# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Aug 2 2023 08:20:13

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX4K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for top|divided_pulse_c
		4.2::Critical Path Report for top|laser_pulse
		4.3::Critical Path Report for top|sr_clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (top|sr_clk:R vs. top|sr_clk:R)
		5.2::Critical Path Report for (top|laser_pulse:R vs. top|laser_pulse:R)
		5.3::Critical Path Report for (top|divided_pulse_c:R vs. top|divided_pulse_c:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: divide_enable
			6.1.2::Path details for port: en_internals
			6.1.3::Path details for port: en_rowpack
			6.1.4::Path details for port: sr_data
			6.1.5::Path details for port: sr_reset
			6.1.6::Path details for port: sr_sel_div
			6.1.7::Path details for port: sr_sel_row
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: divided_pulse
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: divide_enable
			6.4.2::Path details for port: en_internals
			6.4.3::Path details for port: en_rowpack
			6.4.4::Path details for port: sr_data
			6.4.5::Path details for port: sr_reset
			6.4.6::Path details for port: sr_sel_div
			6.4.7::Path details for port: sr_sel_row
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: divided_pulse
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: top|divided_pulse_c  | Frequency: 235.29 MHz  | Target: 1.00 MHz  | 
Clock: top|laser_pulse      | Frequency: 224.19 MHz  | Target: 1.00 MHz  | 
Clock: top|sr_clk           | Frequency: 540.09 MHz  | Target: 1.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
top|divided_pulse_c  top|divided_pulse_c  1e+006           995750      N/A              N/A         N/A              N/A         N/A              N/A         
top|divided_pulse_c  top|laser_pulse      False path       False path  False path       False path  False path       False path  False path       False path  
top|divided_pulse_c  top|sr_clk           False path       False path  False path       False path  False path       False path  False path       False path  
top|laser_pulse      top|divided_pulse_c  False path       False path  False path       False path  False path       False path  False path       False path  
top|laser_pulse      top|laser_pulse      1e+006           995539      N/A              N/A         N/A              N/A         N/A              N/A         
top|laser_pulse      top|sr_clk           False path       False path  False path       False path  False path       False path  False path       False path  
top|sr_clk           top|divided_pulse_c  False path       False path  False path       False path  False path       False path  False path       False path  
top|sr_clk           top|laser_pulse      False path       False path  False path       False path  False path       False path  False path       False path  
top|sr_clk           top|sr_clk           1e+006           998148      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port      Clock Port                                 Setup Times  Clock Reference:Phase  
-------------  -----------------------------------------  -----------  ---------------------  
divide_enable  laser_pulse                                2819         top|laser_pulse:R      
en_internals   output_state_I_0_21_2_lut_LC_1_10_6/lcout  7972         top|divided_pulse_c:R  
en_internals   laser_pulse                                6870         top|laser_pulse:R      
en_rowpack     output_state_I_0_21_2_lut_LC_1_10_6/lcout  4090         top|divided_pulse_c:R  
sr_data        sr_clk                                     1252         top|sr_clk:R           
sr_reset       sr_clk                                     2578         top|sr_clk:R           
sr_sel_div     sr_clk                                     2563         top|sr_clk:R           
sr_sel_row     sr_clk                                     2662         top|sr_clk:R           


                       3.2::Clock to Out
                       -----------------

Data Port      Clock Port                                 Clock to Out  Clock Reference:Phase  
-------------  -----------------------------------------  ------------  ---------------------  
divided_pulse  output_state_I_0_21_2_lut_LC_1_10_6/lcout  5391          top|divided_pulse_c:F  
divided_pulse  output_state_I_0_21_2_lut_LC_1_10_6/lcout  5000          top|divided_pulse_c:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port      Clock Port                                 Hold Times  Clock Reference:Phase  
-------------  -----------------------------------------  ----------  ---------------------  
divide_enable  laser_pulse                                -314        top|laser_pulse:R      
en_internals   laser_pulse                                -2745       top|laser_pulse:R      
en_internals   output_state_I_0_21_2_lut_LC_1_10_6/lcout  -3897       top|divided_pulse_c:R  
en_rowpack     output_state_I_0_21_2_lut_LC_1_10_6/lcout  -3704       top|divided_pulse_c:R  
sr_data        sr_clk                                     -346        top|sr_clk:R           
sr_reset       sr_clk                                     -297        top|sr_clk:R           
sr_sel_div     sr_clk                                     -599        top|sr_clk:R           
sr_sel_row     sr_clk                                     -1419       top|sr_clk:R           


               3.5::Minimum Clock to Out
               -------------------------

Data Port      Clock Port                                 Minimum Clock to Out  Clock Reference:Phase  
-------------  -----------------------------------------  --------------------  ---------------------  
divided_pulse  output_state_I_0_21_2_lut_LC_1_10_6/lcout  5000                  top|divided_pulse_c:R  
divided_pulse  output_state_I_0_21_2_lut_LC_1_10_6/lcout  5391                  top|divided_pulse_c:F  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for top|divided_pulse_c
*************************************************
Clock: top|divided_pulse_c
Frequency: 235.29 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i2_LC_5_7_2/lcout
Path End         : row_counter.internal_count_reached_18_LC_6_9_7/in3
Capture Clock    : row_counter.internal_count_reached_18_LC_6_9_7/clk
Setup Constraint : 1000000p
Path slack       : 995750p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1641
- Setup Time                                              -274
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001368

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                     3787
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5618
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i2_LC_5_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i2_LC_5_7_2/lcout       LogicCell40_SEQ_MODE_1000    540              1831  995750  RISE       2
I__668/I                                            Odrv4                          0              1831  995750  RISE       1
I__668/O                                            Odrv4                        351              2181  995750  RISE       1
I__669/I                                            LocalMux                       0              2181  995750  RISE       1
I__669/O                                            LocalMux                     330              2511  995750  RISE       1
I__671/I                                            InMux                          0              2511  995750  RISE       1
I__671/O                                            InMux                        259              2770  995750  RISE       1
row_counter.sub_8_add_2_4_lut_LC_6_7_2/in0          LogicCell40_SEQ_MODE_0000      0              2770  995750  RISE       1
row_counter.sub_8_add_2_4_lut_LC_6_7_2/lcout        LogicCell40_SEQ_MODE_0000    449              3219  995750  RISE       1
I__954/I                                            LocalMux                       0              3219  995750  RISE       1
I__954/O                                            LocalMux                     330              3549  995750  RISE       1
I__955/I                                            InMux                          0              3549  995750  RISE       1
I__955/O                                            InMux                        259              3808  995750  RISE       1
i740_2_lut_LC_7_7_4/in3                             LogicCell40_SEQ_MODE_0000      0              3808  995750  RISE       1
i740_2_lut_LC_7_7_4/lcout                           LogicCell40_SEQ_MODE_0000    316              4124  995750  RISE       1
I__931/I                                            LocalMux                       0              4124  995750  RISE       1
I__931/O                                            LocalMux                     330              4454  995750  RISE       1
I__932/I                                            InMux                          0              4454  995750  RISE       1
I__932/O                                            InMux                        259              4713  995750  RISE       1
i766_4_lut_LC_7_8_3/in3                             LogicCell40_SEQ_MODE_0000      0              4713  995750  RISE       1
i766_4_lut_LC_7_8_3/lcout                           LogicCell40_SEQ_MODE_0000    316              5029  995750  RISE       1
I__929/I                                            LocalMux                       0              5029  995750  RISE       1
I__929/O                                            LocalMux                     330              5358  995750  RISE       1
I__930/I                                            InMux                          0              5358  995750  RISE       1
I__930/O                                            InMux                        259              5618  995750  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/in3  LogicCell40_SEQ_MODE_1000      0              5618  995750  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1


===================================================================== 
4.2::Critical Path Report for top|laser_pulse
*********************************************
Clock: top|laser_pulse
Frequency: 224.19 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i7_LC_1_7_7/lcout
Path End         : pulse_counter.internal_count_reached_18_LC_2_9_4/in1
Capture Clock    : pulse_counter.internal_count_reached_18_LC_2_9_4/clk
Setup Constraint : 1000000p
Path slack       : 995539p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -400
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002435

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 3521
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6896
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i7_LC_1_7_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i7_LC_1_7_7/lcout       LogicCell40_SEQ_MODE_1000    540              3375  995539  RISE       2
I__275/I                                              LocalMux                       0              3375  995539  RISE       1
I__275/O                                              LocalMux                     330              3705  995539  RISE       1
I__277/I                                              InMux                          0              3705  995539  RISE       1
I__277/O                                              InMux                        259              3964  995539  RISE       1
pulse_counter.sub_8_add_2_9_lut_LC_2_7_7/in0          LogicCell40_SEQ_MODE_0000      0              3964  995539  RISE       1
pulse_counter.sub_8_add_2_9_lut_LC_2_7_7/lcout        LogicCell40_SEQ_MODE_0000    449              4413  995539  RISE       1
I__379/I                                              LocalMux                       0              4413  995539  RISE       1
I__379/O                                              LocalMux                     330              4743  995539  RISE       1
I__380/I                                              InMux                          0              4743  995539  RISE       1
I__380/O                                              InMux                        259              5002  995539  RISE       1
i718_2_lut_LC_3_7_4/in1                               LogicCell40_SEQ_MODE_0000      0              5002  995539  RISE       1
i718_2_lut_LC_3_7_4/lcout                             LogicCell40_SEQ_MODE_0000    400              5402  995539  RISE       1
I__443/I                                              LocalMux                       0              5402  995539  RISE       1
I__443/O                                              LocalMux                     330              5732  995539  RISE       1
I__444/I                                              InMux                          0              5732  995539  RISE       1
I__444/O                                              InMux                        259              5991  995539  RISE       1
i764_4_lut_LC_3_8_1/in3                               LogicCell40_SEQ_MODE_0000      0              5991  995539  RISE       1
i764_4_lut_LC_3_8_1/lcout                             LogicCell40_SEQ_MODE_0000    316              6307  995539  RISE       1
I__441/I                                              LocalMux                       0              6307  995539  RISE       1
I__441/O                                              LocalMux                     330              6636  995539  RISE       1
I__442/I                                              InMux                          0              6636  995539  RISE       1
I__442/O                                              InMux                        259              6896  995539  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/in1  LogicCell40_SEQ_MODE_1000      0              6896  995539  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1


===================================================================== 
4.3::Critical Path Report for top|sr_clk
****************************************
Clock: top|sr_clk
Frequency: 540.09 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i3_LC_7_6_0/lcout
Path End         : row_sr.shifted_data_i4_LC_7_7_7/in2
Capture Clock    : row_sr.shifted_data_i4_LC_7_7_7/clk
Setup Constraint : 1000000p
Path slack       : 998148p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -372
-------------------------------------------   ------- 
End-of-path required time (ps)                1002463

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             940
------------------------------------------   ---- 
End-of-path arrival time (ps)                4315
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1054/I                                     ClkMux                         0              2527  RISE       1
I__1054/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i3_LC_7_6_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i3_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998148  RISE       3
I__971/I                               Odrv4                          0              3375  998148  RISE       1
I__971/O                               Odrv4                        351              3726  998148  RISE       1
I__974/I                               LocalMux                       0              3726  998148  RISE       1
I__974/O                               LocalMux                     330              4056  998148  RISE       1
I__976/I                               InMux                          0              4056  998148  RISE       1
I__976/O                               InMux                        259              4315  998148  RISE       1
I__977/I                               CascadeMux                     0              4315  998148  RISE       1
I__977/O                               CascadeMux                     0              4315  998148  RISE       1
row_sr.shifted_data_i4_LC_7_7_7/in2    LogicCell40_SEQ_MODE_1000      0              4315  998148  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i4_LC_7_7_7/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (top|sr_clk:R vs. top|sr_clk:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i3_LC_7_6_0/lcout
Path End         : row_sr.shifted_data_i4_LC_7_7_7/in2
Capture Clock    : row_sr.shifted_data_i4_LC_7_7_7/clk
Setup Constraint : 1000000p
Path slack       : 998148p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -372
-------------------------------------------   ------- 
End-of-path required time (ps)                1002463

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             940
------------------------------------------   ---- 
End-of-path arrival time (ps)                4315
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1054/I                                     ClkMux                         0              2527  RISE       1
I__1054/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i3_LC_7_6_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i3_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998148  RISE       3
I__971/I                               Odrv4                          0              3375  998148  RISE       1
I__971/O                               Odrv4                        351              3726  998148  RISE       1
I__974/I                               LocalMux                       0              3726  998148  RISE       1
I__974/O                               LocalMux                     330              4056  998148  RISE       1
I__976/I                               InMux                          0              4056  998148  RISE       1
I__976/O                               InMux                        259              4315  998148  RISE       1
I__977/I                               CascadeMux                     0              4315  998148  RISE       1
I__977/O                               CascadeMux                     0              4315  998148  RISE       1
row_sr.shifted_data_i4_LC_7_7_7/in2    LogicCell40_SEQ_MODE_1000      0              4315  998148  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i4_LC_7_7_7/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1


5.2::Critical Path Report for (top|laser_pulse:R vs. top|laser_pulse:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i7_LC_1_7_7/lcout
Path End         : pulse_counter.internal_count_reached_18_LC_2_9_4/in1
Capture Clock    : pulse_counter.internal_count_reached_18_LC_2_9_4/clk
Setup Constraint : 1000000p
Path slack       : 995539p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -400
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002435

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 3521
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6896
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i7_LC_1_7_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i7_LC_1_7_7/lcout       LogicCell40_SEQ_MODE_1000    540              3375  995539  RISE       2
I__275/I                                              LocalMux                       0              3375  995539  RISE       1
I__275/O                                              LocalMux                     330              3705  995539  RISE       1
I__277/I                                              InMux                          0              3705  995539  RISE       1
I__277/O                                              InMux                        259              3964  995539  RISE       1
pulse_counter.sub_8_add_2_9_lut_LC_2_7_7/in0          LogicCell40_SEQ_MODE_0000      0              3964  995539  RISE       1
pulse_counter.sub_8_add_2_9_lut_LC_2_7_7/lcout        LogicCell40_SEQ_MODE_0000    449              4413  995539  RISE       1
I__379/I                                              LocalMux                       0              4413  995539  RISE       1
I__379/O                                              LocalMux                     330              4743  995539  RISE       1
I__380/I                                              InMux                          0              4743  995539  RISE       1
I__380/O                                              InMux                        259              5002  995539  RISE       1
i718_2_lut_LC_3_7_4/in1                               LogicCell40_SEQ_MODE_0000      0              5002  995539  RISE       1
i718_2_lut_LC_3_7_4/lcout                             LogicCell40_SEQ_MODE_0000    400              5402  995539  RISE       1
I__443/I                                              LocalMux                       0              5402  995539  RISE       1
I__443/O                                              LocalMux                     330              5732  995539  RISE       1
I__444/I                                              InMux                          0              5732  995539  RISE       1
I__444/O                                              InMux                        259              5991  995539  RISE       1
i764_4_lut_LC_3_8_1/in3                               LogicCell40_SEQ_MODE_0000      0              5991  995539  RISE       1
i764_4_lut_LC_3_8_1/lcout                             LogicCell40_SEQ_MODE_0000    316              6307  995539  RISE       1
I__441/I                                              LocalMux                       0              6307  995539  RISE       1
I__441/O                                              LocalMux                     330              6636  995539  RISE       1
I__442/I                                              InMux                          0              6636  995539  RISE       1
I__442/O                                              InMux                        259              6896  995539  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/in1  LogicCell40_SEQ_MODE_1000      0              6896  995539  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1


5.3::Critical Path Report for (top|divided_pulse_c:R vs. top|divided_pulse_c:R)
*******************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i2_LC_5_7_2/lcout
Path End         : row_counter.internal_count_reached_18_LC_6_9_7/in3
Capture Clock    : row_counter.internal_count_reached_18_LC_6_9_7/clk
Setup Constraint : 1000000p
Path slack       : 995750p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1641
- Setup Time                                              -274
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001368

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                     3787
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5618
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i2_LC_5_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i2_LC_5_7_2/lcout       LogicCell40_SEQ_MODE_1000    540              1831  995750  RISE       2
I__668/I                                            Odrv4                          0              1831  995750  RISE       1
I__668/O                                            Odrv4                        351              2181  995750  RISE       1
I__669/I                                            LocalMux                       0              2181  995750  RISE       1
I__669/O                                            LocalMux                     330              2511  995750  RISE       1
I__671/I                                            InMux                          0              2511  995750  RISE       1
I__671/O                                            InMux                        259              2770  995750  RISE       1
row_counter.sub_8_add_2_4_lut_LC_6_7_2/in0          LogicCell40_SEQ_MODE_0000      0              2770  995750  RISE       1
row_counter.sub_8_add_2_4_lut_LC_6_7_2/lcout        LogicCell40_SEQ_MODE_0000    449              3219  995750  RISE       1
I__954/I                                            LocalMux                       0              3219  995750  RISE       1
I__954/O                                            LocalMux                     330              3549  995750  RISE       1
I__955/I                                            InMux                          0              3549  995750  RISE       1
I__955/O                                            InMux                        259              3808  995750  RISE       1
i740_2_lut_LC_7_7_4/in3                             LogicCell40_SEQ_MODE_0000      0              3808  995750  RISE       1
i740_2_lut_LC_7_7_4/lcout                           LogicCell40_SEQ_MODE_0000    316              4124  995750  RISE       1
I__931/I                                            LocalMux                       0              4124  995750  RISE       1
I__931/O                                            LocalMux                     330              4454  995750  RISE       1
I__932/I                                            InMux                          0              4454  995750  RISE       1
I__932/O                                            InMux                        259              4713  995750  RISE       1
i766_4_lut_LC_7_8_3/in3                             LogicCell40_SEQ_MODE_0000      0              4713  995750  RISE       1
i766_4_lut_LC_7_8_3/lcout                           LogicCell40_SEQ_MODE_0000    316              5029  995750  RISE       1
I__929/I                                            LocalMux                       0              5029  995750  RISE       1
I__929/O                                            LocalMux                     330              5358  995750  RISE       1
I__930/I                                            InMux                          0              5358  995750  RISE       1
I__930/O                                            InMux                        259              5618  995750  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/in3  LogicCell40_SEQ_MODE_1000      0              5618  995750  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: divide_enable
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : divide_enable
Clock Port        : laser_pulse
Clock Reference   : top|laser_pulse:R
Setup Time        : 2819


Data Path Delay                5654
+ Setup Time                      0
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 2819

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
divide_enable                                 top                        0      0                  RISE  1       
divide_enable_pad_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
divide_enable_pad_iopad/DOUT                  IO_PAD                     590    590                RISE  1       
divide_enable_pad_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
divide_enable_pad_preio/DIN0                  PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__237/I                                      Odrv12                     0      1207               RISE  1       
I__237/O                                      Odrv12                     491    1698               RISE  1       
I__238/I                                      Span12Mux_v                0      1698               RISE  1       
I__238/O                                      Span12Mux_v                491    2189               RISE  1       
I__239/I                                      Span12Mux_h                0      2189               RISE  1       
I__239/O                                      Span12Mux_h                491    2680               RISE  1       
I__240/I                                      LocalMux                   0      2680               RISE  1       
I__240/O                                      LocalMux                   330    3010               RISE  1       
I__241/I                                      InMux                      0      3010               RISE  1       
I__241/O                                      InMux                      259    3269               RISE  1       
i1_3_lut_LC_1_9_6/in0                         LogicCell40_SEQ_MODE_0000  0      3269               RISE  1       
i1_3_lut_LC_1_9_6/lcout                       LogicCell40_SEQ_MODE_0000  449    3718               RISE  16      
I__230/I                                      Odrv4                      0      3718               RISE  1       
I__230/O                                      Odrv4                      351    4069               RISE  1       
I__231/I                                      Span4Mux_h                 0      4069               RISE  1       
I__231/O                                      Span4Mux_h                 302    4370               RISE  1       
I__233/I                                      Span4Mux_v                 0      4370               RISE  1       
I__233/O                                      Span4Mux_v                 351    4721               RISE  1       
I__235/I                                      LocalMux                   0      4721               RISE  1       
I__235/O                                      LocalMux                   330    5051               RISE  1       
I__236/I                                      CEMux                      0      5051               RISE  1       
I__236/O                                      CEMux                      603    5654               RISE  1       
pulse_counter.internal_count__i7_LC_1_7_7/ce  LogicCell40_SEQ_MODE_1000  0      5654               RISE  1       

Capture Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
laser_pulse                                        top                        0      0                  RISE  1       
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
laser_pulse_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__353/I                                           gio2CtrlBuf                0      2372               RISE  1       
I__353/O                                           gio2CtrlBuf                0      2372               RISE  1       
I__354/I                                           GlobalMux                  0      2372               RISE  1       
I__354/O                                           GlobalMux                  154    2527               RISE  1       
I__358/I                                           ClkMux                     0      2527               RISE  1       
I__358/O                                           ClkMux                     309    2835               RISE  1       
pulse_counter.internal_count__i7_LC_1_7_7/clk      LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.1.2::Path details for port: en_internals
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : en_internals
Clock Port        : output_state_I_0_21_2_lut_LC_1_10_6/lcout
Clock Reference   : top|divided_pulse_c:R
Setup Time        : 7972


Data Path Delay                9340
+ Setup Time                    274
- Capture Clock Path Delay    -1641
---------------------------- ------
Setup to Clock                 7972

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
en_internals                                        top                        0      0                  RISE  1       
en_internals_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
en_internals_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
en_internals_pad_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
en_internals_pad_preio/DIN0                         PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__978/I                                            Odrv12                     0      1127               RISE  1       
I__978/O                                            Odrv12                     491    1618               RISE  1       
I__979/I                                            Sp12to4                    0      1618               RISE  1       
I__979/O                                            Sp12to4                    428    2046               RISE  1       
I__982/I                                            Span4Mux_v                 0      2046               RISE  1       
I__982/O                                            Span4Mux_v                 351    2397               RISE  1       
I__986/I                                            Span4Mux_h                 0      2397               RISE  1       
I__986/O                                            Span4Mux_h                 302    2698               RISE  1       
I__998/I                                            Span4Mux_h                 0      2698               RISE  1       
I__998/O                                            Span4Mux_h                 302    3000               RISE  1       
I__1011/I                                           Span4Mux_v                 0      3000               RISE  1       
I__1011/O                                           Span4Mux_v                 351    3350               RISE  1       
I__1025/I                                           LocalMux                   0      3350               RISE  1       
I__1025/O                                           LocalMux                   330    3680               RISE  1       
I__1031/I                                           InMux                      0      3680               RISE  1       
I__1031/O                                           InMux                      259    3940               RISE  1       
row_sr.output_enable_I_0_i3_2_lut_LC_7_7_2/in0      LogicCell40_SEQ_MODE_0000  0      3940               RISE  1       
row_sr.output_enable_I_0_i3_2_lut_LC_7_7_2/lcout    LogicCell40_SEQ_MODE_0000  449    4388               RISE  1       
I__958/I                                            LocalMux                   0      4388               RISE  1       
I__958/O                                            LocalMux                   330    4718               RISE  1       
I__959/I                                            InMux                      0      4718               RISE  1       
I__959/O                                            InMux                      259    4978               RISE  1       
row_counter.sub_8_add_2_4_lut_LC_6_7_2/in1          LogicCell40_SEQ_MODE_0000  0      4978               RISE  1       
row_counter.sub_8_add_2_4_lut_LC_6_7_2/carryout     LogicCell40_SEQ_MODE_0000  259    5237               RISE  2       
row_counter.sub_8_add_2_5_lut_LC_6_7_3/carryin      LogicCell40_SEQ_MODE_0000  0      5237               RISE  1       
row_counter.sub_8_add_2_5_lut_LC_6_7_3/carryout     LogicCell40_SEQ_MODE_0000  126    5363               RISE  2       
row_counter.sub_8_add_2_6_lut_LC_6_7_4/carryin      LogicCell40_SEQ_MODE_0000  0      5363               RISE  1       
row_counter.sub_8_add_2_6_lut_LC_6_7_4/carryout     LogicCell40_SEQ_MODE_0000  126    5490               RISE  2       
row_counter.sub_8_add_2_7_lut_LC_6_7_5/carryin      LogicCell40_SEQ_MODE_0000  0      5490               RISE  1       
row_counter.sub_8_add_2_7_lut_LC_6_7_5/carryout     LogicCell40_SEQ_MODE_0000  126    5616               RISE  2       
row_counter.sub_8_add_2_8_lut_LC_6_7_6/carryin      LogicCell40_SEQ_MODE_0000  0      5616               RISE  1       
row_counter.sub_8_add_2_8_lut_LC_6_7_6/carryout     LogicCell40_SEQ_MODE_0000  126    5742               RISE  2       
row_counter.sub_8_add_2_9_lut_LC_6_7_7/carryin      LogicCell40_SEQ_MODE_0000  0      5742               RISE  1       
row_counter.sub_8_add_2_9_lut_LC_6_7_7/carryout     LogicCell40_SEQ_MODE_0000  126    5868               RISE  1       
IN_MUX_bfv_6_8_0_/carryinitin                       ICE_CARRY_IN_MUX           0      5868               RISE  1       
IN_MUX_bfv_6_8_0_/carryinitout                      ICE_CARRY_IN_MUX           196    6065               RISE  2       
row_counter.sub_8_add_2_10_lut_LC_6_8_0/carryin     LogicCell40_SEQ_MODE_0000  0      6065               RISE  1       
row_counter.sub_8_add_2_10_lut_LC_6_8_0/carryout    LogicCell40_SEQ_MODE_0000  126    6191               RISE  2       
row_counter.sub_8_add_2_11_lut_LC_6_8_1/carryin     LogicCell40_SEQ_MODE_0000  0      6191               RISE  1       
row_counter.sub_8_add_2_11_lut_LC_6_8_1/carryout    LogicCell40_SEQ_MODE_0000  126    6317               RISE  2       
row_counter.sub_8_add_2_12_lut_LC_6_8_2/carryin     LogicCell40_SEQ_MODE_0000  0      6317               RISE  1       
row_counter.sub_8_add_2_12_lut_LC_6_8_2/carryout    LogicCell40_SEQ_MODE_0000  126    6443               RISE  2       
row_counter.sub_8_add_2_13_lut_LC_6_8_3/carryin     LogicCell40_SEQ_MODE_0000  0      6443               RISE  1       
row_counter.sub_8_add_2_13_lut_LC_6_8_3/carryout    LogicCell40_SEQ_MODE_0000  126    6570               RISE  2       
row_counter.sub_8_add_2_14_lut_LC_6_8_4/carryin     LogicCell40_SEQ_MODE_0000  0      6570               RISE  1       
row_counter.sub_8_add_2_14_lut_LC_6_8_4/carryout    LogicCell40_SEQ_MODE_0000  126    6696               RISE  2       
row_counter.sub_8_add_2_15_lut_LC_6_8_5/carryin     LogicCell40_SEQ_MODE_0000  0      6696               RISE  1       
row_counter.sub_8_add_2_15_lut_LC_6_8_5/carryout    LogicCell40_SEQ_MODE_0000  126    6822               RISE  2       
I__698/I                                            InMux                      0      6822               RISE  1       
I__698/O                                            InMux                      259    7082               RISE  1       
row_counter.sub_8_add_2_16_lut_LC_6_8_6/in3         LogicCell40_SEQ_MODE_0000  0      7082               RISE  1       
row_counter.sub_8_add_2_16_lut_LC_6_8_6/lcout       LogicCell40_SEQ_MODE_0000  316    7397               RISE  1       
I__945/I                                            LocalMux                   0      7397               RISE  1       
I__945/O                                            LocalMux                   330    7727               RISE  1       
I__946/I                                            InMux                      0      7727               RISE  1       
I__946/O                                            InMux                      259    7986               RISE  1       
i730_4_lut_LC_7_8_2/in0                             LogicCell40_SEQ_MODE_0000  0      7986               RISE  1       
i730_4_lut_LC_7_8_2/ltout                           LogicCell40_SEQ_MODE_0000  386    8372               FALL  1       
I__933/I                                            CascadeMux                 0      8372               FALL  1       
I__933/O                                            CascadeMux                 0      8372               FALL  1       
i766_4_lut_LC_7_8_3/in2                             LogicCell40_SEQ_MODE_0000  0      8372               FALL  1       
i766_4_lut_LC_7_8_3/lcout                           LogicCell40_SEQ_MODE_0000  379    8751               RISE  1       
I__929/I                                            LocalMux                   0      8751               RISE  1       
I__929/O                                            LocalMux                   330    9080               RISE  1       
I__930/I                                            InMux                      0      9080               RISE  1       
I__930/O                                            InMux                      259    9340               RISE  1       
row_counter.internal_count_reached_18_LC_6_9_7/in3  LogicCell40_SEQ_MODE_1000  0      9340               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000  0      0                  RISE  18      
I__735/I                                            Odrv4                      0      0                  RISE  1       
I__735/O                                            Odrv4                      351    351                RISE  1       
I__739/I                                            Span4Mux_h                 0      351                RISE  1       
I__739/O                                            Span4Mux_h                 302    652                RISE  1       
I__743/I                                            Span4Mux_v                 0      652                RISE  1       
I__743/O                                            Span4Mux_v                 351    1003               RISE  1       
I__746/I                                            LocalMux                   0      1003               RISE  1       
I__746/O                                            LocalMux                   330    1333               RISE  1       
I__749/I                                            ClkMux                     0      1333               RISE  1       
I__749/O                                            ClkMux                     309    1641               RISE  1       
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000  0      1641               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : en_internals
Clock Port        : laser_pulse
Clock Reference   : top|laser_pulse:R
Setup Time        : 6870


Data Path Delay                9305
+ Setup Time                    400
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 6870

Data Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
en_internals                                           top                        0      0                  RISE  1       
en_internals_pad_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  RISE  1       
en_internals_pad_iopad/DOUT                            IO_PAD                     510    510                RISE  1       
en_internals_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
en_internals_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__978/I                                               Odrv12                     0      1127               RISE  1       
I__978/O                                               Odrv12                     491    1618               RISE  1       
I__979/I                                               Sp12to4                    0      1618               RISE  1       
I__979/O                                               Sp12to4                    428    2046               RISE  1       
I__982/I                                               Span4Mux_v                 0      2046               RISE  1       
I__982/O                                               Span4Mux_v                 351    2397               RISE  1       
I__986/I                                               Span4Mux_h                 0      2397               RISE  1       
I__986/O                                               Span4Mux_h                 302    2698               RISE  1       
I__996/I                                               LocalMux                   0      2698               RISE  1       
I__996/O                                               LocalMux                   330    3028               RISE  1       
I__1005/I                                              InMux                      0      3028               RISE  1       
I__1005/O                                              InMux                      259    3287               RISE  1       
divider_sr.output_enable_I_0_i2_2_lut_LC_2_10_6/in0    LogicCell40_SEQ_MODE_0000  0      3287               RISE  1       
divider_sr.output_enable_I_0_i2_2_lut_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_0000  449    3736               RISE  1       
I__329/I                                               Odrv12                     0      3736               RISE  1       
I__329/O                                               Odrv12                     491    4227               RISE  1       
I__330/I                                               LocalMux                   0      4227               RISE  1       
I__330/O                                               LocalMux                   330    4557               RISE  1       
I__331/I                                               InMux                      0      4557               RISE  1       
I__331/O                                               InMux                      259    4816               RISE  1       
pulse_counter.sub_8_add_2_3_lut_LC_2_7_1/in1           LogicCell40_SEQ_MODE_0000  0      4816               RISE  1       
pulse_counter.sub_8_add_2_3_lut_LC_2_7_1/carryout      LogicCell40_SEQ_MODE_0000  259    5076               RISE  2       
pulse_counter.sub_8_add_2_4_lut_LC_2_7_2/carryin       LogicCell40_SEQ_MODE_0000  0      5076               RISE  1       
pulse_counter.sub_8_add_2_4_lut_LC_2_7_2/carryout      LogicCell40_SEQ_MODE_0000  126    5202               RISE  2       
pulse_counter.sub_8_add_2_5_lut_LC_2_7_3/carryin       LogicCell40_SEQ_MODE_0000  0      5202               RISE  1       
pulse_counter.sub_8_add_2_5_lut_LC_2_7_3/carryout      LogicCell40_SEQ_MODE_0000  126    5328               RISE  2       
pulse_counter.sub_8_add_2_6_lut_LC_2_7_4/carryin       LogicCell40_SEQ_MODE_0000  0      5328               RISE  1       
pulse_counter.sub_8_add_2_6_lut_LC_2_7_4/carryout      LogicCell40_SEQ_MODE_0000  126    5454               RISE  2       
pulse_counter.sub_8_add_2_7_lut_LC_2_7_5/carryin       LogicCell40_SEQ_MODE_0000  0      5454               RISE  1       
pulse_counter.sub_8_add_2_7_lut_LC_2_7_5/carryout      LogicCell40_SEQ_MODE_0000  126    5581               RISE  2       
pulse_counter.sub_8_add_2_8_lut_LC_2_7_6/carryin       LogicCell40_SEQ_MODE_0000  0      5581               RISE  1       
pulse_counter.sub_8_add_2_8_lut_LC_2_7_6/carryout      LogicCell40_SEQ_MODE_0000  126    5707               RISE  2       
pulse_counter.sub_8_add_2_9_lut_LC_2_7_7/carryin       LogicCell40_SEQ_MODE_0000  0      5707               RISE  1       
pulse_counter.sub_8_add_2_9_lut_LC_2_7_7/carryout      LogicCell40_SEQ_MODE_0000  126    5833               RISE  1       
IN_MUX_bfv_2_8_0_/carryinitin                          ICE_CARRY_IN_MUX           0      5833               RISE  1       
IN_MUX_bfv_2_8_0_/carryinitout                         ICE_CARRY_IN_MUX           196    6030               RISE  2       
pulse_counter.sub_8_add_2_10_lut_LC_2_8_0/carryin      LogicCell40_SEQ_MODE_0000  0      6030               RISE  1       
pulse_counter.sub_8_add_2_10_lut_LC_2_8_0/carryout     LogicCell40_SEQ_MODE_0000  126    6156               RISE  2       
pulse_counter.sub_8_add_2_11_lut_LC_2_8_1/carryin      LogicCell40_SEQ_MODE_0000  0      6156               RISE  1       
pulse_counter.sub_8_add_2_11_lut_LC_2_8_1/carryout     LogicCell40_SEQ_MODE_0000  126    6282               RISE  2       
pulse_counter.sub_8_add_2_12_lut_LC_2_8_2/carryin      LogicCell40_SEQ_MODE_0000  0      6282               RISE  1       
pulse_counter.sub_8_add_2_12_lut_LC_2_8_2/carryout     LogicCell40_SEQ_MODE_0000  126    6408               RISE  2       
pulse_counter.sub_8_add_2_13_lut_LC_2_8_3/carryin      LogicCell40_SEQ_MODE_0000  0      6408               RISE  1       
pulse_counter.sub_8_add_2_13_lut_LC_2_8_3/carryout     LogicCell40_SEQ_MODE_0000  126    6535               RISE  2       
pulse_counter.sub_8_add_2_14_lut_LC_2_8_4/carryin      LogicCell40_SEQ_MODE_0000  0      6535               RISE  1       
pulse_counter.sub_8_add_2_14_lut_LC_2_8_4/carryout     LogicCell40_SEQ_MODE_0000  126    6661               RISE  2       
pulse_counter.sub_8_add_2_15_lut_LC_2_8_5/carryin      LogicCell40_SEQ_MODE_0000  0      6661               RISE  1       
pulse_counter.sub_8_add_2_15_lut_LC_2_8_5/carryout     LogicCell40_SEQ_MODE_0000  126    6787               RISE  2       
I__323/I                                               InMux                      0      6787               RISE  1       
I__323/O                                               InMux                      259    7047               RISE  1       
pulse_counter.sub_8_add_2_16_lut_LC_2_8_6/in3          LogicCell40_SEQ_MODE_0000  0      7047               RISE  1       
pulse_counter.sub_8_add_2_16_lut_LC_2_8_6/lcout        LogicCell40_SEQ_MODE_0000  316    7362               RISE  1       
I__375/I                                               LocalMux                   0      7362               RISE  1       
I__375/O                                               LocalMux                   330    7692               RISE  1       
I__376/I                                               InMux                      0      7692               RISE  1       
I__376/O                                               InMux                      259    7951               RISE  1       
i760_4_lut_LC_3_8_0/in0                                LogicCell40_SEQ_MODE_0000  0      7951               RISE  1       
i760_4_lut_LC_3_8_0/ltout                              LogicCell40_SEQ_MODE_0000  386    8337               FALL  1       
I__445/I                                               CascadeMux                 0      8337               FALL  1       
I__445/O                                               CascadeMux                 0      8337               FALL  1       
i764_4_lut_LC_3_8_1/in2                                LogicCell40_SEQ_MODE_0000  0      8337               FALL  1       
i764_4_lut_LC_3_8_1/lcout                              LogicCell40_SEQ_MODE_0000  379    8716               RISE  1       
I__441/I                                               LocalMux                   0      8716               RISE  1       
I__441/O                                               LocalMux                   330    9045               RISE  1       
I__442/I                                               InMux                      0      9045               RISE  1       
I__442/O                                               InMux                      259    9305               RISE  1       
pulse_counter.internal_count_reached_18_LC_2_9_4/in1   LogicCell40_SEQ_MODE_1000  0      9305               RISE  1       

Capture Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
laser_pulse                                           top                        0      0                  RISE  1       
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  RISE  1       
laser_pulse_pad_iopad/DOUT                            IO_PAD                     510    510                RISE  1       
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                0      510                RISE  1       
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                1862   2372               RISE  1       
I__353/I                                              gio2CtrlBuf                0      2372               RISE  1       
I__353/O                                              gio2CtrlBuf                0      2372               RISE  1       
I__354/I                                              GlobalMux                  0      2372               RISE  1       
I__354/O                                              GlobalMux                  154    2527               RISE  1       
I__357/I                                              ClkMux                     0      2527               RISE  1       
I__357/O                                              ClkMux                     309    2835               RISE  1       
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.1.3::Path details for port: en_rowpack
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : en_rowpack
Clock Port        : output_state_I_0_21_2_lut_LC_1_10_6/lcout
Clock Reference   : top|divided_pulse_c:R
Setup Time        : 4090


Data Path Delay                5380
+ Setup Time                      0
- Capture Clock Path Delay    -1290
---------------------------- ------
Setup to Clock                 4090

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
en_rowpack                                  top                        0      0                  RISE  1       
en_rowpack_pad_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
en_rowpack_pad_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
en_rowpack_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
en_rowpack_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__628/I                                    Odrv12                     0      1207               RISE  1       
I__628/O                                    Odrv12                     491    1698               RISE  1       
I__629/I                                    Span12Mux_v                0      1698               RISE  1       
I__629/O                                    Span12Mux_v                491    2189               RISE  1       
I__630/I                                    Sp12to4                    0      2189               RISE  1       
I__630/O                                    Sp12to4                    428    2617               RISE  1       
I__631/I                                    Span4Mux_h                 0      2617               RISE  1       
I__631/O                                    Span4Mux_h                 302    2918               RISE  1       
I__632/I                                    LocalMux                   0      2918               RISE  1       
I__632/O                                    LocalMux                   330    3248               RISE  1       
I__633/I                                    InMux                      0      3248               RISE  1       
I__633/O                                    InMux                      259    3508               RISE  1       
i1_3_lut_adj_7_LC_5_9_7/in0                 LogicCell40_SEQ_MODE_0000  0      3508               RISE  1       
i1_3_lut_adj_7_LC_5_9_7/lcout               LogicCell40_SEQ_MODE_0000  449    3956               RISE  16      
I__623/I                                    Odrv12                     0      3956               RISE  1       
I__623/O                                    Odrv12                     491    4447               RISE  1       
I__625/I                                    LocalMux                   0      4447               RISE  1       
I__625/O                                    LocalMux                   330    4777               RISE  1       
I__627/I                                    CEMux                      0      4777               RISE  1       
I__627/O                                    CEMux                      603    5380               RISE  1       
row_counter.internal_count__i7_LC_5_7_7/ce  LogicCell40_SEQ_MODE_1000  0      5380               RISE  1       

Capture Clock Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000  0      0                  RISE  18      
I__737/I                                     Odrv4                      0      0                  RISE  1       
I__737/O                                     Odrv4                      351    351                RISE  1       
I__741/I                                     Span4Mux_h                 0      351                RISE  1       
I__741/O                                     Span4Mux_h                 302    652                RISE  1       
I__745/I                                     LocalMux                   0      652                RISE  1       
I__745/O                                     LocalMux                   330    982                RISE  1       
I__748/I                                     ClkMux                     0      982                RISE  1       
I__748/O                                     ClkMux                     309    1290               RISE  1       
row_counter.internal_count__i7_LC_5_7_7/clk  LogicCell40_SEQ_MODE_1000  0      1290               RISE  1       

6.1.4::Path details for port: sr_data   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sr_data
Clock Port        : sr_clk
Clock Reference   : top|sr_clk:R
Setup Time        : 1252


Data Path Delay                3687
+ Setup Time                    400
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 1252

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
sr_data                                   top                        0      0                  RISE  1       
sr_data_pad_iopad/PACKAGEPIN:in           IO_PAD                     0      0                  RISE  1       
sr_data_pad_iopad/DOUT                    IO_PAD                     510    510                RISE  1       
sr_data_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
sr_data_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__613/I                                  Odrv12                     0      1127               RISE  1       
I__613/O                                  Odrv12                     491    1618               RISE  1       
I__614/I                                  Sp12to4                    0      1618               RISE  1       
I__614/O                                  Sp12to4                    428    2046               RISE  1       
I__615/I                                  Span4Mux_v                 0      2046               RISE  1       
I__615/O                                  Span4Mux_v                 351    2397               RISE  1       
I__616/I                                  Span4Mux_v                 0      2397               RISE  1       
I__616/O                                  Span4Mux_v                 351    2747               RISE  1       
I__618/I                                  Span4Mux_v                 0      2747               RISE  1       
I__618/O                                  Span4Mux_v                 351    3098               RISE  1       
I__620/I                                  LocalMux                   0      3098               RISE  1       
I__620/O                                  LocalMux                   330    3428               RISE  1       
I__621/I                                  InMux                      0      3428               RISE  1       
I__621/O                                  InMux                      259    3687               RISE  1       
divider_sr.shifted_data_i0_LC_5_10_3/in1  LogicCell40_SEQ_MODE_1000  0      3687               RISE  1       

Capture Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sr_clk                                        top                        0      0                  RISE  1       
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
sr_clk_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__1041/I                                     gio2CtrlBuf                0      2372               RISE  1       
I__1041/O                                     gio2CtrlBuf                0      2372               RISE  1       
I__1042/I                                     GlobalMux                  0      2372               RISE  1       
I__1042/O                                     GlobalMux                  154    2527               RISE  1       
I__1045/I                                     ClkMux                     0      2527               RISE  1       
I__1045/O                                     ClkMux                     309    2835               RISE  1       
divider_sr.shifted_data_i0_LC_5_10_3/clk      LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.1.5::Path details for port: sr_reset  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sr_reset
Clock Port        : sr_clk
Clock Reference   : top|sr_clk:R
Setup Time        : 2578


Data Path Delay                4943
+ Setup Time                    470
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 2578

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
sr_reset                             top                        0      0                  RISE  1       
sr_reset_pad_iopad/PACKAGEPIN:in     IO_PAD                     0      0                  RISE  1       
sr_reset_pad_iopad/DOUT              IO_PAD                     510    510                RISE  1       
sr_reset_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
sr_reset_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__419/I                             Odrv12                     0      1127               RISE  1       
I__419/O                             Odrv12                     491    1618               RISE  1       
I__420/I                             Sp12to4                    0      1618               RISE  1       
I__420/O                             Sp12to4                    428    2046               RISE  1       
I__421/I                             Span4Mux_v                 0      2046               RISE  1       
I__421/O                             Span4Mux_v                 351    2397               RISE  1       
I__422/I                             LocalMux                   0      2397               RISE  1       
I__422/O                             LocalMux                   330    2726               RISE  1       
I__424/I                             InMux                      0      2726               RISE  1       
I__424/O                             InMux                      259    2986               RISE  1       
i1_2_lut_3_lut_adj_5_LC_3_9_4/in3    LogicCell40_SEQ_MODE_0000  0      2986               RISE  1       
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_0000  316    3301               RISE  16      
I__1068/I                            Odrv4                      0      3301               RISE  1       
I__1068/O                            Odrv4                      351    3652               RISE  1       
I__1071/I                            Span4Mux_v                 0      3652               RISE  1       
I__1071/O                            Span4Mux_v                 351    4003               RISE  1       
I__1079/I                            Span4Mux_v                 0      4003               RISE  1       
I__1079/O                            Span4Mux_v                 351    4353               RISE  1       
I__1091/I                            LocalMux                   0      4353               RISE  1       
I__1091/O                            LocalMux                   330    4683               RISE  1       
I__1100/I                            InMux                      0      4683               RISE  1       
I__1100/O                            InMux                      259    4943               RISE  1       
row_sr.shifted_data_i4_LC_7_7_7/in0  LogicCell40_SEQ_MODE_1000  0      4943               RISE  1       

Capture Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sr_clk                                        top                        0      0                  RISE  1       
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
sr_clk_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__1041/I                                     gio2CtrlBuf                0      2372               RISE  1       
I__1041/O                                     gio2CtrlBuf                0      2372               RISE  1       
I__1042/I                                     GlobalMux                  0      2372               RISE  1       
I__1042/O                                     GlobalMux                  154    2527               RISE  1       
I__1053/I                                     ClkMux                     0      2527               RISE  1       
I__1053/O                                     ClkMux                     309    2835               RISE  1       
row_sr.shifted_data_i4_LC_7_7_7/clk           LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.1.6::Path details for port: sr_sel_div
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sr_sel_div
Clock Port        : sr_clk
Clock Reference   : top|sr_clk:R
Setup Time        : 2563


Data Path Delay                4928
+ Setup Time                    470
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 2563

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
sr_sel_div                                top                        0      0                  RISE  1       
sr_sel_div_pad_iopad/PACKAGEPIN:in        IO_PAD                     0      0                  RISE  1       
sr_sel_div_pad_iopad/DOUT                 IO_PAD                     510    510                RISE  1       
sr_sel_div_pad_preio/PADIN                PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
sr_sel_div_pad_preio/DIN0                 PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__428/I                                  Odrv12                     0      1127               RISE  1       
I__428/O                                  Odrv12                     491    1618               RISE  1       
I__429/I                                  Span12Mux_v                0      1618               RISE  1       
I__429/O                                  Span12Mux_v                491    2109               RISE  1       
I__430/I                                  Span12Mux_h                0      2109               RISE  1       
I__430/O                                  Span12Mux_h                491    2600               RISE  1       
I__431/I                                  LocalMux                   0      2600               RISE  1       
I__431/O                                  LocalMux                   330    2930               RISE  1       
I__433/I                                  InMux                      0      2930               RISE  1       
I__433/O                                  InMux                      259    3189               RISE  1       
i340_2_lut_3_lut_LC_3_10_3/in0            LogicCell40_SEQ_MODE_0000  0      3189               RISE  1       
i340_2_lut_3_lut_LC_3_10_3/lcout          LogicCell40_SEQ_MODE_0000  449    3638               RISE  15      
I__569/I                                  Odrv4                      0      3638               RISE  1       
I__569/O                                  Odrv4                      351    3989               RISE  1       
I__581/I                                  Span4Mux_v                 0      3989               RISE  1       
I__581/O                                  Span4Mux_v                 351    4339               RISE  1       
I__588/I                                  LocalMux                   0      4339               RISE  1       
I__588/O                                  LocalMux                   330    4669               RISE  1       
I__589/I                                  InMux                      0      4669               RISE  1       
I__589/O                                  InMux                      259    4928               RISE  1       
divider_sr.shifted_data_i4_LC_5_11_7/in0  LogicCell40_SEQ_MODE_1000  0      4928               RISE  1       

Capture Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sr_clk                                        top                        0      0                  RISE  1       
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
sr_clk_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__1041/I                                     gio2CtrlBuf                0      2372               RISE  1       
I__1041/O                                     gio2CtrlBuf                0      2372               RISE  1       
I__1042/I                                     GlobalMux                  0      2372               RISE  1       
I__1042/O                                     GlobalMux                  154    2527               RISE  1       
I__1047/I                                     ClkMux                     0      2527               RISE  1       
I__1047/O                                     ClkMux                     309    2835               RISE  1       
divider_sr.shifted_data_i4_LC_5_11_7/clk      LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.1.7::Path details for port: sr_sel_row
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sr_sel_row
Clock Port        : sr_clk
Clock Reference   : top|sr_clk:R
Setup Time        : 2662


Data Path Delay                5027
+ Setup Time                    470
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 2662

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
sr_sel_row                           top                        0      0                  RISE  1       
sr_sel_row_pad_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  RISE  1       
sr_sel_row_pad_iopad/DOUT            IO_PAD                     510    510                RISE  1       
sr_sel_row_pad_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
sr_sel_row_pad_preio/DIN0            PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__435/I                             Odrv12                     0      1127               RISE  1       
I__435/O                             Odrv12                     491    1618               RISE  1       
I__436/I                             Sp12to4                    0      1618               RISE  1       
I__436/O                             Sp12to4                    428    2046               RISE  1       
I__437/I                             Span4Mux_v                 0      2046               RISE  1       
I__437/O                             Span4Mux_v                 351    2397               RISE  1       
I__438/I                             LocalMux                   0      2397               RISE  1       
I__438/O                             LocalMux                   330    2726               RISE  1       
I__439/I                             InMux                      0      2726               RISE  1       
I__439/O                             InMux                      259    2986               RISE  1       
i1_2_lut_3_lut_adj_5_LC_3_9_4/in1    LogicCell40_SEQ_MODE_0000  0      2986               RISE  1       
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_0000  400    3386               RISE  16      
I__1068/I                            Odrv4                      0      3386               RISE  1       
I__1068/O                            Odrv4                      351    3736               RISE  1       
I__1071/I                            Span4Mux_v                 0      3736               RISE  1       
I__1071/O                            Span4Mux_v                 351    4087               RISE  1       
I__1079/I                            Span4Mux_v                 0      4087               RISE  1       
I__1079/O                            Span4Mux_v                 351    4438               RISE  1       
I__1091/I                            LocalMux                   0      4438               RISE  1       
I__1091/O                            LocalMux                   330    4767               RISE  1       
I__1100/I                            InMux                      0      4767               RISE  1       
I__1100/O                            InMux                      259    5027               RISE  1       
row_sr.shifted_data_i4_LC_7_7_7/in0  LogicCell40_SEQ_MODE_1000  0      5027               RISE  1       

Capture Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sr_clk                                        top                        0      0                  RISE  1       
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
sr_clk_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__1041/I                                     gio2CtrlBuf                0      2372               RISE  1       
I__1041/O                                     gio2CtrlBuf                0      2372               RISE  1       
I__1042/I                                     GlobalMux                  0      2372               RISE  1       
I__1042/O                                     GlobalMux                  154    2527               RISE  1       
I__1053/I                                     ClkMux                     0      2527               RISE  1       
I__1053/O                                     ClkMux                     309    2835               RISE  1       
row_sr.shifted_data_i4_LC_7_7_7/clk           LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: divided_pulse
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : divided_pulse
Clock Port         : output_state_I_0_21_2_lut_LC_1_10_6/lcout
Clock Reference    : top|divided_pulse_c:F
Clock to Out Delay : 5391


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              5391
---------------------------- ------
Clock To Out Delay             5391

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_state_I_0_21_2_lut_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_0000  0      0                  FALL  18      
I__734/I                                   Odrv12                     0      0                  FALL  1       
I__734/O                                   Odrv12                     540    540                FALL  1       
I__738/I                                   LocalMux                   0      540                FALL  1       
I__738/O                                   LocalMux                   309    849                FALL  1       
I__742/I                                   IoInMux                    0      849                FALL  1       
I__742/O                                   IoInMux                    217    1066               FALL  1       
divided_pulse_pad_preio/DOUT0              PRE_IO_PIN_TYPE_011001     0      1066               FALL  1       
divided_pulse_pad_preio/PADOUT             PRE_IO_PIN_TYPE_011001     2237   3303               FALL  1       
divided_pulse_pad_iopad/DIN                IO_PAD                     0      3303               FALL  1       
divided_pulse_pad_iopad/PACKAGEPIN:out     IO_PAD                     2088   5391               FALL  1       
divided_pulse                              top                        0      5391               FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : divided_pulse
Clock Port         : output_state_I_0_21_2_lut_LC_1_10_6/lcout
Clock Reference    : top|divided_pulse_c:R
Clock to Out Delay : 5000


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              5000
---------------------------- ------
Clock To Out Delay             5000

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_state_I_0_21_2_lut_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_0000  0      0                  RISE  18      
I__734/I                                   Odrv12                     0      0                  RISE  1       
I__734/O                                   Odrv12                     491    491                RISE  1       
I__738/I                                   LocalMux                   0      491                RISE  1       
I__738/O                                   LocalMux                   330    821                RISE  1       
I__742/I                                   IoInMux                    0      821                RISE  1       
I__742/O                                   IoInMux                    259    1080               RISE  1       
divided_pulse_pad_preio/DOUT0              PRE_IO_PIN_TYPE_011001     0      1080               RISE  1       
divided_pulse_pad_preio/PADOUT             PRE_IO_PIN_TYPE_011001     2006   3086               RISE  1       
divided_pulse_pad_iopad/DIN                IO_PAD                     0      3086               RISE  1       
divided_pulse_pad_iopad/PACKAGEPIN:out     IO_PAD                     1914   5000               RISE  1       
divided_pulse                              top                        0      5000               RISE  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: divide_enable
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : divide_enable
Clock Port        : laser_pulse
Clock Reference   : top|laser_pulse:R
Hold Time         : -314


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -3149
---------------------------- ------
Hold Time                      -314

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
divide_enable                          top                        0      0                  FALL  1       
divide_enable_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
divide_enable_pad_iopad/DOUT           IO_PAD                     540    540                FALL  1       
divide_enable_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
divide_enable_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__237/I                               Odrv12                     0      1003               FALL  1       
I__237/O                               Odrv12                     540    1543               FALL  1       
I__238/I                               Span12Mux_v                0      1543               FALL  1       
I__238/O                               Span12Mux_v                540    2083               FALL  1       
I__239/I                               Span12Mux_h                0      2083               FALL  1       
I__239/O                               Span12Mux_h                540    2623               FALL  1       
I__240/I                               LocalMux                   0      2623               FALL  1       
I__240/O                               LocalMux                   309    2932               FALL  1       
I__242/I                               InMux                      0      2932               FALL  1       
I__242/O                               InMux                      217    3149               FALL  1       
I__243/I                               CascadeMux                 0      3149               FALL  1       
I__243/O                               CascadeMux                 0      3149               FALL  1       
output_state_20_LC_1_9_2/in2           LogicCell40_SEQ_MODE_1000  0      3149               FALL  1       

Capture Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
laser_pulse                                        top                        0      0                  RISE  1       
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
laser_pulse_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__353/I                                           gio2CtrlBuf                0      2372               RISE  1       
I__353/O                                           gio2CtrlBuf                0      2372               RISE  1       
I__354/I                                           GlobalMux                  0      2372               RISE  1       
I__354/O                                           GlobalMux                  154    2527               RISE  1       
I__355/I                                           ClkMux                     0      2527               RISE  1       
I__355/O                                           ClkMux                     309    2835               RISE  1       
output_state_20_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.4.2::Path details for port: en_internals
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : en_internals
Clock Port        : laser_pulse
Clock Reference   : top|laser_pulse:R
Hold Time         : -2745


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -5580
---------------------------- ------
Hold Time                     -2745

Data Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
en_internals                                           top                        0      0                  FALL  1       
en_internals_pad_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  FALL  1       
en_internals_pad_iopad/DOUT                            IO_PAD                     460    460                FALL  1       
en_internals_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
en_internals_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__978/I                                               Odrv12                     0      923                FALL  1       
I__978/O                                               Odrv12                     540    1463               FALL  1       
I__979/I                                               Sp12to4                    0      1463               FALL  1       
I__979/O                                               Sp12to4                    449    1912               FALL  1       
I__982/I                                               Span4Mux_v                 0      1912               FALL  1       
I__982/O                                               Span4Mux_v                 372    2283               FALL  1       
I__986/I                                               Span4Mux_h                 0      2283               FALL  1       
I__986/O                                               Span4Mux_h                 316    2599               FALL  1       
I__997/I                                               Span4Mux_v                 0      2599               FALL  1       
I__997/O                                               Span4Mux_v                 372    2971               FALL  1       
I__1008/I                                              LocalMux                   0      2971               FALL  1       
I__1008/O                                              LocalMux                   309    3279               FALL  1       
I__1015/I                                              InMux                      0      3279               FALL  1       
I__1015/O                                              InMux                      217    3497               FALL  1       
divider_sr.output_enable_I_0_i12_2_lut_LC_2_9_5/in3    LogicCell40_SEQ_MODE_0000  0      3497               FALL  1       
divider_sr.output_enable_I_0_i12_2_lut_LC_2_9_5/lcout  LogicCell40_SEQ_MODE_0000  288    3784               FALL  1       
I__289/I                                               LocalMux                   0      3784               FALL  1       
I__289/O                                               LocalMux                   309    4093               FALL  1       
I__290/I                                               InMux                      0      4093               FALL  1       
I__290/O                                               InMux                      217    4310               FALL  1       
pulse_counter.sub_8_add_2_13_lut_LC_2_8_3/in1          LogicCell40_SEQ_MODE_0000  0      4310               FALL  1       
pulse_counter.sub_8_add_2_13_lut_LC_2_8_3/lcout        LogicCell40_SEQ_MODE_0000  379    4689               FALL  1       
I__297/I                                               LocalMux                   0      4689               FALL  1       
I__297/O                                               LocalMux                   309    4998               FALL  1       
I__298/I                                               InMux                      0      4998               FALL  1       
I__298/O                                               InMux                      217    5215               FALL  1       
i762_4_lut_LC_2_9_3/in0                                LogicCell40_SEQ_MODE_0000  0      5215               FALL  1       
i762_4_lut_LC_2_9_3/ltout                              LogicCell40_SEQ_MODE_0000  365    5580               RISE  1       
I__291/I                                               CascadeMux                 0      5580               RISE  1       
I__291/O                                               CascadeMux                 0      5580               RISE  1       
pulse_counter.internal_count_reached_18_LC_2_9_4/in2   LogicCell40_SEQ_MODE_1000  0      5580               RISE  1       

Capture Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
laser_pulse                                           top                        0      0                  RISE  1       
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  RISE  1       
laser_pulse_pad_iopad/DOUT                            IO_PAD                     510    510                RISE  1       
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                0      510                RISE  1       
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                1862   2372               RISE  1       
I__353/I                                              gio2CtrlBuf                0      2372               RISE  1       
I__353/O                                              gio2CtrlBuf                0      2372               RISE  1       
I__354/I                                              GlobalMux                  0      2372               RISE  1       
I__354/O                                              GlobalMux                  154    2527               RISE  1       
I__357/I                                              ClkMux                     0      2527               RISE  1       
I__357/O                                              ClkMux                     309    2835               RISE  1       
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : en_internals
Clock Port        : output_state_I_0_21_2_lut_LC_1_10_6/lcout
Clock Reference   : top|divided_pulse_c:R
Hold Time         : -3897


Capture Clock Path Delay       1641
+ Hold  Time                      0
- Data Path Delay             -5538
---------------------------- ------
Hold Time                     -3897

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
en_internals                                        top                        0      0                  FALL  1       
en_internals_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  FALL  1       
en_internals_pad_iopad/DOUT                         IO_PAD                     460    460                FALL  1       
en_internals_pad_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
en_internals_pad_preio/DIN0                         PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__978/I                                            Odrv12                     0      923                FALL  1       
I__978/O                                            Odrv12                     540    1463               FALL  1       
I__981/I                                            Span12Mux_v                0      1463               FALL  1       
I__981/O                                            Span12Mux_v                540    2003               FALL  1       
I__984/I                                            LocalMux                   0      2003               FALL  1       
I__984/O                                            LocalMux                   309    2312               FALL  1       
I__989/I                                            InMux                      0      2312               FALL  1       
I__989/O                                            InMux                      217    2529               FALL  1       
row_sr.output_enable_I_0_i6_2_lut_LC_8_7_1/in3      LogicCell40_SEQ_MODE_0000  0      2529               FALL  1       
row_sr.output_enable_I_0_i6_2_lut_LC_8_7_1/lcout    LogicCell40_SEQ_MODE_0000  288    2817               FALL  1       
I__1032/I                                           Odrv4                      0      2817               FALL  1       
I__1032/O                                           Odrv4                      372    3188               FALL  1       
I__1033/I                                           LocalMux                   0      3188               FALL  1       
I__1033/O                                           LocalMux                   309    3497               FALL  1       
I__1034/I                                           InMux                      0      3497               FALL  1       
I__1034/O                                           InMux                      217    3714               FALL  1       
I__1035/I                                           CascadeMux                 0      3714               FALL  1       
I__1035/O                                           CascadeMux                 0      3714               FALL  1       
row_counter.sub_8_add_2_7_lut_LC_6_7_5/in2          LogicCell40_SEQ_MODE_0000  0      3714               FALL  1       
row_counter.sub_8_add_2_7_lut_LC_6_7_5/lcout        LogicCell40_SEQ_MODE_0000  351    4065               FALL  1       
I__798/I                                            Odrv4                      0      4065               FALL  1       
I__798/O                                            Odrv4                      372    4437               FALL  1       
I__799/I                                            LocalMux                   0      4437               FALL  1       
I__799/O                                            LocalMux                   309    4745               FALL  1       
I__800/I                                            InMux                      0      4745               FALL  1       
I__800/O                                            InMux                      217    4963               FALL  1       
i768_4_lut_LC_6_9_5/in3                             LogicCell40_SEQ_MODE_0000  0      4963               FALL  1       
i768_4_lut_LC_6_9_5/ltout                           LogicCell40_SEQ_MODE_0000  267    5229               RISE  1       
I__792/I                                            CascadeMux                 0      5229               RISE  1       
I__792/O                                            CascadeMux                 0      5229               RISE  1       
i772_4_lut_LC_6_9_6/in2                             LogicCell40_SEQ_MODE_0000  0      5229               RISE  1       
i772_4_lut_LC_6_9_6/ltout                           LogicCell40_SEQ_MODE_0000  309    5538               RISE  1       
I__758/I                                            CascadeMux                 0      5538               RISE  1       
I__758/O                                            CascadeMux                 0      5538               RISE  1       
row_counter.internal_count_reached_18_LC_6_9_7/in2  LogicCell40_SEQ_MODE_1000  0      5538               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000  0      0                  RISE  18      
I__735/I                                            Odrv4                      0      0                  RISE  1       
I__735/O                                            Odrv4                      351    351                RISE  1       
I__739/I                                            Span4Mux_h                 0      351                RISE  1       
I__739/O                                            Span4Mux_h                 302    652                RISE  1       
I__743/I                                            Span4Mux_v                 0      652                RISE  1       
I__743/O                                            Span4Mux_v                 351    1003               RISE  1       
I__746/I                                            LocalMux                   0      1003               RISE  1       
I__746/O                                            LocalMux                   330    1333               RISE  1       
I__749/I                                            ClkMux                     0      1333               RISE  1       
I__749/O                                            ClkMux                     309    1641               RISE  1       
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000  0      1641               RISE  1       

6.4.3::Path details for port: en_rowpack
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : en_rowpack
Clock Port        : output_state_I_0_21_2_lut_LC_1_10_6/lcout
Clock Reference   : top|divided_pulse_c:R
Hold Time         : -3704


Capture Clock Path Delay       1290
+ Hold  Time                      0
- Data Path Delay             -4994
---------------------------- ------
Hold Time                     -3704

Data Path
pin name                                     model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------  -------------------------  -----  -----------------  ----  ------  
en_rowpack                                   top                        0      0                  FALL  1       
en_rowpack_pad_iopad/PACKAGEPIN:in           IO_PAD                     0      0                  FALL  1       
en_rowpack_pad_iopad/DOUT                    IO_PAD                     540    540                FALL  1       
en_rowpack_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
en_rowpack_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__628/I                                     Odrv12                     0      1003               FALL  1       
I__628/O                                     Odrv12                     540    1543               FALL  1       
I__629/I                                     Span12Mux_v                0      1543               FALL  1       
I__629/O                                     Span12Mux_v                540    2083               FALL  1       
I__630/I                                     Sp12to4                    0      2083               FALL  1       
I__630/O                                     Sp12to4                    449    2532               FALL  1       
I__631/I                                     Span4Mux_h                 0      2532               FALL  1       
I__631/O                                     Span4Mux_h                 316    2847               FALL  1       
I__632/I                                     LocalMux                   0      2847               FALL  1       
I__632/O                                     LocalMux                   309    3156               FALL  1       
I__633/I                                     InMux                      0      3156               FALL  1       
I__633/O                                     InMux                      217    3373               FALL  1       
i1_3_lut_adj_7_LC_5_9_7/in0                  LogicCell40_SEQ_MODE_0000  0      3373               FALL  1       
i1_3_lut_adj_7_LC_5_9_7/lcout                LogicCell40_SEQ_MODE_0000  386    3759               FALL  16      
I__622/I                                     Odrv4                      0      3759               FALL  1       
I__622/O                                     Odrv4                      372    4131               FALL  1       
I__624/I                                     LocalMux                   0      4131               FALL  1       
I__624/O                                     LocalMux                   309    4439               FALL  1       
I__626/I                                     CEMux                      0      4439               FALL  1       
I__626/O                                     CEMux                      554    4994               FALL  1       
row_counter.internal_count__i15_LC_5_8_7/ce  LogicCell40_SEQ_MODE_1000  0      4994               FALL  1       

Capture Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000  0      0                  RISE  18      
I__736/I                                      Odrv4                      0      0                  RISE  1       
I__736/O                                      Odrv4                      351    351                RISE  1       
I__740/I                                      Span4Mux_h                 0      351                RISE  1       
I__740/O                                      Span4Mux_h                 302    652                RISE  1       
I__744/I                                      LocalMux                   0      652                RISE  1       
I__744/O                                      LocalMux                   330    982                RISE  1       
I__747/I                                      ClkMux                     0      982                RISE  1       
I__747/O                                      ClkMux                     309    1290               RISE  1       
row_counter.internal_count__i15_LC_5_8_7/clk  LogicCell40_SEQ_MODE_1000  0      1290               RISE  1       

6.4.4::Path details for port: sr_data   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sr_data
Clock Port        : sr_clk
Clock Reference   : top|sr_clk:R
Hold Time         : -346


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -3181
---------------------------- ------
Hold Time                      -346

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
sr_data                              top                        0      0                  FALL  1       
sr_data_pad_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  FALL  1       
sr_data_pad_iopad/DOUT               IO_PAD                     460    460                FALL  1       
sr_data_pad_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
sr_data_pad_preio/DIN0               PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__613/I                             Odrv12                     0      923                FALL  1       
I__613/O                             Odrv12                     540    1463               FALL  1       
I__614/I                             Sp12to4                    0      1463               FALL  1       
I__614/O                             Sp12to4                    449    1912               FALL  1       
I__615/I                             Span4Mux_v                 0      1912               FALL  1       
I__615/O                             Span4Mux_v                 372    2283               FALL  1       
I__616/I                             Span4Mux_v                 0      2283               FALL  1       
I__616/O                             Span4Mux_v                 372    2655               FALL  1       
I__617/I                             LocalMux                   0      2655               FALL  1       
I__617/O                             LocalMux                   309    2964               FALL  1       
I__619/I                             InMux                      0      2964               FALL  1       
I__619/O                             InMux                      217    3181               FALL  1       
row_sr.shifted_data_i0_LC_5_6_3/in0  LogicCell40_SEQ_MODE_1000  0      3181               FALL  1       

Capture Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sr_clk                                        top                        0      0                  RISE  1       
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
sr_clk_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__1041/I                                     gio2CtrlBuf                0      2372               RISE  1       
I__1041/O                                     gio2CtrlBuf                0      2372               RISE  1       
I__1042/I                                     GlobalMux                  0      2372               RISE  1       
I__1042/O                                     GlobalMux                  154    2527               RISE  1       
I__1051/I                                     ClkMux                     0      2527               RISE  1       
I__1051/O                                     ClkMux                     309    2835               RISE  1       
row_sr.shifted_data_i0_LC_5_6_3/clk           LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.4.5::Path details for port: sr_reset  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sr_reset
Clock Port        : sr_clk
Clock Reference   : top|sr_clk:R
Hold Time         : -297


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -3132
---------------------------- ------
Hold Time                      -297

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
sr_reset                                   top                        0      0                  FALL  1       
sr_reset_pad_iopad/PACKAGEPIN:in           IO_PAD                     0      0                  FALL  1       
sr_reset_pad_iopad/DOUT                    IO_PAD                     460    460                FALL  1       
sr_reset_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
sr_reset_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__419/I                                   Odrv12                     0      923                FALL  1       
I__419/O                                   Odrv12                     540    1463               FALL  1       
I__420/I                                   Sp12to4                    0      1463               FALL  1       
I__420/O                                   Sp12to4                    449    1912               FALL  1       
I__421/I                                   Span4Mux_v                 0      1912               FALL  1       
I__421/O                                   Span4Mux_v                 372    2283               FALL  1       
I__423/I                                   LocalMux                   0      2283               FALL  1       
I__423/O                                   LocalMux                   309    2592               FALL  1       
I__426/I                                   InMux                      0      2592               FALL  1       
I__426/O                                   InMux                      217    2810               FALL  1       
i1_2_lut_3_lut_LC_3_10_1/in1               LogicCell40_SEQ_MODE_0000  0      2810               FALL  1       
i1_2_lut_3_lut_LC_3_10_1/ltout             LogicCell40_SEQ_MODE_0000  323    3132               RISE  1       
I__434/I                                   CascadeMux                 0      3132               RISE  1       
I__434/O                                   CascadeMux                 0      3132               RISE  1       
divider_sr.shifted_data_i14_LC_3_10_2/in2  LogicCell40_SEQ_MODE_1000  0      3132               RISE  1       

Capture Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sr_clk                                        top                        0      0                  RISE  1       
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
sr_clk_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__1041/I                                     gio2CtrlBuf                0      2372               RISE  1       
I__1041/O                                     gio2CtrlBuf                0      2372               RISE  1       
I__1042/I                                     GlobalMux                  0      2372               RISE  1       
I__1042/O                                     GlobalMux                  154    2527               RISE  1       
I__1043/I                                     ClkMux                     0      2527               RISE  1       
I__1043/O                                     ClkMux                     309    2835               RISE  1       
divider_sr.shifted_data_i14_LC_3_10_2/clk     LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.4.6::Path details for port: sr_sel_div
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sr_sel_div
Clock Port        : sr_clk
Clock Reference   : top|sr_clk:R
Hold Time         : -599


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -3434
---------------------------- ------
Hold Time                      -599

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
sr_sel_div                                 top                        0      0                  FALL  1       
sr_sel_div_pad_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  FALL  1       
sr_sel_div_pad_iopad/DOUT                  IO_PAD                     460    460                FALL  1       
sr_sel_div_pad_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
sr_sel_div_pad_preio/DIN0                  PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__428/I                                   Odrv12                     0      923                FALL  1       
I__428/O                                   Odrv12                     540    1463               FALL  1       
I__429/I                                   Span12Mux_v                0      1463               FALL  1       
I__429/O                                   Span12Mux_v                540    2003               FALL  1       
I__430/I                                   Span12Mux_h                0      2003               FALL  1       
I__430/O                                   Span12Mux_h                540    2543               FALL  1       
I__431/I                                   LocalMux                   0      2543               FALL  1       
I__431/O                                   LocalMux                   309    2852               FALL  1       
I__432/I                                   InMux                      0      2852               FALL  1       
I__432/O                                   InMux                      217    3069               FALL  1       
i1_2_lut_3_lut_LC_3_10_1/in0               LogicCell40_SEQ_MODE_0000  0      3069               FALL  1       
i1_2_lut_3_lut_LC_3_10_1/ltout             LogicCell40_SEQ_MODE_0000  365    3434               RISE  1       
I__434/I                                   CascadeMux                 0      3434               RISE  1       
I__434/O                                   CascadeMux                 0      3434               RISE  1       
divider_sr.shifted_data_i14_LC_3_10_2/in2  LogicCell40_SEQ_MODE_1000  0      3434               RISE  1       

Capture Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sr_clk                                        top                        0      0                  RISE  1       
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
sr_clk_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__1041/I                                     gio2CtrlBuf                0      2372               RISE  1       
I__1041/O                                     gio2CtrlBuf                0      2372               RISE  1       
I__1042/I                                     GlobalMux                  0      2372               RISE  1       
I__1042/O                                     GlobalMux                  154    2527               RISE  1       
I__1043/I                                     ClkMux                     0      2527               RISE  1       
I__1043/O                                     ClkMux                     309    2835               RISE  1       
divider_sr.shifted_data_i14_LC_3_10_2/clk     LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.4.7::Path details for port: sr_sel_row
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sr_sel_row
Clock Port        : sr_clk
Clock Reference   : top|sr_clk:R
Hold Time         : -1419


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -4254
---------------------------- ------
Hold Time                     -1419

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
sr_sel_row                           top                        0      0                  FALL  1       
sr_sel_row_pad_iopad/PACKAGEPIN:in   IO_PAD                     0      0                  FALL  1       
sr_sel_row_pad_iopad/DOUT            IO_PAD                     460    460                FALL  1       
sr_sel_row_pad_preio/PADIN           PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
sr_sel_row_pad_preio/DIN0            PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__435/I                             Odrv12                     0      923                FALL  1       
I__435/O                             Odrv12                     540    1463               FALL  1       
I__436/I                             Sp12to4                    0      1463               FALL  1       
I__436/O                             Sp12to4                    449    1912               FALL  1       
I__437/I                             Span4Mux_v                 0      1912               FALL  1       
I__437/O                             Span4Mux_v                 372    2283               FALL  1       
I__438/I                             LocalMux                   0      2283               FALL  1       
I__438/O                             LocalMux                   309    2592               FALL  1       
I__439/I                             InMux                      0      2592               FALL  1       
I__439/O                             InMux                      217    2810               FALL  1       
i1_2_lut_3_lut_adj_5_LC_3_9_4/in1    LogicCell40_SEQ_MODE_0000  0      2810               FALL  1       
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_0000  379    3188               FALL  16      
I__1067/I                            Odrv12                     0      3188               FALL  1       
I__1067/O                            Odrv12                     540    3728               FALL  1       
I__1070/I                            LocalMux                   0      3728               FALL  1       
I__1070/O                            LocalMux                   309    4037               FALL  1       
I__1074/I                            InMux                      0      4037               FALL  1       
I__1074/O                            InMux                      217    4254               FALL  1       
I__1083/I                            CascadeMux                 0      4254               FALL  1       
I__1083/O                            CascadeMux                 0      4254               FALL  1       
row_sr.shifted_data_i8_LC_7_9_0/in2  LogicCell40_SEQ_MODE_1000  0      4254               FALL  1       

Capture Clock Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sr_clk                                        top                        0      0                  RISE  1       
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
sr_clk_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__1041/I                                     gio2CtrlBuf                0      2372               RISE  1       
I__1041/O                                     gio2CtrlBuf                0      2372               RISE  1       
I__1042/I                                     GlobalMux                  0      2372               RISE  1       
I__1042/O                                     GlobalMux                  154    2527               RISE  1       
I__1049/I                                     ClkMux                     0      2527               RISE  1       
I__1049/O                                     ClkMux                     309    2835               RISE  1       
row_sr.shifted_data_i8_LC_7_9_0/clk           LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: divided_pulse
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : divided_pulse
Clock Port         : output_state_I_0_21_2_lut_LC_1_10_6/lcout
Clock Reference    : top|divided_pulse_c:R
Clock to Out Delay : 5000


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              5000
---------------------------- ------
Clock To Out Delay             5000

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_state_I_0_21_2_lut_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_0000  0      0                  RISE  18      
I__734/I                                   Odrv12                     0      0                  RISE  1       
I__734/O                                   Odrv12                     491    491                RISE  1       
I__738/I                                   LocalMux                   0      491                RISE  1       
I__738/O                                   LocalMux                   330    821                RISE  1       
I__742/I                                   IoInMux                    0      821                RISE  1       
I__742/O                                   IoInMux                    259    1080               RISE  1       
divided_pulse_pad_preio/DOUT0              PRE_IO_PIN_TYPE_011001     0      1080               RISE  1       
divided_pulse_pad_preio/PADOUT             PRE_IO_PIN_TYPE_011001     2006   3086               RISE  1       
divided_pulse_pad_iopad/DIN                IO_PAD                     0      3086               RISE  1       
divided_pulse_pad_iopad/PACKAGEPIN:out     IO_PAD                     1914   5000               RISE  1       
divided_pulse                              top                        0      5000               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : divided_pulse
Clock Port         : output_state_I_0_21_2_lut_LC_1_10_6/lcout
Clock Reference    : top|divided_pulse_c:F
Clock to Out Delay : 5391


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              5391
---------------------------- ------
Clock To Out Delay             5391

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_state_I_0_21_2_lut_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_0000  0      0                  FALL  18      
I__734/I                                   Odrv12                     0      0                  FALL  1       
I__734/O                                   Odrv12                     540    540                FALL  1       
I__738/I                                   LocalMux                   0      540                FALL  1       
I__738/O                                   LocalMux                   309    849                FALL  1       
I__742/I                                   IoInMux                    0      849                FALL  1       
I__742/O                                   IoInMux                    217    1066               FALL  1       
divided_pulse_pad_preio/DOUT0              PRE_IO_PIN_TYPE_011001     0      1066               FALL  1       
divided_pulse_pad_preio/PADOUT             PRE_IO_PIN_TYPE_011001     2237   3303               FALL  1       
divided_pulse_pad_iopad/DIN                IO_PAD                     0      3303               FALL  1       
divided_pulse_pad_iopad/PACKAGEPIN:out     IO_PAD                     2088   5391               FALL  1       
divided_pulse                              top                        0      5391               FALL  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i7_LC_1_7_7/lcout
Path End         : pulse_counter.internal_count_reached_18_LC_2_9_4/in1
Capture Clock    : pulse_counter.internal_count_reached_18_LC_2_9_4/clk
Setup Constraint : 1000000p
Path slack       : 995539p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -400
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002435

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 3521
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6896
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i7_LC_1_7_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i7_LC_1_7_7/lcout       LogicCell40_SEQ_MODE_1000    540              3375  995539  RISE       2
I__275/I                                              LocalMux                       0              3375  995539  RISE       1
I__275/O                                              LocalMux                     330              3705  995539  RISE       1
I__277/I                                              InMux                          0              3705  995539  RISE       1
I__277/O                                              InMux                        259              3964  995539  RISE       1
pulse_counter.sub_8_add_2_9_lut_LC_2_7_7/in0          LogicCell40_SEQ_MODE_0000      0              3964  995539  RISE       1
pulse_counter.sub_8_add_2_9_lut_LC_2_7_7/lcout        LogicCell40_SEQ_MODE_0000    449              4413  995539  RISE       1
I__379/I                                              LocalMux                       0              4413  995539  RISE       1
I__379/O                                              LocalMux                     330              4743  995539  RISE       1
I__380/I                                              InMux                          0              4743  995539  RISE       1
I__380/O                                              InMux                        259              5002  995539  RISE       1
i718_2_lut_LC_3_7_4/in1                               LogicCell40_SEQ_MODE_0000      0              5002  995539  RISE       1
i718_2_lut_LC_3_7_4/lcout                             LogicCell40_SEQ_MODE_0000    400              5402  995539  RISE       1
I__443/I                                              LocalMux                       0              5402  995539  RISE       1
I__443/O                                              LocalMux                     330              5732  995539  RISE       1
I__444/I                                              InMux                          0              5732  995539  RISE       1
I__444/O                                              InMux                        259              5991  995539  RISE       1
i764_4_lut_LC_3_8_1/in3                               LogicCell40_SEQ_MODE_0000      0              5991  995539  RISE       1
i764_4_lut_LC_3_8_1/lcout                             LogicCell40_SEQ_MODE_0000    316              6307  995539  RISE       1
I__441/I                                              LocalMux                       0              6307  995539  RISE       1
I__441/O                                              LocalMux                     330              6636  995539  RISE       1
I__442/I                                              InMux                          0              6636  995539  RISE       1
I__442/O                                              InMux                        259              6896  995539  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/in1  LogicCell40_SEQ_MODE_1000      0              6896  995539  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i2_LC_5_7_2/lcout
Path End         : row_counter.internal_count_reached_18_LC_6_9_7/in3
Capture Clock    : row_counter.internal_count_reached_18_LC_6_9_7/clk
Setup Constraint : 1000000p
Path slack       : 995750p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1641
- Setup Time                                              -274
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001368

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                     3787
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5618
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i2_LC_5_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i2_LC_5_7_2/lcout       LogicCell40_SEQ_MODE_1000    540              1831  995750  RISE       2
I__668/I                                            Odrv4                          0              1831  995750  RISE       1
I__668/O                                            Odrv4                        351              2181  995750  RISE       1
I__669/I                                            LocalMux                       0              2181  995750  RISE       1
I__669/O                                            LocalMux                     330              2511  995750  RISE       1
I__671/I                                            InMux                          0              2511  995750  RISE       1
I__671/O                                            InMux                        259              2770  995750  RISE       1
row_counter.sub_8_add_2_4_lut_LC_6_7_2/in0          LogicCell40_SEQ_MODE_0000      0              2770  995750  RISE       1
row_counter.sub_8_add_2_4_lut_LC_6_7_2/lcout        LogicCell40_SEQ_MODE_0000    449              3219  995750  RISE       1
I__954/I                                            LocalMux                       0              3219  995750  RISE       1
I__954/O                                            LocalMux                     330              3549  995750  RISE       1
I__955/I                                            InMux                          0              3549  995750  RISE       1
I__955/O                                            InMux                        259              3808  995750  RISE       1
i740_2_lut_LC_7_7_4/in3                             LogicCell40_SEQ_MODE_0000      0              3808  995750  RISE       1
i740_2_lut_LC_7_7_4/lcout                           LogicCell40_SEQ_MODE_0000    316              4124  995750  RISE       1
I__931/I                                            LocalMux                       0              4124  995750  RISE       1
I__931/O                                            LocalMux                     330              4454  995750  RISE       1
I__932/I                                            InMux                          0              4454  995750  RISE       1
I__932/O                                            InMux                        259              4713  995750  RISE       1
i766_4_lut_LC_7_8_3/in3                             LogicCell40_SEQ_MODE_0000      0              4713  995750  RISE       1
i766_4_lut_LC_7_8_3/lcout                           LogicCell40_SEQ_MODE_0000    316              5029  995750  RISE       1
I__929/I                                            LocalMux                       0              5029  995750  RISE       1
I__929/O                                            LocalMux                     330              5358  995750  RISE       1
I__930/I                                            InMux                          0              5358  995750  RISE       1
I__930/O                                            InMux                        259              5618  995750  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/in3  LogicCell40_SEQ_MODE_1000      0              5618  995750  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i2_LC_5_7_2/lcout
Path End         : row_counter.internal_count__i15_LC_5_8_7/in3
Capture Clock    : row_counter.internal_count__i15_LC_5_8_7/clk
Setup Constraint : 1000000p
Path slack       : 996016p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -274
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001017

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                     3170
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5001
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i2_LC_5_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i2_LC_5_7_2/lcout      LogicCell40_SEQ_MODE_1000    540              1831  995750  RISE       2
I__668/I                                           Odrv4                          0              1831  995750  RISE       1
I__668/O                                           Odrv4                        351              2181  995750  RISE       1
I__670/I                                           LocalMux                       0              2181  996016  RISE       1
I__670/O                                           LocalMux                     330              2511  996016  RISE       1
I__672/I                                           InMux                          0              2511  996016  RISE       1
I__672/O                                           InMux                        259              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/in1        LogicCell40_SEQ_MODE_1000      0              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/carryout   LogicCell40_SEQ_MODE_1000    259              3030  996016  RISE       2
row_counter.internal_count__i3_LC_5_7_3/carryin    LogicCell40_SEQ_MODE_1000      0              3030  996016  RISE       1
row_counter.internal_count__i3_LC_5_7_3/carryout   LogicCell40_SEQ_MODE_1000    126              3156  996016  RISE       2
row_counter.internal_count__i4_LC_5_7_4/carryin    LogicCell40_SEQ_MODE_1000      0              3156  996016  RISE       1
row_counter.internal_count__i4_LC_5_7_4/carryout   LogicCell40_SEQ_MODE_1000    126              3282  996016  RISE       2
row_counter.internal_count__i5_LC_5_7_5/carryin    LogicCell40_SEQ_MODE_1000      0              3282  996016  RISE       1
row_counter.internal_count__i5_LC_5_7_5/carryout   LogicCell40_SEQ_MODE_1000    126              3409  996016  RISE       2
row_counter.internal_count__i6_LC_5_7_6/carryin    LogicCell40_SEQ_MODE_1000      0              3409  996016  RISE       1
row_counter.internal_count__i6_LC_5_7_6/carryout   LogicCell40_SEQ_MODE_1000    126              3535  996016  RISE       2
row_counter.internal_count__i7_LC_5_7_7/carryin    LogicCell40_SEQ_MODE_1000      0              3535  996016  RISE       1
row_counter.internal_count__i7_LC_5_7_7/carryout   LogicCell40_SEQ_MODE_1000    126              3661  996016  RISE       1
IN_MUX_bfv_5_8_0_/carryinitin                      ICE_CARRY_IN_MUX               0              3661  996016  RISE       1
IN_MUX_bfv_5_8_0_/carryinitout                     ICE_CARRY_IN_MUX             196              3857  996016  RISE       2
row_counter.internal_count__i8_LC_5_8_0/carryin    LogicCell40_SEQ_MODE_1000      0              3857  996016  RISE       1
row_counter.internal_count__i8_LC_5_8_0/carryout   LogicCell40_SEQ_MODE_1000    126              3984  996016  RISE       2
row_counter.internal_count__i9_LC_5_8_1/carryin    LogicCell40_SEQ_MODE_1000      0              3984  996016  RISE       1
row_counter.internal_count__i9_LC_5_8_1/carryout   LogicCell40_SEQ_MODE_1000    126              4110  996016  RISE       2
row_counter.internal_count__i10_LC_5_8_2/carryin   LogicCell40_SEQ_MODE_1000      0              4110  996016  RISE       1
row_counter.internal_count__i10_LC_5_8_2/carryout  LogicCell40_SEQ_MODE_1000    126              4236  996016  RISE       2
row_counter.internal_count__i11_LC_5_8_3/carryin   LogicCell40_SEQ_MODE_1000      0              4236  996016  RISE       1
row_counter.internal_count__i11_LC_5_8_3/carryout  LogicCell40_SEQ_MODE_1000    126              4362  996016  RISE       2
row_counter.internal_count__i12_LC_5_8_4/carryin   LogicCell40_SEQ_MODE_1000      0              4362  996016  RISE       1
row_counter.internal_count__i12_LC_5_8_4/carryout  LogicCell40_SEQ_MODE_1000    126              4489  996016  RISE       2
row_counter.internal_count__i13_LC_5_8_5/carryin   LogicCell40_SEQ_MODE_1000      0              4489  996016  RISE       1
row_counter.internal_count__i13_LC_5_8_5/carryout  LogicCell40_SEQ_MODE_1000    126              4615  996016  RISE       2
row_counter.internal_count__i14_LC_5_8_6/carryin   LogicCell40_SEQ_MODE_1000      0              4615  996016  RISE       1
row_counter.internal_count__i14_LC_5_8_6/carryout  LogicCell40_SEQ_MODE_1000    126              4741  996016  RISE       1
I__507/I                                           InMux                          0              4741  996016  RISE       1
I__507/O                                           InMux                        259              5001  996016  RISE       1
row_counter.internal_count__i15_LC_5_8_7/in3       LogicCell40_SEQ_MODE_1000      0              5001  996016  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i15_LC_5_8_7/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i3_LC_5_7_3/lcout
Path End         : row_counter.internal_count_reached_18_LC_6_9_7/in2
Capture Clock    : row_counter.internal_count_reached_18_LC_6_9_7/clk
Setup Constraint : 1000000p
Path slack       : 996079p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1641
- Setup Time                                              -372
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001269

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                     3359
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5190
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i3_LC_5_7_3/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i3_LC_5_7_3/lcout       LogicCell40_SEQ_MODE_1000    540              1831  996079  RISE       2
I__663/I                                            Odrv4                          0              1831  996079  RISE       1
I__663/O                                            Odrv4                        351              2181  996079  RISE       1
I__665/I                                            LocalMux                       0              2181  996079  RISE       1
I__665/O                                            LocalMux                     330              2511  996079  RISE       1
I__666/I                                            InMux                          0              2511  996079  RISE       1
I__666/O                                            InMux                        259              2770  996079  RISE       1
row_counter.sub_8_add_2_5_lut_LC_6_7_3/in0          LogicCell40_SEQ_MODE_0000      0              2770  996079  RISE       1
row_counter.sub_8_add_2_5_lut_LC_6_7_3/lcout        LogicCell40_SEQ_MODE_0000    449              3219  996079  RISE       1
I__810/I                                            Odrv4                          0              3219  996079  RISE       1
I__810/O                                            Odrv4                        351              3570  996079  RISE       1
I__811/I                                            LocalMux                       0              3570  996079  RISE       1
I__811/O                                            LocalMux                     330              3899  996079  RISE       1
I__812/I                                            InMux                          0              3899  996079  RISE       1
I__812/O                                            InMux                        259              4159  996079  RISE       1
i748_2_lut_LC_6_9_4/in1                             LogicCell40_SEQ_MODE_0000      0              4159  996079  RISE       1
i748_2_lut_LC_6_9_4/ltout                           LogicCell40_SEQ_MODE_0000    379              4538  996079  FALL       1
I__801/I                                            CascadeMux                     0              4538  996079  FALL       1
I__801/O                                            CascadeMux                     0              4538  996079  FALL       1
i768_4_lut_LC_6_9_5/in2                             LogicCell40_SEQ_MODE_0000      0              4538  996079  FALL       1
i768_4_lut_LC_6_9_5/ltout                           LogicCell40_SEQ_MODE_0000    344              4881  996079  FALL       1
I__792/I                                            CascadeMux                     0              4881  996079  FALL       1
I__792/O                                            CascadeMux                     0              4881  996079  FALL       1
i772_4_lut_LC_6_9_6/in2                             LogicCell40_SEQ_MODE_0000      0              4881  996079  FALL       1
i772_4_lut_LC_6_9_6/ltout                           LogicCell40_SEQ_MODE_0000    309              5190  996079  RISE       1
I__758/I                                            CascadeMux                     0              5190  996079  RISE       1
I__758/O                                            CascadeMux                     0              5190  996079  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/in2  LogicCell40_SEQ_MODE_1000      0              5190  996079  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i3_LC_1_7_3/lcout
Path End         : pulse_counter.internal_count_reached_18_LC_2_9_4/in2
Capture Clock    : pulse_counter.internal_count_reached_18_LC_2_9_4/clk
Setup Constraint : 1000000p
Path slack       : 996079p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -372
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002463

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 3009
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6384
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i3_LC_1_7_3/lcout       LogicCell40_SEQ_MODE_1000    540              3375  996079  RISE       2
I__201/I                                              LocalMux                       0              3375  996079  RISE       1
I__201/O                                              LocalMux                     330              3705  996079  RISE       1
I__203/I                                              InMux                          0              3705  996079  RISE       1
I__203/O                                              InMux                        259              3964  996079  RISE       1
pulse_counter.sub_8_add_2_5_lut_LC_2_7_3/in0          LogicCell40_SEQ_MODE_0000      0              3964  996079  RISE       1
pulse_counter.sub_8_add_2_5_lut_LC_2_7_3/lcout        LogicCell40_SEQ_MODE_0000    449              4413  996079  RISE       1
I__311/I                                              Odrv4                          0              4413  996079  RISE       1
I__311/O                                              Odrv4                        351              4764  996079  RISE       1
I__312/I                                              LocalMux                       0              4764  996079  RISE       1
I__312/O                                              LocalMux                     330              5094  996079  RISE       1
I__313/I                                              InMux                          0              5094  996079  RISE       1
I__313/O                                              InMux                        259              5353  996079  RISE       1
i732_2_lut_LC_2_9_1/in1                               LogicCell40_SEQ_MODE_0000      0              5353  996079  RISE       1
i732_2_lut_LC_2_9_1/ltout                             LogicCell40_SEQ_MODE_0000    379              5732  996079  FALL       1
I__302/I                                              CascadeMux                     0              5732  996079  FALL       1
I__302/O                                              CascadeMux                     0              5732  996079  FALL       1
i754_4_lut_LC_2_9_2/in2                               LogicCell40_SEQ_MODE_0000      0              5732  996079  FALL       1
i754_4_lut_LC_2_9_2/ltout                             LogicCell40_SEQ_MODE_0000    344              6075  996079  FALL       1
I__294/I                                              CascadeMux                     0              6075  996079  FALL       1
I__294/O                                              CascadeMux                     0              6075  996079  FALL       1
i762_4_lut_LC_2_9_3/in2                               LogicCell40_SEQ_MODE_0000      0              6075  996079  FALL       1
i762_4_lut_LC_2_9_3/ltout                             LogicCell40_SEQ_MODE_0000    309              6384  996079  RISE       1
I__291/I                                              CascadeMux                     0              6384  996079  RISE       1
I__291/O                                              CascadeMux                     0              6384  996079  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/in2  LogicCell40_SEQ_MODE_1000      0              6384  996079  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i0_LC_1_7_0/lcout
Path End         : pulse_counter.internal_count__i15_LC_1_8_7/in3
Capture Clock    : pulse_counter.internal_count__i15_LC_1_8_7/clk
Setup Constraint : 1000000p
Path slack       : 996115p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -274
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002562

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 3072
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6447
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i0_LC_1_7_0/lcout      LogicCell40_SEQ_MODE_1000    540              3375  996115  RISE       2
I__216/I                                             LocalMux                       0              3375  996115  RISE       1
I__216/O                                             LocalMux                     330              3705  996115  RISE       1
I__218/I                                             InMux                          0              3705  996115  RISE       1
I__218/O                                             InMux                        259              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/in1        LogicCell40_SEQ_MODE_1000      0              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_1000    259              4224  996115  RISE       2
pulse_counter.internal_count__i1_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_1000      0              4224  996115  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_1000    126              4350  996115  RISE       2
pulse_counter.internal_count__i2_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_1000      0              4350  996115  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_1000    126              4476  996115  RISE       2
pulse_counter.internal_count__i3_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_1000      0              4476  996115  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_1000    126              4603  996115  RISE       2
pulse_counter.internal_count__i4_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_1000      0              4603  996115  RISE       1
pulse_counter.internal_count__i4_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_1000    126              4729  996115  RISE       2
pulse_counter.internal_count__i5_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_1000      0              4729  996115  RISE       1
pulse_counter.internal_count__i5_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_1000    126              4855  996115  RISE       2
pulse_counter.internal_count__i6_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_1000      0              4855  996115  RISE       1
pulse_counter.internal_count__i6_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_1000    126              4981  996115  RISE       2
pulse_counter.internal_count__i7_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_1000      0              4981  996115  RISE       1
pulse_counter.internal_count__i7_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_1000    126              5108  996115  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin                        ICE_CARRY_IN_MUX               0              5108  996115  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout                       ICE_CARRY_IN_MUX             196              5304  996115  RISE       2
pulse_counter.internal_count__i8_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_1000      0              5304  996115  RISE       1
pulse_counter.internal_count__i8_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_1000    126              5430  996115  RISE       2
pulse_counter.internal_count__i9_LC_1_8_1/carryin    LogicCell40_SEQ_MODE_1000      0              5430  996115  RISE       1
pulse_counter.internal_count__i9_LC_1_8_1/carryout   LogicCell40_SEQ_MODE_1000    126              5556  996115  RISE       2
pulse_counter.internal_count__i10_LC_1_8_2/carryin   LogicCell40_SEQ_MODE_1000      0              5556  996115  RISE       1
pulse_counter.internal_count__i10_LC_1_8_2/carryout  LogicCell40_SEQ_MODE_1000    126              5683  996115  RISE       2
pulse_counter.internal_count__i11_LC_1_8_3/carryin   LogicCell40_SEQ_MODE_1000      0              5683  996115  RISE       1
pulse_counter.internal_count__i11_LC_1_8_3/carryout  LogicCell40_SEQ_MODE_1000    126              5809  996115  RISE       2
pulse_counter.internal_count__i12_LC_1_8_4/carryin   LogicCell40_SEQ_MODE_1000      0              5809  996115  RISE       1
pulse_counter.internal_count__i12_LC_1_8_4/carryout  LogicCell40_SEQ_MODE_1000    126              5935  996115  RISE       2
pulse_counter.internal_count__i13_LC_1_8_5/carryin   LogicCell40_SEQ_MODE_1000      0              5935  996115  RISE       1
pulse_counter.internal_count__i13_LC_1_8_5/carryout  LogicCell40_SEQ_MODE_1000    126              6061  996115  RISE       2
pulse_counter.internal_count__i14_LC_1_8_6/carryin   LogicCell40_SEQ_MODE_1000      0              6061  996115  RISE       1
pulse_counter.internal_count__i14_LC_1_8_6/carryout  LogicCell40_SEQ_MODE_1000    126              6188  996115  RISE       1
I__186/I                                             InMux                          0              6188  996115  RISE       1
I__186/O                                             InMux                        259              6447  996115  RISE       1
pulse_counter.internal_count__i15_LC_1_8_7/in3       LogicCell40_SEQ_MODE_1000      0              6447  996115  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i15_LC_1_8_7/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i2_LC_5_7_2/lcout
Path End         : row_counter.internal_count__i14_LC_5_8_6/in3
Capture Clock    : row_counter.internal_count__i14_LC_5_8_6/clk
Setup Constraint : 1000000p
Path slack       : 996143p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -274
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001017

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                     3043
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4874
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i2_LC_5_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i2_LC_5_7_2/lcout      LogicCell40_SEQ_MODE_1000    540              1831  995750  RISE       2
I__668/I                                           Odrv4                          0              1831  995750  RISE       1
I__668/O                                           Odrv4                        351              2181  995750  RISE       1
I__670/I                                           LocalMux                       0              2181  996016  RISE       1
I__670/O                                           LocalMux                     330              2511  996016  RISE       1
I__672/I                                           InMux                          0              2511  996016  RISE       1
I__672/O                                           InMux                        259              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/in1        LogicCell40_SEQ_MODE_1000      0              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/carryout   LogicCell40_SEQ_MODE_1000    259              3030  996016  RISE       2
row_counter.internal_count__i3_LC_5_7_3/carryin    LogicCell40_SEQ_MODE_1000      0              3030  996016  RISE       1
row_counter.internal_count__i3_LC_5_7_3/carryout   LogicCell40_SEQ_MODE_1000    126              3156  996016  RISE       2
row_counter.internal_count__i4_LC_5_7_4/carryin    LogicCell40_SEQ_MODE_1000      0              3156  996016  RISE       1
row_counter.internal_count__i4_LC_5_7_4/carryout   LogicCell40_SEQ_MODE_1000    126              3282  996016  RISE       2
row_counter.internal_count__i5_LC_5_7_5/carryin    LogicCell40_SEQ_MODE_1000      0              3282  996016  RISE       1
row_counter.internal_count__i5_LC_5_7_5/carryout   LogicCell40_SEQ_MODE_1000    126              3409  996016  RISE       2
row_counter.internal_count__i6_LC_5_7_6/carryin    LogicCell40_SEQ_MODE_1000      0              3409  996016  RISE       1
row_counter.internal_count__i6_LC_5_7_6/carryout   LogicCell40_SEQ_MODE_1000    126              3535  996016  RISE       2
row_counter.internal_count__i7_LC_5_7_7/carryin    LogicCell40_SEQ_MODE_1000      0              3535  996016  RISE       1
row_counter.internal_count__i7_LC_5_7_7/carryout   LogicCell40_SEQ_MODE_1000    126              3661  996016  RISE       1
IN_MUX_bfv_5_8_0_/carryinitin                      ICE_CARRY_IN_MUX               0              3661  996016  RISE       1
IN_MUX_bfv_5_8_0_/carryinitout                     ICE_CARRY_IN_MUX             196              3857  996016  RISE       2
row_counter.internal_count__i8_LC_5_8_0/carryin    LogicCell40_SEQ_MODE_1000      0              3857  996016  RISE       1
row_counter.internal_count__i8_LC_5_8_0/carryout   LogicCell40_SEQ_MODE_1000    126              3984  996016  RISE       2
row_counter.internal_count__i9_LC_5_8_1/carryin    LogicCell40_SEQ_MODE_1000      0              3984  996016  RISE       1
row_counter.internal_count__i9_LC_5_8_1/carryout   LogicCell40_SEQ_MODE_1000    126              4110  996016  RISE       2
row_counter.internal_count__i10_LC_5_8_2/carryin   LogicCell40_SEQ_MODE_1000      0              4110  996016  RISE       1
row_counter.internal_count__i10_LC_5_8_2/carryout  LogicCell40_SEQ_MODE_1000    126              4236  996016  RISE       2
row_counter.internal_count__i11_LC_5_8_3/carryin   LogicCell40_SEQ_MODE_1000      0              4236  996016  RISE       1
row_counter.internal_count__i11_LC_5_8_3/carryout  LogicCell40_SEQ_MODE_1000    126              4362  996016  RISE       2
row_counter.internal_count__i12_LC_5_8_4/carryin   LogicCell40_SEQ_MODE_1000      0              4362  996016  RISE       1
row_counter.internal_count__i12_LC_5_8_4/carryout  LogicCell40_SEQ_MODE_1000    126              4489  996016  RISE       2
row_counter.internal_count__i13_LC_5_8_5/carryin   LogicCell40_SEQ_MODE_1000      0              4489  996016  RISE       1
row_counter.internal_count__i13_LC_5_8_5/carryout  LogicCell40_SEQ_MODE_1000    126              4615  996016  RISE       2
I__508/I                                           InMux                          0              4615  996143  RISE       1
I__508/O                                           InMux                        259              4874  996143  RISE       1
row_counter.internal_count__i14_LC_5_8_6/in3       LogicCell40_SEQ_MODE_1000      0              4874  996143  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i14_LC_5_8_6/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i0_LC_1_7_0/lcout
Path End         : pulse_counter.internal_count__i14_LC_1_8_6/in3
Capture Clock    : pulse_counter.internal_count__i14_LC_1_8_6/clk
Setup Constraint : 1000000p
Path slack       : 996241p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -274
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002562

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2946
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6321
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i0_LC_1_7_0/lcout      LogicCell40_SEQ_MODE_1000    540              3375  996115  RISE       2
I__216/I                                             LocalMux                       0              3375  996115  RISE       1
I__216/O                                             LocalMux                     330              3705  996115  RISE       1
I__218/I                                             InMux                          0              3705  996115  RISE       1
I__218/O                                             InMux                        259              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/in1        LogicCell40_SEQ_MODE_1000      0              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_1000    259              4224  996115  RISE       2
pulse_counter.internal_count__i1_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_1000      0              4224  996115  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_1000    126              4350  996115  RISE       2
pulse_counter.internal_count__i2_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_1000      0              4350  996115  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_1000    126              4476  996115  RISE       2
pulse_counter.internal_count__i3_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_1000      0              4476  996115  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_1000    126              4603  996115  RISE       2
pulse_counter.internal_count__i4_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_1000      0              4603  996115  RISE       1
pulse_counter.internal_count__i4_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_1000    126              4729  996115  RISE       2
pulse_counter.internal_count__i5_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_1000      0              4729  996115  RISE       1
pulse_counter.internal_count__i5_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_1000    126              4855  996115  RISE       2
pulse_counter.internal_count__i6_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_1000      0              4855  996115  RISE       1
pulse_counter.internal_count__i6_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_1000    126              4981  996115  RISE       2
pulse_counter.internal_count__i7_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_1000      0              4981  996115  RISE       1
pulse_counter.internal_count__i7_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_1000    126              5108  996115  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin                        ICE_CARRY_IN_MUX               0              5108  996115  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout                       ICE_CARRY_IN_MUX             196              5304  996115  RISE       2
pulse_counter.internal_count__i8_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_1000      0              5304  996115  RISE       1
pulse_counter.internal_count__i8_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_1000    126              5430  996115  RISE       2
pulse_counter.internal_count__i9_LC_1_8_1/carryin    LogicCell40_SEQ_MODE_1000      0              5430  996115  RISE       1
pulse_counter.internal_count__i9_LC_1_8_1/carryout   LogicCell40_SEQ_MODE_1000    126              5556  996115  RISE       2
pulse_counter.internal_count__i10_LC_1_8_2/carryin   LogicCell40_SEQ_MODE_1000      0              5556  996115  RISE       1
pulse_counter.internal_count__i10_LC_1_8_2/carryout  LogicCell40_SEQ_MODE_1000    126              5683  996115  RISE       2
pulse_counter.internal_count__i11_LC_1_8_3/carryin   LogicCell40_SEQ_MODE_1000      0              5683  996115  RISE       1
pulse_counter.internal_count__i11_LC_1_8_3/carryout  LogicCell40_SEQ_MODE_1000    126              5809  996115  RISE       2
pulse_counter.internal_count__i12_LC_1_8_4/carryin   LogicCell40_SEQ_MODE_1000      0              5809  996115  RISE       1
pulse_counter.internal_count__i12_LC_1_8_4/carryout  LogicCell40_SEQ_MODE_1000    126              5935  996115  RISE       2
pulse_counter.internal_count__i13_LC_1_8_5/carryin   LogicCell40_SEQ_MODE_1000      0              5935  996115  RISE       1
pulse_counter.internal_count__i13_LC_1_8_5/carryout  LogicCell40_SEQ_MODE_1000    126              6061  996115  RISE       2
I__187/I                                             InMux                          0              6061  996241  RISE       1
I__187/O                                             InMux                        259              6321  996241  RISE       1
pulse_counter.internal_count__i14_LC_1_8_6/in3       LogicCell40_SEQ_MODE_1000      0              6321  996241  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i14_LC_1_8_6/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i2_LC_5_7_2/lcout
Path End         : row_counter.internal_count__i13_LC_5_8_5/in3
Capture Clock    : row_counter.internal_count__i13_LC_5_8_5/clk
Setup Constraint : 1000000p
Path slack       : 996269p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -274
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001017

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                     2917
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4748
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i2_LC_5_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i2_LC_5_7_2/lcout      LogicCell40_SEQ_MODE_1000    540              1831  995750  RISE       2
I__668/I                                           Odrv4                          0              1831  995750  RISE       1
I__668/O                                           Odrv4                        351              2181  995750  RISE       1
I__670/I                                           LocalMux                       0              2181  996016  RISE       1
I__670/O                                           LocalMux                     330              2511  996016  RISE       1
I__672/I                                           InMux                          0              2511  996016  RISE       1
I__672/O                                           InMux                        259              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/in1        LogicCell40_SEQ_MODE_1000      0              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/carryout   LogicCell40_SEQ_MODE_1000    259              3030  996016  RISE       2
row_counter.internal_count__i3_LC_5_7_3/carryin    LogicCell40_SEQ_MODE_1000      0              3030  996016  RISE       1
row_counter.internal_count__i3_LC_5_7_3/carryout   LogicCell40_SEQ_MODE_1000    126              3156  996016  RISE       2
row_counter.internal_count__i4_LC_5_7_4/carryin    LogicCell40_SEQ_MODE_1000      0              3156  996016  RISE       1
row_counter.internal_count__i4_LC_5_7_4/carryout   LogicCell40_SEQ_MODE_1000    126              3282  996016  RISE       2
row_counter.internal_count__i5_LC_5_7_5/carryin    LogicCell40_SEQ_MODE_1000      0              3282  996016  RISE       1
row_counter.internal_count__i5_LC_5_7_5/carryout   LogicCell40_SEQ_MODE_1000    126              3409  996016  RISE       2
row_counter.internal_count__i6_LC_5_7_6/carryin    LogicCell40_SEQ_MODE_1000      0              3409  996016  RISE       1
row_counter.internal_count__i6_LC_5_7_6/carryout   LogicCell40_SEQ_MODE_1000    126              3535  996016  RISE       2
row_counter.internal_count__i7_LC_5_7_7/carryin    LogicCell40_SEQ_MODE_1000      0              3535  996016  RISE       1
row_counter.internal_count__i7_LC_5_7_7/carryout   LogicCell40_SEQ_MODE_1000    126              3661  996016  RISE       1
IN_MUX_bfv_5_8_0_/carryinitin                      ICE_CARRY_IN_MUX               0              3661  996016  RISE       1
IN_MUX_bfv_5_8_0_/carryinitout                     ICE_CARRY_IN_MUX             196              3857  996016  RISE       2
row_counter.internal_count__i8_LC_5_8_0/carryin    LogicCell40_SEQ_MODE_1000      0              3857  996016  RISE       1
row_counter.internal_count__i8_LC_5_8_0/carryout   LogicCell40_SEQ_MODE_1000    126              3984  996016  RISE       2
row_counter.internal_count__i9_LC_5_8_1/carryin    LogicCell40_SEQ_MODE_1000      0              3984  996016  RISE       1
row_counter.internal_count__i9_LC_5_8_1/carryout   LogicCell40_SEQ_MODE_1000    126              4110  996016  RISE       2
row_counter.internal_count__i10_LC_5_8_2/carryin   LogicCell40_SEQ_MODE_1000      0              4110  996016  RISE       1
row_counter.internal_count__i10_LC_5_8_2/carryout  LogicCell40_SEQ_MODE_1000    126              4236  996016  RISE       2
row_counter.internal_count__i11_LC_5_8_3/carryin   LogicCell40_SEQ_MODE_1000      0              4236  996016  RISE       1
row_counter.internal_count__i11_LC_5_8_3/carryout  LogicCell40_SEQ_MODE_1000    126              4362  996016  RISE       2
row_counter.internal_count__i12_LC_5_8_4/carryin   LogicCell40_SEQ_MODE_1000      0              4362  996016  RISE       1
row_counter.internal_count__i12_LC_5_8_4/carryout  LogicCell40_SEQ_MODE_1000    126              4489  996016  RISE       2
I__509/I                                           InMux                          0              4489  996269  RISE       1
I__509/O                                           InMux                        259              4748  996269  RISE       1
row_counter.internal_count__i13_LC_5_8_5/in3       LogicCell40_SEQ_MODE_1000      0              4748  996269  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i13_LC_5_8_5/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i0_LC_1_7_0/lcout
Path End         : pulse_counter.internal_count__i13_LC_1_8_5/in3
Capture Clock    : pulse_counter.internal_count__i13_LC_1_8_5/clk
Setup Constraint : 1000000p
Path slack       : 996367p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -274
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002562

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2820
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6195
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i0_LC_1_7_0/lcout      LogicCell40_SEQ_MODE_1000    540              3375  996115  RISE       2
I__216/I                                             LocalMux                       0              3375  996115  RISE       1
I__216/O                                             LocalMux                     330              3705  996115  RISE       1
I__218/I                                             InMux                          0              3705  996115  RISE       1
I__218/O                                             InMux                        259              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/in1        LogicCell40_SEQ_MODE_1000      0              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_1000    259              4224  996115  RISE       2
pulse_counter.internal_count__i1_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_1000      0              4224  996115  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_1000    126              4350  996115  RISE       2
pulse_counter.internal_count__i2_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_1000      0              4350  996115  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_1000    126              4476  996115  RISE       2
pulse_counter.internal_count__i3_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_1000      0              4476  996115  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_1000    126              4603  996115  RISE       2
pulse_counter.internal_count__i4_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_1000      0              4603  996115  RISE       1
pulse_counter.internal_count__i4_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_1000    126              4729  996115  RISE       2
pulse_counter.internal_count__i5_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_1000      0              4729  996115  RISE       1
pulse_counter.internal_count__i5_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_1000    126              4855  996115  RISE       2
pulse_counter.internal_count__i6_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_1000      0              4855  996115  RISE       1
pulse_counter.internal_count__i6_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_1000    126              4981  996115  RISE       2
pulse_counter.internal_count__i7_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_1000      0              4981  996115  RISE       1
pulse_counter.internal_count__i7_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_1000    126              5108  996115  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin                        ICE_CARRY_IN_MUX               0              5108  996115  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout                       ICE_CARRY_IN_MUX             196              5304  996115  RISE       2
pulse_counter.internal_count__i8_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_1000      0              5304  996115  RISE       1
pulse_counter.internal_count__i8_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_1000    126              5430  996115  RISE       2
pulse_counter.internal_count__i9_LC_1_8_1/carryin    LogicCell40_SEQ_MODE_1000      0              5430  996115  RISE       1
pulse_counter.internal_count__i9_LC_1_8_1/carryout   LogicCell40_SEQ_MODE_1000    126              5556  996115  RISE       2
pulse_counter.internal_count__i10_LC_1_8_2/carryin   LogicCell40_SEQ_MODE_1000      0              5556  996115  RISE       1
pulse_counter.internal_count__i10_LC_1_8_2/carryout  LogicCell40_SEQ_MODE_1000    126              5683  996115  RISE       2
pulse_counter.internal_count__i11_LC_1_8_3/carryin   LogicCell40_SEQ_MODE_1000      0              5683  996115  RISE       1
pulse_counter.internal_count__i11_LC_1_8_3/carryout  LogicCell40_SEQ_MODE_1000    126              5809  996115  RISE       2
pulse_counter.internal_count__i12_LC_1_8_4/carryin   LogicCell40_SEQ_MODE_1000      0              5809  996115  RISE       1
pulse_counter.internal_count__i12_LC_1_8_4/carryout  LogicCell40_SEQ_MODE_1000    126              5935  996115  RISE       2
I__188/I                                             InMux                          0              5935  996367  RISE       1
I__188/O                                             InMux                        259              6195  996367  RISE       1
pulse_counter.internal_count__i13_LC_1_8_5/in3       LogicCell40_SEQ_MODE_1000      0              6195  996367  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i13_LC_1_8_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i2_LC_5_7_2/lcout
Path End         : row_counter.internal_count__i12_LC_5_8_4/in3
Capture Clock    : row_counter.internal_count__i12_LC_5_8_4/clk
Setup Constraint : 1000000p
Path slack       : 996395p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -274
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001017

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                     2791
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4622
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i2_LC_5_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i2_LC_5_7_2/lcout      LogicCell40_SEQ_MODE_1000    540              1831  995750  RISE       2
I__668/I                                           Odrv4                          0              1831  995750  RISE       1
I__668/O                                           Odrv4                        351              2181  995750  RISE       1
I__670/I                                           LocalMux                       0              2181  996016  RISE       1
I__670/O                                           LocalMux                     330              2511  996016  RISE       1
I__672/I                                           InMux                          0              2511  996016  RISE       1
I__672/O                                           InMux                        259              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/in1        LogicCell40_SEQ_MODE_1000      0              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/carryout   LogicCell40_SEQ_MODE_1000    259              3030  996016  RISE       2
row_counter.internal_count__i3_LC_5_7_3/carryin    LogicCell40_SEQ_MODE_1000      0              3030  996016  RISE       1
row_counter.internal_count__i3_LC_5_7_3/carryout   LogicCell40_SEQ_MODE_1000    126              3156  996016  RISE       2
row_counter.internal_count__i4_LC_5_7_4/carryin    LogicCell40_SEQ_MODE_1000      0              3156  996016  RISE       1
row_counter.internal_count__i4_LC_5_7_4/carryout   LogicCell40_SEQ_MODE_1000    126              3282  996016  RISE       2
row_counter.internal_count__i5_LC_5_7_5/carryin    LogicCell40_SEQ_MODE_1000      0              3282  996016  RISE       1
row_counter.internal_count__i5_LC_5_7_5/carryout   LogicCell40_SEQ_MODE_1000    126              3409  996016  RISE       2
row_counter.internal_count__i6_LC_5_7_6/carryin    LogicCell40_SEQ_MODE_1000      0              3409  996016  RISE       1
row_counter.internal_count__i6_LC_5_7_6/carryout   LogicCell40_SEQ_MODE_1000    126              3535  996016  RISE       2
row_counter.internal_count__i7_LC_5_7_7/carryin    LogicCell40_SEQ_MODE_1000      0              3535  996016  RISE       1
row_counter.internal_count__i7_LC_5_7_7/carryout   LogicCell40_SEQ_MODE_1000    126              3661  996016  RISE       1
IN_MUX_bfv_5_8_0_/carryinitin                      ICE_CARRY_IN_MUX               0              3661  996016  RISE       1
IN_MUX_bfv_5_8_0_/carryinitout                     ICE_CARRY_IN_MUX             196              3857  996016  RISE       2
row_counter.internal_count__i8_LC_5_8_0/carryin    LogicCell40_SEQ_MODE_1000      0              3857  996016  RISE       1
row_counter.internal_count__i8_LC_5_8_0/carryout   LogicCell40_SEQ_MODE_1000    126              3984  996016  RISE       2
row_counter.internal_count__i9_LC_5_8_1/carryin    LogicCell40_SEQ_MODE_1000      0              3984  996016  RISE       1
row_counter.internal_count__i9_LC_5_8_1/carryout   LogicCell40_SEQ_MODE_1000    126              4110  996016  RISE       2
row_counter.internal_count__i10_LC_5_8_2/carryin   LogicCell40_SEQ_MODE_1000      0              4110  996016  RISE       1
row_counter.internal_count__i10_LC_5_8_2/carryout  LogicCell40_SEQ_MODE_1000    126              4236  996016  RISE       2
row_counter.internal_count__i11_LC_5_8_3/carryin   LogicCell40_SEQ_MODE_1000      0              4236  996016  RISE       1
row_counter.internal_count__i11_LC_5_8_3/carryout  LogicCell40_SEQ_MODE_1000    126              4362  996016  RISE       2
I__510/I                                           InMux                          0              4362  996395  RISE       1
I__510/O                                           InMux                        259              4622  996395  RISE       1
row_counter.internal_count__i12_LC_5_8_4/in3       LogicCell40_SEQ_MODE_1000      0              4622  996395  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i12_LC_5_8_4/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i0_LC_1_7_0/lcout
Path End         : pulse_counter.internal_count__i12_LC_1_8_4/in3
Capture Clock    : pulse_counter.internal_count__i12_LC_1_8_4/clk
Setup Constraint : 1000000p
Path slack       : 996494p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -274
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002562

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2693
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6068
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i0_LC_1_7_0/lcout      LogicCell40_SEQ_MODE_1000    540              3375  996115  RISE       2
I__216/I                                             LocalMux                       0              3375  996115  RISE       1
I__216/O                                             LocalMux                     330              3705  996115  RISE       1
I__218/I                                             InMux                          0              3705  996115  RISE       1
I__218/O                                             InMux                        259              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/in1        LogicCell40_SEQ_MODE_1000      0              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_1000    259              4224  996115  RISE       2
pulse_counter.internal_count__i1_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_1000      0              4224  996115  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_1000    126              4350  996115  RISE       2
pulse_counter.internal_count__i2_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_1000      0              4350  996115  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_1000    126              4476  996115  RISE       2
pulse_counter.internal_count__i3_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_1000      0              4476  996115  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_1000    126              4603  996115  RISE       2
pulse_counter.internal_count__i4_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_1000      0              4603  996115  RISE       1
pulse_counter.internal_count__i4_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_1000    126              4729  996115  RISE       2
pulse_counter.internal_count__i5_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_1000      0              4729  996115  RISE       1
pulse_counter.internal_count__i5_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_1000    126              4855  996115  RISE       2
pulse_counter.internal_count__i6_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_1000      0              4855  996115  RISE       1
pulse_counter.internal_count__i6_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_1000    126              4981  996115  RISE       2
pulse_counter.internal_count__i7_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_1000      0              4981  996115  RISE       1
pulse_counter.internal_count__i7_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_1000    126              5108  996115  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin                        ICE_CARRY_IN_MUX               0              5108  996115  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout                       ICE_CARRY_IN_MUX             196              5304  996115  RISE       2
pulse_counter.internal_count__i8_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_1000      0              5304  996115  RISE       1
pulse_counter.internal_count__i8_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_1000    126              5430  996115  RISE       2
pulse_counter.internal_count__i9_LC_1_8_1/carryin    LogicCell40_SEQ_MODE_1000      0              5430  996115  RISE       1
pulse_counter.internal_count__i9_LC_1_8_1/carryout   LogicCell40_SEQ_MODE_1000    126              5556  996115  RISE       2
pulse_counter.internal_count__i10_LC_1_8_2/carryin   LogicCell40_SEQ_MODE_1000      0              5556  996115  RISE       1
pulse_counter.internal_count__i10_LC_1_8_2/carryout  LogicCell40_SEQ_MODE_1000    126              5683  996115  RISE       2
pulse_counter.internal_count__i11_LC_1_8_3/carryin   LogicCell40_SEQ_MODE_1000      0              5683  996115  RISE       1
pulse_counter.internal_count__i11_LC_1_8_3/carryout  LogicCell40_SEQ_MODE_1000    126              5809  996115  RISE       2
I__189/I                                             InMux                          0              5809  996493  RISE       1
I__189/O                                             InMux                        259              6068  996493  RISE       1
pulse_counter.internal_count__i12_LC_1_8_4/in3       LogicCell40_SEQ_MODE_1000      0              6068  996493  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i12_LC_1_8_4/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i2_LC_5_7_2/lcout
Path End         : row_counter.internal_count__i11_LC_5_8_3/in3
Capture Clock    : row_counter.internal_count__i11_LC_5_8_3/clk
Setup Constraint : 1000000p
Path slack       : 996521p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -274
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001017

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                     2665
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4496
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i2_LC_5_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i2_LC_5_7_2/lcout      LogicCell40_SEQ_MODE_1000    540              1831  995750  RISE       2
I__668/I                                           Odrv4                          0              1831  995750  RISE       1
I__668/O                                           Odrv4                        351              2181  995750  RISE       1
I__670/I                                           LocalMux                       0              2181  996016  RISE       1
I__670/O                                           LocalMux                     330              2511  996016  RISE       1
I__672/I                                           InMux                          0              2511  996016  RISE       1
I__672/O                                           InMux                        259              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/in1        LogicCell40_SEQ_MODE_1000      0              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/carryout   LogicCell40_SEQ_MODE_1000    259              3030  996016  RISE       2
row_counter.internal_count__i3_LC_5_7_3/carryin    LogicCell40_SEQ_MODE_1000      0              3030  996016  RISE       1
row_counter.internal_count__i3_LC_5_7_3/carryout   LogicCell40_SEQ_MODE_1000    126              3156  996016  RISE       2
row_counter.internal_count__i4_LC_5_7_4/carryin    LogicCell40_SEQ_MODE_1000      0              3156  996016  RISE       1
row_counter.internal_count__i4_LC_5_7_4/carryout   LogicCell40_SEQ_MODE_1000    126              3282  996016  RISE       2
row_counter.internal_count__i5_LC_5_7_5/carryin    LogicCell40_SEQ_MODE_1000      0              3282  996016  RISE       1
row_counter.internal_count__i5_LC_5_7_5/carryout   LogicCell40_SEQ_MODE_1000    126              3409  996016  RISE       2
row_counter.internal_count__i6_LC_5_7_6/carryin    LogicCell40_SEQ_MODE_1000      0              3409  996016  RISE       1
row_counter.internal_count__i6_LC_5_7_6/carryout   LogicCell40_SEQ_MODE_1000    126              3535  996016  RISE       2
row_counter.internal_count__i7_LC_5_7_7/carryin    LogicCell40_SEQ_MODE_1000      0              3535  996016  RISE       1
row_counter.internal_count__i7_LC_5_7_7/carryout   LogicCell40_SEQ_MODE_1000    126              3661  996016  RISE       1
IN_MUX_bfv_5_8_0_/carryinitin                      ICE_CARRY_IN_MUX               0              3661  996016  RISE       1
IN_MUX_bfv_5_8_0_/carryinitout                     ICE_CARRY_IN_MUX             196              3857  996016  RISE       2
row_counter.internal_count__i8_LC_5_8_0/carryin    LogicCell40_SEQ_MODE_1000      0              3857  996016  RISE       1
row_counter.internal_count__i8_LC_5_8_0/carryout   LogicCell40_SEQ_MODE_1000    126              3984  996016  RISE       2
row_counter.internal_count__i9_LC_5_8_1/carryin    LogicCell40_SEQ_MODE_1000      0              3984  996016  RISE       1
row_counter.internal_count__i9_LC_5_8_1/carryout   LogicCell40_SEQ_MODE_1000    126              4110  996016  RISE       2
row_counter.internal_count__i10_LC_5_8_2/carryin   LogicCell40_SEQ_MODE_1000      0              4110  996016  RISE       1
row_counter.internal_count__i10_LC_5_8_2/carryout  LogicCell40_SEQ_MODE_1000    126              4236  996016  RISE       2
I__511/I                                           InMux                          0              4236  996521  RISE       1
I__511/O                                           InMux                        259              4496  996521  RISE       1
row_counter.internal_count__i11_LC_5_8_3/in3       LogicCell40_SEQ_MODE_1000      0              4496  996521  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i11_LC_5_8_3/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count_reached_18_LC_2_9_4/lcout
Path End         : pulse_counter.internal_count__i7_LC_1_7_7/ce
Capture Clock    : pulse_counter.internal_count__i7_LC_1_7_7/clk
Setup Constraint : 1000000p
Path slack       : 996535p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                             0
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2925
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6300
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count_reached_18_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996535  RISE       4
I__359/I                                                LocalMux                       0              3375  996535  RISE       1
I__359/O                                                LocalMux                     330              3705  996535  RISE       1
I__361/I                                                InMux                          0              3705  996535  RISE       1
I__361/O                                                InMux                        259              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/in1                                   LogicCell40_SEQ_MODE_0000      0              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/lcout                                 LogicCell40_SEQ_MODE_0000    400              4364  996535  RISE      16
I__230/I                                                Odrv4                          0              4364  996535  RISE       1
I__230/O                                                Odrv4                        351              4715  996535  RISE       1
I__231/I                                                Span4Mux_h                     0              4715  996535  RISE       1
I__231/O                                                Span4Mux_h                   302              5016  996535  RISE       1
I__233/I                                                Span4Mux_v                     0              5016  996535  RISE       1
I__233/O                                                Span4Mux_v                   351              5367  996535  RISE       1
I__235/I                                                LocalMux                       0              5367  996535  RISE       1
I__235/O                                                LocalMux                     330              5697  996535  RISE       1
I__236/I                                                CEMux                          0              5697  996535  RISE       1
I__236/O                                                CEMux                        603              6300  996535  RISE       1
pulse_counter.internal_count__i7_LC_1_7_7/ce            LogicCell40_SEQ_MODE_1000      0              6300  996535  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i7_LC_1_7_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count_reached_18_LC_2_9_4/lcout
Path End         : pulse_counter.internal_count__i6_LC_1_7_6/ce
Capture Clock    : pulse_counter.internal_count__i6_LC_1_7_6/clk
Setup Constraint : 1000000p
Path slack       : 996535p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                             0
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2925
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6300
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count_reached_18_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996535  RISE       4
I__359/I                                                LocalMux                       0              3375  996535  RISE       1
I__359/O                                                LocalMux                     330              3705  996535  RISE       1
I__361/I                                                InMux                          0              3705  996535  RISE       1
I__361/O                                                InMux                        259              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/in1                                   LogicCell40_SEQ_MODE_0000      0              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/lcout                                 LogicCell40_SEQ_MODE_0000    400              4364  996535  RISE      16
I__230/I                                                Odrv4                          0              4364  996535  RISE       1
I__230/O                                                Odrv4                        351              4715  996535  RISE       1
I__231/I                                                Span4Mux_h                     0              4715  996535  RISE       1
I__231/O                                                Span4Mux_h                   302              5016  996535  RISE       1
I__233/I                                                Span4Mux_v                     0              5016  996535  RISE       1
I__233/O                                                Span4Mux_v                   351              5367  996535  RISE       1
I__235/I                                                LocalMux                       0              5367  996535  RISE       1
I__235/O                                                LocalMux                     330              5697  996535  RISE       1
I__236/I                                                CEMux                          0              5697  996535  RISE       1
I__236/O                                                CEMux                        603              6300  996535  RISE       1
pulse_counter.internal_count__i6_LC_1_7_6/ce            LogicCell40_SEQ_MODE_1000      0              6300  996535  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i6_LC_1_7_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count_reached_18_LC_2_9_4/lcout
Path End         : pulse_counter.internal_count__i5_LC_1_7_5/ce
Capture Clock    : pulse_counter.internal_count__i5_LC_1_7_5/clk
Setup Constraint : 1000000p
Path slack       : 996535p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                             0
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2925
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6300
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count_reached_18_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996535  RISE       4
I__359/I                                                LocalMux                       0              3375  996535  RISE       1
I__359/O                                                LocalMux                     330              3705  996535  RISE       1
I__361/I                                                InMux                          0              3705  996535  RISE       1
I__361/O                                                InMux                        259              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/in1                                   LogicCell40_SEQ_MODE_0000      0              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/lcout                                 LogicCell40_SEQ_MODE_0000    400              4364  996535  RISE      16
I__230/I                                                Odrv4                          0              4364  996535  RISE       1
I__230/O                                                Odrv4                        351              4715  996535  RISE       1
I__231/I                                                Span4Mux_h                     0              4715  996535  RISE       1
I__231/O                                                Span4Mux_h                   302              5016  996535  RISE       1
I__233/I                                                Span4Mux_v                     0              5016  996535  RISE       1
I__233/O                                                Span4Mux_v                   351              5367  996535  RISE       1
I__235/I                                                LocalMux                       0              5367  996535  RISE       1
I__235/O                                                LocalMux                     330              5697  996535  RISE       1
I__236/I                                                CEMux                          0              5697  996535  RISE       1
I__236/O                                                CEMux                        603              6300  996535  RISE       1
pulse_counter.internal_count__i5_LC_1_7_5/ce            LogicCell40_SEQ_MODE_1000      0              6300  996535  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i5_LC_1_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count_reached_18_LC_2_9_4/lcout
Path End         : pulse_counter.internal_count__i4_LC_1_7_4/ce
Capture Clock    : pulse_counter.internal_count__i4_LC_1_7_4/clk
Setup Constraint : 1000000p
Path slack       : 996535p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                             0
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2925
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6300
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count_reached_18_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996535  RISE       4
I__359/I                                                LocalMux                       0              3375  996535  RISE       1
I__359/O                                                LocalMux                     330              3705  996535  RISE       1
I__361/I                                                InMux                          0              3705  996535  RISE       1
I__361/O                                                InMux                        259              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/in1                                   LogicCell40_SEQ_MODE_0000      0              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/lcout                                 LogicCell40_SEQ_MODE_0000    400              4364  996535  RISE      16
I__230/I                                                Odrv4                          0              4364  996535  RISE       1
I__230/O                                                Odrv4                        351              4715  996535  RISE       1
I__231/I                                                Span4Mux_h                     0              4715  996535  RISE       1
I__231/O                                                Span4Mux_h                   302              5016  996535  RISE       1
I__233/I                                                Span4Mux_v                     0              5016  996535  RISE       1
I__233/O                                                Span4Mux_v                   351              5367  996535  RISE       1
I__235/I                                                LocalMux                       0              5367  996535  RISE       1
I__235/O                                                LocalMux                     330              5697  996535  RISE       1
I__236/I                                                CEMux                          0              5697  996535  RISE       1
I__236/O                                                CEMux                        603              6300  996535  RISE       1
pulse_counter.internal_count__i4_LC_1_7_4/ce            LogicCell40_SEQ_MODE_1000      0              6300  996535  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i4_LC_1_7_4/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count_reached_18_LC_2_9_4/lcout
Path End         : pulse_counter.internal_count__i3_LC_1_7_3/ce
Capture Clock    : pulse_counter.internal_count__i3_LC_1_7_3/clk
Setup Constraint : 1000000p
Path slack       : 996535p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                             0
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2925
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6300
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count_reached_18_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996535  RISE       4
I__359/I                                                LocalMux                       0              3375  996535  RISE       1
I__359/O                                                LocalMux                     330              3705  996535  RISE       1
I__361/I                                                InMux                          0              3705  996535  RISE       1
I__361/O                                                InMux                        259              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/in1                                   LogicCell40_SEQ_MODE_0000      0              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/lcout                                 LogicCell40_SEQ_MODE_0000    400              4364  996535  RISE      16
I__230/I                                                Odrv4                          0              4364  996535  RISE       1
I__230/O                                                Odrv4                        351              4715  996535  RISE       1
I__231/I                                                Span4Mux_h                     0              4715  996535  RISE       1
I__231/O                                                Span4Mux_h                   302              5016  996535  RISE       1
I__233/I                                                Span4Mux_v                     0              5016  996535  RISE       1
I__233/O                                                Span4Mux_v                   351              5367  996535  RISE       1
I__235/I                                                LocalMux                       0              5367  996535  RISE       1
I__235/O                                                LocalMux                     330              5697  996535  RISE       1
I__236/I                                                CEMux                          0              5697  996535  RISE       1
I__236/O                                                CEMux                        603              6300  996535  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/ce            LogicCell40_SEQ_MODE_1000      0              6300  996535  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count_reached_18_LC_2_9_4/lcout
Path End         : pulse_counter.internal_count__i2_LC_1_7_2/ce
Capture Clock    : pulse_counter.internal_count__i2_LC_1_7_2/clk
Setup Constraint : 1000000p
Path slack       : 996535p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                             0
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2925
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6300
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count_reached_18_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996535  RISE       4
I__359/I                                                LocalMux                       0              3375  996535  RISE       1
I__359/O                                                LocalMux                     330              3705  996535  RISE       1
I__361/I                                                InMux                          0              3705  996535  RISE       1
I__361/O                                                InMux                        259              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/in1                                   LogicCell40_SEQ_MODE_0000      0              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/lcout                                 LogicCell40_SEQ_MODE_0000    400              4364  996535  RISE      16
I__230/I                                                Odrv4                          0              4364  996535  RISE       1
I__230/O                                                Odrv4                        351              4715  996535  RISE       1
I__231/I                                                Span4Mux_h                     0              4715  996535  RISE       1
I__231/O                                                Span4Mux_h                   302              5016  996535  RISE       1
I__233/I                                                Span4Mux_v                     0              5016  996535  RISE       1
I__233/O                                                Span4Mux_v                   351              5367  996535  RISE       1
I__235/I                                                LocalMux                       0              5367  996535  RISE       1
I__235/O                                                LocalMux                     330              5697  996535  RISE       1
I__236/I                                                CEMux                          0              5697  996535  RISE       1
I__236/O                                                CEMux                        603              6300  996535  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/ce            LogicCell40_SEQ_MODE_1000      0              6300  996535  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count_reached_18_LC_2_9_4/lcout
Path End         : pulse_counter.internal_count__i1_LC_1_7_1/ce
Capture Clock    : pulse_counter.internal_count__i1_LC_1_7_1/clk
Setup Constraint : 1000000p
Path slack       : 996535p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                             0
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2925
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6300
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count_reached_18_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996535  RISE       4
I__359/I                                                LocalMux                       0              3375  996535  RISE       1
I__359/O                                                LocalMux                     330              3705  996535  RISE       1
I__361/I                                                InMux                          0              3705  996535  RISE       1
I__361/O                                                InMux                        259              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/in1                                   LogicCell40_SEQ_MODE_0000      0              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/lcout                                 LogicCell40_SEQ_MODE_0000    400              4364  996535  RISE      16
I__230/I                                                Odrv4                          0              4364  996535  RISE       1
I__230/O                                                Odrv4                        351              4715  996535  RISE       1
I__231/I                                                Span4Mux_h                     0              4715  996535  RISE       1
I__231/O                                                Span4Mux_h                   302              5016  996535  RISE       1
I__233/I                                                Span4Mux_v                     0              5016  996535  RISE       1
I__233/O                                                Span4Mux_v                   351              5367  996535  RISE       1
I__235/I                                                LocalMux                       0              5367  996535  RISE       1
I__235/O                                                LocalMux                     330              5697  996535  RISE       1
I__236/I                                                CEMux                          0              5697  996535  RISE       1
I__236/O                                                CEMux                        603              6300  996535  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/ce            LogicCell40_SEQ_MODE_1000      0              6300  996535  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count_reached_18_LC_2_9_4/lcout
Path End         : pulse_counter.internal_count__i0_LC_1_7_0/ce
Capture Clock    : pulse_counter.internal_count__i0_LC_1_7_0/clk
Setup Constraint : 1000000p
Path slack       : 996535p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                             0
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2925
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6300
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count_reached_18_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996535  RISE       4
I__359/I                                                LocalMux                       0              3375  996535  RISE       1
I__359/O                                                LocalMux                     330              3705  996535  RISE       1
I__361/I                                                InMux                          0              3705  996535  RISE       1
I__361/O                                                InMux                        259              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/in1                                   LogicCell40_SEQ_MODE_0000      0              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/lcout                                 LogicCell40_SEQ_MODE_0000    400              4364  996535  RISE      16
I__230/I                                                Odrv4                          0              4364  996535  RISE       1
I__230/O                                                Odrv4                        351              4715  996535  RISE       1
I__231/I                                                Span4Mux_h                     0              4715  996535  RISE       1
I__231/O                                                Span4Mux_h                   302              5016  996535  RISE       1
I__233/I                                                Span4Mux_v                     0              5016  996535  RISE       1
I__233/O                                                Span4Mux_v                   351              5367  996535  RISE       1
I__235/I                                                LocalMux                       0              5367  996535  RISE       1
I__235/O                                                LocalMux                     330              5697  996535  RISE       1
I__236/I                                                CEMux                          0              5697  996535  RISE       1
I__236/O                                                CEMux                        603              6300  996535  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/ce            LogicCell40_SEQ_MODE_1000      0              6300  996535  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i0_LC_1_7_0/lcout
Path End         : pulse_counter.internal_count__i11_LC_1_8_3/in3
Capture Clock    : pulse_counter.internal_count__i11_LC_1_8_3/clk
Setup Constraint : 1000000p
Path slack       : 996620p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -274
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002562

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2567
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5942
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i0_LC_1_7_0/lcout      LogicCell40_SEQ_MODE_1000    540              3375  996115  RISE       2
I__216/I                                             LocalMux                       0              3375  996115  RISE       1
I__216/O                                             LocalMux                     330              3705  996115  RISE       1
I__218/I                                             InMux                          0              3705  996115  RISE       1
I__218/O                                             InMux                        259              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/in1        LogicCell40_SEQ_MODE_1000      0              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/carryout   LogicCell40_SEQ_MODE_1000    259              4224  996115  RISE       2
pulse_counter.internal_count__i1_LC_1_7_1/carryin    LogicCell40_SEQ_MODE_1000      0              4224  996115  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/carryout   LogicCell40_SEQ_MODE_1000    126              4350  996115  RISE       2
pulse_counter.internal_count__i2_LC_1_7_2/carryin    LogicCell40_SEQ_MODE_1000      0              4350  996115  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/carryout   LogicCell40_SEQ_MODE_1000    126              4476  996115  RISE       2
pulse_counter.internal_count__i3_LC_1_7_3/carryin    LogicCell40_SEQ_MODE_1000      0              4476  996115  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/carryout   LogicCell40_SEQ_MODE_1000    126              4603  996115  RISE       2
pulse_counter.internal_count__i4_LC_1_7_4/carryin    LogicCell40_SEQ_MODE_1000      0              4603  996115  RISE       1
pulse_counter.internal_count__i4_LC_1_7_4/carryout   LogicCell40_SEQ_MODE_1000    126              4729  996115  RISE       2
pulse_counter.internal_count__i5_LC_1_7_5/carryin    LogicCell40_SEQ_MODE_1000      0              4729  996115  RISE       1
pulse_counter.internal_count__i5_LC_1_7_5/carryout   LogicCell40_SEQ_MODE_1000    126              4855  996115  RISE       2
pulse_counter.internal_count__i6_LC_1_7_6/carryin    LogicCell40_SEQ_MODE_1000      0              4855  996115  RISE       1
pulse_counter.internal_count__i6_LC_1_7_6/carryout   LogicCell40_SEQ_MODE_1000    126              4981  996115  RISE       2
pulse_counter.internal_count__i7_LC_1_7_7/carryin    LogicCell40_SEQ_MODE_1000      0              4981  996115  RISE       1
pulse_counter.internal_count__i7_LC_1_7_7/carryout   LogicCell40_SEQ_MODE_1000    126              5108  996115  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin                        ICE_CARRY_IN_MUX               0              5108  996115  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout                       ICE_CARRY_IN_MUX             196              5304  996115  RISE       2
pulse_counter.internal_count__i8_LC_1_8_0/carryin    LogicCell40_SEQ_MODE_1000      0              5304  996115  RISE       1
pulse_counter.internal_count__i8_LC_1_8_0/carryout   LogicCell40_SEQ_MODE_1000    126              5430  996115  RISE       2
pulse_counter.internal_count__i9_LC_1_8_1/carryin    LogicCell40_SEQ_MODE_1000      0              5430  996115  RISE       1
pulse_counter.internal_count__i9_LC_1_8_1/carryout   LogicCell40_SEQ_MODE_1000    126              5556  996115  RISE       2
pulse_counter.internal_count__i10_LC_1_8_2/carryin   LogicCell40_SEQ_MODE_1000      0              5556  996115  RISE       1
pulse_counter.internal_count__i10_LC_1_8_2/carryout  LogicCell40_SEQ_MODE_1000    126              5683  996115  RISE       2
I__190/I                                             InMux                          0              5683  996620  RISE       1
I__190/O                                             InMux                        259              5942  996620  RISE       1
pulse_counter.internal_count__i11_LC_1_8_3/in3       LogicCell40_SEQ_MODE_1000      0              5942  996620  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i11_LC_1_8_3/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i2_LC_5_7_2/lcout
Path End         : row_counter.internal_count__i10_LC_5_8_2/in3
Capture Clock    : row_counter.internal_count__i10_LC_5_8_2/clk
Setup Constraint : 1000000p
Path slack       : 996648p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -274
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001017

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                     2538
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4369
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i2_LC_5_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i2_LC_5_7_2/lcout     LogicCell40_SEQ_MODE_1000    540              1831  995750  RISE       2
I__668/I                                          Odrv4                          0              1831  995750  RISE       1
I__668/O                                          Odrv4                        351              2181  995750  RISE       1
I__670/I                                          LocalMux                       0              2181  996016  RISE       1
I__670/O                                          LocalMux                     330              2511  996016  RISE       1
I__672/I                                          InMux                          0              2511  996016  RISE       1
I__672/O                                          InMux                        259              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/in1       LogicCell40_SEQ_MODE_1000      0              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/carryout  LogicCell40_SEQ_MODE_1000    259              3030  996016  RISE       2
row_counter.internal_count__i3_LC_5_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              3030  996016  RISE       1
row_counter.internal_count__i3_LC_5_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              3156  996016  RISE       2
row_counter.internal_count__i4_LC_5_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              3156  996016  RISE       1
row_counter.internal_count__i4_LC_5_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              3282  996016  RISE       2
row_counter.internal_count__i5_LC_5_7_5/carryin   LogicCell40_SEQ_MODE_1000      0              3282  996016  RISE       1
row_counter.internal_count__i5_LC_5_7_5/carryout  LogicCell40_SEQ_MODE_1000    126              3409  996016  RISE       2
row_counter.internal_count__i6_LC_5_7_6/carryin   LogicCell40_SEQ_MODE_1000      0              3409  996016  RISE       1
row_counter.internal_count__i6_LC_5_7_6/carryout  LogicCell40_SEQ_MODE_1000    126              3535  996016  RISE       2
row_counter.internal_count__i7_LC_5_7_7/carryin   LogicCell40_SEQ_MODE_1000      0              3535  996016  RISE       1
row_counter.internal_count__i7_LC_5_7_7/carryout  LogicCell40_SEQ_MODE_1000    126              3661  996016  RISE       1
IN_MUX_bfv_5_8_0_/carryinitin                     ICE_CARRY_IN_MUX               0              3661  996016  RISE       1
IN_MUX_bfv_5_8_0_/carryinitout                    ICE_CARRY_IN_MUX             196              3857  996016  RISE       2
row_counter.internal_count__i8_LC_5_8_0/carryin   LogicCell40_SEQ_MODE_1000      0              3857  996016  RISE       1
row_counter.internal_count__i8_LC_5_8_0/carryout  LogicCell40_SEQ_MODE_1000    126              3984  996016  RISE       2
row_counter.internal_count__i9_LC_5_8_1/carryin   LogicCell40_SEQ_MODE_1000      0              3984  996016  RISE       1
row_counter.internal_count__i9_LC_5_8_1/carryout  LogicCell40_SEQ_MODE_1000    126              4110  996016  RISE       2
I__512/I                                          InMux                          0              4110  996648  RISE       1
I__512/O                                          InMux                        259              4369  996648  RISE       1
row_counter.internal_count__i10_LC_5_8_2/in3      LogicCell40_SEQ_MODE_1000      0              4369  996648  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i10_LC_5_8_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i7_LC_5_7_7/ce
Capture Clock    : row_counter.internal_count__i7_LC_5_7_7/clk
Setup Constraint : 1000000p
Path slack       : 996696p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                                 0
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2413
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4594
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181  996697  RISE       3
I__750/I                                              LocalMux                       0              2181  996697  RISE       1
I__750/O                                              LocalMux                     330              2511  996697  RISE       1
I__753/I                                              InMux                          0              2511  996697  RISE       1
I__753/O                                              InMux                        259              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    400              3170  996697  RISE      16
I__623/I                                              Odrv12                         0              3170  996697  RISE       1
I__623/O                                              Odrv12                       491              3661  996697  RISE       1
I__625/I                                              LocalMux                       0              3661  996697  RISE       1
I__625/O                                              LocalMux                     330              3991  996697  RISE       1
I__627/I                                              CEMux                          0              3991  996697  RISE       1
I__627/O                                              CEMux                        603              4594  996697  RISE       1
row_counter.internal_count__i7_LC_5_7_7/ce            LogicCell40_SEQ_MODE_1000      0              4594  996697  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i7_LC_5_7_7/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i6_LC_5_7_6/ce
Capture Clock    : row_counter.internal_count__i6_LC_5_7_6/clk
Setup Constraint : 1000000p
Path slack       : 996696p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                                 0
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2413
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4594
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181  996697  RISE       3
I__750/I                                              LocalMux                       0              2181  996697  RISE       1
I__750/O                                              LocalMux                     330              2511  996697  RISE       1
I__753/I                                              InMux                          0              2511  996697  RISE       1
I__753/O                                              InMux                        259              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    400              3170  996697  RISE      16
I__623/I                                              Odrv12                         0              3170  996697  RISE       1
I__623/O                                              Odrv12                       491              3661  996697  RISE       1
I__625/I                                              LocalMux                       0              3661  996697  RISE       1
I__625/O                                              LocalMux                     330              3991  996697  RISE       1
I__627/I                                              CEMux                          0              3991  996697  RISE       1
I__627/O                                              CEMux                        603              4594  996697  RISE       1
row_counter.internal_count__i6_LC_5_7_6/ce            LogicCell40_SEQ_MODE_1000      0              4594  996697  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i6_LC_5_7_6/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i5_LC_5_7_5/ce
Capture Clock    : row_counter.internal_count__i5_LC_5_7_5/clk
Setup Constraint : 1000000p
Path slack       : 996696p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                                 0
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2413
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4594
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181  996697  RISE       3
I__750/I                                              LocalMux                       0              2181  996697  RISE       1
I__750/O                                              LocalMux                     330              2511  996697  RISE       1
I__753/I                                              InMux                          0              2511  996697  RISE       1
I__753/O                                              InMux                        259              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    400              3170  996697  RISE      16
I__623/I                                              Odrv12                         0              3170  996697  RISE       1
I__623/O                                              Odrv12                       491              3661  996697  RISE       1
I__625/I                                              LocalMux                       0              3661  996697  RISE       1
I__625/O                                              LocalMux                     330              3991  996697  RISE       1
I__627/I                                              CEMux                          0              3991  996697  RISE       1
I__627/O                                              CEMux                        603              4594  996697  RISE       1
row_counter.internal_count__i5_LC_5_7_5/ce            LogicCell40_SEQ_MODE_1000      0              4594  996697  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i5_LC_5_7_5/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i4_LC_5_7_4/ce
Capture Clock    : row_counter.internal_count__i4_LC_5_7_4/clk
Setup Constraint : 1000000p
Path slack       : 996696p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                                 0
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2413
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4594
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181  996697  RISE       3
I__750/I                                              LocalMux                       0              2181  996697  RISE       1
I__750/O                                              LocalMux                     330              2511  996697  RISE       1
I__753/I                                              InMux                          0              2511  996697  RISE       1
I__753/O                                              InMux                        259              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    400              3170  996697  RISE      16
I__623/I                                              Odrv12                         0              3170  996697  RISE       1
I__623/O                                              Odrv12                       491              3661  996697  RISE       1
I__625/I                                              LocalMux                       0              3661  996697  RISE       1
I__625/O                                              LocalMux                     330              3991  996697  RISE       1
I__627/I                                              CEMux                          0              3991  996697  RISE       1
I__627/O                                              CEMux                        603              4594  996697  RISE       1
row_counter.internal_count__i4_LC_5_7_4/ce            LogicCell40_SEQ_MODE_1000      0              4594  996697  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i4_LC_5_7_4/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i3_LC_5_7_3/ce
Capture Clock    : row_counter.internal_count__i3_LC_5_7_3/clk
Setup Constraint : 1000000p
Path slack       : 996696p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                                 0
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2413
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4594
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181  996697  RISE       3
I__750/I                                              LocalMux                       0              2181  996697  RISE       1
I__750/O                                              LocalMux                     330              2511  996697  RISE       1
I__753/I                                              InMux                          0              2511  996697  RISE       1
I__753/O                                              InMux                        259              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    400              3170  996697  RISE      16
I__623/I                                              Odrv12                         0              3170  996697  RISE       1
I__623/O                                              Odrv12                       491              3661  996697  RISE       1
I__625/I                                              LocalMux                       0              3661  996697  RISE       1
I__625/O                                              LocalMux                     330              3991  996697  RISE       1
I__627/I                                              CEMux                          0              3991  996697  RISE       1
I__627/O                                              CEMux                        603              4594  996697  RISE       1
row_counter.internal_count__i3_LC_5_7_3/ce            LogicCell40_SEQ_MODE_1000      0              4594  996697  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i3_LC_5_7_3/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i2_LC_5_7_2/ce
Capture Clock    : row_counter.internal_count__i2_LC_5_7_2/clk
Setup Constraint : 1000000p
Path slack       : 996696p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                                 0
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2413
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4594
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181  996697  RISE       3
I__750/I                                              LocalMux                       0              2181  996697  RISE       1
I__750/O                                              LocalMux                     330              2511  996697  RISE       1
I__753/I                                              InMux                          0              2511  996697  RISE       1
I__753/O                                              InMux                        259              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    400              3170  996697  RISE      16
I__623/I                                              Odrv12                         0              3170  996697  RISE       1
I__623/O                                              Odrv12                       491              3661  996697  RISE       1
I__625/I                                              LocalMux                       0              3661  996697  RISE       1
I__625/O                                              LocalMux                     330              3991  996697  RISE       1
I__627/I                                              CEMux                          0              3991  996697  RISE       1
I__627/O                                              CEMux                        603              4594  996697  RISE       1
row_counter.internal_count__i2_LC_5_7_2/ce            LogicCell40_SEQ_MODE_1000      0              4594  996697  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i2_LC_5_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i1_LC_5_7_1/ce
Capture Clock    : row_counter.internal_count__i1_LC_5_7_1/clk
Setup Constraint : 1000000p
Path slack       : 996696p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                                 0
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2413
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4594
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181  996697  RISE       3
I__750/I                                              LocalMux                       0              2181  996697  RISE       1
I__750/O                                              LocalMux                     330              2511  996697  RISE       1
I__753/I                                              InMux                          0              2511  996697  RISE       1
I__753/O                                              InMux                        259              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    400              3170  996697  RISE      16
I__623/I                                              Odrv12                         0              3170  996697  RISE       1
I__623/O                                              Odrv12                       491              3661  996697  RISE       1
I__625/I                                              LocalMux                       0              3661  996697  RISE       1
I__625/O                                              LocalMux                     330              3991  996697  RISE       1
I__627/I                                              CEMux                          0              3991  996697  RISE       1
I__627/O                                              CEMux                        603              4594  996697  RISE       1
row_counter.internal_count__i1_LC_5_7_1/ce            LogicCell40_SEQ_MODE_1000      0              4594  996697  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i1_LC_5_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i0_LC_5_7_0/ce
Capture Clock    : row_counter.internal_count__i0_LC_5_7_0/clk
Setup Constraint : 1000000p
Path slack       : 996696p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                                 0
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2413
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4594
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181  996697  RISE       3
I__750/I                                              LocalMux                       0              2181  996697  RISE       1
I__750/O                                              LocalMux                     330              2511  996697  RISE       1
I__753/I                                              InMux                          0              2511  996697  RISE       1
I__753/O                                              InMux                        259              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    400              3170  996697  RISE      16
I__623/I                                              Odrv12                         0              3170  996697  RISE       1
I__623/O                                              Odrv12                       491              3661  996697  RISE       1
I__625/I                                              LocalMux                       0              3661  996697  RISE       1
I__625/O                                              LocalMux                     330              3991  996697  RISE       1
I__627/I                                              CEMux                          0              3991  996697  RISE       1
I__627/O                                              CEMux                        603              4594  996697  RISE       1
row_counter.internal_count__i0_LC_5_7_0/ce            LogicCell40_SEQ_MODE_1000      0              4594  996697  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i0_LC_5_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i0_LC_1_7_0/lcout
Path End         : pulse_counter.internal_count__i10_LC_1_8_2/in3
Capture Clock    : pulse_counter.internal_count__i10_LC_1_8_2/clk
Setup Constraint : 1000000p
Path slack       : 996746p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -274
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002562

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2441
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5816
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i0_LC_1_7_0/lcout     LogicCell40_SEQ_MODE_1000    540              3375  996115  RISE       2
I__216/I                                            LocalMux                       0              3375  996115  RISE       1
I__216/O                                            LocalMux                     330              3705  996115  RISE       1
I__218/I                                            InMux                          0              3705  996115  RISE       1
I__218/O                                            InMux                        259              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/in1       LogicCell40_SEQ_MODE_1000      0              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_1000    259              4224  996115  RISE       2
pulse_counter.internal_count__i1_LC_1_7_1/carryin   LogicCell40_SEQ_MODE_1000      0              4224  996115  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/carryout  LogicCell40_SEQ_MODE_1000    126              4350  996115  RISE       2
pulse_counter.internal_count__i2_LC_1_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              4350  996115  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              4476  996115  RISE       2
pulse_counter.internal_count__i3_LC_1_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              4476  996115  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              4603  996115  RISE       2
pulse_counter.internal_count__i4_LC_1_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              4603  996115  RISE       1
pulse_counter.internal_count__i4_LC_1_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              4729  996115  RISE       2
pulse_counter.internal_count__i5_LC_1_7_5/carryin   LogicCell40_SEQ_MODE_1000      0              4729  996115  RISE       1
pulse_counter.internal_count__i5_LC_1_7_5/carryout  LogicCell40_SEQ_MODE_1000    126              4855  996115  RISE       2
pulse_counter.internal_count__i6_LC_1_7_6/carryin   LogicCell40_SEQ_MODE_1000      0              4855  996115  RISE       1
pulse_counter.internal_count__i6_LC_1_7_6/carryout  LogicCell40_SEQ_MODE_1000    126              4981  996115  RISE       2
pulse_counter.internal_count__i7_LC_1_7_7/carryin   LogicCell40_SEQ_MODE_1000      0              4981  996115  RISE       1
pulse_counter.internal_count__i7_LC_1_7_7/carryout  LogicCell40_SEQ_MODE_1000    126              5108  996115  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin                       ICE_CARRY_IN_MUX               0              5108  996115  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5304  996115  RISE       2
pulse_counter.internal_count__i8_LC_1_8_0/carryin   LogicCell40_SEQ_MODE_1000      0              5304  996115  RISE       1
pulse_counter.internal_count__i8_LC_1_8_0/carryout  LogicCell40_SEQ_MODE_1000    126              5430  996115  RISE       2
pulse_counter.internal_count__i9_LC_1_8_1/carryin   LogicCell40_SEQ_MODE_1000      0              5430  996115  RISE       1
pulse_counter.internal_count__i9_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_1000    126              5556  996115  RISE       2
I__191/I                                            InMux                          0              5556  996746  RISE       1
I__191/O                                            InMux                        259              5816  996746  RISE       1
pulse_counter.internal_count__i10_LC_1_8_2/in3      LogicCell40_SEQ_MODE_1000      0              5816  996746  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i10_LC_1_8_2/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i2_LC_5_7_2/lcout
Path End         : row_counter.internal_count__i9_LC_5_8_1/in3
Capture Clock    : row_counter.internal_count__i9_LC_5_8_1/clk
Setup Constraint : 1000000p
Path slack       : 996774p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -274
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001017

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                     2412
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4243
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i2_LC_5_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i2_LC_5_7_2/lcout     LogicCell40_SEQ_MODE_1000    540              1831  995750  RISE       2
I__668/I                                          Odrv4                          0              1831  995750  RISE       1
I__668/O                                          Odrv4                        351              2181  995750  RISE       1
I__670/I                                          LocalMux                       0              2181  996016  RISE       1
I__670/O                                          LocalMux                     330              2511  996016  RISE       1
I__672/I                                          InMux                          0              2511  996016  RISE       1
I__672/O                                          InMux                        259              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/in1       LogicCell40_SEQ_MODE_1000      0              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/carryout  LogicCell40_SEQ_MODE_1000    259              3030  996016  RISE       2
row_counter.internal_count__i3_LC_5_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              3030  996016  RISE       1
row_counter.internal_count__i3_LC_5_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              3156  996016  RISE       2
row_counter.internal_count__i4_LC_5_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              3156  996016  RISE       1
row_counter.internal_count__i4_LC_5_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              3282  996016  RISE       2
row_counter.internal_count__i5_LC_5_7_5/carryin   LogicCell40_SEQ_MODE_1000      0              3282  996016  RISE       1
row_counter.internal_count__i5_LC_5_7_5/carryout  LogicCell40_SEQ_MODE_1000    126              3409  996016  RISE       2
row_counter.internal_count__i6_LC_5_7_6/carryin   LogicCell40_SEQ_MODE_1000      0              3409  996016  RISE       1
row_counter.internal_count__i6_LC_5_7_6/carryout  LogicCell40_SEQ_MODE_1000    126              3535  996016  RISE       2
row_counter.internal_count__i7_LC_5_7_7/carryin   LogicCell40_SEQ_MODE_1000      0              3535  996016  RISE       1
row_counter.internal_count__i7_LC_5_7_7/carryout  LogicCell40_SEQ_MODE_1000    126              3661  996016  RISE       1
IN_MUX_bfv_5_8_0_/carryinitin                     ICE_CARRY_IN_MUX               0              3661  996016  RISE       1
IN_MUX_bfv_5_8_0_/carryinitout                    ICE_CARRY_IN_MUX             196              3857  996016  RISE       2
row_counter.internal_count__i8_LC_5_8_0/carryin   LogicCell40_SEQ_MODE_1000      0              3857  996016  RISE       1
row_counter.internal_count__i8_LC_5_8_0/carryout  LogicCell40_SEQ_MODE_1000    126              3984  996016  RISE       2
I__498/I                                          InMux                          0              3984  996774  RISE       1
I__498/O                                          InMux                        259              4243  996774  RISE       1
row_counter.internal_count__i9_LC_5_8_1/in3       LogicCell40_SEQ_MODE_1000      0              4243  996774  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                     Odrv4                          0                 0  RISE       1
I__736/O                                     Odrv4                        351               351  RISE       1
I__740/I                                     Span4Mux_h                     0               351  RISE       1
I__740/O                                     Span4Mux_h                   302               652  RISE       1
I__744/I                                     LocalMux                       0               652  RISE       1
I__744/O                                     LocalMux                     330               982  RISE       1
I__747/I                                     ClkMux                         0               982  RISE       1
I__747/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i9_LC_5_8_1/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i15_LC_5_8_7/ce
Capture Clock    : row_counter.internal_count__i15_LC_5_8_7/clk
Setup Constraint : 1000000p
Path slack       : 996836p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                                 0
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2273
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4454
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181  996697  RISE       3
I__750/I                                              LocalMux                       0              2181  996697  RISE       1
I__750/O                                              LocalMux                     330              2511  996697  RISE       1
I__753/I                                              InMux                          0              2511  996697  RISE       1
I__753/O                                              InMux                        259              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    400              3170  996697  RISE      16
I__622/I                                              Odrv4                          0              3170  996837  RISE       1
I__622/O                                              Odrv4                        351              3521  996837  RISE       1
I__624/I                                              LocalMux                       0              3521  996837  RISE       1
I__624/O                                              LocalMux                     330              3850  996837  RISE       1
I__626/I                                              CEMux                          0              3850  996837  RISE       1
I__626/O                                              CEMux                        603              4454  996837  RISE       1
row_counter.internal_count__i15_LC_5_8_7/ce           LogicCell40_SEQ_MODE_1000      0              4454  996837  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i15_LC_5_8_7/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i14_LC_5_8_6/ce
Capture Clock    : row_counter.internal_count__i14_LC_5_8_6/clk
Setup Constraint : 1000000p
Path slack       : 996836p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                                 0
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2273
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4454
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181  996697  RISE       3
I__750/I                                              LocalMux                       0              2181  996697  RISE       1
I__750/O                                              LocalMux                     330              2511  996697  RISE       1
I__753/I                                              InMux                          0              2511  996697  RISE       1
I__753/O                                              InMux                        259              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    400              3170  996697  RISE      16
I__622/I                                              Odrv4                          0              3170  996837  RISE       1
I__622/O                                              Odrv4                        351              3521  996837  RISE       1
I__624/I                                              LocalMux                       0              3521  996837  RISE       1
I__624/O                                              LocalMux                     330              3850  996837  RISE       1
I__626/I                                              CEMux                          0              3850  996837  RISE       1
I__626/O                                              CEMux                        603              4454  996837  RISE       1
row_counter.internal_count__i14_LC_5_8_6/ce           LogicCell40_SEQ_MODE_1000      0              4454  996837  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i14_LC_5_8_6/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i13_LC_5_8_5/ce
Capture Clock    : row_counter.internal_count__i13_LC_5_8_5/clk
Setup Constraint : 1000000p
Path slack       : 996836p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                                 0
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2273
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4454
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181  996697  RISE       3
I__750/I                                              LocalMux                       0              2181  996697  RISE       1
I__750/O                                              LocalMux                     330              2511  996697  RISE       1
I__753/I                                              InMux                          0              2511  996697  RISE       1
I__753/O                                              InMux                        259              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    400              3170  996697  RISE      16
I__622/I                                              Odrv4                          0              3170  996837  RISE       1
I__622/O                                              Odrv4                        351              3521  996837  RISE       1
I__624/I                                              LocalMux                       0              3521  996837  RISE       1
I__624/O                                              LocalMux                     330              3850  996837  RISE       1
I__626/I                                              CEMux                          0              3850  996837  RISE       1
I__626/O                                              CEMux                        603              4454  996837  RISE       1
row_counter.internal_count__i13_LC_5_8_5/ce           LogicCell40_SEQ_MODE_1000      0              4454  996837  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i13_LC_5_8_5/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i12_LC_5_8_4/ce
Capture Clock    : row_counter.internal_count__i12_LC_5_8_4/clk
Setup Constraint : 1000000p
Path slack       : 996836p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                                 0
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2273
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4454
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181  996697  RISE       3
I__750/I                                              LocalMux                       0              2181  996697  RISE       1
I__750/O                                              LocalMux                     330              2511  996697  RISE       1
I__753/I                                              InMux                          0              2511  996697  RISE       1
I__753/O                                              InMux                        259              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    400              3170  996697  RISE      16
I__622/I                                              Odrv4                          0              3170  996837  RISE       1
I__622/O                                              Odrv4                        351              3521  996837  RISE       1
I__624/I                                              LocalMux                       0              3521  996837  RISE       1
I__624/O                                              LocalMux                     330              3850  996837  RISE       1
I__626/I                                              CEMux                          0              3850  996837  RISE       1
I__626/O                                              CEMux                        603              4454  996837  RISE       1
row_counter.internal_count__i12_LC_5_8_4/ce           LogicCell40_SEQ_MODE_1000      0              4454  996837  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i12_LC_5_8_4/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i11_LC_5_8_3/ce
Capture Clock    : row_counter.internal_count__i11_LC_5_8_3/clk
Setup Constraint : 1000000p
Path slack       : 996836p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                                 0
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2273
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4454
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181  996697  RISE       3
I__750/I                                              LocalMux                       0              2181  996697  RISE       1
I__750/O                                              LocalMux                     330              2511  996697  RISE       1
I__753/I                                              InMux                          0              2511  996697  RISE       1
I__753/O                                              InMux                        259              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    400              3170  996697  RISE      16
I__622/I                                              Odrv4                          0              3170  996837  RISE       1
I__622/O                                              Odrv4                        351              3521  996837  RISE       1
I__624/I                                              LocalMux                       0              3521  996837  RISE       1
I__624/O                                              LocalMux                     330              3850  996837  RISE       1
I__626/I                                              CEMux                          0              3850  996837  RISE       1
I__626/O                                              CEMux                        603              4454  996837  RISE       1
row_counter.internal_count__i11_LC_5_8_3/ce           LogicCell40_SEQ_MODE_1000      0              4454  996837  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i11_LC_5_8_3/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i10_LC_5_8_2/ce
Capture Clock    : row_counter.internal_count__i10_LC_5_8_2/clk
Setup Constraint : 1000000p
Path slack       : 996836p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                                 0
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2273
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4454
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181  996697  RISE       3
I__750/I                                              LocalMux                       0              2181  996697  RISE       1
I__750/O                                              LocalMux                     330              2511  996697  RISE       1
I__753/I                                              InMux                          0              2511  996697  RISE       1
I__753/O                                              InMux                        259              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    400              3170  996697  RISE      16
I__622/I                                              Odrv4                          0              3170  996837  RISE       1
I__622/O                                              Odrv4                        351              3521  996837  RISE       1
I__624/I                                              LocalMux                       0              3521  996837  RISE       1
I__624/O                                              LocalMux                     330              3850  996837  RISE       1
I__626/I                                              CEMux                          0              3850  996837  RISE       1
I__626/O                                              CEMux                        603              4454  996837  RISE       1
row_counter.internal_count__i10_LC_5_8_2/ce           LogicCell40_SEQ_MODE_1000      0              4454  996837  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i10_LC_5_8_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i9_LC_5_8_1/ce
Capture Clock    : row_counter.internal_count__i9_LC_5_8_1/clk
Setup Constraint : 1000000p
Path slack       : 996836p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                                 0
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2273
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4454
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181  996697  RISE       3
I__750/I                                              LocalMux                       0              2181  996697  RISE       1
I__750/O                                              LocalMux                     330              2511  996697  RISE       1
I__753/I                                              InMux                          0              2511  996697  RISE       1
I__753/O                                              InMux                        259              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    400              3170  996697  RISE      16
I__622/I                                              Odrv4                          0              3170  996837  RISE       1
I__622/O                                              Odrv4                        351              3521  996837  RISE       1
I__624/I                                              LocalMux                       0              3521  996837  RISE       1
I__624/O                                              LocalMux                     330              3850  996837  RISE       1
I__626/I                                              CEMux                          0              3850  996837  RISE       1
I__626/O                                              CEMux                        603              4454  996837  RISE       1
row_counter.internal_count__i9_LC_5_8_1/ce            LogicCell40_SEQ_MODE_1000      0              4454  996837  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                     Odrv4                          0                 0  RISE       1
I__736/O                                     Odrv4                        351               351  RISE       1
I__740/I                                     Span4Mux_h                     0               351  RISE       1
I__740/O                                     Span4Mux_h                   302               652  RISE       1
I__744/I                                     LocalMux                       0               652  RISE       1
I__744/O                                     LocalMux                     330               982  RISE       1
I__747/I                                     ClkMux                         0               982  RISE       1
I__747/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i9_LC_5_8_1/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i8_LC_5_8_0/ce
Capture Clock    : row_counter.internal_count__i8_LC_5_8_0/clk
Setup Constraint : 1000000p
Path slack       : 996836p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                                 0
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2273
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4454
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181  996697  RISE       3
I__750/I                                              LocalMux                       0              2181  996697  RISE       1
I__750/O                                              LocalMux                     330              2511  996697  RISE       1
I__753/I                                              InMux                          0              2511  996697  RISE       1
I__753/O                                              InMux                        259              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2770  996697  RISE       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    400              3170  996697  RISE      16
I__622/I                                              Odrv4                          0              3170  996837  RISE       1
I__622/O                                              Odrv4                        351              3521  996837  RISE       1
I__624/I                                              LocalMux                       0              3521  996837  RISE       1
I__624/O                                              LocalMux                     330              3850  996837  RISE       1
I__626/I                                              CEMux                          0              3850  996837  RISE       1
I__626/O                                              CEMux                        603              4454  996837  RISE       1
row_counter.internal_count__i8_LC_5_8_0/ce            LogicCell40_SEQ_MODE_1000      0              4454  996837  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                     Odrv4                          0                 0  RISE       1
I__736/O                                     Odrv4                        351               351  RISE       1
I__740/I                                     Span4Mux_h                     0               351  RISE       1
I__740/O                                     Span4Mux_h                   302               652  RISE       1
I__744/I                                     LocalMux                       0               652  RISE       1
I__744/O                                     LocalMux                     330               982  RISE       1
I__747/I                                     ClkMux                         0               982  RISE       1
I__747/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i8_LC_5_8_0/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i0_LC_1_7_0/lcout
Path End         : pulse_counter.internal_count__i9_LC_1_8_1/in3
Capture Clock    : pulse_counter.internal_count__i9_LC_1_8_1/clk
Setup Constraint : 1000000p
Path slack       : 996872p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -274
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002562

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2315
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5690
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i0_LC_1_7_0/lcout     LogicCell40_SEQ_MODE_1000    540              3375  996115  RISE       2
I__216/I                                            LocalMux                       0              3375  996115  RISE       1
I__216/O                                            LocalMux                     330              3705  996115  RISE       1
I__218/I                                            InMux                          0              3705  996115  RISE       1
I__218/O                                            InMux                        259              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/in1       LogicCell40_SEQ_MODE_1000      0              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_1000    259              4224  996115  RISE       2
pulse_counter.internal_count__i1_LC_1_7_1/carryin   LogicCell40_SEQ_MODE_1000      0              4224  996115  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/carryout  LogicCell40_SEQ_MODE_1000    126              4350  996115  RISE       2
pulse_counter.internal_count__i2_LC_1_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              4350  996115  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              4476  996115  RISE       2
pulse_counter.internal_count__i3_LC_1_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              4476  996115  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              4603  996115  RISE       2
pulse_counter.internal_count__i4_LC_1_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              4603  996115  RISE       1
pulse_counter.internal_count__i4_LC_1_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              4729  996115  RISE       2
pulse_counter.internal_count__i5_LC_1_7_5/carryin   LogicCell40_SEQ_MODE_1000      0              4729  996115  RISE       1
pulse_counter.internal_count__i5_LC_1_7_5/carryout  LogicCell40_SEQ_MODE_1000    126              4855  996115  RISE       2
pulse_counter.internal_count__i6_LC_1_7_6/carryin   LogicCell40_SEQ_MODE_1000      0              4855  996115  RISE       1
pulse_counter.internal_count__i6_LC_1_7_6/carryout  LogicCell40_SEQ_MODE_1000    126              4981  996115  RISE       2
pulse_counter.internal_count__i7_LC_1_7_7/carryin   LogicCell40_SEQ_MODE_1000      0              4981  996115  RISE       1
pulse_counter.internal_count__i7_LC_1_7_7/carryout  LogicCell40_SEQ_MODE_1000    126              5108  996115  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin                       ICE_CARRY_IN_MUX               0              5108  996115  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5304  996115  RISE       2
pulse_counter.internal_count__i8_LC_1_8_0/carryin   LogicCell40_SEQ_MODE_1000      0              5304  996115  RISE       1
pulse_counter.internal_count__i8_LC_1_8_0/carryout  LogicCell40_SEQ_MODE_1000    126              5430  996115  RISE       2
I__192/I                                            InMux                          0              5430  996872  RISE       1
I__192/O                                            InMux                        259              5690  996872  RISE       1
pulse_counter.internal_count__i9_LC_1_8_1/in3       LogicCell40_SEQ_MODE_1000      0              5690  996872  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i9_LC_1_8_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count_reached_18_LC_2_9_4/lcout
Path End         : pulse_counter.internal_count__i15_LC_1_8_7/ce
Capture Clock    : pulse_counter.internal_count__i15_LC_1_8_7/clk
Setup Constraint : 1000000p
Path slack       : 996886p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                             0
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2574
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5949
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count_reached_18_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996535  RISE       4
I__359/I                                                LocalMux                       0              3375  996535  RISE       1
I__359/O                                                LocalMux                     330              3705  996535  RISE       1
I__361/I                                                InMux                          0              3705  996535  RISE       1
I__361/O                                                InMux                        259              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/in1                                   LogicCell40_SEQ_MODE_0000      0              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/lcout                                 LogicCell40_SEQ_MODE_0000    400              4364  996535  RISE      16
I__230/I                                                Odrv4                          0              4364  996535  RISE       1
I__230/O                                                Odrv4                        351              4715  996535  RISE       1
I__231/I                                                Span4Mux_h                     0              4715  996535  RISE       1
I__231/O                                                Span4Mux_h                   302              5016  996535  RISE       1
I__232/I                                                LocalMux                       0              5016  996886  RISE       1
I__232/O                                                LocalMux                     330              5346  996886  RISE       1
I__234/I                                                CEMux                          0              5346  996886  RISE       1
I__234/O                                                CEMux                        603              5949  996886  RISE       1
pulse_counter.internal_count__i15_LC_1_8_7/ce           LogicCell40_SEQ_MODE_1000      0              5949  996886  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i15_LC_1_8_7/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count_reached_18_LC_2_9_4/lcout
Path End         : pulse_counter.internal_count__i14_LC_1_8_6/ce
Capture Clock    : pulse_counter.internal_count__i14_LC_1_8_6/clk
Setup Constraint : 1000000p
Path slack       : 996886p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                             0
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2574
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5949
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count_reached_18_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996535  RISE       4
I__359/I                                                LocalMux                       0              3375  996535  RISE       1
I__359/O                                                LocalMux                     330              3705  996535  RISE       1
I__361/I                                                InMux                          0              3705  996535  RISE       1
I__361/O                                                InMux                        259              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/in1                                   LogicCell40_SEQ_MODE_0000      0              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/lcout                                 LogicCell40_SEQ_MODE_0000    400              4364  996535  RISE      16
I__230/I                                                Odrv4                          0              4364  996535  RISE       1
I__230/O                                                Odrv4                        351              4715  996535  RISE       1
I__231/I                                                Span4Mux_h                     0              4715  996535  RISE       1
I__231/O                                                Span4Mux_h                   302              5016  996535  RISE       1
I__232/I                                                LocalMux                       0              5016  996886  RISE       1
I__232/O                                                LocalMux                     330              5346  996886  RISE       1
I__234/I                                                CEMux                          0              5346  996886  RISE       1
I__234/O                                                CEMux                        603              5949  996886  RISE       1
pulse_counter.internal_count__i14_LC_1_8_6/ce           LogicCell40_SEQ_MODE_1000      0              5949  996886  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i14_LC_1_8_6/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count_reached_18_LC_2_9_4/lcout
Path End         : pulse_counter.internal_count__i13_LC_1_8_5/ce
Capture Clock    : pulse_counter.internal_count__i13_LC_1_8_5/clk
Setup Constraint : 1000000p
Path slack       : 996886p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                             0
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2574
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5949
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count_reached_18_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996535  RISE       4
I__359/I                                                LocalMux                       0              3375  996535  RISE       1
I__359/O                                                LocalMux                     330              3705  996535  RISE       1
I__361/I                                                InMux                          0              3705  996535  RISE       1
I__361/O                                                InMux                        259              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/in1                                   LogicCell40_SEQ_MODE_0000      0              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/lcout                                 LogicCell40_SEQ_MODE_0000    400              4364  996535  RISE      16
I__230/I                                                Odrv4                          0              4364  996535  RISE       1
I__230/O                                                Odrv4                        351              4715  996535  RISE       1
I__231/I                                                Span4Mux_h                     0              4715  996535  RISE       1
I__231/O                                                Span4Mux_h                   302              5016  996535  RISE       1
I__232/I                                                LocalMux                       0              5016  996886  RISE       1
I__232/O                                                LocalMux                     330              5346  996886  RISE       1
I__234/I                                                CEMux                          0              5346  996886  RISE       1
I__234/O                                                CEMux                        603              5949  996886  RISE       1
pulse_counter.internal_count__i13_LC_1_8_5/ce           LogicCell40_SEQ_MODE_1000      0              5949  996886  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i13_LC_1_8_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count_reached_18_LC_2_9_4/lcout
Path End         : pulse_counter.internal_count__i12_LC_1_8_4/ce
Capture Clock    : pulse_counter.internal_count__i12_LC_1_8_4/clk
Setup Constraint : 1000000p
Path slack       : 996886p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                             0
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2574
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5949
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count_reached_18_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996535  RISE       4
I__359/I                                                LocalMux                       0              3375  996535  RISE       1
I__359/O                                                LocalMux                     330              3705  996535  RISE       1
I__361/I                                                InMux                          0              3705  996535  RISE       1
I__361/O                                                InMux                        259              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/in1                                   LogicCell40_SEQ_MODE_0000      0              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/lcout                                 LogicCell40_SEQ_MODE_0000    400              4364  996535  RISE      16
I__230/I                                                Odrv4                          0              4364  996535  RISE       1
I__230/O                                                Odrv4                        351              4715  996535  RISE       1
I__231/I                                                Span4Mux_h                     0              4715  996535  RISE       1
I__231/O                                                Span4Mux_h                   302              5016  996535  RISE       1
I__232/I                                                LocalMux                       0              5016  996886  RISE       1
I__232/O                                                LocalMux                     330              5346  996886  RISE       1
I__234/I                                                CEMux                          0              5346  996886  RISE       1
I__234/O                                                CEMux                        603              5949  996886  RISE       1
pulse_counter.internal_count__i12_LC_1_8_4/ce           LogicCell40_SEQ_MODE_1000      0              5949  996886  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i12_LC_1_8_4/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count_reached_18_LC_2_9_4/lcout
Path End         : pulse_counter.internal_count__i11_LC_1_8_3/ce
Capture Clock    : pulse_counter.internal_count__i11_LC_1_8_3/clk
Setup Constraint : 1000000p
Path slack       : 996886p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                             0
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2574
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5949
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count_reached_18_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996535  RISE       4
I__359/I                                                LocalMux                       0              3375  996535  RISE       1
I__359/O                                                LocalMux                     330              3705  996535  RISE       1
I__361/I                                                InMux                          0              3705  996535  RISE       1
I__361/O                                                InMux                        259              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/in1                                   LogicCell40_SEQ_MODE_0000      0              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/lcout                                 LogicCell40_SEQ_MODE_0000    400              4364  996535  RISE      16
I__230/I                                                Odrv4                          0              4364  996535  RISE       1
I__230/O                                                Odrv4                        351              4715  996535  RISE       1
I__231/I                                                Span4Mux_h                     0              4715  996535  RISE       1
I__231/O                                                Span4Mux_h                   302              5016  996535  RISE       1
I__232/I                                                LocalMux                       0              5016  996886  RISE       1
I__232/O                                                LocalMux                     330              5346  996886  RISE       1
I__234/I                                                CEMux                          0              5346  996886  RISE       1
I__234/O                                                CEMux                        603              5949  996886  RISE       1
pulse_counter.internal_count__i11_LC_1_8_3/ce           LogicCell40_SEQ_MODE_1000      0              5949  996886  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i11_LC_1_8_3/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count_reached_18_LC_2_9_4/lcout
Path End         : pulse_counter.internal_count__i10_LC_1_8_2/ce
Capture Clock    : pulse_counter.internal_count__i10_LC_1_8_2/clk
Setup Constraint : 1000000p
Path slack       : 996886p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                             0
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2574
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5949
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count_reached_18_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996535  RISE       4
I__359/I                                                LocalMux                       0              3375  996535  RISE       1
I__359/O                                                LocalMux                     330              3705  996535  RISE       1
I__361/I                                                InMux                          0              3705  996535  RISE       1
I__361/O                                                InMux                        259              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/in1                                   LogicCell40_SEQ_MODE_0000      0              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/lcout                                 LogicCell40_SEQ_MODE_0000    400              4364  996535  RISE      16
I__230/I                                                Odrv4                          0              4364  996535  RISE       1
I__230/O                                                Odrv4                        351              4715  996535  RISE       1
I__231/I                                                Span4Mux_h                     0              4715  996535  RISE       1
I__231/O                                                Span4Mux_h                   302              5016  996535  RISE       1
I__232/I                                                LocalMux                       0              5016  996886  RISE       1
I__232/O                                                LocalMux                     330              5346  996886  RISE       1
I__234/I                                                CEMux                          0              5346  996886  RISE       1
I__234/O                                                CEMux                        603              5949  996886  RISE       1
pulse_counter.internal_count__i10_LC_1_8_2/ce           LogicCell40_SEQ_MODE_1000      0              5949  996886  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i10_LC_1_8_2/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count_reached_18_LC_2_9_4/lcout
Path End         : pulse_counter.internal_count__i9_LC_1_8_1/ce
Capture Clock    : pulse_counter.internal_count__i9_LC_1_8_1/clk
Setup Constraint : 1000000p
Path slack       : 996886p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                             0
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2574
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5949
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count_reached_18_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996535  RISE       4
I__359/I                                                LocalMux                       0              3375  996535  RISE       1
I__359/O                                                LocalMux                     330              3705  996535  RISE       1
I__361/I                                                InMux                          0              3705  996535  RISE       1
I__361/O                                                InMux                        259              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/in1                                   LogicCell40_SEQ_MODE_0000      0              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/lcout                                 LogicCell40_SEQ_MODE_0000    400              4364  996535  RISE      16
I__230/I                                                Odrv4                          0              4364  996535  RISE       1
I__230/O                                                Odrv4                        351              4715  996535  RISE       1
I__231/I                                                Span4Mux_h                     0              4715  996535  RISE       1
I__231/O                                                Span4Mux_h                   302              5016  996535  RISE       1
I__232/I                                                LocalMux                       0              5016  996886  RISE       1
I__232/O                                                LocalMux                     330              5346  996886  RISE       1
I__234/I                                                CEMux                          0              5346  996886  RISE       1
I__234/O                                                CEMux                        603              5949  996886  RISE       1
pulse_counter.internal_count__i9_LC_1_8_1/ce            LogicCell40_SEQ_MODE_1000      0              5949  996886  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i9_LC_1_8_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count_reached_18_LC_2_9_4/lcout
Path End         : pulse_counter.internal_count__i8_LC_1_8_0/ce
Capture Clock    : pulse_counter.internal_count__i8_LC_1_8_0/clk
Setup Constraint : 1000000p
Path slack       : 996886p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                             0
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2574
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5949
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count_reached_18_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996535  RISE       4
I__359/I                                                LocalMux                       0              3375  996535  RISE       1
I__359/O                                                LocalMux                     330              3705  996535  RISE       1
I__361/I                                                InMux                          0              3705  996535  RISE       1
I__361/O                                                InMux                        259              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/in1                                   LogicCell40_SEQ_MODE_0000      0              3964  996535  RISE       1
i1_3_lut_LC_1_9_6/lcout                                 LogicCell40_SEQ_MODE_0000    400              4364  996535  RISE      16
I__230/I                                                Odrv4                          0              4364  996535  RISE       1
I__230/O                                                Odrv4                        351              4715  996535  RISE       1
I__231/I                                                Span4Mux_h                     0              4715  996535  RISE       1
I__231/O                                                Span4Mux_h                   302              5016  996535  RISE       1
I__232/I                                                LocalMux                       0              5016  996886  RISE       1
I__232/O                                                LocalMux                     330              5346  996886  RISE       1
I__234/I                                                CEMux                          0              5346  996886  RISE       1
I__234/O                                                CEMux                        603              5949  996886  RISE       1
pulse_counter.internal_count__i8_LC_1_8_0/ce            LogicCell40_SEQ_MODE_1000      0              5949  996886  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i8_LC_1_8_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i2_LC_5_7_2/lcout
Path End         : row_counter.internal_count__i8_LC_5_8_0/in3
Capture Clock    : row_counter.internal_count__i8_LC_5_8_0/clk
Setup Constraint : 1000000p
Path slack       : 996900p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -274
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001017

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                     2286
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4117
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i2_LC_5_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i2_LC_5_7_2/lcout     LogicCell40_SEQ_MODE_1000    540              1831  995750  RISE       2
I__668/I                                          Odrv4                          0              1831  995750  RISE       1
I__668/O                                          Odrv4                        351              2181  995750  RISE       1
I__670/I                                          LocalMux                       0              2181  996016  RISE       1
I__670/O                                          LocalMux                     330              2511  996016  RISE       1
I__672/I                                          InMux                          0              2511  996016  RISE       1
I__672/O                                          InMux                        259              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/in1       LogicCell40_SEQ_MODE_1000      0              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/carryout  LogicCell40_SEQ_MODE_1000    259              3030  996016  RISE       2
row_counter.internal_count__i3_LC_5_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              3030  996016  RISE       1
row_counter.internal_count__i3_LC_5_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              3156  996016  RISE       2
row_counter.internal_count__i4_LC_5_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              3156  996016  RISE       1
row_counter.internal_count__i4_LC_5_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              3282  996016  RISE       2
row_counter.internal_count__i5_LC_5_7_5/carryin   LogicCell40_SEQ_MODE_1000      0              3282  996016  RISE       1
row_counter.internal_count__i5_LC_5_7_5/carryout  LogicCell40_SEQ_MODE_1000    126              3409  996016  RISE       2
row_counter.internal_count__i6_LC_5_7_6/carryin   LogicCell40_SEQ_MODE_1000      0              3409  996016  RISE       1
row_counter.internal_count__i6_LC_5_7_6/carryout  LogicCell40_SEQ_MODE_1000    126              3535  996016  RISE       2
row_counter.internal_count__i7_LC_5_7_7/carryin   LogicCell40_SEQ_MODE_1000      0              3535  996016  RISE       1
row_counter.internal_count__i7_LC_5_7_7/carryout  LogicCell40_SEQ_MODE_1000    126              3661  996016  RISE       1
IN_MUX_bfv_5_8_0_/carryinitin                     ICE_CARRY_IN_MUX               0              3661  996016  RISE       1
IN_MUX_bfv_5_8_0_/carryinitout                    ICE_CARRY_IN_MUX             196              3857  996016  RISE       2
I__499/I                                          InMux                          0              3857  996900  RISE       1
I__499/O                                          InMux                        259              4117  996900  RISE       1
row_counter.internal_count__i8_LC_5_8_0/in3       LogicCell40_SEQ_MODE_1000      0              4117  996900  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                     Odrv4                          0                 0  RISE       1
I__736/O                                     Odrv4                        351               351  RISE       1
I__740/I                                     Span4Mux_h                     0               351  RISE       1
I__740/O                                     Span4Mux_h                   302               652  RISE       1
I__744/I                                     LocalMux                       0               652  RISE       1
I__744/O                                     LocalMux                     330               982  RISE       1
I__747/I                                     ClkMux                         0               982  RISE       1
I__747/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i8_LC_5_8_0/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i0_LC_1_7_0/lcout
Path End         : pulse_counter.internal_count__i8_LC_1_8_0/in3
Capture Clock    : pulse_counter.internal_count__i8_LC_1_8_0/clk
Setup Constraint : 1000000p
Path slack       : 996999p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -274
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002562

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2188
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5563
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i0_LC_1_7_0/lcout     LogicCell40_SEQ_MODE_1000    540              3375  996115  RISE       2
I__216/I                                            LocalMux                       0              3375  996115  RISE       1
I__216/O                                            LocalMux                     330              3705  996115  RISE       1
I__218/I                                            InMux                          0              3705  996115  RISE       1
I__218/O                                            InMux                        259              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/in1       LogicCell40_SEQ_MODE_1000      0              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_1000    259              4224  996115  RISE       2
pulse_counter.internal_count__i1_LC_1_7_1/carryin   LogicCell40_SEQ_MODE_1000      0              4224  996115  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/carryout  LogicCell40_SEQ_MODE_1000    126              4350  996115  RISE       2
pulse_counter.internal_count__i2_LC_1_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              4350  996115  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              4476  996115  RISE       2
pulse_counter.internal_count__i3_LC_1_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              4476  996115  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              4603  996115  RISE       2
pulse_counter.internal_count__i4_LC_1_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              4603  996115  RISE       1
pulse_counter.internal_count__i4_LC_1_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              4729  996115  RISE       2
pulse_counter.internal_count__i5_LC_1_7_5/carryin   LogicCell40_SEQ_MODE_1000      0              4729  996115  RISE       1
pulse_counter.internal_count__i5_LC_1_7_5/carryout  LogicCell40_SEQ_MODE_1000    126              4855  996115  RISE       2
pulse_counter.internal_count__i6_LC_1_7_6/carryin   LogicCell40_SEQ_MODE_1000      0              4855  996115  RISE       1
pulse_counter.internal_count__i6_LC_1_7_6/carryout  LogicCell40_SEQ_MODE_1000    126              4981  996115  RISE       2
pulse_counter.internal_count__i7_LC_1_7_7/carryin   LogicCell40_SEQ_MODE_1000      0              4981  996115  RISE       1
pulse_counter.internal_count__i7_LC_1_7_7/carryout  LogicCell40_SEQ_MODE_1000    126              5108  996115  RISE       1
IN_MUX_bfv_1_8_0_/carryinitin                       ICE_CARRY_IN_MUX               0              5108  996115  RISE       1
IN_MUX_bfv_1_8_0_/carryinitout                      ICE_CARRY_IN_MUX             196              5304  996115  RISE       2
I__193/I                                            InMux                          0              5304  996998  RISE       1
I__193/O                                            InMux                        259              5563  996998  RISE       1
pulse_counter.internal_count__i8_LC_1_8_0/in3       LogicCell40_SEQ_MODE_1000      0              5563  996998  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i8_LC_1_8_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i2_LC_5_7_2/lcout
Path End         : row_counter.internal_count__i7_LC_5_7_7/in3
Capture Clock    : row_counter.internal_count__i7_LC_5_7_7/clk
Setup Constraint : 1000000p
Path slack       : 997223p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -274
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001017

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                     1963
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3794
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i2_LC_5_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i2_LC_5_7_2/lcout     LogicCell40_SEQ_MODE_1000    540              1831  995750  RISE       2
I__668/I                                          Odrv4                          0              1831  995750  RISE       1
I__668/O                                          Odrv4                        351              2181  995750  RISE       1
I__670/I                                          LocalMux                       0              2181  996016  RISE       1
I__670/O                                          LocalMux                     330              2511  996016  RISE       1
I__672/I                                          InMux                          0              2511  996016  RISE       1
I__672/O                                          InMux                        259              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/in1       LogicCell40_SEQ_MODE_1000      0              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/carryout  LogicCell40_SEQ_MODE_1000    259              3030  996016  RISE       2
row_counter.internal_count__i3_LC_5_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              3030  996016  RISE       1
row_counter.internal_count__i3_LC_5_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              3156  996016  RISE       2
row_counter.internal_count__i4_LC_5_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              3156  996016  RISE       1
row_counter.internal_count__i4_LC_5_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              3282  996016  RISE       2
row_counter.internal_count__i5_LC_5_7_5/carryin   LogicCell40_SEQ_MODE_1000      0              3282  996016  RISE       1
row_counter.internal_count__i5_LC_5_7_5/carryout  LogicCell40_SEQ_MODE_1000    126              3409  996016  RISE       2
row_counter.internal_count__i6_LC_5_7_6/carryin   LogicCell40_SEQ_MODE_1000      0              3409  996016  RISE       1
row_counter.internal_count__i6_LC_5_7_6/carryout  LogicCell40_SEQ_MODE_1000    126              3535  996016  RISE       2
I__500/I                                          InMux                          0              3535  997223  RISE       1
I__500/O                                          InMux                        259              3794  997223  RISE       1
row_counter.internal_count__i7_LC_5_7_7/in3       LogicCell40_SEQ_MODE_1000      0              3794  997223  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i7_LC_5_7_7/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i0_LC_1_7_0/lcout
Path End         : pulse_counter.internal_count__i7_LC_1_7_7/in3
Capture Clock    : pulse_counter.internal_count__i7_LC_1_7_7/clk
Setup Constraint : 1000000p
Path slack       : 997321p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -274
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002562

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1866
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5241
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i0_LC_1_7_0/lcout     LogicCell40_SEQ_MODE_1000    540              3375  996115  RISE       2
I__216/I                                            LocalMux                       0              3375  996115  RISE       1
I__216/O                                            LocalMux                     330              3705  996115  RISE       1
I__218/I                                            InMux                          0              3705  996115  RISE       1
I__218/O                                            InMux                        259              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/in1       LogicCell40_SEQ_MODE_1000      0              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_1000    259              4224  996115  RISE       2
pulse_counter.internal_count__i1_LC_1_7_1/carryin   LogicCell40_SEQ_MODE_1000      0              4224  996115  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/carryout  LogicCell40_SEQ_MODE_1000    126              4350  996115  RISE       2
pulse_counter.internal_count__i2_LC_1_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              4350  996115  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              4476  996115  RISE       2
pulse_counter.internal_count__i3_LC_1_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              4476  996115  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              4603  996115  RISE       2
pulse_counter.internal_count__i4_LC_1_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              4603  996115  RISE       1
pulse_counter.internal_count__i4_LC_1_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              4729  996115  RISE       2
pulse_counter.internal_count__i5_LC_1_7_5/carryin   LogicCell40_SEQ_MODE_1000      0              4729  996115  RISE       1
pulse_counter.internal_count__i5_LC_1_7_5/carryout  LogicCell40_SEQ_MODE_1000    126              4855  996115  RISE       2
pulse_counter.internal_count__i6_LC_1_7_6/carryin   LogicCell40_SEQ_MODE_1000      0              4855  996115  RISE       1
pulse_counter.internal_count__i6_LC_1_7_6/carryout  LogicCell40_SEQ_MODE_1000    126              4981  996115  RISE       2
I__194/I                                            InMux                          0              4981  997321  RISE       1
I__194/O                                            InMux                        259              5241  997321  RISE       1
pulse_counter.internal_count__i7_LC_1_7_7/in3       LogicCell40_SEQ_MODE_1000      0              5241  997321  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i7_LC_1_7_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i2_LC_5_7_2/lcout
Path End         : row_counter.internal_count__i6_LC_5_7_6/in3
Capture Clock    : row_counter.internal_count__i6_LC_5_7_6/clk
Setup Constraint : 1000000p
Path slack       : 997349p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -274
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001017

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                     1837
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3668
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i2_LC_5_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i2_LC_5_7_2/lcout     LogicCell40_SEQ_MODE_1000    540              1831  995750  RISE       2
I__668/I                                          Odrv4                          0              1831  995750  RISE       1
I__668/O                                          Odrv4                        351              2181  995750  RISE       1
I__670/I                                          LocalMux                       0              2181  996016  RISE       1
I__670/O                                          LocalMux                     330              2511  996016  RISE       1
I__672/I                                          InMux                          0              2511  996016  RISE       1
I__672/O                                          InMux                        259              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/in1       LogicCell40_SEQ_MODE_1000      0              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/carryout  LogicCell40_SEQ_MODE_1000    259              3030  996016  RISE       2
row_counter.internal_count__i3_LC_5_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              3030  996016  RISE       1
row_counter.internal_count__i3_LC_5_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              3156  996016  RISE       2
row_counter.internal_count__i4_LC_5_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              3156  996016  RISE       1
row_counter.internal_count__i4_LC_5_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              3282  996016  RISE       2
row_counter.internal_count__i5_LC_5_7_5/carryin   LogicCell40_SEQ_MODE_1000      0              3282  996016  RISE       1
row_counter.internal_count__i5_LC_5_7_5/carryout  LogicCell40_SEQ_MODE_1000    126              3409  996016  RISE       2
I__501/I                                          InMux                          0              3409  997349  RISE       1
I__501/O                                          InMux                        259              3668  997349  RISE       1
row_counter.internal_count__i6_LC_5_7_6/in3       LogicCell40_SEQ_MODE_1000      0              3668  997349  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i6_LC_5_7_6/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i0_LC_1_7_0/lcout
Path End         : pulse_counter.internal_count__i6_LC_1_7_6/in3
Capture Clock    : pulse_counter.internal_count__i6_LC_1_7_6/clk
Setup Constraint : 1000000p
Path slack       : 997447p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -274
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002562

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1740
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5115
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i0_LC_1_7_0/lcout     LogicCell40_SEQ_MODE_1000    540              3375  996115  RISE       2
I__216/I                                            LocalMux                       0              3375  996115  RISE       1
I__216/O                                            LocalMux                     330              3705  996115  RISE       1
I__218/I                                            InMux                          0              3705  996115  RISE       1
I__218/O                                            InMux                        259              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/in1       LogicCell40_SEQ_MODE_1000      0              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_1000    259              4224  996115  RISE       2
pulse_counter.internal_count__i1_LC_1_7_1/carryin   LogicCell40_SEQ_MODE_1000      0              4224  996115  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/carryout  LogicCell40_SEQ_MODE_1000    126              4350  996115  RISE       2
pulse_counter.internal_count__i2_LC_1_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              4350  996115  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              4476  996115  RISE       2
pulse_counter.internal_count__i3_LC_1_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              4476  996115  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              4603  996115  RISE       2
pulse_counter.internal_count__i4_LC_1_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              4603  996115  RISE       1
pulse_counter.internal_count__i4_LC_1_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              4729  996115  RISE       2
pulse_counter.internal_count__i5_LC_1_7_5/carryin   LogicCell40_SEQ_MODE_1000      0              4729  996115  RISE       1
pulse_counter.internal_count__i5_LC_1_7_5/carryout  LogicCell40_SEQ_MODE_1000    126              4855  996115  RISE       2
I__179/I                                            InMux                          0              4855  997447  RISE       1
I__179/O                                            InMux                        259              5115  997447  RISE       1
pulse_counter.internal_count__i6_LC_1_7_6/in3       LogicCell40_SEQ_MODE_1000      0              5115  997447  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i6_LC_1_7_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i2_LC_5_7_2/lcout
Path End         : row_counter.internal_count__i5_LC_5_7_5/in3
Capture Clock    : row_counter.internal_count__i5_LC_5_7_5/clk
Setup Constraint : 1000000p
Path slack       : 997475p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -274
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001017

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                     1711
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3542
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i2_LC_5_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i2_LC_5_7_2/lcout     LogicCell40_SEQ_MODE_1000    540              1831  995750  RISE       2
I__668/I                                          Odrv4                          0              1831  995750  RISE       1
I__668/O                                          Odrv4                        351              2181  995750  RISE       1
I__670/I                                          LocalMux                       0              2181  996016  RISE       1
I__670/O                                          LocalMux                     330              2511  996016  RISE       1
I__672/I                                          InMux                          0              2511  996016  RISE       1
I__672/O                                          InMux                        259              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/in1       LogicCell40_SEQ_MODE_1000      0              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/carryout  LogicCell40_SEQ_MODE_1000    259              3030  996016  RISE       2
row_counter.internal_count__i3_LC_5_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              3030  996016  RISE       1
row_counter.internal_count__i3_LC_5_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              3156  996016  RISE       2
row_counter.internal_count__i4_LC_5_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              3156  996016  RISE       1
row_counter.internal_count__i4_LC_5_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              3282  996016  RISE       2
I__502/I                                          InMux                          0              3282  997475  RISE       1
I__502/O                                          InMux                        259              3542  997475  RISE       1
row_counter.internal_count__i5_LC_5_7_5/in3       LogicCell40_SEQ_MODE_1000      0              3542  997475  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i5_LC_5_7_5/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i0_LC_1_7_0/lcout
Path End         : pulse_counter.internal_count__i5_LC_1_7_5/in3
Capture Clock    : pulse_counter.internal_count__i5_LC_1_7_5/clk
Setup Constraint : 1000000p
Path slack       : 997574p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -274
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002562

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1613
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4988
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i0_LC_1_7_0/lcout     LogicCell40_SEQ_MODE_1000    540              3375  996115  RISE       2
I__216/I                                            LocalMux                       0              3375  996115  RISE       1
I__216/O                                            LocalMux                     330              3705  996115  RISE       1
I__218/I                                            InMux                          0              3705  996115  RISE       1
I__218/O                                            InMux                        259              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/in1       LogicCell40_SEQ_MODE_1000      0              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_1000    259              4224  996115  RISE       2
pulse_counter.internal_count__i1_LC_1_7_1/carryin   LogicCell40_SEQ_MODE_1000      0              4224  996115  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/carryout  LogicCell40_SEQ_MODE_1000    126              4350  996115  RISE       2
pulse_counter.internal_count__i2_LC_1_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              4350  996115  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              4476  996115  RISE       2
pulse_counter.internal_count__i3_LC_1_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              4476  996115  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              4603  996115  RISE       2
pulse_counter.internal_count__i4_LC_1_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              4603  996115  RISE       1
pulse_counter.internal_count__i4_LC_1_7_4/carryout  LogicCell40_SEQ_MODE_1000    126              4729  996115  RISE       2
I__180/I                                            InMux                          0              4729  997573  RISE       1
I__180/O                                            InMux                        259              4988  997573  RISE       1
pulse_counter.internal_count__i5_LC_1_7_5/in3       LogicCell40_SEQ_MODE_1000      0              4988  997573  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i5_LC_1_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i2_LC_5_7_2/lcout
Path End         : row_counter.internal_count__i4_LC_5_7_4/in3
Capture Clock    : row_counter.internal_count__i4_LC_5_7_4/clk
Setup Constraint : 1000000p
Path slack       : 997601p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -274
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001017

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                     1585
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3416
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i2_LC_5_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i2_LC_5_7_2/lcout     LogicCell40_SEQ_MODE_1000    540              1831  995750  RISE       2
I__668/I                                          Odrv4                          0              1831  995750  RISE       1
I__668/O                                          Odrv4                        351              2181  995750  RISE       1
I__670/I                                          LocalMux                       0              2181  996016  RISE       1
I__670/O                                          LocalMux                     330              2511  996016  RISE       1
I__672/I                                          InMux                          0              2511  996016  RISE       1
I__672/O                                          InMux                        259              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/in1       LogicCell40_SEQ_MODE_1000      0              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/carryout  LogicCell40_SEQ_MODE_1000    259              3030  996016  RISE       2
row_counter.internal_count__i3_LC_5_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              3030  996016  RISE       1
row_counter.internal_count__i3_LC_5_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              3156  996016  RISE       2
I__503/I                                          InMux                          0              3156  997601  RISE       1
I__503/O                                          InMux                        259              3416  997601  RISE       1
row_counter.internal_count__i4_LC_5_7_4/in3       LogicCell40_SEQ_MODE_1000      0              3416  997601  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i4_LC_5_7_4/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i0_LC_1_7_0/lcout
Path End         : pulse_counter.internal_count__i4_LC_1_7_4/in3
Capture Clock    : pulse_counter.internal_count__i4_LC_1_7_4/clk
Setup Constraint : 1000000p
Path slack       : 997700p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -274
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002562

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1487
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4862
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i0_LC_1_7_0/lcout     LogicCell40_SEQ_MODE_1000    540              3375  996115  RISE       2
I__216/I                                            LocalMux                       0              3375  996115  RISE       1
I__216/O                                            LocalMux                     330              3705  996115  RISE       1
I__218/I                                            InMux                          0              3705  996115  RISE       1
I__218/O                                            InMux                        259              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/in1       LogicCell40_SEQ_MODE_1000      0              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_1000    259              4224  996115  RISE       2
pulse_counter.internal_count__i1_LC_1_7_1/carryin   LogicCell40_SEQ_MODE_1000      0              4224  996115  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/carryout  LogicCell40_SEQ_MODE_1000    126              4350  996115  RISE       2
pulse_counter.internal_count__i2_LC_1_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              4350  996115  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              4476  996115  RISE       2
pulse_counter.internal_count__i3_LC_1_7_3/carryin   LogicCell40_SEQ_MODE_1000      0              4476  996115  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/carryout  LogicCell40_SEQ_MODE_1000    126              4603  996115  RISE       2
I__181/I                                            InMux                          0              4603  997700  RISE       1
I__181/O                                            InMux                        259              4862  997700  RISE       1
pulse_counter.internal_count__i4_LC_1_7_4/in3       LogicCell40_SEQ_MODE_1000      0              4862  997700  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i4_LC_1_7_4/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i2_LC_5_7_2/lcout
Path End         : row_counter.internal_count__i3_LC_5_7_3/in3
Capture Clock    : row_counter.internal_count__i3_LC_5_7_3/clk
Setup Constraint : 1000000p
Path slack       : 997728p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -274
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001017

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                     1458
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3289
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i2_LC_5_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i2_LC_5_7_2/lcout     LogicCell40_SEQ_MODE_1000    540              1831  995750  RISE       2
I__668/I                                          Odrv4                          0              1831  995750  RISE       1
I__668/O                                          Odrv4                        351              2181  995750  RISE       1
I__670/I                                          LocalMux                       0              2181  996016  RISE       1
I__670/O                                          LocalMux                     330              2511  996016  RISE       1
I__672/I                                          InMux                          0              2511  996016  RISE       1
I__672/O                                          InMux                        259              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/in1       LogicCell40_SEQ_MODE_1000      0              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/carryout  LogicCell40_SEQ_MODE_1000    259              3030  996016  RISE       2
I__504/I                                          InMux                          0              3030  997728  RISE       1
I__504/O                                          InMux                        259              3289  997728  RISE       1
row_counter.internal_count__i3_LC_5_7_3/in3       LogicCell40_SEQ_MODE_1000      0              3289  997728  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i3_LC_5_7_3/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i15_LC_1_8_7/sr
Capture Clock    : pulse_counter.internal_count__i15_LC_1_8_7/clk
Setup Constraint : 1000000p
Path slack       : 997812p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -203
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002632

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1445
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4820
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                 LogicCell40_SEQ_MODE_1000    540              3375  996620  RISE      42
I__761/I                                       Odrv4                          0              3375  997812  RISE       1
I__761/O                                       Odrv4                        351              3726  997812  RISE       1
I__770/I                                       Span4Mux_h                     0              3726  997812  RISE       1
I__770/O                                       Span4Mux_h                   302              4027  997812  RISE       1
I__778/I                                       LocalMux                       0              4027  997812  RISE       1
I__778/O                                       LocalMux                     330              4357  997812  RISE       1
I__784/I                                       SRMux                          0              4357  997812  RISE       1
I__784/O                                       SRMux                        463              4820  997812  RISE       1
pulse_counter.internal_count__i15_LC_1_8_7/sr  LogicCell40_SEQ_MODE_1000      0              4820  997812  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i15_LC_1_8_7/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i14_LC_1_8_6/sr
Capture Clock    : pulse_counter.internal_count__i14_LC_1_8_6/clk
Setup Constraint : 1000000p
Path slack       : 997812p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -203
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002632

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1445
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4820
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                 LogicCell40_SEQ_MODE_1000    540              3375  996620  RISE      42
I__761/I                                       Odrv4                          0              3375  997812  RISE       1
I__761/O                                       Odrv4                        351              3726  997812  RISE       1
I__770/I                                       Span4Mux_h                     0              3726  997812  RISE       1
I__770/O                                       Span4Mux_h                   302              4027  997812  RISE       1
I__778/I                                       LocalMux                       0              4027  997812  RISE       1
I__778/O                                       LocalMux                     330              4357  997812  RISE       1
I__784/I                                       SRMux                          0              4357  997812  RISE       1
I__784/O                                       SRMux                        463              4820  997812  RISE       1
pulse_counter.internal_count__i14_LC_1_8_6/sr  LogicCell40_SEQ_MODE_1000      0              4820  997812  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i14_LC_1_8_6/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i13_LC_1_8_5/sr
Capture Clock    : pulse_counter.internal_count__i13_LC_1_8_5/clk
Setup Constraint : 1000000p
Path slack       : 997812p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -203
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002632

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1445
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4820
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                 LogicCell40_SEQ_MODE_1000    540              3375  996620  RISE      42
I__761/I                                       Odrv4                          0              3375  997812  RISE       1
I__761/O                                       Odrv4                        351              3726  997812  RISE       1
I__770/I                                       Span4Mux_h                     0              3726  997812  RISE       1
I__770/O                                       Span4Mux_h                   302              4027  997812  RISE       1
I__778/I                                       LocalMux                       0              4027  997812  RISE       1
I__778/O                                       LocalMux                     330              4357  997812  RISE       1
I__784/I                                       SRMux                          0              4357  997812  RISE       1
I__784/O                                       SRMux                        463              4820  997812  RISE       1
pulse_counter.internal_count__i13_LC_1_8_5/sr  LogicCell40_SEQ_MODE_1000      0              4820  997812  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i13_LC_1_8_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i12_LC_1_8_4/sr
Capture Clock    : pulse_counter.internal_count__i12_LC_1_8_4/clk
Setup Constraint : 1000000p
Path slack       : 997812p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -203
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002632

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1445
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4820
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                 LogicCell40_SEQ_MODE_1000    540              3375  996620  RISE      42
I__761/I                                       Odrv4                          0              3375  997812  RISE       1
I__761/O                                       Odrv4                        351              3726  997812  RISE       1
I__770/I                                       Span4Mux_h                     0              3726  997812  RISE       1
I__770/O                                       Span4Mux_h                   302              4027  997812  RISE       1
I__778/I                                       LocalMux                       0              4027  997812  RISE       1
I__778/O                                       LocalMux                     330              4357  997812  RISE       1
I__784/I                                       SRMux                          0              4357  997812  RISE       1
I__784/O                                       SRMux                        463              4820  997812  RISE       1
pulse_counter.internal_count__i12_LC_1_8_4/sr  LogicCell40_SEQ_MODE_1000      0              4820  997812  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i12_LC_1_8_4/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i11_LC_1_8_3/sr
Capture Clock    : pulse_counter.internal_count__i11_LC_1_8_3/clk
Setup Constraint : 1000000p
Path slack       : 997812p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -203
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002632

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1445
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4820
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                 LogicCell40_SEQ_MODE_1000    540              3375  996620  RISE      42
I__761/I                                       Odrv4                          0              3375  997812  RISE       1
I__761/O                                       Odrv4                        351              3726  997812  RISE       1
I__770/I                                       Span4Mux_h                     0              3726  997812  RISE       1
I__770/O                                       Span4Mux_h                   302              4027  997812  RISE       1
I__778/I                                       LocalMux                       0              4027  997812  RISE       1
I__778/O                                       LocalMux                     330              4357  997812  RISE       1
I__784/I                                       SRMux                          0              4357  997812  RISE       1
I__784/O                                       SRMux                        463              4820  997812  RISE       1
pulse_counter.internal_count__i11_LC_1_8_3/sr  LogicCell40_SEQ_MODE_1000      0              4820  997812  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i11_LC_1_8_3/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i10_LC_1_8_2/sr
Capture Clock    : pulse_counter.internal_count__i10_LC_1_8_2/clk
Setup Constraint : 1000000p
Path slack       : 997812p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -203
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002632

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1445
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4820
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                 LogicCell40_SEQ_MODE_1000    540              3375  996620  RISE      42
I__761/I                                       Odrv4                          0              3375  997812  RISE       1
I__761/O                                       Odrv4                        351              3726  997812  RISE       1
I__770/I                                       Span4Mux_h                     0              3726  997812  RISE       1
I__770/O                                       Span4Mux_h                   302              4027  997812  RISE       1
I__778/I                                       LocalMux                       0              4027  997812  RISE       1
I__778/O                                       LocalMux                     330              4357  997812  RISE       1
I__784/I                                       SRMux                          0              4357  997812  RISE       1
I__784/O                                       SRMux                        463              4820  997812  RISE       1
pulse_counter.internal_count__i10_LC_1_8_2/sr  LogicCell40_SEQ_MODE_1000      0              4820  997812  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i10_LC_1_8_2/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i9_LC_1_8_1/sr
Capture Clock    : pulse_counter.internal_count__i9_LC_1_8_1/clk
Setup Constraint : 1000000p
Path slack       : 997812p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -203
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002632

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1445
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4820
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375  996620  RISE      42
I__761/I                                      Odrv4                          0              3375  997812  RISE       1
I__761/O                                      Odrv4                        351              3726  997812  RISE       1
I__770/I                                      Span4Mux_h                     0              3726  997812  RISE       1
I__770/O                                      Span4Mux_h                   302              4027  997812  RISE       1
I__778/I                                      LocalMux                       0              4027  997812  RISE       1
I__778/O                                      LocalMux                     330              4357  997812  RISE       1
I__784/I                                      SRMux                          0              4357  997812  RISE       1
I__784/O                                      SRMux                        463              4820  997812  RISE       1
pulse_counter.internal_count__i9_LC_1_8_1/sr  LogicCell40_SEQ_MODE_1000      0              4820  997812  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i9_LC_1_8_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i8_LC_1_8_0/sr
Capture Clock    : pulse_counter.internal_count__i8_LC_1_8_0/clk
Setup Constraint : 1000000p
Path slack       : 997812p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -203
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002632

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1445
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4820
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375  996620  RISE      42
I__761/I                                      Odrv4                          0              3375  997812  RISE       1
I__761/O                                      Odrv4                        351              3726  997812  RISE       1
I__770/I                                      Span4Mux_h                     0              3726  997812  RISE       1
I__770/O                                      Span4Mux_h                   302              4027  997812  RISE       1
I__778/I                                      LocalMux                       0              4027  997812  RISE       1
I__778/O                                      LocalMux                     330              4357  997812  RISE       1
I__784/I                                      SRMux                          0              4357  997812  RISE       1
I__784/O                                      SRMux                        463              4820  997812  RISE       1
pulse_counter.internal_count__i8_LC_1_8_0/sr  LogicCell40_SEQ_MODE_1000      0              4820  997812  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i8_LC_1_8_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i7_LC_1_7_7/sr
Capture Clock    : pulse_counter.internal_count__i7_LC_1_7_7/clk
Setup Constraint : 1000000p
Path slack       : 997812p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -203
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002632

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1445
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4820
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375  996620  RISE      42
I__762/I                                      Odrv4                          0              3375  997812  RISE       1
I__762/O                                      Odrv4                        351              3726  997812  RISE       1
I__771/I                                      Span4Mux_h                     0              3726  997812  RISE       1
I__771/O                                      Span4Mux_h                   302              4027  997812  RISE       1
I__780/I                                      LocalMux                       0              4027  997812  RISE       1
I__780/O                                      LocalMux                     330              4357  997812  RISE       1
I__786/I                                      SRMux                          0              4357  997812  RISE       1
I__786/O                                      SRMux                        463              4820  997812  RISE       1
pulse_counter.internal_count__i7_LC_1_7_7/sr  LogicCell40_SEQ_MODE_1000      0              4820  997812  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i7_LC_1_7_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i6_LC_1_7_6/sr
Capture Clock    : pulse_counter.internal_count__i6_LC_1_7_6/clk
Setup Constraint : 1000000p
Path slack       : 997812p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -203
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002632

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1445
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4820
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375  996620  RISE      42
I__762/I                                      Odrv4                          0              3375  997812  RISE       1
I__762/O                                      Odrv4                        351              3726  997812  RISE       1
I__771/I                                      Span4Mux_h                     0              3726  997812  RISE       1
I__771/O                                      Span4Mux_h                   302              4027  997812  RISE       1
I__780/I                                      LocalMux                       0              4027  997812  RISE       1
I__780/O                                      LocalMux                     330              4357  997812  RISE       1
I__786/I                                      SRMux                          0              4357  997812  RISE       1
I__786/O                                      SRMux                        463              4820  997812  RISE       1
pulse_counter.internal_count__i6_LC_1_7_6/sr  LogicCell40_SEQ_MODE_1000      0              4820  997812  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i6_LC_1_7_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i5_LC_1_7_5/sr
Capture Clock    : pulse_counter.internal_count__i5_LC_1_7_5/clk
Setup Constraint : 1000000p
Path slack       : 997812p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -203
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002632

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1445
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4820
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375  996620  RISE      42
I__762/I                                      Odrv4                          0              3375  997812  RISE       1
I__762/O                                      Odrv4                        351              3726  997812  RISE       1
I__771/I                                      Span4Mux_h                     0              3726  997812  RISE       1
I__771/O                                      Span4Mux_h                   302              4027  997812  RISE       1
I__780/I                                      LocalMux                       0              4027  997812  RISE       1
I__780/O                                      LocalMux                     330              4357  997812  RISE       1
I__786/I                                      SRMux                          0              4357  997812  RISE       1
I__786/O                                      SRMux                        463              4820  997812  RISE       1
pulse_counter.internal_count__i5_LC_1_7_5/sr  LogicCell40_SEQ_MODE_1000      0              4820  997812  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i5_LC_1_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i4_LC_1_7_4/sr
Capture Clock    : pulse_counter.internal_count__i4_LC_1_7_4/clk
Setup Constraint : 1000000p
Path slack       : 997812p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -203
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002632

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1445
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4820
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375  996620  RISE      42
I__762/I                                      Odrv4                          0              3375  997812  RISE       1
I__762/O                                      Odrv4                        351              3726  997812  RISE       1
I__771/I                                      Span4Mux_h                     0              3726  997812  RISE       1
I__771/O                                      Span4Mux_h                   302              4027  997812  RISE       1
I__780/I                                      LocalMux                       0              4027  997812  RISE       1
I__780/O                                      LocalMux                     330              4357  997812  RISE       1
I__786/I                                      SRMux                          0              4357  997812  RISE       1
I__786/O                                      SRMux                        463              4820  997812  RISE       1
pulse_counter.internal_count__i4_LC_1_7_4/sr  LogicCell40_SEQ_MODE_1000      0              4820  997812  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i4_LC_1_7_4/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i3_LC_1_7_3/sr
Capture Clock    : pulse_counter.internal_count__i3_LC_1_7_3/clk
Setup Constraint : 1000000p
Path slack       : 997812p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -203
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002632

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1445
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4820
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375  996620  RISE      42
I__762/I                                      Odrv4                          0              3375  997812  RISE       1
I__762/O                                      Odrv4                        351              3726  997812  RISE       1
I__771/I                                      Span4Mux_h                     0              3726  997812  RISE       1
I__771/O                                      Span4Mux_h                   302              4027  997812  RISE       1
I__780/I                                      LocalMux                       0              4027  997812  RISE       1
I__780/O                                      LocalMux                     330              4357  997812  RISE       1
I__786/I                                      SRMux                          0              4357  997812  RISE       1
I__786/O                                      SRMux                        463              4820  997812  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/sr  LogicCell40_SEQ_MODE_1000      0              4820  997812  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i2_LC_1_7_2/sr
Capture Clock    : pulse_counter.internal_count__i2_LC_1_7_2/clk
Setup Constraint : 1000000p
Path slack       : 997812p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -203
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002632

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1445
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4820
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375  996620  RISE      42
I__762/I                                      Odrv4                          0              3375  997812  RISE       1
I__762/O                                      Odrv4                        351              3726  997812  RISE       1
I__771/I                                      Span4Mux_h                     0              3726  997812  RISE       1
I__771/O                                      Span4Mux_h                   302              4027  997812  RISE       1
I__780/I                                      LocalMux                       0              4027  997812  RISE       1
I__780/O                                      LocalMux                     330              4357  997812  RISE       1
I__786/I                                      SRMux                          0              4357  997812  RISE       1
I__786/O                                      SRMux                        463              4820  997812  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/sr  LogicCell40_SEQ_MODE_1000      0              4820  997812  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i1_LC_1_7_1/sr
Capture Clock    : pulse_counter.internal_count__i1_LC_1_7_1/clk
Setup Constraint : 1000000p
Path slack       : 997812p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -203
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002632

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1445
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4820
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375  996620  RISE      42
I__762/I                                      Odrv4                          0              3375  997812  RISE       1
I__762/O                                      Odrv4                        351              3726  997812  RISE       1
I__771/I                                      Span4Mux_h                     0              3726  997812  RISE       1
I__771/O                                      Span4Mux_h                   302              4027  997812  RISE       1
I__780/I                                      LocalMux                       0              4027  997812  RISE       1
I__780/O                                      LocalMux                     330              4357  997812  RISE       1
I__786/I                                      SRMux                          0              4357  997812  RISE       1
I__786/O                                      SRMux                        463              4820  997812  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/sr  LogicCell40_SEQ_MODE_1000      0              4820  997812  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i0_LC_1_7_0/sr
Capture Clock    : pulse_counter.internal_count__i0_LC_1_7_0/clk
Setup Constraint : 1000000p
Path slack       : 997812p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -203
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002632

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1445
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4820
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375  996620  RISE      42
I__762/I                                      Odrv4                          0              3375  997812  RISE       1
I__762/O                                      Odrv4                        351              3726  997812  RISE       1
I__771/I                                      Span4Mux_h                     0              3726  997812  RISE       1
I__771/O                                      Span4Mux_h                   302              4027  997812  RISE       1
I__780/I                                      LocalMux                       0              4027  997812  RISE       1
I__780/O                                      LocalMux                     330              4357  997812  RISE       1
I__786/I                                      SRMux                          0              4357  997812  RISE       1
I__786/O                                      SRMux                        463              4820  997812  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/sr  LogicCell40_SEQ_MODE_1000      0              4820  997812  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i0_LC_1_7_0/lcout
Path End         : pulse_counter.internal_count__i3_LC_1_7_3/in3
Capture Clock    : pulse_counter.internal_count__i3_LC_1_7_3/clk
Setup Constraint : 1000000p
Path slack       : 997826p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -274
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002562

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1361
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4736
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i0_LC_1_7_0/lcout     LogicCell40_SEQ_MODE_1000    540              3375  996115  RISE       2
I__216/I                                            LocalMux                       0              3375  996115  RISE       1
I__216/O                                            LocalMux                     330              3705  996115  RISE       1
I__218/I                                            InMux                          0              3705  996115  RISE       1
I__218/O                                            InMux                        259              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/in1       LogicCell40_SEQ_MODE_1000      0              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_1000    259              4224  996115  RISE       2
pulse_counter.internal_count__i1_LC_1_7_1/carryin   LogicCell40_SEQ_MODE_1000      0              4224  996115  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/carryout  LogicCell40_SEQ_MODE_1000    126              4350  996115  RISE       2
pulse_counter.internal_count__i2_LC_1_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              4350  996115  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/carryout  LogicCell40_SEQ_MODE_1000    126              4476  996115  RISE       2
I__182/I                                            InMux                          0              4476  997826  RISE       1
I__182/O                                            InMux                        259              4736  997826  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/in3       LogicCell40_SEQ_MODE_1000      0              4736  997826  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i0_LC_1_7_0/lcout
Path End         : pulse_counter.internal_count__i2_LC_1_7_2/in3
Capture Clock    : pulse_counter.internal_count__i2_LC_1_7_2/clk
Setup Constraint : 1000000p
Path slack       : 997952p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -274
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002562

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1235
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4610
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i0_LC_1_7_0/lcout     LogicCell40_SEQ_MODE_1000    540              3375  996115  RISE       2
I__216/I                                            LocalMux                       0              3375  996115  RISE       1
I__216/O                                            LocalMux                     330              3705  996115  RISE       1
I__218/I                                            InMux                          0              3705  996115  RISE       1
I__218/O                                            InMux                        259              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/in1       LogicCell40_SEQ_MODE_1000      0              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_1000    259              4224  996115  RISE       2
pulse_counter.internal_count__i1_LC_1_7_1/carryin   LogicCell40_SEQ_MODE_1000      0              4224  996115  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/carryout  LogicCell40_SEQ_MODE_1000    126              4350  996115  RISE       2
I__183/I                                            InMux                          0              4350  997952  RISE       1
I__183/O                                            InMux                        259              4610  997952  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/in3       LogicCell40_SEQ_MODE_1000      0              4610  997952  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i0_LC_5_7_0/lcout
Path End         : row_counter.internal_count__i2_LC_5_7_2/in3
Capture Clock    : row_counter.internal_count__i2_LC_5_7_2/clk
Setup Constraint : 1000000p
Path slack       : 997952p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -274
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001017

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                     1234
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3065
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i0_LC_5_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i0_LC_5_7_0/lcout     LogicCell40_SEQ_MODE_1000    540              1831  996115  RISE       2
I__685/I                                          LocalMux                       0              1831  996115  RISE       1
I__685/O                                          LocalMux                     330              2160  996115  RISE       1
I__687/I                                          InMux                          0              2160  996115  RISE       1
I__687/O                                          InMux                        259              2420  996115  RISE       1
row_counter.internal_count__i0_LC_5_7_0/in1       LogicCell40_SEQ_MODE_1000      0              2420  996115  RISE       1
row_counter.internal_count__i0_LC_5_7_0/carryout  LogicCell40_SEQ_MODE_1000    259              2679  996115  RISE       2
row_counter.internal_count__i1_LC_5_7_1/carryin   LogicCell40_SEQ_MODE_1000      0              2679  996115  RISE       1
row_counter.internal_count__i1_LC_5_7_1/carryout  LogicCell40_SEQ_MODE_1000    126              2805  996115  RISE       2
I__505/I                                          InMux                          0              2805  997952  RISE       1
I__505/O                                          InMux                        259              3065  997952  RISE       1
row_counter.internal_count__i2_LC_5_7_2/in3       LogicCell40_SEQ_MODE_1000      0              3065  997952  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i2_LC_5_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i0_LC_1_7_0/lcout
Path End         : pulse_counter.internal_count__i1_LC_1_7_1/in3
Capture Clock    : pulse_counter.internal_count__i1_LC_1_7_1/clk
Setup Constraint : 1000000p
Path slack       : 998079p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -274
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002562

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1108
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4483
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i0_LC_1_7_0/lcout     LogicCell40_SEQ_MODE_1000    540              3375  996115  RISE       2
I__216/I                                            LocalMux                       0              3375  996115  RISE       1
I__216/O                                            LocalMux                     330              3705  996115  RISE       1
I__218/I                                            InMux                          0              3705  996115  RISE       1
I__218/O                                            InMux                        259              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/in1       LogicCell40_SEQ_MODE_1000      0              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_1000    259              4224  996115  RISE       2
I__184/I                                            InMux                          0              4224  998078  RISE       1
I__184/O                                            InMux                        259              4483  998078  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/in3       LogicCell40_SEQ_MODE_1000      0              4483  998078  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i0_LC_5_7_0/lcout
Path End         : row_counter.internal_count__i1_LC_5_7_1/in3
Capture Clock    : row_counter.internal_count__i1_LC_5_7_1/clk
Setup Constraint : 1000000p
Path slack       : 998078p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -274
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001017

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                     1108
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2939
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i0_LC_5_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i0_LC_5_7_0/lcout     LogicCell40_SEQ_MODE_1000    540              1831  996115  RISE       2
I__685/I                                          LocalMux                       0              1831  996115  RISE       1
I__685/O                                          LocalMux                     330              2160  996115  RISE       1
I__687/I                                          InMux                          0              2160  996115  RISE       1
I__687/O                                          InMux                        259              2420  996115  RISE       1
row_counter.internal_count__i0_LC_5_7_0/in1       LogicCell40_SEQ_MODE_1000      0              2420  996115  RISE       1
row_counter.internal_count__i0_LC_5_7_0/carryout  LogicCell40_SEQ_MODE_1000    259              2679  996115  RISE       2
I__506/I                                          InMux                          0              2679  998078  RISE       1
I__506/O                                          InMux                        259              2939  998078  RISE       1
row_counter.internal_count__i1_LC_5_7_1/in3       LogicCell40_SEQ_MODE_1000      0              2939  998078  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i1_LC_5_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i2_LC_5_7_2/lcout
Path End         : row_counter.internal_count__i2_LC_5_7_2/in1
Capture Clock    : row_counter.internal_count__i2_LC_5_7_2/clk
Setup Constraint : 1000000p
Path slack       : 998121p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -400
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1000891

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      939
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2770
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i2_LC_5_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i2_LC_5_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              1831  995750  RISE       2
I__668/I                                       Odrv4                          0              1831  995750  RISE       1
I__668/O                                       Odrv4                        351              2181  995750  RISE       1
I__670/I                                       LocalMux                       0              2181  996016  RISE       1
I__670/O                                       LocalMux                     330              2511  996016  RISE       1
I__672/I                                       InMux                          0              2511  996016  RISE       1
I__672/O                                       InMux                        259              2770  996016  RISE       1
row_counter.internal_count__i2_LC_5_7_2/in1    LogicCell40_SEQ_MODE_1000      0              2770  998120  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i2_LC_5_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i3_LC_7_6_0/lcout
Path End         : row_sr.shifted_data_i4_LC_7_7_7/in2
Capture Clock    : row_sr.shifted_data_i4_LC_7_7_7/clk
Setup Constraint : 1000000p
Path slack       : 998148p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -372
-------------------------------------------   ------- 
End-of-path required time (ps)                1002463

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             940
------------------------------------------   ---- 
End-of-path arrival time (ps)                4315
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1054/I                                     ClkMux                         0              2527  RISE       1
I__1054/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i3_LC_7_6_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i3_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998148  RISE       3
I__971/I                               Odrv4                          0              3375  998148  RISE       1
I__971/O                               Odrv4                        351              3726  998148  RISE       1
I__974/I                               LocalMux                       0              3726  998148  RISE       1
I__974/O                               LocalMux                     330              4056  998148  RISE       1
I__976/I                               InMux                          0              4056  998148  RISE       1
I__976/O                               InMux                        259              4315  998148  RISE       1
I__977/I                               CascadeMux                     0              4315  998148  RISE       1
I__977/O                               CascadeMux                     0              4315  998148  RISE       1
row_sr.shifted_data_i4_LC_7_7_7/in2    LogicCell40_SEQ_MODE_1000      0              4315  998148  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i4_LC_7_7_7/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i4_LC_5_11_7/lcout
Path End         : divider_sr.shifted_data_i5_LC_3_11_6/in2
Capture Clock    : divider_sr.shifted_data_i5_LC_3_11_6/clk
Setup Constraint : 1000000p
Path slack       : 998148p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -372
-------------------------------------------   ------- 
End-of-path required time (ps)                1002463

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             940
------------------------------------------   ---- 
End-of-path arrival time (ps)                4315
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1047/I                                     ClkMux                         0              2527  RISE       1
I__1047/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i4_LC_5_11_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i4_LC_5_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998148  RISE       3
I__520/I                                    Odrv4                          0              3375  998148  RISE       1
I__520/O                                    Odrv4                        351              3726  998148  RISE       1
I__523/I                                    LocalMux                       0              3726  998148  RISE       1
I__523/O                                    LocalMux                     330              4056  998148  RISE       1
I__526/I                                    InMux                          0              4056  998148  RISE       1
I__526/O                                    InMux                        259              4315  998148  RISE       1
I__528/I                                    CascadeMux                     0              4315  998148  RISE       1
I__528/O                                    CascadeMux                     0              4315  998148  RISE       1
divider_sr.shifted_data_i5_LC_3_11_6/in2    LogicCell40_SEQ_MODE_1000      0              4315  998148  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i5_LC_3_11_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i2_LC_5_10_6/lcout
Path End         : divider_sr.shifted_data_i2_LC_5_10_6/in2
Capture Clock    : divider_sr.shifted_data_i2_LC_5_10_6/clk
Setup Constraint : 1000000p
Path slack       : 998148p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -372
-------------------------------------------   ------- 
End-of-path required time (ps)                1002463

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             940
------------------------------------------   ---- 
End-of-path arrival time (ps)                4315
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i2_LC_5_10_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i2_LC_5_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998148  RISE       3
I__590/I                                    Odrv4                          0              3375  998148  RISE       1
I__590/O                                    Odrv4                        351              3726  998148  RISE       1
I__593/I                                    LocalMux                       0              3726  998148  RISE       1
I__593/O                                    LocalMux                     330              4056  998148  RISE       1
I__596/I                                    InMux                          0              4056  998148  RISE       1
I__596/O                                    InMux                        259              4315  998148  RISE       1
I__598/I                                    CascadeMux                     0              4315  998148  RISE       1
I__598/O                                    CascadeMux                     0              4315  998148  RISE       1
divider_sr.shifted_data_i2_LC_5_10_6/in2    LogicCell40_SEQ_MODE_1000      0              4315  998148  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i2_LC_5_10_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i8_LC_7_9_0/lcout
Path End         : row_sr.shifted_data_i9_LC_7_9_7/in0
Capture Clock    : row_sr.shifted_data_i9_LC_7_9_7/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -470
-------------------------------------------   ------- 
End-of-path required time (ps)                1002365

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1049/I                                     ClkMux                         0              2527  RISE       1
I__1049/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i8_LC_7_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i8_LC_7_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998401  RISE       3
I__1160/I                              LocalMux                       0              3375  998401  RISE       1
I__1160/O                              LocalMux                     330              3705  998401  RISE       1
I__1163/I                              InMux                          0              3705  998401  RISE       1
I__1163/O                              InMux                        259              3964  998401  RISE       1
row_sr.shifted_data_i9_LC_7_9_7/in0    LogicCell40_SEQ_MODE_1000      0              3964  998401  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1049/I                                     ClkMux                         0              2527  RISE       1
I__1049/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i9_LC_7_9_7/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i4_LC_7_7_7/lcout
Path End         : row_sr.shifted_data_i5_LC_7_7_0/in0
Capture Clock    : row_sr.shifted_data_i5_LC_7_7_0/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -470
-------------------------------------------   ------- 
End-of-path required time (ps)                1002365

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i4_LC_7_7_7/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i4_LC_7_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998401  RISE       3
I__947/I                               LocalMux                       0              3375  998401  RISE       1
I__947/O                               LocalMux                     330              3705  998401  RISE       1
I__949/I                               InMux                          0              3705  998401  RISE       1
I__949/O                               InMux                        259              3964  998401  RISE       1
row_sr.shifted_data_i5_LC_7_7_0/in0    LogicCell40_SEQ_MODE_1000      0              3964  998401  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i5_LC_7_7_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i5_LC_7_7_0/lcout
Path End         : row_sr.shifted_data_i6_LC_7_7_5/in0
Capture Clock    : row_sr.shifted_data_i6_LC_7_7_5/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -470
-------------------------------------------   ------- 
End-of-path required time (ps)                1002365

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i5_LC_7_7_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i5_LC_7_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998401  RISE       3
I__1036/I                              LocalMux                       0              3375  998401  RISE       1
I__1036/O                              LocalMux                     330              3705  998401  RISE       1
I__1039/I                              InMux                          0              3705  998401  RISE       1
I__1039/O                              InMux                        259              3964  998401  RISE       1
row_sr.shifted_data_i6_LC_7_7_5/in0    LogicCell40_SEQ_MODE_1000      0              3964  998401  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i6_LC_7_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i14_LC_6_10_6/lcout
Path End         : row_sr.shifted_data_i15_LC_6_10_5/in0
Capture Clock    : row_sr.shifted_data_i15_LC_6_10_5/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -470
-------------------------------------------   ------- 
End-of-path required time (ps)                1002365

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i14_LC_6_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i14_LC_6_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998401  RISE       3
I__894/I                                 LocalMux                       0              3375  998401  RISE       1
I__894/O                                 LocalMux                     330              3705  998401  RISE       1
I__896/I                                 InMux                          0              3705  998401  RISE       1
I__896/O                                 InMux                        259              3964  998401  RISE       1
row_sr.shifted_data_i15_LC_6_10_5/in0    LogicCell40_SEQ_MODE_1000      0              3964  998401  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i15_LC_6_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i0_LC_5_10_3/lcout
Path End         : divider_sr.shifted_data_i1_LC_5_10_2/in0
Capture Clock    : divider_sr.shifted_data_i1_LC_5_10_2/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -470
-------------------------------------------   ------- 
End-of-path required time (ps)                1002365

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i0_LC_5_10_3/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i0_LC_5_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998401  RISE       3
I__607/I                                    LocalMux                       0              3375  998401  RISE       1
I__607/O                                    LocalMux                     330              3705  998401  RISE       1
I__610/I                                    InMux                          0              3705  998401  RISE       1
I__610/O                                    InMux                        259              3964  998401  RISE       1
divider_sr.shifted_data_i1_LC_5_10_2/in0    LogicCell40_SEQ_MODE_1000      0              3964  998401  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i1_LC_5_10_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i7_LC_3_11_7/lcout
Path End         : divider_sr.shifted_data_i8_LC_3_11_0/in0
Capture Clock    : divider_sr.shifted_data_i8_LC_3_11_0/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -470
-------------------------------------------   ------- 
End-of-path required time (ps)                1002365

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i7_LC_3_11_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i7_LC_3_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998401  RISE       3
I__451/I                                    LocalMux                       0              3375  998401  RISE       1
I__451/O                                    LocalMux                     330              3705  998401  RISE       1
I__454/I                                    InMux                          0              3705  998401  RISE       1
I__454/O                                    InMux                        259              3964  998401  RISE       1
divider_sr.shifted_data_i8_LC_3_11_0/in0    LogicCell40_SEQ_MODE_1000      0              3964  998401  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i8_LC_3_11_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i5_LC_3_11_6/lcout
Path End         : divider_sr.shifted_data_i6_LC_3_11_1/in0
Capture Clock    : divider_sr.shifted_data_i6_LC_3_11_1/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -470
-------------------------------------------   ------- 
End-of-path required time (ps)                1002365

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i5_LC_3_11_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i5_LC_3_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998401  RISE       3
I__463/I                                    LocalMux                       0              3375  998401  RISE       1
I__463/O                                    LocalMux                     330              3705  998401  RISE       1
I__465/I                                    InMux                          0              3705  998401  RISE       1
I__465/O                                    InMux                        259              3964  998401  RISE       1
divider_sr.shifted_data_i6_LC_3_11_1/in0    LogicCell40_SEQ_MODE_1000      0              3964  998401  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i6_LC_3_11_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i9_LC_3_11_2/lcout
Path End         : divider_sr.shifted_data_i10_LC_3_11_5/in0
Capture Clock    : divider_sr.shifted_data_i10_LC_3_11_5/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -470
-------------------------------------------   ------- 
End-of-path required time (ps)                1002365

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i9_LC_3_11_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i9_LC_3_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998401  RISE       3
I__474/I                                    LocalMux                       0              3375  998401  RISE       1
I__474/O                                    LocalMux                     330              3705  998401  RISE       1
I__477/I                                    InMux                          0              3705  998401  RISE       1
I__477/O                                    InMux                        259              3964  998401  RISE       1
divider_sr.shifted_data_i10_LC_3_11_5/in0   LogicCell40_SEQ_MODE_1000      0              3964  998401  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i10_LC_3_11_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i12_LC_3_10_5/lcout
Path End         : divider_sr.shifted_data_i13_LC_3_10_6/in0
Capture Clock    : divider_sr.shifted_data_i13_LC_3_10_6/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -470
-------------------------------------------   ------- 
End-of-path required time (ps)                1002365

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i12_LC_3_10_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i12_LC_3_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998401  RISE       3
I__491/I                                     LocalMux                       0              3375  998401  RISE       1
I__491/O                                     LocalMux                     330              3705  998401  RISE       1
I__494/I                                     InMux                          0              3705  998401  RISE       1
I__494/O                                     InMux                        259              3964  998401  RISE       1
divider_sr.shifted_data_i13_LC_3_10_6/in0    LogicCell40_SEQ_MODE_1000      0              3964  998401  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i13_LC_3_10_6/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i11_LC_3_10_0/lcout
Path End         : divider_sr.shifted_data_i12_LC_3_10_5/in0
Capture Clock    : divider_sr.shifted_data_i12_LC_3_10_5/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -470
-------------------------------------------   ------- 
End-of-path required time (ps)                1002365

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i11_LC_3_10_0/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i11_LC_3_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998401  RISE       3
I__404/I                                     LocalMux                       0              3375  998401  RISE       1
I__404/O                                     LocalMux                     330              3705  998401  RISE       1
I__407/I                                     InMux                          0              3705  998401  RISE       1
I__407/O                                     InMux                        259              3964  998401  RISE       1
divider_sr.shifted_data_i12_LC_3_10_5/in0    LogicCell40_SEQ_MODE_1000      0              3964  998401  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i12_LC_3_10_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : output_state_20_LC_1_9_2/lcout
Path End         : output_state_20_LC_1_9_2/in0
Capture Clock    : output_state_20_LC_1_9_2/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -470
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002365

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3964
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__355/I                                           ClkMux                         0              2527  RISE       1
I__355/O                                           ClkMux                       309              2835  RISE       1
output_state_20_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
output_state_20_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998401  RISE       2
I__226/I                        LocalMux                       0              3375  998401  RISE       1
I__226/O                        LocalMux                     330              3705  998401  RISE       1
I__228/I                        InMux                          0              3705  998401  RISE       1
I__228/O                        InMux                        259              3964  998401  RISE       1
output_state_20_LC_1_9_2/in0    LogicCell40_SEQ_MODE_1000      0              3964  998401  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__355/I                                           ClkMux                         0              2527  RISE       1
I__355/O                                           ClkMux                       309              2835  RISE       1
output_state_20_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count_reached_18_LC_2_9_4/lcout
Path End         : pulse_counter.internal_count_reached_18_LC_2_9_4/in0
Capture Clock    : pulse_counter.internal_count_reached_18_LC_2_9_4/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -470
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002365

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3964
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count_reached_18_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996535  RISE       4
I__360/I                                                LocalMux                       0              3375  998401  RISE       1
I__360/O                                                LocalMux                     330              3705  998401  RISE       1
I__364/I                                                InMux                          0              3705  998401  RISE       1
I__364/O                                                InMux                        259              3964  998401  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/in0    LogicCell40_SEQ_MODE_1000      0              3964  998401  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count_reached_18_LC_6_9_7/in0
Capture Clock    : row_counter.internal_count_reached_18_LC_6_9_7/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1641
- Setup Time                                              -470
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1001171

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2770
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181  996697  RISE       3
I__751/I                                              LocalMux                       0              2181  998401  RISE       1
I__751/O                                              LocalMux                     330              2511  998401  RISE       1
I__754/I                                              InMux                          0              2511  998401  RISE       1
I__754/O                                              InMux                        259              2770  998401  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/in0    LogicCell40_SEQ_MODE_1000      0              2770  998401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : reset_signal_19_LC_2_9_7/in0
Capture Clock    : reset_signal_19_LC_2_9_7/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -470
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002365

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3964
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996620  RISE      42
I__760/I                        LocalMux                       0              3375  998401  RISE       1
I__760/O                        LocalMux                     330              3705  998401  RISE       1
I__769/I                        InMux                          0              3705  998401  RISE       1
I__769/O                        InMux                        259              3964  998401  RISE       1
reset_signal_19_LC_2_9_7/in0    LogicCell40_SEQ_MODE_1000      0              3964  998401  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i15_LC_5_8_7/lcout
Path End         : row_counter.internal_count__i15_LC_5_8_7/in1
Capture Clock    : row_counter.internal_count__i15_LC_5_8_7/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -400
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1000891

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2420
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i15_LC_5_8_7/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i15_LC_5_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              1831  997482  RISE       2
I__695/I                                        LocalMux                       0              1831  998471  RISE       1
I__695/O                                        LocalMux                     330              2160  998471  RISE       1
I__697/I                                        InMux                          0              2160  998471  RISE       1
I__697/O                                        InMux                        259              2420  998471  RISE       1
row_counter.internal_count__i15_LC_5_8_7/in1    LogicCell40_SEQ_MODE_1000      0              2420  998471  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i15_LC_5_8_7/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i14_LC_5_8_6/lcout
Path End         : row_counter.internal_count__i14_LC_5_8_6/in1
Capture Clock    : row_counter.internal_count__i14_LC_5_8_6/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -400
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1000891

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2420
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i14_LC_5_8_6/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i14_LC_5_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              1831  996556  RISE       2
I__700/I                                        LocalMux                       0              1831  998078  RISE       1
I__700/O                                        LocalMux                     330              2160  998078  RISE       1
I__702/I                                        InMux                          0              2160  998078  RISE       1
I__702/O                                        InMux                        259              2420  998078  RISE       1
row_counter.internal_count__i14_LC_5_8_6/in1    LogicCell40_SEQ_MODE_1000      0              2420  998471  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i14_LC_5_8_6/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i13_LC_5_8_5/lcout
Path End         : row_counter.internal_count__i13_LC_5_8_5/in1
Capture Clock    : row_counter.internal_count__i13_LC_5_8_5/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -400
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1000891

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2420
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i13_LC_5_8_5/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i13_LC_5_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              1831  996669  RISE       2
I__705/I                                        LocalMux                       0              1831  997952  RISE       1
I__705/O                                        LocalMux                     330              2160  997952  RISE       1
I__707/I                                        InMux                          0              2160  997952  RISE       1
I__707/O                                        InMux                        259              2420  997952  RISE       1
row_counter.internal_count__i13_LC_5_8_5/in1    LogicCell40_SEQ_MODE_1000      0              2420  998471  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i13_LC_5_8_5/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i12_LC_5_8_4/lcout
Path End         : row_counter.internal_count__i12_LC_5_8_4/in1
Capture Clock    : row_counter.internal_count__i12_LC_5_8_4/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -400
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1000891

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2420
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i12_LC_5_8_4/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i12_LC_5_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              1831  996507  RISE       2
I__710/I                                        LocalMux                       0              1831  997826  RISE       1
I__710/O                                        LocalMux                     330              2160  997826  RISE       1
I__712/I                                        InMux                          0              2160  997826  RISE       1
I__712/O                                        InMux                        259              2420  997826  RISE       1
row_counter.internal_count__i12_LC_5_8_4/in1    LogicCell40_SEQ_MODE_1000      0              2420  998471  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i12_LC_5_8_4/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i11_LC_5_8_3/lcout
Path End         : row_counter.internal_count__i11_LC_5_8_3/in1
Capture Clock    : row_counter.internal_count__i11_LC_5_8_3/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -400
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1000891

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2420
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i11_LC_5_8_3/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i11_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              1831  997096  RISE       2
I__715/I                                        LocalMux                       0              1831  997700  RISE       1
I__715/O                                        LocalMux                     330              2160  997700  RISE       1
I__717/I                                        InMux                          0              2160  997700  RISE       1
I__717/O                                        InMux                        259              2420  997700  RISE       1
row_counter.internal_count__i11_LC_5_8_3/in1    LogicCell40_SEQ_MODE_1000      0              2420  998471  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i11_LC_5_8_3/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i10_LC_5_8_2/lcout
Path End         : row_counter.internal_count__i10_LC_5_8_2/in1
Capture Clock    : row_counter.internal_count__i10_LC_5_8_2/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -400
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1000891

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2420
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i10_LC_5_8_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i10_LC_5_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              1831  996921  RISE       2
I__720/I                                        LocalMux                       0              1831  997573  RISE       1
I__720/O                                        LocalMux                     330              2160  997573  RISE       1
I__722/I                                        InMux                          0              2160  997573  RISE       1
I__722/O                                        InMux                        259              2420  997573  RISE       1
row_counter.internal_count__i10_LC_5_8_2/in1    LogicCell40_SEQ_MODE_1000      0              2420  998471  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i10_LC_5_8_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i9_LC_5_8_1/lcout
Path End         : row_counter.internal_count__i9_LC_5_8_1/in1
Capture Clock    : row_counter.internal_count__i9_LC_5_8_1/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -400
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1000891

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2420
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                     Odrv4                          0                 0  RISE       1
I__736/O                                     Odrv4                        351               351  RISE       1
I__740/I                                     Span4Mux_h                     0               351  RISE       1
I__740/O                                     Span4Mux_h                   302               652  RISE       1
I__744/I                                     LocalMux                       0               652  RISE       1
I__744/O                                     LocalMux                     330               982  RISE       1
I__747/I                                     ClkMux                         0               982  RISE       1
I__747/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i9_LC_5_8_1/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i9_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              1831  996248  RISE       2
I__725/I                                       LocalMux                       0              1831  997447  RISE       1
I__725/O                                       LocalMux                     330              2160  997447  RISE       1
I__727/I                                       InMux                          0              2160  997447  RISE       1
I__727/O                                       InMux                        259              2420  997447  RISE       1
row_counter.internal_count__i9_LC_5_8_1/in1    LogicCell40_SEQ_MODE_1000      0              2420  998471  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                     Odrv4                          0                 0  RISE       1
I__736/O                                     Odrv4                        351               351  RISE       1
I__740/I                                     Span4Mux_h                     0               351  RISE       1
I__740/O                                     Span4Mux_h                   302               652  RISE       1
I__744/I                                     LocalMux                       0               652  RISE       1
I__744/O                                     LocalMux                     330               982  RISE       1
I__747/I                                     ClkMux                         0               982  RISE       1
I__747/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i9_LC_5_8_1/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i8_LC_5_8_0/lcout
Path End         : row_counter.internal_count__i8_LC_5_8_0/in1
Capture Clock    : row_counter.internal_count__i8_LC_5_8_0/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -400
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1000891

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2420
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                     Odrv4                          0                 0  RISE       1
I__736/O                                     Odrv4                        351               351  RISE       1
I__740/I                                     Span4Mux_h                     0               351  RISE       1
I__740/O                                     Span4Mux_h                   302               652  RISE       1
I__744/I                                     LocalMux                       0               652  RISE       1
I__744/O                                     LocalMux                     330               982  RISE       1
I__747/I                                     ClkMux                         0               982  RISE       1
I__747/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i8_LC_5_8_0/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i8_LC_5_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              1831  997124  RISE       2
I__731/I                                       LocalMux                       0              1831  997321  RISE       1
I__731/O                                       LocalMux                     330              2160  997321  RISE       1
I__733/I                                       InMux                          0              2160  997321  RISE       1
I__733/O                                       InMux                        259              2420  997321  RISE       1
row_counter.internal_count__i8_LC_5_8_0/in1    LogicCell40_SEQ_MODE_1000      0              2420  998471  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                     Odrv4                          0                 0  RISE       1
I__736/O                                     Odrv4                        351               351  RISE       1
I__740/I                                     Span4Mux_h                     0               351  RISE       1
I__740/O                                     Span4Mux_h                   302               652  RISE       1
I__744/I                                     LocalMux                       0               652  RISE       1
I__744/O                                     LocalMux                     330               982  RISE       1
I__747/I                                     ClkMux                         0               982  RISE       1
I__747/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i8_LC_5_8_0/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i7_LC_5_7_7/lcout
Path End         : row_counter.internal_count__i7_LC_5_7_7/in1
Capture Clock    : row_counter.internal_count__i7_LC_5_7_7/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -400
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1000891

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2420
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i7_LC_5_7_7/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i7_LC_5_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              1831  996016  RISE       2
I__640/I                                       LocalMux                       0              1831  996998  RISE       1
I__640/O                                       LocalMux                     330              2160  996998  RISE       1
I__642/I                                       InMux                          0              2160  996998  RISE       1
I__642/O                                       InMux                        259              2420  996998  RISE       1
row_counter.internal_count__i7_LC_5_7_7/in1    LogicCell40_SEQ_MODE_1000      0              2420  998471  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i7_LC_5_7_7/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i6_LC_5_7_6/lcout
Path End         : row_counter.internal_count__i6_LC_5_7_6/in1
Capture Clock    : row_counter.internal_count__i6_LC_5_7_6/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -400
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1000891

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2420
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i6_LC_5_7_6/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i6_LC_5_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              1831  996563  RISE       2
I__645/I                                       LocalMux                       0              1831  996872  RISE       1
I__645/O                                       LocalMux                     330              2160  996872  RISE       1
I__647/I                                       InMux                          0              2160  996872  RISE       1
I__647/O                                       InMux                        259              2420  996872  RISE       1
row_counter.internal_count__i6_LC_5_7_6/in1    LogicCell40_SEQ_MODE_1000      0              2420  998471  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i6_LC_5_7_6/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i5_LC_5_7_5/lcout
Path End         : row_counter.internal_count__i5_LC_5_7_5/in1
Capture Clock    : row_counter.internal_count__i5_LC_5_7_5/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -400
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1000891

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2420
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i5_LC_5_7_5/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i5_LC_5_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              1831  996746  RISE       2
I__649/I                                       LocalMux                       0              1831  996746  RISE       1
I__649/O                                       LocalMux                     330              2160  996746  RISE       1
I__651/I                                       InMux                          0              2160  996746  RISE       1
I__651/O                                       InMux                        259              2420  996746  RISE       1
row_counter.internal_count__i5_LC_5_7_5/in1    LogicCell40_SEQ_MODE_1000      0              2420  998471  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i5_LC_5_7_5/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i4_LC_5_7_4/lcout
Path End         : row_counter.internal_count__i4_LC_5_7_4/in1
Capture Clock    : row_counter.internal_count__i4_LC_5_7_4/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -400
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1000891

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2420
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i4_LC_5_7_4/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i4_LC_5_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              1831  996535  RISE       2
I__658/I                                       LocalMux                       0              1831  996620  RISE       1
I__658/O                                       LocalMux                     330              2160  996620  RISE       1
I__660/I                                       InMux                          0              2160  996620  RISE       1
I__660/O                                       InMux                        259              2420  996620  RISE       1
row_counter.internal_count__i4_LC_5_7_4/in1    LogicCell40_SEQ_MODE_1000      0              2420  998471  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i4_LC_5_7_4/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i1_LC_5_7_1/lcout
Path End         : row_counter.internal_count__i1_LC_5_7_1/in1
Capture Clock    : row_counter.internal_count__i1_LC_5_7_1/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -400
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1000891

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2420
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i1_LC_5_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i1_LC_5_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              1831  996241  RISE       2
I__677/I                                       LocalMux                       0              1831  996241  RISE       1
I__677/O                                       LocalMux                     330              2160  996241  RISE       1
I__679/I                                       InMux                          0              2160  996241  RISE       1
I__679/O                                       InMux                        259              2420  996241  RISE       1
row_counter.internal_count__i1_LC_5_7_1/in1    LogicCell40_SEQ_MODE_1000      0              2420  998471  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i1_LC_5_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i0_LC_5_7_0/lcout
Path End         : row_counter.internal_count__i0_LC_5_7_0/in1
Capture Clock    : row_counter.internal_count__i0_LC_5_7_0/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -400
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1000891

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2420
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i0_LC_5_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i0_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              1831  996115  RISE       2
I__685/I                                       LocalMux                       0              1831  996115  RISE       1
I__685/O                                       LocalMux                     330              2160  996115  RISE       1
I__687/I                                       InMux                          0              2160  996115  RISE       1
I__687/O                                       InMux                        259              2420  996115  RISE       1
row_counter.internal_count__i0_LC_5_7_0/in1    LogicCell40_SEQ_MODE_1000      0              2420  998471  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i0_LC_5_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i0_LC_1_7_0/lcout
Path End         : pulse_counter.internal_count__i0_LC_1_7_0/in1
Capture Clock    : pulse_counter.internal_count__i0_LC_1_7_0/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -400
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002435

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3964
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996115  RISE       2
I__216/I                                         LocalMux                       0              3375  996115  RISE       1
I__216/O                                         LocalMux                     330              3705  996115  RISE       1
I__218/I                                         InMux                          0              3705  996115  RISE       1
I__218/O                                         InMux                        259              3964  996115  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count_reached_18_LC_2_9_4/lcout
Path End         : output_state_20_LC_1_9_2/in1
Capture Clock    : output_state_20_LC_1_9_2/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -400
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002435

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3964
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count_reached_18_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996535  RISE       4
I__359/I                                                LocalMux                       0              3375  996535  RISE       1
I__359/O                                                LocalMux                     330              3705  996535  RISE       1
I__362/I                                                InMux                          0              3705  998471  RISE       1
I__362/O                                                InMux                        259              3964  998471  RISE       1
output_state_20_LC_1_9_2/in1                            LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__355/I                                           ClkMux                         0              2527  RISE       1
I__355/O                                           ClkMux                       309              2835  RISE       1
output_state_20_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count_reached_18_LC_2_9_4/lcout
Path End         : reset_signal_19_LC_2_9_7/in1
Capture Clock    : reset_signal_19_LC_2_9_7/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -400
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002435

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3964
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count_reached_18_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996535  RISE       4
I__360/I                                                LocalMux                       0              3375  998401  RISE       1
I__360/O                                                LocalMux                     330              3705  998401  RISE       1
I__363/I                                                InMux                          0              3705  998471  RISE       1
I__363/O                                                InMux                        259              3964  998471  RISE       1
reset_signal_19_LC_2_9_7/in1                            LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i11_LC_3_10_0/lcout
Path End         : divider_sr.shifted_data_i11_LC_3_10_0/in1
Capture Clock    : divider_sr.shifted_data_i11_LC_3_10_0/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -400
-------------------------------------------   ------- 
End-of-path required time (ps)                1002435

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i11_LC_3_10_0/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i11_LC_3_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998401  RISE       3
I__404/I                                     LocalMux                       0              3375  998401  RISE       1
I__404/O                                     LocalMux                     330              3705  998401  RISE       1
I__406/I                                     InMux                          0              3705  998471  RISE       1
I__406/O                                     InMux                        259              3964  998471  RISE       1
divider_sr.shifted_data_i11_LC_3_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i11_LC_3_10_0/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i3_LC_5_7_3/lcout
Path End         : row_counter.internal_count__i3_LC_5_7_3/in1
Capture Clock    : row_counter.internal_count__i3_LC_5_7_3/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|divided_pulse_c:R#2)   1000000
+ Capture Clock Source Latency                               0
+ Capture Clock Path Delay                                1290
- Setup Time                                              -400
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1000891

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      589
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2420
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i3_LC_5_7_3/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i3_LC_5_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              1831  996079  RISE       2
I__662/I                                       LocalMux                       0              1831  996493  RISE       1
I__662/O                                       LocalMux                     330              2160  996493  RISE       1
I__664/I                                       InMux                          0              2160  996493  RISE       1
I__664/O                                       InMux                        259              2420  996493  RISE       1
row_counter.internal_count__i3_LC_5_7_3/in1    LogicCell40_SEQ_MODE_1000      0              2420  998471  RISE       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i3_LC_5_7_3/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i14_LC_6_10_6/lcout
Path End         : row_sr.shifted_data_i14_LC_6_10_6/in1
Capture Clock    : row_sr.shifted_data_i14_LC_6_10_6/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -400
-------------------------------------------   ------- 
End-of-path required time (ps)                1002435

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i14_LC_6_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i14_LC_6_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998401  RISE       3
I__894/I                                 LocalMux                       0              3375  998401  RISE       1
I__894/O                                 LocalMux                     330              3705  998401  RISE       1
I__895/I                                 InMux                          0              3705  998471  RISE       1
I__895/O                                 InMux                        259              3964  998471  RISE       1
row_sr.shifted_data_i14_LC_6_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i14_LC_6_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i8_LC_7_9_0/lcout
Path End         : row_sr.shifted_data_i8_LC_7_9_0/in1
Capture Clock    : row_sr.shifted_data_i8_LC_7_9_0/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -400
-------------------------------------------   ------- 
End-of-path required time (ps)                1002435

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1049/I                                     ClkMux                         0              2527  RISE       1
I__1049/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i8_LC_7_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i8_LC_7_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998401  RISE       3
I__1160/I                              LocalMux                       0              3375  998401  RISE       1
I__1160/O                              LocalMux                     330              3705  998401  RISE       1
I__1162/I                              InMux                          0              3705  998471  RISE       1
I__1162/O                              InMux                        259              3964  998471  RISE       1
row_sr.shifted_data_i8_LC_7_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1049/I                                     ClkMux                         0              2527  RISE       1
I__1049/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i8_LC_7_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i10_LC_7_10_6/lcout
Path End         : row_sr.shifted_data_i10_LC_7_10_6/in1
Capture Clock    : row_sr.shifted_data_i10_LC_7_10_6/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -400
-------------------------------------------   ------- 
End-of-path required time (ps)                1002435

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i10_LC_7_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i10_LC_7_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998471  RISE       3
I__1055/I                                LocalMux                       0              3375  998471  RISE       1
I__1055/O                                LocalMux                     330              3705  998471  RISE       1
I__1057/I                                InMux                          0              3705  998471  RISE       1
I__1057/O                                InMux                        259              3964  998471  RISE       1
row_sr.shifted_data_i10_LC_7_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i10_LC_7_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i12_LC_7_10_5/lcout
Path End         : row_sr.shifted_data_i12_LC_7_10_5/in1
Capture Clock    : row_sr.shifted_data_i12_LC_7_10_5/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -400
-------------------------------------------   ------- 
End-of-path required time (ps)                1002435

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i12_LC_7_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i12_LC_7_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998471  RISE       3
I__1141/I                                LocalMux                       0              3375  998471  RISE       1
I__1141/O                                LocalMux                     330              3705  998471  RISE       1
I__1142/I                                InMux                          0              3705  998471  RISE       1
I__1142/O                                InMux                        259              3964  998471  RISE       1
row_sr.shifted_data_i12_LC_7_10_5/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i12_LC_7_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i12_LC_7_10_5/lcout
Path End         : row_sr.shifted_data_i13_LC_7_10_3/in1
Capture Clock    : row_sr.shifted_data_i13_LC_7_10_3/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -400
-------------------------------------------   ------- 
End-of-path required time (ps)                1002435

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i12_LC_7_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i12_LC_7_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998471  RISE       3
I__1141/I                                LocalMux                       0              3375  998471  RISE       1
I__1141/O                                LocalMux                     330              3705  998471  RISE       1
I__1143/I                                InMux                          0              3705  998471  RISE       1
I__1143/O                                InMux                        259              3964  998471  RISE       1
row_sr.shifted_data_i13_LC_7_10_3/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i13_LC_7_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i7_LC_7_8_5/lcout
Path End         : row_sr.shifted_data_i7_LC_7_8_5/in1
Capture Clock    : row_sr.shifted_data_i7_LC_7_8_5/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -400
-------------------------------------------   ------- 
End-of-path required time (ps)                1002435

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1050/I                                     ClkMux                         0              2527  RISE       1
I__1050/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i7_LC_7_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i7_LC_7_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998471  RISE       3
I__914/I                               LocalMux                       0              3375  998471  RISE       1
I__914/O                               LocalMux                     330              3705  998471  RISE       1
I__917/I                               InMux                          0              3705  998471  RISE       1
I__917/O                               InMux                        259              3964  998471  RISE       1
row_sr.shifted_data_i7_LC_7_8_5/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1050/I                                     ClkMux                         0              2527  RISE       1
I__1050/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i7_LC_7_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i11_LC_6_10_2/lcout
Path End         : row_sr.shifted_data_i11_LC_6_10_2/in1
Capture Clock    : row_sr.shifted_data_i11_LC_6_10_2/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -400
-------------------------------------------   ------- 
End-of-path required time (ps)                1002435

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i11_LC_6_10_2/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i11_LC_6_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998471  RISE       3
I__1145/I                                LocalMux                       0              3375  998471  RISE       1
I__1145/O                                LocalMux                     330              3705  998471  RISE       1
I__1147/I                                InMux                          0              3705  998471  RISE       1
I__1147/O                                InMux                        259              3964  998471  RISE       1
row_sr.shifted_data_i11_LC_6_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i11_LC_6_10_2/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i2_LC_6_6_4/lcout
Path End         : row_sr.shifted_data_i2_LC_6_6_4/in1
Capture Clock    : row_sr.shifted_data_i2_LC_6_6_4/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -400
-------------------------------------------   ------- 
End-of-path required time (ps)                1002435

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1052/I                                     ClkMux                         0              2527  RISE       1
I__1052/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i2_LC_6_6_4/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i2_LC_6_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998471  RISE       3
I__960/I                               LocalMux                       0              3375  998471  RISE       1
I__960/O                               LocalMux                     330              3705  998471  RISE       1
I__963/I                               InMux                          0              3705  998471  RISE       1
I__963/O                               InMux                        259              3964  998471  RISE       1
row_sr.shifted_data_i2_LC_6_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1052/I                                     ClkMux                         0              2527  RISE       1
I__1052/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i2_LC_6_6_4/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i1_LC_6_6_2/lcout
Path End         : row_sr.shifted_data_i1_LC_6_6_2/in1
Capture Clock    : row_sr.shifted_data_i1_LC_6_6_2/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -400
-------------------------------------------   ------- 
End-of-path required time (ps)                1002435

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1052/I                                     ClkMux                         0              2527  RISE       1
I__1052/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i1_LC_6_6_2/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i1_LC_6_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998471  RISE       3
I__689/I                               LocalMux                       0              3375  998471  RISE       1
I__689/O                               LocalMux                     330              3705  998471  RISE       1
I__690/I                               InMux                          0              3705  998471  RISE       1
I__690/O                               InMux                        259              3964  998471  RISE       1
row_sr.shifted_data_i1_LC_6_6_2/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1052/I                                     ClkMux                         0              2527  RISE       1
I__1052/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i1_LC_6_6_2/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i1_LC_5_10_2/lcout
Path End         : divider_sr.shifted_data_i2_LC_5_10_6/in1
Capture Clock    : divider_sr.shifted_data_i2_LC_5_10_6/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -400
-------------------------------------------   ------- 
End-of-path required time (ps)                1002435

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i1_LC_5_10_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i1_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998471  RISE       3
I__599/I                                    LocalMux                       0              3375  998471  RISE       1
I__599/O                                    LocalMux                     330              3705  998471  RISE       1
I__602/I                                    InMux                          0              3705  998471  RISE       1
I__602/O                                    InMux                        259              3964  998471  RISE       1
divider_sr.shifted_data_i2_LC_5_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i2_LC_5_10_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i6_LC_3_11_1/lcout
Path End         : divider_sr.shifted_data_i7_LC_3_11_7/in1
Capture Clock    : divider_sr.shifted_data_i7_LC_3_11_7/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -400
-------------------------------------------   ------- 
End-of-path required time (ps)                1002435

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i6_LC_3_11_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i6_LC_3_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998471  RISE       3
I__458/I                                    LocalMux                       0              3375  998471  RISE       1
I__458/O                                    LocalMux                     330              3705  998471  RISE       1
I__461/I                                    InMux                          0              3705  998471  RISE       1
I__461/O                                    InMux                        259              3964  998471  RISE       1
divider_sr.shifted_data_i7_LC_3_11_7/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i7_LC_3_11_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i15_LC_3_10_4/lcout
Path End         : divider_sr.shifted_data_i15_LC_3_10_4/in1
Capture Clock    : divider_sr.shifted_data_i15_LC_3_10_4/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -400
-------------------------------------------   ------- 
End-of-path required time (ps)                1002435

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i15_LC_3_10_4/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i15_LC_3_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998471  RISE       2
I__409/I                                     LocalMux                       0              3375  998471  RISE       1
I__409/O                                     LocalMux                     330              3705  998471  RISE       1
I__411/I                                     InMux                          0              3705  998471  RISE       1
I__411/O                                     InMux                        259              3964  998471  RISE       1
divider_sr.shifted_data_i15_LC_3_10_4/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i15_LC_3_10_4/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i14_LC_3_10_2/lcout
Path End         : divider_sr.shifted_data_i14_LC_3_10_2/in1
Capture Clock    : divider_sr.shifted_data_i14_LC_3_10_2/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -400
-------------------------------------------   ------- 
End-of-path required time (ps)                1002435

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i14_LC_3_10_2/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i14_LC_3_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998471  RISE       3
I__413/I                                     LocalMux                       0              3375  998471  RISE       1
I__413/O                                     LocalMux                     330              3705  998471  RISE       1
I__415/I                                     InMux                          0              3705  998471  RISE       1
I__415/O                                     InMux                        259              3964  998471  RISE       1
divider_sr.shifted_data_i14_LC_3_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i14_LC_3_10_2/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i15_LC_1_8_7/lcout
Path End         : pulse_counter.internal_count__i15_LC_1_8_7/in1
Capture Clock    : pulse_counter.internal_count__i15_LC_1_8_7/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -400
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002435

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3964
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i15_LC_1_8_7/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i15_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996781  RISE       2
I__319/I                                          LocalMux                       0              3375  998471  RISE       1
I__319/O                                          LocalMux                     330              3705  998471  RISE       1
I__321/I                                          InMux                          0              3705  998471  RISE       1
I__321/O                                          InMux                        259              3964  998471  RISE       1
pulse_counter.internal_count__i15_LC_1_8_7/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i15_LC_1_8_7/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i14_LC_1_8_6/lcout
Path End         : pulse_counter.internal_count__i14_LC_1_8_6/in1
Capture Clock    : pulse_counter.internal_count__i14_LC_1_8_6/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -400
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002435

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3964
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i14_LC_1_8_6/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i14_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375  995729  RISE       2
I__325/I                                          LocalMux                       0              3375  998078  RISE       1
I__325/O                                          LocalMux                     330              3705  998078  RISE       1
I__327/I                                          InMux                          0              3705  998078  RISE       1
I__327/O                                          InMux                        259              3964  998078  RISE       1
pulse_counter.internal_count__i14_LC_1_8_6/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i14_LC_1_8_6/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i13_LC_1_8_5/lcout
Path End         : pulse_counter.internal_count__i13_LC_1_8_5/in1
Capture Clock    : pulse_counter.internal_count__i13_LC_1_8_5/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -400
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002435

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3964
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i13_LC_1_8_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i13_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996192  RISE       2
I__246/I                                          LocalMux                       0              3375  997952  RISE       1
I__246/O                                          LocalMux                     330              3705  997952  RISE       1
I__248/I                                          InMux                          0              3705  997952  RISE       1
I__248/O                                          InMux                        259              3964  997952  RISE       1
pulse_counter.internal_count__i13_LC_1_8_5/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i13_LC_1_8_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i12_LC_1_8_4/lcout
Path End         : pulse_counter.internal_count__i12_LC_1_8_4/in1
Capture Clock    : pulse_counter.internal_count__i12_LC_1_8_4/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -400
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002435

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3964
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i12_LC_1_8_4/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i12_LC_1_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996206  RISE       2
I__251/I                                          LocalMux                       0              3375  997826  RISE       1
I__251/O                                          LocalMux                     330              3705  997826  RISE       1
I__253/I                                          InMux                          0              3705  997826  RISE       1
I__253/O                                          InMux                        259              3964  997826  RISE       1
pulse_counter.internal_count__i12_LC_1_8_4/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i12_LC_1_8_4/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i11_LC_1_8_3/lcout
Path End         : pulse_counter.internal_count__i11_LC_1_8_3/in1
Capture Clock    : pulse_counter.internal_count__i11_LC_1_8_3/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -400
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002435

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3964
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i11_LC_1_8_3/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i11_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375  997096  RISE       2
I__256/I                                          LocalMux                       0              3375  997700  RISE       1
I__256/O                                          LocalMux                     330              3705  997700  RISE       1
I__258/I                                          InMux                          0              3705  997700  RISE       1
I__258/O                                          InMux                        259              3964  997700  RISE       1
pulse_counter.internal_count__i11_LC_1_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i11_LC_1_8_3/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i10_LC_1_8_2/lcout
Path End         : pulse_counter.internal_count__i10_LC_1_8_2/in1
Capture Clock    : pulse_counter.internal_count__i10_LC_1_8_2/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -400
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002435

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3964
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i10_LC_1_8_2/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i10_LC_1_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996444  RISE       2
I__261/I                                          LocalMux                       0              3375  997573  RISE       1
I__261/O                                          LocalMux                     330              3705  997573  RISE       1
I__263/I                                          InMux                          0              3705  997573  RISE       1
I__263/O                                          InMux                        259              3964  997573  RISE       1
pulse_counter.internal_count__i10_LC_1_8_2/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i10_LC_1_8_2/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i9_LC_1_8_1/lcout
Path End         : pulse_counter.internal_count__i9_LC_1_8_1/in1
Capture Clock    : pulse_counter.internal_count__i9_LC_1_8_1/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -400
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002435

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3964
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i9_LC_1_8_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i9_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996122  RISE       2
I__266/I                                         LocalMux                       0              3375  997447  RISE       1
I__266/O                                         LocalMux                     330              3705  997447  RISE       1
I__268/I                                         InMux                          0              3705  997447  RISE       1
I__268/O                                         InMux                        259              3964  997447  RISE       1
pulse_counter.internal_count__i9_LC_1_8_1/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i9_LC_1_8_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i8_LC_1_8_0/lcout
Path End         : pulse_counter.internal_count__i8_LC_1_8_0/in1
Capture Clock    : pulse_counter.internal_count__i8_LC_1_8_0/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -400
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002435

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3964
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i8_LC_1_8_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i8_LC_1_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996774  RISE       2
I__271/I                                         LocalMux                       0              3375  997321  RISE       1
I__271/O                                         LocalMux                     330              3705  997321  RISE       1
I__273/I                                         InMux                          0              3705  997321  RISE       1
I__273/O                                         InMux                        259              3964  997321  RISE       1
pulse_counter.internal_count__i8_LC_1_8_0/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i8_LC_1_8_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i6_LC_1_7_6/lcout
Path End         : pulse_counter.internal_count__i6_LC_1_7_6/in1
Capture Clock    : pulse_counter.internal_count__i6_LC_1_7_6/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -400
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002435

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3964
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i6_LC_1_7_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i6_LC_1_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996086  RISE       2
I__281/I                                         LocalMux                       0              3375  996872  RISE       1
I__281/O                                         LocalMux                     330              3705  996872  RISE       1
I__283/I                                         InMux                          0              3705  996872  RISE       1
I__283/O                                         InMux                        259              3964  996872  RISE       1
pulse_counter.internal_count__i6_LC_1_7_6/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i6_LC_1_7_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i5_LC_1_7_5/lcout
Path End         : pulse_counter.internal_count__i5_LC_1_7_5/in1
Capture Clock    : pulse_counter.internal_count__i5_LC_1_7_5/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -400
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002435

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3964
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i5_LC_1_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i5_LC_1_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996528  RISE       2
I__286/I                                         LocalMux                       0              3375  996746  RISE       1
I__286/O                                         LocalMux                     330              3705  996746  RISE       1
I__288/I                                         InMux                          0              3705  996746  RISE       1
I__288/O                                         InMux                        259              3964  996746  RISE       1
pulse_counter.internal_count__i5_LC_1_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i5_LC_1_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i4_LC_1_7_4/lcout
Path End         : pulse_counter.internal_count__i4_LC_1_7_4/in1
Capture Clock    : pulse_counter.internal_count__i4_LC_1_7_4/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -400
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002435

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3964
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i4_LC_1_7_4/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i4_LC_1_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996185  RISE       2
I__197/I                                         LocalMux                       0              3375  996620  RISE       1
I__197/O                                         LocalMux                     330              3705  996620  RISE       1
I__199/I                                         InMux                          0              3705  996620  RISE       1
I__199/O                                         InMux                        259              3964  996620  RISE       1
pulse_counter.internal_count__i4_LC_1_7_4/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i4_LC_1_7_4/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i2_LC_1_7_2/lcout
Path End         : pulse_counter.internal_count__i2_LC_1_7_2/in1
Capture Clock    : pulse_counter.internal_count__i2_LC_1_7_2/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -400
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002435

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3964
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i2_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375  995624  RISE       2
I__207/I                                         LocalMux                       0              3375  996367  RISE       1
I__207/O                                         LocalMux                     330              3705  996367  RISE       1
I__209/I                                         InMux                          0              3705  996367  RISE       1
I__209/O                                         InMux                        259              3964  996367  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i1_LC_1_7_1/lcout
Path End         : pulse_counter.internal_count__i1_LC_1_7_1/in1
Capture Clock    : pulse_counter.internal_count__i1_LC_1_7_1/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -400
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002435

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3964
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i1_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996241  RISE       2
I__211/I                                         LocalMux                       0              3375  996241  RISE       1
I__211/O                                         LocalMux                     330              3705  996241  RISE       1
I__213/I                                         InMux                          0              3705  996241  RISE       1
I__213/O                                         InMux                        259              3964  996241  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i3_LC_1_7_3/lcout
Path End         : pulse_counter.internal_count__i3_LC_1_7_3/in1
Capture Clock    : pulse_counter.internal_count__i3_LC_1_7_3/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -400
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002435

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3964
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i3_LC_1_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996079  RISE       2
I__202/I                                         LocalMux                       0              3375  996493  RISE       1
I__202/O                                         LocalMux                     330              3705  996493  RISE       1
I__204/I                                         InMux                          0              3705  996493  RISE       1
I__204/O                                         InMux                        259              3964  996493  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i7_LC_1_7_7/lcout
Path End         : pulse_counter.internal_count__i7_LC_1_7_7/in1
Capture Clock    : pulse_counter.internal_count__i7_LC_1_7_7/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -400
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002435

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3964
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i7_LC_1_7_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i7_LC_1_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375  995539  RISE       2
I__276/I                                         LocalMux                       0              3375  996998  RISE       1
I__276/O                                         LocalMux                     330              3705  996998  RISE       1
I__278/I                                         InMux                          0              3705  996998  RISE       1
I__278/O                                         InMux                        259              3964  996998  RISE       1
pulse_counter.internal_count__i7_LC_1_7_7/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i7_LC_1_7_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i4_LC_5_11_7/lcout
Path End         : divider_sr.shifted_data_i4_LC_5_11_7/in1
Capture Clock    : divider_sr.shifted_data_i4_LC_5_11_7/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -400
-------------------------------------------   ------- 
End-of-path required time (ps)                1002435

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1047/I                                     ClkMux                         0              2527  RISE       1
I__1047/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i4_LC_5_11_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i4_LC_5_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998148  RISE       3
I__521/I                                    LocalMux                       0              3375  998471  RISE       1
I__521/O                                    LocalMux                     330              3705  998471  RISE       1
I__524/I                                    InMux                          0              3705  998471  RISE       1
I__524/O                                    InMux                        259              3964  998471  RISE       1
divider_sr.shifted_data_i4_LC_5_11_7/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1047/I                                     ClkMux                         0              2527  RISE       1
I__1047/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i4_LC_5_11_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i2_LC_5_10_6/lcout
Path End         : divider_sr.shifted_data_i3_LC_5_10_4/in1
Capture Clock    : divider_sr.shifted_data_i3_LC_5_10_4/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -400
-------------------------------------------   ------- 
End-of-path required time (ps)                1002435

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i2_LC_5_10_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i2_LC_5_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998148  RISE       3
I__591/I                                    LocalMux                       0              3375  998471  RISE       1
I__591/O                                    LocalMux                     330              3705  998471  RISE       1
I__594/I                                    InMux                          0              3705  998471  RISE       1
I__594/O                                    InMux                        259              3964  998471  RISE       1
divider_sr.shifted_data_i3_LC_5_10_4/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i3_LC_5_10_4/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i3_LC_7_6_0/lcout
Path End         : row_sr.shifted_data_i3_LC_7_6_0/in1
Capture Clock    : row_sr.shifted_data_i3_LC_7_6_0/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -400
-------------------------------------------   ------- 
End-of-path required time (ps)                1002435

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1054/I                                     ClkMux                         0              2527  RISE       1
I__1054/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i3_LC_7_6_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i3_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998148  RISE       3
I__970/I                               LocalMux                       0              3375  998471  RISE       1
I__970/O                               LocalMux                     330              3705  998471  RISE       1
I__973/I                               InMux                          0              3705  998471  RISE       1
I__973/O                               InMux                        259              3964  998471  RISE       1
row_sr.shifted_data_i3_LC_7_6_0/in1    LogicCell40_SEQ_MODE_1000      0              3964  998471  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1054/I                                     ClkMux                         0              2527  RISE       1
I__1054/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i3_LC_7_6_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i13_LC_7_10_3/lcout
Path End         : row_sr.shifted_data_i13_LC_7_10_3/in2
Capture Clock    : row_sr.shifted_data_i13_LC_7_10_3/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -372
-------------------------------------------   ------- 
End-of-path required time (ps)                1002463

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i13_LC_7_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i13_LC_7_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998499  RISE       3
I__1151/I                                LocalMux                       0              3375  998499  RISE       1
I__1151/O                                LocalMux                     330              3705  998499  RISE       1
I__1153/I                                InMux                          0              3705  998499  RISE       1
I__1153/O                                InMux                        259              3964  998499  RISE       1
I__1156/I                                CascadeMux                     0              3964  998499  RISE       1
I__1156/O                                CascadeMux                     0              3964  998499  RISE       1
row_sr.shifted_data_i13_LC_7_10_3/in2    LogicCell40_SEQ_MODE_1000      0              3964  998499  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i13_LC_7_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i9_LC_7_9_7/lcout
Path End         : row_sr.shifted_data_i9_LC_7_9_7/in2
Capture Clock    : row_sr.shifted_data_i9_LC_7_9_7/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -372
-------------------------------------------   ------- 
End-of-path required time (ps)                1002463

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1049/I                                     ClkMux                         0              2527  RISE       1
I__1049/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i9_LC_7_9_7/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i9_LC_7_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998499  RISE       3
I__1060/I                              LocalMux                       0              3375  998499  RISE       1
I__1060/O                              LocalMux                     330              3705  998499  RISE       1
I__1063/I                              InMux                          0              3705  998499  RISE       1
I__1063/O                              InMux                        259              3964  998499  RISE       1
I__1066/I                              CascadeMux                     0              3964  998499  RISE       1
I__1066/O                              CascadeMux                     0              3964  998499  RISE       1
row_sr.shifted_data_i9_LC_7_9_7/in2    LogicCell40_SEQ_MODE_1000      0              3964  998499  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1049/I                                     ClkMux                         0              2527  RISE       1
I__1049/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i9_LC_7_9_7/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i15_LC_6_10_5/lcout
Path End         : row_sr.shifted_data_i15_LC_6_10_5/in2
Capture Clock    : row_sr.shifted_data_i15_LC_6_10_5/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -372
-------------------------------------------   ------- 
End-of-path required time (ps)                1002463

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i15_LC_6_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i15_LC_6_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998499  RISE       2
I__898/I                                 LocalMux                       0              3375  998499  RISE       1
I__898/O                                 LocalMux                     330              3705  998499  RISE       1
I__899/I                                 InMux                          0              3705  998499  RISE       1
I__899/O                                 InMux                        259              3964  998499  RISE       1
I__901/I                                 CascadeMux                     0              3964  998499  RISE       1
I__901/O                                 CascadeMux                     0              3964  998499  RISE       1
row_sr.shifted_data_i15_LC_6_10_5/in2    LogicCell40_SEQ_MODE_1000      0              3964  998499  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i15_LC_6_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i3_LC_5_10_4/lcout
Path End         : divider_sr.shifted_data_i3_LC_5_10_4/in2
Capture Clock    : divider_sr.shifted_data_i3_LC_5_10_4/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -372
-------------------------------------------   ------- 
End-of-path required time (ps)                1002463

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i3_LC_5_10_4/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i3_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998499  RISE       3
I__529/I                                    LocalMux                       0              3375  998499  RISE       1
I__529/O                                    LocalMux                     330              3705  998499  RISE       1
I__532/I                                    InMux                          0              3705  998499  RISE       1
I__532/O                                    InMux                        259              3964  998499  RISE       1
I__535/I                                    CascadeMux                     0              3964  998499  RISE       1
I__535/O                                    CascadeMux                     0              3964  998499  RISE       1
divider_sr.shifted_data_i3_LC_5_10_4/in2    LogicCell40_SEQ_MODE_1000      0              3964  998499  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i3_LC_5_10_4/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i7_LC_3_11_7/lcout
Path End         : divider_sr.shifted_data_i7_LC_3_11_7/in2
Capture Clock    : divider_sr.shifted_data_i7_LC_3_11_7/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -372
-------------------------------------------   ------- 
End-of-path required time (ps)                1002463

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i7_LC_3_11_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i7_LC_3_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998401  RISE       3
I__452/I                                    LocalMux                       0              3375  998499  RISE       1
I__452/O                                    LocalMux                     330              3705  998499  RISE       1
I__455/I                                    InMux                          0              3705  998499  RISE       1
I__455/O                                    InMux                        259              3964  998499  RISE       1
I__457/I                                    CascadeMux                     0              3964  998499  RISE       1
I__457/O                                    CascadeMux                     0              3964  998499  RISE       1
divider_sr.shifted_data_i7_LC_3_11_7/in2    LogicCell40_SEQ_MODE_1000      0              3964  998499  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i7_LC_3_11_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i9_LC_3_11_2/lcout
Path End         : divider_sr.shifted_data_i9_LC_3_11_2/in2
Capture Clock    : divider_sr.shifted_data_i9_LC_3_11_2/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -372
-------------------------------------------   ------- 
End-of-path required time (ps)                1002463

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i9_LC_3_11_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i9_LC_3_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998401  RISE       3
I__475/I                                    LocalMux                       0              3375  998499  RISE       1
I__475/O                                    LocalMux                     330              3705  998499  RISE       1
I__478/I                                    InMux                          0              3705  998499  RISE       1
I__478/O                                    InMux                        259              3964  998499  RISE       1
I__480/I                                    CascadeMux                     0              3964  998499  RISE       1
I__480/O                                    CascadeMux                     0              3964  998499  RISE       1
divider_sr.shifted_data_i9_LC_3_11_2/in2    LogicCell40_SEQ_MODE_1000      0              3964  998499  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i9_LC_3_11_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i12_LC_3_10_5/lcout
Path End         : divider_sr.shifted_data_i12_LC_3_10_5/in2
Capture Clock    : divider_sr.shifted_data_i12_LC_3_10_5/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -372
-------------------------------------------   ------- 
End-of-path required time (ps)                1002463

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i12_LC_3_10_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i12_LC_3_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998401  RISE       3
I__492/I                                     LocalMux                       0              3375  998499  RISE       1
I__492/O                                     LocalMux                     330              3705  998499  RISE       1
I__495/I                                     InMux                          0              3705  998499  RISE       1
I__495/O                                     InMux                        259              3964  998499  RISE       1
I__497/I                                     CascadeMux                     0              3964  998499  RISE       1
I__497/O                                     CascadeMux                     0              3964  998499  RISE       1
divider_sr.shifted_data_i12_LC_3_10_5/in2    LogicCell40_SEQ_MODE_1000      0              3964  998499  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i12_LC_3_10_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i1_LC_5_10_2/lcout
Path End         : divider_sr.shifted_data_i1_LC_5_10_2/in2
Capture Clock    : divider_sr.shifted_data_i1_LC_5_10_2/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -372
-------------------------------------------   ------- 
End-of-path required time (ps)                1002463

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i1_LC_5_10_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i1_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998471  RISE       3
I__600/I                                    LocalMux                       0              3375  998499  RISE       1
I__600/O                                    LocalMux                     330              3705  998499  RISE       1
I__603/I                                    InMux                          0              3705  998499  RISE       1
I__603/O                                    InMux                        259              3964  998499  RISE       1
I__605/I                                    CascadeMux                     0              3964  998499  RISE       1
I__605/O                                    CascadeMux                     0              3964  998499  RISE       1
divider_sr.shifted_data_i1_LC_5_10_2/in2    LogicCell40_SEQ_MODE_1000      0              3964  998499  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i1_LC_5_10_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i11_LC_6_10_2/lcout
Path End         : row_sr.shifted_data_i12_LC_7_10_5/in2
Capture Clock    : row_sr.shifted_data_i12_LC_7_10_5/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -372
-------------------------------------------   ------- 
End-of-path required time (ps)                1002463

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i11_LC_6_10_2/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i11_LC_6_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998471  RISE       3
I__1146/I                                LocalMux                       0              3375  998499  RISE       1
I__1146/O                                LocalMux                     330              3705  998499  RISE       1
I__1149/I                                InMux                          0              3705  998499  RISE       1
I__1149/O                                InMux                        259              3964  998499  RISE       1
I__1150/I                                CascadeMux                     0              3964  998499  RISE       1
I__1150/O                                CascadeMux                     0              3964  998499  RISE       1
row_sr.shifted_data_i12_LC_7_10_5/in2    LogicCell40_SEQ_MODE_1000      0              3964  998499  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i12_LC_7_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i14_LC_3_10_2/lcout
Path End         : divider_sr.shifted_data_i15_LC_3_10_4/in3
Capture Clock    : divider_sr.shifted_data_i15_LC_3_10_4/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -274
-------------------------------------------   ------- 
End-of-path required time (ps)                1002562

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i14_LC_3_10_2/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i14_LC_3_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998471  RISE       3
I__413/I                                     LocalMux                       0              3375  998471  RISE       1
I__413/O                                     LocalMux                     330              3705  998471  RISE       1
I__416/I                                     InMux                          0              3705  998597  RISE       1
I__416/O                                     InMux                        259              3964  998597  RISE       1
divider_sr.shifted_data_i15_LC_3_10_4/in3    LogicCell40_SEQ_MODE_1000      0              3964  998597  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i15_LC_3_10_4/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i6_LC_3_11_1/lcout
Path End         : divider_sr.shifted_data_i6_LC_3_11_1/in3
Capture Clock    : divider_sr.shifted_data_i6_LC_3_11_1/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -274
-------------------------------------------   ------- 
End-of-path required time (ps)                1002562

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i6_LC_3_11_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i6_LC_3_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998471  RISE       3
I__458/I                                    LocalMux                       0              3375  998471  RISE       1
I__458/O                                    LocalMux                     330              3705  998471  RISE       1
I__460/I                                    InMux                          0              3705  998597  RISE       1
I__460/O                                    InMux                        259              3964  998597  RISE       1
divider_sr.shifted_data_i6_LC_3_11_1/in3    LogicCell40_SEQ_MODE_1000      0              3964  998597  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i6_LC_3_11_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i5_LC_3_11_6/lcout
Path End         : divider_sr.shifted_data_i5_LC_3_11_6/in3
Capture Clock    : divider_sr.shifted_data_i5_LC_3_11_6/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -274
-------------------------------------------   ------- 
End-of-path required time (ps)                1002562

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i5_LC_3_11_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i5_LC_3_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998401  RISE       3
I__463/I                                    LocalMux                       0              3375  998401  RISE       1
I__463/O                                    LocalMux                     330              3705  998401  RISE       1
I__466/I                                    InMux                          0              3705  998597  RISE       1
I__466/O                                    InMux                        259              3964  998597  RISE       1
divider_sr.shifted_data_i5_LC_3_11_6/in3    LogicCell40_SEQ_MODE_1000      0              3964  998597  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i5_LC_3_11_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i0_LC_5_10_3/lcout
Path End         : divider_sr.shifted_data_i0_LC_5_10_3/in3
Capture Clock    : divider_sr.shifted_data_i0_LC_5_10_3/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -274
-------------------------------------------   ------- 
End-of-path required time (ps)                1002562

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i0_LC_5_10_3/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i0_LC_5_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998401  RISE       3
I__607/I                                    LocalMux                       0              3375  998401  RISE       1
I__607/O                                    LocalMux                     330              3705  998401  RISE       1
I__609/I                                    InMux                          0              3705  998597  RISE       1
I__609/O                                    InMux                        259              3964  998597  RISE       1
divider_sr.shifted_data_i0_LC_5_10_3/in3    LogicCell40_SEQ_MODE_1000      0              3964  998597  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i0_LC_5_10_3/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i1_LC_6_6_2/lcout
Path End         : row_sr.shifted_data_i2_LC_6_6_4/in3
Capture Clock    : row_sr.shifted_data_i2_LC_6_6_4/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -274
-------------------------------------------   ------- 
End-of-path required time (ps)                1002562

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1052/I                                     ClkMux                         0              2527  RISE       1
I__1052/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i1_LC_6_6_2/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i1_LC_6_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998471  RISE       3
I__689/I                               LocalMux                       0              3375  998471  RISE       1
I__689/O                               LocalMux                     330              3705  998471  RISE       1
I__691/I                               InMux                          0              3705  998597  RISE       1
I__691/O                               InMux                        259              3964  998597  RISE       1
row_sr.shifted_data_i2_LC_6_6_4/in3    LogicCell40_SEQ_MODE_1000      0              3964  998597  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1052/I                                     ClkMux                         0              2527  RISE       1
I__1052/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i2_LC_6_6_4/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count_reached_18_LC_2_9_4/in3
Capture Clock    : pulse_counter.internal_count_reached_18_LC_2_9_4/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -274
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002562

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3964
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                        LogicCell40_SEQ_MODE_1000    540              3375  996620  RISE      42
I__760/I                                              LocalMux                       0              3375  998401  RISE       1
I__760/O                                              LocalMux                     330              3705  998401  RISE       1
I__768/I                                              InMux                          0              3705  998597  RISE       1
I__768/O                                              InMux                        259              3964  998597  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/in3  LogicCell40_SEQ_MODE_1000      0              3964  998597  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i4_LC_7_7_7/lcout
Path End         : row_sr.shifted_data_i4_LC_7_7_7/in3
Capture Clock    : row_sr.shifted_data_i4_LC_7_7_7/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -274
-------------------------------------------   ------- 
End-of-path required time (ps)                1002562

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i4_LC_7_7_7/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i4_LC_7_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998401  RISE       3
I__947/I                               LocalMux                       0              3375  998401  RISE       1
I__947/O                               LocalMux                     330              3705  998401  RISE       1
I__950/I                               InMux                          0              3705  998597  RISE       1
I__950/O                               InMux                        259              3964  998597  RISE       1
row_sr.shifted_data_i4_LC_7_7_7/in3    LogicCell40_SEQ_MODE_1000      0              3964  998597  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i4_LC_7_7_7/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i5_LC_7_7_0/lcout
Path End         : row_sr.shifted_data_i5_LC_7_7_0/in3
Capture Clock    : row_sr.shifted_data_i5_LC_7_7_0/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -274
-------------------------------------------   ------- 
End-of-path required time (ps)                1002562

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i5_LC_7_7_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i5_LC_7_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998401  RISE       3
I__1036/I                              LocalMux                       0              3375  998401  RISE       1
I__1036/O                              LocalMux                     330              3705  998401  RISE       1
I__1038/I                              InMux                          0              3705  998597  RISE       1
I__1038/O                              InMux                        259              3964  998597  RISE       1
row_sr.shifted_data_i5_LC_7_7_0/in3    LogicCell40_SEQ_MODE_1000      0              3964  998597  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i5_LC_7_7_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i6_LC_7_7_5/lcout
Path End         : row_sr.shifted_data_i6_LC_7_7_5/in3
Capture Clock    : row_sr.shifted_data_i6_LC_7_7_5/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -274
-------------------------------------------   ------- 
End-of-path required time (ps)                1002562

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i6_LC_7_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i6_LC_7_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998597  RISE       3
I__922/I                               LocalMux                       0              3375  998597  RISE       1
I__922/O                               LocalMux                     330              3705  998597  RISE       1
I__925/I                               InMux                          0              3705  998597  RISE       1
I__925/O                               InMux                        259              3964  998597  RISE       1
row_sr.shifted_data_i6_LC_7_7_5/in3    LogicCell40_SEQ_MODE_1000      0              3964  998597  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i6_LC_7_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i0_LC_5_6_3/lcout
Path End         : row_sr.shifted_data_i0_LC_5_6_3/in3
Capture Clock    : row_sr.shifted_data_i0_LC_5_6_3/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -274
-------------------------------------------   ------- 
End-of-path required time (ps)                1002562

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1051/I                                     ClkMux                         0              2527  RISE       1
I__1051/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i0_LC_5_6_3/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i0_LC_5_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998597  RISE       3
I__513/I                               LocalMux                       0              3375  998597  RISE       1
I__513/O                               LocalMux                     330              3705  998597  RISE       1
I__516/I                               InMux                          0              3705  998597  RISE       1
I__516/O                               InMux                        259              3964  998597  RISE       1
row_sr.shifted_data_i0_LC_5_6_3/in3    LogicCell40_SEQ_MODE_1000      0              3964  998597  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1051/I                                     ClkMux                         0              2527  RISE       1
I__1051/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i0_LC_5_6_3/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i10_LC_3_11_5/lcout
Path End         : divider_sr.shifted_data_i10_LC_3_11_5/in3
Capture Clock    : divider_sr.shifted_data_i10_LC_3_11_5/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -274
-------------------------------------------   ------- 
End-of-path required time (ps)                1002562

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i10_LC_3_11_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i10_LC_3_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998597  RISE       3
I__468/I                                     LocalMux                       0              3375  998597  RISE       1
I__468/O                                     LocalMux                     330              3705  998597  RISE       1
I__471/I                                     InMux                          0              3705  998597  RISE       1
I__471/O                                     InMux                        259              3964  998597  RISE       1
divider_sr.shifted_data_i10_LC_3_11_5/in3    LogicCell40_SEQ_MODE_1000      0              3964  998597  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i10_LC_3_11_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i8_LC_3_11_0/lcout
Path End         : divider_sr.shifted_data_i8_LC_3_11_0/in3
Capture Clock    : divider_sr.shifted_data_i8_LC_3_11_0/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -274
-------------------------------------------   ------- 
End-of-path required time (ps)                1002562

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i8_LC_3_11_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i8_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998597  RISE       3
I__481/I                                    LocalMux                       0              3375  998597  RISE       1
I__481/O                                    LocalMux                     330              3705  998597  RISE       1
I__483/I                                    InMux                          0              3705  998597  RISE       1
I__483/O                                    InMux                        259              3964  998597  RISE       1
divider_sr.shifted_data_i8_LC_3_11_0/in3    LogicCell40_SEQ_MODE_1000      0              3964  998597  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i8_LC_3_11_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i8_LC_3_11_0/lcout
Path End         : divider_sr.shifted_data_i9_LC_3_11_2/in3
Capture Clock    : divider_sr.shifted_data_i9_LC_3_11_2/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -274
-------------------------------------------   ------- 
End-of-path required time (ps)                1002562

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i8_LC_3_11_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i8_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998597  RISE       3
I__481/I                                    LocalMux                       0              3375  998597  RISE       1
I__481/O                                    LocalMux                     330              3705  998597  RISE       1
I__484/I                                    InMux                          0              3705  998597  RISE       1
I__484/O                                    InMux                        259              3964  998597  RISE       1
divider_sr.shifted_data_i9_LC_3_11_2/in3    LogicCell40_SEQ_MODE_1000      0              3964  998597  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i9_LC_3_11_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i13_LC_3_10_6/lcout
Path End         : divider_sr.shifted_data_i13_LC_3_10_6/in3
Capture Clock    : divider_sr.shifted_data_i13_LC_3_10_6/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -274
-------------------------------------------   ------- 
End-of-path required time (ps)                1002562

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i13_LC_3_10_6/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i13_LC_3_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998597  RISE       3
I__486/I                                     LocalMux                       0              3375  998597  RISE       1
I__486/O                                     LocalMux                     330              3705  998597  RISE       1
I__488/I                                     InMux                          0              3705  998597  RISE       1
I__488/O                                     InMux                        259              3964  998597  RISE       1
divider_sr.shifted_data_i13_LC_3_10_6/in3    LogicCell40_SEQ_MODE_1000      0              3964  998597  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i13_LC_3_10_6/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i13_LC_3_10_6/lcout
Path End         : divider_sr.shifted_data_i14_LC_3_10_2/in3
Capture Clock    : divider_sr.shifted_data_i14_LC_3_10_2/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -274
-------------------------------------------   ------- 
End-of-path required time (ps)                1002562

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i13_LC_3_10_6/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i13_LC_3_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998597  RISE       3
I__486/I                                     LocalMux                       0              3375  998597  RISE       1
I__486/O                                     LocalMux                     330              3705  998597  RISE       1
I__489/I                                     InMux                          0              3705  998597  RISE       1
I__489/O                                     InMux                        259              3964  998597  RISE       1
divider_sr.shifted_data_i14_LC_3_10_2/in3    LogicCell40_SEQ_MODE_1000      0              3964  998597  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i14_LC_3_10_2/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i10_LC_3_11_5/lcout
Path End         : divider_sr.shifted_data_i11_LC_3_10_0/in3
Capture Clock    : divider_sr.shifted_data_i11_LC_3_10_0/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -274
-------------------------------------------   ------- 
End-of-path required time (ps)                1002562

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i10_LC_3_11_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i10_LC_3_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998597  RISE       3
I__469/I                                     LocalMux                       0              3375  998597  RISE       1
I__469/O                                     LocalMux                     330              3705  998597  RISE       1
I__472/I                                     InMux                          0              3705  998597  RISE       1
I__472/O                                     InMux                        259              3964  998597  RISE       1
divider_sr.shifted_data_i11_LC_3_10_0/in3    LogicCell40_SEQ_MODE_1000      0              3964  998597  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i11_LC_3_10_0/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i0_LC_5_6_3/lcout
Path End         : row_sr.shifted_data_i1_LC_6_6_2/in3
Capture Clock    : row_sr.shifted_data_i1_LC_6_6_2/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -274
-------------------------------------------   ------- 
End-of-path required time (ps)                1002562

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1051/I                                     ClkMux                         0              2527  RISE       1
I__1051/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i0_LC_5_6_3/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i0_LC_5_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998597  RISE       3
I__514/I                               LocalMux                       0              3375  998597  RISE       1
I__514/O                               LocalMux                     330              3705  998597  RISE       1
I__517/I                               InMux                          0              3705  998597  RISE       1
I__517/O                               InMux                        259              3964  998597  RISE       1
row_sr.shifted_data_i1_LC_6_6_2/in3    LogicCell40_SEQ_MODE_1000      0              3964  998597  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1052/I                                     ClkMux                         0              2527  RISE       1
I__1052/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i1_LC_6_6_2/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i3_LC_5_10_4/lcout
Path End         : divider_sr.shifted_data_i4_LC_5_11_7/in3
Capture Clock    : divider_sr.shifted_data_i4_LC_5_11_7/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -274
-------------------------------------------   ------- 
End-of-path required time (ps)                1002562

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i3_LC_5_10_4/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i3_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998499  RISE       3
I__530/I                                    LocalMux                       0              3375  998597  RISE       1
I__530/O                                    LocalMux                     330              3705  998597  RISE       1
I__533/I                                    InMux                          0              3705  998597  RISE       1
I__533/O                                    InMux                        259              3964  998597  RISE       1
divider_sr.shifted_data_i4_LC_5_11_7/in3    LogicCell40_SEQ_MODE_1000      0              3964  998597  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1047/I                                     ClkMux                         0              2527  RISE       1
I__1047/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i4_LC_5_11_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : output_state_20_LC_1_9_2/in3
Capture Clock    : output_state_20_LC_1_9_2/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|laser_pulse:R#2)   1000000
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2835
- Setup Time                                          -274
------------------------------------------------   ------- 
End-of-path required time (ps)                     1002562

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  589
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3964
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375  996620  RISE      42
I__759/I                        LocalMux                       0              3375  996620  RISE       1
I__759/O                        LocalMux                     330              3705  996620  RISE       1
I__767/I                        InMux                          0              3705  998597  RISE       1
I__767/O                        InMux                        259              3964  998597  RISE       1
output_state_20_LC_1_9_2/in3    LogicCell40_SEQ_MODE_1000      0              3964  998597  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__355/I                                           ClkMux                         0              2527  RISE       1
I__355/O                                           ClkMux                       309              2835  RISE       1
output_state_20_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i7_LC_7_8_5/lcout
Path End         : row_sr.shifted_data_i8_LC_7_9_0/in3
Capture Clock    : row_sr.shifted_data_i8_LC_7_9_0/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -274
-------------------------------------------   ------- 
End-of-path required time (ps)                1002562

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1050/I                                     ClkMux                         0              2527  RISE       1
I__1050/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i7_LC_7_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i7_LC_7_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998471  RISE       3
I__915/I                               LocalMux                       0              3375  998597  RISE       1
I__915/O                               LocalMux                     330              3705  998597  RISE       1
I__918/I                               InMux                          0              3705  998597  RISE       1
I__918/O                               InMux                        259              3964  998597  RISE       1
row_sr.shifted_data_i8_LC_7_9_0/in3    LogicCell40_SEQ_MODE_1000      0              3964  998597  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1049/I                                     ClkMux                         0              2527  RISE       1
I__1049/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i8_LC_7_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i6_LC_7_7_5/lcout
Path End         : row_sr.shifted_data_i7_LC_7_8_5/in3
Capture Clock    : row_sr.shifted_data_i7_LC_7_8_5/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -274
-------------------------------------------   ------- 
End-of-path required time (ps)                1002562

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i6_LC_7_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i6_LC_7_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998597  RISE       3
I__923/I                               LocalMux                       0              3375  998597  RISE       1
I__923/O                               LocalMux                     330              3705  998597  RISE       1
I__926/I                               InMux                          0              3705  998597  RISE       1
I__926/O                               InMux                        259              3964  998597  RISE       1
row_sr.shifted_data_i7_LC_7_8_5/in3    LogicCell40_SEQ_MODE_1000      0              3964  998597  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1050/I                                     ClkMux                         0              2527  RISE       1
I__1050/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i7_LC_7_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i2_LC_6_6_4/lcout
Path End         : row_sr.shifted_data_i3_LC_7_6_0/in3
Capture Clock    : row_sr.shifted_data_i3_LC_7_6_0/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -274
-------------------------------------------   ------- 
End-of-path required time (ps)                1002562

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1052/I                                     ClkMux                         0              2527  RISE       1
I__1052/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i2_LC_6_6_4/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i2_LC_6_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998471  RISE       3
I__961/I                               LocalMux                       0              3375  998597  RISE       1
I__961/O                               LocalMux                     330              3705  998597  RISE       1
I__964/I                               InMux                          0              3705  998597  RISE       1
I__964/O                               InMux                        259              3964  998597  RISE       1
row_sr.shifted_data_i3_LC_7_6_0/in3    LogicCell40_SEQ_MODE_1000      0              3964  998597  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1054/I                                     ClkMux                         0              2527  RISE       1
I__1054/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i3_LC_7_6_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i10_LC_7_10_6/lcout
Path End         : row_sr.shifted_data_i11_LC_6_10_2/in3
Capture Clock    : row_sr.shifted_data_i11_LC_6_10_2/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -274
-------------------------------------------   ------- 
End-of-path required time (ps)                1002562

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i10_LC_7_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i10_LC_7_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998471  RISE       3
I__1056/I                                LocalMux                       0              3375  998597  RISE       1
I__1056/O                                LocalMux                     330              3705  998597  RISE       1
I__1058/I                                InMux                          0              3705  998597  RISE       1
I__1058/O                                InMux                        259              3964  998597  RISE       1
row_sr.shifted_data_i11_LC_6_10_2/in3    LogicCell40_SEQ_MODE_1000      0              3964  998597  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i11_LC_6_10_2/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i9_LC_7_9_7/lcout
Path End         : row_sr.shifted_data_i10_LC_7_10_6/in3
Capture Clock    : row_sr.shifted_data_i10_LC_7_10_6/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -274
-------------------------------------------   ------- 
End-of-path required time (ps)                1002562

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1049/I                                     ClkMux                         0              2527  RISE       1
I__1049/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i9_LC_7_9_7/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i9_LC_7_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998499  RISE       3
I__1061/I                              LocalMux                       0              3375  998597  RISE       1
I__1061/O                              LocalMux                     330              3705  998597  RISE       1
I__1064/I                              InMux                          0              3705  998597  RISE       1
I__1064/O                              InMux                        259              3964  998597  RISE       1
row_sr.shifted_data_i10_LC_7_10_6/in3  LogicCell40_SEQ_MODE_1000      0              3964  998597  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i10_LC_7_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i13_LC_7_10_3/lcout
Path End         : row_sr.shifted_data_i14_LC_6_10_6/in3
Capture Clock    : row_sr.shifted_data_i14_LC_6_10_6/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|sr_clk:R#2)   1000000
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -274
-------------------------------------------   ------- 
End-of-path required time (ps)                1002562

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3964
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i13_LC_7_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i13_LC_7_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375  998499  RISE       3
I__1152/I                                LocalMux                       0              3375  998597  RISE       1
I__1152/O                                LocalMux                     330              3705  998597  RISE       1
I__1154/I                                InMux                          0              3705  998597  RISE       1
I__1154/O                                InMux                        259              3964  998597  RISE       1
row_sr.shifted_data_i14_LC_6_10_6/in3    LogicCell40_SEQ_MODE_1000      0              3964  998597  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i14_LC_6_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_data
Path End         : row_sr.shifted_data_i0_LC_5_6_3/in0
Capture Clock    : row_sr.shifted_data_i0_LC_5_6_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3231
---------------------------------------   ---- 
End-of-path arrival time (ps)             3231
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_data                              top                            0                 0   +INF  RISE       1
sr_data_pad_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
sr_data_pad_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
sr_data_pad_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_data_pad_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__613/I                             Odrv12                         0               973   +INF  FALL       1
I__613/O                             Odrv12                       540              1513   +INF  FALL       1
I__614/I                             Sp12to4                        0              1513   +INF  FALL       1
I__614/O                             Sp12to4                      449              1962   +INF  FALL       1
I__615/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__615/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__616/I                             Span4Mux_v                     0              2333   +INF  FALL       1
I__616/O                             Span4Mux_v                   372              2705   +INF  FALL       1
I__617/I                             LocalMux                       0              2705   +INF  FALL       1
I__617/O                             LocalMux                     309              3014   +INF  FALL       1
I__619/I                             InMux                          0              3014   +INF  FALL       1
I__619/O                             InMux                        217              3231   +INF  FALL       1
row_sr.shifted_data_i0_LC_5_6_3/in0  LogicCell40_SEQ_MODE_1000      0              3231   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1051/I                                     ClkMux                         0              2527  RISE       1
I__1051/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i0_LC_5_6_3/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_data
Path End         : divider_sr.shifted_data_i0_LC_5_10_3/in1
Capture Clock    : divider_sr.shifted_data_i0_LC_5_10_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -379
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3553
---------------------------------------   ---- 
End-of-path arrival time (ps)             3553
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_data                                   top                            0                 0   +INF  FALL       1
sr_data_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  FALL       1
sr_data_pad_iopad/DOUT                    IO_PAD                       460               460   +INF  FALL       1
sr_data_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_data_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__613/I                                  Odrv12                         0               923   +INF  FALL       1
I__613/O                                  Odrv12                       540              1463   +INF  FALL       1
I__614/I                                  Sp12to4                        0              1463   +INF  FALL       1
I__614/O                                  Sp12to4                      449              1912   +INF  FALL       1
I__615/I                                  Span4Mux_v                     0              1912   +INF  FALL       1
I__615/O                                  Span4Mux_v                   372              2283   +INF  FALL       1
I__616/I                                  Span4Mux_v                     0              2283   +INF  FALL       1
I__616/O                                  Span4Mux_v                   372              2655   +INF  FALL       1
I__618/I                                  Span4Mux_v                     0              2655   +INF  FALL       1
I__618/O                                  Span4Mux_v                   372              3027   +INF  FALL       1
I__620/I                                  LocalMux                       0              3027   +INF  FALL       1
I__620/O                                  LocalMux                     309              3336   +INF  FALL       1
I__621/I                                  InMux                          0              3336   +INF  FALL       1
I__621/O                                  InMux                        217              3553   +INF  FALL       1
divider_sr.shifted_data_i0_LC_5_10_3/in1  LogicCell40_SEQ_MODE_1000      0              3553   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i0_LC_5_10_3/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i8_LC_7_9_0/in2
Capture Clock    : row_sr.shifted_data_i8_LC_7_9_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -323
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4213
---------------------------------------   ---- 
End-of-path arrival time (ps)             4213
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                             top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                             Odrv12                         0               973   +INF  FALL       1
I__419/O                             Odrv12                       540              1513   +INF  FALL       1
I__420/I                             Sp12to4                        0              1513   +INF  FALL       1
I__420/O                             Sp12to4                      449              1962   +INF  FALL       1
I__421/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__422/I                             LocalMux                       0              2333   +INF  FALL       1
I__422/O                             LocalMux                     309              2642   +INF  FALL       1
I__424/I                             InMux                          0              2642   +INF  FALL       1
I__424/O                             InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in3    LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_0000    288              3147   +INF  FALL      16
I__1067/I                            Odrv12                         0              3147   +INF  FALL       1
I__1067/O                            Odrv12                       540              3687   +INF  FALL       1
I__1070/I                            LocalMux                       0              3687   +INF  FALL       1
I__1070/O                            LocalMux                     309              3996   +INF  FALL       1
I__1074/I                            InMux                          0              3996   +INF  FALL       1
I__1074/O                            InMux                        217              4213   +INF  FALL       1
I__1083/I                            CascadeMux                     0              4213   +INF  FALL       1
I__1083/O                            CascadeMux                     0              4213   +INF  FALL       1
row_sr.shifted_data_i8_LC_7_9_0/in2  LogicCell40_SEQ_MODE_1000      0              4213   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1049/I                                     ClkMux                         0              2527  RISE       1
I__1049/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i8_LC_7_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i9_LC_7_9_7/in1
Capture Clock    : row_sr.shifted_data_i9_LC_7_9_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -379
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4163
---------------------------------------   ---- 
End-of-path arrival time (ps)             4163
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                             top                            0                 0   +INF  FALL       1
sr_reset_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
sr_reset_pad_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
sr_reset_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_reset_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__419/I                             Odrv12                         0               923   +INF  FALL       1
I__419/O                             Odrv12                       540              1463   +INF  FALL       1
I__420/I                             Sp12to4                        0              1463   +INF  FALL       1
I__420/O                             Sp12to4                      449              1912   +INF  FALL       1
I__421/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__421/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__422/I                             LocalMux                       0              2283   +INF  FALL       1
I__422/O                             LocalMux                     309              2592   +INF  FALL       1
I__424/I                             InMux                          0              2592   +INF  FALL       1
I__424/O                             InMux                        217              2810   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in3    LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_0000    288              3097   +INF  FALL      16
I__1067/I                            Odrv12                         0              3097   +INF  FALL       1
I__1067/O                            Odrv12                       540              3637   +INF  FALL       1
I__1070/I                            LocalMux                       0              3637   +INF  FALL       1
I__1070/O                            LocalMux                     309              3946   +INF  FALL       1
I__1075/I                            InMux                          0              3946   +INF  FALL       1
I__1075/O                            InMux                        217              4163   +INF  FALL       1
row_sr.shifted_data_i9_LC_7_9_7/in1  LogicCell40_SEQ_MODE_1000      0              4163   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1049/I                                     ClkMux                         0              2527  RISE       1
I__1049/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i9_LC_7_9_7/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divide_enable
Path End         : output_state_20_LC_1_9_2/in2
Capture Clock    : output_state_20_LC_1_9_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|laser_pulse:R#1)    +INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2835
- Setup Time                                        -323
------------------------------------------------   ----- 
End-of-path required time (ps)                      +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3199
---------------------------------------   ---- 
End-of-path arrival time (ps)             3199
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divide_enable                          top                            0                 0   +INF  RISE       1
divide_enable_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
divide_enable_pad_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
divide_enable_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
divide_enable_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__237/I                               Odrv12                         0              1053   +INF  FALL       1
I__237/O                               Odrv12                       540              1593   +INF  FALL       1
I__238/I                               Span12Mux_v                    0              1593   +INF  FALL       1
I__238/O                               Span12Mux_v                  540              2133   +INF  FALL       1
I__239/I                               Span12Mux_h                    0              2133   +INF  FALL       1
I__239/O                               Span12Mux_h                  540              2673   +INF  FALL       1
I__240/I                               LocalMux                       0              2673   +INF  FALL       1
I__240/O                               LocalMux                     309              2982   +INF  FALL       1
I__242/I                               InMux                          0              2982   +INF  FALL       1
I__242/O                               InMux                        217              3199   +INF  FALL       1
I__243/I                               CascadeMux                     0              3199   +INF  FALL       1
I__243/O                               CascadeMux                     0              3199   +INF  FALL       1
output_state_20_LC_1_9_2/in2           LogicCell40_SEQ_MODE_1000      0              3199   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__355/I                                           ClkMux                         0              2527  RISE       1
I__355/O                                           ClkMux                       309              2835  RISE       1
output_state_20_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i14_LC_3_10_2/in2
Capture Clock    : divider_sr.shifted_data_i14_LC_3_10_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -323
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3505
---------------------------------------   ---- 
End-of-path arrival time (ps)             3505
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                 top                            0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/DOUT                  IO_PAD                       510               510   +INF  RISE       1
sr_sel_div_pad_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_div_pad_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__428/I                                   Odrv12                         0               973   +INF  FALL       1
I__428/O                                   Odrv12                       540              1513   +INF  FALL       1
I__429/I                                   Span12Mux_v                    0              1513   +INF  FALL       1
I__429/O                                   Span12Mux_v                  540              2053   +INF  FALL       1
I__430/I                                   Span12Mux_h                    0              2053   +INF  FALL       1
I__430/O                                   Span12Mux_h                  540              2593   +INF  FALL       1
I__431/I                                   LocalMux                       0              2593   +INF  FALL       1
I__431/O                                   LocalMux                     309              2902   +INF  FALL       1
I__432/I                                   InMux                          0              2902   +INF  FALL       1
I__432/O                                   InMux                        217              3119   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in0               LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/ltout             LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL       1
I__434/I                                   CascadeMux                     0              3505   +INF  FALL       1
I__434/O                                   CascadeMux                     0              3505   +INF  FALL       1
divider_sr.shifted_data_i14_LC_3_10_2/in2  LogicCell40_SEQ_MODE_1000      0              3505   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i14_LC_3_10_2/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i11_LC_3_10_0/in2
Capture Clock    : divider_sr.shifted_data_i11_LC_3_10_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -323
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3981
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                 top                            0                 0   +INF  FALL       1
sr_sel_div_pad_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
sr_sel_div_pad_iopad/DOUT                  IO_PAD                       460               460   +INF  FALL       1
sr_sel_div_pad_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_sel_div_pad_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__428/I                                   Odrv12                         0               923   +INF  FALL       1
I__428/O                                   Odrv12                       540              1463   +INF  FALL       1
I__429/I                                   Span12Mux_v                    0              1463   +INF  FALL       1
I__429/O                                   Span12Mux_v                  540              2003   +INF  FALL       1
I__430/I                                   Span12Mux_h                    0              2003   +INF  FALL       1
I__430/O                                   Span12Mux_h                  540              2543   +INF  FALL       1
I__431/I                                   LocalMux                       0              2543   +INF  FALL       1
I__431/O                                   LocalMux                     309              2852   +INF  FALL       1
I__432/I                                   InMux                          0              2852   +INF  FALL       1
I__432/O                                   InMux                        217              3069   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in0               LogicCell40_SEQ_MODE_0000      0              3069   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout             LogicCell40_SEQ_MODE_0000    386              3455   +INF  FALL      15
I__537/I                                   LocalMux                       0              3455   +INF  FALL       1
I__537/O                                   LocalMux                     309              3763   +INF  FALL       1
I__542/I                                   InMux                          0              3763   +INF  FALL       1
I__542/O                                   InMux                        217              3981   +INF  FALL       1
I__555/I                                   CascadeMux                     0              3981   +INF  FALL       1
I__555/O                                   CascadeMux                     0              3981   +INF  FALL       1
divider_sr.shifted_data_i11_LC_3_10_0/in2  LogicCell40_SEQ_MODE_1000      0              3981   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i11_LC_3_10_0/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i11_LC_6_10_2/in2
Capture Clock    : row_sr.shifted_data_i11_LC_6_10_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -323
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4508
---------------------------------------   ---- 
End-of-path arrival time (ps)             4508
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                             top                            0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
sr_sel_row_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_row_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__435/I                               Odrv12                         0               973   +INF  FALL       1
I__435/O                               Odrv12                       540              1513   +INF  FALL       1
I__436/I                               Sp12to4                        0              1513   +INF  FALL       1
I__436/O                               Sp12to4                      449              1962   +INF  FALL       1
I__437/I                               Span4Mux_v                     0              1962   +INF  FALL       1
I__437/O                               Span4Mux_v                   372              2333   +INF  FALL       1
I__438/I                               LocalMux                       0              2333   +INF  FALL       1
I__438/O                               LocalMux                     309              2642   +INF  FALL       1
I__439/I                               InMux                          0              2642   +INF  FALL       1
I__439/O                               InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in1      LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout    LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      16
I__1068/I                              Odrv4                          0              3238   +INF  FALL       1
I__1068/O                              Odrv4                        372              3610   +INF  FALL       1
I__1071/I                              Span4Mux_v                     0              3610   +INF  FALL       1
I__1071/O                              Span4Mux_v                   372              3982   +INF  FALL       1
I__1076/I                              LocalMux                       0              3982   +INF  FALL       1
I__1076/O                              LocalMux                     309              4290   +INF  FALL       1
I__1084/I                              InMux                          0              4290   +INF  FALL       1
I__1084/O                              InMux                        217              4508   +INF  FALL       1
I__1095/I                              CascadeMux                     0              4508   +INF  FALL       1
I__1095/O                              CascadeMux                     0              4508   +INF  FALL       1
row_sr.shifted_data_i11_LC_6_10_2/in2  LogicCell40_SEQ_MODE_1000      0              4508   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i11_LC_6_10_2/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i14_LC_6_10_6/in2
Capture Clock    : row_sr.shifted_data_i14_LC_6_10_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -323
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4458
---------------------------------------   ---- 
End-of-path arrival time (ps)             4458
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                             top                            0                 0   +INF  FALL       1
sr_sel_row_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
sr_sel_row_pad_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
sr_sel_row_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_sel_row_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__435/I                               Odrv12                         0               923   +INF  FALL       1
I__435/O                               Odrv12                       540              1463   +INF  FALL       1
I__436/I                               Sp12to4                        0              1463   +INF  FALL       1
I__436/O                               Sp12to4                      449              1912   +INF  FALL       1
I__437/I                               Span4Mux_v                     0              1912   +INF  FALL       1
I__437/O                               Span4Mux_v                   372              2283   +INF  FALL       1
I__438/I                               LocalMux                       0              2283   +INF  FALL       1
I__438/O                               LocalMux                     309              2592   +INF  FALL       1
I__439/I                               InMux                          0              2592   +INF  FALL       1
I__439/O                               InMux                        217              2810   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in1      LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout    LogicCell40_SEQ_MODE_0000    379              3188   +INF  FALL      16
I__1068/I                              Odrv4                          0              3188   +INF  FALL       1
I__1068/O                              Odrv4                        372              3560   +INF  FALL       1
I__1071/I                              Span4Mux_v                     0              3560   +INF  FALL       1
I__1071/O                              Span4Mux_v                   372              3932   +INF  FALL       1
I__1076/I                              LocalMux                       0              3932   +INF  FALL       1
I__1076/O                              LocalMux                     309              4240   +INF  FALL       1
I__1085/I                              InMux                          0              4240   +INF  FALL       1
I__1085/O                              InMux                        217              4458   +INF  FALL       1
I__1096/I                              CascadeMux                     0              4458   +INF  FALL       1
I__1096/O                              CascadeMux                     0              4458   +INF  FALL       1
row_sr.shifted_data_i14_LC_6_10_6/in2  LogicCell40_SEQ_MODE_1000      0              4458   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i14_LC_6_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i12_LC_3_10_5/in3
Capture Clock    : divider_sr.shifted_data_i12_LC_3_10_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -217
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4031
---------------------------------------   ---- 
End-of-path arrival time (ps)             4031
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                 top                            0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/DOUT                  IO_PAD                       510               510   +INF  RISE       1
sr_sel_div_pad_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_div_pad_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__428/I                                   Odrv12                         0               973   +INF  FALL       1
I__428/O                                   Odrv12                       540              1513   +INF  FALL       1
I__429/I                                   Span12Mux_v                    0              1513   +INF  FALL       1
I__429/O                                   Span12Mux_v                  540              2053   +INF  FALL       1
I__430/I                                   Span12Mux_h                    0              2053   +INF  FALL       1
I__430/O                                   Span12Mux_h                  540              2593   +INF  FALL       1
I__431/I                                   LocalMux                       0              2593   +INF  FALL       1
I__431/O                                   LocalMux                     309              2902   +INF  FALL       1
I__432/I                                   InMux                          0              2902   +INF  FALL       1
I__432/O                                   InMux                        217              3119   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in0               LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout             LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      15
I__537/I                                   LocalMux                       0              3505   +INF  FALL       1
I__537/O                                   LocalMux                     309              3813   +INF  FALL       1
I__543/I                                   InMux                          0              3813   +INF  FALL       1
I__543/O                                   InMux                        217              4031   +INF  FALL       1
divider_sr.shifted_data_i12_LC_3_10_5/in3  LogicCell40_SEQ_MODE_1000      0              4031   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i12_LC_3_10_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : output_state_I_0_21_2_lut_LC_1_10_6/lcout
Path End         : divided_pulse
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Data Path Delay                                     5000
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5000
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_0000      0                 0   COMP  RISE      18
I__734/I                                   Odrv12                         0                 0   +INF  RISE       1
I__734/O                                   Odrv12                       491               491   +INF  RISE       1
I__738/I                                   LocalMux                       0               491   +INF  RISE       1
I__738/O                                   LocalMux                     330               821   +INF  RISE       1
I__742/I                                   IoInMux                        0               821   +INF  RISE       1
I__742/O                                   IoInMux                      259              1080   +INF  RISE       1
divided_pulse_pad_preio/DOUT0              PRE_IO_PIN_TYPE_011001         0              1080   +INF  RISE       1
divided_pulse_pad_preio/PADOUT             PRE_IO_PIN_TYPE_011001      2006              3086   +INF  RISE       1
divided_pulse_pad_iopad/DIN                IO_PAD                         0              3086   +INF  RISE       1
divided_pulse_pad_iopad/PACKAGEPIN:out     IO_PAD                      1914              5000   +INF  RISE       1
divided_pulse                              top                            0              5000   +INF  RISE       1


++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i15_LC_3_10_4/in0
Capture Clock    : divider_sr.shifted_data_i15_LC_3_10_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3764
---------------------------------------   ---- 
End-of-path arrival time (ps)             3764
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                   top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT                    IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                                   Odrv12                         0               973   +INF  FALL       1
I__419/O                                   Odrv12                       540              1513   +INF  FALL       1
I__420/I                                   Sp12to4                        0              1513   +INF  FALL       1
I__420/O                                   Sp12to4                      449              1962   +INF  FALL       1
I__421/I                                   Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                                   Span4Mux_v                   372              2333   +INF  FALL       1
I__423/I                                   LocalMux                       0              2333   +INF  FALL       1
I__423/O                                   LocalMux                     309              2642   +INF  FALL       1
I__426/I                                   InMux                          0              2642   +INF  FALL       1
I__426/O                                   InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in1               LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout             LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      15
I__537/I                                   LocalMux                       0              3238   +INF  FALL       1
I__537/O                                   LocalMux                     309              3547   +INF  FALL       1
I__544/I                                   InMux                          0              3547   +INF  FALL       1
I__544/O                                   InMux                        217              3764   +INF  FALL       1
divider_sr.shifted_data_i15_LC_3_10_4/in0  LogicCell40_SEQ_MODE_1000      0              3764   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i15_LC_3_10_4/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i13_LC_3_10_6/in1
Capture Clock    : divider_sr.shifted_data_i13_LC_3_10_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -379
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3714
---------------------------------------   ---- 
End-of-path arrival time (ps)             3714
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                   top                            0                 0   +INF  FALL       1
sr_reset_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  FALL       1
sr_reset_pad_iopad/DOUT                    IO_PAD                       460               460   +INF  FALL       1
sr_reset_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_reset_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__419/I                                   Odrv12                         0               923   +INF  FALL       1
I__419/O                                   Odrv12                       540              1463   +INF  FALL       1
I__420/I                                   Sp12to4                        0              1463   +INF  FALL       1
I__420/O                                   Sp12to4                      449              1912   +INF  FALL       1
I__421/I                                   Span4Mux_v                     0              1912   +INF  FALL       1
I__421/O                                   Span4Mux_v                   372              2283   +INF  FALL       1
I__423/I                                   LocalMux                       0              2283   +INF  FALL       1
I__423/O                                   LocalMux                     309              2592   +INF  FALL       1
I__426/I                                   InMux                          0              2592   +INF  FALL       1
I__426/O                                   InMux                        217              2810   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in1               LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout             LogicCell40_SEQ_MODE_0000    379              3188   +INF  FALL      15
I__538/I                                   LocalMux                       0              3188   +INF  FALL       1
I__538/O                                   LocalMux                     309              3497   +INF  FALL       1
I__545/I                                   InMux                          0              3497   +INF  FALL       1
I__545/O                                   InMux                        217              3714   +INF  FALL       1
divider_sr.shifted_data_i13_LC_3_10_6/in1  LogicCell40_SEQ_MODE_1000      0              3714   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i13_LC_3_10_6/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i8_LC_7_9_0/in0
Capture Clock    : row_sr.shifted_data_i8_LC_7_9_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4213
---------------------------------------   ---- 
End-of-path arrival time (ps)             4213
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                             top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                             Odrv12                         0               973   +INF  FALL       1
I__419/O                             Odrv12                       540              1513   +INF  FALL       1
I__420/I                             Sp12to4                        0              1513   +INF  FALL       1
I__420/O                             Sp12to4                      449              1962   +INF  FALL       1
I__421/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__422/I                             LocalMux                       0              2333   +INF  FALL       1
I__422/O                             LocalMux                     309              2642   +INF  FALL       1
I__425/I                             InMux                          0              2642   +INF  FALL       1
I__425/O                             InMux                        217              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in3        LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout      LogicCell40_SEQ_MODE_0000    288              3147   +INF  FALL      16
I__1109/I                            Odrv12                         0              3147   +INF  FALL       1
I__1109/O                            Odrv12                       540              3687   +INF  FALL       1
I__1112/I                            LocalMux                       0              3687   +INF  FALL       1
I__1112/O                            LocalMux                     309              3996   +INF  FALL       1
I__1117/I                            InMux                          0              3996   +INF  FALL       1
I__1117/O                            InMux                        217              4213   +INF  FALL       1
row_sr.shifted_data_i8_LC_7_9_0/in0  LogicCell40_SEQ_MODE_1000      0              4213   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1049/I                                     ClkMux                         0              2527  RISE       1
I__1049/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i8_LC_7_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i9_LC_7_9_7/in3
Capture Clock    : row_sr.shifted_data_i9_LC_7_9_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -217
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4163
---------------------------------------   ---- 
End-of-path arrival time (ps)             4163
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                             top                            0                 0   +INF  FALL       1
sr_reset_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
sr_reset_pad_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
sr_reset_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_reset_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__419/I                             Odrv12                         0               923   +INF  FALL       1
I__419/O                             Odrv12                       540              1463   +INF  FALL       1
I__420/I                             Sp12to4                        0              1463   +INF  FALL       1
I__420/O                             Sp12to4                      449              1912   +INF  FALL       1
I__421/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__421/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__422/I                             LocalMux                       0              2283   +INF  FALL       1
I__422/O                             LocalMux                     309              2592   +INF  FALL       1
I__425/I                             InMux                          0              2592   +INF  FALL       1
I__425/O                             InMux                        217              2810   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in3        LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout      LogicCell40_SEQ_MODE_0000    288              3097   +INF  FALL      16
I__1109/I                            Odrv12                         0              3097   +INF  FALL       1
I__1109/O                            Odrv12                       540              3637   +INF  FALL       1
I__1112/I                            LocalMux                       0              3637   +INF  FALL       1
I__1112/O                            LocalMux                     309              3946   +INF  FALL       1
I__1118/I                            InMux                          0              3946   +INF  FALL       1
I__1118/O                            InMux                        217              4163   +INF  FALL       1
row_sr.shifted_data_i9_LC_7_9_7/in3  LogicCell40_SEQ_MODE_1000      0              4163   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1049/I                                     ClkMux                         0              2527  RISE       1
I__1049/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i9_LC_7_9_7/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i15_LC_3_10_4/in2
Capture Clock    : divider_sr.shifted_data_i15_LC_3_10_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -323
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3238
---------------------------------------   ---- 
End-of-path arrival time (ps)             3238
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                   top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT                    IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                                   Odrv12                         0               973   +INF  FALL       1
I__419/O                                   Odrv12                       540              1513   +INF  FALL       1
I__420/I                                   Sp12to4                        0              1513   +INF  FALL       1
I__420/O                                   Sp12to4                      449              1962   +INF  FALL       1
I__421/I                                   Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                                   Span4Mux_v                   372              2333   +INF  FALL       1
I__423/I                                   LocalMux                       0              2333   +INF  FALL       1
I__423/O                                   LocalMux                     309              2642   +INF  FALL       1
I__427/I                                   InMux                          0              2642   +INF  FALL       1
I__427/O                                   InMux                        217              2860   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in1             LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/ltout           LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL       1
I__418/I                                   CascadeMux                     0              3238   +INF  FALL       1
I__418/O                                   CascadeMux                     0              3238   +INF  FALL       1
divider_sr.shifted_data_i15_LC_3_10_4/in2  LogicCell40_SEQ_MODE_1000      0              3238   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i15_LC_3_10_4/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i11_LC_3_10_0/in0
Capture Clock    : divider_sr.shifted_data_i11_LC_3_10_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3764
---------------------------------------   ---- 
End-of-path arrival time (ps)             3764
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                   top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT                    IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                                   Odrv12                         0               973   +INF  FALL       1
I__419/O                                   Odrv12                       540              1513   +INF  FALL       1
I__420/I                                   Sp12to4                        0              1513   +INF  FALL       1
I__420/O                                   Sp12to4                      449              1962   +INF  FALL       1
I__421/I                                   Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                                   Span4Mux_v                   372              2333   +INF  FALL       1
I__423/I                                   LocalMux                       0              2333   +INF  FALL       1
I__423/O                                   LocalMux                     309              2642   +INF  FALL       1
I__427/I                                   InMux                          0              2642   +INF  FALL       1
I__427/O                                   InMux                        217              2860   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in1             LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout           LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      15
I__566/I                                   LocalMux                       0              3238   +INF  FALL       1
I__566/O                                   LocalMux                     309              3547   +INF  FALL       1
I__570/I                                   InMux                          0              3547   +INF  FALL       1
I__570/O                                   InMux                        217              3764   +INF  FALL       1
divider_sr.shifted_data_i11_LC_3_10_0/in0  LogicCell40_SEQ_MODE_1000      0              3764   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i11_LC_3_10_0/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i12_LC_3_10_5/in1
Capture Clock    : divider_sr.shifted_data_i12_LC_3_10_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -379
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3714
---------------------------------------   ---- 
End-of-path arrival time (ps)             3714
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                   top                            0                 0   +INF  FALL       1
sr_reset_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  FALL       1
sr_reset_pad_iopad/DOUT                    IO_PAD                       460               460   +INF  FALL       1
sr_reset_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_reset_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__419/I                                   Odrv12                         0               923   +INF  FALL       1
I__419/O                                   Odrv12                       540              1463   +INF  FALL       1
I__420/I                                   Sp12to4                        0              1463   +INF  FALL       1
I__420/O                                   Sp12to4                      449              1912   +INF  FALL       1
I__421/I                                   Span4Mux_v                     0              1912   +INF  FALL       1
I__421/O                                   Span4Mux_v                   372              2283   +INF  FALL       1
I__423/I                                   LocalMux                       0              2283   +INF  FALL       1
I__423/O                                   LocalMux                     309              2592   +INF  FALL       1
I__427/I                                   InMux                          0              2592   +INF  FALL       1
I__427/O                                   InMux                        217              2810   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in1             LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout           LogicCell40_SEQ_MODE_0000    379              3188   +INF  FALL      15
I__566/I                                   LocalMux                       0              3188   +INF  FALL       1
I__566/O                                   LocalMux                     309              3497   +INF  FALL       1
I__571/I                                   InMux                          0              3497   +INF  FALL       1
I__571/O                                   InMux                        217              3714   +INF  FALL       1
divider_sr.shifted_data_i12_LC_3_10_5/in1  LogicCell40_SEQ_MODE_1000      0              3714   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i12_LC_3_10_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i13_LC_3_10_6/in2
Capture Clock    : divider_sr.shifted_data_i13_LC_3_10_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -323
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4031
---------------------------------------   ---- 
End-of-path arrival time (ps)             4031
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                 top                            0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/DOUT                  IO_PAD                       510               510   +INF  RISE       1
sr_sel_div_pad_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_div_pad_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__428/I                                   Odrv12                         0               973   +INF  FALL       1
I__428/O                                   Odrv12                       540              1513   +INF  FALL       1
I__429/I                                   Span12Mux_v                    0              1513   +INF  FALL       1
I__429/O                                   Span12Mux_v                  540              2053   +INF  FALL       1
I__430/I                                   Span12Mux_h                    0              2053   +INF  FALL       1
I__430/O                                   Span12Mux_h                  540              2593   +INF  FALL       1
I__431/I                                   LocalMux                       0              2593   +INF  FALL       1
I__431/O                                   LocalMux                     309              2902   +INF  FALL       1
I__433/I                                   InMux                          0              2902   +INF  FALL       1
I__433/O                                   InMux                        217              3119   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in0             LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout           LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      15
I__566/I                                   LocalMux                       0              3505   +INF  FALL       1
I__566/O                                   LocalMux                     309              3813   +INF  FALL       1
I__572/I                                   InMux                          0              3813   +INF  FALL       1
I__572/O                                   InMux                        217              4031   +INF  FALL       1
I__582/I                                   CascadeMux                     0              4031   +INF  FALL       1
I__582/O                                   CascadeMux                     0              4031   +INF  FALL       1
divider_sr.shifted_data_i13_LC_3_10_6/in2  LogicCell40_SEQ_MODE_1000      0              4031   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i13_LC_3_10_6/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i14_LC_3_10_2/in0
Capture Clock    : divider_sr.shifted_data_i14_LC_3_10_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3981
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                 top                            0                 0   +INF  FALL       1
sr_sel_div_pad_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
sr_sel_div_pad_iopad/DOUT                  IO_PAD                       460               460   +INF  FALL       1
sr_sel_div_pad_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_sel_div_pad_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__428/I                                   Odrv12                         0               923   +INF  FALL       1
I__428/O                                   Odrv12                       540              1463   +INF  FALL       1
I__429/I                                   Span12Mux_v                    0              1463   +INF  FALL       1
I__429/O                                   Span12Mux_v                  540              2003   +INF  FALL       1
I__430/I                                   Span12Mux_h                    0              2003   +INF  FALL       1
I__430/O                                   Span12Mux_h                  540              2543   +INF  FALL       1
I__431/I                                   LocalMux                       0              2543   +INF  FALL       1
I__431/O                                   LocalMux                     309              2852   +INF  FALL       1
I__433/I                                   InMux                          0              2852   +INF  FALL       1
I__433/O                                   InMux                        217              3069   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in0             LogicCell40_SEQ_MODE_0000      0              3069   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout           LogicCell40_SEQ_MODE_0000    386              3455   +INF  FALL      15
I__566/I                                   LocalMux                       0              3455   +INF  FALL       1
I__566/O                                   LocalMux                     309              3763   +INF  FALL       1
I__573/I                                   InMux                          0              3763   +INF  FALL       1
I__573/O                                   InMux                        217              3981   +INF  FALL       1
divider_sr.shifted_data_i14_LC_3_10_2/in0  LogicCell40_SEQ_MODE_1000      0              3981   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i14_LC_3_10_2/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i11_LC_6_10_2/in0
Capture Clock    : row_sr.shifted_data_i11_LC_6_10_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4508
---------------------------------------   ---- 
End-of-path arrival time (ps)             4508
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                             top                            0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
sr_sel_row_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_row_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__435/I                               Odrv12                         0               973   +INF  FALL       1
I__435/O                               Odrv12                       540              1513   +INF  FALL       1
I__436/I                               Sp12to4                        0              1513   +INF  FALL       1
I__436/O                               Sp12to4                      449              1962   +INF  FALL       1
I__437/I                               Span4Mux_v                     0              1962   +INF  FALL       1
I__437/O                               Span4Mux_v                   372              2333   +INF  FALL       1
I__438/I                               LocalMux                       0              2333   +INF  FALL       1
I__438/O                               LocalMux                     309              2642   +INF  FALL       1
I__440/I                               InMux                          0              2642   +INF  FALL       1
I__440/O                               InMux                        217              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in1          LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout        LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      16
I__1110/I                              Odrv4                          0              3238   +INF  FALL       1
I__1110/O                              Odrv4                        372              3610   +INF  FALL       1
I__1113/I                              Span4Mux_v                     0              3610   +INF  FALL       1
I__1113/O                              Span4Mux_v                   372              3982   +INF  FALL       1
I__1119/I                              LocalMux                       0              3982   +INF  FALL       1
I__1119/O                              LocalMux                     309              4290   +INF  FALL       1
I__1126/I                              InMux                          0              4290   +INF  FALL       1
I__1126/O                              InMux                        217              4508   +INF  FALL       1
row_sr.shifted_data_i11_LC_6_10_2/in0  LogicCell40_SEQ_MODE_1000      0              4508   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i11_LC_6_10_2/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i14_LC_6_10_6/in0
Capture Clock    : row_sr.shifted_data_i14_LC_6_10_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4458
---------------------------------------   ---- 
End-of-path arrival time (ps)             4458
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                             top                            0                 0   +INF  FALL       1
sr_sel_row_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
sr_sel_row_pad_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
sr_sel_row_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_sel_row_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__435/I                               Odrv12                         0               923   +INF  FALL       1
I__435/O                               Odrv12                       540              1463   +INF  FALL       1
I__436/I                               Sp12to4                        0              1463   +INF  FALL       1
I__436/O                               Sp12to4                      449              1912   +INF  FALL       1
I__437/I                               Span4Mux_v                     0              1912   +INF  FALL       1
I__437/O                               Span4Mux_v                   372              2283   +INF  FALL       1
I__438/I                               LocalMux                       0              2283   +INF  FALL       1
I__438/O                               LocalMux                     309              2592   +INF  FALL       1
I__440/I                               InMux                          0              2592   +INF  FALL       1
I__440/O                               InMux                        217              2810   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in1          LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout        LogicCell40_SEQ_MODE_0000    379              3188   +INF  FALL      16
I__1110/I                              Odrv4                          0              3188   +INF  FALL       1
I__1110/O                              Odrv4                        372              3560   +INF  FALL       1
I__1113/I                              Span4Mux_v                     0              3560   +INF  FALL       1
I__1113/O                              Span4Mux_v                   372              3932   +INF  FALL       1
I__1119/I                              LocalMux                       0              3932   +INF  FALL       1
I__1119/O                              LocalMux                     309              4240   +INF  FALL       1
I__1127/I                              InMux                          0              4240   +INF  FALL       1
I__1127/O                              InMux                        217              4458   +INF  FALL       1
row_sr.shifted_data_i14_LC_6_10_6/in0  LogicCell40_SEQ_MODE_1000      0              4458   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i14_LC_6_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i10_LC_3_11_5/in2
Capture Clock    : divider_sr.shifted_data_i10_LC_3_11_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -323
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4031
---------------------------------------   ---- 
End-of-path arrival time (ps)             4031
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                 top                            0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/DOUT                  IO_PAD                       510               510   +INF  RISE       1
sr_sel_div_pad_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_div_pad_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__428/I                                   Odrv12                         0               973   +INF  FALL       1
I__428/O                                   Odrv12                       540              1513   +INF  FALL       1
I__429/I                                   Span12Mux_v                    0              1513   +INF  FALL       1
I__429/O                                   Span12Mux_v                  540              2053   +INF  FALL       1
I__430/I                                   Span12Mux_h                    0              2053   +INF  FALL       1
I__430/O                                   Span12Mux_h                  540              2593   +INF  FALL       1
I__431/I                                   LocalMux                       0              2593   +INF  FALL       1
I__431/O                                   LocalMux                     309              2902   +INF  FALL       1
I__432/I                                   InMux                          0              2902   +INF  FALL       1
I__432/O                                   InMux                        217              3119   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in0               LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout             LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      15
I__539/I                                   LocalMux                       0              3505   +INF  FALL       1
I__539/O                                   LocalMux                     309              3813   +INF  FALL       1
I__546/I                                   InMux                          0              3813   +INF  FALL       1
I__546/O                                   InMux                        217              4031   +INF  FALL       1
I__556/I                                   CascadeMux                     0              4031   +INF  FALL       1
I__556/O                                   CascadeMux                     0              4031   +INF  FALL       1
divider_sr.shifted_data_i10_LC_3_11_5/in2  LogicCell40_SEQ_MODE_1000      0              4031   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i10_LC_3_11_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i5_LC_3_11_6/in1
Capture Clock    : divider_sr.shifted_data_i5_LC_3_11_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -379
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3764
---------------------------------------   ---- 
End-of-path arrival time (ps)             3764
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                  top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                                  Odrv12                         0               973   +INF  FALL       1
I__419/O                                  Odrv12                       540              1513   +INF  FALL       1
I__420/I                                  Sp12to4                        0              1513   +INF  FALL       1
I__420/O                                  Sp12to4                      449              1962   +INF  FALL       1
I__421/I                                  Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                                  Span4Mux_v                   372              2333   +INF  FALL       1
I__423/I                                  LocalMux                       0              2333   +INF  FALL       1
I__423/O                                  LocalMux                     309              2642   +INF  FALL       1
I__426/I                                  InMux                          0              2642   +INF  FALL       1
I__426/O                                  InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in1              LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout            LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      15
I__539/I                                  LocalMux                       0              3238   +INF  FALL       1
I__539/O                                  LocalMux                     309              3547   +INF  FALL       1
I__547/I                                  InMux                          0              3547   +INF  FALL       1
I__547/O                                  InMux                        217              3764   +INF  FALL       1
divider_sr.shifted_data_i5_LC_3_11_6/in1  LogicCell40_SEQ_MODE_1000      0              3764   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i5_LC_3_11_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i6_LC_3_11_1/in2
Capture Clock    : divider_sr.shifted_data_i6_LC_3_11_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -323
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3714
---------------------------------------   ---- 
End-of-path arrival time (ps)             3714
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                  top                            0                 0   +INF  FALL       1
sr_reset_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
sr_reset_pad_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
sr_reset_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_reset_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__419/I                                  Odrv12                         0               923   +INF  FALL       1
I__419/O                                  Odrv12                       540              1463   +INF  FALL       1
I__420/I                                  Sp12to4                        0              1463   +INF  FALL       1
I__420/O                                  Sp12to4                      449              1912   +INF  FALL       1
I__421/I                                  Span4Mux_v                     0              1912   +INF  FALL       1
I__421/O                                  Span4Mux_v                   372              2283   +INF  FALL       1
I__423/I                                  LocalMux                       0              2283   +INF  FALL       1
I__423/O                                  LocalMux                     309              2592   +INF  FALL       1
I__426/I                                  InMux                          0              2592   +INF  FALL       1
I__426/O                                  InMux                        217              2810   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in1              LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout            LogicCell40_SEQ_MODE_0000    379              3188   +INF  FALL      15
I__539/I                                  LocalMux                       0              3188   +INF  FALL       1
I__539/O                                  LocalMux                     309              3497   +INF  FALL       1
I__548/I                                  InMux                          0              3497   +INF  FALL       1
I__548/O                                  InMux                        217              3714   +INF  FALL       1
I__557/I                                  CascadeMux                     0              3714   +INF  FALL       1
I__557/O                                  CascadeMux                     0              3714   +INF  FALL       1
divider_sr.shifted_data_i6_LC_3_11_1/in2  LogicCell40_SEQ_MODE_1000      0              3714   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i6_LC_3_11_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i7_LC_3_11_7/in0
Capture Clock    : divider_sr.shifted_data_i7_LC_3_11_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3981
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                top                            0                 0   +INF  FALL       1
sr_sel_div_pad_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  FALL       1
sr_sel_div_pad_iopad/DOUT                 IO_PAD                       460               460   +INF  FALL       1
sr_sel_div_pad_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_sel_div_pad_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__428/I                                  Odrv12                         0               923   +INF  FALL       1
I__428/O                                  Odrv12                       540              1463   +INF  FALL       1
I__429/I                                  Span12Mux_v                    0              1463   +INF  FALL       1
I__429/O                                  Span12Mux_v                  540              2003   +INF  FALL       1
I__430/I                                  Span12Mux_h                    0              2003   +INF  FALL       1
I__430/O                                  Span12Mux_h                  540              2543   +INF  FALL       1
I__431/I                                  LocalMux                       0              2543   +INF  FALL       1
I__431/O                                  LocalMux                     309              2852   +INF  FALL       1
I__432/I                                  InMux                          0              2852   +INF  FALL       1
I__432/O                                  InMux                        217              3069   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in0              LogicCell40_SEQ_MODE_0000      0              3069   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout            LogicCell40_SEQ_MODE_0000    386              3455   +INF  FALL      15
I__539/I                                  LocalMux                       0              3455   +INF  FALL       1
I__539/O                                  LocalMux                     309              3763   +INF  FALL       1
I__549/I                                  InMux                          0              3763   +INF  FALL       1
I__549/O                                  InMux                        217              3981   +INF  FALL       1
divider_sr.shifted_data_i7_LC_3_11_7/in0  LogicCell40_SEQ_MODE_1000      0              3981   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i7_LC_3_11_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i0_LC_5_10_3/in2
Capture Clock    : divider_sr.shifted_data_i0_LC_5_10_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -323
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4571
---------------------------------------   ---- 
End-of-path arrival time (ps)             4571
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                top                            0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
sr_sel_div_pad_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_div_pad_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__428/I                                  Odrv12                         0               973   +INF  FALL       1
I__428/O                                  Odrv12                       540              1513   +INF  FALL       1
I__429/I                                  Span12Mux_v                    0              1513   +INF  FALL       1
I__429/O                                  Span12Mux_v                  540              2053   +INF  FALL       1
I__430/I                                  Span12Mux_h                    0              2053   +INF  FALL       1
I__430/O                                  Span12Mux_h                  540              2593   +INF  FALL       1
I__431/I                                  LocalMux                       0              2593   +INF  FALL       1
I__431/O                                  LocalMux                     309              2902   +INF  FALL       1
I__432/I                                  InMux                          0              2902   +INF  FALL       1
I__432/O                                  InMux                        217              3119   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in0              LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout            LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      15
I__540/I                                  Odrv12                         0              3505   +INF  FALL       1
I__540/O                                  Odrv12                       540              4045   +INF  FALL       1
I__552/I                                  LocalMux                       0              4045   +INF  FALL       1
I__552/O                                  LocalMux                     309              4353   +INF  FALL       1
I__558/I                                  InMux                          0              4353   +INF  FALL       1
I__558/O                                  InMux                        217              4571   +INF  FALL       1
I__563/I                                  CascadeMux                     0              4571   +INF  FALL       1
I__563/O                                  CascadeMux                     0              4571   +INF  FALL       1
divider_sr.shifted_data_i0_LC_5_10_3/in2  LogicCell40_SEQ_MODE_1000      0              4571   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i0_LC_5_10_3/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i1_LC_5_10_2/in3
Capture Clock    : divider_sr.shifted_data_i1_LC_5_10_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -217
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4304
---------------------------------------   ---- 
End-of-path arrival time (ps)             4304
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                  top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                                  Odrv12                         0               973   +INF  FALL       1
I__419/O                                  Odrv12                       540              1513   +INF  FALL       1
I__420/I                                  Sp12to4                        0              1513   +INF  FALL       1
I__420/O                                  Sp12to4                      449              1962   +INF  FALL       1
I__421/I                                  Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                                  Span4Mux_v                   372              2333   +INF  FALL       1
I__423/I                                  LocalMux                       0              2333   +INF  FALL       1
I__423/O                                  LocalMux                     309              2642   +INF  FALL       1
I__426/I                                  InMux                          0              2642   +INF  FALL       1
I__426/O                                  InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in1              LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout            LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      15
I__540/I                                  Odrv12                         0              3238   +INF  FALL       1
I__540/O                                  Odrv12                       540              3778   +INF  FALL       1
I__552/I                                  LocalMux                       0              3778   +INF  FALL       1
I__552/O                                  LocalMux                     309              4087   +INF  FALL       1
I__559/I                                  InMux                          0              4087   +INF  FALL       1
I__559/O                                  InMux                        217              4304   +INF  FALL       1
divider_sr.shifted_data_i1_LC_5_10_2/in3  LogicCell40_SEQ_MODE_1000      0              4304   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i1_LC_5_10_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i2_LC_5_10_6/in0
Capture Clock    : divider_sr.shifted_data_i2_LC_5_10_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4254
---------------------------------------   ---- 
End-of-path arrival time (ps)             4254
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                  top                            0                 0   +INF  FALL       1
sr_reset_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
sr_reset_pad_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
sr_reset_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_reset_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__419/I                                  Odrv12                         0               923   +INF  FALL       1
I__419/O                                  Odrv12                       540              1463   +INF  FALL       1
I__420/I                                  Sp12to4                        0              1463   +INF  FALL       1
I__420/O                                  Sp12to4                      449              1912   +INF  FALL       1
I__421/I                                  Span4Mux_v                     0              1912   +INF  FALL       1
I__421/O                                  Span4Mux_v                   372              2283   +INF  FALL       1
I__423/I                                  LocalMux                       0              2283   +INF  FALL       1
I__423/O                                  LocalMux                     309              2592   +INF  FALL       1
I__426/I                                  InMux                          0              2592   +INF  FALL       1
I__426/O                                  InMux                        217              2810   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in1              LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout            LogicCell40_SEQ_MODE_0000    379              3188   +INF  FALL      15
I__540/I                                  Odrv12                         0              3188   +INF  FALL       1
I__540/O                                  Odrv12                       540              3728   +INF  FALL       1
I__553/I                                  LocalMux                       0              3728   +INF  FALL       1
I__553/O                                  LocalMux                     309              4037   +INF  FALL       1
I__560/I                                  InMux                          0              4037   +INF  FALL       1
I__560/O                                  InMux                        217              4254   +INF  FALL       1
divider_sr.shifted_data_i2_LC_5_10_6/in0  LogicCell40_SEQ_MODE_1000      0              4254   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i2_LC_5_10_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i3_LC_5_10_4/in0
Capture Clock    : divider_sr.shifted_data_i3_LC_5_10_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4521
---------------------------------------   ---- 
End-of-path arrival time (ps)             4521
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                top                            0                 0   +INF  FALL       1
sr_sel_div_pad_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  FALL       1
sr_sel_div_pad_iopad/DOUT                 IO_PAD                       460               460   +INF  FALL       1
sr_sel_div_pad_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_sel_div_pad_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__428/I                                  Odrv12                         0               923   +INF  FALL       1
I__428/O                                  Odrv12                       540              1463   +INF  FALL       1
I__429/I                                  Span12Mux_v                    0              1463   +INF  FALL       1
I__429/O                                  Span12Mux_v                  540              2003   +INF  FALL       1
I__430/I                                  Span12Mux_h                    0              2003   +INF  FALL       1
I__430/O                                  Span12Mux_h                  540              2543   +INF  FALL       1
I__431/I                                  LocalMux                       0              2543   +INF  FALL       1
I__431/O                                  LocalMux                     309              2852   +INF  FALL       1
I__432/I                                  InMux                          0              2852   +INF  FALL       1
I__432/O                                  InMux                        217              3069   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in0              LogicCell40_SEQ_MODE_0000      0              3069   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout            LogicCell40_SEQ_MODE_0000    386              3455   +INF  FALL      15
I__540/I                                  Odrv12                         0              3455   +INF  FALL       1
I__540/O                                  Odrv12                       540              3995   +INF  FALL       1
I__553/I                                  LocalMux                       0              3995   +INF  FALL       1
I__553/O                                  LocalMux                     309              4303   +INF  FALL       1
I__561/I                                  InMux                          0              4303   +INF  FALL       1
I__561/O                                  InMux                        217              4521   +INF  FALL       1
divider_sr.shifted_data_i3_LC_5_10_4/in0  LogicCell40_SEQ_MODE_1000      0              4521   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i3_LC_5_10_4/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i4_LC_5_11_7/in2
Capture Clock    : divider_sr.shifted_data_i4_LC_5_11_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -323
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4508
---------------------------------------   ---- 
End-of-path arrival time (ps)             4508
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                  top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                                  Odrv12                         0               973   +INF  FALL       1
I__419/O                                  Odrv12                       540              1513   +INF  FALL       1
I__420/I                                  Sp12to4                        0              1513   +INF  FALL       1
I__420/O                                  Sp12to4                      449              1962   +INF  FALL       1
I__421/I                                  Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                                  Span4Mux_v                   372              2333   +INF  FALL       1
I__423/I                                  LocalMux                       0              2333   +INF  FALL       1
I__423/O                                  LocalMux                     309              2642   +INF  FALL       1
I__426/I                                  InMux                          0              2642   +INF  FALL       1
I__426/O                                  InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in1              LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout            LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      15
I__541/I                                  Odrv4                          0              3238   +INF  FALL       1
I__541/O                                  Odrv4                        372              3610   +INF  FALL       1
I__554/I                                  Span4Mux_v                     0              3610   +INF  FALL       1
I__554/O                                  Span4Mux_v                   372              3982   +INF  FALL       1
I__562/I                                  LocalMux                       0              3982   +INF  FALL       1
I__562/O                                  LocalMux                     309              4290   +INF  FALL       1
I__564/I                                  InMux                          0              4290   +INF  FALL       1
I__564/O                                  InMux                        217              4508   +INF  FALL       1
I__565/I                                  CascadeMux                     0              4508   +INF  FALL       1
I__565/O                                  CascadeMux                     0              4508   +INF  FALL       1
divider_sr.shifted_data_i4_LC_5_11_7/in2  LogicCell40_SEQ_MODE_1000      0              4508   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1047/I                                     ClkMux                         0              2527  RISE       1
I__1047/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i4_LC_5_11_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i8_LC_3_11_0/in1
Capture Clock    : divider_sr.shifted_data_i8_LC_3_11_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -379
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4031
---------------------------------------   ---- 
End-of-path arrival time (ps)             4031
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                top                            0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
sr_sel_div_pad_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_div_pad_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__428/I                                  Odrv12                         0               973   +INF  FALL       1
I__428/O                                  Odrv12                       540              1513   +INF  FALL       1
I__429/I                                  Span12Mux_v                    0              1513   +INF  FALL       1
I__429/O                                  Span12Mux_v                  540              2053   +INF  FALL       1
I__430/I                                  Span12Mux_h                    0              2053   +INF  FALL       1
I__430/O                                  Span12Mux_h                  540              2593   +INF  FALL       1
I__431/I                                  LocalMux                       0              2593   +INF  FALL       1
I__431/O                                  LocalMux                     309              2902   +INF  FALL       1
I__432/I                                  InMux                          0              2902   +INF  FALL       1
I__432/O                                  InMux                        217              3119   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in0              LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout            LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      15
I__539/I                                  LocalMux                       0              3505   +INF  FALL       1
I__539/O                                  LocalMux                     309              3813   +INF  FALL       1
I__550/I                                  InMux                          0              3813   +INF  FALL       1
I__550/O                                  InMux                        217              4031   +INF  FALL       1
divider_sr.shifted_data_i8_LC_3_11_0/in1  LogicCell40_SEQ_MODE_1000      0              4031   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i8_LC_3_11_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i9_LC_3_11_2/in1
Capture Clock    : divider_sr.shifted_data_i9_LC_3_11_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -379
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4031
---------------------------------------   ---- 
End-of-path arrival time (ps)             4031
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                top                            0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
sr_sel_div_pad_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_div_pad_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__428/I                                  Odrv12                         0               973   +INF  FALL       1
I__428/O                                  Odrv12                       540              1513   +INF  FALL       1
I__429/I                                  Span12Mux_v                    0              1513   +INF  FALL       1
I__429/O                                  Span12Mux_v                  540              2053   +INF  FALL       1
I__430/I                                  Span12Mux_h                    0              2053   +INF  FALL       1
I__430/O                                  Span12Mux_h                  540              2593   +INF  FALL       1
I__431/I                                  LocalMux                       0              2593   +INF  FALL       1
I__431/O                                  LocalMux                     309              2902   +INF  FALL       1
I__432/I                                  InMux                          0              2902   +INF  FALL       1
I__432/O                                  InMux                        217              3119   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in0              LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout            LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      15
I__539/I                                  LocalMux                       0              3505   +INF  FALL       1
I__539/O                                  LocalMux                     309              3813   +INF  FALL       1
I__551/I                                  InMux                          0              3813   +INF  FALL       1
I__551/O                                  InMux                        217              4031   +INF  FALL       1
divider_sr.shifted_data_i9_LC_3_11_2/in1  LogicCell40_SEQ_MODE_1000      0              4031   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i9_LC_3_11_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i10_LC_3_11_5/in1
Capture Clock    : divider_sr.shifted_data_i10_LC_3_11_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -379
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4031
---------------------------------------   ---- 
End-of-path arrival time (ps)             4031
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                 top                            0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/DOUT                  IO_PAD                       510               510   +INF  RISE       1
sr_sel_div_pad_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_div_pad_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__428/I                                   Odrv12                         0               973   +INF  FALL       1
I__428/O                                   Odrv12                       540              1513   +INF  FALL       1
I__429/I                                   Span12Mux_v                    0              1513   +INF  FALL       1
I__429/O                                   Span12Mux_v                  540              2053   +INF  FALL       1
I__430/I                                   Span12Mux_h                    0              2053   +INF  FALL       1
I__430/O                                   Span12Mux_h                  540              2593   +INF  FALL       1
I__431/I                                   LocalMux                       0              2593   +INF  FALL       1
I__431/O                                   LocalMux                     309              2902   +INF  FALL       1
I__433/I                                   InMux                          0              2902   +INF  FALL       1
I__433/O                                   InMux                        217              3119   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in0             LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout           LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      15
I__567/I                                   LocalMux                       0              3505   +INF  FALL       1
I__567/O                                   LocalMux                     309              3813   +INF  FALL       1
I__574/I                                   InMux                          0              3813   +INF  FALL       1
I__574/O                                   InMux                        217              4031   +INF  FALL       1
divider_sr.shifted_data_i10_LC_3_11_5/in1  LogicCell40_SEQ_MODE_1000      0              4031   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i10_LC_3_11_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i5_LC_3_11_6/in0
Capture Clock    : divider_sr.shifted_data_i5_LC_3_11_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3764
---------------------------------------   ---- 
End-of-path arrival time (ps)             3764
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                  top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                                  Odrv12                         0               973   +INF  FALL       1
I__419/O                                  Odrv12                       540              1513   +INF  FALL       1
I__420/I                                  Sp12to4                        0              1513   +INF  FALL       1
I__420/O                                  Sp12to4                      449              1962   +INF  FALL       1
I__421/I                                  Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                                  Span4Mux_v                   372              2333   +INF  FALL       1
I__423/I                                  LocalMux                       0              2333   +INF  FALL       1
I__423/O                                  LocalMux                     309              2642   +INF  FALL       1
I__427/I                                  InMux                          0              2642   +INF  FALL       1
I__427/O                                  InMux                        217              2860   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in1            LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout          LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      15
I__567/I                                  LocalMux                       0              3238   +INF  FALL       1
I__567/O                                  LocalMux                     309              3547   +INF  FALL       1
I__575/I                                  InMux                          0              3547   +INF  FALL       1
I__575/O                                  InMux                        217              3764   +INF  FALL       1
divider_sr.shifted_data_i5_LC_3_11_6/in0  LogicCell40_SEQ_MODE_1000      0              3764   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i5_LC_3_11_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i6_LC_3_11_1/in1
Capture Clock    : divider_sr.shifted_data_i6_LC_3_11_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -379
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3981
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                top                            0                 0   +INF  FALL       1
sr_sel_div_pad_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  FALL       1
sr_sel_div_pad_iopad/DOUT                 IO_PAD                       460               460   +INF  FALL       1
sr_sel_div_pad_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_sel_div_pad_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__428/I                                  Odrv12                         0               923   +INF  FALL       1
I__428/O                                  Odrv12                       540              1463   +INF  FALL       1
I__429/I                                  Span12Mux_v                    0              1463   +INF  FALL       1
I__429/O                                  Span12Mux_v                  540              2003   +INF  FALL       1
I__430/I                                  Span12Mux_h                    0              2003   +INF  FALL       1
I__430/O                                  Span12Mux_h                  540              2543   +INF  FALL       1
I__431/I                                  LocalMux                       0              2543   +INF  FALL       1
I__431/O                                  LocalMux                     309              2852   +INF  FALL       1
I__433/I                                  InMux                          0              2852   +INF  FALL       1
I__433/O                                  InMux                        217              3069   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in0            LogicCell40_SEQ_MODE_0000      0              3069   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout          LogicCell40_SEQ_MODE_0000    386              3455   +INF  FALL      15
I__567/I                                  LocalMux                       0              3455   +INF  FALL       1
I__567/O                                  LocalMux                     309              3763   +INF  FALL       1
I__576/I                                  InMux                          0              3763   +INF  FALL       1
I__576/O                                  InMux                        217              3981   +INF  FALL       1
divider_sr.shifted_data_i6_LC_3_11_1/in1  LogicCell40_SEQ_MODE_1000      0              3981   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i6_LC_3_11_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i7_LC_3_11_7/in3
Capture Clock    : divider_sr.shifted_data_i7_LC_3_11_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -217
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3714
---------------------------------------   ---- 
End-of-path arrival time (ps)             3714
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                  top                            0                 0   +INF  FALL       1
sr_reset_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
sr_reset_pad_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
sr_reset_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_reset_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__419/I                                  Odrv12                         0               923   +INF  FALL       1
I__419/O                                  Odrv12                       540              1463   +INF  FALL       1
I__420/I                                  Sp12to4                        0              1463   +INF  FALL       1
I__420/O                                  Sp12to4                      449              1912   +INF  FALL       1
I__421/I                                  Span4Mux_v                     0              1912   +INF  FALL       1
I__421/O                                  Span4Mux_v                   372              2283   +INF  FALL       1
I__423/I                                  LocalMux                       0              2283   +INF  FALL       1
I__423/O                                  LocalMux                     309              2592   +INF  FALL       1
I__427/I                                  InMux                          0              2592   +INF  FALL       1
I__427/O                                  InMux                        217              2810   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in1            LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout          LogicCell40_SEQ_MODE_0000    379              3188   +INF  FALL      15
I__567/I                                  LocalMux                       0              3188   +INF  FALL       1
I__567/O                                  LocalMux                     309              3497   +INF  FALL       1
I__577/I                                  InMux                          0              3497   +INF  FALL       1
I__577/O                                  InMux                        217              3714   +INF  FALL       1
divider_sr.shifted_data_i7_LC_3_11_7/in3  LogicCell40_SEQ_MODE_1000      0              3714   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i7_LC_3_11_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i0_LC_5_10_3/in0
Capture Clock    : divider_sr.shifted_data_i0_LC_5_10_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4571
---------------------------------------   ---- 
End-of-path arrival time (ps)             4571
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                top                            0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
sr_sel_div_pad_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_div_pad_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__428/I                                  Odrv12                         0               973   +INF  FALL       1
I__428/O                                  Odrv12                       540              1513   +INF  FALL       1
I__429/I                                  Span12Mux_v                    0              1513   +INF  FALL       1
I__429/O                                  Span12Mux_v                  540              2053   +INF  FALL       1
I__430/I                                  Span12Mux_h                    0              2053   +INF  FALL       1
I__430/O                                  Span12Mux_h                  540              2593   +INF  FALL       1
I__431/I                                  LocalMux                       0              2593   +INF  FALL       1
I__431/O                                  LocalMux                     309              2902   +INF  FALL       1
I__433/I                                  InMux                          0              2902   +INF  FALL       1
I__433/O                                  InMux                        217              3119   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in0            LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout          LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      15
I__568/I                                  Odrv12                         0              3505   +INF  FALL       1
I__568/O                                  Odrv12                       540              4045   +INF  FALL       1
I__580/I                                  LocalMux                       0              4045   +INF  FALL       1
I__580/O                                  LocalMux                     309              4353   +INF  FALL       1
I__584/I                                  InMux                          0              4353   +INF  FALL       1
I__584/O                                  InMux                        217              4571   +INF  FALL       1
divider_sr.shifted_data_i0_LC_5_10_3/in0  LogicCell40_SEQ_MODE_1000      0              4571   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i0_LC_5_10_3/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i1_LC_5_10_2/in1
Capture Clock    : divider_sr.shifted_data_i1_LC_5_10_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -379
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4304
---------------------------------------   ---- 
End-of-path arrival time (ps)             4304
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                  top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                                  Odrv12                         0               973   +INF  FALL       1
I__419/O                                  Odrv12                       540              1513   +INF  FALL       1
I__420/I                                  Sp12to4                        0              1513   +INF  FALL       1
I__420/O                                  Sp12to4                      449              1962   +INF  FALL       1
I__421/I                                  Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                                  Span4Mux_v                   372              2333   +INF  FALL       1
I__423/I                                  LocalMux                       0              2333   +INF  FALL       1
I__423/O                                  LocalMux                     309              2642   +INF  FALL       1
I__427/I                                  InMux                          0              2642   +INF  FALL       1
I__427/O                                  InMux                        217              2860   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in1            LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout          LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      15
I__568/I                                  Odrv12                         0              3238   +INF  FALL       1
I__568/O                                  Odrv12                       540              3778   +INF  FALL       1
I__580/I                                  LocalMux                       0              3778   +INF  FALL       1
I__580/O                                  LocalMux                     309              4087   +INF  FALL       1
I__585/I                                  InMux                          0              4087   +INF  FALL       1
I__585/O                                  InMux                        217              4304   +INF  FALL       1
divider_sr.shifted_data_i1_LC_5_10_2/in1  LogicCell40_SEQ_MODE_1000      0              4304   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i1_LC_5_10_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i2_LC_5_10_6/in3
Capture Clock    : divider_sr.shifted_data_i2_LC_5_10_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -217
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4254
---------------------------------------   ---- 
End-of-path arrival time (ps)             4254
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                  top                            0                 0   +INF  FALL       1
sr_reset_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
sr_reset_pad_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
sr_reset_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_reset_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__419/I                                  Odrv12                         0               923   +INF  FALL       1
I__419/O                                  Odrv12                       540              1463   +INF  FALL       1
I__420/I                                  Sp12to4                        0              1463   +INF  FALL       1
I__420/O                                  Sp12to4                      449              1912   +INF  FALL       1
I__421/I                                  Span4Mux_v                     0              1912   +INF  FALL       1
I__421/O                                  Span4Mux_v                   372              2283   +INF  FALL       1
I__423/I                                  LocalMux                       0              2283   +INF  FALL       1
I__423/O                                  LocalMux                     309              2592   +INF  FALL       1
I__427/I                                  InMux                          0              2592   +INF  FALL       1
I__427/O                                  InMux                        217              2810   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in1            LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout          LogicCell40_SEQ_MODE_0000    379              3188   +INF  FALL      15
I__568/I                                  Odrv12                         0              3188   +INF  FALL       1
I__568/O                                  Odrv12                       540              3728   +INF  FALL       1
I__580/I                                  LocalMux                       0              3728   +INF  FALL       1
I__580/O                                  LocalMux                     309              4037   +INF  FALL       1
I__586/I                                  InMux                          0              4037   +INF  FALL       1
I__586/O                                  InMux                        217              4254   +INF  FALL       1
divider_sr.shifted_data_i2_LC_5_10_6/in3  LogicCell40_SEQ_MODE_1000      0              4254   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i2_LC_5_10_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i3_LC_5_10_4/in3
Capture Clock    : divider_sr.shifted_data_i3_LC_5_10_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -217
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4521
---------------------------------------   ---- 
End-of-path arrival time (ps)             4521
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                top                            0                 0   +INF  FALL       1
sr_sel_div_pad_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  FALL       1
sr_sel_div_pad_iopad/DOUT                 IO_PAD                       460               460   +INF  FALL       1
sr_sel_div_pad_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_sel_div_pad_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__428/I                                  Odrv12                         0               923   +INF  FALL       1
I__428/O                                  Odrv12                       540              1463   +INF  FALL       1
I__429/I                                  Span12Mux_v                    0              1463   +INF  FALL       1
I__429/O                                  Span12Mux_v                  540              2003   +INF  FALL       1
I__430/I                                  Span12Mux_h                    0              2003   +INF  FALL       1
I__430/O                                  Span12Mux_h                  540              2543   +INF  FALL       1
I__431/I                                  LocalMux                       0              2543   +INF  FALL       1
I__431/O                                  LocalMux                     309              2852   +INF  FALL       1
I__433/I                                  InMux                          0              2852   +INF  FALL       1
I__433/O                                  InMux                        217              3069   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in0            LogicCell40_SEQ_MODE_0000      0              3069   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout          LogicCell40_SEQ_MODE_0000    386              3455   +INF  FALL      15
I__568/I                                  Odrv12                         0              3455   +INF  FALL       1
I__568/O                                  Odrv12                       540              3995   +INF  FALL       1
I__580/I                                  LocalMux                       0              3995   +INF  FALL       1
I__580/O                                  LocalMux                     309              4303   +INF  FALL       1
I__587/I                                  InMux                          0              4303   +INF  FALL       1
I__587/O                                  InMux                        217              4521   +INF  FALL       1
divider_sr.shifted_data_i3_LC_5_10_4/in3  LogicCell40_SEQ_MODE_1000      0              4521   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i3_LC_5_10_4/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i4_LC_5_11_7/in0
Capture Clock    : divider_sr.shifted_data_i4_LC_5_11_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4774
---------------------------------------   ---- 
End-of-path arrival time (ps)             4774
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                top                            0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
sr_sel_div_pad_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_div_pad_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__428/I                                  Odrv12                         0               973   +INF  FALL       1
I__428/O                                  Odrv12                       540              1513   +INF  FALL       1
I__429/I                                  Span12Mux_v                    0              1513   +INF  FALL       1
I__429/O                                  Span12Mux_v                  540              2053   +INF  FALL       1
I__430/I                                  Span12Mux_h                    0              2053   +INF  FALL       1
I__430/O                                  Span12Mux_h                  540              2593   +INF  FALL       1
I__431/I                                  LocalMux                       0              2593   +INF  FALL       1
I__431/O                                  LocalMux                     309              2902   +INF  FALL       1
I__433/I                                  InMux                          0              2902   +INF  FALL       1
I__433/O                                  InMux                        217              3119   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in0            LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout          LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      15
I__569/I                                  Odrv4                          0              3505   +INF  FALL       1
I__569/O                                  Odrv4                        372              3876   +INF  FALL       1
I__581/I                                  Span4Mux_v                     0              3876   +INF  FALL       1
I__581/O                                  Span4Mux_v                   372              4248   +INF  FALL       1
I__588/I                                  LocalMux                       0              4248   +INF  FALL       1
I__588/O                                  LocalMux                     309              4557   +INF  FALL       1
I__589/I                                  InMux                          0              4557   +INF  FALL       1
I__589/O                                  InMux                        217              4774   +INF  FALL       1
divider_sr.shifted_data_i4_LC_5_11_7/in0  LogicCell40_SEQ_MODE_1000      0              4774   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1047/I                                     ClkMux                         0              2527  RISE       1
I__1047/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i4_LC_5_11_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i8_LC_3_11_0/in2
Capture Clock    : divider_sr.shifted_data_i8_LC_3_11_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -323
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4031
---------------------------------------   ---- 
End-of-path arrival time (ps)             4031
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                top                            0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
sr_sel_div_pad_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_div_pad_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__428/I                                  Odrv12                         0               973   +INF  FALL       1
I__428/O                                  Odrv12                       540              1513   +INF  FALL       1
I__429/I                                  Span12Mux_v                    0              1513   +INF  FALL       1
I__429/O                                  Span12Mux_v                  540              2053   +INF  FALL       1
I__430/I                                  Span12Mux_h                    0              2053   +INF  FALL       1
I__430/O                                  Span12Mux_h                  540              2593   +INF  FALL       1
I__431/I                                  LocalMux                       0              2593   +INF  FALL       1
I__431/O                                  LocalMux                     309              2902   +INF  FALL       1
I__433/I                                  InMux                          0              2902   +INF  FALL       1
I__433/O                                  InMux                        217              3119   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in0            LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout          LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      15
I__567/I                                  LocalMux                       0              3505   +INF  FALL       1
I__567/O                                  LocalMux                     309              3813   +INF  FALL       1
I__578/I                                  InMux                          0              3813   +INF  FALL       1
I__578/O                                  InMux                        217              4031   +INF  FALL       1
I__583/I                                  CascadeMux                     0              4031   +INF  FALL       1
I__583/O                                  CascadeMux                     0              4031   +INF  FALL       1
divider_sr.shifted_data_i8_LC_3_11_0/in2  LogicCell40_SEQ_MODE_1000      0              4031   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i8_LC_3_11_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i9_LC_3_11_2/in0
Capture Clock    : divider_sr.shifted_data_i9_LC_3_11_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4031
---------------------------------------   ---- 
End-of-path arrival time (ps)             4031
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                top                            0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
sr_sel_div_pad_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_div_pad_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__428/I                                  Odrv12                         0               973   +INF  FALL       1
I__428/O                                  Odrv12                       540              1513   +INF  FALL       1
I__429/I                                  Span12Mux_v                    0              1513   +INF  FALL       1
I__429/O                                  Span12Mux_v                  540              2053   +INF  FALL       1
I__430/I                                  Span12Mux_h                    0              2053   +INF  FALL       1
I__430/O                                  Span12Mux_h                  540              2593   +INF  FALL       1
I__431/I                                  LocalMux                       0              2593   +INF  FALL       1
I__431/O                                  LocalMux                     309              2902   +INF  FALL       1
I__433/I                                  InMux                          0              2902   +INF  FALL       1
I__433/O                                  InMux                        217              3119   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in0            LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout          LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      15
I__567/I                                  LocalMux                       0              3505   +INF  FALL       1
I__567/O                                  LocalMux                     309              3813   +INF  FALL       1
I__579/I                                  InMux                          0              3813   +INF  FALL       1
I__579/O                                  InMux                        217              4031   +INF  FALL       1
divider_sr.shifted_data_i9_LC_3_11_2/in0  LogicCell40_SEQ_MODE_1000      0              4031   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i9_LC_3_11_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i15_LC_6_10_5/in3
Capture Clock    : row_sr.shifted_data_i15_LC_6_10_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -217
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4416
---------------------------------------   ---- 
End-of-path arrival time (ps)             4416
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                               top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                               Odrv12                         0               973   +INF  FALL       1
I__419/O                               Odrv12                       540              1513   +INF  FALL       1
I__420/I                               Sp12to4                        0              1513   +INF  FALL       1
I__420/O                               Sp12to4                      449              1962   +INF  FALL       1
I__421/I                               Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                               Span4Mux_v                   372              2333   +INF  FALL       1
I__422/I                               LocalMux                       0              2333   +INF  FALL       1
I__422/O                               LocalMux                     309              2642   +INF  FALL       1
I__424/I                               InMux                          0              2642   +INF  FALL       1
I__424/O                               InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in3      LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout    LogicCell40_SEQ_MODE_0000    288              3147   +INF  FALL      16
I__1068/I                              Odrv4                          0              3147   +INF  FALL       1
I__1068/O                              Odrv4                        372              3519   +INF  FALL       1
I__1071/I                              Span4Mux_v                     0              3519   +INF  FALL       1
I__1071/O                              Span4Mux_v                   372              3890   +INF  FALL       1
I__1076/I                              LocalMux                       0              3890   +INF  FALL       1
I__1076/O                              LocalMux                     309              4199   +INF  FALL       1
I__1086/I                              InMux                          0              4199   +INF  FALL       1
I__1086/O                              InMux                        217              4416   +INF  FALL       1
row_sr.shifted_data_i15_LC_6_10_5/in3  LogicCell40_SEQ_MODE_1000      0              4416   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i15_LC_6_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i10_LC_7_10_6/in2
Capture Clock    : row_sr.shifted_data_i10_LC_7_10_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -323
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4366
---------------------------------------   ---- 
End-of-path arrival time (ps)             4366
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                               top                            0                 0   +INF  FALL       1
sr_reset_pad_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
sr_reset_pad_iopad/DOUT                IO_PAD                       460               460   +INF  FALL       1
sr_reset_pad_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_reset_pad_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__419/I                               Odrv12                         0               923   +INF  FALL       1
I__419/O                               Odrv12                       540              1463   +INF  FALL       1
I__420/I                               Sp12to4                        0              1463   +INF  FALL       1
I__420/O                               Sp12to4                      449              1912   +INF  FALL       1
I__421/I                               Span4Mux_v                     0              1912   +INF  FALL       1
I__421/O                               Span4Mux_v                   372              2283   +INF  FALL       1
I__422/I                               LocalMux                       0              2283   +INF  FALL       1
I__422/O                               LocalMux                     309              2592   +INF  FALL       1
I__424/I                               InMux                          0              2592   +INF  FALL       1
I__424/O                               InMux                        217              2810   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in3      LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout    LogicCell40_SEQ_MODE_0000    288              3097   +INF  FALL      16
I__1068/I                              Odrv4                          0              3097   +INF  FALL       1
I__1068/O                              Odrv4                        372              3469   +INF  FALL       1
I__1071/I                              Span4Mux_v                     0              3469   +INF  FALL       1
I__1071/O                              Span4Mux_v                   372              3840   +INF  FALL       1
I__1077/I                              LocalMux                       0              3840   +INF  FALL       1
I__1077/O                              LocalMux                     309              4149   +INF  FALL       1
I__1087/I                              InMux                          0              4149   +INF  FALL       1
I__1087/O                              InMux                        217              4366   +INF  FALL       1
I__1097/I                              CascadeMux                     0              4366   +INF  FALL       1
I__1097/O                              CascadeMux                     0              4366   +INF  FALL       1
row_sr.shifted_data_i10_LC_7_10_6/in2  LogicCell40_SEQ_MODE_1000      0              4366   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i10_LC_7_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i0_LC_5_6_3/in2
Capture Clock    : row_sr.shifted_data_i0_LC_5_6_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -323
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4508
---------------------------------------   ---- 
End-of-path arrival time (ps)             4508
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                           top                            0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
sr_sel_row_pad_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_row_pad_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__435/I                             Odrv12                         0               973   +INF  FALL       1
I__435/O                             Odrv12                       540              1513   +INF  FALL       1
I__436/I                             Sp12to4                        0              1513   +INF  FALL       1
I__436/O                             Sp12to4                      449              1962   +INF  FALL       1
I__437/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__437/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__438/I                             LocalMux                       0              2333   +INF  FALL       1
I__438/O                             LocalMux                     309              2642   +INF  FALL       1
I__439/I                             InMux                          0              2642   +INF  FALL       1
I__439/O                             InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in1    LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      16
I__1069/I                            Odrv4                          0              3238   +INF  FALL       1
I__1069/O                            Odrv4                        372              3610   +INF  FALL       1
I__1073/I                            Span4Mux_v                     0              3610   +INF  FALL       1
I__1073/O                            Span4Mux_v                   372              3982   +INF  FALL       1
I__1082/I                            LocalMux                       0              3982   +INF  FALL       1
I__1082/O                            LocalMux                     309              4290   +INF  FALL       1
I__1094/I                            InMux                          0              4290   +INF  FALL       1
I__1094/O                            InMux                        217              4508   +INF  FALL       1
I__1105/I                            CascadeMux                     0              4508   +INF  FALL       1
I__1105/O                            CascadeMux                     0              4508   +INF  FALL       1
row_sr.shifted_data_i0_LC_5_6_3/in2  LogicCell40_SEQ_MODE_1000      0              4508   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1051/I                                     ClkMux                         0              2527  RISE       1
I__1051/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i0_LC_5_6_3/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i7_LC_7_8_5/in2
Capture Clock    : row_sr.shifted_data_i7_LC_7_8_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -323
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4508
---------------------------------------   ---- 
End-of-path arrival time (ps)             4508
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                           top                            0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
sr_sel_row_pad_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_row_pad_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__435/I                             Odrv12                         0               973   +INF  FALL       1
I__435/O                             Odrv12                       540              1513   +INF  FALL       1
I__436/I                             Sp12to4                        0              1513   +INF  FALL       1
I__436/O                             Sp12to4                      449              1962   +INF  FALL       1
I__437/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__437/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__438/I                             LocalMux                       0              2333   +INF  FALL       1
I__438/O                             LocalMux                     309              2642   +INF  FALL       1
I__439/I                             InMux                          0              2642   +INF  FALL       1
I__439/O                             InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in1    LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      16
I__1068/I                            Odrv4                          0              3238   +INF  FALL       1
I__1068/O                            Odrv4                        372              3610   +INF  FALL       1
I__1072/I                            Span4Mux_v                     0              3610   +INF  FALL       1
I__1072/O                            Span4Mux_v                   372              3982   +INF  FALL       1
I__1080/I                            LocalMux                       0              3982   +INF  FALL       1
I__1080/O                            LocalMux                     309              4290   +INF  FALL       1
I__1092/I                            InMux                          0              4290   +INF  FALL       1
I__1092/O                            InMux                        217              4508   +INF  FALL       1
I__1103/I                            CascadeMux                     0              4508   +INF  FALL       1
I__1103/O                            CascadeMux                     0              4508   +INF  FALL       1
row_sr.shifted_data_i7_LC_7_8_5/in2  LogicCell40_SEQ_MODE_1000      0              4508   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1050/I                                     ClkMux                         0              2527  RISE       1
I__1050/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i7_LC_7_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i3_LC_7_6_0/in2
Capture Clock    : row_sr.shifted_data_i3_LC_7_6_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -323
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4416
---------------------------------------   ---- 
End-of-path arrival time (ps)             4416
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                             top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                             Odrv12                         0               973   +INF  FALL       1
I__419/O                             Odrv12                       540              1513   +INF  FALL       1
I__420/I                             Sp12to4                        0              1513   +INF  FALL       1
I__420/O                             Sp12to4                      449              1962   +INF  FALL       1
I__421/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__422/I                             LocalMux                       0              2333   +INF  FALL       1
I__422/O                             LocalMux                     309              2642   +INF  FALL       1
I__424/I                             InMux                          0              2642   +INF  FALL       1
I__424/O                             InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in3    LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_0000    288              3147   +INF  FALL      16
I__1068/I                            Odrv4                          0              3147   +INF  FALL       1
I__1068/O                            Odrv4                        372              3519   +INF  FALL       1
I__1072/I                            Span4Mux_v                     0              3519   +INF  FALL       1
I__1072/O                            Span4Mux_v                   372              3890   +INF  FALL       1
I__1081/I                            LocalMux                       0              3890   +INF  FALL       1
I__1081/O                            LocalMux                     309              4199   +INF  FALL       1
I__1093/I                            InMux                          0              4199   +INF  FALL       1
I__1093/O                            InMux                        217              4416   +INF  FALL       1
I__1104/I                            CascadeMux                     0              4416   +INF  FALL       1
I__1104/O                            CascadeMux                     0              4416   +INF  FALL       1
row_sr.shifted_data_i3_LC_7_6_0/in2  LogicCell40_SEQ_MODE_1000      0              4416   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1054/I                                     ClkMux                         0              2527  RISE       1
I__1054/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i3_LC_7_6_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i12_LC_7_10_5/in0
Capture Clock    : row_sr.shifted_data_i12_LC_7_10_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4416
---------------------------------------   ---- 
End-of-path arrival time (ps)             4416
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                               top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                               Odrv12                         0               973   +INF  FALL       1
I__419/O                               Odrv12                       540              1513   +INF  FALL       1
I__420/I                               Sp12to4                        0              1513   +INF  FALL       1
I__420/O                               Sp12to4                      449              1962   +INF  FALL       1
I__421/I                               Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                               Span4Mux_v                   372              2333   +INF  FALL       1
I__422/I                               LocalMux                       0              2333   +INF  FALL       1
I__422/O                               LocalMux                     309              2642   +INF  FALL       1
I__424/I                               InMux                          0              2642   +INF  FALL       1
I__424/O                               InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in3      LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout    LogicCell40_SEQ_MODE_0000    288              3147   +INF  FALL      16
I__1068/I                              Odrv4                          0              3147   +INF  FALL       1
I__1068/O                              Odrv4                        372              3519   +INF  FALL       1
I__1071/I                              Span4Mux_v                     0              3519   +INF  FALL       1
I__1071/O                              Span4Mux_v                   372              3890   +INF  FALL       1
I__1078/I                              LocalMux                       0              3890   +INF  FALL       1
I__1078/O                              LocalMux                     309              4199   +INF  FALL       1
I__1088/I                              InMux                          0              4199   +INF  FALL       1
I__1088/O                              InMux                        217              4416   +INF  FALL       1
row_sr.shifted_data_i12_LC_7_10_5/in0  LogicCell40_SEQ_MODE_1000      0              4416   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i12_LC_7_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i13_LC_7_10_3/in0
Capture Clock    : row_sr.shifted_data_i13_LC_7_10_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4508
---------------------------------------   ---- 
End-of-path arrival time (ps)             4508
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                             top                            0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
sr_sel_row_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_row_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__435/I                               Odrv12                         0               973   +INF  FALL       1
I__435/O                               Odrv12                       540              1513   +INF  FALL       1
I__436/I                               Sp12to4                        0              1513   +INF  FALL       1
I__436/O                               Sp12to4                      449              1962   +INF  FALL       1
I__437/I                               Span4Mux_v                     0              1962   +INF  FALL       1
I__437/O                               Span4Mux_v                   372              2333   +INF  FALL       1
I__438/I                               LocalMux                       0              2333   +INF  FALL       1
I__438/O                               LocalMux                     309              2642   +INF  FALL       1
I__439/I                               InMux                          0              2642   +INF  FALL       1
I__439/O                               InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in1      LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout    LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      16
I__1068/I                              Odrv4                          0              3238   +INF  FALL       1
I__1068/O                              Odrv4                        372              3610   +INF  FALL       1
I__1071/I                              Span4Mux_v                     0              3610   +INF  FALL       1
I__1071/O                              Span4Mux_v                   372              3982   +INF  FALL       1
I__1078/I                              LocalMux                       0              3982   +INF  FALL       1
I__1078/O                              LocalMux                     309              4290   +INF  FALL       1
I__1089/I                              InMux                          0              4290   +INF  FALL       1
I__1089/O                              InMux                        217              4508   +INF  FALL       1
row_sr.shifted_data_i13_LC_7_10_3/in0  LogicCell40_SEQ_MODE_1000      0              4508   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i13_LC_7_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i1_LC_6_6_2/in2
Capture Clock    : row_sr.shifted_data_i1_LC_6_6_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -323
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4788
---------------------------------------   ---- 
End-of-path arrival time (ps)             4788
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                             top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                             Odrv12                         0               973   +INF  FALL       1
I__419/O                             Odrv12                       540              1513   +INF  FALL       1
I__420/I                             Sp12to4                        0              1513   +INF  FALL       1
I__420/O                             Sp12to4                      449              1962   +INF  FALL       1
I__421/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__422/I                             LocalMux                       0              2333   +INF  FALL       1
I__422/O                             LocalMux                     309              2642   +INF  FALL       1
I__424/I                             InMux                          0              2642   +INF  FALL       1
I__424/O                             InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in3    LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_0000    288              3147   +INF  FALL      16
I__1068/I                            Odrv4                          0              3147   +INF  FALL       1
I__1068/O                            Odrv4                        372              3519   +INF  FALL       1
I__1071/I                            Span4Mux_v                     0              3519   +INF  FALL       1
I__1071/O                            Span4Mux_v                   372              3890   +INF  FALL       1
I__1079/I                            Span4Mux_v                     0              3890   +INF  FALL       1
I__1079/O                            Span4Mux_v                   372              4262   +INF  FALL       1
I__1090/I                            LocalMux                       0              4262   +INF  FALL       1
I__1090/O                            LocalMux                     309              4571   +INF  FALL       1
I__1098/I                            InMux                          0              4571   +INF  FALL       1
I__1098/O                            InMux                        217              4788   +INF  FALL       1
I__1106/I                            CascadeMux                     0              4788   +INF  FALL       1
I__1106/O                            CascadeMux                     0              4788   +INF  FALL       1
row_sr.shifted_data_i1_LC_6_6_2/in2  LogicCell40_SEQ_MODE_1000      0              4788   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1052/I                                     ClkMux                         0              2527  RISE       1
I__1052/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i1_LC_6_6_2/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i2_LC_6_6_4/in2
Capture Clock    : row_sr.shifted_data_i2_LC_6_6_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -323
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4879
---------------------------------------   ---- 
End-of-path arrival time (ps)             4879
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                           top                            0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
sr_sel_row_pad_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_row_pad_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__435/I                             Odrv12                         0               973   +INF  FALL       1
I__435/O                             Odrv12                       540              1513   +INF  FALL       1
I__436/I                             Sp12to4                        0              1513   +INF  FALL       1
I__436/O                             Sp12to4                      449              1962   +INF  FALL       1
I__437/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__437/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__438/I                             LocalMux                       0              2333   +INF  FALL       1
I__438/O                             LocalMux                     309              2642   +INF  FALL       1
I__439/I                             InMux                          0              2642   +INF  FALL       1
I__439/O                             InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in1    LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      16
I__1068/I                            Odrv4                          0              3238   +INF  FALL       1
I__1068/O                            Odrv4                        372              3610   +INF  FALL       1
I__1071/I                            Span4Mux_v                     0              3610   +INF  FALL       1
I__1071/O                            Span4Mux_v                   372              3982   +INF  FALL       1
I__1079/I                            Span4Mux_v                     0              3982   +INF  FALL       1
I__1079/O                            Span4Mux_v                   372              4353   +INF  FALL       1
I__1090/I                            LocalMux                       0              4353   +INF  FALL       1
I__1090/O                            LocalMux                     309              4662   +INF  FALL       1
I__1099/I                            InMux                          0              4662   +INF  FALL       1
I__1099/O                            InMux                        217              4879   +INF  FALL       1
I__1107/I                            CascadeMux                     0              4879   +INF  FALL       1
I__1107/O                            CascadeMux                     0              4879   +INF  FALL       1
row_sr.shifted_data_i2_LC_6_6_4/in2  LogicCell40_SEQ_MODE_1000      0              4879   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1052/I                                     ClkMux                         0              2527  RISE       1
I__1052/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i2_LC_6_6_4/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i4_LC_7_7_7/in0
Capture Clock    : row_sr.shifted_data_i4_LC_7_7_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4738
---------------------------------------   ---- 
End-of-path arrival time (ps)             4738
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                             top                            0                 0   +INF  FALL       1
sr_reset_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
sr_reset_pad_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
sr_reset_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_reset_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__419/I                             Odrv12                         0               923   +INF  FALL       1
I__419/O                             Odrv12                       540              1463   +INF  FALL       1
I__420/I                             Sp12to4                        0              1463   +INF  FALL       1
I__420/O                             Sp12to4                      449              1912   +INF  FALL       1
I__421/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__421/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__422/I                             LocalMux                       0              2283   +INF  FALL       1
I__422/O                             LocalMux                     309              2592   +INF  FALL       1
I__424/I                             InMux                          0              2592   +INF  FALL       1
I__424/O                             InMux                        217              2810   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in3    LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_0000    288              3097   +INF  FALL      16
I__1068/I                            Odrv4                          0              3097   +INF  FALL       1
I__1068/O                            Odrv4                        372              3469   +INF  FALL       1
I__1071/I                            Span4Mux_v                     0              3469   +INF  FALL       1
I__1071/O                            Span4Mux_v                   372              3840   +INF  FALL       1
I__1079/I                            Span4Mux_v                     0              3840   +INF  FALL       1
I__1079/O                            Span4Mux_v                   372              4212   +INF  FALL       1
I__1091/I                            LocalMux                       0              4212   +INF  FALL       1
I__1091/O                            LocalMux                     309              4521   +INF  FALL       1
I__1100/I                            InMux                          0              4521   +INF  FALL       1
I__1100/O                            InMux                        217              4738   +INF  FALL       1
row_sr.shifted_data_i4_LC_7_7_7/in0  LogicCell40_SEQ_MODE_1000      0              4738   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i4_LC_7_7_7/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i5_LC_7_7_0/in1
Capture Clock    : row_sr.shifted_data_i5_LC_7_7_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -379
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4829
---------------------------------------   ---- 
End-of-path arrival time (ps)             4829
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                           top                            0                 0   +INF  FALL       1
sr_sel_row_pad_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  FALL       1
sr_sel_row_pad_iopad/DOUT            IO_PAD                       460               460   +INF  FALL       1
sr_sel_row_pad_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_sel_row_pad_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__435/I                             Odrv12                         0               923   +INF  FALL       1
I__435/O                             Odrv12                       540              1463   +INF  FALL       1
I__436/I                             Sp12to4                        0              1463   +INF  FALL       1
I__436/O                             Sp12to4                      449              1912   +INF  FALL       1
I__437/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__437/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__438/I                             LocalMux                       0              2283   +INF  FALL       1
I__438/O                             LocalMux                     309              2592   +INF  FALL       1
I__439/I                             InMux                          0              2592   +INF  FALL       1
I__439/O                             InMux                        217              2810   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in1    LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_0000    379              3188   +INF  FALL      16
I__1068/I                            Odrv4                          0              3188   +INF  FALL       1
I__1068/O                            Odrv4                        372              3560   +INF  FALL       1
I__1071/I                            Span4Mux_v                     0              3560   +INF  FALL       1
I__1071/O                            Span4Mux_v                   372              3932   +INF  FALL       1
I__1079/I                            Span4Mux_v                     0              3932   +INF  FALL       1
I__1079/O                            Span4Mux_v                   372              4303   +INF  FALL       1
I__1091/I                            LocalMux                       0              4303   +INF  FALL       1
I__1091/O                            LocalMux                     309              4612   +INF  FALL       1
I__1101/I                            InMux                          0              4612   +INF  FALL       1
I__1101/O                            InMux                        217              4829   +INF  FALL       1
row_sr.shifted_data_i5_LC_7_7_0/in1  LogicCell40_SEQ_MODE_1000      0              4829   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i5_LC_7_7_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i6_LC_7_7_5/in2
Capture Clock    : row_sr.shifted_data_i6_LC_7_7_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -323
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4879
---------------------------------------   ---- 
End-of-path arrival time (ps)             4879
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                           top                            0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
sr_sel_row_pad_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_row_pad_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__435/I                             Odrv12                         0               973   +INF  FALL       1
I__435/O                             Odrv12                       540              1513   +INF  FALL       1
I__436/I                             Sp12to4                        0              1513   +INF  FALL       1
I__436/O                             Sp12to4                      449              1962   +INF  FALL       1
I__437/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__437/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__438/I                             LocalMux                       0              2333   +INF  FALL       1
I__438/O                             LocalMux                     309              2642   +INF  FALL       1
I__439/I                             InMux                          0              2642   +INF  FALL       1
I__439/O                             InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in1    LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      16
I__1068/I                            Odrv4                          0              3238   +INF  FALL       1
I__1068/O                            Odrv4                        372              3610   +INF  FALL       1
I__1071/I                            Span4Mux_v                     0              3610   +INF  FALL       1
I__1071/O                            Span4Mux_v                   372              3982   +INF  FALL       1
I__1079/I                            Span4Mux_v                     0              3982   +INF  FALL       1
I__1079/O                            Span4Mux_v                   372              4353   +INF  FALL       1
I__1091/I                            LocalMux                       0              4353   +INF  FALL       1
I__1091/O                            LocalMux                     309              4662   +INF  FALL       1
I__1102/I                            InMux                          0              4662   +INF  FALL       1
I__1102/O                            InMux                        217              4879   +INF  FALL       1
I__1108/I                            CascadeMux                     0              4879   +INF  FALL       1
I__1108/O                            CascadeMux                     0              4879   +INF  FALL       1
row_sr.shifted_data_i6_LC_7_7_5/in2  LogicCell40_SEQ_MODE_1000      0              4879   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i6_LC_7_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i15_LC_6_10_5/in1
Capture Clock    : row_sr.shifted_data_i15_LC_6_10_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -379
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4416
---------------------------------------   ---- 
End-of-path arrival time (ps)             4416
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                               top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                               Odrv12                         0               973   +INF  FALL       1
I__419/O                               Odrv12                       540              1513   +INF  FALL       1
I__420/I                               Sp12to4                        0              1513   +INF  FALL       1
I__420/O                               Sp12to4                      449              1962   +INF  FALL       1
I__421/I                               Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                               Span4Mux_v                   372              2333   +INF  FALL       1
I__422/I                               LocalMux                       0              2333   +INF  FALL       1
I__422/O                               LocalMux                     309              2642   +INF  FALL       1
I__425/I                               InMux                          0              2642   +INF  FALL       1
I__425/O                               InMux                        217              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in3          LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout        LogicCell40_SEQ_MODE_0000    288              3147   +INF  FALL      16
I__1110/I                              Odrv4                          0              3147   +INF  FALL       1
I__1110/O                              Odrv4                        372              3519   +INF  FALL       1
I__1113/I                              Span4Mux_v                     0              3519   +INF  FALL       1
I__1113/O                              Span4Mux_v                   372              3890   +INF  FALL       1
I__1119/I                              LocalMux                       0              3890   +INF  FALL       1
I__1119/O                              LocalMux                     309              4199   +INF  FALL       1
I__1128/I                              InMux                          0              4199   +INF  FALL       1
I__1128/O                              InMux                        217              4416   +INF  FALL       1
row_sr.shifted_data_i15_LC_6_10_5/in1  LogicCell40_SEQ_MODE_1000      0              4416   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i15_LC_6_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i0_LC_5_6_3/in1
Capture Clock    : row_sr.shifted_data_i0_LC_5_6_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -379
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4366
---------------------------------------   ---- 
End-of-path arrival time (ps)             4366
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                             top                            0                 0   +INF  FALL       1
sr_reset_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
sr_reset_pad_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
sr_reset_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_reset_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__419/I                             Odrv12                         0               923   +INF  FALL       1
I__419/O                             Odrv12                       540              1463   +INF  FALL       1
I__420/I                             Sp12to4                        0              1463   +INF  FALL       1
I__420/O                             Sp12to4                      449              1912   +INF  FALL       1
I__421/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__421/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__422/I                             LocalMux                       0              2283   +INF  FALL       1
I__422/O                             LocalMux                     309              2592   +INF  FALL       1
I__425/I                             InMux                          0              2592   +INF  FALL       1
I__425/O                             InMux                        217              2810   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in3        LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout      LogicCell40_SEQ_MODE_0000    288              3097   +INF  FALL      16
I__1110/I                            Odrv4                          0              3097   +INF  FALL       1
I__1110/O                            Odrv4                        372              3469   +INF  FALL       1
I__1114/I                            Span4Mux_v                     0              3469   +INF  FALL       1
I__1114/O                            Span4Mux_v                   372              3840   +INF  FALL       1
I__1120/I                            LocalMux                       0              3840   +INF  FALL       1
I__1120/O                            LocalMux                     309              4149   +INF  FALL       1
I__1129/I                            InMux                          0              4149   +INF  FALL       1
I__1129/O                            InMux                        217              4366   +INF  FALL       1
row_sr.shifted_data_i0_LC_5_6_3/in1  LogicCell40_SEQ_MODE_1000      0              4366   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1051/I                                     ClkMux                         0              2527  RISE       1
I__1051/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i0_LC_5_6_3/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i10_LC_7_10_6/in0
Capture Clock    : row_sr.shifted_data_i10_LC_7_10_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4508
---------------------------------------   ---- 
End-of-path arrival time (ps)             4508
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                             top                            0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
sr_sel_row_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_row_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__435/I                               Odrv12                         0               973   +INF  FALL       1
I__435/O                               Odrv12                       540              1513   +INF  FALL       1
I__436/I                               Sp12to4                        0              1513   +INF  FALL       1
I__436/O                               Sp12to4                      449              1962   +INF  FALL       1
I__437/I                               Span4Mux_v                     0              1962   +INF  FALL       1
I__437/O                               Span4Mux_v                   372              2333   +INF  FALL       1
I__438/I                               LocalMux                       0              2333   +INF  FALL       1
I__438/O                               LocalMux                     309              2642   +INF  FALL       1
I__440/I                               InMux                          0              2642   +INF  FALL       1
I__440/O                               InMux                        217              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in1          LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout        LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      16
I__1111/I                              Odrv4                          0              3238   +INF  FALL       1
I__1111/O                              Odrv4                        372              3610   +INF  FALL       1
I__1115/I                              Span4Mux_v                     0              3610   +INF  FALL       1
I__1115/O                              Span4Mux_v                   372              3982   +INF  FALL       1
I__1122/I                              LocalMux                       0              3982   +INF  FALL       1
I__1122/O                              LocalMux                     309              4290   +INF  FALL       1
I__1132/I                              InMux                          0              4290   +INF  FALL       1
I__1132/O                              InMux                        217              4508   +INF  FALL       1
row_sr.shifted_data_i10_LC_7_10_6/in0  LogicCell40_SEQ_MODE_1000      0              4508   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i10_LC_7_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i12_LC_7_10_5/in3
Capture Clock    : row_sr.shifted_data_i12_LC_7_10_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -217
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4416
---------------------------------------   ---- 
End-of-path arrival time (ps)             4416
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                               top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                               Odrv12                         0               973   +INF  FALL       1
I__419/O                               Odrv12                       540              1513   +INF  FALL       1
I__420/I                               Sp12to4                        0              1513   +INF  FALL       1
I__420/O                               Sp12to4                      449              1962   +INF  FALL       1
I__421/I                               Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                               Span4Mux_v                   372              2333   +INF  FALL       1
I__422/I                               LocalMux                       0              2333   +INF  FALL       1
I__422/O                               LocalMux                     309              2642   +INF  FALL       1
I__425/I                               InMux                          0              2642   +INF  FALL       1
I__425/O                               InMux                        217              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in3          LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout        LogicCell40_SEQ_MODE_0000    288              3147   +INF  FALL      16
I__1111/I                              Odrv4                          0              3147   +INF  FALL       1
I__1111/O                              Odrv4                        372              3519   +INF  FALL       1
I__1115/I                              Span4Mux_v                     0              3519   +INF  FALL       1
I__1115/O                              Span4Mux_v                   372              3890   +INF  FALL       1
I__1122/I                              LocalMux                       0              3890   +INF  FALL       1
I__1122/O                              LocalMux                     309              4199   +INF  FALL       1
I__1133/I                              InMux                          0              4199   +INF  FALL       1
I__1133/O                              InMux                        217              4416   +INF  FALL       1
row_sr.shifted_data_i12_LC_7_10_5/in3  LogicCell40_SEQ_MODE_1000      0              4416   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i12_LC_7_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i13_LC_7_10_3/in3
Capture Clock    : row_sr.shifted_data_i13_LC_7_10_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -217
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4458
---------------------------------------   ---- 
End-of-path arrival time (ps)             4458
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                             top                            0                 0   +INF  FALL       1
sr_sel_row_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
sr_sel_row_pad_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
sr_sel_row_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_sel_row_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__435/I                               Odrv12                         0               923   +INF  FALL       1
I__435/O                               Odrv12                       540              1463   +INF  FALL       1
I__436/I                               Sp12to4                        0              1463   +INF  FALL       1
I__436/O                               Sp12to4                      449              1912   +INF  FALL       1
I__437/I                               Span4Mux_v                     0              1912   +INF  FALL       1
I__437/O                               Span4Mux_v                   372              2283   +INF  FALL       1
I__438/I                               LocalMux                       0              2283   +INF  FALL       1
I__438/O                               LocalMux                     309              2592   +INF  FALL       1
I__440/I                               InMux                          0              2592   +INF  FALL       1
I__440/O                               InMux                        217              2810   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in1          LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout        LogicCell40_SEQ_MODE_0000    379              3188   +INF  FALL      16
I__1111/I                              Odrv4                          0              3188   +INF  FALL       1
I__1111/O                              Odrv4                        372              3560   +INF  FALL       1
I__1115/I                              Span4Mux_v                     0              3560   +INF  FALL       1
I__1115/O                              Span4Mux_v                   372              3932   +INF  FALL       1
I__1122/I                              LocalMux                       0              3932   +INF  FALL       1
I__1122/O                              LocalMux                     309              4240   +INF  FALL       1
I__1134/I                              InMux                          0              4240   +INF  FALL       1
I__1134/O                              InMux                        217              4458   +INF  FALL       1
row_sr.shifted_data_i13_LC_7_10_3/in3  LogicCell40_SEQ_MODE_1000      0              4458   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i13_LC_7_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i7_LC_7_8_5/in0
Capture Clock    : row_sr.shifted_data_i7_LC_7_8_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4366
---------------------------------------   ---- 
End-of-path arrival time (ps)             4366
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                             top                            0                 0   +INF  FALL       1
sr_reset_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
sr_reset_pad_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
sr_reset_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_reset_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__419/I                             Odrv12                         0               923   +INF  FALL       1
I__419/O                             Odrv12                       540              1463   +INF  FALL       1
I__420/I                             Sp12to4                        0              1463   +INF  FALL       1
I__420/O                             Sp12to4                      449              1912   +INF  FALL       1
I__421/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__421/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__422/I                             LocalMux                       0              2283   +INF  FALL       1
I__422/O                             LocalMux                     309              2592   +INF  FALL       1
I__425/I                             InMux                          0              2592   +INF  FALL       1
I__425/O                             InMux                        217              2810   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in3        LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout      LogicCell40_SEQ_MODE_0000    288              3097   +INF  FALL      16
I__1111/I                            Odrv4                          0              3097   +INF  FALL       1
I__1111/O                            Odrv4                        372              3469   +INF  FALL       1
I__1116/I                            Span4Mux_v                     0              3469   +INF  FALL       1
I__1116/O                            Span4Mux_v                   372              3840   +INF  FALL       1
I__1123/I                            LocalMux                       0              3840   +INF  FALL       1
I__1123/O                            LocalMux                     309              4149   +INF  FALL       1
I__1135/I                            InMux                          0              4149   +INF  FALL       1
I__1135/O                            InMux                        217              4366   +INF  FALL       1
row_sr.shifted_data_i7_LC_7_8_5/in0  LogicCell40_SEQ_MODE_1000      0              4366   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1050/I                                     ClkMux                         0              2527  RISE       1
I__1050/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i7_LC_7_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i1_LC_6_6_2/in0
Capture Clock    : row_sr.shifted_data_i1_LC_6_6_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4508
---------------------------------------   ---- 
End-of-path arrival time (ps)             4508
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                           top                            0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
sr_sel_row_pad_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_row_pad_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__435/I                             Odrv12                         0               973   +INF  FALL       1
I__435/O                             Odrv12                       540              1513   +INF  FALL       1
I__436/I                             Sp12to4                        0              1513   +INF  FALL       1
I__436/O                             Sp12to4                      449              1962   +INF  FALL       1
I__437/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__437/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__438/I                             LocalMux                       0              2333   +INF  FALL       1
I__438/O                             LocalMux                     309              2642   +INF  FALL       1
I__440/I                             InMux                          0              2642   +INF  FALL       1
I__440/O                             InMux                        217              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in1        LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout      LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      16
I__1110/I                            Odrv4                          0              3238   +INF  FALL       1
I__1110/O                            Odrv4                        372              3610   +INF  FALL       1
I__1114/I                            Span4Mux_v                     0              3610   +INF  FALL       1
I__1114/O                            Span4Mux_v                   372              3982   +INF  FALL       1
I__1121/I                            LocalMux                       0              3982   +INF  FALL       1
I__1121/O                            LocalMux                     309              4290   +INF  FALL       1
I__1130/I                            InMux                          0              4290   +INF  FALL       1
I__1130/O                            InMux                        217              4508   +INF  FALL       1
row_sr.shifted_data_i1_LC_6_6_2/in0  LogicCell40_SEQ_MODE_1000      0              4508   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1052/I                                     ClkMux                         0              2527  RISE       1
I__1052/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i1_LC_6_6_2/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i2_LC_6_6_4/in0
Capture Clock    : row_sr.shifted_data_i2_LC_6_6_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4416
---------------------------------------   ---- 
End-of-path arrival time (ps)             4416
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                             top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                             Odrv12                         0               973   +INF  FALL       1
I__419/O                             Odrv12                       540              1513   +INF  FALL       1
I__420/I                             Sp12to4                        0              1513   +INF  FALL       1
I__420/O                             Sp12to4                      449              1962   +INF  FALL       1
I__421/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__422/I                             LocalMux                       0              2333   +INF  FALL       1
I__422/O                             LocalMux                     309              2642   +INF  FALL       1
I__425/I                             InMux                          0              2642   +INF  FALL       1
I__425/O                             InMux                        217              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in3        LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout      LogicCell40_SEQ_MODE_0000    288              3147   +INF  FALL      16
I__1110/I                            Odrv4                          0              3147   +INF  FALL       1
I__1110/O                            Odrv4                        372              3519   +INF  FALL       1
I__1114/I                            Span4Mux_v                     0              3519   +INF  FALL       1
I__1114/O                            Span4Mux_v                   372              3890   +INF  FALL       1
I__1121/I                            LocalMux                       0              3890   +INF  FALL       1
I__1121/O                            LocalMux                     309              4199   +INF  FALL       1
I__1131/I                            InMux                          0              4199   +INF  FALL       1
I__1131/O                            InMux                        217              4416   +INF  FALL       1
row_sr.shifted_data_i2_LC_6_6_4/in0  LogicCell40_SEQ_MODE_1000      0              4416   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1052/I                                     ClkMux                         0              2527  RISE       1
I__1052/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i2_LC_6_6_4/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i4_LC_7_7_7/in1
Capture Clock    : row_sr.shifted_data_i4_LC_7_7_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -379
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4416
---------------------------------------   ---- 
End-of-path arrival time (ps)             4416
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                             top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                             Odrv12                         0               973   +INF  FALL       1
I__419/O                             Odrv12                       540              1513   +INF  FALL       1
I__420/I                             Sp12to4                        0              1513   +INF  FALL       1
I__420/O                             Sp12to4                      449              1962   +INF  FALL       1
I__421/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__422/I                             LocalMux                       0              2333   +INF  FALL       1
I__422/O                             LocalMux                     309              2642   +INF  FALL       1
I__425/I                             InMux                          0              2642   +INF  FALL       1
I__425/O                             InMux                        217              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in3        LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout      LogicCell40_SEQ_MODE_0000    288              3147   +INF  FALL      16
I__1111/I                            Odrv4                          0              3147   +INF  FALL       1
I__1111/O                            Odrv4                        372              3519   +INF  FALL       1
I__1116/I                            Span4Mux_v                     0              3519   +INF  FALL       1
I__1116/O                            Span4Mux_v                   372              3890   +INF  FALL       1
I__1124/I                            LocalMux                       0              3890   +INF  FALL       1
I__1124/O                            LocalMux                     309              4199   +INF  FALL       1
I__1136/I                            InMux                          0              4199   +INF  FALL       1
I__1136/O                            InMux                        217              4416   +INF  FALL       1
row_sr.shifted_data_i4_LC_7_7_7/in1  LogicCell40_SEQ_MODE_1000      0              4416   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i4_LC_7_7_7/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i5_LC_7_7_0/in2
Capture Clock    : row_sr.shifted_data_i5_LC_7_7_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -323
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4508
---------------------------------------   ---- 
End-of-path arrival time (ps)             4508
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                           top                            0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
sr_sel_row_pad_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_row_pad_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__435/I                             Odrv12                         0               973   +INF  FALL       1
I__435/O                             Odrv12                       540              1513   +INF  FALL       1
I__436/I                             Sp12to4                        0              1513   +INF  FALL       1
I__436/O                             Sp12to4                      449              1962   +INF  FALL       1
I__437/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__437/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__438/I                             LocalMux                       0              2333   +INF  FALL       1
I__438/O                             LocalMux                     309              2642   +INF  FALL       1
I__440/I                             InMux                          0              2642   +INF  FALL       1
I__440/O                             InMux                        217              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in1        LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout      LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      16
I__1111/I                            Odrv4                          0              3238   +INF  FALL       1
I__1111/O                            Odrv4                        372              3610   +INF  FALL       1
I__1116/I                            Span4Mux_v                     0              3610   +INF  FALL       1
I__1116/O                            Span4Mux_v                   372              3982   +INF  FALL       1
I__1124/I                            LocalMux                       0              3982   +INF  FALL       1
I__1124/O                            LocalMux                     309              4290   +INF  FALL       1
I__1137/I                            InMux                          0              4290   +INF  FALL       1
I__1137/O                            InMux                        217              4508   +INF  FALL       1
I__1140/I                            CascadeMux                     0              4508   +INF  FALL       1
I__1140/O                            CascadeMux                     0              4508   +INF  FALL       1
row_sr.shifted_data_i5_LC_7_7_0/in2  LogicCell40_SEQ_MODE_1000      0              4508   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i5_LC_7_7_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i6_LC_7_7_5/in1
Capture Clock    : row_sr.shifted_data_i6_LC_7_7_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -379
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4458
---------------------------------------   ---- 
End-of-path arrival time (ps)             4458
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                           top                            0                 0   +INF  FALL       1
sr_sel_row_pad_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  FALL       1
sr_sel_row_pad_iopad/DOUT            IO_PAD                       460               460   +INF  FALL       1
sr_sel_row_pad_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_sel_row_pad_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__435/I                             Odrv12                         0               923   +INF  FALL       1
I__435/O                             Odrv12                       540              1463   +INF  FALL       1
I__436/I                             Sp12to4                        0              1463   +INF  FALL       1
I__436/O                             Sp12to4                      449              1912   +INF  FALL       1
I__437/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__437/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__438/I                             LocalMux                       0              2283   +INF  FALL       1
I__438/O                             LocalMux                     309              2592   +INF  FALL       1
I__440/I                             InMux                          0              2592   +INF  FALL       1
I__440/O                             InMux                        217              2810   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in1        LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout      LogicCell40_SEQ_MODE_0000    379              3188   +INF  FALL      16
I__1111/I                            Odrv4                          0              3188   +INF  FALL       1
I__1111/O                            Odrv4                        372              3560   +INF  FALL       1
I__1116/I                            Span4Mux_v                     0              3560   +INF  FALL       1
I__1116/O                            Span4Mux_v                   372              3932   +INF  FALL       1
I__1124/I                            LocalMux                       0              3932   +INF  FALL       1
I__1124/O                            LocalMux                     309              4240   +INF  FALL       1
I__1138/I                            InMux                          0              4240   +INF  FALL       1
I__1138/O                            InMux                        217              4458   +INF  FALL       1
row_sr.shifted_data_i6_LC_7_7_5/in1  LogicCell40_SEQ_MODE_1000      0              4458   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i6_LC_7_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i3_LC_7_6_0/in0
Capture Clock    : row_sr.shifted_data_i3_LC_7_6_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4508
---------------------------------------   ---- 
End-of-path arrival time (ps)             4508
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                           top                            0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
sr_sel_row_pad_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_row_pad_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__435/I                             Odrv12                         0               973   +INF  FALL       1
I__435/O                             Odrv12                       540              1513   +INF  FALL       1
I__436/I                             Sp12to4                        0              1513   +INF  FALL       1
I__436/O                             Sp12to4                      449              1962   +INF  FALL       1
I__437/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__437/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__438/I                             LocalMux                       0              2333   +INF  FALL       1
I__438/O                             LocalMux                     309              2642   +INF  FALL       1
I__440/I                             InMux                          0              2642   +INF  FALL       1
I__440/O                             InMux                        217              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in1        LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout      LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      16
I__1111/I                            Odrv4                          0              3238   +INF  FALL       1
I__1111/O                            Odrv4                        372              3610   +INF  FALL       1
I__1116/I                            Span4Mux_v                     0              3610   +INF  FALL       1
I__1116/O                            Span4Mux_v                   372              3982   +INF  FALL       1
I__1125/I                            LocalMux                       0              3982   +INF  FALL       1
I__1125/O                            LocalMux                     309              4290   +INF  FALL       1
I__1139/I                            InMux                          0              4290   +INF  FALL       1
I__1139/O                            InMux                        217              4508   +INF  FALL       1
row_sr.shifted_data_i3_LC_7_6_0/in0  LogicCell40_SEQ_MODE_1000      0              4508   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1054/I                                     ClkMux                         0              2527  RISE       1
I__1054/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i3_LC_7_6_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i10_LC_7_10_6/lcout
Path End         : row_sr.shifted_data_i10_LC_7_10_6/in1
Capture Clock    : row_sr.shifted_data_i10_LC_7_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i10_LC_7_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i10_LC_7_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__1055/I                                LocalMux                       0              3375   1066  FALL       1
I__1055/O                                LocalMux                     309              3684   1066  FALL       1
I__1057/I                                InMux                          0              3684   1066  FALL       1
I__1057/O                                InMux                        217              3901   1066  FALL       1
row_sr.shifted_data_i10_LC_7_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i10_LC_7_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i12_LC_7_10_5/lcout
Path End         : row_sr.shifted_data_i12_LC_7_10_5/in1
Capture Clock    : row_sr.shifted_data_i12_LC_7_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i12_LC_7_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i12_LC_7_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__1141/I                                LocalMux                       0              3375   1066  FALL       1
I__1141/O                                LocalMux                     309              3684   1066  FALL       1
I__1142/I                                InMux                          0              3684   1066  FALL       1
I__1142/O                                InMux                        217              3901   1066  FALL       1
row_sr.shifted_data_i12_LC_7_10_5/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i12_LC_7_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i13_LC_7_10_3/lcout
Path End         : row_sr.shifted_data_i13_LC_7_10_3/in2
Capture Clock    : row_sr.shifted_data_i13_LC_7_10_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i13_LC_7_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i13_LC_7_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__1151/I                                LocalMux                       0              3375   1066  FALL       1
I__1151/O                                LocalMux                     309              3684   1066  FALL       1
I__1153/I                                InMux                          0              3684   1066  FALL       1
I__1153/O                                InMux                        217              3901   1066  FALL       1
I__1156/I                                CascadeMux                     0              3901   1066  FALL       1
I__1156/O                                CascadeMux                     0              3901   1066  FALL       1
row_sr.shifted_data_i13_LC_7_10_3/in2    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i13_LC_7_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i9_LC_7_9_7/lcout
Path End         : row_sr.shifted_data_i9_LC_7_9_7/in2
Capture Clock    : row_sr.shifted_data_i9_LC_7_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1049/I                                     ClkMux                         0              2527  RISE       1
I__1049/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i9_LC_7_9_7/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i9_LC_7_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__1060/I                              LocalMux                       0              3375   1066  FALL       1
I__1060/O                              LocalMux                     309              3684   1066  FALL       1
I__1063/I                              InMux                          0              3684   1066  FALL       1
I__1063/O                              InMux                        217              3901   1066  FALL       1
I__1066/I                              CascadeMux                     0              3901   1066  FALL       1
I__1066/O                              CascadeMux                     0              3901   1066  FALL       1
row_sr.shifted_data_i9_LC_7_9_7/in2    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1049/I                                     ClkMux                         0              2527  RISE       1
I__1049/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i9_LC_7_9_7/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i8_LC_7_9_0/lcout
Path End         : row_sr.shifted_data_i8_LC_7_9_0/in1
Capture Clock    : row_sr.shifted_data_i8_LC_7_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1049/I                                     ClkMux                         0              2527  RISE       1
I__1049/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i8_LC_7_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i8_LC_7_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__1160/I                              LocalMux                       0              3375   1066  FALL       1
I__1160/O                              LocalMux                     309              3684   1066  FALL       1
I__1162/I                              InMux                          0              3684   1066  FALL       1
I__1162/O                              InMux                        217              3901   1066  FALL       1
row_sr.shifted_data_i8_LC_7_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1049/I                                     ClkMux                         0              2527  RISE       1
I__1049/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i8_LC_7_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i7_LC_7_8_5/lcout
Path End         : row_sr.shifted_data_i7_LC_7_8_5/in1
Capture Clock    : row_sr.shifted_data_i7_LC_7_8_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1050/I                                     ClkMux                         0              2527  RISE       1
I__1050/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i7_LC_7_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i7_LC_7_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__914/I                               LocalMux                       0              3375   1066  FALL       1
I__914/O                               LocalMux                     309              3684   1066  FALL       1
I__917/I                               InMux                          0              3684   1066  FALL       1
I__917/O                               InMux                        217              3901   1066  FALL       1
row_sr.shifted_data_i7_LC_7_8_5/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1050/I                                     ClkMux                         0              2527  RISE       1
I__1050/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i7_LC_7_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i4_LC_7_7_7/lcout
Path End         : row_sr.shifted_data_i5_LC_7_7_0/in0
Capture Clock    : row_sr.shifted_data_i5_LC_7_7_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i4_LC_7_7_7/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i4_LC_7_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__947/I                               LocalMux                       0              3375   1066  FALL       1
I__947/O                               LocalMux                     309              3684   1066  FALL       1
I__949/I                               InMux                          0              3684   1066  FALL       1
I__949/O                               InMux                        217              3901   1066  FALL       1
row_sr.shifted_data_i5_LC_7_7_0/in0    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i5_LC_7_7_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i6_LC_7_7_5/lcout
Path End         : row_sr.shifted_data_i6_LC_7_7_5/in3
Capture Clock    : row_sr.shifted_data_i6_LC_7_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i6_LC_7_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i6_LC_7_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__922/I                               LocalMux                       0              3375   1066  FALL       1
I__922/O                               LocalMux                     309              3684   1066  FALL       1
I__925/I                               InMux                          0              3684   1066  FALL       1
I__925/O                               InMux                        217              3901   1066  FALL       1
row_sr.shifted_data_i6_LC_7_7_5/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i6_LC_7_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i5_LC_7_7_0/lcout
Path End         : row_sr.shifted_data_i5_LC_7_7_0/in3
Capture Clock    : row_sr.shifted_data_i5_LC_7_7_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i5_LC_7_7_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i5_LC_7_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__1036/I                              LocalMux                       0              3375   1066  FALL       1
I__1036/O                              LocalMux                     309              3684   1066  FALL       1
I__1038/I                              InMux                          0              3684   1066  FALL       1
I__1038/O                              InMux                        217              3901   1066  FALL       1
row_sr.shifted_data_i5_LC_7_7_0/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i5_LC_7_7_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i3_LC_7_6_0/lcout
Path End         : row_sr.shifted_data_i3_LC_7_6_0/in1
Capture Clock    : row_sr.shifted_data_i3_LC_7_6_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1054/I                                     ClkMux                         0              2527  RISE       1
I__1054/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i3_LC_7_6_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i3_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__970/I                               LocalMux                       0              3375   1066  FALL       1
I__970/O                               LocalMux                     309              3684   1066  FALL       1
I__973/I                               InMux                          0              3684   1066  FALL       1
I__973/O                               InMux                        217              3901   1066  FALL       1
row_sr.shifted_data_i3_LC_7_6_0/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1054/I                                     ClkMux                         0              2527  RISE       1
I__1054/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i3_LC_7_6_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i14_LC_6_10_6/lcout
Path End         : row_sr.shifted_data_i14_LC_6_10_6/in1
Capture Clock    : row_sr.shifted_data_i14_LC_6_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i14_LC_6_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i14_LC_6_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__894/I                                 LocalMux                       0              3375   1066  FALL       1
I__894/O                                 LocalMux                     309              3684   1066  FALL       1
I__895/I                                 InMux                          0              3684   1066  FALL       1
I__895/O                                 InMux                        217              3901   1066  FALL       1
row_sr.shifted_data_i14_LC_6_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i14_LC_6_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i15_LC_6_10_5/lcout
Path End         : row_sr.shifted_data_i15_LC_6_10_5/in2
Capture Clock    : row_sr.shifted_data_i15_LC_6_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i15_LC_6_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i15_LC_6_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__898/I                                 LocalMux                       0              3375   1066  FALL       1
I__898/O                                 LocalMux                     309              3684   1066  FALL       1
I__899/I                                 InMux                          0              3684   1066  FALL       1
I__899/O                                 InMux                        217              3901   1066  FALL       1
I__901/I                                 CascadeMux                     0              3901   1066  FALL       1
I__901/O                                 CascadeMux                     0              3901   1066  FALL       1
row_sr.shifted_data_i15_LC_6_10_5/in2    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i15_LC_6_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i11_LC_6_10_2/lcout
Path End         : row_sr.shifted_data_i11_LC_6_10_2/in1
Capture Clock    : row_sr.shifted_data_i11_LC_6_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i11_LC_6_10_2/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i11_LC_6_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__1145/I                                LocalMux                       0              3375   1066  FALL       1
I__1145/O                                LocalMux                     309              3684   1066  FALL       1
I__1147/I                                InMux                          0              3684   1066  FALL       1
I__1147/O                                InMux                        217              3901   1066  FALL       1
row_sr.shifted_data_i11_LC_6_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i11_LC_6_10_2/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count_reached_18_LC_6_9_7/in0
Capture Clock    : row_counter.internal_count_reached_18_LC_6_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1641
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1641

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2707
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       3
I__751/I                                              LocalMux                       0              2181   1066  FALL       1
I__751/O                                              LocalMux                     309              2490   1066  FALL       1
I__754/I                                              InMux                          0              2490   1066  FALL       1
I__754/O                                              InMux                        217              2707   1066  FALL       1
row_counter.internal_count_reached_18_LC_6_9_7/in0    LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i2_LC_6_6_4/lcout
Path End         : row_sr.shifted_data_i2_LC_6_6_4/in1
Capture Clock    : row_sr.shifted_data_i2_LC_6_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1052/I                                     ClkMux                         0              2527  RISE       1
I__1052/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i2_LC_6_6_4/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i2_LC_6_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__960/I                               LocalMux                       0              3375   1066  FALL       1
I__960/O                               LocalMux                     309              3684   1066  FALL       1
I__963/I                               InMux                          0              3684   1066  FALL       1
I__963/O                               InMux                        217              3901   1066  FALL       1
row_sr.shifted_data_i2_LC_6_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1052/I                                     ClkMux                         0              2527  RISE       1
I__1052/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i2_LC_6_6_4/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i1_LC_6_6_2/lcout
Path End         : row_sr.shifted_data_i1_LC_6_6_2/in1
Capture Clock    : row_sr.shifted_data_i1_LC_6_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1052/I                                     ClkMux                         0              2527  RISE       1
I__1052/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i1_LC_6_6_2/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i1_LC_6_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__689/I                               LocalMux                       0              3375   1066  FALL       1
I__689/O                               LocalMux                     309              3684   1066  FALL       1
I__690/I                               InMux                          0              3684   1066  FALL       1
I__690/O                               InMux                        217              3901   1066  FALL       1
row_sr.shifted_data_i1_LC_6_6_2/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1052/I                                     ClkMux                         0              2527  RISE       1
I__1052/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i1_LC_6_6_2/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i4_LC_5_11_7/lcout
Path End         : divider_sr.shifted_data_i4_LC_5_11_7/in1
Capture Clock    : divider_sr.shifted_data_i4_LC_5_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1047/I                                     ClkMux                         0              2527  RISE       1
I__1047/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i4_LC_5_11_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i4_LC_5_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__521/I                                    LocalMux                       0              3375   1066  FALL       1
I__521/O                                    LocalMux                     309              3684   1066  FALL       1
I__524/I                                    InMux                          0              3684   1066  FALL       1
I__524/O                                    InMux                        217              3901   1066  FALL       1
divider_sr.shifted_data_i4_LC_5_11_7/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1047/I                                     ClkMux                         0              2527  RISE       1
I__1047/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i4_LC_5_11_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i2_LC_5_10_6/lcout
Path End         : divider_sr.shifted_data_i3_LC_5_10_4/in1
Capture Clock    : divider_sr.shifted_data_i3_LC_5_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i2_LC_5_10_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i2_LC_5_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__591/I                                    LocalMux                       0              3375   1066  FALL       1
I__591/O                                    LocalMux                     309              3684   1066  FALL       1
I__594/I                                    InMux                          0              3684   1066  FALL       1
I__594/O                                    InMux                        217              3901   1066  FALL       1
divider_sr.shifted_data_i3_LC_5_10_4/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i3_LC_5_10_4/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i3_LC_5_10_4/lcout
Path End         : divider_sr.shifted_data_i3_LC_5_10_4/in2
Capture Clock    : divider_sr.shifted_data_i3_LC_5_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i3_LC_5_10_4/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i3_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__529/I                                    LocalMux                       0              3375   1066  FALL       1
I__529/O                                    LocalMux                     309              3684   1066  FALL       1
I__532/I                                    InMux                          0              3684   1066  FALL       1
I__532/O                                    InMux                        217              3901   1066  FALL       1
I__535/I                                    CascadeMux                     0              3901   1066  FALL       1
I__535/O                                    CascadeMux                     0              3901   1066  FALL       1
divider_sr.shifted_data_i3_LC_5_10_4/in2    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i3_LC_5_10_4/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i0_LC_5_10_3/lcout
Path End         : divider_sr.shifted_data_i0_LC_5_10_3/in3
Capture Clock    : divider_sr.shifted_data_i0_LC_5_10_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i0_LC_5_10_3/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i0_LC_5_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__607/I                                    LocalMux                       0              3375   1066  FALL       1
I__607/O                                    LocalMux                     309              3684   1066  FALL       1
I__609/I                                    InMux                          0              3684   1066  FALL       1
I__609/O                                    InMux                        217              3901   1066  FALL       1
divider_sr.shifted_data_i0_LC_5_10_3/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i0_LC_5_10_3/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i1_LC_5_10_2/lcout
Path End         : divider_sr.shifted_data_i2_LC_5_10_6/in1
Capture Clock    : divider_sr.shifted_data_i2_LC_5_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i1_LC_5_10_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i1_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__599/I                                    LocalMux                       0              3375   1066  FALL       1
I__599/O                                    LocalMux                     309              3684   1066  FALL       1
I__602/I                                    InMux                          0              3684   1066  FALL       1
I__602/O                                    InMux                        217              3901   1066  FALL       1
divider_sr.shifted_data_i2_LC_5_10_6/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i2_LC_5_10_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i0_LC_5_6_3/lcout
Path End         : row_sr.shifted_data_i0_LC_5_6_3/in3
Capture Clock    : row_sr.shifted_data_i0_LC_5_6_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1051/I                                     ClkMux                         0              2527  RISE       1
I__1051/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i0_LC_5_6_3/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i0_LC_5_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__513/I                               LocalMux                       0              3375   1066  FALL       1
I__513/O                               LocalMux                     309              3684   1066  FALL       1
I__516/I                               InMux                          0              3684   1066  FALL       1
I__516/O                               InMux                        217              3901   1066  FALL       1
row_sr.shifted_data_i0_LC_5_6_3/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1051/I                                     ClkMux                         0              2527  RISE       1
I__1051/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i0_LC_5_6_3/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i7_LC_3_11_7/lcout
Path End         : divider_sr.shifted_data_i8_LC_3_11_0/in0
Capture Clock    : divider_sr.shifted_data_i8_LC_3_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i7_LC_3_11_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i7_LC_3_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__451/I                                    LocalMux                       0              3375   1066  FALL       1
I__451/O                                    LocalMux                     309              3684   1066  FALL       1
I__454/I                                    InMux                          0              3684   1066  FALL       1
I__454/O                                    InMux                        217              3901   1066  FALL       1
divider_sr.shifted_data_i8_LC_3_11_0/in0    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i8_LC_3_11_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i5_LC_3_11_6/lcout
Path End         : divider_sr.shifted_data_i6_LC_3_11_1/in0
Capture Clock    : divider_sr.shifted_data_i6_LC_3_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i5_LC_3_11_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i5_LC_3_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__463/I                                    LocalMux                       0              3375   1066  FALL       1
I__463/O                                    LocalMux                     309              3684   1066  FALL       1
I__465/I                                    InMux                          0              3684   1066  FALL       1
I__465/O                                    InMux                        217              3901   1066  FALL       1
divider_sr.shifted_data_i6_LC_3_11_1/in0    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i6_LC_3_11_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i10_LC_3_11_5/lcout
Path End         : divider_sr.shifted_data_i10_LC_3_11_5/in3
Capture Clock    : divider_sr.shifted_data_i10_LC_3_11_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i10_LC_3_11_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i10_LC_3_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__468/I                                     LocalMux                       0              3375   1066  FALL       1
I__468/O                                     LocalMux                     309              3684   1066  FALL       1
I__471/I                                     InMux                          0              3684   1066  FALL       1
I__471/O                                     InMux                        217              3901   1066  FALL       1
divider_sr.shifted_data_i10_LC_3_11_5/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i10_LC_3_11_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i9_LC_3_11_2/lcout
Path End         : divider_sr.shifted_data_i10_LC_3_11_5/in0
Capture Clock    : divider_sr.shifted_data_i10_LC_3_11_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i9_LC_3_11_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i9_LC_3_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__474/I                                    LocalMux                       0              3375   1066  FALL       1
I__474/O                                    LocalMux                     309              3684   1066  FALL       1
I__477/I                                    InMux                          0              3684   1066  FALL       1
I__477/O                                    InMux                        217              3901   1066  FALL       1
divider_sr.shifted_data_i10_LC_3_11_5/in0   LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i10_LC_3_11_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i6_LC_3_11_1/lcout
Path End         : divider_sr.shifted_data_i6_LC_3_11_1/in3
Capture Clock    : divider_sr.shifted_data_i6_LC_3_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i6_LC_3_11_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i6_LC_3_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__458/I                                    LocalMux                       0              3375   1066  FALL       1
I__458/O                                    LocalMux                     309              3684   1066  FALL       1
I__460/I                                    InMux                          0              3684   1066  FALL       1
I__460/O                                    InMux                        217              3901   1066  FALL       1
divider_sr.shifted_data_i6_LC_3_11_1/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i6_LC_3_11_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i8_LC_3_11_0/lcout
Path End         : divider_sr.shifted_data_i8_LC_3_11_0/in3
Capture Clock    : divider_sr.shifted_data_i8_LC_3_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i8_LC_3_11_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i8_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__481/I                                    LocalMux                       0              3375   1066  FALL       1
I__481/O                                    LocalMux                     309              3684   1066  FALL       1
I__483/I                                    InMux                          0              3684   1066  FALL       1
I__483/O                                    InMux                        217              3901   1066  FALL       1
divider_sr.shifted_data_i8_LC_3_11_0/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i8_LC_3_11_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i13_LC_3_10_6/lcout
Path End         : divider_sr.shifted_data_i13_LC_3_10_6/in3
Capture Clock    : divider_sr.shifted_data_i13_LC_3_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i13_LC_3_10_6/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i13_LC_3_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__486/I                                     LocalMux                       0              3375   1066  FALL       1
I__486/O                                     LocalMux                     309              3684   1066  FALL       1
I__488/I                                     InMux                          0              3684   1066  FALL       1
I__488/O                                     InMux                        217              3901   1066  FALL       1
divider_sr.shifted_data_i13_LC_3_10_6/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i13_LC_3_10_6/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i12_LC_3_10_5/lcout
Path End         : divider_sr.shifted_data_i13_LC_3_10_6/in0
Capture Clock    : divider_sr.shifted_data_i13_LC_3_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i12_LC_3_10_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i12_LC_3_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__491/I                                     LocalMux                       0              3375   1066  FALL       1
I__491/O                                     LocalMux                     309              3684   1066  FALL       1
I__494/I                                     InMux                          0              3684   1066  FALL       1
I__494/O                                     InMux                        217              3901   1066  FALL       1
divider_sr.shifted_data_i13_LC_3_10_6/in0    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i13_LC_3_10_6/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i15_LC_3_10_4/lcout
Path End         : divider_sr.shifted_data_i15_LC_3_10_4/in1
Capture Clock    : divider_sr.shifted_data_i15_LC_3_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i15_LC_3_10_4/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i15_LC_3_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__409/I                                     LocalMux                       0              3375   1066  FALL       1
I__409/O                                     LocalMux                     309              3684   1066  FALL       1
I__411/I                                     InMux                          0              3684   1066  FALL       1
I__411/O                                     InMux                        217              3901   1066  FALL       1
divider_sr.shifted_data_i15_LC_3_10_4/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i15_LC_3_10_4/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i14_LC_3_10_2/lcout
Path End         : divider_sr.shifted_data_i14_LC_3_10_2/in1
Capture Clock    : divider_sr.shifted_data_i14_LC_3_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i14_LC_3_10_2/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i14_LC_3_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__413/I                                     LocalMux                       0              3375   1066  FALL       1
I__413/O                                     LocalMux                     309              3684   1066  FALL       1
I__415/I                                     InMux                          0              3684   1066  FALL       1
I__415/O                                     InMux                        217              3901   1066  FALL       1
divider_sr.shifted_data_i14_LC_3_10_2/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i14_LC_3_10_2/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i11_LC_3_10_0/lcout
Path End         : divider_sr.shifted_data_i11_LC_3_10_0/in1
Capture Clock    : divider_sr.shifted_data_i11_LC_3_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i11_LC_3_10_0/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i11_LC_3_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__404/I                                     LocalMux                       0              3375   1066  FALL       1
I__404/O                                     LocalMux                     309              3684   1066  FALL       1
I__406/I                                     InMux                          0              3684   1066  FALL       1
I__406/O                                     InMux                        217              3901   1066  FALL       1
divider_sr.shifted_data_i11_LC_3_10_0/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i11_LC_3_10_0/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : output_state_20_LC_1_9_2/in3
Capture Clock    : output_state_20_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3901
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__759/I                        LocalMux                       0              3375   1066  FALL       1
I__759/O                        LocalMux                     309              3684   1066  FALL       1
I__767/I                        InMux                          0              3684   1066  FALL       1
I__767/O                        InMux                        217              3901   1066  FALL       1
output_state_20_LC_1_9_2/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__355/I                                           ClkMux                         0              2527  RISE       1
I__355/O                                           ClkMux                       309              2835  RISE       1
output_state_20_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count_reached_18_LC_2_9_4/lcout
Path End         : output_state_20_LC_1_9_2/in1
Capture Clock    : output_state_20_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3901
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count_reached_18_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       4
I__359/I                                                LocalMux                       0              3375   1066  FALL       1
I__359/O                                                LocalMux                     309              3684   1066  FALL       1
I__362/I                                                InMux                          0              3684   1066  FALL       1
I__362/O                                                InMux                        217              3901   1066  FALL       1
output_state_20_LC_1_9_2/in1                            LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__355/I                                           ClkMux                         0              2527  RISE       1
I__355/O                                           ClkMux                       309              2835  RISE       1
output_state_20_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : output_state_20_LC_1_9_2/lcout
Path End         : output_state_20_LC_1_9_2/in0
Capture Clock    : output_state_20_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3901
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__355/I                                           ClkMux                         0              2527  RISE       1
I__355/O                                           ClkMux                       309              2835  RISE       1
output_state_20_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
output_state_20_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__226/I                        LocalMux                       0              3375   1066  FALL       1
I__226/O                        LocalMux                     309              3684   1066  FALL       1
I__228/I                        InMux                          0              3684   1066  FALL       1
I__228/O                        InMux                        217              3901   1066  FALL       1
output_state_20_LC_1_9_2/in0    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__355/I                                           ClkMux                         0              2527  RISE       1
I__355/O                                           ClkMux                       309              2835  RISE       1
output_state_20_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i15_LC_1_8_7/lcout
Path End         : pulse_counter.internal_count__i15_LC_1_8_7/in1
Capture Clock    : pulse_counter.internal_count__i15_LC_1_8_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3901
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i15_LC_1_8_7/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i15_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__319/I                                          LocalMux                       0              3375   1066  FALL       1
I__319/O                                          LocalMux                     309              3684   1066  FALL       1
I__321/I                                          InMux                          0              3684   1066  FALL       1
I__321/O                                          InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i15_LC_1_8_7/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i15_LC_1_8_7/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i14_LC_1_8_6/lcout
Path End         : pulse_counter.internal_count__i14_LC_1_8_6/in1
Capture Clock    : pulse_counter.internal_count__i14_LC_1_8_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3901
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i14_LC_1_8_6/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i14_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__325/I                                          LocalMux                       0              3375   1066  FALL       1
I__325/O                                          LocalMux                     309              3684   1066  FALL       1
I__327/I                                          InMux                          0              3684   1066  FALL       1
I__327/O                                          InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i14_LC_1_8_6/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i14_LC_1_8_6/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i13_LC_1_8_5/lcout
Path End         : pulse_counter.internal_count__i13_LC_1_8_5/in1
Capture Clock    : pulse_counter.internal_count__i13_LC_1_8_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3901
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i13_LC_1_8_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i13_LC_1_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__246/I                                          LocalMux                       0              3375   1066  FALL       1
I__246/O                                          LocalMux                     309              3684   1066  FALL       1
I__248/I                                          InMux                          0              3684   1066  FALL       1
I__248/O                                          InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i13_LC_1_8_5/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i13_LC_1_8_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i12_LC_1_8_4/lcout
Path End         : pulse_counter.internal_count__i12_LC_1_8_4/in1
Capture Clock    : pulse_counter.internal_count__i12_LC_1_8_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3901
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i12_LC_1_8_4/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i12_LC_1_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__251/I                                          LocalMux                       0              3375   1066  FALL       1
I__251/O                                          LocalMux                     309              3684   1066  FALL       1
I__253/I                                          InMux                          0              3684   1066  FALL       1
I__253/O                                          InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i12_LC_1_8_4/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i12_LC_1_8_4/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i11_LC_1_8_3/lcout
Path End         : pulse_counter.internal_count__i11_LC_1_8_3/in1
Capture Clock    : pulse_counter.internal_count__i11_LC_1_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3901
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i11_LC_1_8_3/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i11_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__256/I                                          LocalMux                       0              3375   1066  FALL       1
I__256/O                                          LocalMux                     309              3684   1066  FALL       1
I__258/I                                          InMux                          0              3684   1066  FALL       1
I__258/O                                          InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i11_LC_1_8_3/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i11_LC_1_8_3/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i10_LC_1_8_2/lcout
Path End         : pulse_counter.internal_count__i10_LC_1_8_2/in1
Capture Clock    : pulse_counter.internal_count__i10_LC_1_8_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3901
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i10_LC_1_8_2/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i10_LC_1_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__261/I                                          LocalMux                       0              3375   1066  FALL       1
I__261/O                                          LocalMux                     309              3684   1066  FALL       1
I__263/I                                          InMux                          0              3684   1066  FALL       1
I__263/O                                          InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i10_LC_1_8_2/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i10_LC_1_8_2/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i9_LC_1_8_1/lcout
Path End         : pulse_counter.internal_count__i9_LC_1_8_1/in1
Capture Clock    : pulse_counter.internal_count__i9_LC_1_8_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3901
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i9_LC_1_8_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i9_LC_1_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__266/I                                         LocalMux                       0              3375   1066  FALL       1
I__266/O                                         LocalMux                     309              3684   1066  FALL       1
I__268/I                                         InMux                          0              3684   1066  FALL       1
I__268/O                                         InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i9_LC_1_8_1/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i9_LC_1_8_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i8_LC_1_8_0/lcout
Path End         : pulse_counter.internal_count__i8_LC_1_8_0/in1
Capture Clock    : pulse_counter.internal_count__i8_LC_1_8_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3901
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i8_LC_1_8_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i8_LC_1_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__271/I                                         LocalMux                       0              3375   1066  FALL       1
I__271/O                                         LocalMux                     309              3684   1066  FALL       1
I__273/I                                         InMux                          0              3684   1066  FALL       1
I__273/O                                         InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i8_LC_1_8_0/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i8_LC_1_8_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i7_LC_1_7_7/lcout
Path End         : pulse_counter.internal_count__i7_LC_1_7_7/in1
Capture Clock    : pulse_counter.internal_count__i7_LC_1_7_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3901
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i7_LC_1_7_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i7_LC_1_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__276/I                                         LocalMux                       0              3375   1066  FALL       1
I__276/O                                         LocalMux                     309              3684   1066  FALL       1
I__278/I                                         InMux                          0              3684   1066  FALL       1
I__278/O                                         InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i7_LC_1_7_7/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i7_LC_1_7_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i6_LC_1_7_6/lcout
Path End         : pulse_counter.internal_count__i6_LC_1_7_6/in1
Capture Clock    : pulse_counter.internal_count__i6_LC_1_7_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3901
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i6_LC_1_7_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i6_LC_1_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__281/I                                         LocalMux                       0              3375   1066  FALL       1
I__281/O                                         LocalMux                     309              3684   1066  FALL       1
I__283/I                                         InMux                          0              3684   1066  FALL       1
I__283/O                                         InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i6_LC_1_7_6/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i6_LC_1_7_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i5_LC_1_7_5/lcout
Path End         : pulse_counter.internal_count__i5_LC_1_7_5/in1
Capture Clock    : pulse_counter.internal_count__i5_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3901
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i5_LC_1_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i5_LC_1_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__286/I                                         LocalMux                       0              3375   1066  FALL       1
I__286/O                                         LocalMux                     309              3684   1066  FALL       1
I__288/I                                         InMux                          0              3684   1066  FALL       1
I__288/O                                         InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i5_LC_1_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i5_LC_1_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i4_LC_1_7_4/lcout
Path End         : pulse_counter.internal_count__i4_LC_1_7_4/in1
Capture Clock    : pulse_counter.internal_count__i4_LC_1_7_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3901
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i4_LC_1_7_4/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i4_LC_1_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__197/I                                         LocalMux                       0              3375   1066  FALL       1
I__197/O                                         LocalMux                     309              3684   1066  FALL       1
I__199/I                                         InMux                          0              3684   1066  FALL       1
I__199/O                                         InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i4_LC_1_7_4/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i4_LC_1_7_4/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i3_LC_1_7_3/lcout
Path End         : pulse_counter.internal_count__i3_LC_1_7_3/in1
Capture Clock    : pulse_counter.internal_count__i3_LC_1_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3901
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i3_LC_1_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__202/I                                         LocalMux                       0              3375   1066  FALL       1
I__202/O                                         LocalMux                     309              3684   1066  FALL       1
I__204/I                                         InMux                          0              3684   1066  FALL       1
I__204/O                                         InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i3_LC_1_7_3/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i2_LC_1_7_2/lcout
Path End         : pulse_counter.internal_count__i2_LC_1_7_2/in1
Capture Clock    : pulse_counter.internal_count__i2_LC_1_7_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3901
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i2_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__207/I                                         LocalMux                       0              3375   1066  FALL       1
I__207/O                                         LocalMux                     309              3684   1066  FALL       1
I__209/I                                         InMux                          0              3684   1066  FALL       1
I__209/O                                         InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i2_LC_1_7_2/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i1_LC_1_7_1/lcout
Path End         : pulse_counter.internal_count__i1_LC_1_7_1/in1
Capture Clock    : pulse_counter.internal_count__i1_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3901
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i1_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__211/I                                         LocalMux                       0              3375   1066  FALL       1
I__211/O                                         LocalMux                     309              3684   1066  FALL       1
I__213/I                                         InMux                          0              3684   1066  FALL       1
I__213/O                                         InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i1_LC_1_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i0_LC_1_7_0/lcout
Path End         : pulse_counter.internal_count__i0_LC_1_7_0/in1
Capture Clock    : pulse_counter.internal_count__i0_LC_1_7_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3901
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i0_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__216/I                                         LocalMux                       0              3375   1066  FALL       1
I__216/O                                         LocalMux                     309              3684   1066  FALL       1
I__218/I                                         InMux                          0              3684   1066  FALL       1
I__218/O                                         InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i0_LC_1_7_0/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count_reached_18_LC_2_9_4/lcout
Path End         : reset_signal_19_LC_2_9_7/in1
Capture Clock    : reset_signal_19_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3901
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count_reached_18_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       4
I__360/I                                                LocalMux                       0              3375   1066  FALL       1
I__360/O                                                LocalMux                     309              3684   1066  FALL       1
I__363/I                                                InMux                          0              3684   1066  FALL       1
I__363/O                                                InMux                        217              3901   1066  FALL       1
reset_signal_19_LC_2_9_7/in1                            LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count_reached_18_LC_2_9_4/lcout
Path End         : pulse_counter.internal_count_reached_18_LC_2_9_4/in0
Capture Clock    : pulse_counter.internal_count_reached_18_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3901
 
Launch Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count_reached_18_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       4
I__360/I                                                LocalMux                       0              3375   1066  FALL       1
I__360/O                                                LocalMux                     309              3684   1066  FALL       1
I__364/I                                                InMux                          0              3684   1066  FALL       1
I__364/O                                                InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count_reached_18_LC_2_9_4/in0    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i11_LC_3_10_0/lcout
Path End         : divider_sr.shifted_data_i12_LC_3_10_5/in0
Capture Clock    : divider_sr.shifted_data_i12_LC_3_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i11_LC_3_10_0/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i11_LC_3_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__404/I                                     LocalMux                       0              3375   1066  FALL       1
I__404/O                                     LocalMux                     309              3684   1066  FALL       1
I__407/I                                     InMux                          0              3684   1066  FALL       1
I__407/O                                     InMux                        217              3901   1066  FALL       1
divider_sr.shifted_data_i12_LC_3_10_5/in0    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i12_LC_3_10_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i14_LC_3_10_2/lcout
Path End         : divider_sr.shifted_data_i15_LC_3_10_4/in3
Capture Clock    : divider_sr.shifted_data_i15_LC_3_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i14_LC_3_10_2/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i14_LC_3_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__413/I                                     LocalMux                       0              3375   1066  FALL       1
I__413/O                                     LocalMux                     309              3684   1066  FALL       1
I__416/I                                     InMux                          0              3684   1066  FALL       1
I__416/O                                     InMux                        217              3901   1066  FALL       1
divider_sr.shifted_data_i15_LC_3_10_4/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i15_LC_3_10_4/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i7_LC_3_11_7/lcout
Path End         : divider_sr.shifted_data_i7_LC_3_11_7/in2
Capture Clock    : divider_sr.shifted_data_i7_LC_3_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i7_LC_3_11_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i7_LC_3_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__452/I                                    LocalMux                       0              3375   1066  FALL       1
I__452/O                                    LocalMux                     309              3684   1066  FALL       1
I__455/I                                    InMux                          0              3684   1066  FALL       1
I__455/O                                    InMux                        217              3901   1066  FALL       1
I__457/I                                    CascadeMux                     0              3901   1066  FALL       1
I__457/O                                    CascadeMux                     0              3901   1066  FALL       1
divider_sr.shifted_data_i7_LC_3_11_7/in2    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i7_LC_3_11_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i6_LC_3_11_1/lcout
Path End         : divider_sr.shifted_data_i7_LC_3_11_7/in1
Capture Clock    : divider_sr.shifted_data_i7_LC_3_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i6_LC_3_11_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i6_LC_3_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__458/I                                    LocalMux                       0              3375   1066  FALL       1
I__458/O                                    LocalMux                     309              3684   1066  FALL       1
I__461/I                                    InMux                          0              3684   1066  FALL       1
I__461/O                                    InMux                        217              3901   1066  FALL       1
divider_sr.shifted_data_i7_LC_3_11_7/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i7_LC_3_11_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i5_LC_3_11_6/lcout
Path End         : divider_sr.shifted_data_i5_LC_3_11_6/in3
Capture Clock    : divider_sr.shifted_data_i5_LC_3_11_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i5_LC_3_11_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i5_LC_3_11_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__463/I                                    LocalMux                       0              3375   1066  FALL       1
I__463/O                                    LocalMux                     309              3684   1066  FALL       1
I__466/I                                    InMux                          0              3684   1066  FALL       1
I__466/O                                    InMux                        217              3901   1066  FALL       1
divider_sr.shifted_data_i5_LC_3_11_6/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i5_LC_3_11_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i10_LC_3_11_5/lcout
Path End         : divider_sr.shifted_data_i11_LC_3_10_0/in3
Capture Clock    : divider_sr.shifted_data_i11_LC_3_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i10_LC_3_11_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i10_LC_3_11_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__469/I                                     LocalMux                       0              3375   1066  FALL       1
I__469/O                                     LocalMux                     309              3684   1066  FALL       1
I__472/I                                     InMux                          0              3684   1066  FALL       1
I__472/O                                     InMux                        217              3901   1066  FALL       1
divider_sr.shifted_data_i11_LC_3_10_0/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i11_LC_3_10_0/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i9_LC_3_11_2/lcout
Path End         : divider_sr.shifted_data_i9_LC_3_11_2/in2
Capture Clock    : divider_sr.shifted_data_i9_LC_3_11_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i9_LC_3_11_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i9_LC_3_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__475/I                                    LocalMux                       0              3375   1066  FALL       1
I__475/O                                    LocalMux                     309              3684   1066  FALL       1
I__478/I                                    InMux                          0              3684   1066  FALL       1
I__478/O                                    InMux                        217              3901   1066  FALL       1
I__480/I                                    CascadeMux                     0              3901   1066  FALL       1
I__480/O                                    CascadeMux                     0              3901   1066  FALL       1
divider_sr.shifted_data_i9_LC_3_11_2/in2    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i9_LC_3_11_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i8_LC_3_11_0/lcout
Path End         : divider_sr.shifted_data_i9_LC_3_11_2/in3
Capture Clock    : divider_sr.shifted_data_i9_LC_3_11_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i8_LC_3_11_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i8_LC_3_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__481/I                                    LocalMux                       0              3375   1066  FALL       1
I__481/O                                    LocalMux                     309              3684   1066  FALL       1
I__484/I                                    InMux                          0              3684   1066  FALL       1
I__484/O                                    InMux                        217              3901   1066  FALL       1
divider_sr.shifted_data_i9_LC_3_11_2/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i9_LC_3_11_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i13_LC_3_10_6/lcout
Path End         : divider_sr.shifted_data_i14_LC_3_10_2/in3
Capture Clock    : divider_sr.shifted_data_i14_LC_3_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i13_LC_3_10_6/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i13_LC_3_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__486/I                                     LocalMux                       0              3375   1066  FALL       1
I__486/O                                     LocalMux                     309              3684   1066  FALL       1
I__489/I                                     InMux                          0              3684   1066  FALL       1
I__489/O                                     InMux                        217              3901   1066  FALL       1
divider_sr.shifted_data_i14_LC_3_10_2/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i14_LC_3_10_2/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i12_LC_3_10_5/lcout
Path End         : divider_sr.shifted_data_i12_LC_3_10_5/in2
Capture Clock    : divider_sr.shifted_data_i12_LC_3_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i12_LC_3_10_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i12_LC_3_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__492/I                                     LocalMux                       0              3375   1066  FALL       1
I__492/O                                     LocalMux                     309              3684   1066  FALL       1
I__495/I                                     InMux                          0              3684   1066  FALL       1
I__495/O                                     InMux                        217              3901   1066  FALL       1
I__497/I                                     CascadeMux                     0              3901   1066  FALL       1
I__497/O                                     CascadeMux                     0              3901   1066  FALL       1
divider_sr.shifted_data_i12_LC_3_10_5/in2    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i12_LC_3_10_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i0_LC_5_6_3/lcout
Path End         : row_sr.shifted_data_i1_LC_6_6_2/in3
Capture Clock    : row_sr.shifted_data_i1_LC_6_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1051/I                                     ClkMux                         0              2527  RISE       1
I__1051/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i0_LC_5_6_3/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i0_LC_5_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__514/I                               LocalMux                       0              3375   1066  FALL       1
I__514/O                               LocalMux                     309              3684   1066  FALL       1
I__517/I                               InMux                          0              3684   1066  FALL       1
I__517/O                               InMux                        217              3901   1066  FALL       1
row_sr.shifted_data_i1_LC_6_6_2/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1052/I                                     ClkMux                         0              2527  RISE       1
I__1052/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i1_LC_6_6_2/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i3_LC_5_10_4/lcout
Path End         : divider_sr.shifted_data_i4_LC_5_11_7/in3
Capture Clock    : divider_sr.shifted_data_i4_LC_5_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i3_LC_5_10_4/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i3_LC_5_10_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__530/I                                    LocalMux                       0              3375   1066  FALL       1
I__530/O                                    LocalMux                     309              3684   1066  FALL       1
I__533/I                                    InMux                          0              3684   1066  FALL       1
I__533/O                                    InMux                        217              3901   1066  FALL       1
divider_sr.shifted_data_i4_LC_5_11_7/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1047/I                                     ClkMux                         0              2527  RISE       1
I__1047/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i4_LC_5_11_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i1_LC_5_10_2/lcout
Path End         : divider_sr.shifted_data_i1_LC_5_10_2/in2
Capture Clock    : divider_sr.shifted_data_i1_LC_5_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i1_LC_5_10_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i1_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__600/I                                    LocalMux                       0              3375   1066  FALL       1
I__600/O                                    LocalMux                     309              3684   1066  FALL       1
I__603/I                                    InMux                          0              3684   1066  FALL       1
I__603/O                                    InMux                        217              3901   1066  FALL       1
I__605/I                                    CascadeMux                     0              3901   1066  FALL       1
I__605/O                                    CascadeMux                     0              3901   1066  FALL       1
divider_sr.shifted_data_i1_LC_5_10_2/in2    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i1_LC_5_10_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i0_LC_5_10_3/lcout
Path End         : divider_sr.shifted_data_i1_LC_5_10_2/in0
Capture Clock    : divider_sr.shifted_data_i1_LC_5_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i0_LC_5_10_3/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i0_LC_5_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__607/I                                    LocalMux                       0              3375   1066  FALL       1
I__607/O                                    LocalMux                     309              3684   1066  FALL       1
I__610/I                                    InMux                          0              3684   1066  FALL       1
I__610/O                                    InMux                        217              3901   1066  FALL       1
divider_sr.shifted_data_i1_LC_5_10_2/in0    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i1_LC_5_10_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i1_LC_6_6_2/lcout
Path End         : row_sr.shifted_data_i2_LC_6_6_4/in3
Capture Clock    : row_sr.shifted_data_i2_LC_6_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1052/I                                     ClkMux                         0              2527  RISE       1
I__1052/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i1_LC_6_6_2/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i1_LC_6_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__689/I                               LocalMux                       0              3375   1066  FALL       1
I__689/O                               LocalMux                     309              3684   1066  FALL       1
I__691/I                               InMux                          0              3684   1066  FALL       1
I__691/O                               InMux                        217              3901   1066  FALL       1
row_sr.shifted_data_i2_LC_6_6_4/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1052/I                                     ClkMux                         0              2527  RISE       1
I__1052/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i2_LC_6_6_4/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count_reached_18_LC_2_9_4/in3
Capture Clock    : pulse_counter.internal_count_reached_18_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3901
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                        LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__760/I                                              LocalMux                       0              3375   1066  FALL       1
I__760/O                                              LocalMux                     309              3684   1066  FALL       1
I__768/I                                              InMux                          0              3684   1066  FALL       1
I__768/O                                              InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count_reached_18_LC_2_9_4/in3  LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : reset_signal_19_LC_2_9_7/in0
Capture Clock    : reset_signal_19_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  526
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     3901
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__760/I                        LocalMux                       0              3375   1066  FALL       1
I__760/O                        LocalMux                     309              3684   1066  FALL       1
I__769/I                        InMux                          0              3684   1066  FALL       1
I__769/O                        InMux                        217              3901   1066  FALL       1
reset_signal_19_LC_2_9_7/in0    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i14_LC_6_10_6/lcout
Path End         : row_sr.shifted_data_i15_LC_6_10_5/in0
Capture Clock    : row_sr.shifted_data_i15_LC_6_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i14_LC_6_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i14_LC_6_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__894/I                                 LocalMux                       0              3375   1066  FALL       1
I__894/O                                 LocalMux                     309              3684   1066  FALL       1
I__896/I                                 InMux                          0              3684   1066  FALL       1
I__896/O                                 InMux                        217              3901   1066  FALL       1
row_sr.shifted_data_i15_LC_6_10_5/in0    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i15_LC_6_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i7_LC_7_8_5/lcout
Path End         : row_sr.shifted_data_i8_LC_7_9_0/in3
Capture Clock    : row_sr.shifted_data_i8_LC_7_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1050/I                                     ClkMux                         0              2527  RISE       1
I__1050/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i7_LC_7_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i7_LC_7_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__915/I                               LocalMux                       0              3375   1066  FALL       1
I__915/O                               LocalMux                     309              3684   1066  FALL       1
I__918/I                               InMux                          0              3684   1066  FALL       1
I__918/O                               InMux                        217              3901   1066  FALL       1
row_sr.shifted_data_i8_LC_7_9_0/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1049/I                                     ClkMux                         0              2527  RISE       1
I__1049/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i8_LC_7_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i6_LC_7_7_5/lcout
Path End         : row_sr.shifted_data_i7_LC_7_8_5/in3
Capture Clock    : row_sr.shifted_data_i7_LC_7_8_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i6_LC_7_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i6_LC_7_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__923/I                               LocalMux                       0              3375   1066  FALL       1
I__923/O                               LocalMux                     309              3684   1066  FALL       1
I__926/I                               InMux                          0              3684   1066  FALL       1
I__926/O                               InMux                        217              3901   1066  FALL       1
row_sr.shifted_data_i7_LC_7_8_5/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1050/I                                     ClkMux                         0              2527  RISE       1
I__1050/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i7_LC_7_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i4_LC_7_7_7/lcout
Path End         : row_sr.shifted_data_i4_LC_7_7_7/in3
Capture Clock    : row_sr.shifted_data_i4_LC_7_7_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i4_LC_7_7_7/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i4_LC_7_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__947/I                               LocalMux                       0              3375   1066  FALL       1
I__947/O                               LocalMux                     309              3684   1066  FALL       1
I__950/I                               InMux                          0              3684   1066  FALL       1
I__950/O                               InMux                        217              3901   1066  FALL       1
row_sr.shifted_data_i4_LC_7_7_7/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i4_LC_7_7_7/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i2_LC_6_6_4/lcout
Path End         : row_sr.shifted_data_i3_LC_7_6_0/in3
Capture Clock    : row_sr.shifted_data_i3_LC_7_6_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1052/I                                     ClkMux                         0              2527  RISE       1
I__1052/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i2_LC_6_6_4/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i2_LC_6_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__961/I                               LocalMux                       0              3375   1066  FALL       1
I__961/O                               LocalMux                     309              3684   1066  FALL       1
I__964/I                               InMux                          0              3684   1066  FALL       1
I__964/O                               InMux                        217              3901   1066  FALL       1
row_sr.shifted_data_i3_LC_7_6_0/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1054/I                                     ClkMux                         0              2527  RISE       1
I__1054/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i3_LC_7_6_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i5_LC_7_7_0/lcout
Path End         : row_sr.shifted_data_i6_LC_7_7_5/in0
Capture Clock    : row_sr.shifted_data_i6_LC_7_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i5_LC_7_7_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i5_LC_7_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__1036/I                              LocalMux                       0              3375   1066  FALL       1
I__1036/O                              LocalMux                     309              3684   1066  FALL       1
I__1039/I                              InMux                          0              3684   1066  FALL       1
I__1039/O                              InMux                        217              3901   1066  FALL       1
row_sr.shifted_data_i6_LC_7_7_5/in0    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i6_LC_7_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i10_LC_7_10_6/lcout
Path End         : row_sr.shifted_data_i11_LC_6_10_2/in3
Capture Clock    : row_sr.shifted_data_i11_LC_6_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i10_LC_7_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i10_LC_7_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__1056/I                                LocalMux                       0              3375   1066  FALL       1
I__1056/O                                LocalMux                     309              3684   1066  FALL       1
I__1058/I                                InMux                          0              3684   1066  FALL       1
I__1058/O                                InMux                        217              3901   1066  FALL       1
row_sr.shifted_data_i11_LC_6_10_2/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i11_LC_6_10_2/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i9_LC_7_9_7/lcout
Path End         : row_sr.shifted_data_i10_LC_7_10_6/in3
Capture Clock    : row_sr.shifted_data_i10_LC_7_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1049/I                                     ClkMux                         0              2527  RISE       1
I__1049/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i9_LC_7_9_7/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i9_LC_7_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__1061/I                              LocalMux                       0              3375   1066  FALL       1
I__1061/O                              LocalMux                     309              3684   1066  FALL       1
I__1064/I                              InMux                          0              3684   1066  FALL       1
I__1064/O                              InMux                        217              3901   1066  FALL       1
row_sr.shifted_data_i10_LC_7_10_6/in3  LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i10_LC_7_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i12_LC_7_10_5/lcout
Path End         : row_sr.shifted_data_i13_LC_7_10_3/in1
Capture Clock    : row_sr.shifted_data_i13_LC_7_10_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i12_LC_7_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i12_LC_7_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__1141/I                                LocalMux                       0              3375   1066  FALL       1
I__1141/O                                LocalMux                     309              3684   1066  FALL       1
I__1143/I                                InMux                          0              3684   1066  FALL       1
I__1143/O                                InMux                        217              3901   1066  FALL       1
row_sr.shifted_data_i13_LC_7_10_3/in1    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i13_LC_7_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i11_LC_6_10_2/lcout
Path End         : row_sr.shifted_data_i12_LC_7_10_5/in2
Capture Clock    : row_sr.shifted_data_i12_LC_7_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i11_LC_6_10_2/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i11_LC_6_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__1146/I                                LocalMux                       0              3375   1066  FALL       1
I__1146/O                                LocalMux                     309              3684   1066  FALL       1
I__1149/I                                InMux                          0              3684   1066  FALL       1
I__1149/O                                InMux                        217              3901   1066  FALL       1
I__1150/I                                CascadeMux                     0              3901   1066  FALL       1
I__1150/O                                CascadeMux                     0              3901   1066  FALL       1
row_sr.shifted_data_i12_LC_7_10_5/in2    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i12_LC_7_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i13_LC_7_10_3/lcout
Path End         : row_sr.shifted_data_i14_LC_6_10_6/in3
Capture Clock    : row_sr.shifted_data_i14_LC_6_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i13_LC_7_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i13_LC_7_10_3/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__1152/I                                LocalMux                       0              3375   1066  FALL       1
I__1152/O                                LocalMux                     309              3684   1066  FALL       1
I__1154/I                                InMux                          0              3684   1066  FALL       1
I__1154/O                                InMux                        217              3901   1066  FALL       1
row_sr.shifted_data_i14_LC_6_10_6/in3    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i14_LC_6_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i8_LC_7_9_0/lcout
Path End         : row_sr.shifted_data_i9_LC_7_9_7/in0
Capture Clock    : row_sr.shifted_data_i9_LC_7_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3901
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1049/I                                     ClkMux                         0              2527  RISE       1
I__1049/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i8_LC_7_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i8_LC_7_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__1160/I                              LocalMux                       0              3375   1066  FALL       1
I__1160/O                              LocalMux                     309              3684   1066  FALL       1
I__1163/I                              InMux                          0              3684   1066  FALL       1
I__1163/O                              InMux                        217              3901   1066  FALL       1
row_sr.shifted_data_i9_LC_7_9_7/in0    LogicCell40_SEQ_MODE_1000      0              3901   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1049/I                                     ClkMux                         0              2527  RISE       1
I__1049/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i9_LC_7_9_7/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i15_LC_5_8_7/lcout
Path End         : row_counter.internal_count__i15_LC_5_8_7/in1
Capture Clock    : row_counter.internal_count__i15_LC_5_8_7/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2357
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i15_LC_5_8_7/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i15_LC_5_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__695/I                                        LocalMux                       0              1831   1066  FALL       1
I__695/O                                        LocalMux                     309              2139   1066  FALL       1
I__697/I                                        InMux                          0              2139   1066  FALL       1
I__697/O                                        InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i15_LC_5_8_7/in1    LogicCell40_SEQ_MODE_1000      0              2357   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i15_LC_5_8_7/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i14_LC_5_8_6/lcout
Path End         : row_counter.internal_count__i14_LC_5_8_6/in1
Capture Clock    : row_counter.internal_count__i14_LC_5_8_6/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2357
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i14_LC_5_8_6/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i14_LC_5_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__700/I                                        LocalMux                       0              1831   1066  FALL       1
I__700/O                                        LocalMux                     309              2139   1066  FALL       1
I__702/I                                        InMux                          0              2139   1066  FALL       1
I__702/O                                        InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i14_LC_5_8_6/in1    LogicCell40_SEQ_MODE_1000      0              2357   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i14_LC_5_8_6/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i13_LC_5_8_5/lcout
Path End         : row_counter.internal_count__i13_LC_5_8_5/in1
Capture Clock    : row_counter.internal_count__i13_LC_5_8_5/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2357
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i13_LC_5_8_5/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i13_LC_5_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__705/I                                        LocalMux                       0              1831   1066  FALL       1
I__705/O                                        LocalMux                     309              2139   1066  FALL       1
I__707/I                                        InMux                          0              2139   1066  FALL       1
I__707/O                                        InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i13_LC_5_8_5/in1    LogicCell40_SEQ_MODE_1000      0              2357   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i13_LC_5_8_5/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i12_LC_5_8_4/lcout
Path End         : row_counter.internal_count__i12_LC_5_8_4/in1
Capture Clock    : row_counter.internal_count__i12_LC_5_8_4/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2357
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i12_LC_5_8_4/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i12_LC_5_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__710/I                                        LocalMux                       0              1831   1066  FALL       1
I__710/O                                        LocalMux                     309              2139   1066  FALL       1
I__712/I                                        InMux                          0              2139   1066  FALL       1
I__712/O                                        InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i12_LC_5_8_4/in1    LogicCell40_SEQ_MODE_1000      0              2357   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i12_LC_5_8_4/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i11_LC_5_8_3/lcout
Path End         : row_counter.internal_count__i11_LC_5_8_3/in1
Capture Clock    : row_counter.internal_count__i11_LC_5_8_3/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2357
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i11_LC_5_8_3/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i11_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__715/I                                        LocalMux                       0              1831   1066  FALL       1
I__715/O                                        LocalMux                     309              2139   1066  FALL       1
I__717/I                                        InMux                          0              2139   1066  FALL       1
I__717/O                                        InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i11_LC_5_8_3/in1    LogicCell40_SEQ_MODE_1000      0              2357   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i11_LC_5_8_3/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i10_LC_5_8_2/lcout
Path End         : row_counter.internal_count__i10_LC_5_8_2/in1
Capture Clock    : row_counter.internal_count__i10_LC_5_8_2/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2357
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i10_LC_5_8_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i10_LC_5_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__720/I                                        LocalMux                       0              1831   1066  FALL       1
I__720/O                                        LocalMux                     309              2139   1066  FALL       1
I__722/I                                        InMux                          0              2139   1066  FALL       1
I__722/O                                        InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i10_LC_5_8_2/in1    LogicCell40_SEQ_MODE_1000      0              2357   1066  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i10_LC_5_8_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i9_LC_5_8_1/lcout
Path End         : row_counter.internal_count__i9_LC_5_8_1/in1
Capture Clock    : row_counter.internal_count__i9_LC_5_8_1/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2357
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                     Odrv4                          0                 0  RISE       1
I__736/O                                     Odrv4                        351               351  RISE       1
I__740/I                                     Span4Mux_h                     0               351  RISE       1
I__740/O                                     Span4Mux_h                   302               652  RISE       1
I__744/I                                     LocalMux                       0               652  RISE       1
I__744/O                                     LocalMux                     330               982  RISE       1
I__747/I                                     ClkMux                         0               982  RISE       1
I__747/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i9_LC_5_8_1/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i9_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__725/I                                       LocalMux                       0              1831   1066  FALL       1
I__725/O                                       LocalMux                     309              2139   1066  FALL       1
I__727/I                                       InMux                          0              2139   1066  FALL       1
I__727/O                                       InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i9_LC_5_8_1/in1    LogicCell40_SEQ_MODE_1000      0              2357   1066  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                     Odrv4                          0                 0  RISE       1
I__736/O                                     Odrv4                        351               351  RISE       1
I__740/I                                     Span4Mux_h                     0               351  RISE       1
I__740/O                                     Span4Mux_h                   302               652  RISE       1
I__744/I                                     LocalMux                       0               652  RISE       1
I__744/O                                     LocalMux                     330               982  RISE       1
I__747/I                                     ClkMux                         0               982  RISE       1
I__747/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i9_LC_5_8_1/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i8_LC_5_8_0/lcout
Path End         : row_counter.internal_count__i8_LC_5_8_0/in1
Capture Clock    : row_counter.internal_count__i8_LC_5_8_0/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2357
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                     Odrv4                          0                 0  RISE       1
I__736/O                                     Odrv4                        351               351  RISE       1
I__740/I                                     Span4Mux_h                     0               351  RISE       1
I__740/O                                     Span4Mux_h                   302               652  RISE       1
I__744/I                                     LocalMux                       0               652  RISE       1
I__744/O                                     LocalMux                     330               982  RISE       1
I__747/I                                     ClkMux                         0               982  RISE       1
I__747/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i8_LC_5_8_0/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i8_LC_5_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__731/I                                       LocalMux                       0              1831   1066  FALL       1
I__731/O                                       LocalMux                     309              2139   1066  FALL       1
I__733/I                                       InMux                          0              2139   1066  FALL       1
I__733/O                                       InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i8_LC_5_8_0/in1    LogicCell40_SEQ_MODE_1000      0              2357   1066  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                     Odrv4                          0                 0  RISE       1
I__736/O                                     Odrv4                        351               351  RISE       1
I__740/I                                     Span4Mux_h                     0               351  RISE       1
I__740/O                                     Span4Mux_h                   302               652  RISE       1
I__744/I                                     LocalMux                       0               652  RISE       1
I__744/O                                     LocalMux                     330               982  RISE       1
I__747/I                                     ClkMux                         0               982  RISE       1
I__747/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i8_LC_5_8_0/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i7_LC_5_7_7/lcout
Path End         : row_counter.internal_count__i7_LC_5_7_7/in1
Capture Clock    : row_counter.internal_count__i7_LC_5_7_7/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2357
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i7_LC_5_7_7/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i7_LC_5_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__640/I                                       LocalMux                       0              1831   1066  FALL       1
I__640/O                                       LocalMux                     309              2139   1066  FALL       1
I__642/I                                       InMux                          0              2139   1066  FALL       1
I__642/O                                       InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i7_LC_5_7_7/in1    LogicCell40_SEQ_MODE_1000      0              2357   1066  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i7_LC_5_7_7/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i6_LC_5_7_6/lcout
Path End         : row_counter.internal_count__i6_LC_5_7_6/in1
Capture Clock    : row_counter.internal_count__i6_LC_5_7_6/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2357
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i6_LC_5_7_6/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i6_LC_5_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__645/I                                       LocalMux                       0              1831   1066  FALL       1
I__645/O                                       LocalMux                     309              2139   1066  FALL       1
I__647/I                                       InMux                          0              2139   1066  FALL       1
I__647/O                                       InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i6_LC_5_7_6/in1    LogicCell40_SEQ_MODE_1000      0              2357   1066  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i6_LC_5_7_6/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i5_LC_5_7_5/lcout
Path End         : row_counter.internal_count__i5_LC_5_7_5/in1
Capture Clock    : row_counter.internal_count__i5_LC_5_7_5/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2357
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i5_LC_5_7_5/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i5_LC_5_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__649/I                                       LocalMux                       0              1831   1066  FALL       1
I__649/O                                       LocalMux                     309              2139   1066  FALL       1
I__651/I                                       InMux                          0              2139   1066  FALL       1
I__651/O                                       InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i5_LC_5_7_5/in1    LogicCell40_SEQ_MODE_1000      0              2357   1066  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i5_LC_5_7_5/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i4_LC_5_7_4/lcout
Path End         : row_counter.internal_count__i4_LC_5_7_4/in1
Capture Clock    : row_counter.internal_count__i4_LC_5_7_4/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2357
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i4_LC_5_7_4/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i4_LC_5_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__658/I                                       LocalMux                       0              1831   1066  FALL       1
I__658/O                                       LocalMux                     309              2139   1066  FALL       1
I__660/I                                       InMux                          0              2139   1066  FALL       1
I__660/O                                       InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i4_LC_5_7_4/in1    LogicCell40_SEQ_MODE_1000      0              2357   1066  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i4_LC_5_7_4/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i3_LC_5_7_3/lcout
Path End         : row_counter.internal_count__i3_LC_5_7_3/in1
Capture Clock    : row_counter.internal_count__i3_LC_5_7_3/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2357
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i3_LC_5_7_3/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i3_LC_5_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__662/I                                       LocalMux                       0              1831   1066  FALL       1
I__662/O                                       LocalMux                     309              2139   1066  FALL       1
I__664/I                                       InMux                          0              2139   1066  FALL       1
I__664/O                                       InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i3_LC_5_7_3/in1    LogicCell40_SEQ_MODE_1000      0              2357   1066  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i3_LC_5_7_3/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i1_LC_5_7_1/lcout
Path End         : row_counter.internal_count__i1_LC_5_7_1/in1
Capture Clock    : row_counter.internal_count__i1_LC_5_7_1/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2357
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i1_LC_5_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i1_LC_5_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__677/I                                       LocalMux                       0              1831   1066  FALL       1
I__677/O                                       LocalMux                     309              2139   1066  FALL       1
I__679/I                                       InMux                          0              2139   1066  FALL       1
I__679/O                                       InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i1_LC_5_7_1/in1    LogicCell40_SEQ_MODE_1000      0              2357   1066  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i1_LC_5_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i0_LC_5_7_0/lcout
Path End         : row_counter.internal_count__i0_LC_5_7_0/in1
Capture Clock    : row_counter.internal_count__i0_LC_5_7_0/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      526
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2357
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i0_LC_5_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i0_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__685/I                                       LocalMux                       0              1831   1066  FALL       1
I__685/O                                       LocalMux                     309              2139   1066  FALL       1
I__687/I                                       InMux                          0              2139   1066  FALL       1
I__687/O                                       InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i0_LC_5_7_0/in1    LogicCell40_SEQ_MODE_1000      0              2357   1066  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i0_LC_5_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i4_LC_5_11_7/lcout
Path End         : divider_sr.shifted_data_i5_LC_3_11_6/in2
Capture Clock    : divider_sr.shifted_data_i5_LC_3_11_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             898
------------------------------------------   ---- 
End-of-path arrival time (ps)                4273
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1047/I                                     ClkMux                         0              2527  RISE       1
I__1047/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i4_LC_5_11_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i4_LC_5_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__520/I                                    Odrv4                          0              3375   1438  FALL       1
I__520/O                                    Odrv4                        372              3747   1438  FALL       1
I__523/I                                    LocalMux                       0              3747   1438  FALL       1
I__523/O                                    LocalMux                     309              4056   1438  FALL       1
I__526/I                                    InMux                          0              4056   1438  FALL       1
I__526/O                                    InMux                        217              4273   1438  FALL       1
I__528/I                                    CascadeMux                     0              4273   1438  FALL       1
I__528/O                                    CascadeMux                     0              4273   1438  FALL       1
divider_sr.shifted_data_i5_LC_3_11_6/in2    LogicCell40_SEQ_MODE_1000      0              4273   1438  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i5_LC_3_11_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divider_sr.shifted_data_i2_LC_5_10_6/lcout
Path End         : divider_sr.shifted_data_i2_LC_5_10_6/in2
Capture Clock    : divider_sr.shifted_data_i2_LC_5_10_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             898
------------------------------------------   ---- 
End-of-path arrival time (ps)                4273
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i2_LC_5_10_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divider_sr.shifted_data_i2_LC_5_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__590/I                                    Odrv4                          0              3375   1438  FALL       1
I__590/O                                    Odrv4                        372              3747   1438  FALL       1
I__593/I                                    LocalMux                       0              3747   1438  FALL       1
I__593/O                                    LocalMux                     309              4056   1438  FALL       1
I__596/I                                    InMux                          0              4056   1438  FALL       1
I__596/O                                    InMux                        217              4273   1438  FALL       1
I__598/I                                    CascadeMux                     0              4273   1438  FALL       1
I__598/O                                    CascadeMux                     0              4273   1438  FALL       1
divider_sr.shifted_data_i2_LC_5_10_6/in2    LogicCell40_SEQ_MODE_1000      0              4273   1438  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i2_LC_5_10_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_sr.shifted_data_i3_LC_7_6_0/lcout
Path End         : row_sr.shifted_data_i4_LC_7_7_7/in2
Capture Clock    : row_sr.shifted_data_i4_LC_7_7_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|sr_clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2835
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2835

Launch Clock Arrival Time (top|sr_clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2835
+ Clock To Q                                  540
+ Data Path Delay                             898
------------------------------------------   ---- 
End-of-path arrival time (ps)                4273
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1054/I                                     ClkMux                         0              2527  RISE       1
I__1054/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i3_LC_7_6_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_sr.shifted_data_i3_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       3
I__971/I                               Odrv4                          0              3375   1438  FALL       1
I__971/O                               Odrv4                        372              3747   1438  FALL       1
I__974/I                               LocalMux                       0              3747   1438  FALL       1
I__974/O                               LocalMux                     309              4056   1438  FALL       1
I__976/I                               InMux                          0              4056   1438  FALL       1
I__976/O                               InMux                        217              4273   1438  FALL       1
I__977/I                               CascadeMux                     0              4273   1438  FALL       1
I__977/O                               CascadeMux                     0              4273   1438  FALL       1
row_sr.shifted_data_i4_LC_7_7_7/in2    LogicCell40_SEQ_MODE_1000      0              4273   1438  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i4_LC_7_7_7/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i2_LC_5_7_2/lcout
Path End         : row_counter.internal_count__i2_LC_5_7_2/in1
Capture Clock    : row_counter.internal_count__i2_LC_5_7_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      897
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2728
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i2_LC_5_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i2_LC_5_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              1831   1438  FALL       2
I__668/I                                       Odrv4                          0              1831   1438  FALL       1
I__668/O                                       Odrv4                        372              2202   1438  FALL       1
I__670/I                                       LocalMux                       0              2202   1438  FALL       1
I__670/O                                       LocalMux                     309              2511   1438  FALL       1
I__672/I                                       InMux                          0              2511   1438  FALL       1
I__672/O                                       InMux                        217              2728   1438  FALL       1
row_counter.internal_count__i2_LC_5_7_2/in1    LogicCell40_SEQ_MODE_1000      0              2728   1438  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i2_LC_5_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i14_LC_1_8_6/lcout
Path End         : pulse_counter.internal_count__i15_LC_1_8_7/in3
Capture Clock    : pulse_counter.internal_count__i15_LC_1_8_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  989
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4364
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i14_LC_1_8_6/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i14_LC_1_8_6/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__325/I                                             LocalMux                       0              3375   1066  FALL       1
I__325/O                                             LocalMux                     309              3684   1066  FALL       1
I__327/I                                             InMux                          0              3684   1066  FALL       1
I__327/O                                             InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i14_LC_1_8_6/in1       LogicCell40_SEQ_MODE_1000      0              3901   1529  FALL       1
pulse_counter.internal_count__i14_LC_1_8_6/carryout  LogicCell40_SEQ_MODE_1000    245              4147   1529  FALL       1
I__186/I                                             InMux                          0              4147   1529  FALL       1
I__186/O                                             InMux                        217              4364   1529  FALL       1
pulse_counter.internal_count__i15_LC_1_8_7/in3       LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i15_LC_1_8_7/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i13_LC_1_8_5/lcout
Path End         : pulse_counter.internal_count__i14_LC_1_8_6/in3
Capture Clock    : pulse_counter.internal_count__i14_LC_1_8_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  989
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4364
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i13_LC_1_8_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i13_LC_1_8_5/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__246/I                                             LocalMux                       0              3375   1066  FALL       1
I__246/O                                             LocalMux                     309              3684   1066  FALL       1
I__248/I                                             InMux                          0              3684   1066  FALL       1
I__248/O                                             InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i13_LC_1_8_5/in1       LogicCell40_SEQ_MODE_1000      0              3901   1529  FALL       1
pulse_counter.internal_count__i13_LC_1_8_5/carryout  LogicCell40_SEQ_MODE_1000    245              4147   1529  FALL       2
I__187/I                                             InMux                          0              4147   1529  FALL       1
I__187/O                                             InMux                        217              4364   1529  FALL       1
pulse_counter.internal_count__i14_LC_1_8_6/in3       LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i14_LC_1_8_6/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i12_LC_1_8_4/lcout
Path End         : pulse_counter.internal_count__i13_LC_1_8_5/in3
Capture Clock    : pulse_counter.internal_count__i13_LC_1_8_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  989
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4364
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i12_LC_1_8_4/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i12_LC_1_8_4/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__251/I                                             LocalMux                       0              3375   1066  FALL       1
I__251/O                                             LocalMux                     309              3684   1066  FALL       1
I__253/I                                             InMux                          0              3684   1066  FALL       1
I__253/O                                             InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i12_LC_1_8_4/in1       LogicCell40_SEQ_MODE_1000      0              3901   1529  FALL       1
pulse_counter.internal_count__i12_LC_1_8_4/carryout  LogicCell40_SEQ_MODE_1000    245              4147   1529  FALL       2
I__188/I                                             InMux                          0              4147   1529  FALL       1
I__188/O                                             InMux                        217              4364   1529  FALL       1
pulse_counter.internal_count__i13_LC_1_8_5/in3       LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i13_LC_1_8_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i11_LC_1_8_3/lcout
Path End         : pulse_counter.internal_count__i12_LC_1_8_4/in3
Capture Clock    : pulse_counter.internal_count__i12_LC_1_8_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  989
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4364
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i11_LC_1_8_3/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i11_LC_1_8_3/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__256/I                                             LocalMux                       0              3375   1066  FALL       1
I__256/O                                             LocalMux                     309              3684   1066  FALL       1
I__258/I                                             InMux                          0              3684   1066  FALL       1
I__258/O                                             InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i11_LC_1_8_3/in1       LogicCell40_SEQ_MODE_1000      0              3901   1529  FALL       1
pulse_counter.internal_count__i11_LC_1_8_3/carryout  LogicCell40_SEQ_MODE_1000    245              4147   1529  FALL       2
I__189/I                                             InMux                          0              4147   1529  FALL       1
I__189/O                                             InMux                        217              4364   1529  FALL       1
pulse_counter.internal_count__i12_LC_1_8_4/in3       LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i12_LC_1_8_4/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i10_LC_1_8_2/lcout
Path End         : pulse_counter.internal_count__i11_LC_1_8_3/in3
Capture Clock    : pulse_counter.internal_count__i11_LC_1_8_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  989
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4364
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i10_LC_1_8_2/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i10_LC_1_8_2/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__261/I                                             LocalMux                       0              3375   1066  FALL       1
I__261/O                                             LocalMux                     309              3684   1066  FALL       1
I__263/I                                             InMux                          0              3684   1066  FALL       1
I__263/O                                             InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i10_LC_1_8_2/in1       LogicCell40_SEQ_MODE_1000      0              3901   1529  FALL       1
pulse_counter.internal_count__i10_LC_1_8_2/carryout  LogicCell40_SEQ_MODE_1000    245              4147   1529  FALL       2
I__190/I                                             InMux                          0              4147   1529  FALL       1
I__190/O                                             InMux                        217              4364   1529  FALL       1
pulse_counter.internal_count__i11_LC_1_8_3/in3       LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i11_LC_1_8_3/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i9_LC_1_8_1/lcout
Path End         : pulse_counter.internal_count__i10_LC_1_8_2/in3
Capture Clock    : pulse_counter.internal_count__i10_LC_1_8_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  989
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4364
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i9_LC_1_8_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i9_LC_1_8_1/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__266/I                                            LocalMux                       0              3375   1066  FALL       1
I__266/O                                            LocalMux                     309              3684   1066  FALL       1
I__268/I                                            InMux                          0              3684   1066  FALL       1
I__268/O                                            InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i9_LC_1_8_1/in1       LogicCell40_SEQ_MODE_1000      0              3901   1529  FALL       1
pulse_counter.internal_count__i9_LC_1_8_1/carryout  LogicCell40_SEQ_MODE_1000    245              4147   1529  FALL       2
I__191/I                                            InMux                          0              4147   1529  FALL       1
I__191/O                                            InMux                        217              4364   1529  FALL       1
pulse_counter.internal_count__i10_LC_1_8_2/in3      LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i10_LC_1_8_2/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i8_LC_1_8_0/lcout
Path End         : pulse_counter.internal_count__i9_LC_1_8_1/in3
Capture Clock    : pulse_counter.internal_count__i9_LC_1_8_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  989
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4364
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i8_LC_1_8_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i8_LC_1_8_0/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__271/I                                            LocalMux                       0              3375   1066  FALL       1
I__271/O                                            LocalMux                     309              3684   1066  FALL       1
I__273/I                                            InMux                          0              3684   1066  FALL       1
I__273/O                                            InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i8_LC_1_8_0/in1       LogicCell40_SEQ_MODE_1000      0              3901   1529  FALL       1
pulse_counter.internal_count__i8_LC_1_8_0/carryout  LogicCell40_SEQ_MODE_1000    245              4147   1529  FALL       2
I__192/I                                            InMux                          0              4147   1529  FALL       1
I__192/O                                            InMux                        217              4364   1529  FALL       1
pulse_counter.internal_count__i9_LC_1_8_1/in3       LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i9_LC_1_8_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i6_LC_1_7_6/lcout
Path End         : pulse_counter.internal_count__i7_LC_1_7_7/in3
Capture Clock    : pulse_counter.internal_count__i7_LC_1_7_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  989
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4364
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i6_LC_1_7_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i6_LC_1_7_6/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__281/I                                            LocalMux                       0              3375   1066  FALL       1
I__281/O                                            LocalMux                     309              3684   1066  FALL       1
I__283/I                                            InMux                          0              3684   1066  FALL       1
I__283/O                                            InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i6_LC_1_7_6/in1       LogicCell40_SEQ_MODE_1000      0              3901   1529  FALL       1
pulse_counter.internal_count__i6_LC_1_7_6/carryout  LogicCell40_SEQ_MODE_1000    245              4147   1529  FALL       2
I__194/I                                            InMux                          0              4147   1529  FALL       1
I__194/O                                            InMux                        217              4364   1529  FALL       1
pulse_counter.internal_count__i7_LC_1_7_7/in3       LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i7_LC_1_7_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i5_LC_1_7_5/lcout
Path End         : pulse_counter.internal_count__i6_LC_1_7_6/in3
Capture Clock    : pulse_counter.internal_count__i6_LC_1_7_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  989
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4364
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i5_LC_1_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i5_LC_1_7_5/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__286/I                                            LocalMux                       0              3375   1066  FALL       1
I__286/O                                            LocalMux                     309              3684   1066  FALL       1
I__288/I                                            InMux                          0              3684   1066  FALL       1
I__288/O                                            InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i5_LC_1_7_5/in1       LogicCell40_SEQ_MODE_1000      0              3901   1529  FALL       1
pulse_counter.internal_count__i5_LC_1_7_5/carryout  LogicCell40_SEQ_MODE_1000    245              4147   1529  FALL       2
I__179/I                                            InMux                          0              4147   1529  FALL       1
I__179/O                                            InMux                        217              4364   1529  FALL       1
pulse_counter.internal_count__i6_LC_1_7_6/in3       LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i6_LC_1_7_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i4_LC_1_7_4/lcout
Path End         : pulse_counter.internal_count__i5_LC_1_7_5/in3
Capture Clock    : pulse_counter.internal_count__i5_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  989
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4364
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i4_LC_1_7_4/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i4_LC_1_7_4/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__197/I                                            LocalMux                       0              3375   1066  FALL       1
I__197/O                                            LocalMux                     309              3684   1066  FALL       1
I__199/I                                            InMux                          0              3684   1066  FALL       1
I__199/O                                            InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i4_LC_1_7_4/in1       LogicCell40_SEQ_MODE_1000      0              3901   1529  FALL       1
pulse_counter.internal_count__i4_LC_1_7_4/carryout  LogicCell40_SEQ_MODE_1000    245              4147   1529  FALL       2
I__180/I                                            InMux                          0              4147   1529  FALL       1
I__180/O                                            InMux                        217              4364   1529  FALL       1
pulse_counter.internal_count__i5_LC_1_7_5/in3       LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i5_LC_1_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i3_LC_1_7_3/lcout
Path End         : pulse_counter.internal_count__i4_LC_1_7_4/in3
Capture Clock    : pulse_counter.internal_count__i4_LC_1_7_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  989
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4364
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i3_LC_1_7_3/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__202/I                                            LocalMux                       0              3375   1066  FALL       1
I__202/O                                            LocalMux                     309              3684   1066  FALL       1
I__204/I                                            InMux                          0              3684   1066  FALL       1
I__204/O                                            InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i3_LC_1_7_3/in1       LogicCell40_SEQ_MODE_1000      0              3901   1529  FALL       1
pulse_counter.internal_count__i3_LC_1_7_3/carryout  LogicCell40_SEQ_MODE_1000    245              4147   1529  FALL       2
I__181/I                                            InMux                          0              4147   1529  FALL       1
I__181/O                                            InMux                        217              4364   1529  FALL       1
pulse_counter.internal_count__i4_LC_1_7_4/in3       LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i4_LC_1_7_4/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i2_LC_1_7_2/lcout
Path End         : pulse_counter.internal_count__i3_LC_1_7_3/in3
Capture Clock    : pulse_counter.internal_count__i3_LC_1_7_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  989
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4364
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i2_LC_1_7_2/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__207/I                                            LocalMux                       0              3375   1066  FALL       1
I__207/O                                            LocalMux                     309              3684   1066  FALL       1
I__209/I                                            InMux                          0              3684   1066  FALL       1
I__209/O                                            InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i2_LC_1_7_2/in1       LogicCell40_SEQ_MODE_1000      0              3901   1529  FALL       1
pulse_counter.internal_count__i2_LC_1_7_2/carryout  LogicCell40_SEQ_MODE_1000    245              4147   1529  FALL       2
I__182/I                                            InMux                          0              4147   1529  FALL       1
I__182/O                                            InMux                        217              4364   1529  FALL       1
pulse_counter.internal_count__i3_LC_1_7_3/in3       LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i1_LC_1_7_1/lcout
Path End         : pulse_counter.internal_count__i2_LC_1_7_2/in3
Capture Clock    : pulse_counter.internal_count__i2_LC_1_7_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  989
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4364
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i1_LC_1_7_1/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__211/I                                            LocalMux                       0              3375   1066  FALL       1
I__211/O                                            LocalMux                     309              3684   1066  FALL       1
I__213/I                                            InMux                          0              3684   1066  FALL       1
I__213/O                                            InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i1_LC_1_7_1/in1       LogicCell40_SEQ_MODE_1000      0              3901   1529  FALL       1
pulse_counter.internal_count__i1_LC_1_7_1/carryout  LogicCell40_SEQ_MODE_1000    245              4147   1529  FALL       2
I__183/I                                            InMux                          0              4147   1529  FALL       1
I__183/O                                            InMux                        217              4364   1529  FALL       1
pulse_counter.internal_count__i2_LC_1_7_2/in3       LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i0_LC_1_7_0/lcout
Path End         : pulse_counter.internal_count__i1_LC_1_7_1/in3
Capture Clock    : pulse_counter.internal_count__i1_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                  989
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4364
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i0_LC_1_7_0/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__216/I                                            LocalMux                       0              3375   1066  FALL       1
I__216/O                                            LocalMux                     309              3684   1066  FALL       1
I__218/I                                            InMux                          0              3684   1066  FALL       1
I__218/O                                            InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i0_LC_1_7_0/in1       LogicCell40_SEQ_MODE_1000      0              3901   1529  FALL       1
pulse_counter.internal_count__i0_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_1000    245              4147   1529  FALL       2
I__184/I                                            InMux                          0              4147   1529  FALL       1
I__184/O                                            InMux                        217              4364   1529  FALL       1
pulse_counter.internal_count__i1_LC_1_7_1/in3       LogicCell40_SEQ_MODE_1000      0              4364   1529  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i14_LC_5_8_6/lcout
Path End         : row_counter.internal_count__i15_LC_5_8_7/in3
Capture Clock    : row_counter.internal_count__i15_LC_5_8_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      988
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2819
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i14_LC_5_8_6/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i14_LC_5_8_6/lcout     LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__700/I                                           LocalMux                       0              1831   1066  FALL       1
I__700/O                                           LocalMux                     309              2139   1066  FALL       1
I__702/I                                           InMux                          0              2139   1066  FALL       1
I__702/O                                           InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i14_LC_5_8_6/in1       LogicCell40_SEQ_MODE_1000      0              2357   1529  FALL       1
row_counter.internal_count__i14_LC_5_8_6/carryout  LogicCell40_SEQ_MODE_1000    245              2602   1529  FALL       1
I__507/I                                           InMux                          0              2602   1529  FALL       1
I__507/O                                           InMux                        217              2819   1529  FALL       1
row_counter.internal_count__i15_LC_5_8_7/in3       LogicCell40_SEQ_MODE_1000      0              2819   1529  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i15_LC_5_8_7/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i13_LC_5_8_5/lcout
Path End         : row_counter.internal_count__i14_LC_5_8_6/in3
Capture Clock    : row_counter.internal_count__i14_LC_5_8_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      988
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2819
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i13_LC_5_8_5/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i13_LC_5_8_5/lcout     LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__705/I                                           LocalMux                       0              1831   1066  FALL       1
I__705/O                                           LocalMux                     309              2139   1066  FALL       1
I__707/I                                           InMux                          0              2139   1066  FALL       1
I__707/O                                           InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i13_LC_5_8_5/in1       LogicCell40_SEQ_MODE_1000      0              2357   1529  FALL       1
row_counter.internal_count__i13_LC_5_8_5/carryout  LogicCell40_SEQ_MODE_1000    245              2602   1529  FALL       2
I__508/I                                           InMux                          0              2602   1529  FALL       1
I__508/O                                           InMux                        217              2819   1529  FALL       1
row_counter.internal_count__i14_LC_5_8_6/in3       LogicCell40_SEQ_MODE_1000      0              2819   1529  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i14_LC_5_8_6/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i12_LC_5_8_4/lcout
Path End         : row_counter.internal_count__i13_LC_5_8_5/in3
Capture Clock    : row_counter.internal_count__i13_LC_5_8_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      988
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2819
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i12_LC_5_8_4/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i12_LC_5_8_4/lcout     LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__710/I                                           LocalMux                       0              1831   1066  FALL       1
I__710/O                                           LocalMux                     309              2139   1066  FALL       1
I__712/I                                           InMux                          0              2139   1066  FALL       1
I__712/O                                           InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i12_LC_5_8_4/in1       LogicCell40_SEQ_MODE_1000      0              2357   1529  FALL       1
row_counter.internal_count__i12_LC_5_8_4/carryout  LogicCell40_SEQ_MODE_1000    245              2602   1529  FALL       2
I__509/I                                           InMux                          0              2602   1529  FALL       1
I__509/O                                           InMux                        217              2819   1529  FALL       1
row_counter.internal_count__i13_LC_5_8_5/in3       LogicCell40_SEQ_MODE_1000      0              2819   1529  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i13_LC_5_8_5/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i11_LC_5_8_3/lcout
Path End         : row_counter.internal_count__i12_LC_5_8_4/in3
Capture Clock    : row_counter.internal_count__i12_LC_5_8_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      988
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2819
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i11_LC_5_8_3/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i11_LC_5_8_3/lcout     LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__715/I                                           LocalMux                       0              1831   1066  FALL       1
I__715/O                                           LocalMux                     309              2139   1066  FALL       1
I__717/I                                           InMux                          0              2139   1066  FALL       1
I__717/O                                           InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i11_LC_5_8_3/in1       LogicCell40_SEQ_MODE_1000      0              2357   1529  FALL       1
row_counter.internal_count__i11_LC_5_8_3/carryout  LogicCell40_SEQ_MODE_1000    245              2602   1529  FALL       2
I__510/I                                           InMux                          0              2602   1529  FALL       1
I__510/O                                           InMux                        217              2819   1529  FALL       1
row_counter.internal_count__i12_LC_5_8_4/in3       LogicCell40_SEQ_MODE_1000      0              2819   1529  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i12_LC_5_8_4/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i10_LC_5_8_2/lcout
Path End         : row_counter.internal_count__i11_LC_5_8_3/in3
Capture Clock    : row_counter.internal_count__i11_LC_5_8_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      988
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2819
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i10_LC_5_8_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i10_LC_5_8_2/lcout     LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__720/I                                           LocalMux                       0              1831   1066  FALL       1
I__720/O                                           LocalMux                     309              2139   1066  FALL       1
I__722/I                                           InMux                          0              2139   1066  FALL       1
I__722/O                                           InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i10_LC_5_8_2/in1       LogicCell40_SEQ_MODE_1000      0              2357   1529  FALL       1
row_counter.internal_count__i10_LC_5_8_2/carryout  LogicCell40_SEQ_MODE_1000    245              2602   1529  FALL       2
I__511/I                                           InMux                          0              2602   1529  FALL       1
I__511/O                                           InMux                        217              2819   1529  FALL       1
row_counter.internal_count__i11_LC_5_8_3/in3       LogicCell40_SEQ_MODE_1000      0              2819   1529  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i11_LC_5_8_3/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i9_LC_5_8_1/lcout
Path End         : row_counter.internal_count__i10_LC_5_8_2/in3
Capture Clock    : row_counter.internal_count__i10_LC_5_8_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      988
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2819
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                     Odrv4                          0                 0  RISE       1
I__736/O                                     Odrv4                        351               351  RISE       1
I__740/I                                     Span4Mux_h                     0               351  RISE       1
I__740/O                                     Span4Mux_h                   302               652  RISE       1
I__744/I                                     LocalMux                       0               652  RISE       1
I__744/O                                     LocalMux                     330               982  RISE       1
I__747/I                                     ClkMux                         0               982  RISE       1
I__747/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i9_LC_5_8_1/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i9_LC_5_8_1/lcout     LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__725/I                                          LocalMux                       0              1831   1066  FALL       1
I__725/O                                          LocalMux                     309              2139   1066  FALL       1
I__727/I                                          InMux                          0              2139   1066  FALL       1
I__727/O                                          InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i9_LC_5_8_1/in1       LogicCell40_SEQ_MODE_1000      0              2357   1529  FALL       1
row_counter.internal_count__i9_LC_5_8_1/carryout  LogicCell40_SEQ_MODE_1000    245              2602   1529  FALL       2
I__512/I                                          InMux                          0              2602   1529  FALL       1
I__512/O                                          InMux                        217              2819   1529  FALL       1
row_counter.internal_count__i10_LC_5_8_2/in3      LogicCell40_SEQ_MODE_1000      0              2819   1529  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i10_LC_5_8_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i8_LC_5_8_0/lcout
Path End         : row_counter.internal_count__i9_LC_5_8_1/in3
Capture Clock    : row_counter.internal_count__i9_LC_5_8_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      988
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2819
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                     Odrv4                          0                 0  RISE       1
I__736/O                                     Odrv4                        351               351  RISE       1
I__740/I                                     Span4Mux_h                     0               351  RISE       1
I__740/O                                     Span4Mux_h                   302               652  RISE       1
I__744/I                                     LocalMux                       0               652  RISE       1
I__744/O                                     LocalMux                     330               982  RISE       1
I__747/I                                     ClkMux                         0               982  RISE       1
I__747/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i8_LC_5_8_0/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i8_LC_5_8_0/lcout     LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__731/I                                          LocalMux                       0              1831   1066  FALL       1
I__731/O                                          LocalMux                     309              2139   1066  FALL       1
I__733/I                                          InMux                          0              2139   1066  FALL       1
I__733/O                                          InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i8_LC_5_8_0/in1       LogicCell40_SEQ_MODE_1000      0              2357   1529  FALL       1
row_counter.internal_count__i8_LC_5_8_0/carryout  LogicCell40_SEQ_MODE_1000    245              2602   1529  FALL       2
I__498/I                                          InMux                          0              2602   1529  FALL       1
I__498/O                                          InMux                        217              2819   1529  FALL       1
row_counter.internal_count__i9_LC_5_8_1/in3       LogicCell40_SEQ_MODE_1000      0              2819   1529  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                     Odrv4                          0                 0  RISE       1
I__736/O                                     Odrv4                        351               351  RISE       1
I__740/I                                     Span4Mux_h                     0               351  RISE       1
I__740/O                                     Span4Mux_h                   302               652  RISE       1
I__744/I                                     LocalMux                       0               652  RISE       1
I__744/O                                     LocalMux                     330               982  RISE       1
I__747/I                                     ClkMux                         0               982  RISE       1
I__747/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i9_LC_5_8_1/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i6_LC_5_7_6/lcout
Path End         : row_counter.internal_count__i7_LC_5_7_7/in3
Capture Clock    : row_counter.internal_count__i7_LC_5_7_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      988
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2819
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i6_LC_5_7_6/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i6_LC_5_7_6/lcout     LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__645/I                                          LocalMux                       0              1831   1066  FALL       1
I__645/O                                          LocalMux                     309              2139   1066  FALL       1
I__647/I                                          InMux                          0              2139   1066  FALL       1
I__647/O                                          InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i6_LC_5_7_6/in1       LogicCell40_SEQ_MODE_1000      0              2357   1529  FALL       1
row_counter.internal_count__i6_LC_5_7_6/carryout  LogicCell40_SEQ_MODE_1000    245              2602   1529  FALL       2
I__500/I                                          InMux                          0              2602   1529  FALL       1
I__500/O                                          InMux                        217              2819   1529  FALL       1
row_counter.internal_count__i7_LC_5_7_7/in3       LogicCell40_SEQ_MODE_1000      0              2819   1529  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i7_LC_5_7_7/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i5_LC_5_7_5/lcout
Path End         : row_counter.internal_count__i6_LC_5_7_6/in3
Capture Clock    : row_counter.internal_count__i6_LC_5_7_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      988
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2819
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i5_LC_5_7_5/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i5_LC_5_7_5/lcout     LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__649/I                                          LocalMux                       0              1831   1066  FALL       1
I__649/O                                          LocalMux                     309              2139   1066  FALL       1
I__651/I                                          InMux                          0              2139   1066  FALL       1
I__651/O                                          InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i5_LC_5_7_5/in1       LogicCell40_SEQ_MODE_1000      0              2357   1529  FALL       1
row_counter.internal_count__i5_LC_5_7_5/carryout  LogicCell40_SEQ_MODE_1000    245              2602   1529  FALL       2
I__501/I                                          InMux                          0              2602   1529  FALL       1
I__501/O                                          InMux                        217              2819   1529  FALL       1
row_counter.internal_count__i6_LC_5_7_6/in3       LogicCell40_SEQ_MODE_1000      0              2819   1529  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i6_LC_5_7_6/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i4_LC_5_7_4/lcout
Path End         : row_counter.internal_count__i5_LC_5_7_5/in3
Capture Clock    : row_counter.internal_count__i5_LC_5_7_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      988
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2819
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i4_LC_5_7_4/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i4_LC_5_7_4/lcout     LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__658/I                                          LocalMux                       0              1831   1066  FALL       1
I__658/O                                          LocalMux                     309              2139   1066  FALL       1
I__660/I                                          InMux                          0              2139   1066  FALL       1
I__660/O                                          InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i4_LC_5_7_4/in1       LogicCell40_SEQ_MODE_1000      0              2357   1529  FALL       1
row_counter.internal_count__i4_LC_5_7_4/carryout  LogicCell40_SEQ_MODE_1000    245              2602   1529  FALL       2
I__502/I                                          InMux                          0              2602   1529  FALL       1
I__502/O                                          InMux                        217              2819   1529  FALL       1
row_counter.internal_count__i5_LC_5_7_5/in3       LogicCell40_SEQ_MODE_1000      0              2819   1529  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i5_LC_5_7_5/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i3_LC_5_7_3/lcout
Path End         : row_counter.internal_count__i4_LC_5_7_4/in3
Capture Clock    : row_counter.internal_count__i4_LC_5_7_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      988
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2819
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i3_LC_5_7_3/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i3_LC_5_7_3/lcout     LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__662/I                                          LocalMux                       0              1831   1066  FALL       1
I__662/O                                          LocalMux                     309              2139   1066  FALL       1
I__664/I                                          InMux                          0              2139   1066  FALL       1
I__664/O                                          InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i3_LC_5_7_3/in1       LogicCell40_SEQ_MODE_1000      0              2357   1529  FALL       1
row_counter.internal_count__i3_LC_5_7_3/carryout  LogicCell40_SEQ_MODE_1000    245              2602   1529  FALL       2
I__503/I                                          InMux                          0              2602   1529  FALL       1
I__503/O                                          InMux                        217              2819   1529  FALL       1
row_counter.internal_count__i4_LC_5_7_4/in3       LogicCell40_SEQ_MODE_1000      0              2819   1529  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i4_LC_5_7_4/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i1_LC_5_7_1/lcout
Path End         : row_counter.internal_count__i2_LC_5_7_2/in3
Capture Clock    : row_counter.internal_count__i2_LC_5_7_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      988
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2819
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i1_LC_5_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i1_LC_5_7_1/lcout     LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__677/I                                          LocalMux                       0              1831   1066  FALL       1
I__677/O                                          LocalMux                     309              2139   1066  FALL       1
I__679/I                                          InMux                          0              2139   1066  FALL       1
I__679/O                                          InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i1_LC_5_7_1/in1       LogicCell40_SEQ_MODE_1000      0              2357   1529  FALL       1
row_counter.internal_count__i1_LC_5_7_1/carryout  LogicCell40_SEQ_MODE_1000    245              2602   1529  FALL       2
I__505/I                                          InMux                          0              2602   1529  FALL       1
I__505/O                                          InMux                        217              2819   1529  FALL       1
row_counter.internal_count__i2_LC_5_7_2/in3       LogicCell40_SEQ_MODE_1000      0              2819   1529  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i2_LC_5_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i0_LC_5_7_0/lcout
Path End         : row_counter.internal_count__i1_LC_5_7_1/in3
Capture Clock    : row_counter.internal_count__i1_LC_5_7_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                      988
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2819
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i0_LC_5_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i0_LC_5_7_0/lcout     LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__685/I                                          LocalMux                       0              1831   1066  FALL       1
I__685/O                                          LocalMux                     309              2139   1066  FALL       1
I__687/I                                          InMux                          0              2139   1066  FALL       1
I__687/O                                          InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i0_LC_5_7_0/in1       LogicCell40_SEQ_MODE_1000      0              2357   1529  FALL       1
row_counter.internal_count__i0_LC_5_7_0/carryout  LogicCell40_SEQ_MODE_1000    245              2602   1529  FALL       2
I__506/I                                          InMux                          0              2602   1529  FALL       1
I__506/O                                          InMux                        217              2819   1529  FALL       1
row_counter.internal_count__i1_LC_5_7_1/in3       LogicCell40_SEQ_MODE_1000      0              2819   1529  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i1_LC_5_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i1_LC_5_7_1/lcout
Path End         : row_counter.internal_count__i3_LC_5_7_3/in3
Capture Clock    : row_counter.internal_count__i3_LC_5_7_3/clk
Hold Constraint  : 0p
Path slack       : 1635p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                     1094
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2925
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i1_LC_5_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i1_LC_5_7_1/lcout     LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__677/I                                          LocalMux                       0              1831   1066  FALL       1
I__677/O                                          LocalMux                     309              2139   1066  FALL       1
I__679/I                                          InMux                          0              2139   1066  FALL       1
I__679/O                                          InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i1_LC_5_7_1/in1       LogicCell40_SEQ_MODE_1000      0              2357   1529  FALL       1
row_counter.internal_count__i1_LC_5_7_1/carryout  LogicCell40_SEQ_MODE_1000    245              2602   1529  FALL       2
row_counter.internal_count__i2_LC_5_7_2/carryin   LogicCell40_SEQ_MODE_1000      0              2602   1634  FALL       1
row_counter.internal_count__i2_LC_5_7_2/carryout  LogicCell40_SEQ_MODE_1000    105              2707   1634  FALL       2
I__504/I                                          InMux                          0              2707   1634  FALL       1
I__504/O                                          InMux                        217              2925   1634  FALL       1
row_counter.internal_count__i3_LC_5_7_3/in3       LogicCell40_SEQ_MODE_1000      0              2925   1634  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i3_LC_5_7_3/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i7_LC_1_7_7/lcout
Path End         : pulse_counter.internal_count__i8_LC_1_8_0/in3
Capture Clock    : pulse_counter.internal_count__i8_LC_1_8_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1164
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4539
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i7_LC_1_7_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i7_LC_1_7_7/lcout     LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__276/I                                            LocalMux                       0              3375   1066  FALL       1
I__276/O                                            LocalMux                     309              3684   1066  FALL       1
I__278/I                                            InMux                          0              3684   1066  FALL       1
I__278/O                                            InMux                        217              3901   1066  FALL       1
pulse_counter.internal_count__i7_LC_1_7_7/in1       LogicCell40_SEQ_MODE_1000      0              3901   1704  FALL       1
pulse_counter.internal_count__i7_LC_1_7_7/carryout  LogicCell40_SEQ_MODE_1000    245              4147   1704  FALL       1
IN_MUX_bfv_1_8_0_/carryinitin                       ICE_CARRY_IN_MUX               0              4147   1704  FALL       1
IN_MUX_bfv_1_8_0_/carryinitout                      ICE_CARRY_IN_MUX             175              4322   1704  FALL       2
I__193/I                                            InMux                          0              4322   1704  FALL       1
I__193/O                                            InMux                        217              4539   1704  FALL       1
pulse_counter.internal_count__i8_LC_1_8_0/in3       LogicCell40_SEQ_MODE_1000      0              4539   1704  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i8_LC_1_8_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i7_LC_5_7_7/lcout
Path End         : row_counter.internal_count__i8_LC_5_8_0/in3
Capture Clock    : row_counter.internal_count__i8_LC_5_8_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                     1164
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         2995
 
Launch Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i7_LC_5_7_7/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i7_LC_5_7_7/lcout     LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__640/I                                          LocalMux                       0              1831   1066  FALL       1
I__640/O                                          LocalMux                     309              2139   1066  FALL       1
I__642/I                                          InMux                          0              2139   1066  FALL       1
I__642/O                                          InMux                        217              2357   1066  FALL       1
row_counter.internal_count__i7_LC_5_7_7/in1       LogicCell40_SEQ_MODE_1000      0              2357   1704  FALL       1
row_counter.internal_count__i7_LC_5_7_7/carryout  LogicCell40_SEQ_MODE_1000    245              2602   1704  FALL       1
IN_MUX_bfv_5_8_0_/carryinitin                     ICE_CARRY_IN_MUX               0              2602   1704  FALL       1
IN_MUX_bfv_5_8_0_/carryinitout                    ICE_CARRY_IN_MUX             175              2777   1704  FALL       2
I__499/I                                          InMux                          0              2777   1704  FALL       1
I__499/O                                          InMux                        217              2995   1704  FALL       1
row_counter.internal_count__i8_LC_5_8_0/in3       LogicCell40_SEQ_MODE_1000      0              2995   1704  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                     Odrv4                          0                 0  RISE       1
I__736/O                                     Odrv4                        351               351  RISE       1
I__740/I                                     Span4Mux_h                     0               351  RISE       1
I__740/O                                     Span4Mux_h                   302               652  RISE       1
I__744/I                                     LocalMux                       0               652  RISE       1
I__744/O                                     LocalMux                     330               982  RISE       1
I__747/I                                     ClkMux                         0               982  RISE       1
I__747/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i8_LC_5_8_0/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i15_LC_5_8_7/lcout
Path End         : row_counter.internal_count_reached_18_LC_6_9_7/in2
Capture Clock    : row_counter.internal_count_reached_18_LC_6_9_7/clk
Hold Constraint  : 0p
Path slack       : 1950p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1641
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1641

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                     1760
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         3591
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i15_LC_5_8_7/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i15_LC_5_8_7/lcout      LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__694/I                                            LocalMux                       0              1831   1950  FALL       1
I__694/O                                            LocalMux                     309              2139   1950  FALL       1
I__696/I                                            InMux                          0              2139   1950  FALL       1
I__696/O                                            InMux                        217              2357   1950  FALL       1
row_counter.sub_8_add_2_17_lut_LC_6_8_7/in0         LogicCell40_SEQ_MODE_0000      0              2357   1950  FALL       1
row_counter.sub_8_add_2_17_lut_LC_6_8_7/lcout       LogicCell40_SEQ_MODE_0000    386              2742   1950  FALL       1
I__793/I                                            LocalMux                       0              2742   1950  FALL       1
I__793/O                                            LocalMux                     309              3051   1950  FALL       1
I__794/I                                            InMux                          0              3051   1950  FALL       1
I__794/O                                            InMux                        217              3268   1950  FALL       1
i772_4_lut_LC_6_9_6/in1                             LogicCell40_SEQ_MODE_0000      0              3268   1950  FALL       1
i772_4_lut_LC_6_9_6/ltout                           LogicCell40_SEQ_MODE_0000    323              3591   1950  RISE       1
I__758/I                                            CascadeMux                     0              3591   1950  RISE       1
I__758/O                                            CascadeMux                     0              3591   1950  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/in2  LogicCell40_SEQ_MODE_1000      0              3591   1950  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i15_LC_1_8_7/sr
Capture Clock    : pulse_counter.internal_count__i15_LC_1_8_7/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                       -197
------------------------------------------------   ---- 
End-of-path required time (ps)                     2638

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1354
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4729
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                 LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__761/I                                       Odrv4                          0              3375   2091  FALL       1
I__761/O                                       Odrv4                        372              3747   2091  FALL       1
I__770/I                                       Span4Mux_h                     0              3747   2091  FALL       1
I__770/O                                       Span4Mux_h                   316              4063   2091  FALL       1
I__778/I                                       LocalMux                       0              4063   2091  FALL       1
I__778/O                                       LocalMux                     309              4371   2091  FALL       1
I__784/I                                       SRMux                          0              4371   2091  FALL       1
I__784/O                                       SRMux                        358              4729   2091  FALL       1
pulse_counter.internal_count__i15_LC_1_8_7/sr  LogicCell40_SEQ_MODE_1000      0              4729   2091  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i15_LC_1_8_7/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i14_LC_1_8_6/sr
Capture Clock    : pulse_counter.internal_count__i14_LC_1_8_6/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                       -197
------------------------------------------------   ---- 
End-of-path required time (ps)                     2638

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1354
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4729
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                 LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__761/I                                       Odrv4                          0              3375   2091  FALL       1
I__761/O                                       Odrv4                        372              3747   2091  FALL       1
I__770/I                                       Span4Mux_h                     0              3747   2091  FALL       1
I__770/O                                       Span4Mux_h                   316              4063   2091  FALL       1
I__778/I                                       LocalMux                       0              4063   2091  FALL       1
I__778/O                                       LocalMux                     309              4371   2091  FALL       1
I__784/I                                       SRMux                          0              4371   2091  FALL       1
I__784/O                                       SRMux                        358              4729   2091  FALL       1
pulse_counter.internal_count__i14_LC_1_8_6/sr  LogicCell40_SEQ_MODE_1000      0              4729   2091  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i14_LC_1_8_6/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i13_LC_1_8_5/sr
Capture Clock    : pulse_counter.internal_count__i13_LC_1_8_5/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                       -197
------------------------------------------------   ---- 
End-of-path required time (ps)                     2638

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1354
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4729
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                 LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__761/I                                       Odrv4                          0              3375   2091  FALL       1
I__761/O                                       Odrv4                        372              3747   2091  FALL       1
I__770/I                                       Span4Mux_h                     0              3747   2091  FALL       1
I__770/O                                       Span4Mux_h                   316              4063   2091  FALL       1
I__778/I                                       LocalMux                       0              4063   2091  FALL       1
I__778/O                                       LocalMux                     309              4371   2091  FALL       1
I__784/I                                       SRMux                          0              4371   2091  FALL       1
I__784/O                                       SRMux                        358              4729   2091  FALL       1
pulse_counter.internal_count__i13_LC_1_8_5/sr  LogicCell40_SEQ_MODE_1000      0              4729   2091  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i13_LC_1_8_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i12_LC_1_8_4/sr
Capture Clock    : pulse_counter.internal_count__i12_LC_1_8_4/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                       -197
------------------------------------------------   ---- 
End-of-path required time (ps)                     2638

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1354
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4729
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                 LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__761/I                                       Odrv4                          0              3375   2091  FALL       1
I__761/O                                       Odrv4                        372              3747   2091  FALL       1
I__770/I                                       Span4Mux_h                     0              3747   2091  FALL       1
I__770/O                                       Span4Mux_h                   316              4063   2091  FALL       1
I__778/I                                       LocalMux                       0              4063   2091  FALL       1
I__778/O                                       LocalMux                     309              4371   2091  FALL       1
I__784/I                                       SRMux                          0              4371   2091  FALL       1
I__784/O                                       SRMux                        358              4729   2091  FALL       1
pulse_counter.internal_count__i12_LC_1_8_4/sr  LogicCell40_SEQ_MODE_1000      0              4729   2091  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i12_LC_1_8_4/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i11_LC_1_8_3/sr
Capture Clock    : pulse_counter.internal_count__i11_LC_1_8_3/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                       -197
------------------------------------------------   ---- 
End-of-path required time (ps)                     2638

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1354
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4729
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                 LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__761/I                                       Odrv4                          0              3375   2091  FALL       1
I__761/O                                       Odrv4                        372              3747   2091  FALL       1
I__770/I                                       Span4Mux_h                     0              3747   2091  FALL       1
I__770/O                                       Span4Mux_h                   316              4063   2091  FALL       1
I__778/I                                       LocalMux                       0              4063   2091  FALL       1
I__778/O                                       LocalMux                     309              4371   2091  FALL       1
I__784/I                                       SRMux                          0              4371   2091  FALL       1
I__784/O                                       SRMux                        358              4729   2091  FALL       1
pulse_counter.internal_count__i11_LC_1_8_3/sr  LogicCell40_SEQ_MODE_1000      0              4729   2091  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i11_LC_1_8_3/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i10_LC_1_8_2/sr
Capture Clock    : pulse_counter.internal_count__i10_LC_1_8_2/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                       -197
------------------------------------------------   ---- 
End-of-path required time (ps)                     2638

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1354
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4729
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                 LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__761/I                                       Odrv4                          0              3375   2091  FALL       1
I__761/O                                       Odrv4                        372              3747   2091  FALL       1
I__770/I                                       Span4Mux_h                     0              3747   2091  FALL       1
I__770/O                                       Span4Mux_h                   316              4063   2091  FALL       1
I__778/I                                       LocalMux                       0              4063   2091  FALL       1
I__778/O                                       LocalMux                     309              4371   2091  FALL       1
I__784/I                                       SRMux                          0              4371   2091  FALL       1
I__784/O                                       SRMux                        358              4729   2091  FALL       1
pulse_counter.internal_count__i10_LC_1_8_2/sr  LogicCell40_SEQ_MODE_1000      0              4729   2091  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i10_LC_1_8_2/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i9_LC_1_8_1/sr
Capture Clock    : pulse_counter.internal_count__i9_LC_1_8_1/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                       -197
------------------------------------------------   ---- 
End-of-path required time (ps)                     2638

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1354
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4729
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__761/I                                      Odrv4                          0              3375   2091  FALL       1
I__761/O                                      Odrv4                        372              3747   2091  FALL       1
I__770/I                                      Span4Mux_h                     0              3747   2091  FALL       1
I__770/O                                      Span4Mux_h                   316              4063   2091  FALL       1
I__778/I                                      LocalMux                       0              4063   2091  FALL       1
I__778/O                                      LocalMux                     309              4371   2091  FALL       1
I__784/I                                      SRMux                          0              4371   2091  FALL       1
I__784/O                                      SRMux                        358              4729   2091  FALL       1
pulse_counter.internal_count__i9_LC_1_8_1/sr  LogicCell40_SEQ_MODE_1000      0              4729   2091  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i9_LC_1_8_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i8_LC_1_8_0/sr
Capture Clock    : pulse_counter.internal_count__i8_LC_1_8_0/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                       -197
------------------------------------------------   ---- 
End-of-path required time (ps)                     2638

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1354
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4729
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__761/I                                      Odrv4                          0              3375   2091  FALL       1
I__761/O                                      Odrv4                        372              3747   2091  FALL       1
I__770/I                                      Span4Mux_h                     0              3747   2091  FALL       1
I__770/O                                      Span4Mux_h                   316              4063   2091  FALL       1
I__778/I                                      LocalMux                       0              4063   2091  FALL       1
I__778/O                                      LocalMux                     309              4371   2091  FALL       1
I__784/I                                      SRMux                          0              4371   2091  FALL       1
I__784/O                                      SRMux                        358              4729   2091  FALL       1
pulse_counter.internal_count__i8_LC_1_8_0/sr  LogicCell40_SEQ_MODE_1000      0              4729   2091  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i8_LC_1_8_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i7_LC_1_7_7/sr
Capture Clock    : pulse_counter.internal_count__i7_LC_1_7_7/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                       -197
------------------------------------------------   ---- 
End-of-path required time (ps)                     2638

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1354
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4729
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__762/I                                      Odrv4                          0              3375   2091  FALL       1
I__762/O                                      Odrv4                        372              3747   2091  FALL       1
I__771/I                                      Span4Mux_h                     0              3747   2091  FALL       1
I__771/O                                      Span4Mux_h                   316              4063   2091  FALL       1
I__780/I                                      LocalMux                       0              4063   2091  FALL       1
I__780/O                                      LocalMux                     309              4371   2091  FALL       1
I__786/I                                      SRMux                          0              4371   2091  FALL       1
I__786/O                                      SRMux                        358              4729   2091  FALL       1
pulse_counter.internal_count__i7_LC_1_7_7/sr  LogicCell40_SEQ_MODE_1000      0              4729   2091  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i7_LC_1_7_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i6_LC_1_7_6/sr
Capture Clock    : pulse_counter.internal_count__i6_LC_1_7_6/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                       -197
------------------------------------------------   ---- 
End-of-path required time (ps)                     2638

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1354
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4729
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__762/I                                      Odrv4                          0              3375   2091  FALL       1
I__762/O                                      Odrv4                        372              3747   2091  FALL       1
I__771/I                                      Span4Mux_h                     0              3747   2091  FALL       1
I__771/O                                      Span4Mux_h                   316              4063   2091  FALL       1
I__780/I                                      LocalMux                       0              4063   2091  FALL       1
I__780/O                                      LocalMux                     309              4371   2091  FALL       1
I__786/I                                      SRMux                          0              4371   2091  FALL       1
I__786/O                                      SRMux                        358              4729   2091  FALL       1
pulse_counter.internal_count__i6_LC_1_7_6/sr  LogicCell40_SEQ_MODE_1000      0              4729   2091  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i6_LC_1_7_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i5_LC_1_7_5/sr
Capture Clock    : pulse_counter.internal_count__i5_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                       -197
------------------------------------------------   ---- 
End-of-path required time (ps)                     2638

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1354
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4729
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__762/I                                      Odrv4                          0              3375   2091  FALL       1
I__762/O                                      Odrv4                        372              3747   2091  FALL       1
I__771/I                                      Span4Mux_h                     0              3747   2091  FALL       1
I__771/O                                      Span4Mux_h                   316              4063   2091  FALL       1
I__780/I                                      LocalMux                       0              4063   2091  FALL       1
I__780/O                                      LocalMux                     309              4371   2091  FALL       1
I__786/I                                      SRMux                          0              4371   2091  FALL       1
I__786/O                                      SRMux                        358              4729   2091  FALL       1
pulse_counter.internal_count__i5_LC_1_7_5/sr  LogicCell40_SEQ_MODE_1000      0              4729   2091  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i5_LC_1_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i4_LC_1_7_4/sr
Capture Clock    : pulse_counter.internal_count__i4_LC_1_7_4/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                       -197
------------------------------------------------   ---- 
End-of-path required time (ps)                     2638

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1354
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4729
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__762/I                                      Odrv4                          0              3375   2091  FALL       1
I__762/O                                      Odrv4                        372              3747   2091  FALL       1
I__771/I                                      Span4Mux_h                     0              3747   2091  FALL       1
I__771/O                                      Span4Mux_h                   316              4063   2091  FALL       1
I__780/I                                      LocalMux                       0              4063   2091  FALL       1
I__780/O                                      LocalMux                     309              4371   2091  FALL       1
I__786/I                                      SRMux                          0              4371   2091  FALL       1
I__786/O                                      SRMux                        358              4729   2091  FALL       1
pulse_counter.internal_count__i4_LC_1_7_4/sr  LogicCell40_SEQ_MODE_1000      0              4729   2091  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i4_LC_1_7_4/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i3_LC_1_7_3/sr
Capture Clock    : pulse_counter.internal_count__i3_LC_1_7_3/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                       -197
------------------------------------------------   ---- 
End-of-path required time (ps)                     2638

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1354
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4729
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__762/I                                      Odrv4                          0              3375   2091  FALL       1
I__762/O                                      Odrv4                        372              3747   2091  FALL       1
I__771/I                                      Span4Mux_h                     0              3747   2091  FALL       1
I__771/O                                      Span4Mux_h                   316              4063   2091  FALL       1
I__780/I                                      LocalMux                       0              4063   2091  FALL       1
I__780/O                                      LocalMux                     309              4371   2091  FALL       1
I__786/I                                      SRMux                          0              4371   2091  FALL       1
I__786/O                                      SRMux                        358              4729   2091  FALL       1
pulse_counter.internal_count__i3_LC_1_7_3/sr  LogicCell40_SEQ_MODE_1000      0              4729   2091  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i2_LC_1_7_2/sr
Capture Clock    : pulse_counter.internal_count__i2_LC_1_7_2/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                       -197
------------------------------------------------   ---- 
End-of-path required time (ps)                     2638

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1354
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4729
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__762/I                                      Odrv4                          0              3375   2091  FALL       1
I__762/O                                      Odrv4                        372              3747   2091  FALL       1
I__771/I                                      Span4Mux_h                     0              3747   2091  FALL       1
I__771/O                                      Span4Mux_h                   316              4063   2091  FALL       1
I__780/I                                      LocalMux                       0              4063   2091  FALL       1
I__780/O                                      LocalMux                     309              4371   2091  FALL       1
I__786/I                                      SRMux                          0              4371   2091  FALL       1
I__786/O                                      SRMux                        358              4729   2091  FALL       1
pulse_counter.internal_count__i2_LC_1_7_2/sr  LogicCell40_SEQ_MODE_1000      0              4729   2091  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i1_LC_1_7_1/sr
Capture Clock    : pulse_counter.internal_count__i1_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                       -197
------------------------------------------------   ---- 
End-of-path required time (ps)                     2638

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1354
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4729
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__762/I                                      Odrv4                          0              3375   2091  FALL       1
I__762/O                                      Odrv4                        372              3747   2091  FALL       1
I__771/I                                      Span4Mux_h                     0              3747   2091  FALL       1
I__771/O                                      Span4Mux_h                   316              4063   2091  FALL       1
I__780/I                                      LocalMux                       0              4063   2091  FALL       1
I__780/O                                      LocalMux                     309              4371   2091  FALL       1
I__786/I                                      SRMux                          0              4371   2091  FALL       1
I__786/O                                      SRMux                        358              4729   2091  FALL       1
pulse_counter.internal_count__i1_LC_1_7_1/sr  LogicCell40_SEQ_MODE_1000      0              4729   2091  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i0_LC_1_7_0/sr
Capture Clock    : pulse_counter.internal_count__i0_LC_1_7_0/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                       -197
------------------------------------------------   ---- 
End-of-path required time (ps)                     2638

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1354
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     4729
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__762/I                                      Odrv4                          0              3375   2091  FALL       1
I__762/O                                      Odrv4                        372              3747   2091  FALL       1
I__771/I                                      Span4Mux_h                     0              3747   2091  FALL       1
I__771/O                                      Span4Mux_h                   316              4063   2091  FALL       1
I__780/I                                      LocalMux                       0              4063   2091  FALL       1
I__780/O                                      LocalMux                     309              4371   2091  FALL       1
I__786/I                                      SRMux                          0              4371   2091  FALL       1
I__786/O                                      SRMux                        358              4729   2091  FALL       1
pulse_counter.internal_count__i0_LC_1_7_0/sr  LogicCell40_SEQ_MODE_1000      0              4729   2091  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i11_LC_1_8_3/lcout
Path End         : pulse_counter.internal_count_reached_18_LC_2_9_4/in2
Capture Clock    : pulse_counter.internal_count_reached_18_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 1803
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5178
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i11_LC_1_8_3/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i11_LC_1_8_3/lcout      LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__255/I                                              LocalMux                       0              3375   2342  FALL       1
I__255/O                                              LocalMux                     309              3684   2342  FALL       1
I__257/I                                              InMux                          0              3684   2342  FALL       1
I__257/O                                              InMux                        217              3901   2342  FALL       1
pulse_counter.sub_8_add_2_13_lut_LC_2_8_3/in0         LogicCell40_SEQ_MODE_0000      0              3901   2342  FALL       1
pulse_counter.sub_8_add_2_13_lut_LC_2_8_3/lcout       LogicCell40_SEQ_MODE_0000    386              4287   2342  FALL       1
I__297/I                                              LocalMux                       0              4287   2342  FALL       1
I__297/O                                              LocalMux                     309              4596   2342  FALL       1
I__298/I                                              InMux                          0              4596   2342  FALL       1
I__298/O                                              InMux                        217              4813   2342  FALL       1
i762_4_lut_LC_2_9_3/in0                               LogicCell40_SEQ_MODE_0000      0              4813   2342  FALL       1
i762_4_lut_LC_2_9_3/ltout                             LogicCell40_SEQ_MODE_0000    365              5178   2342  RISE       1
I__291/I                                              CascadeMux                     0              5178   2342  RISE       1
I__291/O                                              CascadeMux                     0              5178   2342  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/in2  LogicCell40_SEQ_MODE_1000      0              5178   2342  RISE       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count__i10_LC_5_8_2/lcout
Path End         : row_counter.internal_count_reached_18_LC_6_9_7/in3
Capture Clock    : row_counter.internal_count_reached_18_LC_6_9_7/clk
Hold Constraint  : 0p
Path slack       : 2532p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1641
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1641

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1290
+ Clock To Q                                           540
+ Data Path Delay                                     2342
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4173
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i10_LC_5_8_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count__i10_LC_5_8_2/lcout      LogicCell40_SEQ_MODE_1000    540              1831   1066  FALL       2
I__719/I                                            LocalMux                       0              1831   2532  FALL       1
I__719/O                                            LocalMux                     309              2139   2532  FALL       1
I__721/I                                            InMux                          0              2139   2532  FALL       1
I__721/O                                            InMux                        217              2357   2532  FALL       1
row_counter.sub_8_add_2_12_lut_LC_6_8_2/in0         LogicCell40_SEQ_MODE_0000      0              2357   2532  FALL       1
row_counter.sub_8_add_2_12_lut_LC_6_8_2/lcout       LogicCell40_SEQ_MODE_0000    386              2742   2532  FALL       1
I__934/I                                            LocalMux                       0              2742   2532  FALL       1
I__934/O                                            LocalMux                     309              3051   2532  FALL       1
I__935/I                                            InMux                          0              3051   2532  FALL       1
I__935/O                                            InMux                        217              3268   2532  FALL       1
i766_4_lut_LC_7_8_3/in1                             LogicCell40_SEQ_MODE_0000      0              3268   2532  FALL       1
i766_4_lut_LC_7_8_3/lcout                           LogicCell40_SEQ_MODE_0000    379              3647   2532  FALL       1
I__929/I                                            LocalMux                       0              3647   2532  FALL       1
I__929/O                                            LocalMux                     309              3956   2532  FALL       1
I__930/I                                            InMux                          0              3956   2532  FALL       1
I__930/O                                            InMux                        217              4173   2532  FALL       1
row_counter.internal_count_reached_18_LC_6_9_7/in3  LogicCell40_SEQ_MODE_1000      0              4173   2532  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pulse_counter.internal_count__i10_LC_1_8_2/lcout
Path End         : pulse_counter.internal_count_reached_18_LC_2_9_4/in1
Capture Clock    : pulse_counter.internal_count_reached_18_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 2883p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2343
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5718
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i10_LC_1_8_2/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
pulse_counter.internal_count__i10_LC_1_8_2/lcout      LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL       2
I__260/I                                              LocalMux                       0              3375   2883  FALL       1
I__260/O                                              LocalMux                     309              3684   2883  FALL       1
I__262/I                                              InMux                          0              3684   2883  FALL       1
I__262/O                                              InMux                        217              3901   2883  FALL       1
pulse_counter.sub_8_add_2_12_lut_LC_2_8_2/in0         LogicCell40_SEQ_MODE_0000      0              3901   2883  FALL       1
pulse_counter.sub_8_add_2_12_lut_LC_2_8_2/lcout       LogicCell40_SEQ_MODE_0000    386              4287   2883  FALL       1
I__446/I                                              LocalMux                       0              4287   2883  FALL       1
I__446/O                                              LocalMux                     309              4596   2883  FALL       1
I__447/I                                              InMux                          0              4596   2883  FALL       1
I__447/O                                              InMux                        217              4813   2883  FALL       1
i764_4_lut_LC_3_8_1/in1                               LogicCell40_SEQ_MODE_0000      0              4813   2883  FALL       1
i764_4_lut_LC_3_8_1/lcout                             LogicCell40_SEQ_MODE_0000    379              5192   2883  FALL       1
I__441/I                                              LocalMux                       0              5192   2883  FALL       1
I__441/O                                              LocalMux                     309              5500   2883  FALL       1
I__442/I                                              InMux                          0              5500   2883  FALL       1
I__442/O                                              InMux                        217              5718   2883  FALL       1
pulse_counter.internal_count_reached_18_LC_2_9_4/in1  LogicCell40_SEQ_MODE_1000      0              5718   2883  FALL       1

Capture Clock Path
pin name                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                           top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                            IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER     PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT          PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                              gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                              gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                              GlobalMux                      0              2372  RISE       1
I__354/O                                              GlobalMux                    154              2527  RISE       1
I__357/I                                              ClkMux                         0              2527  RISE       1
I__357/O                                              ClkMux                       309              2835  RISE       1
pulse_counter.internal_count_reached_18_LC_2_9_4/clk  LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i15_LC_1_8_7/ce
Capture Clock    : pulse_counter.internal_count__i15_LC_1_8_7/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2364
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5739
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                 LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__759/I                                       LocalMux                       0              3375   1066  FALL       1
I__759/O                                       LocalMux                     309              3684   1066  FALL       1
I__766/I                                       InMux                          0              3684   2904  FALL       1
I__766/O                                       InMux                        217              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/in3                          LogicCell40_SEQ_MODE_0000      0              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/lcout                        LogicCell40_SEQ_MODE_0000    288              4189   2904  FALL      16
I__230/I                                       Odrv4                          0              4189   2904  FALL       1
I__230/O                                       Odrv4                        372              4560   2904  FALL       1
I__231/I                                       Span4Mux_h                     0              4560   2904  FALL       1
I__231/O                                       Span4Mux_h                   316              4876   2904  FALL       1
I__232/I                                       LocalMux                       0              4876   2904  FALL       1
I__232/O                                       LocalMux                     309              5185   2904  FALL       1
I__234/I                                       CEMux                          0              5185   2904  FALL       1
I__234/O                                       CEMux                        554              5739   2904  FALL       1
pulse_counter.internal_count__i15_LC_1_8_7/ce  LogicCell40_SEQ_MODE_1000      0              5739   2904  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i15_LC_1_8_7/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i14_LC_1_8_6/ce
Capture Clock    : pulse_counter.internal_count__i14_LC_1_8_6/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2364
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5739
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                 LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__759/I                                       LocalMux                       0              3375   1066  FALL       1
I__759/O                                       LocalMux                     309              3684   1066  FALL       1
I__766/I                                       InMux                          0              3684   2904  FALL       1
I__766/O                                       InMux                        217              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/in3                          LogicCell40_SEQ_MODE_0000      0              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/lcout                        LogicCell40_SEQ_MODE_0000    288              4189   2904  FALL      16
I__230/I                                       Odrv4                          0              4189   2904  FALL       1
I__230/O                                       Odrv4                        372              4560   2904  FALL       1
I__231/I                                       Span4Mux_h                     0              4560   2904  FALL       1
I__231/O                                       Span4Mux_h                   316              4876   2904  FALL       1
I__232/I                                       LocalMux                       0              4876   2904  FALL       1
I__232/O                                       LocalMux                     309              5185   2904  FALL       1
I__234/I                                       CEMux                          0              5185   2904  FALL       1
I__234/O                                       CEMux                        554              5739   2904  FALL       1
pulse_counter.internal_count__i14_LC_1_8_6/ce  LogicCell40_SEQ_MODE_1000      0              5739   2904  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i14_LC_1_8_6/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i13_LC_1_8_5/ce
Capture Clock    : pulse_counter.internal_count__i13_LC_1_8_5/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2364
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5739
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                 LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__759/I                                       LocalMux                       0              3375   1066  FALL       1
I__759/O                                       LocalMux                     309              3684   1066  FALL       1
I__766/I                                       InMux                          0              3684   2904  FALL       1
I__766/O                                       InMux                        217              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/in3                          LogicCell40_SEQ_MODE_0000      0              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/lcout                        LogicCell40_SEQ_MODE_0000    288              4189   2904  FALL      16
I__230/I                                       Odrv4                          0              4189   2904  FALL       1
I__230/O                                       Odrv4                        372              4560   2904  FALL       1
I__231/I                                       Span4Mux_h                     0              4560   2904  FALL       1
I__231/O                                       Span4Mux_h                   316              4876   2904  FALL       1
I__232/I                                       LocalMux                       0              4876   2904  FALL       1
I__232/O                                       LocalMux                     309              5185   2904  FALL       1
I__234/I                                       CEMux                          0              5185   2904  FALL       1
I__234/O                                       CEMux                        554              5739   2904  FALL       1
pulse_counter.internal_count__i13_LC_1_8_5/ce  LogicCell40_SEQ_MODE_1000      0              5739   2904  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i13_LC_1_8_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i12_LC_1_8_4/ce
Capture Clock    : pulse_counter.internal_count__i12_LC_1_8_4/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2364
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5739
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                 LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__759/I                                       LocalMux                       0              3375   1066  FALL       1
I__759/O                                       LocalMux                     309              3684   1066  FALL       1
I__766/I                                       InMux                          0              3684   2904  FALL       1
I__766/O                                       InMux                        217              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/in3                          LogicCell40_SEQ_MODE_0000      0              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/lcout                        LogicCell40_SEQ_MODE_0000    288              4189   2904  FALL      16
I__230/I                                       Odrv4                          0              4189   2904  FALL       1
I__230/O                                       Odrv4                        372              4560   2904  FALL       1
I__231/I                                       Span4Mux_h                     0              4560   2904  FALL       1
I__231/O                                       Span4Mux_h                   316              4876   2904  FALL       1
I__232/I                                       LocalMux                       0              4876   2904  FALL       1
I__232/O                                       LocalMux                     309              5185   2904  FALL       1
I__234/I                                       CEMux                          0              5185   2904  FALL       1
I__234/O                                       CEMux                        554              5739   2904  FALL       1
pulse_counter.internal_count__i12_LC_1_8_4/ce  LogicCell40_SEQ_MODE_1000      0              5739   2904  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i12_LC_1_8_4/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i11_LC_1_8_3/ce
Capture Clock    : pulse_counter.internal_count__i11_LC_1_8_3/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2364
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5739
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                 LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__759/I                                       LocalMux                       0              3375   1066  FALL       1
I__759/O                                       LocalMux                     309              3684   1066  FALL       1
I__766/I                                       InMux                          0              3684   2904  FALL       1
I__766/O                                       InMux                        217              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/in3                          LogicCell40_SEQ_MODE_0000      0              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/lcout                        LogicCell40_SEQ_MODE_0000    288              4189   2904  FALL      16
I__230/I                                       Odrv4                          0              4189   2904  FALL       1
I__230/O                                       Odrv4                        372              4560   2904  FALL       1
I__231/I                                       Span4Mux_h                     0              4560   2904  FALL       1
I__231/O                                       Span4Mux_h                   316              4876   2904  FALL       1
I__232/I                                       LocalMux                       0              4876   2904  FALL       1
I__232/O                                       LocalMux                     309              5185   2904  FALL       1
I__234/I                                       CEMux                          0              5185   2904  FALL       1
I__234/O                                       CEMux                        554              5739   2904  FALL       1
pulse_counter.internal_count__i11_LC_1_8_3/ce  LogicCell40_SEQ_MODE_1000      0              5739   2904  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i11_LC_1_8_3/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i10_LC_1_8_2/ce
Capture Clock    : pulse_counter.internal_count__i10_LC_1_8_2/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2364
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5739
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                 LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__759/I                                       LocalMux                       0              3375   1066  FALL       1
I__759/O                                       LocalMux                     309              3684   1066  FALL       1
I__766/I                                       InMux                          0              3684   2904  FALL       1
I__766/O                                       InMux                        217              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/in3                          LogicCell40_SEQ_MODE_0000      0              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/lcout                        LogicCell40_SEQ_MODE_0000    288              4189   2904  FALL      16
I__230/I                                       Odrv4                          0              4189   2904  FALL       1
I__230/O                                       Odrv4                        372              4560   2904  FALL       1
I__231/I                                       Span4Mux_h                     0              4560   2904  FALL       1
I__231/O                                       Span4Mux_h                   316              4876   2904  FALL       1
I__232/I                                       LocalMux                       0              4876   2904  FALL       1
I__232/O                                       LocalMux                     309              5185   2904  FALL       1
I__234/I                                       CEMux                          0              5185   2904  FALL       1
I__234/O                                       CEMux                        554              5739   2904  FALL       1
pulse_counter.internal_count__i10_LC_1_8_2/ce  LogicCell40_SEQ_MODE_1000      0              5739   2904  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i10_LC_1_8_2/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i9_LC_1_8_1/ce
Capture Clock    : pulse_counter.internal_count__i9_LC_1_8_1/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2364
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5739
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__759/I                                      LocalMux                       0              3375   1066  FALL       1
I__759/O                                      LocalMux                     309              3684   1066  FALL       1
I__766/I                                      InMux                          0              3684   2904  FALL       1
I__766/O                                      InMux                        217              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/in3                         LogicCell40_SEQ_MODE_0000      0              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/lcout                       LogicCell40_SEQ_MODE_0000    288              4189   2904  FALL      16
I__230/I                                      Odrv4                          0              4189   2904  FALL       1
I__230/O                                      Odrv4                        372              4560   2904  FALL       1
I__231/I                                      Span4Mux_h                     0              4560   2904  FALL       1
I__231/O                                      Span4Mux_h                   316              4876   2904  FALL       1
I__232/I                                      LocalMux                       0              4876   2904  FALL       1
I__232/O                                      LocalMux                     309              5185   2904  FALL       1
I__234/I                                      CEMux                          0              5185   2904  FALL       1
I__234/O                                      CEMux                        554              5739   2904  FALL       1
pulse_counter.internal_count__i9_LC_1_8_1/ce  LogicCell40_SEQ_MODE_1000      0              5739   2904  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i9_LC_1_8_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i8_LC_1_8_0/ce
Capture Clock    : pulse_counter.internal_count__i8_LC_1_8_0/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2364
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     5739
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__759/I                                      LocalMux                       0              3375   1066  FALL       1
I__759/O                                      LocalMux                     309              3684   1066  FALL       1
I__766/I                                      InMux                          0              3684   2904  FALL       1
I__766/O                                      InMux                        217              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/in3                         LogicCell40_SEQ_MODE_0000      0              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/lcout                       LogicCell40_SEQ_MODE_0000    288              4189   2904  FALL      16
I__230/I                                      Odrv4                          0              4189   2904  FALL       1
I__230/O                                      Odrv4                        372              4560   2904  FALL       1
I__231/I                                      Span4Mux_h                     0              4560   2904  FALL       1
I__231/O                                      Span4Mux_h                   316              4876   2904  FALL       1
I__232/I                                      LocalMux                       0              4876   2904  FALL       1
I__232/O                                      LocalMux                     309              5185   2904  FALL       1
I__234/I                                      CEMux                          0              5185   2904  FALL       1
I__234/O                                      CEMux                        554              5739   2904  FALL       1
pulse_counter.internal_count__i8_LC_1_8_0/ce  LogicCell40_SEQ_MODE_1000      0              5739   2904  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__356/I                                           ClkMux                         0              2527  RISE       1
I__356/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i8_LC_1_8_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i15_LC_5_8_7/ce
Capture Clock    : row_counter.internal_count__i15_LC_5_8_7/clk
Hold Constraint  : 0p
Path slack       : 3030p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2139
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4320
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       3
I__750/I                                              LocalMux                       0              2181   3030  FALL       1
I__750/O                                              LocalMux                     309              2490   3030  FALL       1
I__753/I                                              InMux                          0              2490   3030  FALL       1
I__753/O                                              InMux                        217              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    379              3086   3030  FALL      16
I__622/I                                              Odrv4                          0              3086   3030  FALL       1
I__622/O                                              Odrv4                        372              3458   3030  FALL       1
I__624/I                                              LocalMux                       0              3458   3030  FALL       1
I__624/O                                              LocalMux                     309              3766   3030  FALL       1
I__626/I                                              CEMux                          0              3766   3030  FALL       1
I__626/O                                              CEMux                        554              4320   3030  FALL       1
row_counter.internal_count__i15_LC_5_8_7/ce           LogicCell40_SEQ_MODE_1000      0              4320   3030  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i15_LC_5_8_7/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i14_LC_5_8_6/ce
Capture Clock    : row_counter.internal_count__i14_LC_5_8_6/clk
Hold Constraint  : 0p
Path slack       : 3030p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2139
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4320
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       3
I__750/I                                              LocalMux                       0              2181   3030  FALL       1
I__750/O                                              LocalMux                     309              2490   3030  FALL       1
I__753/I                                              InMux                          0              2490   3030  FALL       1
I__753/O                                              InMux                        217              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    379              3086   3030  FALL      16
I__622/I                                              Odrv4                          0              3086   3030  FALL       1
I__622/O                                              Odrv4                        372              3458   3030  FALL       1
I__624/I                                              LocalMux                       0              3458   3030  FALL       1
I__624/O                                              LocalMux                     309              3766   3030  FALL       1
I__626/I                                              CEMux                          0              3766   3030  FALL       1
I__626/O                                              CEMux                        554              4320   3030  FALL       1
row_counter.internal_count__i14_LC_5_8_6/ce           LogicCell40_SEQ_MODE_1000      0              4320   3030  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i14_LC_5_8_6/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i13_LC_5_8_5/ce
Capture Clock    : row_counter.internal_count__i13_LC_5_8_5/clk
Hold Constraint  : 0p
Path slack       : 3030p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2139
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4320
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       3
I__750/I                                              LocalMux                       0              2181   3030  FALL       1
I__750/O                                              LocalMux                     309              2490   3030  FALL       1
I__753/I                                              InMux                          0              2490   3030  FALL       1
I__753/O                                              InMux                        217              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    379              3086   3030  FALL      16
I__622/I                                              Odrv4                          0              3086   3030  FALL       1
I__622/O                                              Odrv4                        372              3458   3030  FALL       1
I__624/I                                              LocalMux                       0              3458   3030  FALL       1
I__624/O                                              LocalMux                     309              3766   3030  FALL       1
I__626/I                                              CEMux                          0              3766   3030  FALL       1
I__626/O                                              CEMux                        554              4320   3030  FALL       1
row_counter.internal_count__i13_LC_5_8_5/ce           LogicCell40_SEQ_MODE_1000      0              4320   3030  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i13_LC_5_8_5/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i12_LC_5_8_4/ce
Capture Clock    : row_counter.internal_count__i12_LC_5_8_4/clk
Hold Constraint  : 0p
Path slack       : 3030p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2139
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4320
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       3
I__750/I                                              LocalMux                       0              2181   3030  FALL       1
I__750/O                                              LocalMux                     309              2490   3030  FALL       1
I__753/I                                              InMux                          0              2490   3030  FALL       1
I__753/O                                              InMux                        217              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    379              3086   3030  FALL      16
I__622/I                                              Odrv4                          0              3086   3030  FALL       1
I__622/O                                              Odrv4                        372              3458   3030  FALL       1
I__624/I                                              LocalMux                       0              3458   3030  FALL       1
I__624/O                                              LocalMux                     309              3766   3030  FALL       1
I__626/I                                              CEMux                          0              3766   3030  FALL       1
I__626/O                                              CEMux                        554              4320   3030  FALL       1
row_counter.internal_count__i12_LC_5_8_4/ce           LogicCell40_SEQ_MODE_1000      0              4320   3030  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i12_LC_5_8_4/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i11_LC_5_8_3/ce
Capture Clock    : row_counter.internal_count__i11_LC_5_8_3/clk
Hold Constraint  : 0p
Path slack       : 3030p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2139
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4320
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       3
I__750/I                                              LocalMux                       0              2181   3030  FALL       1
I__750/O                                              LocalMux                     309              2490   3030  FALL       1
I__753/I                                              InMux                          0              2490   3030  FALL       1
I__753/O                                              InMux                        217              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    379              3086   3030  FALL      16
I__622/I                                              Odrv4                          0              3086   3030  FALL       1
I__622/O                                              Odrv4                        372              3458   3030  FALL       1
I__624/I                                              LocalMux                       0              3458   3030  FALL       1
I__624/O                                              LocalMux                     309              3766   3030  FALL       1
I__626/I                                              CEMux                          0              3766   3030  FALL       1
I__626/O                                              CEMux                        554              4320   3030  FALL       1
row_counter.internal_count__i11_LC_5_8_3/ce           LogicCell40_SEQ_MODE_1000      0              4320   3030  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i11_LC_5_8_3/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i10_LC_5_8_2/ce
Capture Clock    : row_counter.internal_count__i10_LC_5_8_2/clk
Hold Constraint  : 0p
Path slack       : 3030p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2139
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4320
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       3
I__750/I                                              LocalMux                       0              2181   3030  FALL       1
I__750/O                                              LocalMux                     309              2490   3030  FALL       1
I__753/I                                              InMux                          0              2490   3030  FALL       1
I__753/O                                              InMux                        217              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    379              3086   3030  FALL      16
I__622/I                                              Odrv4                          0              3086   3030  FALL       1
I__622/O                                              Odrv4                        372              3458   3030  FALL       1
I__624/I                                              LocalMux                       0              3458   3030  FALL       1
I__624/O                                              LocalMux                     309              3766   3030  FALL       1
I__626/I                                              CEMux                          0              3766   3030  FALL       1
I__626/O                                              CEMux                        554              4320   3030  FALL       1
row_counter.internal_count__i10_LC_5_8_2/ce           LogicCell40_SEQ_MODE_1000      0              4320   3030  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout     LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                      Odrv4                          0                 0  RISE       1
I__736/O                                      Odrv4                        351               351  RISE       1
I__740/I                                      Span4Mux_h                     0               351  RISE       1
I__740/O                                      Span4Mux_h                   302               652  RISE       1
I__744/I                                      LocalMux                       0               652  RISE       1
I__744/O                                      LocalMux                     330               982  RISE       1
I__747/I                                      ClkMux                         0               982  RISE       1
I__747/O                                      ClkMux                       309              1290  RISE       1
row_counter.internal_count__i10_LC_5_8_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i9_LC_5_8_1/ce
Capture Clock    : row_counter.internal_count__i9_LC_5_8_1/clk
Hold Constraint  : 0p
Path slack       : 3030p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2139
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4320
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       3
I__750/I                                              LocalMux                       0              2181   3030  FALL       1
I__750/O                                              LocalMux                     309              2490   3030  FALL       1
I__753/I                                              InMux                          0              2490   3030  FALL       1
I__753/O                                              InMux                        217              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    379              3086   3030  FALL      16
I__622/I                                              Odrv4                          0              3086   3030  FALL       1
I__622/O                                              Odrv4                        372              3458   3030  FALL       1
I__624/I                                              LocalMux                       0              3458   3030  FALL       1
I__624/O                                              LocalMux                     309              3766   3030  FALL       1
I__626/I                                              CEMux                          0              3766   3030  FALL       1
I__626/O                                              CEMux                        554              4320   3030  FALL       1
row_counter.internal_count__i9_LC_5_8_1/ce            LogicCell40_SEQ_MODE_1000      0              4320   3030  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                     Odrv4                          0                 0  RISE       1
I__736/O                                     Odrv4                        351               351  RISE       1
I__740/I                                     Span4Mux_h                     0               351  RISE       1
I__740/O                                     Span4Mux_h                   302               652  RISE       1
I__744/I                                     LocalMux                       0               652  RISE       1
I__744/O                                     LocalMux                     330               982  RISE       1
I__747/I                                     ClkMux                         0               982  RISE       1
I__747/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i9_LC_5_8_1/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i8_LC_5_8_0/ce
Capture Clock    : row_counter.internal_count__i8_LC_5_8_0/clk
Hold Constraint  : 0p
Path slack       : 3030p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2139
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4320
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       3
I__750/I                                              LocalMux                       0              2181   3030  FALL       1
I__750/O                                              LocalMux                     309              2490   3030  FALL       1
I__753/I                                              InMux                          0              2490   3030  FALL       1
I__753/O                                              InMux                        217              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    379              3086   3030  FALL      16
I__622/I                                              Odrv4                          0              3086   3030  FALL       1
I__622/O                                              Odrv4                        372              3458   3030  FALL       1
I__624/I                                              LocalMux                       0              3458   3030  FALL       1
I__624/O                                              LocalMux                     309              3766   3030  FALL       1
I__626/I                                              CEMux                          0              3766   3030  FALL       1
I__626/O                                              CEMux                        554              4320   3030  FALL       1
row_counter.internal_count__i8_LC_5_8_0/ce            LogicCell40_SEQ_MODE_1000      0              4320   3030  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__736/I                                     Odrv4                          0                 0  RISE       1
I__736/O                                     Odrv4                        351               351  RISE       1
I__740/I                                     Span4Mux_h                     0               351  RISE       1
I__740/O                                     Span4Mux_h                   302               652  RISE       1
I__744/I                                     LocalMux                       0               652  RISE       1
I__744/O                                     LocalMux                     330               982  RISE       1
I__747/I                                     ClkMux                         0               982  RISE       1
I__747/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i8_LC_5_8_0/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i7_LC_5_7_7/ce
Capture Clock    : row_counter.internal_count__i7_LC_5_7_7/clk
Hold Constraint  : 0p
Path slack       : 3199p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2308
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4489
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       3
I__750/I                                              LocalMux                       0              2181   3030  FALL       1
I__750/O                                              LocalMux                     309              2490   3030  FALL       1
I__753/I                                              InMux                          0              2490   3030  FALL       1
I__753/O                                              InMux                        217              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    379              3086   3030  FALL      16
I__623/I                                              Odrv12                         0              3086   3198  FALL       1
I__623/O                                              Odrv12                       540              3626   3198  FALL       1
I__625/I                                              LocalMux                       0              3626   3198  FALL       1
I__625/O                                              LocalMux                     309              3935   3198  FALL       1
I__627/I                                              CEMux                          0              3935   3198  FALL       1
I__627/O                                              CEMux                        554              4489   3198  FALL       1
row_counter.internal_count__i7_LC_5_7_7/ce            LogicCell40_SEQ_MODE_1000      0              4489   3198  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i7_LC_5_7_7/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i6_LC_5_7_6/ce
Capture Clock    : row_counter.internal_count__i6_LC_5_7_6/clk
Hold Constraint  : 0p
Path slack       : 3199p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2308
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4489
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       3
I__750/I                                              LocalMux                       0              2181   3030  FALL       1
I__750/O                                              LocalMux                     309              2490   3030  FALL       1
I__753/I                                              InMux                          0              2490   3030  FALL       1
I__753/O                                              InMux                        217              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    379              3086   3030  FALL      16
I__623/I                                              Odrv12                         0              3086   3198  FALL       1
I__623/O                                              Odrv12                       540              3626   3198  FALL       1
I__625/I                                              LocalMux                       0              3626   3198  FALL       1
I__625/O                                              LocalMux                     309              3935   3198  FALL       1
I__627/I                                              CEMux                          0              3935   3198  FALL       1
I__627/O                                              CEMux                        554              4489   3198  FALL       1
row_counter.internal_count__i6_LC_5_7_6/ce            LogicCell40_SEQ_MODE_1000      0              4489   3198  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i6_LC_5_7_6/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i5_LC_5_7_5/ce
Capture Clock    : row_counter.internal_count__i5_LC_5_7_5/clk
Hold Constraint  : 0p
Path slack       : 3199p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2308
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4489
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       3
I__750/I                                              LocalMux                       0              2181   3030  FALL       1
I__750/O                                              LocalMux                     309              2490   3030  FALL       1
I__753/I                                              InMux                          0              2490   3030  FALL       1
I__753/O                                              InMux                        217              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    379              3086   3030  FALL      16
I__623/I                                              Odrv12                         0              3086   3198  FALL       1
I__623/O                                              Odrv12                       540              3626   3198  FALL       1
I__625/I                                              LocalMux                       0              3626   3198  FALL       1
I__625/O                                              LocalMux                     309              3935   3198  FALL       1
I__627/I                                              CEMux                          0              3935   3198  FALL       1
I__627/O                                              CEMux                        554              4489   3198  FALL       1
row_counter.internal_count__i5_LC_5_7_5/ce            LogicCell40_SEQ_MODE_1000      0              4489   3198  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i5_LC_5_7_5/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i4_LC_5_7_4/ce
Capture Clock    : row_counter.internal_count__i4_LC_5_7_4/clk
Hold Constraint  : 0p
Path slack       : 3199p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2308
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4489
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       3
I__750/I                                              LocalMux                       0              2181   3030  FALL       1
I__750/O                                              LocalMux                     309              2490   3030  FALL       1
I__753/I                                              InMux                          0              2490   3030  FALL       1
I__753/O                                              InMux                        217              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    379              3086   3030  FALL      16
I__623/I                                              Odrv12                         0              3086   3198  FALL       1
I__623/O                                              Odrv12                       540              3626   3198  FALL       1
I__625/I                                              LocalMux                       0              3626   3198  FALL       1
I__625/O                                              LocalMux                     309              3935   3198  FALL       1
I__627/I                                              CEMux                          0              3935   3198  FALL       1
I__627/O                                              CEMux                        554              4489   3198  FALL       1
row_counter.internal_count__i4_LC_5_7_4/ce            LogicCell40_SEQ_MODE_1000      0              4489   3198  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i4_LC_5_7_4/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i3_LC_5_7_3/ce
Capture Clock    : row_counter.internal_count__i3_LC_5_7_3/clk
Hold Constraint  : 0p
Path slack       : 3199p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2308
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4489
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       3
I__750/I                                              LocalMux                       0              2181   3030  FALL       1
I__750/O                                              LocalMux                     309              2490   3030  FALL       1
I__753/I                                              InMux                          0              2490   3030  FALL       1
I__753/O                                              InMux                        217              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    379              3086   3030  FALL      16
I__623/I                                              Odrv12                         0              3086   3198  FALL       1
I__623/O                                              Odrv12                       540              3626   3198  FALL       1
I__625/I                                              LocalMux                       0              3626   3198  FALL       1
I__625/O                                              LocalMux                     309              3935   3198  FALL       1
I__627/I                                              CEMux                          0              3935   3198  FALL       1
I__627/O                                              CEMux                        554              4489   3198  FALL       1
row_counter.internal_count__i3_LC_5_7_3/ce            LogicCell40_SEQ_MODE_1000      0              4489   3198  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i3_LC_5_7_3/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i2_LC_5_7_2/ce
Capture Clock    : row_counter.internal_count__i2_LC_5_7_2/clk
Hold Constraint  : 0p
Path slack       : 3199p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2308
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4489
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       3
I__750/I                                              LocalMux                       0              2181   3030  FALL       1
I__750/O                                              LocalMux                     309              2490   3030  FALL       1
I__753/I                                              InMux                          0              2490   3030  FALL       1
I__753/O                                              InMux                        217              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    379              3086   3030  FALL      16
I__623/I                                              Odrv12                         0              3086   3198  FALL       1
I__623/O                                              Odrv12                       540              3626   3198  FALL       1
I__625/I                                              LocalMux                       0              3626   3198  FALL       1
I__625/O                                              LocalMux                     309              3935   3198  FALL       1
I__627/I                                              CEMux                          0              3935   3198  FALL       1
I__627/O                                              CEMux                        554              4489   3198  FALL       1
row_counter.internal_count__i2_LC_5_7_2/ce            LogicCell40_SEQ_MODE_1000      0              4489   3198  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i2_LC_5_7_2/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i1_LC_5_7_1/ce
Capture Clock    : row_counter.internal_count__i1_LC_5_7_1/clk
Hold Constraint  : 0p
Path slack       : 3199p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2308
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4489
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       3
I__750/I                                              LocalMux                       0              2181   3030  FALL       1
I__750/O                                              LocalMux                     309              2490   3030  FALL       1
I__753/I                                              InMux                          0              2490   3030  FALL       1
I__753/O                                              InMux                        217              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    379              3086   3030  FALL      16
I__623/I                                              Odrv12                         0              3086   3198  FALL       1
I__623/O                                              Odrv12                       540              3626   3198  FALL       1
I__625/I                                              LocalMux                       0              3626   3198  FALL       1
I__625/O                                              LocalMux                     309              3935   3198  FALL       1
I__627/I                                              CEMux                          0              3935   3198  FALL       1
I__627/O                                              CEMux                        554              4489   3198  FALL       1
row_counter.internal_count__i1_LC_5_7_1/ce            LogicCell40_SEQ_MODE_1000      0              4489   3198  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i1_LC_5_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : row_counter.internal_count_reached_18_LC_6_9_7/lcout
Path End         : row_counter.internal_count__i0_LC_5_7_0/ce
Capture Clock    : row_counter.internal_count__i0_LC_5_7_0/clk
Hold Constraint  : 0p
Path slack       : 3199p

Capture Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1290
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         1290

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             1641
+ Clock To Q                                           540
+ Data Path Delay                                     2308
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         4489
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__735/I                                            Odrv4                          0                 0  RISE       1
I__735/O                                            Odrv4                        351               351  RISE       1
I__739/I                                            Span4Mux_h                     0               351  RISE       1
I__739/O                                            Span4Mux_h                   302               652  RISE       1
I__743/I                                            Span4Mux_v                     0               652  RISE       1
I__743/O                                            Span4Mux_v                   351              1003  RISE       1
I__746/I                                            LocalMux                       0              1003  RISE       1
I__746/O                                            LocalMux                     330              1333  RISE       1
I__749/I                                            ClkMux                         0              1333  RISE       1
I__749/O                                            ClkMux                       309              1641  RISE       1
row_counter.internal_count_reached_18_LC_6_9_7/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
row_counter.internal_count_reached_18_LC_6_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       3
I__750/I                                              LocalMux                       0              2181   3030  FALL       1
I__750/O                                              LocalMux                     309              2490   3030  FALL       1
I__753/I                                              InMux                          0              2490   3030  FALL       1
I__753/O                                              InMux                        217              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/in1                           LogicCell40_SEQ_MODE_0000      0              2707   3030  FALL       1
i1_3_lut_adj_7_LC_5_9_7/lcout                         LogicCell40_SEQ_MODE_0000    379              3086   3030  FALL      16
I__623/I                                              Odrv12                         0              3086   3198  FALL       1
I__623/O                                              Odrv12                       540              3626   3198  FALL       1
I__625/I                                              LocalMux                       0              3626   3198  FALL       1
I__625/O                                              LocalMux                     309              3935   3198  FALL       1
I__627/I                                              CEMux                          0              3935   3198  FALL       1
I__627/O                                              CEMux                        554              4489   3198  FALL       1
row_counter.internal_count__i0_LC_5_7_0/ce            LogicCell40_SEQ_MODE_1000      0              4489   3198  FALL       1

Capture Clock Path
pin name                                     model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout    LogicCell40_SEQ_MODE_0000      0                 0  RISE      18
I__737/I                                     Odrv4                          0                 0  RISE       1
I__737/O                                     Odrv4                        351               351  RISE       1
I__741/I                                     Span4Mux_h                     0               351  RISE       1
I__741/O                                     Span4Mux_h                   302               652  RISE       1
I__745/I                                     LocalMux                       0               652  RISE       1
I__745/O                                     LocalMux                     330               982  RISE       1
I__748/I                                     ClkMux                         0               982  RISE       1
I__748/O                                     ClkMux                       309              1290  RISE       1
row_counter.internal_count__i0_LC_5_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i7_LC_1_7_7/ce
Capture Clock    : pulse_counter.internal_count__i7_LC_1_7_7/clk
Hold Constraint  : 0p
Path slack       : 3275p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2735
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6110
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__759/I                                      LocalMux                       0              3375   1066  FALL       1
I__759/O                                      LocalMux                     309              3684   1066  FALL       1
I__766/I                                      InMux                          0              3684   2904  FALL       1
I__766/O                                      InMux                        217              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/in3                         LogicCell40_SEQ_MODE_0000      0              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/lcout                       LogicCell40_SEQ_MODE_0000    288              4189   2904  FALL      16
I__230/I                                      Odrv4                          0              4189   2904  FALL       1
I__230/O                                      Odrv4                        372              4560   2904  FALL       1
I__231/I                                      Span4Mux_h                     0              4560   2904  FALL       1
I__231/O                                      Span4Mux_h                   316              4876   2904  FALL       1
I__233/I                                      Span4Mux_v                     0              4876   3275  FALL       1
I__233/O                                      Span4Mux_v                   372              5248   3275  FALL       1
I__235/I                                      LocalMux                       0              5248   3275  FALL       1
I__235/O                                      LocalMux                     309              5556   3275  FALL       1
I__236/I                                      CEMux                          0              5556   3275  FALL       1
I__236/O                                      CEMux                        554              6110   3275  FALL       1
pulse_counter.internal_count__i7_LC_1_7_7/ce  LogicCell40_SEQ_MODE_1000      0              6110   3275  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i7_LC_1_7_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i6_LC_1_7_6/ce
Capture Clock    : pulse_counter.internal_count__i6_LC_1_7_6/clk
Hold Constraint  : 0p
Path slack       : 3275p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2735
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6110
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__759/I                                      LocalMux                       0              3375   1066  FALL       1
I__759/O                                      LocalMux                     309              3684   1066  FALL       1
I__766/I                                      InMux                          0              3684   2904  FALL       1
I__766/O                                      InMux                        217              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/in3                         LogicCell40_SEQ_MODE_0000      0              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/lcout                       LogicCell40_SEQ_MODE_0000    288              4189   2904  FALL      16
I__230/I                                      Odrv4                          0              4189   2904  FALL       1
I__230/O                                      Odrv4                        372              4560   2904  FALL       1
I__231/I                                      Span4Mux_h                     0              4560   2904  FALL       1
I__231/O                                      Span4Mux_h                   316              4876   2904  FALL       1
I__233/I                                      Span4Mux_v                     0              4876   3275  FALL       1
I__233/O                                      Span4Mux_v                   372              5248   3275  FALL       1
I__235/I                                      LocalMux                       0              5248   3275  FALL       1
I__235/O                                      LocalMux                     309              5556   3275  FALL       1
I__236/I                                      CEMux                          0              5556   3275  FALL       1
I__236/O                                      CEMux                        554              6110   3275  FALL       1
pulse_counter.internal_count__i6_LC_1_7_6/ce  LogicCell40_SEQ_MODE_1000      0              6110   3275  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i6_LC_1_7_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i5_LC_1_7_5/ce
Capture Clock    : pulse_counter.internal_count__i5_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 3275p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2735
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6110
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__759/I                                      LocalMux                       0              3375   1066  FALL       1
I__759/O                                      LocalMux                     309              3684   1066  FALL       1
I__766/I                                      InMux                          0              3684   2904  FALL       1
I__766/O                                      InMux                        217              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/in3                         LogicCell40_SEQ_MODE_0000      0              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/lcout                       LogicCell40_SEQ_MODE_0000    288              4189   2904  FALL      16
I__230/I                                      Odrv4                          0              4189   2904  FALL       1
I__230/O                                      Odrv4                        372              4560   2904  FALL       1
I__231/I                                      Span4Mux_h                     0              4560   2904  FALL       1
I__231/O                                      Span4Mux_h                   316              4876   2904  FALL       1
I__233/I                                      Span4Mux_v                     0              4876   3275  FALL       1
I__233/O                                      Span4Mux_v                   372              5248   3275  FALL       1
I__235/I                                      LocalMux                       0              5248   3275  FALL       1
I__235/O                                      LocalMux                     309              5556   3275  FALL       1
I__236/I                                      CEMux                          0              5556   3275  FALL       1
I__236/O                                      CEMux                        554              6110   3275  FALL       1
pulse_counter.internal_count__i5_LC_1_7_5/ce  LogicCell40_SEQ_MODE_1000      0              6110   3275  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i5_LC_1_7_5/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i4_LC_1_7_4/ce
Capture Clock    : pulse_counter.internal_count__i4_LC_1_7_4/clk
Hold Constraint  : 0p
Path slack       : 3275p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2735
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6110
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__759/I                                      LocalMux                       0              3375   1066  FALL       1
I__759/O                                      LocalMux                     309              3684   1066  FALL       1
I__766/I                                      InMux                          0              3684   2904  FALL       1
I__766/O                                      InMux                        217              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/in3                         LogicCell40_SEQ_MODE_0000      0              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/lcout                       LogicCell40_SEQ_MODE_0000    288              4189   2904  FALL      16
I__230/I                                      Odrv4                          0              4189   2904  FALL       1
I__230/O                                      Odrv4                        372              4560   2904  FALL       1
I__231/I                                      Span4Mux_h                     0              4560   2904  FALL       1
I__231/O                                      Span4Mux_h                   316              4876   2904  FALL       1
I__233/I                                      Span4Mux_v                     0              4876   3275  FALL       1
I__233/O                                      Span4Mux_v                   372              5248   3275  FALL       1
I__235/I                                      LocalMux                       0              5248   3275  FALL       1
I__235/O                                      LocalMux                     309              5556   3275  FALL       1
I__236/I                                      CEMux                          0              5556   3275  FALL       1
I__236/O                                      CEMux                        554              6110   3275  FALL       1
pulse_counter.internal_count__i4_LC_1_7_4/ce  LogicCell40_SEQ_MODE_1000      0              6110   3275  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i4_LC_1_7_4/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i3_LC_1_7_3/ce
Capture Clock    : pulse_counter.internal_count__i3_LC_1_7_3/clk
Hold Constraint  : 0p
Path slack       : 3275p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2735
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6110
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__759/I                                      LocalMux                       0              3375   1066  FALL       1
I__759/O                                      LocalMux                     309              3684   1066  FALL       1
I__766/I                                      InMux                          0              3684   2904  FALL       1
I__766/O                                      InMux                        217              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/in3                         LogicCell40_SEQ_MODE_0000      0              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/lcout                       LogicCell40_SEQ_MODE_0000    288              4189   2904  FALL      16
I__230/I                                      Odrv4                          0              4189   2904  FALL       1
I__230/O                                      Odrv4                        372              4560   2904  FALL       1
I__231/I                                      Span4Mux_h                     0              4560   2904  FALL       1
I__231/O                                      Span4Mux_h                   316              4876   2904  FALL       1
I__233/I                                      Span4Mux_v                     0              4876   3275  FALL       1
I__233/O                                      Span4Mux_v                   372              5248   3275  FALL       1
I__235/I                                      LocalMux                       0              5248   3275  FALL       1
I__235/O                                      LocalMux                     309              5556   3275  FALL       1
I__236/I                                      CEMux                          0              5556   3275  FALL       1
I__236/O                                      CEMux                        554              6110   3275  FALL       1
pulse_counter.internal_count__i3_LC_1_7_3/ce  LogicCell40_SEQ_MODE_1000      0              6110   3275  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i3_LC_1_7_3/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i2_LC_1_7_2/ce
Capture Clock    : pulse_counter.internal_count__i2_LC_1_7_2/clk
Hold Constraint  : 0p
Path slack       : 3275p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2735
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6110
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__759/I                                      LocalMux                       0              3375   1066  FALL       1
I__759/O                                      LocalMux                     309              3684   1066  FALL       1
I__766/I                                      InMux                          0              3684   2904  FALL       1
I__766/O                                      InMux                        217              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/in3                         LogicCell40_SEQ_MODE_0000      0              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/lcout                       LogicCell40_SEQ_MODE_0000    288              4189   2904  FALL      16
I__230/I                                      Odrv4                          0              4189   2904  FALL       1
I__230/O                                      Odrv4                        372              4560   2904  FALL       1
I__231/I                                      Span4Mux_h                     0              4560   2904  FALL       1
I__231/O                                      Span4Mux_h                   316              4876   2904  FALL       1
I__233/I                                      Span4Mux_v                     0              4876   3275  FALL       1
I__233/O                                      Span4Mux_v                   372              5248   3275  FALL       1
I__235/I                                      LocalMux                       0              5248   3275  FALL       1
I__235/O                                      LocalMux                     309              5556   3275  FALL       1
I__236/I                                      CEMux                          0              5556   3275  FALL       1
I__236/O                                      CEMux                        554              6110   3275  FALL       1
pulse_counter.internal_count__i2_LC_1_7_2/ce  LogicCell40_SEQ_MODE_1000      0              6110   3275  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i2_LC_1_7_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i1_LC_1_7_1/ce
Capture Clock    : pulse_counter.internal_count__i1_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 3275p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2735
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6110
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__759/I                                      LocalMux                       0              3375   1066  FALL       1
I__759/O                                      LocalMux                     309              3684   1066  FALL       1
I__766/I                                      InMux                          0              3684   2904  FALL       1
I__766/O                                      InMux                        217              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/in3                         LogicCell40_SEQ_MODE_0000      0              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/lcout                       LogicCell40_SEQ_MODE_0000    288              4189   2904  FALL      16
I__230/I                                      Odrv4                          0              4189   2904  FALL       1
I__230/O                                      Odrv4                        372              4560   2904  FALL       1
I__231/I                                      Span4Mux_h                     0              4560   2904  FALL       1
I__231/O                                      Span4Mux_h                   316              4876   2904  FALL       1
I__233/I                                      Span4Mux_v                     0              4876   3275  FALL       1
I__233/O                                      Span4Mux_v                   372              5248   3275  FALL       1
I__235/I                                      LocalMux                       0              5248   3275  FALL       1
I__235/O                                      LocalMux                     309              5556   3275  FALL       1
I__236/I                                      CEMux                          0              5556   3275  FALL       1
I__236/O                                      CEMux                        554              6110   3275  FALL       1
pulse_counter.internal_count__i1_LC_1_7_1/ce  LogicCell40_SEQ_MODE_1000      0              6110   3275  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i1_LC_1_7_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_signal_19_LC_2_9_7/lcout
Path End         : pulse_counter.internal_count__i0_LC_1_7_0/ce
Capture Clock    : pulse_counter.internal_count__i0_LC_1_7_0/clk
Hold Constraint  : 0p
Path slack       : 3275p

Capture Clock Arrival Time (top|laser_pulse:R#1)      0
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
------------------------------------------------   ---- 
End-of-path required time (ps)                     2835

Launch Clock Arrival Time (top|laser_pulse:R#1)      0
+ Launch Clock Source Latency                        0
+ Launch Clock Path Delay                         2835
+ Clock To Q                                       540
+ Data Path Delay                                 2735
-----------------------------------------------   ---- 
End-of-path arrival time (ps)                     6110
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__357/I                                           ClkMux                         0              2527  RISE       1
I__357/O                                           ClkMux                       309              2835  RISE       1
reset_signal_19_LC_2_9_7/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_signal_19_LC_2_9_7/lcout                LogicCell40_SEQ_MODE_1000    540              3375   1066  FALL      42
I__759/I                                      LocalMux                       0              3375   1066  FALL       1
I__759/O                                      LocalMux                     309              3684   1066  FALL       1
I__766/I                                      InMux                          0              3684   2904  FALL       1
I__766/O                                      InMux                        217              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/in3                         LogicCell40_SEQ_MODE_0000      0              3901   2904  FALL       1
i1_3_lut_LC_1_9_6/lcout                       LogicCell40_SEQ_MODE_0000    288              4189   2904  FALL      16
I__230/I                                      Odrv4                          0              4189   2904  FALL       1
I__230/O                                      Odrv4                        372              4560   2904  FALL       1
I__231/I                                      Span4Mux_h                     0              4560   2904  FALL       1
I__231/O                                      Span4Mux_h                   316              4876   2904  FALL       1
I__233/I                                      Span4Mux_v                     0              4876   3275  FALL       1
I__233/O                                      Span4Mux_v                   372              5248   3275  FALL       1
I__235/I                                      LocalMux                       0              5248   3275  FALL       1
I__235/O                                      LocalMux                     309              5556   3275  FALL       1
I__236/I                                      CEMux                          0              5556   3275  FALL       1
I__236/O                                      CEMux                        554              6110   3275  FALL       1
pulse_counter.internal_count__i0_LC_1_7_0/ce  LogicCell40_SEQ_MODE_1000      0              6110   3275  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__358/I                                           ClkMux                         0              2527  RISE       1
I__358/O                                           ClkMux                       309              2835  RISE       1
pulse_counter.internal_count__i0_LC_1_7_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_data
Path End         : row_sr.shifted_data_i0_LC_5_6_3/in0
Capture Clock    : row_sr.shifted_data_i0_LC_5_6_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3231
---------------------------------------   ---- 
End-of-path arrival time (ps)             3231
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_data                              top                            0                 0   +INF  RISE       1
sr_data_pad_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
sr_data_pad_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
sr_data_pad_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_data_pad_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__613/I                             Odrv12                         0               973   +INF  FALL       1
I__613/O                             Odrv12                       540              1513   +INF  FALL       1
I__614/I                             Sp12to4                        0              1513   +INF  FALL       1
I__614/O                             Sp12to4                      449              1962   +INF  FALL       1
I__615/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__615/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__616/I                             Span4Mux_v                     0              2333   +INF  FALL       1
I__616/O                             Span4Mux_v                   372              2705   +INF  FALL       1
I__617/I                             LocalMux                       0              2705   +INF  FALL       1
I__617/O                             LocalMux                     309              3014   +INF  FALL       1
I__619/I                             InMux                          0              3014   +INF  FALL       1
I__619/O                             InMux                        217              3231   +INF  FALL       1
row_sr.shifted_data_i0_LC_5_6_3/in0  LogicCell40_SEQ_MODE_1000      0              3231   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1051/I                                     ClkMux                         0              2527  RISE       1
I__1051/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i0_LC_5_6_3/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_data
Path End         : divider_sr.shifted_data_i0_LC_5_10_3/in1
Capture Clock    : divider_sr.shifted_data_i0_LC_5_10_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3553
---------------------------------------   ---- 
End-of-path arrival time (ps)             3553
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_data                                   top                            0                 0   +INF  FALL       1
sr_data_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  FALL       1
sr_data_pad_iopad/DOUT                    IO_PAD                       460               460   +INF  FALL       1
sr_data_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_data_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__613/I                                  Odrv12                         0               923   +INF  FALL       1
I__613/O                                  Odrv12                       540              1463   +INF  FALL       1
I__614/I                                  Sp12to4                        0              1463   +INF  FALL       1
I__614/O                                  Sp12to4                      449              1912   +INF  FALL       1
I__615/I                                  Span4Mux_v                     0              1912   +INF  FALL       1
I__615/O                                  Span4Mux_v                   372              2283   +INF  FALL       1
I__616/I                                  Span4Mux_v                     0              2283   +INF  FALL       1
I__616/O                                  Span4Mux_v                   372              2655   +INF  FALL       1
I__618/I                                  Span4Mux_v                     0              2655   +INF  FALL       1
I__618/O                                  Span4Mux_v                   372              3027   +INF  FALL       1
I__620/I                                  LocalMux                       0              3027   +INF  FALL       1
I__620/O                                  LocalMux                     309              3336   +INF  FALL       1
I__621/I                                  InMux                          0              3336   +INF  FALL       1
I__621/O                                  InMux                        217              3553   +INF  FALL       1
divider_sr.shifted_data_i0_LC_5_10_3/in1  LogicCell40_SEQ_MODE_1000      0              3553   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i0_LC_5_10_3/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i8_LC_7_9_0/in2
Capture Clock    : row_sr.shifted_data_i8_LC_7_9_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4213
---------------------------------------   ---- 
End-of-path arrival time (ps)             4213
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                             top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                             Odrv12                         0               973   +INF  FALL       1
I__419/O                             Odrv12                       540              1513   +INF  FALL       1
I__420/I                             Sp12to4                        0              1513   +INF  FALL       1
I__420/O                             Sp12to4                      449              1962   +INF  FALL       1
I__421/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__422/I                             LocalMux                       0              2333   +INF  FALL       1
I__422/O                             LocalMux                     309              2642   +INF  FALL       1
I__424/I                             InMux                          0              2642   +INF  FALL       1
I__424/O                             InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in3    LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_0000    288              3147   +INF  FALL      16
I__1067/I                            Odrv12                         0              3147   +INF  FALL       1
I__1067/O                            Odrv12                       540              3687   +INF  FALL       1
I__1070/I                            LocalMux                       0              3687   +INF  FALL       1
I__1070/O                            LocalMux                     309              3996   +INF  FALL       1
I__1074/I                            InMux                          0              3996   +INF  FALL       1
I__1074/O                            InMux                        217              4213   +INF  FALL       1
I__1083/I                            CascadeMux                     0              4213   +INF  FALL       1
I__1083/O                            CascadeMux                     0              4213   +INF  FALL       1
row_sr.shifted_data_i8_LC_7_9_0/in2  LogicCell40_SEQ_MODE_1000      0              4213   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1049/I                                     ClkMux                         0              2527  RISE       1
I__1049/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i8_LC_7_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i9_LC_7_9_7/in1
Capture Clock    : row_sr.shifted_data_i9_LC_7_9_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4163
---------------------------------------   ---- 
End-of-path arrival time (ps)             4163
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                             top                            0                 0   +INF  FALL       1
sr_reset_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
sr_reset_pad_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
sr_reset_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_reset_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__419/I                             Odrv12                         0               923   +INF  FALL       1
I__419/O                             Odrv12                       540              1463   +INF  FALL       1
I__420/I                             Sp12to4                        0              1463   +INF  FALL       1
I__420/O                             Sp12to4                      449              1912   +INF  FALL       1
I__421/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__421/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__422/I                             LocalMux                       0              2283   +INF  FALL       1
I__422/O                             LocalMux                     309              2592   +INF  FALL       1
I__424/I                             InMux                          0              2592   +INF  FALL       1
I__424/O                             InMux                        217              2810   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in3    LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_0000    288              3097   +INF  FALL      16
I__1067/I                            Odrv12                         0              3097   +INF  FALL       1
I__1067/O                            Odrv12                       540              3637   +INF  FALL       1
I__1070/I                            LocalMux                       0              3637   +INF  FALL       1
I__1070/O                            LocalMux                     309              3946   +INF  FALL       1
I__1075/I                            InMux                          0              3946   +INF  FALL       1
I__1075/O                            InMux                        217              4163   +INF  FALL       1
row_sr.shifted_data_i9_LC_7_9_7/in1  LogicCell40_SEQ_MODE_1000      0              4163   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1049/I                                     ClkMux                         0              2527  RISE       1
I__1049/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i9_LC_7_9_7/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : divide_enable
Path End         : output_state_20_LC_1_9_2/in2
Capture Clock    : output_state_20_LC_1_9_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|laser_pulse:R#1)    -INF
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2835
- Setup Time                                           0
------------------------------------------------   ----- 
End-of-path required time (ps)                      -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3199
---------------------------------------   ---- 
End-of-path arrival time (ps)             3199
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
divide_enable                          top                            0                 0   +INF  RISE       1
divide_enable_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
divide_enable_pad_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
divide_enable_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
divide_enable_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__237/I                               Odrv12                         0              1053   +INF  FALL       1
I__237/O                               Odrv12                       540              1593   +INF  FALL       1
I__238/I                               Span12Mux_v                    0              1593   +INF  FALL       1
I__238/O                               Span12Mux_v                  540              2133   +INF  FALL       1
I__239/I                               Span12Mux_h                    0              2133   +INF  FALL       1
I__239/O                               Span12Mux_h                  540              2673   +INF  FALL       1
I__240/I                               LocalMux                       0              2673   +INF  FALL       1
I__240/O                               LocalMux                     309              2982   +INF  FALL       1
I__242/I                               InMux                          0              2982   +INF  FALL       1
I__242/O                               InMux                        217              3199   +INF  FALL       1
I__243/I                               CascadeMux                     0              3199   +INF  FALL       1
I__243/O                               CascadeMux                     0              3199   +INF  FALL       1
output_state_20_LC_1_9_2/in2           LogicCell40_SEQ_MODE_1000      0              3199   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
laser_pulse                                        top                            0                 0  RISE       1
laser_pulse_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
laser_pulse_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
laser_pulse_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
laser_pulse_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__353/I                                           gio2CtrlBuf                    0              2372  RISE       1
I__353/O                                           gio2CtrlBuf                    0              2372  RISE       1
I__354/I                                           GlobalMux                      0              2372  RISE       1
I__354/O                                           GlobalMux                    154              2527  RISE       1
I__355/I                                           ClkMux                         0              2527  RISE       1
I__355/O                                           ClkMux                       309              2835  RISE       1
output_state_20_LC_1_9_2/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i14_LC_3_10_2/in2
Capture Clock    : divider_sr.shifted_data_i14_LC_3_10_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3505
---------------------------------------   ---- 
End-of-path arrival time (ps)             3505
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                 top                            0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/DOUT                  IO_PAD                       510               510   +INF  RISE       1
sr_sel_div_pad_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_div_pad_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__428/I                                   Odrv12                         0               973   +INF  FALL       1
I__428/O                                   Odrv12                       540              1513   +INF  FALL       1
I__429/I                                   Span12Mux_v                    0              1513   +INF  FALL       1
I__429/O                                   Span12Mux_v                  540              2053   +INF  FALL       1
I__430/I                                   Span12Mux_h                    0              2053   +INF  FALL       1
I__430/O                                   Span12Mux_h                  540              2593   +INF  FALL       1
I__431/I                                   LocalMux                       0              2593   +INF  FALL       1
I__431/O                                   LocalMux                     309              2902   +INF  FALL       1
I__432/I                                   InMux                          0              2902   +INF  FALL       1
I__432/O                                   InMux                        217              3119   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in0               LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/ltout             LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL       1
I__434/I                                   CascadeMux                     0              3505   +INF  FALL       1
I__434/O                                   CascadeMux                     0              3505   +INF  FALL       1
divider_sr.shifted_data_i14_LC_3_10_2/in2  LogicCell40_SEQ_MODE_1000      0              3505   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i14_LC_3_10_2/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i11_LC_3_10_0/in2
Capture Clock    : divider_sr.shifted_data_i11_LC_3_10_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3981
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                 top                            0                 0   +INF  FALL       1
sr_sel_div_pad_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
sr_sel_div_pad_iopad/DOUT                  IO_PAD                       460               460   +INF  FALL       1
sr_sel_div_pad_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_sel_div_pad_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__428/I                                   Odrv12                         0               923   +INF  FALL       1
I__428/O                                   Odrv12                       540              1463   +INF  FALL       1
I__429/I                                   Span12Mux_v                    0              1463   +INF  FALL       1
I__429/O                                   Span12Mux_v                  540              2003   +INF  FALL       1
I__430/I                                   Span12Mux_h                    0              2003   +INF  FALL       1
I__430/O                                   Span12Mux_h                  540              2543   +INF  FALL       1
I__431/I                                   LocalMux                       0              2543   +INF  FALL       1
I__431/O                                   LocalMux                     309              2852   +INF  FALL       1
I__432/I                                   InMux                          0              2852   +INF  FALL       1
I__432/O                                   InMux                        217              3069   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in0               LogicCell40_SEQ_MODE_0000      0              3069   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout             LogicCell40_SEQ_MODE_0000    386              3455   +INF  FALL      15
I__537/I                                   LocalMux                       0              3455   +INF  FALL       1
I__537/O                                   LocalMux                     309              3763   +INF  FALL       1
I__542/I                                   InMux                          0              3763   +INF  FALL       1
I__542/O                                   InMux                        217              3981   +INF  FALL       1
I__555/I                                   CascadeMux                     0              3981   +INF  FALL       1
I__555/O                                   CascadeMux                     0              3981   +INF  FALL       1
divider_sr.shifted_data_i11_LC_3_10_0/in2  LogicCell40_SEQ_MODE_1000      0              3981   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i11_LC_3_10_0/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i11_LC_6_10_2/in2
Capture Clock    : row_sr.shifted_data_i11_LC_6_10_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4508
---------------------------------------   ---- 
End-of-path arrival time (ps)             4508
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                             top                            0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
sr_sel_row_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_row_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__435/I                               Odrv12                         0               973   +INF  FALL       1
I__435/O                               Odrv12                       540              1513   +INF  FALL       1
I__436/I                               Sp12to4                        0              1513   +INF  FALL       1
I__436/O                               Sp12to4                      449              1962   +INF  FALL       1
I__437/I                               Span4Mux_v                     0              1962   +INF  FALL       1
I__437/O                               Span4Mux_v                   372              2333   +INF  FALL       1
I__438/I                               LocalMux                       0              2333   +INF  FALL       1
I__438/O                               LocalMux                     309              2642   +INF  FALL       1
I__439/I                               InMux                          0              2642   +INF  FALL       1
I__439/O                               InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in1      LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout    LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      16
I__1068/I                              Odrv4                          0              3238   +INF  FALL       1
I__1068/O                              Odrv4                        372              3610   +INF  FALL       1
I__1071/I                              Span4Mux_v                     0              3610   +INF  FALL       1
I__1071/O                              Span4Mux_v                   372              3982   +INF  FALL       1
I__1076/I                              LocalMux                       0              3982   +INF  FALL       1
I__1076/O                              LocalMux                     309              4290   +INF  FALL       1
I__1084/I                              InMux                          0              4290   +INF  FALL       1
I__1084/O                              InMux                        217              4508   +INF  FALL       1
I__1095/I                              CascadeMux                     0              4508   +INF  FALL       1
I__1095/O                              CascadeMux                     0              4508   +INF  FALL       1
row_sr.shifted_data_i11_LC_6_10_2/in2  LogicCell40_SEQ_MODE_1000      0              4508   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i11_LC_6_10_2/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i14_LC_6_10_6/in2
Capture Clock    : row_sr.shifted_data_i14_LC_6_10_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4458
---------------------------------------   ---- 
End-of-path arrival time (ps)             4458
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                             top                            0                 0   +INF  FALL       1
sr_sel_row_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
sr_sel_row_pad_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
sr_sel_row_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_sel_row_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__435/I                               Odrv12                         0               923   +INF  FALL       1
I__435/O                               Odrv12                       540              1463   +INF  FALL       1
I__436/I                               Sp12to4                        0              1463   +INF  FALL       1
I__436/O                               Sp12to4                      449              1912   +INF  FALL       1
I__437/I                               Span4Mux_v                     0              1912   +INF  FALL       1
I__437/O                               Span4Mux_v                   372              2283   +INF  FALL       1
I__438/I                               LocalMux                       0              2283   +INF  FALL       1
I__438/O                               LocalMux                     309              2592   +INF  FALL       1
I__439/I                               InMux                          0              2592   +INF  FALL       1
I__439/O                               InMux                        217              2810   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in1      LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout    LogicCell40_SEQ_MODE_0000    379              3188   +INF  FALL      16
I__1068/I                              Odrv4                          0              3188   +INF  FALL       1
I__1068/O                              Odrv4                        372              3560   +INF  FALL       1
I__1071/I                              Span4Mux_v                     0              3560   +INF  FALL       1
I__1071/O                              Span4Mux_v                   372              3932   +INF  FALL       1
I__1076/I                              LocalMux                       0              3932   +INF  FALL       1
I__1076/O                              LocalMux                     309              4240   +INF  FALL       1
I__1085/I                              InMux                          0              4240   +INF  FALL       1
I__1085/O                              InMux                        217              4458   +INF  FALL       1
I__1096/I                              CascadeMux                     0              4458   +INF  FALL       1
I__1096/O                              CascadeMux                     0              4458   +INF  FALL       1
row_sr.shifted_data_i14_LC_6_10_6/in2  LogicCell40_SEQ_MODE_1000      0              4458   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i14_LC_6_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i12_LC_3_10_5/in3
Capture Clock    : divider_sr.shifted_data_i12_LC_3_10_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4031
---------------------------------------   ---- 
End-of-path arrival time (ps)             4031
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                 top                            0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/DOUT                  IO_PAD                       510               510   +INF  RISE       1
sr_sel_div_pad_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_div_pad_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__428/I                                   Odrv12                         0               973   +INF  FALL       1
I__428/O                                   Odrv12                       540              1513   +INF  FALL       1
I__429/I                                   Span12Mux_v                    0              1513   +INF  FALL       1
I__429/O                                   Span12Mux_v                  540              2053   +INF  FALL       1
I__430/I                                   Span12Mux_h                    0              2053   +INF  FALL       1
I__430/O                                   Span12Mux_h                  540              2593   +INF  FALL       1
I__431/I                                   LocalMux                       0              2593   +INF  FALL       1
I__431/O                                   LocalMux                     309              2902   +INF  FALL       1
I__432/I                                   InMux                          0              2902   +INF  FALL       1
I__432/O                                   InMux                        217              3119   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in0               LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout             LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      15
I__537/I                                   LocalMux                       0              3505   +INF  FALL       1
I__537/O                                   LocalMux                     309              3813   +INF  FALL       1
I__543/I                                   InMux                          0              3813   +INF  FALL       1
I__543/O                                   InMux                        217              4031   +INF  FALL       1
divider_sr.shifted_data_i12_LC_3_10_5/in3  LogicCell40_SEQ_MODE_1000      0              4031   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i12_LC_3_10_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : output_state_I_0_21_2_lut_LC_1_10_6/lcout
Path End         : divided_pulse
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|divided_pulse_c:R#1)      0
+ Launch Clock Source Latency                            0
+ Data Path Delay                                     5000
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         5000
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
output_state_I_0_21_2_lut_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_0000      0                 0   COMP  RISE      18
I__734/I                                   Odrv12                         0                 0   +INF  RISE       1
I__734/O                                   Odrv12                       491               491   +INF  RISE       1
I__738/I                                   LocalMux                       0               491   +INF  RISE       1
I__738/O                                   LocalMux                     330               821   +INF  RISE       1
I__742/I                                   IoInMux                        0               821   +INF  RISE       1
I__742/O                                   IoInMux                      259              1080   +INF  RISE       1
divided_pulse_pad_preio/DOUT0              PRE_IO_PIN_TYPE_011001         0              1080   +INF  RISE       1
divided_pulse_pad_preio/PADOUT             PRE_IO_PIN_TYPE_011001      2006              3086   +INF  RISE       1
divided_pulse_pad_iopad/DIN                IO_PAD                         0              3086   +INF  RISE       1
divided_pulse_pad_iopad/PACKAGEPIN:out     IO_PAD                      1914              5000   +INF  RISE       1
divided_pulse                              top                            0              5000   +INF  RISE       1


++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i15_LC_3_10_4/in0
Capture Clock    : divider_sr.shifted_data_i15_LC_3_10_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3764
---------------------------------------   ---- 
End-of-path arrival time (ps)             3764
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                   top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT                    IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                                   Odrv12                         0               973   +INF  FALL       1
I__419/O                                   Odrv12                       540              1513   +INF  FALL       1
I__420/I                                   Sp12to4                        0              1513   +INF  FALL       1
I__420/O                                   Sp12to4                      449              1962   +INF  FALL       1
I__421/I                                   Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                                   Span4Mux_v                   372              2333   +INF  FALL       1
I__423/I                                   LocalMux                       0              2333   +INF  FALL       1
I__423/O                                   LocalMux                     309              2642   +INF  FALL       1
I__426/I                                   InMux                          0              2642   +INF  FALL       1
I__426/O                                   InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in1               LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout             LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      15
I__537/I                                   LocalMux                       0              3238   +INF  FALL       1
I__537/O                                   LocalMux                     309              3547   +INF  FALL       1
I__544/I                                   InMux                          0              3547   +INF  FALL       1
I__544/O                                   InMux                        217              3764   +INF  FALL       1
divider_sr.shifted_data_i15_LC_3_10_4/in0  LogicCell40_SEQ_MODE_1000      0              3764   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i15_LC_3_10_4/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i13_LC_3_10_6/in1
Capture Clock    : divider_sr.shifted_data_i13_LC_3_10_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3714
---------------------------------------   ---- 
End-of-path arrival time (ps)             3714
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                   top                            0                 0   +INF  FALL       1
sr_reset_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  FALL       1
sr_reset_pad_iopad/DOUT                    IO_PAD                       460               460   +INF  FALL       1
sr_reset_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_reset_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__419/I                                   Odrv12                         0               923   +INF  FALL       1
I__419/O                                   Odrv12                       540              1463   +INF  FALL       1
I__420/I                                   Sp12to4                        0              1463   +INF  FALL       1
I__420/O                                   Sp12to4                      449              1912   +INF  FALL       1
I__421/I                                   Span4Mux_v                     0              1912   +INF  FALL       1
I__421/O                                   Span4Mux_v                   372              2283   +INF  FALL       1
I__423/I                                   LocalMux                       0              2283   +INF  FALL       1
I__423/O                                   LocalMux                     309              2592   +INF  FALL       1
I__426/I                                   InMux                          0              2592   +INF  FALL       1
I__426/O                                   InMux                        217              2810   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in1               LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout             LogicCell40_SEQ_MODE_0000    379              3188   +INF  FALL      15
I__538/I                                   LocalMux                       0              3188   +INF  FALL       1
I__538/O                                   LocalMux                     309              3497   +INF  FALL       1
I__545/I                                   InMux                          0              3497   +INF  FALL       1
I__545/O                                   InMux                        217              3714   +INF  FALL       1
divider_sr.shifted_data_i13_LC_3_10_6/in1  LogicCell40_SEQ_MODE_1000      0              3714   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i13_LC_3_10_6/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i8_LC_7_9_0/in0
Capture Clock    : row_sr.shifted_data_i8_LC_7_9_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4213
---------------------------------------   ---- 
End-of-path arrival time (ps)             4213
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                             top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                             Odrv12                         0               973   +INF  FALL       1
I__419/O                             Odrv12                       540              1513   +INF  FALL       1
I__420/I                             Sp12to4                        0              1513   +INF  FALL       1
I__420/O                             Sp12to4                      449              1962   +INF  FALL       1
I__421/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__422/I                             LocalMux                       0              2333   +INF  FALL       1
I__422/O                             LocalMux                     309              2642   +INF  FALL       1
I__425/I                             InMux                          0              2642   +INF  FALL       1
I__425/O                             InMux                        217              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in3        LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout      LogicCell40_SEQ_MODE_0000    288              3147   +INF  FALL      16
I__1109/I                            Odrv12                         0              3147   +INF  FALL       1
I__1109/O                            Odrv12                       540              3687   +INF  FALL       1
I__1112/I                            LocalMux                       0              3687   +INF  FALL       1
I__1112/O                            LocalMux                     309              3996   +INF  FALL       1
I__1117/I                            InMux                          0              3996   +INF  FALL       1
I__1117/O                            InMux                        217              4213   +INF  FALL       1
row_sr.shifted_data_i8_LC_7_9_0/in0  LogicCell40_SEQ_MODE_1000      0              4213   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1049/I                                     ClkMux                         0              2527  RISE       1
I__1049/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i8_LC_7_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i9_LC_7_9_7/in3
Capture Clock    : row_sr.shifted_data_i9_LC_7_9_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4163
---------------------------------------   ---- 
End-of-path arrival time (ps)             4163
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                             top                            0                 0   +INF  FALL       1
sr_reset_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
sr_reset_pad_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
sr_reset_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_reset_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__419/I                             Odrv12                         0               923   +INF  FALL       1
I__419/O                             Odrv12                       540              1463   +INF  FALL       1
I__420/I                             Sp12to4                        0              1463   +INF  FALL       1
I__420/O                             Sp12to4                      449              1912   +INF  FALL       1
I__421/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__421/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__422/I                             LocalMux                       0              2283   +INF  FALL       1
I__422/O                             LocalMux                     309              2592   +INF  FALL       1
I__425/I                             InMux                          0              2592   +INF  FALL       1
I__425/O                             InMux                        217              2810   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in3        LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout      LogicCell40_SEQ_MODE_0000    288              3097   +INF  FALL      16
I__1109/I                            Odrv12                         0              3097   +INF  FALL       1
I__1109/O                            Odrv12                       540              3637   +INF  FALL       1
I__1112/I                            LocalMux                       0              3637   +INF  FALL       1
I__1112/O                            LocalMux                     309              3946   +INF  FALL       1
I__1118/I                            InMux                          0              3946   +INF  FALL       1
I__1118/O                            InMux                        217              4163   +INF  FALL       1
row_sr.shifted_data_i9_LC_7_9_7/in3  LogicCell40_SEQ_MODE_1000      0              4163   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1049/I                                     ClkMux                         0              2527  RISE       1
I__1049/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i9_LC_7_9_7/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i15_LC_3_10_4/in2
Capture Clock    : divider_sr.shifted_data_i15_LC_3_10_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3238
---------------------------------------   ---- 
End-of-path arrival time (ps)             3238
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                   top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT                    IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                                   Odrv12                         0               973   +INF  FALL       1
I__419/O                                   Odrv12                       540              1513   +INF  FALL       1
I__420/I                                   Sp12to4                        0              1513   +INF  FALL       1
I__420/O                                   Sp12to4                      449              1962   +INF  FALL       1
I__421/I                                   Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                                   Span4Mux_v                   372              2333   +INF  FALL       1
I__423/I                                   LocalMux                       0              2333   +INF  FALL       1
I__423/O                                   LocalMux                     309              2642   +INF  FALL       1
I__427/I                                   InMux                          0              2642   +INF  FALL       1
I__427/O                                   InMux                        217              2860   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in1             LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/ltout           LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL       1
I__418/I                                   CascadeMux                     0              3238   +INF  FALL       1
I__418/O                                   CascadeMux                     0              3238   +INF  FALL       1
divider_sr.shifted_data_i15_LC_3_10_4/in2  LogicCell40_SEQ_MODE_1000      0              3238   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i15_LC_3_10_4/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i11_LC_3_10_0/in0
Capture Clock    : divider_sr.shifted_data_i11_LC_3_10_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3764
---------------------------------------   ---- 
End-of-path arrival time (ps)             3764
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                   top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT                    IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                                   Odrv12                         0               973   +INF  FALL       1
I__419/O                                   Odrv12                       540              1513   +INF  FALL       1
I__420/I                                   Sp12to4                        0              1513   +INF  FALL       1
I__420/O                                   Sp12to4                      449              1962   +INF  FALL       1
I__421/I                                   Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                                   Span4Mux_v                   372              2333   +INF  FALL       1
I__423/I                                   LocalMux                       0              2333   +INF  FALL       1
I__423/O                                   LocalMux                     309              2642   +INF  FALL       1
I__427/I                                   InMux                          0              2642   +INF  FALL       1
I__427/O                                   InMux                        217              2860   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in1             LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout           LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      15
I__566/I                                   LocalMux                       0              3238   +INF  FALL       1
I__566/O                                   LocalMux                     309              3547   +INF  FALL       1
I__570/I                                   InMux                          0              3547   +INF  FALL       1
I__570/O                                   InMux                        217              3764   +INF  FALL       1
divider_sr.shifted_data_i11_LC_3_10_0/in0  LogicCell40_SEQ_MODE_1000      0              3764   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i11_LC_3_10_0/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i12_LC_3_10_5/in1
Capture Clock    : divider_sr.shifted_data_i12_LC_3_10_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3714
---------------------------------------   ---- 
End-of-path arrival time (ps)             3714
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                   top                            0                 0   +INF  FALL       1
sr_reset_pad_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  FALL       1
sr_reset_pad_iopad/DOUT                    IO_PAD                       460               460   +INF  FALL       1
sr_reset_pad_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_reset_pad_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__419/I                                   Odrv12                         0               923   +INF  FALL       1
I__419/O                                   Odrv12                       540              1463   +INF  FALL       1
I__420/I                                   Sp12to4                        0              1463   +INF  FALL       1
I__420/O                                   Sp12to4                      449              1912   +INF  FALL       1
I__421/I                                   Span4Mux_v                     0              1912   +INF  FALL       1
I__421/O                                   Span4Mux_v                   372              2283   +INF  FALL       1
I__423/I                                   LocalMux                       0              2283   +INF  FALL       1
I__423/O                                   LocalMux                     309              2592   +INF  FALL       1
I__427/I                                   InMux                          0              2592   +INF  FALL       1
I__427/O                                   InMux                        217              2810   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in1             LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout           LogicCell40_SEQ_MODE_0000    379              3188   +INF  FALL      15
I__566/I                                   LocalMux                       0              3188   +INF  FALL       1
I__566/O                                   LocalMux                     309              3497   +INF  FALL       1
I__571/I                                   InMux                          0              3497   +INF  FALL       1
I__571/O                                   InMux                        217              3714   +INF  FALL       1
divider_sr.shifted_data_i12_LC_3_10_5/in1  LogicCell40_SEQ_MODE_1000      0              3714   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i12_LC_3_10_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i13_LC_3_10_6/in2
Capture Clock    : divider_sr.shifted_data_i13_LC_3_10_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4031
---------------------------------------   ---- 
End-of-path arrival time (ps)             4031
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                 top                            0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/DOUT                  IO_PAD                       510               510   +INF  RISE       1
sr_sel_div_pad_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_div_pad_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__428/I                                   Odrv12                         0               973   +INF  FALL       1
I__428/O                                   Odrv12                       540              1513   +INF  FALL       1
I__429/I                                   Span12Mux_v                    0              1513   +INF  FALL       1
I__429/O                                   Span12Mux_v                  540              2053   +INF  FALL       1
I__430/I                                   Span12Mux_h                    0              2053   +INF  FALL       1
I__430/O                                   Span12Mux_h                  540              2593   +INF  FALL       1
I__431/I                                   LocalMux                       0              2593   +INF  FALL       1
I__431/O                                   LocalMux                     309              2902   +INF  FALL       1
I__433/I                                   InMux                          0              2902   +INF  FALL       1
I__433/O                                   InMux                        217              3119   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in0             LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout           LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      15
I__566/I                                   LocalMux                       0              3505   +INF  FALL       1
I__566/O                                   LocalMux                     309              3813   +INF  FALL       1
I__572/I                                   InMux                          0              3813   +INF  FALL       1
I__572/O                                   InMux                        217              4031   +INF  FALL       1
I__582/I                                   CascadeMux                     0              4031   +INF  FALL       1
I__582/O                                   CascadeMux                     0              4031   +INF  FALL       1
divider_sr.shifted_data_i13_LC_3_10_6/in2  LogicCell40_SEQ_MODE_1000      0              4031   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i13_LC_3_10_6/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i14_LC_3_10_2/in0
Capture Clock    : divider_sr.shifted_data_i14_LC_3_10_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3981
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                 top                            0                 0   +INF  FALL       1
sr_sel_div_pad_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
sr_sel_div_pad_iopad/DOUT                  IO_PAD                       460               460   +INF  FALL       1
sr_sel_div_pad_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_sel_div_pad_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__428/I                                   Odrv12                         0               923   +INF  FALL       1
I__428/O                                   Odrv12                       540              1463   +INF  FALL       1
I__429/I                                   Span12Mux_v                    0              1463   +INF  FALL       1
I__429/O                                   Span12Mux_v                  540              2003   +INF  FALL       1
I__430/I                                   Span12Mux_h                    0              2003   +INF  FALL       1
I__430/O                                   Span12Mux_h                  540              2543   +INF  FALL       1
I__431/I                                   LocalMux                       0              2543   +INF  FALL       1
I__431/O                                   LocalMux                     309              2852   +INF  FALL       1
I__433/I                                   InMux                          0              2852   +INF  FALL       1
I__433/O                                   InMux                        217              3069   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in0             LogicCell40_SEQ_MODE_0000      0              3069   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout           LogicCell40_SEQ_MODE_0000    386              3455   +INF  FALL      15
I__566/I                                   LocalMux                       0              3455   +INF  FALL       1
I__566/O                                   LocalMux                     309              3763   +INF  FALL       1
I__573/I                                   InMux                          0              3763   +INF  FALL       1
I__573/O                                   InMux                        217              3981   +INF  FALL       1
divider_sr.shifted_data_i14_LC_3_10_2/in0  LogicCell40_SEQ_MODE_1000      0              3981   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1043/I                                     ClkMux                         0              2527  RISE       1
I__1043/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i14_LC_3_10_2/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i11_LC_6_10_2/in0
Capture Clock    : row_sr.shifted_data_i11_LC_6_10_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4508
---------------------------------------   ---- 
End-of-path arrival time (ps)             4508
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                             top                            0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
sr_sel_row_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_row_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__435/I                               Odrv12                         0               973   +INF  FALL       1
I__435/O                               Odrv12                       540              1513   +INF  FALL       1
I__436/I                               Sp12to4                        0              1513   +INF  FALL       1
I__436/O                               Sp12to4                      449              1962   +INF  FALL       1
I__437/I                               Span4Mux_v                     0              1962   +INF  FALL       1
I__437/O                               Span4Mux_v                   372              2333   +INF  FALL       1
I__438/I                               LocalMux                       0              2333   +INF  FALL       1
I__438/O                               LocalMux                     309              2642   +INF  FALL       1
I__440/I                               InMux                          0              2642   +INF  FALL       1
I__440/O                               InMux                        217              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in1          LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout        LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      16
I__1110/I                              Odrv4                          0              3238   +INF  FALL       1
I__1110/O                              Odrv4                        372              3610   +INF  FALL       1
I__1113/I                              Span4Mux_v                     0              3610   +INF  FALL       1
I__1113/O                              Span4Mux_v                   372              3982   +INF  FALL       1
I__1119/I                              LocalMux                       0              3982   +INF  FALL       1
I__1119/O                              LocalMux                     309              4290   +INF  FALL       1
I__1126/I                              InMux                          0              4290   +INF  FALL       1
I__1126/O                              InMux                        217              4508   +INF  FALL       1
row_sr.shifted_data_i11_LC_6_10_2/in0  LogicCell40_SEQ_MODE_1000      0              4508   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i11_LC_6_10_2/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i14_LC_6_10_6/in0
Capture Clock    : row_sr.shifted_data_i14_LC_6_10_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4458
---------------------------------------   ---- 
End-of-path arrival time (ps)             4458
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                             top                            0                 0   +INF  FALL       1
sr_sel_row_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
sr_sel_row_pad_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
sr_sel_row_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_sel_row_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__435/I                               Odrv12                         0               923   +INF  FALL       1
I__435/O                               Odrv12                       540              1463   +INF  FALL       1
I__436/I                               Sp12to4                        0              1463   +INF  FALL       1
I__436/O                               Sp12to4                      449              1912   +INF  FALL       1
I__437/I                               Span4Mux_v                     0              1912   +INF  FALL       1
I__437/O                               Span4Mux_v                   372              2283   +INF  FALL       1
I__438/I                               LocalMux                       0              2283   +INF  FALL       1
I__438/O                               LocalMux                     309              2592   +INF  FALL       1
I__440/I                               InMux                          0              2592   +INF  FALL       1
I__440/O                               InMux                        217              2810   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in1          LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout        LogicCell40_SEQ_MODE_0000    379              3188   +INF  FALL      16
I__1110/I                              Odrv4                          0              3188   +INF  FALL       1
I__1110/O                              Odrv4                        372              3560   +INF  FALL       1
I__1113/I                              Span4Mux_v                     0              3560   +INF  FALL       1
I__1113/O                              Span4Mux_v                   372              3932   +INF  FALL       1
I__1119/I                              LocalMux                       0              3932   +INF  FALL       1
I__1119/O                              LocalMux                     309              4240   +INF  FALL       1
I__1127/I                              InMux                          0              4240   +INF  FALL       1
I__1127/O                              InMux                        217              4458   +INF  FALL       1
row_sr.shifted_data_i14_LC_6_10_6/in0  LogicCell40_SEQ_MODE_1000      0              4458   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i14_LC_6_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i10_LC_3_11_5/in2
Capture Clock    : divider_sr.shifted_data_i10_LC_3_11_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4031
---------------------------------------   ---- 
End-of-path arrival time (ps)             4031
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                 top                            0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/DOUT                  IO_PAD                       510               510   +INF  RISE       1
sr_sel_div_pad_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_div_pad_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__428/I                                   Odrv12                         0               973   +INF  FALL       1
I__428/O                                   Odrv12                       540              1513   +INF  FALL       1
I__429/I                                   Span12Mux_v                    0              1513   +INF  FALL       1
I__429/O                                   Span12Mux_v                  540              2053   +INF  FALL       1
I__430/I                                   Span12Mux_h                    0              2053   +INF  FALL       1
I__430/O                                   Span12Mux_h                  540              2593   +INF  FALL       1
I__431/I                                   LocalMux                       0              2593   +INF  FALL       1
I__431/O                                   LocalMux                     309              2902   +INF  FALL       1
I__432/I                                   InMux                          0              2902   +INF  FALL       1
I__432/O                                   InMux                        217              3119   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in0               LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout             LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      15
I__539/I                                   LocalMux                       0              3505   +INF  FALL       1
I__539/O                                   LocalMux                     309              3813   +INF  FALL       1
I__546/I                                   InMux                          0              3813   +INF  FALL       1
I__546/O                                   InMux                        217              4031   +INF  FALL       1
I__556/I                                   CascadeMux                     0              4031   +INF  FALL       1
I__556/O                                   CascadeMux                     0              4031   +INF  FALL       1
divider_sr.shifted_data_i10_LC_3_11_5/in2  LogicCell40_SEQ_MODE_1000      0              4031   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i10_LC_3_11_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i5_LC_3_11_6/in1
Capture Clock    : divider_sr.shifted_data_i5_LC_3_11_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3764
---------------------------------------   ---- 
End-of-path arrival time (ps)             3764
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                  top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                                  Odrv12                         0               973   +INF  FALL       1
I__419/O                                  Odrv12                       540              1513   +INF  FALL       1
I__420/I                                  Sp12to4                        0              1513   +INF  FALL       1
I__420/O                                  Sp12to4                      449              1962   +INF  FALL       1
I__421/I                                  Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                                  Span4Mux_v                   372              2333   +INF  FALL       1
I__423/I                                  LocalMux                       0              2333   +INF  FALL       1
I__423/O                                  LocalMux                     309              2642   +INF  FALL       1
I__426/I                                  InMux                          0              2642   +INF  FALL       1
I__426/O                                  InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in1              LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout            LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      15
I__539/I                                  LocalMux                       0              3238   +INF  FALL       1
I__539/O                                  LocalMux                     309              3547   +INF  FALL       1
I__547/I                                  InMux                          0              3547   +INF  FALL       1
I__547/O                                  InMux                        217              3764   +INF  FALL       1
divider_sr.shifted_data_i5_LC_3_11_6/in1  LogicCell40_SEQ_MODE_1000      0              3764   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i5_LC_3_11_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i6_LC_3_11_1/in2
Capture Clock    : divider_sr.shifted_data_i6_LC_3_11_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3714
---------------------------------------   ---- 
End-of-path arrival time (ps)             3714
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                  top                            0                 0   +INF  FALL       1
sr_reset_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
sr_reset_pad_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
sr_reset_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_reset_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__419/I                                  Odrv12                         0               923   +INF  FALL       1
I__419/O                                  Odrv12                       540              1463   +INF  FALL       1
I__420/I                                  Sp12to4                        0              1463   +INF  FALL       1
I__420/O                                  Sp12to4                      449              1912   +INF  FALL       1
I__421/I                                  Span4Mux_v                     0              1912   +INF  FALL       1
I__421/O                                  Span4Mux_v                   372              2283   +INF  FALL       1
I__423/I                                  LocalMux                       0              2283   +INF  FALL       1
I__423/O                                  LocalMux                     309              2592   +INF  FALL       1
I__426/I                                  InMux                          0              2592   +INF  FALL       1
I__426/O                                  InMux                        217              2810   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in1              LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout            LogicCell40_SEQ_MODE_0000    379              3188   +INF  FALL      15
I__539/I                                  LocalMux                       0              3188   +INF  FALL       1
I__539/O                                  LocalMux                     309              3497   +INF  FALL       1
I__548/I                                  InMux                          0              3497   +INF  FALL       1
I__548/O                                  InMux                        217              3714   +INF  FALL       1
I__557/I                                  CascadeMux                     0              3714   +INF  FALL       1
I__557/O                                  CascadeMux                     0              3714   +INF  FALL       1
divider_sr.shifted_data_i6_LC_3_11_1/in2  LogicCell40_SEQ_MODE_1000      0              3714   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i6_LC_3_11_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i7_LC_3_11_7/in0
Capture Clock    : divider_sr.shifted_data_i7_LC_3_11_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3981
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                top                            0                 0   +INF  FALL       1
sr_sel_div_pad_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  FALL       1
sr_sel_div_pad_iopad/DOUT                 IO_PAD                       460               460   +INF  FALL       1
sr_sel_div_pad_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_sel_div_pad_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__428/I                                  Odrv12                         0               923   +INF  FALL       1
I__428/O                                  Odrv12                       540              1463   +INF  FALL       1
I__429/I                                  Span12Mux_v                    0              1463   +INF  FALL       1
I__429/O                                  Span12Mux_v                  540              2003   +INF  FALL       1
I__430/I                                  Span12Mux_h                    0              2003   +INF  FALL       1
I__430/O                                  Span12Mux_h                  540              2543   +INF  FALL       1
I__431/I                                  LocalMux                       0              2543   +INF  FALL       1
I__431/O                                  LocalMux                     309              2852   +INF  FALL       1
I__432/I                                  InMux                          0              2852   +INF  FALL       1
I__432/O                                  InMux                        217              3069   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in0              LogicCell40_SEQ_MODE_0000      0              3069   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout            LogicCell40_SEQ_MODE_0000    386              3455   +INF  FALL      15
I__539/I                                  LocalMux                       0              3455   +INF  FALL       1
I__539/O                                  LocalMux                     309              3763   +INF  FALL       1
I__549/I                                  InMux                          0              3763   +INF  FALL       1
I__549/O                                  InMux                        217              3981   +INF  FALL       1
divider_sr.shifted_data_i7_LC_3_11_7/in0  LogicCell40_SEQ_MODE_1000      0              3981   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i7_LC_3_11_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i0_LC_5_10_3/in2
Capture Clock    : divider_sr.shifted_data_i0_LC_5_10_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4571
---------------------------------------   ---- 
End-of-path arrival time (ps)             4571
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                top                            0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
sr_sel_div_pad_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_div_pad_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__428/I                                  Odrv12                         0               973   +INF  FALL       1
I__428/O                                  Odrv12                       540              1513   +INF  FALL       1
I__429/I                                  Span12Mux_v                    0              1513   +INF  FALL       1
I__429/O                                  Span12Mux_v                  540              2053   +INF  FALL       1
I__430/I                                  Span12Mux_h                    0              2053   +INF  FALL       1
I__430/O                                  Span12Mux_h                  540              2593   +INF  FALL       1
I__431/I                                  LocalMux                       0              2593   +INF  FALL       1
I__431/O                                  LocalMux                     309              2902   +INF  FALL       1
I__432/I                                  InMux                          0              2902   +INF  FALL       1
I__432/O                                  InMux                        217              3119   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in0              LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout            LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      15
I__540/I                                  Odrv12                         0              3505   +INF  FALL       1
I__540/O                                  Odrv12                       540              4045   +INF  FALL       1
I__552/I                                  LocalMux                       0              4045   +INF  FALL       1
I__552/O                                  LocalMux                     309              4353   +INF  FALL       1
I__558/I                                  InMux                          0              4353   +INF  FALL       1
I__558/O                                  InMux                        217              4571   +INF  FALL       1
I__563/I                                  CascadeMux                     0              4571   +INF  FALL       1
I__563/O                                  CascadeMux                     0              4571   +INF  FALL       1
divider_sr.shifted_data_i0_LC_5_10_3/in2  LogicCell40_SEQ_MODE_1000      0              4571   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i0_LC_5_10_3/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i1_LC_5_10_2/in3
Capture Clock    : divider_sr.shifted_data_i1_LC_5_10_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4304
---------------------------------------   ---- 
End-of-path arrival time (ps)             4304
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                  top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                                  Odrv12                         0               973   +INF  FALL       1
I__419/O                                  Odrv12                       540              1513   +INF  FALL       1
I__420/I                                  Sp12to4                        0              1513   +INF  FALL       1
I__420/O                                  Sp12to4                      449              1962   +INF  FALL       1
I__421/I                                  Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                                  Span4Mux_v                   372              2333   +INF  FALL       1
I__423/I                                  LocalMux                       0              2333   +INF  FALL       1
I__423/O                                  LocalMux                     309              2642   +INF  FALL       1
I__426/I                                  InMux                          0              2642   +INF  FALL       1
I__426/O                                  InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in1              LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout            LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      15
I__540/I                                  Odrv12                         0              3238   +INF  FALL       1
I__540/O                                  Odrv12                       540              3778   +INF  FALL       1
I__552/I                                  LocalMux                       0              3778   +INF  FALL       1
I__552/O                                  LocalMux                     309              4087   +INF  FALL       1
I__559/I                                  InMux                          0              4087   +INF  FALL       1
I__559/O                                  InMux                        217              4304   +INF  FALL       1
divider_sr.shifted_data_i1_LC_5_10_2/in3  LogicCell40_SEQ_MODE_1000      0              4304   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i1_LC_5_10_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i2_LC_5_10_6/in0
Capture Clock    : divider_sr.shifted_data_i2_LC_5_10_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4254
---------------------------------------   ---- 
End-of-path arrival time (ps)             4254
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                  top                            0                 0   +INF  FALL       1
sr_reset_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
sr_reset_pad_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
sr_reset_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_reset_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__419/I                                  Odrv12                         0               923   +INF  FALL       1
I__419/O                                  Odrv12                       540              1463   +INF  FALL       1
I__420/I                                  Sp12to4                        0              1463   +INF  FALL       1
I__420/O                                  Sp12to4                      449              1912   +INF  FALL       1
I__421/I                                  Span4Mux_v                     0              1912   +INF  FALL       1
I__421/O                                  Span4Mux_v                   372              2283   +INF  FALL       1
I__423/I                                  LocalMux                       0              2283   +INF  FALL       1
I__423/O                                  LocalMux                     309              2592   +INF  FALL       1
I__426/I                                  InMux                          0              2592   +INF  FALL       1
I__426/O                                  InMux                        217              2810   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in1              LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout            LogicCell40_SEQ_MODE_0000    379              3188   +INF  FALL      15
I__540/I                                  Odrv12                         0              3188   +INF  FALL       1
I__540/O                                  Odrv12                       540              3728   +INF  FALL       1
I__553/I                                  LocalMux                       0              3728   +INF  FALL       1
I__553/O                                  LocalMux                     309              4037   +INF  FALL       1
I__560/I                                  InMux                          0              4037   +INF  FALL       1
I__560/O                                  InMux                        217              4254   +INF  FALL       1
divider_sr.shifted_data_i2_LC_5_10_6/in0  LogicCell40_SEQ_MODE_1000      0              4254   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i2_LC_5_10_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i3_LC_5_10_4/in0
Capture Clock    : divider_sr.shifted_data_i3_LC_5_10_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4521
---------------------------------------   ---- 
End-of-path arrival time (ps)             4521
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                top                            0                 0   +INF  FALL       1
sr_sel_div_pad_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  FALL       1
sr_sel_div_pad_iopad/DOUT                 IO_PAD                       460               460   +INF  FALL       1
sr_sel_div_pad_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_sel_div_pad_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__428/I                                  Odrv12                         0               923   +INF  FALL       1
I__428/O                                  Odrv12                       540              1463   +INF  FALL       1
I__429/I                                  Span12Mux_v                    0              1463   +INF  FALL       1
I__429/O                                  Span12Mux_v                  540              2003   +INF  FALL       1
I__430/I                                  Span12Mux_h                    0              2003   +INF  FALL       1
I__430/O                                  Span12Mux_h                  540              2543   +INF  FALL       1
I__431/I                                  LocalMux                       0              2543   +INF  FALL       1
I__431/O                                  LocalMux                     309              2852   +INF  FALL       1
I__432/I                                  InMux                          0              2852   +INF  FALL       1
I__432/O                                  InMux                        217              3069   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in0              LogicCell40_SEQ_MODE_0000      0              3069   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout            LogicCell40_SEQ_MODE_0000    386              3455   +INF  FALL      15
I__540/I                                  Odrv12                         0              3455   +INF  FALL       1
I__540/O                                  Odrv12                       540              3995   +INF  FALL       1
I__553/I                                  LocalMux                       0              3995   +INF  FALL       1
I__553/O                                  LocalMux                     309              4303   +INF  FALL       1
I__561/I                                  InMux                          0              4303   +INF  FALL       1
I__561/O                                  InMux                        217              4521   +INF  FALL       1
divider_sr.shifted_data_i3_LC_5_10_4/in0  LogicCell40_SEQ_MODE_1000      0              4521   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i3_LC_5_10_4/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i4_LC_5_11_7/in2
Capture Clock    : divider_sr.shifted_data_i4_LC_5_11_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4508
---------------------------------------   ---- 
End-of-path arrival time (ps)             4508
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                  top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                                  Odrv12                         0               973   +INF  FALL       1
I__419/O                                  Odrv12                       540              1513   +INF  FALL       1
I__420/I                                  Sp12to4                        0              1513   +INF  FALL       1
I__420/O                                  Sp12to4                      449              1962   +INF  FALL       1
I__421/I                                  Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                                  Span4Mux_v                   372              2333   +INF  FALL       1
I__423/I                                  LocalMux                       0              2333   +INF  FALL       1
I__423/O                                  LocalMux                     309              2642   +INF  FALL       1
I__426/I                                  InMux                          0              2642   +INF  FALL       1
I__426/O                                  InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in1              LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout            LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      15
I__541/I                                  Odrv4                          0              3238   +INF  FALL       1
I__541/O                                  Odrv4                        372              3610   +INF  FALL       1
I__554/I                                  Span4Mux_v                     0              3610   +INF  FALL       1
I__554/O                                  Span4Mux_v                   372              3982   +INF  FALL       1
I__562/I                                  LocalMux                       0              3982   +INF  FALL       1
I__562/O                                  LocalMux                     309              4290   +INF  FALL       1
I__564/I                                  InMux                          0              4290   +INF  FALL       1
I__564/O                                  InMux                        217              4508   +INF  FALL       1
I__565/I                                  CascadeMux                     0              4508   +INF  FALL       1
I__565/O                                  CascadeMux                     0              4508   +INF  FALL       1
divider_sr.shifted_data_i4_LC_5_11_7/in2  LogicCell40_SEQ_MODE_1000      0              4508   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1047/I                                     ClkMux                         0              2527  RISE       1
I__1047/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i4_LC_5_11_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i8_LC_3_11_0/in1
Capture Clock    : divider_sr.shifted_data_i8_LC_3_11_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4031
---------------------------------------   ---- 
End-of-path arrival time (ps)             4031
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                top                            0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
sr_sel_div_pad_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_div_pad_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__428/I                                  Odrv12                         0               973   +INF  FALL       1
I__428/O                                  Odrv12                       540              1513   +INF  FALL       1
I__429/I                                  Span12Mux_v                    0              1513   +INF  FALL       1
I__429/O                                  Span12Mux_v                  540              2053   +INF  FALL       1
I__430/I                                  Span12Mux_h                    0              2053   +INF  FALL       1
I__430/O                                  Span12Mux_h                  540              2593   +INF  FALL       1
I__431/I                                  LocalMux                       0              2593   +INF  FALL       1
I__431/O                                  LocalMux                     309              2902   +INF  FALL       1
I__432/I                                  InMux                          0              2902   +INF  FALL       1
I__432/O                                  InMux                        217              3119   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in0              LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout            LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      15
I__539/I                                  LocalMux                       0              3505   +INF  FALL       1
I__539/O                                  LocalMux                     309              3813   +INF  FALL       1
I__550/I                                  InMux                          0              3813   +INF  FALL       1
I__550/O                                  InMux                        217              4031   +INF  FALL       1
divider_sr.shifted_data_i8_LC_3_11_0/in1  LogicCell40_SEQ_MODE_1000      0              4031   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i8_LC_3_11_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i9_LC_3_11_2/in1
Capture Clock    : divider_sr.shifted_data_i9_LC_3_11_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4031
---------------------------------------   ---- 
End-of-path arrival time (ps)             4031
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                top                            0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
sr_sel_div_pad_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_div_pad_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__428/I                                  Odrv12                         0               973   +INF  FALL       1
I__428/O                                  Odrv12                       540              1513   +INF  FALL       1
I__429/I                                  Span12Mux_v                    0              1513   +INF  FALL       1
I__429/O                                  Span12Mux_v                  540              2053   +INF  FALL       1
I__430/I                                  Span12Mux_h                    0              2053   +INF  FALL       1
I__430/O                                  Span12Mux_h                  540              2593   +INF  FALL       1
I__431/I                                  LocalMux                       0              2593   +INF  FALL       1
I__431/O                                  LocalMux                     309              2902   +INF  FALL       1
I__432/I                                  InMux                          0              2902   +INF  FALL       1
I__432/O                                  InMux                        217              3119   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/in0              LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i1_2_lut_3_lut_LC_3_10_1/lcout            LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      15
I__539/I                                  LocalMux                       0              3505   +INF  FALL       1
I__539/O                                  LocalMux                     309              3813   +INF  FALL       1
I__551/I                                  InMux                          0              3813   +INF  FALL       1
I__551/O                                  InMux                        217              4031   +INF  FALL       1
divider_sr.shifted_data_i9_LC_3_11_2/in1  LogicCell40_SEQ_MODE_1000      0              4031   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i9_LC_3_11_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i10_LC_3_11_5/in1
Capture Clock    : divider_sr.shifted_data_i10_LC_3_11_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4031
---------------------------------------   ---- 
End-of-path arrival time (ps)             4031
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                 top                            0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/DOUT                  IO_PAD                       510               510   +INF  RISE       1
sr_sel_div_pad_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_div_pad_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__428/I                                   Odrv12                         0               973   +INF  FALL       1
I__428/O                                   Odrv12                       540              1513   +INF  FALL       1
I__429/I                                   Span12Mux_v                    0              1513   +INF  FALL       1
I__429/O                                   Span12Mux_v                  540              2053   +INF  FALL       1
I__430/I                                   Span12Mux_h                    0              2053   +INF  FALL       1
I__430/O                                   Span12Mux_h                  540              2593   +INF  FALL       1
I__431/I                                   LocalMux                       0              2593   +INF  FALL       1
I__431/O                                   LocalMux                     309              2902   +INF  FALL       1
I__433/I                                   InMux                          0              2902   +INF  FALL       1
I__433/O                                   InMux                        217              3119   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in0             LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout           LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      15
I__567/I                                   LocalMux                       0              3505   +INF  FALL       1
I__567/O                                   LocalMux                     309              3813   +INF  FALL       1
I__574/I                                   InMux                          0              3813   +INF  FALL       1
I__574/O                                   InMux                        217              4031   +INF  FALL       1
divider_sr.shifted_data_i10_LC_3_11_5/in1  LogicCell40_SEQ_MODE_1000      0              4031   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i10_LC_3_11_5/clk     LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i5_LC_3_11_6/in0
Capture Clock    : divider_sr.shifted_data_i5_LC_3_11_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3764
---------------------------------------   ---- 
End-of-path arrival time (ps)             3764
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                  top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                                  Odrv12                         0               973   +INF  FALL       1
I__419/O                                  Odrv12                       540              1513   +INF  FALL       1
I__420/I                                  Sp12to4                        0              1513   +INF  FALL       1
I__420/O                                  Sp12to4                      449              1962   +INF  FALL       1
I__421/I                                  Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                                  Span4Mux_v                   372              2333   +INF  FALL       1
I__423/I                                  LocalMux                       0              2333   +INF  FALL       1
I__423/O                                  LocalMux                     309              2642   +INF  FALL       1
I__427/I                                  InMux                          0              2642   +INF  FALL       1
I__427/O                                  InMux                        217              2860   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in1            LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout          LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      15
I__567/I                                  LocalMux                       0              3238   +INF  FALL       1
I__567/O                                  LocalMux                     309              3547   +INF  FALL       1
I__575/I                                  InMux                          0              3547   +INF  FALL       1
I__575/O                                  InMux                        217              3764   +INF  FALL       1
divider_sr.shifted_data_i5_LC_3_11_6/in0  LogicCell40_SEQ_MODE_1000      0              3764   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i5_LC_3_11_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i6_LC_3_11_1/in1
Capture Clock    : divider_sr.shifted_data_i6_LC_3_11_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3981
---------------------------------------   ---- 
End-of-path arrival time (ps)             3981
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                top                            0                 0   +INF  FALL       1
sr_sel_div_pad_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  FALL       1
sr_sel_div_pad_iopad/DOUT                 IO_PAD                       460               460   +INF  FALL       1
sr_sel_div_pad_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_sel_div_pad_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__428/I                                  Odrv12                         0               923   +INF  FALL       1
I__428/O                                  Odrv12                       540              1463   +INF  FALL       1
I__429/I                                  Span12Mux_v                    0              1463   +INF  FALL       1
I__429/O                                  Span12Mux_v                  540              2003   +INF  FALL       1
I__430/I                                  Span12Mux_h                    0              2003   +INF  FALL       1
I__430/O                                  Span12Mux_h                  540              2543   +INF  FALL       1
I__431/I                                  LocalMux                       0              2543   +INF  FALL       1
I__431/O                                  LocalMux                     309              2852   +INF  FALL       1
I__433/I                                  InMux                          0              2852   +INF  FALL       1
I__433/O                                  InMux                        217              3069   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in0            LogicCell40_SEQ_MODE_0000      0              3069   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout          LogicCell40_SEQ_MODE_0000    386              3455   +INF  FALL      15
I__567/I                                  LocalMux                       0              3455   +INF  FALL       1
I__567/O                                  LocalMux                     309              3763   +INF  FALL       1
I__576/I                                  InMux                          0              3763   +INF  FALL       1
I__576/O                                  InMux                        217              3981   +INF  FALL       1
divider_sr.shifted_data_i6_LC_3_11_1/in1  LogicCell40_SEQ_MODE_1000      0              3981   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i6_LC_3_11_1/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i7_LC_3_11_7/in3
Capture Clock    : divider_sr.shifted_data_i7_LC_3_11_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3714
---------------------------------------   ---- 
End-of-path arrival time (ps)             3714
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                  top                            0                 0   +INF  FALL       1
sr_reset_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
sr_reset_pad_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
sr_reset_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_reset_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__419/I                                  Odrv12                         0               923   +INF  FALL       1
I__419/O                                  Odrv12                       540              1463   +INF  FALL       1
I__420/I                                  Sp12to4                        0              1463   +INF  FALL       1
I__420/O                                  Sp12to4                      449              1912   +INF  FALL       1
I__421/I                                  Span4Mux_v                     0              1912   +INF  FALL       1
I__421/O                                  Span4Mux_v                   372              2283   +INF  FALL       1
I__423/I                                  LocalMux                       0              2283   +INF  FALL       1
I__423/O                                  LocalMux                     309              2592   +INF  FALL       1
I__427/I                                  InMux                          0              2592   +INF  FALL       1
I__427/O                                  InMux                        217              2810   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in1            LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout          LogicCell40_SEQ_MODE_0000    379              3188   +INF  FALL      15
I__567/I                                  LocalMux                       0              3188   +INF  FALL       1
I__567/O                                  LocalMux                     309              3497   +INF  FALL       1
I__577/I                                  InMux                          0              3497   +INF  FALL       1
I__577/O                                  InMux                        217              3714   +INF  FALL       1
divider_sr.shifted_data_i7_LC_3_11_7/in3  LogicCell40_SEQ_MODE_1000      0              3714   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i7_LC_3_11_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i0_LC_5_10_3/in0
Capture Clock    : divider_sr.shifted_data_i0_LC_5_10_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4571
---------------------------------------   ---- 
End-of-path arrival time (ps)             4571
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                top                            0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
sr_sel_div_pad_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_div_pad_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__428/I                                  Odrv12                         0               973   +INF  FALL       1
I__428/O                                  Odrv12                       540              1513   +INF  FALL       1
I__429/I                                  Span12Mux_v                    0              1513   +INF  FALL       1
I__429/O                                  Span12Mux_v                  540              2053   +INF  FALL       1
I__430/I                                  Span12Mux_h                    0              2053   +INF  FALL       1
I__430/O                                  Span12Mux_h                  540              2593   +INF  FALL       1
I__431/I                                  LocalMux                       0              2593   +INF  FALL       1
I__431/O                                  LocalMux                     309              2902   +INF  FALL       1
I__433/I                                  InMux                          0              2902   +INF  FALL       1
I__433/O                                  InMux                        217              3119   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in0            LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout          LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      15
I__568/I                                  Odrv12                         0              3505   +INF  FALL       1
I__568/O                                  Odrv12                       540              4045   +INF  FALL       1
I__580/I                                  LocalMux                       0              4045   +INF  FALL       1
I__580/O                                  LocalMux                     309              4353   +INF  FALL       1
I__584/I                                  InMux                          0              4353   +INF  FALL       1
I__584/O                                  InMux                        217              4571   +INF  FALL       1
divider_sr.shifted_data_i0_LC_5_10_3/in0  LogicCell40_SEQ_MODE_1000      0              4571   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i0_LC_5_10_3/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i1_LC_5_10_2/in1
Capture Clock    : divider_sr.shifted_data_i1_LC_5_10_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4304
---------------------------------------   ---- 
End-of-path arrival time (ps)             4304
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                  top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                                  Odrv12                         0               973   +INF  FALL       1
I__419/O                                  Odrv12                       540              1513   +INF  FALL       1
I__420/I                                  Sp12to4                        0              1513   +INF  FALL       1
I__420/O                                  Sp12to4                      449              1962   +INF  FALL       1
I__421/I                                  Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                                  Span4Mux_v                   372              2333   +INF  FALL       1
I__423/I                                  LocalMux                       0              2333   +INF  FALL       1
I__423/O                                  LocalMux                     309              2642   +INF  FALL       1
I__427/I                                  InMux                          0              2642   +INF  FALL       1
I__427/O                                  InMux                        217              2860   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in1            LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout          LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      15
I__568/I                                  Odrv12                         0              3238   +INF  FALL       1
I__568/O                                  Odrv12                       540              3778   +INF  FALL       1
I__580/I                                  LocalMux                       0              3778   +INF  FALL       1
I__580/O                                  LocalMux                     309              4087   +INF  FALL       1
I__585/I                                  InMux                          0              4087   +INF  FALL       1
I__585/O                                  InMux                        217              4304   +INF  FALL       1
divider_sr.shifted_data_i1_LC_5_10_2/in1  LogicCell40_SEQ_MODE_1000      0              4304   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i1_LC_5_10_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : divider_sr.shifted_data_i2_LC_5_10_6/in3
Capture Clock    : divider_sr.shifted_data_i2_LC_5_10_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4254
---------------------------------------   ---- 
End-of-path arrival time (ps)             4254
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                                  top                            0                 0   +INF  FALL       1
sr_reset_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
sr_reset_pad_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
sr_reset_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_reset_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__419/I                                  Odrv12                         0               923   +INF  FALL       1
I__419/O                                  Odrv12                       540              1463   +INF  FALL       1
I__420/I                                  Sp12to4                        0              1463   +INF  FALL       1
I__420/O                                  Sp12to4                      449              1912   +INF  FALL       1
I__421/I                                  Span4Mux_v                     0              1912   +INF  FALL       1
I__421/O                                  Span4Mux_v                   372              2283   +INF  FALL       1
I__423/I                                  LocalMux                       0              2283   +INF  FALL       1
I__423/O                                  LocalMux                     309              2592   +INF  FALL       1
I__427/I                                  InMux                          0              2592   +INF  FALL       1
I__427/O                                  InMux                        217              2810   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in1            LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout          LogicCell40_SEQ_MODE_0000    379              3188   +INF  FALL      15
I__568/I                                  Odrv12                         0              3188   +INF  FALL       1
I__568/O                                  Odrv12                       540              3728   +INF  FALL       1
I__580/I                                  LocalMux                       0              3728   +INF  FALL       1
I__580/O                                  LocalMux                     309              4037   +INF  FALL       1
I__586/I                                  InMux                          0              4037   +INF  FALL       1
I__586/O                                  InMux                        217              4254   +INF  FALL       1
divider_sr.shifted_data_i2_LC_5_10_6/in3  LogicCell40_SEQ_MODE_1000      0              4254   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i2_LC_5_10_6/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i3_LC_5_10_4/in3
Capture Clock    : divider_sr.shifted_data_i3_LC_5_10_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4521
---------------------------------------   ---- 
End-of-path arrival time (ps)             4521
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                top                            0                 0   +INF  FALL       1
sr_sel_div_pad_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  FALL       1
sr_sel_div_pad_iopad/DOUT                 IO_PAD                       460               460   +INF  FALL       1
sr_sel_div_pad_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_sel_div_pad_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__428/I                                  Odrv12                         0               923   +INF  FALL       1
I__428/O                                  Odrv12                       540              1463   +INF  FALL       1
I__429/I                                  Span12Mux_v                    0              1463   +INF  FALL       1
I__429/O                                  Span12Mux_v                  540              2003   +INF  FALL       1
I__430/I                                  Span12Mux_h                    0              2003   +INF  FALL       1
I__430/O                                  Span12Mux_h                  540              2543   +INF  FALL       1
I__431/I                                  LocalMux                       0              2543   +INF  FALL       1
I__431/O                                  LocalMux                     309              2852   +INF  FALL       1
I__433/I                                  InMux                          0              2852   +INF  FALL       1
I__433/O                                  InMux                        217              3069   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in0            LogicCell40_SEQ_MODE_0000      0              3069   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout          LogicCell40_SEQ_MODE_0000    386              3455   +INF  FALL      15
I__568/I                                  Odrv12                         0              3455   +INF  FALL       1
I__568/O                                  Odrv12                       540              3995   +INF  FALL       1
I__580/I                                  LocalMux                       0              3995   +INF  FALL       1
I__580/O                                  LocalMux                     309              4303   +INF  FALL       1
I__587/I                                  InMux                          0              4303   +INF  FALL       1
I__587/O                                  InMux                        217              4521   +INF  FALL       1
divider_sr.shifted_data_i3_LC_5_10_4/in3  LogicCell40_SEQ_MODE_1000      0              4521   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1045/I                                     ClkMux                         0              2527  RISE       1
I__1045/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i3_LC_5_10_4/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i4_LC_5_11_7/in0
Capture Clock    : divider_sr.shifted_data_i4_LC_5_11_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4774
---------------------------------------   ---- 
End-of-path arrival time (ps)             4774
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                top                            0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
sr_sel_div_pad_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_div_pad_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__428/I                                  Odrv12                         0               973   +INF  FALL       1
I__428/O                                  Odrv12                       540              1513   +INF  FALL       1
I__429/I                                  Span12Mux_v                    0              1513   +INF  FALL       1
I__429/O                                  Span12Mux_v                  540              2053   +INF  FALL       1
I__430/I                                  Span12Mux_h                    0              2053   +INF  FALL       1
I__430/O                                  Span12Mux_h                  540              2593   +INF  FALL       1
I__431/I                                  LocalMux                       0              2593   +INF  FALL       1
I__431/O                                  LocalMux                     309              2902   +INF  FALL       1
I__433/I                                  InMux                          0              2902   +INF  FALL       1
I__433/O                                  InMux                        217              3119   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in0            LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout          LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      15
I__569/I                                  Odrv4                          0              3505   +INF  FALL       1
I__569/O                                  Odrv4                        372              3876   +INF  FALL       1
I__581/I                                  Span4Mux_v                     0              3876   +INF  FALL       1
I__581/O                                  Span4Mux_v                   372              4248   +INF  FALL       1
I__588/I                                  LocalMux                       0              4248   +INF  FALL       1
I__588/O                                  LocalMux                     309              4557   +INF  FALL       1
I__589/I                                  InMux                          0              4557   +INF  FALL       1
I__589/O                                  InMux                        217              4774   +INF  FALL       1
divider_sr.shifted_data_i4_LC_5_11_7/in0  LogicCell40_SEQ_MODE_1000      0              4774   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1047/I                                     ClkMux                         0              2527  RISE       1
I__1047/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i4_LC_5_11_7/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i8_LC_3_11_0/in2
Capture Clock    : divider_sr.shifted_data_i8_LC_3_11_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4031
---------------------------------------   ---- 
End-of-path arrival time (ps)             4031
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                top                            0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
sr_sel_div_pad_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_div_pad_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__428/I                                  Odrv12                         0               973   +INF  FALL       1
I__428/O                                  Odrv12                       540              1513   +INF  FALL       1
I__429/I                                  Span12Mux_v                    0              1513   +INF  FALL       1
I__429/O                                  Span12Mux_v                  540              2053   +INF  FALL       1
I__430/I                                  Span12Mux_h                    0              2053   +INF  FALL       1
I__430/O                                  Span12Mux_h                  540              2593   +INF  FALL       1
I__431/I                                  LocalMux                       0              2593   +INF  FALL       1
I__431/O                                  LocalMux                     309              2902   +INF  FALL       1
I__433/I                                  InMux                          0              2902   +INF  FALL       1
I__433/O                                  InMux                        217              3119   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in0            LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout          LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      15
I__567/I                                  LocalMux                       0              3505   +INF  FALL       1
I__567/O                                  LocalMux                     309              3813   +INF  FALL       1
I__578/I                                  InMux                          0              3813   +INF  FALL       1
I__578/O                                  InMux                        217              4031   +INF  FALL       1
I__583/I                                  CascadeMux                     0              4031   +INF  FALL       1
I__583/O                                  CascadeMux                     0              4031   +INF  FALL       1
divider_sr.shifted_data_i8_LC_3_11_0/in2  LogicCell40_SEQ_MODE_1000      0              4031   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i8_LC_3_11_0/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_div
Path End         : divider_sr.shifted_data_i9_LC_3_11_2/in0
Capture Clock    : divider_sr.shifted_data_i9_LC_3_11_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4031
---------------------------------------   ---- 
End-of-path arrival time (ps)             4031
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_div                                top                            0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
sr_sel_div_pad_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
sr_sel_div_pad_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_div_pad_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__428/I                                  Odrv12                         0               973   +INF  FALL       1
I__428/O                                  Odrv12                       540              1513   +INF  FALL       1
I__429/I                                  Span12Mux_v                    0              1513   +INF  FALL       1
I__429/O                                  Span12Mux_v                  540              2053   +INF  FALL       1
I__430/I                                  Span12Mux_h                    0              2053   +INF  FALL       1
I__430/O                                  Span12Mux_h                  540              2593   +INF  FALL       1
I__431/I                                  LocalMux                       0              2593   +INF  FALL       1
I__431/O                                  LocalMux                     309              2902   +INF  FALL       1
I__433/I                                  InMux                          0              2902   +INF  FALL       1
I__433/O                                  InMux                        217              3119   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/in0            LogicCell40_SEQ_MODE_0000      0              3119   +INF  FALL       1
i340_2_lut_3_lut_LC_3_10_3/lcout          LogicCell40_SEQ_MODE_0000    386              3505   +INF  FALL      15
I__567/I                                  LocalMux                       0              3505   +INF  FALL       1
I__567/O                                  LocalMux                     309              3813   +INF  FALL       1
I__579/I                                  InMux                          0              3813   +INF  FALL       1
I__579/O                                  InMux                        217              4031   +INF  FALL       1
divider_sr.shifted_data_i9_LC_3_11_2/in0  LogicCell40_SEQ_MODE_1000      0              4031   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1044/I                                     ClkMux                         0              2527  RISE       1
I__1044/O                                     ClkMux                       309              2835  RISE       1
divider_sr.shifted_data_i9_LC_3_11_2/clk      LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i15_LC_6_10_5/in3
Capture Clock    : row_sr.shifted_data_i15_LC_6_10_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4416
---------------------------------------   ---- 
End-of-path arrival time (ps)             4416
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                               top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                               Odrv12                         0               973   +INF  FALL       1
I__419/O                               Odrv12                       540              1513   +INF  FALL       1
I__420/I                               Sp12to4                        0              1513   +INF  FALL       1
I__420/O                               Sp12to4                      449              1962   +INF  FALL       1
I__421/I                               Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                               Span4Mux_v                   372              2333   +INF  FALL       1
I__422/I                               LocalMux                       0              2333   +INF  FALL       1
I__422/O                               LocalMux                     309              2642   +INF  FALL       1
I__424/I                               InMux                          0              2642   +INF  FALL       1
I__424/O                               InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in3      LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout    LogicCell40_SEQ_MODE_0000    288              3147   +INF  FALL      16
I__1068/I                              Odrv4                          0              3147   +INF  FALL       1
I__1068/O                              Odrv4                        372              3519   +INF  FALL       1
I__1071/I                              Span4Mux_v                     0              3519   +INF  FALL       1
I__1071/O                              Span4Mux_v                   372              3890   +INF  FALL       1
I__1076/I                              LocalMux                       0              3890   +INF  FALL       1
I__1076/O                              LocalMux                     309              4199   +INF  FALL       1
I__1086/I                              InMux                          0              4199   +INF  FALL       1
I__1086/O                              InMux                        217              4416   +INF  FALL       1
row_sr.shifted_data_i15_LC_6_10_5/in3  LogicCell40_SEQ_MODE_1000      0              4416   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i15_LC_6_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i10_LC_7_10_6/in2
Capture Clock    : row_sr.shifted_data_i10_LC_7_10_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4366
---------------------------------------   ---- 
End-of-path arrival time (ps)             4366
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                               top                            0                 0   +INF  FALL       1
sr_reset_pad_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
sr_reset_pad_iopad/DOUT                IO_PAD                       460               460   +INF  FALL       1
sr_reset_pad_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_reset_pad_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__419/I                               Odrv12                         0               923   +INF  FALL       1
I__419/O                               Odrv12                       540              1463   +INF  FALL       1
I__420/I                               Sp12to4                        0              1463   +INF  FALL       1
I__420/O                               Sp12to4                      449              1912   +INF  FALL       1
I__421/I                               Span4Mux_v                     0              1912   +INF  FALL       1
I__421/O                               Span4Mux_v                   372              2283   +INF  FALL       1
I__422/I                               LocalMux                       0              2283   +INF  FALL       1
I__422/O                               LocalMux                     309              2592   +INF  FALL       1
I__424/I                               InMux                          0              2592   +INF  FALL       1
I__424/O                               InMux                        217              2810   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in3      LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout    LogicCell40_SEQ_MODE_0000    288              3097   +INF  FALL      16
I__1068/I                              Odrv4                          0              3097   +INF  FALL       1
I__1068/O                              Odrv4                        372              3469   +INF  FALL       1
I__1071/I                              Span4Mux_v                     0              3469   +INF  FALL       1
I__1071/O                              Span4Mux_v                   372              3840   +INF  FALL       1
I__1077/I                              LocalMux                       0              3840   +INF  FALL       1
I__1077/O                              LocalMux                     309              4149   +INF  FALL       1
I__1087/I                              InMux                          0              4149   +INF  FALL       1
I__1087/O                              InMux                        217              4366   +INF  FALL       1
I__1097/I                              CascadeMux                     0              4366   +INF  FALL       1
I__1097/O                              CascadeMux                     0              4366   +INF  FALL       1
row_sr.shifted_data_i10_LC_7_10_6/in2  LogicCell40_SEQ_MODE_1000      0              4366   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i10_LC_7_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i0_LC_5_6_3/in2
Capture Clock    : row_sr.shifted_data_i0_LC_5_6_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4508
---------------------------------------   ---- 
End-of-path arrival time (ps)             4508
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                           top                            0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
sr_sel_row_pad_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_row_pad_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__435/I                             Odrv12                         0               973   +INF  FALL       1
I__435/O                             Odrv12                       540              1513   +INF  FALL       1
I__436/I                             Sp12to4                        0              1513   +INF  FALL       1
I__436/O                             Sp12to4                      449              1962   +INF  FALL       1
I__437/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__437/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__438/I                             LocalMux                       0              2333   +INF  FALL       1
I__438/O                             LocalMux                     309              2642   +INF  FALL       1
I__439/I                             InMux                          0              2642   +INF  FALL       1
I__439/O                             InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in1    LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      16
I__1069/I                            Odrv4                          0              3238   +INF  FALL       1
I__1069/O                            Odrv4                        372              3610   +INF  FALL       1
I__1073/I                            Span4Mux_v                     0              3610   +INF  FALL       1
I__1073/O                            Span4Mux_v                   372              3982   +INF  FALL       1
I__1082/I                            LocalMux                       0              3982   +INF  FALL       1
I__1082/O                            LocalMux                     309              4290   +INF  FALL       1
I__1094/I                            InMux                          0              4290   +INF  FALL       1
I__1094/O                            InMux                        217              4508   +INF  FALL       1
I__1105/I                            CascadeMux                     0              4508   +INF  FALL       1
I__1105/O                            CascadeMux                     0              4508   +INF  FALL       1
row_sr.shifted_data_i0_LC_5_6_3/in2  LogicCell40_SEQ_MODE_1000      0              4508   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1051/I                                     ClkMux                         0              2527  RISE       1
I__1051/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i0_LC_5_6_3/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i7_LC_7_8_5/in2
Capture Clock    : row_sr.shifted_data_i7_LC_7_8_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4508
---------------------------------------   ---- 
End-of-path arrival time (ps)             4508
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                           top                            0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
sr_sel_row_pad_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_row_pad_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__435/I                             Odrv12                         0               973   +INF  FALL       1
I__435/O                             Odrv12                       540              1513   +INF  FALL       1
I__436/I                             Sp12to4                        0              1513   +INF  FALL       1
I__436/O                             Sp12to4                      449              1962   +INF  FALL       1
I__437/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__437/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__438/I                             LocalMux                       0              2333   +INF  FALL       1
I__438/O                             LocalMux                     309              2642   +INF  FALL       1
I__439/I                             InMux                          0              2642   +INF  FALL       1
I__439/O                             InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in1    LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      16
I__1068/I                            Odrv4                          0              3238   +INF  FALL       1
I__1068/O                            Odrv4                        372              3610   +INF  FALL       1
I__1072/I                            Span4Mux_v                     0              3610   +INF  FALL       1
I__1072/O                            Span4Mux_v                   372              3982   +INF  FALL       1
I__1080/I                            LocalMux                       0              3982   +INF  FALL       1
I__1080/O                            LocalMux                     309              4290   +INF  FALL       1
I__1092/I                            InMux                          0              4290   +INF  FALL       1
I__1092/O                            InMux                        217              4508   +INF  FALL       1
I__1103/I                            CascadeMux                     0              4508   +INF  FALL       1
I__1103/O                            CascadeMux                     0              4508   +INF  FALL       1
row_sr.shifted_data_i7_LC_7_8_5/in2  LogicCell40_SEQ_MODE_1000      0              4508   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1050/I                                     ClkMux                         0              2527  RISE       1
I__1050/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i7_LC_7_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i3_LC_7_6_0/in2
Capture Clock    : row_sr.shifted_data_i3_LC_7_6_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4416
---------------------------------------   ---- 
End-of-path arrival time (ps)             4416
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                             top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                             Odrv12                         0               973   +INF  FALL       1
I__419/O                             Odrv12                       540              1513   +INF  FALL       1
I__420/I                             Sp12to4                        0              1513   +INF  FALL       1
I__420/O                             Sp12to4                      449              1962   +INF  FALL       1
I__421/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__422/I                             LocalMux                       0              2333   +INF  FALL       1
I__422/O                             LocalMux                     309              2642   +INF  FALL       1
I__424/I                             InMux                          0              2642   +INF  FALL       1
I__424/O                             InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in3    LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_0000    288              3147   +INF  FALL      16
I__1068/I                            Odrv4                          0              3147   +INF  FALL       1
I__1068/O                            Odrv4                        372              3519   +INF  FALL       1
I__1072/I                            Span4Mux_v                     0              3519   +INF  FALL       1
I__1072/O                            Span4Mux_v                   372              3890   +INF  FALL       1
I__1081/I                            LocalMux                       0              3890   +INF  FALL       1
I__1081/O                            LocalMux                     309              4199   +INF  FALL       1
I__1093/I                            InMux                          0              4199   +INF  FALL       1
I__1093/O                            InMux                        217              4416   +INF  FALL       1
I__1104/I                            CascadeMux                     0              4416   +INF  FALL       1
I__1104/O                            CascadeMux                     0              4416   +INF  FALL       1
row_sr.shifted_data_i3_LC_7_6_0/in2  LogicCell40_SEQ_MODE_1000      0              4416   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1054/I                                     ClkMux                         0              2527  RISE       1
I__1054/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i3_LC_7_6_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i12_LC_7_10_5/in0
Capture Clock    : row_sr.shifted_data_i12_LC_7_10_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4416
---------------------------------------   ---- 
End-of-path arrival time (ps)             4416
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                               top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                               Odrv12                         0               973   +INF  FALL       1
I__419/O                               Odrv12                       540              1513   +INF  FALL       1
I__420/I                               Sp12to4                        0              1513   +INF  FALL       1
I__420/O                               Sp12to4                      449              1962   +INF  FALL       1
I__421/I                               Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                               Span4Mux_v                   372              2333   +INF  FALL       1
I__422/I                               LocalMux                       0              2333   +INF  FALL       1
I__422/O                               LocalMux                     309              2642   +INF  FALL       1
I__424/I                               InMux                          0              2642   +INF  FALL       1
I__424/O                               InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in3      LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout    LogicCell40_SEQ_MODE_0000    288              3147   +INF  FALL      16
I__1068/I                              Odrv4                          0              3147   +INF  FALL       1
I__1068/O                              Odrv4                        372              3519   +INF  FALL       1
I__1071/I                              Span4Mux_v                     0              3519   +INF  FALL       1
I__1071/O                              Span4Mux_v                   372              3890   +INF  FALL       1
I__1078/I                              LocalMux                       0              3890   +INF  FALL       1
I__1078/O                              LocalMux                     309              4199   +INF  FALL       1
I__1088/I                              InMux                          0              4199   +INF  FALL       1
I__1088/O                              InMux                        217              4416   +INF  FALL       1
row_sr.shifted_data_i12_LC_7_10_5/in0  LogicCell40_SEQ_MODE_1000      0              4416   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i12_LC_7_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i13_LC_7_10_3/in0
Capture Clock    : row_sr.shifted_data_i13_LC_7_10_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4508
---------------------------------------   ---- 
End-of-path arrival time (ps)             4508
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                             top                            0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
sr_sel_row_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_row_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__435/I                               Odrv12                         0               973   +INF  FALL       1
I__435/O                               Odrv12                       540              1513   +INF  FALL       1
I__436/I                               Sp12to4                        0              1513   +INF  FALL       1
I__436/O                               Sp12to4                      449              1962   +INF  FALL       1
I__437/I                               Span4Mux_v                     0              1962   +INF  FALL       1
I__437/O                               Span4Mux_v                   372              2333   +INF  FALL       1
I__438/I                               LocalMux                       0              2333   +INF  FALL       1
I__438/O                               LocalMux                     309              2642   +INF  FALL       1
I__439/I                               InMux                          0              2642   +INF  FALL       1
I__439/O                               InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in1      LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout    LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      16
I__1068/I                              Odrv4                          0              3238   +INF  FALL       1
I__1068/O                              Odrv4                        372              3610   +INF  FALL       1
I__1071/I                              Span4Mux_v                     0              3610   +INF  FALL       1
I__1071/O                              Span4Mux_v                   372              3982   +INF  FALL       1
I__1078/I                              LocalMux                       0              3982   +INF  FALL       1
I__1078/O                              LocalMux                     309              4290   +INF  FALL       1
I__1089/I                              InMux                          0              4290   +INF  FALL       1
I__1089/O                              InMux                        217              4508   +INF  FALL       1
row_sr.shifted_data_i13_LC_7_10_3/in0  LogicCell40_SEQ_MODE_1000      0              4508   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i13_LC_7_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i1_LC_6_6_2/in2
Capture Clock    : row_sr.shifted_data_i1_LC_6_6_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4788
---------------------------------------   ---- 
End-of-path arrival time (ps)             4788
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                             top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                             Odrv12                         0               973   +INF  FALL       1
I__419/O                             Odrv12                       540              1513   +INF  FALL       1
I__420/I                             Sp12to4                        0              1513   +INF  FALL       1
I__420/O                             Sp12to4                      449              1962   +INF  FALL       1
I__421/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__422/I                             LocalMux                       0              2333   +INF  FALL       1
I__422/O                             LocalMux                     309              2642   +INF  FALL       1
I__424/I                             InMux                          0              2642   +INF  FALL       1
I__424/O                             InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in3    LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_0000    288              3147   +INF  FALL      16
I__1068/I                            Odrv4                          0              3147   +INF  FALL       1
I__1068/O                            Odrv4                        372              3519   +INF  FALL       1
I__1071/I                            Span4Mux_v                     0              3519   +INF  FALL       1
I__1071/O                            Span4Mux_v                   372              3890   +INF  FALL       1
I__1079/I                            Span4Mux_v                     0              3890   +INF  FALL       1
I__1079/O                            Span4Mux_v                   372              4262   +INF  FALL       1
I__1090/I                            LocalMux                       0              4262   +INF  FALL       1
I__1090/O                            LocalMux                     309              4571   +INF  FALL       1
I__1098/I                            InMux                          0              4571   +INF  FALL       1
I__1098/O                            InMux                        217              4788   +INF  FALL       1
I__1106/I                            CascadeMux                     0              4788   +INF  FALL       1
I__1106/O                            CascadeMux                     0              4788   +INF  FALL       1
row_sr.shifted_data_i1_LC_6_6_2/in2  LogicCell40_SEQ_MODE_1000      0              4788   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1052/I                                     ClkMux                         0              2527  RISE       1
I__1052/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i1_LC_6_6_2/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i2_LC_6_6_4/in2
Capture Clock    : row_sr.shifted_data_i2_LC_6_6_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4879
---------------------------------------   ---- 
End-of-path arrival time (ps)             4879
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                           top                            0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
sr_sel_row_pad_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_row_pad_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__435/I                             Odrv12                         0               973   +INF  FALL       1
I__435/O                             Odrv12                       540              1513   +INF  FALL       1
I__436/I                             Sp12to4                        0              1513   +INF  FALL       1
I__436/O                             Sp12to4                      449              1962   +INF  FALL       1
I__437/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__437/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__438/I                             LocalMux                       0              2333   +INF  FALL       1
I__438/O                             LocalMux                     309              2642   +INF  FALL       1
I__439/I                             InMux                          0              2642   +INF  FALL       1
I__439/O                             InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in1    LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      16
I__1068/I                            Odrv4                          0              3238   +INF  FALL       1
I__1068/O                            Odrv4                        372              3610   +INF  FALL       1
I__1071/I                            Span4Mux_v                     0              3610   +INF  FALL       1
I__1071/O                            Span4Mux_v                   372              3982   +INF  FALL       1
I__1079/I                            Span4Mux_v                     0              3982   +INF  FALL       1
I__1079/O                            Span4Mux_v                   372              4353   +INF  FALL       1
I__1090/I                            LocalMux                       0              4353   +INF  FALL       1
I__1090/O                            LocalMux                     309              4662   +INF  FALL       1
I__1099/I                            InMux                          0              4662   +INF  FALL       1
I__1099/O                            InMux                        217              4879   +INF  FALL       1
I__1107/I                            CascadeMux                     0              4879   +INF  FALL       1
I__1107/O                            CascadeMux                     0              4879   +INF  FALL       1
row_sr.shifted_data_i2_LC_6_6_4/in2  LogicCell40_SEQ_MODE_1000      0              4879   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1052/I                                     ClkMux                         0              2527  RISE       1
I__1052/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i2_LC_6_6_4/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i4_LC_7_7_7/in0
Capture Clock    : row_sr.shifted_data_i4_LC_7_7_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4738
---------------------------------------   ---- 
End-of-path arrival time (ps)             4738
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                             top                            0                 0   +INF  FALL       1
sr_reset_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
sr_reset_pad_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
sr_reset_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_reset_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__419/I                             Odrv12                         0               923   +INF  FALL       1
I__419/O                             Odrv12                       540              1463   +INF  FALL       1
I__420/I                             Sp12to4                        0              1463   +INF  FALL       1
I__420/O                             Sp12to4                      449              1912   +INF  FALL       1
I__421/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__421/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__422/I                             LocalMux                       0              2283   +INF  FALL       1
I__422/O                             LocalMux                     309              2592   +INF  FALL       1
I__424/I                             InMux                          0              2592   +INF  FALL       1
I__424/O                             InMux                        217              2810   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in3    LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_0000    288              3097   +INF  FALL      16
I__1068/I                            Odrv4                          0              3097   +INF  FALL       1
I__1068/O                            Odrv4                        372              3469   +INF  FALL       1
I__1071/I                            Span4Mux_v                     0              3469   +INF  FALL       1
I__1071/O                            Span4Mux_v                   372              3840   +INF  FALL       1
I__1079/I                            Span4Mux_v                     0              3840   +INF  FALL       1
I__1079/O                            Span4Mux_v                   372              4212   +INF  FALL       1
I__1091/I                            LocalMux                       0              4212   +INF  FALL       1
I__1091/O                            LocalMux                     309              4521   +INF  FALL       1
I__1100/I                            InMux                          0              4521   +INF  FALL       1
I__1100/O                            InMux                        217              4738   +INF  FALL       1
row_sr.shifted_data_i4_LC_7_7_7/in0  LogicCell40_SEQ_MODE_1000      0              4738   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i4_LC_7_7_7/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i5_LC_7_7_0/in1
Capture Clock    : row_sr.shifted_data_i5_LC_7_7_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4829
---------------------------------------   ---- 
End-of-path arrival time (ps)             4829
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                           top                            0                 0   +INF  FALL       1
sr_sel_row_pad_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  FALL       1
sr_sel_row_pad_iopad/DOUT            IO_PAD                       460               460   +INF  FALL       1
sr_sel_row_pad_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_sel_row_pad_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__435/I                             Odrv12                         0               923   +INF  FALL       1
I__435/O                             Odrv12                       540              1463   +INF  FALL       1
I__436/I                             Sp12to4                        0              1463   +INF  FALL       1
I__436/O                             Sp12to4                      449              1912   +INF  FALL       1
I__437/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__437/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__438/I                             LocalMux                       0              2283   +INF  FALL       1
I__438/O                             LocalMux                     309              2592   +INF  FALL       1
I__439/I                             InMux                          0              2592   +INF  FALL       1
I__439/O                             InMux                        217              2810   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in1    LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_0000    379              3188   +INF  FALL      16
I__1068/I                            Odrv4                          0              3188   +INF  FALL       1
I__1068/O                            Odrv4                        372              3560   +INF  FALL       1
I__1071/I                            Span4Mux_v                     0              3560   +INF  FALL       1
I__1071/O                            Span4Mux_v                   372              3932   +INF  FALL       1
I__1079/I                            Span4Mux_v                     0              3932   +INF  FALL       1
I__1079/O                            Span4Mux_v                   372              4303   +INF  FALL       1
I__1091/I                            LocalMux                       0              4303   +INF  FALL       1
I__1091/O                            LocalMux                     309              4612   +INF  FALL       1
I__1101/I                            InMux                          0              4612   +INF  FALL       1
I__1101/O                            InMux                        217              4829   +INF  FALL       1
row_sr.shifted_data_i5_LC_7_7_0/in1  LogicCell40_SEQ_MODE_1000      0              4829   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i5_LC_7_7_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i6_LC_7_7_5/in2
Capture Clock    : row_sr.shifted_data_i6_LC_7_7_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4879
---------------------------------------   ---- 
End-of-path arrival time (ps)             4879
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                           top                            0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
sr_sel_row_pad_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_row_pad_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__435/I                             Odrv12                         0               973   +INF  FALL       1
I__435/O                             Odrv12                       540              1513   +INF  FALL       1
I__436/I                             Sp12to4                        0              1513   +INF  FALL       1
I__436/O                             Sp12to4                      449              1962   +INF  FALL       1
I__437/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__437/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__438/I                             LocalMux                       0              2333   +INF  FALL       1
I__438/O                             LocalMux                     309              2642   +INF  FALL       1
I__439/I                             InMux                          0              2642   +INF  FALL       1
I__439/O                             InMux                        217              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/in1    LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i1_2_lut_3_lut_adj_5_LC_3_9_4/lcout  LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      16
I__1068/I                            Odrv4                          0              3238   +INF  FALL       1
I__1068/O                            Odrv4                        372              3610   +INF  FALL       1
I__1071/I                            Span4Mux_v                     0              3610   +INF  FALL       1
I__1071/O                            Span4Mux_v                   372              3982   +INF  FALL       1
I__1079/I                            Span4Mux_v                     0              3982   +INF  FALL       1
I__1079/O                            Span4Mux_v                   372              4353   +INF  FALL       1
I__1091/I                            LocalMux                       0              4353   +INF  FALL       1
I__1091/O                            LocalMux                     309              4662   +INF  FALL       1
I__1102/I                            InMux                          0              4662   +INF  FALL       1
I__1102/O                            InMux                        217              4879   +INF  FALL       1
I__1108/I                            CascadeMux                     0              4879   +INF  FALL       1
I__1108/O                            CascadeMux                     0              4879   +INF  FALL       1
row_sr.shifted_data_i6_LC_7_7_5/in2  LogicCell40_SEQ_MODE_1000      0              4879   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i6_LC_7_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i15_LC_6_10_5/in1
Capture Clock    : row_sr.shifted_data_i15_LC_6_10_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4416
---------------------------------------   ---- 
End-of-path arrival time (ps)             4416
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                               top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                               Odrv12                         0               973   +INF  FALL       1
I__419/O                               Odrv12                       540              1513   +INF  FALL       1
I__420/I                               Sp12to4                        0              1513   +INF  FALL       1
I__420/O                               Sp12to4                      449              1962   +INF  FALL       1
I__421/I                               Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                               Span4Mux_v                   372              2333   +INF  FALL       1
I__422/I                               LocalMux                       0              2333   +INF  FALL       1
I__422/O                               LocalMux                     309              2642   +INF  FALL       1
I__425/I                               InMux                          0              2642   +INF  FALL       1
I__425/O                               InMux                        217              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in3          LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout        LogicCell40_SEQ_MODE_0000    288              3147   +INF  FALL      16
I__1110/I                              Odrv4                          0              3147   +INF  FALL       1
I__1110/O                              Odrv4                        372              3519   +INF  FALL       1
I__1113/I                              Span4Mux_v                     0              3519   +INF  FALL       1
I__1113/O                              Span4Mux_v                   372              3890   +INF  FALL       1
I__1119/I                              LocalMux                       0              3890   +INF  FALL       1
I__1119/O                              LocalMux                     309              4199   +INF  FALL       1
I__1128/I                              InMux                          0              4199   +INF  FALL       1
I__1128/O                              InMux                        217              4416   +INF  FALL       1
row_sr.shifted_data_i15_LC_6_10_5/in1  LogicCell40_SEQ_MODE_1000      0              4416   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1046/I                                     ClkMux                         0              2527  RISE       1
I__1046/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i15_LC_6_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i0_LC_5_6_3/in1
Capture Clock    : row_sr.shifted_data_i0_LC_5_6_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4366
---------------------------------------   ---- 
End-of-path arrival time (ps)             4366
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                             top                            0                 0   +INF  FALL       1
sr_reset_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
sr_reset_pad_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
sr_reset_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_reset_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__419/I                             Odrv12                         0               923   +INF  FALL       1
I__419/O                             Odrv12                       540              1463   +INF  FALL       1
I__420/I                             Sp12to4                        0              1463   +INF  FALL       1
I__420/O                             Sp12to4                      449              1912   +INF  FALL       1
I__421/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__421/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__422/I                             LocalMux                       0              2283   +INF  FALL       1
I__422/O                             LocalMux                     309              2592   +INF  FALL       1
I__425/I                             InMux                          0              2592   +INF  FALL       1
I__425/O                             InMux                        217              2810   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in3        LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout      LogicCell40_SEQ_MODE_0000    288              3097   +INF  FALL      16
I__1110/I                            Odrv4                          0              3097   +INF  FALL       1
I__1110/O                            Odrv4                        372              3469   +INF  FALL       1
I__1114/I                            Span4Mux_v                     0              3469   +INF  FALL       1
I__1114/O                            Span4Mux_v                   372              3840   +INF  FALL       1
I__1120/I                            LocalMux                       0              3840   +INF  FALL       1
I__1120/O                            LocalMux                     309              4149   +INF  FALL       1
I__1129/I                            InMux                          0              4149   +INF  FALL       1
I__1129/O                            InMux                        217              4366   +INF  FALL       1
row_sr.shifted_data_i0_LC_5_6_3/in1  LogicCell40_SEQ_MODE_1000      0              4366   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1051/I                                     ClkMux                         0              2527  RISE       1
I__1051/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i0_LC_5_6_3/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i10_LC_7_10_6/in0
Capture Clock    : row_sr.shifted_data_i10_LC_7_10_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4508
---------------------------------------   ---- 
End-of-path arrival time (ps)             4508
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                             top                            0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
sr_sel_row_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_row_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__435/I                               Odrv12                         0               973   +INF  FALL       1
I__435/O                               Odrv12                       540              1513   +INF  FALL       1
I__436/I                               Sp12to4                        0              1513   +INF  FALL       1
I__436/O                               Sp12to4                      449              1962   +INF  FALL       1
I__437/I                               Span4Mux_v                     0              1962   +INF  FALL       1
I__437/O                               Span4Mux_v                   372              2333   +INF  FALL       1
I__438/I                               LocalMux                       0              2333   +INF  FALL       1
I__438/O                               LocalMux                     309              2642   +INF  FALL       1
I__440/I                               InMux                          0              2642   +INF  FALL       1
I__440/O                               InMux                        217              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in1          LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout        LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      16
I__1111/I                              Odrv4                          0              3238   +INF  FALL       1
I__1111/O                              Odrv4                        372              3610   +INF  FALL       1
I__1115/I                              Span4Mux_v                     0              3610   +INF  FALL       1
I__1115/O                              Span4Mux_v                   372              3982   +INF  FALL       1
I__1122/I                              LocalMux                       0              3982   +INF  FALL       1
I__1122/O                              LocalMux                     309              4290   +INF  FALL       1
I__1132/I                              InMux                          0              4290   +INF  FALL       1
I__1132/O                              InMux                        217              4508   +INF  FALL       1
row_sr.shifted_data_i10_LC_7_10_6/in0  LogicCell40_SEQ_MODE_1000      0              4508   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i10_LC_7_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i12_LC_7_10_5/in3
Capture Clock    : row_sr.shifted_data_i12_LC_7_10_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4416
---------------------------------------   ---- 
End-of-path arrival time (ps)             4416
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                               top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                               Odrv12                         0               973   +INF  FALL       1
I__419/O                               Odrv12                       540              1513   +INF  FALL       1
I__420/I                               Sp12to4                        0              1513   +INF  FALL       1
I__420/O                               Sp12to4                      449              1962   +INF  FALL       1
I__421/I                               Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                               Span4Mux_v                   372              2333   +INF  FALL       1
I__422/I                               LocalMux                       0              2333   +INF  FALL       1
I__422/O                               LocalMux                     309              2642   +INF  FALL       1
I__425/I                               InMux                          0              2642   +INF  FALL       1
I__425/O                               InMux                        217              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in3          LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout        LogicCell40_SEQ_MODE_0000    288              3147   +INF  FALL      16
I__1111/I                              Odrv4                          0              3147   +INF  FALL       1
I__1111/O                              Odrv4                        372              3519   +INF  FALL       1
I__1115/I                              Span4Mux_v                     0              3519   +INF  FALL       1
I__1115/O                              Span4Mux_v                   372              3890   +INF  FALL       1
I__1122/I                              LocalMux                       0              3890   +INF  FALL       1
I__1122/O                              LocalMux                     309              4199   +INF  FALL       1
I__1133/I                              InMux                          0              4199   +INF  FALL       1
I__1133/O                              InMux                        217              4416   +INF  FALL       1
row_sr.shifted_data_i12_LC_7_10_5/in3  LogicCell40_SEQ_MODE_1000      0              4416   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i12_LC_7_10_5/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i13_LC_7_10_3/in3
Capture Clock    : row_sr.shifted_data_i13_LC_7_10_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4458
---------------------------------------   ---- 
End-of-path arrival time (ps)             4458
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                             top                            0                 0   +INF  FALL       1
sr_sel_row_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
sr_sel_row_pad_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
sr_sel_row_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_sel_row_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__435/I                               Odrv12                         0               923   +INF  FALL       1
I__435/O                               Odrv12                       540              1463   +INF  FALL       1
I__436/I                               Sp12to4                        0              1463   +INF  FALL       1
I__436/O                               Sp12to4                      449              1912   +INF  FALL       1
I__437/I                               Span4Mux_v                     0              1912   +INF  FALL       1
I__437/O                               Span4Mux_v                   372              2283   +INF  FALL       1
I__438/I                               LocalMux                       0              2283   +INF  FALL       1
I__438/O                               LocalMux                     309              2592   +INF  FALL       1
I__440/I                               InMux                          0              2592   +INF  FALL       1
I__440/O                               InMux                        217              2810   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in1          LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout        LogicCell40_SEQ_MODE_0000    379              3188   +INF  FALL      16
I__1111/I                              Odrv4                          0              3188   +INF  FALL       1
I__1111/O                              Odrv4                        372              3560   +INF  FALL       1
I__1115/I                              Span4Mux_v                     0              3560   +INF  FALL       1
I__1115/O                              Span4Mux_v                   372              3932   +INF  FALL       1
I__1122/I                              LocalMux                       0              3932   +INF  FALL       1
I__1122/O                              LocalMux                     309              4240   +INF  FALL       1
I__1134/I                              InMux                          0              4240   +INF  FALL       1
I__1134/O                              InMux                        217              4458   +INF  FALL       1
row_sr.shifted_data_i13_LC_7_10_3/in3  LogicCell40_SEQ_MODE_1000      0              4458   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1048/I                                     ClkMux                         0              2527  RISE       1
I__1048/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i13_LC_7_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i7_LC_7_8_5/in0
Capture Clock    : row_sr.shifted_data_i7_LC_7_8_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4366
---------------------------------------   ---- 
End-of-path arrival time (ps)             4366
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                             top                            0                 0   +INF  FALL       1
sr_reset_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
sr_reset_pad_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
sr_reset_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_reset_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__419/I                             Odrv12                         0               923   +INF  FALL       1
I__419/O                             Odrv12                       540              1463   +INF  FALL       1
I__420/I                             Sp12to4                        0              1463   +INF  FALL       1
I__420/O                             Sp12to4                      449              1912   +INF  FALL       1
I__421/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__421/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__422/I                             LocalMux                       0              2283   +INF  FALL       1
I__422/O                             LocalMux                     309              2592   +INF  FALL       1
I__425/I                             InMux                          0              2592   +INF  FALL       1
I__425/O                             InMux                        217              2810   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in3        LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout      LogicCell40_SEQ_MODE_0000    288              3097   +INF  FALL      16
I__1111/I                            Odrv4                          0              3097   +INF  FALL       1
I__1111/O                            Odrv4                        372              3469   +INF  FALL       1
I__1116/I                            Span4Mux_v                     0              3469   +INF  FALL       1
I__1116/O                            Span4Mux_v                   372              3840   +INF  FALL       1
I__1123/I                            LocalMux                       0              3840   +INF  FALL       1
I__1123/O                            LocalMux                     309              4149   +INF  FALL       1
I__1135/I                            InMux                          0              4149   +INF  FALL       1
I__1135/O                            InMux                        217              4366   +INF  FALL       1
row_sr.shifted_data_i7_LC_7_8_5/in0  LogicCell40_SEQ_MODE_1000      0              4366   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1050/I                                     ClkMux                         0              2527  RISE       1
I__1050/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i7_LC_7_8_5/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i1_LC_6_6_2/in0
Capture Clock    : row_sr.shifted_data_i1_LC_6_6_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4508
---------------------------------------   ---- 
End-of-path arrival time (ps)             4508
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                           top                            0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
sr_sel_row_pad_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_row_pad_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__435/I                             Odrv12                         0               973   +INF  FALL       1
I__435/O                             Odrv12                       540              1513   +INF  FALL       1
I__436/I                             Sp12to4                        0              1513   +INF  FALL       1
I__436/O                             Sp12to4                      449              1962   +INF  FALL       1
I__437/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__437/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__438/I                             LocalMux                       0              2333   +INF  FALL       1
I__438/O                             LocalMux                     309              2642   +INF  FALL       1
I__440/I                             InMux                          0              2642   +INF  FALL       1
I__440/O                             InMux                        217              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in1        LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout      LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      16
I__1110/I                            Odrv4                          0              3238   +INF  FALL       1
I__1110/O                            Odrv4                        372              3610   +INF  FALL       1
I__1114/I                            Span4Mux_v                     0              3610   +INF  FALL       1
I__1114/O                            Span4Mux_v                   372              3982   +INF  FALL       1
I__1121/I                            LocalMux                       0              3982   +INF  FALL       1
I__1121/O                            LocalMux                     309              4290   +INF  FALL       1
I__1130/I                            InMux                          0              4290   +INF  FALL       1
I__1130/O                            InMux                        217              4508   +INF  FALL       1
row_sr.shifted_data_i1_LC_6_6_2/in0  LogicCell40_SEQ_MODE_1000      0              4508   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1052/I                                     ClkMux                         0              2527  RISE       1
I__1052/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i1_LC_6_6_2/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i2_LC_6_6_4/in0
Capture Clock    : row_sr.shifted_data_i2_LC_6_6_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4416
---------------------------------------   ---- 
End-of-path arrival time (ps)             4416
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                             top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                             Odrv12                         0               973   +INF  FALL       1
I__419/O                             Odrv12                       540              1513   +INF  FALL       1
I__420/I                             Sp12to4                        0              1513   +INF  FALL       1
I__420/O                             Sp12to4                      449              1962   +INF  FALL       1
I__421/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__422/I                             LocalMux                       0              2333   +INF  FALL       1
I__422/O                             LocalMux                     309              2642   +INF  FALL       1
I__425/I                             InMux                          0              2642   +INF  FALL       1
I__425/O                             InMux                        217              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in3        LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout      LogicCell40_SEQ_MODE_0000    288              3147   +INF  FALL      16
I__1110/I                            Odrv4                          0              3147   +INF  FALL       1
I__1110/O                            Odrv4                        372              3519   +INF  FALL       1
I__1114/I                            Span4Mux_v                     0              3519   +INF  FALL       1
I__1114/O                            Span4Mux_v                   372              3890   +INF  FALL       1
I__1121/I                            LocalMux                       0              3890   +INF  FALL       1
I__1121/O                            LocalMux                     309              4199   +INF  FALL       1
I__1131/I                            InMux                          0              4199   +INF  FALL       1
I__1131/O                            InMux                        217              4416   +INF  FALL       1
row_sr.shifted_data_i2_LC_6_6_4/in0  LogicCell40_SEQ_MODE_1000      0              4416   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1052/I                                     ClkMux                         0              2527  RISE       1
I__1052/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i2_LC_6_6_4/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_reset
Path End         : row_sr.shifted_data_i4_LC_7_7_7/in1
Capture Clock    : row_sr.shifted_data_i4_LC_7_7_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4416
---------------------------------------   ---- 
End-of-path arrival time (ps)             4416
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_reset                             top                            0                 0   +INF  RISE       1
sr_reset_pad_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
sr_reset_pad_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
sr_reset_pad_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_reset_pad_preio/DIN0              PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__419/I                             Odrv12                         0               973   +INF  FALL       1
I__419/O                             Odrv12                       540              1513   +INF  FALL       1
I__420/I                             Sp12to4                        0              1513   +INF  FALL       1
I__420/O                             Sp12to4                      449              1962   +INF  FALL       1
I__421/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__421/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__422/I                             LocalMux                       0              2333   +INF  FALL       1
I__422/O                             LocalMux                     309              2642   +INF  FALL       1
I__425/I                             InMux                          0              2642   +INF  FALL       1
I__425/O                             InMux                        217              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in3        LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout      LogicCell40_SEQ_MODE_0000    288              3147   +INF  FALL      16
I__1111/I                            Odrv4                          0              3147   +INF  FALL       1
I__1111/O                            Odrv4                        372              3519   +INF  FALL       1
I__1116/I                            Span4Mux_v                     0              3519   +INF  FALL       1
I__1116/O                            Span4Mux_v                   372              3890   +INF  FALL       1
I__1124/I                            LocalMux                       0              3890   +INF  FALL       1
I__1124/O                            LocalMux                     309              4199   +INF  FALL       1
I__1136/I                            InMux                          0              4199   +INF  FALL       1
I__1136/O                            InMux                        217              4416   +INF  FALL       1
row_sr.shifted_data_i4_LC_7_7_7/in1  LogicCell40_SEQ_MODE_1000      0              4416   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i4_LC_7_7_7/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i5_LC_7_7_0/in2
Capture Clock    : row_sr.shifted_data_i5_LC_7_7_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4508
---------------------------------------   ---- 
End-of-path arrival time (ps)             4508
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                           top                            0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
sr_sel_row_pad_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_row_pad_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__435/I                             Odrv12                         0               973   +INF  FALL       1
I__435/O                             Odrv12                       540              1513   +INF  FALL       1
I__436/I                             Sp12to4                        0              1513   +INF  FALL       1
I__436/O                             Sp12to4                      449              1962   +INF  FALL       1
I__437/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__437/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__438/I                             LocalMux                       0              2333   +INF  FALL       1
I__438/O                             LocalMux                     309              2642   +INF  FALL       1
I__440/I                             InMux                          0              2642   +INF  FALL       1
I__440/O                             InMux                        217              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in1        LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout      LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      16
I__1111/I                            Odrv4                          0              3238   +INF  FALL       1
I__1111/O                            Odrv4                        372              3610   +INF  FALL       1
I__1116/I                            Span4Mux_v                     0              3610   +INF  FALL       1
I__1116/O                            Span4Mux_v                   372              3982   +INF  FALL       1
I__1124/I                            LocalMux                       0              3982   +INF  FALL       1
I__1124/O                            LocalMux                     309              4290   +INF  FALL       1
I__1137/I                            InMux                          0              4290   +INF  FALL       1
I__1137/O                            InMux                        217              4508   +INF  FALL       1
I__1140/I                            CascadeMux                     0              4508   +INF  FALL       1
I__1140/O                            CascadeMux                     0              4508   +INF  FALL       1
row_sr.shifted_data_i5_LC_7_7_0/in2  LogicCell40_SEQ_MODE_1000      0              4508   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i5_LC_7_7_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i6_LC_7_7_5/in1
Capture Clock    : row_sr.shifted_data_i6_LC_7_7_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4458
---------------------------------------   ---- 
End-of-path arrival time (ps)             4458
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                           top                            0                 0   +INF  FALL       1
sr_sel_row_pad_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  FALL       1
sr_sel_row_pad_iopad/DOUT            IO_PAD                       460               460   +INF  FALL       1
sr_sel_row_pad_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
sr_sel_row_pad_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__435/I                             Odrv12                         0               923   +INF  FALL       1
I__435/O                             Odrv12                       540              1463   +INF  FALL       1
I__436/I                             Sp12to4                        0              1463   +INF  FALL       1
I__436/O                             Sp12to4                      449              1912   +INF  FALL       1
I__437/I                             Span4Mux_v                     0              1912   +INF  FALL       1
I__437/O                             Span4Mux_v                   372              2283   +INF  FALL       1
I__438/I                             LocalMux                       0              2283   +INF  FALL       1
I__438/O                             LocalMux                     309              2592   +INF  FALL       1
I__440/I                             InMux                          0              2592   +INF  FALL       1
I__440/O                             InMux                        217              2810   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in1        LogicCell40_SEQ_MODE_0000      0              2810   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout      LogicCell40_SEQ_MODE_0000    379              3188   +INF  FALL      16
I__1111/I                            Odrv4                          0              3188   +INF  FALL       1
I__1111/O                            Odrv4                        372              3560   +INF  FALL       1
I__1116/I                            Span4Mux_v                     0              3560   +INF  FALL       1
I__1116/O                            Span4Mux_v                   372              3932   +INF  FALL       1
I__1124/I                            LocalMux                       0              3932   +INF  FALL       1
I__1124/O                            LocalMux                     309              4240   +INF  FALL       1
I__1138/I                            InMux                          0              4240   +INF  FALL       1
I__1138/O                            InMux                        217              4458   +INF  FALL       1
row_sr.shifted_data_i6_LC_7_7_5/in1  LogicCell40_SEQ_MODE_1000      0              4458   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1053/I                                     ClkMux                         0              2527  RISE       1
I__1053/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i6_LC_7_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sr_sel_row
Path End         : row_sr.shifted_data_i3_LC_7_6_0/in0
Capture Clock    : row_sr.shifted_data_i3_LC_7_6_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|sr_clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2835
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4508
---------------------------------------   ---- 
End-of-path arrival time (ps)             4508
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sr_sel_row                           top                            0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   +INF  RISE       1
sr_sel_row_pad_iopad/DOUT            IO_PAD                       510               510   +INF  RISE       1
sr_sel_row_pad_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
sr_sel_row_pad_preio/DIN0            PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__435/I                             Odrv12                         0               973   +INF  FALL       1
I__435/O                             Odrv12                       540              1513   +INF  FALL       1
I__436/I                             Sp12to4                        0              1513   +INF  FALL       1
I__436/O                             Sp12to4                      449              1962   +INF  FALL       1
I__437/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__437/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__438/I                             LocalMux                       0              2333   +INF  FALL       1
I__438/O                             LocalMux                     309              2642   +INF  FALL       1
I__440/I                             InMux                          0              2642   +INF  FALL       1
I__440/O                             InMux                        217              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/in1        LogicCell40_SEQ_MODE_0000      0              2860   +INF  FALL       1
i355_2_lut_3_lut_LC_3_9_2/lcout      LogicCell40_SEQ_MODE_0000    379              3238   +INF  FALL      16
I__1111/I                            Odrv4                          0              3238   +INF  FALL       1
I__1111/O                            Odrv4                        372              3610   +INF  FALL       1
I__1116/I                            Span4Mux_v                     0              3610   +INF  FALL       1
I__1116/O                            Span4Mux_v                   372              3982   +INF  FALL       1
I__1125/I                            LocalMux                       0              3982   +INF  FALL       1
I__1125/O                            LocalMux                     309              4290   +INF  FALL       1
I__1139/I                            InMux                          0              4290   +INF  FALL       1
I__1139/O                            InMux                        217              4508   +INF  FALL       1
row_sr.shifted_data_i3_LC_7_6_0/in0  LogicCell40_SEQ_MODE_1000      0              4508   +INF  FALL       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
sr_clk                                        top                            0                 0  RISE       1
sr_clk_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
sr_clk_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
sr_clk_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
sr_clk_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__1041/I                                     gio2CtrlBuf                    0              2372  RISE       1
I__1041/O                                     gio2CtrlBuf                    0              2372  RISE       1
I__1042/I                                     GlobalMux                      0              2372  RISE       1
I__1042/O                                     GlobalMux                    154              2527  RISE       1
I__1054/I                                     ClkMux                         0              2527  RISE       1
I__1054/O                                     ClkMux                       309              2835  RISE       1
row_sr.shifted_data_i3_LC_7_6_0/clk           LogicCell40_SEQ_MODE_1000      0              2835  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

