{
    "code": "```verilog\nmodule TopModule (\n    input logic i_clk,\n    input logic i_ar,\n    input logic i_d,\n    output logic o_q\n);\n\nalways @(posedge i_clk or posedge i_ar) begin\n    if (i_ar) begin\n        o_q <= 1'b0; // Reset state\n    end else begin\n        o_q <= i_d; // Capture the input data\n    end\nend\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}