{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 12:33:58 2015 " "Info: Processing started: Mon Dec 21 12:33:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProcessorHW -c ProcessorHW --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProcessorHW -c ProcessorHW --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "oneSecClock:myClock\|clock " "Info: Detected ripple clock \"oneSecClock:myClock\|clock\" as buffer" {  } { { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "oneSecClock:myClock\|clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register Processor:HW\|dataPath:myDP\|dp1:DP1\|register:PC\|Output\[2\] register Processor:HW\|dataPath:myDP\|ram:RAM\|Output\[0\] 141.46 MHz 7.069 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 141.46 MHz between source register \"Processor:HW\|dataPath:myDP\|dp1:DP1\|register:PC\|Output\[2\]\" and destination register \"Processor:HW\|dataPath:myDP\|ram:RAM\|Output\[0\]\" (period= 7.069 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.829 ns + Longest register register " "Info: + Longest register to register delay is 6.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Processor:HW\|dataPath:myDP\|dp1:DP1\|register:PC\|Output\[2\] 1 REG LCFF_X36_Y13_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y13_N5; Fanout = 3; REG Node = 'Processor:HW\|dataPath:myDP\|dp1:DP1\|register:PC\|Output\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Processor:HW|dataPath:myDP|dp1:DP1|register:PC|Output[2] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.521 ns) 1.108 ns Processor:HW\|dataPath:myDP\|dp1:DP1\|Address\[2\]~1 2 COMB LCCOMB_X37_Y13_N6 79 " "Info: 2: + IC(0.587 ns) + CELL(0.521 ns) = 1.108 ns; Loc. = LCCOMB_X37_Y13_N6; Fanout = 79; COMB Node = 'Processor:HW\|dataPath:myDP\|dp1:DP1\|Address\[2\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { Processor:HW|dataPath:myDP|dp1:DP1|register:PC|Output[2] Processor:HW|dataPath:myDP|dp1:DP1|Address[2]~1 } "NODE_NAME" } } { "dp1.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/dp1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.890 ns) + CELL(0.178 ns) 3.176 ns Processor:HW\|dataPath:myDP\|ram:RAM\|Mux7~4 3 COMB LCCOMB_X38_Y13_N2 1 " "Info: 3: + IC(1.890 ns) + CELL(0.178 ns) = 3.176 ns; Loc. = LCCOMB_X38_Y13_N2; Fanout = 1; COMB Node = 'Processor:HW\|dataPath:myDP\|ram:RAM\|Mux7~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { Processor:HW|dataPath:myDP|dp1:DP1|Address[2]~1 Processor:HW|dataPath:myDP|ram:RAM|Mux7~4 } "NODE_NAME" } } { "ramCheat.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ramCheat.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.178 ns) 4.791 ns Processor:HW\|dataPath:myDP\|ram:RAM\|Mux7~5 4 COMB LCCOMB_X35_Y14_N16 1 " "Info: 4: + IC(1.437 ns) + CELL(0.178 ns) = 4.791 ns; Loc. = LCCOMB_X35_Y14_N16; Fanout = 1; COMB Node = 'Processor:HW\|dataPath:myDP\|ram:RAM\|Mux7~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { Processor:HW|dataPath:myDP|ram:RAM|Mux7~4 Processor:HW|dataPath:myDP|ram:RAM|Mux7~5 } "NODE_NAME" } } { "ramCheat.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ramCheat.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.544 ns) 5.655 ns Processor:HW\|dataPath:myDP\|ram:RAM\|Mux7~6 5 COMB LCCOMB_X35_Y14_N2 1 " "Info: 5: + IC(0.320 ns) + CELL(0.544 ns) = 5.655 ns; Loc. = LCCOMB_X35_Y14_N2; Fanout = 1; COMB Node = 'Processor:HW\|dataPath:myDP\|ram:RAM\|Mux7~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { Processor:HW|dataPath:myDP|ram:RAM|Mux7~5 Processor:HW|dataPath:myDP|ram:RAM|Mux7~6 } "NODE_NAME" } } { "ramCheat.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ramCheat.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.178 ns) 6.117 ns Processor:HW\|dataPath:myDP\|ram:RAM\|Mux7~9 6 COMB LCCOMB_X35_Y14_N4 1 " "Info: 6: + IC(0.284 ns) + CELL(0.178 ns) = 6.117 ns; Loc. = LCCOMB_X35_Y14_N4; Fanout = 1; COMB Node = 'Processor:HW\|dataPath:myDP\|ram:RAM\|Mux7~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { Processor:HW|dataPath:myDP|ram:RAM|Mux7~6 Processor:HW|dataPath:myDP|ram:RAM|Mux7~9 } "NODE_NAME" } } { "ramCheat.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ramCheat.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.319 ns) 6.733 ns Processor:HW\|dataPath:myDP\|ram:RAM\|Mux7~20 7 COMB LCCOMB_X35_Y14_N8 1 " "Info: 7: + IC(0.297 ns) + CELL(0.319 ns) = 6.733 ns; Loc. = LCCOMB_X35_Y14_N8; Fanout = 1; COMB Node = 'Processor:HW\|dataPath:myDP\|ram:RAM\|Mux7~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { Processor:HW|dataPath:myDP|ram:RAM|Mux7~9 Processor:HW|dataPath:myDP|ram:RAM|Mux7~20 } "NODE_NAME" } } { "ramCheat.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ramCheat.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.829 ns Processor:HW\|dataPath:myDP\|ram:RAM\|Output\[0\] 8 REG LCFF_X35_Y14_N9 3 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 6.829 ns; Loc. = LCFF_X35_Y14_N9; Fanout = 3; REG Node = 'Processor:HW\|dataPath:myDP\|ram:RAM\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Processor:HW|dataPath:myDP|ram:RAM|Mux7~20 Processor:HW|dataPath:myDP|ram:RAM|Output[0] } "NODE_NAME" } } { "ramCheat.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ramCheat.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.014 ns ( 29.49 % ) " "Info: Total cell delay = 2.014 ns ( 29.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.815 ns ( 70.51 % ) " "Info: Total interconnect delay = 4.815 ns ( 70.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.829 ns" { Processor:HW|dataPath:myDP|dp1:DP1|register:PC|Output[2] Processor:HW|dataPath:myDP|dp1:DP1|Address[2]~1 Processor:HW|dataPath:myDP|ram:RAM|Mux7~4 Processor:HW|dataPath:myDP|ram:RAM|Mux7~5 Processor:HW|dataPath:myDP|ram:RAM|Mux7~6 Processor:HW|dataPath:myDP|ram:RAM|Mux7~9 Processor:HW|dataPath:myDP|ram:RAM|Mux7~20 Processor:HW|dataPath:myDP|ram:RAM|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.829 ns" { Processor:HW|dataPath:myDP|dp1:DP1|register:PC|Output[2] {} Processor:HW|dataPath:myDP|dp1:DP1|Address[2]~1 {} Processor:HW|dataPath:myDP|ram:RAM|Mux7~4 {} Processor:HW|dataPath:myDP|ram:RAM|Mux7~5 {} Processor:HW|dataPath:myDP|ram:RAM|Mux7~6 {} Processor:HW|dataPath:myDP|ram:RAM|Mux7~9 {} Processor:HW|dataPath:myDP|ram:RAM|Mux7~20 {} Processor:HW|dataPath:myDP|ram:RAM|Output[0] {} } { 0.000ns 0.587ns 1.890ns 1.437ns 0.320ns 0.284ns 0.297ns 0.000ns } { 0.000ns 0.521ns 0.178ns 0.178ns 0.544ns 0.178ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.777 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 6.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.879 ns) 3.548 ns oneSecClock:myClock\|clock 2 REG LCFF_X27_Y12_N21 2 " "Info: 2: + IC(1.643 ns) + CELL(0.879 ns) = 3.548 ns; Loc. = LCFF_X27_Y12_N21; Fanout = 2; REG Node = 'oneSecClock:myClock\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.522 ns" { CLOCK_50 oneSecClock:myClock|clock } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.644 ns) + CELL(0.000 ns) 5.192 ns oneSecClock:myClock\|clock~clkctrl 3 COMB CLKCTRL_G12 296 " "Info: 3: + IC(1.644 ns) + CELL(0.000 ns) = 5.192 ns; Loc. = CLKCTRL_G12; Fanout = 296; COMB Node = 'oneSecClock:myClock\|clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 6.777 ns Processor:HW\|dataPath:myDP\|ram:RAM\|Output\[0\] 4 REG LCFF_X35_Y14_N9 3 " "Info: 4: + IC(0.983 ns) + CELL(0.602 ns) = 6.777 ns; Loc. = LCFF_X35_Y14_N9; Fanout = 3; REG Node = 'Processor:HW\|dataPath:myDP\|ram:RAM\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { oneSecClock:myClock|clock~clkctrl Processor:HW|dataPath:myDP|ram:RAM|Output[0] } "NODE_NAME" } } { "ramCheat.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ramCheat.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 36.99 % ) " "Info: Total cell delay = 2.507 ns ( 36.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.270 ns ( 63.01 % ) " "Info: Total interconnect delay = 4.270 ns ( 63.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.777 ns" { CLOCK_50 oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl Processor:HW|dataPath:myDP|ram:RAM|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.777 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} oneSecClock:myClock|clock~clkctrl {} Processor:HW|dataPath:myDP|ram:RAM|Output[0] {} } { 0.000ns 0.000ns 1.643ns 1.644ns 0.983ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.778 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 6.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.879 ns) 3.548 ns oneSecClock:myClock\|clock 2 REG LCFF_X27_Y12_N21 2 " "Info: 2: + IC(1.643 ns) + CELL(0.879 ns) = 3.548 ns; Loc. = LCFF_X27_Y12_N21; Fanout = 2; REG Node = 'oneSecClock:myClock\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.522 ns" { CLOCK_50 oneSecClock:myClock|clock } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.644 ns) + CELL(0.000 ns) 5.192 ns oneSecClock:myClock\|clock~clkctrl 3 COMB CLKCTRL_G12 296 " "Info: 3: + IC(1.644 ns) + CELL(0.000 ns) = 5.192 ns; Loc. = CLKCTRL_G12; Fanout = 296; COMB Node = 'oneSecClock:myClock\|clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 6.778 ns Processor:HW\|dataPath:myDP\|dp1:DP1\|register:PC\|Output\[2\] 4 REG LCFF_X36_Y13_N5 3 " "Info: 4: + IC(0.984 ns) + CELL(0.602 ns) = 6.778 ns; Loc. = LCFF_X36_Y13_N5; Fanout = 3; REG Node = 'Processor:HW\|dataPath:myDP\|dp1:DP1\|register:PC\|Output\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { oneSecClock:myClock|clock~clkctrl Processor:HW|dataPath:myDP|dp1:DP1|register:PC|Output[2] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 36.99 % ) " "Info: Total cell delay = 2.507 ns ( 36.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.271 ns ( 63.01 % ) " "Info: Total interconnect delay = 4.271 ns ( 63.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.778 ns" { CLOCK_50 oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl Processor:HW|dataPath:myDP|dp1:DP1|register:PC|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.778 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} oneSecClock:myClock|clock~clkctrl {} Processor:HW|dataPath:myDP|dp1:DP1|register:PC|Output[2] {} } { 0.000ns 0.000ns 1.643ns 1.644ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.777 ns" { CLOCK_50 oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl Processor:HW|dataPath:myDP|ram:RAM|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.777 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} oneSecClock:myClock|clock~clkctrl {} Processor:HW|dataPath:myDP|ram:RAM|Output[0] {} } { 0.000ns 0.000ns 1.643ns 1.644ns 0.983ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.778 ns" { CLOCK_50 oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl Processor:HW|dataPath:myDP|dp1:DP1|register:PC|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.778 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} oneSecClock:myClock|clock~clkctrl {} Processor:HW|dataPath:myDP|dp1:DP1|register:PC|Output[2] {} } { 0.000ns 0.000ns 1.643ns 1.644ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "register.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "ramCheat.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ramCheat.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.829 ns" { Processor:HW|dataPath:myDP|dp1:DP1|register:PC|Output[2] Processor:HW|dataPath:myDP|dp1:DP1|Address[2]~1 Processor:HW|dataPath:myDP|ram:RAM|Mux7~4 Processor:HW|dataPath:myDP|ram:RAM|Mux7~5 Processor:HW|dataPath:myDP|ram:RAM|Mux7~6 Processor:HW|dataPath:myDP|ram:RAM|Mux7~9 Processor:HW|dataPath:myDP|ram:RAM|Mux7~20 Processor:HW|dataPath:myDP|ram:RAM|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.829 ns" { Processor:HW|dataPath:myDP|dp1:DP1|register:PC|Output[2] {} Processor:HW|dataPath:myDP|dp1:DP1|Address[2]~1 {} Processor:HW|dataPath:myDP|ram:RAM|Mux7~4 {} Processor:HW|dataPath:myDP|ram:RAM|Mux7~5 {} Processor:HW|dataPath:myDP|ram:RAM|Mux7~6 {} Processor:HW|dataPath:myDP|ram:RAM|Mux7~9 {} Processor:HW|dataPath:myDP|ram:RAM|Mux7~20 {} Processor:HW|dataPath:myDP|ram:RAM|Output[0] {} } { 0.000ns 0.587ns 1.890ns 1.437ns 0.320ns 0.284ns 0.297ns 0.000ns } { 0.000ns 0.521ns 0.178ns 0.178ns 0.544ns 0.178ns 0.319ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.777 ns" { CLOCK_50 oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl Processor:HW|dataPath:myDP|ram:RAM|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.777 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} oneSecClock:myClock|clock~clkctrl {} Processor:HW|dataPath:myDP|ram:RAM|Output[0] {} } { 0.000ns 0.000ns 1.643ns 1.644ns 0.983ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.778 ns" { CLOCK_50 oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl Processor:HW|dataPath:myDP|dp1:DP1|register:PC|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.778 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} oneSecClock:myClock|clock~clkctrl {} Processor:HW|dataPath:myDP|dp1:DP1|register:PC|Output[2] {} } { 0.000ns 0.000ns 1.643ns 1.644ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "oneSecClock:myClock\|clock KEY\[0\] CLOCK_50 4.671 ns register " "Info: tsu for register \"oneSecClock:myClock\|clock\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 4.671 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.980 ns + Longest pin register " "Info: + Longest pin to register delay is 7.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[0\] 1 PIN PIN_R22 58 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 58; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.499 ns) + CELL(0.521 ns) 7.884 ns oneSecClock:myClock\|clock~0 2 COMB LCCOMB_X27_Y12_N20 1 " "Info: 2: + IC(6.499 ns) + CELL(0.521 ns) = 7.884 ns; Loc. = LCCOMB_X27_Y12_N20; Fanout = 1; COMB Node = 'oneSecClock:myClock\|clock~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.020 ns" { KEY[0] oneSecClock:myClock|clock~0 } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.980 ns oneSecClock:myClock\|clock 3 REG LCFF_X27_Y12_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.980 ns; Loc. = LCFF_X27_Y12_N21; Fanout = 2; REG Node = 'oneSecClock:myClock\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { oneSecClock:myClock|clock~0 oneSecClock:myClock|clock } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 18.56 % ) " "Info: Total cell delay = 1.481 ns ( 18.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.499 ns ( 81.44 % ) " "Info: Total interconnect delay = 6.499 ns ( 81.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.980 ns" { KEY[0] oneSecClock:myClock|clock~0 oneSecClock:myClock|clock } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.980 ns" { KEY[0] {} KEY[0]~combout {} oneSecClock:myClock|clock~0 {} oneSecClock:myClock|clock {} } { 0.000ns 0.000ns 6.499ns 0.000ns } { 0.000ns 0.864ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 3.271 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 3.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.602 ns) 3.271 ns oneSecClock:myClock\|clock 2 REG LCFF_X27_Y12_N21 2 " "Info: 2: + IC(1.643 ns) + CELL(0.602 ns) = 3.271 ns; Loc. = LCFF_X27_Y12_N21; Fanout = 2; REG Node = 'oneSecClock:myClock\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.245 ns" { CLOCK_50 oneSecClock:myClock|clock } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 49.77 % ) " "Info: Total cell delay = 1.628 ns ( 49.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.643 ns ( 50.23 % ) " "Info: Total interconnect delay = 1.643 ns ( 50.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.271 ns" { CLOCK_50 oneSecClock:myClock|clock } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.271 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} } { 0.000ns 0.000ns 1.643ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.980 ns" { KEY[0] oneSecClock:myClock|clock~0 oneSecClock:myClock|clock } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.980 ns" { KEY[0] {} KEY[0]~combout {} oneSecClock:myClock|clock~0 {} oneSecClock:myClock|clock {} } { 0.000ns 0.000ns 6.499ns 0.000ns } { 0.000ns 0.864ns 0.521ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.271 ns" { CLOCK_50 oneSecClock:myClock|clock } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.271 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} } { 0.000ns 0.000ns 1.643ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDG\[1\] Processor:HW\|controlUnit:myCU\|state.sub 15.514 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDG\[1\]\" through register \"Processor:HW\|controlUnit:myCU\|state.sub\" is 15.514 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.778 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.879 ns) 3.548 ns oneSecClock:myClock\|clock 2 REG LCFF_X27_Y12_N21 2 " "Info: 2: + IC(1.643 ns) + CELL(0.879 ns) = 3.548 ns; Loc. = LCFF_X27_Y12_N21; Fanout = 2; REG Node = 'oneSecClock:myClock\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.522 ns" { CLOCK_50 oneSecClock:myClock|clock } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.644 ns) + CELL(0.000 ns) 5.192 ns oneSecClock:myClock\|clock~clkctrl 3 COMB CLKCTRL_G12 296 " "Info: 3: + IC(1.644 ns) + CELL(0.000 ns) = 5.192 ns; Loc. = CLKCTRL_G12; Fanout = 296; COMB Node = 'oneSecClock:myClock\|clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 6.778 ns Processor:HW\|controlUnit:myCU\|state.sub 4 REG LCFF_X37_Y13_N13 11 " "Info: 4: + IC(0.984 ns) + CELL(0.602 ns) = 6.778 ns; Loc. = LCFF_X37_Y13_N13; Fanout = 11; REG Node = 'Processor:HW\|controlUnit:myCU\|state.sub'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { oneSecClock:myClock|clock~clkctrl Processor:HW|controlUnit:myCU|state.sub } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/controlUnit.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 36.99 % ) " "Info: Total cell delay = 2.507 ns ( 36.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.271 ns ( 63.01 % ) " "Info: Total interconnect delay = 4.271 ns ( 63.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.778 ns" { CLOCK_50 oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl Processor:HW|controlUnit:myCU|state.sub } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.778 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} oneSecClock:myClock|clock~clkctrl {} Processor:HW|controlUnit:myCU|state.sub {} } { 0.000ns 0.000ns 1.643ns 1.644ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/controlUnit.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.459 ns + Longest register pin " "Info: + Longest register to pin delay is 8.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Processor:HW\|controlUnit:myCU\|state.sub 1 REG LCFF_X37_Y13_N13 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y13_N13; Fanout = 11; REG Node = 'Processor:HW\|controlUnit:myCU\|state.sub'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Processor:HW|controlUnit:myCU|state.sub } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/controlUnit.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.965 ns) + CELL(0.461 ns) 2.426 ns Processor:HW\|controlUnit:myCU\|WideOr2~0 2 COMB LCCOMB_X36_Y13_N30 2 " "Info: 2: + IC(1.965 ns) + CELL(0.461 ns) = 2.426 ns; Loc. = LCCOMB_X36_Y13_N30; Fanout = 2; COMB Node = 'Processor:HW\|controlUnit:myCU\|WideOr2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.426 ns" { Processor:HW|controlUnit:myCU|state.sub Processor:HW|controlUnit:myCU|WideOr2~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/controlUnit.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.521 ns) 3.244 ns Processor:HW\|controlUnit:myCU\|WideOr2 3 COMB LCCOMB_X36_Y13_N26 1 " "Info: 3: + IC(0.297 ns) + CELL(0.521 ns) = 3.244 ns; Loc. = LCCOMB_X36_Y13_N26; Fanout = 1; COMB Node = 'Processor:HW\|controlUnit:myCU\|WideOr2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { Processor:HW|controlUnit:myCU|WideOr2~0 Processor:HW|controlUnit:myCU|WideOr2 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/controlUnit.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.365 ns) + CELL(2.850 ns) 8.459 ns LEDG\[1\] 4 PIN PIN_U21 0 " "Info: 4: + IC(2.365 ns) + CELL(2.850 ns) = 8.459 ns; Loc. = PIN_U21; Fanout = 0; PIN Node = 'LEDG\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.215 ns" { Processor:HW|controlUnit:myCU|WideOr2 LEDG[1] } "NODE_NAME" } } { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.832 ns ( 45.30 % ) " "Info: Total cell delay = 3.832 ns ( 45.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.627 ns ( 54.70 % ) " "Info: Total interconnect delay = 4.627 ns ( 54.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.459 ns" { Processor:HW|controlUnit:myCU|state.sub Processor:HW|controlUnit:myCU|WideOr2~0 Processor:HW|controlUnit:myCU|WideOr2 LEDG[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.459 ns" { Processor:HW|controlUnit:myCU|state.sub {} Processor:HW|controlUnit:myCU|WideOr2~0 {} Processor:HW|controlUnit:myCU|WideOr2 {} LEDG[1] {} } { 0.000ns 1.965ns 0.297ns 2.365ns } { 0.000ns 0.461ns 0.521ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.778 ns" { CLOCK_50 oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl Processor:HW|controlUnit:myCU|state.sub } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.778 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} oneSecClock:myClock|clock~clkctrl {} Processor:HW|controlUnit:myCU|state.sub {} } { 0.000ns 0.000ns 1.643ns 1.644ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.459 ns" { Processor:HW|controlUnit:myCU|state.sub Processor:HW|controlUnit:myCU|WideOr2~0 Processor:HW|controlUnit:myCU|WideOr2 LEDG[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.459 ns" { Processor:HW|controlUnit:myCU|state.sub {} Processor:HW|controlUnit:myCU|WideOr2~0 {} Processor:HW|controlUnit:myCU|WideOr2 {} LEDG[1] {} } { 0.000ns 1.965ns 0.297ns 2.365ns } { 0.000ns 0.461ns 0.521ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Processor:HW\|dataPath:myDP\|dp3:DP3\|register:regA\|Output\[4\] SW\[4\] CLOCK_50 3.859 ns register " "Info: th for register \"Processor:HW\|dataPath:myDP\|dp3:DP3\|register:regA\|Output\[4\]\" (data pin = \"SW\[4\]\", clock pin = \"CLOCK_50\") is 3.859 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.777 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.879 ns) 3.548 ns oneSecClock:myClock\|clock 2 REG LCFF_X27_Y12_N21 2 " "Info: 2: + IC(1.643 ns) + CELL(0.879 ns) = 3.548 ns; Loc. = LCFF_X27_Y12_N21; Fanout = 2; REG Node = 'oneSecClock:myClock\|clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.522 ns" { CLOCK_50 oneSecClock:myClock|clock } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.644 ns) + CELL(0.000 ns) 5.192 ns oneSecClock:myClock\|clock~clkctrl 3 COMB CLKCTRL_G12 296 " "Info: 3: + IC(1.644 ns) + CELL(0.000 ns) = 5.192 ns; Loc. = CLKCTRL_G12; Fanout = 296; COMB Node = 'oneSecClock:myClock\|clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl } "NODE_NAME" } } { "oneSecClock.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/oneSecClock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 6.777 ns Processor:HW\|dataPath:myDP\|dp3:DP3\|register:regA\|Output\[4\] 4 REG LCFF_X35_Y13_N9 18 " "Info: 4: + IC(0.983 ns) + CELL(0.602 ns) = 6.777 ns; Loc. = LCFF_X35_Y13_N9; Fanout = 18; REG Node = 'Processor:HW\|dataPath:myDP\|dp3:DP3\|register:regA\|Output\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { oneSecClock:myClock|clock~clkctrl Processor:HW|dataPath:myDP|dp3:DP3|register:regA|Output[4] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 36.99 % ) " "Info: Total cell delay = 2.507 ns ( 36.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.270 ns ( 63.01 % ) " "Info: Total interconnect delay = 4.270 ns ( 63.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.777 ns" { CLOCK_50 oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl Processor:HW|dataPath:myDP|dp3:DP3|register:regA|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.777 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} oneSecClock:myClock|clock~clkctrl {} Processor:HW|dataPath:myDP|dp3:DP3|register:regA|Output[4] {} } { 0.000ns 0.000ns 1.643ns 1.644ns 0.983ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "register.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.204 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns SW\[4\] 1 PIN PIN_W12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_W12; Fanout = 1; PIN Node = 'SW\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "ProcessorHW.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/ProcessorHW.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.544 ns) 3.108 ns Processor:HW\|dataPath:myDP\|dp3:DP3\|register:regA\|Output\[4\]~4 2 COMB LCCOMB_X35_Y13_N8 1 " "Info: 2: + IC(1.558 ns) + CELL(0.544 ns) = 3.108 ns; Loc. = LCCOMB_X35_Y13_N8; Fanout = 1; COMB Node = 'Processor:HW\|dataPath:myDP\|dp3:DP3\|register:regA\|Output\[4\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { SW[4] Processor:HW|dataPath:myDP|dp3:DP3|register:regA|Output[4]~4 } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.204 ns Processor:HW\|dataPath:myDP\|dp3:DP3\|register:regA\|Output\[4\] 3 REG LCFF_X35_Y13_N9 18 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.204 ns; Loc. = LCFF_X35_Y13_N9; Fanout = 18; REG Node = 'Processor:HW\|dataPath:myDP\|dp3:DP3\|register:regA\|Output\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Processor:HW|dataPath:myDP|dp3:DP3|register:regA|Output[4]~4 Processor:HW|dataPath:myDP|dp3:DP3|register:regA|Output[4] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/Student/Desktop/Processor_Lab2/ProcessorHW/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.646 ns ( 51.37 % ) " "Info: Total cell delay = 1.646 ns ( 51.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.558 ns ( 48.63 % ) " "Info: Total interconnect delay = 1.558 ns ( 48.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.204 ns" { SW[4] Processor:HW|dataPath:myDP|dp3:DP3|register:regA|Output[4]~4 Processor:HW|dataPath:myDP|dp3:DP3|register:regA|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.204 ns" { SW[4] {} SW[4]~combout {} Processor:HW|dataPath:myDP|dp3:DP3|register:regA|Output[4]~4 {} Processor:HW|dataPath:myDP|dp3:DP3|register:regA|Output[4] {} } { 0.000ns 0.000ns 1.558ns 0.000ns } { 0.000ns 1.006ns 0.544ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.777 ns" { CLOCK_50 oneSecClock:myClock|clock oneSecClock:myClock|clock~clkctrl Processor:HW|dataPath:myDP|dp3:DP3|register:regA|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.777 ns" { CLOCK_50 {} CLOCK_50~combout {} oneSecClock:myClock|clock {} oneSecClock:myClock|clock~clkctrl {} Processor:HW|dataPath:myDP|dp3:DP3|register:regA|Output[4] {} } { 0.000ns 0.000ns 1.643ns 1.644ns 0.983ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.204 ns" { SW[4] Processor:HW|dataPath:myDP|dp3:DP3|register:regA|Output[4]~4 Processor:HW|dataPath:myDP|dp3:DP3|register:regA|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.204 ns" { SW[4] {} SW[4]~combout {} Processor:HW|dataPath:myDP|dp3:DP3|register:regA|Output[4]~4 {} Processor:HW|dataPath:myDP|dp3:DP3|register:regA|Output[4] {} } { 0.000ns 0.000ns 1.558ns 0.000ns } { 0.000ns 1.006ns 0.544ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 12:33:58 2015 " "Info: Processing ended: Mon Dec 21 12:33:58 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
