INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eburgadonovan7961/C475_Assignment1/C475_Assignment1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eburgadonovan7961/SingleCyclePro/SingleCyclePro.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eburgadonovan7961/C475_Assignment1/C475_Assignment1.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eburgadonovan7961/C475_Assignment1/C475_Assignment1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eburgadonovan7961/C475_Assignment1/C475_Assignment1.srcs/sources_1/new/InstructionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eburgadonovan7961/C475_Assignment1/C475_Assignment1.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eburgadonovan7961/C475_Assignment3/C475_Assignment3.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eburgadonovan7961/SingleCyclePro/SingleCyclePro.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eburgadonovan7961/C475_Assignment1/C475_Assignment1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eburgadonovan7961/C475_Assignment1/C475_Assignment1.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eburgadonovan7961/SingleCyclePro/SingleCyclePro.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eburgadonovan7961/SingleCyclePro/SingleCyclePro.srcs/sim_1/new/SCTestbench_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCTestbench_tb
