// Seed: 2768502682
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    inout id_4
);
  assign id_4[1] = {1, 1'h0};
  defparam id_5.id_6 = id_5 & 1;
endmodule
