(ExpressProject ""
  (ProjectVersion "19981106")
  (ProjectType "PCB")
  (Folder "Design Resources"
    (Folder "Library"
      (File "e:\cadencelib\orcad\hyoc.olb"
        (Type "Schematic Library"))
      (File "i:\2018年----fpga\黑金\ax516\03_原理图库\ax545_sch_lib.olb"
        (Type "Schematic Library"))
      (File "e:\cadencelib\orcad\ic.olb"
        (Type "Schematic Library")))
    (BuildFileAddedOrDeleted "x")
    (CompileFileAddedOrDeleted "x")
    ("Create Allegro Netlist" "TRUE")
    ("Allegro Netlist Directory"
       "H:\github\FPGA-PROJECT\HARDWARE\XC6SLX150_PACK_V10A\SCH\allegro")
    ("View Allegro Netlist Files" "FALSE")
    ("Allegro Netlist Create DCF File" "FALSE")
    ("Update Allegro Board" "FALSE")
    ("Allegro Netlist Output Board File" "allegro\DISCOVERY-F030_BOOSTPACK.brd")
    ("Allegro Netlist Remove Etch" "FALSE")
    ("Allegro Netlist Place Changed Component" "ALWAYS_REPLACE")
    ("Allegro Netlist Open Board in Allegro" "ALLEGRO")
    ("Allegro Setup Backup Versions" "3")
    ("Allegro Setup Output Warnings" "TRUE")
    ("Allegro Setup Ignore Constraints" "FALSE")
    ("Allegro Setup Part Type Length" "31")
    ("Allegro Netlist Combine Property String" "PCB Footprint")
    ("Allegro Netlist Ignore Fixed Property" "FALSE")
    ("Allegro Netlist User Defined Property" "FALSE")
    (Netlist_TAB "0")
    (NoModify)
    (BOM_Scope "1")
    (BOM_Mode "0")
    (BOM_Report_File "E:\GitHub\MBEDBoard\EZFET_V10A\SCH\EZFET_V10A.BOM")
    (BOM_Merge_Include "FALSE")
    (BOM_Property_Combine_7.0
       "{Item}\t{Quantity}\t{Reference}\t{Value}\t{PCB Footprint}\t{Description}\t{Corporation}\t{Manufacture}")
    (BOM_Header
       "Item\tQuantity\tReference\tPart\tPCB Footprint\tDescription\tCorporation\tManufacture")
    (BOM_Include_File
       "F:\迅雷下载\42_DISCOVERY-F030_BOOSTPACK\SCH\DISCOVERY-F030_BOOSTPACK.INC")
    (BOM_Include_File_Combine_7.0 "{Item}\t{Quantity}\t{Reference}\t{Value}")
    (BOM_One_Part_Per_Line "FALSE")
    (Open_BOM_in_Excel "FALSE")
    (BOM_View_Output "FALSE")
    (ANNOTATE_Scope "0")
    (ANNOTATE_Mode "1")
    (ANNOTATE_Action "3")
    (Annotate_Page_Order "0")
    (ANNOTATE_Reset_References_to_1 "FALSE")
    (ANNOTATE_No_Page_Number_Change "FALSE")
    (ANNOTATE_Property_Combine "{Value}{Source Package}{POWER_GROUP}{Package}")
    (ANNOTATE_IncludeNonPrimitive "FALSE")
    (ANNOTATE_PreserveDesignator "FALSE")
    (ANNOTATE_PreserveUserEdits "FALSE")
    (ANNOTATE_Refdes_Control_Required "FALSE")
    (Update_Instace_for_External_Design "FALSE")
    (Annotate_type "Default")
    (width_pages "100")
    (width_start "80")
    (width_End "80")
    (DRC_Scope "0")
    (DRC_Action "0")
    (DRC_Create_Warnings "FALSE")
    (DRC_View_Output "FALSE")
    (DRC_Preserved_Waived "FALSE")
    (DRC_Run_Electrical_Rules "TRUE")
    (DRC_Run_Physical_Rules "FALSE")
    (DRC_Report_File
       "H:\FPGA-PROJECT\HARDWARE\XC6SLX150_PACK_V10A\SCH\XC6SLX150_PACK_V10A.DRC")
    (DRC_Check_Ports "FALSE")
    (DRC_Check_Off-Page_Connectors "FALSE")
    (DRC_Report_Ports_and_Off-page_Connectors "FALSE")
    (DRC_SDT_Compatibility "FALSE")
    (DRC_Report_Off-grid_Objects "FALSE")
    (DRC_Check_Unconnected_Nets "TRUE")
    (DRC_Check_for_Misleading_TAP "FALSE")
    (DRC_Report_Netnames "FALSE")
    (DRC_Check_Single_Node_Nets "TRUE")
    (DRC_Run_Electrical_Custom_DRC "FALSE")
    (DRC_Check_No_Driving_Source "TRUE")
    (DRC_Check_Duplicate_NetNames "TRUE")
    (DRC_Check_Floating_Pins "TRUE")
    (DRC_Check_Physical_Power_Pins_Visibility "TRUE")
    (DRC_Check_PCB_Footprint_Property "TRUE")
    (DRC_Check_Normal_Convert_View_Sync "TRUE")
    (DRC_Check_Incorrect_PinGroup_Assignment "TRUE")
    (DRC_Check_High_Speed_Props_Syntax "TRUE")
    (DRC_Check_Missing_Pin_Numbers "TRUE")
    (DRC_Check_Device_With_No_Pins "TRUE")
    (DRC_Check_Power_Ground_Short "TRUE")
    (DRC_Identical_References "TRUE")
    (DRC_Type_Mismatch "TRUE")
    (DRC_Visible_Power_pins "FALSE")
    (DRC_Report_Unused_Part_Packages "TRUE")
    (DRC_Check_Name_Prop_For_HierBlocks "TRUE")
    (DRC_Run_Physical_Custom_DRC "FALSE")
    (DOCKED "TRUE")
    (DOCKING_POSITION "59420")
    (IREFReportFile
       "H:\FPGA-PROJECT\HARDWARE\SPARTAN6_TEST_V10A\SCH\SPARTAN6_TEST_V10A.csv")
    (IREFViewOutput "0")
    (File ".\xc6slx150_pack_v10a.dsn"
      (Type "Schematic Design")))
  (Folder "Outputs"
    (File ".\allegro\pstxnet.dat"
      (Type "Report")
      (DisplayName "pstxnet.dat"))
    (File ".\allegro\pstxprt.dat"
      (Type "Report")
      (DisplayName "pstxprt.dat"))
    (File ".\allegro\pstchip.dat"
      (Type "Report")
      (DisplayName "pstchip.dat"))
    (File ".\xc6slx150_pack_v10a.drc"
      (Type "Report")))
  (Folder "Referenced Projects")
  (PartMRUSelector
    (XC6SLX150-2FGG484
      (FullPartName "XC6SLX150-2FGG484F.Normal")
      (LibraryName "E:\CADENCELIB\ORCAD\IC.OLB")
      (DeviceIndex "5"))
    (SWITCH_3P
      (FullPartName "SWITCH_3P.Normal")
      (LibraryName "E:\CADENCELIB\ORCAD\HYOC.OLB")
      (DeviceIndex "0"))
    ("CONN RECT 20x2"
      (FullPartName "CONN RECT 20x2.Normal")
      (LibraryName "D:\CADENCE\SPB_17.2\TOOLS\CAPTURE\LIBRARY\CONNECTOR.OLB")
      (DeviceIndex "0"))
    ("CONN RCPT 6X2"
      (FullPartName "CONN RCPT 6X2.Normal")
      (LibraryName "D:\CADENCE\SPB_17.2\TOOLS\CAPTURE\LIBRARY\CONNECTOR.OLB")
      (DeviceIndex "0"))
    ("CONN RCPT 9x2"
      (FullPartName "CONN RCPT 9x2.Normal")
      (LibraryName "D:\CADENCE\SPB_17.2\TOOLS\CAPTURE\LIBRARY\CONNECTOR.OLB")
      (DeviceIndex "0"))
    ("CONNECTOR VGA"
      (FullPartName "CONNECTOR VGA.Normal")
      (LibraryName "I:\2018年----FPGA\黑金\AX516\03_原理图库\AX545_SCH_LIB.OLB")
      (DeviceIndex "0"))
    (DS1302Z+
      (FullPartName "DS1302Z+.Normal")
      (LibraryName "E:\CADENCELIB\ORCAD\IC.OLB")
      (DeviceIndex "0"))
    (CY7C68013A_3
      (FullPartName "CY7C68013A_3.Normal")
      (LibraryName "I:\2018年----FPGA\黑金\AX516\03_原理图库\AX545_SCH_LIB.OLB")
      (DeviceIndex "0"))
    (RTL8211EG-VB-CG
      (FullPartName "RTL8211EG-VB-CG.Normal")
      (LibraryName "E:\CADENCELIB\ORCAD\HYOC.OLB")
      (DeviceIndex "0"))
    (GE_RJ45_2
      (FullPartName "GE_RJ45_2.Normal")
      (LibraryName "I:\2018年----FPGA\黑金\AX516\03_原理图库\AX545_SCH_LIB.OLB")
      (DeviceIndex "0"))
    ("JTAG 7x2/SM"
      (FullPartName "JTAG 7x2/SM.Normal")
      (LibraryName "I:\2018年----FPGA\黑金\AX516\03_原理图库\AX545_SCH_LIB.OLB")
      (DeviceIndex "0"))
    ("SMA JACK_2"
      (FullPartName "SMA JACK_2.Normal")
      (LibraryName "I:\2018年----FPGA\黑金\AX516\03_原理图库\AX545_SCH_LIB.OLB")
      (DeviceIndex "0"))
    (W25Q256FV/BV
      (FullPartName "W25Q256FV/BV.Normal")
      (LibraryName "I:\2018年----FPGA\黑金\AX516\03_原理图库\AX545_SCH_LIB.OLB")
      (DeviceIndex "0"))
    (TPS51200DRCR_0
      (FullPartName "TPS51200DRCR_0.Normal")
      (LibraryName "I:\2018年----FPGA\黑金\AX516\03_原理图库\AX545_SCH_LIB.OLB")
      (DeviceIndex "0"))
    (MT41J256M16_2
      (FullPartName "MT41J256M16_2.Normal")
      (LibraryName "I:\2018年----FPGA\黑金\AX516\03_原理图库\AX545_SCH_LIB.OLB")
      (DeviceIndex "0"))
    (XC6SLX16_45
      (FullPartName "XC6SLX16_45H.Normal")
      (LibraryName "I:\2018年----FPGA\黑金\AX516\03_原理图库\AX545_SCH_LIB.OLB")
      (DeviceIndex "7"))
    (OFFPAGELEFT-R
      (LibraryName "D:\CADENCE\SPB_17.2\TOOLS\CAPTURE\LIBRARY\CAPSYM.OLB")
      (DeviceIndex "0"))
    (OFFPAGELEFT-L
      (LibraryName "D:\CADENCE\SPB_17.2\TOOLS\CAPTURE\LIBRARY\CAPSYM.OLB")
      (DeviceIndex "0"))
    (MSP430F5529IPN
      (FullPartName "MSP430F5529IPN.Normal")
      (LibraryName "E:\CADENCELIB\ORCAD\HYOC.OLB")
      (DeviceIndex "0"))
    (USB-B
      (FullPartName "USB-B.Normal")
      (LibraryName "E:\CADENCELIB\ORCAD\HYOC.OLB")
      (DeviceIndex "0"))
    (MSP430F5528IRGC
      (FullPartName "MSP430F5528IRGC.Normal")
      (LibraryName "E:\CADENCELIB\ORCAD\HYOC.OLB")
      (DeviceIndex "0"))
    (0R96-OLED-PACK
      (FullPartName "0R96-OLED-PACK.Normal")
      (LibraryName "E:\CADENCELIB\XXXLZJXXX\XXXLZJXXX.OLB")
      (DeviceIndex "0"))
    ("CONN RCPT 21x2"
      (FullPartName "CONN RCPT 21x2.Normal")
      (LibraryName "D:\CADENCE\SPB_16.6\TOOLS\CAPTURE\LIBRARY\CONNECTOR.OLB")
      (DeviceIndex "0"))
    (SPX3819M5-L-3-3/TR
      (FullPartName "SPX3819M5-L-3-3/TR.Normal")
      (LibraryName "H:\CADENCELIB\XXXLZJXXX\XXXLZJXXX.OLB")
      (DeviceIndex "0"))
    ("CONN PLUG 20x2"
      (FullPartName "CONN PLUG 20x2.Normal")
      (LibraryName "D:\CADENCE\SPB_16.6\TOOLS\CAPTURE\LIBRARY\CONNECTOR.OLB")
      (DeviceIndex "0")))
  (ISPCBBASICLICENSE "false")
  (GlobalState
    (FileView
      (Path "Design Resources")
      (Path "Design Resources" ".\xc6slx150_pack_v10a.dsn")
      (Path "Design Resources" ".\xc6slx150_pack_v10a.dsn" "MAIN")
      (Path "Design Resources" "Library")
      (Path "Outputs")
      (Select "Design Resources" ".\xc6slx150_pack_v10a.dsn"))
    (HierarchyView)
    (Doc
      (Type "COrCapturePMDoc")
      (Frame
        (Placement "44 0 1 -1 -1 -1 -1 0 250 0 946"))
      (Tab 0))
    (Doc
      (Type "COrSchematicDoc")
      (Frame
        (Placement "44 0 1 -1 -1 -8 -31 182 1590 182 675")
        (Scroll "-176 0")
        (Zoom "61")
        (Occurrence "/"))
      (Path
         "G:\GITHUB\FPGA-PROJECT\HARDWARE\XC6SLX150_PACK_V10A\SCH\XC6SLX150_PACK_V10A.DSN")
      (Schematic "MAIN")
      (Page "07 DDR3"))
    (Doc
      (Type "COrSchematicDoc")
      (Frame
        (Placement "44 0 1 -1 -1 -8 -31 78 1486 78 571")
        (Scroll "1713 1028")
        (Zoom "200")
        (Occurrence "/"))
      (Path
         "G:\GITHUB\FPGA-PROJECT\HARDWARE\XC6SLX150_PACK_V10A\SCH\XC6SLX150_PACK_V10A.DSN")
      (Schematic "MAIN")
      (Page "05 FPGA BANK2 BANK3"))
    (Doc
      (Type "COrSchematicDoc")
      (Frame
        (Placement "44 2 3 -1 -1 -8 -31 130 1590 130 518")
        (Scroll "0 441")
        (Zoom "100")
        (Occurrence "/"))
      (Path
         "G:\GITHUB\FPGA-PROJECT\HARDWARE\XC6SLX150_PACK_V10A\SCH\XC6SLX150_PACK_V10A.DSN")
      (Schematic "MAIN")
      (Page "11 EEPROM RTC")))
  (MPSSessionName "Administrator")
  (LastUsedLibraryBrowseDirectory "I:\2018年----FPGA\黑金\AX516\03_原理图库"))
