{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679078700407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679078700407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 17 19:45:00 2023 " "Processing started: Fri Mar 17 19:45:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679078700407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078700407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fm_demodulator -c fm_demodulator " "Command: quartus_map --read_settings_files=on --write_settings_files=off fm_demodulator -c fm_demodulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078700407 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679078700820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679078700821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file logic_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_pll " "Found entity 1: logic_pll" {  } { { "logic_pll.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/logic_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078708213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078708213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078708215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078708215 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "uart_tx uart_tx.v(8) " "Verilog Module Declaration warning at uart_tx.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"uart_tx\"" {  } { { "uart_tx.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_tx.v" 8 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078708217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078708217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078708217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge_data.v 1 1 " "Found 1 design units, including 1 entities, in source file merge_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge_data " "Found entity 1: merge_data" {  } { { "merge_data.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/merge_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078708219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078708219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "split_data.v 1 1 " "Found 1 design units, including 1 entities, in source file split_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 split_data " "Found entity 1: split_data" {  } { { "split_data.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/split_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078708221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078708221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conj_c_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file conj_c_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 conj_c_mult " "Found entity 1: conj_c_mult" {  } { { "conj_c_mult.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/conj_c_mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078708222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078708222 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fir_17.v(48) " "Verilog HDL information at fir_17.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1679078708224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_17.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_17.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_17 " "Found entity 1: fir_17" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078708224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078708224 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "fm_demod fm_demod.v(6) " "Verilog Module Declaration warning at fm_demod.v(6): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"fm_demod\"" {  } { { "fm_demod.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fm_demod.v" 6 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078708226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fm_demod.v 1 1 " "Found 1 design units, including 1 entities, in source file fm_demod.v" { { "Info" "ISGN_ENTITY_NAME" "1 fm_demod " "Found entity 1: fm_demod" {  } { { "fm_demod.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fm_demod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078708226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078708226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avg_128.v 1 1 " "Found 1 design units, including 1 entities, in source file avg_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 avg_128 " "Found entity 1: avg_128" {  } { { "avg_128.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/avg_128.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078708228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078708228 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fm_demod " "Elaborating entity \"fm_demod\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679078708300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_pll logic_pll:PLL " "Elaborating entity \"logic_pll\" for hierarchy \"logic_pll:PLL\"" {  } { { "fm_demod.v" "PLL" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fm_demod.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078708313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll logic_pll:PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"logic_pll:PLL\|altpll:altpll_component\"" {  } { { "logic_pll.v" "altpll_component" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/logic_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078708353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "logic_pll:PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"logic_pll:PLL\|altpll:altpll_component\"" {  } { { "logic_pll.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/logic_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078708367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "logic_pll:PLL\|altpll:altpll_component " "Instantiated megafunction \"logic_pll:PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 625 " "Parameter \"clk0_divide_by\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=logic_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=logic_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078708368 ""}  } { { "logic_pll.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/logic_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679078708368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/logic_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/logic_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_pll_altpll " "Found entity 1: logic_pll_altpll" {  } { { "db/logic_pll_altpll.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/logic_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078708408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078708408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_pll_altpll logic_pll:PLL\|altpll:altpll_component\|logic_pll_altpll:auto_generated " "Elaborating entity \"logic_pll_altpll\" for hierarchy \"logic_pll:PLL\|altpll:altpll_component\|logic_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078708409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:RX " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:RX\"" {  } { { "fm_demod.v" "RX" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fm_demod.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078708416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:TX " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:TX\"" {  } { { "fm_demod.v" "TX" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fm_demod.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078708425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "merge_data merge_data:MERGE " "Elaborating entity \"merge_data\" for hierarchy \"merge_data:MERGE\"" {  } { { "fm_demod.v" "MERGE" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fm_demod.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078708437 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 merge_data.v(58) " "Verilog HDL assignment warning at merge_data.v(58): truncated value with size 32 to match size of target (2)" {  } { { "merge_data.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/merge_data.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679078708437 "|fm_demod|merge_data:MERGE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conj_c_mult conj_c_mult:MULT " "Elaborating entity \"conj_c_mult\" for hierarchy \"conj_c_mult:MULT\"" {  } { { "fm_demod.v" "MULT" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fm_demod.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078708444 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 conj_c_mult.v(72) " "Verilog HDL assignment warning at conj_c_mult.v(72): truncated value with size 32 to match size of target (16)" {  } { { "conj_c_mult.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/conj_c_mult.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679078708446 "|fm_demod|conj_c_mult:MULT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avg_128 avg_128:AVG " "Elaborating entity \"avg_128\" for hierarchy \"avg_128:AVG\"" {  } { { "fm_demod.v" "AVG" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fm_demod.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078708458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 avg_128.v(63) " "Verilog HDL assignment warning at avg_128.v(63): truncated value with size 32 to match size of target (7)" {  } { { "avg_128.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/avg_128.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679078708479 "|fm_demod|avg_128:AVG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avg_128.v(69) " "Verilog HDL assignment warning at avg_128.v(69): truncated value with size 32 to match size of target (16)" {  } { { "avg_128.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/avg_128.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679078708480 "|fm_demod|avg_128:AVG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_17 fir_17:FIR " "Elaborating entity \"fir_17\" for hierarchy \"fir_17:FIR\"" {  } { { "fm_demod.v" "FIR" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fm_demod.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078708647 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 16 fir_17.v(215) " "Verilog HDL assignment warning at fir_17.v(215): truncated value with size 36 to match size of target (16)" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679078708656 "|fm_demod|fir_17:FIR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split_data split_data:SPLIT " "Elaborating entity \"split_data\" for hierarchy \"split_data:SPLIT\"" {  } { { "fm_demod.v" "SPLIT" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fm_demod.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078708717 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 split_data.v(52) " "Verilog HDL assignment warning at split_data.v(52): truncated value with size 32 to match size of target (2)" {  } { { "split_data.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/split_data.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679078708718 "|fm_demod|split_data:SPLIT"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg14 " "Found entity 1: altsyncram_eg14" {  } { { "db/altsyncram_eg14.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/altsyncram_eg14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078710425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078710425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i7c " "Found entity 1: mux_i7c" {  } { { "db/mux_i7c.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/mux_i7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078710589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078710589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078710696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078710696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_irh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_irh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_irh " "Found entity 1: cntr_irh" {  } { { "db/cntr_irh.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cntr_irh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078710787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078710787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jrb " "Found entity 1: cmpr_jrb" {  } { { "db/cmpr_jrb.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cmpr_jrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078710831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078710831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8hi " "Found entity 1: cntr_8hi" {  } { { "db/cntr_8hi.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cntr_8hi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078710886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078710886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5rh " "Found entity 1: cntr_5rh" {  } { { "db/cntr_5rh.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cntr_5rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078710964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078710964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cmpr_grb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078711005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078711005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078711061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078711061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078711102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078711102 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078711514 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1679078711625 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.03.17.19:45:14 Progress: Loading sld502272da/alt_sld_fab_wrapper_hw.tcl " "2023.03.17.19:45:14 Progress: Loading sld502272da/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078714601 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078716452 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078716559 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078718749 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078718837 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078718938 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078719053 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078719058 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078719058 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1679078719771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld502272da/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld502272da/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld502272da/alt_sld_fab.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078719989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078719989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078720061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078720061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078720063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078720063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078720126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078720126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078720204 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078720204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078720204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078720264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078720264 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "19 " "Inferred 19 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult16\"" {  } { { "fir_17.v" "Mult16" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 205 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1679078723149 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "conj_c_mult:MULT\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"conj_c_mult:MULT\|Mult1\"" {  } { { "conj_c_mult.v" "Mult1" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/conj_c_mult.v" 67 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1679078723149 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "conj_c_mult:MULT\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"conj_c_mult:MULT\|Mult0\"" {  } { { "conj_c_mult.v" "Mult0" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/conj_c_mult.v" 65 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1679078723149 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult13\"" {  } { { "fir_17.v" "Mult13" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 202 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1679078723149 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult12\"" {  } { { "fir_17.v" "Mult12" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 201 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1679078723149 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult15\"" {  } { { "fir_17.v" "Mult15" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 204 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1679078723149 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult14\"" {  } { { "fir_17.v" "Mult14" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 203 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1679078723149 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult3\"" {  } { { "fir_17.v" "Mult3" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 192 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1679078723149 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult9\"" {  } { { "fir_17.v" "Mult9" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1679078723149 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult8\"" {  } { { "fir_17.v" "Mult8" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 197 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1679078723149 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult11\"" {  } { { "fir_17.v" "Mult11" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 200 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1679078723149 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult10\"" {  } { { "fir_17.v" "Mult10" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 199 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1679078723149 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult7\"" {  } { { "fir_17.v" "Mult7" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 196 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1679078723149 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult6\"" {  } { { "fir_17.v" "Mult6" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1679078723149 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult5\"" {  } { { "fir_17.v" "Mult5" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 194 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1679078723149 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult4\"" {  } { { "fir_17.v" "Mult4" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 193 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1679078723149 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult2\"" {  } { { "fir_17.v" "Mult2" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 191 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1679078723149 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult1\"" {  } { { "fir_17.v" "Mult1" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1679078723149 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult0\"" {  } { { "fir_17.v" "Mult0" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1679078723149 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1679078723149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_17:FIR\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\"" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 205 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_17:FIR\|lpm_mult:Mult16 " "Instantiated megafunction \"fir_17:FIR\|lpm_mult:Mult16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723199 ""}  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 205 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679078723199 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult16\|multcore:mult_core fir_17:FIR\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\|multcore:mult_core\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 205 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723246 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder fir_17:FIR\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 205 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723267 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] fir_17:FIR\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 205 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3vg " "Found entity 1: add_sub_3vg" {  } { { "db/add_sub_3vg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_3vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078723338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078723338 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir_17:FIR\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 205 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9kg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9kg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9kg " "Found entity 1: add_sub_9kg" {  } { { "db/add_sub_9kg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_9kg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078723391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078723391 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir_17:FIR\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 205 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723402 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir_17:FIR\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 205 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7vg " "Found entity 1: add_sub_7vg" {  } { { "db/add_sub_7vg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_7vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078723451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078723451 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult16\|altshift:external_latency_ffs fir_17:FIR\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 205 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "conj_c_mult:MULT\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"conj_c_mult:MULT\|lpm_mult:Mult1\"" {  } { { "conj_c_mult.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/conj_c_mult.v" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conj_c_mult:MULT\|lpm_mult:Mult1 " "Instantiated megafunction \"conj_c_mult:MULT\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723486 ""}  } { { "conj_c_mult.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/conj_c_mult.v" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679078723486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pgs " "Found entity 1: mult_pgs" {  } { { "db/mult_pgs.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/mult_pgs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078723524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078723524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_17:FIR\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult13\"" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 202 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_17:FIR\|lpm_mult:Mult13 " "Instantiated megafunction \"fir_17:FIR\|lpm_mult:Mult13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723555 ""}  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 202 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679078723555 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult13\|multcore:mult_core fir_17:FIR\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult13\|multcore:mult_core\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult13\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 202 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723571 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder fir_17:FIR\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult13\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 202 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723578 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir_17:FIR\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult13\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 202 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dkg " "Found entity 1: add_sub_dkg" {  } { { "db/add_sub_dkg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_dkg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078723628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078723628 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir_17:FIR\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult13\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 202 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723640 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir_17:FIR\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult13\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 202 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2vg " "Found entity 1: add_sub_2vg" {  } { { "db/add_sub_2vg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_2vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078723689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078723689 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult13\|altshift:external_latency_ffs fir_17:FIR\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult13\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult13\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 202 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_17:FIR\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult12\"" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 201 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_17:FIR\|lpm_mult:Mult12 " "Instantiated megafunction \"fir_17:FIR\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723718 ""}  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 201 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679078723718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_17:FIR\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\"" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 204 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_17:FIR\|lpm_mult:Mult15 " "Instantiated megafunction \"fir_17:FIR\|lpm_mult:Mult15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723751 ""}  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 204 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679078723751 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult15\|multcore:mult_core fir_17:FIR\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\|multcore:mult_core\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 204 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723769 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult15\|multcore:mult_core\|mpar_add:padder fir_17:FIR\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 204 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723779 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult15\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] fir_17:FIR\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 204 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4vg " "Found entity 1: add_sub_4vg" {  } { { "db/add_sub_4vg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_4vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078723827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078723827 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult15\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir_17:FIR\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 204 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_akg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_akg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_akg " "Found entity 1: add_sub_akg" {  } { { "db/add_sub_akg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_akg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078723881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078723881 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult15\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir_17:FIR\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 204 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723893 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult15\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir_17:FIR\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 204 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8vg " "Found entity 1: add_sub_8vg" {  } { { "db/add_sub_8vg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_8vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078723940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078723940 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult15\|altshift:external_latency_ffs fir_17:FIR\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 204 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_17:FIR\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\"" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 203 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_17:FIR\|lpm_mult:Mult14 " "Instantiated megafunction \"fir_17:FIR\|lpm_mult:Mult14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078723974 ""}  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 203 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679078723974 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult14\|multcore:mult_core fir_17:FIR\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\|multcore:mult_core\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 203 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723992 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder fir_17:FIR\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 203 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078723999 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] fir_17:FIR\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 203 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078724010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5vg " "Found entity 1: add_sub_5vg" {  } { { "db/add_sub_5vg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_5vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078724047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078724047 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir_17:FIR\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 203 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078724062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bkg " "Found entity 1: add_sub_bkg" {  } { { "db/add_sub_bkg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_bkg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078724100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078724100 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir_17:FIR\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 203 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078724112 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir_17:FIR\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 203 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078724123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9vg " "Found entity 1: add_sub_9vg" {  } { { "db/add_sub_9vg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_9vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078724160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078724160 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult14\|altshift:external_latency_ffs fir_17:FIR\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 203 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078724170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_17:FIR\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult3\"" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 192 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078724190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_17:FIR\|lpm_mult:Mult3 " "Instantiated megafunction \"fir_17:FIR\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724190 ""}  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 192 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679078724190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_17:FIR\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult9\"" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 198 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078724226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_17:FIR\|lpm_mult:Mult9 " "Instantiated megafunction \"fir_17:FIR\|lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724226 ""}  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 198 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679078724226 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult9\|multcore:mult_core fir_17:FIR\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult9\|multcore:mult_core\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult9\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 198 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078724242 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder fir_17:FIR\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult9\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 198 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078724250 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir_17:FIR\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult9\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 198 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078724264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fkg " "Found entity 1: add_sub_fkg" {  } { { "db/add_sub_fkg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_fkg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078724301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078724301 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir_17:FIR\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult9\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 198 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078724312 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir_17:FIR\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult9\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 198 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078724325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_avg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_avg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_avg " "Found entity 1: add_sub_avg" {  } { { "db/add_sub_avg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_avg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078724363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078724363 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult9\|altshift:external_latency_ffs fir_17:FIR\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult9\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult9\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 198 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078724374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_17:FIR\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult8\"" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 197 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078724391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_17:FIR\|lpm_mult:Mult8 " "Instantiated megafunction \"fir_17:FIR\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724391 ""}  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 197 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679078724391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_17:FIR\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult11\"" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 200 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078724426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_17:FIR\|lpm_mult:Mult11 " "Instantiated megafunction \"fir_17:FIR\|lpm_mult:Mult11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724426 ""}  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 200 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679078724426 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult11\|multcore:mult_core fir_17:FIR\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult11\|multcore:mult_core\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult11\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 200 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078724445 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder fir_17:FIR\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult11\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 200 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078724452 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir_17:FIR\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult11\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 200 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078724466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ekg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ekg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ekg " "Found entity 1: add_sub_ekg" {  } { { "db/add_sub_ekg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_ekg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078724503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078724503 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir_17:FIR\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult11\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 200 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078724514 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir_17:FIR\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult11\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 200 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078724639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6vg " "Found entity 1: add_sub_6vg" {  } { { "db/add_sub_6vg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_6vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679078724705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078724705 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult11\|altshift:external_latency_ffs fir_17:FIR\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult11\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult11\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 200 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078724716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_17:FIR\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult10\"" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 199 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078724735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_17:FIR\|lpm_mult:Mult10 " "Instantiated megafunction \"fir_17:FIR\|lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724735 ""}  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 199 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679078724735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_17:FIR\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult2\"" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 191 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078724851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_17:FIR\|lpm_mult:Mult2 " "Instantiated megafunction \"fir_17:FIR\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724852 ""}  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 191 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679078724852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_17:FIR\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult1\"" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 190 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078724885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_17:FIR\|lpm_mult:Mult1 " "Instantiated megafunction \"fir_17:FIR\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724885 ""}  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 190 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679078724885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_17:FIR\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult0\"" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 189 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078724917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_17:FIR\|lpm_mult:Mult0 " "Instantiated megafunction \"fir_17:FIR\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679078724917 ""}  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 189 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679078724917 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1679078725630 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078727367 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "45 " "45 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679078730143 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/output_files/fm_demodulator.map.smsg " "Generated suppressed messages file C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/output_files/fm_demodulator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078730452 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 165 229 0 0 64 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 165 of its 229 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 64 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1679078731425 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679078731512 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679078731512 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8171 " "Implemented 8171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679078732015 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679078732015 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8058 " "Implemented 8058 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679078732015 ""} { "Info" "ICUT_CUT_TM_RAMS" "98 " "Implemented 98 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1679078732015 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1679078732015 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1679078732015 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679078732015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679078732062 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 17 19:45:32 2023 " "Processing ended: Fri Mar 17 19:45:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679078732062 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679078732062 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679078732062 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679078732062 ""}
