// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
// RUN: %clang_cc1 -no-opaque-pointers -verify -disable-llvm-passes -fompss-2 -x c -S -emit-llvm %s -o - | FileCheck %s
// expected-no-diagnostics
#ifndef HEADER
#define HEADER

_Bool bv, bx;
char cv, cx;
unsigned char ucv, ucx;
short sv, sx;
unsigned short usv, usx;
int iv, ix;
unsigned int uiv, uix;
long lv, lx;
unsigned long ulv, ulx;
long long llv, llx;
unsigned long long ullv, ullx;
float fv, fx;
double dv, dx;
long double ldv, ldx;
_Complex int civ, cix;
_Complex float cfv, cfx;
_Complex double cdv, cdx;

typedef int int4 __attribute__((__vector_size__(16)));
int4 int4x;

struct BitFields {
  int : 32;
  int a : 31;
} bfx;

struct BitFields_packed {
  int : 32;
  int a : 31;
} __attribute__ ((__packed__)) bfx_packed;

struct BitFields2 {
  int : 31;
  int a : 1;
} bfx2;

struct BitFields2_packed {
  int : 31;
  int a : 1;
} __attribute__ ((__packed__)) bfx2_packed;

struct BitFields3 {
  int : 11;
  int a : 14;
} bfx3;

struct BitFields3_packed {
  int : 11;
  int a : 14;
} __attribute__ ((__packed__)) bfx3_packed;

struct BitFields4 {
  short : 16;
  int a: 1;
  long b : 7;
} bfx4;

struct BitFields4_packed {
  short : 16;
  int a: 1;
  long b : 7;
} __attribute__ ((__packed__)) bfx4_packed;

typedef float float2 __attribute__((ext_vector_type(2)));
float2 float2x;

#ifdef __x86_64__
// Register "0" is currently an invalid register for global register variables.
// Use "esp" instead of "0".
// register int rix __asm__("0");
register int rix __asm__("esp");
#endif

// CHECK-LABEL: @main(
// CHECK-NEXT:  entry:
// CHECK-NEXT:    [[RETVAL:%.*]] = alloca i32, align 4
// CHECK-NEXT:    [[ATOMIC_TEMP:%.*]] = alloca i16, align 2
// CHECK-NEXT:    [[ATOMIC_TEMP5:%.*]] = alloca i32, align 4
// CHECK-NEXT:    [[ATOMIC_TEMP9:%.*]] = alloca i32, align 4
// CHECK-NEXT:    [[ATOMIC_TEMP13:%.*]] = alloca i32, align 4
// CHECK-NEXT:    [[ATOMIC_TEMP17:%.*]] = alloca i64, align 8
// CHECK-NEXT:    [[ATOMIC_TEMP21:%.*]] = alloca double, align 8
// CHECK-NEXT:    [[ATOMIC_TEMP23:%.*]] = alloca x86_fp80, align 16
// CHECK-NEXT:    [[ATOMIC_TEMP25:%.*]] = alloca x86_fp80, align 16
// CHECK-NEXT:    [[ATOMIC_TEMP28:%.*]] = alloca { i32, i32 }, align 4
// CHECK-NEXT:    [[ATOMIC_TEMP30:%.*]] = alloca { i32, i32 }, align 4
// CHECK-NEXT:    [[ATOMIC_TEMP33:%.*]] = alloca { float, float }, align 4
// CHECK-NEXT:    [[ATOMIC_TEMP35:%.*]] = alloca { float, float }, align 4
// CHECK-NEXT:    [[ATOMIC_TEMP38:%.*]] = alloca { double, double }, align 8
// CHECK-NEXT:    [[ATOMIC_TEMP40:%.*]] = alloca { double, double }, align 8
// CHECK-NEXT:    [[ATOMIC_TEMP47:%.*]] = alloca i8, align 1
// CHECK-NEXT:    [[ATOMIC_TEMP55:%.*]] = alloca i8, align 1
// CHECK-NEXT:    [[ATOMIC_TEMP63:%.*]] = alloca i64, align 8
// CHECK-NEXT:    [[ATOMIC_TEMP70:%.*]] = alloca i64, align 8
// CHECK-NEXT:    [[ATOMIC_TEMP72:%.*]] = alloca { i32, i32 }, align 4
// CHECK-NEXT:    [[ATOMIC_TEMP74:%.*]] = alloca { i32, i32 }, align 4
// CHECK-NEXT:    [[ATOMIC_TEMP86:%.*]] = alloca float, align 4
// CHECK-NEXT:    [[ATOMIC_TEMP92:%.*]] = alloca double, align 8
// CHECK-NEXT:    [[ATOMIC_TEMP96:%.*]] = alloca x86_fp80, align 16
// CHECK-NEXT:    [[ATOMIC_TEMP98:%.*]] = alloca x86_fp80, align 16
// CHECK-NEXT:    [[ATOMIC_TEMP102:%.*]] = alloca { i32, i32 }, align 4
// CHECK-NEXT:    [[ATOMIC_TEMP104:%.*]] = alloca { i32, i32 }, align 4
// CHECK-NEXT:    [[COERCE:%.*]] = alloca { float, float }, align 4
// CHECK-NEXT:    [[ATOMIC_TEMP114:%.*]] = alloca i16, align 2
// CHECK-NEXT:    [[ATOMIC_TEMP122:%.*]] = alloca i8, align 1
// CHECK-NEXT:    [[ATOMIC_TEMP134:%.*]] = alloca i8, align 1
// CHECK-NEXT:    [[ATOMIC_TEMP146:%.*]] = alloca <4 x i32>, align 16
// CHECK-NEXT:    [[ATOMIC_TEMP148:%.*]] = alloca <4 x i32>, align 16
// CHECK-NEXT:    [[ATOMIC_TEMP149:%.*]] = alloca <4 x i32>, align 16
// CHECK-NEXT:    [[ATOMIC_TEMP154:%.*]] = alloca i32, align 4
// CHECK-NEXT:    [[ATOMIC_TEMP155:%.*]] = alloca i32, align 4
// CHECK-NEXT:    [[ATOMIC_TEMP161:%.*]] = alloca i32, align 1
// CHECK-NEXT:    [[ATOMIC_TEMP163:%.*]] = alloca i32, align 1
// CHECK-NEXT:    [[ATOMIC_TEMP164:%.*]] = alloca i32, align 1
// CHECK-NEXT:    [[ATOMIC_TEMP179:%.*]] = alloca i32, align 4
// CHECK-NEXT:    [[ATOMIC_TEMP180:%.*]] = alloca i32, align 4
// CHECK-NEXT:    [[ATOMIC_TEMP194:%.*]] = alloca i32, align 1
// CHECK-NEXT:    [[ATOMIC_TEMP195:%.*]] = alloca i32, align 1
// CHECK-NEXT:    [[ATOMIC_TEMP209:%.*]] = alloca i32, align 4
// CHECK-NEXT:    [[ATOMIC_TEMP210:%.*]] = alloca i32, align 4
// CHECK-NEXT:    [[ATOMIC_TEMP223:%.*]] = alloca i32, align 1
// CHECK-NEXT:    [[ATOMIC_TEMP225:%.*]] = alloca i32, align 1
// CHECK-NEXT:    [[ATOMIC_TEMP226:%.*]] = alloca i32, align 1
// CHECK-NEXT:    [[ATOMIC_TEMP243:%.*]] = alloca i64, align 8
// CHECK-NEXT:    [[ATOMIC_TEMP244:%.*]] = alloca i64, align 8
// CHECK-NEXT:    [[ATOMIC_TEMP260:%.*]] = alloca i32, align 1
// CHECK-NEXT:    [[ATOMIC_TEMP261:%.*]] = alloca i32, align 1
// CHECK-NEXT:    [[ATOMIC_TEMP276:%.*]] = alloca i64, align 8
// CHECK-NEXT:    [[ATOMIC_TEMP277:%.*]] = alloca i64, align 8
// CHECK-NEXT:    [[ATOMIC_TEMP292:%.*]] = alloca i64, align 1
// CHECK-NEXT:    [[ATOMIC_TEMP293:%.*]] = alloca i64, align 1
// CHECK-NEXT:    [[ATOMIC_TEMP309:%.*]] = alloca <2 x float>, align 8
// CHECK-NEXT:    [[ATOMIC_TEMP310:%.*]] = alloca <2 x float>, align 8
// CHECK-NEXT:    store i32 0, i32* [[RETVAL]], align 4
// CHECK-NEXT:    [[TMP0:%.*]] = atomicrmw fadd double* @dv, double 1.000000e+00 monotonic, align 8, !dbg [[DBG10:![0-9]+]]
// CHECK-NEXT:    [[TMP1:%.*]] = atomicrmw add i8* @bx, i8 1 monotonic, align 1, !dbg [[DBG11:![0-9]+]]
// CHECK-NEXT:    [[TMP2:%.*]] = atomicrmw add i8* @cx, i8 1 monotonic, align 1, !dbg [[DBG12:![0-9]+]]
// CHECK-NEXT:    [[TMP3:%.*]] = atomicrmw sub i8* @ucx, i8 1 monotonic, align 1, !dbg [[DBG13:![0-9]+]]
// CHECK-NEXT:    [[TMP4:%.*]] = atomicrmw sub i16* @sx, i16 1 monotonic, align 2, !dbg [[DBG14:![0-9]+]]
// CHECK-NEXT:    [[TMP5:%.*]] = load i16, i16* @usv, align 2, !dbg [[DBG15:![0-9]+]]
// CHECK-NEXT:    [[CONV:%.*]] = zext i16 [[TMP5]] to i32, !dbg [[DBG15]]
// CHECK-NEXT:    [[ATOMIC_LOAD:%.*]] = load atomic i16, i16* @usx monotonic, align 2, !dbg [[DBG16:![0-9]+]]
// CHECK-NEXT:    br label [[ATOMIC_CONT:%.*]], !dbg [[DBG16]]
// CHECK:       atomic_cont:
// CHECK-NEXT:    [[TMP6:%.*]] = phi i16 [ [[ATOMIC_LOAD]], [[ENTRY:%.*]] ], [ [[TMP9:%.*]], [[ATOMIC_CONT]] ], !dbg [[DBG16]]
// CHECK-NEXT:    [[CONV1:%.*]] = zext i16 [[TMP6]] to i32, !dbg [[DBG16]]
// CHECK-NEXT:    [[ADD:%.*]] = add nsw i32 [[CONV1]], [[CONV]], !dbg [[DBG17:![0-9]+]]
// CHECK-NEXT:    [[CONV2:%.*]] = trunc i32 [[ADD]] to i16, !dbg [[DBG16]]
// CHECK-NEXT:    store i16 [[CONV2]], i16* [[ATOMIC_TEMP]], align 2, !dbg [[DBG16]]
// CHECK-NEXT:    [[TMP7:%.*]] = load i16, i16* [[ATOMIC_TEMP]], align 2, !dbg [[DBG16]]
// CHECK-NEXT:    [[TMP8:%.*]] = cmpxchg i16* @usx, i16 [[TMP6]], i16 [[TMP7]] monotonic monotonic, align 2, !dbg [[DBG16]]
// CHECK-NEXT:    [[TMP9]] = extractvalue { i16, i1 } [[TMP8]], 0, !dbg [[DBG16]]
// CHECK-NEXT:    [[TMP10:%.*]] = extractvalue { i16, i1 } [[TMP8]], 1, !dbg [[DBG16]]
// CHECK-NEXT:    br i1 [[TMP10]], label [[ATOMIC_EXIT:%.*]], label [[ATOMIC_CONT]], !dbg [[DBG16]]
// CHECK:       atomic_exit:
// CHECK-NEXT:    [[TMP11:%.*]] = load i32, i32* @iv, align 4, !dbg [[DBG18:![0-9]+]]
// CHECK-NEXT:    [[ATOMIC_LOAD3:%.*]] = load atomic i32, i32* @ix monotonic, align 4, !dbg [[DBG19:![0-9]+]]
// CHECK-NEXT:    br label [[ATOMIC_CONT4:%.*]], !dbg [[DBG19]]
// CHECK:       atomic_cont4:
// CHECK-NEXT:    [[TMP12:%.*]] = phi i32 [ [[ATOMIC_LOAD3]], [[ATOMIC_EXIT]] ], [ [[TMP15:%.*]], [[ATOMIC_CONT4]] ], !dbg [[DBG19]]
// CHECK-NEXT:    [[MUL:%.*]] = mul nsw i32 [[TMP12]], [[TMP11]], !dbg [[DBG20:![0-9]+]]
// CHECK-NEXT:    store i32 [[MUL]], i32* [[ATOMIC_TEMP5]], align 4, !dbg [[DBG19]]
// CHECK-NEXT:    [[TMP13:%.*]] = load i32, i32* [[ATOMIC_TEMP5]], align 4, !dbg [[DBG19]]
// CHECK-NEXT:    [[TMP14:%.*]] = cmpxchg i32* @ix, i32 [[TMP12]], i32 [[TMP13]] monotonic monotonic, align 4, !dbg [[DBG19]]
// CHECK-NEXT:    [[TMP15]] = extractvalue { i32, i1 } [[TMP14]], 0, !dbg [[DBG19]]
// CHECK-NEXT:    [[TMP16:%.*]] = extractvalue { i32, i1 } [[TMP14]], 1, !dbg [[DBG19]]
// CHECK-NEXT:    br i1 [[TMP16]], label [[ATOMIC_EXIT6:%.*]], label [[ATOMIC_CONT4]], !dbg [[DBG19]]
// CHECK:       atomic_exit6:
// CHECK-NEXT:    [[TMP17:%.*]] = load i32, i32* @uiv, align 4, !dbg [[DBG21:![0-9]+]]
// CHECK-NEXT:    [[TMP18:%.*]] = atomicrmw sub i32* @uix, i32 [[TMP17]] monotonic, align 4, !dbg [[DBG22:![0-9]+]]
// CHECK-NEXT:    [[TMP19:%.*]] = load i32, i32* @iv, align 4, !dbg [[DBG23:![0-9]+]]
// CHECK-NEXT:    [[ATOMIC_LOAD7:%.*]] = load atomic i32, i32* @ix monotonic, align 4, !dbg [[DBG24:![0-9]+]]
// CHECK-NEXT:    br label [[ATOMIC_CONT8:%.*]], !dbg [[DBG24]]
// CHECK:       atomic_cont8:
// CHECK-NEXT:    [[TMP20:%.*]] = phi i32 [ [[ATOMIC_LOAD7]], [[ATOMIC_EXIT6]] ], [ [[TMP23:%.*]], [[ATOMIC_CONT8]] ], !dbg [[DBG24]]
// CHECK-NEXT:    [[SHL:%.*]] = shl i32 [[TMP20]], [[TMP19]], !dbg [[DBG25:![0-9]+]]
// CHECK-NEXT:    store i32 [[SHL]], i32* [[ATOMIC_TEMP9]], align 4, !dbg [[DBG24]]
// CHECK-NEXT:    [[TMP21:%.*]] = load i32, i32* [[ATOMIC_TEMP9]], align 4, !dbg [[DBG24]]
// CHECK-NEXT:    [[TMP22:%.*]] = cmpxchg i32* @ix, i32 [[TMP20]], i32 [[TMP21]] monotonic monotonic, align 4, !dbg [[DBG24]]
// CHECK-NEXT:    [[TMP23]] = extractvalue { i32, i1 } [[TMP22]], 0, !dbg [[DBG24]]
// CHECK-NEXT:    [[TMP24:%.*]] = extractvalue { i32, i1 } [[TMP22]], 1, !dbg [[DBG24]]
// CHECK-NEXT:    br i1 [[TMP24]], label [[ATOMIC_EXIT10:%.*]], label [[ATOMIC_CONT8]], !dbg [[DBG24]]
// CHECK:       atomic_exit10:
// CHECK-NEXT:    [[TMP25:%.*]] = load i32, i32* @uiv, align 4, !dbg [[DBG26:![0-9]+]]
// CHECK-NEXT:    [[ATOMIC_LOAD11:%.*]] = load atomic i32, i32* @uix monotonic, align 4, !dbg [[DBG27:![0-9]+]]
// CHECK-NEXT:    br label [[ATOMIC_CONT12:%.*]], !dbg [[DBG27]]
// CHECK:       atomic_cont12:
// CHECK-NEXT:    [[TMP26:%.*]] = phi i32 [ [[ATOMIC_LOAD11]], [[ATOMIC_EXIT10]] ], [ [[TMP29:%.*]], [[ATOMIC_CONT12]] ], !dbg [[DBG27]]
// CHECK-NEXT:    [[SHR:%.*]] = lshr i32 [[TMP26]], [[TMP25]], !dbg [[DBG28:![0-9]+]]
// CHECK-NEXT:    store i32 [[SHR]], i32* [[ATOMIC_TEMP13]], align 4, !dbg [[DBG27]]
// CHECK-NEXT:    [[TMP27:%.*]] = load i32, i32* [[ATOMIC_TEMP13]], align 4, !dbg [[DBG27]]
// CHECK-NEXT:    [[TMP28:%.*]] = cmpxchg i32* @uix, i32 [[TMP26]], i32 [[TMP27]] monotonic monotonic, align 4, !dbg [[DBG27]]
// CHECK-NEXT:    [[TMP29]] = extractvalue { i32, i1 } [[TMP28]], 0, !dbg [[DBG27]]
// CHECK-NEXT:    [[TMP30:%.*]] = extractvalue { i32, i1 } [[TMP28]], 1, !dbg [[DBG27]]
// CHECK-NEXT:    br i1 [[TMP30]], label [[ATOMIC_EXIT14:%.*]], label [[ATOMIC_CONT12]], !dbg [[DBG27]]
// CHECK:       atomic_exit14:
// CHECK-NEXT:    [[TMP31:%.*]] = load i64, i64* @lv, align 8, !dbg [[DBG29:![0-9]+]]
// CHECK-NEXT:    [[ATOMIC_LOAD15:%.*]] = load atomic i64, i64* @lx monotonic, align 8, !dbg [[DBG30:![0-9]+]]
// CHECK-NEXT:    br label [[ATOMIC_CONT16:%.*]], !dbg [[DBG30]]
// CHECK:       atomic_cont16:
// CHECK-NEXT:    [[TMP32:%.*]] = phi i64 [ [[ATOMIC_LOAD15]], [[ATOMIC_EXIT14]] ], [ [[TMP35:%.*]], [[ATOMIC_CONT16]] ], !dbg [[DBG30]]
// CHECK-NEXT:    [[DIV:%.*]] = sdiv i64 [[TMP32]], [[TMP31]], !dbg [[DBG31:![0-9]+]]
// CHECK-NEXT:    store i64 [[DIV]], i64* [[ATOMIC_TEMP17]], align 8, !dbg [[DBG30]]
// CHECK-NEXT:    [[TMP33:%.*]] = load i64, i64* [[ATOMIC_TEMP17]], align 8, !dbg [[DBG30]]
// CHECK-NEXT:    [[TMP34:%.*]] = cmpxchg i64* @lx, i64 [[TMP32]], i64 [[TMP33]] monotonic monotonic, align 8, !dbg [[DBG30]]
// CHECK-NEXT:    [[TMP35]] = extractvalue { i64, i1 } [[TMP34]], 0, !dbg [[DBG30]]
// CHECK-NEXT:    [[TMP36:%.*]] = extractvalue { i64, i1 } [[TMP34]], 1, !dbg [[DBG30]]
// CHECK-NEXT:    br i1 [[TMP36]], label [[ATOMIC_EXIT18:%.*]], label [[ATOMIC_CONT16]], !dbg [[DBG30]]
// CHECK:       atomic_exit18:
// CHECK-NEXT:    [[TMP37:%.*]] = load i64, i64* @ulv, align 8, !dbg [[DBG32:![0-9]+]]
// CHECK-NEXT:    [[TMP38:%.*]] = atomicrmw and i64* @ulx, i64 [[TMP37]] monotonic, align 8, !dbg [[DBG33:![0-9]+]]
// CHECK-NEXT:    [[TMP39:%.*]] = load i64, i64* @llv, align 8, !dbg [[DBG34:![0-9]+]]
// CHECK-NEXT:    [[TMP40:%.*]] = atomicrmw xor i64* @llx, i64 [[TMP39]] monotonic, align 8, !dbg [[DBG35:![0-9]+]]
// CHECK-NEXT:    [[TMP41:%.*]] = load i64, i64* @ullv, align 8, !dbg [[DBG36:![0-9]+]]
// CHECK-NEXT:    [[TMP42:%.*]] = atomicrmw or i64* @ullx, i64 [[TMP41]] monotonic, align 8, !dbg [[DBG37:![0-9]+]]
// CHECK-NEXT:    [[TMP43:%.*]] = load float, float* @fv, align 4, !dbg [[DBG38:![0-9]+]]
// CHECK-NEXT:    [[TMP44:%.*]] = atomicrmw fadd float* @fx, float [[TMP43]] monotonic, align 4, !dbg [[DBG39:![0-9]+]]
// CHECK-NEXT:    [[TMP45:%.*]] = load double, double* @dv, align 8, !dbg [[DBG40:![0-9]+]]
// CHECK-NEXT:    [[ATOMIC_LOAD19:%.*]] = load atomic i64, i64* bitcast (double* @dx to i64*) monotonic, align 8, !dbg [[DBG41:![0-9]+]]
// CHECK-NEXT:    br label [[ATOMIC_CONT20:%.*]], !dbg [[DBG41]]
// CHECK:       atomic_cont20:
// CHECK-NEXT:    [[TMP46:%.*]] = phi i64 [ [[ATOMIC_LOAD19]], [[ATOMIC_EXIT18]] ], [ [[TMP51:%.*]], [[ATOMIC_CONT20]] ], !dbg [[DBG41]]
// CHECK-NEXT:    [[TMP47:%.*]] = bitcast double* [[ATOMIC_TEMP21]] to i64*, !dbg [[DBG41]]
// CHECK-NEXT:    [[TMP48:%.*]] = bitcast i64 [[TMP46]] to double, !dbg [[DBG41]]
// CHECK-NEXT:    [[SUB:%.*]] = fsub double [[TMP45]], [[TMP48]], !dbg [[DBG42:![0-9]+]]
// CHECK-NEXT:    store double [[SUB]], double* [[ATOMIC_TEMP21]], align 8, !dbg [[DBG41]]
// CHECK-NEXT:    [[TMP49:%.*]] = load i64, i64* [[TMP47]], align 8, !dbg [[DBG41]]
// CHECK-NEXT:    [[TMP50:%.*]] = cmpxchg i64* bitcast (double* @dx to i64*), i64 [[TMP46]], i64 [[TMP49]] monotonic monotonic, align 8, !dbg [[DBG41]]
// CHECK-NEXT:    [[TMP51]] = extractvalue { i64, i1 } [[TMP50]], 0, !dbg [[DBG41]]
// CHECK-NEXT:    [[TMP52:%.*]] = extractvalue { i64, i1 } [[TMP50]], 1, !dbg [[DBG41]]
// CHECK-NEXT:    br i1 [[TMP52]], label [[ATOMIC_EXIT22:%.*]], label [[ATOMIC_CONT20]], !dbg [[DBG41]]
// CHECK:       atomic_exit22:
// CHECK-NEXT:    [[TMP53:%.*]] = load x86_fp80, x86_fp80* @ldv, align 16, !dbg [[DBG43:![0-9]+]]
// CHECK-NEXT:    [[TMP54:%.*]] = bitcast x86_fp80* [[ATOMIC_TEMP23]] to i8*, !dbg [[DBG44:![0-9]+]]
// CHECK-NEXT:    call void @__atomic_load(i64 noundef 16, i8* noundef bitcast (x86_fp80* @ldx to i8*), i8* noundef [[TMP54]], i32 noundef 0), !dbg [[DBG44]]
// CHECK-NEXT:    br label [[ATOMIC_CONT24:%.*]], !dbg [[DBG44]]
// CHECK:       atomic_cont24:
// CHECK-NEXT:    [[TMP55:%.*]] = load x86_fp80, x86_fp80* [[ATOMIC_TEMP23]], align 16, !dbg [[DBG44]]
// CHECK-NEXT:    store x86_fp80 [[TMP55]], x86_fp80* [[ATOMIC_TEMP25]], align 16, !dbg [[DBG44]]
// CHECK-NEXT:    [[TMP56:%.*]] = load x86_fp80, x86_fp80* [[ATOMIC_TEMP23]], align 16, !dbg [[DBG44]]
// CHECK-NEXT:    [[MUL26:%.*]] = fmul x86_fp80 [[TMP56]], [[TMP53]], !dbg [[DBG45:![0-9]+]]
// CHECK-NEXT:    store x86_fp80 [[MUL26]], x86_fp80* [[ATOMIC_TEMP25]], align 16, !dbg [[DBG44]]
// CHECK-NEXT:    [[TMP57:%.*]] = bitcast x86_fp80* [[ATOMIC_TEMP23]] to i8*, !dbg [[DBG44]]
// CHECK-NEXT:    [[TMP58:%.*]] = bitcast x86_fp80* [[ATOMIC_TEMP25]] to i8*, !dbg [[DBG44]]
// CHECK-NEXT:    [[CALL:%.*]] = call zeroext i1 @__atomic_compare_exchange(i64 noundef 16, i8* noundef bitcast (x86_fp80* @ldx to i8*), i8* noundef [[TMP57]], i8* noundef [[TMP58]], i32 noundef 0, i32 noundef 0), !dbg [[DBG44]]
// CHECK-NEXT:    br i1 [[CALL]], label [[ATOMIC_EXIT27:%.*]], label [[ATOMIC_CONT24]], !dbg [[DBG44]]
// CHECK:       atomic_exit27:
// CHECK-NEXT:    [[CIV_REAL:%.*]] = load i32, i32* getelementptr inbounds ({ i32, i32 }, { i32, i32 }* @civ, i32 0, i32 0), align 4, !dbg [[DBG46:![0-9]+]]
// CHECK-NEXT:    [[CIV_IMAG:%.*]] = load i32, i32* getelementptr inbounds ({ i32, i32 }, { i32, i32 }* @civ, i32 0, i32 1), align 4, !dbg [[DBG46]]
// CHECK-NEXT:    [[TMP59:%.*]] = bitcast { i32, i32 }* [[ATOMIC_TEMP28]] to i8*, !dbg [[DBG47:![0-9]+]]
// CHECK-NEXT:    call void @__atomic_load(i64 noundef 8, i8* noundef bitcast ({ i32, i32 }* @cix to i8*), i8* noundef [[TMP59]], i32 noundef 0), !dbg [[DBG47]]
// CHECK-NEXT:    br label [[ATOMIC_CONT29:%.*]], !dbg [[DBG47]]
// CHECK:       atomic_cont29:
// CHECK-NEXT:    [[ATOMIC_TEMP28_REALP:%.*]] = getelementptr inbounds { i32, i32 }, { i32, i32 }* [[ATOMIC_TEMP28]], i32 0, i32 0, !dbg [[DBG47]]
// CHECK-NEXT:    [[ATOMIC_TEMP28_REAL:%.*]] = load i32, i32* [[ATOMIC_TEMP28_REALP]], align 4, !dbg [[DBG47]]
// CHECK-NEXT:    [[ATOMIC_TEMP28_IMAGP:%.*]] = getelementptr inbounds { i32, i32 }, { i32, i32 }* [[ATOMIC_TEMP28]], i32 0, i32 1, !dbg [[DBG47]]
// CHECK-NEXT:    [[ATOMIC_TEMP28_IMAG:%.*]] = load i32, i32* [[ATOMIC_TEMP28_IMAGP]], align 4, !dbg [[DBG47]]
// CHECK-NEXT:    [[TMP60:%.*]] = mul i32 [[CIV_REAL]], [[ATOMIC_TEMP28_REAL]], !dbg [[DBG48:![0-9]+]]
// CHECK-NEXT:    [[TMP61:%.*]] = mul i32 [[CIV_IMAG]], [[ATOMIC_TEMP28_IMAG]], !dbg [[DBG48]]
// CHECK-NEXT:    [[TMP62:%.*]] = add i32 [[TMP60]], [[TMP61]], !dbg [[DBG48]]
// CHECK-NEXT:    [[TMP63:%.*]] = mul i32 [[ATOMIC_TEMP28_REAL]], [[ATOMIC_TEMP28_REAL]], !dbg [[DBG48]]
// CHECK-NEXT:    [[TMP64:%.*]] = mul i32 [[ATOMIC_TEMP28_IMAG]], [[ATOMIC_TEMP28_IMAG]], !dbg [[DBG48]]
// CHECK-NEXT:    [[TMP65:%.*]] = add i32 [[TMP63]], [[TMP64]], !dbg [[DBG48]]
// CHECK-NEXT:    [[TMP66:%.*]] = mul i32 [[CIV_IMAG]], [[ATOMIC_TEMP28_REAL]], !dbg [[DBG48]]
// CHECK-NEXT:    [[TMP67:%.*]] = mul i32 [[CIV_REAL]], [[ATOMIC_TEMP28_IMAG]], !dbg [[DBG48]]
// CHECK-NEXT:    [[TMP68:%.*]] = sub i32 [[TMP66]], [[TMP67]], !dbg [[DBG48]]
// CHECK-NEXT:    [[TMP69:%.*]] = sdiv i32 [[TMP62]], [[TMP65]], !dbg [[DBG48]]
// CHECK-NEXT:    [[TMP70:%.*]] = sdiv i32 [[TMP68]], [[TMP65]], !dbg [[DBG48]]
// CHECK-NEXT:    [[ATOMIC_TEMP30_REALP:%.*]] = getelementptr inbounds { i32, i32 }, { i32, i32 }* [[ATOMIC_TEMP30]], i32 0, i32 0, !dbg [[DBG47]]
// CHECK-NEXT:    [[ATOMIC_TEMP30_IMAGP:%.*]] = getelementptr inbounds { i32, i32 }, { i32, i32 }* [[ATOMIC_TEMP30]], i32 0, i32 1, !dbg [[DBG47]]
// CHECK-NEXT:    store i32 [[TMP69]], i32* [[ATOMIC_TEMP30_REALP]], align 4, !dbg [[DBG47]]
// CHECK-NEXT:    store i32 [[TMP70]], i32* [[ATOMIC_TEMP30_IMAGP]], align 4, !dbg [[DBG47]]
// CHECK-NEXT:    [[TMP71:%.*]] = bitcast { i32, i32 }* [[ATOMIC_TEMP28]] to i8*, !dbg [[DBG47]]
// CHECK-NEXT:    [[TMP72:%.*]] = bitcast { i32, i32 }* [[ATOMIC_TEMP30]] to i8*, !dbg [[DBG47]]
// CHECK-NEXT:    [[CALL31:%.*]] = call zeroext i1 @__atomic_compare_exchange(i64 noundef 8, i8* noundef bitcast ({ i32, i32 }* @cix to i8*), i8* noundef [[TMP71]], i8* noundef [[TMP72]], i32 noundef 0, i32 noundef 0), !dbg [[DBG47]]
// CHECK-NEXT:    br i1 [[CALL31]], label [[ATOMIC_EXIT32:%.*]], label [[ATOMIC_CONT29]], !dbg [[DBG47]]
// CHECK:       atomic_exit32:
// CHECK-NEXT:    [[CFV_REAL:%.*]] = load float, float* getelementptr inbounds ({ float, float }, { float, float }* @cfv, i32 0, i32 0), align 4, !dbg [[DBG49:![0-9]+]]
// CHECK-NEXT:    [[CFV_IMAG:%.*]] = load float, float* getelementptr inbounds ({ float, float }, { float, float }* @cfv, i32 0, i32 1), align 4, !dbg [[DBG49]]
// CHECK-NEXT:    [[TMP73:%.*]] = bitcast { float, float }* [[ATOMIC_TEMP33]] to i8*, !dbg [[DBG50:![0-9]+]]
// CHECK-NEXT:    call void @__atomic_load(i64 noundef 8, i8* noundef bitcast ({ float, float }* @cfx to i8*), i8* noundef [[TMP73]], i32 noundef 0), !dbg [[DBG50]]
// CHECK-NEXT:    br label [[ATOMIC_CONT34:%.*]], !dbg [[DBG50]]
// CHECK:       atomic_cont34:
// CHECK-NEXT:    [[ATOMIC_TEMP33_REALP:%.*]] = getelementptr inbounds { float, float }, { float, float }* [[ATOMIC_TEMP33]], i32 0, i32 0, !dbg [[DBG50]]
// CHECK-NEXT:    [[ATOMIC_TEMP33_REAL:%.*]] = load float, float* [[ATOMIC_TEMP33_REALP]], align 4, !dbg [[DBG50]]
// CHECK-NEXT:    [[ATOMIC_TEMP33_IMAGP:%.*]] = getelementptr inbounds { float, float }, { float, float }* [[ATOMIC_TEMP33]], i32 0, i32 1, !dbg [[DBG50]]
// CHECK-NEXT:    [[ATOMIC_TEMP33_IMAG:%.*]] = load float, float* [[ATOMIC_TEMP33_IMAGP]], align 4, !dbg [[DBG50]]
// CHECK-NEXT:    [[ADD_R:%.*]] = fadd float [[CFV_REAL]], [[ATOMIC_TEMP33_REAL]], !dbg [[DBG51:![0-9]+]]
// CHECK-NEXT:    [[ADD_I:%.*]] = fadd float [[CFV_IMAG]], [[ATOMIC_TEMP33_IMAG]], !dbg [[DBG51]]
// CHECK-NEXT:    [[ATOMIC_TEMP35_REALP:%.*]] = getelementptr inbounds { float, float }, { float, float }* [[ATOMIC_TEMP35]], i32 0, i32 0, !dbg [[DBG50]]
// CHECK-NEXT:    [[ATOMIC_TEMP35_IMAGP:%.*]] = getelementptr inbounds { float, float }, { float, float }* [[ATOMIC_TEMP35]], i32 0, i32 1, !dbg [[DBG50]]
// CHECK-NEXT:    store float [[ADD_R]], float* [[ATOMIC_TEMP35_REALP]], align 4, !dbg [[DBG50]]
// CHECK-NEXT:    store float [[ADD_I]], float* [[ATOMIC_TEMP35_IMAGP]], align 4, !dbg [[DBG50]]
// CHECK-NEXT:    [[TMP74:%.*]] = bitcast { float, float }* [[ATOMIC_TEMP33]] to i8*, !dbg [[DBG50]]
// CHECK-NEXT:    [[TMP75:%.*]] = bitcast { float, float }* [[ATOMIC_TEMP35]] to i8*, !dbg [[DBG50]]
// CHECK-NEXT:    [[CALL36:%.*]] = call zeroext i1 @__atomic_compare_exchange(i64 noundef 8, i8* noundef bitcast ({ float, float }* @cfx to i8*), i8* noundef [[TMP74]], i8* noundef [[TMP75]], i32 noundef 0, i32 noundef 0), !dbg [[DBG50]]
// CHECK-NEXT:    br i1 [[CALL36]], label [[ATOMIC_EXIT37:%.*]], label [[ATOMIC_CONT34]], !dbg [[DBG50]]
// CHECK:       atomic_exit37:
// CHECK-NEXT:    [[CDV_REAL:%.*]] = load double, double* getelementptr inbounds ({ double, double }, { double, double }* @cdv, i32 0, i32 0), align 8, !dbg [[DBG52:![0-9]+]]
// CHECK-NEXT:    [[CDV_IMAG:%.*]] = load double, double* getelementptr inbounds ({ double, double }, { double, double }* @cdv, i32 0, i32 1), align 8, !dbg [[DBG52]]
// CHECK-NEXT:    [[TMP76:%.*]] = bitcast { double, double }* [[ATOMIC_TEMP38]] to i8*, !dbg [[DBG53:![0-9]+]]
// CHECK-NEXT:    call void @__atomic_load(i64 noundef 16, i8* noundef bitcast ({ double, double }* @cdx to i8*), i8* noundef [[TMP76]], i32 noundef 5), !dbg [[DBG53]]
// CHECK-NEXT:    br label [[ATOMIC_CONT39:%.*]], !dbg [[DBG53]]
// CHECK:       atomic_cont39:
// CHECK-NEXT:    [[ATOMIC_TEMP38_REALP:%.*]] = getelementptr inbounds { double, double }, { double, double }* [[ATOMIC_TEMP38]], i32 0, i32 0, !dbg [[DBG53]]
// CHECK-NEXT:    [[ATOMIC_TEMP38_REAL:%.*]] = load double, double* [[ATOMIC_TEMP38_REALP]], align 8, !dbg [[DBG53]]
// CHECK-NEXT:    [[ATOMIC_TEMP38_IMAGP:%.*]] = getelementptr inbounds { double, double }, { double, double }* [[ATOMIC_TEMP38]], i32 0, i32 1, !dbg [[DBG53]]
// CHECK-NEXT:    [[ATOMIC_TEMP38_IMAG:%.*]] = load double, double* [[ATOMIC_TEMP38_IMAGP]], align 8, !dbg [[DBG53]]
// CHECK-NEXT:    [[SUB_R:%.*]] = fsub double [[ATOMIC_TEMP38_REAL]], [[CDV_REAL]], !dbg [[DBG54:![0-9]+]]
// CHECK-NEXT:    [[SUB_I:%.*]] = fsub double [[ATOMIC_TEMP38_IMAG]], [[CDV_IMAG]], !dbg [[DBG54]]
// CHECK-NEXT:    [[ATOMIC_TEMP40_REALP:%.*]] = getelementptr inbounds { double, double }, { double, double }* [[ATOMIC_TEMP40]], i32 0, i32 0, !dbg [[DBG53]]
// CHECK-NEXT:    [[ATOMIC_TEMP40_IMAGP:%.*]] = getelementptr inbounds { double, double }, { double, double }* [[ATOMIC_TEMP40]], i32 0, i32 1, !dbg [[DBG53]]
// CHECK-NEXT:    store double [[SUB_R]], double* [[ATOMIC_TEMP40_REALP]], align 8, !dbg [[DBG53]]
// CHECK-NEXT:    store double [[SUB_I]], double* [[ATOMIC_TEMP40_IMAGP]], align 8, !dbg [[DBG53]]
// CHECK-NEXT:    [[TMP77:%.*]] = bitcast { double, double }* [[ATOMIC_TEMP38]] to i8*, !dbg [[DBG53]]
// CHECK-NEXT:    [[TMP78:%.*]] = bitcast { double, double }* [[ATOMIC_TEMP40]] to i8*, !dbg [[DBG53]]
// CHECK-NEXT:    [[CALL41:%.*]] = call zeroext i1 @__atomic_compare_exchange(i64 noundef 16, i8* noundef bitcast ({ double, double }* @cdx to i8*), i8* noundef [[TMP77]], i8* noundef [[TMP78]], i32 noundef 5, i32 noundef 5), !dbg [[DBG53]]
// CHECK-NEXT:    br i1 [[CALL41]], label [[ATOMIC_EXIT42:%.*]], label [[ATOMIC_CONT39]], !dbg [[DBG53]]
// CHECK:       atomic_exit42:
// CHECK-NEXT:    fence release
// CHECK-NEXT:    [[TMP79:%.*]] = load i8, i8* @bv, align 1, !dbg [[DBG55:![0-9]+]]
// CHECK-NEXT:    [[TOBOOL:%.*]] = trunc i8 [[TMP79]] to i1, !dbg [[DBG55]]
// CHECK-NEXT:    [[CONV43:%.*]] = zext i1 [[TOBOOL]] to i64, !dbg [[DBG55]]
// CHECK-NEXT:    [[TMP80:%.*]] = atomicrmw and i64* @ulx, i64 [[CONV43]] monotonic, align 8, !dbg [[DBG56:![0-9]+]]
// CHECK-NEXT:    [[TMP81:%.*]] = load i8, i8* @cv, align 1, !dbg [[DBG57:![0-9]+]]
// CHECK-NEXT:    [[CONV44:%.*]] = sext i8 [[TMP81]] to i32, !dbg [[DBG57]]
// CHECK-NEXT:    [[ATOMIC_LOAD45:%.*]] = load atomic i8, i8* @bx monotonic, align 1, !dbg [[DBG58:![0-9]+]]
// CHECK-NEXT:    br label [[ATOMIC_CONT46:%.*]], !dbg [[DBG58]]
// CHECK:       atomic_cont46:
// CHECK-NEXT:    [[TMP82:%.*]] = phi i8 [ [[ATOMIC_LOAD45]], [[ATOMIC_EXIT42]] ], [ [[TMP85:%.*]], [[ATOMIC_CONT46]] ], !dbg [[DBG58]]
// CHECK-NEXT:    [[TOBOOL48:%.*]] = trunc i8 [[TMP82]] to i1, !dbg [[DBG58]]
// CHECK-NEXT:    [[CONV49:%.*]] = zext i1 [[TOBOOL48]] to i32, !dbg [[DBG58]]
// CHECK-NEXT:    [[AND:%.*]] = and i32 [[CONV44]], [[CONV49]], !dbg [[DBG59:![0-9]+]]
// CHECK-NEXT:    [[TOBOOL50:%.*]] = icmp ne i32 [[AND]], 0, !dbg [[DBG57]]
// CHECK-NEXT:    [[FROMBOOL:%.*]] = zext i1 [[TOBOOL50]] to i8, !dbg [[DBG58]]
// CHECK-NEXT:    store i8 [[FROMBOOL]], i8* [[ATOMIC_TEMP47]], align 1, !dbg [[DBG58]]
// CHECK-NEXT:    [[TMP83:%.*]] = load i8, i8* [[ATOMIC_TEMP47]], align 1, !dbg [[DBG58]]
// CHECK-NEXT:    [[TMP84:%.*]] = cmpxchg i8* @bx, i8 [[TMP82]], i8 [[TMP83]] monotonic monotonic, align 1, !dbg [[DBG58]]
// CHECK-NEXT:    [[TMP85]] = extractvalue { i8, i1 } [[TMP84]], 0, !dbg [[DBG58]]
// CHECK-NEXT:    [[TMP86:%.*]] = extractvalue { i8, i1 } [[TMP84]], 1, !dbg [[DBG58]]
// CHECK-NEXT:    br i1 [[TMP86]], label [[ATOMIC_EXIT51:%.*]], label [[ATOMIC_CONT46]], !dbg [[DBG58]]
// CHECK:       atomic_exit51:
// CHECK-NEXT:    [[TMP87:%.*]] = load i8, i8* @ucv, align 1, !dbg [[DBG60:![0-9]+]]
// CHECK-NEXT:    [[CONV52:%.*]] = zext i8 [[TMP87]] to i32, !dbg [[DBG60]]
// CHECK-NEXT:    [[ATOMIC_LOAD53:%.*]] = load atomic i8, i8* @cx seq_cst, align 1, !dbg [[DBG61:![0-9]+]]
// CHECK-NEXT:    br label [[ATOMIC_CONT54:%.*]], !dbg [[DBG61]]
// CHECK:       atomic_cont54:
// CHECK-NEXT:    [[TMP88:%.*]] = phi i8 [ [[ATOMIC_LOAD53]], [[ATOMIC_EXIT51]] ], [ [[TMP91:%.*]], [[ATOMIC_CONT54]] ], !dbg [[DBG61]]
// CHECK-NEXT:    [[CONV56:%.*]] = sext i8 [[TMP88]] to i32, !dbg [[DBG61]]
// CHECK-NEXT:    [[SHR57:%.*]] = ashr i32 [[CONV56]], [[CONV52]], !dbg [[DBG62:![0-9]+]]
// CHECK-NEXT:    [[CONV58:%.*]] = trunc i32 [[SHR57]] to i8, !dbg [[DBG61]]
// CHECK-NEXT:    store i8 [[CONV58]], i8* [[ATOMIC_TEMP55]], align 1, !dbg [[DBG61]]
// CHECK-NEXT:    [[TMP89:%.*]] = load i8, i8* [[ATOMIC_TEMP55]], align 1, !dbg [[DBG61]]
// CHECK-NEXT:    [[TMP90:%.*]] = cmpxchg i8* @cx, i8 [[TMP88]], i8 [[TMP89]] seq_cst seq_cst, align 1, !dbg [[DBG61]]
// CHECK-NEXT:    [[TMP91]] = extractvalue { i8, i1 } [[TMP90]], 0, !dbg [[DBG61]]
// CHECK-NEXT:    [[TMP92:%.*]] = extractvalue { i8, i1 } [[TMP90]], 1, !dbg [[DBG61]]
// CHECK-NEXT:    br i1 [[TMP92]], label [[ATOMIC_EXIT59:%.*]], label [[ATOMIC_CONT54]], !dbg [[DBG61]]
// CHECK:       atomic_exit59:
// CHECK-NEXT:    fence release
// CHECK-NEXT:    [[TMP93:%.*]] = load i16, i16* @sv, align 2, !dbg [[DBG63:![0-9]+]]
// CHECK-NEXT:    [[CONV60:%.*]] = sext i16 [[TMP93]] to i32, !dbg [[DBG63]]
// CHECK-NEXT:    [[ATOMIC_LOAD61:%.*]] = load atomic i64, i64* @ulx monotonic, align 8, !dbg [[DBG64:![0-9]+]]
// CHECK-NEXT:    br label [[ATOMIC_CONT62:%.*]], !dbg [[DBG64]]
// CHECK:       atomic_cont62:
// CHECK-NEXT:    [[TMP94:%.*]] = phi i64 [ [[ATOMIC_LOAD61]], [[ATOMIC_EXIT59]] ], [ [[TMP97:%.*]], [[ATOMIC_CONT62]] ], !dbg [[DBG64]]
// CHECK-NEXT:    [[SH_PROM:%.*]] = trunc i64 [[TMP94]] to i32, !dbg [[DBG65:![0-9]+]]
// CHECK-NEXT:    [[SHL64:%.*]] = shl i32 [[CONV60]], [[SH_PROM]], !dbg [[DBG65]]
// CHECK-NEXT:    [[CONV65:%.*]] = sext i32 [[SHL64]] to i64, !dbg [[DBG63]]
// CHECK-NEXT:    store i64 [[CONV65]], i64* [[ATOMIC_TEMP63]], align 8, !dbg [[DBG64]]
// CHECK-NEXT:    [[TMP95:%.*]] = load i64, i64* [[ATOMIC_TEMP63]], align 8, !dbg [[DBG64]]
// CHECK-NEXT:    [[TMP96:%.*]] = cmpxchg i64* @ulx, i64 [[TMP94]], i64 [[TMP95]] monotonic monotonic, align 8, !dbg [[DBG64]]
// CHECK-NEXT:    [[TMP97]] = extractvalue { i64, i1 } [[TMP96]], 0, !dbg [[DBG64]]
// CHECK-NEXT:    [[TMP98:%.*]] = extractvalue { i64, i1 } [[TMP96]], 1, !dbg [[DBG64]]
// CHECK-NEXT:    br i1 [[TMP98]], label [[ATOMIC_EXIT66:%.*]], label [[ATOMIC_CONT62]], !dbg [[DBG64]]
// CHECK:       atomic_exit66:
// CHECK-NEXT:    [[TMP99:%.*]] = load i16, i16* @usv, align 2, !dbg [[DBG66:![0-9]+]]
// CHECK-NEXT:    [[CONV67:%.*]] = zext i16 [[TMP99]] to i64, !dbg [[DBG66]]
// CHECK-NEXT:    [[ATOMIC_LOAD68:%.*]] = load atomic i64, i64* @lx monotonic, align 8, !dbg [[DBG67:![0-9]+]]
// CHECK-NEXT:    br label [[ATOMIC_CONT69:%.*]], !dbg [[DBG67]]
// CHECK:       atomic_cont69:
// CHECK-NEXT:    [[TMP100:%.*]] = phi i64 [ [[ATOMIC_LOAD68]], [[ATOMIC_EXIT66]] ], [ [[TMP103:%.*]], [[ATOMIC_CONT69]] ], !dbg [[DBG67]]
// CHECK-NEXT:    [[REM:%.*]] = srem i64 [[TMP100]], [[CONV67]], !dbg [[DBG68:![0-9]+]]
// CHECK-NEXT:    store i64 [[REM]], i64* [[ATOMIC_TEMP70]], align 8, !dbg [[DBG67]]
// CHECK-NEXT:    [[TMP101:%.*]] = load i64, i64* [[ATOMIC_TEMP70]], align 8, !dbg [[DBG67]]
// CHECK-NEXT:    [[TMP102:%.*]] = cmpxchg i64* @lx, i64 [[TMP100]], i64 [[TMP101]] monotonic monotonic, align 8, !dbg [[DBG67]]
// CHECK-NEXT:    [[TMP103]] = extractvalue { i64, i1 } [[TMP102]], 0, !dbg [[DBG67]]
// CHECK-NEXT:    [[TMP104:%.*]] = extractvalue { i64, i1 } [[TMP102]], 1, !dbg [[DBG67]]
// CHECK-NEXT:    br i1 [[TMP104]], label [[ATOMIC_EXIT71:%.*]], label [[ATOMIC_CONT69]], !dbg [[DBG67]]
// CHECK:       atomic_exit71:
// CHECK-NEXT:    [[TMP105:%.*]] = load i32, i32* @iv, align 4, !dbg [[DBG69:![0-9]+]]
// CHECK-NEXT:    [[TMP106:%.*]] = atomicrmw or i32* @uix, i32 [[TMP105]] seq_cst, align 4, !dbg [[DBG70:![0-9]+]]
// CHECK-NEXT:    fence release
// CHECK-NEXT:    [[TMP107:%.*]] = load i32, i32* @uiv, align 4, !dbg [[DBG71:![0-9]+]]
// CHECK-NEXT:    [[TMP108:%.*]] = atomicrmw and i32* @ix, i32 [[TMP107]] monotonic, align 4, !dbg [[DBG72:![0-9]+]]
// CHECK-NEXT:    [[TMP109:%.*]] = load i64, i64* @lv, align 8, !dbg [[DBG73:![0-9]+]]
// CHECK-NEXT:    [[TMP110:%.*]] = bitcast { i32, i32 }* [[ATOMIC_TEMP72]] to i8*, !dbg [[DBG74:![0-9]+]]
// CHECK-NEXT:    call void @__atomic_load(i64 noundef 8, i8* noundef bitcast ({ i32, i32 }* @cix to i8*), i8* noundef [[TMP110]], i32 noundef 0), !dbg [[DBG74]]
// CHECK-NEXT:    br label [[ATOMIC_CONT73:%.*]], !dbg [[DBG74]]
// CHECK:       atomic_cont73:
// CHECK-NEXT:    [[ATOMIC_TEMP72_REALP:%.*]] = getelementptr inbounds { i32, i32 }, { i32, i32 }* [[ATOMIC_TEMP72]], i32 0, i32 0, !dbg [[DBG74]]
// CHECK-NEXT:    [[ATOMIC_TEMP72_REAL:%.*]] = load i32, i32* [[ATOMIC_TEMP72_REALP]], align 4, !dbg [[DBG74]]
// CHECK-NEXT:    [[ATOMIC_TEMP72_IMAGP:%.*]] = getelementptr inbounds { i32, i32 }, { i32, i32 }* [[ATOMIC_TEMP72]], i32 0, i32 1, !dbg [[DBG74]]
// CHECK-NEXT:    [[ATOMIC_TEMP72_IMAG:%.*]] = load i32, i32* [[ATOMIC_TEMP72_IMAGP]], align 4, !dbg [[DBG74]]
// CHECK-NEXT:    [[CONV75:%.*]] = sext i32 [[ATOMIC_TEMP72_REAL]] to i64, !dbg [[DBG74]]
// CHECK-NEXT:    [[CONV76:%.*]] = sext i32 [[ATOMIC_TEMP72_IMAG]] to i64, !dbg [[DBG74]]
// CHECK-NEXT:    [[ADD_R77:%.*]] = add i64 [[TMP109]], [[CONV75]], !dbg [[DBG75:![0-9]+]]
// CHECK-NEXT:    [[ADD_I78:%.*]] = add i64 0, [[CONV76]], !dbg [[DBG75]]
// CHECK-NEXT:    [[CONV79:%.*]] = trunc i64 [[ADD_R77]] to i32, !dbg [[DBG73]]
// CHECK-NEXT:    [[CONV80:%.*]] = trunc i64 [[ADD_I78]] to i32, !dbg [[DBG73]]
// CHECK-NEXT:    [[ATOMIC_TEMP74_REALP:%.*]] = getelementptr inbounds { i32, i32 }, { i32, i32 }* [[ATOMIC_TEMP74]], i32 0, i32 0, !dbg [[DBG74]]
// CHECK-NEXT:    [[ATOMIC_TEMP74_IMAGP:%.*]] = getelementptr inbounds { i32, i32 }, { i32, i32 }* [[ATOMIC_TEMP74]], i32 0, i32 1, !dbg [[DBG74]]
// CHECK-NEXT:    store i32 [[CONV79]], i32* [[ATOMIC_TEMP74_REALP]], align 4, !dbg [[DBG74]]
// CHECK-NEXT:    store i32 [[CONV80]], i32* [[ATOMIC_TEMP74_IMAGP]], align 4, !dbg [[DBG74]]
// CHECK-NEXT:    [[TMP111:%.*]] = bitcast { i32, i32 }* [[ATOMIC_TEMP72]] to i8*, !dbg [[DBG74]]
// CHECK-NEXT:    [[TMP112:%.*]] = bitcast { i32, i32 }* [[ATOMIC_TEMP74]] to i8*, !dbg [[DBG74]]
// CHECK-NEXT:    [[CALL81:%.*]] = call zeroext i1 @__atomic_compare_exchange(i64 noundef 8, i8* noundef bitcast ({ i32, i32 }* @cix to i8*), i8* noundef [[TMP111]], i8* noundef [[TMP112]], i32 noundef 0, i32 noundef 0), !dbg [[DBG74]]
// CHECK-NEXT:    br i1 [[CALL81]], label [[ATOMIC_EXIT82:%.*]], label [[ATOMIC_CONT73]], !dbg [[DBG74]]
// CHECK:       atomic_exit82:
// CHECK-NEXT:    [[TMP113:%.*]] = load i64, i64* @ulv, align 8, !dbg [[DBG76:![0-9]+]]
// CHECK-NEXT:    [[CONV83:%.*]] = uitofp i64 [[TMP113]] to float, !dbg [[DBG76]]
// CHECK-NEXT:    [[ATOMIC_LOAD84:%.*]] = load atomic i32, i32* bitcast (float* @fx to i32*) monotonic, align 4, !dbg [[DBG77:![0-9]+]]
// CHECK-NEXT:    br label [[ATOMIC_CONT85:%.*]], !dbg [[DBG77]]
// CHECK:       atomic_cont85:
// CHECK-NEXT:    [[TMP114:%.*]] = phi i32 [ [[ATOMIC_LOAD84]], [[ATOMIC_EXIT82]] ], [ [[TMP119:%.*]], [[ATOMIC_CONT85]] ], !dbg [[DBG77]]
// CHECK-NEXT:    [[TMP115:%.*]] = bitcast float* [[ATOMIC_TEMP86]] to i32*, !dbg [[DBG77]]
// CHECK-NEXT:    [[TMP116:%.*]] = bitcast i32 [[TMP114]] to float, !dbg [[DBG77]]
// CHECK-NEXT:    [[MUL87:%.*]] = fmul float [[TMP116]], [[CONV83]], !dbg [[DBG78:![0-9]+]]
// CHECK-NEXT:    store float [[MUL87]], float* [[ATOMIC_TEMP86]], align 4, !dbg [[DBG77]]
// CHECK-NEXT:    [[TMP117:%.*]] = load i32, i32* [[TMP115]], align 4, !dbg [[DBG77]]
// CHECK-NEXT:    [[TMP118:%.*]] = cmpxchg i32* bitcast (float* @fx to i32*), i32 [[TMP114]], i32 [[TMP117]] monotonic monotonic, align 4, !dbg [[DBG77]]
// CHECK-NEXT:    [[TMP119]] = extractvalue { i32, i1 } [[TMP118]], 0, !dbg [[DBG77]]
// CHECK-NEXT:    [[TMP120:%.*]] = extractvalue { i32, i1 } [[TMP118]], 1, !dbg [[DBG77]]
// CHECK-NEXT:    br i1 [[TMP120]], label [[ATOMIC_EXIT88:%.*]], label [[ATOMIC_CONT85]], !dbg [[DBG77]]
// CHECK:       atomic_exit88:
// CHECK-NEXT:    [[TMP121:%.*]] = load i64, i64* @llv, align 8, !dbg [[DBG79:![0-9]+]]
// CHECK-NEXT:    [[CONV89:%.*]] = sitofp i64 [[TMP121]] to double, !dbg [[DBG79]]
// CHECK-NEXT:    [[ATOMIC_LOAD90:%.*]] = load atomic i64, i64* bitcast (double* @dx to i64*) monotonic, align 8, !dbg [[DBG80:![0-9]+]]
// CHECK-NEXT:    br label [[ATOMIC_CONT91:%.*]], !dbg [[DBG80]]
// CHECK:       atomic_cont91:
// CHECK-NEXT:    [[TMP122:%.*]] = phi i64 [ [[ATOMIC_LOAD90]], [[ATOMIC_EXIT88]] ], [ [[TMP127:%.*]], [[ATOMIC_CONT91]] ], !dbg [[DBG80]]
// CHECK-NEXT:    [[TMP123:%.*]] = bitcast double* [[ATOMIC_TEMP92]] to i64*, !dbg [[DBG80]]
// CHECK-NEXT:    [[TMP124:%.*]] = bitcast i64 [[TMP122]] to double, !dbg [[DBG80]]
// CHECK-NEXT:    [[DIV93:%.*]] = fdiv double [[TMP124]], [[CONV89]], !dbg [[DBG81:![0-9]+]]
// CHECK-NEXT:    store double [[DIV93]], double* [[ATOMIC_TEMP92]], align 8, !dbg [[DBG80]]
// CHECK-NEXT:    [[TMP125:%.*]] = load i64, i64* [[TMP123]], align 8, !dbg [[DBG80]]
// CHECK-NEXT:    [[TMP126:%.*]] = cmpxchg i64* bitcast (double* @dx to i64*), i64 [[TMP122]], i64 [[TMP125]] monotonic monotonic, align 8, !dbg [[DBG80]]
// CHECK-NEXT:    [[TMP127]] = extractvalue { i64, i1 } [[TMP126]], 0, !dbg [[DBG80]]
// CHECK-NEXT:    [[TMP128:%.*]] = extractvalue { i64, i1 } [[TMP126]], 1, !dbg [[DBG80]]
// CHECK-NEXT:    br i1 [[TMP128]], label [[ATOMIC_EXIT94:%.*]], label [[ATOMIC_CONT91]], !dbg [[DBG80]]
// CHECK:       atomic_exit94:
// CHECK-NEXT:    [[TMP129:%.*]] = load i64, i64* @ullv, align 8, !dbg [[DBG82:![0-9]+]]
// CHECK-NEXT:    [[CONV95:%.*]] = uitofp i64 [[TMP129]] to x86_fp80, !dbg [[DBG82]]
// CHECK-NEXT:    [[TMP130:%.*]] = bitcast x86_fp80* [[ATOMIC_TEMP96]] to i8*, !dbg [[DBG83:![0-9]+]]
// CHECK-NEXT:    call void @__atomic_load(i64 noundef 16, i8* noundef bitcast (x86_fp80* @ldx to i8*), i8* noundef [[TMP130]], i32 noundef 0), !dbg [[DBG83]]
// CHECK-NEXT:    br label [[ATOMIC_CONT97:%.*]], !dbg [[DBG83]]
// CHECK:       atomic_cont97:
// CHECK-NEXT:    [[TMP131:%.*]] = load x86_fp80, x86_fp80* [[ATOMIC_TEMP96]], align 16, !dbg [[DBG83]]
// CHECK-NEXT:    store x86_fp80 [[TMP131]], x86_fp80* [[ATOMIC_TEMP98]], align 16, !dbg [[DBG83]]
// CHECK-NEXT:    [[TMP132:%.*]] = load x86_fp80, x86_fp80* [[ATOMIC_TEMP96]], align 16, !dbg [[DBG83]]
// CHECK-NEXT:    [[SUB99:%.*]] = fsub x86_fp80 [[TMP132]], [[CONV95]], !dbg [[DBG84:![0-9]+]]
// CHECK-NEXT:    store x86_fp80 [[SUB99]], x86_fp80* [[ATOMIC_TEMP98]], align 16, !dbg [[DBG83]]
// CHECK-NEXT:    [[TMP133:%.*]] = bitcast x86_fp80* [[ATOMIC_TEMP96]] to i8*, !dbg [[DBG83]]
// CHECK-NEXT:    [[TMP134:%.*]] = bitcast x86_fp80* [[ATOMIC_TEMP98]] to i8*, !dbg [[DBG83]]
// CHECK-NEXT:    [[CALL100:%.*]] = call zeroext i1 @__atomic_compare_exchange(i64 noundef 16, i8* noundef bitcast (x86_fp80* @ldx to i8*), i8* noundef [[TMP133]], i8* noundef [[TMP134]], i32 noundef 0, i32 noundef 0), !dbg [[DBG83]]
// CHECK-NEXT:    br i1 [[CALL100]], label [[ATOMIC_EXIT101:%.*]], label [[ATOMIC_CONT97]], !dbg [[DBG83]]
// CHECK:       atomic_exit101:
// CHECK-NEXT:    [[TMP135:%.*]] = load float, float* @fv, align 4, !dbg [[DBG85:![0-9]+]]
// CHECK-NEXT:    [[TMP136:%.*]] = bitcast { i32, i32 }* [[ATOMIC_TEMP102]] to i8*, !dbg [[DBG86:![0-9]+]]
// CHECK-NEXT:    call void @__atomic_load(i64 noundef 8, i8* noundef bitcast ({ i32, i32 }* @cix to i8*), i8* noundef [[TMP136]], i32 noundef 0), !dbg [[DBG86]]
// CHECK-NEXT:    br label [[ATOMIC_CONT103:%.*]], !dbg [[DBG86]]
// CHECK:       atomic_cont103:
// CHECK-NEXT:    [[ATOMIC_TEMP102_REALP:%.*]] = getelementptr inbounds { i32, i32 }, { i32, i32 }* [[ATOMIC_TEMP102]], i32 0, i32 0, !dbg [[DBG86]]
// CHECK-NEXT:    [[ATOMIC_TEMP102_REAL:%.*]] = load i32, i32* [[ATOMIC_TEMP102_REALP]], align 4, !dbg [[DBG86]]
// CHECK-NEXT:    [[ATOMIC_TEMP102_IMAGP:%.*]] = getelementptr inbounds { i32, i32 }, { i32, i32 }* [[ATOMIC_TEMP102]], i32 0, i32 1, !dbg [[DBG86]]
// CHECK-NEXT:    [[ATOMIC_TEMP102_IMAG:%.*]] = load i32, i32* [[ATOMIC_TEMP102_IMAGP]], align 4, !dbg [[DBG86]]
// CHECK-NEXT:    [[CONV105:%.*]] = sitofp i32 [[ATOMIC_TEMP102_REAL]] to float, !dbg [[DBG86]]
// CHECK-NEXT:    [[CONV106:%.*]] = sitofp i32 [[ATOMIC_TEMP102_IMAG]] to float, !dbg [[DBG86]]
// CHECK-NEXT:    [[CALL107:%.*]] = call <2 x float> @__divsc3(float noundef [[TMP135]], float noundef 0.000000e+00, float noundef [[CONV105]], float noundef [[CONV106]]) #[[ATTR2:[0-9]+]], !dbg [[DBG87:![0-9]+]]
// CHECK-NEXT:    [[TMP137:%.*]] = bitcast { float, float }* [[COERCE]] to <2 x float>*, !dbg [[DBG87]]
// CHECK-NEXT:    store <2 x float> [[CALL107]], <2 x float>* [[TMP137]], align 4, !dbg [[DBG87]]
// CHECK-NEXT:    [[COERCE_REALP:%.*]] = getelementptr inbounds { float, float }, { float, float }* [[COERCE]], i32 0, i32 0, !dbg [[DBG87]]
// CHECK-NEXT:    [[COERCE_REAL:%.*]] = load float, float* [[COERCE_REALP]], align 4, !dbg [[DBG87]]
// CHECK-NEXT:    [[COERCE_IMAGP:%.*]] = getelementptr inbounds { float, float }, { float, float }* [[COERCE]], i32 0, i32 1, !dbg [[DBG87]]
// CHECK-NEXT:    [[COERCE_IMAG:%.*]] = load float, float* [[COERCE_IMAGP]], align 4, !dbg [[DBG87]]
// CHECK-NEXT:    [[CONV108:%.*]] = fptosi float [[COERCE_REAL]] to i32, !dbg [[DBG85]]
// CHECK-NEXT:    [[CONV109:%.*]] = fptosi float [[COERCE_IMAG]] to i32, !dbg [[DBG85]]
// CHECK-NEXT:    [[ATOMIC_TEMP104_REALP:%.*]] = getelementptr inbounds { i32, i32 }, { i32, i32 }* [[ATOMIC_TEMP104]], i32 0, i32 0, !dbg [[DBG86]]
// CHECK-NEXT:    [[ATOMIC_TEMP104_IMAGP:%.*]] = getelementptr inbounds { i32, i32 }, { i32, i32 }* [[ATOMIC_TEMP104]], i32 0, i32 1, !dbg [[DBG86]]
// CHECK-NEXT:    store i32 [[CONV108]], i32* [[ATOMIC_TEMP104_REALP]], align 4, !dbg [[DBG86]]
// CHECK-NEXT:    store i32 [[CONV109]], i32* [[ATOMIC_TEMP104_IMAGP]], align 4, !dbg [[DBG86]]
// CHECK-NEXT:    [[TMP138:%.*]] = bitcast { i32, i32 }* [[ATOMIC_TEMP102]] to i8*, !dbg [[DBG86]]
// CHECK-NEXT:    [[TMP139:%.*]] = bitcast { i32, i32 }* [[ATOMIC_TEMP104]] to i8*, !dbg [[DBG86]]
// CHECK-NEXT:    [[CALL110:%.*]] = call zeroext i1 @__atomic_compare_exchange(i64 noundef 8, i8* noundef bitcast ({ i32, i32 }* @cix to i8*), i8* noundef [[TMP138]], i8* noundef [[TMP139]], i32 noundef 0, i32 noundef 0), !dbg [[DBG86]]
// CHECK-NEXT:    br i1 [[CALL110]], label [[ATOMIC_EXIT111:%.*]], label [[ATOMIC_CONT103]], !dbg [[DBG86]]
// CHECK:       atomic_exit111:
// CHECK-NEXT:    [[TMP140:%.*]] = load double, double* @dv, align 8, !dbg [[DBG88:![0-9]+]]
// CHECK-NEXT:    [[ATOMIC_LOAD112:%.*]] = load atomic i16, i16* @sx monotonic, align 2, !dbg [[DBG89:![0-9]+]]
// CHECK-NEXT:    br label [[ATOMIC_CONT113:%.*]], !dbg [[DBG89]]
// CHECK:       atomic_cont113:
// CHECK-NEXT:    [[TMP141:%.*]] = phi i16 [ [[ATOMIC_LOAD112]], [[ATOMIC_EXIT111]] ], [ [[TMP144:%.*]], [[ATOMIC_CONT113]] ], !dbg [[DBG89]]
// CHECK-NEXT:    [[CONV115:%.*]] = sext i16 [[TMP141]] to i32, !dbg [[DBG89]]
// CHECK-NEXT:    [[CONV116:%.*]] = sitofp i32 [[CONV115]] to double, !dbg [[DBG89]]
// CHECK-NEXT:    [[ADD117:%.*]] = fadd double [[CONV116]], [[TMP140]], !dbg [[DBG90:![0-9]+]]
// CHECK-NEXT:    [[CONV118:%.*]] = fptosi double [[ADD117]] to i16, !dbg [[DBG89]]
// CHECK-NEXT:    store i16 [[CONV118]], i16* [[ATOMIC_TEMP114]], align 2, !dbg [[DBG89]]
// CHECK-NEXT:    [[TMP142:%.*]] = load i16, i16* [[ATOMIC_TEMP114]], align 2, !dbg [[DBG89]]
// CHECK-NEXT:    [[TMP143:%.*]] = cmpxchg i16* @sx, i16 [[TMP141]], i16 [[TMP142]] monotonic monotonic, align 2, !dbg [[DBG89]]
// CHECK-NEXT:    [[TMP144]] = extractvalue { i16, i1 } [[TMP143]], 0, !dbg [[DBG89]]
// CHECK-NEXT:    [[TMP145:%.*]] = extractvalue { i16, i1 } [[TMP143]], 1, !dbg [[DBG89]]
// CHECK-NEXT:    br i1 [[TMP145]], label [[ATOMIC_EXIT119:%.*]], label [[ATOMIC_CONT113]], !dbg [[DBG89]]
// CHECK:       atomic_exit119:
// CHECK-NEXT:    [[TMP146:%.*]] = load x86_fp80, x86_fp80* @ldv, align 16, !dbg [[DBG91:![0-9]+]]
// CHECK-NEXT:    [[ATOMIC_LOAD120:%.*]] = load atomic i8, i8* @bx monotonic, align 1, !dbg [[DBG92:![0-9]+]]
// CHECK-NEXT:    br label [[ATOMIC_CONT121:%.*]], !dbg [[DBG92]]
// CHECK:       atomic_cont121:
// CHECK-NEXT:    [[TMP147:%.*]] = phi i8 [ [[ATOMIC_LOAD120]], [[ATOMIC_EXIT119]] ], [ [[TMP150:%.*]], [[ATOMIC_CONT121]] ], !dbg [[DBG92]]
// CHECK-NEXT:    [[TOBOOL123:%.*]] = trunc i8 [[TMP147]] to i1, !dbg [[DBG92]]
// CHECK-NEXT:    [[CONV124:%.*]] = zext i1 [[TOBOOL123]] to i32, !dbg [[DBG92]]
// CHECK-NEXT:    [[CONV125:%.*]] = sitofp i32 [[CONV124]] to x86_fp80, !dbg [[DBG92]]
// CHECK-NEXT:    [[MUL126:%.*]] = fmul x86_fp80 [[TMP146]], [[CONV125]], !dbg [[DBG93:![0-9]+]]
// CHECK-NEXT:    [[TOBOOL127:%.*]] = fcmp une x86_fp80 [[MUL126]], 0xK00000000000000000000, !dbg [[DBG91]]
// CHECK-NEXT:    [[FROMBOOL128:%.*]] = zext i1 [[TOBOOL127]] to i8, !dbg [[DBG92]]
// CHECK-NEXT:    store i8 [[FROMBOOL128]], i8* [[ATOMIC_TEMP122]], align 1, !dbg [[DBG92]]
// CHECK-NEXT:    [[TMP148:%.*]] = load i8, i8* [[ATOMIC_TEMP122]], align 1, !dbg [[DBG92]]
// CHECK-NEXT:    [[TMP149:%.*]] = cmpxchg i8* @bx, i8 [[TMP147]], i8 [[TMP148]] release monotonic, align 1, !dbg [[DBG92]]
// CHECK-NEXT:    [[TMP150]] = extractvalue { i8, i1 } [[TMP149]], 0, !dbg [[DBG92]]
// CHECK-NEXT:    [[TMP151:%.*]] = extractvalue { i8, i1 } [[TMP149]], 1, !dbg [[DBG92]]
// CHECK-NEXT:    br i1 [[TMP151]], label [[ATOMIC_EXIT129:%.*]], label [[ATOMIC_CONT121]], !dbg [[DBG92]]
// CHECK:       atomic_exit129:
// CHECK-NEXT:    fence release
// CHECK-NEXT:    [[CIV_REAL130:%.*]] = load i32, i32* getelementptr inbounds ({ i32, i32 }, { i32, i32 }* @civ, i32 0, i32 0), align 4, !dbg [[DBG94:![0-9]+]]
// CHECK-NEXT:    [[CIV_IMAG131:%.*]] = load i32, i32* getelementptr inbounds ({ i32, i32 }, { i32, i32 }* @civ, i32 0, i32 1), align 4, !dbg [[DBG94]]
// CHECK-NEXT:    [[ATOMIC_LOAD132:%.*]] = load atomic i8, i8* @bx monotonic, align 1, !dbg [[DBG95:![0-9]+]]
// CHECK-NEXT:    br label [[ATOMIC_CONT133:%.*]], !dbg [[DBG95]]
// CHECK:       atomic_cont133:
// CHECK-NEXT:    [[TMP152:%.*]] = phi i8 [ [[ATOMIC_LOAD132]], [[ATOMIC_EXIT129]] ], [ [[TMP155:%.*]], [[ATOMIC_CONT133]] ], !dbg [[DBG95]]
// CHECK-NEXT:    [[TOBOOL135:%.*]] = trunc i8 [[TMP152]] to i1, !dbg [[DBG95]]
// CHECK-NEXT:    [[CONV136:%.*]] = zext i1 [[TOBOOL135]] to i32, !dbg [[DBG95]]
// CHECK-NEXT:    [[SUB_R137:%.*]] = sub i32 [[CIV_REAL130]], [[CONV136]], !dbg [[DBG96:![0-9]+]]
// CHECK-NEXT:    [[SUB_I138:%.*]] = sub i32 [[CIV_IMAG131]], 0, !dbg [[DBG96]]
// CHECK-NEXT:    [[TOBOOL139:%.*]] = icmp ne i32 [[SUB_R137]], 0, !dbg [[DBG94]]
// CHECK-NEXT:    [[TOBOOL140:%.*]] = icmp ne i32 [[SUB_I138]], 0, !dbg [[DBG94]]
// CHECK-NEXT:    [[TOBOOL141:%.*]] = or i1 [[TOBOOL139]], [[TOBOOL140]], !dbg [[DBG94]]
// CHECK-NEXT:    [[FROMBOOL142:%.*]] = zext i1 [[TOBOOL141]] to i8, !dbg [[DBG95]]
// CHECK-NEXT:    store i8 [[FROMBOOL142]], i8* [[ATOMIC_TEMP134]], align 1, !dbg [[DBG95]]
// CHECK-NEXT:    [[TMP153:%.*]] = load i8, i8* [[ATOMIC_TEMP134]], align 1, !dbg [[DBG95]]
// CHECK-NEXT:    [[TMP154:%.*]] = cmpxchg i8* @bx, i8 [[TMP152]], i8 [[TMP153]] monotonic monotonic, align 1, !dbg [[DBG95]]
// CHECK-NEXT:    [[TMP155]] = extractvalue { i8, i1 } [[TMP154]], 0, !dbg [[DBG95]]
// CHECK-NEXT:    [[TMP156:%.*]] = extractvalue { i8, i1 } [[TMP154]], 1, !dbg [[DBG95]]
// CHECK-NEXT:    br i1 [[TMP156]], label [[ATOMIC_EXIT143:%.*]], label [[ATOMIC_CONT133]], !dbg [[DBG95]]
// CHECK:       atomic_exit143:
// CHECK-NEXT:    [[TMP157:%.*]] = load i16, i16* @sv, align 2, !dbg [[DBG97:![0-9]+]]
// CHECK-NEXT:    [[TMP158:%.*]] = load i8, i8* @bv, align 1, !dbg [[DBG98:![0-9]+]]
// CHECK-NEXT:    [[TOBOOL144:%.*]] = trunc i8 [[TMP158]] to i1, !dbg [[DBG98]]
// CHECK-NEXT:    [[CONV145:%.*]] = zext i1 [[TOBOOL144]] to i32, !dbg [[DBG98]]
// CHECK-NEXT:    [[TMP159:%.*]] = bitcast <4 x i32>* [[ATOMIC_TEMP146]] to i8*, !dbg [[DBG99:![0-9]+]]
// CHECK-NEXT:    call void @__atomic_load(i64 noundef 16, i8* noundef bitcast (<4 x i32>* @int4x to i8*), i8* noundef [[TMP159]], i32 noundef 0), !dbg [[DBG99]]
// CHECK-NEXT:    br label [[ATOMIC_CONT147:%.*]], !dbg [[DBG99]]
// CHECK:       atomic_cont147:
// CHECK-NEXT:    [[TMP160:%.*]] = load <4 x i32>, <4 x i32>* [[ATOMIC_TEMP146]], align 16, !dbg [[DBG99]]
// CHECK-NEXT:    store <4 x i32> [[TMP160]], <4 x i32>* [[ATOMIC_TEMP148]], align 16, !dbg [[DBG99]]
// CHECK-NEXT:    [[TMP161:%.*]] = load <4 x i32>, <4 x i32>* [[ATOMIC_TEMP146]], align 16, !dbg [[DBG99]]
// CHECK-NEXT:    store <4 x i32> [[TMP161]], <4 x i32>* [[ATOMIC_TEMP149]], align 16, !dbg [[DBG99]]
// CHECK-NEXT:    [[TMP162:%.*]] = load <4 x i32>, <4 x i32>* [[ATOMIC_TEMP149]], align 16, !dbg [[DBG99]]
// CHECK-NEXT:    [[VECEXT:%.*]] = extractelement <4 x i32> [[TMP162]], i16 [[TMP157]], !dbg [[DBG99]]
// CHECK-NEXT:    [[OR:%.*]] = or i32 [[VECEXT]], [[CONV145]], !dbg [[DBG100:![0-9]+]]
// CHECK-NEXT:    [[TMP163:%.*]] = load <4 x i32>, <4 x i32>* [[ATOMIC_TEMP148]], align 16, !dbg [[DBG99]]
// CHECK-NEXT:    [[VECINS:%.*]] = insertelement <4 x i32> [[TMP163]], i32 [[OR]], i16 [[TMP157]], !dbg [[DBG99]]
// CHECK-NEXT:    store <4 x i32> [[VECINS]], <4 x i32>* [[ATOMIC_TEMP148]], align 16, !dbg [[DBG99]]
// CHECK-NEXT:    [[TMP164:%.*]] = bitcast <4 x i32>* [[ATOMIC_TEMP146]] to i8*, !dbg [[DBG99]]
// CHECK-NEXT:    [[TMP165:%.*]] = bitcast <4 x i32>* [[ATOMIC_TEMP148]] to i8*, !dbg [[DBG99]]
// CHECK-NEXT:    [[CALL150:%.*]] = call zeroext i1 @__atomic_compare_exchange(i64 noundef 16, i8* noundef bitcast (<4 x i32>* @int4x to i8*), i8* noundef [[TMP164]], i8* noundef [[TMP165]], i32 noundef 0, i32 noundef 0), !dbg [[DBG99]]
// CHECK-NEXT:    br i1 [[CALL150]], label [[ATOMIC_EXIT151:%.*]], label [[ATOMIC_CONT147]], !dbg [[DBG99]]
// CHECK:       atomic_exit151:
// CHECK-NEXT:    [[TMP166:%.*]] = load x86_fp80, x86_fp80* @ldv, align 16, !dbg [[DBG101:![0-9]+]]
// CHECK-NEXT:    [[ATOMIC_LOAD152:%.*]] = load atomic i32, i32* bitcast (i8* getelementptr (i8, i8* bitcast (%struct.BitFields* @bfx to i8*), i64 4) to i32*) monotonic, align 4, !dbg [[DBG102:![0-9]+]]
// CHECK-NEXT:    br label [[ATOMIC_CONT153:%.*]], !dbg [[DBG102]]
// CHECK:       atomic_cont153:
// CHECK-NEXT:    [[TMP167:%.*]] = phi i32 [ [[ATOMIC_LOAD152]], [[ATOMIC_EXIT151]] ], [ [[TMP170:%.*]], [[ATOMIC_CONT153]] ], !dbg [[DBG102]]
// CHECK-NEXT:    store i32 [[TMP167]], i32* [[ATOMIC_TEMP154]], align 4, !dbg [[DBG102]]
// CHECK-NEXT:    store i32 [[TMP167]], i32* [[ATOMIC_TEMP155]], align 4, !dbg [[DBG102]]
// CHECK-NEXT:    [[BF_LOAD:%.*]] = load i32, i32* [[ATOMIC_TEMP155]], align 4, !dbg [[DBG102]]
// CHECK-NEXT:    [[BF_SHL:%.*]] = shl i32 [[BF_LOAD]], 1, !dbg [[DBG102]]
// CHECK-NEXT:    [[BF_ASHR:%.*]] = ashr i32 [[BF_SHL]], 1, !dbg [[DBG102]]
// CHECK-NEXT:    [[CONV156:%.*]] = sitofp i32 [[BF_ASHR]] to x86_fp80, !dbg [[DBG103:![0-9]+]]
// CHECK-NEXT:    [[SUB157:%.*]] = fsub x86_fp80 [[CONV156]], [[TMP166]], !dbg [[DBG104:![0-9]+]]
// CHECK-NEXT:    [[CONV158:%.*]] = fptosi x86_fp80 [[SUB157]] to i32, !dbg [[DBG103]]
// CHECK-NEXT:    [[BF_LOAD159:%.*]] = load i32, i32* [[ATOMIC_TEMP154]], align 4, !dbg [[DBG102]]
// CHECK-NEXT:    [[BF_VALUE:%.*]] = and i32 [[CONV158]], 2147483647, !dbg [[DBG102]]
// CHECK-NEXT:    [[BF_CLEAR:%.*]] = and i32 [[BF_LOAD159]], -2147483648, !dbg [[DBG102]]
// CHECK-NEXT:    [[BF_SET:%.*]] = or i32 [[BF_CLEAR]], [[BF_VALUE]], !dbg [[DBG102]]
// CHECK-NEXT:    store i32 [[BF_SET]], i32* [[ATOMIC_TEMP154]], align 4, !dbg [[DBG102]]
// CHECK-NEXT:    [[TMP168:%.*]] = load i32, i32* [[ATOMIC_TEMP154]], align 4, !dbg [[DBG102]]
// CHECK-NEXT:    [[TMP169:%.*]] = cmpxchg i32* bitcast (i8* getelementptr (i8, i8* bitcast (%struct.BitFields* @bfx to i8*), i64 4) to i32*), i32 [[TMP167]], i32 [[TMP168]] monotonic monotonic, align 4, !dbg [[DBG102]]
// CHECK-NEXT:    [[TMP170]] = extractvalue { i32, i1 } [[TMP169]], 0, !dbg [[DBG102]]
// CHECK-NEXT:    [[TMP171:%.*]] = extractvalue { i32, i1 } [[TMP169]], 1, !dbg [[DBG102]]
// CHECK-NEXT:    br i1 [[TMP171]], label [[ATOMIC_EXIT160:%.*]], label [[ATOMIC_CONT153]], !dbg [[DBG102]]
// CHECK:       atomic_exit160:
// CHECK-NEXT:    [[TMP172:%.*]] = load x86_fp80, x86_fp80* @ldv, align 16, !dbg [[DBG105:![0-9]+]]
// CHECK-NEXT:    [[TMP173:%.*]] = bitcast i32* [[ATOMIC_TEMP161]] to i8*, !dbg [[DBG106:![0-9]+]]
// CHECK-NEXT:    call void @__atomic_load(i64 noundef 4, i8* noundef getelementptr (i8, i8* bitcast (%struct.BitFields_packed* @bfx_packed to i8*), i64 4), i8* noundef [[TMP173]], i32 noundef 0), !dbg [[DBG106]]
// CHECK-NEXT:    br label [[ATOMIC_CONT162:%.*]], !dbg [[DBG106]]
// CHECK:       atomic_cont162:
// CHECK-NEXT:    [[TMP174:%.*]] = load i32, i32* [[ATOMIC_TEMP161]], align 1, !dbg [[DBG106]]
// CHECK-NEXT:    store i32 [[TMP174]], i32* [[ATOMIC_TEMP163]], align 1, !dbg [[DBG106]]
// CHECK-NEXT:    [[TMP175:%.*]] = load i32, i32* [[ATOMIC_TEMP161]], align 1, !dbg [[DBG106]]
// CHECK-NEXT:    store i32 [[TMP175]], i32* [[ATOMIC_TEMP164]], align 4, !dbg [[DBG106]]
// CHECK-NEXT:    [[BF_LOAD165:%.*]] = load i32, i32* [[ATOMIC_TEMP164]], align 1, !dbg [[DBG106]]
// CHECK-NEXT:    [[BF_SHL166:%.*]] = shl i32 [[BF_LOAD165]], 1, !dbg [[DBG106]]
// CHECK-NEXT:    [[BF_ASHR167:%.*]] = ashr i32 [[BF_SHL166]], 1, !dbg [[DBG106]]
// CHECK-NEXT:    [[CONV168:%.*]] = sitofp i32 [[BF_ASHR167]] to x86_fp80, !dbg [[DBG107:![0-9]+]]
// CHECK-NEXT:    [[MUL169:%.*]] = fmul x86_fp80 [[CONV168]], [[TMP172]], !dbg [[DBG108:![0-9]+]]
// CHECK-NEXT:    [[CONV170:%.*]] = fptosi x86_fp80 [[MUL169]] to i32, !dbg [[DBG107]]
// CHECK-NEXT:    [[BF_LOAD171:%.*]] = load i32, i32* [[ATOMIC_TEMP163]], align 1, !dbg [[DBG106]]
// CHECK-NEXT:    [[BF_VALUE172:%.*]] = and i32 [[CONV170]], 2147483647, !dbg [[DBG106]]
// CHECK-NEXT:    [[BF_CLEAR173:%.*]] = and i32 [[BF_LOAD171]], -2147483648, !dbg [[DBG106]]
// CHECK-NEXT:    [[BF_SET174:%.*]] = or i32 [[BF_CLEAR173]], [[BF_VALUE172]], !dbg [[DBG106]]
// CHECK-NEXT:    store i32 [[BF_SET174]], i32* [[ATOMIC_TEMP163]], align 1, !dbg [[DBG106]]
// CHECK-NEXT:    [[TMP176:%.*]] = bitcast i32* [[ATOMIC_TEMP161]] to i8*, !dbg [[DBG106]]
// CHECK-NEXT:    [[TMP177:%.*]] = bitcast i32* [[ATOMIC_TEMP163]] to i8*, !dbg [[DBG106]]
// CHECK-NEXT:    [[CALL175:%.*]] = call zeroext i1 @__atomic_compare_exchange(i64 noundef 4, i8* noundef getelementptr (i8, i8* bitcast (%struct.BitFields_packed* @bfx_packed to i8*), i64 4), i8* noundef [[TMP176]], i8* noundef [[TMP177]], i32 noundef 0, i32 noundef 0), !dbg [[DBG106]]
// CHECK-NEXT:    br i1 [[CALL175]], label [[ATOMIC_EXIT176:%.*]], label [[ATOMIC_CONT162]], !dbg [[DBG106]]
// CHECK:       atomic_exit176:
// CHECK-NEXT:    [[TMP178:%.*]] = load x86_fp80, x86_fp80* @ldv, align 16, !dbg [[DBG109:![0-9]+]]
// CHECK-NEXT:    [[ATOMIC_LOAD177:%.*]] = load atomic i32, i32* getelementptr inbounds ([[STRUCT_BITFIELDS2:%.*]], %struct.BitFields2* @bfx2, i32 0, i32 0) monotonic, align 4, !dbg [[DBG110:![0-9]+]]
// CHECK-NEXT:    br label [[ATOMIC_CONT178:%.*]], !dbg [[DBG110]]
// CHECK:       atomic_cont178:
// CHECK-NEXT:    [[TMP179:%.*]] = phi i32 [ [[ATOMIC_LOAD177]], [[ATOMIC_EXIT176]] ], [ [[TMP182:%.*]], [[ATOMIC_CONT178]] ], !dbg [[DBG110]]
// CHECK-NEXT:    store i32 [[TMP179]], i32* [[ATOMIC_TEMP179]], align 4, !dbg [[DBG110]]
// CHECK-NEXT:    store i32 [[TMP179]], i32* [[ATOMIC_TEMP180]], align 4, !dbg [[DBG110]]
// CHECK-NEXT:    [[BF_LOAD181:%.*]] = load i32, i32* [[ATOMIC_TEMP180]], align 4, !dbg [[DBG110]]
// CHECK-NEXT:    [[BF_ASHR182:%.*]] = ashr i32 [[BF_LOAD181]], 31, !dbg [[DBG110]]
// CHECK-NEXT:    [[CONV183:%.*]] = sitofp i32 [[BF_ASHR182]] to x86_fp80, !dbg [[DBG111:![0-9]+]]
// CHECK-NEXT:    [[SUB184:%.*]] = fsub x86_fp80 [[CONV183]], [[TMP178]], !dbg [[DBG112:![0-9]+]]
// CHECK-NEXT:    [[CONV185:%.*]] = fptosi x86_fp80 [[SUB184]] to i32, !dbg [[DBG111]]
// CHECK-NEXT:    [[BF_LOAD186:%.*]] = load i32, i32* [[ATOMIC_TEMP179]], align 4, !dbg [[DBG110]]
// CHECK-NEXT:    [[BF_VALUE187:%.*]] = and i32 [[CONV185]], 1, !dbg [[DBG110]]
// CHECK-NEXT:    [[BF_SHL188:%.*]] = shl i32 [[BF_VALUE187]], 31, !dbg [[DBG110]]
// CHECK-NEXT:    [[BF_CLEAR189:%.*]] = and i32 [[BF_LOAD186]], 2147483647, !dbg [[DBG110]]
// CHECK-NEXT:    [[BF_SET190:%.*]] = or i32 [[BF_CLEAR189]], [[BF_SHL188]], !dbg [[DBG110]]
// CHECK-NEXT:    store i32 [[BF_SET190]], i32* [[ATOMIC_TEMP179]], align 4, !dbg [[DBG110]]
// CHECK-NEXT:    [[TMP180:%.*]] = load i32, i32* [[ATOMIC_TEMP179]], align 4, !dbg [[DBG110]]
// CHECK-NEXT:    [[TMP181:%.*]] = cmpxchg i32* getelementptr inbounds ([[STRUCT_BITFIELDS2]], %struct.BitFields2* @bfx2, i32 0, i32 0), i32 [[TMP179]], i32 [[TMP180]] monotonic monotonic, align 4, !dbg [[DBG110]]
// CHECK-NEXT:    [[TMP182]] = extractvalue { i32, i1 } [[TMP181]], 0, !dbg [[DBG110]]
// CHECK-NEXT:    [[TMP183:%.*]] = extractvalue { i32, i1 } [[TMP181]], 1, !dbg [[DBG110]]
// CHECK-NEXT:    br i1 [[TMP183]], label [[ATOMIC_EXIT191:%.*]], label [[ATOMIC_CONT178]], !dbg [[DBG110]]
// CHECK:       atomic_exit191:
// CHECK-NEXT:    [[TMP184:%.*]] = load x86_fp80, x86_fp80* @ldv, align 16, !dbg [[DBG113:![0-9]+]]
// CHECK-NEXT:    [[ATOMIC_LOAD192:%.*]] = load atomic i8, i8* getelementptr (i8, i8* bitcast (%struct.BitFields2_packed* @bfx2_packed to i8*), i64 3) monotonic, align 1, !dbg [[DBG114:![0-9]+]]
// CHECK-NEXT:    br label [[ATOMIC_CONT193:%.*]], !dbg [[DBG114]]
// CHECK:       atomic_cont193:
// CHECK-NEXT:    [[TMP185:%.*]] = phi i8 [ [[ATOMIC_LOAD192]], [[ATOMIC_EXIT191]] ], [ [[TMP191:%.*]], [[ATOMIC_CONT193]] ], !dbg [[DBG114]]
// CHECK-NEXT:    [[TMP186:%.*]] = bitcast i32* [[ATOMIC_TEMP194]] to i8*, !dbg [[DBG114]]
// CHECK-NEXT:    store i8 [[TMP185]], i8* [[TMP186]], align 1, !dbg [[DBG114]]
// CHECK-NEXT:    [[TMP187:%.*]] = bitcast i32* [[ATOMIC_TEMP195]] to i8*, !dbg [[DBG114]]
// CHECK-NEXT:    store i8 [[TMP185]], i8* [[TMP187]], align 1, !dbg [[DBG114]]
// CHECK-NEXT:    [[BF_LOAD196:%.*]] = load i8, i8* [[TMP187]], align 1, !dbg [[DBG114]]
// CHECK-NEXT:    [[BF_ASHR197:%.*]] = ashr i8 [[BF_LOAD196]], 7, !dbg [[DBG114]]
// CHECK-NEXT:    [[BF_CAST:%.*]] = sext i8 [[BF_ASHR197]] to i32, !dbg [[DBG114]]
// CHECK-NEXT:    [[CONV198:%.*]] = sitofp i32 [[BF_CAST]] to x86_fp80, !dbg [[DBG115:![0-9]+]]
// CHECK-NEXT:    [[DIV199:%.*]] = fdiv x86_fp80 [[TMP184]], [[CONV198]], !dbg [[DBG116:![0-9]+]]
// CHECK-NEXT:    [[CONV200:%.*]] = fptosi x86_fp80 [[DIV199]] to i32, !dbg [[DBG113]]
// CHECK-NEXT:    [[TMP188:%.*]] = trunc i32 [[CONV200]] to i8, !dbg [[DBG114]]
// CHECK-NEXT:    [[BF_LOAD201:%.*]] = load i8, i8* [[TMP186]], align 1, !dbg [[DBG114]]
// CHECK-NEXT:    [[BF_VALUE202:%.*]] = and i8 [[TMP188]], 1, !dbg [[DBG114]]
// CHECK-NEXT:    [[BF_SHL203:%.*]] = shl i8 [[BF_VALUE202]], 7, !dbg [[DBG114]]
// CHECK-NEXT:    [[BF_CLEAR204:%.*]] = and i8 [[BF_LOAD201]], 127, !dbg [[DBG114]]
// CHECK-NEXT:    [[BF_SET205:%.*]] = or i8 [[BF_CLEAR204]], [[BF_SHL203]], !dbg [[DBG114]]
// CHECK-NEXT:    store i8 [[BF_SET205]], i8* [[TMP186]], align 1, !dbg [[DBG114]]
// CHECK-NEXT:    [[TMP189:%.*]] = load i8, i8* [[TMP186]], align 1, !dbg [[DBG114]]
// CHECK-NEXT:    [[TMP190:%.*]] = cmpxchg i8* getelementptr (i8, i8* bitcast (%struct.BitFields2_packed* @bfx2_packed to i8*), i64 3), i8 [[TMP185]], i8 [[TMP189]] monotonic monotonic, align 1, !dbg [[DBG114]]
// CHECK-NEXT:    [[TMP191]] = extractvalue { i8, i1 } [[TMP190]], 0, !dbg [[DBG114]]
// CHECK-NEXT:    [[TMP192:%.*]] = extractvalue { i8, i1 } [[TMP190]], 1, !dbg [[DBG114]]
// CHECK-NEXT:    br i1 [[TMP192]], label [[ATOMIC_EXIT206:%.*]], label [[ATOMIC_CONT193]], !dbg [[DBG114]]
// CHECK:       atomic_exit206:
// CHECK-NEXT:    [[TMP193:%.*]] = load x86_fp80, x86_fp80* @ldv, align 16, !dbg [[DBG117:![0-9]+]]
// CHECK-NEXT:    [[ATOMIC_LOAD207:%.*]] = load atomic i32, i32* getelementptr inbounds ([[STRUCT_BITFIELDS3:%.*]], %struct.BitFields3* @bfx3, i32 0, i32 0) monotonic, align 4, !dbg [[DBG118:![0-9]+]]
// CHECK-NEXT:    br label [[ATOMIC_CONT208:%.*]], !dbg [[DBG118]]
// CHECK:       atomic_cont208:
// CHECK-NEXT:    [[TMP194:%.*]] = phi i32 [ [[ATOMIC_LOAD207]], [[ATOMIC_EXIT206]] ], [ [[TMP197:%.*]], [[ATOMIC_CONT208]] ], !dbg [[DBG118]]
// CHECK-NEXT:    store i32 [[TMP194]], i32* [[ATOMIC_TEMP209]], align 4, !dbg [[DBG118]]
// CHECK-NEXT:    store i32 [[TMP194]], i32* [[ATOMIC_TEMP210]], align 4, !dbg [[DBG118]]
// CHECK-NEXT:    [[BF_LOAD211:%.*]] = load i32, i32* [[ATOMIC_TEMP210]], align 4, !dbg [[DBG118]]
// CHECK-NEXT:    [[BF_SHL212:%.*]] = shl i32 [[BF_LOAD211]], 7, !dbg [[DBG118]]
// CHECK-NEXT:    [[BF_ASHR213:%.*]] = ashr i32 [[BF_SHL212]], 18, !dbg [[DBG118]]
// CHECK-NEXT:    [[CONV214:%.*]] = sitofp i32 [[BF_ASHR213]] to x86_fp80, !dbg [[DBG119:![0-9]+]]
// CHECK-NEXT:    [[DIV215:%.*]] = fdiv x86_fp80 [[CONV214]], [[TMP193]], !dbg [[DBG120:![0-9]+]]
// CHECK-NEXT:    [[CONV216:%.*]] = fptosi x86_fp80 [[DIV215]] to i32, !dbg [[DBG119]]
// CHECK-NEXT:    [[BF_LOAD217:%.*]] = load i32, i32* [[ATOMIC_TEMP209]], align 4, !dbg [[DBG118]]
// CHECK-NEXT:    [[BF_VALUE218:%.*]] = and i32 [[CONV216]], 16383, !dbg [[DBG118]]
// CHECK-NEXT:    [[BF_SHL219:%.*]] = shl i32 [[BF_VALUE218]], 11, !dbg [[DBG118]]
// CHECK-NEXT:    [[BF_CLEAR220:%.*]] = and i32 [[BF_LOAD217]], -33552385, !dbg [[DBG118]]
// CHECK-NEXT:    [[BF_SET221:%.*]] = or i32 [[BF_CLEAR220]], [[BF_SHL219]], !dbg [[DBG118]]
// CHECK-NEXT:    store i32 [[BF_SET221]], i32* [[ATOMIC_TEMP209]], align 4, !dbg [[DBG118]]
// CHECK-NEXT:    [[TMP195:%.*]] = load i32, i32* [[ATOMIC_TEMP209]], align 4, !dbg [[DBG118]]
// CHECK-NEXT:    [[TMP196:%.*]] = cmpxchg i32* getelementptr inbounds ([[STRUCT_BITFIELDS3]], %struct.BitFields3* @bfx3, i32 0, i32 0), i32 [[TMP194]], i32 [[TMP195]] monotonic monotonic, align 4, !dbg [[DBG118]]
// CHECK-NEXT:    [[TMP197]] = extractvalue { i32, i1 } [[TMP196]], 0, !dbg [[DBG118]]
// CHECK-NEXT:    [[TMP198:%.*]] = extractvalue { i32, i1 } [[TMP196]], 1, !dbg [[DBG118]]
// CHECK-NEXT:    br i1 [[TMP198]], label [[ATOMIC_EXIT222:%.*]], label [[ATOMIC_CONT208]], !dbg [[DBG118]]
// CHECK:       atomic_exit222:
// CHECK-NEXT:    [[TMP199:%.*]] = load x86_fp80, x86_fp80* @ldv, align 16, !dbg [[DBG121:![0-9]+]]
// CHECK-NEXT:    [[TMP200:%.*]] = bitcast i32* [[ATOMIC_TEMP223]] to i24*, !dbg [[DBG122:![0-9]+]]
// CHECK-NEXT:    [[TMP201:%.*]] = bitcast i24* [[TMP200]] to i8*, !dbg [[DBG122]]
// CHECK-NEXT:    call void @__atomic_load(i64 noundef 3, i8* noundef getelementptr (i8, i8* bitcast (%struct.BitFields3_packed* @bfx3_packed to i8*), i64 1), i8* noundef [[TMP201]], i32 noundef 0), !dbg [[DBG122]]
// CHECK-NEXT:    br label [[ATOMIC_CONT224:%.*]], !dbg [[DBG122]]
// CHECK:       atomic_cont224:
// CHECK-NEXT:    [[TMP202:%.*]] = bitcast i32* [[ATOMIC_TEMP225]] to i24*, !dbg [[DBG122]]
// CHECK-NEXT:    [[TMP203:%.*]] = load i24, i24* [[TMP200]], align 1, !dbg [[DBG122]]
// CHECK-NEXT:    store i24 [[TMP203]], i24* [[TMP202]], align 1, !dbg [[DBG122]]
// CHECK-NEXT:    [[TMP204:%.*]] = load i24, i24* [[TMP200]], align 1, !dbg [[DBG122]]
// CHECK-NEXT:    [[TMP205:%.*]] = bitcast i32* [[ATOMIC_TEMP226]] to i24*, !dbg [[DBG122]]
// CHECK-NEXT:    store i24 [[TMP204]], i24* [[TMP205]], align 1, !dbg [[DBG122]]
// CHECK-NEXT:    [[BF_LOAD227:%.*]] = load i24, i24* [[TMP205]], align 1, !dbg [[DBG122]]
// CHECK-NEXT:    [[BF_SHL228:%.*]] = shl i24 [[BF_LOAD227]], 7, !dbg [[DBG122]]
// CHECK-NEXT:    [[BF_ASHR229:%.*]] = ashr i24 [[BF_SHL228]], 10, !dbg [[DBG122]]
// CHECK-NEXT:    [[BF_CAST230:%.*]] = sext i24 [[BF_ASHR229]] to i32, !dbg [[DBG122]]
// CHECK-NEXT:    [[CONV231:%.*]] = sitofp i32 [[BF_CAST230]] to x86_fp80, !dbg [[DBG123:![0-9]+]]
// CHECK-NEXT:    [[ADD232:%.*]] = fadd x86_fp80 [[CONV231]], [[TMP199]], !dbg [[DBG124:![0-9]+]]
// CHECK-NEXT:    [[CONV233:%.*]] = fptosi x86_fp80 [[ADD232]] to i32, !dbg [[DBG123]]
// CHECK-NEXT:    [[TMP206:%.*]] = trunc i32 [[CONV233]] to i24, !dbg [[DBG122]]
// CHECK-NEXT:    [[BF_LOAD234:%.*]] = load i24, i24* [[TMP202]], align 1, !dbg [[DBG122]]
// CHECK-NEXT:    [[BF_VALUE235:%.*]] = and i24 [[TMP206]], 16383, !dbg [[DBG122]]
// CHECK-NEXT:    [[BF_SHL236:%.*]] = shl i24 [[BF_VALUE235]], 3, !dbg [[DBG122]]
// CHECK-NEXT:    [[BF_CLEAR237:%.*]] = and i24 [[BF_LOAD234]], -131065, !dbg [[DBG122]]
// CHECK-NEXT:    [[BF_SET238:%.*]] = or i24 [[BF_CLEAR237]], [[BF_SHL236]], !dbg [[DBG122]]
// CHECK-NEXT:    store i24 [[BF_SET238]], i24* [[TMP202]], align 1, !dbg [[DBG122]]
// CHECK-NEXT:    [[TMP207:%.*]] = bitcast i24* [[TMP200]] to i8*, !dbg [[DBG122]]
// CHECK-NEXT:    [[TMP208:%.*]] = bitcast i24* [[TMP202]] to i8*, !dbg [[DBG122]]
// CHECK-NEXT:    [[CALL239:%.*]] = call zeroext i1 @__atomic_compare_exchange(i64 noundef 3, i8* noundef getelementptr (i8, i8* bitcast (%struct.BitFields3_packed* @bfx3_packed to i8*), i64 1), i8* noundef [[TMP207]], i8* noundef [[TMP208]], i32 noundef 0, i32 noundef 0), !dbg [[DBG122]]
// CHECK-NEXT:    br i1 [[CALL239]], label [[ATOMIC_EXIT240:%.*]], label [[ATOMIC_CONT224]], !dbg [[DBG122]]
// CHECK:       atomic_exit240:
// CHECK-NEXT:    [[TMP209:%.*]] = load x86_fp80, x86_fp80* @ldv, align 16, !dbg [[DBG125:![0-9]+]]
// CHECK-NEXT:    [[ATOMIC_LOAD241:%.*]] = load atomic i64, i64* bitcast (%struct.BitFields4* @bfx4 to i64*) monotonic, align 8, !dbg [[DBG126:![0-9]+]]
// CHECK-NEXT:    br label [[ATOMIC_CONT242:%.*]], !dbg [[DBG126]]
// CHECK:       atomic_cont242:
// CHECK-NEXT:    [[TMP210:%.*]] = phi i64 [ [[ATOMIC_LOAD241]], [[ATOMIC_EXIT240]] ], [ [[TMP214:%.*]], [[ATOMIC_CONT242]] ], !dbg [[DBG126]]
// CHECK-NEXT:    store i64 [[TMP210]], i64* [[ATOMIC_TEMP243]], align 8, !dbg [[DBG126]]
// CHECK-NEXT:    store i64 [[TMP210]], i64* [[ATOMIC_TEMP244]], align 8, !dbg [[DBG126]]
// CHECK-NEXT:    [[BF_LOAD245:%.*]] = load i64, i64* [[ATOMIC_TEMP244]], align 8, !dbg [[DBG126]]
// CHECK-NEXT:    [[BF_SHL246:%.*]] = shl i64 [[BF_LOAD245]], 47, !dbg [[DBG126]]
// CHECK-NEXT:    [[BF_ASHR247:%.*]] = ashr i64 [[BF_SHL246]], 63, !dbg [[DBG126]]
// CHECK-NEXT:    [[BF_CAST248:%.*]] = trunc i64 [[BF_ASHR247]] to i32, !dbg [[DBG126]]
// CHECK-NEXT:    [[CONV249:%.*]] = sitofp i32 [[BF_CAST248]] to x86_fp80, !dbg [[DBG127:![0-9]+]]
// CHECK-NEXT:    [[MUL250:%.*]] = fmul x86_fp80 [[CONV249]], [[TMP209]], !dbg [[DBG128:![0-9]+]]
// CHECK-NEXT:    [[CONV251:%.*]] = fptosi x86_fp80 [[MUL250]] to i32, !dbg [[DBG127]]
// CHECK-NEXT:    [[TMP211:%.*]] = zext i32 [[CONV251]] to i64, !dbg [[DBG126]]
// CHECK-NEXT:    [[BF_LOAD252:%.*]] = load i64, i64* [[ATOMIC_TEMP243]], align 8, !dbg [[DBG126]]
// CHECK-NEXT:    [[BF_VALUE253:%.*]] = and i64 [[TMP211]], 1, !dbg [[DBG126]]
// CHECK-NEXT:    [[BF_SHL254:%.*]] = shl i64 [[BF_VALUE253]], 16, !dbg [[DBG126]]
// CHECK-NEXT:    [[BF_CLEAR255:%.*]] = and i64 [[BF_LOAD252]], -65537, !dbg [[DBG126]]
// CHECK-NEXT:    [[BF_SET256:%.*]] = or i64 [[BF_CLEAR255]], [[BF_SHL254]], !dbg [[DBG126]]
// CHECK-NEXT:    store i64 [[BF_SET256]], i64* [[ATOMIC_TEMP243]], align 8, !dbg [[DBG126]]
// CHECK-NEXT:    [[TMP212:%.*]] = load i64, i64* [[ATOMIC_TEMP243]], align 8, !dbg [[DBG126]]
// CHECK-NEXT:    [[TMP213:%.*]] = cmpxchg i64* bitcast (%struct.BitFields4* @bfx4 to i64*), i64 [[TMP210]], i64 [[TMP212]] monotonic monotonic, align 8, !dbg [[DBG126]]
// CHECK-NEXT:    [[TMP214]] = extractvalue { i64, i1 } [[TMP213]], 0, !dbg [[DBG126]]
// CHECK-NEXT:    [[TMP215:%.*]] = extractvalue { i64, i1 } [[TMP213]], 1, !dbg [[DBG126]]
// CHECK-NEXT:    br i1 [[TMP215]], label [[ATOMIC_EXIT257:%.*]], label [[ATOMIC_CONT242]], !dbg [[DBG126]]
// CHECK:       atomic_exit257:
// CHECK-NEXT:    [[TMP216:%.*]] = load x86_fp80, x86_fp80* @ldv, align 16, !dbg [[DBG129:![0-9]+]]
// CHECK-NEXT:    [[ATOMIC_LOAD258:%.*]] = load atomic i8, i8* getelementptr inbounds ([[STRUCT_BITFIELDS4_PACKED:%.*]], %struct.BitFields4_packed* @bfx4_packed, i32 0, i32 0, i64 2) monotonic, align 1, !dbg [[DBG130:![0-9]+]]
// CHECK-NEXT:    br label [[ATOMIC_CONT259:%.*]], !dbg [[DBG130]]
// CHECK:       atomic_cont259:
// CHECK-NEXT:    [[TMP217:%.*]] = phi i8 [ [[ATOMIC_LOAD258]], [[ATOMIC_EXIT257]] ], [ [[TMP223:%.*]], [[ATOMIC_CONT259]] ], !dbg [[DBG130]]
// CHECK-NEXT:    [[TMP218:%.*]] = bitcast i32* [[ATOMIC_TEMP260]] to i8*, !dbg [[DBG130]]
// CHECK-NEXT:    store i8 [[TMP217]], i8* [[TMP218]], align 1, !dbg [[DBG130]]
// CHECK-NEXT:    [[TMP219:%.*]] = bitcast i32* [[ATOMIC_TEMP261]] to i8*, !dbg [[DBG130]]
// CHECK-NEXT:    store i8 [[TMP217]], i8* [[TMP219]], align 1, !dbg [[DBG130]]
// CHECK-NEXT:    [[BF_LOAD262:%.*]] = load i8, i8* [[TMP219]], align 1, !dbg [[DBG130]]
// CHECK-NEXT:    [[BF_SHL263:%.*]] = shl i8 [[BF_LOAD262]], 7, !dbg [[DBG130]]
// CHECK-NEXT:    [[BF_ASHR264:%.*]] = ashr i8 [[BF_SHL263]], 7, !dbg [[DBG130]]
// CHECK-NEXT:    [[BF_CAST265:%.*]] = sext i8 [[BF_ASHR264]] to i32, !dbg [[DBG130]]
// CHECK-NEXT:    [[CONV266:%.*]] = sitofp i32 [[BF_CAST265]] to x86_fp80, !dbg [[DBG131:![0-9]+]]
// CHECK-NEXT:    [[SUB267:%.*]] = fsub x86_fp80 [[CONV266]], [[TMP216]], !dbg [[DBG132:![0-9]+]]
// CHECK-NEXT:    [[CONV268:%.*]] = fptosi x86_fp80 [[SUB267]] to i32, !dbg [[DBG131]]
// CHECK-NEXT:    [[TMP220:%.*]] = trunc i32 [[CONV268]] to i8, !dbg [[DBG130]]
// CHECK-NEXT:    [[BF_LOAD269:%.*]] = load i8, i8* [[TMP218]], align 1, !dbg [[DBG130]]
// CHECK-NEXT:    [[BF_VALUE270:%.*]] = and i8 [[TMP220]], 1, !dbg [[DBG130]]
// CHECK-NEXT:    [[BF_CLEAR271:%.*]] = and i8 [[BF_LOAD269]], -2, !dbg [[DBG130]]
// CHECK-NEXT:    [[BF_SET272:%.*]] = or i8 [[BF_CLEAR271]], [[BF_VALUE270]], !dbg [[DBG130]]
// CHECK-NEXT:    store i8 [[BF_SET272]], i8* [[TMP218]], align 1, !dbg [[DBG130]]
// CHECK-NEXT:    [[TMP221:%.*]] = load i8, i8* [[TMP218]], align 1, !dbg [[DBG130]]
// CHECK-NEXT:    [[TMP222:%.*]] = cmpxchg i8* getelementptr inbounds ([[STRUCT_BITFIELDS4_PACKED]], %struct.BitFields4_packed* @bfx4_packed, i32 0, i32 0, i64 2), i8 [[TMP217]], i8 [[TMP221]] monotonic monotonic, align 1, !dbg [[DBG130]]
// CHECK-NEXT:    [[TMP223]] = extractvalue { i8, i1 } [[TMP222]], 0, !dbg [[DBG130]]
// CHECK-NEXT:    [[TMP224:%.*]] = extractvalue { i8, i1 } [[TMP222]], 1, !dbg [[DBG130]]
// CHECK-NEXT:    br i1 [[TMP224]], label [[ATOMIC_EXIT273:%.*]], label [[ATOMIC_CONT259]], !dbg [[DBG130]]
// CHECK:       atomic_exit273:
// CHECK-NEXT:    [[TMP225:%.*]] = load x86_fp80, x86_fp80* @ldv, align 16, !dbg [[DBG133:![0-9]+]]
// CHECK-NEXT:    [[ATOMIC_LOAD274:%.*]] = load atomic i64, i64* bitcast (%struct.BitFields4* @bfx4 to i64*) monotonic, align 8, !dbg [[DBG134:![0-9]+]]
// CHECK-NEXT:    br label [[ATOMIC_CONT275:%.*]], !dbg [[DBG134]]
// CHECK:       atomic_cont275:
// CHECK-NEXT:    [[TMP226:%.*]] = phi i64 [ [[ATOMIC_LOAD274]], [[ATOMIC_EXIT273]] ], [ [[TMP229:%.*]], [[ATOMIC_CONT275]] ], !dbg [[DBG134]]
// CHECK-NEXT:    store i64 [[TMP226]], i64* [[ATOMIC_TEMP276]], align 8, !dbg [[DBG134]]
// CHECK-NEXT:    store i64 [[TMP226]], i64* [[ATOMIC_TEMP277]], align 8, !dbg [[DBG134]]
// CHECK-NEXT:    [[BF_LOAD278:%.*]] = load i64, i64* [[ATOMIC_TEMP277]], align 8, !dbg [[DBG134]]
// CHECK-NEXT:    [[BF_SHL279:%.*]] = shl i64 [[BF_LOAD278]], 40, !dbg [[DBG134]]
// CHECK-NEXT:    [[BF_ASHR280:%.*]] = ashr i64 [[BF_SHL279]], 57, !dbg [[DBG134]]
// CHECK-NEXT:    [[CONV281:%.*]] = sitofp i64 [[BF_ASHR280]] to x86_fp80, !dbg [[DBG135:![0-9]+]]
// CHECK-NEXT:    [[DIV282:%.*]] = fdiv x86_fp80 [[CONV281]], [[TMP225]], !dbg [[DBG136:![0-9]+]]
// CHECK-NEXT:    [[CONV283:%.*]] = fptosi x86_fp80 [[DIV282]] to i64, !dbg [[DBG135]]
// CHECK-NEXT:    [[BF_LOAD284:%.*]] = load i64, i64* [[ATOMIC_TEMP276]], align 8, !dbg [[DBG134]]
// CHECK-NEXT:    [[BF_VALUE285:%.*]] = and i64 [[CONV283]], 127, !dbg [[DBG134]]
// CHECK-NEXT:    [[BF_SHL286:%.*]] = shl i64 [[BF_VALUE285]], 17, !dbg [[DBG134]]
// CHECK-NEXT:    [[BF_CLEAR287:%.*]] = and i64 [[BF_LOAD284]], -16646145, !dbg [[DBG134]]
// CHECK-NEXT:    [[BF_SET288:%.*]] = or i64 [[BF_CLEAR287]], [[BF_SHL286]], !dbg [[DBG134]]
// CHECK-NEXT:    store i64 [[BF_SET288]], i64* [[ATOMIC_TEMP276]], align 8, !dbg [[DBG134]]
// CHECK-NEXT:    [[TMP227:%.*]] = load i64, i64* [[ATOMIC_TEMP276]], align 8, !dbg [[DBG134]]
// CHECK-NEXT:    [[TMP228:%.*]] = cmpxchg i64* bitcast (%struct.BitFields4* @bfx4 to i64*), i64 [[TMP226]], i64 [[TMP227]] monotonic monotonic, align 8, !dbg [[DBG134]]
// CHECK-NEXT:    [[TMP229]] = extractvalue { i64, i1 } [[TMP228]], 0, !dbg [[DBG134]]
// CHECK-NEXT:    [[TMP230:%.*]] = extractvalue { i64, i1 } [[TMP228]], 1, !dbg [[DBG134]]
// CHECK-NEXT:    br i1 [[TMP230]], label [[ATOMIC_EXIT289:%.*]], label [[ATOMIC_CONT275]], !dbg [[DBG134]]
// CHECK:       atomic_exit289:
// CHECK-NEXT:    [[TMP231:%.*]] = load x86_fp80, x86_fp80* @ldv, align 16, !dbg [[DBG137:![0-9]+]]
// CHECK-NEXT:    [[ATOMIC_LOAD290:%.*]] = load atomic i8, i8* getelementptr inbounds ([[STRUCT_BITFIELDS4_PACKED]], %struct.BitFields4_packed* @bfx4_packed, i32 0, i32 0, i64 2) monotonic, align 1, !dbg [[DBG138:![0-9]+]]
// CHECK-NEXT:    br label [[ATOMIC_CONT291:%.*]], !dbg [[DBG138]]
// CHECK:       atomic_cont291:
// CHECK-NEXT:    [[TMP232:%.*]] = phi i8 [ [[ATOMIC_LOAD290]], [[ATOMIC_EXIT289]] ], [ [[TMP238:%.*]], [[ATOMIC_CONT291]] ], !dbg [[DBG138]]
// CHECK-NEXT:    [[TMP233:%.*]] = bitcast i64* [[ATOMIC_TEMP292]] to i8*, !dbg [[DBG138]]
// CHECK-NEXT:    store i8 [[TMP232]], i8* [[TMP233]], align 1, !dbg [[DBG138]]
// CHECK-NEXT:    [[TMP234:%.*]] = bitcast i64* [[ATOMIC_TEMP293]] to i8*, !dbg [[DBG138]]
// CHECK-NEXT:    store i8 [[TMP232]], i8* [[TMP234]], align 1, !dbg [[DBG138]]
// CHECK-NEXT:    [[BF_LOAD294:%.*]] = load i8, i8* [[TMP234]], align 1, !dbg [[DBG138]]
// CHECK-NEXT:    [[BF_ASHR295:%.*]] = ashr i8 [[BF_LOAD294]], 1, !dbg [[DBG138]]
// CHECK-NEXT:    [[BF_CAST296:%.*]] = sext i8 [[BF_ASHR295]] to i64, !dbg [[DBG138]]
// CHECK-NEXT:    [[CONV297:%.*]] = sitofp i64 [[BF_CAST296]] to x86_fp80, !dbg [[DBG139:![0-9]+]]
// CHECK-NEXT:    [[ADD298:%.*]] = fadd x86_fp80 [[CONV297]], [[TMP231]], !dbg [[DBG140:![0-9]+]]
// CHECK-NEXT:    [[CONV299:%.*]] = fptosi x86_fp80 [[ADD298]] to i64, !dbg [[DBG139]]
// CHECK-NEXT:    [[TMP235:%.*]] = trunc i64 [[CONV299]] to i8, !dbg [[DBG138]]
// CHECK-NEXT:    [[BF_LOAD300:%.*]] = load i8, i8* [[TMP233]], align 1, !dbg [[DBG138]]
// CHECK-NEXT:    [[BF_VALUE301:%.*]] = and i8 [[TMP235]], 127, !dbg [[DBG138]]
// CHECK-NEXT:    [[BF_SHL302:%.*]] = shl i8 [[BF_VALUE301]], 1, !dbg [[DBG138]]
// CHECK-NEXT:    [[BF_CLEAR303:%.*]] = and i8 [[BF_LOAD300]], 1, !dbg [[DBG138]]
// CHECK-NEXT:    [[BF_SET304:%.*]] = or i8 [[BF_CLEAR303]], [[BF_SHL302]], !dbg [[DBG138]]
// CHECK-NEXT:    store i8 [[BF_SET304]], i8* [[TMP233]], align 1, !dbg [[DBG138]]
// CHECK-NEXT:    [[TMP236:%.*]] = load i8, i8* [[TMP233]], align 1, !dbg [[DBG138]]
// CHECK-NEXT:    [[TMP237:%.*]] = cmpxchg i8* getelementptr inbounds ([[STRUCT_BITFIELDS4_PACKED]], %struct.BitFields4_packed* @bfx4_packed, i32 0, i32 0, i64 2), i8 [[TMP232]], i8 [[TMP236]] monotonic monotonic, align 1, !dbg [[DBG138]]
// CHECK-NEXT:    [[TMP238]] = extractvalue { i8, i1 } [[TMP237]], 0, !dbg [[DBG138]]
// CHECK-NEXT:    [[TMP239:%.*]] = extractvalue { i8, i1 } [[TMP237]], 1, !dbg [[DBG138]]
// CHECK-NEXT:    br i1 [[TMP239]], label [[ATOMIC_EXIT305:%.*]], label [[ATOMIC_CONT291]], !dbg [[DBG138]]
// CHECK:       atomic_exit305:
// CHECK-NEXT:    [[TMP240:%.*]] = load i64, i64* @ulv, align 8, !dbg [[DBG141:![0-9]+]]
// CHECK-NEXT:    [[CONV306:%.*]] = uitofp i64 [[TMP240]] to float, !dbg [[DBG141]]
// CHECK-NEXT:    [[ATOMIC_LOAD307:%.*]] = load atomic i64, i64* bitcast (<2 x float>* @float2x to i64*) monotonic, align 8, !dbg [[DBG142:![0-9]+]]
// CHECK-NEXT:    br label [[ATOMIC_CONT308:%.*]], !dbg [[DBG142]]
// CHECK:       atomic_cont308:
// CHECK-NEXT:    [[TMP241:%.*]] = phi i64 [ [[ATOMIC_LOAD307]], [[ATOMIC_EXIT305]] ], [ [[TMP250:%.*]], [[ATOMIC_CONT308]] ], !dbg [[DBG142]]
// CHECK-NEXT:    [[TMP242:%.*]] = bitcast <2 x float>* [[ATOMIC_TEMP309]] to i64*, !dbg [[DBG142]]
// CHECK-NEXT:    store i64 [[TMP241]], i64* [[TMP242]], align 8, !dbg [[DBG142]]
// CHECK-NEXT:    [[TMP243:%.*]] = bitcast i64 [[TMP241]] to <2 x float>, !dbg [[DBG142]]
// CHECK-NEXT:    store <2 x float> [[TMP243]], <2 x float>* [[ATOMIC_TEMP310]], align 8, !dbg [[DBG142]]
// CHECK-NEXT:    [[TMP244:%.*]] = load <2 x float>, <2 x float>* [[ATOMIC_TEMP310]], align 8, !dbg [[DBG142]]
// CHECK-NEXT:    [[TMP245:%.*]] = extractelement <2 x float> [[TMP244]], i64 0, !dbg [[DBG142]]
// CHECK-NEXT:    [[SUB311:%.*]] = fsub float [[CONV306]], [[TMP245]], !dbg [[DBG143:![0-9]+]]
// CHECK-NEXT:    [[TMP246:%.*]] = load <2 x float>, <2 x float>* [[ATOMIC_TEMP309]], align 8, !dbg [[DBG142]]
// CHECK-NEXT:    [[TMP247:%.*]] = insertelement <2 x float> [[TMP246]], float [[SUB311]], i64 0, !dbg [[DBG142]]
// CHECK-NEXT:    store <2 x float> [[TMP247]], <2 x float>* [[ATOMIC_TEMP309]], align 8, !dbg [[DBG142]]
// CHECK-NEXT:    [[TMP248:%.*]] = load i64, i64* [[TMP242]], align 8, !dbg [[DBG142]]
// CHECK-NEXT:    [[TMP249:%.*]] = cmpxchg i64* bitcast (<2 x float>* @float2x to i64*), i64 [[TMP241]], i64 [[TMP248]] monotonic monotonic, align 8, !dbg [[DBG142]]
// CHECK-NEXT:    [[TMP250]] = extractvalue { i64, i1 } [[TMP249]], 0, !dbg [[DBG142]]
// CHECK-NEXT:    [[TMP251:%.*]] = extractvalue { i64, i1 } [[TMP249]], 1, !dbg [[DBG142]]
// CHECK-NEXT:    br i1 [[TMP251]], label [[ATOMIC_EXIT312:%.*]], label [[ATOMIC_CONT308]], !dbg [[DBG142]]
// CHECK:       atomic_exit312:
// CHECK-NEXT:    [[TMP252:%.*]] = load double, double* @dv, align 8, !dbg [[DBG144:![0-9]+]]
// CHECK-NEXT:    [[TMP253:%.*]] = call i32 @llvm.read_register.i32(metadata [[META2:![0-9]+]]), !dbg [[DBG145:![0-9]+]]
// CHECK-NEXT:    [[CONV313:%.*]] = sitofp i32 [[TMP253]] to double, !dbg [[DBG145]]
// CHECK-NEXT:    [[DIV314:%.*]] = fdiv double [[TMP252]], [[CONV313]], !dbg [[DBG146:![0-9]+]]
// CHECK-NEXT:    [[CONV315:%.*]] = fptosi double [[DIV314]] to i32, !dbg [[DBG144]]
// CHECK-NEXT:    call void @llvm.write_register.i32(metadata [[META2]], i32 [[CONV315]]), !dbg [[DBG145]]
// CHECK-NEXT:    fence release
// CHECK-NEXT:    ret i32 0, !dbg [[DBG147:![0-9]+]]
//
int main(void) {
#pragma oss atomic
  ++dv;
#pragma oss atomic
  bx++;
#pragma oss atomic update
  ++cx;
#pragma oss atomic
  ucx--;
#pragma oss atomic update
  --sx;
#pragma oss atomic
  usx += usv;
#pragma oss atomic update
  ix *= iv;
#pragma oss atomic
  uix -= uiv;
#pragma oss atomic update
  ix <<= iv;
#pragma oss atomic
  uix >>= uiv;
#pragma oss atomic update
  lx /= lv;
#pragma oss atomic
  ulx &= ulv;
#pragma oss atomic update
  llx ^= llv;
#pragma oss atomic
  ullx |= ullv;
#pragma oss atomic update
  fx = fx + fv;
#pragma oss atomic
  dx = dv - dx;
#pragma oss atomic update
  ldx = ldx * ldv;
// <Skip checks for complex calculations>
#pragma oss atomic
  cix = civ / cix;
// <Skip checks for complex calculations>
#pragma oss atomic update
  cfx = cfv + cfx;
// <Skip checks for complex calculations>
#pragma oss atomic seq_cst
  cdx = cdx - cdv;
#pragma oss atomic update
  ulx = ulx & bv;
#pragma oss atomic
  bx = cv & bx;
#pragma oss atomic update, seq_cst
  cx = cx >> ucv;
#pragma oss atomic update
  ulx = sv << ulx;
#pragma oss atomic
  lx = lx % usv;
#pragma oss atomic seq_cst, update
  uix = iv | uix;
#pragma oss atomic
  ix = ix & uiv;
// <Skip checks for complex calculations>
#pragma oss atomic update
  cix = lv + cix;
#pragma oss atomic
  fx = fx * ulv;
#pragma oss atomic update
  dx /= llv;
#pragma oss atomic
  ldx -= ullv;
// <Skip checks for complex calculations>
#pragma oss atomic update
  cix = fv / cix;
#pragma oss atomic
  sx = sx + dv;
#pragma oss atomic update release
  bx = ldv * bx;
#pragma oss atomic
  bx = civ - bx;
#pragma oss atomic update
  int4x[sv] |= bv;
#pragma oss atomic
  bfx.a = bfx.a - ldv;
#pragma oss atomic update
  bfx_packed.a *= ldv;
#pragma oss atomic
  bfx2.a -= ldv;
#pragma oss atomic update
  bfx2_packed.a = ldv / bfx2_packed.a;
#pragma oss atomic
  bfx3.a /= ldv;
#pragma oss atomic update
  bfx3_packed.a += ldv;
#pragma oss atomic
  bfx4.a = bfx4.a * ldv;
#pragma oss atomic relaxed update
  bfx4_packed.a -= ldv;
#pragma oss atomic
  bfx4.b /= ldv;
#pragma oss atomic update relaxed
  bfx4_packed.b += ldv;
#pragma oss atomic relaxed
  float2x.x = ulv - float2x.x;
#ifdef __x86_64__
#pragma oss atomic seq_cst
  rix = dv / rix;
#endif
  return 0;
}

#endif
