{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620256836646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620256836655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 06 11:20:36 2021 " "Processing started: Thu May 06 11:20:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620256836655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620256836655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_UART_Servo_Controller -c FPGA_UART_Servo_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_UART_Servo_Controller -c FPGA_UART_Servo_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620256836655 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620256837205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620256837205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_uart_servo_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga_uart_servo_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_UART_Servo_Controller " "Found entity 1: FPGA_UART_Servo_Controller" {  } { { "FPGA_UART_Servo_Controller.bdf" "" { Schematic "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/FPGA_UART_Servo_Controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620256848005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620256848005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudclkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file baudclkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudClkGen " "Found entity 1: baudClkGen" {  } { { "baudClkGen.v" "" { Text "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/baudClkGen.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620256848010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620256848010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmclkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file pwmclkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwmClkGen " "Found entity 1: pwmClkGen" {  } { { "pwmClkGen.v" "" { Text "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/pwmClkGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620256848016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620256848016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartreciever.v 1 1 " "Found 1 design units, including 1 entities, in source file uartreciever.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartReciever " "Found entity 1: uartReciever" {  } { { "uartReciever.v" "" { Text "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/uartReciever.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620256848021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620256848021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servoselectcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file servoselectcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 servoSelectController " "Found entity 1: servoSelectController" {  } { { "servoSelectController.v" "" { Text "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/servoSelectController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620256848026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620256848026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servopwmdriver.v 1 1 " "Found 1 design units, including 1 entities, in source file servopwmdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 servoPWMDriver " "Found entity 1: servoPWMDriver" {  } { { "servoPWMDriver.v" "" { Text "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/servoPWMDriver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620256848030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620256848030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxindicator.v 1 1 " "Found 1 design units, including 1 entities, in source file rxindicator.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxIndicator " "Found entity 1: rxIndicator" {  } { { "rxIndicator.v" "" { Text "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/rxIndicator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620256848035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620256848035 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_UART_Servo_Controller " "Elaborating entity \"FPGA_UART_Servo_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620256848068 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "GPIO_1\[7..5\] " "Not all bits in bus \"GPIO_1\[7..5\]\" are used" {  } { { "FPGA_UART_Servo_Controller.bdf" "" { Schematic "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/FPGA_UART_Servo_Controller.bdf" { { 136 1040 1216 152 "GPIO_1\[5\]" "" } { 232 1024 1200 248 "GPIO_1\[7\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1620256848069 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "GPIO_1 " "Converted elements in bus name \"GPIO_1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO_1\[5\] GPIO_15 " "Converted element name(s) from \"GPIO_1\[5\]\" to \"GPIO_15\"" {  } { { "FPGA_UART_Servo_Controller.bdf" "" { Schematic "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/FPGA_UART_Servo_Controller.bdf" { { 136 1040 1216 152 "GPIO_1\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1620256848069 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO_1\[7\] GPIO_17 " "Converted element name(s) from \"GPIO_1\[7\]\" to \"GPIO_17\"" {  } { { "FPGA_UART_Servo_Controller.bdf" "" { Schematic "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/FPGA_UART_Servo_Controller.bdf" { { 232 1024 1200 248 "GPIO_1\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1620256848069 ""}  } { { "FPGA_UART_Servo_Controller.bdf" "" { Schematic "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/FPGA_UART_Servo_Controller.bdf" { { 136 1040 1216 152 "GPIO_1\[5\]" "" } { 232 1024 1200 248 "GPIO_1\[7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1620256848069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servoPWMDriver servoPWMDriver:PWM_X_DRIVER " "Elaborating entity \"servoPWMDriver\" for hierarchy \"servoPWMDriver:PWM_X_DRIVER\"" {  } { { "FPGA_UART_Servo_Controller.bdf" "PWM_X_DRIVER" { Schematic "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/FPGA_UART_Servo_Controller.bdf" { { 112 816 984 192 "PWM_X_DRIVER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620256848070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwmClkGen pwmClkGen:inst1 " "Elaborating entity \"pwmClkGen\" for hierarchy \"pwmClkGen:inst1\"" {  } { { "FPGA_UART_Servo_Controller.bdf" "inst1" { Schematic "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/FPGA_UART_Servo_Controller.bdf" { { 216 96 264 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620256848072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servoSelectController servoSelectController:inst3 " "Elaborating entity \"servoSelectController\" for hierarchy \"servoSelectController:inst3\"" {  } { { "FPGA_UART_Servo_Controller.bdf" "inst3" { Schematic "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/FPGA_UART_Servo_Controller.bdf" { { 112 552 752 192 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620256848074 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "xPWM servoSelectController.v(5) " "Verilog HDL Always Construct warning at servoSelectController.v(5): inferring latch(es) for variable \"xPWM\", which holds its previous value in one or more paths through the always construct" {  } { { "servoSelectController.v" "" { Text "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/servoSelectController.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620256848075 "|FPGA_UART_Servo_Controller|servoSelectController:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yPWM servoSelectController.v(5) " "Verilog HDL Always Construct warning at servoSelectController.v(5): inferring latch(es) for variable \"yPWM\", which holds its previous value in one or more paths through the always construct" {  } { { "servoSelectController.v" "" { Text "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/servoSelectController.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620256848075 "|FPGA_UART_Servo_Controller|servoSelectController:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yPWM\[0\] servoSelectController.v(8) " "Inferred latch for \"yPWM\[0\]\" at servoSelectController.v(8)" {  } { { "servoSelectController.v" "" { Text "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/servoSelectController.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620256848075 "|FPGA_UART_Servo_Controller|servoSelectController:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yPWM\[1\] servoSelectController.v(8) " "Inferred latch for \"yPWM\[1\]\" at servoSelectController.v(8)" {  } { { "servoSelectController.v" "" { Text "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/servoSelectController.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620256848075 "|FPGA_UART_Servo_Controller|servoSelectController:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yPWM\[2\] servoSelectController.v(8) " "Inferred latch for \"yPWM\[2\]\" at servoSelectController.v(8)" {  } { { "servoSelectController.v" "" { Text "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/servoSelectController.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620256848075 "|FPGA_UART_Servo_Controller|servoSelectController:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yPWM\[3\] servoSelectController.v(8) " "Inferred latch for \"yPWM\[3\]\" at servoSelectController.v(8)" {  } { { "servoSelectController.v" "" { Text "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/servoSelectController.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620256848075 "|FPGA_UART_Servo_Controller|servoSelectController:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yPWM\[4\] servoSelectController.v(8) " "Inferred latch for \"yPWM\[4\]\" at servoSelectController.v(8)" {  } { { "servoSelectController.v" "" { Text "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/servoSelectController.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620256848075 "|FPGA_UART_Servo_Controller|servoSelectController:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yPWM\[5\] servoSelectController.v(8) " "Inferred latch for \"yPWM\[5\]\" at servoSelectController.v(8)" {  } { { "servoSelectController.v" "" { Text "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/servoSelectController.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620256848075 "|FPGA_UART_Servo_Controller|servoSelectController:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yPWM\[6\] servoSelectController.v(8) " "Inferred latch for \"yPWM\[6\]\" at servoSelectController.v(8)" {  } { { "servoSelectController.v" "" { Text "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/servoSelectController.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620256848075 "|FPGA_UART_Servo_Controller|servoSelectController:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xPWM\[0\] servoSelectController.v(8) " "Inferred latch for \"xPWM\[0\]\" at servoSelectController.v(8)" {  } { { "servoSelectController.v" "" { Text "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/servoSelectController.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620256848075 "|FPGA_UART_Servo_Controller|servoSelectController:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xPWM\[1\] servoSelectController.v(8) " "Inferred latch for \"xPWM\[1\]\" at servoSelectController.v(8)" {  } { { "servoSelectController.v" "" { Text "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/servoSelectController.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620256848075 "|FPGA_UART_Servo_Controller|servoSelectController:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xPWM\[2\] servoSelectController.v(8) " "Inferred latch for \"xPWM\[2\]\" at servoSelectController.v(8)" {  } { { "servoSelectController.v" "" { Text "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/servoSelectController.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620256848075 "|FPGA_UART_Servo_Controller|servoSelectController:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xPWM\[3\] servoSelectController.v(8) " "Inferred latch for \"xPWM\[3\]\" at servoSelectController.v(8)" {  } { { "servoSelectController.v" "" { Text "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/servoSelectController.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620256848075 "|FPGA_UART_Servo_Controller|servoSelectController:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xPWM\[4\] servoSelectController.v(8) " "Inferred latch for \"xPWM\[4\]\" at servoSelectController.v(8)" {  } { { "servoSelectController.v" "" { Text "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/servoSelectController.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620256848076 "|FPGA_UART_Servo_Controller|servoSelectController:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xPWM\[5\] servoSelectController.v(8) " "Inferred latch for \"xPWM\[5\]\" at servoSelectController.v(8)" {  } { { "servoSelectController.v" "" { Text "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/servoSelectController.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620256848076 "|FPGA_UART_Servo_Controller|servoSelectController:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xPWM\[6\] servoSelectController.v(8) " "Inferred latch for \"xPWM\[6\]\" at servoSelectController.v(8)" {  } { { "servoSelectController.v" "" { Text "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/servoSelectController.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620256848076 "|FPGA_UART_Servo_Controller|servoSelectController:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartReciever uartReciever:inst2 " "Elaborating entity \"uartReciever\" for hierarchy \"uartReciever:inst2\"" {  } { { "FPGA_UART_Servo_Controller.bdf" "inst2" { Schematic "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/FPGA_UART_Servo_Controller.bdf" { { 112 304 480 192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620256848077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudClkGen baudClkGen:inst " "Elaborating entity \"baudClkGen\" for hierarchy \"baudClkGen:inst\"" {  } { { "FPGA_UART_Servo_Controller.bdf" "inst" { Schematic "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/FPGA_UART_Servo_Controller.bdf" { { 112 96 264 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620256848080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxIndicator rxIndicator:inst4 " "Elaborating entity \"rxIndicator\" for hierarchy \"rxIndicator:inst4\"" {  } { { "FPGA_UART_Servo_Controller.bdf" "inst4" { Schematic "C:/Users/danie/Documents/GitHub/ENEL891_Ball_Plate/FPGA/FPGA_UART_Servo_Controller/FPGA_UART_Servo_Controller.bdf" { { 304 560 720 384 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620256848083 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620256848649 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620256849006 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620256849205 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620256849205 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "204 " "Implemented 204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620256849258 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620256849258 ""} { "Info" "ICUT_CUT_TM_LCELLS" "192 " "Implemented 192 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620256849258 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620256849258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620256849279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 06 11:20:49 2021 " "Processing ended: Thu May 06 11:20:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620256849279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620256849279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620256849279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620256849279 ""}
