// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module single_heap_sort_single_heap_sort_Pipeline_VITIS_LOOP_16_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zext_ln53,
        data_address0,
        data_ce0,
        data_we0,
        data_d0,
        data_q0,
        data_address1,
        data_ce1,
        data_we1,
        data_d1,
        data_q1
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [21:0] zext_ln53;
output  [22:0] data_address0;
output   data_ce0;
output   data_we0;
output  [31:0] data_d0;
input  [31:0] data_q0;
output  [22:0] data_address1;
output   data_ce1;
output   data_we1;
output  [31:0] data_d1;
input  [31:0] data_q1;

reg ap_idle;
reg[22:0] data_address0;
reg data_ce0;
reg data_we0;
reg[22:0] data_address1;
reg data_ce1;
reg data_we1;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state3;
wire    ap_block_state3_pp0_stage2_iter0;
wire   [0:0] icmp_ln30_fu_182_p2;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_state5;
wire    ap_block_state5_pp0_stage4_iter0;
reg   [31:0] grp_load_fu_94_p1;
reg   [31:0] largest_reg_204;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [31:0] left_fu_118_p2;
reg   [31:0] left_reg_211;
wire   [31:0] right_fu_124_p2;
reg   [31:0] right_reg_216;
wire   [0:0] icmp_ln22_fu_130_p2;
reg   [0:0] icmp_ln22_reg_223;
wire   [0:0] icmp_ln26_fu_157_p2;
reg   [0:0] icmp_ln26_reg_237;
wire    ap_CS_fsm_state2;
wire    ap_block_state2_pp0_stage1_iter0;
reg   [31:0] largest_2_load_reg_241;
reg   [22:0] data_addr_6_reg_259;
reg   [22:0] data_addr_7_reg_265;
reg   [31:0] temp_reg_271;
wire    ap_CS_fsm_state4;
wire    ap_block_state4_pp0_stage3_iter0;
wire   [63:0] zext_ln22_fu_136_p1;
wire   [63:0] zext_ln22_1_fu_141_p1;
wire   [63:0] zext_ln26_fu_162_p1;
wire   [63:0] zext_ln26_1_fu_166_p1;
wire   [63:0] zext_ln34_fu_187_p1;
wire   [63:0] zext_ln34_1_fu_191_p1;
reg   [31:0] largest_2_fu_26;
wire   [31:0] select_ln26_fu_171_p3;
wire   [31:0] select_ln22_fu_146_p3;
wire   [31:0] zext_ln53_cast_fu_103_p1;
reg   [31:0] ap_sig_allocacmp_largest_3;
reg   [31:0] ap_sig_allocacmp_largest_2_load;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_largest;
wire   [31:0] shl_ln18_fu_112_p2;
wire   [0:0] grp_fu_97_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_done_reg = 1'b0;
end

single_heap_sort_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_loop_init == 1'b1))) begin
        largest_2_fu_26 <= zext_ln53_cast_fu_103_p1;
    end else if (((icmp_ln22_reg_223 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        largest_2_fu_26 <= select_ln22_fu_146_p3;
    end else if (((icmp_ln26_reg_237 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        largest_2_fu_26 <= select_ln26_fu_171_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln30_fu_182_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        data_addr_6_reg_259 <= zext_ln34_fu_187_p1;
        data_addr_7_reg_265 <= zext_ln34_1_fu_191_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp_ln22_reg_223 <= icmp_ln22_fu_130_p2;
        largest_reg_204 <= grp_load_fu_94_p1;
        left_reg_211[31 : 1] <= left_fu_118_p2[31 : 1];
        right_reg_216[31 : 1] <= right_fu_124_p2[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln26_reg_237 <= icmp_ln26_fu_157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln26_fu_157_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        largest_2_load_reg_241 <= grp_load_fu_94_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        temp_reg_271 <= data_q1;
    end
end

always @ (*) begin
    if ((ap_start_int == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln30_fu_182_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_largest = zext_ln53_cast_fu_103_p1;
    end else begin
        ap_sig_allocacmp_largest = largest_2_fu_26;
    end
end

always @ (*) begin
    if (((icmp_ln22_reg_223 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_sig_allocacmp_largest_2_load = select_ln22_fu_146_p3;
    end else begin
        ap_sig_allocacmp_largest_2_load = largest_2_fu_26;
    end
end

always @ (*) begin
    if (((icmp_ln26_reg_237 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_sig_allocacmp_largest_3 = select_ln26_fu_171_p3;
    end else begin
        ap_sig_allocacmp_largest_3 = largest_2_fu_26;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        data_address0 = data_addr_6_reg_259;
    end else if (((icmp_ln30_fu_182_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        data_address0 = zext_ln34_1_fu_191_p1;
    end else if (((icmp_ln26_fu_157_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_address0 = zext_ln26_1_fu_166_p1;
    end else if (((icmp_ln22_fu_130_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        data_address0 = zext_ln22_1_fu_141_p1;
    end else begin
        data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        data_address1 = data_addr_7_reg_265;
    end else if (((icmp_ln30_fu_182_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        data_address1 = zext_ln34_fu_187_p1;
    end else if (((icmp_ln26_fu_157_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_address1 = zext_ln26_fu_162_p1;
    end else if (((icmp_ln22_fu_130_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        data_address1 = zext_ln22_fu_136_p1;
    end else begin
        data_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((icmp_ln30_fu_182_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln26_fu_157_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln22_fu_130_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_ce0 = 1'b1;
    end else begin
        data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((icmp_ln30_fu_182_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln26_fu_157_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln22_fu_130_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        data_ce1 = 1'b1;
    end else begin
        data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        data_we0 = 1'b1;
    end else begin
        data_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        data_we1 = 1'b1;
    end else begin
        data_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_load_fu_94_p1 = ap_sig_allocacmp_largest_3;
    end else if (((icmp_ln26_fu_157_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_load_fu_94_p1 = ap_sig_allocacmp_largest_2_load;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_load_fu_94_p1 = ap_sig_allocacmp_largest;
    end else begin
        grp_load_fu_94_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln30_fu_182_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign data_d0 = data_q0;

assign data_d1 = temp_reg_271;

assign grp_fu_97_p2 = (($signed(data_q1) > $signed(data_q0)) ? 1'b1 : 1'b0);

assign icmp_ln22_fu_130_p2 = (($signed(left_fu_118_p2) < $signed(32'd5000000)) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_157_p2 = (($signed(right_reg_216) < $signed(32'd5000000)) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_182_p2 = ((grp_load_fu_94_p1 == largest_reg_204) ? 1'b1 : 1'b0);

assign left_fu_118_p2 = (shl_ln18_fu_112_p2 | 32'd1);

assign right_fu_124_p2 = (shl_ln18_fu_112_p2 + 32'd2);

assign select_ln22_fu_146_p3 = ((grp_fu_97_p2[0:0] == 1'b1) ? left_reg_211 : largest_reg_204);

assign select_ln26_fu_171_p3 = ((grp_fu_97_p2[0:0] == 1'b1) ? right_reg_216 : largest_2_load_reg_241);

assign shl_ln18_fu_112_p2 = grp_load_fu_94_p1 << 32'd1;

assign zext_ln22_1_fu_141_p1 = grp_load_fu_94_p1;

assign zext_ln22_fu_136_p1 = left_fu_118_p2;

assign zext_ln26_1_fu_166_p1 = grp_load_fu_94_p1;

assign zext_ln26_fu_162_p1 = right_reg_216;

assign zext_ln34_1_fu_191_p1 = grp_load_fu_94_p1;

assign zext_ln34_fu_187_p1 = largest_reg_204;

assign zext_ln53_cast_fu_103_p1 = zext_ln53;

always @ (posedge ap_clk) begin
    left_reg_211[0] <= 1'b1;
    right_reg_216[0] <= 1'b0;
end

endmodule //single_heap_sort_single_heap_sort_Pipeline_VITIS_LOOP_16_1
