# Engineering Portfolio | Yi-Fan (Nancy) Wang

This repository contains the source code for my personal engineering portfolio, showcasing my experience in semiconductor fabrication, power electronics, and parametric characterization.

## ðŸ›  Featured Projects

### 1. Test Pattern Design and Fabrication (Purdue University)
* [cite_start]**Overview**: Focused on the design, fabrication, and electrical characterization of lithography test patterns used for semiconductor process monitoring[cite: 1, 3].
* [cite_start]**Goal**: Developed robust test structures to extract key process parameters such as sheet resistance, contact resistance, and uniformity[cite: 4].
* **Technical Execution**:
    * [cite_start]Designed full-wafer layouts using **KLayout**, including serpentine resistors, cross-bridge Kelvin resistors (CBKR), and MOS capacitors (MOSCAPs)[cite: 6, 7].
    * [cite_start]Performed cleanroom fabrication steps: spin coating, maskless photolithography, and etching[cite: 8, 26, 27].
    * [cite_start]Conducted device-level characterization using probe-station measurements to assess spatial and statistical trends[cite: 10, 21].

### 2. HPE Gen12 Server Power Supply Evaluation (Hewlett Packard Enterprise)
* [cite_start]**Role**: AC Power Engineering Intern (2023-2024)[cite: 40, 41].
* [cite_start]**Objective**: Evaluated next-generation power MOSFETs utilizing 3rd-generation semiconductor materials to assess efficiency and thermal benefits in high-power server environments[cite: 43, 44].
* **Engineering Contributions**:
    * [cite_start]Conducted comparative testing of candidate devices under representative operating conditions[cite: 57].
    * [cite_start]Analyzed switching behavior, conversion efficiency, and loss mechanisms (turn-on/turn-off losses) using high-bandwidth oscilloscopes[cite: 59, 90, 91, 102].
    * [cite_start]Identified critical performance trade-offs and thermal integration challenges to guide future platform-level optimization[cite: 107].

---

## ðŸ’» Technical Toolkit

* [cite_start]**Design & Layout**: KLayout, DRC-aware pattern design[cite: 19].
* [cite_start]**Fabrication**: Spin coating, photolithography (maskless), wet/dry etching[cite: 20].
* [cite_start]**Characterization**: Probe-station measurements, parametric data analysis, oscilloscope-based power path debugging[cite: 21, 61].
* [cite_start]**Domain Knowledge**: Semiconductor process integration, statistical process control (SPC), and power electronics bench testing[cite: 4, 111].

---

## ðŸš€ How to View
The live version of this portfolio is hosted via GitHub Pages at:
`[Insert your GitHub Pages URL here]`
