Generating HDL for page 15.41.12.1 E CH WORD SEPARATOR CONTROL-ACC at 11/16/2020 3:22:52 PM
Note: DOT Function at 3A has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 4H has input level(s) of S, and output level(s) of S, Logic Function set to OR
Removed 14 outputs from Gate at 2A to ignored block(s) or identical signal names
Removed 5 outputs from Gate at 1D to ignored block(s) or identical signal names
Generating Statement for block at 4A with output pin(s) of OUT_4A_E, OUT_4A_E
	and inputs of PS_I_RING_4_TIME,PS_LOGIC_GATE_C_OR_D,PS_PERCENT_OR_COML_AT
	and logic function of NAND
Generating Statement for block at 3A with output pin(s) of OUT_3A_C
	and inputs of OUT_4A_E,MS_COMPUTER_RESET_1,OUT_3F_D
	and logic function of NAND
Generating Statement for block at 2A with output pin(s) of OUT_2A_H, OUT_2A_H
	and inputs of OUT_DOT_3A
	and logic function of Special
Generating Statement for block at 1D with output pin(s) of OUT_1D_B
	and inputs of OUT_2A_H
	and logic function of EQUAL
Generating Statement for block at 3E with output pin(s) of OUT_3E_P
	and inputs of PS_E_CH_STATUS_SAMPLE_B_DELAY,PS_1401_CARD_PRINT_IN_PROC
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_D, OUT_3F_D
	and inputs of PS_I_RING_1_TIME,PS_E_CH_2_CHAR_ONLY_OP_CODES,PS_LOGIC_GATE_C_1
	and logic function of NAND
Generating Statement for block at 4G with output pin(s) of OUT_4G_K
	and inputs of PS_1401_COND_TEST_OP_CODE,PS_I_CYCLE
	and logic function of NAND
Generating Statement for block at 4H with output pin(s) of OUT_4H_P
	and inputs of PS_B_CH_NOT_WM_BIT,PS_LOGIC_GATE_E_2
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_E
	and inputs of OUT_3E_P,OUT_DOT_4H,OUT_4I_P
	and logic function of NAND
Generating Statement for block at 4I with output pin(s) of OUT_4I_P
	and inputs of PS_1401_CARD_OR_PRINT_OP_CODE,PS_I_RING_1_OR_2_OR_5_OR_6_OR_10_TIME
	and logic function of NAND
Generating Statement for block at 3A with output pin(s) of OUT_DOT_3A
	and inputs of OUT_3A_C,OUT_3H_E
	and logic function of OR
Generating Statement for block at 4H with output pin(s) of OUT_DOT_4H
	and inputs of OUT_4G_K,OUT_4H_P
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_E_CH_RESET_CORR_REC_LENGTH
	from gate output OUT_4A_E
Generating output sheet edge signal assignment to 
	signal MS_E_CH_RESET
	from gate output OUT_2A_H
Generating output sheet edge signal assignment to 
	signal MS_E_CH_RESET_1
	from gate output OUT_1D_B
Generating output sheet edge signal assignment to 
	signal MS_F_OR_K_E_CH_RESET
	from gate output OUT_3F_D
