// Seed: 3600786969
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    input id_1,
    output id_2
);
  assign id_2[1] = 1;
  assign id_0 = 1 - 1;
  logic id_3;
  assign id_2[1'b0] = 1;
endmodule
