#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5618ce3e3e50 .scope module, "top" "top" 2 1;
 .timescale 0 0;
v0x5618ce3f6920_0 .var "addr", 31 0;
v0x5618ce3f6a10_0 .var "clk", 0 0;
v0x5618ce3f6ae0_0 .net "instruction_o", 31 0, v0x5618ce3f67c0_0;  1 drivers
S_0x5618ce3e3fd0 .scope module, "instructionmem_inst" "instruction_memory" 2 7, 3 40 0, S_0x5618ce3e3e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /OUTPUT 32 "out"
v0x5618ce3ad0b0_0 .net "addr", 31 0, v0x5618ce3f6920_0;  1 drivers
v0x5618ce3f6660_0 .net "clk", 0 0, v0x5618ce3f6a10_0;  1 drivers
v0x5618ce3f6720 .array "instruction_memory", 1279 0, 31 0;
v0x5618ce3f67c0_0 .var "out", 31 0;
E_0x5618ce3e4720 .event posedge, v0x5618ce3f6660_0;
    .scope S_0x5618ce3e3fd0;
T_0 ;
    %vpi_call 3 70 "$readmemh", "../verilog/program.hex", v0x5618ce3f6720 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5618ce3e3fd0;
T_1 ;
    %wait E_0x5618ce3e4720;
    %load/vec4 v0x5618ce3ad0b0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x5618ce3f6720, 4;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5618ce3ad0b0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x5618ce3f6720, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5618ce3f67c0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5618ce3e3e50;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5618ce3f6a10_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5618ce3e3e50;
T_3 ;
    %delay 1, 0;
    %load/vec4 v0x5618ce3f6a10_0;
    %inv;
    %store/vec4 v0x5618ce3f6a10_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5618ce3e3e50;
T_4 ;
    %vpi_call 2 18 "$dumpfile", "instruction_mem.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5618ce3f6920_0, 0, 32;
    %delay 5, 0;
    %load/vec4 v0x5618ce3f6920_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5618ce3f6920_0, 0, 32;
    %delay 5, 0;
    %load/vec4 v0x5618ce3f6920_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5618ce3f6920_0, 0, 32;
    %delay 5, 0;
    %load/vec4 v0x5618ce3f6920_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5618ce3f6920_0, 0, 32;
    %delay 5, 0;
    %load/vec4 v0x5618ce3f6920_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5618ce3f6920_0, 0, 32;
    %delay 5, 0;
    %load/vec4 v0x5618ce3f6920_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5618ce3f6920_0, 0, 32;
    %delay 5, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "instruction_sim.v";
    "../verilog/instruction_mem_ram.v";
