var searchData=
[
  ['acr',['ACR',['../structFLASH__TypeDef.html#aaf432a8a8948613f4f66fcace5d2e5fe',1,'FLASH_TypeDef']]],
  ['adc1_5fcomp_5firqn',['ADC1_COMP_IRQn',['../group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f21d9fac09be01d78b835759e21d012',1,'stm32l073xx.h']]],
  ['adc_5fcalfact_5fcalfact',['ADC_CALFACT_CALFACT',['../group__Peripheral__Registers__Bits__Definition.html#ga1d5429b469688c6b1ac1bd9216ba743a',1,'stm32l073xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fmsk',['ADC_CALFACT_CALFACT_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab3ed45c6f668636ec26125c16099cad2',1,'stm32l073xx.h']]],
  ['adc_5fccr_5flfmen',['ADC_CCR_LFMEN',['../group__Peripheral__Registers__Bits__Definition.html#ga749582e7b291b726615c67975e92644d',1,'stm32l073xx.h']]],
  ['adc_5fccr_5flfmen_5fmsk',['ADC_CCR_LFMEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga4373f310e631ce562f0759c8a3ffbe58',1,'stm32l073xx.h']]],
  ['adc_5fccr_5fpresc',['ADC_CCR_PRESC',['../group__Peripheral__Registers__Bits__Definition.html#ga163968c55b1756d3880add05e08e452f',1,'stm32l073xx.h']]],
  ['adc_5fccr_5fpresc_5f0',['ADC_CCR_PRESC_0',['../group__Peripheral__Registers__Bits__Definition.html#gaf99705967921bc72f3351ed71bc4404a',1,'stm32l073xx.h']]],
  ['adc_5fccr_5fpresc_5f1',['ADC_CCR_PRESC_1',['../group__Peripheral__Registers__Bits__Definition.html#gac08cc8ad4ec45d16616ea43656faeca1',1,'stm32l073xx.h']]],
  ['adc_5fccr_5fpresc_5f2',['ADC_CCR_PRESC_2',['../group__Peripheral__Registers__Bits__Definition.html#gab320da1879988808eea121ecfa8b709f',1,'stm32l073xx.h']]],
  ['adc_5fccr_5fpresc_5f3',['ADC_CCR_PRESC_3',['../group__Peripheral__Registers__Bits__Definition.html#ga33c0b142eb7a2ef638ecac34a7d59461',1,'stm32l073xx.h']]],
  ['adc_5fccr_5fpresc_5fmsk',['ADC_CCR_PRESC_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab2d02b14eeaed9f694205f120c02a101',1,'stm32l073xx.h']]],
  ['adc_5fccr_5ftsen',['ADC_CCR_TSEN',['../group__Peripheral__Registers__Bits__Definition.html#gaec05330012f52f35421531c72819fada',1,'stm32l073xx.h']]],
  ['adc_5fccr_5ftsen_5fmsk',['ADC_CCR_TSEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga9b8a6d7e4ca5663cbf6fb451279d7070',1,'stm32l073xx.h']]],
  ['adc_5fccr_5fvlcden',['ADC_CCR_VLCDEN',['../group__Peripheral__Registers__Bits__Definition.html#ga60eb379cba11d8374300efd6cf41b9ed',1,'stm32l073xx.h']]],
  ['adc_5fccr_5fvlcden_5fmsk',['ADC_CCR_VLCDEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gac60dccd9f9717591b1b03883883890ca',1,'stm32l073xx.h']]],
  ['adc_5fccr_5fvrefen',['ADC_CCR_VREFEN',['../group__Peripheral__Registers__Bits__Definition.html#gaecc47464aaa52f565d8daa9cf1a86054',1,'stm32l073xx.h']]],
  ['adc_5fccr_5fvrefen_5fmsk',['ADC_CCR_VREFEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga7a1002ffadbdbd09104840b4300c63c9',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5falign',['ADC_CFGR1_ALIGN',['../group__Peripheral__Registers__Bits__Definition.html#ga48d91913f0fe8acb7a07de52505a1fa7',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5falign_5fmsk',['ADC_CFGR1_ALIGN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaa426b1457baaefc8d6e9eedd0f4f9b4b',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fautoff',['ADC_CFGR1_AUTOFF',['../group__Peripheral__Registers__Bits__Definition.html#ga2ff56271bc473179a89b075fda664512',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fautoff_5fmsk',['ADC_CFGR1_AUTOFF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga224daf2e65e108b177316de51f1c4128',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fawdch',['ADC_CFGR1_AWDCH',['../group__Peripheral__Registers__Bits__Definition.html#gaf2eb115721c8054f7a2ba23c21bc68e1',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fawdch_5f0',['ADC_CFGR1_AWDCH_0',['../group__Peripheral__Registers__Bits__Definition.html#gae55f1b109f8a2cc3f9dcd9e37cd455a4',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fawdch_5f1',['ADC_CFGR1_AWDCH_1',['../group__Peripheral__Registers__Bits__Definition.html#gaccd0138148d02fe1d1d5b42ac69cfc2f',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fawdch_5f2',['ADC_CFGR1_AWDCH_2',['../group__Peripheral__Registers__Bits__Definition.html#ga509379e152bb99b3f2337e205b015b0c',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fawdch_5f3',['ADC_CFGR1_AWDCH_3',['../group__Peripheral__Registers__Bits__Definition.html#ga8016aaa2a77a3613067b46c41ecbc1d7',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fawdch_5f4',['ADC_CFGR1_AWDCH_4',['../group__Peripheral__Registers__Bits__Definition.html#ga373b490a8080d933fb8e0e77bd06d396',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fawdch_5fmsk',['ADC_CFGR1_AWDCH_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga48c902affae8067cf0c993373d7990cb',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fawden',['ADC_CFGR1_AWDEN',['../group__Peripheral__Registers__Bits__Definition.html#gafee9f0fa04e0201a43856080e37c4508',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fawden_5fmsk',['ADC_CFGR1_AWDEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaf92bc7a998342fd1bfb905aa824db7e6',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fawdsgl',['ADC_CFGR1_AWDSGL',['../group__Peripheral__Registers__Bits__Definition.html#gabfab18aa9b57f8ed8979f62d5d3900d2',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fawdsgl_5fmsk',['ADC_CFGR1_AWDSGL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga1371e06d8916ab0c14c93cca2c511d59',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fcont',['ADC_CFGR1_CONT',['../group__Peripheral__Registers__Bits__Definition.html#ga2a68ef1ef5f97552db10e8a4303eb0a2',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fcont_5fmsk',['ADC_CFGR1_CONT_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga599ae2f682f21f719d888080fee9fdc0',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fdiscen',['ADC_CFGR1_DISCEN',['../group__Peripheral__Registers__Bits__Definition.html#gae26a4779335193192049e1d58e3b2718',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fdiscen_5fmsk',['ADC_CFGR1_DISCEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gacdbef648fff668b8ef05c1f4453fbc26',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fdmacfg',['ADC_CFGR1_DMACFG',['../group__Peripheral__Registers__Bits__Definition.html#gab698a32d964b2c094ba4d42931c21068',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fdmacfg_5fmsk',['ADC_CFGR1_DMACFG_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga20a2d12984ea98654c3ba5ee3dbde924',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fdmaen',['ADC_CFGR1_DMAEN',['../group__Peripheral__Registers__Bits__Definition.html#ga1466dacc8afdc2a11ed1d10720834c0f',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fdmaen_5fmsk',['ADC_CFGR1_DMAEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga87f5b4a43c49576c2cf94ee945f1bf1a',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fexten',['ADC_CFGR1_EXTEN',['../group__Peripheral__Registers__Bits__Definition.html#gafc48e957d935d791a767c763b9225832',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fexten_5f0',['ADC_CFGR1_EXTEN_0',['../group__Peripheral__Registers__Bits__Definition.html#ga7bd587c78699a50b76f5e33f867285c2',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fexten_5f1',['ADC_CFGR1_EXTEN_1',['../group__Peripheral__Registers__Bits__Definition.html#gaf280aa8043f44ba5af39f6d9381169a1',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fexten_5fmsk',['ADC_CFGR1_EXTEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga17d8e6d4b42e73e1d753b1340dc76499',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fextsel',['ADC_CFGR1_EXTSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga01460f832e7bd04e150f86425aa922dd',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fextsel_5f0',['ADC_CFGR1_EXTSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga6b23e26a7ff780ae4a913f9eb3c4fafb',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fextsel_5f1',['ADC_CFGR1_EXTSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#gabd08752ec8996d12b0dbf1b555f4a67f',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fextsel_5f2',['ADC_CFGR1_EXTSEL_2',['../group__Peripheral__Registers__Bits__Definition.html#gaf417f2e3a6ca8d741d074fc2734e3b9d',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fextsel_5fmsk',['ADC_CFGR1_EXTSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaf5bf4fd10475fc722aaa40e42c2e57ee',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fovrmod',['ADC_CFGR1_OVRMOD',['../group__Peripheral__Registers__Bits__Definition.html#gadbd980c2b24383afb370bfe69860064f',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fovrmod_5fmsk',['ADC_CFGR1_OVRMOD_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0e34c3acc2cc1cca03427bd9fabb53a3',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fres',['ADC_CFGR1_RES',['../group__Peripheral__Registers__Bits__Definition.html#ga9d5676c559f66561a86e6236ba803f98',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fres_5f0',['ADC_CFGR1_RES_0',['../group__Peripheral__Registers__Bits__Definition.html#gaa09ba21ff2817d7633982748c7afe8ff',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fres_5f1',['ADC_CFGR1_RES_1',['../group__Peripheral__Registers__Bits__Definition.html#ga3540c4cec0b318ccc71dfa1317b4f659',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fres_5fmsk',['ADC_CFGR1_RES_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaa236546999710afa33d9210b96723489',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fscandir',['ADC_CFGR1_SCANDIR',['../group__Peripheral__Registers__Bits__Definition.html#ga138c4d67e5735326ffc922409f3fc8f4',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fscandir_5fmsk',['ADC_CFGR1_SCANDIR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga414db6f840ab53499a7ccca07ea07bec',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fwait',['ADC_CFGR1_WAIT',['../group__Peripheral__Registers__Bits__Definition.html#ga2fe986e2a65282b01053839f8c0877a3',1,'stm32l073xx.h']]],
  ['adc_5fcfgr1_5fwait_5fmsk',['ADC_CFGR1_WAIT_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaea3149a99b68b2ac694e1875a74e312e',1,'stm32l073xx.h']]],
  ['adc_5fcfgr2_5fckmode',['ADC_CFGR2_CKMODE',['../group__Peripheral__Registers__Bits__Definition.html#ga5821334c58af9ea7fa1205c1459f5a3a',1,'stm32l073xx.h']]],
  ['adc_5fcfgr2_5fckmode_5f0',['ADC_CFGR2_CKMODE_0',['../group__Peripheral__Registers__Bits__Definition.html#ga8603cb9fe211cb7cda8b29049dcde908',1,'stm32l073xx.h']]],
  ['adc_5fcfgr2_5fckmode_5f1',['ADC_CFGR2_CKMODE_1',['../group__Peripheral__Registers__Bits__Definition.html#gadd8d90fdb7639030c0816d24f27cad4b',1,'stm32l073xx.h']]],
  ['adc_5fcfgr2_5fckmode_5fmsk',['ADC_CFGR2_CKMODE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga53371bbd6f4a55732ba953e91cb83e0c',1,'stm32l073xx.h']]],
  ['adc_5fcfgr2_5fovse',['ADC_CFGR2_OVSE',['../group__Peripheral__Registers__Bits__Definition.html#ga77e1dc72f01498bc1cce5f6b4f264d4a',1,'stm32l073xx.h']]],
  ['adc_5fcfgr2_5fovse_5fmsk',['ADC_CFGR2_OVSE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae927e335f0655f62963701c2e6b3e1b7',1,'stm32l073xx.h']]],
  ['adc_5fcfgr2_5fovsr',['ADC_CFGR2_OVSR',['../group__Peripheral__Registers__Bits__Definition.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be',1,'stm32l073xx.h']]],
  ['adc_5fcfgr2_5fovsr_5f0',['ADC_CFGR2_OVSR_0',['../group__Peripheral__Registers__Bits__Definition.html#ga0adfdadcfedd26ab04b6e4ccf1f0ab94',1,'stm32l073xx.h']]],
  ['adc_5fcfgr2_5fovsr_5f1',['ADC_CFGR2_OVSR_1',['../group__Peripheral__Registers__Bits__Definition.html#ga3dda3542c2579fa9e5d5cd3c3d9b3d01',1,'stm32l073xx.h']]],
  ['adc_5fcfgr2_5fovsr_5f2',['ADC_CFGR2_OVSR_2',['../group__Peripheral__Registers__Bits__Definition.html#gaf2a80cacb01dd07755248ff3dae0874d',1,'stm32l073xx.h']]],
  ['adc_5fcfgr2_5fovsr_5fmsk',['ADC_CFGR2_OVSR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga358b949245609b1918fd76353adfe723',1,'stm32l073xx.h']]],
  ['adc_5fcfgr2_5fovss',['ADC_CFGR2_OVSS',['../group__Peripheral__Registers__Bits__Definition.html#ga614603a6e2355d6e99a0f4349cf61ba8',1,'stm32l073xx.h']]],
  ['adc_5fcfgr2_5fovss_5f0',['ADC_CFGR2_OVSS_0',['../group__Peripheral__Registers__Bits__Definition.html#ga38e1712d2987a07d2528fd206ec954f4',1,'stm32l073xx.h']]],
  ['adc_5fcfgr2_5fovss_5f1',['ADC_CFGR2_OVSS_1',['../group__Peripheral__Registers__Bits__Definition.html#gaa4e9ee15e9b10f3779135ffde6acb4b3',1,'stm32l073xx.h']]],
  ['adc_5fcfgr2_5fovss_5f2',['ADC_CFGR2_OVSS_2',['../group__Peripheral__Registers__Bits__Definition.html#ga42d6903b72afd52ffc65a95f94a8b248',1,'stm32l073xx.h']]],
  ['adc_5fcfgr2_5fovss_5f3',['ADC_CFGR2_OVSS_3',['../group__Peripheral__Registers__Bits__Definition.html#ga54cd1d224d98b9396e1f037715639c7f',1,'stm32l073xx.h']]],
  ['adc_5fcfgr2_5fovss_5fmsk',['ADC_CFGR2_OVSS_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga878dc48c6a74fbbd0dd3a831915ba28d',1,'stm32l073xx.h']]],
  ['adc_5fcfgr2_5ftovs',['ADC_CFGR2_TOVS',['../group__Peripheral__Registers__Bits__Definition.html#gabccbaa9e3439cfaffa47678e11f403a6',1,'stm32l073xx.h']]],
  ['adc_5fcfgr2_5ftovs_5fmsk',['ADC_CFGR2_TOVS_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gad44529c7fb88fa7b386b36a765c662ba',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel',['ADC_CHSELR_CHSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga9ca21fba6d475be2101310ee709e3434',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel0',['ADC_CHSELR_CHSEL0',['../group__Peripheral__Registers__Bits__Definition.html#gab167e83ae3042f3041d4da630d58ccc6',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel0_5fmsk',['ADC_CHSELR_CHSEL0_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab6bfc56437a61398d433d775549c7d7e',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel1',['ADC_CHSELR_CHSEL1',['../group__Peripheral__Registers__Bits__Definition.html#ga2617214deca9d2d1fe358e7012de53b7',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel10',['ADC_CHSELR_CHSEL10',['../group__Peripheral__Registers__Bits__Definition.html#gac6252eddc09ac86f0ba2fc34e9973b52',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel10_5fmsk',['ADC_CHSELR_CHSEL10_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gad0c09f86005172696eaeb796fcffd041',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel11',['ADC_CHSELR_CHSEL11',['../group__Peripheral__Registers__Bits__Definition.html#ga0c74cdf4888bb431e36aa8f636c66e75',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel11_5fmsk',['ADC_CHSELR_CHSEL11_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gad672dcfeb5d382e77dc94d280d77f2c3',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel12',['ADC_CHSELR_CHSEL12',['../group__Peripheral__Registers__Bits__Definition.html#ga835b5a1068e5b4746a61a637831a6add',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel12_5fmsk',['ADC_CHSELR_CHSEL12_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga066545b519da65f4dee67b20ddd43bcd',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel13',['ADC_CHSELR_CHSEL13',['../group__Peripheral__Registers__Bits__Definition.html#gad9615a92dc5d719eda04efc0fbcc2274',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel13_5fmsk',['ADC_CHSELR_CHSEL13_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga24f05a1fce3fb5a476a3d6a1efa7e0f5',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel14',['ADC_CHSELR_CHSEL14',['../group__Peripheral__Registers__Bits__Definition.html#gab5b84d83a703faf41021f5aed1b08d1f',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel14_5fmsk',['ADC_CHSELR_CHSEL14_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gad7f6c6ae7886562fb1ee5c74e5dcebcf',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel15',['ADC_CHSELR_CHSEL15',['../group__Peripheral__Registers__Bits__Definition.html#gab84928f30f310c5995fda17d09356caa',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel15_5fmsk',['ADC_CHSELR_CHSEL15_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga12f2987b60396f53ee2968a18fbfbf06',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel16',['ADC_CHSELR_CHSEL16',['../group__Peripheral__Registers__Bits__Definition.html#ga8dfc51c25f28841ceffb83ba992d07c5',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel16_5fmsk',['ADC_CHSELR_CHSEL16_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga91cd489db1657f1ae26345e3ebcaa162',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel17',['ADC_CHSELR_CHSEL17',['../group__Peripheral__Registers__Bits__Definition.html#gaec0461a534becec3c117d67abeb386b4',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel17_5fmsk',['ADC_CHSELR_CHSEL17_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga6b46d6cc9802bd5df7500709d562bc3d',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel18',['ADC_CHSELR_CHSEL18',['../group__Peripheral__Registers__Bits__Definition.html#ga8056645767f844ce037f2a45fdb54ca6',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel18_5fmsk',['ADC_CHSELR_CHSEL18_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gafa1c98512c1e24e5f71c5da63e304573',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel1_5fmsk',['ADC_CHSELR_CHSEL1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaafb6189343dc80a0b0f88c27cbcd8188',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel2',['ADC_CHSELR_CHSEL2',['../group__Peripheral__Registers__Bits__Definition.html#ga828269a978a7bee65fc836de87b422d7',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel2_5fmsk',['ADC_CHSELR_CHSEL2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga1d705d015fd20a8e5328ed49d6fcc355',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel3',['ADC_CHSELR_CHSEL3',['../group__Peripheral__Registers__Bits__Definition.html#ga697a712147bfa61fd786ae5ce3ca2bfa',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel3_5fmsk',['ADC_CHSELR_CHSEL3_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga43a4437436d6391d03ea0b46605164b5',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel4',['ADC_CHSELR_CHSEL4',['../group__Peripheral__Registers__Bits__Definition.html#gae71a9b3ba55c541de0fd39ce647ba619',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel4_5fmsk',['ADC_CHSELR_CHSEL4_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga2c2b66d105354c14511b62cb75fd8117',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel5',['ADC_CHSELR_CHSEL5',['../group__Peripheral__Registers__Bits__Definition.html#ga1bb861455b1d4bcfc419e7a5d76655ec',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel5_5fmsk',['ADC_CHSELR_CHSEL5_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga4c246993f940904e9c44cbdabba150e1',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel6',['ADC_CHSELR_CHSEL6',['../group__Peripheral__Registers__Bits__Definition.html#ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel6_5fmsk',['ADC_CHSELR_CHSEL6_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga9627edf91b62eb894a5d713898aeb84b',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel7',['ADC_CHSELR_CHSEL7',['../group__Peripheral__Registers__Bits__Definition.html#ga4f9b146cfe8e9ca180676f8e9af40b8b',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel7_5fmsk',['ADC_CHSELR_CHSEL7_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gac566c041a57836d75b217dcf2466f5f8',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel8',['ADC_CHSELR_CHSEL8',['../group__Peripheral__Registers__Bits__Definition.html#ga01e1d27f5eba18a59660d7b32611f068',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel8_5fmsk',['ADC_CHSELR_CHSEL8_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga148cef813445cc4506d6f89fb0409156',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel9',['ADC_CHSELR_CHSEL9',['../group__Peripheral__Registers__Bits__Definition.html#gaacfdf93021c4aa68f312f6f58c437091',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel9_5fmsk',['ADC_CHSELR_CHSEL9_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab06703614fbccb72f2abc8a1a3d80647',1,'stm32l073xx.h']]],
  ['adc_5fchselr_5fchsel_5fmsk',['ADC_CHSELR_CHSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga5b59d55fef67e80101e5c2a1772ec50d',1,'stm32l073xx.h']]],
  ['adc_5fcommon_5ftypedef',['ADC_Common_TypeDef',['../structADC__Common__TypeDef.html',1,'']]],
  ['adc_5fcr_5fadcal',['ADC_CR_ADCAL',['../group__Peripheral__Registers__Bits__Definition.html#ga87c66f671af3241a20d7dfa2a048b40a',1,'stm32l073xx.h']]],
  ['adc_5fcr_5fadcal_5fmsk',['ADC_CR_ADCAL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga3e9eb7e1a024259251ac752a6a7b4279',1,'stm32l073xx.h']]],
  ['adc_5fcr_5faddis',['ADC_CR_ADDIS',['../group__Peripheral__Registers__Bits__Definition.html#gad99494f414a25f32a5f00ea39ea2150a',1,'stm32l073xx.h']]],
  ['adc_5fcr_5faddis_5fmsk',['ADC_CR_ADDIS_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga502e95251db602e283746c432535f335',1,'stm32l073xx.h']]],
  ['adc_5fcr_5faden_5fmsk',['ADC_CR_ADEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d',1,'stm32l073xx.h']]],
  ['adc_5fcr_5fadstart',['ADC_CR_ADSTART',['../group__Peripheral__Registers__Bits__Definition.html#ga25021284fb6bfad3e8448edc6ef81218',1,'stm32l073xx.h']]],
  ['adc_5fcr_5fadstart_5fmsk',['ADC_CR_ADSTART_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga953c154b7b2b18679ed80a7839c908f3',1,'stm32l073xx.h']]],
  ['adc_5fcr_5fadstp',['ADC_CR_ADSTP',['../group__Peripheral__Registers__Bits__Definition.html#ga56c924ba75bdb8b75aa9130b75effbe5',1,'stm32l073xx.h']]],
  ['adc_5fcr_5fadstp_5fmsk',['ADC_CR_ADSTP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga1a55e4a2d2535b15287b714d8c6b1ee8',1,'stm32l073xx.h']]],
  ['adc_5fcr_5fadvregen',['ADC_CR_ADVREGEN',['../group__Peripheral__Registers__Bits__Definition.html#ga5be7ae16a57665a53f3efce3f8aeb493',1,'stm32l073xx.h']]],
  ['adc_5fcr_5fadvregen_5fmsk',['ADC_CR_ADVREGEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga77b2a7882224b14c4c7ec4d1ce25941f',1,'stm32l073xx.h']]],
  ['adc_5fdr_5fdata',['ADC_DR_DATA',['../group__Peripheral__Registers__Bits__Definition.html#gada596183c4087696c486546e88176038',1,'stm32l073xx.h']]],
  ['adc_5fdr_5fdata_5fmsk',['ADC_DR_DATA_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7',1,'stm32l073xx.h']]],
  ['adc_5fier_5fadrdyie',['ADC_IER_ADRDYIE',['../group__Peripheral__Registers__Bits__Definition.html#ga55d9fb25dbbbaa72791a52fedfecca7b',1,'stm32l073xx.h']]],
  ['adc_5fier_5fadrdyie_5fmsk',['ADC_IER_ADRDYIE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae81c5b62b488d346911cb6865b767cd6',1,'stm32l073xx.h']]],
  ['adc_5fier_5fawdie',['ADC_IER_AWDIE',['../group__Peripheral__Registers__Bits__Definition.html#gab5e3e81e48728060a8815256bb7e555d',1,'stm32l073xx.h']]],
  ['adc_5fier_5fawdie_5fmsk',['ADC_IER_AWDIE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gac93a3c29e8647a4527f8d34e68837754',1,'stm32l073xx.h']]],
  ['adc_5fier_5feocalie',['ADC_IER_EOCALIE',['../group__Peripheral__Registers__Bits__Definition.html#gaf0afd44270f6be28d8bab84d7bb6cbbb',1,'stm32l073xx.h']]],
  ['adc_5fier_5feocalie_5fmsk',['ADC_IER_EOCALIE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaecbfc233719ee59bdc4f563a8e7080e0',1,'stm32l073xx.h']]],
  ['adc_5fier_5feocie',['ADC_IER_EOCIE',['../group__Peripheral__Registers__Bits__Definition.html#ga367429f3a07068668ffefd84c7c60985',1,'stm32l073xx.h']]],
  ['adc_5fier_5feocie_5fmsk',['ADC_IER_EOCIE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaf5a189c99834bf55784fd4b7b69e9687',1,'stm32l073xx.h']]],
  ['adc_5fier_5feoseqie',['ADC_IER_EOSEQIE',['../group__Peripheral__Registers__Bits__Definition.html#gaa35cb3b8d136e2f793e02ecf91f6fc05',1,'stm32l073xx.h']]],
  ['adc_5fier_5feoseqie_5fmsk',['ADC_IER_EOSEQIE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gad62ad3d887016638795bb9fad44f3ea7',1,'stm32l073xx.h']]],
  ['adc_5fier_5feosmpie',['ADC_IER_EOSMPIE',['../group__Peripheral__Registers__Bits__Definition.html#gafe38c621f1e8239fefbb8585911d2138',1,'stm32l073xx.h']]],
  ['adc_5fier_5feosmpie_5fmsk',['ADC_IER_EOSMPIE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga31989175e19559ccda01b8632318e2f8',1,'stm32l073xx.h']]],
  ['adc_5fier_5fovrie',['ADC_IER_OVRIE',['../group__Peripheral__Registers__Bits__Definition.html#ga150e154d48f6069e324aa642ec30f107',1,'stm32l073xx.h']]],
  ['adc_5fier_5fovrie_5fmsk',['ADC_IER_OVRIE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gabea659e540b09e6ac3e70ed7b561a7a4',1,'stm32l073xx.h']]],
  ['adc_5fisr_5fadrdy',['ADC_ISR_ADRDY',['../group__Peripheral__Registers__Bits__Definition.html#ga06cdc9a3bf111d8c50ecba178daa90d8',1,'stm32l073xx.h']]],
  ['adc_5fisr_5fadrdy_5fmsk',['ADC_ISR_ADRDY_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga7d192dae14cf2daa81ea3c7fe02082bd',1,'stm32l073xx.h']]],
  ['adc_5fisr_5fawd',['ADC_ISR_AWD',['../group__Peripheral__Registers__Bits__Definition.html#ga7e6b127a64fba5b26f7e118f2c1bc461',1,'stm32l073xx.h']]],
  ['adc_5fisr_5fawd_5fmsk',['ADC_ISR_AWD_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaaa96dcfb9f880d2570b89932f4107dc7',1,'stm32l073xx.h']]],
  ['adc_5fisr_5feoc',['ADC_ISR_EOC',['../group__Peripheral__Registers__Bits__Definition.html#ga949681e78b978c1ccd680f11137a1550',1,'stm32l073xx.h']]],
  ['adc_5fisr_5feoc_5fmsk',['ADC_ISR_EOC_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga7d3a1b6e32741acec254760c4114270a',1,'stm32l073xx.h']]],
  ['adc_5fisr_5feocal',['ADC_ISR_EOCAL',['../group__Peripheral__Registers__Bits__Definition.html#gad2ef7277f6218ee3af4df1d57658031d',1,'stm32l073xx.h']]],
  ['adc_5fisr_5feocal_5fmsk',['ADC_ISR_EOCAL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga4afa449f0271f892a4aca29982b00942',1,'stm32l073xx.h']]],
  ['adc_5fisr_5feoseq',['ADC_ISR_EOSEQ',['../group__Peripheral__Registers__Bits__Definition.html#ga2250856b1a5661a7e778b90ca52e92c1',1,'stm32l073xx.h']]],
  ['adc_5fisr_5feoseq_5fmsk',['ADC_ISR_EOSEQ_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0731556cedc18448b3294032b101db47',1,'stm32l073xx.h']]],
  ['adc_5fisr_5feosmp',['ADC_ISR_EOSMP',['../group__Peripheral__Registers__Bits__Definition.html#ga0e8d87957a25e701a13575d635628d11',1,'stm32l073xx.h']]],
  ['adc_5fisr_5feosmp_5fmsk',['ADC_ISR_EOSMP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0aca01f1e94e9cb20a24476342581e4b',1,'stm32l073xx.h']]],
  ['adc_5fisr_5fovr',['ADC_ISR_OVR',['../group__Peripheral__Registers__Bits__Definition.html#ga66f58970a53712eed20aaac04c6a6f61',1,'stm32l073xx.h']]],
  ['adc_5fisr_5fovr_5fmsk',['ADC_ISR_OVR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab0b28033954399020afcf36b016cc081',1,'stm32l073xx.h']]],
  ['adc_5fsmpr_5fsmp',['ADC_SMPR_SMP',['../group__Peripheral__Registers__Bits__Definition.html#gaceac2124a2a41388f9f5e5c2c310a27e',1,'stm32l073xx.h']]],
  ['adc_5fsmpr_5fsmp_5f0',['ADC_SMPR_SMP_0',['../group__Peripheral__Registers__Bits__Definition.html#ga694f8b1e1e5410a1a60484f4857b8b2d',1,'stm32l073xx.h']]],
  ['adc_5fsmpr_5fsmp_5f1',['ADC_SMPR_SMP_1',['../group__Peripheral__Registers__Bits__Definition.html#gab57bf329f4bf7c460f3666ea37dc7221',1,'stm32l073xx.h']]],
  ['adc_5fsmpr_5fsmp_5f2',['ADC_SMPR_SMP_2',['../group__Peripheral__Registers__Bits__Definition.html#ga046d9b1e209acb9e7152db85c8b7bcce',1,'stm32l073xx.h']]],
  ['adc_5fsmpr_5fsmp_5fmsk',['ADC_SMPR_SMP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga7d11cd6cdfa801c872dd0948b437d43b',1,'stm32l073xx.h']]],
  ['adc_5ftr_5fht',['ADC_TR_HT',['../group__Peripheral__Registers__Bits__Definition.html#ga17fba2a9cb9dac07a81afc606a3c742a',1,'stm32l073xx.h']]],
  ['adc_5ftr_5fht_5fmsk',['ADC_TR_HT_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gad9b2a5ba8e9985f7ec94314497844456',1,'stm32l073xx.h']]],
  ['adc_5ftr_5flt',['ADC_TR_LT',['../group__Peripheral__Registers__Bits__Definition.html#ga256ca600edc7d15a8f5123730822667b',1,'stm32l073xx.h']]],
  ['adc_5ftr_5flt_5fmsk',['ADC_TR_LT_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gabec014bf05356959fb041c359d30ae15',1,'stm32l073xx.h']]],
  ['adc_5ftypedef',['ADC_TypeDef',['../structADC__TypeDef.html',1,'']]],
  ['afr',['AFR',['../structGPIO__TypeDef.html#a2245603433e102f0fd8a85f7de020755',1,'GPIO_TypeDef']]],
  ['ahbenr',['AHBENR',['../structRCC__TypeDef.html#abaebc9204bbc1708356435a5a01e70eb',1,'RCC_TypeDef']]],
  ['ahbpresctable',['AHBPrescTable',['../group__STM32L0xx__System__Private__Variables.html#ga6e1d9cd666f0eacbfde31e9932a93466',1,'AHBPrescTable():&#160;system_stm32l0xx.c'],['../group__STM32L0xx__System__Exported__types.html#ga6e1d9cd666f0eacbfde31e9932a93466',1,'AHBPrescTable():&#160;system_stm32l0xx.c']]],
  ['ahbrstr',['AHBRSTR',['../structRCC__TypeDef.html#a46a098b026c5e85770e7a7f05a35d49c',1,'RCC_TypeDef']]],
  ['ahbsmenr',['AHBSMENR',['../structRCC__TypeDef.html#a6131bef13a19b3b27895f3bc61789416',1,'RCC_TypeDef']]],
  ['aircr',['AIRCR',['../structSCB__Type.html#ad3e5b8934c647eb1b7383c1894f01380',1,'SCB_Type']]],
  ['alrmar',['ALRMAR',['../structRTC__TypeDef.html#ad7e54d5c5a4b9fd1e26aca85b1e36c7f',1,'RTC_TypeDef']]],
  ['alrmassr',['ALRMASSR',['../structRTC__TypeDef.html#ac5b2e3c0dcdcb569f3fe15dfe3794bc1',1,'RTC_TypeDef']]],
  ['alrmbr',['ALRMBR',['../structRTC__TypeDef.html#a9816616e1f00955c8982469d0dd9c953',1,'RTC_TypeDef']]],
  ['alrmbssr',['ALRMBSSR',['../structRTC__TypeDef.html#a249009cd672e7bcd52df1a41de4619e1',1,'RTC_TypeDef']]],
  ['apb1enr',['APB1ENR',['../structRCC__TypeDef.html#aec7622ba90341c9faf843d9ee54a759f',1,'RCC_TypeDef']]],
  ['apb1fz',['APB1FZ',['../structDBGMCU__TypeDef.html#aac341c7e09cd5224327eeb7d9f122bed',1,'DBGMCU_TypeDef']]],
  ['apb1rstr',['APB1RSTR',['../structRCC__TypeDef.html#a600f4d6d592f43edb2fc653c5cba023a',1,'RCC_TypeDef']]],
  ['apb1smenr',['APB1SMENR',['../structRCC__TypeDef.html#afc99e6e1b1df02dbefbdedda54f87800',1,'RCC_TypeDef']]],
  ['apb2enr',['APB2ENR',['../structRCC__TypeDef.html#a619b4c22f630a269dfd0c331f90f6868',1,'RCC_TypeDef']]],
  ['apb2fz',['APB2FZ',['../structDBGMCU__TypeDef.html#a011f892d86367dbe786964b14bc515a6',1,'DBGMCU_TypeDef']]],
  ['apb2rstr',['APB2RSTR',['../structRCC__TypeDef.html#a4491ab20a44b70bf7abd247791676a59',1,'RCC_TypeDef']]],
  ['apb2smenr',['APB2SMENR',['../structRCC__TypeDef.html#a2c075e9cbf8cb3ee0bd66f5a5cac75c8',1,'RCC_TypeDef']]],
  ['apbpresctable',['APBPrescTable',['../group__STM32L0xx__System__Private__Variables.html#ga5b4f8b768465842cf854a8f993b375e9',1,'APBPrescTable():&#160;system_stm32l0xx.c'],['../group__STM32L0xx__System__Exported__types.html#ga5b4f8b768465842cf854a8f993b375e9',1,'APBPrescTable():&#160;system_stm32l0xx.c']]],
  ['apsr_5fc_5fmsk',['APSR_C_Msk',['../group__CMSIS__CORE.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'core_cm0plus.h']]],
  ['apsr_5fc_5fpos',['APSR_C_Pos',['../group__CMSIS__CORE.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'core_cm0plus.h']]],
  ['apsr_5fn_5fmsk',['APSR_N_Msk',['../group__CMSIS__CORE.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'core_cm0plus.h']]],
  ['apsr_5fn_5fpos',['APSR_N_Pos',['../group__CMSIS__CORE.html#gac469528d210043c7bd3f12f0e6824766',1,'core_cm0plus.h']]],
  ['apsr_5ftype',['APSR_Type',['../unionAPSR__Type.html',1,'']]],
  ['apsr_5fv_5fmsk',['APSR_V_Msk',['../group__CMSIS__CORE.html#ga33305d6701356bff6890b315fe8b5489',1,'core_cm0plus.h']]],
  ['apsr_5fv_5fpos',['APSR_V_Pos',['../group__CMSIS__CORE.html#gac62830f67679ccd11658c4172c3e6ea7',1,'core_cm0plus.h']]],
  ['apsr_5fz_5fmsk',['APSR_Z_Msk',['../group__CMSIS__CORE.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'core_cm0plus.h']]],
  ['apsr_5fz_5fpos',['APSR_Z_Pos',['../group__CMSIS__CORE.html#ga3661286d108b1aca308d7445685eae3a',1,'core_cm0plus.h']]],
  ['arr',['ARR',['../structLPTIM__TypeDef.html#a0aa430eedacf1806e078057cd5e6970c',1,'LPTIM_TypeDef::ARR()'],['../structTIM__TypeDef.html#a6a42766a6ca3c7fe10a810ebd6b9d627',1,'TIM_TypeDef::ARR()']]]
];
