;redcode
;assert 1
	SPL 0, <-3
	CMP -206, <-124
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <-2
	SUB 12, @10
	SPL 240, 60
	SPL 240, 60
	ADD 240, 60
	ADD 240, 60
	ADD 240, 60
	SUB 30, 502
	ADD 130, 9
	SPL -127, 100
	JMZ -0, <200
	ADD <13, 0
	ADD 130, 9
	ADD 130, 9
	SUB 63, 8
	SUB @0, @2
	ADD 130, 9
	SLT 0, @17
	SPL 0, <-2
	JMN 133, 0
	SLT 0, @17
	MOV -1, <-0
	JMN 133, 0
	SPL 30, 502
	SUB 12, @10
	DJN 130, 9
	SUB #0, -0
	SPL 0, <-2
	SUB -0, 200
	ADD 130, 9
	SLT 0, @17
	SUB #0, -0
	SLT 0, @17
	SLT 0, @17
	ADD -0, 200
	SUB 30, 502
	ADD 240, 60
	SPL 0, <-3
	SUB 300, 90
	SPL 0, <-3
	SPL 0, <-3
	CMP -206, <-124
	MOV -1, <-20
	MOV -7, <-20
	SPL 0, <-3
	CMP -206, <-124
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <-1
	SUB 12, @10
