# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../projectFPGA.gen/sources_1/bd/zynq/ipshared/ec67/hdl" --include "../../../../projectFPGA.gen/sources_1/bd/zynq/ipshared/a317/hdl" --include "../../../../projectFPGA.gen/sources_1/bd/zynq/ipshared/3242" --include "D:/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../projectFPGA.srcs/sources_1/new/divider.v" \
"../../../../projectFPGA.srcs/sources_1/new/pwm.v" \
"../../../../projectFPGA.srcs/sources_1/new/temp2pwm.v" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_0/sim/zynq_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_clk_wiz_0_0/zynq_clk_wiz_0_0_clk_wiz.v" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_clk_wiz_0_0/zynq_clk_wiz_0_0.v" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_xbar_0/sim/zynq_xbar_0.v" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_auto_pc_0/sim/zynq_auto_pc_0.v" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_system_management_wiz_0_0/zynq_system_management_wiz_0_0.v" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_divider_0_0/sim/zynq_divider_0_0.v" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_pwm_0_0/sim/zynq_pwm_0_0.v" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_temp2pwm_0_0/sim/zynq_temp2pwm_0_0.v" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/sim/zynq.v" \
"../../../../projectFPGA.gen/sources_1/bd/zynq/hdl/zynq_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
