{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 12 13:48:47 2021 " "Info: Processing started: Wed May 12 13:48:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off t_bird -c t_bird --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off t_bird -c t_bird --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 5 -1 0 } } { "d:/program files/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register prev_switch\[1\]~reg0 register t_output\[6\]~reg0 219.59 MHz 4.554 ns Internal " "Info: Clock \"clock\" has Internal fmax of 219.59 MHz between source register \"prev_switch\[1\]~reg0\" and destination register \"t_output\[6\]~reg0\" (period= 4.554 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.315 ns + Longest register register " "Info: + Longest register to register delay is 4.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns prev_switch\[1\]~reg0 1 REG LCFF_X2_Y10_N27 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y10_N27; Fanout = 10; REG Node = 'prev_switch\[1\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { prev_switch[1]~reg0 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.491 ns) 0.861 ns Equal6~0 2 COMB LCCOMB_X2_Y10_N16 1 " "Info: 2: + IC(0.370 ns) + CELL(0.491 ns) = 0.861 ns; Loc. = LCCOMB_X2_Y10_N16; Fanout = 1; COMB Node = 'Equal6~0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { prev_switch[1]~reg0 Equal6~0 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.322 ns) 1.487 ns Equal6~1 3 COMB LCCOMB_X2_Y10_N10 12 " "Info: 3: + IC(0.304 ns) + CELL(0.322 ns) = 1.487 ns; Loc. = LCCOMB_X2_Y10_N10; Fanout = 12; COMB Node = 'Equal6~1'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { Equal6~0 Equal6~1 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.178 ns) 1.999 ns Equal6~2 4 COMB LCCOMB_X2_Y10_N20 3 " "Info: 4: + IC(0.334 ns) + CELL(0.178 ns) = 1.999 ns; Loc. = LCCOMB_X2_Y10_N20; Fanout = 3; COMB Node = 'Equal6~2'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { Equal6~1 Equal6~2 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.319 ns) 2.627 ns t_output\[5\]~104 5 COMB LCCOMB_X2_Y10_N24 4 " "Info: 5: + IC(0.309 ns) + CELL(0.319 ns) = 2.627 ns; Loc. = LCCOMB_X2_Y10_N24; Fanout = 4; COMB Node = 't_output\[5\]~104'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { Equal6~2 t_output[5]~104 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.322 ns) 3.261 ns t_output~106 6 COMB LCCOMB_X2_Y10_N2 3 " "Info: 6: + IC(0.312 ns) + CELL(0.322 ns) = 3.261 ns; Loc. = LCCOMB_X2_Y10_N2; Fanout = 3; COMB Node = 't_output~106'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { t_output[5]~104 t_output~106 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.178 ns) 3.747 ns t_output~108 7 COMB LCCOMB_X2_Y10_N28 1 " "Info: 7: + IC(0.308 ns) + CELL(0.178 ns) = 3.747 ns; Loc. = LCCOMB_X2_Y10_N28; Fanout = 1; COMB Node = 't_output~108'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.486 ns" { t_output~106 t_output~108 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 4.219 ns t_output~110 8 COMB LCCOMB_X2_Y10_N18 1 " "Info: 8: + IC(0.294 ns) + CELL(0.178 ns) = 4.219 ns; Loc. = LCCOMB_X2_Y10_N18; Fanout = 1; COMB Node = 't_output~110'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { t_output~108 t_output~110 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.315 ns t_output\[6\]~reg0 9 REG LCFF_X2_Y10_N19 1 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 4.315 ns; Loc. = LCFF_X2_Y10_N19; Fanout = 1; REG Node = 't_output\[6\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { t_output~110 t_output[6]~reg0 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.084 ns ( 48.30 % ) " "Info: Total cell delay = 2.084 ns ( 48.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.231 ns ( 51.70 % ) " "Info: Total interconnect delay = 2.231 ns ( 51.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { prev_switch[1]~reg0 Equal6~0 Equal6~1 Equal6~2 t_output[5]~104 t_output~106 t_output~108 t_output~110 t_output[6]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { prev_switch[1]~reg0 {} Equal6~0 {} Equal6~1 {} Equal6~2 {} t_output[5]~104 {} t_output~106 {} t_output~108 {} t_output~110 {} t_output[6]~reg0 {} } { 0.000ns 0.370ns 0.304ns 0.334ns 0.309ns 0.312ns 0.308ns 0.294ns 0.000ns } { 0.000ns 0.491ns 0.322ns 0.178ns 0.319ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.855 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clock~clkctrl'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns t_output\[6\]~reg0 3 REG LCFF_X2_Y10_N19 1 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X2_Y10_N19; Fanout = 1; REG Node = 't_output\[6\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clock~clkctrl t_output[6]~reg0 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clock clock~clkctrl t_output[6]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clock {} clock~combout {} clock~clkctrl {} t_output[6]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.855 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clock~clkctrl'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns prev_switch\[1\]~reg0 3 REG LCFF_X2_Y10_N27 10 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X2_Y10_N27; Fanout = 10; REG Node = 'prev_switch\[1\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clock~clkctrl prev_switch[1]~reg0 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clock clock~clkctrl prev_switch[1]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clock {} clock~combout {} clock~clkctrl {} prev_switch[1]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clock clock~clkctrl t_output[6]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clock {} clock~combout {} clock~clkctrl {} t_output[6]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clock clock~clkctrl prev_switch[1]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clock {} clock~combout {} clock~clkctrl {} prev_switch[1]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 17 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { prev_switch[1]~reg0 Equal6~0 Equal6~1 Equal6~2 t_output[5]~104 t_output~106 t_output~108 t_output~110 t_output[6]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { prev_switch[1]~reg0 {} Equal6~0 {} Equal6~1 {} Equal6~2 {} t_output[5]~104 {} t_output~106 {} t_output~108 {} t_output~110 {} t_output[6]~reg0 {} } { 0.000ns 0.370ns 0.304ns 0.334ns 0.309ns 0.312ns 0.308ns 0.294ns 0.000ns } { 0.000ns 0.491ns 0.322ns 0.178ns 0.319ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } } { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clock clock~clkctrl t_output[6]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clock {} clock~combout {} clock~clkctrl {} t_output[6]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clock clock~clkctrl prev_switch[1]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clock {} clock~combout {} clock~clkctrl {} prev_switch[1]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "t_output\[5\]~reg0 switch\[0\] clock 7.637 ns register " "Info: tsu for register \"t_output\[5\]~reg0\" (data pin = \"switch\[0\]\", clock pin = \"clock\") is 7.637 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.529 ns + Longest pin register " "Info: + Longest pin to register delay is 10.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns switch\[0\] 1 PIN PIN_P6 21 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P6; Fanout = 21; PIN Node = 'switch\[0\]'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch[0] } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.583 ns) + CELL(0.512 ns) 6.939 ns Equal0~0 2 COMB LCCOMB_X2_Y10_N12 9 " "Info: 2: + IC(5.583 ns) + CELL(0.512 ns) = 6.939 ns; Loc. = LCCOMB_X2_Y10_N12; Fanout = 9; COMB Node = 'Equal0~0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.095 ns" { switch[0] Equal0~0 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.178 ns) 7.434 ns zeros_temp~52 3 COMB LCCOMB_X2_Y10_N14 9 " "Info: 3: + IC(0.317 ns) + CELL(0.178 ns) = 7.434 ns; Loc. = LCCOMB_X2_Y10_N14; Fanout = 9; COMB Node = 'zeros_temp~52'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { Equal0~0 zeros_temp~52 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.516 ns) 8.277 ns t_output\[5\]~100 4 COMB LCCOMB_X2_Y10_N26 5 " "Info: 4: + IC(0.327 ns) + CELL(0.516 ns) = 8.277 ns; Loc. = LCCOMB_X2_Y10_N26; Fanout = 5; COMB Node = 't_output\[5\]~100'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { zeros_temp~52 t_output[5]~100 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.177 ns) 9.233 ns t_output~102 5 COMB LCCOMB_X1_Y10_N20 3 " "Info: 5: + IC(0.779 ns) + CELL(0.177 ns) = 9.233 ns; Loc. = LCCOMB_X1_Y10_N20; Fanout = 3; COMB Node = 't_output~102'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { t_output[5]~100 t_output~102 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.322 ns) 9.862 ns t_output~105 6 COMB LCCOMB_X1_Y10_N14 1 " "Info: 6: + IC(0.307 ns) + CELL(0.322 ns) = 9.862 ns; Loc. = LCCOMB_X1_Y10_N14; Fanout = 1; COMB Node = 't_output~105'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { t_output~102 t_output~105 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.278 ns) 10.433 ns t_output~107 7 COMB LCCOMB_X1_Y10_N8 1 " "Info: 7: + IC(0.293 ns) + CELL(0.278 ns) = 10.433 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 1; COMB Node = 't_output~107'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { t_output~105 t_output~107 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.529 ns t_output\[5\]~reg0 8 REG LCFF_X1_Y10_N9 1 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 10.529 ns; Loc. = LCFF_X1_Y10_N9; Fanout = 1; REG Node = 't_output\[5\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { t_output~107 t_output[5]~reg0 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.923 ns ( 27.76 % ) " "Info: Total cell delay = 2.923 ns ( 27.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.606 ns ( 72.24 % ) " "Info: Total interconnect delay = 7.606 ns ( 72.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.529 ns" { switch[0] Equal0~0 zeros_temp~52 t_output[5]~100 t_output~102 t_output~105 t_output~107 t_output[5]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "10.529 ns" { switch[0] {} switch[0]~combout {} Equal0~0 {} zeros_temp~52 {} t_output[5]~100 {} t_output~102 {} t_output~105 {} t_output~107 {} t_output[5]~reg0 {} } { 0.000ns 0.000ns 5.583ns 0.317ns 0.327ns 0.779ns 0.307ns 0.293ns 0.000ns } { 0.000ns 0.844ns 0.512ns 0.178ns 0.516ns 0.177ns 0.322ns 0.278ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 17 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.854 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clock~clkctrl'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns t_output\[5\]~reg0 3 REG LCFF_X1_Y10_N9 1 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X1_Y10_N9; Fanout = 1; REG Node = 't_output\[5\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl t_output[5]~reg0 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl t_output[5]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} t_output[5]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.529 ns" { switch[0] Equal0~0 zeros_temp~52 t_output[5]~100 t_output~102 t_output~105 t_output~107 t_output[5]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "10.529 ns" { switch[0] {} switch[0]~combout {} Equal0~0 {} zeros_temp~52 {} t_output[5]~100 {} t_output~102 {} t_output~105 {} t_output~107 {} t_output[5]~reg0 {} } { 0.000ns 0.000ns 5.583ns 0.317ns 0.327ns 0.779ns 0.307ns 0.293ns 0.000ns } { 0.000ns 0.844ns 0.512ns 0.178ns 0.516ns 0.177ns 0.322ns 0.278ns 0.096ns } "" } } { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl t_output[5]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} t_output[5]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock zeros_temp\[4\] zeros_temp\[4\]~reg0 7.504 ns register " "Info: tco from clock \"clock\" to destination pin \"zeros_temp\[4\]\" through register \"zeros_temp\[4\]~reg0\" is 7.504 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.851 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clock~clkctrl'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns zeros_temp\[4\]~reg0 3 REG LCFF_X2_Y9_N1 5 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X2_Y9_N1; Fanout = 5; REG Node = 'zeros_temp\[4\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { clock~clkctrl zeros_temp[4]~reg0 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl zeros_temp[4]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} zeros_temp[4]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.376 ns + Longest register pin " "Info: + Longest register to pin delay is 4.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns zeros_temp\[4\]~reg0 1 REG LCFF_X2_Y9_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y9_N1; Fanout = 5; REG Node = 'zeros_temp\[4\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { zeros_temp[4]~reg0 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.536 ns) + CELL(2.840 ns) 4.376 ns zeros_temp\[4\] 2 PIN PIN_R8 0 " "Info: 2: + IC(1.536 ns) + CELL(2.840 ns) = 4.376 ns; Loc. = PIN_R8; Fanout = 0; PIN Node = 'zeros_temp\[4\]'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.376 ns" { zeros_temp[4]~reg0 zeros_temp[4] } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 64.90 % ) " "Info: Total cell delay = 2.840 ns ( 64.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.536 ns ( 35.10 % ) " "Info: Total interconnect delay = 1.536 ns ( 35.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.376 ns" { zeros_temp[4]~reg0 zeros_temp[4] } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "4.376 ns" { zeros_temp[4]~reg0 {} zeros_temp[4] {} } { 0.000ns 1.536ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl zeros_temp[4]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} zeros_temp[4]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.376 ns" { zeros_temp[4]~reg0 zeros_temp[4] } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "4.376 ns" { zeros_temp[4]~reg0 {} zeros_temp[4] {} } { 0.000ns 1.536ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "prev_switch\[2\]~reg0 switch\[2\] clock 0.602 ns register " "Info: th for register \"prev_switch\[2\]~reg0\" (data pin = \"switch\[2\]\", clock pin = \"clock\") is 0.602 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.855 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clock~clkctrl'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns prev_switch\[2\]~reg0 3 REG LCFF_X2_Y10_N13 2 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X2_Y10_N13; Fanout = 2; REG Node = 'prev_switch\[2\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clock~clkctrl prev_switch[2]~reg0 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clock clock~clkctrl prev_switch[2]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clock {} clock~combout {} clock~clkctrl {} prev_switch[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 17 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.539 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns switch\[2\] 1 PIN PIN_L1 7 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 7; PIN Node = 'switch\[2\]'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch[2] } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.413 ns) 2.539 ns prev_switch\[2\]~reg0 2 REG LCFF_X2_Y10_N13 2 " "Info: 2: + IC(1.100 ns) + CELL(0.413 ns) = 2.539 ns; Loc. = LCFF_X2_Y10_N13; Fanout = 2; REG Node = 'prev_switch\[2\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { switch[2] prev_switch[2]~reg0 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.439 ns ( 56.68 % ) " "Info: Total cell delay = 1.439 ns ( 56.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 43.32 % ) " "Info: Total interconnect delay = 1.100 ns ( 43.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { switch[2] prev_switch[2]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.539 ns" { switch[2] {} switch[2]~combout {} prev_switch[2]~reg0 {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 1.026ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clock clock~clkctrl prev_switch[2]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clock {} clock~combout {} clock~clkctrl {} prev_switch[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { switch[2] prev_switch[2]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.539 ns" { switch[2] {} switch[2]~combout {} prev_switch[2]~reg0 {} } { 0.000ns 0.000ns 1.100ns } { 0.000ns 1.026ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 12 13:48:47 2021 " "Info: Processing ended: Wed May 12 13:48:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
