(set-logic ALL)
(declare-var x (_ BitVec 32))
(declare-var y (_ BitVec 32))
(declare-var x! (_ BitVec 32))
(declare-var y! (_ BitVec 32))
(synth-fun inv-f((parameter0 (_ BitVec 32))(parameter1 (_ BitVec 32)))Bool) 
(constraint (=> (and (= x (_ bv0 32)) (= y (_ bv0 32)) )(inv-f x y )))
(constraint (=> (and (inv-f x y ) (or (and (= x! (bvadd x (_ bv1 32))) (= y! (bvadd y (_ bv100 32))) ) (or (and (bvuge x (_ bv4 32)) (and (= x! (bvadd x (_ bv1 32))) (= y! (bvadd y (_ bv1 32))) ) ) (and (bvult x (_ bv0 32)) (and (= x! x) (= y! (bvsub y (_ bv1 32))) ) ) ) ) )(inv-f x! y! )))
(constraint (=> (inv-f x y )(or (bvult x (_ bv4 32)) (bvugt y (_ bv2 32)) )))
(check-synth)

