
CMOS-TTL-webcam_Appli.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002b0  70000000  70000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000084a4  700002b0  700002b0  000012b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  70008754  70008754  00009754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  700087bc  700087bc  00055188  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  700087bc  700087bc  00055188  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  700087bc  700087bc  00055188  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  700087bc  700087bc  000097bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  700087c0  700087c0  000097c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000188  24000000  700087c4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .axisram      0004b000  24000188  7000894c  0000a188  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00000a50  2404b188  7005394c  00055188  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000000  20000000  00001000  2**0
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  00055188  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015bd3  00000000  00000000  000551b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003587  00000000  00000000  0006ad89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001258  00000000  00000000  0006e310  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000dad  00000000  00000000  0006f568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00033139  00000000  00000000  00070315  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001652b  00000000  00000000  000a344e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00136fdb  00000000  00000000  000b9979  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001f0954  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004bdc  00000000  00000000  001f0998  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000077  00000000  00000000  001f5574  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

700002b0 <__do_global_dtors_aux>:
700002b0:	b510      	push	{r4, lr}
700002b2:	4c05      	ldr	r4, [pc, #20]	@ (700002c8 <__do_global_dtors_aux+0x18>)
700002b4:	7823      	ldrb	r3, [r4, #0]
700002b6:	b933      	cbnz	r3, 700002c6 <__do_global_dtors_aux+0x16>
700002b8:	4b04      	ldr	r3, [pc, #16]	@ (700002cc <__do_global_dtors_aux+0x1c>)
700002ba:	b113      	cbz	r3, 700002c2 <__do_global_dtors_aux+0x12>
700002bc:	4804      	ldr	r0, [pc, #16]	@ (700002d0 <__do_global_dtors_aux+0x20>)
700002be:	f3af 8000 	nop.w
700002c2:	2301      	movs	r3, #1
700002c4:	7023      	strb	r3, [r4, #0]
700002c6:	bd10      	pop	{r4, pc}
700002c8:	2404b188 	.word	0x2404b188
700002cc:	00000000 	.word	0x00000000
700002d0:	7000873c 	.word	0x7000873c

700002d4 <frame_dummy>:
700002d4:	b508      	push	{r3, lr}
700002d6:	4b03      	ldr	r3, [pc, #12]	@ (700002e4 <frame_dummy+0x10>)
700002d8:	b11b      	cbz	r3, 700002e2 <frame_dummy+0xe>
700002da:	4903      	ldr	r1, [pc, #12]	@ (700002e8 <frame_dummy+0x14>)
700002dc:	4803      	ldr	r0, [pc, #12]	@ (700002ec <frame_dummy+0x18>)
700002de:	f3af 8000 	nop.w
700002e2:	bd08      	pop	{r3, pc}
700002e4:	00000000 	.word	0x00000000
700002e8:	2404b18c 	.word	0x2404b18c
700002ec:	7000873c 	.word	0x7000873c

700002f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
700002f0:	b580      	push	{r7, lr}
700002f2:	af00      	add	r7, sp, #0
  /* Configure the MPU */
  MPU_Config();
700002f4:	f000 f944 	bl	70000580 <MPU_Config>

  /* Enable the CPU Cache */
  CPU_CACHE_Enable();
700002f8:	f000 f96a 	bl	700005d0 <CPU_CACHE_Enable>

  /* MCU Configuration--------------------------------------------------------*/
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
700002fc:	f001 f843 	bl	70001386 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
70000300:	f000 f9d4 	bl	700006ac <SystemClock_Config>
  //ledGpio.Speed = GPIO_SPEED_FREQ_LOW;
  //HAL_GPIO_Init(GPIOB, &ledGpio);
  //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
70000304:	f000 f88e 	bl	70000424 <MX_GPIO_Init>
  MX_DMA_Init();
70000308:	f000 f86e 	bl	700003e8 <MX_DMA_Init>
  MX_DCMIPP_Init();
7000030c:	f000 f82a 	bl	70000364 <MX_DCMIPP_Init>
  MX_USB_DEVICE_Init();
70000310:	f000 f904 	bl	7000051c <MX_USB_DEVICE_Init>

  /* Start DCMIPP Pipe0 capture in continuous mode */
  HAL_DCMIPP_PIPE_Start(&phdcmipp, DCMIPP_PIPE0, (uint32_t)activeBuffer, DCMIPP_MODE_CONTINUOUS);
70000314:	4b0e      	ldr	r3, [pc, #56]	@ (70000350 <main+0x60>)
70000316:	681b      	ldr	r3, [r3, #0]
70000318:	461a      	mov	r2, r3
7000031a:	2300      	movs	r3, #0
7000031c:	2100      	movs	r1, #0
7000031e:	480d      	ldr	r0, [pc, #52]	@ (70000354 <main+0x64>)
70000320:	f001 fb54 	bl	700019cc <HAL_DCMIPP_PIPE_Start>

  /* Infinite loop */
  while (1)
  {
    /* Check if a frame is ready to be sent via USB */
    if (frameReady && readyBuffer != NULL)
70000324:	4b0c      	ldr	r3, [pc, #48]	@ (70000358 <main+0x68>)
70000326:	781b      	ldrb	r3, [r3, #0]
70000328:	b2db      	uxtb	r3, r3
7000032a:	2b00      	cmp	r3, #0
7000032c:	d0fa      	beq.n	70000324 <main+0x34>
7000032e:	4b0b      	ldr	r3, [pc, #44]	@ (7000035c <main+0x6c>)
70000330:	681b      	ldr	r3, [r3, #0]
70000332:	2b00      	cmp	r3, #0
70000334:	d0f6      	beq.n	70000324 <main+0x34>
    {
      /* Send frame via USB UVC */
      USBD_VIDEO_SendFrame(&hUsbDeviceFS, (uint8_t *)readyBuffer, CAMERA_FRAME_SIZE);
70000336:	4b09      	ldr	r3, [pc, #36]	@ (7000035c <main+0x6c>)
70000338:	681b      	ldr	r3, [r3, #0]
7000033a:	f44f 3216 	mov.w	r2, #153600	@ 0x25800
7000033e:	4619      	mov	r1, r3
70000340:	4807      	ldr	r0, [pc, #28]	@ (70000360 <main+0x70>)
70000342:	f000 fe3f 	bl	70000fc4 <USBD_VIDEO_SendFrame>

      frameReady = 0;
70000346:	4b04      	ldr	r3, [pc, #16]	@ (70000358 <main+0x68>)
70000348:	2200      	movs	r2, #0
7000034a:	701a      	strb	r2, [r3, #0]
    if (frameReady && readyBuffer != NULL)
7000034c:	e7ea      	b.n	70000324 <main+0x34>
7000034e:	bf00      	nop
70000350:	24000000 	.word	0x24000000
70000354:	2404b1a4 	.word	0x2404b1a4
70000358:	2404b490 	.word	0x2404b490
7000035c:	2404b48c 	.word	0x2404b48c
70000360:	2404b1b0 	.word	0x2404b1b0

70000364 <MX_DCMIPP_Init>:
  * @brief DCMIPP Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMIPP_Init(void)
{
70000364:	b580      	push	{r7, lr}
70000366:	b08a      	sub	sp, #40	@ 0x28
70000368:	af00      	add	r7, sp, #0
	DCMIPP_ParallelConfTypeDef ParallelConfig = {0};
7000036a:	1d3b      	adds	r3, r7, #4
7000036c:	2224      	movs	r2, #36	@ 0x24
7000036e:	2100      	movs	r1, #0
70000370:	4618      	mov	r0, r3
70000372:	f008 f9a9 	bl	700086c8 <memset>
	DCMIPP_PipeConfTypeDef PipeConfig = {0};
70000376:	2300      	movs	r3, #0
70000378:	603b      	str	r3, [r7, #0]
	phdcmipp.Instance = DCMIPP;
7000037a:	4b19      	ldr	r3, [pc, #100]	@ (700003e0 <MX_DCMIPP_Init+0x7c>)
7000037c:	4a19      	ldr	r2, [pc, #100]	@ (700003e4 <MX_DCMIPP_Init+0x80>)
7000037e:	601a      	str	r2, [r3, #0]

	if (HAL_DCMIPP_Init(&phdcmipp) != HAL_OK)
70000380:	4817      	ldr	r0, [pc, #92]	@ (700003e0 <MX_DCMIPP_Init+0x7c>)
70000382:	f001 fa4f 	bl	70001824 <HAL_DCMIPP_Init>
70000386:	4603      	mov	r3, r0
70000388:	2b00      	cmp	r3, #0
7000038a:	d001      	beq.n	70000390 <MX_DCMIPP_Init+0x2c>
	{
	   Error_Handler();
7000038c:	f000 fa26 	bl	700007dc <Error_Handler>
	}
	ParallelConfig.PCKPolarity = DCMIPP_PCKPOLARITY_RISING ;
70000390:	2320      	movs	r3, #32
70000392:	613b      	str	r3, [r7, #16]
	ParallelConfig.HSPolarity = DCMIPP_HSPOLARITY_LOW ;
70000394:	2300      	movs	r3, #0
70000396:	60fb      	str	r3, [r7, #12]
	ParallelConfig.VSPolarity = DCMIPP_VSPOLARITY_HIGH ;
70000398:	2380      	movs	r3, #128	@ 0x80
7000039a:	60bb      	str	r3, [r7, #8]
	ParallelConfig.ExtendedDataMode = DCMIPP_INTERFACE_8BITS;
7000039c:	2300      	movs	r3, #0
7000039e:	617b      	str	r3, [r7, #20]
	ParallelConfig.Format = DCMIPP_FORMAT_MONOCHROME_8B;
700003a0:	f44f 0394 	mov.w	r3, #4849664	@ 0x4a0000
700003a4:	607b      	str	r3, [r7, #4]
	ParallelConfig.SwapBits = DCMIPP_SWAPBITS_DISABLE;
700003a6:	2300      	movs	r3, #0
700003a8:	623b      	str	r3, [r7, #32]
	ParallelConfig.SwapCycles = DCMIPP_SWAPCYCLES_DISABLE;
700003aa:	2300      	movs	r3, #0
700003ac:	627b      	str	r3, [r7, #36]	@ 0x24
	ParallelConfig.SynchroMode = DCMIPP_SYNCHRO_HARDWARE;
700003ae:	2300      	movs	r3, #0
700003b0:	61bb      	str	r3, [r7, #24]

	HAL_DCMIPP_PARALLEL_SetConfig(&phdcmipp, &ParallelConfig);
700003b2:	1d3b      	adds	r3, r7, #4
700003b4:	4619      	mov	r1, r3
700003b6:	480a      	ldr	r0, [pc, #40]	@ (700003e0 <MX_DCMIPP_Init+0x7c>)
700003b8:	f001 fa62 	bl	70001880 <HAL_DCMIPP_PARALLEL_SetConfig>

	/* Configure DCMIPP Pipe0 for main capture */
	PipeConfig.FrameRate = DCMIPP_FRAME_RATE_ALL;  // Capture all frames
700003bc:	2300      	movs	r3, #0
700003be:	603b      	str	r3, [r7, #0]
	//PipeConfig.PixelFormat = DCMIPP_PIXEL_PACKER_FORMAT_YUV422_1;  // YUV422 format
	//PipeConfig.PixelPackerFormat = DCMIPP_PIXEL_PACKER_FORMAT_YUV422_1;
	//PipeConfig.SyncUnmask = DCMIPP_SYNC_UNMASK_ALL;

  if (HAL_DCMIPP_PIPE_SetConfig(&phdcmipp, DCMIPP_PIPE0, &PipeConfig) != HAL_OK)
700003c0:	463b      	mov	r3, r7
700003c2:	461a      	mov	r2, r3
700003c4:	2100      	movs	r1, #0
700003c6:	4806      	ldr	r0, [pc, #24]	@ (700003e0 <MX_DCMIPP_Init+0x7c>)
700003c8:	f001 fac7 	bl	7000195a <HAL_DCMIPP_PIPE_SetConfig>
700003cc:	4603      	mov	r3, r0
700003ce:	2b00      	cmp	r3, #0
700003d0:	d001      	beq.n	700003d6 <MX_DCMIPP_Init+0x72>
  {
    Error_Handler();
700003d2:	f000 fa03 	bl	700007dc <Error_Handler>
  /* Set frame size */
  //if (HAL_DCMIPP_PIPE_SetFrameSize(&phdcmipp, DCMIPP_PIPE0, CAMERA_WIDTH, CAMERA_HEIGHT) != HAL_OK)
  //{
  //  Error_Handler();
  //}
}
700003d6:	bf00      	nop
700003d8:	3728      	adds	r7, #40	@ 0x28
700003da:	46bd      	mov	sp, r7
700003dc:	bd80      	pop	{r7, pc}
700003de:	bf00      	nop
700003e0:	2404b1a4 	.word	0x2404b1a4
700003e4:	50002000 	.word	0x50002000

700003e8 <MX_DMA_Init>:
  * @brief DMA Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA_Init(void)
{
700003e8:	b580      	push	{r7, lr}
700003ea:	b082      	sub	sp, #8
700003ec:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_HPDMA1_CLK_ENABLE();
700003ee:	4b0c      	ldr	r3, [pc, #48]	@ (70000420 <MX_DMA_Init+0x38>)
700003f0:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
700003f4:	4a0a      	ldr	r2, [pc, #40]	@ (70000420 <MX_DMA_Init+0x38>)
700003f6:	f043 0301 	orr.w	r3, r3, #1
700003fa:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
700003fe:	4b08      	ldr	r3, [pc, #32]	@ (70000420 <MX_DMA_Init+0x38>)
70000400:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
70000404:	607b      	str	r3, [r7, #4]
70000406:	687b      	ldr	r3, [r7, #4]

  /* HPDMA1 interrupt init */
  HAL_NVIC_SetPriority(HPDMA1_Channel0_IRQn, 5, 0);
70000408:	2200      	movs	r2, #0
7000040a:	2105      	movs	r1, #5
7000040c:	2040      	movs	r0, #64	@ 0x40
7000040e:	f001 f94e 	bl	700016ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HPDMA1_Channel0_IRQn);
70000412:	2040      	movs	r0, #64	@ 0x40
70000414:	f001 f965 	bl	700016e2 <HAL_NVIC_EnableIRQ>
}
70000418:	bf00      	nop
7000041a:	3708      	adds	r7, #8
7000041c:	46bd      	mov	sp, r7
7000041e:	bd80      	pop	{r7, pc}
70000420:	58024400 	.word	0x58024400

70000424 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
70000424:	b580      	push	{r7, lr}
70000426:	b088      	sub	sp, #32
70000428:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
7000042a:	f107 030c 	add.w	r3, r7, #12
7000042e:	2200      	movs	r2, #0
70000430:	601a      	str	r2, [r3, #0]
70000432:	605a      	str	r2, [r3, #4]
70000434:	609a      	str	r2, [r3, #8]
70000436:	60da      	str	r2, [r3, #12]
70000438:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
7000043a:	4b34      	ldr	r3, [pc, #208]	@ (7000050c <MX_GPIO_Init+0xe8>)
7000043c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000440:	4a32      	ldr	r2, [pc, #200]	@ (7000050c <MX_GPIO_Init+0xe8>)
70000442:	f043 0301 	orr.w	r3, r3, #1
70000446:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
7000044a:	4b30      	ldr	r3, [pc, #192]	@ (7000050c <MX_GPIO_Init+0xe8>)
7000044c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000450:	60bb      	str	r3, [r7, #8]
70000452:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
70000454:	4b2d      	ldr	r3, [pc, #180]	@ (7000050c <MX_GPIO_Init+0xe8>)
70000456:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000045a:	4a2c      	ldr	r2, [pc, #176]	@ (7000050c <MX_GPIO_Init+0xe8>)
7000045c:	f043 0302 	orr.w	r3, r3, #2
70000460:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000464:	4b29      	ldr	r3, [pc, #164]	@ (7000050c <MX_GPIO_Init+0xe8>)
70000466:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000046a:	607b      	str	r3, [r7, #4]
7000046c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
7000046e:	4b27      	ldr	r3, [pc, #156]	@ (7000050c <MX_GPIO_Init+0xe8>)
70000470:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000474:	4a25      	ldr	r2, [pc, #148]	@ (7000050c <MX_GPIO_Init+0xe8>)
70000476:	f043 0304 	orr.w	r3, r3, #4
7000047a:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
7000047e:	4b23      	ldr	r3, [pc, #140]	@ (7000050c <MX_GPIO_Init+0xe8>)
70000480:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000484:	603b      	str	r3, [r7, #0]
70000486:	683b      	ldr	r3, [r7, #0]
   *
   * Note: You'll need to add D1-D7 pins based on your camera connection
   */

  /* DCMIPP_PIXCLK - PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
70000488:	2340      	movs	r3, #64	@ 0x40
7000048a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000048c:	2302      	movs	r3, #2
7000048e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000490:	2300      	movs	r3, #0
70000492:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000494:	2303      	movs	r3, #3
70000496:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
70000498:	230d      	movs	r3, #13
7000049a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
7000049c:	f107 030c 	add.w	r3, r7, #12
700004a0:	4619      	mov	r1, r3
700004a2:	481b      	ldr	r0, [pc, #108]	@ (70000510 <MX_GPIO_Init+0xec>)
700004a4:	f001 fb2a 	bl	70001afc <HAL_GPIO_Init>

  /* DCMIPP_VSYNC - PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
700004a8:	2380      	movs	r3, #128	@ 0x80
700004aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700004ac:	2302      	movs	r3, #2
700004ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
700004b0:	2300      	movs	r3, #0
700004b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
700004b4:	2303      	movs	r3, #3
700004b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
700004b8:	230d      	movs	r3, #13
700004ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
700004bc:	f107 030c 	add.w	r3, r7, #12
700004c0:	4619      	mov	r1, r3
700004c2:	4814      	ldr	r0, [pc, #80]	@ (70000514 <MX_GPIO_Init+0xf0>)
700004c4:	f001 fb1a 	bl	70001afc <HAL_GPIO_Init>

  /* DCMIPP_D0 - PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
700004c8:	2340      	movs	r3, #64	@ 0x40
700004ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700004cc:	2302      	movs	r3, #2
700004ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
700004d0:	2300      	movs	r3, #0
700004d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
700004d4:	2303      	movs	r3, #3
700004d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
700004d8:	230d      	movs	r3, #13
700004da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
700004dc:	f107 030c 	add.w	r3, r7, #12
700004e0:	4619      	mov	r1, r3
700004e2:	480d      	ldr	r0, [pc, #52]	@ (70000518 <MX_GPIO_Init+0xf4>)
700004e4:	f001 fb0a 	bl	70001afc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
700004e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
700004ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
700004ee:	2303      	movs	r3, #3
700004f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
700004f2:	2300      	movs	r3, #0
700004f4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
700004f6:	f107 030c 	add.w	r3, r7, #12
700004fa:	4619      	mov	r1, r3
700004fc:	4805      	ldr	r0, [pc, #20]	@ (70000514 <MX_GPIO_Init+0xf0>)
700004fe:	f001 fafd 	bl	70001afc <HAL_GPIO_Init>

  /* TODO: Add remaining data pins D1-D7 based on your camera configuration */
  /* Example for 8-bit parallel interface:
   * DCMIPP_D1 through DCMIPP_D7 need to be configured
   */
}
70000502:	bf00      	nop
70000504:	3720      	adds	r7, #32
70000506:	46bd      	mov	sp, r7
70000508:	bd80      	pop	{r7, pc}
7000050a:	bf00      	nop
7000050c:	58024400 	.word	0x58024400
70000510:	58020000 	.word	0x58020000
70000514:	58020400 	.word	0x58020400
70000518:	58020800 	.word	0x58020800

7000051c <MX_USB_DEVICE_Init>:
  * @brief USB Device Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_DEVICE_Init(void)
{
7000051c:	b580      	push	{r7, lr}
7000051e:	af00      	add	r7, sp, #0
  /* Init Device Library */
  USBD_Init(&hUsbDeviceFS, &CUSTOMHID_Desc, DEVICE_FS);
70000520:	2200      	movs	r2, #0
70000522:	4912      	ldr	r1, [pc, #72]	@ (7000056c <MX_USB_DEVICE_Init+0x50>)
70000524:	4812      	ldr	r0, [pc, #72]	@ (70000570 <MX_USB_DEVICE_Init+0x54>)
70000526:	f006 f9cc 	bl	700068c2 <USBD_Init>

  /* Enable USB power domain (VBUS detection on the STM32H7S3) */
  HAL_PWREx_EnableUSBReg();
7000052a:	f002 ff65 	bl	700033f8 <HAL_PWREx_EnableUSBReg>

  /* Wait until the USB regulator is ready */
  while (!__HAL_PWR_GET_FLAG(PWR_FLAG_USB33RDY)) {}
7000052e:	bf00      	nop
70000530:	4b10      	ldr	r3, [pc, #64]	@ (70000574 <MX_USB_DEVICE_Init+0x58>)
70000532:	68db      	ldr	r3, [r3, #12]
70000534:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
70000538:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
7000053c:	d1f8      	bne.n	70000530 <MX_USB_DEVICE_Init+0x14>

  if (USBD_Init(&hUsbDeviceFS, &CUSTOMHID_Desc, DEVICE_FS) != USBD_OK)
7000053e:	2200      	movs	r2, #0
70000540:	490a      	ldr	r1, [pc, #40]	@ (7000056c <MX_USB_DEVICE_Init+0x50>)
70000542:	480b      	ldr	r0, [pc, #44]	@ (70000570 <MX_USB_DEVICE_Init+0x54>)
70000544:	f006 f9bd 	bl	700068c2 <USBD_Init>
70000548:	4603      	mov	r3, r0
7000054a:	2b00      	cmp	r3, #0
7000054c:	d001      	beq.n	70000552 <MX_USB_DEVICE_Init+0x36>
   {
     Error_Handler();
7000054e:	f000 f945 	bl	700007dc <Error_Handler>
   }

  /* Add Supported Class */
  USBD_RegisterClass(&hUsbDeviceFS, &USBD_VIDEO);
70000552:	4909      	ldr	r1, [pc, #36]	@ (70000578 <MX_USB_DEVICE_Init+0x5c>)
70000554:	4806      	ldr	r0, [pc, #24]	@ (70000570 <MX_USB_DEVICE_Init+0x54>)
70000556:	f006 f9e4 	bl	70006922 <USBD_RegisterClass>

  /* Add Interface callbacks for VIDEO Class */
  USBD_VIDEO_RegisterInterface(&hUsbDeviceFS, &USBD_VIDEO_fops_FS);
7000055a:	4908      	ldr	r1, [pc, #32]	@ (7000057c <MX_USB_DEVICE_Init+0x60>)
7000055c:	4804      	ldr	r0, [pc, #16]	@ (70000570 <MX_USB_DEVICE_Init+0x54>)
7000055e:	f000 fd17 	bl	70000f90 <USBD_VIDEO_RegisterInterface>

  /* Start Device Process */
  USBD_Start(&hUsbDeviceFS);
70000562:	4803      	ldr	r0, [pc, #12]	@ (70000570 <MX_USB_DEVICE_Init+0x54>)
70000564:	f006 fa13 	bl	7000698e <USBD_Start>
}
70000568:	bf00      	nop
7000056a:	bd80      	pop	{r7, pc}
7000056c:	24000134 	.word	0x24000134
70000570:	2404b1b0 	.word	0x2404b1b0
70000574:	58024800 	.word	0x58024800
70000578:	24000008 	.word	0x24000008
7000057c:	2400011c 	.word	0x2400011c

70000580 <MPU_Config>:
  * @brief  Configure the MPU attributes
  * @param  None
  * @retval None
  */
static void MPU_Config(void)
{
70000580:	b580      	push	{r7, lr}
70000582:	b084      	sub	sp, #16
70000584:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct;

  /* Disable the MPU */
  HAL_MPU_Disable();
70000586:	f001 f8e9 	bl	7000175c <HAL_MPU_Disable>

  /* Configure the MPU for SDRAM */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
7000058a:	2301      	movs	r3, #1
7000058c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.BaseAddress = 0x24000000; //Axisram 0x24000000 sdram 0x70000000
7000058e:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
70000592:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_8MB;
70000594:	2316      	movs	r3, #22
70000596:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
70000598:	2303      	movs	r3, #3
7000059a:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
7000059c:	2300      	movs	r3, #0
7000059e:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
700005a0:	2300      	movs	r3, #0
700005a2:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
700005a4:	2300      	movs	r3, #0
700005a6:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
700005a8:	2300      	movs	r3, #0
700005aa:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
700005ac:	2300      	movs	r3, #0
700005ae:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.SubRegionDisable = 0x00;
700005b0:	2300      	movs	r3, #0
700005b2:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
700005b4:	2300      	movs	r3, #0
700005b6:	733b      	strb	r3, [r7, #12]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
700005b8:	463b      	mov	r3, r7
700005ba:	4618      	mov	r0, r3
700005bc:	f001 f8ec 	bl	70001798 <HAL_MPU_ConfigRegion>

  /* Enable the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
700005c0:	2004      	movs	r0, #4
700005c2:	f001 f8a9 	bl	70001718 <HAL_MPU_Enable>
}
700005c6:	bf00      	nop
700005c8:	3710      	adds	r7, #16
700005ca:	46bd      	mov	sp, r7
700005cc:	bd80      	pop	{r7, pc}
	...

700005d0 <CPU_CACHE_Enable>:
  * @brief  CPU L1-Cache enable
  * @param  None
  * @retval None
  */
static void CPU_CACHE_Enable(void)
{
700005d0:	b480      	push	{r7}
700005d2:	b085      	sub	sp, #20
700005d4:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
700005d6:	4b34      	ldr	r3, [pc, #208]	@ (700006a8 <CPU_CACHE_Enable+0xd8>)
700005d8:	695b      	ldr	r3, [r3, #20]
700005da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
700005de:	2b00      	cmp	r3, #0
700005e0:	d11b      	bne.n	7000061a <CPU_CACHE_Enable+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
700005e2:	f3bf 8f4f 	dsb	sy
}
700005e6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
700005e8:	f3bf 8f6f 	isb	sy
}
700005ec:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
700005ee:	4b2e      	ldr	r3, [pc, #184]	@ (700006a8 <CPU_CACHE_Enable+0xd8>)
700005f0:	2200      	movs	r2, #0
700005f2:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
700005f6:	f3bf 8f4f 	dsb	sy
}
700005fa:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
700005fc:	f3bf 8f6f 	isb	sy
}
70000600:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
70000602:	4b29      	ldr	r3, [pc, #164]	@ (700006a8 <CPU_CACHE_Enable+0xd8>)
70000604:	695b      	ldr	r3, [r3, #20]
70000606:	4a28      	ldr	r2, [pc, #160]	@ (700006a8 <CPU_CACHE_Enable+0xd8>)
70000608:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
7000060c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
7000060e:	f3bf 8f4f 	dsb	sy
}
70000612:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
70000614:	f3bf 8f6f 	isb	sy
}
70000618:	e000      	b.n	7000061c <CPU_CACHE_Enable+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
7000061a:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
7000061c:	4b22      	ldr	r3, [pc, #136]	@ (700006a8 <CPU_CACHE_Enable+0xd8>)
7000061e:	695b      	ldr	r3, [r3, #20]
70000620:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70000624:	2b00      	cmp	r3, #0
70000626:	d138      	bne.n	7000069a <CPU_CACHE_Enable+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
70000628:	4b1f      	ldr	r3, [pc, #124]	@ (700006a8 <CPU_CACHE_Enable+0xd8>)
7000062a:	2200      	movs	r2, #0
7000062c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
70000630:	f3bf 8f4f 	dsb	sy
}
70000634:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
70000636:	4b1c      	ldr	r3, [pc, #112]	@ (700006a8 <CPU_CACHE_Enable+0xd8>)
70000638:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
7000063c:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
7000063e:	68fb      	ldr	r3, [r7, #12]
70000640:	0b5b      	lsrs	r3, r3, #13
70000642:	f3c3 030e 	ubfx	r3, r3, #0, #15
70000646:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
70000648:	68fb      	ldr	r3, [r7, #12]
7000064a:	08db      	lsrs	r3, r3, #3
7000064c:	f3c3 0309 	ubfx	r3, r3, #0, #10
70000650:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
70000652:	68bb      	ldr	r3, [r7, #8]
70000654:	015a      	lsls	r2, r3, #5
70000656:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
7000065a:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
7000065c:	687a      	ldr	r2, [r7, #4]
7000065e:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
70000660:	4911      	ldr	r1, [pc, #68]	@ (700006a8 <CPU_CACHE_Enable+0xd8>)
70000662:	4313      	orrs	r3, r2
70000664:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
70000668:	687b      	ldr	r3, [r7, #4]
7000066a:	1e5a      	subs	r2, r3, #1
7000066c:	607a      	str	r2, [r7, #4]
7000066e:	2b00      	cmp	r3, #0
70000670:	d1ef      	bne.n	70000652 <CPU_CACHE_Enable+0x82>
    } while(sets-- != 0U);
70000672:	68bb      	ldr	r3, [r7, #8]
70000674:	1e5a      	subs	r2, r3, #1
70000676:	60ba      	str	r2, [r7, #8]
70000678:	2b00      	cmp	r3, #0
7000067a:	d1e5      	bne.n	70000648 <CPU_CACHE_Enable+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
7000067c:	f3bf 8f4f 	dsb	sy
}
70000680:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
70000682:	4b09      	ldr	r3, [pc, #36]	@ (700006a8 <CPU_CACHE_Enable+0xd8>)
70000684:	695b      	ldr	r3, [r3, #20]
70000686:	4a08      	ldr	r2, [pc, #32]	@ (700006a8 <CPU_CACHE_Enable+0xd8>)
70000688:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
7000068c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
7000068e:	f3bf 8f4f 	dsb	sy
}
70000692:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
70000694:	f3bf 8f6f 	isb	sy
}
70000698:	e000      	b.n	7000069c <CPU_CACHE_Enable+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
7000069a:	bf00      	nop
  /* Enable I-Cache */
  SCB_EnableICache();

  /* Enable D-Cache */
  SCB_EnableDCache();
}
7000069c:	bf00      	nop
7000069e:	3714      	adds	r7, #20
700006a0:	46bd      	mov	sp, r7
700006a2:	f85d 7b04 	ldr.w	r7, [sp], #4
700006a6:	4770      	bx	lr
700006a8:	e000ed00 	.word	0xe000ed00

700006ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
700006ac:	b580      	push	{r7, lr}
700006ae:	b0d2      	sub	sp, #328	@ 0x148
700006b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
700006b2:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
700006b6:	229c      	movs	r2, #156	@ 0x9c
700006b8:	2100      	movs	r1, #0
700006ba:	4618      	mov	r0, r3
700006bc:	f008 f804 	bl	700086c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
700006c0:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
700006c4:	2220      	movs	r2, #32
700006c6:	2100      	movs	r1, #0
700006c8:	4618      	mov	r0, r3
700006ca:	f007 fffd 	bl	700086c8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
700006ce:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
700006d2:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
700006d6:	4618      	mov	r0, r3
700006d8:	2384      	movs	r3, #132	@ 0x84
700006da:	461a      	mov	r2, r3
700006dc:	2100      	movs	r1, #0
700006de:	f007 fff3 	bl	700086c8 <memset>

  __HAL_RCC_FMC_CLK_ENABLE();
700006e2:	4b3c      	ldr	r3, [pc, #240]	@ (700007d4 <SystemClock_Config+0x128>)
700006e4:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
700006e8:	4a3a      	ldr	r2, [pc, #232]	@ (700007d4 <SystemClock_Config+0x128>)
700006ea:	f043 0310 	orr.w	r3, r3, #16
700006ee:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
700006f2:	4b38      	ldr	r3, [pc, #224]	@ (700007d4 <SystemClock_Config+0x128>)
700006f4:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
700006f8:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
700006fc:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
70000700:	601a      	str	r2, [r3, #0]
70000702:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
70000706:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
7000070a:	681b      	ldr	r3, [r3, #0]

  /** Configure the main internal regulator output voltage
  */
  //__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
7000070c:	bf00      	nop
7000070e:	4b32      	ldr	r3, [pc, #200]	@ (700007d8 <SystemClock_Config+0x12c>)
70000710:	695b      	ldr	r3, [r3, #20]
70000712:	f003 0302 	and.w	r3, r3, #2
70000716:	2b02      	cmp	r3, #2
70000718:	d1f9      	bne.n	7000070e <SystemClock_Config+0x62>

  /* Configure HSE oscillator and PLL1 */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
7000071a:	2301      	movs	r3, #1
7000071c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;  // HSE comes from ST-LINK
70000720:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
70000724:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  RCC_OscInitStruct.PLL1.PLLState  = RCC_PLL_ON;
70000728:	2302      	movs	r3, #2
7000072a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  RCC_OscInitStruct.PLL1.PLLSource = RCC_PLLSOURCE_HSE;
7000072e:	2302      	movs	r3, #2
70000730:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
   * VCO output frequency = VCO input * PLLN = 4 MHz * 125 = 500 MHz
   * SYSCLK (PLL1P)       = VCO / PLLP = 500 MHz / 2 = 250 MHz
   * PLL1Q                = VCO / PLLQ = 500 MHz / 5 = 100 MHz (optional)
   * PLL1R                = VCO / PLLR = 500 MHz / 2 = 250 MHz (for DCMIPP)
   */
  RCC_OscInitStruct.PLL1.PLLM         = 2;
70000734:	2302      	movs	r3, #2
70000736:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  RCC_OscInitStruct.PLL1.PLLN         = 125;
7000073a:	237d      	movs	r3, #125	@ 0x7d
7000073c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  RCC_OscInitStruct.PLL1.PLLP         = 2;
70000740:	2302      	movs	r3, #2
70000742:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  RCC_OscInitStruct.PLL1.PLLQ         = 5;
70000746:	2305      	movs	r3, #5
70000748:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  RCC_OscInitStruct.PLL1.PLLR         = 2;
7000074c:	2302      	movs	r3, #2
7000074e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  RCC_OscInitStruct.PLL1.PLLFractional = 0;
70000752:	2300      	movs	r3, #0
70000754:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
70000758:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
7000075c:	4618      	mov	r0, r3
7000075e:	f002 fe7f 	bl	70003460 <HAL_RCC_OscConfig>
70000762:	4603      	mov	r3, r0
70000764:	2b00      	cmp	r3, #0
70000766:	d001      	beq.n	7000076c <SystemClock_Config+0xc0>
  {
    Error_Handler();
70000768:	f000 f838 	bl	700007dc <Error_Handler>
  }

  /* Configure CPU and bus clocks */
  RCC_ClkInitStruct.ClockType      = RCC_CLOCKTYPE_HCLK  | RCC_CLOCKTYPE_SYSCLK |
7000076c:	233f      	movs	r3, #63	@ 0x3f
7000076e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                                     RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2  |
                                     RCC_CLOCKTYPE_PCLK4 | RCC_CLOCKTYPE_PCLK5;
  RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK;  // Use PLL1P
70000772:	2303      	movs	r3, #3
70000774:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_ClkInitStruct.SYSCLKDivider  = RCC_SYSCLK_DIV1;          // SYSCLK = 250 MHz
70000778:	2300      	movs	r3, #0
7000077a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  RCC_ClkInitStruct.AHBCLKDivider  = RCC_HCLK_DIV2;            // HCLK = 125 MHz
7000077e:	2308      	movs	r3, #8
70000780:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;            // APB1 = 62.5 MHz
70000784:	2304      	movs	r3, #4
70000786:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;            // APB2 = 62.5 MHz
7000078a:	2340      	movs	r3, #64	@ 0x40
7000078c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;            // APB4 = 62.5 MHz
70000790:	f44f 6380 	mov.w	r3, #1024	@ 0x400
70000794:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  RCC_ClkInitStruct.APB5CLKDivider = RCC_APB5_DIV2;            // APB5 = 62.5 MHz
70000798:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
7000079c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
700007a0:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
700007a4:	2125      	movs	r1, #37	@ 0x25
700007a6:	4618      	mov	r0, r3
700007a8:	f003 f994 	bl	70003ad4 <HAL_RCC_ClockConfig>
700007ac:	4603      	mov	r3, r0
700007ae:	2b00      	cmp	r3, #0
700007b0:	d001      	beq.n	700007b6 <SystemClock_Config+0x10a>
  {
    Error_Handler();
700007b2:	f000 f813 	bl	700007dc <Error_Handler>
  /** Configure DCMIPP clock source */
  //PeriphClkInit.PeriphClockSelection  = RCC_PERIPHCLK_DCMIPP | RCC_PERIPHCLK_USB;
  //PeriphClkInit.DcmippClockSelection  = RCC_DCMIPPCLKSOURCE_PLL1R;
  //PeriphClkInit.UsbClockSelection     = RCC_USBCLKSOURCE_HSE;   // 8 MHz; internal USB PLL scales to 48

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
700007b6:	f107 0308 	add.w	r3, r7, #8
700007ba:	4618      	mov	r0, r3
700007bc:	f003 fe06 	bl	700043cc <HAL_RCCEx_PeriphCLKConfig>
700007c0:	4603      	mov	r3, r0
700007c2:	2b00      	cmp	r3, #0
700007c4:	d001      	beq.n	700007ca <SystemClock_Config+0x11e>
  {
    Error_Handler();
700007c6:	f000 f809 	bl	700007dc <Error_Handler>
  }
}
700007ca:	bf00      	nop
700007cc:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
700007d0:	46bd      	mov	sp, r7
700007d2:	bd80      	pop	{r7, pc}
700007d4:	58024400 	.word	0x58024400
700007d8:	58024800 	.word	0x58024800

700007dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
700007dc:	b480      	push	{r7}
700007de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
700007e0:	b672      	cpsid	i
}
700007e2:	bf00      	nop
  __disable_irq();
  while (1)
700007e4:	bf00      	nop
700007e6:	e7fd      	b.n	700007e4 <Error_Handler+0x8>

700007e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
700007e8:	b580      	push	{r7, lr}
700007ea:	b082      	sub	sp, #8
700007ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */
  PWR_PVDTypeDef sConfigPVD = {0};
700007ee:	463b      	mov	r3, r7
700007f0:	2200      	movs	r2, #0
700007f2:	601a      	str	r2, [r3, #0]
700007f4:	605a      	str	r2, [r3, #4]

  /* System interrupt init*/

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_EXT_VOL;
700007f6:	23e0      	movs	r3, #224	@ 0xe0
700007f8:	603b      	str	r3, [r7, #0]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
700007fa:	2300      	movs	r3, #0
700007fc:	607b      	str	r3, [r7, #4]
  HAL_PWR_ConfigPVD(&sConfigPVD);
700007fe:	463b      	mov	r3, r7
70000800:	4618      	mov	r0, r3
70000802:	f002 fd6f 	bl	700032e4 <HAL_PWR_ConfigPVD>

  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
70000806:	f002 fde7 	bl	700033d8 <HAL_PWR_EnablePVD>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
7000080a:	bf00      	nop
7000080c:	3708      	adds	r7, #8
7000080e:	46bd      	mov	sp, r7
70000810:	bd80      	pop	{r7, pc}
	...

70000814 <HAL_DCMIPP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmipp: DCMIPP handle pointer
  * @retval None
  */
void HAL_DCMIPP_MspInit(DCMIPP_HandleTypeDef* hdcmipp)
{
70000814:	b580      	push	{r7, lr}
70000816:	b08c      	sub	sp, #48	@ 0x30
70000818:	af00      	add	r7, sp, #0
7000081a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
7000081c:	f107 031c 	add.w	r3, r7, #28
70000820:	2200      	movs	r2, #0
70000822:	601a      	str	r2, [r3, #0]
70000824:	605a      	str	r2, [r3, #4]
70000826:	609a      	str	r2, [r3, #8]
70000828:	60da      	str	r2, [r3, #12]
7000082a:	611a      	str	r2, [r3, #16]
  if(hdcmipp->Instance==DCMIPP)
7000082c:	687b      	ldr	r3, [r7, #4]
7000082e:	681b      	ldr	r3, [r3, #0]
70000830:	4a3a      	ldr	r2, [pc, #232]	@ (7000091c <HAL_DCMIPP_MspInit+0x108>)
70000832:	4293      	cmp	r3, r2
70000834:	d16d      	bne.n	70000912 <HAL_DCMIPP_MspInit+0xfe>
  {
    /* USER CODE BEGIN DCMIPP_MspInit 0 */

    /* USER CODE END DCMIPP_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMIPP_CLK_ENABLE();
70000836:	4b3a      	ldr	r3, [pc, #232]	@ (70000920 <HAL_DCMIPP_MspInit+0x10c>)
70000838:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
7000083c:	4a38      	ldr	r2, [pc, #224]	@ (70000920 <HAL_DCMIPP_MspInit+0x10c>)
7000083e:	f043 0304 	orr.w	r3, r3, #4
70000842:	f8c2 3144 	str.w	r3, [r2, #324]	@ 0x144
70000846:	4b36      	ldr	r3, [pc, #216]	@ (70000920 <HAL_DCMIPP_MspInit+0x10c>)
70000848:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
7000084c:	61bb      	str	r3, [r7, #24]
7000084e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
70000850:	4b33      	ldr	r3, [pc, #204]	@ (70000920 <HAL_DCMIPP_MspInit+0x10c>)
70000852:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000856:	4a32      	ldr	r2, [pc, #200]	@ (70000920 <HAL_DCMIPP_MspInit+0x10c>)
70000858:	f043 0308 	orr.w	r3, r3, #8
7000085c:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000860:	4b2f      	ldr	r3, [pc, #188]	@ (70000920 <HAL_DCMIPP_MspInit+0x10c>)
70000862:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000866:	617b      	str	r3, [r7, #20]
70000868:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
7000086a:	4b2d      	ldr	r3, [pc, #180]	@ (70000920 <HAL_DCMIPP_MspInit+0x10c>)
7000086c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000870:	4a2b      	ldr	r2, [pc, #172]	@ (70000920 <HAL_DCMIPP_MspInit+0x10c>)
70000872:	f043 0302 	orr.w	r3, r3, #2
70000876:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
7000087a:	4b29      	ldr	r3, [pc, #164]	@ (70000920 <HAL_DCMIPP_MspInit+0x10c>)
7000087c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000880:	613b      	str	r3, [r7, #16]
70000882:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
70000884:	4b26      	ldr	r3, [pc, #152]	@ (70000920 <HAL_DCMIPP_MspInit+0x10c>)
70000886:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000088a:	4a25      	ldr	r2, [pc, #148]	@ (70000920 <HAL_DCMIPP_MspInit+0x10c>)
7000088c:	f043 0304 	orr.w	r3, r3, #4
70000890:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000894:	4b22      	ldr	r3, [pc, #136]	@ (70000920 <HAL_DCMIPP_MspInit+0x10c>)
70000896:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000089a:	60fb      	str	r3, [r7, #12]
7000089c:	68fb      	ldr	r3, [r7, #12]
    PC11     ------> DCMIPP_D4
    PB9     ------> DCMIPP_D7
    PB7     ------> DCMIPP_VSYNC
    PD5     ------> DCMIPP_PIXCLK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
7000089e:	2308      	movs	r3, #8
700008a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700008a2:	2302      	movs	r3, #2
700008a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700008a6:	2300      	movs	r3, #0
700008a8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
700008aa:	230d      	movs	r3, #13
700008ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
700008ae:	f107 031c 	add.w	r3, r7, #28
700008b2:	4619      	mov	r1, r3
700008b4:	481b      	ldr	r0, [pc, #108]	@ (70000924 <HAL_DCMIPP_MspInit+0x110>)
700008b6:	f001 f921 	bl	70001afc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_7;
700008ba:	f44f 7360 	mov.w	r3, #896	@ 0x380
700008be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700008c0:	2302      	movs	r3, #2
700008c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700008c4:	2300      	movs	r3, #0
700008c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
700008c8:	230d      	movs	r3, #13
700008ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
700008cc:	f107 031c 	add.w	r3, r7, #28
700008d0:	4619      	mov	r1, r3
700008d2:	4815      	ldr	r0, [pc, #84]	@ (70000928 <HAL_DCMIPP_MspInit+0x114>)
700008d4:	f001 f912 	bl	70001afc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
700008d8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
700008dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700008de:	2302      	movs	r3, #2
700008e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700008e2:	2300      	movs	r3, #0
700008e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
700008e6:	230d      	movs	r3, #13
700008e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
700008ea:	f107 031c 	add.w	r3, r7, #28
700008ee:	4619      	mov	r1, r3
700008f0:	480e      	ldr	r0, [pc, #56]	@ (7000092c <HAL_DCMIPP_MspInit+0x118>)
700008f2:	f001 f903 	bl	70001afc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
700008f6:	2320      	movs	r3, #32
700008f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700008fa:	2302      	movs	r3, #2
700008fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700008fe:	2300      	movs	r3, #0
70000900:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF5_DCMIPP;
70000902:	2305      	movs	r3, #5
70000904:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
70000906:	f107 031c 	add.w	r3, r7, #28
7000090a:	4619      	mov	r1, r3
7000090c:	4805      	ldr	r0, [pc, #20]	@ (70000924 <HAL_DCMIPP_MspInit+0x110>)
7000090e:	f001 f8f5 	bl	70001afc <HAL_GPIO_Init>

    /* USER CODE END DCMIPP_MspInit 1 */

  }

}
70000912:	bf00      	nop
70000914:	3730      	adds	r7, #48	@ 0x30
70000916:	46bd      	mov	sp, r7
70000918:	bd80      	pop	{r7, pc}
7000091a:	bf00      	nop
7000091c:	50002000 	.word	0x50002000
70000920:	58024400 	.word	0x58024400
70000924:	58020c00 	.word	0x58020c00
70000928:	58020400 	.word	0x58020400
7000092c:	58020800 	.word	0x58020800

70000930 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
70000930:	b480      	push	{r7}
70000932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
70000934:	bf00      	nop
70000936:	e7fd      	b.n	70000934 <NMI_Handler+0x4>

70000938 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
70000938:	b480      	push	{r7}
7000093a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
7000093c:	bf00      	nop
7000093e:	e7fd      	b.n	7000093c <HardFault_Handler+0x4>

70000940 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
70000940:	b480      	push	{r7}
70000942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
70000944:	bf00      	nop
70000946:	e7fd      	b.n	70000944 <MemManage_Handler+0x4>

70000948 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
70000948:	b480      	push	{r7}
7000094a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
7000094c:	bf00      	nop
7000094e:	e7fd      	b.n	7000094c <BusFault_Handler+0x4>

70000950 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
70000950:	b480      	push	{r7}
70000952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
70000954:	bf00      	nop
70000956:	e7fd      	b.n	70000954 <UsageFault_Handler+0x4>

70000958 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
70000958:	b480      	push	{r7}
7000095a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
7000095c:	bf00      	nop
7000095e:	46bd      	mov	sp, r7
70000960:	f85d 7b04 	ldr.w	r7, [sp], #4
70000964:	4770      	bx	lr

70000966 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
70000966:	b480      	push	{r7}
70000968:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
7000096a:	bf00      	nop
7000096c:	46bd      	mov	sp, r7
7000096e:	f85d 7b04 	ldr.w	r7, [sp], #4
70000972:	4770      	bx	lr

70000974 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
70000974:	b480      	push	{r7}
70000976:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
70000978:	bf00      	nop
7000097a:	46bd      	mov	sp, r7
7000097c:	f85d 7b04 	ldr.w	r7, [sp], #4
70000980:	4770      	bx	lr

70000982 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
70000982:	b580      	push	{r7, lr}
70000984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
70000986:	f000 fd53 	bl	70001430 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
7000098a:	bf00      	nop
7000098c:	bd80      	pop	{r7, pc}
	...

70000990 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB OTG HS interrupt.
  */
void OTG_HS_IRQHandler(void)
{
70000990:	b580      	push	{r7, lr}
70000992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
70000994:	4802      	ldr	r0, [pc, #8]	@ (700009a0 <OTG_HS_IRQHandler+0x10>)
70000996:	f001 fb5e 	bl	70002056 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
7000099a:	bf00      	nop
7000099c:	bd80      	pop	{r7, pc}
7000099e:	bf00      	nop
700009a0:	2404b6d8 	.word	0x2404b6d8

700009a4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
700009a4:	b480      	push	{r7}
700009a6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = INTVECT_START;
700009a8:	4b07      	ldr	r3, [pc, #28]	@ (700009c8 <SystemInit+0x24>)
700009aa:	4a08      	ldr	r2, [pc, #32]	@ (700009cc <SystemInit+0x28>)
700009ac:	609a      	str	r2, [r3, #8]

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
700009ae:	4b06      	ldr	r3, [pc, #24]	@ (700009c8 <SystemInit+0x24>)
700009b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
700009b4:	4a04      	ldr	r2, [pc, #16]	@ (700009c8 <SystemInit+0x24>)
700009b6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
700009ba:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
700009be:	bf00      	nop
700009c0:	46bd      	mov	sp, r7
700009c2:	f85d 7b04 	ldr.w	r7, [sp], #4
700009c6:	4770      	bx	lr
700009c8:	e000ed00 	.word	0xe000ed00
700009cc:	70000000 	.word	0x70000000

700009d0 <USBD_VIDEO_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_VIDEO_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
700009d0:	b580      	push	{r7, lr}
700009d2:	b084      	sub	sp, #16
700009d4:	af00      	add	r7, sp, #0
700009d6:	6078      	str	r0, [r7, #4]
700009d8:	460b      	mov	r3, r1
700009da:	70fb      	strb	r3, [r7, #3]
  USBD_VIDEO_HandleTypeDef *hVideo;

  /* Allocate Video structure */
  hVideo = (USBD_VIDEO_HandleTypeDef *)USBD_malloc(sizeof(USBD_VIDEO_HandleTypeDef));
700009dc:	2010      	movs	r0, #16
700009de:	f007 fe2f 	bl	70008640 <USBD_static_malloc>
700009e2:	60f8      	str	r0, [r7, #12]

  if (hVideo == NULL)
700009e4:	68fb      	ldr	r3, [r7, #12]
700009e6:	2b00      	cmp	r3, #0
700009e8:	d109      	bne.n	700009fe <USBD_VIDEO_Init+0x2e>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
700009ea:	687b      	ldr	r3, [r7, #4]
700009ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
700009f0:	687b      	ldr	r3, [r7, #4]
700009f2:	32b0      	adds	r2, #176	@ 0xb0
700009f4:	2100      	movs	r1, #0
700009f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
700009fa:	2302      	movs	r3, #2
700009fc:	e03c      	b.n	70000a78 <USBD_VIDEO_Init+0xa8>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hVideo;
700009fe:	687b      	ldr	r3, [r7, #4]
70000a00:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000a04:	687b      	ldr	r3, [r7, #4]
70000a06:	32b0      	adds	r2, #176	@ 0xb0
70000a08:	68f9      	ldr	r1, [r7, #12]
70000a0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
70000a0e:	687b      	ldr	r3, [r7, #4]
70000a10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000a14:	687b      	ldr	r3, [r7, #4]
70000a16:	32b0      	adds	r2, #176	@ 0xb0
70000a18:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
70000a1c:	687b      	ldr	r3, [r7, #4]
70000a1e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  /* Initialize structure */
  hVideo->streaming_state = 0;
70000a22:	68fb      	ldr	r3, [r7, #12]
70000a24:	2200      	movs	r2, #0
70000a26:	73da      	strb	r2, [r3, #15]
  hVideo->frame_id = 0;
70000a28:	68fb      	ldr	r3, [r7, #12]
70000a2a:	2200      	movs	r2, #0
70000a2c:	739a      	strb	r2, [r3, #14]
  hVideo->data_length = 0;
70000a2e:	68fb      	ldr	r3, [r7, #12]
70000a30:	2200      	movs	r2, #0
70000a32:	601a      	str	r2, [r3, #0]
  hVideo->bytes_sent = 0;
70000a34:	68fb      	ldr	r3, [r7, #12]
70000a36:	2200      	movs	r2, #0
70000a38:	605a      	str	r2, [r3, #4]

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, VIDEO_IN_EP, USBD_EP_TYPE_BULK, VIDEO_PACKET_SIZE);
70000a3a:	f44f 7300 	mov.w	r3, #512	@ 0x200
70000a3e:	2202      	movs	r2, #2
70000a40:	2181      	movs	r1, #129	@ 0x81
70000a42:	6878      	ldr	r0, [r7, #4]
70000a44:	f007 fceb 	bl	7000841e <USBD_LL_OpenEP>
  pdev->ep_in[VIDEO_IN_EP & 0xFU].is_used = 1U;
70000a48:	687b      	ldr	r3, [r7, #4]
70000a4a:	2201      	movs	r2, #1
70000a4c:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Open Interrupt EP */
  (void)USBD_LL_OpenEP(pdev, VIDEO_CMD_EP, USBD_EP_TYPE_INTR, 0x08);
70000a4e:	2308      	movs	r3, #8
70000a50:	2203      	movs	r2, #3
70000a52:	2182      	movs	r1, #130	@ 0x82
70000a54:	6878      	ldr	r0, [r7, #4]
70000a56:	f007 fce2 	bl	7000841e <USBD_LL_OpenEP>
  pdev->ep_in[VIDEO_CMD_EP & 0xFU].is_used = 1U;
70000a5a:	687b      	ldr	r3, [r7, #4]
70000a5c:	2201      	movs	r2, #1
70000a5e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Initialize the video Interface physical components */
  ((USBD_VIDEO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
70000a62:	687b      	ldr	r3, [r7, #4]
70000a64:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
70000a68:	687a      	ldr	r2, [r7, #4]
70000a6a:	33b0      	adds	r3, #176	@ 0xb0
70000a6c:	009b      	lsls	r3, r3, #2
70000a6e:	4413      	add	r3, r2
70000a70:	685b      	ldr	r3, [r3, #4]
70000a72:	681b      	ldr	r3, [r3, #0]
70000a74:	4798      	blx	r3

  return (uint8_t)USBD_OK;
70000a76:	2300      	movs	r3, #0
}
70000a78:	4618      	mov	r0, r3
70000a7a:	3710      	adds	r7, #16
70000a7c:	46bd      	mov	sp, r7
70000a7e:	bd80      	pop	{r7, pc}

70000a80 <USBD_VIDEO_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_VIDEO_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
70000a80:	b580      	push	{r7, lr}
70000a82:	b082      	sub	sp, #8
70000a84:	af00      	add	r7, sp, #0
70000a86:	6078      	str	r0, [r7, #4]
70000a88:	460b      	mov	r3, r1
70000a8a:	70fb      	strb	r3, [r7, #3]
  /* Close endpoints */
  (void)USBD_LL_CloseEP(pdev, VIDEO_IN_EP);
70000a8c:	2181      	movs	r1, #129	@ 0x81
70000a8e:	6878      	ldr	r0, [r7, #4]
70000a90:	f007 fceb 	bl	7000846a <USBD_LL_CloseEP>
  pdev->ep_in[VIDEO_IN_EP & 0xFU].is_used = 0U;
70000a94:	687b      	ldr	r3, [r7, #4]
70000a96:	2200      	movs	r2, #0
70000a98:	871a      	strh	r2, [r3, #56]	@ 0x38

  (void)USBD_LL_CloseEP(pdev, VIDEO_CMD_EP);
70000a9a:	2182      	movs	r1, #130	@ 0x82
70000a9c:	6878      	ldr	r0, [r7, #4]
70000a9e:	f007 fce4 	bl	7000846a <USBD_LL_CloseEP>
  pdev->ep_in[VIDEO_CMD_EP & 0xFU].is_used = 0U;
70000aa2:	687b      	ldr	r3, [r7, #4]
70000aa4:	2200      	movs	r2, #0
70000aa6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* DeInit physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
70000aaa:	687b      	ldr	r3, [r7, #4]
70000aac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000ab0:	687b      	ldr	r3, [r7, #4]
70000ab2:	32b0      	adds	r2, #176	@ 0xb0
70000ab4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70000ab8:	2b00      	cmp	r3, #0
70000aba:	d01f      	beq.n	70000afc <USBD_VIDEO_DeInit+0x7c>
  {
    ((USBD_VIDEO_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
70000abc:	687b      	ldr	r3, [r7, #4]
70000abe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
70000ac2:	687a      	ldr	r2, [r7, #4]
70000ac4:	33b0      	adds	r3, #176	@ 0xb0
70000ac6:	009b      	lsls	r3, r3, #2
70000ac8:	4413      	add	r3, r2
70000aca:	685b      	ldr	r3, [r3, #4]
70000acc:	685b      	ldr	r3, [r3, #4]
70000ace:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
70000ad0:	687b      	ldr	r3, [r7, #4]
70000ad2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000ad6:	687b      	ldr	r3, [r7, #4]
70000ad8:	32b0      	adds	r2, #176	@ 0xb0
70000ada:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70000ade:	4618      	mov	r0, r3
70000ae0:	f007 fdbc 	bl	7000865c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
70000ae4:	687b      	ldr	r3, [r7, #4]
70000ae6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000aea:	687b      	ldr	r3, [r7, #4]
70000aec:	32b0      	adds	r2, #176	@ 0xb0
70000aee:	2100      	movs	r1, #0
70000af0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
70000af4:	687b      	ldr	r3, [r7, #4]
70000af6:	2200      	movs	r2, #0
70000af8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
70000afc:	2300      	movs	r3, #0
}
70000afe:	4618      	mov	r0, r3
70000b00:	3708      	adds	r7, #8
70000b02:	46bd      	mov	sp, r7
70000b04:	bd80      	pop	{r7, pc}
	...

70000b08 <USBD_VIDEO_Setup>:
  * @param  pdev: device instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_VIDEO_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70000b08:	b580      	push	{r7, lr}
70000b0a:	b086      	sub	sp, #24
70000b0c:	af00      	add	r7, sp, #0
70000b0e:	6078      	str	r0, [r7, #4]
70000b10:	6039      	str	r1, [r7, #0]
  USBD_VIDEO_HandleTypeDef *hVideo = (USBD_VIDEO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
70000b12:	687b      	ldr	r3, [r7, #4]
70000b14:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000b18:	687b      	ldr	r3, [r7, #4]
70000b1a:	32b0      	adds	r2, #176	@ 0xb0
70000b1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70000b20:	60fb      	str	r3, [r7, #12]
  uint16_t len = 0;
70000b22:	2300      	movs	r3, #0
70000b24:	817b      	strh	r3, [r7, #10]
  uint8_t *pbuf = NULL;
70000b26:	2300      	movs	r3, #0
70000b28:	617b      	str	r3, [r7, #20]
  uint16_t status_info = 0U;
70000b2a:	2300      	movs	r3, #0
70000b2c:	813b      	strh	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_OK;
70000b2e:	2300      	movs	r3, #0
70000b30:	74fb      	strb	r3, [r7, #19]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
70000b32:	683b      	ldr	r3, [r7, #0]
70000b34:	781b      	ldrb	r3, [r3, #0]
70000b36:	f003 0360 	and.w	r3, r3, #96	@ 0x60
70000b3a:	2b00      	cmp	r3, #0
70000b3c:	f000 80af 	beq.w	70000c9e <USBD_VIDEO_Setup+0x196>
70000b40:	2b20      	cmp	r3, #32
70000b42:	f040 8111 	bne.w	70000d68 <USBD_VIDEO_Setup+0x260>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
70000b46:	683b      	ldr	r3, [r7, #0]
70000b48:	785b      	ldrb	r3, [r3, #1]
70000b4a:	2b01      	cmp	r3, #1
70000b4c:	d01e      	beq.n	70000b8c <USBD_VIDEO_Setup+0x84>
70000b4e:	2b00      	cmp	r3, #0
70000b50:	f340 8098 	ble.w	70000c84 <USBD_VIDEO_Setup+0x17c>
70000b54:	2b87      	cmp	r3, #135	@ 0x87
70000b56:	f300 8095 	bgt.w	70000c84 <USBD_VIDEO_Setup+0x17c>
70000b5a:	2b81      	cmp	r3, #129	@ 0x81
70000b5c:	f2c0 8092 	blt.w	70000c84 <USBD_VIDEO_Setup+0x17c>
70000b60:	3b81      	subs	r3, #129	@ 0x81
70000b62:	2b06      	cmp	r3, #6
70000b64:	f200 808e 	bhi.w	70000c84 <USBD_VIDEO_Setup+0x17c>
70000b68:	a201      	add	r2, pc, #4	@ (adr r2, 70000b70 <USBD_VIDEO_Setup+0x68>)
70000b6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70000b6e:	bf00      	nop
70000b70:	70000bc9 	.word	0x70000bc9
70000b74:	70000c1b 	.word	0x70000c1b
70000b78:	70000c1b 	.word	0x70000c1b
70000b7c:	70000c85 	.word	0x70000c85
70000b80:	70000c59 	.word	0x70000c59
70000b84:	70000c6f 	.word	0x70000c6f
70000b88:	70000c1b 	.word	0x70000c1b
      {
        case SET_CUR:
          if (req->wIndex == 0x0001)  /* VideoStreaming Interface */
70000b8c:	683b      	ldr	r3, [r7, #0]
70000b8e:	889b      	ldrh	r3, [r3, #4]
70000b90:	2b01      	cmp	r3, #1
70000b92:	d17e      	bne.n	70000c92 <USBD_VIDEO_Setup+0x18a>
          {
            if (req->wValue == (VS_PROBE_CONTROL << 8))
70000b94:	683b      	ldr	r3, [r7, #0]
70000b96:	885b      	ldrh	r3, [r3, #2]
70000b98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70000b9c:	d107      	bne.n	70000bae <USBD_VIDEO_Setup+0xa6>
            {
              (void)USBD_CtlPrepareRx(pdev, (uint8_t *)&videoProbeControl, req->wLength);
70000b9e:	683b      	ldr	r3, [r7, #0]
70000ba0:	88db      	ldrh	r3, [r3, #6]
70000ba2:	461a      	mov	r2, r3
70000ba4:	4976      	ldr	r1, [pc, #472]	@ (70000d80 <USBD_VIDEO_Setup+0x278>)
70000ba6:	6878      	ldr	r0, [r7, #4]
70000ba8:	f007 f910 	bl	70007dcc <USBD_CtlPrepareRx>
            else if (req->wValue == (VS_COMMIT_CONTROL << 8))
            {
              (void)USBD_CtlPrepareRx(pdev, (uint8_t *)&videoCommitControl, req->wLength);
            }
          }
          break;
70000bac:	e071      	b.n	70000c92 <USBD_VIDEO_Setup+0x18a>
            else if (req->wValue == (VS_COMMIT_CONTROL << 8))
70000bae:	683b      	ldr	r3, [r7, #0]
70000bb0:	885b      	ldrh	r3, [r3, #2]
70000bb2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70000bb6:	d16c      	bne.n	70000c92 <USBD_VIDEO_Setup+0x18a>
              (void)USBD_CtlPrepareRx(pdev, (uint8_t *)&videoCommitControl, req->wLength);
70000bb8:	683b      	ldr	r3, [r7, #0]
70000bba:	88db      	ldrh	r3, [r3, #6]
70000bbc:	461a      	mov	r2, r3
70000bbe:	4971      	ldr	r1, [pc, #452]	@ (70000d84 <USBD_VIDEO_Setup+0x27c>)
70000bc0:	6878      	ldr	r0, [r7, #4]
70000bc2:	f007 f903 	bl	70007dcc <USBD_CtlPrepareRx>
          break;
70000bc6:	e064      	b.n	70000c92 <USBD_VIDEO_Setup+0x18a>

        case GET_CUR:
          if (req->wIndex == 0x0001)  /* VideoStreaming Interface */
70000bc8:	683b      	ldr	r3, [r7, #0]
70000bca:	889b      	ldrh	r3, [r3, #4]
70000bcc:	2b01      	cmp	r3, #1
70000bce:	d112      	bne.n	70000bf6 <USBD_VIDEO_Setup+0xee>
          {
            if (req->wValue == (VS_PROBE_CONTROL << 8))
70000bd0:	683b      	ldr	r3, [r7, #0]
70000bd2:	885b      	ldrh	r3, [r3, #2]
70000bd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70000bd8:	d104      	bne.n	70000be4 <USBD_VIDEO_Setup+0xdc>
            {
              pbuf = (uint8_t *)&videoProbeControl;
70000bda:	4b69      	ldr	r3, [pc, #420]	@ (70000d80 <USBD_VIDEO_Setup+0x278>)
70000bdc:	617b      	str	r3, [r7, #20]
              len = sizeof(videoProbeControl);
70000bde:	2322      	movs	r3, #34	@ 0x22
70000be0:	817b      	strh	r3, [r7, #10]
70000be2:	e008      	b.n	70000bf6 <USBD_VIDEO_Setup+0xee>
            }
            else if (req->wValue == (VS_COMMIT_CONTROL << 8))
70000be4:	683b      	ldr	r3, [r7, #0]
70000be6:	885b      	ldrh	r3, [r3, #2]
70000be8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70000bec:	d103      	bne.n	70000bf6 <USBD_VIDEO_Setup+0xee>
            {
              pbuf = (uint8_t *)&videoCommitControl;
70000bee:	4b65      	ldr	r3, [pc, #404]	@ (70000d84 <USBD_VIDEO_Setup+0x27c>)
70000bf0:	617b      	str	r3, [r7, #20]
              len = sizeof(videoCommitControl);
70000bf2:	2322      	movs	r3, #34	@ 0x22
70000bf4:	817b      	strh	r3, [r7, #10]
            }
          }

          if (pbuf != NULL)
70000bf6:	697b      	ldr	r3, [r7, #20]
70000bf8:	2b00      	cmp	r3, #0
70000bfa:	d04c      	beq.n	70000c96 <USBD_VIDEO_Setup+0x18e>
          {
            len = MIN(len, req->wLength);
70000bfc:	683b      	ldr	r3, [r7, #0]
70000bfe:	88da      	ldrh	r2, [r3, #6]
70000c00:	897b      	ldrh	r3, [r7, #10]
70000c02:	4293      	cmp	r3, r2
70000c04:	bf28      	it	cs
70000c06:	4613      	movcs	r3, r2
70000c08:	b29b      	uxth	r3, r3
70000c0a:	817b      	strh	r3, [r7, #10]
            (void)USBD_CtlSendData(pdev, pbuf, len);
70000c0c:	897b      	ldrh	r3, [r7, #10]
70000c0e:	461a      	mov	r2, r3
70000c10:	6979      	ldr	r1, [r7, #20]
70000c12:	6878      	ldr	r0, [r7, #4]
70000c14:	f007 f8ae 	bl	70007d74 <USBD_CtlSendData>
          }
          break;
70000c18:	e03d      	b.n	70000c96 <USBD_VIDEO_Setup+0x18e>

        case GET_MIN:
        case GET_MAX:
        case GET_DEF:
          if (req->wIndex == 0x0001)  /* VideoStreaming Interface */
70000c1a:	683b      	ldr	r3, [r7, #0]
70000c1c:	889b      	ldrh	r3, [r3, #4]
70000c1e:	2b01      	cmp	r3, #1
70000c20:	d108      	bne.n	70000c34 <USBD_VIDEO_Setup+0x12c>
          {
            if (req->wValue == (VS_PROBE_CONTROL << 8))
70000c22:	683b      	ldr	r3, [r7, #0]
70000c24:	885b      	ldrh	r3, [r3, #2]
70000c26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70000c2a:	d103      	bne.n	70000c34 <USBD_VIDEO_Setup+0x12c>
            {
              pbuf = (uint8_t *)&videoProbeControl;
70000c2c:	4b54      	ldr	r3, [pc, #336]	@ (70000d80 <USBD_VIDEO_Setup+0x278>)
70000c2e:	617b      	str	r3, [r7, #20]
              len = sizeof(videoProbeControl);
70000c30:	2322      	movs	r3, #34	@ 0x22
70000c32:	817b      	strh	r3, [r7, #10]
            }
          }

          if (pbuf != NULL)
70000c34:	697b      	ldr	r3, [r7, #20]
70000c36:	2b00      	cmp	r3, #0
70000c38:	d02f      	beq.n	70000c9a <USBD_VIDEO_Setup+0x192>
          {
            len = MIN(len, req->wLength);
70000c3a:	683b      	ldr	r3, [r7, #0]
70000c3c:	88da      	ldrh	r2, [r3, #6]
70000c3e:	897b      	ldrh	r3, [r7, #10]
70000c40:	4293      	cmp	r3, r2
70000c42:	bf28      	it	cs
70000c44:	4613      	movcs	r3, r2
70000c46:	b29b      	uxth	r3, r3
70000c48:	817b      	strh	r3, [r7, #10]
            (void)USBD_CtlSendData(pdev, pbuf, len);
70000c4a:	897b      	ldrh	r3, [r7, #10]
70000c4c:	461a      	mov	r2, r3
70000c4e:	6979      	ldr	r1, [r7, #20]
70000c50:	6878      	ldr	r0, [r7, #4]
70000c52:	f007 f88f 	bl	70007d74 <USBD_CtlSendData>
          }
          break;
70000c56:	e020      	b.n	70000c9a <USBD_VIDEO_Setup+0x192>

        case GET_LEN:
          len = sizeof(videoProbeControl);
70000c58:	2322      	movs	r3, #34	@ 0x22
70000c5a:	817b      	strh	r3, [r7, #10]
          pbuf = (uint8_t *)&len;
70000c5c:	f107 030a 	add.w	r3, r7, #10
70000c60:	617b      	str	r3, [r7, #20]
          (void)USBD_CtlSendData(pdev, pbuf, 2);
70000c62:	2202      	movs	r2, #2
70000c64:	6979      	ldr	r1, [r7, #20]
70000c66:	6878      	ldr	r0, [r7, #4]
70000c68:	f007 f884 	bl	70007d74 <USBD_CtlSendData>
          break;
70000c6c:	e016      	b.n	70000c9c <USBD_VIDEO_Setup+0x194>

        case GET_INFO:
          pbuf = (uint8_t *)&status_info;
70000c6e:	f107 0308 	add.w	r3, r7, #8
70000c72:	617b      	str	r3, [r7, #20]
          status_info = 0x0003;  /* GET/SET supported */
70000c74:	2303      	movs	r3, #3
70000c76:	813b      	strh	r3, [r7, #8]
          (void)USBD_CtlSendData(pdev, pbuf, 2);
70000c78:	2202      	movs	r2, #2
70000c7a:	6979      	ldr	r1, [r7, #20]
70000c7c:	6878      	ldr	r0, [r7, #4]
70000c7e:	f007 f879 	bl	70007d74 <USBD_CtlSendData>
          break;
70000c82:	e00b      	b.n	70000c9c <USBD_VIDEO_Setup+0x194>

        default:
          USBD_CtlError(pdev, req);
70000c84:	6839      	ldr	r1, [r7, #0]
70000c86:	6878      	ldr	r0, [r7, #4]
70000c88:	f006 fff7 	bl	70007c7a <USBD_CtlError>
          ret = USBD_FAIL;
70000c8c:	2303      	movs	r3, #3
70000c8e:	74fb      	strb	r3, [r7, #19]
          break;
70000c90:	e004      	b.n	70000c9c <USBD_VIDEO_Setup+0x194>
          break;
70000c92:	bf00      	nop
70000c94:	e06f      	b.n	70000d76 <USBD_VIDEO_Setup+0x26e>
          break;
70000c96:	bf00      	nop
70000c98:	e06d      	b.n	70000d76 <USBD_VIDEO_Setup+0x26e>
          break;
70000c9a:	bf00      	nop
      }
      break;
70000c9c:	e06b      	b.n	70000d76 <USBD_VIDEO_Setup+0x26e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
70000c9e:	683b      	ldr	r3, [r7, #0]
70000ca0:	785b      	ldrb	r3, [r3, #1]
70000ca2:	2b0b      	cmp	r3, #11
70000ca4:	d857      	bhi.n	70000d56 <USBD_VIDEO_Setup+0x24e>
70000ca6:	a201      	add	r2, pc, #4	@ (adr r2, 70000cac <USBD_VIDEO_Setup+0x1a4>)
70000ca8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70000cac:	70000cdd 	.word	0x70000cdd
70000cb0:	70000d65 	.word	0x70000d65
70000cb4:	70000d57 	.word	0x70000d57
70000cb8:	70000d57 	.word	0x70000d57
70000cbc:	70000d57 	.word	0x70000d57
70000cc0:	70000d57 	.word	0x70000d57
70000cc4:	70000d57 	.word	0x70000d57
70000cc8:	70000d57 	.word	0x70000d57
70000ccc:	70000d57 	.word	0x70000d57
70000cd0:	70000d57 	.word	0x70000d57
70000cd4:	70000d07 	.word	0x70000d07
70000cd8:	70000d31 	.word	0x70000d31
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
70000cdc:	687b      	ldr	r3, [r7, #4]
70000cde:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70000ce2:	b2db      	uxtb	r3, r3
70000ce4:	2b03      	cmp	r3, #3
70000ce6:	d107      	bne.n	70000cf8 <USBD_VIDEO_Setup+0x1f0>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
70000ce8:	f107 0308 	add.w	r3, r7, #8
70000cec:	2202      	movs	r2, #2
70000cee:	4619      	mov	r1, r3
70000cf0:	6878      	ldr	r0, [r7, #4]
70000cf2:	f007 f83f 	bl	70007d74 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
70000cf6:	e036      	b.n	70000d66 <USBD_VIDEO_Setup+0x25e>
            USBD_CtlError(pdev, req);
70000cf8:	6839      	ldr	r1, [r7, #0]
70000cfa:	6878      	ldr	r0, [r7, #4]
70000cfc:	f006 ffbd 	bl	70007c7a <USBD_CtlError>
            ret = USBD_FAIL;
70000d00:	2303      	movs	r3, #3
70000d02:	74fb      	strb	r3, [r7, #19]
          break;
70000d04:	e02f      	b.n	70000d66 <USBD_VIDEO_Setup+0x25e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
70000d06:	687b      	ldr	r3, [r7, #4]
70000d08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70000d0c:	b2db      	uxtb	r3, r3
70000d0e:	2b03      	cmp	r3, #3
70000d10:	d107      	bne.n	70000d22 <USBD_VIDEO_Setup+0x21a>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hVideo->streaming_state, 1U);
70000d12:	68fb      	ldr	r3, [r7, #12]
70000d14:	330f      	adds	r3, #15
70000d16:	2201      	movs	r2, #1
70000d18:	4619      	mov	r1, r3
70000d1a:	6878      	ldr	r0, [r7, #4]
70000d1c:	f007 f82a 	bl	70007d74 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
70000d20:	e021      	b.n	70000d66 <USBD_VIDEO_Setup+0x25e>
            USBD_CtlError(pdev, req);
70000d22:	6839      	ldr	r1, [r7, #0]
70000d24:	6878      	ldr	r0, [r7, #4]
70000d26:	f006 ffa8 	bl	70007c7a <USBD_CtlError>
            ret = USBD_FAIL;
70000d2a:	2303      	movs	r3, #3
70000d2c:	74fb      	strb	r3, [r7, #19]
          break;
70000d2e:	e01a      	b.n	70000d66 <USBD_VIDEO_Setup+0x25e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
70000d30:	687b      	ldr	r3, [r7, #4]
70000d32:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70000d36:	b2db      	uxtb	r3, r3
70000d38:	2b03      	cmp	r3, #3
70000d3a:	d105      	bne.n	70000d48 <USBD_VIDEO_Setup+0x240>
          {
            hVideo->streaming_state = (uint8_t)(req->wValue);
70000d3c:	683b      	ldr	r3, [r7, #0]
70000d3e:	885b      	ldrh	r3, [r3, #2]
70000d40:	b2da      	uxtb	r2, r3
70000d42:	68fb      	ldr	r3, [r7, #12]
70000d44:	73da      	strb	r2, [r3, #15]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
70000d46:	e00e      	b.n	70000d66 <USBD_VIDEO_Setup+0x25e>
            USBD_CtlError(pdev, req);
70000d48:	6839      	ldr	r1, [r7, #0]
70000d4a:	6878      	ldr	r0, [r7, #4]
70000d4c:	f006 ff95 	bl	70007c7a <USBD_CtlError>
            ret = USBD_FAIL;
70000d50:	2303      	movs	r3, #3
70000d52:	74fb      	strb	r3, [r7, #19]
          break;
70000d54:	e007      	b.n	70000d66 <USBD_VIDEO_Setup+0x25e>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
70000d56:	6839      	ldr	r1, [r7, #0]
70000d58:	6878      	ldr	r0, [r7, #4]
70000d5a:	f006 ff8e 	bl	70007c7a <USBD_CtlError>
          ret = USBD_FAIL;
70000d5e:	2303      	movs	r3, #3
70000d60:	74fb      	strb	r3, [r7, #19]
          break;
70000d62:	e000      	b.n	70000d66 <USBD_VIDEO_Setup+0x25e>
          break;
70000d64:	bf00      	nop
      }
      break;
70000d66:	e006      	b.n	70000d76 <USBD_VIDEO_Setup+0x26e>

    default:
      USBD_CtlError(pdev, req);
70000d68:	6839      	ldr	r1, [r7, #0]
70000d6a:	6878      	ldr	r0, [r7, #4]
70000d6c:	f006 ff85 	bl	70007c7a <USBD_CtlError>
      ret = USBD_FAIL;
70000d70:	2303      	movs	r3, #3
70000d72:	74fb      	strb	r3, [r7, #19]
      break;
70000d74:	bf00      	nop
  }

  return (uint8_t)ret;
70000d76:	7cfb      	ldrb	r3, [r7, #19]
}
70000d78:	4618      	mov	r0, r3
70000d7a:	3718      	adds	r7, #24
70000d7c:	46bd      	mov	sp, r7
70000d7e:	bd80      	pop	{r7, pc}
70000d80:	24000040 	.word	0x24000040
70000d84:	2404b494 	.word	0x2404b494

70000d88 <USBD_VIDEO_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_VIDEO_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
70000d88:	b580      	push	{r7, lr}
70000d8a:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
70000d8e:	af00      	add	r7, sp, #0
70000d90:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000d94:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
70000d98:	6018      	str	r0, [r3, #0]
70000d9a:	460a      	mov	r2, r1
70000d9c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000da0:	f2a3 2315 	subw	r3, r3, #533	@ 0x215
70000da4:	701a      	strb	r2, [r3, #0]
  USBD_VIDEO_HandleTypeDef *hVideo = (USBD_VIDEO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
70000da6:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000daa:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
70000dae:	681b      	ldr	r3, [r3, #0]
70000db0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000db4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000db8:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
70000dbc:	681b      	ldr	r3, [r3, #0]
70000dbe:	32b0      	adds	r2, #176	@ 0xb0
70000dc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70000dc4:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214

  if (epnum == (VIDEO_IN_EP & 0x7F))
70000dc8:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000dcc:	f2a3 2315 	subw	r3, r3, #533	@ 0x215
70000dd0:	781b      	ldrb	r3, [r3, #0]
70000dd2:	2b01      	cmp	r3, #1
70000dd4:	d176      	bne.n	70000ec4 <USBD_VIDEO_DataIn+0x13c>
  {
    /* Continue sending frame data if there's more to send */
    if (hVideo->bytes_sent < hVideo->data_length)
70000dd6:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000dda:	685a      	ldr	r2, [r3, #4]
70000ddc:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000de0:	681b      	ldr	r3, [r3, #0]
70000de2:	429a      	cmp	r2, r3
70000de4:	d25d      	bcs.n	70000ea2 <USBD_VIDEO_DataIn+0x11a>
    {
      uint32_t remaining = hVideo->data_length - hVideo->bytes_sent;
70000de6:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000dea:	681a      	ldr	r2, [r3, #0]
70000dec:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000df0:	685b      	ldr	r3, [r3, #4]
70000df2:	1ad3      	subs	r3, r2, r3
70000df4:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
      uint32_t packet_size = (remaining > (VIDEO_PACKET_SIZE - UVC_PAYLOAD_HEADER_SIZE)) ?
70000df8:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
70000dfc:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
70000e00:	bf28      	it	cs
70000e02:	f44f 73ff 	movcs.w	r3, #510	@ 0x1fe
70000e06:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c

      /* Prepare packet with header */
      uint8_t packet[VIDEO_PACKET_SIZE];

      /* Copy header */
      packet[0] = UVC_PAYLOAD_HEADER_SIZE;
70000e0a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000e0e:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70000e12:	2202      	movs	r2, #2
70000e14:	701a      	strb	r2, [r3, #0]
      packet[1] = hVideo->header[1];
70000e16:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000e1a:	7b5a      	ldrb	r2, [r3, #13]
70000e1c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000e20:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70000e24:	705a      	strb	r2, [r3, #1]

      /* Check if this is the last packet */
      if (hVideo->bytes_sent + packet_size >= hVideo->data_length)
70000e26:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000e2a:	685a      	ldr	r2, [r3, #4]
70000e2c:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
70000e30:	441a      	add	r2, r3
70000e32:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000e36:	681b      	ldr	r3, [r3, #0]
70000e38:	429a      	cmp	r2, r3
70000e3a:	d30c      	bcc.n	70000e56 <USBD_VIDEO_DataIn+0xce>
      {
        packet[1] |= UVC_HEADER_EOF;  /* Mark end of frame */
70000e3c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000e40:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70000e44:	785b      	ldrb	r3, [r3, #1]
70000e46:	f043 0302 	orr.w	r3, r3, #2
70000e4a:	b2da      	uxtb	r2, r3
70000e4c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000e50:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70000e54:	705a      	strb	r2, [r3, #1]
      }

      /* Copy data */
      memcpy(&packet[UVC_PAYLOAD_HEADER_SIZE],
             &hVideo->data_buffer[hVideo->bytes_sent],
70000e56:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000e5a:	689a      	ldr	r2, [r3, #8]
70000e5c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000e60:	685b      	ldr	r3, [r3, #4]
70000e62:	18d1      	adds	r1, r2, r3
      memcpy(&packet[UVC_PAYLOAD_HEADER_SIZE],
70000e64:	f107 030c 	add.w	r3, r7, #12
70000e68:	3302      	adds	r3, #2
70000e6a:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
70000e6e:	4618      	mov	r0, r3
70000e70:	f007 fc56 	bl	70008720 <memcpy>
             packet_size);

      /* Send packet */
      USBD_LL_Transmit(pdev, VIDEO_IN_EP, packet, packet_size + UVC_PAYLOAD_HEADER_SIZE);
70000e74:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
70000e78:	3302      	adds	r3, #2
70000e7a:	f107 020c 	add.w	r2, r7, #12
70000e7e:	f507 7106 	add.w	r1, r7, #536	@ 0x218
70000e82:	f5a1 7005 	sub.w	r0, r1, #532	@ 0x214
70000e86:	2181      	movs	r1, #129	@ 0x81
70000e88:	6800      	ldr	r0, [r0, #0]
70000e8a:	f007 fb96 	bl	700085ba <USBD_LL_Transmit>

      hVideo->bytes_sent += packet_size;
70000e8e:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000e92:	685a      	ldr	r2, [r3, #4]
70000e94:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
70000e98:	441a      	add	r2, r3
70000e9a:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000e9e:	605a      	str	r2, [r3, #4]
70000ea0:	e010      	b.n	70000ec4 <USBD_VIDEO_DataIn+0x13c>
    }
    else
    {
      /* Frame transmission complete, toggle frame ID */
      hVideo->frame_id ^= 1;
70000ea2:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000ea6:	7b9b      	ldrb	r3, [r3, #14]
70000ea8:	f083 0301 	eor.w	r3, r3, #1
70000eac:	b2da      	uxtb	r2, r3
70000eae:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000eb2:	739a      	strb	r2, [r3, #14]
      hVideo->bytes_sent = 0;
70000eb4:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000eb8:	2200      	movs	r2, #0
70000eba:	605a      	str	r2, [r3, #4]
      hVideo->data_length = 0;
70000ebc:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70000ec0:	2200      	movs	r2, #0
70000ec2:	601a      	str	r2, [r3, #0]
    }
  }

  return (uint8_t)USBD_OK;
70000ec4:	2300      	movs	r3, #0
}
70000ec6:	4618      	mov	r0, r3
70000ec8:	f507 7706 	add.w	r7, r7, #536	@ 0x218
70000ecc:	46bd      	mov	sp, r7
70000ece:	bd80      	pop	{r7, pc}

70000ed0 <USBD_VIDEO_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_VIDEO_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
70000ed0:	b480      	push	{r7}
70000ed2:	b083      	sub	sp, #12
70000ed4:	af00      	add	r7, sp, #0
70000ed6:	6078      	str	r0, [r7, #4]
70000ed8:	460b      	mov	r3, r1
70000eda:	70fb      	strb	r3, [r7, #3]
  return (uint8_t)USBD_OK;
70000edc:	2300      	movs	r3, #0
}
70000ede:	4618      	mov	r0, r3
70000ee0:	370c      	adds	r7, #12
70000ee2:	46bd      	mov	sp, r7
70000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
70000ee8:	4770      	bx	lr

70000eea <USBD_VIDEO_EP0_RxReady>:
  * @brief  USBD_VIDEO_EP0_RxReady
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_VIDEO_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
70000eea:	b580      	push	{r7, lr}
70000eec:	b084      	sub	sp, #16
70000eee:	af00      	add	r7, sp, #0
70000ef0:	6078      	str	r0, [r7, #4]
  USBD_VIDEO_HandleTypeDef *hVideo = (USBD_VIDEO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
70000ef2:	687b      	ldr	r3, [r7, #4]
70000ef4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000ef8:	687b      	ldr	r3, [r7, #4]
70000efa:	32b0      	adds	r2, #176	@ 0xb0
70000efc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70000f00:	60fb      	str	r3, [r7, #12]

  if (hVideo->streaming_state == 1U)
70000f02:	68fb      	ldr	r3, [r7, #12]
70000f04:	7bdb      	ldrb	r3, [r3, #15]
70000f06:	2b01      	cmp	r3, #1
70000f08:	d10c      	bne.n	70000f24 <USBD_VIDEO_EP0_RxReady+0x3a>
  {
    /* Streaming interface is active */
    ((USBD_VIDEO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(0, NULL, 0);
70000f0a:	687b      	ldr	r3, [r7, #4]
70000f0c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
70000f10:	687a      	ldr	r2, [r7, #4]
70000f12:	33b0      	adds	r3, #176	@ 0xb0
70000f14:	009b      	lsls	r3, r3, #2
70000f16:	4413      	add	r3, r2
70000f18:	685b      	ldr	r3, [r3, #4]
70000f1a:	689b      	ldr	r3, [r3, #8]
70000f1c:	2200      	movs	r2, #0
70000f1e:	2100      	movs	r1, #0
70000f20:	2000      	movs	r0, #0
70000f22:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
70000f24:	2300      	movs	r3, #0
}
70000f26:	4618      	mov	r0, r3
70000f28:	3710      	adds	r7, #16
70000f2a:	46bd      	mov	sp, r7
70000f2c:	bd80      	pop	{r7, pc}
	...

70000f30 <USBD_VIDEO_GetFSCfgDesc>:
  * @brief  USBD_VIDEO_GetFSCfgDesc
  * @param  length: pointer to data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_VIDEO_GetFSCfgDesc(uint16_t *length)
{
70000f30:	b480      	push	{r7}
70000f32:	b083      	sub	sp, #12
70000f34:	af00      	add	r7, sp, #0
70000f36:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_VIDEO_CfgDesc);
70000f38:	687b      	ldr	r3, [r7, #4]
70000f3a:	22a9      	movs	r2, #169	@ 0xa9
70000f3c:	801a      	strh	r2, [r3, #0]
  return USBD_VIDEO_CfgDesc;
70000f3e:	4b03      	ldr	r3, [pc, #12]	@ (70000f4c <USBD_VIDEO_GetFSCfgDesc+0x1c>)
}
70000f40:	4618      	mov	r0, r3
70000f42:	370c      	adds	r7, #12
70000f44:	46bd      	mov	sp, r7
70000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
70000f4a:	4770      	bx	lr
70000f4c:	24000064 	.word	0x24000064

70000f50 <USBD_VIDEO_GetHSCfgDesc>:
  * @brief  USBD_VIDEO_GetHSCfgDesc
  * @param  length: pointer to data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_VIDEO_GetHSCfgDesc(uint16_t *length)
{
70000f50:	b480      	push	{r7}
70000f52:	b083      	sub	sp, #12
70000f54:	af00      	add	r7, sp, #0
70000f56:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_VIDEO_CfgDesc);
70000f58:	687b      	ldr	r3, [r7, #4]
70000f5a:	22a9      	movs	r2, #169	@ 0xa9
70000f5c:	801a      	strh	r2, [r3, #0]
  return USBD_VIDEO_CfgDesc;
70000f5e:	4b03      	ldr	r3, [pc, #12]	@ (70000f6c <USBD_VIDEO_GetHSCfgDesc+0x1c>)
}
70000f60:	4618      	mov	r0, r3
70000f62:	370c      	adds	r7, #12
70000f64:	46bd      	mov	sp, r7
70000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
70000f6a:	4770      	bx	lr
70000f6c:	24000064 	.word	0x24000064

70000f70 <USBD_VIDEO_GetDeviceQualifierDesc>:
  * @brief  USBD_VIDEO_GetDeviceQualifierDesc
  * @param  length: pointer to data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_VIDEO_GetDeviceQualifierDesc(uint16_t *length)
{
70000f70:	b480      	push	{r7}
70000f72:	b083      	sub	sp, #12
70000f74:	af00      	add	r7, sp, #0
70000f76:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_VIDEO_DeviceQualifierDesc);
70000f78:	687b      	ldr	r3, [r7, #4]
70000f7a:	220a      	movs	r2, #10
70000f7c:	801a      	strh	r2, [r3, #0]
  return USBD_VIDEO_DeviceQualifierDesc;
70000f7e:	4b03      	ldr	r3, [pc, #12]	@ (70000f8c <USBD_VIDEO_GetDeviceQualifierDesc+0x1c>)
}
70000f80:	4618      	mov	r0, r3
70000f82:	370c      	adds	r7, #12
70000f84:	46bd      	mov	sp, r7
70000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
70000f8a:	4770      	bx	lr
70000f8c:	24000110 	.word	0x24000110

70000f90 <USBD_VIDEO_RegisterInterface>:
  * @param  pdev: device instance
  * @param  fops: Video Interface callback
  * @retval status
  */
uint8_t USBD_VIDEO_RegisterInterface(USBD_HandleTypeDef *pdev, USBD_VIDEO_ItfTypeDef *fops)
{
70000f90:	b480      	push	{r7}
70000f92:	b083      	sub	sp, #12
70000f94:	af00      	add	r7, sp, #0
70000f96:	6078      	str	r0, [r7, #4]
70000f98:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
70000f9a:	683b      	ldr	r3, [r7, #0]
70000f9c:	2b00      	cmp	r3, #0
70000f9e:	d101      	bne.n	70000fa4 <USBD_VIDEO_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
70000fa0:	2303      	movs	r3, #3
70000fa2:	e009      	b.n	70000fb8 <USBD_VIDEO_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
70000fa4:	687b      	ldr	r3, [r7, #4]
70000fa6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
70000faa:	687a      	ldr	r2, [r7, #4]
70000fac:	33b0      	adds	r3, #176	@ 0xb0
70000fae:	009b      	lsls	r3, r3, #2
70000fb0:	4413      	add	r3, r2
70000fb2:	683a      	ldr	r2, [r7, #0]
70000fb4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
70000fb6:	2300      	movs	r3, #0
}
70000fb8:	4618      	mov	r0, r3
70000fba:	370c      	adds	r7, #12
70000fbc:	46bd      	mov	sp, r7
70000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
70000fc2:	4770      	bx	lr

70000fc4 <USBD_VIDEO_SendFrame>:
  * @param  pbuf: pointer to frame buffer
  * @param  size: frame size
  * @retval status
  */
uint8_t USBD_VIDEO_SendFrame(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t size)
{
70000fc4:	b580      	push	{r7, lr}
70000fc6:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
70000fca:	af00      	add	r7, sp, #0
70000fcc:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000fd0:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70000fd4:	6018      	str	r0, [r3, #0]
70000fd6:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000fda:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
70000fde:	6019      	str	r1, [r3, #0]
70000fe0:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000fe4:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
70000fe8:	601a      	str	r2, [r3, #0]
  USBD_VIDEO_HandleTypeDef *hVideo = (USBD_VIDEO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
70000fea:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000fee:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70000ff2:	681b      	ldr	r3, [r3, #0]
70000ff4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000ff8:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000ffc:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70001000:	681b      	ldr	r3, [r3, #0]
70001002:	32b0      	adds	r2, #176	@ 0xb0
70001004:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70001008:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214

  if (hVideo == NULL)
7000100c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001010:	2b00      	cmp	r3, #0
70001012:	d101      	bne.n	70001018 <USBD_VIDEO_SendFrame+0x54>
  {
    return (uint8_t)USBD_FAIL;
70001014:	2303      	movs	r3, #3
70001016:	e088      	b.n	7000112a <USBD_VIDEO_SendFrame+0x166>
  }

  /* Check if streaming is active */
  if (hVideo->streaming_state != 1U)
70001018:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
7000101c:	7bdb      	ldrb	r3, [r3, #15]
7000101e:	2b01      	cmp	r3, #1
70001020:	d001      	beq.n	70001026 <USBD_VIDEO_SendFrame+0x62>
  {
    return (uint8_t)USBD_BUSY;
70001022:	2301      	movs	r3, #1
70001024:	e081      	b.n	7000112a <USBD_VIDEO_SendFrame+0x166>
  }

  /* Check if previous frame is still being transmitted */
  if (hVideo->data_length != 0)
70001026:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
7000102a:	681b      	ldr	r3, [r3, #0]
7000102c:	2b00      	cmp	r3, #0
7000102e:	d001      	beq.n	70001034 <USBD_VIDEO_SendFrame+0x70>
  {
    return (uint8_t)USBD_BUSY;
70001030:	2301      	movs	r3, #1
70001032:	e07a      	b.n	7000112a <USBD_VIDEO_SendFrame+0x166>
  }

  /* Store frame information */
  hVideo->data_buffer = pbuf;
70001034:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001038:	f507 7206 	add.w	r2, r7, #536	@ 0x218
7000103c:	f5a2 7204 	sub.w	r2, r2, #528	@ 0x210
70001040:	6812      	ldr	r2, [r2, #0]
70001042:	609a      	str	r2, [r3, #8]
  hVideo->data_length = size;
70001044:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001048:	f507 7206 	add.w	r2, r7, #536	@ 0x218
7000104c:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
70001050:	6812      	ldr	r2, [r2, #0]
70001052:	601a      	str	r2, [r3, #0]
  hVideo->bytes_sent = 0;
70001054:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001058:	2200      	movs	r2, #0
7000105a:	605a      	str	r2, [r3, #4]

  /* Prepare header */
  hVideo->header[0] = UVC_PAYLOAD_HEADER_SIZE;
7000105c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001060:	2202      	movs	r2, #2
70001062:	731a      	strb	r2, [r3, #12]
  hVideo->header[1] = UVC_HEADER_FID;
70001064:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001068:	2201      	movs	r2, #1
7000106a:	735a      	strb	r2, [r3, #13]

  if (hVideo->frame_id)
7000106c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001070:	7b9b      	ldrb	r3, [r3, #14]
70001072:	2b00      	cmp	r3, #0
70001074:	d008      	beq.n	70001088 <USBD_VIDEO_SendFrame+0xc4>
  {
    hVideo->header[1] |= UVC_HEADER_FID;
70001076:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
7000107a:	7b5b      	ldrb	r3, [r3, #13]
7000107c:	f043 0301 	orr.w	r3, r3, #1
70001080:	b2da      	uxtb	r2, r3
70001082:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001086:	735a      	strb	r2, [r3, #13]
  }

  /* Send first packet */
  uint32_t first_packet_size = (size > (VIDEO_PACKET_SIZE - UVC_PAYLOAD_HEADER_SIZE)) ?
70001088:	f507 7306 	add.w	r3, r7, #536	@ 0x218
7000108c:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
70001090:	681b      	ldr	r3, [r3, #0]
70001092:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
70001096:	bf28      	it	cs
70001098:	f44f 73ff 	movcs.w	r3, #510	@ 0x1fe
7000109c:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
                                (VIDEO_PACKET_SIZE - UVC_PAYLOAD_HEADER_SIZE) : size;

  uint8_t packet[VIDEO_PACKET_SIZE];

  /* Copy header */
  packet[0] = hVideo->header[0];
700010a0:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700010a4:	7b1a      	ldrb	r2, [r3, #12]
700010a6:	f507 7306 	add.w	r3, r7, #536	@ 0x218
700010aa:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
700010ae:	701a      	strb	r2, [r3, #0]
  packet[1] = hVideo->header[1];
700010b0:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700010b4:	7b5a      	ldrb	r2, [r3, #13]
700010b6:	f507 7306 	add.w	r3, r7, #536	@ 0x218
700010ba:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
700010be:	705a      	strb	r2, [r3, #1]

  /* Check if entire frame fits in one packet */
  if (first_packet_size >= size)
700010c0:	f507 7306 	add.w	r3, r7, #536	@ 0x218
700010c4:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
700010c8:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
700010cc:	681b      	ldr	r3, [r3, #0]
700010ce:	429a      	cmp	r2, r3
700010d0:	d30c      	bcc.n	700010ec <USBD_VIDEO_SendFrame+0x128>
  {
    packet[1] |= UVC_HEADER_EOF;  /* Mark end of frame */
700010d2:	f507 7306 	add.w	r3, r7, #536	@ 0x218
700010d6:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
700010da:	785b      	ldrb	r3, [r3, #1]
700010dc:	f043 0302 	orr.w	r3, r3, #2
700010e0:	b2da      	uxtb	r2, r3
700010e2:	f507 7306 	add.w	r3, r7, #536	@ 0x218
700010e6:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
700010ea:	705a      	strb	r2, [r3, #1]
  }

  /* Copy data */
  memcpy(&packet[UVC_PAYLOAD_HEADER_SIZE], pbuf, first_packet_size);
700010ec:	f507 7306 	add.w	r3, r7, #536	@ 0x218
700010f0:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
700010f4:	f107 0210 	add.w	r2, r7, #16
700010f8:	1c90      	adds	r0, r2, #2
700010fa:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
700010fe:	6819      	ldr	r1, [r3, #0]
70001100:	f007 fb0e 	bl	70008720 <memcpy>

  /* Transmit */
  USBD_LL_Transmit(pdev, VIDEO_IN_EP, packet, first_packet_size + UVC_PAYLOAD_HEADER_SIZE);
70001104:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
70001108:	3302      	adds	r3, #2
7000110a:	f107 0210 	add.w	r2, r7, #16
7000110e:	f507 7106 	add.w	r1, r7, #536	@ 0x218
70001112:	f5a1 7003 	sub.w	r0, r1, #524	@ 0x20c
70001116:	2181      	movs	r1, #129	@ 0x81
70001118:	6800      	ldr	r0, [r0, #0]
7000111a:	f007 fa4e 	bl	700085ba <USBD_LL_Transmit>

  hVideo->bytes_sent = first_packet_size;
7000111e:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001122:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
70001126:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
70001128:	2300      	movs	r3, #0
}
7000112a:	4618      	mov	r0, r3
7000112c:	f507 7706 	add.w	r7, r7, #536	@ 0x218
70001130:	46bd      	mov	sp, r7
70001132:	bd80      	pop	{r7, pc}

70001134 <VIDEO_Init_FS>:
/**
  * @brief  Initializes the VIDEO media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t VIDEO_Init_FS(void)
{
70001134:	b580      	push	{r7, lr}
70001136:	af00      	add	r7, sp, #0
  if (camera_initialized)
70001138:	4b18      	ldr	r3, [pc, #96]	@ (7000119c <VIDEO_Init_FS+0x68>)
7000113a:	781b      	ldrb	r3, [r3, #0]
7000113c:	2b00      	cmp	r3, #0
7000113e:	d001      	beq.n	70001144 <VIDEO_Init_FS+0x10>
  {
    return (USBD_OK);
70001140:	2300      	movs	r3, #0
70001142:	e029      	b.n	70001198 <VIDEO_Init_FS+0x64>
  }

  /* Initialize camera control structure with defaults */
  camera_control.brightness = DEFAULT_BRIGHTNESS;
70001144:	4b16      	ldr	r3, [pc, #88]	@ (700011a0 <VIDEO_Init_FS+0x6c>)
70001146:	2200      	movs	r2, #0
70001148:	801a      	strh	r2, [r3, #0]
  camera_control.contrast = DEFAULT_CONTRAST;
7000114a:	4b15      	ldr	r3, [pc, #84]	@ (700011a0 <VIDEO_Init_FS+0x6c>)
7000114c:	2264      	movs	r2, #100	@ 0x64
7000114e:	805a      	strh	r2, [r3, #2]
  camera_control.hue = DEFAULT_HUE;
70001150:	4b13      	ldr	r3, [pc, #76]	@ (700011a0 <VIDEO_Init_FS+0x6c>)
70001152:	2200      	movs	r2, #0
70001154:	809a      	strh	r2, [r3, #4]
  camera_control.saturation = DEFAULT_SATURATION;
70001156:	4b12      	ldr	r3, [pc, #72]	@ (700011a0 <VIDEO_Init_FS+0x6c>)
70001158:	2264      	movs	r2, #100	@ 0x64
7000115a:	80da      	strh	r2, [r3, #6]
  camera_control.sharpness = DEFAULT_SHARPNESS;
7000115c:	4b10      	ldr	r3, [pc, #64]	@ (700011a0 <VIDEO_Init_FS+0x6c>)
7000115e:	2264      	movs	r2, #100	@ 0x64
70001160:	811a      	strh	r2, [r3, #8]
  camera_control.gamma = DEFAULT_GAMMA;
70001162:	4b0f      	ldr	r3, [pc, #60]	@ (700011a0 <VIDEO_Init_FS+0x6c>)
70001164:	2264      	movs	r2, #100	@ 0x64
70001166:	815a      	strh	r2, [r3, #10]
  camera_control.white_balance_temp = DEFAULT_WHITE_BALANCE;
70001168:	4b0d      	ldr	r3, [pc, #52]	@ (700011a0 <VIDEO_Init_FS+0x6c>)
7000116a:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
7000116e:	819a      	strh	r2, [r3, #12]
  camera_control.white_balance_auto = 1;  /* Auto white balance ON */
70001170:	4b0b      	ldr	r3, [pc, #44]	@ (700011a0 <VIDEO_Init_FS+0x6c>)
70001172:	2201      	movs	r2, #1
70001174:	739a      	strb	r2, [r3, #14]
  camera_control.power_line_freq = 1;     /* 50Hz */
70001176:	4b0a      	ldr	r3, [pc, #40]	@ (700011a0 <VIDEO_Init_FS+0x6c>)
70001178:	2201      	movs	r2, #1
7000117a:	73da      	strb	r2, [r3, #15]
  camera_control.backlight_comp = 0;      /* OFF */
7000117c:	4b08      	ldr	r3, [pc, #32]	@ (700011a0 <VIDEO_Init_FS+0x6c>)
7000117e:	2200      	movs	r2, #0
70001180:	741a      	strb	r2, [r3, #16]
  camera_control.gain = DEFAULT_GAIN;
70001182:	4b07      	ldr	r3, [pc, #28]	@ (700011a0 <VIDEO_Init_FS+0x6c>)
70001184:	2232      	movs	r2, #50	@ 0x32
70001186:	825a      	strh	r2, [r3, #18]

  /* Initialize camera sensor */
  VIDEO_InitCameraSensor();
70001188:	f000 f8c6 	bl	70001318 <VIDEO_InitCameraSensor>

  /* Apply default settings */
  VIDEO_ApplyCameraSettings();
7000118c:	f000 f8cb 	bl	70001326 <VIDEO_ApplyCameraSettings>

  camera_initialized = 1;
70001190:	4b02      	ldr	r3, [pc, #8]	@ (7000119c <VIDEO_Init_FS+0x68>)
70001192:	2201      	movs	r2, #1
70001194:	701a      	strb	r2, [r3, #0]

  return (USBD_OK);
70001196:	2300      	movs	r3, #0
}
70001198:	4618      	mov	r0, r3
7000119a:	bd80      	pop	{r7, pc}
7000119c:	2404b4cc 	.word	0x2404b4cc
700011a0:	2404b4b8 	.word	0x2404b4b8

700011a4 <VIDEO_DeInit_FS>:
/**
  * @brief  DeInitializes the VIDEO media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t VIDEO_DeInit_FS(void)
{
700011a4:	b480      	push	{r7}
700011a6:	af00      	add	r7, sp, #0
  camera_initialized = 0;
700011a8:	4b04      	ldr	r3, [pc, #16]	@ (700011bc <VIDEO_DeInit_FS+0x18>)
700011aa:	2200      	movs	r2, #0
700011ac:	701a      	strb	r2, [r3, #0]
   * - Disable camera sensor via I2C
   * - Turn off camera power supply
   * - Release GPIO resources
   */

  return (USBD_OK);
700011ae:	2300      	movs	r3, #0
}
700011b0:	4618      	mov	r0, r3
700011b2:	46bd      	mov	sp, r7
700011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
700011b8:	4770      	bx	lr
700011ba:	bf00      	nop
700011bc:	2404b4cc 	.word	0x2404b4cc

700011c0 <VIDEO_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t VIDEO_Control_FS(uint8_t req, uint8_t *pbuf, uint16_t length)
{
700011c0:	b580      	push	{r7, lr}
700011c2:	b084      	sub	sp, #16
700011c4:	af00      	add	r7, sp, #0
700011c6:	4603      	mov	r3, r0
700011c8:	6039      	str	r1, [r7, #0]
700011ca:	71fb      	strb	r3, [r7, #7]
700011cc:	4613      	mov	r3, r2
700011ce:	80bb      	strh	r3, [r7, #4]
  int16_t value;

  switch (req)
700011d0:	79fb      	ldrb	r3, [r7, #7]
700011d2:	2b01      	cmp	r3, #1
700011d4:	d01a      	beq.n	7000120c <VIDEO_Control_FS+0x4c>
700011d6:	2b00      	cmp	r3, #0
700011d8:	dd7b      	ble.n	700012d2 <VIDEO_Control_FS+0x112>
700011da:	2b87      	cmp	r3, #135	@ 0x87
700011dc:	dc79      	bgt.n	700012d2 <VIDEO_Control_FS+0x112>
700011de:	2b81      	cmp	r3, #129	@ 0x81
700011e0:	db77      	blt.n	700012d2 <VIDEO_Control_FS+0x112>
700011e2:	3b81      	subs	r3, #129	@ 0x81
700011e4:	2b06      	cmp	r3, #6
700011e6:	d874      	bhi.n	700012d2 <VIDEO_Control_FS+0x112>
700011e8:	a201      	add	r2, pc, #4	@ (adr r2, 700011f0 <VIDEO_Control_FS+0x30>)
700011ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
700011ee:	bf00      	nop
700011f0:	70001247 	.word	0x70001247
700011f4:	7000126d 	.word	0x7000126d
700011f8:	70001283 	.word	0x70001283
700011fc:	70001299 	.word	0x70001299
70001200:	700012d3 	.word	0x700012d3
70001204:	700012c5 	.word	0x700012c5
70001208:	700012af 	.word	0x700012af
  {
    case SET_CUR:
      /* Process SET_CUR request */
      if (length >= 2)
7000120c:	88bb      	ldrh	r3, [r7, #4]
7000120e:	2b01      	cmp	r3, #1
70001210:	d961      	bls.n	700012d6 <VIDEO_Control_FS+0x116>
      {
        value = (int16_t)(pbuf[0] | (pbuf[1] << 8));
70001212:	683b      	ldr	r3, [r7, #0]
70001214:	781b      	ldrb	r3, [r3, #0]
70001216:	b21a      	sxth	r2, r3
70001218:	683b      	ldr	r3, [r7, #0]
7000121a:	3301      	adds	r3, #1
7000121c:	781b      	ldrb	r3, [r3, #0]
7000121e:	b21b      	sxth	r3, r3
70001220:	021b      	lsls	r3, r3, #8
70001222:	b21b      	sxth	r3, r3
70001224:	4313      	orrs	r3, r2
70001226:	81fb      	strh	r3, [r7, #14]
         * This is simplified - in a complete implementation you'd check the
         * actual control selector from the setup packet
         */

        /* For now, we'll handle brightness as an example */
        if (value >= MIN_BRIGHTNESS && value <= MAX_BRIGHTNESS)
70001228:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
7000122c:	f113 0f80 	cmn.w	r3, #128	@ 0x80
70001230:	db51      	blt.n	700012d6 <VIDEO_Control_FS+0x116>
70001232:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
70001236:	2b7f      	cmp	r3, #127	@ 0x7f
70001238:	dc4d      	bgt.n	700012d6 <VIDEO_Control_FS+0x116>
        {
          camera_control.brightness = value;
7000123a:	4a30      	ldr	r2, [pc, #192]	@ (700012fc <VIDEO_Control_FS+0x13c>)
7000123c:	89fb      	ldrh	r3, [r7, #14]
7000123e:	8013      	strh	r3, [r2, #0]
          VIDEO_ApplyCameraSettings();
70001240:	f000 f871 	bl	70001326 <VIDEO_ApplyCameraSettings>
        }
      }
      break;
70001244:	e047      	b.n	700012d6 <VIDEO_Control_FS+0x116>

    case GET_CUR:
      /* Process GET_CUR request - return current value */
      if (length >= 2)
70001246:	88bb      	ldrh	r3, [r7, #4]
70001248:	2b01      	cmp	r3, #1
7000124a:	d946      	bls.n	700012da <VIDEO_Control_FS+0x11a>
      {
        /* Return brightness as example */
        pbuf[0] = (uint8_t)(camera_control.brightness & 0xFF);
7000124c:	4b2b      	ldr	r3, [pc, #172]	@ (700012fc <VIDEO_Control_FS+0x13c>)
7000124e:	f9b3 3000 	ldrsh.w	r3, [r3]
70001252:	b2da      	uxtb	r2, r3
70001254:	683b      	ldr	r3, [r7, #0]
70001256:	701a      	strb	r2, [r3, #0]
        pbuf[1] = (uint8_t)((camera_control.brightness >> 8) & 0xFF);
70001258:	4b28      	ldr	r3, [pc, #160]	@ (700012fc <VIDEO_Control_FS+0x13c>)
7000125a:	f9b3 3000 	ldrsh.w	r3, [r3]
7000125e:	121b      	asrs	r3, r3, #8
70001260:	b21a      	sxth	r2, r3
70001262:	683b      	ldr	r3, [r7, #0]
70001264:	3301      	adds	r3, #1
70001266:	b2d2      	uxtb	r2, r2
70001268:	701a      	strb	r2, [r3, #0]
      }
      break;
7000126a:	e036      	b.n	700012da <VIDEO_Control_FS+0x11a>

    case GET_MIN:
      /* Process GET_MIN request - return minimum value */
      if (length >= 2)
7000126c:	88bb      	ldrh	r3, [r7, #4]
7000126e:	2b01      	cmp	r3, #1
70001270:	d935      	bls.n	700012de <VIDEO_Control_FS+0x11e>
      {
        pbuf[0] = (uint8_t)(MIN_BRIGHTNESS & 0xFF);
70001272:	683b      	ldr	r3, [r7, #0]
70001274:	2280      	movs	r2, #128	@ 0x80
70001276:	701a      	strb	r2, [r3, #0]
        pbuf[1] = (uint8_t)((MIN_BRIGHTNESS >> 8) & 0xFF);
70001278:	683b      	ldr	r3, [r7, #0]
7000127a:	3301      	adds	r3, #1
7000127c:	22ff      	movs	r2, #255	@ 0xff
7000127e:	701a      	strb	r2, [r3, #0]
      }
      break;
70001280:	e02d      	b.n	700012de <VIDEO_Control_FS+0x11e>

    case GET_MAX:
      /* Process GET_MAX request - return maximum value */
      if (length >= 2)
70001282:	88bb      	ldrh	r3, [r7, #4]
70001284:	2b01      	cmp	r3, #1
70001286:	d92c      	bls.n	700012e2 <VIDEO_Control_FS+0x122>
      {
        pbuf[0] = (uint8_t)(MAX_BRIGHTNESS & 0xFF);
70001288:	683b      	ldr	r3, [r7, #0]
7000128a:	227f      	movs	r2, #127	@ 0x7f
7000128c:	701a      	strb	r2, [r3, #0]
        pbuf[1] = (uint8_t)((MAX_BRIGHTNESS >> 8) & 0xFF);
7000128e:	683b      	ldr	r3, [r7, #0]
70001290:	3301      	adds	r3, #1
70001292:	2200      	movs	r2, #0
70001294:	701a      	strb	r2, [r3, #0]
      }
      break;
70001296:	e024      	b.n	700012e2 <VIDEO_Control_FS+0x122>

    case GET_RES:
      /* Process GET_RES request - return resolution/step */
      if (length >= 2)
70001298:	88bb      	ldrh	r3, [r7, #4]
7000129a:	2b01      	cmp	r3, #1
7000129c:	d923      	bls.n	700012e6 <VIDEO_Control_FS+0x126>
      {
        pbuf[0] = 0x01;  /* Step of 1 */
7000129e:	683b      	ldr	r3, [r7, #0]
700012a0:	2201      	movs	r2, #1
700012a2:	701a      	strb	r2, [r3, #0]
        pbuf[1] = 0x00;
700012a4:	683b      	ldr	r3, [r7, #0]
700012a6:	3301      	adds	r3, #1
700012a8:	2200      	movs	r2, #0
700012aa:	701a      	strb	r2, [r3, #0]
      }
      break;
700012ac:	e01b      	b.n	700012e6 <VIDEO_Control_FS+0x126>

    case GET_DEF:
      /* Process GET_DEF request - return default value */
      if (length >= 2)
700012ae:	88bb      	ldrh	r3, [r7, #4]
700012b0:	2b01      	cmp	r3, #1
700012b2:	d91a      	bls.n	700012ea <VIDEO_Control_FS+0x12a>
      {
        pbuf[0] = (uint8_t)(DEFAULT_BRIGHTNESS & 0xFF);
700012b4:	683b      	ldr	r3, [r7, #0]
700012b6:	2200      	movs	r2, #0
700012b8:	701a      	strb	r2, [r3, #0]
        pbuf[1] = (uint8_t)((DEFAULT_BRIGHTNESS >> 8) & 0xFF);
700012ba:	683b      	ldr	r3, [r7, #0]
700012bc:	3301      	adds	r3, #1
700012be:	2200      	movs	r2, #0
700012c0:	701a      	strb	r2, [r3, #0]
      }
      break;
700012c2:	e012      	b.n	700012ea <VIDEO_Control_FS+0x12a>

    case GET_INFO:
      /* Return capability info - GET/SET supported */
      if (length >= 1)
700012c4:	88bb      	ldrh	r3, [r7, #4]
700012c6:	2b00      	cmp	r3, #0
700012c8:	d011      	beq.n	700012ee <VIDEO_Control_FS+0x12e>
      {
        pbuf[0] = 0x03;  /* Supports GET and SET */
700012ca:	683b      	ldr	r3, [r7, #0]
700012cc:	2203      	movs	r2, #3
700012ce:	701a      	strb	r2, [r3, #0]
      }
      break;
700012d0:	e00d      	b.n	700012ee <VIDEO_Control_FS+0x12e>

    default:
      break;
700012d2:	bf00      	nop
700012d4:	e00c      	b.n	700012f0 <VIDEO_Control_FS+0x130>
      break;
700012d6:	bf00      	nop
700012d8:	e00a      	b.n	700012f0 <VIDEO_Control_FS+0x130>
      break;
700012da:	bf00      	nop
700012dc:	e008      	b.n	700012f0 <VIDEO_Control_FS+0x130>
      break;
700012de:	bf00      	nop
700012e0:	e006      	b.n	700012f0 <VIDEO_Control_FS+0x130>
      break;
700012e2:	bf00      	nop
700012e4:	e004      	b.n	700012f0 <VIDEO_Control_FS+0x130>
      break;
700012e6:	bf00      	nop
700012e8:	e002      	b.n	700012f0 <VIDEO_Control_FS+0x130>
      break;
700012ea:	bf00      	nop
700012ec:	e000      	b.n	700012f0 <VIDEO_Control_FS+0x130>
      break;
700012ee:	bf00      	nop
  }

  return (USBD_OK);
700012f0:	2300      	movs	r3, #0
}
700012f2:	4618      	mov	r0, r3
700012f4:	3710      	adds	r7, #16
700012f6:	46bd      	mov	sp, r7
700012f8:	bd80      	pop	{r7, pc}
700012fa:	bf00      	nop
700012fc:	2404b4b8 	.word	0x2404b4b8

70001300 <VIDEO_PrepareFrame_FS>:
  * @param  pbuf: Pointer to frame buffer pointer
  * @param  psize: Pointer to frame size
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t VIDEO_PrepareFrame_FS(uint8_t **pbuf, uint32_t *psize)
{
70001300:	b480      	push	{r7}
70001302:	b083      	sub	sp, #12
70001304:	af00      	add	r7, sp, #0
70001306:	6078      	str	r0, [r7, #4]
70001308:	6039      	str	r1, [r7, #0]
   * - Format conversion
   * - Timestamp addition
   * - Quality adjustment
   */

  return (USBD_OK);
7000130a:	2300      	movs	r3, #0
}
7000130c:	4618      	mov	r0, r3
7000130e:	370c      	adds	r7, #12
70001310:	46bd      	mov	sp, r7
70001312:	f85d 7b04 	ldr.w	r7, [sp], #4
70001316:	4770      	bx	lr

70001318 <VIDEO_InitCameraSensor>:
/**
  * @brief  Initialize camera sensor via I2C or configuration interface
  * @retval None
  */
static void VIDEO_InitCameraSensor(void)
{
70001318:	b580      	push	{r7, lr}
7000131a:	af00      	add	r7, sp, #0
   *
   * Example for a generic camera:
   */

  /* Delay for camera power-up */
  HAL_Delay(100);
7000131c:	2064      	movs	r0, #100	@ 0x64
7000131e:	f000 f8a7 	bl	70001470 <HAL_Delay>
   * reg_data[1] = 0x01;  // Start
   * HAL_I2C_Master_Transmit(&hi2c1, CAMERA_I2C_ADDRESS, reg_data, 2, 1000);
   */

  /* TODO: Add your camera-specific initialization here */
}
70001322:	bf00      	nop
70001324:	bd80      	pop	{r7, pc}

70001326 <VIDEO_ApplyCameraSettings>:
/**
  * @brief  Apply camera control settings to the sensor
  * @retval None
  */
static void VIDEO_ApplyCameraSettings(void)
{
70001326:	b480      	push	{r7}
70001328:	af00      	add	r7, sp, #0
  gain_reg[1] = (uint8_t)camera_control.gain;
  HAL_I2C_Master_Transmit(&hi2c1, CAMERA_I2C_ADDRESS, gain_reg, 2, 1000);
  */

  /* TODO: Add your camera-specific register writes here */
}
7000132a:	bf00      	nop
7000132c:	46bd      	mov	sp, r7
7000132e:	f85d 7b04 	ldr.w	r7, [sp], #4
70001332:	4770      	bx	lr

70001334 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
70001334:	480d      	ldr	r0, [pc, #52]	@ (7000136c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
70001336:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
70001338:	f7ff fb34 	bl	700009a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
7000133c:	480c      	ldr	r0, [pc, #48]	@ (70001370 <LoopForever+0x6>)
  ldr r1, =_edata
7000133e:	490d      	ldr	r1, [pc, #52]	@ (70001374 <LoopForever+0xa>)
  ldr r2, =_sidata
70001340:	4a0d      	ldr	r2, [pc, #52]	@ (70001378 <LoopForever+0xe>)
  movs r3, #0
70001342:	2300      	movs	r3, #0
  b LoopCopyDataInit
70001344:	e002      	b.n	7000134c <LoopCopyDataInit>

70001346 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
70001346:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
70001348:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
7000134a:	3304      	adds	r3, #4

7000134c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
7000134c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
7000134e:	428c      	cmp	r4, r1
  bcc CopyDataInit
70001350:	d3f9      	bcc.n	70001346 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
70001352:	4a0a      	ldr	r2, [pc, #40]	@ (7000137c <LoopForever+0x12>)
  ldr r4, =_ebss
70001354:	4c0a      	ldr	r4, [pc, #40]	@ (70001380 <LoopForever+0x16>)
  movs r3, #0
70001356:	2300      	movs	r3, #0
  b LoopFillZerobss
70001358:	e001      	b.n	7000135e <LoopFillZerobss>

7000135a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
7000135a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
7000135c:	3204      	adds	r2, #4

7000135e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
7000135e:	42a2      	cmp	r2, r4
  bcc FillZerobss
70001360:	d3fb      	bcc.n	7000135a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
70001362:	f007 f9b9 	bl	700086d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
70001366:	f7fe ffc3 	bl	700002f0 <main>

7000136a <LoopForever>:

LoopForever:
  b LoopForever
7000136a:	e7fe      	b.n	7000136a <LoopForever>
  ldr   r0, =_estack
7000136c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
70001370:	24000000 	.word	0x24000000
  ldr r1, =_edata
70001374:	24000188 	.word	0x24000188
  ldr r2, =_sidata
70001378:	700087c4 	.word	0x700087c4
  ldr r2, =_sbss
7000137c:	2404b188 	.word	0x2404b188
  ldr r4, =_ebss
70001380:	2404bbd8 	.word	0x2404bbd8

70001384 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
70001384:	e7fe      	b.n	70001384 <ADC1_2_IRQHandler>

70001386 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
70001386:	b580      	push	{r7, lr}
70001388:	b082      	sub	sp, #8
7000138a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
7000138c:	2300      	movs	r3, #0
7000138e:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
70001390:	2003      	movs	r0, #3
70001392:	f000 f981 	bl	70001698 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
70001396:	200f      	movs	r0, #15
70001398:	f000 f80e 	bl	700013b8 <HAL_InitTick>
7000139c:	4603      	mov	r3, r0
7000139e:	2b00      	cmp	r3, #0
700013a0:	d002      	beq.n	700013a8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
700013a2:	2301      	movs	r3, #1
700013a4:	71fb      	strb	r3, [r7, #7]
700013a6:	e001      	b.n	700013ac <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
700013a8:	f7ff fa1e 	bl	700007e8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
700013ac:	79fb      	ldrb	r3, [r7, #7]
}
700013ae:	4618      	mov	r0, r3
700013b0:	3708      	adds	r7, #8
700013b2:	46bd      	mov	sp, r7
700013b4:	bd80      	pop	{r7, pc}
	...

700013b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
700013b8:	b580      	push	{r7, lr}
700013ba:	b084      	sub	sp, #16
700013bc:	af00      	add	r7, sp, #0
700013be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
700013c0:	2300      	movs	r3, #0
700013c2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
700013c4:	4b17      	ldr	r3, [pc, #92]	@ (70001424 <HAL_InitTick+0x6c>)
700013c6:	781b      	ldrb	r3, [r3, #0]
700013c8:	2b00      	cmp	r3, #0
700013ca:	d023      	beq.n	70001414 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
700013cc:	4b16      	ldr	r3, [pc, #88]	@ (70001428 <HAL_InitTick+0x70>)
700013ce:	681a      	ldr	r2, [r3, #0]
700013d0:	4b14      	ldr	r3, [pc, #80]	@ (70001424 <HAL_InitTick+0x6c>)
700013d2:	781b      	ldrb	r3, [r3, #0]
700013d4:	4619      	mov	r1, r3
700013d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
700013da:	fbb3 f3f1 	udiv	r3, r3, r1
700013de:	fbb2 f3f3 	udiv	r3, r2, r3
700013e2:	4618      	mov	r0, r3
700013e4:	f000 f98b 	bl	700016fe <HAL_SYSTICK_Config>
700013e8:	4603      	mov	r3, r0
700013ea:	2b00      	cmp	r3, #0
700013ec:	d10f      	bne.n	7000140e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
700013ee:	687b      	ldr	r3, [r7, #4]
700013f0:	2b0f      	cmp	r3, #15
700013f2:	d809      	bhi.n	70001408 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
700013f4:	2200      	movs	r2, #0
700013f6:	6879      	ldr	r1, [r7, #4]
700013f8:	f04f 30ff 	mov.w	r0, #4294967295
700013fc:	f000 f957 	bl	700016ae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
70001400:	4a0a      	ldr	r2, [pc, #40]	@ (7000142c <HAL_InitTick+0x74>)
70001402:	687b      	ldr	r3, [r7, #4]
70001404:	6013      	str	r3, [r2, #0]
70001406:	e007      	b.n	70001418 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
70001408:	2301      	movs	r3, #1
7000140a:	73fb      	strb	r3, [r7, #15]
7000140c:	e004      	b.n	70001418 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
7000140e:	2301      	movs	r3, #1
70001410:	73fb      	strb	r3, [r7, #15]
70001412:	e001      	b.n	70001418 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
70001414:	2301      	movs	r3, #1
70001416:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
70001418:	7bfb      	ldrb	r3, [r7, #15]
}
7000141a:	4618      	mov	r0, r3
7000141c:	3710      	adds	r7, #16
7000141e:	46bd      	mov	sp, r7
70001420:	bd80      	pop	{r7, pc}
70001422:	bf00      	nop
70001424:	24000130 	.word	0x24000130
70001428:	24000004 	.word	0x24000004
7000142c:	2400012c 	.word	0x2400012c

70001430 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
70001430:	b480      	push	{r7}
70001432:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
70001434:	4b06      	ldr	r3, [pc, #24]	@ (70001450 <HAL_IncTick+0x20>)
70001436:	781b      	ldrb	r3, [r3, #0]
70001438:	461a      	mov	r2, r3
7000143a:	4b06      	ldr	r3, [pc, #24]	@ (70001454 <HAL_IncTick+0x24>)
7000143c:	681b      	ldr	r3, [r3, #0]
7000143e:	4413      	add	r3, r2
70001440:	4a04      	ldr	r2, [pc, #16]	@ (70001454 <HAL_IncTick+0x24>)
70001442:	6013      	str	r3, [r2, #0]
}
70001444:	bf00      	nop
70001446:	46bd      	mov	sp, r7
70001448:	f85d 7b04 	ldr.w	r7, [sp], #4
7000144c:	4770      	bx	lr
7000144e:	bf00      	nop
70001450:	24000130 	.word	0x24000130
70001454:	2404b4d0 	.word	0x2404b4d0

70001458 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
70001458:	b480      	push	{r7}
7000145a:	af00      	add	r7, sp, #0
  return uwTick;
7000145c:	4b03      	ldr	r3, [pc, #12]	@ (7000146c <HAL_GetTick+0x14>)
7000145e:	681b      	ldr	r3, [r3, #0]
}
70001460:	4618      	mov	r0, r3
70001462:	46bd      	mov	sp, r7
70001464:	f85d 7b04 	ldr.w	r7, [sp], #4
70001468:	4770      	bx	lr
7000146a:	bf00      	nop
7000146c:	2404b4d0 	.word	0x2404b4d0

70001470 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
70001470:	b580      	push	{r7, lr}
70001472:	b084      	sub	sp, #16
70001474:	af00      	add	r7, sp, #0
70001476:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
70001478:	f7ff ffee 	bl	70001458 <HAL_GetTick>
7000147c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
7000147e:	687b      	ldr	r3, [r7, #4]
70001480:	60fb      	str	r3, [r7, #12]

  /* Add a period to ensure minimum wait */
  if (wait < HAL_MAX_DELAY)
70001482:	68fb      	ldr	r3, [r7, #12]
70001484:	f1b3 3fff 	cmp.w	r3, #4294967295
70001488:	d005      	beq.n	70001496 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
7000148a:	4b0a      	ldr	r3, [pc, #40]	@ (700014b4 <HAL_Delay+0x44>)
7000148c:	781b      	ldrb	r3, [r3, #0]
7000148e:	461a      	mov	r2, r3
70001490:	68fb      	ldr	r3, [r7, #12]
70001492:	4413      	add	r3, r2
70001494:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
70001496:	bf00      	nop
70001498:	f7ff ffde 	bl	70001458 <HAL_GetTick>
7000149c:	4602      	mov	r2, r0
7000149e:	68bb      	ldr	r3, [r7, #8]
700014a0:	1ad3      	subs	r3, r2, r3
700014a2:	68fa      	ldr	r2, [r7, #12]
700014a4:	429a      	cmp	r2, r3
700014a6:	d8f7      	bhi.n	70001498 <HAL_Delay+0x28>
  {
  }
}
700014a8:	bf00      	nop
700014aa:	bf00      	nop
700014ac:	3710      	adds	r7, #16
700014ae:	46bd      	mov	sp, r7
700014b0:	bd80      	pop	{r7, pc}
700014b2:	bf00      	nop
700014b4:	24000130 	.word	0x24000130

700014b8 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
700014b8:	b480      	push	{r7}
700014ba:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
700014bc:	4b05      	ldr	r3, [pc, #20]	@ (700014d4 <HAL_SuspendTick+0x1c>)
700014be:	681b      	ldr	r3, [r3, #0]
700014c0:	4a04      	ldr	r2, [pc, #16]	@ (700014d4 <HAL_SuspendTick+0x1c>)
700014c2:	f023 0302 	bic.w	r3, r3, #2
700014c6:	6013      	str	r3, [r2, #0]
}
700014c8:	bf00      	nop
700014ca:	46bd      	mov	sp, r7
700014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
700014d0:	4770      	bx	lr
700014d2:	bf00      	nop
700014d4:	e000e010 	.word	0xe000e010

700014d8 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
700014d8:	b480      	push	{r7}
700014da:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
700014dc:	4b05      	ldr	r3, [pc, #20]	@ (700014f4 <HAL_ResumeTick+0x1c>)
700014de:	681b      	ldr	r3, [r3, #0]
700014e0:	4a04      	ldr	r2, [pc, #16]	@ (700014f4 <HAL_ResumeTick+0x1c>)
700014e2:	f043 0302 	orr.w	r3, r3, #2
700014e6:	6013      	str	r3, [r2, #0]
}
700014e8:	bf00      	nop
700014ea:	46bd      	mov	sp, r7
700014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
700014f0:	4770      	bx	lr
700014f2:	bf00      	nop
700014f4:	e000e010 	.word	0xe000e010

700014f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
700014f8:	b480      	push	{r7}
700014fa:	b085      	sub	sp, #20
700014fc:	af00      	add	r7, sp, #0
700014fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
70001500:	687b      	ldr	r3, [r7, #4]
70001502:	f003 0307 	and.w	r3, r3, #7
70001506:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
70001508:	4b0b      	ldr	r3, [pc, #44]	@ (70001538 <__NVIC_SetPriorityGrouping+0x40>)
7000150a:	68db      	ldr	r3, [r3, #12]
7000150c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
7000150e:	68ba      	ldr	r2, [r7, #8]
70001510:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
70001514:	4013      	ands	r3, r2
70001516:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
70001518:	68fb      	ldr	r3, [r7, #12]
7000151a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
7000151c:	68bb      	ldr	r3, [r7, #8]
7000151e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
70001520:	4b06      	ldr	r3, [pc, #24]	@ (7000153c <__NVIC_SetPriorityGrouping+0x44>)
70001522:	4313      	orrs	r3, r2
70001524:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
70001526:	4a04      	ldr	r2, [pc, #16]	@ (70001538 <__NVIC_SetPriorityGrouping+0x40>)
70001528:	68bb      	ldr	r3, [r7, #8]
7000152a:	60d3      	str	r3, [r2, #12]
}
7000152c:	bf00      	nop
7000152e:	3714      	adds	r7, #20
70001530:	46bd      	mov	sp, r7
70001532:	f85d 7b04 	ldr.w	r7, [sp], #4
70001536:	4770      	bx	lr
70001538:	e000ed00 	.word	0xe000ed00
7000153c:	05fa0000 	.word	0x05fa0000

70001540 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
70001540:	b480      	push	{r7}
70001542:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
70001544:	4b04      	ldr	r3, [pc, #16]	@ (70001558 <__NVIC_GetPriorityGrouping+0x18>)
70001546:	68db      	ldr	r3, [r3, #12]
70001548:	0a1b      	lsrs	r3, r3, #8
7000154a:	f003 0307 	and.w	r3, r3, #7
}
7000154e:	4618      	mov	r0, r3
70001550:	46bd      	mov	sp, r7
70001552:	f85d 7b04 	ldr.w	r7, [sp], #4
70001556:	4770      	bx	lr
70001558:	e000ed00 	.word	0xe000ed00

7000155c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
7000155c:	b480      	push	{r7}
7000155e:	b083      	sub	sp, #12
70001560:	af00      	add	r7, sp, #0
70001562:	4603      	mov	r3, r0
70001564:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
70001566:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
7000156a:	2b00      	cmp	r3, #0
7000156c:	db0b      	blt.n	70001586 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
7000156e:	88fb      	ldrh	r3, [r7, #6]
70001570:	f003 021f 	and.w	r2, r3, #31
70001574:	4907      	ldr	r1, [pc, #28]	@ (70001594 <__NVIC_EnableIRQ+0x38>)
70001576:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
7000157a:	095b      	lsrs	r3, r3, #5
7000157c:	2001      	movs	r0, #1
7000157e:	fa00 f202 	lsl.w	r2, r0, r2
70001582:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
70001586:	bf00      	nop
70001588:	370c      	adds	r7, #12
7000158a:	46bd      	mov	sp, r7
7000158c:	f85d 7b04 	ldr.w	r7, [sp], #4
70001590:	4770      	bx	lr
70001592:	bf00      	nop
70001594:	e000e100 	.word	0xe000e100

70001598 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
70001598:	b480      	push	{r7}
7000159a:	b083      	sub	sp, #12
7000159c:	af00      	add	r7, sp, #0
7000159e:	4603      	mov	r3, r0
700015a0:	6039      	str	r1, [r7, #0]
700015a2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
700015a4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
700015a8:	2b00      	cmp	r3, #0
700015aa:	db0a      	blt.n	700015c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
700015ac:	683b      	ldr	r3, [r7, #0]
700015ae:	b2da      	uxtb	r2, r3
700015b0:	490c      	ldr	r1, [pc, #48]	@ (700015e4 <__NVIC_SetPriority+0x4c>)
700015b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
700015b6:	0112      	lsls	r2, r2, #4
700015b8:	b2d2      	uxtb	r2, r2
700015ba:	440b      	add	r3, r1
700015bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
700015c0:	e00a      	b.n	700015d8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
700015c2:	683b      	ldr	r3, [r7, #0]
700015c4:	b2da      	uxtb	r2, r3
700015c6:	4908      	ldr	r1, [pc, #32]	@ (700015e8 <__NVIC_SetPriority+0x50>)
700015c8:	88fb      	ldrh	r3, [r7, #6]
700015ca:	f003 030f 	and.w	r3, r3, #15
700015ce:	3b04      	subs	r3, #4
700015d0:	0112      	lsls	r2, r2, #4
700015d2:	b2d2      	uxtb	r2, r2
700015d4:	440b      	add	r3, r1
700015d6:	761a      	strb	r2, [r3, #24]
}
700015d8:	bf00      	nop
700015da:	370c      	adds	r7, #12
700015dc:	46bd      	mov	sp, r7
700015de:	f85d 7b04 	ldr.w	r7, [sp], #4
700015e2:	4770      	bx	lr
700015e4:	e000e100 	.word	0xe000e100
700015e8:	e000ed00 	.word	0xe000ed00

700015ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
700015ec:	b480      	push	{r7}
700015ee:	b089      	sub	sp, #36	@ 0x24
700015f0:	af00      	add	r7, sp, #0
700015f2:	60f8      	str	r0, [r7, #12]
700015f4:	60b9      	str	r1, [r7, #8]
700015f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
700015f8:	68fb      	ldr	r3, [r7, #12]
700015fa:	f003 0307 	and.w	r3, r3, #7
700015fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
70001600:	69fb      	ldr	r3, [r7, #28]
70001602:	f1c3 0307 	rsb	r3, r3, #7
70001606:	2b04      	cmp	r3, #4
70001608:	bf28      	it	cs
7000160a:	2304      	movcs	r3, #4
7000160c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
7000160e:	69fb      	ldr	r3, [r7, #28]
70001610:	3304      	adds	r3, #4
70001612:	2b06      	cmp	r3, #6
70001614:	d902      	bls.n	7000161c <NVIC_EncodePriority+0x30>
70001616:	69fb      	ldr	r3, [r7, #28]
70001618:	3b03      	subs	r3, #3
7000161a:	e000      	b.n	7000161e <NVIC_EncodePriority+0x32>
7000161c:	2300      	movs	r3, #0
7000161e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
70001620:	f04f 32ff 	mov.w	r2, #4294967295
70001624:	69bb      	ldr	r3, [r7, #24]
70001626:	fa02 f303 	lsl.w	r3, r2, r3
7000162a:	43da      	mvns	r2, r3
7000162c:	68bb      	ldr	r3, [r7, #8]
7000162e:	401a      	ands	r2, r3
70001630:	697b      	ldr	r3, [r7, #20]
70001632:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
70001634:	f04f 31ff 	mov.w	r1, #4294967295
70001638:	697b      	ldr	r3, [r7, #20]
7000163a:	fa01 f303 	lsl.w	r3, r1, r3
7000163e:	43d9      	mvns	r1, r3
70001640:	687b      	ldr	r3, [r7, #4]
70001642:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
70001644:	4313      	orrs	r3, r2
         );
}
70001646:	4618      	mov	r0, r3
70001648:	3724      	adds	r7, #36	@ 0x24
7000164a:	46bd      	mov	sp, r7
7000164c:	f85d 7b04 	ldr.w	r7, [sp], #4
70001650:	4770      	bx	lr
	...

70001654 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
70001654:	b580      	push	{r7, lr}
70001656:	b082      	sub	sp, #8
70001658:	af00      	add	r7, sp, #0
7000165a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
7000165c:	687b      	ldr	r3, [r7, #4]
7000165e:	3b01      	subs	r3, #1
70001660:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
70001664:	d301      	bcc.n	7000166a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
70001666:	2301      	movs	r3, #1
70001668:	e00f      	b.n	7000168a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
7000166a:	4a0a      	ldr	r2, [pc, #40]	@ (70001694 <SysTick_Config+0x40>)
7000166c:	687b      	ldr	r3, [r7, #4]
7000166e:	3b01      	subs	r3, #1
70001670:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
70001672:	210f      	movs	r1, #15
70001674:	f04f 30ff 	mov.w	r0, #4294967295
70001678:	f7ff ff8e 	bl	70001598 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
7000167c:	4b05      	ldr	r3, [pc, #20]	@ (70001694 <SysTick_Config+0x40>)
7000167e:	2200      	movs	r2, #0
70001680:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
70001682:	4b04      	ldr	r3, [pc, #16]	@ (70001694 <SysTick_Config+0x40>)
70001684:	2207      	movs	r2, #7
70001686:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
70001688:	2300      	movs	r3, #0
}
7000168a:	4618      	mov	r0, r3
7000168c:	3708      	adds	r7, #8
7000168e:	46bd      	mov	sp, r7
70001690:	bd80      	pop	{r7, pc}
70001692:	bf00      	nop
70001694:	e000e010 	.word	0xe000e010

70001698 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
70001698:	b580      	push	{r7, lr}
7000169a:	b082      	sub	sp, #8
7000169c:	af00      	add	r7, sp, #0
7000169e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
700016a0:	6878      	ldr	r0, [r7, #4]
700016a2:	f7ff ff29 	bl	700014f8 <__NVIC_SetPriorityGrouping>
}
700016a6:	bf00      	nop
700016a8:	3708      	adds	r7, #8
700016aa:	46bd      	mov	sp, r7
700016ac:	bd80      	pop	{r7, pc}

700016ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
700016ae:	b580      	push	{r7, lr}
700016b0:	b086      	sub	sp, #24
700016b2:	af00      	add	r7, sp, #0
700016b4:	4603      	mov	r3, r0
700016b6:	60b9      	str	r1, [r7, #8]
700016b8:	607a      	str	r2, [r7, #4]
700016ba:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_PRIO_INTERRUPT(IRQn));
  prioritygroup = NVIC_GetPriorityGrouping();
700016bc:	f7ff ff40 	bl	70001540 <__NVIC_GetPriorityGrouping>
700016c0:	6178      	str	r0, [r7, #20]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
700016c2:	687a      	ldr	r2, [r7, #4]
700016c4:	68b9      	ldr	r1, [r7, #8]
700016c6:	6978      	ldr	r0, [r7, #20]
700016c8:	f7ff ff90 	bl	700015ec <NVIC_EncodePriority>
700016cc:	4602      	mov	r2, r0
700016ce:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
700016d2:	4611      	mov	r1, r2
700016d4:	4618      	mov	r0, r3
700016d6:	f7ff ff5f 	bl	70001598 <__NVIC_SetPriority>
}
700016da:	bf00      	nop
700016dc:	3718      	adds	r7, #24
700016de:	46bd      	mov	sp, r7
700016e0:	bd80      	pop	{r7, pc}

700016e2 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *         to the appropriate CMSIS device file (stm32h7rsxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
700016e2:	b580      	push	{r7, lr}
700016e4:	b082      	sub	sp, #8
700016e6:	af00      	add	r7, sp, #0
700016e8:	4603      	mov	r3, r0
700016ea:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
700016ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
700016f0:	4618      	mov	r0, r3
700016f2:	f7ff ff33 	bl	7000155c <__NVIC_EnableIRQ>
}
700016f6:	bf00      	nop
700016f8:	3708      	adds	r7, #8
700016fa:	46bd      	mov	sp, r7
700016fc:	bd80      	pop	{r7, pc}

700016fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
700016fe:	b580      	push	{r7, lr}
70001700:	b082      	sub	sp, #8
70001702:	af00      	add	r7, sp, #0
70001704:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
70001706:	6878      	ldr	r0, [r7, #4]
70001708:	f7ff ffa4 	bl	70001654 <SysTick_Config>
7000170c:	4603      	mov	r3, r0
}
7000170e:	4618      	mov	r0, r3
70001710:	3708      	adds	r7, #8
70001712:	46bd      	mov	sp, r7
70001714:	bd80      	pop	{r7, pc}
	...

70001718 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
70001718:	b480      	push	{r7}
7000171a:	b083      	sub	sp, #12
7000171c:	af00      	add	r7, sp, #0
7000171e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("dmb 0xF":::"memory");
70001720:	f3bf 8f5f 	dmb	sy
}
70001724:	bf00      	nop
  /* Force any outstanding transfers to complete before enabling MPU */
  __DMB();

  /* Enable the MPU */
  MPU->CTRL = (MPU_Control | MPU_CTRL_ENABLE_Msk);
70001726:	4a0b      	ldr	r2, [pc, #44]	@ (70001754 <HAL_MPU_Enable+0x3c>)
70001728:	687b      	ldr	r3, [r7, #4]
7000172a:	f043 0301 	orr.w	r3, r3, #1
7000172e:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
70001730:	4b09      	ldr	r3, [pc, #36]	@ (70001758 <HAL_MPU_Enable+0x40>)
70001732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70001734:	4a08      	ldr	r2, [pc, #32]	@ (70001758 <HAL_MPU_Enable+0x40>)
70001736:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
7000173a:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
7000173c:	f3bf 8f4f 	dsb	sy
}
70001740:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
70001742:	f3bf 8f6f 	isb	sy
}
70001746:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
70001748:	bf00      	nop
7000174a:	370c      	adds	r7, #12
7000174c:	46bd      	mov	sp, r7
7000174e:	f85d 7b04 	ldr.w	r7, [sp], #4
70001752:	4770      	bx	lr
70001754:	e000ed90 	.word	0xe000ed90
70001758:	e000ed00 	.word	0xe000ed00

7000175c <HAL_MPU_Disable>:
/**
  * @brief  Disable the MPU.
  * @retval None
  */
void HAL_MPU_Disable(void)
{
7000175c:	b480      	push	{r7}
7000175e:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
70001760:	f3bf 8f5f 	dmb	sy
}
70001764:	bf00      	nop
  /* Force any outstanding transfers to complete before disabling MPU */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
70001766:	4b0a      	ldr	r3, [pc, #40]	@ (70001790 <HAL_MPU_Disable+0x34>)
70001768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
7000176a:	4a09      	ldr	r2, [pc, #36]	@ (70001790 <HAL_MPU_Disable+0x34>)
7000176c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
70001770:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register */
  MPU->CTRL = 0U;
70001772:	4b08      	ldr	r3, [pc, #32]	@ (70001794 <HAL_MPU_Disable+0x38>)
70001774:	2200      	movs	r2, #0
70001776:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
70001778:	f3bf 8f4f 	dsb	sy
}
7000177c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000177e:	f3bf 8f6f 	isb	sy
}
70001782:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
70001784:	bf00      	nop
70001786:	46bd      	mov	sp, r7
70001788:	f85d 7b04 	ldr.w	r7, [sp], #4
7000178c:	4770      	bx	lr
7000178e:	bf00      	nop
70001790:	e000ed00 	.word	0xe000ed00
70001794:	e000ed90 	.word	0xe000ed90

70001798 <HAL_MPU_ConfigRegion>:
  *                  the initialization and configuration information.
  * @note   The region base address must be aligned to the size of the region.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *pMPU_RegionInit)
{
70001798:	b480      	push	{r7}
7000179a:	b083      	sub	sp, #12
7000179c:	af00      	add	r7, sp, #0
7000179e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(pMPU_RegionInit->Number));
  assert_param(IS_MPU_REGION_ENABLE(pMPU_RegionInit->Enable));

  /* Set the Region number */
  MPU->RNR = pMPU_RegionInit->Number;
700017a0:	687b      	ldr	r3, [r7, #4]
700017a2:	785a      	ldrb	r2, [r3, #1]
700017a4:	4b1e      	ldr	r3, [pc, #120]	@ (70001820 <HAL_MPU_ConfigRegion+0x88>)
700017a6:	609a      	str	r2, [r3, #8]
  assert_param(IS_MPU_SUB_REGION_DISABLE(pMPU_RegionInit->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(pMPU_RegionInit->Size));
  assert_param(IS_MPU_ADDRESS_MULTIPLE_SIZE(pMPU_RegionInit->BaseAddress, pMPU_RegionInit->Size));

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
700017a8:	4b1d      	ldr	r3, [pc, #116]	@ (70001820 <HAL_MPU_ConfigRegion+0x88>)
700017aa:	691b      	ldr	r3, [r3, #16]
700017ac:	4a1c      	ldr	r2, [pc, #112]	@ (70001820 <HAL_MPU_ConfigRegion+0x88>)
700017ae:	f023 0301 	bic.w	r3, r3, #1
700017b2:	6113      	str	r3, [r2, #16]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
700017b4:	4b1a      	ldr	r3, [pc, #104]	@ (70001820 <HAL_MPU_ConfigRegion+0x88>)
700017b6:	691b      	ldr	r3, [r3, #16]
700017b8:	4a19      	ldr	r2, [pc, #100]	@ (70001820 <HAL_MPU_ConfigRegion+0x88>)
700017ba:	f023 0301 	bic.w	r3, r3, #1
700017be:	6113      	str	r3, [r2, #16]
  MPU->RBAR = pMPU_RegionInit->BaseAddress;
700017c0:	4a17      	ldr	r2, [pc, #92]	@ (70001820 <HAL_MPU_ConfigRegion+0x88>)
700017c2:	687b      	ldr	r3, [r7, #4]
700017c4:	685b      	ldr	r3, [r3, #4]
700017c6:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
700017c8:	687b      	ldr	r3, [r7, #4]
700017ca:	7b1b      	ldrb	r3, [r3, #12]
700017cc:	071a      	lsls	r2, r3, #28
              ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RASR_AP_Pos)   |
700017ce:	687b      	ldr	r3, [r7, #4]
700017d0:	7adb      	ldrb	r3, [r3, #11]
700017d2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
700017d4:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->TypeExtField     << MPU_RASR_TEX_Pos)  |
700017d6:	687b      	ldr	r3, [r7, #4]
700017d8:	7a9b      	ldrb	r3, [r3, #10]
700017da:	04db      	lsls	r3, r3, #19
              ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RASR_AP_Pos)   |
700017dc:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RASR_S_Pos)    |
700017de:	687b      	ldr	r3, [r7, #4]
700017e0:	7b5b      	ldrb	r3, [r3, #13]
700017e2:	049b      	lsls	r3, r3, #18
              ((uint32_t)pMPU_RegionInit->TypeExtField     << MPU_RASR_TEX_Pos)  |
700017e4:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsCacheable      << MPU_RASR_C_Pos)    |
700017e6:	687b      	ldr	r3, [r7, #4]
700017e8:	7b9b      	ldrb	r3, [r3, #14]
700017ea:	045b      	lsls	r3, r3, #17
              ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RASR_S_Pos)    |
700017ec:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsBufferable     << MPU_RASR_B_Pos)    |
700017ee:	687b      	ldr	r3, [r7, #4]
700017f0:	7bdb      	ldrb	r3, [r3, #15]
700017f2:	041b      	lsls	r3, r3, #16
              ((uint32_t)pMPU_RegionInit->IsCacheable      << MPU_RASR_C_Pos)    |
700017f4:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->SubRegionDisable << MPU_RASR_SRD_Pos)  |
700017f6:	687b      	ldr	r3, [r7, #4]
700017f8:	7a5b      	ldrb	r3, [r3, #9]
700017fa:	021b      	lsls	r3, r3, #8
              ((uint32_t)pMPU_RegionInit->IsBufferable     << MPU_RASR_B_Pos)    |
700017fc:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->Size             << MPU_RASR_SIZE_Pos) |
700017fe:	687b      	ldr	r3, [r7, #4]
70001800:	7a1b      	ldrb	r3, [r3, #8]
70001802:	005b      	lsls	r3, r3, #1
              ((uint32_t)pMPU_RegionInit->SubRegionDisable << MPU_RASR_SRD_Pos)  |
70001804:	4313      	orrs	r3, r2
              ((uint32_t)pMPU_RegionInit->Enable           << MPU_RASR_ENABLE_Pos);
70001806:	687a      	ldr	r2, [r7, #4]
70001808:	7812      	ldrb	r2, [r2, #0]
7000180a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
7000180c:	4a04      	ldr	r2, [pc, #16]	@ (70001820 <HAL_MPU_ConfigRegion+0x88>)
              ((uint32_t)pMPU_RegionInit->Size             << MPU_RASR_SIZE_Pos) |
7000180e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
70001810:	6113      	str	r3, [r2, #16]
}
70001812:	bf00      	nop
70001814:	370c      	adds	r7, #12
70001816:	46bd      	mov	sp, r7
70001818:	f85d 7b04 	ldr.w	r7, [sp], #4
7000181c:	4770      	bx	lr
7000181e:	bf00      	nop
70001820:	e000ed90 	.word	0xe000ed90

70001824 <HAL_DCMIPP_Init>:
  * @brief  Initialize the selected HAL DCMIPP handle and associate a DCMIPP peripheral instance.
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_Init(DCMIPP_HandleTypeDef *hdcmipp)
{
70001824:	b580      	push	{r7, lr}
70001826:	b084      	sub	sp, #16
70001828:	af00      	add	r7, sp, #0
7000182a:	6078      	str	r0, [r7, #4]
  uint32_t pipe_index;

  /* Check pointer validity */
  if (hdcmipp == NULL)
7000182c:	687b      	ldr	r3, [r7, #4]
7000182e:	2b00      	cmp	r3, #0
70001830:	d101      	bne.n	70001836 <HAL_DCMIPP_Init+0x12>
  {
    return HAL_ERROR;
70001832:	2301      	movs	r3, #1
70001834:	e020      	b.n	70001878 <HAL_DCMIPP_Init+0x54>
  }

  /* Check function parameters */
  assert_param(IS_DCMIPP_ALL_INSTANCE(hdcmipp->Instance));

  if (hdcmipp->State == HAL_DCMIPP_STATE_RESET)
70001836:	687b      	ldr	r3, [r7, #4]
70001838:	791b      	ldrb	r3, [r3, #4]
7000183a:	b2db      	uxtb	r3, r3
7000183c:	2b00      	cmp	r3, #0
7000183e:	d102      	bne.n	70001846 <HAL_DCMIPP_Init+0x22>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmipp->MspInitCallback(hdcmipp);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMIPP_MspInit(hdcmipp);
70001840:	6878      	ldr	r0, [r7, #4]
70001842:	f7fe ffe7 	bl	70000814 <HAL_DCMIPP_MspInit>
#endif /* (USE_HAL_DCMIPP_REGISTER_CALLBACKS) */
  }

  /* Change the DCMIPP state */
  hdcmipp->State = HAL_DCMIPP_STATE_BUSY;
70001846:	687b      	ldr	r3, [r7, #4]
70001848:	2203      	movs	r2, #3
7000184a:	711a      	strb	r2, [r3, #4]

  /* Reset DCMIPP Pipe state */
  for (pipe_index = 0U; pipe_index < DCMIPP_NUM_OF_PIPES; pipe_index++)
7000184c:	2300      	movs	r3, #0
7000184e:	60fb      	str	r3, [r7, #12]
70001850:	e008      	b.n	70001864 <HAL_DCMIPP_Init+0x40>
  {
    hdcmipp->PipeState[pipe_index] = HAL_DCMIPP_PIPE_STATE_RESET;
70001852:	687a      	ldr	r2, [r7, #4]
70001854:	68fb      	ldr	r3, [r7, #12]
70001856:	4413      	add	r3, r2
70001858:	3305      	adds	r3, #5
7000185a:	2200      	movs	r2, #0
7000185c:	701a      	strb	r2, [r3, #0]
  for (pipe_index = 0U; pipe_index < DCMIPP_NUM_OF_PIPES; pipe_index++)
7000185e:	68fb      	ldr	r3, [r7, #12]
70001860:	3301      	adds	r3, #1
70001862:	60fb      	str	r3, [r7, #12]
70001864:	68fb      	ldr	r3, [r7, #12]
70001866:	2b00      	cmp	r3, #0
70001868:	d0f3      	beq.n	70001852 <HAL_DCMIPP_Init+0x2e>
  }

  /* Update error code */
  hdcmipp->ErrorCode = HAL_DCMIPP_ERROR_NONE;
7000186a:	687b      	ldr	r3, [r7, #4]
7000186c:	2200      	movs	r2, #0
7000186e:	609a      	str	r2, [r3, #8]

  /* Update the DCMIPP state*/
  hdcmipp->State = HAL_DCMIPP_STATE_INIT;
70001870:	687b      	ldr	r3, [r7, #4]
70001872:	2201      	movs	r2, #1
70001874:	711a      	strb	r2, [r3, #4]

  return HAL_OK;
70001876:	2300      	movs	r3, #0
}
70001878:	4618      	mov	r0, r3
7000187a:	3710      	adds	r7, #16
7000187c:	46bd      	mov	sp, r7
7000187e:	bd80      	pop	{r7, pc}

70001880 <HAL_DCMIPP_PARALLEL_SetConfig>:
  *                         the parallel Interface configuration information for DCMIPP.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_PARALLEL_SetConfig(DCMIPP_HandleTypeDef *hdcmipp,
                                                const DCMIPP_ParallelConfTypeDef *pParallelConfig)
{
70001880:	b480      	push	{r7}
70001882:	b085      	sub	sp, #20
70001884:	af00      	add	r7, sp, #0
70001886:	6078      	str	r0, [r7, #4]
70001888:	6039      	str	r1, [r7, #0]
  uint32_t prcr_reg;
  uint32_t prescr_reg;

  /* Check parameters */
  if ((hdcmipp == NULL) || (pParallelConfig == NULL))
7000188a:	687b      	ldr	r3, [r7, #4]
7000188c:	2b00      	cmp	r3, #0
7000188e:	d002      	beq.n	70001896 <HAL_DCMIPP_PARALLEL_SetConfig+0x16>
70001890:	683b      	ldr	r3, [r7, #0]
70001892:	2b00      	cmp	r3, #0
70001894:	d101      	bne.n	7000189a <HAL_DCMIPP_PARALLEL_SetConfig+0x1a>
  {
    return HAL_ERROR;
70001896:	2301      	movs	r3, #1
70001898:	e059      	b.n	7000194e <HAL_DCMIPP_PARALLEL_SetConfig+0xce>
  assert_param(IS_DCMIPP_SYNC_MODE(pParallelConfig->SynchroMode));
  assert_param(IS_DCMIPP_SWAP_BITS(pParallelConfig->SwapBits));
  assert_param(IS_DCMIPP_SWAP_CYCLES(pParallelConfig->SwapCycles));

  /* Check DCMIPP state */
  if (hdcmipp->State != HAL_DCMIPP_STATE_INIT)
7000189a:	687b      	ldr	r3, [r7, #4]
7000189c:	791b      	ldrb	r3, [r3, #4]
7000189e:	b2db      	uxtb	r3, r3
700018a0:	2b01      	cmp	r3, #1
700018a2:	d001      	beq.n	700018a8 <HAL_DCMIPP_PARALLEL_SetConfig+0x28>
  {
    return HAL_ERROR;
700018a4:	2301      	movs	r3, #1
700018a6:	e052      	b.n	7000194e <HAL_DCMIPP_PARALLEL_SetConfig+0xce>
  }
  else
  {
    /* Configures the Format, VS, HS, PCK polarity, ExtendedDataMode, SynchronisationMode, Swap Cycles and bits */
    prcr_reg  = ((pParallelConfig->Format)           | \
700018a8:	683b      	ldr	r3, [r7, #0]
700018aa:	681a      	ldr	r2, [r3, #0]
                 (pParallelConfig->VSPolarity)       | \
700018ac:	683b      	ldr	r3, [r7, #0]
700018ae:	685b      	ldr	r3, [r3, #4]
    prcr_reg  = ((pParallelConfig->Format)           | \
700018b0:	431a      	orrs	r2, r3
                 (pParallelConfig->HSPolarity)       | \
700018b2:	683b      	ldr	r3, [r7, #0]
700018b4:	689b      	ldr	r3, [r3, #8]
                 (pParallelConfig->VSPolarity)       | \
700018b6:	431a      	orrs	r2, r3
                 (pParallelConfig->PCKPolarity)      | \
700018b8:	683b      	ldr	r3, [r7, #0]
700018ba:	68db      	ldr	r3, [r3, #12]
                 (pParallelConfig->HSPolarity)       | \
700018bc:	431a      	orrs	r2, r3
                 (pParallelConfig->ExtendedDataMode) | \
700018be:	683b      	ldr	r3, [r7, #0]
700018c0:	691b      	ldr	r3, [r3, #16]
                 (pParallelConfig->PCKPolarity)      | \
700018c2:	431a      	orrs	r2, r3
                 (pParallelConfig->SynchroMode)      | \
700018c4:	683b      	ldr	r3, [r7, #0]
700018c6:	695b      	ldr	r3, [r3, #20]
                 (pParallelConfig->ExtendedDataMode) | \
700018c8:	431a      	orrs	r2, r3
                 (pParallelConfig->SwapCycles)       | \
700018ca:	683b      	ldr	r3, [r7, #0]
700018cc:	6a1b      	ldr	r3, [r3, #32]
                 (pParallelConfig->SynchroMode)      | \
700018ce:	431a      	orrs	r2, r3
                 (pParallelConfig->SwapBits));
700018d0:	683b      	ldr	r3, [r7, #0]
700018d2:	69db      	ldr	r3, [r3, #28]
    prcr_reg  = ((pParallelConfig->Format)           | \
700018d4:	4313      	orrs	r3, r2
700018d6:	60fb      	str	r3, [r7, #12]

    WRITE_REG(hdcmipp->Instance->PRCR, prcr_reg);
700018d8:	687b      	ldr	r3, [r7, #4]
700018da:	681b      	ldr	r3, [r3, #0]
700018dc:	68fa      	ldr	r2, [r7, #12]
700018de:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

    if (pParallelConfig->SynchroMode == DCMIPP_SYNCHRO_EMBEDDED)
700018e2:	683b      	ldr	r3, [r7, #0]
700018e4:	695b      	ldr	r3, [r3, #20]
700018e6:	2b10      	cmp	r3, #16
700018e8:	d119      	bne.n	7000191e <HAL_DCMIPP_PARALLEL_SetConfig+0x9e>
    {
      /* Set Embedded Sync codes */
      prescr_reg = (((uint32_t)pParallelConfig->SynchroCodes.FrameEndCode << DCMIPP_PRESCR_FEC_Pos)   | \
700018ea:	683b      	ldr	r3, [r7, #0]
700018ec:	7edb      	ldrb	r3, [r3, #27]
700018ee:	061a      	lsls	r2, r3, #24
                    ((uint32_t)pParallelConfig->SynchroCodes.LineEndCode << DCMIPP_PRESCR_LEC_Pos)    | \
700018f0:	683b      	ldr	r3, [r7, #0]
700018f2:	7e9b      	ldrb	r3, [r3, #26]
700018f4:	041b      	lsls	r3, r3, #16
      prescr_reg = (((uint32_t)pParallelConfig->SynchroCodes.FrameEndCode << DCMIPP_PRESCR_FEC_Pos)   | \
700018f6:	4313      	orrs	r3, r2
                    ((uint32_t)pParallelConfig->SynchroCodes.FrameStartCode << DCMIPP_PRESCR_FSC_Pos) | \
700018f8:	683a      	ldr	r2, [r7, #0]
700018fa:	7e12      	ldrb	r2, [r2, #24]
                    ((uint32_t)pParallelConfig->SynchroCodes.LineEndCode << DCMIPP_PRESCR_LEC_Pos)    | \
700018fc:	431a      	orrs	r2, r3
                    ((uint32_t)pParallelConfig->SynchroCodes.LineStartCode << DCMIPP_PRESCR_LSC_Pos));
700018fe:	683b      	ldr	r3, [r7, #0]
70001900:	7e5b      	ldrb	r3, [r3, #25]
70001902:	021b      	lsls	r3, r3, #8
      prescr_reg = (((uint32_t)pParallelConfig->SynchroCodes.FrameEndCode << DCMIPP_PRESCR_FEC_Pos)   | \
70001904:	4313      	orrs	r3, r2
70001906:	60bb      	str	r3, [r7, #8]

      WRITE_REG(hdcmipp->Instance->PRESCR, prescr_reg);
70001908:	687b      	ldr	r3, [r7, #4]
7000190a:	681b      	ldr	r3, [r3, #0]
7000190c:	68ba      	ldr	r2, [r7, #8]
7000190e:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108

      /* Set Embedded Sync Unmask codes : All codes are unmasked */
      WRITE_REG(hdcmipp->Instance->PRESUR, 0xFFFFFFFFU);
70001912:	687b      	ldr	r3, [r7, #4]
70001914:	681b      	ldr	r3, [r3, #0]
70001916:	f04f 32ff 	mov.w	r2, #4294967295
7000191a:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
    }

    /* Enable the Synchronization error interrupt on parallel interface */
    __HAL_DCMIPP_ENABLE_IT(hdcmipp, DCMIPP_IT_PARALLEL_SYNC_ERROR);
7000191e:	687b      	ldr	r3, [r7, #4]
70001920:	681b      	ldr	r3, [r3, #0]
70001922:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
70001926:	687b      	ldr	r3, [r7, #4]
70001928:	681b      	ldr	r3, [r3, #0]
7000192a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
7000192e:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0

    /* Enable Parallel interface */
    SET_BIT(hdcmipp->Instance->PRCR, DCMIPP_PRCR_ENABLE);
70001932:	687b      	ldr	r3, [r7, #4]
70001934:	681b      	ldr	r3, [r3, #0]
70001936:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
7000193a:	687b      	ldr	r3, [r7, #4]
7000193c:	681b      	ldr	r3, [r3, #0]
7000193e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
70001942:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

  }

  /* Update the DCMIPP state */
  hdcmipp->State = HAL_DCMIPP_STATE_READY;
70001946:	687b      	ldr	r3, [r7, #4]
70001948:	2202      	movs	r2, #2
7000194a:	711a      	strb	r2, [r3, #4]

  return HAL_OK;
7000194c:	2300      	movs	r3, #0
}
7000194e:	4618      	mov	r0, r3
70001950:	3714      	adds	r7, #20
70001952:	46bd      	mov	sp, r7
70001954:	f85d 7b04 	ldr.w	r7, [sp], #4
70001958:	4770      	bx	lr

7000195a <HAL_DCMIPP_PIPE_SetConfig>:
  * @param  pPipeConfig pointer to pipe configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_PIPE_SetConfig(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe,
                                            const DCMIPP_PipeConfTypeDef *pPipeConfig)
{
7000195a:	b580      	push	{r7, lr}
7000195c:	b086      	sub	sp, #24
7000195e:	af00      	add	r7, sp, #0
70001960:	60f8      	str	r0, [r7, #12]
70001962:	60b9      	str	r1, [r7, #8]
70001964:	607a      	str	r2, [r7, #4]
  HAL_DCMIPP_PipeStateTypeDef pipe_state;

  /* Check the DCMIPP peripheral handle parameter and pPipeConfig parameter */
  if ((hdcmipp == NULL) || (pPipeConfig == NULL))
70001966:	68fb      	ldr	r3, [r7, #12]
70001968:	2b00      	cmp	r3, #0
7000196a:	d002      	beq.n	70001972 <HAL_DCMIPP_PIPE_SetConfig+0x18>
7000196c:	687b      	ldr	r3, [r7, #4]
7000196e:	2b00      	cmp	r3, #0
70001970:	d101      	bne.n	70001976 <HAL_DCMIPP_PIPE_SetConfig+0x1c>
  {
    return HAL_ERROR;
70001972:	2301      	movs	r3, #1
70001974:	e026      	b.n	700019c4 <HAL_DCMIPP_PIPE_SetConfig+0x6a>
  /* Check the parameters */
  assert_param(IS_DCMIPP_ALL_INSTANCE(hdcmipp->Instance));
  assert_param(IS_DCMIPP_PIPE(Pipe));
  assert_param(IS_DCMIPP_FRAME_RATE(pPipeConfig->FrameRate));
  /* Get Pipe State */
  pipe_state = hdcmipp->PipeState[Pipe];
70001976:	68fa      	ldr	r2, [r7, #12]
70001978:	68bb      	ldr	r3, [r7, #8]
7000197a:	4413      	add	r3, r2
7000197c:	3305      	adds	r3, #5
7000197e:	781b      	ldrb	r3, [r3, #0]
70001980:	75fb      	strb	r3, [r7, #23]

  if (hdcmipp->State == HAL_DCMIPP_STATE_READY)
70001982:	68fb      	ldr	r3, [r7, #12]
70001984:	791b      	ldrb	r3, [r3, #4]
70001986:	b2db      	uxtb	r3, r3
70001988:	2b02      	cmp	r3, #2
7000198a:	d11a      	bne.n	700019c2 <HAL_DCMIPP_PIPE_SetConfig+0x68>
  {
    if ((pipe_state == HAL_DCMIPP_PIPE_STATE_RESET) || (pipe_state == HAL_DCMIPP_PIPE_STATE_ERROR))
7000198c:	7dfb      	ldrb	r3, [r7, #23]
7000198e:	2b00      	cmp	r3, #0
70001990:	d002      	beq.n	70001998 <HAL_DCMIPP_PIPE_SetConfig+0x3e>
70001992:	7dfb      	ldrb	r3, [r7, #23]
70001994:	2b04      	cmp	r3, #4
70001996:	d112      	bne.n	700019be <HAL_DCMIPP_PIPE_SetConfig+0x64>
    {
      /* Update the DCMIPP PIPE state */
      hdcmipp->PipeState[Pipe] = HAL_DCMIPP_PIPE_STATE_BUSY;
70001998:	68fa      	ldr	r2, [r7, #12]
7000199a:	68bb      	ldr	r3, [r7, #8]
7000199c:	4413      	add	r3, r2
7000199e:	3305      	adds	r3, #5
700019a0:	2202      	movs	r2, #2
700019a2:	701a      	strb	r2, [r3, #0]

      /* Initialize the DCMIPP Pipe registers */
      Pipe_Config(hdcmipp, Pipe, pPipeConfig);
700019a4:	687a      	ldr	r2, [r7, #4]
700019a6:	68b9      	ldr	r1, [r7, #8]
700019a8:	68f8      	ldr	r0, [r7, #12]
700019aa:	f000 f839 	bl	70001a20 <Pipe_Config>

      /* Update the DCMIPP pipe state */
      hdcmipp->PipeState[Pipe] = HAL_DCMIPP_PIPE_STATE_READY;
700019ae:	68fa      	ldr	r2, [r7, #12]
700019b0:	68bb      	ldr	r3, [r7, #8]
700019b2:	4413      	add	r3, r2
700019b4:	3305      	adds	r3, #5
700019b6:	2201      	movs	r2, #1
700019b8:	701a      	strb	r2, [r3, #0]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
700019ba:	2300      	movs	r3, #0
700019bc:	e002      	b.n	700019c4 <HAL_DCMIPP_PIPE_SetConfig+0x6a>
      return HAL_ERROR;
700019be:	2301      	movs	r3, #1
700019c0:	e000      	b.n	700019c4 <HAL_DCMIPP_PIPE_SetConfig+0x6a>
    return HAL_ERROR;
700019c2:	2301      	movs	r3, #1
}
700019c4:	4618      	mov	r0, r3
700019c6:	3718      	adds	r7, #24
700019c8:	46bd      	mov	sp, r7
700019ca:	bd80      	pop	{r7, pc}

700019cc <HAL_DCMIPP_PIPE_Start>:
  * @param  CaptureMode DCMIPP capture mode for the pipe can be a value from @ref DCMIPP_Capture_Mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_PIPE_Start(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe, uint32_t DstAddress,
                                        uint32_t CaptureMode)
{
700019cc:	b580      	push	{r7, lr}
700019ce:	b084      	sub	sp, #16
700019d0:	af00      	add	r7, sp, #0
700019d2:	60f8      	str	r0, [r7, #12]
700019d4:	60b9      	str	r1, [r7, #8]
700019d6:	607a      	str	r2, [r7, #4]
700019d8:	603b      	str	r3, [r7, #0]
  assert_param(IS_DCMIPP_PIPE(Pipe));
  assert_param(IS_DCMIPP_CAPTURE_MODE(CaptureMode));

  /* Check pointer validity */
  if ((hdcmipp == NULL) || ((DstAddress & 0xFU) != 0U))
700019da:	68fb      	ldr	r3, [r7, #12]
700019dc:	2b00      	cmp	r3, #0
700019de:	d004      	beq.n	700019ea <HAL_DCMIPP_PIPE_Start+0x1e>
700019e0:	687b      	ldr	r3, [r7, #4]
700019e2:	f003 030f 	and.w	r3, r3, #15
700019e6:	2b00      	cmp	r3, #0
700019e8:	d001      	beq.n	700019ee <HAL_DCMIPP_PIPE_Start+0x22>
  {
    return HAL_ERROR;
700019ea:	2301      	movs	r3, #1
700019ec:	e014      	b.n	70001a18 <HAL_DCMIPP_PIPE_Start+0x4c>
  }

  /* Check DCMIPP pipe state */
  if (hdcmipp->PipeState[Pipe]  != HAL_DCMIPP_PIPE_STATE_READY)
700019ee:	68fa      	ldr	r2, [r7, #12]
700019f0:	68bb      	ldr	r3, [r7, #8]
700019f2:	4413      	add	r3, r2
700019f4:	3305      	adds	r3, #5
700019f6:	781b      	ldrb	r3, [r3, #0]
700019f8:	b2db      	uxtb	r3, r3
700019fa:	2b01      	cmp	r3, #1
700019fc:	d001      	beq.n	70001a02 <HAL_DCMIPP_PIPE_Start+0x36>
  {
    return HAL_ERROR;
700019fe:	2301      	movs	r3, #1
70001a00:	e00a      	b.n	70001a18 <HAL_DCMIPP_PIPE_Start+0x4c>
  }

  /* Set Capture Mode and Destination address for the selected pipe */
  DCMIPP_SetConfig(hdcmipp, Pipe, DstAddress, CaptureMode);
70001a02:	683b      	ldr	r3, [r7, #0]
70001a04:	687a      	ldr	r2, [r7, #4]
70001a06:	68b9      	ldr	r1, [r7, #8]
70001a08:	68f8      	ldr	r0, [r7, #12]
70001a0a:	f000 f825 	bl	70001a58 <DCMIPP_SetConfig>

  /* Enable Capture for the selected Pipe */
  DCMIPP_EnableCapture(hdcmipp, Pipe);
70001a0e:	68b9      	ldr	r1, [r7, #8]
70001a10:	68f8      	ldr	r0, [r7, #12]
70001a12:	f000 f851 	bl	70001ab8 <DCMIPP_EnableCapture>

  return HAL_OK;
70001a16:	2300      	movs	r3, #0
}
70001a18:	4618      	mov	r0, r3
70001a1a:	3710      	adds	r7, #16
70001a1c:	46bd      	mov	sp, r7
70001a1e:	bd80      	pop	{r7, pc}

70001a20 <Pipe_Config>:
  * @param  pPipeConfig pointer to the DCMIPP_PipeConfTypeDef structure that contains
  *                     the configuration information for the pipe.
  * @retval None
  */
static void Pipe_Config(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe, const DCMIPP_PipeConfTypeDef *pPipeConfig)
{
70001a20:	b480      	push	{r7}
70001a22:	b085      	sub	sp, #20
70001a24:	af00      	add	r7, sp, #0
70001a26:	60f8      	str	r0, [r7, #12]
70001a28:	60b9      	str	r1, [r7, #8]
70001a2a:	607a      	str	r2, [r7, #4]
  if (Pipe == DCMIPP_PIPE0)
70001a2c:	68bb      	ldr	r3, [r7, #8]
70001a2e:	2b00      	cmp	r3, #0
70001a30:	d10c      	bne.n	70001a4c <Pipe_Config+0x2c>
  {
    /* Configure Pipe0 */
    /* Configure Frame Rate */
    MODIFY_REG(hdcmipp->Instance->P0FCTCR, DCMIPP_P0FCTCR_FRATE, pPipeConfig->FrameRate);
70001a32:	68fb      	ldr	r3, [r7, #12]
70001a34:	681b      	ldr	r3, [r3, #0]
70001a36:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
70001a3a:	f023 0103 	bic.w	r1, r3, #3
70001a3e:	687b      	ldr	r3, [r7, #4]
70001a40:	681a      	ldr	r2, [r3, #0]
70001a42:	68fb      	ldr	r3, [r7, #12]
70001a44:	681b      	ldr	r3, [r3, #0]
70001a46:	430a      	orrs	r2, r1
70001a48:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  }
}
70001a4c:	bf00      	nop
70001a4e:	3714      	adds	r7, #20
70001a50:	46bd      	mov	sp, r7
70001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
70001a56:	4770      	bx	lr

70001a58 <DCMIPP_SetConfig>:
  * @param  DstAddress  Specifies the destination memory address for the captured data.
  * @param  CaptureMode Specifies the capture mode to be set for the pipe.
  * @retval None
  */
static void DCMIPP_SetConfig(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe, uint32_t DstAddress, uint32_t CaptureMode)
{
70001a58:	b480      	push	{r7}
70001a5a:	b085      	sub	sp, #20
70001a5c:	af00      	add	r7, sp, #0
70001a5e:	60f8      	str	r0, [r7, #12]
70001a60:	60b9      	str	r1, [r7, #8]
70001a62:	607a      	str	r2, [r7, #4]
70001a64:	603b      	str	r3, [r7, #0]
  if (Pipe == DCMIPP_PIPE0)
70001a66:	68bb      	ldr	r3, [r7, #8]
70001a68:	2b00      	cmp	r3, #0
70001a6a:	d11f      	bne.n	70001aac <DCMIPP_SetConfig+0x54>
  {
    /* Update the DCMIPP pipe State */
    hdcmipp->PipeState[Pipe] = HAL_DCMIPP_PIPE_STATE_BUSY;
70001a6c:	68fa      	ldr	r2, [r7, #12]
70001a6e:	68bb      	ldr	r3, [r7, #8]
70001a70:	4413      	add	r3, r2
70001a72:	3305      	adds	r3, #5
70001a74:	2202      	movs	r2, #2
70001a76:	701a      	strb	r2, [r3, #0]

    /* Set the capture mode */
    hdcmipp->Instance->P0FCTCR |= CaptureMode;
70001a78:	68fb      	ldr	r3, [r7, #12]
70001a7a:	681b      	ldr	r3, [r3, #0]
70001a7c:	f8d3 1500 	ldr.w	r1, [r3, #1280]	@ 0x500
70001a80:	68fb      	ldr	r3, [r7, #12]
70001a82:	681b      	ldr	r3, [r3, #0]
70001a84:	683a      	ldr	r2, [r7, #0]
70001a86:	430a      	orrs	r2, r1
70001a88:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500

    /* Set the destination address */
    WRITE_REG(hdcmipp->Instance->P0PPM0AR1, DstAddress);
70001a8c:	68fb      	ldr	r3, [r7, #12]
70001a8e:	681b      	ldr	r3, [r3, #0]
70001a90:	687a      	ldr	r2, [r7, #4]
70001a92:	f8c3 25c4 	str.w	r2, [r3, #1476]	@ 0x5c4

    /* Enable all required interrupts lines for the PIPE0 */
    __HAL_DCMIPP_ENABLE_IT(hdcmipp, DCMIPP_IT_PIPE0_FRAME | DCMIPP_IT_PIPE0_VSYNC | DCMIPP_IT_PIPE0_OVR |
70001a96:	68fb      	ldr	r3, [r7, #12]
70001a98:	681b      	ldr	r3, [r3, #0]
70001a9a:	f8d3 13f0 	ldr.w	r1, [r3, #1008]	@ 0x3f0
70001a9e:	68fb      	ldr	r3, [r7, #12]
70001aa0:	681a      	ldr	r2, [r3, #0]
70001aa2:	f248 6320 	movw	r3, #34336	@ 0x8620
70001aa6:	430b      	orrs	r3, r1
70001aa8:	f8c2 33f0 	str.w	r3, [r2, #1008]	@ 0x3f0
                           DCMIPP_IT_AXI_TRANSFER_ERROR);
  }
}
70001aac:	bf00      	nop
70001aae:	3714      	adds	r7, #20
70001ab0:	46bd      	mov	sp, r7
70001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
70001ab6:	4770      	bx	lr

70001ab8 <DCMIPP_EnableCapture>:
  * @param  hdcmipp     Pointer to DCMIPP handle
  * @param  Pipe        Specifies the DCMIPP pipe, can be a value from @ref DCMIPP_Pipes
  * @retval None
  */
static void DCMIPP_EnableCapture(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe)
{
70001ab8:	b480      	push	{r7}
70001aba:	b083      	sub	sp, #12
70001abc:	af00      	add	r7, sp, #0
70001abe:	6078      	str	r0, [r7, #4]
70001ac0:	6039      	str	r1, [r7, #0]
  if (Pipe == DCMIPP_PIPE0)
70001ac2:	683b      	ldr	r3, [r7, #0]
70001ac4:	2b00      	cmp	r3, #0
70001ac6:	d113      	bne.n	70001af0 <DCMIPP_EnableCapture+0x38>
  {
    /* Activate the Pipe */
    SET_BIT(hdcmipp->Instance->P0FSCR, DCMIPP_P0FSCR_PIPEN);
70001ac8:	687b      	ldr	r3, [r7, #4]
70001aca:	681b      	ldr	r3, [r3, #0]
70001acc:	f8d3 2404 	ldr.w	r2, [r3, #1028]	@ 0x404
70001ad0:	687b      	ldr	r3, [r7, #4]
70001ad2:	681b      	ldr	r3, [r3, #0]
70001ad4:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
70001ad8:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404

    /* Start the capture */
    SET_BIT(hdcmipp->Instance->P0FCTCR, DCMIPP_P0FCTCR_CPTREQ);
70001adc:	687b      	ldr	r3, [r7, #4]
70001ade:	681b      	ldr	r3, [r3, #0]
70001ae0:	f8d3 2500 	ldr.w	r2, [r3, #1280]	@ 0x500
70001ae4:	687b      	ldr	r3, [r7, #4]
70001ae6:	681b      	ldr	r3, [r3, #0]
70001ae8:	f042 0208 	orr.w	r2, r2, #8
70001aec:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  }
}
70001af0:	bf00      	nop
70001af2:	370c      	adds	r7, #12
70001af4:	46bd      	mov	sp, r7
70001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
70001afa:	4770      	bx	lr

70001afc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
70001afc:	b480      	push	{r7}
70001afe:	b087      	sub	sp, #28
70001b00:	af00      	add	r7, sp, #0
70001b02:	6078      	str	r0, [r7, #4]
70001b04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
70001b06:	2300      	movs	r3, #0
70001b08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
70001b0a:	e143      	b.n	70001d94 <HAL_GPIO_Init+0x298>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
70001b0c:	683b      	ldr	r3, [r7, #0]
70001b0e:	681a      	ldr	r2, [r3, #0]
70001b10:	2101      	movs	r1, #1
70001b12:	697b      	ldr	r3, [r7, #20]
70001b14:	fa01 f303 	lsl.w	r3, r1, r3
70001b18:	4013      	ands	r3, r2
70001b1a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
70001b1c:	68fb      	ldr	r3, [r7, #12]
70001b1e:	2b00      	cmp	r3, #0
70001b20:	f000 8135 	beq.w	70001d8e <HAL_GPIO_Init+0x292>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
70001b24:	683b      	ldr	r3, [r7, #0]
70001b26:	685b      	ldr	r3, [r3, #4]
70001b28:	f003 0303 	and.w	r3, r3, #3
70001b2c:	2b01      	cmp	r3, #1
70001b2e:	d005      	beq.n	70001b3c <HAL_GPIO_Init+0x40>
70001b30:	683b      	ldr	r3, [r7, #0]
70001b32:	685b      	ldr	r3, [r3, #4]
70001b34:	f003 0303 	and.w	r3, r3, #3
70001b38:	2b02      	cmp	r3, #2
70001b3a:	d130      	bne.n	70001b9e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
70001b3c:	687b      	ldr	r3, [r7, #4]
70001b3e:	689b      	ldr	r3, [r3, #8]
70001b40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
70001b42:	697b      	ldr	r3, [r7, #20]
70001b44:	005b      	lsls	r3, r3, #1
70001b46:	2203      	movs	r2, #3
70001b48:	fa02 f303 	lsl.w	r3, r2, r3
70001b4c:	43db      	mvns	r3, r3
70001b4e:	693a      	ldr	r2, [r7, #16]
70001b50:	4013      	ands	r3, r2
70001b52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
70001b54:	683b      	ldr	r3, [r7, #0]
70001b56:	68da      	ldr	r2, [r3, #12]
70001b58:	697b      	ldr	r3, [r7, #20]
70001b5a:	005b      	lsls	r3, r3, #1
70001b5c:	fa02 f303 	lsl.w	r3, r2, r3
70001b60:	693a      	ldr	r2, [r7, #16]
70001b62:	4313      	orrs	r3, r2
70001b64:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
70001b66:	687b      	ldr	r3, [r7, #4]
70001b68:	693a      	ldr	r2, [r7, #16]
70001b6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
70001b6c:	687b      	ldr	r3, [r7, #4]
70001b6e:	685b      	ldr	r3, [r3, #4]
70001b70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
70001b72:	2201      	movs	r2, #1
70001b74:	697b      	ldr	r3, [r7, #20]
70001b76:	fa02 f303 	lsl.w	r3, r2, r3
70001b7a:	43db      	mvns	r3, r3
70001b7c:	693a      	ldr	r2, [r7, #16]
70001b7e:	4013      	ands	r3, r2
70001b80:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
70001b82:	683b      	ldr	r3, [r7, #0]
70001b84:	685b      	ldr	r3, [r3, #4]
70001b86:	091b      	lsrs	r3, r3, #4
70001b88:	f003 0201 	and.w	r2, r3, #1
70001b8c:	697b      	ldr	r3, [r7, #20]
70001b8e:	fa02 f303 	lsl.w	r3, r2, r3
70001b92:	693a      	ldr	r2, [r7, #16]
70001b94:	4313      	orrs	r3, r2
70001b96:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
70001b98:	687b      	ldr	r3, [r7, #4]
70001b9a:	693a      	ldr	r2, [r7, #16]
70001b9c:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
70001b9e:	683b      	ldr	r3, [r7, #0]
70001ba0:	685b      	ldr	r3, [r3, #4]
70001ba2:	f003 0303 	and.w	r3, r3, #3
70001ba6:	2b03      	cmp	r3, #3
70001ba8:	d109      	bne.n	70001bbe <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
70001baa:	683b      	ldr	r3, [r7, #0]
70001bac:	685b      	ldr	r3, [r3, #4]
70001bae:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
70001bb2:	2b03      	cmp	r3, #3
70001bb4:	d11b      	bne.n	70001bee <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
70001bb6:	683b      	ldr	r3, [r7, #0]
70001bb8:	689b      	ldr	r3, [r3, #8]
70001bba:	2b01      	cmp	r3, #1
70001bbc:	d017      	beq.n	70001bee <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
70001bbe:	687b      	ldr	r3, [r7, #4]
70001bc0:	68db      	ldr	r3, [r3, #12]
70001bc2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
70001bc4:	697b      	ldr	r3, [r7, #20]
70001bc6:	005b      	lsls	r3, r3, #1
70001bc8:	2203      	movs	r2, #3
70001bca:	fa02 f303 	lsl.w	r3, r2, r3
70001bce:	43db      	mvns	r3, r3
70001bd0:	693a      	ldr	r2, [r7, #16]
70001bd2:	4013      	ands	r3, r2
70001bd4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
70001bd6:	683b      	ldr	r3, [r7, #0]
70001bd8:	689a      	ldr	r2, [r3, #8]
70001bda:	697b      	ldr	r3, [r7, #20]
70001bdc:	005b      	lsls	r3, r3, #1
70001bde:	fa02 f303 	lsl.w	r3, r2, r3
70001be2:	693a      	ldr	r2, [r7, #16]
70001be4:	4313      	orrs	r3, r2
70001be6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
70001be8:	687b      	ldr	r3, [r7, #4]
70001bea:	693a      	ldr	r2, [r7, #16]
70001bec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
70001bee:	683b      	ldr	r3, [r7, #0]
70001bf0:	685b      	ldr	r3, [r3, #4]
70001bf2:	f003 0303 	and.w	r3, r3, #3
70001bf6:	2b02      	cmp	r3, #2
70001bf8:	d123      	bne.n	70001c42 <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
70001bfa:	697b      	ldr	r3, [r7, #20]
70001bfc:	08da      	lsrs	r2, r3, #3
70001bfe:	687b      	ldr	r3, [r7, #4]
70001c00:	3208      	adds	r2, #8
70001c02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70001c06:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
70001c08:	697b      	ldr	r3, [r7, #20]
70001c0a:	f003 0307 	and.w	r3, r3, #7
70001c0e:	009b      	lsls	r3, r3, #2
70001c10:	220f      	movs	r2, #15
70001c12:	fa02 f303 	lsl.w	r3, r2, r3
70001c16:	43db      	mvns	r3, r3
70001c18:	693a      	ldr	r2, [r7, #16]
70001c1a:	4013      	ands	r3, r2
70001c1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
70001c1e:	683b      	ldr	r3, [r7, #0]
70001c20:	691a      	ldr	r2, [r3, #16]
70001c22:	697b      	ldr	r3, [r7, #20]
70001c24:	f003 0307 	and.w	r3, r3, #7
70001c28:	009b      	lsls	r3, r3, #2
70001c2a:	fa02 f303 	lsl.w	r3, r2, r3
70001c2e:	693a      	ldr	r2, [r7, #16]
70001c30:	4313      	orrs	r3, r2
70001c32:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
70001c34:	697b      	ldr	r3, [r7, #20]
70001c36:	08da      	lsrs	r2, r3, #3
70001c38:	687b      	ldr	r3, [r7, #4]
70001c3a:	3208      	adds	r2, #8
70001c3c:	6939      	ldr	r1, [r7, #16]
70001c3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
70001c42:	687b      	ldr	r3, [r7, #4]
70001c44:	681b      	ldr	r3, [r3, #0]
70001c46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
70001c48:	697b      	ldr	r3, [r7, #20]
70001c4a:	005b      	lsls	r3, r3, #1
70001c4c:	2203      	movs	r2, #3
70001c4e:	fa02 f303 	lsl.w	r3, r2, r3
70001c52:	43db      	mvns	r3, r3
70001c54:	693a      	ldr	r2, [r7, #16]
70001c56:	4013      	ands	r3, r2
70001c58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
70001c5a:	683b      	ldr	r3, [r7, #0]
70001c5c:	685b      	ldr	r3, [r3, #4]
70001c5e:	f003 0203 	and.w	r2, r3, #3
70001c62:	697b      	ldr	r3, [r7, #20]
70001c64:	005b      	lsls	r3, r3, #1
70001c66:	fa02 f303 	lsl.w	r3, r2, r3
70001c6a:	693a      	ldr	r2, [r7, #16]
70001c6c:	4313      	orrs	r3, r2
70001c6e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
70001c70:	687b      	ldr	r3, [r7, #4]
70001c72:	693a      	ldr	r2, [r7, #16]
70001c74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
70001c76:	683b      	ldr	r3, [r7, #0]
70001c78:	685b      	ldr	r3, [r3, #4]
70001c7a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
70001c7e:	2b00      	cmp	r3, #0
70001c80:	f000 8085 	beq.w	70001d8e <HAL_GPIO_Init+0x292>
      {
        temp = SBS->EXTICR[position >> 2u];
70001c84:	4a4b      	ldr	r2, [pc, #300]	@ (70001db4 <HAL_GPIO_Init+0x2b8>)
70001c86:	697b      	ldr	r3, [r7, #20]
70001c88:	089b      	lsrs	r3, r3, #2
70001c8a:	334c      	adds	r3, #76	@ 0x4c
70001c8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
70001c90:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos));
70001c92:	697b      	ldr	r3, [r7, #20]
70001c94:	f003 0303 	and.w	r3, r3, #3
70001c98:	009b      	lsls	r3, r3, #2
70001c9a:	220f      	movs	r2, #15
70001c9c:	fa02 f303 	lsl.w	r3, r2, r3
70001ca0:	43db      	mvns	r3, r3
70001ca2:	693a      	ldr	r2, [r7, #16]
70001ca4:	4013      	ands	r3, r2
70001ca6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos));
70001ca8:	687b      	ldr	r3, [r7, #4]
70001caa:	0a9a      	lsrs	r2, r3, #10
70001cac:	4b42      	ldr	r3, [pc, #264]	@ (70001db8 <HAL_GPIO_Init+0x2bc>)
70001cae:	4013      	ands	r3, r2
70001cb0:	697a      	ldr	r2, [r7, #20]
70001cb2:	f002 0203 	and.w	r2, r2, #3
70001cb6:	0092      	lsls	r2, r2, #2
70001cb8:	4093      	lsls	r3, r2
70001cba:	693a      	ldr	r2, [r7, #16]
70001cbc:	4313      	orrs	r3, r2
70001cbe:	613b      	str	r3, [r7, #16]
        SBS->EXTICR[position >> 2u] = temp;
70001cc0:	493c      	ldr	r1, [pc, #240]	@ (70001db4 <HAL_GPIO_Init+0x2b8>)
70001cc2:	697b      	ldr	r3, [r7, #20]
70001cc4:	089b      	lsrs	r3, r3, #2
70001cc6:	334c      	adds	r3, #76	@ 0x4c
70001cc8:	693a      	ldr	r2, [r7, #16]
70001cca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
70001cce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70001cd2:	681b      	ldr	r3, [r3, #0]
70001cd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
70001cd6:	68fb      	ldr	r3, [r7, #12]
70001cd8:	43db      	mvns	r3, r3
70001cda:	693a      	ldr	r2, [r7, #16]
70001cdc:	4013      	ands	r3, r2
70001cde:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
70001ce0:	683b      	ldr	r3, [r7, #0]
70001ce2:	685b      	ldr	r3, [r3, #4]
70001ce4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
70001ce8:	2b00      	cmp	r3, #0
70001cea:	d003      	beq.n	70001cf4 <HAL_GPIO_Init+0x1f8>
        {
          temp |= iocurrent;
70001cec:	693a      	ldr	r2, [r7, #16]
70001cee:	68fb      	ldr	r3, [r7, #12]
70001cf0:	4313      	orrs	r3, r2
70001cf2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
70001cf4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70001cf8:	693b      	ldr	r3, [r7, #16]
70001cfa:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
70001cfc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70001d00:	685b      	ldr	r3, [r3, #4]
70001d02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
70001d04:	68fb      	ldr	r3, [r7, #12]
70001d06:	43db      	mvns	r3, r3
70001d08:	693a      	ldr	r2, [r7, #16]
70001d0a:	4013      	ands	r3, r2
70001d0c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
70001d0e:	683b      	ldr	r3, [r7, #0]
70001d10:	685b      	ldr	r3, [r3, #4]
70001d12:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
70001d16:	2b00      	cmp	r3, #0
70001d18:	d003      	beq.n	70001d22 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
70001d1a:	693a      	ldr	r2, [r7, #16]
70001d1c:	68fb      	ldr	r3, [r7, #12]
70001d1e:	4313      	orrs	r3, r2
70001d20:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
70001d22:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70001d26:	693b      	ldr	r3, [r7, #16]
70001d28:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
70001d2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70001d2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
70001d32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
70001d34:	68fb      	ldr	r3, [r7, #12]
70001d36:	43db      	mvns	r3, r3
70001d38:	693a      	ldr	r2, [r7, #16]
70001d3a:	4013      	ands	r3, r2
70001d3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
70001d3e:	683b      	ldr	r3, [r7, #0]
70001d40:	685b      	ldr	r3, [r3, #4]
70001d42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70001d46:	2b00      	cmp	r3, #0
70001d48:	d003      	beq.n	70001d52 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
70001d4a:	693a      	ldr	r2, [r7, #16]
70001d4c:	68fb      	ldr	r3, [r7, #12]
70001d4e:	4313      	orrs	r3, r2
70001d50:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
70001d52:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70001d56:	693b      	ldr	r3, [r7, #16]
70001d58:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
70001d5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70001d60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
70001d64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
70001d66:	68fb      	ldr	r3, [r7, #12]
70001d68:	43db      	mvns	r3, r3
70001d6a:	693a      	ldr	r2, [r7, #16]
70001d6c:	4013      	ands	r3, r2
70001d6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
70001d70:	683b      	ldr	r3, [r7, #0]
70001d72:	685b      	ldr	r3, [r3, #4]
70001d74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70001d78:	2b00      	cmp	r3, #0
70001d7a:	d003      	beq.n	70001d84 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
70001d7c:	693a      	ldr	r2, [r7, #16]
70001d7e:	68fb      	ldr	r3, [r7, #12]
70001d80:	4313      	orrs	r3, r2
70001d82:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
70001d84:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70001d88:	693b      	ldr	r3, [r7, #16]
70001d8a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
70001d8e:	697b      	ldr	r3, [r7, #20]
70001d90:	3301      	adds	r3, #1
70001d92:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
70001d94:	683b      	ldr	r3, [r7, #0]
70001d96:	681a      	ldr	r2, [r3, #0]
70001d98:	697b      	ldr	r3, [r7, #20]
70001d9a:	fa22 f303 	lsr.w	r3, r2, r3
70001d9e:	2b00      	cmp	r3, #0
70001da0:	f47f aeb4 	bne.w	70001b0c <HAL_GPIO_Init+0x10>
  }
}
70001da4:	bf00      	nop
70001da6:	bf00      	nop
70001da8:	371c      	adds	r7, #28
70001daa:	46bd      	mov	sp, r7
70001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
70001db0:	4770      	bx	lr
70001db2:	bf00      	nop
70001db4:	58000400 	.word	0x58000400
70001db8:	0029ff7f 	.word	0x0029ff7f

70001dbc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
70001dbc:	b580      	push	{r7, lr}
70001dbe:	b086      	sub	sp, #24
70001dc0:	af02      	add	r7, sp, #8
70001dc2:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
70001dc4:	687b      	ldr	r3, [r7, #4]
70001dc6:	2b00      	cmp	r3, #0
70001dc8:	d101      	bne.n	70001dce <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
70001dca:	2301      	movs	r3, #1
70001dcc:	e108      	b.n	70001fe0 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
70001dce:	687b      	ldr	r3, [r7, #4]
70001dd0:	681b      	ldr	r3, [r3, #0]
70001dd2:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
70001dd4:	687b      	ldr	r3, [r7, #4]
70001dd6:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
70001dda:	b2db      	uxtb	r3, r3
70001ddc:	2b00      	cmp	r3, #0
70001dde:	d106      	bne.n	70001dee <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
70001de0:	687b      	ldr	r3, [r7, #4]
70001de2:	2200      	movs	r2, #0
70001de4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
70001de8:	6878      	ldr	r0, [r7, #4]
70001dea:	f006 f935 	bl	70008058 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
70001dee:	687b      	ldr	r3, [r7, #4]
70001df0:	2203      	movs	r2, #3
70001df2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
70001df6:	68bb      	ldr	r3, [r7, #8]
70001df8:	4a7b      	ldr	r2, [pc, #492]	@ (70001fe8 <HAL_PCD_Init+0x22c>)
70001dfa:	4293      	cmp	r3, r2
70001dfc:	d102      	bne.n	70001e04 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
70001dfe:	687b      	ldr	r3, [r7, #4]
70001e00:	2200      	movs	r2, #0
70001e02:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
70001e04:	687b      	ldr	r3, [r7, #4]
70001e06:	681b      	ldr	r3, [r3, #0]
70001e08:	4618      	mov	r0, r3
70001e0a:	f003 fae8 	bl	700053de <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
70001e0e:	687b      	ldr	r3, [r7, #4]
70001e10:	6818      	ldr	r0, [r3, #0]
70001e12:	687b      	ldr	r3, [r7, #4]
70001e14:	7c1a      	ldrb	r2, [r3, #16]
70001e16:	f88d 2000 	strb.w	r2, [sp]
70001e1a:	3304      	adds	r3, #4
70001e1c:	cb0e      	ldmia	r3, {r1, r2, r3}
70001e1e:	f003 f9d9 	bl	700051d4 <USB_CoreInit>
70001e22:	4603      	mov	r3, r0
70001e24:	2b00      	cmp	r3, #0
70001e26:	d005      	beq.n	70001e34 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
70001e28:	687b      	ldr	r3, [r7, #4]
70001e2a:	2202      	movs	r2, #2
70001e2c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
70001e30:	2301      	movs	r3, #1
70001e32:	e0d5      	b.n	70001fe0 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
70001e34:	687b      	ldr	r3, [r7, #4]
70001e36:	681b      	ldr	r3, [r3, #0]
70001e38:	2100      	movs	r1, #0
70001e3a:	4618      	mov	r0, r3
70001e3c:	f003 fae0 	bl	70005400 <USB_SetCurrentMode>
70001e40:	4603      	mov	r3, r0
70001e42:	2b00      	cmp	r3, #0
70001e44:	d005      	beq.n	70001e52 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
70001e46:	687b      	ldr	r3, [r7, #4]
70001e48:	2202      	movs	r2, #2
70001e4a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
70001e4e:	2301      	movs	r3, #1
70001e50:	e0c6      	b.n	70001fe0 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
70001e52:	2300      	movs	r3, #0
70001e54:	73fb      	strb	r3, [r7, #15]
70001e56:	e04a      	b.n	70001eee <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
70001e58:	7bfa      	ldrb	r2, [r7, #15]
70001e5a:	6879      	ldr	r1, [r7, #4]
70001e5c:	4613      	mov	r3, r2
70001e5e:	00db      	lsls	r3, r3, #3
70001e60:	4413      	add	r3, r2
70001e62:	009b      	lsls	r3, r3, #2
70001e64:	440b      	add	r3, r1
70001e66:	3315      	adds	r3, #21
70001e68:	2201      	movs	r2, #1
70001e6a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
70001e6c:	7bfa      	ldrb	r2, [r7, #15]
70001e6e:	6879      	ldr	r1, [r7, #4]
70001e70:	4613      	mov	r3, r2
70001e72:	00db      	lsls	r3, r3, #3
70001e74:	4413      	add	r3, r2
70001e76:	009b      	lsls	r3, r3, #2
70001e78:	440b      	add	r3, r1
70001e7a:	3314      	adds	r3, #20
70001e7c:	7bfa      	ldrb	r2, [r7, #15]
70001e7e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
70001e80:	7bfa      	ldrb	r2, [r7, #15]
70001e82:	7bfb      	ldrb	r3, [r7, #15]
70001e84:	b298      	uxth	r0, r3
70001e86:	6879      	ldr	r1, [r7, #4]
70001e88:	4613      	mov	r3, r2
70001e8a:	00db      	lsls	r3, r3, #3
70001e8c:	4413      	add	r3, r2
70001e8e:	009b      	lsls	r3, r3, #2
70001e90:	440b      	add	r3, r1
70001e92:	332e      	adds	r3, #46	@ 0x2e
70001e94:	4602      	mov	r2, r0
70001e96:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
70001e98:	7bfa      	ldrb	r2, [r7, #15]
70001e9a:	6879      	ldr	r1, [r7, #4]
70001e9c:	4613      	mov	r3, r2
70001e9e:	00db      	lsls	r3, r3, #3
70001ea0:	4413      	add	r3, r2
70001ea2:	009b      	lsls	r3, r3, #2
70001ea4:	440b      	add	r3, r1
70001ea6:	3318      	adds	r3, #24
70001ea8:	2200      	movs	r2, #0
70001eaa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
70001eac:	7bfa      	ldrb	r2, [r7, #15]
70001eae:	6879      	ldr	r1, [r7, #4]
70001eb0:	4613      	mov	r3, r2
70001eb2:	00db      	lsls	r3, r3, #3
70001eb4:	4413      	add	r3, r2
70001eb6:	009b      	lsls	r3, r3, #2
70001eb8:	440b      	add	r3, r1
70001eba:	331c      	adds	r3, #28
70001ebc:	2200      	movs	r2, #0
70001ebe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
70001ec0:	7bfa      	ldrb	r2, [r7, #15]
70001ec2:	6879      	ldr	r1, [r7, #4]
70001ec4:	4613      	mov	r3, r2
70001ec6:	00db      	lsls	r3, r3, #3
70001ec8:	4413      	add	r3, r2
70001eca:	009b      	lsls	r3, r3, #2
70001ecc:	440b      	add	r3, r1
70001ece:	3320      	adds	r3, #32
70001ed0:	2200      	movs	r2, #0
70001ed2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
70001ed4:	7bfa      	ldrb	r2, [r7, #15]
70001ed6:	6879      	ldr	r1, [r7, #4]
70001ed8:	4613      	mov	r3, r2
70001eda:	00db      	lsls	r3, r3, #3
70001edc:	4413      	add	r3, r2
70001ede:	009b      	lsls	r3, r3, #2
70001ee0:	440b      	add	r3, r1
70001ee2:	3324      	adds	r3, #36	@ 0x24
70001ee4:	2200      	movs	r2, #0
70001ee6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
70001ee8:	7bfb      	ldrb	r3, [r7, #15]
70001eea:	3301      	adds	r3, #1
70001eec:	73fb      	strb	r3, [r7, #15]
70001eee:	687b      	ldr	r3, [r7, #4]
70001ef0:	791b      	ldrb	r3, [r3, #4]
70001ef2:	7bfa      	ldrb	r2, [r7, #15]
70001ef4:	429a      	cmp	r2, r3
70001ef6:	d3af      	bcc.n	70001e58 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
70001ef8:	2300      	movs	r3, #0
70001efa:	73fb      	strb	r3, [r7, #15]
70001efc:	e044      	b.n	70001f88 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
70001efe:	7bfa      	ldrb	r2, [r7, #15]
70001f00:	6879      	ldr	r1, [r7, #4]
70001f02:	4613      	mov	r3, r2
70001f04:	00db      	lsls	r3, r3, #3
70001f06:	4413      	add	r3, r2
70001f08:	009b      	lsls	r3, r3, #2
70001f0a:	440b      	add	r3, r1
70001f0c:	f203 2355 	addw	r3, r3, #597	@ 0x255
70001f10:	2200      	movs	r2, #0
70001f12:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
70001f14:	7bfa      	ldrb	r2, [r7, #15]
70001f16:	6879      	ldr	r1, [r7, #4]
70001f18:	4613      	mov	r3, r2
70001f1a:	00db      	lsls	r3, r3, #3
70001f1c:	4413      	add	r3, r2
70001f1e:	009b      	lsls	r3, r3, #2
70001f20:	440b      	add	r3, r1
70001f22:	f503 7315 	add.w	r3, r3, #596	@ 0x254
70001f26:	7bfa      	ldrb	r2, [r7, #15]
70001f28:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
70001f2a:	7bfa      	ldrb	r2, [r7, #15]
70001f2c:	6879      	ldr	r1, [r7, #4]
70001f2e:	4613      	mov	r3, r2
70001f30:	00db      	lsls	r3, r3, #3
70001f32:	4413      	add	r3, r2
70001f34:	009b      	lsls	r3, r3, #2
70001f36:	440b      	add	r3, r1
70001f38:	f503 7316 	add.w	r3, r3, #600	@ 0x258
70001f3c:	2200      	movs	r2, #0
70001f3e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
70001f40:	7bfa      	ldrb	r2, [r7, #15]
70001f42:	6879      	ldr	r1, [r7, #4]
70001f44:	4613      	mov	r3, r2
70001f46:	00db      	lsls	r3, r3, #3
70001f48:	4413      	add	r3, r2
70001f4a:	009b      	lsls	r3, r3, #2
70001f4c:	440b      	add	r3, r1
70001f4e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
70001f52:	2200      	movs	r2, #0
70001f54:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
70001f56:	7bfa      	ldrb	r2, [r7, #15]
70001f58:	6879      	ldr	r1, [r7, #4]
70001f5a:	4613      	mov	r3, r2
70001f5c:	00db      	lsls	r3, r3, #3
70001f5e:	4413      	add	r3, r2
70001f60:	009b      	lsls	r3, r3, #2
70001f62:	440b      	add	r3, r1
70001f64:	f503 7318 	add.w	r3, r3, #608	@ 0x260
70001f68:	2200      	movs	r2, #0
70001f6a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
70001f6c:	7bfa      	ldrb	r2, [r7, #15]
70001f6e:	6879      	ldr	r1, [r7, #4]
70001f70:	4613      	mov	r3, r2
70001f72:	00db      	lsls	r3, r3, #3
70001f74:	4413      	add	r3, r2
70001f76:	009b      	lsls	r3, r3, #2
70001f78:	440b      	add	r3, r1
70001f7a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
70001f7e:	2200      	movs	r2, #0
70001f80:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
70001f82:	7bfb      	ldrb	r3, [r7, #15]
70001f84:	3301      	adds	r3, #1
70001f86:	73fb      	strb	r3, [r7, #15]
70001f88:	687b      	ldr	r3, [r7, #4]
70001f8a:	791b      	ldrb	r3, [r3, #4]
70001f8c:	7bfa      	ldrb	r2, [r7, #15]
70001f8e:	429a      	cmp	r2, r3
70001f90:	d3b5      	bcc.n	70001efe <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
70001f92:	687b      	ldr	r3, [r7, #4]
70001f94:	6818      	ldr	r0, [r3, #0]
70001f96:	687b      	ldr	r3, [r7, #4]
70001f98:	7c1a      	ldrb	r2, [r3, #16]
70001f9a:	f88d 2000 	strb.w	r2, [sp]
70001f9e:	3304      	adds	r3, #4
70001fa0:	cb0e      	ldmia	r3, {r1, r2, r3}
70001fa2:	f003 fa79 	bl	70005498 <USB_DevInit>
70001fa6:	4603      	mov	r3, r0
70001fa8:	2b00      	cmp	r3, #0
70001faa:	d005      	beq.n	70001fb8 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
70001fac:	687b      	ldr	r3, [r7, #4]
70001fae:	2202      	movs	r2, #2
70001fb0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
70001fb4:	2301      	movs	r3, #1
70001fb6:	e013      	b.n	70001fe0 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
70001fb8:	687b      	ldr	r3, [r7, #4]
70001fba:	2200      	movs	r2, #0
70001fbc:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
70001fbe:	687b      	ldr	r3, [r7, #4]
70001fc0:	2201      	movs	r2, #1
70001fc2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
70001fc6:	687b      	ldr	r3, [r7, #4]
70001fc8:	7b1b      	ldrb	r3, [r3, #12]
70001fca:	2b01      	cmp	r3, #1
70001fcc:	d102      	bne.n	70001fd4 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
70001fce:	6878      	ldr	r0, [r7, #4]
70001fd0:	f001 f958 	bl	70003284 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
70001fd4:	687b      	ldr	r3, [r7, #4]
70001fd6:	681b      	ldr	r3, [r3, #0]
70001fd8:	4618      	mov	r0, r3
70001fda:	f004 fafc 	bl	700065d6 <USB_DevDisconnect>

  return HAL_OK;
70001fde:	2300      	movs	r3, #0
}
70001fe0:	4618      	mov	r0, r3
70001fe2:	3710      	adds	r7, #16
70001fe4:	46bd      	mov	sp, r7
70001fe6:	bd80      	pop	{r7, pc}
70001fe8:	40080000 	.word	0x40080000

70001fec <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
70001fec:	b580      	push	{r7, lr}
70001fee:	b084      	sub	sp, #16
70001ff0:	af00      	add	r7, sp, #0
70001ff2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
70001ff4:	687b      	ldr	r3, [r7, #4]
70001ff6:	681b      	ldr	r3, [r3, #0]
70001ff8:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
70001ffa:	687b      	ldr	r3, [r7, #4]
70001ffc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70002000:	2b01      	cmp	r3, #1
70002002:	d101      	bne.n	70002008 <HAL_PCD_Start+0x1c>
70002004:	2302      	movs	r3, #2
70002006:	e022      	b.n	7000204e <HAL_PCD_Start+0x62>
70002008:	687b      	ldr	r3, [r7, #4]
7000200a:	2201      	movs	r2, #1
7000200c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
70002010:	68fb      	ldr	r3, [r7, #12]
70002012:	68db      	ldr	r3, [r3, #12]
70002014:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70002018:	2b00      	cmp	r3, #0
7000201a:	d009      	beq.n	70002030 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
7000201c:	687b      	ldr	r3, [r7, #4]
7000201e:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
70002020:	2b01      	cmp	r3, #1
70002022:	d105      	bne.n	70002030 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
70002024:	68fb      	ldr	r3, [r7, #12]
70002026:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70002028:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
7000202c:	68fb      	ldr	r3, [r7, #12]
7000202e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
70002030:	687b      	ldr	r3, [r7, #4]
70002032:	681b      	ldr	r3, [r3, #0]
70002034:	4618      	mov	r0, r3
70002036:	f003 f9c1 	bl	700053bc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
7000203a:	687b      	ldr	r3, [r7, #4]
7000203c:	681b      	ldr	r3, [r3, #0]
7000203e:	4618      	mov	r0, r3
70002040:	f004 faa8 	bl	70006594 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
70002044:	687b      	ldr	r3, [r7, #4]
70002046:	2200      	movs	r2, #0
70002048:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
7000204c:	2300      	movs	r3, #0
}
7000204e:	4618      	mov	r0, r3
70002050:	3710      	adds	r7, #16
70002052:	46bd      	mov	sp, r7
70002054:	bd80      	pop	{r7, pc}

70002056 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
70002056:	b590      	push	{r4, r7, lr}
70002058:	b08d      	sub	sp, #52	@ 0x34
7000205a:	af00      	add	r7, sp, #0
7000205c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
7000205e:	687b      	ldr	r3, [r7, #4]
70002060:	681b      	ldr	r3, [r3, #0]
70002062:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
70002064:	6a3b      	ldr	r3, [r7, #32]
70002066:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
70002068:	687b      	ldr	r3, [r7, #4]
7000206a:	681b      	ldr	r3, [r3, #0]
7000206c:	4618      	mov	r0, r3
7000206e:	f004 fb66 	bl	7000673e <USB_GetMode>
70002072:	4603      	mov	r3, r0
70002074:	2b00      	cmp	r3, #0
70002076:	f040 84b9 	bne.w	700029ec <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
7000207a:	687b      	ldr	r3, [r7, #4]
7000207c:	681b      	ldr	r3, [r3, #0]
7000207e:	4618      	mov	r0, r3
70002080:	f004 faca 	bl	70006618 <USB_ReadInterrupts>
70002084:	4603      	mov	r3, r0
70002086:	2b00      	cmp	r3, #0
70002088:	f000 84af 	beq.w	700029ea <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
7000208c:	69fb      	ldr	r3, [r7, #28]
7000208e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002092:	689b      	ldr	r3, [r3, #8]
70002094:	0a1b      	lsrs	r3, r3, #8
70002096:	f3c3 020d 	ubfx	r2, r3, #0, #14
7000209a:	687b      	ldr	r3, [r7, #4]
7000209c:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
700020a0:	687b      	ldr	r3, [r7, #4]
700020a2:	681b      	ldr	r3, [r3, #0]
700020a4:	4618      	mov	r0, r3
700020a6:	f004 fab7 	bl	70006618 <USB_ReadInterrupts>
700020aa:	4603      	mov	r3, r0
700020ac:	f003 0302 	and.w	r3, r3, #2
700020b0:	2b02      	cmp	r3, #2
700020b2:	d107      	bne.n	700020c4 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
700020b4:	687b      	ldr	r3, [r7, #4]
700020b6:	681b      	ldr	r3, [r3, #0]
700020b8:	695a      	ldr	r2, [r3, #20]
700020ba:	687b      	ldr	r3, [r7, #4]
700020bc:	681b      	ldr	r3, [r3, #0]
700020be:	f002 0202 	and.w	r2, r2, #2
700020c2:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
700020c4:	687b      	ldr	r3, [r7, #4]
700020c6:	681b      	ldr	r3, [r3, #0]
700020c8:	4618      	mov	r0, r3
700020ca:	f004 faa5 	bl	70006618 <USB_ReadInterrupts>
700020ce:	4603      	mov	r3, r0
700020d0:	f003 0310 	and.w	r3, r3, #16
700020d4:	2b10      	cmp	r3, #16
700020d6:	d161      	bne.n	7000219c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
700020d8:	687b      	ldr	r3, [r7, #4]
700020da:	681b      	ldr	r3, [r3, #0]
700020dc:	699a      	ldr	r2, [r3, #24]
700020de:	687b      	ldr	r3, [r7, #4]
700020e0:	681b      	ldr	r3, [r3, #0]
700020e2:	f022 0210 	bic.w	r2, r2, #16
700020e6:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
700020e8:	6a3b      	ldr	r3, [r7, #32]
700020ea:	6a1b      	ldr	r3, [r3, #32]
700020ec:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
700020ee:	69bb      	ldr	r3, [r7, #24]
700020f0:	f003 020f 	and.w	r2, r3, #15
700020f4:	4613      	mov	r3, r2
700020f6:	00db      	lsls	r3, r3, #3
700020f8:	4413      	add	r3, r2
700020fa:	009b      	lsls	r3, r3, #2
700020fc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002100:	687a      	ldr	r2, [r7, #4]
70002102:	4413      	add	r3, r2
70002104:	3304      	adds	r3, #4
70002106:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
70002108:	69bb      	ldr	r3, [r7, #24]
7000210a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
7000210e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70002112:	d124      	bne.n	7000215e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
70002114:	69ba      	ldr	r2, [r7, #24]
70002116:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
7000211a:	4013      	ands	r3, r2
7000211c:	2b00      	cmp	r3, #0
7000211e:	d035      	beq.n	7000218c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
70002120:	697b      	ldr	r3, [r7, #20]
70002122:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
70002124:	69bb      	ldr	r3, [r7, #24]
70002126:	091b      	lsrs	r3, r3, #4
70002128:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
7000212a:	f3c3 030a 	ubfx	r3, r3, #0, #11
7000212e:	b29b      	uxth	r3, r3
70002130:	461a      	mov	r2, r3
70002132:	6a38      	ldr	r0, [r7, #32]
70002134:	f004 f8dc 	bl	700062f0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
70002138:	697b      	ldr	r3, [r7, #20]
7000213a:	68da      	ldr	r2, [r3, #12]
7000213c:	69bb      	ldr	r3, [r7, #24]
7000213e:	091b      	lsrs	r3, r3, #4
70002140:	f3c3 030a 	ubfx	r3, r3, #0, #11
70002144:	441a      	add	r2, r3
70002146:	697b      	ldr	r3, [r7, #20]
70002148:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
7000214a:	697b      	ldr	r3, [r7, #20]
7000214c:	695a      	ldr	r2, [r3, #20]
7000214e:	69bb      	ldr	r3, [r7, #24]
70002150:	091b      	lsrs	r3, r3, #4
70002152:	f3c3 030a 	ubfx	r3, r3, #0, #11
70002156:	441a      	add	r2, r3
70002158:	697b      	ldr	r3, [r7, #20]
7000215a:	615a      	str	r2, [r3, #20]
7000215c:	e016      	b.n	7000218c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
7000215e:	69bb      	ldr	r3, [r7, #24]
70002160:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
70002164:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
70002168:	d110      	bne.n	7000218c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
7000216a:	687b      	ldr	r3, [r7, #4]
7000216c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
70002170:	2208      	movs	r2, #8
70002172:	4619      	mov	r1, r3
70002174:	6a38      	ldr	r0, [r7, #32]
70002176:	f004 f8bb 	bl	700062f0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
7000217a:	697b      	ldr	r3, [r7, #20]
7000217c:	695a      	ldr	r2, [r3, #20]
7000217e:	69bb      	ldr	r3, [r7, #24]
70002180:	091b      	lsrs	r3, r3, #4
70002182:	f3c3 030a 	ubfx	r3, r3, #0, #11
70002186:	441a      	add	r2, r3
70002188:	697b      	ldr	r3, [r7, #20]
7000218a:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
7000218c:	687b      	ldr	r3, [r7, #4]
7000218e:	681b      	ldr	r3, [r3, #0]
70002190:	699a      	ldr	r2, [r3, #24]
70002192:	687b      	ldr	r3, [r7, #4]
70002194:	681b      	ldr	r3, [r3, #0]
70002196:	f042 0210 	orr.w	r2, r2, #16
7000219a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
7000219c:	687b      	ldr	r3, [r7, #4]
7000219e:	681b      	ldr	r3, [r3, #0]
700021a0:	4618      	mov	r0, r3
700021a2:	f004 fa39 	bl	70006618 <USB_ReadInterrupts>
700021a6:	4603      	mov	r3, r0
700021a8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
700021ac:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
700021b0:	f040 80a7 	bne.w	70002302 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
700021b4:	2300      	movs	r3, #0
700021b6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
700021b8:	687b      	ldr	r3, [r7, #4]
700021ba:	681b      	ldr	r3, [r3, #0]
700021bc:	4618      	mov	r0, r3
700021be:	f004 fa3e 	bl	7000663e <USB_ReadDevAllOutEpInterrupt>
700021c2:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
700021c4:	e099      	b.n	700022fa <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
700021c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
700021c8:	f003 0301 	and.w	r3, r3, #1
700021cc:	2b00      	cmp	r3, #0
700021ce:	f000 808e 	beq.w	700022ee <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
700021d2:	687b      	ldr	r3, [r7, #4]
700021d4:	681b      	ldr	r3, [r3, #0]
700021d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700021d8:	b2d2      	uxtb	r2, r2
700021da:	4611      	mov	r1, r2
700021dc:	4618      	mov	r0, r3
700021de:	f004 fa62 	bl	700066a6 <USB_ReadDevOutEPInterrupt>
700021e2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
700021e4:	693b      	ldr	r3, [r7, #16]
700021e6:	f003 0301 	and.w	r3, r3, #1
700021ea:	2b00      	cmp	r3, #0
700021ec:	d00c      	beq.n	70002208 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
700021ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700021f0:	015a      	lsls	r2, r3, #5
700021f2:	69fb      	ldr	r3, [r7, #28]
700021f4:	4413      	add	r3, r2
700021f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700021fa:	461a      	mov	r2, r3
700021fc:	2301      	movs	r3, #1
700021fe:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
70002200:	6a79      	ldr	r1, [r7, #36]	@ 0x24
70002202:	6878      	ldr	r0, [r7, #4]
70002204:	f000 feb8 	bl	70002f78 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
70002208:	693b      	ldr	r3, [r7, #16]
7000220a:	f003 0308 	and.w	r3, r3, #8
7000220e:	2b00      	cmp	r3, #0
70002210:	d00c      	beq.n	7000222c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
70002212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002214:	015a      	lsls	r2, r3, #5
70002216:	69fb      	ldr	r3, [r7, #28]
70002218:	4413      	add	r3, r2
7000221a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000221e:	461a      	mov	r2, r3
70002220:	2308      	movs	r3, #8
70002222:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
70002224:	6a79      	ldr	r1, [r7, #36]	@ 0x24
70002226:	6878      	ldr	r0, [r7, #4]
70002228:	f000 ff8e 	bl	70003148 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
7000222c:	693b      	ldr	r3, [r7, #16]
7000222e:	f003 0310 	and.w	r3, r3, #16
70002232:	2b00      	cmp	r3, #0
70002234:	d008      	beq.n	70002248 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
70002236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002238:	015a      	lsls	r2, r3, #5
7000223a:	69fb      	ldr	r3, [r7, #28]
7000223c:	4413      	add	r3, r2
7000223e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002242:	461a      	mov	r2, r3
70002244:	2310      	movs	r3, #16
70002246:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
70002248:	693b      	ldr	r3, [r7, #16]
7000224a:	f003 0302 	and.w	r3, r3, #2
7000224e:	2b00      	cmp	r3, #0
70002250:	d030      	beq.n	700022b4 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
70002252:	6a3b      	ldr	r3, [r7, #32]
70002254:	695b      	ldr	r3, [r3, #20]
70002256:	f003 0380 	and.w	r3, r3, #128	@ 0x80
7000225a:	2b80      	cmp	r3, #128	@ 0x80
7000225c:	d109      	bne.n	70002272 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
7000225e:	69fb      	ldr	r3, [r7, #28]
70002260:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002264:	685b      	ldr	r3, [r3, #4]
70002266:	69fa      	ldr	r2, [r7, #28]
70002268:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
7000226c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
70002270:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
70002272:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70002274:	4613      	mov	r3, r2
70002276:	00db      	lsls	r3, r3, #3
70002278:	4413      	add	r3, r2
7000227a:	009b      	lsls	r3, r3, #2
7000227c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002280:	687a      	ldr	r2, [r7, #4]
70002282:	4413      	add	r3, r2
70002284:	3304      	adds	r3, #4
70002286:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
70002288:	697b      	ldr	r3, [r7, #20]
7000228a:	78db      	ldrb	r3, [r3, #3]
7000228c:	2b01      	cmp	r3, #1
7000228e:	d108      	bne.n	700022a2 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
70002290:	697b      	ldr	r3, [r7, #20]
70002292:	2200      	movs	r2, #0
70002294:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
70002296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002298:	b2db      	uxtb	r3, r3
7000229a:	4619      	mov	r1, r3
7000229c:	6878      	ldr	r0, [r7, #4]
7000229e:	f006 f815 	bl	700082cc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
700022a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700022a4:	015a      	lsls	r2, r3, #5
700022a6:	69fb      	ldr	r3, [r7, #28]
700022a8:	4413      	add	r3, r2
700022aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700022ae:	461a      	mov	r2, r3
700022b0:	2302      	movs	r3, #2
700022b2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
700022b4:	693b      	ldr	r3, [r7, #16]
700022b6:	f003 0320 	and.w	r3, r3, #32
700022ba:	2b00      	cmp	r3, #0
700022bc:	d008      	beq.n	700022d0 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
700022be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700022c0:	015a      	lsls	r2, r3, #5
700022c2:	69fb      	ldr	r3, [r7, #28]
700022c4:	4413      	add	r3, r2
700022c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700022ca:	461a      	mov	r2, r3
700022cc:	2320      	movs	r3, #32
700022ce:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
700022d0:	693b      	ldr	r3, [r7, #16]
700022d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
700022d6:	2b00      	cmp	r3, #0
700022d8:	d009      	beq.n	700022ee <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
700022da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700022dc:	015a      	lsls	r2, r3, #5
700022de:	69fb      	ldr	r3, [r7, #28]
700022e0:	4413      	add	r3, r2
700022e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700022e6:	461a      	mov	r2, r3
700022e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
700022ec:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
700022ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700022f0:	3301      	adds	r3, #1
700022f2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
700022f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
700022f6:	085b      	lsrs	r3, r3, #1
700022f8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
700022fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
700022fc:	2b00      	cmp	r3, #0
700022fe:	f47f af62 	bne.w	700021c6 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
70002302:	687b      	ldr	r3, [r7, #4]
70002304:	681b      	ldr	r3, [r3, #0]
70002306:	4618      	mov	r0, r3
70002308:	f004 f986 	bl	70006618 <USB_ReadInterrupts>
7000230c:	4603      	mov	r3, r0
7000230e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
70002312:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70002316:	f040 80db 	bne.w	700024d0 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
7000231a:	687b      	ldr	r3, [r7, #4]
7000231c:	681b      	ldr	r3, [r3, #0]
7000231e:	4618      	mov	r0, r3
70002320:	f004 f9a7 	bl	70006672 <USB_ReadDevAllInEpInterrupt>
70002324:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
70002326:	2300      	movs	r3, #0
70002328:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
7000232a:	e0cd      	b.n	700024c8 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
7000232c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
7000232e:	f003 0301 	and.w	r3, r3, #1
70002332:	2b00      	cmp	r3, #0
70002334:	f000 80c2 	beq.w	700024bc <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
70002338:	687b      	ldr	r3, [r7, #4]
7000233a:	681b      	ldr	r3, [r3, #0]
7000233c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
7000233e:	b2d2      	uxtb	r2, r2
70002340:	4611      	mov	r1, r2
70002342:	4618      	mov	r0, r3
70002344:	f004 f9cd 	bl	700066e2 <USB_ReadDevInEPInterrupt>
70002348:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
7000234a:	693b      	ldr	r3, [r7, #16]
7000234c:	f003 0301 	and.w	r3, r3, #1
70002350:	2b00      	cmp	r3, #0
70002352:	d057      	beq.n	70002404 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
70002354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002356:	f003 030f 	and.w	r3, r3, #15
7000235a:	2201      	movs	r2, #1
7000235c:	fa02 f303 	lsl.w	r3, r2, r3
70002360:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
70002362:	69fb      	ldr	r3, [r7, #28]
70002364:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002368:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
7000236a:	68fb      	ldr	r3, [r7, #12]
7000236c:	43db      	mvns	r3, r3
7000236e:	69f9      	ldr	r1, [r7, #28]
70002370:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70002374:	4013      	ands	r3, r2
70002376:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
70002378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000237a:	015a      	lsls	r2, r3, #5
7000237c:	69fb      	ldr	r3, [r7, #28]
7000237e:	4413      	add	r3, r2
70002380:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70002384:	461a      	mov	r2, r3
70002386:	2301      	movs	r3, #1
70002388:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
7000238a:	687b      	ldr	r3, [r7, #4]
7000238c:	799b      	ldrb	r3, [r3, #6]
7000238e:	2b01      	cmp	r3, #1
70002390:	d132      	bne.n	700023f8 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
70002392:	6879      	ldr	r1, [r7, #4]
70002394:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70002396:	4613      	mov	r3, r2
70002398:	00db      	lsls	r3, r3, #3
7000239a:	4413      	add	r3, r2
7000239c:	009b      	lsls	r3, r3, #2
7000239e:	440b      	add	r3, r1
700023a0:	3320      	adds	r3, #32
700023a2:	6819      	ldr	r1, [r3, #0]
700023a4:	6878      	ldr	r0, [r7, #4]
700023a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700023a8:	4613      	mov	r3, r2
700023aa:	00db      	lsls	r3, r3, #3
700023ac:	4413      	add	r3, r2
700023ae:	009b      	lsls	r3, r3, #2
700023b0:	4403      	add	r3, r0
700023b2:	331c      	adds	r3, #28
700023b4:	681b      	ldr	r3, [r3, #0]
700023b6:	4419      	add	r1, r3
700023b8:	6878      	ldr	r0, [r7, #4]
700023ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700023bc:	4613      	mov	r3, r2
700023be:	00db      	lsls	r3, r3, #3
700023c0:	4413      	add	r3, r2
700023c2:	009b      	lsls	r3, r3, #2
700023c4:	4403      	add	r3, r0
700023c6:	3320      	adds	r3, #32
700023c8:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
700023ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700023cc:	2b00      	cmp	r3, #0
700023ce:	d113      	bne.n	700023f8 <HAL_PCD_IRQHandler+0x3a2>
700023d0:	6879      	ldr	r1, [r7, #4]
700023d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700023d4:	4613      	mov	r3, r2
700023d6:	00db      	lsls	r3, r3, #3
700023d8:	4413      	add	r3, r2
700023da:	009b      	lsls	r3, r3, #2
700023dc:	440b      	add	r3, r1
700023de:	3324      	adds	r3, #36	@ 0x24
700023e0:	681b      	ldr	r3, [r3, #0]
700023e2:	2b00      	cmp	r3, #0
700023e4:	d108      	bne.n	700023f8 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
700023e6:	687b      	ldr	r3, [r7, #4]
700023e8:	6818      	ldr	r0, [r3, #0]
700023ea:	687b      	ldr	r3, [r7, #4]
700023ec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
700023f0:	461a      	mov	r2, r3
700023f2:	2101      	movs	r1, #1
700023f4:	f004 f9d6 	bl	700067a4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
700023f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700023fa:	b2db      	uxtb	r3, r3
700023fc:	4619      	mov	r1, r3
700023fe:	6878      	ldr	r0, [r7, #4]
70002400:	f005 fecf 	bl	700081a2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
70002404:	693b      	ldr	r3, [r7, #16]
70002406:	f003 0308 	and.w	r3, r3, #8
7000240a:	2b00      	cmp	r3, #0
7000240c:	d008      	beq.n	70002420 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
7000240e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002410:	015a      	lsls	r2, r3, #5
70002412:	69fb      	ldr	r3, [r7, #28]
70002414:	4413      	add	r3, r2
70002416:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000241a:	461a      	mov	r2, r3
7000241c:	2308      	movs	r3, #8
7000241e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
70002420:	693b      	ldr	r3, [r7, #16]
70002422:	f003 0310 	and.w	r3, r3, #16
70002426:	2b00      	cmp	r3, #0
70002428:	d008      	beq.n	7000243c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
7000242a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000242c:	015a      	lsls	r2, r3, #5
7000242e:	69fb      	ldr	r3, [r7, #28]
70002430:	4413      	add	r3, r2
70002432:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70002436:	461a      	mov	r2, r3
70002438:	2310      	movs	r3, #16
7000243a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
7000243c:	693b      	ldr	r3, [r7, #16]
7000243e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70002442:	2b00      	cmp	r3, #0
70002444:	d008      	beq.n	70002458 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
70002446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002448:	015a      	lsls	r2, r3, #5
7000244a:	69fb      	ldr	r3, [r7, #28]
7000244c:	4413      	add	r3, r2
7000244e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70002452:	461a      	mov	r2, r3
70002454:	2340      	movs	r3, #64	@ 0x40
70002456:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
70002458:	693b      	ldr	r3, [r7, #16]
7000245a:	f003 0302 	and.w	r3, r3, #2
7000245e:	2b00      	cmp	r3, #0
70002460:	d023      	beq.n	700024aa <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
70002462:	6a79      	ldr	r1, [r7, #36]	@ 0x24
70002464:	6a38      	ldr	r0, [r7, #32]
70002466:	f003 f9b5 	bl	700057d4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
7000246a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
7000246c:	4613      	mov	r3, r2
7000246e:	00db      	lsls	r3, r3, #3
70002470:	4413      	add	r3, r2
70002472:	009b      	lsls	r3, r3, #2
70002474:	3310      	adds	r3, #16
70002476:	687a      	ldr	r2, [r7, #4]
70002478:	4413      	add	r3, r2
7000247a:	3304      	adds	r3, #4
7000247c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
7000247e:	697b      	ldr	r3, [r7, #20]
70002480:	78db      	ldrb	r3, [r3, #3]
70002482:	2b01      	cmp	r3, #1
70002484:	d108      	bne.n	70002498 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
70002486:	697b      	ldr	r3, [r7, #20]
70002488:	2200      	movs	r2, #0
7000248a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
7000248c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000248e:	b2db      	uxtb	r3, r3
70002490:	4619      	mov	r1, r3
70002492:	6878      	ldr	r0, [r7, #4]
70002494:	f005 ff2c 	bl	700082f0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
70002498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000249a:	015a      	lsls	r2, r3, #5
7000249c:	69fb      	ldr	r3, [r7, #28]
7000249e:	4413      	add	r3, r2
700024a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700024a4:	461a      	mov	r2, r3
700024a6:	2302      	movs	r3, #2
700024a8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
700024aa:	693b      	ldr	r3, [r7, #16]
700024ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
700024b0:	2b00      	cmp	r3, #0
700024b2:	d003      	beq.n	700024bc <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
700024b4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
700024b6:	6878      	ldr	r0, [r7, #4]
700024b8:	f000 fcd2 	bl	70002e60 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
700024bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700024be:	3301      	adds	r3, #1
700024c0:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
700024c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
700024c4:	085b      	lsrs	r3, r3, #1
700024c6:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
700024c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
700024ca:	2b00      	cmp	r3, #0
700024cc:	f47f af2e 	bne.w	7000232c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
700024d0:	687b      	ldr	r3, [r7, #4]
700024d2:	681b      	ldr	r3, [r3, #0]
700024d4:	4618      	mov	r0, r3
700024d6:	f004 f89f 	bl	70006618 <USB_ReadInterrupts>
700024da:	4603      	mov	r3, r0
700024dc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
700024e0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
700024e4:	d122      	bne.n	7000252c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
700024e6:	69fb      	ldr	r3, [r7, #28]
700024e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700024ec:	685b      	ldr	r3, [r3, #4]
700024ee:	69fa      	ldr	r2, [r7, #28]
700024f0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700024f4:	f023 0301 	bic.w	r3, r3, #1
700024f8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
700024fa:	687b      	ldr	r3, [r7, #4]
700024fc:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
70002500:	2b01      	cmp	r3, #1
70002502:	d108      	bne.n	70002516 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
70002504:	687b      	ldr	r3, [r7, #4]
70002506:	2200      	movs	r2, #0
70002508:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
7000250c:	2100      	movs	r1, #0
7000250e:	6878      	ldr	r0, [r7, #4]
70002510:	f000 fedc 	bl	700032cc <HAL_PCDEx_LPM_Callback>
70002514:	e002      	b.n	7000251c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
70002516:	6878      	ldr	r0, [r7, #4]
70002518:	f005 feb0 	bl	7000827c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
7000251c:	687b      	ldr	r3, [r7, #4]
7000251e:	681b      	ldr	r3, [r3, #0]
70002520:	695a      	ldr	r2, [r3, #20]
70002522:	687b      	ldr	r3, [r7, #4]
70002524:	681b      	ldr	r3, [r3, #0]
70002526:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
7000252a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
7000252c:	687b      	ldr	r3, [r7, #4]
7000252e:	681b      	ldr	r3, [r3, #0]
70002530:	4618      	mov	r0, r3
70002532:	f004 f871 	bl	70006618 <USB_ReadInterrupts>
70002536:	4603      	mov	r3, r0
70002538:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
7000253c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
70002540:	d112      	bne.n	70002568 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
70002542:	69fb      	ldr	r3, [r7, #28]
70002544:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002548:	689b      	ldr	r3, [r3, #8]
7000254a:	f003 0301 	and.w	r3, r3, #1
7000254e:	2b01      	cmp	r3, #1
70002550:	d102      	bne.n	70002558 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
70002552:	6878      	ldr	r0, [r7, #4]
70002554:	f005 fe76 	bl	70008244 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
70002558:	687b      	ldr	r3, [r7, #4]
7000255a:	681b      	ldr	r3, [r3, #0]
7000255c:	695a      	ldr	r2, [r3, #20]
7000255e:	687b      	ldr	r3, [r7, #4]
70002560:	681b      	ldr	r3, [r3, #0]
70002562:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
70002566:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
70002568:	687b      	ldr	r3, [r7, #4]
7000256a:	681b      	ldr	r3, [r3, #0]
7000256c:	4618      	mov	r0, r3
7000256e:	f004 f853 	bl	70006618 <USB_ReadInterrupts>
70002572:	4603      	mov	r3, r0
70002574:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
70002578:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
7000257c:	d121      	bne.n	700025c2 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
7000257e:	687b      	ldr	r3, [r7, #4]
70002580:	681b      	ldr	r3, [r3, #0]
70002582:	695a      	ldr	r2, [r3, #20]
70002584:	687b      	ldr	r3, [r7, #4]
70002586:	681b      	ldr	r3, [r3, #0]
70002588:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
7000258c:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
7000258e:	687b      	ldr	r3, [r7, #4]
70002590:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
70002594:	2b00      	cmp	r3, #0
70002596:	d111      	bne.n	700025bc <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
70002598:	687b      	ldr	r3, [r7, #4]
7000259a:	2201      	movs	r2, #1
7000259c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
700025a0:	687b      	ldr	r3, [r7, #4]
700025a2:	681b      	ldr	r3, [r3, #0]
700025a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
700025a6:	089b      	lsrs	r3, r3, #2
700025a8:	f003 020f 	and.w	r2, r3, #15
700025ac:	687b      	ldr	r3, [r7, #4]
700025ae:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
700025b2:	2101      	movs	r1, #1
700025b4:	6878      	ldr	r0, [r7, #4]
700025b6:	f000 fe89 	bl	700032cc <HAL_PCDEx_LPM_Callback>
700025ba:	e002      	b.n	700025c2 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
700025bc:	6878      	ldr	r0, [r7, #4]
700025be:	f005 fe41 	bl	70008244 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
700025c2:	687b      	ldr	r3, [r7, #4]
700025c4:	681b      	ldr	r3, [r3, #0]
700025c6:	4618      	mov	r0, r3
700025c8:	f004 f826 	bl	70006618 <USB_ReadInterrupts>
700025cc:	4603      	mov	r3, r0
700025ce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
700025d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
700025d6:	f040 80b7 	bne.w	70002748 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
700025da:	69fb      	ldr	r3, [r7, #28]
700025dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700025e0:	685b      	ldr	r3, [r3, #4]
700025e2:	69fa      	ldr	r2, [r7, #28]
700025e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700025e8:	f023 0301 	bic.w	r3, r3, #1
700025ec:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
700025ee:	687b      	ldr	r3, [r7, #4]
700025f0:	681b      	ldr	r3, [r3, #0]
700025f2:	2110      	movs	r1, #16
700025f4:	4618      	mov	r0, r3
700025f6:	f003 f8ed 	bl	700057d4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
700025fa:	2300      	movs	r3, #0
700025fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
700025fe:	e046      	b.n	7000268e <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
70002600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
70002602:	015a      	lsls	r2, r3, #5
70002604:	69fb      	ldr	r3, [r7, #28]
70002606:	4413      	add	r3, r2
70002608:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000260c:	461a      	mov	r2, r3
7000260e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
70002612:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
70002614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
70002616:	015a      	lsls	r2, r3, #5
70002618:	69fb      	ldr	r3, [r7, #28]
7000261a:	4413      	add	r3, r2
7000261c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70002620:	681b      	ldr	r3, [r3, #0]
70002622:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
70002624:	0151      	lsls	r1, r2, #5
70002626:	69fa      	ldr	r2, [r7, #28]
70002628:	440a      	add	r2, r1
7000262a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
7000262e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
70002632:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
70002634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
70002636:	015a      	lsls	r2, r3, #5
70002638:	69fb      	ldr	r3, [r7, #28]
7000263a:	4413      	add	r3, r2
7000263c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002640:	461a      	mov	r2, r3
70002642:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
70002646:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
70002648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
7000264a:	015a      	lsls	r2, r3, #5
7000264c:	69fb      	ldr	r3, [r7, #28]
7000264e:	4413      	add	r3, r2
70002650:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002654:	681b      	ldr	r3, [r3, #0]
70002656:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
70002658:	0151      	lsls	r1, r2, #5
7000265a:	69fa      	ldr	r2, [r7, #28]
7000265c:	440a      	add	r2, r1
7000265e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70002662:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
70002666:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
70002668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
7000266a:	015a      	lsls	r2, r3, #5
7000266c:	69fb      	ldr	r3, [r7, #28]
7000266e:	4413      	add	r3, r2
70002670:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002674:	681b      	ldr	r3, [r3, #0]
70002676:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
70002678:	0151      	lsls	r1, r2, #5
7000267a:	69fa      	ldr	r2, [r7, #28]
7000267c:	440a      	add	r2, r1
7000267e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70002682:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70002686:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
70002688:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
7000268a:	3301      	adds	r3, #1
7000268c:	62fb      	str	r3, [r7, #44]	@ 0x2c
7000268e:	687b      	ldr	r3, [r7, #4]
70002690:	791b      	ldrb	r3, [r3, #4]
70002692:	461a      	mov	r2, r3
70002694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
70002696:	4293      	cmp	r3, r2
70002698:	d3b2      	bcc.n	70002600 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
7000269a:	69fb      	ldr	r3, [r7, #28]
7000269c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700026a0:	69db      	ldr	r3, [r3, #28]
700026a2:	69fa      	ldr	r2, [r7, #28]
700026a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700026a8:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
700026ac:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
700026ae:	687b      	ldr	r3, [r7, #4]
700026b0:	7bdb      	ldrb	r3, [r3, #15]
700026b2:	2b00      	cmp	r3, #0
700026b4:	d016      	beq.n	700026e4 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
700026b6:	69fb      	ldr	r3, [r7, #28]
700026b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700026bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
700026c0:	69fa      	ldr	r2, [r7, #28]
700026c2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700026c6:	f043 030b 	orr.w	r3, r3, #11
700026ca:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
700026ce:	69fb      	ldr	r3, [r7, #28]
700026d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700026d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
700026d6:	69fa      	ldr	r2, [r7, #28]
700026d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700026dc:	f043 030b 	orr.w	r3, r3, #11
700026e0:	6453      	str	r3, [r2, #68]	@ 0x44
700026e2:	e015      	b.n	70002710 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
700026e4:	69fb      	ldr	r3, [r7, #28]
700026e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700026ea:	695a      	ldr	r2, [r3, #20]
700026ec:	69fb      	ldr	r3, [r7, #28]
700026ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700026f2:	4619      	mov	r1, r3
700026f4:	f242 032b 	movw	r3, #8235	@ 0x202b
700026f8:	4313      	orrs	r3, r2
700026fa:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
700026fc:	69fb      	ldr	r3, [r7, #28]
700026fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002702:	691b      	ldr	r3, [r3, #16]
70002704:	69fa      	ldr	r2, [r7, #28]
70002706:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
7000270a:	f043 030b 	orr.w	r3, r3, #11
7000270e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
70002710:	69fb      	ldr	r3, [r7, #28]
70002712:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002716:	681b      	ldr	r3, [r3, #0]
70002718:	69fa      	ldr	r2, [r7, #28]
7000271a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
7000271e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
70002722:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
70002724:	687b      	ldr	r3, [r7, #4]
70002726:	6818      	ldr	r0, [r3, #0]
70002728:	687b      	ldr	r3, [r7, #4]
7000272a:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
7000272c:	687b      	ldr	r3, [r7, #4]
7000272e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
70002732:	461a      	mov	r2, r3
70002734:	f004 f836 	bl	700067a4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
70002738:	687b      	ldr	r3, [r7, #4]
7000273a:	681b      	ldr	r3, [r3, #0]
7000273c:	695a      	ldr	r2, [r3, #20]
7000273e:	687b      	ldr	r3, [r7, #4]
70002740:	681b      	ldr	r3, [r3, #0]
70002742:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
70002746:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
70002748:	687b      	ldr	r3, [r7, #4]
7000274a:	681b      	ldr	r3, [r3, #0]
7000274c:	4618      	mov	r0, r3
7000274e:	f003 ff63 	bl	70006618 <USB_ReadInterrupts>
70002752:	4603      	mov	r3, r0
70002754:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
70002758:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
7000275c:	d123      	bne.n	700027a6 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
7000275e:	687b      	ldr	r3, [r7, #4]
70002760:	681b      	ldr	r3, [r3, #0]
70002762:	4618      	mov	r0, r3
70002764:	f003 fffa 	bl	7000675c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
70002768:	687b      	ldr	r3, [r7, #4]
7000276a:	681b      	ldr	r3, [r3, #0]
7000276c:	4618      	mov	r0, r3
7000276e:	f003 f8aa 	bl	700058c6 <USB_GetDevSpeed>
70002772:	4603      	mov	r3, r0
70002774:	461a      	mov	r2, r3
70002776:	687b      	ldr	r3, [r7, #4]
70002778:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
7000277a:	687b      	ldr	r3, [r7, #4]
7000277c:	681c      	ldr	r4, [r3, #0]
7000277e:	f001 fca7 	bl	700040d0 <HAL_RCC_GetHCLKFreq>
70002782:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
70002784:	687b      	ldr	r3, [r7, #4]
70002786:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
70002788:	461a      	mov	r2, r3
7000278a:	4620      	mov	r0, r4
7000278c:	f002 fd74 	bl	70005278 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
70002790:	6878      	ldr	r0, [r7, #4]
70002792:	f005 fd2e 	bl	700081f2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
70002796:	687b      	ldr	r3, [r7, #4]
70002798:	681b      	ldr	r3, [r3, #0]
7000279a:	695a      	ldr	r2, [r3, #20]
7000279c:	687b      	ldr	r3, [r7, #4]
7000279e:	681b      	ldr	r3, [r3, #0]
700027a0:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
700027a4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
700027a6:	687b      	ldr	r3, [r7, #4]
700027a8:	681b      	ldr	r3, [r3, #0]
700027aa:	4618      	mov	r0, r3
700027ac:	f003 ff34 	bl	70006618 <USB_ReadInterrupts>
700027b0:	4603      	mov	r3, r0
700027b2:	f003 0308 	and.w	r3, r3, #8
700027b6:	2b08      	cmp	r3, #8
700027b8:	d10a      	bne.n	700027d0 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
700027ba:	6878      	ldr	r0, [r7, #4]
700027bc:	f005 fd0b 	bl	700081d6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
700027c0:	687b      	ldr	r3, [r7, #4]
700027c2:	681b      	ldr	r3, [r3, #0]
700027c4:	695a      	ldr	r2, [r3, #20]
700027c6:	687b      	ldr	r3, [r7, #4]
700027c8:	681b      	ldr	r3, [r3, #0]
700027ca:	f002 0208 	and.w	r2, r2, #8
700027ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
700027d0:	687b      	ldr	r3, [r7, #4]
700027d2:	681b      	ldr	r3, [r3, #0]
700027d4:	4618      	mov	r0, r3
700027d6:	f003 ff1f 	bl	70006618 <USB_ReadInterrupts>
700027da:	4603      	mov	r3, r0
700027dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
700027e0:	2b80      	cmp	r3, #128	@ 0x80
700027e2:	d123      	bne.n	7000282c <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
700027e4:	6a3b      	ldr	r3, [r7, #32]
700027e6:	699b      	ldr	r3, [r3, #24]
700027e8:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
700027ec:	6a3b      	ldr	r3, [r7, #32]
700027ee:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
700027f0:	2301      	movs	r3, #1
700027f2:	627b      	str	r3, [r7, #36]	@ 0x24
700027f4:	e014      	b.n	70002820 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
700027f6:	6879      	ldr	r1, [r7, #4]
700027f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700027fa:	4613      	mov	r3, r2
700027fc:	00db      	lsls	r3, r3, #3
700027fe:	4413      	add	r3, r2
70002800:	009b      	lsls	r3, r3, #2
70002802:	440b      	add	r3, r1
70002804:	f203 2357 	addw	r3, r3, #599	@ 0x257
70002808:	781b      	ldrb	r3, [r3, #0]
7000280a:	2b01      	cmp	r3, #1
7000280c:	d105      	bne.n	7000281a <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
7000280e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002810:	b2db      	uxtb	r3, r3
70002812:	4619      	mov	r1, r3
70002814:	6878      	ldr	r0, [r7, #4]
70002816:	f000 faf2 	bl	70002dfe <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
7000281a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000281c:	3301      	adds	r3, #1
7000281e:	627b      	str	r3, [r7, #36]	@ 0x24
70002820:	687b      	ldr	r3, [r7, #4]
70002822:	791b      	ldrb	r3, [r3, #4]
70002824:	461a      	mov	r2, r3
70002826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002828:	4293      	cmp	r3, r2
7000282a:	d3e4      	bcc.n	700027f6 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
7000282c:	687b      	ldr	r3, [r7, #4]
7000282e:	681b      	ldr	r3, [r3, #0]
70002830:	4618      	mov	r0, r3
70002832:	f003 fef1 	bl	70006618 <USB_ReadInterrupts>
70002836:	4603      	mov	r3, r0
70002838:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
7000283c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
70002840:	d13c      	bne.n	700028bc <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
70002842:	2301      	movs	r3, #1
70002844:	627b      	str	r3, [r7, #36]	@ 0x24
70002846:	e02b      	b.n	700028a0 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
70002848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000284a:	015a      	lsls	r2, r3, #5
7000284c:	69fb      	ldr	r3, [r7, #28]
7000284e:	4413      	add	r3, r2
70002850:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70002854:	681b      	ldr	r3, [r3, #0]
70002856:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
70002858:	6879      	ldr	r1, [r7, #4]
7000285a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
7000285c:	4613      	mov	r3, r2
7000285e:	00db      	lsls	r3, r3, #3
70002860:	4413      	add	r3, r2
70002862:	009b      	lsls	r3, r3, #2
70002864:	440b      	add	r3, r1
70002866:	3318      	adds	r3, #24
70002868:	781b      	ldrb	r3, [r3, #0]
7000286a:	2b01      	cmp	r3, #1
7000286c:	d115      	bne.n	7000289a <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
7000286e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
70002870:	2b00      	cmp	r3, #0
70002872:	da12      	bge.n	7000289a <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
70002874:	6879      	ldr	r1, [r7, #4]
70002876:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70002878:	4613      	mov	r3, r2
7000287a:	00db      	lsls	r3, r3, #3
7000287c:	4413      	add	r3, r2
7000287e:	009b      	lsls	r3, r3, #2
70002880:	440b      	add	r3, r1
70002882:	3317      	adds	r3, #23
70002884:	2201      	movs	r2, #1
70002886:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
70002888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000288a:	b2db      	uxtb	r3, r3
7000288c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
70002890:	b2db      	uxtb	r3, r3
70002892:	4619      	mov	r1, r3
70002894:	6878      	ldr	r0, [r7, #4]
70002896:	f000 fab2 	bl	70002dfe <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
7000289a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000289c:	3301      	adds	r3, #1
7000289e:	627b      	str	r3, [r7, #36]	@ 0x24
700028a0:	687b      	ldr	r3, [r7, #4]
700028a2:	791b      	ldrb	r3, [r3, #4]
700028a4:	461a      	mov	r2, r3
700028a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700028a8:	4293      	cmp	r3, r2
700028aa:	d3cd      	bcc.n	70002848 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
700028ac:	687b      	ldr	r3, [r7, #4]
700028ae:	681b      	ldr	r3, [r3, #0]
700028b0:	695a      	ldr	r2, [r3, #20]
700028b2:	687b      	ldr	r3, [r7, #4]
700028b4:	681b      	ldr	r3, [r3, #0]
700028b6:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
700028ba:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
700028bc:	687b      	ldr	r3, [r7, #4]
700028be:	681b      	ldr	r3, [r3, #0]
700028c0:	4618      	mov	r0, r3
700028c2:	f003 fea9 	bl	70006618 <USB_ReadInterrupts>
700028c6:	4603      	mov	r3, r0
700028c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
700028cc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
700028d0:	d156      	bne.n	70002980 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
700028d2:	2301      	movs	r3, #1
700028d4:	627b      	str	r3, [r7, #36]	@ 0x24
700028d6:	e045      	b.n	70002964 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
700028d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700028da:	015a      	lsls	r2, r3, #5
700028dc:	69fb      	ldr	r3, [r7, #28]
700028de:	4413      	add	r3, r2
700028e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700028e4:	681b      	ldr	r3, [r3, #0]
700028e6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
700028e8:	6879      	ldr	r1, [r7, #4]
700028ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700028ec:	4613      	mov	r3, r2
700028ee:	00db      	lsls	r3, r3, #3
700028f0:	4413      	add	r3, r2
700028f2:	009b      	lsls	r3, r3, #2
700028f4:	440b      	add	r3, r1
700028f6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
700028fa:	781b      	ldrb	r3, [r3, #0]
700028fc:	2b01      	cmp	r3, #1
700028fe:	d12e      	bne.n	7000295e <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
70002900:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
70002902:	2b00      	cmp	r3, #0
70002904:	da2b      	bge.n	7000295e <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
70002906:	69bb      	ldr	r3, [r7, #24]
70002908:	0c1a      	lsrs	r2, r3, #16
7000290a:	687b      	ldr	r3, [r7, #4]
7000290c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
70002910:	4053      	eors	r3, r2
70002912:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
70002916:	2b00      	cmp	r3, #0
70002918:	d121      	bne.n	7000295e <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
7000291a:	6879      	ldr	r1, [r7, #4]
7000291c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
7000291e:	4613      	mov	r3, r2
70002920:	00db      	lsls	r3, r3, #3
70002922:	4413      	add	r3, r2
70002924:	009b      	lsls	r3, r3, #2
70002926:	440b      	add	r3, r1
70002928:	f203 2357 	addw	r3, r3, #599	@ 0x257
7000292c:	2201      	movs	r2, #1
7000292e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
70002930:	6a3b      	ldr	r3, [r7, #32]
70002932:	699b      	ldr	r3, [r3, #24]
70002934:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
70002938:	6a3b      	ldr	r3, [r7, #32]
7000293a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
7000293c:	6a3b      	ldr	r3, [r7, #32]
7000293e:	695b      	ldr	r3, [r3, #20]
70002940:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70002944:	2b00      	cmp	r3, #0
70002946:	d10a      	bne.n	7000295e <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
70002948:	69fb      	ldr	r3, [r7, #28]
7000294a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000294e:	685b      	ldr	r3, [r3, #4]
70002950:	69fa      	ldr	r2, [r7, #28]
70002952:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70002956:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
7000295a:	6053      	str	r3, [r2, #4]
            break;
7000295c:	e008      	b.n	70002970 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
7000295e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002960:	3301      	adds	r3, #1
70002962:	627b      	str	r3, [r7, #36]	@ 0x24
70002964:	687b      	ldr	r3, [r7, #4]
70002966:	791b      	ldrb	r3, [r3, #4]
70002968:	461a      	mov	r2, r3
7000296a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000296c:	4293      	cmp	r3, r2
7000296e:	d3b3      	bcc.n	700028d8 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
70002970:	687b      	ldr	r3, [r7, #4]
70002972:	681b      	ldr	r3, [r3, #0]
70002974:	695a      	ldr	r2, [r3, #20]
70002976:	687b      	ldr	r3, [r7, #4]
70002978:	681b      	ldr	r3, [r3, #0]
7000297a:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
7000297e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
70002980:	687b      	ldr	r3, [r7, #4]
70002982:	681b      	ldr	r3, [r3, #0]
70002984:	4618      	mov	r0, r3
70002986:	f003 fe47 	bl	70006618 <USB_ReadInterrupts>
7000298a:	4603      	mov	r3, r0
7000298c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
70002990:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
70002994:	d10a      	bne.n	700029ac <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
70002996:	6878      	ldr	r0, [r7, #4]
70002998:	f005 fcbc 	bl	70008314 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
7000299c:	687b      	ldr	r3, [r7, #4]
7000299e:	681b      	ldr	r3, [r3, #0]
700029a0:	695a      	ldr	r2, [r3, #20]
700029a2:	687b      	ldr	r3, [r7, #4]
700029a4:	681b      	ldr	r3, [r3, #0]
700029a6:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
700029aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
700029ac:	687b      	ldr	r3, [r7, #4]
700029ae:	681b      	ldr	r3, [r3, #0]
700029b0:	4618      	mov	r0, r3
700029b2:	f003 fe31 	bl	70006618 <USB_ReadInterrupts>
700029b6:	4603      	mov	r3, r0
700029b8:	f003 0304 	and.w	r3, r3, #4
700029bc:	2b04      	cmp	r3, #4
700029be:	d115      	bne.n	700029ec <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
700029c0:	687b      	ldr	r3, [r7, #4]
700029c2:	681b      	ldr	r3, [r3, #0]
700029c4:	685b      	ldr	r3, [r3, #4]
700029c6:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
700029c8:	69bb      	ldr	r3, [r7, #24]
700029ca:	f003 0304 	and.w	r3, r3, #4
700029ce:	2b00      	cmp	r3, #0
700029d0:	d002      	beq.n	700029d8 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
700029d2:	6878      	ldr	r0, [r7, #4]
700029d4:	f005 fcac 	bl	70008330 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
700029d8:	687b      	ldr	r3, [r7, #4]
700029da:	681b      	ldr	r3, [r3, #0]
700029dc:	6859      	ldr	r1, [r3, #4]
700029de:	687b      	ldr	r3, [r7, #4]
700029e0:	681b      	ldr	r3, [r3, #0]
700029e2:	69ba      	ldr	r2, [r7, #24]
700029e4:	430a      	orrs	r2, r1
700029e6:	605a      	str	r2, [r3, #4]
700029e8:	e000      	b.n	700029ec <HAL_PCD_IRQHandler+0x996>
      return;
700029ea:	bf00      	nop
    }
  }
}
700029ec:	3734      	adds	r7, #52	@ 0x34
700029ee:	46bd      	mov	sp, r7
700029f0:	bd90      	pop	{r4, r7, pc}

700029f2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
700029f2:	b580      	push	{r7, lr}
700029f4:	b082      	sub	sp, #8
700029f6:	af00      	add	r7, sp, #0
700029f8:	6078      	str	r0, [r7, #4]
700029fa:	460b      	mov	r3, r1
700029fc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
700029fe:	687b      	ldr	r3, [r7, #4]
70002a00:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70002a04:	2b01      	cmp	r3, #1
70002a06:	d101      	bne.n	70002a0c <HAL_PCD_SetAddress+0x1a>
70002a08:	2302      	movs	r3, #2
70002a0a:	e012      	b.n	70002a32 <HAL_PCD_SetAddress+0x40>
70002a0c:	687b      	ldr	r3, [r7, #4]
70002a0e:	2201      	movs	r2, #1
70002a10:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
70002a14:	687b      	ldr	r3, [r7, #4]
70002a16:	78fa      	ldrb	r2, [r7, #3]
70002a18:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
70002a1a:	687b      	ldr	r3, [r7, #4]
70002a1c:	681b      	ldr	r3, [r3, #0]
70002a1e:	78fa      	ldrb	r2, [r7, #3]
70002a20:	4611      	mov	r1, r2
70002a22:	4618      	mov	r0, r3
70002a24:	f003 fd90 	bl	70006548 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
70002a28:	687b      	ldr	r3, [r7, #4]
70002a2a:	2200      	movs	r2, #0
70002a2c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
70002a30:	2300      	movs	r3, #0
}
70002a32:	4618      	mov	r0, r3
70002a34:	3708      	adds	r7, #8
70002a36:	46bd      	mov	sp, r7
70002a38:	bd80      	pop	{r7, pc}

70002a3a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
70002a3a:	b580      	push	{r7, lr}
70002a3c:	b084      	sub	sp, #16
70002a3e:	af00      	add	r7, sp, #0
70002a40:	6078      	str	r0, [r7, #4]
70002a42:	4608      	mov	r0, r1
70002a44:	4611      	mov	r1, r2
70002a46:	461a      	mov	r2, r3
70002a48:	4603      	mov	r3, r0
70002a4a:	70fb      	strb	r3, [r7, #3]
70002a4c:	460b      	mov	r3, r1
70002a4e:	803b      	strh	r3, [r7, #0]
70002a50:	4613      	mov	r3, r2
70002a52:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
70002a54:	2300      	movs	r3, #0
70002a56:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
70002a58:	f997 3003 	ldrsb.w	r3, [r7, #3]
70002a5c:	2b00      	cmp	r3, #0
70002a5e:	da0f      	bge.n	70002a80 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002a60:	78fb      	ldrb	r3, [r7, #3]
70002a62:	f003 020f 	and.w	r2, r3, #15
70002a66:	4613      	mov	r3, r2
70002a68:	00db      	lsls	r3, r3, #3
70002a6a:	4413      	add	r3, r2
70002a6c:	009b      	lsls	r3, r3, #2
70002a6e:	3310      	adds	r3, #16
70002a70:	687a      	ldr	r2, [r7, #4]
70002a72:	4413      	add	r3, r2
70002a74:	3304      	adds	r3, #4
70002a76:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
70002a78:	68fb      	ldr	r3, [r7, #12]
70002a7a:	2201      	movs	r2, #1
70002a7c:	705a      	strb	r2, [r3, #1]
70002a7e:	e00f      	b.n	70002aa0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
70002a80:	78fb      	ldrb	r3, [r7, #3]
70002a82:	f003 020f 	and.w	r2, r3, #15
70002a86:	4613      	mov	r3, r2
70002a88:	00db      	lsls	r3, r3, #3
70002a8a:	4413      	add	r3, r2
70002a8c:	009b      	lsls	r3, r3, #2
70002a8e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002a92:	687a      	ldr	r2, [r7, #4]
70002a94:	4413      	add	r3, r2
70002a96:	3304      	adds	r3, #4
70002a98:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
70002a9a:	68fb      	ldr	r3, [r7, #12]
70002a9c:	2200      	movs	r2, #0
70002a9e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
70002aa0:	78fb      	ldrb	r3, [r7, #3]
70002aa2:	f003 030f 	and.w	r3, r3, #15
70002aa6:	b2da      	uxtb	r2, r3
70002aa8:	68fb      	ldr	r3, [r7, #12]
70002aaa:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
70002aac:	883b      	ldrh	r3, [r7, #0]
70002aae:	f3c3 020a 	ubfx	r2, r3, #0, #11
70002ab2:	68fb      	ldr	r3, [r7, #12]
70002ab4:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
70002ab6:	68fb      	ldr	r3, [r7, #12]
70002ab8:	78ba      	ldrb	r2, [r7, #2]
70002aba:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
70002abc:	68fb      	ldr	r3, [r7, #12]
70002abe:	785b      	ldrb	r3, [r3, #1]
70002ac0:	2b00      	cmp	r3, #0
70002ac2:	d004      	beq.n	70002ace <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
70002ac4:	68fb      	ldr	r3, [r7, #12]
70002ac6:	781b      	ldrb	r3, [r3, #0]
70002ac8:	461a      	mov	r2, r3
70002aca:	68fb      	ldr	r3, [r7, #12]
70002acc:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
70002ace:	78bb      	ldrb	r3, [r7, #2]
70002ad0:	2b02      	cmp	r3, #2
70002ad2:	d102      	bne.n	70002ada <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
70002ad4:	68fb      	ldr	r3, [r7, #12]
70002ad6:	2200      	movs	r2, #0
70002ad8:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
70002ada:	687b      	ldr	r3, [r7, #4]
70002adc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70002ae0:	2b01      	cmp	r3, #1
70002ae2:	d101      	bne.n	70002ae8 <HAL_PCD_EP_Open+0xae>
70002ae4:	2302      	movs	r3, #2
70002ae6:	e00e      	b.n	70002b06 <HAL_PCD_EP_Open+0xcc>
70002ae8:	687b      	ldr	r3, [r7, #4]
70002aea:	2201      	movs	r2, #1
70002aec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
70002af0:	687b      	ldr	r3, [r7, #4]
70002af2:	681b      	ldr	r3, [r3, #0]
70002af4:	68f9      	ldr	r1, [r7, #12]
70002af6:	4618      	mov	r0, r3
70002af8:	f002 ff0a 	bl	70005910 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
70002afc:	687b      	ldr	r3, [r7, #4]
70002afe:	2200      	movs	r2, #0
70002b00:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
70002b04:	7afb      	ldrb	r3, [r7, #11]
}
70002b06:	4618      	mov	r0, r3
70002b08:	3710      	adds	r7, #16
70002b0a:	46bd      	mov	sp, r7
70002b0c:	bd80      	pop	{r7, pc}

70002b0e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
70002b0e:	b580      	push	{r7, lr}
70002b10:	b084      	sub	sp, #16
70002b12:	af00      	add	r7, sp, #0
70002b14:	6078      	str	r0, [r7, #4]
70002b16:	460b      	mov	r3, r1
70002b18:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
70002b1a:	f997 3003 	ldrsb.w	r3, [r7, #3]
70002b1e:	2b00      	cmp	r3, #0
70002b20:	da0f      	bge.n	70002b42 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002b22:	78fb      	ldrb	r3, [r7, #3]
70002b24:	f003 020f 	and.w	r2, r3, #15
70002b28:	4613      	mov	r3, r2
70002b2a:	00db      	lsls	r3, r3, #3
70002b2c:	4413      	add	r3, r2
70002b2e:	009b      	lsls	r3, r3, #2
70002b30:	3310      	adds	r3, #16
70002b32:	687a      	ldr	r2, [r7, #4]
70002b34:	4413      	add	r3, r2
70002b36:	3304      	adds	r3, #4
70002b38:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
70002b3a:	68fb      	ldr	r3, [r7, #12]
70002b3c:	2201      	movs	r2, #1
70002b3e:	705a      	strb	r2, [r3, #1]
70002b40:	e00f      	b.n	70002b62 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
70002b42:	78fb      	ldrb	r3, [r7, #3]
70002b44:	f003 020f 	and.w	r2, r3, #15
70002b48:	4613      	mov	r3, r2
70002b4a:	00db      	lsls	r3, r3, #3
70002b4c:	4413      	add	r3, r2
70002b4e:	009b      	lsls	r3, r3, #2
70002b50:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002b54:	687a      	ldr	r2, [r7, #4]
70002b56:	4413      	add	r3, r2
70002b58:	3304      	adds	r3, #4
70002b5a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
70002b5c:	68fb      	ldr	r3, [r7, #12]
70002b5e:	2200      	movs	r2, #0
70002b60:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
70002b62:	78fb      	ldrb	r3, [r7, #3]
70002b64:	f003 030f 	and.w	r3, r3, #15
70002b68:	b2da      	uxtb	r2, r3
70002b6a:	68fb      	ldr	r3, [r7, #12]
70002b6c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
70002b6e:	687b      	ldr	r3, [r7, #4]
70002b70:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70002b74:	2b01      	cmp	r3, #1
70002b76:	d101      	bne.n	70002b7c <HAL_PCD_EP_Close+0x6e>
70002b78:	2302      	movs	r3, #2
70002b7a:	e00e      	b.n	70002b9a <HAL_PCD_EP_Close+0x8c>
70002b7c:	687b      	ldr	r3, [r7, #4]
70002b7e:	2201      	movs	r2, #1
70002b80:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
70002b84:	687b      	ldr	r3, [r7, #4]
70002b86:	681b      	ldr	r3, [r3, #0]
70002b88:	68f9      	ldr	r1, [r7, #12]
70002b8a:	4618      	mov	r0, r3
70002b8c:	f002 ff48 	bl	70005a20 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
70002b90:	687b      	ldr	r3, [r7, #4]
70002b92:	2200      	movs	r2, #0
70002b94:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
70002b98:	2300      	movs	r3, #0
}
70002b9a:	4618      	mov	r0, r3
70002b9c:	3710      	adds	r7, #16
70002b9e:	46bd      	mov	sp, r7
70002ba0:	bd80      	pop	{r7, pc}

70002ba2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
70002ba2:	b580      	push	{r7, lr}
70002ba4:	b086      	sub	sp, #24
70002ba6:	af00      	add	r7, sp, #0
70002ba8:	60f8      	str	r0, [r7, #12]
70002baa:	607a      	str	r2, [r7, #4]
70002bac:	603b      	str	r3, [r7, #0]
70002bae:	460b      	mov	r3, r1
70002bb0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
70002bb2:	7afb      	ldrb	r3, [r7, #11]
70002bb4:	f003 020f 	and.w	r2, r3, #15
70002bb8:	4613      	mov	r3, r2
70002bba:	00db      	lsls	r3, r3, #3
70002bbc:	4413      	add	r3, r2
70002bbe:	009b      	lsls	r3, r3, #2
70002bc0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002bc4:	68fa      	ldr	r2, [r7, #12]
70002bc6:	4413      	add	r3, r2
70002bc8:	3304      	adds	r3, #4
70002bca:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
70002bcc:	697b      	ldr	r3, [r7, #20]
70002bce:	687a      	ldr	r2, [r7, #4]
70002bd0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
70002bd2:	697b      	ldr	r3, [r7, #20]
70002bd4:	683a      	ldr	r2, [r7, #0]
70002bd6:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
70002bd8:	697b      	ldr	r3, [r7, #20]
70002bda:	2200      	movs	r2, #0
70002bdc:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
70002bde:	697b      	ldr	r3, [r7, #20]
70002be0:	2200      	movs	r2, #0
70002be2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
70002be4:	7afb      	ldrb	r3, [r7, #11]
70002be6:	f003 030f 	and.w	r3, r3, #15
70002bea:	b2da      	uxtb	r2, r3
70002bec:	697b      	ldr	r3, [r7, #20]
70002bee:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
70002bf0:	68fb      	ldr	r3, [r7, #12]
70002bf2:	799b      	ldrb	r3, [r3, #6]
70002bf4:	2b01      	cmp	r3, #1
70002bf6:	d102      	bne.n	70002bfe <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
70002bf8:	687a      	ldr	r2, [r7, #4]
70002bfa:	697b      	ldr	r3, [r7, #20]
70002bfc:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
70002bfe:	68fb      	ldr	r3, [r7, #12]
70002c00:	6818      	ldr	r0, [r3, #0]
70002c02:	68fb      	ldr	r3, [r7, #12]
70002c04:	799b      	ldrb	r3, [r3, #6]
70002c06:	461a      	mov	r2, r3
70002c08:	6979      	ldr	r1, [r7, #20]
70002c0a:	f002 ffe5 	bl	70005bd8 <USB_EPStartXfer>

  return HAL_OK;
70002c0e:	2300      	movs	r3, #0
}
70002c10:	4618      	mov	r0, r3
70002c12:	3718      	adds	r7, #24
70002c14:	46bd      	mov	sp, r7
70002c16:	bd80      	pop	{r7, pc}

70002c18 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
70002c18:	b580      	push	{r7, lr}
70002c1a:	b086      	sub	sp, #24
70002c1c:	af00      	add	r7, sp, #0
70002c1e:	60f8      	str	r0, [r7, #12]
70002c20:	607a      	str	r2, [r7, #4]
70002c22:	603b      	str	r3, [r7, #0]
70002c24:	460b      	mov	r3, r1
70002c26:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002c28:	7afb      	ldrb	r3, [r7, #11]
70002c2a:	f003 020f 	and.w	r2, r3, #15
70002c2e:	4613      	mov	r3, r2
70002c30:	00db      	lsls	r3, r3, #3
70002c32:	4413      	add	r3, r2
70002c34:	009b      	lsls	r3, r3, #2
70002c36:	3310      	adds	r3, #16
70002c38:	68fa      	ldr	r2, [r7, #12]
70002c3a:	4413      	add	r3, r2
70002c3c:	3304      	adds	r3, #4
70002c3e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
70002c40:	697b      	ldr	r3, [r7, #20]
70002c42:	687a      	ldr	r2, [r7, #4]
70002c44:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
70002c46:	697b      	ldr	r3, [r7, #20]
70002c48:	683a      	ldr	r2, [r7, #0]
70002c4a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
70002c4c:	697b      	ldr	r3, [r7, #20]
70002c4e:	2200      	movs	r2, #0
70002c50:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
70002c52:	697b      	ldr	r3, [r7, #20]
70002c54:	2201      	movs	r2, #1
70002c56:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
70002c58:	7afb      	ldrb	r3, [r7, #11]
70002c5a:	f003 030f 	and.w	r3, r3, #15
70002c5e:	b2da      	uxtb	r2, r3
70002c60:	697b      	ldr	r3, [r7, #20]
70002c62:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
70002c64:	68fb      	ldr	r3, [r7, #12]
70002c66:	799b      	ldrb	r3, [r3, #6]
70002c68:	2b01      	cmp	r3, #1
70002c6a:	d102      	bne.n	70002c72 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
70002c6c:	687a      	ldr	r2, [r7, #4]
70002c6e:	697b      	ldr	r3, [r7, #20]
70002c70:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
70002c72:	68fb      	ldr	r3, [r7, #12]
70002c74:	6818      	ldr	r0, [r3, #0]
70002c76:	68fb      	ldr	r3, [r7, #12]
70002c78:	799b      	ldrb	r3, [r3, #6]
70002c7a:	461a      	mov	r2, r3
70002c7c:	6979      	ldr	r1, [r7, #20]
70002c7e:	f002 ffab 	bl	70005bd8 <USB_EPStartXfer>

  return HAL_OK;
70002c82:	2300      	movs	r3, #0
}
70002c84:	4618      	mov	r0, r3
70002c86:	3718      	adds	r7, #24
70002c88:	46bd      	mov	sp, r7
70002c8a:	bd80      	pop	{r7, pc}

70002c8c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
70002c8c:	b580      	push	{r7, lr}
70002c8e:	b084      	sub	sp, #16
70002c90:	af00      	add	r7, sp, #0
70002c92:	6078      	str	r0, [r7, #4]
70002c94:	460b      	mov	r3, r1
70002c96:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
70002c98:	78fb      	ldrb	r3, [r7, #3]
70002c9a:	f003 030f 	and.w	r3, r3, #15
70002c9e:	687a      	ldr	r2, [r7, #4]
70002ca0:	7912      	ldrb	r2, [r2, #4]
70002ca2:	4293      	cmp	r3, r2
70002ca4:	d901      	bls.n	70002caa <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
70002ca6:	2301      	movs	r3, #1
70002ca8:	e04f      	b.n	70002d4a <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
70002caa:	f997 3003 	ldrsb.w	r3, [r7, #3]
70002cae:	2b00      	cmp	r3, #0
70002cb0:	da0f      	bge.n	70002cd2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002cb2:	78fb      	ldrb	r3, [r7, #3]
70002cb4:	f003 020f 	and.w	r2, r3, #15
70002cb8:	4613      	mov	r3, r2
70002cba:	00db      	lsls	r3, r3, #3
70002cbc:	4413      	add	r3, r2
70002cbe:	009b      	lsls	r3, r3, #2
70002cc0:	3310      	adds	r3, #16
70002cc2:	687a      	ldr	r2, [r7, #4]
70002cc4:	4413      	add	r3, r2
70002cc6:	3304      	adds	r3, #4
70002cc8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
70002cca:	68fb      	ldr	r3, [r7, #12]
70002ccc:	2201      	movs	r2, #1
70002cce:	705a      	strb	r2, [r3, #1]
70002cd0:	e00d      	b.n	70002cee <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
70002cd2:	78fa      	ldrb	r2, [r7, #3]
70002cd4:	4613      	mov	r3, r2
70002cd6:	00db      	lsls	r3, r3, #3
70002cd8:	4413      	add	r3, r2
70002cda:	009b      	lsls	r3, r3, #2
70002cdc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002ce0:	687a      	ldr	r2, [r7, #4]
70002ce2:	4413      	add	r3, r2
70002ce4:	3304      	adds	r3, #4
70002ce6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
70002ce8:	68fb      	ldr	r3, [r7, #12]
70002cea:	2200      	movs	r2, #0
70002cec:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
70002cee:	68fb      	ldr	r3, [r7, #12]
70002cf0:	2201      	movs	r2, #1
70002cf2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
70002cf4:	78fb      	ldrb	r3, [r7, #3]
70002cf6:	f003 030f 	and.w	r3, r3, #15
70002cfa:	b2da      	uxtb	r2, r3
70002cfc:	68fb      	ldr	r3, [r7, #12]
70002cfe:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
70002d00:	687b      	ldr	r3, [r7, #4]
70002d02:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70002d06:	2b01      	cmp	r3, #1
70002d08:	d101      	bne.n	70002d0e <HAL_PCD_EP_SetStall+0x82>
70002d0a:	2302      	movs	r3, #2
70002d0c:	e01d      	b.n	70002d4a <HAL_PCD_EP_SetStall+0xbe>
70002d0e:	687b      	ldr	r3, [r7, #4]
70002d10:	2201      	movs	r2, #1
70002d12:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
70002d16:	687b      	ldr	r3, [r7, #4]
70002d18:	681b      	ldr	r3, [r3, #0]
70002d1a:	68f9      	ldr	r1, [r7, #12]
70002d1c:	4618      	mov	r0, r3
70002d1e:	f003 fb3f 	bl	700063a0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
70002d22:	78fb      	ldrb	r3, [r7, #3]
70002d24:	f003 030f 	and.w	r3, r3, #15
70002d28:	2b00      	cmp	r3, #0
70002d2a:	d109      	bne.n	70002d40 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
70002d2c:	687b      	ldr	r3, [r7, #4]
70002d2e:	6818      	ldr	r0, [r3, #0]
70002d30:	687b      	ldr	r3, [r7, #4]
70002d32:	7999      	ldrb	r1, [r3, #6]
70002d34:	687b      	ldr	r3, [r7, #4]
70002d36:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
70002d3a:	461a      	mov	r2, r3
70002d3c:	f003 fd32 	bl	700067a4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
70002d40:	687b      	ldr	r3, [r7, #4]
70002d42:	2200      	movs	r2, #0
70002d44:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
70002d48:	2300      	movs	r3, #0
}
70002d4a:	4618      	mov	r0, r3
70002d4c:	3710      	adds	r7, #16
70002d4e:	46bd      	mov	sp, r7
70002d50:	bd80      	pop	{r7, pc}

70002d52 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
70002d52:	b580      	push	{r7, lr}
70002d54:	b084      	sub	sp, #16
70002d56:	af00      	add	r7, sp, #0
70002d58:	6078      	str	r0, [r7, #4]
70002d5a:	460b      	mov	r3, r1
70002d5c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
70002d5e:	78fb      	ldrb	r3, [r7, #3]
70002d60:	f003 030f 	and.w	r3, r3, #15
70002d64:	687a      	ldr	r2, [r7, #4]
70002d66:	7912      	ldrb	r2, [r2, #4]
70002d68:	4293      	cmp	r3, r2
70002d6a:	d901      	bls.n	70002d70 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
70002d6c:	2301      	movs	r3, #1
70002d6e:	e042      	b.n	70002df6 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
70002d70:	f997 3003 	ldrsb.w	r3, [r7, #3]
70002d74:	2b00      	cmp	r3, #0
70002d76:	da0f      	bge.n	70002d98 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002d78:	78fb      	ldrb	r3, [r7, #3]
70002d7a:	f003 020f 	and.w	r2, r3, #15
70002d7e:	4613      	mov	r3, r2
70002d80:	00db      	lsls	r3, r3, #3
70002d82:	4413      	add	r3, r2
70002d84:	009b      	lsls	r3, r3, #2
70002d86:	3310      	adds	r3, #16
70002d88:	687a      	ldr	r2, [r7, #4]
70002d8a:	4413      	add	r3, r2
70002d8c:	3304      	adds	r3, #4
70002d8e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
70002d90:	68fb      	ldr	r3, [r7, #12]
70002d92:	2201      	movs	r2, #1
70002d94:	705a      	strb	r2, [r3, #1]
70002d96:	e00f      	b.n	70002db8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
70002d98:	78fb      	ldrb	r3, [r7, #3]
70002d9a:	f003 020f 	and.w	r2, r3, #15
70002d9e:	4613      	mov	r3, r2
70002da0:	00db      	lsls	r3, r3, #3
70002da2:	4413      	add	r3, r2
70002da4:	009b      	lsls	r3, r3, #2
70002da6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002daa:	687a      	ldr	r2, [r7, #4]
70002dac:	4413      	add	r3, r2
70002dae:	3304      	adds	r3, #4
70002db0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
70002db2:	68fb      	ldr	r3, [r7, #12]
70002db4:	2200      	movs	r2, #0
70002db6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
70002db8:	68fb      	ldr	r3, [r7, #12]
70002dba:	2200      	movs	r2, #0
70002dbc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
70002dbe:	78fb      	ldrb	r3, [r7, #3]
70002dc0:	f003 030f 	and.w	r3, r3, #15
70002dc4:	b2da      	uxtb	r2, r3
70002dc6:	68fb      	ldr	r3, [r7, #12]
70002dc8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
70002dca:	687b      	ldr	r3, [r7, #4]
70002dcc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70002dd0:	2b01      	cmp	r3, #1
70002dd2:	d101      	bne.n	70002dd8 <HAL_PCD_EP_ClrStall+0x86>
70002dd4:	2302      	movs	r3, #2
70002dd6:	e00e      	b.n	70002df6 <HAL_PCD_EP_ClrStall+0xa4>
70002dd8:	687b      	ldr	r3, [r7, #4]
70002dda:	2201      	movs	r2, #1
70002ddc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
70002de0:	687b      	ldr	r3, [r7, #4]
70002de2:	681b      	ldr	r3, [r3, #0]
70002de4:	68f9      	ldr	r1, [r7, #12]
70002de6:	4618      	mov	r0, r3
70002de8:	f003 fb48 	bl	7000647c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
70002dec:	687b      	ldr	r3, [r7, #4]
70002dee:	2200      	movs	r2, #0
70002df0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
70002df4:	2300      	movs	r3, #0
}
70002df6:	4618      	mov	r0, r3
70002df8:	3710      	adds	r7, #16
70002dfa:	46bd      	mov	sp, r7
70002dfc:	bd80      	pop	{r7, pc}

70002dfe <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
70002dfe:	b580      	push	{r7, lr}
70002e00:	b084      	sub	sp, #16
70002e02:	af00      	add	r7, sp, #0
70002e04:	6078      	str	r0, [r7, #4]
70002e06:	460b      	mov	r3, r1
70002e08:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
70002e0a:	f997 3003 	ldrsb.w	r3, [r7, #3]
70002e0e:	2b00      	cmp	r3, #0
70002e10:	da0c      	bge.n	70002e2c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002e12:	78fb      	ldrb	r3, [r7, #3]
70002e14:	f003 020f 	and.w	r2, r3, #15
70002e18:	4613      	mov	r3, r2
70002e1a:	00db      	lsls	r3, r3, #3
70002e1c:	4413      	add	r3, r2
70002e1e:	009b      	lsls	r3, r3, #2
70002e20:	3310      	adds	r3, #16
70002e22:	687a      	ldr	r2, [r7, #4]
70002e24:	4413      	add	r3, r2
70002e26:	3304      	adds	r3, #4
70002e28:	60fb      	str	r3, [r7, #12]
70002e2a:	e00c      	b.n	70002e46 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
70002e2c:	78fb      	ldrb	r3, [r7, #3]
70002e2e:	f003 020f 	and.w	r2, r3, #15
70002e32:	4613      	mov	r3, r2
70002e34:	00db      	lsls	r3, r3, #3
70002e36:	4413      	add	r3, r2
70002e38:	009b      	lsls	r3, r3, #2
70002e3a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002e3e:	687a      	ldr	r2, [r7, #4]
70002e40:	4413      	add	r3, r2
70002e42:	3304      	adds	r3, #4
70002e44:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
70002e46:	687b      	ldr	r3, [r7, #4]
70002e48:	681b      	ldr	r3, [r3, #0]
70002e4a:	68f9      	ldr	r1, [r7, #12]
70002e4c:	4618      	mov	r0, r3
70002e4e:	f003 f967 	bl	70006120 <USB_EPStopXfer>
70002e52:	4603      	mov	r3, r0
70002e54:	72fb      	strb	r3, [r7, #11]

  return ret;
70002e56:	7afb      	ldrb	r3, [r7, #11]
}
70002e58:	4618      	mov	r0, r3
70002e5a:	3710      	adds	r7, #16
70002e5c:	46bd      	mov	sp, r7
70002e5e:	bd80      	pop	{r7, pc}

70002e60 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
70002e60:	b580      	push	{r7, lr}
70002e62:	b08a      	sub	sp, #40	@ 0x28
70002e64:	af02      	add	r7, sp, #8
70002e66:	6078      	str	r0, [r7, #4]
70002e68:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
70002e6a:	687b      	ldr	r3, [r7, #4]
70002e6c:	681b      	ldr	r3, [r3, #0]
70002e6e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
70002e70:	697b      	ldr	r3, [r7, #20]
70002e72:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
70002e74:	683a      	ldr	r2, [r7, #0]
70002e76:	4613      	mov	r3, r2
70002e78:	00db      	lsls	r3, r3, #3
70002e7a:	4413      	add	r3, r2
70002e7c:	009b      	lsls	r3, r3, #2
70002e7e:	3310      	adds	r3, #16
70002e80:	687a      	ldr	r2, [r7, #4]
70002e82:	4413      	add	r3, r2
70002e84:	3304      	adds	r3, #4
70002e86:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
70002e88:	68fb      	ldr	r3, [r7, #12]
70002e8a:	695a      	ldr	r2, [r3, #20]
70002e8c:	68fb      	ldr	r3, [r7, #12]
70002e8e:	691b      	ldr	r3, [r3, #16]
70002e90:	429a      	cmp	r2, r3
70002e92:	d901      	bls.n	70002e98 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
70002e94:	2301      	movs	r3, #1
70002e96:	e06b      	b.n	70002f70 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
70002e98:	68fb      	ldr	r3, [r7, #12]
70002e9a:	691a      	ldr	r2, [r3, #16]
70002e9c:	68fb      	ldr	r3, [r7, #12]
70002e9e:	695b      	ldr	r3, [r3, #20]
70002ea0:	1ad3      	subs	r3, r2, r3
70002ea2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
70002ea4:	68fb      	ldr	r3, [r7, #12]
70002ea6:	689b      	ldr	r3, [r3, #8]
70002ea8:	69fa      	ldr	r2, [r7, #28]
70002eaa:	429a      	cmp	r2, r3
70002eac:	d902      	bls.n	70002eb4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
70002eae:	68fb      	ldr	r3, [r7, #12]
70002eb0:	689b      	ldr	r3, [r3, #8]
70002eb2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
70002eb4:	69fb      	ldr	r3, [r7, #28]
70002eb6:	3303      	adds	r3, #3
70002eb8:	089b      	lsrs	r3, r3, #2
70002eba:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
70002ebc:	e02a      	b.n	70002f14 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
70002ebe:	68fb      	ldr	r3, [r7, #12]
70002ec0:	691a      	ldr	r2, [r3, #16]
70002ec2:	68fb      	ldr	r3, [r7, #12]
70002ec4:	695b      	ldr	r3, [r3, #20]
70002ec6:	1ad3      	subs	r3, r2, r3
70002ec8:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
70002eca:	68fb      	ldr	r3, [r7, #12]
70002ecc:	689b      	ldr	r3, [r3, #8]
70002ece:	69fa      	ldr	r2, [r7, #28]
70002ed0:	429a      	cmp	r2, r3
70002ed2:	d902      	bls.n	70002eda <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
70002ed4:	68fb      	ldr	r3, [r7, #12]
70002ed6:	689b      	ldr	r3, [r3, #8]
70002ed8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
70002eda:	69fb      	ldr	r3, [r7, #28]
70002edc:	3303      	adds	r3, #3
70002ede:	089b      	lsrs	r3, r3, #2
70002ee0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
70002ee2:	68fb      	ldr	r3, [r7, #12]
70002ee4:	68d9      	ldr	r1, [r3, #12]
70002ee6:	683b      	ldr	r3, [r7, #0]
70002ee8:	b2da      	uxtb	r2, r3
70002eea:	69fb      	ldr	r3, [r7, #28]
70002eec:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
70002eee:	687b      	ldr	r3, [r7, #4]
70002ef0:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
70002ef2:	9300      	str	r3, [sp, #0]
70002ef4:	4603      	mov	r3, r0
70002ef6:	6978      	ldr	r0, [r7, #20]
70002ef8:	f003 f9bc 	bl	70006274 <USB_WritePacket>

    ep->xfer_buff  += len;
70002efc:	68fb      	ldr	r3, [r7, #12]
70002efe:	68da      	ldr	r2, [r3, #12]
70002f00:	69fb      	ldr	r3, [r7, #28]
70002f02:	441a      	add	r2, r3
70002f04:	68fb      	ldr	r3, [r7, #12]
70002f06:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
70002f08:	68fb      	ldr	r3, [r7, #12]
70002f0a:	695a      	ldr	r2, [r3, #20]
70002f0c:	69fb      	ldr	r3, [r7, #28]
70002f0e:	441a      	add	r2, r3
70002f10:	68fb      	ldr	r3, [r7, #12]
70002f12:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
70002f14:	683b      	ldr	r3, [r7, #0]
70002f16:	015a      	lsls	r2, r3, #5
70002f18:	693b      	ldr	r3, [r7, #16]
70002f1a:	4413      	add	r3, r2
70002f1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70002f20:	699b      	ldr	r3, [r3, #24]
70002f22:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
70002f24:	69ba      	ldr	r2, [r7, #24]
70002f26:	429a      	cmp	r2, r3
70002f28:	d809      	bhi.n	70002f3e <PCD_WriteEmptyTxFifo+0xde>
70002f2a:	68fb      	ldr	r3, [r7, #12]
70002f2c:	695a      	ldr	r2, [r3, #20]
70002f2e:	68fb      	ldr	r3, [r7, #12]
70002f30:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
70002f32:	429a      	cmp	r2, r3
70002f34:	d203      	bcs.n	70002f3e <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
70002f36:	68fb      	ldr	r3, [r7, #12]
70002f38:	691b      	ldr	r3, [r3, #16]
70002f3a:	2b00      	cmp	r3, #0
70002f3c:	d1bf      	bne.n	70002ebe <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
70002f3e:	68fb      	ldr	r3, [r7, #12]
70002f40:	691a      	ldr	r2, [r3, #16]
70002f42:	68fb      	ldr	r3, [r7, #12]
70002f44:	695b      	ldr	r3, [r3, #20]
70002f46:	429a      	cmp	r2, r3
70002f48:	d811      	bhi.n	70002f6e <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
70002f4a:	683b      	ldr	r3, [r7, #0]
70002f4c:	f003 030f 	and.w	r3, r3, #15
70002f50:	2201      	movs	r2, #1
70002f52:	fa02 f303 	lsl.w	r3, r2, r3
70002f56:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
70002f58:	693b      	ldr	r3, [r7, #16]
70002f5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002f5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70002f60:	68bb      	ldr	r3, [r7, #8]
70002f62:	43db      	mvns	r3, r3
70002f64:	6939      	ldr	r1, [r7, #16]
70002f66:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70002f6a:	4013      	ands	r3, r2
70002f6c:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
70002f6e:	2300      	movs	r3, #0
}
70002f70:	4618      	mov	r0, r3
70002f72:	3720      	adds	r7, #32
70002f74:	46bd      	mov	sp, r7
70002f76:	bd80      	pop	{r7, pc}

70002f78 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
70002f78:	b580      	push	{r7, lr}
70002f7a:	b088      	sub	sp, #32
70002f7c:	af00      	add	r7, sp, #0
70002f7e:	6078      	str	r0, [r7, #4]
70002f80:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
70002f82:	687b      	ldr	r3, [r7, #4]
70002f84:	681b      	ldr	r3, [r3, #0]
70002f86:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
70002f88:	69fb      	ldr	r3, [r7, #28]
70002f8a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
70002f8c:	69fb      	ldr	r3, [r7, #28]
70002f8e:	333c      	adds	r3, #60	@ 0x3c
70002f90:	3304      	adds	r3, #4
70002f92:	681b      	ldr	r3, [r3, #0]
70002f94:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
70002f96:	683b      	ldr	r3, [r7, #0]
70002f98:	015a      	lsls	r2, r3, #5
70002f9a:	69bb      	ldr	r3, [r7, #24]
70002f9c:	4413      	add	r3, r2
70002f9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002fa2:	689b      	ldr	r3, [r3, #8]
70002fa4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
70002fa6:	687b      	ldr	r3, [r7, #4]
70002fa8:	799b      	ldrb	r3, [r3, #6]
70002faa:	2b01      	cmp	r3, #1
70002fac:	d17b      	bne.n	700030a6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
70002fae:	693b      	ldr	r3, [r7, #16]
70002fb0:	f003 0308 	and.w	r3, r3, #8
70002fb4:	2b00      	cmp	r3, #0
70002fb6:	d015      	beq.n	70002fe4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
70002fb8:	697b      	ldr	r3, [r7, #20]
70002fba:	4a61      	ldr	r2, [pc, #388]	@ (70003140 <PCD_EP_OutXfrComplete_int+0x1c8>)
70002fbc:	4293      	cmp	r3, r2
70002fbe:	f240 80b9 	bls.w	70003134 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
70002fc2:	693b      	ldr	r3, [r7, #16]
70002fc4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
70002fc8:	2b00      	cmp	r3, #0
70002fca:	f000 80b3 	beq.w	70003134 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
70002fce:	683b      	ldr	r3, [r7, #0]
70002fd0:	015a      	lsls	r2, r3, #5
70002fd2:	69bb      	ldr	r3, [r7, #24]
70002fd4:	4413      	add	r3, r2
70002fd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002fda:	461a      	mov	r2, r3
70002fdc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70002fe0:	6093      	str	r3, [r2, #8]
70002fe2:	e0a7      	b.n	70003134 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
70002fe4:	693b      	ldr	r3, [r7, #16]
70002fe6:	f003 0320 	and.w	r3, r3, #32
70002fea:	2b00      	cmp	r3, #0
70002fec:	d009      	beq.n	70003002 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
70002fee:	683b      	ldr	r3, [r7, #0]
70002ff0:	015a      	lsls	r2, r3, #5
70002ff2:	69bb      	ldr	r3, [r7, #24]
70002ff4:	4413      	add	r3, r2
70002ff6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002ffa:	461a      	mov	r2, r3
70002ffc:	2320      	movs	r3, #32
70002ffe:	6093      	str	r3, [r2, #8]
70003000:	e098      	b.n	70003134 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
70003002:	693b      	ldr	r3, [r7, #16]
70003004:	f003 0328 	and.w	r3, r3, #40	@ 0x28
70003008:	2b00      	cmp	r3, #0
7000300a:	f040 8093 	bne.w	70003134 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
7000300e:	697b      	ldr	r3, [r7, #20]
70003010:	4a4b      	ldr	r2, [pc, #300]	@ (70003140 <PCD_EP_OutXfrComplete_int+0x1c8>)
70003012:	4293      	cmp	r3, r2
70003014:	d90f      	bls.n	70003036 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
70003016:	693b      	ldr	r3, [r7, #16]
70003018:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
7000301c:	2b00      	cmp	r3, #0
7000301e:	d00a      	beq.n	70003036 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
70003020:	683b      	ldr	r3, [r7, #0]
70003022:	015a      	lsls	r2, r3, #5
70003024:	69bb      	ldr	r3, [r7, #24]
70003026:	4413      	add	r3, r2
70003028:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000302c:	461a      	mov	r2, r3
7000302e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70003032:	6093      	str	r3, [r2, #8]
70003034:	e07e      	b.n	70003134 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
70003036:	683a      	ldr	r2, [r7, #0]
70003038:	4613      	mov	r3, r2
7000303a:	00db      	lsls	r3, r3, #3
7000303c:	4413      	add	r3, r2
7000303e:	009b      	lsls	r3, r3, #2
70003040:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70003044:	687a      	ldr	r2, [r7, #4]
70003046:	4413      	add	r3, r2
70003048:	3304      	adds	r3, #4
7000304a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
7000304c:	68fb      	ldr	r3, [r7, #12]
7000304e:	6a1a      	ldr	r2, [r3, #32]
70003050:	683b      	ldr	r3, [r7, #0]
70003052:	0159      	lsls	r1, r3, #5
70003054:	69bb      	ldr	r3, [r7, #24]
70003056:	440b      	add	r3, r1
70003058:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000305c:	691b      	ldr	r3, [r3, #16]
7000305e:	f3c3 0312 	ubfx	r3, r3, #0, #19
70003062:	1ad2      	subs	r2, r2, r3
70003064:	68fb      	ldr	r3, [r7, #12]
70003066:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
70003068:	683b      	ldr	r3, [r7, #0]
7000306a:	2b00      	cmp	r3, #0
7000306c:	d114      	bne.n	70003098 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
7000306e:	68fb      	ldr	r3, [r7, #12]
70003070:	691b      	ldr	r3, [r3, #16]
70003072:	2b00      	cmp	r3, #0
70003074:	d109      	bne.n	7000308a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
70003076:	687b      	ldr	r3, [r7, #4]
70003078:	6818      	ldr	r0, [r3, #0]
7000307a:	687b      	ldr	r3, [r7, #4]
7000307c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
70003080:	461a      	mov	r2, r3
70003082:	2101      	movs	r1, #1
70003084:	f003 fb8e 	bl	700067a4 <USB_EP0_OutStart>
70003088:	e006      	b.n	70003098 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
7000308a:	68fb      	ldr	r3, [r7, #12]
7000308c:	68da      	ldr	r2, [r3, #12]
7000308e:	68fb      	ldr	r3, [r7, #12]
70003090:	695b      	ldr	r3, [r3, #20]
70003092:	441a      	add	r2, r3
70003094:	68fb      	ldr	r3, [r7, #12]
70003096:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
70003098:	683b      	ldr	r3, [r7, #0]
7000309a:	b2db      	uxtb	r3, r3
7000309c:	4619      	mov	r1, r3
7000309e:	6878      	ldr	r0, [r7, #4]
700030a0:	f005 f864 	bl	7000816c <HAL_PCD_DataOutStageCallback>
700030a4:	e046      	b.n	70003134 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
700030a6:	697b      	ldr	r3, [r7, #20]
700030a8:	4a26      	ldr	r2, [pc, #152]	@ (70003144 <PCD_EP_OutXfrComplete_int+0x1cc>)
700030aa:	4293      	cmp	r3, r2
700030ac:	d124      	bne.n	700030f8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
700030ae:	693b      	ldr	r3, [r7, #16]
700030b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
700030b4:	2b00      	cmp	r3, #0
700030b6:	d00a      	beq.n	700030ce <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
700030b8:	683b      	ldr	r3, [r7, #0]
700030ba:	015a      	lsls	r2, r3, #5
700030bc:	69bb      	ldr	r3, [r7, #24]
700030be:	4413      	add	r3, r2
700030c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700030c4:	461a      	mov	r2, r3
700030c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
700030ca:	6093      	str	r3, [r2, #8]
700030cc:	e032      	b.n	70003134 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
700030ce:	693b      	ldr	r3, [r7, #16]
700030d0:	f003 0320 	and.w	r3, r3, #32
700030d4:	2b00      	cmp	r3, #0
700030d6:	d008      	beq.n	700030ea <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
700030d8:	683b      	ldr	r3, [r7, #0]
700030da:	015a      	lsls	r2, r3, #5
700030dc:	69bb      	ldr	r3, [r7, #24]
700030de:	4413      	add	r3, r2
700030e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700030e4:	461a      	mov	r2, r3
700030e6:	2320      	movs	r3, #32
700030e8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
700030ea:	683b      	ldr	r3, [r7, #0]
700030ec:	b2db      	uxtb	r3, r3
700030ee:	4619      	mov	r1, r3
700030f0:	6878      	ldr	r0, [r7, #4]
700030f2:	f005 f83b 	bl	7000816c <HAL_PCD_DataOutStageCallback>
700030f6:	e01d      	b.n	70003134 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
700030f8:	683b      	ldr	r3, [r7, #0]
700030fa:	2b00      	cmp	r3, #0
700030fc:	d114      	bne.n	70003128 <PCD_EP_OutXfrComplete_int+0x1b0>
700030fe:	6879      	ldr	r1, [r7, #4]
70003100:	683a      	ldr	r2, [r7, #0]
70003102:	4613      	mov	r3, r2
70003104:	00db      	lsls	r3, r3, #3
70003106:	4413      	add	r3, r2
70003108:	009b      	lsls	r3, r3, #2
7000310a:	440b      	add	r3, r1
7000310c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
70003110:	681b      	ldr	r3, [r3, #0]
70003112:	2b00      	cmp	r3, #0
70003114:	d108      	bne.n	70003128 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
70003116:	687b      	ldr	r3, [r7, #4]
70003118:	6818      	ldr	r0, [r3, #0]
7000311a:	687b      	ldr	r3, [r7, #4]
7000311c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
70003120:	461a      	mov	r2, r3
70003122:	2100      	movs	r1, #0
70003124:	f003 fb3e 	bl	700067a4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
70003128:	683b      	ldr	r3, [r7, #0]
7000312a:	b2db      	uxtb	r3, r3
7000312c:	4619      	mov	r1, r3
7000312e:	6878      	ldr	r0, [r7, #4]
70003130:	f005 f81c 	bl	7000816c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
70003134:	2300      	movs	r3, #0
}
70003136:	4618      	mov	r0, r3
70003138:	3720      	adds	r7, #32
7000313a:	46bd      	mov	sp, r7
7000313c:	bd80      	pop	{r7, pc}
7000313e:	bf00      	nop
70003140:	4f54300a 	.word	0x4f54300a
70003144:	4f54310a 	.word	0x4f54310a

70003148 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
70003148:	b580      	push	{r7, lr}
7000314a:	b086      	sub	sp, #24
7000314c:	af00      	add	r7, sp, #0
7000314e:	6078      	str	r0, [r7, #4]
70003150:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
70003152:	687b      	ldr	r3, [r7, #4]
70003154:	681b      	ldr	r3, [r3, #0]
70003156:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
70003158:	697b      	ldr	r3, [r7, #20]
7000315a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
7000315c:	697b      	ldr	r3, [r7, #20]
7000315e:	333c      	adds	r3, #60	@ 0x3c
70003160:	3304      	adds	r3, #4
70003162:	681b      	ldr	r3, [r3, #0]
70003164:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
70003166:	683b      	ldr	r3, [r7, #0]
70003168:	015a      	lsls	r2, r3, #5
7000316a:	693b      	ldr	r3, [r7, #16]
7000316c:	4413      	add	r3, r2
7000316e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70003172:	689b      	ldr	r3, [r3, #8]
70003174:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
70003176:	68fb      	ldr	r3, [r7, #12]
70003178:	4a15      	ldr	r2, [pc, #84]	@ (700031d0 <PCD_EP_OutSetupPacket_int+0x88>)
7000317a:	4293      	cmp	r3, r2
7000317c:	d90e      	bls.n	7000319c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
7000317e:	68bb      	ldr	r3, [r7, #8]
70003180:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
70003184:	2b00      	cmp	r3, #0
70003186:	d009      	beq.n	7000319c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
70003188:	683b      	ldr	r3, [r7, #0]
7000318a:	015a      	lsls	r2, r3, #5
7000318c:	693b      	ldr	r3, [r7, #16]
7000318e:	4413      	add	r3, r2
70003190:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70003194:	461a      	mov	r2, r3
70003196:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
7000319a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
7000319c:	6878      	ldr	r0, [r7, #4]
7000319e:	f004 ffd3 	bl	70008148 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
700031a2:	68fb      	ldr	r3, [r7, #12]
700031a4:	4a0a      	ldr	r2, [pc, #40]	@ (700031d0 <PCD_EP_OutSetupPacket_int+0x88>)
700031a6:	4293      	cmp	r3, r2
700031a8:	d90c      	bls.n	700031c4 <PCD_EP_OutSetupPacket_int+0x7c>
700031aa:	687b      	ldr	r3, [r7, #4]
700031ac:	799b      	ldrb	r3, [r3, #6]
700031ae:	2b01      	cmp	r3, #1
700031b0:	d108      	bne.n	700031c4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
700031b2:	687b      	ldr	r3, [r7, #4]
700031b4:	6818      	ldr	r0, [r3, #0]
700031b6:	687b      	ldr	r3, [r7, #4]
700031b8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
700031bc:	461a      	mov	r2, r3
700031be:	2101      	movs	r1, #1
700031c0:	f003 faf0 	bl	700067a4 <USB_EP0_OutStart>
  }

  return HAL_OK;
700031c4:	2300      	movs	r3, #0
}
700031c6:	4618      	mov	r0, r3
700031c8:	3718      	adds	r7, #24
700031ca:	46bd      	mov	sp, r7
700031cc:	bd80      	pop	{r7, pc}
700031ce:	bf00      	nop
700031d0:	4f54300a 	.word	0x4f54300a

700031d4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
700031d4:	b480      	push	{r7}
700031d6:	b085      	sub	sp, #20
700031d8:	af00      	add	r7, sp, #0
700031da:	6078      	str	r0, [r7, #4]
700031dc:	460b      	mov	r3, r1
700031de:	70fb      	strb	r3, [r7, #3]
700031e0:	4613      	mov	r3, r2
700031e2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
700031e4:	687b      	ldr	r3, [r7, #4]
700031e6:	681b      	ldr	r3, [r3, #0]
700031e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
700031ea:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
700031ec:	78fb      	ldrb	r3, [r7, #3]
700031ee:	2b00      	cmp	r3, #0
700031f0:	d107      	bne.n	70003202 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
700031f2:	883b      	ldrh	r3, [r7, #0]
700031f4:	0419      	lsls	r1, r3, #16
700031f6:	687b      	ldr	r3, [r7, #4]
700031f8:	681b      	ldr	r3, [r3, #0]
700031fa:	68ba      	ldr	r2, [r7, #8]
700031fc:	430a      	orrs	r2, r1
700031fe:	629a      	str	r2, [r3, #40]	@ 0x28
70003200:	e028      	b.n	70003254 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
70003202:	687b      	ldr	r3, [r7, #4]
70003204:	681b      	ldr	r3, [r3, #0]
70003206:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70003208:	0c1b      	lsrs	r3, r3, #16
7000320a:	68ba      	ldr	r2, [r7, #8]
7000320c:	4413      	add	r3, r2
7000320e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
70003210:	2300      	movs	r3, #0
70003212:	73fb      	strb	r3, [r7, #15]
70003214:	e00d      	b.n	70003232 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
70003216:	687b      	ldr	r3, [r7, #4]
70003218:	681a      	ldr	r2, [r3, #0]
7000321a:	7bfb      	ldrb	r3, [r7, #15]
7000321c:	3340      	adds	r3, #64	@ 0x40
7000321e:	009b      	lsls	r3, r3, #2
70003220:	4413      	add	r3, r2
70003222:	685b      	ldr	r3, [r3, #4]
70003224:	0c1b      	lsrs	r3, r3, #16
70003226:	68ba      	ldr	r2, [r7, #8]
70003228:	4413      	add	r3, r2
7000322a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
7000322c:	7bfb      	ldrb	r3, [r7, #15]
7000322e:	3301      	adds	r3, #1
70003230:	73fb      	strb	r3, [r7, #15]
70003232:	7bfa      	ldrb	r2, [r7, #15]
70003234:	78fb      	ldrb	r3, [r7, #3]
70003236:	3b01      	subs	r3, #1
70003238:	429a      	cmp	r2, r3
7000323a:	d3ec      	bcc.n	70003216 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
7000323c:	883b      	ldrh	r3, [r7, #0]
7000323e:	0418      	lsls	r0, r3, #16
70003240:	687b      	ldr	r3, [r7, #4]
70003242:	6819      	ldr	r1, [r3, #0]
70003244:	78fb      	ldrb	r3, [r7, #3]
70003246:	3b01      	subs	r3, #1
70003248:	68ba      	ldr	r2, [r7, #8]
7000324a:	4302      	orrs	r2, r0
7000324c:	3340      	adds	r3, #64	@ 0x40
7000324e:	009b      	lsls	r3, r3, #2
70003250:	440b      	add	r3, r1
70003252:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
70003254:	2300      	movs	r3, #0
}
70003256:	4618      	mov	r0, r3
70003258:	3714      	adds	r7, #20
7000325a:	46bd      	mov	sp, r7
7000325c:	f85d 7b04 	ldr.w	r7, [sp], #4
70003260:	4770      	bx	lr

70003262 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
70003262:	b480      	push	{r7}
70003264:	b083      	sub	sp, #12
70003266:	af00      	add	r7, sp, #0
70003268:	6078      	str	r0, [r7, #4]
7000326a:	460b      	mov	r3, r1
7000326c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
7000326e:	687b      	ldr	r3, [r7, #4]
70003270:	681b      	ldr	r3, [r3, #0]
70003272:	887a      	ldrh	r2, [r7, #2]
70003274:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
70003276:	2300      	movs	r3, #0
}
70003278:	4618      	mov	r0, r3
7000327a:	370c      	adds	r7, #12
7000327c:	46bd      	mov	sp, r7
7000327e:	f85d 7b04 	ldr.w	r7, [sp], #4
70003282:	4770      	bx	lr

70003284 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
70003284:	b480      	push	{r7}
70003286:	b085      	sub	sp, #20
70003288:	af00      	add	r7, sp, #0
7000328a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
7000328c:	687b      	ldr	r3, [r7, #4]
7000328e:	681b      	ldr	r3, [r3, #0]
70003290:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
70003292:	687b      	ldr	r3, [r7, #4]
70003294:	2201      	movs	r2, #1
70003296:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
7000329a:	687b      	ldr	r3, [r7, #4]
7000329c:	2200      	movs	r2, #0
7000329e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
700032a2:	68fb      	ldr	r3, [r7, #12]
700032a4:	699b      	ldr	r3, [r3, #24]
700032a6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
700032aa:	68fb      	ldr	r3, [r7, #12]
700032ac:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
700032ae:	68fb      	ldr	r3, [r7, #12]
700032b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
700032b2:	4b05      	ldr	r3, [pc, #20]	@ (700032c8 <HAL_PCDEx_ActivateLPM+0x44>)
700032b4:	4313      	orrs	r3, r2
700032b6:	68fa      	ldr	r2, [r7, #12]
700032b8:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
700032ba:	2300      	movs	r3, #0
}
700032bc:	4618      	mov	r0, r3
700032be:	3714      	adds	r7, #20
700032c0:	46bd      	mov	sp, r7
700032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
700032c6:	4770      	bx	lr
700032c8:	10000003 	.word	0x10000003

700032cc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
700032cc:	b480      	push	{r7}
700032ce:	b083      	sub	sp, #12
700032d0:	af00      	add	r7, sp, #0
700032d2:	6078      	str	r0, [r7, #4]
700032d4:	460b      	mov	r3, r1
700032d6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
700032d8:	bf00      	nop
700032da:	370c      	adds	r7, #12
700032dc:	46bd      	mov	sp, r7
700032de:	f85d 7b04 	ldr.w	r7, [sp], #4
700032e2:	4770      	bx	lr

700032e4 <HAL_PWR_ConfigPVD>:
  *         configure will replace a possible previous configuration done through
  *         HAL_PWREx_ConfigAVD.
  * @retval None.
  */
void HAL_PWR_ConfigPVD(const PWR_PVDTypeDef *sConfigPVD)
{
700032e4:	b480      	push	{r7}
700032e6:	b083      	sub	sp, #12
700032e8:	af00      	add	r7, sp, #0
700032ea:	6078      	str	r0, [r7, #4]
  /* Check the PVD configuration parameter */
  if (sConfigPVD == NULL)
700032ec:	687b      	ldr	r3, [r7, #4]
700032ee:	2b00      	cmp	r3, #0
700032f0:	d069      	beq.n	700033c6 <HAL_PWR_ConfigPVD+0xe2>
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS[7:5] bits according to PVDLevel value */
  MODIFY_REG(PWR->CR1, PWR_CR1_PLS, sConfigPVD->PVDLevel);
700032f2:	4b38      	ldr	r3, [pc, #224]	@ (700033d4 <HAL_PWR_ConfigPVD+0xf0>)
700032f4:	681b      	ldr	r3, [r3, #0]
700032f6:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
700032fa:	687b      	ldr	r3, [r7, #4]
700032fc:	681b      	ldr	r3, [r3, #0]
700032fe:	4935      	ldr	r1, [pc, #212]	@ (700033d4 <HAL_PWR_ConfigPVD+0xf0>)
70003300:	4313      	orrs	r3, r2
70003302:	600b      	str	r3, [r1, #0]

  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
70003304:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70003308:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
7000330c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70003310:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
70003314:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
70003318:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
7000331c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
70003320:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70003324:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
70003328:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
7000332c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70003330:	681b      	ldr	r3, [r3, #0]
70003332:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70003336:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
7000333a:	6013      	str	r3, [r2, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
7000333c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70003340:	685b      	ldr	r3, [r3, #4]
70003342:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70003346:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
7000334a:	6053      	str	r3, [r2, #4]

  /* Configure the PVD in interrupt mode */
  if ((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
7000334c:	687b      	ldr	r3, [r7, #4]
7000334e:	685b      	ldr	r3, [r3, #4]
70003350:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70003354:	2b00      	cmp	r3, #0
70003356:	d009      	beq.n	7000336c <HAL_PWR_ConfigPVD+0x88>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
70003358:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
7000335c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
70003360:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70003364:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70003368:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  }

  /* Configure the PVD in event mode */
  if ((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
7000336c:	687b      	ldr	r3, [r7, #4]
7000336e:	685b      	ldr	r3, [r3, #4]
70003370:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70003374:	2b00      	cmp	r3, #0
70003376:	d009      	beq.n	7000338c <HAL_PWR_ConfigPVD+0xa8>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
70003378:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
7000337c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
70003380:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70003384:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70003388:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  }

  /* Rising edge configuration */
  if ((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
7000338c:	687b      	ldr	r3, [r7, #4]
7000338e:	685b      	ldr	r3, [r3, #4]
70003390:	f003 0301 	and.w	r3, r3, #1
70003394:	2b00      	cmp	r3, #0
70003396:	d007      	beq.n	700033a8 <HAL_PWR_ConfigPVD+0xc4>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
70003398:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
7000339c:	681b      	ldr	r3, [r3, #0]
7000339e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
700033a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700033a6:	6013      	str	r3, [r2, #0]
  }

  /* Falling edge configuration */
  if ((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
700033a8:	687b      	ldr	r3, [r7, #4]
700033aa:	685b      	ldr	r3, [r3, #4]
700033ac:	f003 0302 	and.w	r3, r3, #2
700033b0:	2b00      	cmp	r3, #0
700033b2:	d009      	beq.n	700033c8 <HAL_PWR_ConfigPVD+0xe4>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
700033b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
700033b8:	685b      	ldr	r3, [r3, #4]
700033ba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
700033be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700033c2:	6053      	str	r3, [r2, #4]
700033c4:	e000      	b.n	700033c8 <HAL_PWR_ConfigPVD+0xe4>
    return;
700033c6:	bf00      	nop
  }
}
700033c8:	370c      	adds	r7, #12
700033ca:	46bd      	mov	sp, r7
700033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
700033d0:	4770      	bx	lr
700033d2:	bf00      	nop
700033d4:	58024800 	.word	0x58024800

700033d8 <HAL_PWR_EnablePVD>:
/**
  * @brief  Enable the programmable voltage detector (PVD).
  * @retval None.
  */
void HAL_PWR_EnablePVD(void)
{
700033d8:	b480      	push	{r7}
700033da:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_PVDE);
700033dc:	4b05      	ldr	r3, [pc, #20]	@ (700033f4 <HAL_PWR_EnablePVD+0x1c>)
700033de:	681b      	ldr	r3, [r3, #0]
700033e0:	4a04      	ldr	r2, [pc, #16]	@ (700033f4 <HAL_PWR_EnablePVD+0x1c>)
700033e2:	f043 0310 	orr.w	r3, r3, #16
700033e6:	6013      	str	r3, [r2, #0]
}
700033e8:	bf00      	nop
700033ea:	46bd      	mov	sp, r7
700033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
700033f0:	4770      	bx	lr
700033f2:	bf00      	nop
700033f4:	58024800 	.word	0x58024800

700033f8 <HAL_PWREx_EnableUSBReg>:
/**
  * @brief Enable the USB Regulator.
  * @retval None.
  */
void HAL_PWREx_EnableUSBReg(void)
{
700033f8:	b480      	push	{r7}
700033fa:	af00      	add	r7, sp, #0
  /* Enable the USB regulator */
  SET_BIT(PWR->CSR2, PWR_CSR2_USBREGEN);
700033fc:	4b05      	ldr	r3, [pc, #20]	@ (70003414 <HAL_PWREx_EnableUSBReg+0x1c>)
700033fe:	68db      	ldr	r3, [r3, #12]
70003400:	4a04      	ldr	r2, [pc, #16]	@ (70003414 <HAL_PWREx_EnableUSBReg+0x1c>)
70003402:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
70003406:	60d3      	str	r3, [r2, #12]
}
70003408:	bf00      	nop
7000340a:	46bd      	mov	sp, r7
7000340c:	f85d 7b04 	ldr.w	r7, [sp], #4
70003410:	4770      	bx	lr
70003412:	bf00      	nop
70003414:	58024800 	.word	0x58024800

70003418 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableUSBVoltageDetector(void)
{
70003418:	b580      	push	{r7, lr}
7000341a:	b082      	sub	sp, #8
7000341c:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Enable the USB voltage detector */
  SET_BIT(PWR->CSR2, PWR_CSR2_USB33DEN);
7000341e:	4b0f      	ldr	r3, [pc, #60]	@ (7000345c <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
70003420:	68db      	ldr	r3, [r3, #12]
70003422:	4a0e      	ldr	r2, [pc, #56]	@ (7000345c <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
70003424:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
70003428:	60d3      	str	r3, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
7000342a:	f7fe f815 	bl	70001458 <HAL_GetTick>
7000342e:	6078      	str	r0, [r7, #4]

  /* Wait till the USB regulator ready flag is set */
  while ((PWR->CSR2 & PWR_CSR2_USB33RDY) == 0U)
70003430:	e009      	b.n	70003446 <HAL_PWREx_EnableUSBVoltageDetector+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
70003432:	f7fe f811 	bl	70001458 <HAL_GetTick>
70003436:	4602      	mov	r2, r0
70003438:	687b      	ldr	r3, [r7, #4]
7000343a:	1ad3      	subs	r3, r2, r3
7000343c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
70003440:	d901      	bls.n	70003446 <HAL_PWREx_EnableUSBVoltageDetector+0x2e>
    {
      return HAL_ERROR;
70003442:	2301      	movs	r3, #1
70003444:	e006      	b.n	70003454 <HAL_PWREx_EnableUSBVoltageDetector+0x3c>
  while ((PWR->CSR2 & PWR_CSR2_USB33RDY) == 0U)
70003446:	4b05      	ldr	r3, [pc, #20]	@ (7000345c <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
70003448:	68db      	ldr	r3, [r3, #12]
7000344a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
7000344e:	2b00      	cmp	r3, #0
70003450:	d0ef      	beq.n	70003432 <HAL_PWREx_EnableUSBVoltageDetector+0x1a>
    }
  }
  return HAL_OK;
70003452:	2300      	movs	r3, #0
}
70003454:	4618      	mov	r0, r3
70003456:	3708      	adds	r7, #8
70003458:	46bd      	mov	sp, r7
7000345a:	bd80      	pop	{r7, pc}
7000345c:	58024800 	.word	0x58024800

70003460 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
70003460:	b580      	push	{r7, lr}
70003462:	b088      	sub	sp, #32
70003464:	af00      	add	r7, sp, #0
70003466:	6078      	str	r0, [r7, #4]
  uint32_t pllsrc;
  uint32_t pllrdy;
  uint32_t tmpreg1;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
70003468:	687b      	ldr	r3, [r7, #4]
7000346a:	2b00      	cmp	r3, #0
7000346c:	d101      	bne.n	70003472 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
7000346e:	2301      	movs	r3, #1
70003470:	e328      	b.n	70003ac4 <HAL_RCC_OscConfig+0x664>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
70003472:	4b97      	ldr	r3, [pc, #604]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
70003474:	691b      	ldr	r3, [r3, #16]
70003476:	f003 0338 	and.w	r3, r3, #56	@ 0x38
7000347a:	61fb      	str	r3, [r7, #28]
  pllsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
7000347c:	4b94      	ldr	r3, [pc, #592]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
7000347e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70003480:	f003 0303 	and.w	r3, r3, #3
70003484:	61bb      	str	r3, [r7, #24]
  pllrdy = RCC->CR & (RCC_CR_PLL1RDY | RCC_CR_PLL2RDY | RCC_CR_PLL3RDY);
70003486:	4b92      	ldr	r3, [pc, #584]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
70003488:	681b      	ldr	r3, [r3, #0]
7000348a:	f003 5328 	and.w	r3, r3, #704643072	@ 0x2a000000
7000348e:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
70003490:	687b      	ldr	r3, [r7, #4]
70003492:	681b      	ldr	r3, [r3, #0]
70003494:	f003 0301 	and.w	r3, r3, #1
70003498:	2b00      	cmp	r3, #0
7000349a:	f000 809c 	beq.w	700035d6 <HAL_RCC_OscConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
7000349e:	69fb      	ldr	r3, [r7, #28]
700034a0:	2b10      	cmp	r3, #16
700034a2:	d005      	beq.n	700034b0 <HAL_RCC_OscConfig+0x50>
700034a4:	697b      	ldr	r3, [r7, #20]
700034a6:	2b00      	cmp	r3, #0
700034a8:	d009      	beq.n	700034be <HAL_RCC_OscConfig+0x5e>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSE)))
700034aa:	69bb      	ldr	r3, [r7, #24]
700034ac:	2b02      	cmp	r3, #2
700034ae:	d106      	bne.n	700034be <HAL_RCC_OscConfig+0x5e>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
700034b0:	687b      	ldr	r3, [r7, #4]
700034b2:	685b      	ldr	r3, [r3, #4]
700034b4:	2b00      	cmp	r3, #0
700034b6:	f040 808e 	bne.w	700035d6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
700034ba:	2301      	movs	r3, #1
700034bc:	e302      	b.n	70003ac4 <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
700034be:	687b      	ldr	r3, [r7, #4]
700034c0:	685b      	ldr	r3, [r3, #4]
700034c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
700034c6:	d106      	bne.n	700034d6 <HAL_RCC_OscConfig+0x76>
700034c8:	4b81      	ldr	r3, [pc, #516]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
700034ca:	681b      	ldr	r3, [r3, #0]
700034cc:	4a80      	ldr	r2, [pc, #512]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
700034ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700034d2:	6013      	str	r3, [r2, #0]
700034d4:	e058      	b.n	70003588 <HAL_RCC_OscConfig+0x128>
700034d6:	687b      	ldr	r3, [r7, #4]
700034d8:	685b      	ldr	r3, [r3, #4]
700034da:	2b00      	cmp	r3, #0
700034dc:	d112      	bne.n	70003504 <HAL_RCC_OscConfig+0xa4>
700034de:	4b7c      	ldr	r3, [pc, #496]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
700034e0:	681b      	ldr	r3, [r3, #0]
700034e2:	4a7b      	ldr	r2, [pc, #492]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
700034e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
700034e8:	6013      	str	r3, [r2, #0]
700034ea:	4b79      	ldr	r3, [pc, #484]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
700034ec:	681b      	ldr	r3, [r3, #0]
700034ee:	4a78      	ldr	r2, [pc, #480]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
700034f0:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
700034f4:	6013      	str	r3, [r2, #0]
700034f6:	4b76      	ldr	r3, [pc, #472]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
700034f8:	681b      	ldr	r3, [r3, #0]
700034fa:	4a75      	ldr	r2, [pc, #468]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
700034fc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
70003500:	6013      	str	r3, [r2, #0]
70003502:	e041      	b.n	70003588 <HAL_RCC_OscConfig+0x128>
70003504:	687b      	ldr	r3, [r7, #4]
70003506:	685b      	ldr	r3, [r3, #4]
70003508:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
7000350c:	d112      	bne.n	70003534 <HAL_RCC_OscConfig+0xd4>
7000350e:	4b70      	ldr	r3, [pc, #448]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
70003510:	681b      	ldr	r3, [r3, #0]
70003512:	4a6f      	ldr	r2, [pc, #444]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
70003514:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
70003518:	6013      	str	r3, [r2, #0]
7000351a:	4b6d      	ldr	r3, [pc, #436]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
7000351c:	681b      	ldr	r3, [r3, #0]
7000351e:	4a6c      	ldr	r2, [pc, #432]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
70003520:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
70003524:	6013      	str	r3, [r2, #0]
70003526:	4b6a      	ldr	r3, [pc, #424]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
70003528:	681b      	ldr	r3, [r3, #0]
7000352a:	4a69      	ldr	r2, [pc, #420]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
7000352c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70003530:	6013      	str	r3, [r2, #0]
70003532:	e029      	b.n	70003588 <HAL_RCC_OscConfig+0x128>
70003534:	687b      	ldr	r3, [r7, #4]
70003536:	685b      	ldr	r3, [r3, #4]
70003538:	f5b3 2f50 	cmp.w	r3, #851968	@ 0xd0000
7000353c:	d112      	bne.n	70003564 <HAL_RCC_OscConfig+0x104>
7000353e:	4b64      	ldr	r3, [pc, #400]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
70003540:	681b      	ldr	r3, [r3, #0]
70003542:	4a63      	ldr	r2, [pc, #396]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
70003544:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
70003548:	6013      	str	r3, [r2, #0]
7000354a:	4b61      	ldr	r3, [pc, #388]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
7000354c:	681b      	ldr	r3, [r3, #0]
7000354e:	4a60      	ldr	r2, [pc, #384]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
70003550:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70003554:	6013      	str	r3, [r2, #0]
70003556:	4b5e      	ldr	r3, [pc, #376]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
70003558:	681b      	ldr	r3, [r3, #0]
7000355a:	4a5d      	ldr	r2, [pc, #372]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
7000355c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70003560:	6013      	str	r3, [r2, #0]
70003562:	e011      	b.n	70003588 <HAL_RCC_OscConfig+0x128>
70003564:	4b5a      	ldr	r3, [pc, #360]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
70003566:	681b      	ldr	r3, [r3, #0]
70003568:	4a59      	ldr	r2, [pc, #356]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
7000356a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
7000356e:	6013      	str	r3, [r2, #0]
70003570:	4b57      	ldr	r3, [pc, #348]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
70003572:	681b      	ldr	r3, [r3, #0]
70003574:	4a56      	ldr	r2, [pc, #344]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
70003576:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
7000357a:	6013      	str	r3, [r2, #0]
7000357c:	4b54      	ldr	r3, [pc, #336]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
7000357e:	681b      	ldr	r3, [r3, #0]
70003580:	4a53      	ldr	r2, [pc, #332]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
70003582:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
70003586:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
70003588:	f7fd ff66 	bl	70001458 <HAL_GetTick>
7000358c:	6138      	str	r0, [r7, #16]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
7000358e:	687b      	ldr	r3, [r7, #4]
70003590:	685b      	ldr	r3, [r3, #4]
70003592:	2b00      	cmp	r3, #0
70003594:	d019      	beq.n	700035ca <HAL_RCC_OscConfig+0x16a>
      {
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
70003596:	e008      	b.n	700035aa <HAL_RCC_OscConfig+0x14a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
70003598:	f7fd ff5e 	bl	70001458 <HAL_GetTick>
7000359c:	4602      	mov	r2, r0
7000359e:	693b      	ldr	r3, [r7, #16]
700035a0:	1ad3      	subs	r3, r2, r3
700035a2:	2b64      	cmp	r3, #100	@ 0x64
700035a4:	d901      	bls.n	700035aa <HAL_RCC_OscConfig+0x14a>
          {
            return HAL_TIMEOUT;
700035a6:	2303      	movs	r3, #3
700035a8:	e28c      	b.n	70003ac4 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
700035aa:	4b49      	ldr	r3, [pc, #292]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
700035ac:	681b      	ldr	r3, [r3, #0]
700035ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
700035b2:	2b00      	cmp	r3, #0
700035b4:	d0f0      	beq.n	70003598 <HAL_RCC_OscConfig+0x138>
700035b6:	e00e      	b.n	700035d6 <HAL_RCC_OscConfig+0x176>
      else
      {
        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
700035b8:	f7fd ff4e 	bl	70001458 <HAL_GetTick>
700035bc:	4602      	mov	r2, r0
700035be:	693b      	ldr	r3, [r7, #16]
700035c0:	1ad3      	subs	r3, r2, r3
700035c2:	2b64      	cmp	r3, #100	@ 0x64
700035c4:	d901      	bls.n	700035ca <HAL_RCC_OscConfig+0x16a>
          {
            return HAL_TIMEOUT;
700035c6:	2303      	movs	r3, #3
700035c8:	e27c      	b.n	70003ac4 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
700035ca:	4b41      	ldr	r3, [pc, #260]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
700035cc:	681b      	ldr	r3, [r3, #0]
700035ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
700035d2:	2b00      	cmp	r3, #0
700035d4:	d1f0      	bne.n	700035b8 <HAL_RCC_OscConfig+0x158>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
700035d6:	687b      	ldr	r3, [r7, #4]
700035d8:	681b      	ldr	r3, [r3, #0]
700035da:	f003 0302 	and.w	r3, r3, #2
700035de:	2b00      	cmp	r3, #0
700035e0:	f000 809e 	beq.w	70003720 <HAL_RCC_OscConfig+0x2c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL1 source when PLL1 is selected as system clock */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
700035e4:	69fb      	ldr	r3, [r7, #28]
700035e6:	2b00      	cmp	r3, #0
700035e8:	d005      	beq.n	700035f6 <HAL_RCC_OscConfig+0x196>
700035ea:	697b      	ldr	r3, [r7, #20]
700035ec:	2b00      	cmp	r3, #0
700035ee:	d047      	beq.n	70003680 <HAL_RCC_OscConfig+0x220>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSI)))
700035f0:	69bb      	ldr	r3, [r7, #24]
700035f2:	2b00      	cmp	r3, #0
700035f4:	d144      	bne.n	70003680 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
700035f6:	687b      	ldr	r3, [r7, #4]
700035f8:	68db      	ldr	r3, [r3, #12]
700035fa:	2b00      	cmp	r3, #0
700035fc:	d101      	bne.n	70003602 <HAL_RCC_OscConfig+0x1a2>
      {
        return HAL_ERROR;
700035fe:	2301      	movs	r3, #1
70003600:	e260      	b.n	70003ac4 <HAL_RCC_OscConfig+0x664>
      }
      /* Otherwise, calibration is allowed, divider update also unless used for any enabled PLL */
      else
      {
        /* HSI must not be used as reference clock for any enabled PLL clock source */
        tmpreg1 = (RCC->CR & RCC_CR_HSIDIV);
70003602:	4b33      	ldr	r3, [pc, #204]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
70003604:	681b      	ldr	r3, [r3, #0]
70003606:	f003 0318 	and.w	r3, r3, #24
7000360a:	60fb      	str	r3, [r7, #12]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
7000360c:	69bb      	ldr	r3, [r7, #24]
7000360e:	2b00      	cmp	r3, #0
70003610:	d109      	bne.n	70003626 <HAL_RCC_OscConfig+0x1c6>
70003612:	697b      	ldr	r3, [r7, #20]
70003614:	2b00      	cmp	r3, #0
70003616:	d006      	beq.n	70003626 <HAL_RCC_OscConfig+0x1c6>
            (tmpreg1 != RCC_OscInitStruct->HSIDiv))
70003618:	687b      	ldr	r3, [r7, #4]
7000361a:	691b      	ldr	r3, [r3, #16]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
7000361c:	68fa      	ldr	r2, [r7, #12]
7000361e:	429a      	cmp	r2, r3
70003620:	d001      	beq.n	70003626 <HAL_RCC_OscConfig+0x1c6>
        {
          return HAL_ERROR;
70003622:	2301      	movs	r3, #1
70003624:	e24e      	b.n	70003ac4 <HAL_RCC_OscConfig+0x664>
        }

        assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

        /* Set the Internal High Speed oscillator new divider */
        __HAL_RCC_HSI_CONFIG(RCC_HSI_ON | RCC_OscInitStruct->HSIDiv);
70003626:	4b2a      	ldr	r3, [pc, #168]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
70003628:	681b      	ldr	r3, [r3, #0]
7000362a:	f023 0219 	bic.w	r2, r3, #25
7000362e:	687b      	ldr	r3, [r7, #4]
70003630:	691b      	ldr	r3, [r3, #16]
70003632:	4313      	orrs	r3, r2
70003634:	4a26      	ldr	r2, [pc, #152]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
70003636:	f043 0301 	orr.w	r3, r3, #1
7000363a:	6013      	str	r3, [r2, #0]

        if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
7000363c:	69fb      	ldr	r3, [r7, #28]
7000363e:	2b00      	cmp	r3, #0
70003640:	d109      	bne.n	70003656 <HAL_RCC_OscConfig+0x1f6>
        {
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
70003642:	4b23      	ldr	r3, [pc, #140]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
70003644:	681b      	ldr	r3, [r3, #0]
70003646:	08db      	lsrs	r3, r3, #3
70003648:	f003 0303 	and.w	r3, r3, #3
7000364c:	4a21      	ldr	r2, [pc, #132]	@ (700036d4 <HAL_RCC_OscConfig+0x274>)
7000364e:	fa22 f303 	lsr.w	r3, r2, r3
70003652:	4a21      	ldr	r2, [pc, #132]	@ (700036d8 <HAL_RCC_OscConfig+0x278>)
70003654:	6013      	str	r3, [r2, #0]
        }
        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
70003656:	4b21      	ldr	r3, [pc, #132]	@ (700036dc <HAL_RCC_OscConfig+0x27c>)
70003658:	681b      	ldr	r3, [r3, #0]
7000365a:	4618      	mov	r0, r3
7000365c:	f7fd feac 	bl	700013b8 <HAL_InitTick>
70003660:	4603      	mov	r3, r0
70003662:	2b00      	cmp	r3, #0
70003664:	d001      	beq.n	7000366a <HAL_RCC_OscConfig+0x20a>
        {
          return HAL_ERROR;
70003666:	2301      	movs	r3, #1
70003668:	e22c      	b.n	70003ac4 <HAL_RCC_OscConfig+0x664>
        }
      }
      /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
      __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
7000366a:	4b19      	ldr	r3, [pc, #100]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
7000366c:	685b      	ldr	r3, [r3, #4]
7000366e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
70003672:	687b      	ldr	r3, [r7, #4]
70003674:	695b      	ldr	r3, [r3, #20]
70003676:	061b      	lsls	r3, r3, #24
70003678:	4915      	ldr	r1, [pc, #84]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
7000367a:	4313      	orrs	r3, r2
7000367c:	604b      	str	r3, [r1, #4]
7000367e:	e04f      	b.n	70003720 <HAL_RCC_OscConfig+0x2c0>
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
70003680:	687b      	ldr	r3, [r7, #4]
70003682:	68db      	ldr	r3, [r3, #12]
70003684:	2b00      	cmp	r3, #0
70003686:	d032      	beq.n	700036ee <HAL_RCC_OscConfig+0x28e>
      {
        /* Enable the Internal High Speed oscillator */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState | RCC_OscInitStruct->HSIDiv);
70003688:	4b11      	ldr	r3, [pc, #68]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
7000368a:	681b      	ldr	r3, [r3, #0]
7000368c:	f023 0219 	bic.w	r2, r3, #25
70003690:	687b      	ldr	r3, [r7, #4]
70003692:	68d9      	ldr	r1, [r3, #12]
70003694:	687b      	ldr	r3, [r7, #4]
70003696:	691b      	ldr	r3, [r3, #16]
70003698:	430b      	orrs	r3, r1
7000369a:	490d      	ldr	r1, [pc, #52]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
7000369c:	4313      	orrs	r3, r2
7000369e:	600b      	str	r3, [r1, #0]

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
700036a0:	4b0b      	ldr	r3, [pc, #44]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
700036a2:	685b      	ldr	r3, [r3, #4]
700036a4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
700036a8:	687b      	ldr	r3, [r7, #4]
700036aa:	695b      	ldr	r3, [r3, #20]
700036ac:	061b      	lsls	r3, r3, #24
700036ae:	4908      	ldr	r1, [pc, #32]	@ (700036d0 <HAL_RCC_OscConfig+0x270>)
700036b0:	4313      	orrs	r3, r2
700036b2:	604b      	str	r3, [r1, #4]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
700036b4:	f7fd fed0 	bl	70001458 <HAL_GetTick>
700036b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
700036ba:	e011      	b.n	700036e0 <HAL_RCC_OscConfig+0x280>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
700036bc:	f7fd fecc 	bl	70001458 <HAL_GetTick>
700036c0:	4602      	mov	r2, r0
700036c2:	693b      	ldr	r3, [r7, #16]
700036c4:	1ad3      	subs	r3, r2, r3
700036c6:	2b01      	cmp	r3, #1
700036c8:	d90a      	bls.n	700036e0 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
700036ca:	2303      	movs	r3, #3
700036cc:	e1fa      	b.n	70003ac4 <HAL_RCC_OscConfig+0x664>
700036ce:	bf00      	nop
700036d0:	58024400 	.word	0x58024400
700036d4:	03d09000 	.word	0x03d09000
700036d8:	24000004 	.word	0x24000004
700036dc:	2400012c 	.word	0x2400012c
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
700036e0:	4b95      	ldr	r3, [pc, #596]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
700036e2:	681b      	ldr	r3, [r3, #0]
700036e4:	f003 0304 	and.w	r3, r3, #4
700036e8:	2b00      	cmp	r3, #0
700036ea:	d0e7      	beq.n	700036bc <HAL_RCC_OscConfig+0x25c>
700036ec:	e018      	b.n	70003720 <HAL_RCC_OscConfig+0x2c0>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
700036ee:	4b92      	ldr	r3, [pc, #584]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
700036f0:	681b      	ldr	r3, [r3, #0]
700036f2:	4a91      	ldr	r2, [pc, #580]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
700036f4:	f023 0301 	bic.w	r3, r3, #1
700036f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
700036fa:	f7fd fead 	bl	70001458 <HAL_GetTick>
700036fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
70003700:	e008      	b.n	70003714 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
70003702:	f7fd fea9 	bl	70001458 <HAL_GetTick>
70003706:	4602      	mov	r2, r0
70003708:	693b      	ldr	r3, [r7, #16]
7000370a:	1ad3      	subs	r3, r2, r3
7000370c:	2b01      	cmp	r3, #1
7000370e:	d901      	bls.n	70003714 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
70003710:	2303      	movs	r3, #3
70003712:	e1d7      	b.n	70003ac4 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
70003714:	4b88      	ldr	r3, [pc, #544]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
70003716:	681b      	ldr	r3, [r3, #0]
70003718:	f003 0304 	and.w	r3, r3, #4
7000371c:	2b00      	cmp	r3, #0
7000371e:	d1f0      	bne.n	70003702 <HAL_RCC_OscConfig+0x2a2>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
70003720:	687b      	ldr	r3, [r7, #4]
70003722:	681b      	ldr	r3, [r3, #0]
70003724:	f003 0310 	and.w	r3, r3, #16
70003728:	2b00      	cmp	r3, #0
7000372a:	d045      	beq.n	700037b8 <HAL_RCC_OscConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));

    /* When the CSI is used as system clock it will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
7000372c:	69fb      	ldr	r3, [r7, #28]
7000372e:	2b08      	cmp	r3, #8
70003730:	d005      	beq.n	7000373e <HAL_RCC_OscConfig+0x2de>
70003732:	697b      	ldr	r3, [r7, #20]
70003734:	2b00      	cmp	r3, #0
70003736:	d008      	beq.n	7000374a <HAL_RCC_OscConfig+0x2ea>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_CSI)))
70003738:	69bb      	ldr	r3, [r7, #24]
7000373a:	2b01      	cmp	r3, #1
7000373c:	d105      	bne.n	7000374a <HAL_RCC_OscConfig+0x2ea>
    {
      /* When CSI is used as system clock it will not disabled */
      if (RCC_OscInitStruct->CSIState == RCC_CSI_OFF)
7000373e:	687b      	ldr	r3, [r7, #4]
70003740:	6a1b      	ldr	r3, [r3, #32]
70003742:	2b00      	cmp	r3, #0
70003744:	d138      	bne.n	700037b8 <HAL_RCC_OscConfig+0x358>
      {
        return HAL_ERROR;
70003746:	2301      	movs	r3, #1
70003748:	e1bc      	b.n	70003ac4 <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
7000374a:	687b      	ldr	r3, [r7, #4]
7000374c:	6a1b      	ldr	r3, [r3, #32]
7000374e:	2b00      	cmp	r3, #0
70003750:	d019      	beq.n	70003786 <HAL_RCC_OscConfig+0x326>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
70003752:	4b79      	ldr	r3, [pc, #484]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
70003754:	681b      	ldr	r3, [r3, #0]
70003756:	4a78      	ldr	r2, [pc, #480]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
70003758:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
7000375c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
7000375e:	f7fd fe7b 	bl	70001458 <HAL_GetTick>
70003762:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
70003764:	e008      	b.n	70003778 <HAL_RCC_OscConfig+0x318>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
70003766:	f7fd fe77 	bl	70001458 <HAL_GetTick>
7000376a:	4602      	mov	r2, r0
7000376c:	693b      	ldr	r3, [r7, #16]
7000376e:	1ad3      	subs	r3, r2, r3
70003770:	2b01      	cmp	r3, #1
70003772:	d901      	bls.n	70003778 <HAL_RCC_OscConfig+0x318>
          {
            return HAL_TIMEOUT;
70003774:	2303      	movs	r3, #3
70003776:	e1a5      	b.n	70003ac4 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
70003778:	4b6f      	ldr	r3, [pc, #444]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
7000377a:	681b      	ldr	r3, [r3, #0]
7000377c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70003780:	2b00      	cmp	r3, #0
70003782:	d0f0      	beq.n	70003766 <HAL_RCC_OscConfig+0x306>
70003784:	e018      	b.n	700037b8 <HAL_RCC_OscConfig+0x358>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
70003786:	4b6c      	ldr	r3, [pc, #432]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
70003788:	681b      	ldr	r3, [r3, #0]
7000378a:	4a6b      	ldr	r2, [pc, #428]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
7000378c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
70003790:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
70003792:	f7fd fe61 	bl	70001458 <HAL_GetTick>
70003796:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
70003798:	e008      	b.n	700037ac <HAL_RCC_OscConfig+0x34c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
7000379a:	f7fd fe5d 	bl	70001458 <HAL_GetTick>
7000379e:	4602      	mov	r2, r0
700037a0:	693b      	ldr	r3, [r7, #16]
700037a2:	1ad3      	subs	r3, r2, r3
700037a4:	2b01      	cmp	r3, #1
700037a6:	d901      	bls.n	700037ac <HAL_RCC_OscConfig+0x34c>
          {
            return HAL_TIMEOUT;
700037a8:	2303      	movs	r3, #3
700037aa:	e18b      	b.n	70003ac4 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
700037ac:	4b62      	ldr	r3, [pc, #392]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
700037ae:	681b      	ldr	r3, [r3, #0]
700037b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
700037b4:	2b00      	cmp	r3, #0
700037b6:	d1f0      	bne.n	7000379a <HAL_RCC_OscConfig+0x33a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
700037b8:	687b      	ldr	r3, [r7, #4]
700037ba:	681b      	ldr	r3, [r3, #0]
700037bc:	f003 0308 	and.w	r3, r3, #8
700037c0:	2b00      	cmp	r3, #0
700037c2:	d036      	beq.n	70003832 <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
700037c4:	687b      	ldr	r3, [r7, #4]
700037c6:	699b      	ldr	r3, [r3, #24]
700037c8:	2b00      	cmp	r3, #0
700037ca:	d019      	beq.n	70003800 <HAL_RCC_OscConfig+0x3a0>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
700037cc:	4b5a      	ldr	r3, [pc, #360]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
700037ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
700037d0:	4a59      	ldr	r2, [pc, #356]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
700037d2:	f043 0301 	orr.w	r3, r3, #1
700037d6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
700037d8:	f7fd fe3e 	bl	70001458 <HAL_GetTick>
700037dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
700037de:	e008      	b.n	700037f2 <HAL_RCC_OscConfig+0x392>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
700037e0:	f7fd fe3a 	bl	70001458 <HAL_GetTick>
700037e4:	4602      	mov	r2, r0
700037e6:	693b      	ldr	r3, [r7, #16]
700037e8:	1ad3      	subs	r3, r2, r3
700037ea:	2b01      	cmp	r3, #1
700037ec:	d901      	bls.n	700037f2 <HAL_RCC_OscConfig+0x392>
        {
          return HAL_TIMEOUT;
700037ee:	2303      	movs	r3, #3
700037f0:	e168      	b.n	70003ac4 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
700037f2:	4b51      	ldr	r3, [pc, #324]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
700037f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
700037f6:	f003 0302 	and.w	r3, r3, #2
700037fa:	2b00      	cmp	r3, #0
700037fc:	d0f0      	beq.n	700037e0 <HAL_RCC_OscConfig+0x380>
700037fe:	e018      	b.n	70003832 <HAL_RCC_OscConfig+0x3d2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
70003800:	4b4d      	ldr	r3, [pc, #308]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
70003802:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70003804:	4a4c      	ldr	r2, [pc, #304]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
70003806:	f023 0301 	bic.w	r3, r3, #1
7000380a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
7000380c:	f7fd fe24 	bl	70001458 <HAL_GetTick>
70003810:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
70003812:	e008      	b.n	70003826 <HAL_RCC_OscConfig+0x3c6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
70003814:	f7fd fe20 	bl	70001458 <HAL_GetTick>
70003818:	4602      	mov	r2, r0
7000381a:	693b      	ldr	r3, [r7, #16]
7000381c:	1ad3      	subs	r3, r2, r3
7000381e:	2b01      	cmp	r3, #1
70003820:	d901      	bls.n	70003826 <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
70003822:	2303      	movs	r3, #3
70003824:	e14e      	b.n	70003ac4 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
70003826:	4b44      	ldr	r3, [pc, #272]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
70003828:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
7000382a:	f003 0302 	and.w	r3, r3, #2
7000382e:	2b00      	cmp	r3, #0
70003830:	d1f0      	bne.n	70003814 <HAL_RCC_OscConfig+0x3b4>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
70003832:	687b      	ldr	r3, [r7, #4]
70003834:	681b      	ldr	r3, [r3, #0]
70003836:	f003 0320 	and.w	r3, r3, #32
7000383a:	2b00      	cmp	r3, #0
7000383c:	d036      	beq.n	700038ac <HAL_RCC_OscConfig+0x44c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
7000383e:	687b      	ldr	r3, [r7, #4]
70003840:	69db      	ldr	r3, [r3, #28]
70003842:	2b00      	cmp	r3, #0
70003844:	d019      	beq.n	7000387a <HAL_RCC_OscConfig+0x41a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
70003846:	4b3c      	ldr	r3, [pc, #240]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
70003848:	681b      	ldr	r3, [r3, #0]
7000384a:	4a3b      	ldr	r2, [pc, #236]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
7000384c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
70003850:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
70003852:	f7fd fe01 	bl	70001458 <HAL_GetTick>
70003856:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
70003858:	e008      	b.n	7000386c <HAL_RCC_OscConfig+0x40c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
7000385a:	f7fd fdfd 	bl	70001458 <HAL_GetTick>
7000385e:	4602      	mov	r2, r0
70003860:	693b      	ldr	r3, [r7, #16]
70003862:	1ad3      	subs	r3, r2, r3
70003864:	2b01      	cmp	r3, #1
70003866:	d901      	bls.n	7000386c <HAL_RCC_OscConfig+0x40c>
        {
          return HAL_TIMEOUT;
70003868:	2303      	movs	r3, #3
7000386a:	e12b      	b.n	70003ac4 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
7000386c:	4b32      	ldr	r3, [pc, #200]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
7000386e:	681b      	ldr	r3, [r3, #0]
70003870:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
70003874:	2b00      	cmp	r3, #0
70003876:	d0f0      	beq.n	7000385a <HAL_RCC_OscConfig+0x3fa>
70003878:	e018      	b.n	700038ac <HAL_RCC_OscConfig+0x44c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
7000387a:	4b2f      	ldr	r3, [pc, #188]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
7000387c:	681b      	ldr	r3, [r3, #0]
7000387e:	4a2e      	ldr	r2, [pc, #184]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
70003880:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
70003884:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
70003886:	f7fd fde7 	bl	70001458 <HAL_GetTick>
7000388a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
7000388c:	e008      	b.n	700038a0 <HAL_RCC_OscConfig+0x440>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
7000388e:	f7fd fde3 	bl	70001458 <HAL_GetTick>
70003892:	4602      	mov	r2, r0
70003894:	693b      	ldr	r3, [r7, #16]
70003896:	1ad3      	subs	r3, r2, r3
70003898:	2b01      	cmp	r3, #1
7000389a:	d901      	bls.n	700038a0 <HAL_RCC_OscConfig+0x440>
        {
          return HAL_TIMEOUT;
7000389c:	2303      	movs	r3, #3
7000389e:	e111      	b.n	70003ac4 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
700038a0:	4b25      	ldr	r3, [pc, #148]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
700038a2:	681b      	ldr	r3, [r3, #0]
700038a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
700038a8:	2b00      	cmp	r3, #0
700038aa:	d1f0      	bne.n	7000388e <HAL_RCC_OscConfig+0x42e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
700038ac:	687b      	ldr	r3, [r7, #4]
700038ae:	681b      	ldr	r3, [r3, #0]
700038b0:	f003 0304 	and.w	r3, r3, #4
700038b4:	2b00      	cmp	r3, #0
700038b6:	f000 809b 	beq.w	700039f0 <HAL_RCC_OscConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
700038ba:	4b20      	ldr	r3, [pc, #128]	@ (7000393c <HAL_RCC_OscConfig+0x4dc>)
700038bc:	681b      	ldr	r3, [r3, #0]
700038be:	4a1f      	ldr	r2, [pc, #124]	@ (7000393c <HAL_RCC_OscConfig+0x4dc>)
700038c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
700038c4:	6013      	str	r3, [r2, #0]

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
700038c6:	687b      	ldr	r3, [r7, #4]
700038c8:	689b      	ldr	r3, [r3, #8]
700038ca:	2b01      	cmp	r3, #1
700038cc:	d106      	bne.n	700038dc <HAL_RCC_OscConfig+0x47c>
700038ce:	4b1a      	ldr	r3, [pc, #104]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
700038d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700038d2:	4a19      	ldr	r2, [pc, #100]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
700038d4:	f043 0301 	orr.w	r3, r3, #1
700038d8:	6713      	str	r3, [r2, #112]	@ 0x70
700038da:	e05a      	b.n	70003992 <HAL_RCC_OscConfig+0x532>
700038dc:	687b      	ldr	r3, [r7, #4]
700038de:	689b      	ldr	r3, [r3, #8]
700038e0:	2b00      	cmp	r3, #0
700038e2:	d112      	bne.n	7000390a <HAL_RCC_OscConfig+0x4aa>
700038e4:	4b14      	ldr	r3, [pc, #80]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
700038e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700038e8:	4a13      	ldr	r2, [pc, #76]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
700038ea:	f023 0301 	bic.w	r3, r3, #1
700038ee:	6713      	str	r3, [r2, #112]	@ 0x70
700038f0:	4b11      	ldr	r3, [pc, #68]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
700038f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700038f4:	4a10      	ldr	r2, [pc, #64]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
700038f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
700038fa:	6713      	str	r3, [r2, #112]	@ 0x70
700038fc:	4b0e      	ldr	r3, [pc, #56]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
700038fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003900:	4a0d      	ldr	r2, [pc, #52]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
70003902:	f023 0304 	bic.w	r3, r3, #4
70003906:	6713      	str	r3, [r2, #112]	@ 0x70
70003908:	e043      	b.n	70003992 <HAL_RCC_OscConfig+0x532>
7000390a:	687b      	ldr	r3, [r7, #4]
7000390c:	689b      	ldr	r3, [r3, #8]
7000390e:	2b05      	cmp	r3, #5
70003910:	d116      	bne.n	70003940 <HAL_RCC_OscConfig+0x4e0>
70003912:	4b09      	ldr	r3, [pc, #36]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
70003914:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003916:	4a08      	ldr	r2, [pc, #32]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
70003918:	f043 0304 	orr.w	r3, r3, #4
7000391c:	6713      	str	r3, [r2, #112]	@ 0x70
7000391e:	4b06      	ldr	r3, [pc, #24]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
70003920:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003922:	4a05      	ldr	r2, [pc, #20]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
70003924:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
70003928:	6713      	str	r3, [r2, #112]	@ 0x70
7000392a:	4b03      	ldr	r3, [pc, #12]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
7000392c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000392e:	4a02      	ldr	r2, [pc, #8]	@ (70003938 <HAL_RCC_OscConfig+0x4d8>)
70003930:	f043 0301 	orr.w	r3, r3, #1
70003934:	6713      	str	r3, [r2, #112]	@ 0x70
70003936:	e02c      	b.n	70003992 <HAL_RCC_OscConfig+0x532>
70003938:	58024400 	.word	0x58024400
7000393c:	58024800 	.word	0x58024800
70003940:	687b      	ldr	r3, [r7, #4]
70003942:	689b      	ldr	r3, [r3, #8]
70003944:	2b85      	cmp	r3, #133	@ 0x85
70003946:	d112      	bne.n	7000396e <HAL_RCC_OscConfig+0x50e>
70003948:	4b60      	ldr	r3, [pc, #384]	@ (70003acc <HAL_RCC_OscConfig+0x66c>)
7000394a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000394c:	4a5f      	ldr	r2, [pc, #380]	@ (70003acc <HAL_RCC_OscConfig+0x66c>)
7000394e:	f043 0304 	orr.w	r3, r3, #4
70003952:	6713      	str	r3, [r2, #112]	@ 0x70
70003954:	4b5d      	ldr	r3, [pc, #372]	@ (70003acc <HAL_RCC_OscConfig+0x66c>)
70003956:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003958:	4a5c      	ldr	r2, [pc, #368]	@ (70003acc <HAL_RCC_OscConfig+0x66c>)
7000395a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
7000395e:	6713      	str	r3, [r2, #112]	@ 0x70
70003960:	4b5a      	ldr	r3, [pc, #360]	@ (70003acc <HAL_RCC_OscConfig+0x66c>)
70003962:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003964:	4a59      	ldr	r2, [pc, #356]	@ (70003acc <HAL_RCC_OscConfig+0x66c>)
70003966:	f043 0301 	orr.w	r3, r3, #1
7000396a:	6713      	str	r3, [r2, #112]	@ 0x70
7000396c:	e011      	b.n	70003992 <HAL_RCC_OscConfig+0x532>
7000396e:	4b57      	ldr	r3, [pc, #348]	@ (70003acc <HAL_RCC_OscConfig+0x66c>)
70003970:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003972:	4a56      	ldr	r2, [pc, #344]	@ (70003acc <HAL_RCC_OscConfig+0x66c>)
70003974:	f023 0301 	bic.w	r3, r3, #1
70003978:	6713      	str	r3, [r2, #112]	@ 0x70
7000397a:	4b54      	ldr	r3, [pc, #336]	@ (70003acc <HAL_RCC_OscConfig+0x66c>)
7000397c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000397e:	4a53      	ldr	r2, [pc, #332]	@ (70003acc <HAL_RCC_OscConfig+0x66c>)
70003980:	f023 0304 	bic.w	r3, r3, #4
70003984:	6713      	str	r3, [r2, #112]	@ 0x70
70003986:	4b51      	ldr	r3, [pc, #324]	@ (70003acc <HAL_RCC_OscConfig+0x66c>)
70003988:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000398a:	4a50      	ldr	r2, [pc, #320]	@ (70003acc <HAL_RCC_OscConfig+0x66c>)
7000398c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
70003990:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
70003992:	687b      	ldr	r3, [r7, #4]
70003994:	689b      	ldr	r3, [r3, #8]
70003996:	2b00      	cmp	r3, #0
70003998:	d015      	beq.n	700039c6 <HAL_RCC_OscConfig+0x566>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
7000399a:	f7fd fd5d 	bl	70001458 <HAL_GetTick>
7000399e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
700039a0:	e00a      	b.n	700039b8 <HAL_RCC_OscConfig+0x558>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
700039a2:	f7fd fd59 	bl	70001458 <HAL_GetTick>
700039a6:	4602      	mov	r2, r0
700039a8:	693b      	ldr	r3, [r7, #16]
700039aa:	1ad3      	subs	r3, r2, r3
700039ac:	f241 3288 	movw	r2, #5000	@ 0x1388
700039b0:	4293      	cmp	r3, r2
700039b2:	d901      	bls.n	700039b8 <HAL_RCC_OscConfig+0x558>
        {
          return HAL_TIMEOUT;
700039b4:	2303      	movs	r3, #3
700039b6:	e085      	b.n	70003ac4 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
700039b8:	4b44      	ldr	r3, [pc, #272]	@ (70003acc <HAL_RCC_OscConfig+0x66c>)
700039ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700039bc:	f003 0302 	and.w	r3, r3, #2
700039c0:	2b00      	cmp	r3, #0
700039c2:	d0ee      	beq.n	700039a2 <HAL_RCC_OscConfig+0x542>
700039c4:	e014      	b.n	700039f0 <HAL_RCC_OscConfig+0x590>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
700039c6:	f7fd fd47 	bl	70001458 <HAL_GetTick>
700039ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
700039cc:	e00a      	b.n	700039e4 <HAL_RCC_OscConfig+0x584>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
700039ce:	f7fd fd43 	bl	70001458 <HAL_GetTick>
700039d2:	4602      	mov	r2, r0
700039d4:	693b      	ldr	r3, [r7, #16]
700039d6:	1ad3      	subs	r3, r2, r3
700039d8:	f241 3288 	movw	r2, #5000	@ 0x1388
700039dc:	4293      	cmp	r3, r2
700039de:	d901      	bls.n	700039e4 <HAL_RCC_OscConfig+0x584>
        {
          return HAL_TIMEOUT;
700039e0:	2303      	movs	r3, #3
700039e2:	e06f      	b.n	70003ac4 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
700039e4:	4b39      	ldr	r3, [pc, #228]	@ (70003acc <HAL_RCC_OscConfig+0x66c>)
700039e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700039e8:	f003 0302 	and.w	r3, r3, #2
700039ec:	2b00      	cmp	r3, #0
700039ee:	d1ee      	bne.n	700039ce <HAL_RCC_OscConfig+0x56e>

  /*-------------------------------- PLL1 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL1.PLLState));

  if (RCC_OscInitStruct->PLL1.PLLState != RCC_PLL_NONE)
700039f0:	687b      	ldr	r3, [r7, #4]
700039f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
700039f4:	2b00      	cmp	r3, #0
700039f6:	d042      	beq.n	70003a7e <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
700039f8:	69fb      	ldr	r3, [r7, #28]
700039fa:	2b18      	cmp	r3, #24
700039fc:	d131      	bne.n	70003a62 <HAL_RCC_OscConfig+0x602>
    {
      /* No PLL off possible */
      if (RCC_OscInitStruct->PLL1.PLLState == RCC_PLL_OFF)
700039fe:	687b      	ldr	r3, [r7, #4]
70003a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70003a02:	2b01      	cmp	r3, #1
70003a04:	d101      	bne.n	70003a0a <HAL_RCC_OscConfig+0x5aa>
      {
        return HAL_ERROR;
70003a06:	2301      	movs	r3, #1
70003a08:	e05c      	b.n	70003ac4 <HAL_RCC_OscConfig+0x664>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        tmpreg1 = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> RCC_PLL1FRACR_FRACN_Pos);
70003a0a:	4b30      	ldr	r3, [pc, #192]	@ (70003acc <HAL_RCC_OscConfig+0x66c>)
70003a0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70003a0e:	08db      	lsrs	r3, r3, #3
70003a10:	f3c3 030c 	ubfx	r3, r3, #0, #13
70003a14:	60fb      	str	r3, [r7, #12]

        if (RCC_OscInitStruct->PLL1.PLLFractional != tmpreg1)
70003a16:	687b      	ldr	r3, [r7, #4]
70003a18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
70003a1a:	68fa      	ldr	r2, [r7, #12]
70003a1c:	429a      	cmp	r2, r3
70003a1e:	d02e      	beq.n	70003a7e <HAL_RCC_OscConfig+0x61e>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL1.PLLFractional));

          /* Disable PLL1FRACLE */
          __HAL_RCC_PLL1_FRACN_DISABLE();
70003a20:	4b2a      	ldr	r3, [pc, #168]	@ (70003acc <HAL_RCC_OscConfig+0x66c>)
70003a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70003a24:	4a29      	ldr	r2, [pc, #164]	@ (70003acc <HAL_RCC_OscConfig+0x66c>)
70003a26:	f023 0301 	bic.w	r3, r3, #1
70003a2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
70003a2c:	f7fd fd14 	bl	70001458 <HAL_GetTick>
70003a30:	6138      	str	r0, [r7, #16]

          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
70003a32:	bf00      	nop
70003a34:	f7fd fd10 	bl	70001458 <HAL_GetTick>
70003a38:	4602      	mov	r2, r0
70003a3a:	693b      	ldr	r3, [r7, #16]
70003a3c:	4293      	cmp	r3, r2
70003a3e:	d0f9      	beq.n	70003a34 <HAL_RCC_OscConfig+0x5d4>
          {
            /* Do nothing */
          }

          /* Configure PLL1FRACN */
          __HAL_RCC_PLL1_FRACN_CONFIG(RCC_OscInitStruct->PLL1.PLLFractional);
70003a40:	4b22      	ldr	r3, [pc, #136]	@ (70003acc <HAL_RCC_OscConfig+0x66c>)
70003a42:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70003a44:	4b22      	ldr	r3, [pc, #136]	@ (70003ad0 <HAL_RCC_OscConfig+0x670>)
70003a46:	4013      	ands	r3, r2
70003a48:	687a      	ldr	r2, [r7, #4]
70003a4a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
70003a4c:	00d2      	lsls	r2, r2, #3
70003a4e:	491f      	ldr	r1, [pc, #124]	@ (70003acc <HAL_RCC_OscConfig+0x66c>)
70003a50:	4313      	orrs	r3, r2
70003a52:	634b      	str	r3, [r1, #52]	@ 0x34

          /* Enable PLL1FRACLE to latch new value . */
          __HAL_RCC_PLL1_FRACN_ENABLE();
70003a54:	4b1d      	ldr	r3, [pc, #116]	@ (70003acc <HAL_RCC_OscConfig+0x66c>)
70003a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70003a58:	4a1c      	ldr	r2, [pc, #112]	@ (70003acc <HAL_RCC_OscConfig+0x66c>)
70003a5a:	f043 0301 	orr.w	r3, r3, #1
70003a5e:	62d3      	str	r3, [r2, #44]	@ 0x2c
70003a60:	e00d      	b.n	70003a7e <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Initialize PLL1T to 1 to use common PLL initialization function */
      RCC_OscInitStruct->PLL1.PLLT = 1U;
70003a62:	687b      	ldr	r3, [r7, #4]
70003a64:	2201      	movs	r2, #1
70003a66:	645a      	str	r2, [r3, #68]	@ 0x44
      if (RCC_PLL_Config(RCC_PLL1_CONFIG, &(RCC_OscInitStruct->PLL1)) != HAL_OK)
70003a68:	687b      	ldr	r3, [r7, #4]
70003a6a:	3324      	adds	r3, #36	@ 0x24
70003a6c:	4619      	mov	r1, r3
70003a6e:	2000      	movs	r0, #0
70003a70:	f000 fb56 	bl	70004120 <RCC_PLL_Config>
70003a74:	4603      	mov	r3, r0
70003a76:	2b00      	cmp	r3, #0
70003a78:	d001      	beq.n	70003a7e <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
70003a7a:	2301      	movs	r3, #1
70003a7c:	e022      	b.n	70003ac4 <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL2 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL2.PLLState));

  if (RCC_OscInitStruct->PLL2.PLLState != RCC_PLL_NONE)
70003a7e:	687b      	ldr	r3, [r7, #4]
70003a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70003a82:	2b00      	cmp	r3, #0
70003a84:	d00a      	beq.n	70003a9c <HAL_RCC_OscConfig+0x63c>
  {
    if (RCC_PLL_Config(RCC_PLL2_CONFIG, &(RCC_OscInitStruct->PLL2)) != HAL_OK)
70003a86:	687b      	ldr	r3, [r7, #4]
70003a88:	334c      	adds	r3, #76	@ 0x4c
70003a8a:	4619      	mov	r1, r3
70003a8c:	2001      	movs	r0, #1
70003a8e:	f000 fb47 	bl	70004120 <RCC_PLL_Config>
70003a92:	4603      	mov	r3, r0
70003a94:	2b00      	cmp	r3, #0
70003a96:	d001      	beq.n	70003a9c <HAL_RCC_OscConfig+0x63c>
    {
      return HAL_ERROR;
70003a98:	2301      	movs	r3, #1
70003a9a:	e013      	b.n	70003ac4 <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL3 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL3.PLLState));

  if (RCC_OscInitStruct->PLL3.PLLState != RCC_PLL_NONE)
70003a9c:	687b      	ldr	r3, [r7, #4]
70003a9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70003aa0:	2b00      	cmp	r3, #0
70003aa2:	d00e      	beq.n	70003ac2 <HAL_RCC_OscConfig+0x662>
  {
    /* Initialize PLL3T to 1 to use common PLL initialization function */
    RCC_OscInitStruct->PLL3.PLLT = 1U;
70003aa4:	687b      	ldr	r3, [r7, #4]
70003aa6:	2201      	movs	r2, #1
70003aa8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    if (RCC_PLL_Config(RCC_PLL3_CONFIG, &(RCC_OscInitStruct->PLL3)) != HAL_OK)
70003aac:	687b      	ldr	r3, [r7, #4]
70003aae:	3374      	adds	r3, #116	@ 0x74
70003ab0:	4619      	mov	r1, r3
70003ab2:	2002      	movs	r0, #2
70003ab4:	f000 fb34 	bl	70004120 <RCC_PLL_Config>
70003ab8:	4603      	mov	r3, r0
70003aba:	2b00      	cmp	r3, #0
70003abc:	d001      	beq.n	70003ac2 <HAL_RCC_OscConfig+0x662>
    {
      return HAL_ERROR;
70003abe:	2301      	movs	r3, #1
70003ac0:	e000      	b.n	70003ac4 <HAL_RCC_OscConfig+0x664>
    }
  }

  return HAL_OK;
70003ac2:	2300      	movs	r3, #0
}
70003ac4:	4618      	mov	r0, r3
70003ac6:	3720      	adds	r7, #32
70003ac8:	46bd      	mov	sp, r7
70003aca:	bd80      	pop	{r7, pc}
70003acc:	58024400 	.word	0x58024400
70003ad0:	ffff0007 	.word	0xffff0007

70003ad4 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
70003ad4:	b580      	push	{r7, lr}
70003ad6:	b084      	sub	sp, #16
70003ad8:	af00      	add	r7, sp, #0
70003ada:	6078      	str	r0, [r7, #4]
70003adc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
70003ade:	687b      	ldr	r3, [r7, #4]
70003ae0:	2b00      	cmp	r3, #0
70003ae2:	d101      	bne.n	70003ae8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
70003ae4:	2301      	movs	r3, #1
70003ae6:	e182      	b.n	70003dee <HAL_RCC_ClockConfig+0x31a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
70003ae8:	4b8a      	ldr	r3, [pc, #552]	@ (70003d14 <HAL_RCC_ClockConfig+0x240>)
70003aea:	681b      	ldr	r3, [r3, #0]
70003aec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70003af0:	683a      	ldr	r2, [r7, #0]
70003af2:	429a      	cmp	r2, r3
70003af4:	d910      	bls.n	70003b18 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
70003af6:	4b87      	ldr	r3, [pc, #540]	@ (70003d14 <HAL_RCC_ClockConfig+0x240>)
70003af8:	681b      	ldr	r3, [r3, #0]
70003afa:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
70003afe:	4985      	ldr	r1, [pc, #532]	@ (70003d14 <HAL_RCC_ClockConfig+0x240>)
70003b00:	683b      	ldr	r3, [r7, #0]
70003b02:	4313      	orrs	r3, r2
70003b04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
70003b06:	4b83      	ldr	r3, [pc, #524]	@ (70003d14 <HAL_RCC_ClockConfig+0x240>)
70003b08:	681b      	ldr	r3, [r3, #0]
70003b0a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70003b0e:	683a      	ldr	r2, [r7, #0]
70003b10:	429a      	cmp	r2, r3
70003b12:	d001      	beq.n	70003b18 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
70003b14:	2301      	movs	r3, #1
70003b16:	e16a      	b.n	70003dee <HAL_RCC_ClockConfig+0x31a>
  }

  /* Increasing the BUS frequency divider ? */

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
70003b18:	687b      	ldr	r3, [r7, #4]
70003b1a:	681b      	ldr	r3, [r3, #0]
70003b1c:	f003 0304 	and.w	r3, r3, #4
70003b20:	2b00      	cmp	r3, #0
70003b22:	d010      	beq.n	70003b46 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE1))
70003b24:	687b      	ldr	r3, [r7, #4]
70003b26:	691a      	ldr	r2, [r3, #16]
70003b28:	4b7b      	ldr	r3, [pc, #492]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003b2a:	6a1b      	ldr	r3, [r3, #32]
70003b2c:	f003 0307 	and.w	r3, r3, #7
70003b30:	429a      	cmp	r2, r3
70003b32:	d908      	bls.n	70003b46 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
70003b34:	4b78      	ldr	r3, [pc, #480]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003b36:	6a1b      	ldr	r3, [r3, #32]
70003b38:	f023 0207 	bic.w	r2, r3, #7
70003b3c:	687b      	ldr	r3, [r7, #4]
70003b3e:	691b      	ldr	r3, [r3, #16]
70003b40:	4975      	ldr	r1, [pc, #468]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003b42:	4313      	orrs	r3, r2
70003b44:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
70003b46:	687b      	ldr	r3, [r7, #4]
70003b48:	681b      	ldr	r3, [r3, #0]
70003b4a:	f003 0308 	and.w	r3, r3, #8
70003b4e:	2b00      	cmp	r3, #0
70003b50:	d010      	beq.n	70003b74 <HAL_RCC_ClockConfig+0xa0>
  {
    assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE2))
70003b52:	687b      	ldr	r3, [r7, #4]
70003b54:	695a      	ldr	r2, [r3, #20]
70003b56:	4b70      	ldr	r3, [pc, #448]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003b58:	6a1b      	ldr	r3, [r3, #32]
70003b5a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
70003b5e:	429a      	cmp	r2, r3
70003b60:	d908      	bls.n	70003b74 <HAL_RCC_ClockConfig+0xa0>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
70003b62:	4b6d      	ldr	r3, [pc, #436]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003b64:	6a1b      	ldr	r3, [r3, #32]
70003b66:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70003b6a:	687b      	ldr	r3, [r7, #4]
70003b6c:	695b      	ldr	r3, [r3, #20]
70003b6e:	496a      	ldr	r1, [pc, #424]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003b70:	4313      	orrs	r3, r2
70003b72:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
70003b74:	687b      	ldr	r3, [r7, #4]
70003b76:	681b      	ldr	r3, [r3, #0]
70003b78:	f003 0310 	and.w	r3, r3, #16
70003b7c:	2b00      	cmp	r3, #0
70003b7e:	d010      	beq.n	70003ba2 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_PCLK4(RCC_ClkInitStruct->APB4CLKDivider));
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE4))
70003b80:	687b      	ldr	r3, [r7, #4]
70003b82:	699a      	ldr	r2, [r3, #24]
70003b84:	4b64      	ldr	r3, [pc, #400]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003b86:	6a1b      	ldr	r3, [r3, #32]
70003b88:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
70003b8c:	429a      	cmp	r2, r3
70003b8e:	d908      	bls.n	70003ba2 <HAL_RCC_ClockConfig+0xce>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE4, (RCC_ClkInitStruct->APB4CLKDivider));
70003b90:	4b61      	ldr	r3, [pc, #388]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003b92:	6a1b      	ldr	r3, [r3, #32]
70003b94:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
70003b98:	687b      	ldr	r3, [r7, #4]
70003b9a:	699b      	ldr	r3, [r3, #24]
70003b9c:	495e      	ldr	r1, [pc, #376]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003b9e:	4313      	orrs	r3, r2
70003ba0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
70003ba2:	687b      	ldr	r3, [r7, #4]
70003ba4:	681b      	ldr	r3, [r3, #0]
70003ba6:	f003 0320 	and.w	r3, r3, #32
70003baa:	2b00      	cmp	r3, #0
70003bac:	d010      	beq.n	70003bd0 <HAL_RCC_ClockConfig+0xfc>
  {
    assert_param(IS_RCC_PCLK5(RCC_ClkInitStruct->APB5CLKDivider));
    if ((RCC_ClkInitStruct->APB5CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE5))
70003bae:	687b      	ldr	r3, [r7, #4]
70003bb0:	69da      	ldr	r2, [r3, #28]
70003bb2:	4b59      	ldr	r3, [pc, #356]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003bb4:	6a1b      	ldr	r3, [r3, #32]
70003bb6:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
70003bba:	429a      	cmp	r2, r3
70003bbc:	d908      	bls.n	70003bd0 <HAL_RCC_ClockConfig+0xfc>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE5, (RCC_ClkInitStruct->APB5CLKDivider));
70003bbe:	4b56      	ldr	r3, [pc, #344]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003bc0:	6a1b      	ldr	r3, [r3, #32]
70003bc2:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
70003bc6:	687b      	ldr	r3, [r7, #4]
70003bc8:	69db      	ldr	r3, [r3, #28]
70003bca:	4953      	ldr	r1, [pc, #332]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003bcc:	4313      	orrs	r3, r2
70003bce:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
70003bd0:	687b      	ldr	r3, [r7, #4]
70003bd2:	681b      	ldr	r3, [r3, #0]
70003bd4:	f003 0302 	and.w	r3, r3, #2
70003bd8:	2b00      	cmp	r3, #0
70003bda:	d010      	beq.n	70003bfe <HAL_RCC_ClockConfig+0x12a>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->BMCFGR & RCC_BMCFGR_BMPRE))
70003bdc:	687b      	ldr	r3, [r7, #4]
70003bde:	68da      	ldr	r2, [r3, #12]
70003be0:	4b4d      	ldr	r3, [pc, #308]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003be2:	69db      	ldr	r3, [r3, #28]
70003be4:	f003 030f 	and.w	r3, r3, #15
70003be8:	429a      	cmp	r2, r3
70003bea:	d908      	bls.n	70003bfe <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->BMCFGR, RCC_BMCFGR_BMPRE, RCC_ClkInitStruct->AHBCLKDivider);
70003bec:	4b4a      	ldr	r3, [pc, #296]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003bee:	69db      	ldr	r3, [r3, #28]
70003bf0:	f023 020f 	bic.w	r2, r3, #15
70003bf4:	687b      	ldr	r3, [r7, #4]
70003bf6:	68db      	ldr	r3, [r3, #12]
70003bf8:	4947      	ldr	r1, [pc, #284]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003bfa:	4313      	orrs	r3, r2
70003bfc:	61cb      	str	r3, [r1, #28]
    }
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
70003bfe:	687b      	ldr	r3, [r7, #4]
70003c00:	681b      	ldr	r3, [r3, #0]
70003c02:	f003 0301 	and.w	r3, r3, #1
70003c06:	2b00      	cmp	r3, #0
70003c08:	d055      	beq.n	70003cb6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    MODIFY_REG(RCC->CDCFGR, RCC_CDCFGR_CPRE, RCC_ClkInitStruct->SYSCLKDivider);
70003c0a:	4b43      	ldr	r3, [pc, #268]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003c0c:	699b      	ldr	r3, [r3, #24]
70003c0e:	f023 020f 	bic.w	r2, r3, #15
70003c12:	687b      	ldr	r3, [r7, #4]
70003c14:	689b      	ldr	r3, [r3, #8]
70003c16:	4940      	ldr	r1, [pc, #256]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003c18:	4313      	orrs	r3, r2
70003c1a:	618b      	str	r3, [r1, #24]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
70003c1c:	687b      	ldr	r3, [r7, #4]
70003c1e:	685b      	ldr	r3, [r3, #4]
70003c20:	2b02      	cmp	r3, #2
70003c22:	d107      	bne.n	70003c34 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
70003c24:	4b3c      	ldr	r3, [pc, #240]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003c26:	681b      	ldr	r3, [r3, #0]
70003c28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70003c2c:	2b00      	cmp	r3, #0
70003c2e:	d121      	bne.n	70003c74 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
70003c30:	2301      	movs	r3, #1
70003c32:	e0dc      	b.n	70003dee <HAL_RCC_ClockConfig+0x31a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
70003c34:	687b      	ldr	r3, [r7, #4]
70003c36:	685b      	ldr	r3, [r3, #4]
70003c38:	2b03      	cmp	r3, #3
70003c3a:	d107      	bne.n	70003c4c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
70003c3c:	4b36      	ldr	r3, [pc, #216]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003c3e:	681b      	ldr	r3, [r3, #0]
70003c40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
70003c44:	2b00      	cmp	r3, #0
70003c46:	d115      	bne.n	70003c74 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
70003c48:	2301      	movs	r3, #1
70003c4a:	e0d0      	b.n	70003dee <HAL_RCC_ClockConfig+0x31a>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
70003c4c:	687b      	ldr	r3, [r7, #4]
70003c4e:	685b      	ldr	r3, [r3, #4]
70003c50:	2b01      	cmp	r3, #1
70003c52:	d107      	bne.n	70003c64 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
70003c54:	4b30      	ldr	r3, [pc, #192]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003c56:	681b      	ldr	r3, [r3, #0]
70003c58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70003c5c:	2b00      	cmp	r3, #0
70003c5e:	d109      	bne.n	70003c74 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
70003c60:	2301      	movs	r3, #1
70003c62:	e0c4      	b.n	70003dee <HAL_RCC_ClockConfig+0x31a>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
70003c64:	4b2c      	ldr	r3, [pc, #176]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003c66:	681b      	ldr	r3, [r3, #0]
70003c68:	f003 0304 	and.w	r3, r3, #4
70003c6c:	2b00      	cmp	r3, #0
70003c6e:	d101      	bne.n	70003c74 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
70003c70:	2301      	movs	r3, #1
70003c72:	e0bc      	b.n	70003dee <HAL_RCC_ClockConfig+0x31a>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
70003c74:	4b28      	ldr	r3, [pc, #160]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003c76:	691b      	ldr	r3, [r3, #16]
70003c78:	f023 0207 	bic.w	r2, r3, #7
70003c7c:	687b      	ldr	r3, [r7, #4]
70003c7e:	685b      	ldr	r3, [r3, #4]
70003c80:	4925      	ldr	r1, [pc, #148]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003c82:	4313      	orrs	r3, r2
70003c84:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
70003c86:	f7fd fbe7 	bl	70001458 <HAL_GetTick>
70003c8a:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
70003c8c:	e00a      	b.n	70003ca4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
70003c8e:	f7fd fbe3 	bl	70001458 <HAL_GetTick>
70003c92:	4602      	mov	r2, r0
70003c94:	68fb      	ldr	r3, [r7, #12]
70003c96:	1ad3      	subs	r3, r2, r3
70003c98:	f241 3288 	movw	r2, #5000	@ 0x1388
70003c9c:	4293      	cmp	r3, r2
70003c9e:	d901      	bls.n	70003ca4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
70003ca0:	2303      	movs	r3, #3
70003ca2:	e0a4      	b.n	70003dee <HAL_RCC_ClockConfig+0x31a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
70003ca4:	4b1c      	ldr	r3, [pc, #112]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003ca6:	691b      	ldr	r3, [r3, #16]
70003ca8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
70003cac:	687b      	ldr	r3, [r7, #4]
70003cae:	685b      	ldr	r3, [r3, #4]
70003cb0:	00db      	lsls	r3, r3, #3
70003cb2:	429a      	cmp	r2, r3
70003cb4:	d1eb      	bne.n	70003c8e <HAL_RCC_ClockConfig+0x1ba>
  }

  /* Decreasing the BUS frequency divider ? */

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
70003cb6:	687b      	ldr	r3, [r7, #4]
70003cb8:	681b      	ldr	r3, [r3, #0]
70003cba:	f003 0302 	and.w	r3, r3, #2
70003cbe:	2b00      	cmp	r3, #0
70003cc0:	d010      	beq.n	70003ce4 <HAL_RCC_ClockConfig+0x210>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->BMCFGR & RCC_BMCFGR_BMPRE))
70003cc2:	687b      	ldr	r3, [r7, #4]
70003cc4:	68da      	ldr	r2, [r3, #12]
70003cc6:	4b14      	ldr	r3, [pc, #80]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003cc8:	69db      	ldr	r3, [r3, #28]
70003cca:	f003 030f 	and.w	r3, r3, #15
70003cce:	429a      	cmp	r2, r3
70003cd0:	d208      	bcs.n	70003ce4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->BMCFGR, RCC_BMCFGR_BMPRE, RCC_ClkInitStruct->AHBCLKDivider);
70003cd2:	4b11      	ldr	r3, [pc, #68]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003cd4:	69db      	ldr	r3, [r3, #28]
70003cd6:	f023 020f 	bic.w	r2, r3, #15
70003cda:	687b      	ldr	r3, [r7, #4]
70003cdc:	68db      	ldr	r3, [r3, #12]
70003cde:	490e      	ldr	r1, [pc, #56]	@ (70003d18 <HAL_RCC_ClockConfig+0x244>)
70003ce0:	4313      	orrs	r3, r2
70003ce2:	61cb      	str	r3, [r1, #28]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
70003ce4:	4b0b      	ldr	r3, [pc, #44]	@ (70003d14 <HAL_RCC_ClockConfig+0x240>)
70003ce6:	681b      	ldr	r3, [r3, #0]
70003ce8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70003cec:	683a      	ldr	r2, [r7, #0]
70003cee:	429a      	cmp	r2, r3
70003cf0:	d214      	bcs.n	70003d1c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
70003cf2:	4b08      	ldr	r3, [pc, #32]	@ (70003d14 <HAL_RCC_ClockConfig+0x240>)
70003cf4:	681b      	ldr	r3, [r3, #0]
70003cf6:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
70003cfa:	4906      	ldr	r1, [pc, #24]	@ (70003d14 <HAL_RCC_ClockConfig+0x240>)
70003cfc:	683b      	ldr	r3, [r7, #0]
70003cfe:	4313      	orrs	r3, r2
70003d00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
70003d02:	4b04      	ldr	r3, [pc, #16]	@ (70003d14 <HAL_RCC_ClockConfig+0x240>)
70003d04:	681b      	ldr	r3, [r3, #0]
70003d06:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70003d0a:	683a      	ldr	r2, [r7, #0]
70003d0c:	429a      	cmp	r2, r3
70003d0e:	d005      	beq.n	70003d1c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
70003d10:	2301      	movs	r3, #1
70003d12:	e06c      	b.n	70003dee <HAL_RCC_ClockConfig+0x31a>
70003d14:	52002000 	.word	0x52002000
70003d18:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
70003d1c:	687b      	ldr	r3, [r7, #4]
70003d1e:	681b      	ldr	r3, [r3, #0]
70003d20:	f003 0304 	and.w	r3, r3, #4
70003d24:	2b00      	cmp	r3, #0
70003d26:	d010      	beq.n	70003d4a <HAL_RCC_ClockConfig+0x276>
  {
    assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE1))
70003d28:	687b      	ldr	r3, [r7, #4]
70003d2a:	691a      	ldr	r2, [r3, #16]
70003d2c:	4b32      	ldr	r3, [pc, #200]	@ (70003df8 <HAL_RCC_ClockConfig+0x324>)
70003d2e:	6a1b      	ldr	r3, [r3, #32]
70003d30:	f003 0307 	and.w	r3, r3, #7
70003d34:	429a      	cmp	r2, r3
70003d36:	d208      	bcs.n	70003d4a <HAL_RCC_ClockConfig+0x276>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
70003d38:	4b2f      	ldr	r3, [pc, #188]	@ (70003df8 <HAL_RCC_ClockConfig+0x324>)
70003d3a:	6a1b      	ldr	r3, [r3, #32]
70003d3c:	f023 0207 	bic.w	r2, r3, #7
70003d40:	687b      	ldr	r3, [r7, #4]
70003d42:	691b      	ldr	r3, [r3, #16]
70003d44:	492c      	ldr	r1, [pc, #176]	@ (70003df8 <HAL_RCC_ClockConfig+0x324>)
70003d46:	4313      	orrs	r3, r2
70003d48:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
70003d4a:	687b      	ldr	r3, [r7, #4]
70003d4c:	681b      	ldr	r3, [r3, #0]
70003d4e:	f003 0308 	and.w	r3, r3, #8
70003d52:	2b00      	cmp	r3, #0
70003d54:	d010      	beq.n	70003d78 <HAL_RCC_ClockConfig+0x2a4>
  {
    assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE2))
70003d56:	687b      	ldr	r3, [r7, #4]
70003d58:	695a      	ldr	r2, [r3, #20]
70003d5a:	4b27      	ldr	r3, [pc, #156]	@ (70003df8 <HAL_RCC_ClockConfig+0x324>)
70003d5c:	6a1b      	ldr	r3, [r3, #32]
70003d5e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
70003d62:	429a      	cmp	r2, r3
70003d64:	d208      	bcs.n	70003d78 <HAL_RCC_ClockConfig+0x2a4>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
70003d66:	4b24      	ldr	r3, [pc, #144]	@ (70003df8 <HAL_RCC_ClockConfig+0x324>)
70003d68:	6a1b      	ldr	r3, [r3, #32]
70003d6a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70003d6e:	687b      	ldr	r3, [r7, #4]
70003d70:	695b      	ldr	r3, [r3, #20]
70003d72:	4921      	ldr	r1, [pc, #132]	@ (70003df8 <HAL_RCC_ClockConfig+0x324>)
70003d74:	4313      	orrs	r3, r2
70003d76:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
70003d78:	687b      	ldr	r3, [r7, #4]
70003d7a:	681b      	ldr	r3, [r3, #0]
70003d7c:	f003 0310 	and.w	r3, r3, #16
70003d80:	2b00      	cmp	r3, #0
70003d82:	d010      	beq.n	70003da6 <HAL_RCC_ClockConfig+0x2d2>
  {
    assert_param(IS_RCC_PCLK4(RCC_ClkInitStruct->APB4CLKDivider));
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE4))
70003d84:	687b      	ldr	r3, [r7, #4]
70003d86:	699a      	ldr	r2, [r3, #24]
70003d88:	4b1b      	ldr	r3, [pc, #108]	@ (70003df8 <HAL_RCC_ClockConfig+0x324>)
70003d8a:	6a1b      	ldr	r3, [r3, #32]
70003d8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
70003d90:	429a      	cmp	r2, r3
70003d92:	d208      	bcs.n	70003da6 <HAL_RCC_ClockConfig+0x2d2>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE4, (RCC_ClkInitStruct->APB4CLKDivider));
70003d94:	4b18      	ldr	r3, [pc, #96]	@ (70003df8 <HAL_RCC_ClockConfig+0x324>)
70003d96:	6a1b      	ldr	r3, [r3, #32]
70003d98:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
70003d9c:	687b      	ldr	r3, [r7, #4]
70003d9e:	699b      	ldr	r3, [r3, #24]
70003da0:	4915      	ldr	r1, [pc, #84]	@ (70003df8 <HAL_RCC_ClockConfig+0x324>)
70003da2:	4313      	orrs	r3, r2
70003da4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
70003da6:	687b      	ldr	r3, [r7, #4]
70003da8:	681b      	ldr	r3, [r3, #0]
70003daa:	f003 0320 	and.w	r3, r3, #32
70003dae:	2b00      	cmp	r3, #0
70003db0:	d010      	beq.n	70003dd4 <HAL_RCC_ClockConfig+0x300>
  {
    assert_param(IS_RCC_PCLK5(RCC_ClkInitStruct->APB5CLKDivider));
    if ((RCC_ClkInitStruct->APB5CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE5))
70003db2:	687b      	ldr	r3, [r7, #4]
70003db4:	69da      	ldr	r2, [r3, #28]
70003db6:	4b10      	ldr	r3, [pc, #64]	@ (70003df8 <HAL_RCC_ClockConfig+0x324>)
70003db8:	6a1b      	ldr	r3, [r3, #32]
70003dba:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
70003dbe:	429a      	cmp	r2, r3
70003dc0:	d208      	bcs.n	70003dd4 <HAL_RCC_ClockConfig+0x300>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE5, (RCC_ClkInitStruct->APB5CLKDivider));
70003dc2:	4b0d      	ldr	r3, [pc, #52]	@ (70003df8 <HAL_RCC_ClockConfig+0x324>)
70003dc4:	6a1b      	ldr	r3, [r3, #32]
70003dc6:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
70003dca:	687b      	ldr	r3, [r7, #4]
70003dcc:	69db      	ldr	r3, [r3, #28]
70003dce:	490a      	ldr	r1, [pc, #40]	@ (70003df8 <HAL_RCC_ClockConfig+0x324>)
70003dd0:	4313      	orrs	r3, r2
70003dd2:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable with the System CPU clock */
  SystemCoreClock = HAL_RCC_GetSysClockFreq();
70003dd4:	f000 f816 	bl	70003e04 <HAL_RCC_GetSysClockFreq>
70003dd8:	4603      	mov	r3, r0
70003dda:	4a08      	ldr	r2, [pc, #32]	@ (70003dfc <HAL_RCC_ClockConfig+0x328>)
70003ddc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
70003dde:	4b08      	ldr	r3, [pc, #32]	@ (70003e00 <HAL_RCC_ClockConfig+0x32c>)
70003de0:	681b      	ldr	r3, [r3, #0]
70003de2:	4618      	mov	r0, r3
70003de4:	f7fd fae8 	bl	700013b8 <HAL_InitTick>
70003de8:	4603      	mov	r3, r0
70003dea:	72fb      	strb	r3, [r7, #11]

  return halstatus;
70003dec:	7afb      	ldrb	r3, [r7, #11]
}
70003dee:	4618      	mov	r0, r3
70003df0:	3710      	adds	r7, #16
70003df2:	46bd      	mov	sp, r7
70003df4:	bd80      	pop	{r7, pc}
70003df6:	bf00      	nop
70003df8:	58024400 	.word	0x58024400
70003dfc:	24000004 	.word	0x24000004
70003e00:	2400012c 	.word	0x2400012c

70003e04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
70003e04:	b480      	push	{r7}
70003e06:	b08b      	sub	sp, #44	@ 0x2c
70003e08:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t prescaler;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
70003e0a:	4baa      	ldr	r3, [pc, #680]	@ (700040b4 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003e0c:	691b      	ldr	r3, [r3, #16]
70003e0e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
70003e12:	2b18      	cmp	r3, #24
70003e14:	f200 8136 	bhi.w	70004084 <HAL_RCC_GetSysClockFreq+0x280>
70003e18:	a201      	add	r2, pc, #4	@ (adr r2, 70003e20 <HAL_RCC_GetSysClockFreq+0x1c>)
70003e1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70003e1e:	bf00      	nop
70003e20:	70003e85 	.word	0x70003e85
70003e24:	70004085 	.word	0x70004085
70003e28:	70004085 	.word	0x70004085
70003e2c:	70004085 	.word	0x70004085
70003e30:	70004085 	.word	0x70004085
70003e34:	70004085 	.word	0x70004085
70003e38:	70004085 	.word	0x70004085
70003e3c:	70004085 	.word	0x70004085
70003e40:	70003eab 	.word	0x70003eab
70003e44:	70004085 	.word	0x70004085
70003e48:	70004085 	.word	0x70004085
70003e4c:	70004085 	.word	0x70004085
70003e50:	70004085 	.word	0x70004085
70003e54:	70004085 	.word	0x70004085
70003e58:	70004085 	.word	0x70004085
70003e5c:	70004085 	.word	0x70004085
70003e60:	70003eb1 	.word	0x70003eb1
70003e64:	70004085 	.word	0x70004085
70003e68:	70004085 	.word	0x70004085
70003e6c:	70004085 	.word	0x70004085
70003e70:	70004085 	.word	0x70004085
70003e74:	70004085 	.word	0x70004085
70003e78:	70004085 	.word	0x70004085
70003e7c:	70004085 	.word	0x70004085
70003e80:	70003eb7 	.word	0x70003eb7
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */

      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70003e84:	4b8b      	ldr	r3, [pc, #556]	@ (700040b4 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003e86:	681b      	ldr	r3, [r3, #0]
70003e88:	f003 0320 	and.w	r3, r3, #32
70003e8c:	2b00      	cmp	r3, #0
70003e8e:	d009      	beq.n	70003ea4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70003e90:	4b88      	ldr	r3, [pc, #544]	@ (700040b4 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003e92:	681b      	ldr	r3, [r3, #0]
70003e94:	08db      	lsrs	r3, r3, #3
70003e96:	f003 0303 	and.w	r3, r3, #3
70003e9a:	4a87      	ldr	r2, [pc, #540]	@ (700040b8 <HAL_RCC_GetSysClockFreq+0x2b4>)
70003e9c:	fa22 f303 	lsr.w	r3, r2, r3
70003ea0:	623b      	str	r3, [r7, #32]
      {
        /* Can't retrieve HSIDIV value */
        sysclockfreq = 0U;
      }

      break;
70003ea2:	e0f2      	b.n	7000408a <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
70003ea4:	2300      	movs	r3, #0
70003ea6:	623b      	str	r3, [r7, #32]
      break;
70003ea8:	e0ef      	b.n	7000408a <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
70003eaa:	4b84      	ldr	r3, [pc, #528]	@ (700040bc <HAL_RCC_GetSysClockFreq+0x2b8>)
70003eac:	623b      	str	r3, [r7, #32]
      break;
70003eae:	e0ec      	b.n	7000408a <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
70003eb0:	4b83      	ldr	r3, [pc, #524]	@ (700040c0 <HAL_RCC_GetSysClockFreq+0x2bc>)
70003eb2:	623b      	str	r3, [r7, #32]
      break;
70003eb4:	e0e9      	b.n	7000408a <HAL_RCC_GetSysClockFreq+0x286>
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
70003eb6:	4b7f      	ldr	r3, [pc, #508]	@ (700040b4 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70003eba:	f003 0303 	and.w	r3, r3, #3
70003ebe:	61fb      	str	r3, [r7, #28]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos)  ;
70003ec0:	4b7c      	ldr	r3, [pc, #496]	@ (700040b4 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70003ec4:	091b      	lsrs	r3, r3, #4
70003ec6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70003eca:	61bb      	str	r3, [r7, #24]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
70003ecc:	4b79      	ldr	r3, [pc, #484]	@ (700040b4 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70003ed0:	f003 0301 	and.w	r3, r3, #1
70003ed4:	617b      	str	r3, [r7, #20]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> 3));
70003ed6:	4b77      	ldr	r3, [pc, #476]	@ (700040b4 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003ed8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70003eda:	08db      	lsrs	r3, r3, #3
70003edc:	f3c3 030c 	ubfx	r3, r3, #0, #13
70003ee0:	697a      	ldr	r2, [r7, #20]
70003ee2:	fb02 f303 	mul.w	r3, r2, r3
70003ee6:	ee07 3a90 	vmov	s15, r3
70003eea:	eef8 7a67 	vcvt.f32.u32	s15, s15
70003eee:	edc7 7a04 	vstr	s15, [r7, #16]

      if (pllm != 0U)
70003ef2:	69bb      	ldr	r3, [r7, #24]
70003ef4:	2b00      	cmp	r3, #0
70003ef6:	f000 80c2 	beq.w	7000407e <HAL_RCC_GetSysClockFreq+0x27a>
      {
        switch (pllsource)
70003efa:	69fb      	ldr	r3, [r7, #28]
70003efc:	2b02      	cmp	r3, #2
70003efe:	d064      	beq.n	70003fca <HAL_RCC_GetSysClockFreq+0x1c6>
70003f00:	69fb      	ldr	r3, [r7, #28]
70003f02:	2b02      	cmp	r3, #2
70003f04:	f200 8083 	bhi.w	7000400e <HAL_RCC_GetSysClockFreq+0x20a>
70003f08:	69fb      	ldr	r3, [r7, #28]
70003f0a:	2b00      	cmp	r3, #0
70003f0c:	d003      	beq.n	70003f16 <HAL_RCC_GetSysClockFreq+0x112>
70003f0e:	69fb      	ldr	r3, [r7, #28]
70003f10:	2b01      	cmp	r3, #1
70003f12:	d038      	beq.n	70003f86 <HAL_RCC_GetSysClockFreq+0x182>
70003f14:	e07b      	b.n	7000400e <HAL_RCC_GetSysClockFreq+0x20a>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70003f16:	4b67      	ldr	r3, [pc, #412]	@ (700040b4 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003f18:	681b      	ldr	r3, [r3, #0]
70003f1a:	f003 0320 	and.w	r3, r3, #32
70003f1e:	2b00      	cmp	r3, #0
70003f20:	d02d      	beq.n	70003f7e <HAL_RCC_GetSysClockFreq+0x17a>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70003f22:	4b64      	ldr	r3, [pc, #400]	@ (700040b4 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003f24:	681b      	ldr	r3, [r3, #0]
70003f26:	08db      	lsrs	r3, r3, #3
70003f28:	f003 0303 	and.w	r3, r3, #3
70003f2c:	4a62      	ldr	r2, [pc, #392]	@ (700040b8 <HAL_RCC_GetSysClockFreq+0x2b4>)
70003f2e:	fa22 f303 	lsr.w	r3, r2, r3
70003f32:	60fb      	str	r3, [r7, #12]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
70003f34:	68fb      	ldr	r3, [r7, #12]
70003f36:	ee07 3a90 	vmov	s15, r3
70003f3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
70003f3e:	69bb      	ldr	r3, [r7, #24]
70003f40:	ee07 3a90 	vmov	s15, r3
70003f44:	eef8 7a67 	vcvt.f32.u32	s15, s15
70003f48:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70003f4c:	4b59      	ldr	r3, [pc, #356]	@ (700040b4 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003f4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70003f50:	f3c3 0308 	ubfx	r3, r3, #0, #9
70003f54:	ee07 3a90 	vmov	s15, r3
70003f58:	eef8 6a67 	vcvt.f32.u32	s13, s15
70003f5c:	ed97 6a04 	vldr	s12, [r7, #16]
70003f60:	eddf 5a58 	vldr	s11, [pc, #352]	@ 700040c4 <HAL_RCC_GetSysClockFreq+0x2c0>
70003f64:	eec6 7a25 	vdiv.f32	s15, s12, s11
70003f68:	ee76 7aa7 	vadd.f32	s15, s13, s15
70003f6c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70003f70:	ee77 7aa6 	vadd.f32	s15, s15, s13
70003f74:	ee67 7a27 	vmul.f32	s15, s14, s15
70003f78:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            else
            {
              /* Can't retrieve HSIDIV value */
              pllvco = (float_t)0;
            }
            break;
70003f7c:	e069      	b.n	70004052 <HAL_RCC_GetSysClockFreq+0x24e>
              pllvco = (float_t)0;
70003f7e:	f04f 0300 	mov.w	r3, #0
70003f82:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
70003f84:	e065      	b.n	70004052 <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
70003f86:	69bb      	ldr	r3, [r7, #24]
70003f88:	ee07 3a90 	vmov	s15, r3
70003f8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
70003f90:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 700040c8 <HAL_RCC_GetSysClockFreq+0x2c4>
70003f94:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70003f98:	4b46      	ldr	r3, [pc, #280]	@ (700040b4 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003f9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70003f9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
70003fa0:	ee07 3a90 	vmov	s15, r3
70003fa4:	eef8 6a67 	vcvt.f32.u32	s13, s15
70003fa8:	ed97 6a04 	vldr	s12, [r7, #16]
70003fac:	eddf 5a45 	vldr	s11, [pc, #276]	@ 700040c4 <HAL_RCC_GetSysClockFreq+0x2c0>
70003fb0:	eec6 7a25 	vdiv.f32	s15, s12, s11
70003fb4:	ee76 7aa7 	vadd.f32	s15, s13, s15
70003fb8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70003fbc:	ee77 7aa6 	vadd.f32	s15, s15, s13
70003fc0:	ee67 7a27 	vmul.f32	s15, s14, s15
70003fc4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
70003fc8:	e043      	b.n	70004052 <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
70003fca:	69bb      	ldr	r3, [r7, #24]
70003fcc:	ee07 3a90 	vmov	s15, r3
70003fd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
70003fd4:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 700040cc <HAL_RCC_GetSysClockFreq+0x2c8>
70003fd8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70003fdc:	4b35      	ldr	r3, [pc, #212]	@ (700040b4 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003fde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70003fe0:	f3c3 0308 	ubfx	r3, r3, #0, #9
70003fe4:	ee07 3a90 	vmov	s15, r3
70003fe8:	eef8 6a67 	vcvt.f32.u32	s13, s15
70003fec:	ed97 6a04 	vldr	s12, [r7, #16]
70003ff0:	eddf 5a34 	vldr	s11, [pc, #208]	@ 700040c4 <HAL_RCC_GetSysClockFreq+0x2c0>
70003ff4:	eec6 7a25 	vdiv.f32	s15, s12, s11
70003ff8:	ee76 7aa7 	vadd.f32	s15, s13, s15
70003ffc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70004000:	ee77 7aa6 	vadd.f32	s15, s15, s13
70004004:	ee67 7a27 	vmul.f32	s15, s14, s15
70004008:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
7000400c:	e021      	b.n	70004052 <HAL_RCC_GetSysClockFreq+0x24e>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
7000400e:	69bb      	ldr	r3, [r7, #24]
70004010:	ee07 3a90 	vmov	s15, r3
70004014:	eef8 7a67 	vcvt.f32.u32	s15, s15
70004018:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 700040c8 <HAL_RCC_GetSysClockFreq+0x2c4>
7000401c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70004020:	4b24      	ldr	r3, [pc, #144]	@ (700040b4 <HAL_RCC_GetSysClockFreq+0x2b0>)
70004022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70004024:	f3c3 0308 	ubfx	r3, r3, #0, #9
70004028:	ee07 3a90 	vmov	s15, r3
7000402c:	eef8 6a67 	vcvt.f32.u32	s13, s15
70004030:	ed97 6a04 	vldr	s12, [r7, #16]
70004034:	eddf 5a23 	vldr	s11, [pc, #140]	@ 700040c4 <HAL_RCC_GetSysClockFreq+0x2c0>
70004038:	eec6 7a25 	vdiv.f32	s15, s12, s11
7000403c:	ee76 7aa7 	vadd.f32	s15, s13, s15
70004040:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70004044:	ee77 7aa6 	vadd.f32	s15, s15, s13
70004048:	ee67 7a27 	vmul.f32	s15, s14, s15
7000404c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
70004050:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVP) >> RCC_PLL1DIVR1_DIVP_Pos) + 1U) ;
70004052:	4b18      	ldr	r3, [pc, #96]	@ (700040b4 <HAL_RCC_GetSysClockFreq+0x2b0>)
70004054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70004056:	0a5b      	lsrs	r3, r3, #9
70004058:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
7000405c:	3301      	adds	r3, #1
7000405e:	60bb      	str	r3, [r7, #8]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
70004060:	68bb      	ldr	r3, [r7, #8]
70004062:	ee07 3a90 	vmov	s15, r3
70004066:	eeb8 7a67 	vcvt.f32.u32	s14, s15
7000406a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
7000406e:	eec6 7a87 	vdiv.f32	s15, s13, s14
70004072:	eefc 7ae7 	vcvt.u32.f32	s15, s15
70004076:	ee17 3a90 	vmov	r3, s15
7000407a:	623b      	str	r3, [r7, #32]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
7000407c:	e005      	b.n	7000408a <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
7000407e:	2300      	movs	r3, #0
70004080:	623b      	str	r3, [r7, #32]
      break;
70004082:	e002      	b.n	7000408a <HAL_RCC_GetSysClockFreq+0x286>

    default:
      sysclockfreq = CSI_VALUE;
70004084:	4b0d      	ldr	r3, [pc, #52]	@ (700040bc <HAL_RCC_GetSysClockFreq+0x2b8>)
70004086:	623b      	str	r3, [r7, #32]
      break;
70004088:	bf00      	nop
  }

  prescaler = RCC->CDCFGR & RCC_CDCFGR_CPRE;
7000408a:	4b0a      	ldr	r3, [pc, #40]	@ (700040b4 <HAL_RCC_GetSysClockFreq+0x2b0>)
7000408c:	699b      	ldr	r3, [r3, #24]
7000408e:	f003 030f 	and.w	r3, r3, #15
70004092:	607b      	str	r3, [r7, #4]
  if (prescaler >= 8U)
70004094:	687b      	ldr	r3, [r7, #4]
70004096:	2b07      	cmp	r3, #7
70004098:	d905      	bls.n	700040a6 <HAL_RCC_GetSysClockFreq+0x2a2>
  {
    sysclockfreq = sysclockfreq >> (prescaler - RCC_CDCFGR_CPRE_3 + 1U);
7000409a:	687b      	ldr	r3, [r7, #4]
7000409c:	3b07      	subs	r3, #7
7000409e:	6a3a      	ldr	r2, [r7, #32]
700040a0:	fa22 f303 	lsr.w	r3, r2, r3
700040a4:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
700040a6:	6a3b      	ldr	r3, [r7, #32]
}
700040a8:	4618      	mov	r0, r3
700040aa:	372c      	adds	r7, #44	@ 0x2c
700040ac:	46bd      	mov	sp, r7
700040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
700040b2:	4770      	bx	lr
700040b4:	58024400 	.word	0x58024400
700040b8:	03d09000 	.word	0x03d09000
700040bc:	003d0900 	.word	0x003d0900
700040c0:	016e3600 	.word	0x016e3600
700040c4:	46000000 	.word	0x46000000
700040c8:	4a742400 	.word	0x4a742400
700040cc:	4bb71b00 	.word	0x4bb71b00

700040d0 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
700040d0:	b580      	push	{r7, lr}
700040d2:	b084      	sub	sp, #16
700040d4:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  const uint8_t AHBPrescTable[8] = {1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U};
700040d6:	4a10      	ldr	r2, [pc, #64]	@ (70004118 <HAL_RCC_GetHCLKFreq+0x48>)
700040d8:	463b      	mov	r3, r7
700040da:	e892 0003 	ldmia.w	r2, {r0, r1}
700040de:	e883 0003 	stmia.w	r3, {r0, r1}

  /* SysClk */
  clock = HAL_RCC_GetSysClockFreq();
700040e2:	f7ff fe8f 	bl	70003e04 <HAL_RCC_GetSysClockFreq>
700040e6:	60f8      	str	r0, [r7, #12]
  /* Bus matrix divider */
  prescaler = (RCC->BMCFGR & RCC_BMCFGR_BMPRE) >> RCC_BMCFGR_BMPRE_Pos;
700040e8:	4b0c      	ldr	r3, [pc, #48]	@ (7000411c <HAL_RCC_GetHCLKFreq+0x4c>)
700040ea:	69db      	ldr	r3, [r3, #28]
700040ec:	f003 030f 	and.w	r3, r3, #15
700040f0:	60bb      	str	r3, [r7, #8]
  if (prescaler >= 8U)
700040f2:	68bb      	ldr	r3, [r7, #8]
700040f4:	2b07      	cmp	r3, #7
700040f6:	d909      	bls.n	7000410c <HAL_RCC_GetHCLKFreq+0x3c>
  {
    clock = clock >> AHBPrescTable[prescaler - 8U];
700040f8:	68bb      	ldr	r3, [r7, #8]
700040fa:	3b08      	subs	r3, #8
700040fc:	3310      	adds	r3, #16
700040fe:	443b      	add	r3, r7
70004100:	f813 3c10 	ldrb.w	r3, [r3, #-16]
70004104:	461a      	mov	r2, r3
70004106:	68fb      	ldr	r3, [r7, #12]
70004108:	40d3      	lsrs	r3, r2
7000410a:	60fb      	str	r3, [r7, #12]
  }
  return (clock);
7000410c:	68fb      	ldr	r3, [r7, #12]
}
7000410e:	4618      	mov	r0, r3
70004110:	3710      	adds	r7, #16
70004112:	46bd      	mov	sp, r7
70004114:	bd80      	pop	{r7, pc}
70004116:	bf00      	nop
70004118:	70008754 	.word	0x70008754
7000411c:	58024400 	.word	0x58024400

70004120 <RCC_PLL_Config>:
  * @note   PLL is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Config(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
70004120:	b580      	push	{r7, lr}
70004122:	b08a      	sub	sp, #40	@ 0x28
70004124:	af00      	add	r7, sp, #0
70004126:	6078      	str	r0, [r7, #4]
70004128:	6039      	str	r1, [r7, #0]
  __IO uint32_t *p_rcc_pll_divr1_reg;
  __IO uint32_t *p_rcc_pll_divr2_reg;
  __IO uint32_t *p_rcc_pll_fracr_reg;
  HAL_StatusTypeDef ret = HAL_OK;
7000412a:	2300      	movs	r3, #0
7000412c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tickstart;
  uint32_t pllsrc;
  uint32_t pllvco;

  p_rcc_pll_divr1_reg = &(RCC->PLL1DIVR1) + (((uint32_t)0x02) * PLLnumber);
70004130:	687b      	ldr	r3, [r7, #4]
70004132:	00da      	lsls	r2, r3, #3
70004134:	4b9a      	ldr	r3, [pc, #616]	@ (700043a0 <RCC_PLL_Config+0x280>)
70004136:	4413      	add	r3, r2
70004138:	61fb      	str	r3, [r7, #28]
  p_rcc_pll_divr2_reg = &(RCC->PLL1DIVR2) + (((uint32_t)0x01) * PLLnumber);
7000413a:	687b      	ldr	r3, [r7, #4]
7000413c:	009a      	lsls	r2, r3, #2
7000413e:	4b99      	ldr	r3, [pc, #612]	@ (700043a4 <RCC_PLL_Config+0x284>)
70004140:	4413      	add	r3, r2
70004142:	61bb      	str	r3, [r7, #24]

  /* Disable the post-dividers */
  CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1PEN | RCC_PLLCFGR_PLL1QEN | RCC_PLLCFGR_PLL1REN | RCC_PLLCFGR_PLL1SEN |
70004144:	4b98      	ldr	r3, [pc, #608]	@ (700043a8 <RCC_PLL_Config+0x288>)
70004146:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
70004148:	687a      	ldr	r2, [r7, #4]
7000414a:	4613      	mov	r3, r2
7000414c:	009b      	lsls	r3, r3, #2
7000414e:	4413      	add	r3, r2
70004150:	005b      	lsls	r3, r3, #1
70004152:	4413      	add	r3, r2
70004154:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
70004158:	fa02 f303 	lsl.w	r3, r2, r3
7000415c:	43db      	mvns	r3, r3
7000415e:	4a92      	ldr	r2, [pc, #584]	@ (700043a8 <RCC_PLL_Config+0x288>)
70004160:	400b      	ands	r3, r1
70004162:	62d3      	str	r3, [r2, #44]	@ 0x2c
                           0x00000200U) /* Hardcoded because no definition in CMSIS */
            << ((RCC_PLLCFGR_PLL2PEN_Pos - RCC_PLLCFGR_PLL1PEN_Pos)*PLLnumber));

  /* Ensure PLLx is disabled */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
70004164:	4b90      	ldr	r3, [pc, #576]	@ (700043a8 <RCC_PLL_Config+0x288>)
70004166:	681a      	ldr	r2, [r3, #0]
70004168:	687b      	ldr	r3, [r7, #4]
7000416a:	005b      	lsls	r3, r3, #1
7000416c:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
70004170:	fa01 f303 	lsl.w	r3, r1, r3
70004174:	43db      	mvns	r3, r3
70004176:	498c      	ldr	r1, [pc, #560]	@ (700043a8 <RCC_PLL_Config+0x288>)
70004178:	4013      	ands	r3, r2
7000417a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
7000417c:	f7fd f96c 	bl	70001458 <HAL_GetTick>
70004180:	6178      	str	r0, [r7, #20]

  /* Wait till PLLx is disabled */
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
70004182:	e008      	b.n	70004196 <RCC_PLL_Config+0x76>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
70004184:	f7fd f968 	bl	70001458 <HAL_GetTick>
70004188:	4602      	mov	r2, r0
7000418a:	697b      	ldr	r3, [r7, #20]
7000418c:	1ad3      	subs	r3, r2, r3
7000418e:	2b32      	cmp	r3, #50	@ 0x32
70004190:	d901      	bls.n	70004196 <RCC_PLL_Config+0x76>
    {
      return HAL_TIMEOUT;
70004192:	2303      	movs	r3, #3
70004194:	e0ff      	b.n	70004396 <RCC_PLL_Config+0x276>
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
70004196:	4b84      	ldr	r3, [pc, #528]	@ (700043a8 <RCC_PLL_Config+0x288>)
70004198:	681a      	ldr	r2, [r3, #0]
7000419a:	687b      	ldr	r3, [r7, #4]
7000419c:	005b      	lsls	r3, r3, #1
7000419e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
700041a2:	fa01 f303 	lsl.w	r3, r1, r3
700041a6:	4013      	ands	r3, r2
700041a8:	2b00      	cmp	r3, #0
700041aa:	d1eb      	bne.n	70004184 <RCC_PLL_Config+0x64>
    }
  }

  if (pPLLInit->PLLState == RCC_PLL_ON)
700041ac:	683b      	ldr	r3, [r7, #0]
700041ae:	681b      	ldr	r3, [r3, #0]
700041b0:	2b02      	cmp	r3, #2
700041b2:	f040 80dd 	bne.w	70004370 <RCC_PLL_Config+0x250>
    assert_param(IS_RCC_PLLQ_VALUE(pPLLInit->PLLQ));
    assert_param(IS_RCC_PLLR_VALUE(pPLLInit->PLLR));
    assert_param(IS_RCC_PLLS_VALUE(pPLLInit->PLLS));
    assert_param(IS_RCC_PLLT_VALUE(pPLLInit->PLLT));

    pllsrc = pPLLInit->PLLSource;
700041b6:	683b      	ldr	r3, [r7, #0]
700041b8:	685b      	ldr	r3, [r3, #4]
700041ba:	613b      	str	r3, [r7, #16]

    /* Compute VCO input frequency and define range accordingly. First check clock source frequency */
    if (pllsrc == RCC_PLLSOURCE_HSI)
700041bc:	693b      	ldr	r3, [r7, #16]
700041be:	2b00      	cmp	r3, #0
700041c0:	d109      	bne.n	700041d6 <RCC_PLL_Config+0xb6>
    {
      /* Clock source is HSI or HSI/HSIDIV */
      pllvco = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
700041c2:	4b79      	ldr	r3, [pc, #484]	@ (700043a8 <RCC_PLL_Config+0x288>)
700041c4:	681b      	ldr	r3, [r3, #0]
700041c6:	08db      	lsrs	r3, r3, #3
700041c8:	f003 0303 	and.w	r3, r3, #3
700041cc:	4a77      	ldr	r2, [pc, #476]	@ (700043ac <RCC_PLL_Config+0x28c>)
700041ce:	fa22 f303 	lsr.w	r3, r2, r3
700041d2:	627b      	str	r3, [r7, #36]	@ 0x24
700041d4:	e007      	b.n	700041e6 <RCC_PLL_Config+0xc6>
    }
    else if (pllsrc == RCC_PLLSOURCE_HSE)
700041d6:	693b      	ldr	r3, [r7, #16]
700041d8:	2b02      	cmp	r3, #2
700041da:	d102      	bne.n	700041e2 <RCC_PLL_Config+0xc2>
    {
      /* Clock source is HSE */
      pllvco = HSE_VALUE;
700041dc:	4b74      	ldr	r3, [pc, #464]	@ (700043b0 <RCC_PLL_Config+0x290>)
700041de:	627b      	str	r3, [r7, #36]	@ 0x24
700041e0:	e001      	b.n	700041e6 <RCC_PLL_Config+0xc6>
    }
    else
    {
      /* Clock source is CSI */
      pllvco = CSI_VALUE;
700041e2:	4b74      	ldr	r3, [pc, #464]	@ (700043b4 <RCC_PLL_Config+0x294>)
700041e4:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Compute VCO input frequency depending on M divider */
    pllvco = (pllvco / pPLLInit->PLLM);
700041e6:	683b      	ldr	r3, [r7, #0]
700041e8:	689b      	ldr	r3, [r3, #8]
700041ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700041ec:	fbb2 f3f3 	udiv	r3, r2, r3
700041f0:	627b      	str	r3, [r7, #36]	@ 0x24
    assert_param(IS_RCC_PLL_VCOINPUTFREQ(pllvco));

    if (pllvco >= RCC_PLL_INPUTRANGE2_FREQMAX)
700041f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700041f4:	4a70      	ldr	r2, [pc, #448]	@ (700043b8 <RCC_PLL_Config+0x298>)
700041f6:	4293      	cmp	r3, r2
700041f8:	d302      	bcc.n	70004200 <RCC_PLL_Config+0xe0>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE3 | RCC_PLL_VCO_HIGH;
700041fa:	2318      	movs	r3, #24
700041fc:	627b      	str	r3, [r7, #36]	@ 0x24
700041fe:	e00f      	b.n	70004220 <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE1_FREQMAX)
70004200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70004202:	4a6e      	ldr	r2, [pc, #440]	@ (700043bc <RCC_PLL_Config+0x29c>)
70004204:	4293      	cmp	r3, r2
70004206:	d902      	bls.n	7000420e <RCC_PLL_Config+0xee>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE2 | RCC_PLL_VCO_HIGH;
70004208:	2310      	movs	r3, #16
7000420a:	627b      	str	r3, [r7, #36]	@ 0x24
7000420c:	e008      	b.n	70004220 <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE0_FREQMAX)
7000420e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70004210:	4a6b      	ldr	r2, [pc, #428]	@ (700043c0 <RCC_PLL_Config+0x2a0>)
70004212:	4293      	cmp	r3, r2
70004214:	d902      	bls.n	7000421c <RCC_PLL_Config+0xfc>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE1 | RCC_PLL_VCO_HIGH;
70004216:	2308      	movs	r3, #8
70004218:	627b      	str	r3, [r7, #36]	@ 0x24
7000421a:	e001      	b.n	70004220 <RCC_PLL_Config+0x100>
    }
    else
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE0 | RCC_PLL_VCO_LOW;
7000421c:	2302      	movs	r3, #2
7000421e:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    pllvco = (pllvco << ((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos) * PLLnumber));
70004220:	687a      	ldr	r2, [r7, #4]
70004222:	4613      	mov	r3, r2
70004224:	009b      	lsls	r3, r3, #2
70004226:	4413      	add	r3, r2
70004228:	005b      	lsls	r3, r3, #1
7000422a:	4413      	add	r3, r2
7000422c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
7000422e:	fa02 f303 	lsl.w	r3, r2, r3
70004232:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Configure PLL source and PLLM divider */
    MODIFY_REG(RCC->PLLCKSELR, (RCC_PLLCKSELR_PLLSRC | (RCC_PLLCKSELR_DIVM1 << ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))), \
70004234:	4b5c      	ldr	r3, [pc, #368]	@ (700043a8 <RCC_PLL_Config+0x288>)
70004236:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
70004238:	687b      	ldr	r3, [r7, #4]
7000423a:	00db      	lsls	r3, r3, #3
7000423c:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
70004240:	fa01 f303 	lsl.w	r3, r1, r3
70004244:	f043 0303 	orr.w	r3, r3, #3
70004248:	43db      	mvns	r3, r3
7000424a:	401a      	ands	r2, r3
7000424c:	683b      	ldr	r3, [r7, #0]
7000424e:	6899      	ldr	r1, [r3, #8]
70004250:	687b      	ldr	r3, [r7, #4]
70004252:	00db      	lsls	r3, r3, #3
70004254:	3304      	adds	r3, #4
70004256:	4099      	lsls	r1, r3
70004258:	693b      	ldr	r3, [r7, #16]
7000425a:	430b      	orrs	r3, r1
7000425c:	4952      	ldr	r1, [pc, #328]	@ (700043a8 <RCC_PLL_Config+0x288>)
7000425e:	4313      	orrs	r3, r2
70004260:	628b      	str	r3, [r1, #40]	@ 0x28
               pllsrc | (pPLLInit->PLLM << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))));

    if ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) != pllsrc)
70004262:	4b51      	ldr	r3, [pc, #324]	@ (700043a8 <RCC_PLL_Config+0x288>)
70004264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70004266:	f003 0303 	and.w	r3, r3, #3
7000426a:	693a      	ldr	r2, [r7, #16]
7000426c:	429a      	cmp	r2, r3
7000426e:	d001      	beq.n	70004274 <RCC_PLL_Config+0x154>
    {
      /* There is another PLL activated with another source */
      return HAL_ERROR;
70004270:	2301      	movs	r3, #1
70004272:	e090      	b.n	70004396 <RCC_PLL_Config+0x276>
    }

    /* Configure VCO input range, VCO selection and clear FRACEN */
    MODIFY_REG(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1RGE | RCC_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN) << (((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos)*PLLnumber)), \
70004274:	4b4c      	ldr	r3, [pc, #304]	@ (700043a8 <RCC_PLL_Config+0x288>)
70004276:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
70004278:	687a      	ldr	r2, [r7, #4]
7000427a:	4613      	mov	r3, r2
7000427c:	009b      	lsls	r3, r3, #2
7000427e:	4413      	add	r3, r2
70004280:	005b      	lsls	r3, r3, #1
70004282:	4413      	add	r3, r2
70004284:	221b      	movs	r2, #27
70004286:	fa02 f303 	lsl.w	r3, r2, r3
7000428a:	43db      	mvns	r3, r3
7000428c:	ea01 0203 	and.w	r2, r1, r3
70004290:	4945      	ldr	r1, [pc, #276]	@ (700043a8 <RCC_PLL_Config+0x288>)
70004292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70004294:	4313      	orrs	r3, r2
70004296:	62cb      	str	r3, [r1, #44]	@ 0x2c
               pllvco);

    /* Configure PLLN, PLLP, PLLQ, PLLR, PLLS and PLLT dividers */
    WRITE_REG(*p_rcc_pll_divr1_reg, ((pPLLInit->PLLN - 1U) |
70004298:	683b      	ldr	r3, [r7, #0]
7000429a:	68db      	ldr	r3, [r3, #12]
7000429c:	1e5a      	subs	r2, r3, #1
7000429e:	683b      	ldr	r3, [r7, #0]
700042a0:	691b      	ldr	r3, [r3, #16]
700042a2:	3b01      	subs	r3, #1
700042a4:	025b      	lsls	r3, r3, #9
700042a6:	431a      	orrs	r2, r3
700042a8:	683b      	ldr	r3, [r7, #0]
700042aa:	695b      	ldr	r3, [r3, #20]
700042ac:	3b01      	subs	r3, #1
700042ae:	041b      	lsls	r3, r3, #16
700042b0:	431a      	orrs	r2, r3
700042b2:	683b      	ldr	r3, [r7, #0]
700042b4:	699b      	ldr	r3, [r3, #24]
700042b6:	3b01      	subs	r3, #1
700042b8:	061b      	lsls	r3, r3, #24
700042ba:	431a      	orrs	r2, r3
700042bc:	69fb      	ldr	r3, [r7, #28]
700042be:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLP - 1U) << RCC_PLL1DIVR1_DIVP_Pos) |
                                     ((pPLLInit->PLLQ - 1U) << RCC_PLL1DIVR1_DIVQ_Pos) |
                                     ((pPLLInit->PLLR - 1U) << RCC_PLL1DIVR1_DIVR_Pos)));
    WRITE_REG(*p_rcc_pll_divr2_reg, ((pPLLInit->PLLS - 1U) |
700042c0:	683b      	ldr	r3, [r7, #0]
700042c2:	69db      	ldr	r3, [r3, #28]
700042c4:	1e5a      	subs	r2, r3, #1
700042c6:	683b      	ldr	r3, [r7, #0]
700042c8:	6a1b      	ldr	r3, [r3, #32]
700042ca:	3b01      	subs	r3, #1
700042cc:	021b      	lsls	r3, r3, #8
700042ce:	431a      	orrs	r2, r3
700042d0:	69bb      	ldr	r3, [r7, #24]
700042d2:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLT - 1U) << RCC_PLL2DIVR2_DIVT_Pos)));

    if (PLLnumber == RCC_PLL1_CONFIG)
700042d4:	687b      	ldr	r3, [r7, #4]
700042d6:	2b00      	cmp	r3, #0
700042d8:	d105      	bne.n	700042e6 <RCC_PLL_Config+0x1c6>
    {
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1PEN);
700042da:	4b33      	ldr	r3, [pc, #204]	@ (700043a8 <RCC_PLL_Config+0x288>)
700042dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700042de:	4a32      	ldr	r2, [pc, #200]	@ (700043a8 <RCC_PLL_Config+0x288>)
700042e0:	f043 0320 	orr.w	r3, r3, #32
700042e4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    if (pPLLInit->PLLFractional != 0U)
700042e6:	683b      	ldr	r3, [r7, #0]
700042e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
700042ea:	2b00      	cmp	r3, #0
700042ec:	d01c      	beq.n	70004328 <RCC_PLL_Config+0x208>
    {
      assert_param(IS_RCC_PLLFRACN_VALUE(pPLLInit->PLLFractional));

      p_rcc_pll_fracr_reg = &(RCC->PLL1FRACR) + (((uint32_t)0x02) * PLLnumber);
700042ee:	687b      	ldr	r3, [r7, #4]
700042f0:	00da      	lsls	r2, r3, #3
700042f2:	4b34      	ldr	r3, [pc, #208]	@ (700043c4 <RCC_PLL_Config+0x2a4>)
700042f4:	4413      	add	r3, r2
700042f6:	60fb      	str	r3, [r7, #12]

      /* Configure PLLFRACN */
      MODIFY_REG(*p_rcc_pll_fracr_reg, RCC_PLL1FRACR_FRACN, pPLLInit->PLLFractional << RCC_PLL1FRACR_FRACN_Pos);
700042f8:	68fb      	ldr	r3, [r7, #12]
700042fa:	681a      	ldr	r2, [r3, #0]
700042fc:	4b32      	ldr	r3, [pc, #200]	@ (700043c8 <RCC_PLL_Config+0x2a8>)
700042fe:	4013      	ands	r3, r2
70004300:	683a      	ldr	r2, [r7, #0]
70004302:	6a52      	ldr	r2, [r2, #36]	@ 0x24
70004304:	00d2      	lsls	r2, r2, #3
70004306:	431a      	orrs	r2, r3
70004308:	68fb      	ldr	r3, [r7, #12]
7000430a:	601a      	str	r2, [r3, #0]

      /* Enable PLLFRACLE */
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN << ((RCC_PLLCFGR_PLL2FRACEN_Pos - RCC_PLLCFGR_PLL1FRACEN_Pos)*PLLnumber));
7000430c:	4b26      	ldr	r3, [pc, #152]	@ (700043a8 <RCC_PLL_Config+0x288>)
7000430e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
70004310:	687a      	ldr	r2, [r7, #4]
70004312:	4613      	mov	r3, r2
70004314:	009b      	lsls	r3, r3, #2
70004316:	4413      	add	r3, r2
70004318:	005b      	lsls	r3, r3, #1
7000431a:	4413      	add	r3, r2
7000431c:	2201      	movs	r2, #1
7000431e:	fa02 f303 	lsl.w	r3, r2, r3
70004322:	4a21      	ldr	r2, [pc, #132]	@ (700043a8 <RCC_PLL_Config+0x288>)
70004324:	430b      	orrs	r3, r1
70004326:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable the PLLx */
    SET_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
70004328:	4b1f      	ldr	r3, [pc, #124]	@ (700043a8 <RCC_PLL_Config+0x288>)
7000432a:	681a      	ldr	r2, [r3, #0]
7000432c:	687b      	ldr	r3, [r7, #4]
7000432e:	005b      	lsls	r3, r3, #1
70004330:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
70004334:	fa01 f303 	lsl.w	r3, r1, r3
70004338:	491b      	ldr	r1, [pc, #108]	@ (700043a8 <RCC_PLL_Config+0x288>)
7000433a:	4313      	orrs	r3, r2
7000433c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
7000433e:	f7fd f88b 	bl	70001458 <HAL_GetTick>
70004342:	6178      	str	r0, [r7, #20]

    /* Wait till PLLx is ready */
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
70004344:	e008      	b.n	70004358 <RCC_PLL_Config+0x238>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
70004346:	f7fd f887 	bl	70001458 <HAL_GetTick>
7000434a:	4602      	mov	r2, r0
7000434c:	697b      	ldr	r3, [r7, #20]
7000434e:	1ad3      	subs	r3, r2, r3
70004350:	2b32      	cmp	r3, #50	@ 0x32
70004352:	d901      	bls.n	70004358 <RCC_PLL_Config+0x238>
      {
        return HAL_TIMEOUT;
70004354:	2303      	movs	r3, #3
70004356:	e01e      	b.n	70004396 <RCC_PLL_Config+0x276>
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
70004358:	4b13      	ldr	r3, [pc, #76]	@ (700043a8 <RCC_PLL_Config+0x288>)
7000435a:	681a      	ldr	r2, [r3, #0]
7000435c:	687b      	ldr	r3, [r7, #4]
7000435e:	005b      	lsls	r3, r3, #1
70004360:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
70004364:	fa01 f303 	lsl.w	r3, r1, r3
70004368:	4013      	ands	r3, r2
7000436a:	2b00      	cmp	r3, #0
7000436c:	d0eb      	beq.n	70004346 <RCC_PLL_Config+0x226>
7000436e:	e010      	b.n	70004392 <RCC_PLL_Config+0x272>
    }
  }
  else
  {
    /* Disable outputs to save power when PLLx is off */
    MODIFY_REG(RCC->PLLCKSELR, ((RCC_PLLCKSELR_DIVM1 << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber)))
70004370:	4b0d      	ldr	r3, [pc, #52]	@ (700043a8 <RCC_PLL_Config+0x288>)
70004372:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
70004374:	687b      	ldr	r3, [r7, #4]
70004376:	00db      	lsls	r3, r3, #3
70004378:	3304      	adds	r3, #4
7000437a:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
7000437e:	fa01 f303 	lsl.w	r3, r1, r3
70004382:	f043 0303 	orr.w	r3, r3, #3
70004386:	43db      	mvns	r3, r3
70004388:	4013      	ands	r3, r2
7000438a:	4a07      	ldr	r2, [pc, #28]	@ (700043a8 <RCC_PLL_Config+0x288>)
7000438c:	f043 0303 	orr.w	r3, r3, #3
70004390:	6293      	str	r3, [r2, #40]	@ 0x28
                                | RCC_PLLCKSELR_PLLSRC), RCC_PLLSOURCE_NONE);
  }

  return ret;
70004392:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
70004396:	4618      	mov	r0, r3
70004398:	3728      	adds	r7, #40	@ 0x28
7000439a:	46bd      	mov	sp, r7
7000439c:	bd80      	pop	{r7, pc}
7000439e:	bf00      	nop
700043a0:	58024430 	.word	0x58024430
700043a4:	580244c0 	.word	0x580244c0
700043a8:	58024400 	.word	0x58024400
700043ac:	03d09000 	.word	0x03d09000
700043b0:	016e3600 	.word	0x016e3600
700043b4:	003d0900 	.word	0x003d0900
700043b8:	007a1200 	.word	0x007a1200
700043bc:	003d08ff 	.word	0x003d08ff
700043c0:	001e847f 	.word	0x001e847f
700043c4:	58024434 	.word	0x58024434
700043c8:	ffff0007 	.word	0xffff0007

700043cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
700043cc:	b580      	push	{r7, lr}
700043ce:	b086      	sub	sp, #24
700043d0:	af00      	add	r7, sp, #0
700043d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
700043d4:	2300      	movs	r3, #0
700043d6:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
700043d8:	2300      	movs	r3, #0
700043da:	75bb      	strb	r3, [r7, #22]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- RTC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
700043dc:	687b      	ldr	r3, [r7, #4]
700043de:	681b      	ldr	r3, [r3, #0]
700043e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
700043e4:	2b00      	cmp	r3, #0
700043e6:	f000 8081 	beq.w	700044ec <HAL_RCCEx_PeriphCLKConfig+0x120>
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As the RTC clock source selection can be changed only if the Backup Domain is reset */
    /* reset the Backup domain only if the RTC Clock source selection is modified from default reset value */
    tmpreg = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
700043ea:	4b8c      	ldr	r3, [pc, #560]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
700043ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700043ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
700043f2:	613b      	str	r3, [r7, #16]

    if ((tmpreg != RCC_RTCCLKSOURCE_DISABLE) && (tmpreg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
700043f4:	693b      	ldr	r3, [r7, #16]
700043f6:	2b00      	cmp	r3, #0
700043f8:	d029      	beq.n	7000444e <HAL_RCCEx_PeriphCLKConfig+0x82>
700043fa:	687b      	ldr	r3, [r7, #4]
700043fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
700043fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
70004402:	693a      	ldr	r2, [r7, #16]
70004404:	429a      	cmp	r2, r3
70004406:	d022      	beq.n	7000444e <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
70004408:	4b85      	ldr	r3, [pc, #532]	@ (70004620 <HAL_RCCEx_PeriphCLKConfig+0x254>)
7000440a:	681b      	ldr	r3, [r3, #0]
7000440c:	4a84      	ldr	r2, [pc, #528]	@ (70004620 <HAL_RCCEx_PeriphCLKConfig+0x254>)
7000440e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
70004412:	6013      	str	r3, [r2, #0]

      /* Read back to check Backup domain enabled */
      if (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
70004414:	4b82      	ldr	r3, [pc, #520]	@ (70004620 <HAL_RCCEx_PeriphCLKConfig+0x254>)
70004416:	681b      	ldr	r3, [r3, #0]
70004418:	f403 7380 	and.w	r3, r3, #256	@ 0x100
7000441c:	2b00      	cmp	r3, #0
7000441e:	d102      	bne.n	70004426 <HAL_RCCEx_PeriphCLKConfig+0x5a>
      {
        ret = HAL_ERROR;
70004420:	2301      	movs	r3, #1
70004422:	75fb      	strb	r3, [r7, #23]
70004424:	e013      	b.n	7000444e <HAL_RCCEx_PeriphCLKConfig+0x82>
      }
      else
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        /* excepted the RTC clock source selection that will be changed */
        tmpreg = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
70004426:	4b7d      	ldr	r3, [pc, #500]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004428:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000442a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
7000442e:	613b      	str	r3, [r7, #16]
        __HAL_RCC_BACKUPRESET_FORCE();
70004430:	4b7a      	ldr	r3, [pc, #488]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004432:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004434:	4a79      	ldr	r2, [pc, #484]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004436:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
7000443a:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
7000443c:	4b77      	ldr	r3, [pc, #476]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000443e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004440:	4a76      	ldr	r2, [pc, #472]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004442:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
70004446:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the content of BDCR register */
        WRITE_REG(RCC->BDCR, tmpreg);
70004448:	4a74      	ldr	r2, [pc, #464]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000444a:	693b      	ldr	r3, [r7, #16]
7000444c:	6713      	str	r3, [r2, #112]	@ 0x70
      }
    }

    if (ret == HAL_OK)
7000444e:	7dfb      	ldrb	r3, [r7, #23]
70004450:	2b00      	cmp	r3, #0
70004452:	d149      	bne.n	700044e8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
70004454:	687b      	ldr	r3, [r7, #4]
70004456:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
70004458:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
7000445c:	d115      	bne.n	7000448a <HAL_RCCEx_PeriphCLKConfig+0xbe>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
7000445e:	f7fc fffb 	bl	70001458 <HAL_GetTick>
70004462:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
70004464:	e00b      	b.n	7000447e <HAL_RCCEx_PeriphCLKConfig+0xb2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
70004466:	f7fc fff7 	bl	70001458 <HAL_GetTick>
7000446a:	4602      	mov	r2, r0
7000446c:	68fb      	ldr	r3, [r7, #12]
7000446e:	1ad3      	subs	r3, r2, r3
70004470:	f241 3288 	movw	r2, #5000	@ 0x1388
70004474:	4293      	cmp	r3, r2
70004476:	d902      	bls.n	7000447e <HAL_RCCEx_PeriphCLKConfig+0xb2>
          {
            ret = HAL_TIMEOUT;
70004478:	2303      	movs	r3, #3
7000447a:	75fb      	strb	r3, [r7, #23]
            break;
7000447c:	e005      	b.n	7000448a <HAL_RCCEx_PeriphCLKConfig+0xbe>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
7000447e:	4b67      	ldr	r3, [pc, #412]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004480:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004482:	f003 0302 	and.w	r3, r3, #2
70004486:	2b00      	cmp	r3, #0
70004488:	d0ed      	beq.n	70004466 <HAL_RCCEx_PeriphCLKConfig+0x9a>
          }
        }
      }

      if (ret == HAL_OK)
7000448a:	7dfb      	ldrb	r3, [r7, #23]
7000448c:	2b00      	cmp	r3, #0
7000448e:	d128      	bne.n	700044e2 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
70004490:	687b      	ldr	r3, [r7, #4]
70004492:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
70004494:	f403 337c 	and.w	r3, r3, #258048	@ 0x3f000
70004498:	2b00      	cmp	r3, #0
7000449a:	d00c      	beq.n	700044b6 <HAL_RCCEx_PeriphCLKConfig+0xea>
7000449c:	4b5f      	ldr	r3, [pc, #380]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000449e:	691b      	ldr	r3, [r3, #16]
700044a0:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
700044a4:	687b      	ldr	r3, [r7, #4]
700044a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
700044a8:	0919      	lsrs	r1, r3, #4
700044aa:	4b5e      	ldr	r3, [pc, #376]	@ (70004624 <HAL_RCCEx_PeriphCLKConfig+0x258>)
700044ac:	400b      	ands	r3, r1
700044ae:	495b      	ldr	r1, [pc, #364]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
700044b0:	4313      	orrs	r3, r2
700044b2:	610b      	str	r3, [r1, #16]
700044b4:	e005      	b.n	700044c2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
700044b6:	4b59      	ldr	r3, [pc, #356]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
700044b8:	691b      	ldr	r3, [r3, #16]
700044ba:	4a58      	ldr	r2, [pc, #352]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
700044bc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
700044c0:	6113      	str	r3, [r2, #16]
700044c2:	4b56      	ldr	r3, [pc, #344]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
700044c4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
700044c6:	687b      	ldr	r3, [r7, #4]
700044c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
700044ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
700044ce:	4953      	ldr	r1, [pc, #332]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
700044d0:	4313      	orrs	r3, r2
700044d2:	670b      	str	r3, [r1, #112]	@ 0x70
        __HAL_RCC_RTC_ENABLE();
700044d4:	4b51      	ldr	r3, [pc, #324]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
700044d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700044d8:	4a50      	ldr	r2, [pc, #320]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
700044da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
700044de:	6713      	str	r3, [r2, #112]	@ 0x70
700044e0:	e004      	b.n	700044ec <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
      else
      {
        /* set overall return value */
        status = ret;
700044e2:	7dfb      	ldrb	r3, [r7, #23]
700044e4:	75bb      	strb	r3, [r7, #22]
700044e6:	e001      	b.n	700044ec <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
700044e8:	7dfb      	ldrb	r3, [r7, #23]
700044ea:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- FMC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
700044ec:	687b      	ldr	r3, [r7, #4]
700044ee:	681b      	ldr	r3, [r3, #0]
700044f0:	f003 0301 	and.w	r3, r3, #1
700044f4:	2b00      	cmp	r3, #0
700044f6:	d030      	beq.n	7000455a <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMCCLKSOURCE(PeriphClkInit->FmcClockSelection));

    switch (PeriphClkInit->FmcClockSelection)
700044f8:	687b      	ldr	r3, [r7, #4]
700044fa:	685b      	ldr	r3, [r3, #4]
700044fc:	2b03      	cmp	r3, #3
700044fe:	d819      	bhi.n	70004534 <HAL_RCCEx_PeriphCLKConfig+0x168>
70004500:	a201      	add	r2, pc, #4	@ (adr r2, 70004508 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
70004502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70004506:	bf00      	nop
70004508:	7000453b 	.word	0x7000453b
7000450c:	70004519 	.word	0x70004519
70004510:	70004527 	.word	0x70004527
70004514:	7000453b 	.word	0x7000453b
      case RCC_FMCCLKSOURCE_HCLK:   /* HCLK  clock selected as FMC kernel peripheral clock */
        break;

      case RCC_FMCCLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for FMC kernel */
        /* Enable FMC kernel clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004518:	4b40      	ldr	r3, [pc, #256]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000451a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000451c:	4a3f      	ldr	r2, [pc, #252]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000451e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004522:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
70004524:	e00a      	b.n	7000453c <HAL_RCCEx_PeriphCLKConfig+0x170>

      case RCC_FMCCLKSOURCE_PLL2R:  /* PLL2_R is used as clock source for FMC kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
70004526:	4b3d      	ldr	r3, [pc, #244]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004528:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000452a:	4a3c      	ldr	r2, [pc, #240]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000452c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
70004530:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
70004532:	e003      	b.n	7000453c <HAL_RCCEx_PeriphCLKConfig+0x170>
      case RCC_FMCCLKSOURCE_HSI:   /* HSI oscillator is used as clock source for FMC kernel */
        /* FMC kernel clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004534:	2301      	movs	r3, #1
70004536:	75fb      	strb	r3, [r7, #23]
        break;
70004538:	e000      	b.n	7000453c <HAL_RCCEx_PeriphCLKConfig+0x170>
        break;
7000453a:	bf00      	nop
    }

    if (ret == HAL_OK)
7000453c:	7dfb      	ldrb	r3, [r7, #23]
7000453e:	2b00      	cmp	r3, #0
70004540:	d109      	bne.n	70004556 <HAL_RCCEx_PeriphCLKConfig+0x18a>
    {
      /* Set the source of FMC kernel clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
70004542:	4b36      	ldr	r3, [pc, #216]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004546:	f023 0203 	bic.w	r2, r3, #3
7000454a:	687b      	ldr	r3, [r7, #4]
7000454c:	685b      	ldr	r3, [r3, #4]
7000454e:	4933      	ldr	r1, [pc, #204]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004550:	4313      	orrs	r3, r2
70004552:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004554:	e001      	b.n	7000455a <HAL_RCCEx_PeriphCLKConfig+0x18e>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004556:	7dfb      	ldrb	r3, [r7, #23]
70004558:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI1 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI1) == RCC_PERIPHCLK_XSPI1)
7000455a:	687b      	ldr	r3, [r7, #4]
7000455c:	681b      	ldr	r3, [r3, #0]
7000455e:	f003 0302 	and.w	r3, r3, #2
70004562:	2b00      	cmp	r3, #0
70004564:	d02a      	beq.n	700045bc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI1CLKSOURCE(PeriphClkInit->Xspi1ClockSelection));

    switch (PeriphClkInit->Xspi1ClockSelection)
70004566:	687b      	ldr	r3, [r7, #4]
70004568:	689b      	ldr	r3, [r3, #8]
7000456a:	2b20      	cmp	r3, #32
7000456c:	d00c      	beq.n	70004588 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
7000456e:	2b20      	cmp	r3, #32
70004570:	d811      	bhi.n	70004596 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
70004572:	2b00      	cmp	r3, #0
70004574:	d012      	beq.n	7000459c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
70004576:	2b10      	cmp	r3, #16
70004578:	d10d      	bne.n	70004596 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      case RCC_XSPI1CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi1 */
        /* Nothing to do */
        break;

      case RCC_XSPI1CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
7000457a:	4b28      	ldr	r3, [pc, #160]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000457c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000457e:	4a27      	ldr	r2, [pc, #156]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004580:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70004584:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
70004586:	e00a      	b.n	7000459e <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      case RCC_XSPI1CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
70004588:	4b24      	ldr	r3, [pc, #144]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000458a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000458c:	4a23      	ldr	r2, [pc, #140]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000458e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
70004592:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
70004594:	e003      	b.n	7000459e <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      default:
        ret = HAL_ERROR;
70004596:	2301      	movs	r3, #1
70004598:	75fb      	strb	r3, [r7, #23]
        break;
7000459a:	e000      	b.n	7000459e <HAL_RCCEx_PeriphCLKConfig+0x1d2>
        break;
7000459c:	bf00      	nop
    }

    if (ret == HAL_OK)
7000459e:	7dfb      	ldrb	r3, [r7, #23]
700045a0:	2b00      	cmp	r3, #0
700045a2:	d109      	bne.n	700045b8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      /* Configure the XSPI1 clock source */
      __HAL_RCC_XSPI1_CONFIG(PeriphClkInit->Xspi1ClockSelection);
700045a4:	4b1d      	ldr	r3, [pc, #116]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
700045a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700045a8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
700045ac:	687b      	ldr	r3, [r7, #4]
700045ae:	689b      	ldr	r3, [r3, #8]
700045b0:	491a      	ldr	r1, [pc, #104]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
700045b2:	4313      	orrs	r3, r2
700045b4:	64cb      	str	r3, [r1, #76]	@ 0x4c
700045b6:	e001      	b.n	700045bc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
    }
    else
    {
      /* set overall return value */
      status = ret;
700045b8:	7dfb      	ldrb	r3, [r7, #23]
700045ba:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI2 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI2) == RCC_PERIPHCLK_XSPI2)
700045bc:	687b      	ldr	r3, [r7, #4]
700045be:	681b      	ldr	r3, [r3, #0]
700045c0:	f003 0304 	and.w	r3, r3, #4
700045c4:	2b00      	cmp	r3, #0
700045c6:	d031      	beq.n	7000462c <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI2CLKSOURCE(PeriphClkInit->Xspi2ClockSelection));

    switch (PeriphClkInit->Xspi2ClockSelection)
700045c8:	687b      	ldr	r3, [r7, #4]
700045ca:	68db      	ldr	r3, [r3, #12]
700045cc:	2b80      	cmp	r3, #128	@ 0x80
700045ce:	d00c      	beq.n	700045ea <HAL_RCCEx_PeriphCLKConfig+0x21e>
700045d0:	2b80      	cmp	r3, #128	@ 0x80
700045d2:	d811      	bhi.n	700045f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
700045d4:	2b00      	cmp	r3, #0
700045d6:	d012      	beq.n	700045fe <HAL_RCCEx_PeriphCLKConfig+0x232>
700045d8:	2b40      	cmp	r3, #64	@ 0x40
700045da:	d10d      	bne.n	700045f8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
      case RCC_XSPI2CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi2 */
        /* Nothing to do */
        break;

      case RCC_XSPI2CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
700045dc:	4b0f      	ldr	r3, [pc, #60]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
700045de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700045e0:	4a0e      	ldr	r2, [pc, #56]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
700045e2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
700045e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
700045e8:	e00a      	b.n	70004600 <HAL_RCCEx_PeriphCLKConfig+0x234>

      case RCC_XSPI2CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
700045ea:	4b0c      	ldr	r3, [pc, #48]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
700045ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700045ee:	4a0b      	ldr	r2, [pc, #44]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
700045f0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
700045f4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
700045f6:	e003      	b.n	70004600 <HAL_RCCEx_PeriphCLKConfig+0x234>

      default:
        ret = HAL_ERROR;
700045f8:	2301      	movs	r3, #1
700045fa:	75fb      	strb	r3, [r7, #23]
        break;
700045fc:	e000      	b.n	70004600 <HAL_RCCEx_PeriphCLKConfig+0x234>
        break;
700045fe:	bf00      	nop
    }

    if (ret == HAL_OK)
70004600:	7dfb      	ldrb	r3, [r7, #23]
70004602:	2b00      	cmp	r3, #0
70004604:	d110      	bne.n	70004628 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Configure the XSPI2 clock source */
      __HAL_RCC_XSPI2_CONFIG(PeriphClkInit->Xspi2ClockSelection);
70004606:	4b05      	ldr	r3, [pc, #20]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
7000460a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
7000460e:	687b      	ldr	r3, [r7, #4]
70004610:	68db      	ldr	r3, [r3, #12]
70004612:	4902      	ldr	r1, [pc, #8]	@ (7000461c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004614:	4313      	orrs	r3, r2
70004616:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004618:	e008      	b.n	7000462c <HAL_RCCEx_PeriphCLKConfig+0x260>
7000461a:	bf00      	nop
7000461c:	58024400 	.word	0x58024400
70004620:	58024800 	.word	0x58024800
70004624:	0fffffcf 	.word	0x0fffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
70004628:	7dfb      	ldrb	r3, [r7, #23]
7000462a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
7000462c:	687b      	ldr	r3, [r7, #4]
7000462e:	681b      	ldr	r3, [r3, #0]
70004630:	f003 0308 	and.w	r3, r3, #8
70004634:	2b00      	cmp	r3, #0
70004636:	d008      	beq.n	7000464a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CKPERCLKSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
70004638:	4b93      	ldr	r3, [pc, #588]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000463a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
7000463c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
70004640:	687b      	ldr	r3, [r7, #4]
70004642:	691b      	ldr	r3, [r3, #16]
70004644:	4990      	ldr	r1, [pc, #576]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004646:	4313      	orrs	r3, r2
70004648:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*------------------------------------- SDMMC12 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC12) == RCC_PERIPHCLK_SDMMC12)
7000464a:	687b      	ldr	r3, [r7, #4]
7000464c:	681b      	ldr	r3, [r3, #0]
7000464e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
70004652:	2b00      	cmp	r3, #0
70004654:	d026      	beq.n	700046a4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC12CLKSOURCE(PeriphClkInit->Sdmmc12ClockSelection));

    switch (PeriphClkInit->Sdmmc12ClockSelection)
70004656:	687b      	ldr	r3, [r7, #4]
70004658:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
7000465a:	2b00      	cmp	r3, #0
7000465c:	d002      	beq.n	70004664 <HAL_RCCEx_PeriphCLKConfig+0x298>
7000465e:	2b04      	cmp	r3, #4
70004660:	d007      	beq.n	70004672 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
70004662:	e00d      	b.n	70004680 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      case RCC_SDMMC12CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
70004664:	4b88      	ldr	r3, [pc, #544]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004668:	4a87      	ldr	r2, [pc, #540]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000466a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
7000466e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
70004670:	e009      	b.n	70004686 <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      case RCC_SDMMC12CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
70004672:	4b85      	ldr	r3, [pc, #532]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004676:	4a84      	ldr	r2, [pc, #528]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004678:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
7000467c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
7000467e:	e002      	b.n	70004686 <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      default:
        ret = HAL_ERROR;
70004680:	2301      	movs	r3, #1
70004682:	75fb      	strb	r3, [r7, #23]
        break;
70004684:	bf00      	nop
    }

    if (ret == HAL_OK)
70004686:	7dfb      	ldrb	r3, [r7, #23]
70004688:	2b00      	cmp	r3, #0
7000468a:	d109      	bne.n	700046a0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
    {
      /* Set the source of SDMMC12 clock*/
      __HAL_RCC_SDMMC12_CONFIG(PeriphClkInit->Sdmmc12ClockSelection);
7000468c:	4b7e      	ldr	r3, [pc, #504]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000468e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004690:	f023 0204 	bic.w	r2, r3, #4
70004694:	687b      	ldr	r3, [r7, #4]
70004696:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004698:	497b      	ldr	r1, [pc, #492]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000469a:	4313      	orrs	r3, r2
7000469c:	64cb      	str	r3, [r1, #76]	@ 0x4c
7000469e:	e001      	b.n	700046a4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
700046a0:	7dfb      	ldrb	r3, [r7, #23]
700046a2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
700046a4:	687b      	ldr	r3, [r7, #4]
700046a6:	681b      	ldr	r3, [r3, #0]
700046a8:	f003 0310 	and.w	r3, r3, #16
700046ac:	2b00      	cmp	r3, #0
700046ae:	d02e      	beq.n	7000470e <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    switch (PeriphClkInit->AdcClockSelection)
700046b0:	687b      	ldr	r3, [r7, #4]
700046b2:	695b      	ldr	r3, [r3, #20]
700046b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
700046b8:	d019      	beq.n	700046ee <HAL_RCCEx_PeriphCLKConfig+0x322>
700046ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
700046be:	d813      	bhi.n	700046e8 <HAL_RCCEx_PeriphCLKConfig+0x31c>
700046c0:	2b00      	cmp	r3, #0
700046c2:	d003      	beq.n	700046cc <HAL_RCCEx_PeriphCLKConfig+0x300>
700046c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
700046c8:	d007      	beq.n	700046da <HAL_RCCEx_PeriphCLKConfig+0x30e>
700046ca:	e00d      	b.n	700046e8 <HAL_RCCEx_PeriphCLKConfig+0x31c>
    {

      case RCC_ADCCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for ADC */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
700046cc:	4b6e      	ldr	r3, [pc, #440]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700046ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700046d0:	4a6d      	ldr	r2, [pc, #436]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700046d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700046d6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
700046d8:	e00a      	b.n	700046f0 <HAL_RCCEx_PeriphCLKConfig+0x324>

      case RCC_ADCCLKSOURCE_PLL3R: /* PLL3_R is used as clock source for ADC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
700046da:	4b6b      	ldr	r3, [pc, #428]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700046dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700046de:	4a6a      	ldr	r2, [pc, #424]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700046e0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
700046e4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
700046e6:	e003      	b.n	700046f0 <HAL_RCCEx_PeriphCLKConfig+0x324>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700046e8:	2301      	movs	r3, #1
700046ea:	75fb      	strb	r3, [r7, #23]
        break;
700046ec:	e000      	b.n	700046f0 <HAL_RCCEx_PeriphCLKConfig+0x324>
        break;
700046ee:	bf00      	nop
    }

    if (ret == HAL_OK)
700046f0:	7dfb      	ldrb	r3, [r7, #23]
700046f2:	2b00      	cmp	r3, #0
700046f4:	d109      	bne.n	7000470a <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
700046f6:	4b64      	ldr	r3, [pc, #400]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700046f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700046fa:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
700046fe:	687b      	ldr	r3, [r7, #4]
70004700:	695b      	ldr	r3, [r3, #20]
70004702:	4961      	ldr	r1, [pc, #388]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004704:	4313      	orrs	r3, r2
70004706:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004708:	e001      	b.n	7000470e <HAL_RCCEx_PeriphCLKConfig+0x342>
    }
    else
    {
      /* set overall return value */
      status = ret;
7000470a:	7dfb      	ldrb	r3, [r7, #23]
7000470c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
7000470e:	687b      	ldr	r3, [r7, #4]
70004710:	681b      	ldr	r3, [r3, #0]
70004712:	f003 0320 	and.w	r3, r3, #32
70004716:	2b00      	cmp	r3, #0
70004718:	d03f      	beq.n	7000479a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(PeriphClkInit->Adf1ClockSelection));

    switch (PeriphClkInit->Adf1ClockSelection)
7000471a:	687b      	ldr	r3, [r7, #4]
7000471c:	699b      	ldr	r3, [r3, #24]
7000471e:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70004722:	d02a      	beq.n	7000477a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
70004724:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70004728:	d824      	bhi.n	70004774 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
7000472a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
7000472e:	d024      	beq.n	7000477a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
70004730:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70004734:	d81e      	bhi.n	70004774 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
70004736:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
7000473a:	d01e      	beq.n	7000477a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
7000473c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70004740:	d818      	bhi.n	70004774 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
70004742:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70004746:	d00e      	beq.n	70004766 <HAL_RCCEx_PeriphCLKConfig+0x39a>
70004748:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
7000474c:	d812      	bhi.n	70004774 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
7000474e:	2b00      	cmp	r3, #0
70004750:	d013      	beq.n	7000477a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
70004752:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
70004756:	d10d      	bne.n	70004774 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    {
      case RCC_ADF1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for ADF1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004758:	4b4b      	ldr	r3, [pc, #300]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000475a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000475c:	4a4a      	ldr	r2, [pc, #296]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000475e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004762:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
70004764:	e00a      	b.n	7000477c <HAL_RCCEx_PeriphCLKConfig+0x3b0>

      case RCC_ADF1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for ADF1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70004766:	4b48      	ldr	r3, [pc, #288]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000476a:	4a47      	ldr	r2, [pc, #284]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000476c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70004770:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
70004772:	e003      	b.n	7000477c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
      case RCC_ADF1CLKSOURCE_HSI:    /* HSI is used as clock source for ADF1 */
        /* ADF1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004774:	2301      	movs	r3, #1
70004776:	75fb      	strb	r3, [r7, #23]
        break;
70004778:	e000      	b.n	7000477c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
        break;
7000477a:	bf00      	nop
    }

    if (ret == HAL_OK)
7000477c:	7dfb      	ldrb	r3, [r7, #23]
7000477e:	2b00      	cmp	r3, #0
70004780:	d109      	bne.n	70004796 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
    {
      /* Set the source of ADF1 clock*/
      __HAL_RCC_ADF1_CONFIG(PeriphClkInit->Adf1ClockSelection);
70004782:	4b41      	ldr	r3, [pc, #260]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004784:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004786:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
7000478a:	687b      	ldr	r3, [r7, #4]
7000478c:	699b      	ldr	r3, [r3, #24]
7000478e:	493e      	ldr	r1, [pc, #248]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004790:	4313      	orrs	r3, r2
70004792:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004794:	e001      	b.n	7000479a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004796:	7dfb      	ldrb	r3, [r7, #23]
70004798:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- CEC configuration ---------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
7000479a:	687b      	ldr	r3, [r7, #4]
7000479c:	681b      	ldr	r3, [r3, #0]
7000479e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
700047a2:	2b00      	cmp	r3, #0
700047a4:	d008      	beq.n	700047b8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
700047a6:	4b38      	ldr	r3, [pc, #224]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700047a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
700047aa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
700047ae:	687b      	ldr	r3, [r7, #4]
700047b0:	69db      	ldr	r3, [r3, #28]
700047b2:	4935      	ldr	r1, [pc, #212]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700047b4:	4313      	orrs	r3, r2
700047b6:	650b      	str	r3, [r1, #80]	@ 0x50
  }

  /*---------------------- ETH1 REF configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1REF) == RCC_PERIPHCLK_ETH1REF)
700047b8:	687b      	ldr	r3, [r7, #4]
700047ba:	681b      	ldr	r3, [r3, #0]
700047bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
700047c0:	2b00      	cmp	r3, #0
700047c2:	d008      	beq.n	700047d6 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1REFCLKSOURCE(PeriphClkInit->Eth1RefClockSelection));

    /* Configure the ETH1 REF clock source */
    __HAL_RCC_ETH1REF_CONFIG(PeriphClkInit->Eth1RefClockSelection);
700047c4:	4b30      	ldr	r3, [pc, #192]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700047c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700047c8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
700047cc:	687b      	ldr	r3, [r7, #4]
700047ce:	6a1b      	ldr	r3, [r3, #32]
700047d0:	492d      	ldr	r1, [pc, #180]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700047d2:	4313      	orrs	r3, r2
700047d4:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*---------------------- ETH1PHY configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PHY) == RCC_PERIPHCLK_ETH1PHY)
700047d6:	687b      	ldr	r3, [r7, #4]
700047d8:	681b      	ldr	r3, [r3, #0]
700047da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
700047de:	2b00      	cmp	r3, #0
700047e0:	d020      	beq.n	70004824 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PHYCLKSOURCE(PeriphClkInit->Eth1PhyClockSelection));

    switch (PeriphClkInit->Eth1PhyClockSelection)
700047e2:	687b      	ldr	r3, [r7, #4]
700047e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
700047e6:	2b00      	cmp	r3, #0
700047e8:	d00c      	beq.n	70004804 <HAL_RCCEx_PeriphCLKConfig+0x438>
700047ea:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
700047ee:	d106      	bne.n	700047fe <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_ETH1PHYCLKSOURCE_HSE:    /* HSE is used as clock source for ETH PHY */
        /* ETH PHY clock source configuration done later after clock selection check */
        break;

      case RCC_ETH1PHYCLKSOURCE_PLL3S:  /* PLL3_S is used as clock source for ETH PHY */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_SCLK);
700047f0:	4b25      	ldr	r3, [pc, #148]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700047f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700047f4:	4a24      	ldr	r2, [pc, #144]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700047f6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
700047fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ETH PHY clock source configuration done later after clock selection check */
        break;
700047fc:	e003      	b.n	70004806 <HAL_RCCEx_PeriphCLKConfig+0x43a>

      default:
        ret = HAL_ERROR;
700047fe:	2301      	movs	r3, #1
70004800:	75fb      	strb	r3, [r7, #23]
        break;
70004802:	e000      	b.n	70004806 <HAL_RCCEx_PeriphCLKConfig+0x43a>
        break;
70004804:	bf00      	nop
    }

    if (ret == HAL_OK)
70004806:	7dfb      	ldrb	r3, [r7, #23]
70004808:	2b00      	cmp	r3, #0
7000480a:	d109      	bne.n	70004820 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of ETH PHY clock*/
      __HAL_RCC_ETH1PHY_CONFIG(PeriphClkInit->Eth1PhyClockSelection);
7000480c:	4b1e      	ldr	r3, [pc, #120]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000480e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004810:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
70004814:	687b      	ldr	r3, [r7, #4]
70004816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70004818:	491b      	ldr	r1, [pc, #108]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000481a:	4313      	orrs	r3, r2
7000481c:	64cb      	str	r3, [r1, #76]	@ 0x4c
7000481e:	e001      	b.n	70004824 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004820:	7dfb      	ldrb	r3, [r7, #23]
70004822:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- FDCAN configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
70004824:	687b      	ldr	r3, [r7, #4]
70004826:	681b      	ldr	r3, [r3, #0]
70004828:	f403 7300 	and.w	r3, r3, #512	@ 0x200
7000482c:	2b00      	cmp	r3, #0
7000482e:	d02f      	beq.n	70004890 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    switch (PeriphClkInit->FdcanClockSelection)
70004830:	687b      	ldr	r3, [r7, #4]
70004832:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70004834:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
70004838:	d00e      	beq.n	70004858 <HAL_RCCEx_PeriphCLKConfig+0x48c>
7000483a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
7000483e:	d812      	bhi.n	70004866 <HAL_RCCEx_PeriphCLKConfig+0x49a>
70004840:	2b00      	cmp	r3, #0
70004842:	d013      	beq.n	7000486c <HAL_RCCEx_PeriphCLKConfig+0x4a0>
70004844:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70004848:	d10d      	bne.n	70004866 <HAL_RCCEx_PeriphCLKConfig+0x49a>
    {
      case RCC_FDCANCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for FDCAN kernel */
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
7000484a:	4b0f      	ldr	r3, [pc, #60]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000484c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000484e:	4a0e      	ldr	r2, [pc, #56]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004850:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004854:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
70004856:	e00a      	b.n	7000486e <HAL_RCCEx_PeriphCLKConfig+0x4a2>

      case RCC_FDCANCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for FDCAN kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004858:	4b0b      	ldr	r3, [pc, #44]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000485a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000485c:	4a0a      	ldr	r2, [pc, #40]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000485e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004862:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
70004864:	e003      	b.n	7000486e <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      case RCC_FDCANCLKSOURCE_HSE:   /* HSE is used as clock source for FDCAN kernel */
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004866:	2301      	movs	r3, #1
70004868:	75fb      	strb	r3, [r7, #23]
        break;
7000486a:	e000      	b.n	7000486e <HAL_RCCEx_PeriphCLKConfig+0x4a2>
        break;
7000486c:	bf00      	nop
    }

    if (ret == HAL_OK)
7000486e:	7dfb      	ldrb	r3, [r7, #23]
70004870:	2b00      	cmp	r3, #0
70004872:	d10b      	bne.n	7000488c <HAL_RCCEx_PeriphCLKConfig+0x4c0>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
70004874:	4b04      	ldr	r3, [pc, #16]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004876:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004878:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
7000487c:	687b      	ldr	r3, [r7, #4]
7000487e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70004880:	4901      	ldr	r1, [pc, #4]	@ (70004888 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004882:	4313      	orrs	r3, r2
70004884:	650b      	str	r3, [r1, #80]	@ 0x50
70004886:	e003      	b.n	70004890 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
70004888:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
7000488c:	7dfb      	ldrb	r3, [r7, #23]
7000488e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/I3C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C1_I3C1) == RCC_PERIPHCLK_I2C1_I3C1)
70004890:	687b      	ldr	r3, [r7, #4]
70004892:	681b      	ldr	r3, [r3, #0]
70004894:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
70004898:	2b00      	cmp	r3, #0
7000489a:	d02c      	beq.n	700048f6 <HAL_RCCEx_PeriphCLKConfig+0x52a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1_I3C1CLKSOURCE(PeriphClkInit->I2c1_I3c1ClockSelection));

    switch (PeriphClkInit->I2c1_I3c1ClockSelection)
7000489c:	687b      	ldr	r3, [r7, #4]
7000489e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700048a0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
700048a4:	d017      	beq.n	700048d6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
700048a6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
700048aa:	d811      	bhi.n	700048d0 <HAL_RCCEx_PeriphCLKConfig+0x504>
700048ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
700048b0:	d011      	beq.n	700048d6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
700048b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
700048b6:	d80b      	bhi.n	700048d0 <HAL_RCCEx_PeriphCLKConfig+0x504>
700048b8:	2b00      	cmp	r3, #0
700048ba:	d00c      	beq.n	700048d6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
700048bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
700048c0:	d106      	bne.n	700048d0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      case RCC_I2C1_I3C1CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C1/I3C1*/
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
700048c2:	4b97      	ldr	r3, [pc, #604]	@ (70004b20 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700048c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700048c6:	4a96      	ldr	r2, [pc, #600]	@ (70004b20 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700048c8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
700048cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;
700048ce:	e003      	b.n	700048d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_I2C1_I3C1CLKSOURCE_CSI:     /* CSI is used as clock source for I2C1/I3C1*/
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700048d0:	2301      	movs	r3, #1
700048d2:	75fb      	strb	r3, [r7, #23]
        break;
700048d4:	e000      	b.n	700048d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
700048d6:	bf00      	nop
    }

    if (ret == HAL_OK)
700048d8:	7dfb      	ldrb	r3, [r7, #23]
700048da:	2b00      	cmp	r3, #0
700048dc:	d109      	bne.n	700048f2 <HAL_RCCEx_PeriphCLKConfig+0x526>
    {
      /* Set the source of I2C1/I3C1 clock*/
      __HAL_RCC_I2C1_I3C1_CONFIG(PeriphClkInit->I2c1_I3c1ClockSelection);
700048de:	4b90      	ldr	r3, [pc, #576]	@ (70004b20 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700048e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
700048e2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
700048e6:	687b      	ldr	r3, [r7, #4]
700048e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700048ea:	498d      	ldr	r1, [pc, #564]	@ (70004b20 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700048ec:	4313      	orrs	r3, r2
700048ee:	650b      	str	r3, [r1, #80]	@ 0x50
700048f0:	e001      	b.n	700048f6 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    }
    else
    {
      /* set overall return value */
      status = ret;
700048f2:	7dfb      	ldrb	r3, [r7, #23]
700048f4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C2/I2C3 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C23) == RCC_PERIPHCLK_I2C23)
700048f6:	687b      	ldr	r3, [r7, #4]
700048f8:	681b      	ldr	r3, [r3, #0]
700048fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
700048fe:	2b00      	cmp	r3, #0
70004900:	d02c      	beq.n	7000495c <HAL_RCCEx_PeriphCLKConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C23CLKSOURCE(PeriphClkInit->I2c23ClockSelection));

    switch (PeriphClkInit->I2c23ClockSelection)
70004902:	687b      	ldr	r3, [r7, #4]
70004904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70004906:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
7000490a:	d017      	beq.n	7000493c <HAL_RCCEx_PeriphCLKConfig+0x570>
7000490c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70004910:	d811      	bhi.n	70004936 <HAL_RCCEx_PeriphCLKConfig+0x56a>
70004912:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70004916:	d011      	beq.n	7000493c <HAL_RCCEx_PeriphCLKConfig+0x570>
70004918:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
7000491c:	d80b      	bhi.n	70004936 <HAL_RCCEx_PeriphCLKConfig+0x56a>
7000491e:	2b00      	cmp	r3, #0
70004920:	d00c      	beq.n	7000493c <HAL_RCCEx_PeriphCLKConfig+0x570>
70004922:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70004926:	d106      	bne.n	70004936 <HAL_RCCEx_PeriphCLKConfig+0x56a>
    {
      case RCC_I2C23CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C2/I2C3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004928:	4b7d      	ldr	r3, [pc, #500]	@ (70004b20 <HAL_RCCEx_PeriphCLKConfig+0x754>)
7000492a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000492c:	4a7c      	ldr	r2, [pc, #496]	@ (70004b20 <HAL_RCCEx_PeriphCLKConfig+0x754>)
7000492e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004932:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;
70004934:	e003      	b.n	7000493e <HAL_RCCEx_PeriphCLKConfig+0x572>
      case RCC_I2C23CLKSOURCE_CSI:     /* CSI is used as clock source for I2C2/I2C3 */
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004936:	2301      	movs	r3, #1
70004938:	75fb      	strb	r3, [r7, #23]
        break;
7000493a:	e000      	b.n	7000493e <HAL_RCCEx_PeriphCLKConfig+0x572>
        break;
7000493c:	bf00      	nop
    }

    if (ret == HAL_OK)
7000493e:	7dfb      	ldrb	r3, [r7, #23]
70004940:	2b00      	cmp	r3, #0
70004942:	d109      	bne.n	70004958 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Set the source of I2C2/I2C3 clock*/
      __HAL_RCC_I2C23_CONFIG(PeriphClkInit->I2c23ClockSelection);
70004944:	4b76      	ldr	r3, [pc, #472]	@ (70004b20 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004946:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004948:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
7000494c:	687b      	ldr	r3, [r7, #4]
7000494e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70004950:	4973      	ldr	r1, [pc, #460]	@ (70004b20 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004952:	4313      	orrs	r3, r2
70004954:	650b      	str	r3, [r1, #80]	@ 0x50
70004956:	e001      	b.n	7000495c <HAL_RCCEx_PeriphCLKConfig+0x590>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004958:	7dfb      	ldrb	r3, [r7, #23]
7000495a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
7000495c:	687b      	ldr	r3, [r7, #4]
7000495e:	681b      	ldr	r3, [r3, #0]
70004960:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
70004964:	2b00      	cmp	r3, #0
70004966:	d045      	beq.n	700049f4 <HAL_RCCEx_PeriphCLKConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    switch (PeriphClkInit->Lptim1ClockSelection)
70004968:	687b      	ldr	r3, [r7, #4]
7000496a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
7000496c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
70004970:	d02a      	beq.n	700049c8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
70004972:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
70004976:	d824      	bhi.n	700049c2 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
70004978:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
7000497c:	d026      	beq.n	700049cc <HAL_RCCEx_PeriphCLKConfig+0x600>
7000497e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70004982:	d81e      	bhi.n	700049c2 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
70004984:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70004988:	d022      	beq.n	700049d0 <HAL_RCCEx_PeriphCLKConfig+0x604>
7000498a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
7000498e:	d818      	bhi.n	700049c2 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
70004990:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70004994:	d00e      	beq.n	700049b4 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
70004996:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
7000499a:	d812      	bhi.n	700049c2 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
7000499c:	2b00      	cmp	r3, #0
7000499e:	d019      	beq.n	700049d4 <HAL_RCCEx_PeriphCLKConfig+0x608>
700049a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
700049a4:	d10d      	bne.n	700049c2 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
      case RCC_LPTIM1CLKSOURCE_PCLK1: /* PCLK1 as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
700049a6:	4b5e      	ldr	r3, [pc, #376]	@ (70004b20 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700049a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700049aa:	4a5d      	ldr	r2, [pc, #372]	@ (70004b20 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700049ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700049b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
700049b2:	e010      	b.n	700049d6 <HAL_RCCEx_PeriphCLKConfig+0x60a>

      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for LPTIM1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
700049b4:	4b5a      	ldr	r3, [pc, #360]	@ (70004b20 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700049b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700049b8:	4a59      	ldr	r2, [pc, #356]	@ (70004b20 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700049ba:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
700049be:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
700049c0:	e009      	b.n	700049d6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        /* HSI, HSE, or CSI oscillator is used as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700049c2:	2301      	movs	r3, #1
700049c4:	75fb      	strb	r3, [r7, #23]
        break;
700049c6:	e006      	b.n	700049d6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
700049c8:	bf00      	nop
700049ca:	e004      	b.n	700049d6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
700049cc:	bf00      	nop
700049ce:	e002      	b.n	700049d6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
700049d0:	bf00      	nop
700049d2:	e000      	b.n	700049d6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
700049d4:	bf00      	nop
    }

    if (ret == HAL_OK)
700049d6:	7dfb      	ldrb	r3, [r7, #23]
700049d8:	2b00      	cmp	r3, #0
700049da:	d109      	bne.n	700049f0 <HAL_RCCEx_PeriphCLKConfig+0x624>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
700049dc:	4b50      	ldr	r3, [pc, #320]	@ (70004b20 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700049de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
700049e0:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
700049e4:	687b      	ldr	r3, [r7, #4]
700049e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
700049e8:	494d      	ldr	r1, [pc, #308]	@ (70004b20 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700049ea:	4313      	orrs	r3, r2
700049ec:	650b      	str	r3, [r1, #80]	@ 0x50
700049ee:	e001      	b.n	700049f4 <HAL_RCCEx_PeriphCLKConfig+0x628>
    }
    else
    {
      /* set overall return value */
      status = ret;
700049f0:	7dfb      	ldrb	r3, [r7, #23]
700049f2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2/LPTIM3 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM23) == RCC_PERIPHCLK_LPTIM23)
700049f4:	687b      	ldr	r3, [r7, #4]
700049f6:	681b      	ldr	r3, [r3, #0]
700049f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
700049fc:	2b00      	cmp	r3, #0
700049fe:	d045      	beq.n	70004a8c <HAL_RCCEx_PeriphCLKConfig+0x6c0>
  {
    switch (PeriphClkInit->Lptim23ClockSelection)
70004a00:	687b      	ldr	r3, [r7, #4]
70004a02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70004a04:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
70004a08:	d02a      	beq.n	70004a60 <HAL_RCCEx_PeriphCLKConfig+0x694>
70004a0a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
70004a0e:	d824      	bhi.n	70004a5a <HAL_RCCEx_PeriphCLKConfig+0x68e>
70004a10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70004a14:	d026      	beq.n	70004a64 <HAL_RCCEx_PeriphCLKConfig+0x698>
70004a16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70004a1a:	d81e      	bhi.n	70004a5a <HAL_RCCEx_PeriphCLKConfig+0x68e>
70004a1c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70004a20:	d022      	beq.n	70004a68 <HAL_RCCEx_PeriphCLKConfig+0x69c>
70004a22:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70004a26:	d818      	bhi.n	70004a5a <HAL_RCCEx_PeriphCLKConfig+0x68e>
70004a28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70004a2c:	d00e      	beq.n	70004a4c <HAL_RCCEx_PeriphCLKConfig+0x680>
70004a2e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70004a32:	d812      	bhi.n	70004a5a <HAL_RCCEx_PeriphCLKConfig+0x68e>
70004a34:	2b00      	cmp	r3, #0
70004a36:	d019      	beq.n	70004a6c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
70004a38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70004a3c:	d10d      	bne.n	70004a5a <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_LPTIM23CLKSOURCE_PCLK4: /* PCLK4 as clock source for LPTIM2/LPTIM3 */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM23CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004a3e:	4b38      	ldr	r3, [pc, #224]	@ (70004b20 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004a42:	4a37      	ldr	r2, [pc, #220]	@ (70004b20 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004a44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004a48:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
70004a4a:	e010      	b.n	70004a6e <HAL_RCCEx_PeriphCLKConfig+0x6a2>

      case RCC_LPTIM23CLKSOURCE_PLL3R: /* PLL3_R is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004a4c:	4b34      	ldr	r3, [pc, #208]	@ (70004b20 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004a4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004a50:	4a33      	ldr	r2, [pc, #204]	@ (70004b20 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004a52:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004a56:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
70004a58:	e009      	b.n	70004a6e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004a5a:	2301      	movs	r3, #1
70004a5c:	75fb      	strb	r3, [r7, #23]
        break;
70004a5e:	e006      	b.n	70004a6e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
70004a60:	bf00      	nop
70004a62:	e004      	b.n	70004a6e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
70004a64:	bf00      	nop
70004a66:	e002      	b.n	70004a6e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
70004a68:	bf00      	nop
70004a6a:	e000      	b.n	70004a6e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
70004a6c:	bf00      	nop
    }

    if (ret == HAL_OK)
70004a6e:	7dfb      	ldrb	r3, [r7, #23]
70004a70:	2b00      	cmp	r3, #0
70004a72:	d109      	bne.n	70004a88 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
    {
      /* Set the source of LPTIM2/LPTIM3 clock*/
      __HAL_RCC_LPTIM23_CONFIG(PeriphClkInit->Lptim23ClockSelection);
70004a74:	4b2a      	ldr	r3, [pc, #168]	@ (70004b20 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004a76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70004a78:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
70004a7c:	687b      	ldr	r3, [r7, #4]
70004a7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70004a80:	4927      	ldr	r1, [pc, #156]	@ (70004b20 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004a82:	4313      	orrs	r3, r2
70004a84:	658b      	str	r3, [r1, #88]	@ 0x58
70004a86:	e001      	b.n	70004a8c <HAL_RCCEx_PeriphCLKConfig+0x6c0>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004a88:	7dfb      	ldrb	r3, [r7, #23]
70004a8a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM4/LPTIM5 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM45) == RCC_PERIPHCLK_LPTIM45)
70004a8c:	687b      	ldr	r3, [r7, #4]
70004a8e:	681b      	ldr	r3, [r3, #0]
70004a90:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
70004a94:	2b00      	cmp	r3, #0
70004a96:	d047      	beq.n	70004b28 <HAL_RCCEx_PeriphCLKConfig+0x75c>
  {
    switch (PeriphClkInit->Lptim45ClockSelection)
70004a98:	687b      	ldr	r3, [r7, #4]
70004a9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
70004a9c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
70004aa0:	d02a      	beq.n	70004af8 <HAL_RCCEx_PeriphCLKConfig+0x72c>
70004aa2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
70004aa6:	d824      	bhi.n	70004af2 <HAL_RCCEx_PeriphCLKConfig+0x726>
70004aa8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
70004aac:	d026      	beq.n	70004afc <HAL_RCCEx_PeriphCLKConfig+0x730>
70004aae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
70004ab2:	d81e      	bhi.n	70004af2 <HAL_RCCEx_PeriphCLKConfig+0x726>
70004ab4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70004ab8:	d022      	beq.n	70004b00 <HAL_RCCEx_PeriphCLKConfig+0x734>
70004aba:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70004abe:	d818      	bhi.n	70004af2 <HAL_RCCEx_PeriphCLKConfig+0x726>
70004ac0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70004ac4:	d00e      	beq.n	70004ae4 <HAL_RCCEx_PeriphCLKConfig+0x718>
70004ac6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70004aca:	d812      	bhi.n	70004af2 <HAL_RCCEx_PeriphCLKConfig+0x726>
70004acc:	2b00      	cmp	r3, #0
70004ace:	d019      	beq.n	70004b04 <HAL_RCCEx_PeriphCLKConfig+0x738>
70004ad0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
70004ad4:	d10d      	bne.n	70004af2 <HAL_RCCEx_PeriphCLKConfig+0x726>
      case RCC_LPTIM45CLKSOURCE_PCLK4:  /* PCLK4 as clock source for LPTIM4/LPTIM5 */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM45CLKSOURCE_PLL2P: /* PLL2 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004ad6:	4b12      	ldr	r3, [pc, #72]	@ (70004b20 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004ada:	4a11      	ldr	r2, [pc, #68]	@ (70004b20 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004adc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004ae0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
70004ae2:	e010      	b.n	70004b06 <HAL_RCCEx_PeriphCLKConfig+0x73a>

      case RCC_LPTIM45CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004ae4:	4b0e      	ldr	r3, [pc, #56]	@ (70004b20 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004ae8:	4a0d      	ldr	r2, [pc, #52]	@ (70004b20 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004aea:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004aee:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
70004af0:	e009      	b.n	70004b06 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM4/LPTIM5 clock */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004af2:	2301      	movs	r3, #1
70004af4:	75fb      	strb	r3, [r7, #23]
        break;
70004af6:	e006      	b.n	70004b06 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
70004af8:	bf00      	nop
70004afa:	e004      	b.n	70004b06 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
70004afc:	bf00      	nop
70004afe:	e002      	b.n	70004b06 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
70004b00:	bf00      	nop
70004b02:	e000      	b.n	70004b06 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
70004b04:	bf00      	nop
    }

    if (ret == HAL_OK)
70004b06:	7dfb      	ldrb	r3, [r7, #23]
70004b08:	2b00      	cmp	r3, #0
70004b0a:	d10b      	bne.n	70004b24 <HAL_RCCEx_PeriphCLKConfig+0x758>
    {
      /* Set the source of LPTIM4/LPTIM5 clock */
      __HAL_RCC_LPTIM45_CONFIG(PeriphClkInit->Lptim45ClockSelection);
70004b0c:	4b04      	ldr	r3, [pc, #16]	@ (70004b20 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004b0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70004b10:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
70004b14:	687b      	ldr	r3, [r7, #4]
70004b16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
70004b18:	4901      	ldr	r1, [pc, #4]	@ (70004b20 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004b1a:	4313      	orrs	r3, r2
70004b1c:	658b      	str	r3, [r1, #88]	@ 0x58
70004b1e:	e003      	b.n	70004b28 <HAL_RCCEx_PeriphCLKConfig+0x75c>
70004b20:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
70004b24:	7dfb      	ldrb	r3, [r7, #23]
70004b26:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
70004b28:	687b      	ldr	r3, [r7, #4]
70004b2a:	681b      	ldr	r3, [r3, #0]
70004b2c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
70004b30:	2b00      	cmp	r3, #0
70004b32:	d034      	beq.n	70004b9e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    switch (PeriphClkInit->Lpuart1ClockSelection)
70004b34:	687b      	ldr	r3, [r7, #4]
70004b36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
70004b38:	2b05      	cmp	r3, #5
70004b3a:	d81d      	bhi.n	70004b78 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
70004b3c:	a201      	add	r2, pc, #4	@ (adr r2, 70004b44 <HAL_RCCEx_PeriphCLKConfig+0x778>)
70004b3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70004b42:	bf00      	nop
70004b44:	70004b7f 	.word	0x70004b7f
70004b48:	70004b5d 	.word	0x70004b5d
70004b4c:	70004b6b 	.word	0x70004b6b
70004b50:	70004b7f 	.word	0x70004b7f
70004b54:	70004b7f 	.word	0x70004b7f
70004b58:	70004b7f 	.word	0x70004b7f
      case RCC_LPUART1CLKSOURCE_PCLK4: /* PCLK4 selected as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70004b5c:	4b91      	ldr	r3, [pc, #580]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004b60:	4a90      	ldr	r2, [pc, #576]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004b62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70004b66:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
70004b68:	e00a      	b.n	70004b80 <HAL_RCCEx_PeriphCLKConfig+0x7b4>

      case RCC_LPUART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70004b6a:	4b8e      	ldr	r3, [pc, #568]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004b6e:	4a8d      	ldr	r2, [pc, #564]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004b70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70004b74:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
70004b76:	e003      	b.n	70004b80 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004b78:	2301      	movs	r3, #1
70004b7a:	75fb      	strb	r3, [r7, #23]
        break;
70004b7c:	e000      	b.n	70004b80 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        break;
70004b7e:	bf00      	nop
    }

    if (ret == HAL_OK)
70004b80:	7dfb      	ldrb	r3, [r7, #23]
70004b82:	2b00      	cmp	r3, #0
70004b84:	d109      	bne.n	70004b9a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
70004b86:	4b87      	ldr	r3, [pc, #540]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004b88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70004b8a:	f023 0207 	bic.w	r2, r3, #7
70004b8e:	687b      	ldr	r3, [r7, #4]
70004b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
70004b92:	4984      	ldr	r1, [pc, #528]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004b94:	4313      	orrs	r3, r2
70004b96:	658b      	str	r3, [r1, #88]	@ 0x58
70004b98:	e001      	b.n	70004b9e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004b9a:	7dfb      	ldrb	r3, [r7, #23]
70004b9c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LTDC Configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
70004b9e:	687b      	ldr	r3, [r7, #4]
70004ba0:	681b      	ldr	r3, [r3, #0]
70004ba2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70004ba6:	2b00      	cmp	r3, #0
70004ba8:	d005      	beq.n	70004bb6 <HAL_RCCEx_PeriphCLKConfig+0x7ea>
  {
    /* LTDC internally connected to PLL3_R output clock */
    __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004baa:	4b7e      	ldr	r3, [pc, #504]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004bae:	4a7d      	ldr	r2, [pc, #500]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004bb0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004bb4:	62d3      	str	r3, [r2, #44]	@ 0x2c
  }

  /*---------------------------- PSSI configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PSSI) == RCC_PERIPHCLK_PSSI)
70004bb6:	687b      	ldr	r3, [r7, #4]
70004bb8:	681b      	ldr	r3, [r3, #0]
70004bba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70004bbe:	2b00      	cmp	r3, #0
70004bc0:	d021      	beq.n	70004c06 <HAL_RCCEx_PeriphCLKConfig+0x83a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_PSSICLKSOURCE(PeriphClkInit->PssiClockSelection));

    switch (PeriphClkInit->PssiClockSelection)
70004bc2:	687b      	ldr	r3, [r7, #4]
70004bc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
70004bc6:	2b00      	cmp	r3, #0
70004bc8:	d003      	beq.n	70004bd2 <HAL_RCCEx_PeriphCLKConfig+0x806>
70004bca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
70004bce:	d00a      	beq.n	70004be6 <HAL_RCCEx_PeriphCLKConfig+0x81a>
70004bd0:	e006      	b.n	70004be0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      case RCC_PSSICLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for PSSI */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004bd2:	4b74      	ldr	r3, [pc, #464]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004bd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004bd6:	4a73      	ldr	r2, [pc, #460]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004bd8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004bdc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* PSSI clock source configuration done later after clock selection check */
        break;
70004bde:	e003      	b.n	70004be8 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        /* HSI, HSE, or CSI oscillator is used as source of PSSI clock */
        /* PSSI clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004be0:	2301      	movs	r3, #1
70004be2:	75fb      	strb	r3, [r7, #23]
        break;
70004be4:	e000      	b.n	70004be8 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
70004be6:	bf00      	nop
    }

    if (ret == HAL_OK)
70004be8:	7dfb      	ldrb	r3, [r7, #23]
70004bea:	2b00      	cmp	r3, #0
70004bec:	d109      	bne.n	70004c02 <HAL_RCCEx_PeriphCLKConfig+0x836>
    {
      /* Set the source of PSSI clock*/
      __HAL_RCC_PSSI_CONFIG(PeriphClkInit->PssiClockSelection);
70004bee:	4b6d      	ldr	r3, [pc, #436]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004bf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004bf2:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
70004bf6:	687b      	ldr	r3, [r7, #4]
70004bf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
70004bfa:	496a      	ldr	r1, [pc, #424]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004bfc:	4313      	orrs	r3, r2
70004bfe:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004c00:	e001      	b.n	70004c06 <HAL_RCCEx_PeriphCLKConfig+0x83a>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004c02:	7dfb      	ldrb	r3, [r7, #23]
70004c04:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
70004c06:	687b      	ldr	r3, [r7, #4]
70004c08:	681b      	ldr	r3, [r3, #0]
70004c0a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
70004c0e:	2b00      	cmp	r3, #0
70004c10:	d043      	beq.n	70004c9a <HAL_RCCEx_PeriphCLKConfig+0x8ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
70004c12:	687b      	ldr	r3, [r7, #4]
70004c14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004c16:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70004c1a:	d02c      	beq.n	70004c76 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
70004c1c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70004c20:	d826      	bhi.n	70004c70 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
70004c22:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70004c26:	d028      	beq.n	70004c7a <HAL_RCCEx_PeriphCLKConfig+0x8ae>
70004c28:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70004c2c:	d820      	bhi.n	70004c70 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
70004c2e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70004c32:	d016      	beq.n	70004c62 <HAL_RCCEx_PeriphCLKConfig+0x896>
70004c34:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70004c38:	d81a      	bhi.n	70004c70 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
70004c3a:	2b00      	cmp	r3, #0
70004c3c:	d003      	beq.n	70004c46 <HAL_RCCEx_PeriphCLKConfig+0x87a>
70004c3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
70004c42:	d007      	beq.n	70004c54 <HAL_RCCEx_PeriphCLKConfig+0x888>
70004c44:	e014      	b.n	70004c70 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI1 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004c46:	4b57      	ldr	r3, [pc, #348]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004c4a:	4a56      	ldr	r2, [pc, #344]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004c50:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
70004c52:	e013      	b.n	70004c7c <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004c54:	4b53      	ldr	r3, [pc, #332]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004c58:	4a52      	ldr	r2, [pc, #328]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004c5e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
70004c60:	e00c      	b.n	70004c7c <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70004c62:	4b50      	ldr	r3, [pc, #320]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004c66:	4a4f      	ldr	r2, [pc, #316]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c68:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70004c6c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
70004c6e:	e005      	b.n	70004c7c <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004c70:	2301      	movs	r3, #1
70004c72:	75fb      	strb	r3, [r7, #23]
        break;
70004c74:	e002      	b.n	70004c7c <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
70004c76:	bf00      	nop
70004c78:	e000      	b.n	70004c7c <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
70004c7a:	bf00      	nop
    }

    if (ret == HAL_OK)
70004c7c:	7dfb      	ldrb	r3, [r7, #23]
70004c7e:	2b00      	cmp	r3, #0
70004c80:	d109      	bne.n	70004c96 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
70004c82:	4b48      	ldr	r3, [pc, #288]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004c86:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
70004c8a:	687b      	ldr	r3, [r7, #4]
70004c8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004c8e:	4945      	ldr	r1, [pc, #276]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c90:	4313      	orrs	r3, r2
70004c92:	654b      	str	r3, [r1, #84]	@ 0x54
70004c94:	e001      	b.n	70004c9a <HAL_RCCEx_PeriphCLKConfig+0x8ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004c96:	7dfb      	ldrb	r3, [r7, #23]
70004c98:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
70004c9a:	687b      	ldr	r3, [r7, #4]
70004c9c:	681b      	ldr	r3, [r3, #0]
70004c9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
70004ca2:	2b00      	cmp	r3, #0
70004ca4:	d04b      	beq.n	70004d3e <HAL_RCCEx_PeriphCLKConfig+0x972>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
70004ca6:	687b      	ldr	r3, [r7, #4]
70004ca8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004caa:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70004cae:	d032      	beq.n	70004d16 <HAL_RCCEx_PeriphCLKConfig+0x94a>
70004cb0:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70004cb4:	d82c      	bhi.n	70004d10 <HAL_RCCEx_PeriphCLKConfig+0x944>
70004cb6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70004cba:	d02e      	beq.n	70004d1a <HAL_RCCEx_PeriphCLKConfig+0x94e>
70004cbc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70004cc0:	d826      	bhi.n	70004d10 <HAL_RCCEx_PeriphCLKConfig+0x944>
70004cc2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70004cc6:	d02a      	beq.n	70004d1e <HAL_RCCEx_PeriphCLKConfig+0x952>
70004cc8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70004ccc:	d820      	bhi.n	70004d10 <HAL_RCCEx_PeriphCLKConfig+0x944>
70004cce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70004cd2:	d016      	beq.n	70004d02 <HAL_RCCEx_PeriphCLKConfig+0x936>
70004cd4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70004cd8:	d81a      	bhi.n	70004d10 <HAL_RCCEx_PeriphCLKConfig+0x944>
70004cda:	2b00      	cmp	r3, #0
70004cdc:	d003      	beq.n	70004ce6 <HAL_RCCEx_PeriphCLKConfig+0x91a>
70004cde:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
70004ce2:	d007      	beq.n	70004cf4 <HAL_RCCEx_PeriphCLKConfig+0x928>
70004ce4:	e014      	b.n	70004d10 <HAL_RCCEx_PeriphCLKConfig+0x944>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI2 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004ce6:	4b2f      	ldr	r3, [pc, #188]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004cea:	4a2e      	ldr	r2, [pc, #184]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004cec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004cf0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
70004cf2:	e015      	b.n	70004d20 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004cf4:	4b2b      	ldr	r3, [pc, #172]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004cf8:	4a2a      	ldr	r2, [pc, #168]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004cfa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004cfe:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
70004d00:	e00e      	b.n	70004d20 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI2 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70004d02:	4b28      	ldr	r3, [pc, #160]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004d06:	4a27      	ldr	r2, [pc, #156]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004d08:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70004d0c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
70004d0e:	e007      	b.n	70004d20 <HAL_RCCEx_PeriphCLKConfig+0x954>
      case RCC_SAI2CLKSOURCE_SPDIF: /* SPDIF clock is used as source of SAI2 clock */
        /* SAI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004d10:	2301      	movs	r3, #1
70004d12:	75fb      	strb	r3, [r7, #23]
        break;
70004d14:	e004      	b.n	70004d20 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
70004d16:	bf00      	nop
70004d18:	e002      	b.n	70004d20 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
70004d1a:	bf00      	nop
70004d1c:	e000      	b.n	70004d20 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
70004d1e:	bf00      	nop
    }

    if (ret == HAL_OK)
70004d20:	7dfb      	ldrb	r3, [r7, #23]
70004d22:	2b00      	cmp	r3, #0
70004d24:	d109      	bne.n	70004d3a <HAL_RCCEx_PeriphCLKConfig+0x96e>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
70004d26:	4b1f      	ldr	r3, [pc, #124]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004d28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004d2a:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
70004d2e:	687b      	ldr	r3, [r7, #4]
70004d30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004d32:	491c      	ldr	r1, [pc, #112]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004d34:	4313      	orrs	r3, r2
70004d36:	654b      	str	r3, [r1, #84]	@ 0x54
70004d38:	e001      	b.n	70004d3e <HAL_RCCEx_PeriphCLKConfig+0x972>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004d3a:	7dfb      	ldrb	r3, [r7, #23]
70004d3c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPDIFRX configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
70004d3e:	687b      	ldr	r3, [r7, #4]
70004d40:	681b      	ldr	r3, [r3, #0]
70004d42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
70004d46:	2b00      	cmp	r3, #0
70004d48:	d03e      	beq.n	70004dc8 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifrxClockSelection));

    switch (PeriphClkInit->SpdifrxClockSelection)
70004d4a:	687b      	ldr	r3, [r7, #4]
70004d4c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70004d4e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
70004d52:	d029      	beq.n	70004da8 <HAL_RCCEx_PeriphCLKConfig+0x9dc>
70004d54:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
70004d58:	d820      	bhi.n	70004d9c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
70004d5a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70004d5e:	d016      	beq.n	70004d8e <HAL_RCCEx_PeriphCLKConfig+0x9c2>
70004d60:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70004d64:	d81a      	bhi.n	70004d9c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
70004d66:	2b00      	cmp	r3, #0
70004d68:	d003      	beq.n	70004d72 <HAL_RCCEx_PeriphCLKConfig+0x9a6>
70004d6a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
70004d6e:	d007      	beq.n	70004d80 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
70004d70:	e014      	b.n	70004d9c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for SPDIFRX */
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004d72:	4b0c      	ldr	r3, [pc, #48]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004d76:	4a0b      	ldr	r2, [pc, #44]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004d78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004d7c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
70004d7e:	e014      	b.n	70004daa <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL2R: /* PLL2_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
70004d80:	4b08      	ldr	r3, [pc, #32]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004d82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004d84:	4a07      	ldr	r2, [pc, #28]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004d86:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
70004d8a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
70004d8c:	e00d      	b.n	70004daa <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004d8e:	4b05      	ldr	r3, [pc, #20]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004d92:	4a04      	ldr	r2, [pc, #16]	@ (70004da4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004d94:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004d98:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
70004d9a:	e006      	b.n	70004daa <HAL_RCCEx_PeriphCLKConfig+0x9de>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004d9c:	2301      	movs	r3, #1
70004d9e:	75fb      	strb	r3, [r7, #23]
        break;
70004da0:	e003      	b.n	70004daa <HAL_RCCEx_PeriphCLKConfig+0x9de>
70004da2:	bf00      	nop
70004da4:	58024400 	.word	0x58024400
        break;
70004da8:	bf00      	nop
    }

    if (ret == HAL_OK)
70004daa:	7dfb      	ldrb	r3, [r7, #23]
70004dac:	2b00      	cmp	r3, #0
70004dae:	d109      	bne.n	70004dc4 <HAL_RCCEx_PeriphCLKConfig+0x9f8>
    {
      /* Set the source of SPDIFRX clock */
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
70004db0:	4b8e      	ldr	r3, [pc, #568]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004db2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004db4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
70004db8:	687b      	ldr	r3, [r7, #4]
70004dba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70004dbc:	498b      	ldr	r1, [pc, #556]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004dbe:	4313      	orrs	r3, r2
70004dc0:	650b      	str	r3, [r1, #80]	@ 0x50
70004dc2:	e001      	b.n	70004dc8 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004dc4:	7dfb      	ldrb	r3, [r7, #23]
70004dc6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
70004dc8:	687b      	ldr	r3, [r7, #4]
70004dca:	681b      	ldr	r3, [r3, #0]
70004dcc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
70004dd0:	2b00      	cmp	r3, #0
70004dd2:	d043      	beq.n	70004e5c <HAL_RCCEx_PeriphCLKConfig+0xa90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));

    switch (PeriphClkInit->Spi1ClockSelection)
70004dd4:	687b      	ldr	r3, [r7, #4]
70004dd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70004dd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70004ddc:	d02c      	beq.n	70004e38 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
70004dde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70004de2:	d826      	bhi.n	70004e32 <HAL_RCCEx_PeriphCLKConfig+0xa66>
70004de4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70004de8:	d028      	beq.n	70004e3c <HAL_RCCEx_PeriphCLKConfig+0xa70>
70004dea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70004dee:	d820      	bhi.n	70004e32 <HAL_RCCEx_PeriphCLKConfig+0xa66>
70004df0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70004df4:	d016      	beq.n	70004e24 <HAL_RCCEx_PeriphCLKConfig+0xa58>
70004df6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70004dfa:	d81a      	bhi.n	70004e32 <HAL_RCCEx_PeriphCLKConfig+0xa66>
70004dfc:	2b00      	cmp	r3, #0
70004dfe:	d003      	beq.n	70004e08 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
70004e00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70004e04:	d007      	beq.n	70004e16 <HAL_RCCEx_PeriphCLKConfig+0xa4a>
70004e06:	e014      	b.n	70004e32 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI1 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004e08:	4b78      	ldr	r3, [pc, #480]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004e0c:	4a77      	ldr	r2, [pc, #476]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004e12:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
70004e14:	e013      	b.n	70004e3e <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004e16:	4b75      	ldr	r3, [pc, #468]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004e1a:	4a74      	ldr	r2, [pc, #464]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004e20:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
70004e22:	e00c      	b.n	70004e3e <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70004e24:	4b71      	ldr	r3, [pc, #452]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004e28:	4a70      	ldr	r2, [pc, #448]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e2a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70004e2e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
70004e30:	e005      	b.n	70004e3e <HAL_RCCEx_PeriphCLKConfig+0xa72>
      case RCC_SPI1CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004e32:	2301      	movs	r3, #1
70004e34:	75fb      	strb	r3, [r7, #23]
        break;
70004e36:	e002      	b.n	70004e3e <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
70004e38:	bf00      	nop
70004e3a:	e000      	b.n	70004e3e <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
70004e3c:	bf00      	nop
    }

    if (ret == HAL_OK)
70004e3e:	7dfb      	ldrb	r3, [r7, #23]
70004e40:	2b00      	cmp	r3, #0
70004e42:	d109      	bne.n	70004e58 <HAL_RCCEx_PeriphCLKConfig+0xa8c>
    {
      /* Set the source of SPI1 clock*/
      __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
70004e44:	4b69      	ldr	r3, [pc, #420]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004e48:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
70004e4c:	687b      	ldr	r3, [r7, #4]
70004e4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70004e50:	4966      	ldr	r1, [pc, #408]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e52:	4313      	orrs	r3, r2
70004e54:	654b      	str	r3, [r1, #84]	@ 0x54
70004e56:	e001      	b.n	70004e5c <HAL_RCCEx_PeriphCLKConfig+0xa90>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004e58:	7dfb      	ldrb	r3, [r7, #23]
70004e5a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI2/SPI3 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI23) == RCC_PERIPHCLK_SPI23)
70004e5c:	687b      	ldr	r3, [r7, #4]
70004e5e:	681b      	ldr	r3, [r3, #0]
70004e60:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
70004e64:	2b00      	cmp	r3, #0
70004e66:	d03c      	beq.n	70004ee2 <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI23CLKSOURCE(PeriphClkInit->Spi23ClockSelection));

    switch (PeriphClkInit->Spi23ClockSelection)
70004e68:	687b      	ldr	r3, [r7, #4]
70004e6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
70004e6c:	2b40      	cmp	r3, #64	@ 0x40
70004e6e:	d026      	beq.n	70004ebe <HAL_RCCEx_PeriphCLKConfig+0xaf2>
70004e70:	2b40      	cmp	r3, #64	@ 0x40
70004e72:	d821      	bhi.n	70004eb8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
70004e74:	2b30      	cmp	r3, #48	@ 0x30
70004e76:	d024      	beq.n	70004ec2 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
70004e78:	2b30      	cmp	r3, #48	@ 0x30
70004e7a:	d81d      	bhi.n	70004eb8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
70004e7c:	2b20      	cmp	r3, #32
70004e7e:	d014      	beq.n	70004eaa <HAL_RCCEx_PeriphCLKConfig+0xade>
70004e80:	2b20      	cmp	r3, #32
70004e82:	d819      	bhi.n	70004eb8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
70004e84:	2b00      	cmp	r3, #0
70004e86:	d002      	beq.n	70004e8e <HAL_RCCEx_PeriphCLKConfig+0xac2>
70004e88:	2b10      	cmp	r3, #16
70004e8a:	d007      	beq.n	70004e9c <HAL_RCCEx_PeriphCLKConfig+0xad0>
70004e8c:	e014      	b.n	70004eb8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
    {
      case RCC_SPI23CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI2/SPI3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004e8e:	4b57      	ldr	r3, [pc, #348]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004e92:	4a56      	ldr	r2, [pc, #344]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e94:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004e98:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
70004e9a:	e013      	b.n	70004ec4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004e9c:	4b53      	ldr	r3, [pc, #332]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004ea0:	4a52      	ldr	r2, [pc, #328]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004ea2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004ea6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
70004ea8:	e00c      	b.n	70004ec4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70004eaa:	4b50      	ldr	r3, [pc, #320]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004eae:	4a4f      	ldr	r2, [pc, #316]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004eb0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70004eb4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
70004eb6:	e005      	b.n	70004ec4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
      case RCC_SPI23CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI2/SPI3 clock */
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004eb8:	2301      	movs	r3, #1
70004eba:	75fb      	strb	r3, [r7, #23]
        break;
70004ebc:	e002      	b.n	70004ec4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
70004ebe:	bf00      	nop
70004ec0:	e000      	b.n	70004ec4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
70004ec2:	bf00      	nop
    }

    if (ret == HAL_OK)
70004ec4:	7dfb      	ldrb	r3, [r7, #23]
70004ec6:	2b00      	cmp	r3, #0
70004ec8:	d109      	bne.n	70004ede <HAL_RCCEx_PeriphCLKConfig+0xb12>
    {
      /* Set the source of SPI2/SPI3 clock*/
      __HAL_RCC_SPI23_CONFIG(PeriphClkInit->Spi23ClockSelection);
70004eca:	4b48      	ldr	r3, [pc, #288]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004ecc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004ece:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70004ed2:	687b      	ldr	r3, [r7, #4]
70004ed4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
70004ed6:	4945      	ldr	r1, [pc, #276]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004ed8:	4313      	orrs	r3, r2
70004eda:	650b      	str	r3, [r1, #80]	@ 0x50
70004edc:	e001      	b.n	70004ee2 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004ede:	7dfb      	ldrb	r3, [r7, #23]
70004ee0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
70004ee2:	687b      	ldr	r3, [r7, #4]
70004ee4:	681b      	ldr	r3, [r3, #0]
70004ee6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
70004eea:	2b00      	cmp	r3, #0
70004eec:	d03c      	beq.n	70004f68 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI45CLKSOURCE(PeriphClkInit->Spi45ClockSelection));

    switch (PeriphClkInit->Spi45ClockSelection)
70004eee:	687b      	ldr	r3, [r7, #4]
70004ef0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
70004ef2:	2b50      	cmp	r3, #80	@ 0x50
70004ef4:	d022      	beq.n	70004f3c <HAL_RCCEx_PeriphCLKConfig+0xb70>
70004ef6:	2b50      	cmp	r3, #80	@ 0x50
70004ef8:	d81d      	bhi.n	70004f36 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
70004efa:	2b40      	cmp	r3, #64	@ 0x40
70004efc:	d020      	beq.n	70004f40 <HAL_RCCEx_PeriphCLKConfig+0xb74>
70004efe:	2b40      	cmp	r3, #64	@ 0x40
70004f00:	d819      	bhi.n	70004f36 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
70004f02:	2b30      	cmp	r3, #48	@ 0x30
70004f04:	d01e      	beq.n	70004f44 <HAL_RCCEx_PeriphCLKConfig+0xb78>
70004f06:	2b30      	cmp	r3, #48	@ 0x30
70004f08:	d815      	bhi.n	70004f36 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
70004f0a:	2b20      	cmp	r3, #32
70004f0c:	d00c      	beq.n	70004f28 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
70004f0e:	2b20      	cmp	r3, #32
70004f10:	d811      	bhi.n	70004f36 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
70004f12:	2b00      	cmp	r3, #0
70004f14:	d018      	beq.n	70004f48 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
70004f16:	2b10      	cmp	r3, #16
70004f18:	d10d      	bne.n	70004f36 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
      case RCC_SPI45CLKSOURCE_PCLK2:  /* PCLK2 as clock source for SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70004f1a:	4b34      	ldr	r3, [pc, #208]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004f1e:	4a33      	ldr	r2, [pc, #204]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004f20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70004f24:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
70004f26:	e010      	b.n	70004f4a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_SPI45CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70004f28:	4b30      	ldr	r3, [pc, #192]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004f2c:	4a2f      	ldr	r2, [pc, #188]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004f2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70004f32:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
70004f34:	e009      	b.n	70004f4a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
      case RCC_SPI45CLKSOURCE_HSE: /* HSE oscillator clock is used as source of SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004f36:	2301      	movs	r3, #1
70004f38:	75fb      	strb	r3, [r7, #23]
        break;
70004f3a:	e006      	b.n	70004f4a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70004f3c:	bf00      	nop
70004f3e:	e004      	b.n	70004f4a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70004f40:	bf00      	nop
70004f42:	e002      	b.n	70004f4a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70004f44:	bf00      	nop
70004f46:	e000      	b.n	70004f4a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70004f48:	bf00      	nop
    }

    if (ret == HAL_OK)
70004f4a:	7dfb      	ldrb	r3, [r7, #23]
70004f4c:	2b00      	cmp	r3, #0
70004f4e:	d109      	bne.n	70004f64 <HAL_RCCEx_PeriphCLKConfig+0xb98>
    {
      /* Set the source of SPI4/SPI5 clock */
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
70004f50:	4b26      	ldr	r3, [pc, #152]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004f52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004f54:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70004f58:	687b      	ldr	r3, [r7, #4]
70004f5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
70004f5c:	4923      	ldr	r1, [pc, #140]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004f5e:	4313      	orrs	r3, r2
70004f60:	654b      	str	r3, [r1, #84]	@ 0x54
70004f62:	e001      	b.n	70004f68 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004f64:	7dfb      	ldrb	r3, [r7, #23]
70004f66:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
70004f68:	687b      	ldr	r3, [r7, #4]
70004f6a:	681b      	ldr	r3, [r3, #0]
70004f6c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
70004f70:	2b00      	cmp	r3, #0
70004f72:	d03f      	beq.n	70004ff4 <HAL_RCCEx_PeriphCLKConfig+0xc28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(PeriphClkInit->Spi6ClockSelection));

    switch (PeriphClkInit->Spi6ClockSelection)
70004f74:	687b      	ldr	r3, [r7, #4]
70004f76:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
70004f78:	2b50      	cmp	r3, #80	@ 0x50
70004f7a:	d022      	beq.n	70004fc2 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
70004f7c:	2b50      	cmp	r3, #80	@ 0x50
70004f7e:	d81d      	bhi.n	70004fbc <HAL_RCCEx_PeriphCLKConfig+0xbf0>
70004f80:	2b40      	cmp	r3, #64	@ 0x40
70004f82:	d020      	beq.n	70004fc6 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
70004f84:	2b40      	cmp	r3, #64	@ 0x40
70004f86:	d819      	bhi.n	70004fbc <HAL_RCCEx_PeriphCLKConfig+0xbf0>
70004f88:	2b30      	cmp	r3, #48	@ 0x30
70004f8a:	d01e      	beq.n	70004fca <HAL_RCCEx_PeriphCLKConfig+0xbfe>
70004f8c:	2b30      	cmp	r3, #48	@ 0x30
70004f8e:	d815      	bhi.n	70004fbc <HAL_RCCEx_PeriphCLKConfig+0xbf0>
70004f90:	2b20      	cmp	r3, #32
70004f92:	d00c      	beq.n	70004fae <HAL_RCCEx_PeriphCLKConfig+0xbe2>
70004f94:	2b20      	cmp	r3, #32
70004f96:	d811      	bhi.n	70004fbc <HAL_RCCEx_PeriphCLKConfig+0xbf0>
70004f98:	2b00      	cmp	r3, #0
70004f9a:	d018      	beq.n	70004fce <HAL_RCCEx_PeriphCLKConfig+0xc02>
70004f9c:	2b10      	cmp	r3, #16
70004f9e:	d10d      	bne.n	70004fbc <HAL_RCCEx_PeriphCLKConfig+0xbf0>
      case RCC_SPI6CLKSOURCE_PCLK4: /* PCLK4 as clock source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70004fa0:	4b12      	ldr	r3, [pc, #72]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004fa4:	4a11      	ldr	r2, [pc, #68]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004fa6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70004faa:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
70004fac:	e010      	b.n	70004fd0 <HAL_RCCEx_PeriphCLKConfig+0xc04>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70004fae:	4b0f      	ldr	r3, [pc, #60]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004fb2:	4a0e      	ldr	r2, [pc, #56]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004fb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70004fb8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
70004fba:	e009      	b.n	70004fd0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
      case RCC_SPI6CLKSOURCE_HSE: /* HSE oscillator is used as source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004fbc:	2301      	movs	r3, #1
70004fbe:	75fb      	strb	r3, [r7, #23]
        break;
70004fc0:	e006      	b.n	70004fd0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
70004fc2:	bf00      	nop
70004fc4:	e004      	b.n	70004fd0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
70004fc6:	bf00      	nop
70004fc8:	e002      	b.n	70004fd0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
70004fca:	bf00      	nop
70004fcc:	e000      	b.n	70004fd0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
70004fce:	bf00      	nop
    }

    if (ret == HAL_OK)
70004fd0:	7dfb      	ldrb	r3, [r7, #23]
70004fd2:	2b00      	cmp	r3, #0
70004fd4:	d10c      	bne.n	70004ff0 <HAL_RCCEx_PeriphCLKConfig+0xc24>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
70004fd6:	4b05      	ldr	r3, [pc, #20]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70004fda:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70004fde:	687b      	ldr	r3, [r7, #4]
70004fe0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
70004fe2:	4902      	ldr	r1, [pc, #8]	@ (70004fec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004fe4:	4313      	orrs	r3, r2
70004fe6:	658b      	str	r3, [r1, #88]	@ 0x58
70004fe8:	e004      	b.n	70004ff4 <HAL_RCCEx_PeriphCLKConfig+0xc28>
70004fea:	bf00      	nop
70004fec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
70004ff0:	7dfb      	ldrb	r3, [r7, #23]
70004ff2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
70004ff4:	687b      	ldr	r3, [r7, #4]
70004ff6:	681b      	ldr	r3, [r3, #0]
70004ff8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
70004ffc:	2b00      	cmp	r3, #0
70004ffe:	d034      	beq.n	7000506a <HAL_RCCEx_PeriphCLKConfig+0xc9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    switch (PeriphClkInit->Usart1ClockSelection)
70005000:	687b      	ldr	r3, [r7, #4]
70005002:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
70005004:	2b05      	cmp	r3, #5
70005006:	d81d      	bhi.n	70005044 <HAL_RCCEx_PeriphCLKConfig+0xc78>
70005008:	a201      	add	r2, pc, #4	@ (adr r2, 70005010 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
7000500a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
7000500e:	bf00      	nop
70005010:	7000504b 	.word	0x7000504b
70005014:	70005029 	.word	0x70005029
70005018:	70005037 	.word	0x70005037
7000501c:	7000504b 	.word	0x7000504b
70005020:	7000504b 	.word	0x7000504b
70005024:	7000504b 	.word	0x7000504b
      case RCC_USART1CLKSOURCE_PCLK2: /* PCLK2 as clock source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70005028:	4b69      	ldr	r3, [pc, #420]	@ (700051d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000502a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000502c:	4a68      	ldr	r2, [pc, #416]	@ (700051d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000502e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70005032:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
70005034:	e00a      	b.n	7000504c <HAL_RCCEx_PeriphCLKConfig+0xc80>

      case RCC_USART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70005036:	4b66      	ldr	r3, [pc, #408]	@ (700051d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000503a:	4a65      	ldr	r2, [pc, #404]	@ (700051d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000503c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005040:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
70005042:	e003      	b.n	7000504c <HAL_RCCEx_PeriphCLKConfig+0xc80>
      case RCC_USART1CLKSOURCE_LSE: /* LSE oscillator is used as source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005044:	2301      	movs	r3, #1
70005046:	75fb      	strb	r3, [r7, #23]
        break;
70005048:	e000      	b.n	7000504c <HAL_RCCEx_PeriphCLKConfig+0xc80>
        break;
7000504a:	bf00      	nop
    }

    if (ret == HAL_OK)
7000504c:	7dfb      	ldrb	r3, [r7, #23]
7000504e:	2b00      	cmp	r3, #0
70005050:	d109      	bne.n	70005066 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
    {
      /* Set the source of USART1 clock */
      __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
70005052:	4b5f      	ldr	r3, [pc, #380]	@ (700051d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70005056:	f023 0207 	bic.w	r2, r3, #7
7000505a:	687b      	ldr	r3, [r7, #4]
7000505c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
7000505e:	495c      	ldr	r1, [pc, #368]	@ (700051d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005060:	4313      	orrs	r3, r2
70005062:	654b      	str	r3, [r1, #84]	@ 0x54
70005064:	e001      	b.n	7000506a <HAL_RCCEx_PeriphCLKConfig+0xc9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005066:	7dfb      	ldrb	r3, [r7, #23]
70005068:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------- USART2/USART3/UART4/UART5/UART7/UART8 Configuration --------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
7000506a:	687b      	ldr	r3, [r7, #4]
7000506c:	681b      	ldr	r3, [r3, #0]
7000506e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
70005072:	2b00      	cmp	r3, #0
70005074:	d033      	beq.n	700050de <HAL_RCCEx_PeriphCLKConfig+0xd12>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART234578CLKSOURCE(PeriphClkInit->Usart234578ClockSelection));

    switch (PeriphClkInit->Usart234578ClockSelection)
70005076:	687b      	ldr	r3, [r7, #4]
70005078:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000507a:	2b05      	cmp	r3, #5
7000507c:	d81c      	bhi.n	700050b8 <HAL_RCCEx_PeriphCLKConfig+0xcec>
7000507e:	a201      	add	r2, pc, #4	@ (adr r2, 70005084 <HAL_RCCEx_PeriphCLKConfig+0xcb8>)
70005080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70005084:	700050bf 	.word	0x700050bf
70005088:	7000509d 	.word	0x7000509d
7000508c:	700050ab 	.word	0x700050ab
70005090:	700050bf 	.word	0x700050bf
70005094:	700050bf 	.word	0x700050bf
70005098:	700050bf 	.word	0x700050bf
      case RCC_USART234578CLKSOURCE_PCLK1: /* PCLK1 as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
7000509c:	4b4c      	ldr	r3, [pc, #304]	@ (700051d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000509e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700050a0:	4a4b      	ldr	r2, [pc, #300]	@ (700051d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700050a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
700050a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
700050a8:	e00a      	b.n	700050c0 <HAL_RCCEx_PeriphCLKConfig+0xcf4>

      case RCC_USART234578CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
700050aa:	4b49      	ldr	r3, [pc, #292]	@ (700051d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700050ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700050ae:	4a48      	ldr	r2, [pc, #288]	@ (700051d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700050b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
700050b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
700050b6:	e003      	b.n	700050c0 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        /* LSE,  oscillator is used as source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700050b8:	2301      	movs	r3, #1
700050ba:	75fb      	strb	r3, [r7, #23]
        break;
700050bc:	e000      	b.n	700050c0 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        break;
700050be:	bf00      	nop
    }

    if (ret == HAL_OK)
700050c0:	7dfb      	ldrb	r3, [r7, #23]
700050c2:	2b00      	cmp	r3, #0
700050c4:	d109      	bne.n	700050da <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
      /* Set the source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
700050c6:	4b42      	ldr	r3, [pc, #264]	@ (700051d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700050c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
700050ca:	f023 0207 	bic.w	r2, r3, #7
700050ce:	687b      	ldr	r3, [r7, #4]
700050d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700050d2:	493f      	ldr	r1, [pc, #252]	@ (700051d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700050d4:	4313      	orrs	r3, r2
700050d6:	650b      	str	r3, [r1, #80]	@ 0x50
700050d8:	e001      	b.n	700050de <HAL_RCCEx_PeriphCLKConfig+0xd12>
    }
    else
    {
      /* set overall return value */
      status = ret;
700050da:	7dfb      	ldrb	r3, [r7, #23]
700050dc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBPHYC Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHYC) == RCC_PERIPHCLK_USBPHYC)
700050de:	687b      	ldr	r3, [r7, #4]
700050e0:	681b      	ldr	r3, [r3, #0]
700050e2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
700050e6:	2b00      	cmp	r3, #0
700050e8:	d027      	beq.n	7000513a <HAL_RCCEx_PeriphCLKConfig+0xd6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCCLKSOURCE(PeriphClkInit->UsbPhycClockSelection));

    switch (PeriphClkInit->UsbPhycClockSelection)
700050ea:	687b      	ldr	r3, [r7, #4]
700050ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
700050ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
700050f2:	d008      	beq.n	70005106 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
700050f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
700050f8:	d80c      	bhi.n	70005114 <HAL_RCCEx_PeriphCLKConfig+0xd48>
700050fa:	2b00      	cmp	r3, #0
700050fc:	d00d      	beq.n	7000511a <HAL_RCCEx_PeriphCLKConfig+0xd4e>
700050fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
70005102:	d00a      	beq.n	7000511a <HAL_RCCEx_PeriphCLKConfig+0xd4e>
70005104:	e006      	b.n	70005114 <HAL_RCCEx_PeriphCLKConfig+0xd48>
    {
      case RCC_USBPHYCCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USBPHYC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70005106:	4b32      	ldr	r3, [pc, #200]	@ (700051d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000510a:	4a31      	ldr	r2, [pc, #196]	@ (700051d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000510c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005110:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USBPHYC clock source configuration done later after clock selection check */
        break;
70005112:	e003      	b.n	7000511c <HAL_RCCEx_PeriphCLKConfig+0xd50>
      case RCC_USBPHYCCLKSOURCE_HSE_DIV2: /* HSE divided by 2 is used as clock source for USBPHYC */
        /* USBPHYC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005114:	2301      	movs	r3, #1
70005116:	75fb      	strb	r3, [r7, #23]
        break;
70005118:	e000      	b.n	7000511c <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
7000511a:	bf00      	nop
    }

    if (ret == HAL_OK)
7000511c:	7dfb      	ldrb	r3, [r7, #23]
7000511e:	2b00      	cmp	r3, #0
70005120:	d109      	bne.n	70005136 <HAL_RCCEx_PeriphCLKConfig+0xd6a>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBPHYC_CONFIG(PeriphClkInit->UsbPhycClockSelection);
70005122:	4b2b      	ldr	r3, [pc, #172]	@ (700051d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70005126:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
7000512a:	687b      	ldr	r3, [r7, #4]
7000512c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
7000512e:	4928      	ldr	r1, [pc, #160]	@ (700051d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005130:	4313      	orrs	r3, r2
70005132:	64cb      	str	r3, [r1, #76]	@ 0x4c
70005134:	e001      	b.n	7000513a <HAL_RCCEx_PeriphCLKConfig+0xd6e>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005136:	7dfb      	ldrb	r3, [r7, #23]
70005138:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBOTGFS Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGFS) == RCC_PERIPHCLK_USBOTGFS)
7000513a:	687b      	ldr	r3, [r7, #4]
7000513c:	681b      	ldr	r3, [r3, #0]
7000513e:	2b00      	cmp	r3, #0
70005140:	da2c      	bge.n	7000519c <HAL_RCCEx_PeriphCLKConfig+0xdd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGFSCLKSOURCE(PeriphClkInit->UsbOtgFsClockSelection));

    switch (PeriphClkInit->UsbOtgFsClockSelection)
70005142:	687b      	ldr	r3, [r7, #4]
70005144:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
70005146:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
7000514a:	d017      	beq.n	7000517c <HAL_RCCEx_PeriphCLKConfig+0xdb0>
7000514c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
70005150:	d811      	bhi.n	70005176 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
70005152:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
70005156:	d011      	beq.n	7000517c <HAL_RCCEx_PeriphCLKConfig+0xdb0>
70005158:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
7000515c:	d80b      	bhi.n	70005176 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
7000515e:	2b00      	cmp	r3, #0
70005160:	d00c      	beq.n	7000517c <HAL_RCCEx_PeriphCLKConfig+0xdb0>
70005162:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
70005166:	d106      	bne.n	70005176 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    {
      case RCC_USBOTGFSCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USB OTG FS */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70005168:	4b19      	ldr	r3, [pc, #100]	@ (700051d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000516a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000516c:	4a18      	ldr	r2, [pc, #96]	@ (700051d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000516e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005172:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;
70005174:	e003      	b.n	7000517e <HAL_RCCEx_PeriphCLKConfig+0xdb2>
      case RCC_USBOTGFSCLKSOURCE_CLK48: /* USBPHYC CLK48 is used as clock source for USB OTG FS */
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005176:	2301      	movs	r3, #1
70005178:	75fb      	strb	r3, [r7, #23]
        break;
7000517a:	e000      	b.n	7000517e <HAL_RCCEx_PeriphCLKConfig+0xdb2>
        break;
7000517c:	bf00      	nop
    }

    if (ret == HAL_OK)
7000517e:	7dfb      	ldrb	r3, [r7, #23]
70005180:	2b00      	cmp	r3, #0
70005182:	d109      	bne.n	70005198 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBOTGFS_CONFIG(PeriphClkInit->UsbOtgFsClockSelection);
70005184:	4b12      	ldr	r3, [pc, #72]	@ (700051d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005186:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70005188:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
7000518c:	687b      	ldr	r3, [r7, #4]
7000518e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
70005190:	490f      	ldr	r1, [pc, #60]	@ (700051d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005192:	4313      	orrs	r3, r2
70005194:	64cb      	str	r3, [r1, #76]	@ 0x4c
70005196:	e001      	b.n	7000519c <HAL_RCCEx_PeriphCLKConfig+0xdd0>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005198:	7dfb      	ldrb	r3, [r7, #23]
7000519a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
7000519c:	687b      	ldr	r3, [r7, #4]
7000519e:	681b      	ldr	r3, [r3, #0]
700051a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
700051a4:	2b00      	cmp	r3, #0
700051a6:	d009      	beq.n	700051bc <HAL_RCCEx_PeriphCLKConfig+0xdf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER_CONFIG(PeriphClkInit->TIMPresSelection);
700051a8:	4b09      	ldr	r3, [pc, #36]	@ (700051d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700051aa:	691b      	ldr	r3, [r3, #16]
700051ac:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
700051b0:	687b      	ldr	r3, [r7, #4]
700051b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
700051b6:	4906      	ldr	r1, [pc, #24]	@ (700051d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700051b8:	4313      	orrs	r3, r2
700051ba:	610b      	str	r3, [r1, #16]
  }

  if (status == HAL_OK)
700051bc:	7dbb      	ldrb	r3, [r7, #22]
700051be:	2b00      	cmp	r3, #0
700051c0:	d101      	bne.n	700051c6 <HAL_RCCEx_PeriphCLKConfig+0xdfa>
  {
    return HAL_OK;
700051c2:	2300      	movs	r3, #0
700051c4:	e000      	b.n	700051c8 <HAL_RCCEx_PeriphCLKConfig+0xdfc>
  }
  return HAL_ERROR;
700051c6:	2301      	movs	r3, #1
}
700051c8:	4618      	mov	r0, r3
700051ca:	3718      	adds	r7, #24
700051cc:	46bd      	mov	sp, r7
700051ce:	bd80      	pop	{r7, pc}
700051d0:	58024400 	.word	0x58024400

700051d4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
700051d4:	b084      	sub	sp, #16
700051d6:	b580      	push	{r7, lr}
700051d8:	b084      	sub	sp, #16
700051da:	af00      	add	r7, sp, #0
700051dc:	6078      	str	r0, [r7, #4]
700051de:	f107 001c 	add.w	r0, r7, #28
700051e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
700051e6:	687b      	ldr	r3, [r7, #4]
700051e8:	4a22      	ldr	r2, [pc, #136]	@ (70005274 <USB_CoreInit+0xa0>)
700051ea:	4293      	cmp	r3, r2
700051ec:	d11e      	bne.n	7000522c <USB_CoreInit+0x58>
  {
    if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
700051ee:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
700051f2:	2b03      	cmp	r3, #3
700051f4:	d105      	bne.n	70005202 <USB_CoreInit+0x2e>
    {
      /* Init The UTMI Interface */
      USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS);
700051f6:	687b      	ldr	r3, [r7, #4]
700051f8:	68db      	ldr	r3, [r3, #12]
700051fa:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
700051fe:	687b      	ldr	r3, [r7, #4]
70005200:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
70005202:	6878      	ldr	r0, [r7, #4]
70005204:	f001 fb2c 	bl	70006860 <USB_CoreReset>
70005208:	4603      	mov	r3, r0
7000520a:	73fb      	strb	r3, [r7, #15]

    if (cfg.dma_enable == 1U)
7000520c:	7fbb      	ldrb	r3, [r7, #30]
7000520e:	2b01      	cmp	r3, #1
70005210:	d128      	bne.n	70005264 <USB_CoreInit+0x90>
    {
      USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
70005212:	687b      	ldr	r3, [r7, #4]
70005214:	689b      	ldr	r3, [r3, #8]
70005216:	f043 0208 	orr.w	r2, r3, #8
7000521a:	687b      	ldr	r3, [r7, #4]
7000521c:	609a      	str	r2, [r3, #8]
      USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
7000521e:	687b      	ldr	r3, [r7, #4]
70005220:	689b      	ldr	r3, [r3, #8]
70005222:	f043 0220 	orr.w	r2, r3, #32
70005226:	687b      	ldr	r3, [r7, #4]
70005228:	609a      	str	r2, [r3, #8]
7000522a:	e01b      	b.n	70005264 <USB_CoreInit+0x90>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
7000522c:	687b      	ldr	r3, [r7, #4]
7000522e:	68db      	ldr	r3, [r3, #12]
70005230:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
70005234:	687b      	ldr	r3, [r7, #4]
70005236:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
70005238:	6878      	ldr	r0, [r7, #4]
7000523a:	f001 fb11 	bl	70006860 <USB_CoreReset>
7000523e:	4603      	mov	r3, r0
70005240:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
70005242:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
70005246:	2b00      	cmp	r3, #0
70005248:	d106      	bne.n	70005258 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
7000524a:	687b      	ldr	r3, [r7, #4]
7000524c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
7000524e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
70005252:	687b      	ldr	r3, [r7, #4]
70005254:	639a      	str	r2, [r3, #56]	@ 0x38
70005256:	e005      	b.n	70005264 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
70005258:	687b      	ldr	r3, [r7, #4]
7000525a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
7000525c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
70005260:	687b      	ldr	r3, [r7, #4]
70005262:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  return ret;
70005264:	7bfb      	ldrb	r3, [r7, #15]
}
70005266:	4618      	mov	r0, r3
70005268:	3710      	adds	r7, #16
7000526a:	46bd      	mov	sp, r7
7000526c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
70005270:	b004      	add	sp, #16
70005272:	4770      	bx	lr
70005274:	40040000 	.word	0x40040000

70005278 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
70005278:	b480      	push	{r7}
7000527a:	b087      	sub	sp, #28
7000527c:	af00      	add	r7, sp, #0
7000527e:	60f8      	str	r0, [r7, #12]
70005280:	60b9      	str	r1, [r7, #8]
70005282:	4613      	mov	r3, r2
70005284:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
70005286:	79fb      	ldrb	r3, [r7, #7]
70005288:	2b02      	cmp	r3, #2
7000528a:	d165      	bne.n	70005358 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
7000528c:	68bb      	ldr	r3, [r7, #8]
7000528e:	4a41      	ldr	r2, [pc, #260]	@ (70005394 <USB_SetTurnaroundTime+0x11c>)
70005290:	4293      	cmp	r3, r2
70005292:	d906      	bls.n	700052a2 <USB_SetTurnaroundTime+0x2a>
70005294:	68bb      	ldr	r3, [r7, #8]
70005296:	4a40      	ldr	r2, [pc, #256]	@ (70005398 <USB_SetTurnaroundTime+0x120>)
70005298:	4293      	cmp	r3, r2
7000529a:	d202      	bcs.n	700052a2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
7000529c:	230f      	movs	r3, #15
7000529e:	617b      	str	r3, [r7, #20]
700052a0:	e062      	b.n	70005368 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
700052a2:	68bb      	ldr	r3, [r7, #8]
700052a4:	4a3c      	ldr	r2, [pc, #240]	@ (70005398 <USB_SetTurnaroundTime+0x120>)
700052a6:	4293      	cmp	r3, r2
700052a8:	d306      	bcc.n	700052b8 <USB_SetTurnaroundTime+0x40>
700052aa:	68bb      	ldr	r3, [r7, #8]
700052ac:	4a3b      	ldr	r2, [pc, #236]	@ (7000539c <USB_SetTurnaroundTime+0x124>)
700052ae:	4293      	cmp	r3, r2
700052b0:	d202      	bcs.n	700052b8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
700052b2:	230e      	movs	r3, #14
700052b4:	617b      	str	r3, [r7, #20]
700052b6:	e057      	b.n	70005368 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
700052b8:	68bb      	ldr	r3, [r7, #8]
700052ba:	4a38      	ldr	r2, [pc, #224]	@ (7000539c <USB_SetTurnaroundTime+0x124>)
700052bc:	4293      	cmp	r3, r2
700052be:	d306      	bcc.n	700052ce <USB_SetTurnaroundTime+0x56>
700052c0:	68bb      	ldr	r3, [r7, #8]
700052c2:	4a37      	ldr	r2, [pc, #220]	@ (700053a0 <USB_SetTurnaroundTime+0x128>)
700052c4:	4293      	cmp	r3, r2
700052c6:	d202      	bcs.n	700052ce <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
700052c8:	230d      	movs	r3, #13
700052ca:	617b      	str	r3, [r7, #20]
700052cc:	e04c      	b.n	70005368 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
700052ce:	68bb      	ldr	r3, [r7, #8]
700052d0:	4a33      	ldr	r2, [pc, #204]	@ (700053a0 <USB_SetTurnaroundTime+0x128>)
700052d2:	4293      	cmp	r3, r2
700052d4:	d306      	bcc.n	700052e4 <USB_SetTurnaroundTime+0x6c>
700052d6:	68bb      	ldr	r3, [r7, #8]
700052d8:	4a32      	ldr	r2, [pc, #200]	@ (700053a4 <USB_SetTurnaroundTime+0x12c>)
700052da:	4293      	cmp	r3, r2
700052dc:	d802      	bhi.n	700052e4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
700052de:	230c      	movs	r3, #12
700052e0:	617b      	str	r3, [r7, #20]
700052e2:	e041      	b.n	70005368 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
700052e4:	68bb      	ldr	r3, [r7, #8]
700052e6:	4a2f      	ldr	r2, [pc, #188]	@ (700053a4 <USB_SetTurnaroundTime+0x12c>)
700052e8:	4293      	cmp	r3, r2
700052ea:	d906      	bls.n	700052fa <USB_SetTurnaroundTime+0x82>
700052ec:	68bb      	ldr	r3, [r7, #8]
700052ee:	4a2e      	ldr	r2, [pc, #184]	@ (700053a8 <USB_SetTurnaroundTime+0x130>)
700052f0:	4293      	cmp	r3, r2
700052f2:	d802      	bhi.n	700052fa <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
700052f4:	230b      	movs	r3, #11
700052f6:	617b      	str	r3, [r7, #20]
700052f8:	e036      	b.n	70005368 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
700052fa:	68bb      	ldr	r3, [r7, #8]
700052fc:	4a2a      	ldr	r2, [pc, #168]	@ (700053a8 <USB_SetTurnaroundTime+0x130>)
700052fe:	4293      	cmp	r3, r2
70005300:	d906      	bls.n	70005310 <USB_SetTurnaroundTime+0x98>
70005302:	68bb      	ldr	r3, [r7, #8]
70005304:	4a29      	ldr	r2, [pc, #164]	@ (700053ac <USB_SetTurnaroundTime+0x134>)
70005306:	4293      	cmp	r3, r2
70005308:	d802      	bhi.n	70005310 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
7000530a:	230a      	movs	r3, #10
7000530c:	617b      	str	r3, [r7, #20]
7000530e:	e02b      	b.n	70005368 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
70005310:	68bb      	ldr	r3, [r7, #8]
70005312:	4a26      	ldr	r2, [pc, #152]	@ (700053ac <USB_SetTurnaroundTime+0x134>)
70005314:	4293      	cmp	r3, r2
70005316:	d906      	bls.n	70005326 <USB_SetTurnaroundTime+0xae>
70005318:	68bb      	ldr	r3, [r7, #8]
7000531a:	4a25      	ldr	r2, [pc, #148]	@ (700053b0 <USB_SetTurnaroundTime+0x138>)
7000531c:	4293      	cmp	r3, r2
7000531e:	d202      	bcs.n	70005326 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
70005320:	2309      	movs	r3, #9
70005322:	617b      	str	r3, [r7, #20]
70005324:	e020      	b.n	70005368 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
70005326:	68bb      	ldr	r3, [r7, #8]
70005328:	4a21      	ldr	r2, [pc, #132]	@ (700053b0 <USB_SetTurnaroundTime+0x138>)
7000532a:	4293      	cmp	r3, r2
7000532c:	d306      	bcc.n	7000533c <USB_SetTurnaroundTime+0xc4>
7000532e:	68bb      	ldr	r3, [r7, #8]
70005330:	4a20      	ldr	r2, [pc, #128]	@ (700053b4 <USB_SetTurnaroundTime+0x13c>)
70005332:	4293      	cmp	r3, r2
70005334:	d802      	bhi.n	7000533c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
70005336:	2308      	movs	r3, #8
70005338:	617b      	str	r3, [r7, #20]
7000533a:	e015      	b.n	70005368 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
7000533c:	68bb      	ldr	r3, [r7, #8]
7000533e:	4a1d      	ldr	r2, [pc, #116]	@ (700053b4 <USB_SetTurnaroundTime+0x13c>)
70005340:	4293      	cmp	r3, r2
70005342:	d906      	bls.n	70005352 <USB_SetTurnaroundTime+0xda>
70005344:	68bb      	ldr	r3, [r7, #8]
70005346:	4a1c      	ldr	r2, [pc, #112]	@ (700053b8 <USB_SetTurnaroundTime+0x140>)
70005348:	4293      	cmp	r3, r2
7000534a:	d202      	bcs.n	70005352 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
7000534c:	2307      	movs	r3, #7
7000534e:	617b      	str	r3, [r7, #20]
70005350:	e00a      	b.n	70005368 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
70005352:	2306      	movs	r3, #6
70005354:	617b      	str	r3, [r7, #20]
70005356:	e007      	b.n	70005368 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
70005358:	79fb      	ldrb	r3, [r7, #7]
7000535a:	2b00      	cmp	r3, #0
7000535c:	d102      	bne.n	70005364 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
7000535e:	2309      	movs	r3, #9
70005360:	617b      	str	r3, [r7, #20]
70005362:	e001      	b.n	70005368 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
70005364:	2309      	movs	r3, #9
70005366:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
70005368:	68fb      	ldr	r3, [r7, #12]
7000536a:	68db      	ldr	r3, [r3, #12]
7000536c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
70005370:	68fb      	ldr	r3, [r7, #12]
70005372:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
70005374:	68fb      	ldr	r3, [r7, #12]
70005376:	68da      	ldr	r2, [r3, #12]
70005378:	697b      	ldr	r3, [r7, #20]
7000537a:	029b      	lsls	r3, r3, #10
7000537c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
70005380:	431a      	orrs	r2, r3
70005382:	68fb      	ldr	r3, [r7, #12]
70005384:	60da      	str	r2, [r3, #12]

  return HAL_OK;
70005386:	2300      	movs	r3, #0
}
70005388:	4618      	mov	r0, r3
7000538a:	371c      	adds	r7, #28
7000538c:	46bd      	mov	sp, r7
7000538e:	f85d 7b04 	ldr.w	r7, [sp], #4
70005392:	4770      	bx	lr
70005394:	00d8acbf 	.word	0x00d8acbf
70005398:	00e4e1c0 	.word	0x00e4e1c0
7000539c:	00f42400 	.word	0x00f42400
700053a0:	01067380 	.word	0x01067380
700053a4:	011a499f 	.word	0x011a499f
700053a8:	01312cff 	.word	0x01312cff
700053ac:	014ca43f 	.word	0x014ca43f
700053b0:	016e3600 	.word	0x016e3600
700053b4:	01a6ab1f 	.word	0x01a6ab1f
700053b8:	01e84800 	.word	0x01e84800

700053bc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
700053bc:	b480      	push	{r7}
700053be:	b083      	sub	sp, #12
700053c0:	af00      	add	r7, sp, #0
700053c2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
700053c4:	687b      	ldr	r3, [r7, #4]
700053c6:	689b      	ldr	r3, [r3, #8]
700053c8:	f043 0201 	orr.w	r2, r3, #1
700053cc:	687b      	ldr	r3, [r7, #4]
700053ce:	609a      	str	r2, [r3, #8]
  return HAL_OK;
700053d0:	2300      	movs	r3, #0
}
700053d2:	4618      	mov	r0, r3
700053d4:	370c      	adds	r7, #12
700053d6:	46bd      	mov	sp, r7
700053d8:	f85d 7b04 	ldr.w	r7, [sp], #4
700053dc:	4770      	bx	lr

700053de <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
700053de:	b480      	push	{r7}
700053e0:	b083      	sub	sp, #12
700053e2:	af00      	add	r7, sp, #0
700053e4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
700053e6:	687b      	ldr	r3, [r7, #4]
700053e8:	689b      	ldr	r3, [r3, #8]
700053ea:	f023 0201 	bic.w	r2, r3, #1
700053ee:	687b      	ldr	r3, [r7, #4]
700053f0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
700053f2:	2300      	movs	r3, #0
}
700053f4:	4618      	mov	r0, r3
700053f6:	370c      	adds	r7, #12
700053f8:	46bd      	mov	sp, r7
700053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
700053fe:	4770      	bx	lr

70005400 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
70005400:	b580      	push	{r7, lr}
70005402:	b084      	sub	sp, #16
70005404:	af00      	add	r7, sp, #0
70005406:	6078      	str	r0, [r7, #4]
70005408:	460b      	mov	r3, r1
7000540a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
7000540c:	2300      	movs	r3, #0
7000540e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
70005410:	687b      	ldr	r3, [r7, #4]
70005412:	68db      	ldr	r3, [r3, #12]
70005414:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
70005418:	687b      	ldr	r3, [r7, #4]
7000541a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
7000541c:	78fb      	ldrb	r3, [r7, #3]
7000541e:	2b01      	cmp	r3, #1
70005420:	d115      	bne.n	7000544e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
70005422:	687b      	ldr	r3, [r7, #4]
70005424:	68db      	ldr	r3, [r3, #12]
70005426:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
7000542a:	687b      	ldr	r3, [r7, #4]
7000542c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
7000542e:	200a      	movs	r0, #10
70005430:	f7fc f81e 	bl	70001470 <HAL_Delay>
      ms += 10U;
70005434:	68fb      	ldr	r3, [r7, #12]
70005436:	330a      	adds	r3, #10
70005438:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
7000543a:	6878      	ldr	r0, [r7, #4]
7000543c:	f001 f97f 	bl	7000673e <USB_GetMode>
70005440:	4603      	mov	r3, r0
70005442:	2b01      	cmp	r3, #1
70005444:	d01e      	beq.n	70005484 <USB_SetCurrentMode+0x84>
70005446:	68fb      	ldr	r3, [r7, #12]
70005448:	2bc7      	cmp	r3, #199	@ 0xc7
7000544a:	d9f0      	bls.n	7000542e <USB_SetCurrentMode+0x2e>
7000544c:	e01a      	b.n	70005484 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
7000544e:	78fb      	ldrb	r3, [r7, #3]
70005450:	2b00      	cmp	r3, #0
70005452:	d115      	bne.n	70005480 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
70005454:	687b      	ldr	r3, [r7, #4]
70005456:	68db      	ldr	r3, [r3, #12]
70005458:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
7000545c:	687b      	ldr	r3, [r7, #4]
7000545e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
70005460:	200a      	movs	r0, #10
70005462:	f7fc f805 	bl	70001470 <HAL_Delay>
      ms += 10U;
70005466:	68fb      	ldr	r3, [r7, #12]
70005468:	330a      	adds	r3, #10
7000546a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
7000546c:	6878      	ldr	r0, [r7, #4]
7000546e:	f001 f966 	bl	7000673e <USB_GetMode>
70005472:	4603      	mov	r3, r0
70005474:	2b00      	cmp	r3, #0
70005476:	d005      	beq.n	70005484 <USB_SetCurrentMode+0x84>
70005478:	68fb      	ldr	r3, [r7, #12]
7000547a:	2bc7      	cmp	r3, #199	@ 0xc7
7000547c:	d9f0      	bls.n	70005460 <USB_SetCurrentMode+0x60>
7000547e:	e001      	b.n	70005484 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
70005480:	2301      	movs	r3, #1
70005482:	e005      	b.n	70005490 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
70005484:	68fb      	ldr	r3, [r7, #12]
70005486:	2bc8      	cmp	r3, #200	@ 0xc8
70005488:	d101      	bne.n	7000548e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
7000548a:	2301      	movs	r3, #1
7000548c:	e000      	b.n	70005490 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
7000548e:	2300      	movs	r3, #0
}
70005490:	4618      	mov	r0, r3
70005492:	3710      	adds	r7, #16
70005494:	46bd      	mov	sp, r7
70005496:	bd80      	pop	{r7, pc}

70005498 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
70005498:	b084      	sub	sp, #16
7000549a:	b580      	push	{r7, lr}
7000549c:	b086      	sub	sp, #24
7000549e:	af00      	add	r7, sp, #0
700054a0:	6078      	str	r0, [r7, #4]
700054a2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
700054a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
700054aa:	2300      	movs	r3, #0
700054ac:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
700054ae:	687b      	ldr	r3, [r7, #4]
700054b0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
700054b2:	2300      	movs	r3, #0
700054b4:	613b      	str	r3, [r7, #16]
700054b6:	e009      	b.n	700054cc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
700054b8:	687a      	ldr	r2, [r7, #4]
700054ba:	693b      	ldr	r3, [r7, #16]
700054bc:	3340      	adds	r3, #64	@ 0x40
700054be:	009b      	lsls	r3, r3, #2
700054c0:	4413      	add	r3, r2
700054c2:	2200      	movs	r2, #0
700054c4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
700054c6:	693b      	ldr	r3, [r7, #16]
700054c8:	3301      	adds	r3, #1
700054ca:	613b      	str	r3, [r7, #16]
700054cc:	693b      	ldr	r3, [r7, #16]
700054ce:	2b0e      	cmp	r3, #14
700054d0:	d9f2      	bls.n	700054b8 <USB_DevInit+0x20>
  }

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
700054d2:	687b      	ldr	r3, [r7, #4]
700054d4:	68db      	ldr	r3, [r3, #12]
700054d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
700054da:	2b00      	cmp	r3, #0
700054dc:	d105      	bne.n	700054ea <USB_DevInit+0x52>
  {
    /* Disable USB PHY pulldown resistors */
    USBx->GCCFG &= ~USB_OTG_GCCFG_PULLDOWNEN;
700054de:	687b      	ldr	r3, [r7, #4]
700054e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
700054e2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
700054e6:	687b      	ldr	r3, [r7, #4]
700054e8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
700054ea:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
700054ee:	2b00      	cmp	r3, #0
700054f0:	d12f      	bne.n	70005552 <USB_DevInit+0xba>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
700054f2:	68fb      	ldr	r3, [r7, #12]
700054f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700054f8:	685b      	ldr	r3, [r3, #4]
700054fa:	68fa      	ldr	r2, [r7, #12]
700054fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70005500:	f043 0302 	orr.w	r3, r3, #2
70005504:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
70005506:	687b      	ldr	r3, [r7, #4]
70005508:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
7000550a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
7000550e:	687b      	ldr	r3, [r7, #4]
70005510:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U)
70005512:	687b      	ldr	r3, [r7, #4]
70005514:	68db      	ldr	r3, [r3, #12]
70005516:	f003 0340 	and.w	r3, r3, #64	@ 0x40
7000551a:	2b00      	cmp	r3, #0
7000551c:	d00c      	beq.n	70005538 <USB_DevInit+0xa0>
    {
      USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
7000551e:	687b      	ldr	r3, [r7, #4]
70005520:	681b      	ldr	r3, [r3, #0]
70005522:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
70005526:	687b      	ldr	r3, [r7, #4]
70005528:	601a      	str	r2, [r3, #0]
      USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
7000552a:	687b      	ldr	r3, [r7, #4]
7000552c:	681b      	ldr	r3, [r3, #0]
7000552e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
70005532:	687b      	ldr	r3, [r7, #4]
70005534:	601a      	str	r2, [r3, #0]
70005536:	e031      	b.n	7000559c <USB_DevInit+0x104>
    }
    else
    {
      USBx->GCCFG |= USB_OTG_GCCFG_VBVALEXTOEN;
70005538:	687b      	ldr	r3, [r7, #4]
7000553a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
7000553c:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
70005540:	687b      	ldr	r3, [r7, #4]
70005542:	639a      	str	r2, [r3, #56]	@ 0x38
      USBx->GCCFG |= USB_OTG_GCCFG_VBVALOVAL;
70005544:	687b      	ldr	r3, [r7, #4]
70005546:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70005548:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
7000554c:	687b      	ldr	r3, [r7, #4]
7000554e:	639a      	str	r2, [r3, #56]	@ 0x38
70005550:	e024      	b.n	7000559c <USB_DevInit+0x104>
    }
  }
  else
  {
    /* B-peripheral session valid override disable */
    if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U)
70005552:	687b      	ldr	r3, [r7, #4]
70005554:	68db      	ldr	r3, [r3, #12]
70005556:	f003 0340 	and.w	r3, r3, #64	@ 0x40
7000555a:	2b00      	cmp	r3, #0
7000555c:	d00c      	beq.n	70005578 <USB_DevInit+0xe0>
    {
      USBx->GOTGCTL &= ~USB_OTG_GOTGCTL_BVALOEN;
7000555e:	687b      	ldr	r3, [r7, #4]
70005560:	681b      	ldr	r3, [r3, #0]
70005562:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
70005566:	687b      	ldr	r3, [r7, #4]
70005568:	601a      	str	r2, [r3, #0]
      USBx->GOTGCTL &= ~USB_OTG_GOTGCTL_BVALOVAL;
7000556a:	687b      	ldr	r3, [r7, #4]
7000556c:	681b      	ldr	r3, [r3, #0]
7000556e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
70005572:	687b      	ldr	r3, [r7, #4]
70005574:	601a      	str	r2, [r3, #0]
70005576:	e00b      	b.n	70005590 <USB_DevInit+0xf8>
    }
    else
    {
      USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALEXTOEN;
70005578:	687b      	ldr	r3, [r7, #4]
7000557a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
7000557c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
70005580:	687b      	ldr	r3, [r7, #4]
70005582:	639a      	str	r2, [r3, #56]	@ 0x38
      USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALOVAL;
70005584:	687b      	ldr	r3, [r7, #4]
70005586:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70005588:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
7000558c:	687b      	ldr	r3, [r7, #4]
7000558e:	639a      	str	r2, [r3, #56]	@ 0x38
    }

    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
70005590:	687b      	ldr	r3, [r7, #4]
70005592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70005594:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
70005598:	687b      	ldr	r3, [r7, #4]
7000559a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
7000559c:	68fb      	ldr	r3, [r7, #12]
7000559e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
700055a2:	461a      	mov	r2, r3
700055a4:	2300      	movs	r3, #0
700055a6:	6013      	str	r3, [r2, #0]

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
700055a8:	687b      	ldr	r3, [r7, #4]
700055aa:	68db      	ldr	r3, [r3, #12]
700055ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
700055b0:	2b00      	cmp	r3, #0
700055b2:	d10d      	bne.n	700055d0 <USB_DevInit+0x138>
  {
    if (cfg.speed == USBD_HS_SPEED)
700055b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
700055b8:	2b00      	cmp	r3, #0
700055ba:	d104      	bne.n	700055c6 <USB_DevInit+0x12e>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
700055bc:	2100      	movs	r1, #0
700055be:	6878      	ldr	r0, [r7, #4]
700055c0:	f000 f968 	bl	70005894 <USB_SetDevSpeed>
700055c4:	e008      	b.n	700055d8 <USB_DevInit+0x140>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
700055c6:	2101      	movs	r1, #1
700055c8:	6878      	ldr	r0, [r7, #4]
700055ca:	f000 f963 	bl	70005894 <USB_SetDevSpeed>
700055ce:	e003      	b.n	700055d8 <USB_DevInit+0x140>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
700055d0:	2103      	movs	r1, #3
700055d2:	6878      	ldr	r0, [r7, #4]
700055d4:	f000 f95e 	bl	70005894 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
700055d8:	2110      	movs	r1, #16
700055da:	6878      	ldr	r0, [r7, #4]
700055dc:	f000 f8fa 	bl	700057d4 <USB_FlushTxFifo>
700055e0:	4603      	mov	r3, r0
700055e2:	2b00      	cmp	r3, #0
700055e4:	d001      	beq.n	700055ea <USB_DevInit+0x152>
  {
    ret = HAL_ERROR;
700055e6:	2301      	movs	r3, #1
700055e8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
700055ea:	6878      	ldr	r0, [r7, #4]
700055ec:	f000 f924 	bl	70005838 <USB_FlushRxFifo>
700055f0:	4603      	mov	r3, r0
700055f2:	2b00      	cmp	r3, #0
700055f4:	d001      	beq.n	700055fa <USB_DevInit+0x162>
  {
    ret = HAL_ERROR;
700055f6:	2301      	movs	r3, #1
700055f8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
700055fa:	68fb      	ldr	r3, [r7, #12]
700055fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005600:	461a      	mov	r2, r3
70005602:	2300      	movs	r3, #0
70005604:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
70005606:	68fb      	ldr	r3, [r7, #12]
70005608:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000560c:	461a      	mov	r2, r3
7000560e:	2300      	movs	r3, #0
70005610:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
70005612:	68fb      	ldr	r3, [r7, #12]
70005614:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005618:	461a      	mov	r2, r3
7000561a:	2300      	movs	r3, #0
7000561c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
7000561e:	2300      	movs	r3, #0
70005620:	613b      	str	r3, [r7, #16]
70005622:	e043      	b.n	700056ac <USB_DevInit+0x214>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
70005624:	693b      	ldr	r3, [r7, #16]
70005626:	015a      	lsls	r2, r3, #5
70005628:	68fb      	ldr	r3, [r7, #12]
7000562a:	4413      	add	r3, r2
7000562c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005630:	681b      	ldr	r3, [r3, #0]
70005632:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70005636:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
7000563a:	d118      	bne.n	7000566e <USB_DevInit+0x1d6>
    {
      if (i == 0U)
7000563c:	693b      	ldr	r3, [r7, #16]
7000563e:	2b00      	cmp	r3, #0
70005640:	d10a      	bne.n	70005658 <USB_DevInit+0x1c0>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
70005642:	693b      	ldr	r3, [r7, #16]
70005644:	015a      	lsls	r2, r3, #5
70005646:	68fb      	ldr	r3, [r7, #12]
70005648:	4413      	add	r3, r2
7000564a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000564e:	461a      	mov	r2, r3
70005650:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
70005654:	6013      	str	r3, [r2, #0]
70005656:	e013      	b.n	70005680 <USB_DevInit+0x1e8>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
70005658:	693b      	ldr	r3, [r7, #16]
7000565a:	015a      	lsls	r2, r3, #5
7000565c:	68fb      	ldr	r3, [r7, #12]
7000565e:	4413      	add	r3, r2
70005660:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005664:	461a      	mov	r2, r3
70005666:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
7000566a:	6013      	str	r3, [r2, #0]
7000566c:	e008      	b.n	70005680 <USB_DevInit+0x1e8>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
7000566e:	693b      	ldr	r3, [r7, #16]
70005670:	015a      	lsls	r2, r3, #5
70005672:	68fb      	ldr	r3, [r7, #12]
70005674:	4413      	add	r3, r2
70005676:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000567a:	461a      	mov	r2, r3
7000567c:	2300      	movs	r3, #0
7000567e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
70005680:	693b      	ldr	r3, [r7, #16]
70005682:	015a      	lsls	r2, r3, #5
70005684:	68fb      	ldr	r3, [r7, #12]
70005686:	4413      	add	r3, r2
70005688:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000568c:	461a      	mov	r2, r3
7000568e:	2300      	movs	r3, #0
70005690:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
70005692:	693b      	ldr	r3, [r7, #16]
70005694:	015a      	lsls	r2, r3, #5
70005696:	68fb      	ldr	r3, [r7, #12]
70005698:	4413      	add	r3, r2
7000569a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000569e:	461a      	mov	r2, r3
700056a0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
700056a4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
700056a6:	693b      	ldr	r3, [r7, #16]
700056a8:	3301      	adds	r3, #1
700056aa:	613b      	str	r3, [r7, #16]
700056ac:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
700056b0:	461a      	mov	r2, r3
700056b2:	693b      	ldr	r3, [r7, #16]
700056b4:	4293      	cmp	r3, r2
700056b6:	d3b5      	bcc.n	70005624 <USB_DevInit+0x18c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
700056b8:	2300      	movs	r3, #0
700056ba:	613b      	str	r3, [r7, #16]
700056bc:	e043      	b.n	70005746 <USB_DevInit+0x2ae>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
700056be:	693b      	ldr	r3, [r7, #16]
700056c0:	015a      	lsls	r2, r3, #5
700056c2:	68fb      	ldr	r3, [r7, #12]
700056c4:	4413      	add	r3, r2
700056c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700056ca:	681b      	ldr	r3, [r3, #0]
700056cc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
700056d0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
700056d4:	d118      	bne.n	70005708 <USB_DevInit+0x270>
    {
      if (i == 0U)
700056d6:	693b      	ldr	r3, [r7, #16]
700056d8:	2b00      	cmp	r3, #0
700056da:	d10a      	bne.n	700056f2 <USB_DevInit+0x25a>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
700056dc:	693b      	ldr	r3, [r7, #16]
700056de:	015a      	lsls	r2, r3, #5
700056e0:	68fb      	ldr	r3, [r7, #12]
700056e2:	4413      	add	r3, r2
700056e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700056e8:	461a      	mov	r2, r3
700056ea:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
700056ee:	6013      	str	r3, [r2, #0]
700056f0:	e013      	b.n	7000571a <USB_DevInit+0x282>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
700056f2:	693b      	ldr	r3, [r7, #16]
700056f4:	015a      	lsls	r2, r3, #5
700056f6:	68fb      	ldr	r3, [r7, #12]
700056f8:	4413      	add	r3, r2
700056fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700056fe:	461a      	mov	r2, r3
70005700:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
70005704:	6013      	str	r3, [r2, #0]
70005706:	e008      	b.n	7000571a <USB_DevInit+0x282>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
70005708:	693b      	ldr	r3, [r7, #16]
7000570a:	015a      	lsls	r2, r3, #5
7000570c:	68fb      	ldr	r3, [r7, #12]
7000570e:	4413      	add	r3, r2
70005710:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005714:	461a      	mov	r2, r3
70005716:	2300      	movs	r3, #0
70005718:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
7000571a:	693b      	ldr	r3, [r7, #16]
7000571c:	015a      	lsls	r2, r3, #5
7000571e:	68fb      	ldr	r3, [r7, #12]
70005720:	4413      	add	r3, r2
70005722:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005726:	461a      	mov	r2, r3
70005728:	2300      	movs	r3, #0
7000572a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
7000572c:	693b      	ldr	r3, [r7, #16]
7000572e:	015a      	lsls	r2, r3, #5
70005730:	68fb      	ldr	r3, [r7, #12]
70005732:	4413      	add	r3, r2
70005734:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005738:	461a      	mov	r2, r3
7000573a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
7000573e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
70005740:	693b      	ldr	r3, [r7, #16]
70005742:	3301      	adds	r3, #1
70005744:	613b      	str	r3, [r7, #16]
70005746:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
7000574a:	461a      	mov	r2, r3
7000574c:	693b      	ldr	r3, [r7, #16]
7000574e:	4293      	cmp	r3, r2
70005750:	d3b5      	bcc.n	700056be <USB_DevInit+0x226>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
70005752:	68fb      	ldr	r3, [r7, #12]
70005754:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005758:	691b      	ldr	r3, [r3, #16]
7000575a:	68fa      	ldr	r2, [r7, #12]
7000575c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70005760:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
70005764:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
70005766:	687b      	ldr	r3, [r7, #4]
70005768:	2200      	movs	r2, #0
7000576a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
7000576c:	687b      	ldr	r3, [r7, #4]
7000576e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
70005772:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
70005774:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
70005778:	2b00      	cmp	r3, #0
7000577a:	d105      	bne.n	70005788 <USB_DevInit+0x2f0>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
7000577c:	687b      	ldr	r3, [r7, #4]
7000577e:	699b      	ldr	r3, [r3, #24]
70005780:	f043 0210 	orr.w	r2, r3, #16
70005784:	687b      	ldr	r3, [r7, #4]
70005786:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
70005788:	687b      	ldr	r3, [r7, #4]
7000578a:	699a      	ldr	r2, [r3, #24]
7000578c:	4b0f      	ldr	r3, [pc, #60]	@ (700057cc <USB_DevInit+0x334>)
7000578e:	4313      	orrs	r3, r2
70005790:	687a      	ldr	r2, [r7, #4]
70005792:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
70005794:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
70005798:	2b00      	cmp	r3, #0
7000579a:	d005      	beq.n	700057a8 <USB_DevInit+0x310>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
7000579c:	687b      	ldr	r3, [r7, #4]
7000579e:	699b      	ldr	r3, [r3, #24]
700057a0:	f043 0208 	orr.w	r2, r3, #8
700057a4:	687b      	ldr	r3, [r7, #4]
700057a6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
700057a8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
700057ac:	2b01      	cmp	r3, #1
700057ae:	d105      	bne.n	700057bc <USB_DevInit+0x324>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
700057b0:	687b      	ldr	r3, [r7, #4]
700057b2:	699a      	ldr	r2, [r3, #24]
700057b4:	4b06      	ldr	r3, [pc, #24]	@ (700057d0 <USB_DevInit+0x338>)
700057b6:	4313      	orrs	r3, r2
700057b8:	687a      	ldr	r2, [r7, #4]
700057ba:	6193      	str	r3, [r2, #24]
  }

  return ret;
700057bc:	7dfb      	ldrb	r3, [r7, #23]
}
700057be:	4618      	mov	r0, r3
700057c0:	3718      	adds	r7, #24
700057c2:	46bd      	mov	sp, r7
700057c4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
700057c8:	b004      	add	sp, #16
700057ca:	4770      	bx	lr
700057cc:	803c3800 	.word	0x803c3800
700057d0:	40000004 	.word	0x40000004

700057d4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
700057d4:	b480      	push	{r7}
700057d6:	b085      	sub	sp, #20
700057d8:	af00      	add	r7, sp, #0
700057da:	6078      	str	r0, [r7, #4]
700057dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
700057de:	2300      	movs	r3, #0
700057e0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
700057e2:	68fb      	ldr	r3, [r7, #12]
700057e4:	3301      	adds	r3, #1
700057e6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
700057e8:	68fb      	ldr	r3, [r7, #12]
700057ea:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
700057ee:	d901      	bls.n	700057f4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
700057f0:	2303      	movs	r3, #3
700057f2:	e01b      	b.n	7000582c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
700057f4:	687b      	ldr	r3, [r7, #4]
700057f6:	691b      	ldr	r3, [r3, #16]
700057f8:	2b00      	cmp	r3, #0
700057fa:	daf2      	bge.n	700057e2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
700057fc:	2300      	movs	r3, #0
700057fe:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
70005800:	683b      	ldr	r3, [r7, #0]
70005802:	019b      	lsls	r3, r3, #6
70005804:	f043 0220 	orr.w	r2, r3, #32
70005808:	687b      	ldr	r3, [r7, #4]
7000580a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
7000580c:	68fb      	ldr	r3, [r7, #12]
7000580e:	3301      	adds	r3, #1
70005810:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
70005812:	68fb      	ldr	r3, [r7, #12]
70005814:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
70005818:	d901      	bls.n	7000581e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
7000581a:	2303      	movs	r3, #3
7000581c:	e006      	b.n	7000582c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
7000581e:	687b      	ldr	r3, [r7, #4]
70005820:	691b      	ldr	r3, [r3, #16]
70005822:	f003 0320 	and.w	r3, r3, #32
70005826:	2b20      	cmp	r3, #32
70005828:	d0f0      	beq.n	7000580c <USB_FlushTxFifo+0x38>

  return HAL_OK;
7000582a:	2300      	movs	r3, #0
}
7000582c:	4618      	mov	r0, r3
7000582e:	3714      	adds	r7, #20
70005830:	46bd      	mov	sp, r7
70005832:	f85d 7b04 	ldr.w	r7, [sp], #4
70005836:	4770      	bx	lr

70005838 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
70005838:	b480      	push	{r7}
7000583a:	b085      	sub	sp, #20
7000583c:	af00      	add	r7, sp, #0
7000583e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
70005840:	2300      	movs	r3, #0
70005842:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
70005844:	68fb      	ldr	r3, [r7, #12]
70005846:	3301      	adds	r3, #1
70005848:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
7000584a:	68fb      	ldr	r3, [r7, #12]
7000584c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
70005850:	d901      	bls.n	70005856 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
70005852:	2303      	movs	r3, #3
70005854:	e018      	b.n	70005888 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
70005856:	687b      	ldr	r3, [r7, #4]
70005858:	691b      	ldr	r3, [r3, #16]
7000585a:	2b00      	cmp	r3, #0
7000585c:	daf2      	bge.n	70005844 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
7000585e:	2300      	movs	r3, #0
70005860:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
70005862:	687b      	ldr	r3, [r7, #4]
70005864:	2210      	movs	r2, #16
70005866:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
70005868:	68fb      	ldr	r3, [r7, #12]
7000586a:	3301      	adds	r3, #1
7000586c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
7000586e:	68fb      	ldr	r3, [r7, #12]
70005870:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
70005874:	d901      	bls.n	7000587a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
70005876:	2303      	movs	r3, #3
70005878:	e006      	b.n	70005888 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
7000587a:	687b      	ldr	r3, [r7, #4]
7000587c:	691b      	ldr	r3, [r3, #16]
7000587e:	f003 0310 	and.w	r3, r3, #16
70005882:	2b10      	cmp	r3, #16
70005884:	d0f0      	beq.n	70005868 <USB_FlushRxFifo+0x30>

  return HAL_OK;
70005886:	2300      	movs	r3, #0
}
70005888:	4618      	mov	r0, r3
7000588a:	3714      	adds	r7, #20
7000588c:	46bd      	mov	sp, r7
7000588e:	f85d 7b04 	ldr.w	r7, [sp], #4
70005892:	4770      	bx	lr

70005894 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
70005894:	b480      	push	{r7}
70005896:	b085      	sub	sp, #20
70005898:	af00      	add	r7, sp, #0
7000589a:	6078      	str	r0, [r7, #4]
7000589c:	460b      	mov	r3, r1
7000589e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
700058a0:	687b      	ldr	r3, [r7, #4]
700058a2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
700058a4:	68fb      	ldr	r3, [r7, #12]
700058a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700058aa:	681a      	ldr	r2, [r3, #0]
700058ac:	78fb      	ldrb	r3, [r7, #3]
700058ae:	68f9      	ldr	r1, [r7, #12]
700058b0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
700058b4:	4313      	orrs	r3, r2
700058b6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
700058b8:	2300      	movs	r3, #0
}
700058ba:	4618      	mov	r0, r3
700058bc:	3714      	adds	r7, #20
700058be:	46bd      	mov	sp, r7
700058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
700058c4:	4770      	bx	lr

700058c6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
700058c6:	b480      	push	{r7}
700058c8:	b087      	sub	sp, #28
700058ca:	af00      	add	r7, sp, #0
700058cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
700058ce:	687b      	ldr	r3, [r7, #4]
700058d0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
700058d2:	693b      	ldr	r3, [r7, #16]
700058d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700058d8:	689b      	ldr	r3, [r3, #8]
700058da:	f003 0306 	and.w	r3, r3, #6
700058de:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
700058e0:	68fb      	ldr	r3, [r7, #12]
700058e2:	2b00      	cmp	r3, #0
700058e4:	d102      	bne.n	700058ec <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
700058e6:	2300      	movs	r3, #0
700058e8:	75fb      	strb	r3, [r7, #23]
700058ea:	e00a      	b.n	70005902 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
700058ec:	68fb      	ldr	r3, [r7, #12]
700058ee:	2b02      	cmp	r3, #2
700058f0:	d002      	beq.n	700058f8 <USB_GetDevSpeed+0x32>
700058f2:	68fb      	ldr	r3, [r7, #12]
700058f4:	2b06      	cmp	r3, #6
700058f6:	d102      	bne.n	700058fe <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
700058f8:	2302      	movs	r3, #2
700058fa:	75fb      	strb	r3, [r7, #23]
700058fc:	e001      	b.n	70005902 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
700058fe:	230f      	movs	r3, #15
70005900:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
70005902:	7dfb      	ldrb	r3, [r7, #23]
}
70005904:	4618      	mov	r0, r3
70005906:	371c      	adds	r7, #28
70005908:	46bd      	mov	sp, r7
7000590a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000590e:	4770      	bx	lr

70005910 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
70005910:	b480      	push	{r7}
70005912:	b085      	sub	sp, #20
70005914:	af00      	add	r7, sp, #0
70005916:	6078      	str	r0, [r7, #4]
70005918:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
7000591a:	687b      	ldr	r3, [r7, #4]
7000591c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
7000591e:	683b      	ldr	r3, [r7, #0]
70005920:	781b      	ldrb	r3, [r3, #0]
70005922:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
70005924:	683b      	ldr	r3, [r7, #0]
70005926:	785b      	ldrb	r3, [r3, #1]
70005928:	2b01      	cmp	r3, #1
7000592a:	d139      	bne.n	700059a0 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
7000592c:	68fb      	ldr	r3, [r7, #12]
7000592e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005932:	69da      	ldr	r2, [r3, #28]
70005934:	683b      	ldr	r3, [r7, #0]
70005936:	781b      	ldrb	r3, [r3, #0]
70005938:	f003 030f 	and.w	r3, r3, #15
7000593c:	2101      	movs	r1, #1
7000593e:	fa01 f303 	lsl.w	r3, r1, r3
70005942:	b29b      	uxth	r3, r3
70005944:	68f9      	ldr	r1, [r7, #12]
70005946:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
7000594a:	4313      	orrs	r3, r2
7000594c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
7000594e:	68bb      	ldr	r3, [r7, #8]
70005950:	015a      	lsls	r2, r3, #5
70005952:	68fb      	ldr	r3, [r7, #12]
70005954:	4413      	add	r3, r2
70005956:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000595a:	681b      	ldr	r3, [r3, #0]
7000595c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
70005960:	2b00      	cmp	r3, #0
70005962:	d153      	bne.n	70005a0c <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
70005964:	68bb      	ldr	r3, [r7, #8]
70005966:	015a      	lsls	r2, r3, #5
70005968:	68fb      	ldr	r3, [r7, #12]
7000596a:	4413      	add	r3, r2
7000596c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005970:	681a      	ldr	r2, [r3, #0]
70005972:	683b      	ldr	r3, [r7, #0]
70005974:	689b      	ldr	r3, [r3, #8]
70005976:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
7000597a:	683b      	ldr	r3, [r7, #0]
7000597c:	791b      	ldrb	r3, [r3, #4]
7000597e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
70005980:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
70005982:	68bb      	ldr	r3, [r7, #8]
70005984:	059b      	lsls	r3, r3, #22
70005986:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
70005988:	431a      	orrs	r2, r3
7000598a:	68bb      	ldr	r3, [r7, #8]
7000598c:	0159      	lsls	r1, r3, #5
7000598e:	68fb      	ldr	r3, [r7, #12]
70005990:	440b      	add	r3, r1
70005992:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005996:	4619      	mov	r1, r3
70005998:	4b20      	ldr	r3, [pc, #128]	@ (70005a1c <USB_ActivateEndpoint+0x10c>)
7000599a:	4313      	orrs	r3, r2
7000599c:	600b      	str	r3, [r1, #0]
7000599e:	e035      	b.n	70005a0c <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
700059a0:	68fb      	ldr	r3, [r7, #12]
700059a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700059a6:	69da      	ldr	r2, [r3, #28]
700059a8:	683b      	ldr	r3, [r7, #0]
700059aa:	781b      	ldrb	r3, [r3, #0]
700059ac:	f003 030f 	and.w	r3, r3, #15
700059b0:	2101      	movs	r1, #1
700059b2:	fa01 f303 	lsl.w	r3, r1, r3
700059b6:	041b      	lsls	r3, r3, #16
700059b8:	68f9      	ldr	r1, [r7, #12]
700059ba:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
700059be:	4313      	orrs	r3, r2
700059c0:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
700059c2:	68bb      	ldr	r3, [r7, #8]
700059c4:	015a      	lsls	r2, r3, #5
700059c6:	68fb      	ldr	r3, [r7, #12]
700059c8:	4413      	add	r3, r2
700059ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700059ce:	681b      	ldr	r3, [r3, #0]
700059d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
700059d4:	2b00      	cmp	r3, #0
700059d6:	d119      	bne.n	70005a0c <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
700059d8:	68bb      	ldr	r3, [r7, #8]
700059da:	015a      	lsls	r2, r3, #5
700059dc:	68fb      	ldr	r3, [r7, #12]
700059de:	4413      	add	r3, r2
700059e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700059e4:	681a      	ldr	r2, [r3, #0]
700059e6:	683b      	ldr	r3, [r7, #0]
700059e8:	689b      	ldr	r3, [r3, #8]
700059ea:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
700059ee:	683b      	ldr	r3, [r7, #0]
700059f0:	791b      	ldrb	r3, [r3, #4]
700059f2:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
700059f4:	430b      	orrs	r3, r1
700059f6:	431a      	orrs	r2, r3
700059f8:	68bb      	ldr	r3, [r7, #8]
700059fa:	0159      	lsls	r1, r3, #5
700059fc:	68fb      	ldr	r3, [r7, #12]
700059fe:	440b      	add	r3, r1
70005a00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005a04:	4619      	mov	r1, r3
70005a06:	4b05      	ldr	r3, [pc, #20]	@ (70005a1c <USB_ActivateEndpoint+0x10c>)
70005a08:	4313      	orrs	r3, r2
70005a0a:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
70005a0c:	2300      	movs	r3, #0
}
70005a0e:	4618      	mov	r0, r3
70005a10:	3714      	adds	r7, #20
70005a12:	46bd      	mov	sp, r7
70005a14:	f85d 7b04 	ldr.w	r7, [sp], #4
70005a18:	4770      	bx	lr
70005a1a:	bf00      	nop
70005a1c:	10008000 	.word	0x10008000

70005a20 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
70005a20:	b480      	push	{r7}
70005a22:	b085      	sub	sp, #20
70005a24:	af00      	add	r7, sp, #0
70005a26:	6078      	str	r0, [r7, #4]
70005a28:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
70005a2a:	687b      	ldr	r3, [r7, #4]
70005a2c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
70005a2e:	683b      	ldr	r3, [r7, #0]
70005a30:	781b      	ldrb	r3, [r3, #0]
70005a32:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
70005a34:	683b      	ldr	r3, [r7, #0]
70005a36:	785b      	ldrb	r3, [r3, #1]
70005a38:	2b01      	cmp	r3, #1
70005a3a:	d161      	bne.n	70005b00 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
70005a3c:	68bb      	ldr	r3, [r7, #8]
70005a3e:	015a      	lsls	r2, r3, #5
70005a40:	68fb      	ldr	r3, [r7, #12]
70005a42:	4413      	add	r3, r2
70005a44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005a48:	681b      	ldr	r3, [r3, #0]
70005a4a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70005a4e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70005a52:	d11f      	bne.n	70005a94 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
70005a54:	68bb      	ldr	r3, [r7, #8]
70005a56:	015a      	lsls	r2, r3, #5
70005a58:	68fb      	ldr	r3, [r7, #12]
70005a5a:	4413      	add	r3, r2
70005a5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005a60:	681b      	ldr	r3, [r3, #0]
70005a62:	68ba      	ldr	r2, [r7, #8]
70005a64:	0151      	lsls	r1, r2, #5
70005a66:	68fa      	ldr	r2, [r7, #12]
70005a68:	440a      	add	r2, r1
70005a6a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005a6e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70005a72:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
70005a74:	68bb      	ldr	r3, [r7, #8]
70005a76:	015a      	lsls	r2, r3, #5
70005a78:	68fb      	ldr	r3, [r7, #12]
70005a7a:	4413      	add	r3, r2
70005a7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005a80:	681b      	ldr	r3, [r3, #0]
70005a82:	68ba      	ldr	r2, [r7, #8]
70005a84:	0151      	lsls	r1, r2, #5
70005a86:	68fa      	ldr	r2, [r7, #12]
70005a88:	440a      	add	r2, r1
70005a8a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005a8e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
70005a92:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
70005a94:	68fb      	ldr	r3, [r7, #12]
70005a96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005a9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
70005a9c:	683b      	ldr	r3, [r7, #0]
70005a9e:	781b      	ldrb	r3, [r3, #0]
70005aa0:	f003 030f 	and.w	r3, r3, #15
70005aa4:	2101      	movs	r1, #1
70005aa6:	fa01 f303 	lsl.w	r3, r1, r3
70005aaa:	b29b      	uxth	r3, r3
70005aac:	43db      	mvns	r3, r3
70005aae:	68f9      	ldr	r1, [r7, #12]
70005ab0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005ab4:	4013      	ands	r3, r2
70005ab6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
70005ab8:	68fb      	ldr	r3, [r7, #12]
70005aba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005abe:	69da      	ldr	r2, [r3, #28]
70005ac0:	683b      	ldr	r3, [r7, #0]
70005ac2:	781b      	ldrb	r3, [r3, #0]
70005ac4:	f003 030f 	and.w	r3, r3, #15
70005ac8:	2101      	movs	r1, #1
70005aca:	fa01 f303 	lsl.w	r3, r1, r3
70005ace:	b29b      	uxth	r3, r3
70005ad0:	43db      	mvns	r3, r3
70005ad2:	68f9      	ldr	r1, [r7, #12]
70005ad4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005ad8:	4013      	ands	r3, r2
70005ada:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
70005adc:	68bb      	ldr	r3, [r7, #8]
70005ade:	015a      	lsls	r2, r3, #5
70005ae0:	68fb      	ldr	r3, [r7, #12]
70005ae2:	4413      	add	r3, r2
70005ae4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005ae8:	681a      	ldr	r2, [r3, #0]
70005aea:	68bb      	ldr	r3, [r7, #8]
70005aec:	0159      	lsls	r1, r3, #5
70005aee:	68fb      	ldr	r3, [r7, #12]
70005af0:	440b      	add	r3, r1
70005af2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005af6:	4619      	mov	r1, r3
70005af8:	4b35      	ldr	r3, [pc, #212]	@ (70005bd0 <USB_DeactivateEndpoint+0x1b0>)
70005afa:	4013      	ands	r3, r2
70005afc:	600b      	str	r3, [r1, #0]
70005afe:	e060      	b.n	70005bc2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
70005b00:	68bb      	ldr	r3, [r7, #8]
70005b02:	015a      	lsls	r2, r3, #5
70005b04:	68fb      	ldr	r3, [r7, #12]
70005b06:	4413      	add	r3, r2
70005b08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005b0c:	681b      	ldr	r3, [r3, #0]
70005b0e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70005b12:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70005b16:	d11f      	bne.n	70005b58 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
70005b18:	68bb      	ldr	r3, [r7, #8]
70005b1a:	015a      	lsls	r2, r3, #5
70005b1c:	68fb      	ldr	r3, [r7, #12]
70005b1e:	4413      	add	r3, r2
70005b20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005b24:	681b      	ldr	r3, [r3, #0]
70005b26:	68ba      	ldr	r2, [r7, #8]
70005b28:	0151      	lsls	r1, r2, #5
70005b2a:	68fa      	ldr	r2, [r7, #12]
70005b2c:	440a      	add	r2, r1
70005b2e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70005b32:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70005b36:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
70005b38:	68bb      	ldr	r3, [r7, #8]
70005b3a:	015a      	lsls	r2, r3, #5
70005b3c:	68fb      	ldr	r3, [r7, #12]
70005b3e:	4413      	add	r3, r2
70005b40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005b44:	681b      	ldr	r3, [r3, #0]
70005b46:	68ba      	ldr	r2, [r7, #8]
70005b48:	0151      	lsls	r1, r2, #5
70005b4a:	68fa      	ldr	r2, [r7, #12]
70005b4c:	440a      	add	r2, r1
70005b4e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70005b52:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
70005b56:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
70005b58:	68fb      	ldr	r3, [r7, #12]
70005b5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005b5e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
70005b60:	683b      	ldr	r3, [r7, #0]
70005b62:	781b      	ldrb	r3, [r3, #0]
70005b64:	f003 030f 	and.w	r3, r3, #15
70005b68:	2101      	movs	r1, #1
70005b6a:	fa01 f303 	lsl.w	r3, r1, r3
70005b6e:	041b      	lsls	r3, r3, #16
70005b70:	43db      	mvns	r3, r3
70005b72:	68f9      	ldr	r1, [r7, #12]
70005b74:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005b78:	4013      	ands	r3, r2
70005b7a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
70005b7c:	68fb      	ldr	r3, [r7, #12]
70005b7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005b82:	69da      	ldr	r2, [r3, #28]
70005b84:	683b      	ldr	r3, [r7, #0]
70005b86:	781b      	ldrb	r3, [r3, #0]
70005b88:	f003 030f 	and.w	r3, r3, #15
70005b8c:	2101      	movs	r1, #1
70005b8e:	fa01 f303 	lsl.w	r3, r1, r3
70005b92:	041b      	lsls	r3, r3, #16
70005b94:	43db      	mvns	r3, r3
70005b96:	68f9      	ldr	r1, [r7, #12]
70005b98:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005b9c:	4013      	ands	r3, r2
70005b9e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
70005ba0:	68bb      	ldr	r3, [r7, #8]
70005ba2:	015a      	lsls	r2, r3, #5
70005ba4:	68fb      	ldr	r3, [r7, #12]
70005ba6:	4413      	add	r3, r2
70005ba8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005bac:	681a      	ldr	r2, [r3, #0]
70005bae:	68bb      	ldr	r3, [r7, #8]
70005bb0:	0159      	lsls	r1, r3, #5
70005bb2:	68fb      	ldr	r3, [r7, #12]
70005bb4:	440b      	add	r3, r1
70005bb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005bba:	4619      	mov	r1, r3
70005bbc:	4b05      	ldr	r3, [pc, #20]	@ (70005bd4 <USB_DeactivateEndpoint+0x1b4>)
70005bbe:	4013      	ands	r3, r2
70005bc0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
70005bc2:	2300      	movs	r3, #0
}
70005bc4:	4618      	mov	r0, r3
70005bc6:	3714      	adds	r7, #20
70005bc8:	46bd      	mov	sp, r7
70005bca:	f85d 7b04 	ldr.w	r7, [sp], #4
70005bce:	4770      	bx	lr
70005bd0:	ec337800 	.word	0xec337800
70005bd4:	eff37800 	.word	0xeff37800

70005bd8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
70005bd8:	b580      	push	{r7, lr}
70005bda:	b08a      	sub	sp, #40	@ 0x28
70005bdc:	af02      	add	r7, sp, #8
70005bde:	60f8      	str	r0, [r7, #12]
70005be0:	60b9      	str	r1, [r7, #8]
70005be2:	4613      	mov	r3, r2
70005be4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
70005be6:	68fb      	ldr	r3, [r7, #12]
70005be8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
70005bea:	68bb      	ldr	r3, [r7, #8]
70005bec:	781b      	ldrb	r3, [r3, #0]
70005bee:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
70005bf0:	68bb      	ldr	r3, [r7, #8]
70005bf2:	785b      	ldrb	r3, [r3, #1]
70005bf4:	2b01      	cmp	r3, #1
70005bf6:	f040 8185 	bne.w	70005f04 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
70005bfa:	68bb      	ldr	r3, [r7, #8]
70005bfc:	691b      	ldr	r3, [r3, #16]
70005bfe:	2b00      	cmp	r3, #0
70005c00:	d132      	bne.n	70005c68 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
70005c02:	69bb      	ldr	r3, [r7, #24]
70005c04:	015a      	lsls	r2, r3, #5
70005c06:	69fb      	ldr	r3, [r7, #28]
70005c08:	4413      	add	r3, r2
70005c0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005c0e:	691a      	ldr	r2, [r3, #16]
70005c10:	69bb      	ldr	r3, [r7, #24]
70005c12:	0159      	lsls	r1, r3, #5
70005c14:	69fb      	ldr	r3, [r7, #28]
70005c16:	440b      	add	r3, r1
70005c18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005c1c:	4619      	mov	r1, r3
70005c1e:	4ba7      	ldr	r3, [pc, #668]	@ (70005ebc <USB_EPStartXfer+0x2e4>)
70005c20:	4013      	ands	r3, r2
70005c22:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
70005c24:	69bb      	ldr	r3, [r7, #24]
70005c26:	015a      	lsls	r2, r3, #5
70005c28:	69fb      	ldr	r3, [r7, #28]
70005c2a:	4413      	add	r3, r2
70005c2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005c30:	691b      	ldr	r3, [r3, #16]
70005c32:	69ba      	ldr	r2, [r7, #24]
70005c34:	0151      	lsls	r1, r2, #5
70005c36:	69fa      	ldr	r2, [r7, #28]
70005c38:	440a      	add	r2, r1
70005c3a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005c3e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70005c42:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
70005c44:	69bb      	ldr	r3, [r7, #24]
70005c46:	015a      	lsls	r2, r3, #5
70005c48:	69fb      	ldr	r3, [r7, #28]
70005c4a:	4413      	add	r3, r2
70005c4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005c50:	691a      	ldr	r2, [r3, #16]
70005c52:	69bb      	ldr	r3, [r7, #24]
70005c54:	0159      	lsls	r1, r3, #5
70005c56:	69fb      	ldr	r3, [r7, #28]
70005c58:	440b      	add	r3, r1
70005c5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005c5e:	4619      	mov	r1, r3
70005c60:	4b97      	ldr	r3, [pc, #604]	@ (70005ec0 <USB_EPStartXfer+0x2e8>)
70005c62:	4013      	ands	r3, r2
70005c64:	610b      	str	r3, [r1, #16]
70005c66:	e097      	b.n	70005d98 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
70005c68:	69bb      	ldr	r3, [r7, #24]
70005c6a:	015a      	lsls	r2, r3, #5
70005c6c:	69fb      	ldr	r3, [r7, #28]
70005c6e:	4413      	add	r3, r2
70005c70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005c74:	691a      	ldr	r2, [r3, #16]
70005c76:	69bb      	ldr	r3, [r7, #24]
70005c78:	0159      	lsls	r1, r3, #5
70005c7a:	69fb      	ldr	r3, [r7, #28]
70005c7c:	440b      	add	r3, r1
70005c7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005c82:	4619      	mov	r1, r3
70005c84:	4b8e      	ldr	r3, [pc, #568]	@ (70005ec0 <USB_EPStartXfer+0x2e8>)
70005c86:	4013      	ands	r3, r2
70005c88:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
70005c8a:	69bb      	ldr	r3, [r7, #24]
70005c8c:	015a      	lsls	r2, r3, #5
70005c8e:	69fb      	ldr	r3, [r7, #28]
70005c90:	4413      	add	r3, r2
70005c92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005c96:	691a      	ldr	r2, [r3, #16]
70005c98:	69bb      	ldr	r3, [r7, #24]
70005c9a:	0159      	lsls	r1, r3, #5
70005c9c:	69fb      	ldr	r3, [r7, #28]
70005c9e:	440b      	add	r3, r1
70005ca0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005ca4:	4619      	mov	r1, r3
70005ca6:	4b85      	ldr	r3, [pc, #532]	@ (70005ebc <USB_EPStartXfer+0x2e4>)
70005ca8:	4013      	ands	r3, r2
70005caa:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
70005cac:	69bb      	ldr	r3, [r7, #24]
70005cae:	2b00      	cmp	r3, #0
70005cb0:	d11a      	bne.n	70005ce8 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
70005cb2:	68bb      	ldr	r3, [r7, #8]
70005cb4:	691a      	ldr	r2, [r3, #16]
70005cb6:	68bb      	ldr	r3, [r7, #8]
70005cb8:	689b      	ldr	r3, [r3, #8]
70005cba:	429a      	cmp	r2, r3
70005cbc:	d903      	bls.n	70005cc6 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
70005cbe:	68bb      	ldr	r3, [r7, #8]
70005cc0:	689a      	ldr	r2, [r3, #8]
70005cc2:	68bb      	ldr	r3, [r7, #8]
70005cc4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
70005cc6:	69bb      	ldr	r3, [r7, #24]
70005cc8:	015a      	lsls	r2, r3, #5
70005cca:	69fb      	ldr	r3, [r7, #28]
70005ccc:	4413      	add	r3, r2
70005cce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005cd2:	691b      	ldr	r3, [r3, #16]
70005cd4:	69ba      	ldr	r2, [r7, #24]
70005cd6:	0151      	lsls	r1, r2, #5
70005cd8:	69fa      	ldr	r2, [r7, #28]
70005cda:	440a      	add	r2, r1
70005cdc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005ce0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70005ce4:	6113      	str	r3, [r2, #16]
70005ce6:	e044      	b.n	70005d72 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
70005ce8:	68bb      	ldr	r3, [r7, #8]
70005cea:	691a      	ldr	r2, [r3, #16]
70005cec:	68bb      	ldr	r3, [r7, #8]
70005cee:	689b      	ldr	r3, [r3, #8]
70005cf0:	4413      	add	r3, r2
70005cf2:	1e5a      	subs	r2, r3, #1
70005cf4:	68bb      	ldr	r3, [r7, #8]
70005cf6:	689b      	ldr	r3, [r3, #8]
70005cf8:	fbb2 f3f3 	udiv	r3, r2, r3
70005cfc:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
70005cfe:	69bb      	ldr	r3, [r7, #24]
70005d00:	015a      	lsls	r2, r3, #5
70005d02:	69fb      	ldr	r3, [r7, #28]
70005d04:	4413      	add	r3, r2
70005d06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005d0a:	691a      	ldr	r2, [r3, #16]
70005d0c:	8afb      	ldrh	r3, [r7, #22]
70005d0e:	04d9      	lsls	r1, r3, #19
70005d10:	4b6c      	ldr	r3, [pc, #432]	@ (70005ec4 <USB_EPStartXfer+0x2ec>)
70005d12:	400b      	ands	r3, r1
70005d14:	69b9      	ldr	r1, [r7, #24]
70005d16:	0148      	lsls	r0, r1, #5
70005d18:	69f9      	ldr	r1, [r7, #28]
70005d1a:	4401      	add	r1, r0
70005d1c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
70005d20:	4313      	orrs	r3, r2
70005d22:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
70005d24:	68bb      	ldr	r3, [r7, #8]
70005d26:	791b      	ldrb	r3, [r3, #4]
70005d28:	2b01      	cmp	r3, #1
70005d2a:	d122      	bne.n	70005d72 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
70005d2c:	69bb      	ldr	r3, [r7, #24]
70005d2e:	015a      	lsls	r2, r3, #5
70005d30:	69fb      	ldr	r3, [r7, #28]
70005d32:	4413      	add	r3, r2
70005d34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005d38:	691b      	ldr	r3, [r3, #16]
70005d3a:	69ba      	ldr	r2, [r7, #24]
70005d3c:	0151      	lsls	r1, r2, #5
70005d3e:	69fa      	ldr	r2, [r7, #28]
70005d40:	440a      	add	r2, r1
70005d42:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005d46:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
70005d4a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
70005d4c:	69bb      	ldr	r3, [r7, #24]
70005d4e:	015a      	lsls	r2, r3, #5
70005d50:	69fb      	ldr	r3, [r7, #28]
70005d52:	4413      	add	r3, r2
70005d54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005d58:	691a      	ldr	r2, [r3, #16]
70005d5a:	8afb      	ldrh	r3, [r7, #22]
70005d5c:	075b      	lsls	r3, r3, #29
70005d5e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
70005d62:	69b9      	ldr	r1, [r7, #24]
70005d64:	0148      	lsls	r0, r1, #5
70005d66:	69f9      	ldr	r1, [r7, #28]
70005d68:	4401      	add	r1, r0
70005d6a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
70005d6e:	4313      	orrs	r3, r2
70005d70:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
70005d72:	69bb      	ldr	r3, [r7, #24]
70005d74:	015a      	lsls	r2, r3, #5
70005d76:	69fb      	ldr	r3, [r7, #28]
70005d78:	4413      	add	r3, r2
70005d7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005d7e:	691a      	ldr	r2, [r3, #16]
70005d80:	68bb      	ldr	r3, [r7, #8]
70005d82:	691b      	ldr	r3, [r3, #16]
70005d84:	f3c3 0312 	ubfx	r3, r3, #0, #19
70005d88:	69b9      	ldr	r1, [r7, #24]
70005d8a:	0148      	lsls	r0, r1, #5
70005d8c:	69f9      	ldr	r1, [r7, #28]
70005d8e:	4401      	add	r1, r0
70005d90:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
70005d94:	4313      	orrs	r3, r2
70005d96:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
70005d98:	79fb      	ldrb	r3, [r7, #7]
70005d9a:	2b01      	cmp	r3, #1
70005d9c:	d14b      	bne.n	70005e36 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
70005d9e:	68bb      	ldr	r3, [r7, #8]
70005da0:	69db      	ldr	r3, [r3, #28]
70005da2:	2b00      	cmp	r3, #0
70005da4:	d009      	beq.n	70005dba <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
70005da6:	69bb      	ldr	r3, [r7, #24]
70005da8:	015a      	lsls	r2, r3, #5
70005daa:	69fb      	ldr	r3, [r7, #28]
70005dac:	4413      	add	r3, r2
70005dae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005db2:	461a      	mov	r2, r3
70005db4:	68bb      	ldr	r3, [r7, #8]
70005db6:	69db      	ldr	r3, [r3, #28]
70005db8:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
70005dba:	68bb      	ldr	r3, [r7, #8]
70005dbc:	791b      	ldrb	r3, [r3, #4]
70005dbe:	2b01      	cmp	r3, #1
70005dc0:	d128      	bne.n	70005e14 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
70005dc2:	69fb      	ldr	r3, [r7, #28]
70005dc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005dc8:	689b      	ldr	r3, [r3, #8]
70005dca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70005dce:	2b00      	cmp	r3, #0
70005dd0:	d110      	bne.n	70005df4 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
70005dd2:	69bb      	ldr	r3, [r7, #24]
70005dd4:	015a      	lsls	r2, r3, #5
70005dd6:	69fb      	ldr	r3, [r7, #28]
70005dd8:	4413      	add	r3, r2
70005dda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005dde:	681b      	ldr	r3, [r3, #0]
70005de0:	69ba      	ldr	r2, [r7, #24]
70005de2:	0151      	lsls	r1, r2, #5
70005de4:	69fa      	ldr	r2, [r7, #28]
70005de6:	440a      	add	r2, r1
70005de8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005dec:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70005df0:	6013      	str	r3, [r2, #0]
70005df2:	e00f      	b.n	70005e14 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
70005df4:	69bb      	ldr	r3, [r7, #24]
70005df6:	015a      	lsls	r2, r3, #5
70005df8:	69fb      	ldr	r3, [r7, #28]
70005dfa:	4413      	add	r3, r2
70005dfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005e00:	681b      	ldr	r3, [r3, #0]
70005e02:	69ba      	ldr	r2, [r7, #24]
70005e04:	0151      	lsls	r1, r2, #5
70005e06:	69fa      	ldr	r2, [r7, #28]
70005e08:	440a      	add	r2, r1
70005e0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005e0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005e12:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
70005e14:	69bb      	ldr	r3, [r7, #24]
70005e16:	015a      	lsls	r2, r3, #5
70005e18:	69fb      	ldr	r3, [r7, #28]
70005e1a:	4413      	add	r3, r2
70005e1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005e20:	681b      	ldr	r3, [r3, #0]
70005e22:	69ba      	ldr	r2, [r7, #24]
70005e24:	0151      	lsls	r1, r2, #5
70005e26:	69fa      	ldr	r2, [r7, #28]
70005e28:	440a      	add	r2, r1
70005e2a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005e2e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
70005e32:	6013      	str	r3, [r2, #0]
70005e34:	e169      	b.n	7000610a <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
70005e36:	69bb      	ldr	r3, [r7, #24]
70005e38:	015a      	lsls	r2, r3, #5
70005e3a:	69fb      	ldr	r3, [r7, #28]
70005e3c:	4413      	add	r3, r2
70005e3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005e42:	681b      	ldr	r3, [r3, #0]
70005e44:	69ba      	ldr	r2, [r7, #24]
70005e46:	0151      	lsls	r1, r2, #5
70005e48:	69fa      	ldr	r2, [r7, #28]
70005e4a:	440a      	add	r2, r1
70005e4c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005e50:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
70005e54:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
70005e56:	68bb      	ldr	r3, [r7, #8]
70005e58:	791b      	ldrb	r3, [r3, #4]
70005e5a:	2b01      	cmp	r3, #1
70005e5c:	d015      	beq.n	70005e8a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
70005e5e:	68bb      	ldr	r3, [r7, #8]
70005e60:	691b      	ldr	r3, [r3, #16]
70005e62:	2b00      	cmp	r3, #0
70005e64:	f000 8151 	beq.w	7000610a <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
70005e68:	69fb      	ldr	r3, [r7, #28]
70005e6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005e6e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70005e70:	68bb      	ldr	r3, [r7, #8]
70005e72:	781b      	ldrb	r3, [r3, #0]
70005e74:	f003 030f 	and.w	r3, r3, #15
70005e78:	2101      	movs	r1, #1
70005e7a:	fa01 f303 	lsl.w	r3, r1, r3
70005e7e:	69f9      	ldr	r1, [r7, #28]
70005e80:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005e84:	4313      	orrs	r3, r2
70005e86:	634b      	str	r3, [r1, #52]	@ 0x34
70005e88:	e13f      	b.n	7000610a <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
70005e8a:	69fb      	ldr	r3, [r7, #28]
70005e8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005e90:	689b      	ldr	r3, [r3, #8]
70005e92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70005e96:	2b00      	cmp	r3, #0
70005e98:	d116      	bne.n	70005ec8 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
70005e9a:	69bb      	ldr	r3, [r7, #24]
70005e9c:	015a      	lsls	r2, r3, #5
70005e9e:	69fb      	ldr	r3, [r7, #28]
70005ea0:	4413      	add	r3, r2
70005ea2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005ea6:	681b      	ldr	r3, [r3, #0]
70005ea8:	69ba      	ldr	r2, [r7, #24]
70005eaa:	0151      	lsls	r1, r2, #5
70005eac:	69fa      	ldr	r2, [r7, #28]
70005eae:	440a      	add	r2, r1
70005eb0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005eb4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70005eb8:	6013      	str	r3, [r2, #0]
70005eba:	e015      	b.n	70005ee8 <USB_EPStartXfer+0x310>
70005ebc:	e007ffff 	.word	0xe007ffff
70005ec0:	fff80000 	.word	0xfff80000
70005ec4:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
70005ec8:	69bb      	ldr	r3, [r7, #24]
70005eca:	015a      	lsls	r2, r3, #5
70005ecc:	69fb      	ldr	r3, [r7, #28]
70005ece:	4413      	add	r3, r2
70005ed0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005ed4:	681b      	ldr	r3, [r3, #0]
70005ed6:	69ba      	ldr	r2, [r7, #24]
70005ed8:	0151      	lsls	r1, r2, #5
70005eda:	69fa      	ldr	r2, [r7, #28]
70005edc:	440a      	add	r2, r1
70005ede:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005ee2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005ee6:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
70005ee8:	68bb      	ldr	r3, [r7, #8]
70005eea:	68d9      	ldr	r1, [r3, #12]
70005eec:	68bb      	ldr	r3, [r7, #8]
70005eee:	781a      	ldrb	r2, [r3, #0]
70005ef0:	68bb      	ldr	r3, [r7, #8]
70005ef2:	691b      	ldr	r3, [r3, #16]
70005ef4:	b298      	uxth	r0, r3
70005ef6:	79fb      	ldrb	r3, [r7, #7]
70005ef8:	9300      	str	r3, [sp, #0]
70005efa:	4603      	mov	r3, r0
70005efc:	68f8      	ldr	r0, [r7, #12]
70005efe:	f000 f9b9 	bl	70006274 <USB_WritePacket>
70005f02:	e102      	b.n	7000610a <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
70005f04:	69bb      	ldr	r3, [r7, #24]
70005f06:	015a      	lsls	r2, r3, #5
70005f08:	69fb      	ldr	r3, [r7, #28]
70005f0a:	4413      	add	r3, r2
70005f0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005f10:	691a      	ldr	r2, [r3, #16]
70005f12:	69bb      	ldr	r3, [r7, #24]
70005f14:	0159      	lsls	r1, r3, #5
70005f16:	69fb      	ldr	r3, [r7, #28]
70005f18:	440b      	add	r3, r1
70005f1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005f1e:	4619      	mov	r1, r3
70005f20:	4b7c      	ldr	r3, [pc, #496]	@ (70006114 <USB_EPStartXfer+0x53c>)
70005f22:	4013      	ands	r3, r2
70005f24:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
70005f26:	69bb      	ldr	r3, [r7, #24]
70005f28:	015a      	lsls	r2, r3, #5
70005f2a:	69fb      	ldr	r3, [r7, #28]
70005f2c:	4413      	add	r3, r2
70005f2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005f32:	691a      	ldr	r2, [r3, #16]
70005f34:	69bb      	ldr	r3, [r7, #24]
70005f36:	0159      	lsls	r1, r3, #5
70005f38:	69fb      	ldr	r3, [r7, #28]
70005f3a:	440b      	add	r3, r1
70005f3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005f40:	4619      	mov	r1, r3
70005f42:	4b75      	ldr	r3, [pc, #468]	@ (70006118 <USB_EPStartXfer+0x540>)
70005f44:	4013      	ands	r3, r2
70005f46:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
70005f48:	69bb      	ldr	r3, [r7, #24]
70005f4a:	2b00      	cmp	r3, #0
70005f4c:	d12f      	bne.n	70005fae <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
70005f4e:	68bb      	ldr	r3, [r7, #8]
70005f50:	691b      	ldr	r3, [r3, #16]
70005f52:	2b00      	cmp	r3, #0
70005f54:	d003      	beq.n	70005f5e <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
70005f56:	68bb      	ldr	r3, [r7, #8]
70005f58:	689a      	ldr	r2, [r3, #8]
70005f5a:	68bb      	ldr	r3, [r7, #8]
70005f5c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
70005f5e:	68bb      	ldr	r3, [r7, #8]
70005f60:	689a      	ldr	r2, [r3, #8]
70005f62:	68bb      	ldr	r3, [r7, #8]
70005f64:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
70005f66:	69bb      	ldr	r3, [r7, #24]
70005f68:	015a      	lsls	r2, r3, #5
70005f6a:	69fb      	ldr	r3, [r7, #28]
70005f6c:	4413      	add	r3, r2
70005f6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005f72:	691a      	ldr	r2, [r3, #16]
70005f74:	68bb      	ldr	r3, [r7, #8]
70005f76:	6a1b      	ldr	r3, [r3, #32]
70005f78:	f3c3 0312 	ubfx	r3, r3, #0, #19
70005f7c:	69b9      	ldr	r1, [r7, #24]
70005f7e:	0148      	lsls	r0, r1, #5
70005f80:	69f9      	ldr	r1, [r7, #28]
70005f82:	4401      	add	r1, r0
70005f84:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
70005f88:	4313      	orrs	r3, r2
70005f8a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
70005f8c:	69bb      	ldr	r3, [r7, #24]
70005f8e:	015a      	lsls	r2, r3, #5
70005f90:	69fb      	ldr	r3, [r7, #28]
70005f92:	4413      	add	r3, r2
70005f94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005f98:	691b      	ldr	r3, [r3, #16]
70005f9a:	69ba      	ldr	r2, [r7, #24]
70005f9c:	0151      	lsls	r1, r2, #5
70005f9e:	69fa      	ldr	r2, [r7, #28]
70005fa0:	440a      	add	r2, r1
70005fa2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70005fa6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70005faa:	6113      	str	r3, [r2, #16]
70005fac:	e05f      	b.n	7000606e <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
70005fae:	68bb      	ldr	r3, [r7, #8]
70005fb0:	691b      	ldr	r3, [r3, #16]
70005fb2:	2b00      	cmp	r3, #0
70005fb4:	d123      	bne.n	70005ffe <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
70005fb6:	69bb      	ldr	r3, [r7, #24]
70005fb8:	015a      	lsls	r2, r3, #5
70005fba:	69fb      	ldr	r3, [r7, #28]
70005fbc:	4413      	add	r3, r2
70005fbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005fc2:	691a      	ldr	r2, [r3, #16]
70005fc4:	68bb      	ldr	r3, [r7, #8]
70005fc6:	689b      	ldr	r3, [r3, #8]
70005fc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
70005fcc:	69b9      	ldr	r1, [r7, #24]
70005fce:	0148      	lsls	r0, r1, #5
70005fd0:	69f9      	ldr	r1, [r7, #28]
70005fd2:	4401      	add	r1, r0
70005fd4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
70005fd8:	4313      	orrs	r3, r2
70005fda:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
70005fdc:	69bb      	ldr	r3, [r7, #24]
70005fde:	015a      	lsls	r2, r3, #5
70005fe0:	69fb      	ldr	r3, [r7, #28]
70005fe2:	4413      	add	r3, r2
70005fe4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005fe8:	691b      	ldr	r3, [r3, #16]
70005fea:	69ba      	ldr	r2, [r7, #24]
70005fec:	0151      	lsls	r1, r2, #5
70005fee:	69fa      	ldr	r2, [r7, #28]
70005ff0:	440a      	add	r2, r1
70005ff2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70005ff6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70005ffa:	6113      	str	r3, [r2, #16]
70005ffc:	e037      	b.n	7000606e <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
70005ffe:	68bb      	ldr	r3, [r7, #8]
70006000:	691a      	ldr	r2, [r3, #16]
70006002:	68bb      	ldr	r3, [r7, #8]
70006004:	689b      	ldr	r3, [r3, #8]
70006006:	4413      	add	r3, r2
70006008:	1e5a      	subs	r2, r3, #1
7000600a:	68bb      	ldr	r3, [r7, #8]
7000600c:	689b      	ldr	r3, [r3, #8]
7000600e:	fbb2 f3f3 	udiv	r3, r2, r3
70006012:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
70006014:	68bb      	ldr	r3, [r7, #8]
70006016:	689b      	ldr	r3, [r3, #8]
70006018:	8afa      	ldrh	r2, [r7, #22]
7000601a:	fb03 f202 	mul.w	r2, r3, r2
7000601e:	68bb      	ldr	r3, [r7, #8]
70006020:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
70006022:	69bb      	ldr	r3, [r7, #24]
70006024:	015a      	lsls	r2, r3, #5
70006026:	69fb      	ldr	r3, [r7, #28]
70006028:	4413      	add	r3, r2
7000602a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000602e:	691a      	ldr	r2, [r3, #16]
70006030:	8afb      	ldrh	r3, [r7, #22]
70006032:	04d9      	lsls	r1, r3, #19
70006034:	4b39      	ldr	r3, [pc, #228]	@ (7000611c <USB_EPStartXfer+0x544>)
70006036:	400b      	ands	r3, r1
70006038:	69b9      	ldr	r1, [r7, #24]
7000603a:	0148      	lsls	r0, r1, #5
7000603c:	69f9      	ldr	r1, [r7, #28]
7000603e:	4401      	add	r1, r0
70006040:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
70006044:	4313      	orrs	r3, r2
70006046:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
70006048:	69bb      	ldr	r3, [r7, #24]
7000604a:	015a      	lsls	r2, r3, #5
7000604c:	69fb      	ldr	r3, [r7, #28]
7000604e:	4413      	add	r3, r2
70006050:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006054:	691a      	ldr	r2, [r3, #16]
70006056:	68bb      	ldr	r3, [r7, #8]
70006058:	6a1b      	ldr	r3, [r3, #32]
7000605a:	f3c3 0312 	ubfx	r3, r3, #0, #19
7000605e:	69b9      	ldr	r1, [r7, #24]
70006060:	0148      	lsls	r0, r1, #5
70006062:	69f9      	ldr	r1, [r7, #28]
70006064:	4401      	add	r1, r0
70006066:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
7000606a:	4313      	orrs	r3, r2
7000606c:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
7000606e:	79fb      	ldrb	r3, [r7, #7]
70006070:	2b01      	cmp	r3, #1
70006072:	d10d      	bne.n	70006090 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
70006074:	68bb      	ldr	r3, [r7, #8]
70006076:	68db      	ldr	r3, [r3, #12]
70006078:	2b00      	cmp	r3, #0
7000607a:	d009      	beq.n	70006090 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
7000607c:	68bb      	ldr	r3, [r7, #8]
7000607e:	68d9      	ldr	r1, [r3, #12]
70006080:	69bb      	ldr	r3, [r7, #24]
70006082:	015a      	lsls	r2, r3, #5
70006084:	69fb      	ldr	r3, [r7, #28]
70006086:	4413      	add	r3, r2
70006088:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000608c:	460a      	mov	r2, r1
7000608e:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
70006090:	68bb      	ldr	r3, [r7, #8]
70006092:	791b      	ldrb	r3, [r3, #4]
70006094:	2b01      	cmp	r3, #1
70006096:	d128      	bne.n	700060ea <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
70006098:	69fb      	ldr	r3, [r7, #28]
7000609a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000609e:	689b      	ldr	r3, [r3, #8]
700060a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
700060a4:	2b00      	cmp	r3, #0
700060a6:	d110      	bne.n	700060ca <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
700060a8:	69bb      	ldr	r3, [r7, #24]
700060aa:	015a      	lsls	r2, r3, #5
700060ac:	69fb      	ldr	r3, [r7, #28]
700060ae:	4413      	add	r3, r2
700060b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700060b4:	681b      	ldr	r3, [r3, #0]
700060b6:	69ba      	ldr	r2, [r7, #24]
700060b8:	0151      	lsls	r1, r2, #5
700060ba:	69fa      	ldr	r2, [r7, #28]
700060bc:	440a      	add	r2, r1
700060be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700060c2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
700060c6:	6013      	str	r3, [r2, #0]
700060c8:	e00f      	b.n	700060ea <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
700060ca:	69bb      	ldr	r3, [r7, #24]
700060cc:	015a      	lsls	r2, r3, #5
700060ce:	69fb      	ldr	r3, [r7, #28]
700060d0:	4413      	add	r3, r2
700060d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700060d6:	681b      	ldr	r3, [r3, #0]
700060d8:	69ba      	ldr	r2, [r7, #24]
700060da:	0151      	lsls	r1, r2, #5
700060dc:	69fa      	ldr	r2, [r7, #28]
700060de:	440a      	add	r2, r1
700060e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700060e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
700060e8:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
700060ea:	69bb      	ldr	r3, [r7, #24]
700060ec:	015a      	lsls	r2, r3, #5
700060ee:	69fb      	ldr	r3, [r7, #28]
700060f0:	4413      	add	r3, r2
700060f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700060f6:	681b      	ldr	r3, [r3, #0]
700060f8:	69ba      	ldr	r2, [r7, #24]
700060fa:	0151      	lsls	r1, r2, #5
700060fc:	69fa      	ldr	r2, [r7, #28]
700060fe:	440a      	add	r2, r1
70006100:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006104:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
70006108:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
7000610a:	2300      	movs	r3, #0
}
7000610c:	4618      	mov	r0, r3
7000610e:	3720      	adds	r7, #32
70006110:	46bd      	mov	sp, r7
70006112:	bd80      	pop	{r7, pc}
70006114:	fff80000 	.word	0xfff80000
70006118:	e007ffff 	.word	0xe007ffff
7000611c:	1ff80000 	.word	0x1ff80000

70006120 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
70006120:	b480      	push	{r7}
70006122:	b087      	sub	sp, #28
70006124:	af00      	add	r7, sp, #0
70006126:	6078      	str	r0, [r7, #4]
70006128:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
7000612a:	2300      	movs	r3, #0
7000612c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
7000612e:	2300      	movs	r3, #0
70006130:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006132:	687b      	ldr	r3, [r7, #4]
70006134:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
70006136:	683b      	ldr	r3, [r7, #0]
70006138:	785b      	ldrb	r3, [r3, #1]
7000613a:	2b01      	cmp	r3, #1
7000613c:	d14a      	bne.n	700061d4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
7000613e:	683b      	ldr	r3, [r7, #0]
70006140:	781b      	ldrb	r3, [r3, #0]
70006142:	015a      	lsls	r2, r3, #5
70006144:	693b      	ldr	r3, [r7, #16]
70006146:	4413      	add	r3, r2
70006148:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000614c:	681b      	ldr	r3, [r3, #0]
7000614e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70006152:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70006156:	f040 8086 	bne.w	70006266 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
7000615a:	683b      	ldr	r3, [r7, #0]
7000615c:	781b      	ldrb	r3, [r3, #0]
7000615e:	015a      	lsls	r2, r3, #5
70006160:	693b      	ldr	r3, [r7, #16]
70006162:	4413      	add	r3, r2
70006164:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006168:	681b      	ldr	r3, [r3, #0]
7000616a:	683a      	ldr	r2, [r7, #0]
7000616c:	7812      	ldrb	r2, [r2, #0]
7000616e:	0151      	lsls	r1, r2, #5
70006170:	693a      	ldr	r2, [r7, #16]
70006172:	440a      	add	r2, r1
70006174:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70006178:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
7000617c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
7000617e:	683b      	ldr	r3, [r7, #0]
70006180:	781b      	ldrb	r3, [r3, #0]
70006182:	015a      	lsls	r2, r3, #5
70006184:	693b      	ldr	r3, [r7, #16]
70006186:	4413      	add	r3, r2
70006188:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000618c:	681b      	ldr	r3, [r3, #0]
7000618e:	683a      	ldr	r2, [r7, #0]
70006190:	7812      	ldrb	r2, [r2, #0]
70006192:	0151      	lsls	r1, r2, #5
70006194:	693a      	ldr	r2, [r7, #16]
70006196:	440a      	add	r2, r1
70006198:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
7000619c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
700061a0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
700061a2:	68fb      	ldr	r3, [r7, #12]
700061a4:	3301      	adds	r3, #1
700061a6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
700061a8:	68fb      	ldr	r3, [r7, #12]
700061aa:	f242 7210 	movw	r2, #10000	@ 0x2710
700061ae:	4293      	cmp	r3, r2
700061b0:	d902      	bls.n	700061b8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
700061b2:	2301      	movs	r3, #1
700061b4:	75fb      	strb	r3, [r7, #23]
          break;
700061b6:	e056      	b.n	70006266 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
700061b8:	683b      	ldr	r3, [r7, #0]
700061ba:	781b      	ldrb	r3, [r3, #0]
700061bc:	015a      	lsls	r2, r3, #5
700061be:	693b      	ldr	r3, [r7, #16]
700061c0:	4413      	add	r3, r2
700061c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700061c6:	681b      	ldr	r3, [r3, #0]
700061c8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
700061cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
700061d0:	d0e7      	beq.n	700061a2 <USB_EPStopXfer+0x82>
700061d2:	e048      	b.n	70006266 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
700061d4:	683b      	ldr	r3, [r7, #0]
700061d6:	781b      	ldrb	r3, [r3, #0]
700061d8:	015a      	lsls	r2, r3, #5
700061da:	693b      	ldr	r3, [r7, #16]
700061dc:	4413      	add	r3, r2
700061de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700061e2:	681b      	ldr	r3, [r3, #0]
700061e4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
700061e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
700061ec:	d13b      	bne.n	70006266 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
700061ee:	683b      	ldr	r3, [r7, #0]
700061f0:	781b      	ldrb	r3, [r3, #0]
700061f2:	015a      	lsls	r2, r3, #5
700061f4:	693b      	ldr	r3, [r7, #16]
700061f6:	4413      	add	r3, r2
700061f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700061fc:	681b      	ldr	r3, [r3, #0]
700061fe:	683a      	ldr	r2, [r7, #0]
70006200:	7812      	ldrb	r2, [r2, #0]
70006202:	0151      	lsls	r1, r2, #5
70006204:	693a      	ldr	r2, [r7, #16]
70006206:	440a      	add	r2, r1
70006208:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
7000620c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70006210:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
70006212:	683b      	ldr	r3, [r7, #0]
70006214:	781b      	ldrb	r3, [r3, #0]
70006216:	015a      	lsls	r2, r3, #5
70006218:	693b      	ldr	r3, [r7, #16]
7000621a:	4413      	add	r3, r2
7000621c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006220:	681b      	ldr	r3, [r3, #0]
70006222:	683a      	ldr	r2, [r7, #0]
70006224:	7812      	ldrb	r2, [r2, #0]
70006226:	0151      	lsls	r1, r2, #5
70006228:	693a      	ldr	r2, [r7, #16]
7000622a:	440a      	add	r2, r1
7000622c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006230:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
70006234:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
70006236:	68fb      	ldr	r3, [r7, #12]
70006238:	3301      	adds	r3, #1
7000623a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
7000623c:	68fb      	ldr	r3, [r7, #12]
7000623e:	f242 7210 	movw	r2, #10000	@ 0x2710
70006242:	4293      	cmp	r3, r2
70006244:	d902      	bls.n	7000624c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
70006246:	2301      	movs	r3, #1
70006248:	75fb      	strb	r3, [r7, #23]
          break;
7000624a:	e00c      	b.n	70006266 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
7000624c:	683b      	ldr	r3, [r7, #0]
7000624e:	781b      	ldrb	r3, [r3, #0]
70006250:	015a      	lsls	r2, r3, #5
70006252:	693b      	ldr	r3, [r7, #16]
70006254:	4413      	add	r3, r2
70006256:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000625a:	681b      	ldr	r3, [r3, #0]
7000625c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70006260:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70006264:	d0e7      	beq.n	70006236 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
70006266:	7dfb      	ldrb	r3, [r7, #23]
}
70006268:	4618      	mov	r0, r3
7000626a:	371c      	adds	r7, #28
7000626c:	46bd      	mov	sp, r7
7000626e:	f85d 7b04 	ldr.w	r7, [sp], #4
70006272:	4770      	bx	lr

70006274 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
70006274:	b480      	push	{r7}
70006276:	b089      	sub	sp, #36	@ 0x24
70006278:	af00      	add	r7, sp, #0
7000627a:	60f8      	str	r0, [r7, #12]
7000627c:	60b9      	str	r1, [r7, #8]
7000627e:	4611      	mov	r1, r2
70006280:	461a      	mov	r2, r3
70006282:	460b      	mov	r3, r1
70006284:	71fb      	strb	r3, [r7, #7]
70006286:	4613      	mov	r3, r2
70006288:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
7000628a:	68fb      	ldr	r3, [r7, #12]
7000628c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
7000628e:	68bb      	ldr	r3, [r7, #8]
70006290:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
70006292:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
70006296:	2b00      	cmp	r3, #0
70006298:	d123      	bne.n	700062e2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
7000629a:	88bb      	ldrh	r3, [r7, #4]
7000629c:	3303      	adds	r3, #3
7000629e:	089b      	lsrs	r3, r3, #2
700062a0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
700062a2:	2300      	movs	r3, #0
700062a4:	61bb      	str	r3, [r7, #24]
700062a6:	e018      	b.n	700062da <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
700062a8:	79fb      	ldrb	r3, [r7, #7]
700062aa:	031a      	lsls	r2, r3, #12
700062ac:	697b      	ldr	r3, [r7, #20]
700062ae:	4413      	add	r3, r2
700062b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
700062b4:	461a      	mov	r2, r3
700062b6:	69fb      	ldr	r3, [r7, #28]
700062b8:	681b      	ldr	r3, [r3, #0]
700062ba:	6013      	str	r3, [r2, #0]
      pSrc++;
700062bc:	69fb      	ldr	r3, [r7, #28]
700062be:	3301      	adds	r3, #1
700062c0:	61fb      	str	r3, [r7, #28]
      pSrc++;
700062c2:	69fb      	ldr	r3, [r7, #28]
700062c4:	3301      	adds	r3, #1
700062c6:	61fb      	str	r3, [r7, #28]
      pSrc++;
700062c8:	69fb      	ldr	r3, [r7, #28]
700062ca:	3301      	adds	r3, #1
700062cc:	61fb      	str	r3, [r7, #28]
      pSrc++;
700062ce:	69fb      	ldr	r3, [r7, #28]
700062d0:	3301      	adds	r3, #1
700062d2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
700062d4:	69bb      	ldr	r3, [r7, #24]
700062d6:	3301      	adds	r3, #1
700062d8:	61bb      	str	r3, [r7, #24]
700062da:	69ba      	ldr	r2, [r7, #24]
700062dc:	693b      	ldr	r3, [r7, #16]
700062de:	429a      	cmp	r2, r3
700062e0:	d3e2      	bcc.n	700062a8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
700062e2:	2300      	movs	r3, #0
}
700062e4:	4618      	mov	r0, r3
700062e6:	3724      	adds	r7, #36	@ 0x24
700062e8:	46bd      	mov	sp, r7
700062ea:	f85d 7b04 	ldr.w	r7, [sp], #4
700062ee:	4770      	bx	lr

700062f0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
700062f0:	b480      	push	{r7}
700062f2:	b08b      	sub	sp, #44	@ 0x2c
700062f4:	af00      	add	r7, sp, #0
700062f6:	60f8      	str	r0, [r7, #12]
700062f8:	60b9      	str	r1, [r7, #8]
700062fa:	4613      	mov	r3, r2
700062fc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
700062fe:	68fb      	ldr	r3, [r7, #12]
70006300:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
70006302:	68bb      	ldr	r3, [r7, #8]
70006304:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
70006306:	88fb      	ldrh	r3, [r7, #6]
70006308:	089b      	lsrs	r3, r3, #2
7000630a:	b29b      	uxth	r3, r3
7000630c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
7000630e:	88fb      	ldrh	r3, [r7, #6]
70006310:	f003 0303 	and.w	r3, r3, #3
70006314:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
70006316:	2300      	movs	r3, #0
70006318:	623b      	str	r3, [r7, #32]
7000631a:	e014      	b.n	70006346 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
7000631c:	69bb      	ldr	r3, [r7, #24]
7000631e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
70006322:	681a      	ldr	r2, [r3, #0]
70006324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70006326:	601a      	str	r2, [r3, #0]
    pDest++;
70006328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000632a:	3301      	adds	r3, #1
7000632c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
7000632e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70006330:	3301      	adds	r3, #1
70006332:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
70006334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70006336:	3301      	adds	r3, #1
70006338:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
7000633a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000633c:	3301      	adds	r3, #1
7000633e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
70006340:	6a3b      	ldr	r3, [r7, #32]
70006342:	3301      	adds	r3, #1
70006344:	623b      	str	r3, [r7, #32]
70006346:	6a3a      	ldr	r2, [r7, #32]
70006348:	697b      	ldr	r3, [r7, #20]
7000634a:	429a      	cmp	r2, r3
7000634c:	d3e6      	bcc.n	7000631c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
7000634e:	8bfb      	ldrh	r3, [r7, #30]
70006350:	2b00      	cmp	r3, #0
70006352:	d01e      	beq.n	70006392 <USB_ReadPacket+0xa2>
  {
    i = 0U;
70006354:	2300      	movs	r3, #0
70006356:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
70006358:	69bb      	ldr	r3, [r7, #24]
7000635a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
7000635e:	461a      	mov	r2, r3
70006360:	f107 0310 	add.w	r3, r7, #16
70006364:	6812      	ldr	r2, [r2, #0]
70006366:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
70006368:	693a      	ldr	r2, [r7, #16]
7000636a:	6a3b      	ldr	r3, [r7, #32]
7000636c:	b2db      	uxtb	r3, r3
7000636e:	00db      	lsls	r3, r3, #3
70006370:	fa22 f303 	lsr.w	r3, r2, r3
70006374:	b2da      	uxtb	r2, r3
70006376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70006378:	701a      	strb	r2, [r3, #0]
      i++;
7000637a:	6a3b      	ldr	r3, [r7, #32]
7000637c:	3301      	adds	r3, #1
7000637e:	623b      	str	r3, [r7, #32]
      pDest++;
70006380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70006382:	3301      	adds	r3, #1
70006384:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
70006386:	8bfb      	ldrh	r3, [r7, #30]
70006388:	3b01      	subs	r3, #1
7000638a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
7000638c:	8bfb      	ldrh	r3, [r7, #30]
7000638e:	2b00      	cmp	r3, #0
70006390:	d1ea      	bne.n	70006368 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
70006392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
70006394:	4618      	mov	r0, r3
70006396:	372c      	adds	r7, #44	@ 0x2c
70006398:	46bd      	mov	sp, r7
7000639a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000639e:	4770      	bx	lr

700063a0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
700063a0:	b480      	push	{r7}
700063a2:	b085      	sub	sp, #20
700063a4:	af00      	add	r7, sp, #0
700063a6:	6078      	str	r0, [r7, #4]
700063a8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
700063aa:	687b      	ldr	r3, [r7, #4]
700063ac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
700063ae:	683b      	ldr	r3, [r7, #0]
700063b0:	781b      	ldrb	r3, [r3, #0]
700063b2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
700063b4:	683b      	ldr	r3, [r7, #0]
700063b6:	785b      	ldrb	r3, [r3, #1]
700063b8:	2b01      	cmp	r3, #1
700063ba:	d12c      	bne.n	70006416 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
700063bc:	68bb      	ldr	r3, [r7, #8]
700063be:	015a      	lsls	r2, r3, #5
700063c0:	68fb      	ldr	r3, [r7, #12]
700063c2:	4413      	add	r3, r2
700063c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700063c8:	681b      	ldr	r3, [r3, #0]
700063ca:	2b00      	cmp	r3, #0
700063cc:	db12      	blt.n	700063f4 <USB_EPSetStall+0x54>
700063ce:	68bb      	ldr	r3, [r7, #8]
700063d0:	2b00      	cmp	r3, #0
700063d2:	d00f      	beq.n	700063f4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
700063d4:	68bb      	ldr	r3, [r7, #8]
700063d6:	015a      	lsls	r2, r3, #5
700063d8:	68fb      	ldr	r3, [r7, #12]
700063da:	4413      	add	r3, r2
700063dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700063e0:	681b      	ldr	r3, [r3, #0]
700063e2:	68ba      	ldr	r2, [r7, #8]
700063e4:	0151      	lsls	r1, r2, #5
700063e6:	68fa      	ldr	r2, [r7, #12]
700063e8:	440a      	add	r2, r1
700063ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
700063ee:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
700063f2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
700063f4:	68bb      	ldr	r3, [r7, #8]
700063f6:	015a      	lsls	r2, r3, #5
700063f8:	68fb      	ldr	r3, [r7, #12]
700063fa:	4413      	add	r3, r2
700063fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006400:	681b      	ldr	r3, [r3, #0]
70006402:	68ba      	ldr	r2, [r7, #8]
70006404:	0151      	lsls	r1, r2, #5
70006406:	68fa      	ldr	r2, [r7, #12]
70006408:	440a      	add	r2, r1
7000640a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
7000640e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
70006412:	6013      	str	r3, [r2, #0]
70006414:	e02b      	b.n	7000646e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
70006416:	68bb      	ldr	r3, [r7, #8]
70006418:	015a      	lsls	r2, r3, #5
7000641a:	68fb      	ldr	r3, [r7, #12]
7000641c:	4413      	add	r3, r2
7000641e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006422:	681b      	ldr	r3, [r3, #0]
70006424:	2b00      	cmp	r3, #0
70006426:	db12      	blt.n	7000644e <USB_EPSetStall+0xae>
70006428:	68bb      	ldr	r3, [r7, #8]
7000642a:	2b00      	cmp	r3, #0
7000642c:	d00f      	beq.n	7000644e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
7000642e:	68bb      	ldr	r3, [r7, #8]
70006430:	015a      	lsls	r2, r3, #5
70006432:	68fb      	ldr	r3, [r7, #12]
70006434:	4413      	add	r3, r2
70006436:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000643a:	681b      	ldr	r3, [r3, #0]
7000643c:	68ba      	ldr	r2, [r7, #8]
7000643e:	0151      	lsls	r1, r2, #5
70006440:	68fa      	ldr	r2, [r7, #12]
70006442:	440a      	add	r2, r1
70006444:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006448:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
7000644c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
7000644e:	68bb      	ldr	r3, [r7, #8]
70006450:	015a      	lsls	r2, r3, #5
70006452:	68fb      	ldr	r3, [r7, #12]
70006454:	4413      	add	r3, r2
70006456:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000645a:	681b      	ldr	r3, [r3, #0]
7000645c:	68ba      	ldr	r2, [r7, #8]
7000645e:	0151      	lsls	r1, r2, #5
70006460:	68fa      	ldr	r2, [r7, #12]
70006462:	440a      	add	r2, r1
70006464:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006468:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
7000646c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
7000646e:	2300      	movs	r3, #0
}
70006470:	4618      	mov	r0, r3
70006472:	3714      	adds	r7, #20
70006474:	46bd      	mov	sp, r7
70006476:	f85d 7b04 	ldr.w	r7, [sp], #4
7000647a:	4770      	bx	lr

7000647c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
7000647c:	b480      	push	{r7}
7000647e:	b085      	sub	sp, #20
70006480:	af00      	add	r7, sp, #0
70006482:	6078      	str	r0, [r7, #4]
70006484:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006486:	687b      	ldr	r3, [r7, #4]
70006488:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
7000648a:	683b      	ldr	r3, [r7, #0]
7000648c:	781b      	ldrb	r3, [r3, #0]
7000648e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
70006490:	683b      	ldr	r3, [r7, #0]
70006492:	785b      	ldrb	r3, [r3, #1]
70006494:	2b01      	cmp	r3, #1
70006496:	d128      	bne.n	700064ea <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
70006498:	68bb      	ldr	r3, [r7, #8]
7000649a:	015a      	lsls	r2, r3, #5
7000649c:	68fb      	ldr	r3, [r7, #12]
7000649e:	4413      	add	r3, r2
700064a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700064a4:	681b      	ldr	r3, [r3, #0]
700064a6:	68ba      	ldr	r2, [r7, #8]
700064a8:	0151      	lsls	r1, r2, #5
700064aa:	68fa      	ldr	r2, [r7, #12]
700064ac:	440a      	add	r2, r1
700064ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
700064b2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
700064b6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
700064b8:	683b      	ldr	r3, [r7, #0]
700064ba:	791b      	ldrb	r3, [r3, #4]
700064bc:	2b03      	cmp	r3, #3
700064be:	d003      	beq.n	700064c8 <USB_EPClearStall+0x4c>
700064c0:	683b      	ldr	r3, [r7, #0]
700064c2:	791b      	ldrb	r3, [r3, #4]
700064c4:	2b02      	cmp	r3, #2
700064c6:	d138      	bne.n	7000653a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
700064c8:	68bb      	ldr	r3, [r7, #8]
700064ca:	015a      	lsls	r2, r3, #5
700064cc:	68fb      	ldr	r3, [r7, #12]
700064ce:	4413      	add	r3, r2
700064d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700064d4:	681b      	ldr	r3, [r3, #0]
700064d6:	68ba      	ldr	r2, [r7, #8]
700064d8:	0151      	lsls	r1, r2, #5
700064da:	68fa      	ldr	r2, [r7, #12]
700064dc:	440a      	add	r2, r1
700064de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
700064e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
700064e6:	6013      	str	r3, [r2, #0]
700064e8:	e027      	b.n	7000653a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
700064ea:	68bb      	ldr	r3, [r7, #8]
700064ec:	015a      	lsls	r2, r3, #5
700064ee:	68fb      	ldr	r3, [r7, #12]
700064f0:	4413      	add	r3, r2
700064f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700064f6:	681b      	ldr	r3, [r3, #0]
700064f8:	68ba      	ldr	r2, [r7, #8]
700064fa:	0151      	lsls	r1, r2, #5
700064fc:	68fa      	ldr	r2, [r7, #12]
700064fe:	440a      	add	r2, r1
70006500:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006504:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
70006508:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
7000650a:	683b      	ldr	r3, [r7, #0]
7000650c:	791b      	ldrb	r3, [r3, #4]
7000650e:	2b03      	cmp	r3, #3
70006510:	d003      	beq.n	7000651a <USB_EPClearStall+0x9e>
70006512:	683b      	ldr	r3, [r7, #0]
70006514:	791b      	ldrb	r3, [r3, #4]
70006516:	2b02      	cmp	r3, #2
70006518:	d10f      	bne.n	7000653a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
7000651a:	68bb      	ldr	r3, [r7, #8]
7000651c:	015a      	lsls	r2, r3, #5
7000651e:	68fb      	ldr	r3, [r7, #12]
70006520:	4413      	add	r3, r2
70006522:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006526:	681b      	ldr	r3, [r3, #0]
70006528:	68ba      	ldr	r2, [r7, #8]
7000652a:	0151      	lsls	r1, r2, #5
7000652c:	68fa      	ldr	r2, [r7, #12]
7000652e:	440a      	add	r2, r1
70006530:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006534:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70006538:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
7000653a:	2300      	movs	r3, #0
}
7000653c:	4618      	mov	r0, r3
7000653e:	3714      	adds	r7, #20
70006540:	46bd      	mov	sp, r7
70006542:	f85d 7b04 	ldr.w	r7, [sp], #4
70006546:	4770      	bx	lr

70006548 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
70006548:	b480      	push	{r7}
7000654a:	b085      	sub	sp, #20
7000654c:	af00      	add	r7, sp, #0
7000654e:	6078      	str	r0, [r7, #4]
70006550:	460b      	mov	r3, r1
70006552:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006554:	687b      	ldr	r3, [r7, #4]
70006556:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
70006558:	68fb      	ldr	r3, [r7, #12]
7000655a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000655e:	681b      	ldr	r3, [r3, #0]
70006560:	68fa      	ldr	r2, [r7, #12]
70006562:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70006566:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
7000656a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
7000656c:	68fb      	ldr	r3, [r7, #12]
7000656e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006572:	681a      	ldr	r2, [r3, #0]
70006574:	78fb      	ldrb	r3, [r7, #3]
70006576:	011b      	lsls	r3, r3, #4
70006578:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
7000657c:	68f9      	ldr	r1, [r7, #12]
7000657e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70006582:	4313      	orrs	r3, r2
70006584:	600b      	str	r3, [r1, #0]

  return HAL_OK;
70006586:	2300      	movs	r3, #0
}
70006588:	4618      	mov	r0, r3
7000658a:	3714      	adds	r7, #20
7000658c:	46bd      	mov	sp, r7
7000658e:	f85d 7b04 	ldr.w	r7, [sp], #4
70006592:	4770      	bx	lr

70006594 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
70006594:	b480      	push	{r7}
70006596:	b085      	sub	sp, #20
70006598:	af00      	add	r7, sp, #0
7000659a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
7000659c:	687b      	ldr	r3, [r7, #4]
7000659e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
700065a0:	68fb      	ldr	r3, [r7, #12]
700065a2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
700065a6:	681b      	ldr	r3, [r3, #0]
700065a8:	68fa      	ldr	r2, [r7, #12]
700065aa:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
700065ae:	f023 0303 	bic.w	r3, r3, #3
700065b2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
700065b4:	68fb      	ldr	r3, [r7, #12]
700065b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700065ba:	685b      	ldr	r3, [r3, #4]
700065bc:	68fa      	ldr	r2, [r7, #12]
700065be:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700065c2:	f023 0302 	bic.w	r3, r3, #2
700065c6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
700065c8:	2300      	movs	r3, #0
}
700065ca:	4618      	mov	r0, r3
700065cc:	3714      	adds	r7, #20
700065ce:	46bd      	mov	sp, r7
700065d0:	f85d 7b04 	ldr.w	r7, [sp], #4
700065d4:	4770      	bx	lr

700065d6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
700065d6:	b480      	push	{r7}
700065d8:	b085      	sub	sp, #20
700065da:	af00      	add	r7, sp, #0
700065dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
700065de:	687b      	ldr	r3, [r7, #4]
700065e0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
700065e2:	68fb      	ldr	r3, [r7, #12]
700065e4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
700065e8:	681b      	ldr	r3, [r3, #0]
700065ea:	68fa      	ldr	r2, [r7, #12]
700065ec:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
700065f0:	f023 0303 	bic.w	r3, r3, #3
700065f4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
700065f6:	68fb      	ldr	r3, [r7, #12]
700065f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700065fc:	685b      	ldr	r3, [r3, #4]
700065fe:	68fa      	ldr	r2, [r7, #12]
70006600:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70006604:	f043 0302 	orr.w	r3, r3, #2
70006608:	6053      	str	r3, [r2, #4]

  return HAL_OK;
7000660a:	2300      	movs	r3, #0
}
7000660c:	4618      	mov	r0, r3
7000660e:	3714      	adds	r7, #20
70006610:	46bd      	mov	sp, r7
70006612:	f85d 7b04 	ldr.w	r7, [sp], #4
70006616:	4770      	bx	lr

70006618 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
70006618:	b480      	push	{r7}
7000661a:	b085      	sub	sp, #20
7000661c:	af00      	add	r7, sp, #0
7000661e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
70006620:	687b      	ldr	r3, [r7, #4]
70006622:	695b      	ldr	r3, [r3, #20]
70006624:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
70006626:	687b      	ldr	r3, [r7, #4]
70006628:	699b      	ldr	r3, [r3, #24]
7000662a:	68fa      	ldr	r2, [r7, #12]
7000662c:	4013      	ands	r3, r2
7000662e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
70006630:	68fb      	ldr	r3, [r7, #12]
}
70006632:	4618      	mov	r0, r3
70006634:	3714      	adds	r7, #20
70006636:	46bd      	mov	sp, r7
70006638:	f85d 7b04 	ldr.w	r7, [sp], #4
7000663c:	4770      	bx	lr

7000663e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
7000663e:	b480      	push	{r7}
70006640:	b085      	sub	sp, #20
70006642:	af00      	add	r7, sp, #0
70006644:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006646:	687b      	ldr	r3, [r7, #4]
70006648:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
7000664a:	68fb      	ldr	r3, [r7, #12]
7000664c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006650:	699b      	ldr	r3, [r3, #24]
70006652:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
70006654:	68fb      	ldr	r3, [r7, #12]
70006656:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000665a:	69db      	ldr	r3, [r3, #28]
7000665c:	68ba      	ldr	r2, [r7, #8]
7000665e:	4013      	ands	r3, r2
70006660:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
70006662:	68bb      	ldr	r3, [r7, #8]
70006664:	0c1b      	lsrs	r3, r3, #16
}
70006666:	4618      	mov	r0, r3
70006668:	3714      	adds	r7, #20
7000666a:	46bd      	mov	sp, r7
7000666c:	f85d 7b04 	ldr.w	r7, [sp], #4
70006670:	4770      	bx	lr

70006672 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
70006672:	b480      	push	{r7}
70006674:	b085      	sub	sp, #20
70006676:	af00      	add	r7, sp, #0
70006678:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
7000667a:	687b      	ldr	r3, [r7, #4]
7000667c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
7000667e:	68fb      	ldr	r3, [r7, #12]
70006680:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006684:	699b      	ldr	r3, [r3, #24]
70006686:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
70006688:	68fb      	ldr	r3, [r7, #12]
7000668a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000668e:	69db      	ldr	r3, [r3, #28]
70006690:	68ba      	ldr	r2, [r7, #8]
70006692:	4013      	ands	r3, r2
70006694:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
70006696:	68bb      	ldr	r3, [r7, #8]
70006698:	b29b      	uxth	r3, r3
}
7000669a:	4618      	mov	r0, r3
7000669c:	3714      	adds	r7, #20
7000669e:	46bd      	mov	sp, r7
700066a0:	f85d 7b04 	ldr.w	r7, [sp], #4
700066a4:	4770      	bx	lr

700066a6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
700066a6:	b480      	push	{r7}
700066a8:	b085      	sub	sp, #20
700066aa:	af00      	add	r7, sp, #0
700066ac:	6078      	str	r0, [r7, #4]
700066ae:	460b      	mov	r3, r1
700066b0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
700066b2:	687b      	ldr	r3, [r7, #4]
700066b4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
700066b6:	78fb      	ldrb	r3, [r7, #3]
700066b8:	015a      	lsls	r2, r3, #5
700066ba:	68fb      	ldr	r3, [r7, #12]
700066bc:	4413      	add	r3, r2
700066be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700066c2:	689b      	ldr	r3, [r3, #8]
700066c4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
700066c6:	68fb      	ldr	r3, [r7, #12]
700066c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700066cc:	695b      	ldr	r3, [r3, #20]
700066ce:	68ba      	ldr	r2, [r7, #8]
700066d0:	4013      	ands	r3, r2
700066d2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
700066d4:	68bb      	ldr	r3, [r7, #8]
}
700066d6:	4618      	mov	r0, r3
700066d8:	3714      	adds	r7, #20
700066da:	46bd      	mov	sp, r7
700066dc:	f85d 7b04 	ldr.w	r7, [sp], #4
700066e0:	4770      	bx	lr

700066e2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
700066e2:	b480      	push	{r7}
700066e4:	b087      	sub	sp, #28
700066e6:	af00      	add	r7, sp, #0
700066e8:	6078      	str	r0, [r7, #4]
700066ea:	460b      	mov	r3, r1
700066ec:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
700066ee:	687b      	ldr	r3, [r7, #4]
700066f0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
700066f2:	697b      	ldr	r3, [r7, #20]
700066f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700066f8:	691b      	ldr	r3, [r3, #16]
700066fa:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
700066fc:	697b      	ldr	r3, [r7, #20]
700066fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006702:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70006704:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
70006706:	78fb      	ldrb	r3, [r7, #3]
70006708:	f003 030f 	and.w	r3, r3, #15
7000670c:	68fa      	ldr	r2, [r7, #12]
7000670e:	fa22 f303 	lsr.w	r3, r2, r3
70006712:	01db      	lsls	r3, r3, #7
70006714:	b2db      	uxtb	r3, r3
70006716:	693a      	ldr	r2, [r7, #16]
70006718:	4313      	orrs	r3, r2
7000671a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
7000671c:	78fb      	ldrb	r3, [r7, #3]
7000671e:	015a      	lsls	r2, r3, #5
70006720:	697b      	ldr	r3, [r7, #20]
70006722:	4413      	add	r3, r2
70006724:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006728:	689b      	ldr	r3, [r3, #8]
7000672a:	693a      	ldr	r2, [r7, #16]
7000672c:	4013      	ands	r3, r2
7000672e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
70006730:	68bb      	ldr	r3, [r7, #8]
}
70006732:	4618      	mov	r0, r3
70006734:	371c      	adds	r7, #28
70006736:	46bd      	mov	sp, r7
70006738:	f85d 7b04 	ldr.w	r7, [sp], #4
7000673c:	4770      	bx	lr

7000673e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
7000673e:	b480      	push	{r7}
70006740:	b083      	sub	sp, #12
70006742:	af00      	add	r7, sp, #0
70006744:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
70006746:	687b      	ldr	r3, [r7, #4]
70006748:	695b      	ldr	r3, [r3, #20]
7000674a:	f003 0301 	and.w	r3, r3, #1
}
7000674e:	4618      	mov	r0, r3
70006750:	370c      	adds	r7, #12
70006752:	46bd      	mov	sp, r7
70006754:	f85d 7b04 	ldr.w	r7, [sp], #4
70006758:	4770      	bx	lr
	...

7000675c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
7000675c:	b480      	push	{r7}
7000675e:	b085      	sub	sp, #20
70006760:	af00      	add	r7, sp, #0
70006762:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006764:	687b      	ldr	r3, [r7, #4]
70006766:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
70006768:	68fb      	ldr	r3, [r7, #12]
7000676a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000676e:	681a      	ldr	r2, [r3, #0]
70006770:	68fb      	ldr	r3, [r7, #12]
70006772:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006776:	4619      	mov	r1, r3
70006778:	4b09      	ldr	r3, [pc, #36]	@ (700067a0 <USB_ActivateSetup+0x44>)
7000677a:	4013      	ands	r3, r2
7000677c:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
7000677e:	68fb      	ldr	r3, [r7, #12]
70006780:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006784:	685b      	ldr	r3, [r3, #4]
70006786:	68fa      	ldr	r2, [r7, #12]
70006788:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
7000678c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
70006790:	6053      	str	r3, [r2, #4]

  return HAL_OK;
70006792:	2300      	movs	r3, #0
}
70006794:	4618      	mov	r0, r3
70006796:	3714      	adds	r7, #20
70006798:	46bd      	mov	sp, r7
7000679a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000679e:	4770      	bx	lr
700067a0:	fffff800 	.word	0xfffff800

700067a4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
700067a4:	b480      	push	{r7}
700067a6:	b087      	sub	sp, #28
700067a8:	af00      	add	r7, sp, #0
700067aa:	60f8      	str	r0, [r7, #12]
700067ac:	460b      	mov	r3, r1
700067ae:	607a      	str	r2, [r7, #4]
700067b0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
700067b2:	68fb      	ldr	r3, [r7, #12]
700067b4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
700067b6:	68fb      	ldr	r3, [r7, #12]
700067b8:	333c      	adds	r3, #60	@ 0x3c
700067ba:	3304      	adds	r3, #4
700067bc:	681b      	ldr	r3, [r3, #0]
700067be:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
700067c0:	693b      	ldr	r3, [r7, #16]
700067c2:	4a26      	ldr	r2, [pc, #152]	@ (7000685c <USB_EP0_OutStart+0xb8>)
700067c4:	4293      	cmp	r3, r2
700067c6:	d90a      	bls.n	700067de <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
700067c8:	697b      	ldr	r3, [r7, #20]
700067ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700067ce:	681b      	ldr	r3, [r3, #0]
700067d0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
700067d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
700067d8:	d101      	bne.n	700067de <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
700067da:	2300      	movs	r3, #0
700067dc:	e037      	b.n	7000684e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
700067de:	697b      	ldr	r3, [r7, #20]
700067e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700067e4:	461a      	mov	r2, r3
700067e6:	2300      	movs	r3, #0
700067e8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
700067ea:	697b      	ldr	r3, [r7, #20]
700067ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700067f0:	691b      	ldr	r3, [r3, #16]
700067f2:	697a      	ldr	r2, [r7, #20]
700067f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700067f8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
700067fc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
700067fe:	697b      	ldr	r3, [r7, #20]
70006800:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006804:	691b      	ldr	r3, [r3, #16]
70006806:	697a      	ldr	r2, [r7, #20]
70006808:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
7000680c:	f043 0318 	orr.w	r3, r3, #24
70006810:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
70006812:	697b      	ldr	r3, [r7, #20]
70006814:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006818:	691b      	ldr	r3, [r3, #16]
7000681a:	697a      	ldr	r2, [r7, #20]
7000681c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006820:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
70006824:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
70006826:	7afb      	ldrb	r3, [r7, #11]
70006828:	2b01      	cmp	r3, #1
7000682a:	d10f      	bne.n	7000684c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
7000682c:	697b      	ldr	r3, [r7, #20]
7000682e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006832:	461a      	mov	r2, r3
70006834:	687b      	ldr	r3, [r7, #4]
70006836:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
70006838:	697b      	ldr	r3, [r7, #20]
7000683a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000683e:	681b      	ldr	r3, [r3, #0]
70006840:	697a      	ldr	r2, [r7, #20]
70006842:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006846:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
7000684a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
7000684c:	2300      	movs	r3, #0
}
7000684e:	4618      	mov	r0, r3
70006850:	371c      	adds	r7, #28
70006852:	46bd      	mov	sp, r7
70006854:	f85d 7b04 	ldr.w	r7, [sp], #4
70006858:	4770      	bx	lr
7000685a:	bf00      	nop
7000685c:	4f54300a 	.word	0x4f54300a

70006860 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
70006860:	b480      	push	{r7}
70006862:	b085      	sub	sp, #20
70006864:	af00      	add	r7, sp, #0
70006866:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
70006868:	2300      	movs	r3, #0
7000686a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
7000686c:	68fb      	ldr	r3, [r7, #12]
7000686e:	3301      	adds	r3, #1
70006870:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
70006872:	68fb      	ldr	r3, [r7, #12]
70006874:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
70006878:	d901      	bls.n	7000687e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
7000687a:	2303      	movs	r3, #3
7000687c:	e01b      	b.n	700068b6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
7000687e:	687b      	ldr	r3, [r7, #4]
70006880:	691b      	ldr	r3, [r3, #16]
70006882:	2b00      	cmp	r3, #0
70006884:	daf2      	bge.n	7000686c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
70006886:	2300      	movs	r3, #0
70006888:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
7000688a:	687b      	ldr	r3, [r7, #4]
7000688c:	691b      	ldr	r3, [r3, #16]
7000688e:	f043 0201 	orr.w	r2, r3, #1
70006892:	687b      	ldr	r3, [r7, #4]
70006894:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
70006896:	68fb      	ldr	r3, [r7, #12]
70006898:	3301      	adds	r3, #1
7000689a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
7000689c:	68fb      	ldr	r3, [r7, #12]
7000689e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
700068a2:	d901      	bls.n	700068a8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
700068a4:	2303      	movs	r3, #3
700068a6:	e006      	b.n	700068b6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
700068a8:	687b      	ldr	r3, [r7, #4]
700068aa:	691b      	ldr	r3, [r3, #16]
700068ac:	f003 0301 	and.w	r3, r3, #1
700068b0:	2b01      	cmp	r3, #1
700068b2:	d0f0      	beq.n	70006896 <USB_CoreReset+0x36>

  return HAL_OK;
700068b4:	2300      	movs	r3, #0
}
700068b6:	4618      	mov	r0, r3
700068b8:	3714      	adds	r7, #20
700068ba:	46bd      	mov	sp, r7
700068bc:	f85d 7b04 	ldr.w	r7, [sp], #4
700068c0:	4770      	bx	lr

700068c2 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
700068c2:	b580      	push	{r7, lr}
700068c4:	b086      	sub	sp, #24
700068c6:	af00      	add	r7, sp, #0
700068c8:	60f8      	str	r0, [r7, #12]
700068ca:	60b9      	str	r1, [r7, #8]
700068cc:	4613      	mov	r3, r2
700068ce:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
700068d0:	68fb      	ldr	r3, [r7, #12]
700068d2:	2b00      	cmp	r3, #0
700068d4:	d101      	bne.n	700068da <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
700068d6:	2303      	movs	r3, #3
700068d8:	e01f      	b.n	7000691a <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
700068da:	68fb      	ldr	r3, [r7, #12]
700068dc:	2200      	movs	r2, #0
700068de:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
700068e2:	68fb      	ldr	r3, [r7, #12]
700068e4:	2200      	movs	r2, #0
700068e6:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
700068ea:	68fb      	ldr	r3, [r7, #12]
700068ec:	2200      	movs	r2, #0
700068ee:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
700068f2:	68bb      	ldr	r3, [r7, #8]
700068f4:	2b00      	cmp	r3, #0
700068f6:	d003      	beq.n	70006900 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
700068f8:	68fb      	ldr	r3, [r7, #12]
700068fa:	68ba      	ldr	r2, [r7, #8]
700068fc:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
70006900:	68fb      	ldr	r3, [r7, #12]
70006902:	2201      	movs	r2, #1
70006904:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
70006908:	68fb      	ldr	r3, [r7, #12]
7000690a:	79fa      	ldrb	r2, [r7, #7]
7000690c:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
7000690e:	68f8      	ldr	r0, [r7, #12]
70006910:	f001 fd1c 	bl	7000834c <USBD_LL_Init>
70006914:	4603      	mov	r3, r0
70006916:	75fb      	strb	r3, [r7, #23]

  return ret;
70006918:	7dfb      	ldrb	r3, [r7, #23]
}
7000691a:	4618      	mov	r0, r3
7000691c:	3718      	adds	r7, #24
7000691e:	46bd      	mov	sp, r7
70006920:	bd80      	pop	{r7, pc}

70006922 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
70006922:	b580      	push	{r7, lr}
70006924:	b084      	sub	sp, #16
70006926:	af00      	add	r7, sp, #0
70006928:	6078      	str	r0, [r7, #4]
7000692a:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
7000692c:	2300      	movs	r3, #0
7000692e:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
70006930:	683b      	ldr	r3, [r7, #0]
70006932:	2b00      	cmp	r3, #0
70006934:	d101      	bne.n	7000693a <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
70006936:	2303      	movs	r3, #3
70006938:	e025      	b.n	70006986 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
7000693a:	687b      	ldr	r3, [r7, #4]
7000693c:	683a      	ldr	r2, [r7, #0]
7000693e:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
70006942:	687b      	ldr	r3, [r7, #4]
70006944:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70006948:	687b      	ldr	r3, [r7, #4]
7000694a:	32ae      	adds	r2, #174	@ 0xae
7000694c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006952:	2b00      	cmp	r3, #0
70006954:	d00f      	beq.n	70006976 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
70006956:	687b      	ldr	r3, [r7, #4]
70006958:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
7000695c:	687b      	ldr	r3, [r7, #4]
7000695e:	32ae      	adds	r2, #174	@ 0xae
70006960:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006966:	f107 020e 	add.w	r2, r7, #14
7000696a:	4610      	mov	r0, r2
7000696c:	4798      	blx	r3
7000696e:	4602      	mov	r2, r0
70006970:	687b      	ldr	r3, [r7, #4]
70006972:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
70006976:	687b      	ldr	r3, [r7, #4]
70006978:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
7000697c:	1c5a      	adds	r2, r3, #1
7000697e:	687b      	ldr	r3, [r7, #4]
70006980:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
70006984:	2300      	movs	r3, #0
}
70006986:	4618      	mov	r0, r3
70006988:	3710      	adds	r7, #16
7000698a:	46bd      	mov	sp, r7
7000698c:	bd80      	pop	{r7, pc}

7000698e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
7000698e:	b580      	push	{r7, lr}
70006990:	b082      	sub	sp, #8
70006992:	af00      	add	r7, sp, #0
70006994:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
70006996:	6878      	ldr	r0, [r7, #4]
70006998:	f001 fd26 	bl	700083e8 <USBD_LL_Start>
7000699c:	4603      	mov	r3, r0
}
7000699e:	4618      	mov	r0, r3
700069a0:	3708      	adds	r7, #8
700069a2:	46bd      	mov	sp, r7
700069a4:	bd80      	pop	{r7, pc}

700069a6 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
700069a6:	b480      	push	{r7}
700069a8:	b083      	sub	sp, #12
700069aa:	af00      	add	r7, sp, #0
700069ac:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
700069ae:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
700069b0:	4618      	mov	r0, r3
700069b2:	370c      	adds	r7, #12
700069b4:	46bd      	mov	sp, r7
700069b6:	f85d 7b04 	ldr.w	r7, [sp], #4
700069ba:	4770      	bx	lr

700069bc <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
700069bc:	b580      	push	{r7, lr}
700069be:	b084      	sub	sp, #16
700069c0:	af00      	add	r7, sp, #0
700069c2:	6078      	str	r0, [r7, #4]
700069c4:	460b      	mov	r3, r1
700069c6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
700069c8:	2300      	movs	r3, #0
700069ca:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
700069cc:	687b      	ldr	r3, [r7, #4]
700069ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
700069d2:	2b00      	cmp	r3, #0
700069d4:	d009      	beq.n	700069ea <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
700069d6:	687b      	ldr	r3, [r7, #4]
700069d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
700069dc:	681b      	ldr	r3, [r3, #0]
700069de:	78fa      	ldrb	r2, [r7, #3]
700069e0:	4611      	mov	r1, r2
700069e2:	6878      	ldr	r0, [r7, #4]
700069e4:	4798      	blx	r3
700069e6:	4603      	mov	r3, r0
700069e8:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
700069ea:	7bfb      	ldrb	r3, [r7, #15]
}
700069ec:	4618      	mov	r0, r3
700069ee:	3710      	adds	r7, #16
700069f0:	46bd      	mov	sp, r7
700069f2:	bd80      	pop	{r7, pc}

700069f4 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
700069f4:	b580      	push	{r7, lr}
700069f6:	b084      	sub	sp, #16
700069f8:	af00      	add	r7, sp, #0
700069fa:	6078      	str	r0, [r7, #4]
700069fc:	460b      	mov	r3, r1
700069fe:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
70006a00:	2300      	movs	r3, #0
70006a02:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
70006a04:	687b      	ldr	r3, [r7, #4]
70006a06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006a0a:	685b      	ldr	r3, [r3, #4]
70006a0c:	78fa      	ldrb	r2, [r7, #3]
70006a0e:	4611      	mov	r1, r2
70006a10:	6878      	ldr	r0, [r7, #4]
70006a12:	4798      	blx	r3
70006a14:	4603      	mov	r3, r0
70006a16:	2b00      	cmp	r3, #0
70006a18:	d001      	beq.n	70006a1e <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
70006a1a:	2303      	movs	r3, #3
70006a1c:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
70006a1e:	7bfb      	ldrb	r3, [r7, #15]
}
70006a20:	4618      	mov	r0, r3
70006a22:	3710      	adds	r7, #16
70006a24:	46bd      	mov	sp, r7
70006a26:	bd80      	pop	{r7, pc}

70006a28 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
70006a28:	b580      	push	{r7, lr}
70006a2a:	b084      	sub	sp, #16
70006a2c:	af00      	add	r7, sp, #0
70006a2e:	6078      	str	r0, [r7, #4]
70006a30:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
70006a32:	687b      	ldr	r3, [r7, #4]
70006a34:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
70006a38:	6839      	ldr	r1, [r7, #0]
70006a3a:	4618      	mov	r0, r3
70006a3c:	f001 f8e3 	bl	70007c06 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
70006a40:	687b      	ldr	r3, [r7, #4]
70006a42:	2201      	movs	r2, #1
70006a44:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
70006a48:	687b      	ldr	r3, [r7, #4]
70006a4a:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
70006a4e:	461a      	mov	r2, r3
70006a50:	687b      	ldr	r3, [r7, #4]
70006a52:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
70006a56:	687b      	ldr	r3, [r7, #4]
70006a58:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
70006a5c:	f003 031f 	and.w	r3, r3, #31
70006a60:	2b02      	cmp	r3, #2
70006a62:	d01a      	beq.n	70006a9a <USBD_LL_SetupStage+0x72>
70006a64:	2b02      	cmp	r3, #2
70006a66:	d822      	bhi.n	70006aae <USBD_LL_SetupStage+0x86>
70006a68:	2b00      	cmp	r3, #0
70006a6a:	d002      	beq.n	70006a72 <USBD_LL_SetupStage+0x4a>
70006a6c:	2b01      	cmp	r3, #1
70006a6e:	d00a      	beq.n	70006a86 <USBD_LL_SetupStage+0x5e>
70006a70:	e01d      	b.n	70006aae <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
70006a72:	687b      	ldr	r3, [r7, #4]
70006a74:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
70006a78:	4619      	mov	r1, r3
70006a7a:	6878      	ldr	r0, [r7, #4]
70006a7c:	f000 fb10 	bl	700070a0 <USBD_StdDevReq>
70006a80:	4603      	mov	r3, r0
70006a82:	73fb      	strb	r3, [r7, #15]
      break;
70006a84:	e020      	b.n	70006ac8 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
70006a86:	687b      	ldr	r3, [r7, #4]
70006a88:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
70006a8c:	4619      	mov	r1, r3
70006a8e:	6878      	ldr	r0, [r7, #4]
70006a90:	f000 fb78 	bl	70007184 <USBD_StdItfReq>
70006a94:	4603      	mov	r3, r0
70006a96:	73fb      	strb	r3, [r7, #15]
      break;
70006a98:	e016      	b.n	70006ac8 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
70006a9a:	687b      	ldr	r3, [r7, #4]
70006a9c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
70006aa0:	4619      	mov	r1, r3
70006aa2:	6878      	ldr	r0, [r7, #4]
70006aa4:	f000 fbda 	bl	7000725c <USBD_StdEPReq>
70006aa8:	4603      	mov	r3, r0
70006aaa:	73fb      	strb	r3, [r7, #15]
      break;
70006aac:	e00c      	b.n	70006ac8 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
70006aae:	687b      	ldr	r3, [r7, #4]
70006ab0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
70006ab4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
70006ab8:	b2db      	uxtb	r3, r3
70006aba:	4619      	mov	r1, r3
70006abc:	6878      	ldr	r0, [r7, #4]
70006abe:	f001 fcf3 	bl	700084a8 <USBD_LL_StallEP>
70006ac2:	4603      	mov	r3, r0
70006ac4:	73fb      	strb	r3, [r7, #15]
      break;
70006ac6:	bf00      	nop
  }

  return ret;
70006ac8:	7bfb      	ldrb	r3, [r7, #15]
}
70006aca:	4618      	mov	r0, r3
70006acc:	3710      	adds	r7, #16
70006ace:	46bd      	mov	sp, r7
70006ad0:	bd80      	pop	{r7, pc}

70006ad2 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
70006ad2:	b580      	push	{r7, lr}
70006ad4:	b086      	sub	sp, #24
70006ad6:	af00      	add	r7, sp, #0
70006ad8:	60f8      	str	r0, [r7, #12]
70006ada:	460b      	mov	r3, r1
70006adc:	607a      	str	r2, [r7, #4]
70006ade:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
70006ae0:	2300      	movs	r3, #0
70006ae2:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
70006ae4:	7afb      	ldrb	r3, [r7, #11]
70006ae6:	2b00      	cmp	r3, #0
70006ae8:	d16e      	bne.n	70006bc8 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
70006aea:	68fb      	ldr	r3, [r7, #12]
70006aec:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
70006af0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
70006af2:	68fb      	ldr	r3, [r7, #12]
70006af4:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
70006af8:	2b03      	cmp	r3, #3
70006afa:	f040 8098 	bne.w	70006c2e <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
70006afe:	693b      	ldr	r3, [r7, #16]
70006b00:	689a      	ldr	r2, [r3, #8]
70006b02:	693b      	ldr	r3, [r7, #16]
70006b04:	68db      	ldr	r3, [r3, #12]
70006b06:	429a      	cmp	r2, r3
70006b08:	d913      	bls.n	70006b32 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
70006b0a:	693b      	ldr	r3, [r7, #16]
70006b0c:	689a      	ldr	r2, [r3, #8]
70006b0e:	693b      	ldr	r3, [r7, #16]
70006b10:	68db      	ldr	r3, [r3, #12]
70006b12:	1ad2      	subs	r2, r2, r3
70006b14:	693b      	ldr	r3, [r7, #16]
70006b16:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
70006b18:	693b      	ldr	r3, [r7, #16]
70006b1a:	68da      	ldr	r2, [r3, #12]
70006b1c:	693b      	ldr	r3, [r7, #16]
70006b1e:	689b      	ldr	r3, [r3, #8]
70006b20:	4293      	cmp	r3, r2
70006b22:	bf28      	it	cs
70006b24:	4613      	movcs	r3, r2
70006b26:	461a      	mov	r2, r3
70006b28:	6879      	ldr	r1, [r7, #4]
70006b2a:	68f8      	ldr	r0, [r7, #12]
70006b2c:	f001 f96b 	bl	70007e06 <USBD_CtlContinueRx>
70006b30:	e07d      	b.n	70006c2e <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
70006b32:	68fb      	ldr	r3, [r7, #12]
70006b34:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
70006b38:	f003 031f 	and.w	r3, r3, #31
70006b3c:	2b02      	cmp	r3, #2
70006b3e:	d014      	beq.n	70006b6a <USBD_LL_DataOutStage+0x98>
70006b40:	2b02      	cmp	r3, #2
70006b42:	d81d      	bhi.n	70006b80 <USBD_LL_DataOutStage+0xae>
70006b44:	2b00      	cmp	r3, #0
70006b46:	d002      	beq.n	70006b4e <USBD_LL_DataOutStage+0x7c>
70006b48:	2b01      	cmp	r3, #1
70006b4a:	d003      	beq.n	70006b54 <USBD_LL_DataOutStage+0x82>
70006b4c:	e018      	b.n	70006b80 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
70006b4e:	2300      	movs	r3, #0
70006b50:	75bb      	strb	r3, [r7, #22]
            break;
70006b52:	e018      	b.n	70006b86 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
70006b54:	68fb      	ldr	r3, [r7, #12]
70006b56:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
70006b5a:	b2db      	uxtb	r3, r3
70006b5c:	4619      	mov	r1, r3
70006b5e:	68f8      	ldr	r0, [r7, #12]
70006b60:	f000 fa64 	bl	7000702c <USBD_CoreFindIF>
70006b64:	4603      	mov	r3, r0
70006b66:	75bb      	strb	r3, [r7, #22]
            break;
70006b68:	e00d      	b.n	70006b86 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
70006b6a:	68fb      	ldr	r3, [r7, #12]
70006b6c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
70006b70:	b2db      	uxtb	r3, r3
70006b72:	4619      	mov	r1, r3
70006b74:	68f8      	ldr	r0, [r7, #12]
70006b76:	f000 fa66 	bl	70007046 <USBD_CoreFindEP>
70006b7a:	4603      	mov	r3, r0
70006b7c:	75bb      	strb	r3, [r7, #22]
            break;
70006b7e:	e002      	b.n	70006b86 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
70006b80:	2300      	movs	r3, #0
70006b82:	75bb      	strb	r3, [r7, #22]
            break;
70006b84:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
70006b86:	7dbb      	ldrb	r3, [r7, #22]
70006b88:	2b00      	cmp	r3, #0
70006b8a:	d119      	bne.n	70006bc0 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
70006b8c:	68fb      	ldr	r3, [r7, #12]
70006b8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006b92:	b2db      	uxtb	r3, r3
70006b94:	2b03      	cmp	r3, #3
70006b96:	d113      	bne.n	70006bc0 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
70006b98:	7dba      	ldrb	r2, [r7, #22]
70006b9a:	68fb      	ldr	r3, [r7, #12]
70006b9c:	32ae      	adds	r2, #174	@ 0xae
70006b9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006ba2:	691b      	ldr	r3, [r3, #16]
70006ba4:	2b00      	cmp	r3, #0
70006ba6:	d00b      	beq.n	70006bc0 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
70006ba8:	7dba      	ldrb	r2, [r7, #22]
70006baa:	68fb      	ldr	r3, [r7, #12]
70006bac:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
70006bb0:	7dba      	ldrb	r2, [r7, #22]
70006bb2:	68fb      	ldr	r3, [r7, #12]
70006bb4:	32ae      	adds	r2, #174	@ 0xae
70006bb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006bba:	691b      	ldr	r3, [r3, #16]
70006bbc:	68f8      	ldr	r0, [r7, #12]
70006bbe:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
70006bc0:	68f8      	ldr	r0, [r7, #12]
70006bc2:	f001 f931 	bl	70007e28 <USBD_CtlSendStatus>
70006bc6:	e032      	b.n	70006c2e <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
70006bc8:	7afb      	ldrb	r3, [r7, #11]
70006bca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70006bce:	b2db      	uxtb	r3, r3
70006bd0:	4619      	mov	r1, r3
70006bd2:	68f8      	ldr	r0, [r7, #12]
70006bd4:	f000 fa37 	bl	70007046 <USBD_CoreFindEP>
70006bd8:	4603      	mov	r3, r0
70006bda:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
70006bdc:	7dbb      	ldrb	r3, [r7, #22]
70006bde:	2bff      	cmp	r3, #255	@ 0xff
70006be0:	d025      	beq.n	70006c2e <USBD_LL_DataOutStage+0x15c>
70006be2:	7dbb      	ldrb	r3, [r7, #22]
70006be4:	2b00      	cmp	r3, #0
70006be6:	d122      	bne.n	70006c2e <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
70006be8:	68fb      	ldr	r3, [r7, #12]
70006bea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006bee:	b2db      	uxtb	r3, r3
70006bf0:	2b03      	cmp	r3, #3
70006bf2:	d117      	bne.n	70006c24 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
70006bf4:	7dba      	ldrb	r2, [r7, #22]
70006bf6:	68fb      	ldr	r3, [r7, #12]
70006bf8:	32ae      	adds	r2, #174	@ 0xae
70006bfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006bfe:	699b      	ldr	r3, [r3, #24]
70006c00:	2b00      	cmp	r3, #0
70006c02:	d00f      	beq.n	70006c24 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
70006c04:	7dba      	ldrb	r2, [r7, #22]
70006c06:	68fb      	ldr	r3, [r7, #12]
70006c08:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
70006c0c:	7dba      	ldrb	r2, [r7, #22]
70006c0e:	68fb      	ldr	r3, [r7, #12]
70006c10:	32ae      	adds	r2, #174	@ 0xae
70006c12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006c16:	699b      	ldr	r3, [r3, #24]
70006c18:	7afa      	ldrb	r2, [r7, #11]
70006c1a:	4611      	mov	r1, r2
70006c1c:	68f8      	ldr	r0, [r7, #12]
70006c1e:	4798      	blx	r3
70006c20:	4603      	mov	r3, r0
70006c22:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
70006c24:	7dfb      	ldrb	r3, [r7, #23]
70006c26:	2b00      	cmp	r3, #0
70006c28:	d001      	beq.n	70006c2e <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
70006c2a:	7dfb      	ldrb	r3, [r7, #23]
70006c2c:	e000      	b.n	70006c30 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
70006c2e:	2300      	movs	r3, #0
}
70006c30:	4618      	mov	r0, r3
70006c32:	3718      	adds	r7, #24
70006c34:	46bd      	mov	sp, r7
70006c36:	bd80      	pop	{r7, pc}

70006c38 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
70006c38:	b580      	push	{r7, lr}
70006c3a:	b086      	sub	sp, #24
70006c3c:	af00      	add	r7, sp, #0
70006c3e:	60f8      	str	r0, [r7, #12]
70006c40:	460b      	mov	r3, r1
70006c42:	607a      	str	r2, [r7, #4]
70006c44:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
70006c46:	7afb      	ldrb	r3, [r7, #11]
70006c48:	2b00      	cmp	r3, #0
70006c4a:	d16f      	bne.n	70006d2c <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
70006c4c:	68fb      	ldr	r3, [r7, #12]
70006c4e:	3314      	adds	r3, #20
70006c50:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
70006c52:	68fb      	ldr	r3, [r7, #12]
70006c54:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
70006c58:	2b02      	cmp	r3, #2
70006c5a:	d15a      	bne.n	70006d12 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
70006c5c:	693b      	ldr	r3, [r7, #16]
70006c5e:	689a      	ldr	r2, [r3, #8]
70006c60:	693b      	ldr	r3, [r7, #16]
70006c62:	68db      	ldr	r3, [r3, #12]
70006c64:	429a      	cmp	r2, r3
70006c66:	d914      	bls.n	70006c92 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
70006c68:	693b      	ldr	r3, [r7, #16]
70006c6a:	689a      	ldr	r2, [r3, #8]
70006c6c:	693b      	ldr	r3, [r7, #16]
70006c6e:	68db      	ldr	r3, [r3, #12]
70006c70:	1ad2      	subs	r2, r2, r3
70006c72:	693b      	ldr	r3, [r7, #16]
70006c74:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
70006c76:	693b      	ldr	r3, [r7, #16]
70006c78:	689b      	ldr	r3, [r3, #8]
70006c7a:	461a      	mov	r2, r3
70006c7c:	6879      	ldr	r1, [r7, #4]
70006c7e:	68f8      	ldr	r0, [r7, #12]
70006c80:	f001 f893 	bl	70007daa <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
70006c84:	2300      	movs	r3, #0
70006c86:	2200      	movs	r2, #0
70006c88:	2100      	movs	r1, #0
70006c8a:	68f8      	ldr	r0, [r7, #12]
70006c8c:	f001 fcb6 	bl	700085fc <USBD_LL_PrepareReceive>
70006c90:	e03f      	b.n	70006d12 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
70006c92:	693b      	ldr	r3, [r7, #16]
70006c94:	68da      	ldr	r2, [r3, #12]
70006c96:	693b      	ldr	r3, [r7, #16]
70006c98:	689b      	ldr	r3, [r3, #8]
70006c9a:	429a      	cmp	r2, r3
70006c9c:	d11c      	bne.n	70006cd8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
70006c9e:	693b      	ldr	r3, [r7, #16]
70006ca0:	685a      	ldr	r2, [r3, #4]
70006ca2:	693b      	ldr	r3, [r7, #16]
70006ca4:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
70006ca6:	429a      	cmp	r2, r3
70006ca8:	d316      	bcc.n	70006cd8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
70006caa:	693b      	ldr	r3, [r7, #16]
70006cac:	685a      	ldr	r2, [r3, #4]
70006cae:	68fb      	ldr	r3, [r7, #12]
70006cb0:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
70006cb4:	429a      	cmp	r2, r3
70006cb6:	d20f      	bcs.n	70006cd8 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
70006cb8:	2200      	movs	r2, #0
70006cba:	2100      	movs	r1, #0
70006cbc:	68f8      	ldr	r0, [r7, #12]
70006cbe:	f001 f874 	bl	70007daa <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
70006cc2:	68fb      	ldr	r3, [r7, #12]
70006cc4:	2200      	movs	r2, #0
70006cc6:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
70006cca:	2300      	movs	r3, #0
70006ccc:	2200      	movs	r2, #0
70006cce:	2100      	movs	r1, #0
70006cd0:	68f8      	ldr	r0, [r7, #12]
70006cd2:	f001 fc93 	bl	700085fc <USBD_LL_PrepareReceive>
70006cd6:	e01c      	b.n	70006d12 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
70006cd8:	68fb      	ldr	r3, [r7, #12]
70006cda:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006cde:	b2db      	uxtb	r3, r3
70006ce0:	2b03      	cmp	r3, #3
70006ce2:	d10f      	bne.n	70006d04 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
70006ce4:	68fb      	ldr	r3, [r7, #12]
70006ce6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006cea:	68db      	ldr	r3, [r3, #12]
70006cec:	2b00      	cmp	r3, #0
70006cee:	d009      	beq.n	70006d04 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
70006cf0:	68fb      	ldr	r3, [r7, #12]
70006cf2:	2200      	movs	r2, #0
70006cf4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
70006cf8:	68fb      	ldr	r3, [r7, #12]
70006cfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006cfe:	68db      	ldr	r3, [r3, #12]
70006d00:	68f8      	ldr	r0, [r7, #12]
70006d02:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
70006d04:	2180      	movs	r1, #128	@ 0x80
70006d06:	68f8      	ldr	r0, [r7, #12]
70006d08:	f001 fbce 	bl	700084a8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
70006d0c:	68f8      	ldr	r0, [r7, #12]
70006d0e:	f001 f89e 	bl	70007e4e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
70006d12:	68fb      	ldr	r3, [r7, #12]
70006d14:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
70006d18:	2b00      	cmp	r3, #0
70006d1a:	d03a      	beq.n	70006d92 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
70006d1c:	68f8      	ldr	r0, [r7, #12]
70006d1e:	f7ff fe42 	bl	700069a6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
70006d22:	68fb      	ldr	r3, [r7, #12]
70006d24:	2200      	movs	r2, #0
70006d26:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
70006d2a:	e032      	b.n	70006d92 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
70006d2c:	7afb      	ldrb	r3, [r7, #11]
70006d2e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
70006d32:	b2db      	uxtb	r3, r3
70006d34:	4619      	mov	r1, r3
70006d36:	68f8      	ldr	r0, [r7, #12]
70006d38:	f000 f985 	bl	70007046 <USBD_CoreFindEP>
70006d3c:	4603      	mov	r3, r0
70006d3e:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
70006d40:	7dfb      	ldrb	r3, [r7, #23]
70006d42:	2bff      	cmp	r3, #255	@ 0xff
70006d44:	d025      	beq.n	70006d92 <USBD_LL_DataInStage+0x15a>
70006d46:	7dfb      	ldrb	r3, [r7, #23]
70006d48:	2b00      	cmp	r3, #0
70006d4a:	d122      	bne.n	70006d92 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
70006d4c:	68fb      	ldr	r3, [r7, #12]
70006d4e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006d52:	b2db      	uxtb	r3, r3
70006d54:	2b03      	cmp	r3, #3
70006d56:	d11c      	bne.n	70006d92 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
70006d58:	7dfa      	ldrb	r2, [r7, #23]
70006d5a:	68fb      	ldr	r3, [r7, #12]
70006d5c:	32ae      	adds	r2, #174	@ 0xae
70006d5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006d62:	695b      	ldr	r3, [r3, #20]
70006d64:	2b00      	cmp	r3, #0
70006d66:	d014      	beq.n	70006d92 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
70006d68:	7dfa      	ldrb	r2, [r7, #23]
70006d6a:	68fb      	ldr	r3, [r7, #12]
70006d6c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
70006d70:	7dfa      	ldrb	r2, [r7, #23]
70006d72:	68fb      	ldr	r3, [r7, #12]
70006d74:	32ae      	adds	r2, #174	@ 0xae
70006d76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006d7a:	695b      	ldr	r3, [r3, #20]
70006d7c:	7afa      	ldrb	r2, [r7, #11]
70006d7e:	4611      	mov	r1, r2
70006d80:	68f8      	ldr	r0, [r7, #12]
70006d82:	4798      	blx	r3
70006d84:	4603      	mov	r3, r0
70006d86:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
70006d88:	7dbb      	ldrb	r3, [r7, #22]
70006d8a:	2b00      	cmp	r3, #0
70006d8c:	d001      	beq.n	70006d92 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
70006d8e:	7dbb      	ldrb	r3, [r7, #22]
70006d90:	e000      	b.n	70006d94 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
70006d92:	2300      	movs	r3, #0
}
70006d94:	4618      	mov	r0, r3
70006d96:	3718      	adds	r7, #24
70006d98:	46bd      	mov	sp, r7
70006d9a:	bd80      	pop	{r7, pc}

70006d9c <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
70006d9c:	b580      	push	{r7, lr}
70006d9e:	b084      	sub	sp, #16
70006da0:	af00      	add	r7, sp, #0
70006da2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
70006da4:	2300      	movs	r3, #0
70006da6:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
70006da8:	687b      	ldr	r3, [r7, #4]
70006daa:	2201      	movs	r2, #1
70006dac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
70006db0:	687b      	ldr	r3, [r7, #4]
70006db2:	2200      	movs	r2, #0
70006db4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
70006db8:	687b      	ldr	r3, [r7, #4]
70006dba:	2200      	movs	r2, #0
70006dbc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
70006dbe:	687b      	ldr	r3, [r7, #4]
70006dc0:	2200      	movs	r2, #0
70006dc2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
70006dc6:	687b      	ldr	r3, [r7, #4]
70006dc8:	2200      	movs	r2, #0
70006dca:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
70006dce:	687b      	ldr	r3, [r7, #4]
70006dd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006dd4:	2b00      	cmp	r3, #0
70006dd6:	d014      	beq.n	70006e02 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
70006dd8:	687b      	ldr	r3, [r7, #4]
70006dda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006dde:	685b      	ldr	r3, [r3, #4]
70006de0:	2b00      	cmp	r3, #0
70006de2:	d00e      	beq.n	70006e02 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
70006de4:	687b      	ldr	r3, [r7, #4]
70006de6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006dea:	685b      	ldr	r3, [r3, #4]
70006dec:	687a      	ldr	r2, [r7, #4]
70006dee:	6852      	ldr	r2, [r2, #4]
70006df0:	b2d2      	uxtb	r2, r2
70006df2:	4611      	mov	r1, r2
70006df4:	6878      	ldr	r0, [r7, #4]
70006df6:	4798      	blx	r3
70006df8:	4603      	mov	r3, r0
70006dfa:	2b00      	cmp	r3, #0
70006dfc:	d001      	beq.n	70006e02 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
70006dfe:	2303      	movs	r3, #3
70006e00:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
70006e02:	2340      	movs	r3, #64	@ 0x40
70006e04:	2200      	movs	r2, #0
70006e06:	2100      	movs	r1, #0
70006e08:	6878      	ldr	r0, [r7, #4]
70006e0a:	f001 fb08 	bl	7000841e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
70006e0e:	687b      	ldr	r3, [r7, #4]
70006e10:	2201      	movs	r2, #1
70006e12:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
70006e16:	687b      	ldr	r3, [r7, #4]
70006e18:	2240      	movs	r2, #64	@ 0x40
70006e1a:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
70006e1e:	2340      	movs	r3, #64	@ 0x40
70006e20:	2200      	movs	r2, #0
70006e22:	2180      	movs	r1, #128	@ 0x80
70006e24:	6878      	ldr	r0, [r7, #4]
70006e26:	f001 fafa 	bl	7000841e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
70006e2a:	687b      	ldr	r3, [r7, #4]
70006e2c:	2201      	movs	r2, #1
70006e2e:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
70006e30:	687b      	ldr	r3, [r7, #4]
70006e32:	2240      	movs	r2, #64	@ 0x40
70006e34:	621a      	str	r2, [r3, #32]

  return ret;
70006e36:	7bfb      	ldrb	r3, [r7, #15]
}
70006e38:	4618      	mov	r0, r3
70006e3a:	3710      	adds	r7, #16
70006e3c:	46bd      	mov	sp, r7
70006e3e:	bd80      	pop	{r7, pc}

70006e40 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
70006e40:	b480      	push	{r7}
70006e42:	b083      	sub	sp, #12
70006e44:	af00      	add	r7, sp, #0
70006e46:	6078      	str	r0, [r7, #4]
70006e48:	460b      	mov	r3, r1
70006e4a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
70006e4c:	687b      	ldr	r3, [r7, #4]
70006e4e:	78fa      	ldrb	r2, [r7, #3]
70006e50:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
70006e52:	2300      	movs	r3, #0
}
70006e54:	4618      	mov	r0, r3
70006e56:	370c      	adds	r7, #12
70006e58:	46bd      	mov	sp, r7
70006e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
70006e5e:	4770      	bx	lr

70006e60 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
70006e60:	b480      	push	{r7}
70006e62:	b083      	sub	sp, #12
70006e64:	af00      	add	r7, sp, #0
70006e66:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
70006e68:	687b      	ldr	r3, [r7, #4]
70006e6a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006e6e:	b2db      	uxtb	r3, r3
70006e70:	2b04      	cmp	r3, #4
70006e72:	d006      	beq.n	70006e82 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
70006e74:	687b      	ldr	r3, [r7, #4]
70006e76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006e7a:	b2da      	uxtb	r2, r3
70006e7c:	687b      	ldr	r3, [r7, #4]
70006e7e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
70006e82:	687b      	ldr	r3, [r7, #4]
70006e84:	2204      	movs	r2, #4
70006e86:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
70006e8a:	2300      	movs	r3, #0
}
70006e8c:	4618      	mov	r0, r3
70006e8e:	370c      	adds	r7, #12
70006e90:	46bd      	mov	sp, r7
70006e92:	f85d 7b04 	ldr.w	r7, [sp], #4
70006e96:	4770      	bx	lr

70006e98 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
70006e98:	b480      	push	{r7}
70006e9a:	b083      	sub	sp, #12
70006e9c:	af00      	add	r7, sp, #0
70006e9e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
70006ea0:	687b      	ldr	r3, [r7, #4]
70006ea2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006ea6:	b2db      	uxtb	r3, r3
70006ea8:	2b04      	cmp	r3, #4
70006eaa:	d106      	bne.n	70006eba <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
70006eac:	687b      	ldr	r3, [r7, #4]
70006eae:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
70006eb2:	b2da      	uxtb	r2, r3
70006eb4:	687b      	ldr	r3, [r7, #4]
70006eb6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
70006eba:	2300      	movs	r3, #0
}
70006ebc:	4618      	mov	r0, r3
70006ebe:	370c      	adds	r7, #12
70006ec0:	46bd      	mov	sp, r7
70006ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
70006ec6:	4770      	bx	lr

70006ec8 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
70006ec8:	b580      	push	{r7, lr}
70006eca:	b082      	sub	sp, #8
70006ecc:	af00      	add	r7, sp, #0
70006ece:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
70006ed0:	687b      	ldr	r3, [r7, #4]
70006ed2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006ed6:	b2db      	uxtb	r3, r3
70006ed8:	2b03      	cmp	r3, #3
70006eda:	d110      	bne.n	70006efe <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
70006edc:	687b      	ldr	r3, [r7, #4]
70006ede:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006ee2:	2b00      	cmp	r3, #0
70006ee4:	d00b      	beq.n	70006efe <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
70006ee6:	687b      	ldr	r3, [r7, #4]
70006ee8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006eec:	69db      	ldr	r3, [r3, #28]
70006eee:	2b00      	cmp	r3, #0
70006ef0:	d005      	beq.n	70006efe <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
70006ef2:	687b      	ldr	r3, [r7, #4]
70006ef4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006ef8:	69db      	ldr	r3, [r3, #28]
70006efa:	6878      	ldr	r0, [r7, #4]
70006efc:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
70006efe:	2300      	movs	r3, #0
}
70006f00:	4618      	mov	r0, r3
70006f02:	3708      	adds	r7, #8
70006f04:	46bd      	mov	sp, r7
70006f06:	bd80      	pop	{r7, pc}

70006f08 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
70006f08:	b580      	push	{r7, lr}
70006f0a:	b082      	sub	sp, #8
70006f0c:	af00      	add	r7, sp, #0
70006f0e:	6078      	str	r0, [r7, #4]
70006f10:	460b      	mov	r3, r1
70006f12:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
70006f14:	687b      	ldr	r3, [r7, #4]
70006f16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70006f1a:	687b      	ldr	r3, [r7, #4]
70006f1c:	32ae      	adds	r2, #174	@ 0xae
70006f1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006f22:	2b00      	cmp	r3, #0
70006f24:	d101      	bne.n	70006f2a <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
70006f26:	2303      	movs	r3, #3
70006f28:	e01c      	b.n	70006f64 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
70006f2a:	687b      	ldr	r3, [r7, #4]
70006f2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006f30:	b2db      	uxtb	r3, r3
70006f32:	2b03      	cmp	r3, #3
70006f34:	d115      	bne.n	70006f62 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
70006f36:	687b      	ldr	r3, [r7, #4]
70006f38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70006f3c:	687b      	ldr	r3, [r7, #4]
70006f3e:	32ae      	adds	r2, #174	@ 0xae
70006f40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006f44:	6a1b      	ldr	r3, [r3, #32]
70006f46:	2b00      	cmp	r3, #0
70006f48:	d00b      	beq.n	70006f62 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
70006f4a:	687b      	ldr	r3, [r7, #4]
70006f4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70006f50:	687b      	ldr	r3, [r7, #4]
70006f52:	32ae      	adds	r2, #174	@ 0xae
70006f54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006f58:	6a1b      	ldr	r3, [r3, #32]
70006f5a:	78fa      	ldrb	r2, [r7, #3]
70006f5c:	4611      	mov	r1, r2
70006f5e:	6878      	ldr	r0, [r7, #4]
70006f60:	4798      	blx	r3
    }
  }

  return USBD_OK;
70006f62:	2300      	movs	r3, #0
}
70006f64:	4618      	mov	r0, r3
70006f66:	3708      	adds	r7, #8
70006f68:	46bd      	mov	sp, r7
70006f6a:	bd80      	pop	{r7, pc}

70006f6c <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
70006f6c:	b580      	push	{r7, lr}
70006f6e:	b082      	sub	sp, #8
70006f70:	af00      	add	r7, sp, #0
70006f72:	6078      	str	r0, [r7, #4]
70006f74:	460b      	mov	r3, r1
70006f76:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
70006f78:	687b      	ldr	r3, [r7, #4]
70006f7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70006f7e:	687b      	ldr	r3, [r7, #4]
70006f80:	32ae      	adds	r2, #174	@ 0xae
70006f82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006f86:	2b00      	cmp	r3, #0
70006f88:	d101      	bne.n	70006f8e <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
70006f8a:	2303      	movs	r3, #3
70006f8c:	e01c      	b.n	70006fc8 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
70006f8e:	687b      	ldr	r3, [r7, #4]
70006f90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006f94:	b2db      	uxtb	r3, r3
70006f96:	2b03      	cmp	r3, #3
70006f98:	d115      	bne.n	70006fc6 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
70006f9a:	687b      	ldr	r3, [r7, #4]
70006f9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70006fa0:	687b      	ldr	r3, [r7, #4]
70006fa2:	32ae      	adds	r2, #174	@ 0xae
70006fa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70006faa:	2b00      	cmp	r3, #0
70006fac:	d00b      	beq.n	70006fc6 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
70006fae:	687b      	ldr	r3, [r7, #4]
70006fb0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70006fb4:	687b      	ldr	r3, [r7, #4]
70006fb6:	32ae      	adds	r2, #174	@ 0xae
70006fb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70006fbe:	78fa      	ldrb	r2, [r7, #3]
70006fc0:	4611      	mov	r1, r2
70006fc2:	6878      	ldr	r0, [r7, #4]
70006fc4:	4798      	blx	r3
    }
  }

  return USBD_OK;
70006fc6:	2300      	movs	r3, #0
}
70006fc8:	4618      	mov	r0, r3
70006fca:	3708      	adds	r7, #8
70006fcc:	46bd      	mov	sp, r7
70006fce:	bd80      	pop	{r7, pc}

70006fd0 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
70006fd0:	b480      	push	{r7}
70006fd2:	b083      	sub	sp, #12
70006fd4:	af00      	add	r7, sp, #0
70006fd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
70006fd8:	2300      	movs	r3, #0
}
70006fda:	4618      	mov	r0, r3
70006fdc:	370c      	adds	r7, #12
70006fde:	46bd      	mov	sp, r7
70006fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
70006fe4:	4770      	bx	lr

70006fe6 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
70006fe6:	b580      	push	{r7, lr}
70006fe8:	b084      	sub	sp, #16
70006fea:	af00      	add	r7, sp, #0
70006fec:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
70006fee:	2300      	movs	r3, #0
70006ff0:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
70006ff2:	687b      	ldr	r3, [r7, #4]
70006ff4:	2201      	movs	r2, #1
70006ff6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
70006ffa:	687b      	ldr	r3, [r7, #4]
70006ffc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70007000:	2b00      	cmp	r3, #0
70007002:	d00e      	beq.n	70007022 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
70007004:	687b      	ldr	r3, [r7, #4]
70007006:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
7000700a:	685b      	ldr	r3, [r3, #4]
7000700c:	687a      	ldr	r2, [r7, #4]
7000700e:	6852      	ldr	r2, [r2, #4]
70007010:	b2d2      	uxtb	r2, r2
70007012:	4611      	mov	r1, r2
70007014:	6878      	ldr	r0, [r7, #4]
70007016:	4798      	blx	r3
70007018:	4603      	mov	r3, r0
7000701a:	2b00      	cmp	r3, #0
7000701c:	d001      	beq.n	70007022 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
7000701e:	2303      	movs	r3, #3
70007020:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
70007022:	7bfb      	ldrb	r3, [r7, #15]
}
70007024:	4618      	mov	r0, r3
70007026:	3710      	adds	r7, #16
70007028:	46bd      	mov	sp, r7
7000702a:	bd80      	pop	{r7, pc}

7000702c <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
7000702c:	b480      	push	{r7}
7000702e:	b083      	sub	sp, #12
70007030:	af00      	add	r7, sp, #0
70007032:	6078      	str	r0, [r7, #4]
70007034:	460b      	mov	r3, r1
70007036:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
70007038:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
7000703a:	4618      	mov	r0, r3
7000703c:	370c      	adds	r7, #12
7000703e:	46bd      	mov	sp, r7
70007040:	f85d 7b04 	ldr.w	r7, [sp], #4
70007044:	4770      	bx	lr

70007046 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
70007046:	b480      	push	{r7}
70007048:	b083      	sub	sp, #12
7000704a:	af00      	add	r7, sp, #0
7000704c:	6078      	str	r0, [r7, #4]
7000704e:	460b      	mov	r3, r1
70007050:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
70007052:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
70007054:	4618      	mov	r0, r3
70007056:	370c      	adds	r7, #12
70007058:	46bd      	mov	sp, r7
7000705a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000705e:	4770      	bx	lr

70007060 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
70007060:	b480      	push	{r7}
70007062:	b087      	sub	sp, #28
70007064:	af00      	add	r7, sp, #0
70007066:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
70007068:	687b      	ldr	r3, [r7, #4]
7000706a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
7000706c:	697b      	ldr	r3, [r7, #20]
7000706e:	781b      	ldrb	r3, [r3, #0]
70007070:	827b      	strh	r3, [r7, #18]
  _pbuff++;
70007072:	697b      	ldr	r3, [r7, #20]
70007074:	3301      	adds	r3, #1
70007076:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
70007078:	697b      	ldr	r3, [r7, #20]
7000707a:	781b      	ldrb	r3, [r3, #0]
7000707c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
7000707e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
70007082:	021b      	lsls	r3, r3, #8
70007084:	b21a      	sxth	r2, r3
70007086:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
7000708a:	4313      	orrs	r3, r2
7000708c:	b21b      	sxth	r3, r3
7000708e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
70007090:	89fb      	ldrh	r3, [r7, #14]
}
70007092:	4618      	mov	r0, r3
70007094:	371c      	adds	r7, #28
70007096:	46bd      	mov	sp, r7
70007098:	f85d 7b04 	ldr.w	r7, [sp], #4
7000709c:	4770      	bx	lr
	...

700070a0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
700070a0:	b580      	push	{r7, lr}
700070a2:	b084      	sub	sp, #16
700070a4:	af00      	add	r7, sp, #0
700070a6:	6078      	str	r0, [r7, #4]
700070a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
700070aa:	2300      	movs	r3, #0
700070ac:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
700070ae:	683b      	ldr	r3, [r7, #0]
700070b0:	781b      	ldrb	r3, [r3, #0]
700070b2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
700070b6:	2b40      	cmp	r3, #64	@ 0x40
700070b8:	d005      	beq.n	700070c6 <USBD_StdDevReq+0x26>
700070ba:	2b40      	cmp	r3, #64	@ 0x40
700070bc:	d857      	bhi.n	7000716e <USBD_StdDevReq+0xce>
700070be:	2b00      	cmp	r3, #0
700070c0:	d00f      	beq.n	700070e2 <USBD_StdDevReq+0x42>
700070c2:	2b20      	cmp	r3, #32
700070c4:	d153      	bne.n	7000716e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
700070c6:	687b      	ldr	r3, [r7, #4]
700070c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
700070cc:	687b      	ldr	r3, [r7, #4]
700070ce:	32ae      	adds	r2, #174	@ 0xae
700070d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700070d4:	689b      	ldr	r3, [r3, #8]
700070d6:	6839      	ldr	r1, [r7, #0]
700070d8:	6878      	ldr	r0, [r7, #4]
700070da:	4798      	blx	r3
700070dc:	4603      	mov	r3, r0
700070de:	73fb      	strb	r3, [r7, #15]
      break;
700070e0:	e04a      	b.n	70007178 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
700070e2:	683b      	ldr	r3, [r7, #0]
700070e4:	785b      	ldrb	r3, [r3, #1]
700070e6:	2b09      	cmp	r3, #9
700070e8:	d83b      	bhi.n	70007162 <USBD_StdDevReq+0xc2>
700070ea:	a201      	add	r2, pc, #4	@ (adr r2, 700070f0 <USBD_StdDevReq+0x50>)
700070ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
700070f0:	70007145 	.word	0x70007145
700070f4:	70007159 	.word	0x70007159
700070f8:	70007163 	.word	0x70007163
700070fc:	7000714f 	.word	0x7000714f
70007100:	70007163 	.word	0x70007163
70007104:	70007123 	.word	0x70007123
70007108:	70007119 	.word	0x70007119
7000710c:	70007163 	.word	0x70007163
70007110:	7000713b 	.word	0x7000713b
70007114:	7000712d 	.word	0x7000712d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
70007118:	6839      	ldr	r1, [r7, #0]
7000711a:	6878      	ldr	r0, [r7, #4]
7000711c:	f000 fa3c 	bl	70007598 <USBD_GetDescriptor>
          break;
70007120:	e024      	b.n	7000716c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
70007122:	6839      	ldr	r1, [r7, #0]
70007124:	6878      	ldr	r0, [r7, #4]
70007126:	f000 fbcb 	bl	700078c0 <USBD_SetAddress>
          break;
7000712a:	e01f      	b.n	7000716c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
7000712c:	6839      	ldr	r1, [r7, #0]
7000712e:	6878      	ldr	r0, [r7, #4]
70007130:	f000 fc0a 	bl	70007948 <USBD_SetConfig>
70007134:	4603      	mov	r3, r0
70007136:	73fb      	strb	r3, [r7, #15]
          break;
70007138:	e018      	b.n	7000716c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
7000713a:	6839      	ldr	r1, [r7, #0]
7000713c:	6878      	ldr	r0, [r7, #4]
7000713e:	f000 fcad 	bl	70007a9c <USBD_GetConfig>
          break;
70007142:	e013      	b.n	7000716c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
70007144:	6839      	ldr	r1, [r7, #0]
70007146:	6878      	ldr	r0, [r7, #4]
70007148:	f000 fcde 	bl	70007b08 <USBD_GetStatus>
          break;
7000714c:	e00e      	b.n	7000716c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
7000714e:	6839      	ldr	r1, [r7, #0]
70007150:	6878      	ldr	r0, [r7, #4]
70007152:	f000 fd0d 	bl	70007b70 <USBD_SetFeature>
          break;
70007156:	e009      	b.n	7000716c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
70007158:	6839      	ldr	r1, [r7, #0]
7000715a:	6878      	ldr	r0, [r7, #4]
7000715c:	f000 fd31 	bl	70007bc2 <USBD_ClrFeature>
          break;
70007160:	e004      	b.n	7000716c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
70007162:	6839      	ldr	r1, [r7, #0]
70007164:	6878      	ldr	r0, [r7, #4]
70007166:	f000 fd88 	bl	70007c7a <USBD_CtlError>
          break;
7000716a:	bf00      	nop
      }
      break;
7000716c:	e004      	b.n	70007178 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
7000716e:	6839      	ldr	r1, [r7, #0]
70007170:	6878      	ldr	r0, [r7, #4]
70007172:	f000 fd82 	bl	70007c7a <USBD_CtlError>
      break;
70007176:	bf00      	nop
  }

  return ret;
70007178:	7bfb      	ldrb	r3, [r7, #15]
}
7000717a:	4618      	mov	r0, r3
7000717c:	3710      	adds	r7, #16
7000717e:	46bd      	mov	sp, r7
70007180:	bd80      	pop	{r7, pc}
70007182:	bf00      	nop

70007184 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007184:	b580      	push	{r7, lr}
70007186:	b084      	sub	sp, #16
70007188:	af00      	add	r7, sp, #0
7000718a:	6078      	str	r0, [r7, #4]
7000718c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
7000718e:	2300      	movs	r3, #0
70007190:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
70007192:	683b      	ldr	r3, [r7, #0]
70007194:	781b      	ldrb	r3, [r3, #0]
70007196:	f003 0360 	and.w	r3, r3, #96	@ 0x60
7000719a:	2b40      	cmp	r3, #64	@ 0x40
7000719c:	d005      	beq.n	700071aa <USBD_StdItfReq+0x26>
7000719e:	2b40      	cmp	r3, #64	@ 0x40
700071a0:	d852      	bhi.n	70007248 <USBD_StdItfReq+0xc4>
700071a2:	2b00      	cmp	r3, #0
700071a4:	d001      	beq.n	700071aa <USBD_StdItfReq+0x26>
700071a6:	2b20      	cmp	r3, #32
700071a8:	d14e      	bne.n	70007248 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
700071aa:	687b      	ldr	r3, [r7, #4]
700071ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
700071b0:	b2db      	uxtb	r3, r3
700071b2:	3b01      	subs	r3, #1
700071b4:	2b02      	cmp	r3, #2
700071b6:	d840      	bhi.n	7000723a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
700071b8:	683b      	ldr	r3, [r7, #0]
700071ba:	889b      	ldrh	r3, [r3, #4]
700071bc:	b2db      	uxtb	r3, r3
700071be:	2b01      	cmp	r3, #1
700071c0:	d836      	bhi.n	70007230 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
700071c2:	683b      	ldr	r3, [r7, #0]
700071c4:	889b      	ldrh	r3, [r3, #4]
700071c6:	b2db      	uxtb	r3, r3
700071c8:	4619      	mov	r1, r3
700071ca:	6878      	ldr	r0, [r7, #4]
700071cc:	f7ff ff2e 	bl	7000702c <USBD_CoreFindIF>
700071d0:	4603      	mov	r3, r0
700071d2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
700071d4:	7bbb      	ldrb	r3, [r7, #14]
700071d6:	2bff      	cmp	r3, #255	@ 0xff
700071d8:	d01d      	beq.n	70007216 <USBD_StdItfReq+0x92>
700071da:	7bbb      	ldrb	r3, [r7, #14]
700071dc:	2b00      	cmp	r3, #0
700071de:	d11a      	bne.n	70007216 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
700071e0:	7bba      	ldrb	r2, [r7, #14]
700071e2:	687b      	ldr	r3, [r7, #4]
700071e4:	32ae      	adds	r2, #174	@ 0xae
700071e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700071ea:	689b      	ldr	r3, [r3, #8]
700071ec:	2b00      	cmp	r3, #0
700071ee:	d00f      	beq.n	70007210 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
700071f0:	7bba      	ldrb	r2, [r7, #14]
700071f2:	687b      	ldr	r3, [r7, #4]
700071f4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
700071f8:	7bba      	ldrb	r2, [r7, #14]
700071fa:	687b      	ldr	r3, [r7, #4]
700071fc:	32ae      	adds	r2, #174	@ 0xae
700071fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70007202:	689b      	ldr	r3, [r3, #8]
70007204:	6839      	ldr	r1, [r7, #0]
70007206:	6878      	ldr	r0, [r7, #4]
70007208:	4798      	blx	r3
7000720a:	4603      	mov	r3, r0
7000720c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
7000720e:	e004      	b.n	7000721a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
70007210:	2303      	movs	r3, #3
70007212:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
70007214:	e001      	b.n	7000721a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
70007216:	2303      	movs	r3, #3
70007218:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
7000721a:	683b      	ldr	r3, [r7, #0]
7000721c:	88db      	ldrh	r3, [r3, #6]
7000721e:	2b00      	cmp	r3, #0
70007220:	d110      	bne.n	70007244 <USBD_StdItfReq+0xc0>
70007222:	7bfb      	ldrb	r3, [r7, #15]
70007224:	2b00      	cmp	r3, #0
70007226:	d10d      	bne.n	70007244 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
70007228:	6878      	ldr	r0, [r7, #4]
7000722a:	f000 fdfd 	bl	70007e28 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
7000722e:	e009      	b.n	70007244 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
70007230:	6839      	ldr	r1, [r7, #0]
70007232:	6878      	ldr	r0, [r7, #4]
70007234:	f000 fd21 	bl	70007c7a <USBD_CtlError>
          break;
70007238:	e004      	b.n	70007244 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
7000723a:	6839      	ldr	r1, [r7, #0]
7000723c:	6878      	ldr	r0, [r7, #4]
7000723e:	f000 fd1c 	bl	70007c7a <USBD_CtlError>
          break;
70007242:	e000      	b.n	70007246 <USBD_StdItfReq+0xc2>
          break;
70007244:	bf00      	nop
      }
      break;
70007246:	e004      	b.n	70007252 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
70007248:	6839      	ldr	r1, [r7, #0]
7000724a:	6878      	ldr	r0, [r7, #4]
7000724c:	f000 fd15 	bl	70007c7a <USBD_CtlError>
      break;
70007250:	bf00      	nop
  }

  return ret;
70007252:	7bfb      	ldrb	r3, [r7, #15]
}
70007254:	4618      	mov	r0, r3
70007256:	3710      	adds	r7, #16
70007258:	46bd      	mov	sp, r7
7000725a:	bd80      	pop	{r7, pc}

7000725c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
7000725c:	b580      	push	{r7, lr}
7000725e:	b084      	sub	sp, #16
70007260:	af00      	add	r7, sp, #0
70007262:	6078      	str	r0, [r7, #4]
70007264:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
70007266:	2300      	movs	r3, #0
70007268:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
7000726a:	683b      	ldr	r3, [r7, #0]
7000726c:	889b      	ldrh	r3, [r3, #4]
7000726e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
70007270:	683b      	ldr	r3, [r7, #0]
70007272:	781b      	ldrb	r3, [r3, #0]
70007274:	f003 0360 	and.w	r3, r3, #96	@ 0x60
70007278:	2b40      	cmp	r3, #64	@ 0x40
7000727a:	d007      	beq.n	7000728c <USBD_StdEPReq+0x30>
7000727c:	2b40      	cmp	r3, #64	@ 0x40
7000727e:	f200 817f 	bhi.w	70007580 <USBD_StdEPReq+0x324>
70007282:	2b00      	cmp	r3, #0
70007284:	d02a      	beq.n	700072dc <USBD_StdEPReq+0x80>
70007286:	2b20      	cmp	r3, #32
70007288:	f040 817a 	bne.w	70007580 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
7000728c:	7bbb      	ldrb	r3, [r7, #14]
7000728e:	4619      	mov	r1, r3
70007290:	6878      	ldr	r0, [r7, #4]
70007292:	f7ff fed8 	bl	70007046 <USBD_CoreFindEP>
70007296:	4603      	mov	r3, r0
70007298:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
7000729a:	7b7b      	ldrb	r3, [r7, #13]
7000729c:	2bff      	cmp	r3, #255	@ 0xff
7000729e:	f000 8174 	beq.w	7000758a <USBD_StdEPReq+0x32e>
700072a2:	7b7b      	ldrb	r3, [r7, #13]
700072a4:	2b00      	cmp	r3, #0
700072a6:	f040 8170 	bne.w	7000758a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
700072aa:	7b7a      	ldrb	r2, [r7, #13]
700072ac:	687b      	ldr	r3, [r7, #4]
700072ae:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
700072b2:	7b7a      	ldrb	r2, [r7, #13]
700072b4:	687b      	ldr	r3, [r7, #4]
700072b6:	32ae      	adds	r2, #174	@ 0xae
700072b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700072bc:	689b      	ldr	r3, [r3, #8]
700072be:	2b00      	cmp	r3, #0
700072c0:	f000 8163 	beq.w	7000758a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
700072c4:	7b7a      	ldrb	r2, [r7, #13]
700072c6:	687b      	ldr	r3, [r7, #4]
700072c8:	32ae      	adds	r2, #174	@ 0xae
700072ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700072ce:	689b      	ldr	r3, [r3, #8]
700072d0:	6839      	ldr	r1, [r7, #0]
700072d2:	6878      	ldr	r0, [r7, #4]
700072d4:	4798      	blx	r3
700072d6:	4603      	mov	r3, r0
700072d8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
700072da:	e156      	b.n	7000758a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
700072dc:	683b      	ldr	r3, [r7, #0]
700072de:	785b      	ldrb	r3, [r3, #1]
700072e0:	2b03      	cmp	r3, #3
700072e2:	d008      	beq.n	700072f6 <USBD_StdEPReq+0x9a>
700072e4:	2b03      	cmp	r3, #3
700072e6:	f300 8145 	bgt.w	70007574 <USBD_StdEPReq+0x318>
700072ea:	2b00      	cmp	r3, #0
700072ec:	f000 809b 	beq.w	70007426 <USBD_StdEPReq+0x1ca>
700072f0:	2b01      	cmp	r3, #1
700072f2:	d03c      	beq.n	7000736e <USBD_StdEPReq+0x112>
700072f4:	e13e      	b.n	70007574 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
700072f6:	687b      	ldr	r3, [r7, #4]
700072f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
700072fc:	b2db      	uxtb	r3, r3
700072fe:	2b02      	cmp	r3, #2
70007300:	d002      	beq.n	70007308 <USBD_StdEPReq+0xac>
70007302:	2b03      	cmp	r3, #3
70007304:	d016      	beq.n	70007334 <USBD_StdEPReq+0xd8>
70007306:	e02c      	b.n	70007362 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
70007308:	7bbb      	ldrb	r3, [r7, #14]
7000730a:	2b00      	cmp	r3, #0
7000730c:	d00d      	beq.n	7000732a <USBD_StdEPReq+0xce>
7000730e:	7bbb      	ldrb	r3, [r7, #14]
70007310:	2b80      	cmp	r3, #128	@ 0x80
70007312:	d00a      	beq.n	7000732a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
70007314:	7bbb      	ldrb	r3, [r7, #14]
70007316:	4619      	mov	r1, r3
70007318:	6878      	ldr	r0, [r7, #4]
7000731a:	f001 f8c5 	bl	700084a8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
7000731e:	2180      	movs	r1, #128	@ 0x80
70007320:	6878      	ldr	r0, [r7, #4]
70007322:	f001 f8c1 	bl	700084a8 <USBD_LL_StallEP>
70007326:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
70007328:	e020      	b.n	7000736c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
7000732a:	6839      	ldr	r1, [r7, #0]
7000732c:	6878      	ldr	r0, [r7, #4]
7000732e:	f000 fca4 	bl	70007c7a <USBD_CtlError>
              break;
70007332:	e01b      	b.n	7000736c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
70007334:	683b      	ldr	r3, [r7, #0]
70007336:	885b      	ldrh	r3, [r3, #2]
70007338:	2b00      	cmp	r3, #0
7000733a:	d10e      	bne.n	7000735a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
7000733c:	7bbb      	ldrb	r3, [r7, #14]
7000733e:	2b00      	cmp	r3, #0
70007340:	d00b      	beq.n	7000735a <USBD_StdEPReq+0xfe>
70007342:	7bbb      	ldrb	r3, [r7, #14]
70007344:	2b80      	cmp	r3, #128	@ 0x80
70007346:	d008      	beq.n	7000735a <USBD_StdEPReq+0xfe>
70007348:	683b      	ldr	r3, [r7, #0]
7000734a:	88db      	ldrh	r3, [r3, #6]
7000734c:	2b00      	cmp	r3, #0
7000734e:	d104      	bne.n	7000735a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
70007350:	7bbb      	ldrb	r3, [r7, #14]
70007352:	4619      	mov	r1, r3
70007354:	6878      	ldr	r0, [r7, #4]
70007356:	f001 f8a7 	bl	700084a8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
7000735a:	6878      	ldr	r0, [r7, #4]
7000735c:	f000 fd64 	bl	70007e28 <USBD_CtlSendStatus>

              break;
70007360:	e004      	b.n	7000736c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
70007362:	6839      	ldr	r1, [r7, #0]
70007364:	6878      	ldr	r0, [r7, #4]
70007366:	f000 fc88 	bl	70007c7a <USBD_CtlError>
              break;
7000736a:	bf00      	nop
          }
          break;
7000736c:	e107      	b.n	7000757e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
7000736e:	687b      	ldr	r3, [r7, #4]
70007370:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007374:	b2db      	uxtb	r3, r3
70007376:	2b02      	cmp	r3, #2
70007378:	d002      	beq.n	70007380 <USBD_StdEPReq+0x124>
7000737a:	2b03      	cmp	r3, #3
7000737c:	d016      	beq.n	700073ac <USBD_StdEPReq+0x150>
7000737e:	e04b      	b.n	70007418 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
70007380:	7bbb      	ldrb	r3, [r7, #14]
70007382:	2b00      	cmp	r3, #0
70007384:	d00d      	beq.n	700073a2 <USBD_StdEPReq+0x146>
70007386:	7bbb      	ldrb	r3, [r7, #14]
70007388:	2b80      	cmp	r3, #128	@ 0x80
7000738a:	d00a      	beq.n	700073a2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
7000738c:	7bbb      	ldrb	r3, [r7, #14]
7000738e:	4619      	mov	r1, r3
70007390:	6878      	ldr	r0, [r7, #4]
70007392:	f001 f889 	bl	700084a8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
70007396:	2180      	movs	r1, #128	@ 0x80
70007398:	6878      	ldr	r0, [r7, #4]
7000739a:	f001 f885 	bl	700084a8 <USBD_LL_StallEP>
7000739e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
700073a0:	e040      	b.n	70007424 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
700073a2:	6839      	ldr	r1, [r7, #0]
700073a4:	6878      	ldr	r0, [r7, #4]
700073a6:	f000 fc68 	bl	70007c7a <USBD_CtlError>
              break;
700073aa:	e03b      	b.n	70007424 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
700073ac:	683b      	ldr	r3, [r7, #0]
700073ae:	885b      	ldrh	r3, [r3, #2]
700073b0:	2b00      	cmp	r3, #0
700073b2:	d136      	bne.n	70007422 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
700073b4:	7bbb      	ldrb	r3, [r7, #14]
700073b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
700073ba:	2b00      	cmp	r3, #0
700073bc:	d004      	beq.n	700073c8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
700073be:	7bbb      	ldrb	r3, [r7, #14]
700073c0:	4619      	mov	r1, r3
700073c2:	6878      	ldr	r0, [r7, #4]
700073c4:	f001 f88f 	bl	700084e6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
700073c8:	6878      	ldr	r0, [r7, #4]
700073ca:	f000 fd2d 	bl	70007e28 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
700073ce:	7bbb      	ldrb	r3, [r7, #14]
700073d0:	4619      	mov	r1, r3
700073d2:	6878      	ldr	r0, [r7, #4]
700073d4:	f7ff fe37 	bl	70007046 <USBD_CoreFindEP>
700073d8:	4603      	mov	r3, r0
700073da:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
700073dc:	7b7b      	ldrb	r3, [r7, #13]
700073de:	2bff      	cmp	r3, #255	@ 0xff
700073e0:	d01f      	beq.n	70007422 <USBD_StdEPReq+0x1c6>
700073e2:	7b7b      	ldrb	r3, [r7, #13]
700073e4:	2b00      	cmp	r3, #0
700073e6:	d11c      	bne.n	70007422 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
700073e8:	7b7a      	ldrb	r2, [r7, #13]
700073ea:	687b      	ldr	r3, [r7, #4]
700073ec:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
700073f0:	7b7a      	ldrb	r2, [r7, #13]
700073f2:	687b      	ldr	r3, [r7, #4]
700073f4:	32ae      	adds	r2, #174	@ 0xae
700073f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700073fa:	689b      	ldr	r3, [r3, #8]
700073fc:	2b00      	cmp	r3, #0
700073fe:	d010      	beq.n	70007422 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
70007400:	7b7a      	ldrb	r2, [r7, #13]
70007402:	687b      	ldr	r3, [r7, #4]
70007404:	32ae      	adds	r2, #174	@ 0xae
70007406:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
7000740a:	689b      	ldr	r3, [r3, #8]
7000740c:	6839      	ldr	r1, [r7, #0]
7000740e:	6878      	ldr	r0, [r7, #4]
70007410:	4798      	blx	r3
70007412:	4603      	mov	r3, r0
70007414:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
70007416:	e004      	b.n	70007422 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
70007418:	6839      	ldr	r1, [r7, #0]
7000741a:	6878      	ldr	r0, [r7, #4]
7000741c:	f000 fc2d 	bl	70007c7a <USBD_CtlError>
              break;
70007420:	e000      	b.n	70007424 <USBD_StdEPReq+0x1c8>
              break;
70007422:	bf00      	nop
          }
          break;
70007424:	e0ab      	b.n	7000757e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
70007426:	687b      	ldr	r3, [r7, #4]
70007428:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
7000742c:	b2db      	uxtb	r3, r3
7000742e:	2b02      	cmp	r3, #2
70007430:	d002      	beq.n	70007438 <USBD_StdEPReq+0x1dc>
70007432:	2b03      	cmp	r3, #3
70007434:	d032      	beq.n	7000749c <USBD_StdEPReq+0x240>
70007436:	e097      	b.n	70007568 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
70007438:	7bbb      	ldrb	r3, [r7, #14]
7000743a:	2b00      	cmp	r3, #0
7000743c:	d007      	beq.n	7000744e <USBD_StdEPReq+0x1f2>
7000743e:	7bbb      	ldrb	r3, [r7, #14]
70007440:	2b80      	cmp	r3, #128	@ 0x80
70007442:	d004      	beq.n	7000744e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
70007444:	6839      	ldr	r1, [r7, #0]
70007446:	6878      	ldr	r0, [r7, #4]
70007448:	f000 fc17 	bl	70007c7a <USBD_CtlError>
                break;
7000744c:	e091      	b.n	70007572 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
7000744e:	f997 300e 	ldrsb.w	r3, [r7, #14]
70007452:	2b00      	cmp	r3, #0
70007454:	da0b      	bge.n	7000746e <USBD_StdEPReq+0x212>
70007456:	7bbb      	ldrb	r3, [r7, #14]
70007458:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
7000745c:	4613      	mov	r3, r2
7000745e:	009b      	lsls	r3, r3, #2
70007460:	4413      	add	r3, r2
70007462:	009b      	lsls	r3, r3, #2
70007464:	3310      	adds	r3, #16
70007466:	687a      	ldr	r2, [r7, #4]
70007468:	4413      	add	r3, r2
7000746a:	3304      	adds	r3, #4
7000746c:	e00b      	b.n	70007486 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
7000746e:	7bbb      	ldrb	r3, [r7, #14]
70007470:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
70007474:	4613      	mov	r3, r2
70007476:	009b      	lsls	r3, r3, #2
70007478:	4413      	add	r3, r2
7000747a:	009b      	lsls	r3, r3, #2
7000747c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
70007480:	687a      	ldr	r2, [r7, #4]
70007482:	4413      	add	r3, r2
70007484:	3304      	adds	r3, #4
70007486:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
70007488:	68bb      	ldr	r3, [r7, #8]
7000748a:	2200      	movs	r2, #0
7000748c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
7000748e:	68bb      	ldr	r3, [r7, #8]
70007490:	2202      	movs	r2, #2
70007492:	4619      	mov	r1, r3
70007494:	6878      	ldr	r0, [r7, #4]
70007496:	f000 fc6d 	bl	70007d74 <USBD_CtlSendData>
              break;
7000749a:	e06a      	b.n	70007572 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
7000749c:	f997 300e 	ldrsb.w	r3, [r7, #14]
700074a0:	2b00      	cmp	r3, #0
700074a2:	da11      	bge.n	700074c8 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
700074a4:	7bbb      	ldrb	r3, [r7, #14]
700074a6:	f003 020f 	and.w	r2, r3, #15
700074aa:	6879      	ldr	r1, [r7, #4]
700074ac:	4613      	mov	r3, r2
700074ae:	009b      	lsls	r3, r3, #2
700074b0:	4413      	add	r3, r2
700074b2:	009b      	lsls	r3, r3, #2
700074b4:	440b      	add	r3, r1
700074b6:	3324      	adds	r3, #36	@ 0x24
700074b8:	881b      	ldrh	r3, [r3, #0]
700074ba:	2b00      	cmp	r3, #0
700074bc:	d117      	bne.n	700074ee <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
700074be:	6839      	ldr	r1, [r7, #0]
700074c0:	6878      	ldr	r0, [r7, #4]
700074c2:	f000 fbda 	bl	70007c7a <USBD_CtlError>
                  break;
700074c6:	e054      	b.n	70007572 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
700074c8:	7bbb      	ldrb	r3, [r7, #14]
700074ca:	f003 020f 	and.w	r2, r3, #15
700074ce:	6879      	ldr	r1, [r7, #4]
700074d0:	4613      	mov	r3, r2
700074d2:	009b      	lsls	r3, r3, #2
700074d4:	4413      	add	r3, r2
700074d6:	009b      	lsls	r3, r3, #2
700074d8:	440b      	add	r3, r1
700074da:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
700074de:	881b      	ldrh	r3, [r3, #0]
700074e0:	2b00      	cmp	r3, #0
700074e2:	d104      	bne.n	700074ee <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
700074e4:	6839      	ldr	r1, [r7, #0]
700074e6:	6878      	ldr	r0, [r7, #4]
700074e8:	f000 fbc7 	bl	70007c7a <USBD_CtlError>
                  break;
700074ec:	e041      	b.n	70007572 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
700074ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
700074f2:	2b00      	cmp	r3, #0
700074f4:	da0b      	bge.n	7000750e <USBD_StdEPReq+0x2b2>
700074f6:	7bbb      	ldrb	r3, [r7, #14]
700074f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
700074fc:	4613      	mov	r3, r2
700074fe:	009b      	lsls	r3, r3, #2
70007500:	4413      	add	r3, r2
70007502:	009b      	lsls	r3, r3, #2
70007504:	3310      	adds	r3, #16
70007506:	687a      	ldr	r2, [r7, #4]
70007508:	4413      	add	r3, r2
7000750a:	3304      	adds	r3, #4
7000750c:	e00b      	b.n	70007526 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
7000750e:	7bbb      	ldrb	r3, [r7, #14]
70007510:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
70007514:	4613      	mov	r3, r2
70007516:	009b      	lsls	r3, r3, #2
70007518:	4413      	add	r3, r2
7000751a:	009b      	lsls	r3, r3, #2
7000751c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
70007520:	687a      	ldr	r2, [r7, #4]
70007522:	4413      	add	r3, r2
70007524:	3304      	adds	r3, #4
70007526:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
70007528:	7bbb      	ldrb	r3, [r7, #14]
7000752a:	2b00      	cmp	r3, #0
7000752c:	d002      	beq.n	70007534 <USBD_StdEPReq+0x2d8>
7000752e:	7bbb      	ldrb	r3, [r7, #14]
70007530:	2b80      	cmp	r3, #128	@ 0x80
70007532:	d103      	bne.n	7000753c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
70007534:	68bb      	ldr	r3, [r7, #8]
70007536:	2200      	movs	r2, #0
70007538:	601a      	str	r2, [r3, #0]
7000753a:	e00e      	b.n	7000755a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
7000753c:	7bbb      	ldrb	r3, [r7, #14]
7000753e:	4619      	mov	r1, r3
70007540:	6878      	ldr	r0, [r7, #4]
70007542:	f000 ffef 	bl	70008524 <USBD_LL_IsStallEP>
70007546:	4603      	mov	r3, r0
70007548:	2b00      	cmp	r3, #0
7000754a:	d003      	beq.n	70007554 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
7000754c:	68bb      	ldr	r3, [r7, #8]
7000754e:	2201      	movs	r2, #1
70007550:	601a      	str	r2, [r3, #0]
70007552:	e002      	b.n	7000755a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
70007554:	68bb      	ldr	r3, [r7, #8]
70007556:	2200      	movs	r2, #0
70007558:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
7000755a:	68bb      	ldr	r3, [r7, #8]
7000755c:	2202      	movs	r2, #2
7000755e:	4619      	mov	r1, r3
70007560:	6878      	ldr	r0, [r7, #4]
70007562:	f000 fc07 	bl	70007d74 <USBD_CtlSendData>
              break;
70007566:	e004      	b.n	70007572 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
70007568:	6839      	ldr	r1, [r7, #0]
7000756a:	6878      	ldr	r0, [r7, #4]
7000756c:	f000 fb85 	bl	70007c7a <USBD_CtlError>
              break;
70007570:	bf00      	nop
          }
          break;
70007572:	e004      	b.n	7000757e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
70007574:	6839      	ldr	r1, [r7, #0]
70007576:	6878      	ldr	r0, [r7, #4]
70007578:	f000 fb7f 	bl	70007c7a <USBD_CtlError>
          break;
7000757c:	bf00      	nop
      }
      break;
7000757e:	e005      	b.n	7000758c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
70007580:	6839      	ldr	r1, [r7, #0]
70007582:	6878      	ldr	r0, [r7, #4]
70007584:	f000 fb79 	bl	70007c7a <USBD_CtlError>
      break;
70007588:	e000      	b.n	7000758c <USBD_StdEPReq+0x330>
      break;
7000758a:	bf00      	nop
  }

  return ret;
7000758c:	7bfb      	ldrb	r3, [r7, #15]
}
7000758e:	4618      	mov	r0, r3
70007590:	3710      	adds	r7, #16
70007592:	46bd      	mov	sp, r7
70007594:	bd80      	pop	{r7, pc}
	...

70007598 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007598:	b580      	push	{r7, lr}
7000759a:	b084      	sub	sp, #16
7000759c:	af00      	add	r7, sp, #0
7000759e:	6078      	str	r0, [r7, #4]
700075a0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
700075a2:	2300      	movs	r3, #0
700075a4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
700075a6:	2300      	movs	r3, #0
700075a8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
700075aa:	2300      	movs	r3, #0
700075ac:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
700075ae:	683b      	ldr	r3, [r7, #0]
700075b0:	885b      	ldrh	r3, [r3, #2]
700075b2:	0a1b      	lsrs	r3, r3, #8
700075b4:	b29b      	uxth	r3, r3
700075b6:	3b01      	subs	r3, #1
700075b8:	2b0e      	cmp	r3, #14
700075ba:	f200 8152 	bhi.w	70007862 <USBD_GetDescriptor+0x2ca>
700075be:	a201      	add	r2, pc, #4	@ (adr r2, 700075c4 <USBD_GetDescriptor+0x2c>)
700075c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
700075c4:	70007635 	.word	0x70007635
700075c8:	7000764d 	.word	0x7000764d
700075cc:	7000768d 	.word	0x7000768d
700075d0:	70007863 	.word	0x70007863
700075d4:	70007863 	.word	0x70007863
700075d8:	70007803 	.word	0x70007803
700075dc:	7000782f 	.word	0x7000782f
700075e0:	70007863 	.word	0x70007863
700075e4:	70007863 	.word	0x70007863
700075e8:	70007863 	.word	0x70007863
700075ec:	70007863 	.word	0x70007863
700075f0:	70007863 	.word	0x70007863
700075f4:	70007863 	.word	0x70007863
700075f8:	70007863 	.word	0x70007863
700075fc:	70007601 	.word	0x70007601
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
70007600:	687b      	ldr	r3, [r7, #4]
70007602:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007606:	69db      	ldr	r3, [r3, #28]
70007608:	2b00      	cmp	r3, #0
7000760a:	d00b      	beq.n	70007624 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
7000760c:	687b      	ldr	r3, [r7, #4]
7000760e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007612:	69db      	ldr	r3, [r3, #28]
70007614:	687a      	ldr	r2, [r7, #4]
70007616:	7c12      	ldrb	r2, [r2, #16]
70007618:	f107 0108 	add.w	r1, r7, #8
7000761c:	4610      	mov	r0, r2
7000761e:	4798      	blx	r3
70007620:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
70007622:	e126      	b.n	70007872 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
70007624:	6839      	ldr	r1, [r7, #0]
70007626:	6878      	ldr	r0, [r7, #4]
70007628:	f000 fb27 	bl	70007c7a <USBD_CtlError>
        err++;
7000762c:	7afb      	ldrb	r3, [r7, #11]
7000762e:	3301      	adds	r3, #1
70007630:	72fb      	strb	r3, [r7, #11]
      break;
70007632:	e11e      	b.n	70007872 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
70007634:	687b      	ldr	r3, [r7, #4]
70007636:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
7000763a:	681b      	ldr	r3, [r3, #0]
7000763c:	687a      	ldr	r2, [r7, #4]
7000763e:	7c12      	ldrb	r2, [r2, #16]
70007640:	f107 0108 	add.w	r1, r7, #8
70007644:	4610      	mov	r0, r2
70007646:	4798      	blx	r3
70007648:	60f8      	str	r0, [r7, #12]
      break;
7000764a:	e112      	b.n	70007872 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
7000764c:	687b      	ldr	r3, [r7, #4]
7000764e:	7c1b      	ldrb	r3, [r3, #16]
70007650:	2b00      	cmp	r3, #0
70007652:	d10d      	bne.n	70007670 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
70007654:	687b      	ldr	r3, [r7, #4]
70007656:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
7000765a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
7000765c:	f107 0208 	add.w	r2, r7, #8
70007660:	4610      	mov	r0, r2
70007662:	4798      	blx	r3
70007664:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
70007666:	68fb      	ldr	r3, [r7, #12]
70007668:	3301      	adds	r3, #1
7000766a:	2202      	movs	r2, #2
7000766c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
7000766e:	e100      	b.n	70007872 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
70007670:	687b      	ldr	r3, [r7, #4]
70007672:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70007676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70007678:	f107 0208 	add.w	r2, r7, #8
7000767c:	4610      	mov	r0, r2
7000767e:	4798      	blx	r3
70007680:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
70007682:	68fb      	ldr	r3, [r7, #12]
70007684:	3301      	adds	r3, #1
70007686:	2202      	movs	r2, #2
70007688:	701a      	strb	r2, [r3, #0]
      break;
7000768a:	e0f2      	b.n	70007872 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
7000768c:	683b      	ldr	r3, [r7, #0]
7000768e:	885b      	ldrh	r3, [r3, #2]
70007690:	b2db      	uxtb	r3, r3
70007692:	2b05      	cmp	r3, #5
70007694:	f200 80ac 	bhi.w	700077f0 <USBD_GetDescriptor+0x258>
70007698:	a201      	add	r2, pc, #4	@ (adr r2, 700076a0 <USBD_GetDescriptor+0x108>)
7000769a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
7000769e:	bf00      	nop
700076a0:	700076b9 	.word	0x700076b9
700076a4:	700076ed 	.word	0x700076ed
700076a8:	70007721 	.word	0x70007721
700076ac:	70007755 	.word	0x70007755
700076b0:	70007789 	.word	0x70007789
700076b4:	700077bd 	.word	0x700077bd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
700076b8:	687b      	ldr	r3, [r7, #4]
700076ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
700076be:	685b      	ldr	r3, [r3, #4]
700076c0:	2b00      	cmp	r3, #0
700076c2:	d00b      	beq.n	700076dc <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
700076c4:	687b      	ldr	r3, [r7, #4]
700076c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
700076ca:	685b      	ldr	r3, [r3, #4]
700076cc:	687a      	ldr	r2, [r7, #4]
700076ce:	7c12      	ldrb	r2, [r2, #16]
700076d0:	f107 0108 	add.w	r1, r7, #8
700076d4:	4610      	mov	r0, r2
700076d6:	4798      	blx	r3
700076d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
700076da:	e091      	b.n	70007800 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
700076dc:	6839      	ldr	r1, [r7, #0]
700076de:	6878      	ldr	r0, [r7, #4]
700076e0:	f000 facb 	bl	70007c7a <USBD_CtlError>
            err++;
700076e4:	7afb      	ldrb	r3, [r7, #11]
700076e6:	3301      	adds	r3, #1
700076e8:	72fb      	strb	r3, [r7, #11]
          break;
700076ea:	e089      	b.n	70007800 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
700076ec:	687b      	ldr	r3, [r7, #4]
700076ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
700076f2:	689b      	ldr	r3, [r3, #8]
700076f4:	2b00      	cmp	r3, #0
700076f6:	d00b      	beq.n	70007710 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
700076f8:	687b      	ldr	r3, [r7, #4]
700076fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
700076fe:	689b      	ldr	r3, [r3, #8]
70007700:	687a      	ldr	r2, [r7, #4]
70007702:	7c12      	ldrb	r2, [r2, #16]
70007704:	f107 0108 	add.w	r1, r7, #8
70007708:	4610      	mov	r0, r2
7000770a:	4798      	blx	r3
7000770c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
7000770e:	e077      	b.n	70007800 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
70007710:	6839      	ldr	r1, [r7, #0]
70007712:	6878      	ldr	r0, [r7, #4]
70007714:	f000 fab1 	bl	70007c7a <USBD_CtlError>
            err++;
70007718:	7afb      	ldrb	r3, [r7, #11]
7000771a:	3301      	adds	r3, #1
7000771c:	72fb      	strb	r3, [r7, #11]
          break;
7000771e:	e06f      	b.n	70007800 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
70007720:	687b      	ldr	r3, [r7, #4]
70007722:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007726:	68db      	ldr	r3, [r3, #12]
70007728:	2b00      	cmp	r3, #0
7000772a:	d00b      	beq.n	70007744 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
7000772c:	687b      	ldr	r3, [r7, #4]
7000772e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007732:	68db      	ldr	r3, [r3, #12]
70007734:	687a      	ldr	r2, [r7, #4]
70007736:	7c12      	ldrb	r2, [r2, #16]
70007738:	f107 0108 	add.w	r1, r7, #8
7000773c:	4610      	mov	r0, r2
7000773e:	4798      	blx	r3
70007740:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
70007742:	e05d      	b.n	70007800 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
70007744:	6839      	ldr	r1, [r7, #0]
70007746:	6878      	ldr	r0, [r7, #4]
70007748:	f000 fa97 	bl	70007c7a <USBD_CtlError>
            err++;
7000774c:	7afb      	ldrb	r3, [r7, #11]
7000774e:	3301      	adds	r3, #1
70007750:	72fb      	strb	r3, [r7, #11]
          break;
70007752:	e055      	b.n	70007800 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
70007754:	687b      	ldr	r3, [r7, #4]
70007756:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
7000775a:	691b      	ldr	r3, [r3, #16]
7000775c:	2b00      	cmp	r3, #0
7000775e:	d00b      	beq.n	70007778 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
70007760:	687b      	ldr	r3, [r7, #4]
70007762:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007766:	691b      	ldr	r3, [r3, #16]
70007768:	687a      	ldr	r2, [r7, #4]
7000776a:	7c12      	ldrb	r2, [r2, #16]
7000776c:	f107 0108 	add.w	r1, r7, #8
70007770:	4610      	mov	r0, r2
70007772:	4798      	blx	r3
70007774:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
70007776:	e043      	b.n	70007800 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
70007778:	6839      	ldr	r1, [r7, #0]
7000777a:	6878      	ldr	r0, [r7, #4]
7000777c:	f000 fa7d 	bl	70007c7a <USBD_CtlError>
            err++;
70007780:	7afb      	ldrb	r3, [r7, #11]
70007782:	3301      	adds	r3, #1
70007784:	72fb      	strb	r3, [r7, #11]
          break;
70007786:	e03b      	b.n	70007800 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
70007788:	687b      	ldr	r3, [r7, #4]
7000778a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
7000778e:	695b      	ldr	r3, [r3, #20]
70007790:	2b00      	cmp	r3, #0
70007792:	d00b      	beq.n	700077ac <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
70007794:	687b      	ldr	r3, [r7, #4]
70007796:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
7000779a:	695b      	ldr	r3, [r3, #20]
7000779c:	687a      	ldr	r2, [r7, #4]
7000779e:	7c12      	ldrb	r2, [r2, #16]
700077a0:	f107 0108 	add.w	r1, r7, #8
700077a4:	4610      	mov	r0, r2
700077a6:	4798      	blx	r3
700077a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
700077aa:	e029      	b.n	70007800 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
700077ac:	6839      	ldr	r1, [r7, #0]
700077ae:	6878      	ldr	r0, [r7, #4]
700077b0:	f000 fa63 	bl	70007c7a <USBD_CtlError>
            err++;
700077b4:	7afb      	ldrb	r3, [r7, #11]
700077b6:	3301      	adds	r3, #1
700077b8:	72fb      	strb	r3, [r7, #11]
          break;
700077ba:	e021      	b.n	70007800 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
700077bc:	687b      	ldr	r3, [r7, #4]
700077be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
700077c2:	699b      	ldr	r3, [r3, #24]
700077c4:	2b00      	cmp	r3, #0
700077c6:	d00b      	beq.n	700077e0 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
700077c8:	687b      	ldr	r3, [r7, #4]
700077ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
700077ce:	699b      	ldr	r3, [r3, #24]
700077d0:	687a      	ldr	r2, [r7, #4]
700077d2:	7c12      	ldrb	r2, [r2, #16]
700077d4:	f107 0108 	add.w	r1, r7, #8
700077d8:	4610      	mov	r0, r2
700077da:	4798      	blx	r3
700077dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
700077de:	e00f      	b.n	70007800 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
700077e0:	6839      	ldr	r1, [r7, #0]
700077e2:	6878      	ldr	r0, [r7, #4]
700077e4:	f000 fa49 	bl	70007c7a <USBD_CtlError>
            err++;
700077e8:	7afb      	ldrb	r3, [r7, #11]
700077ea:	3301      	adds	r3, #1
700077ec:	72fb      	strb	r3, [r7, #11]
          break;
700077ee:	e007      	b.n	70007800 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
700077f0:	6839      	ldr	r1, [r7, #0]
700077f2:	6878      	ldr	r0, [r7, #4]
700077f4:	f000 fa41 	bl	70007c7a <USBD_CtlError>
          err++;
700077f8:	7afb      	ldrb	r3, [r7, #11]
700077fa:	3301      	adds	r3, #1
700077fc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
700077fe:	bf00      	nop
      }
      break;
70007800:	e037      	b.n	70007872 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
70007802:	687b      	ldr	r3, [r7, #4]
70007804:	7c1b      	ldrb	r3, [r3, #16]
70007806:	2b00      	cmp	r3, #0
70007808:	d109      	bne.n	7000781e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
7000780a:	687b      	ldr	r3, [r7, #4]
7000780c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70007810:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70007812:	f107 0208 	add.w	r2, r7, #8
70007816:	4610      	mov	r0, r2
70007818:	4798      	blx	r3
7000781a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
7000781c:	e029      	b.n	70007872 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
7000781e:	6839      	ldr	r1, [r7, #0]
70007820:	6878      	ldr	r0, [r7, #4]
70007822:	f000 fa2a 	bl	70007c7a <USBD_CtlError>
        err++;
70007826:	7afb      	ldrb	r3, [r7, #11]
70007828:	3301      	adds	r3, #1
7000782a:	72fb      	strb	r3, [r7, #11]
      break;
7000782c:	e021      	b.n	70007872 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
7000782e:	687b      	ldr	r3, [r7, #4]
70007830:	7c1b      	ldrb	r3, [r3, #16]
70007832:	2b00      	cmp	r3, #0
70007834:	d10d      	bne.n	70007852 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
70007836:	687b      	ldr	r3, [r7, #4]
70007838:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
7000783c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
7000783e:	f107 0208 	add.w	r2, r7, #8
70007842:	4610      	mov	r0, r2
70007844:	4798      	blx	r3
70007846:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
70007848:	68fb      	ldr	r3, [r7, #12]
7000784a:	3301      	adds	r3, #1
7000784c:	2207      	movs	r2, #7
7000784e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
70007850:	e00f      	b.n	70007872 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
70007852:	6839      	ldr	r1, [r7, #0]
70007854:	6878      	ldr	r0, [r7, #4]
70007856:	f000 fa10 	bl	70007c7a <USBD_CtlError>
        err++;
7000785a:	7afb      	ldrb	r3, [r7, #11]
7000785c:	3301      	adds	r3, #1
7000785e:	72fb      	strb	r3, [r7, #11]
      break;
70007860:	e007      	b.n	70007872 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
70007862:	6839      	ldr	r1, [r7, #0]
70007864:	6878      	ldr	r0, [r7, #4]
70007866:	f000 fa08 	bl	70007c7a <USBD_CtlError>
      err++;
7000786a:	7afb      	ldrb	r3, [r7, #11]
7000786c:	3301      	adds	r3, #1
7000786e:	72fb      	strb	r3, [r7, #11]
      break;
70007870:	bf00      	nop
  }

  if (err != 0U)
70007872:	7afb      	ldrb	r3, [r7, #11]
70007874:	2b00      	cmp	r3, #0
70007876:	d11e      	bne.n	700078b6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
70007878:	683b      	ldr	r3, [r7, #0]
7000787a:	88db      	ldrh	r3, [r3, #6]
7000787c:	2b00      	cmp	r3, #0
7000787e:	d016      	beq.n	700078ae <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
70007880:	893b      	ldrh	r3, [r7, #8]
70007882:	2b00      	cmp	r3, #0
70007884:	d00e      	beq.n	700078a4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
70007886:	683b      	ldr	r3, [r7, #0]
70007888:	88da      	ldrh	r2, [r3, #6]
7000788a:	893b      	ldrh	r3, [r7, #8]
7000788c:	4293      	cmp	r3, r2
7000788e:	bf28      	it	cs
70007890:	4613      	movcs	r3, r2
70007892:	b29b      	uxth	r3, r3
70007894:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
70007896:	893b      	ldrh	r3, [r7, #8]
70007898:	461a      	mov	r2, r3
7000789a:	68f9      	ldr	r1, [r7, #12]
7000789c:	6878      	ldr	r0, [r7, #4]
7000789e:	f000 fa69 	bl	70007d74 <USBD_CtlSendData>
700078a2:	e009      	b.n	700078b8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
700078a4:	6839      	ldr	r1, [r7, #0]
700078a6:	6878      	ldr	r0, [r7, #4]
700078a8:	f000 f9e7 	bl	70007c7a <USBD_CtlError>
700078ac:	e004      	b.n	700078b8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
700078ae:	6878      	ldr	r0, [r7, #4]
700078b0:	f000 faba 	bl	70007e28 <USBD_CtlSendStatus>
700078b4:	e000      	b.n	700078b8 <USBD_GetDescriptor+0x320>
    return;
700078b6:	bf00      	nop
  }
}
700078b8:	3710      	adds	r7, #16
700078ba:	46bd      	mov	sp, r7
700078bc:	bd80      	pop	{r7, pc}
700078be:	bf00      	nop

700078c0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
700078c0:	b580      	push	{r7, lr}
700078c2:	b084      	sub	sp, #16
700078c4:	af00      	add	r7, sp, #0
700078c6:	6078      	str	r0, [r7, #4]
700078c8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
700078ca:	683b      	ldr	r3, [r7, #0]
700078cc:	889b      	ldrh	r3, [r3, #4]
700078ce:	2b00      	cmp	r3, #0
700078d0:	d131      	bne.n	70007936 <USBD_SetAddress+0x76>
700078d2:	683b      	ldr	r3, [r7, #0]
700078d4:	88db      	ldrh	r3, [r3, #6]
700078d6:	2b00      	cmp	r3, #0
700078d8:	d12d      	bne.n	70007936 <USBD_SetAddress+0x76>
700078da:	683b      	ldr	r3, [r7, #0]
700078dc:	885b      	ldrh	r3, [r3, #2]
700078de:	2b7f      	cmp	r3, #127	@ 0x7f
700078e0:	d829      	bhi.n	70007936 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
700078e2:	683b      	ldr	r3, [r7, #0]
700078e4:	885b      	ldrh	r3, [r3, #2]
700078e6:	b2db      	uxtb	r3, r3
700078e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
700078ec:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
700078ee:	687b      	ldr	r3, [r7, #4]
700078f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
700078f4:	b2db      	uxtb	r3, r3
700078f6:	2b03      	cmp	r3, #3
700078f8:	d104      	bne.n	70007904 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
700078fa:	6839      	ldr	r1, [r7, #0]
700078fc:	6878      	ldr	r0, [r7, #4]
700078fe:	f000 f9bc 	bl	70007c7a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
70007902:	e01d      	b.n	70007940 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
70007904:	687b      	ldr	r3, [r7, #4]
70007906:	7bfa      	ldrb	r2, [r7, #15]
70007908:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
7000790c:	7bfb      	ldrb	r3, [r7, #15]
7000790e:	4619      	mov	r1, r3
70007910:	6878      	ldr	r0, [r7, #4]
70007912:	f000 fe33 	bl	7000857c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
70007916:	6878      	ldr	r0, [r7, #4]
70007918:	f000 fa86 	bl	70007e28 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
7000791c:	7bfb      	ldrb	r3, [r7, #15]
7000791e:	2b00      	cmp	r3, #0
70007920:	d004      	beq.n	7000792c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
70007922:	687b      	ldr	r3, [r7, #4]
70007924:	2202      	movs	r2, #2
70007926:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
7000792a:	e009      	b.n	70007940 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
7000792c:	687b      	ldr	r3, [r7, #4]
7000792e:	2201      	movs	r2, #1
70007930:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
70007934:	e004      	b.n	70007940 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
70007936:	6839      	ldr	r1, [r7, #0]
70007938:	6878      	ldr	r0, [r7, #4]
7000793a:	f000 f99e 	bl	70007c7a <USBD_CtlError>
  }
}
7000793e:	bf00      	nop
70007940:	bf00      	nop
70007942:	3710      	adds	r7, #16
70007944:	46bd      	mov	sp, r7
70007946:	bd80      	pop	{r7, pc}

70007948 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007948:	b580      	push	{r7, lr}
7000794a:	b084      	sub	sp, #16
7000794c:	af00      	add	r7, sp, #0
7000794e:	6078      	str	r0, [r7, #4]
70007950:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
70007952:	2300      	movs	r3, #0
70007954:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
70007956:	683b      	ldr	r3, [r7, #0]
70007958:	885b      	ldrh	r3, [r3, #2]
7000795a:	b2da      	uxtb	r2, r3
7000795c:	4b4e      	ldr	r3, [pc, #312]	@ (70007a98 <USBD_SetConfig+0x150>)
7000795e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
70007960:	4b4d      	ldr	r3, [pc, #308]	@ (70007a98 <USBD_SetConfig+0x150>)
70007962:	781b      	ldrb	r3, [r3, #0]
70007964:	2b01      	cmp	r3, #1
70007966:	d905      	bls.n	70007974 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
70007968:	6839      	ldr	r1, [r7, #0]
7000796a:	6878      	ldr	r0, [r7, #4]
7000796c:	f000 f985 	bl	70007c7a <USBD_CtlError>
    return USBD_FAIL;
70007970:	2303      	movs	r3, #3
70007972:	e08c      	b.n	70007a8e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
70007974:	687b      	ldr	r3, [r7, #4]
70007976:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
7000797a:	b2db      	uxtb	r3, r3
7000797c:	2b02      	cmp	r3, #2
7000797e:	d002      	beq.n	70007986 <USBD_SetConfig+0x3e>
70007980:	2b03      	cmp	r3, #3
70007982:	d029      	beq.n	700079d8 <USBD_SetConfig+0x90>
70007984:	e075      	b.n	70007a72 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
70007986:	4b44      	ldr	r3, [pc, #272]	@ (70007a98 <USBD_SetConfig+0x150>)
70007988:	781b      	ldrb	r3, [r3, #0]
7000798a:	2b00      	cmp	r3, #0
7000798c:	d020      	beq.n	700079d0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
7000798e:	4b42      	ldr	r3, [pc, #264]	@ (70007a98 <USBD_SetConfig+0x150>)
70007990:	781b      	ldrb	r3, [r3, #0]
70007992:	461a      	mov	r2, r3
70007994:	687b      	ldr	r3, [r7, #4]
70007996:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
70007998:	4b3f      	ldr	r3, [pc, #252]	@ (70007a98 <USBD_SetConfig+0x150>)
7000799a:	781b      	ldrb	r3, [r3, #0]
7000799c:	4619      	mov	r1, r3
7000799e:	6878      	ldr	r0, [r7, #4]
700079a0:	f7ff f80c 	bl	700069bc <USBD_SetClassConfig>
700079a4:	4603      	mov	r3, r0
700079a6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
700079a8:	7bfb      	ldrb	r3, [r7, #15]
700079aa:	2b00      	cmp	r3, #0
700079ac:	d008      	beq.n	700079c0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
700079ae:	6839      	ldr	r1, [r7, #0]
700079b0:	6878      	ldr	r0, [r7, #4]
700079b2:	f000 f962 	bl	70007c7a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
700079b6:	687b      	ldr	r3, [r7, #4]
700079b8:	2202      	movs	r2, #2
700079ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
700079be:	e065      	b.n	70007a8c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
700079c0:	6878      	ldr	r0, [r7, #4]
700079c2:	f000 fa31 	bl	70007e28 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
700079c6:	687b      	ldr	r3, [r7, #4]
700079c8:	2203      	movs	r2, #3
700079ca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
700079ce:	e05d      	b.n	70007a8c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
700079d0:	6878      	ldr	r0, [r7, #4]
700079d2:	f000 fa29 	bl	70007e28 <USBD_CtlSendStatus>
      break;
700079d6:	e059      	b.n	70007a8c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
700079d8:	4b2f      	ldr	r3, [pc, #188]	@ (70007a98 <USBD_SetConfig+0x150>)
700079da:	781b      	ldrb	r3, [r3, #0]
700079dc:	2b00      	cmp	r3, #0
700079de:	d112      	bne.n	70007a06 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
700079e0:	687b      	ldr	r3, [r7, #4]
700079e2:	2202      	movs	r2, #2
700079e4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
700079e8:	4b2b      	ldr	r3, [pc, #172]	@ (70007a98 <USBD_SetConfig+0x150>)
700079ea:	781b      	ldrb	r3, [r3, #0]
700079ec:	461a      	mov	r2, r3
700079ee:	687b      	ldr	r3, [r7, #4]
700079f0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
700079f2:	4b29      	ldr	r3, [pc, #164]	@ (70007a98 <USBD_SetConfig+0x150>)
700079f4:	781b      	ldrb	r3, [r3, #0]
700079f6:	4619      	mov	r1, r3
700079f8:	6878      	ldr	r0, [r7, #4]
700079fa:	f7fe fffb 	bl	700069f4 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
700079fe:	6878      	ldr	r0, [r7, #4]
70007a00:	f000 fa12 	bl	70007e28 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
70007a04:	e042      	b.n	70007a8c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
70007a06:	4b24      	ldr	r3, [pc, #144]	@ (70007a98 <USBD_SetConfig+0x150>)
70007a08:	781b      	ldrb	r3, [r3, #0]
70007a0a:	461a      	mov	r2, r3
70007a0c:	687b      	ldr	r3, [r7, #4]
70007a0e:	685b      	ldr	r3, [r3, #4]
70007a10:	429a      	cmp	r2, r3
70007a12:	d02a      	beq.n	70007a6a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
70007a14:	687b      	ldr	r3, [r7, #4]
70007a16:	685b      	ldr	r3, [r3, #4]
70007a18:	b2db      	uxtb	r3, r3
70007a1a:	4619      	mov	r1, r3
70007a1c:	6878      	ldr	r0, [r7, #4]
70007a1e:	f7fe ffe9 	bl	700069f4 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
70007a22:	4b1d      	ldr	r3, [pc, #116]	@ (70007a98 <USBD_SetConfig+0x150>)
70007a24:	781b      	ldrb	r3, [r3, #0]
70007a26:	461a      	mov	r2, r3
70007a28:	687b      	ldr	r3, [r7, #4]
70007a2a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
70007a2c:	4b1a      	ldr	r3, [pc, #104]	@ (70007a98 <USBD_SetConfig+0x150>)
70007a2e:	781b      	ldrb	r3, [r3, #0]
70007a30:	4619      	mov	r1, r3
70007a32:	6878      	ldr	r0, [r7, #4]
70007a34:	f7fe ffc2 	bl	700069bc <USBD_SetClassConfig>
70007a38:	4603      	mov	r3, r0
70007a3a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
70007a3c:	7bfb      	ldrb	r3, [r7, #15]
70007a3e:	2b00      	cmp	r3, #0
70007a40:	d00f      	beq.n	70007a62 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
70007a42:	6839      	ldr	r1, [r7, #0]
70007a44:	6878      	ldr	r0, [r7, #4]
70007a46:	f000 f918 	bl	70007c7a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
70007a4a:	687b      	ldr	r3, [r7, #4]
70007a4c:	685b      	ldr	r3, [r3, #4]
70007a4e:	b2db      	uxtb	r3, r3
70007a50:	4619      	mov	r1, r3
70007a52:	6878      	ldr	r0, [r7, #4]
70007a54:	f7fe ffce 	bl	700069f4 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
70007a58:	687b      	ldr	r3, [r7, #4]
70007a5a:	2202      	movs	r2, #2
70007a5c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
70007a60:	e014      	b.n	70007a8c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
70007a62:	6878      	ldr	r0, [r7, #4]
70007a64:	f000 f9e0 	bl	70007e28 <USBD_CtlSendStatus>
      break;
70007a68:	e010      	b.n	70007a8c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
70007a6a:	6878      	ldr	r0, [r7, #4]
70007a6c:	f000 f9dc 	bl	70007e28 <USBD_CtlSendStatus>
      break;
70007a70:	e00c      	b.n	70007a8c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
70007a72:	6839      	ldr	r1, [r7, #0]
70007a74:	6878      	ldr	r0, [r7, #4]
70007a76:	f000 f900 	bl	70007c7a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
70007a7a:	4b07      	ldr	r3, [pc, #28]	@ (70007a98 <USBD_SetConfig+0x150>)
70007a7c:	781b      	ldrb	r3, [r3, #0]
70007a7e:	4619      	mov	r1, r3
70007a80:	6878      	ldr	r0, [r7, #4]
70007a82:	f7fe ffb7 	bl	700069f4 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
70007a86:	2303      	movs	r3, #3
70007a88:	73fb      	strb	r3, [r7, #15]
      break;
70007a8a:	bf00      	nop
  }

  return ret;
70007a8c:	7bfb      	ldrb	r3, [r7, #15]
}
70007a8e:	4618      	mov	r0, r3
70007a90:	3710      	adds	r7, #16
70007a92:	46bd      	mov	sp, r7
70007a94:	bd80      	pop	{r7, pc}
70007a96:	bf00      	nop
70007a98:	2404b4d4 	.word	0x2404b4d4

70007a9c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007a9c:	b580      	push	{r7, lr}
70007a9e:	b082      	sub	sp, #8
70007aa0:	af00      	add	r7, sp, #0
70007aa2:	6078      	str	r0, [r7, #4]
70007aa4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
70007aa6:	683b      	ldr	r3, [r7, #0]
70007aa8:	88db      	ldrh	r3, [r3, #6]
70007aaa:	2b01      	cmp	r3, #1
70007aac:	d004      	beq.n	70007ab8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
70007aae:	6839      	ldr	r1, [r7, #0]
70007ab0:	6878      	ldr	r0, [r7, #4]
70007ab2:	f000 f8e2 	bl	70007c7a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
70007ab6:	e023      	b.n	70007b00 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
70007ab8:	687b      	ldr	r3, [r7, #4]
70007aba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007abe:	b2db      	uxtb	r3, r3
70007ac0:	2b02      	cmp	r3, #2
70007ac2:	dc02      	bgt.n	70007aca <USBD_GetConfig+0x2e>
70007ac4:	2b00      	cmp	r3, #0
70007ac6:	dc03      	bgt.n	70007ad0 <USBD_GetConfig+0x34>
70007ac8:	e015      	b.n	70007af6 <USBD_GetConfig+0x5a>
70007aca:	2b03      	cmp	r3, #3
70007acc:	d00b      	beq.n	70007ae6 <USBD_GetConfig+0x4a>
70007ace:	e012      	b.n	70007af6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
70007ad0:	687b      	ldr	r3, [r7, #4]
70007ad2:	2200      	movs	r2, #0
70007ad4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
70007ad6:	687b      	ldr	r3, [r7, #4]
70007ad8:	3308      	adds	r3, #8
70007ada:	2201      	movs	r2, #1
70007adc:	4619      	mov	r1, r3
70007ade:	6878      	ldr	r0, [r7, #4]
70007ae0:	f000 f948 	bl	70007d74 <USBD_CtlSendData>
        break;
70007ae4:	e00c      	b.n	70007b00 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
70007ae6:	687b      	ldr	r3, [r7, #4]
70007ae8:	3304      	adds	r3, #4
70007aea:	2201      	movs	r2, #1
70007aec:	4619      	mov	r1, r3
70007aee:	6878      	ldr	r0, [r7, #4]
70007af0:	f000 f940 	bl	70007d74 <USBD_CtlSendData>
        break;
70007af4:	e004      	b.n	70007b00 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
70007af6:	6839      	ldr	r1, [r7, #0]
70007af8:	6878      	ldr	r0, [r7, #4]
70007afa:	f000 f8be 	bl	70007c7a <USBD_CtlError>
        break;
70007afe:	bf00      	nop
}
70007b00:	bf00      	nop
70007b02:	3708      	adds	r7, #8
70007b04:	46bd      	mov	sp, r7
70007b06:	bd80      	pop	{r7, pc}

70007b08 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007b08:	b580      	push	{r7, lr}
70007b0a:	b082      	sub	sp, #8
70007b0c:	af00      	add	r7, sp, #0
70007b0e:	6078      	str	r0, [r7, #4]
70007b10:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
70007b12:	687b      	ldr	r3, [r7, #4]
70007b14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007b18:	b2db      	uxtb	r3, r3
70007b1a:	3b01      	subs	r3, #1
70007b1c:	2b02      	cmp	r3, #2
70007b1e:	d81e      	bhi.n	70007b5e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
70007b20:	683b      	ldr	r3, [r7, #0]
70007b22:	88db      	ldrh	r3, [r3, #6]
70007b24:	2b02      	cmp	r3, #2
70007b26:	d004      	beq.n	70007b32 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
70007b28:	6839      	ldr	r1, [r7, #0]
70007b2a:	6878      	ldr	r0, [r7, #4]
70007b2c:	f000 f8a5 	bl	70007c7a <USBD_CtlError>
        break;
70007b30:	e01a      	b.n	70007b68 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
70007b32:	687b      	ldr	r3, [r7, #4]
70007b34:	2201      	movs	r2, #1
70007b36:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
70007b38:	687b      	ldr	r3, [r7, #4]
70007b3a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
70007b3e:	2b00      	cmp	r3, #0
70007b40:	d005      	beq.n	70007b4e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
70007b42:	687b      	ldr	r3, [r7, #4]
70007b44:	68db      	ldr	r3, [r3, #12]
70007b46:	f043 0202 	orr.w	r2, r3, #2
70007b4a:	687b      	ldr	r3, [r7, #4]
70007b4c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
70007b4e:	687b      	ldr	r3, [r7, #4]
70007b50:	330c      	adds	r3, #12
70007b52:	2202      	movs	r2, #2
70007b54:	4619      	mov	r1, r3
70007b56:	6878      	ldr	r0, [r7, #4]
70007b58:	f000 f90c 	bl	70007d74 <USBD_CtlSendData>
      break;
70007b5c:	e004      	b.n	70007b68 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
70007b5e:	6839      	ldr	r1, [r7, #0]
70007b60:	6878      	ldr	r0, [r7, #4]
70007b62:	f000 f88a 	bl	70007c7a <USBD_CtlError>
      break;
70007b66:	bf00      	nop
  }
}
70007b68:	bf00      	nop
70007b6a:	3708      	adds	r7, #8
70007b6c:	46bd      	mov	sp, r7
70007b6e:	bd80      	pop	{r7, pc}

70007b70 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007b70:	b580      	push	{r7, lr}
70007b72:	b082      	sub	sp, #8
70007b74:	af00      	add	r7, sp, #0
70007b76:	6078      	str	r0, [r7, #4]
70007b78:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
70007b7a:	683b      	ldr	r3, [r7, #0]
70007b7c:	885b      	ldrh	r3, [r3, #2]
70007b7e:	2b01      	cmp	r3, #1
70007b80:	d107      	bne.n	70007b92 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
70007b82:	687b      	ldr	r3, [r7, #4]
70007b84:	2201      	movs	r2, #1
70007b86:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
70007b8a:	6878      	ldr	r0, [r7, #4]
70007b8c:	f000 f94c 	bl	70007e28 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
70007b90:	e013      	b.n	70007bba <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
70007b92:	683b      	ldr	r3, [r7, #0]
70007b94:	885b      	ldrh	r3, [r3, #2]
70007b96:	2b02      	cmp	r3, #2
70007b98:	d10b      	bne.n	70007bb2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
70007b9a:	683b      	ldr	r3, [r7, #0]
70007b9c:	889b      	ldrh	r3, [r3, #4]
70007b9e:	0a1b      	lsrs	r3, r3, #8
70007ba0:	b29b      	uxth	r3, r3
70007ba2:	b2da      	uxtb	r2, r3
70007ba4:	687b      	ldr	r3, [r7, #4]
70007ba6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
70007baa:	6878      	ldr	r0, [r7, #4]
70007bac:	f000 f93c 	bl	70007e28 <USBD_CtlSendStatus>
}
70007bb0:	e003      	b.n	70007bba <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
70007bb2:	6839      	ldr	r1, [r7, #0]
70007bb4:	6878      	ldr	r0, [r7, #4]
70007bb6:	f000 f860 	bl	70007c7a <USBD_CtlError>
}
70007bba:	bf00      	nop
70007bbc:	3708      	adds	r7, #8
70007bbe:	46bd      	mov	sp, r7
70007bc0:	bd80      	pop	{r7, pc}

70007bc2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007bc2:	b580      	push	{r7, lr}
70007bc4:	b082      	sub	sp, #8
70007bc6:	af00      	add	r7, sp, #0
70007bc8:	6078      	str	r0, [r7, #4]
70007bca:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
70007bcc:	687b      	ldr	r3, [r7, #4]
70007bce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007bd2:	b2db      	uxtb	r3, r3
70007bd4:	3b01      	subs	r3, #1
70007bd6:	2b02      	cmp	r3, #2
70007bd8:	d80b      	bhi.n	70007bf2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
70007bda:	683b      	ldr	r3, [r7, #0]
70007bdc:	885b      	ldrh	r3, [r3, #2]
70007bde:	2b01      	cmp	r3, #1
70007be0:	d10c      	bne.n	70007bfc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
70007be2:	687b      	ldr	r3, [r7, #4]
70007be4:	2200      	movs	r2, #0
70007be6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
70007bea:	6878      	ldr	r0, [r7, #4]
70007bec:	f000 f91c 	bl	70007e28 <USBD_CtlSendStatus>
      }
      break;
70007bf0:	e004      	b.n	70007bfc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
70007bf2:	6839      	ldr	r1, [r7, #0]
70007bf4:	6878      	ldr	r0, [r7, #4]
70007bf6:	f000 f840 	bl	70007c7a <USBD_CtlError>
      break;
70007bfa:	e000      	b.n	70007bfe <USBD_ClrFeature+0x3c>
      break;
70007bfc:	bf00      	nop
  }
}
70007bfe:	bf00      	nop
70007c00:	3708      	adds	r7, #8
70007c02:	46bd      	mov	sp, r7
70007c04:	bd80      	pop	{r7, pc}

70007c06 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
70007c06:	b580      	push	{r7, lr}
70007c08:	b084      	sub	sp, #16
70007c0a:	af00      	add	r7, sp, #0
70007c0c:	6078      	str	r0, [r7, #4]
70007c0e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
70007c10:	683b      	ldr	r3, [r7, #0]
70007c12:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
70007c14:	68fb      	ldr	r3, [r7, #12]
70007c16:	781a      	ldrb	r2, [r3, #0]
70007c18:	687b      	ldr	r3, [r7, #4]
70007c1a:	701a      	strb	r2, [r3, #0]

  pbuff++;
70007c1c:	68fb      	ldr	r3, [r7, #12]
70007c1e:	3301      	adds	r3, #1
70007c20:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
70007c22:	68fb      	ldr	r3, [r7, #12]
70007c24:	781a      	ldrb	r2, [r3, #0]
70007c26:	687b      	ldr	r3, [r7, #4]
70007c28:	705a      	strb	r2, [r3, #1]

  pbuff++;
70007c2a:	68fb      	ldr	r3, [r7, #12]
70007c2c:	3301      	adds	r3, #1
70007c2e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
70007c30:	68f8      	ldr	r0, [r7, #12]
70007c32:	f7ff fa15 	bl	70007060 <SWAPBYTE>
70007c36:	4603      	mov	r3, r0
70007c38:	461a      	mov	r2, r3
70007c3a:	687b      	ldr	r3, [r7, #4]
70007c3c:	805a      	strh	r2, [r3, #2]

  pbuff++;
70007c3e:	68fb      	ldr	r3, [r7, #12]
70007c40:	3301      	adds	r3, #1
70007c42:	60fb      	str	r3, [r7, #12]
  pbuff++;
70007c44:	68fb      	ldr	r3, [r7, #12]
70007c46:	3301      	adds	r3, #1
70007c48:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
70007c4a:	68f8      	ldr	r0, [r7, #12]
70007c4c:	f7ff fa08 	bl	70007060 <SWAPBYTE>
70007c50:	4603      	mov	r3, r0
70007c52:	461a      	mov	r2, r3
70007c54:	687b      	ldr	r3, [r7, #4]
70007c56:	809a      	strh	r2, [r3, #4]

  pbuff++;
70007c58:	68fb      	ldr	r3, [r7, #12]
70007c5a:	3301      	adds	r3, #1
70007c5c:	60fb      	str	r3, [r7, #12]
  pbuff++;
70007c5e:	68fb      	ldr	r3, [r7, #12]
70007c60:	3301      	adds	r3, #1
70007c62:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
70007c64:	68f8      	ldr	r0, [r7, #12]
70007c66:	f7ff f9fb 	bl	70007060 <SWAPBYTE>
70007c6a:	4603      	mov	r3, r0
70007c6c:	461a      	mov	r2, r3
70007c6e:	687b      	ldr	r3, [r7, #4]
70007c70:	80da      	strh	r2, [r3, #6]
}
70007c72:	bf00      	nop
70007c74:	3710      	adds	r7, #16
70007c76:	46bd      	mov	sp, r7
70007c78:	bd80      	pop	{r7, pc}

70007c7a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007c7a:	b580      	push	{r7, lr}
70007c7c:	b082      	sub	sp, #8
70007c7e:	af00      	add	r7, sp, #0
70007c80:	6078      	str	r0, [r7, #4]
70007c82:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
70007c84:	2180      	movs	r1, #128	@ 0x80
70007c86:	6878      	ldr	r0, [r7, #4]
70007c88:	f000 fc0e 	bl	700084a8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
70007c8c:	2100      	movs	r1, #0
70007c8e:	6878      	ldr	r0, [r7, #4]
70007c90:	f000 fc0a 	bl	700084a8 <USBD_LL_StallEP>
}
70007c94:	bf00      	nop
70007c96:	3708      	adds	r7, #8
70007c98:	46bd      	mov	sp, r7
70007c9a:	bd80      	pop	{r7, pc}

70007c9c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
70007c9c:	b580      	push	{r7, lr}
70007c9e:	b086      	sub	sp, #24
70007ca0:	af00      	add	r7, sp, #0
70007ca2:	60f8      	str	r0, [r7, #12]
70007ca4:	60b9      	str	r1, [r7, #8]
70007ca6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
70007ca8:	2300      	movs	r3, #0
70007caa:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
70007cac:	68fb      	ldr	r3, [r7, #12]
70007cae:	2b00      	cmp	r3, #0
70007cb0:	d042      	beq.n	70007d38 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
70007cb2:	68fb      	ldr	r3, [r7, #12]
70007cb4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
70007cb6:	6938      	ldr	r0, [r7, #16]
70007cb8:	f000 f842 	bl	70007d40 <USBD_GetLen>
70007cbc:	4603      	mov	r3, r0
70007cbe:	3301      	adds	r3, #1
70007cc0:	005b      	lsls	r3, r3, #1
70007cc2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70007cc6:	d808      	bhi.n	70007cda <USBD_GetString+0x3e>
70007cc8:	6938      	ldr	r0, [r7, #16]
70007cca:	f000 f839 	bl	70007d40 <USBD_GetLen>
70007cce:	4603      	mov	r3, r0
70007cd0:	3301      	adds	r3, #1
70007cd2:	b29b      	uxth	r3, r3
70007cd4:	005b      	lsls	r3, r3, #1
70007cd6:	b29a      	uxth	r2, r3
70007cd8:	e001      	b.n	70007cde <USBD_GetString+0x42>
70007cda:	f44f 7200 	mov.w	r2, #512	@ 0x200
70007cde:	687b      	ldr	r3, [r7, #4]
70007ce0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
70007ce2:	7dfb      	ldrb	r3, [r7, #23]
70007ce4:	68ba      	ldr	r2, [r7, #8]
70007ce6:	4413      	add	r3, r2
70007ce8:	687a      	ldr	r2, [r7, #4]
70007cea:	7812      	ldrb	r2, [r2, #0]
70007cec:	701a      	strb	r2, [r3, #0]
  idx++;
70007cee:	7dfb      	ldrb	r3, [r7, #23]
70007cf0:	3301      	adds	r3, #1
70007cf2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
70007cf4:	7dfb      	ldrb	r3, [r7, #23]
70007cf6:	68ba      	ldr	r2, [r7, #8]
70007cf8:	4413      	add	r3, r2
70007cfa:	2203      	movs	r2, #3
70007cfc:	701a      	strb	r2, [r3, #0]
  idx++;
70007cfe:	7dfb      	ldrb	r3, [r7, #23]
70007d00:	3301      	adds	r3, #1
70007d02:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
70007d04:	e013      	b.n	70007d2e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
70007d06:	7dfb      	ldrb	r3, [r7, #23]
70007d08:	68ba      	ldr	r2, [r7, #8]
70007d0a:	4413      	add	r3, r2
70007d0c:	693a      	ldr	r2, [r7, #16]
70007d0e:	7812      	ldrb	r2, [r2, #0]
70007d10:	701a      	strb	r2, [r3, #0]
    pdesc++;
70007d12:	693b      	ldr	r3, [r7, #16]
70007d14:	3301      	adds	r3, #1
70007d16:	613b      	str	r3, [r7, #16]
    idx++;
70007d18:	7dfb      	ldrb	r3, [r7, #23]
70007d1a:	3301      	adds	r3, #1
70007d1c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
70007d1e:	7dfb      	ldrb	r3, [r7, #23]
70007d20:	68ba      	ldr	r2, [r7, #8]
70007d22:	4413      	add	r3, r2
70007d24:	2200      	movs	r2, #0
70007d26:	701a      	strb	r2, [r3, #0]
    idx++;
70007d28:	7dfb      	ldrb	r3, [r7, #23]
70007d2a:	3301      	adds	r3, #1
70007d2c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
70007d2e:	693b      	ldr	r3, [r7, #16]
70007d30:	781b      	ldrb	r3, [r3, #0]
70007d32:	2b00      	cmp	r3, #0
70007d34:	d1e7      	bne.n	70007d06 <USBD_GetString+0x6a>
70007d36:	e000      	b.n	70007d3a <USBD_GetString+0x9e>
    return;
70007d38:	bf00      	nop
  }
}
70007d3a:	3718      	adds	r7, #24
70007d3c:	46bd      	mov	sp, r7
70007d3e:	bd80      	pop	{r7, pc}

70007d40 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
70007d40:	b480      	push	{r7}
70007d42:	b085      	sub	sp, #20
70007d44:	af00      	add	r7, sp, #0
70007d46:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
70007d48:	2300      	movs	r3, #0
70007d4a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
70007d4c:	687b      	ldr	r3, [r7, #4]
70007d4e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
70007d50:	e005      	b.n	70007d5e <USBD_GetLen+0x1e>
  {
    len++;
70007d52:	7bfb      	ldrb	r3, [r7, #15]
70007d54:	3301      	adds	r3, #1
70007d56:	73fb      	strb	r3, [r7, #15]
    pbuff++;
70007d58:	68bb      	ldr	r3, [r7, #8]
70007d5a:	3301      	adds	r3, #1
70007d5c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
70007d5e:	68bb      	ldr	r3, [r7, #8]
70007d60:	781b      	ldrb	r3, [r3, #0]
70007d62:	2b00      	cmp	r3, #0
70007d64:	d1f5      	bne.n	70007d52 <USBD_GetLen+0x12>
  }

  return len;
70007d66:	7bfb      	ldrb	r3, [r7, #15]
}
70007d68:	4618      	mov	r0, r3
70007d6a:	3714      	adds	r7, #20
70007d6c:	46bd      	mov	sp, r7
70007d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
70007d72:	4770      	bx	lr

70007d74 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
70007d74:	b580      	push	{r7, lr}
70007d76:	b084      	sub	sp, #16
70007d78:	af00      	add	r7, sp, #0
70007d7a:	60f8      	str	r0, [r7, #12]
70007d7c:	60b9      	str	r1, [r7, #8]
70007d7e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
70007d80:	68fb      	ldr	r3, [r7, #12]
70007d82:	2202      	movs	r2, #2
70007d84:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
70007d88:	68fb      	ldr	r3, [r7, #12]
70007d8a:	687a      	ldr	r2, [r7, #4]
70007d8c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
70007d8e:	68fb      	ldr	r3, [r7, #12]
70007d90:	687a      	ldr	r2, [r7, #4]
70007d92:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
70007d94:	687b      	ldr	r3, [r7, #4]
70007d96:	68ba      	ldr	r2, [r7, #8]
70007d98:	2100      	movs	r1, #0
70007d9a:	68f8      	ldr	r0, [r7, #12]
70007d9c:	f000 fc0d 	bl	700085ba <USBD_LL_Transmit>

  return USBD_OK;
70007da0:	2300      	movs	r3, #0
}
70007da2:	4618      	mov	r0, r3
70007da4:	3710      	adds	r7, #16
70007da6:	46bd      	mov	sp, r7
70007da8:	bd80      	pop	{r7, pc}

70007daa <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
70007daa:	b580      	push	{r7, lr}
70007dac:	b084      	sub	sp, #16
70007dae:	af00      	add	r7, sp, #0
70007db0:	60f8      	str	r0, [r7, #12]
70007db2:	60b9      	str	r1, [r7, #8]
70007db4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
70007db6:	687b      	ldr	r3, [r7, #4]
70007db8:	68ba      	ldr	r2, [r7, #8]
70007dba:	2100      	movs	r1, #0
70007dbc:	68f8      	ldr	r0, [r7, #12]
70007dbe:	f000 fbfc 	bl	700085ba <USBD_LL_Transmit>

  return USBD_OK;
70007dc2:	2300      	movs	r3, #0
}
70007dc4:	4618      	mov	r0, r3
70007dc6:	3710      	adds	r7, #16
70007dc8:	46bd      	mov	sp, r7
70007dca:	bd80      	pop	{r7, pc}

70007dcc <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
70007dcc:	b580      	push	{r7, lr}
70007dce:	b084      	sub	sp, #16
70007dd0:	af00      	add	r7, sp, #0
70007dd2:	60f8      	str	r0, [r7, #12]
70007dd4:	60b9      	str	r1, [r7, #8]
70007dd6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
70007dd8:	68fb      	ldr	r3, [r7, #12]
70007dda:	2203      	movs	r2, #3
70007ddc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
70007de0:	68fb      	ldr	r3, [r7, #12]
70007de2:	687a      	ldr	r2, [r7, #4]
70007de4:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
70007de8:	68fb      	ldr	r3, [r7, #12]
70007dea:	687a      	ldr	r2, [r7, #4]
70007dec:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
70007df0:	687b      	ldr	r3, [r7, #4]
70007df2:	68ba      	ldr	r2, [r7, #8]
70007df4:	2100      	movs	r1, #0
70007df6:	68f8      	ldr	r0, [r7, #12]
70007df8:	f000 fc00 	bl	700085fc <USBD_LL_PrepareReceive>

  return USBD_OK;
70007dfc:	2300      	movs	r3, #0
}
70007dfe:	4618      	mov	r0, r3
70007e00:	3710      	adds	r7, #16
70007e02:	46bd      	mov	sp, r7
70007e04:	bd80      	pop	{r7, pc}

70007e06 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
70007e06:	b580      	push	{r7, lr}
70007e08:	b084      	sub	sp, #16
70007e0a:	af00      	add	r7, sp, #0
70007e0c:	60f8      	str	r0, [r7, #12]
70007e0e:	60b9      	str	r1, [r7, #8]
70007e10:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
70007e12:	687b      	ldr	r3, [r7, #4]
70007e14:	68ba      	ldr	r2, [r7, #8]
70007e16:	2100      	movs	r1, #0
70007e18:	68f8      	ldr	r0, [r7, #12]
70007e1a:	f000 fbef 	bl	700085fc <USBD_LL_PrepareReceive>

  return USBD_OK;
70007e1e:	2300      	movs	r3, #0
}
70007e20:	4618      	mov	r0, r3
70007e22:	3710      	adds	r7, #16
70007e24:	46bd      	mov	sp, r7
70007e26:	bd80      	pop	{r7, pc}

70007e28 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
70007e28:	b580      	push	{r7, lr}
70007e2a:	b082      	sub	sp, #8
70007e2c:	af00      	add	r7, sp, #0
70007e2e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
70007e30:	687b      	ldr	r3, [r7, #4]
70007e32:	2204      	movs	r2, #4
70007e34:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
70007e38:	2300      	movs	r3, #0
70007e3a:	2200      	movs	r2, #0
70007e3c:	2100      	movs	r1, #0
70007e3e:	6878      	ldr	r0, [r7, #4]
70007e40:	f000 fbbb 	bl	700085ba <USBD_LL_Transmit>

  return USBD_OK;
70007e44:	2300      	movs	r3, #0
}
70007e46:	4618      	mov	r0, r3
70007e48:	3708      	adds	r7, #8
70007e4a:	46bd      	mov	sp, r7
70007e4c:	bd80      	pop	{r7, pc}

70007e4e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
70007e4e:	b580      	push	{r7, lr}
70007e50:	b082      	sub	sp, #8
70007e52:	af00      	add	r7, sp, #0
70007e54:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
70007e56:	687b      	ldr	r3, [r7, #4]
70007e58:	2205      	movs	r2, #5
70007e5a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
70007e5e:	2300      	movs	r3, #0
70007e60:	2200      	movs	r2, #0
70007e62:	2100      	movs	r1, #0
70007e64:	6878      	ldr	r0, [r7, #4]
70007e66:	f000 fbc9 	bl	700085fc <USBD_LL_PrepareReceive>

  return USBD_OK;
70007e6a:	2300      	movs	r3, #0
}
70007e6c:	4618      	mov	r0, r3
70007e6e:	3708      	adds	r7, #8
70007e70:	46bd      	mov	sp, r7
70007e72:	bd80      	pop	{r7, pc}

70007e74 <USBD_CUSTOMHID_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CUSTOMHID_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
70007e74:	b480      	push	{r7}
70007e76:	b083      	sub	sp, #12
70007e78:	af00      	add	r7, sp, #0
70007e7a:	4603      	mov	r3, r0
70007e7c:	6039      	str	r1, [r7, #0]
70007e7e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CUSTOMHID_DeviceDesc);
70007e80:	683b      	ldr	r3, [r7, #0]
70007e82:	2212      	movs	r2, #18
70007e84:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOMHID_DeviceDesc;
70007e86:	4b03      	ldr	r3, [pc, #12]	@ (70007e94 <USBD_CUSTOMHID_DeviceDescriptor+0x20>)
}
70007e88:	4618      	mov	r0, r3
70007e8a:	370c      	adds	r7, #12
70007e8c:	46bd      	mov	sp, r7
70007e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
70007e92:	4770      	bx	lr
70007e94:	24000154 	.word	0x24000154

70007e98 <USBD_CUSTOMHID_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CUSTOMHID_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
70007e98:	b480      	push	{r7}
70007e9a:	b083      	sub	sp, #12
70007e9c:	af00      	add	r7, sp, #0
70007e9e:	4603      	mov	r3, r0
70007ea0:	6039      	str	r1, [r7, #0]
70007ea2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
70007ea4:	683b      	ldr	r3, [r7, #0]
70007ea6:	2204      	movs	r2, #4
70007ea8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
70007eaa:	4b03      	ldr	r3, [pc, #12]	@ (70007eb8 <USBD_CUSTOMHID_LangIDStrDescriptor+0x20>)
}
70007eac:	4618      	mov	r0, r3
70007eae:	370c      	adds	r7, #12
70007eb0:	46bd      	mov	sp, r7
70007eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
70007eb6:	4770      	bx	lr
70007eb8:	24000168 	.word	0x24000168

70007ebc <USBD_CUSTOMHID_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CUSTOMHID_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
70007ebc:	b580      	push	{r7, lr}
70007ebe:	b082      	sub	sp, #8
70007ec0:	af00      	add	r7, sp, #0
70007ec2:	4603      	mov	r3, r0
70007ec4:	6039      	str	r1, [r7, #0]
70007ec6:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
70007ec8:	683a      	ldr	r2, [r7, #0]
70007eca:	4904      	ldr	r1, [pc, #16]	@ (70007edc <USBD_CUSTOMHID_ProductStrDescriptor+0x20>)
70007ecc:	4804      	ldr	r0, [pc, #16]	@ (70007ee0 <USBD_CUSTOMHID_ProductStrDescriptor+0x24>)
70007ece:	f7ff fee5 	bl	70007c9c <USBD_GetString>
  return USBD_StrDesc;
70007ed2:	4b02      	ldr	r3, [pc, #8]	@ (70007edc <USBD_CUSTOMHID_ProductStrDescriptor+0x20>)
}
70007ed4:	4618      	mov	r0, r3
70007ed6:	3708      	adds	r7, #8
70007ed8:	46bd      	mov	sp, r7
70007eda:	bd80      	pop	{r7, pc}
70007edc:	2404b4d8 	.word	0x2404b4d8
70007ee0:	7000875c 	.word	0x7000875c

70007ee4 <USBD_CUSTOMHID_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CUSTOMHID_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
70007ee4:	b580      	push	{r7, lr}
70007ee6:	b082      	sub	sp, #8
70007ee8:	af00      	add	r7, sp, #0
70007eea:	4603      	mov	r3, r0
70007eec:	6039      	str	r1, [r7, #0]
70007eee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
70007ef0:	683a      	ldr	r2, [r7, #0]
70007ef2:	4904      	ldr	r1, [pc, #16]	@ (70007f04 <USBD_CUSTOMHID_ManufacturerStrDescriptor+0x20>)
70007ef4:	4804      	ldr	r0, [pc, #16]	@ (70007f08 <USBD_CUSTOMHID_ManufacturerStrDescriptor+0x24>)
70007ef6:	f7ff fed1 	bl	70007c9c <USBD_GetString>
  return USBD_StrDesc;
70007efa:	4b02      	ldr	r3, [pc, #8]	@ (70007f04 <USBD_CUSTOMHID_ManufacturerStrDescriptor+0x20>)
}
70007efc:	4618      	mov	r0, r3
70007efe:	3708      	adds	r7, #8
70007f00:	46bd      	mov	sp, r7
70007f02:	bd80      	pop	{r7, pc}
70007f04:	2404b4d8 	.word	0x2404b4d8
70007f08:	7000877c 	.word	0x7000877c

70007f0c <USBD_CUSTOMHID_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CUSTOMHID_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
70007f0c:	b580      	push	{r7, lr}
70007f0e:	b082      	sub	sp, #8
70007f10:	af00      	add	r7, sp, #0
70007f12:	4603      	mov	r3, r0
70007f14:	6039      	str	r1, [r7, #0]
70007f16:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
70007f18:	683b      	ldr	r3, [r7, #0]
70007f1a:	221a      	movs	r2, #26
70007f1c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
70007f1e:	f000 f82f 	bl	70007f80 <Get_SerialNum>
  /* USER CODE BEGIN USBD_CUSTOMHID_SerialStrDescriptor */

  /* USER CODE END USBD_CUSTOMHID_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
70007f22:	4b02      	ldr	r3, [pc, #8]	@ (70007f2c <USBD_CUSTOMHID_SerialStrDescriptor+0x20>)
}
70007f24:	4618      	mov	r0, r3
70007f26:	3708      	adds	r7, #8
70007f28:	46bd      	mov	sp, r7
70007f2a:	bd80      	pop	{r7, pc}
70007f2c:	2400016c 	.word	0x2400016c

70007f30 <USBD_CUSTOMHID_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CUSTOMHID_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
70007f30:	b580      	push	{r7, lr}
70007f32:	b082      	sub	sp, #8
70007f34:	af00      	add	r7, sp, #0
70007f36:	4603      	mov	r3, r0
70007f38:	6039      	str	r1, [r7, #0]
70007f3a:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
70007f3c:	683a      	ldr	r2, [r7, #0]
70007f3e:	4904      	ldr	r1, [pc, #16]	@ (70007f50 <USBD_CUSTOMHID_ConfigStrDescriptor+0x20>)
70007f40:	4804      	ldr	r0, [pc, #16]	@ (70007f54 <USBD_CUSTOMHID_ConfigStrDescriptor+0x24>)
70007f42:	f7ff feab 	bl	70007c9c <USBD_GetString>
  return USBD_StrDesc;
70007f46:	4b02      	ldr	r3, [pc, #8]	@ (70007f50 <USBD_CUSTOMHID_ConfigStrDescriptor+0x20>)
}
70007f48:	4618      	mov	r0, r3
70007f4a:	3708      	adds	r7, #8
70007f4c:	46bd      	mov	sp, r7
70007f4e:	bd80      	pop	{r7, pc}
70007f50:	2404b4d8 	.word	0x2404b4d8
70007f54:	70008790 	.word	0x70008790

70007f58 <USBD_CUSTOMHID_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CUSTOMHID_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
70007f58:	b580      	push	{r7, lr}
70007f5a:	b082      	sub	sp, #8
70007f5c:	af00      	add	r7, sp, #0
70007f5e:	4603      	mov	r3, r0
70007f60:	6039      	str	r1, [r7, #0]
70007f62:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
70007f64:	683a      	ldr	r2, [r7, #0]
70007f66:	4904      	ldr	r1, [pc, #16]	@ (70007f78 <USBD_CUSTOMHID_InterfaceStrDescriptor+0x20>)
70007f68:	4804      	ldr	r0, [pc, #16]	@ (70007f7c <USBD_CUSTOMHID_InterfaceStrDescriptor+0x24>)
70007f6a:	f7ff fe97 	bl	70007c9c <USBD_GetString>
  return USBD_StrDesc;
70007f6e:	4b02      	ldr	r3, [pc, #8]	@ (70007f78 <USBD_CUSTOMHID_InterfaceStrDescriptor+0x20>)
}
70007f70:	4618      	mov	r0, r3
70007f72:	3708      	adds	r7, #8
70007f74:	46bd      	mov	sp, r7
70007f76:	bd80      	pop	{r7, pc}
70007f78:	2404b4d8 	.word	0x2404b4d8
70007f7c:	700087a4 	.word	0x700087a4

70007f80 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
70007f80:	b580      	push	{r7, lr}
70007f82:	b084      	sub	sp, #16
70007f84:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
70007f86:	4b0f      	ldr	r3, [pc, #60]	@ (70007fc4 <Get_SerialNum+0x44>)
70007f88:	681b      	ldr	r3, [r3, #0]
70007f8a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
70007f8c:	4b0e      	ldr	r3, [pc, #56]	@ (70007fc8 <Get_SerialNum+0x48>)
70007f8e:	681b      	ldr	r3, [r3, #0]
70007f90:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
70007f92:	4b0e      	ldr	r3, [pc, #56]	@ (70007fcc <Get_SerialNum+0x4c>)
70007f94:	681b      	ldr	r3, [r3, #0]
70007f96:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
70007f98:	68fa      	ldr	r2, [r7, #12]
70007f9a:	687b      	ldr	r3, [r7, #4]
70007f9c:	4413      	add	r3, r2
70007f9e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
70007fa0:	68fb      	ldr	r3, [r7, #12]
70007fa2:	2b00      	cmp	r3, #0
70007fa4:	d009      	beq.n	70007fba <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
70007fa6:	2208      	movs	r2, #8
70007fa8:	4909      	ldr	r1, [pc, #36]	@ (70007fd0 <Get_SerialNum+0x50>)
70007faa:	68f8      	ldr	r0, [r7, #12]
70007fac:	f000 f814 	bl	70007fd8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
70007fb0:	2204      	movs	r2, #4
70007fb2:	4908      	ldr	r1, [pc, #32]	@ (70007fd4 <Get_SerialNum+0x54>)
70007fb4:	68b8      	ldr	r0, [r7, #8]
70007fb6:	f000 f80f 	bl	70007fd8 <IntToUnicode>
  }
}
70007fba:	bf00      	nop
70007fbc:	3710      	adds	r7, #16
70007fbe:	46bd      	mov	sp, r7
70007fc0:	bd80      	pop	{r7, pc}
70007fc2:	bf00      	nop
70007fc4:	08fff800 	.word	0x08fff800
70007fc8:	08fff804 	.word	0x08fff804
70007fcc:	08fff808 	.word	0x08fff808
70007fd0:	2400016e 	.word	0x2400016e
70007fd4:	2400017e 	.word	0x2400017e

70007fd8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
70007fd8:	b480      	push	{r7}
70007fda:	b087      	sub	sp, #28
70007fdc:	af00      	add	r7, sp, #0
70007fde:	60f8      	str	r0, [r7, #12]
70007fe0:	60b9      	str	r1, [r7, #8]
70007fe2:	4613      	mov	r3, r2
70007fe4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
70007fe6:	2300      	movs	r3, #0
70007fe8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
70007fea:	2300      	movs	r3, #0
70007fec:	75fb      	strb	r3, [r7, #23]
70007fee:	e027      	b.n	70008040 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
70007ff0:	68fb      	ldr	r3, [r7, #12]
70007ff2:	0f1b      	lsrs	r3, r3, #28
70007ff4:	2b09      	cmp	r3, #9
70007ff6:	d80b      	bhi.n	70008010 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
70007ff8:	68fb      	ldr	r3, [r7, #12]
70007ffa:	0f1b      	lsrs	r3, r3, #28
70007ffc:	b2da      	uxtb	r2, r3
70007ffe:	7dfb      	ldrb	r3, [r7, #23]
70008000:	005b      	lsls	r3, r3, #1
70008002:	4619      	mov	r1, r3
70008004:	68bb      	ldr	r3, [r7, #8]
70008006:	440b      	add	r3, r1
70008008:	3230      	adds	r2, #48	@ 0x30
7000800a:	b2d2      	uxtb	r2, r2
7000800c:	701a      	strb	r2, [r3, #0]
7000800e:	e00a      	b.n	70008026 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
70008010:	68fb      	ldr	r3, [r7, #12]
70008012:	0f1b      	lsrs	r3, r3, #28
70008014:	b2da      	uxtb	r2, r3
70008016:	7dfb      	ldrb	r3, [r7, #23]
70008018:	005b      	lsls	r3, r3, #1
7000801a:	4619      	mov	r1, r3
7000801c:	68bb      	ldr	r3, [r7, #8]
7000801e:	440b      	add	r3, r1
70008020:	3237      	adds	r2, #55	@ 0x37
70008022:	b2d2      	uxtb	r2, r2
70008024:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
70008026:	68fb      	ldr	r3, [r7, #12]
70008028:	011b      	lsls	r3, r3, #4
7000802a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
7000802c:	7dfb      	ldrb	r3, [r7, #23]
7000802e:	005b      	lsls	r3, r3, #1
70008030:	3301      	adds	r3, #1
70008032:	68ba      	ldr	r2, [r7, #8]
70008034:	4413      	add	r3, r2
70008036:	2200      	movs	r2, #0
70008038:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
7000803a:	7dfb      	ldrb	r3, [r7, #23]
7000803c:	3301      	adds	r3, #1
7000803e:	75fb      	strb	r3, [r7, #23]
70008040:	7dfa      	ldrb	r2, [r7, #23]
70008042:	79fb      	ldrb	r3, [r7, #7]
70008044:	429a      	cmp	r2, r3
70008046:	d3d3      	bcc.n	70007ff0 <IntToUnicode+0x18>
  }
}
70008048:	bf00      	nop
7000804a:	bf00      	nop
7000804c:	371c      	adds	r7, #28
7000804e:	46bd      	mov	sp, r7
70008050:	f85d 7b04 	ldr.w	r7, [sp], #4
70008054:	4770      	bx	lr
	...

70008058 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
70008058:	b580      	push	{r7, lr}
7000805a:	b0ac      	sub	sp, #176	@ 0xb0
7000805c:	af00      	add	r7, sp, #0
7000805e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
70008060:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
70008064:	2200      	movs	r2, #0
70008066:	601a      	str	r2, [r3, #0]
70008068:	605a      	str	r2, [r3, #4]
7000806a:	609a      	str	r2, [r3, #8]
7000806c:	60da      	str	r2, [r3, #12]
7000806e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
70008070:	f107 0318 	add.w	r3, r7, #24
70008074:	2284      	movs	r2, #132	@ 0x84
70008076:	2100      	movs	r1, #0
70008078:	4618      	mov	r0, r3
7000807a:	f000 fb25 	bl	700086c8 <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
7000807e:	687b      	ldr	r3, [r7, #4]
70008080:	681b      	ldr	r3, [r3, #0]
70008082:	4a2e      	ldr	r2, [pc, #184]	@ (7000813c <HAL_PCD_MspInit+0xe4>)
70008084:	4293      	cmp	r3, r2
70008086:	d155      	bne.n	70008134 <HAL_PCD_MspInit+0xdc>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USBPHYC;
70008088:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
7000808c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbPhycClockSelection = RCC_USBPHYCCLKSOURCE_HSE;
7000808e:	2300      	movs	r3, #0
70008090:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
70008094:	f107 0318 	add.w	r3, r7, #24
70008098:	4618      	mov	r0, r3
7000809a:	f7fc f997 	bl	700043cc <HAL_RCCEx_PeriphCLKConfig>
7000809e:	4603      	mov	r3, r0
700080a0:	2b00      	cmp	r3, #0
700080a2:	d001      	beq.n	700080a8 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
700080a4:	f7f8 fb9a 	bl	700007dc <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
700080a8:	f7fb f9b6 	bl	70003418 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
700080ac:	4b24      	ldr	r3, [pc, #144]	@ (70008140 <HAL_PCD_MspInit+0xe8>)
700080ae:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700080b2:	4a23      	ldr	r2, [pc, #140]	@ (70008140 <HAL_PCD_MspInit+0xe8>)
700080b4:	f043 0301 	orr.w	r3, r3, #1
700080b8:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
700080bc:	4b20      	ldr	r3, [pc, #128]	@ (70008140 <HAL_PCD_MspInit+0xe8>)
700080be:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700080c2:	617b      	str	r3, [r7, #20]
700080c4:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_HS GPIO Configuration
    PA4     ------> USB_OTG_HS_SOF
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
700080c6:	2310      	movs	r3, #16
700080c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700080cc:	2302      	movs	r3, #2
700080ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700080d2:	2300      	movs	r3, #0
700080d4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
700080d8:	2300      	movs	r3, #0
700080da:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
700080de:	230a      	movs	r3, #10
700080e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
700080e4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
700080e8:	4619      	mov	r1, r3
700080ea:	4816      	ldr	r0, [pc, #88]	@ (70008144 <HAL_PCD_MspInit+0xec>)
700080ec:	f7f9 fd06 	bl	70001afc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
700080f0:	4b13      	ldr	r3, [pc, #76]	@ (70008140 <HAL_PCD_MspInit+0xe8>)
700080f2:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
700080f6:	4a12      	ldr	r2, [pc, #72]	@ (70008140 <HAL_PCD_MspInit+0xe8>)
700080f8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
700080fc:	f8c2 3138 	str.w	r3, [r2, #312]	@ 0x138
70008100:	4b0f      	ldr	r3, [pc, #60]	@ (70008140 <HAL_PCD_MspInit+0xe8>)
70008102:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
70008106:	613b      	str	r3, [r7, #16]
70008108:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_USBPHYC_CLK_ENABLE();
7000810a:	4b0d      	ldr	r3, [pc, #52]	@ (70008140 <HAL_PCD_MspInit+0xe8>)
7000810c:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
70008110:	4a0b      	ldr	r2, [pc, #44]	@ (70008140 <HAL_PCD_MspInit+0xe8>)
70008112:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
70008116:	f8c2 3138 	str.w	r3, [r2, #312]	@ 0x138
7000811a:	4b09      	ldr	r3, [pc, #36]	@ (70008140 <HAL_PCD_MspInit+0xe8>)
7000811c:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
70008120:	60fb      	str	r3, [r7, #12]
70008122:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
70008124:	2200      	movs	r2, #0
70008126:	2100      	movs	r1, #0
70008128:	205b      	movs	r0, #91	@ 0x5b
7000812a:	f7f9 fac0 	bl	700016ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
7000812e:	205b      	movs	r0, #91	@ 0x5b
70008130:	f7f9 fad7 	bl	700016e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
70008134:	bf00      	nop
70008136:	37b0      	adds	r7, #176	@ 0xb0
70008138:	46bd      	mov	sp, r7
7000813a:	bd80      	pop	{r7, pc}
7000813c:	40040000 	.word	0x40040000
70008140:	58024400 	.word	0x58024400
70008144:	58020000 	.word	0x58020000

70008148 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
70008148:	b580      	push	{r7, lr}
7000814a:	b082      	sub	sp, #8
7000814c:	af00      	add	r7, sp, #0
7000814e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
70008150:	687b      	ldr	r3, [r7, #4]
70008152:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
70008156:	687b      	ldr	r3, [r7, #4]
70008158:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
7000815c:	4619      	mov	r1, r3
7000815e:	4610      	mov	r0, r2
70008160:	f7fe fc62 	bl	70006a28 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SetupStageCallback_PostTreatment */

}
70008164:	bf00      	nop
70008166:	3708      	adds	r7, #8
70008168:	46bd      	mov	sp, r7
7000816a:	bd80      	pop	{r7, pc}

7000816c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
7000816c:	b580      	push	{r7, lr}
7000816e:	b082      	sub	sp, #8
70008170:	af00      	add	r7, sp, #0
70008172:	6078      	str	r0, [r7, #4]
70008174:	460b      	mov	r3, r1
70008176:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
70008178:	687b      	ldr	r3, [r7, #4]
7000817a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
7000817e:	78fa      	ldrb	r2, [r7, #3]
70008180:	6879      	ldr	r1, [r7, #4]
70008182:	4613      	mov	r3, r2
70008184:	00db      	lsls	r3, r3, #3
70008186:	4413      	add	r3, r2
70008188:	009b      	lsls	r3, r3, #2
7000818a:	440b      	add	r3, r1
7000818c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
70008190:	681a      	ldr	r2, [r3, #0]
70008192:	78fb      	ldrb	r3, [r7, #3]
70008194:	4619      	mov	r1, r3
70008196:	f7fe fc9c 	bl	70006ad2 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
7000819a:	bf00      	nop
7000819c:	3708      	adds	r7, #8
7000819e:	46bd      	mov	sp, r7
700081a0:	bd80      	pop	{r7, pc}

700081a2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
700081a2:	b580      	push	{r7, lr}
700081a4:	b082      	sub	sp, #8
700081a6:	af00      	add	r7, sp, #0
700081a8:	6078      	str	r0, [r7, #4]
700081aa:	460b      	mov	r3, r1
700081ac:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
700081ae:	687b      	ldr	r3, [r7, #4]
700081b0:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
700081b4:	78fa      	ldrb	r2, [r7, #3]
700081b6:	6879      	ldr	r1, [r7, #4]
700081b8:	4613      	mov	r3, r2
700081ba:	00db      	lsls	r3, r3, #3
700081bc:	4413      	add	r3, r2
700081be:	009b      	lsls	r3, r3, #2
700081c0:	440b      	add	r3, r1
700081c2:	3320      	adds	r3, #32
700081c4:	681a      	ldr	r2, [r3, #0]
700081c6:	78fb      	ldrb	r3, [r7, #3]
700081c8:	4619      	mov	r1, r3
700081ca:	f7fe fd35 	bl	70006c38 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
700081ce:	bf00      	nop
700081d0:	3708      	adds	r7, #8
700081d2:	46bd      	mov	sp, r7
700081d4:	bd80      	pop	{r7, pc}

700081d6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
700081d6:	b580      	push	{r7, lr}
700081d8:	b082      	sub	sp, #8
700081da:	af00      	add	r7, sp, #0
700081dc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SofCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SofCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
700081de:	687b      	ldr	r3, [r7, #4]
700081e0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
700081e4:	4618      	mov	r0, r3
700081e6:	f7fe fe6f 	bl	70006ec8 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SofCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SofCallback_PostTreatment */
}
700081ea:	bf00      	nop
700081ec:	3708      	adds	r7, #8
700081ee:	46bd      	mov	sp, r7
700081f0:	bd80      	pop	{r7, pc}

700081f2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
700081f2:	b580      	push	{r7, lr}
700081f4:	b084      	sub	sp, #16
700081f6:	af00      	add	r7, sp, #0
700081f8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
700081fa:	2301      	movs	r3, #1
700081fc:	73fb      	strb	r3, [r7, #15]

  if (hpcd->Init.speed == PCD_SPEED_HIGH)
700081fe:	687b      	ldr	r3, [r7, #4]
70008200:	79db      	ldrb	r3, [r3, #7]
70008202:	2b00      	cmp	r3, #0
70008204:	d102      	bne.n	7000820c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
70008206:	2300      	movs	r3, #0
70008208:	73fb      	strb	r3, [r7, #15]
7000820a:	e008      	b.n	7000821e <HAL_PCD_ResetCallback+0x2c>
  }
  else if (hpcd->Init.speed == PCD_SPEED_FULL)
7000820c:	687b      	ldr	r3, [r7, #4]
7000820e:	79db      	ldrb	r3, [r3, #7]
70008210:	2b02      	cmp	r3, #2
70008212:	d102      	bne.n	7000821a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
70008214:	2301      	movs	r3, #1
70008216:	73fb      	strb	r3, [r7, #15]
70008218:	e001      	b.n	7000821e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
7000821a:	f7f8 fadf 	bl	700007dc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
7000821e:	687b      	ldr	r3, [r7, #4]
70008220:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
70008224:	7bfa      	ldrb	r2, [r7, #15]
70008226:	4611      	mov	r1, r2
70008228:	4618      	mov	r0, r3
7000822a:	f7fe fe09 	bl	70006e40 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
7000822e:	687b      	ldr	r3, [r7, #4]
70008230:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
70008234:	4618      	mov	r0, r3
70008236:	f7fe fdb1 	bl	70006d9c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
7000823a:	bf00      	nop
7000823c:	3710      	adds	r7, #16
7000823e:	46bd      	mov	sp, r7
70008240:	bd80      	pop	{r7, pc}
	...

70008244 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
70008244:	b580      	push	{r7, lr}
70008246:	b082      	sub	sp, #8
70008248:	af00      	add	r7, sp, #0
7000824a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */

  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
7000824c:	687b      	ldr	r3, [r7, #4]
7000824e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
70008252:	4618      	mov	r0, r3
70008254:	f7fe fe04 	bl	70006e60 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
70008258:	687b      	ldr	r3, [r7, #4]
7000825a:	7adb      	ldrb	r3, [r3, #11]
7000825c:	2b00      	cmp	r3, #0
7000825e:	d007      	beq.n	70008270 <HAL_PCD_SuspendCallback+0x2c>
  {
	HAL_SuspendTick();
70008260:	f7f9 f92a 	bl	700014b8 <HAL_SuspendTick>
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
70008264:	4b04      	ldr	r3, [pc, #16]	@ (70008278 <HAL_PCD_SuspendCallback+0x34>)
70008266:	691b      	ldr	r3, [r3, #16]
70008268:	4a03      	ldr	r2, [pc, #12]	@ (70008278 <HAL_PCD_SuspendCallback+0x34>)
7000826a:	f043 0306 	orr.w	r3, r3, #6
7000826e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
70008270:	bf00      	nop
70008272:	3708      	adds	r7, #8
70008274:	46bd      	mov	sp, r7
70008276:	bd80      	pop	{r7, pc}
70008278:	e000ed00 	.word	0xe000ed00

7000827c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
7000827c:	b580      	push	{r7, lr}
7000827e:	b082      	sub	sp, #8
70008280:	af00      	add	r7, sp, #0
70008282:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
70008284:	687b      	ldr	r3, [r7, #4]
70008286:	7adb      	ldrb	r3, [r3, #11]
70008288:	2b00      	cmp	r3, #0
7000828a:	d007      	beq.n	7000829c <HAL_PCD_ResumeCallback+0x20>
  {
    HAL_ResumeTick();
7000828c:	f7f9 f924 	bl	700014d8 <HAL_ResumeTick>
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
70008290:	4b0d      	ldr	r3, [pc, #52]	@ (700082c8 <HAL_PCD_ResumeCallback+0x4c>)
70008292:	691b      	ldr	r3, [r3, #16]
70008294:	4a0c      	ldr	r2, [pc, #48]	@ (700082c8 <HAL_PCD_ResumeCallback+0x4c>)
70008296:	f023 0306 	bic.w	r3, r3, #6
7000829a:	6113      	str	r3, [r2, #16]

  }
  /* USER CODE END 3 */
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
7000829c:	687b      	ldr	r3, [r7, #4]
7000829e:	681b      	ldr	r3, [r3, #0]
700082a0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
700082a4:	681b      	ldr	r3, [r3, #0]
700082a6:	687a      	ldr	r2, [r7, #4]
700082a8:	6812      	ldr	r2, [r2, #0]
700082aa:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
700082ae:	f023 0301 	bic.w	r3, r3, #1
700082b2:	6013      	str	r3, [r2, #0]
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
700082b4:	687b      	ldr	r3, [r7, #4]
700082b6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
700082ba:	4618      	mov	r0, r3
700082bc:	f7fe fdec 	bl	70006e98 <USBD_LL_Resume>

  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
700082c0:	bf00      	nop
700082c2:	3708      	adds	r7, #8
700082c4:	46bd      	mov	sp, r7
700082c6:	bd80      	pop	{r7, pc}
700082c8:	e000ed00 	.word	0xe000ed00

700082cc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
700082cc:	b580      	push	{r7, lr}
700082ce:	b082      	sub	sp, #8
700082d0:	af00      	add	r7, sp, #0
700082d2:	6078      	str	r0, [r7, #4]
700082d4:	460b      	mov	r3, r1
700082d6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_ISOOUTIncompleteCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ISOOUTIncompleteCallback_PreTreatment */
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
700082d8:	687b      	ldr	r3, [r7, #4]
700082da:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
700082de:	78fa      	ldrb	r2, [r7, #3]
700082e0:	4611      	mov	r1, r2
700082e2:	4618      	mov	r0, r3
700082e4:	f7fe fe42 	bl	70006f6c <USBD_LL_IsoOUTIncomplete>
  /* USER CODE BEGIN HAL_PCD_ISOOUTIncompleteCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ISOOUTIncompleteCallback_PostTreatment */

}
700082e8:	bf00      	nop
700082ea:	3708      	adds	r7, #8
700082ec:	46bd      	mov	sp, r7
700082ee:	bd80      	pop	{r7, pc}

700082f0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
700082f0:	b580      	push	{r7, lr}
700082f2:	b082      	sub	sp, #8
700082f4:	af00      	add	r7, sp, #0
700082f6:	6078      	str	r0, [r7, #4]
700082f8:	460b      	mov	r3, r1
700082fa:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_ISOINIncompleteCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ISOINIncompleteCallback_PreTreatment */
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
700082fc:	687b      	ldr	r3, [r7, #4]
700082fe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
70008302:	78fa      	ldrb	r2, [r7, #3]
70008304:	4611      	mov	r1, r2
70008306:	4618      	mov	r0, r3
70008308:	f7fe fdfe 	bl	70006f08 <USBD_LL_IsoINIncomplete>

  /* USER CODE BEGIN HAL_PCD_ISOINIncompleteCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ISOINIncompleteCallback_PostTreatment */
}
7000830c:	bf00      	nop
7000830e:	3708      	adds	r7, #8
70008310:	46bd      	mov	sp, r7
70008312:	bd80      	pop	{r7, pc}

70008314 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
70008314:	b580      	push	{r7, lr}
70008316:	b082      	sub	sp, #8
70008318:	af00      	add	r7, sp, #0
7000831a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ConnectCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ConnectCallback_PreTreatment */
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
7000831c:	687b      	ldr	r3, [r7, #4]
7000831e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
70008322:	4618      	mov	r0, r3
70008324:	f7fe fe54 	bl	70006fd0 <USBD_LL_DevConnected>
  /* USER CODE BEGIN HAL_PCD_ConnectCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ConnectCallback_PostTreatment */
}
70008328:	bf00      	nop
7000832a:	3708      	adds	r7, #8
7000832c:	46bd      	mov	sp, r7
7000832e:	bd80      	pop	{r7, pc}

70008330 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
70008330:	b580      	push	{r7, lr}
70008332:	b082      	sub	sp, #8
70008334:	af00      	add	r7, sp, #0
70008336:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_DisconnectCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DisconnectCallback_PreTreatment */
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
70008338:	687b      	ldr	r3, [r7, #4]
7000833a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
7000833e:	4618      	mov	r0, r3
70008340:	f7fe fe51 	bl	70006fe6 <USBD_LL_DevDisconnected>
  /* USER CODE BEGIN HAL_PCD_DisconnectCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DisconnectCallback_PostTreatment */
}
70008344:	bf00      	nop
70008346:	3708      	adds	r7, #8
70008348:	46bd      	mov	sp, r7
7000834a:	bd80      	pop	{r7, pc}

7000834c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
7000834c:	b580      	push	{r7, lr}
7000834e:	b082      	sub	sp, #8
70008350:	af00      	add	r7, sp, #0
70008352:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
70008354:	687b      	ldr	r3, [r7, #4]
70008356:	781b      	ldrb	r3, [r3, #0]
70008358:	2b01      	cmp	r3, #1
7000835a:	d13c      	bne.n	700083d6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
7000835c:	4a20      	ldr	r2, [pc, #128]	@ (700083e0 <USBD_LL_Init+0x94>)
7000835e:	687b      	ldr	r3, [r7, #4]
70008360:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
70008364:	687b      	ldr	r3, [r7, #4]
70008366:	4a1e      	ldr	r2, [pc, #120]	@ (700083e0 <USBD_LL_Init+0x94>)
70008368:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
7000836c:	4b1c      	ldr	r3, [pc, #112]	@ (700083e0 <USBD_LL_Init+0x94>)
7000836e:	4a1d      	ldr	r2, [pc, #116]	@ (700083e4 <USBD_LL_Init+0x98>)
70008370:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
70008372:	4b1b      	ldr	r3, [pc, #108]	@ (700083e0 <USBD_LL_Init+0x94>)
70008374:	2209      	movs	r2, #9
70008376:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_HIGH;
70008378:	4b19      	ldr	r3, [pc, #100]	@ (700083e0 <USBD_LL_Init+0x94>)
7000837a:	2200      	movs	r2, #0
7000837c:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_HS_EMBEDDED_PHY;
7000837e:	4b18      	ldr	r3, [pc, #96]	@ (700083e0 <USBD_LL_Init+0x94>)
70008380:	2203      	movs	r2, #3
70008382:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
70008384:	4b16      	ldr	r3, [pc, #88]	@ (700083e0 <USBD_LL_Init+0x94>)
70008386:	2200      	movs	r2, #0
70008388:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.Sof_enable = ENABLE;
7000838a:	4b15      	ldr	r3, [pc, #84]	@ (700083e0 <USBD_LL_Init+0x94>)
7000838c:	2201      	movs	r2, #1
7000838e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
70008390:	4b13      	ldr	r3, [pc, #76]	@ (700083e0 <USBD_LL_Init+0x94>)
70008392:	2200      	movs	r2, #0
70008394:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
70008396:	4b12      	ldr	r3, [pc, #72]	@ (700083e0 <USBD_LL_Init+0x94>)
70008398:	2200      	movs	r2, #0
7000839a:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
7000839c:	4b10      	ldr	r3, [pc, #64]	@ (700083e0 <USBD_LL_Init+0x94>)
7000839e:	2200      	movs	r2, #0
700083a0:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
700083a2:	4b0f      	ldr	r3, [pc, #60]	@ (700083e0 <USBD_LL_Init+0x94>)
700083a4:	2200      	movs	r2, #0
700083a6:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
700083a8:	480d      	ldr	r0, [pc, #52]	@ (700083e0 <USBD_LL_Init+0x94>)
700083aa:	f7f9 fd07 	bl	70001dbc <HAL_PCD_Init>
700083ae:	4603      	mov	r3, r0
700083b0:	2b00      	cmp	r3, #0
700083b2:	d001      	beq.n	700083b8 <USBD_LL_Init+0x6c>
  {
    Error_Handler();
700083b4:	f7f8 fa12 	bl	700007dc <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN USB_HS_FIFO_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
700083b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
700083bc:	4808      	ldr	r0, [pc, #32]	@ (700083e0 <USBD_LL_Init+0x94>)
700083be:	f7fa ff50 	bl	70003262 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x40);
700083c2:	2240      	movs	r2, #64	@ 0x40
700083c4:	2100      	movs	r1, #0
700083c6:	4806      	ldr	r0, [pc, #24]	@ (700083e0 <USBD_LL_Init+0x94>)
700083c8:	f7fa ff04 	bl	700031d4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x80);
700083cc:	2280      	movs	r2, #128	@ 0x80
700083ce:	2101      	movs	r1, #1
700083d0:	4803      	ldr	r0, [pc, #12]	@ (700083e0 <USBD_LL_Init+0x94>)
700083d2:	f7fa feff 	bl	700031d4 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END USB_HS_FIFO_Configuration */
  }
  return USBD_OK;
700083d6:	2300      	movs	r3, #0
}
700083d8:	4618      	mov	r0, r3
700083da:	3708      	adds	r7, #8
700083dc:	46bd      	mov	sp, r7
700083de:	bd80      	pop	{r7, pc}
700083e0:	2404b6d8 	.word	0x2404b6d8
700083e4:	40040000 	.word	0x40040000

700083e8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
700083e8:	b580      	push	{r7, lr}
700083ea:	b084      	sub	sp, #16
700083ec:	af00      	add	r7, sp, #0
700083ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
700083f0:	2300      	movs	r3, #0
700083f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
700083f4:	2300      	movs	r3, #0
700083f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
700083f8:	687b      	ldr	r3, [r7, #4]
700083fa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
700083fe:	4618      	mov	r0, r3
70008400:	f7f9 fdf4 	bl	70001fec <HAL_PCD_Start>
70008404:	4603      	mov	r3, r0
70008406:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
70008408:	7bfb      	ldrb	r3, [r7, #15]
7000840a:	4618      	mov	r0, r3
7000840c:	f000 f930 	bl	70008670 <USBD_Get_USB_Status>
70008410:	4603      	mov	r3, r0
70008412:	73bb      	strb	r3, [r7, #14]

  return usb_status;
70008414:	7bbb      	ldrb	r3, [r7, #14]
}
70008416:	4618      	mov	r0, r3
70008418:	3710      	adds	r7, #16
7000841a:	46bd      	mov	sp, r7
7000841c:	bd80      	pop	{r7, pc}

7000841e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
7000841e:	b580      	push	{r7, lr}
70008420:	b084      	sub	sp, #16
70008422:	af00      	add	r7, sp, #0
70008424:	6078      	str	r0, [r7, #4]
70008426:	4608      	mov	r0, r1
70008428:	4611      	mov	r1, r2
7000842a:	461a      	mov	r2, r3
7000842c:	4603      	mov	r3, r0
7000842e:	70fb      	strb	r3, [r7, #3]
70008430:	460b      	mov	r3, r1
70008432:	70bb      	strb	r3, [r7, #2]
70008434:	4613      	mov	r3, r2
70008436:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
70008438:	2300      	movs	r3, #0
7000843a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
7000843c:	2300      	movs	r3, #0
7000843e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
70008440:	687b      	ldr	r3, [r7, #4]
70008442:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
70008446:	78bb      	ldrb	r3, [r7, #2]
70008448:	883a      	ldrh	r2, [r7, #0]
7000844a:	78f9      	ldrb	r1, [r7, #3]
7000844c:	f7fa faf5 	bl	70002a3a <HAL_PCD_EP_Open>
70008450:	4603      	mov	r3, r0
70008452:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
70008454:	7bfb      	ldrb	r3, [r7, #15]
70008456:	4618      	mov	r0, r3
70008458:	f000 f90a 	bl	70008670 <USBD_Get_USB_Status>
7000845c:	4603      	mov	r3, r0
7000845e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
70008460:	7bbb      	ldrb	r3, [r7, #14]
}
70008462:	4618      	mov	r0, r3
70008464:	3710      	adds	r7, #16
70008466:	46bd      	mov	sp, r7
70008468:	bd80      	pop	{r7, pc}

7000846a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
7000846a:	b580      	push	{r7, lr}
7000846c:	b084      	sub	sp, #16
7000846e:	af00      	add	r7, sp, #0
70008470:	6078      	str	r0, [r7, #4]
70008472:	460b      	mov	r3, r1
70008474:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
70008476:	2300      	movs	r3, #0
70008478:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
7000847a:	2300      	movs	r3, #0
7000847c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
7000847e:	687b      	ldr	r3, [r7, #4]
70008480:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
70008484:	78fa      	ldrb	r2, [r7, #3]
70008486:	4611      	mov	r1, r2
70008488:	4618      	mov	r0, r3
7000848a:	f7fa fb40 	bl	70002b0e <HAL_PCD_EP_Close>
7000848e:	4603      	mov	r3, r0
70008490:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
70008492:	7bfb      	ldrb	r3, [r7, #15]
70008494:	4618      	mov	r0, r3
70008496:	f000 f8eb 	bl	70008670 <USBD_Get_USB_Status>
7000849a:	4603      	mov	r3, r0
7000849c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
7000849e:	7bbb      	ldrb	r3, [r7, #14]
}
700084a0:	4618      	mov	r0, r3
700084a2:	3710      	adds	r7, #16
700084a4:	46bd      	mov	sp, r7
700084a6:	bd80      	pop	{r7, pc}

700084a8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
700084a8:	b580      	push	{r7, lr}
700084aa:	b084      	sub	sp, #16
700084ac:	af00      	add	r7, sp, #0
700084ae:	6078      	str	r0, [r7, #4]
700084b0:	460b      	mov	r3, r1
700084b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
700084b4:	2300      	movs	r3, #0
700084b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
700084b8:	2300      	movs	r3, #0
700084ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
700084bc:	687b      	ldr	r3, [r7, #4]
700084be:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
700084c2:	78fa      	ldrb	r2, [r7, #3]
700084c4:	4611      	mov	r1, r2
700084c6:	4618      	mov	r0, r3
700084c8:	f7fa fbe0 	bl	70002c8c <HAL_PCD_EP_SetStall>
700084cc:	4603      	mov	r3, r0
700084ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
700084d0:	7bfb      	ldrb	r3, [r7, #15]
700084d2:	4618      	mov	r0, r3
700084d4:	f000 f8cc 	bl	70008670 <USBD_Get_USB_Status>
700084d8:	4603      	mov	r3, r0
700084da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
700084dc:	7bbb      	ldrb	r3, [r7, #14]
}
700084de:	4618      	mov	r0, r3
700084e0:	3710      	adds	r7, #16
700084e2:	46bd      	mov	sp, r7
700084e4:	bd80      	pop	{r7, pc}

700084e6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
700084e6:	b580      	push	{r7, lr}
700084e8:	b084      	sub	sp, #16
700084ea:	af00      	add	r7, sp, #0
700084ec:	6078      	str	r0, [r7, #4]
700084ee:	460b      	mov	r3, r1
700084f0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
700084f2:	2300      	movs	r3, #0
700084f4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
700084f6:	2300      	movs	r3, #0
700084f8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
700084fa:	687b      	ldr	r3, [r7, #4]
700084fc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
70008500:	78fa      	ldrb	r2, [r7, #3]
70008502:	4611      	mov	r1, r2
70008504:	4618      	mov	r0, r3
70008506:	f7fa fc24 	bl	70002d52 <HAL_PCD_EP_ClrStall>
7000850a:	4603      	mov	r3, r0
7000850c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
7000850e:	7bfb      	ldrb	r3, [r7, #15]
70008510:	4618      	mov	r0, r3
70008512:	f000 f8ad 	bl	70008670 <USBD_Get_USB_Status>
70008516:	4603      	mov	r3, r0
70008518:	73bb      	strb	r3, [r7, #14]

  return usb_status;
7000851a:	7bbb      	ldrb	r3, [r7, #14]
}
7000851c:	4618      	mov	r0, r3
7000851e:	3710      	adds	r7, #16
70008520:	46bd      	mov	sp, r7
70008522:	bd80      	pop	{r7, pc}

70008524 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
70008524:	b480      	push	{r7}
70008526:	b085      	sub	sp, #20
70008528:	af00      	add	r7, sp, #0
7000852a:	6078      	str	r0, [r7, #4]
7000852c:	460b      	mov	r3, r1
7000852e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
70008530:	687b      	ldr	r3, [r7, #4]
70008532:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
70008536:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
70008538:	f997 3003 	ldrsb.w	r3, [r7, #3]
7000853c:	2b00      	cmp	r3, #0
7000853e:	da0b      	bge.n	70008558 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
70008540:	78fb      	ldrb	r3, [r7, #3]
70008542:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
70008546:	68f9      	ldr	r1, [r7, #12]
70008548:	4613      	mov	r3, r2
7000854a:	00db      	lsls	r3, r3, #3
7000854c:	4413      	add	r3, r2
7000854e:	009b      	lsls	r3, r3, #2
70008550:	440b      	add	r3, r1
70008552:	3316      	adds	r3, #22
70008554:	781b      	ldrb	r3, [r3, #0]
70008556:	e00b      	b.n	70008570 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
70008558:	78fb      	ldrb	r3, [r7, #3]
7000855a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
7000855e:	68f9      	ldr	r1, [r7, #12]
70008560:	4613      	mov	r3, r2
70008562:	00db      	lsls	r3, r3, #3
70008564:	4413      	add	r3, r2
70008566:	009b      	lsls	r3, r3, #2
70008568:	440b      	add	r3, r1
7000856a:	f203 2356 	addw	r3, r3, #598	@ 0x256
7000856e:	781b      	ldrb	r3, [r3, #0]
  }
}
70008570:	4618      	mov	r0, r3
70008572:	3714      	adds	r7, #20
70008574:	46bd      	mov	sp, r7
70008576:	f85d 7b04 	ldr.w	r7, [sp], #4
7000857a:	4770      	bx	lr

7000857c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
7000857c:	b580      	push	{r7, lr}
7000857e:	b084      	sub	sp, #16
70008580:	af00      	add	r7, sp, #0
70008582:	6078      	str	r0, [r7, #4]
70008584:	460b      	mov	r3, r1
70008586:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
70008588:	2300      	movs	r3, #0
7000858a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
7000858c:	2300      	movs	r3, #0
7000858e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
70008590:	687b      	ldr	r3, [r7, #4]
70008592:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
70008596:	78fa      	ldrb	r2, [r7, #3]
70008598:	4611      	mov	r1, r2
7000859a:	4618      	mov	r0, r3
7000859c:	f7fa fa29 	bl	700029f2 <HAL_PCD_SetAddress>
700085a0:	4603      	mov	r3, r0
700085a2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
700085a4:	7bfb      	ldrb	r3, [r7, #15]
700085a6:	4618      	mov	r0, r3
700085a8:	f000 f862 	bl	70008670 <USBD_Get_USB_Status>
700085ac:	4603      	mov	r3, r0
700085ae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
700085b0:	7bbb      	ldrb	r3, [r7, #14]
}
700085b2:	4618      	mov	r0, r3
700085b4:	3710      	adds	r7, #16
700085b6:	46bd      	mov	sp, r7
700085b8:	bd80      	pop	{r7, pc}

700085ba <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
700085ba:	b580      	push	{r7, lr}
700085bc:	b086      	sub	sp, #24
700085be:	af00      	add	r7, sp, #0
700085c0:	60f8      	str	r0, [r7, #12]
700085c2:	607a      	str	r2, [r7, #4]
700085c4:	603b      	str	r3, [r7, #0]
700085c6:	460b      	mov	r3, r1
700085c8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
700085ca:	2300      	movs	r3, #0
700085cc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
700085ce:	2300      	movs	r3, #0
700085d0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
700085d2:	68fb      	ldr	r3, [r7, #12]
700085d4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
700085d8:	7af9      	ldrb	r1, [r7, #11]
700085da:	683b      	ldr	r3, [r7, #0]
700085dc:	687a      	ldr	r2, [r7, #4]
700085de:	f7fa fb1b 	bl	70002c18 <HAL_PCD_EP_Transmit>
700085e2:	4603      	mov	r3, r0
700085e4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
700085e6:	7dfb      	ldrb	r3, [r7, #23]
700085e8:	4618      	mov	r0, r3
700085ea:	f000 f841 	bl	70008670 <USBD_Get_USB_Status>
700085ee:	4603      	mov	r3, r0
700085f0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
700085f2:	7dbb      	ldrb	r3, [r7, #22]
}
700085f4:	4618      	mov	r0, r3
700085f6:	3718      	adds	r7, #24
700085f8:	46bd      	mov	sp, r7
700085fa:	bd80      	pop	{r7, pc}

700085fc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
700085fc:	b580      	push	{r7, lr}
700085fe:	b086      	sub	sp, #24
70008600:	af00      	add	r7, sp, #0
70008602:	60f8      	str	r0, [r7, #12]
70008604:	607a      	str	r2, [r7, #4]
70008606:	603b      	str	r3, [r7, #0]
70008608:	460b      	mov	r3, r1
7000860a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
7000860c:	2300      	movs	r3, #0
7000860e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
70008610:	2300      	movs	r3, #0
70008612:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
70008614:	68fb      	ldr	r3, [r7, #12]
70008616:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
7000861a:	7af9      	ldrb	r1, [r7, #11]
7000861c:	683b      	ldr	r3, [r7, #0]
7000861e:	687a      	ldr	r2, [r7, #4]
70008620:	f7fa fabf 	bl	70002ba2 <HAL_PCD_EP_Receive>
70008624:	4603      	mov	r3, r0
70008626:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
70008628:	7dfb      	ldrb	r3, [r7, #23]
7000862a:	4618      	mov	r0, r3
7000862c:	f000 f820 	bl	70008670 <USBD_Get_USB_Status>
70008630:	4603      	mov	r3, r0
70008632:	75bb      	strb	r3, [r7, #22]

  return usb_status;
70008634:	7dbb      	ldrb	r3, [r7, #22]
}
70008636:	4618      	mov	r0, r3
70008638:	3718      	adds	r7, #24
7000863a:	46bd      	mov	sp, r7
7000863c:	bd80      	pop	{r7, pc}
	...

70008640 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
70008640:	b480      	push	{r7}
70008642:	b083      	sub	sp, #12
70008644:	af00      	add	r7, sp, #0
70008646:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
70008648:	4b03      	ldr	r3, [pc, #12]	@ (70008658 <USBD_static_malloc+0x18>)
}
7000864a:	4618      	mov	r0, r3
7000864c:	370c      	adds	r7, #12
7000864e:	46bd      	mov	sp, r7
70008650:	f85d 7b04 	ldr.w	r7, [sp], #4
70008654:	4770      	bx	lr
70008656:	bf00      	nop
70008658:	2404bbbc 	.word	0x2404bbbc

7000865c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
7000865c:	b480      	push	{r7}
7000865e:	b083      	sub	sp, #12
70008660:	af00      	add	r7, sp, #0
70008662:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
70008664:	bf00      	nop
70008666:	370c      	adds	r7, #12
70008668:	46bd      	mov	sp, r7
7000866a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000866e:	4770      	bx	lr

70008670 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
70008670:	b480      	push	{r7}
70008672:	b085      	sub	sp, #20
70008674:	af00      	add	r7, sp, #0
70008676:	4603      	mov	r3, r0
70008678:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
7000867a:	2300      	movs	r3, #0
7000867c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
7000867e:	79fb      	ldrb	r3, [r7, #7]
70008680:	2b03      	cmp	r3, #3
70008682:	d817      	bhi.n	700086b4 <USBD_Get_USB_Status+0x44>
70008684:	a201      	add	r2, pc, #4	@ (adr r2, 7000868c <USBD_Get_USB_Status+0x1c>)
70008686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
7000868a:	bf00      	nop
7000868c:	7000869d 	.word	0x7000869d
70008690:	700086a3 	.word	0x700086a3
70008694:	700086a9 	.word	0x700086a9
70008698:	700086af 	.word	0x700086af
  {
    case HAL_OK :
      usb_status = USBD_OK;
7000869c:	2300      	movs	r3, #0
7000869e:	73fb      	strb	r3, [r7, #15]
    break;
700086a0:	e00b      	b.n	700086ba <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
700086a2:	2303      	movs	r3, #3
700086a4:	73fb      	strb	r3, [r7, #15]
    break;
700086a6:	e008      	b.n	700086ba <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
700086a8:	2301      	movs	r3, #1
700086aa:	73fb      	strb	r3, [r7, #15]
    break;
700086ac:	e005      	b.n	700086ba <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
700086ae:	2303      	movs	r3, #3
700086b0:	73fb      	strb	r3, [r7, #15]
    break;
700086b2:	e002      	b.n	700086ba <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
700086b4:	2303      	movs	r3, #3
700086b6:	73fb      	strb	r3, [r7, #15]
    break;
700086b8:	bf00      	nop
  }
  return usb_status;
700086ba:	7bfb      	ldrb	r3, [r7, #15]
}
700086bc:	4618      	mov	r0, r3
700086be:	3714      	adds	r7, #20
700086c0:	46bd      	mov	sp, r7
700086c2:	f85d 7b04 	ldr.w	r7, [sp], #4
700086c6:	4770      	bx	lr

700086c8 <memset>:
700086c8:	4402      	add	r2, r0
700086ca:	4603      	mov	r3, r0
700086cc:	4293      	cmp	r3, r2
700086ce:	d100      	bne.n	700086d2 <memset+0xa>
700086d0:	4770      	bx	lr
700086d2:	f803 1b01 	strb.w	r1, [r3], #1
700086d6:	e7f9      	b.n	700086cc <memset+0x4>

700086d8 <__libc_init_array>:
700086d8:	b570      	push	{r4, r5, r6, lr}
700086da:	4d0d      	ldr	r5, [pc, #52]	@ (70008710 <__libc_init_array+0x38>)
700086dc:	4c0d      	ldr	r4, [pc, #52]	@ (70008714 <__libc_init_array+0x3c>)
700086de:	1b64      	subs	r4, r4, r5
700086e0:	10a4      	asrs	r4, r4, #2
700086e2:	2600      	movs	r6, #0
700086e4:	42a6      	cmp	r6, r4
700086e6:	d109      	bne.n	700086fc <__libc_init_array+0x24>
700086e8:	4d0b      	ldr	r5, [pc, #44]	@ (70008718 <__libc_init_array+0x40>)
700086ea:	4c0c      	ldr	r4, [pc, #48]	@ (7000871c <__libc_init_array+0x44>)
700086ec:	f000 f826 	bl	7000873c <_init>
700086f0:	1b64      	subs	r4, r4, r5
700086f2:	10a4      	asrs	r4, r4, #2
700086f4:	2600      	movs	r6, #0
700086f6:	42a6      	cmp	r6, r4
700086f8:	d105      	bne.n	70008706 <__libc_init_array+0x2e>
700086fa:	bd70      	pop	{r4, r5, r6, pc}
700086fc:	f855 3b04 	ldr.w	r3, [r5], #4
70008700:	4798      	blx	r3
70008702:	3601      	adds	r6, #1
70008704:	e7ee      	b.n	700086e4 <__libc_init_array+0xc>
70008706:	f855 3b04 	ldr.w	r3, [r5], #4
7000870a:	4798      	blx	r3
7000870c:	3601      	adds	r6, #1
7000870e:	e7f2      	b.n	700086f6 <__libc_init_array+0x1e>
70008710:	700087bc 	.word	0x700087bc
70008714:	700087bc 	.word	0x700087bc
70008718:	700087bc 	.word	0x700087bc
7000871c:	700087c0 	.word	0x700087c0

70008720 <memcpy>:
70008720:	440a      	add	r2, r1
70008722:	4291      	cmp	r1, r2
70008724:	f100 33ff 	add.w	r3, r0, #4294967295
70008728:	d100      	bne.n	7000872c <memcpy+0xc>
7000872a:	4770      	bx	lr
7000872c:	b510      	push	{r4, lr}
7000872e:	f811 4b01 	ldrb.w	r4, [r1], #1
70008732:	f803 4f01 	strb.w	r4, [r3, #1]!
70008736:	4291      	cmp	r1, r2
70008738:	d1f9      	bne.n	7000872e <memcpy+0xe>
7000873a:	bd10      	pop	{r4, pc}

7000873c <_init>:
7000873c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
7000873e:	bf00      	nop
70008740:	bcf8      	pop	{r3, r4, r5, r6, r7}
70008742:	bc08      	pop	{r3}
70008744:	469e      	mov	lr, r3
70008746:	4770      	bx	lr

70008748 <_fini>:
70008748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
7000874a:	bf00      	nop
7000874c:	bcf8      	pop	{r3, r4, r5, r6, r7}
7000874e:	bc08      	pop	{r3}
70008750:	469e      	mov	lr, r3
70008752:	4770      	bx	lr
