,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/google/CFU-Playground.git,2021-03-09 21:38:18+00:00,"Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrollers (TFLM).    . . . . .   Online tutorial: https://google.github.io/CFU-Playground/   For reference docs, see the link below.",116,google/CFU-Playground,346151420,Verilog,CFU-Playground,41640,441,2024-04-10 13:04:01+00:00,"['tflite', 'tflm', 'tensorflow']",https://api.github.com/licenses/apache-2.0
1,https://github.com/WangXuan95/FPGA-FOC.git,2021-02-22 06:16:41+00:00,FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor. Âü∫‰∫éFPGAÁöÑFOCÊéßÂà∂Âô®ÔºåÁî®‰∫éÈ©±Âä®BLDC/PMSMÁîµÊú∫„ÄÇ,143,WangXuan95/FPGA-FOC,341099147,Verilog,FPGA-FOC,682,425,2024-04-12 12:14:47+00:00,"['fpga', 'verilog', 'systemverilog', 'foc', 'field-oriented-control', 'motor', 'bldc', 'pmsm', 'svpwm']",https://api.github.com/licenses/gpl-3.0
2,https://github.com/danfoisy/vdatp.git,2021-03-14 17:15:20+00:00,Volumetric Display using an Acoustically Trapped Particle,42,danfoisy/vdatp,347701888,Verilog,vdatp,25760,415,2024-04-12 15:11:54+00:00,[],
3,https://github.com/abdelazeem201/ASIC-Design-Roadmap.git,2021-02-27 17:29:46+00:00,"The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps ‚Äì moving from a concept to specification to tape-outs. Although the end product is typically quite small (measured in nanometers), this long journey is interesting and filled with many engineering challenges.",20,abdelazeem201/ASIC-Design-Roadmap,342916296,Verilog,ASIC-Design-Roadmap,2964,145,2024-04-12 10:54:53+00:00,"['awesome', 'awesome-list', 'fpga', 'hardware', 'verilog']",https://api.github.com/licenses/mit
4,https://github.com/YosysHQ/riscv-formal.git,2021-03-11 15:36:23+00:00,RISC-V Formal Verification Framework,18,YosysHQ/riscv-formal,346750536,Verilog,riscv-formal,1182,81,2024-03-13 05:49:39+00:00,[],https://api.github.com/licenses/isc
5,https://github.com/compsec-snu/difuzz-rtl.git,2021-03-12 05:00:23+00:00,,14,compsec-snu/difuzz-rtl,346944073,Verilog,difuzz-rtl,10527,65,2024-03-24 15:17:25+00:00,[],https://api.github.com/licenses/bsd-3-clause
6,https://github.com/FourPhonon/FourPhonon.git,2021-03-14 02:57:12+00:00,An extension module to ShengBTE for computing four-phonon scattering rates and thermal conductivity,19,FourPhonon/FourPhonon,347530538,Verilog,FourPhonon,12234,51,2024-03-04 01:19:13+00:00,"['lattice-thermal-conductivity', 'phonon-scattering']",https://api.github.com/licenses/gpl-3.0
7,https://github.com/robinsonb5/DeMiSTify.git,2021-02-23 21:12:53+00:00,Code to support porting MiST cores to other boards.,14,robinsonb5/DeMiSTify,341691720,Verilog,DeMiSTify,1994,41,2024-04-08 08:33:21+00:00,[],https://api.github.com/licenses/gpl-3.0
8,https://github.com/buttercutter/DDR.git,2021-03-08 12:02:35+00:00,A simple DDR3 memory controller,10,buttercutter/DDR,345641662,Verilog,DDR,570,40,2024-03-23 11:09:38+00:00,[],https://api.github.com/licenses/gpl-3.0
9,https://github.com/FPGA-Networking/HyperParser.git,2021-03-19 02:50:10+00:00,,9,FPGA-Networking/HyperParser,349281385,Verilog,HyperParser,365,24,2024-01-28 11:49:03+00:00,[],None
10,https://github.com/xiesicong/fpga_sobel_ov5640_hdmi.git,2021-03-15 08:20:14+00:00,fpgaË∑ësobelËØÜÂà´ÁÆóÊ≥ï,6,xiesicong/fpga_sobel_ov5640_hdmi,347888468,Verilog,fpga_sobel_ov5640_hdmi,48176,22,2024-03-24 13:39:14+00:00,[],None
11,https://github.com/teekamkhandelwal/asynchronous_fifo.git,2021-03-14 17:10:41+00:00,Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.,7,teekamkhandelwal/asynchronous_fifo,347700711,Verilog,asynchronous_fifo,38,22,2024-03-20 01:23:24+00:00,[],https://api.github.com/licenses/mit
12,https://github.com/tishi43/h264_decoder.git,2021-03-19 07:31:21+00:00,,9,tishi43/h264_decoder,349337612,Verilog,h264_decoder,951,21,2023-12-12 15:57:17+00:00,[],None
13,https://github.com/Alpha-Girl/USTC_CA_labs.git,2021-03-26 04:50:10+00:00,USTC_CA_2021Spring ‰∏≠ÁßëÂ§ß ËÆ°ÁÆóÊú∫‰ΩìÁ≥ªÁªìÊûÑ,6,Alpha-Girl/USTC_CA_labs,351665304,Verilog,USTC_CA_labs,82382,21,2024-03-10 17:07:21+00:00,[],https://api.github.com/licenses/mit
14,https://github.com/hlslibs/ac_ml.git,2021-02-23 23:59:39+00:00,Algorithmic C Machine Learning Library,7,hlslibs/ac_ml,341724867,Verilog,ac_ml,22110,20,2023-10-17 06:57:48+00:00,[],https://api.github.com/licenses/apache-2.0
15,https://github.com/himanshu5-prog/vortexGPU.git,2021-03-16 03:32:30+00:00,,6,himanshu5-prog/vortexGPU,348202437,Verilog,vortexGPU,216975,19,2024-03-09 18:32:39+00:00,[],
16,https://github.com/forth32/dvk-fpga.git,2021-03-02 03:53:07+00:00,FPGA-–ö–æ–Ω—Å—Ç—Ä—É–∫—Ç–æ—Ä –¥–ª—è —Å–±–æ—Ä–∫–∏ —ç–≤–º –î–í–ö –∏ –≠–ª–µ–∫—Ç—Ä–æ–Ω–∏–∫–∞-60,8,forth32/dvk-fpga,343638601,Verilog,dvk-fpga,48642,18,2024-03-30 20:00:48+00:00,[],https://api.github.com/licenses/agpl-3.0
17,https://github.com/hakan-demirli/PID-FPGA.git,2021-03-07 19:30:39+00:00,PID controller on an FPGA with custom RS232 addressing protocol.,2,hakan-demirli/PID-FPGA,345434763,Verilog,PID-FPGA,3318,15,2024-03-28 05:39:54+00:00,"['fpga', 'pid', 'controller', 'rs232', 'uart', 'verilog', 'matlab', 'dc-motor']",https://api.github.com/licenses/mit
18,https://github.com/xiesicong/fpga_eth_dual_ov5640.git,2021-03-15 08:13:57+00:00,fpgaËØªÂèñÊëÑÂÉèÂ§¥Êï∞ÊçÆ‰∏ä‰º†Âà∞‰∏ä‰ΩçÊú∫Ôºå720P@60Hz,1,xiesicong/fpga_eth_dual_ov5640,347886816,Verilog,fpga_eth_dual_ov5640,48393,14,2024-03-25 00:03:15+00:00,[],None
19,https://github.com/RPTU-EIS/upec-boom-verification-suite.git,2021-03-23 09:02:49+00:00,This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks based on the Unique Program Execution Checking (UPEC) approach.,2,RPTU-EIS/upec-boom-verification-suite,350644488,Verilog,upec-boom-verification-suite,5591,13,2024-03-13 11:58:31+00:00,[],None
20,https://github.com/JimmyStones/Hiscores_MiSTer.git,2021-02-25 14:19:55+00:00,,6,JimmyStones/Hiscores_MiSTer,342268487,Verilog,Hiscores_MiSTer,150,13,2022-12-12 12:20:02+00:00,[],https://api.github.com/licenses/gpl-3.0
21,https://github.com/huijjj/Architecture.git,2021-03-02 12:14:20+00:00,POSTECH CSED311 Computer Architecture,2,huijjj/Architecture,343762917,Verilog,Architecture,404,12,2024-02-11 02:42:11+00:00,[],None
22,https://github.com/Jefferson-Lopes/FFT.git,2021-03-05 23:02:34+00:00,FFT algorithm for fpga,3,Jefferson-Lopes/FFT,344955932,Verilog,FFT,182677,12,2023-12-14 12:00:39+00:00,"['fpga', 'fft', 'python', 'verilog', 'fft-algorithm', 'quartus']",None
23,https://github.com/antmicro/openssd-nvme.git,2021-03-10 18:47:39+00:00,,7,antmicro/openssd-nvme,346458392,Verilog,openssd-nvme,281,11,2024-04-03 03:59:47+00:00,[],None
24,https://github.com/vsdip/avsddac_3v3_sky130_v1.git,2021-03-21 04:04:36+00:00,,5,vsdip/avsddac_3v3_sky130_v1,349896469,Verilog,avsddac_3v3_sky130_v1,19993,10,2023-07-10 08:20:45+00:00,[],https://api.github.com/licenses/apache-2.0
25,https://github.com/fjpolo/CourseraFPGADesignforEmbeddedSystemsSpecialization.git,2021-03-07 09:59:46+00:00,"Projects and labs from the courses dictated in https://www.coursera.org/specializations/fpga-design. Projects are sometimes simulated, and implemented in either a MAX10-Lite or an Arrow MAX1000 board.-",3,fjpolo/CourseraFPGADesignforEmbeddedSystemsSpecialization,345311561,Verilog,CourseraFPGADesignforEmbeddedSystemsSpecialization,98837,9,2023-07-24 14:31:35+00:00,"['fpga', 'verilog', 'vhdl', 'vlsi', 'rtl', 'hdl', 'altera', 'intel', 'arrow', 'max10', 'max1000', 'max10-lite', 'coursera']",None
26,https://github.com/Project-CETI/whale-tag-embedded.git,2021-03-18 00:34:59+00:00,Source code for the software that is used to build the image for the embedded computer inside the Whale Tags to be deployed onto sperm whales for project CETI,5,Project-CETI/whale-tag-embedded,348892679,Verilog,whale-tag-embedded,6015,9,2024-02-27 00:06:18+00:00,[],https://api.github.com/licenses/apache-2.0
27,https://github.com/tharunchitipolu/Multi-operations-toolbox-with-baugh-wooley-multiplier.git,2021-03-24 10:08:09+00:00,"Given A and B are 64-bit inputs. With two selection lines s1 and s0 to perform the operations, A+B, A-B, AB, C+AB using  Baugh Wooley multiplier",1,tharunchitipolu/Multi-operations-toolbox-with-baugh-wooley-multiplier,351031249,Verilog,Multi-operations-toolbox-with-baugh-wooley-multiplier,54,8,2024-02-21 15:11:37+00:00,"['verilog-hdl', 'digital', 'hardware-description-language', 'vlsi', 'baugh-wooley', 'digitalelectronics', 'multiplier', 'verilog', 'vlsi-circuits']",None
28,https://github.com/Aashish3970/MNIST_FPGA.git,2021-02-23 18:36:43+00:00,3 layern artificial ANN to recognize handwritten digits and implement in FPGA,1,Aashish3970/MNIST_FPGA,341652955,Verilog,MNIST_FPGA,409,8,2023-09-17 15:45:18+00:00,[],None
29,https://github.com/eldrickm/wakey_wakey.git,2021-03-25 00:16:56+00:00,EE 272B - VLSI Design Project,4,eldrickm/wakey_wakey,351259814,Verilog,wakey_wakey,430853,8,2023-12-01 12:17:34+00:00,[],https://api.github.com/licenses/bsd-3-clause
30,https://github.com/MiSTer-devel/Arcade-MrDo_MiSTer.git,2021-03-23 03:46:24+00:00,Mr. Do! Universal 1982,4,MiSTer-devel/Arcade-MrDo_MiSTer,350571175,Verilog,Arcade-MrDo_MiSTer,10613,7,2023-10-24 20:05:13+00:00,[],https://api.github.com/licenses/gpl-2.0
31,https://github.com/amaranth-lang/amaranth-lang.github.io.git,2021-02-25 03:50:30+00:00,Amaranth HDL website and documentation,1,amaranth-lang/amaranth-lang.github.io,342115377,Verilog,amaranth-lang.github.io,196596,7,2024-02-21 07:07:49+00:00,[],None
32,https://github.com/shelljane/HEAM.git,2021-03-28 14:45:11+00:00,HEAM: High-Efficiency Approximate Multiplier Optimization for Deep Neural Network Accelerators,3,shelljane/HEAM,352355214,Verilog,HEAM,58,7,2023-09-29 14:27:27+00:00,[],None
33,https://github.com/jedbrooke/FPGA-face-detection.git,2021-02-22 20:28:40+00:00,implementation in verilog rtl for an FPGA to detect the presence of a face in an image,2,jedbrooke/FPGA-face-detection,341328362,Verilog,FPGA-face-detection,10175,6,2023-07-01 07:00:00+00:00,[],https://api.github.com/licenses/mit
34,https://github.com/xiesicong/fpga_dual_cam_lcd.git,2021-03-15 08:09:10+00:00,fpgaÂèåÁõÆÊëÑÂÉèÂ§¥ÈááÈõÜ,3,xiesicong/fpga_dual_cam_lcd,347885499,Verilog,fpga_dual_cam_lcd,33571,6,2023-11-06 14:10:38+00:00,[],None
35,https://github.com/anupam-io/ES203-COA-CNN.git,2021-03-23 13:22:16+00:00,ES-203 Computer Organization & Architecture CNN on FPGA board,8,anupam-io/ES203-COA-CNN,350721015,Verilog,ES203-COA-CNN,16868,6,2024-04-05 08:57:31+00:00,"['cnn', 'cnn-keras', 'cnn-classification', 'cnn-model', 'machine-learning', 'machinelearning', 'vivado', 'verilog', 'fpga', 'fpga-programming']",None
36,https://github.com/Netnod/md5.git,2021-03-09 15:46:17+00:00,MD5 core written in Verilog,3,Netnod/md5,346058415,Verilog,md5,17,6,2024-03-20 09:14:56+00:00,"['fpga-ntp-server', 'fpga', 'verilog']",https://api.github.com/licenses/bsd-2-clause
37,https://github.com/Staok/HDL-FPGA-study-and-norms.git,2021-03-13 08:37:01+00:00,HDL & FPGA Â≠¶‰π†ÂíåËßÑËåÉ„ÄÇCC-BY-NC-SA 4.0„ÄÇ,2,Staok/HDL-FPGA-study-and-norms,347316771,Verilog,HDL-FPGA-study-and-norms,361377,6,2024-02-25 03:12:50+00:00,"['fpga', 'hdl', 'verilog']",None
38,https://github.com/xiesicong/pcie_x2.git,2021-03-15 08:22:24+00:00,fpga  PCIEÊµãÈÄüÔºåÈááÁî®riffaÊû∂ÊûÑ,4,xiesicong/pcie_x2,347889048,Verilog,pcie_x2,20602,6,2024-03-26 01:08:58+00:00,[],None
39,https://github.com/adithyasunil26/Carry-Lookahead-Adder.git,2021-03-22 09:04:15+00:00,"4-bit Carry Lookahead Adder - RTL implementation in Verilog, SPICE netlist and MAGIC layouts",1,adithyasunil26/Carry-Lookahead-Adder,350275455,Verilog,Carry-Lookahead-Adder,8188,5,2024-03-18 19:18:11+00:00,[],https://api.github.com/licenses/mit
40,https://github.com/Oscarkai9139/AIC2021-TPU.git,2021-03-23 06:05:24+00:00,,3,Oscarkai9139/AIC2021-TPU,350597885,Verilog,AIC2021-TPU,169,5,2024-03-25 02:33:57+00:00,[],None
41,https://github.com/kingyoPiyo/Tang-Nano_100BASE-FX_ping.git,2021-02-23 07:15:09+00:00,ARP / ICMP test for Tang-Nano FPGA.,0,kingyoPiyo/Tang-Nano_100BASE-FX_ping,341463018,Verilog,Tang-Nano_100BASE-FX_ping,12,5,2023-09-05 05:30:08+00:00,[],https://api.github.com/licenses/mit
42,https://github.com/Ankit-kumar65/Elevator-Control-System-using-Verilog.git,2021-03-24 20:27:54+00:00,Elevator Controller for 60 floors building using Verilog code,3,Ankit-kumar65/Elevator-Control-System-using-Verilog,351214230,Verilog,Elevator-Control-System-using-Verilog,52,5,2024-02-06 02:30:18+00:00,[],None
43,https://github.com/vsdip/avsdbgp_3v3_sky130_v2.git,2021-03-21 04:44:59+00:00,,6,vsdip/avsdbgp_3v3_sky130_v2,349901975,Verilog,avsdbgp_3v3_sky130_v2,37665,5,2022-12-08 08:12:48+00:00,[],https://api.github.com/licenses/apache-2.0
44,https://github.com/mcjtag/axis_usbd.git,2021-03-17 15:38:17+00:00,AXI-Stream USB 2.0 HS Device Bridge (Verilog),2,mcjtag/axis_usbd,348762564,Verilog,axis_usbd,59,5,2024-03-12 17:40:55+00:00,[],https://api.github.com/licenses/mit
45,https://github.com/surangamh/synchronous-fifo.git,2021-03-13 08:45:42+00:00,Synchronous FIFO verilog code and testbench,2,surangamh/synchronous-fifo,347318459,Verilog,synchronous-fifo,1,5,2024-02-29 03:48:03+00:00,[],None
46,https://github.com/PrincetonUniversity/ILA_Rocket.git,2021-03-15 19:48:01+00:00,,1,PrincetonUniversity/ILA_Rocket,348102846,Verilog,ILA_Rocket,106,5,2022-05-02 01:11:33+00:00,[],None
47,https://github.com/nctu-ms07/Computer-Organization.git,2021-02-22 09:12:55+00:00,108‰∏ã Ë®àÁÆóÊ©üÁµÑÁπî Computer Organization ÊùéÊØÖÈÉé,0,nctu-ms07/Computer-Organization,341141413,Verilog,Computer-Organization,2109,5,2024-03-08 14:02:25+00:00,"['nctu', 'nycu']",None
48,https://github.com/sathvikswaminathan/Single-Cycle-RISC-V-Processor.git,2021-02-22 11:03:15+00:00,"Single Cycle Processor based on the RISC-V ISA. Supports R-type, lw, sw, and beq instructions.",0,sathvikswaminathan/Single-Cycle-RISC-V-Processor,341170931,Verilog,Single-Cycle-RISC-V-Processor,419,5,2024-01-25 06:33:00+00:00,[],None
49,https://github.com/drovak/verilogpdp.git,2021-02-22 02:13:08+00:00,Synthesizable Verilog implementations from original schematics of Digital Equipment Corporation PDP series of computers,1,drovak/verilogpdp,341054166,Verilog,verilogpdp,3055,5,2023-08-28 04:30:18+00:00,[],None
50,https://github.com/edw4rdyao/sdcard_digital_recognition.git,2021-03-01 15:44:35+00:00,FPGA based SD card reads and displays pictures and performs digital recognition experiments.,3,edw4rdyao/sdcard_digital_recognition,343469163,Verilog,sdcard_digital_recognition,2679,5,2024-03-13 06:07:35+00:00,"['fpga', 'verilog', 'sdcard', 'nexys4ddr', 'digital-recognition']",None
51,https://github.com/lawrie/ulx3s_amstrad_cpc.git,2021-02-28 10:51:53+00:00,The Amstrad CPC on the Ulx3s Ecp5 FPGA board,1,lawrie/ulx3s_amstrad_cpc,343080981,Verilog,ulx3s_amstrad_cpc,481,5,2022-07-18 18:23:55+00:00,[],None
52,https://github.com/thomson008/microprocessor-rc.git,2021-03-29 14:22:04+00:00,"Verilog project of a simple microprocessor with peripherals such as mouse, VGA display and IR transmitter. Can be run on Xilinx Basys 3 FPGA board with an additional IR module in order to control a RC car.",1,thomson008/microprocessor-rc,352670680,Verilog,microprocessor-rc,128,5,2024-02-12 22:59:33+00:00,[],None
53,https://github.com/IAIK/rebecca.git,2021-02-22 06:59:52+00:00,"REBECCA is a tool for the formal verification of masked cryptographic hardware implementations that, given the netlist of a masked hardware circuit, determines if a correct separation between shares is preserved throughout the circuit.",2,IAIK/rebecca,341108089,Verilog,rebecca,102,4,2022-03-09 02:39:31+00:00,[],https://api.github.com/licenses/apache-2.0
54,https://github.com/teamwong111/System-Experiment-Course.git,2021-03-03 13:01:26+00:00,"89 instructions' CPU and more, It is my term project repo of System-Experiment-Course(2020-2021) in Tongji University [89Êù°Êåá‰ª§CPUÂèäÂÖ∂‰ªñÔºåËøôÊòØÊàëÂú®ÂêåÊµéÂ§ßÂ≠¶Á≥ªÁªüÂÆûÈ™åËØæÁ®ãÔºà2020-2021ÔºâÁöÑÂ§ß‰Ωú‰∏ö]",0,teamwong111/System-Experiment-Course,344127915,Verilog,System-Experiment-Course,310,4,2024-04-12 08:01:26+00:00,"['tongji-university', 'verilog', 'cpu']",https://api.github.com/licenses/mit
55,https://github.com/sharc-lab/MeLoPPR.git,2021-03-28 16:11:36+00:00,,3,sharc-lab/MeLoPPR,352375942,Verilog,MeLoPPR,5885,4,2023-01-30 13:41:40+00:00,[],None
56,https://github.com/Hollbrok/Verilog.git,2021-02-24 21:29:40+00:00,My projects for FPGA,0,Hollbrok/Verilog,342040770,Verilog,Verilog,16990,4,2022-01-03 17:11:46+00:00,[],None
57,https://github.com/EECS150/project_skeleton_sp21.git,2021-03-02 03:55:39+00:00,,5,EECS150/project_skeleton_sp21,343639099,Verilog,project_skeleton_sp21,14266,4,2023-11-03 04:02:28+00:00,[],None
58,https://github.com/salsina/Computer-Aided-Design-CA2-Phase2.git,2021-03-25 15:24:44+00:00,Hardware implementation of a Multi-Layer Perceptron (MLP) Neural Network,0,salsina/Computer-Aided-Design-CA2-Phase2,351484260,Verilog,Computer-Aided-Design-CA2-Phase2,1431,4,2024-04-01 13:01:41+00:00,[],None
59,https://github.com/Sea-n/NCTU-109A-DLab.git,2021-03-29 08:17:51+00:00,109 Autumn - Digital Circuit Lab,0,Sea-n/NCTU-109A-DLab,352566753,Verilog,NCTU-109A-DLab,132,4,2023-11-05 13:16:04+00:00,"['nctu', 'homework', 'verilog', 'arty']",None
60,https://github.com/jibanhuanan/ISA-to-ExoKernel.git,2021-03-14 12:33:06+00:00,exokernel Operate System„ÄÅOnly deal with system security and surveillance termination agreements,0,jibanhuanan/ISA-to-ExoKernel,347631737,Verilog,ISA-to-ExoKernel,23,4,2023-01-15 23:19:22+00:00,[],https://api.github.com/licenses/mit
61,https://github.com/xiesicong/fpga_gtx_ibert.git,2021-03-15 08:16:53+00:00,FPGAÂÖâÁ∫§ÈÄö‰ø°,1,xiesicong/fpga_gtx_ibert,347887638,Verilog,fpga_gtx_ibert,13318,4,2024-03-18 07:52:26+00:00,[],None
62,https://github.com/cynthi8/GNNUnlock.git,2021-03-20 22:36:24+00:00,Reproduction of https://github.com/DfX-NYUAD/GNNUnlock,0,cynthi8/GNNUnlock,349849666,Verilog,GNNUnlock,187051,4,2024-01-09 11:04:54+00:00,"['hardware-security', 'machine-learning', 'networkx', 'reproduction']",None
63,https://github.com/ForeverTime20/Computer_Architecture.git,2021-03-16 06:07:08+00:00,"Labs of Computer Architecture in 2021 Spring, USTC",0,ForeverTime20/Computer_Architecture,348233276,Verilog,Computer_Architecture,6961,4,2023-05-05 09:16:50+00:00,[],None
64,https://github.com/thegamingbot/VLIW-Architecture.git,2021-03-18 04:20:19+00:00,A Python - Verilog combination that simulates the working of a 32-bit 5-stage pipelined VLIW processor from input assembly code while monitoring the updates in the processor register file.,0,thegamingbot/VLIW-Architecture,348939125,Verilog,VLIW-Architecture,31710,4,2023-01-01 14:02:26+00:00,"['computer-architecture', 'vliw', 'python3', 'verilog']",https://api.github.com/licenses/mit
65,https://github.com/CharlieQYQ/BUPT-DigitalCircuitExperiment.git,2021-03-11 07:57:16+00:00,ÂåóÈÇÆ‰ø°ÈÄöÈô¢19Â±äÊï∞ÁîµËØæÁ®ãÂÆûÈ™å‰ª£Á†Å,0,CharlieQYQ/BUPT-DigitalCircuitExperiment,346622183,Verilog,BUPT-DigitalCircuitExperiment,52311,4,2024-03-19 09:37:24+00:00,[],None
66,https://github.com/OmriRaz/Kiwi-Project-Samples.git,2021-02-24 16:45:41+00:00,"Sample projects for the uLab Kiwi FPGA + ESP32, and the Kiwi Lite development boards",0,OmriRaz/Kiwi-Project-Samples,341967655,Verilog,Kiwi-Project-Samples,15074,4,2021-08-23 20:54:25+00:00,"['fpga', 'kiwi', 'esp32', 'altera', 'verilog', 'ulab']",None
67,https://github.com/electronicayciencia/fpga-learn.git,2021-03-06 12:19:32+00:00,First experiments in FPGA world.,1,electronicayciencia/fpga-learn,345086658,Verilog,fpga-learn,313,3,2024-04-06 20:33:37+00:00,[],None
68,https://github.com/deokhk/CSED311.git,2021-03-05 05:14:29+00:00,Postech CSED311 2021 spring,0,deokhk/CSED311,344702081,Verilog,CSED311,3424,3,2023-05-17 19:45:55+00:00,[],None
69,https://github.com/fhrgithub/FPGA.git,2021-03-25 04:52:14+00:00,,0,fhrgithub/FPGA,351312653,Verilog,FPGA,435,3,2024-01-02 16:19:32+00:00,[],None
70,https://github.com/lanxiang1234/single_cpu.git,2021-03-09 10:10:49+00:00,ÂÆûÁé∞ minisys-cpu,1,lanxiang1234/single_cpu,345963466,Verilog,single_cpu,16,3,2023-09-02 06:54:10+00:00,[],None
71,https://github.com/MiSTer-devel/Arcade-SpaceRace_MiSTer.git,2021-02-28 13:27:47+00:00,Arcade: Atari Space Race(1973) for MiSTer,4,MiSTer-devel/Arcade-SpaceRace_MiSTer,343112007,Verilog,Arcade-SpaceRace_MiSTer,2790,3,2022-11-07 17:59:58+00:00,[],https://api.github.com/licenses/gpl-2.0
72,https://github.com/BrainHunter/EBAZ4205_base_wo_crystal.git,2021-02-28 13:45:31+00:00,,0,BrainHunter/EBAZ4205_base_wo_crystal,343115679,Verilog,EBAZ4205_base_wo_crystal,502,3,2022-10-09 12:52:25+00:00,[],None
73,https://github.com/mohammadrezaabdi/AZ_DSD_SOURCE_2021.git,2021-03-10 12:04:23+00:00,the source for digital system design lab (40203) spring 2021,1,mohammadrezaabdi/AZ_DSD_SOURCE_2021,346342006,Verilog,AZ_DSD_SOURCE_2021,18890,3,2021-08-14 06:34:29+00:00,[],None
74,https://github.com/khyamling/Vexriscv_Stratix10.git,2021-02-26 11:02:15+00:00,Vexriscv on Stratix10 FPGA board using HyperFlex Techniques,2,khyamling/Vexriscv_Stratix10,342549030,Verilog,Vexriscv_Stratix10,35179,3,2022-05-26 08:19:49+00:00,[],None
75,https://github.com/bingsen0806/EE2026.git,2021-03-17 18:45:30+00:00,A Sound and Sight Entertainment System (SSES) implemented on Basys3 FPGA Board,0,bingsen0806/EE2026,348816923,Verilog,EE2026,826,3,2022-01-27 15:06:17+00:00,"['basys3', 'basys3-fpga', 'verilog', 'vivado', 'pixel-art']",None
76,https://github.com/SalHe/mips-cpu.git,2021-03-12 02:06:16+00:00,A simple MIPS CPU implementation for a CPU design course. „ÄäËÆ°ÁÆóÊú∫ÁªÑÊàê‰∏éËÆæËÆ°ÂÆûÈ™åËØæÁ®ã„ÄãÂÆûÈ™å‰ª£Á†Å,0,SalHe/mips-cpu,346903690,Verilog,mips-cpu,116,3,2023-04-22 10:37:16+00:00,"['mips', 'cpu']",https://api.github.com/licenses/agpl-3.0
77,https://github.com/KUL-CA-Exercise/CA_Exercise.git,2021-03-11 15:12:57+00:00,,42,KUL-CA-Exercise/CA_Exercise,346743495,Verilog,CA_Exercise,3162,3,2022-05-25 09:23:15+00:00,[],None
78,https://github.com/dieruiqu/Tanh-x-Verilog.git,2021-03-17 18:20:08+00:00,Implementation of hyperbolic tangent in verilog for Intel FPGA's,0,dieruiqu/Tanh-x-Verilog,348810045,Verilog,Tanh-x-Verilog,12134,3,2023-07-03 02:40:21+00:00,[],None
79,https://github.com/fluctlight001/March_CPU.git,2021-03-16 04:02:41+00:00,Á¨¨‰∏ÄÁâàËÉΩÂÆåÊàêÊâÄÊúâÊµãËØïÁöÑÂ∏¶cacheÁöÑcpu,0,fluctlight001/March_CPU,348208449,Verilog,March_CPU,44,3,2021-11-03 00:37:30+00:00,[],https://api.github.com/licenses/mit
80,https://github.com/Aesopd/NJU2020-Digital-circuit-and-digital-system-experiment.git,2021-03-21 07:13:18+00:00,Âçó‰∫¨Â§ßÂ≠¶2020Âπ¥Êï∞Â≠óÁîµË∑Ø‰∏éÊï∞Â≠óÁ≥ªÁªüÂÆûÈ™å,2,Aesopd/NJU2020-Digital-circuit-and-digital-system-experiment,349925685,Verilog,NJU2020-Digital-circuit-and-digital-system-experiment,134196,3,2023-11-06 11:35:33+00:00,[],None
81,https://github.com/TaoTao-real/video_dither.git,2021-03-07 07:18:40+00:00,this is a dither module convert convert color video to pseudo gray video,0,TaoTao-real/video_dither,345283162,Verilog,video_dither,433,3,2023-10-17 13:23:34+00:00,[],None
82,https://github.com/quintonarnaud/5_stage_pipeline_CPU_verilog.git,2021-03-10 01:42:39+00:00,"Complete 5 stage pipeline proccessor with a cohesive hazard detection unit, forwarding unit, and controller. Written by me in Verilog HDL. Loaded instruction memory of MIPS ISA converted from C code written and converted by me.",0,quintonarnaud/5_stage_pipeline_CPU_verilog,346197783,Verilog,5_stage_pipeline_CPU_verilog,31,3,2023-07-03 09:21:49+00:00,[],None
83,https://github.com/asurkis/circuits-labs.git,2021-03-03 10:57:09+00:00,,0,asurkis/circuits-labs,344095201,Verilog,circuits-labs,1900,3,2023-04-25 02:50:02+00:00,[],None
84,https://github.com/Bharath-S-N/Implementation-of-GPGPU-on-FPGA.git,2021-03-09 17:01:17+00:00,"Implementing a simple GPGPU on an FPGA, using a load/store ISA. This GPU can then be used for different purposes; For E.g. accelerating repeated floating-point operations.",1,Bharath-S-N/Implementation-of-GPGPU-on-FPGA,346080544,Verilog,Implementation-of-GPGPU-on-FPGA,2,3,2022-09-15 15:00:44+00:00,[],None
85,https://github.com/shalan/SoCBUS.git,2021-03-17 16:24:44+00:00,Set of HDL modules to construct SoC buses,1,shalan/SoCBUS,348776843,Verilog,SoCBUS,146,3,2022-02-28 18:25:25+00:00,[],https://api.github.com/licenses/apache-2.0
86,https://github.com/Netnod/rosc_entropy.git,2021-03-09 15:47:46+00:00,Ring oscillator core written in Verilog.  Forked from https://git.cryptech.is/rng/rosc_entropy.git/,0,Netnod/rosc_entropy,346058844,Verilog,rosc_entropy,12,3,2023-09-27 17:33:30+00:00,"['fpga-ntp-server', 'fpga', 'verilog']",https://api.github.com/licenses/bsd-3-clause
87,https://github.com/Reconfigurable-Computing-CalPoly-Pomona/RSA-on-Chip.git,2021-03-28 07:07:55+00:00,,0,Reconfigurable-Computing-CalPoly-Pomona/RSA-on-Chip,352264250,Verilog,RSA-on-Chip,46,2,2023-04-25 08:54:41+00:00,[],None
88,https://github.com/daniel-saeedi/LogicCircuitDesign.git,2021-02-24 18:45:07+00:00,Digital Logic Design Project,1,daniel-saeedi/LogicCircuitDesign,342000667,Verilog,LogicCircuitDesign,51179,2,2023-09-07 05:42:06+00:00,"['verilog', 'verilog-project', 'synthesis']",None
89,https://github.com/AmnesiacGarden/Digital-Signal-Processing-WithFie.git,2021-03-01 01:53:11+00:00,2014 Book matter Digital Signal Processing WithFie,0,AmnesiacGarden/Digital-Signal-Processing-WithFie,343260850,Verilog,Digital-Signal-Processing-WithFie,615,2,2023-04-14 01:21:55+00:00,[],None
90,https://github.com/Alan-Tony/RISC-V-Datapath-and-Control.git,2021-03-12 05:00:54+00:00,A basic ALU and ALU Control Unit Implementation using Verilog,0,Alan-Tony/RISC-V-Datapath-and-Control,346944202,Verilog,RISC-V-Datapath-and-Control,881,2,2023-11-09 13:14:45+00:00,[],None
91,https://github.com/dyumnin/NCGPythonCocotb.git,2021-03-14 10:48:43+00:00,Written test for Python + Cocotb QC developer,14,dyumnin/NCGPythonCocotb,347609725,Verilog,NCGPythonCocotb,229,2,2023-12-20 04:40:08+00:00,[],None
92,https://github.com/Hannah246/ELEC374.git,2021-03-01 15:34:00+00:00,,1,Hannah246/ELEC374,343465801,Verilog,ELEC374,44190,2,2024-02-26 14:23:34+00:00,[],None
93,https://github.com/Netnod/cmac.git,2021-03-09 15:44:19+00:00,CMAC core written in verilog,0,Netnod/cmac,346057847,Verilog,cmac,41,2,2024-03-14 03:30:09+00:00,"['fpga-ntp-server', 'fpga', 'verilog']",https://api.github.com/licenses/bsd-2-clause
94,https://github.com/teekamkhandelwal/24-12_DIGITAL_CLOCK_DESIGN_USING_VERILOG.git,2021-03-07 09:31:04+00:00,"DESIGN DIGITAL CLOCK FOR 24/12 HOURS, USING TWO BLOCKS COUNTER AND BCD TOSEVEN SEGMENT. ALL CODE WRITTEN IN VERILOG.",1,teekamkhandelwal/24-12_DIGITAL_CLOCK_DESIGN_USING_VERILOG,345306221,Verilog,24-12_DIGITAL_CLOCK_DESIGN_USING_VERILOG,45,2,2023-01-22 15:51:58+00:00,[],https://api.github.com/licenses/apache-2.0
95,https://github.com/GradCristi/Verilog-Decryption.git,2021-03-26 12:04:31+00:00,"A small verilog program which decrypts the Zig Zag, Scytale and Caesar cyphers",0,GradCristi/Verilog-Decryption,351768636,Verilog,Verilog-Decryption,17,2,2021-05-13 22:49:36+00:00,[],None
96,https://github.com/TheRainstorm/EggMIPS-SoC.git,2021-03-12 09:13:42+00:00,"The SoC for EggMIPS, a superscalar MIPS CPU",2,TheRainstorm/EggMIPS-SoC,347006571,Verilog,EggMIPS-SoC,227,2,2022-01-01 12:22:19+00:00,[],https://api.github.com/licenses/mit
97,https://github.com/PrincetonUniversity/ILA_AXI_Protocol.git,2021-02-22 02:29:52+00:00,,0,PrincetonUniversity/ILA_AXI_Protocol,341057266,Verilog,ILA_AXI_Protocol,233,2,2022-05-02 01:13:27+00:00,[],None
98,https://github.com/MiSTer-devel/Arcade-VBall_MiSTer.git,2021-03-16 11:14:00+00:00,This is a port of V'Ball for MiSTer FPGA,5,MiSTer-devel/Arcade-VBall_MiSTer,348317442,Verilog,Arcade-VBall_MiSTer,10018,2,2022-08-01 21:34:28+00:00,[],https://api.github.com/licenses/gpl-2.0
99,https://github.com/konda-jayant-reddy/Y86-ISA.git,2021-03-16 14:38:30+00:00,,0,konda-jayant-reddy/Y86-ISA,348381982,Verilog,Y86-ISA,650,2,2022-05-23 04:04:20+00:00,[],None
100,https://github.com/MiyuruThathsara/lineBuffer.git,2021-03-11 11:21:39+00:00,Line Buffer for Convolutional Neural Network,0,MiyuruThathsara/lineBuffer,346677495,Verilog,lineBuffer,219,2,2023-05-01 21:18:33+00:00,[],None
101,https://github.com/thegabriele97/TCL-Learning.git,2021-03-27 12:03:42+00:00,Contains some TCL scriping language excercises + 2 university contests on HIgh Level Synthesis (winner contest) and Logic Level Synthesis,0,thegabriele97/TCL-Learning,352062477,Verilog,TCL-Learning,170333,2,2023-04-05 05:55:47+00:00,['tcl'],None
102,https://github.com/Netnod/keymem.git,2021-03-09 15:58:25+00:00,Key memory core written in Verilog.   Used by the FPGA_NTP_SERVER project,0,Netnod/keymem,346062106,Verilog,keymem,51,2,2023-11-20 08:47:28+00:00,"['fpga-ntp-server', 'fpga', 'verilog']",https://api.github.com/licenses/bsd-2-clause
103,https://github.com/teamwong111/System-Structure-Course.git,2021-03-02 14:08:19+00:00,It is my big assignment repo of System Structure Course(2020) in Tongji University,0,teamwong111/System-Structure-Course,343795931,Verilog,System-Structure-Course,15349,2,2023-11-13 04:01:38+00:00,[],https://api.github.com/licenses/mit
104,https://github.com/PaklogicTech/aes_gcm.git,2021-03-17 16:18:39+00:00,,1,PaklogicTech/aes_gcm,348774964,Verilog,aes_gcm,5449,2,2023-06-23 09:01:23+00:00,[],None
105,https://github.com/kaizen75/motor_drive.git,2021-03-15 07:05:27+00:00,"Verilog code for motor drives. Will include center-aligned PWM, incremental encoder, etc verilog codes",0,kaizen75/motor_drive,347869860,Verilog,motor_drive,44,2,2022-12-22 21:38:13+00:00,[],https://api.github.com/licenses/gpl-3.0
106,https://github.com/zwm/8051.git,2021-03-23 04:11:40+00:00,,0,zwm/8051,350575725,Verilog,8051,2133,2,2023-07-18 01:36:08+00:00,[],None
107,https://github.com/97anand/cdc_pulse_synchronizer_toggle.git,2021-03-22 16:24:07+00:00,This is a sample circuit for sampling a pulse from one clock domain to another clock domain using a toggle circuit.,1,97anand/cdc_pulse_synchronizer_toggle,350412095,Verilog,cdc_pulse_synchronizer_toggle,34,2,2023-02-15 07:55:52+00:00,[],None
108,https://github.com/GradCristi/Verilog-Temperature.git,2021-03-26 12:11:48+00:00,A small program for temperature monitoring using combinational logic and a series of intermittently active sensors.,1,GradCristi/Verilog-Temperature,351770641,Verilog,Verilog-Temperature,4,2,2021-06-11 09:33:34+00:00,[],None
109,https://github.com/salsina/DIgital-Logic-Design-CA6.git,2021-03-10 20:32:38+00:00,Accelerator RTL design with a simple wrapper (sinus function using system verilog),0,salsina/DIgital-Logic-Design-CA6,346484412,Verilog,DIgital-Logic-Design-CA6,68,2,2022-11-05 07:08:13+00:00,[],None
110,https://github.com/andrewzarour/RSA-Implementation-Using-Verilog.git,2021-03-28 06:03:20+00:00,,0,andrewzarour/RSA-Implementation-Using-Verilog,352254029,Verilog,RSA-Implementation-Using-Verilog,330,2,2023-09-27 12:08:05+00:00,[],None
111,https://github.com/air029/MIPS32_Instruction-set-architecture.git,2021-03-21 15:56:47+00:00,This project uses Verilog language to implement single cycle and multi-cycle MIP32 architecture CPU respectively,0,air029/MIPS32_Instruction-set-architecture,350046181,Verilog,MIPS32_Instruction-set-architecture,34,2,2021-11-11 12:06:07+00:00,[],None
112,https://github.com/ScottDuckworth/PulseController.git,2021-03-22 06:05:45+00:00,FPGA implementation of a PWM kill switch for an autonomous RC car,1,ScottDuckworth/PulseController,350226485,Verilog,PulseController,1242,2,2021-12-21 21:12:04+00:00,[],None
113,https://github.com/Featherweight-IP/fwgpio.git,2021-02-26 18:19:06+00:00,Simple GPIO component with support for pin muxing,0,Featherweight-IP/fwgpio,342662919,Verilog,fwgpio,15,2,2022-03-01 07:21:03+00:00,[],https://api.github.com/licenses/apache-2.0
114,https://github.com/WeiCheng14159/icc.git,2021-03-16 02:41:04+00:00,,8,WeiCheng14159/icc,348191170,Verilog,icc,70577,2,2022-04-29 16:49:41+00:00,[],None
115,https://github.com/nihirash/Ice81.git,2021-03-28 21:27:33+00:00,ZX81 for iCESugar board,0,nihirash/Ice81,352442382,Verilog,Ice81,222,2,2023-03-29 12:53:12+00:00,"['ice40', 'ice40up5k', 'zx81', 'apio', 'fpga', 'retrocomputing', 'icesugar', 'verilog']",None
116,https://github.com/betarixm/CSED311.git,2021-03-05 15:18:55+00:00,POSTECH: Computer Architecture (Spring 2021),0,betarixm/CSED311,344849660,Verilog,CSED311,11112,2,2023-05-23 09:08:50+00:00,"['postech', 'cpu', 'architecture']",None
117,https://github.com/18520381/434_Project_10.git,2021-03-06 02:36:35+00:00,Project for CE434 by Team 10,2,18520381/434_Project_10,344987965,Verilog,434_Project_10,184654,2,2021-07-26 16:15:13+00:00,[],None
118,https://github.com/magic3007/VLSI-CAD.git,2021-03-16 14:58:56+00:00,"üç™  Implementation for the lesson Chip Design Automation and Intelligent Optimization(2021 Spring, advised by Prof. Yibo Lin) in Peking University.",0,magic3007/VLSI-CAD,348388994,Verilog,VLSI-CAD,47383,2,2022-09-25 21:34:35+00:00,[],None
119,https://github.com/yuya-isaka/X-FP.git,2021-03-03 02:31:45+00:00,Exhaustive-Fingerprinting,1,yuya-isaka/X-FP,343977601,Verilog,X-FP,5166,2,2023-05-01 02:19:19+00:00,[],None
120,https://github.com/saiankit/Digital-Design.git,2021-03-27 08:46:11+00:00,This repo contains all laboratory course work of ECE F215 Digital Design at BITS Pilani.,0,saiankit/Digital-Design,352023989,Verilog,Digital-Design,30,2,2023-03-04 09:30:42+00:00,[],None
121,https://github.com/LudwigAJ/FPGA_Floating-Point_Artithmetic.git,2021-03-19 20:51:37+00:00,Hardware Acceleration for Floating-Point Arithmetic using IEEE-754 Standard.,3,LudwigAJ/FPGA_Floating-Point_Artithmetic,349552219,Verilog,FPGA_Floating-Point_Artithmetic,4737,2,2024-04-09 01:13:41+00:00,[],None
122,https://github.com/RISCV-MYTH-WORKSHOP/riscv_myth_workshop_mar21-rahulgupta177.git,2021-03-24 15:13:34+00:00,riscv_myth_workshop_mar21-rahulgupta177 created by GitHub Classroom,0,RISCV-MYTH-WORKSHOP/riscv_myth_workshop_mar21-rahulgupta177,351125687,Verilog,riscv_myth_workshop_mar21-rahulgupta177,4048,2,2021-09-27 12:24:05+00:00,[],None
123,https://github.com/memj401/Calculadora-Verilog.git,2021-03-20 03:58:28+00:00,"Projeto Final do Laborat√≥rio Circuitos L√≥gicos, da Universidade de Bras√≠lia, utilizando o software Quartus.",1,memj401/Calculadora-Verilog,349621710,Verilog,Calculadora-Verilog,1748,2,2023-01-27 13:24:14+00:00,[],None
124,https://github.com/Simon-0801/SingleCycle-CPU.git,2021-02-23 14:03:37+00:00,Single Cycle CPU / ÂçïÂë®ÊúüCPU,0,Simon-0801/SingleCycle-CPU,341573939,Verilog,SingleCycle-CPU,1217,2,2022-03-28 08:00:20+00:00,[],None
125,https://github.com/MentatU/UCAS-CA-Lab.git,2021-03-16 12:35:58+00:00,‰∏≠ÂõΩÁßëÂ≠¶Èô¢Â§ßÂ≠¶(UCAS) 2020 ÁßãÂ≠£Â≠¶Êúü ‰ΩìÁ≥ªÁªìÊûÑËØæÁ®ãËÆæËÆ°,0,MentatU/UCAS-CA-Lab,348341278,,UCAS-CA-Lab,29,2,2023-09-09 08:24:11+00:00,[],https://api.github.com/licenses/mit
126,https://github.com/teilairwin/CMPE_297-1_CourseProject.git,2021-02-28 17:38:22+00:00,Course project for CMPE 297-1.,0,teilairwin/CMPE_297-1_CourseProject,343169963,Verilog,CMPE_297-1_CourseProject,997,2,2021-04-10 08:03:21+00:00,[],None
127,https://github.com/jonidaedalus/verilog-internship.git,2021-03-17 08:44:12+00:00,,0,jonidaedalus/verilog-internship,348637570,Verilog,verilog-internship,1040,2,2021-05-13 10:47:44+00:00,[],None
128,https://github.com/Netnod/aes.git,2021-03-09 15:42:42+00:00,AES core written in Verilog.  Forked from https://git.cryptech.is/cipher/aes.git/,0,Netnod/aes,346057398,Verilog,aes,76,1,2022-01-29 23:22:14+00:00,"['fpga-ntp-server', 'fpga', 'verilog']",https://api.github.com/licenses/bsd-2-clause
129,https://github.com/bach19991/RISC-V32b.git,2021-03-05 03:35:51+00:00,RISC-V,0,bach19991/RISC-V32b,344684495,Verilog,RISC-V32b,20002,1,2021-06-11 21:50:47+00:00,[],None
130,https://github.com/shalan/N5_SoC_Peripherals.git,2021-03-17 14:06:25+00:00,SoC Peripherals,0,shalan/N5_SoC_Peripherals,348732469,Verilog,N5_SoC_Peripherals,45,1,2021-04-07 14:41:05+00:00,[],https://api.github.com/licenses/apache-2.0
131,https://github.com/r-rishabh-j/FPGA.git,2021-03-17 09:34:10+00:00,"Verilog model of an FPGA to implement an adder, an encoder and a counter on the same circuit board.",0,r-rishabh-j/FPGA,348652260,Verilog,FPGA,795,1,2021-05-21 13:21:14+00:00,[],None
132,https://github.com/Marzie79/DigitalLab.git,2021-03-13 12:41:26+00:00,,0,Marzie79/DigitalLab,347367503,Verilog,DigitalLab,4193,1,2022-10-19 11:24:06+00:00,[],None
133,https://github.com/CharlieQYQ/BUPT-DigitalCircuitExperiment-Project.git,2021-03-11 08:25:18+00:00,ÂåóÈÇÆ‰ø°ÈÄöÈô¢19Â±äÊï∞ÁîµÂÆûÈ™åËØæÁ®ãÂ§ß‰Ωú‰∏ö,0,CharlieQYQ/BUPT-DigitalCircuitExperiment-Project,346629573,Verilog,BUPT-DigitalCircuitExperiment-Project,9111,1,2023-11-29 13:01:48+00:00,[],None
134,https://github.com/mahsaabeedi/Implementing-Adders-Fualt-Tolerance.git,2021-03-06 22:33:21+00:00,,0,mahsaabeedi/Implementing-Adders-Fualt-Tolerance,345209539,Verilog,Implementing-Adders-Fualt-Tolerance,513,1,2024-01-31 15:59:02+00:00,[],None
135,https://github.com/Offliners/HDLBits-writeup.git,2021-02-26 02:40:54+00:00,My writeup for HDLBits,0,Offliners/HDLBits-writeup,342442236,Verilog,HDLBits-writeup,2719,1,2023-08-23 15:42:53+00:00,[],None
136,https://github.com/Netnod/sha1.git,2021-03-09 15:48:42+00:00,SHA1 core written in Verilog.  Forked from https://git.cryptech.is/hash/sha1.git/,0,Netnod/sha1,346059125,Verilog,sha1,26,1,2022-01-29 23:21:34+00:00,"['fpga-ntp-server', 'fpga', 'verilog']",https://api.github.com/licenses/bsd-2-clause
137,https://github.com/97anand/bus_synchronizer_mux_recirculation.git,2021-03-22 23:59:18+00:00,,0,97anand/bus_synchronizer_mux_recirculation,350524776,Verilog,bus_synchronizer_mux_recirculation,36,1,2021-03-23 00:52:35+00:00,[],None
138,https://github.com/wang-66999/-.git,2021-03-26 09:16:20+00:00,Ê£ÄÊµãÁéØÂ¢É,0,wang-66999/-,351724854,Verilog,-,236,1,2021-03-27 07:58:47+00:00,[],None
139,https://github.com/alpaslanhamzaoglu/cs303-lab3.git,2021-03-19 09:39:50+00:00,,0,alpaslanhamzaoglu/cs303-lab3,349370787,Verilog,cs303-lab3,1423,1,2021-05-26 19:18:54+00:00,[],None
140,https://github.com/arthurbm/sd-verilog-questions.git,2021-03-28 05:05:31+00:00,,0,arthurbm/sd-verilog-questions,352245541,Verilog,sd-verilog-questions,7,1,2023-03-07 15:57:30+00:00,[],None
141,https://github.com/ludmilalima/Processador.git,2021-03-18 12:59:42+00:00,,0,ludmilalima/Processador,349074904,Verilog,Processador,4117,1,2021-12-17 21:29:50+00:00,[],None
142,https://github.com/salsina/Computer-Architecture-CA1.git,2021-03-10 21:04:31+00:00,booth multiplier,0,salsina/Computer-Architecture-CA1,346491738,Verilog,Computer-Architecture-CA1,71,1,2021-07-04 21:14:56+00:00,[],None
143,https://github.com/Holonium/HoloRiscV.git,2021-03-12 00:58:48+00:00,A Verilog RISC-V core.,1,Holonium/HoloRiscV,346887623,Verilog,HoloRiscV,44244,1,2021-04-26 03:03:30+00:00,[],None
144,https://github.com/PromitR99/VLSI-Deign-Internship.git,2021-03-03 06:12:45+00:00,,1,PromitR99/VLSI-Deign-Internship,344021857,Verilog,VLSI-Deign-Internship,71732,1,2021-10-12 16:29:08+00:00,[],None
145,https://github.com/ThrudTheBarbarian/pixl.git,2021-03-01 21:32:06+00:00,"Pixl is an interface to the Atari XL to a Raspberry Pi Zero W, via an FPGA with SDRAM",0,ThrudTheBarbarian/pixl,343563086,Verilog,pixl,943,1,2021-03-04 03:25:59+00:00,[],None
146,https://github.com/regishsu/fpga.git,2021-03-01 03:01:13+00:00,fpga projects,0,regishsu/fpga,343273304,Verilog,fpga,32,1,2022-07-08 16:17:20+00:00,[],None
147,https://github.com/sfencevma/Bumblebee.git,2021-02-27 07:24:29+00:00,,0,sfencevma/Bumblebee,342796797,Verilog,Bumblebee,555,1,2023-03-08 08:51:58+00:00,[],None
148,https://github.com/rishijohri/Verilog-Code-CS203.git,2021-03-09 10:08:24+00:00,these are all the coding assignments done in CS203 course,0,rishijohri/Verilog-Code-CS203,345962795,Verilog,Verilog-Code-CS203,77,1,2022-05-23 04:06:36+00:00,[],None
149,https://github.com/rnp5285/pipelined-mips-processor.git,2021-03-03 19:55:47+00:00,Design and implementation of MIPS based architecture instruction cycle in VHDL on Basys3 FPGA.,0,rnp5285/pipelined-mips-processor,344247490,Verilog,pipelined-mips-processor,35398,1,2022-04-16 21:37:38+00:00,"['mips-architecture', 'vhdl', 'pipeline', 'fibonacci-sequence', 'registers']",None
150,https://github.com/apoorv19151/ECE270_ELD.git,2021-03-04 19:18:11+00:00,This repository contains all the lab assignments done during the course ECE270-Embedded Logic Design using Verilog HDL.,0,apoorv19151/ECE270_ELD,344583932,Verilog,ECE270_ELD,29,1,2022-06-25 02:48:52+00:00,['verilog-hdl'],None
151,https://github.com/shar-rahman/combinational-design.git,2021-03-27 22:08:06+00:00,,0,shar-rahman/combinational-design,352187597,Verilog,combinational-design,54,1,2022-05-15 22:39:45+00:00,[],None
152,https://github.com/salsina/Computer-Aided-Design-CA2-Phase1.git,2021-03-25 15:17:17+00:00,Hardware implementation of a basic ‚ÄúNeuron‚Äù in Artificial Neural Networks (ANNs),0,salsina/Computer-Aided-Design-CA2-Phase1,351481811,Verilog,Computer-Aided-Design-CA2-Phase1,1707,1,2022-03-08 09:18:02+00:00,[],None
153,https://github.com/97anand/asynchronous_fifo.git,2021-03-23 23:35:45+00:00,,0,97anand/asynchronous_fifo,350887560,Verilog,asynchronous_fifo,5,1,2021-06-07 10:49:34+00:00,[],None
154,https://github.com/amanahuja62/AHB3Lite.git,2021-02-26 20:53:04+00:00,,0,amanahuja62/AHB3Lite,342698292,Verilog,AHB3Lite,45,1,2024-03-29 18:14:07+00:00,[],None
155,https://github.com/jedbrooke/RISCV-CPU.git,2021-02-25 18:22:01+00:00,"Verilog implementation of RISCV soft core, Supports most of the RV32I instruction set",0,jedbrooke/RISCV-CPU,342339168,Verilog,RISCV-CPU,2441,1,2021-04-27 12:24:52+00:00,[],https://api.github.com/licenses/mit
156,https://github.com/TinyRetroWarehouse/MAX10-Audio-Mixer.git,2021-03-19 04:11:47+00:00,MAX10 Audio Mixer Project,0,TinyRetroWarehouse/MAX10-Audio-Mixer,349297148,,MAX10-Audio-Mixer,1024,1,2023-10-31 23:18:43+00:00,[],None
157,https://github.com/ArcanusNEO/fpga.git,2021-03-22 12:00:15+00:00,,0,ArcanusNEO/fpga,350326900,Verilog,fpga,113515,1,2022-03-15 07:16:34+00:00,[],None
158,https://github.com/Stupidd-Pumpkin/Verilog-Projects.git,2021-03-27 07:13:47+00:00,,0,Stupidd-Pumpkin/Verilog-Projects,352007452,Verilog,Verilog-Projects,30,1,2022-08-28 04:11:14+00:00,[],None
159,https://github.com/97anand/binary2gray_converter.git,2021-03-23 17:36:32+00:00,,0,97anand/binary2gray_converter,350802111,Verilog,binary2gray_converter,20,1,2021-03-23 17:48:09+00:00,[],None
160,https://github.com/SalHe/WHUSimpleCPUForMIPS.git,2021-03-03 15:32:43+00:00,,0,SalHe/WHUSimpleCPUForMIPS,344174307,Verilog,WHUSimpleCPUForMIPS,8379,1,2023-01-28 10:08:21+00:00,[],None
161,https://github.com/johnzja/PolarDecoder.git,2021-02-22 00:40:38+00:00,"PolarDecoders implemented in Verilog. SC, SCL, CA-SCL and CA-PC-SCL are supported.",0,johnzja/PolarDecoder,341037817,Verilog,PolarDecoder,51,1,2024-01-16 08:42:35+00:00,"['verilog', 'fpga', 'polar-codes']",None
162,https://github.com/shiyongWu/RISCV_Sample.git,2021-03-13 10:54:46+00:00,RISCV CPU (32-bit  RV32I),0,shiyongWu/RISCV_Sample,347344938,Verilog,RISCV_Sample,78,1,2024-02-17 00:26:12+00:00,[],None
163,https://github.com/whoisjim/LC-3-FPGA.git,2021-03-23 15:05:41+00:00,Verilog implementation of a CPU capable of executing LC-3 assembly.,0,whoisjim/LC-3-FPGA,350755616,Verilog,LC-3-FPGA,20,1,2024-04-10 12:10:55+00:00,[],None
164,https://github.com/ALIGN-analoglayout/PnR-testcases.git,2021-03-16 00:41:21+00:00,,0,ALIGN-analoglayout/PnR-testcases,348165376,Verilog,PnR-testcases,62,1,2021-05-04 17:12:20+00:00,[],None
165,https://github.com/summerr0007/NCUE_v.git,2021-03-17 08:08:58+00:00,,0,summerr0007/NCUE_v,348628173,Verilog,NCUE_v,124803,1,2021-06-23 08:40:32+00:00,[],None
166,https://github.com/97anand/Divide_by_3_ckt.git,2021-03-25 07:30:30+00:00,,0,97anand/Divide_by_3_ckt,351346249,Verilog,Divide_by_3_ckt,32,1,2021-03-27 17:13:54+00:00,[],None
167,https://github.com/salsina/Digital-Logic-Design-CA5.git,2021-03-10 20:28:28+00:00,RTL Datapath and Controller in system verilog,0,salsina/Digital-Logic-Design-CA5,346483303,Verilog,Digital-Logic-Design-CA5,105,1,2021-07-04 21:15:03+00:00,[],None
168,https://github.com/YeQiao/Customizable-Hardware-Image-Filter-Processor-Base-on-Altera-FPGA.git,2021-03-02 02:53:00+00:00,,0,YeQiao/Customizable-Hardware-Image-Filter-Processor-Base-on-Altera-FPGA,343626180,Verilog,Customizable-Hardware-Image-Filter-Processor-Base-on-Altera-FPGA,787,1,2023-03-18 08:21:54+00:00,[],None
169,https://github.com/tucanae47/mem_test_caravel.git,2021-03-05 14:48:15+00:00,,0,tucanae47/mem_test_caravel,344841303,Verilog,mem_test_caravel,5,1,2021-03-19 22:53:25+00:00,[],None
170,https://github.com/raminrasoulinezhad/DeepBenchVerilog.git,2021-03-05 19:49:52+00:00,"Verilog version of Deep Bench Benchmark, Baidu",0,raminrasoulinezhad/DeepBenchVerilog,344917960,Verilog,DeepBenchVerilog,46844,1,2021-09-19 03:17:48+00:00,[],None
171,https://github.com/rherman213/VerilogProcessor.git,2021-03-05 11:08:21+00:00,,0,rherman213/VerilogProcessor,344784540,Verilog,VerilogProcessor,854,1,2021-03-05 11:12:13+00:00,[],None
172,https://github.com/jinilpatel25/Simple_iPod.git,2021-03-07 07:25:40+00:00,"Interfacing to electronic components, and in particular reading from a memory, are fundamental things in any hardware system. This project is quite representative of many things that hardware designers do in the real world. I loaded the flash memory of the De1-SoC board with the song file and moved it to the audio D/A converter to listen to them. This simple iPod can play, pause, change the speed of the song, change the direction of playing the song. This project also makes use of picoblaze 8 bit microcontroller. If you implement it on De1-Soc you can see the intensity of each sound sample using LEDs",0,jinilpatel25/Simple_iPod,345284241,Verilog,Simple_iPod,39130,1,2022-01-08 22:50:05+00:00,[],None
173,https://github.com/psw9808/Logic-Design.git,2021-03-01 13:08:16+00:00,,0,psw9808/Logic-Design,343420052,Verilog,Logic-Design,23727,1,2022-05-17 10:49:52+00:00,[],None
174,https://github.com/wh201906/bitClockRecovery.git,2021-02-28 15:02:46+00:00,,1,wh201906/bitClockRecovery,343132696,Verilog,bitClockRecovery,58,1,2023-01-28 09:52:12+00:00,[],None
175,https://github.com/deepfinessed/VGA-Text-Mode.git,2021-02-27 22:23:11+00:00,A VGA Text Mode controller implemented in Verilog for the TinyFPGA BX board,0,deepfinessed/VGA-Text-Mode,342970971,Verilog,VGA-Text-Mode,22,1,2021-02-28 22:08:24+00:00,[],None
176,https://github.com/Kikyoko/HS7A35.git,2021-02-24 09:42:44+00:00,Âü∫‰∫éHSEDAÁöÑ7A35ÂºÄÂèëÊùøÁöÑ‰∏Ä‰∫õÁªÉÊâãÈ°πÁõÆ,0,Kikyoko/HS7A35,341850301,Verilog,HS7A35,11516,1,2024-04-12 13:11:10+00:00,[],None
177,https://github.com/AntonioRasulo/Arcade-Game-developed-in-Verilog.git,2021-02-27 09:52:04+00:00,,0,AntonioRasulo/Arcade-Game-developed-in-Verilog,342822501,Verilog,Arcade-Game-developed-in-Verilog,1945,1,2022-05-20 06:53:19+00:00,[],None
178,https://github.com/racerxdl/colorlight-picorv32.git,2021-02-28 01:42:33+00:00,"Colorlight Boards (i5, hub75) with ECP5 picorv32 example",0,racerxdl/colorlight-picorv32,342997744,Verilog,colorlight-picorv32,27,1,2021-02-28 02:54:17+00:00,[],None
179,https://github.com/AnkitaMoholkar/one-bit-register.git,2021-03-21 06:11:41+00:00,,0,AnkitaMoholkar/one-bit-register,349914672,Verilog,one-bit-register,6,1,2021-03-21 07:06:04+00:00,[],None
180,https://github.com/mabrains/UART.git,2021-03-17 17:25:34+00:00,,0,mabrains/UART,348794671,Verilog,UART,10312,1,2023-09-28 15:20:29+00:00,[],None
181,https://github.com/Netnod/api_extension.git,2021-03-09 15:57:38+00:00,api_extension core written in Verilog.  Used by the FPGA_NTP_SERVER project,0,Netnod/api_extension,346061892,Verilog,api_extension,19,1,2022-01-29 23:20:50+00:00,"['fpga-ntp-server', 'fpga', 'verilog']",https://api.github.com/licenses/bsd-2-clause
182,https://github.com/ayberkbozkus/LogicCircuitsLaboratory.git,2021-03-17 10:25:51+00:00,Verilog experiments,0,ayberkbozkus/LogicCircuitsLaboratory,348667263,Verilog,LogicCircuitsLaboratory,508,1,2023-03-08 10:29:27+00:00,[],None
183,https://github.com/realtimeradio/snap_acceptance_tests.git,2021-03-12 12:14:24+00:00,,0,realtimeradio/snap_acceptance_tests,347054914,Verilog,snap_acceptance_tests,3691,1,2022-03-23 13:33:21+00:00,[],None
184,https://github.com/JieHong-Liu/Computer_Organization.git,2021-03-11 10:29:35+00:00,This repo will be used to store my hw from CO,0,JieHong-Liu/Computer_Organization,346663811,Verilog,Computer_Organization,33378,1,2022-03-26 07:51:07+00:00,[],None
185,https://github.com/Stephen-Campbell-UTD/Computer-Architecture-Project.git,2021-03-25 22:21:26+00:00,,0,Stephen-Campbell-UTD/Computer-Architecture-Project,351591675,Verilog,Computer-Architecture-Project,496,1,2021-05-25 12:10:54+00:00,[],None
186,https://github.com/Harshith5299/Hardware-Acceleration-FPGA-Design-Projects.git,2021-02-28 02:58:23+00:00,,0,Harshith5299/Hardware-Acceleration-FPGA-Design-Projects,343007661,Verilog,Hardware-Acceleration-FPGA-Design-Projects,42494,1,2022-01-14 15:26:34+00:00,[],None
187,https://github.com/nconn711/mnist-nn-fpga.git,2021-03-23 21:07:59+00:00,MNIST-trained neural network design for FPGA with VGA GUI,0,nconn711/mnist-nn-fpga,350857831,Verilog,mnist-nn-fpga,42572,1,2021-05-09 16:42:30+00:00,[],None
188,https://github.com/JavadZandiyeh/AUT-LD-Lab.git,2021-03-03 08:09:52+00:00,AUT Logic Design Lab,0,JavadZandiyeh/AUT-LD-Lab,344049934,Verilog,AUT-LD-Lab,612,1,2023-11-04 05:25:06+00:00,"['verilog', 'logic-gates', 'xilinx-ise', 'proteus']",None
189,https://github.com/aledquin/xilinx-fpga-test-reg-8.git,2021-03-03 23:56:51+00:00,,0,aledquin/xilinx-fpga-test-reg-8,344297144,Verilog,xilinx-fpga-test-reg-8,2,1,2023-01-31 16:06:13+00:00,[],None
190,https://github.com/salsina/Computer-Aided-Design-CA1-Phase2.git,2021-03-25 15:13:50+00:00,Review on logic design and introduction to FPGA bit-stream,0,salsina/Computer-Aided-Design-CA1-Phase2,351480758,Verilog,Computer-Aided-Design-CA1-Phase2,883,1,2021-07-04 21:14:48+00:00,[],None
191,https://github.com/shibatchii/Tang_Primer.git,2021-02-23 07:09:46+00:00,SiPEED Tang Primer Board RTL,0,shibatchii/Tang_Primer,341461685,Verilog,Tang_Primer,9,1,2021-08-05 11:59:02+00:00,[],https://api.github.com/licenses/mit
192,https://github.com/TaoTao-real/RISC-V-Single-Cycle-CPU.git,2021-03-15 09:21:36+00:00,,0,TaoTao-real/RISC-V-Single-Cycle-CPU,347906054,Verilog,RISC-V-Single-Cycle-CPU,12,1,2022-04-06 10:44:07+00:00,[],None
193,https://github.com/salsina/Computer-Architecture-CA3.git,2021-03-10 21:11:52+00:00,MIPS processor - version2(multi-cycle),0,salsina/Computer-Architecture-CA3,346493301,Verilog,Computer-Architecture-CA3,16,1,2021-07-04 21:14:54+00:00,[],None
194,https://github.com/TheSUPERCD/EE5516_VLSI_Architectures.git,2021-03-21 18:07:25+00:00,,0,TheSUPERCD/EE5516_VLSI_Architectures,350079518,Verilog,EE5516_VLSI_Architectures,47,1,2022-12-01 13:04:50+00:00,[],https://api.github.com/licenses/mit
195,https://github.com/salsina/Computer-Aided-Design-CA1-phase1.git,2021-03-25 15:10:24+00:00, Review on logic design and introduction to FPGA bit-stream ,0,salsina/Computer-Aided-Design-CA1-phase1,351479621,Verilog,Computer-Aided-Design-CA1-phase1,2166,1,2021-07-04 21:14:48+00:00,[],None
196,https://github.com/lucianobajr/risc-v.git,2021-03-22 17:41:48+00:00,datapath risc-v with pipeline,0,lucianobajr/risc-v,350435233,Verilog,risc-v,53,1,2022-09-16 12:02:38+00:00,"['risc-v', 'rv32', 'pipeline', 'datapath', 'computer-organization']",https://api.github.com/licenses/mit
197,https://github.com/shubham11941140/Logic-Design-.git,2021-03-16 09:59:07+00:00,Contains verilog files and encoding files used in Logic Design,0,shubham11941140/Logic-Design-,348295602,Verilog,Logic-Design-,11,1,2021-09-15 07:46:30+00:00,[],None
198,https://github.com/splinedrive/my_multiplier.git,2021-03-09 18:06:07+00:00,"one cycle unsigned multiplier, don't cares of resources fpga or asic structures",0,splinedrive/my_multiplier,346098934,Verilog,my_multiplier,84,1,2021-12-22 00:09:40+00:00,"['onecycle', 'multplier', 'fulladder', 'paralllel', 'fpga', 'verilog', 'unsigned']",https://api.github.com/licenses/isc
199,https://github.com/xzg5101/MIPS-5-Stage-Piplined-CPU.git,2021-03-05 00:03:23+00:00,,0,xzg5101/MIPS-5-Stage-Piplined-CPU,344643272,Verilog,MIPS-5-Stage-Piplined-CPU,1036,1,2023-04-28 15:07:44+00:00,[],None
200,https://github.com/efabless/silkflow-examples.git,2021-03-05 10:10:13+00:00,Symbiflow Examples with a Silkflow flavor,2,efabless/silkflow-examples,344770329,Verilog,silkflow-examples,17,1,2021-09-01 15:42:27+00:00,[],None
201,https://github.com/wakass/europa.git,2021-03-07 11:05:23+00:00,FPGA based single PCB frontpanel and module for modular synthesis.,0,wakass/europa,345324146,Verilog,europa,36773,1,2021-05-22 14:38:06+00:00,[],None
202,https://github.com/salsina/Computer-Architecture-CA4-pipeline.git,2021-03-10 21:14:44+00:00,MIPS processor - version 3(Pipeline),0,salsina/Computer-Architecture-CA4-pipeline,346493902,Verilog,Computer-Architecture-CA4-pipeline,20,1,2021-07-04 21:14:53+00:00,[],None
203,https://github.com/shreytheshreyas/EE2026-Project---The-Sky-is-Falling.git,2021-03-29 17:05:20+00:00,"Team Project my partner and I made during the course of the module using verilog, Basys3, an OLED and Mic",0,shreytheshreyas/EE2026-Project---The-Sky-is-Falling,352721658,Verilog,EE2026-Project---The-Sky-is-Falling,19,1,2021-03-31 17:43:39+00:00,[],None
204,https://github.com/BowmanChow/pipeline-CPU.git,2021-03-02 16:25:40+00:00,,0,BowmanChow/pipeline-CPU,343838377,Verilog,pipeline-CPU,1523,1,2023-02-08 01:38:09+00:00,[],None
205,https://github.com/mr-gaurav/SIGNED-MULTIPLICATION-USING-BOOTH-ALGORITHM.git,2021-02-25 19:04:56+00:00,MULTIPLICATION OF TWO 8-BIT SIGNED NUMBER RANGE(-128 TO 127) USING BOOTH ALGORITHM,0,mr-gaurav/SIGNED-MULTIPLICATION-USING-BOOTH-ALGORITHM,342350305,Verilog,SIGNED-MULTIPLICATION-USING-BOOTH-ALGORITHM,7,1,2021-03-19 12:12:41+00:00,[],None
206,https://github.com/teamwong111/Digital-Logic-Course.git,2021-03-03 12:53:41+00:00,It is my term project repo of Digital Logic Course(2019) in Tongji University,0,teamwong111/Digital-Logic-Course,344125698,Verilog,Digital-Logic-Course,512,1,2023-06-26 14:48:50+00:00,"['tongji-university', 'verilog', 'fpga', 'bluetooth', 'vga']",https://api.github.com/licenses/mit
207,https://github.com/f380cedric/UHD4_RFNOC_OOT_IP.git,2021-02-24 14:48:42+00:00,,0,f380cedric/UHD4_RFNOC_OOT_IP,341932832,Verilog,UHD4_RFNOC_OOT_IP,24,1,2022-07-27 16:22:56+00:00,[],None
208,https://github.com/El-Gayar/ITI41-PCI.git,2021-03-05 14:07:51+00:00,,0,El-Gayar/ITI41-PCI,344830095,Verilog,ITI41-PCI,14,1,2023-05-17 05:19:57+00:00,[],None
209,https://github.com/tan-giang/calc-tb-uvm.git,2021-03-15 02:40:45+00:00,Design testbench for calculator using UVM-1.2,0,tan-giang/calc-tb-uvm,347814676,Verilog,calc-tb-uvm,295,1,2021-07-20 15:50:05+00:00,[],https://api.github.com/licenses/gpl-3.0
210,https://github.com/97anand/divide_by_two_circuit.git,2021-03-25 04:47:50+00:00,,0,97anand/divide_by_two_circuit,351311872,Verilog,divide_by_two_circuit,20,1,2021-03-25 05:36:21+00:00,[],None
211,https://github.com/Alen-Issac-Cherian/verilog_image_filters.git,2021-03-29 15:54:40+00:00,,0,Alen-Issac-Cherian/verilog_image_filters,352700122,Verilog,verilog_image_filters,44,1,2023-09-15 01:11:40+00:00,[],None
212,https://github.com/pdp11gy/DEC-RL02-01-disk-emulator-reader-cloner-writer.git,2021-03-29 17:28:37+00:00,rl02-01-disk-emulator-reader-cloner-(writer),0,pdp11gy/DEC-RL02-01-disk-emulator-reader-cloner-writer,352728437,Verilog,DEC-RL02-01-disk-emulator-reader-cloner-writer,75676,1,2022-12-27 10:20:33+00:00,"['rl02-emulator', 'rl02-cloner', 'rl02-reader', 'rl02-writer']",https://api.github.com/licenses/gpl-3.0
213,https://github.com/legokor/FPGA-Utils.git,2021-02-25 17:54:56+00:00,Little modules that make life easier,0,legokor/FPGA-Utils,342331895,Verilog,FPGA-Utils,73,1,2021-06-07 19:11:12+00:00,[],None
214,https://github.com/doug65536/toycore.git,2021-03-11 08:10:51+00:00,Out-of-order verilog CPU implementation,0,doug65536/toycore,346625753,Verilog,toycore,52,1,2021-05-07 00:50:51+00:00,[],https://api.github.com/licenses/mit
215,https://github.com/brianworts/ARM-Pipeline-Processor.git,2021-02-23 19:36:07+00:00,,0,brianworts/ARM-Pipeline-Processor,341668270,Verilog,ARM-Pipeline-Processor,1319,1,2021-03-15 22:29:25+00:00,[],None
216,https://github.com/aysencakir/BLM-102-FBU-CPU-RTL.git,2021-02-22 22:39:28+00:00,,0,aysencakir/BLM-102-FBU-CPU-RTL,341357942,Verilog,BLM-102-FBU-CPU-RTL,10663,1,2021-02-22 22:50:06+00:00,[],None
217,https://github.com/franknguen/my-Audio-DSP-FPGA.git,2021-02-22 06:38:48+00:00,,0,franknguen/my-Audio-DSP-FPGA,341103717,Verilog,my-Audio-DSP-FPGA,15906,1,2021-09-17 02:02:19+00:00,[],None
218,https://github.com/sunxiuqi-stacked/ee4218_project.git,2021-03-24 03:49:36+00:00,,0,sunxiuqi-stacked/ee4218_project,350938471,Verilog,ee4218_project,2528,1,2024-02-16 12:24:15+00:00,[],None
219,https://github.com/JeevanNataraju/16_BIT_RISC_PROCESSOR.git,2021-03-24 09:04:16+00:00,Design of custom 16 Bit RISC Processor using Verilog,0,JeevanNataraju/16_BIT_RISC_PROCESSOR,351012701,Verilog,16_BIT_RISC_PROCESSOR,34,1,2024-02-24 13:22:39+00:00,[],None
220,https://github.com/Netnod/siphash.git,2021-03-09 15:51:02+00:00,SIPHASH core written in Verilog,0,Netnod/siphash,346059796,Verilog,siphash,23,1,2022-01-29 23:21:14+00:00,"['fpga-ntp-server', 'fpga', 'verilog']",https://api.github.com/licenses/bsd-2-clause
221,https://github.com/Netnod/aes-siv.git,2021-03-09 15:39:07+00:00,AES-SIV core written in Verilog,0,Netnod/aes-siv,346056313,Verilog,aes-siv,102,1,2022-01-29 23:22:27+00:00,"['fpga-ntp-server', 'fpga', 'verilog']",https://api.github.com/licenses/bsd-2-clause
222,https://github.com/kadirhzrc/bird-design-in-fpga.git,2021-03-15 11:58:34+00:00,,0,kadirhzrc/bird-design-in-fpga,347951169,Verilog,bird-design-in-fpga,1624,1,2021-05-13 22:45:15+00:00,[],None
223,https://github.com/Deepak1338/Medical_Ultrasound.git,2021-03-20 09:11:45+00:00,,0,Deepak1338/Medical_Ultrasound,349677488,Verilog,Medical_Ultrasound,73,1,2021-09-29 10:55:41+00:00,[],None
224,https://github.com/perfect-DDD/My-LeetCode.git,2021-03-21 01:28:04+00:00,Daily record.,0,perfect-DDD/My-LeetCode,349873865,Verilog,My-LeetCode,33228,1,2021-12-25 02:13:39+00:00,[],None
225,https://github.com/tangerine1202/EECS207001-Logic-Design-Lab.git,2021-03-28 03:16:21+00:00,The team assignments and projects of LDL.,0,tangerine1202/EECS207001-Logic-Design-Lab,352230463,Verilog,EECS207001-Logic-Design-Lab,157365,1,2022-11-03 16:02:39+00:00,[],None
226,https://github.com/ain1084/serial_audio_encoder.git,2021-03-27 16:52:07+00:00,Serial audio encoder,1,ain1084/serial_audio_encoder,352126744,Verilog,serial_audio_encoder,18,1,2023-07-03 00:15:17+00:00,"['encoder', 'i2s-audio', 'verilog']",None
227,https://github.com/aneeketMangal/FPGA.git,2021-02-22 12:11:57+00:00,"This repository contains my projext of digital logic design course. It is a FPGA composed of logic tiles and switch boxes. It can be used as a MUX, adder and shift register.",0,aneeketMangal/FPGA,341188699,Verilog,FPGA,100,1,2021-04-22 09:36:43+00:00,[],None
228,https://github.com/M-Gurgel/HDLBitsSolutions.git,2021-03-13 21:26:16+00:00,Solutions from HDLBits,0,M-Gurgel/HDLBitsSolutions,347482146,Verilog,HDLBitsSolutions,51,1,2022-03-10 23:36:58+00:00,[],None
229,https://github.com/Netnod/nts_noncegen.git,2021-03-09 16:01:47+00:00,Nonce generator core written in Verilog,0,Netnod/nts_noncegen,346063202,Verilog,nts_noncegen,25,1,2022-01-29 23:20:00+00:00,"['fpga-ntp-server', 'fpga', 'verilog']",https://api.github.com/licenses/bsd-2-clause
230,https://github.com/salsina/Computer-Architecture-CA5-cache.git,2021-03-10 21:17:04+00:00,cache hit and miss calculator,0,salsina/Computer-Architecture-CA5-cache,346494420,Verilog,Computer-Architecture-CA5-cache,11,1,2021-07-04 21:14:52+00:00,[],None
231,https://github.com/kadirhzrc/fpga-7segment-keypad-connection.git,2021-03-15 11:50:36+00:00,,0,kadirhzrc/fpga-7segment-keypad-connection,347948814,Verilog,fpga-7segment-keypad-connection,251,1,2021-05-13 22:45:27+00:00,[],None
232,https://github.com/HouHou0925/MIPS_CPU.git,2021-03-02 09:34:45+00:00,,0,HouHou0925/MIPS_CPU,343718733,Verilog,MIPS_CPU,3817,1,2023-05-04 02:45:16+00:00,[],None
233,https://github.com/97anand/Divide_by_4_circuit.git,2021-03-25 05:43:58+00:00,,0,97anand/Divide_by_4_circuit,351322294,Verilog,Divide_by_4_circuit,54,1,2021-03-28 18:09:43+00:00,[],None
234,https://github.com/Sea-n/NCTU-108B-DCD.git,2021-03-29 08:12:00+00:00,108 Spring - Digital Circuit Design,0,Sea-n/NCTU-108B-DCD,352565190,Verilog,NCTU-108B-DCD,3375,1,2023-06-11 09:11:32+00:00,"['nctu', 'homework', 'verilog']",None
235,https://github.com/ToTamire/PIPE_REG.git,2021-03-28 21:02:18+00:00,Pipeline register,0,ToTamire/PIPE_REG,352437824,Verilog,PIPE_REG,24,1,2022-01-24 19:01:24+00:00,[],https://api.github.com/licenses/gpl-3.0
236,https://github.com/AnkitaMoholkar/D-ff-.git,2021-03-21 05:16:54+00:00,,0,AnkitaMoholkar/D-ff-,349906615,Verilog,D-ff-,4,1,2021-03-21 07:06:04+00:00,[],None
237,https://github.com/axytho/FHEWHW.git,2021-03-03 12:19:17+00:00,,0,axytho/FHEWHW,344116330,Verilog,FHEWHW,75546,1,2022-03-23 05:38:43+00:00,[],None
238,https://github.com/jingkaih/74HC595-driver.git,2021-03-16 08:49:53+00:00,First attempt on FPGA & verilog programming. A driver design for shift register chip 74HC595 implemented on Xilinx board.,0,jingkaih/74HC595-driver,348274733,Verilog,74HC595-driver,4,1,2021-05-13 17:53:01+00:00,[],None
239,https://github.com/kooscode/fpga-timer.git,2021-03-28 19:57:58+00:00,High Resolution FPGA timer,0,kooscode/fpga-timer,352425502,Verilog,fpga-timer,124,1,2023-12-27 11:45:16+00:00,[],None
240,https://github.com/mr-gaurav/Traffic-Signal-Controller.git,2021-03-15 19:13:10+00:00,,0,mr-gaurav/Traffic-Signal-Controller,348093632,Verilog,Traffic-Signal-Controller,4,1,2021-04-23 20:49:15+00:00,[],None
241,https://github.com/tbchhetri/VerilogProjects.git,2021-03-16 18:14:50+00:00,,0,tbchhetri/VerilogProjects,348448640,Verilog,VerilogProjects,465,1,2021-04-07 23:11:04+00:00,[],None
242,https://github.com/bhayame/Slug-Cross-FPGA.git,2021-03-07 04:07:35+00:00,"'Slug Cross' arcade game on Basys3 FPGA board, consisting of controllable 'slug' navigating around obstacles",1,bhayame/Slug-Cross-FPGA,345255347,Verilog,Slug-Cross-FPGA,10489,1,2022-03-13 22:20:43+00:00,[],None
243,https://github.com/emanuel-bs/CTF.git,2021-03-15 02:58:46+00:00,"Notes, writeups, stuff",0,emanuel-bs/CTF,347818443,Verilog,CTF,472,1,2022-01-08 17:43:23+00:00,[],https://api.github.com/licenses/bsd-2-clause
244,https://github.com/sujansr/Implementation-of-GPU-on-FPGA.git,2021-03-09 15:45:43+00:00,,1,sujansr/Implementation-of-GPU-on-FPGA,346058238,Verilog,Implementation-of-GPU-on-FPGA,4,1,2021-06-17 13:25:26+00:00,[],None
245,https://github.com/skumlos/bkm-68x-fpga.git,2021-03-02 20:37:28+00:00,BKM-68X FPGA re-implementation,1,skumlos/bkm-68x-fpga,343905928,Verilog,bkm-68x-fpga,72,1,2022-06-10 10:27:19+00:00,[],https://api.github.com/licenses/gpl-2.0
246,https://github.com/salsina/Computer-Architecture-CA2.git,2021-03-10 21:08:20+00:00,MIPS version1,0,salsina/Computer-Architecture-CA2,346492561,Verilog,Computer-Architecture-CA2,101,1,2021-07-04 21:14:55+00:00,[],None
247,https://github.com/leo304git/Square-Root-Calculator-HDL.git,2021-03-13 09:00:25+00:00,,0,leo304git/Square-Root-Calculator-HDL,347321317,Verilog,Square-Root-Calculator-HDL,610,1,2021-05-13 23:35:44+00:00,[],None
248,https://github.com/MrQubo/tricpu.git,2021-02-25 19:29:13+00:00,,0,MrQubo/tricpu,342356401,Verilog,tricpu,332,1,2022-11-17 19:40:28+00:00,[],None
249,https://github.com/realtimeradio/wr-cores-Quabo.git,2021-03-01 14:13:38+00:00,,0,realtimeradio/wr-cores-Quabo,343440022,,wr-cores-Quabo,38330,1,2022-03-23 13:33:22+00:00,[],None
250,https://github.com/jvarnon1/ECE459PUF-Maker.git,2021-03-28 17:02:15+00:00,,0,jvarnon1/ECE459PUF-Maker,352387409,Verilog,ECE459PUF-Maker,26601,1,2023-04-24 00:06:59+00:00,[],None
251,https://github.com/lsj30224/Baugh-Wooly-Multiplier.git,2021-03-17 12:40:40+00:00,"Baugh-Wooly Multiplier, Î≥¥Ïö∏Î¶¨ Í≥†ÏÜçÏäπÏÇ∞Í∏∞",0,lsj30224/Baugh-Wooly-Multiplier,348704906,Verilog,Baugh-Wooly-Multiplier,6,1,2023-11-13 14:58:49+00:00,[],None
252,https://github.com/ifrozenwhale/digital-logic.git,2021-03-16 14:42:18+00:00,Êï∞Â≠óÈÄªËæëÁöÑÈÉ®ÂàÜÂÆûÈ™åÂíåproject„ÄÇ,1,ifrozenwhale/digital-logic,348383295,Verilog,digital-logic,27,1,2021-04-10 06:37:55+00:00,[],None
253,https://github.com/wabrams/riscv-core-altera.git,2021-03-16 17:56:19+00:00,RISC-V System on Intel / Altera Cyclone V (Terasic DE10-Standard),0,wabrams/riscv-core-altera,348443372,Verilog,riscv-core-altera,84,1,2023-03-19 14:18:38+00:00,[],None
254,https://github.com/mpdg837/Korelator-Cyfrowy.git,2021-03-12 13:15:12+00:00,"Projekt zaliczeniowy w ramach przedmiotu ""Systemy Cyfrowe"". Projekt mia≈Ç na celu stworzenie uk≈Çadu DSP do pomiaru odleg≈Ço≈õci za pomocƒÖ odbitego ≈õwiat≈Ça lasera. Wykonano uk≈Çad kt√≥ry mo≈ºna finalnie uruchomiƒá na p≈Çytce Cyclone IV Altera (model EP4CE6E22), kt√≥ry mo≈ºna sterowaƒá bezpo≈õrednio na p≈Çytce. Obja≈õnienie projektu znajduje siƒô w za≈ÇƒÖczonym do repozytorium raporcie",0,mpdg837/Korelator-Cyfrowy,347071890,Verilog,Korelator-Cyfrowy,18160,1,2023-04-23 23:09:29+00:00,"['fpga', 'fpga-accelerator', 'fpga-board', 'fpga-programming']",None
255,https://github.com/omerkarslioglu/Image_Rotation_Verilog_Code_Converted_From_Matlab.git,2021-02-28 09:45:44+00:00,,0,omerkarslioglu/Image_Rotation_Verilog_Code_Converted_From_Matlab,343069053,Verilog,Image_Rotation_Verilog_Code_Converted_From_Matlab,1683,1,2023-07-20 06:35:51+00:00,[],None
256,https://github.com/dajoariando/ESR_HDLv1_2021_Quartus.git,2021-03-26 04:58:23+00:00,ESR spectrometer controller (Quartus HDL design),0,dajoariando/ESR_HDLv1_2021_Quartus,351666767,Verilog,ESR_HDLv1_2021_Quartus,10004,1,2022-06-16 06:19:04+00:00,[],None
257,https://github.com/shasikaud/fpga_processor.git,2021-03-22 13:24:52+00:00,,0,shasikaud/fpga_processor,350352688,Verilog,fpga_processor,20998,1,2022-09-11 03:30:46+00:00,[],None
258,https://github.com/nulface/tiny-fpga-bx-74hc595-8x8-dot-matrix-display.git,2021-02-22 01:54:44+00:00,Controlling a pair of 74hc595 to control a 8x8 dot matrix display,0,nulface/tiny-fpga-bx-74hc595-8x8-dot-matrix-display,341050694,Verilog,tiny-fpga-bx-74hc595-8x8-dot-matrix-display,13,1,2023-11-17 02:17:20+00:00,[],None
259,https://github.com/Alireza1999/DigitalCircuitLab.git,2021-03-12 23:53:49+00:00,,0,Alireza1999/DigitalCircuitLab,347228417,Verilog,DigitalCircuitLab,5319,1,2023-11-20 08:18:38+00:00,[],None
260,https://github.com/soham1192k/CS220-Computer-Organisation.git,2021-03-20 08:20:18+00:00,,0,soham1192k/CS220-Computer-Organisation,349666965,Verilog,CS220-Computer-Organisation,2527,1,2024-02-19 03:19:58+00:00,[],None
261,https://github.com/MogoBagginz/Laser-Based-FSO-TinyFPGA-BX.git,2021-03-16 20:00:02+00:00,,0,MogoBagginz/Laser-Based-FSO-TinyFPGA-BX,348475920,Verilog,Laser-Based-FSO-TinyFPGA-BX,4,1,2023-12-17 10:04:49+00:00,[],None
262,https://github.com/Netnod/nts.git,2021-03-09 16:00:37+00:00,"NTS core written in Verilog.  This is just a core, see the FPGA_NTP_SERVER project for a complete implementation of the NTS protocol in a FPGA.",0,Netnod/nts,346062814,Verilog,nts,721,1,2022-01-29 23:20:22+00:00,"['fpga-ntp-server', 'fpga', 'verilog']",None
263,https://github.com/julliatran/c4HoloPyramid.git,2021-03-22 15:16:54+00:00,18-500: Capstone project for Spring 2021,0,julliatran/c4HoloPyramid,350390552,Verilog,c4HoloPyramid,462,1,2021-04-21 14:39:56+00:00,[],None
264,https://github.com/tolikttaaa/circuit_design_labs.git,2021-03-02 09:32:38+00:00,,0,tolikttaaa/circuit_design_labs,343718107,Verilog,circuit_design_labs,3471,1,2021-05-19 18:25:22+00:00,[],None
265,https://github.com/rakesh208/TLC.git,2021-02-28 16:54:42+00:00,TRAFFIC LIGHT CONTROLLER,0,rakesh208/TLC,343159442,Verilog,TLC,2,1,2021-05-19 15:53:51+00:00,[],None
266,https://github.com/ddribin/go-board-tutorials.git,2021-03-03 15:50:38+00:00,Tutorial projects for the Nandland Go Board.,0,ddribin/go-board-tutorials,344179664,Verilog,go-board-tutorials,172,1,2023-05-28 20:29:58+00:00,[],https://api.github.com/licenses/mit
267,https://github.com/wufeng15226/ComputerOrganization.git,2021-03-09 09:07:25+00:00,,0,wufeng15226/ComputerOrganization,345945698,Verilog,ComputerOrganization,53600,1,2021-12-11 04:25:21+00:00,[],None
268,https://github.com/oleitersdorf/ECC-SIMPLER-MAGIC.git,2021-03-05 16:44:11+00:00,Updated version of SIMPLER-MAGIC to account for operations needed for ECC computations.,1,oleitersdorf/ECC-SIMPLER-MAGIC,344873075,Verilog,ECC-SIMPLER-MAGIC,409,1,2022-02-13 09:43:53+00:00,[],None
269,https://github.com/shar-rahman/finite-state-machine.git,2021-03-27 22:10:16+00:00,,0,shar-rahman/finite-state-machine,352188001,Verilog,finite-state-machine,3,1,2022-05-15 22:39:33+00:00,[],None
270,https://github.com/PriyankaPeri/AES_FPGA.git,2021-03-21 16:38:28+00:00,Verilog implementation of AES-128 algorithm for hardware acceleration.,0,PriyankaPeri/AES_FPGA,350057183,Verilog,AES_FPGA,44,1,2023-09-03 13:45:37+00:00,[],None
271,https://github.com/hizbi-github/Four_Way_Traffic_Lights_On_FPGA.git,2021-03-13 18:42:19+00:00,A 4-way traffic lights system based on Nexys-2 FPGA board written in Verilog.,0,hizbi-github/Four_Way_Traffic_Lights_On_FPGA,347451193,Verilog,Four_Way_Traffic_Lights_On_FPGA,4855,1,2023-11-25 06:17:44+00:00,[],None
272,https://github.com/liuyangme/HDLBits.git,2021-03-06 03:31:04+00:00,HDLBitsÂà∑È¢òËÆ∞ÂΩïÔºàÂü∫‰∫éVerilogÔºâ,0,liuyangme/HDLBits,344996250,Verilog,HDLBits,963,1,2023-01-28 04:42:27+00:00,[],https://api.github.com/licenses/mit
273,https://github.com/zappos23/jtag-vidor4000.git,2021-03-13 02:52:19+00:00,rtl source code for arduino mkr-vidor4000 jtag,0,zappos23/jtag-vidor4000,347256152,Verilog,jtag-vidor4000,18,0,2021-03-13 03:44:32+00:00,[],None
274,https://github.com/0x444d4d/multiplicador-booth.git,2021-02-23 23:05:54+00:00,Multiplicador de Booth de 2 bit con mejoras en la estructura,0,0x444d4d/multiplicador-booth,341715196,Verilog,multiplicador-booth,2135,0,2021-02-27 17:45:06+00:00,"['verilog', 'booth-algorithm', 'booth-multiplier', 'computer-engineering']",None
275,https://github.com/unal-edigital1-lab/lab00-tmontanaUNAL.git,2021-03-10 14:34:08+00:00,lab00-tmontanaUNAL created by GitHub Classroom,0,unal-edigital1-lab/lab00-tmontanaUNAL,346384751,Verilog,lab00-tmontanaUNAL,72579,0,2021-03-24 13:27:19+00:00,[],https://api.github.com/licenses/gpl-3.0
276,https://github.com/unal-edigital1-lab/lab00-manperezca.git,2021-03-10 16:17:01+00:00,lab00-manperezca created by GitHub Classroom,0,unal-edigital1-lab/lab00-manperezca,346416808,Verilog,lab00-manperezca,89728,0,2021-05-03 18:43:38+00:00,[],https://api.github.com/licenses/gpl-3.0
277,https://github.com/ivantaran/ad9467fmc.git,2021-03-10 20:42:33+00:00,,0,ivantaran/ad9467fmc,346486631,Verilog,ad9467fmc,27,0,2021-03-10 20:43:08+00:00,[],None
278,https://github.com/unal-edigital1-lab/lab00-DavidGarzonP.git,2021-03-10 16:19:44+00:00,lab00-DavidGarzonP created by GitHub Classroom,0,unal-edigital1-lab/lab00-DavidGarzonP,346417691,Verilog,lab00-DavidGarzonP,67047,0,2021-04-20 21:44:48+00:00,[],https://api.github.com/licenses/gpl-3.0
279,https://github.com/mihnea-beep/Temperature-monitoring-system.git,2021-02-26 18:07:58+00:00,,0,mihnea-beep/Temperature-monitoring-system,342660159,Verilog,Temperature-monitoring-system,309,0,2021-02-26 18:34:09+00:00,[],None
280,https://github.com/CPEN391-GARBOT/garbot.git,2021-02-27 03:07:12+00:00,,0,CPEN391-GARBOT/garbot,342758090,Verilog,garbot,63556,0,2021-04-14 06:36:56+00:00,[],None
281,https://github.com/jklp2/fpga_noc.git,2021-03-06 09:26:46+00:00,,0,jklp2/fpga_noc,345054372,Verilog,fpga_noc,154,0,2021-03-06 09:28:44+00:00,[],None
282,https://github.com/fennecJ/vlsi_design_practice.git,2021-03-06 10:34:10+00:00,,1,fennecJ/vlsi_design_practice,345066738,Verilog,vlsi_design_practice,12158,0,2021-08-02 12:33:07+00:00,[],None
283,https://github.com/qiankun214/digit_communication_leran.git,2021-03-05 13:33:25+00:00,,0,qiankun214/digit_communication_leran,344820683,Verilog,digit_communication_leran,111,0,2021-03-05 13:37:13+00:00,[],None
284,https://github.com/TeddyJack/g420_new_t2mi_packer_altera.git,2021-03-25 13:17:20+00:00,,0,TeddyJack/g420_new_t2mi_packer_altera,351443027,Verilog,g420_new_t2mi_packer_altera,56,0,2021-03-25 13:18:01+00:00,[],None
285,https://github.com/yutashx/playground.git,2021-03-15 09:01:15+00:00,My learning activity is here,0,yutashx/playground,347900008,Verilog,playground,27,0,2021-08-01 12:13:23+00:00,[],None
286,https://github.com/zhangxinlong633/verilog_start.git,2021-03-18 08:38:50+00:00,verilog examples,0,zhangxinlong633/verilog_start,348998776,Verilog,verilog_start,50,0,2022-09-27 11:29:14+00:00,[],None
287,https://github.com/jwang321/cs233.git,2021-03-19 02:46:38+00:00,,0,jwang321/cs233,349280716,Verilog,cs233,34,0,2021-03-21 21:03:31+00:00,[],None
288,https://github.com/joenguyen309/NNL.git,2021-03-19 03:48:33+00:00,,0,joenguyen309/NNL,349292743,Verilog,NNL,928,0,2021-09-18 15:07:16+00:00,[],None
289,https://github.com/tcollowe/HDL-Verilog.git,2021-03-24 13:45:12+00:00,,0,tcollowe/HDL-Verilog,351095311,,HDL-Verilog,109,0,2021-03-25 09:07:44+00:00,[],None
290,https://github.com/eslamhussein20/DESIGN-OF-1511-Hamming-Code-Encoder-Decoder-Using-VERILOG-HDL-.git,2021-03-23 13:11:03+00:00,,0,eslamhussein20/DESIGN-OF-1511-Hamming-Code-Encoder-Decoder-Using-VERILOG-HDL-,350717457,Verilog,DESIGN-OF-1511-Hamming-Code-Encoder-Decoder-Using-VERILOG-HDL-,796,0,2021-03-23 13:46:36+00:00,[],None
291,https://github.com/sjtu-tcloud/MEGATRON.git,2021-03-24 06:55:01+00:00,,0,sjtu-tcloud/MEGATRON,350976733,Verilog,MEGATRON,3098,0,2021-03-24 07:39:15+00:00,[],None
292,https://github.com/jrsavage29/Intro-to-CPE-.git,2021-03-21 23:04:50+00:00,A collection of my works from the Intro to CPE class I took in college,0,jrsavage29/Intro-to-CPE-,350142552,Verilog,Intro-to-CPE-,21687,0,2021-03-22 00:51:32+00:00,[],None
293,https://github.com/tingyulan/Computer_Organization.git,2021-03-17 17:10:53+00:00,NCTU Computer Organization,0,tingyulan/Computer_Organization,348790450,Verilog,Computer_Organization,2866,0,2021-03-17 17:15:01+00:00,[],None
294,https://github.com/NitishSrivatsa/johnson-and-ring-counter.git,2021-03-27 03:37:02+00:00,,0,NitishSrivatsa/johnson-and-ring-counter,351973757,Verilog,johnson-and-ring-counter,818,0,2021-03-27 03:39:45+00:00,[],None
295,https://github.com/mfkiwl/FPGA072.git,2021-03-26 07:49:46+00:00,,0,mfkiwl/FPGA072,351702848,,FPGA072,0,0,2022-07-15 13:21:03+00:00,[],None
296,https://github.com/nhado401/ECE-M16---Logic-Design-of-Digital-Systems.git,2021-03-27 19:11:29+00:00,"The 2 projects for this class are: Pooling Filter and Finite State Machine, which were implemented by Verilog in Winter 2021",0,nhado401/ECE-M16---Logic-Design-of-Digital-Systems,352156004,Verilog,ECE-M16---Logic-Design-of-Digital-Systems,824,0,2021-06-16 05:02:56+00:00,[],None
297,https://github.com/ZahraAlvi/DSD_Lab_Spring.git,2021-02-25 12:18:51+00:00,,0,ZahraAlvi/DSD_Lab_Spring,342234834,Verilog,DSD_Lab_Spring,330,0,2021-06-25 12:43:19+00:00,[],https://api.github.com/licenses/mit
298,https://github.com/OmarAbdelSamea/pci-slave-verilog.git,2021-02-25 19:00:09+00:00,PCI slave written in verliog using Mentor Graphics ModelSim,0,OmarAbdelSamea/pci-slave-verilog,342348968,,pci-slave-verilog,98,0,2021-11-04 14:41:33+00:00,[],None
299,https://github.com/BreakingSummer/EDAlab1.git,2021-02-28 12:15:46+00:00,,0,BreakingSummer/EDAlab1,343097496,Verilog,EDAlab1,51,0,2021-02-28 12:17:48+00:00,[],None
300,https://github.com/YaoGH-code/mCPU.git,2021-02-28 11:33:33+00:00,,0,YaoGH-code/mCPU,343089250,Verilog,mCPU,2,0,2023-04-15 18:27:16+00:00,[],None
301,https://github.com/33Fanja33/lab.git,2021-03-18 07:39:08+00:00,,1,33Fanja33/lab,348982819,Verilog,lab,138,0,2021-03-19 09:27:56+00:00,[],None
302,https://github.com/mcrSkate/ProjetoIH2020.1GP12.git,2021-03-11 22:40:13+00:00,,0,mcrSkate/ProjetoIH2020.1GP12,346859378,Verilog,ProjetoIH2020.1GP12,17796,0,2021-03-28 15:04:33+00:00,[],None
303,https://github.com/h4zman/dsd.git,2021-03-19 16:21:42+00:00,"digital signal design project, verilog hdl",0,h4zman/dsd,349485491,Verilog,dsd,344,0,2021-03-19 16:40:16+00:00,[],None
304,https://github.com/StrawberryCindy/numerical_recogition.git,2021-03-02 02:38:12+00:00,A verilog program for recoginize written number.,0,StrawberryCindy/numerical_recogition,343623197,Verilog,numerical_recogition,20879,0,2021-03-02 12:48:27+00:00,[],None
305,https://github.com/Arenngor/Calculator-7Seg.git,2021-03-02 05:47:28+00:00,,0,Arenngor/Calculator-7Seg,343660190,Verilog,Calculator-7Seg,7,0,2021-03-02 05:47:49+00:00,[],None
306,https://github.com/Tengs-Penkwe/OpenMIPS.git,2021-03-03 02:12:42+00:00,study verilog,0,Tengs-Penkwe/OpenMIPS,343973461,Verilog,OpenMIPS,32165,0,2021-03-03 02:48:04+00:00,[],None
307,https://github.com/ivanisakov99/EC413.git,2021-03-03 23:39:00+00:00,BU EC413 Spring '21,4,ivanisakov99/EC413,344294221,Verilog,EC413,17288,0,2024-01-23 17:23:18+00:00,"['verilog', 'c', 'asembly', 'computer-organization']",None
308,https://github.com/robertocolon80/EE_Projects.git,2021-02-26 01:32:00+00:00,Projects completed as part of BS in Electrical Engineering at Texas State University,0,robertocolon80/EE_Projects,342428455,Verilog,EE_Projects,12869,0,2021-02-26 17:08:03+00:00,[],None
309,https://github.com/DamsyDeSilva/CE-Semester-4.git,2021-02-26 12:55:17+00:00,"UoP Computer Engineering, Semester 4",0,DamsyDeSilva/CE-Semester-4,342575567,Verilog,CE-Semester-4,3378,0,2021-02-26 14:42:09+00:00,[],None
310,https://github.com/rdacomp/N-GO.git,2021-02-26 09:06:21+00:00,,0,rdacomp/N-GO,342520391,Verilog,N-GO,449,0,2021-02-26 09:06:35+00:00,[],https://api.github.com/licenses/gpl-3.0
311,https://github.com/rschlaikjer/vecriscv-axi.git,2021-02-25 15:18:49+00:00,,0,rschlaikjer/vecriscv-axi,342286532,Verilog,vecriscv-axi,660,0,2021-03-11 04:00:13+00:00,[],None
312,https://github.com/BlooHoosker/SingleCycleCPU.git,2021-02-24 17:44:25+00:00,,0,BlooHoosker/SingleCycleCPU,341984413,Verilog,SingleCycleCPU,380,0,2021-02-24 18:59:10+00:00,[],None
313,https://github.com/dinesh2212/y86_processor.git,2021-02-24 11:45:07+00:00,A Y86 processor built and simulated on Verilog HDL,0,dinesh2212/y86_processor,341882119,Verilog,y86_processor,628,0,2021-03-09 17:11:01+00:00,[],None
314,https://github.com/khushilms-cs19/iverilog_LD.git,2021-02-22 11:19:49+00:00,HDL implementation,0,khushilms-cs19/iverilog_LD,341175089,Verilog,iverilog_LD,2503,0,2021-02-22 11:22:57+00:00,[],None
315,https://github.com/wellytung/bitcoin_core.git,2021-02-22 10:16:02+00:00,,0,wellytung/bitcoin_core,341158692,Verilog,bitcoin_core,3,0,2021-05-13 13:05:54+00:00,[],None
316,https://github.com/luizribeiro/fpga-sandbox.git,2021-02-27 05:17:42+00:00,,0,luizribeiro/fpga-sandbox,342777300,Verilog,fpga-sandbox,193,0,2021-11-06 16:21:37+00:00,[],None
317,https://github.com/jmatulen/Verilog-stuff.git,2021-02-23 03:47:42+00:00,,0,jmatulen/Verilog-stuff,341419807,Verilog,Verilog-stuff,3,0,2021-02-26 02:04:10+00:00,[],None
318,https://github.com/harsh-ux/EEL2020_course_project.git,2021-03-01 10:46:50+00:00,,1,harsh-ux/EEL2020_course_project,343380926,Verilog,EEL2020_course_project,606,0,2021-04-26 12:35:57+00:00,[],None
319,https://github.com/Grayfox2600/verilog-processor.git,2021-03-03 23:05:24+00:00,Verilog HDL CPU simulation built in Intel's ModelSim FPGA software,0,Grayfox2600/verilog-processor,344288177,Verilog,verilog-processor,134,0,2021-03-04 02:13:03+00:00,[],None
320,https://github.com/Jeromestein/ElevatorFSM.git,2021-03-03 09:04:34+00:00,,0,Jeromestein/ElevatorFSM,344064393,Verilog,ElevatorFSM,30,0,2021-03-07 16:14:10+00:00,[],None
321,https://github.com/SuperRongxiang/MIPS-CPU-2.0.git,2021-03-10 05:58:44+00:00,,0,SuperRongxiang/MIPS-CPU-2.0,346248749,Verilog,MIPS-CPU-2.0,21,0,2021-03-12 03:27:08+00:00,[],None
322,https://github.com/unal-edigital1-lab/lab00-aholguinr.git,2021-03-10 16:17:05+00:00,lab00-aholguinr created by GitHub Classroom,0,unal-edigital1-lab/lab00-aholguinr,346416832,Verilog,lab00-aholguinr,73125,0,2021-03-24 18:17:57+00:00,[],https://api.github.com/licenses/gpl-3.0
323,https://github.com/Andrew-LTC/Lab4.git,2021-03-09 05:31:39+00:00,,0,Andrew-LTC/Lab4,345894149,Verilog,Lab4,338,0,2023-01-26 21:03:37+00:00,[],None
324,https://github.com/EngincanVaran/EE310-Hardware-Description-Languages.git,2021-03-09 10:27:37+00:00,Lab Assignments for EE310 Hardware Descriptive Languages Course @ Sabanci University,0,EngincanVaran/EE310-Hardware-Description-Languages,345967793,Verilog,EE310-Hardware-Description-Languages,4653,0,2021-03-09 10:45:54+00:00,[],None
325,https://github.com/TheRandomWalk/Verilog-Introduction.git,2021-03-17 04:20:25+00:00,Verilog introduction examples,0,TheRandomWalk/Verilog-Introduction,348577653,Verilog,Verilog-Introduction,1,0,2021-03-17 04:41:48+00:00,"['verilog', 'verilog-introduction']",None
326,https://github.com/mowaida/Centaur.git,2021-03-17 15:27:52+00:00,,0,mowaida/Centaur,348759282,Verilog,Centaur,112,0,2021-03-17 15:28:05+00:00,[],https://api.github.com/licenses/apache-2.0
327,https://github.com/Xijeon/NoC.git,2021-03-20 00:24:42+00:00,,0,Xijeon/NoC,349588529,Verilog,NoC,37,0,2022-06-12 13:05:51+00:00,[],None
328,https://github.com/UIT-K13/Exercises_CE434.L21.git,2021-03-20 04:52:51+00:00,,0,UIT-K13/Exercises_CE434.L21,349630342,Verilog,Exercises_CE434.L21,50998,0,2021-04-24 01:17:42+00:00,[],None
329,https://github.com/David-Tornqvist/SSOMC-Simple-Subset-Of-MIPS-Core-.git,2021-03-19 19:36:31+00:00,,0,David-Tornqvist/SSOMC-Simple-Subset-Of-MIPS-Core-,349536206,Verilog,SSOMC-Simple-Subset-Of-MIPS-Core-,56,0,2021-03-19 19:49:28+00:00,[],None
330,https://github.com/Miiitiii/Logic-Circuit-Lab.git,2021-03-13 12:27:36+00:00,,0,Miiitiii/Logic-Circuit-Lab,347364379,Verilog,Logic-Circuit-Lab,3334,0,2021-05-29 08:52:56+00:00,[],None
331,https://github.com/cesarmunuera/modelado_de_sistemas_computacionales.git,2021-03-14 19:51:24+00:00,Modelado de Sistemas Computacionales -- 3¬∫ GIC,0,cesarmunuera/modelado_de_sistemas_computacionales,347738700,Verilog,modelado_de_sistemas_computacionales,26454,0,2022-02-02 09:52:40+00:00,[],None
332,https://github.com/m1506789861/Test.git,2021-03-13 07:52:00+00:00,,0,m1506789861/Test,347307911,Verilog,Test,1,0,2021-03-13 07:58:11+00:00,[],None
333,https://github.com/nezly2/Control-Unit.git,2021-03-23 19:27:05+00:00,"Crea una unidad de control con base a una ALU personalizada Requiere de un TOP module, un divisor de frecuencia, una ALU y la Unidad de Control",0,nezly2/Control-Unit,350832567,Verilog,Control-Unit,3,0,2021-03-23 19:27:26+00:00,[],None
334,https://github.com/maheshaydk/Project_Prathama_MP.git,2021-03-27 13:06:24+00:00,,16,maheshaydk/Project_Prathama_MP,352075057,Verilog,Project_Prathama_MP,1376,0,2021-09-01 05:04:07+00:00,[],https://api.github.com/licenses/cc0-1.0
335,https://github.com/weidak/FPGA-Project-EE2026.git,2021-03-18 14:33:26+00:00,,0,weidak/FPGA-Project-EE2026,349105994,Verilog,FPGA-Project-EE2026,80,0,2021-10-04 08:24:33+00:00,[],None
336,https://github.com/motorcyclehead/Lab7.git,2021-03-16 22:12:12+00:00,,0,motorcyclehead/Lab7,348506430,Verilog,Lab7,119,0,2021-03-16 22:28:38+00:00,[],None
337,https://github.com/SeaWalks/Verilog-MIPS-Processor.git,2021-03-16 20:54:12+00:00,Single Cycle MIPS processor coded in verilog. Currently supports some I type and some R type instructions.,1,SeaWalks/Verilog-MIPS-Processor,348488861,Verilog,Verilog-MIPS-Processor,36,0,2021-04-07 06:01:38+00:00,[],None
338,https://github.com/Kirinosama/Cpu_design.git,2021-03-25 03:07:56+00:00,class code,0,Kirinosama/Cpu_design,351293295,Verilog,Cpu_design,5,0,2021-03-25 03:45:21+00:00,[],None
339,https://github.com/ajhanley/ECE-559-Chain-Multiplier.git,2021-03-05 21:11:44+00:00,,0,ajhanley/ECE-559-Chain-Multiplier,344935290,Verilog,ECE-559-Chain-Multiplier,84750,0,2021-05-14 00:36:52+00:00,[],None
340,https://github.com/evgeniyBolnov/make_modelsim.git,2021-03-04 08:32:18+00:00,,1,evgeniyBolnov/make_modelsim,344403851,Verilog,make_modelsim,13,0,2021-03-05 05:02:37+00:00,[],None
341,https://github.com/LTGiardino/basic_digital_design.git,2021-03-05 00:07:03+00:00,Repository to track my own codes/progress/learning on the EAMTA 2021 Digital Design course.,0,LTGiardino/basic_digital_design,344643954,Verilog,basic_digital_design,280,0,2021-03-22 05:03:42+00:00,[],https://api.github.com/licenses/mit
342,https://github.com/Arenngor/ECE-2700-Decoder.git,2021-03-02 05:44:18+00:00,,0,Arenngor/ECE-2700-Decoder,343659573,Verilog,ECE-2700-Decoder,8,0,2021-03-02 05:44:50+00:00,[],None
343,https://github.com/TaherehKhodadadi/Logic-Circuit-Laboratory.git,2021-03-06 13:28:04+00:00,,0,TaherehKhodadadi/Logic-Circuit-Laboratory,345100479,Verilog,Logic-Circuit-Laboratory,3871,0,2021-11-20 00:13:56+00:00,[],None
344,https://github.com/Guan-t7/PCPU.git,2021-03-16 04:17:33+00:00,,0,Guan-t7/PCPU,348211162,Verilog,PCPU,2604,0,2023-01-28 09:16:27+00:00,[],https://api.github.com/licenses/gpl-3.0
345,https://github.com/gauravgaur20/Numeric-Execution-of-Multipliers.git,2021-03-14 09:49:30+00:00,,0,gauravgaur20/Numeric-Execution-of-Multipliers,347597993,Verilog,Numeric-Execution-of-Multipliers,4,0,2021-03-14 09:54:46+00:00,[],None
346,https://github.com/esarmah100/UT_EE460M_Lab4.git,2021-03-27 20:24:37+00:00,Repository for verilog code of our Lab 4,0,esarmah100/UT_EE460M_Lab4,352169771,Verilog,UT_EE460M_Lab4,25,0,2021-03-28 17:25:04+00:00,[],None
347,https://github.com/mzjmzjmzjfs/my_fifo.git,2021-03-22 03:17:14+00:00,,0,mzjmzjmzjfs/my_fifo,350192028,Verilog,my_fifo,2,0,2021-03-22 03:17:21+00:00,[],None
348,https://github.com/97anand/glitch_free_clock_mux.git,2021-03-25 09:46:07+00:00,,0,97anand/glitch_free_clock_mux,351383423,Verilog,glitch_free_clock_mux,0,0,2021-03-26 01:17:24+00:00,[],None
349,https://github.com/benklempdev/CE2820.git,2021-03-24 22:54:19+00:00,Repository for classwork on CE2820.,0,benklempdev/CE2820,351245438,Verilog,CE2820,20571,0,2021-05-18 03:50:58+00:00,[],None
350,https://github.com/ivy-dawson/ELC463.git,2021-03-06 18:20:43+00:00,,0,ivy-dawson/ELC463,345164838,Verilog,ELC463,3114,0,2021-05-04 02:36:52+00:00,[],None
351,https://github.com/AndreeaStefan00/Decryption.git,2021-03-04 17:00:24+00:00,,0,AndreeaStefan00/Decryption,344547459,Verilog,Decryption,282,0,2021-03-04 17:06:18+00:00,[],None
352,https://github.com/rtreccani/ARBBox.git,2021-03-05 16:31:05+00:00,,0,rtreccani/ARBBox,344869585,Verilog,ARBBox,146693,0,2021-03-13 16:22:04+00:00,[],None
353,https://github.com/turbonoodles/eggtimer.git,2021-03-05 19:09:58+00:00,ELEC3500 Final Project,0,turbonoodles/eggtimer,344908838,Verilog,eggtimer,75,0,2021-04-05 23:02:37+00:00,[],None
354,https://github.com/VoropaevMSU/VKR.git,2021-02-26 09:02:05+00:00,,0,VoropaevMSU/VKR,342519168,Verilog,VKR,3020,0,2021-05-03 23:31:25+00:00,[],None
355,https://github.com/mihnea-beep/Decryption-system.git,2021-02-26 19:16:41+00:00,,0,mihnea-beep/Decryption-system,342676963,Verilog,Decryption-system,139,0,2021-03-04 19:20:22+00:00,[],None
356,https://github.com/JerreyGlen/Inventor-projekt.git,2021-03-15 09:49:34+00:00,,0,JerreyGlen/Inventor-projekt,347914288,Verilog,Inventor-projekt,102885,0,2021-03-15 10:50:51+00:00,[],None
357,https://github.com/shadowsaber16/ProcessorArchitectureY86.git,2021-03-17 08:33:17+00:00,A processor designed using iverilog based upon the 5 stage pipelined structure of Y86 Processor,0,shadowsaber16/ProcessorArchitectureY86,348634683,Verilog,ProcessorArchitectureY86,651,0,2021-03-17 08:55:01+00:00,[],None
358,https://github.com/Nermin-J/autonomous-car-in-labyrinth.git,2021-03-21 01:31:00+00:00,,0,Nermin-J/autonomous-car-in-labyrinth,349874300,Verilog,autonomous-car-in-labyrinth,3302,0,2021-03-24 08:28:50+00:00,[],None
359,https://github.com/2686873626/Computer-Organization.git,2021-03-22 02:34:39+00:00,,0,2686873626/Computer-Organization,350182295,Verilog,Computer-Organization,17,0,2021-03-22 02:41:06+00:00,[],None
360,https://github.com/Andrew-LTC/Lab2.git,2021-02-22 01:00:56+00:00,,0,Andrew-LTC/Lab2,341041062,Verilog,Lab2,2181,0,2023-01-26 21:02:44+00:00,[],None
361,https://github.com/JustinElGG/2020_VSD.git,2021-02-27 11:20:42+00:00,"This is homework of ""2020 VLSI System Design""",0,JustinElGG/2020_VSD,342838920,Verilog,2020_VSD,36960,0,2022-09-15 05:38:05+00:00,[],None
362,https://github.com/dheller26/hdl.git,2021-03-07 13:12:20+00:00,,0,dheller26/hdl,345350347,Verilog,hdl,10284,0,2021-03-07 13:15:41+00:00,[],
363,https://github.com/hamzashabbir11/FPGA-Based-Design.git,2021-03-09 13:38:52+00:00,FPGA Course ,0,hamzashabbir11/FPGA-Based-Design,346018809,Verilog,FPGA-Based-Design,8017,0,2021-03-16 12:32:38+00:00,[],None
364,https://github.com/sivaramprasanth/PicoRV_vecPCPI.git,2021-03-05 02:14:42+00:00,,0,sivaramprasanth/PicoRV_vecPCPI,344668150,Verilog,PicoRV_vecPCPI,3050,0,2022-01-10 03:59:01+00:00,[],None
365,https://github.com/Featherweight-IP/fwspi-initiator.git,2021-03-10 20:15:21+00:00,SPI initiator IP,0,Featherweight-IP/fwspi-initiator,346480309,Verilog,fwspi-initiator,60,0,2022-01-17 17:16:04+00:00,[],https://api.github.com/licenses/apache-2.0
366,https://github.com/JavGG95/ADD_Project.git,2021-03-11 20:05:17+00:00,,0,JavGG95/ADD_Project,346823242,Verilog,ADD_Project,59617,0,2021-05-11 23:15:38+00:00,[],None
367,https://github.com/TeddyJack/spi_master_reg.git,2021-03-25 13:22:40+00:00,,0,TeddyJack/spi_master_reg,351444649,Verilog,spi_master_reg,5,0,2021-03-25 13:23:13+00:00,[],None
368,https://github.com/xin-20010304/wang.git,2021-03-29 07:24:40+00:00,,0,xin-20010304/wang,352552639,Verilog,wang,47735,0,2022-06-09 05:44:59+00:00,[],https://api.github.com/licenses/apache-2.0
369,https://github.com/jiaweiz9/ComputerArchitectureProject--SimpleCPU.git,2021-03-01 11:33:08+00:00,A simple MIPS CPU,0,jiaweiz9/ComputerArchitectureProject--SimpleCPU,343393393,Verilog,ComputerArchitectureProject--SimpleCPU,8297,0,2022-12-03 16:30:28+00:00,[],None
370,https://github.com/LaZoark/FPGA_LED.git,2021-03-29 16:38:16+00:00,This is a very first try of Verilog and FPGA.   It is able to set the shape of LED during run time.,0,LaZoark/FPGA_LED,352713573,Verilog,FPGA_LED,4,0,2021-04-07 14:19:02+00:00,"['fpga', 'verilog', 'led']",None
371,https://github.com/AmnesiacGarden/xyn_Pipelining_CPU.git,2021-03-29 02:39:44+00:00,,0,AmnesiacGarden/xyn_Pipelining_CPU,352494938,Verilog,xyn_Pipelining_CPU,157,0,2023-01-28 09:51:43+00:00,[],None
372,https://github.com/MohammadRostami71/Built-in-Evaluation-and-Self-test-BEST.git,2021-03-25 18:40:33+00:00,,0,MohammadRostami71/Built-in-Evaluation-and-Self-test-BEST,351540299,Verilog,Built-in-Evaluation-and-Self-test-BEST,61,0,2022-03-18 20:05:19+00:00,[],https://api.github.com/licenses/mit
373,https://github.com/Sandyyadav3003/xor_gate.git,2021-03-23 16:49:56+00:00,,0,Sandyyadav3003/xor_gate,350788374,Verilog,xor_gate,1,0,2021-03-23 16:55:26+00:00,[],None
374,https://github.com/2BatBox/verilog-sandbox.git,2021-03-24 18:22:33+00:00,FPGA playground.,0,2BatBox/verilog-sandbox,351182489,Verilog,verilog-sandbox,131,0,2021-12-27 01:13:48+00:00,[],https://api.github.com/licenses/gpl-3.0
375,https://github.com/jcalapiz/git_github_demo.git,2021-02-23 09:19:50+00:00,for demo use only,0,jcalapiz/git_github_demo,341496590,Verilog,git_github_demo,1,0,2021-02-23 10:51:40+00:00,[],None
376,https://github.com/refikorkunarslan/Computer-Organization.git,2021-02-23 18:32:11+00:00,,0,refikorkunarslan/Computer-Organization,341651811,Verilog,Computer-Organization,1231,0,2021-02-28 14:05:44+00:00,[],None
377,https://github.com/Hammadkhan05/DSD-Spring21.git,2021-02-25 12:16:19+00:00,,0,Hammadkhan05/DSD-Spring21,342234165,Verilog,DSD-Spring21,229,0,2021-06-25 11:06:02+00:00,[],https://api.github.com/licenses/mit
378,https://github.com/Andrew-LTC/Lab5.git,2021-03-16 09:43:35+00:00,,0,Andrew-LTC/Lab5,348291045,Verilog,Lab5,1475,0,2023-01-26 21:04:10+00:00,[],None
379,https://github.com/noloerino/hardware-lifting.git,2021-03-07 06:24:23+00:00,,0,noloerino/hardware-lifting,345274385,Verilog,hardware-lifting,2130,0,2021-05-04 11:45:36+00:00,[],None
380,https://github.com/IDIOTSAD/VerilogHDL_Project.git,2021-03-08 07:22:29+00:00,,0,IDIOTSAD/VerilogHDL_Project,345565756,Verilog,VerilogHDL_Project,39,0,2021-03-22 07:46:03+00:00,[],None
381,https://github.com/BarrileteChapin/Verilog.git,2021-03-17 20:41:41+00:00,Projects made with verilog,0,BarrileteChapin/Verilog,348846380,Verilog,Verilog,11,0,2021-03-25 20:08:28+00:00,[],None
382,https://github.com/Anuj0003/RAM-.git,2021-03-17 11:17:55+00:00,RTL and TESTBENCH OF RAM,0,Anuj0003/RAM-,348681521,Verilog,RAM-,2,0,2021-03-17 11:19:51+00:00,[],None
383,https://github.com/zjenny09/bram_data_out.git,2021-03-16 08:00:23+00:00,,0,zjenny09/bram_data_out,348260942,Verilog,bram_data_out,1695,0,2021-03-18 06:20:53+00:00,[],None
384,https://github.com/shalan/N15_SoC.git,2021-03-18 18:56:26+00:00,Modular AHB-Lite/APB based SoC ,0,shalan/N15_SoC,349185998,Verilog,N15_SoC,309,0,2021-04-07 14:50:45+00:00,[],https://api.github.com/licenses/apache-2.0
385,https://github.com/erlingrj/auction-hw-driver.git,2021-03-19 12:23:23+00:00,,0,erlingrj/auction-hw-driver,349414057,Verilog,auction-hw-driver,6380,0,2022-01-29 16:34:53+00:00,[],None
386,https://github.com/haoweig/single_cycle_processor.git,2021-03-22 05:56:00+00:00,,0,haoweig/single_cycle_processor,350224172,Verilog,single_cycle_processor,2855,0,2021-03-22 05:57:24+00:00,[],None
387,https://github.com/wangc123-git/test.git,2021-03-26 05:10:36+00:00,this is a repository that used to learn how to use github,0,wangc123-git/test,351669020,Verilog,test,0,0,2021-03-29 01:09:06+00:00,[],None
388,https://github.com/mahsaabeedi/Carry-Lookahead-Adder.git,2021-03-26 01:13:05+00:00,,0,mahsaabeedi/Carry-Lookahead-Adder,351622923,Verilog,Carry-Lookahead-Adder,78,0,2021-03-26 01:13:56+00:00,[],None
389,https://github.com/saursin/Uart_CRC.git,2021-03-23 17:11:01+00:00,Cyclic Redundency Check fo UART Communication,0,saursin/Uart_CRC,350794613,Verilog,Uart_CRC,442,0,2021-09-16 19:20:37+00:00,[],None
390,https://github.com/george-ionescu99/RISC-V-Processor.git,2021-03-23 06:34:53+00:00,"This is a basic RISC-V processor implementation, can do simple operations, like ADD(I), OR, LD, SW, BEQ. It is implemented in the Verilog language.",0,george-ionescu99/RISC-V-Processor,350604634,Verilog,RISC-V-Processor,11,0,2021-03-23 06:39:37+00:00,[],None
391,https://github.com/Andrewmcnair52/calculator2-testbench.git,2021-03-23 20:04:38+00:00,,0,Andrewmcnair52/calculator2-testbench,350842350,Verilog,calculator2-testbench,162,0,2021-04-22 00:57:40+00:00,[],None
392,https://github.com/hohaicongthuan/Project-1.git,2021-03-27 15:27:01+00:00,This repo is for my Project 1 class.,0,hohaicongthuan/Project-1,352107107,Verilog,Project-1,19761,0,2023-01-28 06:45:46+00:00,[],https://api.github.com/licenses/unlicense
393,https://github.com/SamuelWu2001/IC_2016.git,2021-03-11 11:53:58+00:00,,0,SamuelWu2001/IC_2016,346685562,Verilog,IC_2016,1187,0,2021-03-17 13:09:12+00:00,[],None
394,https://github.com/NikitaErmolovsky/verilog.git,2021-03-10 14:04:39+00:00,verilog projects,0,NikitaErmolovsky/verilog,346375980,Verilog,verilog,1565,0,2021-03-11 15:39:44+00:00,[],None
395,https://github.com/unal-edigital1-lab/lab00-aleja112520.git,2021-03-10 14:34:49+00:00,lab00-aleja112520 created by GitHub Classroom,0,unal-edigital1-lab/lab00-aleja112520,346384964,Verilog,lab00-aleja112520,67277,0,2021-03-22 21:38:03+00:00,[],https://api.github.com/licenses/gpl-3.0
396,https://github.com/andy89923/Computer-Organization.git,2021-03-11 04:06:47+00:00,[109 Spring] NYCU,0,andy89923/Computer-Organization,346573521,Verilog,Computer-Organization,6846,0,2023-02-03 10:12:46+00:00,[],None
397,https://github.com/KyubumShim45854/EE460M-Lab-03.git,2021-03-11 00:45:34+00:00,For EE460M Labs,0,KyubumShim45854/EE460M-Lab-03,346533743,Verilog,EE460M-Lab-03,99,0,2021-03-26 02:23:49+00:00,[],None
398,https://github.com/Firoz1999/Verilog-Cache-Implementation.git,2021-03-01 20:18:56+00:00,,0,Firoz1999/Verilog-Cache-Implementation,343545337,Verilog,Verilog-Cache-Implementation,550,0,2021-03-01 20:22:16+00:00,[],None
399,https://github.com/Firoz1999/VLSI-Project.git,2021-03-01 18:40:39+00:00,,0,Firoz1999/VLSI-Project,343520187,Verilog,VLSI-Project,573,0,2021-03-01 19:10:02+00:00,[],None
400,https://github.com/VasiliyMatr/FPGA.git,2021-02-22 11:00:08+00:00,For FPGA course code & stuff,0,VasiliyMatr/FPGA,341169917,Verilog,FPGA,19773,0,2022-10-04 13:25:36+00:00,[],None
401,https://github.com/sssanikhani/SimpleProcessor.git,2021-03-05 17:56:21+00:00,,0,sssanikhani/SimpleProcessor,344891676,Verilog,SimpleProcessor,16,0,2021-12-08 19:22:03+00:00,[],None
402,https://github.com/GGA-Alex/MIPS-32.git,2021-03-27 17:14:31+00:00,Proyecto MIPS 32,0,GGA-Alex/MIPS-32,352131695,Verilog,MIPS-32,566,0,2021-03-27 17:32:45+00:00,[],None
403,https://github.com/yehudat/cocotb.git,2021-03-29 16:43:48+00:00,,0,yehudat/cocotb,352715199,Verilog,cocotb,12,0,2021-03-30 16:53:57+00:00,[],None
404,https://github.com/ppolokisstw/verilog-practice.git,2021-03-29 03:50:28+00:00,,0,ppolokisstw/verilog-practice,352509155,Verilog,verilog-practice,9,0,2021-03-29 04:54:38+00:00,[],None
405,https://github.com/theotheruser2/schemelab1.git,2021-03-04 00:41:31+00:00,,0,theotheruser2/schemelab1,344304875,Verilog,schemelab1,671,0,2021-03-04 00:44:03+00:00,[],None
406,https://github.com/SARAMAG/PCI_TARGET_DEVICE.git,2021-03-04 14:22:56+00:00,,0,SARAMAG/PCI_TARGET_DEVICE,344500594,Verilog,PCI_TARGET_DEVICE,44,0,2021-03-04 15:19:24+00:00,[],None
407,https://github.com/JeterHwang/DSD.git,2021-03-03 09:30:35+00:00,,0,JeterHwang/DSD,344071765,Verilog,DSD,24700,0,2022-06-29 12:40:44+00:00,[],None
408,https://github.com/ahmedsaady28/Verilog-Projects.git,2021-02-26 20:10:49+00:00,,0,ahmedsaady28/Verilog-Projects,342689325,Verilog,Verilog-Projects,12,0,2021-02-26 22:11:51+00:00,[],None
409,https://github.com/florinmihu31/RISC-V-Processor.git,2021-03-01 09:15:01+00:00,"A simplistic implementation of a RISC-V processor with five pipeline stages, built using Verilog",0,florinmihu31/RISC-V-Processor,343355060,Verilog,RISC-V-Processor,1445,0,2021-03-01 15:44:17+00:00,[],None
410,https://github.com/t1ina2003/verilog.git,2021-03-04 21:23:45+00:00,using icarus verilog + gtkwave,0,t1ina2003/verilog,344613257,Verilog,verilog,2873,0,2021-12-10 05:42:41+00:00,[],None
411,https://github.com/JHubertHub/SingleCycleProcessor.git,2021-03-17 05:48:49+00:00,,0,JHubertHub/SingleCycleProcessor,348594259,Verilog,SingleCycleProcessor,498,0,2021-03-17 05:50:51+00:00,[],None
412,https://github.com/v1lton/cpu.git,2021-03-18 12:06:59+00:00,,2,v1lton/cpu,349058572,Verilog,cpu,64,0,2021-03-28 18:51:58+00:00,[],https://api.github.com/licenses/mit
413,https://github.com/kartikeyrai-me/Square-Root-Design.git,2021-03-14 08:10:50+00:00,,0,kartikeyrai-me/Square-Root-Design,347579219,Verilog,Square-Root-Design,2,0,2021-03-14 08:11:34+00:00,[],None
414,https://github.com/adwranovsky/shift_register.git,2021-03-14 18:16:03+00:00,A shift register module written in Verilog,0,adwranovsky/shift_register,347716706,Verilog,shift_register,13,0,2022-05-29 23:06:57+00:00,[],
415,https://github.com/Ioana-Georgescu/Floating-Point-Adder-Verilog.git,2021-03-19 10:04:47+00:00,,0,Ioana-Georgescu/Floating-Point-Adder-Verilog,349377743,Verilog,Floating-Point-Adder-Verilog,9,0,2021-03-19 10:10:39+00:00,[],None
416,https://github.com/AriaYuqingXu/Digital-Logic-and-Computer-Organization.git,2021-03-17 07:51:22+00:00,,0,AriaYuqingXu/Digital-Logic-and-Computer-Organization,348623493,Verilog,Digital-Logic-and-Computer-Organization,8045,0,2021-03-17 08:48:37+00:00,[],None
417,https://github.com/ng91/245Fifo.git,2021-03-23 19:15:06+00:00,,0,ng91/245Fifo,350829441,Verilog,245Fifo,3,0,2021-03-24 20:26:47+00:00,[],None
418,https://github.com/liaukovv/simple-alu.git,2021-03-28 15:11:48+00:00,Simple alu implementation in verilog,0,liaukovv/simple-alu,352361709,Verilog,simple-alu,1,0,2021-03-28 15:17:10+00:00,[],None
419,https://github.com/paysonwelch/caravel_sha3_256_crypto_miner.git,2021-03-27 22:47:10+00:00,,0,paysonwelch/caravel_sha3_256_crypto_miner,352193958,,caravel_sha3_256_crypto_miner,3539434,0,2023-04-20 03:14:48+00:00,[],https://api.github.com/licenses/apache-2.0
420,https://github.com/feiyuy/Verilog_Practice.git,2021-03-24 11:38:51+00:00,,0,feiyuy/Verilog_Practice,351057500,Verilog,Verilog_Practice,33,0,2021-12-02 06:59:41+00:00,[],None
421,https://github.com/mr-gaurav/Practice-Verilog.git,2021-03-09 17:30:51+00:00,Some basic Verilog practice,0,mr-gaurav/Practice-Verilog,346089115,Verilog,Practice-Verilog,0,0,2021-03-09 17:31:24+00:00,[],None
422,https://github.com/unal-edigital1-lab/lab00-ADavidSoler.git,2021-03-10 16:19:26+00:00,lab00-ADavidSoler created by GitHub Classroom,0,unal-edigital1-lab/lab00-ADavidSoler,346417607,Verilog,lab00-ADavidSoler,70938,0,2021-04-11 06:15:51+00:00,[],https://api.github.com/licenses/gpl-3.0
423,https://github.com/fahmida185/actions_test_repo.git,2021-02-26 17:47:58+00:00,,0,fahmida185/actions_test_repo,342654881,,actions_test_repo,1436305,0,2021-03-04 00:26:04+00:00,[],https://api.github.com/licenses/apache-2.0
424,https://github.com/El-Nebo/SPI.git,2021-02-27 15:24:54+00:00, Serial Peripheral Interface implementation using verilog,0,El-Nebo/SPI,342888718,Verilog,SPI,6,0,2021-02-27 15:25:07+00:00,[],None
425,https://github.com/VickeyZ/Logic-Circuit.git,2021-03-11 03:47:23+00:00,Logic Circuit Course,0,VickeyZ/Logic-Circuit,346569793,Verilog,Logic-Circuit,203862,0,2021-03-11 03:58:32+00:00,[],None
426,https://github.com/Ddddy1/18-725_Cozy_Fabric.git,2021-03-08 17:59:28+00:00,,0,Ddddy1/18-725_Cozy_Fabric,345747469,Verilog,18-725_Cozy_Fabric,491,0,2021-09-23 21:38:59+00:00,[],None
427,https://github.com/anmelus/Simple-CPU.git,2021-03-10 23:06:40+00:00,"The main purpose of this project is to get into dealing with more complex designs, and become familiar with some of the elements used within a CPU.",0,anmelus/Simple-CPU,346516533,Verilog,Simple-CPU,354,0,2021-03-10 23:17:05+00:00,[],None
428,https://github.com/atenaswiftie/digitalLab.git,2021-03-13 12:56:57+00:00,,0,atenaswiftie/digitalLab,347370898,Verilog,digitalLab,1271,0,2021-05-29 10:51:03+00:00,[],None
429,https://github.com/akx2404/Verilog_codes.git,2021-02-25 02:58:33+00:00,"Verilog is a hardware description language used to model electronic systems. I have designed various flip-flops, registers and sequence detectors using the same.",0,akx2404/Verilog_codes,342104629,Verilog,Verilog_codes,15,0,2021-03-13 04:05:19+00:00,[],None
430,https://github.com/lixuf/CPU-Verilog.git,2021-03-02 13:23:57+00:00,,0,lixuf/CPU-Verilog,343782660,Verilog,CPU-Verilog,2410,0,2022-10-13 06:57:58+00:00,[],None
431,https://github.com/arielmos/Digital-Design-and-Logic-Synthesis.git,2021-03-02 21:03:52+00:00,Digital Design and Logic Synthesis  Final Project,0,arielmos/Digital-Design-and-Logic-Synthesis,343912023,Verilog,Digital-Design-and-Logic-Synthesis,10223,0,2021-03-02 21:33:40+00:00,[],None
432,https://github.com/caillotantoine/Nexys-3-Sinewave-LED.git,2021-03-03 22:34:34+00:00,Use the DDS Compiler IP from Xilinx to control a PWM signal generator controlling an LED. ,0,caillotantoine/Nexys-3-Sinewave-LED,344282353,Verilog,Nexys-3-Sinewave-LED,3,0,2021-03-03 22:46:49+00:00,[],None
433,https://github.com/alihatamitajik/dsdlab-spring2021.git,2021-03-07 06:35:38+00:00,,0,alihatamitajik/dsdlab-spring2021,345276249,Verilog,dsdlab-spring2021,53094,0,2023-07-09 20:54:19+00:00,[],None
434,https://github.com/BlunderBoy/RISC-V.git,2021-02-22 18:44:29+00:00,Somewhat functional RISC-V processor implementation in verilog.,0,BlunderBoy/RISC-V,341301763,Verilog,RISC-V,22,0,2021-02-22 18:54:36+00:00,[],None
435,https://github.com/TeddyJack/ats3_redirection_board_altera.git,2021-03-25 13:19:32+00:00,,0,TeddyJack/ats3_redirection_board_altera,351443707,Verilog,ats3_redirection_board_altera,80,0,2021-03-25 13:20:08+00:00,[],None
436,https://github.com/Jegeva/FuzzyDuck.git,2021-03-22 10:02:02+00:00,"If it quacks like a duck, and is fuzzy to the touch... ",2,Jegeva/FuzzyDuck,350293059,Verilog,FuzzyDuck,91310,0,2021-04-29 14:51:53+00:00,[],None
437,https://github.com/Yongxin-Hu/HDLBits-Solutions.git,2021-03-26 18:34:26+00:00,HDLBits-Solutions,0,Yongxin-Hu/HDLBits-Solutions,351878601,Verilog,HDLBits-Solutions,2,0,2021-03-26 18:43:38+00:00,[],None
438,https://github.com/dajiangpig/TEST_VIOILA.git,2021-02-27 08:26:11+00:00,,0,dajiangpig/TEST_VIOILA,342806973,Verilog,TEST_VIOILA,5,0,2021-02-27 09:19:55+00:00,[],None
439,https://github.com/ylai/fpga-design.git,2021-02-25 10:51:43+00:00,Verilog Code Examples and Labs,0,ylai/fpga-design,342213049,Verilog,fpga-design,3,0,2021-02-25 11:31:58+00:00,[],None
440,https://github.com/HaoMChiang/MIPS_Single_Cycle_Processor.git,2021-02-23 22:36:59+00:00,,0,HaoMChiang/MIPS_Single_Cycle_Processor,341709717,Verilog,MIPS_Single_Cycle_Processor,14,0,2021-02-23 22:45:23+00:00,[],None
441,https://github.com/markbernal64/verilog_portfolio.git,2021-03-01 15:29:51+00:00,,0,markbernal64/verilog_portfolio,343464510,Verilog,verilog_portfolio,65,0,2021-03-03 21:00:22+00:00,[],None
442,https://github.com/predandrada/multiprocessor-systems-labs.git,2021-03-01 16:55:13+00:00,My solutions to the SMP labs.,0,predandrada/multiprocessor-systems-labs,343490555,Verilog,multiprocessor-systems-labs,456,0,2021-03-01 17:18:33+00:00,['verilog'],None
443,https://github.com/crlarsen/fpga_mul.git,2021-02-27 16:20:43+00:00,Run fp_mul module on Digilent Basys 3 FPGA board.,0,crlarsen/fpga_mul,342901332,Verilog,fpga_mul,7,0,2021-02-27 16:52:21+00:00,[],None
444,https://github.com/bellwood420/Arcade-SpaceRace_MiSTer.git,2021-02-28 08:17:04+00:00,,0,bellwood420/Arcade-SpaceRace_MiSTer,343053933,Verilog,Arcade-SpaceRace_MiSTer,1027,0,2023-08-06 10:06:31+00:00,[],https://api.github.com/licenses/gpl-2.0
445,https://github.com/BurakKocak99/Digital_Systems_Project.git,2021-02-27 19:34:15+00:00,Verilog code for very simple cpu,0,BurakKocak99/Digital_Systems_Project,342941862,Verilog,Digital_Systems_Project,7,0,2021-02-27 19:36:22+00:00,[],None
446,https://github.com/TCristian1998/Monitorizare-temperatur-.git,2021-02-27 17:40:19+00:00,,0,TCristian1998/Monitorizare-temperatur-,342918612,Verilog,Monitorizare-temperatur-,6,0,2021-03-01 16:03:17+00:00,[],None
447,https://github.com/dhap0/PEC.git,2021-02-24 19:22:13+00:00,,0,dhap0/PEC,342010366,Verilog,PEC,121118,0,2021-06-07 15:44:18+00:00,[],None
448,https://github.com/ajmac22/Combinational_Circuits_Verilog.git,2021-03-05 21:43:34+00:00,"Verilog Codes for commonly used Combinational Circuits: Barrel Shifter, Generic Mux/Multiplexer",0,ajmac22/Combinational_Circuits_Verilog,344941570,Verilog,Combinational_Circuits_Verilog,8,0,2021-03-06 05:39:02+00:00,"['generic-mux', 'barrel-shifter-32']",https://api.github.com/licenses/apache-2.0
449,https://github.com/pda/veriloghax.git,2021-03-20 05:03:27+00:00,,0,pda/veriloghax,349632096,Verilog,veriloghax,139,0,2021-08-12 12:29:48+00:00,[],None
450,https://github.com/ashutoshmishra10/Verilog_designed_RISC.git,2021-03-20 12:13:41+00:00,,0,ashutoshmishra10/Verilog_designed_RISC,349715524,Verilog,Verilog_designed_RISC,19,0,2021-03-21 03:09:57+00:00,[],None
451,https://github.com/18520591/Group4_CE434.git,2021-03-06 03:28:19+00:00,V≈© ƒê·ª©c Th·∫ø - Tr·∫ßn Ti·∫øn ƒê·∫°t,1,18520591/Group4_CE434,344995779,Verilog,Group4_CE434,2209,0,2021-06-07 16:25:51+00:00,[],None
452,https://github.com/FranzLuepke/Robocol_Traction_HW.git,2021-03-09 15:52:09+00:00,Robocol hardware software codesign.,0,FranzLuepke/Robocol_Traction_HW,346060157,Verilog,Robocol_Traction_HW,106741,0,2021-04-17 17:28:31+00:00,[],https://api.github.com/licenses/gpl-3.0
453,https://github.com/frytkisasmaczne/ulam.git,2021-03-08 11:39:03+00:00,,0,frytkisasmaczne/ulam,345635506,Verilog,ulam,3783,0,2021-03-19 21:08:31+00:00,[],None
454,https://github.com/seifashraf1/Successive-Approximation-ADC.git,2021-03-15 18:06:37+00:00,Successive Approximation ADC,0,seifashraf1/Successive-Approximation-ADC,348074253,Verilog,Successive-Approximation-ADC,8,0,2021-05-28 13:04:52+00:00,[],None
455,https://github.com/NicholasWatney/IDC.git,2021-03-18 03:57:43+00:00,,0,NicholasWatney/IDC,348934770,Verilog,IDC,94,0,2021-04-02 18:08:29+00:00,[],None
456,https://github.com/chirayu2207/Floating-Point-Single-Precision-IEEE-754-Adder.git,2021-03-18 04:18:08+00:00,,0,chirayu2207/Floating-Point-Single-Precision-IEEE-754-Adder,348938728,Verilog,Floating-Point-Single-Precision-IEEE-754-Adder,2,0,2021-10-16 06:02:41+00:00,[],None
457,https://github.com/sahuchirag/Y86-64-Processor-5-Stage-Pipeline.git,2021-03-18 10:55:03+00:00,,0,sahuchirag/Y86-64-Processor-5-Stage-Pipeline,349038457,Verilog,Y86-64-Processor-5-Stage-Pipeline,424,0,2021-05-31 06:24:59+00:00,[],None
458,https://github.com/Shahir-Abdullah/Thesis.git,2021-03-12 23:46:36+00:00,Designing of an fpu using verilog ,0,Shahir-Abdullah/Thesis,347227392,Verilog,Thesis,199,0,2021-03-13 15:06:42+00:00,[],None
459,https://github.com/choisium/CSED273.git,2021-03-11 06:18:32+00:00,repository for digital system design,0,choisium/CSED273,346598943,Verilog,CSED273,46,0,2022-09-17 10:13:24+00:00,[],None
460,https://github.com/AfvanMoopen/HDL---experiments.git,2021-03-10 10:11:38+00:00,HDL,0,AfvanMoopen/HDL---experiments,346312767,Verilog,HDL---experiments,181,0,2021-03-10 17:25:04+00:00,[],None
461,https://github.com/iamajitsingh/Verilog.git,2021-03-04 04:48:14+00:00,Verilog projects,0,iamajitsingh/Verilog,344352981,Verilog,Verilog,1079,0,2021-04-06 07:08:39+00:00,[],None
462,https://github.com/unal-edigital1-lab/lab00-jhoncale.git,2021-03-10 16:19:07+00:00,lab00-jhoncale created by GitHub Classroom,0,unal-edigital1-lab/lab00-jhoncale,346417490,Verilog,lab00-jhoncale,67052,0,2021-08-22 17:36:05+00:00,[],https://api.github.com/licenses/gpl-3.0
463,https://github.com/IEEE-NITK/ALU_CU_Design.git,2021-03-13 13:50:14+00:00,To obtain a detailed understanding of digital systems and basics of an Instruction Set Architecture (ISA).,0,IEEE-NITK/ALU_CU_Design,347383213,Verilog,ALU_CU_Design,1274,0,2023-03-14 08:23:45+00:00,[],None
464,https://github.com/acatchai/-verilog.git,2021-03-04 00:46:29+00:00,Design and implementation of bicycle tail light indication system,0,acatchai/-verilog,344305699,Verilog,-verilog,1246,0,2021-03-04 01:01:19+00:00,[],None
465,https://github.com/AkihaDesu/Stupid-game-on-FPGA.git,2021-02-26 12:22:29+00:00,a shitty game,0,AkihaDesu/Stupid-game-on-FPGA,342567805,Verilog,Stupid-game-on-FPGA,17,0,2021-02-26 12:26:31+00:00,[],https://api.github.com/licenses/gpl-3.0
466,https://github.com/ranja-ionut/CN2_RISC_V.git,2021-03-07 18:53:20+00:00,Procesor RISC V  implementat in cadrul Calculatoare Numerice 2,0,ranja-ionut/CN2_RISC_V,345427227,Verilog,CN2_RISC_V,10,0,2021-03-09 15:59:06+00:00,[],None
467,https://github.com/duanh1028/ASIC-design.git,2021-03-08 00:32:46+00:00,,0,duanh1028/ASIC-design,345487204,Verilog,ASIC-design,3332,0,2021-03-08 15:08:22+00:00,[],None
468,https://github.com/18521086-Min/Project_demo.git,2021-03-06 02:36:59+00:00,,1,18521086-Min/Project_demo,344988035,Verilog,Project_demo,123,0,2021-04-02 20:58:19+00:00,[],None
469,https://github.com/GauravViramgami/LeNet-1-Inference-Model-Verilog.git,2021-03-06 11:18:19+00:00,An inference model of LeNeT 1 architecture in Verilog,0,GauravViramgami/LeNet-1-Inference-Model-Verilog,345074859,Verilog,LeNet-1-Inference-Model-Verilog,33717,0,2021-06-07 20:18:01+00:00,[],None
470,https://github.com/amisaraaah/myVerilog.git,2021-03-23 15:23:14+00:00,,0,amisaraaah/myVerilog,350761362,Verilog,myVerilog,63,0,2021-03-23 16:14:33+00:00,[],None
471,https://github.com/jgustave/bitcoin_miner.git,2021-03-22 17:57:36+00:00,"Bitcoin FPGA Miner, possibly ASIC miner, possibly 10 minute lottery ticket.",2,jgustave/bitcoin_miner,350439679,Verilog,bitcoin_miner,30435,0,2021-04-20 22:17:58+00:00,[],None
472,https://github.com/vinicmendes/TP01-ISL.git,2021-03-24 12:11:37+00:00,,0,vinicmendes/TP01-ISL,351066795,Verilog,TP01-ISL,76619,0,2022-09-16 12:02:51+00:00,[],None
473,https://github.com/ajaynair123/basic-mips-processor.git,2021-03-28 12:36:09+00:00,Verilog model of a basic MIPS processor that implements a small subset of the instruction set ,0,ajaynair123/basic-mips-processor,352324982,Verilog,basic-mips-processor,9,0,2021-03-28 12:43:57+00:00,[],None
474,https://github.com/Marcoalpz/Introduction-to-circuit-design.git,2021-02-26 15:05:33+00:00,,0,Marcoalpz/Introduction-to-circuit-design,342610987,,Introduction-to-circuit-design,34,0,2021-03-10 19:28:36+00:00,[],https://api.github.com/licenses/mit
475,https://github.com/mfiqbal/friscv.git,2021-03-19 12:18:45+00:00,Verilog for multi-cycle implementation of RV32IM,0,mfiqbal/friscv,349412854,Verilog,friscv,565,0,2021-04-02 12:52:01+00:00,[],None
476,https://github.com/shrishveerasundar/ELEC374.git,2021-03-05 22:00:10+00:00,,0,shrishveerasundar/ELEC374,344944614,Verilog,ELEC374,1560,0,2021-03-06 16:42:57+00:00,[],None
477,https://github.com/trevorgarr/EE371Lab6.git,2021-03-08 03:46:13+00:00,,0,trevorgarr/EE371Lab6,345522678,Verilog,EE371Lab6,1254,0,2021-03-11 21:25:33+00:00,[],None
478,https://github.com/harshreddyP/myrvcore.git,2021-03-08 05:34:44+00:00,,0,harshreddyP/myrvcore,345542175,Verilog,myrvcore,64,0,2023-08-27 12:35:10+00:00,[],None
479,https://github.com/shledon/learngit.git,2021-03-07 05:31:55+00:00,,0,shledon/learngit,345266816,Verilog,learngit,1,0,2021-03-07 05:40:08+00:00,[],
480,https://github.com/unal-edigital2-labs/lab01-alu-grupo15.git,2021-03-18 12:28:44+00:00,lab01-alu-grupo15 created by GitHub Classroom,2,unal-edigital2-labs/lab01-alu-grupo15,349065135,Verilog,lab01-alu-grupo15,257,0,2021-04-09 14:22:05+00:00,[],None
481,https://github.com/xinyuan96/DES_Encryption.git,2021-03-17 13:39:11+00:00,DES Encryption in Verilog,0,xinyuan96/DES_Encryption,348723523,Verilog,DES_Encryption,25,0,2021-03-18 06:30:19+00:00,[],https://api.github.com/licenses/apache-2.0
482,https://github.com/tokatoka/cpu-exerciese.git,2021-03-22 11:42:12+00:00,,0,tokatoka/cpu-exerciese,350321776,Verilog,cpu-exerciese,1068,0,2021-11-09 03:29:38+00:00,[],None
483,https://github.com/wkxfudan/MyFPGApj.git,2021-03-23 07:09:44+00:00,,0,wkxfudan/MyFPGApj,350613196,Verilog,MyFPGApj,118,0,2021-03-23 07:34:21+00:00,[],None
484,https://github.com/KevinTraan/Verilog-CPU-Project.git,2021-03-21 06:54:32+00:00,,0,KevinTraan/Verilog-CPU-Project,349922207,Verilog,Verilog-CPU-Project,994,0,2022-04-28 04:05:05+00:00,[],None
485,https://github.com/VitorAguiarT/Projetos-SistemasDigitais2020.1.git,2021-03-19 23:09:59+00:00,Projetos da Cadeira de Sistemas Digitais do Centro de Inform√°tica (CIn - UFPE) no per√≠odo 2020.1,0,VitorAguiarT/Projetos-SistemasDigitais2020.1,349577255,Verilog,Projetos-SistemasDigitais2020.1,1815,0,2021-03-19 23:14:03+00:00,[],None
486,https://github.com/IzzyEhnes/8x1_MUX.git,2021-02-28 23:20:40+00:00,,0,IzzyEhnes/8x1_MUX,343237235,Verilog,8x1_MUX,6,0,2021-03-01 02:32:12+00:00,[],None
487,https://github.com/michael-swan/VideoSync.git,2021-02-26 03:58:26+00:00,,0,michael-swan/VideoSync,342457289,Verilog,VideoSync,6,0,2021-02-26 03:58:37+00:00,[],https://api.github.com/licenses/mit
488,https://github.com/El-Gayar/ITI41-RISC-V.git,2021-03-05 13:49:19+00:00,,0,El-Gayar/ITI41-RISC-V,344824974,Verilog,ITI41-RISC-V,223,0,2022-05-24 08:19:52+00:00,[],None
489,https://github.com/keechang-choi/csed311-architecture.git,2021-03-05 15:41:37+00:00,architecture assignment,0,keechang-choi/csed311-architecture,344855993,Verilog,csed311-architecture,557,0,2021-06-24 09:01:09+00:00,[],None
490,https://github.com/seifashraf1/32-bit-Serial-Parallel-Multiplier.git,2021-03-14 23:27:47+00:00,32-bit Serial-Parallel Multiplier ,0,seifashraf1/32-bit-Serial-Parallel-Multiplier,347779850,Verilog,32-bit-Serial-Parallel-Multiplier,309,0,2021-05-28 13:10:40+00:00,[],None
491,https://github.com/r0667002/CA-project.git,2021-03-14 18:03:16+00:00,,0,r0667002/CA-project,347713595,Verilog,CA-project,6949,0,2021-03-23 15:59:31+00:00,[],None
492,https://github.com/alexandru-vasilescu/Procesor-RISC-V-in-Vivado.git,2021-03-14 19:00:27+00:00,,0,alexandru-vasilescu/Procesor-RISC-V-in-Vivado,347727180,Verilog,Procesor-RISC-V-in-Vivado,1352,0,2021-03-14 19:19:18+00:00,[],None
493,https://github.com/omariosman/ADC.git,2021-03-15 21:16:40+00:00,,0,omariosman/ADC,348124967,Verilog,ADC,3,0,2021-03-17 21:00:37+00:00,[],None
494,https://github.com/VickeyZ/CPUorg-and-CPUarc.git,2021-03-11 04:04:11+00:00,Computer Organization and Computer Architecture Course,0,VickeyZ/CPUorg-and-CPUarc,346573055,Verilog,CPUorg-and-CPUarc,89493,0,2021-03-11 04:31:08+00:00,[],None
495,https://github.com/crlarsen/sigmul.git,2021-03-10 21:33:58+00:00,Generic Verilog module to multiply two significands for the Verilog FPU multiply circuit.,0,crlarsen/sigmul,346498218,Verilog,sigmul,4,0,2021-03-10 22:30:37+00:00,[],None
496,https://github.com/NiloDrumond/cpu_hardware.git,2021-03-23 13:34:56+00:00,,1,NiloDrumond/cpu_hardware,350725239,Verilog,cpu_hardware,3810,0,2023-08-09 13:43:30+00:00,[],None
497,https://github.com/M-Gurgel/DemoIcestickAPIO.git,2021-03-23 00:06:31+00:00,Icestick demo based on apio,0,M-Gurgel/DemoIcestickAPIO,350526147,Verilog,DemoIcestickAPIO,11,0,2021-03-23 22:18:36+00:00,[],https://api.github.com/licenses/mit
498,https://github.com/rovasile/message_decryption_in_verilog.git,2021-03-25 10:44:51+00:00,Decrypts 3 types of encryptions based on the specified key. ,0,rovasile/message_decryption_in_verilog,351399510,Verilog,message_decryption_in_verilog,9,0,2021-05-19 11:15:18+00:00,[],None
499,https://github.com/Sardaan/shemota-1-lab.git,2021-03-25 11:07:45+00:00,,1,Sardaan/shemota-1-lab,351405727,Verilog,shemota-1-lab,0,0,2021-03-25 11:12:00+00:00,[],None
500,https://github.com/noahgmlee/ELEC374_CPU.git,2021-03-24 16:48:51+00:00,Simple RISC CPU designed in verilog,0,noahgmlee/ELEC374_CPU,351155837,Verilog,ELEC374_CPU,143,0,2021-04-04 23:57:49+00:00,[],None
501,https://github.com/motorcyclehead/Lab5.git,2021-02-25 21:12:14+00:00,,0,motorcyclehead/Lab5,342380446,Verilog,Lab5,103,0,2021-02-28 18:31:46+00:00,[],None
502,https://github.com/khyamling/Vexriscv_Agilex.git,2021-02-26 11:27:22+00:00,Vexriscv on Intel Agilex board using HyperFlex techniques,0,khyamling/Vexriscv_Agilex,342554823,Verilog,Vexriscv_Agilex,23510,0,2021-02-26 19:48:39+00:00,[],None
503,https://github.com/BeeRHaZaRD/Circuit-Design.git,2021-03-03 21:02:51+00:00,,0,BeeRHaZaRD/Circuit-Design,344263014,Verilog,Circuit-Design,2794,0,2021-06-14 12:47:38+00:00,[],None
504,https://github.com/festrada68/Microblaze-and-AES-Encryption-Core-Performance-Benchamarking.git,2021-02-23 20:36:51+00:00,Benchmarking MicroBlaze Soft-Core Processor implemented on the Nexys-A7 FPGA development board using the AES Encryption Algorithm.,0,festrada68/Microblaze-and-AES-Encryption-Core-Performance-Benchamarking,341683206,Verilog,Microblaze-and-AES-Encryption-Core-Performance-Benchamarking,4355,0,2021-02-23 20:58:55+00:00,[],None
505,https://github.com/mashinakatherina/Circuit_design.git,2021-02-27 10:09:13+00:00,Circuit design labs,0,mashinakatherina/Circuit_design,342825817,Verilog,Circuit_design,11144,0,2021-09-12 21:03:28+00:00,[],None
506,https://github.com/18520877/BONK.git,2021-03-02 09:22:51+00:00,,2,18520877/BONK,343714939,Verilog,BONK,61488,0,2021-07-26 15:25:44+00:00,[],None
507,https://github.com/TeddyJack/tuner4ch-fpga.git,2021-03-25 13:13:05+00:00,,0,TeddyJack/tuner4ch-fpga,351441796,Verilog,tuner4ch-fpga,38,0,2021-03-25 13:13:49+00:00,[],None
508,https://github.com/HaoMChiang/MIPS_Pipeline_Processor.git,2021-02-23 22:43:54+00:00,,0,HaoMChiang/MIPS_Pipeline_Processor,341711034,Verilog,MIPS_Pipeline_Processor,16,0,2021-03-06 00:55:53+00:00,[],None
509,https://github.com/develone/SpinalKeyboardtest.git,2021-03-10 15:01:55+00:00,,0,develone/SpinalKeyboardtest,346393588,Verilog,SpinalKeyboardtest,4147,0,2021-03-23 17:58:32+00:00,[],None
510,https://github.com/unal-edigital1-lab/lab00-dfcantors.git,2021-03-10 16:17:01+00:00,lab00-dfcantors created by GitHub Classroom,1,unal-edigital1-lab/lab00-dfcantors,346416805,Verilog,lab00-dfcantors,68235,0,2021-04-11 19:30:21+00:00,[],https://api.github.com/licenses/gpl-3.0
511,https://github.com/khsu95/Verilog_FPGA.git,2021-03-07 18:32:10+00:00,FPGAÎ•º Ïù¥Ïö©Ìïú ÎîîÏßÄÌÑ∏ ÏãúÏä§ÌÖú ÏÑ§Í≥Ñ 2020 Fall,0,khsu95/Verilog_FPGA,345422820,Verilog,Verilog_FPGA,94,0,2021-03-07 18:32:16+00:00,[],None
512,https://github.com/sausagejohnson/go-board-fpga.git,2021-02-23 20:09:56+00:00,Collection of modules for working with the FPGA Go Board,0,sausagejohnson/go-board-fpga,341676779,Verilog,go-board-fpga,29,0,2021-03-16 13:19:19+00:00,[],None
513,https://github.com/puneet/Register_Verification_temp.git,2021-02-23 09:12:54+00:00,,0,puneet/Register_Verification_temp,341494484,,Register_Verification_temp,33586,0,2021-08-13 12:39:21+00:00,[],None
514,https://github.com/ordlucas/verilog-mips.git,2021-02-28 23:33:35+00:00,Basic implementation of a MIPS CPU written in Verilog.,0,ordlucas/verilog-mips,343239120,Verilog,verilog-mips,3,0,2021-02-28 23:35:22+00:00,[],None
515,https://github.com/jtlien/cray2.git,2021-03-01 03:28:51+00:00,vintage cray-2 design files,0,jtlien/cray2,343278735,Verilog,cray2,152237,0,2022-05-24 22:57:18+00:00,[],None
516,https://github.com/HuyPDM/MIPS-pineline-.git,2021-02-24 08:25:15+00:00,,0,HuyPDM/MIPS-pineline-,341829390,Verilog,MIPS-pineline-,64,0,2021-02-24 08:35:51+00:00,[],None
517,https://github.com/Long-jm/verilog-hw.git,2021-02-24 15:48:09+00:00,NCSU ECE 310 Verilog labs,0,Long-jm/verilog-hw,341950747,Verilog,verilog-hw,2992,0,2021-06-01 17:10:53+00:00,[],None
518,https://github.com/ajdaniel17/cautious-umbrella.git,2021-02-22 20:31:25+00:00,Better Version of Project 1 Lab code ,0,ajdaniel17/cautious-umbrella,341329078,Verilog,cautious-umbrella,257,0,2021-04-25 16:30:25+00:00,[],None
519,https://github.com/Deepaklal123/DSD_by_Deepak.git,2021-02-25 12:17:14+00:00,,1,Deepaklal123/DSD_by_Deepak,342234415,Verilog,DSD_by_Deepak,4037,0,2021-07-06 11:44:47+00:00,[],https://api.github.com/licenses/mit
520,https://github.com/salvoronis/FFBD_lab1.git,2021-02-28 16:35:14+00:00,Functional flow block diagram lab 1,0,salvoronis/FFBD_lab1,343154966,Verilog,FFBD_lab1,382,0,2021-03-04 07:02:13+00:00,[],None
521,https://github.com/OmarMesheh/Base-Converter-Design-Project.git,2021-03-01 16:06:54+00:00,a Code for a number base converter (Hexadecimal/Octal to Decimal) using Intel Quartus Prima on FPGA.,0,OmarMesheh/Base-Converter-Design-Project,343475896,Verilog,Base-Converter-Design-Project,645,0,2021-03-01 16:14:45+00:00,[],None
522,https://github.com/modo-elision/VceMENotes.git,2021-03-06 04:58:43+00:00,,0,modo-elision/VceMENotes,345009220,,VceMENotes,93285,0,2022-08-25 12:52:08+00:00,[],None
523,https://github.com/aktastunahan/Mano-Basic-Computer-Architecture.git,2021-03-03 15:32:59+00:00,Verilog implementation of Mano's basic computer. ,0,aktastunahan/Mano-Basic-Computer-Architecture,344174398,Verilog,Mano-Basic-Computer-Architecture,13,0,2021-03-03 15:56:08+00:00,[],None
524,https://github.com/UndefeatedSunny/AMBA-APB-Protocol.git,2021-03-26 13:46:40+00:00,,0,UndefeatedSunny/AMBA-APB-Protocol,351796465,Verilog,AMBA-APB-Protocol,118,0,2021-03-26 18:10:17+00:00,[],https://api.github.com/licenses/mit
525,https://github.com/sjyoopostech/source_CSED311.git,2021-03-29 06:51:01+00:00,,0,sjyoopostech/source_CSED311,352544172,Verilog,source_CSED311,18,0,2021-03-29 06:54:18+00:00,[],None
526,https://github.com/lsylsyzz/github.git,2021-03-24 05:37:02+00:00,vscode_save,0,lsylsyzz/github,350958305,Verilog,github,2,0,2021-03-24 16:17:25+00:00,[],None
527,https://github.com/WillKennedy2022/elec374-verilog.git,2021-03-08 15:03:31+00:00,,0,WillKennedy2022/elec374-verilog,345694723,Verilog,elec374-verilog,81,0,2021-03-15 14:25:11+00:00,[],None
528,https://github.com/ASAD-BE18/DigitalSystemDesign.git,2021-03-11 09:06:16+00:00,Verilog Codes for the Lab Performed,0,ASAD-BE18/DigitalSystemDesign,346641006,Verilog,DigitalSystemDesign,51,0,2022-12-03 11:50:18+00:00,[],https://api.github.com/licenses/mit
529,https://github.com/pragya919/Y86_Processor.git,2021-03-11 13:58:44+00:00,,0,pragya919/Y86_Processor,346720169,Verilog,Y86_Processor,704,0,2021-03-11 14:20:53+00:00,[],None
530,https://github.com/amirrezatav/Verilog_VHDL.git,2021-03-10 20:13:53+00:00,Verilog - VHDL,0,amirrezatav/Verilog_VHDL,346479971,Verilog,Verilog_VHDL,1475,0,2021-06-05 10:31:16+00:00,[],None
531,https://github.com/Eddie0214/clk_mux_glitch_free.git,2021-03-13 10:38:49+00:00,clk_mux_glitch_free,0,Eddie0214/clk_mux_glitch_free,347341813,Verilog,clk_mux_glitch_free,1,0,2021-03-13 10:51:21+00:00,[],None
532,https://github.com/andres091096/fwht.git,2021-03-24 15:04:47+00:00,RTL Version of Fast Walsh-Hadamard Transform,0,andres091096/fwht,351122738,Verilog,fwht,211,0,2021-05-09 16:10:46+00:00,[],https://api.github.com/licenses/mit
533,https://github.com/sergiuvoicu/Ceasar-Scytale-ZigZag-Decryption.git,2021-03-18 16:09:35+00:00,"A project developed in Verilog which consists in three decryption algorithms: Ceasar, Scytale, ZigZag (on 2 and 3 lines).",0,sergiuvoicu/Ceasar-Scytale-ZigZag-Decryption,349137781,Verilog,Ceasar-Scytale-ZigZag-Decryption,7,0,2021-03-18 16:11:54+00:00,[],None
534,https://github.com/gettls/Verilog.git,2021-03-28 11:36:57+00:00,,0,gettls/Verilog,352312844,Verilog,Verilog,135,0,2021-12-09 14:23:37+00:00,[],None
535,https://github.com/pedrorgleite/Cpen-311.git,2021-02-26 17:52:10+00:00,,0,pedrorgleite/Cpen-311,342655926,Verilog,Cpen-311,550493,0,2021-02-27 06:09:25+00:00,[],None
536,https://github.com/AizazLarik/ADSD_Project_Fall_2020.git,2021-02-27 04:53:36+00:00,,0,AizazLarik/ADSD_Project_Fall_2020,342773891,Verilog,ADSD_Project_Fall_2020,905,0,2021-02-27 05:04:31+00:00,[],None
537,https://github.com/RW-FPGA-devel-Team/cbm_sid.git,2021-02-26 08:05:37+00:00,MOS Technology 6581 (and 8580) fpga implementation.,1,RW-FPGA-devel-Team/cbm_sid,342505467,Verilog,cbm_sid,59,0,2021-04-10 21:29:42+00:00,[],None
538,https://github.com/TCristian1998/-Decryption.git,2021-02-27 12:55:13+00:00,computer architecture ,0,TCristian1998/-Decryption,342856545,Verilog,-Decryption,9,0,2021-02-27 12:59:27+00:00,[],None
539,https://github.com/IoanaMarin1106/RISC_V_Processor_Verilog.git,2021-02-27 15:50:41+00:00,Simple pipelined processor in Verilog,0,IoanaMarin1106/RISC_V_Processor_Verilog,342894679,Verilog,RISC_V_Processor_Verilog,18,0,2021-02-27 15:54:49+00:00,[],None
540,https://github.com/yczheng-hit/Vending-Machine-Hardware.git,2021-03-21 05:06:07+00:00,SoCËÆæËÆ°ÂÆûÈ™åVerilog,0,yczheng-hit/Vending-Machine-Hardware,349905081,Verilog,Vending-Machine-Hardware,4,0,2021-03-28 02:36:10+00:00,[],None
541,https://github.com/mwolak07/HackFRee-Workshop-2020.git,2021-03-25 02:18:18+00:00,Code for examples for FPGA workshop at 2020 HackFRee hackathon,0,mwolak07/HackFRee-Workshop-2020,351283142,Verilog,HackFRee-Workshop-2020,39866,0,2022-03-02 18:36:14+00:00,[],None
542,https://github.com/seancourtney271/CSE490.git,2021-03-21 22:16:08+00:00,Projects From CSE490,0,seancourtney271/CSE490,350133490,Verilog,CSE490,380,0,2021-04-14 22:00:14+00:00,[],None
543,https://github.com/MohammadRostami71/Full-Scan-Design-For-Test.git,2021-03-19 09:55:11+00:00,,0,MohammadRostami71/Full-Scan-Design-For-Test,349375119,Verilog,Full-Scan-Design-For-Test,78,0,2022-03-27 19:11:31+00:00,[],https://api.github.com/licenses/mit
544,https://github.com/TeddyJack/ast_upum.git,2021-03-25 14:24:09+00:00,,0,TeddyJack/ast_upum,351464392,Verilog,ast_upum,46,0,2021-03-25 14:24:40+00:00,[],None
545,https://github.com/crlarsen/sigmul_10-2.git,2021-03-25 18:18:15+00:00,,0,crlarsen/sigmul_10-2,351534364,Verilog,sigmul_10-2,5,0,2021-03-25 18:26:02+00:00,[],None
546,https://github.com/kartikeyrai-me/Image-Processing-using-FPGA.git,2021-03-26 07:46:30+00:00,,0,kartikeyrai-me/Image-Processing-using-FPGA,351702075,Verilog,Image-Processing-using-FPGA,8,0,2021-03-26 07:47:51+00:00,[],None
547,https://github.com/liaukovv/single_cycle.git,2021-03-28 15:17:57+00:00,Single cycle cpu implementing small subset of ARMv4,0,liaukovv/single_cycle,352363233,Verilog,single_cycle,9,0,2021-03-28 15:22:35+00:00,[],None
548,https://github.com/Arenngor/ECE-2700-MUX.git,2021-03-02 05:42:54+00:00,,0,Arenngor/ECE-2700-MUX,343659307,Verilog,ECE-2700-MUX,3,0,2021-03-02 05:43:18+00:00,[],None
549,https://github.com/nerdynewt/coincidence-counter.git,2021-02-25 12:31:38+00:00,,0,nerdynewt/coincidence-counter,342238142,Verilog,coincidence-counter,7728,0,2021-03-10 13:15:57+00:00,[],None
550,https://github.com/ashutoshkr997/verilogpractice.git,2021-02-25 14:03:49+00:00,,0,ashutoshkr997/verilogpractice,342263519,Verilog,verilogpractice,0,0,2021-02-25 14:28:04+00:00,[],None
551,https://github.com/truongit-htb/CE434_project_group7.git,2021-03-09 17:09:50+00:00,,1,truongit-htb/CE434_project_group7,346083198,Verilog,CE434_project_group7,314065,0,2021-07-27 03:13:00+00:00,[],None
552,https://github.com/paeulaa/LD_term_project.git,2021-03-09 17:54:12+00:00,2020CS Logic Design Projects,0,paeulaa/LD_term_project,346095678,Verilog,LD_term_project,4816,0,2022-03-29 15:37:36+00:00,[],None
553,https://github.com/ArmanSh7/MIDS.git,2021-03-13 03:15:20+00:00,,0,ArmanSh7/MIDS,347259989,Verilog,MIDS,149,0,2021-10-11 08:21:00+00:00,[],None
554,https://github.com/nicoletasima/RISC-V.git,2021-03-04 19:21:50+00:00,,0,nicoletasima/RISC-V,344584830,Verilog,RISC-V,12,0,2021-03-04 20:22:05+00:00,[],None
555,https://github.com/gvin773/CSED273_Digital_System_Design.git,2021-03-15 16:07:34+00:00,Project & Lab Source Code of CSED273 - Digital System Design (Spring 2021),0,gvin773/CSED273_Digital_System_Design,348037286,Verilog,CSED273_Digital_System_Design,535,0,2021-10-29 13:57:46+00:00,[],None
556,https://github.com/raoulsuli/RISC-Processor-Verilog.git,2021-02-23 16:59:56+00:00,RISC Processor Verilog (2020-2021),1,raoulsuli/RISC-Processor-Verilog,341626267,Verilog,RISC-Processor-Verilog,20,0,2024-03-25 15:46:30+00:00,"['verilog', 'computer-architecture', 'risc-v', 'mips-assembly']",None
557,https://github.com/ebrukardas/CSE331_Computer_Organization.git,2021-02-22 20:37:08+00:00,,0,ebrukardas/CSE331_Computer_Organization,341330455,Verilog,CSE331_Computer_Organization,324,0,2021-02-22 20:37:55+00:00,[],None
558,https://github.com/ei9/cheat_sheet.git,2021-02-24 11:07:37+00:00,Some tips to make my life easier.,0,ei9/cheat_sheet,341872845,Verilog,cheat_sheet,74,0,2021-06-27 02:18:22+00:00,[],https://api.github.com/licenses/mit
559,https://github.com/Thanh2602/EEL-TEAM.git,2021-03-02 08:07:28+00:00,CE434.L21.MTCL,0,Thanh2602/EEL-TEAM,343693516,Verilog,EEL-TEAM,2351,0,2021-05-18 05:47:53+00:00,[],None
560,https://github.com/PhilipWee/Shenjing-RTL-FPGA.git,2021-02-26 07:09:30+00:00,,0,PhilipWee/Shenjing-RTL-FPGA,342492883,Verilog,Shenjing-RTL-FPGA,288,0,2021-04-23 17:53:37+00:00,[],None
561,https://github.com/SarwarRahoojo/DSD_LAB_Spring2021.git,2021-02-25 12:16:50+00:00,,0,SarwarRahoojo/DSD_LAB_Spring2021,342234306,Verilog,DSD_LAB_Spring2021,1111,0,2021-07-06 06:45:07+00:00,[],https://api.github.com/licenses/mit
562,https://github.com/6357o31337/ucb-eecs150-sp20-fpga-project.git,2021-03-05 15:30:37+00:00,,0,6357o31337/ucb-eecs150-sp20-fpga-project,344852862,Verilog,ucb-eecs150-sp20-fpga-project,3946,0,2022-07-17 00:10:25+00:00,[],None
563,https://github.com/AmirjonQodirov/Circuit_design.git,2021-03-09 16:55:45+00:00,,1,AmirjonQodirov/Circuit_design,346078890,Verilog,Circuit_design,5361,0,2021-05-06 14:52:28+00:00,[],None
564,https://github.com/zhaolaoge/my_tutorial.git,2021-03-20 06:19:59+00:00,,0,zhaolaoge/my_tutorial,349644941,Verilog,my_tutorial,8,0,2021-04-07 02:25:01+00:00,[],None
565,https://github.com/StefanoBrunori/Tesi-FPGA.git,2021-03-08 10:07:07+00:00,,0,StefanoBrunori/Tesi-FPGA,345611236,Verilog,Tesi-FPGA,192,0,2022-01-20 11:36:47+00:00,[],None
566,https://github.com/TimothyQuark/verilog_project.git,2021-03-14 10:46:43+00:00,,0,TimothyQuark/verilog_project,347609353,Verilog,verilog_project,9022,0,2021-08-30 14:19:37+00:00,[],https://api.github.com/licenses/mit
567,https://github.com/adwranovsky/clkdiv.git,2021-03-14 18:13:36+00:00,A Verilog module for dividing an input clock,1,adwranovsky/clkdiv,347716135,Verilog,clkdiv,13,0,2022-05-29 23:07:49+00:00,[],
568,https://github.com/gurbanj/ComputerOrganizationLabs.git,2021-03-14 19:12:08+00:00,Lab Projects from EECS2021 course utilizing assembly programming (RISC-V) and hardware programming (Verilog),0,gurbanj/ComputerOrganizationLabs,347729961,Verilog,ComputerOrganizationLabs,2597,0,2021-03-16 04:40:45+00:00,[],None
569,https://github.com/brktnc/FB-CPU-RTL.git,2021-03-06 10:57:24+00:00,,0,brktnc/FB-CPU-RTL,345070803,Verilog,FB-CPU-RTL,8,0,2021-03-06 11:10:55+00:00,[],None
570,https://github.com/geon1234/Test.git,2021-03-06 10:05:12+00:00,,0,geon1234/Test,345061314,Verilog,Test,1,0,2021-03-06 10:47:50+00:00,[],None
571,https://github.com/omid-ghl/DigitalCircuitLab.git,2021-03-13 12:37:08+00:00,,0,omid-ghl/DigitalCircuitLab,347366560,Verilog,DigitalCircuitLab,431,0,2021-05-29 10:37:15+00:00,[],None
572,https://github.com/ngodaniel/digital_design_ngo.git,2021-03-04 06:46:14+00:00,,0,ngodaniel/digital_design_ngo,344377209,Verilog,digital_design_ngo,120,0,2021-04-15 23:17:19+00:00,[],None
573,https://github.com/virkrupinder/Seven-Segment-Display.git,2021-02-22 19:48:59+00:00,,0,virkrupinder/Seven-Segment-Display,341318516,Verilog,Seven-Segment-Display,9,0,2021-02-22 21:11:54+00:00,[],None
574,https://github.com/unal-edigital2-labs/lab01-alu-grupo11.git,2021-03-18 12:25:28+00:00,lab01-alu-grupo11 created by GitHub Classroom,1,unal-edigital2-labs/lab01-alu-grupo11,349064169,Verilog,lab01-alu-grupo11,50,0,2021-04-04 00:42:17+00:00,[],None
575,https://github.com/unal-edigital2-labs/lab01-alu-grupo16.git,2021-03-18 12:39:30+00:00,lab01-alu-grupo16 created by GitHub Classroom,0,unal-edigital2-labs/lab01-alu-grupo16,349068582,Verilog,lab01-alu-grupo16,36,0,2021-03-18 12:39:33+00:00,[],None
576,https://github.com/MohammadRostami71/FaultDictionary.git,2021-03-19 09:21:49+00:00,,0,MohammadRostami71/FaultDictionary,349365902,Verilog,FaultDictionary,3099,0,2022-04-01 17:19:46+00:00,[],https://api.github.com/licenses/mit
577,https://github.com/Augustogp/TP-Final_Arquitectura_de_computadoras.git,2021-03-18 14:13:52+00:00,,0,Augustogp/TP-Final_Arquitectura_de_computadoras,349099300,Verilog,TP-Final_Arquitectura_de_computadoras,845,0,2021-11-03 23:46:07+00:00,[],None
578,https://github.com/nowakkuba99/improved-fortnight.git,2021-03-23 06:58:50+00:00,,0,nowakkuba99/improved-fortnight,350610539,Verilog,improved-fortnight,318,0,2021-07-01 13:20:26+00:00,[],None
579,https://github.com/xandyliu/flattened_butterfly_FPGA.git,2021-03-23 02:08:10+00:00,Flattened Butterfly topology on FPGA,0,xandyliu/flattened_butterfly_FPGA,350550971,Verilog,flattened_butterfly_FPGA,9405,0,2021-03-23 02:09:55+00:00,[],None
580,https://github.com/ChrisAndrea2011/UART_Verilog.git,2021-03-24 10:17:16+00:00,,0,ChrisAndrea2011/UART_Verilog,351033986,Verilog,UART_Verilog,703,0,2021-03-24 13:42:22+00:00,[],None
581,https://github.com/tnhoaibao/otp_controller.git,2021-03-24 10:28:41+00:00,otp 1024 controller,1,tnhoaibao/otp_controller,351037432,Verilog,otp_controller,1402,0,2021-04-29 02:35:01+00:00,[],None
582,https://github.com/mativironi/Verilog.git,2021-03-23 21:55:01+00:00,Introduccion a Verilog (Curso DDA 2020),0,mativironi/Verilog,350868035,Verilog,Verilog,20,0,2021-03-24 02:51:22+00:00,[],https://api.github.com/licenses/gpl-3.0
583,https://github.com/RezaAbbaszadeh/Mano-Basic-Computer.git,2021-03-23 16:54:53+00:00,Implementation of basic computer introduced by M. Moris Mano,0,RezaAbbaszadeh/Mano-Basic-Computer,350789826,Verilog,Mano-Basic-Computer,4,0,2021-10-15 13:28:40+00:00,[],None
584,https://github.com/sharmasnkr/Custom_AES_128.git,2021-03-22 03:16:25+00:00,,0,sharmasnkr/Custom_AES_128,350191824,Verilog,Custom_AES_128,775,0,2021-03-22 03:21:44+00:00,[],None
585,https://github.com/posibabu13/HPCA-Assignments.git,2021-03-26 10:16:50+00:00,These are the collection of assignments given by Prof M S Bhat in course High Performance Computing Architectures,1,posibabu13/HPCA-Assignments,351740876,,HPCA-Assignments,15896,0,2021-06-11 04:37:24+00:00,[],None
586,https://github.com/Ramit31-cyber/NCGPythonCocotb.git,2021-03-26 13:04:11+00:00,,0,Ramit31-cyber/NCGPythonCocotb,351784514,Verilog,NCGPythonCocotb,48,0,2021-03-26 13:04:23+00:00,[],None
587,https://github.com/BalaDhinesh/Shaastra-FPGA-Workshop.git,2021-03-28 17:06:19+00:00,,0,BalaDhinesh/Shaastra-FPGA-Workshop,352388299,Verilog,Shaastra-FPGA-Workshop,41875,0,2021-07-14 12:55:46+00:00,[],None
588,https://github.com/bilaldurgut/VLSI2.git,2021-03-24 16:41:14+00:00,,0,bilaldurgut/VLSI2,351153532,Verilog,VLSI2,734,0,2021-06-26 20:44:33+00:00,[],None
589,https://github.com/Keegankelp/Project-Lab.git,2021-03-24 22:29:47+00:00,,1,Keegankelp/Project-Lab,351240691,Verilog,Project-Lab,26,0,2021-03-24 23:10:12+00:00,[],None
590,https://github.com/liyuan-chang/Digital-System-Design.git,2021-03-24 12:59:10+00:00,,0,liyuan-chang/Digital-System-Design,351080654,Verilog,Digital-System-Design,849,0,2021-03-24 13:15:58+00:00,[],None
591,https://github.com/ax3ghazy/caravel_project_example.git,2021-03-24 18:09:05+00:00,,0,ax3ghazy/caravel_project_example,351178795,Verilog,caravel_project_example,19970,0,2021-04-05 14:37:50+00:00,[],None
592,https://github.com/rrrjjj2019/2021_03_26_layer2.git,2021-03-26 05:09:46+00:00,,0,rrrjjj2019/2021_03_26_layer2,351668845,Verilog,2021_03_26_layer2,91154,0,2021-03-26 05:12:08+00:00,[],None
593,https://github.com/mifiscus/Design-of-Digital-Circuits-and-Systems-Labs.git,2021-03-29 03:44:53+00:00,"Last two labs of design of digital circuits and systems class, showcasing more advanced circuit design using asynchronous state machine and datapath modules.",0,mifiscus/Design-of-Digital-Circuits-and-Systems-Labs,352508058,Verilog,Design-of-Digital-Circuits-and-Systems-Labs,57,0,2021-03-29 23:29:41+00:00,[],None
594,https://github.com/TeddyJack/bos.git,2021-03-25 13:24:39+00:00,,0,TeddyJack/bos,351445236,Verilog,bos,82,0,2021-03-25 13:25:13+00:00,[],None
595,https://github.com/Kyp069/eg2000.git,2021-03-14 21:53:41+00:00,EACA EG2000 Colour Genie FPGA implementation for ZX-Uno and SiDi boards,5,Kyp069/eg2000,347763420,Verilog,eg2000,132,0,2024-02-17 21:36:23+00:00,[],None
596,https://github.com/tzuyi126/Cross_the_Road.git,2021-03-18 10:19:50+00:00,,0,tzuyi126/Cross_the_Road,349028393,Verilog,Cross_the_Road,847,0,2023-11-10 21:42:51+00:00,[],None
597,https://github.com/netohd/mips_oc2.git,2021-03-06 01:50:10+00:00,,0,netohd/mips_oc2,344980798,Verilog,mips_oc2,11226,0,2024-03-20 21:38:48+00:00,[],None
598,https://github.com/teamwong111/Computer-Composition-Principle-Course.git,2021-03-02 14:09:53+00:00,It is my big assignment repo of Computer Composition Principle Course(2020) in Tongji University,0,teamwong111/Computer-Composition-Principle-Course,343796408,Verilog,Computer-Composition-Principle-Course,9967,0,2021-03-20 08:22:44+00:00,[],https://api.github.com/licenses/mit
599,https://github.com/IagorSs/pratica_2.git,2021-02-26 00:12:47+00:00,,0,IagorSs/pratica_2,342414402,Verilog,pratica_2,73,0,2021-02-26 14:20:34+00:00,[],None
600,https://github.com/idanzaguri/clustering.git,2021-03-03 20:23:28+00:00,,0,idanzaguri/clustering,344253925,Verilog,clustering,45244,0,2021-10-29 01:37:49+00:00,[],None
601,https://github.com/2000knguyen/Array-Multiplier.git,2021-03-03 17:54:10+00:00,Digital Design Tech Verification,0,2000knguyen/Array-Multiplier,344215555,Verilog,Array-Multiplier,2,0,2021-03-03 17:56:37+00:00,[],None
602,https://github.com/farkoo/Serial-Transmitter-Receiver.git,2021-02-26 16:23:10+00:00,,1,farkoo/Serial-Transmitter-Receiver,342632792,Verilog,Serial-Transmitter-Receiver,1001,0,2021-06-04 08:43:07+00:00,[],https://api.github.com/licenses/mit
603,https://github.com/rajutges/Simple-voting-Machine.git,2021-02-26 18:21:19+00:00,Designed a Simple Voting Machine using FPGAs with Verilog HDL and Vivado,0,rajutges/Simple-voting-Machine,342663471,Verilog,Simple-voting-Machine,714,0,2021-06-24 18:10:18+00:00,[],None
604,https://github.com/zhliuworks/Verilog-programming.git,2021-02-28 09:58:50+00:00,Practice of Digital System Design (SJTU-IS316) with Verilog,0,zhliuworks/Verilog-programming,343071312,Verilog,Verilog-programming,2512,0,2021-05-18 15:09:00+00:00,[],None
605,https://github.com/Q-b1t/UART.git,2021-03-04 13:31:46+00:00,UART,0,Q-b1t/UART,344484825,Verilog,UART,422,0,2021-03-09 04:36:59+00:00,[],None
606,https://github.com/karim-benlghalia/verilog-projects.git,2021-03-04 10:16:35+00:00,Listing some Verilog projects that I worked on.,0,karim-benlghalia/verilog-projects,344432220,Verilog,verilog-projects,5705,0,2021-11-21 21:43:10+00:00,[],None
607,https://github.com/Arenngor/ECE-2700-Counter.git,2021-03-02 05:45:33+00:00,,0,Arenngor/ECE-2700-Counter,343659821,Verilog,ECE-2700-Counter,14,0,2021-03-02 05:46:04+00:00,[],None
608,https://github.com/mariamashraf00/SPI-Protocol.git,2021-03-10 10:29:28+00:00,SPI Protocol using Verilog,0,mariamashraf00/SPI-Protocol,346317208,Verilog,SPI-Protocol,5,0,2021-03-10 10:29:53+00:00,[],None
609,https://github.com/HojunCho/ComputerArchitectureAssignment.git,2021-03-13 12:31:33+00:00,,0,HojunCho/ComputerArchitectureAssignment,347365311,Verilog,ComputerArchitectureAssignment,30,0,2021-03-13 12:32:00+00:00,[],None
610,https://github.com/ntwong0/auto_simple_adder.git,2021-03-07 05:17:40+00:00,"A simple adder on Digilent's Zybo Z7-20, based on workflows presented in Xilinx's revision control tutorial (UG1198).",0,ntwong0/auto_simple_adder,345264858,Verilog,auto_simple_adder,16,0,2021-03-16 23:34:13+00:00,[],https://api.github.com/licenses/mit
611,https://github.com/krsandwich/Cryptochip.git,2021-03-07 19:00:32+00:00,,1,krsandwich/Cryptochip,345428632,Verilog,Cryptochip,152387,0,2022-02-17 22:33:51+00:00,[],None
612,https://github.com/Jankd90/sensors_and_healthcare.git,2021-03-08 13:37:58+00:00,,0,Jankd90/sensors_and_healthcare,345668549,Verilog,sensors_and_healthcare,325321,0,2021-12-01 13:30:53+00:00,[],None
613,https://github.com/muratyldzxc/CSE331-Computer-Organizations.git,2021-03-08 11:19:19+00:00,,0,muratyldzxc/CSE331-Computer-Organizations,345630340,Verilog,CSE331-Computer-Organizations,6487,0,2021-03-08 11:23:13+00:00,[],https://api.github.com/licenses/mit
614,https://github.com/Gting6/Serpent_implementation.git,2021-03-09 05:15:25+00:00,,0,Gting6/Serpent_implementation,345891232,Verilog,Serpent_implementation,799,0,2021-03-09 05:25:36+00:00,[],None
615,https://github.com/unal-edigital1-lab/lab00-EstefanyB.git,2021-03-10 14:34:50+00:00,lab00-EstefanyB created by GitHub Classroom,1,unal-edigital1-lab/lab00-EstefanyB,346384967,Verilog,lab00-EstefanyB,73569,0,2021-03-24 21:19:41+00:00,[],https://api.github.com/licenses/gpl-3.0
616,https://github.com/srgbastos/FPGA.git,2021-03-10 16:25:38+00:00,Verilog and VHDL codes,0,srgbastos/FPGA,346419463,Verilog,FPGA,491,0,2022-08-30 19:36:34+00:00,[],https://api.github.com/licenses/mit
617,https://github.com/dreamking60/CPU_Work.git,2021-03-11 07:12:10+00:00,,0,dreamking60/CPU_Work,346611031,Verilog,CPU_Work,162,0,2022-05-11 04:43:58+00:00,[],None
618,https://github.com/dahliazhou13/led-remote.git,2021-03-15 22:13:34+00:00,This repo stores file for a LED remote project,0,dahliazhou13/led-remote,348137589,Verilog,led-remote,61914,0,2021-04-05 21:49:46+00:00,[],None
619,https://github.com/game-610006/UVM.git,2021-03-16 08:17:32+00:00,,0,game-610006/UVM,348265623,Verilog,UVM,51,0,2021-03-16 09:05:12+00:00,[],None
620,https://github.com/mahsaabeedi/fualt-torelance-algoritms.git,2021-03-06 21:08:54+00:00,,0,mahsaabeedi/fualt-torelance-algoritms,345195808,Verilog,fualt-torelance-algoritms,13224,0,2021-03-06 22:16:18+00:00,[],None
621,https://github.com/unal-edigital1-lab/lab00-odacostaz.git,2021-03-17 00:53:49+00:00,lab00-odacostaz created by GitHub Classroom,0,unal-edigital1-lab/lab00-odacostaz,348536375,Verilog,lab00-odacostaz,67047,0,2021-03-23 13:37:33+00:00,[],https://api.github.com/licenses/gpl-3.0
622,https://github.com/unal-edigital2-labs/lab01-alu-grupo13.git,2021-03-18 12:26:41+00:00,lab01-alu-grupo13 created by GitHub Classroom,0,unal-edigital2-labs/lab01-alu-grupo13,349064546,Verilog,lab01-alu-grupo13,52,0,2021-04-06 13:53:50+00:00,[],None
623,https://github.com/theotheruser2/schemelab2.git,2021-03-17 18:07:43+00:00,,0,theotheruser2/schemelab2,348806644,Verilog,schemelab2,1120,0,2021-03-18 13:25:13+00:00,[],None
624,https://github.com/majeedullah/DSD2021.git,2021-03-11 12:44:09+00:00,,0,majeedullah/DSD2021,346698587,Verilog,DSD2021,5877,0,2021-10-27 10:05:32+00:00,[],None
625,https://github.com/alle99101/Ratatouille.git,2021-03-14 16:06:37+00:00,,0,alle99101/Ratatouille,347684034,Verilog,Ratatouille,33993,0,2021-04-27 05:20:28+00:00,[],None
626,https://github.com/rcardenes/CPUs.git,2021-03-18 08:57:44+00:00,Experiments with FPGA and CPUs,0,rcardenes/CPUs,349004056,Verilog,CPUs,7,0,2021-03-19 07:56:28+00:00,[],None
627,https://github.com/no111u3/icebreaker_games.git,2021-03-19 08:01:32+00:00,games with icebreaker board (based on ice40 fpga),0,no111u3/icebreaker_games,349344890,Verilog,icebreaker_games,22,0,2021-03-30 17:06:35+00:00,[],https://api.github.com/licenses/apache-2.0
628,https://github.com/repelliuss/32-bit-MIPS-CPU.git,2021-03-18 19:52:15+00:00,Implementation of MIPS architecture using Quartus II and Verilog.,0,repelliuss/32-bit-MIPS-CPU,349200075,Verilog,32-bit-MIPS-CPU,2778,0,2021-03-18 21:07:20+00:00,[],None
629,https://github.com/chungmin-yu/CPU-verilog.git,2021-03-21 10:26:12+00:00,,0,chungmin-yu/CPU-verilog,349964051,Verilog,CPU-verilog,1944,0,2021-03-21 10:54:31+00:00,[],None
630,https://github.com/romiromi/Whack-a-Mole.git,2021-03-25 16:47:47+00:00,NTHU Logic Design Lab 2020 Fall Final Project,1,romiromi/Whack-a-Mole,351509394,Verilog,Whack-a-Mole,1101,0,2021-03-25 17:23:19+00:00,[],None
631,https://github.com/alpha0879/EE705-Bellman-Ford.git,2021-03-23 06:12:15+00:00,,0,alpha0879/EE705-Bellman-Ford,350599355,Verilog,EE705-Bellman-Ford,118154,0,2021-05-14 15:18:11+00:00,[],None
632,https://github.com/abnermtj/KnightRun.git,2021-03-23 05:46:11+00:00,,1,abnermtj/KnightRun,350593666,Verilog,KnightRun,32032,0,2021-03-23 05:56:19+00:00,[],None
633,https://github.com/xinoip/mips32-cpu.git,2021-03-24 19:17:41+00:00,MIPS Architecture 32 bit CPU in Verilog Quartus,0,xinoip/mips32-cpu,351196924,Verilog,mips32-cpu,765,0,2021-03-24 20:25:44+00:00,"['cpu', 'mips', 'mips32', 'verilog', 'quartus', 'computer-architecture', '32-bit']",https://api.github.com/licenses/mit
634,https://github.com/unal-edigital1-lab/lab00-aojedao.git,2021-03-10 14:47:31+00:00,lab00-aojedao created by GitHub Classroom,0,unal-edigital1-lab/lab00-aojedao,346388937,Verilog,lab00-aojedao,71904,0,2021-03-15 21:20:43+00:00,[],https://api.github.com/licenses/gpl-3.0
635,https://github.com/keesj/8bitworkshop_fun.git,2021-03-10 08:09:14+00:00,,0,keesj/8bitworkshop_fun,346279659,Verilog,8bitworkshop_fun,1,0,2023-09-08 18:19:35+00:00,[],None
636,https://github.com/SamueldaCostaAraujoNunes/CD-PBL1.git,2021-02-25 12:41:39+00:00,Primeiro problema do Modulo Integrado de Circuitos Digitais,0,SamueldaCostaAraujoNunes/CD-PBL1,342240778,Verilog,CD-PBL1,805,0,2021-10-28 03:55:15+00:00,[],https://api.github.com/licenses/gpl-3.0
637,https://github.com/pep0/zip_beginner_tutorials.git,2021-02-24 20:41:13+00:00,beginner tutorials found on  https://zipcpu.com/tutorial/,0,pep0/zip_beginner_tutorials,342029825,Verilog,zip_beginner_tutorials,321,0,2021-04-02 14:10:47+00:00,[],None
638,https://github.com/thiagorss/processor.git,2021-02-26 00:19:45+00:00,,0,thiagorss/processor,342415578,Verilog,processor,8,0,2021-02-26 00:22:36+00:00,[],None
639,https://github.com/Grasol/sticky.arch.git,2021-03-06 21:39:47+00:00,,0,Grasol/sticky.arch,345200946,Verilog,sticky.arch,201,0,2021-09-25 19:33:19+00:00,[],None
640,https://github.com/ammaarahmad1999/Switching-Theory.git,2021-03-07 11:50:34+00:00,,0,ammaarahmad1999/Switching-Theory,345333088,Verilog,Switching-Theory,67524,0,2021-03-07 12:03:16+00:00,[],None
641,https://github.com/mr-gaurav/Random-Sequence-Counter.git,2021-03-07 08:14:49+00:00,"Counter counts in a order ""0->5->3->1->4->2->0->5"" on each successive positive edge of clock. ",0,mr-gaurav/Random-Sequence-Counter,345292551,Verilog,Random-Sequence-Counter,57,0,2021-03-07 08:57:18+00:00,[],None
642,https://github.com/seokyoungkim1231/2020_spring_TA_Digital_System.git,2021-03-03 02:53:06+00:00,,0,seokyoungkim1231/2020_spring_TA_Digital_System,343982156,Verilog,2020_spring_TA_Digital_System,355,0,2021-03-03 03:01:41+00:00,[],None
643,https://github.com/mr-gaurav/DIVIDE-TWO-8-BIT-NUMBER-BY-REPEATED-SUBTRACTION.git,2021-02-26 07:17:55+00:00,DIVISION OF TWO UNSIGNED 8-BIT NUMBER. RESULT : QUOTIENT AND REMAINDER,0,mr-gaurav/DIVIDE-TWO-8-BIT-NUMBER-BY-REPEATED-SUBTRACTION,342494708,Verilog,DIVIDE-TWO-8-BIT-NUMBER-BY-REPEATED-SUBTRACTION,116,0,2021-03-21 15:01:39+00:00,[],None
644,https://github.com/yyyyyt123/MIPS_CPU_5_Pipelines.git,2021-02-27 08:14:00+00:00,,0,yyyyyt123/MIPS_CPU_5_Pipelines,342804940,Verilog,MIPS_CPU_5_Pipelines,37,0,2022-01-27 12:01:23+00:00,[],None
645,https://github.com/yonatan-katz/lighthouse.git,2021-02-27 18:52:01+00:00,,0,yonatan-katz/lighthouse,342933378,Verilog,lighthouse,4,0,2021-02-27 19:01:06+00:00,[],None
646,https://github.com/SoraneYuki/Verilog-Classroom-Practice.git,2021-02-24 03:40:47+00:00,Classroom practice on Verilog Classroom Practice,0,SoraneYuki/Verilog-Classroom-Practice,341769758,Verilog,Verilog-Classroom-Practice,12523,0,2021-06-09 12:04:19+00:00,[],None
647,https://github.com/poorse02/Decryption.git,2021-03-04 17:17:10+00:00,"I have created a Verilog application which decrypts 3 cyphers: Caesar, Scytale and Zig-Zag.",0,poorse02/Decryption,344552183,Verilog,Decryption,240,0,2021-03-04 17:19:14+00:00,[],None
648,https://github.com/Mr-southerly/Study.git,2021-03-05 09:03:06+00:00,ËèúÈ∏ü‰∏äË∑ØÔºåÂ≠¶‰π†‰∏ìÁî®,0,Mr-southerly/Study,344752726,Verilog,Study,6,0,2021-06-16 10:26:14+00:00,[],None
649,https://github.com/rej696/fpga-tutorials.git,2021-03-17 18:05:38+00:00,,0,rej696/fpga-tutorials,348806115,Verilog,fpga-tutorials,174,0,2022-10-06 08:57:40+00:00,[],None
650,https://github.com/fane5115/decryption-module.git,2021-03-16 14:00:55+00:00,,0,fane5115/decryption-module,348369062,Verilog,decryption-module,6,0,2021-03-16 14:01:45+00:00,[],None
651,https://github.com/fuxkingmen/learngit.git,2021-03-19 17:30:46+00:00,,0,fuxkingmen/learngit,349504384,Verilog,learngit,3137,0,2021-03-20 06:16:43+00:00,[],
652,https://github.com/isu92neth/Building-a-Memory-Hierarchy.git,2021-03-19 12:29:08+00:00,,0,isu92neth/Building-a-Memory-Hierarchy,349415544,Verilog,Building-a-Memory-Hierarchy,1574,0,2021-03-19 12:48:29+00:00,[],None
653,https://github.com/SarvitK/Verilog-Lab-Designs.git,2021-03-21 10:58:06+00:00,In my Verilog CAD lab I have Designed these Digital Circuits.,0,SarvitK/Verilog-Lab-Designs,349971016,Verilog,Verilog-Lab-Designs,32,0,2021-04-15 04:57:40+00:00,[],https://api.github.com/licenses/gpl-3.0
654,https://github.com/rhb418/processor.git,2021-03-29 07:14:29+00:00,,0,rhb418/processor,352550105,Verilog,processor,11494,0,2021-03-29 19:00:46+00:00,[],None
655,https://github.com/Maiux92/Salsa20SystemVerilog.git,2021-03-22 15:02:03+00:00,Design and implementation of the Salsa20 stream cipher in SystemVerilog,0,Maiux92/Salsa20SystemVerilog,350385257,Verilog,Salsa20SystemVerilog,46488,0,2021-04-27 09:42:52+00:00,[],https://api.github.com/licenses/mit
656,https://github.com/lsylsyzz/sheng.git,2021-03-25 01:09:51+00:00,,0,lsylsyzz/sheng,351269583,Verilog,sheng,26933,0,2021-03-25 01:17:51+00:00,[],None
657,https://github.com/juanmelo13/Computer-System-Design.git,2021-03-25 02:28:44+00:00,Repo for my projects for Computer System Design Class,0,juanmelo13/Computer-System-Design,351285194,Verilog,Computer-System-Design,132,0,2021-03-27 23:55:45+00:00,"['hdl', 'verilog', 'fpga']",None
658,https://github.com/Monchell/vhdl-.git,2021-03-02 02:39:21+00:00,ÂøóÈ∏øÂíåËÉñËÉñÁöÑËØæËÆæ,0,Monchell/vhdl-,343623412,Verilog,vhdl-,13889,0,2021-03-02 02:44:16+00:00,[],None
659,https://github.com/hohaicongthuan/0x55AA.git,2021-03-02 08:03:28+00:00,Group Assignments for a University Class,1,hohaicongthuan/0x55AA,343692454,Verilog,0x55AA,160746,0,2023-01-28 07:01:15+00:00,"['image-processing', 'fpga', 'computer-vision']",None
660,https://github.com/jiotich/tp01-isl.git,2021-03-18 17:51:44+00:00,,0,jiotich/tp01-isl,349168353,Verilog,tp01-isl,19,0,2021-07-11 16:41:42+00:00,[],None
661,https://github.com/abhi5459/Y86-Processor.git,2021-03-18 07:44:25+00:00,,0,abhi5459/Y86-Processor,348984134,Verilog,Y86-Processor,541,0,2021-03-18 07:50:39+00:00,[],None
662,https://github.com/mohammaderm/digital-lab.git,2021-03-13 17:33:11+00:00,,0,mohammaderm/digital-lab,347435794,Verilog,digital-lab,1500,0,2021-05-21 17:28:16+00:00,[],None
663,https://github.com/blerdwor/W21-CSM152A.git,2021-03-27 16:51:23+00:00,"These are my solutions to the projects for CS M152A - Introduction to Digital Design Lab, taken during Winter 2021.",0,blerdwor/W21-CSM152A,352126599,Verilog,W21-CSM152A,3698,0,2021-05-21 17:52:43+00:00,[],None
664,https://github.com/Mariam-Zanaty/uart.git,2021-03-14 08:57:48+00:00,,0,Mariam-Zanaty/uart,347588020,Verilog,uart,5,0,2021-03-17 12:11:47+00:00,[],None
665,https://github.com/maiabdeltwab/MIPS-Project.git,2021-03-14 21:03:33+00:00,,0,maiabdeltwab/MIPS-Project,347753767,Verilog,MIPS-Project,3293,0,2021-03-14 21:14:47+00:00,[],None
666,https://github.com/Rizzist/VerilogVHDLpractice.git,2021-03-15 09:04:08+00:00,,0,Rizzist/VerilogVHDLpractice,347900871,Verilog,VerilogVHDLpractice,2,0,2021-03-15 09:04:47+00:00,[],None
667,https://github.com/desperandumbellum/MIPT_verilog.git,2021-03-23 21:23:33+00:00,some verilog labs,0,desperandumbellum/MIPT_verilog,350861281,Verilog,MIPT_verilog,1619,0,2021-04-25 21:34:48+00:00,[],None
668,https://github.com/I4N4P/Basys3_screen_controlling_by_VGA.git,2021-03-23 20:43:00+00:00,A group of activities aimed at teaching the basics of Verilog and FPGA,0,I4N4P/Basys3_screen_controlling_by_VGA,350851978,Verilog,Basys3_screen_controlling_by_VGA,19829,0,2022-02-04 19:48:27+00:00,[],None
669,https://github.com/RezaAbbaszadeh/MIPS-Pipeline.git,2021-03-23 09:48:31+00:00,implementation of MIPS pipeline architecture in verilog + hazard detector,0,RezaAbbaszadeh/MIPS-Pipeline,350658286,Verilog,MIPS-Pipeline,790,0,2021-10-15 13:29:50+00:00,[],None
670,https://github.com/mzhong99/FPGA-Mandelbrot-Viewer.git,2021-03-23 13:52:39+00:00,A real-time mandelbrot viewer for the De1-SoC,0,mzhong99/FPGA-Mandelbrot-Viewer,350731083,Verilog,FPGA-Mandelbrot-Viewer,176,0,2021-03-23 13:53:13+00:00,[],None
671,https://github.com/pendlidharani/verlog.git,2021-02-22 06:25:37+00:00,,0,pendlidharani/verlog,341101090,Verilog,verlog,1027,0,2021-03-06 15:54:34+00:00,[],None
672,https://github.com/0x444d4d/cpu.git,2021-03-02 15:23:18+00:00,,0,0x444d4d/cpu,343819138,Verilog,cpu,4,0,2024-01-05 18:06:29+00:00,[],None
673,https://github.com/michellenovenda/Logic-Design-Laboratory.git,2021-02-23 14:17:46+00:00,"These are all implemented using Verilog for my Logic Design Laboratory Class ÔºàÈÇèËºØË®≠Ë®àÂØ¶È©óÔºâ, and I am using a Basys3 FPGA Board.",0,michellenovenda/Logic-Design-Laboratory,341578139,Verilog,Logic-Design-Laboratory,17113,0,2022-01-11 16:40:12+00:00,"['basys3-fpga-board', 'verilog', 'fsm']",None
674,https://github.com/Meghana0109/Verilog.git,2021-02-22 11:28:21+00:00,,0,Meghana0109/Verilog,341177326,Verilog,Verilog,25,0,2022-09-26 16:43:22+00:00,[],None
675,https://github.com/Arenngor/ECE-2700-Debouncer.git,2021-03-02 05:46:30+00:00,,0,Arenngor/ECE-2700-Debouncer,343660011,Verilog,ECE-2700-Debouncer,5,0,2021-03-02 05:46:45+00:00,[],None
676,https://github.com/GuhSerafs/Verilog-HDL.git,2021-03-01 21:39:39+00:00,,0,GuhSerafs/Verilog-HDL,343564700,Verilog,Verilog-HDL,92,0,2021-03-01 21:46:07+00:00,[],https://api.github.com/licenses/mit
677,https://github.com/JIHernandez13/FPGA_Lab.git,2021-03-08 01:23:35+00:00,,0,JIHernandez13/FPGA_Lab,345495459,Verilog,FPGA_Lab,693,0,2021-03-09 06:20:48+00:00,[],None
678,https://github.com/riyenas0925/Verilog_HDL.git,2021-03-09 08:58:33+00:00,Verilog HDL Study,0,riyenas0925/Verilog_HDL,345943107,Verilog,Verilog_HDL,150,0,2021-06-14 14:08:07+00:00,[],None
679,https://github.com/edstott/EEE2Rover-dev.git,2021-03-09 15:46:03+00:00,,0,edstott/EEE2Rover-dev,346058356,Verilog,EEE2Rover-dev,11399,0,2021-05-06 08:55:04+00:00,[],None
680,https://github.com/mirunamaria98/RISC_V_Processor_Verilog.git,2021-03-09 16:35:54+00:00,,0,mirunamaria98/RISC_V_Processor_Verilog,346073245,Verilog,RISC_V_Processor_Verilog,16,0,2021-03-09 16:37:25+00:00,[],None
681,https://github.com/developersage/Verilog-simplecounter.git,2021-02-24 05:53:31+00:00,Verilog in FPGA lab 6,0,developersage/Verilog-simplecounter,341794300,Verilog,Verilog-simplecounter,9,0,2021-02-24 05:54:25+00:00,[],None
682,https://github.com/jedbrooke/ChromeDino-FPGA.git,2021-02-24 23:11:27+00:00,a basic version of the chrome dinosaur jumping game in verilog for fpga's,0,jedbrooke/ChromeDino-FPGA,342061347,Verilog,ChromeDino-FPGA,11540,0,2021-03-01 08:27:39+00:00,[],None
683,https://github.com/18521383/CE-DESIGN-3T.git,2021-03-06 02:53:31+00:00,,1,18521383/CE-DESIGN-3T,344990425,Verilog,CE-DESIGN-3T,22329,0,2021-04-03 07:06:38+00:00,[],None
684,https://github.com/zabbidou/RISC-V.git,2021-03-08 22:56:12+00:00,Homework for Numerical Calculators 2. We had to implement a simulation of a RISC V processor with some of its functionalities,0,zabbidou/RISC-V,345818268,Verilog,RISC-V,350,0,2021-03-08 23:02:39+00:00,[],None
685,https://github.com/shapocunxiaolaodi/High-Speed-Exponent.git,2021-03-09 07:07:42+00:00,Computing X Power Y by High Speed Cordic,0,shapocunxiaolaodi/High-Speed-Exponent,345914526,,High-Speed-Exponent,7,0,2021-08-24 02:38:01+00:00,[],None
686,https://github.com/mslinklater/nandland.git,2021-03-08 18:22:05+00:00,The nandland FPGA stuff,0,mslinklater/nandland,345753612,Verilog,nandland,4,0,2021-03-08 21:12:46+00:00,[],None
687,https://github.com/unal-edigital1-lab/lab00-RockSpartan3000.git,2021-03-10 14:50:34+00:00,lab00-RockSpartan3000 created by GitHub Classroom,0,unal-edigital1-lab/lab00-RockSpartan3000,346389881,Verilog,lab00-RockSpartan3000,67046,0,2021-03-10 15:26:39+00:00,[],https://api.github.com/licenses/gpl-3.0
688,https://github.com/mahdibohloul/DigitalSystemsCA.git,2021-03-12 08:20:52+00:00,,0,mahdibohloul/DigitalSystemsCA,346992280,Verilog,DigitalSystemsCA,52268,0,2021-11-05 11:47:51+00:00,[],None
689,https://github.com/Tatev2919/CLKx4.git,2021-03-12 07:31:35+00:00,,0,Tatev2919/CLKx4,346979870,Verilog,CLKx4,1,0,2021-03-12 07:32:02+00:00,[],None
690,https://github.com/mcdag/ProjetoHardware.git,2021-03-18 02:01:59+00:00,Arquitetura em verilog,1,mcdag/ProjetoHardware,348910099,Verilog,ProjetoHardware,184,0,2022-07-26 21:30:00+00:00,[],None
691,https://github.com/aaku2009/Multicombinational_Circuit.git,2021-03-19 08:59:56+00:00,Verilog HDL  project,0,aaku2009/Multicombinational_Circuit,349359853,Verilog,Multicombinational_Circuit,8,0,2021-07-07 04:59:20+00:00,[],None
692,https://github.com/Andrew-LTC/Lab6.git,2021-03-21 05:56:24+00:00,,0,Andrew-LTC/Lab6,349912230,Verilog,Lab6,647,0,2023-01-26 21:04:49+00:00,[],None
693,https://github.com/oliviawu77/CPU-Design.git,2021-03-21 08:16:46+00:00,"This is done when I took Computer Organization course, and written in Verilog.",0,oliviawu77/CPU-Design,349937546,Verilog,CPU-Design,283,0,2021-03-21 08:18:49+00:00,[],None
694,https://github.com/jackle1/CPU-Design-and-Implementation.git,2021-03-18 23:13:30+00:00,Implementation of a simple CPU for UBC CPEN 211.,0,jackle1/CPU-Design-and-Implementation,349242327,Verilog,CPU-Design-and-Implementation,8,0,2022-01-17 02:29:23+00:00,[],None
695,https://github.com/afsngr/Very-Simple-CPU-.git,2021-03-21 10:58:10+00:00,Designin very simple cpu with assembly language and testbench.,0,afsngr/Very-Simple-CPU-,349971026,Verilog,Very-Simple-CPU-,3,0,2021-05-03 06:30:37+00:00,[],None
696,https://github.com/turbonoodles/3500lab8.git,2021-03-21 19:30:27+00:00,Code and stuff,0,turbonoodles/3500lab8,350098485,Verilog,3500lab8,27,0,2021-03-31 00:23:54+00:00,[],None
697,https://github.com/Speedweener/EE2026-Project.git,2021-02-25 05:14:01+00:00,Verilog code for our EE2026 project,0,Speedweener/EE2026-Project,342130677,Verilog,EE2026-Project,7961,0,2021-02-25 05:23:48+00:00,[],None
698,https://github.com/mr-gaurav/Multiplication-by-repeated-addition.git,2021-02-26 08:39:21+00:00,Multiplication of two unsigned 8-bit numbers.,0,mr-gaurav/Multiplication-by-repeated-addition,342513366,Verilog,Multiplication-by-repeated-addition,2,0,2021-03-21 15:00:36+00:00,[],None
699,https://github.com/elbasit/DSD_by_ABC.git,2021-02-25 12:16:31+00:00,,0,elbasit/DSD_by_ABC,342234217,Verilog,DSD_by_ABC,728,0,2021-06-29 14:20:45+00:00,[],https://api.github.com/licenses/mit
700,https://github.com/sagheer-shah/DSD_spring.git,2021-02-25 12:18:28+00:00,,0,sagheer-shah/DSD_spring,342234731,Verilog,DSD_spring,22675,0,2021-06-25 04:56:16+00:00,[],https://api.github.com/licenses/mit
701,https://github.com/chandlerbing65nm/FPGA-Design-Coursera.git,2021-02-24 03:37:28+00:00,,0,chandlerbing65nm/FPGA-Design-Coursera,341769104,Verilog,FPGA-Design-Coursera,8,0,2021-02-24 03:40:29+00:00,[],None
702,https://github.com/fhideous/MIET_verilog_labs.git,2021-03-02 20:37:09+00:00,Some short laboratory works based on Verilog HDL and FPGA  ,0,fhideous/MIET_verilog_labs,343905862,Verilog,MIET_verilog_labs,368,0,2021-05-30 22:48:33+00:00,[],None
703,https://github.com/unal-edigital1-lab/lab00-jusierraa.git,2021-03-10 16:18:47+00:00,lab00-jusierraa created by GitHub Classroom,0,unal-edigital1-lab/lab00-jusierraa,346417372,Verilog,lab00-jusierraa,67269,0,2021-07-28 20:16:58+00:00,[],https://api.github.com/licenses/gpl-3.0
704,https://github.com/Stonerdk/csed311_lab.git,2021-03-20 16:00:34+00:00,,0,Stonerdk/csed311_lab,349771044,Verilog,csed311_lab,38544,0,2021-12-13 07:07:41+00:00,[],None
705,https://github.com/MohammadRostami71/Random-Test-Socket-RTS.git,2021-03-25 18:43:58+00:00,,0,MohammadRostami71/Random-Test-Socket-RTS,351541231,Verilog,Random-Test-Socket-RTS,48,0,2022-03-10 19:06:26+00:00,[],https://api.github.com/licenses/mit
706,https://github.com/mayankp291/EE2026-Design-Project-2021.git,2021-03-23 01:38:00+00:00,,0,mayankp291/EE2026-Design-Project-2021,350544348,Verilog,EE2026-Design-Project-2021,13329,0,2022-04-04 16:02:20+00:00,[],None
707,https://github.com/TheCoderNamedBridget/ALU-Verilog.git,2021-02-22 15:13:13+00:00,,0,TheCoderNamedBridget/ALU-Verilog,341241362,Verilog,ALU-Verilog,4,0,2021-02-22 18:50:34+00:00,[],None
708,https://github.com/sunxiuqi-stacked/lab3.git,2021-02-22 04:13:30+00:00,,1,sunxiuqi-stacked/lab3,341077046,Verilog,lab3,4853,0,2021-03-02 11:56:19+00:00,[],None
709,https://github.com/ALAN-Hu-1999/CPEN311.git,2021-03-23 04:21:12+00:00,,0,ALAN-Hu-1999/CPEN311,350577301,Verilog,CPEN311,1650,0,2021-03-23 04:41:49+00:00,[],None
710,https://github.com/TeddyJack/ast_bos_reliability.git,2021-03-25 14:14:39+00:00,,0,TeddyJack/ast_bos_reliability,351461242,Verilog,ast_bos_reliability,14,0,2021-03-25 14:15:28+00:00,[],None
711,https://github.com/Khaliddxx/RISC-V-Processor.git,2021-03-14 22:04:13+00:00,,0,Khaliddxx/RISC-V-Processor,347765360,Verilog,RISC-V-Processor,1229,0,2021-03-14 22:09:22+00:00,[],None
712,https://github.com/ChienLing/Computer-Organization.git,2021-03-07 13:05:02+00:00,verilog programming,0,ChienLing/Computer-Organization,345348797,Verilog,Computer-Organization,1649,0,2021-03-07 13:32:18+00:00,[],None
713,https://github.com/HumanBeingXenon/function-generator.git,2021-03-06 16:04:53+00:00,A naive signal generator using Verilog HDL.,0,HumanBeingXenon/function-generator,345135267,Verilog,function-generator,10067,0,2021-03-13 09:54:26+00:00,[],https://api.github.com/licenses/mit
714,https://github.com/VikramT19/Verilog.git,2021-03-09 01:45:46+00:00,Learning Verilog (EECS2021),0,VikramT19/Verilog,345849590,Verilog,Verilog,1,0,2021-03-09 01:46:12+00:00,[],None
715,https://github.com/antorsae/Template_MiSTer.git,2021-03-09 19:54:09+00:00,,0,antorsae/Template_MiSTer,346127243,Verilog,Template_MiSTer,78,0,2021-03-09 19:54:14+00:00,[],https://api.github.com/licenses/gpl-2.0
716,https://github.com/JaxonCoward/UT_460M_Lab3.git,2021-03-10 00:24:20+00:00,A repository for the our Lab 3 implementation of a verilog step-counter,0,JaxonCoward/UT_460M_Lab3,346182785,Verilog,UT_460M_Lab3,44,0,2021-03-22 03:51:29+00:00,[],None
717,https://github.com/unal-edigital1-lab/lab00-sebrodriguezmor.git,2021-03-10 14:47:40+00:00,lab00-sebrodriguezmor created by GitHub Classroom,0,unal-edigital1-lab/lab00-sebrodriguezmor,346388985,Verilog,lab00-sebrodriguezmor,67144,0,2021-08-25 01:33:22+00:00,[],https://api.github.com/licenses/gpl-3.0
718,https://github.com/unal-edigital1-lab/lab00-rdramosip.git,2021-03-10 16:17:43+00:00,lab00-rdramosip created by GitHub Classroom,0,unal-edigital1-lab/lab00-rdramosip,346417068,Verilog,lab00-rdramosip,67229,0,2021-03-22 16:04:18+00:00,[],https://api.github.com/licenses/gpl-3.0
719,https://github.com/pvelb/ClockProject.git,2021-03-15 17:12:19+00:00,,0,pvelb/ClockProject,348057984,Verilog,ClockProject,249,0,2021-03-16 19:35:41+00:00,[],None
720,https://github.com/AhmetSelimPehlivan/AES-Encryption-Verilog.git,2021-03-16 11:44:20+00:00,AES-Encryption sample which is codded with Verilog.,0,AhmetSelimPehlivan/AES-Encryption-Verilog,348326060,Verilog,AES-Encryption-Verilog,216,0,2021-03-16 12:14:51+00:00,['verilog'],None
721,https://github.com/turbonoodles/3500lab7.git,2021-03-16 18:00:55+00:00,,0,turbonoodles/3500lab7,348444727,Verilog,3500lab7,302,0,2021-03-19 14:23:59+00:00,[],None
722,https://github.com/Raitis3000/various_verilog_projects.git,2021-03-13 17:59:11+00:00,,0,Raitis3000/various_verilog_projects,347441628,Verilog,various_verilog_projects,7,0,2021-04-20 16:14:43+00:00,[],None
723,https://github.com/kartikeyrai-me/32-bit-RISC-CPU.git,2021-03-13 03:21:00+00:00,,0,kartikeyrai-me/32-bit-RISC-CPU,347260860,Verilog,32-bit-RISC-CPU,100,0,2021-03-13 03:22:48+00:00,[],None
724,https://github.com/carmaking/SoC-design.git,2021-03-13 15:26:20+00:00,SoC design and programming,0,carmaking/SoC-design,347406192,Verilog,SoC-design,21,0,2021-03-27 17:09:52+00:00,[],None
725,https://github.com/snapdensing/CoE113.git,2021-03-15 10:16:30+00:00,Source code for CoE 113 Lab,0,snapdensing/CoE113,347922371,Verilog,CoE113,2,0,2021-03-15 10:17:27+00:00,[],None
726,https://github.com/ng-andre/EE2026-Project.git,2021-03-15 14:37:09+00:00,,0,ng-andre/EE2026-Project,348004924,Verilog,EE2026-Project,10850,0,2022-10-17 13:37:31+00:00,[],None
727,https://github.com/Gazda9451/Digital-Multipler-.git,2021-02-25 18:31:31+00:00,Designed and built a multiplier in Verilog. Verified the multiplier in simulations with a test bench and tested on an FPGA board. The design multiplied a 6-bit number with a 4-bit number. Included a special pre and post-process logic to uniquely identify my design compared to other classmates. This design was later improved by pipe lining it. This was done in lab 12. ,0,Gazda9451/Digital-Multipler-,342341663,Verilog,Digital-Multipler-,29,0,2021-02-25 18:39:08+00:00,[],None
728,https://github.com/virkrupinder/Traffic-Light-Controller-with-Pedestrian-Crossing.git,2021-02-22 21:14:57+00:00,,0,virkrupinder/Traffic-Light-Controller-with-Pedestrian-Crossing,341339356,Verilog,Traffic-Light-Controller-with-Pedestrian-Crossing,14,0,2021-02-22 21:31:26+00:00,[],None
729,https://github.com/phucleminh/PPT.git,2021-03-02 07:55:25+00:00,,0,phucleminh/PPT,343690185,Verilog,PPT,9625,0,2021-06-22 05:31:38+00:00,[],None
730,https://github.com/ungurasu/exercitii_verilogHDL.git,2021-03-02 11:38:32+00:00,,0,ungurasu/exercitii_verilogHDL,343753437,Verilog,exercitii_verilogHDL,1334,0,2021-03-02 11:45:31+00:00,[],None
731,https://github.com/Q-b1t/Tareas-Leonel.git,2021-03-02 04:38:21+00:00,eQUIPO 4 AQUI SE METEN TODAS LAS TAREAS DE LEONEL PARA MI EQUIPO XD LOLOL,0,Q-b1t/Tareas-Leonel,343647019,Verilog,Tareas-Leonel,70,0,2021-03-02 04:48:07+00:00,[],None
732,https://github.com/amaltaha67/Lock-System-Project.git,2021-02-24 12:57:32+00:00,,0,amaltaha67/Lock-System-Project,341901031,Verilog,Lock-System-Project,249,0,2021-02-24 13:03:36+00:00,[],None
733,https://github.com/jacobmjohnson1999/JacobJohnsonProjects.git,2021-03-04 19:09:20+00:00,,0,jacobmjohnson1999/JacobJohnsonProjects,344581705,Verilog,JacobJohnsonProjects,93446,0,2021-12-09 22:44:13+00:00,[],None
734,https://github.com/evgeniyBolnov/sort_test_task.git,2021-03-05 05:06:32+00:00,,0,evgeniyBolnov/sort_test_task,344700646,Verilog,sort_test_task,28,0,2022-01-13 09:57:06+00:00,[],None
735,https://github.com/MikeCovrado/z2a_project.git,2021-03-05 01:31:30+00:00,,0,MikeCovrado/z2a_project,344659437,Verilog,z2a_project,4856,0,2021-03-15 01:26:37+00:00,[],
736,https://github.com/davidetiddia/ISA_lab3_base_core.git,2021-03-04 16:06:15+00:00,,0,davidetiddia/ISA_lab3_base_core,344532034,Verilog,ISA_lab3_base_core,1246,0,2021-04-15 22:12:01+00:00,[],None
737,https://github.com/Zachattack98/CS168-Verilog-Simulation.git,2021-03-07 15:52:19+00:00,,0,Zachattack98/CS168-Verilog-Simulation,345387331,Verilog,CS168-Verilog-Simulation,2,0,2021-03-07 16:27:42+00:00,[],None
738,https://github.com/zhitai-yu/riscv.git,2021-03-20 14:35:25+00:00,,0,zhitai-yu/riscv,349749441,Verilog,riscv,447,0,2022-05-09 13:04:21+00:00,[],None
739,https://github.com/xscomeon/8-Bit-RISC-CPU.git,2021-03-22 14:10:07+00:00,,0,xscomeon/8-Bit-RISC-CPU,350367617,Verilog,8-Bit-RISC-CPU,3234,0,2021-04-13 14:53:00+00:00,[],None
740,https://github.com/unal-edigital2-labs/lab01-alu-grupo14.git,2021-03-18 12:28:56+00:00,lab01-alu-grupo14 created by GitHub Classroom,0,unal-edigital2-labs/lab01-alu-grupo14,349065205,Verilog,lab01-alu-grupo14,643,0,2021-04-05 02:53:18+00:00,[],None
741,https://github.com/alien18331/VSD.git,2021-03-18 13:25:53+00:00,,0,alien18331/VSD,349083385,Verilog,VSD,4650,0,2022-09-15 05:38:08+00:00,[],None
742,https://github.com/isu92neth/Building-a-Simple-Processor.git,2021-03-19 12:14:06+00:00,,0,isu92neth/Building-a-Simple-Processor,349411713,Verilog,Building-a-Simple-Processor,784,0,2021-03-19 12:25:47+00:00,[],None
743,https://github.com/sbaby171/digital-design.git,2021-03-20 21:13:32+00:00,Supplemental work and learning material (non-specific progect),0,sbaby171/digital-design,349836362,Verilog,digital-design,2,0,2021-03-23 01:32:51+00:00,[],None
744,https://github.com/andrsonin/FPGA_lib.git,2021-03-20 21:14:03+00:00,,0,andrsonin/FPGA_lib,349836454,Verilog,FPGA_lib,109,0,2023-05-11 12:01:48+00:00,[],None
745,https://github.com/SengerM/PSITestSetupFPGA.git,2021-03-20 20:24:52+00:00,Code to program the FPGA in the PSI chip design test setup,0,SengerM/PSITestSetupFPGA,349827947,Verilog,PSITestSetupFPGA,60,0,2022-04-29 07:54:57+00:00,[],None
746,https://github.com/jreindel/VerilogScripts.git,2021-03-29 16:05:55+00:00,This repo contains python scripts for interaction with verilog source files.,0,jreindel/VerilogScripts,352703764,Verilog,VerilogScripts,23,0,2023-03-14 16:56:05+00:00,[],https://api.github.com/licenses/mit
747,https://github.com/Smile834/full-five-stage-pipeline.git,2021-03-23 08:05:12+00:00,,0,Smile834/full-five-stage-pipeline,350628040,Verilog,full-five-stage-pipeline,20,0,2021-03-23 08:10:06+00:00,[],None
748,https://github.com/NotEnterprising/CPU.git,2021-03-22 02:28:32+00:00,,0,NotEnterprising/CPU,350180899,Verilog,CPU,313,0,2021-03-22 02:32:59+00:00,[],None
749,https://github.com/siajessica/CA.git,2021-03-22 03:25:19+00:00,,0,siajessica/CA,350193866,Verilog,CA,13492,0,2021-06-27 12:48:32+00:00,[],None
750,https://github.com/pandey-99/verilog.git,2021-03-24 16:08:21+00:00,verilog codes,0,pandey-99/verilog,351143548,Verilog,verilog,28,0,2021-04-04 18:24:45+00:00,[],https://api.github.com/licenses/unlicense
751,https://github.com/grawknuggle/SIMPS-10M04.git,2021-03-24 02:08:58+00:00,,1,grawknuggle/SIMPS-10M04,350917457,Verilog,SIMPS-10M04,572,0,2021-04-20 18:46:24+00:00,[],None
752,https://github.com/Kyle-Kirsten/mips.git,2021-03-02 03:19:48+00:00,,0,Kyle-Kirsten/mips,343631855,Verilog,mips,201,0,2021-03-02 04:04:06+00:00,[],None
753,https://github.com/choisium/CSED311.git,2021-02-24 06:20:40+00:00,for computer architecture lab,0,choisium/CSED311,341800219,Verilog,CSED311,10375,0,2022-09-17 10:13:53+00:00,[],None
754,https://github.com/Luke-Jacobs/SOC-Labs.git,2021-03-17 20:40:26+00:00,,0,Luke-Jacobs/SOC-Labs,348846080,Verilog,SOC-Labs,15109,0,2021-03-17 20:54:34+00:00,[],None
755,https://github.com/EngincanVaran/CS303-Logic-and-Digital-System-Design.git,2021-03-09 10:40:29+00:00,Lab Assignments for CS303 Logic and System Desing Course @ Sabanci University,0,EngincanVaran/CS303-Logic-and-Digital-System-Design,345971126,Verilog,CS303-Logic-and-Digital-System-Design,206,0,2021-03-09 10:44:15+00:00,[],None
756,https://github.com/OllyKao/Verilog_Practice.git,2021-03-18 15:56:12+00:00,,0,OllyKao/Verilog_Practice,349133562,Verilog,Verilog_Practice,45,0,2021-04-14 09:25:20+00:00,[],None
757,https://github.com/suqianwang/Microprocessor-System-Design.git,2021-03-19 01:39:49+00:00,,0,suqianwang/Microprocessor-System-Design,349267804,Verilog,Microprocessor-System-Design,1675,0,2021-03-19 01:43:38+00:00,[],None
758,https://github.com/derekbarbosa/EC413.git,2021-02-26 20:59:45+00:00,Computer Organization Fall 2020 Semester with Professor Herbordt,0,derekbarbosa/EC413,342699625,Verilog,EC413,4684,0,2021-06-04 18:54:58+00:00,[],None
759,https://github.com/JesusMaba95/Martin_Barroso_T4.git,2021-02-27 22:46:29+00:00,RISCV_MULTICYCLE,0,JesusMaba95/Martin_Barroso_T4,342974492,Verilog,Martin_Barroso_T4,30,0,2021-03-07 22:14:26+00:00,[],None
760,https://github.com/dclab02/lab2.git,2021-03-05 11:31:27+00:00,RSA-256 decoder,0,dclab02/lab2,344790199,Verilog,lab2,141,0,2021-09-30 05:26:58+00:00,[],None
761,https://github.com/wojtekowski/reverse-polish-notation-calculator.git,2021-03-02 21:17:19+00:00,Verilog Final Year Project,0,wojtekowski/reverse-polish-notation-calculator,343915012,Verilog,reverse-polish-notation-calculator,8,0,2021-03-02 21:27:35+00:00,[],https://api.github.com/licenses/apache-2.0
762,https://github.com/ivancheprasov/cicruitDesignLab1.git,2021-03-04 09:10:20+00:00,,0,ivancheprasov/cicruitDesignLab1,344414134,Verilog,cicruitDesignLab1,281,0,2021-03-04 09:18:40+00:00,[],None
763,https://github.com/unal-edigital2-labs/lab01-alu-grupo12.git,2021-03-18 12:32:15+00:00,lab01-alu-grupo12 created by GitHub Classroom,0,unal-edigital2-labs/lab01-alu-grupo12,349066279,Verilog,lab01-alu-grupo12,53,0,2021-04-10 17:09:22+00:00,[],None
764,https://github.com/SokolovVadim/TCD.git,2021-03-18 13:54:31+00:00,Telecommunication devices laboratory,0,SokolovVadim/TCD,349092914,Verilog,TCD,24,0,2021-04-02 12:05:49+00:00,[],https://api.github.com/licenses/mit
765,https://github.com/nezly2/ALU.git,2021-03-23 19:01:35+00:00,Crear una ALU con verilog,0,nezly2/ALU,350825809,Verilog,ALU,5,0,2021-03-23 19:19:08+00:00,[],None
766,https://github.com/adwranovsky/timer.git,2021-03-14 18:17:33+00:00,A timer module written in Verilog,0,adwranovsky/timer,347717062,Verilog,timer,11,0,2021-03-16 01:59:05+00:00,[],
767,https://github.com/allama-prabhu/verilog_practice_codes.git,2021-03-16 16:31:56+00:00,,0,allama-prabhu/verilog_practice_codes,348418404,Verilog,verilog_practice_codes,41,0,2021-03-16 16:35:55+00:00,[],None
768,https://github.com/fuxkingmen/Vhdl.git,2021-03-20 07:39:17+00:00,,0,fuxkingmen/Vhdl,349659045,Verilog,Vhdl,53,0,2022-01-03 14:34:44+00:00,[],None
769,https://github.com/crlarsen/sigmul_10-1.git,2021-03-20 18:16:26+00:00,,0,crlarsen/sigmul_10-1,349802667,Verilog,sigmul_10-1,2,0,2021-03-20 18:37:43+00:00,[],None
770,https://github.com/Moein-Karami/Digital-Logic-Design-Laboratory.git,2021-03-24 21:09:44+00:00,Digital Logic Design Laboratory course projects,0,Moein-Karami/Digital-Logic-Design-Laboratory,351223751,Verilog,Digital-Logic-Design-Laboratory,88583,0,2021-12-01 02:00:46+00:00,[],None
771,https://github.com/zaferaltay/CSE-331-503-Computer-Organization.git,2021-03-19 15:22:03+00:00,,0,zaferaltay/CSE-331-503-Computer-Organization,349467750,Verilog,CSE-331-503-Computer-Organization,4926,0,2021-03-31 19:52:05+00:00,[],None
772,https://github.com/VictorDuart/processador-verilog.git,2021-03-22 15:26:57+00:00,,0,VictorDuart/processador-verilog,350393868,Verilog,processador-verilog,66,0,2021-03-22 15:29:19+00:00,[],None
773,https://github.com/cel8473/CMPE260-Spring-2019.git,2021-03-04 01:28:05+00:00,Digital System Design II at RIT during Spring 2019,0,cel8473/CMPE260-Spring-2019,344313130,Verilog,CMPE260-Spring-2019,41185,0,2021-03-04 01:54:56+00:00,[],None
774,https://github.com/unal-edigital1-lab/lab00-jcaipap.git,2021-03-10 16:21:43+00:00,lab00-jcaipap created by GitHub Classroom,0,unal-edigital1-lab/lab00-jcaipap,346418290,Verilog,lab00-jcaipap,77317,0,2021-04-11 01:38:58+00:00,[],https://api.github.com/licenses/gpl-3.0
775,https://github.com/zzhang681/arduino_fpga_mar06.git,2021-03-07 08:36:54+00:00,initial,0,zzhang681/arduino_fpga_mar06,345296427,Verilog,arduino_fpga_mar06,15,0,2021-03-19 23:21:53+00:00,[],None
776,https://github.com/YazanHussnain/Implementation-of-Reduced-RISCV-Instruction-Set.git,2021-03-07 08:19:03+00:00,A Single-Cycle Implementation of the Datapath and Controller for a Reduced RISC-V Instruction Set,0,YazanHussnain/Implementation-of-Reduced-RISCV-Instruction-Set,345293290,Verilog,Implementation-of-Reduced-RISCV-Instruction-Set,50,0,2022-02-17 14:11:12+00:00,[],
777,https://github.com/Liuian/1092_COMPUTER_ORGANIZATION.git,2021-03-06 07:56:05+00:00,,0,Liuian/1092_COMPUTER_ORGANIZATION,345037884,Verilog,1092_COMPUTER_ORGANIZATION,88624,0,2021-09-18 07:02:40+00:00,[],None
778,https://github.com/GokselOnal/Computer-Architecture.git,2021-03-05 20:32:05+00:00,This repository contains assignments of CS240-Computer Architecture course at √ñzyeƒüin University,0,GokselOnal/Computer-Architecture,344927210,Verilog,Computer-Architecture,725,0,2021-05-30 21:56:28+00:00,[],None
779,https://github.com/salvoronis/FFBD_lab2.git,2021-03-17 23:29:40+00:00,,0,salvoronis/FFBD_lab2,348880864,Verilog,FFBD_lab2,800,0,2021-03-31 21:23:29+00:00,[],None
780,https://github.com/twliCS/CAD.git,2021-03-27 14:07:34+00:00,CAD project,0,twliCS/CAD,352088720,Verilog,CAD,7992,0,2021-03-27 15:15:19+00:00,[],None
781,https://github.com/JesusMaba95/Martin_Barroso_P1.git,2021-03-27 17:41:48+00:00,RISCV Multiciclo con UART para  correr c√≥digo factorial,0,JesusMaba95/Martin_Barroso_P1,352137486,Verilog,Martin_Barroso_P1,32,0,2021-03-29 08:01:47+00:00,[],None
782,https://github.com/JFraire1/341VerilogLabs.git,2021-03-26 17:54:18+00:00,Full Vivado Project Files for 5 Labs that culminated in construction of a MIPS data path capable of a limited scope of all three different instruction types.  Includes a custom instruction memory for last lab,0,JFraire1/341VerilogLabs,351867962,Verilog,341VerilogLabs,1234,0,2022-05-20 02:58:28+00:00,[],None
783,https://github.com/ze-ayush/CompArch.git,2021-03-12 07:14:19+00:00,,0,ze-ayush/CompArch,346975708,Verilog,CompArch,15,0,2021-03-30 09:20:55+00:00,[],None
784,https://github.com/aqweszxcd/LHJcpu.git,2021-03-03 13:14:36+00:00,,0,aqweszxcd/LHJcpu,344131836,Verilog,LHJcpu,61,0,2021-03-03 13:16:11+00:00,[],https://api.github.com/licenses/apache-2.0
785,https://github.com/ResedentSleeper/S-tech.git,2021-03-07 22:13:40+00:00,"–õ–∞–±–æ—Ä–∞—Ç–æ—Ä–Ω—ã–µ –ø–æ –¥–∏—Å—Ü–∏–ø–ª–∏–Ω–µ ""–§—É–Ω–∫—Ü–∏–æ–Ω–∞–ª—å–Ω–∞—è —Å—Ö–µ–º–æ—Ç–µ—Ö–Ω–∏–∫–∞"". 2021",0,ResedentSleeper/S-tech,345465383,Verilog,S-tech,1014,0,2021-06-04 16:48:40+00:00,[],None
786,https://github.com/rondayvoo/EE2026_Project.git,2021-03-08 14:46:32+00:00,,0,rondayvoo/EE2026_Project,345689443,Verilog,EE2026_Project,18684,0,2022-01-22 11:52:16+00:00,[],None
787,https://github.com/mfkiwl/RV_Undergraduate.git,2021-02-24 07:18:41+00:00,,0,mfkiwl/RV_Undergraduate,341813271,,RV_Undergraduate,15813,0,2021-03-16 12:18:31+00:00,[],None
788,https://github.com/chris861014/HDL-8bit_adder.git,2021-03-01 04:36:47+00:00,,0,chris861014/HDL-8bit_adder,343291190,Verilog,HDL-8bit_adder,7,0,2021-03-03 16:42:23+00:00,[],None
789,https://github.com/Saeed-Akbar0020/DSD.git,2021-02-25 12:26:48+00:00,Digital System Design,0,Saeed-Akbar0020/DSD,342236881,Verilog,DSD,330,0,2021-06-26 08:47:18+00:00,[],None
790,https://github.com/shrikant-stu/simple-verilog-verilog.git,2021-02-26 07:31:03+00:00,,1,shrikant-stu/simple-verilog-verilog,342497642,Verilog,simple-verilog-verilog,37,0,2021-05-11 06:51:40+00:00,[],None
791,https://github.com/HighCheems/ReponayKphaiChuyende.git,2021-03-02 08:09:09+00:00,"Repo n√†y l√† chuy√™n ƒë·ªÅ. Nh√≥m HighCheems g·ªìm 2 th√†nh vi√™n: Nguy·ªÖn Thi·ªán An (18520433), Tr·∫ßn Gia B·∫£o (18520498)",2,HighCheems/ReponayKphaiChuyende,343693948,Verilog,ReponayKphaiChuyende,196044,0,2021-06-28 01:21:14+00:00,[],None
792,https://github.com/timothypmurphy/Computer-Architecutre.git,2021-02-28 18:15:55+00:00,,0,timothypmurphy/Computer-Architecutre,343178900,Verilog,Computer-Architecutre,24556,0,2021-02-28 18:31:29+00:00,[],None
793,https://github.com/NguyenKimQuoc/KTMT-UIT.git,2021-02-26 07:48:39+00:00,,0,NguyenKimQuoc/KTMT-UIT,342501536,Verilog,KTMT-UIT,22387,0,2021-02-26 07:52:35+00:00,[],None
794,https://github.com/Gokula-kannan/VLSI-projects.git,2021-02-23 14:46:37+00:00,,0,Gokula-kannan/VLSI-projects,341587045,Verilog,VLSI-projects,115,0,2021-03-14 06:28:56+00:00,[],None
795,https://github.com/raja-aadhithan/HDLBits.git,2021-03-16 03:43:00+00:00,https://hdlbits.01xz.net/,0,raja-aadhithan/HDLBits,348204576,Verilog,HDLBits,184,0,2023-10-24 07:35:06+00:00,[],None
796,https://github.com/HaiHardware/Exercise.git,2021-03-19 10:00:21+00:00,,0,HaiHardware/Exercise,349376489,Verilog,Exercise,82562,0,2021-05-10 01:05:04+00:00,[],None
797,https://github.com/tompainadath/Single_Cycle_Processor.git,2021-02-28 23:08:12+00:00,,0,tompainadath/Single_Cycle_Processor,343235355,Verilog,Single_Cycle_Processor,170,0,2021-02-28 23:37:44+00:00,[],None
798,https://github.com/matthiaskonrath/md4-verilog.git,2021-03-02 09:18:28+00:00, Verilog implementation of the MD4 hashing algorithm (RFC 1320). ,1,matthiaskonrath/md4-verilog,343713536,Verilog,md4-verilog,14,0,2021-03-02 09:36:10+00:00,[],https://api.github.com/licenses/mit
799,https://github.com/shixu312349410/vscode_verilog.git,2021-03-02 12:28:16+00:00,,0,shixu312349410/vscode_verilog,343766788,Verilog,vscode_verilog,13,0,2021-03-04 12:27:45+00:00,[],None
800,https://github.com/iftimeadrian31/Simulare-AM2940.git,2021-03-05 23:32:19+00:00,,0,iftimeadrian31/Simulare-AM2940,344960489,Verilog,Simulare-AM2940,1092,0,2021-10-12 20:05:12+00:00,[],None
801,https://github.com/highpreef/HDL_Microprocessor.git,2021-03-06 03:46:35+00:00,"Microprocessor architecture coded in Verilog, targetted at the Basys 3 FPGA.",0,highpreef/HDL_Microprocessor,344998604,Verilog,HDL_Microprocessor,60,0,2022-08-17 17:15:32+00:00,[],None
802,https://github.com/Kratlis/FunctionalCircuitry_lab1.git,2021-03-04 09:06:07+00:00,,0,Kratlis/FunctionalCircuitry_lab1,344412969,Verilog,FunctionalCircuitry_lab1,5,0,2021-03-04 11:24:57+00:00,[],None
803,https://github.com/Raitis3000/seven_segmen_fpga.git,2021-03-12 16:05:18+00:00,Seven segment minute and second clock,0,Raitis3000/seven_segmen_fpga,347122424,Verilog,seven_segmen_fpga,5,0,2021-03-12 16:12:27+00:00,[],None
804,https://github.com/mikexue7/mult_div.git,2021-03-08 20:32:18+00:00,,0,mikexue7/mult_div,345786751,Verilog,mult_div,1452,0,2021-03-08 20:37:36+00:00,[],None
805,https://github.com/Filippo39/Benchmarks.git,2021-03-08 17:49:06+00:00,,0,Filippo39/Benchmarks,345744778,Verilog,Benchmarks,3,0,2021-03-08 17:52:15+00:00,[],None
806,https://github.com/grant890613/Mips-CPU.git,2021-03-08 17:10:05+00:00,,0,grant890613/Mips-CPU,345733404,Verilog,Mips-CPU,220,0,2021-03-08 17:14:01+00:00,[],None
807,https://github.com/FrancoGP1/Digital-Clock-FPGA.git,2021-03-10 19:05:07+00:00,Digital Clock on FPGA using Verilog,0,FrancoGP1/Digital-Clock-FPGA,346462754,Verilog,Digital-Clock-FPGA,6,0,2021-03-10 19:06:03+00:00,[],None
808,https://github.com/alpaslanhamzaoglu/cs303-term-project.git,2021-03-09 06:33:39+00:00,,0,alpaslanhamzaoglu/cs303-term-project,345907025,Verilog,cs303-term-project,6,0,2021-03-19 09:50:43+00:00,[],None
809,https://github.com/Joyonclear/digital_clock.git,2021-03-10 11:28:42+00:00,digital clock design,1,Joyonclear/digital_clock,346332236,Verilog,digital_clock,9,0,2021-03-10 11:30:15+00:00,[],None
810,https://github.com/chuongsecvay/CE434.L21-Group-12.git,2021-03-26 14:38:27+00:00,,0,chuongsecvay/CE434.L21-Group-12,351812250,Verilog,CE434.L21-Group-12,248,0,2021-04-02 20:08:35+00:00,[],None
811,https://github.com/ajaynair123/floating-point-addsub.git,2021-03-28 12:31:16+00:00,Verilog code to perform floating point addition and subtraction in IEEE-754 single precision format,0,ajaynair123/floating-point-addsub,352323883,Verilog,floating-point-addsub,3,0,2021-03-28 12:33:24+00:00,[],None
812,https://github.com/ajaynair123/restoring-division.git,2021-03-28 12:24:32+00:00,Verilog code to implement Restoring Division algorithm with two integers,0,ajaynair123/restoring-division,352322452,Verilog,restoring-division,3,0,2021-03-28 12:45:56+00:00,[],None
813,https://github.com/jiotich/verilogSamples.git,2021-03-21 20:37:33+00:00,"Some simple verilog programs, most being solutions to Introduction to Logic Systems class' exercises.",0,jiotich/verilogSamples,350112955,Verilog,verilogSamples,3,0,2021-03-21 22:26:11+00:00,[],None
814,https://github.com/NoelCav/PipelinedMips.git,2021-03-24 22:46:47+00:00,5-Stage Pipelined CPU I made in College,0,NoelCav/PipelinedMips,351244049,Verilog,PipelinedMips,6,0,2023-04-18 01:13:52+00:00,[],None
815,https://github.com/noasulli/Verilog.git,2021-03-29 21:16:32+00:00,Verilog code done in vivado,0,noasulli/Verilog,352786900,Verilog,Verilog,2518,0,2021-03-29 21:21:03+00:00,[],None
816,https://github.com/luistrejohi/hdl.git,2021-03-23 01:57:21+00:00,,0,luistrejohi/hdl,350548508,Verilog,hdl,31,0,2021-06-14 00:39:34+00:00,[],None
817,https://github.com/mirceapioan/RISC-V-Processor.git,2021-03-09 16:40:05+00:00,University Homework,0,mirceapioan/RISC-V-Processor,346074395,Verilog,RISC-V-Processor,1083,0,2021-03-09 16:41:51+00:00,[],None
818,https://github.com/adwranovsky/pmod_ad1_example.git,2021-03-14 18:19:59+00:00,A simple FPGA project using Digilent's PMOD AD1 on the Arty A7 35T development board,0,adwranovsky/pmod_ad1_example,347717605,Verilog,pmod_ad1_example,14,0,2022-05-30 23:05:28+00:00,[],
819,https://github.com/Syormon/BreadboardComputer.git,2021-03-14 23:18:43+00:00,,0,Syormon/BreadboardComputer,347778408,Verilog,BreadboardComputer,1446,0,2021-03-30 19:51:34+00:00,[],None
820,https://github.com/LINGyue-dot/Snake_FPGA.git,2021-02-27 15:29:46+00:00,,1,LINGyue-dot/Snake_FPGA,342889792,Verilog,Snake_FPGA,1708,0,2023-05-03 13:08:00+00:00,[],None
821,https://github.com/malikturkoglu/Design-Single-Cycle-MIMPS-with-Logisim.git,2021-03-11 20:49:31+00:00,,0,malikturkoglu/Design-Single-Cycle-MIMPS-with-Logisim,346833472,Verilog,Design-Single-Cycle-MIMPS-with-Logisim,3187,0,2021-03-12 09:39:13+00:00,[],None
822,https://github.com/unal-edigital1-lab/lab00-nicolasv30.git,2021-03-10 16:16:51+00:00,lab00-nicolasv30 created by GitHub Classroom,0,unal-edigital1-lab/lab00-nicolasv30,346416755,Verilog,lab00-nicolasv30,67275,0,2021-04-09 01:17:12+00:00,[],https://api.github.com/licenses/gpl-3.0
823,https://github.com/erivera5/adler32.git,2021-03-11 05:17:22+00:00,,0,erivera5/adler32,346586579,Verilog,adler32,7,0,2021-03-11 08:22:48+00:00,[],None
824,https://github.com/kartikeyrai-me/Booth-Multiplier-with-BIST-Feature.git,2021-03-13 03:14:05+00:00,,0,kartikeyrai-me/Booth-Multiplier-with-BIST-Feature,347259784,Verilog,Booth-Multiplier-with-BIST-Feature,613,0,2021-03-13 03:19:25+00:00,[],None
825,https://github.com/OgunG/FBU-CPU-RTL.git,2021-03-23 13:05:56+00:00,,0,OgunG/FBU-CPU-RTL,350715886,Verilog,FBU-CPU-RTL,13,0,2021-03-23 13:23:51+00:00,[],None
826,https://github.com/unal-edigital1-lab/lab00-SebastianAriasGonzalez.git,2021-03-10 14:54:44+00:00,lab00-SebastianAriasGonzalez created by GitHub Classroom,0,unal-edigital1-lab/lab00-SebastianAriasGonzalez,346391227,Verilog,lab00-SebastianAriasGonzalez,67141,0,2021-03-23 22:27:15+00:00,[],https://api.github.com/licenses/gpl-3.0
827,https://github.com/anmelus/RSA-Encryption-Verilog.git,2021-03-10 22:26:18+00:00,,1,anmelus/RSA-Encryption-Verilog,346508997,Verilog,RSA-Encryption-Verilog,309,0,2021-03-10 23:02:36+00:00,[],None
828,https://github.com/luan12689/IC_Design.git,2021-03-24 04:08:20+00:00,,0,luan12689/IC_Design,350942079,Verilog,IC_Design,255,0,2021-05-24 15:45:44+00:00,[],None
829,https://github.com/ferris-lucas/embedded-devices.git,2021-03-22 02:25:42+00:00,"Projects with microcontrollers, FPGAs and other electronics.",0,ferris-lucas/embedded-devices,350180290,Verilog,embedded-devices,71,0,2021-03-22 02:45:47+00:00,[],https://api.github.com/licenses/mit
830,https://github.com/amisaraaah/ASICDesign.git,2021-03-23 16:15:48+00:00,,0,amisaraaah/ASICDesign,350778121,Verilog,ASICDesign,5,0,2021-03-23 16:16:57+00:00,[],None
831,https://github.com/Sandyyadav3003/MyFirstProject.git,2021-03-23 16:19:04+00:00,,0,Sandyyadav3003/MyFirstProject,350779078,Verilog,MyFirstProject,5,0,2021-03-23 16:44:10+00:00,[],None
832,https://github.com/liaukovv/multi_cycle.git,2021-03-28 15:23:33+00:00,Multi-cycle implementation of a simple ARMv4 cpu,0,liaukovv/multi_cycle,352364575,Verilog,multi_cycle,10,0,2021-03-28 15:28:47+00:00,[],None
833,https://github.com/ForestLiu1998/ULSoC.git,2021-03-29 02:37:04+00:00,A minicore with three-stage pipeline based on RISC-V,1,ForestLiu1998/ULSoC,352494442,Verilog,ULSoC,10,0,2021-03-29 02:51:57+00:00,[],None
834,https://github.com/AmnesiacGarden/SingleCPU.git,2021-03-29 03:06:39+00:00,,0,AmnesiacGarden/SingleCPU,352500538,Verilog,SingleCPU,357,0,2023-01-28 09:51:43+00:00,[],None
835,https://github.com/sober235/FPGA-based-MPI-system.git,2021-02-24 12:32:35+00:00,"This repository contains the verilog code of the FPGA control system used in the MPI system, including signal synthesis, SPION original signal acquisition and transmission.",0,sober235/FPGA-based-MPI-system,341894534,Verilog,FPGA-based-MPI-system,8512,0,2021-02-25 05:58:29+00:00,[],None
836,https://github.com/AfvanMoopen/tiny-CPU.git,2021-02-24 09:59:31+00:00,,0,AfvanMoopen/tiny-CPU,341854952,Verilog,tiny-CPU,18,0,2021-02-24 10:30:10+00:00,[],None
837,https://github.com/Arenngor/ECE-2700-ClockDivider.git,2021-03-02 05:26:46+00:00,,0,Arenngor/ECE-2700-ClockDivider,343656097,Verilog,ECE-2700-ClockDivider,4,0,2021-03-02 05:42:26+00:00,[],None
838,https://github.com/RuslanSinyavsky/Coen413.git,2021-03-02 17:18:24+00:00,Verilog TB,2,RuslanSinyavsky/Coen413,343854037,Verilog,Coen413,743,0,2021-04-20 22:35:48+00:00,[],None
839,https://github.com/hzonuz/verilog-codes.git,2021-02-23 16:49:21+00:00,,0,hzonuz/verilog-codes,341623237,Verilog,verilog-codes,175,0,2021-02-23 16:52:17+00:00,[],None
840,https://github.com/harshreddyP/Electronic_city-Smart-TLC.git,2021-03-01 15:52:33+00:00,verilog implementation of a smart TLC,0,harshreddyP/Electronic_city-Smart-TLC,343471643,Verilog,Electronic_city-Smart-TLC,118,0,2023-08-27 12:39:46+00:00,[],None
841,https://github.com/carelmen/vt_pattern_debug.git,2021-03-03 10:38:40+00:00,TestInsight Tutorial - Debugging patterns with protocols,1,carelmen/vt_pattern_debug,344090321,Verilog,vt_pattern_debug,186,0,2021-03-09 09:58:59+00:00,[],https://api.github.com/licenses/bsd-2-clause
842,https://github.com/ahmadsalimi/DigitalSystemsDesignLab.git,2021-03-07 16:44:14+00:00,Sharif University of Technology DSD Lab,0,ahmadsalimi/DigitalSystemsDesignLab,345399375,Verilog,DigitalSystemsDesignLab,6406,0,2021-12-31 23:11:46+00:00,[],None
843,https://github.com/dilaramustecep/A-Simple-Automated-Teller-Machine-ATM-on-BASYS2.git,2021-03-04 11:35:44+00:00,,0,dilaramustecep/A-Simple-Automated-Teller-Machine-ATM-on-BASYS2,344452800,Verilog,A-Simple-Automated-Teller-Machine-ATM-on-BASYS2,2121,0,2021-03-04 11:49:04+00:00,[],None
844,https://github.com/tunakang/verilog_test.git,2021-02-25 00:50:40+00:00,,0,tunakang/verilog_test,342078791,Verilog,verilog_test,589,0,2021-02-26 05:59:16+00:00,[],None
845,https://github.com/sergiutoader/RISC-V.git,2021-02-26 05:58:06+00:00,,0,sergiutoader/RISC-V,342478407,Verilog,RISC-V,12,0,2021-02-26 06:47:45+00:00,[],None
846,https://github.com/mccubbrj/JMUCSPowerResearch.git,2021-02-25 16:12:08+00:00,A central repository for our research materials,0,mccubbrj/JMUCSPowerResearch,342302743,Verilog,JMUCSPowerResearch,163,0,2021-07-30 15:28:35+00:00,[],None
847,https://github.com/AkarshNKolekar/Systolic_Array.git,2021-02-22 20:41:33+00:00,,1,AkarshNKolekar/Systolic_Array,341331486,Verilog,Systolic_Array,27,0,2021-02-22 21:03:41+00:00,[],https://api.github.com/licenses/gpl-3.0
848,https://github.com/AayushSo/hdlbits.01xz.net.git,2021-02-27 17:10:50+00:00,Solutions for problems listed on the website of the same name.,0,AayushSo/hdlbits.01xz.net,342912305,Verilog,hdlbits.01xz.net,57,0,2021-03-01 16:46:07+00:00,[],https://api.github.com/licenses/gpl-3.0
849,https://github.com/void-spark/updosoc.git,2021-03-26 21:22:18+00:00,Upduino 2.0 SoC based on PicoRV32/PicoSoC,1,void-spark/updosoc,351915063,Verilog,updosoc,51,0,2021-04-02 22:53:40+00:00,[],None
850,https://github.com/ajaynair123/booth-multiplication.git,2021-03-27 05:58:05+00:00,Verilog code to perform Booth multiplication of two signed integers,0,ajaynair123/booth-multiplication,351994819,Verilog,booth-multiplication,3,0,2021-03-27 06:04:46+00:00,[],None
851,https://github.com/pin-chen/Digital-Circuit-Design.git,2021-03-27 09:55:51+00:00,,0,pin-chen/Digital-Circuit-Design,352037231,Verilog,Digital-Circuit-Design,7715,0,2022-01-17 23:54:10+00:00,[],None
852,https://github.com/dineshkumar51/MIPS_Proccessor.git,2021-03-26 16:48:49+00:00,,0,dineshkumar51/MIPS_Proccessor,351850713,Verilog,MIPS_Proccessor,16,0,2021-03-26 16:55:02+00:00,[],None
853,https://github.com/diana-cristea/Decryption-in-Verilog.git,2021-03-13 08:17:58+00:00,,0,diana-cristea/Decryption-in-Verilog,347313058,Verilog,Decryption-in-Verilog,6466,0,2021-03-13 08:21:49+00:00,[],None
854,https://github.com/RutwikPandit/AES_SBox_GF-2-4-2_composite_field.git,2021-03-14 06:26:56+00:00,"This is an AES S-Box implementation in verilog , the inverse has been calculated in GF(2^4) field. The irreducible polynomial used is x^4+x+1 , and tau =1 and mu=9 ",1,RutwikPandit/AES_SBox_GF-2-4-2_composite_field,347561443,Verilog,AES_SBox_GF-2-4-2_composite_field,19,0,2021-03-14 06:27:44+00:00,[],https://api.github.com/licenses/gpl-3.0
855,https://github.com/omariosman/SPM.git,2021-03-13 23:22:01+00:00,,0,omariosman/SPM,347500905,Verilog,SPM,94,0,2021-03-17 20:59:16+00:00,[],None
856,https://github.com/kartikeyrai-me/FIFO-Memory.git,2021-03-14 08:42:10+00:00,,0,kartikeyrai-me/FIFO-Memory,347585118,Verilog,FIFO-Memory,4,0,2021-03-14 08:43:05+00:00,[],None
857,https://github.com/bibou42/jt_gng.git,2021-03-20 01:16:48+00:00,,0,bibou42/jt_gng,349596314,Verilog,jt_gng,164866,0,2021-03-20 01:19:23+00:00,[],https://api.github.com/licenses/gpl-3.0
858,https://github.com/yifan-maker/RISCV-CPU.git,2021-03-16 08:58:40+00:00,,0,yifan-maker/RISCV-CPU,348277292,Verilog,RISCV-CPU,11,0,2021-03-18 11:52:24+00:00,[],None
859,https://github.com/adarsh2000ec/multicombinationalcircuit.git,2021-03-17 11:40:28+00:00,,1,adarsh2000ec/multicombinationalcircuit,348687559,Verilog,multicombinationalcircuit,6,0,2021-03-17 11:53:16+00:00,[],None
860,https://github.com/WeiCheng14159/sample_verilog.git,2021-03-09 06:41:20+00:00,,0,WeiCheng14159/sample_verilog,345908677,Verilog,sample_verilog,44,0,2021-10-08 02:41:33+00:00,[],None
861,https://github.com/IshanArya/cs3220.git,2021-03-23 20:27:01+00:00,CS3220 stuff,0,IshanArya/cs3220,350847991,Verilog,cs3220,11248,0,2023-12-26 19:50:42+00:00,[],None
862,https://github.com/simon-staal/World_of_DE10s.git,2021-03-05 17:40:46+00:00,"This repository contains the notes and project files for World of DE-10s, a 1v1 tank game developed as part of the 2nd year Information Processing module completed in Spring 2021.",0,simon-staal/World_of_DE10s,344887902,Verilog,World_of_DE10s,66262,0,2024-03-29 00:10:39+00:00,[],None
