INFO-FLOW: Workspace D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1 opened at Fri Oct 17 19:41:31 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 0.283 sec.
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.351 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.413 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 96.453 MB.
Execute       set_directive_top srcnn -name=srcnn 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/conv1.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/conv1.cpp -foptimization-record-file=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (src/conv1.cpp:74:52)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source D:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.bc {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/conv2.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/conv2.cpp -foptimization-record-file=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.cpp.clang.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.bc {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/conv3.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/conv3.cpp -foptimization-record-file=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.cpp.clang.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.bc {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/srcnn.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/srcnn.cpp -foptimization-record-file=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.bc {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.803 seconds; current allocated memory: 98.082 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.g.bc" "D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.g.bc" "D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.g.bc" "D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.g.bc"  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.g.bc D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.g.bc D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.g.bc D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.g.bc -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.918 sec.
Execute       run_link_or_opt -opt -out D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=srcnn -reflow-float-conversion 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=srcnn -reflow-float-conversion -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.422 sec.
Execute       run_link_or_opt -out D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=srcnn 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=srcnn -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=srcnn -mllvm -hls-db-dir -mllvm D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-188] Unrolling loop 'debug2' (src/conv1.cpp:85:8) in function 'conv1' partially with a factor of 2 (src/conv1.cpp:14:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_90_8' (src/conv1.cpp:90:27) in function 'conv1': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=9). (src/conv1.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_8' (src/conv1.cpp:90:27) in function 'conv1' completely with a factor of 9 (src/conv1.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile': Cyclic partitioning with factor 3 on dimension 2. Cyclic partitioning with factor 9 on dimension 3. (src/conv1.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile': Complete partitioning on dimension 1. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/conv1.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E8out_tile': Complete partitioning on dimension 1. (src/conv1.cpp:19:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.312 seconds; current allocated memory: 98.852 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 98.852 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top srcnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.0.bc -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 5.526 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 5.529 seconds; current allocated memory: 132.945 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.1.bc -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 4.44 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.455 seconds; current allocated memory: 132.945 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.g.1.bc to D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.o.1.bc -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_62_5' (src/conv1.cpp:62) in function 'conv1' automatically.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_62_5' (src/conv1.cpp:62) in function 'conv1' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_8_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_8_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_8_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_8_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_8_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_8_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_8_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_8_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_8_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_7_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_7_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_7_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_7_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_7_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_7_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_7_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_7_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_7_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_6_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_6_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_6_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_6_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_6_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_6_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_6_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_6_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_6_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_5_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_5_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_5_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_5_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_5_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_5_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_5_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_5_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_5_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_4_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_4_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_4_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_4_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_4_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_4_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_4_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_4_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_4_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_3_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_3_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_3_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_3_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_3_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_3_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_3_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_3_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_3_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_2_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_2_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_2_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_2_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_2_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_2_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_2_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_2_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_2_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_1_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_1_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_1_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_1_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_1_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_1_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_1_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_1_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_1_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_0_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_0_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_0_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_0_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_0_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_0_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_0_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_0_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_0_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_8_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_8_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_8_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_8_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_8_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_8_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_8_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_8_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_8_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_7_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_7_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_7_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_7_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_7_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_7_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_7_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_7_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_7_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_6_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_6_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_6_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_6_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_6_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_6_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_6_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_6_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_6_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_5_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_5_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_5_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_5_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_5_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_5_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_5_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_5_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_5_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_4_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_4_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_4_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_4_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_4_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_4_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_4_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_4_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_4_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_3_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_3_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_3_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_3_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_3_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_3_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_3_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_3_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_3_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_2_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_2_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_2_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_2_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_2_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_2_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_2_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_2_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_2_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_1_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_1_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_1_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_1_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_1_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_1_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_1_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_1_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_1_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_0_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_0_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_0_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_0_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_0_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_0_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_0_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_0_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_0_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_8_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_8_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_8_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_8_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_8_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_8_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_8_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_8_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_8_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_7_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_7_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_7_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_7_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_7_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_7_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_7_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_7_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_7_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_6_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_6_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_6_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_6_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_6_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_6_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_6_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_6_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_6_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_5_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_5_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_5_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_5_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_5_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_5_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_5_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_5_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_5_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_4_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_4_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_4_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_4_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_4_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_4_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_4_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_4_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_4_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_3_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_3_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_3_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_3_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_3_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_3_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_3_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_3_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_3_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_2_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_2_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_2_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_2_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_2_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_2_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_2_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_2_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_2_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_1_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_1_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_1_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_1_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_1_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_1_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_1_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_1_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_1_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_0_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_0_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_0_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_0_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_0_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_0_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_0_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_0_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_0_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_8_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_8_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_8_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_8_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_8_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_8_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_8_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_8_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_8_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_7_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_7_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_7_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_7_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_7_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_7_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_7_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_7_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_7_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_6_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_6_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_6_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_6_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_6_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_6_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_6_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_6_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_6_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_5_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_5_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_5_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_5_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_5_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_5_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_5_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_5_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_5_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_4_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_4_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_4_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_4_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_4_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_4_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_4_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_4_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_4_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_3_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_3_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_3_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_3_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_3_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_3_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_3_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_3_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_3_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_2_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_2_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_2_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_2_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_2_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_2_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_2_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_2_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_2_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_1_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_1_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_1_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_1_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_1_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_1_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_1_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_1_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_1_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_0_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_0_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_0_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_0_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_0_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_0_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_0_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_0_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_0_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_8_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_8_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_8_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_8_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_8_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_8_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_8_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_8_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_8_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_7_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_7_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_7_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_7_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_7_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_7_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_7_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_7_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_7_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_6_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_6_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_6_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_6_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_6_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_6_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_6_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_6_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_6_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_5_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_5_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_5_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_5_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_5_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_5_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_5_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_5_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_5_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_4_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_4_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_4_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_4_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_4_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_4_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_4_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_4_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_4_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_3_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_3_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_3_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_3_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_3_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_3_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_3_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_3_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_3_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_2_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_2_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_2_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_2_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_2_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_2_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_2_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_2_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_2_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_1_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_1_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_1_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_1_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_1_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_1_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_1_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_1_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_1_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_0_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_0_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_0_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_0_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_0_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_0_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_0_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_0_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_0_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_8_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_8_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_8_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_8_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_8_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_8_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_8_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_8_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_8_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_7_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_7_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_7_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_7_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_7_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_7_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_7_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_7_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_7_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_6_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_6_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_6_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_6_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_6_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_6_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_6_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_6_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_6_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_5_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_5_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_5_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_5_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_5_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_5_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_5_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_5_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_5_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_4_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_4_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_4_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_4_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_4_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_4_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_4_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_4_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_4_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_3_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_3_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_3_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_3_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_3_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_3_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_3_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_3_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_3_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_2_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_2_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_2_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_2_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_2_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_2_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_2_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_2_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_2_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_1_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_1_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_1_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_1_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_1_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_1_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_1_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_1_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_1_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_0_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_0_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_0_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_0_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_0_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_0_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_0_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_0_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_0_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_8_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_8_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_8_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_8_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_8_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_8_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_8_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_8_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_8_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_7_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_7_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_7_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_7_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_7_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_7_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_7_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_7_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_7_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_6_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_6_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_6_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_6_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_6_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_6_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_6_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_6_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_6_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_5_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_5_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_5_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_5_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_5_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_5_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_5_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_5_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_5_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_4_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_4_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_4_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_4_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_4_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_4_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_4_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_4_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_4_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_3_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_3_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_3_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_3_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_3_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_3_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_3_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_3_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_3_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_2_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_2_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_2_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_2_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_2_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_2_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_2_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_2_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_2_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_1_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_1_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_1_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_1_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_1_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_1_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_1_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_1_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_1_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_0_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_0_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_0_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_0_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_0_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_0_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_0_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_0_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_0_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_8_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_8_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_8_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_8_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_8_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_8_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_8_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_8_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_8_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_7_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_7_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_7_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_7_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_7_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_7_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_7_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_7_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_7_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_6_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_6_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_6_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_6_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_6_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_6_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_6_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_6_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_6_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_5_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_5_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_5_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_5_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_5_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_5_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_5_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_5_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_5_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_4_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_4_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_4_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_4_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_4_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_4_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_4_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_4_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_4_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_3_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_3_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_3_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_3_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_3_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_3_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_3_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_3_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_3_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_2_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_2_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_2_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_2_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_2_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_2_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_2_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_2_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_2_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_1_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_1_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_1_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_1_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_1_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_1_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_1_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_1_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_1_0' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_0_8' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_0_7' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_0_6' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_0_5' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_0_4' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_0_3' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_0_2' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_0_1' automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_0_0' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 4 for loop 'debug2' in function 'conv1'.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_8' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_7' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_6' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_5' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_8' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_7' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_6' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_5' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_8' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_7' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_6' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_5' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_4' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_0' in dimension 1 automatically.
Command         transform done; 9.345 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.862 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.211 seconds; current allocated memory: 167.824 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.o.2.bc -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 3.853 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.853 seconds; current allocated memory: 227.711 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 24.057 sec.
Command     elaborate done; 33.202 sec.
Execute     ap_eval exec zip -j D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
Execute       ap_set_top_model srcnn 
Execute       get_model_list srcnn -filter all-wo-channel -topdown 
Execute       preproc_iomode -model srcnn 
Execute       preproc_iomode -model conv3 
Execute       preproc_iomode -model conv2 
Execute       preproc_iomode -model conv1 
Execute       get_model_list srcnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv1 conv2 conv3 srcnn
INFO-FLOW: Configuring Module : conv1 ...
Execute       set_default_model conv1 
Execute       apply_spec_resource_limit conv1 
INFO-FLOW: Configuring Module : conv2 ...
Execute       set_default_model conv2 
Execute       apply_spec_resource_limit conv2 
INFO-FLOW: Configuring Module : conv3 ...
Execute       set_default_model conv3 
Execute       apply_spec_resource_limit conv3 
INFO-FLOW: Configuring Module : srcnn ...
Execute       set_default_model srcnn 
Execute       apply_spec_resource_limit srcnn 
INFO-FLOW: Model list for preprocess: conv1 conv2 conv3 srcnn
INFO-FLOW: Preprocessing Module: conv1 ...
Execute       set_default_model conv1 
Execute       cdfg_preprocess -model conv1 
Command       cdfg_preprocess done; 0.115 sec.
Execute       rtl_gen_preprocess conv1 
INFO-FLOW: Preprocessing Module: conv2 ...
Execute       set_default_model conv2 
Execute       cdfg_preprocess -model conv2 
Execute       rtl_gen_preprocess conv2 
INFO-FLOW: Preprocessing Module: conv3 ...
Execute       set_default_model conv3 
Execute       cdfg_preprocess -model conv3 
Execute       rtl_gen_preprocess conv3 
INFO-FLOW: Preprocessing Module: srcnn ...
Execute       set_default_model srcnn 
Execute       cdfg_preprocess -model srcnn 
Execute       rtl_gen_preprocess srcnn 
INFO-FLOW: Model list for synthesis: conv1 conv2 conv3 srcnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1 
Execute       schedule -model conv1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.457 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.634 seconds; current allocated memory: 273.227 MB.
Execute       syn_report -verbosereport -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.913 sec.
Execute       db_write -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.sched.adb -f 
Command       db_write done; 0.429 sec.
INFO-FLOW: Finish scheduling conv1.
Execute       set_default_model conv1 
Execute       bind -model conv1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.996 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.339 seconds; current allocated memory: 273.227 MB.
Execute       syn_report -verbosereport -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.426 sec.
Execute       db_write -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.bind.adb -f 
Command       db_write done; 0.506 sec.
INFO-FLOW: Finish binding conv1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2 
Execute       schedule -model conv2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.383 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.327 seconds; current allocated memory: 273.227 MB.
Execute       syn_report -verbosereport -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.sched.adb -f 
INFO-FLOW: Finish scheduling conv2.
Execute       set_default_model conv2 
Execute       bind -model conv2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 273.227 MB.
Execute       syn_report -verbosereport -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.bind.adb -f 
INFO-FLOW: Finish binding conv2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3 
Execute       schedule -model conv3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.427 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 273.227 MB.
Execute       syn_report -verbosereport -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.sched.adb -f 
INFO-FLOW: Finish scheduling conv3.
Execute       set_default_model conv3 
Execute       bind -model conv3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 273.227 MB.
Execute       syn_report -verbosereport -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.bind.adb -f 
INFO-FLOW: Finish binding conv3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model srcnn 
Execute       schedule -model srcnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.132 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 273.227 MB.
Execute       syn_report -verbosereport -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.sched.adb -f 
INFO-FLOW: Finish scheduling srcnn.
Execute       set_default_model srcnn 
Execute       bind -model srcnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 273.227 MB.
Execute       syn_report -verbosereport -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.bind.adb -f 
INFO-FLOW: Finish binding srcnn.
Execute       get_model_list srcnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess conv1 
Execute       rtl_gen_preprocess conv2 
Execute       rtl_gen_preprocess conv3 
Execute       rtl_gen_preprocess srcnn 
INFO-FLOW: Model list for RTL generation: conv1 conv2 conv3 srcnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_1_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_2_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_3_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_4_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_5_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_6_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_7_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_8_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_1_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_2_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_3_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_4_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_5_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_6_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_7_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_8_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_1_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_2_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_3_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_4_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_5_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_6_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_7_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_8_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_1_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_2_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_3_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_4_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_5_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_6_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_7_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_8_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_0_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_1_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_2_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_3_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_4_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_5_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_6_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_7_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_8_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_0_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_1_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_2_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_3_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_4_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_5_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_6_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_7_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_8_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_0_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_1_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_2_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_3_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_4_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_5_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_6_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_7_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_8_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_0_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_1_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_2_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_3_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_4_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_5_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_6_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_7_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_8_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_0_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_1_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_2_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_3_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_4_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_5_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_6_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_7_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_8_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_0_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_1_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_2_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_3_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_4_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_5_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_6_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_7_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_8_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_0_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_1_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_2_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_3_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_4_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_5_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_6_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_7_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_8_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_0_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_1_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_2_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_3_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_4_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_5_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_6_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_7_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_8_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_0_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_1_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_2_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_3_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_4_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_5_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_6_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_7_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_8_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_0_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_1_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_2_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_3_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_4_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_5_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_6_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_7_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_8_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_0_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_1_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_2_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_3_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_4_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_5_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_6_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_7_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_8_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_0_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_1_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_2_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_3_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_4_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_5_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_6_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_7_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_8_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_0_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_1_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_2_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_3_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_4_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_5_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_6_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_7_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_8_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_0_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_1_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_2_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_3_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_4_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_5_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_6_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_7_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_8_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_0_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_1_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_2_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_3_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_4_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_5_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_6_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_7_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_8_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_0_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_1_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_2_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_3_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_4_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_5_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_6_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_7_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_8_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_0_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_1_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_2_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_3_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_4_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_5_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_6_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_7_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_8_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_0_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_1_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_2_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_3_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_4_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_5_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_6_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_7_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_8_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_0_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_1_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_2_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_3_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_4_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_5_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_6_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_7_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_8_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_0_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_1_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_2_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_3_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_4_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_5_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_6_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_7_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_8_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_0_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_1_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_2_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_3_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_4_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_5_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_6_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_7_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_8_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_0_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_1_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_2_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_3_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_4_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_5_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_6_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_7_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_8_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_0_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_1_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_2_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_3_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_4_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_5_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_6_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_7_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_8_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_0_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_1_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_2_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_3_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_4_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_5_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_6_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_7_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_8_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_0_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_1_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_2_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_3_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_4_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_5_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_6_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_7_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_8_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_0_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_1_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_2_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_3_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_4_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_5_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_6_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_7_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_8_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_0_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_1_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_2_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_3_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_4_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_5_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_6_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_7_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_8_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_0_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_1_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_2_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_3_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_4_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_5_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_6_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_7_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_8_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_1_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_2_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_3_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_4_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_5_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_6_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_7_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_0_8_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_1_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_2_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_3_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_4_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_5_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_6_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_7_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_2_8_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_1_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_2_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_3_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_4_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_5_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_6_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_7_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_4_8_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_1_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_2_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_3_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_4_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_5_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_6_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_7_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_6_8_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_1_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_2_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_3_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_4_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_5_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_6_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_7_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_8_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_1_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_2_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_3_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_4_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_5_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_6_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_7_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_8_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_1_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_2_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_3_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_4_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_5_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_6_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_7_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_8_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_1_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_2_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_3_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_4_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_5_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_6_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_7_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_8_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_0_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_1_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_2_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_3_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_4_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_5_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_6_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_7_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_8_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_0_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_1_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_2_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_3_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_4_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_5_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_6_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_7_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_8_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_0_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_1_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_2_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_3_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_4_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_5_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_6_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_7_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_8_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_0_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_1_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_2_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_3_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_4_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_5_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_6_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_7_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_8_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_0_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_1_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_2_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_3_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_4_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_5_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_6_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_7_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_8_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_0_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_1_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_2_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_3_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_4_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_5_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_6_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_7_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_8_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_0_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_1_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_2_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_3_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_4_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_5_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_6_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_7_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_8_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_0_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_1_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_2_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_3_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_4_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_5_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_6_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_7_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_8_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_0_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_1_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_2_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_3_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_4_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_5_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_6_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_7_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_8_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_0_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_1_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_2_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_3_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_4_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_5_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_6_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_7_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_8_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_0_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_1_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_2_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_3_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_4_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_5_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_6_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_7_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_8_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_0_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_1_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_2_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_3_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_4_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_5_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_6_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_7_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_8_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_0_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_1_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_2_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_3_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_4_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_5_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_6_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_7_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_8_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_0_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_1_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_2_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_3_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_4_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_5_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_6_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_7_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_8_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_0_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_1_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_2_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_3_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_4_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_5_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_6_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_7_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_8_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_0_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_1_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_2_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_3_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_4_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_5_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_6_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_7_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_8_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_0_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_1_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_2_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_3_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_4_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_5_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_6_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_7_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_8_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_0_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_1_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_2_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_3_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_4_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_5_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_6_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_7_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_8_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_0_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_1_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_2_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_3_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_4_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_5_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_6_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_7_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_8_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_0_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_1_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_2_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_3_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_4_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_5_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_6_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_7_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_8_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_0_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_1_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_2_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_3_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_4_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_5_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_6_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_7_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_8_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_0_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_1_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_2_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_3_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_4_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_5_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_6_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_7_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_8_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_0_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_1_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_2_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_3_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_4_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_5_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_6_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_7_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_8_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_0_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_1_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_2_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_3_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_4_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_5_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_6_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_7_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_8_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_0_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_1_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_2_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_3_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_4_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_5_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_6_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_7_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_8_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_0_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_1_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_2_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_3_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_4_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_5_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_6_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_7_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_8_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_0_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_1_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_2_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_3_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_4_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_5_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_6_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_7_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_8_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_0_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_1_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_2_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_3_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_4_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_5_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_6_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_7_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_8_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_1_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_2_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_3_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_4_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_5_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_6_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_7_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_1_8_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_1_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_2_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_3_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_4_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_5_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_6_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_7_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_3_8_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_1_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_2_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_3_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_4_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_5_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_6_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_7_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_5_8_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_1_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_2_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_3_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_4_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_5_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_6_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_7_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E6w_tile_7_8_8_0' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv1' is 41478 from HDL expression: ((1'b1 == ap_CS_fsm_state14) & (icmp_ln61_fu_7348_p2 == 1'd1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_7_3_32_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_9_4_32_1_1': 120 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_3ns_2_10_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_0_0_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 4.65 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.78 seconds; current allocated memory: 301.613 MB.
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1 -style xilinx -f -lang vhdl -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/syn/vhdl/srcnn_conv1 
Execute       gen_rtl conv1 -style xilinx -f -lang vlog -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/syn/verilog/srcnn_conv1 
Execute       syn_report -csynth -model conv1 -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/syn/report/conv1_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.194 sec.
Execute       syn_report -rtlxml -model conv1 -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/syn/report/conv1_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1 -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.573 sec.
Execute       db_write -model conv1 -f -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.adb 
Command       db_write done; 0.654 sec.
Execute       db_write -model conv1 -bindview -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1 -p D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.718 seconds; current allocated memory: 367.781 MB.
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2 -style xilinx -f -lang vhdl -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/syn/vhdl/srcnn_conv2 
Execute       gen_rtl conv2 -style xilinx -f -lang vlog -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/syn/verilog/srcnn_conv2 
Execute       syn_report -csynth -model conv2 -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/syn/report/conv2_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2 -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/syn/report/conv2_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2 -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model conv2 -f -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.adb 
Execute       db_write -model conv2 -bindview -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2 -p D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 367.781 MB.
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3 -style xilinx -f -lang vhdl -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/syn/vhdl/srcnn_conv3 
Execute       gen_rtl conv3 -style xilinx -f -lang vlog -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/syn/verilog/srcnn_conv3 
Execute       syn_report -csynth -model conv3 -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/syn/report/conv3_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3 -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/syn/report/conv3_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3 -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model conv3 -f -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.adb 
Execute       db_write -model conv3 -bindview -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3 -p D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model srcnn -top_prefix  -sub_prefix srcnn_ -mg_file D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/input_ftmap' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_biases' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/output_ftmap' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'srcnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_feat1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_feat2_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 1.004 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.174 seconds; current allocated memory: 382.785 MB.
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl srcnn -istop -style xilinx -f -lang vhdl -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/syn/vhdl/srcnn 
Execute       gen_rtl srcnn -istop -style xilinx -f -lang vlog -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/syn/verilog/srcnn 
Execute       syn_report -csynth -model srcnn -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/syn/report/srcnn_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model srcnn -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/syn/report/srcnn_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model srcnn -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.195 sec.
Execute       db_write -model srcnn -f -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.adb 
Execute       db_write -model srcnn -bindview -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info srcnn -p D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn 
Execute       export_constraint_db -f -tool general -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute       syn_report -designview -model srcnn -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.design.xml 
Command       syn_report done; 0.198 sec.
Execute       syn_report -csynthDesign -model srcnn -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/syn/report/csynth.rpt -MHOut D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -wcfg -model srcnn -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model srcnn -o D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.protoinst 
Execute       sc_get_clocks srcnn 
Execute       sc_get_portdomain srcnn 
INFO-FLOW: Model list for RTL component generation: conv1 conv2 conv3 srcnn
INFO-FLOW: Handling components in module [conv1] ... 
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.compgen.tcl 
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_mux_9_4_32_1_1.
INFO-FLOW: Append model srcnn_mux_9_4_32_1_1
INFO-FLOW: Found component srcnn_mul_6ns_8ns_13_1_1.
INFO-FLOW: Append model srcnn_mul_6ns_8ns_13_1_1
INFO-FLOW: Found component srcnn_mux_7_3_32_1_1.
INFO-FLOW: Append model srcnn_mux_7_3_32_1_1
INFO-FLOW: Found component srcnn_urem_6ns_3ns_2_10_seq_1.
INFO-FLOW: Append model srcnn_urem_6ns_3ns_2_10_seq_1
INFO-FLOW: Found component srcnn_mux_3_2_32_1_1.
INFO-FLOW: Append model srcnn_mux_3_2_32_1_1
INFO-FLOW: Found component srcnn_mux_8_3_32_1_1.
INFO-FLOW: Append model srcnn_mux_8_3_32_1_1
INFO-FLOW: Found component srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W
INFO-FLOW: Found component srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_0_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_0_0_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [conv2] ... 
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.compgen.tcl 
INFO-FLOW: Handling components in module [conv3] ... 
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.compgen.tcl 
INFO-FLOW: Handling components in module [srcnn] ... 
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
INFO-FLOW: Found component srcnn_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_feat1_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_feat1_RAM_AUTO_1R1W
INFO-FLOW: Found component srcnn_feat2_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_feat2_RAM_AUTO_1R1W
INFO-FLOW: Append model conv1
INFO-FLOW: Append model conv2
INFO-FLOW: Append model conv3
INFO-FLOW: Append model srcnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_mux_9_4_32_1_1 srcnn_mul_6ns_8ns_13_1_1 srcnn_mux_7_3_32_1_1 srcnn_urem_6ns_3ns_2_10_seq_1 srcnn_mux_3_2_32_1_1 srcnn_mux_8_3_32_1_1 srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_0_0_RAM_AUTO_1R1W srcnn_fcmp_32ns_32ns_1_2_no_dsp_1 srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_feat1_RAM_AUTO_1R1W srcnn_feat2_RAM_AUTO_1R1W conv1 conv2 conv3 srcnn
INFO-FLOW: Generating D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_mux_9_4_32_1_1
INFO-FLOW: To file: write model srcnn_mul_6ns_8ns_13_1_1
INFO-FLOW: To file: write model srcnn_mux_7_3_32_1_1
INFO-FLOW: To file: write model srcnn_urem_6ns_3ns_2_10_seq_1
INFO-FLOW: To file: write model srcnn_mux_3_2_32_1_1
INFO-FLOW: To file: write model srcnn_mux_8_3_32_1_1
INFO-FLOW: To file: write model srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_0_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_feat1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_feat2_RAM_AUTO_1R1W
INFO-FLOW: To file: write model conv1
INFO-FLOW: To file: write model conv2
INFO-FLOW: To file: write model conv3
INFO-FLOW: To file: write model srcnn
INFO-FLOW: Generating D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/vhdl' dstVlogDir='D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/vlog' tclDir='D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db' modelList='srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_mux_9_4_32_1_1
srcnn_mul_6ns_8ns_13_1_1
srcnn_mux_7_3_32_1_1
srcnn_urem_6ns_3ns_2_10_seq_1
srcnn_mux_3_2_32_1_1
srcnn_mux_8_3_32_1_1
srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W
srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_0_0_RAM_AUTO_1R1W
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_feat1_RAM_AUTO_1R1W
srcnn_feat2_RAM_AUTO_1R1W
conv1
conv2
conv3
srcnn
' expOnly='0'
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.compgen.tcl 
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.compgen.tcl 
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 382.785 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='srcnn_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_mux_9_4_32_1_1
srcnn_mul_6ns_8ns_13_1_1
srcnn_mux_7_3_32_1_1
srcnn_urem_6ns_3ns_2_10_seq_1
srcnn_mux_3_2_32_1_1
srcnn_mux_8_3_32_1_1
srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_RAM_AUTO_1R1W
srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_0_0_RAM_AUTO_1R1W
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_feat1_RAM_AUTO_1R1W
srcnn_feat2_RAM_AUTO_1R1W
conv1
conv2
conv3
srcnn
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv1.tbgen.tcl 
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv2.tbgen.tcl 
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/conv3.tbgen.tcl 
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute       sc_get_clocks srcnn 
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/impl/misc/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/impl/misc/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source D:/unimelb_files/96/SRCNN-main/srcnn_hls/solution1/impl/misc/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST srcnn MODULE2INSTS {srcnn srcnn conv1 grp_conv1_fu_1558 conv2 grp_conv2_fu_2936 conv3 grp_conv3_fu_2948} INST2MODULE {srcnn srcnn grp_conv1_fu_1558 conv1 grp_conv2_fu_2936 conv2 grp_conv3_fu_2948 conv3} INSTDATA {srcnn {DEPTH 1 CHILDREN {grp_conv1_fu_1558 grp_conv2_fu_2936 grp_conv3_fu_2948}} grp_conv1_fu_1558 {DEPTH 2 CHILDREN {}} grp_conv2_fu_2936 {DEPTH 2 CHILDREN {}} grp_conv3_fu_2948 {DEPTH 2 CHILDREN {}}} MODULEDATA {conv1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_6718_p2 SOURCE src/conv1.cpp:28 VARIABLE add_ln28 LOOP outputHeightTile BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_6778_p2 SOURCE src/conv1.cpp:30 VARIABLE add_ln30 LOOP outputHeightTile BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_6812_p2 SOURCE src/conv1.cpp:31 VARIABLE add_ln31 LOOP outputWidthTile BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_6886_p2 SOURCE src/conv1.cpp:34 VARIABLE add_ln34 LOOP initializeWithBias BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_6947_p2 SOURCE src/conv1.cpp:35 VARIABLE add_ln35 LOOP VITIS_LOOP_35_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_6957_p2 SOURCE src/conv1.cpp:37 VARIABLE add_ln37 LOOP VITIS_LOOP_36_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_6979_p2 SOURCE src/conv1.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_36_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_6914_p2 SOURCE src/conv1.cpp:50 VARIABLE add_ln50_1 LOOP outputWidthTile BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_2_fu_6985_p2 SOURCE src/conv1.cpp:50 VARIABLE add_ln50_2 LOOP VITIS_LOOP_50_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_7017_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54 LOOP VITIS_LOOP_50_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_7032_p2 SOURCE src/conv1.cpp:50 VARIABLE add_ln50 LOOP VITIS_LOOP_50_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_fu_7038_p2 SOURCE src/conv1.cpp:50 VARIABLE tmp1 LOOP VITIS_LOOP_50_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_7048_p2 SOURCE src/conv1.cpp:50 VARIABLE empty LOOP VITIS_LOOP_50_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_46_fu_7071_p2 SOURCE src/conv1.cpp:50 VARIABLE empty_46 LOOP VITIS_LOOP_50_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln54_fu_7110_p2 SOURCE src/conv1.cpp:54 VARIABLE sub_ln54 LOOP VITIS_LOOP_50_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_1_fu_7120_p2 SOURCE src/conv1.cpp:51 VARIABLE add_ln51_1 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_1_fu_7140_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_1 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_7185_p2 SOURCE src/conv1.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_7191_p2 SOURCE src/conv1.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1_fu_7201_p2 SOURCE src/conv1.cpp:53 VARIABLE add_ln53_1 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2_fu_7220_p2 SOURCE src/conv1.cpp:53 VARIABLE add_ln53_2 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_2_fu_7259_p2 SOURCE src/conv1.cpp:54 VARIABLE add_ln54_2 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_2_fu_7320_p2 SOURCE src/conv1.cpp:51 VARIABLE add_ln51_2 LOOP VITIS_LOOP_51_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_3_fu_7269_p2 SOURCE src/conv1.cpp:50 VARIABLE add_ln50_3 LOOP VITIS_LOOP_50_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_7354_p2 SOURCE src/conv1.cpp:61 VARIABLE add_ln61 LOOP loadWeightTile BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_48_fu_7363_p2 SOURCE src/conv1.cpp:61 VARIABLE empty_48 LOOP loadWeightTile BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_7385_p2 SOURCE src/conv1.cpp:65 VARIABLE add_ln65 LOOP loadWeightTile BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_1_fu_9987_p2 SOURCE src/conv1.cpp:65 VARIABLE add_ln65_1 LOOP VITIS_LOOP_63_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_2_fu_10004_p2 SOURCE src/conv1.cpp:65 VARIABLE add_ln65_2 LOOP VITIS_LOOP_63_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_10016_p2 SOURCE src/conv1.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_63_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_3_fu_10026_p2 SOURCE src/conv1.cpp:65 VARIABLE add_ln65_3 LOOP VITIS_LOOP_64_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_10042_p2 SOURCE src/conv1.cpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_64_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_13957_p2 SOURCE src/conv1.cpp:81 VARIABLE add_ln81 LOOP tileCalculation BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_13963_p2 SOURCE src/conv1.cpp:83 VARIABLE add_ln83 LOOP debug1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_50_fu_13973_p2 SOURCE src/conv1.cpp:81 VARIABLE empty_50 LOOP debug1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next76_fu_14013_p2 SOURCE {} VARIABLE indvars_iv_next76 LOOP debug1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U10 SOURCE {} VARIABLE mul30 LOOP debug1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_51_fu_14043_p2 SOURCE {} VARIABLE empty_51 LOOP debug1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U11 SOURCE {} VARIABLE mul27 LOOP debug1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_52_fu_14073_p2 SOURCE {} VARIABLE empty_52 LOOP debug1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U12 SOURCE {} VARIABLE mul24 LOOP debug1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_53_fu_14103_p2 SOURCE {} VARIABLE empty_53 LOOP debug1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U13 SOURCE {} VARIABLE mul21 LOOP debug1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_54_fu_14133_p2 SOURCE {} VARIABLE empty_54 LOOP debug1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U14 SOURCE {} VARIABLE mul18 LOOP debug1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_55_fu_14163_p2 SOURCE {} VARIABLE empty_55 LOOP debug1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U15 SOURCE {} VARIABLE mul15 LOOP debug1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_56_fu_14193_p2 SOURCE {} VARIABLE empty_56 LOOP debug1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U16 SOURCE {} VARIABLE mul12 LOOP debug1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_57_fu_14223_p2 SOURCE {} VARIABLE empty_57 LOOP debug1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U17 SOURCE src/conv1.cpp:85 VARIABLE mul_ln85 LOOP debug1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_14315_p2 SOURCE src/conv1.cpp:89 VARIABLE add_ln89 LOOP debug3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_58_fu_14321_p2 SOURCE src/conv1.cpp:89 VARIABLE empty_58 LOOP debug3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U19 SOURCE src/conv1.cpp:90 VARIABLE mul_ln90 LOOP debug3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_fu_15074_p2 SOURCE src/conv1.cpp:92 VARIABLE add_ln92 LOOP debug3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_1_fu_15080_p2 SOURCE src/conv1.cpp:92 VARIABLE add_ln92_1 LOOP debug3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_2_fu_15116_p2 SOURCE src/conv1.cpp:92 VARIABLE add_ln92_2 LOOP debug3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_3_fu_15152_p2 SOURCE src/conv1.cpp:92 VARIABLE add_ln92_3 LOOP debug3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_4_fu_15187_p2 SOURCE src/conv1.cpp:92 VARIABLE add_ln92_4 LOOP debug3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_5_fu_15250_p2 SOURCE src/conv1.cpp:92 VARIABLE add_ln92_5 LOOP debug3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_6_fu_15285_p2 SOURCE src/conv1.cpp:92 VARIABLE add_ln92_6 LOOP debug3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_7_fu_15480_p2 SOURCE src/conv1.cpp:92 VARIABLE add_ln92_7 LOOP debug3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_8_fu_15515_p2 SOURCE src/conv1.cpp:92 VARIABLE add_ln92_8 LOOP debug3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_9_fu_15550_p2 SOURCE src/conv1.cpp:92 VARIABLE add_ln92_9 LOOP debug3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U3 SOURCE src/conv1.cpp:92 VARIABLE mul_0_1 LOOP debug3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U3 SOURCE src/conv1.cpp:92 VARIABLE mul_0_3 LOOP debug3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U3 SOURCE src/conv1.cpp:92 VARIABLE mul_0_5 LOOP debug3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U3 SOURCE src/conv1.cpp:92 VARIABLE mul_0_7 LOOP debug3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_1_fu_16013_p2 SOURCE src/conv1.cpp:89 VARIABLE add_ln89_1 LOOP debug3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_61_fu_16019_p2 SOURCE src/conv1.cpp:89 VARIABLE empty_61 LOOP debug3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_8ns_13_1_1_U97 SOURCE src/conv1.cpp:90 VARIABLE mul_ln90_1 LOOP debug3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_10_fu_16778_p2 SOURCE src/conv1.cpp:92 VARIABLE add_ln92_10 LOOP debug3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_11_fu_16784_p2 SOURCE src/conv1.cpp:92 VARIABLE add_ln92_11 LOOP debug3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_12_fu_16820_p2 SOURCE src/conv1.cpp:92 VARIABLE add_ln92_12 LOOP debug3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_13_fu_16856_p2 SOURCE src/conv1.cpp:92 VARIABLE add_ln92_13 LOOP debug3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_14_fu_16891_p2 SOURCE src/conv1.cpp:92 VARIABLE add_ln92_14 LOOP debug3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_15_fu_16926_p2 SOURCE src/conv1.cpp:92 VARIABLE add_ln92_15 LOOP debug3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_16_fu_16930_p2 SOURCE src/conv1.cpp:92 VARIABLE add_ln92_16 LOOP debug3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_17_fu_16934_p2 SOURCE src/conv1.cpp:92 VARIABLE add_ln92_17 LOOP debug3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_18_fu_16938_p2 SOURCE src/conv1.cpp:92 VARIABLE add_ln92_18 LOOP debug3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_19_fu_16942_p2 SOURCE src/conv1.cpp:92 VARIABLE add_ln92_19 LOOP debug3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U3 SOURCE src/conv1.cpp:92 VARIABLE mul_1_1 LOOP debug3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U3 SOURCE src/conv1.cpp:92 VARIABLE mul_1_3 LOOP debug3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U3 SOURCE src/conv1.cpp:92 VARIABLE mul_1_5 LOOP debug3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U3 SOURCE src/conv1.cpp:92 VARIABLE mul_1_7 LOOP debug3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_16762_p2 SOURCE src/conv1.cpp:85 VARIABLE add_ln85 LOOP debug2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_1_fu_14261_p2 SOURCE src/conv1.cpp:83 VARIABLE add_ln83_1 LOOP debug1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_17698_p2 SOURCE src/conv1.cpp:101 VARIABLE add_ln101 LOOP tileWritewBack BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_59_fu_17707_p2 SOURCE src/conv1.cpp:101 VARIABLE empty_59 LOOP tileWritewBack BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln104_fu_17729_p2 SOURCE src/conv1.cpp:104 VARIABLE sub_ln104 LOOP tileWritewBack BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_17760_p2 SOURCE src/conv1.cpp:102 VARIABLE add_ln102 LOOP VITIS_LOOP_102_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_60_fu_17766_p2 SOURCE src/conv1.cpp:102 VARIABLE empty_60 LOOP VITIS_LOOP_102_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_1_fu_17776_p2 SOURCE src/conv1.cpp:104 VARIABLE add_ln104_1 LOOP VITIS_LOOP_102_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln104_1_fu_17797_p2 SOURCE src/conv1.cpp:104 VARIABLE sub_ln104_1 LOOP VITIS_LOOP_102_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_2_fu_17807_p2 SOURCE src/conv1.cpp:104 VARIABLE add_ln104_2 LOOP VITIS_LOOP_103_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_17833_p2 SOURCE src/conv1.cpp:103 VARIABLE add_ln103 LOOP VITIS_LOOP_103_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_17839_p2 SOURCE src/conv1.cpp:104 VARIABLE add_ln104 LOOP VITIS_LOOP_103_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_3_fu_17849_p2 SOURCE src/conv1.cpp:104 VARIABLE add_ln104_3 LOOP VITIS_LOOP_103_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_6792_p2 SOURCE src/conv1.cpp:25 VARIABLE add_ln25 LOOP outputFeatureTile BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U SOURCE {} VARIABLE conv1_float_255_255_float_1_9_9_float_float_255_255_ou LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_0_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_1_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_2_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_3_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_4_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_5_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_5_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_6_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_6_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_7_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_7_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_8_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_0_8_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_0_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_1_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_2_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_3_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_4_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_5_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_5_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_6_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_6_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_7_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_7_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_8_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_1_8_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_0_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_1_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_2_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_3_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_4_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_5_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_5_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_6_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_6_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_7_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_7_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_8_0_U SOURCE {} VARIABLE p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E7in_tile_2_8_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 3 BRAM 70 URAM 0}} conv2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln20_fu_209_p2 SOURCE src/conv2.cpp:20 VARIABLE sub_ln20 LOOP VITIS_LOOP_10_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_fu_233_p2 SOURCE src/conv2.cpp:10 VARIABLE add_ln10 LOOP VITIS_LOOP_10_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_251_p2 SOURCE src/conv2.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln20_1_fu_272_p2 SOURCE src/conv2.cpp:20 VARIABLE sub_ln20_1 LOOP VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_284_p2 SOURCE src/conv2.cpp:11 VARIABLE add_ln11 LOOP VITIS_LOOP_11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_2_fu_302_p2 SOURCE src/conv2.cpp:20 VARIABLE add_ln20_2 LOOP VITIS_LOOP_12_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_318_p2 SOURCE src/conv2.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_fu_344_p2 SOURCE src/conv2.cpp:17 VARIABLE sub_ln17 LOOP VITIS_LOOP_15_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_354_p2 SOURCE src/conv2.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_15_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_2_fu_391_p2 SOURCE src/conv2.cpp:17 VARIABLE add_ln17_2 LOOP VITIS_LOOP_15_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_407_p2 SOURCE src/conv2.cpp:15 VARIABLE add_ln15 LOOP VITIS_LOOP_15_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln46_fu_239_p2 SOURCE src/conv3.cpp:46 VARIABLE sub_ln46 LOOP VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_255_p2 SOURCE src/conv3.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_13_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_265_p2 SOURCE src/conv3.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_285_p2 SOURCE src/conv3.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_14_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_fu_315_p2 SOURCE src/conv3.cpp:41 VARIABLE sub_ln41 LOOP VITIS_LOOP_18_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_337_p2 SOURCE src/conv3.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_18_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_349_p2 SOURCE src/conv3.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_18_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_364_p2 SOURCE src/conv3.cpp:41 VARIABLE add_ln41_1 LOOP VITIS_LOOP_19_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_2_fu_385_p2 SOURCE src/conv3.cpp:41 VARIABLE add_ln41_2 LOOP VITIS_LOOP_19_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_397_p2 SOURCE src/conv3.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_403_p2 SOURCE src/conv3.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_19_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_1_fu_413_p2 SOURCE src/conv3.cpp:20 VARIABLE add_ln20_1 LOOP VITIS_LOOP_19_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_3_fu_466_p2 SOURCE src/conv3.cpp:41 VARIABLE add_ln41_3 LOOP VITIS_LOOP_19_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_1_fu_487_p2 SOURCE src/conv3.cpp:41 VARIABLE sub_ln41_1 LOOP VITIS_LOOP_19_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_4_fu_497_p2 SOURCE src/conv3.cpp:41 VARIABLE add_ln41_4 LOOP VITIS_LOOP_30_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_513_p2 SOURCE src/conv3.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_30_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_519_p2 SOURCE src/conv3.cpp:31 VARIABLE add_ln31 LOOP VITIS_LOOP_30_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_529_p2 SOURCE src/conv3.cpp:31 VARIABLE add_ln31_1 LOOP VITIS_LOOP_30_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_5_fu_582_p2 SOURCE src/conv3.cpp:41 VARIABLE add_ln41_5 LOOP VITIS_LOOP_30_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} srcnn {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_fu_2990_p2 SOURCE src/srcnn.cpp:21 VARIABLE sub_ln21 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_3006_p2 SOURCE src/srcnn.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_3021_p2 SOURCE src/srcnn.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln21_1_fu_3042_p2 SOURCE src/srcnn.cpp:21 VARIABLE sub_ln21_1 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_3054_p2 SOURCE src/srcnn.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_1_fu_3068_p2 SOURCE src/srcnn.cpp:21 VARIABLE add_ln21_1 LOOP VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_3084_p2 SOURCE src/srcnn.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_20_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln31_fu_3158_p2 SOURCE src/srcnn.cpp:31 VARIABLE sub_ln31 LOOP VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_3174_p2 SOURCE src/srcnn.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_3189_p2 SOURCE src/srcnn.cpp:31 VARIABLE add_ln31 LOOP VITIS_LOOP_29_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln31_1_fu_3210_p2 SOURCE src/srcnn.cpp:31 VARIABLE sub_ln31_1 LOOP VITIS_LOOP_29_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_3222_p2 SOURCE src/srcnn.cpp:29 VARIABLE add_ln29 LOOP VITIS_LOOP_29_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_3236_p2 SOURCE src/srcnn.cpp:31 VARIABLE add_ln31_1 LOOP VITIS_LOOP_30_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_3252_p2 SOURCE src/srcnn.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_30_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME feat1_U SOURCE {} VARIABLE feat1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 7374 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME feat2_U SOURCE {} VARIABLE feat2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3690 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 8 BRAM 11134 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.635 seconds; current allocated memory: 382.785 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for srcnn.
INFO: [VLOG 209-307] Generating Verilog RTL for srcnn.
Execute       syn_report -model srcnn -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.51 MHz
Command     autosyn done; 17.564 sec.
Command   csynth_design done; 50.838 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 39 seconds. CPU system time: 3 seconds. Elapsed time: 50.838 seconds; current allocated memory: 286.371 MB.
Command ap_source done; 51.363 sec.
Execute cleanup_all 
