// Seed: 1629796373
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  string id_9;
  logic  id_10;
  assign id_1 = "";
  reg   id_11 = id_3;
  logic id_12;
  logic id_13;
  logic id_14;
  assign id_1#(.id_10(id_10)) = id_9;
  reg   id_15;
  logic id_16;
  always @(*) begin
    if (1) begin
      id_16 = !1;
      id_11 = id_3;
      if (id_14) id_5 <= id_7;
      else id_6 <= id_15;
    end else begin
      id_11 <= id_11;
    end
  end
endmodule
