#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 22:15:29 2020
# Process ID: 18656
# Current directory: K:/FPGA/camera/Camera_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3312 K:\FPGA\camera\Camera_Demo\Camera_Demo.xpr
# Log file: K:/FPGA/camera/Camera_Demo/vivado.log
# Journal file: K:/FPGA/camera/Camera_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project K:/FPGA/camera/Camera_Demo/Camera_Demo.xpr
INFO: [Project 1-313] Project file moved from 'D:/camra/Camera_Demo' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/FPGA-Demo-Project/Camera_Demo/tcl/Elimate_Constraints_Error.tcl'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/FPGA/camera/Camera_Demo/IP_Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'K:/vivado2018/vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 820.098 ; gain = 199.492
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Jul 31 22:19:28 2020] Launched synth_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Jul 31 22:22:28 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
close [ open K:/FPGA/camera/Camera_Demo/Camera_Demo.srcs/sources_1/new/RGB.v w ]
add_files K:/FPGA/camera/Camera_Demo/Camera_Demo.srcs/sources_1/new/RGB.v
update_compile_order -fileset sources_1
close [ open K:/FPGA/camera/Camera_Demo/Camera_Demo.srcs/sources_1/new/TEST.v w ]
add_files K:/FPGA/camera/Camera_Demo/Camera_Demo.srcs/sources_1/new/TEST.v
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {k:/FPGA/camera/Camera_Demo/IP_Core K:/FPGA/LED-IP/Driver-SK6805-IP/Driver_SK6805} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/FPGA/camera/Camera_Demo/IP_Core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/FPGA/LED-IP/Driver-SK6805-IP/Driver_SK6805'.
set_property  ip_repo_paths  {k:/FPGA/camera/Camera_Demo/IP_Core k:/FPGA/LED-IP/Driver-SK6805-IP/Driver_SK6805 K:/FPGA/LED-IP/Driver-SK6805-IP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/FPGA/camera/Camera_Demo/IP_Core'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'k:/FPGA/LED-IP/Driver-SK6805-IP/Driver_SK6805'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/FPGA/LED-IP/Driver-SK6805-IP'.
create_ip -name Driver_SK6805 -vendor xilinx.com -library user -version 1.0 -module_name Driver_SK6805_0 -dir k:/FPGA/camera/Camera_Demo/Camera_Demo.srcs/sources_1/ip
generate_target {instantiation_template} [get_files k:/FPGA/camera/Camera_Demo/Camera_Demo.srcs/sources_1/ip/Driver_SK6805_0/Driver_SK6805_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Driver_SK6805_0'...
generate_target all [get_files  k:/FPGA/camera/Camera_Demo/Camera_Demo.srcs/sources_1/ip/Driver_SK6805_0/Driver_SK6805_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Driver_SK6805_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Driver_SK6805_0'...
catch { config_ip_cache -export [get_ips -all Driver_SK6805_0] }
export_ip_user_files -of_objects [get_files k:/FPGA/camera/Camera_Demo/Camera_Demo.srcs/sources_1/ip/Driver_SK6805_0/Driver_SK6805_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] k:/FPGA/camera/Camera_Demo/Camera_Demo.srcs/sources_1/ip/Driver_SK6805_0/Driver_SK6805_0.xci]
launch_runs -jobs 4 Driver_SK6805_0_synth_1
[Fri Jul 31 22:32:15 2020] Launched Driver_SK6805_0_synth_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/Driver_SK6805_0_synth_1/runme.log
export_simulation -of_objects [get_files k:/FPGA/camera/Camera_Demo/Camera_Demo.srcs/sources_1/ip/Driver_SK6805_0/Driver_SK6805_0.xci] -directory K:/FPGA/camera/Camera_Demo/Camera_Demo.ip_user_files/sim_scripts -ip_user_files_dir K:/FPGA/camera/Camera_Demo/Camera_Demo.ip_user_files -ipstatic_source_dir K:/FPGA/camera/Camera_Demo/Camera_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=K:/FPGA/camera/Camera_Demo/Camera_Demo.cache/compile_simlib/modelsim} {questa=K:/FPGA/camera/Camera_Demo/Camera_Demo.cache/compile_simlib/questa} {riviera=K:/FPGA/camera/Camera_Demo/Camera_Demo.cache/compile_simlib/riviera} {activehdl=K:/FPGA/camera/Camera_Demo/Camera_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Jul 31 22:35:38 2020] Launched synth_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Jul 31 22:36:42 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Fri Jul 31 22:39:20 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Jul 31 22:46:46 2020] Launched synth_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Jul 31 22:47:33 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul 31 22:49:05 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Jul 31 23:05:00 2020] Launched synth_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Jul 31 23:05:42 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul 31 23:07:18 2020] Launched impl_1...
Run output will be captured here: K:/FPGA/camera/Camera_Demo/Camera_Demo.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 23:15:02 2020...
