
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000676                       # Number of seconds simulated
sim_ticks                                   675624000                       # Number of ticks simulated
final_tick                                  675624000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 163546                       # Simulator instruction rate (inst/s)
host_op_rate                                   317498                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               47029766                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449780                       # Number of bytes of host memory used
host_seconds                                    14.37                       # Real time elapsed on the host
sim_insts                                     2349472                       # Number of instructions simulated
sim_ops                                       4561137                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    675624000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          86784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         220864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             307648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        86784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         86784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         128450144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         326903722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             455353865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    128450144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        128450144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         284182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               284182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         284182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        128450144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        326903722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            455638047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       833.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000527490500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           49                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           49                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10263                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                753                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4808                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        845                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4808                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      845                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 304064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   51328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  307712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                54080                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     57                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     675622000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4808                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  845                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    384.278564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   233.823011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.262200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          244     26.55%     26.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          232     25.24%     51.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           91      9.90%     61.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           59      6.42%     68.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           49      5.33%     73.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           47      5.11%     78.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           25      2.72%     81.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      1.96%     83.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          154     16.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          919                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           49                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      96.632653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.158513                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    197.009802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             34     69.39%     69.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             4      8.16%     77.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      4.08%     81.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      6.12%     87.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      2.04%     89.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      2.04%     91.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      2.04%     93.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      2.04%     95.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      2.04%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      2.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            49                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           49                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.367347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.340911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.993602                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               41     83.67%     83.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      6.12%     89.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      4.08%     93.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      4.08%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      2.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            49                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        83200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       220864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        51328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 123145418.161580994725                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 326903721.596627712250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 75971250.281221508980                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1357                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3451                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          845                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     50082750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    116277000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15265670750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36906.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33693.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18065882.54                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     77278500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               166359750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   23755000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16265.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35015.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       450.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    455.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.86                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4003                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     616                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.95                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     119515.66                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4319700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2269410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                20834520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2302020                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         33190560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             41735400                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1311360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       131723010                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        16854240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         62263800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              316804020                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            468.905812                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            580483000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1747000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      14040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    247926000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     43891750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      79145750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    288873500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2349060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1218195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13080480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1884420                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         27658800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             32255730                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1954080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       100346790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        23953440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         80032680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              284733675                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            421.438071                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            599812000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3295000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    317362250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     62378250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      60817000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    220071500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    675624000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  224076                       # Number of BP lookups
system.cpu.branchPred.condPredicted            224076                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8042                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               175616                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   32021                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                480                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          175616                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              98456                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            77160                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3731                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    675624000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      883726                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      165307                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1172                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           128                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    675624000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    675624000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      267689                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           156                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       675624000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1351249                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             305337                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2600878                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      224076                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             130477                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        956420                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16236                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           217                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           65                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    267640                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2577                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1270197                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.957218                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.646866                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   516612     40.67%     40.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5026      0.40%     41.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    52493      4.13%     45.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    53042      4.18%     49.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    21049      1.66%     51.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    75751      5.96%     57.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    17067      1.34%     58.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    41301      3.25%     61.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   487856     38.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1270197                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.165829                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.924796                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   283498                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                250707                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    712459                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 15415                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8118                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4954392                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8118                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   292231                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  130461                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4885                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    717234                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                117268                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4920646                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2919                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11422                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  15937                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  86148                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5614673                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10861228                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4698852                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3752177                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               5176993                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   437680                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                155                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            112                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     67549                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               878673                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              170085                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             51134                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            13383                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4857046                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 228                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4766264                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2892                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          296136                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       417211                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            164                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1270197                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.752382                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.777788                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              286475     22.55%     22.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               63056      4.96%     27.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              114358      9.00%     36.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              109446      8.62%     45.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              156374     12.31%     57.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              144615     11.39%     68.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              134046     10.55%     79.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              101309      7.98%     87.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              160518     12.64%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1270197                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   18157     10.44%     10.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   111      0.06%     10.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     10.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     10.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     10.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     10.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     10.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     10.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     10.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     10.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     10.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.01%     10.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     10.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.01%     10.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    10      0.01%     10.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     10.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     10.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     10.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     10.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     10.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             78831     45.31%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            66199     38.05%     93.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1415      0.81%     94.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   846      0.49%     95.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              8322      4.78%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               79      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7978      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2115606     44.39%     44.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12585      0.26%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1593      0.03%     44.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566198     11.88%     56.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  714      0.01%     56.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26522      0.56%     57.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1740      0.04%     57.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390062      8.18%     65.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                683      0.01%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327404      6.87%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9971      0.21%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.59%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               303826      6.37%     84.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              125008      2.62%     87.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          568933     11.94%     99.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41137      0.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4766264                       # Type of FU issued
system.cpu.iq.rate                           3.527303                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      173996                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.036506                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5366428                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2411743                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2011047                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5613185                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2741730                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2722021                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2046617                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2885665                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           140476                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        41993                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9667                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2563                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           446                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8118                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   86382                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  8337                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4857274                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1642                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                878673                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               170085                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                147                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    616                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  7286                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             65                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2844                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7283                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10127                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4748612                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                868246                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             17652                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1033547                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   183328                       # Number of branches executed
system.cpu.iew.exec_stores                     165301                       # Number of stores executed
system.cpu.iew.exec_rate                     3.514239                       # Inst execution rate
system.cpu.iew.wb_sent                        4737665                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4733068                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3135585                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4951171                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.502736                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.633302                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          296152                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8064                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1225718                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.721196                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.148198                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       303249     24.74%     24.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       133350     10.88%     35.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       118570      9.67%     45.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        63282      5.16%     50.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       120504      9.83%     60.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        60494      4.94%     65.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        64953      5.30%     70.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        63931      5.22%     75.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       297385     24.26%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1225718                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2349472                       # Number of instructions committed
system.cpu.commit.committedOps                4561137                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997098                       # Number of memory references committed
system.cpu.commit.loads                        836680                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     170323                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2716442                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2444623                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         5033      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1960499     42.98%     43.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.28%     43.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     43.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.35%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25785      0.57%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     56.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.55%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.18%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.22%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      5.84%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273082      5.99%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.62%     86.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.36%     99.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.90%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4561137                       # Class of committed instruction
system.cpu.commit.bw_lim_events                297385                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5785622                       # The number of ROB reads
system.cpu.rob.rob_writes                     9759501                       # The number of ROB writes
system.cpu.timesIdled                             771                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           81052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2349472                       # Number of Instructions Simulated
system.cpu.committedOps                       4561137                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.575129                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.575129                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.738741                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.738741                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4399660                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1716765                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3738135                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2680439                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    775967                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   980918                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1406530                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    675624000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2382.828076                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                  96                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                18                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.333333                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2382.828076                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.290873                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.290873                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3433                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3424                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.419067                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1802605                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1802605                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    675624000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       724882                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          724882                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159273                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159273                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       884155                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           884155                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       884155                       # number of overall hits
system.cpu.dcache.overall_hits::total          884155                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14274                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14274                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1148                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15422                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15422                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15422                       # number of overall misses
system.cpu.dcache.overall_misses::total         15422                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    778842000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    778842000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     75294999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     75294999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    854136999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    854136999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    854136999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    854136999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       739156                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       739156                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       899577                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       899577                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       899577                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       899577                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019311                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019311                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007156                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007156                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017144                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017144                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017144                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017144                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54563.682219                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54563.682219                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65587.978223                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65587.978223                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55384.321035                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55384.321035                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55384.321035                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55384.321035                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12637                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          443                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               180                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.205556                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   221.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11968                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11968                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11971                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11971                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11971                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11971                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2306                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2306                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1145                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1145                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3451                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3451                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3451                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3451                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    151325500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    151325500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     74005999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     74005999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    225331499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    225331499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    225331499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    225331499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007137                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007137                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003836                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003836                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003836                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003836                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65622.506505                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65622.506505                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64634.060262                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64634.060262                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65294.552014                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65294.552014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65294.552014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65294.552014                       # average overall mshr miss latency
system.cpu.dcache.replacements                     18                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    675624000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           489.810731                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              104960                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               845                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            124.213018                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   489.810731                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.956662                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.956662                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          411                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            536636                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           536636                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    675624000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       265831                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          265831                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       265831                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           265831                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       265831                       # number of overall hits
system.cpu.icache.overall_hits::total          265831                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1809                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1809                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1809                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1809                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1809                       # number of overall misses
system.cpu.icache.overall_misses::total          1809                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    117446500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    117446500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    117446500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    117446500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    117446500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    117446500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       267640                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       267640                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       267640                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       267640                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       267640                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       267640                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006759                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006759                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006759                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006759                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006759                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006759                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64923.438364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64923.438364                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64923.438364                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64923.438364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64923.438364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64923.438364                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          215                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.714286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          845                       # number of writebacks
system.cpu.icache.writebacks::total               845                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          452                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          452                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          452                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          452                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          452                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          452                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1357                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1357                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1357                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1357                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1357                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1357                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     93393000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     93393000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     93393000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     93393000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     93393000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     93393000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005070                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68823.139278                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68823.139278                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68823.139278                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68823.139278                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68823.139278                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68823.139278                       # average overall mshr miss latency
system.cpu.icache.replacements                    845                       # number of replacements
system.membus.snoop_filter.tot_requests          5671                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          872                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    675624000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3662                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::WritebackClean          845                       # Transaction distribution
system.membus.trans_dist::CleanEvict               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1145                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1145                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1357                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2306                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       140864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       140864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       221056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       221056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  361920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4808                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002496                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.049901                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4796     99.75%     99.75% # Request fanout histogram
system.membus.snoop_fanout::1                      12      0.25%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4808                       # Request fanout histogram
system.membus.reqLayer2.occupancy             9903500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7191748                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           18185000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
