#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jan 14 23:44:02 2022
# Process ID: 30964
# Current directory: F:/BEng_Project/SoC_PRJ/base_v1/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35328 F:\BEng_Project\SoC_PRJ\base_v1\project_1\project_1.xpr
# Log file: F:/BEng_Project/SoC_PRJ/base_v1/project_1/vivado.log
# Journal file: F:/BEng_Project/SoC_PRJ/base_v1/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/BEng_Project/SoC_PRJ/base_v1/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/BEng_Project/HLS_PRJ/v1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 731.250 ; gain = 94.844
update_compile_order -fileset sources_1
file copy -force F:/BEng_Project/SoC_PRJ/base_v1/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef F:/BEng_Project/SoC_PRJ/base_v1/project_1/design_1_wrapper.hdf

file copy -force F:/BEng_Project/SoC_PRJ/base_v1/project_1/project_1.runs/impl_1/design_1_wrapper.bit F:/BEng_Project/SoC_PRJ/base_v1/project_1/ai.bit
open_bd_design {F:/BEng_Project/SoC_PRJ/base_v1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:hls:Conv:0.0 - Conv_0
Adding component instance block -- xilinx.com:hls:Pool:0.0 - Pool_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc_1
Successfully read diagram <design_1> from BD file <F:/BEng_Project/SoC_PRJ/base_v1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 929.559 ; gain = 66.449
write_bd_tcl -force F:/BEng_Project/SoC_PRJ/base_v1/project_1/design_1.tcl
INFO: [BD 5-148] Tcl file written out <F:/BEng_Project/SoC_PRJ/base_v1/project_1/design_1.tcl>.

exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 14 23:46:08 2022...
