{'DeferIndication': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['StateIdle', 'CarrierSense']],
                     'DLines': ['240:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd816f38850>]},
 'Rule1': {'CDeps': [[[], [], ['Reset']],
                     [[],
                      [],
                      ['Reset'],
                      [],
                      ['StateIdle', 'StateBackOff'],
                      ['StatePreamble', 'FullD']],
                     [[], [], ['Reset'], [], ['StateIdle', 'StateBackOff']]],
           'CLines': [[None, None, '328:C'],
                      [None, None, '328:C', None, '332:C', '335:C'],
                      [None, None, '328:C', None, '332:C']],
           'Clocked': True,
           'DDeps': [[], [], []],
           'DLines': ['329:D', '336:D', '333:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b10b50>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b22250>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b10ed0>]},
 'StartBackoff': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['StateJam',
                             'RandomEq0',
                             'ColWindow',
                             'RetryMax',
                             'NibCntEq7',
                             'NoBckof']],
                  'DLines': ['232:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd816f36590>]},
 'StartData': {'CDeps': [[]],
               'CLines': [[]],
               'Clocked': False,
               'DDeps': [['Collision',
                          'StatePreamble',
                          'NibCntEq15',
                          'StateData',
                          'TxEndFrm'],
                         ['Collision',
                          'StateData',
                          'TxUnderRun',
                          'MaxFrame']],
               'DLines': ['221:D', '223:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd816b60d10>,
                               <pyverilog.vparser.ast.Assign object at 0x7fd816f34050>]},
 'StartDefer': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['StateIPG',
                           'Rule1',
                           'CarrierSense',
                           'NibCnt',
                           'IPGR1',
                           'NibCnt',
                           'IPGR2',
                           'StateIdle',
                           'CarrierSense',
                           'StateJam',
                           'NibCntEq7',
                           'NoBckof',
                           'RandomEq0',
                           'ColWindow',
                           'RetryMax',
                           'StateBackOff',
                           'TxUnderRun',
                           'RandomEqByteCnt',
                           'StartTxDone',
                           'TooBig']],
                'DLines': ['234:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd816f38510>]},
 'StartFCS': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['Collision',
                         'StateData',
                         'TxEndFrm',
                         'Pad',
                         'Pad',
                         'NibbleMinFl',
                         'CrcEn',
                         'Collision',
                         'StatePAD',
                         'NibbleMinFl',
                         'CrcEn']],
              'DLines': ['227:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd816f34ad0>]},
 'StartIPG': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['StateDefer', 'ExcessiveDefer', 'CarrierSense']],
              'DLines': ['215:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd816b5ddd0>]},
 'StartIdle': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['StateIPG',
                          'Rule1',
                          'NibCnt',
                          'IPGT',
                          'Rule1',
                          'NibCnt',
                          'IPGR2']],
               'DLines': ['217:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd816b604d0>]},
 'StartJam': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['Collision',
                         'UnderRun',
                         'StatePreamble',
                         'NibCntEq15',
                         'StateData',
                         'StatePAD',
                         'StateFCS']],
              'DLines': ['230:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd816f36390>]},
 'StartPAD': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['Collision',
                         'StateData',
                         'TxEndFrm',
                         'Pad',
                         'NibbleMinFl']],
              'DLines': ['225:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd816f34450>]},
 'StartPreamble': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['StateIdle', 'TxStartFrm', 'CarrierSense']],
                   'DLines': ['219:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fd816b60710>]},
 'StateBackOff': {'CDeps': [[[],
                             [],
                             ['Reset'],
                             [],
                             ['StartDefer'],
                             ['StartBackoff']],
                            [[], [], ['Reset'], [], ['StartDefer']],
                            [[], [], ['Reset']]],
                  'CLines': [[None, None, '256:C', None, '310:C', '313:C'],
                             [None, None, '256:C', None, '310:C'],
                             [None, None, '256:C']],
                  'Clocked': True,
                  'DDeps': [[], [], []],
                  'DLines': ['314:D', '311:D', '266:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b10590>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b10290>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b07fd0>]},
 'StateData': {'CDeps': [[[], [], ['Reset']],
                         [[], [], ['Reset']],
                         [[], [], ['Reset']],
                         [[], [], ['Reset']],
                         [[], [], ['Reset']],
                         [[], [], ['Reset']],
                         [[], [], ['Reset']],
                         [[], [], ['Reset']],
                         [[], [], ['Reset']],
                         [[], [], ['Reset']],
                         [[], [], ['Reset']],
                         [[], [], ['Reset']],
                         [[], [], ['Reset']],
                         [[], [], ['Reset']],
                         [[], [], ['Reset']],
                         [[], [], ['Reset']],
                         [[], [], ['Reset']]],
               'CLines': [[None, None, '256:C'],
                          [None, None, '256:C'],
                          [None, None, '256:C'],
                          [None, None, '256:C'],
                          [None, None, '256:C'],
                          [None, None, '256:C'],
                          [None, None, '256:C'],
                          [None, None, '256:C'],
                          [None, None, '256:C'],
                          [None, None, '256:C'],
                          [None, None, '256:C'],
                          [None, None, '256:C'],
                          [None, None, '256:C'],
                          [None, None, '256:C'],
                          [None, None, '256:C'],
                          [None, None, '256:C'],
                          [None, None, '256:C']],
               'Clocked': True,
               'DDeps': [['StartData'],
                         ['StartData'],
                         ['StartData'],
                         ['StartData'],
                         ['StartData'],
                         ['StartData'],
                         ['StartData'],
                         ['StartData'],
                         ['StartData'],
                         ['StartData'],
                         ['StartData'],
                         ['StartData'],
                         ['StartData'],
                         ['StartData'],
                         ['StartData'],
                         ['StartData'],
                         []],
               'DLines': ['271:D',
                          '271:D',
                          '271:D',
                          '271:D',
                          '271:D',
                          '271:D',
                          '271:D',
                          '271:D',
                          '271:D',
                          '271:D',
                          '271:D',
                          '271:D',
                          '271:D',
                          '271:D',
                          '271:D',
                          '271:D',
                          '261:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b05450>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b05450>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b05450>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b05450>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b05450>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b05450>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b05450>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b05450>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b05450>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b05450>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b05450>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b05450>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b05450>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b05450>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b05450>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b05450>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b07950>]},
 'StateDefer': {'CDeps': [[[], [], ['Reset'], [], ['StartIPG']],
                          [[],
                           [],
                           ['Reset'],
                           [],
                           ['StartIPG'],
                           ['StartDefer']],
                          [[], [], ['Reset']]],
                'CLines': [[None, None, '256:C', None, '316:C'],
                           [None, None, '256:C', None, '316:C', '319:C'],
                           [None, None, '256:C']],
                'Clocked': True,
                'DDeps': [[], [], []],
                'DLines': ['317:D', '320:D', '267:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b10690>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b10910>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b05150>]},
 'StateFCS': {'CDeps': [[[], [], ['Reset'], [], ['StartJam', 'StartDefer']],
                        [[],
                         [],
                         ['Reset'],
                         [],
                         ['StartJam', 'StartDefer'],
                         ['StartFCS']],
                        [[], [], ['Reset']]],
              'CLines': [[None, None, '256:C', None, '298:C'],
                         [None, None, '256:C', None, '298:C', '301:C'],
                         [None, None, '256:C']],
              'Clocked': True,
              'DDeps': [[], [], []],
              'DLines': ['299:D', '302:D', '263:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b02a50>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b02cd0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b07bd0>]},
 'StateIPG': {'CDeps': [[[],
                         [],
                         ['Reset'],
                         [],
                         ['StartDefer', 'StartIdle'],
                         ['StartIPG']],
                        [[], [], ['Reset'], [], ['StartDefer', 'StartIdle']],
                        [[], [], ['Reset']]],
              'CLines': [[None, None, '256:C', None, '274:C', '277:C'],
                         [None, None, '256:C', None, '274:C'],
                         [None, None, '256:C']],
              'Clocked': True,
              'DDeps': [[], [], []],
              'DLines': ['278:D', '275:D', '258:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b05b10>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b05890>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b07490>]},
 'StateIdle': {'CDeps': [[[],
                          [],
                          ['Reset'],
                          [],
                          ['StartDefer', 'StartPreamble']],
                         [[],
                          [],
                          ['Reset'],
                          [],
                          ['StartDefer', 'StartPreamble'],
                          ['StartIdle']],
                         [[], [], ['Reset']]],
               'CLines': [[None, None, '256:C', None, '280:C'],
                          [None, None, '256:C', None, '280:C', '283:C'],
                          [None, None, '256:C']],
               'Clocked': True,
               'DDeps': [[], [], []],
               'DLines': ['281:D', '284:D', '259:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b05cd0>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b05f50>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b075d0>]},
 'StateJam': {'CDeps': [[[],
                         [],
                         ['Reset'],
                         [],
                         ['StartBackoff', 'StartDefer'],
                         ['StartJam']],
                        [[],
                         [],
                         ['Reset'],
                         [],
                         ['StartBackoff', 'StartDefer']],
                        [[], [], ['Reset']]],
              'CLines': [[None, None, '256:C', None, '304:C', '307:C'],
                         [None, None, '256:C', None, '304:C'],
                         [None, None, '256:C']],
              'Clocked': True,
              'DDeps': [[], [], []],
              'DLines': ['308:D', '305:D', '264:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b10150>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b02e90>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b07d10>]},
 'StateJam_q': {'CDeps': [[[], [], ['Reset']],
                          [[], [], ['Reset']],
                          [[], [], ['Reset']],
                          [[], [], ['Reset']],
                          [[], [], ['Reset']],
                          [[], [], ['Reset']],
                          [[], [], ['Reset']],
                          [[], [], ['Reset']],
                          [[], [], ['Reset']],
                          [[], [], ['Reset']],
                          [[], [], ['Reset']],
                          [[], [], ['Reset']],
                          [[], [], ['Reset']],
                          [[], [], ['Reset']],
                          [[], [], ['Reset']],
                          [[], [], ['Reset']],
                          [[], [], ['Reset']]],
                'CLines': [[None, None, '256:C'],
                           [None, None, '256:C'],
                           [None, None, '256:C'],
                           [None, None, '256:C'],
                           [None, None, '256:C'],
                           [None, None, '256:C'],
                           [None, None, '256:C'],
                           [None, None, '256:C'],
                           [None, None, '256:C'],
                           [None, None, '256:C'],
                           [None, None, '256:C'],
                           [None, None, '256:C'],
                           [None, None, '256:C'],
                           [None, None, '256:C'],
                           [None, None, '256:C'],
                           [None, None, '256:C'],
                           [None, None, '256:C']],
                'Clocked': True,
                'DDeps': [['StateJam'],
                          ['StateJam'],
                          ['StateJam'],
                          ['StateJam'],
                          ['StateJam'],
                          ['StateJam'],
                          ['StateJam'],
                          ['StateJam'],
                          ['StateJam'],
                          ['StateJam'],
                          ['StateJam'],
                          ['StateJam'],
                          ['StateJam'],
                          ['StateJam'],
                          ['StateJam'],
                          ['StateJam'],
                          []],
                'DLines': ['272:D',
                           '272:D',
                           '272:D',
                           '272:D',
                           '272:D',
                           '272:D',
                           '272:D',
                           '272:D',
                           '272:D',
                           '272:D',
                           '272:D',
                           '272:D',
                           '272:D',
                           '272:D',
                           '272:D',
                           '272:D',
                           '265:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b055d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b055d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b055d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b055d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b055d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b055d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b055d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b055d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b055d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b055d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b055d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b055d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b055d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b055d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b055d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b055d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b07e50>]},
 'StatePAD': {'CDeps': [[[],
                         [],
                         ['Reset'],
                         [],
                         ['StartFCS', 'StartJam'],
                         ['StartPAD']],
                        [[], [], ['Reset'], [], ['StartFCS', 'StartJam']],
                        [[], [], ['Reset']]],
              'CLines': [[None, None, '256:C', None, '292:C', '295:C'],
                         [None, None, '256:C', None, '292:C'],
                         [None, None, '256:C']],
              'Clocked': True,
              'DDeps': [[], [], []],
              'DLines': ['296:D', '293:D', '262:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b028d0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b02650>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b07a90>]},
 'StatePreamble': {'CDeps': [[[],
                              [],
                              ['Reset'],
                              [],
                              ['StartData', 'StartJam'],
                              ['StartPreamble']],
                             [[],
                              [],
                              ['Reset'],
                              [],
                              ['StartData', 'StartJam']],
                             [[], [], ['Reset']]],
                   'CLines': [[None, None, '256:C', None, '286:C', '289:C'],
                              [None, None, '256:C', None, '286:C'],
                              [None, None, '256:C']],
                   'Clocked': True,
                   'DDeps': [[], [], []],
                   'DLines': ['290:D', '287:D', '260:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b024d0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b021d0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd816b07750>]},
 'StateTraffic': {'CDeps': [[[]], [[]]],
                  'CLines': [[None], [None]],
                  'Clocked': False,
                  'DDeps': [[], []],
                  'DLines': ['246:D', '250:D'],
                  'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd816f38c90>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd816f38f90>]}}
