Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec 31 18:22:28 2024
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 8 -file /janberq/repos/jnbrq/hbmex-sw/results/synth/SpmvExp1_impl3_utilization_hier.post_pr.txt
| Design       : bd_top_wrapper
| Device       : xcu55c-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                                              Instance                                             |                                        Module                                        | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| bd_top_wrapper                                                                                    |                                                                                (top) |     125360 |      77491 |   47608 |  261 | 62887 |     56 |      0 |    0 |         16 |
|   (bd_top_wrapper)                                                                                |                                                                                (top) |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|   bd_top_i                                                                                        |                                                                               bd_top |     125360 |      77491 |   47608 |  261 | 62887 |     56 |      0 |    0 |         16 |
|     (bd_top_i)                                                                                    |                                                                               bd_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|     SpmvExp1_0                                                                                    |                                                                  bd_top_SpmvExp1_0_0 |      88365 |      45400 |   42960 |    5 | 13464 |      0 |      0 |    0 |         16 |
|       (SpmvExp1_0)                                                                                |                                                                  bd_top_SpmvExp1_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       inst                                                                                        |                                                         bd_top_SpmvExp1_0_0_SpmvExp1 |      88365 |      45400 |   42960 |    5 | 13464 |      0 |      0 |    0 |         16 |
|         controlDemux                                                                              |                                                    bd_top_SpmvExp1_0_0_axi4LiteDemux |        195 |        125 |      70 |    0 |    43 |      0 |      0 |    0 |          0 |
|           (controlDemux)                                                                          |                                                    bd_top_SpmvExp1_0_0_axi4LiteDemux |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|           read_portQueue                                                                          |                                                     bd_top_SpmvExp1_0_0_Queue8_UInt2 |         53 |         51 |       2 |    0 |     7 |      0 |      0 |    0 |          0 |
|             (read_portQueue)                                                                      |                                                     bd_top_SpmvExp1_0_0_Queue8_UInt2 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                     bd_top_SpmvExp1_0_0_ram_8x2_1007 |         48 |         46 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s_axil__sinkBuffer                                                                      |                                     bd_top_SpmvExp1_0_0_Queue2_ReadDataChannel_3_997 |         23 |          3 |      20 |    0 |     3 |      0 |      0 |    0 |          0 |
|             (s_axil__sinkBuffer)                                                                  |                                     bd_top_SpmvExp1_0_0_Queue2_ReadDataChannel_3_997 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                    bd_top_SpmvExp1_0_0_ram_2x34_1006 |         21 |          1 |      20 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s_axil__sinkBuffer_1                                                                    |                                  bd_top_SpmvExp1_0_0_Queue2_WriteResponseChannel_998 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s_axil__sourceBuffer                                                                    |                                          bd_top_SpmvExp1_0_0_Queue2_AddressChannel_6 |         23 |         13 |      10 |    0 |     3 |      0 |      0 |    0 |          0 |
|             (s_axil__sourceBuffer)                                                                |                                          bd_top_SpmvExp1_0_0_Queue2_AddressChannel_6 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                    bd_top_SpmvExp1_0_0_ram_2x15_1005 |         21 |         11 |      10 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s_axil__sourceBuffer_1                                                                  |                                      bd_top_SpmvExp1_0_0_Queue2_AddressChannel_6_999 |         26 |         16 |      10 |    0 |     3 |      0 |      0 |    0 |          0 |
|             (s_axil__sourceBuffer_1)                                                              |                                      bd_top_SpmvExp1_0_0_Queue2_AddressChannel_6_999 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                         bd_top_SpmvExp1_0_0_ram_2x15 |         22 |         12 |      10 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s_axil__sourceBuffer_2                                                                  |                                   bd_top_SpmvExp1_0_0_Queue2_WriteDataChannel_1_1000 |         29 |          5 |      24 |    0 |     3 |      0 |      0 |    0 |          0 |
|             (s_axil__sourceBuffer_2)                                                              |                                   bd_top_SpmvExp1_0_0_Queue2_WriteDataChannel_1_1000 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                    bd_top_SpmvExp1_0_0_ram_2x36_1004 |         27 |          3 |      24 |    0 |     0 |      0 |      0 |    0 |          0 |
|           write_portQueueB                                                                        |                                                bd_top_SpmvExp1_0_0_Queue8_UInt2_1001 |         20 |         18 |       2 |    0 |     7 |      0 |      0 |    0 |          0 |
|             (write_portQueueB)                                                                    |                                                bd_top_SpmvExp1_0_0_Queue8_UInt2_1001 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                     bd_top_SpmvExp1_0_0_ram_8x2_1003 |         14 |         12 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|           write_portQueueW                                                                        |                                                bd_top_SpmvExp1_0_0_Queue8_UInt2_1002 |         17 |         15 |       2 |    0 |     7 |      0 |      0 |    0 |          0 |
|             (write_portQueueW)                                                                    |                                                bd_top_SpmvExp1_0_0_Queue8_UInt2_1002 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                          bd_top_SpmvExp1_0_0_ram_8x2 |         12 |         10 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|         memAdapter0                                                                               |                                                       bd_top_SpmvExp1_0_0_MemAdapter |        308 |        248 |      60 |    0 |   554 |      0 |      0 |    0 |          0 |
|           (memAdapter0)                                                                           |                                                       bd_top_SpmvExp1_0_0_MemAdapter |          0 |          0 |       0 |    0 |   450 |      0 |      0 |    0 |          0 |
|           rdReq__deq_q                                                                            |                                        bd_top_SpmvExp1_0_0_Queue1_AddressChannel_983 |        168 |        168 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           rdRespQueue_                                                                            |                                       bd_top_SpmvExp1_0_0_Queue1_ReadDataChannel_984 |          0 |          0 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|           s_axil__sinkBuffer                                                                      |                                     bd_top_SpmvExp1_0_0_Queue2_ReadDataChannel_3_985 |         23 |          3 |      20 |    0 |     3 |      0 |      0 |    0 |          0 |
|             (s_axil__sinkBuffer)                                                                  |                                     bd_top_SpmvExp1_0_0_Queue2_ReadDataChannel_3_985 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                     bd_top_SpmvExp1_0_0_ram_2x34_996 |         21 |          1 |      20 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s_axil__sinkBuffer_1                                                                    |                                  bd_top_SpmvExp1_0_0_Queue2_WriteResponseChannel_986 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s_axil__sourceBuffer                                                                    |                                        bd_top_SpmvExp1_0_0_Queue2_AddressChannel_987 |         13 |          5 |       8 |    0 |     3 |      0 |      0 |    0 |          0 |
|             (s_axil__sourceBuffer)                                                                |                                        bd_top_SpmvExp1_0_0_Queue2_AddressChannel_987 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                     bd_top_SpmvExp1_0_0_ram_2x13_995 |          9 |          1 |       8 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s_axil__sourceBuffer_1                                                                  |                                        bd_top_SpmvExp1_0_0_Queue2_AddressChannel_988 |         13 |          5 |       8 |    0 |     3 |      0 |      0 |    0 |          0 |
|             (s_axil__sourceBuffer_1)                                                              |                                        bd_top_SpmvExp1_0_0_Queue2_AddressChannel_988 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                     bd_top_SpmvExp1_0_0_ram_2x13_994 |          9 |          1 |       8 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s_axil__sourceBuffer_2                                                                  |                                    bd_top_SpmvExp1_0_0_Queue2_WriteDataChannel_1_989 |         29 |          5 |      24 |    0 |     3 |      0 |      0 |    0 |          0 |
|             (s_axil__sourceBuffer_2)                                                              |                                    bd_top_SpmvExp1_0_0_Queue2_WriteDataChannel_1_989 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                     bd_top_SpmvExp1_0_0_ram_2x36_993 |         25 |          1 |      24 |    0 |     0 |      0 |      0 |    0 |          0 |
|           wrReqData__deq_q                                                                        |                                      bd_top_SpmvExp1_0_0_Queue1_WriteDataChannel_990 |         14 |         14 |       0 |    0 |    37 |      0 |      0 |    0 |          0 |
|           wrReq__deq_q                                                                            |                                        bd_top_SpmvExp1_0_0_Queue1_AddressChannel_991 |         46 |         46 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           wrRespQueue_                                                                            |                                  bd_top_SpmvExp1_0_0_Queue1_WriteResponseChannel_992 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         responseBuffer                                                                            |                                                 bd_top_SpmvExp1_0_0_ResponseBuffer_3 |       3112 |        568 |    2544 |    0 |   121 |      0 |      0 |    0 |          0 |
|           (responseBuffer)                                                                        |                                                 bd_top_SpmvExp1_0_0_ResponseBuffer_3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           read_arrival0_sinkBuffered__sinkBuffer                                                  |                                  bd_top_SpmvExp1_0_0_Queue2_ReadAddressChannel_7_979 |         27 |          3 |      24 |    0 |     3 |      0 |      0 |    0 |          0 |
|             (read_arrival0_sinkBuffered__sinkBuffer)                                              |                                  bd_top_SpmvExp1_0_0_Queue2_ReadAddressChannel_7_979 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                     bd_top_SpmvExp1_0_0_ram_2x93_982 |         26 |          2 |      24 |    0 |     0 |      0 |      0 |    0 |          0 |
|           read_arrival1_sinkBuffered__sinkBuffer                                                  |                                       bd_top_SpmvExp1_0_0_Queue2_ReadDataChannel_980 |        156 |          4 |     152 |    0 |     3 |      0 |      0 |    0 |          0 |
|             (read_arrival1_sinkBuffered__sinkBuffer)                                              |                                       bd_top_SpmvExp1_0_0_Queue2_ReadDataChannel_980 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                    bd_top_SpmvExp1_0_0_ram_2x259_981 |        154 |          2 |     152 |    0 |     0 |      0 |      0 |    0 |          0 |
|           read_arrival1_sourceBuffer                                                              |                                         bd_top_SpmvExp1_0_0_Queue512_ReadDataChannel |       2914 |        546 |    2368 |    0 |   105 |      0 |      0 |    0 |          0 |
|             (read_arrival1_sourceBuffer)                                                          |                                         bd_top_SpmvExp1_0_0_Queue512_ReadDataChannel |         20 |         20 |       0 |    0 |   105 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                      bd_top_SpmvExp1_0_0_ram_512x259 |       2894 |        526 |    2368 |    0 |     0 |      0 |      0 |    0 |          0 |
|           read_ctrR                                                                               |                                                      bd_top_SpmvExp1_0_0_CounterEx_3 |         15 |         15 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|         sinkBuffer                                                                                |                                                    bd_top_SpmvExp1_0_0_Queue4_UInt64 |         46 |          6 |      40 |    0 |     5 |      0 |      0 |    0 |          0 |
|           (sinkBuffer)                                                                            |                                                    bd_top_SpmvExp1_0_0_Queue4_UInt64 |          5 |          5 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|           ram_ext                                                                                 |                                                         bd_top_SpmvExp1_0_0_ram_4x64 |         41 |          1 |      40 |    0 |     0 |      0 |      0 |    0 |          0 |
|         sinkBuffer_1                                                                              |                                           bd_top_SpmvExp1_0_0_Queue2_ReadDataChannel |        152 |          4 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|           (sinkBuffer_1)                                                                          |                                           bd_top_SpmvExp1_0_0_Queue2_ReadDataChannel |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           ram_ext                                                                                 |                                                    bd_top_SpmvExp1_0_0_ram_2x259_978 |        148 |          0 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|         sinkBuffer_2                                                                              |                                    bd_top_SpmvExp1_0_0_Queue2_WriteResponseChannel_4 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         sinkBuffer_3                                                                              |                                         bd_top_SpmvExp1_0_0_Queue2_ReadDataChannel_0 |        156 |          4 |     152 |    0 |     3 |      0 |      0 |    0 |          0 |
|           (sinkBuffer_3)                                                                          |                                         bd_top_SpmvExp1_0_0_Queue2_ReadDataChannel_0 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           ram_ext                                                                                 |                                                    bd_top_SpmvExp1_0_0_ram_2x259_977 |        153 |          1 |     152 |    0 |     0 |      0 |      0 |    0 |          0 |
|         sinkBuffer_4                                                                              |                                  bd_top_SpmvExp1_0_0_Queue2_WriteResponseChannel_4_1 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         sinkBuffer_5                                                                              |                                         bd_top_SpmvExp1_0_0_Queue2_ReadDataChannel_2 |        155 |          3 |     152 |    0 |     3 |      0 |      0 |    0 |          0 |
|           (sinkBuffer_5)                                                                          |                                         bd_top_SpmvExp1_0_0_Queue2_ReadDataChannel_2 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           ram_ext                                                                                 |                                                    bd_top_SpmvExp1_0_0_ram_2x259_976 |        153 |          1 |     152 |    0 |     0 |      0 |      0 |    0 |          0 |
|         sinkBuffer_6                                                                              |                                  bd_top_SpmvExp1_0_0_Queue2_WriteResponseChannel_4_3 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         sinkBuffer_7                                                                              |                                        bd_top_SpmvExp1_0_0_Queue2_ReadDataChannel_11 |        155 |          3 |     152 |    0 |     3 |      0 |      0 |    0 |          0 |
|           (sinkBuffer_7)                                                                          |                                        bd_top_SpmvExp1_0_0_Queue2_ReadDataChannel_11 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           ram_ext                                                                                 |                                                        bd_top_SpmvExp1_0_0_ram_2x261 |        153 |          1 |     152 |    0 |     0 |      0 |      0 |    0 |          0 |
|         sinkBuffer_8                                                                              |                                    bd_top_SpmvExp1_0_0_Queue2_WriteResponseChannel_7 |          7 |          3 |       4 |    0 |     3 |      0 |      0 |    0 |          0 |
|           (sinkBuffer_8)                                                                          |                                    bd_top_SpmvExp1_0_0_Queue2_WriteResponseChannel_7 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           ram_ext                                                                                 |                                                          bd_top_SpmvExp1_0_0_ram_2x4 |          5 |          1 |       4 |    0 |     0 |      0 |      0 |    0 |          0 |
|         sourceBuffer                                                                              |                                                   bd_top_SpmvExp1_0_0_Queue4_UInt448 |        255 |          7 |     248 |    0 |     6 |      0 |      0 |    0 |          0 |
|           (sourceBuffer)                                                                          |                                                   bd_top_SpmvExp1_0_0_Queue4_UInt448 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|           ram_ext                                                                                 |                                                        bd_top_SpmvExp1_0_0_ram_4x448 |        249 |          1 |     248 |    0 |     0 |      0 |      0 |    0 |          0 |
|         sourceBuffer_1                                                                            |                                      bd_top_SpmvExp1_0_0_Queue2_ReadAddressChannel_9 |         29 |          5 |      24 |    0 |     3 |      0 |      0 |    0 |          0 |
|           (sourceBuffer_1)                                                                        |                                      bd_top_SpmvExp1_0_0_Queue2_ReadAddressChannel_9 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           ram_ext                                                                                 |                                                         bd_top_SpmvExp1_0_0_ram_2x63 |         28 |          4 |      24 |    0 |     0 |      0 |      0 |    0 |          0 |
|         sourceBuffer_10                                                                           |                                      bd_top_SpmvExp1_0_0_Queue2_ReadAddressChannel_6 |         39 |          3 |      36 |    0 |     3 |      0 |      0 |    0 |          0 |
|           (sourceBuffer_10)                                                                       |                                      bd_top_SpmvExp1_0_0_Queue2_ReadAddressChannel_6 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           ram_ext                                                                                 |                                                     bd_top_SpmvExp1_0_0_ram_2x75_975 |         37 |          1 |      36 |    0 |     0 |      0 |      0 |    0 |          0 |
|         sourceBuffer_11                                                                           |                                     bd_top_SpmvExp1_0_0_Queue2_WriteAddressChannel_1 |         39 |          3 |      36 |    0 |     3 |      0 |      0 |    0 |          0 |
|           (sourceBuffer_11)                                                                       |                                     bd_top_SpmvExp1_0_0_Queue2_WriteAddressChannel_1 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           ram_ext                                                                                 |                                                     bd_top_SpmvExp1_0_0_ram_2x75_974 |         37 |          1 |      36 |    0 |     0 |      0 |      0 |    0 |          0 |
|         sourceBuffer_12                                                                           |                                          bd_top_SpmvExp1_0_0_Queue2_WriteDataChannel |        172 |          4 |     168 |    0 |     3 |      0 |      0 |    0 |          0 |
|           (sourceBuffer_12)                                                                       |                                          bd_top_SpmvExp1_0_0_Queue2_WriteDataChannel |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           ram_ext                                                                                 |                                                    bd_top_SpmvExp1_0_0_ram_2x289_973 |        169 |          1 |     168 |    0 |     0 |      0 |      0 |    0 |          0 |
|         sourceBuffer_4                                                                            |                                      bd_top_SpmvExp1_0_0_Queue2_ReadAddressChannel_7 |         29 |          5 |      24 |    0 |     3 |      0 |      0 |    0 |          0 |
|           (sourceBuffer_4)                                                                        |                                      bd_top_SpmvExp1_0_0_Queue2_ReadAddressChannel_7 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           ram_ext                                                                                 |                                                     bd_top_SpmvExp1_0_0_ram_2x93_972 |         24 |          0 |      24 |    0 |     0 |      0 |      0 |    0 |          0 |
|         sourceBuffer_7                                                                            |                                    bd_top_SpmvExp1_0_0_Queue2_ReadAddressChannel_7_4 |         28 |          4 |      24 |    0 |     3 |      0 |      0 |    0 |          0 |
|           (sourceBuffer_7)                                                                        |                                    bd_top_SpmvExp1_0_0_Queue2_ReadAddressChannel_7_4 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           ram_ext                                                                                 |                                                     bd_top_SpmvExp1_0_0_ram_2x93_971 |         24 |          0 |      24 |    0 |     0 |      0 |      0 |    0 |          0 |
|         spmv0                                                                                     |                                                             bd_top_SpmvExp1_0_0_Spmv |      83277 |      44314 |   38958 |    5 | 12422 |      0 |      0 |    0 |         16 |
|           (spmv0)                                                                                 |                                                             bd_top_SpmvExp1_0_0_Spmv |          1 |          1 |       0 |    0 |    69 |      0 |      0 |    0 |          0 |
|           batchMultiply                                                                           |                                                    bd_top_SpmvExp1_0_0_BatchMultiply |       2335 |       2186 |     148 |    1 |   889 |      0 |      0 |    0 |         16 |
|             multiply0                                                                             |                                                       bd_top_SpmvExp1_0_0_OpMultiply |        262 |        262 |       0 |    0 |   108 |      0 |      0 |    0 |          2 |
|               module_0                                                                            |                                         bd_top_SpmvExp1_0_0_MulFp_Pipelined_8_23_965 |        262 |        262 |       0 |    0 |   108 |      0 |      0 |    0 |          2 |
|                 mulRecFn                                                                          |                                      bd_top_SpmvExp1_0_0_MulRecFN_Pipelined_8_24_966 |        262 |        262 |       0 |    0 |   108 |      0 |      0 |    0 |          2 |
|             multiply1                                                                             |                                                   bd_top_SpmvExp1_0_0_OpMultiply_917 |        264 |        264 |       0 |    0 |   108 |      0 |      0 |    0 |          2 |
|               module_0                                                                            |                                         bd_top_SpmvExp1_0_0_MulFp_Pipelined_8_23_959 |        264 |        264 |       0 |    0 |   108 |      0 |      0 |    0 |          2 |
|                 mulRecFn                                                                          |                                      bd_top_SpmvExp1_0_0_MulRecFN_Pipelined_8_24_960 |        264 |        264 |       0 |    0 |   108 |      0 |      0 |    0 |          2 |
|             multiply2                                                                             |                                                   bd_top_SpmvExp1_0_0_OpMultiply_918 |        264 |        264 |       0 |    0 |   108 |      0 |      0 |    0 |          2 |
|               module_0                                                                            |                                         bd_top_SpmvExp1_0_0_MulFp_Pipelined_8_23_953 |        264 |        264 |       0 |    0 |   108 |      0 |      0 |    0 |          2 |
|                 mulRecFn                                                                          |                                      bd_top_SpmvExp1_0_0_MulRecFN_Pipelined_8_24_954 |        264 |        264 |       0 |    0 |   108 |      0 |      0 |    0 |          2 |
|             multiply3                                                                             |                                                   bd_top_SpmvExp1_0_0_OpMultiply_919 |        263 |        263 |       0 |    0 |   108 |      0 |      0 |    0 |          2 |
|               module_0                                                                            |                                         bd_top_SpmvExp1_0_0_MulFp_Pipelined_8_23_947 |        263 |        263 |       0 |    0 |   108 |      0 |      0 |    0 |          2 |
|                 mulRecFn                                                                          |                                      bd_top_SpmvExp1_0_0_MulRecFN_Pipelined_8_24_948 |        263 |        263 |       0 |    0 |   108 |      0 |      0 |    0 |          2 |
|             multiply4                                                                             |                                                   bd_top_SpmvExp1_0_0_OpMultiply_920 |        264 |        264 |       0 |    0 |   108 |      0 |      0 |    0 |          2 |
|               module_0                                                                            |                                         bd_top_SpmvExp1_0_0_MulFp_Pipelined_8_23_941 |        264 |        264 |       0 |    0 |   108 |      0 |      0 |    0 |          2 |
|                 mulRecFn                                                                          |                                      bd_top_SpmvExp1_0_0_MulRecFN_Pipelined_8_24_942 |        264 |        264 |       0 |    0 |   108 |      0 |      0 |    0 |          2 |
|             multiply5                                                                             |                                                   bd_top_SpmvExp1_0_0_OpMultiply_921 |        263 |        263 |       0 |    0 |   108 |      0 |      0 |    0 |          2 |
|               module_0                                                                            |                                         bd_top_SpmvExp1_0_0_MulFp_Pipelined_8_23_935 |        263 |        263 |       0 |    0 |   108 |      0 |      0 |    0 |          2 |
|                 mulRecFn                                                                          |                                      bd_top_SpmvExp1_0_0_MulRecFN_Pipelined_8_24_936 |        263 |        263 |       0 |    0 |   108 |      0 |      0 |    0 |          2 |
|             multiply6                                                                             |                                                   bd_top_SpmvExp1_0_0_OpMultiply_922 |        263 |        263 |       0 |    0 |   108 |      0 |      0 |    0 |          2 |
|               module_0                                                                            |                                         bd_top_SpmvExp1_0_0_MulFp_Pipelined_8_23_929 |        263 |        263 |       0 |    0 |   108 |      0 |      0 |    0 |          2 |
|                 mulRecFn                                                                          |                                      bd_top_SpmvExp1_0_0_MulRecFN_Pipelined_8_24_930 |        263 |        263 |       0 |    0 |   108 |      0 |      0 |    0 |          2 |
|             multiply7                                                                             |                                                   bd_top_SpmvExp1_0_0_OpMultiply_923 |        337 |        337 |       0 |    0 |   124 |      0 |      0 |    0 |          2 |
|               module_0                                                                            |                                             bd_top_SpmvExp1_0_0_MulFp_Pipelined_8_23 |        337 |        337 |       0 |    0 |   124 |      0 |      0 |    0 |          2 |
|                 mulRecFn                                                                          |                                          bd_top_SpmvExp1_0_0_MulRecFN_Pipelined_8_24 |        337 |        337 |       0 |    0 |   124 |      0 |      0 |    0 |          2 |
|             wrapper                                                                               |                                                          bd_top_SpmvExp1_0_0_Wrapper |        155 |          6 |     148 |    1 |     9 |      0 |      0 |    0 |          0 |
|               (wrapper)                                                                           |                                                          bd_top_SpmvExp1_0_0_Wrapper |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|               ctr                                                                                 |                                                      bd_top_SpmvExp1_0_0_Counter_924 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               qOutput                                                                             |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_925 |        152 |          4 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 (qOutput)                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_925 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_4x256_926 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|           downsizerColumnIndices                                                                  |                                                 bd_top_SpmvExp1_0_0_DownsizeWithLast |         59 |         39 |      20 |    0 |     6 |      0 |      0 |    0 |          0 |
|             (downsizerColumnIndices)                                                              |                                                 bd_top_SpmvExp1_0_0_DownsizeWithLast |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             sinkBuffered__sinkBuffer                                                              |                                                bd_top_SpmvExp1_0_0_Queue2_DataLast_1 |         57 |         37 |      20 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (sinkBuffered__sinkBuffer)                                                          |                                                bd_top_SpmvExp1_0_0_Queue2_DataLast_1 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                         bd_top_SpmvExp1_0_0_ram_2x33 |         54 |         34 |      20 |    0 |     0 |      0 |      0 |    0 |          0 |
|           downsizerRowLengths                                                                     |                                                         bd_top_SpmvExp1_0_0_Downsize |         28 |          8 |      20 |    0 |     6 |      0 |      0 |    0 |          0 |
|             (downsizerRowLengths)                                                                 |                                                         bd_top_SpmvExp1_0_0_Downsize |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             sinkBuffered__sinkBuffer                                                              |                                                bd_top_SpmvExp1_0_0_Queue2_UInt32_915 |         26 |          6 |      20 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (sinkBuffered__sinkBuffer)                                                          |                                                bd_top_SpmvExp1_0_0_Queue2_UInt32_915 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                     bd_top_SpmvExp1_0_0_ram_2x32_916 |         21 |          1 |      20 |    0 |     0 |      0 |      0 |    0 |          0 |
|           downsizerValues                                                                         |                                                      bd_top_SpmvExp1_0_0_Downsize_22 |         25 |          5 |      20 |    0 |     6 |      0 |      0 |    0 |          0 |
|             (downsizerValues)                                                                     |                                                      bd_top_SpmvExp1_0_0_Downsize_22 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             sinkBuffered__sinkBuffer                                                              |                                                bd_top_SpmvExp1_0_0_Queue2_UInt32_913 |         23 |          3 |      20 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (sinkBuffered__sinkBuffer)                                                          |                                                bd_top_SpmvExp1_0_0_Queue2_UInt32_913 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                     bd_top_SpmvExp1_0_0_ram_2x32_914 |         21 |          1 |      20 |    0 |     0 |      0 |      0 |    0 |          0 |
|           mux                                                                                     |                                                              bd_top_SpmvExp1_0_0_Mux |       1232 |        392 |     840 |    0 |   160 |      0 |      0 |    0 |          0 |
|             (mux)                                                                                 |                                                              bd_top_SpmvExp1_0_0_Mux |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|             read_arbiter                                                                          |                                              bd_top_SpmvExp1_0_0_elasticBasicArbiter |        106 |         70 |      36 |    0 |     8 |      0 |      0 |    0 |          0 |
|               (read_arbiter)                                                                      |                                              bd_top_SpmvExp1_0_0_elasticBasicArbiter |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               select_sinkBuffer                                                                   |                                                 bd_top_SpmvExp1_0_0_Queue2_UInt2_910 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sink_sinkBuffer                                                                     |                                  bd_top_SpmvExp1_0_0_Queue2_ReadAddressChannel_6_911 |        101 |         65 |      36 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sink_sinkBuffer)                                                                 |                                  bd_top_SpmvExp1_0_0_Queue2_ReadAddressChannel_6_911 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                     bd_top_SpmvExp1_0_0_ram_2x75_912 |         99 |         63 |      36 |    0 |     0 |      0 |      0 |    0 |          0 |
|             s_axi__buffered_sinkBuffer                                                            |                                          bd_top_SpmvExp1_0_0_Queue16_ReadDataChannel |        161 |          9 |     152 |    0 |     9 |      0 |      0 |    0 |          0 |
|               (s_axi__buffered_sinkBuffer)                                                        |                                          bd_top_SpmvExp1_0_0_Queue16_ReadDataChannel |          6 |          6 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_16x259_909 |        155 |          3 |     152 |    0 |     0 |      0 |      0 |    0 |          0 |
|             s_axi__buffered_sinkBuffer_1                                                          |                                     bd_top_SpmvExp1_0_0_Queue16_WriteResponseChannel |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             s_axi__buffered_sinkBuffer_2                                                          |                                      bd_top_SpmvExp1_0_0_Queue16_ReadDataChannel_889 |        164 |         12 |     152 |    0 |     9 |      0 |      0 |    0 |          0 |
|               (s_axi__buffered_sinkBuffer_2)                                                      |                                      bd_top_SpmvExp1_0_0_Queue16_ReadDataChannel_889 |          9 |          9 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_16x259_908 |        155 |          3 |     152 |    0 |     0 |      0 |      0 |    0 |          0 |
|             s_axi__buffered_sinkBuffer_3                                                          |                                 bd_top_SpmvExp1_0_0_Queue16_WriteResponseChannel_890 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             s_axi__buffered_sinkBuffer_4                                                          |                                      bd_top_SpmvExp1_0_0_Queue16_ReadDataChannel_891 |        161 |          9 |     152 |    0 |     9 |      0 |      0 |    0 |          0 |
|               (s_axi__buffered_sinkBuffer_4)                                                      |                                      bd_top_SpmvExp1_0_0_Queue16_ReadDataChannel_891 |          6 |          6 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                       bd_top_SpmvExp1_0_0_ram_16x259 |        155 |          3 |     152 |    0 |     0 |      0 |      0 |    0 |          0 |
|             s_axi__buffered_sinkBuffer_5                                                          |                                 bd_top_SpmvExp1_0_0_Queue16_WriteResponseChannel_892 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             s_axi__buffered_sinkBuffer_6                                                          |                                      bd_top_SpmvExp1_0_0_Queue16_ReadDataChannel_893 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             s_axi__buffered_sinkBuffer_7                                                          |                                 bd_top_SpmvExp1_0_0_Queue16_WriteResponseChannel_894 |          9 |          9 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|             s_axi__buffered_sourceBuffer                                                          |                                       bd_top_SpmvExp1_0_0_Queue16_ReadAddressChannel |         47 |          7 |      40 |    0 |     9 |      0 |      0 |    0 |          0 |
|               (s_axi__buffered_sourceBuffer)                                                      |                                       bd_top_SpmvExp1_0_0_Queue16_ReadAddressChannel |          7 |          7 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_16x73_907 |         40 |          0 |      40 |    0 |     0 |      0 |      0 |    0 |          0 |
|             s_axi__buffered_sourceBuffer_1                                                        |                                      bd_top_SpmvExp1_0_0_Queue16_WriteAddressChannel |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|             s_axi__buffered_sourceBuffer_10                                                       |                                  bd_top_SpmvExp1_0_0_Queue16_WriteAddressChannel_895 |         47 |          7 |      40 |    0 |     9 |      0 |      0 |    0 |          0 |
|               (s_axi__buffered_sourceBuffer_10)                                                   |                                  bd_top_SpmvExp1_0_0_Queue16_WriteAddressChannel_895 |          7 |          7 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_16x73_906 |         40 |          0 |      40 |    0 |     0 |      0 |      0 |    0 |          0 |
|             s_axi__buffered_sourceBuffer_11                                                       |                                         bd_top_SpmvExp1_0_0_Queue16_WriteDataChannel |        289 |        141 |     148 |    0 |     9 |      0 |      0 |    0 |          0 |
|               (s_axi__buffered_sourceBuffer_11)                                                   |                                         bd_top_SpmvExp1_0_0_Queue16_WriteDataChannel |         10 |         10 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                       bd_top_SpmvExp1_0_0_ram_16x289 |        279 |        131 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             s_axi__buffered_sourceBuffer_2                                                        |                                     bd_top_SpmvExp1_0_0_Queue16_WriteDataChannel_896 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|             s_axi__buffered_sourceBuffer_3                                                        |                                   bd_top_SpmvExp1_0_0_Queue16_ReadAddressChannel_897 |         48 |          8 |      40 |    0 |     9 |      0 |      0 |    0 |          0 |
|               (s_axi__buffered_sourceBuffer_3)                                                    |                                   bd_top_SpmvExp1_0_0_Queue16_ReadAddressChannel_897 |          8 |          8 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_16x73_905 |         40 |          0 |      40 |    0 |     0 |      0 |      0 |    0 |          0 |
|             s_axi__buffered_sourceBuffer_4                                                        |                                  bd_top_SpmvExp1_0_0_Queue16_WriteAddressChannel_898 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|             s_axi__buffered_sourceBuffer_5                                                        |                                     bd_top_SpmvExp1_0_0_Queue16_WriteDataChannel_899 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|             s_axi__buffered_sourceBuffer_6                                                        |                                   bd_top_SpmvExp1_0_0_Queue16_ReadAddressChannel_900 |         47 |          7 |      40 |    0 |     9 |      0 |      0 |    0 |          0 |
|               (s_axi__buffered_sourceBuffer_6)                                                    |                                   bd_top_SpmvExp1_0_0_Queue16_ReadAddressChannel_900 |          7 |          7 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                        bd_top_SpmvExp1_0_0_ram_16x73 |         40 |          0 |      40 |    0 |     0 |      0 |      0 |    0 |          0 |
|             s_axi__buffered_sourceBuffer_7                                                        |                                  bd_top_SpmvExp1_0_0_Queue16_WriteAddressChannel_901 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|             s_axi__buffered_sourceBuffer_8                                                        |                                     bd_top_SpmvExp1_0_0_Queue16_WriteDataChannel_902 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|             s_axi__buffered_sourceBuffer_9                                                        |                                   bd_top_SpmvExp1_0_0_Queue16_ReadAddressChannel_903 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|             write_arbiter                                                                         |                                            bd_top_SpmvExp1_0_0_elasticBasicArbiter_1 |         85 |         47 |      38 |    0 |     8 |      0 |      0 |    0 |          0 |
|               (write_arbiter)                                                                     |                                            bd_top_SpmvExp1_0_0_elasticBasicArbiter_1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               select_sinkBuffer                                                                   |                                                     bd_top_SpmvExp1_0_0_Queue2_UInt2 |         14 |         12 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (select_sinkBuffer)                                                               |                                                     bd_top_SpmvExp1_0_0_Queue2_UInt2 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                          bd_top_SpmvExp1_0_0_ram_2x2 |          8 |          6 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sink_sinkBuffer                                                                     |                                 bd_top_SpmvExp1_0_0_Queue2_WriteAddressChannel_1_904 |         71 |         35 |      36 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sink_sinkBuffer)                                                                 |                                 bd_top_SpmvExp1_0_0_Queue2_WriteAddressChannel_1_904 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                         bd_top_SpmvExp1_0_0_ram_2x75 |         69 |         33 |      36 |    0 |     0 |      0 |      0 |    0 |          0 |
|             write_portQueue                                                                       |                                                    bd_top_SpmvExp1_0_0_Queue32_UInt2 |         20 |         18 |       2 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (write_portQueue)                                                                   |                                                    bd_top_SpmvExp1_0_0_Queue32_UInt2 |          7 |          7 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                         bd_top_SpmvExp1_0_0_ram_32x2 |         13 |         11 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|           qPtrInputVector                                                                         |                                                   bd_top_SpmvExp1_0_0_Queue16_UInt64 |         53 |         29 |      24 |    0 |     9 |      0 |      0 |    0 |          0 |
|             (qPtrInputVector)                                                                     |                                                   bd_top_SpmvExp1_0_0_Queue16_UInt64 |          7 |          7 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                    bd_top_SpmvExp1_0_0_ram_16x64_888 |         47 |         23 |      24 |    0 |     0 |      0 |      0 |    0 |          0 |
|           qTime                                                                                   |                                                bd_top_SpmvExp1_0_0_Queue16_UInt64_23 |        115 |         75 |      40 |    0 |     9 |      0 |      0 |    0 |          0 |
|             (qTime)                                                                               |                                                bd_top_SpmvExp1_0_0_Queue16_UInt64_23 |          7 |          7 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                    bd_top_SpmvExp1_0_0_ram_16x64_887 |        108 |         68 |      40 |    0 |     0 |      0 |      0 |    0 |          0 |
|           readStreamColumnIndices                                                                 |                                               bd_top_SpmvExp1_0_0_ReadStreamWithLast |        784 |        482 |     302 |    0 |   211 |      0 |      0 |    0 |          0 |
|             (readStreamColumnIndices)                                                             |                                               bd_top_SpmvExp1_0_0_ReadStreamWithLast |          1 |          1 |       0 |    0 |   195 |      0 |      0 |    0 |          0 |
|             addressPhase_sinkBuffered__sinkBuffer                                                 |                                    bd_top_SpmvExp1_0_0_Queue2_ReadAddressChannel_881 |        100 |         60 |      40 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (addressPhase_sinkBuffered__sinkBuffer)                                             |                                    bd_top_SpmvExp1_0_0_Queue2_ReadAddressChannel_881 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                     bd_top_SpmvExp1_0_0_ram_2x73_886 |         98 |         58 |      40 |    0 |     0 |      0 |      0 |    0 |          0 |
|             dataPhase_sinkBuffered__sinkBuffer                                                    |                                              bd_top_SpmvExp1_0_0_Queue2_DataLast_882 |        217 |         69 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (dataPhase_sinkBuffered__sinkBuffer)                                                |                                              bd_top_SpmvExp1_0_0_Queue2_DataLast_882 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x257_885 |        214 |         66 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             filtering_arrival_sinkBuffered__sinkBuffer                                            |                                        bd_top_SpmvExp1_0_0_Queue2_ReadStreamTask_883 |        331 |        257 |      74 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (filtering_arrival_sinkBuffered__sinkBuffer)                                        |                                        bd_top_SpmvExp1_0_0_Queue2_ReadStreamTask_883 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x128_884 |        328 |        254 |      74 |    0 |     0 |      0 |      0 |    0 |          0 |
|             qLength                                                                               |                                                    bd_top_SpmvExp1_0_0_Queue8_UInt64 |        135 |         95 |      40 |    0 |     7 |      0 |      0 |    0 |          0 |
|               (qLength)                                                                           |                                                    bd_top_SpmvExp1_0_0_Queue8_UInt64 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                         bd_top_SpmvExp1_0_0_ram_8x64 |        129 |         89 |      40 |    0 |     0 |      0 |      0 |    0 |          0 |
|           readStreamRowLengths                                                                    |                                                       bd_top_SpmvExp1_0_0_ReadStream |        414 |        300 |     114 |    0 |   136 |      0 |      0 |    0 |          0 |
|             (readStreamRowLengths)                                                                |                                                       bd_top_SpmvExp1_0_0_ReadStream |          0 |          0 |       0 |    0 |   130 |      0 |      0 |    0 |          0 |
|             addressPhase_sinkBuffered__sinkBuffer                                                 |                                    bd_top_SpmvExp1_0_0_Queue2_ReadAddressChannel_877 |         82 |         42 |      40 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (addressPhase_sinkBuffered__sinkBuffer)                                             |                                    bd_top_SpmvExp1_0_0_Queue2_ReadAddressChannel_877 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                     bd_top_SpmvExp1_0_0_ram_2x73_880 |         80 |         40 |      40 |    0 |     0 |      0 |      0 |    0 |          0 |
|             filtering_arrival_sinkBuffered__sinkBuffer                                            |                                        bd_top_SpmvExp1_0_0_Queue2_ReadStreamTask_878 |        332 |        258 |      74 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (filtering_arrival_sinkBuffered__sinkBuffer)                                        |                                        bd_top_SpmvExp1_0_0_Queue2_ReadStreamTask_878 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x128_879 |        330 |        256 |      74 |    0 |     0 |      0 |      0 |    0 |          0 |
|           readStreamValues                                                                        |                                                    bd_top_SpmvExp1_0_0_ReadStream_24 |        420 |        306 |     114 |    0 |   136 |      0 |      0 |    0 |          0 |
|             (readStreamValues)                                                                    |                                                    bd_top_SpmvExp1_0_0_ReadStream_24 |         72 |         72 |       0 |    0 |   130 |      0 |      0 |    0 |          0 |
|             addressPhase_sinkBuffered__sinkBuffer                                                 |                                    bd_top_SpmvExp1_0_0_Queue2_ReadAddressChannel_874 |         64 |         24 |      40 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (addressPhase_sinkBuffered__sinkBuffer)                                             |                                    bd_top_SpmvExp1_0_0_Queue2_ReadAddressChannel_874 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                     bd_top_SpmvExp1_0_0_ram_2x73_876 |         63 |         23 |      40 |    0 |     0 |      0 |      0 |    0 |          0 |
|             filtering_arrival_sinkBuffered__sinkBuffer                                            |                                            bd_top_SpmvExp1_0_0_Queue2_ReadStreamTask |        284 |        210 |      74 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (filtering_arrival_sinkBuffered__sinkBuffer)                                        |                                            bd_top_SpmvExp1_0_0_Queue2_ReadStreamTask |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x128_875 |        280 |        206 |      74 |    0 |     0 |      0 |      0 |    0 |          0 |
|           responseBufferReadStreamColumnIndices                                                   |                                                   bd_top_SpmvExp1_0_0_ResponseBuffer |        358 |         18 |     340 |    0 |    23 |      0 |      0 |    0 |          0 |
|             read_arrival0_sinkBuffered__sinkBuffer                                                |                                    bd_top_SpmvExp1_0_0_Queue2_ReadAddressChannel_867 |         42 |          2 |      40 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (read_arrival0_sinkBuffered__sinkBuffer)                                            |                                    bd_top_SpmvExp1_0_0_Queue2_ReadAddressChannel_867 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                     bd_top_SpmvExp1_0_0_ram_2x73_873 |         40 |          0 |      40 |    0 |     0 |      0 |      0 |    0 |          0 |
|             read_arrival1_sinkBuffered__sinkBuffer                                                |                                       bd_top_SpmvExp1_0_0_Queue2_ReadDataChannel_868 |        151 |          3 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (read_arrival1_sinkBuffered__sinkBuffer)                                            |                                       bd_top_SpmvExp1_0_0_Queue2_ReadDataChannel_868 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x259_872 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             read_arrival1_sourceBuffer                                                            |                                      bd_top_SpmvExp1_0_0_Queue32_ReadDataChannel_869 |        163 |         11 |     152 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (read_arrival1_sourceBuffer)                                                        |                                      bd_top_SpmvExp1_0_0_Queue32_ReadDataChannel_869 |          7 |          7 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x259_871 |        156 |          4 |     152 |    0 |     0 |      0 |      0 |    0 |          0 |
|             read_ctrR                                                                             |                                                    bd_top_SpmvExp1_0_0_CounterEx_870 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|           responseBufferReadStreamRowLengths                                                      |                                                bd_top_SpmvExp1_0_0_ResponseBuffer_25 |        431 |         91 |     340 |    0 |    23 |      0 |      0 |    0 |          0 |
|             read_arrival0_sinkBuffered__sinkBuffer                                                |                                    bd_top_SpmvExp1_0_0_Queue2_ReadAddressChannel_860 |         44 |          4 |      40 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (read_arrival0_sinkBuffered__sinkBuffer)                                            |                                    bd_top_SpmvExp1_0_0_Queue2_ReadAddressChannel_860 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                     bd_top_SpmvExp1_0_0_ram_2x73_866 |         40 |          0 |      40 |    0 |     0 |      0 |      0 |    0 |          0 |
|             read_arrival1_sinkBuffered__sinkBuffer                                                |                                       bd_top_SpmvExp1_0_0_Queue2_ReadDataChannel_861 |        215 |         67 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (read_arrival1_sinkBuffered__sinkBuffer)                                            |                                       bd_top_SpmvExp1_0_0_Queue2_ReadDataChannel_861 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x259_865 |        213 |         65 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             read_arrival1_sourceBuffer                                                            |                                      bd_top_SpmvExp1_0_0_Queue32_ReadDataChannel_862 |        163 |         11 |     152 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (read_arrival1_sourceBuffer)                                                        |                                      bd_top_SpmvExp1_0_0_Queue32_ReadDataChannel_862 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x259_864 |        155 |          3 |     152 |    0 |     0 |      0 |      0 |    0 |          0 |
|             read_ctrR                                                                             |                                                    bd_top_SpmvExp1_0_0_CounterEx_863 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|           responseBufferReadStreamValue                                                           |                                                bd_top_SpmvExp1_0_0_ResponseBuffer_26 |        432 |         92 |     340 |    0 |    23 |      0 |      0 |    0 |          0 |
|             read_arrival0_sinkBuffered__sinkBuffer                                                |                                        bd_top_SpmvExp1_0_0_Queue2_ReadAddressChannel |         45 |          5 |      40 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (read_arrival0_sinkBuffered__sinkBuffer)                                            |                                        bd_top_SpmvExp1_0_0_Queue2_ReadAddressChannel |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                     bd_top_SpmvExp1_0_0_ram_2x73_859 |         40 |          0 |      40 |    0 |     0 |      0 |      0 |    0 |          0 |
|             read_arrival1_sinkBuffered__sinkBuffer                                                |                                       bd_top_SpmvExp1_0_0_Queue2_ReadDataChannel_858 |        217 |         69 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (read_arrival1_sinkBuffered__sinkBuffer)                                            |                                       bd_top_SpmvExp1_0_0_Queue2_ReadDataChannel_858 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                        bd_top_SpmvExp1_0_0_ram_2x259 |        213 |         65 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             read_arrival1_sourceBuffer                                                            |                                          bd_top_SpmvExp1_0_0_Queue32_ReadDataChannel |        163 |         11 |     152 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (read_arrival1_sourceBuffer)                                                        |                                          bd_top_SpmvExp1_0_0_Queue32_ReadDataChannel |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                       bd_top_SpmvExp1_0_0_ram_32x259 |        155 |          3 |     152 |    0 |     0 |      0 |      0 |    0 |          0 |
|             read_ctrR                                                                             |                                                        bd_top_SpmvExp1_0_0_CounterEx |          7 |          7 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|           rowReduce                                                                               |                                                        bd_top_SpmvExp1_0_0_RowReduce |      74024 |      38784 |   35236 |    4 | 10466 |      0 |      0 |    0 |          0 |
|             (rowReduce)                                                                           |                                                        bd_top_SpmvExp1_0_0_RowReduce |         32 |         32 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|             batchAddCluster0_arbiter                                                              |                                            bd_top_SpmvExp1_0_0_elasticBasicArbiter_2 |       2836 |       2536 |     300 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (batchAddCluster0_arbiter)                                                          |                                            bd_top_SpmvExp1_0_0_elasticBasicArbiter_2 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               select_sinkBuffer                                                                   |                                                 bd_top_SpmvExp1_0_0_Queue2_UInt3_854 |          7 |          3 |       4 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (select_sinkBuffer)                                                               |                                                 bd_top_SpmvExp1_0_0_Queue2_UInt3_854 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x3_857 |          6 |          2 |       4 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sink_sinkBuffer                                                                     |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_855 |       2830 |       2534 |     296 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 (sink_sinkBuffer)                                                                 |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_855 |         26 |         26 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x512_856 |       2804 |       2508 |     296 |    0 |     0 |      0 |      0 |    0 |          0 |
|             batchAddCluster0_batchAdd                                                             |                                                         bd_top_SpmvExp1_0_0_BatchAdd |       5295 |       5146 |     148 |    1 |  2228 |      0 |      0 |    0 |          0 |
|               (batchAddCluster0_batchAdd)                                                         |                                                         bd_top_SpmvExp1_0_0_BatchAdd |        728 |        728 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               add0                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_802 |        550 |        550 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_849 |        550 |        550 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add1                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_803 |        551 |        551 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_844 |        551 |        551 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add2                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_804 |        555 |        555 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_839 |        555 |        555 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add3                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_805 |        551 |        551 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_834 |        551 |        551 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add4                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_806 |        555 |        555 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_829 |        555 |        555 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add5                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_807 |        554 |        554 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_824 |        554 |        554 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add6                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_808 |        555 |        555 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_819 |        555 |        555 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add7                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_809 |        552 |        552 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_814 |        552 |        552 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               wrapper                                                                             |                                                    bd_top_SpmvExp1_0_0_Wrapper_1_810 |        160 |         11 |     148 |    1 |    12 |      0 |      0 |    0 |          0 |
|                 (wrapper)                                                                         |                                                    bd_top_SpmvExp1_0_0_Wrapper_1_810 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                   bd_top_SpmvExp1_0_0_Counter_33_811 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 qOutput                                                                           |                                               bd_top_SpmvExp1_0_0_Queue8_UInt256_812 |        155 |          7 |     148 |    0 |     7 |      0 |      0 |    0 |          0 |
|             batchAddCluster0_batchAddQueue                                                        |                                                    bd_top_SpmvExp1_0_0_Queue16_UInt5 |         24 |         20 |       4 |    0 |     9 |      0 |      0 |    0 |          0 |
|               (batchAddCluster0_batchAddQueue)                                                    |                                                    bd_top_SpmvExp1_0_0_Queue16_UInt5 |          6 |          6 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                     bd_top_SpmvExp1_0_0_ram_16x5_801 |         19 |         15 |       4 |    0 |     0 |      0 |      0 |    0 |          0 |
|             batchAddCluster1_arbiter                                                              |                                         bd_top_SpmvExp1_0_0_elasticBasicArbiter_2_36 |       2820 |       2520 |     300 |    0 |    13 |      0 |      0 |    0 |          0 |
|               (batchAddCluster1_arbiter)                                                          |                                         bd_top_SpmvExp1_0_0_elasticBasicArbiter_2_36 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               select_sinkBuffer                                                                   |                                                 bd_top_SpmvExp1_0_0_Queue2_UInt3_797 |          7 |          3 |       4 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (select_sinkBuffer)                                                               |                                                 bd_top_SpmvExp1_0_0_Queue2_UInt3_797 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x3_800 |          6 |          2 |       4 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sink_sinkBuffer                                                                     |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_798 |       2813 |       2517 |     296 |    0 |     7 |      0 |      0 |    0 |          0 |
|                 (sink_sinkBuffer)                                                                 |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_798 |         26 |         26 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x512_799 |       2787 |       2491 |     296 |    0 |     0 |      0 |      0 |    0 |          0 |
|             batchAddCluster1_batchAdd                                                             |                                                      bd_top_SpmvExp1_0_0_BatchAdd_37 |       5280 |       5131 |     148 |    1 |  2228 |      0 |      0 |    0 |          0 |
|               (batchAddCluster1_batchAdd)                                                         |                                                      bd_top_SpmvExp1_0_0_BatchAdd_37 |        720 |        720 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               add0                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_745 |        551 |        551 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_792 |        551 |        551 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add1                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_746 |        552 |        552 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_787 |        552 |        552 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add2                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_747 |        552 |        552 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_782 |        552 |        552 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add3                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_748 |        550 |        550 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_777 |        550 |        550 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add4                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_749 |        554 |        554 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_772 |        554 |        554 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add5                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_750 |        556 |        556 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_767 |        556 |        556 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add6                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_751 |        554 |        554 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_762 |        554 |        554 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add7                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_752 |        551 |        551 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_757 |        551 |        551 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               wrapper                                                                             |                                                    bd_top_SpmvExp1_0_0_Wrapper_1_753 |        160 |         11 |     148 |    1 |    12 |      0 |      0 |    0 |          0 |
|                 (wrapper)                                                                         |                                                    bd_top_SpmvExp1_0_0_Wrapper_1_753 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                   bd_top_SpmvExp1_0_0_Counter_33_754 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 qOutput                                                                           |                                               bd_top_SpmvExp1_0_0_Queue8_UInt256_755 |        155 |          7 |     148 |    0 |     7 |      0 |      0 |    0 |          0 |
|             batchAddCluster1_batchAddQueue                                                        |                                                 bd_top_SpmvExp1_0_0_Queue16_UInt5_38 |         24 |         20 |       4 |    0 |     9 |      0 |      0 |    0 |          0 |
|               (batchAddCluster1_batchAddQueue)                                                    |                                                 bd_top_SpmvExp1_0_0_Queue16_UInt5_38 |          6 |          6 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                     bd_top_SpmvExp1_0_0_ram_16x5_744 |         19 |         15 |       4 |    0 |     0 |      0 |      0 |    0 |          0 |
|             batchAddCluster2_arbiter                                                              |                                         bd_top_SpmvExp1_0_0_elasticBasicArbiter_2_39 |       2841 |       2541 |     300 |    0 |    17 |      0 |      0 |    0 |          0 |
|               (batchAddCluster2_arbiter)                                                          |                                         bd_top_SpmvExp1_0_0_elasticBasicArbiter_2_39 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               select_sinkBuffer                                                                   |                                                 bd_top_SpmvExp1_0_0_Queue2_UInt3_740 |          7 |          3 |       4 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (select_sinkBuffer)                                                               |                                                 bd_top_SpmvExp1_0_0_Queue2_UInt3_740 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x3_743 |          6 |          2 |       4 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sink_sinkBuffer                                                                     |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_741 |       2835 |       2539 |     296 |    0 |    11 |      0 |      0 |    0 |          0 |
|                 (sink_sinkBuffer)                                                                 |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_741 |         25 |         25 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x512_742 |       2810 |       2514 |     296 |    0 |     0 |      0 |      0 |    0 |          0 |
|             batchAddCluster2_batchAdd                                                             |                                                      bd_top_SpmvExp1_0_0_BatchAdd_40 |       5292 |       5143 |     148 |    1 |  2228 |      0 |      0 |    0 |          0 |
|               (batchAddCluster2_batchAdd)                                                         |                                                      bd_top_SpmvExp1_0_0_BatchAdd_40 |        723 |        723 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               add0                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_688 |        551 |        551 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_735 |        551 |        551 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add1                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_689 |        553 |        553 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_730 |        553 |        553 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add2                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_690 |        552 |        552 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_725 |        552 |        552 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add3                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_691 |        557 |        557 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_720 |        557 |        557 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add4                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_692 |        552 |        552 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_715 |        552 |        552 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add5                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_693 |        559 |        559 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_710 |        559 |        559 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add6                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_694 |        553 |        553 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_705 |        553 |        553 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add7                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_695 |        551 |        551 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_700 |        551 |        551 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               wrapper                                                                             |                                                    bd_top_SpmvExp1_0_0_Wrapper_1_696 |        160 |         11 |     148 |    1 |    12 |      0 |      0 |    0 |          0 |
|                 (wrapper)                                                                         |                                                    bd_top_SpmvExp1_0_0_Wrapper_1_696 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                   bd_top_SpmvExp1_0_0_Counter_33_697 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 qOutput                                                                           |                                               bd_top_SpmvExp1_0_0_Queue8_UInt256_698 |        155 |          7 |     148 |    0 |     7 |      0 |      0 |    0 |          0 |
|             batchAddCluster2_batchAddQueue                                                        |                                                 bd_top_SpmvExp1_0_0_Queue16_UInt5_41 |         24 |         20 |       4 |    0 |     9 |      0 |      0 |    0 |          0 |
|               (batchAddCluster2_batchAddQueue)                                                    |                                                 bd_top_SpmvExp1_0_0_Queue16_UInt5_41 |          6 |          6 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                     bd_top_SpmvExp1_0_0_ram_16x5_687 |         19 |         15 |       4 |    0 |     0 |      0 |      0 |    0 |          0 |
|             batchAddCluster3_arbiter                                                              |                                         bd_top_SpmvExp1_0_0_elasticBasicArbiter_2_42 |       2828 |       2528 |     300 |    0 |    15 |      0 |      0 |    0 |          0 |
|               (batchAddCluster3_arbiter)                                                          |                                         bd_top_SpmvExp1_0_0_elasticBasicArbiter_2_42 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               select_sinkBuffer                                                                   |                                                     bd_top_SpmvExp1_0_0_Queue2_UInt3 |          7 |          3 |       4 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (select_sinkBuffer)                                                               |                                                     bd_top_SpmvExp1_0_0_Queue2_UInt3 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                          bd_top_SpmvExp1_0_0_ram_2x3 |          6 |          2 |       4 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sink_sinkBuffer                                                                     |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_685 |       2822 |       2526 |     296 |    0 |     9 |      0 |      0 |    0 |          0 |
|                 (sink_sinkBuffer)                                                                 |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_685 |         26 |         26 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x512_686 |       2796 |       2500 |     296 |    0 |     0 |      0 |      0 |    0 |          0 |
|             batchAddCluster3_batchAdd                                                             |                                                      bd_top_SpmvExp1_0_0_BatchAdd_43 |       5282 |       5133 |     148 |    1 |  2229 |      0 |      0 |    0 |          0 |
|               (batchAddCluster3_batchAdd)                                                         |                                                      bd_top_SpmvExp1_0_0_BatchAdd_43 |        722 |        722 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               add0                                                                                |                                                            bd_top_SpmvExp1_0_0_OpAdd |        551 |        551 |       0 |    0 |   278 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_680 |        551 |        551 |       0 |    0 |   278 |      0 |      0 |    0 |          0 |
|               add1                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_643 |        552 |        552 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_675 |        552 |        552 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add2                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_644 |        553 |        553 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_670 |        553 |        553 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add3                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_645 |        551 |        551 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_665 |        551 |        551 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add4                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_646 |        553 |        553 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_660 |        553 |        553 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add5                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_647 |        553 |        553 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_655 |        553 |        553 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add6                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_648 |        553 |        553 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                         bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23_650 |        553 |        553 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               add7                                                                                |                                                        bd_top_SpmvExp1_0_0_OpAdd_649 |        556 |        556 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|                 module_0                                                                          |                                             bd_top_SpmvExp1_0_0_AddFp_Pipelined_8_23 |        556 |        556 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|               wrapper                                                                             |                                                        bd_top_SpmvExp1_0_0_Wrapper_1 |        160 |         11 |     148 |    1 |    12 |      0 |      0 |    0 |          0 |
|                 (wrapper)                                                                         |                                                        bd_top_SpmvExp1_0_0_Wrapper_1 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                       bd_top_SpmvExp1_0_0_Counter_33 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 qOutput                                                                           |                                                   bd_top_SpmvExp1_0_0_Queue8_UInt256 |        155 |          7 |     148 |    0 |     7 |      0 |      0 |    0 |          0 |
|             batchAddCluster3_batchAddQueue                                                        |                                                 bd_top_SpmvExp1_0_0_Queue16_UInt5_44 |         24 |         20 |       4 |    0 |     9 |      0 |      0 |    0 |          0 |
|               (batchAddCluster3_batchAddQueue)                                                    |                                                 bd_top_SpmvExp1_0_0_Queue16_UInt5_44 |          6 |          6 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                         bd_top_SpmvExp1_0_0_ram_16x5 |         19 |         15 |       4 |    0 |     0 |      0 |      0 |    0 |          0 |
|             elasticCounter                                                                        |                                                       bd_top_SpmvExp1_0_0_Counter_37 |         35 |         35 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             elasticCounter_1                                                                      |                                                    bd_top_SpmvExp1_0_0_Counter_37_45 |       2331 |       2331 |       0 |    0 |    39 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_0                                                                    |                                                  bd_top_SpmvExp1_0_0_RowReduceSingle |        906 |        162 |     744 |    0 |    27 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_0)                                                                |                                                  bd_top_SpmvExp1_0_0_RowReduceSingle |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_629 |        739 |        147 |     592 |    0 |    14 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_636 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_637 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_638 |        301 |          5 |     296 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_639 |        286 |        138 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_630 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_630 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_635 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_631 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_631 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_634 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_632 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_632 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_633 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_1                                                                    |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_46 |        907 |        163 |     744 |    0 |    28 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_1)                                                                |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_46 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_615 |        740 |        148 |     592 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_622 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_623 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_624 |        300 |          4 |     296 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_625 |        287 |        139 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_616 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_616 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_621 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_617 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_617 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_620 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_618 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_618 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_619 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_10                                                                   |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_47 |        907 |        163 |     744 |    0 |    28 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_10)                                                               |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_47 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_601 |        740 |        148 |     592 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_608 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_609 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_610 |        300 |          4 |     296 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_611 |        287 |        139 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_602 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_602 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_607 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_603 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_603 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_606 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_604 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_604 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_605 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_11                                                                   |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_48 |        906 |        162 |     744 |    0 |    28 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_11)                                                               |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_48 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_587 |        739 |        147 |     592 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_594 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_595 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_596 |        299 |          3 |     296 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_597 |        288 |        140 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_588 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_588 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_593 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_589 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_589 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_592 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_590 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_590 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_591 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_12                                                                   |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_49 |        906 |        162 |     744 |    0 |    28 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_12)                                                               |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_49 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_573 |        739 |        147 |     592 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_580 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_581 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_582 |        300 |          4 |     296 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_583 |        287 |        139 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_574 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_574 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_579 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_575 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_575 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_578 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_576 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_576 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_577 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_13                                                                   |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_50 |        909 |        165 |     744 |    0 |    28 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_13)                                                               |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_50 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_559 |        742 |        150 |     592 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_566 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_567 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_568 |        301 |          5 |     296 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_569 |        288 |        140 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_560 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_560 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_565 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_561 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_561 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_564 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_562 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_562 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_563 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_14                                                                   |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_51 |        905 |        161 |     744 |    0 |    29 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_14)                                                               |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_51 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_545 |        738 |        146 |     592 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_552 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_553 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_554 |        298 |          2 |     296 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_555 |        287 |        139 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_546 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_546 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_551 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_547 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_547 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_550 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_548 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_548 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_549 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_15                                                                   |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_52 |        906 |        162 |     744 |    0 |    29 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_15)                                                               |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_52 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_531 |        739 |        147 |     592 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_538 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_539 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_540 |        298 |          2 |     296 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_541 |        288 |        140 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_532 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_532 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_537 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_533 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_533 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_536 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_534 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_534 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_535 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_16                                                                   |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_53 |        907 |        163 |     744 |    0 |    27 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_16)                                                               |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_53 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_517 |        740 |        148 |     592 |    0 |    14 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_524 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_525 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_526 |        301 |          5 |     296 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_527 |        286 |        138 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_518 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_518 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_523 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_519 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_519 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_522 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_520 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_520 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_521 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_17                                                                   |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_54 |        907 |        163 |     744 |    0 |    28 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_17)                                                               |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_54 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_503 |        740 |        148 |     592 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_510 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_511 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_512 |        300 |          4 |     296 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_513 |        288 |        140 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_504 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_504 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_509 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_505 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_505 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_508 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_506 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_506 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_507 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_18                                                                   |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_55 |        906 |        162 |     744 |    0 |    28 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_18)                                                               |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_55 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_489 |        739 |        147 |     592 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_496 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_497 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_498 |        300 |          4 |     296 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_499 |        286 |        138 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_490 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_490 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_495 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_491 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_491 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_494 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_492 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_492 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_493 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_19                                                                   |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_56 |        904 |        160 |     744 |    0 |    28 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_19)                                                               |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_56 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_475 |        737 |        145 |     592 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_482 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_483 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_484 |        299 |          3 |     296 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_485 |        286 |        138 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_476 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_476 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_481 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_477 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_477 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_480 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_478 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_478 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_479 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_2                                                                    |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_57 |        908 |        164 |     744 |    0 |    29 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_2)                                                                |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_57 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_461 |        741 |        149 |     592 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_468 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_469 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_470 |        301 |          5 |     296 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_471 |        287 |        139 |     148 |    0 |     4 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_462 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_462 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_467 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_463 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_463 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_466 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_464 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_464 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_465 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_20                                                                   |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_58 |        907 |        163 |     744 |    0 |    28 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_20)                                                               |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_58 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_447 |        740 |        148 |     592 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_454 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_455 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_456 |        300 |          4 |     296 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_457 |        288 |        140 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_448 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_448 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_453 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_449 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_449 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_452 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_450 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_450 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_451 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_21                                                                   |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_59 |        907 |        163 |     744 |    0 |    28 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_21)                                                               |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_59 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_433 |        740 |        148 |     592 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_440 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_441 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_442 |        301 |          5 |     296 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_443 |        286 |        138 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_434 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_434 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_439 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_435 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_435 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_438 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_436 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_436 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_437 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_22                                                                   |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_60 |        905 |        161 |     744 |    0 |    29 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_22)                                                               |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_60 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_419 |        738 |        146 |     592 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_426 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_427 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_428 |        298 |          2 |     296 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_429 |        287 |        139 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_420 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_420 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_425 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_421 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_421 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_424 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_422 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_422 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_423 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_23                                                                   |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_61 |        904 |        160 |     744 |    0 |    29 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_23)                                                               |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_61 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_405 |        737 |        145 |     592 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_412 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_413 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_414 |        298 |          2 |     296 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_415 |        286 |        138 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_406 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_406 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_411 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_407 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_407 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_410 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_408 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_408 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_409 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_24                                                                   |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_62 |        907 |        163 |     744 |    0 |    27 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_24)                                                               |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_62 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_391 |        740 |        148 |     592 |    0 |    14 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_398 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_399 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_400 |        301 |          5 |     296 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_401 |        287 |        139 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_392 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_392 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_397 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_393 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_393 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_396 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_394 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_394 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_395 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_25                                                                   |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_63 |        907 |        163 |     744 |    0 |    28 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_25)                                                               |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_63 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_377 |        740 |        148 |     592 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_384 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_385 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_386 |        300 |          4 |     296 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_387 |        288 |        140 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_378 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_378 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_383 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_379 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_379 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_382 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_380 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_380 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_381 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_26                                                                   |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_64 |        908 |        164 |     744 |    0 |    28 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_26)                                                               |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_64 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_363 |        741 |        149 |     592 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_370 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_371 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_372 |        301 |          5 |     296 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_373 |        288 |        140 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_364 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_364 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_369 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_365 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_365 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_368 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_366 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_366 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_367 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_27                                                                   |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_65 |        906 |        162 |     744 |    0 |    28 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_27)                                                               |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_65 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_349 |        739 |        147 |     592 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_356 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_357 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_358 |        299 |          3 |     296 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_359 |        287 |        139 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_350 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_350 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_355 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_351 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_351 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_354 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_352 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_352 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_353 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_28                                                                   |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_66 |        906 |        162 |     744 |    0 |    28 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_28)                                                               |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_66 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_335 |        739 |        147 |     592 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_342 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_343 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_344 |        300 |          4 |     296 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_345 |        287 |        139 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_336 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_336 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_341 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_337 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_337 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_340 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_338 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_338 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_339 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_29                                                                   |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_67 |        908 |        164 |     744 |    0 |    28 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_29)                                                               |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_67 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_321 |        741 |        149 |     592 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_328 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_329 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_330 |        301 |          5 |     296 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_331 |        287 |        139 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_322 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_322 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_327 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_323 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_323 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_326 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_324 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_324 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_325 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_3                                                                    |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_68 |        906 |        162 |     744 |    0 |    28 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_3)                                                                |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_68 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_307 |        739 |        147 |     592 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_314 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_315 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_316 |        299 |          3 |     296 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_317 |        288 |        140 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_308 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_308 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_313 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_309 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_309 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_312 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_310 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_310 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_311 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_30                                                                   |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_69 |        906 |        162 |     744 |    0 |    29 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_30)                                                               |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_69 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_293 |        739 |        147 |     592 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_300 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_301 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_302 |        298 |          2 |     296 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_303 |        288 |        140 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_294 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_294 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_299 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_295 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_295 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_298 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_296 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_296 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_297 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_31                                                                   |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_70 |        905 |        161 |     744 |    0 |    29 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_31)                                                               |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_70 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_279 |        738 |        146 |     592 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_286 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_287 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_288 |        298 |          2 |     296 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_289 |        287 |        139 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_280 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_280 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_285 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_281 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_281 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_284 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_282 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_282 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_283 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_4                                                                    |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_71 |        907 |        163 |     744 |    0 |    28 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_4)                                                                |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_71 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_265 |        740 |        148 |     592 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_272 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_273 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_274 |        300 |          4 |     296 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_275 |        288 |        140 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_266 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_266 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_271 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_267 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_267 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_270 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_268 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_268 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_269 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_5                                                                    |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_72 |        909 |        165 |     744 |    0 |    28 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_5)                                                                |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_72 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_251 |        742 |        150 |     592 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_258 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_259 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_260 |        301 |          5 |     296 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_261 |        288 |        140 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_252 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_252 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_257 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_253 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_253 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_256 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_254 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_254 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_255 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_6                                                                    |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_73 |        905 |        161 |     744 |    0 |    29 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_6)                                                                |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_73 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_237 |        738 |        146 |     592 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_244 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_245 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_246 |        298 |          2 |     296 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_247 |        287 |        139 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_238 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_238 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_243 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_239 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_239 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_242 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_240 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_240 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_241 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_7                                                                    |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_74 |        906 |        162 |     744 |    0 |    29 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_7)                                                                |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_74 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_223 |        739 |        147 |     592 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_230 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_231 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_232 |        298 |          2 |     296 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_233 |        288 |        140 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_224 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_224 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_229 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_225 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_225 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_228 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_226 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_226 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_227 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_8                                                                    |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_75 |        908 |        164 |     744 |    0 |    27 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_8)                                                                |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_75 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                         bd_top_SpmvExp1_0_0_RequestResponseGuard_209 |        741 |        149 |     592 |    0 |    14 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                      bd_top_SpmvExp1_0_0_Counter_216 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                               bd_top_SpmvExp1_0_0_Queue4_UInt256_217 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_Bundle2_218 |        301 |          5 |     296 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_219 |        287 |        139 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_210 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_210 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_215 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_211 |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_211 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_214 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_212 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_212 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_213 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rowReduceSingleN_9                                                                    |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_76 |        907 |        163 |     744 |    0 |    28 |      0 |      0 |    0 |          0 |
|               (rowReduceSingleN_9)                                                                |                                               bd_top_SpmvExp1_0_0_RowReduceSingle_76 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               requestResponseGuard                                                                |                                             bd_top_SpmvExp1_0_0_RequestResponseGuard |        740 |        148 |     592 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 ctr                                                                               |                                                          bd_top_SpmvExp1_0_0_Counter |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 respQueue                                                                         |                                                   bd_top_SpmvExp1_0_0_Queue4_UInt256 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer                                                          |                                                   bd_top_SpmvExp1_0_0_Queue2_Bundle2 |        300 |          4 |     296 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 sinkBuffered__sinkBuffer_1                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_207 |        288 |        140 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               sinkBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_203 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_203 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                    bd_top_SpmvExp1_0_0_ram_2x256_206 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffer_1                                                                        |                                                      bd_top_SpmvExp1_0_0_Queue2_Bool |          8 |          6 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffer_1)                                                                    |                                                      bd_top_SpmvExp1_0_0_Queue2_Bool |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                      bd_top_SpmvExp1_0_0_ram_2x1_205 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|               sinkBuffered__sinkBuffer                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_204 |          6 |          4 |       2 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 (sinkBuffered__sinkBuffer)                                                        |                                                  bd_top_SpmvExp1_0_0_Queue2_Bool_204 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 ram_ext                                                                           |                                                          bd_top_SpmvExp1_0_0_ram_2x1 |          3 |          1 |       2 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer                                                                            |                                                 bd_top_SpmvExp1_0_0_Queue32_DataLast |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer)                                                                        |                                                 bd_top_SpmvExp1_0_0_Queue32_DataLast |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_202 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_1                                                                          |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_77 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_1)                                                                      |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_77 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_201 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_10                                                                         |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_78 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_10)                                                                     |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_78 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_200 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_11                                                                         |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_79 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_11)                                                                     |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_79 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_199 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_12                                                                         |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_80 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_12)                                                                     |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_80 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_198 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_13                                                                         |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_81 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_13)                                                                     |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_81 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_197 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_14                                                                         |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_82 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_14)                                                                     |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_82 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_196 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_15                                                                         |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_83 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_15)                                                                     |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_83 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_195 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_16                                                                         |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_84 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_16)                                                                     |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_84 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_194 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_17                                                                         |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_85 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_17)                                                                     |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_85 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_193 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_18                                                                         |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_86 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_18)                                                                     |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_86 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_192 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_19                                                                         |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_87 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_19)                                                                     |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_87 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_191 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_2                                                                          |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_88 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_2)                                                                      |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_88 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_190 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_20                                                                         |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_89 |        157 |          9 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_20)                                                                     |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_89 |          7 |          7 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_189 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_21                                                                         |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_90 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_21)                                                                     |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_90 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_188 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_22                                                                         |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_91 |        157 |          9 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_22)                                                                     |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_91 |          7 |          7 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_187 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_23                                                                         |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_92 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_23)                                                                     |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_92 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_186 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_24                                                                         |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_93 |        157 |          9 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_24)                                                                     |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_93 |          7 |          7 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_185 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_25                                                                         |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_94 |        157 |          9 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_25)                                                                     |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_94 |          7 |          7 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_184 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_26                                                                         |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_95 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_26)                                                                     |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_95 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_183 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_27                                                                         |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_96 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_27)                                                                     |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_96 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_182 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_28                                                                         |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_97 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_28)                                                                     |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_97 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_181 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_29                                                                         |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_98 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_29)                                                                     |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_98 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_180 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_3                                                                          |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_99 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_3)                                                                      |                                              bd_top_SpmvExp1_0_0_Queue32_DataLast_99 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_179 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_30                                                                         |                                             bd_top_SpmvExp1_0_0_Queue32_DataLast_100 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_30)                                                                     |                                             bd_top_SpmvExp1_0_0_Queue32_DataLast_100 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_178 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_31                                                                         |                                             bd_top_SpmvExp1_0_0_Queue32_DataLast_101 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_31)                                                                     |                                             bd_top_SpmvExp1_0_0_Queue32_DataLast_101 |         10 |         10 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_177 |        148 |          0 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_4                                                                          |                                             bd_top_SpmvExp1_0_0_Queue32_DataLast_102 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_4)                                                                      |                                             bd_top_SpmvExp1_0_0_Queue32_DataLast_102 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_176 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_5                                                                          |                                             bd_top_SpmvExp1_0_0_Queue32_DataLast_103 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_5)                                                                      |                                             bd_top_SpmvExp1_0_0_Queue32_DataLast_103 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_175 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_6                                                                          |                                             bd_top_SpmvExp1_0_0_Queue32_DataLast_104 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_6)                                                                      |                                             bd_top_SpmvExp1_0_0_Queue32_DataLast_104 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_174 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_7                                                                          |                                             bd_top_SpmvExp1_0_0_Queue32_DataLast_105 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_7)                                                                      |                                             bd_top_SpmvExp1_0_0_Queue32_DataLast_105 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_173 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_8                                                                          |                                             bd_top_SpmvExp1_0_0_Queue32_DataLast_106 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_8)                                                                      |                                             bd_top_SpmvExp1_0_0_Queue32_DataLast_106 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                   bd_top_SpmvExp1_0_0_ram_32x257_172 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffer_9                                                                          |                                             bd_top_SpmvExp1_0_0_Queue32_DataLast_107 |        158 |         10 |     148 |    0 |    11 |      0 |      0 |    0 |          0 |
|               (sinkBuffer_9)                                                                      |                                             bd_top_SpmvExp1_0_0_Queue32_DataLast_107 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                       bd_top_SpmvExp1_0_0_ram_32x257 |        150 |          2 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sinkBuffered__sinkBuffer                                                              |                                                  bd_top_SpmvExp1_0_0_Queue2_DataLast |        175 |         27 |     148 |    0 |     6 |      0 |      0 |    0 |          0 |
|               (sinkBuffered__sinkBuffer)                                                          |                                                  bd_top_SpmvExp1_0_0_Queue2_DataLast |          8 |          8 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                        bd_top_SpmvExp1_0_0_ram_2x257 |        167 |         19 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer                                                                          |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_108 |        152 |          4 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (sourceBuffer)                                                                      |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_108 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_171 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_1                                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_109 |        152 |          4 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_1)                                                                    |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_109 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_170 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_10                                                                       |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_110 |        152 |          4 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_10)                                                                   |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_110 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_169 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_11                                                                       |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_111 |        152 |          4 |     148 |    0 |     4 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_11)                                                                   |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_111 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_168 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_12                                                                       |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_112 |        152 |          4 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_12)                                                                   |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_112 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_167 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_13                                                                       |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_113 |        152 |          4 |     148 |    0 |     4 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_13)                                                                   |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_113 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_166 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_14                                                                       |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_114 |        151 |          3 |     148 |    0 |     4 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_14)                                                                   |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_114 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_165 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_15                                                                       |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_115 |        152 |          4 |     148 |    0 |     4 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_15)                                                                   |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_115 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_164 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_16                                                                       |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_116 |        152 |          4 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_16)                                                                   |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_116 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_163 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_17                                                                       |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_117 |        152 |          4 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_17)                                                                   |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_117 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_162 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_18                                                                       |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_118 |        152 |          4 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_18)                                                                   |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_118 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_161 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_19                                                                       |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_119 |        153 |          5 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_19)                                                                   |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_119 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_160 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_2                                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_120 |        152 |          4 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_2)                                                                    |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_120 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_159 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_20                                                                       |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_121 |        152 |          4 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_20)                                                                   |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_121 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_158 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_21                                                                       |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_122 |        152 |          4 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_21)                                                                   |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_122 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_157 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_22                                                                       |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_123 |        151 |          3 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_22)                                                                   |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_123 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_156 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_23                                                                       |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_124 |        152 |          4 |     148 |    0 |     4 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_23)                                                                   |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_124 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_155 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_24                                                                       |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_125 |        152 |          4 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_24)                                                                   |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_125 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_154 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_25                                                                       |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_126 |        152 |          4 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_25)                                                                   |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_126 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_153 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_26                                                                       |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_127 |        152 |          4 |     148 |    0 |     7 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_26)                                                                   |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_127 |          3 |          3 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_152 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_27                                                                       |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_128 |        152 |          4 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_27)                                                                   |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_128 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_151 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_28                                                                       |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_129 |        152 |          4 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_28)                                                                   |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_129 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_150 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_29                                                                       |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_130 |        152 |          4 |     148 |    0 |     4 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_29)                                                                   |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_130 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_149 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_3                                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_131 |        152 |          4 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_3)                                                                    |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_131 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_148 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_30                                                                       |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_132 |        152 |          4 |     148 |    0 |     7 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_30)                                                                   |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_132 |          3 |          3 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_147 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_31                                                                       |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_133 |        154 |          6 |     148 |    0 |     7 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_31)                                                                   |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_133 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_146 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_4                                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_134 |        152 |          4 |     148 |    0 |     4 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_4)                                                                    |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_134 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_145 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_5                                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_135 |        152 |          4 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_5)                                                                    |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_135 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_144 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_6                                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_136 |        151 |          3 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_6)                                                                    |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_136 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_143 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_7                                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_137 |        152 |          4 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_7)                                                                    |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_137 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_142 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_8                                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_138 |        152 |          4 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_8)                                                                    |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_138 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_141 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             sourceBuffer_9                                                                        |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_139 |        152 |          4 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|               (sourceBuffer_9)                                                                    |                                               bd_top_SpmvExp1_0_0_Queue2_UInt256_139 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                    bd_top_SpmvExp1_0_0_ram_2x256_140 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|           sinkBuffer                                                                              |                                                    bd_top_SpmvExp1_0_0_Queue2_UInt32 |        112 |         92 |      20 |    0 |     3 |      0 |      0 |    0 |          0 |
|             (sinkBuffer)                                                                          |                                                    bd_top_SpmvExp1_0_0_Queue2_UInt32 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                      bd_top_SpmvExp1_0_0_ram_2x32_35 |        108 |         88 |      20 |    0 |     0 |      0 |      0 |    0 |          0 |
|           sinkBuffer_1                                                                            |                                                   bd_top_SpmvExp1_0_0_Queue2_UInt256 |        894 |        746 |     148 |    0 |     5 |      0 |      0 |    0 |          0 |
|             (sinkBuffer_1)                                                                        |                                                   bd_top_SpmvExp1_0_0_Queue2_UInt256 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                     bd_top_SpmvExp1_0_0_ram_2x256_34 |        892 |        744 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|           sinkBuffer_2                                                                            |                                                 bd_top_SpmvExp1_0_0_Queue2_UInt32_27 |        165 |        145 |      20 |    0 |     3 |      0 |      0 |    0 |          0 |
|             (sinkBuffer_2)                                                                        |                                                 bd_top_SpmvExp1_0_0_Queue2_UInt32_27 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                         bd_top_SpmvExp1_0_0_ram_2x32 |        163 |        143 |      20 |    0 |     0 |      0 |      0 |    0 |          0 |
|           sinkBuffer_3                                                                            |                                                bd_top_SpmvExp1_0_0_Queue2_UInt256_28 |        152 |          4 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|             (sinkBuffer_3)                                                                        |                                                bd_top_SpmvExp1_0_0_Queue2_UInt256_28 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                     bd_top_SpmvExp1_0_0_ram_2x256_33 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|           sinkBuffer_4                                                                            |                                                bd_top_SpmvExp1_0_0_Queue2_UInt256_29 |        151 |          3 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|             (sinkBuffer_4)                                                                        |                                                bd_top_SpmvExp1_0_0_Queue2_UInt256_29 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                        bd_top_SpmvExp1_0_0_ram_2x256 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|           sinkBuffered__sinkBuffer                                                                |                                                  bd_top_SpmvExp1_0_0_Queue2_SpmvTask |        323 |         75 |     248 |    0 |     3 |      0 |      0 |    0 |          0 |
|             (sinkBuffered__sinkBuffer)                                                            |                                                  bd_top_SpmvExp1_0_0_Queue2_SpmvTask |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                        bd_top_SpmvExp1_0_0_ram_2x448 |        320 |         72 |     248 |    0 |     0 |      0 |      0 |    0 |          0 |
|           sinkBuffered__sinkBuffer_1                                                              |                                   bd_top_SpmvExp1_0_0_Queue2_ReadAddressChannel_7_30 |         33 |          5 |      28 |    0 |     3 |      0 |      0 |    0 |          0 |
|             (sinkBuffered__sinkBuffer_1)                                                          |                                   bd_top_SpmvExp1_0_0_Queue2_ReadAddressChannel_7_30 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                         bd_top_SpmvExp1_0_0_ram_2x93 |         30 |          2 |      28 |    0 |     0 |      0 |      0 |    0 |          0 |
|           writeStreamResult                                                                       |                                                      bd_top_SpmvExp1_0_0_WriteStream |        740 |        440 |     300 |    0 |   227 |      0 |      0 |    0 |          0 |
|             (writeStreamResult)                                                                   |                                                      bd_top_SpmvExp1_0_0_WriteStream |         76 |         76 |       0 |    0 |   197 |      0 |      0 |    0 |          0 |
|             addressPhase_arrival0_sinkBuffered__sinkBuffer                                        |                                       bd_top_SpmvExp1_0_0_Queue2_WriteAddressChannel |         43 |          3 |      40 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (addressPhase_arrival0_sinkBuffered__sinkBuffer)                                    |                                       bd_top_SpmvExp1_0_0_Queue2_WriteAddressChannel |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                         bd_top_SpmvExp1_0_0_ram_2x73 |         41 |          1 |      40 |    0 |     0 |      0 |      0 |    0 |          0 |
|             dataPhase_arrival0_sinkBuffered__sinkBuffer                                           |                                       bd_top_SpmvExp1_0_0_Queue2_WriteDataChannel_31 |        151 |          3 |     148 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (dataPhase_arrival0_sinkBuffered__sinkBuffer)                                       |                                       bd_top_SpmvExp1_0_0_Queue2_WriteDataChannel_31 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                        bd_top_SpmvExp1_0_0_ram_2x289 |        149 |          1 |     148 |    0 |     0 |      0 |      0 |    0 |          0 |
|             filtering_arrival0_sinkBuffered__sinkBuffer                                           |                                           bd_top_SpmvExp1_0_0_Queue2_WriteStreamTask |        314 |        242 |      72 |    0 |     3 |      0 |      0 |    0 |          0 |
|               (filtering_arrival0_sinkBuffered__sinkBuffer)                                       |                                           bd_top_SpmvExp1_0_0_Queue2_WriteStreamTask |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                        bd_top_SpmvExp1_0_0_ram_2x128 |        311 |        239 |      72 |    0 |     0 |      0 |      0 |    0 |          0 |
|             qLengthB                                                                              |                                                bd_top_SpmvExp1_0_0_Queue16_UInt64_32 |        131 |         95 |      36 |    0 |     9 |      0 |      0 |    0 |          0 |
|               (qLengthB)                                                                          |                                                bd_top_SpmvExp1_0_0_Queue16_UInt64_32 |          8 |          8 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                        bd_top_SpmvExp1_0_0_ram_16x64 |        123 |         87 |      36 |    0 |     0 |      0 |      0 |    0 |          0 |
|             qLengthW                                                                              |                                                    bd_top_SpmvExp1_0_0_Queue16_UInt4 |         22 |         18 |       4 |    0 |     9 |      0 |      0 |    0 |          0 |
|               (qLengthW)                                                                          |                                                    bd_top_SpmvExp1_0_0_Queue16_UInt4 |          5 |          5 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               ram_ext                                                                             |                                                         bd_top_SpmvExp1_0_0_ram_16x4 |         17 |         13 |       4 |    0 |     0 |      0 |      0 |    0 |          0 |
|             responsePhase_arrival0_sinkBuffered__sinkBuffer                                       |                                                     bd_top_SpmvExp1_0_0_Queue2_UInt0 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         stripe0                                                                                   |                                                           bd_top_SpmvExp1_0_0_Stripe |         92 |         32 |      60 |    0 |   136 |      0 |      0 |    0 |          0 |
|           (stripe0)                                                                               |                                                           bd_top_SpmvExp1_0_0_Stripe |          3 |          3 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|           rdReq__deq_q                                                                            |                                          bd_top_SpmvExp1_0_0_Queue1_AddressChannel_8 |          2 |          2 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           rdRespQueue_                                                                            |                                         bd_top_SpmvExp1_0_0_Queue1_ReadDataChannel_9 |          1 |          1 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|           s_axil__sinkBuffer                                                                      |                                      bd_top_SpmvExp1_0_0_Queue2_ReadDataChannel_3_10 |         24 |          4 |      20 |    0 |     3 |      0 |      0 |    0 |          0 |
|             (s_axil__sinkBuffer)                                                                  |                                      bd_top_SpmvExp1_0_0_Queue2_ReadDataChannel_3_10 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                      bd_top_SpmvExp1_0_0_ram_2x34_21 |         21 |          1 |      20 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s_axil__sinkBuffer_1                                                                    |                                   bd_top_SpmvExp1_0_0_Queue2_WriteResponseChannel_11 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s_axil__sourceBuffer                                                                    |                                         bd_top_SpmvExp1_0_0_Queue2_AddressChannel_12 |         13 |          5 |       8 |    0 |     3 |      0 |      0 |    0 |          0 |
|             (s_axil__sourceBuffer)                                                                |                                         bd_top_SpmvExp1_0_0_Queue2_AddressChannel_12 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                      bd_top_SpmvExp1_0_0_ram_2x13_20 |          9 |          1 |       8 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s_axil__sourceBuffer_1                                                                  |                                         bd_top_SpmvExp1_0_0_Queue2_AddressChannel_13 |         13 |          5 |       8 |    0 |     3 |      0 |      0 |    0 |          0 |
|             (s_axil__sourceBuffer_1)                                                              |                                         bd_top_SpmvExp1_0_0_Queue2_AddressChannel_13 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                      bd_top_SpmvExp1_0_0_ram_2x13_19 |          9 |          1 |       8 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s_axil__sourceBuffer_2                                                                  |                                     bd_top_SpmvExp1_0_0_Queue2_WriteDataChannel_1_14 |         29 |          5 |      24 |    0 |     3 |      0 |      0 |    0 |          0 |
|             (s_axil__sourceBuffer_2)                                                              |                                     bd_top_SpmvExp1_0_0_Queue2_WriteDataChannel_1_14 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                      bd_top_SpmvExp1_0_0_ram_2x36_18 |         25 |          1 |      24 |    0 |     0 |      0 |      0 |    0 |          0 |
|           wrReqData__deq_q                                                                        |                                       bd_top_SpmvExp1_0_0_Queue1_WriteDataChannel_15 |          2 |          2 |       0 |    0 |    37 |      0 |      0 |    0 |          0 |
|           wrReq__deq_q                                                                            |                                         bd_top_SpmvExp1_0_0_Queue1_AddressChannel_16 |          2 |          2 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           wrRespQueue_                                                                            |                                   bd_top_SpmvExp1_0_0_Queue1_WriteResponseChannel_17 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         stripe1                                                                                   |                                                         bd_top_SpmvExp1_0_0_Stripe_1 |        111 |         51 |      60 |    0 |   136 |      0 |      0 |    0 |          0 |
|           (stripe1)                                                                               |                                                         bd_top_SpmvExp1_0_0_Stripe_1 |         10 |         10 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|           rdReq__deq_q                                                                            |                                            bd_top_SpmvExp1_0_0_Queue1_AddressChannel |         16 |         16 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           rdRespQueue_                                                                            |                                           bd_top_SpmvExp1_0_0_Queue1_ReadDataChannel |          1 |          1 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|           s_axil__sinkBuffer                                                                      |                                         bd_top_SpmvExp1_0_0_Queue2_ReadDataChannel_3 |         23 |          3 |      20 |    0 |     3 |      0 |      0 |    0 |          0 |
|             (s_axil__sinkBuffer)                                                                  |                                         bd_top_SpmvExp1_0_0_Queue2_ReadDataChannel_3 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                         bd_top_SpmvExp1_0_0_ram_2x34 |         21 |          1 |      20 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s_axil__sinkBuffer_1                                                                    |                                      bd_top_SpmvExp1_0_0_Queue2_WriteResponseChannel |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s_axil__sourceBuffer                                                                    |                                            bd_top_SpmvExp1_0_0_Queue2_AddressChannel |         13 |          5 |       8 |    0 |     3 |      0 |      0 |    0 |          0 |
|             (s_axil__sourceBuffer)                                                                |                                            bd_top_SpmvExp1_0_0_Queue2_AddressChannel |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                       bd_top_SpmvExp1_0_0_ram_2x13_7 |          9 |          1 |       8 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s_axil__sourceBuffer_1                                                                  |                                          bd_top_SpmvExp1_0_0_Queue2_AddressChannel_5 |         13 |          5 |       8 |    0 |     3 |      0 |      0 |    0 |          0 |
|             (s_axil__sourceBuffer_1)                                                              |                                          bd_top_SpmvExp1_0_0_Queue2_AddressChannel_5 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                         bd_top_SpmvExp1_0_0_ram_2x13 |          9 |          1 |       8 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s_axil__sourceBuffer_2                                                                  |                                        bd_top_SpmvExp1_0_0_Queue2_WriteDataChannel_1 |         27 |          3 |      24 |    0 |     3 |      0 |      0 |    0 |          0 |
|             (s_axil__sourceBuffer_2)                                                              |                                        bd_top_SpmvExp1_0_0_Queue2_WriteDataChannel_1 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             ram_ext                                                                               |                                                         bd_top_SpmvExp1_0_0_ram_2x36 |         24 |          0 |      24 |    0 |     0 |      0 |      0 |    0 |          0 |
|           wrReqData__deq_q                                                                        |                                          bd_top_SpmvExp1_0_0_Queue1_WriteDataChannel |          2 |          2 |       0 |    0 |    37 |      0 |      0 |    0 |          0 |
|           wrReq__deq_q                                                                            |                                          bd_top_SpmvExp1_0_0_Queue1_AddressChannel_6 |          2 |          2 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           wrRespQueue_                                                                            |                                      bd_top_SpmvExp1_0_0_Queue1_WriteResponseChannel |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|     clk_wiz_0                                                                                     |                                                                   bd_top_clk_wiz_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       inst                                                                                        |                                                           bd_top_clk_wiz_0_0_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|     hbm_0                                                                                         |                                                                       bd_top_hbm_0_1 |        492 |        492 |       0 |    0 |   430 |      2 |      0 |    0 |          0 |
|       (hbm_0)                                                                                     |                                                                       bd_top_hbm_0_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       inst                                                                                        |                                                           bd_top_hbm_0_1_hbm_v1_0_16 |        492 |        492 |       0 |    0 |   430 |      2 |      0 |    0 |          0 |
|         ONE_STACK.u_hbm_top                                                                       |                                                               bd_top_hbm_0_1_hbm_top |        492 |        492 |       0 |    0 |   430 |      2 |      0 |    0 |          0 |
|           (ONE_STACK.u_hbm_top)                                                                   |                                                               bd_top_hbm_0_1_hbm_top |         47 |         47 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           ONE_STACK_HBM.hbm_apb_arbiter_0                                                         |                                                       bd_top_hbm_0_1_hbm_apb_arbiter |         52 |         52 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           ONE_STACK_HBM.hbm_apb_mst_0                                                             |                                                           bd_top_hbm_0_1_hbm_apb_mst |        236 |        236 |       0 |    0 |   235 |      0 |      0 |    0 |          0 |
|           ONE_STACK_HBM.hbm_data_fetch_0                                                          |                                                        bd_top_hbm_0_1_hbm_data_fetch |         50 |         50 |       0 |    0 |   130 |      0 |      0 |    0 |          0 |
|           ONE_STACK_HBM.u_hbm_temp_rd_0                                                           |                                                           bd_top_hbm_0_1_hbm_temp_rd |         84 |         84 |       0 |    0 |    63 |      0 |      0 |    0 |          0 |
|           ONE_STACK_HBM.xpm_memory_spram_inst_0                                                   |                                                      bd_top_hbm_0_1_xpm_memory_spram |         24 |         24 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|             (ONE_STACK_HBM.xpm_memory_spram_inst_0)                                               |                                                      bd_top_hbm_0_1_xpm_memory_spram |         23 |         23 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             xpm_memory_base_inst                                                                  |                                                       bd_top_hbm_0_1_xpm_memory_base |          1 |          1 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|     proc_sys_reset_0                                                                              |                                                            bd_top_proc_sys_reset_0_1 |         14 |         13 |       0 |    1 |    49 |      0 |      0 |    0 |          0 |
|       U0                                                                                          |                                             bd_top_proc_sys_reset_0_1_proc_sys_reset |         14 |         13 |       0 |    1 |    49 |      0 |      0 |    0 |          0 |
|         (U0)                                                                                      |                                             bd_top_proc_sys_reset_0_1_proc_sys_reset |          0 |          0 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|         EXT_LPF                                                                                   |                                                        bd_top_proc_sys_reset_0_1_lpf |          4 |          3 |       0 |    1 |    17 |      0 |      0 |    0 |          0 |
|           (EXT_LPF)                                                                               |                                                        bd_top_proc_sys_reset_0_1_lpf |          2 |          1 |       0 |    1 |     9 |      0 |      0 |    0 |          0 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |                                                   bd_top_proc_sys_reset_0_1_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |                                                 bd_top_proc_sys_reset_0_1_cdc_sync_0 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         SEQ                                                                                       |                                               bd_top_proc_sys_reset_0_1_sequence_psr |         10 |         10 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           (SEQ)                                                                                   |                                               bd_top_proc_sys_reset_0_1_sequence_psr |          6 |          6 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           SEQ_COUNTER                                                                             |                                                    bd_top_proc_sys_reset_0_1_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|     proc_sys_reset_hbm                                                                            |                                                            bd_top_proc_sys_reset_0_0 |         13 |         12 |       0 |    1 |    33 |      0 |      0 |    0 |          0 |
|       U0                                                                                          |                                             bd_top_proc_sys_reset_0_0_proc_sys_reset |         13 |         12 |       0 |    1 |    33 |      0 |      0 |    0 |          0 |
|         (U0)                                                                                      |                                             bd_top_proc_sys_reset_0_0_proc_sys_reset |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         EXT_LPF                                                                                   |                                                        bd_top_proc_sys_reset_0_0_lpf |          4 |          3 |       0 |    1 |    17 |      0 |      0 |    0 |          0 |
|           (EXT_LPF)                                                                               |                                                        bd_top_proc_sys_reset_0_0_lpf |          2 |          1 |       0 |    1 |     9 |      0 |      0 |    0 |          0 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |                                                   bd_top_proc_sys_reset_0_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |                                                 bd_top_proc_sys_reset_0_0_cdc_sync_0 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         SEQ                                                                                       |                                               bd_top_proc_sys_reset_0_0_sequence_psr |          9 |          9 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           (SEQ)                                                                                   |                                               bd_top_proc_sys_reset_0_0_sequence_psr |          5 |          5 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|           SEQ_COUNTER                                                                             |                                                    bd_top_proc_sys_reset_0_0_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|     rama_0                                                                                        |                                                                      bd_top_rama_0_0 |       1622 |       1142 |     342 |  138 |  2983 |      4 |      0 |    0 |          0 |
|       (rama_0)                                                                                    |                                                                      bd_top_rama_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       U0                                                                                          |                                                                 bd_top_rama_0_0_rama |       1622 |       1142 |     342 |  138 |  2983 |      4 |      0 |    0 |          0 |
|         axi4full_to_axi4s_frag_inst                                                               |                                               bd_top_rama_0_0_axi4full_to_axi4s_frag |        363 |        193 |     170 |    0 |   542 |      0 |      0 |    0 |          0 |
|           axi4full_to_axi4s_frag_read_inst                                                        |                                          bd_top_rama_0_0_axi4full_to_axi4s_frag_read |        125 |        125 |       0 |    0 |   190 |      0 |      0 |    0 |          0 |
|           axi4full_to_axi4s_frag_write_inst                                                       |                                         bd_top_rama_0_0_axi4full_to_axi4s_frag_write |        238 |         68 |     170 |    0 |   352 |      0 |      0 |    0 |          0 |
|         rama_read_core_inst                                                                       |                                                       bd_top_rama_0_0_rama_read_core |        993 |        692 |     164 |  137 |  2170 |      4 |      0 |    0 |          0 |
|           rama_id_adjust_inst                                                                     |                                                     bd_top_rama_0_0_rama_id_adjust_2 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|           rama_mem_interleave_inst                                                                |                                               bd_top_rama_0_0_rama_mem_interleave__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           rama_read_reorder_core_inst                                                             |                                               bd_top_rama_0_0_rama_read_reorder_core |        989 |        688 |     164 |  137 |  2164 |      4 |      0 |    0 |          0 |
|             (rama_read_reorder_core_inst)                                                         |                                               bd_top_rama_0_0_rama_read_reorder_core |          5 |          5 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             rama_read_reorder_ctl_inst                                                            |                                                bd_top_rama_0_0_rama_read_reorder_ctl |        915 |        630 |     148 |  137 |  2107 |      0 |      0 |    0 |          0 |
|             rama_read_reorder_mem_inst                                                            |                                                bd_top_rama_0_0_rama_read_reorder_mem |          0 |          0 |       0 |    0 |     1 |      4 |      0 |    0 |          0 |
|               (rama_read_reorder_mem_inst)                                                        |                                                bd_top_rama_0_0_rama_read_reorder_mem |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               xpm_memory_sdpram_inst                                                              |                                                    bd_top_rama_0_0_xpm_memory_sdpram |          0 |          0 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|                 xpm_memory_base_inst                                                              |                                      bd_top_rama_0_0_xpm_memory_base__parameterized0 |          0 |          0 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|             rama_read_reorder_trans_queue_inst                                                    |                                        bd_top_rama_0_0_rama_read_reorder_trans_queue |         71 |         55 |      16 |    0 |    56 |      0 |      0 |    0 |          0 |
|               (rama_read_reorder_trans_queue_inst)                                                |                                        bd_top_rama_0_0_rama_read_reorder_trans_queue |          3 |          3 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|               xpm_fifo_sync_inst                                                                  |                                                        bd_top_rama_0_0_xpm_fifo_sync |         68 |         52 |      16 |    0 |    50 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_base_inst                                                                |                                                        bd_top_rama_0_0_xpm_fifo_base |         68 |         52 |      16 |    0 |    50 |      0 |      0 |    0 |          0 |
|         rama_write_core_inst                                                                      |                                                      bd_top_rama_0_0_rama_write_core |        263 |        254 |       8 |    1 |   264 |      0 |      0 |    0 |          0 |
|           rama_id_adjust_inst                                                                     |                                                       bd_top_rama_0_0_rama_id_adjust |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|           rama_mem_interleave_inst                                                                |                                                  bd_top_rama_0_0_rama_mem_interleave |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           rama_write_reorder_core_inst                                                            |                                              bd_top_rama_0_0_rama_write_reorder_core |        259 |        250 |       8 |    1 |   258 |      0 |      0 |    0 |          0 |
|             rama_write_reorder_ctl_inst                                                           |                                               bd_top_rama_0_0_rama_write_reorder_ctl |        200 |        199 |       0 |    1 |   207 |      0 |      0 |    0 |          0 |
|             rama_write_reorder_trans_queue_inst                                                   |                                       bd_top_rama_0_0_rama_write_reorder_trans_queue |         60 |         52 |       8 |    0 |    51 |      0 |      0 |    0 |          0 |
|               (rama_write_reorder_trans_queue_inst)                                               |                                       bd_top_rama_0_0_rama_write_reorder_trans_queue |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               xpm_fifo_sync_inst                                                                  |                                        bd_top_rama_0_0_xpm_fifo_sync__parameterized1 |         58 |         50 |       8 |    0 |    47 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_base_inst                                                                |                                        bd_top_rama_0_0_xpm_fifo_base__parameterized0 |         58 |         50 |       8 |    0 |    47 |      0 |      0 |    0 |          0 |
|         reset_synchroniser_inst                                                                   |                                                   bd_top_rama_0_0_reset_synchroniser |          6 |          6 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|     smartconnect_0                                                                                |                                                              bd_top_smartconnect_0_1 |       7637 |       5340 |    2206 |   91 | 14106 |      0 |      0 |    0 |          0 |
|       (smartconnect_0)                                                                            |                                                              bd_top_smartconnect_0_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       inst                                                                                        |                                                      bd_top_smartconnect_0_1_bd_48b0 |       7637 |       5340 |    2206 |   91 | 14106 |      0 |      0 |    0 |          0 |
|         clk_map                                                                                   |                                           bd_top_smartconnect_0_1_clk_map_imp_4BHJCD |         36 |         33 |       0 |    3 |    82 |      0 |      0 |    0 |          0 |
|           psr0                                                                                    |                                               bd_top_smartconnect_0_1_bd_48b0_psr0_0 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|             U0                                                                                    |                                           bd_top_smartconnect_0_1_proc_sys_reset_398 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|               (U0)                                                                                |                                           bd_top_smartconnect_0_1_proc_sys_reset_398 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               EXT_LPF                                                                             |                                                      bd_top_smartconnect_0_1_lpf_399 |          3 |          2 |       0 |    1 |     6 |      0 |      0 |    0 |          0 |
|                 (EXT_LPF)                                                                         |                                                      bd_top_smartconnect_0_1_lpf_399 |          3 |          2 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |                                                 bd_top_smartconnect_0_1_cdc_sync_402 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               SEQ                                                                                 |                                             bd_top_smartconnect_0_1_sequence_psr_400 |          9 |          9 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 (SEQ)                                                                             |                                             bd_top_smartconnect_0_1_sequence_psr_400 |          5 |          5 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                 SEQ_COUNTER                                                                       |                                                  bd_top_smartconnect_0_1_upcnt_n_401 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|           psr_aclk                                                                                |                                           bd_top_smartconnect_0_1_bd_48b0_psr_aclk_0 |         12 |         11 |       0 |    1 |    30 |      0 |      0 |    0 |          0 |
|             U0                                                                                    |                                           bd_top_smartconnect_0_1_proc_sys_reset_392 |         12 |         11 |       0 |    1 |    30 |      0 |      0 |    0 |          0 |
|               (U0)                                                                                |                                           bd_top_smartconnect_0_1_proc_sys_reset_392 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               EXT_LPF                                                                             |                                                      bd_top_smartconnect_0_1_lpf_393 |          3 |          2 |       0 |    1 |    14 |      0 |      0 |    0 |          0 |
|                 (EXT_LPF)                                                                         |                                                      bd_top_smartconnect_0_1_lpf_393 |          2 |          1 |       0 |    1 |     6 |      0 |      0 |    0 |          0 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |                                                 bd_top_smartconnect_0_1_cdc_sync_396 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 ACTIVE_LOW_EXT.ACT_LO_EXT                                                         |                                                 bd_top_smartconnect_0_1_cdc_sync_397 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               SEQ                                                                                 |                                             bd_top_smartconnect_0_1_sequence_psr_394 |          9 |          9 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 (SEQ)                                                                             |                                             bd_top_smartconnect_0_1_sequence_psr_394 |          5 |          5 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                 SEQ_COUNTER                                                                       |                                                  bd_top_smartconnect_0_1_upcnt_n_395 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|           psr_aclk1                                                                               |                                          bd_top_smartconnect_0_1_bd_48b0_psr_aclk1_0 |         12 |         11 |       0 |    1 |    30 |      0 |      0 |    0 |          0 |
|             U0                                                                                    |                                               bd_top_smartconnect_0_1_proc_sys_reset |         12 |         11 |       0 |    1 |    30 |      0 |      0 |    0 |          0 |
|               (U0)                                                                                |                                               bd_top_smartconnect_0_1_proc_sys_reset |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               EXT_LPF                                                                             |                                                          bd_top_smartconnect_0_1_lpf |          3 |          2 |       0 |    1 |    14 |      0 |      0 |    0 |          0 |
|                 (EXT_LPF)                                                                         |                                                          bd_top_smartconnect_0_1_lpf |          2 |          1 |       0 |    1 |     6 |      0 |      0 |    0 |          0 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |                                                     bd_top_smartconnect_0_1_cdc_sync |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 ACTIVE_LOW_EXT.ACT_LO_EXT                                                         |                                                 bd_top_smartconnect_0_1_cdc_sync_391 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               SEQ                                                                                 |                                                 bd_top_smartconnect_0_1_sequence_psr |          9 |          9 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                 (SEQ)                                                                             |                                                 bd_top_smartconnect_0_1_sequence_psr |          5 |          5 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                 SEQ_COUNTER                                                                       |                                                      bd_top_smartconnect_0_1_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|         m00_exit_pipeline                                                                         |                                bd_top_smartconnect_0_1_m00_exit_pipeline_imp_1WLPEYE |        773 |        748 |       0 |   25 |  1702 |      0 |      0 |    0 |          0 |
|           m00_exit                                                                                |                                               bd_top_smartconnect_0_1_bd_48b0_m00e_0 |        773 |        748 |       0 |   25 |  1702 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                               bd_top_smartconnect_0_1_sc_exit_v1_0_15_top__xdcDup__1 |        773 |        748 |       0 |   25 |  1702 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |                               bd_top_smartconnect_0_1_sc_exit_v1_0_15_top__xdcDup__1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               ar_reg                                                                              |                             bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_351 |         26 |         26 |       0 |    0 |    86 |      0 |      0 |    0 |          0 |
|               aw_reg                                                                              |                             bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_352 |         26 |         26 |       0 |    0 |    86 |      0 |      0 |    0 |          0 |
|               b_reg                                                                               |                             bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_353 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               exit_inst                                                                           |                                     bd_top_smartconnect_0_1_sc_exit_v1_0_15_exit_354 |         73 |         55 |       0 |   18 |    36 |      0 |      0 |    0 |          0 |
|                 (exit_inst)                                                                       |                                     bd_top_smartconnect_0_1_sc_exit_v1_0_15_exit_354 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |         bd_top_smartconnect_0_1_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_371 |         56 |         40 |       0 |   16 |    25 |      0 |      0 |    0 |          0 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |         bd_top_smartconnect_0_1_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_372 |         17 |         15 |       0 |    2 |    10 |      0 |      0 |    0 |          0 |
|               r_reg                                                                               |                             bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_355 |        139 |        139 |       0 |    0 |   523 |      0 |      0 |    0 |          0 |
|               splitter_inst                                                                       |                                 bd_top_smartconnect_0_1_sc_exit_v1_0_15_splitter_356 |        353 |        346 |       0 |    7 |   376 |      0 |      0 |    0 |          0 |
|                 (splitter_inst)                                                                   |                                 bd_top_smartconnect_0_1_sc_exit_v1_0_15_splitter_356 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_axi3.splitter_inst                                                            |                                bd_top_smartconnect_0_1_sc_exit_v1_0_15_axi3_conv_358 |        353 |        346 |       0 |    7 |   375 |      0 |      0 |    0 |          0 |
|               w_reg                                                                               |                             bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_357 |        149 |        149 |       0 |    0 |   582 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                              |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__13 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         m00_nodes                                                                                 |                                        bd_top_smartconnect_0_1_m00_nodes_imp_1ACJ9AY |        854 |        395 |     458 |    1 |   997 |      0 |      0 |    0 |          0 |
|           m00_ar_node                                                                             |                                             bd_top_smartconnect_0_1_bd_48b0_m00arn_0 |        117 |         69 |      48 |    0 |   118 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                               bd_top_smartconnect_0_1_sc_node_v1_0_16_top__xdcDup__1 |        117 |         69 |      48 |    0 |   118 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |                               bd_top_smartconnect_0_1_sc_node_v1_0_16_top__xdcDup__1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                     |                        bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__xdcDup__1 |        109 |         61 |      48 |    0 |   107 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                 |                        bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__xdcDup__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |                              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__xdcDup__1 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                              |              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized0__xdcDup__1 |         74 |         26 |      48 |    0 |    83 |      0 |      0 |    0 |          0 |
|                 inst_ingress                                                                      |                                  bd_top_smartconnect_0_1_sc_node_v1_0_16_ingress_343 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                     |                               bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler_340 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                 (inst_si_handler)                                                                 |                               bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler_340 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |                               bd_top_smartconnect_0_1_sc_node_v1_0_16_arb_alg_rr_341 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |                                   bd_top_smartconnect_0_1_sc_util_v1_0_4_counter_342 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__60 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m00_aw_node                                                                             |                                             bd_top_smartconnect_0_1_bd_48b0_m00awn_0 |        137 |         88 |      48 |    1 |   120 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |               bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized0__xdcDup__1 |        137 |         88 |      48 |    1 |   120 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |               bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized0__xdcDup__1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                     |        bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized0__xdcDup__1 |        110 |         62 |      48 |    0 |   100 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                 |        bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized0__xdcDup__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |                              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__xdcDup__2 |         37 |         37 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                              |              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized0__xdcDup__2 |         74 |         26 |      48 |    0 |    76 |      0 |      0 |    0 |          0 |
|                 inst_ingress                                                                      |                  bd_top_smartconnect_0_1_sc_node_v1_0_16_ingress__parameterized0_332 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                     |               bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized0_327 |         24 |         23 |       0 |    1 |    16 |      0 |      0 |    0 |          0 |
|                 (inst_si_handler)                                                                 |               bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized0_327 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                            |         bd_top_smartconnect_0_1_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5_328 |         19 |         18 |       0 |    1 |     9 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |                               bd_top_smartconnect_0_1_sc_node_v1_0_16_arb_alg_rr_329 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |                                   bd_top_smartconnect_0_1_sc_util_v1_0_4_counter_330 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__58 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m00_b_node                                                                              |                                              bd_top_smartconnect_0_1_bd_48b0_m00bn_0 |         91 |         75 |      16 |    0 |    65 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |               bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized1__xdcDup__1 |         91 |         75 |      16 |    0 |    65 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |               bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized1__xdcDup__1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                     |        bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized1__xdcDup__1 |         87 |         71 |      16 |    0 |    60 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                 |        bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized1__xdcDup__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized1__xdcDup__1 |         34 |         26 |       8 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                              |              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized2__xdcDup__1 |         45 |         37 |       8 |    0 |    28 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_send                                                    |               bd_top_smartconnect_0_1_sc_node_v1_0_16_reg_slice3__parameterized0_320 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                     |               bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized1_319 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__56 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m00_r_node                                                                              |                                              bd_top_smartconnect_0_1_bd_48b0_m00rn_0 |        251 |         83 |     168 |    0 |   334 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |               bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized2__xdcDup__1 |        251 |         83 |     168 |    0 |   334 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |               bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized2__xdcDup__1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                     |        bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized2__xdcDup__1 |        247 |         79 |     168 |    0 |   329 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                 |        bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized2__xdcDup__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized1__xdcDup__2 |         36 |         28 |       8 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                              |              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized3__xdcDup__1 |        203 |         43 |     160 |    0 |   297 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_send                                                    |               bd_top_smartconnect_0_1_sc_node_v1_0_16_reg_slice3__parameterized0_310 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                     |               bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized1_309 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__54 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m00_w_node                                                                              |                                              bd_top_smartconnect_0_1_bd_48b0_m00wn_0 |        258 |         80 |     178 |    0 |   360 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |               bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized3__xdcDup__1 |        258 |         80 |     178 |    0 |   360 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |               bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized3__xdcDup__1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                     |        bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized3__xdcDup__1 |        240 |         64 |     176 |    0 |   343 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                 |        bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized3__xdcDup__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |                              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__xdcDup__3 |         33 |         33 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                              |              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized5__xdcDup__1 |        208 |         32 |     176 |    0 |   319 |      0 |      0 |    0 |          0 |
|                 inst_ingress                                                                      |                  bd_top_smartconnect_0_1_sc_node_v1_0_16_ingress__parameterized3_299 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                     |        bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized3__xdcDup__1 |         15 |         13 |       2 |    0 |    13 |      0 |      0 |    0 |          0 |
|                 (inst_si_handler)                                                                 |        bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized3__xdcDup__1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late         |                  bd_top_smartconnect_0_1_sc_util_v1_0_4_pipeline__parameterized3_295 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                    |              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized4__xdcDup__1 |         15 |         13 |       2 |    0 |    11 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__52 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         m00_sc2axi                                                                                |                                             bd_top_smartconnect_0_1_bd_48b0_m00s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           inst                                                                                    |                                        bd_top_smartconnect_0_1_sc_sc2axi_v1_0_10_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         m01_exit_pipeline                                                                         |                                bd_top_smartconnect_0_1_m01_exit_pipeline_imp_1Q6ED6E |        252 |        248 |       0 |    4 |   409 |      0 |      0 |    0 |          0 |
|           m01_exit                                                                                |                                               bd_top_smartconnect_0_1_bd_48b0_m01e_0 |        252 |        248 |       0 |    4 |   409 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                          bd_top_smartconnect_0_1_sc_exit_v1_0_15_top__parameterized0 |        252 |        248 |       0 |    4 |   409 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |                          bd_top_smartconnect_0_1_sc_exit_v1_0_15_top__parameterized0 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               ar_reg                                                                              |                             bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_284 |         13 |         13 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|               aw_reg                                                                              |                             bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_285 |         13 |         13 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|               b_reg                                                                               |                             bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_286 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               exit_inst                                                                           |                         bd_top_smartconnect_0_1_sc_exit_v1_0_15_exit__parameterized0 |         38 |         34 |       0 |    4 |    21 |      0 |      0 |    0 |          0 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |         bd_top_smartconnect_0_1_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_289 |         20 |         18 |       0 |    2 |    11 |      0 |      0 |    0 |          0 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |         bd_top_smartconnect_0_1_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_290 |         18 |         16 |       0 |    2 |    10 |      0 |      0 |    0 |          0 |
|               r_reg                                                                               |                             bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_287 |         36 |         36 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|               splitter_inst                                                                       |                     bd_top_smartconnect_0_1_sc_exit_v1_0_15_splitter__parameterized0 |        127 |        127 |       0 |    0 |   168 |      0 |      0 |    0 |          0 |
|                 gen_axi4lite.axilite_conv                                                         |                                 bd_top_smartconnect_0_1_sc_exit_v1_0_15_axilite_conv |        127 |        127 |       0 |    0 |   168 |      0 |      0 |    0 |          0 |
|               w_reg                                                                               |                             bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_288 |         23 |         23 |       0 |    0 |    76 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                              |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__14 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         m01_nodes                                                                                 |                                         bd_top_smartconnect_0_1_m01_nodes_imp_G3JYJW |        893 |        482 |     410 |    1 |  1225 |      0 |      0 |    0 |          0 |
|           m01_ar_node                                                                             |                                             bd_top_smartconnect_0_1_bd_48b0_m01arn_0 |         99 |         67 |      32 |    0 |    87 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                               bd_top_smartconnect_0_1_sc_node_v1_0_16_top__xdcDup__2 |         99 |         67 |      32 |    0 |    87 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |                               bd_top_smartconnect_0_1_sc_node_v1_0_16_top__xdcDup__2 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                     |                        bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__xdcDup__2 |         92 |         60 |      32 |    0 |    77 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                 |                        bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__xdcDup__2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |                              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__xdcDup__4 |         35 |         35 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                              |              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized0__xdcDup__3 |         58 |         26 |      32 |    0 |    53 |      0 |      0 |    0 |          0 |
|                 inst_ingress                                                                      |                                  bd_top_smartconnect_0_1_sc_node_v1_0_16_ingress_276 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                     |                               bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler_273 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                 (inst_si_handler)                                                                 |                               bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler_273 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |                               bd_top_smartconnect_0_1_sc_node_v1_0_16_arb_alg_rr_274 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |                                   bd_top_smartconnect_0_1_sc_util_v1_0_4_counter_275 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__70 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m01_aw_node                                                                             |                                             bd_top_smartconnect_0_1_bd_48b0_m01awn_0 |        111 |         86 |      24 |    1 |    81 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |               bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized0__xdcDup__2 |        111 |         86 |      24 |    1 |    81 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |               bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized0__xdcDup__2 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                     |        bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized0__xdcDup__2 |         86 |         62 |      24 |    0 |    62 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                 |        bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized0__xdcDup__2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |                              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__xdcDup__5 |         37 |         37 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                              |              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized0__xdcDup__4 |         50 |         26 |      24 |    0 |    38 |      0 |      0 |    0 |          0 |
|                 inst_ingress                                                                      |                  bd_top_smartconnect_0_1_sc_node_v1_0_16_ingress__parameterized0_265 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                     |               bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized0_260 |         23 |         22 |       0 |    1 |    15 |      0 |      0 |    0 |          0 |
|                 (inst_si_handler)                                                                 |               bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized0_260 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                            |         bd_top_smartconnect_0_1_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5_261 |         18 |         17 |       0 |    1 |     9 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |                               bd_top_smartconnect_0_1_sc_node_v1_0_16_arb_alg_rr_262 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |                                   bd_top_smartconnect_0_1_sc_util_v1_0_4_counter_263 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__68 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m01_b_node                                                                              |                                              bd_top_smartconnect_0_1_bd_48b0_m01bn_0 |         81 |         73 |       8 |    0 |    58 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |               bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized1__xdcDup__2 |         81 |         73 |       8 |    0 |    58 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |               bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized1__xdcDup__2 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                     |        bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized1__xdcDup__2 |         78 |         70 |       8 |    0 |    53 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                 |        bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized1__xdcDup__2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized1__xdcDup__3 |         35 |         27 |       8 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                              |              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized2__xdcDup__2 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_send                                                    |               bd_top_smartconnect_0_1_sc_node_v1_0_16_reg_slice3__parameterized0_253 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                     |               bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized1_252 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__66 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m01_r_node                                                                              |                                              bd_top_smartconnect_0_1_bd_48b0_m01rn_0 |        259 |         91 |     168 |    0 |   624 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                          bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized7 |        259 |         91 |     168 |    0 |   624 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |                          bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized7 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                     |                   bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized7 |        256 |         88 |     168 |    0 |   619 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                 |                   bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized7 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |                             bd_top_smartconnect_0_1_sc_node_v1_0_16_fi_regulator_242 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |                         bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized6 |         33 |         25 |       8 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |                                      bd_top_smartconnect_0_1_sc_node_v1_0_16_upsizer |         18 |         18 |       0 |    0 |   284 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                              |                         bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized7 |        197 |         37 |     160 |    0 |   301 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_send                                                    |               bd_top_smartconnect_0_1_sc_node_v1_0_16_reg_slice3__parameterized0_243 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                     |               bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized1_241 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__64 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m01_w_node                                                                              |                                              bd_top_smartconnect_0_1_bd_48b0_m01wn_0 |        343 |        165 |     178 |    0 |   375 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                          bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized8 |        343 |        165 |     178 |    0 |   375 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |                          bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized8 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                     |                   bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized8 |        325 |        149 |     176 |    0 |   358 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                 |                   bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized8 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |                                    bd_top_smartconnect_0_1_sc_node_v1_0_16_downsizer |          8 |          8 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |                              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__xdcDup__6 |         32 |         32 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                              |                         bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized8 |        285 |        109 |     176 |    0 |   326 |      0 |      0 |    0 |          0 |
|                 inst_ingress                                                                      |                      bd_top_smartconnect_0_1_sc_node_v1_0_16_ingress__parameterized8 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                     |        bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized3__xdcDup__2 |         15 |         13 |       2 |    0 |    13 |      0 |      0 |    0 |          0 |
|                 (inst_si_handler)                                                                 |        bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized3__xdcDup__2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late         |                  bd_top_smartconnect_0_1_sc_util_v1_0_4_pipeline__parameterized3_228 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                    |              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized4__xdcDup__4 |         15 |         13 |       2 |    0 |    11 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__62 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         m01_sc2axi                                                                                |                                             bd_top_smartconnect_0_1_bd_48b0_m01s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           inst                                                                                    |                        bd_top_smartconnect_0_1_sc_sc2axi_v1_0_10_top__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         m02_exit_pipeline                                                                         |                                bd_top_smartconnect_0_1_m02_exit_pipeline_imp_1OBVXBQ |        771 |        746 |       0 |   25 |  1702 |      0 |      0 |    0 |          0 |
|           m02_exit                                                                                |                                               bd_top_smartconnect_0_1_bd_48b0_m02e_0 |        771 |        746 |       0 |   25 |  1702 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                                          bd_top_smartconnect_0_1_sc_exit_v1_0_15_top |        771 |        746 |       0 |   25 |  1702 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |                                          bd_top_smartconnect_0_1_sc_exit_v1_0_15_top |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               ar_reg                                                                              |                             bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_196 |         26 |         26 |       0 |    0 |    86 |      0 |      0 |    0 |          0 |
|               aw_reg                                                                              |                             bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_197 |         26 |         26 |       0 |    0 |    86 |      0 |      0 |    0 |          0 |
|               b_reg                                                                               |                             bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_198 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               exit_inst                                                                           |                                         bd_top_smartconnect_0_1_sc_exit_v1_0_15_exit |         73 |         55 |       0 |   18 |    36 |      0 |      0 |    0 |          0 |
|                 (exit_inst)                                                                       |                                         bd_top_smartconnect_0_1_sc_exit_v1_0_15_exit |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |             bd_top_smartconnect_0_1_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 |         56 |         40 |       0 |   16 |    25 |      0 |      0 |    0 |          0 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |             bd_top_smartconnect_0_1_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 |         17 |         15 |       0 |    2 |    10 |      0 |      0 |    0 |          0 |
|               r_reg                                                                               |                             bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_199 |        139 |        139 |       0 |    0 |   523 |      0 |      0 |    0 |          0 |
|               splitter_inst                                                                       |                                     bd_top_smartconnect_0_1_sc_exit_v1_0_15_splitter |        352 |        345 |       0 |    7 |   376 |      0 |      0 |    0 |          0 |
|                 (splitter_inst)                                                                   |                                     bd_top_smartconnect_0_1_sc_exit_v1_0_15_splitter |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_axi3.splitter_inst                                                            |                                    bd_top_smartconnect_0_1_sc_exit_v1_0_15_axi3_conv |        352 |        345 |       0 |    7 |   375 |      0 |      0 |    0 |          0 |
|               w_reg                                                                               |                             bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_200 |        149 |        149 |       0 |    0 |   582 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                              |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__15 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         m02_nodes                                                                                 |                                         bd_top_smartconnect_0_1_m02_nodes_imp_JJ4QD3 |        845 |        386 |     458 |    1 |   997 |      0 |      0 |    0 |          0 |
|           m02_ar_node                                                                             |                                             bd_top_smartconnect_0_1_bd_48b0_m02arn_0 |        116 |         68 |      48 |    0 |   118 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                                          bd_top_smartconnect_0_1_sc_node_v1_0_16_top |        116 |         68 |      48 |    0 |   118 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |                                          bd_top_smartconnect_0_1_sc_node_v1_0_16_top |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                     |                                   bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler |        109 |         61 |      48 |    0 |   107 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                 |                                   bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |                              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__xdcDup__7 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                              |              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized0__xdcDup__5 |         74 |         26 |      48 |    0 |    83 |      0 |      0 |    0 |          0 |
|                 inst_ingress                                                                      |                                      bd_top_smartconnect_0_1_sc_node_v1_0_16_ingress |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                     |                                   bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler |          5 |          5 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                 (inst_si_handler)                                                                 |                                   bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |                               bd_top_smartconnect_0_1_sc_node_v1_0_16_arb_alg_rr_187 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |                                   bd_top_smartconnect_0_1_sc_util_v1_0_4_counter_188 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__40 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m02_aw_node                                                                             |                                             bd_top_smartconnect_0_1_bd_48b0_m02awn_0 |        136 |         87 |      48 |    1 |   120 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                          bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized0 |        136 |         87 |      48 |    1 |   120 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |                          bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized0 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                     |                   bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized0 |        110 |         62 |      48 |    0 |   100 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                 |                   bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |                              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__xdcDup__8 |         37 |         37 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                              |                         bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized0 |         73 |         25 |      48 |    0 |    76 |      0 |      0 |    0 |          0 |
|                 inst_ingress                                                                      |                      bd_top_smartconnect_0_1_sc_node_v1_0_16_ingress__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                     |                   bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized0 |         24 |         23 |       0 |    1 |    16 |      0 |      0 |    0 |          0 |
|                 (inst_si_handler)                                                                 |                   bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                            |             bd_top_smartconnect_0_1_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5 |         19 |         18 |       0 |    1 |     9 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |                                   bd_top_smartconnect_0_1_sc_node_v1_0_16_arb_alg_rr |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |                                   bd_top_smartconnect_0_1_sc_util_v1_0_4_counter_178 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__38 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m02_b_node                                                                              |                                              bd_top_smartconnect_0_1_bd_48b0_m02bn_0 |         89 |         73 |      16 |    0 |    65 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                          bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized1 |         89 |         73 |      16 |    0 |    65 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |                          bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                     |                   bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized1 |         85 |         69 |      16 |    0 |    60 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                 |                   bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized1__xdcDup__4 |         35 |         27 |       8 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                              |                         bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized2 |         43 |         35 |       8 |    0 |    28 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_send                                                    |               bd_top_smartconnect_0_1_sc_node_v1_0_16_reg_slice3__parameterized0_171 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                     |               bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized1_170 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__36 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m02_r_node                                                                              |                                              bd_top_smartconnect_0_1_bd_48b0_m02rn_0 |        247 |         79 |     168 |    0 |   334 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                          bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized2 |        247 |         79 |     168 |    0 |   334 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |                          bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized2 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                     |                   bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized2 |        244 |         76 |     168 |    0 |   329 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                 |                   bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |                         bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized1 |         36 |         28 |       8 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                              |                         bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized3 |        201 |         41 |     160 |    0 |   297 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_send                                                    |                   bd_top_smartconnect_0_1_sc_node_v1_0_16_reg_slice3__parameterized0 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                     |               bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized1_161 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__34 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m02_w_node                                                                              |                                              bd_top_smartconnect_0_1_bd_48b0_m02wn_0 |        258 |         80 |     178 |    0 |   360 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                          bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized3 |        258 |         80 |     178 |    0 |   360 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |                          bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized3 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                     |                   bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized3 |        240 |         64 |     176 |    0 |   343 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                 |                   bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |                                         bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo |         33 |         33 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                              |                         bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized5 |        207 |         31 |     176 |    0 |   319 |      0 |      0 |    0 |          0 |
|                 inst_ingress                                                                      |                      bd_top_smartconnect_0_1_sc_node_v1_0_16_ingress__parameterized3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                     |                   bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized3 |         15 |         13 |       2 |    0 |    13 |      0 |      0 |    0 |          0 |
|                 (inst_si_handler)                                                                 |                   bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late         |                  bd_top_smartconnect_0_1_sc_util_v1_0_4_pipeline__parameterized3_150 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                    |              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized4__xdcDup__5 |         15 |         13 |       2 |    0 |    11 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__32 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         m02_sc2axi                                                                                |                                             bd_top_smartconnect_0_1_bd_48b0_m02s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           inst                                                                                    |                                     bd_top_smartconnect_0_1_sc_sc2axi_v1_0_10_top__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         s00_axi2sc                                                                                |                                             bd_top_smartconnect_0_1_bd_48b0_s00a2s_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           inst                                                                                    |                                        bd_top_smartconnect_0_1_sc_axi2sc_v1_0_10_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         s00_entry_pipeline                                                                        |                                bd_top_smartconnect_0_1_s00_entry_pipeline_imp_W7K4XH |        948 |        932 |       0 |   16 |  2058 |      0 |      0 |    0 |          0 |
|           s00_mmu                                                                                 |                                             bd_top_smartconnect_0_1_bd_48b0_s00mmu_0 |        708 |        706 |       0 |    2 |  1715 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                                           bd_top_smartconnect_0_1_sc_mmu_v1_0_13_top |        708 |        706 |       0 |    2 |  1715 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |                                           bd_top_smartconnect_0_1_sc_mmu_v1_0_13_top |          8 |          8 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|               ar_reg_stall                                                                        |                             bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_139 |         40 |         40 |       0 |    0 |   114 |      0 |      0 |    0 |          0 |
|               ar_sreg                                                                             |                             bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_140 |         68 |         68 |       0 |    0 |   156 |      0 |      0 |    0 |          0 |
|               aw_reg_stall                                                                        |                             bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_141 |         42 |         42 |       0 |    0 |   114 |      0 |      0 |    0 |          0 |
|               aw_sreg                                                                             |                             bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_142 |         72 |         72 |       0 |    0 |   156 |      0 |      0 |    0 |          0 |
|               b_sreg                                                                              |                             bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_143 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               gen_endpoint.decerr_slave_inst                                                      |                                  bd_top_smartconnect_0_1_sc_mmu_v1_0_13_decerr_slave |         27 |         27 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|               gen_wroute_fifo.wroute_fifo                                                         |         bd_top_smartconnect_0_1_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6_144 |         16 |         14 |       0 |    2 |    10 |      0 |      0 |    0 |          0 |
|                 (gen_wroute_fifo.wroute_fifo)                                                     |         bd_top_smartconnect_0_1_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6_144 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                 gen_srls[0].srl_nx1                                                               |                                   bd_top_smartconnect_0_1_sc_util_v1_0_4_srl_rtl_148 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                 gen_srls[2].srl_nx1                                                               |                                   bd_top_smartconnect_0_1_sc_util_v1_0_4_srl_rtl_149 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|               gen_wroute_fifo.wroute_split                                                        |                              bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_splitter_145 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               r_sreg                                                                              |                             bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_146 |        268 |        268 |       0 |    0 |   522 |      0 |      0 |    0 |          0 |
|               w_sreg                                                                              |                             bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_147 |        159 |        159 |       0 |    0 |   584 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                              |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__16 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_si_converter                                                                        |                                             bd_top_smartconnect_0_1_bd_48b0_s00sic_0 |         97 |         83 |       0 |   14 |    27 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                                  bd_top_smartconnect_0_1_sc_si_converter_v1_0_13_top |         97 |         83 |       0 |   14 |    27 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |                                  bd_top_smartconnect_0_1_sc_si_converter_v1_0_13_top |         22 |         22 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               gen_normal.splitter_inst                                                            |                             bd_top_smartconnect_0_1_sc_si_converter_v1_0_13_splitter |         75 |         61 |       0 |   14 |    23 |      0 |      0 |    0 |          0 |
|                 (gen_normal.splitter_inst)                                                        |                             bd_top_smartconnect_0_1_sc_si_converter_v1_0_13_splitter |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |         bd_top_smartconnect_0_1_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized7_124 |         75 |         61 |       0 |   14 |    22 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                              |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__18 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_transaction_regulator                                                               |                                              bd_top_smartconnect_0_1_bd_48b0_s00tr_0 |        144 |        144 |       0 |    0 |   316 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                         bd_top_smartconnect_0_1_sc_transaction_regulator_v1_0_11_top |        144 |        144 |       0 |    0 |   316 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |                         bd_top_smartconnect_0_1_sc_transaction_regulator_v1_0_11_top |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                        | bd_top_smartconnect_0_1_sc_transaction_regulator_v1_0_11_singleorder__parameterized0 |         73 |         73 |       0 |    0 |   157 |      0 |      0 |    0 |          0 |
|                 (gen_endpoint.gen_r_singleorder.r_singleorder)                                    | bd_top_smartconnect_0_1_sc_transaction_regulator_v1_0_11_singleorder__parameterized0 |          9 |          9 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                 gen_cmd_reg.cmd_reg                                                               |                             bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_120 |         52 |         52 |       0 |    0 |   138 |      0 |      0 |    0 |          0 |
|                 gen_id_fifo.singleorder_fifo                                                      |             bd_top_smartconnect_0_1_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized9 |         15 |         15 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                        |                 bd_top_smartconnect_0_1_sc_transaction_regulator_v1_0_11_singleorder |         70 |         70 |       0 |    0 |   155 |      0 |      0 |    0 |          0 |
|                 (gen_endpoint.gen_w_singleorder.w_singleorder)                                    |                 bd_top_smartconnect_0_1_sc_transaction_regulator_v1_0_11_singleorder |          2 |          2 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                 gen_cmd_reg.cmd_reg                                                               |                             bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_115 |         53 |         53 |       0 |    0 |   138 |      0 |      0 |    0 |          0 |
|                 gen_id_fifo.singleorder_fifo                                                      |             bd_top_smartconnect_0_1_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized8 |         16 |         16 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                              |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__17 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         s00_nodes                                                                                 |                                         bd_top_smartconnect_0_1_s00_nodes_imp_R3R20F |        898 |        434 |     464 |    0 |  1431 |      0 |      0 |    0 |          0 |
|           s00_ar_node                                                                             |                                               bd_top_smartconnect_0_1_bd_48b0_sarn_0 |        153 |         97 |      56 |    0 |   246 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |               bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized9__xdcDup__1 |        153 |         97 |      56 |    0 |   246 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |               bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized9__xdcDup__1 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                     |        bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized9__xdcDup__1 |        150 |         94 |      56 |    0 |   237 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                 |        bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized9__xdcDup__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized9__xdcDup__1 |         48 |         40 |       8 |    0 |    71 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                              |             bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized10__xdcDup__1 |         93 |         45 |      48 |    0 |   153 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_send                                                    |               bd_top_smartconnect_0_1_sc_node_v1_0_16_reg_slice3__parameterized2_108 |         11 |         11 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                     |               bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized1_107 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               m_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__51 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__50 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_aw_node                                                                             |                                               bd_top_smartconnect_0_1_bd_48b0_sawn_0 |        153 |         97 |      56 |    0 |   246 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |              bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized10__xdcDup__1 |        153 |         97 |      56 |    0 |   246 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |              bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized10__xdcDup__1 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                     |       bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized10__xdcDup__1 |        151 |         95 |      56 |    0 |   237 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                 |       bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized10__xdcDup__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized9__xdcDup__2 |         48 |         40 |       8 |    0 |    71 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                              |             bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized10__xdcDup__2 |         93 |         45 |      48 |    0 |   153 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_send                                                    |               bd_top_smartconnect_0_1_sc_node_v1_0_16_reg_slice3__parameterized2_100 |         11 |         11 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                     |                bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized1_99 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               m_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__49 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__48 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_b_node                                                                              |                                                bd_top_smartconnect_0_1_bd_48b0_sbn_0 |         73 |         65 |       8 |    0 |   102 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |              bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized11__xdcDup__1 |         73 |         65 |       8 |    0 |   102 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |              bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized11__xdcDup__1 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                     |       bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized11__xdcDup__1 |         61 |         53 |       8 |    0 |    83 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                 |       bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized11__xdcDup__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |                              bd_top_smartconnect_0_1_sc_node_v1_0_16_fi_regulator_91 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                              |             bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized11__xdcDup__1 |         56 |         48 |       8 |    0 |    72 |      0 |      0 |    0 |          0 |
|                 inst_ingress                                                                      |                  bd_top_smartconnect_0_1_sc_node_v1_0_16_ingress__parameterized11_92 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                     |                bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized6_87 |          9 |          9 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|                 (inst_si_handler)                                                                 |                bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized6_87 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |                bd_top_smartconnect_0_1_sc_node_v1_0_16_arb_alg_rr__parameterized0_88 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |                                    bd_top_smartconnect_0_1_sc_util_v1_0_4_counter_89 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter           |                                    bd_top_smartconnect_0_1_sc_util_v1_0_4_counter_90 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               m_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__47 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__46 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_r_node                                                                              |                                                bd_top_smartconnect_0_1_bd_48b0_srn_0 |        230 |         70 |     160 |    0 |   369 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                         bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized12 |        230 |         70 |     160 |    0 |   369 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |                         bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized12 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                     |                  bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized12 |        219 |         59 |     160 |    0 |   350 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                 |                  bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |                              bd_top_smartconnect_0_1_sc_node_v1_0_16_fi_regulator_78 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                              |                        bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized12 |        214 |         54 |     160 |    0 |   339 |      0 |      0 |    0 |          0 |
|                 inst_ingress                                                                      |                     bd_top_smartconnect_0_1_sc_node_v1_0_16_ingress__parameterized12 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                     |                bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized6_74 |          9 |          9 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|                 (inst_si_handler)                                                                 |                bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized6_74 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |                bd_top_smartconnect_0_1_sc_node_v1_0_16_arb_alg_rr__parameterized0_75 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |                                    bd_top_smartconnect_0_1_sc_util_v1_0_4_counter_76 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter           |                                    bd_top_smartconnect_0_1_sc_util_v1_0_4_counter_77 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               m_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__45 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__44 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_w_node                                                                              |                                                bd_top_smartconnect_0_1_bd_48b0_swn_0 |        289 |        105 |     184 |    0 |   468 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                         bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized13 |        289 |        105 |     184 |    0 |   468 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |                         bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized13 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                     |                  bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized13 |        287 |        103 |     184 |    0 |   459 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                 |                  bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized13 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized9__xdcDup__3 |         49 |         41 |       8 |    0 |    72 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                              |                        bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized13 |        228 |         52 |     176 |    0 |   374 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_send                                                    |                bd_top_smartconnect_0_1_sc_node_v1_0_16_reg_slice3__parameterized2_65 |         11 |         11 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                     |                bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized1_64 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               m_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__43 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__42 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         s01_axi2sc                                                                                |                                             bd_top_smartconnect_0_1_bd_48b0_s01a2s_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           inst                                                                                    |                        bd_top_smartconnect_0_1_sc_axi2sc_v1_0_10_top__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         s01_entry_pipeline                                                                        |                               bd_top_smartconnect_0_1_s01_entry_pipeline_imp_1UFA04H |        266 |        251 |       0 |   15 |   439 |      0 |      0 |    0 |          0 |
|           s01_mmu                                                                                 |                                             bd_top_smartconnect_0_1_bd_48b0_s01mmu_0 |        222 |        221 |       0 |    1 |   413 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                           bd_top_smartconnect_0_1_sc_mmu_v1_0_13_top__parameterized0 |        222 |        221 |       0 |    1 |   413 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |                           bd_top_smartconnect_0_1_sc_mmu_v1_0_13_top__parameterized0 |          8 |          8 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|               ar_reg_stall                                                                        |                                 bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall |         19 |         19 |       0 |    0 |    36 |      0 |      0 |    0 |          0 |
|               ar_sreg                                                                             |                              bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_57 |         35 |         35 |       0 |    0 |    72 |      0 |      0 |    0 |          0 |
|               aw_reg_stall                                                                        |                              bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_58 |         19 |         19 |       0 |    0 |    36 |      0 |      0 |    0 |          0 |
|               aw_sreg                                                                             |                              bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_59 |         39 |         39 |       0 |    0 |    72 |      0 |      0 |    0 |          0 |
|               b_sreg                                                                              |                              bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_60 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               gen_endpoint.decerr_slave_inst                                                      |                  bd_top_smartconnect_0_1_sc_mmu_v1_0_13_decerr_slave__parameterized0 |         10 |         10 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|               gen_wroute_fifo.wroute_fifo                                                         |             bd_top_smartconnect_0_1_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6 |         14 |         13 |       0 |    1 |     9 |      0 |      0 |    0 |          0 |
|                 (gen_wroute_fifo.wroute_fifo)                                                     |             bd_top_smartconnect_0_1_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6 |         11 |         11 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                 gen_srls[1].srl_nx1                                                               |                                    bd_top_smartconnect_0_1_sc_util_v1_0_4_srl_rtl_63 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|               gen_wroute_fifo.wroute_split                                                        |                                  bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_splitter |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               r_sreg                                                                              |                              bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_61 |         41 |         41 |       0 |    0 |    72 |      0 |      0 |    0 |          0 |
|               w_sreg                                                                              |                              bd_top_smartconnect_0_1_sc_util_v1_0_4_axi_reg_stall_62 |         29 |         29 |       0 |    0 |    76 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                              |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__19 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s01_si_converter                                                                        |                                             bd_top_smartconnect_0_1_bd_48b0_s01sic_0 |         44 |         30 |       0 |   14 |    26 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                  bd_top_smartconnect_0_1_sc_si_converter_v1_0_13_top__parameterized0 |         44 |         30 |       0 |   14 |    26 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |                  bd_top_smartconnect_0_1_sc_si_converter_v1_0_13_top__parameterized0 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               gen_normal.splitter_inst                                                            |             bd_top_smartconnect_0_1_sc_si_converter_v1_0_13_splitter__parameterized0 |         42 |         28 |       0 |   14 |    22 |      0 |      0 |    0 |          0 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |             bd_top_smartconnect_0_1_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized7 |         42 |         28 |       0 |   14 |    22 |      0 |      0 |    0 |          0 |
|               xpm_cdc_async_rst_inst                                                              |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__21 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s01_transaction_regulator                                                               |                                              bd_top_smartconnect_0_1_bd_48b0_s01tr_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |         bd_top_smartconnect_0_1_sc_transaction_regulator_v1_0_11_top__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         s01_nodes                                                                                 |                                        bd_top_smartconnect_0_1_s01_nodes_imp_1Y3F7VD |        976 |        560 |     416 |    0 |  1670 |      0 |      0 |    0 |          0 |
|           s01_ar_node                                                                             |                                               bd_top_smartconnect_0_1_bd_48b0_sarn_1 |        141 |        101 |      40 |    0 |   214 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                          bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized9 |        141 |        101 |      40 |    0 |   214 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |                          bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized9 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                     |                   bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized9 |        138 |         98 |      40 |    0 |   205 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                 |                   bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized9 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |              bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized9__xdcDup__4 |         49 |         41 |       8 |    0 |    70 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                              |             bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized10__xdcDup__3 |         81 |         49 |      32 |    0 |   125 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_send                                                    |                bd_top_smartconnect_0_1_sc_node_v1_0_16_reg_slice3__parameterized2_37 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                     |                bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized1_36 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               m_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__31 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__30 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s01_aw_node                                                                             |                                               bd_top_smartconnect_0_1_bd_48b0_sawn_1 |        134 |        102 |      32 |    0 |   201 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                         bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized10 |        134 |        102 |      32 |    0 |   201 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |                         bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized10 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                     |                  bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized10 |        131 |         99 |      32 |    0 |   192 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                 |                  bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized10 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |                         bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized9 |         49 |         41 |       8 |    0 |    70 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                              |                        bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized10 |         74 |         50 |      24 |    0 |   112 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_send                                                    |                bd_top_smartconnect_0_1_sc_node_v1_0_16_reg_slice3__parameterized2_29 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                     |                bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized1_28 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               m_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__29 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__28 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s01_b_node                                                                              |                                                bd_top_smartconnect_0_1_bd_48b0_sbn_1 |         60 |         60 |       0 |    0 |    95 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                         bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized11 |         60 |         60 |       0 |    0 |    95 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |                         bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized11 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                     |                  bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized11 |         53 |         53 |       0 |    0 |    80 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                 |                  bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized11 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |                              bd_top_smartconnect_0_1_sc_node_v1_0_16_fi_regulator_21 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                              |                        bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized11 |         46 |         46 |       0 |    0 |    70 |      0 |      0 |    0 |          0 |
|                 inst_ingress                                                                      |                     bd_top_smartconnect_0_1_sc_node_v1_0_16_ingress__parameterized11 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                     |                bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized6_18 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                 (inst_si_handler)                                                                 |                bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized6_18 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |                bd_top_smartconnect_0_1_sc_node_v1_0_16_arb_alg_rr__parameterized0_19 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |                                    bd_top_smartconnect_0_1_sc_util_v1_0_4_counter_20 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               m_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__27 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__26 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s01_r_node                                                                              |                                                bd_top_smartconnect_0_1_bd_48b0_srn_1 |        306 |        146 |     160 |    0 |   378 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                         bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized17 |        306 |        146 |     160 |    0 |   378 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |                         bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized17 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                     |                  bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized17 |        300 |        140 |     160 |    0 |   363 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                 |                  bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized17 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |                    bd_top_smartconnect_0_1_sc_node_v1_0_16_downsizer__parameterized0 |          5 |          5 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |                              bd_top_smartconnect_0_1_sc_node_v1_0_16_fi_regulator_12 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                              |                        bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized14 |        287 |        127 |     160 |    0 |   345 |      0 |      0 |    0 |          0 |
|                 inst_ingress                                                                      |                     bd_top_smartconnect_0_1_sc_node_v1_0_16_ingress__parameterized17 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                     |                   bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized6 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                 (inst_si_handler)                                                                 |                   bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized6 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |                   bd_top_smartconnect_0_1_sc_node_v1_0_16_arb_alg_rr__parameterized0 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |                                       bd_top_smartconnect_0_1_sc_util_v1_0_4_counter |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               m_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__25 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__24 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s01_w_node                                                                              |                                                bd_top_smartconnect_0_1_bd_48b0_swn_1 |        335 |        151 |     184 |    0 |   782 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                         bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized18 |        335 |        151 |     184 |    0 |   782 |      0 |      0 |    0 |          0 |
|               (inst)                                                                              |                         bd_top_smartconnect_0_1_sc_node_v1_0_16_top__parameterized18 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               inst_mi_handler                                                                     |                  bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized18 |        332 |        148 |     184 |    0 |   773 |      0 |      0 |    0 |          0 |
|                 (inst_mi_handler)                                                                 |                  bd_top_smartconnect_0_1_sc_node_v1_0_16_mi_handler__parameterized18 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |                                 bd_top_smartconnect_0_1_sc_node_v1_0_16_fi_regulator |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |                        bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized15 |         47 |         39 |       8 |    0 |    71 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |                      bd_top_smartconnect_0_1_sc_node_v1_0_16_upsizer__parameterized0 |         44 |         44 |       0 |    0 |   313 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_node_payld                                              |                        bd_top_smartconnect_0_1_sc_node_v1_0_16_fifo__parameterized16 |        232 |         56 |     176 |    0 |   377 |      0 |      0 |    0 |          0 |
|                 gen_normal_area.inst_fifo_send                                                    |                   bd_top_smartconnect_0_1_sc_node_v1_0_16_reg_slice3__parameterized2 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               inst_si_handler                                                                     |                   bd_top_smartconnect_0_1_sc_node_v1_0_16_si_handler__parameterized1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               m_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__23 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|               s_sc_xpm_cdc_async_rst_inst                                                         |                                        bd_top_smartconnect_0_1_xpm_cdc_async_rst__22 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         switchboards                                                                              |                                      bd_top_smartconnect_0_1_switchboards_imp_2VCXRV |        136 |        136 |       0 |    0 |  1394 |      0 |      0 |    0 |          0 |
|           ar_switchboard                                                                          |                                               bd_top_smartconnect_0_1_bd_48b0_arsw_0 |          0 |          0 |       0 |    0 |   138 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                                    bd_top_smartconnect_0_1_sc_switchboard_v1_0_8_top |          0 |          0 |       0 |    0 |   138 |      0 |      0 |    0 |          0 |
|               gen_mi[0].inst_opipe_payld                                                          |                   bd_top_smartconnect_0_1_sc_util_v1_0_4_pipeline__parameterized13_4 |          0 |          0 |       0 |    0 |    83 |      0 |      0 |    0 |          0 |
|               gen_mi[1].inst_opipe_payld                                                          |                   bd_top_smartconnect_0_1_sc_util_v1_0_4_pipeline__parameterized13_5 |          0 |          0 |       0 |    0 |    55 |      0 |      0 |    0 |          0 |
|           aw_switchboard                                                                          |                                               bd_top_smartconnect_0_1_bd_48b0_awsw_0 |          0 |          0 |       0 |    0 |   125 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                                 bd_top_smartconnect_0_1_sc_switchboard_v1_0_8_top__1 |          0 |          0 |       0 |    0 |   125 |      0 |      0 |    0 |          0 |
|               gen_mi[0].inst_opipe_payld                                                          |                     bd_top_smartconnect_0_1_sc_util_v1_0_4_pipeline__parameterized13 |          0 |          0 |       0 |    0 |    83 |      0 |      0 |    0 |          0 |
|               gen_mi[1].inst_opipe_payld                                                          |                   bd_top_smartconnect_0_1_sc_util_v1_0_4_pipeline__parameterized13_3 |          0 |          0 |       0 |    0 |    42 |      0 |      0 |    0 |          0 |
|           b_switchboard                                                                           |                                                bd_top_smartconnect_0_1_bd_48b0_bsw_0 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                    bd_top_smartconnect_0_1_sc_switchboard_v1_0_8_top__parameterized0 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|               gen_mi[0].inst_mux_payld                                                            |                           bd_top_smartconnect_0_1_sc_util_v1_0_4_mux__parameterized0 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               gen_mi[0].inst_opipe_payld                                                          |                     bd_top_smartconnect_0_1_sc_util_v1_0_4_pipeline__parameterized14 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|           r_switchboard                                                                           |                                                bd_top_smartconnect_0_1_bd_48b0_rsw_0 |        133 |        133 |       0 |    0 |   534 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                    bd_top_smartconnect_0_1_sc_switchboard_v1_0_8_top__parameterized1 |        133 |        133 |       0 |    0 |   534 |      0 |      0 |    0 |          0 |
|               gen_mi[0].inst_mux_payld                                                            |                           bd_top_smartconnect_0_1_sc_util_v1_0_4_mux__parameterized1 |        133 |        133 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               gen_mi[0].inst_opipe_payld                                                          |                     bd_top_smartconnect_0_1_sc_util_v1_0_4_pipeline__parameterized15 |          0 |          0 |       0 |    0 |   265 |      0 |      0 |    0 |          0 |
|               gen_mi[1].inst_opipe_payld                                                          |                   bd_top_smartconnect_0_1_sc_util_v1_0_4_pipeline__parameterized15_1 |          0 |          0 |       0 |    0 |   269 |      0 |      0 |    0 |          0 |
|           w_switchboard                                                                           |                                                bd_top_smartconnect_0_1_bd_48b0_wsw_0 |          0 |          0 |       0 |    0 |   591 |      0 |      0 |    0 |          0 |
|             inst                                                                                  |                    bd_top_smartconnect_0_1_sc_switchboard_v1_0_8_top__parameterized2 |          0 |          0 |       0 |    0 |   591 |      0 |      0 |    0 |          0 |
|               gen_mi[0].inst_opipe_payld                                                          |                     bd_top_smartconnect_0_1_sc_util_v1_0_4_pipeline__parameterized16 |          0 |          0 |       0 |    0 |   294 |      0 |      0 |    0 |          0 |
|               gen_mi[1].inst_opipe_payld                                                          |                   bd_top_smartconnect_0_1_sc_util_v1_0_4_pipeline__parameterized16_0 |          0 |          0 |       0 |    0 |   297 |      0 |      0 |    0 |          0 |
|     util_ds_buf_0                                                                                 |                                                               bd_top_util_ds_buf_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       U0                                                                                          |                                                   bd_top_util_ds_buf_0_0_util_ds_buf |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|     util_ds_buf_1                                                                                 |                                                               bd_top_util_ds_buf_1_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       U0                                                                                          |                                                   bd_top_util_ds_buf_1_0_util_ds_buf |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|     xdma_0                                                                                        |                                                                      bd_top_xdma_0_0 |      27226 |      25101 |    2100 |   25 | 31822 |     50 |      0 |    0 |          0 |
|       inst                                                                                        |                                                             bd_top_xdma_0_0_core_top |      27226 |      25101 |    2100 |   25 | 31822 |     50 |      0 |    0 |          0 |
|         (inst)                                                                                    |                                                             bd_top_xdma_0_0_core_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         pcie4c_ip_i                                                                               |                                                            bd_top_xdma_0_0_pcie4c_ip |       6059 |       6036 |       0 |   23 | 13239 |     22 |      0 |    0 |          0 |
|           inst                                                                                    |                                     bd_top_xdma_0_0_pcie4c_ip_pcie4c_uscale_core_top |       6059 |       6036 |       0 |   23 | 13239 |     22 |      0 |    0 |          0 |
|             (inst)                                                                                |                                     bd_top_xdma_0_0_pcie4c_ip_pcie4c_uscale_core_top |          9 |          9 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|             bd_top_xdma_0_0_pcie4c_ip_gt_top_i                                                    |                                                    bd_top_xdma_0_0_pcie4c_ip_phy_top |       5226 |       5203 |       0 |   23 | 11375 |      0 |      0 |    0 |          0 |
|               (bd_top_xdma_0_0_pcie4c_ip_gt_top_i)                                                |                                                    bd_top_xdma_0_0_pcie4c_ip_phy_top |          0 |          0 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|               diablo_gt.diablo_gt_phy_wrapper                                                     |                                             bd_top_xdma_0_0_pcie4c_ip_gt_phy_wrapper |       4916 |       4893 |       0 |   23 |  9935 |      0 |      0 |    0 |          0 |
|                 (diablo_gt.diablo_gt_phy_wrapper)                                                 |                                             bd_top_xdma_0_0_pcie4c_ip_gt_phy_wrapper |         17 |          1 |       0 |   16 |    25 |      0 |      0 |    0 |          0 |
|                 gt_wizard.gtwizard_top_i                                                          |                                               bd_top_xdma_0_0_pcie4c_ip_gtwizard_top |       3425 |       3425 |       0 |    0 |  6241 |      0 |      0 |    0 |          0 |
|                 phy_clk_i                                                                         |                                                 bd_top_xdma_0_0_pcie4c_ip_gt_phy_clk |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 phy_lane[0].cdr_ctrl_on_eidle_i                                                   |                                       bd_top_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle |         13 |         13 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 phy_lane[0].phy_rxeq_i                                                            |                                                bd_top_xdma_0_0_pcie4c_ip_gt_phy_rxeq |         15 |         15 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                 phy_lane[0].phy_txeq_i                                                            |                                                bd_top_xdma_0_0_pcie4c_ip_gt_phy_txeq |         47 |         47 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                 phy_lane[0].receiver_detect_termination_i                                         |                                  bd_top_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm |         12 |         12 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 phy_lane[0].sync_cdrhold                                                          |                                       bd_top_xdma_0_0_pcie4c_ip_sync__parameterized3 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 phy_lane[10].cdr_ctrl_on_eidle_i                                                  |                                   bd_top_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_433 |         13 |         13 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 phy_lane[10].phy_rxeq_i                                                           |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_rxeq_434 |         16 |         16 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                 phy_lane[10].phy_txeq_i                                                           |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_txeq_435 |         47 |         47 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                 phy_lane[10].receiver_detect_termination_i                                        |                              bd_top_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_436 |         12 |         12 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 phy_lane[10].sync_cdrhold                                                         |                                   bd_top_xdma_0_0_pcie4c_ip_sync__parameterized3_437 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 phy_lane[11].cdr_ctrl_on_eidle_i                                                  |                                   bd_top_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_438 |         13 |         13 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 phy_lane[11].phy_rxeq_i                                                           |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_rxeq_439 |         16 |         16 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                 phy_lane[11].phy_txeq_i                                                           |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_txeq_440 |         47 |         47 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                 phy_lane[11].receiver_detect_termination_i                                        |                              bd_top_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_441 |         12 |         12 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 phy_lane[11].sync_cdrhold                                                         |                                   bd_top_xdma_0_0_pcie4c_ip_sync__parameterized3_442 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 phy_lane[12].cdr_ctrl_on_eidle_i                                                  |                                   bd_top_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_443 |         13 |         13 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 phy_lane[12].phy_rxeq_i                                                           |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_rxeq_444 |         16 |         16 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                 phy_lane[12].phy_txeq_i                                                           |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_txeq_445 |         47 |         47 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                 phy_lane[12].receiver_detect_termination_i                                        |                              bd_top_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_446 |         12 |         12 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 phy_lane[12].sync_cdrhold                                                         |                                   bd_top_xdma_0_0_pcie4c_ip_sync__parameterized3_447 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 phy_lane[13].cdr_ctrl_on_eidle_i                                                  |                                   bd_top_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_448 |         13 |         13 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 phy_lane[13].phy_rxeq_i                                                           |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_rxeq_449 |         16 |         16 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                 phy_lane[13].phy_txeq_i                                                           |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_txeq_450 |         47 |         47 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                 phy_lane[13].receiver_detect_termination_i                                        |                              bd_top_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_451 |         12 |         12 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 phy_lane[13].sync_cdrhold                                                         |                                   bd_top_xdma_0_0_pcie4c_ip_sync__parameterized3_452 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 phy_lane[14].cdr_ctrl_on_eidle_i                                                  |                                   bd_top_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_453 |         13 |         13 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 phy_lane[14].phy_rxeq_i                                                           |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_rxeq_454 |         16 |         16 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                 phy_lane[14].phy_txeq_i                                                           |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_txeq_455 |         47 |         47 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                 phy_lane[14].receiver_detect_termination_i                                        |                              bd_top_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_456 |         12 |         12 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 phy_lane[14].sync_cdrhold                                                         |                                   bd_top_xdma_0_0_pcie4c_ip_sync__parameterized3_457 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 phy_lane[15].cdr_ctrl_on_eidle_i                                                  |                                   bd_top_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_458 |         13 |         13 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 phy_lane[15].phy_rxeq_i                                                           |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_rxeq_459 |         16 |         16 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                 phy_lane[15].phy_txeq_i                                                           |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_txeq_460 |         47 |         47 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                 phy_lane[15].receiver_detect_termination_i                                        |                              bd_top_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_461 |         12 |         12 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 phy_lane[15].sync_cdrhold                                                         |                                   bd_top_xdma_0_0_pcie4c_ip_sync__parameterized3_462 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 phy_lane[1].cdr_ctrl_on_eidle_i                                                   |                                   bd_top_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_463 |         13 |         13 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 phy_lane[1].phy_rxeq_i                                                            |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_rxeq_464 |         16 |         16 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                 phy_lane[1].phy_txeq_i                                                            |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_txeq_465 |         47 |         47 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                 phy_lane[1].receiver_detect_termination_i                                         |                              bd_top_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_466 |         12 |         12 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 phy_lane[1].sync_cdrhold                                                          |                                   bd_top_xdma_0_0_pcie4c_ip_sync__parameterized3_467 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 phy_lane[2].cdr_ctrl_on_eidle_i                                                   |                                   bd_top_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_468 |         13 |         13 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 phy_lane[2].phy_rxeq_i                                                            |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_rxeq_469 |         16 |         16 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                 phy_lane[2].phy_txeq_i                                                            |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_txeq_470 |         47 |         47 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                 phy_lane[2].receiver_detect_termination_i                                         |                              bd_top_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_471 |         12 |         12 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 phy_lane[2].sync_cdrhold                                                          |                                   bd_top_xdma_0_0_pcie4c_ip_sync__parameterized3_472 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 phy_lane[3].cdr_ctrl_on_eidle_i                                                   |                                   bd_top_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_473 |         13 |         13 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 phy_lane[3].phy_rxeq_i                                                            |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_rxeq_474 |         16 |         16 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                 phy_lane[3].phy_txeq_i                                                            |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_txeq_475 |         47 |         47 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                 phy_lane[3].receiver_detect_termination_i                                         |                              bd_top_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_476 |         12 |         12 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 phy_lane[3].sync_cdrhold                                                          |                                   bd_top_xdma_0_0_pcie4c_ip_sync__parameterized3_477 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 phy_lane[4].cdr_ctrl_on_eidle_i                                                   |                                   bd_top_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_478 |         13 |         13 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 phy_lane[4].phy_rxeq_i                                                            |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_rxeq_479 |         16 |         16 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                 phy_lane[4].phy_txeq_i                                                            |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_txeq_480 |         47 |         47 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                 phy_lane[4].receiver_detect_termination_i                                         |                              bd_top_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_481 |         12 |         12 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 phy_lane[4].sync_cdrhold                                                          |                                   bd_top_xdma_0_0_pcie4c_ip_sync__parameterized3_482 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 phy_lane[5].cdr_ctrl_on_eidle_i                                                   |                                   bd_top_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_483 |         13 |         13 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 phy_lane[5].phy_rxeq_i                                                            |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_rxeq_484 |         16 |         16 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                 phy_lane[5].phy_txeq_i                                                            |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_txeq_485 |         47 |         47 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                 phy_lane[5].receiver_detect_termination_i                                         |                              bd_top_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_486 |         12 |         12 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 phy_lane[5].sync_cdrhold                                                          |                                   bd_top_xdma_0_0_pcie4c_ip_sync__parameterized3_487 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 phy_lane[6].cdr_ctrl_on_eidle_i                                                   |                                   bd_top_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_488 |         13 |         13 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 phy_lane[6].phy_rxeq_i                                                            |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_rxeq_489 |         16 |         16 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                 phy_lane[6].phy_txeq_i                                                            |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_txeq_490 |         47 |         47 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                 phy_lane[6].receiver_detect_termination_i                                         |                              bd_top_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_491 |         12 |         12 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 phy_lane[6].sync_cdrhold                                                          |                                   bd_top_xdma_0_0_pcie4c_ip_sync__parameterized3_492 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 phy_lane[7].cdr_ctrl_on_eidle_i                                                   |                                   bd_top_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_493 |         13 |         13 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 phy_lane[7].phy_rxeq_i                                                            |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_rxeq_494 |         16 |         16 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                 phy_lane[7].phy_txeq_i                                                            |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_txeq_495 |         47 |         47 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                 phy_lane[7].receiver_detect_termination_i                                         |                              bd_top_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_496 |         12 |         12 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 phy_lane[7].sync_cdrhold                                                          |                                   bd_top_xdma_0_0_pcie4c_ip_sync__parameterized3_497 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 phy_lane[8].cdr_ctrl_on_eidle_i                                                   |                                   bd_top_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_498 |         13 |         13 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 phy_lane[8].phy_rxeq_i                                                            |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_rxeq_499 |         16 |         16 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                 phy_lane[8].phy_txeq_i                                                            |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_txeq_500 |         47 |         47 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                 phy_lane[8].receiver_detect_termination_i                                         |                              bd_top_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_501 |         12 |         12 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 phy_lane[8].sync_cdrhold                                                          |                                   bd_top_xdma_0_0_pcie4c_ip_sync__parameterized3_502 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 phy_lane[9].cdr_ctrl_on_eidle_i                                                   |                                   bd_top_xdma_0_0_pcie4c_ip_gt_cdr_ctrl_on_eidle_503 |         13 |         13 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 phy_lane[9].phy_rxeq_i                                                            |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_rxeq_504 |         16 |         16 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                 phy_lane[9].phy_txeq_i                                                            |                                            bd_top_xdma_0_0_pcie4c_ip_gt_phy_txeq_505 |         47 |         47 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                 phy_lane[9].receiver_detect_termination_i                                         |                              bd_top_xdma_0_0_pcie4c_ip_gt_receiver_detect_rxterm_506 |         12 |         12 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 phy_lane[9].sync_cdrhold                                                          |                                   bd_top_xdma_0_0_pcie4c_ip_sync__parameterized3_507 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 phy_rst_i                                                                         |                                                 bd_top_xdma_0_0_pcie4c_ip_gt_phy_rst |         68 |         61 |       0 |    7 |   389 |      0 |      0 |    0 |          0 |
|               phy_pipeline                                                                        |                                               bd_top_xdma_0_0_pcie4c_ip_phy_pipeline |        310 |        310 |       0 |    0 |  1372 |      0 |      0 |    0 |          0 |
|                 as_mac_in_detect_chain                                                            |                               bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_phystatus_chain                                          |                               bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3 |         10 |         10 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxdata_chain                                             |                               bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxdata_valid_chain                                       |                             bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxdatak_chain                                            |                                             bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxelecidle_chain                                         |                             bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_4 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxeq_adapt_done_chain                                    |                             bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_5 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxeq_ctrl_chain                                          |                                             bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxeq_done_chain                                          |                             bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_7 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain                                   |                               bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxeq_preset_sel_chain                                    |                             bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_8 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxpolarity_chain                                         |                             bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_9 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxstart_block_chain                                      |                                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_10 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxstatus_chain                                           |                               bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxsync_header_chain                                      |                                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_11 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_rxvalid_chain                                            |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_12 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txcompliance_chain                                       |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_13 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txdata_chain                                             |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_14 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txdata_valid_chain                                       |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_15 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txdatak_chain                                            |                                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_16 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txelecidle_chain                                         |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_17 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txeq_coeff_chain                                         |                               bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txeq_ctrl_chain                                          |                                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_18 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txeq_done_chain                                          |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_19 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txeq_new_coeff_chain                                     |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_20 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txeq_preset_chain                                        |                               bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txstart_block_chain                                      |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_21 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[0].phy_txsync_header_chain                                      |                                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_22 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_phystatus_chain                                         |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_23 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxdata_chain                                            |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_24 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxdata_valid_chain                                      |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_25 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxdatak_chain                                           |                                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_26 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxelecidle_chain                                        |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_27 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxeq_adapt_done_chain                                   |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_28 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxeq_ctrl_chain                                         |                                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_29 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxeq_done_chain                                         |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_30 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxeq_new_txcoeff_chain                                  |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_31 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxeq_preset_sel_chain                                   |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_32 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxpolarity_chain                                        |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_33 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxstart_block_chain                                     |                                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_34 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxstatus_chain                                          |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_35 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxsync_header_chain                                     |                                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_36 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_rxvalid_chain                                           |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_37 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txcompliance_chain                                      |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_38 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txdata_chain                                            |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_39 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txdata_valid_chain                                      |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_40 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txdatak_chain                                           |                                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_41 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txelecidle_chain                                        |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_42 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txeq_coeff_chain                                        |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_43 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txeq_ctrl_chain                                         |                                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_44 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txeq_done_chain                                         |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_45 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txeq_new_coeff_chain                                    |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_46 |         14 |         14 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txeq_preset_chain                                       |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_47 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txstart_block_chain                                     |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_48 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[10].phy_txsync_header_chain                                     |                                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_49 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_phystatus_chain                                         |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_50 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxdata_chain                                            |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_51 |          1 |          1 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxdata_valid_chain                                      |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_52 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxdatak_chain                                           |                                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_53 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxelecidle_chain                                        |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_54 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxeq_adapt_done_chain                                   |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_55 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxeq_ctrl_chain                                         |                                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_56 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxeq_done_chain                                         |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_57 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxeq_new_txcoeff_chain                                  |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_58 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxeq_preset_sel_chain                                   |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_59 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxpolarity_chain                                        |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_60 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxstart_block_chain                                     |                                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_61 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxstatus_chain                                          |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_62 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxsync_header_chain                                     |                                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_63 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_rxvalid_chain                                           |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_64 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txcompliance_chain                                      |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_65 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txdata_chain                                            |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_66 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txdata_valid_chain                                      |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_67 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txdatak_chain                                           |                                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_68 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txelecidle_chain                                        |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_69 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txeq_coeff_chain                                        |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_70 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txeq_ctrl_chain                                         |                                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_71 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txeq_done_chain                                         |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_72 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txeq_new_coeff_chain                                    |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_73 |         13 |         13 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txeq_preset_chain                                       |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_74 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txstart_block_chain                                     |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_75 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[11].phy_txsync_header_chain                                     |                                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_76 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_phystatus_chain                                         |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_77 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxdata_chain                                            |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_78 |          4 |          4 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxdata_valid_chain                                      |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_79 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxdatak_chain                                           |                                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_80 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxelecidle_chain                                        |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_81 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxeq_adapt_done_chain                                   |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_82 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxeq_ctrl_chain                                         |                                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_83 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxeq_done_chain                                         |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_84 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxeq_new_txcoeff_chain                                  |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_85 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxeq_preset_sel_chain                                   |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_86 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxpolarity_chain                                        |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_87 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxstart_block_chain                                     |                                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_88 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxstatus_chain                                          |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_89 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxsync_header_chain                                     |                                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_90 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_rxvalid_chain                                           |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_91 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txcompliance_chain                                      |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_92 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txdata_chain                                            |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_93 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txdata_valid_chain                                      |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_94 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txdatak_chain                                           |                                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_95 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txelecidle_chain                                        |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_96 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txeq_coeff_chain                                        |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_97 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txeq_ctrl_chain                                         |                                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_98 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txeq_done_chain                                         |                            bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_99 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txeq_new_coeff_chain                                    |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_100 |         10 |         10 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txeq_preset_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_101 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[12].phy_txsync_header_chain                                     |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_102 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_phystatus_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_103 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxdata_chain                                            |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_104 |          2 |          2 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxdata_valid_chain                                      |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_105 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxdatak_chain                                           |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_106 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxelecidle_chain                                        |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_107 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxeq_adapt_done_chain                                   |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_108 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxeq_ctrl_chain                                         |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_109 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxeq_done_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_110 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxeq_new_txcoeff_chain                                  |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_111 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxeq_preset_sel_chain                                   |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_112 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxpolarity_chain                                        |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_113 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxstart_block_chain                                     |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_114 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxstatus_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_115 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxsync_header_chain                                     |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_116 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_rxvalid_chain                                           |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_117 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txcompliance_chain                                      |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_118 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txdata_chain                                            |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_119 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txdata_valid_chain                                      |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_120 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txdatak_chain                                           |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_121 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txelecidle_chain                                        |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_122 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txeq_coeff_chain                                        |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_123 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txeq_ctrl_chain                                         |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_124 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txeq_done_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_125 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txeq_new_coeff_chain                                    |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_126 |          2 |          2 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txeq_preset_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_127 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[13].phy_txsync_header_chain                                     |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_128 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_phystatus_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_129 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxdata_chain                                            |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_130 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxdata_valid_chain                                      |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_131 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxdatak_chain                                           |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_132 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxelecidle_chain                                        |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_133 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxeq_adapt_done_chain                                   |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_134 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxeq_ctrl_chain                                         |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_135 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxeq_done_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_136 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxeq_new_txcoeff_chain                                  |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_137 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxeq_preset_sel_chain                                   |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_138 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxpolarity_chain                                        |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_139 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxstart_block_chain                                     |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_140 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxstatus_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_141 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxsync_header_chain                                     |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_142 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_rxvalid_chain                                           |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_143 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txcompliance_chain                                      |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_144 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txdata_chain                                            |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_145 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txdata_valid_chain                                      |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_146 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txdatak_chain                                           |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_147 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txelecidle_chain                                        |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_148 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txeq_coeff_chain                                        |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_149 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txeq_ctrl_chain                                         |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_150 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txeq_done_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_151 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txeq_new_coeff_chain                                    |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_152 |          9 |          9 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txeq_preset_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_153 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[14].phy_txsync_header_chain                                     |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_154 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_phystatus_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_155 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxdata_chain                                            |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_156 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxdata_valid_chain                                      |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_157 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxdatak_chain                                           |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_158 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxelecidle_chain                                        |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_159 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxeq_adapt_done_chain                                   |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_160 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxeq_ctrl_chain                                         |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_161 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxeq_done_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_162 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxeq_new_txcoeff_chain                                  |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_163 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxeq_preset_sel_chain                                   |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_164 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxpolarity_chain                                        |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_166 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxstart_block_chain                                     |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_167 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxstatus_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_168 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxsync_header_chain                                     |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_169 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_rxvalid_chain                                           |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_170 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txcompliance_chain                                      |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_171 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txdata_chain                                            |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_172 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txdata_valid_chain                                      |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_173 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txdatak_chain                                           |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_174 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txelecidle_chain                                        |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_175 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txeq_coeff_chain                                        |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_176 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txeq_ctrl_chain                                         |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_177 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txeq_done_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_178 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txeq_new_coeff_chain                                    |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_179 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txeq_preset_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_180 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txstart_block_chain                                     |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_181 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[15].phy_txsync_header_chain                                     |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_182 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_phystatus_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_183 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxdata_chain                                             |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_184 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxdata_valid_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_185 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxdatak_chain                                            |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_186 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxelecidle_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_187 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxeq_adapt_done_chain                                    |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_188 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxeq_ctrl_chain                                          |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_189 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxeq_done_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_190 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxeq_new_txcoeff_chain                                   |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_191 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxeq_preset_sel_chain                                    |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_192 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxpolarity_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_193 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxstart_block_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_194 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxstatus_chain                                           |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_195 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxsync_header_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_196 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_rxvalid_chain                                            |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_197 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txcompliance_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_198 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txdata_chain                                             |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_199 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txdata_valid_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_200 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txdatak_chain                                            |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_201 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txelecidle_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_202 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txeq_coeff_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_203 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txeq_ctrl_chain                                          |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_204 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txeq_done_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_205 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txeq_new_coeff_chain                                     |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_206 |         11 |         11 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txeq_preset_chain                                        |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_207 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txstart_block_chain                                      |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_208 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[1].phy_txsync_header_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_209 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_phystatus_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_210 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxdata_chain                                             |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_211 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxdata_valid_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_212 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxdatak_chain                                            |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_213 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxelecidle_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_214 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxeq_adapt_done_chain                                    |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_215 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxeq_ctrl_chain                                          |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_216 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxeq_done_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_217 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxeq_new_txcoeff_chain                                   |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_218 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxeq_preset_sel_chain                                    |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_219 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxpolarity_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_220 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxstart_block_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_221 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxstatus_chain                                           |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_222 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxsync_header_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_223 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_rxvalid_chain                                            |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_224 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txcompliance_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_225 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txdata_chain                                             |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_226 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txdata_valid_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_227 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txdatak_chain                                            |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_228 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txelecidle_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_229 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txeq_coeff_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_230 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txeq_ctrl_chain                                          |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_231 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txeq_done_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_232 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txeq_new_coeff_chain                                     |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_233 |          9 |          9 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txeq_preset_chain                                        |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_234 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txstart_block_chain                                      |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_235 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[2].phy_txsync_header_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_236 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_phystatus_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_237 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxdata_chain                                             |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_238 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxdata_valid_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_239 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxdatak_chain                                            |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_240 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxelecidle_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_241 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxeq_adapt_done_chain                                    |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_242 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxeq_ctrl_chain                                          |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_243 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxeq_done_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_244 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxeq_new_txcoeff_chain                                   |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_245 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxeq_preset_sel_chain                                    |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_246 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxpolarity_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_247 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxstart_block_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_248 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxstatus_chain                                           |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_249 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxsync_header_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_250 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_rxvalid_chain                                            |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_251 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txcompliance_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_252 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txdata_chain                                             |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_253 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txdata_valid_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_254 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txdatak_chain                                            |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_255 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txelecidle_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_256 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txeq_coeff_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_257 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txeq_ctrl_chain                                          |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_258 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txeq_done_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_259 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txeq_new_coeff_chain                                     |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_260 |         15 |         15 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txeq_preset_chain                                        |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_261 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txstart_block_chain                                      |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_262 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[3].phy_txsync_header_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_263 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_phystatus_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_264 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxdata_chain                                             |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_265 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxdata_valid_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_266 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxdatak_chain                                            |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_267 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxelecidle_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_268 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxeq_adapt_done_chain                                    |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_269 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxeq_ctrl_chain                                          |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_270 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxeq_done_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_271 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxeq_new_txcoeff_chain                                   |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_272 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxeq_preset_sel_chain                                    |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_273 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxpolarity_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_274 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxstart_block_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_275 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxstatus_chain                                           |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_276 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxsync_header_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_277 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_rxvalid_chain                                            |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_278 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txcompliance_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_279 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txdata_chain                                             |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_280 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txdata_valid_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_281 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txdatak_chain                                            |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_282 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txelecidle_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_283 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txeq_coeff_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_284 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txeq_ctrl_chain                                          |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_285 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txeq_done_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_286 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txeq_new_coeff_chain                                     |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_287 |         12 |         12 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txeq_preset_chain                                        |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_288 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txstart_block_chain                                      |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_289 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[4].phy_txsync_header_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_290 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_phystatus_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_291 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxdata_chain                                             |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_292 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxdata_valid_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_293 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxdatak_chain                                            |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_294 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxelecidle_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_295 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxeq_adapt_done_chain                                    |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_296 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxeq_ctrl_chain                                          |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_297 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxeq_done_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_298 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxeq_new_txcoeff_chain                                   |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_299 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxeq_preset_sel_chain                                    |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_300 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxpolarity_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_301 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxstart_block_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_302 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxstatus_chain                                           |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_303 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxsync_header_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_304 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_rxvalid_chain                                            |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_305 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txcompliance_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_306 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txdata_chain                                             |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_307 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txdata_valid_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_308 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txdatak_chain                                            |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_309 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txelecidle_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_310 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txeq_coeff_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_311 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txeq_ctrl_chain                                          |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_312 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txeq_done_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_313 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txeq_new_coeff_chain                                     |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_314 |         14 |         14 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txeq_preset_chain                                        |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_315 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txstart_block_chain                                      |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_316 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[5].phy_txsync_header_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_317 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_phystatus_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_318 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxdata_chain                                             |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_319 |          8 |          8 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxdata_valid_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_320 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxdatak_chain                                            |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_321 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxelecidle_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_322 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxeq_adapt_done_chain                                    |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_323 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxeq_ctrl_chain                                          |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_324 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxeq_done_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_325 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxeq_new_txcoeff_chain                                   |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_326 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxeq_preset_sel_chain                                    |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_327 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxpolarity_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_328 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxstart_block_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_329 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxstatus_chain                                           |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_330 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxsync_header_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_331 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_rxvalid_chain                                            |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_332 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txcompliance_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_333 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txdata_chain                                             |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_334 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txdata_valid_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_335 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txdatak_chain                                            |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_336 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txelecidle_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_337 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txeq_coeff_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_338 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txeq_ctrl_chain                                          |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_339 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txeq_done_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_340 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txeq_new_coeff_chain                                     |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_341 |          5 |          5 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txeq_preset_chain                                        |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_342 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txstart_block_chain                                      |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_343 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[6].phy_txsync_header_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_344 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_phystatus_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_345 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxdata_chain                                             |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_346 |         13 |         13 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxdata_valid_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_347 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxdatak_chain                                            |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_348 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxelecidle_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_349 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxeq_adapt_done_chain                                    |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_350 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxeq_ctrl_chain                                          |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_351 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxeq_done_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_352 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxeq_new_txcoeff_chain                                   |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_353 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxeq_preset_sel_chain                                    |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_354 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxpolarity_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_355 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxstart_block_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_356 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxstatus_chain                                           |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_357 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxsync_header_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_358 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_rxvalid_chain                                            |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_359 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txcompliance_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_360 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txdata_chain                                             |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_361 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txdata_valid_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_362 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txdatak_chain                                            |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_363 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txelecidle_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_364 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txeq_coeff_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_365 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txeq_ctrl_chain                                          |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_366 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txeq_done_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_367 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txeq_new_coeff_chain                                     |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_368 |         14 |         14 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txeq_preset_chain                                        |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_369 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txstart_block_chain                                      |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_370 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[7].phy_txsync_header_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_371 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_phystatus_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_372 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxdata_chain                                             |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_373 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxdata_valid_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_374 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxdatak_chain                                            |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_375 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxelecidle_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_376 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxeq_adapt_done_chain                                    |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_377 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxeq_ctrl_chain                                          |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_378 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxeq_done_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_379 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxeq_new_txcoeff_chain                                   |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_380 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxeq_preset_sel_chain                                    |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_381 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxpolarity_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_382 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxstart_block_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_383 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxstatus_chain                                           |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_384 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxsync_header_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_385 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_rxvalid_chain                                            |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_386 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txcompliance_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_387 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txdata_chain                                             |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_388 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txdata_valid_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_389 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txdatak_chain                                            |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_390 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txelecidle_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_391 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txeq_coeff_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_392 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txeq_ctrl_chain                                          |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_393 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txeq_done_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_394 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txeq_new_coeff_chain                                     |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_395 |         12 |         12 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txeq_preset_chain                                        |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_396 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txstart_block_chain                                      |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_397 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[8].phy_txsync_header_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_398 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_phystatus_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_399 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxdata_chain                                             |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_400 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxdata_valid_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_401 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxdatak_chain                                            |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_402 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxelecidle_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized3_403 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxeq_adapt_done_chain                                    |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_404 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxeq_ctrl_chain                                          |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_405 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxeq_done_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_406 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxeq_new_txcoeff_chain                                   |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_407 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxeq_preset_sel_chain                                    |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_408 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxpolarity_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_409 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxstart_block_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_410 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxstatus_chain                                           |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_411 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxsync_header_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_412 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_rxvalid_chain                                            |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_413 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txcompliance_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_414 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txdata_chain                                             |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized0_415 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txdata_valid_chain                                       |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_416 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txdatak_chain                                            |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_417 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txelecidle_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_418 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txeq_coeff_chain                                         |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_419 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txeq_ctrl_chain                                          |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_420 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txeq_done_chain                                          |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_421 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txeq_new_coeff_chain                                     |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized7_422 |          5 |          5 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txeq_preset_chain                                        |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized5_423 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txstart_block_chain                                      |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_424 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 per_lane_ff_chain[9].phy_txsync_header_chain                                      |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_425 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 phy_powerdown_chain                                                               |                               bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized8 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 phy_rate_chain                                                                    |                                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain_426 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 phy_txdeemph_chain                                                                |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized2_427 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 phy_txdetectrx_chain                                                              |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_428 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 phy_txeq_fs_chain                                                                 |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_429 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 phy_txeq_lf_chain                                                                 |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized6_430 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 phy_txmargin_chain                                                                |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized4_431 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 phy_txswing_chain                                                                 |                           bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain__parameterized1_432 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|               phy_rate_chain_cp                                                                   |                                               bd_top_xdma_0_0_pcie4c_ip_phy_ff_chain |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             bd_top_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst                                          |                                                       bd_top_xdma_0_0_pcie4c_ip_pipe |        824 |        824 |       0 |    0 |  1826 |     22 |      0 |    0 |          0 |
|               (bd_top_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst)                                      |                                                       bd_top_xdma_0_0_pcie4c_ip_pipe |         71 |         71 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               pcie_4_0_bram_inst                                                                  |                                                       bd_top_xdma_0_0_pcie4c_ip_bram |        744 |        744 |       0 |    0 |  1807 |     22 |      0 |    0 |          0 |
|                 RAM32K.bram_comp_inst                                                             |                                                   bd_top_xdma_0_0_pcie4c_ip_bram_32k |        399 |        399 |       0 |    0 |   648 |     12 |      0 |    0 |          0 |
|                 bram_post_inst                                                                    |                                                   bd_top_xdma_0_0_pcie4c_ip_bram_16k |        166 |        166 |       0 |    0 |   628 |      6 |      0 |    0 |          0 |
|                 bram_repl_inst                                                                    |                                                   bd_top_xdma_0_0_pcie4c_ip_bram_rep |        179 |        179 |       0 |    0 |   531 |      4 |      0 |    0 |          0 |
|               pcie_4_0_init_ctrl_inst                                                             |                                                  bd_top_xdma_0_0_pcie4c_ip_init_ctrl |          9 |          9 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|             sys_or_hot_rst_pclk_inst                                                              |                                 bd_top_xdma_0_0_xpm_cdc_async_rst__parameterized0__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             sys_or_hot_rst_uclk_inst                                                              |                                 bd_top_xdma_0_0_xpm_cdc_async_rst__parameterized0__2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             sys_reset_in_async_rst_inst                                                           |                                                 bd_top_xdma_0_0_xpm_cdc_async_rst__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             user_lnk_up_cdc                                                                       |                                                    bd_top_xdma_0_0_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             user_reset_cdc                                                                        |                                    bd_top_xdma_0_0_xpm_cdc_async_rst__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         ram_top                                                                                   |                                            bd_top_xdma_0_0_xdma_v4_1_29_udma_ram_top |          1 |          1 |       0 |    0 |     1 |     22 |      0 |    0 |          0 |
|           C2H_PCIE_DSC_CPLD_RAM                                                                   |                    bd_top_xdma_0_0_xdma_v4_1_29_mem_simple_dport_ram__parameterized5 |          0 |          0 |       0 |    0 |     0 |      6 |      0 |    0 |          0 |
|           MASTER_READ_BRAM                                                                        |                     bd_top_xdma_0_0_xdma_v4_1_29_dma_xpm_sdpram_wrap__parameterized0 |          0 |          0 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|             xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                 |                                 bd_top_xdma_0_0_xpm_memory_sdpram__parameterized0__2 |          0 |          0 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|               xpm_memory_base_inst                                                                |                                   bd_top_xdma_0_0_xpm_memory_base__parameterized0__2 |          0 |          0 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|           gen_c2h_bram.C2H_DAT0_FIFO                                                              |                          bd_top_xdma_0_0_xdma_v4_1_29_dma_xpm_sdpram_wrap__xdcDup__5 |          0 |          0 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|             xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                 |                                                bd_top_xdma_0_0_xpm_memory_sdpram__14 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|               xpm_memory_base_inst                                                                |                                                  bd_top_xdma_0_0_xpm_memory_base__14 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|             xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst                                 |                                                bd_top_xdma_0_0_xpm_memory_sdpram__15 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|               xpm_memory_base_inst                                                                |                                                  bd_top_xdma_0_0_xpm_memory_base__15 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           gen_h2c_bram.H2C_DAT0_FIFO                                                              |                          bd_top_xdma_0_0_xdma_v4_1_29_dma_xpm_sdpram_wrap__xdcDup__1 |          1 |          1 |       0 |    0 |     1 |      4 |      0 |    0 |          0 |
|             (gen_h2c_bram.H2C_DAT0_FIFO)                                                          |                          bd_top_xdma_0_0_xdma_v4_1_29_dma_xpm_sdpram_wrap__xdcDup__1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|             xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                 |                                                bd_top_xdma_0_0_xpm_memory_sdpram__22 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|               xpm_memory_base_inst                                                                |                                                  bd_top_xdma_0_0_xpm_memory_base__22 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|             xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst                                 |                                                    bd_top_xdma_0_0_xpm_memory_sdpram |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|               xpm_memory_base_inst                                                                |                                                      bd_top_xdma_0_0_xpm_memory_base |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           mas_bridge_ram_write_512.MASTER_WRITE_FIFO                                              |          bd_top_xdma_0_0_xdma_v4_1_29_dma_xpm_sdpram_wrap__parameterized0__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|             xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst                                 |                                    bd_top_xdma_0_0_xpm_memory_sdpram__parameterized0 |          0 |          0 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|               xpm_memory_base_inst                                                                |                                      bd_top_xdma_0_0_xpm_memory_base__parameterized0 |          0 |          0 |       0 |    0 |     0 |      4 |      0 |    0 |          0 |
|         udma_wrapper                                                                              |                                            bd_top_xdma_0_0_xdma_v4_1_29_udma_wrapper |      21166 |      19064 |    2100 |    2 | 18582 |      6 |      0 |    0 |          0 |
|           (udma_wrapper)                                                                          |                                            bd_top_xdma_0_0_xdma_v4_1_29_udma_wrapper |          0 |          0 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|           dma_top                                                                                 |                                                bd_top_xdma_0_0_xdma_v4_1_29_udma_top |      21166 |      19064 |    2100 |    2 | 18549 |      6 |      0 |    0 |          0 |
|             (dma_top)                                                                             |                                                bd_top_xdma_0_0_xdma_v4_1_29_udma_top |         47 |          5 |      42 |    0 |    41 |      0 |      0 |    0 |          0 |
|             axi4mm_bridge_top_inst                                                                |                                       bd_top_xdma_0_0_xdma_v4_1_29_axi4mm_bridge_top |       1502 |       1396 |     106 |    0 |  1736 |      0 |      0 |    0 |          0 |
|               axi4mm_axi_mm_master_top_inst                                                       |                           bd_top_xdma_0_0_xdma_v4_1_29_axi4mm_axi_mm_master_top_br_v |       1447 |       1341 |     106 |    0 |  1680 |      0 |      0 |    0 |          0 |
|                 (axi4mm_axi_mm_master_top_inst)                                                   |                           bd_top_xdma_0_0_xdma_v4_1_29_axi4mm_axi_mm_master_top_br_v |          5 |          5 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                 axi4mm_axi_mm_master_rd                                                           |                                   bd_top_xdma_0_0_xdma_v4_1_29_axi_mm_master_rd_br_v |        571 |        525 |      46 |    0 |   613 |      0 |      0 |    0 |          0 |
|                 axi4mm_axi_mm_master_wr_inst                                                      |                                   bd_top_xdma_0_0_xdma_v4_1_29_axi_mm_master_wr_br_v |        276 |        216 |      60 |    0 |   150 |      0 |      0 |    0 |          0 |
|                 axi4mm_axi_str_masterbr_rdtlp_inst                                                |                             bd_top_xdma_0_0_xdma_v4_1_29_axi_str_masterbr_rdtlp_br_v |        475 |        475 |       0 |    0 |   525 |      0 |      0 |    0 |          0 |
|                 axi4mm_axi_str_masterbridge_wrrd_inst                                             |                              bd_top_xdma_0_0_xdma_v4_1_29_axi_str_masterbr_wrrd_br_v |        122 |        122 |       0 |    0 |   374 |      0 |      0 |    0 |          0 |
|               axi4mm_axi_mm_master_top_soft_dma_inst                                              |                           bd_top_xdma_0_0_xdma_v4_1_29_axi4mm_axi_mm_master_top_soft |         57 |         57 |       0 |    0 |    56 |      0 |      0 |    0 |          0 |
|             base                                                                                  |                                                bd_top_xdma_0_0_xdma_v4_1_29_dma_base |       1426 |       1338 |      88 |    0 |  1657 |      1 |      0 |    0 |          0 |
|               CFG_INST                                                                            |                                                 bd_top_xdma_0_0_xdma_v4_1_29_vul_cfg |         62 |         62 |       0 |    0 |   362 |      0 |      0 |    0 |          0 |
|               IRQ_INST                                                                            |                                                 bd_top_xdma_0_0_xdma_v4_1_29_vul_irq |       1181 |       1181 |       0 |    0 |  1079 |      1 |      0 |    0 |          0 |
|                 (IRQ_INST)                                                                        |                                                 bd_top_xdma_0_0_xdma_v4_1_29_vul_irq |        643 |        643 |       0 |    0 |   440 |      0 |      0 |    0 |          0 |
|                 arbirq                                                                            |                                bd_top_xdma_0_0_xdma_v4_1_29_arbblock__parameterized2 |        358 |        358 |       0 |    0 |   306 |      0 |      0 |    0 |          0 |
|                 msix_internal_xdma.pf0_msix_table                                                 |                                               bd_top_xdma_0_0_xdma_v4_1_29_udma_msix |        182 |        182 |       0 |    0 |   269 |      1 |      0 |    0 |          0 |
|                 usr_irq_xpm_cdc                                                                   |                                                 bd_top_xdma_0_0_xpm_cdc_array_single |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|               TAR_BRDG                                                                            |                                                 bd_top_xdma_0_0_xdma_v4_1_29_vul_tar |         34 |         34 |       0 |    0 |   134 |      0 |      0 |    0 |          0 |
|               cq_axilt_slv                                                                        |                                           bd_top_xdma_0_0_xdma_v4_1_29_dma_axilt_slv |         94 |         50 |      44 |    0 |    63 |      0 |      0 |    0 |          0 |
|                 (cq_axilt_slv)                                                                    |                                           bd_top_xdma_0_0_xdma_v4_1_29_dma_axilt_slv |          7 |          7 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|                 DAT_FIFO                                                                          |                        bd_top_xdma_0_0_xdma_v4_1_29_GenericFIFO__parameterized4_1737 |         50 |         26 |      24 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 REQ_FIFO                                                                          |                        bd_top_xdma_0_0_xdma_v4_1_29_GenericFIFO__parameterized3_1738 |         37 |         17 |      20 |    0 |    12 |      0 |      0 |    0 |          0 |
|               usr_axilt_slv                                                                       |                                      bd_top_xdma_0_0_xdma_v4_1_29_dma_axilt_slv_1736 |         56 |         12 |      44 |    0 |    19 |      0 |      0 |    0 |          0 |
|                 (usr_axilt_slv)                                                                   |                                      bd_top_xdma_0_0_xdma_v4_1_29_dma_axilt_slv_1736 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 DAT_FIFO                                                                          |                             bd_top_xdma_0_0_xdma_v4_1_29_GenericFIFO__parameterized4 |         29 |          5 |      24 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 REQ_FIFO                                                                          |                             bd_top_xdma_0_0_xdma_v4_1_29_GenericFIFO__parameterized3 |         27 |          7 |      20 |    0 |     8 |      0 |      0 |    0 |          0 |
|             dma_enable.aximm.dma_aximm                                                            |                                               bd_top_xdma_0_0_xdma_v4_1_29_dma_aximm |       4282 |       3732 |     548 |    2 |  1843 |      0 |      0 |    0 |          0 |
|               axi4mm_axi_mm_master_rd                                                             |                               bd_top_xdma_0_0_xdma_v4_1_29_axi_mm_master_omulti_rd_v |        256 |         60 |     196 |    0 |   176 |      0 |      0 |    0 |          0 |
|               axi4mm_axi_mm_master_wr                                                             |                               bd_top_xdma_0_0_xdma_v4_1_29_axi_mm_master_omulti_wr_v |       3683 |       3449 |     232 |    2 |  1476 |      0 |      0 |    0 |          0 |
|                 (axi4mm_axi_mm_master_wr)                                                         |                               bd_top_xdma_0_0_xdma_v4_1_29_axi_mm_master_omulti_wr_v |       3443 |       3381 |      60 |    2 |  1423 |      0 |      0 |    0 |          0 |
|                 WPL_FIFO                                                                          |                                         bd_top_xdma_0_0_xdma_v4_1_29_GenericFIFOHead |         89 |         65 |      24 |    0 |    41 |      0 |      0 |    0 |          0 |
|                 WTLP_DAT_FIFO                                                                     |                                        bd_top_xdma_0_0_xdma_v4_1_29_GenericFIFO_1735 |        153 |          5 |     148 |    0 |    12 |      0 |      0 |    0 |          0 |
|               axidma_rrq_arb                                                                      |                                          bd_top_xdma_0_0_xdma_v4_1_29_axidma_dcarb_v |        155 |         99 |      56 |    0 |    89 |      0 |      0 |    0 |          0 |
|                 Fifowhead.fifoInfo                                                                |                                   bd_top_xdma_0_0_xdma_v4_1_29_GenericFIFOAsync_1734 |        155 |         99 |      56 |    0 |    89 |      0 |      0 |    0 |          0 |
|               axidma_wrq_arb                                                                      |                          bd_top_xdma_0_0_xdma_v4_1_29_axidma_dcarb_v__parameterized0 |        188 |        124 |      64 |    0 |   102 |      0 |      0 |    0 |          0 |
|                 Fifowhead.fifoInfo                                                                |                   bd_top_xdma_0_0_xdma_v4_1_29_GenericFIFOAsync__parameterized0_1733 |        188 |        124 |      64 |    0 |   102 |      0 |      0 |    0 |          0 |
|             dma_enable.vul_dma                                                                    |                                                 bd_top_xdma_0_0_xdma_v4_1_29_vul_top |       5301 |       4717 |     584 |    0 |  7194 |      0 |      0 |    0 |          0 |
|               (dma_enable.vul_dma)                                                                |                                                 bd_top_xdma_0_0_xdma_v4_1_29_vul_top |          0 |          0 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|               RD                                                                                  |                                bd_top_xdma_0_0_xdma_v4_1_29_vul_rdwr__parameterized0 |       1951 |       1681 |     270 |    0 |  2832 |      0 |      0 |    0 |          0 |
|                 (RD)                                                                              |                                bd_top_xdma_0_0_xdma_v4_1_29_vul_rdwr__parameterized0 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                           |                            bd_top_xdma_0_0_xdma_v4_1_29_vul_rdwr_eng__parameterized0 |       1945 |       1675 |     270 |    0 |  2831 |      0 |      0 |    0 |          0 |
|               WR                                                                                  |                                                bd_top_xdma_0_0_xdma_v4_1_29_vul_rdwr |       2090 |       1828 |     262 |    0 |  2631 |      0 |      0 |    0 |          0 |
|                 (WR)                                                                              |                                                bd_top_xdma_0_0_xdma_v4_1_29_vul_rdwr |          6 |          6 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                           |                                            bd_top_xdma_0_0_xdma_v4_1_29_vul_rdwr_eng |       2084 |       1822 |     262 |    0 |  2630 |      0 |      0 |    0 |          0 |
|               dsc_eng.DSC                                                                         |                                             bd_top_xdma_0_0_xdma_v4_1_29_vul_dsc_eng |       1263 |       1211 |      52 |    0 |  1709 |      0 |      0 |    0 |          0 |
|                 (dsc_eng.DSC)                                                                     |                                             bd_top_xdma_0_0_xdma_v4_1_29_vul_dsc_eng |       1153 |       1153 |       0 |    0 |  1613 |      0 |      0 |    0 |          0 |
|                 RRQ_FIFO                                                                          |                         bd_top_xdma_0_0_xdma_v4_1_29_GenericFIFOHead__parameterized1 |        110 |         58 |      52 |    0 |    96 |      0 |      0 |    0 |          0 |
|             dma_enable.wb_eng.dma_pcie_wb_eng                                                     |                                              bd_top_xdma_0_0_xdma_v4_1_29_dma_wb_eng |        185 |        151 |      34 |    0 |    94 |      0 |      0 |    0 |          0 |
|               (dma_enable.wb_eng.dma_pcie_wb_eng)                                                 |                                              bd_top_xdma_0_0_xdma_v4_1_29_dma_wb_eng |         31 |         31 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|               WB_CHNL_FIFO                                                                        |                         bd_top_xdma_0_0_xdma_v4_1_29_GenericFIFOHead__parameterized0 |         19 |         17 |       2 |    0 |    13 |      0 |      0 |    0 |          0 |
|               WB_DAT_FIFO                                                                         |                             bd_top_xdma_0_0_xdma_v4_1_29_GenericFIFO__parameterized0 |         46 |         30 |      16 |    0 |    34 |      0 |      0 |    0 |          0 |
|               axidma_wb_arb                                                                       |                          bd_top_xdma_0_0_xdma_v4_1_29_axidma_dcarb_v__parameterized1 |         90 |         74 |      16 |    0 |    41 |      0 |      0 |    0 |          0 |
|                 Fifowhead.fifoInfo                                                                |                        bd_top_xdma_0_0_xdma_v4_1_29_GenericFIFOAsync__parameterized1 |         85 |         69 |      16 |    0 |    39 |      0 |      0 |    0 |          0 |
|                 arbchnls                                                                          |                           bd_top_xdma_0_0_xdma_v4_1_29_arbblock__parameterized0_1726 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             dma_pcie_req                                                                          |                                            bd_top_xdma_0_0_xdma_v4_1_29_dma_pcie_req |       8432 |       7734 |     698 |    0 |  5980 |      5 |      0 |    0 |          0 |
|               (dma_pcie_req)                                                                      |                                            bd_top_xdma_0_0_xdma_v4_1_29_dma_pcie_req |         12 |         12 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|               TAG_FIFO_EVEN                                                                       |                             bd_top_xdma_0_0_xdma_v4_1_29_GenericFIFO__parameterized1 |         44 |         28 |      16 |    0 |    23 |      0 |      0 |    0 |          0 |
|               TAG_FIFO_ODD                                                                        |                        bd_top_xdma_0_0_xdma_v4_1_29_GenericFIFO__parameterized1_1725 |         47 |         31 |      16 |    0 |    23 |      0 |      0 |    0 |          0 |
|               axidma_rrq_arb                                                                      |                          bd_top_xdma_0_0_xdma_v4_1_29_axidma_dcarb_v__parameterized2 |        130 |         58 |      72 |    0 |   107 |      0 |      0 |    0 |          0 |
|                 Fifowhead.fifoInfo                                                                |                                        bd_top_xdma_0_0_xdma_v4_1_29_GenericFIFOAsync |        126 |         54 |      72 |    0 |   105 |      0 |      0 |    0 |          0 |
|                 arbchnls                                                                          |                                bd_top_xdma_0_0_xdma_v4_1_29_arbblock__parameterized0 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               axidma_wrq_arb                                                                      |                          bd_top_xdma_0_0_xdma_v4_1_29_axidma_dcarb_v__parameterized3 |        214 |        150 |      64 |    0 |   104 |      0 |      0 |    0 |          0 |
|                 Fifowhead.fifoInfo                                                                |                        bd_top_xdma_0_0_xdma_v4_1_29_GenericFIFOAsync__parameterized0 |        214 |        150 |      64 |    0 |   104 |      0 |      0 |    0 |          0 |
|               dma_pcie_rc                                                                         |                                             bd_top_xdma_0_0_xdma_v4_1_29_dma_pcie_rc |       3463 |       3155 |     308 |    0 |  3055 |      5 |      0 |    0 |          0 |
|                 (dma_pcie_rc)                                                                     |                                             bd_top_xdma_0_0_xdma_v4_1_29_dma_pcie_rc |       3252 |       3120 |     132 |    0 |  2740 |      0 |      0 |    0 |          0 |
|                 u_dma_rc_mem_pfch                                                                 |                                         bd_top_xdma_0_0_xdma_v4_1_29_dma_rc_mem_pfch |        214 |         38 |     176 |    0 |   315 |      0 |      0 |    0 |          0 |
|                 u_mem_rc                                                                          |                                    bd_top_xdma_0_0_xdma_v4_1_29_mem_simple_dport_ram |          0 |          0 |       0 |    0 |     0 |      5 |      0 |    0 |          0 |
|               dma_pcie_rq                                                                         |                                             bd_top_xdma_0_0_xdma_v4_1_29_dma_pcie_rq |       4526 |       4304 |     222 |    0 |  2651 |      0 |      0 |    0 |          0 |
|                 (dma_pcie_rq)                                                                     |                                             bd_top_xdma_0_0_xdma_v4_1_29_dma_pcie_rq |       3721 |       3711 |      10 |    0 |  2058 |      0 |      0 |    0 |          0 |
|                 RQ_FIFO                                                                           |                                        bd_top_xdma_0_0_xdma_v4_1_29_GenericFIFOHead2 |        534 |        534 |       0 |    0 |   570 |      0 |      0 |    0 |          0 |
|                 WTLP_DAT_FIFO                                                                     |                                             bd_top_xdma_0_0_xdma_v4_1_29_GenericFIFO |        199 |         47 |     152 |    0 |    12 |      0 |      0 |    0 |          0 |
|                 WTLP_HDR_FIFO                                                                     |                             bd_top_xdma_0_0_xdma_v4_1_29_GenericFIFO__parameterized2 |         80 |         20 |      60 |    0 |    11 |      0 |      0 |    0 |          0 |
|             reset_cntrlr                                                                          |                            bd_top_xdma_0_0_xdma_v4_1_29_axi4mm_axi_pcie_reset_cntrlr |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


