Starting process: module

Starting process: 

SCUBA, Version Diamond_1.3_Production (92)
Thu Sep 22 11:24:15 2011

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /opt/lattice/diamond/1.3/ispfpga/bin/lin/scuba -w -n fifo_4096x32 -lang vhdl -synth synplify -bus_exp 7 -bb -arch ep5c00 -type fifodc -addr_width 12 -data_width 32 -num_words 4096 -rdata_width 32 -no_enable -pe -1 -pf -1 -e 
    Circuit name     : fifo_4096x32
    Module type      : ebfifo
    Module Version   : 5.4
    Ports            : 
	Inputs       : Data[31:0], WrClock, RdClock, WrEn, RdEn, Reset, RPReset
	Outputs      : Q[31:0], Empty, Full
    I/O buffer       : not inserted
    EDIF output      : suppressed
    VHDL output      : fifo_4096x32.vhd
    VHDL template    : fifo_4096x32_tmpl.vhd
    VHDL testbench   : tb_fifo_4096x32_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : fifo_4096x32.srp
    Estimated Resource Usage:
            LUT : 129
            EBR : 8
            Reg : 132

END   SCUBA Module Synthesis

File: fifo_4096x32.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


