["the University of Illinois", "Urbana-Champaign", "the University of Colorado", "Digital Equipment Corporation", "the Division of Engineering, Brown University", "the National Science Foundation", "Brown Affiliations Computer Science Engineering Research Areas", "Conference Paper", "Integrated Random Telegraph", "IEEE Transactions", "the Simulation Based Design and Validation of Mobile Robotic Cyber-Physical Systems", "Journal of Low Power Electronics/Journal of Low Power Electronics", "the Power and Performance Analysis of Sensor-Based Mobile Robots", "NGCAS", "Dimitra, Marongiu", "ACM", "Tymani", "HPEC", "Sherief Hardware-Software", "Multiplier", "Deep Neural Networks", "Design, Automation & Test", "Europe Conference & Exhibition", "/Design, Automation & Test", "Europe Conference & Exhibition", "Soheil", "Full Text Nepal", "Sherief Automated High-Level Generation of Low-Power Approximate Computing Circuits", "IEEE Transactions", "Emerging Topics in Computing", "VLSI - GLSVLSI '", "VLSI - GLSVLSI '", "Picardo", "Christopher, Harris", "FPL", "Sherief", "IEEE/ACM/", "HW/SW Codesign", "the Dynamic Management of Hardware Transactional Memory", "VLSI - GLSVLSI '", "Soheil", "IEEE/ACM International Conference on Computer-Aided Design", "ICCAD", "ACM", "Dimitra, Marongiu", "Luca, Herlihy", "VLSI - GLSVLSI '", "Full Text Nepal", "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems", "Design, Automation & Test", "Europe Conference & Exhibition", "Sherief Fast Design Exploration for Performance", "Power and Accuracy Tradeoffs", "TRETS", "Luca, Herlihy", "Full Text Nepal", "Self-Repair", "VLSI", "Nanotechnology Systems", "DFTS", "NBTI", "Benini", "NUMA", "Embedded Systems - MES '", "VLSI - GLSVLSI '", "Sherief Fast Multi-Objective Algorithmic Design Co-Exploration", "Accelerators", "IEEE 20th International Symposium", "Full Text Le", "GPGPU", "Calimera", "Journal of Electronic Testing", "Ultimate CMOS", "IEEE Trans", "Nanoscale Flip-FlopsPart", "IEEE Trans", "Imbriglia", "ACM Trans", "GPUs", "Subthreshold Nanoscale CMOS Devices", "IEEE Transactions", "Calimera", "LATW", "Luca, Herlihy, Maurice SoC-TM", "IEEE/ACM", "Hardware", "Desta", "Journal of Electronic Testing", "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems", "Text Calimera", "Microelectronics Journal", "Journal of Parallel and Distributed Computing", "VLSI - GLSVLSI '", "CMOS", "VLSI - GLSVLSI '", "Full Text Calimera", "Nanometer CMOS Technologies", "IEEE Trans", "VLSI Syst", "Schrimpf", "Subthreshold Nanoscale CMOS Devices", "IEEE Trans", "Sci", "Design, Automation & Test", "Europe Conference & Exhibition", "VLSI - GLSVLSI '", "Full Text Le", "VLSI - GLSVLSI '", "JETC", "Mundy, J., Patterson, W.R.", "A. Markov Chain Analysis of Thermally Induced Soft Errors", "Subthreshold Nanoscale CMOS Circuits", "IEEE Transactions", "2D ICcs", "ACM", "Viescas, Amber, Moreshet,", "VLSI - GLSVLSI '", "Full Text Calimera", "Desta", "R. Iris Parametric", "3D ICs", "JETC", "Full Text Calimera", "VLSI - GLSVLSI '", "Full Text Calimera", "Nanometer CMOS Circuits", "Journal of Low Power Electronics", "Luca, Herlihy", "ACM", "J. Accurate Timing Analysis", "Design, Automation & Test", "Europe Conference & Exhibition", "J., Orailoglu, A., Joyner, W.H.", "M. Architectures for silicon nanoelectronics", "Markov Random Fields", "3D ICs", "IEEE/ACM International Conference on Computer-Aided Design", "Design, Automation & Test", "Europe Conference & Exhibition", "CMOS", "ECC", "Mundy, J., Patterson, W.R.", "MRF", "the Design Automation & Test", "ACM", "Full Text Nepal", "Mundy, J., Patterson, W.R.", "IEEE Micro", "VLSI - GLSVLSI '", "J. Timing", "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems", "Future Directions", "Nano Structure Based Computing and Fabrication", "Mundy, J., Patterson, W.R.", "42nd Design Automation Conference", "K., Grodstein", "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems", "ACM Trans", "Optim", "IEEE Trans", "VLSI Syst", "IEEE International Conference on Computer Design", "VLSI", "Computers and Processors", "IEEE International Conference on Computer Design", "VLSI", "Computers and Processors", "Full Text Nepal", "VLSI - GLSVLSI '", "IEEE Computer Society Annual Symposium", "VLSI", "Srilatha Power", "Macii", "Enrico Power", "ACM Trans", "G.D.", "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems", "G.D.", "ICCAD", "W.J., Brown", "Deverell", "T.F., Gowan", "J.E., Miner", "D.G., Partovi, H.", "G.M., Wade", "IEEE J. Solid-State Circuits", "NSF", "PIM", "PIM", "CMOS", "NSF", "Building Design Exploration and Analysis Tool for Vision", "Robotic Systems", "SoC", "Self-Repair", "NSF", "Funded Research Current Grants", "NSF", "NSF", "Collaborative Research:", "NUMA", "Swarthmore", "NSF", "Automatic High-Level Synthesis of Approximate Computing Circuits", "DTRA", "NSF", "Swarthmore College", "NSF", "Collaborative Research", "Bucknell University", "DARPA", "National Science Foundation", "Probabilistic Computing", "Markov Random Field Architectures", "CMOS", "Intel Corporation", "NSF", "Nanotechnology Exploratory Research", "Y-Junction Nanotube", "Computer Devices and Architectures\"", "NSF", "Design Automation", "NSF", "Computer Systems Architecture", "NSF", "NSF", "NSF", "POWRE", "Fully-Automated Synthesis Tools", "Design Automation Graduate Scholarship", "the Design Automation Conference", "Microsoft", "H.Silverman", "Background Education and Training Year Degree Institution", "PhD University of Colorado", "MS University of Illinois", "Urbana-Champaign", "BS University of Illinois", "Urbana-Champaign Honors", "the Association of Computing Machinery", "ACM", "IEEE", "NSF", "Eta Kappa Nu, Electrical Engineering Honor Society", "Engineering Honor Society", "Environmental Studies", "Sherief", "Physics Affiliations Institute of Electrical and Electronic Engineers", "IEEE) Association of Computing Machinery", "ACM", "VIVO"]