//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21373419
// Cuda compilation tools, release 8.0, V8.0.55
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 64

	// .globl	_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi

.visible .entry _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi(
	.param .u64 _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_0,
	.param .u64 _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_1,
	.param .u64 _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_2,
	.param .u64 _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_3,
	.param .u64 _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_4,
	.param .u64 _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_5,
	.param .u64 _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_6,
	.param .u32 _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_7,
	.param .u32 _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_8,
	.param .f64 _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_9,
	.param .f64 _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_10,
	.param .f64 _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_11,
	.param .u32 _Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_12
)
{
	.reg .pred 	%p<23>;
	.reg .b16 	%rs<13>;
	.reg .b32 	%r<63>;
	.reg .f64 	%fd<92>;
	.reg .b64 	%rd<40>;


	ld.param.u64 	%rd12, [_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_0];
	ld.param.u64 	%rd13, [_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_1];
	ld.param.u64 	%rd15, [_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_3];
	ld.param.u64 	%rd18, [_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_6];
	ld.param.u32 	%r20, [_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_7];
	ld.param.u32 	%r22, [_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_8];
	ld.param.f64 	%fd26, [_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_11];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	add.s32 	%r23, %r22, -1;
	setp.gt.s32	%p2, %r4, %r23;
	@%p2 bra 	BB0_16;

	mul.lo.s32 	%r60, %r4, %r20;
	add.s32 	%r26, %r60, %r20;
	add.s32 	%r27, %r26, -1;
	cvt.rn.f64.s32	%fd87, %r27;
	mov.u32 	%r62, 0;
	mov.u32 	%r61, %r62;
	setp.lt.s32	%p3, %r20, 1;
	mov.f64 	%fd86, %fd87;
	@%p3 bra 	BB0_12;

	cvta.to.global.u64 	%rd19, %rd12;
	cvta.to.global.u64 	%rd20, %rd13;
	cvta.to.global.u64 	%rd21, %rd18;
	mul.lo.s32 	%r32, %r20, %r4;
	mul.wide.s32 	%rd22, %r32, 8;
	add.s64 	%rd39, %rd19, %rd22;
	add.s64 	%rd38, %rd20, %rd22;
	add.s64 	%rd37, %rd21, %rd22;
	mov.f64 	%fd68, 0d0000000000000000;
	mov.f64 	%fd72, %fd68;
	mov.f64 	%fd71, %fd68;
	mov.f64 	%fd70, %fd68;
	mov.f64 	%fd69, %fd68;
	mov.u32 	%r62, 0;
	mov.u32 	%r61, %r62;
	mov.f64 	%fd66, 0d7FEFFFFFFFFFFFFF;
	mov.f64 	%fd64, 0dFFEFFFFFFFFFFFFF;
	mov.u16 	%rs11, 0;
	mov.u16 	%rs12, %rs11;
	mov.u32 	%r59, %r62;
	mov.f64 	%fd90, %fd87;
	mov.f64 	%fd88, %fd87;

BB0_3:
	mov.f64 	%fd81, %fd90;
	mov.f64 	%fd76, %fd88;
	mov.f64 	%fd91, %fd81;
	mov.f64 	%fd3, %fd76;
	mov.f64 	%fd60, %fd66;
	mov.f64 	%fd56, %fd64;
	mov.f64 	%fd5, %fd60;
	mov.f64 	%fd65, %fd56;
	mov.f64 	%fd10, %fd68;
	ld.param.f64 	%fd53, [_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_10];
	ld.param.f64 	%fd52, [_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_9];
	ld.global.f64 	%fd34, [%rd37];
	setp.neu.f64	%p4, %fd34, 0d0000000000000000;
	mul.f64 	%fd35, %fd71, %fd52;
	add.f64 	%fd36, %fd35, %fd34;
	mul.f64 	%fd37, %fd70, %fd53;
	add.f64 	%fd38, %fd37, %fd34;
	selp.f64	%fd71, %fd36, %fd35, %p4;
	selp.f64	%fd70, %fd38, %fd37, %p4;
	mul.f64 	%fd39, %fd69, %fd52;
	add.f64 	%fd40, %fd39, %fd26;
	and.b16  	%rs8, %rs11, 255;
	setp.eq.s16	%p5, %rs8, 0;
	selp.f64	%fd69, %fd39, %fd40, %p5;
	sub.f64 	%fd41, %fd71, %fd70;
	sub.f64 	%fd68, %fd41, %fd69;
	st.global.f64 	[%rd38], %fd68;
	setp.gt.f64	%p1, %fd68, %fd26;
	@%p1 bra 	BB0_5;
	bra.uni 	BB0_4;

BB0_5:
	mov.u64 	%rd23, 4607182418800017408;
	st.global.u64 	[%rd39], %rd23;
	add.s32 	%r61, %r61, 1;
	mov.u32 	%r59, 0;
	mov.u16 	%rs12, 1;
	bra.uni 	BB0_6;

BB0_4:
	add.s32 	%r59, %r59, 1;

BB0_6:
	ld.param.u32 	%r58, [_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_12];
	selp.u16	%rs11, 1, 0, %p1;
	mad.lo.s32 	%r14, %r4, %r20, %r20;
	add.s32 	%r38, %r14, -1;
	setp.ge.s32	%p6, %r60, %r38;
	setp.ge.s32	%p7, %r59, %r58;
	or.pred  	%p8, %p6, %p7;
	and.b16  	%rs10, %rs12, 255;
	setp.eq.s16	%p9, %rs10, 1;
	and.pred  	%p10, %p8, %p9;
	selp.u32	%r39, 1, 0, %p10;
	add.s32 	%r62, %r39, %r62;
	selp.b16	%rs12, 0, %rs12, %p10;
	setp.gt.f64	%p11, %fd10, %fd68;
	setp.gt.f64	%p12, %fd72, 0d0000000000000000;
	and.pred  	%p13, %p12, %p11;
	mov.f64 	%fd67, %fd5;
	mov.f64 	%fd89, %fd3;
	@!%p13 bra 	BB0_11;
	bra.uni 	BB0_7;

BB0_7:
	setp.gt.f64	%p14, %fd10, %fd26;
	setp.lt.f64	%p15, %fd10, %fd5;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	BB0_10;
	bra.uni 	BB0_8;

BB0_10:
	add.s32 	%r41, %r60, -1;
	cvt.rn.f64.s32	%fd89, %r41;
	mov.f64 	%fd67, %fd10;
	bra.uni 	BB0_11;

BB0_8:
	setp.gt.f64	%p17, %fd10, %fd65;
	setp.le.f64	%p18, %fd10, %fd26;
	and.pred  	%p19, %p18, %p17;
	mov.f64 	%fd61, %fd5;
	mov.f64 	%fd67, %fd61;
	mov.f64 	%fd77, %fd3;
	mov.f64 	%fd89, %fd77;
	@!%p19 bra 	BB0_11;
	bra.uni 	BB0_9;

BB0_9:
	add.s32 	%r40, %r60, -1;
	cvt.rn.f64.s32	%fd91, %r40;
	mov.f64 	%fd65, %fd68;
	mov.f64 	%fd62, %fd5;
	mov.f64 	%fd67, %fd62;
	mov.f64 	%fd89, %fd3;

BB0_11:
	mov.f64 	%fd90, %fd91;
	mov.f64 	%fd88, %fd89;
	mov.f64 	%fd63, %fd67;
	mov.f64 	%fd66, %fd63;
	mov.f64 	%fd64, %fd65;
	sub.f64 	%fd72, %fd68, %fd10;
	add.s64 	%rd39, %rd39, 8;
	add.s64 	%rd38, %rd38, 8;
	add.s64 	%rd37, %rd37, 8;
	add.s32 	%r60, %r60, 1;
	setp.lt.s32	%p20, %r60, %r14;
	mov.f64 	%fd86, %fd88;
	mov.f64 	%fd87, %fd90;
	@%p20 bra 	BB0_3;

BB0_12:
	ld.param.u64 	%rd36, [_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_4];
	ld.param.u64 	%rd35, [_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_5];
	ld.param.u64 	%rd34, [_Z22t_v_alter_multispikev3PdS_PiS0_S_PKiPKdiidddi_param_2];
	cvta.to.global.u64 	%rd24, %rd34;
	mul.wide.s32 	%rd25, %r4, 4;
	add.s64 	%rd26, %rd24, %rd25;
	st.global.u32 	[%rd26], %r62;
	cvta.to.global.u64 	%rd27, %rd35;
	add.s64 	%rd28, %rd27, %rd25;
	ld.global.u32 	%r19, [%rd28];
	setp.gt.s32	%p21, %r61, %r19;
	cvta.to.global.u64 	%rd29, %rd36;
	mul.wide.s32 	%rd30, %r4, 8;
	add.s64 	%rd10, %rd29, %rd30;
	cvta.to.global.u64 	%rd31, %rd15;
	add.s64 	%rd11, %rd31, %rd25;
	@%p21 bra 	BB0_15;
	bra.uni 	BB0_13;

BB0_15:
	mov.u64 	%rd33, -4616189618054758400;
	st.global.u64 	[%rd10], %rd33;
	mad.lo.s32 	%r56, %r4, %r20, %r20;
	cvt.rn.f64.s32	%fd47, %r56;
	sub.f64 	%fd48, %fd86, %fd47;
	cvt.rn.f64.s32	%fd49, %r20;
	add.f64 	%fd50, %fd49, %fd48;
	add.f64 	%fd51, %fd50, 0d3FF0000000000000;
	cvt.rzi.s32.f64	%r57, %fd51;
	st.global.u32 	[%rd11], %r57;
	bra.uni 	BB0_16;

BB0_13:
	setp.ge.s32	%p22, %r61, %r19;
	@%p22 bra 	BB0_16;

	mov.u64 	%rd32, 4607182418800017408;
	st.global.u64 	[%rd10], %rd32;
	mad.lo.s32 	%r50, %r4, %r20, %r20;
	cvt.rn.f64.s32	%fd42, %r50;
	sub.f64 	%fd43, %fd87, %fd42;
	cvt.rn.f64.s32	%fd44, %r20;
	add.f64 	%fd45, %fd44, %fd43;
	add.f64 	%fd46, %fd45, 0d3FF0000000000000;
	cvt.rzi.s32.f64	%r51, %fd46;
	st.global.u32 	[%rd11], %r51;

BB0_16:
	ret;
}


