{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 07 09:05:22 2015 " "Info: Processing started: Wed Jan 07 09:05:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FengMingQi -c FengMingQi --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FengMingQi -c FengMingQi --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "COUNT\[2\]~latch " "Warning: Node \"COUNT\[2\]~latch\" is a latch" {  } { { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "FOUT\$latch " "Warning: Node \"FOUT\$latch\" is a latch" {  } { { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "LessThan0~0 " "Warning: Node \"LessThan0~0\"" {  } { { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "COUNT\[2\]~head_lut " "Warning: Node \"COUNT\[2\]~head_lut\"" {  } { { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 21 -1 0 } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 18 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_1 " "Info: Assuming node \"clk_1\" is an undefined clock" {  } { { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 7 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "PROCESS_END " "Info: Assuming node \"PROCESS_END\" is a latch enable. Will not compute fmax for this pin." {  } { { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "COUNT\[2\]~latch " "Info: Detected ripple clock \"COUNT\[2\]~latch\" as buffer" {  } { { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "COUNT\[2\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COUNT\[2\]~_emulated " "Info: Detected ripple clock \"COUNT\[2\]~_emulated\" as buffer" {  } { { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "COUNT\[2\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COUNT\[1\] " "Info: Detected ripple clock \"COUNT\[1\]\" as buffer" {  } { { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "COUNT\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COUNT\[0\] " "Info: Detected ripple clock \"COUNT\[0\]\" as buffer" {  } { { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "COUNT\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~0 " "Info: Detected gated clock \"LessThan0~0\" as buffer" {  } { { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LessThan0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FOUT~0 " "Info: Detected gated clock \"FOUT~0\" as buffer" {  } { { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 9 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FOUT~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_1 register register COUNT\[0\] COUNT\[2\]~_emulated 450.05 MHz Internal " "Info: Clock \"clk_1\" Internal fmax is restricted to 450.05 MHz between source register \"COUNT\[0\]\" and destination register \"COUNT\[2\]~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.495 ns + Longest register register " "Info: + Longest register to register delay is 1.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNT\[0\] 1 REG LCFF_X1_Y6_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N25; Fanout = 6; REG Node = 'COUNT\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[0] } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns COUNT\[2\]~head_lut 2 COMB LOOP LCCOMB_X1_Y6_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 2; COMB LOOP Node = 'COUNT\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "LessThan0~0 LCCOMB_X1_Y6_N22 " "Info: Loc. = LCCOMB_X1_Y6_N22; Node \"LessThan0~0\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LessThan0~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "COUNT\[2\]~head_lut LCCOMB_X1_Y6_N0 " "Info: Loc. = LCCOMB_X1_Y6_N0; Node \"COUNT\[2\]~head_lut\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LessThan0~0 } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[2]~head_lut } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.014 ns" { COUNT[0] COUNT[2]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 1.411 ns COUNT\[2\]~data_lut 3 COMB LCCOMB_X1_Y6_N14 1 " "Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 1.411 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 1; COMB Node = 'COUNT\[2\]~data_lut'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.397 ns" { COUNT[2]~head_lut COUNT[2]~data_lut } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.495 ns COUNT\[2\]~_emulated 4 REG LCFF_X1_Y6_N15 3 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.495 ns; Loc. = LCFF_X1_Y6_N15; Fanout = 3; REG Node = 'COUNT\[2\]~_emulated'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { COUNT[2]~data_lut COUNT[2]~_emulated } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.248 ns ( 83.48 % ) " "Info: Total cell delay = 1.248 ns ( 83.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.247 ns ( 16.52 % ) " "Info: Total interconnect delay = 0.247 ns ( 16.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.495 ns" { COUNT[0] COUNT[2]~head_lut COUNT[2]~data_lut COUNT[2]~_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.495 ns" { COUNT[0] {} COUNT[2]~head_lut {} COUNT[2]~data_lut {} COUNT[2]~_emulated {} } { 0.000ns 0.000ns 0.247ns 0.000ns } { 0.000ns 1.014ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 2.676 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_1\" to destination register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns clk_1 1 CLK PIN_42 3 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_42; Fanout = 3; CLK Node = 'clk_1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.279 ns) + CELL(0.537 ns) 2.676 ns COUNT\[2\]~_emulated 2 REG LCFF_X1_Y6_N15 3 " "Info: 2: + IC(1.279 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X1_Y6_N15; Fanout = 3; REG Node = 'COUNT\[2\]~_emulated'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.816 ns" { clk_1 COUNT[2]~_emulated } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.397 ns ( 52.20 % ) " "Info: Total cell delay = 1.397 ns ( 52.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.279 ns ( 47.80 % ) " "Info: Total interconnect delay = 1.279 ns ( 47.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.676 ns" { clk_1 COUNT[2]~_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.676 ns" { clk_1 {} clk_1~combout {} COUNT[2]~_emulated {} } { 0.000ns 0.000ns 1.279ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 source 2.676 ns - Longest register " "Info: - Longest clock path from clock \"clk_1\" to source register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns clk_1 1 CLK PIN_42 3 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_42; Fanout = 3; CLK Node = 'clk_1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.279 ns) + CELL(0.537 ns) 2.676 ns COUNT\[0\] 2 REG LCFF_X1_Y6_N25 6 " "Info: 2: + IC(1.279 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X1_Y6_N25; Fanout = 6; REG Node = 'COUNT\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.816 ns" { clk_1 COUNT[0] } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.397 ns ( 52.20 % ) " "Info: Total cell delay = 1.397 ns ( 52.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.279 ns ( 47.80 % ) " "Info: Total interconnect delay = 1.279 ns ( 47.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.676 ns" { clk_1 COUNT[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.676 ns" { clk_1 {} clk_1~combout {} COUNT[0] {} } { 0.000ns 0.000ns 1.279ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.676 ns" { clk_1 COUNT[2]~_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.676 ns" { clk_1 {} clk_1~combout {} COUNT[2]~_emulated {} } { 0.000ns 0.000ns 1.279ns } { 0.000ns 0.860ns 0.537ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.676 ns" { clk_1 COUNT[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.676 ns" { clk_1 {} clk_1~combout {} COUNT[0] {} } { 0.000ns 0.000ns 1.279ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.495 ns" { COUNT[0] COUNT[2]~head_lut COUNT[2]~data_lut COUNT[2]~_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.495 ns" { COUNT[0] {} COUNT[2]~head_lut {} COUNT[2]~data_lut {} COUNT[2]~_emulated {} } { 0.000ns 0.000ns 0.247ns 0.000ns } { 0.000ns 1.014ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.676 ns" { clk_1 COUNT[2]~_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.676 ns" { clk_1 {} clk_1~combout {} COUNT[2]~_emulated {} } { 0.000ns 0.000ns 1.279ns } { 0.000ns 0.860ns 0.537ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.676 ns" { clk_1 COUNT[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.676 ns" { clk_1 {} clk_1~combout {} COUNT[0] {} } { 0.000ns 0.000ns 1.279ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[2]~_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { COUNT[2]~_emulated {} } {  } {  } "" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 18 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "COUNT\[2\]~_emulated PROCESS_END clk_1 4.051 ns register " "Info: tsu for register \"COUNT\[2\]~_emulated\" (data pin = \"PROCESS_END\", clock pin = \"clk_1\") is 4.051 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.763 ns + Longest pin register " "Info: + Longest pin to register delay is 6.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns PROCESS_END 1 CLK PIN_8 6 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'PROCESS_END'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROCESS_END } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.430 ns) 6.282 ns COUNT\[2\]~head_lut 2 COMB LOOP LCCOMB_X1_Y6_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(5.430 ns) = 6.282 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 2; COMB LOOP Node = 'COUNT\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "LessThan0~0 LCCOMB_X1_Y6_N22 " "Info: Loc. = LCCOMB_X1_Y6_N22; Node \"LessThan0~0\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LessThan0~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "COUNT\[2\]~head_lut LCCOMB_X1_Y6_N0 " "Info: Loc. = LCCOMB_X1_Y6_N0; Node \"COUNT\[2\]~head_lut\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LessThan0~0 } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[2]~head_lut } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.430 ns" { PROCESS_END COUNT[2]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 6.679 ns COUNT\[2\]~data_lut 3 COMB LCCOMB_X1_Y6_N14 1 " "Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 6.679 ns; Loc. = LCCOMB_X1_Y6_N14; Fanout = 1; COMB Node = 'COUNT\[2\]~data_lut'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.397 ns" { COUNT[2]~head_lut COUNT[2]~data_lut } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.763 ns COUNT\[2\]~_emulated 4 REG LCFF_X1_Y6_N15 3 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.763 ns; Loc. = LCFF_X1_Y6_N15; Fanout = 3; REG Node = 'COUNT\[2\]~_emulated'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { COUNT[2]~data_lut COUNT[2]~_emulated } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.516 ns ( 96.35 % ) " "Info: Total cell delay = 6.516 ns ( 96.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.247 ns ( 3.65 % ) " "Info: Total interconnect delay = 0.247 ns ( 3.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.763 ns" { PROCESS_END COUNT[2]~head_lut COUNT[2]~data_lut COUNT[2]~_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.763 ns" { PROCESS_END {} PROCESS_END~combout {} COUNT[2]~head_lut {} COUNT[2]~data_lut {} COUNT[2]~_emulated {} } { 0.000ns 0.000ns 0.000ns 0.247ns 0.000ns } { 0.000ns 0.852ns 5.430ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 2.676 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_1\" to destination register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns clk_1 1 CLK PIN_42 3 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_42; Fanout = 3; CLK Node = 'clk_1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.279 ns) + CELL(0.537 ns) 2.676 ns COUNT\[2\]~_emulated 2 REG LCFF_X1_Y6_N15 3 " "Info: 2: + IC(1.279 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X1_Y6_N15; Fanout = 3; REG Node = 'COUNT\[2\]~_emulated'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.816 ns" { clk_1 COUNT[2]~_emulated } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.397 ns ( 52.20 % ) " "Info: Total cell delay = 1.397 ns ( 52.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.279 ns ( 47.80 % ) " "Info: Total interconnect delay = 1.279 ns ( 47.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.676 ns" { clk_1 COUNT[2]~_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.676 ns" { clk_1 {} clk_1~combout {} COUNT[2]~_emulated {} } { 0.000ns 0.000ns 1.279ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.763 ns" { PROCESS_END COUNT[2]~head_lut COUNT[2]~data_lut COUNT[2]~_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.763 ns" { PROCESS_END {} PROCESS_END~combout {} COUNT[2]~head_lut {} COUNT[2]~data_lut {} COUNT[2]~_emulated {} } { 0.000ns 0.000ns 0.000ns 0.247ns 0.000ns } { 0.000ns 0.852ns 5.430ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.676 ns" { clk_1 COUNT[2]~_emulated } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.676 ns" { clk_1 {} clk_1~combout {} COUNT[2]~_emulated {} } { 0.000ns 0.000ns 1.279ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "PROCESS_END FOUT FOUT\$latch 14.095 ns register " "Info: tco from clock \"PROCESS_END\" to destination pin \"FOUT\" through register \"FOUT\$latch\" is 14.095 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PROCESS_END source 9.244 ns + Longest register " "Info: + Longest clock path from clock \"PROCESS_END\" to source register is 9.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns PROCESS_END 1 CLK PIN_8 6 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'PROCESS_END'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROCESS_END } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.103 ns) 6.955 ns LessThan0~0 2 COMB LOOP LCCOMB_X1_Y6_N22 4 " "Info: 2: + IC(0.000 ns) + CELL(6.103 ns) = 6.955 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 4; COMB LOOP Node = 'LessThan0~0'" { { "Info" "ITDB_PART_OF_SCC" "LessThan0~0 LCCOMB_X1_Y6_N22 " "Info: Loc. = LCCOMB_X1_Y6_N22; Node \"LessThan0~0\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LessThan0~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "COUNT\[2\]~head_lut LCCOMB_X1_Y6_N0 " "Info: Loc. = LCCOMB_X1_Y6_N0; Node \"COUNT\[2\]~head_lut\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LessThan0~0 } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[2]~head_lut } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.103 ns" { PROCESS_END LessThan0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.149 ns) 7.367 ns FOUT~0 3 COMB LCCOMB_X1_Y6_N12 1 " "Info: 3: + IC(0.263 ns) + CELL(0.149 ns) = 7.367 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 1; COMB Node = 'FOUT~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.412 ns" { LessThan0~0 FOUT~0 } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.571 ns) + CELL(0.000 ns) 7.938 ns FOUT~0clkctrl 4 COMB CLKCTRL_G0 3 " "Info: 4: + IC(0.571 ns) + CELL(0.000 ns) = 7.938 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'FOUT~0clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.571 ns" { FOUT~0 FOUT~0clkctrl } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.271 ns) 9.244 ns FOUT\$latch 5 REG LCCOMB_X22_Y9_N0 1 " "Info: 5: + IC(1.035 ns) + CELL(0.271 ns) = 9.244 ns; Loc. = LCCOMB_X22_Y9_N0; Fanout = 1; REG Node = 'FOUT\$latch'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.306 ns" { FOUT~0clkctrl FOUT$latch } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.375 ns ( 79.78 % ) " "Info: Total cell delay = 7.375 ns ( 79.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.869 ns ( 20.22 % ) " "Info: Total interconnect delay = 1.869 ns ( 20.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.244 ns" { PROCESS_END LessThan0~0 FOUT~0 FOUT~0clkctrl FOUT$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.244 ns" { PROCESS_END {} PROCESS_END~combout {} LessThan0~0 {} FOUT~0 {} FOUT~0clkctrl {} FOUT$latch {} } { 0.000ns 0.000ns 0.000ns 0.263ns 0.571ns 1.035ns } { 0.000ns 0.852ns 6.103ns 0.149ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 15 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.851 ns + Longest register pin " "Info: + Longest register to pin delay is 4.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FOUT\$latch 1 REG LCCOMB_X22_Y9_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y9_N0; Fanout = 1; REG Node = 'FOUT\$latch'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FOUT$latch } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.209 ns) + CELL(2.642 ns) 4.851 ns FOUT 2 PIN PIN_7 0 " "Info: 2: + IC(2.209 ns) + CELL(2.642 ns) = 4.851 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'FOUT'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.851 ns" { FOUT$latch FOUT } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 54.46 % ) " "Info: Total cell delay = 2.642 ns ( 54.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.209 ns ( 45.54 % ) " "Info: Total interconnect delay = 2.209 ns ( 45.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.851 ns" { FOUT$latch FOUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.851 ns" { FOUT$latch {} FOUT {} } { 0.000ns 2.209ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.244 ns" { PROCESS_END LessThan0~0 FOUT~0 FOUT~0clkctrl FOUT$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.244 ns" { PROCESS_END {} PROCESS_END~combout {} LessThan0~0 {} FOUT~0 {} FOUT~0clkctrl {} FOUT$latch {} } { 0.000ns 0.000ns 0.000ns 0.263ns 0.571ns 1.035ns } { 0.000ns 0.852ns 6.103ns 0.149ns 0.000ns 0.271ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.851 ns" { FOUT$latch FOUT } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.851 ns" { FOUT$latch {} FOUT {} } { 0.000ns 2.209ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "FOUT\$latch clk_500 PROCESS_END 2.720 ns register " "Info: th for register \"FOUT\$latch\" (data pin = \"clk_500\", clock pin = \"PROCESS_END\") is 2.720 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PROCESS_END destination 9.244 ns + Longest register " "Info: + Longest clock path from clock \"PROCESS_END\" to destination register is 9.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns PROCESS_END 1 CLK PIN_8 6 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_8; Fanout = 6; CLK Node = 'PROCESS_END'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PROCESS_END } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.103 ns) 6.955 ns LessThan0~0 2 COMB LOOP LCCOMB_X1_Y6_N22 4 " "Info: 2: + IC(0.000 ns) + CELL(6.103 ns) = 6.955 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 4; COMB LOOP Node = 'LessThan0~0'" { { "Info" "ITDB_PART_OF_SCC" "LessThan0~0 LCCOMB_X1_Y6_N22 " "Info: Loc. = LCCOMB_X1_Y6_N22; Node \"LessThan0~0\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LessThan0~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "COUNT\[2\]~head_lut LCCOMB_X1_Y6_N0 " "Info: Loc. = LCCOMB_X1_Y6_N0; Node \"COUNT\[2\]~head_lut\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LessThan0~0 } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[2]~head_lut } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.103 ns" { PROCESS_END LessThan0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.149 ns) 7.367 ns FOUT~0 3 COMB LCCOMB_X1_Y6_N12 1 " "Info: 3: + IC(0.263 ns) + CELL(0.149 ns) = 7.367 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 1; COMB Node = 'FOUT~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.412 ns" { LessThan0~0 FOUT~0 } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.571 ns) + CELL(0.000 ns) 7.938 ns FOUT~0clkctrl 4 COMB CLKCTRL_G0 3 " "Info: 4: + IC(0.571 ns) + CELL(0.000 ns) = 7.938 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'FOUT~0clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.571 ns" { FOUT~0 FOUT~0clkctrl } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.271 ns) 9.244 ns FOUT\$latch 5 REG LCCOMB_X22_Y9_N0 1 " "Info: 5: + IC(1.035 ns) + CELL(0.271 ns) = 9.244 ns; Loc. = LCCOMB_X22_Y9_N0; Fanout = 1; REG Node = 'FOUT\$latch'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.306 ns" { FOUT~0clkctrl FOUT$latch } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.375 ns ( 79.78 % ) " "Info: Total cell delay = 7.375 ns ( 79.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.869 ns ( 20.22 % ) " "Info: Total interconnect delay = 1.869 ns ( 20.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.244 ns" { PROCESS_END LessThan0~0 FOUT~0 FOUT~0clkctrl FOUT$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.244 ns" { PROCESS_END {} PROCESS_END~combout {} LessThan0~0 {} FOUT~0 {} FOUT~0clkctrl {} FOUT$latch {} } { 0.000ns 0.000ns 0.000ns 0.263ns 0.571ns 1.035ns } { 0.000ns 0.852ns 6.103ns 0.149ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 15 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.524 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns clk_500 1 PIN PIN_9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_9; Fanout = 1; PIN Node = 'clk_500'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_500 } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.252 ns) + CELL(0.420 ns) 6.524 ns FOUT\$latch 2 REG LCCOMB_X22_Y9_N0 1 " "Info: 2: + IC(5.252 ns) + CELL(0.420 ns) = 6.524 ns; Loc. = LCCOMB_X22_Y9_N0; Fanout = 1; REG Node = 'FOUT\$latch'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.672 ns" { clk_500 FOUT$latch } "NODE_NAME" } } { "FengMingQi.vhd" "" { Text "I:/MyProject/FengMingQi/FengMingQi.vhd" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.272 ns ( 19.50 % ) " "Info: Total cell delay = 1.272 ns ( 19.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.252 ns ( 80.50 % ) " "Info: Total interconnect delay = 5.252 ns ( 80.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.524 ns" { clk_500 FOUT$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.524 ns" { clk_500 {} clk_500~combout {} FOUT$latch {} } { 0.000ns 0.000ns 5.252ns } { 0.000ns 0.852ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.244 ns" { PROCESS_END LessThan0~0 FOUT~0 FOUT~0clkctrl FOUT$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.244 ns" { PROCESS_END {} PROCESS_END~combout {} LessThan0~0 {} FOUT~0 {} FOUT~0clkctrl {} FOUT$latch {} } { 0.000ns 0.000ns 0.000ns 0.263ns 0.571ns 1.035ns } { 0.000ns 0.852ns 6.103ns 0.149ns 0.000ns 0.271ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.524 ns" { clk_500 FOUT$latch } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.524 ns" { clk_500 {} clk_500~combout {} FOUT$latch {} } { 0.000ns 0.000ns 5.252ns } { 0.000ns 0.852ns 0.420ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "221 " "Info: Peak virtual memory: 221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 07 09:05:22 2015 " "Info: Processing ended: Wed Jan 07 09:05:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
