INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gabe_dickson1/Box/softcoreSOC/Dickson_CR2/Dickson_CR2.srcs/sources_1/new/lfsr16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gabe_dickson1/Box/softcoreSOC/Dickson_CR2/Dickson_CR2.srcs/sources_1/new/reaction_timer_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_timer_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gabe_dickson1/Box/softcoreSOC/Dickson_CR2/Dickson_CR2.srcs/sources_1/new/sseg_mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gabe_dickson1/Box/softcoreSOC/Dickson_CR2/Dickson_CR2.srcs/sources_1/new/tick_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gabe_dickson1/Box/softcoreSOC/Dickson_CR2/Dickson_CR2.srcs/sources_1/new/reaction_timer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reaction_timer_tb
