|FPGA4U_DE0
LED_Reset <= rgb_led96:inst4.LED_Reset
CLOCK => rgb_led96:inst4.clk
CLOCK => FPGA4U:inst.clk
KEY_n[0] => inst2.IN0
KEY_n[0] => FPGA4U:inst.reset_n
Button_n[0] => FPGA4U:inst.in_buttons[0]
Button_n[0] => inst5[0].IN0
Button_n[1] => FPGA4U:inst.in_buttons[1]
Button_n[1] => inst5[1].IN0
Button_n[2] => FPGA4U:inst.in_buttons[2]
Button_n[2] => inst5[2].IN0
Button_n[3] => FPGA4U:inst.in_buttons[3]
Button_n[3] => inst5[3].IN0
LED_Sel_B[7] <= rgb_led96:inst4.LED_SEL_B[7]
LED_Sel_B[6] <= rgb_led96:inst4.LED_SEL_B[6]
LED_Sel_B[5] <= rgb_led96:inst4.LED_SEL_B[5]
LED_Sel_B[4] <= rgb_led96:inst4.LED_SEL_B[4]
LED_Sel_B[3] <= rgb_led96:inst4.LED_SEL_B[3]
LED_Sel_B[2] <= rgb_led96:inst4.LED_SEL_B[2]
LED_Sel_B[1] <= rgb_led96:inst4.LED_SEL_B[1]
LED_Sel_B[0] <= rgb_led96:inst4.LED_SEL_B[0]
LED_Sel_G[7] <= rgb_led96:inst4.LED_SEL_G[7]
LED_Sel_G[6] <= rgb_led96:inst4.LED_SEL_G[6]
LED_Sel_G[5] <= rgb_led96:inst4.LED_SEL_G[5]
LED_Sel_G[4] <= rgb_led96:inst4.LED_SEL_G[4]
LED_Sel_G[3] <= rgb_led96:inst4.LED_SEL_G[3]
LED_Sel_G[2] <= rgb_led96:inst4.LED_SEL_G[2]
LED_Sel_G[1] <= rgb_led96:inst4.LED_SEL_G[1]
LED_Sel_G[0] <= rgb_led96:inst4.LED_SEL_G[0]
LED_Sel_R[7] <= rgb_led96:inst4.LED_SEL_R[7]
LED_Sel_R[6] <= rgb_led96:inst4.LED_SEL_R[6]
LED_Sel_R[5] <= rgb_led96:inst4.LED_SEL_R[5]
LED_Sel_R[4] <= rgb_led96:inst4.LED_SEL_R[4]
LED_Sel_R[3] <= rgb_led96:inst4.LED_SEL_R[3]
LED_Sel_R[2] <= rgb_led96:inst4.LED_SEL_R[2]
LED_Sel_R[1] <= rgb_led96:inst4.LED_SEL_R[1]
LED_Sel_R[0] <= rgb_led96:inst4.LED_SEL_R[0]
LED_SelC_n[11] <= rgb_led96:inst4.LED_SELC_n[11]
LED_SelC_n[10] <= rgb_led96:inst4.LED_SELC_n[10]
LED_SelC_n[9] <= rgb_led96:inst4.LED_SELC_n[9]
LED_SelC_n[8] <= rgb_led96:inst4.LED_SELC_n[8]
LED_SelC_n[7] <= rgb_led96:inst4.LED_SELC_n[7]
LED_SelC_n[6] <= rgb_led96:inst4.LED_SELC_n[6]
LED_SelC_n[5] <= rgb_led96:inst4.LED_SELC_n[5]
LED_SelC_n[4] <= rgb_led96:inst4.LED_SELC_n[4]
LED_SelC_n[3] <= rgb_led96:inst4.LED_SELC_n[3]
LED_SelC_n[2] <= rgb_led96:inst4.LED_SELC_n[2]
LED_SelC_n[1] <= rgb_led96:inst4.LED_SELC_n[1]
LED_SelC_n[0] <= rgb_led96:inst4.LED_SELC_n[0]
LedButton[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
LedButton[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
LedButton[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
LedButton[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE


|FPGA4U_DE0|rgb_led96:inst4
clk => reg_sel_col[0].CLK
clk => reg_sel_col[1].CLK
clk => reg_sel_col[2].CLK
clk => reg_sel_col[3].CLK
clk => reg_sel_col[4].CLK
clk => reg_sel_col[5].CLK
clk => reg_sel_col[6].CLK
clk => reg_sel_col[7].CLK
clk => reg_sel_col[8].CLK
clk => reg_sel_col[9].CLK
clk => reg_sel_col[10].CLK
clk => reg_sel_col[11].CLK
clk => reg_col_cnt[0].CLK
clk => reg_col_cnt[1].CLK
clk => reg_col_cnt[2].CLK
clk => reg_col_cnt[3].CLK
clk => reg_period_cnt[0].CLK
clk => reg_period_cnt[1].CLK
clk => reg_period_cnt[2].CLK
clk => reg_period_cnt[3].CLK
clk => reg_period_cnt[4].CLK
clk => reg_period_cnt[5].CLK
clk => reg_period_cnt[6].CLK
clk => reg_period_cnt[7].CLK
clk => reg_period_cnt[8].CLK
clk => reg_period_cnt[9].CLK
clk => reg_period_cnt[10].CLK
clk => reg_period_cnt[11].CLK
clk => reg_period_cnt[12].CLK
clk => reg_period_cnt[13].CLK
clk => reg_period_cnt[14].CLK
clk => reg_pwm_thres[0].CLK
clk => reg_pwm_thres[1].CLK
clk => reg_pwm_thres[2].CLK
clk => reg_pwm_thres[3].CLK
clk => reg_pwm_thres[4].CLK
clk => reg_pwm_thres[5].CLK
clk => reg_pwm_thres[6].CLK
clk => reg_pwm_thres[7].CLK
clk => reg_pwm_thres[8].CLK
clk => reg_pwm_thres[9].CLK
clk => reg_pwm_thres[10].CLK
clk => reg_pwm_thres[11].CLK
clk => reg_pwm_thres[12].CLK
clk => reg_pwm_thres[13].CLK
clk => reg_pwm_thres[14].CLK
clk => reg_pwm_thres[16].CLK
clk => reg_pwm_thres[17].CLK
clk => reg_pwm_thres[18].CLK
clk => reg_pwm_thres[19].CLK
clk => reg_pwm_thres[20].CLK
clk => reg_pwm_thres[21].CLK
clk => reg_pwm_thres[22].CLK
clk => reg_pwm_thres[23].CLK
clk => reg_pwm_thres[24].CLK
clk => reg_pwm_thres[25].CLK
clk => reg_pwm_thres[26].CLK
clk => reg_pwm_thres[27].CLK
clk => reg_pwm_thres[28].CLK
clk => reg_pwm_thres[29].CLK
clk => reg_pwm_thres[30].CLK
clk => reg_pwm_thres[32].CLK
clk => reg_pwm_thres[33].CLK
clk => reg_pwm_thres[34].CLK
clk => reg_pwm_thres[35].CLK
clk => reg_pwm_thres[36].CLK
clk => reg_pwm_thres[37].CLK
clk => reg_pwm_thres[38].CLK
clk => reg_pwm_thres[39].CLK
clk => reg_pwm_thres[40].CLK
clk => reg_pwm_thres[41].CLK
clk => reg_pwm_thres[42].CLK
clk => reg_pwm_thres[43].CLK
clk => reg_pwm_thres[44].CLK
clk => reg_pwm_thres[45].CLK
clk => reg_pwm_thres[46].CLK
clk => reg_gamma_data[0].CLK
clk => reg_gamma_data[1].CLK
clk => reg_gamma_data[2].CLK
clk => reg_gamma_data[3].CLK
clk => reg_gamma_data[4].CLK
clk => reg_gamma_data[5].CLK
clk => reg_gamma_data[6].CLK
clk => reg_gamma_data[7].CLK
clk => reg_gamma_data[8].CLK
clk => reg_gamma_data[9].CLK
clk => reg_gamma_data[10].CLK
clk => reg_gamma_data[11].CLK
clk => reg_gamma_data[12].CLK
clk => reg_gamma_data[13].CLK
clk => reg_gamma_data[14].CLK
clk => state~1.DATAIN
reset => reg_sel_col[0].PRESET
reset => reg_sel_col[1].ACLR
reset => reg_sel_col[2].ACLR
reset => reg_sel_col[3].ACLR
reset => reg_sel_col[4].ACLR
reset => reg_sel_col[5].ACLR
reset => reg_sel_col[6].ACLR
reset => reg_sel_col[7].ACLR
reset => reg_sel_col[8].ACLR
reset => reg_sel_col[9].ACLR
reset => reg_sel_col[10].ACLR
reset => reg_sel_col[11].ACLR
reset => reg_col_cnt[0].ACLR
reset => reg_col_cnt[1].ACLR
reset => reg_col_cnt[2].ACLR
reset => reg_col_cnt[3].ACLR
reset => reg_period_cnt[0].ACLR
reset => reg_period_cnt[1].ACLR
reset => reg_period_cnt[2].ACLR
reset => reg_period_cnt[3].ACLR
reset => reg_period_cnt[4].ACLR
reset => reg_period_cnt[5].ACLR
reset => reg_period_cnt[6].ACLR
reset => reg_period_cnt[7].ACLR
reset => reg_period_cnt[8].ACLR
reset => reg_period_cnt[9].ACLR
reset => reg_period_cnt[10].ACLR
reset => reg_period_cnt[11].ACLR
reset => reg_period_cnt[12].ACLR
reset => reg_period_cnt[13].ACLR
reset => reg_period_cnt[14].ACLR
reset => state~3.DATAIN
LEDs[0] => Mux7.IN0
LEDs[1] => Mux6.IN0
LEDs[2] => Mux5.IN0
LEDs[3] => Mux4.IN0
LEDs[4] => Mux3.IN0
LEDs[5] => Mux2.IN0
LEDs[6] => Mux1.IN0
LEDs[7] => Mux0.IN0
LEDs[8] => Mux7.IN1
LEDs[9] => Mux6.IN1
LEDs[10] => Mux5.IN1
LEDs[11] => Mux4.IN1
LEDs[12] => Mux3.IN1
LEDs[13] => Mux2.IN1
LEDs[14] => Mux1.IN1
LEDs[15] => Mux0.IN1
LEDs[16] => Mux7.IN2
LEDs[17] => Mux6.IN2
LEDs[18] => Mux5.IN2
LEDs[19] => Mux4.IN2
LEDs[20] => Mux3.IN2
LEDs[21] => Mux2.IN2
LEDs[22] => Mux1.IN2
LEDs[23] => Mux0.IN2
LEDs[24] => Mux7.IN3
LEDs[25] => Mux6.IN3
LEDs[26] => Mux5.IN3
LEDs[27] => Mux4.IN3
LEDs[28] => Mux3.IN3
LEDs[29] => Mux2.IN3
LEDs[30] => Mux1.IN3
LEDs[31] => Mux0.IN3
LEDs[32] => Mux7.IN4
LEDs[33] => Mux6.IN4
LEDs[34] => Mux5.IN4
LEDs[35] => Mux4.IN4
LEDs[36] => Mux3.IN4
LEDs[37] => Mux2.IN4
LEDs[38] => Mux1.IN4
LEDs[39] => Mux0.IN4
LEDs[40] => Mux7.IN5
LEDs[41] => Mux6.IN5
LEDs[42] => Mux5.IN5
LEDs[43] => Mux4.IN5
LEDs[44] => Mux3.IN5
LEDs[45] => Mux2.IN5
LEDs[46] => Mux1.IN5
LEDs[47] => Mux0.IN5
LEDs[48] => Mux7.IN6
LEDs[49] => Mux6.IN6
LEDs[50] => Mux5.IN6
LEDs[51] => Mux4.IN6
LEDs[52] => Mux3.IN6
LEDs[53] => Mux2.IN6
LEDs[54] => Mux1.IN6
LEDs[55] => Mux0.IN6
LEDs[56] => Mux7.IN7
LEDs[57] => Mux6.IN7
LEDs[58] => Mux5.IN7
LEDs[59] => Mux4.IN7
LEDs[60] => Mux3.IN7
LEDs[61] => Mux2.IN7
LEDs[62] => Mux1.IN7
LEDs[63] => Mux0.IN7
LEDs[64] => Mux7.IN8
LEDs[65] => Mux6.IN8
LEDs[66] => Mux5.IN8
LEDs[67] => Mux4.IN8
LEDs[68] => Mux3.IN8
LEDs[69] => Mux2.IN8
LEDs[70] => Mux1.IN8
LEDs[71] => Mux0.IN8
LEDs[72] => Mux7.IN9
LEDs[73] => Mux6.IN9
LEDs[74] => Mux5.IN9
LEDs[75] => Mux4.IN9
LEDs[76] => Mux3.IN9
LEDs[77] => Mux2.IN9
LEDs[78] => Mux1.IN9
LEDs[79] => Mux0.IN9
LEDs[80] => Mux7.IN10
LEDs[81] => Mux6.IN10
LEDs[82] => Mux5.IN10
LEDs[83] => Mux4.IN10
LEDs[84] => Mux3.IN10
LEDs[85] => Mux2.IN10
LEDs[86] => Mux1.IN10
LEDs[87] => Mux0.IN10
LEDs[88] => Mux7.IN11
LEDs[89] => Mux6.IN11
LEDs[90] => Mux5.IN11
LEDs[91] => Mux4.IN11
LEDs[92] => Mux3.IN11
LEDs[93] => Mux2.IN11
LEDs[94] => Mux1.IN11
LEDs[95] => Mux0.IN11
color[0] => s_gamma_addr.DATAA
color[0] => s_gamma_addr[0].DATAA
color[1] => s_gamma_addr.DATAA
color[1] => s_gamma_addr[1].DATAA
color[2] => s_gamma_addr.DATAA
color[2] => s_gamma_addr[2].DATAA
color[3] => s_gamma_addr.DATAA
color[3] => s_gamma_addr[3].DATAA
color[4] => s_gamma_addr.DATAA
color[4] => s_gamma_addr[4].DATAA
color[5] => s_gamma_addr.DATAA
color[5] => s_gamma_addr[5].DATAA
color[6] => s_gamma_addr.DATAA
color[6] => s_gamma_addr[6].DATAA
color[7] => s_gamma_addr.DATAA
color[7] => s_gamma_addr[7].DATAA
color[8] => s_gamma_addr.DATAB
color[9] => s_gamma_addr.DATAB
color[10] => s_gamma_addr.DATAB
color[11] => s_gamma_addr.DATAB
color[12] => s_gamma_addr.DATAB
color[13] => s_gamma_addr.DATAB
color[14] => s_gamma_addr.DATAB
color[15] => s_gamma_addr.DATAB
color[16] => s_gamma_addr.DATAA
color[17] => s_gamma_addr.DATAA
color[18] => s_gamma_addr.DATAA
color[19] => s_gamma_addr.DATAA
color[20] => s_gamma_addr.DATAA
color[21] => s_gamma_addr.DATAA
color[22] => s_gamma_addr.DATAA
color[23] => s_gamma_addr.DATAA
LED_SelC_n[0] <= LED_SelC_n.DB_MAX_OUTPUT_PORT_TYPE
LED_SelC_n[1] <= LED_SelC_n.DB_MAX_OUTPUT_PORT_TYPE
LED_SelC_n[2] <= LED_SelC_n.DB_MAX_OUTPUT_PORT_TYPE
LED_SelC_n[3] <= LED_SelC_n.DB_MAX_OUTPUT_PORT_TYPE
LED_SelC_n[4] <= LED_SelC_n.DB_MAX_OUTPUT_PORT_TYPE
LED_SelC_n[5] <= LED_SelC_n.DB_MAX_OUTPUT_PORT_TYPE
LED_SelC_n[6] <= LED_SelC_n.DB_MAX_OUTPUT_PORT_TYPE
LED_SelC_n[7] <= LED_SelC_n.DB_MAX_OUTPUT_PORT_TYPE
LED_SelC_n[8] <= LED_SelC_n.DB_MAX_OUTPUT_PORT_TYPE
LED_SelC_n[9] <= LED_SelC_n.DB_MAX_OUTPUT_PORT_TYPE
LED_SelC_n[10] <= LED_SelC_n.DB_MAX_OUTPUT_PORT_TYPE
LED_SelC_n[11] <= LED_SelC_n.DB_MAX_OUTPUT_PORT_TYPE
LED_Sel_R[0] <= LED_Sel_R.DB_MAX_OUTPUT_PORT_TYPE
LED_Sel_R[1] <= LED_Sel_R.DB_MAX_OUTPUT_PORT_TYPE
LED_Sel_R[2] <= LED_Sel_R.DB_MAX_OUTPUT_PORT_TYPE
LED_Sel_R[3] <= LED_Sel_R.DB_MAX_OUTPUT_PORT_TYPE
LED_Sel_R[4] <= LED_Sel_R.DB_MAX_OUTPUT_PORT_TYPE
LED_Sel_R[5] <= LED_Sel_R.DB_MAX_OUTPUT_PORT_TYPE
LED_Sel_R[6] <= LED_Sel_R.DB_MAX_OUTPUT_PORT_TYPE
LED_Sel_R[7] <= LED_Sel_R.DB_MAX_OUTPUT_PORT_TYPE
LED_Sel_G[0] <= LED_Sel_G.DB_MAX_OUTPUT_PORT_TYPE
LED_Sel_G[1] <= LED_Sel_G.DB_MAX_OUTPUT_PORT_TYPE
LED_Sel_G[2] <= LED_Sel_G.DB_MAX_OUTPUT_PORT_TYPE
LED_Sel_G[3] <= LED_Sel_G.DB_MAX_OUTPUT_PORT_TYPE
LED_Sel_G[4] <= LED_Sel_G.DB_MAX_OUTPUT_PORT_TYPE
LED_Sel_G[5] <= LED_Sel_G.DB_MAX_OUTPUT_PORT_TYPE
LED_Sel_G[6] <= LED_Sel_G.DB_MAX_OUTPUT_PORT_TYPE
LED_Sel_G[7] <= LED_Sel_G.DB_MAX_OUTPUT_PORT_TYPE
LED_Sel_B[0] <= LED_Sel_B.DB_MAX_OUTPUT_PORT_TYPE
LED_Sel_B[1] <= LED_Sel_B.DB_MAX_OUTPUT_PORT_TYPE
LED_Sel_B[2] <= LED_Sel_B.DB_MAX_OUTPUT_PORT_TYPE
LED_Sel_B[3] <= LED_Sel_B.DB_MAX_OUTPUT_PORT_TYPE
LED_Sel_B[4] <= LED_Sel_B.DB_MAX_OUTPUT_PORT_TYPE
LED_Sel_B[5] <= LED_Sel_B.DB_MAX_OUTPUT_PORT_TYPE
LED_Sel_B[6] <= LED_Sel_B.DB_MAX_OUTPUT_PORT_TYPE
LED_Sel_B[7] <= LED_Sel_B.DB_MAX_OUTPUT_PORT_TYPE
LED_reset <= LED_reset.DB_MAX_OUTPUT_PORT_TYPE


|FPGA4U_DE0|FPGA4U:inst
out_LEDs[0] <= LEDs:LEDs_0.LEDs[0]
out_LEDs[1] <= LEDs:LEDs_0.LEDs[1]
out_LEDs[2] <= LEDs:LEDs_0.LEDs[2]
out_LEDs[3] <= LEDs:LEDs_0.LEDs[3]
out_LEDs[4] <= LEDs:LEDs_0.LEDs[4]
out_LEDs[5] <= LEDs:LEDs_0.LEDs[5]
out_LEDs[6] <= LEDs:LEDs_0.LEDs[6]
out_LEDs[7] <= LEDs:LEDs_0.LEDs[7]
out_LEDs[8] <= LEDs:LEDs_0.LEDs[8]
out_LEDs[9] <= LEDs:LEDs_0.LEDs[9]
out_LEDs[10] <= LEDs:LEDs_0.LEDs[10]
out_LEDs[11] <= LEDs:LEDs_0.LEDs[11]
out_LEDs[12] <= LEDs:LEDs_0.LEDs[12]
out_LEDs[13] <= LEDs:LEDs_0.LEDs[13]
out_LEDs[14] <= LEDs:LEDs_0.LEDs[14]
out_LEDs[15] <= LEDs:LEDs_0.LEDs[15]
out_LEDs[16] <= LEDs:LEDs_0.LEDs[16]
out_LEDs[17] <= LEDs:LEDs_0.LEDs[17]
out_LEDs[18] <= LEDs:LEDs_0.LEDs[18]
out_LEDs[19] <= LEDs:LEDs_0.LEDs[19]
out_LEDs[20] <= LEDs:LEDs_0.LEDs[20]
out_LEDs[21] <= LEDs:LEDs_0.LEDs[21]
out_LEDs[22] <= LEDs:LEDs_0.LEDs[22]
out_LEDs[23] <= LEDs:LEDs_0.LEDs[23]
out_LEDs[24] <= LEDs:LEDs_0.LEDs[24]
out_LEDs[25] <= LEDs:LEDs_0.LEDs[25]
out_LEDs[26] <= LEDs:LEDs_0.LEDs[26]
out_LEDs[27] <= LEDs:LEDs_0.LEDs[27]
out_LEDs[28] <= LEDs:LEDs_0.LEDs[28]
out_LEDs[29] <= LEDs:LEDs_0.LEDs[29]
out_LEDs[30] <= LEDs:LEDs_0.LEDs[30]
out_LEDs[31] <= LEDs:LEDs_0.LEDs[31]
out_LEDs[32] <= LEDs:LEDs_0.LEDs[32]
out_LEDs[33] <= LEDs:LEDs_0.LEDs[33]
out_LEDs[34] <= LEDs:LEDs_0.LEDs[34]
out_LEDs[35] <= LEDs:LEDs_0.LEDs[35]
out_LEDs[36] <= LEDs:LEDs_0.LEDs[36]
out_LEDs[37] <= LEDs:LEDs_0.LEDs[37]
out_LEDs[38] <= LEDs:LEDs_0.LEDs[38]
out_LEDs[39] <= LEDs:LEDs_0.LEDs[39]
out_LEDs[40] <= LEDs:LEDs_0.LEDs[40]
out_LEDs[41] <= LEDs:LEDs_0.LEDs[41]
out_LEDs[42] <= LEDs:LEDs_0.LEDs[42]
out_LEDs[43] <= LEDs:LEDs_0.LEDs[43]
out_LEDs[44] <= LEDs:LEDs_0.LEDs[44]
out_LEDs[45] <= LEDs:LEDs_0.LEDs[45]
out_LEDs[46] <= LEDs:LEDs_0.LEDs[46]
out_LEDs[47] <= LEDs:LEDs_0.LEDs[47]
out_LEDs[48] <= LEDs:LEDs_0.LEDs[48]
out_LEDs[49] <= LEDs:LEDs_0.LEDs[49]
out_LEDs[50] <= LEDs:LEDs_0.LEDs[50]
out_LEDs[51] <= LEDs:LEDs_0.LEDs[51]
out_LEDs[52] <= LEDs:LEDs_0.LEDs[52]
out_LEDs[53] <= LEDs:LEDs_0.LEDs[53]
out_LEDs[54] <= LEDs:LEDs_0.LEDs[54]
out_LEDs[55] <= LEDs:LEDs_0.LEDs[55]
out_LEDs[56] <= LEDs:LEDs_0.LEDs[56]
out_LEDs[57] <= LEDs:LEDs_0.LEDs[57]
out_LEDs[58] <= LEDs:LEDs_0.LEDs[58]
out_LEDs[59] <= LEDs:LEDs_0.LEDs[59]
out_LEDs[60] <= LEDs:LEDs_0.LEDs[60]
out_LEDs[61] <= LEDs:LEDs_0.LEDs[61]
out_LEDs[62] <= LEDs:LEDs_0.LEDs[62]
out_LEDs[63] <= LEDs:LEDs_0.LEDs[63]
out_LEDs[64] <= LEDs:LEDs_0.LEDs[64]
out_LEDs[65] <= LEDs:LEDs_0.LEDs[65]
out_LEDs[66] <= LEDs:LEDs_0.LEDs[66]
out_LEDs[67] <= LEDs:LEDs_0.LEDs[67]
out_LEDs[68] <= LEDs:LEDs_0.LEDs[68]
out_LEDs[69] <= LEDs:LEDs_0.LEDs[69]
out_LEDs[70] <= LEDs:LEDs_0.LEDs[70]
out_LEDs[71] <= LEDs:LEDs_0.LEDs[71]
out_LEDs[72] <= LEDs:LEDs_0.LEDs[72]
out_LEDs[73] <= LEDs:LEDs_0.LEDs[73]
out_LEDs[74] <= LEDs:LEDs_0.LEDs[74]
out_LEDs[75] <= LEDs:LEDs_0.LEDs[75]
out_LEDs[76] <= LEDs:LEDs_0.LEDs[76]
out_LEDs[77] <= LEDs:LEDs_0.LEDs[77]
out_LEDs[78] <= LEDs:LEDs_0.LEDs[78]
out_LEDs[79] <= LEDs:LEDs_0.LEDs[79]
out_LEDs[80] <= LEDs:LEDs_0.LEDs[80]
out_LEDs[81] <= LEDs:LEDs_0.LEDs[81]
out_LEDs[82] <= LEDs:LEDs_0.LEDs[82]
out_LEDs[83] <= LEDs:LEDs_0.LEDs[83]
out_LEDs[84] <= LEDs:LEDs_0.LEDs[84]
out_LEDs[85] <= LEDs:LEDs_0.LEDs[85]
out_LEDs[86] <= LEDs:LEDs_0.LEDs[86]
out_LEDs[87] <= LEDs:LEDs_0.LEDs[87]
out_LEDs[88] <= LEDs:LEDs_0.LEDs[88]
out_LEDs[89] <= LEDs:LEDs_0.LEDs[89]
out_LEDs[90] <= LEDs:LEDs_0.LEDs[90]
out_LEDs[91] <= LEDs:LEDs_0.LEDs[91]
out_LEDs[92] <= LEDs:LEDs_0.LEDs[92]
out_LEDs[93] <= LEDs:LEDs_0.LEDs[93]
out_LEDs[94] <= LEDs:LEDs_0.LEDs[94]
out_LEDs[95] <= LEDs:LEDs_0.LEDs[95]
clk => LEDs:LEDs_0.clk
clk => CPU:inst.clk
clk => ROM:ROM_0.clk
clk => RAM:RAM_0.clk
clk => buttons:buttons_0.clk
reset_n => LEDs:LEDs_0.reset_n
reset_n => CPU:inst.reset_n
reset_n => buttons:buttons_0.reset_n
in_buttons[0] => buttons:buttons_0.buttons[0]
in_buttons[1] => buttons:buttons_0.buttons[1]
in_buttons[2] => buttons:buttons_0.buttons[2]
in_buttons[3] => buttons:buttons_0.buttons[3]


|FPGA4U_DE0|FPGA4U:inst|LEDs:LEDs_0
clk => duty_cycle[0].CLK
clk => duty_cycle[1].CLK
clk => duty_cycle[2].CLK
clk => duty_cycle[3].CLK
clk => duty_cycle[4].CLK
clk => duty_cycle[5].CLK
clk => duty_cycle[6].CLK
clk => duty_cycle[7].CLK
clk => LEDs_reg[0].CLK
clk => LEDs_reg[1].CLK
clk => LEDs_reg[2].CLK
clk => LEDs_reg[3].CLK
clk => LEDs_reg[4].CLK
clk => LEDs_reg[5].CLK
clk => LEDs_reg[6].CLK
clk => LEDs_reg[7].CLK
clk => LEDs_reg[8].CLK
clk => LEDs_reg[9].CLK
clk => LEDs_reg[10].CLK
clk => LEDs_reg[11].CLK
clk => LEDs_reg[12].CLK
clk => LEDs_reg[13].CLK
clk => LEDs_reg[14].CLK
clk => LEDs_reg[15].CLK
clk => LEDs_reg[16].CLK
clk => LEDs_reg[17].CLK
clk => LEDs_reg[18].CLK
clk => LEDs_reg[19].CLK
clk => LEDs_reg[20].CLK
clk => LEDs_reg[21].CLK
clk => LEDs_reg[22].CLK
clk => LEDs_reg[23].CLK
clk => LEDs_reg[24].CLK
clk => LEDs_reg[25].CLK
clk => LEDs_reg[26].CLK
clk => LEDs_reg[27].CLK
clk => LEDs_reg[28].CLK
clk => LEDs_reg[29].CLK
clk => LEDs_reg[30].CLK
clk => LEDs_reg[31].CLK
clk => LEDs_reg[32].CLK
clk => LEDs_reg[33].CLK
clk => LEDs_reg[34].CLK
clk => LEDs_reg[35].CLK
clk => LEDs_reg[36].CLK
clk => LEDs_reg[37].CLK
clk => LEDs_reg[38].CLK
clk => LEDs_reg[39].CLK
clk => LEDs_reg[40].CLK
clk => LEDs_reg[41].CLK
clk => LEDs_reg[42].CLK
clk => LEDs_reg[43].CLK
clk => LEDs_reg[44].CLK
clk => LEDs_reg[45].CLK
clk => LEDs_reg[46].CLK
clk => LEDs_reg[47].CLK
clk => LEDs_reg[48].CLK
clk => LEDs_reg[49].CLK
clk => LEDs_reg[50].CLK
clk => LEDs_reg[51].CLK
clk => LEDs_reg[52].CLK
clk => LEDs_reg[53].CLK
clk => LEDs_reg[54].CLK
clk => LEDs_reg[55].CLK
clk => LEDs_reg[56].CLK
clk => LEDs_reg[57].CLK
clk => LEDs_reg[58].CLK
clk => LEDs_reg[59].CLK
clk => LEDs_reg[60].CLK
clk => LEDs_reg[61].CLK
clk => LEDs_reg[62].CLK
clk => LEDs_reg[63].CLK
clk => LEDs_reg[64].CLK
clk => LEDs_reg[65].CLK
clk => LEDs_reg[66].CLK
clk => LEDs_reg[67].CLK
clk => LEDs_reg[68].CLK
clk => LEDs_reg[69].CLK
clk => LEDs_reg[70].CLK
clk => LEDs_reg[71].CLK
clk => LEDs_reg[72].CLK
clk => LEDs_reg[73].CLK
clk => LEDs_reg[74].CLK
clk => LEDs_reg[75].CLK
clk => LEDs_reg[76].CLK
clk => LEDs_reg[77].CLK
clk => LEDs_reg[78].CLK
clk => LEDs_reg[79].CLK
clk => LEDs_reg[80].CLK
clk => LEDs_reg[81].CLK
clk => LEDs_reg[82].CLK
clk => LEDs_reg[83].CLK
clk => LEDs_reg[84].CLK
clk => LEDs_reg[85].CLK
clk => LEDs_reg[86].CLK
clk => LEDs_reg[87].CLK
clk => LEDs_reg[88].CLK
clk => LEDs_reg[89].CLK
clk => LEDs_reg[90].CLK
clk => LEDs_reg[91].CLK
clk => LEDs_reg[92].CLK
clk => LEDs_reg[93].CLK
clk => LEDs_reg[94].CLK
clk => LEDs_reg[95].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => reg_address[0].CLK
clk => reg_address[1].CLK
clk => reg_read.CLK
reset_n => duty_cycle[0].PRESET
reset_n => duty_cycle[1].PRESET
reset_n => duty_cycle[2].PRESET
reset_n => duty_cycle[3].PRESET
reset_n => duty_cycle[4].ACLR
reset_n => duty_cycle[5].ACLR
reset_n => duty_cycle[6].ACLR
reset_n => duty_cycle[7].ACLR
reset_n => LEDs_reg[0].ACLR
reset_n => LEDs_reg[1].ACLR
reset_n => LEDs_reg[2].ACLR
reset_n => LEDs_reg[3].ACLR
reset_n => LEDs_reg[4].ACLR
reset_n => LEDs_reg[5].ACLR
reset_n => LEDs_reg[6].ACLR
reset_n => LEDs_reg[7].ACLR
reset_n => LEDs_reg[8].ACLR
reset_n => LEDs_reg[9].ACLR
reset_n => LEDs_reg[10].ACLR
reset_n => LEDs_reg[11].ACLR
reset_n => LEDs_reg[12].ACLR
reset_n => LEDs_reg[13].ACLR
reset_n => LEDs_reg[14].ACLR
reset_n => LEDs_reg[15].ACLR
reset_n => LEDs_reg[16].ACLR
reset_n => LEDs_reg[17].ACLR
reset_n => LEDs_reg[18].ACLR
reset_n => LEDs_reg[19].ACLR
reset_n => LEDs_reg[20].ACLR
reset_n => LEDs_reg[21].ACLR
reset_n => LEDs_reg[22].ACLR
reset_n => LEDs_reg[23].ACLR
reset_n => LEDs_reg[24].ACLR
reset_n => LEDs_reg[25].ACLR
reset_n => LEDs_reg[26].ACLR
reset_n => LEDs_reg[27].ACLR
reset_n => LEDs_reg[28].ACLR
reset_n => LEDs_reg[29].ACLR
reset_n => LEDs_reg[30].ACLR
reset_n => LEDs_reg[31].ACLR
reset_n => LEDs_reg[32].ACLR
reset_n => LEDs_reg[33].ACLR
reset_n => LEDs_reg[34].ACLR
reset_n => LEDs_reg[35].ACLR
reset_n => LEDs_reg[36].ACLR
reset_n => LEDs_reg[37].ACLR
reset_n => LEDs_reg[38].ACLR
reset_n => LEDs_reg[39].ACLR
reset_n => LEDs_reg[40].ACLR
reset_n => LEDs_reg[41].ACLR
reset_n => LEDs_reg[42].ACLR
reset_n => LEDs_reg[43].ACLR
reset_n => LEDs_reg[44].ACLR
reset_n => LEDs_reg[45].ACLR
reset_n => LEDs_reg[46].ACLR
reset_n => LEDs_reg[47].ACLR
reset_n => LEDs_reg[48].ACLR
reset_n => LEDs_reg[49].ACLR
reset_n => LEDs_reg[50].ACLR
reset_n => LEDs_reg[51].ACLR
reset_n => LEDs_reg[52].ACLR
reset_n => LEDs_reg[53].ACLR
reset_n => LEDs_reg[54].ACLR
reset_n => LEDs_reg[55].ACLR
reset_n => LEDs_reg[56].ACLR
reset_n => LEDs_reg[57].ACLR
reset_n => LEDs_reg[58].ACLR
reset_n => LEDs_reg[59].ACLR
reset_n => LEDs_reg[60].ACLR
reset_n => LEDs_reg[61].ACLR
reset_n => LEDs_reg[62].ACLR
reset_n => LEDs_reg[63].ACLR
reset_n => LEDs_reg[64].ACLR
reset_n => LEDs_reg[65].ACLR
reset_n => LEDs_reg[66].ACLR
reset_n => LEDs_reg[67].ACLR
reset_n => LEDs_reg[68].ACLR
reset_n => LEDs_reg[69].ACLR
reset_n => LEDs_reg[70].ACLR
reset_n => LEDs_reg[71].ACLR
reset_n => LEDs_reg[72].ACLR
reset_n => LEDs_reg[73].ACLR
reset_n => LEDs_reg[74].ACLR
reset_n => LEDs_reg[75].ACLR
reset_n => LEDs_reg[76].ACLR
reset_n => LEDs_reg[77].ACLR
reset_n => LEDs_reg[78].ACLR
reset_n => LEDs_reg[79].ACLR
reset_n => LEDs_reg[80].ACLR
reset_n => LEDs_reg[81].ACLR
reset_n => LEDs_reg[82].ACLR
reset_n => LEDs_reg[83].ACLR
reset_n => LEDs_reg[84].ACLR
reset_n => LEDs_reg[85].ACLR
reset_n => LEDs_reg[86].ACLR
reset_n => LEDs_reg[87].ACLR
reset_n => LEDs_reg[88].ACLR
reset_n => LEDs_reg[89].ACLR
reset_n => LEDs_reg[90].ACLR
reset_n => LEDs_reg[91].ACLR
reset_n => LEDs_reg[92].ACLR
reset_n => LEDs_reg[93].ACLR
reset_n => LEDs_reg[94].ACLR
reset_n => LEDs_reg[95].ACLR
reset_n => counter[0].ACLR
reset_n => counter[1].ACLR
reset_n => counter[2].ACLR
reset_n => counter[3].ACLR
reset_n => counter[4].ACLR
reset_n => counter[5].ACLR
reset_n => counter[6].ACLR
reset_n => counter[7].ACLR
reset_n => reg_address[0].ACLR
reset_n => reg_address[1].ACLR
reset_n => reg_read.ACLR
cs => reg_read.IN0
cs => process_2.IN0
read => reg_read.IN1
write => process_2.IN1
address[0] => Mux32.IN1
address[0] => Mux33.IN1
address[0] => Mux34.IN1
address[0] => Mux35.IN1
address[0] => Mux36.IN1
address[0] => Mux37.IN1
address[0] => Mux38.IN1
address[0] => Mux39.IN1
address[0] => Mux40.IN1
address[0] => Mux41.IN1
address[0] => Mux42.IN1
address[0] => Mux43.IN1
address[0] => Mux44.IN1
address[0] => Mux45.IN1
address[0] => Mux46.IN1
address[0] => Mux47.IN1
address[0] => Mux48.IN1
address[0] => Mux49.IN1
address[0] => Mux50.IN1
address[0] => Mux51.IN1
address[0] => Mux52.IN1
address[0] => Mux53.IN1
address[0] => Mux54.IN1
address[0] => Mux55.IN1
address[0] => Mux56.IN1
address[0] => Mux57.IN1
address[0] => Mux58.IN1
address[0] => Mux59.IN1
address[0] => Mux60.IN1
address[0] => Mux61.IN1
address[0] => Mux62.IN1
address[0] => Mux63.IN1
address[0] => Mux64.IN1
address[0] => Mux65.IN1
address[0] => Mux66.IN1
address[0] => Mux67.IN1
address[0] => Mux68.IN1
address[0] => Mux69.IN1
address[0] => Mux70.IN1
address[0] => Mux71.IN1
address[0] => Mux72.IN1
address[0] => Mux73.IN1
address[0] => Mux74.IN1
address[0] => Mux75.IN1
address[0] => Mux76.IN1
address[0] => Mux77.IN1
address[0] => Mux78.IN1
address[0] => Mux79.IN1
address[0] => Mux80.IN1
address[0] => Mux81.IN1
address[0] => Mux82.IN1
address[0] => Mux83.IN1
address[0] => Mux84.IN1
address[0] => Mux85.IN1
address[0] => Mux86.IN1
address[0] => Mux87.IN1
address[0] => Mux88.IN1
address[0] => Mux89.IN1
address[0] => Mux90.IN1
address[0] => Mux91.IN1
address[0] => Mux92.IN1
address[0] => Mux93.IN1
address[0] => Mux94.IN1
address[0] => Mux95.IN1
address[0] => Mux96.IN1
address[0] => Mux97.IN1
address[0] => Mux98.IN1
address[0] => Mux99.IN1
address[0] => Mux100.IN1
address[0] => Mux101.IN1
address[0] => Mux102.IN1
address[0] => Mux103.IN1
address[0] => Mux104.IN1
address[0] => Mux105.IN1
address[0] => Mux106.IN1
address[0] => Mux107.IN1
address[0] => Mux108.IN1
address[0] => Mux109.IN1
address[0] => Mux110.IN1
address[0] => Mux111.IN1
address[0] => Mux112.IN1
address[0] => Mux113.IN1
address[0] => Mux114.IN1
address[0] => Mux115.IN1
address[0] => Mux116.IN1
address[0] => Mux117.IN1
address[0] => Mux118.IN1
address[0] => Mux119.IN1
address[0] => Mux120.IN1
address[0] => Mux121.IN1
address[0] => Mux122.IN1
address[0] => Mux123.IN1
address[0] => Mux124.IN1
address[0] => Mux125.IN1
address[0] => Mux126.IN1
address[0] => Mux127.IN1
address[0] => Mux128.IN1
address[0] => Mux129.IN1
address[0] => Mux130.IN1
address[0] => Mux131.IN1
address[0] => Mux132.IN1
address[0] => Mux133.IN1
address[0] => Mux134.IN1
address[0] => Mux135.IN1
address[0] => reg_address[0].DATAIN
address[1] => Mux32.IN0
address[1] => Mux33.IN0
address[1] => Mux34.IN0
address[1] => Mux35.IN0
address[1] => Mux36.IN0
address[1] => Mux37.IN0
address[1] => Mux38.IN0
address[1] => Mux39.IN0
address[1] => Mux40.IN0
address[1] => Mux41.IN0
address[1] => Mux42.IN0
address[1] => Mux43.IN0
address[1] => Mux44.IN0
address[1] => Mux45.IN0
address[1] => Mux46.IN0
address[1] => Mux47.IN0
address[1] => Mux48.IN0
address[1] => Mux49.IN0
address[1] => Mux50.IN0
address[1] => Mux51.IN0
address[1] => Mux52.IN0
address[1] => Mux53.IN0
address[1] => Mux54.IN0
address[1] => Mux55.IN0
address[1] => Mux56.IN0
address[1] => Mux57.IN0
address[1] => Mux58.IN0
address[1] => Mux59.IN0
address[1] => Mux60.IN0
address[1] => Mux61.IN0
address[1] => Mux62.IN0
address[1] => Mux63.IN0
address[1] => Mux64.IN0
address[1] => Mux65.IN0
address[1] => Mux66.IN0
address[1] => Mux67.IN0
address[1] => Mux68.IN0
address[1] => Mux69.IN0
address[1] => Mux70.IN0
address[1] => Mux71.IN0
address[1] => Mux72.IN0
address[1] => Mux73.IN0
address[1] => Mux74.IN0
address[1] => Mux75.IN0
address[1] => Mux76.IN0
address[1] => Mux77.IN0
address[1] => Mux78.IN0
address[1] => Mux79.IN0
address[1] => Mux80.IN0
address[1] => Mux81.IN0
address[1] => Mux82.IN0
address[1] => Mux83.IN0
address[1] => Mux84.IN0
address[1] => Mux85.IN0
address[1] => Mux86.IN0
address[1] => Mux87.IN0
address[1] => Mux88.IN0
address[1] => Mux89.IN0
address[1] => Mux90.IN0
address[1] => Mux91.IN0
address[1] => Mux92.IN0
address[1] => Mux93.IN0
address[1] => Mux94.IN0
address[1] => Mux95.IN0
address[1] => Mux96.IN0
address[1] => Mux97.IN0
address[1] => Mux98.IN0
address[1] => Mux99.IN0
address[1] => Mux100.IN0
address[1] => Mux101.IN0
address[1] => Mux102.IN0
address[1] => Mux103.IN0
address[1] => Mux104.IN0
address[1] => Mux105.IN0
address[1] => Mux106.IN0
address[1] => Mux107.IN0
address[1] => Mux108.IN0
address[1] => Mux109.IN0
address[1] => Mux110.IN0
address[1] => Mux111.IN0
address[1] => Mux112.IN0
address[1] => Mux113.IN0
address[1] => Mux114.IN0
address[1] => Mux115.IN0
address[1] => Mux116.IN0
address[1] => Mux117.IN0
address[1] => Mux118.IN0
address[1] => Mux119.IN0
address[1] => Mux120.IN0
address[1] => Mux121.IN0
address[1] => Mux122.IN0
address[1] => Mux123.IN0
address[1] => Mux124.IN0
address[1] => Mux125.IN0
address[1] => Mux126.IN0
address[1] => Mux127.IN0
address[1] => Mux128.IN0
address[1] => Mux129.IN0
address[1] => Mux130.IN0
address[1] => Mux131.IN0
address[1] => Mux132.IN0
address[1] => Mux133.IN0
address[1] => Mux134.IN0
address[1] => Mux135.IN0
address[1] => reg_address[1].DATAIN
rddata[0] <= rddata[0].DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= rddata[1].DB_MAX_OUTPUT_PORT_TYPE
rddata[2] <= rddata[2].DB_MAX_OUTPUT_PORT_TYPE
rddata[3] <= rddata[3].DB_MAX_OUTPUT_PORT_TYPE
rddata[4] <= rddata[4].DB_MAX_OUTPUT_PORT_TYPE
rddata[5] <= rddata[5].DB_MAX_OUTPUT_PORT_TYPE
rddata[6] <= rddata[6].DB_MAX_OUTPUT_PORT_TYPE
rddata[7] <= rddata[7].DB_MAX_OUTPUT_PORT_TYPE
rddata[8] <= rddata[8].DB_MAX_OUTPUT_PORT_TYPE
rddata[9] <= rddata[9].DB_MAX_OUTPUT_PORT_TYPE
rddata[10] <= rddata[10].DB_MAX_OUTPUT_PORT_TYPE
rddata[11] <= rddata[11].DB_MAX_OUTPUT_PORT_TYPE
rddata[12] <= rddata[12].DB_MAX_OUTPUT_PORT_TYPE
rddata[13] <= rddata[13].DB_MAX_OUTPUT_PORT_TYPE
rddata[14] <= rddata[14].DB_MAX_OUTPUT_PORT_TYPE
rddata[15] <= rddata[15].DB_MAX_OUTPUT_PORT_TYPE
rddata[16] <= rddata[16].DB_MAX_OUTPUT_PORT_TYPE
rddata[17] <= rddata[17].DB_MAX_OUTPUT_PORT_TYPE
rddata[18] <= rddata[18].DB_MAX_OUTPUT_PORT_TYPE
rddata[19] <= rddata[19].DB_MAX_OUTPUT_PORT_TYPE
rddata[20] <= rddata[20].DB_MAX_OUTPUT_PORT_TYPE
rddata[21] <= rddata[21].DB_MAX_OUTPUT_PORT_TYPE
rddata[22] <= rddata[22].DB_MAX_OUTPUT_PORT_TYPE
rddata[23] <= rddata[23].DB_MAX_OUTPUT_PORT_TYPE
rddata[24] <= rddata[24].DB_MAX_OUTPUT_PORT_TYPE
rddata[25] <= rddata[25].DB_MAX_OUTPUT_PORT_TYPE
rddata[26] <= rddata[26].DB_MAX_OUTPUT_PORT_TYPE
rddata[27] <= rddata[27].DB_MAX_OUTPUT_PORT_TYPE
rddata[28] <= rddata[28].DB_MAX_OUTPUT_PORT_TYPE
rddata[29] <= rddata[29].DB_MAX_OUTPUT_PORT_TYPE
rddata[30] <= rddata[30].DB_MAX_OUTPUT_PORT_TYPE
rddata[31] <= rddata[31].DB_MAX_OUTPUT_PORT_TYPE
wrdata[0] => Mux63.IN2
wrdata[0] => Mux95.IN2
wrdata[0] => Mux127.IN2
wrdata[0] => Mux135.IN2
wrdata[1] => Mux62.IN2
wrdata[1] => Mux94.IN2
wrdata[1] => Mux126.IN2
wrdata[1] => Mux134.IN2
wrdata[2] => Mux61.IN2
wrdata[2] => Mux93.IN2
wrdata[2] => Mux125.IN2
wrdata[2] => Mux133.IN2
wrdata[3] => Mux60.IN2
wrdata[3] => Mux92.IN2
wrdata[3] => Mux124.IN2
wrdata[3] => Mux132.IN2
wrdata[4] => Mux59.IN2
wrdata[4] => Mux91.IN2
wrdata[4] => Mux123.IN2
wrdata[4] => Mux131.IN2
wrdata[5] => Mux58.IN2
wrdata[5] => Mux90.IN2
wrdata[5] => Mux122.IN2
wrdata[5] => Mux130.IN2
wrdata[6] => Mux57.IN2
wrdata[6] => Mux89.IN2
wrdata[6] => Mux121.IN2
wrdata[6] => Mux129.IN2
wrdata[7] => Mux56.IN2
wrdata[7] => Mux88.IN2
wrdata[7] => Mux120.IN2
wrdata[7] => Mux128.IN2
wrdata[8] => Mux55.IN2
wrdata[8] => Mux87.IN2
wrdata[8] => Mux119.IN2
wrdata[9] => Mux54.IN2
wrdata[9] => Mux86.IN2
wrdata[9] => Mux118.IN2
wrdata[10] => Mux53.IN2
wrdata[10] => Mux85.IN2
wrdata[10] => Mux117.IN2
wrdata[11] => Mux52.IN2
wrdata[11] => Mux84.IN2
wrdata[11] => Mux116.IN2
wrdata[12] => Mux51.IN2
wrdata[12] => Mux83.IN2
wrdata[12] => Mux115.IN2
wrdata[13] => Mux50.IN2
wrdata[13] => Mux82.IN2
wrdata[13] => Mux114.IN2
wrdata[14] => Mux49.IN2
wrdata[14] => Mux81.IN2
wrdata[14] => Mux113.IN2
wrdata[15] => Mux48.IN2
wrdata[15] => Mux80.IN2
wrdata[15] => Mux112.IN2
wrdata[16] => Mux47.IN2
wrdata[16] => Mux79.IN2
wrdata[16] => Mux111.IN2
wrdata[17] => Mux46.IN2
wrdata[17] => Mux78.IN2
wrdata[17] => Mux110.IN2
wrdata[18] => Mux45.IN2
wrdata[18] => Mux77.IN2
wrdata[18] => Mux109.IN2
wrdata[19] => Mux44.IN2
wrdata[19] => Mux76.IN2
wrdata[19] => Mux108.IN2
wrdata[20] => Mux43.IN2
wrdata[20] => Mux75.IN2
wrdata[20] => Mux107.IN2
wrdata[21] => Mux42.IN2
wrdata[21] => Mux74.IN2
wrdata[21] => Mux106.IN2
wrdata[22] => Mux41.IN2
wrdata[22] => Mux73.IN2
wrdata[22] => Mux105.IN2
wrdata[23] => Mux40.IN2
wrdata[23] => Mux72.IN2
wrdata[23] => Mux104.IN2
wrdata[24] => Mux39.IN2
wrdata[24] => Mux71.IN2
wrdata[24] => Mux103.IN2
wrdata[25] => Mux38.IN2
wrdata[25] => Mux70.IN2
wrdata[25] => Mux102.IN2
wrdata[26] => Mux37.IN2
wrdata[26] => Mux69.IN2
wrdata[26] => Mux101.IN2
wrdata[27] => Mux36.IN2
wrdata[27] => Mux68.IN2
wrdata[27] => Mux100.IN2
wrdata[28] => Mux35.IN2
wrdata[28] => Mux67.IN2
wrdata[28] => Mux99.IN2
wrdata[29] => Mux34.IN2
wrdata[29] => Mux66.IN2
wrdata[29] => Mux98.IN2
wrdata[30] => Mux33.IN2
wrdata[30] => Mux65.IN2
wrdata[30] => Mux97.IN2
wrdata[31] => Mux32.IN2
wrdata[31] => Mux64.IN2
wrdata[31] => Mux96.IN2
LEDs[0] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[1] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[2] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[3] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[4] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[5] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[6] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[7] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[8] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[9] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[10] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[11] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[12] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[13] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[14] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[15] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[16] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[17] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[18] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[19] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[20] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[21] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[22] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[23] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[24] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[25] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[26] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[27] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[28] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[29] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[30] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[31] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[32] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[33] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[34] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[35] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[36] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[37] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[38] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[39] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[40] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[41] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[42] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[43] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[44] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[45] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[46] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[47] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[48] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[49] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[50] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[51] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[52] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[53] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[54] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[55] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[56] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[57] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[58] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[59] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[60] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[61] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[62] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[63] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[64] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[65] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[66] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[67] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[68] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[69] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[70] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[71] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[72] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[73] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[74] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[75] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[76] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[77] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[78] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[79] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[80] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[81] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[82] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[83] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[84] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[85] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[86] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[87] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[88] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[89] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[90] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[91] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[92] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[93] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[94] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[95] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE


|FPGA4U_DE0|FPGA4U:inst|decoder:decoder_0
address[0] => LessThan0.IN32
address[0] => LessThan1.IN32
address[0] => LessThan2.IN32
address[0] => LessThan3.IN32
address[0] => LessThan4.IN32
address[1] => LessThan0.IN31
address[1] => LessThan1.IN31
address[1] => LessThan2.IN31
address[1] => LessThan3.IN31
address[1] => LessThan4.IN31
address[2] => LessThan0.IN30
address[2] => LessThan1.IN30
address[2] => LessThan2.IN30
address[2] => LessThan3.IN30
address[2] => LessThan4.IN30
address[3] => LessThan0.IN29
address[3] => LessThan1.IN29
address[3] => LessThan2.IN29
address[3] => LessThan3.IN29
address[3] => LessThan4.IN29
address[4] => LessThan0.IN28
address[4] => LessThan1.IN28
address[4] => LessThan2.IN28
address[4] => LessThan3.IN28
address[4] => LessThan4.IN28
address[5] => LessThan0.IN27
address[5] => LessThan1.IN27
address[5] => LessThan2.IN27
address[5] => LessThan3.IN27
address[5] => LessThan4.IN27
address[6] => LessThan0.IN26
address[6] => LessThan1.IN26
address[6] => LessThan2.IN26
address[6] => LessThan3.IN26
address[6] => LessThan4.IN26
address[7] => LessThan0.IN25
address[7] => LessThan1.IN25
address[7] => LessThan2.IN25
address[7] => LessThan3.IN25
address[7] => LessThan4.IN25
address[8] => LessThan0.IN24
address[8] => LessThan1.IN24
address[8] => LessThan2.IN24
address[8] => LessThan3.IN24
address[8] => LessThan4.IN24
address[9] => LessThan0.IN23
address[9] => LessThan1.IN23
address[9] => LessThan2.IN23
address[9] => LessThan3.IN23
address[9] => LessThan4.IN23
address[10] => LessThan0.IN22
address[10] => LessThan1.IN22
address[10] => LessThan2.IN22
address[10] => LessThan3.IN22
address[10] => LessThan4.IN22
address[11] => LessThan0.IN21
address[11] => LessThan1.IN21
address[11] => LessThan2.IN21
address[11] => LessThan3.IN21
address[11] => LessThan4.IN21
address[12] => LessThan0.IN20
address[12] => LessThan1.IN20
address[12] => LessThan2.IN20
address[12] => LessThan3.IN20
address[12] => LessThan4.IN20
address[13] => LessThan0.IN19
address[13] => LessThan1.IN19
address[13] => LessThan2.IN19
address[13] => LessThan3.IN19
address[13] => LessThan4.IN19
address[14] => LessThan0.IN18
address[14] => LessThan1.IN18
address[14] => LessThan2.IN18
address[14] => LessThan3.IN18
address[14] => LessThan4.IN18
address[15] => LessThan0.IN17
address[15] => LessThan1.IN17
address[15] => LessThan2.IN17
address[15] => LessThan3.IN17
address[15] => LessThan4.IN17
cs_Buttons <= cs_Buttons.DB_MAX_OUTPUT_PORT_TYPE
cs_LEDS <= cs_LEDS.DB_MAX_OUTPUT_PORT_TYPE
cs_RAM <= cs_RAM.DB_MAX_OUTPUT_PORT_TYPE
cs_ROM <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA4U_DE0|FPGA4U:inst|CPU:inst
write <= controller:controller_0.write
clk => controller:controller_0.clk
clk => IR:IR_0.clk
clk => PC:PC_0.clk
clk => register_file:register_file_0.clk
reset_n => controller:controller_0.reset_n
reset_n => PC:PC_0.reset_n
rddata[0] => IR:IR_0.D[0]
rddata[0] => mux2x32:mux_mem.i1[0]
rddata[1] => IR:IR_0.D[1]
rddata[1] => mux2x32:mux_mem.i1[1]
rddata[2] => IR:IR_0.D[2]
rddata[2] => mux2x32:mux_mem.i1[2]
rddata[3] => IR:IR_0.D[3]
rddata[3] => mux2x32:mux_mem.i1[3]
rddata[4] => IR:IR_0.D[4]
rddata[4] => mux2x32:mux_mem.i1[4]
rddata[5] => IR:IR_0.D[5]
rddata[5] => mux2x32:mux_mem.i1[5]
rddata[6] => IR:IR_0.D[6]
rddata[6] => mux2x32:mux_mem.i1[6]
rddata[7] => IR:IR_0.D[7]
rddata[7] => mux2x32:mux_mem.i1[7]
rddata[8] => IR:IR_0.D[8]
rddata[8] => mux2x32:mux_mem.i1[8]
rddata[9] => IR:IR_0.D[9]
rddata[9] => mux2x32:mux_mem.i1[9]
rddata[10] => IR:IR_0.D[10]
rddata[10] => mux2x32:mux_mem.i1[10]
rddata[11] => IR:IR_0.D[11]
rddata[11] => mux2x32:mux_mem.i1[11]
rddata[12] => IR:IR_0.D[12]
rddata[12] => mux2x32:mux_mem.i1[12]
rddata[13] => IR:IR_0.D[13]
rddata[13] => mux2x32:mux_mem.i1[13]
rddata[14] => IR:IR_0.D[14]
rddata[14] => mux2x32:mux_mem.i1[14]
rddata[15] => IR:IR_0.D[15]
rddata[15] => mux2x32:mux_mem.i1[15]
rddata[16] => IR:IR_0.D[16]
rddata[16] => mux2x32:mux_mem.i1[16]
rddata[17] => IR:IR_0.D[17]
rddata[17] => mux2x32:mux_mem.i1[17]
rddata[18] => IR:IR_0.D[18]
rddata[18] => mux2x32:mux_mem.i1[18]
rddata[19] => IR:IR_0.D[19]
rddata[19] => mux2x32:mux_mem.i1[19]
rddata[20] => IR:IR_0.D[20]
rddata[20] => mux2x32:mux_mem.i1[20]
rddata[21] => IR:IR_0.D[21]
rddata[21] => mux2x32:mux_mem.i1[21]
rddata[22] => IR:IR_0.D[22]
rddata[22] => mux2x32:mux_mem.i1[22]
rddata[23] => IR:IR_0.D[23]
rddata[23] => mux2x32:mux_mem.i1[23]
rddata[24] => IR:IR_0.D[24]
rddata[24] => mux2x32:mux_mem.i1[24]
rddata[25] => IR:IR_0.D[25]
rddata[25] => mux2x32:mux_mem.i1[25]
rddata[26] => IR:IR_0.D[26]
rddata[26] => mux2x32:mux_mem.i1[26]
rddata[27] => IR:IR_0.D[27]
rddata[27] => mux2x32:mux_mem.i1[27]
rddata[28] => IR:IR_0.D[28]
rddata[28] => mux2x32:mux_mem.i1[28]
rddata[29] => IR:IR_0.D[29]
rddata[29] => mux2x32:mux_mem.i1[29]
rddata[30] => IR:IR_0.D[30]
rddata[30] => mux2x32:mux_mem.i1[30]
rddata[31] => IR:IR_0.D[31]
rddata[31] => mux2x32:mux_mem.i1[31]
read <= controller:controller_0.read
address[0] <= mux2x16:mux_addr.o[0]
address[1] <= mux2x16:mux_addr.o[1]
address[2] <= mux2x16:mux_addr.o[2]
address[3] <= mux2x16:mux_addr.o[3]
address[4] <= mux2x16:mux_addr.o[4]
address[5] <= mux2x16:mux_addr.o[5]
address[6] <= mux2x16:mux_addr.o[6]
address[7] <= mux2x16:mux_addr.o[7]
address[8] <= mux2x16:mux_addr.o[8]
address[9] <= mux2x16:mux_addr.o[9]
address[10] <= mux2x16:mux_addr.o[10]
address[11] <= mux2x16:mux_addr.o[11]
address[12] <= mux2x16:mux_addr.o[12]
address[13] <= mux2x16:mux_addr.o[13]
address[14] <= mux2x16:mux_addr.o[14]
address[15] <= mux2x16:mux_addr.o[15]
wrdata[0] <= b[0].DB_MAX_OUTPUT_PORT_TYPE
wrdata[1] <= b[1].DB_MAX_OUTPUT_PORT_TYPE
wrdata[2] <= b[2].DB_MAX_OUTPUT_PORT_TYPE
wrdata[3] <= b[3].DB_MAX_OUTPUT_PORT_TYPE
wrdata[4] <= b[4].DB_MAX_OUTPUT_PORT_TYPE
wrdata[5] <= b[5].DB_MAX_OUTPUT_PORT_TYPE
wrdata[6] <= b[6].DB_MAX_OUTPUT_PORT_TYPE
wrdata[7] <= b[7].DB_MAX_OUTPUT_PORT_TYPE
wrdata[8] <= b[8].DB_MAX_OUTPUT_PORT_TYPE
wrdata[9] <= b[9].DB_MAX_OUTPUT_PORT_TYPE
wrdata[10] <= b[10].DB_MAX_OUTPUT_PORT_TYPE
wrdata[11] <= b[11].DB_MAX_OUTPUT_PORT_TYPE
wrdata[12] <= b[12].DB_MAX_OUTPUT_PORT_TYPE
wrdata[13] <= b[13].DB_MAX_OUTPUT_PORT_TYPE
wrdata[14] <= b[14].DB_MAX_OUTPUT_PORT_TYPE
wrdata[15] <= b[15].DB_MAX_OUTPUT_PORT_TYPE
wrdata[16] <= b[16].DB_MAX_OUTPUT_PORT_TYPE
wrdata[17] <= b[17].DB_MAX_OUTPUT_PORT_TYPE
wrdata[18] <= b[18].DB_MAX_OUTPUT_PORT_TYPE
wrdata[19] <= b[19].DB_MAX_OUTPUT_PORT_TYPE
wrdata[20] <= b[20].DB_MAX_OUTPUT_PORT_TYPE
wrdata[21] <= b[21].DB_MAX_OUTPUT_PORT_TYPE
wrdata[22] <= b[22].DB_MAX_OUTPUT_PORT_TYPE
wrdata[23] <= b[23].DB_MAX_OUTPUT_PORT_TYPE
wrdata[24] <= b[24].DB_MAX_OUTPUT_PORT_TYPE
wrdata[25] <= b[25].DB_MAX_OUTPUT_PORT_TYPE
wrdata[26] <= b[26].DB_MAX_OUTPUT_PORT_TYPE
wrdata[27] <= b[27].DB_MAX_OUTPUT_PORT_TYPE
wrdata[28] <= b[28].DB_MAX_OUTPUT_PORT_TYPE
wrdata[29] <= b[29].DB_MAX_OUTPUT_PORT_TYPE
wrdata[30] <= b[30].DB_MAX_OUTPUT_PORT_TYPE
wrdata[31] <= b[31].DB_MAX_OUTPUT_PORT_TYPE


|FPGA4U_DE0|FPGA4U:inst|CPU:inst|controller:controller_0
clk => currentState~1.DATAIN
reset_n => currentState~3.DATAIN
op[0] => Mux1.IN263
op[0] => Mux2.IN263
op[0] => Mux3.IN263
op[0] => Mux4.IN263
op[0] => Mux7.IN263
op[0] => Mux8.IN263
op[0] => Mux9.IN263
op[0] => Mux10.IN263
op[1] => Mux1.IN262
op[1] => Mux2.IN262
op[1] => Mux3.IN262
op[1] => Mux4.IN262
op[1] => Mux7.IN262
op[1] => Mux8.IN262
op[1] => Mux9.IN262
op[1] => Mux10.IN262
op[2] => Mux1.IN261
op[2] => Mux2.IN261
op[2] => Mux3.IN261
op[2] => Mux4.IN261
op[2] => Mux7.IN261
op[2] => Mux8.IN261
op[2] => Mux9.IN261
op[2] => Mux10.IN261
op[3] => Mux1.IN260
op[3] => Mux2.IN260
op[3] => Mux3.IN260
op[3] => Mux4.IN260
op[3] => Mux7.IN260
op[3] => Mux8.IN260
op[3] => Mux9.IN260
op[3] => Mux10.IN260
op[4] => Mux1.IN259
op[4] => Mux2.IN259
op[4] => Mux3.IN259
op[4] => Mux4.IN259
op[4] => Mux7.IN259
op[4] => Mux8.IN259
op[4] => Mux9.IN259
op[4] => Mux10.IN259
op[5] => Mux1.IN258
op[5] => Mux2.IN258
op[5] => Mux3.IN258
op[5] => Mux4.IN258
op[5] => Mux7.IN258
op[5] => Mux8.IN258
op[5] => Mux9.IN258
op[5] => Mux10.IN258
opx[0] => Mux0.IN263
opx[0] => Mux5.IN263
opx[0] => Mux6.IN263
opx[1] => Mux0.IN262
opx[1] => Mux5.IN262
opx[1] => Mux6.IN262
opx[2] => Mux0.IN261
opx[2] => Mux5.IN261
opx[2] => Mux6.IN261
opx[3] => Mux0.IN260
opx[3] => Mux5.IN260
opx[3] => Mux6.IN260
opx[4] => Mux0.IN259
opx[4] => Mux5.IN259
opx[4] => Mux6.IN259
opx[5] => Mux0.IN258
opx[5] => Mux5.IN258
opx[5] => Mux6.IN258
branch_op <= <GND>
imm_signed <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ir_en <= ir_en.DB_MAX_OUTPUT_PORT_TYPE
pc_add_imm <= <GND>
pc_en <= pc_en.DB_MAX_OUTPUT_PORT_TYPE
pc_sel_a <= <GND>
pc_sel_imm <= <GND>
rf_wren <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
sel_addr <= sel_addr.DB_MAX_OUTPUT_PORT_TYPE
sel_b <= sel_b.DB_MAX_OUTPUT_PORT_TYPE
sel_mem <= sel_mem.DB_MAX_OUTPUT_PORT_TYPE
sel_pc <= <GND>
sel_ra <= <GND>
sel_rC <= sel_rC.DB_MAX_OUTPUT_PORT_TYPE
read <= read.DB_MAX_OUTPUT_PORT_TYPE
write <= write.DB_MAX_OUTPUT_PORT_TYPE
op_alu[0] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
op_alu[1] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
op_alu[2] <= <GND>
op_alu[3] <= <GND>
op_alu[4] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
op_alu[5] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE


|FPGA4U_DE0|FPGA4U:inst|CPU:inst|IR:IR_0
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
enable => Q[0]~reg0.ENA
enable => Q[1]~reg0.ENA
enable => Q[2]~reg0.ENA
enable => Q[3]~reg0.ENA
enable => Q[4]~reg0.ENA
enable => Q[5]~reg0.ENA
enable => Q[6]~reg0.ENA
enable => Q[7]~reg0.ENA
enable => Q[8]~reg0.ENA
enable => Q[9]~reg0.ENA
enable => Q[10]~reg0.ENA
enable => Q[11]~reg0.ENA
enable => Q[12]~reg0.ENA
enable => Q[13]~reg0.ENA
enable => Q[14]~reg0.ENA
enable => Q[15]~reg0.ENA
enable => Q[16]~reg0.ENA
enable => Q[17]~reg0.ENA
enable => Q[18]~reg0.ENA
enable => Q[19]~reg0.ENA
enable => Q[20]~reg0.ENA
enable => Q[21]~reg0.ENA
enable => Q[22]~reg0.ENA
enable => Q[23]~reg0.ENA
enable => Q[24]~reg0.ENA
enable => Q[25]~reg0.ENA
enable => Q[26]~reg0.ENA
enable => Q[27]~reg0.ENA
enable => Q[28]~reg0.ENA
enable => Q[29]~reg0.ENA
enable => Q[30]~reg0.ENA
enable => Q[31]~reg0.ENA
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA4U_DE0|FPGA4U:inst|CPU:inst|mux2x16:mux_addr
i0[0] => o.DATAB
i0[1] => o.DATAB
i0[2] => o.DATAB
i0[3] => o.DATAB
i0[4] => o.DATAB
i0[5] => o.DATAB
i0[6] => o.DATAB
i0[7] => o.DATAB
i0[8] => o.DATAB
i0[9] => o.DATAB
i0[10] => o.DATAB
i0[11] => o.DATAB
i0[12] => o.DATAB
i0[13] => o.DATAB
i0[14] => o.DATAB
i0[15] => o.DATAB
i1[0] => o.DATAA
i1[1] => o.DATAA
i1[2] => o.DATAA
i1[3] => o.DATAA
i1[4] => o.DATAA
i1[5] => o.DATAA
i1[6] => o.DATAA
i1[7] => o.DATAA
i1[8] => o.DATAA
i1[9] => o.DATAA
i1[10] => o.DATAA
i1[11] => o.DATAA
i1[12] => o.DATAA
i1[13] => o.DATAA
i1[14] => o.DATAA
i1[15] => o.DATAA
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE


|FPGA4U_DE0|FPGA4U:inst|CPU:inst|PC:PC_0
clk => reg_addr[0].CLK
clk => reg_addr[1].CLK
clk => reg_addr[2].CLK
clk => reg_addr[3].CLK
clk => reg_addr[4].CLK
clk => reg_addr[5].CLK
clk => reg_addr[6].CLK
clk => reg_addr[7].CLK
clk => reg_addr[8].CLK
clk => reg_addr[9].CLK
clk => reg_addr[10].CLK
clk => reg_addr[11].CLK
clk => reg_addr[12].CLK
clk => reg_addr[13].CLK
clk => reg_addr[14].CLK
clk => reg_addr[15].CLK
clk => reg_addr[16].CLK
clk => reg_addr[17].CLK
clk => reg_addr[18].CLK
clk => reg_addr[19].CLK
clk => reg_addr[20].CLK
clk => reg_addr[21].CLK
clk => reg_addr[22].CLK
clk => reg_addr[23].CLK
clk => reg_addr[24].CLK
clk => reg_addr[25].CLK
clk => reg_addr[26].CLK
clk => reg_addr[27].CLK
clk => reg_addr[28].CLK
clk => reg_addr[29].CLK
clk => reg_addr[30].CLK
clk => reg_addr[31].CLK
reset_n => reg_addr[0].ACLR
reset_n => reg_addr[1].ACLR
reset_n => reg_addr[2].ACLR
reset_n => reg_addr[3].ACLR
reset_n => reg_addr[4].ACLR
reset_n => reg_addr[5].ACLR
reset_n => reg_addr[6].ACLR
reset_n => reg_addr[7].ACLR
reset_n => reg_addr[8].ACLR
reset_n => reg_addr[9].ACLR
reset_n => reg_addr[10].ACLR
reset_n => reg_addr[11].ACLR
reset_n => reg_addr[12].ACLR
reset_n => reg_addr[13].ACLR
reset_n => reg_addr[14].ACLR
reset_n => reg_addr[15].ACLR
reset_n => reg_addr[16].ACLR
reset_n => reg_addr[17].ACLR
reset_n => reg_addr[18].ACLR
reset_n => reg_addr[19].ACLR
reset_n => reg_addr[20].ACLR
reset_n => reg_addr[21].ACLR
reset_n => reg_addr[22].ACLR
reset_n => reg_addr[23].ACLR
reset_n => reg_addr[24].ACLR
reset_n => reg_addr[25].ACLR
reset_n => reg_addr[26].ACLR
reset_n => reg_addr[27].ACLR
reset_n => reg_addr[28].ACLR
reset_n => reg_addr[29].ACLR
reset_n => reg_addr[30].ACLR
reset_n => reg_addr[31].ACLR
en => reg_addr[0].ENA
en => reg_addr[1].ENA
en => reg_addr[2].ENA
en => reg_addr[3].ENA
en => reg_addr[4].ENA
en => reg_addr[5].ENA
en => reg_addr[6].ENA
en => reg_addr[7].ENA
en => reg_addr[8].ENA
en => reg_addr[9].ENA
en => reg_addr[10].ENA
en => reg_addr[11].ENA
en => reg_addr[12].ENA
en => reg_addr[13].ENA
en => reg_addr[14].ENA
en => reg_addr[15].ENA
en => reg_addr[16].ENA
en => reg_addr[17].ENA
en => reg_addr[18].ENA
en => reg_addr[19].ENA
en => reg_addr[20].ENA
en => reg_addr[21].ENA
en => reg_addr[22].ENA
en => reg_addr[23].ENA
en => reg_addr[24].ENA
en => reg_addr[25].ENA
en => reg_addr[26].ENA
en => reg_addr[27].ENA
en => reg_addr[28].ENA
en => reg_addr[29].ENA
en => reg_addr[30].ENA
en => reg_addr[31].ENA
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_a => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
sel_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
add_imm => reg_addr.OUTPUTSELECT
imm[0] => Add0.IN32
imm[0] => reg_addr.DATAB
imm[1] => Add0.IN31
imm[1] => reg_addr.DATAB
imm[2] => Add0.IN30
imm[2] => reg_addr.DATAB
imm[3] => Add0.IN29
imm[3] => reg_addr.DATAB
imm[4] => Add0.IN28
imm[4] => reg_addr.DATAB
imm[5] => Add0.IN27
imm[5] => reg_addr.DATAB
imm[6] => Add0.IN26
imm[6] => reg_addr.DATAB
imm[7] => Add0.IN25
imm[7] => reg_addr.DATAB
imm[8] => Add0.IN24
imm[8] => reg_addr.DATAB
imm[9] => Add0.IN23
imm[9] => reg_addr.DATAB
imm[10] => Add0.IN22
imm[10] => reg_addr.DATAB
imm[11] => Add0.IN21
imm[11] => reg_addr.DATAB
imm[12] => Add0.IN20
imm[12] => reg_addr.DATAB
imm[13] => Add0.IN19
imm[13] => reg_addr.DATAB
imm[14] => Add0.IN18
imm[15] => Add0.IN1
imm[15] => Add0.IN2
imm[15] => Add0.IN3
imm[15] => Add0.IN4
imm[15] => Add0.IN5
imm[15] => Add0.IN6
imm[15] => Add0.IN7
imm[15] => Add0.IN8
imm[15] => Add0.IN9
imm[15] => Add0.IN10
imm[15] => Add0.IN11
imm[15] => Add0.IN12
imm[15] => Add0.IN13
imm[15] => Add0.IN14
imm[15] => Add0.IN15
imm[15] => Add0.IN16
imm[15] => Add0.IN17
a[0] => reg_addr.DATAB
a[1] => reg_addr.DATAB
a[2] => reg_addr.DATAB
a[3] => reg_addr.DATAB
a[4] => reg_addr.DATAB
a[5] => reg_addr.DATAB
a[6] => reg_addr.DATAB
a[7] => reg_addr.DATAB
a[8] => reg_addr.DATAB
a[9] => reg_addr.DATAB
a[10] => reg_addr.DATAB
a[11] => reg_addr.DATAB
a[12] => reg_addr.DATAB
a[13] => reg_addr.DATAB
a[14] => reg_addr.DATAB
a[15] => reg_addr.DATAB
addr[0] <= reg_addr[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= reg_addr[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= reg_addr[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= reg_addr[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= reg_addr[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= reg_addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= reg_addr[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= reg_addr[7].DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= reg_addr[8].DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= reg_addr[9].DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= reg_addr[10].DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= reg_addr[11].DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= reg_addr[12].DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= reg_addr[13].DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= reg_addr[14].DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= reg_addr[15].DB_MAX_OUTPUT_PORT_TYPE
addr[16] <= reg_addr[16].DB_MAX_OUTPUT_PORT_TYPE
addr[17] <= reg_addr[17].DB_MAX_OUTPUT_PORT_TYPE
addr[18] <= reg_addr[18].DB_MAX_OUTPUT_PORT_TYPE
addr[19] <= reg_addr[19].DB_MAX_OUTPUT_PORT_TYPE
addr[20] <= reg_addr[20].DB_MAX_OUTPUT_PORT_TYPE
addr[21] <= reg_addr[21].DB_MAX_OUTPUT_PORT_TYPE
addr[22] <= reg_addr[22].DB_MAX_OUTPUT_PORT_TYPE
addr[23] <= reg_addr[23].DB_MAX_OUTPUT_PORT_TYPE
addr[24] <= reg_addr[24].DB_MAX_OUTPUT_PORT_TYPE
addr[25] <= reg_addr[25].DB_MAX_OUTPUT_PORT_TYPE
addr[26] <= reg_addr[26].DB_MAX_OUTPUT_PORT_TYPE
addr[27] <= reg_addr[27].DB_MAX_OUTPUT_PORT_TYPE
addr[28] <= reg_addr[28].DB_MAX_OUTPUT_PORT_TYPE
addr[29] <= reg_addr[29].DB_MAX_OUTPUT_PORT_TYPE
addr[30] <= reg_addr[30].DB_MAX_OUTPUT_PORT_TYPE
addr[31] <= reg_addr[31].DB_MAX_OUTPUT_PORT_TYPE


|FPGA4U_DE0|FPGA4U:inst|CPU:inst|ALU:alu_0
s[0] <= multiplexer:multiplexer_0.o[0]
s[1] <= multiplexer:multiplexer_0.o[1]
s[2] <= multiplexer:multiplexer_0.o[2]
s[3] <= multiplexer:multiplexer_0.o[3]
s[4] <= multiplexer:multiplexer_0.o[4]
s[5] <= multiplexer:multiplexer_0.o[5]
s[6] <= multiplexer:multiplexer_0.o[6]
s[7] <= multiplexer:multiplexer_0.o[7]
s[8] <= multiplexer:multiplexer_0.o[8]
s[9] <= multiplexer:multiplexer_0.o[9]
s[10] <= multiplexer:multiplexer_0.o[10]
s[11] <= multiplexer:multiplexer_0.o[11]
s[12] <= multiplexer:multiplexer_0.o[12]
s[13] <= multiplexer:multiplexer_0.o[13]
s[14] <= multiplexer:multiplexer_0.o[14]
s[15] <= multiplexer:multiplexer_0.o[15]
s[16] <= multiplexer:multiplexer_0.o[16]
s[17] <= multiplexer:multiplexer_0.o[17]
s[18] <= multiplexer:multiplexer_0.o[18]
s[19] <= multiplexer:multiplexer_0.o[19]
s[20] <= multiplexer:multiplexer_0.o[20]
s[21] <= multiplexer:multiplexer_0.o[21]
s[22] <= multiplexer:multiplexer_0.o[22]
s[23] <= multiplexer:multiplexer_0.o[23]
s[24] <= multiplexer:multiplexer_0.o[24]
s[25] <= multiplexer:multiplexer_0.o[25]
s[26] <= multiplexer:multiplexer_0.o[26]
s[27] <= multiplexer:multiplexer_0.o[27]
s[28] <= multiplexer:multiplexer_0.o[28]
s[29] <= multiplexer:multiplexer_0.o[29]
s[30] <= multiplexer:multiplexer_0.o[30]
s[31] <= multiplexer:multiplexer_0.o[31]
op[0] => comparator:comparator_0.op[0]
op[0] => logic_unit:logic_unit_0.op[0]
op[0] => shift_unit:shift_unit_0.op[0]
op[1] => comparator:comparator_0.op[1]
op[1] => logic_unit:logic_unit_0.op[1]
op[1] => shift_unit:shift_unit_0.op[1]
op[2] => comparator:comparator_0.op[2]
op[2] => shift_unit:shift_unit_0.op[2]
op[3] => add_sub:add_sub_0.sub_mode
op[4] => multiplexer:multiplexer_0.sel[0]
op[5] => multiplexer:multiplexer_0.sel[1]
a[0] => add_sub:add_sub_0.a[0]
a[0] => logic_unit:logic_unit_0.a[0]
a[0] => shift_unit:shift_unit_0.a[0]
a[1] => add_sub:add_sub_0.a[1]
a[1] => logic_unit:logic_unit_0.a[1]
a[1] => shift_unit:shift_unit_0.a[1]
a[2] => add_sub:add_sub_0.a[2]
a[2] => logic_unit:logic_unit_0.a[2]
a[2] => shift_unit:shift_unit_0.a[2]
a[3] => add_sub:add_sub_0.a[3]
a[3] => logic_unit:logic_unit_0.a[3]
a[3] => shift_unit:shift_unit_0.a[3]
a[4] => add_sub:add_sub_0.a[4]
a[4] => logic_unit:logic_unit_0.a[4]
a[4] => shift_unit:shift_unit_0.a[4]
a[5] => add_sub:add_sub_0.a[5]
a[5] => logic_unit:logic_unit_0.a[5]
a[5] => shift_unit:shift_unit_0.a[5]
a[6] => add_sub:add_sub_0.a[6]
a[6] => logic_unit:logic_unit_0.a[6]
a[6] => shift_unit:shift_unit_0.a[6]
a[7] => add_sub:add_sub_0.a[7]
a[7] => logic_unit:logic_unit_0.a[7]
a[7] => shift_unit:shift_unit_0.a[7]
a[8] => add_sub:add_sub_0.a[8]
a[8] => logic_unit:logic_unit_0.a[8]
a[8] => shift_unit:shift_unit_0.a[8]
a[9] => add_sub:add_sub_0.a[9]
a[9] => logic_unit:logic_unit_0.a[9]
a[9] => shift_unit:shift_unit_0.a[9]
a[10] => add_sub:add_sub_0.a[10]
a[10] => logic_unit:logic_unit_0.a[10]
a[10] => shift_unit:shift_unit_0.a[10]
a[11] => add_sub:add_sub_0.a[11]
a[11] => logic_unit:logic_unit_0.a[11]
a[11] => shift_unit:shift_unit_0.a[11]
a[12] => add_sub:add_sub_0.a[12]
a[12] => logic_unit:logic_unit_0.a[12]
a[12] => shift_unit:shift_unit_0.a[12]
a[13] => add_sub:add_sub_0.a[13]
a[13] => logic_unit:logic_unit_0.a[13]
a[13] => shift_unit:shift_unit_0.a[13]
a[14] => add_sub:add_sub_0.a[14]
a[14] => logic_unit:logic_unit_0.a[14]
a[14] => shift_unit:shift_unit_0.a[14]
a[15] => add_sub:add_sub_0.a[15]
a[15] => logic_unit:logic_unit_0.a[15]
a[15] => shift_unit:shift_unit_0.a[15]
a[16] => add_sub:add_sub_0.a[16]
a[16] => logic_unit:logic_unit_0.a[16]
a[16] => shift_unit:shift_unit_0.a[16]
a[17] => add_sub:add_sub_0.a[17]
a[17] => logic_unit:logic_unit_0.a[17]
a[17] => shift_unit:shift_unit_0.a[17]
a[18] => add_sub:add_sub_0.a[18]
a[18] => logic_unit:logic_unit_0.a[18]
a[18] => shift_unit:shift_unit_0.a[18]
a[19] => add_sub:add_sub_0.a[19]
a[19] => logic_unit:logic_unit_0.a[19]
a[19] => shift_unit:shift_unit_0.a[19]
a[20] => add_sub:add_sub_0.a[20]
a[20] => logic_unit:logic_unit_0.a[20]
a[20] => shift_unit:shift_unit_0.a[20]
a[21] => add_sub:add_sub_0.a[21]
a[21] => logic_unit:logic_unit_0.a[21]
a[21] => shift_unit:shift_unit_0.a[21]
a[22] => add_sub:add_sub_0.a[22]
a[22] => logic_unit:logic_unit_0.a[22]
a[22] => shift_unit:shift_unit_0.a[22]
a[23] => add_sub:add_sub_0.a[23]
a[23] => logic_unit:logic_unit_0.a[23]
a[23] => shift_unit:shift_unit_0.a[23]
a[24] => add_sub:add_sub_0.a[24]
a[24] => logic_unit:logic_unit_0.a[24]
a[24] => shift_unit:shift_unit_0.a[24]
a[25] => add_sub:add_sub_0.a[25]
a[25] => logic_unit:logic_unit_0.a[25]
a[25] => shift_unit:shift_unit_0.a[25]
a[26] => add_sub:add_sub_0.a[26]
a[26] => logic_unit:logic_unit_0.a[26]
a[26] => shift_unit:shift_unit_0.a[26]
a[27] => add_sub:add_sub_0.a[27]
a[27] => logic_unit:logic_unit_0.a[27]
a[27] => shift_unit:shift_unit_0.a[27]
a[28] => add_sub:add_sub_0.a[28]
a[28] => logic_unit:logic_unit_0.a[28]
a[28] => shift_unit:shift_unit_0.a[28]
a[29] => add_sub:add_sub_0.a[29]
a[29] => logic_unit:logic_unit_0.a[29]
a[29] => shift_unit:shift_unit_0.a[29]
a[30] => add_sub:add_sub_0.a[30]
a[30] => logic_unit:logic_unit_0.a[30]
a[30] => shift_unit:shift_unit_0.a[30]
a[31] => add_sub:add_sub_0.a[31]
a[31] => comparator:comparator_0.a_31
a[31] => logic_unit:logic_unit_0.a[31]
a[31] => shift_unit:shift_unit_0.a[31]
b[0] => add_sub:add_sub_0.b[0]
b[0] => logic_unit:logic_unit_0.b[0]
b[0] => shift_unit:shift_unit_0.b[0]
b[1] => add_sub:add_sub_0.b[1]
b[1] => logic_unit:logic_unit_0.b[1]
b[1] => shift_unit:shift_unit_0.b[1]
b[2] => add_sub:add_sub_0.b[2]
b[2] => logic_unit:logic_unit_0.b[2]
b[2] => shift_unit:shift_unit_0.b[2]
b[3] => add_sub:add_sub_0.b[3]
b[3] => logic_unit:logic_unit_0.b[3]
b[3] => shift_unit:shift_unit_0.b[3]
b[4] => add_sub:add_sub_0.b[4]
b[4] => logic_unit:logic_unit_0.b[4]
b[4] => shift_unit:shift_unit_0.b[4]
b[5] => add_sub:add_sub_0.b[5]
b[5] => logic_unit:logic_unit_0.b[5]
b[6] => add_sub:add_sub_0.b[6]
b[6] => logic_unit:logic_unit_0.b[6]
b[7] => add_sub:add_sub_0.b[7]
b[7] => logic_unit:logic_unit_0.b[7]
b[8] => add_sub:add_sub_0.b[8]
b[8] => logic_unit:logic_unit_0.b[8]
b[9] => add_sub:add_sub_0.b[9]
b[9] => logic_unit:logic_unit_0.b[9]
b[10] => add_sub:add_sub_0.b[10]
b[10] => logic_unit:logic_unit_0.b[10]
b[11] => add_sub:add_sub_0.b[11]
b[11] => logic_unit:logic_unit_0.b[11]
b[12] => add_sub:add_sub_0.b[12]
b[12] => logic_unit:logic_unit_0.b[12]
b[13] => add_sub:add_sub_0.b[13]
b[13] => logic_unit:logic_unit_0.b[13]
b[14] => add_sub:add_sub_0.b[14]
b[14] => logic_unit:logic_unit_0.b[14]
b[15] => add_sub:add_sub_0.b[15]
b[15] => logic_unit:logic_unit_0.b[15]
b[16] => add_sub:add_sub_0.b[16]
b[16] => logic_unit:logic_unit_0.b[16]
b[17] => add_sub:add_sub_0.b[17]
b[17] => logic_unit:logic_unit_0.b[17]
b[18] => add_sub:add_sub_0.b[18]
b[18] => logic_unit:logic_unit_0.b[18]
b[19] => add_sub:add_sub_0.b[19]
b[19] => logic_unit:logic_unit_0.b[19]
b[20] => add_sub:add_sub_0.b[20]
b[20] => logic_unit:logic_unit_0.b[20]
b[21] => add_sub:add_sub_0.b[21]
b[21] => logic_unit:logic_unit_0.b[21]
b[22] => add_sub:add_sub_0.b[22]
b[22] => logic_unit:logic_unit_0.b[22]
b[23] => add_sub:add_sub_0.b[23]
b[23] => logic_unit:logic_unit_0.b[23]
b[24] => add_sub:add_sub_0.b[24]
b[24] => logic_unit:logic_unit_0.b[24]
b[25] => add_sub:add_sub_0.b[25]
b[25] => logic_unit:logic_unit_0.b[25]
b[26] => add_sub:add_sub_0.b[26]
b[26] => logic_unit:logic_unit_0.b[26]
b[27] => add_sub:add_sub_0.b[27]
b[27] => logic_unit:logic_unit_0.b[27]
b[28] => add_sub:add_sub_0.b[28]
b[28] => logic_unit:logic_unit_0.b[28]
b[29] => add_sub:add_sub_0.b[29]
b[29] => logic_unit:logic_unit_0.b[29]
b[30] => add_sub:add_sub_0.b[30]
b[30] => logic_unit:logic_unit_0.b[30]
b[31] => add_sub:add_sub_0.b[31]
b[31] => comparator:comparator_0.b_31
b[31] => logic_unit:logic_unit_0.b[31]


|FPGA4U_DE0|FPGA4U:inst|CPU:inst|ALU:alu_0|multiplexer:multiplexer_0
i0[0] => Mux31.IN0
i0[1] => Mux30.IN0
i0[2] => Mux29.IN0
i0[3] => Mux28.IN0
i0[4] => Mux27.IN0
i0[5] => Mux26.IN0
i0[6] => Mux25.IN0
i0[7] => Mux24.IN0
i0[8] => Mux23.IN0
i0[9] => Mux22.IN0
i0[10] => Mux21.IN0
i0[11] => Mux20.IN0
i0[12] => Mux19.IN0
i0[13] => Mux18.IN0
i0[14] => Mux17.IN0
i0[15] => Mux16.IN0
i0[16] => Mux15.IN0
i0[17] => Mux14.IN0
i0[18] => Mux13.IN0
i0[19] => Mux12.IN0
i0[20] => Mux11.IN0
i0[21] => Mux10.IN0
i0[22] => Mux9.IN0
i0[23] => Mux8.IN0
i0[24] => Mux7.IN0
i0[25] => Mux6.IN0
i0[26] => Mux5.IN0
i0[27] => Mux4.IN0
i0[28] => Mux3.IN0
i0[29] => Mux2.IN0
i0[30] => Mux1.IN0
i0[31] => Mux0.IN0
i1[0] => Mux31.IN1
i1[1] => Mux30.IN1
i1[2] => Mux29.IN1
i1[3] => Mux28.IN1
i1[4] => Mux27.IN1
i1[5] => Mux26.IN1
i1[6] => Mux25.IN1
i1[7] => Mux24.IN1
i1[8] => Mux23.IN1
i1[9] => Mux22.IN1
i1[10] => Mux21.IN1
i1[11] => Mux20.IN1
i1[12] => Mux19.IN1
i1[13] => Mux18.IN1
i1[14] => Mux17.IN1
i1[15] => Mux16.IN1
i1[16] => Mux15.IN1
i1[17] => Mux14.IN1
i1[18] => Mux13.IN1
i1[19] => Mux12.IN1
i1[20] => Mux11.IN1
i1[21] => Mux10.IN1
i1[22] => Mux9.IN1
i1[23] => Mux8.IN1
i1[24] => Mux7.IN1
i1[25] => Mux6.IN1
i1[26] => Mux5.IN1
i1[27] => Mux4.IN1
i1[28] => Mux3.IN1
i1[29] => Mux2.IN1
i1[30] => Mux1.IN1
i1[31] => Mux0.IN1
i2[0] => Mux31.IN2
i2[1] => Mux30.IN2
i2[2] => Mux29.IN2
i2[3] => Mux28.IN2
i2[4] => Mux27.IN2
i2[5] => Mux26.IN2
i2[6] => Mux25.IN2
i2[7] => Mux24.IN2
i2[8] => Mux23.IN2
i2[9] => Mux22.IN2
i2[10] => Mux21.IN2
i2[11] => Mux20.IN2
i2[12] => Mux19.IN2
i2[13] => Mux18.IN2
i2[14] => Mux17.IN2
i2[15] => Mux16.IN2
i2[16] => Mux15.IN2
i2[17] => Mux14.IN2
i2[18] => Mux13.IN2
i2[19] => Mux12.IN2
i2[20] => Mux11.IN2
i2[21] => Mux10.IN2
i2[22] => Mux9.IN2
i2[23] => Mux8.IN2
i2[24] => Mux7.IN2
i2[25] => Mux6.IN2
i2[26] => Mux5.IN2
i2[27] => Mux4.IN2
i2[28] => Mux3.IN2
i2[29] => Mux2.IN2
i2[30] => Mux1.IN2
i2[31] => Mux0.IN2
i3[0] => Mux31.IN3
i3[1] => Mux30.IN3
i3[2] => Mux29.IN3
i3[3] => Mux28.IN3
i3[4] => Mux27.IN3
i3[5] => Mux26.IN3
i3[6] => Mux25.IN3
i3[7] => Mux24.IN3
i3[8] => Mux23.IN3
i3[9] => Mux22.IN3
i3[10] => Mux21.IN3
i3[11] => Mux20.IN3
i3[12] => Mux19.IN3
i3[13] => Mux18.IN3
i3[14] => Mux17.IN3
i3[15] => Mux16.IN3
i3[16] => Mux15.IN3
i3[17] => Mux14.IN3
i3[18] => Mux13.IN3
i3[19] => Mux12.IN3
i3[20] => Mux11.IN3
i3[21] => Mux10.IN3
i3[22] => Mux9.IN3
i3[23] => Mux8.IN3
i3[24] => Mux7.IN3
i3[25] => Mux6.IN3
i3[26] => Mux5.IN3
i3[27] => Mux4.IN3
i3[28] => Mux3.IN3
i3[29] => Mux2.IN3
i3[30] => Mux1.IN3
i3[31] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
o[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA4U_DE0|FPGA4U:inst|CPU:inst|ALU:alu_0|add_sub:add_sub_0
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => b_s[0].IN0
b[1] => b_s[1].IN0
b[2] => b_s[2].IN0
b[3] => b_s[3].IN0
b[4] => b_s[4].IN0
b[5] => b_s[5].IN0
b[6] => b_s[6].IN0
b[7] => b_s[7].IN0
b[8] => b_s[8].IN0
b[9] => b_s[9].IN0
b[10] => b_s[10].IN0
b[11] => b_s[11].IN0
b[12] => b_s[12].IN0
b[13] => b_s[13].IN0
b[14] => b_s[14].IN0
b[15] => b_s[15].IN0
b[16] => b_s[16].IN0
b[17] => b_s[17].IN0
b[18] => b_s[18].IN0
b[19] => b_s[19].IN0
b[20] => b_s[20].IN0
b[21] => b_s[21].IN0
b[22] => b_s[22].IN0
b[23] => b_s[23].IN0
b[24] => b_s[24].IN0
b[25] => b_s[25].IN0
b[26] => b_s[26].IN0
b[27] => b_s[27].IN0
b[28] => b_s[28].IN0
b[29] => b_s[29].IN0
b[30] => b_s[30].IN0
b[31] => b_s[31].IN0
sub_mode => b_s[0].IN1
sub_mode => b_s[1].IN1
sub_mode => b_s[2].IN1
sub_mode => b_s[3].IN1
sub_mode => b_s[4].IN1
sub_mode => b_s[5].IN1
sub_mode => b_s[6].IN1
sub_mode => b_s[7].IN1
sub_mode => b_s[8].IN1
sub_mode => b_s[9].IN1
sub_mode => b_s[10].IN1
sub_mode => b_s[11].IN1
sub_mode => b_s[12].IN1
sub_mode => b_s[13].IN1
sub_mode => b_s[14].IN1
sub_mode => b_s[15].IN1
sub_mode => b_s[16].IN1
sub_mode => b_s[17].IN1
sub_mode => b_s[18].IN1
sub_mode => b_s[19].IN1
sub_mode => b_s[20].IN1
sub_mode => b_s[21].IN1
sub_mode => b_s[22].IN1
sub_mode => b_s[23].IN1
sub_mode => b_s[24].IN1
sub_mode => b_s[25].IN1
sub_mode => b_s[26].IN1
sub_mode => b_s[27].IN1
sub_mode => b_s[28].IN1
sub_mode => b_s[29].IN1
sub_mode => b_s[30].IN1
sub_mode => b_s[31].IN1
sub_mode => Add1.IN66
carry <= Add1.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
r[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|FPGA4U_DE0|FPGA4U:inst|CPU:inst|ALU:alu_0|comparator:comparator_0
a_31 => r.IN0
a_31 => r.IN0
a_31 => r.IN0
b_31 => r.IN1
b_31 => r.IN1
b_31 => r.IN1
diff_31 => r.IN1
diff_31 => r.IN1
carry => Mux0.IN4
carry => Mux0.IN3
zero => Mux0.IN5
zero => Mux0.IN6
zero => Mux0.IN7
zero => Mux0.IN2
op[0] => Mux0.IN10
op[1] => Mux0.IN9
op[2] => Mux0.IN8
r <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA4U_DE0|FPGA4U:inst|CPU:inst|ALU:alu_0|logic_unit:logic_unit_0
a[0] => r.IN0
a[0] => r.IN0
a[0] => r.IN0
a[0] => r.IN0
a[1] => r.IN0
a[1] => r.IN0
a[1] => r.IN0
a[1] => r.IN0
a[2] => r.IN0
a[2] => r.IN0
a[2] => r.IN0
a[2] => r.IN0
a[3] => r.IN0
a[3] => r.IN0
a[3] => r.IN0
a[3] => r.IN0
a[4] => r.IN0
a[4] => r.IN0
a[4] => r.IN0
a[4] => r.IN0
a[5] => r.IN0
a[5] => r.IN0
a[5] => r.IN0
a[5] => r.IN0
a[6] => r.IN0
a[6] => r.IN0
a[6] => r.IN0
a[6] => r.IN0
a[7] => r.IN0
a[7] => r.IN0
a[7] => r.IN0
a[7] => r.IN0
a[8] => r.IN0
a[8] => r.IN0
a[8] => r.IN0
a[8] => r.IN0
a[9] => r.IN0
a[9] => r.IN0
a[9] => r.IN0
a[9] => r.IN0
a[10] => r.IN0
a[10] => r.IN0
a[10] => r.IN0
a[10] => r.IN0
a[11] => r.IN0
a[11] => r.IN0
a[11] => r.IN0
a[11] => r.IN0
a[12] => r.IN0
a[12] => r.IN0
a[12] => r.IN0
a[12] => r.IN0
a[13] => r.IN0
a[13] => r.IN0
a[13] => r.IN0
a[13] => r.IN0
a[14] => r.IN0
a[14] => r.IN0
a[14] => r.IN0
a[14] => r.IN0
a[15] => r.IN0
a[15] => r.IN0
a[15] => r.IN0
a[15] => r.IN0
a[16] => r.IN0
a[16] => r.IN0
a[16] => r.IN0
a[16] => r.IN0
a[17] => r.IN0
a[17] => r.IN0
a[17] => r.IN0
a[17] => r.IN0
a[18] => r.IN0
a[18] => r.IN0
a[18] => r.IN0
a[18] => r.IN0
a[19] => r.IN0
a[19] => r.IN0
a[19] => r.IN0
a[19] => r.IN0
a[20] => r.IN0
a[20] => r.IN0
a[20] => r.IN0
a[20] => r.IN0
a[21] => r.IN0
a[21] => r.IN0
a[21] => r.IN0
a[21] => r.IN0
a[22] => r.IN0
a[22] => r.IN0
a[22] => r.IN0
a[22] => r.IN0
a[23] => r.IN0
a[23] => r.IN0
a[23] => r.IN0
a[23] => r.IN0
a[24] => r.IN0
a[24] => r.IN0
a[24] => r.IN0
a[24] => r.IN0
a[25] => r.IN0
a[25] => r.IN0
a[25] => r.IN0
a[25] => r.IN0
a[26] => r.IN0
a[26] => r.IN0
a[26] => r.IN0
a[26] => r.IN0
a[27] => r.IN0
a[27] => r.IN0
a[27] => r.IN0
a[27] => r.IN0
a[28] => r.IN0
a[28] => r.IN0
a[28] => r.IN0
a[28] => r.IN0
a[29] => r.IN0
a[29] => r.IN0
a[29] => r.IN0
a[29] => r.IN0
a[30] => r.IN0
a[30] => r.IN0
a[30] => r.IN0
a[30] => r.IN0
a[31] => r.IN0
a[31] => r.IN0
a[31] => r.IN0
a[31] => r.IN0
b[0] => r.IN1
b[0] => r.IN1
b[0] => r.IN1
b[0] => r.IN1
b[1] => r.IN1
b[1] => r.IN1
b[1] => r.IN1
b[1] => r.IN1
b[2] => r.IN1
b[2] => r.IN1
b[2] => r.IN1
b[2] => r.IN1
b[3] => r.IN1
b[3] => r.IN1
b[3] => r.IN1
b[3] => r.IN1
b[4] => r.IN1
b[4] => r.IN1
b[4] => r.IN1
b[4] => r.IN1
b[5] => r.IN1
b[5] => r.IN1
b[5] => r.IN1
b[5] => r.IN1
b[6] => r.IN1
b[6] => r.IN1
b[6] => r.IN1
b[6] => r.IN1
b[7] => r.IN1
b[7] => r.IN1
b[7] => r.IN1
b[7] => r.IN1
b[8] => r.IN1
b[8] => r.IN1
b[8] => r.IN1
b[8] => r.IN1
b[9] => r.IN1
b[9] => r.IN1
b[9] => r.IN1
b[9] => r.IN1
b[10] => r.IN1
b[10] => r.IN1
b[10] => r.IN1
b[10] => r.IN1
b[11] => r.IN1
b[11] => r.IN1
b[11] => r.IN1
b[11] => r.IN1
b[12] => r.IN1
b[12] => r.IN1
b[12] => r.IN1
b[12] => r.IN1
b[13] => r.IN1
b[13] => r.IN1
b[13] => r.IN1
b[13] => r.IN1
b[14] => r.IN1
b[14] => r.IN1
b[14] => r.IN1
b[14] => r.IN1
b[15] => r.IN1
b[15] => r.IN1
b[15] => r.IN1
b[15] => r.IN1
b[16] => r.IN1
b[16] => r.IN1
b[16] => r.IN1
b[16] => r.IN1
b[17] => r.IN1
b[17] => r.IN1
b[17] => r.IN1
b[17] => r.IN1
b[18] => r.IN1
b[18] => r.IN1
b[18] => r.IN1
b[18] => r.IN1
b[19] => r.IN1
b[19] => r.IN1
b[19] => r.IN1
b[19] => r.IN1
b[20] => r.IN1
b[20] => r.IN1
b[20] => r.IN1
b[20] => r.IN1
b[21] => r.IN1
b[21] => r.IN1
b[21] => r.IN1
b[21] => r.IN1
b[22] => r.IN1
b[22] => r.IN1
b[22] => r.IN1
b[22] => r.IN1
b[23] => r.IN1
b[23] => r.IN1
b[23] => r.IN1
b[23] => r.IN1
b[24] => r.IN1
b[24] => r.IN1
b[24] => r.IN1
b[24] => r.IN1
b[25] => r.IN1
b[25] => r.IN1
b[25] => r.IN1
b[25] => r.IN1
b[26] => r.IN1
b[26] => r.IN1
b[26] => r.IN1
b[26] => r.IN1
b[27] => r.IN1
b[27] => r.IN1
b[27] => r.IN1
b[27] => r.IN1
b[28] => r.IN1
b[28] => r.IN1
b[28] => r.IN1
b[28] => r.IN1
b[29] => r.IN1
b[29] => r.IN1
b[29] => r.IN1
b[29] => r.IN1
b[30] => r.IN1
b[30] => r.IN1
b[30] => r.IN1
b[30] => r.IN1
b[31] => r.IN1
b[31] => r.IN1
b[31] => r.IN1
b[31] => r.IN1
op[0] => Mux0.IN5
op[0] => Mux1.IN5
op[0] => Mux2.IN5
op[0] => Mux3.IN5
op[0] => Mux4.IN5
op[0] => Mux5.IN5
op[0] => Mux6.IN5
op[0] => Mux7.IN5
op[0] => Mux8.IN5
op[0] => Mux9.IN5
op[0] => Mux10.IN5
op[0] => Mux11.IN5
op[0] => Mux12.IN5
op[0] => Mux13.IN5
op[0] => Mux14.IN5
op[0] => Mux15.IN5
op[0] => Mux16.IN5
op[0] => Mux17.IN5
op[0] => Mux18.IN5
op[0] => Mux19.IN5
op[0] => Mux20.IN5
op[0] => Mux21.IN5
op[0] => Mux22.IN5
op[0] => Mux23.IN5
op[0] => Mux24.IN5
op[0] => Mux25.IN5
op[0] => Mux26.IN5
op[0] => Mux27.IN5
op[0] => Mux28.IN5
op[0] => Mux29.IN5
op[0] => Mux30.IN5
op[0] => Mux31.IN5
op[1] => Mux0.IN4
op[1] => Mux1.IN4
op[1] => Mux2.IN4
op[1] => Mux3.IN4
op[1] => Mux4.IN4
op[1] => Mux5.IN4
op[1] => Mux6.IN4
op[1] => Mux7.IN4
op[1] => Mux8.IN4
op[1] => Mux9.IN4
op[1] => Mux10.IN4
op[1] => Mux11.IN4
op[1] => Mux12.IN4
op[1] => Mux13.IN4
op[1] => Mux14.IN4
op[1] => Mux15.IN4
op[1] => Mux16.IN4
op[1] => Mux17.IN4
op[1] => Mux18.IN4
op[1] => Mux19.IN4
op[1] => Mux20.IN4
op[1] => Mux21.IN4
op[1] => Mux22.IN4
op[1] => Mux23.IN4
op[1] => Mux24.IN4
op[1] => Mux25.IN4
op[1] => Mux26.IN4
op[1] => Mux27.IN4
op[1] => Mux28.IN4
op[1] => Mux29.IN4
op[1] => Mux30.IN4
op[1] => Mux31.IN4
r[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA4U_DE0|FPGA4U:inst|CPU:inst|ALU:alu_0|shift_unit:shift_unit_0
a[0] => v.DATAB
a[0] => v.DATAA
a[0] => v.DATAA
a[0] => v.DATAB
a[0] => v.DATAA
a[1] => v.DATAB
a[1] => v.DATAA
a[1] => v.DATAA
a[1] => v.DATAB
a[1] => v.DATAB
a[1] => v.DATAA
a[2] => v.DATAB
a[2] => v.DATAA
a[2] => v.DATAA
a[2] => v.DATAB
a[2] => v.DATAB
a[2] => v.DATAA
a[3] => v.DATAB
a[3] => v.DATAA
a[3] => v.DATAA
a[3] => v.DATAB
a[3] => v.DATAB
a[3] => v.DATAA
a[4] => v.DATAB
a[4] => v.DATAA
a[4] => v.DATAA
a[4] => v.DATAB
a[4] => v.DATAB
a[4] => v.DATAA
a[5] => v.DATAB
a[5] => v.DATAA
a[5] => v.DATAA
a[5] => v.DATAB
a[5] => v.DATAB
a[5] => v.DATAA
a[6] => v.DATAB
a[6] => v.DATAA
a[6] => v.DATAA
a[6] => v.DATAB
a[6] => v.DATAB
a[6] => v.DATAA
a[7] => v.DATAB
a[7] => v.DATAA
a[7] => v.DATAA
a[7] => v.DATAB
a[7] => v.DATAB
a[7] => v.DATAA
a[8] => v.DATAB
a[8] => v.DATAA
a[8] => v.DATAA
a[8] => v.DATAB
a[8] => v.DATAB
a[8] => v.DATAA
a[9] => v.DATAB
a[9] => v.DATAA
a[9] => v.DATAA
a[9] => v.DATAB
a[9] => v.DATAB
a[9] => v.DATAA
a[10] => v.DATAB
a[10] => v.DATAA
a[10] => v.DATAA
a[10] => v.DATAB
a[10] => v.DATAB
a[10] => v.DATAA
a[11] => v.DATAB
a[11] => v.DATAA
a[11] => v.DATAA
a[11] => v.DATAB
a[11] => v.DATAB
a[11] => v.DATAA
a[12] => v.DATAB
a[12] => v.DATAA
a[12] => v.DATAA
a[12] => v.DATAB
a[12] => v.DATAB
a[12] => v.DATAA
a[13] => v.DATAB
a[13] => v.DATAA
a[13] => v.DATAA
a[13] => v.DATAB
a[13] => v.DATAB
a[13] => v.DATAA
a[14] => v.DATAB
a[14] => v.DATAA
a[14] => v.DATAA
a[14] => v.DATAB
a[14] => v.DATAB
a[14] => v.DATAA
a[15] => v.DATAB
a[15] => v.DATAA
a[15] => v.DATAA
a[15] => v.DATAB
a[15] => v.DATAB
a[15] => v.DATAA
a[16] => v.DATAB
a[16] => v.DATAA
a[16] => v.DATAA
a[16] => v.DATAB
a[16] => v.DATAB
a[16] => v.DATAA
a[17] => v.DATAB
a[17] => v.DATAA
a[17] => v.DATAA
a[17] => v.DATAB
a[17] => v.DATAB
a[17] => v.DATAA
a[18] => v.DATAB
a[18] => v.DATAA
a[18] => v.DATAA
a[18] => v.DATAB
a[18] => v.DATAB
a[18] => v.DATAA
a[19] => v.DATAB
a[19] => v.DATAA
a[19] => v.DATAA
a[19] => v.DATAB
a[19] => v.DATAB
a[19] => v.DATAA
a[20] => v.DATAB
a[20] => v.DATAA
a[20] => v.DATAA
a[20] => v.DATAB
a[20] => v.DATAB
a[20] => v.DATAA
a[21] => v.DATAB
a[21] => v.DATAA
a[21] => v.DATAA
a[21] => v.DATAB
a[21] => v.DATAB
a[21] => v.DATAA
a[22] => v.DATAB
a[22] => v.DATAA
a[22] => v.DATAA
a[22] => v.DATAB
a[22] => v.DATAB
a[22] => v.DATAA
a[23] => v.DATAB
a[23] => v.DATAA
a[23] => v.DATAA
a[23] => v.DATAB
a[23] => v.DATAB
a[23] => v.DATAA
a[24] => v.DATAB
a[24] => v.DATAA
a[24] => v.DATAA
a[24] => v.DATAB
a[24] => v.DATAB
a[24] => v.DATAA
a[25] => v.DATAB
a[25] => v.DATAA
a[25] => v.DATAA
a[25] => v.DATAB
a[25] => v.DATAB
a[25] => v.DATAA
a[26] => v.DATAB
a[26] => v.DATAA
a[26] => v.DATAA
a[26] => v.DATAB
a[26] => v.DATAB
a[26] => v.DATAA
a[27] => v.DATAB
a[27] => v.DATAA
a[27] => v.DATAA
a[27] => v.DATAB
a[27] => v.DATAB
a[27] => v.DATAA
a[28] => v.DATAB
a[28] => v.DATAA
a[28] => v.DATAA
a[28] => v.DATAB
a[28] => v.DATAB
a[28] => v.DATAA
a[29] => v.DATAB
a[29] => v.DATAA
a[29] => v.DATAA
a[29] => v.DATAB
a[29] => v.DATAB
a[29] => v.DATAA
a[30] => v.DATAB
a[30] => v.DATAA
a[30] => v.DATAA
a[30] => v.DATAB
a[30] => v.DATAB
a[30] => v.DATAA
a[31] => v.DATAA
a[31] => v.DATAB
a[31] => \srl_sra:sign.IN0
a[31] => v.DATAA
a[31] => v.DATAB
a[31] => v.DATAA
b[0] => b_s.IN0
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[0] => v.OUTPUTSELECT
b[1] => b_s.IN0
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[1] => v.OUTPUTSELECT
b[2] => b_s.IN0
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[2] => v.OUTPUTSELECT
b[3] => b_s.IN0
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[3] => v.OUTPUTSELECT
b[4] => b_s.IN0
b[4] => \srl_sra:v[31].OUTPUTSELECT
b[4] => \srl_sra:v[30].OUTPUTSELECT
b[4] => \srl_sra:v[29].OUTPUTSELECT
b[4] => \srl_sra:v[28].OUTPUTSELECT
b[4] => \srl_sra:v[27].OUTPUTSELECT
b[4] => \srl_sra:v[26].OUTPUTSELECT
b[4] => \srl_sra:v[25].OUTPUTSELECT
b[4] => \srl_sra:v[24].OUTPUTSELECT
b[4] => \srl_sra:v[23].OUTPUTSELECT
b[4] => \srl_sra:v[22].OUTPUTSELECT
b[4] => \srl_sra:v[21].OUTPUTSELECT
b[4] => \srl_sra:v[20].OUTPUTSELECT
b[4] => \srl_sra:v[19].OUTPUTSELECT
b[4] => \srl_sra:v[18].OUTPUTSELECT
b[4] => \srl_sra:v[17].OUTPUTSELECT
b[4] => \srl_sra:v[16].OUTPUTSELECT
b[4] => \srl_sra:v[15].OUTPUTSELECT
b[4] => \srl_sra:v[14].OUTPUTSELECT
b[4] => \srl_sra:v[13].OUTPUTSELECT
b[4] => \srl_sra:v[12].OUTPUTSELECT
b[4] => \srl_sra:v[11].OUTPUTSELECT
b[4] => \srl_sra:v[10].OUTPUTSELECT
b[4] => \srl_sra:v[9].OUTPUTSELECT
b[4] => \srl_sra:v[8].OUTPUTSELECT
b[4] => \srl_sra:v[7].OUTPUTSELECT
b[4] => \srl_sra:v[6].OUTPUTSELECT
b[4] => \srl_sra:v[5].OUTPUTSELECT
b[4] => \srl_sra:v[4].OUTPUTSELECT
b[4] => \srl_sra:v[3].OUTPUTSELECT
b[4] => \srl_sra:v[2].OUTPUTSELECT
b[4] => \srl_sra:v[1].OUTPUTSELECT
b[4] => \srl_sra:v[0].OUTPUTSELECT
b[4] => \sh_left:v[31].OUTPUTSELECT
b[4] => \sh_left:v[30].OUTPUTSELECT
b[4] => \sh_left:v[29].OUTPUTSELECT
b[4] => \sh_left:v[28].OUTPUTSELECT
b[4] => \sh_left:v[27].OUTPUTSELECT
b[4] => \sh_left:v[26].OUTPUTSELECT
b[4] => \sh_left:v[25].OUTPUTSELECT
b[4] => \sh_left:v[24].OUTPUTSELECT
b[4] => \sh_left:v[23].OUTPUTSELECT
b[4] => \sh_left:v[22].OUTPUTSELECT
b[4] => \sh_left:v[21].OUTPUTSELECT
b[4] => \sh_left:v[20].OUTPUTSELECT
b[4] => \sh_left:v[19].OUTPUTSELECT
b[4] => \sh_left:v[18].OUTPUTSELECT
b[4] => \sh_left:v[17].OUTPUTSELECT
b[4] => \sh_left:v[16].OUTPUTSELECT
b[4] => \sh_left:v[15].OUTPUTSELECT
b[4] => \sh_left:v[14].OUTPUTSELECT
b[4] => \sh_left:v[13].OUTPUTSELECT
b[4] => \sh_left:v[12].OUTPUTSELECT
b[4] => \sh_left:v[11].OUTPUTSELECT
b[4] => \sh_left:v[10].OUTPUTSELECT
b[4] => \sh_left:v[9].OUTPUTSELECT
b[4] => \sh_left:v[8].OUTPUTSELECT
b[4] => \sh_left:v[7].OUTPUTSELECT
b[4] => \sh_left:v[6].OUTPUTSELECT
b[4] => \sh_left:v[5].OUTPUTSELECT
b[4] => \sh_left:v[4].OUTPUTSELECT
b[4] => \sh_left:v[3].OUTPUTSELECT
b[4] => \sh_left:v[2].OUTPUTSELECT
b[4] => \sh_left:v[1].OUTPUTSELECT
b[4] => \sh_left:v[0].OUTPUTSELECT
op[0] => Mux0.IN1
op[0] => Mux1.IN1
op[0] => Mux2.IN1
op[0] => Mux3.IN1
op[0] => Mux4.IN1
op[0] => Mux5.IN1
op[0] => Mux6.IN1
op[0] => Mux7.IN1
op[0] => Mux8.IN1
op[0] => Mux9.IN1
op[0] => Mux10.IN1
op[0] => Mux11.IN1
op[0] => Mux12.IN1
op[0] => Mux13.IN1
op[0] => Mux14.IN1
op[0] => Mux15.IN1
op[0] => Mux16.IN1
op[0] => Mux17.IN1
op[0] => Mux18.IN1
op[0] => Mux19.IN1
op[0] => Mux20.IN1
op[0] => Mux21.IN1
op[0] => Mux22.IN1
op[0] => Mux23.IN1
op[0] => Mux24.IN1
op[0] => Mux25.IN1
op[0] => Mux26.IN1
op[0] => Mux27.IN1
op[0] => Mux28.IN1
op[0] => Mux29.IN1
op[0] => Mux30.IN1
op[0] => Mux31.IN1
op[0] => b_s.IN1
op[0] => b_s.IN1
op[0] => b_s.IN1
op[0] => b_s.IN1
op[0] => b_s.IN1
op[0] => Add0.IN10
op[1] => Mux0.IN0
op[1] => Mux1.IN0
op[1] => Mux2.IN0
op[1] => Mux3.IN0
op[1] => Mux4.IN0
op[1] => Mux5.IN0
op[1] => Mux6.IN0
op[1] => Mux7.IN0
op[1] => Mux8.IN0
op[1] => Mux9.IN0
op[1] => Mux10.IN0
op[1] => Mux11.IN0
op[1] => Mux12.IN0
op[1] => Mux13.IN0
op[1] => Mux14.IN0
op[1] => Mux15.IN0
op[1] => Mux16.IN0
op[1] => Mux17.IN0
op[1] => Mux18.IN0
op[1] => Mux19.IN0
op[1] => Mux20.IN0
op[1] => Mux21.IN0
op[1] => Mux22.IN0
op[1] => Mux23.IN0
op[1] => Mux24.IN0
op[1] => Mux25.IN0
op[1] => Mux26.IN0
op[1] => Mux27.IN0
op[1] => Mux28.IN0
op[1] => Mux29.IN0
op[1] => Mux30.IN0
op[1] => Mux31.IN0
op[2] => \srl_sra:sign.IN1
r[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA4U_DE0|FPGA4U:inst|CPU:inst|register_file:register_file_0
clk => reg_array~37.CLK
clk => reg_array~0.CLK
clk => reg_array~1.CLK
clk => reg_array~2.CLK
clk => reg_array~3.CLK
clk => reg_array~4.CLK
clk => reg_array~5.CLK
clk => reg_array~6.CLK
clk => reg_array~7.CLK
clk => reg_array~8.CLK
clk => reg_array~9.CLK
clk => reg_array~10.CLK
clk => reg_array~11.CLK
clk => reg_array~12.CLK
clk => reg_array~13.CLK
clk => reg_array~14.CLK
clk => reg_array~15.CLK
clk => reg_array~16.CLK
clk => reg_array~17.CLK
clk => reg_array~18.CLK
clk => reg_array~19.CLK
clk => reg_array~20.CLK
clk => reg_array~21.CLK
clk => reg_array~22.CLK
clk => reg_array~23.CLK
clk => reg_array~24.CLK
clk => reg_array~25.CLK
clk => reg_array~26.CLK
clk => reg_array~27.CLK
clk => reg_array~28.CLK
clk => reg_array~29.CLK
clk => reg_array~30.CLK
clk => reg_array~31.CLK
clk => reg_array~32.CLK
clk => reg_array~33.CLK
clk => reg_array~34.CLK
clk => reg_array~35.CLK
clk => reg_array~36.CLK
clk => reg_array.CLK0
aa[0] => reg_array.RADDR
aa[1] => reg_array.RADDR1
aa[2] => reg_array.RADDR2
aa[3] => reg_array.RADDR3
aa[4] => reg_array.RADDR4
ab[0] => reg_array.PORTBRADDR
ab[1] => reg_array.PORTBRADDR1
ab[2] => reg_array.PORTBRADDR2
ab[3] => reg_array.PORTBRADDR3
ab[4] => reg_array.PORTBRADDR4
aw[0] => Equal0.IN11
aw[0] => reg_array~4.DATAIN
aw[0] => reg_array.WADDR
aw[1] => Equal0.IN10
aw[1] => reg_array~3.DATAIN
aw[1] => reg_array.WADDR1
aw[2] => Equal0.IN9
aw[2] => reg_array~2.DATAIN
aw[2] => reg_array.WADDR2
aw[3] => Equal0.IN8
aw[3] => reg_array~1.DATAIN
aw[3] => reg_array.WADDR3
aw[4] => Equal0.IN7
aw[4] => reg_array~0.DATAIN
aw[4] => reg_array.WADDR4
wren => process_0.IN1
wrdata[0] => reg_array~36.DATAIN
wrdata[0] => reg_array.DATAIN
wrdata[1] => reg_array~35.DATAIN
wrdata[1] => reg_array.DATAIN1
wrdata[2] => reg_array~34.DATAIN
wrdata[2] => reg_array.DATAIN2
wrdata[3] => reg_array~33.DATAIN
wrdata[3] => reg_array.DATAIN3
wrdata[4] => reg_array~32.DATAIN
wrdata[4] => reg_array.DATAIN4
wrdata[5] => reg_array~31.DATAIN
wrdata[5] => reg_array.DATAIN5
wrdata[6] => reg_array~30.DATAIN
wrdata[6] => reg_array.DATAIN6
wrdata[7] => reg_array~29.DATAIN
wrdata[7] => reg_array.DATAIN7
wrdata[8] => reg_array~28.DATAIN
wrdata[8] => reg_array.DATAIN8
wrdata[9] => reg_array~27.DATAIN
wrdata[9] => reg_array.DATAIN9
wrdata[10] => reg_array~26.DATAIN
wrdata[10] => reg_array.DATAIN10
wrdata[11] => reg_array~25.DATAIN
wrdata[11] => reg_array.DATAIN11
wrdata[12] => reg_array~24.DATAIN
wrdata[12] => reg_array.DATAIN12
wrdata[13] => reg_array~23.DATAIN
wrdata[13] => reg_array.DATAIN13
wrdata[14] => reg_array~22.DATAIN
wrdata[14] => reg_array.DATAIN14
wrdata[15] => reg_array~21.DATAIN
wrdata[15] => reg_array.DATAIN15
wrdata[16] => reg_array~20.DATAIN
wrdata[16] => reg_array.DATAIN16
wrdata[17] => reg_array~19.DATAIN
wrdata[17] => reg_array.DATAIN17
wrdata[18] => reg_array~18.DATAIN
wrdata[18] => reg_array.DATAIN18
wrdata[19] => reg_array~17.DATAIN
wrdata[19] => reg_array.DATAIN19
wrdata[20] => reg_array~16.DATAIN
wrdata[20] => reg_array.DATAIN20
wrdata[21] => reg_array~15.DATAIN
wrdata[21] => reg_array.DATAIN21
wrdata[22] => reg_array~14.DATAIN
wrdata[22] => reg_array.DATAIN22
wrdata[23] => reg_array~13.DATAIN
wrdata[23] => reg_array.DATAIN23
wrdata[24] => reg_array~12.DATAIN
wrdata[24] => reg_array.DATAIN24
wrdata[25] => reg_array~11.DATAIN
wrdata[25] => reg_array.DATAIN25
wrdata[26] => reg_array~10.DATAIN
wrdata[26] => reg_array.DATAIN26
wrdata[27] => reg_array~9.DATAIN
wrdata[27] => reg_array.DATAIN27
wrdata[28] => reg_array~8.DATAIN
wrdata[28] => reg_array.DATAIN28
wrdata[29] => reg_array~7.DATAIN
wrdata[29] => reg_array.DATAIN29
wrdata[30] => reg_array~6.DATAIN
wrdata[30] => reg_array.DATAIN30
wrdata[31] => reg_array~5.DATAIN
wrdata[31] => reg_array.DATAIN31
a[0] <= reg_array.DATAOUT
a[1] <= reg_array.DATAOUT1
a[2] <= reg_array.DATAOUT2
a[3] <= reg_array.DATAOUT3
a[4] <= reg_array.DATAOUT4
a[5] <= reg_array.DATAOUT5
a[6] <= reg_array.DATAOUT6
a[7] <= reg_array.DATAOUT7
a[8] <= reg_array.DATAOUT8
a[9] <= reg_array.DATAOUT9
a[10] <= reg_array.DATAOUT10
a[11] <= reg_array.DATAOUT11
a[12] <= reg_array.DATAOUT12
a[13] <= reg_array.DATAOUT13
a[14] <= reg_array.DATAOUT14
a[15] <= reg_array.DATAOUT15
a[16] <= reg_array.DATAOUT16
a[17] <= reg_array.DATAOUT17
a[18] <= reg_array.DATAOUT18
a[19] <= reg_array.DATAOUT19
a[20] <= reg_array.DATAOUT20
a[21] <= reg_array.DATAOUT21
a[22] <= reg_array.DATAOUT22
a[23] <= reg_array.DATAOUT23
a[24] <= reg_array.DATAOUT24
a[25] <= reg_array.DATAOUT25
a[26] <= reg_array.DATAOUT26
a[27] <= reg_array.DATAOUT27
a[28] <= reg_array.DATAOUT28
a[29] <= reg_array.DATAOUT29
a[30] <= reg_array.DATAOUT30
a[31] <= reg_array.DATAOUT31
b[0] <= reg_array.PORTBDATAOUT
b[1] <= reg_array.PORTBDATAOUT1
b[2] <= reg_array.PORTBDATAOUT2
b[3] <= reg_array.PORTBDATAOUT3
b[4] <= reg_array.PORTBDATAOUT4
b[5] <= reg_array.PORTBDATAOUT5
b[6] <= reg_array.PORTBDATAOUT6
b[7] <= reg_array.PORTBDATAOUT7
b[8] <= reg_array.PORTBDATAOUT8
b[9] <= reg_array.PORTBDATAOUT9
b[10] <= reg_array.PORTBDATAOUT10
b[11] <= reg_array.PORTBDATAOUT11
b[12] <= reg_array.PORTBDATAOUT12
b[13] <= reg_array.PORTBDATAOUT13
b[14] <= reg_array.PORTBDATAOUT14
b[15] <= reg_array.PORTBDATAOUT15
b[16] <= reg_array.PORTBDATAOUT16
b[17] <= reg_array.PORTBDATAOUT17
b[18] <= reg_array.PORTBDATAOUT18
b[19] <= reg_array.PORTBDATAOUT19
b[20] <= reg_array.PORTBDATAOUT20
b[21] <= reg_array.PORTBDATAOUT21
b[22] <= reg_array.PORTBDATAOUT22
b[23] <= reg_array.PORTBDATAOUT23
b[24] <= reg_array.PORTBDATAOUT24
b[25] <= reg_array.PORTBDATAOUT25
b[26] <= reg_array.PORTBDATAOUT26
b[27] <= reg_array.PORTBDATAOUT27
b[28] <= reg_array.PORTBDATAOUT28
b[29] <= reg_array.PORTBDATAOUT29
b[30] <= reg_array.PORTBDATAOUT30
b[31] <= reg_array.PORTBDATAOUT31


|FPGA4U_DE0|FPGA4U:inst|CPU:inst|mux2x5:mux_aw
i0[0] => o.DATAB
i0[1] => o.DATAB
i0[2] => o.DATAB
i0[3] => o.DATAB
i0[4] => o.DATAB
i1[0] => o.DATAA
i1[1] => o.DATAA
i1[2] => o.DATAA
i1[3] => o.DATAA
i1[4] => o.DATAA
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE


|FPGA4U_DE0|FPGA4U:inst|CPU:inst|mux2x5:mux_ra
i0[0] => o.DATAB
i0[1] => o.DATAB
i0[2] => o.DATAB
i0[3] => o.DATAB
i0[4] => o.DATAB
i1[0] => o.DATAA
i1[1] => o.DATAA
i1[2] => o.DATAA
i1[3] => o.DATAA
i1[4] => o.DATAA
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE


|FPGA4U_DE0|FPGA4U:inst|CPU:inst|mux2x32:mux_data
i0[0] => o.DATAB
i0[1] => o.DATAB
i0[2] => o.DATAB
i0[3] => o.DATAB
i0[4] => o.DATAB
i0[5] => o.DATAB
i0[6] => o.DATAB
i0[7] => o.DATAB
i0[8] => o.DATAB
i0[9] => o.DATAB
i0[10] => o.DATAB
i0[11] => o.DATAB
i0[12] => o.DATAB
i0[13] => o.DATAB
i0[14] => o.DATAB
i0[15] => o.DATAB
i0[16] => o.DATAB
i0[17] => o.DATAB
i0[18] => o.DATAB
i0[19] => o.DATAB
i0[20] => o.DATAB
i0[21] => o.DATAB
i0[22] => o.DATAB
i0[23] => o.DATAB
i0[24] => o.DATAB
i0[25] => o.DATAB
i0[26] => o.DATAB
i0[27] => o.DATAB
i0[28] => o.DATAB
i0[29] => o.DATAB
i0[30] => o.DATAB
i0[31] => o.DATAB
i1[0] => o.DATAA
i1[1] => o.DATAA
i1[2] => o.DATAA
i1[3] => o.DATAA
i1[4] => o.DATAA
i1[5] => o.DATAA
i1[6] => o.DATAA
i1[7] => o.DATAA
i1[8] => o.DATAA
i1[9] => o.DATAA
i1[10] => o.DATAA
i1[11] => o.DATAA
i1[12] => o.DATAA
i1[13] => o.DATAA
i1[14] => o.DATAA
i1[15] => o.DATAA
i1[16] => o.DATAA
i1[17] => o.DATAA
i1[18] => o.DATAA
i1[19] => o.DATAA
i1[20] => o.DATAA
i1[21] => o.DATAA
i1[22] => o.DATAA
i1[23] => o.DATAA
i1[24] => o.DATAA
i1[25] => o.DATAA
i1[26] => o.DATAA
i1[27] => o.DATAA
i1[28] => o.DATAA
i1[29] => o.DATAA
i1[30] => o.DATAA
i1[31] => o.DATAA
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= o.DB_MAX_OUTPUT_PORT_TYPE


|FPGA4U_DE0|FPGA4U:inst|CPU:inst|mux2x32:mux_mem
i0[0] => o.DATAB
i0[1] => o.DATAB
i0[2] => o.DATAB
i0[3] => o.DATAB
i0[4] => o.DATAB
i0[5] => o.DATAB
i0[6] => o.DATAB
i0[7] => o.DATAB
i0[8] => o.DATAB
i0[9] => o.DATAB
i0[10] => o.DATAB
i0[11] => o.DATAB
i0[12] => o.DATAB
i0[13] => o.DATAB
i0[14] => o.DATAB
i0[15] => o.DATAB
i0[16] => o.DATAB
i0[17] => o.DATAB
i0[18] => o.DATAB
i0[19] => o.DATAB
i0[20] => o.DATAB
i0[21] => o.DATAB
i0[22] => o.DATAB
i0[23] => o.DATAB
i0[24] => o.DATAB
i0[25] => o.DATAB
i0[26] => o.DATAB
i0[27] => o.DATAB
i0[28] => o.DATAB
i0[29] => o.DATAB
i0[30] => o.DATAB
i0[31] => o.DATAB
i1[0] => o.DATAA
i1[1] => o.DATAA
i1[2] => o.DATAA
i1[3] => o.DATAA
i1[4] => o.DATAA
i1[5] => o.DATAA
i1[6] => o.DATAA
i1[7] => o.DATAA
i1[8] => o.DATAA
i1[9] => o.DATAA
i1[10] => o.DATAA
i1[11] => o.DATAA
i1[12] => o.DATAA
i1[13] => o.DATAA
i1[14] => o.DATAA
i1[15] => o.DATAA
i1[16] => o.DATAA
i1[17] => o.DATAA
i1[18] => o.DATAA
i1[19] => o.DATAA
i1[20] => o.DATAA
i1[21] => o.DATAA
i1[22] => o.DATAA
i1[23] => o.DATAA
i1[24] => o.DATAA
i1[25] => o.DATAA
i1[26] => o.DATAA
i1[27] => o.DATAA
i1[28] => o.DATAA
i1[29] => o.DATAA
i1[30] => o.DATAA
i1[31] => o.DATAA
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= o.DB_MAX_OUTPUT_PORT_TYPE


|FPGA4U_DE0|FPGA4U:inst|CPU:inst|mux2x32:mux_b
i0[0] => o.DATAB
i0[1] => o.DATAB
i0[2] => o.DATAB
i0[3] => o.DATAB
i0[4] => o.DATAB
i0[5] => o.DATAB
i0[6] => o.DATAB
i0[7] => o.DATAB
i0[8] => o.DATAB
i0[9] => o.DATAB
i0[10] => o.DATAB
i0[11] => o.DATAB
i0[12] => o.DATAB
i0[13] => o.DATAB
i0[14] => o.DATAB
i0[15] => o.DATAB
i0[16] => o.DATAB
i0[17] => o.DATAB
i0[18] => o.DATAB
i0[19] => o.DATAB
i0[20] => o.DATAB
i0[21] => o.DATAB
i0[22] => o.DATAB
i0[23] => o.DATAB
i0[24] => o.DATAB
i0[25] => o.DATAB
i0[26] => o.DATAB
i0[27] => o.DATAB
i0[28] => o.DATAB
i0[29] => o.DATAB
i0[30] => o.DATAB
i0[31] => o.DATAB
i1[0] => o.DATAA
i1[1] => o.DATAA
i1[2] => o.DATAA
i1[3] => o.DATAA
i1[4] => o.DATAA
i1[5] => o.DATAA
i1[6] => o.DATAA
i1[7] => o.DATAA
i1[8] => o.DATAA
i1[9] => o.DATAA
i1[10] => o.DATAA
i1[11] => o.DATAA
i1[12] => o.DATAA
i1[13] => o.DATAA
i1[14] => o.DATAA
i1[15] => o.DATAA
i1[16] => o.DATAA
i1[17] => o.DATAA
i1[18] => o.DATAA
i1[19] => o.DATAA
i1[20] => o.DATAA
i1[21] => o.DATAA
i1[22] => o.DATAA
i1[23] => o.DATAA
i1[24] => o.DATAA
i1[25] => o.DATAA
i1[26] => o.DATAA
i1[27] => o.DATAA
i1[28] => o.DATAA
i1[29] => o.DATAA
i1[30] => o.DATAA
i1[31] => o.DATAA
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
sel => o.OUTPUTSELECT
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= o.DB_MAX_OUTPUT_PORT_TYPE


|FPGA4U_DE0|FPGA4U:inst|CPU:inst|extend:extend_0
imm16[0] => imm32[0].DATAIN
imm16[1] => imm32[1].DATAIN
imm16[2] => imm32[2].DATAIN
imm16[3] => imm32[3].DATAIN
imm16[4] => imm32[4].DATAIN
imm16[5] => imm32[5].DATAIN
imm16[6] => imm32[6].DATAIN
imm16[7] => imm32[7].DATAIN
imm16[8] => imm32[8].DATAIN
imm16[9] => imm32[9].DATAIN
imm16[10] => imm32[10].DATAIN
imm16[11] => imm32[11].DATAIN
imm16[12] => imm32[12].DATAIN
imm16[13] => imm32[13].DATAIN
imm16[14] => imm32[14].DATAIN
imm16[15] => imm32.DATAA
imm16[15] => imm32.DATAA
imm16[15] => imm32.DATAA
imm16[15] => imm32.DATAA
imm16[15] => imm32.DATAA
imm16[15] => imm32.DATAA
imm16[15] => imm32.DATAA
imm16[15] => imm32.DATAA
imm16[15] => imm32.DATAA
imm16[15] => imm32.DATAA
imm16[15] => imm32.DATAA
imm16[15] => imm32.DATAA
imm16[15] => imm32.DATAA
imm16[15] => imm32.DATAA
imm16[15] => imm32.DATAA
imm16[15] => imm32.DATAA
imm16[15] => imm32[15].DATAIN
signed => imm32.OUTPUTSELECT
signed => imm32.OUTPUTSELECT
signed => imm32.OUTPUTSELECT
signed => imm32.OUTPUTSELECT
signed => imm32.OUTPUTSELECT
signed => imm32.OUTPUTSELECT
signed => imm32.OUTPUTSELECT
signed => imm32.OUTPUTSELECT
signed => imm32.OUTPUTSELECT
signed => imm32.OUTPUTSELECT
signed => imm32.OUTPUTSELECT
signed => imm32.OUTPUTSELECT
signed => imm32.OUTPUTSELECT
signed => imm32.OUTPUTSELECT
signed => imm32.OUTPUTSELECT
signed => imm32.OUTPUTSELECT
imm32[0] <= imm16[0].DB_MAX_OUTPUT_PORT_TYPE
imm32[1] <= imm16[1].DB_MAX_OUTPUT_PORT_TYPE
imm32[2] <= imm16[2].DB_MAX_OUTPUT_PORT_TYPE
imm32[3] <= imm16[3].DB_MAX_OUTPUT_PORT_TYPE
imm32[4] <= imm16[4].DB_MAX_OUTPUT_PORT_TYPE
imm32[5] <= imm16[5].DB_MAX_OUTPUT_PORT_TYPE
imm32[6] <= imm16[6].DB_MAX_OUTPUT_PORT_TYPE
imm32[7] <= imm16[7].DB_MAX_OUTPUT_PORT_TYPE
imm32[8] <= imm16[8].DB_MAX_OUTPUT_PORT_TYPE
imm32[9] <= imm16[9].DB_MAX_OUTPUT_PORT_TYPE
imm32[10] <= imm16[10].DB_MAX_OUTPUT_PORT_TYPE
imm32[11] <= imm16[11].DB_MAX_OUTPUT_PORT_TYPE
imm32[12] <= imm16[12].DB_MAX_OUTPUT_PORT_TYPE
imm32[13] <= imm16[13].DB_MAX_OUTPUT_PORT_TYPE
imm32[14] <= imm16[14].DB_MAX_OUTPUT_PORT_TYPE
imm32[15] <= imm16[15].DB_MAX_OUTPUT_PORT_TYPE
imm32[16] <= imm32.DB_MAX_OUTPUT_PORT_TYPE
imm32[17] <= imm32.DB_MAX_OUTPUT_PORT_TYPE
imm32[18] <= imm32.DB_MAX_OUTPUT_PORT_TYPE
imm32[19] <= imm32.DB_MAX_OUTPUT_PORT_TYPE
imm32[20] <= imm32.DB_MAX_OUTPUT_PORT_TYPE
imm32[21] <= imm32.DB_MAX_OUTPUT_PORT_TYPE
imm32[22] <= imm32.DB_MAX_OUTPUT_PORT_TYPE
imm32[23] <= imm32.DB_MAX_OUTPUT_PORT_TYPE
imm32[24] <= imm32.DB_MAX_OUTPUT_PORT_TYPE
imm32[25] <= imm32.DB_MAX_OUTPUT_PORT_TYPE
imm32[26] <= imm32.DB_MAX_OUTPUT_PORT_TYPE
imm32[27] <= imm32.DB_MAX_OUTPUT_PORT_TYPE
imm32[28] <= imm32.DB_MAX_OUTPUT_PORT_TYPE
imm32[29] <= imm32.DB_MAX_OUTPUT_PORT_TYPE
imm32[30] <= imm32.DB_MAX_OUTPUT_PORT_TYPE
imm32[31] <= imm32.DB_MAX_OUTPUT_PORT_TYPE


|FPGA4U_DE0|FPGA4U:inst|ROM:ROM_0
clk => ROM_Block:rom_block_0.clock
clk => reg_read.CLK
cs => reg_read.IN0
read => reg_read.IN1
address[0] => ROM_Block:rom_block_0.address[0]
address[1] => ROM_Block:rom_block_0.address[1]
address[2] => ROM_Block:rom_block_0.address[2]
address[3] => ROM_Block:rom_block_0.address[3]
address[4] => ROM_Block:rom_block_0.address[4]
address[5] => ROM_Block:rom_block_0.address[5]
address[6] => ROM_Block:rom_block_0.address[6]
address[7] => ROM_Block:rom_block_0.address[7]
address[8] => ROM_Block:rom_block_0.address[8]
address[9] => ROM_Block:rom_block_0.address[9]
rddata[0] <= rddata[0].DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= rddata[1].DB_MAX_OUTPUT_PORT_TYPE
rddata[2] <= rddata[2].DB_MAX_OUTPUT_PORT_TYPE
rddata[3] <= rddata[3].DB_MAX_OUTPUT_PORT_TYPE
rddata[4] <= rddata[4].DB_MAX_OUTPUT_PORT_TYPE
rddata[5] <= rddata[5].DB_MAX_OUTPUT_PORT_TYPE
rddata[6] <= rddata[6].DB_MAX_OUTPUT_PORT_TYPE
rddata[7] <= rddata[7].DB_MAX_OUTPUT_PORT_TYPE
rddata[8] <= rddata[8].DB_MAX_OUTPUT_PORT_TYPE
rddata[9] <= rddata[9].DB_MAX_OUTPUT_PORT_TYPE
rddata[10] <= rddata[10].DB_MAX_OUTPUT_PORT_TYPE
rddata[11] <= rddata[11].DB_MAX_OUTPUT_PORT_TYPE
rddata[12] <= rddata[12].DB_MAX_OUTPUT_PORT_TYPE
rddata[13] <= rddata[13].DB_MAX_OUTPUT_PORT_TYPE
rddata[14] <= rddata[14].DB_MAX_OUTPUT_PORT_TYPE
rddata[15] <= rddata[15].DB_MAX_OUTPUT_PORT_TYPE
rddata[16] <= rddata[16].DB_MAX_OUTPUT_PORT_TYPE
rddata[17] <= rddata[17].DB_MAX_OUTPUT_PORT_TYPE
rddata[18] <= rddata[18].DB_MAX_OUTPUT_PORT_TYPE
rddata[19] <= rddata[19].DB_MAX_OUTPUT_PORT_TYPE
rddata[20] <= rddata[20].DB_MAX_OUTPUT_PORT_TYPE
rddata[21] <= rddata[21].DB_MAX_OUTPUT_PORT_TYPE
rddata[22] <= rddata[22].DB_MAX_OUTPUT_PORT_TYPE
rddata[23] <= rddata[23].DB_MAX_OUTPUT_PORT_TYPE
rddata[24] <= rddata[24].DB_MAX_OUTPUT_PORT_TYPE
rddata[25] <= rddata[25].DB_MAX_OUTPUT_PORT_TYPE
rddata[26] <= rddata[26].DB_MAX_OUTPUT_PORT_TYPE
rddata[27] <= rddata[27].DB_MAX_OUTPUT_PORT_TYPE
rddata[28] <= rddata[28].DB_MAX_OUTPUT_PORT_TYPE
rddata[29] <= rddata[29].DB_MAX_OUTPUT_PORT_TYPE
rddata[30] <= rddata[30].DB_MAX_OUTPUT_PORT_TYPE
rddata[31] <= rddata[31].DB_MAX_OUTPUT_PORT_TYPE


|FPGA4U_DE0|FPGA4U:inst|ROM:ROM_0|ROM_Block:rom_block_0
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|FPGA4U_DE0|FPGA4U:inst|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rna1:auto_generated.address_a[0]
address_a[1] => altsyncram_rna1:auto_generated.address_a[1]
address_a[2] => altsyncram_rna1:auto_generated.address_a[2]
address_a[3] => altsyncram_rna1:auto_generated.address_a[3]
address_a[4] => altsyncram_rna1:auto_generated.address_a[4]
address_a[5] => altsyncram_rna1:auto_generated.address_a[5]
address_a[6] => altsyncram_rna1:auto_generated.address_a[6]
address_a[7] => altsyncram_rna1:auto_generated.address_a[7]
address_a[8] => altsyncram_rna1:auto_generated.address_a[8]
address_a[9] => altsyncram_rna1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rna1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rna1:auto_generated.q_a[0]
q_a[1] <= altsyncram_rna1:auto_generated.q_a[1]
q_a[2] <= altsyncram_rna1:auto_generated.q_a[2]
q_a[3] <= altsyncram_rna1:auto_generated.q_a[3]
q_a[4] <= altsyncram_rna1:auto_generated.q_a[4]
q_a[5] <= altsyncram_rna1:auto_generated.q_a[5]
q_a[6] <= altsyncram_rna1:auto_generated.q_a[6]
q_a[7] <= altsyncram_rna1:auto_generated.q_a[7]
q_a[8] <= altsyncram_rna1:auto_generated.q_a[8]
q_a[9] <= altsyncram_rna1:auto_generated.q_a[9]
q_a[10] <= altsyncram_rna1:auto_generated.q_a[10]
q_a[11] <= altsyncram_rna1:auto_generated.q_a[11]
q_a[12] <= altsyncram_rna1:auto_generated.q_a[12]
q_a[13] <= altsyncram_rna1:auto_generated.q_a[13]
q_a[14] <= altsyncram_rna1:auto_generated.q_a[14]
q_a[15] <= altsyncram_rna1:auto_generated.q_a[15]
q_a[16] <= altsyncram_rna1:auto_generated.q_a[16]
q_a[17] <= altsyncram_rna1:auto_generated.q_a[17]
q_a[18] <= altsyncram_rna1:auto_generated.q_a[18]
q_a[19] <= altsyncram_rna1:auto_generated.q_a[19]
q_a[20] <= altsyncram_rna1:auto_generated.q_a[20]
q_a[21] <= altsyncram_rna1:auto_generated.q_a[21]
q_a[22] <= altsyncram_rna1:auto_generated.q_a[22]
q_a[23] <= altsyncram_rna1:auto_generated.q_a[23]
q_a[24] <= altsyncram_rna1:auto_generated.q_a[24]
q_a[25] <= altsyncram_rna1:auto_generated.q_a[25]
q_a[26] <= altsyncram_rna1:auto_generated.q_a[26]
q_a[27] <= altsyncram_rna1:auto_generated.q_a[27]
q_a[28] <= altsyncram_rna1:auto_generated.q_a[28]
q_a[29] <= altsyncram_rna1:auto_generated.q_a[29]
q_a[30] <= altsyncram_rna1:auto_generated.q_a[30]
q_a[31] <= altsyncram_rna1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FPGA4U_DE0|FPGA4U:inst|ROM:ROM_0|ROM_Block:rom_block_0|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|FPGA4U_DE0|FPGA4U:inst|RAM:RAM_0
clk => mem~42.CLK
clk => mem~0.CLK
clk => mem~1.CLK
clk => mem~2.CLK
clk => mem~3.CLK
clk => mem~4.CLK
clk => mem~5.CLK
clk => mem~6.CLK
clk => mem~7.CLK
clk => mem~8.CLK
clk => mem~9.CLK
clk => mem~10.CLK
clk => mem~11.CLK
clk => mem~12.CLK
clk => mem~13.CLK
clk => mem~14.CLK
clk => mem~15.CLK
clk => mem~16.CLK
clk => mem~17.CLK
clk => mem~18.CLK
clk => mem~19.CLK
clk => mem~20.CLK
clk => mem~21.CLK
clk => mem~22.CLK
clk => mem~23.CLK
clk => mem~24.CLK
clk => mem~25.CLK
clk => mem~26.CLK
clk => mem~27.CLK
clk => mem~28.CLK
clk => mem~29.CLK
clk => mem~30.CLK
clk => mem~31.CLK
clk => mem~32.CLK
clk => mem~33.CLK
clk => mem~34.CLK
clk => mem~35.CLK
clk => mem~36.CLK
clk => mem~37.CLK
clk => mem~38.CLK
clk => mem~39.CLK
clk => mem~40.CLK
clk => mem~41.CLK
clk => reg_address[0].CLK
clk => reg_address[1].CLK
clk => reg_address[2].CLK
clk => reg_address[3].CLK
clk => reg_address[4].CLK
clk => reg_address[5].CLK
clk => reg_address[6].CLK
clk => reg_address[7].CLK
clk => reg_address[8].CLK
clk => reg_address[9].CLK
clk => reg_read.CLK
clk => mem.CLK0
cs => reg_read.IN0
cs => process_2.IN0
read => reg_read.IN1
write => process_2.IN1
address[0] => mem~9.DATAIN
address[0] => reg_address[0].DATAIN
address[0] => mem.WADDR
address[1] => mem~8.DATAIN
address[1] => reg_address[1].DATAIN
address[1] => mem.WADDR1
address[2] => mem~7.DATAIN
address[2] => reg_address[2].DATAIN
address[2] => mem.WADDR2
address[3] => mem~6.DATAIN
address[3] => reg_address[3].DATAIN
address[3] => mem.WADDR3
address[4] => mem~5.DATAIN
address[4] => reg_address[4].DATAIN
address[4] => mem.WADDR4
address[5] => mem~4.DATAIN
address[5] => reg_address[5].DATAIN
address[5] => mem.WADDR5
address[6] => mem~3.DATAIN
address[6] => reg_address[6].DATAIN
address[6] => mem.WADDR6
address[7] => mem~2.DATAIN
address[7] => reg_address[7].DATAIN
address[7] => mem.WADDR7
address[8] => mem~1.DATAIN
address[8] => reg_address[8].DATAIN
address[8] => mem.WADDR8
address[9] => mem~0.DATAIN
address[9] => reg_address[9].DATAIN
address[9] => mem.WADDR9
wrdata[0] => mem~41.DATAIN
wrdata[0] => mem.DATAIN
wrdata[1] => mem~40.DATAIN
wrdata[1] => mem.DATAIN1
wrdata[2] => mem~39.DATAIN
wrdata[2] => mem.DATAIN2
wrdata[3] => mem~38.DATAIN
wrdata[3] => mem.DATAIN3
wrdata[4] => mem~37.DATAIN
wrdata[4] => mem.DATAIN4
wrdata[5] => mem~36.DATAIN
wrdata[5] => mem.DATAIN5
wrdata[6] => mem~35.DATAIN
wrdata[6] => mem.DATAIN6
wrdata[7] => mem~34.DATAIN
wrdata[7] => mem.DATAIN7
wrdata[8] => mem~33.DATAIN
wrdata[8] => mem.DATAIN8
wrdata[9] => mem~32.DATAIN
wrdata[9] => mem.DATAIN9
wrdata[10] => mem~31.DATAIN
wrdata[10] => mem.DATAIN10
wrdata[11] => mem~30.DATAIN
wrdata[11] => mem.DATAIN11
wrdata[12] => mem~29.DATAIN
wrdata[12] => mem.DATAIN12
wrdata[13] => mem~28.DATAIN
wrdata[13] => mem.DATAIN13
wrdata[14] => mem~27.DATAIN
wrdata[14] => mem.DATAIN14
wrdata[15] => mem~26.DATAIN
wrdata[15] => mem.DATAIN15
wrdata[16] => mem~25.DATAIN
wrdata[16] => mem.DATAIN16
wrdata[17] => mem~24.DATAIN
wrdata[17] => mem.DATAIN17
wrdata[18] => mem~23.DATAIN
wrdata[18] => mem.DATAIN18
wrdata[19] => mem~22.DATAIN
wrdata[19] => mem.DATAIN19
wrdata[20] => mem~21.DATAIN
wrdata[20] => mem.DATAIN20
wrdata[21] => mem~20.DATAIN
wrdata[21] => mem.DATAIN21
wrdata[22] => mem~19.DATAIN
wrdata[22] => mem.DATAIN22
wrdata[23] => mem~18.DATAIN
wrdata[23] => mem.DATAIN23
wrdata[24] => mem~17.DATAIN
wrdata[24] => mem.DATAIN24
wrdata[25] => mem~16.DATAIN
wrdata[25] => mem.DATAIN25
wrdata[26] => mem~15.DATAIN
wrdata[26] => mem.DATAIN26
wrdata[27] => mem~14.DATAIN
wrdata[27] => mem.DATAIN27
wrdata[28] => mem~13.DATAIN
wrdata[28] => mem.DATAIN28
wrdata[29] => mem~12.DATAIN
wrdata[29] => mem.DATAIN29
wrdata[30] => mem~11.DATAIN
wrdata[30] => mem.DATAIN30
wrdata[31] => mem~10.DATAIN
wrdata[31] => mem.DATAIN31
rddata[0] <= rddata[0].DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= rddata[1].DB_MAX_OUTPUT_PORT_TYPE
rddata[2] <= rddata[2].DB_MAX_OUTPUT_PORT_TYPE
rddata[3] <= rddata[3].DB_MAX_OUTPUT_PORT_TYPE
rddata[4] <= rddata[4].DB_MAX_OUTPUT_PORT_TYPE
rddata[5] <= rddata[5].DB_MAX_OUTPUT_PORT_TYPE
rddata[6] <= rddata[6].DB_MAX_OUTPUT_PORT_TYPE
rddata[7] <= rddata[7].DB_MAX_OUTPUT_PORT_TYPE
rddata[8] <= rddata[8].DB_MAX_OUTPUT_PORT_TYPE
rddata[9] <= rddata[9].DB_MAX_OUTPUT_PORT_TYPE
rddata[10] <= rddata[10].DB_MAX_OUTPUT_PORT_TYPE
rddata[11] <= rddata[11].DB_MAX_OUTPUT_PORT_TYPE
rddata[12] <= rddata[12].DB_MAX_OUTPUT_PORT_TYPE
rddata[13] <= rddata[13].DB_MAX_OUTPUT_PORT_TYPE
rddata[14] <= rddata[14].DB_MAX_OUTPUT_PORT_TYPE
rddata[15] <= rddata[15].DB_MAX_OUTPUT_PORT_TYPE
rddata[16] <= rddata[16].DB_MAX_OUTPUT_PORT_TYPE
rddata[17] <= rddata[17].DB_MAX_OUTPUT_PORT_TYPE
rddata[18] <= rddata[18].DB_MAX_OUTPUT_PORT_TYPE
rddata[19] <= rddata[19].DB_MAX_OUTPUT_PORT_TYPE
rddata[20] <= rddata[20].DB_MAX_OUTPUT_PORT_TYPE
rddata[21] <= rddata[21].DB_MAX_OUTPUT_PORT_TYPE
rddata[22] <= rddata[22].DB_MAX_OUTPUT_PORT_TYPE
rddata[23] <= rddata[23].DB_MAX_OUTPUT_PORT_TYPE
rddata[24] <= rddata[24].DB_MAX_OUTPUT_PORT_TYPE
rddata[25] <= rddata[25].DB_MAX_OUTPUT_PORT_TYPE
rddata[26] <= rddata[26].DB_MAX_OUTPUT_PORT_TYPE
rddata[27] <= rddata[27].DB_MAX_OUTPUT_PORT_TYPE
rddata[28] <= rddata[28].DB_MAX_OUTPUT_PORT_TYPE
rddata[29] <= rddata[29].DB_MAX_OUTPUT_PORT_TYPE
rddata[30] <= rddata[30].DB_MAX_OUTPUT_PORT_TYPE
rddata[31] <= rddata[31].DB_MAX_OUTPUT_PORT_TYPE


|FPGA4U_DE0|FPGA4U:inst|buttons:buttons_0
clk => edges[0].CLK
clk => edges[1].CLK
clk => edges[2].CLK
clk => edges[3].CLK
clk => buttons_reg[0].CLK
clk => buttons_reg[1].CLK
clk => buttons_reg[2].CLK
clk => buttons_reg[3].CLK
clk => read_reg.CLK
clk => address_reg.CLK
reset_n => buttons_reg[0].PRESET
reset_n => buttons_reg[1].PRESET
reset_n => buttons_reg[2].PRESET
reset_n => buttons_reg[3].PRESET
reset_n => read_reg.ACLR
reset_n => address_reg.ACLR
reset_n => edges[0].ACLR
reset_n => edges[1].ACLR
reset_n => edges[2].ACLR
reset_n => edges[3].ACLR
cs => read_reg.IN0
cs => process_2.IN0
read => read_reg.IN1
write => process_2.IN1
address => edges.OUTPUTSELECT
address => edges.OUTPUTSELECT
address => edges.OUTPUTSELECT
address => edges.OUTPUTSELECT
address => address_reg.DATAIN
wrdata[0] => ~NO_FANOUT~
wrdata[1] => ~NO_FANOUT~
wrdata[2] => ~NO_FANOUT~
wrdata[3] => ~NO_FANOUT~
wrdata[4] => ~NO_FANOUT~
wrdata[5] => ~NO_FANOUT~
wrdata[6] => ~NO_FANOUT~
wrdata[7] => ~NO_FANOUT~
wrdata[8] => ~NO_FANOUT~
wrdata[9] => ~NO_FANOUT~
wrdata[10] => ~NO_FANOUT~
wrdata[11] => ~NO_FANOUT~
wrdata[12] => ~NO_FANOUT~
wrdata[13] => ~NO_FANOUT~
wrdata[14] => ~NO_FANOUT~
wrdata[15] => ~NO_FANOUT~
wrdata[16] => ~NO_FANOUT~
wrdata[17] => ~NO_FANOUT~
wrdata[18] => ~NO_FANOUT~
wrdata[19] => ~NO_FANOUT~
wrdata[20] => ~NO_FANOUT~
wrdata[21] => ~NO_FANOUT~
wrdata[22] => ~NO_FANOUT~
wrdata[23] => ~NO_FANOUT~
wrdata[24] => ~NO_FANOUT~
wrdata[25] => ~NO_FANOUT~
wrdata[26] => ~NO_FANOUT~
wrdata[27] => ~NO_FANOUT~
wrdata[28] => ~NO_FANOUT~
wrdata[29] => ~NO_FANOUT~
wrdata[30] => ~NO_FANOUT~
wrdata[31] => ~NO_FANOUT~
rddata[0] <= rddata[0].DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= rddata[1].DB_MAX_OUTPUT_PORT_TYPE
rddata[2] <= rddata[2].DB_MAX_OUTPUT_PORT_TYPE
rddata[3] <= rddata[3].DB_MAX_OUTPUT_PORT_TYPE
rddata[4] <= rddata[4].DB_MAX_OUTPUT_PORT_TYPE
rddata[5] <= rddata[5].DB_MAX_OUTPUT_PORT_TYPE
rddata[6] <= rddata[6].DB_MAX_OUTPUT_PORT_TYPE
rddata[7] <= rddata[7].DB_MAX_OUTPUT_PORT_TYPE
rddata[8] <= rddata[8].DB_MAX_OUTPUT_PORT_TYPE
rddata[9] <= rddata[9].DB_MAX_OUTPUT_PORT_TYPE
rddata[10] <= rddata[10].DB_MAX_OUTPUT_PORT_TYPE
rddata[11] <= rddata[11].DB_MAX_OUTPUT_PORT_TYPE
rddata[12] <= rddata[12].DB_MAX_OUTPUT_PORT_TYPE
rddata[13] <= rddata[13].DB_MAX_OUTPUT_PORT_TYPE
rddata[14] <= rddata[14].DB_MAX_OUTPUT_PORT_TYPE
rddata[15] <= rddata[15].DB_MAX_OUTPUT_PORT_TYPE
rddata[16] <= rddata[16].DB_MAX_OUTPUT_PORT_TYPE
rddata[17] <= rddata[17].DB_MAX_OUTPUT_PORT_TYPE
rddata[18] <= rddata[18].DB_MAX_OUTPUT_PORT_TYPE
rddata[19] <= rddata[19].DB_MAX_OUTPUT_PORT_TYPE
rddata[20] <= rddata[20].DB_MAX_OUTPUT_PORT_TYPE
rddata[21] <= rddata[21].DB_MAX_OUTPUT_PORT_TYPE
rddata[22] <= rddata[22].DB_MAX_OUTPUT_PORT_TYPE
rddata[23] <= rddata[23].DB_MAX_OUTPUT_PORT_TYPE
rddata[24] <= rddata[24].DB_MAX_OUTPUT_PORT_TYPE
rddata[25] <= rddata[25].DB_MAX_OUTPUT_PORT_TYPE
rddata[26] <= rddata[26].DB_MAX_OUTPUT_PORT_TYPE
rddata[27] <= rddata[27].DB_MAX_OUTPUT_PORT_TYPE
rddata[28] <= rddata[28].DB_MAX_OUTPUT_PORT_TYPE
rddata[29] <= rddata[29].DB_MAX_OUTPUT_PORT_TYPE
rddata[30] <= rddata[30].DB_MAX_OUTPUT_PORT_TYPE
rddata[31] <= rddata[31].DB_MAX_OUTPUT_PORT_TYPE
buttons[0] => rddata.DATAB
buttons[0] => buttons_reg[0].DATAIN
buttons[0] => edges.IN1
buttons[1] => rddata.DATAB
buttons[1] => buttons_reg[1].DATAIN
buttons[1] => edges.IN1
buttons[2] => rddata.DATAB
buttons[2] => buttons_reg[2].DATAIN
buttons[2] => edges.IN1
buttons[3] => rddata.DATAB
buttons[3] => buttons_reg[3].DATAIN
buttons[3] => edges.IN1


