[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   5668       tick       3703307       1636930       1580919       3703307 
      2   5668       tick       5434915       2501979       2484395       5434915 
      3   5668       tick       5444190       2507227       2490268       5444190 
      4   5668       tick       5440245       2505848       2486980       5440245 
      5   5668       tick       5433518       2502299       2484700       5433518 
      6   5668       tick       5444099       2507103       2488158       5444099 
      7   5668       tick       5442990       2504311       2484582       5442990 
      8   5668       tick       5440196       2506404       2490205       5440196 
      9   5668       tick       5441764       2505188       2485117       5441764 
     10   5668       tick       5448873       2509775       2494035       5448873 
     11   5668       tick       5421572       2497594       2476574       5421572 
     12   5668       tick       5439645       2504471       2484504       5439645 
     13   5668       tick       5429807       2501623       2480991       5429807 
     14   5668       tick       5436979       2504578       2488163       5436979 
     15   5668       tick       5445461       2506234       2488427       5445461 
     16   5668       tick       5436702       2502706       2476007       5436702 
     17   5668       tick       5434413       2501268       2463719       5434413 
     18   5668       tick       5429676       2500563       2470985       5429676 
     19   5668       exit       1913799        880122        866986       1913799 
