read_verilog ../../common/mul.v
proc
write_json result.out
design -reset
read_json result.out
