
TESTLEDSADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a9c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000ed80  08007c24  08007c24  00017c24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080169a4  080169a4  00033f4c  2**0
                  CONTENTS
  4 .ARM          00000008  080169a4  080169a4  000269a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080169ac  080169ac  00033f4c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080169ac  080169ac  000269ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080169b0  080169b0  000269b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  080169b4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00003ecc  20000080  08016a34  00030080  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          0000fc94  20003f4c  0801a900  00033f4c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20013be0  0801a900  00043be0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00033f4c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000248aa  00000000  00000000  00033f7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00005b98  00000000  00000000  00058826  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    0000aeab  00000000  00000000  0005e3be  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 000012e0  00000000  00000000  00069270  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 000018b0  00000000  00000000  0006a550  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  00025348  00000000  00000000  0006be00  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_line   0001655e  00000000  00000000  00091148  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_str    000c3cd7  00000000  00000000  000a76a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .comment      000000f4  00000000  00000000  0016b37d  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00003a50  00000000  00000000  0016b474  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20003f4c 	.word	0x20003f4c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007c0c 	.word	0x08007c0c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20003f50 	.word	0x20003f50
 80001c4:	08007c0c 	.word	0x08007c0c

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2f>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a7c:	bf24      	itt	cs
 8000a7e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a82:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a86:	d90d      	bls.n	8000aa4 <__aeabi_d2f+0x30>
 8000a88:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a8c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a90:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a94:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a98:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a9c:	bf08      	it	eq
 8000a9e:	f020 0001 	biceq.w	r0, r0, #1
 8000aa2:	4770      	bx	lr
 8000aa4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aa8:	d121      	bne.n	8000aee <__aeabi_d2f+0x7a>
 8000aaa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aae:	bfbc      	itt	lt
 8000ab0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ab4:	4770      	bxlt	lr
 8000ab6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000abe:	f1c2 0218 	rsb	r2, r2, #24
 8000ac2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ac6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aca:	fa20 f002 	lsr.w	r0, r0, r2
 8000ace:	bf18      	it	ne
 8000ad0:	f040 0001 	orrne.w	r0, r0, #1
 8000ad4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000adc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae0:	ea40 000c 	orr.w	r0, r0, ip
 8000ae4:	fa23 f302 	lsr.w	r3, r3, r2
 8000ae8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aec:	e7cc      	b.n	8000a88 <__aeabi_d2f+0x14>
 8000aee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000af2:	d107      	bne.n	8000b04 <__aeabi_d2f+0x90>
 8000af4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000af8:	bf1e      	ittt	ne
 8000afa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000afe:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b02:	4770      	bxne	lr
 8000b04:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_uldivmod>:
 8000b14:	b953      	cbnz	r3, 8000b2c <__aeabi_uldivmod+0x18>
 8000b16:	b94a      	cbnz	r2, 8000b2c <__aeabi_uldivmod+0x18>
 8000b18:	2900      	cmp	r1, #0
 8000b1a:	bf08      	it	eq
 8000b1c:	2800      	cmpeq	r0, #0
 8000b1e:	bf1c      	itt	ne
 8000b20:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b24:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b28:	f000 b972 	b.w	8000e10 <__aeabi_idiv0>
 8000b2c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b30:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b34:	f000 f806 	bl	8000b44 <__udivmoddi4>
 8000b38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b40:	b004      	add	sp, #16
 8000b42:	4770      	bx	lr

08000b44 <__udivmoddi4>:
 8000b44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b48:	9e08      	ldr	r6, [sp, #32]
 8000b4a:	4604      	mov	r4, r0
 8000b4c:	4688      	mov	r8, r1
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d14b      	bne.n	8000bea <__udivmoddi4+0xa6>
 8000b52:	428a      	cmp	r2, r1
 8000b54:	4615      	mov	r5, r2
 8000b56:	d967      	bls.n	8000c28 <__udivmoddi4+0xe4>
 8000b58:	fab2 f282 	clz	r2, r2
 8000b5c:	b14a      	cbz	r2, 8000b72 <__udivmoddi4+0x2e>
 8000b5e:	f1c2 0720 	rsb	r7, r2, #32
 8000b62:	fa01 f302 	lsl.w	r3, r1, r2
 8000b66:	fa20 f707 	lsr.w	r7, r0, r7
 8000b6a:	4095      	lsls	r5, r2
 8000b6c:	ea47 0803 	orr.w	r8, r7, r3
 8000b70:	4094      	lsls	r4, r2
 8000b72:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b76:	0c23      	lsrs	r3, r4, #16
 8000b78:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b7c:	fa1f fc85 	uxth.w	ip, r5
 8000b80:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b84:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b88:	fb07 f10c 	mul.w	r1, r7, ip
 8000b8c:	4299      	cmp	r1, r3
 8000b8e:	d909      	bls.n	8000ba4 <__udivmoddi4+0x60>
 8000b90:	18eb      	adds	r3, r5, r3
 8000b92:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000b96:	f080 811b 	bcs.w	8000dd0 <__udivmoddi4+0x28c>
 8000b9a:	4299      	cmp	r1, r3
 8000b9c:	f240 8118 	bls.w	8000dd0 <__udivmoddi4+0x28c>
 8000ba0:	3f02      	subs	r7, #2
 8000ba2:	442b      	add	r3, r5
 8000ba4:	1a5b      	subs	r3, r3, r1
 8000ba6:	b2a4      	uxth	r4, r4
 8000ba8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000bac:	fb0e 3310 	mls	r3, lr, r0, r3
 8000bb0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bb4:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bb8:	45a4      	cmp	ip, r4
 8000bba:	d909      	bls.n	8000bd0 <__udivmoddi4+0x8c>
 8000bbc:	192c      	adds	r4, r5, r4
 8000bbe:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000bc2:	f080 8107 	bcs.w	8000dd4 <__udivmoddi4+0x290>
 8000bc6:	45a4      	cmp	ip, r4
 8000bc8:	f240 8104 	bls.w	8000dd4 <__udivmoddi4+0x290>
 8000bcc:	3802      	subs	r0, #2
 8000bce:	442c      	add	r4, r5
 8000bd0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bd4:	eba4 040c 	sub.w	r4, r4, ip
 8000bd8:	2700      	movs	r7, #0
 8000bda:	b11e      	cbz	r6, 8000be4 <__udivmoddi4+0xa0>
 8000bdc:	40d4      	lsrs	r4, r2
 8000bde:	2300      	movs	r3, #0
 8000be0:	e9c6 4300 	strd	r4, r3, [r6]
 8000be4:	4639      	mov	r1, r7
 8000be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bea:	428b      	cmp	r3, r1
 8000bec:	d909      	bls.n	8000c02 <__udivmoddi4+0xbe>
 8000bee:	2e00      	cmp	r6, #0
 8000bf0:	f000 80eb 	beq.w	8000dca <__udivmoddi4+0x286>
 8000bf4:	2700      	movs	r7, #0
 8000bf6:	e9c6 0100 	strd	r0, r1, [r6]
 8000bfa:	4638      	mov	r0, r7
 8000bfc:	4639      	mov	r1, r7
 8000bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c02:	fab3 f783 	clz	r7, r3
 8000c06:	2f00      	cmp	r7, #0
 8000c08:	d147      	bne.n	8000c9a <__udivmoddi4+0x156>
 8000c0a:	428b      	cmp	r3, r1
 8000c0c:	d302      	bcc.n	8000c14 <__udivmoddi4+0xd0>
 8000c0e:	4282      	cmp	r2, r0
 8000c10:	f200 80fa 	bhi.w	8000e08 <__udivmoddi4+0x2c4>
 8000c14:	1a84      	subs	r4, r0, r2
 8000c16:	eb61 0303 	sbc.w	r3, r1, r3
 8000c1a:	2001      	movs	r0, #1
 8000c1c:	4698      	mov	r8, r3
 8000c1e:	2e00      	cmp	r6, #0
 8000c20:	d0e0      	beq.n	8000be4 <__udivmoddi4+0xa0>
 8000c22:	e9c6 4800 	strd	r4, r8, [r6]
 8000c26:	e7dd      	b.n	8000be4 <__udivmoddi4+0xa0>
 8000c28:	b902      	cbnz	r2, 8000c2c <__udivmoddi4+0xe8>
 8000c2a:	deff      	udf	#255	; 0xff
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	2a00      	cmp	r2, #0
 8000c32:	f040 808f 	bne.w	8000d54 <__udivmoddi4+0x210>
 8000c36:	1b49      	subs	r1, r1, r5
 8000c38:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c3c:	fa1f f885 	uxth.w	r8, r5
 8000c40:	2701      	movs	r7, #1
 8000c42:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c46:	0c23      	lsrs	r3, r4, #16
 8000c48:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c4c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c50:	fb08 f10c 	mul.w	r1, r8, ip
 8000c54:	4299      	cmp	r1, r3
 8000c56:	d907      	bls.n	8000c68 <__udivmoddi4+0x124>
 8000c58:	18eb      	adds	r3, r5, r3
 8000c5a:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000c5e:	d202      	bcs.n	8000c66 <__udivmoddi4+0x122>
 8000c60:	4299      	cmp	r1, r3
 8000c62:	f200 80cd 	bhi.w	8000e00 <__udivmoddi4+0x2bc>
 8000c66:	4684      	mov	ip, r0
 8000c68:	1a59      	subs	r1, r3, r1
 8000c6a:	b2a3      	uxth	r3, r4
 8000c6c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c70:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c74:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c78:	fb08 f800 	mul.w	r8, r8, r0
 8000c7c:	45a0      	cmp	r8, r4
 8000c7e:	d907      	bls.n	8000c90 <__udivmoddi4+0x14c>
 8000c80:	192c      	adds	r4, r5, r4
 8000c82:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c86:	d202      	bcs.n	8000c8e <__udivmoddi4+0x14a>
 8000c88:	45a0      	cmp	r8, r4
 8000c8a:	f200 80b6 	bhi.w	8000dfa <__udivmoddi4+0x2b6>
 8000c8e:	4618      	mov	r0, r3
 8000c90:	eba4 0408 	sub.w	r4, r4, r8
 8000c94:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c98:	e79f      	b.n	8000bda <__udivmoddi4+0x96>
 8000c9a:	f1c7 0c20 	rsb	ip, r7, #32
 8000c9e:	40bb      	lsls	r3, r7
 8000ca0:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000ca4:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ca8:	fa01 f407 	lsl.w	r4, r1, r7
 8000cac:	fa20 f50c 	lsr.w	r5, r0, ip
 8000cb0:	fa21 f30c 	lsr.w	r3, r1, ip
 8000cb4:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000cb8:	4325      	orrs	r5, r4
 8000cba:	fbb3 f9f8 	udiv	r9, r3, r8
 8000cbe:	0c2c      	lsrs	r4, r5, #16
 8000cc0:	fb08 3319 	mls	r3, r8, r9, r3
 8000cc4:	fa1f fa8e 	uxth.w	sl, lr
 8000cc8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000ccc:	fb09 f40a 	mul.w	r4, r9, sl
 8000cd0:	429c      	cmp	r4, r3
 8000cd2:	fa02 f207 	lsl.w	r2, r2, r7
 8000cd6:	fa00 f107 	lsl.w	r1, r0, r7
 8000cda:	d90b      	bls.n	8000cf4 <__udivmoddi4+0x1b0>
 8000cdc:	eb1e 0303 	adds.w	r3, lr, r3
 8000ce0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000ce4:	f080 8087 	bcs.w	8000df6 <__udivmoddi4+0x2b2>
 8000ce8:	429c      	cmp	r4, r3
 8000cea:	f240 8084 	bls.w	8000df6 <__udivmoddi4+0x2b2>
 8000cee:	f1a9 0902 	sub.w	r9, r9, #2
 8000cf2:	4473      	add	r3, lr
 8000cf4:	1b1b      	subs	r3, r3, r4
 8000cf6:	b2ad      	uxth	r5, r5
 8000cf8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cfc:	fb08 3310 	mls	r3, r8, r0, r3
 8000d00:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d04:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d08:	45a2      	cmp	sl, r4
 8000d0a:	d908      	bls.n	8000d1e <__udivmoddi4+0x1da>
 8000d0c:	eb1e 0404 	adds.w	r4, lr, r4
 8000d10:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d14:	d26b      	bcs.n	8000dee <__udivmoddi4+0x2aa>
 8000d16:	45a2      	cmp	sl, r4
 8000d18:	d969      	bls.n	8000dee <__udivmoddi4+0x2aa>
 8000d1a:	3802      	subs	r0, #2
 8000d1c:	4474      	add	r4, lr
 8000d1e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d22:	fba0 8902 	umull	r8, r9, r0, r2
 8000d26:	eba4 040a 	sub.w	r4, r4, sl
 8000d2a:	454c      	cmp	r4, r9
 8000d2c:	46c2      	mov	sl, r8
 8000d2e:	464b      	mov	r3, r9
 8000d30:	d354      	bcc.n	8000ddc <__udivmoddi4+0x298>
 8000d32:	d051      	beq.n	8000dd8 <__udivmoddi4+0x294>
 8000d34:	2e00      	cmp	r6, #0
 8000d36:	d069      	beq.n	8000e0c <__udivmoddi4+0x2c8>
 8000d38:	ebb1 050a 	subs.w	r5, r1, sl
 8000d3c:	eb64 0403 	sbc.w	r4, r4, r3
 8000d40:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d44:	40fd      	lsrs	r5, r7
 8000d46:	40fc      	lsrs	r4, r7
 8000d48:	ea4c 0505 	orr.w	r5, ip, r5
 8000d4c:	e9c6 5400 	strd	r5, r4, [r6]
 8000d50:	2700      	movs	r7, #0
 8000d52:	e747      	b.n	8000be4 <__udivmoddi4+0xa0>
 8000d54:	f1c2 0320 	rsb	r3, r2, #32
 8000d58:	fa20 f703 	lsr.w	r7, r0, r3
 8000d5c:	4095      	lsls	r5, r2
 8000d5e:	fa01 f002 	lsl.w	r0, r1, r2
 8000d62:	fa21 f303 	lsr.w	r3, r1, r3
 8000d66:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d6a:	4338      	orrs	r0, r7
 8000d6c:	0c01      	lsrs	r1, r0, #16
 8000d6e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d72:	fa1f f885 	uxth.w	r8, r5
 8000d76:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d7e:	fb07 f308 	mul.w	r3, r7, r8
 8000d82:	428b      	cmp	r3, r1
 8000d84:	fa04 f402 	lsl.w	r4, r4, r2
 8000d88:	d907      	bls.n	8000d9a <__udivmoddi4+0x256>
 8000d8a:	1869      	adds	r1, r5, r1
 8000d8c:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000d90:	d22f      	bcs.n	8000df2 <__udivmoddi4+0x2ae>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d92d      	bls.n	8000df2 <__udivmoddi4+0x2ae>
 8000d96:	3f02      	subs	r7, #2
 8000d98:	4429      	add	r1, r5
 8000d9a:	1acb      	subs	r3, r1, r3
 8000d9c:	b281      	uxth	r1, r0
 8000d9e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000da2:	fb0e 3310 	mls	r3, lr, r0, r3
 8000da6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000daa:	fb00 f308 	mul.w	r3, r0, r8
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d907      	bls.n	8000dc2 <__udivmoddi4+0x27e>
 8000db2:	1869      	adds	r1, r5, r1
 8000db4:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000db8:	d217      	bcs.n	8000dea <__udivmoddi4+0x2a6>
 8000dba:	428b      	cmp	r3, r1
 8000dbc:	d915      	bls.n	8000dea <__udivmoddi4+0x2a6>
 8000dbe:	3802      	subs	r0, #2
 8000dc0:	4429      	add	r1, r5
 8000dc2:	1ac9      	subs	r1, r1, r3
 8000dc4:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000dc8:	e73b      	b.n	8000c42 <__udivmoddi4+0xfe>
 8000dca:	4637      	mov	r7, r6
 8000dcc:	4630      	mov	r0, r6
 8000dce:	e709      	b.n	8000be4 <__udivmoddi4+0xa0>
 8000dd0:	4607      	mov	r7, r0
 8000dd2:	e6e7      	b.n	8000ba4 <__udivmoddi4+0x60>
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	e6fb      	b.n	8000bd0 <__udivmoddi4+0x8c>
 8000dd8:	4541      	cmp	r1, r8
 8000dda:	d2ab      	bcs.n	8000d34 <__udivmoddi4+0x1f0>
 8000ddc:	ebb8 0a02 	subs.w	sl, r8, r2
 8000de0:	eb69 020e 	sbc.w	r2, r9, lr
 8000de4:	3801      	subs	r0, #1
 8000de6:	4613      	mov	r3, r2
 8000de8:	e7a4      	b.n	8000d34 <__udivmoddi4+0x1f0>
 8000dea:	4660      	mov	r0, ip
 8000dec:	e7e9      	b.n	8000dc2 <__udivmoddi4+0x27e>
 8000dee:	4618      	mov	r0, r3
 8000df0:	e795      	b.n	8000d1e <__udivmoddi4+0x1da>
 8000df2:	4667      	mov	r7, ip
 8000df4:	e7d1      	b.n	8000d9a <__udivmoddi4+0x256>
 8000df6:	4681      	mov	r9, r0
 8000df8:	e77c      	b.n	8000cf4 <__udivmoddi4+0x1b0>
 8000dfa:	3802      	subs	r0, #2
 8000dfc:	442c      	add	r4, r5
 8000dfe:	e747      	b.n	8000c90 <__udivmoddi4+0x14c>
 8000e00:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e04:	442b      	add	r3, r5
 8000e06:	e72f      	b.n	8000c68 <__udivmoddi4+0x124>
 8000e08:	4638      	mov	r0, r7
 8000e0a:	e708      	b.n	8000c1e <__udivmoddi4+0xda>
 8000e0c:	4637      	mov	r7, r6
 8000e0e:	e6e9      	b.n	8000be4 <__udivmoddi4+0xa0>

08000e10 <__aeabi_idiv0>:
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop

08000e14 <Trigger>:
 * @brief  Trigger the sound on
 * @param  None
 * @retval none
 */
void Trigger(void)
{
 8000e14:	b510      	push	{r4, lr}
	if(triggered) {
 8000e16:	4c0c      	ldr	r4, [pc, #48]	; (8000e48 <Trigger+0x34>)
 8000e18:	4b0c      	ldr	r3, [pc, #48]	; (8000e4c <Trigger+0x38>)
 8000e1a:	7822      	ldrb	r2, [r4, #0]
 8000e1c:	b172      	cbz	r2, 8000e3c <Trigger+0x28>
		velocity = 0;
 8000e1e:	2200      	movs	r2, #0
		ADSR_keyOff(&adsr);
 8000e20:	480b      	ldr	r0, [pc, #44]	; (8000e50 <Trigger+0x3c>)
		velocity = 0;
 8000e22:	701a      	strb	r2, [r3, #0]
		ADSR_keyOff(&adsr);
 8000e24:	f000 f9b9 	bl	800119a <ADSR_keyOff>
	} else {
		velocity = 127;
		ADSR_keyOn(&adsr);
	}

	triggered = !triggered;
 8000e28:	7822      	ldrb	r2, [r4, #0]
	HAL_GPIO_WritePin(PS_TRIG_LED_GPIO, PS_TRIG_LED, triggered);
 8000e2a:	480a      	ldr	r0, [pc, #40]	; (8000e54 <Trigger+0x40>)
	triggered = !triggered;
 8000e2c:	f082 0201 	eor.w	r2, r2, #1
 8000e30:	7022      	strb	r2, [r4, #0]
	HAL_GPIO_WritePin(PS_TRIG_LED_GPIO, PS_TRIG_LED, triggered);
 8000e32:	2110      	movs	r1, #16
}
 8000e34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(PS_TRIG_LED_GPIO, PS_TRIG_LED, triggered);
 8000e38:	f004 bab2 	b.w	80053a0 <HAL_GPIO_WritePin>
		velocity = 127;
 8000e3c:	227f      	movs	r2, #127	; 0x7f
		ADSR_keyOn(&adsr);
 8000e3e:	4804      	ldr	r0, [pc, #16]	; (8000e50 <Trigger+0x3c>)
		velocity = 127;
 8000e40:	701a      	strb	r2, [r3, #0]
		ADSR_keyOn(&adsr);
 8000e42:	f000 f9a1 	bl	8001188 <ADSR_keyOn>
 8000e46:	e7ef      	b.n	8000e28 <Trigger+0x14>
 8000e48:	20003f6a 	.word	0x20003f6a
 8000e4c:	20012a35 	.word	0x20012a35
 8000e50:	20000080 	.word	0x20000080
 8000e54:	40020000 	.word	0x40020000

08000e58 <PS_StartPots>:
 * @param  None
 * @retval none
 */
void PS_StartPots(void)
{
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adcValArray, 4);
 8000e58:	2204      	movs	r2, #4
 8000e5a:	4902      	ldr	r1, [pc, #8]	; (8000e64 <PS_StartPots+0xc>)
 8000e5c:	4802      	ldr	r0, [pc, #8]	; (8000e68 <PS_StartPots+0x10>)
 8000e5e:	f003 be5d 	b.w	8004b1c <HAL_ADC_Start_DMA>
 8000e62:	bf00      	nop
 8000e64:	20012a2c 	.word	0x20012a2c
 8000e68:	20013a30 	.word	0x20013a30

08000e6c <map>:
}

int map(int in, int inMin, int inMax, int outMin, int outMax) {
 8000e6c:	b530      	push	{r4, r5, lr}
  // check it's within the range
  if (inMin<inMax) { 
 8000e6e:	4291      	cmp	r1, r2
int map(int in, int inMin, int inMax, int outMin, int outMax) {
 8000e70:	9d03      	ldr	r5, [sp, #12]
  if (inMin<inMax) { 
 8000e72:	da05      	bge.n	8000e80 <map+0x14>
    if (in <= inMin) 
 8000e74:	4281      	cmp	r1, r0
 8000e76:	da1e      	bge.n	8000eb6 <map+0x4a>
      return outMin;
    if (in >= inMax)
 8000e78:	4282      	cmp	r2, r0
 8000e7a:	dc05      	bgt.n	8000e88 <map+0x1c>
      return outMax;
 8000e7c:	462b      	mov	r3, r5
 8000e7e:	e01a      	b.n	8000eb6 <map+0x4a>
  } else {  // cope with input range being backwards.
    if (in >= inMin) 
 8000e80:	4281      	cmp	r1, r0
 8000e82:	dd18      	ble.n	8000eb6 <map+0x4a>
      return outMin;
    if (in <= inMax)
 8000e84:	4282      	cmp	r2, r0
 8000e86:	daf9      	bge.n	8000e7c <map+0x10>
      return outMax;
  }
  // calculate how far into the range we are
  float scale = (in-inMin)/(inMax-inMin);
  // calculate the output.
  return outMin + scale*(outMax-outMin);
 8000e88:	ee07 3a10 	vmov	s14, r3
 8000e8c:	1aed      	subs	r5, r5, r3
 8000e8e:	eef8 6ac7 	vcvt.f32.s32	s13, s14
  float scale = (in-inMin)/(inMax-inMin);
 8000e92:	1a44      	subs	r4, r0, r1
 8000e94:	1a52      	subs	r2, r2, r1
  return outMin + scale*(outMax-outMin);
 8000e96:	ee07 5a10 	vmov	s14, r5
  float scale = (in-inMin)/(inMax-inMin);
 8000e9a:	fb94 f4f2 	sdiv	r4, r4, r2
 8000e9e:	ee07 4a90 	vmov	s15, r4
  return outMin + scale*(outMax-outMin);
 8000ea2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
  float scale = (in-inMin)/(inMax-inMin);
 8000ea6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  return outMin + scale*(outMax-outMin);
 8000eaa:	eee7 6a87 	vfma.f32	s13, s15, s14
 8000eae:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8000eb2:	ee17 3a90 	vmov	r3, s15
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	bd30      	pop	{r4, r5, pc}
	...

08000ebc <PS_Application>:
	bpm_led_state = !bpm_led_state;
 8000ebc:	4b0d      	ldr	r3, [pc, #52]	; (8000ef4 <PS_Application+0x38>)
{
 8000ebe:	b507      	push	{r0, r1, r2, lr}
	bpm_led_state = !bpm_led_state;
 8000ec0:	881a      	ldrh	r2, [r3, #0]
	HAL_GPIO_WritePin(PS_BPM_LED_GPIO, PS_BPM_LED, bpm_led_state);
 8000ec2:	480d      	ldr	r0, [pc, #52]	; (8000ef8 <PS_Application+0x3c>)
	bpm_led_state = !bpm_led_state;
 8000ec4:	fab2 f282 	clz	r2, r2
 8000ec8:	0952      	lsrs	r2, r2, #5
	HAL_GPIO_WritePin(PS_BPM_LED_GPIO, PS_BPM_LED, bpm_led_state);
 8000eca:	2104      	movs	r1, #4
	bpm_led_state = !bpm_led_state;
 8000ecc:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(PS_BPM_LED_GPIO, PS_BPM_LED, bpm_led_state);
 8000ece:	f004 fa67 	bl	80053a0 <HAL_GPIO_WritePin>
	int delay = map((int)adcValArray[0], 0, 4096, 200, 1000);
 8000ed2:	4b0a      	ldr	r3, [pc, #40]	; (8000efc <PS_Application+0x40>)
 8000ed4:	8818      	ldrh	r0, [r3, #0]
 8000ed6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eda:	9300      	str	r3, [sp, #0]
 8000edc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000ee0:	23c8      	movs	r3, #200	; 0xc8
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	f7ff ffc2 	bl	8000e6c <map>
}
 8000ee8:	b003      	add	sp, #12
 8000eea:	f85d eb04 	ldr.w	lr, [sp], #4
	HAL_Delay(delay);
 8000eee:	f003 bd5b 	b.w	80049a8 <HAL_Delay>
 8000ef2:	bf00      	nop
 8000ef4:	20003f68 	.word	0x20003f68
 8000ef8:	40020000 	.word	0x40020000
 8000efc:	20012a2c 	.word	0x20012a2c

08000f00 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
	uint16_t read = &adcValArray;
	int16_t note = (short) &adcValArray[1];
	// Conversion Complete & DMA Transfer Complete As Well
	currentNote = (int) &adcValArray[0] / 8;
 8000f00:	4a03      	ldr	r2, [pc, #12]	; (8000f10 <HAL_ADC_ConvCpltCallback+0x10>)
 8000f02:	4b04      	ldr	r3, [pc, #16]	; (8000f14 <HAL_ADC_ConvCpltCallback+0x14>)
 8000f04:	2108      	movs	r1, #8
 8000f06:	fb93 f3f1 	sdiv	r3, r3, r1
 8000f0a:	7013      	strb	r3, [r2, #0]
}
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	20012a34 	.word	0x20012a34
 8000f14:	20012a2c 	.word	0x20012a2c

08000f18 <MagicFX>:

/*-----------------------------------------------------------------------------*/
void MagicFX(uint8_t val) /* random effects parameters */
{
	if (val == MIDI_MAXi)
 8000f18:	287f      	cmp	r0, #127	; 0x7f
{
 8000f1a:	b510      	push	{r4, lr}
 8000f1c:	4604      	mov	r4, r0
	if (val == MIDI_MAXi)
 8000f1e:	d13d      	bne.n	8000f9c <MagicFX+0x84>
	{
		Delay_switch(MIDI_MAXi);
 8000f20:	f002 ffb6 	bl	8003e90 <Delay_switch>
		Delay_time_set(MIDIrandVal());
 8000f24:	f002 fbde 	bl	80036e4 <MIDIrandVal>
 8000f28:	f001 fa32 	bl	8002390 <Delay_time_set>
		DelayWet_set(MIDIrandVal());
 8000f2c:	f002 fbda 	bl	80036e4 <MIDIrandVal>
 8000f30:	f001 fa68 	bl	8002404 <DelayWet_set>
		DelayFeedback_set(MIDIrandVal());
 8000f34:	f002 fbd6 	bl	80036e4 <MIDIrandVal>
 8000f38:	f001 fa54 	bl	80023e4 <DelayFeedback_set>

		Chorus_switch(MIDI_MAXi);
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	f002 ffbd 	bl	8003ebc <Chorus_switch>
		ChorusRate_set(MIDIrandVal());
 8000f42:	f002 fbcf 	bl	80036e4 <MIDIrandVal>
 8000f46:	f001 f849 	bl	8001fdc <ChorusRate_set>
		ChorusSecondRate_set(MIDIrandVal());
 8000f4a:	f002 fbcb 	bl	80036e4 <MIDIrandVal>
 8000f4e:	f001 f863 	bl	8002018 <ChorusSecondRate_set>
		ChorusDelay_set(MIDIrandVal());
 8000f52:	f002 fbc7 	bl	80036e4 <MIDIrandVal>
 8000f56:	f001 f87d 	bl	8002054 <ChorusDelay_set>
		ChorusSweep_set(MIDIrandVal());
 8000f5a:	f002 fbc3 	bl	80036e4 <MIDIrandVal>
 8000f5e:	f001 f8ab 	bl	80020b8 <ChorusSweep_set>
		ChorusFeedback_set(MIDIrandVal());
 8000f62:	f002 fbbf 	bl	80036e4 <MIDIrandVal>
 8000f66:	f001 f88b 	bl	8002080 <ChorusFeedback_set>
		ChorusMode_switch(MIDIrandVal());
 8000f6a:	f002 fbbb 	bl	80036e4 <MIDIrandVal>
 8000f6e:	f001 f8b5 	bl	80020dc <ChorusMode_switch>
		ChorusFDBsign_switch(MIDIrandVal());
 8000f72:	f002 fbb7 	bl	80036e4 <MIDIrandVal>
 8000f76:	f001 f8c5 	bl	8002104 <ChorusFDBsign_switch>

		Phaser_switch(MIDI_MAXi);
 8000f7a:	4620      	mov	r0, r4
 8000f7c:	f002 ffa8 	bl	8003ed0 <Phaser_switch>
		Phaser_Rate_set(MIDIrandVal());
 8000f80:	f002 fbb0 	bl	80036e4 <MIDIrandVal>
 8000f84:	f002 faca 	bl	800351c <Phaser_Rate_set>
		Phaser_Feedback_set(MIDIrandVal());
 8000f88:	f002 fbac 	bl	80036e4 <MIDIrandVal>
 8000f8c:	f002 fae6 	bl	800355c <Phaser_Feedback_set>
		Phaser_Wet_set(MIDIrandVal());
 8000f90:	f002 fba8 	bl	80036e4 <MIDIrandVal>
	}
}
 8000f94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		Phaser_Wet_set(MIDIrandVal());
 8000f98:	f002 baf6 	b.w	8003588 <Phaser_Wet_set>
}
 8000f9c:	bd10      	pop	{r4, pc}
	...

08000fa0 <MagicPatch>:
/*-----------------------------------------------------------------------------*/
void MagicPatch(uint8_t val) /* random sound parameters */
{
	if (val == MIDI_MAXi)
 8000fa0:	287f      	cmp	r0, #127	; 0x7f
{
 8000fa2:	b508      	push	{r3, lr}
	if (val == MIDI_MAXi)
 8000fa4:	f040 80bb 	bne.w	800111e <MagicPatch+0x17e>
	{
		seq_tempo_set(MIDIrandVal());
 8000fa8:	f002 fb9c 	bl	80036e4 <MIDIrandVal>
 8000fac:	f002 fd8e 	bl	8003acc <seq_tempo_set>
		seq_freqMax_set(MIDIrandVal());
 8000fb0:	f002 fb98 	bl	80036e4 <MIDIrandVal>
 8000fb4:	f002 fe1c 	bl	8003bf0 <seq_freqMax_set>
		seq_scale_set(MIDIrandVal());
 8000fb8:	f002 fb94 	bl	80036e4 <MIDIrandVal>
 8000fbc:	f002 fde2 	bl	8003b84 <seq_scale_set>
		seq_switchMovingSeq(MIDIrandVal());
 8000fc0:	f002 fb90 	bl	80036e4 <MIDIrandVal>
 8000fc4:	f002 fdfc 	bl	8003bc0 <seq_switchMovingSeq>
		seq_switchMute(MIDIrandVal());
 8000fc8:	f002 fb8c 	bl	80036e4 <MIDIrandVal>
 8000fcc:	f002 fe02 	bl	8003bd4 <seq_switchMute>
		seq_gateTime_set(MIDIrandVal());
 8000fd0:	f002 fb88 	bl	80036e4 <MIDIrandVal>
 8000fd4:	f002 fd9e 	bl	8003b14 <seq_gateTime_set>
		autoSound_set(rand() % 3);
 8000fd8:	f005 fb50 	bl	800667c <rand>
 8000fdc:	2303      	movs	r3, #3
 8000fde:	fb90 f3f3 	sdiv	r3, r0, r3
 8000fe2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000fe6:	1ac0      	subs	r0, r0, r3
 8000fe8:	b240      	sxtb	r0, r0
 8000fea:	f002 fec5 	bl	8003d78 <autoSound_set>
		Sound_set(MIDIrandVal());
 8000fee:	f002 fb79 	bl	80036e4 <MIDIrandVal>
 8000ff2:	f002 ff77 	bl	8003ee4 <Sound_set>
		uint8_t snd = soundNumber_get();
 8000ff6:	f002 fec5 	bl	8003d84 <soundNumber_get>

		if (snd == FM2)
 8000ffa:	280e      	cmp	r0, #14
 8000ffc:	d17c      	bne.n	80010f8 <MagicPatch+0x158>
		{
			FM_OP1_freq_set(MIDIrandVal());
 8000ffe:	f002 fb71 	bl	80036e4 <MIDIrandVal>
 8001002:	f002 ff91 	bl	8003f28 <FM_OP1_freq_set>
			FM_OP1_modInd_set(MIDIrandVal());
 8001006:	f002 fb6d 	bl	80036e4 <MIDIrandVal>
 800100a:	f002 ff93 	bl	8003f34 <FM_OP1_modInd_set>
			FM_OP2_freq_set(MIDIrandVal());
 800100e:	f002 fb69 	bl	80036e4 <MIDIrandVal>
 8001012:	f002 ff95 	bl	8003f40 <FM_OP2_freq_set>
			FM_OP2_modInd_set(MIDIrandVal());
 8001016:	f002 fb65 	bl	80036e4 <MIDIrandVal>
 800101a:	f002 ffa3 	bl	8003f64 <FM_OP2_modInd_set>
			FM_OP3_freq_set(MIDIrandVal());
 800101e:	f002 fb61 	bl	80036e4 <MIDIrandVal>
 8001022:	f002 ffa5 	bl	8003f70 <FM_OP3_freq_set>
			FM_OP3_modInd_set(MIDIrandVal());
 8001026:	f002 fb5d 	bl	80036e4 <MIDIrandVal>
 800102a:	f002 ffb3 	bl	8003f94 <FM_OP3_modInd_set>
			FM_OP4_freq_set(MIDIrandVal());
 800102e:	f002 fb59 	bl	80036e4 <MIDIrandVal>
 8001032:	f002 ffb5 	bl	8003fa0 <FM_OP4_freq_set>
			FM_OP4_modInd_set(MIDIrandVal());
 8001036:	f002 fb55 	bl	80036e4 <MIDIrandVal>
 800103a:	f002 ffc3 	bl	8003fc4 <FM_OP4_modInd_set>
			Drifter_minFreq_set(MIDIrandVal());
			Drifter_maxFreq_set(MIDIrandVal());
			Drifter_centralFreq_set(MIDIrandVal());
		}

		Filter1Freq_set(MIDIrandVal());
 800103e:	f002 fb51 	bl	80036e4 <MIDIrandVal>
 8001042:	f002 fbdd 	bl	8003800 <Filter1Freq_set>
		Filter1Res_set(MIDIrandVal());
 8001046:	f002 fb4d 	bl	80036e4 <MIDIrandVal>
 800104a:	f002 fbf7 	bl	800383c <Filter1Res_set>
		Filter1Drive_set(MIDIrandVal());
 800104e:	f002 fb49 	bl	80036e4 <MIDIrandVal>
 8001052:	f002 fc03 	bl	800385c <Filter1Drive_set>
		Filter1Type_set(MIDIrandVal());
 8001056:	f002 fb45 	bl	80036e4 <MIDIrandVal>
 800105a:	f002 fc05 	bl	8003868 <Filter1Type_set>
		Filt1LFO_amp_set(MIDIrandVal());
 800105e:	f002 fb41 	bl	80036e4 <MIDIrandVal>
 8001062:	f002 feb5 	bl	8003dd0 <Filt1LFO_amp_set>
		Filt1LFO_freq_set(MIDIrandVal());
 8001066:	f002 fb3d 	bl	80036e4 <MIDIrandVal>
 800106a:	f002 fec1 	bl	8003df0 <Filt1LFO_freq_set>

		Filter2Freq_set(MIDIrandVal());
 800106e:	f002 fb39 	bl	80036e4 <MIDIrandVal>
 8001072:	f002 fc0d 	bl	8003890 <Filter2Freq_set>
		Filter2Res_set(MIDIrandVal());
 8001076:	f002 fb35 	bl	80036e4 <MIDIrandVal>
 800107a:	f002 fc27 	bl	80038cc <Filter2Res_set>
		Filter2Drive_set(MIDIrandVal());
 800107e:	f002 fb31 	bl	80036e4 <MIDIrandVal>
 8001082:	f002 fc33 	bl	80038ec <Filter2Drive_set>
		Filter2Type_set(MIDIrandVal());
 8001086:	f002 fb2d 	bl	80036e4 <MIDIrandVal>
 800108a:	f002 fc35 	bl	80038f8 <Filter2Type_set>
		Filt2LFO_amp_set(MIDIrandVal());
 800108e:	f002 fb29 	bl	80036e4 <MIDIrandVal>
 8001092:	f002 febd 	bl	8003e10 <Filt2LFO_amp_set>
		Filt2LFO_freq_set(MIDIrandVal());
 8001096:	f002 fb25 	bl	80036e4 <MIDIrandVal>
 800109a:	f002 fec9 	bl	8003e30 <Filt2LFO_freq_set>

		Filter_Random_switch(MIDIrandVal());
 800109e:	f002 fb21 	bl	80036e4 <MIDIrandVal>
 80010a2:	f002 ff01 	bl	8003ea8 <Filter_Random_switch>

		AttTime_set((uint8_t)lrintf(frand_a_b(0, MIDI_MAX / 10)));
 80010a6:	eddf 0a1e 	vldr	s1, [pc, #120]	; 8001120 <MagicPatch+0x180>
 80010aa:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 8001124 <MagicPatch+0x184>
 80010ae:	f002 fb03 	bl	80036b8 <frand_a_b>
 80010b2:	f005 fbcd 	bl	8006850 <lrintf>
 80010b6:	b2c0      	uxtb	r0, r0
 80010b8:	f000 f878 	bl	80011ac <AttTime_set>
		DecTime_set(MIDIrandVal());
 80010bc:	f002 fb12 	bl	80036e4 <MIDIrandVal>
 80010c0:	f000 f896 	bl	80011f0 <DecTime_set>
		SustLevel_set(MIDIrandVal());
 80010c4:	f002 fb0e 	bl	80036e4 <MIDIrandVal>
 80010c8:	f000 f8c6 	bl	8001258 <SustLevel_set>
		RelTime_set(MIDIrandVal());
 80010cc:	f002 fb0a 	bl	80036e4 <MIDIrandVal>
 80010d0:	f000 f8d2 	bl	8001278 <RelTime_set>

		VibratoAmp_set(MIDIrandVal());
 80010d4:	f002 fb06 	bl	80036e4 <MIDIrandVal>
 80010d8:	f002 feba 	bl	8003e50 <VibratoAmp_set>
		VibratoFreq_set(MIDIrandVal());
 80010dc:	f002 fb02 	bl	80036e4 <MIDIrandVal>
 80010e0:	f002 fec6 	bl	8003e70 <VibratoFreq_set>

		AmpLFO_amp_set(MIDIrandVal());
 80010e4:	f002 fafe 	bl	80036e4 <MIDIrandVal>
 80010e8:	f002 fe52 	bl	8003d90 <AmpLFO_amp_set>
		AmpLFO_freq_set(MIDIrandVal());
 80010ec:	f002 fafa 	bl	80036e4 <MIDIrandVal>
	}
}
 80010f0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		AmpLFO_freq_set(MIDIrandVal());
 80010f4:	f002 be5c 	b.w	8003db0 <AmpLFO_freq_set>
		else if (snd == DRIFTERS)
 80010f8:	280d      	cmp	r0, #13
 80010fa:	d1a0      	bne.n	800103e <MagicPatch+0x9e>
			Drifter_amp_set(MIDIrandVal());
 80010fc:	f002 faf2 	bl	80036e4 <MIDIrandVal>
 8001100:	f001 f9ec 	bl	80024dc <Drifter_amp_set>
			Drifter_minFreq_set(MIDIrandVal());
 8001104:	f002 faee 	bl	80036e4 <MIDIrandVal>
 8001108:	f001 f9fe 	bl	8002508 <Drifter_minFreq_set>
			Drifter_maxFreq_set(MIDIrandVal());
 800110c:	f002 faea 	bl	80036e4 <MIDIrandVal>
 8001110:	f001 fa16 	bl	8002540 <Drifter_maxFreq_set>
			Drifter_centralFreq_set(MIDIrandVal());
 8001114:	f002 fae6 	bl	80036e4 <MIDIrandVal>
 8001118:	f001 fcea 	bl	8002af0 <Drifter_centralFreq_set>
 800111c:	e78f      	b.n	800103e <MagicPatch+0x9e>
}
 800111e:	bd08      	pop	{r3, pc}
 8001120:	414b3333 	.word	0x414b3333
 8001124:	00000000 	.word	0x00000000

08001128 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s: I2S handle
  * @retval None
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
  if(hi2s->Instance == SPI2)
 8001128:	6802      	ldr	r2, [r0, #0]
 800112a:	4b04      	ldr	r3, [pc, #16]	; (800113c <HAL_I2S_TxCpltCallback+0x14>)
 800112c:	429a      	cmp	r2, r3
 800112e:	d104      	bne.n	800113a <HAL_I2S_TxCpltCallback+0x12>
  {
    /* Call the user function which will manage directly transfer complete */
	  make_sound((uint16_t *)(audiobuff + BUFF_LEN_DIV2), BUFF_LEN_DIV4);
 8001130:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001134:	4802      	ldr	r0, [pc, #8]	; (8001140 <HAL_I2S_TxCpltCallback+0x18>)
 8001136:	f003 b897 	b.w	8004268 <make_sound>
  }
}
 800113a:	4770      	bx	lr
 800113c:	40003800 	.word	0x40003800
 8001140:	20013206 	.word	0x20013206

08001144 <HAL_I2S_TxHalfCpltCallback>:
  * @param  hi2s: I2S handle
  * @retval None
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
  if(hi2s->Instance == SPI2)
 8001144:	6802      	ldr	r2, [r0, #0]
 8001146:	4b04      	ldr	r3, [pc, #16]	; (8001158 <HAL_I2S_TxHalfCpltCallback+0x14>)
 8001148:	429a      	cmp	r2, r3
 800114a:	d104      	bne.n	8001156 <HAL_I2S_TxHalfCpltCallback+0x12>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
  	make_sound((uint16_t *)audiobuff, BUFF_LEN_DIV4);
 800114c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001150:	4802      	ldr	r0, [pc, #8]	; (800115c <HAL_I2S_TxHalfCpltCallback+0x18>)
 8001152:	f003 b889 	b.w	8004268 <make_sound>
  }
}
 8001156:	4770      	bx	lr
 8001158:	40003800 	.word	0x40003800
 800115c:	20012a36 	.word	0x20012a36

08001160 <ADSR_init>:

/*---------------------------------------------------------------------------*/

void ADSR_init(ADSR_t *env)
{
  env->target_ = 0.0;
 8001160:	2300      	movs	r3, #0
 8001162:	6183      	str	r3, [r0, #24]
  env->value_ = 0.0;
 8001164:	6103      	str	r3, [r0, #16]
  env->attackRate_ = 0.001;
 8001166:	4b06      	ldr	r3, [pc, #24]	; (8001180 <ADSR_init+0x20>)
 8001168:	6003      	str	r3, [r0, #0]
  env->decayRate_ = 0.001;
 800116a:	6043      	str	r3, [r0, #4]
  env->sustainLevel_ = 0.5;
 800116c:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8001170:	6083      	str	r3, [r0, #8]
  env->releaseRate_ = 0.01;
 8001172:	4b04      	ldr	r3, [pc, #16]	; (8001184 <ADSR_init+0x24>)
 8001174:	60c3      	str	r3, [r0, #12]
  env->state_ = ATTACK;
 8001176:	2300      	movs	r3, #0
  env->cnt_ = 0;
 8001178:	e9c0 3308 	strd	r3, r3, [r0, #32]
  //env->gateTime_ = 10000;
}
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	3a83126f 	.word	0x3a83126f
 8001184:	3c23d70a 	.word	0x3c23d70a

08001188 <ADSR_keyOn>:

void ADSR_keyOn(ADSR_t *env)
{
	env->cnt_ = 0;
	env->target_ = 1.0f;
 8001188:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
	env->cnt_ = 0;
 800118c:	2300      	movs	r3, #0
	env->target_ = 1.0f;
 800118e:	6182      	str	r2, [r0, #24]
	env->rate_ = 	env->attackRate_;
 8001190:	6802      	ldr	r2, [r0, #0]
	env->cnt_ = 0;
 8001192:	6243      	str	r3, [r0, #36]	; 0x24
	env->rate_ = 	env->attackRate_;
 8001194:	61c2      	str	r2, [r0, #28]
	env->state_ = ATTACK;
 8001196:	6203      	str	r3, [r0, #32]
}
 8001198:	4770      	bx	lr

0800119a <ADSR_keyOff>:

void ADSR_keyOff(ADSR_t *env)
{
	env->cnt_ = 0;
 800119a:	2300      	movs	r3, #0
 800119c:	6243      	str	r3, [r0, #36]	; 0x24
	env->target_ = 0.0;
 800119e:	2300      	movs	r3, #0
 80011a0:	6183      	str	r3, [r0, #24]
	env->rate_ = 	env->releaseRate_;
 80011a2:	68c3      	ldr	r3, [r0, #12]
 80011a4:	61c3      	str	r3, [r0, #28]
	env->state_ = RELEASE;
 80011a6:	2303      	movs	r3, #3
 80011a8:	6203      	str	r3, [r0, #32]
}
 80011aa:	4770      	bx	lr

080011ac <AttTime_set>:
  return env->state_;
}

void AttTime_set(uint8_t val)
{
	ADSR_setAttackTime(&adsr, val/MIDI_MAX + 0.0001f);
 80011ac:	ee07 0a90 	vmov	s15, r0
 80011b0:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80011dc <AttTime_set+0x30>
	env->attackRate_ = 1.0 / ( time * SAMPLERATE );
 80011b4:	4b0a      	ldr	r3, [pc, #40]	; (80011e0 <AttTime_set+0x34>)
	ADSR_setAttackTime(&adsr, val/MIDI_MAX + 0.0001f);
 80011b6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80011ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011be:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80011e4 <AttTime_set+0x38>
 80011c2:	ee77 7a87 	vadd.f32	s15, s15, s14
	env->attackRate_ = 1.0 / ( time * SAMPLERATE );
 80011c6:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80011e8 <AttTime_set+0x3c>
 80011ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80011d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80011d6:	ed83 7a00 	vstr	s14, [r3]
}
 80011da:	4770      	bx	lr
 80011dc:	42fe0000 	.word	0x42fe0000
 80011e0:	20000080 	.word	0x20000080
 80011e4:	38d1b717 	.word	0x38d1b717
 80011e8:	472c4400 	.word	0x472c4400
 80011ec:	00000000 	.word	0x00000000

080011f0 <DecTime_set>:
void DecTime_set(uint8_t val)
{
 80011f0:	b508      	push	{r3, lr}
	ADSR_setDecayTime(&adsr, .2*val/MIDI_MAX + 0.0001f);
 80011f2:	f7ff f93b 	bl	800046c <__aeabi_i2d>
 80011f6:	a312      	add	r3, pc, #72	; (adr r3, 8001240 <DecTime_set+0x50>)
 80011f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011fc:	f7ff f9a0 	bl	8000540 <__aeabi_dmul>
 8001200:	a311      	add	r3, pc, #68	; (adr r3, 8001248 <DecTime_set+0x58>)
 8001202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001206:	f7ff fac5 	bl	8000794 <__aeabi_ddiv>
 800120a:	a311      	add	r3, pc, #68	; (adr r3, 8001250 <DecTime_set+0x60>)
 800120c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001210:	f7fe ffe0 	bl	80001d4 <__adddf3>
 8001214:	f7ff fc2e 	bl	8000a74 <__aeabi_d2f>
	env->decayRate_ = 1.0 / ( time * SAMPLERATE );
 8001218:	eddf 7a07 	vldr	s15, [pc, #28]	; 8001238 <DecTime_set+0x48>
 800121c:	4b07      	ldr	r3, [pc, #28]	; (800123c <DecTime_set+0x4c>)
 800121e:	ee07 0a10 	vmov	s14, r0
 8001222:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001226:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800122a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800122e:	ed83 7a01 	vstr	s14, [r3, #4]
}
 8001232:	bd08      	pop	{r3, pc}
 8001234:	f3af 8000 	nop.w
 8001238:	472c4400 	.word	0x472c4400
 800123c:	20000080 	.word	0x20000080
 8001240:	9999999a 	.word	0x9999999a
 8001244:	3fc99999 	.word	0x3fc99999
 8001248:	00000000 	.word	0x00000000
 800124c:	405fc000 	.word	0x405fc000
 8001250:	e0000000 	.word	0xe0000000
 8001254:	3f1a36e2 	.word	0x3f1a36e2

08001258 <SustLevel_set>:
void SustLevel_set(uint8_t val)
{
	ADSR_setSustainLevel(&adsr, val/MIDI_MAX);
 8001258:	ee07 0a90 	vmov	s15, r0
 800125c:	ed9f 7a04 	vldr	s14, [pc, #16]	; 8001270 <SustLevel_set+0x18>
	env->sustainLevel_ = level;
 8001260:	4b04      	ldr	r3, [pc, #16]	; (8001274 <SustLevel_set+0x1c>)
	ADSR_setSustainLevel(&adsr, val/MIDI_MAX);
 8001262:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001266:	eec6 7a87 	vdiv.f32	s15, s13, s14
	env->sustainLevel_ = level;
 800126a:	edc3 7a02 	vstr	s15, [r3, #8]
}
 800126e:	4770      	bx	lr
 8001270:	42fe0000 	.word	0x42fe0000
 8001274:	20000080 	.word	0x20000080

08001278 <RelTime_set>:
void RelTime_set(uint8_t val)
{
	ADSR_setReleaseTime(&adsr, .5f * val/MIDI_MAX + 0.0001f);
 8001278:	ee06 0a90 	vmov	s13, r0
 800127c:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80012a8 <RelTime_set+0x30>
	env->releaseRate_ = env->sustainLevel_ / ( time * SAMPLERATE );
 8001280:	4b0a      	ldr	r3, [pc, #40]	; (80012ac <RelTime_set+0x34>)
	ADSR_setReleaseTime(&adsr, .5f * val/MIDI_MAX + 0.0001f);
 8001282:	eefa 6aef 	vcvt.f32.s32	s13, s13, #1
 8001286:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800128a:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80012b0 <RelTime_set+0x38>
	env->releaseRate_ = env->sustainLevel_ / ( time * SAMPLERATE );
 800128e:	edd3 6a02 	vldr	s13, [r3, #8]
	ADSR_setReleaseTime(&adsr, .5f * val/MIDI_MAX + 0.0001f);
 8001292:	ee77 7a87 	vadd.f32	s15, s15, s14
	env->releaseRate_ = env->sustainLevel_ / ( time * SAMPLERATE );
 8001296:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80012b4 <RelTime_set+0x3c>
 800129a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800129e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80012a2:	ed83 7a03 	vstr	s14, [r3, #12]
}
 80012a6:	4770      	bx	lr
 80012a8:	42fe0000 	.word	0x42fe0000
 80012ac:	20000080 	.word	0x20000080
 80012b0:	38d1b717 	.word	0x38d1b717
 80012b4:	472c4400 	.word	0x472c4400

080012b8 <ADSR_computeSample>:
/*--------------------------------------------------------------------------------------*/
float ADSR_computeSample(ADSR_t *env)
{
	(env->cnt_)++;
 80012b8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80012ba:	edd0 7a04 	vldr	s15, [r0, #16]
 80012be:	3301      	adds	r3, #1
 80012c0:	6243      	str	r3, [r0, #36]	; 0x24

	switch (env->state_) {
 80012c2:	6a03      	ldr	r3, [r0, #32]
 80012c4:	2b01      	cmp	r3, #1
 80012c6:	d018      	beq.n	80012fa <ADSR_computeSample+0x42>
 80012c8:	2b03      	cmp	r3, #3
 80012ca:	d029      	beq.n	8001320 <ADSR_computeSample+0x68>
 80012cc:	bb9b      	cbnz	r3, 8001336 <ADSR_computeSample+0x7e>

  case ATTACK:
	  env->value_ += env->rate_;
 80012ce:	ed90 7a07 	vldr	s14, [r0, #28]
 80012d2:	ee77 7a87 	vadd.f32	s15, s15, s14
    if (env->value_ >= env->target_)
 80012d6:	ed90 7a06 	vldr	s14, [r0, #24]
	  env->value_ += env->rate_;
 80012da:	edc0 7a04 	vstr	s15, [r0, #16]
    if (env->value_ >= env->target_)
 80012de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012e6:	db26      	blt.n	8001336 <ADSR_computeSample+0x7e>
    {
    	env->value_ = env->target_;
    	env->rate_ = env->decayRate_;
 80012e8:	6843      	ldr	r3, [r0, #4]
 80012ea:	61c3      	str	r3, [r0, #28]
    	env->target_ = env->sustainLevel_;
 80012ec:	6883      	ldr	r3, [r0, #8]
 80012ee:	6183      	str	r3, [r0, #24]
    	env->value_ = env->target_;
 80012f0:	ed80 7a04 	vstr	s14, [r0, #16]
    	env->state_ = DECAY;
 80012f4:	2301      	movs	r3, #1
  case RELEASE:
	  env->value_ -= env->releaseRate_;
    if (env->value_ <= 0.0f)
    {
    	env->value_ =  0.0f;
    	env->state_ = DONE;
 80012f6:	6203      	str	r3, [r0, #32]
 80012f8:	e01d      	b.n	8001336 <ADSR_computeSample+0x7e>
	  env->value_ -= env->decayRate_;
 80012fa:	ed90 7a01 	vldr	s14, [r0, #4]
 80012fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
    if (env->value_ <= env->sustainLevel_)
 8001302:	ed90 7a02 	vldr	s14, [r0, #8]
	  env->value_ -= env->decayRate_;
 8001306:	edc0 7a04 	vstr	s15, [r0, #16]
    if (env->value_ <= env->sustainLevel_)
 800130a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800130e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001312:	d810      	bhi.n	8001336 <ADSR_computeSample+0x7e>
    	env->rate_ = 0.0f;
 8001314:	2300      	movs	r3, #0
 8001316:	61c3      	str	r3, [r0, #28]
    	env->value_ = env->sustainLevel_;
 8001318:	ed80 7a04 	vstr	s14, [r0, #16]
    	env->state_ = SUSTAIN;
 800131c:	2302      	movs	r3, #2
 800131e:	e7ea      	b.n	80012f6 <ADSR_computeSample+0x3e>
	  env->value_ -= env->releaseRate_;
 8001320:	ed90 7a03 	vldr	s14, [r0, #12]
 8001324:	ee77 7ac7 	vsub.f32	s15, s15, s14
    if (env->value_ <= 0.0f)
 8001328:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800132c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001330:	d906      	bls.n	8001340 <ADSR_computeSample+0x88>
	  env->value_ -= env->releaseRate_;
 8001332:	edc0 7a04 	vstr	s15, [r0, #16]
    }
  }

  env->lastOutput_ = env->value_;
 8001336:	ed90 0a04 	vldr	s0, [r0, #16]
 800133a:	ed80 0a05 	vstr	s0, [r0, #20]
  return env->value_;
}
 800133e:	4770      	bx	lr
    	env->value_ =  0.0f;
 8001340:	2300      	movs	r3, #0
 8001342:	6103      	str	r3, [r0, #16]
    	env->state_ = DONE;
 8001344:	2304      	movs	r3, #4
 8001346:	e7d6      	b.n	80012f6 <ADSR_computeSample+0x3e>

08001348 <place_step_dd>:

/**======================================================================================================**/


void place_step_dd(float *buffer, int index, float phase, float w, float scale)
{
 8001348:	b538      	push	{r3, r4, r5, lr}
	float r;
	int i;

	r = MINBLEP_PHASES * phase / w;
 800134a:	eddf 7a1a 	vldr	s15, [pc, #104]	; 80013b4 <place_step_dd+0x6c>
 800134e:	ee20 0a27 	vmul.f32	s0, s0, s15
{
 8001352:	ed2d 8b02 	vpush	{d8}
	r = MINBLEP_PHASES * phase / w;
 8001356:	ee80 8a20 	vdiv.f32	s16, s0, s1
{
 800135a:	4604      	mov	r4, r0
 800135c:	460d      	mov	r5, r1
	i = lrintf(r - 0.5f);
 800135e:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8001362:	ee38 0a40 	vsub.f32	s0, s16, s0
{
 8001366:	eef0 8a41 	vmov.f32	s17, s2
	i = lrintf(r - 0.5f);
 800136a:	f005 fa71 	bl	8006850 <lrintf>
	r -= (float)i;
 800136e:	ee07 0a90 	vmov	s15, r0
 8001372:	eef8 0ae7 	vcvt.f32.s32	s1, s15
 8001376:	4b10      	ldr	r3, [pc, #64]	; (80013b8 <place_step_dd+0x70>)
	i &= MINBLEP_PHASE_MASK;  /* extreme modulation can cause i to be out-of-range */
 8001378:	f000 003f 	and.w	r0, r0, #63	; 0x3f
	r -= (float)i;
 800137c:	ee38 8a60 	vsub.f32	s16, s16, s1
 8001380:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 8001384:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
	 *    index++;
	 *  }
	 */

	while (i < MINBLEP_PHASES * STEP_DD_PULSE_LENGTH) {
		buffer[index] += scale * (step_dd_table[i].value + r * step_dd_table[i].delta);
 8001388:	edd3 6a00 	vldr	s13, [r3]
 800138c:	ed13 7a01 	vldr	s14, [r3, #-4]
 8001390:	edd1 7a00 	vldr	s15, [r1]
 8001394:	eea6 7a88 	vfma.f32	s14, s13, s16
		i += MINBLEP_PHASES;
 8001398:	3040      	adds	r0, #64	; 0x40
	while (i < MINBLEP_PHASES * STEP_DD_PULSE_LENGTH) {
 800139a:	f5b0 5f90 	cmp.w	r0, #4608	; 0x1200
 800139e:	f503 7300 	add.w	r3, r3, #512	; 0x200
		buffer[index] += scale * (step_dd_table[i].value + r * step_dd_table[i].delta);
 80013a2:	eee7 7a28 	vfma.f32	s15, s14, s17
 80013a6:	ece1 7a01 	vstmia	r1!, {s15}
	while (i < MINBLEP_PHASES * STEP_DD_PULSE_LENGTH) {
 80013aa:	dbed      	blt.n	8001388 <place_step_dd+0x40>
		index++;
	}
}
 80013ac:	ecbd 8b02 	vpop	{d8}
 80013b0:	bd38      	pop	{r3, r4, r5, pc}
 80013b2:	bf00      	nop
 80013b4:	42800000 	.word	0x42800000
 80013b8:	0800c32c 	.word	0x0800c32c

080013bc <place_slope_dd>:
//----------------------------------------------------------------------------------------------------------

void place_slope_dd(float *buffer, int index, float phase, float w, float slope_delta)
{
 80013bc:	b538      	push	{r3, r4, r5, lr}
	float r;
	int i;

	r = MINBLEP_PHASES * phase / w;
 80013be:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8001434 <place_slope_dd+0x78>
 80013c2:	ee20 0a27 	vmul.f32	s0, s0, s15
{
 80013c6:	ed2d 8b04 	vpush	{d8-d9}
	r = MINBLEP_PHASES * phase / w;
 80013ca:	eec0 8a20 	vdiv.f32	s17, s0, s1
{
 80013ce:	4604      	mov	r4, r0
 80013d0:	460d      	mov	r5, r1
	i = lrintf(r - 0.5f);
 80013d2:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80013d6:	ee38 0ac0 	vsub.f32	s0, s17, s0
{
 80013da:	eeb0 8a60 	vmov.f32	s16, s1
 80013de:	eeb0 9a41 	vmov.f32	s18, s2
	i = lrintf(r - 0.5f);
 80013e2:	f005 fa35 	bl	8006850 <lrintf>
	r -= (float)i;
 80013e6:	ee07 0a90 	vmov	s15, r0
 80013ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013ee:	4b12      	ldr	r3, [pc, #72]	; (8001438 <place_slope_dd+0x7c>)
	i &= MINBLEP_PHASE_MASK;  /* extreme modulation can cause i to be out-of-range */
 80013f0:	f000 003f 	and.w	r0, r0, #63	; 0x3f
	r -= (float)i;
 80013f4:	ee78 8ae7 	vsub.f32	s17, s17, s15

	slope_delta *= w;
 80013f8:	ee28 8a09 	vmul.f32	s16, s16, s18
 80013fc:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 8001400:	eb03 0380 	add.w	r3, r3, r0, lsl #2

	while (i < MINBLEP_PHASES * SLOPE_DD_PULSE_LENGTH) {
		buffer[index] += slope_delta * (slope_dd_table[i] + r * (slope_dd_table[i + 1] - slope_dd_table[i]));
 8001404:	edd3 7a00 	vldr	s15, [r3]
 8001408:	edd3 6a01 	vldr	s13, [r3, #4]
 800140c:	ed91 7a00 	vldr	s14, [r1]
 8001410:	ee76 6ae7 	vsub.f32	s13, s13, s15
		i += MINBLEP_PHASES;
 8001414:	3040      	adds	r0, #64	; 0x40
		buffer[index] += slope_delta * (slope_dd_table[i] + r * (slope_dd_table[i + 1] - slope_dd_table[i]));
 8001416:	eee6 7aa8 	vfma.f32	s15, s13, s17
	while (i < MINBLEP_PHASES * SLOPE_DD_PULSE_LENGTH) {
 800141a:	f5b0 5f8e 	cmp.w	r0, #4544	; 0x11c0
 800141e:	f503 7380 	add.w	r3, r3, #256	; 0x100
		buffer[index] += slope_delta * (slope_dd_table[i] + r * (slope_dd_table[i + 1] - slope_dd_table[i]));
 8001422:	eea7 7a88 	vfma.f32	s14, s15, s16
 8001426:	eca1 7a01 	vstmia	r1!, {s14}
	while (i < MINBLEP_PHASES * SLOPE_DD_PULSE_LENGTH) {
 800142a:	dbeb      	blt.n	8001404 <place_slope_dd+0x48>
		index++;
	}
}
 800142c:	ecbd 8b04 	vpop	{d8-d9}
 8001430:	bd38      	pop	{r3, r4, r5, pc}
 8001432:	bf00      	nop
 8001434:	42800000 	.word	0x42800000
 8001438:	08007c24 	.word	0x08007c24

0800143c <VCO_blepsaw_Init>:

/* ==== hard-sync-capable sawtooth oscillator ==== */

void VCO_blepsaw_Init(VCO_blepsaw_t *vco)
{
	vco->_init = true;
 800143c:	2301      	movs	r3, #1
 800143e:	f880 3548 	strb.w	r3, [r0, #1352]	; 0x548
	vco->amp = 1.0f;
 8001442:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001446:	6043      	str	r3, [r0, #4]
	vco->freq = 440.f;
 8001448:	4b06      	ldr	r3, [pc, #24]	; (8001464 <VCO_blepsaw_Init+0x28>)
 800144a:	60c3      	str	r3, [r0, #12]
	vco->syncin = 0.0f;
	vco->_z = 0.0f;
	vco->_j = 0;
 800144c:	2100      	movs	r1, #0
	vco->syncin = 0.0f;
 800144e:	2300      	movs	r3, #0
 8001450:	6103      	str	r3, [r0, #16]
	vco->_z = 0.0f;
 8001452:	6203      	str	r3, [r0, #32]
	vco->_j = 0;
 8001454:	f8c0 1544 	str.w	r1, [r0, #1348]	; 0x544
	memset (vco->_f, 0, (FILLEN + STEP_DD_PULSE_LENGTH) * sizeof (float));
 8001458:	f44f 62a4 	mov.w	r2, #1312	; 0x520
 800145c:	3024      	adds	r0, #36	; 0x24
 800145e:	f005 b904 	b.w	800666a <memset>
 8001462:	bf00      	nop
 8001464:	43dc0000 	.word	0x43dc0000

08001468 <VCO_blepsaw_SampleCompute>:
}

//----------------------------------------------------------------------------------------------------------

float VCO_blepsaw_SampleCompute(VCO_blepsaw_t *vco)
{
 8001468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800146a:	ed90 7a03 	vldr	s14, [r0, #12]
 800146e:	eddf 7a6a 	vldr	s15, [pc, #424]	; 8001618 <VCO_blepsaw_SampleCompute+0x1b0>
	freq = vco->freq;

	p = vco->_p;  /* phase [0, 1) */
	w = vco->_w;  /* phase increment */
	z = vco->_z;  /* low pass filter state */
	j = vco->_j;  /* index into buffer _f */
 8001472:	f8d0 5544 	ldr.w	r5, [r0, #1348]	; 0x544
{
 8001476:	ed2d 8b06 	vpush	{d8-d10}
 800147a:	ee87 9a27 	vdiv.f32	s18, s14, s15
 800147e:	4604      	mov	r4, r0
	syncin  = vco->syncin;
 8001480:	edd0 aa04 	vldr	s21, [r0, #16]
	z = vco->_z;  /* low pass filter state */
 8001484:	edd0 9a08 	vldr	s19, [r0, #32]
 8001488:	ee19 0a10 	vmov	r0, s18
 800148c:	f7ff f800 	bl	8000490 <__aeabi_f2d>

	if (vco->_init) {
 8001490:	f894 3548 	ldrb.w	r3, [r4, #1352]	; 0x548
 8001494:	4606      	mov	r6, r0
 8001496:	460f      	mov	r7, r1
 8001498:	eeb6 aa00 	vmov.f32	s20, #96	; 0x3f000000  0.5
 800149c:	2b00      	cmp	r3, #0
 800149e:	d17f      	bne.n	80015a0 <VCO_blepsaw_SampleCompute+0x138>
	p = vco->_p;  /* phase [0, 1) */
 80014a0:	ed94 8a06 	vldr	s16, [r4, #24]
	w = vco->_w;  /* phase increment */
 80014a4:	edd4 8a07 	vldr	s17, [r4, #28]

	//a = 0.2 + 0.8 * vco->_port [FILT];
	a = 0.5f; // when a = 1, LPfilter is disabled

	t = freq / SAMPLERATE;
	if (t < 1e-5) t = 1e-5;
 80014a8:	a359      	add	r3, pc, #356	; (adr r3, 8001610 <VCO_blepsaw_SampleCompute+0x1a8>)
 80014aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ae:	4630      	mov	r0, r6
 80014b0:	4639      	mov	r1, r7
 80014b2:	f7ff fab7 	bl	8000a24 <__aeabi_dcmplt>
 80014b6:	2800      	cmp	r0, #0
 80014b8:	f040 808a 	bne.w	80015d0 <VCO_blepsaw_SampleCompute+0x168>
	if (t > 0.5) t = 0.5;
 80014bc:	eeb4 9a4a 	vcmp.f32	s18, s20
 80014c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014c4:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80014c8:	bfc8      	it	gt
 80014ca:	eeb0 9a67 	vmovgt.f32	s18, s15
	dw = (t - w); // n= 1
 80014ce:	ee39 9a68 	vsub.f32	s18, s18, s17
	w += dw;
	p += w;

	if (syncin >= 1e-20f) {  /* sync to master */
 80014d2:	eddf 7a52 	vldr	s15, [pc, #328]	; 800161c <VCO_blepsaw_SampleCompute+0x1b4>
	w += dw;
 80014d6:	ee78 8a89 	vadd.f32	s17, s17, s18
	if (syncin >= 1e-20f) {  /* sync to master */
 80014da:	eef4 aae7 	vcmpe.f32	s21, s15
 80014de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	p += w;
 80014e2:	ee38 8a28 	vadd.f32	s16, s16, s17
 80014e6:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
	if (syncin >= 1e-20f) {  /* sync to master */
 80014ea:	db74      	blt.n	80015d6 <VCO_blepsaw_SampleCompute+0x16e>

		float eof_offset = (syncin - 1e-20f) * w;
 80014ec:	ee3a 9ae7 	vsub.f32	s18, s21, s15
 80014f0:	f104 0624 	add.w	r6, r4, #36	; 0x24
 80014f4:	ee29 9a28 	vmul.f32	s18, s18, s17
		float p_at_reset = p - eof_offset;
 80014f8:	ee38 8a49 	vsub.f32	s16, s16, s18
		p = eof_offset;

		/* place any DD that may have occurred in subsample before reset */
		if (p_at_reset >= 1.0f) {
 80014fc:	eeb4 8ac1 	vcmpe.f32	s16, s2
 8001500:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001504:	db09      	blt.n	800151a <VCO_blepsaw_SampleCompute+0xb2>
			p_at_reset -= 1.0f;
 8001506:	ee38 8a41 	vsub.f32	s16, s16, s2
			place_step_dd(vco->_f, j, p_at_reset + eof_offset, w, 1.0f);
 800150a:	eef0 0a68 	vmov.f32	s1, s17
 800150e:	ee39 0a08 	vadd.f32	s0, s18, s16
 8001512:	4629      	mov	r1, r5
 8001514:	4630      	mov	r0, r6
 8001516:	f7ff ff17 	bl	8001348 <place_step_dd>
		}

		/* now place reset DD */
		place_step_dd(vco->_f, j, p, w, p_at_reset);
 800151a:	eeb0 1a48 	vmov.f32	s2, s16
 800151e:	eef0 0a68 	vmov.f32	s1, s17
 8001522:	eeb0 0a49 	vmov.f32	s0, s18
 8001526:	4629      	mov	r1, r5
 8001528:	4630      	mov	r0, r6
 800152a:	f7ff ff0d 	bl	8001348 <place_step_dd>

		vco->syncout = syncin;  /* best we can do is pass on upstream sync */
 800152e:	edc4 aa05 	vstr	s21, [r4, #20]
 8001532:	eb04 0385 	add.w	r3, r4, r5, lsl #2

	} else {

		vco->syncout = 0.0f;
	}
	vco->_f[j + DD_SAMPLE_DELAY] += 0.5f - p;
 8001536:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800153a:	ee3a 7a49 	vsub.f32	s14, s20, s18

	z += a * (vco->_f[j] - z); // LP filtering
	vco->out = vco->amp * z;

	if (++j == FILLEN)
 800153e:	3501      	adds	r5, #1
	vco->_f[j + DD_SAMPLE_DELAY] += 0.5f - p;
 8001540:	ee77 7a87 	vadd.f32	s15, s15, s14
	if (++j == FILLEN)
 8001544:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
	vco->_f[j + DD_SAMPLE_DELAY] += 0.5f - p;
 8001548:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	z += a * (vco->_f[j] - z); // LP filtering
 800154c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
	vco->out = vco->amp * z;
 8001550:	ed94 8a01 	vldr	s16, [r4, #4]
	z += a * (vco->_f[j] - z); // LP filtering
 8001554:	ee77 7ae9 	vsub.f32	s15, s15, s19
 8001558:	eee7 9a8a 	vfma.f32	s19, s15, s20
	vco->out = vco->amp * z;
 800155c:	ee29 8a88 	vmul.f32	s16, s19, s16
 8001560:	ed84 8a00 	vstr	s16, [r4]
	if (++j == FILLEN)
 8001564:	d10f      	bne.n	8001586 <VCO_blepsaw_SampleCompute+0x11e>
	{
		j = 0;
		memcpy (vco->_f, vco->_f + FILLEN, STEP_DD_PULSE_LENGTH * sizeof (float));
 8001566:	f44f 7290 	mov.w	r2, #288	; 0x120
 800156a:	f204 4124 	addw	r1, r4, #1060	; 0x424
 800156e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001572:	f005 f86f 	bl	8006654 <memcpy>
		memset (vco->_f + STEP_DD_PULSE_LENGTH, 0,  FILLEN * sizeof (float));
 8001576:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800157a:	2100      	movs	r1, #0
 800157c:	f504 70a2 	add.w	r0, r4, #324	; 0x144
 8001580:	f005 f873 	bl	800666a <memset>
		j = 0;
 8001584:	2500      	movs	r5, #0
	vco->_w = w;
	vco->_z = z;
	vco->_j = j;

	return vco->out;
}
 8001586:	eeb0 0a48 	vmov.f32	s0, s16
	vco->_p = p;
 800158a:	ed84 9a06 	vstr	s18, [r4, #24]
	vco->_w = w;
 800158e:	edc4 8a07 	vstr	s17, [r4, #28]
	vco->_z = z;
 8001592:	edc4 9a08 	vstr	s19, [r4, #32]
}
 8001596:	ecbd 8b06 	vpop	{d8-d10}
	vco->_j = j;
 800159a:	f8c4 5544 	str.w	r5, [r4, #1348]	; 0x544
}
 800159e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (w < 1e-5) w = 1e-5;
 80015a0:	a31b      	add	r3, pc, #108	; (adr r3, 8001610 <VCO_blepsaw_SampleCompute+0x1a8>)
 80015a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a6:	f7ff fa3d 	bl	8000a24 <__aeabi_dcmplt>
 80015aa:	b970      	cbnz	r0, 80015ca <VCO_blepsaw_SampleCompute+0x162>
		if (w > 0.5) w = 0.5;
 80015ac:	eeb4 9aca 	vcmpe.f32	s18, s20
 80015b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		w = freq / SAMPLERATE;
 80015b4:	bfd4      	ite	le
 80015b6:	eef0 8a49 	vmovle.f32	s17, s18
 80015ba:	eef0 8a4a 	vmovgt.f32	s17, s20
		vco->_init = false;
 80015be:	2300      	movs	r3, #0
 80015c0:	f884 3548 	strb.w	r3, [r4, #1352]	; 0x548
		p = 0.5f;
 80015c4:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 80015c8:	e76e      	b.n	80014a8 <VCO_blepsaw_SampleCompute+0x40>
		if (w < 1e-5) w = 1e-5;
 80015ca:	eddf 8a15 	vldr	s17, [pc, #84]	; 8001620 <VCO_blepsaw_SampleCompute+0x1b8>
 80015ce:	e7f6      	b.n	80015be <VCO_blepsaw_SampleCompute+0x156>
	if (t < 1e-5) t = 1e-5;
 80015d0:	ed9f 9a13 	vldr	s18, [pc, #76]	; 8001620 <VCO_blepsaw_SampleCompute+0x1b8>
 80015d4:	e77b      	b.n	80014ce <VCO_blepsaw_SampleCompute+0x66>
	} else if (p >= 1.0f) {  /* normal phase reset */
 80015d6:	eeb4 8ac1 	vcmpe.f32	s16, s2
 80015da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015de:	db11      	blt.n	8001604 <VCO_blepsaw_SampleCompute+0x19c>
		p -= 1.0f;
 80015e0:	ee38 9a41 	vsub.f32	s18, s16, s2
		place_step_dd(vco->_f, j, p, w, 1.0f);
 80015e4:	eef0 0a68 	vmov.f32	s1, s17
		vco->syncout = p / w + 1e-20f;
 80015e8:	ee89 7a28 	vdiv.f32	s14, s18, s17
		place_step_dd(vco->_f, j, p, w, 1.0f);
 80015ec:	4629      	mov	r1, r5
 80015ee:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80015f2:	eeb0 0a49 	vmov.f32	s0, s18
		vco->syncout = p / w + 1e-20f;
 80015f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015fa:	edc4 7a05 	vstr	s15, [r4, #20]
		place_step_dd(vco->_f, j, p, w, 1.0f);
 80015fe:	f7ff fea3 	bl	8001348 <place_step_dd>
 8001602:	e796      	b.n	8001532 <VCO_blepsaw_SampleCompute+0xca>
		vco->syncout = 0.0f;
 8001604:	2300      	movs	r3, #0
 8001606:	6163      	str	r3, [r4, #20]
	p += w;
 8001608:	eeb0 9a48 	vmov.f32	s18, s16
 800160c:	e791      	b.n	8001532 <VCO_blepsaw_SampleCompute+0xca>
 800160e:	bf00      	nop
 8001610:	88e368f1 	.word	0x88e368f1
 8001614:	3ee4f8b5 	.word	0x3ee4f8b5
 8001618:	472c4400 	.word	0x472c4400
 800161c:	1e3ce508 	.word	0x1e3ce508
 8001620:	3727c5ac 	.word	0x3727c5ac

08001624 <VCO_bleprect_Init>:
//----------------------------------------------------------------------------------------------------------
/* ==== variable-width, hard-sync-capable rectangular oscillator ==== */

void VCO_bleprect_Init(VCO_bleprect_t *vco)
{
	vco->_init = true;
 8001624:	2301      	movs	r3, #1
 8001626:	f880 3558 	strb.w	r3, [r0, #1368]	; 0x558
	vco->amp = 1.0f;
 800162a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800162e:	6043      	str	r3, [r0, #4]
	vco->freq = 440.f;
 8001630:	4b06      	ldr	r3, [pc, #24]	; (800164c <VCO_bleprect_Init+0x28>)
 8001632:	60c3      	str	r3, [r0, #12]
	vco->syncin = 0.0f;
	vco->waveform = 0.0f;
	vco->_z = 0.0f;
	vco->_j = 0;
 8001634:	2100      	movs	r1, #0
	vco->syncin = 0.0f;
 8001636:	2300      	movs	r3, #0
 8001638:	6143      	str	r3, [r0, #20]
	vco->waveform = 0.0f;
 800163a:	6103      	str	r3, [r0, #16]
	vco->_z = 0.0f;
 800163c:	62c3      	str	r3, [r0, #44]	; 0x2c
	vco->_j = 0;
 800163e:	f8c0 1550 	str.w	r1, [r0, #1360]	; 0x550
	memset (vco->_f, 0, (FILLEN + STEP_DD_PULSE_LENGTH) * sizeof (float));
 8001642:	f44f 62a4 	mov.w	r2, #1312	; 0x520
 8001646:	3030      	adds	r0, #48	; 0x30
 8001648:	f005 b80f 	b.w	800666a <memset>
 800164c:	43dc0000 	.word	0x43dc0000

08001650 <VCO_bleprect_SampleCompute>:
}
////----------------------------------------------------------------------------------------------------------

float VCO_bleprect_SampleCompute(VCO_bleprect_t *vco)
{
 8001650:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 8001654:	ed90 7a03 	vldr	s14, [r0, #12]
 8001658:	eddf 7ae7 	vldr	s15, [pc, #924]	; 80019f8 <VCO_bleprect_SampleCompute+0x3a8>
	p = vco->_p;  /* phase [0, 1) */
	w = vco->_w;  /* phase increment */
	b = vco->_b;  /* duty cycle (0, 1) */
	x = vco->_x;  /* temporary output variable */
	z = vco->_z;  /* low pass filter state */
	j = vco->_j;  /* index into buffer _f */
 800165c:	f8d0 5550 	ldr.w	r5, [r0, #1360]	; 0x550
{
 8001660:	ed2d 8b0a 	vpush	{d8-d12}
 8001664:	eec7 9a27 	vdiv.f32	s19, s14, s15
 8001668:	4604      	mov	r4, r0
	syncin  = vco->syncin;
 800166a:	ed90 ca05 	vldr	s24, [r0, #20]
	z = vco->_z;  /* low pass filter state */
 800166e:	ed90 ba0b 	vldr	s22, [r0, #44]	; 0x2c
 8001672:	ee19 0a90 	vmov	r0, s19
 8001676:	f7fe ff0b 	bl	8000490 <__aeabi_f2d>
	k = vco->_k;  /* output state, 0 = high (0.5f), 1 = low (-0.5f) */
	//
	if (vco->_init) {
 800167a:	f894 3558 	ldrb.w	r3, [r4, #1368]	; 0x558
 800167e:	4680      	mov	r8, r0
 8001680:	4689      	mov	r9, r1
 8001682:	eef6 ba00 	vmov.f32	s23, #96	; 0x3f000000  0.5
 8001686:	eef7 aa00 	vmov.f32	s21, #112	; 0x3f800000  1.0
 800168a:	2b00      	cmp	r3, #0
 800168c:	f040 80d5 	bne.w	800183a <VCO_bleprect_SampleCompute+0x1ea>
	p = vco->_p;  /* phase [0, 1) */
 8001690:	ed94 8a07 	vldr	s16, [r4, #28]
	w = vco->_w;  /* phase increment */
 8001694:	edd4 8a08 	vldr	s17, [r4, #32]
	b = vco->_b;  /* duty cycle (0, 1) */
 8001698:	ed94 9a09 	vldr	s18, [r4, #36]	; 0x24
	x = vco->_x;  /* temporary output variable */
 800169c:	ed94 aa0a 	vldr	s20, [r4, #40]	; 0x28
	k = vco->_k;  /* output state, 0 = high (0.5f), 1 = low (-0.5f) */
 80016a0:	f8d4 6554 	ldr.w	r6, [r4, #1364]	; 0x554
	//
	//	a = 0.2 + 0.8 * vco->_port [FILT];
	a = 0.5f; // when a = 1, LPfilter is disabled

	t = freq / SAMPLERATE;
	if (t < 1e-5) t = 1e-5;
 80016a4:	a3d2      	add	r3, pc, #840	; (adr r3, 80019f0 <VCO_bleprect_SampleCompute+0x3a0>)
 80016a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016aa:	4640      	mov	r0, r8
 80016ac:	4649      	mov	r1, r9
 80016ae:	f7ff f9b9 	bl	8000a24 <__aeabi_dcmplt>
 80016b2:	2800      	cmp	r0, #0
 80016b4:	f040 80fb 	bne.w	80018ae <VCO_bleprect_SampleCompute+0x25e>
	if (t > 0.5) t = 0.5;
 80016b8:	eef4 9a6b 	vcmp.f32	s19, s23
 80016bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016c0:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80016c4:	bfc8      	it	gt
 80016c6:	eef0 9a67 	vmovgt.f32	s19, s15
	dw = (t - w) ;
	t = 0.5 * (1.0 + vco->waveform );
 80016ca:	6920      	ldr	r0, [r4, #16]
 80016cc:	f7fe fee0 	bl	8000490 <__aeabi_f2d>
 80016d0:	2200      	movs	r2, #0
 80016d2:	4bca      	ldr	r3, [pc, #808]	; (80019fc <VCO_bleprect_SampleCompute+0x3ac>)
 80016d4:	f7fe fd7e 	bl	80001d4 <__adddf3>
 80016d8:	2200      	movs	r2, #0
 80016da:	4bc9      	ldr	r3, [pc, #804]	; (8001a00 <VCO_bleprect_SampleCompute+0x3b0>)
 80016dc:	f7fe ff30 	bl	8000540 <__aeabi_dmul>
 80016e0:	f7ff f9c8 	bl	8000a74 <__aeabi_d2f>
 80016e4:	ee07 0a10 	vmov	s14, r0
	if (t < w) t = w;
 80016e8:	eef4 8a47 	vcmp.f32	s17, s14
 80016ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	if (t > 1.0f - w) t = 1.0f - w;
 80016f0:	ee7a 7ae8 	vsub.f32	s15, s21, s17
	if (t < w) t = w;
 80016f4:	bfc8      	it	gt
 80016f6:	eeb0 7a68 	vmovgt.f32	s14, s17
	dw = (t - w) ;
 80016fa:	ee79 9ae8 	vsub.f32	s19, s19, s17
	if (t > 1.0f - w) t = 1.0f - w;
 80016fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	db = (t - b) ;

	w += dw;
 8001706:	ee78 8aa9 	vadd.f32	s17, s17, s19
	b += db;
	p += w;

	if (syncin >= 1e-20f) {  /* sync to master */
 800170a:	eddf 9abe 	vldr	s19, [pc, #760]	; 8001a04 <VCO_bleprect_SampleCompute+0x3b4>
	if (t > 1.0f - w) t = 1.0f - w;
 800170e:	bf58      	it	pl
 8001710:	eef0 7a47 	vmovpl.f32	s15, s14
	db = (t - b) ;
 8001714:	ee77 7ac9 	vsub.f32	s15, s15, s18
	if (syncin >= 1e-20f) {  /* sync to master */
 8001718:	eeb4 cae9 	vcmpe.f32	s24, s19
 800171c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	b += db;
 8001720:	ee39 9a27 	vadd.f32	s18, s18, s15
	p += w;
 8001724:	ee38 8a28 	vadd.f32	s16, s16, s17
 8001728:	eef0 ca69 	vmov.f32	s25, s19
	if (syncin >= 1e-20f) {  /* sync to master */
 800172c:	f2c0 80f0 	blt.w	8001910 <VCO_bleprect_SampleCompute+0x2c0>
		//
		float eof_offset = (syncin - 1e-20f) * w;
 8001730:	ee7c 9a69 	vsub.f32	s19, s24, s19
 8001734:	ee69 9aa8 	vmul.f32	s19, s19, s17
		float p_at_reset = p - eof_offset;
 8001738:	ee38 8a69 	vsub.f32	s16, s16, s19
		p = eof_offset;

		/* place any DDs that may have occurred in subsample before reset */
		if (!k) {
 800173c:	2e00      	cmp	r6, #0
 800173e:	f040 80b9 	bne.w	80018b4 <VCO_bleprect_SampleCompute+0x264>
			if (p_at_reset >= b) {
 8001742:	eeb4 9ac8 	vcmpe.f32	s18, s16
 8001746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800174a:	f200 8149 	bhi.w	80019e0 <VCO_bleprect_SampleCompute+0x390>
				place_step_dd(vco->_f, j, p_at_reset - b + eof_offset, w, -1.0f);
 800174e:	ee38 0a49 	vsub.f32	s0, s16, s18
 8001752:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 8001756:	eef0 0a68 	vmov.f32	s1, s17
 800175a:	ee30 0a29 	vadd.f32	s0, s0, s19
 800175e:	4629      	mov	r1, r5
 8001760:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8001764:	f7ff fdf0 	bl	8001348 <place_step_dd>
				k = 1;
				x = -0.5f;
			}
			if (p_at_reset >= 1.0f) {
 8001768:	eeb4 8aea 	vcmpe.f32	s16, s21
 800176c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001770:	f2c0 80c5 	blt.w	80018fe <VCO_bleprect_SampleCompute+0x2ae>
				p_at_reset -= 1.0f;
 8001774:	ee38 8a6a 	vsub.f32	s16, s16, s21
				place_step_dd(vco->_f, j, p_at_reset + eof_offset, w, 1.0f);
 8001778:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 800177c:	ee38 0a29 	vadd.f32	s0, s16, s19
 8001780:	eef0 0a68 	vmov.f32	s1, s17
			}
		}

		/* now place reset DD */
		if (k) {
			place_step_dd(vco->_f, j, p, w, 1.0f);
 8001784:	4629      	mov	r1, r5
 8001786:	f104 0030 	add.w	r0, r4, #48	; 0x30
 800178a:	f7ff fddd 	bl	8001348 <place_step_dd>
 800178e:	eeb6 aa00 	vmov.f32	s20, #96	; 0x3f000000  0.5
			k = 0;
			x = 0.5f;
		}
		if (p >= b) {
 8001792:	eeb4 9ae9 	vcmpe.f32	s18, s19
 8001796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800179a:	f200 80b7 	bhi.w	800190c <VCO_bleprect_SampleCompute+0x2bc>
			place_step_dd(vco->_f, j, p - b, w, -1.0f);
 800179e:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 80017a2:	eef0 0a68 	vmov.f32	s1, s17
 80017a6:	ee39 0ac9 	vsub.f32	s0, s19, s18
 80017aa:	4629      	mov	r1, r5
 80017ac:	f104 0030 	add.w	r0, r4, #48	; 0x30
 80017b0:	f7ff fdca 	bl	8001348 <place_step_dd>
			k = 1;
			x = -0.5f;
 80017b4:	eebe aa00 	vmov.f32	s20, #224	; 0xbf000000 -0.5
			k = 1;
 80017b8:	2601      	movs	r6, #1
		}

		vco->syncout = syncin;  /* best we can do is pass on upstream sync */
 80017ba:	ed84 ca06 	vstr	s24, [r4, #24]
		p = eof_offset;
 80017be:	eeb0 8a69 	vmov.f32	s16, s19
 80017c2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
			place_step_dd(vco->_f, j, p - b, w, -1.0f);
			k = 1;
			x = -0.5f;
		}
	}
	vco->_f[j + DD_SAMPLE_DELAY] += x;
 80017c6:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80017ca:	ee77 7a8a 	vadd.f32	s15, s15, s20

	z += a * (vco->_f[j] - z);
	vco->out = vco->amp * z;

	if (++j == FILLEN)
 80017ce:	3501      	adds	r5, #1
	vco->_f[j + DD_SAMPLE_DELAY] += x;
 80017d0:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
	z += a * (vco->_f[j] - z);
 80017d4:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
	vco->out = vco->amp * z;
 80017d8:	edd4 9a01 	vldr	s19, [r4, #4]
	z += a * (vco->_f[j] - z);
 80017dc:	ee77 7acb 	vsub.f32	s15, s15, s22
	if (++j == FILLEN)
 80017e0:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
	z += a * (vco->_f[j] - z);
 80017e4:	eea7 baab 	vfma.f32	s22, s15, s23
	vco->out = vco->amp * z;
 80017e8:	ee6b 9a29 	vmul.f32	s19, s22, s19
 80017ec:	edc4 9a00 	vstr	s19, [r4]
	if (++j == FILLEN)
 80017f0:	d10f      	bne.n	8001812 <VCO_bleprect_SampleCompute+0x1c2>
	{
		j = 0;
		memcpy (vco->_f, vco->_f + FILLEN, STEP_DD_PULSE_LENGTH * sizeof (float));
 80017f2:	f44f 7290 	mov.w	r2, #288	; 0x120
 80017f6:	f504 6186 	add.w	r1, r4, #1072	; 0x430
 80017fa:	f104 0030 	add.w	r0, r4, #48	; 0x30
 80017fe:	f004 ff29 	bl	8006654 <memcpy>
		memset (vco->_f + STEP_DD_PULSE_LENGTH, 0,  FILLEN * sizeof (float));
 8001802:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001806:	2100      	movs	r1, #0
 8001808:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800180c:	f004 ff2d 	bl	800666a <memset>
		j = 0;
 8001810:	2500      	movs	r5, #0
	vco->_j = j;
	vco->_k = k;

	return vco->out;

}
 8001812:	eeb0 0a69 	vmov.f32	s0, s19
	vco->_p = p;
 8001816:	ed84 8a07 	vstr	s16, [r4, #28]
	vco->_w = w;
 800181a:	edc4 8a08 	vstr	s17, [r4, #32]
	vco->_b = b;
 800181e:	ed84 9a09 	vstr	s18, [r4, #36]	; 0x24
	vco->_x = x;
 8001822:	ed84 aa0a 	vstr	s20, [r4, #40]	; 0x28
	vco->_z = z;
 8001826:	ed84 ba0b 	vstr	s22, [r4, #44]	; 0x2c
}
 800182a:	ecbd 8b0a 	vpop	{d8-d12}
	vco->_j = j;
 800182e:	f8c4 5550 	str.w	r5, [r4, #1360]	; 0x550
	vco->_k = k;
 8001832:	f8c4 6554 	str.w	r6, [r4, #1364]	; 0x554
}
 8001836:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
		if (w < 1e-5) w = 1e-5;
 800183a:	a36d      	add	r3, pc, #436	; (adr r3, 80019f0 <VCO_bleprect_SampleCompute+0x3a0>)
 800183c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001840:	f7ff f8f0 	bl	8000a24 <__aeabi_dcmplt>
 8001844:	bb80      	cbnz	r0, 80018a8 <VCO_bleprect_SampleCompute+0x258>
		w = freq / SAMPLERATE;
 8001846:	eef4 9aeb 	vcmpe.f32	s19, s23
 800184a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800184e:	bfd4      	ite	le
 8001850:	eef0 8a69 	vmovle.f32	s17, s19
 8001854:	eef0 8a6b 	vmovgt.f32	s17, s23
		b = 0.5 * (1.0 + vco->waveform );
 8001858:	6920      	ldr	r0, [r4, #16]
		p = 0.0f;
 800185a:	ed9f 8a6b 	vldr	s16, [pc, #428]	; 8001a08 <VCO_bleprect_SampleCompute+0x3b8>
		b = 0.5 * (1.0 + vco->waveform );
 800185e:	f7fe fe17 	bl	8000490 <__aeabi_f2d>
 8001862:	2200      	movs	r2, #0
 8001864:	4b65      	ldr	r3, [pc, #404]	; (80019fc <VCO_bleprect_SampleCompute+0x3ac>)
 8001866:	f7fe fcb5 	bl	80001d4 <__adddf3>
 800186a:	2200      	movs	r2, #0
 800186c:	4b64      	ldr	r3, [pc, #400]	; (8001a00 <VCO_bleprect_SampleCompute+0x3b0>)
 800186e:	f7fe fe67 	bl	8000540 <__aeabi_dmul>
 8001872:	f7ff f8ff 	bl	8000a74 <__aeabi_d2f>
 8001876:	ee07 0a90 	vmov	s15, r0
		if (b < w) b = w;
 800187a:	eef4 8a67 	vcmp.f32	s17, s15
 800187e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		if (b > 1.0f - w) b = 1.0f - w;
 8001882:	ee3a 9ae8 	vsub.f32	s18, s21, s17
		if (b < w) b = w;
 8001886:	bfc8      	it	gt
 8001888:	eef0 7a68 	vmovgt.f32	s15, s17
		if (b > 1.0f - w) b = 1.0f - w;
 800188c:	eeb4 9ae7 	vcmpe.f32	s18, s15
 8001890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		vco->_init = false;
 8001894:	f04f 0600 	mov.w	r6, #0
		if (b > 1.0f - w) b = 1.0f - w;
 8001898:	bf58      	it	pl
 800189a:	eeb0 9a67 	vmovpl.f32	s18, s15
		vco->_init = false;
 800189e:	f884 6558 	strb.w	r6, [r4, #1368]	; 0x558
		x = 0.5f;
 80018a2:	eeb6 aa00 	vmov.f32	s20, #96	; 0x3f000000  0.5
 80018a6:	e6fd      	b.n	80016a4 <VCO_bleprect_SampleCompute+0x54>
		if (w < 1e-5) w = 1e-5;
 80018a8:	eddf 8a58 	vldr	s17, [pc, #352]	; 8001a0c <VCO_bleprect_SampleCompute+0x3bc>
 80018ac:	e7d4      	b.n	8001858 <VCO_bleprect_SampleCompute+0x208>
	if (t < 1e-5) t = 1e-5;
 80018ae:	eddf 9a57 	vldr	s19, [pc, #348]	; 8001a0c <VCO_bleprect_SampleCompute+0x3bc>
 80018b2:	e70a      	b.n	80016ca <VCO_bleprect_SampleCompute+0x7a>
			if (p_at_reset >= 1.0f) {
 80018b4:	eeb4 8aea 	vcmpe.f32	s16, s21
 80018b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018bc:	db1f      	blt.n	80018fe <VCO_bleprect_SampleCompute+0x2ae>
				p_at_reset -= 1.0f;
 80018be:	ee38 8a6a 	vsub.f32	s16, s16, s21
 80018c2:	f104 0630 	add.w	r6, r4, #48	; 0x30
				place_step_dd(vco->_f, j, p_at_reset + eof_offset, w, 1.0f);
 80018c6:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 80018ca:	eef0 0a68 	vmov.f32	s1, s17
 80018ce:	ee39 0a88 	vadd.f32	s0, s19, s16
 80018d2:	4629      	mov	r1, r5
 80018d4:	4630      	mov	r0, r6
 80018d6:	f7ff fd37 	bl	8001348 <place_step_dd>
			if (!k && p_at_reset >= b) {
 80018da:	eeb4 9ac8 	vcmpe.f32	s18, s16
 80018de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018e2:	f63f af54 	bhi.w	800178e <VCO_bleprect_SampleCompute+0x13e>
				place_step_dd(vco->_f, j, p_at_reset - b + eof_offset, w, -1.0f);
 80018e6:	ee38 8a49 	vsub.f32	s16, s16, s18
 80018ea:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 80018ee:	eef0 0a68 	vmov.f32	s1, s17
 80018f2:	ee38 0a29 	vadd.f32	s0, s16, s19
 80018f6:	4629      	mov	r1, r5
 80018f8:	4630      	mov	r0, r6
 80018fa:	f7ff fd25 	bl	8001348 <place_step_dd>
			place_step_dd(vco->_f, j, p, w, 1.0f);
 80018fe:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 8001902:	eef0 0a68 	vmov.f32	s1, s17
 8001906:	eeb0 0a69 	vmov.f32	s0, s19
 800190a:	e73b      	b.n	8001784 <VCO_bleprect_SampleCompute+0x134>
 800190c:	2600      	movs	r6, #0
 800190e:	e754      	b.n	80017ba <VCO_bleprect_SampleCompute+0x16a>
	} else if (!k) {  /* normal operation, signal currently high */
 8001910:	bb9e      	cbnz	r6, 800197a <VCO_bleprect_SampleCompute+0x32a>
		if (p >= b) {
 8001912:	eeb4 9ac8 	vcmpe.f32	s18, s16
 8001916:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800191a:	d828      	bhi.n	800196e <VCO_bleprect_SampleCompute+0x31e>
			place_step_dd(vco->_f, j, p - b, w, -1.0f);
 800191c:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 8001920:	eef0 0a68 	vmov.f32	s1, s17
 8001924:	ee38 0a49 	vsub.f32	s0, s16, s18
 8001928:	4629      	mov	r1, r5
 800192a:	f104 0030 	add.w	r0, r4, #48	; 0x30
 800192e:	f7ff fd0b 	bl	8001348 <place_step_dd>
			x = -0.5f;
 8001932:	eebe aa00 	vmov.f32	s20, #224	; 0xbf000000 -0.5
			k = 1;
 8001936:	2301      	movs	r3, #1
		if (p >= 1.0f) {
 8001938:	eeb4 8aea 	vcmpe.f32	s16, s21
 800193c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001940:	db17      	blt.n	8001972 <VCO_bleprect_SampleCompute+0x322>
			p -= 1.0f;
 8001942:	ee38 8a6a 	vsub.f32	s16, s16, s21
			place_step_dd(vco->_f, j, p, w, 1.0f);
 8001946:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
			vco->syncout = p / w + 1e-20f;
 800194a:	eec8 7a28 	vdiv.f32	s15, s16, s17
			place_step_dd(vco->_f, j, p, w, 1.0f);
 800194e:	4629      	mov	r1, r5
 8001950:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8001954:	eef0 0a68 	vmov.f32	s1, s17
			vco->syncout = p / w + 1e-20f;
 8001958:	ee77 7aac 	vadd.f32	s15, s15, s25
			place_step_dd(vco->_f, j, p, w, 1.0f);
 800195c:	eeb0 0a48 	vmov.f32	s0, s16
			vco->syncout = p / w + 1e-20f;
 8001960:	edc4 7a06 	vstr	s15, [r4, #24]
			place_step_dd(vco->_f, j, p, w, 1.0f);
 8001964:	f7ff fcf0 	bl	8001348 <place_step_dd>
			x = 0.5f;
 8001968:	eeb6 aa00 	vmov.f32	s20, #96	; 0x3f000000  0.5
 800196c:	e729      	b.n	80017c2 <VCO_bleprect_SampleCompute+0x172>
 800196e:	4633      	mov	r3, r6
 8001970:	e7e2      	b.n	8001938 <VCO_bleprect_SampleCompute+0x2e8>
			vco->syncout = 0.0f;
 8001972:	2200      	movs	r2, #0
 8001974:	61a2      	str	r2, [r4, #24]
 8001976:	461e      	mov	r6, r3
 8001978:	e723      	b.n	80017c2 <VCO_bleprect_SampleCompute+0x172>
		if (p >= 1.0f) {
 800197a:	eeb4 8aea 	vcmpe.f32	s16, s21
 800197e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001982:	db1c      	blt.n	80019be <VCO_bleprect_SampleCompute+0x36e>
			p -= 1.0f;
 8001984:	ee38 8a6a 	vsub.f32	s16, s16, s21
			place_step_dd(vco->_f, j, p, w, 1.0f);
 8001988:	f104 0630 	add.w	r6, r4, #48	; 0x30
			vco->syncout = p / w + 1e-20f;
 800198c:	eec8 7a28 	vdiv.f32	s15, s16, s17
			place_step_dd(vco->_f, j, p, w, 1.0f);
 8001990:	4629      	mov	r1, r5
 8001992:	4630      	mov	r0, r6
 8001994:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
			vco->syncout = p / w + 1e-20f;
 8001998:	ee77 9aa9 	vadd.f32	s19, s15, s19
			place_step_dd(vco->_f, j, p, w, 1.0f);
 800199c:	eef0 0a68 	vmov.f32	s1, s17
			vco->syncout = p / w + 1e-20f;
 80019a0:	edc4 9a06 	vstr	s19, [r4, #24]
			place_step_dd(vco->_f, j, p, w, 1.0f);
 80019a4:	eeb0 0a48 	vmov.f32	s0, s16
 80019a8:	f7ff fcce 	bl	8001348 <place_step_dd>
		if (!k && p >= b) {
 80019ac:	eeb4 9ac8 	vcmpe.f32	s18, s16
 80019b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019b4:	d906      	bls.n	80019c4 <VCO_bleprect_SampleCompute+0x374>
			x = 0.5f;
 80019b6:	eeb6 aa00 	vmov.f32	s20, #96	; 0x3f000000  0.5
 80019ba:	2600      	movs	r6, #0
 80019bc:	e701      	b.n	80017c2 <VCO_bleprect_SampleCompute+0x172>
			vco->syncout = 0.0f;
 80019be:	2300      	movs	r3, #0
 80019c0:	61a3      	str	r3, [r4, #24]
 80019c2:	e6fe      	b.n	80017c2 <VCO_bleprect_SampleCompute+0x172>
			place_step_dd(vco->_f, j, p - b, w, -1.0f);
 80019c4:	4630      	mov	r0, r6
 80019c6:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 80019ca:	eef0 0a68 	vmov.f32	s1, s17
 80019ce:	ee38 0a49 	vsub.f32	s0, s16, s18
 80019d2:	4629      	mov	r1, r5
 80019d4:	f7ff fcb8 	bl	8001348 <place_step_dd>
			x = -0.5f;
 80019d8:	eebe aa00 	vmov.f32	s20, #224	; 0xbf000000 -0.5
			k = 1;
 80019dc:	2601      	movs	r6, #1
 80019de:	e6f0      	b.n	80017c2 <VCO_bleprect_SampleCompute+0x172>
			if (p_at_reset >= 1.0f) {
 80019e0:	eeb4 8aea 	vcmpe.f32	s16, s21
 80019e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019e8:	f6bf aec4 	bge.w	8001774 <VCO_bleprect_SampleCompute+0x124>
 80019ec:	e6d1      	b.n	8001792 <VCO_bleprect_SampleCompute+0x142>
 80019ee:	bf00      	nop
 80019f0:	88e368f1 	.word	0x88e368f1
 80019f4:	3ee4f8b5 	.word	0x3ee4f8b5
 80019f8:	472c4400 	.word	0x472c4400
 80019fc:	3ff00000 	.word	0x3ff00000
 8001a00:	3fe00000 	.word	0x3fe00000
 8001a04:	1e3ce508 	.word	0x1e3ce508
 8001a08:	00000000 	.word	0x00000000
 8001a0c:	3727c5ac 	.word	0x3727c5ac

08001a10 <VCO_bleptri_Init>:

///* ==== variable-slope, hard-sync-capable triangle oscillator ==== */

void VCO_bleptri_Init(VCO_bleptri_t *vco)
{
	vco->amp = 1.0f;
 8001a10:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001a14:	6043      	str	r3, [r0, #4]
	vco->freq = 440.f;
 8001a16:	4b08      	ldr	r3, [pc, #32]	; (8001a38 <VCO_bleptri_Init+0x28>)
 8001a18:	60c3      	str	r3, [r0, #12]
	vco->syncin = 0.0f;
	vco->waveform = 0.0f;
	vco->_init = true;
 8001a1a:	2201      	movs	r2, #1
	vco->syncin = 0.0f;
 8001a1c:	2300      	movs	r3, #0
	vco->_z = 0.0f;
	vco->_j = 0;
 8001a1e:	2100      	movs	r1, #0
	vco->_init = true;
 8001a20:	f880 2554 	strb.w	r2, [r0, #1364]	; 0x554
	vco->syncin = 0.0f;
 8001a24:	6143      	str	r3, [r0, #20]
	vco->waveform = 0.0f;
 8001a26:	6103      	str	r3, [r0, #16]
	vco->_z = 0.0f;
 8001a28:	6283      	str	r3, [r0, #40]	; 0x28
	vco->_j = 0;
 8001a2a:	f8c0 154c 	str.w	r1, [r0, #1356]	; 0x54c
	memset (vco->_f, 0, (FILLEN + STEP_DD_PULSE_LENGTH) * sizeof (float));
 8001a2e:	f44f 62a4 	mov.w	r2, #1312	; 0x520
 8001a32:	302c      	adds	r0, #44	; 0x2c
 8001a34:	f004 be19 	b.w	800666a <memset>
 8001a38:	43dc0000 	.word	0x43dc0000
 8001a3c:	00000000 	.word	0x00000000

08001a40 <VCO_bleptri_SampleCompute>:
}
////----------------------------------------------------------------------------------------------------------

float VCO_bleptri_SampleCompute(VCO_bleptri_t *vco)
{
 8001a40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001a44:	ed90 7a03 	vldr	s14, [r0, #12]
 8001a48:	eddf 7ae3 	vldr	s15, [pc, #908]	; 8001dd8 <VCO_bleptri_SampleCompute+0x398>
	freq = vco->freq;
	p = vco->_p;  /* phase [0, 1) */
	w = vco->_w;  /* phase increment */
	b = vco->_b;  /* duty cycle (0, 1) */
	z = vco->_z;  /* low pass filter state */
	j = vco->_j;  /* index into buffer _f */
 8001a4c:	f8d0 554c 	ldr.w	r5, [r0, #1356]	; 0x54c
{
 8001a50:	ed2d 8b0c 	vpush	{d8-d13}
 8001a54:	eec7 9a27 	vdiv.f32	s19, s14, s15
 8001a58:	4604      	mov	r4, r0
	syncin  = vco->syncin;
 8001a5a:	ed90 ba05 	vldr	s22, [r0, #20]
	z = vco->_z;  /* low pass filter state */
 8001a5e:	edd0 aa0a 	vldr	s21, [r0, #40]	; 0x28
 8001a62:	ee19 0a90 	vmov	r0, s19
 8001a66:	f7fe fd13 	bl	8000490 <__aeabi_f2d>
	k = vco->_k;  /* output state, 0 = positive slope, 1 = negative slope */

	if (vco->_init) {
 8001a6a:	f894 3554 	ldrb.w	r3, [r4, #1364]	; 0x554
 8001a6e:	4680      	mov	r8, r0
 8001a70:	4689      	mov	r9, r1
 8001a72:	eeb6 aa00 	vmov.f32	s20, #96	; 0x3f000000  0.5
 8001a76:	eeb7 ca00 	vmov.f32	s24, #112	; 0x3f800000  1.0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	f040 80e6 	bne.w	8001c4c <VCO_bleptri_SampleCompute+0x20c>
	p = vco->_p;  /* phase [0, 1) */
 8001a80:	ed94 8a07 	vldr	s16, [r4, #28]
	w = vco->_w;  /* phase increment */
 8001a84:	ed94 9a08 	vldr	s18, [r4, #32]
	b = vco->_b;  /* duty cycle (0, 1) */
 8001a88:	edd4 8a09 	vldr	s17, [r4, #36]	; 0x24
	k = vco->_k;  /* output state, 0 = positive slope, 1 = negative slope */
 8001a8c:	f8d4 6550 	ldr.w	r6, [r4, #1360]	; 0x550

	//	a = 0.2 + 0.8 * vco->_port [FILT];
	a = 0.5f; // when a = 1, LPfilter is disabled

	t = freq / SAMPLERATE;
	if (t < 1e-5) t = 1e-5;
 8001a90:	a3cf      	add	r3, pc, #828	; (adr r3, 8001dd0 <VCO_bleptri_SampleCompute+0x390>)
 8001a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a96:	4640      	mov	r0, r8
 8001a98:	4649      	mov	r1, r9
 8001a9a:	f7fe ffc3 	bl	8000a24 <__aeabi_dcmplt>
 8001a9e:	2800      	cmp	r0, #0
 8001aa0:	f040 810b 	bne.w	8001cba <VCO_bleptri_SampleCompute+0x27a>
	if (t > 0.5) t = 0.5;
 8001aa4:	eef4 9a4a 	vcmp.f32	s19, s20
 8001aa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aac:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8001ab0:	bfc8      	it	gt
 8001ab2:	eef0 9a67 	vmovgt.f32	s19, s15
	dw = (t - w) ;
	t = 0.5 * (1.0 + vco->waveform );
 8001ab6:	6920      	ldr	r0, [r4, #16]
	w += dw;
	b += db;
	b1 = 1.0f - b;
	p += w;

	if (syncin >= 1e-20f) {  /* sync to master */
 8001ab8:	eddf bac8 	vldr	s23, [pc, #800]	; 8001ddc <VCO_bleptri_SampleCompute+0x39c>
	t = 0.5 * (1.0 + vco->waveform );
 8001abc:	f7fe fce8 	bl	8000490 <__aeabi_f2d>
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	4bc7      	ldr	r3, [pc, #796]	; (8001de0 <VCO_bleptri_SampleCompute+0x3a0>)
 8001ac4:	f7fe fb86 	bl	80001d4 <__adddf3>
 8001ac8:	2200      	movs	r2, #0
 8001aca:	4bc6      	ldr	r3, [pc, #792]	; (8001de4 <VCO_bleptri_SampleCompute+0x3a4>)
 8001acc:	f7fe fd38 	bl	8000540 <__aeabi_dmul>
 8001ad0:	f7fe ffd0 	bl	8000a74 <__aeabi_d2f>
 8001ad4:	ee07 0a10 	vmov	s14, r0
	if (t < w) t = w;
 8001ad8:	eeb4 9a47 	vcmp.f32	s18, s14
 8001adc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	if (t > 1.0f - w) t = 1.0f - w;
 8001ae0:	ee7c 7a49 	vsub.f32	s15, s24, s18
	if (t < w) t = w;
 8001ae4:	bfc8      	it	gt
 8001ae6:	eeb0 7a49 	vmovgt.f32	s14, s18
	if (t > 1.0f - w) t = 1.0f - w;
 8001aea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001aee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001af2:	bf58      	it	pl
 8001af4:	eef0 7a47 	vmovpl.f32	s15, s14
	dw = (t - w) ;
 8001af8:	ee79 9ac9 	vsub.f32	s19, s19, s18
	db = (t - b) ;
 8001afc:	ee77 7ae8 	vsub.f32	s15, s15, s17
	w += dw;
 8001b00:	ee39 9a29 	vadd.f32	s18, s18, s19
	b += db;
 8001b04:	ee78 8aa7 	vadd.f32	s17, s17, s15
	if (syncin >= 1e-20f) {  /* sync to master */
 8001b08:	eeb4 baeb 	vcmpe.f32	s22, s23
 8001b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	b1 = 1.0f - b;
 8001b10:	ee7c ca68 	vsub.f32	s25, s24, s17
	p += w;
 8001b14:	ee38 8a09 	vadd.f32	s16, s16, s18
 8001b18:	eeb0 da6b 	vmov.f32	s26, s23
	if (syncin >= 1e-20f) {  /* sync to master */
 8001b1c:	f2c0 812b 	blt.w	8001d76 <VCO_bleptri_SampleCompute+0x336>

		float eof_offset = (syncin - 1e-20f) * w;
 8001b20:	ee7b ba6b 	vsub.f32	s23, s22, s23
 8001b24:	f104 072c 	add.w	r7, r4, #44	; 0x2c
 8001b28:	ee6b ba89 	vmul.f32	s23, s23, s18
		float p_at_reset = p - eof_offset;
 8001b2c:	ee38 8a6b 	vsub.f32	s16, s16, s23
		p = eof_offset;
		//
		/* place any DDs that may have occurred in subsample before reset */
		if (!k) {
 8001b30:	2e00      	cmp	r6, #0
 8001b32:	f040 80c5 	bne.w	8001cc0 <VCO_bleptri_SampleCompute+0x280>
			x = -0.5f + p_at_reset / b;
			if (p_at_reset >= b) {
 8001b36:	eef4 8ac8 	vcmpe.f32	s17, s16
 8001b3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b3e:	f200 81b5 	bhi.w	8001eac <VCO_bleptri_SampleCompute+0x46c>
				x = 0.5f - (p_at_reset - b) / b1;
				place_slope_dd(vco->_f, j, p_at_reset - b + eof_offset, w, -1.0f / b1 - 1.0f / b);
 8001b42:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8001b46:	ee87 1aac 	vdiv.f32	s2, s15, s25
 8001b4a:	4629      	mov	r1, r5
 8001b4c:	4638      	mov	r0, r7
 8001b4e:	eecc 7a28 	vdiv.f32	s15, s24, s17
				x = 0.5f - (p_at_reset - b) / b1;
 8001b52:	ee38 0a68 	vsub.f32	s0, s16, s17
				place_slope_dd(vco->_f, j, p_at_reset - b + eof_offset, w, -1.0f / b1 - 1.0f / b);
 8001b56:	ee31 1a67 	vsub.f32	s2, s2, s15
				x = 0.5f - (p_at_reset - b) / b1;
 8001b5a:	eec0 9a2c 	vdiv.f32	s19, s0, s25
				place_slope_dd(vco->_f, j, p_at_reset - b + eof_offset, w, -1.0f / b1 - 1.0f / b);
 8001b5e:	eef0 0a49 	vmov.f32	s1, s18
 8001b62:	ee30 0a2b 	vadd.f32	s0, s0, s23
 8001b66:	f7ff fc29 	bl	80013bc <place_slope_dd>
				k = 1;
			}
			if (p_at_reset >= 1.0f) {
 8001b6a:	eeb4 8acc 	vcmpe.f32	s16, s24
 8001b6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
				x = 0.5f - (p_at_reset - b) / b1;
 8001b72:	ee7a 9a69 	vsub.f32	s19, s20, s19
			if (p_at_reset >= 1.0f) {
 8001b76:	f2c0 80ae 	blt.w	8001cd6 <VCO_bleptri_SampleCompute+0x296>
				p_at_reset -= 1.0f;
 8001b7a:	ee38 8a4c 	vsub.f32	s16, s16, s24
				x = -0.5f + p_at_reset / b;
				place_slope_dd(vco->_f, j, p_at_reset + eof_offset, w, 1.0f / b + 1.0f / b1);
 8001b7e:	ee8c 1a28 	vdiv.f32	s2, s24, s17
				x = -0.5f + p_at_reset / b;
 8001b82:	eec8 9a28 	vdiv.f32	s19, s16, s17
				place_slope_dd(vco->_f, j, p_at_reset + eof_offset, w, 1.0f / b + 1.0f / b1);
 8001b86:	eecc 7a2c 	vdiv.f32	s15, s24, s25
				x = -0.5f + p_at_reset / b;
 8001b8a:	ee79 9aca 	vsub.f32	s19, s19, s20
				place_slope_dd(vco->_f, j, p_at_reset + eof_offset, w, 1.0f / b + 1.0f / b1);
 8001b8e:	ee31 1a27 	vadd.f32	s2, s2, s15
 8001b92:	ee3b 0a88 	vadd.f32	s0, s23, s16
 8001b96:	eef0 0a49 	vmov.f32	s1, s18
			}
		}

		/* now place reset DDs */
		if (k)
			place_slope_dd(vco->_f, j, p, w, 1.0f / b + 1.0f / b1);
 8001b9a:	4629      	mov	r1, r5
 8001b9c:	4638      	mov	r0, r7
 8001b9e:	f7ff fc0d 	bl	80013bc <place_slope_dd>
		place_step_dd(vco->_f, j, p, w, -0.5f - x);
 8001ba2:	eebe 1a00 	vmov.f32	s2, #224	; 0xbf000000 -0.5
 8001ba6:	ee31 1a69 	vsub.f32	s2, s2, s19
 8001baa:	eef0 0a49 	vmov.f32	s1, s18
 8001bae:	eeb0 0a6b 	vmov.f32	s0, s23
 8001bb2:	4629      	mov	r1, r5
 8001bb4:	4638      	mov	r0, r7
 8001bb6:	f7ff fbc7 	bl	8001348 <place_step_dd>
		x = -0.5f + p / b;
		k = 0;
		if (p >= b) {
 8001bba:	eef4 8aeb 	vcmpe.f32	s17, s23
 8001bbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bc2:	f240 80c2 	bls.w	8001d4a <VCO_bleptri_SampleCompute+0x30a>
		x = -0.5f + p / b;
 8001bc6:	eecb 9aa8 	vdiv.f32	s19, s23, s17
		k = 0;
 8001bca:	2600      	movs	r6, #0
		x = -0.5f + p / b;
 8001bcc:	ee79 9aca 	vsub.f32	s19, s19, s20
			x = 0.5f - (p - b) / b1;
			place_slope_dd(vco->_f, j, p - b, w, -1.0f / b1 - 1.0f / b);
			k = 1;
		}
		vco->syncout = syncin;  /* best we can do is pass on upstream sync */
 8001bd0:	ed84 ba06 	vstr	s22, [r4, #24]
		p = eof_offset;
 8001bd4:	eeb0 8a6b 	vmov.f32	s16, s23
 8001bd8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
			x = 0.5f - (p - b) / b1;
			place_slope_dd(vco->_f, j, p - b, w, -1.0f / b1 - 1.0f / b);
			k = 1;
		}
	}
	vco->_f[j + DD_SAMPLE_DELAY] += x;
 8001bdc:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8001be0:	ee77 9aa9 	vadd.f32	s19, s15, s19

	z += a * (vco->_f[j] - z);
 8001be4:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
	vco->_f[j + DD_SAMPLE_DELAY] += x;
 8001be8:	edc3 9a0f 	vstr	s19, [r3, #60]	; 0x3c
	z += a * (vco->_f[j] - z);
 8001bec:	ee77 7aea 	vsub.f32	s15, s15, s21
	vco->out = vco->amp * z;
 8001bf0:	edd4 9a01 	vldr	s19, [r4, #4]
	z += a * (vco->_f[j] - z);
 8001bf4:	eee7 aa8a 	vfma.f32	s21, s15, s20

	if (++j == FILLEN)
 8001bf8:	3501      	adds	r5, #1
 8001bfa:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
	vco->out = vco->amp * z;
 8001bfe:	ee6a 9aa9 	vmul.f32	s19, s21, s19
 8001c02:	edc4 9a00 	vstr	s19, [r4]
	if (++j == FILLEN)
 8001c06:	d10f      	bne.n	8001c28 <VCO_bleptri_SampleCompute+0x1e8>
	{
		j = 0;
		memcpy (vco->_f, vco->_f + FILLEN, STEP_DD_PULSE_LENGTH * sizeof (float));
 8001c08:	f44f 7290 	mov.w	r2, #288	; 0x120
 8001c0c:	f204 412c 	addw	r1, r4, #1068	; 0x42c
 8001c10:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 8001c14:	f004 fd1e 	bl	8006654 <memcpy>
		memset (vco->_f + STEP_DD_PULSE_LENGTH, 0,  FILLEN * sizeof (float));
 8001c18:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	f504 70a6 	add.w	r0, r4, #332	; 0x14c
 8001c22:	f004 fd22 	bl	800666a <memset>
		j = 0;
 8001c26:	2500      	movs	r5, #0
	vco->_j = j;
	vco->_k = k;

	return vco->out;

}
 8001c28:	eeb0 0a69 	vmov.f32	s0, s19
	vco->_p = p;
 8001c2c:	ed84 8a07 	vstr	s16, [r4, #28]
	vco->_w = w;
 8001c30:	ed84 9a08 	vstr	s18, [r4, #32]
	vco->_b = b;
 8001c34:	edc4 8a09 	vstr	s17, [r4, #36]	; 0x24
	vco->_z = z;
 8001c38:	edc4 aa0a 	vstr	s21, [r4, #40]	; 0x28
}
 8001c3c:	ecbd 8b0c 	vpop	{d8-d13}
	vco->_j = j;
 8001c40:	f8c4 554c 	str.w	r5, [r4, #1356]	; 0x54c
	vco->_k = k;
 8001c44:	f8c4 6550 	str.w	r6, [r4, #1360]	; 0x550
}
 8001c48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (w < 1e-5) w = 1e-5;
 8001c4c:	a360      	add	r3, pc, #384	; (adr r3, 8001dd0 <VCO_bleptri_SampleCompute+0x390>)
 8001c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c52:	f7fe fee7 	bl	8000a24 <__aeabi_dcmplt>
 8001c56:	bb68      	cbnz	r0, 8001cb4 <VCO_bleptri_SampleCompute+0x274>
		w = freq / SAMPLERATE;
 8001c58:	eef4 9aca 	vcmpe.f32	s19, s20
 8001c5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c60:	bfd4      	ite	le
 8001c62:	eeb0 9a69 	vmovle.f32	s18, s19
 8001c66:	eeb0 9a4a 	vmovgt.f32	s18, s20
		b = 0.5 * (1.0 + vco->waveform);
 8001c6a:	6920      	ldr	r0, [r4, #16]
 8001c6c:	f7fe fc10 	bl	8000490 <__aeabi_f2d>
 8001c70:	2200      	movs	r2, #0
 8001c72:	4b5b      	ldr	r3, [pc, #364]	; (8001de0 <VCO_bleptri_SampleCompute+0x3a0>)
 8001c74:	f7fe faae 	bl	80001d4 <__adddf3>
 8001c78:	2200      	movs	r2, #0
 8001c7a:	4b5a      	ldr	r3, [pc, #360]	; (8001de4 <VCO_bleptri_SampleCompute+0x3a4>)
 8001c7c:	f7fe fc60 	bl	8000540 <__aeabi_dmul>
 8001c80:	f7fe fef8 	bl	8000a74 <__aeabi_d2f>
 8001c84:	ee07 0a90 	vmov	s15, r0
		if (b < w) b = w;
 8001c88:	eeb4 9a67 	vcmp.f32	s18, s15
 8001c8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		if (b > 1.0f - w) b = 1.0f - w;
 8001c90:	ee7c 8a49 	vsub.f32	s17, s24, s18
		if (b < w) b = w;
 8001c94:	bfc8      	it	gt
 8001c96:	eef0 7a49 	vmovgt.f32	s15, s18
		if (b > 1.0f - w) b = 1.0f - w;
 8001c9a:	eef4 8ae7 	vcmpe.f32	s17, s15
 8001c9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ca2:	bf58      	it	pl
 8001ca4:	eef0 8a67 	vmovpl.f32	s17, s15
		vco->_init = false;
 8001ca8:	2600      	movs	r6, #0
		p = 0.5f * b;
 8001caa:	ee28 8a8a 	vmul.f32	s16, s17, s20
		vco->_init = false;
 8001cae:	f884 6554 	strb.w	r6, [r4, #1364]	; 0x554
 8001cb2:	e6ed      	b.n	8001a90 <VCO_bleptri_SampleCompute+0x50>
		if (w < 1e-5) w = 1e-5;
 8001cb4:	ed9f 9a4c 	vldr	s18, [pc, #304]	; 8001de8 <VCO_bleptri_SampleCompute+0x3a8>
 8001cb8:	e7d7      	b.n	8001c6a <VCO_bleptri_SampleCompute+0x22a>
	if (t < 1e-5) t = 1e-5;
 8001cba:	eddf 9a4b 	vldr	s19, [pc, #300]	; 8001de8 <VCO_bleptri_SampleCompute+0x3a8>
 8001cbe:	e6fa      	b.n	8001ab6 <VCO_bleptri_SampleCompute+0x76>
			if (p_at_reset >= 1.0f) {
 8001cc0:	eeb4 8acc 	vcmpe.f32	s16, s24
 8001cc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cc8:	da10      	bge.n	8001cec <VCO_bleptri_SampleCompute+0x2ac>
			x = 0.5f - (p_at_reset - b) / b1;
 8001cca:	ee38 8a68 	vsub.f32	s16, s16, s17
 8001cce:	eec8 9a2c 	vdiv.f32	s19, s16, s25
 8001cd2:	ee7a 9a69 	vsub.f32	s19, s20, s19
			place_slope_dd(vco->_f, j, p, w, 1.0f / b + 1.0f / b1);
 8001cd6:	ee8c 1a28 	vdiv.f32	s2, s24, s17
 8001cda:	eecc 7a2c 	vdiv.f32	s15, s24, s25
 8001cde:	eef0 0a49 	vmov.f32	s1, s18
 8001ce2:	ee31 1a27 	vadd.f32	s2, s2, s15
 8001ce6:	eeb0 0a6b 	vmov.f32	s0, s23
 8001cea:	e756      	b.n	8001b9a <VCO_bleptri_SampleCompute+0x15a>
 8001cec:	ee8c da28 	vdiv.f32	s26, s24, s17
				place_slope_dd(vco->_f, j, p_at_reset + eof_offset, w, 1.0f / b + 1.0f / b1);
 8001cf0:	4629      	mov	r1, r5
 8001cf2:	4638      	mov	r0, r7
 8001cf4:	ee8c 1a2c 	vdiv.f32	s2, s24, s25
				p_at_reset -= 1.0f;
 8001cf8:	ee38 8a4c 	vsub.f32	s16, s16, s24
				place_slope_dd(vco->_f, j, p_at_reset + eof_offset, w, 1.0f / b + 1.0f / b1);
 8001cfc:	ee31 1a0d 	vadd.f32	s2, s2, s26
 8001d00:	eef0 0a49 	vmov.f32	s1, s18
 8001d04:	ee3b 0a88 	vadd.f32	s0, s23, s16
 8001d08:	f7ff fb58 	bl	80013bc <place_slope_dd>
			if (!k && p_at_reset >= b) {
 8001d0c:	eef4 8ac8 	vcmpe.f32	s17, s16
 8001d10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d14:	d904      	bls.n	8001d20 <VCO_bleptri_SampleCompute+0x2e0>
			x = -0.5f + p_at_reset / b;
 8001d16:	eec8 9a28 	vdiv.f32	s19, s16, s17
 8001d1a:	ee79 9aca 	vsub.f32	s19, s19, s20
 8001d1e:	e740      	b.n	8001ba2 <VCO_bleptri_SampleCompute+0x162>
				x = 0.5f - (p_at_reset - b) / b1;
 8001d20:	ee38 8a68 	vsub.f32	s16, s16, s17
				place_slope_dd(vco->_f, j, p_at_reset - b + eof_offset, w, -1.0f / b1 - 1.0f / b);
 8001d24:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8001d28:	ee87 1aac 	vdiv.f32	s2, s15, s25
 8001d2c:	4629      	mov	r1, r5
 8001d2e:	4638      	mov	r0, r7
				x = 0.5f - (p_at_reset - b) / b1;
 8001d30:	eec8 9a2c 	vdiv.f32	s19, s16, s25
				place_slope_dd(vco->_f, j, p_at_reset - b + eof_offset, w, -1.0f / b1 - 1.0f / b);
 8001d34:	ee31 1a4d 	vsub.f32	s2, s2, s26
 8001d38:	eef0 0a49 	vmov.f32	s1, s18
 8001d3c:	ee38 0a2b 	vadd.f32	s0, s16, s23
				x = 0.5f - (p_at_reset - b) / b1;
 8001d40:	ee7a 9a69 	vsub.f32	s19, s20, s19
				place_slope_dd(vco->_f, j, p_at_reset - b + eof_offset, w, -1.0f / b1 - 1.0f / b);
 8001d44:	f7ff fb3a 	bl	80013bc <place_slope_dd>
 8001d48:	e7c5      	b.n	8001cd6 <VCO_bleptri_SampleCompute+0x296>
			x = 0.5f - (p - b) / b1;
 8001d4a:	ee3b 0ae8 	vsub.f32	s0, s23, s17
			place_slope_dd(vco->_f, j, p - b, w, -1.0f / b1 - 1.0f / b);
 8001d4e:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8001d52:	ee87 1aac 	vdiv.f32	s2, s15, s25
 8001d56:	4629      	mov	r1, r5
 8001d58:	4638      	mov	r0, r7
			k = 1;
 8001d5a:	2601      	movs	r6, #1
			place_slope_dd(vco->_f, j, p - b, w, -1.0f / b1 - 1.0f / b);
 8001d5c:	eecc 7a28 	vdiv.f32	s15, s24, s17
			x = 0.5f - (p - b) / b1;
 8001d60:	eec0 9a2c 	vdiv.f32	s19, s0, s25
			place_slope_dd(vco->_f, j, p - b, w, -1.0f / b1 - 1.0f / b);
 8001d64:	ee31 1a67 	vsub.f32	s2, s2, s15
 8001d68:	eef0 0a49 	vmov.f32	s1, s18
			x = 0.5f - (p - b) / b1;
 8001d6c:	ee7a 9a69 	vsub.f32	s19, s20, s19
			place_slope_dd(vco->_f, j, p - b, w, -1.0f / b1 - 1.0f / b);
 8001d70:	f7ff fb24 	bl	80013bc <place_slope_dd>
 8001d74:	e72c      	b.n	8001bd0 <VCO_bleptri_SampleCompute+0x190>
	} else if (!k) {  /* normal operation, slope currently up */
 8001d76:	2e00      	cmp	r6, #0
 8001d78:	d153      	bne.n	8001e22 <VCO_bleptri_SampleCompute+0x3e2>
		if (p >= b) {
 8001d7a:	eef4 8ac8 	vcmpe.f32	s17, s16
 8001d7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d82:	d933      	bls.n	8001dec <VCO_bleptri_SampleCompute+0x3ac>
		x = -0.5f + p / b;
 8001d84:	eec8 9a28 	vdiv.f32	s19, s16, s17
 8001d88:	4633      	mov	r3, r6
 8001d8a:	ee79 9aca 	vsub.f32	s19, s19, s20
		if (p >= 1.0f) {
 8001d8e:	eeb4 8acc 	vcmpe.f32	s16, s24
 8001d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d96:	db40      	blt.n	8001e1a <VCO_bleptri_SampleCompute+0x3da>
			p -= 1.0f;
 8001d98:	ee38 8a4c 	vsub.f32	s16, s16, s24
			place_slope_dd(vco->_f, j, p, w, 1.0f / b + 1.0f / b1);
 8001d9c:	ee8c 1a28 	vdiv.f32	s2, s24, s17
 8001da0:	4629      	mov	r1, r5
 8001da2:	f104 002c 	add.w	r0, r4, #44	; 0x2c
			vco->syncout = p / w + 1e-20f;
 8001da6:	eec8 7a09 	vdiv.f32	s15, s16, s18
			x = -0.5f + p / b;
 8001daa:	eec8 9a28 	vdiv.f32	s19, s16, s17
			vco->syncout = p / w + 1e-20f;
 8001dae:	ee77 7a8d 	vadd.f32	s15, s15, s26
			place_slope_dd(vco->_f, j, p, w, 1.0f / b + 1.0f / b1);
 8001db2:	eef0 0a49 	vmov.f32	s1, s18
			vco->syncout = p / w + 1e-20f;
 8001db6:	edc4 7a06 	vstr	s15, [r4, #24]
			place_slope_dd(vco->_f, j, p, w, 1.0f / b + 1.0f / b1);
 8001dba:	eecc 7a2c 	vdiv.f32	s15, s24, s25
 8001dbe:	eeb0 0a48 	vmov.f32	s0, s16
 8001dc2:	ee31 1a27 	vadd.f32	s2, s2, s15
			x = -0.5f + p / b;
 8001dc6:	ee79 9aca 	vsub.f32	s19, s19, s20
			place_slope_dd(vco->_f, j, p, w, 1.0f / b + 1.0f / b1);
 8001dca:	f7ff faf7 	bl	80013bc <place_slope_dd>
 8001dce:	e703      	b.n	8001bd8 <VCO_bleptri_SampleCompute+0x198>
 8001dd0:	88e368f1 	.word	0x88e368f1
 8001dd4:	3ee4f8b5 	.word	0x3ee4f8b5
 8001dd8:	472c4400 	.word	0x472c4400
 8001ddc:	1e3ce508 	.word	0x1e3ce508
 8001de0:	3ff00000 	.word	0x3ff00000
 8001de4:	3fe00000 	.word	0x3fe00000
 8001de8:	3727c5ac 	.word	0x3727c5ac
			x = 0.5f - (p - b) / b1;
 8001dec:	ee38 0a68 	vsub.f32	s0, s16, s17
			place_slope_dd(vco->_f, j, p - b, w, -1.0f / b1 - 1.0f / b);
 8001df0:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8001df4:	ee87 1aac 	vdiv.f32	s2, s15, s25
 8001df8:	4629      	mov	r1, r5
 8001dfa:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 8001dfe:	eecc 7a28 	vdiv.f32	s15, s24, s17
			x = 0.5f - (p - b) / b1;
 8001e02:	eec0 9a2c 	vdiv.f32	s19, s0, s25
			place_slope_dd(vco->_f, j, p - b, w, -1.0f / b1 - 1.0f / b);
 8001e06:	ee31 1a67 	vsub.f32	s2, s2, s15
 8001e0a:	eef0 0a49 	vmov.f32	s1, s18
 8001e0e:	f7ff fad5 	bl	80013bc <place_slope_dd>
			x = 0.5f - (p - b) / b1;
 8001e12:	ee7a 9a69 	vsub.f32	s19, s20, s19
			k = 1;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e7b9      	b.n	8001d8e <VCO_bleptri_SampleCompute+0x34e>
			vco->syncout = 0.0f;
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	61a2      	str	r2, [r4, #24]
 8001e1e:	461e      	mov	r6, r3
 8001e20:	e6da      	b.n	8001bd8 <VCO_bleptri_SampleCompute+0x198>
		if (p >= 1.0f) {
 8001e22:	eeb4 8acc 	vcmpe.f32	s16, s24
 8001e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e2a:	db22      	blt.n	8001e72 <VCO_bleptri_SampleCompute+0x432>
			p -= 1.0f;
 8001e2c:	ee38 8a4c 	vsub.f32	s16, s16, s24
			place_slope_dd(vco->_f, j, p, w, 1.0f / b + 1.0f / b1);
 8001e30:	ee8c ba28 	vdiv.f32	s22, s24, s17
 8001e34:	f104 062c 	add.w	r6, r4, #44	; 0x2c
 8001e38:	4629      	mov	r1, r5
 8001e3a:	4630      	mov	r0, r6
			vco->syncout = p / w + 1e-20f;
 8001e3c:	eec8 7a09 	vdiv.f32	s15, s16, s18
			place_slope_dd(vco->_f, j, p, w, 1.0f / b + 1.0f / b1);
 8001e40:	ee8c 1a2c 	vdiv.f32	s2, s24, s25
			vco->syncout = p / w + 1e-20f;
 8001e44:	ee77 baab 	vadd.f32	s23, s15, s23
			place_slope_dd(vco->_f, j, p, w, 1.0f / b + 1.0f / b1);
 8001e48:	ee31 1a0b 	vadd.f32	s2, s2, s22
			vco->syncout = p / w + 1e-20f;
 8001e4c:	edc4 ba06 	vstr	s23, [r4, #24]
			place_slope_dd(vco->_f, j, p, w, 1.0f / b + 1.0f / b1);
 8001e50:	eef0 0a49 	vmov.f32	s1, s18
 8001e54:	eeb0 0a48 	vmov.f32	s0, s16
 8001e58:	f7ff fab0 	bl	80013bc <place_slope_dd>
		if (!k && p >= b) {
 8001e5c:	eef4 8ac8 	vcmpe.f32	s17, s16
 8001e60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e64:	d90e      	bls.n	8001e84 <VCO_bleptri_SampleCompute+0x444>
			x = -0.5f + p / b;
 8001e66:	eec8 9a28 	vdiv.f32	s19, s16, s17
 8001e6a:	2600      	movs	r6, #0
 8001e6c:	ee79 9aca 	vsub.f32	s19, s19, s20
 8001e70:	e6b2      	b.n	8001bd8 <VCO_bleptri_SampleCompute+0x198>
		x = 0.5f - (p - b) / b1;
 8001e72:	ee78 7a68 	vsub.f32	s15, s16, s17
			vco->syncout = 0.0f;
 8001e76:	2300      	movs	r3, #0
		x = 0.5f - (p - b) / b1;
 8001e78:	eec7 9aac 	vdiv.f32	s19, s15, s25
			vco->syncout = 0.0f;
 8001e7c:	61a3      	str	r3, [r4, #24]
		x = 0.5f - (p - b) / b1;
 8001e7e:	ee7a 9a69 	vsub.f32	s19, s20, s19
 8001e82:	e6a9      	b.n	8001bd8 <VCO_bleptri_SampleCompute+0x198>
			x = 0.5f - (p - b) / b1;
 8001e84:	ee38 0a68 	vsub.f32	s0, s16, s17
			place_slope_dd(vco->_f, j, p - b, w, -1.0f / b1 - 1.0f / b);
 8001e88:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8001e8c:	ee87 1aac 	vdiv.f32	s2, s15, s25
 8001e90:	4630      	mov	r0, r6
 8001e92:	4629      	mov	r1, r5
			k = 1;
 8001e94:	2601      	movs	r6, #1
			x = 0.5f - (p - b) / b1;
 8001e96:	eec0 9a2c 	vdiv.f32	s19, s0, s25
			place_slope_dd(vco->_f, j, p - b, w, -1.0f / b1 - 1.0f / b);
 8001e9a:	ee31 1a4b 	vsub.f32	s2, s2, s22
 8001e9e:	eef0 0a49 	vmov.f32	s1, s18
			x = 0.5f - (p - b) / b1;
 8001ea2:	ee7a 9a69 	vsub.f32	s19, s20, s19
			place_slope_dd(vco->_f, j, p - b, w, -1.0f / b1 - 1.0f / b);
 8001ea6:	f7ff fa89 	bl	80013bc <place_slope_dd>
 8001eaa:	e695      	b.n	8001bd8 <VCO_bleptri_SampleCompute+0x198>
			if (p_at_reset >= 1.0f) {
 8001eac:	eeb4 8acc 	vcmpe.f32	s16, s24
 8001eb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eb4:	f6bf ae61 	bge.w	8001b7a <VCO_bleptri_SampleCompute+0x13a>
 8001eb8:	e72d      	b.n	8001d16 <VCO_bleptri_SampleCompute+0x2d6>
 8001eba:	bf00      	nop

08001ebc <Lfo_SampleCompute>:
/*-------------------------------------------------------------------------------------------*/
float Lfo_SampleCompute(Lfo_t * op) // ! returns a positive value between 0 and op.amp !
{
	float z;

	op->phase += _2PI * Ts * op->freq; // increment phase
 8001ebc:	edd0 7a02 	vldr	s15, [r0, #8]
 8001ec0:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8001f34 <Lfo_SampleCompute+0x78>
 8001ec4:	edd0 6a01 	vldr	s13, [r0, #4]
 8001ec8:	eee6 7a87 	vfma.f32	s15, s13, s14
{
 8001ecc:	b510      	push	{r4, lr}
 8001ece:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001f38 <Lfo_SampleCompute+0x7c>
	op->phase += _2PI * Ts * op->freq; // increment phase
 8001ed2:	edc0 7a02 	vstr	s15, [r0, #8]
{
 8001ed6:	4604      	mov	r4, r0
	while (op->phase < 0) // keep phase in [0, 2pi]
 8001ed8:	edd4 7a02 	vldr	s15, [r4, #8]
 8001edc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ee0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ee4:	d41c      	bmi.n	8001f20 <Lfo_SampleCompute+0x64>
		op->phase += _2PI;
	while (op->phase >= _2PI)
 8001ee6:	edd4 7a02 	vldr	s15, [r4, #8]
 8001eea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ef2:	da1a      	bge.n	8001f2a <Lfo_SampleCompute+0x6e>
		op->phase -= _2PI;

	z = sinetable[lrintf(ALPHA * (op->phase))];
 8001ef4:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8001f3c <Lfo_SampleCompute+0x80>
 8001ef8:	ee27 0a80 	vmul.f32	s0, s15, s0
 8001efc:	f004 fca8 	bl	8006850 <lrintf>
 8001f00:	4b0f      	ldr	r3, [pc, #60]	; (8001f40 <Lfo_SampleCompute+0x84>)
 8001f02:	eb03 0080 	add.w	r0, r3, r0, lsl #2
	op->out = op->amp * (z + 1); // returns a positive value between 0 and op.amp
 8001f06:	ed90 0a00 	vldr	s0, [r0]
 8001f0a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8001f0e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8001f12:	edd4 7a00 	vldr	s15, [r4]
 8001f16:	ee20 0a27 	vmul.f32	s0, s0, s15
 8001f1a:	ed84 0a03 	vstr	s0, [r4, #12]

	return op->out;
}
 8001f1e:	bd10      	pop	{r4, pc}
		op->phase += _2PI;
 8001f20:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f24:	edc4 7a02 	vstr	s15, [r4, #8]
 8001f28:	e7d6      	b.n	8001ed8 <Lfo_SampleCompute+0x1c>
		op->phase -= _2PI;
 8001f2a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001f2e:	edc4 7a02 	vstr	s15, [r4, #8]
 8001f32:	e7d8      	b.n	8001ee6 <Lfo_SampleCompute+0x2a>
 8001f34:	39156592 	.word	0x39156592
 8001f38:	40c90fdb 	.word	0x40c90fdb
 8001f3c:	4322f983 	.word	0x4322f983
 8001f40:	0801556c 	.word	0x0801556c

08001f44 <Chorus_init>:
		}
}
/*-------------------------------------------------------------------------------------------*/
void Delay_set_delay(monochorus_t *del, float delay)
{
	del->baseDelay = delay;
 8001f44:	4b19      	ldr	r3, [pc, #100]	; (8001fac <Chorus_init+0x68>)
}
/*-------------------------------------------------------------------------------------------*/
void Delay_set_fb(monochorus_t *del, float val)
{
	del->fb = val;
 8001f46:	4a1a      	ldr	r2, [pc, #104]	; (8001fb0 <Chorus_init+0x6c>)
{
 8001f48:	b5f0      	push	{r4, r5, r6, r7, lr}
	del->baseDelay = delay;
 8001f4a:	4f1a      	ldr	r7, [pc, #104]	; (8001fb4 <Chorus_init+0x70>)
 8001f4c:	601f      	str	r7, [r3, #0]
	del->fb = val;
 8001f4e:	4b1a      	ldr	r3, [pc, #104]	; (8001fb8 <Chorus_init+0x74>)
 8001f50:	4c1a      	ldr	r4, [pc, #104]	; (8001fbc <Chorus_init+0x78>)
 8001f52:	6054      	str	r4, [r2, #4]
}
/*-------------------------------------------------------------------------------------------*/
void Delay_set_fw(monochorus_t *del, float val)
{
	del->fw = val;
 8001f54:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
	del->mode = 1;
 8001f58:	f241 50f4 	movw	r0, #5620	; 0x15f4
 8001f5c:	2501      	movs	r5, #1
	del->fw = val;
 8001f5e:	6091      	str	r1, [r2, #8]
}
/*-------------------------------------------------------------------------------------------*/
void Delay_set_mix(monochorus_t *del, float val)
{
	del->mix = val;
 8001f60:	6011      	str	r1, [r2, #0]
	del->fw = val;
 8001f62:	6099      	str	r1, [r3, #8]
	del->mix = val;
 8001f64:	6019      	str	r1, [r3, #0]
	lfoL.amp = LEFT_SWEEP;
 8001f66:	4916      	ldr	r1, [pc, #88]	; (8001fc0 <Chorus_init+0x7c>)
	del->mode = 1;
 8001f68:	5415      	strb	r5, [r2, r0]
 8001f6a:	541d      	strb	r5, [r3, r0]
	lfoL.amp = LEFT_SWEEP;
 8001f6c:	4815      	ldr	r0, [pc, #84]	; (8001fc4 <Chorus_init+0x80>)
 8001f6e:	6008      	str	r0, [r1, #0]
	lfoR.amp = RIGHT_SWEEP;
 8001f70:	6108      	str	r0, [r1, #16]
	lfoL.freq = LEFT_RATE ;
 8001f72:	4815      	ldr	r0, [pc, #84]	; (8001fc8 <Chorus_init+0x84>)
 8001f74:	6048      	str	r0, [r1, #4]
	lfoR.freq = RIGHT_RATE ;
 8001f76:	4815      	ldr	r0, [pc, #84]	; (8001fcc <Chorus_init+0x88>)
 8001f78:	6148      	str	r0, [r1, #20]
	rateCoeff = 1;
 8001f7a:	4815      	ldr	r0, [pc, #84]	; (8001fd0 <Chorus_init+0x8c>)
	del->fb = val;
 8001f7c:	605c      	str	r4, [r3, #4]
	rateCoeff = 1;
 8001f7e:	f04f 557e 	mov.w	r5, #1065353216	; 0x3f800000
	del->baseDelay = delay;
 8001f82:	4c14      	ldr	r4, [pc, #80]	; (8001fd4 <Chorus_init+0x90>)
	rateCoeff = 1;
 8001f84:	6005      	str	r5, [r0, #0]
	lfoL.phase = _PI/2; // initial phases for quadrature
 8001f86:	4814      	ldr	r0, [pc, #80]	; (8001fd8 <Chorus_init+0x94>)
 8001f88:	6088      	str	r0, [r1, #8]
	del->in_idx = DEPTH - 1;// Place the input pointer at the end of the buffer
 8001f8a:	f240 5677 	movw	r6, #1399	; 0x577
	lfoR.phase = 0;
 8001f8e:	2000      	movs	r0, #0
	del->in_idx = DEPTH - 1;// Place the input pointer at the end of the buffer
 8001f90:	60d6      	str	r6, [r2, #12]
 8001f92:	60de      	str	r6, [r3, #12]
	lfoR.phase = 0;
 8001f94:	6188      	str	r0, [r1, #24]
	del->baseDelay = delay;
 8001f96:	6027      	str	r7, [r4, #0]
 8001f98:	3310      	adds	r3, #16
 8001f9a:	3210      	adds	r2, #16
 8001f9c:	4601      	mov	r1, r0
		delR.dline[var] = 0;
 8001f9e:	f843 1b04 	str.w	r1, [r3], #4
	for (int var = 0; var < DEPTH; ++var) {
 8001fa2:	42a3      	cmp	r3, r4
		delL.dline[var] = 0;
 8001fa4:	f842 1b04 	str.w	r1, [r2], #4
	for (int var = 0; var < DEPTH; ++var) {
 8001fa8:	d1f9      	bne.n	8001f9e <Chorus_init+0x5a>
}
 8001faa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fac:	200026b8 	.word	0x200026b8
 8001fb0:	200010c8 	.word	0x200010c8
 8001fb4:	43700000 	.word	0x43700000
 8001fb8:	200026c0 	.word	0x200026c0
 8001fbc:	be4ccccd 	.word	0xbe4ccccd
 8001fc0:	200010a8 	.word	0x200010a8
 8001fc4:	42480000 	.word	0x42480000
 8001fc8:	3de147ae 	.word	0x3de147ae
 8001fcc:	3df5c28f 	.word	0x3df5c28f
 8001fd0:	200139d8 	.word	0x200139d8
 8001fd4:	20003cb0 	.word	0x20003cb0
 8001fd8:	3fc90fdb 	.word	0x3fc90fdb

08001fdc <ChorusRate_set>:
	rate = MAX_RATE / MIDI_MAX * val + MIN_RATE;
 8001fdc:	ee07 0a90 	vmov	s15, r0
 8001fe0:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8002008 <ChorusRate_set+0x2c>
	lfoR.freq = rateCoeff * rate;
 8001fe4:	4a09      	ldr	r2, [pc, #36]	; (800200c <ChorusRate_set+0x30>)
	lfoL.freq = rate;
 8001fe6:	4b0a      	ldr	r3, [pc, #40]	; (8002010 <ChorusRate_set+0x34>)
	rate = MAX_RATE / MIDI_MAX * val + MIN_RATE;
 8001fe8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001fec:	eddf 7a09 	vldr	s15, [pc, #36]	; 8002014 <ChorusRate_set+0x38>
 8001ff0:	eee6 7a87 	vfma.f32	s15, s13, s14
	lfoR.freq = rateCoeff * rate;
 8001ff4:	ed92 7a00 	vldr	s14, [r2]
	lfoL.freq = rate;
 8001ff8:	edc3 7a01 	vstr	s15, [r3, #4]
	lfoR.freq = rateCoeff * rate;
 8001ffc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002000:	edc3 7a05 	vstr	s15, [r3, #20]
}
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	3d61c387 	.word	0x3d61c387
 800200c:	200139d8 	.word	0x200139d8
 8002010:	200010a8 	.word	0x200010a8
 8002014:	3ca3d70a 	.word	0x3ca3d70a

08002018 <ChorusSecondRate_set>:
	rateCoeff = 0.9f / MIDI_MAX * val + 0.1f; // from 10 % to 100 % of lfoL rate
 8002018:	ee07 0a90 	vmov	s15, r0
 800201c:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8002044 <ChorusSecondRate_set+0x2c>
 8002020:	4b09      	ldr	r3, [pc, #36]	; (8002048 <ChorusSecondRate_set+0x30>)
 8002022:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002026:	eddf 7a09 	vldr	s15, [pc, #36]	; 800204c <ChorusSecondRate_set+0x34>
 800202a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800202e:	edc3 7a00 	vstr	s15, [r3]
	lfoR.freq = rateCoeff * lfoL.freq;
 8002032:	4b07      	ldr	r3, [pc, #28]	; (8002050 <ChorusSecondRate_set+0x38>)
 8002034:	ed93 7a01 	vldr	s14, [r3, #4]
 8002038:	ee67 7a27 	vmul.f32	s15, s14, s15
 800203c:	edc3 7a05 	vstr	s15, [r3, #20]
}
 8002040:	4770      	bx	lr
 8002042:	bf00      	nop
 8002044:	3be836d4 	.word	0x3be836d4
 8002048:	200139d8 	.word	0x200139d8
 800204c:	3dcccccd 	.word	0x3dcccccd
 8002050:	200010a8 	.word	0x200010a8

08002054 <ChorusDelay_set>:
	d = 0.5f * DEPTH / MIDI_MAX * val ;
 8002054:	ee07 0a90 	vmov	s15, r0
 8002058:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8002074 <ChorusDelay_set+0x20>
	delL.baseDelay = d;
 800205c:	4b06      	ldr	r3, [pc, #24]	; (8002078 <ChorusDelay_set+0x24>)
	d = 0.5f * DEPTH / MIDI_MAX * val ;
 800205e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002062:	ee67 7a87 	vmul.f32	s15, s15, s14
	delL.baseDelay = d;
 8002066:	edc3 7a00 	vstr	s15, [r3]
	delR.baseDelay = d;
 800206a:	4b04      	ldr	r3, [pc, #16]	; (800207c <ChorusDelay_set+0x28>)
 800206c:	edc3 7a00 	vstr	s15, [r3]
}
 8002070:	4770      	bx	lr
 8002072:	bf00      	nop
 8002074:	40b060c2 	.word	0x40b060c2
 8002078:	200026b8 	.word	0x200026b8
 800207c:	20003cb0 	.word	0x20003cb0

08002080 <ChorusFeedback_set>:
	fb = 0.95f * val / MIDI_MAX;
 8002080:	ee07 0a90 	vmov	s15, r0
 8002084:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80020a8 <ChorusFeedback_set+0x28>
 8002088:	eddf 6a08 	vldr	s13, [pc, #32]	; 80020ac <ChorusFeedback_set+0x2c>
	delL.fb = fb;
 800208c:	4b08      	ldr	r3, [pc, #32]	; (80020b0 <ChorusFeedback_set+0x30>)
	fb = 0.95f * val / MIDI_MAX;
 800208e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002092:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002096:	ee87 7aa6 	vdiv.f32	s14, s15, s13
	delL.fb = fb;
 800209a:	ed83 7a01 	vstr	s14, [r3, #4]
	delR.fb = fb;
 800209e:	4b05      	ldr	r3, [pc, #20]	; (80020b4 <ChorusFeedback_set+0x34>)
 80020a0:	ed83 7a01 	vstr	s14, [r3, #4]
}
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	3f733333 	.word	0x3f733333
 80020ac:	42fe0000 	.word	0x42fe0000
 80020b0:	200010c8 	.word	0x200010c8
 80020b4:	200026c0 	.word	0x200026c0

080020b8 <ChorusSweep_set>:
	sw = 0.1f * (DEPTH - MARGIN)/MIDI_MAX * val;
 80020b8:	ee07 0a90 	vmov	s15, r0
 80020bc:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80020d4 <ChorusSweep_set+0x1c>
	lfoL.amp = sw;
 80020c0:	4b05      	ldr	r3, [pc, #20]	; (80020d8 <ChorusSweep_set+0x20>)
	sw = 0.1f * (DEPTH - MARGIN)/MIDI_MAX * val;
 80020c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020c6:	ee67 7a87 	vmul.f32	s15, s15, s14
	lfoL.amp = sw;
 80020ca:	edc3 7a00 	vstr	s15, [r3]
	lfoR.amp = sw;
 80020ce:	edc3 7a04 	vstr	s15, [r3, #16]
}
 80020d2:	4770      	bx	lr
 80020d4:	3f8c7f66 	.word	0x3f8c7f66
 80020d8:	200010a8 	.word	0x200010a8

080020dc <ChorusMode_switch>:
	switch (val)
 80020dc:	b148      	cbz	r0, 80020f2 <ChorusMode_switch+0x16>
 80020de:	287f      	cmp	r0, #127	; 0x7f
 80020e0:	d106      	bne.n	80020f0 <ChorusMode_switch+0x14>
		case 127 : 	delR.mode = delL.mode = -1 ; break;
 80020e2:	f241 53f4 	movw	r3, #5620	; 0x15f4
 80020e6:	22ff      	movs	r2, #255	; 0xff
		case 0 : 	delR.mode = delL.mode = 1 ; break;
 80020e8:	4904      	ldr	r1, [pc, #16]	; (80020fc <ChorusMode_switch+0x20>)
 80020ea:	54ca      	strb	r2, [r1, r3]
 80020ec:	4904      	ldr	r1, [pc, #16]	; (8002100 <ChorusMode_switch+0x24>)
 80020ee:	54ca      	strb	r2, [r1, r3]
}
 80020f0:	4770      	bx	lr
		case 0 : 	delR.mode = delL.mode = 1 ; break;
 80020f2:	f241 53f4 	movw	r3, #5620	; 0x15f4
 80020f6:	2201      	movs	r2, #1
 80020f8:	e7f6      	b.n	80020e8 <ChorusMode_switch+0xc>
 80020fa:	bf00      	nop
 80020fc:	200010c8 	.word	0x200010c8
 8002100:	200026c0 	.word	0x200026c0

08002104 <ChorusFDBsign_switch>:
	switch (val)
 8002104:	b180      	cbz	r0, 8002128 <ChorusFDBsign_switch+0x24>
 8002106:	287f      	cmp	r0, #127	; 0x7f
 8002108:	d10d      	bne.n	8002126 <ChorusFDBsign_switch+0x22>
		case 127 : 	delR.fb = fabsf(delR.fb); delL.fb = fabsf(delL.fb); break; // positive feedback;
 800210a:	4b10      	ldr	r3, [pc, #64]	; (800214c <ChorusFDBsign_switch+0x48>)
 800210c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002110:	eef0 7ae7 	vabs.f32	s15, s15
 8002114:	edc3 7a01 	vstr	s15, [r3, #4]
 8002118:	4b0d      	ldr	r3, [pc, #52]	; (8002150 <ChorusFDBsign_switch+0x4c>)
 800211a:	edd3 7a01 	vldr	s15, [r3, #4]
 800211e:	eef0 7ae7 	vabs.f32	s15, s15
		case 0 : 	delR.fb = - fabsf(delR.fb); delL.fb = - fabsf(delL.fb); break; // negative feedback;
 8002122:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8002126:	4770      	bx	lr
		case 0 : 	delR.fb = - fabsf(delR.fb); delL.fb = - fabsf(delL.fb); break; // negative feedback;
 8002128:	4b08      	ldr	r3, [pc, #32]	; (800214c <ChorusFDBsign_switch+0x48>)
 800212a:	edd3 7a01 	vldr	s15, [r3, #4]
 800212e:	eef0 7ae7 	vabs.f32	s15, s15
 8002132:	eef1 7a67 	vneg.f32	s15, s15
 8002136:	edc3 7a01 	vstr	s15, [r3, #4]
 800213a:	4b05      	ldr	r3, [pc, #20]	; (8002150 <ChorusFDBsign_switch+0x4c>)
 800213c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002140:	eef0 7ae7 	vabs.f32	s15, s15
 8002144:	eef1 7a67 	vneg.f32	s15, s15
 8002148:	e7eb      	b.n	8002122 <ChorusFDBsign_switch+0x1e>
 800214a:	bf00      	nop
 800214c:	200026c0 	.word	0x200026c0
 8002150:	200010c8 	.word	0x200010c8

08002154 <delay_write>:
	return del->mix;
}
/*-------------------------------------------------------------------------------------------*/
void delay_write (monochorus_t *del, float xin)
{
	del->dline[del->in_idx] = xin;
 8002154:	68c3      	ldr	r3, [r0, #12]
 8002156:	eb00 0283 	add.w	r2, r0, r3, lsl #2

	(del->in_idx)++;
 800215a:	3301      	adds	r3, #1
	if (del->in_idx >= DEPTH)
 800215c:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
		del->in_idx = 0;
 8002160:	bfa8      	it	ge
 8002162:	2300      	movge	r3, #0
	del->dline[del->in_idx] = xin;
 8002164:	ed82 0a04 	vstr	s0, [r2, #16]
		del->in_idx = 0;
 8002168:	60c3      	str	r3, [r0, #12]
}
 800216a:	4770      	bx	lr

0800216c <delay_read>:
/*-------------------------------------------------------------------------------------------*/
float delay_read (monochorus_t *del, float delay) // "delay" is a floating point number of samples
{
 800216c:	b510      	push	{r4, lr}
	float y_n_2;	// y(n-2)
	float y_n_3;	// y(n-3)
	int32_t idx;

	d = delay;
	if (d < MARGIN) d = MARGIN; // MARGIN is the minimum allowed delay
 800216e:	eef1 7a08 	vmov.f32	s15, #24	; 0x40c00000  6.0
 8002172:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002176:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
{
 800217a:	ed2d 8b02 	vpush	{d8}
 800217e:	4604      	mov	r4, r0
 8002180:	eeb0 8a40 	vmov.f32	s16, s0
	if (d < MARGIN) d = MARGIN; // MARGIN is the minimum allowed delay
 8002184:	d464      	bmi.n	8002250 <delay_read+0xe4>
	if (d > DEPTH-MARGIN) d = DEPTH-MARGIN;
 8002186:	eddf 7a34 	vldr	s15, [pc, #208]	; 8002258 <delay_read+0xec>
 800218a:	eeb4 0a67 	vcmp.f32	s0, s15
 800218e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002192:	bfc8      	it	gt
 8002194:	eeb0 8a67 	vmovgt.f32	s16, s15

	i = (int32_t)floorf(d);
 8002198:	eeb0 0a48 	vmov.f32	s0, s16
 800219c:	f004 fb16 	bl	80067cc <floorf>
 80021a0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
	f = d - i;

	idx = del->in_idx - i;
 80021a4:	68e3      	ldr	r3, [r4, #12]
	if (idx < 0) idx += DEPTH;
 80021a6:	ee10 2a10 	vmov	r2, s0
 80021aa:	1a9b      	subs	r3, r3, r2
 80021ac:	bf48      	it	mi
 80021ae:	f503 63af 	addmi.w	r3, r3, #1400	; 0x578
	y_n = del->dline[idx]; 		// y(n)
 80021b2:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80021b6:	edd2 5a04 	vldr	s11, [r2, #16]

	idx--;
	if (idx < 0) idx += DEPTH;
 80021ba:	1e5a      	subs	r2, r3, #1
 80021bc:	bf48      	it	mi
 80021be:	f203 5277 	addwmi	r2, r3, #1399	; 0x577
	y_n_1 = del->dline[idx];	// y(n-1)
 80021c2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
	f = d - i;
 80021c6:	eef8 7ac0 	vcvt.f32.s32	s15, s0
	y_n_1 = del->dline[idx];	// y(n-1)
 80021ca:	ed93 5a04 	vldr	s10, [r3, #16]
	//return (.5f)*(f-1)*(f-2)*y_n - f*(f-2)*y_n_1 + (.5f)*f*(f-1)*y_n_2 ; // 2nd order Lagrange interpolation

	//return .5f*(f-1)*((f-2)*y_n + f*y_n_2) - f*(f-2)*y_n_1 ;	// 2nd order Lagrange interpolation (faster)

	/* 3rd order Lagrange interpolation :  */
	return (f-2)*(f-3)*(-0.16666666666f *(f-1)*y_n + 0.5f * f * y_n_1) + f*(f-1)*(-0.5f * (f-3)*y_n_2 + 0.166666666666f * (f-2)*y_n_3);
 80021ce:	ed9f 0a23 	vldr	s0, [pc, #140]	; 800225c <delay_read+0xf0>
	if (idx < 0) idx += DEPTH;
 80021d2:	1e53      	subs	r3, r2, #1
	f = d - i;
 80021d4:	ee38 8a67 	vsub.f32	s16, s16, s15
	if (idx < 0) idx += DEPTH;
 80021d8:	bf48      	it	mi
 80021da:	f202 5377 	addwmi	r3, r2, #1399	; 0x577
	if (idx < 0) idx += DEPTH;
 80021de:	1e58      	subs	r0, r3, #1
	return (f-2)*(f-3)*(-0.16666666666f *(f-1)*y_n + 0.5f * f * y_n_1) + f*(f-1)*(-0.5f * (f-3)*y_n_2 + 0.166666666666f * (f-2)*y_n_3);
 80021e0:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 80021e4:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 80021e8:	ee78 7a67 	vsub.f32	s15, s16, s15
 80021ec:	ee78 6a66 	vsub.f32	s13, s16, s13
	if (idx < 0) idx += DEPTH;
 80021f0:	bf48      	it	mi
 80021f2:	f203 5077 	addwmi	r0, r3, #1399	; 0x577
	y_n_2 = del->dline[idx];	// y(n-2)
 80021f6:	eb04 0283 	add.w	r2, r4, r3, lsl #2
	y_n_3 = del->dline[idx];	// y(n-3)
 80021fa:	eb04 0480 	add.w	r4, r4, r0, lsl #2
	return (f-2)*(f-3)*(-0.16666666666f *(f-1)*y_n + 0.5f * f * y_n_1) + f*(f-1)*(-0.5f * (f-3)*y_n_2 + 0.166666666666f * (f-2)*y_n_3);
 80021fe:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8002202:	ee27 0a80 	vmul.f32	s0, s15, s0
 8002206:	edd4 7a04 	vldr	s15, [r4, #16]
	y_n_2 = del->dline[idx];	// y(n-2)
 800220a:	edd2 4a04 	vldr	s9, [r2, #16]
	return (f-2)*(f-3)*(-0.16666666666f *(f-1)*y_n + 0.5f * f * y_n_1) + f*(f-1)*(-0.5f * (f-3)*y_n_2 + 0.166666666666f * (f-2)*y_n_3);
 800220e:	eebe 4a00 	vmov.f32	s8, #224	; 0xbf000000 -0.5
 8002212:	ee20 0a27 	vmul.f32	s0, s0, s15
 8002216:	ee66 6a84 	vmul.f32	s13, s13, s8
 800221a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800221e:	ee38 7a47 	vsub.f32	s14, s16, s14
 8002222:	eea6 0aa4 	vfma.f32	s0, s13, s9
 8002226:	ee67 7a08 	vmul.f32	s15, s14, s16
 800222a:	ee20 0a27 	vmul.f32	s0, s0, s15
 800222e:	eddf 7a0c 	vldr	s15, [pc, #48]	; 8002260 <delay_read+0xf4>
 8002232:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002236:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800223a:	ee28 8a27 	vmul.f32	s16, s16, s15
 800223e:	ee28 8a05 	vmul.f32	s16, s16, s10
 8002242:	eea7 8a25 	vfma.f32	s16, s14, s11

}
 8002246:	eea6 0a08 	vfma.f32	s0, s12, s16
 800224a:	ecbd 8b02 	vpop	{d8}
 800224e:	bd10      	pop	{r4, pc}
	if (d < MARGIN) d = MARGIN; // MARGIN is the minimum allowed delay
 8002250:	eeb0 8a67 	vmov.f32	s16, s15
 8002254:	e7a0      	b.n	8002198 <delay_read+0x2c>
 8002256:	bf00      	nop
 8002258:	44ae4000 	.word	0x44ae4000
 800225c:	3e2aaaab 	.word	0x3e2aaaab
 8002260:	be2aaaab 	.word	0xbe2aaaab

08002264 <mono_chorus_compute>:
/*---------------------------------------------------------------------------------------------*/

float mono_chorus_compute(monochorus_t *del, Lfo_t *lfo, float xin)
{
 8002264:	b538      	push	{r3, r4, r5, lr}
	float yout;
	float x1;
	float x2;

	x2 = delay_read (del, del->baseDelay + Lfo_SampleCompute(lfo) + MARGIN);
 8002266:	f500 55af 	add.w	r5, r0, #5600	; 0x15e0
{
 800226a:	ed2d 8b04 	vpush	{d8-d9}
 800226e:	4604      	mov	r4, r0
	x2 = delay_read (del, del->baseDelay + Lfo_SampleCompute(lfo) + MARGIN);
 8002270:	3510      	adds	r5, #16
 8002272:	4608      	mov	r0, r1
 8002274:	edd5 8a00 	vldr	s17, [r5]
{
 8002278:	eeb0 8a40 	vmov.f32	s16, s0
	x2 = delay_read (del, del->baseDelay + Lfo_SampleCompute(lfo) + MARGIN);
 800227c:	f7ff fe1e 	bl	8001ebc <Lfo_SampleCompute>
 8002280:	ee38 0a80 	vadd.f32	s0, s17, s0
 8002284:	eef1 9a08 	vmov.f32	s19, #24	; 0x40c00000  6.0
 8002288:	ee30 0a29 	vadd.f32	s0, s0, s19
 800228c:	4620      	mov	r0, r4
 800228e:	f7ff ff6d 	bl	800216c <delay_read>

	if (del->mode == 1)
 8002292:	f241 53f4 	movw	r3, #5620	; 0x15f4
	x2 = delay_read (del, del->baseDelay + Lfo_SampleCompute(lfo) + MARGIN);
 8002296:	eef0 8a40 	vmov.f32	s17, s0
	if (del->mode == 1)
 800229a:	56e3      	ldrsb	r3, [r4, r3]
 800229c:	ed94 9a01 	vldr	s18, [r4, #4]
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d123      	bne.n	80022ec <mono_chorus_compute+0x88>
		x1 = xin + del->fb * x2; // variable delay feedback signal or ...
 80022a4:	eeb0 0a48 	vmov.f32	s0, s16
 80022a8:	eea9 0a28 	vfma.f32	s0, s18, s17
	else
		x1 = xin + del->fb * delay_read (del, del->baseDelay + MARGIN); // fixed delay feedback signal

	x1 = (x1 > 1.0f) ? 1.0f : x1 ; //clip too loud samples
 80022ac:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80022b0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80022b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022b8:	dc24      	bgt.n	8002304 <mono_chorus_compute+0xa0>
	x1 = (x1 < -1.0f) ? -1.0f : x1 ;
 80022ba:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 80022be:	eeb4 0a67 	vcmp.f32	s0, s15
 80022c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022c6:	bf48      	it	mi
 80022c8:	eeb0 0a67 	vmovmi.f32	s0, s15

	yout = del->mix * x1 + del->fw * x2;
 80022cc:	edd4 7a02 	vldr	s15, [r4, #8]
 80022d0:	ee68 8aa7 	vmul.f32	s17, s17, s15
 80022d4:	edd4 7a00 	vldr	s15, [r4]
 80022d8:	eee7 8a80 	vfma.f32	s17, s15, s0
	//yout = del->mix * xin + del->fw * x2; // not good sounding...
	delay_write(del, x1);
 80022dc:	4620      	mov	r0, r4
 80022de:	f7ff ff39 	bl	8002154 <delay_write>

	return yout;
}
 80022e2:	eeb0 0a68 	vmov.f32	s0, s17
 80022e6:	ecbd 8b04 	vpop	{d8-d9}
 80022ea:	bd38      	pop	{r3, r4, r5, pc}
		x1 = xin + del->fb * delay_read (del, del->baseDelay + MARGIN); // fixed delay feedback signal
 80022ec:	ed95 0a00 	vldr	s0, [r5]
 80022f0:	4620      	mov	r0, r4
 80022f2:	ee30 0a29 	vadd.f32	s0, s0, s19
 80022f6:	f7ff ff39 	bl	800216c <delay_read>
 80022fa:	eea9 8a00 	vfma.f32	s16, s18, s0
 80022fe:	eeb0 0a48 	vmov.f32	s0, s16
 8002302:	e7d3      	b.n	80022ac <mono_chorus_compute+0x48>
	x1 = (x1 > 1.0f) ? 1.0f : x1 ; //clip too loud samples
 8002304:	eeb0 0a67 	vmov.f32	s0, s15
 8002308:	e7e0      	b.n	80022cc <mono_chorus_compute+0x68>
	...

0800230c <stereoChorus_compute>:

/*--------------------This is the main stereo chorus function : ----------------------------*/

void stereoChorus_compute (float * left_out, float * right_out, float in)
{
 800230c:	b570      	push	{r4, r5, r6, lr}
	*left_out = mono_chorus_compute(&delL, &lfoL, in);
 800230e:	4c0c      	ldr	r4, [pc, #48]	; (8002340 <stereoChorus_compute+0x34>)
{
 8002310:	ed2d 8b02 	vpush	{d8}
 8002314:	4606      	mov	r6, r0
 8002316:	460d      	mov	r5, r1
	*left_out = mono_chorus_compute(&delL, &lfoL, in);
 8002318:	480a      	ldr	r0, [pc, #40]	; (8002344 <stereoChorus_compute+0x38>)
 800231a:	4621      	mov	r1, r4
{
 800231c:	eeb0 8a40 	vmov.f32	s16, s0
	*left_out = mono_chorus_compute(&delL, &lfoL, in);
 8002320:	f7ff ffa0 	bl	8002264 <mono_chorus_compute>
	*right_out = mono_chorus_compute(&delR, &lfoR, in);
 8002324:	f104 0110 	add.w	r1, r4, #16
	*left_out = mono_chorus_compute(&delL, &lfoL, in);
 8002328:	ed86 0a00 	vstr	s0, [r6]
	*right_out = mono_chorus_compute(&delR, &lfoR, in);
 800232c:	4806      	ldr	r0, [pc, #24]	; (8002348 <stereoChorus_compute+0x3c>)
 800232e:	eeb0 0a48 	vmov.f32	s0, s16
 8002332:	f7ff ff97 	bl	8002264 <mono_chorus_compute>
}
 8002336:	ecbd 8b02 	vpop	{d8}
	*right_out = mono_chorus_compute(&delR, &lfoR, in);
 800233a:	ed85 0a00 	vstr	s0, [r5]
}
 800233e:	bd70      	pop	{r4, r5, r6, pc}
 8002340:	200010a8 	.word	0x200010a8
 8002344:	200010c8 	.word	0x200010c8
 8002348:	200026c0 	.word	0x200026c0

0800234c <Delay_init>:

/*-------------------------------------------------------------------------------------------*/
void Delay_init(void)
{
	/* initialize pointers positions for delay effect */
	shift = INIT_DELAY;
 800234c:	4b05      	ldr	r3, [pc, #20]	; (8002364 <Delay_init+0x18>)
 800234e:	f243 22c8 	movw	r2, #13000	; 0x32c8
 8002352:	601a      	str	r2, [r3, #0]
	readpos = delayline;
 8002354:	4b04      	ldr	r3, [pc, #16]	; (8002368 <Delay_init+0x1c>)
 8002356:	4a05      	ldr	r2, [pc, #20]	; (800236c <Delay_init+0x20>)
 8002358:	601a      	str	r2, [r3, #0]
	writepos = delayline + INIT_DELAY;
 800235a:	4b05      	ldr	r3, [pc, #20]	; (8002370 <Delay_init+0x24>)
 800235c:	4a05      	ldr	r2, [pc, #20]	; (8002374 <Delay_init+0x28>)
 800235e:	601a      	str	r2, [r3, #0]
}
 8002360:	4770      	bx	lr
 8002362:	bf00      	nop
 8002364:	200129dc 	.word	0x200129dc
 8002368:	200129d8 	.word	0x200129d8
 800236c:	20003f6c 	.word	0x20003f6c
 8002370:	200129e0 	.word	0x200129e0
 8002374:	20010a8c 	.word	0x20010a8c

08002378 <Delay_clean>:
/*-------------------------------------------------------------------------------------------*/
void Delay_clean(void)
{
	for (int i = 0 ; i < DELAYLINE_LEN + 2; i++)
 8002378:	4a04      	ldr	r2, [pc, #16]	; (800238c <Delay_clean+0x14>)
{
 800237a:	f643 239a 	movw	r3, #15002	; 0x3a9a
		delayline[i] = 0;
 800237e:	2100      	movs	r1, #0
	for (int i = 0 ; i < DELAYLINE_LEN + 2; i++)
 8002380:	3b01      	subs	r3, #1
		delayline[i] = 0;
 8002382:	f842 1b04 	str.w	r1, [r2], #4
	for (int i = 0 ; i < DELAYLINE_LEN + 2; i++)
 8002386:	d1fb      	bne.n	8002380 <Delay_clean+0x8>
}
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	20003f6c 	.word	0x20003f6c

08002390 <Delay_time_set>:
}
/*-------------------------------------------------------------------------------------------*/
void Delay_time_set(uint8_t val)
{
	float 	*pos;
	shift = (uint32_t) lrintf((DELAYLINE_LEN - 1 - MIN_DELAY)/MIDI_MAX * val + MIN_DELAY);
 8002390:	ee07 0a90 	vmov	s15, r0
 8002394:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80023cc <Delay_time_set+0x3c>
 8002398:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 80023d0 <Delay_time_set+0x40>
 800239c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
{
 80023a0:	b508      	push	{r3, lr}
	shift = (uint32_t) lrintf((DELAYLINE_LEN - 1 - MIN_DELAY)/MIDI_MAX * val + MIN_DELAY);
 80023a2:	eea7 0a87 	vfma.f32	s0, s15, s14
 80023a6:	f004 fa53 	bl	8006850 <lrintf>
 80023aa:	4b0a      	ldr	r3, [pc, #40]	; (80023d4 <Delay_time_set+0x44>)
 80023ac:	6018      	str	r0, [r3, #0]
	pos = writepos - shift;
 80023ae:	4b0a      	ldr	r3, [pc, #40]	; (80023d8 <Delay_time_set+0x48>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	eba3 0080 	sub.w	r0, r3, r0, lsl #2
	if (pos >= delayline)
 80023b6:	4b09      	ldr	r3, [pc, #36]	; (80023dc <Delay_time_set+0x4c>)
 80023b8:	4298      	cmp	r0, r3
		readpos = pos;
	else
		readpos = pos + DELAYLINE_LEN - 1;
 80023ba:	bf38      	it	cc
 80023bc:	f500 406a 	addcc.w	r0, r0, #59904	; 0xea00
 80023c0:	4b07      	ldr	r3, [pc, #28]	; (80023e0 <Delay_time_set+0x50>)
 80023c2:	bf38      	it	cc
 80023c4:	305c      	addcc	r0, #92	; 0x5c
 80023c6:	6018      	str	r0, [r3, #0]

}
 80023c8:	bd08      	pop	{r3, pc}
 80023ca:	bf00      	nop
 80023cc:	42e84489 	.word	0x42e84489
 80023d0:	437a0000 	.word	0x437a0000
 80023d4:	200129dc 	.word	0x200129dc
 80023d8:	200129e0 	.word	0x200129e0
 80023dc:	20003f6c 	.word	0x20003f6c
 80023e0:	200129d8 	.word	0x200129d8

080023e4 <DelayFeedback_set>:
	fdb *= 0.95f ;//
}
/*-------------------------------------------------------------------------------------------*/
void DelayFeedback_set(uint8_t val)
{
	fdb = val / MIDI_MAX;
 80023e4:	ee07 0a90 	vmov	s15, r0
 80023e8:	eddf 6a04 	vldr	s13, [pc, #16]	; 80023fc <DelayFeedback_set+0x18>
 80023ec:	4b04      	ldr	r3, [pc, #16]	; (8002400 <DelayFeedback_set+0x1c>)
 80023ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023f2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80023f6:	ed83 7a00 	vstr	s14, [r3]
}
 80023fa:	4770      	bx	lr
 80023fc:	42fe0000 	.word	0x42fe0000
 8002400:	20000000 	.word	0x20000000

08002404 <DelayWet_set>:
/*-------------------------------------------------------------------------------------------*/
void DelayWet_set(uint8_t val)
{
	wet = val / MIDI_MAX;
 8002404:	ee07 0a90 	vmov	s15, r0
 8002408:	eddf 6a04 	vldr	s13, [pc, #16]	; 800241c <DelayWet_set+0x18>
 800240c:	4b04      	ldr	r3, [pc, #16]	; (8002420 <DelayWet_set+0x1c>)
 800240e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002412:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002416:	ed83 7a00 	vstr	s14, [r3]
}
 800241a:	4770      	bx	lr
 800241c:	42fe0000 	.word	0x42fe0000
 8002420:	20000004 	.word	0x20000004

08002424 <Delay_compute>:
float Delay_compute (float x)
{
	float y, dy;

	// (*readpos) : delayed sample read at the output of the delay line
	dy = (1.f - coeff_a1)*(*readpos) + coeff_a1 * old_dy; // apply lowpass filter in the loop
 8002424:	4925      	ldr	r1, [pc, #148]	; (80024bc <Delay_compute+0x98>)
 8002426:	4a26      	ldr	r2, [pc, #152]	; (80024c0 <Delay_compute+0x9c>)
 8002428:	ed91 7a00 	vldr	s14, [r1]
 800242c:	eddf 7a25 	vldr	s15, [pc, #148]	; 80024c4 <Delay_compute+0xa0>
 8002430:	6813      	ldr	r3, [r2, #0]
 8002432:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002436:	edd3 6a00 	vldr	s13, [r3]
 800243a:	eddf 7a23 	vldr	s15, [pc, #140]	; 80024c8 <Delay_compute+0xa4>
 800243e:	eea6 7aa7 	vfma.f32	s14, s13, s15
{
 8002442:	b570      	push	{r4, r5, r6, lr}
	old_dy = dy;
 8002444:	ed81 7a00 	vstr	s14, [r1]
	y = x + fdb*dy;
 8002448:	4920      	ldr	r1, [pc, #128]	; (80024cc <Delay_compute+0xa8>)
 800244a:	edd1 7a00 	vldr	s15, [r1]
 800244e:	eef0 6a40 	vmov.f32	s13, s0
 8002452:	eee7 6a87 	vfma.f32	s13, s15, s14
 8002456:	4611      	mov	r1, r2

	y = (y > 1.0f) ? 1.0f : y ; //clip too loud samples
 8002458:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800245c:	eef4 6ae7 	vcmpe.f32	s13, s15
 8002460:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	y = x + fdb*dy;
 8002464:	eeb0 7a66 	vmov.f32	s14, s13
	y = (y > 1.0f) ? 1.0f : y ; //clip too loud samples
 8002468:	dc24      	bgt.n	80024b4 <Delay_compute+0x90>
	y = (y < -1.0f) ? -1.0f : y ;
 800246a:	eeff 6a00 	vmov.f32	s13, #240	; 0xbf800000 -1.0
 800246e:	eeb4 7a66 	vcmp.f32	s14, s13
 8002472:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002476:	bf48      	it	mi
 8002478:	eeb0 7a66 	vmovmi.f32	s14, s13
	*writepos = y; // write new computed sample at the input of the delay line
 800247c:	4d14      	ldr	r5, [pc, #80]	; (80024d0 <Delay_compute+0xac>)

	/* update the delay line pointers : */
	writepos++;
	readpos++;

	if ((writepos - delayline) >= DELAYLINE_LEN)
 800247e:	4815      	ldr	r0, [pc, #84]	; (80024d4 <Delay_compute+0xb0>)
	*writepos = y; // write new computed sample at the input of the delay line
 8002480:	682a      	ldr	r2, [r5, #0]
 8002482:	eca2 7a01 	vstmia	r2!, {s14}
	if ((writepos - delayline) >= DELAYLINE_LEN)
 8002486:	f64e 245c 	movw	r4, #59996	; 0xea5c
 800248a:	1a16      	subs	r6, r2, r0
		writepos = delayline; // wrap pointer
 800248c:	42a6      	cmp	r6, r4
 800248e:	bfc8      	it	gt
 8002490:	4602      	movgt	r2, r0
	readpos++;
 8002492:	3304      	adds	r3, #4
		writepos = delayline; // wrap pointer
 8002494:	602a      	str	r2, [r5, #0]

	if ((readpos - delayline) >= DELAYLINE_LEN)
 8002496:	1a1a      	subs	r2, r3, r0
		readpos = delayline;  // wrap pointer
 8002498:	42a2      	cmp	r2, r4
 800249a:	bfc8      	it	gt
 800249c:	4603      	movgt	r3, r0
 800249e:	600b      	str	r3, [r1, #0]

	return (wet * y + (1 - wet) * x);
 80024a0:	4b0d      	ldr	r3, [pc, #52]	; (80024d8 <Delay_compute+0xb4>)
 80024a2:	edd3 6a00 	vldr	s13, [r3]
 80024a6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80024aa:	ee27 0a80 	vmul.f32	s0, s15, s0

}
 80024ae:	eea6 0a87 	vfma.f32	s0, s13, s14
 80024b2:	bd70      	pop	{r4, r5, r6, pc}
	y = (y > 1.0f) ? 1.0f : y ; //clip too loud samples
 80024b4:	eeb0 7a67 	vmov.f32	s14, s15
 80024b8:	e7e0      	b.n	800247c <Delay_compute+0x58>
 80024ba:	bf00      	nop
 80024bc:	200129d4 	.word	0x200129d4
 80024c0:	200129d8 	.word	0x200129d8
 80024c4:	3f19999a 	.word	0x3f19999a
 80024c8:	3ecccccc 	.word	0x3ecccccc
 80024cc:	20000000 	.word	0x20000000
 80024d0:	200129e0 	.word	0x200129e0
 80024d4:	20003f6c 	.word	0x20003f6c
 80024d8:	20000004 	.word	0x20000004

080024dc <Drifter_amp_set>:
Drifter_t	d3 _CCM_ ;

/*-------------------------------------------------------------------------------------------*/
void	Drifter_amp_set(uint8_t val)
{
	d1.gain = d2.gain = d3.gain = (val / MIDI_MAX)*(val / MIDI_MAX);
 80024dc:	ee07 0a90 	vmov	s15, r0
 80024e0:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002500 <Drifter_amp_set+0x24>
 80024e4:	4b07      	ldr	r3, [pc, #28]	; (8002504 <Drifter_amp_set+0x28>)
 80024e6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80024ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024ee:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80024f2:	edc3 7a02 	vstr	s15, [r3, #8]
 80024f6:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
 80024fa:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60

}
 80024fe:	4770      	bx	lr
 8002500:	42fe0000 	.word	0x42fe0000
 8002504:	20003cb8 	.word	0x20003cb8

08002508 <Drifter_minFreq_set>:
/*-------------------------------------------------------------------------------------------*/
void	Drifter_minFreq_set(uint8_t val)
{
	d1.fmin = d2.fmin = d3.fmin = .1f + 50 * val / MIDI_MAX;
 8002508:	2332      	movs	r3, #50	; 0x32
 800250a:	4358      	muls	r0, r3
 800250c:	ee07 0a90 	vmov	s15, r0
 8002510:	eddf 6a08 	vldr	s13, [pc, #32]	; 8002534 <Drifter_minFreq_set+0x2c>
 8002514:	4b08      	ldr	r3, [pc, #32]	; (8002538 <Drifter_minFreq_set+0x30>)
 8002516:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800251a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800251e:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800253c <Drifter_minFreq_set+0x34>
 8002522:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002526:	edc3 7a01 	vstr	s15, [r3, #4]
 800252a:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
 800252e:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c

}
 8002532:	4770      	bx	lr
 8002534:	42fe0000 	.word	0x42fe0000
 8002538:	20003cb8 	.word	0x20003cb8
 800253c:	3dcccccd 	.word	0x3dcccccd

08002540 <Drifter_maxFreq_set>:
/*-------------------------------------------------------------------------------------------*/
void	Drifter_maxFreq_set(uint8_t val)
{
	float x;

	x = (1 + 19 * val / MIDI_MAX )* d1.fmin ;
 8002540:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
 8002544:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 8002548:	ee07 0a90 	vmov	s15, r0
 800254c:	eddf 6a11 	vldr	s13, [pc, #68]	; 8002594 <Drifter_maxFreq_set+0x54>
 8002550:	4b11      	ldr	r3, [pc, #68]	; (8002598 <Drifter_maxFreq_set+0x58>)
 8002552:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002556:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800255a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800255e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002562:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 8002566:	ee67 7a87 	vmul.f32	s15, s15, s14
	if (x > 10000)
 800256a:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800259c <Drifter_maxFreq_set+0x5c>
 800256e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002572:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		d1.fmax = d2.fmax = d3.fmax = 10000;
 8002576:	bfc3      	ittte	gt
 8002578:	ed83 7a00 	vstrgt	s14, [r3]
 800257c:	ed83 7a0b 	vstrgt	s14, [r3, #44]	; 0x2c
 8002580:	ed83 7a16 	vstrgt	s14, [r3, #88]	; 0x58
	else {
		d1.fmax = d2.fmax = d3.fmax = x;
 8002584:	edc3 7a00 	vstrle	s15, [r3]
 8002588:	bfdc      	itt	le
 800258a:	edc3 7a0b 	vstrle	s15, [r3, #44]	; 0x2c
 800258e:	edc3 7a16 	vstrle	s15, [r3, #88]	; 0x58
	}
}
 8002592:	4770      	bx	lr
 8002594:	42fe0000 	.word	0x42fe0000
 8002598:	20003cb8 	.word	0x20003cb8
 800259c:	461c4000 	.word	0x461c4000

080025a0 <drifter_newSegment>:
/*-------------------------------------------------------------------------------------------*/
void drifter_newSegment(Drifter_t *d) //
{
	d->n = 0;
	d->initial = d->final;
	d->minLength = 0.5f * SAMPLERATE / d->fmax ;
 80025a0:	eddf 7a17 	vldr	s15, [pc, #92]	; 8002600 <drifter_newSegment+0x60>
 80025a4:	ed90 7a00 	vldr	s14, [r0]
 80025a8:	ee87 0a87 	vdiv.f32	s0, s15, s14
	d->n = 0;
 80025ac:	2300      	movs	r3, #0
 80025ae:	6183      	str	r3, [r0, #24]
	d->initial = d->final;
 80025b0:	6a03      	ldr	r3, [r0, #32]
 80025b2:	61c3      	str	r3, [r0, #28]
{
 80025b4:	b510      	push	{r4, lr}
 80025b6:	4604      	mov	r4, r0
	d->maxLength = 0.5f * SAMPLERATE / d->fmin ;
 80025b8:	ed90 7a01 	vldr	s14, [r0, #4]
	d->minLength = 0.5f * SAMPLERATE / d->fmax ;
 80025bc:	ed80 0a03 	vstr	s0, [r0, #12]
	d->maxLength = 0.5f * SAMPLERATE / d->fmin ;
 80025c0:	eec7 0a87 	vdiv.f32	s1, s15, s14
 80025c4:	edc0 0a04 	vstr	s1, [r0, #16]
	d->length = frand_a_b(d->minLength,d->maxLength);
 80025c8:	f001 f876 	bl	80036b8 <frand_a_b>
 80025cc:	eebc 0ac0 	vcvt.u32.f32	s0, s0
	d->final = frand_a_b(-1, 1);
 80025d0:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
	d->length = frand_a_b(d->minLength,d->maxLength);
 80025d4:	ed84 0a05 	vstr	s0, [r4, #20]
	d->final = frand_a_b(-1, 1);
 80025d8:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 80025dc:	f001 f86c 	bl	80036b8 <frand_a_b>
	d->slope = (d->final - d->initial) / d->length ;
 80025e0:	edd4 7a07 	vldr	s15, [r4, #28]
	d->final = frand_a_b(-1, 1);
 80025e4:	ed84 0a08 	vstr	s0, [r4, #32]
	d->slope = (d->final - d->initial) / d->length ;
 80025e8:	ee30 0a67 	vsub.f32	s0, s0, s15
 80025ec:	edd4 7a05 	vldr	s15, [r4, #20]
 80025f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025f4:	ee80 7a27 	vdiv.f32	s14, s0, s15
 80025f8:	ed84 7a09 	vstr	s14, [r4, #36]	; 0x24
}
 80025fc:	bd10      	pop	{r4, pc}
 80025fe:	bf00      	nop
 8002600:	46ac4400 	.word	0x46ac4400

08002604 <drifter_nextSample>:
/*-------------------------------------------------------------------------------------------*/
float drifter_nextSample(Drifter_t *d) //
{
	d->out = d->gain * (d->slope * d->n + d->initial);
 8002604:	edd0 7a06 	vldr	s15, [r0, #24]
 8002608:	edd0 6a09 	vldr	s13, [r0, #36]	; 0x24
	(d->n)++;
 800260c:	6983      	ldr	r3, [r0, #24]
	if (d->n >= d->length)
 800260e:	6942      	ldr	r2, [r0, #20]
	d->out = d->gain * (d->slope * d->n + d->initial);
 8002610:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002614:	edd0 7a07 	vldr	s15, [r0, #28]
 8002618:	eee6 7a87 	vfma.f32	s15, s13, s14
	(d->n)++;
 800261c:	3301      	adds	r3, #1
	if (d->n >= d->length)
 800261e:	4293      	cmp	r3, r2
	d->out = d->gain * (d->slope * d->n + d->initial);
 8002620:	ed90 7a02 	vldr	s14, [r0, #8]
	(d->n)++;
 8002624:	6183      	str	r3, [r0, #24]
	d->out = d->gain * (d->slope * d->n + d->initial);
 8002626:	ee67 7a87 	vmul.f32	s15, s15, s14
{
 800262a:	b510      	push	{r4, lr}
	d->out = d->gain * (d->slope * d->n + d->initial);
 800262c:	edc0 7a0a 	vstr	s15, [r0, #40]	; 0x28
{
 8002630:	4604      	mov	r4, r0
	if (d->n >= d->length)
 8002632:	d301      	bcc.n	8002638 <drifter_nextSample+0x34>
		{
			drifter_newSegment(d);
 8002634:	f7ff ffb4 	bl	80025a0 <drifter_newSegment>
		}
	return d->out;
}
 8002638:	ed94 0a0a 	vldr	s0, [r4, #40]	; 0x28
 800263c:	bd10      	pop	{r4, pc}
	...

08002640 <d1_drifter_nextSample>:
/*-------------------------------------------------------------------------------------------*/
float d1_drifter_nextSample(void) //
{
	return drifter_nextSample(&d1);
 8002640:	4801      	ldr	r0, [pc, #4]	; (8002648 <d1_drifter_nextSample+0x8>)
 8002642:	f7ff bfdf 	b.w	8002604 <drifter_nextSample>
 8002646:	bf00      	nop
 8002648:	20003d10 	.word	0x20003d10

0800264c <d2_drifter_nextSample>:
}
/*-------------------------------------------------------------------------------------------*/
float d2_drifter_nextSample(void) //
{
	return drifter_nextSample(&d2);
 800264c:	4801      	ldr	r0, [pc, #4]	; (8002654 <d2_drifter_nextSample+0x8>)
 800264e:	f7ff bfd9 	b.w	8002604 <drifter_nextSample>
 8002652:	bf00      	nop
 8002654:	20003ce4 	.word	0x20003ce4

08002658 <drifter_prepare>:
}
/*---------------------------------------------------------------------------------------------*/
void drifter_prepare(Drifter_t *d)
{
	d->final = 0;
 8002658:	2200      	movs	r2, #0
 800265a:	6202      	str	r2, [r0, #32]
	d->fmax = 4;
 800265c:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8002660:	6002      	str	r2, [r0, #0]
	d->fmin = 2;
 8002662:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002666:	6042      	str	r2, [r0, #4]
	d->gain = .01f;
 8002668:	4a01      	ldr	r2, [pc, #4]	; (8002670 <drifter_prepare+0x18>)
 800266a:	6082      	str	r2, [r0, #8]

	drifter_newSegment(d);
 800266c:	f7ff bf98 	b.w	80025a0 <drifter_newSegment>
 8002670:	3c23d70a 	.word	0x3c23d70a

08002674 <drifter_init>:
}
/*---------------------------------------------------------------------------------------------*/
void drifter_init(void)
{
 8002674:	b510      	push	{r4, lr}
	drifter_prepare(&d1);
 8002676:	4c07      	ldr	r4, [pc, #28]	; (8002694 <drifter_init+0x20>)
 8002678:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800267c:	f7ff ffec 	bl	8002658 <drifter_prepare>
	drifter_prepare(&d2);
 8002680:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 8002684:	f7ff ffe8 	bl	8002658 <drifter_prepare>
	drifter_prepare(&d3);
 8002688:	4620      	mov	r0, r4
}
 800268a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	drifter_prepare(&d3);
 800268e:	f7ff bfe3 	b.w	8002658 <drifter_prepare>
 8002692:	bf00      	nop
 8002694:	20003cb8 	.word	0x20003cb8

08002698 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002698:	b570      	push	{r4, r5, r6, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800269a:	2410      	movs	r4, #16
{
 800269c:	b098      	sub	sp, #96	; 0x60
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800269e:	4622      	mov	r2, r4
 80026a0:	2100      	movs	r1, #0
 80026a2:	a80e      	add	r0, sp, #56	; 0x38
 80026a4:	f003 ffe1 	bl	800666a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026a8:	2214      	movs	r2, #20
 80026aa:	2100      	movs	r1, #0
 80026ac:	a807      	add	r0, sp, #28
 80026ae:	f003 ffdc 	bl	800666a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80026b2:	4622      	mov	r2, r4
 80026b4:	2100      	movs	r1, #0
 80026b6:	a803      	add	r0, sp, #12
 80026b8:	f003 ffd7 	bl	800666a <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80026bc:	2400      	movs	r4, #0
 80026be:	4b21      	ldr	r3, [pc, #132]	; (8002744 <SystemClock_Config+0xac>)
 80026c0:	9401      	str	r4, [sp, #4]
 80026c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026c4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80026c8:	641a      	str	r2, [r3, #64]	; 0x40
 80026ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026d0:	9301      	str	r3, [sp, #4]
 80026d2:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80026d4:	4b1c      	ldr	r3, [pc, #112]	; (8002748 <SystemClock_Config+0xb0>)
 80026d6:	9402      	str	r4, [sp, #8]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80026de:	601a      	str	r2, [r3, #0]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026e6:	9302      	str	r3, [sp, #8]
 80026e8:	9b02      	ldr	r3, [sp, #8]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80026ea:	2601      	movs	r6, #1
 80026ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80026f0:	2502      	movs	r5, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80026f2:	e9cd 630c 	strd	r6, r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80026f6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  RCC_OscInitStruct.PLL.PLLM = 25;
  RCC_OscInitStruct.PLL.PLLN = 336;
 80026fa:	2219      	movs	r2, #25
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80026fc:	e9cd 5312 	strd	r5, r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002700:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002704:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 7;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002708:	a80c      	add	r0, sp, #48	; 0x30
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800270a:	2307      	movs	r3, #7
 800270c:	9317      	str	r3, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800270e:	9516      	str	r5, [sp, #88]	; 0x58
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002710:	f003 fb6c 	bl	8005dec <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002714:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002716:	e9cd 3507 	strd	r3, r5, [sp, #28]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800271a:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
 800271e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002722:	e9cd 130a 	strd	r1, r3, [sp, #40]	; 0x28

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002726:	a807      	add	r0, sp, #28
 8002728:	2105      	movs	r1, #5
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800272a:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800272c:	f003 fd32 	bl	8006194 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 144;
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 3;
 8002730:	2303      	movs	r3, #3
 8002732:	2090      	movs	r0, #144	; 0x90
 8002734:	e9cd 0304 	strd	r0, r3, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002738:	a803      	add	r0, sp, #12
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800273a:	9603      	str	r6, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800273c:	f003 fde4 	bl	8006308 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8002740:	b018      	add	sp, #96	; 0x60
 8002742:	bd70      	pop	{r4, r5, r6, pc}
 8002744:	40023800 	.word	0x40023800
 8002748:	40007000 	.word	0x40007000

0800274c <main>:
{
 800274c:	b580      	push	{r7, lr}
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800274e:	2614      	movs	r6, #20
{
 8002750:	b08c      	sub	sp, #48	; 0x30

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002752:	2400      	movs	r4, #0
 8002754:	4d8c      	ldr	r5, [pc, #560]	; (8002988 <main+0x23c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002756:	f8df 9270 	ldr.w	r9, [pc, #624]	; 80029c8 <main+0x27c>
  HAL_Init();
 800275a:	f002 f8f9 	bl	8004950 <HAL_Init>
  SystemClock_Config();
 800275e:	f7ff ff9b 	bl	8002698 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002762:	4632      	mov	r2, r6
 8002764:	2100      	movs	r1, #0
 8002766:	a807      	add	r0, sp, #28
 8002768:	f003 ff7f 	bl	800666a <memset>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800276c:	9403      	str	r4, [sp, #12]
 800276e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_4, GPIO_PIN_RESET);
 8002770:	4886      	ldr	r0, [pc, #536]	; (800298c <main+0x240>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002772:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002776:	632b      	str	r3, [r5, #48]	; 0x30
 8002778:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800277a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800277e:	9303      	str	r3, [sp, #12]
 8002780:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002782:	9404      	str	r4, [sp, #16]
 8002784:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002786:	f043 0304 	orr.w	r3, r3, #4
 800278a:	632b      	str	r3, [r5, #48]	; 0x30
 800278c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800278e:	f003 0304 	and.w	r3, r3, #4
 8002792:	9304      	str	r3, [sp, #16]
 8002794:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002796:	9405      	str	r4, [sp, #20]
 8002798:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800279a:	f043 0301 	orr.w	r3, r3, #1
 800279e:	632b      	str	r3, [r5, #48]	; 0x30
 80027a0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80027a2:	f003 0301 	and.w	r3, r3, #1
 80027a6:	9305      	str	r3, [sp, #20]
 80027a8:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027aa:	9406      	str	r4, [sp, #24]
 80027ac:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80027ae:	f043 0302 	orr.w	r3, r3, #2
 80027b2:	632b      	str	r3, [r5, #48]	; 0x30
 80027b4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80027b6:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_4, GPIO_PIN_RESET);
 80027ba:	4622      	mov	r2, r4
 80027bc:	4631      	mov	r1, r6
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027be:	9306      	str	r3, [sp, #24]
 80027c0:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_4, GPIO_PIN_RESET);
 80027c2:	f002 fded 	bl	80053a0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4;
 80027c6:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027c8:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027ca:	2601      	movs	r6, #1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027cc:	486f      	ldr	r0, [pc, #444]	; (800298c <main+0x240>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ce:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d0:	e9cd 6408 	strd	r6, r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027d4:	f002 fd04 	bl	80051e0 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80027d8:	4b6d      	ldr	r3, [pc, #436]	; (8002990 <main+0x244>)
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027da:	486c      	ldr	r0, [pc, #432]	; (800298c <main+0x240>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027dc:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80027de:	2220      	movs	r2, #32
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027e0:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80027e2:	e9cd 2307 	strd	r2, r3, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027e6:	f002 fcfb 	bl	80051e0 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80027ea:	23c0      	movs	r3, #192	; 0xc0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027ec:	a907      	add	r1, sp, #28
 80027ee:	4867      	ldr	r0, [pc, #412]	; (800298c <main+0x240>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f0:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80027f2:	e9cd 3907 	strd	r3, r9, [sp, #28]

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80027f6:	f04f 0810 	mov.w	r8, #16
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027fa:	f002 fcf1 	bl	80051e0 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027fe:	a907      	add	r1, sp, #28
 8002800:	4864      	ldr	r0, [pc, #400]	; (8002994 <main+0x248>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002802:	9409      	str	r4, [sp, #36]	; 0x24

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002804:	2704      	movs	r7, #4
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002806:	e9cd 8907 	strd	r8, r9, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800280a:	f002 fce9 	bl	80051e0 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800280e:	a907      	add	r1, sp, #28
 8002810:	4861      	ldr	r0, [pc, #388]	; (8002998 <main+0x24c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002812:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002814:	e9cd 7907 	strd	r7, r9, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002818:	f002 fce2 	bl	80051e0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800281c:	4622      	mov	r2, r4
 800281e:	4621      	mov	r1, r4
 8002820:	2008      	movs	r0, #8
 8002822:	f002 faf9 	bl	8004e18 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002826:	2008      	movs	r0, #8
 8002828:	f002 fb2a 	bl	8004e80 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800282c:	4622      	mov	r2, r4
 800282e:	4621      	mov	r1, r4
 8002830:	200a      	movs	r0, #10
 8002832:	f002 faf1 	bl	8004e18 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002836:	200a      	movs	r0, #10
 8002838:	f002 fb22 	bl	8004e80 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800283c:	4622      	mov	r2, r4
 800283e:	4621      	mov	r1, r4
 8002840:	2017      	movs	r0, #23
 8002842:	f002 fae9 	bl	8004e18 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002846:	2017      	movs	r0, #23
 8002848:	f002 fb1a 	bl	8004e80 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA2_CLK_ENABLE();
 800284c:	9401      	str	r4, [sp, #4]
 800284e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002850:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002854:	632b      	str	r3, [r5, #48]	; 0x30
 8002856:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002858:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800285c:	9301      	str	r3, [sp, #4]
 800285e:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002860:	9402      	str	r4, [sp, #8]
 8002862:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002864:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002868:	632b      	str	r3, [r5, #48]	; 0x30
 800286a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  hadc1.Instance = ADC1;
 800286c:	4d4b      	ldr	r5, [pc, #300]	; (800299c <main+0x250>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 800286e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8002872:	4622      	mov	r2, r4
 8002874:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002876:	9302      	str	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8002878:	200f      	movs	r0, #15
  __HAL_RCC_DMA1_CLK_ENABLE();
 800287a:	9b02      	ldr	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800287c:	f002 facc 	bl	8004e18 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002880:	200f      	movs	r0, #15
 8002882:	f002 fafd 	bl	8004e80 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002886:	4622      	mov	r2, r4
 8002888:	4621      	mov	r1, r4
 800288a:	2038      	movs	r0, #56	; 0x38
 800288c:	f002 fac4 	bl	8004e18 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002890:	2038      	movs	r0, #56	; 0x38
 8002892:	f002 faf5 	bl	8004e80 <HAL_NVIC_EnableIRQ>
  ADC_ChannelConfTypeDef sConfig = {0};
 8002896:	4642      	mov	r2, r8
 8002898:	4621      	mov	r1, r4
 800289a:	a807      	add	r0, sp, #28
 800289c:	f003 fee5 	bl	800666a <memset>
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 80028a0:	493f      	ldr	r1, [pc, #252]	; (80029a0 <main+0x254>)
  hadc1.Init.NbrOfConversion = 4;
 80028a2:	61ef      	str	r7, [r5, #28]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 80028a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028a8:	e9c5 1300 	strd	r1, r3, [r5]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80028ac:	4628      	mov	r0, r5
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80028ae:	4b3d      	ldr	r3, [pc, #244]	; (80029a4 <main+0x258>)
 80028b0:	62ab      	str	r3, [r5, #40]	; 0x28
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80028b2:	60ac      	str	r4, [r5, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80028b4:	612e      	str	r6, [r5, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80028b6:	762e      	strb	r6, [r5, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80028b8:	f885 4020 	strb.w	r4, [r5, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80028bc:	62ec      	str	r4, [r5, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80028be:	60ec      	str	r4, [r5, #12]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80028c0:	f885 6030 	strb.w	r6, [r5, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80028c4:	616e      	str	r6, [r5, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80028c6:	f002 f883 	bl	80049d0 <HAL_ADC_Init>
  sConfig.Channel = ADC_CHANNEL_10;
 80028ca:	230a      	movs	r3, #10
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028cc:	a907      	add	r1, sp, #28
 80028ce:	4628      	mov	r0, r5
  sConfig.Rank = 1;
 80028d0:	e9cd 3607 	strd	r3, r6, [sp, #28]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80028d4:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028d6:	f002 f9fd 	bl	8004cd4 <HAL_ADC_ConfigChannel>
  sConfig.Rank = 2;
 80028da:	2302      	movs	r3, #2
 80028dc:	200b      	movs	r0, #11
 80028de:	e9cd 0307 	strd	r0, r3, [sp, #28]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028e2:	a907      	add	r1, sp, #28
 80028e4:	4628      	mov	r0, r5
 80028e6:	f002 f9f5 	bl	8004cd4 <HAL_ADC_ConfigChannel>
  sConfig.Rank = 3;
 80028ea:	f04f 080c 	mov.w	r8, #12
 80028ee:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028f0:	a907      	add	r1, sp, #28
 80028f2:	4628      	mov	r0, r5
  sConfig.Rank = 3;
 80028f4:	e9cd 8307 	strd	r8, r3, [sp, #28]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028f8:	f002 f9ec 	bl	8004cd4 <HAL_ADC_ConfigChannel>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028fc:	a907      	add	r1, sp, #28
  sConfig.Channel = ADC_CHANNEL_13;
 80028fe:	230d      	movs	r3, #13
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002900:	4628      	mov	r0, r5
  sConfig.Rank = 4;
 8002902:	e9cd 3707 	strd	r3, r7, [sp, #28]
  hi2c2.Init.ClockSpeed = 100000;
 8002906:	4d28      	ldr	r5, [pc, #160]	; (80029a8 <main+0x25c>)
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8002908:	4f28      	ldr	r7, [pc, #160]	; (80029ac <main+0x260>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800290a:	f002 f9e3 	bl	8004cd4 <HAL_ADC_ConfigChannel>
  hi2c2.Instance = I2C2;
 800290e:	4828      	ldr	r0, [pc, #160]	; (80029b0 <main+0x264>)
  hi2c2.Init.ClockSpeed = 100000;
 8002910:	4b28      	ldr	r3, [pc, #160]	; (80029b4 <main+0x268>)
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002912:	6204      	str	r4, [r0, #32]
  hi2c2.Init.ClockSpeed = 100000;
 8002914:	e9c0 5300 	strd	r5, r3, [r0]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002918:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800291c:	e9c0 3404 	strd	r3, r4, [r0, #16]
  hi2c2.Init.OwnAddress1 = 0;
 8002920:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002924:	e9c0 4406 	strd	r4, r4, [r0, #24]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002928:	f002 fe1e 	bl	8005568 <HAL_I2C_Init>
  hi2s2.Instance = SPI2;
 800292c:	4822      	ldr	r0, [pc, #136]	; (80029b8 <main+0x26c>)
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 800292e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002932:	e9c0 7300 	strd	r7, r3, [r0]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8002936:	6103      	str	r3, [r0, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8002938:	f64b 3380 	movw	r3, #48000	; 0xbb80
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 800293c:	e9c0 3405 	strd	r3, r4, [r0, #20]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8002940:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8002944:	e9c0 4607 	strd	r4, r6, [r0, #28]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8002948:	f002 ff8e 	bl	8005868 <HAL_I2S_Init>
  huart1.Instance = USART1;
 800294c:	481b      	ldr	r0, [pc, #108]	; (80029bc <main+0x270>)
  huart1.Init.BaudRate = 115200;
 800294e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80029cc <main+0x280>
 8002952:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002956:	e9c0 c300 	strd	ip, r3, [r0]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800295a:	e9c0 4402 	strd	r4, r4, [r0, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800295e:	e9c0 4804 	strd	r4, r8, [r0, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002962:	e9c0 4406 	strd	r4, r4, [r0, #24]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002966:	f003 fe1d 	bl	80065a4 <HAL_UART_Init>
  hrng.Instance = RNG;
 800296a:	4815      	ldr	r0, [pc, #84]	; (80029c0 <main+0x274>)
 800296c:	4b15      	ldr	r3, [pc, #84]	; (80029c4 <main+0x278>)
 800296e:	6003      	str	r3, [r0, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8002970:	f003 fd90 	bl	8006494 <HAL_RNG_Init>
  PS_StartPots();
 8002974:	f7fe fa70 	bl	8000e58 <PS_StartPots>
  Synth_Init();
 8002978:	f001 fb2a 	bl	8003fd0 <Synth_Init>
  WM8731_Init();
 800297c:	f001 ff7a 	bl	8004874 <WM8731_Init>
    PS_Application();
 8002980:	f7fe fa9c 	bl	8000ebc <PS_Application>
 8002984:	e7fc      	b.n	8002980 <main+0x234>
 8002986:	bf00      	nop
 8002988:	40023800 	.word	0x40023800
 800298c:	40020000 	.word	0x40020000
 8002990:	10310000 	.word	0x10310000
 8002994:	40020800 	.word	0x40020800
 8002998:	40020400 	.word	0x40020400
 800299c:	20013a30 	.word	0x20013a30
 80029a0:	40012000 	.word	0x40012000
 80029a4:	0f000001 	.word	0x0f000001
 80029a8:	40005800 	.word	0x40005800
 80029ac:	40003800 	.word	0x40003800
 80029b0:	200139dc 	.word	0x200139dc
 80029b4:	000186a0 	.word	0x000186a0
 80029b8:	20013b88 	.word	0x20013b88
 80029bc:	20013a78 	.word	0x20013a78
 80029c0:	20013b18 	.word	0x20013b18
 80029c4:	50060800 	.word	0x50060800
 80029c8:	10110000 	.word	0x10110000
 80029cc:	40011000 	.word	0x40011000

080029d0 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80029d0:	4770      	bx	lr
	...

080029d4 <Lin2Exp>:
}
//------------------------------------------------------------------------------------
// input val in 0 ... 127
// output is an exponential between min and max
float	Lin2Exp(uint8_t val, float min, float max)
{
 80029d4:	b508      	push	{r3, lr}
	return min * powf(max / min, val / MIDI_MAX);
 80029d6:	ee07 0a90 	vmov	s15, r0
{
 80029da:	ed2d 8b02 	vpush	{d8}
 80029de:	eeb0 8a40 	vmov.f32	s16, s0
	return min * powf(max / min, val / MIDI_MAX);
 80029e2:	ee80 0a88 	vdiv.f32	s0, s1, s16
 80029e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029ea:	eddf 0a05 	vldr	s1, [pc, #20]	; 8002a00 <Lin2Exp+0x2c>
 80029ee:	eec7 0aa0 	vdiv.f32	s1, s15, s1
 80029f2:	f004 f809 	bl	8006a08 <powf>
}
 80029f6:	ee20 0a08 	vmul.f32	s0, s0, s16
 80029fa:	ecbd 8b02 	vpop	{d8}
 80029fe:	bd08      	pop	{r3, pc}
 8002a00:	42fe0000 	.word	0x42fe0000

08002a04 <tanhXdX>:
//------------------------------------------------------------------------------------

float tanhXdX(float x)
{
	float a = x*x;
 8002a04:	ee20 0a00 	vmul.f32	s0, s0, s0
	// IIRC I got this as Pade-approx for tanh(sqrt(x))/sqrt(x)
	x = ((a + 105)*a + 945) / ((15*a + 420)*a + 945);
 8002a08:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8002a34 <tanhXdX+0x30>
 8002a0c:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8002a38 <tanhXdX+0x34>
 8002a10:	ee30 7a07 	vadd.f32	s14, s0, s14
 8002a14:	eef0 6a67 	vmov.f32	s13, s15
 8002a18:	eee7 6a00 	vfma.f32	s13, s14, s0
 8002a1c:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002a3c <tanhXdX+0x38>
 8002a20:	eeb2 6a0e 	vmov.f32	s12, #46	; 0x41700000  15.0
 8002a24:	eea0 7a06 	vfma.f32	s14, s0, s12
 8002a28:	eee7 7a00 	vfma.f32	s15, s14, s0
	return x;
}
 8002a2c:	ee86 0aa7 	vdiv.f32	s0, s13, s15
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	42d20000 	.word	0x42d20000
 8002a38:	446c4000 	.word	0x446c4000
 8002a3c:	43d20000 	.word	0x43d20000

08002a40 <fastTanh>:

//------------------------------------------------------------------------------------
float fastTanh(float var)
{
	if(var < -1.95f)     return -1.0f;
 8002a40:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8002a80 <fastTanh+0x40>
 8002a44:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002a48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a4c:	d411      	bmi.n	8002a72 <fastTanh+0x32>
	else if(var > 1.95f) return  1.0f;
 8002a4e:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8002a84 <fastTanh+0x44>
 8002a52:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002a56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a5a:	dc0d      	bgt.n	8002a78 <fastTanh+0x38>
	else return  4.15f*var/(4.29f+var*var);
 8002a5c:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8002a88 <fastTanh+0x48>
 8002a60:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8002a8c <fastTanh+0x4c>
 8002a64:	eee0 7a00 	vfma.f32	s15, s0, s0
 8002a68:	ee20 7a07 	vmul.f32	s14, s0, s14
 8002a6c:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8002a70:	4770      	bx	lr
	if(var < -1.95f)     return -1.0f;
 8002a72:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8002a76:	4770      	bx	lr
	else if(var > 1.95f) return  1.0f;
 8002a78:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
}
 8002a7c:	4770      	bx	lr
 8002a7e:	bf00      	nop
 8002a80:	bff9999a 	.word	0xbff9999a
 8002a84:	3ff9999a 	.word	0x3ff9999a
 8002a88:	408947ae 	.word	0x408947ae
 8002a8c:	4084cccd 	.word	0x4084cccd

08002a90 <softClipTwo>:
//------------------------------------------------------------------------------------
float 	softClipTwo(float in)
{
 8002a90:	eef0 5a40 	vmov.f32	s11, s0
 8002a94:	b508      	push	{r3, lr}
	return in * tanhXdX(0.5*in);
 8002a96:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8002a9a:	ee25 0a80 	vmul.f32	s0, s11, s0
 8002a9e:	f7ff ffb1 	bl	8002a04 <tanhXdX>
}
 8002aa2:	ee20 0a25 	vmul.f32	s0, s0, s11
 8002aa6:	bd08      	pop	{r3, pc}

08002aa8 <fastTan>:
//------------------------------------------------------------------------------------
float 	fastTan(float x)
{
	float A = -15*x+x*x*x;
 8002aa8:	ee20 7a00 	vmul.f32	s14, s0, s0
	float B = 3*(-5+2*x*x);
 8002aac:	ee70 6a00 	vadd.f32	s13, s0, s0
	float A = -15*x+x*x*x;
 8002ab0:	ee27 7a00 	vmul.f32	s14, s14, s0
 8002ab4:	eefa 7a0e 	vmov.f32	s15, #174	; 0xc1700000 -15.0
 8002ab8:	eea0 7a27 	vfma.f32	s14, s0, s15
	float B = 3*(-5+2*x*x);
 8002abc:	eef9 7a04 	vmov.f32	s15, #148	; 0xc0a00000 -5.0
 8002ac0:	eee6 7a80 	vfma.f32	s15, s13, s0
 8002ac4:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 8002ac8:	ee27 0a80 	vmul.f32	s0, s15, s0
	return A/B;
}
 8002acc:	ee87 0a00 	vdiv.f32	s0, s14, s0
 8002ad0:	4770      	bx	lr

08002ad2 <osc_init>:
osc_init(Oscillator_t * op, float_t amp, float_t freq)
{
	op->amp = amp;
	op->last_amp = amp;
	op->freq = freq;
	op->phase = 0;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	60c3      	str	r3, [r0, #12]
	op->out = 0;
 8002ad6:	61c3      	str	r3, [r0, #28]
	op->modInd = 0;
 8002ad8:	6143      	str	r3, [r0, #20]
	op->mul = 1;
 8002ada:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
	op->amp = amp;
 8002ade:	ed80 0a00 	vstr	s0, [r0]
	op->last_amp = amp;
 8002ae2:	ed80 0a01 	vstr	s0, [r0, #4]
	op->freq = freq;
 8002ae6:	edc0 0a02 	vstr	s1, [r0, #8]
	op->mul = 1;
 8002aea:	6183      	str	r3, [r0, #24]
}
 8002aec:	4770      	bx	lr
	...

08002af0 <Drifter_centralFreq_set>:
	op->freq = f;
}

/*---------------------------------------------------------------*/
void	Drifter_centralFreq_set(uint8_t val)
{
 8002af0:	b508      	push	{r3, lr}
	centralFreq = Lin2Exp(val, 1, 6000);
 8002af2:	eddf 0a05 	vldr	s1, [pc, #20]	; 8002b08 <Drifter_centralFreq_set+0x18>
 8002af6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8002afa:	f7ff ff6b 	bl	80029d4 <Lin2Exp>
 8002afe:	4b03      	ldr	r3, [pc, #12]	; (8002b0c <Drifter_centralFreq_set+0x1c>)
 8002b00:	ed83 0a00 	vstr	s0, [r3]
}
 8002b04:	bd08      	pop	{r3, pc}
 8002b06:	bf00      	nop
 8002b08:	45bb8000 	.word	0x45bb8000
 8002b0c:	20000008 	.word	0x20000008

08002b10 <FM_op_freq_set>:
}


/*---------------------------------------------------------------*/
void FM_op_freq_set(Oscillator_t *op, uint8_t val)
{
 8002b10:	b510      	push	{r4, lr}
	op->freq = Lin2Exp(val, 0.5f, 8000.f);
 8002b12:	eddf 0a05 	vldr	s1, [pc, #20]	; 8002b28 <FM_op_freq_set+0x18>
{
 8002b16:	4604      	mov	r4, r0
	op->freq = Lin2Exp(val, 0.5f, 8000.f);
 8002b18:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8002b1c:	4608      	mov	r0, r1
 8002b1e:	f7ff ff59 	bl	80029d4 <Lin2Exp>
 8002b22:	ed84 0a02 	vstr	s0, [r4, #8]
}
 8002b26:	bd10      	pop	{r4, pc}
 8002b28:	45fa0000 	.word	0x45fa0000

08002b2c <FM_op_modInd_set>:
/*-------------------------------------------------------*/
void FM_op_modInd_set(Oscillator_t *op, uint8_t val)
{
	op->modInd = (1.4f * val / MIDI_MAX) * (1.4f * val / MIDI_MAX);
 8002b2c:	ee07 1a90 	vmov	s15, r1
 8002b30:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b34:	eddf 7a06 	vldr	s15, [pc, #24]	; 8002b50 <FM_op_modInd_set+0x24>
 8002b38:	eddf 6a06 	vldr	s13, [pc, #24]	; 8002b54 <FM_op_modInd_set+0x28>
 8002b3c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b40:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b44:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002b48:	edc0 7a05 	vstr	s15, [r0, #20]
}
 8002b4c:	4770      	bx	lr
 8002b4e:	bf00      	nop
 8002b50:	3fb33333 	.word	0x3fb33333
 8002b54:	42fe0000 	.word	0x42fe0000

08002b58 <OpSampleCompute0>:

	return  0.5f * (op1.out + op3.out);
}
/*----------------------------------------------------------------------------------------------*/
float_t OpSampleCompute0(Oscillator_t * op) // accurate sine
{
 8002b58:	b510      	push	{r4, lr}
 8002b5a:	ed2d 8b02 	vpush	{d8}
	float_t z;


	while (op->phase >= _2PI) // keep phase in [0, 2pi]
 8002b5e:	eddf 7a12 	vldr	s15, [pc, #72]	; 8002ba8 <OpSampleCompute0+0x50>
{
 8002b62:	4604      	mov	r4, r0
	while (op->phase >= _2PI) // keep phase in [0, 2pi]
 8002b64:	ed94 8a03 	vldr	s16, [r4, #12]
 8002b68:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8002b6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b70:	da14      	bge.n	8002b9c <OpSampleCompute0+0x44>
		op->phase -= _2PI;

	z = sinf(op->phase);
 8002b72:	eeb0 0a48 	vmov.f32	s0, s16
 8002b76:	f003 ff05 	bl	8006984 <sinf>
	op->out = op->amp*z;
 8002b7a:	edd4 7a00 	vldr	s15, [r4]

	op->phase += _2PI * Ts * op->freq; // increment phase
 8002b7e:	ed94 7a02 	vldr	s14, [r4, #8]
	op->out = op->amp*z;
 8002b82:	ee20 0a27 	vmul.f32	s0, s0, s15
	op->phase += _2PI * Ts * op->freq; // increment phase
 8002b86:	eddf 7a09 	vldr	s15, [pc, #36]	; 8002bac <OpSampleCompute0+0x54>
	op->out = op->amp*z;
 8002b8a:	ed84 0a07 	vstr	s0, [r4, #28]
	op->phase += _2PI * Ts * op->freq; // increment phase
 8002b8e:	eea7 8a27 	vfma.f32	s16, s14, s15
 8002b92:	ed84 8a03 	vstr	s16, [r4, #12]
	return op->out;
}
 8002b96:	ecbd 8b02 	vpop	{d8}
 8002b9a:	bd10      	pop	{r4, pc}
		op->phase -= _2PI;
 8002b9c:	ee38 8a67 	vsub.f32	s16, s16, s15
 8002ba0:	ed84 8a03 	vstr	s16, [r4, #12]
 8002ba4:	e7de      	b.n	8002b64 <OpSampleCompute0+0xc>
 8002ba6:	bf00      	nop
 8002ba8:	40c90fdb 	.word	0x40c90fdb
 8002bac:	39156592 	.word	0x39156592

08002bb0 <Osc_WT_SINE_SampleCompute>:
/*-------------------------------------------------------*/
float_t Osc_WT_SINE_SampleCompute(Oscillator_t * op) // basic wave table sine
{
 8002bb0:	b510      	push	{r4, lr}
 8002bb2:	ed2d 8b02 	vpush	{d8}
 8002bb6:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8002c28 <Osc_WT_SINE_SampleCompute+0x78>
 8002bba:	4604      	mov	r4, r0
	while (op->phase < 0) // keep phase in [0, 2pi]
 8002bbc:	edd4 7a03 	vldr	s15, [r4, #12]
 8002bc0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002bc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bc8:	d424      	bmi.n	8002c14 <Osc_WT_SINE_SampleCompute+0x64>
		op->phase += _2PI;
	while (op->phase >= _2PI)
 8002bca:	edd4 7a03 	vldr	s15, [r4, #12]
 8002bce:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bd6:	da22      	bge.n	8002c1e <Osc_WT_SINE_SampleCompute+0x6e>
		op->phase -= _2PI;

	op->out = op->amp * sinetable[lrintf(ALPHA * (op->phase))];
 8002bd8:	ed9f 0a14 	vldr	s0, [pc, #80]	; 8002c2c <Osc_WT_SINE_SampleCompute+0x7c>
 8002bdc:	ed94 8a00 	vldr	s16, [r4]
 8002be0:	ee27 0a80 	vmul.f32	s0, s15, s0
 8002be4:	f003 fe34 	bl	8006850 <lrintf>
 8002be8:	4b11      	ldr	r3, [pc, #68]	; (8002c30 <Osc_WT_SINE_SampleCompute+0x80>)
	op->phase += _2PI * Ts * op->freq; // increment phase
 8002bea:	edd4 7a03 	vldr	s15, [r4, #12]
 8002bee:	edd4 6a02 	vldr	s13, [r4, #8]
 8002bf2:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8002c34 <Osc_WT_SINE_SampleCompute+0x84>
	op->out = op->amp * sinetable[lrintf(ALPHA * (op->phase))];
 8002bf6:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8002bfa:	ed90 0a00 	vldr	s0, [r0]
 8002bfe:	ee28 0a00 	vmul.f32	s0, s16, s0

	return op->out;
}
 8002c02:	ecbd 8b02 	vpop	{d8}
	op->phase += _2PI * Ts * op->freq; // increment phase
 8002c06:	eee6 7a87 	vfma.f32	s15, s13, s14
	op->out = op->amp * sinetable[lrintf(ALPHA * (op->phase))];
 8002c0a:	ed84 0a07 	vstr	s0, [r4, #28]
	op->phase += _2PI * Ts * op->freq; // increment phase
 8002c0e:	edc4 7a03 	vstr	s15, [r4, #12]
}
 8002c12:	bd10      	pop	{r4, pc}
		op->phase += _2PI;
 8002c14:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002c18:	edc4 7a03 	vstr	s15, [r4, #12]
 8002c1c:	e7ce      	b.n	8002bbc <Osc_WT_SINE_SampleCompute+0xc>
		op->phase -= _2PI;
 8002c1e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002c22:	edc4 7a03 	vstr	s15, [r4, #12]
 8002c26:	e7d0      	b.n	8002bca <Osc_WT_SINE_SampleCompute+0x1a>
 8002c28:	40c90fdb 	.word	0x40c90fdb
 8002c2c:	4322f983 	.word	0x4322f983
 8002c30:	0801556c 	.word	0x0801556c
 8002c34:	39156592 	.word	0x39156592

08002c38 <Osc_FM_sine_SampleCompute>:
/*-------------------------------------------------------*/
float_t Osc_FM_sine_SampleCompute(Oscillator_t * op, float FMinput) // basic wave table sine with FM
{

	op->phase += _2PI * Ts * op->freq + op->modInd * FMinput; // increment phase
 8002c38:	edd0 7a05 	vldr	s15, [r0, #20]
 8002c3c:	ed90 7a02 	vldr	s14, [r0, #8]
 8002c40:	ee20 0a27 	vmul.f32	s0, s0, s15
 8002c44:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8002cbc <Osc_FM_sine_SampleCompute+0x84>
 8002c48:	eea7 0a27 	vfma.f32	s0, s14, s15
{
 8002c4c:	b510      	push	{r4, lr}
	op->phase += _2PI * Ts * op->freq + op->modInd * FMinput; // increment phase
 8002c4e:	edd0 7a03 	vldr	s15, [r0, #12]
 8002c52:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8002cc0 <Osc_FM_sine_SampleCompute+0x88>
 8002c56:	ee37 0a80 	vadd.f32	s0, s15, s0
{
 8002c5a:	ed2d 8b02 	vpush	{d8}
 8002c5e:	4604      	mov	r4, r0
	op->phase += _2PI * Ts * op->freq + op->modInd * FMinput; // increment phase
 8002c60:	ed80 0a03 	vstr	s0, [r0, #12]
	while (op->phase < 0) // keep phase in [0, 2pi]
 8002c64:	edd4 7a03 	vldr	s15, [r4, #12]
 8002c68:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c70:	d41a      	bmi.n	8002ca8 <Osc_FM_sine_SampleCompute+0x70>
		op->phase += _2PI;
	while (op->phase >= _2PI)
 8002c72:	edd4 7a03 	vldr	s15, [r4, #12]
 8002c76:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c7e:	da18      	bge.n	8002cb2 <Osc_FM_sine_SampleCompute+0x7a>
		op->phase -= _2PI;
	op->out = op->amp * sinetable[lrintf(ALPHA * (op->phase))];
 8002c80:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8002cc4 <Osc_FM_sine_SampleCompute+0x8c>
 8002c84:	ed94 8a00 	vldr	s16, [r4]
 8002c88:	ee27 0a80 	vmul.f32	s0, s15, s0
 8002c8c:	f003 fde0 	bl	8006850 <lrintf>
 8002c90:	4b0d      	ldr	r3, [pc, #52]	; (8002cc8 <Osc_FM_sine_SampleCompute+0x90>)
 8002c92:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8002c96:	ed90 0a00 	vldr	s0, [r0]
 8002c9a:	ee28 0a00 	vmul.f32	s0, s16, s0
	return op->out;
}
 8002c9e:	ecbd 8b02 	vpop	{d8}
	op->out = op->amp * sinetable[lrintf(ALPHA * (op->phase))];
 8002ca2:	ed84 0a07 	vstr	s0, [r4, #28]
}
 8002ca6:	bd10      	pop	{r4, pc}
		op->phase += _2PI;
 8002ca8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002cac:	edc4 7a03 	vstr	s15, [r4, #12]
 8002cb0:	e7d8      	b.n	8002c64 <Osc_FM_sine_SampleCompute+0x2c>
		op->phase -= _2PI;
 8002cb2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002cb6:	edc4 7a03 	vstr	s15, [r4, #12]
 8002cba:	e7da      	b.n	8002c72 <Osc_FM_sine_SampleCompute+0x3a>
 8002cbc:	39156592 	.word	0x39156592
 8002cc0:	40c90fdb 	.word	0x40c90fdb
 8002cc4:	4322f983 	.word	0x4322f983
 8002cc8:	0801556c 	.word	0x0801556c

08002ccc <FM2_sampleCompute>:
{
 8002ccc:	b510      	push	{r4, lr}
	op1.freq = frq;
 8002cce:	4c1c      	ldr	r4, [pc, #112]	; (8002d40 <FM2_sampleCompute+0x74>)
	op2.freq = op2.mul * frq;
 8002cd0:	edd4 7a16 	vldr	s15, [r4, #88]	; 0x58
	op1.freq = frq;
 8002cd4:	ed84 0a1a 	vstr	s0, [r4, #104]	; 0x68
	op2.freq = op2.mul * frq;
 8002cd8:	ee67 7a80 	vmul.f32	s15, s15, s0
{
 8002cdc:	ed2d 8b02 	vpush	{d8}
	op2.freq = op2.mul * frq;
 8002ce0:	edc4 7a12 	vstr	s15, [r4, #72]	; 0x48
	op3.freq = op3.mul * frq;
 8002ce4:	edd4 7a0e 	vldr	s15, [r4, #56]	; 0x38
	in = Osc_FM_sine_SampleCompute(&op2, 0);
 8002ce8:	ed9f 8a16 	vldr	s16, [pc, #88]	; 8002d44 <FM2_sampleCompute+0x78>
	op3.freq = op3.mul * frq;
 8002cec:	ee67 7a80 	vmul.f32	s15, s15, s0
	in = Osc_FM_sine_SampleCompute(&op2, 0);
 8002cf0:	f104 0040 	add.w	r0, r4, #64	; 0x40
	op3.freq = op3.mul * frq;
 8002cf4:	edc4 7a0a 	vstr	s15, [r4, #40]	; 0x28
	op4.freq = op4.mul * frq;
 8002cf8:	edd4 7a06 	vldr	s15, [r4, #24]
 8002cfc:	ee27 0a80 	vmul.f32	s0, s15, s0
 8002d00:	ed84 0a02 	vstr	s0, [r4, #8]
	in = Osc_FM_sine_SampleCompute(&op2, 0);
 8002d04:	eeb0 0a48 	vmov.f32	s0, s16
 8002d08:	f7ff ff96 	bl	8002c38 <Osc_FM_sine_SampleCompute>
	Osc_FM_sine_SampleCompute(&op1, in);
 8002d0c:	f104 0060 	add.w	r0, r4, #96	; 0x60
 8002d10:	f7ff ff92 	bl	8002c38 <Osc_FM_sine_SampleCompute>
	in = Osc_FM_sine_SampleCompute(&op4, 0);
 8002d14:	eeb0 0a48 	vmov.f32	s0, s16
 8002d18:	4620      	mov	r0, r4
 8002d1a:	f7ff ff8d 	bl	8002c38 <Osc_FM_sine_SampleCompute>
	Osc_FM_sine_SampleCompute(&op3, in);
 8002d1e:	f104 0020 	add.w	r0, r4, #32
 8002d22:	f7ff ff89 	bl	8002c38 <Osc_FM_sine_SampleCompute>
}
 8002d26:	ecbd 8b02 	vpop	{d8}
	return  0.5f * (op1.out + op3.out);
 8002d2a:	ed94 0a0f 	vldr	s0, [r4, #60]	; 0x3c
 8002d2e:	edd4 7a1f 	vldr	s15, [r4, #124]	; 0x7c
 8002d32:	ee77 7a80 	vadd.f32	s15, s15, s0
}
 8002d36:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8002d3a:	ee27 0a80 	vmul.f32	s0, s15, s0
 8002d3e:	bd10      	pop	{r4, pc}
 8002d40:	20003d3c 	.word	0x20003d3c
 8002d44:	00000000 	.word	0x00000000

08002d48 <OpSampleCompute7bis>:
/*-------------------------------------------------------*/
float_t OpSampleCompute7bis(Oscillator_t * op) // basic wave table positive sine : 0 < output < op.amp
{
 8002d48:	b510      	push	{r4, lr}
 8002d4a:	ed2d 8b02 	vpush	{d8}
 8002d4e:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002dd0 <OpSampleCompute7bis+0x88>
 8002d52:	4604      	mov	r4, r0
	while (op->phase < 0) // keep phase in [0, 2pi]
 8002d54:	edd4 7a03 	vldr	s15, [r4, #12]
 8002d58:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d60:	d42c      	bmi.n	8002dbc <OpSampleCompute7bis+0x74>
		op->phase += _2PI;
	while (op->phase >= _2PI)
 8002d62:	edd4 7a03 	vldr	s15, [r4, #12]
 8002d66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d6e:	da2a      	bge.n	8002dc6 <OpSampleCompute7bis+0x7e>
		op->phase -= _2PI;

	op->out = op->amp * 0.5f * (1.f + sinetable[lrintf(ALPHA * (op->phase))]);
 8002d70:	ed94 0a00 	vldr	s0, [r4]
 8002d74:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8002d78:	ee20 8a08 	vmul.f32	s16, s0, s16
 8002d7c:	ed9f 0a15 	vldr	s0, [pc, #84]	; 8002dd4 <OpSampleCompute7bis+0x8c>
 8002d80:	ee27 0a80 	vmul.f32	s0, s15, s0
 8002d84:	f003 fd64 	bl	8006850 <lrintf>
 8002d88:	4b13      	ldr	r3, [pc, #76]	; (8002dd8 <OpSampleCompute7bis+0x90>)
	op->phase += _2PI * Ts * op->freq; // increment phase
 8002d8a:	edd4 6a02 	vldr	s13, [r4, #8]
 8002d8e:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002ddc <OpSampleCompute7bis+0x94>
	op->out = op->amp * 0.5f * (1.f + sinetable[lrintf(ALPHA * (op->phase))]);
 8002d92:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8002d96:	ed90 0a00 	vldr	s0, [r0]
 8002d9a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8002d9e:	ee30 0a27 	vadd.f32	s0, s0, s15
	op->phase += _2PI * Ts * op->freq; // increment phase
 8002da2:	edd4 7a03 	vldr	s15, [r4, #12]
	op->out = op->amp * 0.5f * (1.f + sinetable[lrintf(ALPHA * (op->phase))]);
 8002da6:	ee20 0a08 	vmul.f32	s0, s0, s16

	return op->out;
}
 8002daa:	ecbd 8b02 	vpop	{d8}
	op->phase += _2PI * Ts * op->freq; // increment phase
 8002dae:	eee6 7a87 	vfma.f32	s15, s13, s14
	op->out = op->amp * 0.5f * (1.f + sinetable[lrintf(ALPHA * (op->phase))]);
 8002db2:	ed84 0a07 	vstr	s0, [r4, #28]
	op->phase += _2PI * Ts * op->freq; // increment phase
 8002db6:	edc4 7a03 	vstr	s15, [r4, #12]
}
 8002dba:	bd10      	pop	{r4, pc}
		op->phase += _2PI;
 8002dbc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002dc0:	edc4 7a03 	vstr	s15, [r4, #12]
 8002dc4:	e7c6      	b.n	8002d54 <OpSampleCompute7bis+0xc>
		op->phase -= _2PI;
 8002dc6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002dca:	edc4 7a03 	vstr	s15, [r4, #12]
 8002dce:	e7c8      	b.n	8002d62 <OpSampleCompute7bis+0x1a>
 8002dd0:	40c90fdb 	.word	0x40c90fdb
 8002dd4:	4322f983 	.word	0x4322f983
 8002dd8:	0801556c 	.word	0x0801556c
 8002ddc:	39156592 	.word	0x39156592

08002de0 <OpSampleCompute1>:
/*-------------------------------------------------------*/
float_t OpSampleCompute1(Oscillator_t * op) // basic sawtooth^2
{
 8002de0:	eddf 6a22 	vldr	s13, [pc, #136]	; 8002e6c <OpSampleCompute1+0x8c>
	while (op->phase < 0) // keep phase in [0, 2pi]
 8002de4:	edd0 7a03 	vldr	s15, [r0, #12]
 8002de8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002dec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002df0:	d431      	bmi.n	8002e56 <OpSampleCompute1+0x76>
		op->phase += _2PI;
	while (op->phase >= _2PI)
 8002df2:	ed90 7a03 	vldr	s14, [r0, #12]
 8002df6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8002dfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dfe:	da2f      	bge.n	8002e60 <OpSampleCompute1+0x80>
 8002e00:	ed9f 6a1b 	vldr	s12, [pc, #108]	; 8002e70 <OpSampleCompute1+0x90>
 8002e04:	edd0 7a00 	vldr	s15, [r0]
 8002e08:	eec7 6a06 	vdiv.f32	s13, s14, s12
		op->phase -= _2PI;

	if (op->phase < _PI) op->out = 0.5f * op->amp * (op->phase / _PI)*(op->phase / _PI);
 8002e0c:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8002e10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	else op->out = - .5f*(op->amp * (op->phase / _PI - 2)*(op->phase / _PI - 2));
 8002e14:	bf5b      	ittet	pl
 8002e16:	eeb0 6a00 	vmovpl.f32	s12, #0	; 0x40000000  2.0
 8002e1a:	ee76 6ac6 	vsubpl.f32	s13, s13, s12
	if (op->phase < _PI) op->out = 0.5f * op->amp * (op->phase / _PI)*(op->phase / _PI);
 8002e1e:	eeb6 6a00 	vmovmi.f32	s12, #96	; 0x3f000000  0.5
	else op->out = - .5f*(op->amp * (op->phase / _PI - 2)*(op->phase / _PI - 2));
 8002e22:	ee66 7aa7 	vmulpl.f32	s15, s13, s15
	if (op->phase < _PI) op->out = 0.5f * op->amp * (op->phase / _PI)*(op->phase / _PI);
 8002e26:	bf4b      	itete	mi
 8002e28:	ee67 7a86 	vmulmi.f32	s15, s15, s12
	else op->out = - .5f*(op->amp * (op->phase / _PI - 2)*(op->phase / _PI - 2));
 8002e2c:	ee67 7aa6 	vmulpl.f32	s15, s15, s13
	if (op->phase < _PI) op->out = 0.5f * op->amp * (op->phase / _PI)*(op->phase / _PI);
 8002e30:	ee67 7aa6 	vmulmi.f32	s15, s15, s13
	else op->out = - .5f*(op->amp * (op->phase / _PI - 2)*(op->phase / _PI - 2));
 8002e34:	eefe 6a00 	vmovpl.f32	s13, #224	; 0xbf000000 -0.5
 8002e38:	ee67 7aa6 	vmul.f32	s15, s15, s13

	op->phase += _2PI * Ts * op->freq; // increment phase
 8002e3c:	edd0 6a02 	vldr	s13, [r0, #8]
	else op->out = - .5f*(op->amp * (op->phase / _PI - 2)*(op->phase / _PI - 2));
 8002e40:	edc0 7a07 	vstr	s15, [r0, #28]
	op->phase += _2PI * Ts * op->freq; // increment phase
 8002e44:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8002e74 <OpSampleCompute1+0x94>
	return op->out;
}
 8002e48:	ed90 0a07 	vldr	s0, [r0, #28]
	op->phase += _2PI * Ts * op->freq; // increment phase
 8002e4c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8002e50:	ed80 7a03 	vstr	s14, [r0, #12]
}
 8002e54:	4770      	bx	lr
		op->phase += _2PI;
 8002e56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002e5a:	edc0 7a03 	vstr	s15, [r0, #12]
 8002e5e:	e7c1      	b.n	8002de4 <OpSampleCompute1+0x4>
		op->phase -= _2PI;
 8002e60:	ee37 7a66 	vsub.f32	s14, s14, s13
 8002e64:	ed80 7a03 	vstr	s14, [r0, #12]
 8002e68:	e7c3      	b.n	8002df2 <OpSampleCompute1+0x12>
 8002e6a:	bf00      	nop
 8002e6c:	40c90fdb 	.word	0x40c90fdb
 8002e70:	40490fdb 	.word	0x40490fdb
 8002e74:	39156592 	.word	0x39156592

08002e78 <OpSampleCompute2>:
/*-------------------------------------------------------*/
float_t OpSampleCompute2(Oscillator_t * op) // basic sawtooth
{
 8002e78:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8002ef0 <OpSampleCompute2+0x78>
	while (op->phase < 0) // keep phase in [0, 2pi]
 8002e7c:	edd0 7a03 	vldr	s15, [r0, #12]
 8002e80:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002e84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e88:	d428      	bmi.n	8002edc <OpSampleCompute2+0x64>
		op->phase += _2PI;
	while (op->phase >= _2PI)
 8002e8a:	edd0 7a03 	vldr	s15, [r0, #12]
 8002e8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e96:	da26      	bge.n	8002ee6 <OpSampleCompute2+0x6e>
 8002e98:	ed9f 6a16 	vldr	s12, [pc, #88]	; 8002ef4 <OpSampleCompute2+0x7c>
 8002e9c:	ed90 7a00 	vldr	s14, [r0]
 8002ea0:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002ea4:	ee67 6a26 	vmul.f32	s13, s14, s13
 8002ea8:	ee87 7a86 	vdiv.f32	s14, s15, s12
		op->phase -= _2PI;

	if (op->phase < _PI) op->out = 0.5f*op->amp * (op->phase / _PI);
 8002eac:	eef4 7ac6 	vcmpe.f32	s15, s12
 8002eb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	else op->out =  .5f*op->amp * (op->phase / _PI - 2);
 8002eb4:	bf5c      	itt	pl
 8002eb6:	eeb0 6a00 	vmovpl.f32	s12, #0	; 0x40000000  2.0
 8002eba:	ee37 7a46 	vsubpl.f32	s14, s14, s12
 8002ebe:	ee27 7a26 	vmul.f32	s14, s14, s13

	op->phase += _2PI * Ts * op->freq; // increment phase
 8002ec2:	edd0 6a02 	vldr	s13, [r0, #8]
	else op->out =  .5f*op->amp * (op->phase / _PI - 2);
 8002ec6:	ed80 7a07 	vstr	s14, [r0, #28]
	op->phase += _2PI * Ts * op->freq; // increment phase
 8002eca:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8002ef8 <OpSampleCompute2+0x80>
	return op->out;
}
 8002ece:	ed90 0a07 	vldr	s0, [r0, #28]
	op->phase += _2PI * Ts * op->freq; // increment phase
 8002ed2:	eee6 7a87 	vfma.f32	s15, s13, s14
 8002ed6:	edc0 7a03 	vstr	s15, [r0, #12]
}
 8002eda:	4770      	bx	lr
		op->phase += _2PI;
 8002edc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002ee0:	edc0 7a03 	vstr	s15, [r0, #12]
 8002ee4:	e7ca      	b.n	8002e7c <OpSampleCompute2+0x4>
		op->phase -= _2PI;
 8002ee6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002eea:	edc0 7a03 	vstr	s15, [r0, #12]
 8002eee:	e7cc      	b.n	8002e8a <OpSampleCompute2+0x12>
 8002ef0:	40c90fdb 	.word	0x40c90fdb
 8002ef4:	40490fdb 	.word	0x40490fdb
 8002ef8:	39156592 	.word	0x39156592

08002efc <OpSampleCompute3>:
/*-------------------------------------------------------*/
float_t OpSampleCompute3(Oscillator_t * op) // sin(phi)^5
{
 8002efc:	b510      	push	{r4, lr}
 8002efe:	ed2d 8b02 	vpush	{d8}
 8002f02:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8002f74 <OpSampleCompute3+0x78>
 8002f06:	4604      	mov	r4, r0
	float_t z;

	while (op->phase < 0) // keep phase in [0, 2pi]
 8002f08:	edd4 7a03 	vldr	s15, [r4, #12]
 8002f0c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f14:	d423      	bmi.n	8002f5e <OpSampleCompute3+0x62>
		op->phase += _2PI;
	while (op->phase >= _2PI)
 8002f16:	ed94 8a03 	vldr	s16, [r4, #12]
 8002f1a:	eeb4 8ac7 	vcmpe.f32	s16, s14
 8002f1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f22:	da21      	bge.n	8002f68 <OpSampleCompute3+0x6c>
		op->phase -= _2PI;

	z = sinf(op->phase);
 8002f24:	eeb0 0a48 	vmov.f32	s0, s16
 8002f28:	f003 fd2c 	bl	8006984 <sinf>
	op->out = op->amp*z*z*z*z*z;
 8002f2c:	edd4 7a00 	vldr	s15, [r4]

	op->phase += _2PI * Ts * op->freq; // increment phase
 8002f30:	ed94 7a02 	vldr	s14, [r4, #8]
	op->out = op->amp*z*z*z*z*z;
 8002f34:	ee60 7a27 	vmul.f32	s15, s0, s15
 8002f38:	ee67 7a80 	vmul.f32	s15, s15, s0
 8002f3c:	ee67 7a80 	vmul.f32	s15, s15, s0
 8002f40:	ee67 7a80 	vmul.f32	s15, s15, s0
 8002f44:	ee27 0a80 	vmul.f32	s0, s15, s0
	op->phase += _2PI * Ts * op->freq; // increment phase
 8002f48:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8002f78 <OpSampleCompute3+0x7c>
	op->out = op->amp*z*z*z*z*z;
 8002f4c:	ed84 0a07 	vstr	s0, [r4, #28]
	op->phase += _2PI * Ts * op->freq; // increment phase
 8002f50:	eea7 8a27 	vfma.f32	s16, s14, s15
 8002f54:	ed84 8a03 	vstr	s16, [r4, #12]
	return op->out;
}
 8002f58:	ecbd 8b02 	vpop	{d8}
 8002f5c:	bd10      	pop	{r4, pc}
		op->phase += _2PI;
 8002f5e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002f62:	edc4 7a03 	vstr	s15, [r4, #12]
 8002f66:	e7cf      	b.n	8002f08 <OpSampleCompute3+0xc>
		op->phase -= _2PI;
 8002f68:	ee38 8a47 	vsub.f32	s16, s16, s14
 8002f6c:	ed84 8a03 	vstr	s16, [r4, #12]
 8002f70:	e7d1      	b.n	8002f16 <OpSampleCompute3+0x1a>
 8002f72:	bf00      	nop
 8002f74:	40c90fdb 	.word	0x40c90fdb
 8002f78:	39156592 	.word	0x39156592

08002f7c <OpSampleCompute5>:

	return op->out;
}
/*-------------------------------------------------------*/
float_t OpSampleCompute5(Oscillator_t * op) // Naive Triangle
{
 8002f7c:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8002ff4 <OpSampleCompute5+0x78>
	while (op->phase < 0) // keep phase in [0, 2pi]
 8002f80:	edd0 7a03 	vldr	s15, [r0, #12]
 8002f84:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f8c:	d428      	bmi.n	8002fe0 <OpSampleCompute5+0x64>
		op->phase += _2PI;
	while (op->phase >= _2PI)
 8002f8e:	edd0 7a03 	vldr	s15, [r0, #12]
 8002f92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f9a:	da26      	bge.n	8002fea <OpSampleCompute5+0x6e>
		op->phase -= _2PI;

	if (op->phase < _PI) op->out = op->amp * (-2/_PI * op->phase + 1);
 8002f9c:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8002ff8 <OpSampleCompute5+0x7c>
 8002fa0:	edd0 6a00 	vldr	s13, [r0]
 8002fa4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002fa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fac:	bf4b      	itete	mi
 8002fae:	ed9f 6a13 	vldrmi	s12, [pc, #76]	; 8002ffc <OpSampleCompute5+0x80>
	else op->out =  op->amp * (2/_PI * op->phase - 3);
 8002fb2:	ed9f 6a13 	vldrpl	s12, [pc, #76]	; 8003000 <OpSampleCompute5+0x84>
	if (op->phase < _PI) op->out = op->amp * (-2/_PI * op->phase + 1);
 8002fb6:	eeb7 7a00 	vmovmi.f32	s14, #112	; 0x3f800000  1.0
	else op->out =  op->amp * (2/_PI * op->phase - 3);
 8002fba:	eeb8 7a08 	vmovpl.f32	s14, #136	; 0xc0400000 -3.0
 8002fbe:	eea7 7a86 	vfma.f32	s14, s15, s12
 8002fc2:	ee27 7a26 	vmul.f32	s14, s14, s13

	op->phase += _2PI * Ts * op->freq; // increment phase
 8002fc6:	edd0 6a02 	vldr	s13, [r0, #8]
	else op->out =  op->amp * (2/_PI * op->phase - 3);
 8002fca:	ed80 7a07 	vstr	s14, [r0, #28]
	op->phase += _2PI * Ts * op->freq; // increment phase
 8002fce:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8003004 <OpSampleCompute5+0x88>
	return op->out;
}
 8002fd2:	ed90 0a07 	vldr	s0, [r0, #28]
	op->phase += _2PI * Ts * op->freq; // increment phase
 8002fd6:	eee6 7a87 	vfma.f32	s15, s13, s14
 8002fda:	edc0 7a03 	vstr	s15, [r0, #12]
}
 8002fde:	4770      	bx	lr
		op->phase += _2PI;
 8002fe0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002fe4:	edc0 7a03 	vstr	s15, [r0, #12]
 8002fe8:	e7ca      	b.n	8002f80 <OpSampleCompute5+0x4>
		op->phase -= _2PI;
 8002fea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002fee:	edc0 7a03 	vstr	s15, [r0, #12]
 8002ff2:	e7cc      	b.n	8002f8e <OpSampleCompute5+0x12>
 8002ff4:	40c90fdb 	.word	0x40c90fdb
 8002ff8:	40490fdb 	.word	0x40490fdb
 8002ffc:	bf22f983 	.word	0xbf22f983
 8003000:	3f22f983 	.word	0x3f22f983
 8003004:	39156592 	.word	0x39156592

08003008 <MorphingSaw_SampleCompute>:
/*-------------------------------------------------------*/
float_t MorphingSaw_SampleCompute(Oscillator_t * op) // Morphing sawtooth, tends to a triangle at high freqs
{
 8003008:	eddf 6a32 	vldr	s13, [pc, #200]	; 80030d4 <MorphingSaw_SampleCompute+0xcc>
	while (op->phase < 0) // keep phase in [0, 2pi]
 800300c:	edd0 7a03 	vldr	s15, [r0, #12]
 8003010:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003018:	d441      	bmi.n	800309e <MorphingSaw_SampleCompute+0x96>
		op->phase += _2PI;
	while (op->phase >= _2PI)
 800301a:	edd0 7a03 	vldr	s15, [r0, #12]
 800301e:	eef4 7ae6 	vcmpe.f32	s15, s13
 8003022:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003026:	da3f      	bge.n	80030a8 <MorphingSaw_SampleCompute+0xa0>
		op->phase -= _2PI;

	if (op->freq < 8000) op->phi0 = _PI/8000*(op->freq); else op->phi0 = _PI;
 8003028:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80030d8 <MorphingSaw_SampleCompute+0xd0>
 800302c:	edd0 5a02 	vldr	s11, [r0, #8]
 8003030:	ed90 5a00 	vldr	s10, [r0]
 8003034:	eef4 5ac7 	vcmpe.f32	s11, s14
 8003038:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800303c:	bf4d      	iteet	mi
 800303e:	ed9f 7a27 	vldrmi	s14, [pc, #156]	; 80030dc <MorphingSaw_SampleCompute+0xd4>
 8003042:	4b27      	ldrpl	r3, [pc, #156]	; (80030e0 <MorphingSaw_SampleCompute+0xd8>)
 8003044:	6103      	strpl	r3, [r0, #16]
 8003046:	ee25 7a87 	vmulmi.f32	s14, s11, s14
 800304a:	bf48      	it	mi
 800304c:	ed80 7a04 	vstrmi	s14, [r0, #16]
	if (op->phi0 <= .0001f) op->phi0 = .0001f;
 8003050:	ed90 6a04 	vldr	s12, [r0, #16]
 8003054:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80030e4 <MorphingSaw_SampleCompute+0xdc>
 8003058:	eeb4 6ac7 	vcmpe.f32	s12, s14
 800305c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003060:	bf98      	it	ls
 8003062:	ed80 7a04 	vstrls	s14, [r0, #16]
	if (op->phase < op->phi0) op->out = op->amp * (-2/op->phi0 * op->phase + 1);
 8003066:	ed90 6a04 	vldr	s12, [r0, #16]
 800306a:	eef4 7ac6 	vcmpe.f32	s15, s12
 800306e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003072:	d51e      	bpl.n	80030b2 <MorphingSaw_SampleCompute+0xaa>
 8003074:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8003078:	eec7 6a06 	vdiv.f32	s13, s14, s12
 800307c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003080:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8003084:	ee27 7a05 	vmul.f32	s14, s14, s10
 8003088:	ed80 7a07 	vstr	s14, [r0, #28]
	else op->out =  op->amp * (2 * op->phase - _2PI - op->phi0)/(_2PI - op->phi0);

	op->phase += _2PI * Ts * op->freq; // increment phase
 800308c:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80030e8 <MorphingSaw_SampleCompute+0xe0>
	return op->out;
}
 8003090:	ed90 0a07 	vldr	s0, [r0, #28]
	op->phase += _2PI * Ts * op->freq; // increment phase
 8003094:	eee5 7a87 	vfma.f32	s15, s11, s14
 8003098:	edc0 7a03 	vstr	s15, [r0, #12]
}
 800309c:	4770      	bx	lr
		op->phase += _2PI;
 800309e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80030a2:	edc0 7a03 	vstr	s15, [r0, #12]
 80030a6:	e7b1      	b.n	800300c <MorphingSaw_SampleCompute+0x4>
		op->phase -= _2PI;
 80030a8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80030ac:	edc0 7a03 	vstr	s15, [r0, #12]
 80030b0:	e7b3      	b.n	800301a <MorphingSaw_SampleCompute+0x12>
	else op->out =  op->amp * (2 * op->phase - _2PI - op->phi0)/(_2PI - op->phi0);
 80030b2:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80030ec <MorphingSaw_SampleCompute+0xe4>
 80030b6:	eef0 4a00 	vmov.f32	s9, #0	; 0x40000000  2.0
 80030ba:	eea7 7aa4 	vfma.f32	s14, s15, s9
 80030be:	ee76 6ac6 	vsub.f32	s13, s13, s12
 80030c2:	ee37 7a46 	vsub.f32	s14, s14, s12
 80030c6:	ee27 7a05 	vmul.f32	s14, s14, s10
 80030ca:	ee87 6a26 	vdiv.f32	s12, s14, s13
 80030ce:	ed80 6a07 	vstr	s12, [r0, #28]
 80030d2:	e7db      	b.n	800308c <MorphingSaw_SampleCompute+0x84>
 80030d4:	40c90fdb 	.word	0x40c90fdb
 80030d8:	45fa0000 	.word	0x45fa0000
 80030dc:	39cde32e 	.word	0x39cde32e
 80030e0:	40490fdb 	.word	0x40490fdb
 80030e4:	38d1b717 	.word	0x38d1b717
 80030e8:	39156592 	.word	0x39156592
 80030ec:	c0c90fdb 	.word	0xc0c90fdb

080030f0 <Drifters_sampleCompute>:
{
 80030f0:	b538      	push	{r3, r4, r5, lr}
	OpSetFreq(&op1, 25 + centralFreq * (1 + drifter_nextSample(&d1)));
 80030f2:	4823      	ldr	r0, [pc, #140]	; (8003180 <Drifters_sampleCompute+0x90>)
 80030f4:	4d23      	ldr	r5, [pc, #140]	; (8003184 <Drifters_sampleCompute+0x94>)
	op->freq = f;
 80030f6:	4c24      	ldr	r4, [pc, #144]	; (8003188 <Drifters_sampleCompute+0x98>)
{
 80030f8:	ed2d 8b02 	vpush	{d8}
	OpSetFreq(&op1, 25 + centralFreq * (1 + drifter_nextSample(&d1)));
 80030fc:	f7ff fa82 	bl	8002604 <drifter_nextSample>
 8003100:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8003104:	ee30 0a28 	vadd.f32	s0, s0, s17
 8003108:	edd5 7a00 	vldr	s15, [r5]
	OpSetFreq(&op2, 25 + centralFreq * (1 + drifter_nextSample(&d2)));
 800310c:	481f      	ldr	r0, [pc, #124]	; (800318c <Drifters_sampleCompute+0x9c>)
	OpSetFreq(&op1, 25 + centralFreq * (1 + drifter_nextSample(&d1)));
 800310e:	eeb3 8a09 	vmov.f32	s16, #57	; 0x41c80000  25.0
 8003112:	eeb0 7a48 	vmov.f32	s14, s16
 8003116:	eea0 7a27 	vfma.f32	s14, s0, s15
	op->freq = f;
 800311a:	ed84 7a1a 	vstr	s14, [r4, #104]	; 0x68
	OpSetFreq(&op2, 25 + centralFreq * (1 + drifter_nextSample(&d2)));
 800311e:	f7ff fa71 	bl	8002604 <drifter_nextSample>
 8003122:	edd5 7a00 	vldr	s15, [r5]
	OpSetFreq(&op3, 25 + centralFreq * (1 + drifter_nextSample(&d3)));
 8003126:	481a      	ldr	r0, [pc, #104]	; (8003190 <Drifters_sampleCompute+0xa0>)
	OpSetFreq(&op2, 25 + centralFreq * (1 + drifter_nextSample(&d2)));
 8003128:	ee30 0a28 	vadd.f32	s0, s0, s17
 800312c:	eeb0 7a48 	vmov.f32	s14, s16
 8003130:	eea0 7a27 	vfma.f32	s14, s0, s15
	op->freq = f;
 8003134:	ed84 7a12 	vstr	s14, [r4, #72]	; 0x48
	OpSetFreq(&op3, 25 + centralFreq * (1 + drifter_nextSample(&d3)));
 8003138:	f7ff fa64 	bl	8002604 <drifter_nextSample>
 800313c:	edd5 7a00 	vldr	s15, [r5]
 8003140:	ee30 0a28 	vadd.f32	s0, s0, s17
	y = 0.33f * (MorphingSaw_SampleCompute(&op1) + MorphingSaw_SampleCompute(&op2) + MorphingSaw_SampleCompute(&op3));
 8003144:	f104 0060 	add.w	r0, r4, #96	; 0x60
	OpSetFreq(&op3, 25 + centralFreq * (1 + drifter_nextSample(&d3)));
 8003148:	eea0 8a27 	vfma.f32	s16, s0, s15
	op->freq = f;
 800314c:	ed84 8a0a 	vstr	s16, [r4, #40]	; 0x28
	y = 0.33f * (MorphingSaw_SampleCompute(&op1) + MorphingSaw_SampleCompute(&op2) + MorphingSaw_SampleCompute(&op3));
 8003150:	f7ff ff5a 	bl	8003008 <MorphingSaw_SampleCompute>
 8003154:	f104 0040 	add.w	r0, r4, #64	; 0x40
 8003158:	eeb0 4a40 	vmov.f32	s8, s0
 800315c:	f7ff ff54 	bl	8003008 <MorphingSaw_SampleCompute>
 8003160:	f104 0020 	add.w	r0, r4, #32
 8003164:	ee34 4a00 	vadd.f32	s8, s8, s0
 8003168:	f7ff ff4e 	bl	8003008 <MorphingSaw_SampleCompute>
}
 800316c:	ecbd 8b02 	vpop	{d8}
	y = 0.33f * (MorphingSaw_SampleCompute(&op1) + MorphingSaw_SampleCompute(&op2) + MorphingSaw_SampleCompute(&op3));
 8003170:	ee34 0a00 	vadd.f32	s0, s8, s0
}
 8003174:	eddf 7a07 	vldr	s15, [pc, #28]	; 8003194 <Drifters_sampleCompute+0xa4>
 8003178:	ee20 0a27 	vmul.f32	s0, s0, s15
 800317c:	bd38      	pop	{r3, r4, r5, pc}
 800317e:	bf00      	nop
 8003180:	20003d10 	.word	0x20003d10
 8003184:	20000008 	.word	0x20000008
 8003188:	20003d3c 	.word	0x20003d3c
 800318c:	20003ce4 	.word	0x20003ce4
 8003190:	20003cb8 	.word	0x20003cb8
 8003194:	3ea8f5c3 	.word	0x3ea8f5c3

08003198 <AdditiveGen_newWaveform>:
	op->phase += _2PI * Ts * op->freq; // increment phase
	return op->out;
}
/*-------------------------------------------------------*/
void AdditiveGen_newWaveform(void) //
{
 8003198:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t k;

	a[0] = a[1] = 1;
 800319c:	4c1a      	ldr	r4, [pc, #104]	; (8003208 <AdditiveGen_newWaveform+0x70>)
{
 800319e:	ed2d 8b04 	vpush	{d8-d9}
	a[0] = a[1] = 1;
 80031a2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
	ph[0] = ph[1] = 0;
 80031a6:	2200      	movs	r2, #0

	for ( k= 2; k <= PARTIALS_NUMBER ; k++)
	{
		a[k] = frand_a_b(0.001f , 0.98f);
 80031a8:	ed9f 9a18 	vldr	s18, [pc, #96]	; 800320c <AdditiveGen_newWaveform+0x74>
 80031ac:	eddf 8a18 	vldr	s17, [pc, #96]	; 8003210 <AdditiveGen_newWaveform+0x78>
	a[0] = a[1] = 1;
 80031b0:	edc4 7a21 	vstr	s15, [r4, #132]	; 0x84
 80031b4:	edc4 7a20 	vstr	s15, [r4, #128]	; 0x80
	ph[0] = ph[1] = 0;
 80031b8:	f8c4 20b0 	str.w	r2, [r4, #176]	; 0xb0
 80031bc:	f8c4 20ac 	str.w	r2, [r4, #172]	; 0xac
 80031c0:	f104 0688 	add.w	r6, r4, #136	; 0x88
 80031c4:	f104 07b4 	add.w	r7, r4, #180	; 0xb4
 80031c8:	f104 08ac 	add.w	r8, r4, #172	; 0xac
 80031cc:	eeb0 8a67 	vmov.f32	s16, s15
 80031d0:	4615      	mov	r5, r2
		a[k] = frand_a_b(0.001f , 0.98f);
 80031d2:	eef0 0a49 	vmov.f32	s1, s18
 80031d6:	eeb0 0a68 	vmov.f32	s0, s17
 80031da:	f000 fa6d 	bl	80036b8 <frand_a_b>
 80031de:	eca6 0a01 	vstmia	r6!, {s0}
		a[0] += a[k];
 80031e2:	edd4 7a20 	vldr	s15, [r4, #128]	; 0x80
		ph[k] = 0;
 80031e6:	f847 5b04 	str.w	r5, [r7], #4
		a[0] += a[k];
 80031ea:	ee30 0a27 	vadd.f32	s0, s0, s15
	for ( k= 2; k <= PARTIALS_NUMBER ; k++)
 80031ee:	4546      	cmp	r6, r8
		a[0] += a[k];
 80031f0:	ed84 0a20 	vstr	s0, [r4, #128]	; 0x80
	for ( k= 2; k <= PARTIALS_NUMBER ; k++)
 80031f4:	d1ed      	bne.n	80031d2 <AdditiveGen_newWaveform+0x3a>
	}
	a[0] = 1.f / a[0];
 80031f6:	eec8 7a00 	vdiv.f32	s15, s16, s0
}
 80031fa:	ecbd 8b04 	vpop	{d8-d9}
	a[0] = 1.f / a[0];
 80031fe:	edc4 7a20 	vstr	s15, [r4, #128]	; 0x80
}
 8003202:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003206:	bf00      	nop
 8003208:	20003d3c 	.word	0x20003d3c
 800320c:	3f7ae148 	.word	0x3f7ae148
 8003210:	3a83126f 	.word	0x3a83126f

08003214 <AdditiveGen_SampleCompute>:
/*-------------------------------------------------------*/
float_t AdditiveGen_SampleCompute(Oscillator_t * op) // additive sine generator
{
 8003214:	b530      	push	{r4, r5, lr}
 8003216:	4c27      	ldr	r4, [pc, #156]	; (80032b4 <AdditiveGen_SampleCompute+0xa0>)
	uint8_t k = 1;
	float_t y = 0;
 8003218:	ed9f 0a27 	vldr	s0, [pc, #156]	; 80032b8 <AdditiveGen_SampleCompute+0xa4>

	while ((k <= PARTIALS_NUMBER ) && (k * op->freq < SAMPLERATE/2.f))
 800321c:	eddf 5a27 	vldr	s11, [pc, #156]	; 80032bc <AdditiveGen_SampleCompute+0xa8>
	{
		//while (ph[k] < 0) // keep phase in [0, 2pi]
		//	ph[k] += _2PI;
		while (ph[k] >= _2PI)
 8003220:	ed9f 6a27 	vldr	s12, [pc, #156]	; 80032c0 <AdditiveGen_SampleCompute+0xac>
			ph[k] -= _2PI;
		y += a[k] * sinetable[(uint16_t)(ALPHA * (ph[k]))];
 8003224:	4d27      	ldr	r5, [pc, #156]	; (80032c4 <AdditiveGen_SampleCompute+0xb0>)
 8003226:	ed9f 5a28 	vldr	s10, [pc, #160]	; 80032c8 <AdditiveGen_SampleCompute+0xb4>
		ph[k] += _2PI * Ts * k * op->freq; // increment phase
 800322a:	eddf 4a28 	vldr	s9, [pc, #160]	; 80032cc <AdditiveGen_SampleCompute+0xb8>
 800322e:	f104 012c 	add.w	r1, r4, #44	; 0x2c
{
 8003232:	2201      	movs	r2, #1
	while ((k <= PARTIALS_NUMBER ) && (k * op->freq < SAMPLERATE/2.f))
 8003234:	ee07 2a90 	vmov	s15, r2
 8003238:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800323c:	edd0 7a02 	vldr	s15, [r0, #8]
 8003240:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003244:	eef4 7ae5 	vcmpe.f32	s15, s11
 8003248:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800324c:	d404      	bmi.n	8003258 <AdditiveGen_SampleCompute+0x44>
 800324e:	e024      	b.n	800329a <AdditiveGen_SampleCompute+0x86>
			ph[k] -= _2PI;
 8003250:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8003254:	edc1 7a00 	vstr	s15, [r1]
		while (ph[k] >= _2PI)
 8003258:	edd1 7a00 	vldr	s15, [r1]
 800325c:	eef4 7ac6 	vcmpe.f32	s15, s12
 8003260:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003264:	daf4      	bge.n	8003250 <AdditiveGen_SampleCompute+0x3c>
		y += a[k] * sinetable[(uint16_t)(ALPHA * (ph[k]))];
 8003266:	ee27 7a85 	vmul.f32	s14, s15, s10
 800326a:	ecb4 4a01 	vldmia	r4!, {s8}
 800326e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
		ph[k] += _2PI * Ts * k * op->freq; // increment phase
 8003272:	ee66 6aa4 	vmul.f32	s13, s13, s9
		y += a[k] * sinetable[(uint16_t)(ALPHA * (ph[k]))];
 8003276:	ee17 3a10 	vmov	r3, s14
 800327a:	b29b      	uxth	r3, r3
 800327c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003280:	ed93 7a00 	vldr	s14, [r3]
 8003284:	eea4 0a07 	vfma.f32	s0, s8, s14
 8003288:	3201      	adds	r2, #1
	while ((k <= PARTIALS_NUMBER ) && (k * op->freq < SAMPLERATE/2.f))
 800328a:	2a0b      	cmp	r2, #11
		ph[k] += _2PI * Ts * k * op->freq; // increment phase
 800328c:	ed90 7a02 	vldr	s14, [r0, #8]
 8003290:	eee6 7a87 	vfma.f32	s15, s13, s14
 8003294:	ece1 7a01 	vstmia	r1!, {s15}
	while ((k <= PARTIALS_NUMBER ) && (k * op->freq < SAMPLERATE/2.f))
 8003298:	d1cc      	bne.n	8003234 <AdditiveGen_SampleCompute+0x20>
		k++;
	}
	y = a[0] * y;
 800329a:	4b0d      	ldr	r3, [pc, #52]	; (80032d0 <AdditiveGen_SampleCompute+0xbc>)
 800329c:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 80032a0:	ee20 0a27 	vmul.f32	s0, s0, s15

	op->out = op->amp * y;
 80032a4:	edd0 7a00 	vldr	s15, [r0]
 80032a8:	ee20 0a27 	vmul.f32	s0, s0, s15
 80032ac:	ed80 0a07 	vstr	s0, [r0, #28]

	return op->out;
}
 80032b0:	bd30      	pop	{r4, r5, pc}
 80032b2:	bf00      	nop
 80032b4:	20003dc0 	.word	0x20003dc0
 80032b8:	00000000 	.word	0x00000000
 80032bc:	46ac4400 	.word	0x46ac4400
 80032c0:	40c90fdb 	.word	0x40c90fdb
 80032c4:	0801556c 	.word	0x0801556c
 80032c8:	4322f983 	.word	0x4322f983
 80032cc:	39156592 	.word	0x39156592
 80032d0:	20003d3c 	.word	0x20003d3c
 80032d4:	00000000 	.word	0x00000000

080032d8 <waveCompute>:

/*-------------------------------------------------------------------------------------------------------------------*/

float waveCompute(uint8_t sound, float frq)
{
 80032d8:	b510      	push	{r4, lr}
	op->freq = f;
 80032da:	4c6f      	ldr	r4, [pc, #444]	; (8003498 <waveCompute+0x1c0>)
{
 80032dc:	ed2d 8b02 	vpush	{d8}
	op->freq = f;
 80032e0:	ed84 0a1a 	vstr	s0, [r4, #104]	; 0x68
{
 80032e4:	eeb0 8a40 	vmov.f32	s16, s0

	OpSetFreq(&op1, frq);


	/* choose waveform generator */
	switch (sound)
 80032e8:	280f      	cmp	r0, #15
 80032ea:	f200 80ce 	bhi.w	800348a <waveCompute+0x1b2>
 80032ee:	e8df f000 	tbb	[pc, r0]
 80032f2:	1008      	.short	0x1008
 80032f4:	45625e32 	.word	0x45625e32
 80032f8:	7469554c 	.word	0x7469554c
 80032fc:	b7a8a587 	.word	0xb7a8a587
 8003300:	c3bd      	.short	0xc3bd
	{
	case MORPH_SAW : 	y = 0.8f * MorphingSaw_SampleCompute(&op1); 		break ;
 8003302:	4866      	ldr	r0, [pc, #408]	; (800349c <waveCompute+0x1c4>)
 8003304:	f7ff fe80 	bl	8003008 <MorphingSaw_SampleCompute>
	y = VCO_bleptri_SampleCompute(&mbTriOsc); break;

	case BLEPSQUARE : 		mbRectOsc.freq = frq;
	y = VCO_bleprect_SampleCompute(&mbRectOsc);		break;

	case WT_SINE : 			y = 0.8f * Osc_WT_SINE_SampleCompute(&op1);		break;
 8003308:	eddf 7a65 	vldr	s15, [pc, #404]	; 80034a0 <waveCompute+0x1c8>

	case VOICES3 :	{ // 3 slightly detuned oscillators with drifters

		OpSetFreq(&op2, frq * (1 + d1_drifter_nextSample()));
		OpSetFreq(&op3, frq * (1 + d2_drifter_nextSample()));
		y = 0.33f *(MorphingSaw_SampleCompute(&op1) + MorphingSaw_SampleCompute(&op2) + MorphingSaw_SampleCompute(&op3));
 800330c:	ee20 0a27 	vmul.f32	s0, s0, s15
	} break;
 8003310:	e031      	b.n	8003376 <waveCompute+0x9e>
		if (frq < 200) y =  OpSampleCompute1(&op1);
 8003312:	eddf 7a64 	vldr	s15, [pc, #400]	; 80034a4 <waveCompute+0x1cc>
 8003316:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800331a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800331e:	d506      	bpl.n	800332e <waveCompute+0x56>
		y = 0;	break ;

	}

	return y;
}
 8003320:	ecbd 8b02 	vpop	{d8}
		if (frq < 200) y =  OpSampleCompute1(&op1);
 8003324:	485d      	ldr	r0, [pc, #372]	; (800349c <waveCompute+0x1c4>)
}
 8003326:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if (frq < 200) y =  OpSampleCompute1(&op1);
 800332a:	f7ff bd59 	b.w	8002de0 <OpSampleCompute1>
		else if (frq < 600) y = OpSampleCompute2(&op1);
 800332e:	eddf 7a5e 	vldr	s15, [pc, #376]	; 80034a8 <waveCompute+0x1d0>
 8003332:	485a      	ldr	r0, [pc, #360]	; (800349c <waveCompute+0x1c4>)
 8003334:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8003338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800333c:	d505      	bpl.n	800334a <waveCompute+0x72>
}
 800333e:	ecbd 8b02 	vpop	{d8}
 8003342:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		else if (frq < 600) y = OpSampleCompute2(&op1);
 8003346:	f7ff bd97 	b.w	8002e78 <OpSampleCompute2>
}
 800334a:	ecbd 8b02 	vpop	{d8}
 800334e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		else y = OpSampleCompute5(&op1);
 8003352:	f7ff be13 	b.w	8002f7c <OpSampleCompute5>
	case ACC_SINE : 		y = 0.8 * OpSampleCompute0(&op1); 		break;
 8003356:	4851      	ldr	r0, [pc, #324]	; (800349c <waveCompute+0x1c4>)
 8003358:	f7ff fbfe 	bl	8002b58 <OpSampleCompute0>
 800335c:	ee10 0a10 	vmov	r0, s0
 8003360:	f7fd f896 	bl	8000490 <__aeabi_f2d>
 8003364:	a34a      	add	r3, pc, #296	; (adr r3, 8003490 <waveCompute+0x1b8>)
 8003366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800336a:	f7fd f8e9 	bl	8000540 <__aeabi_dmul>
 800336e:	f7fd fb81 	bl	8000a74 <__aeabi_d2f>
 8003372:	ee00 0a10 	vmov	s0, r0
}
 8003376:	ecbd 8b02 	vpop	{d8}
 800337a:	bd10      	pop	{r4, pc}
 800337c:	ecbd 8b02 	vpop	{d8}
	case POWER_SINE : 		y = OpSampleCompute3(&op1);				break;
 8003380:	4846      	ldr	r0, [pc, #280]	; (800349c <waveCompute+0x1c4>)
}
 8003382:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	case POWER_SINE : 		y = OpSampleCompute3(&op1);				break;
 8003386:	f7ff bdb9 	b.w	8002efc <OpSampleCompute3>
}
 800338a:	ecbd 8b02 	vpop	{d8}
	case BLEPTRIANGLE :	 	mbTriOsc.freq = frq;
 800338e:	4847      	ldr	r0, [pc, #284]	; (80034ac <waveCompute+0x1d4>)
}
 8003390:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	case BLEPTRIANGLE :	 	mbTriOsc.freq = frq;
 8003394:	ed80 0a03 	vstr	s0, [r0, #12]
	y = VCO_bleptri_SampleCompute(&mbTriOsc); break;
 8003398:	f7fe bb52 	b.w	8001a40 <VCO_bleptri_SampleCompute>
}
 800339c:	ecbd 8b02 	vpop	{d8}
	case BLEPSQUARE : 		mbRectOsc.freq = frq;
 80033a0:	4843      	ldr	r0, [pc, #268]	; (80034b0 <waveCompute+0x1d8>)
}
 80033a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	case BLEPSQUARE : 		mbRectOsc.freq = frq;
 80033a6:	ed80 0a03 	vstr	s0, [r0, #12]
	y = VCO_bleprect_SampleCompute(&mbRectOsc);		break;
 80033aa:	f7fe b951 	b.w	8001650 <VCO_bleprect_SampleCompute>
	case WT_SINE : 			y = 0.8f * Osc_WT_SINE_SampleCompute(&op1);		break;
 80033ae:	483b      	ldr	r0, [pc, #236]	; (800349c <waveCompute+0x1c4>)
 80033b0:	f7ff fbfe 	bl	8002bb0 <Osc_WT_SINE_SampleCompute>
 80033b4:	e7a8      	b.n	8003308 <waveCompute+0x30>
}
 80033b6:	ecbd 8b02 	vpop	{d8}
	case ADDITIVE : 		y = AdditiveGen_SampleCompute(&op1);	break;
 80033ba:	4838      	ldr	r0, [pc, #224]	; (800349c <waveCompute+0x1c4>)
}
 80033bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	case ADDITIVE : 		y = AdditiveGen_SampleCompute(&op1);	break;
 80033c0:	f7ff bf28 	b.w	8003214 <AdditiveGen_SampleCompute>
	case NOISE : 			y = op1.amp * frand_a_b(-.8f , .8f);	break; // noise !
 80033c4:	eddf 0a36 	vldr	s1, [pc, #216]	; 80034a0 <waveCompute+0x1c8>
 80033c8:	ed9f 0a3a 	vldr	s0, [pc, #232]	; 80034b4 <waveCompute+0x1dc>
 80033cc:	ed94 8a18 	vldr	s16, [r4, #96]	; 0x60
 80033d0:	f000 f972 	bl	80036b8 <frand_a_b>
 80033d4:	ee28 0a00 	vmul.f32	s0, s16, s0
 80033d8:	e7cd      	b.n	8003376 <waveCompute+0x9e>
		OpSetFreq(&op2, frq * 1.50f);
 80033da:	eeb7 0a08 	vmov.f32	s0, #120	; 0x3fc00000  1.5
 80033de:	ee28 8a00 	vmul.f32	s16, s16, s0
		y =  0.5f *(MorphingSaw_SampleCompute(&op1) + MorphingSaw_SampleCompute(&op2));
 80033e2:	482e      	ldr	r0, [pc, #184]	; (800349c <waveCompute+0x1c4>)
	op->freq = f;
 80033e4:	ed84 8a12 	vstr	s16, [r4, #72]	; 0x48
		y =  0.5f *(MorphingSaw_SampleCompute(&op1) + MorphingSaw_SampleCompute(&op2));
 80033e8:	f7ff fe0e 	bl	8003008 <MorphingSaw_SampleCompute>
 80033ec:	4832      	ldr	r0, [pc, #200]	; (80034b8 <waveCompute+0x1e0>)
 80033ee:	eeb0 4a40 	vmov.f32	s8, s0
 80033f2:	f7ff fe09 	bl	8003008 <MorphingSaw_SampleCompute>
 80033f6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80033fa:	ee34 0a00 	vadd.f32	s0, s8, s0
 80033fe:	e785      	b.n	800330c <waveCompute+0x34>
		OpSetFreq(&op2, frq * 1.26f);
 8003400:	eddf 7a2e 	vldr	s15, [pc, #184]	; 80034bc <waveCompute+0x1e4>
		OpSetFreq(&op2, frq * 1.1892f);
 8003404:	ee68 7a27 	vmul.f32	s15, s16, s15
		OpSetFreq(&op3, frq * 1.5f);
 8003408:	eeb7 0a08 	vmov.f32	s0, #120	; 0x3fc00000  1.5
	op->freq = f;
 800340c:	edc4 7a12 	vstr	s15, [r4, #72]	; 0x48
		OpSetFreq(&op3, frq * (1 + d2_drifter_nextSample()));
 8003410:	ee20 8a08 	vmul.f32	s16, s0, s16
		y = 0.33f *(MorphingSaw_SampleCompute(&op1) + MorphingSaw_SampleCompute(&op2) + MorphingSaw_SampleCompute(&op3));
 8003414:	4821      	ldr	r0, [pc, #132]	; (800349c <waveCompute+0x1c4>)
	op->freq = f;
 8003416:	ed84 8a0a 	vstr	s16, [r4, #40]	; 0x28
		y = 0.33f *(MorphingSaw_SampleCompute(&op1) + MorphingSaw_SampleCompute(&op2) + MorphingSaw_SampleCompute(&op3));
 800341a:	f7ff fdf5 	bl	8003008 <MorphingSaw_SampleCompute>
 800341e:	4826      	ldr	r0, [pc, #152]	; (80034b8 <waveCompute+0x1e0>)
 8003420:	eeb0 4a40 	vmov.f32	s8, s0
 8003424:	f7ff fdf0 	bl	8003008 <MorphingSaw_SampleCompute>
 8003428:	4825      	ldr	r0, [pc, #148]	; (80034c0 <waveCompute+0x1e8>)
 800342a:	ee34 4a00 	vadd.f32	s8, s8, s0
 800342e:	f7ff fdeb 	bl	8003008 <MorphingSaw_SampleCompute>
 8003432:	eddf 7a24 	vldr	s15, [pc, #144]	; 80034c4 <waveCompute+0x1ec>
 8003436:	ee34 0a00 	vadd.f32	s0, s8, s0
 800343a:	e767      	b.n	800330c <waveCompute+0x34>
		OpSetFreq(&op2, frq * 1.1892f);
 800343c:	eddf 7a22 	vldr	s15, [pc, #136]	; 80034c8 <waveCompute+0x1f0>
 8003440:	e7e0      	b.n	8003404 <waveCompute+0x12c>
		OpSetFreq(&op2, frq * (1 + d1_drifter_nextSample()));
 8003442:	f7ff f8fd 	bl	8002640 <d1_drifter_nextSample>
 8003446:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800344a:	ee30 0a28 	vadd.f32	s0, s0, s17
 800344e:	ee20 0a08 	vmul.f32	s0, s0, s16
	op->freq = f;
 8003452:	ed84 0a12 	vstr	s0, [r4, #72]	; 0x48
		OpSetFreq(&op3, frq * (1 + d2_drifter_nextSample()));
 8003456:	f7ff f8f9 	bl	800264c <d2_drifter_nextSample>
 800345a:	ee30 0a28 	vadd.f32	s0, s0, s17
 800345e:	e7d7      	b.n	8003410 <waveCompute+0x138>
}
 8003460:	ecbd 8b02 	vpop	{d8}
 8003464:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	case DRIFTERS : 	y = Drifters_sampleCompute(); break;
 8003468:	f7ff be42 	b.w	80030f0 <Drifters_sampleCompute>
}
 800346c:	ecbd 8b02 	vpop	{d8}
 8003470:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	case FM2 : 			y = FM2_sampleCompute(frq); break;
 8003474:	f7ff bc2a 	b.w	8002ccc <FM2_sampleCompute>
}
 8003478:	ecbd 8b02 	vpop	{d8}
		mbSawOsc.freq = frq;
 800347c:	4813      	ldr	r0, [pc, #76]	; (80034cc <waveCompute+0x1f4>)
}
 800347e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		mbSawOsc.freq = frq;
 8003482:	ed80 0a03 	vstr	s0, [r0, #12]
		y = VCO_blepsaw_SampleCompute(&mbSawOsc);
 8003486:	f7fd bfef 	b.w	8001468 <VCO_blepsaw_SampleCompute>
		y = 0;	break ;
 800348a:	ed9f 0a11 	vldr	s0, [pc, #68]	; 80034d0 <waveCompute+0x1f8>
	return y;
 800348e:	e772      	b.n	8003376 <waveCompute+0x9e>
 8003490:	9999999a 	.word	0x9999999a
 8003494:	3fe99999 	.word	0x3fe99999
 8003498:	20003d3c 	.word	0x20003d3c
 800349c:	20003d9c 	.word	0x20003d9c
 80034a0:	3f4ccccd 	.word	0x3f4ccccd
 80034a4:	43480000 	.word	0x43480000
 80034a8:	44160000 	.word	0x44160000
 80034ac:	200000a8 	.word	0x200000a8
 80034b0:	20000600 	.word	0x20000600
 80034b4:	bf4ccccd 	.word	0xbf4ccccd
 80034b8:	20003d7c 	.word	0x20003d7c
 80034bc:	3fa147ae 	.word	0x3fa147ae
 80034c0:	20003d5c 	.word	0x20003d5c
 80034c4:	3ea8f5c3 	.word	0x3ea8f5c3
 80034c8:	3f9837b5 	.word	0x3f9837b5
 80034cc:	20000b5c 	.word	0x20000b5c
 80034d0:	00000000 	.word	0x00000000

080034d4 <PhaserInit>:
void PhaserInit(void)
{
	f_min = 200.f;
	f_max = 1700.f;
	swrate = 0.1f;
	fb = 0.7f;
 80034d4:	4b07      	ldr	r3, [pc, #28]	; (80034f4 <PhaserInit+0x20>)
 80034d6:	4a08      	ldr	r2, [pc, #32]	; (80034f8 <PhaserInit+0x24>)
 80034d8:	601a      	str	r2, [r3, #0]
	wet = 0.3f;
 80034da:	4b08      	ldr	r3, [pc, #32]	; (80034fc <PhaserInit+0x28>)
 80034dc:	4a08      	ldr	r2, [pc, #32]	; (8003500 <PhaserInit+0x2c>)
 80034de:	601a      	str	r2, [r3, #0]

	dmin = 2 * f_min / SAMPLERATE;
 80034e0:	4b08      	ldr	r3, [pc, #32]	; (8003504 <PhaserInit+0x30>)
 80034e2:	4a09      	ldr	r2, [pc, #36]	; (8003508 <PhaserInit+0x34>)
 80034e4:	601a      	str	r2, [r3, #0]
	dmax = 2 * f_max / SAMPLERATE;
 80034e6:	4b09      	ldr	r3, [pc, #36]	; (800350c <PhaserInit+0x38>)
 80034e8:	4a09      	ldr	r2, [pc, #36]	; (8003510 <PhaserInit+0x3c>)
 80034ea:	601a      	str	r2, [r3, #0]
	lfoInc = _2PI * swrate / SAMPLERATE;
 80034ec:	4b09      	ldr	r3, [pc, #36]	; (8003514 <PhaserInit+0x40>)
 80034ee:	4a0a      	ldr	r2, [pc, #40]	; (8003518 <PhaserInit+0x44>)
 80034f0:	601a      	str	r2, [r3, #0]
}
 80034f2:	4770      	bx	lr
 80034f4:	200129f4 	.word	0x200129f4
 80034f8:	3f333333 	.word	0x3f333333
 80034fc:	20012a18 	.word	0x20012a18
 8003500:	3e99999a 	.word	0x3e99999a
 8003504:	200129f0 	.word	0x200129f0
 8003508:	3c149b93 	.word	0x3c149b93
 800350c:	200129ec 	.word	0x200129ec
 8003510:	3d9de54c 	.word	0x3d9de54c
 8003514:	200129f8 	.word	0x200129f8
 8003518:	376f08eb 	.word	0x376f08eb

0800351c <Phaser_Rate_set>:
/*---------------------------------------------------------------------*/
void Phaser_Rate_set(uint8_t val)
{
	swrate = (MAX_RATE - MIN_RATE) / MIDI_MAX * val + MIN_RATE;
 800351c:	ee07 0a90 	vmov	s15, r0
 8003520:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8003548 <Phaser_Rate_set+0x2c>
	lfoInc = _2PI * swrate / SAMPLERATE;
 8003524:	4b09      	ldr	r3, [pc, #36]	; (800354c <Phaser_Rate_set+0x30>)
	swrate = (MAX_RATE - MIN_RATE) / MIDI_MAX * val + MIN_RATE;
 8003526:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800352a:	eddf 7a09 	vldr	s15, [pc, #36]	; 8003550 <Phaser_Rate_set+0x34>
 800352e:	eee6 7a87 	vfma.f32	s15, s13, s14
	lfoInc = _2PI * swrate / SAMPLERATE;
 8003532:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8003554 <Phaser_Rate_set+0x38>
 8003536:	eddf 6a08 	vldr	s13, [pc, #32]	; 8003558 <Phaser_Rate_set+0x3c>
 800353a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800353e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003542:	ed83 7a00 	vstr	s14, [r3]
}
 8003546:	4770      	bx	lr
 8003548:	3d611e66 	.word	0x3d611e66
 800354c:	200129f8 	.word	0x200129f8
 8003550:	3ca3d70a 	.word	0x3ca3d70a
 8003554:	40c90fdb 	.word	0x40c90fdb
 8003558:	472c4400 	.word	0x472c4400

0800355c <Phaser_Feedback_set>:
/*---------------------------------------------------------------------*/
void Phaser_Feedback_set(uint8_t val)
{
	fb = 0.999f * val / MIDI_MAX;
 800355c:	ee07 0a90 	vmov	s15, r0
 8003560:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800357c <Phaser_Feedback_set+0x20>
 8003564:	eddf 6a06 	vldr	s13, [pc, #24]	; 8003580 <Phaser_Feedback_set+0x24>
 8003568:	4b06      	ldr	r3, [pc, #24]	; (8003584 <Phaser_Feedback_set+0x28>)
 800356a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800356e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003572:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003576:	ed83 7a00 	vstr	s14, [r3]
}
 800357a:	4770      	bx	lr
 800357c:	3f7fbe77 	.word	0x3f7fbe77
 8003580:	42fe0000 	.word	0x42fe0000
 8003584:	200129f4 	.word	0x200129f4

08003588 <Phaser_Wet_set>:
/*---------------------------------------------------------------------*/
void Phaser_Wet_set(uint8_t val)
{
	wet = val / MIDI_MAX;
 8003588:	ee07 0a90 	vmov	s15, r0
 800358c:	ed9f 7a04 	vldr	s14, [pc, #16]	; 80035a0 <Phaser_Wet_set+0x18>
 8003590:	4b04      	ldr	r3, [pc, #16]	; (80035a4 <Phaser_Wet_set+0x1c>)
 8003592:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003596:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800359a:	edc3 7a00 	vstr	s15, [r3]
}
 800359e:	4770      	bx	lr
 80035a0:	42fe0000 	.word	0x42fe0000
 80035a4:	20012a18 	.word	0x20012a18

080035a8 <Phaser_compute>:
	return yout;
}

/*---------------------------------------------------------------------*/
float Phaser_compute(float xin)
{
 80035a8:	b510      	push	{r4, lr}
	int i;
	float d;

	//calculate and update phaser sweep lfo...

	d  = dmin + (dmax - dmin) * ((sinetable[lrintf(ALPHA * lfoPhase)] + 1.f)*0.5f);
 80035aa:	4c37      	ldr	r4, [pc, #220]	; (8003688 <Phaser_compute+0xe0>)
 80035ac:	4b37      	ldr	r3, [pc, #220]	; (800368c <Phaser_compute+0xe4>)
{
 80035ae:	ed2d 8b04 	vpush	{d8-d9}
	d  = dmin + (dmax - dmin) * ((sinetable[lrintf(ALPHA * lfoPhase)] + 1.f)*0.5f);
 80035b2:	ed94 8a00 	vldr	s16, [r4]
 80035b6:	edd3 8a00 	vldr	s17, [r3]
 80035ba:	4b35      	ldr	r3, [pc, #212]	; (8003690 <Phaser_compute+0xe8>)
{
 80035bc:	eef0 9a40 	vmov.f32	s19, s0
	d  = dmin + (dmax - dmin) * ((sinetable[lrintf(ALPHA * lfoPhase)] + 1.f)*0.5f);
 80035c0:	ed9f 0a34 	vldr	s0, [pc, #208]	; 8003694 <Phaser_compute+0xec>
 80035c4:	ed93 9a00 	vldr	s18, [r3]
 80035c8:	ee28 0a00 	vmul.f32	s0, s16, s0
 80035cc:	f003 f940 	bl	8006850 <lrintf>
 80035d0:	4b31      	ldr	r3, [pc, #196]	; (8003698 <Phaser_compute+0xf0>)
	//update filter coeffs
	a1 = (1.f - d) / (1.f + d);

	//calculate output

	yout = allpass(xin + zm1 * fb, 0);
 80035d2:	4932      	ldr	r1, [pc, #200]	; (800369c <Phaser_compute+0xf4>)
	yout = - yin * a1 + old[ind];
 80035d4:	4a32      	ldr	r2, [pc, #200]	; (80036a0 <Phaser_compute+0xf8>)
	yout = allpass(xin + zm1 * fb, 0);
 80035d6:	ed91 6a00 	vldr	s12, [r1]
	yout = - yin * a1 + old[ind];
 80035da:	ed92 0a00 	vldr	s0, [r2]
	d  = dmin + (dmax - dmin) * ((sinetable[lrintf(ALPHA * lfoPhase)] + 1.f)*0.5f);
 80035de:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80035e2:	ed90 7a00 	vldr	s14, [r0]
	lfoPhase += lfoInc;
 80035e6:	4b2f      	ldr	r3, [pc, #188]	; (80036a4 <Phaser_compute+0xfc>)
	d  = dmin + (dmax - dmin) * ((sinetable[lrintf(ALPHA * lfoPhase)] + 1.f)*0.5f);
 80035e8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80035ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035f0:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80035f4:	ee27 7a26 	vmul.f32	s14, s14, s13
 80035f8:	ee39 9a68 	vsub.f32	s18, s18, s17
	if( lfoPhase >= _2PI ) 	lfoPhase -= _2PI;
 80035fc:	eddf 6a2a 	vldr	s13, [pc, #168]	; 80036a8 <Phaser_compute+0x100>
	d  = dmin + (dmax - dmin) * ((sinetable[lrintf(ALPHA * lfoPhase)] + 1.f)*0.5f);
 8003600:	eee9 8a07 	vfma.f32	s17, s18, s14
	lfoPhase += lfoInc;
 8003604:	ed93 7a00 	vldr	s14, [r3]
	a1 = (1.f - d) / (1.f + d);
 8003608:	4b28      	ldr	r3, [pc, #160]	; (80036ac <Phaser_compute+0x104>)
	lfoPhase += lfoInc;
 800360a:	ee38 7a07 	vadd.f32	s14, s16, s14
	yout = allpass(xin + zm1 * fb, 0);
 800360e:	eef0 5a69 	vmov.f32	s11, s19
	if( lfoPhase >= _2PI ) 	lfoPhase -= _2PI;
 8003612:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8003616:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800361a:	bfa8      	it	ge
 800361c:	ee37 7a66 	vsubge.f32	s14, s14, s13
	a1 = (1.f - d) / (1.f + d);
 8003620:	ee77 6ae8 	vsub.f32	s13, s15, s17
 8003624:	ee78 8aa7 	vadd.f32	s17, s17, s15
	if( lfoPhase >= _2PI ) 	lfoPhase -= _2PI;
 8003628:	ed84 7a00 	vstr	s14, [r4]
	a1 = (1.f - d) / (1.f + d);
 800362c:	ee86 7aa8 	vdiv.f32	s14, s13, s17
 8003630:	ed83 7a00 	vstr	s14, [r3]
	yout = allpass(xin + zm1 * fb, 0);
 8003634:	4b1e      	ldr	r3, [pc, #120]	; (80036b0 <Phaser_compute+0x108>)
 8003636:	edd3 6a00 	vldr	s13, [r3]
 800363a:	eee6 5a26 	vfma.f32	s11, s12, s13
	old[ind] = yout * a1 + yin;
 800363e:	4613      	mov	r3, r2
 8003640:	3218      	adds	r2, #24
	yout = - yin * a1 + old[ind];
 8003642:	eea5 0ac7 	vfms.f32	s0, s11, s14
	yout = allpass(xin + zm1 * fb, 0);
 8003646:	eef0 6a65 	vmov.f32	s13, s11
	old[ind] = yout * a1 + yin;
 800364a:	eee7 6a00 	vfma.f32	s13, s14, s0
 800364e:	ece3 6a01 	vstmia	r3!, {s13}
	yout = - yin * a1 + old[ind];
 8003652:	edd3 6a00 	vldr	s13, [r3]
 8003656:	eee0 6a47 	vfms.f32	s13, s0, s14
	old[ind] = yout * a1 + yin;
 800365a:	eea7 0a26 	vfma.f32	s0, s14, s13
 800365e:	eca3 0a01 	vstmia	r3!, {s0}

	for(i = 1; i < PH_STAGES; i++)
 8003662:	429a      	cmp	r2, r3
	yout = - yin * a1 + old[ind];
 8003664:	eeb0 0a66 	vmov.f32	s0, s13
	for(i = 1; i < PH_STAGES; i++)
 8003668:	d1f3      	bne.n	8003652 <Phaser_compute+0xaa>
	{
		yout = allpass(yout, i);
	}
	zm1 = yout;

	yout = (1 - wet) * xin + wet * yout;
 800366a:	4b12      	ldr	r3, [pc, #72]	; (80036b4 <Phaser_compute+0x10c>)
	zm1 = yout;
 800366c:	edc1 6a00 	vstr	s13, [r1]
	yout = (1 - wet) * xin + wet * yout;
 8003670:	ed93 7a00 	vldr	s14, [r3]
 8003674:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003678:	ee27 0a26 	vmul.f32	s0, s14, s13

	return yout;
}
 800367c:	eea7 0aa9 	vfma.f32	s0, s15, s19
 8003680:	ecbd 8b04 	vpop	{d8-d9}
 8003684:	bd10      	pop	{r4, pc}
 8003686:	bf00      	nop
 8003688:	200129fc 	.word	0x200129fc
 800368c:	200129f0 	.word	0x200129f0
 8003690:	200129ec 	.word	0x200129ec
 8003694:	4322f983 	.word	0x4322f983
 8003698:	0801556c 	.word	0x0801556c
 800369c:	20012a1c 	.word	0x20012a1c
 80036a0:	20012a00 	.word	0x20012a00
 80036a4:	200129f8 	.word	0x200129f8
 80036a8:	40c90fdb 	.word	0x40c90fdb
 80036ac:	200129e8 	.word	0x200129e8
 80036b0:	200129f4 	.word	0x200129f4
 80036b4:	20012a18 	.word	0x20012a18

080036b8 <frand_a_b>:
//---------------------------------------------------------------------------
/**************
 * returns a random float between a and b
 *****************/
float_t frand_a_b(float_t a, float_t b)
{
 80036b8:	b508      	push	{r3, lr}
 80036ba:	ed2d 8b02 	vpush	{d8}
 80036be:	eef0 8a40 	vmov.f32	s17, s0
 80036c2:	eeb0 8a60 	vmov.f32	s16, s1
	return ( rand()/(float_t)RAND_MAX ) * (b-a) + a ;
 80036c6:	f002 ffd9 	bl	800667c <rand>
 80036ca:	ee78 0a68 	vsub.f32	s1, s16, s17
}
 80036ce:	eeb0 0a68 	vmov.f32	s0, s17
 80036d2:	ecbd 8b02 	vpop	{d8}
	return ( rand()/(float_t)RAND_MAX ) * (b-a) + a ;
 80036d6:	ee07 0a90 	vmov	s15, r0
 80036da:	eefa 7ae0 	vcvt.f32.s32	s15, s15, #31
}
 80036de:	eea7 0aa0 	vfma.f32	s0, s15, s1
 80036e2:	bd08      	pop	{r3, pc}

080036e4 <MIDIrandVal>:
/*-----------------------------------------------------------------------------*/
/**************
 * returns a random integer between 0 and MIDI_MAX
 *****************/
uint8_t MIDIrandVal(void)
{
 80036e4:	b508      	push	{r3, lr}
	return (uint8_t)lrintf(frand_a_b(0 , MIDI_MAX));
 80036e6:	eddf 0a05 	vldr	s1, [pc, #20]	; 80036fc <MIDIrandVal+0x18>
 80036ea:	ed9f 0a05 	vldr	s0, [pc, #20]	; 8003700 <MIDIrandVal+0x1c>
 80036ee:	f7ff ffe3 	bl	80036b8 <frand_a_b>
 80036f2:	f003 f8ad 	bl	8006850 <lrintf>
}
 80036f6:	b2c0      	uxtb	r0, r0
 80036f8:	bd08      	pop	{r3, pc}
 80036fa:	bf00      	nop
 80036fc:	42fe0000 	.word	0x42fe0000
 8003700:	00000000 	.word	0x00000000

08003704 <SVF_setReso>:

/****************************************************************************************************************/

void SVF_setReso(ResonantFilter* filter, float feedback)
{
	filter->q = 1-feedback;
 8003704:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8003708:	ee37 0ac0 	vsub.f32	s0, s15, s0
	if(filter->q < 0.01f) filter->q = 0.01f;
 800370c:	eddf 7a05 	vldr	s15, [pc, #20]	; 8003724 <SVF_setReso+0x20>
 8003710:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8003714:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	filter->q = 1-feedback;
 8003718:	bf58      	it	pl
 800371a:	eef0 7a40 	vmovpl.f32	s15, s0
 800371e:	edc0 7a03 	vstr	s15, [r0, #12]
}
 8003722:	4770      	bx	lr
 8003724:	3c23d70a 	.word	0x3c23d70a

08003728 <SVF_setDrive>:
{
#if USE_SHAPER_NONLINEARITY
	filter->drive = drive;
	setDistortionShape(&filter->shaper, filter->drive);
#else
	filter->drive =  /*  0.4f +  */ (drive/MIDI_MAX)*(drive/MIDI_MAX)*6; // the output can be muted (at 0)
 8003728:	ee07 1a90 	vmov	s15, r1
 800372c:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800374c <SVF_setDrive+0x24>
 8003730:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003734:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003738:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 800373c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003740:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003744:	edc0 7a06 	vstr	s15, [r0, #24]
#endif

}
 8003748:	4770      	bx	lr
 800374a:	bf00      	nop
 800374c:	42fe0000 	.word	0x42fe0000

08003750 <SVF_directSetFilterValue>:
//------------------------------------------------------------------------------------
void SVF_directSetFilterValue(ResonantFilter* filter, float val) // 0 < val < 1
{
 8003750:	b510      	push	{r4, lr}
 8003752:	4604      	mov	r4, r0
 8003754:	ed2d 8b02 	vpush	{d8}
	if (val > 0.95) val = 0.95f;
 8003758:	ee10 0a10 	vmov	r0, s0
{
 800375c:	eeb0 8a40 	vmov.f32	s16, s0
	if (val > 0.95) val = 0.95f;
 8003760:	f7fc fe96 	bl	8000490 <__aeabi_f2d>
 8003764:	a310      	add	r3, pc, #64	; (adr r3, 80037a8 <SVF_directSetFilterValue+0x58>)
 8003766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800376a:	f7fd f979 	bl	8000a60 <__aeabi_dcmpgt>
 800376e:	eddf 7a0c 	vldr	s15, [pc, #48]	; 80037a0 <SVF_directSetFilterValue+0x50>
 8003772:	2800      	cmp	r0, #0
 8003774:	bf18      	it	ne
 8003776:	eeb0 8a67 	vmovne.f32	s16, s15
	filter->f = val*0.5f;
 800377a:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800377e:	ee28 8a00 	vmul.f32	s16, s16, s0
	filter->g  = fastTan(_PI * filter->f );
 8003782:	ed9f 0a08 	vldr	s0, [pc, #32]	; 80037a4 <SVF_directSetFilterValue+0x54>
	filter->f = val*0.5f;
 8003786:	ed84 8a01 	vstr	s16, [r4, #4]
	filter->g  = fastTan(_PI * filter->f );
 800378a:	ee28 0a00 	vmul.f32	s0, s16, s0
 800378e:	f7ff f98b 	bl	8002aa8 <fastTan>

}
 8003792:	ecbd 8b02 	vpop	{d8}
	filter->g  = fastTan(_PI * filter->f );
 8003796:	ed84 0a02 	vstr	s0, [r4, #8]
}
 800379a:	bd10      	pop	{r4, pc}
 800379c:	f3af 8000 	nop.w
 80037a0:	3f733333 	.word	0x3f733333
 80037a4:	40490fdb 	.word	0x40490fdb
 80037a8:	66666666 	.word	0x66666666
 80037ac:	3fee6666 	.word	0x3fee6666

080037b0 <SVF_initialize>:
{
 80037b0:	b538      	push	{r3, r4, r5, lr}
	filter->type = 1;
 80037b2:	2301      	movs	r3, #1
 80037b4:	7003      	strb	r3, [r0, #0]
	filter->f = 0.20f;
 80037b6:	4b08      	ldr	r3, [pc, #32]	; (80037d8 <SVF_initialize+0x28>)
 80037b8:	6043      	str	r3, [r0, #4]
	filter->q = 0.9f;
 80037ba:	4b08      	ldr	r3, [pc, #32]	; (80037dc <SVF_initialize+0x2c>)
 80037bc:	60c3      	str	r3, [r0, #12]
	filter->s1 = 0;
 80037be:	2500      	movs	r5, #0
{
 80037c0:	4604      	mov	r4, r0
	filter->drive = 0.4f;
 80037c2:	4b07      	ldr	r3, [pc, #28]	; (80037e0 <SVF_initialize+0x30>)
	filter->s1 = 0;
 80037c4:	6105      	str	r5, [r0, #16]
	filter->s2 = 0;
 80037c6:	6145      	str	r5, [r0, #20]
	filter->drive = 0.4f;
 80037c8:	6183      	str	r3, [r0, #24]
	SVF_directSetFilterValue(filter,0.25f);
 80037ca:	eeb5 0a00 	vmov.f32	s0, #80	; 0x3e800000  0.250
 80037ce:	f7ff ffbf 	bl	8003750 <SVF_directSetFilterValue>
	filter->zi = 0;	//input z^(-1)
 80037d2:	61e5      	str	r5, [r4, #28]
}
 80037d4:	bd38      	pop	{r3, r4, r5, pc}
 80037d6:	bf00      	nop
 80037d8:	3e4ccccd 	.word	0x3e4ccccd
 80037dc:	3f666666 	.word	0x3f666666
 80037e0:	3ecccccd 	.word	0x3ecccccd

080037e4 <SVF_init>:
//=====================================================================================================
void SVF_init(void)
{
 80037e4:	b510      	push	{r4, lr}
	SVF_initialize(&SVFilter);
 80037e6:	4c05      	ldr	r4, [pc, #20]	; (80037fc <SVF_init+0x18>)
 80037e8:	4620      	mov	r0, r4
 80037ea:	f7ff ffe1 	bl	80037b0 <SVF_initialize>
	SVF_initialize(&SVFilter2);
 80037ee:	f104 0020 	add.w	r0, r4, #32
}
 80037f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	SVF_initialize(&SVFilter2);
 80037f6:	f7ff bfdb 	b.w	80037b0 <SVF_initialize>
 80037fa:	bf00      	nop
 80037fc:	20003e94 	.word	0x20003e94

08003800 <Filter1Freq_set>:

//------------------------------------------------------------------------------------
void 	Filter1Freq_set(uint8_t val)
{
 8003800:	b508      	push	{r3, lr}
	filterFreq = Lin2Exp(val, MIN_FREQ, MAX_FREQ) / SAMPLERATE ;
 8003802:	eddf 0a09 	vldr	s1, [pc, #36]	; 8003828 <Filter1Freq_set+0x28>
 8003806:	ed9f 0a09 	vldr	s0, [pc, #36]	; 800382c <Filter1Freq_set+0x2c>
 800380a:	f7ff f8e3 	bl	80029d4 <Lin2Exp>
 800380e:	eddf 7a08 	vldr	s15, [pc, #32]	; 8003830 <Filter1Freq_set+0x30>
 8003812:	4b08      	ldr	r3, [pc, #32]	; (8003834 <Filter1Freq_set+0x34>)
	SVF_directSetFilterValue(&SVFilter, filterFreq);
 8003814:	4808      	ldr	r0, [pc, #32]	; (8003838 <Filter1Freq_set+0x38>)
	filterFreq = Lin2Exp(val, MIN_FREQ, MAX_FREQ) / SAMPLERATE ;
 8003816:	ee80 0a27 	vdiv.f32	s0, s0, s15
 800381a:	ed83 0a00 	vstr	s0, [r3]
}
 800381e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	SVF_directSetFilterValue(&SVFilter, filterFreq);
 8003822:	f7ff bf95 	b.w	8003750 <SVF_directSetFilterValue>
 8003826:	bf00      	nop
 8003828:	45fa0000 	.word	0x45fa0000
 800382c:	42a00000 	.word	0x42a00000
 8003830:	472c4400 	.word	0x472c4400
 8003834:	20013bd0 	.word	0x20013bd0
 8003838:	20003e94 	.word	0x20003e94

0800383c <Filter1Res_set>:
//------------------------------------------------------------------------------------
void 	Filter1Res_set(uint8_t val)
{
	SVF_setReso(&SVFilter, val / MIDI_MAX);
 800383c:	ee07 0a90 	vmov	s15, r0
 8003840:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8003844:	eddf 7a03 	vldr	s15, [pc, #12]	; 8003854 <Filter1Res_set+0x18>
 8003848:	4803      	ldr	r0, [pc, #12]	; (8003858 <Filter1Res_set+0x1c>)
 800384a:	ee80 0a27 	vdiv.f32	s0, s0, s15
 800384e:	f7ff bf59 	b.w	8003704 <SVF_setReso>
 8003852:	bf00      	nop
 8003854:	42fe0000 	.word	0x42fe0000
 8003858:	20003e94 	.word	0x20003e94

0800385c <Filter1Drive_set>:
}
//------------------------------------------------------------------------------------
void	Filter1Drive_set(uint8_t val)
{
	SVF_setDrive(&SVFilter, val);
 800385c:	4601      	mov	r1, r0
 800385e:	4801      	ldr	r0, [pc, #4]	; (8003864 <Filter1Drive_set+0x8>)
 8003860:	f7ff bf62 	b.w	8003728 <SVF_setDrive>
 8003864:	20003e94 	.word	0x20003e94

08003868 <Filter1Type_set>:
}
//------------------------------------------------------------------------------------
void 	Filter1Type_set(uint8_t val)
{
	SVFilter.type = (uint8_t)lrintf(FILTER_TYPES * val / MIDI_MAX);
 8003868:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800386c:	ee07 0a90 	vmov	s15, r0
 8003870:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8003874:	eddf 7a04 	vldr	s15, [pc, #16]	; 8003888 <Filter1Type_set+0x20>
{
 8003878:	b508      	push	{r3, lr}
	SVFilter.type = (uint8_t)lrintf(FILTER_TYPES * val / MIDI_MAX);
 800387a:	ee80 0a27 	vdiv.f32	s0, s0, s15
 800387e:	f002 ffe7 	bl	8006850 <lrintf>
 8003882:	4b02      	ldr	r3, [pc, #8]	; (800388c <Filter1Type_set+0x24>)
 8003884:	7018      	strb	r0, [r3, #0]
}
 8003886:	bd08      	pop	{r3, pc}
 8003888:	42fe0000 	.word	0x42fe0000
 800388c:	20003e94 	.word	0x20003e94

08003890 <Filter2Freq_set>:

//------------------------------------------------------------------------------------
void 	Filter2Freq_set(uint8_t val)
{
 8003890:	b508      	push	{r3, lr}
	filterFreq2 = Lin2Exp(val, MIN_FREQ, MAX_FREQ) / SAMPLERATE ;
 8003892:	eddf 0a09 	vldr	s1, [pc, #36]	; 80038b8 <Filter2Freq_set+0x28>
 8003896:	ed9f 0a09 	vldr	s0, [pc, #36]	; 80038bc <Filter2Freq_set+0x2c>
 800389a:	f7ff f89b 	bl	80029d4 <Lin2Exp>
 800389e:	eddf 7a08 	vldr	s15, [pc, #32]	; 80038c0 <Filter2Freq_set+0x30>
 80038a2:	4b08      	ldr	r3, [pc, #32]	; (80038c4 <Filter2Freq_set+0x34>)
	SVF_directSetFilterValue(&SVFilter2, filterFreq2);
 80038a4:	4808      	ldr	r0, [pc, #32]	; (80038c8 <Filter2Freq_set+0x38>)
	filterFreq2 = Lin2Exp(val, MIN_FREQ, MAX_FREQ) / SAMPLERATE ;
 80038a6:	ee80 0a27 	vdiv.f32	s0, s0, s15
 80038aa:	ed83 0a00 	vstr	s0, [r3]
}
 80038ae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	SVF_directSetFilterValue(&SVFilter2, filterFreq2);
 80038b2:	f7ff bf4d 	b.w	8003750 <SVF_directSetFilterValue>
 80038b6:	bf00      	nop
 80038b8:	45fa0000 	.word	0x45fa0000
 80038bc:	42a00000 	.word	0x42a00000
 80038c0:	472c4400 	.word	0x472c4400
 80038c4:	20013bd4 	.word	0x20013bd4
 80038c8:	20003eb4 	.word	0x20003eb4

080038cc <Filter2Res_set>:
//------------------------------------------------------------------------------------
void 	Filter2Res_set(uint8_t val)
{
	SVF_setReso(&SVFilter2, val / MIDI_MAX);
 80038cc:	ee07 0a90 	vmov	s15, r0
 80038d0:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 80038d4:	eddf 7a03 	vldr	s15, [pc, #12]	; 80038e4 <Filter2Res_set+0x18>
 80038d8:	4803      	ldr	r0, [pc, #12]	; (80038e8 <Filter2Res_set+0x1c>)
 80038da:	ee80 0a27 	vdiv.f32	s0, s0, s15
 80038de:	f7ff bf11 	b.w	8003704 <SVF_setReso>
 80038e2:	bf00      	nop
 80038e4:	42fe0000 	.word	0x42fe0000
 80038e8:	20003eb4 	.word	0x20003eb4

080038ec <Filter2Drive_set>:
}
//------------------------------------------------------------------------------------
void	Filter2Drive_set(uint8_t val)
{
	SVF_setDrive(&SVFilter2, val);
 80038ec:	4601      	mov	r1, r0
 80038ee:	4801      	ldr	r0, [pc, #4]	; (80038f4 <Filter2Drive_set+0x8>)
 80038f0:	f7ff bf1a 	b.w	8003728 <SVF_setDrive>
 80038f4:	20003eb4 	.word	0x20003eb4

080038f8 <Filter2Type_set>:
}
//------------------------------------------------------------------------------------
void 	Filter2Type_set(uint8_t val)
{
	SVFilter2.type = (uint8_t)lrintf(FILTER_TYPES * val / MIDI_MAX);
 80038f8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80038fc:	ee07 0a90 	vmov	s15, r0
 8003900:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8003904:	eddf 7a05 	vldr	s15, [pc, #20]	; 800391c <Filter2Type_set+0x24>
{
 8003908:	b508      	push	{r3, lr}
	SVFilter2.type = (uint8_t)lrintf(FILTER_TYPES * val / MIDI_MAX);
 800390a:	ee80 0a27 	vdiv.f32	s0, s0, s15
 800390e:	f002 ff9f 	bl	8006850 <lrintf>
 8003912:	4b03      	ldr	r3, [pc, #12]	; (8003920 <Filter2Type_set+0x28>)
 8003914:	f883 0020 	strb.w	r0, [r3, #32]
}
 8003918:	bd08      	pop	{r3, pc}
 800391a:	bf00      	nop
 800391c:	42fe0000 	.word	0x42fe0000
 8003920:	20003e94 	.word	0x20003e94

08003924 <SVF_calcSample>:

//------------------------------------------------------------------------------------

float SVF_calcSample(ResonantFilter* filter, float in)
{
 8003924:	b510      	push	{r4, lr}
	const float f 	= filter->g;
	//fix unstable filter for high f and r settings
	const float R 	= filter->f >= 0.4499f ? 1 : filter->q;
 8003926:	ed90 7a01 	vldr	s14, [r0, #4]
 800392a:	eddf 7a66 	vldr	s15, [pc, #408]	; 8003ac4 <SVF_calcSample+0x1a0>
{
 800392e:	ed2d 8b0c 	vpush	{d8-d13}
 8003932:	eeb0 8a40 	vmov.f32	s16, s0


#if USE_SHAPER_NONLINEARITY
	const float x = (buf[i]/((float)0x7fff));
#else
	const float x = softClipTwo( in * filter->drive);
 8003936:	ed90 0a06 	vldr	s0, [r0, #24]
	const float f 	= filter->g;
 800393a:	edd0 8a02 	vldr	s17, [r0, #8]
	const float R 	= filter->f >= 0.4499f ? 1 : filter->q;
 800393e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003946:	eef7 ba00 	vmov.f32	s23, #112	; 0x3f800000  1.0
	const float x = softClipTwo( in * filter->drive);
 800394a:	ee28 0a00 	vmul.f32	s0, s16, s0
{
 800394e:	4604      	mov	r4, r0
	const float R 	= filter->f >= 0.4499f ? 1 : filter->q;
 8003950:	bfb4      	ite	lt
 8003952:	ed90 aa03 	vldrlt	s20, [r0, #12]
 8003956:	eeb0 aa6b 	vmovge.f32	s20, s23
	const float x = softClipTwo( in * filter->drive);
 800395a:	f7ff f899 	bl	8002a90 <softClipTwo>
#endif

#if ENABLE_NONLINEAR_INTEGRATORS
	// input with half sample delay, for non-linearities
	float ih = 0.5f * (x + filter->zi);
 800395e:	edd4 7a07 	vldr	s15, [r4, #28]
	filter->zi = x;
 8003962:	ed84 0a07 	vstr	s0, [r4, #28]
	const float x = softClipTwo( in * filter->drive);
 8003966:	eeb0 ca40 	vmov.f32	s24, s0
	float ih = 0.5f * (x + filter->zi);
 800396a:	ee70 7a27 	vadd.f32	s15, s0, s15
		You can trivially remove any saturator by setting the corresponding gain t0,...,t1 to 1. Also, you can simply scale any saturator (i.e. change clipping threshold) to 1/a*tanh(a*x) by writing
		double t1 = tanhXdX(a*s[0]);
	 */
#if ENABLE_NONLINEAR_INTEGRATORS
	const float scale = 0.5f;
	const float t0 = tanhXdX(scale* (ih - 2*R*filter->s1 - filter->s2 ) );
 800396e:	ee7a ca0a 	vadd.f32	s25, s20, s20
 8003972:	ed94 0a04 	vldr	s0, [r4, #16]
 8003976:	ee20 0a6c 	vnmul.f32	s0, s0, s25
 800397a:	eef6 9a00 	vmov.f32	s19, #96	; 0x3f000000  0.5
 800397e:	eea7 0aa9 	vfma.f32	s0, s15, s19
 8003982:	edd4 7a05 	vldr	s15, [r4, #20]
 8003986:	ee30 0a67 	vsub.f32	s0, s0, s15
	const float ff 	= f*f;
 800398a:	ee28 9aa8 	vmul.f32	s18, s17, s17
	const float t0 = tanhXdX(scale* (ih - 2*R*filter->s1 - filter->s2 ) );
 800398e:	ee20 0a29 	vmul.f32	s0, s0, s19
 8003992:	f7ff f837 	bl	8002a04 <tanhXdX>
 8003996:	eef0 aa40 	vmov.f32	s21, s0
	const float t1 = tanhXdX(scale* (filter->s1 ) );
 800399a:	ed94 0a04 	vldr	s0, [r4, #16]
 800399e:	ee20 0a29 	vmul.f32	s0, s0, s19
 80039a2:	f7ff f82f 	bl	8002a04 <tanhXdX>
	const float t0 = 1;
	const float t1 = 1;
#endif

	// g# the denominators for solutions of individual stages
	const float g0 = 1.f / (1.f + f*t0*2*R);
 80039a6:	ee68 7aaa 	vmul.f32	s15, s17, s21
 80039aa:	eeb0 7a6b 	vmov.f32	s14, s23
 80039ae:	ee77 7aa7 	vadd.f32	s15, s15, s15
	const float t1 = tanhXdX(scale* (filter->s1 ) );
 80039b2:	eeb0 da40 	vmov.f32	s26, s0
	const float g0 = 1.f / (1.f + f*t0*2*R);
 80039b6:	eea7 7a8a 	vfma.f32	s14, s15, s20

	const float s1 = filter->s1;
 80039ba:	ed94 0a04 	vldr	s0, [r4, #16]
	const float g0 = 1.f / (1.f + f*t0*2*R);
 80039be:	eecb da87 	vdiv.f32	s27, s23, s14
	const float s2 = filter->s2;

	// solve feedback
	const float f1 = ff*g0*t0*t1;
	float y1=(f1*x+s2+f*g0*t1*s1)/(f1+1);
 80039c2:	ed94 7a05 	vldr	s14, [r4, #20]
	const float f1 = ff*g0*t0*t1;
 80039c6:	ee69 7a2d 	vmul.f32	s15, s18, s27
	float y1=(f1*x+s2+f*g0*t1*s1)/(f1+1);
 80039ca:	ee68 6aad 	vmul.f32	s13, s17, s27
	const float f1 = ff*g0*t0*t1;
 80039ce:	ee67 7aaa 	vmul.f32	s15, s15, s21
	float y1=(f1*x+s2+f*g0*t1*s1)/(f1+1);
 80039d2:	ee66 6a8d 	vmul.f32	s13, s13, s26
	const float f1 = ff*g0*t0*t1;
 80039d6:	ee67 7a8d 	vmul.f32	s15, s15, s26
	float y1=(f1*x+s2+f*g0*t1*s1)/(f1+1);
 80039da:	eeac 7a27 	vfma.f32	s14, s24, s15
 80039de:	ee77 7aab 	vadd.f32	s15, s15, s23
 80039e2:	eea6 7a80 	vfma.f32	s14, s13, s0
 80039e6:	eec7 9a27 	vdiv.f32	s19, s14, s15


	// solve the remaining stages with nonlinear gain
	const float xx = t0*(x - y1);
	const float y0 = (softClipTwo(s1) + f*xx)*g0;
 80039ea:	f7ff f851 	bl	8002a90 <softClipTwo>
	const float xx = t0*(x - y1);
 80039ee:	ee3c ba69 	vsub.f32	s22, s24, s19
 80039f2:	ee2b ba2a 	vmul.f32	s22, s22, s21
	const float y0 = (softClipTwo(s1) + f*xx)*g0;
 80039f6:	eea8 0a8b 	vfma.f32	s0, s17, s22
 80039fa:	ee60 da2d 	vmul.f32	s27, s0, s27

	filter->s1   = softClipTwo(filter->s1) + 2*f*(xx - t0*2*R*y0);
 80039fe:	ed94 0a04 	vldr	s0, [r4, #16]
 8003a02:	f7ff f845 	bl	8002a90 <softClipTwo>
 8003a06:	ee7a aaaa 	vadd.f32	s21, s21, s21
 8003a0a:	ee78 8aa8 	vadd.f32	s17, s17, s17
 8003a0e:	ee2a aa6a 	vnmul.f32	s20, s20, s21
	filter->s2   = (filter->s2)    + 2*f* t1*y0;
 8003a12:	edd4 7a05 	vldr	s15, [r4, #20]

	float out;


	switch(filter->type)
 8003a16:	7823      	ldrb	r3, [r4, #0]
	filter->s1   = softClipTwo(filter->s1) + 2*f*(xx - t0*2*R*y0);
 8003a18:	eeaa ba2d 	vfma.f32	s22, s20, s27
	switch(filter->type)
 8003a1c:	3b01      	subs	r3, #1
	filter->s1   = softClipTwo(filter->s1) + 2*f*(xx - t0*2*R*y0);
 8003a1e:	eea8 0a8b 	vfma.f32	s0, s17, s22
	filter->s2   = (filter->s2)    + 2*f* t1*y0;
 8003a22:	ee68 8a8d 	vmul.f32	s17, s17, s26
	filter->s1   = softClipTwo(filter->s1) + 2*f*(xx - t0*2*R*y0);
 8003a26:	ed84 0a04 	vstr	s0, [r4, #16]
	filter->s2   = (filter->s2)    + 2*f* t1*y0;
 8003a2a:	eee8 7aad 	vfma.f32	s15, s17, s27
 8003a2e:	edc4 7a05 	vstr	s15, [r4, #20]
	switch(filter->type)
 8003a32:	2b04      	cmp	r3, #4
 8003a34:	d80a      	bhi.n	8003a4c <SVF_calcSample+0x128>
 8003a36:	e8df f003 	tbb	[pc, r3]
 8003a3a:	1c03      	.short	0x1c03
 8003a3c:	2c27      	.short	0x2c27
 8003a3e:	35          	.byte	0x35
 8003a3f:	00          	.byte	0x00
	case FILTER_LP:
#if USE_SHAPER_NONLINEARITY

		buf[i] = FILTER_GAIN * fastTanh( distortion_calcSampleFloat(&filter->shaper, y1));
#else
		out = fastTanh(y1) ;
 8003a40:	eeb0 0a69 	vmov.f32	s0, s19
 8003a44:	f7fe fffc 	bl	8002a40 <fastTanh>
 8003a48:	eeb0 8a40 	vmov.f32	s16, s0
	default:
		out = in ;
		break;
	}

	out = (out > 1.0f) ? 1.0f : out; //clip too loud samples
 8003a4c:	eeb4 8aeb 	vcmpe.f32	s16, s23
 8003a50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a54:	dc33      	bgt.n	8003abe <SVF_calcSample+0x19a>
	out = (out < -1.0f) ? -1.0f : out;
 8003a56:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8003a5a:	eeb4 8a67 	vcmp.f32	s16, s15
 8003a5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a62:	bf48      	it	mi
 8003a64:	eeb0 8a67 	vmovmi.f32	s16, s15

	return out;

}
 8003a68:	eeb0 0a48 	vmov.f32	s0, s16
 8003a6c:	ecbd 8b0c 	vpop	{d8-d13}
 8003a70:	bd10      	pop	{r4, pc}
		const float h = x - ugb - y1;
 8003a72:	eeb0 0a4c 	vmov.f32	s0, s24
 8003a76:	eeac 0aed 	vfms.f32	s0, s25, s27
		out = h * FILTER_GAIN_F;
 8003a7a:	eddf 7a13 	vldr	s15, [pc, #76]	; 8003ac8 <SVF_calcSample+0x1a4>
		const float h = x - ugb - y1;
 8003a7e:	ee30 8a69 	vsub.f32	s16, s0, s19
		out = h * FILTER_GAIN_F;
 8003a82:	ee28 8a27 	vmul.f32	s16, s16, s15
	break;
 8003a86:	e7e1      	b.n	8003a4c <SVF_calcSample+0x128>
		out = y0 * FILTER_GAIN_F;
 8003a88:	ed9f 8a0f 	vldr	s16, [pc, #60]	; 8003ac8 <SVF_calcSample+0x1a4>
 8003a8c:	ee2d 8a88 	vmul.f32	s16, s27, s16
		break;
 8003a90:	e7dc      	b.n	8003a4c <SVF_calcSample+0x128>
		out = (x-ugb) * FILTER_GAIN_F;
 8003a92:	eeb0 0a4c 	vmov.f32	s0, s24
 8003a96:	eeac 0aed 	vfms.f32	s0, s25, s27
 8003a9a:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8003ac8 <SVF_calcSample+0x1a4>
 8003a9e:	ee20 8a27 	vmul.f32	s16, s0, s15
	break;
 8003aa2:	e7d3      	b.n	8003a4c <SVF_calcSample+0x128>
		const float h = x - ugb - y1;
 8003aa4:	eeb0 0a4c 	vmov.f32	s0, s24
 8003aa8:	eeac 0aed 	vfms.f32	s0, s25, s27
		out = (y1-h) * FILTER_GAIN_F;
 8003aac:	ed9f 8a06 	vldr	s16, [pc, #24]	; 8003ac8 <SVF_calcSample+0x1a4>
		const float h = x - ugb - y1;
 8003ab0:	ee30 0a69 	vsub.f32	s0, s0, s19
		out = (y1-h) * FILTER_GAIN_F;
 8003ab4:	ee39 0ac0 	vsub.f32	s0, s19, s0
 8003ab8:	ee20 8a08 	vmul.f32	s16, s0, s16
	break;
 8003abc:	e7c6      	b.n	8003a4c <SVF_calcSample+0x128>
	out = (out > 1.0f) ? 1.0f : out; //clip too loud samples
 8003abe:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8003ac2:	e7d1      	b.n	8003a68 <SVF_calcSample+0x144>
 8003ac4:	3ee6594b 	.word	0x3ee6594b
 8003ac8:	3f6147ae 	.word	0x3f6147ae

08003acc <seq_tempo_set>:
Sequencer_t seq _CCM_;
NoteGenerator_t noteGen _CCM_;

/*--------------------------------------------------------------------------------------------*/
void seq_tempo_set(uint8_t val) {
	seq.tempo = (float) (800.f * val / MIDI_MAX + 20); // unit : bpm
 8003acc:	ee07 0a90 	vmov	s15, r0
 8003ad0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003ad4:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8003b04 <seq_tempo_set+0x38>
 8003ad8:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8003b08 <seq_tempo_set+0x3c>
 8003adc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ae0:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 8003ae4:	eec7 7a26 	vdiv.f32	s15, s14, s13
void seq_tempo_set(uint8_t val) {
 8003ae8:	b510      	push	{r4, lr}
	seq.tempo = (float) (800.f * val / MIDI_MAX + 20); // unit : bpm
 8003aea:	4c08      	ldr	r4, [pc, #32]	; (8003b0c <seq_tempo_set+0x40>)
 8003aec:	ee77 7a80 	vadd.f32	s15, s15, s0
	seq.steptime = lrintf(SAMPLERATE * 60 / seq.tempo);
 8003af0:	ed9f 0a07 	vldr	s0, [pc, #28]	; 8003b10 <seq_tempo_set+0x44>
	seq.tempo = (float) (800.f * val / MIDI_MAX + 20); // unit : bpm
 8003af4:	edc4 7a10 	vstr	s15, [r4, #64]	; 0x40
	seq.steptime = lrintf(SAMPLERATE * 60 / seq.tempo);
 8003af8:	ee80 0a27 	vdiv.f32	s0, s0, s15
 8003afc:	f002 fea8 	bl	8006850 <lrintf>
 8003b00:	6460      	str	r0, [r4, #68]	; 0x44
	//seq.smp_count = seq.steptime;
}
 8003b02:	bd10      	pop	{r4, pc}
 8003b04:	44480000 	.word	0x44480000
 8003b08:	42fe0000 	.word	0x42fe0000
 8003b0c:	20003ed4 	.word	0x20003ed4
 8003b10:	4a217fc0 	.word	0x4a217fc0

08003b14 <seq_gateTime_set>:
/*-------------------------------------------------------*/
void seq_gateTime_set(uint8_t val) // val is a number of samples
{
	seq.gateTime = seq.steptime * ((0.9f - 0.1f) * val / MIDI_MAX + 0.1f); // from 10% to 90% of each step duration
 8003b14:	ee07 0a90 	vmov	s15, r0
 8003b18:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003b1c:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8003b4c <seq_gateTime_set+0x38>
 8003b20:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8003b50 <seq_gateTime_set+0x3c>
 8003b24:	4b0b      	ldr	r3, [pc, #44]	; (8003b54 <seq_gateTime_set+0x40>)
 8003b26:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003b2a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003b2e:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8003b58 <seq_gateTime_set+0x44>
 8003b32:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003b36:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8003b3a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003b3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b42:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003b46:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
}
 8003b4a:	4770      	bx	lr
 8003b4c:	3f4ccccc 	.word	0x3f4ccccc
 8003b50:	42fe0000 	.word	0x42fe0000
 8003b54:	20003ed4 	.word	0x20003ed4
 8003b58:	3dcccccd 	.word	0x3dcccccd

08003b5c <seq_chooseScale>:
		noteGen.transpose = -2;
	}
}

/*-------------------------------------------------------*/
void seq_chooseScale(int16_t idx) {
 8003b5c:	b280      	uxth	r0, r0
 8003b5e:	280e      	cmp	r0, #14
 8003b60:	bf96      	itet	ls
 8003b62:	4b05      	ldrls	r3, [pc, #20]	; (8003b78 <seq_chooseScale+0x1c>)
 8003b64:	4a05      	ldrhi	r2, [pc, #20]	; (8003b7c <seq_chooseScale+0x20>)
 8003b66:	f853 2020 	ldrls.w	r2, [r3, r0, lsl #2]
		break;
	default:
		currentScale = (uint8_t*) MIDIscale11;
		break;
	}
	noteGen.currentScale = currentScale;
 8003b6a:	4b05      	ldr	r3, [pc, #20]	; (8003b80 <seq_chooseScale+0x24>)
 8003b6c:	659a      	str	r2, [r3, #88]	; 0x58
	noteGen.chRequested = true;
 8003b6e:	2201      	movs	r2, #1
 8003b70:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
}
 8003b74:	4770      	bx	lr
 8003b76:	bf00      	nop
 8003b78:	08015530 	.word	0x08015530
 8003b7c:	08015367 	.word	0x08015367
 8003b80:	20003ed4 	.word	0x20003ed4

08003b84 <seq_scale_set>:
		seq_chooseScale(noteGen.scaleIndex);
	}
}
/*-------------------------------------------------------*/
void seq_scale_set(uint8_t val) {
	noteGen.scaleIndex = (uint8_t) rintf(MAX_SCALE_INDEX / MIDI_MAX * val);
 8003b84:	ee07 0a90 	vmov	s15, r0
 8003b88:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8003b8c:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8003bb8 <seq_scale_set+0x34>
void seq_scale_set(uint8_t val) {
 8003b90:	b507      	push	{r0, r1, r2, lr}
	noteGen.scaleIndex = (uint8_t) rintf(MAX_SCALE_INDEX / MIDI_MAX * val);
 8003b92:	ee20 0a27 	vmul.f32	s0, s0, s15
 8003b96:	f002 fe9b 	bl	80068d0 <rintf>
 8003b9a:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8003b9e:	4b07      	ldr	r3, [pc, #28]	; (8003bbc <seq_scale_set+0x38>)
 8003ba0:	edcd 7a01 	vstr	s15, [sp, #4]
 8003ba4:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8003ba8:	f8a3 0054 	strh.w	r0, [r3, #84]	; 0x54
	seq_chooseScale(noteGen.scaleIndex);
}
 8003bac:	b003      	add	sp, #12
 8003bae:	f85d eb04 	ldr.w	lr, [sp], #4
	seq_chooseScale(noteGen.scaleIndex);
 8003bb2:	f7ff bfd3 	b.w	8003b5c <seq_chooseScale>
 8003bb6:	bf00      	nop
 8003bb8:	3de1c387 	.word	0x3de1c387
 8003bbc:	20003ed4 	.word	0x20003ed4

08003bc0 <seq_switchMovingSeq>:
	else
		noteGen.automaticON = true;
}
/*-------------------------------------------------------*/
void seq_switchMovingSeq(uint8_t val) {
	if (val > 63)
 8003bc0:	283f      	cmp	r0, #63	; 0x3f
 8003bc2:	4b03      	ldr	r3, [pc, #12]	; (8003bd0 <seq_switchMovingSeq+0x10>)
		noteGen.automaticON = true;
 8003bc4:	bf8c      	ite	hi
 8003bc6:	2201      	movhi	r2, #1
	else
		noteGen.automaticON = false;
 8003bc8:	2200      	movls	r2, #0
 8003bca:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
}
 8003bce:	4770      	bx	lr
 8003bd0:	20003ed4 	.word	0x20003ed4

08003bd4 <seq_switchMute>:
	else
		noteGen.someNotesMuted = true;
}
/*-------------------------------------------------------*/
void seq_switchMute(uint8_t val) {
	switch (val) {
 8003bd4:	b130      	cbz	r0, 8003be4 <seq_switchMute+0x10>
 8003bd6:	287f      	cmp	r0, #127	; 0x7f
 8003bd8:	d107      	bne.n	8003bea <seq_switchMute+0x16>
	case MIDI_MAXi:
		noteGen.someNotesMuted = true;
 8003bda:	4b04      	ldr	r3, [pc, #16]	; (8003bec <seq_switchMute+0x18>)
 8003bdc:	2201      	movs	r2, #1
 8003bde:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
		break;
 8003be2:	4770      	bx	lr
	case 0:
		noteGen.someNotesMuted = false;
 8003be4:	4b01      	ldr	r3, [pc, #4]	; (8003bec <seq_switchMute+0x18>)
 8003be6:	f883 0065 	strb.w	r0, [r3, #101]	; 0x65
		break;
	}
}
 8003bea:	4770      	bx	lr
 8003bec:	20003ed4 	.word	0x20003ed4

08003bf0 <seq_freqMax_set>:
		//pitchGenChangePoints();
	}
}
/*-------------------------------------------------------*/
void seq_freqMax_set(uint8_t val) {
	noteGen.octaveSpread = (uint8_t) (8 / MIDI_MAX * val);
 8003bf0:	ee07 0a90 	vmov	s15, r0
 8003bf4:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8003c20 <seq_freqMax_set+0x30>
 8003bf8:	4a0a      	ldr	r2, [pc, #40]	; (8003c24 <seq_freqMax_set+0x34>)
 8003bfa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
void seq_freqMax_set(uint8_t val) {
 8003bfe:	b082      	sub	sp, #8
	noteGen.octaveSpread = (uint8_t) (8 / MIDI_MAX * val);
 8003c00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c08:	edcd 7a01 	vstr	s15, [sp, #4]
 8003c0c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8003c10:	f8a2 305c 	strh.w	r3, [r2, #92]	; 0x5c
	noteGen.chRequested = true;
 8003c14:	2301      	movs	r3, #1
 8003c16:	f882 3064 	strb.w	r3, [r2, #100]	; 0x64
}
 8003c1a:	b002      	add	sp, #8
 8003c1c:	4770      	bx	lr
 8003c1e:	bf00      	nop
 8003c20:	3d810204 	.word	0x3d810204
 8003c24:	20003ed4 	.word	0x20003ed4

08003c28 <seq_sequence_new>:

/*--------------------------------------------------------------------------------------------*/
void seq_sequence_new(void) {
 8003c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int16_t relativeNote;
	int16_t octaveShift;
	int16_t index;

	for (uint8_t i = 0; i < NUMBER_STEPS; i++) {
		relativeNote = noteGen.currentScale[lrintf(
 8003c2a:	4d1d      	ldr	r5, [pc, #116]	; (8003ca0 <seq_sequence_new+0x78>)
void seq_sequence_new(void) {
 8003c2c:	ed2d 8b02 	vpush	{d8}
				frand_a_b(1, noteGen.currentScale[0]))];
		octaveShift = 12 * lrintf(frand_a_b(0, noteGen.octaveSpread));
 8003c30:	ed9f 8a1c 	vldr	s16, [pc, #112]	; 8003ca4 <seq_sequence_new+0x7c>
void seq_sequence_new(void) {
 8003c34:	2400      	movs	r4, #0
 8003c36:	462f      	mov	r7, r5
		relativeNote = noteGen.currentScale[lrintf(
 8003c38:	6dae      	ldr	r6, [r5, #88]	; 0x58
 8003c3a:	7833      	ldrb	r3, [r6, #0]
 8003c3c:	ee00 3a90 	vmov	s1, r3
 8003c40:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003c44:	eef8 0a60 	vcvt.f32.u32	s1, s1
 8003c48:	f7ff fd36 	bl	80036b8 <frand_a_b>
 8003c4c:	f002 fe00 	bl	8006850 <lrintf>
		octaveShift = 12 * lrintf(frand_a_b(0, noteGen.octaveSpread));
 8003c50:	f9b5 305c 	ldrsh.w	r3, [r5, #92]	; 0x5c
		relativeNote = noteGen.currentScale[lrintf(
 8003c54:	5c36      	ldrb	r6, [r6, r0]
		octaveShift = 12 * lrintf(frand_a_b(0, noteGen.octaveSpread));
 8003c56:	ee00 3a90 	vmov	s1, r3
 8003c5a:	eeb0 0a48 	vmov.f32	s0, s16
 8003c5e:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 8003c62:	f7ff fd29 	bl	80036b8 <frand_a_b>
 8003c66:	f002 fdf3 	bl	8006850 <lrintf>
		index = noteGen.rootNote + octaveShift + relativeNote - LOWEST_NOTE;
 8003c6a:	f8b5 305e 	ldrh.w	r3, [r5, #94]	; 0x5e
		octaveShift = 12 * lrintf(frand_a_b(0, noteGen.octaveSpread));
 8003c6e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
		index = noteGen.rootNote + octaveShift + relativeNote - LOWEST_NOTE;
 8003c72:	3b15      	subs	r3, #21
 8003c74:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8003c78:	4430      	add	r0, r6
 8003c7a:	b200      	sxth	r0, r0

		while (index > MAX_NOTE_INDEX)
 8003c7c:	286a      	cmp	r0, #106	; 0x6a
 8003c7e:	dc09      	bgt.n	8003c94 <seq_sequence_new+0x6c>
			index -= 12;
		while (index < 0)
 8003c80:	2800      	cmp	r0, #0
 8003c82:	db09      	blt.n	8003c98 <seq_sequence_new+0x70>
			index += 12;
		seq.track1.note[i] = index; // note frequency is in notesFreq[index]
 8003c84:	f827 0014 	strh.w	r0, [r7, r4, lsl #1]
 8003c88:	3401      	adds	r4, #1
	for (uint8_t i = 0; i < NUMBER_STEPS; i++) {
 8003c8a:	2c10      	cmp	r4, #16
 8003c8c:	d1d4      	bne.n	8003c38 <seq_sequence_new+0x10>
	}
}
 8003c8e:	ecbd 8b02 	vpop	{d8}
 8003c92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c94:	380c      	subs	r0, #12
 8003c96:	e7f0      	b.n	8003c7a <seq_sequence_new+0x52>
 8003c98:	300c      	adds	r0, #12
 8003c9a:	b200      	sxth	r0, r0
 8003c9c:	e7f0      	b.n	8003c80 <seq_sequence_new+0x58>
 8003c9e:	bf00      	nop
 8003ca0:	20003ed4 	.word	0x20003ed4
 8003ca4:	00000000 	.word	0x00000000

08003ca8 <seq_transpose>:
/*--------------------------------------------------------------------------------------------*/
void seq_transpose(void) {
	int16_t noteIndex;

	for (uint8_t i = 0; i < NUMBER_STEPS; i++) {
		noteIndex = seq.track1.note[i] + noteGen.transpose;
 8003ca8:	4a0d      	ldr	r2, [pc, #52]	; (8003ce0 <seq_transpose+0x38>)
void seq_transpose(void) {
 8003caa:	b510      	push	{r4, lr}
		noteIndex = seq.track1.note[i] + noteGen.transpose;
 8003cac:	f8b2 4060 	ldrh.w	r4, [r2, #96]	; 0x60
 8003cb0:	1e91      	subs	r1, r2, #2
 8003cb2:	f102 001e 	add.w	r0, r2, #30
 8003cb6:	f831 3f02 	ldrh.w	r3, [r1, #2]!
 8003cba:	4423      	add	r3, r4
 8003cbc:	b21b      	sxth	r3, r3
		while (noteIndex > MAX_NOTE_INDEX)
 8003cbe:	2b6a      	cmp	r3, #106	; 0x6a
 8003cc0:	dc08      	bgt.n	8003cd4 <seq_transpose+0x2c>
			noteIndex -= 12;
		while (noteIndex < 0)
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	db08      	blt.n	8003cd8 <seq_transpose+0x30>
	for (uint8_t i = 0; i < NUMBER_STEPS; i++) {
 8003cc6:	4281      	cmp	r1, r0
			noteIndex += 12;
		seq.track1.note[i] = noteIndex;
 8003cc8:	800b      	strh	r3, [r1, #0]
	for (uint8_t i = 0; i < NUMBER_STEPS; i++) {
 8003cca:	d1f4      	bne.n	8003cb6 <seq_transpose+0xe>
	}
	noteGen.transpose = 0;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	f8a2 3060 	strh.w	r3, [r2, #96]	; 0x60
}
 8003cd2:	bd10      	pop	{r4, pc}
 8003cd4:	3b0c      	subs	r3, #12
 8003cd6:	e7f1      	b.n	8003cbc <seq_transpose+0x14>
 8003cd8:	330c      	adds	r3, #12
 8003cda:	b21b      	sxth	r3, r3
 8003cdc:	e7f1      	b.n	8003cc2 <seq_transpose+0x1a>
 8003cde:	bf00      	nop
 8003ce0:	20003ed4 	.word	0x20003ed4

08003ce4 <sequencer_init>:
/*--------------------------------------------------------------------------------------------*/
void sequencer_init(void) {
 8003ce4:	b510      	push	{r4, lr}
	seq.tempo = INIT_TEMPO;
 8003ce6:	4c11      	ldr	r4, [pc, #68]	; (8003d2c <sequencer_init+0x48>)
 8003ce8:	4b11      	ldr	r3, [pc, #68]	; (8003d30 <sequencer_init+0x4c>)
	seq.steptime = lrintf(SAMPLERATE * 60 / seq.tempo);
 8003cea:	ed9f 0a12 	vldr	s0, [pc, #72]	; 8003d34 <sequencer_init+0x50>
	seq.tempo = INIT_TEMPO;
 8003cee:	6423      	str	r3, [r4, #64]	; 0x40
	seq.steptime = lrintf(SAMPLERATE * 60 / seq.tempo);
 8003cf0:	f002 fdae 	bl	8006850 <lrintf>
	seq.smp_count = 0;
 8003cf4:	2300      	movs	r3, #0
	seq.steptime = lrintf(SAMPLERATE * 60 / seq.tempo);
 8003cf6:	6460      	str	r0, [r4, #68]	; 0x44
	seq.smp_count = 0;
 8003cf8:	64a3      	str	r3, [r4, #72]	; 0x48
	seq.step_idx = 0;
 8003cfa:	f8a4 304c 	strh.w	r3, [r4, #76]	; 0x4c
	seq.gateTime = seq.steptime / 2;

	noteGen.transpose = 0;
	noteGen.automaticON = false;
 8003cfe:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
	noteGen.glideON = false;
 8003d02:	f884 3063 	strb.w	r3, [r4, #99]	; 0x63
	noteGen.chRequested = false;
 8003d06:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
	noteGen.someNotesMuted = false;
 8003d0a:	f884 3065 	strb.w	r3, [r4, #101]	; 0x65
	noteGen.scaleIndex = 0;
 8003d0e:	f8a4 3054 	strh.w	r3, [r4, #84]	; 0x54
	noteGen.octaveSpread = 4;
	noteGen.rootNote = 36;
 8003d12:	f8a4 3060 	strh.w	r3, [r4, #96]	; 0x60
	seq.gateTime = seq.steptime / 2;
 8003d16:	1040      	asrs	r0, r0, #1
	noteGen.octaveSpread = 4;
 8003d18:	4a07      	ldr	r2, [pc, #28]	; (8003d38 <sequencer_init+0x54>)
	noteGen.currentScale = (uint8_t*) MIDIscale13;
 8003d1a:	4b08      	ldr	r3, [pc, #32]	; (8003d3c <sequencer_init+0x58>)
	seq.gateTime = seq.steptime / 2;
 8003d1c:	6520      	str	r0, [r4, #80]	; 0x50
	noteGen.octaveSpread = 4;
 8003d1e:	65e2      	str	r2, [r4, #92]	; 0x5c
	noteGen.currentScale = (uint8_t*) MIDIscale13;
 8003d20:	65a3      	str	r3, [r4, #88]	; 0x58

	seq_sequence_new();
}
 8003d22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	seq_sequence_new();
 8003d26:	f7ff bf7f 	b.w	8003c28 <seq_sequence_new>
 8003d2a:	bf00      	nop
 8003d2c:	20003ed4 	.word	0x20003ed4
 8003d30:	43a00000 	.word	0x43a00000
 8003d34:	46013300 	.word	0x46013300
 8003d38:	00240004 	.word	0x00240004
 8003d3c:	0801537c 	.word	0x0801537c

08003d40 <sequencer_process>:
/*--------------------------------------------------------------------------------------------*/
void sequencer_process(void) // To be called at each sample treatment
{
 8003d40:	b510      	push	{r4, lr}
	/* If we have reached a new step ....  */
	if (seq.smp_count-- <= 0) {
 8003d42:	4c0c      	ldr	r4, [pc, #48]	; (8003d74 <sequencer_process+0x34>)
 8003d44:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8003d46:	1e5a      	subs	r2, r3, #1
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	64a2      	str	r2, [r4, #72]	; 0x48
 8003d4c:	dc11      	bgt.n	8003d72 <sequencer_process+0x32>
		/* If we are at the beginning of a new sequence .... */
		if (seq.step_idx == 0) {
 8003d4e:	f9b4 304c 	ldrsh.w	r3, [r4, #76]	; 0x4c
 8003d52:	b90b      	cbnz	r3, 8003d58 <sequencer_process+0x18>
			sequencer_newSequence_action();
 8003d54:	f000 fa74 	bl	8004240 <sequencer_newSequence_action>
		}
		sequencer_newStep_action();
 8003d58:	f000 f9d0 	bl	80040fc <sequencer_newStep_action>

		seq.smp_count = seq.steptime; // reload the counter
 8003d5c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003d5e:	64a3      	str	r3, [r4, #72]	; 0x48
		seq.step_idx++;
 8003d60:	f8b4 304c 	ldrh.w	r3, [r4, #76]	; 0x4c
 8003d64:	3301      	adds	r3, #1
 8003d66:	b21b      	sxth	r3, r3
		if (seq.step_idx >= NUMBER_STEPS)
 8003d68:	2b0f      	cmp	r3, #15
			seq.step_idx = 0;
 8003d6a:	bfc8      	it	gt
 8003d6c:	2300      	movgt	r3, #0
 8003d6e:	f8a4 304c 	strh.w	r3, [r4, #76]	; 0x4c

	}
}
 8003d72:	bd10      	pop	{r4, pc}
 8003d74:	20003ed4 	.word	0x20003ed4

08003d78 <autoSound_set>:
static enum timbre sound _CCM_;

/*===============================================================================================================*/

void autoSound_set(int8_t val) {
	autoSound = val;
 8003d78:	4b01      	ldr	r3, [pc, #4]	; (8003d80 <autoSound_set+0x8>)
 8003d7a:	7018      	strb	r0, [r3, #0]
}
 8003d7c:	4770      	bx	lr
 8003d7e:	bf00      	nop
 8003d80:	20003f3c 	.word	0x20003f3c

08003d84 <soundNumber_get>:
	}
}
/*---------------------------------------------------------*/
uint8_t soundNumber_get(void) {
	return sound;
}
 8003d84:	4b01      	ldr	r3, [pc, #4]	; (8003d8c <soundNumber_get+0x8>)
 8003d86:	7858      	ldrb	r0, [r3, #1]
 8003d88:	4770      	bx	lr
 8003d8a:	bf00      	nop
 8003d8c:	20003f3c 	.word	0x20003f3c

08003d90 <AmpLFO_amp_set>:
	}
}

/*-------------------------------------------------------*/
void AmpLFO_amp_set(uint8_t val) {
	amp_lfo.amp = val / MIDI_MAX;
 8003d90:	ee07 0a90 	vmov	s15, r0
 8003d94:	ed9f 7a04 	vldr	s14, [pc, #16]	; 8003da8 <AmpLFO_amp_set+0x18>
 8003d98:	4b04      	ldr	r3, [pc, #16]	; (8003dac <AmpLFO_amp_set+0x1c>)
 8003d9a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003d9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003da2:	edc3 7a00 	vstr	s15, [r3]
}
 8003da6:	4770      	bx	lr
 8003da8:	42fe0000 	.word	0x42fe0000
 8003dac:	20003e14 	.word	0x20003e14

08003db0 <AmpLFO_freq_set>:
/*-------------------------------------------------------*/
void AmpLFO_freq_set(uint8_t val) {
	amp_lfo.freq = MAX_VIBRATO_FREQ / MIDI_MAX * val;
 8003db0:	ee07 0a90 	vmov	s15, r0
 8003db4:	ed9f 7a04 	vldr	s14, [pc, #16]	; 8003dc8 <AmpLFO_freq_set+0x18>
 8003db8:	4b04      	ldr	r3, [pc, #16]	; (8003dcc <AmpLFO_freq_set+0x1c>)
 8003dba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003dbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003dc2:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8003dc6:	4770      	bx	lr
 8003dc8:	3dc18306 	.word	0x3dc18306
 8003dcc:	20003e14 	.word	0x20003e14

08003dd0 <Filt1LFO_amp_set>:
/*-------------------------------------------------------*/
void Filt1LFO_amp_set(uint8_t val) {
	filt_lfo.amp = MAX_FILTER_LFO_AMP / MIDI_MAX * val;
 8003dd0:	ee07 0a90 	vmov	s15, r0
 8003dd4:	ed9f 7a04 	vldr	s14, [pc, #16]	; 8003de8 <Filt1LFO_amp_set+0x18>
 8003dd8:	4b04      	ldr	r3, [pc, #16]	; (8003dec <Filt1LFO_amp_set+0x1c>)
 8003dda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003dde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003de2:	edc3 7a00 	vstr	s15, [r3]
}
 8003de6:	4770      	bx	lr
 8003de8:	3e810204 	.word	0x3e810204
 8003dec:	20003e54 	.word	0x20003e54

08003df0 <Filt1LFO_freq_set>:
/*-------------------------------------------------------*/
void Filt1LFO_freq_set(uint8_t val) {
	filt_lfo.freq = MAX_VIBRATO_FREQ / MIDI_MAX * val;
 8003df0:	ee07 0a90 	vmov	s15, r0
 8003df4:	ed9f 7a04 	vldr	s14, [pc, #16]	; 8003e08 <Filt1LFO_freq_set+0x18>
 8003df8:	4b04      	ldr	r3, [pc, #16]	; (8003e0c <Filt1LFO_freq_set+0x1c>)
 8003dfa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003dfe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e02:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8003e06:	4770      	bx	lr
 8003e08:	3dc18306 	.word	0x3dc18306
 8003e0c:	20003e54 	.word	0x20003e54

08003e10 <Filt2LFO_amp_set>:
/*-------------------------------------------------------*/
void Filt2LFO_amp_set(uint8_t val) {
	filt2_lfo.amp = MAX_FILTER_LFO_AMP / MIDI_MAX * val;
 8003e10:	ee07 0a90 	vmov	s15, r0
 8003e14:	ed9f 7a04 	vldr	s14, [pc, #16]	; 8003e28 <Filt2LFO_amp_set+0x18>
 8003e18:	4b04      	ldr	r3, [pc, #16]	; (8003e2c <Filt2LFO_amp_set+0x1c>)
 8003e1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e22:	edc3 7a00 	vstr	s15, [r3]
}
 8003e26:	4770      	bx	lr
 8003e28:	3e810204 	.word	0x3e810204
 8003e2c:	20003e34 	.word	0x20003e34

08003e30 <Filt2LFO_freq_set>:
/*-------------------------------------------------------*/
void Filt2LFO_freq_set(uint8_t val) {
	filt2_lfo.freq = MAX_VIBRATO_FREQ / MIDI_MAX * val;
 8003e30:	ee07 0a90 	vmov	s15, r0
 8003e34:	ed9f 7a04 	vldr	s14, [pc, #16]	; 8003e48 <Filt2LFO_freq_set+0x18>
 8003e38:	4b04      	ldr	r3, [pc, #16]	; (8003e4c <Filt2LFO_freq_set+0x1c>)
 8003e3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e42:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8003e46:	4770      	bx	lr
 8003e48:	3dc18306 	.word	0x3dc18306
 8003e4c:	20003e34 	.word	0x20003e34

08003e50 <VibratoAmp_set>:
	} else
		vibr_lfo.amp = vibr_lfo.last_amp;
}
/*-------------------------------------------------------*/
void VibratoAmp_set(uint8_t val) {
	vibr_lfo.amp = MAX_VIBRATO_AMP / MIDI_MAX * val;
 8003e50:	ee07 0a90 	vmov	s15, r0
 8003e54:	ed9f 7a04 	vldr	s14, [pc, #16]	; 8003e68 <VibratoAmp_set+0x18>
 8003e58:	4b04      	ldr	r3, [pc, #16]	; (8003e6c <VibratoAmp_set+0x1c>)
 8003e5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e62:	edc3 7a00 	vstr	s15, [r3]
}
 8003e66:	4770      	bx	lr
 8003e68:	3b810204 	.word	0x3b810204
 8003e6c:	20003e74 	.word	0x20003e74

08003e70 <VibratoFreq_set>:
/*-------------------------------------------------------*/
void VibratoFreq_set(uint8_t val) {
	vibr_lfo.freq = MAX_VIBRATO_FREQ / MIDI_MAX * val;
 8003e70:	ee07 0a90 	vmov	s15, r0
 8003e74:	ed9f 7a04 	vldr	s14, [pc, #16]	; 8003e88 <VibratoFreq_set+0x18>
 8003e78:	4b04      	ldr	r3, [pc, #16]	; (8003e8c <VibratoFreq_set+0x1c>)
 8003e7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e82:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8003e86:	4770      	bx	lr
 8003e88:	3dc18306 	.word	0x3dc18306
 8003e8c:	20003e74 	.word	0x20003e74

08003e90 <Delay_switch>:
		delayON = true;
}
/*-------------------------------------------------------*/
void Delay_switch(uint8_t val) {

	if (val > 63)
 8003e90:	283f      	cmp	r0, #63	; 0x3f
 8003e92:	4b04      	ldr	r3, [pc, #16]	; (8003ea4 <Delay_switch+0x14>)
 8003e94:	d902      	bls.n	8003e9c <Delay_switch+0xc>
		delayON = true;
 8003e96:	2201      	movs	r2, #1
 8003e98:	709a      	strb	r2, [r3, #2]
	else {
		delayON = false;
		Delay_clean();
	}
}
 8003e9a:	4770      	bx	lr
		delayON = false;
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	709a      	strb	r2, [r3, #2]
		Delay_clean();
 8003ea0:	f7fe ba6a 	b.w	8002378 <Delay_clean>
 8003ea4:	20003f3c 	.word	0x20003f3c

08003ea8 <Filter_Random_switch>:
	else
		autoFilterON = true;
}
/*-------------------------------------------------------*/
void Filter_Random_switch(uint8_t val) {
	if (val > 63)
 8003ea8:	283f      	cmp	r0, #63	; 0x3f
 8003eaa:	4b03      	ldr	r3, [pc, #12]	; (8003eb8 <Filter_Random_switch+0x10>)
		autoFilterON = true;
 8003eac:	bf8c      	ite	hi
 8003eae:	2201      	movhi	r2, #1
	else
		autoFilterON = false;
 8003eb0:	2200      	movls	r2, #0
 8003eb2:	70da      	strb	r2, [r3, #3]
}
 8003eb4:	4770      	bx	lr
 8003eb6:	bf00      	nop
 8003eb8:	20003f3c 	.word	0x20003f3c

08003ebc <Chorus_switch>:
		chorusON = true;
}
/*-------------------------------------------------------*/
void Chorus_switch(uint8_t val) {

	if (val > 63)
 8003ebc:	283f      	cmp	r0, #63	; 0x3f
 8003ebe:	4b03      	ldr	r3, [pc, #12]	; (8003ecc <Chorus_switch+0x10>)
		chorusON = true;
 8003ec0:	bf8c      	ite	hi
 8003ec2:	2201      	movhi	r2, #1
	else
		chorusON = false;
 8003ec4:	2200      	movls	r2, #0
 8003ec6:	711a      	strb	r2, [r3, #4]
}
 8003ec8:	4770      	bx	lr
 8003eca:	bf00      	nop
 8003ecc:	20003f3c 	.word	0x20003f3c

08003ed0 <Phaser_switch>:
/*-------------------------------------------------------*/
void Phaser_switch(uint8_t val) {

	if (val > 63)
 8003ed0:	283f      	cmp	r0, #63	; 0x3f
 8003ed2:	4b03      	ldr	r3, [pc, #12]	; (8003ee0 <Phaser_switch+0x10>)
		phaserON = true;
 8003ed4:	bf8c      	ite	hi
 8003ed6:	2201      	movhi	r2, #1
	else
		phaserON = false;
 8003ed8:	2200      	movls	r2, #0
 8003eda:	715a      	strb	r2, [r3, #5]
}
 8003edc:	4770      	bx	lr
 8003ede:	bf00      	nop
 8003ee0:	20003f3c 	.word	0x20003f3c

08003ee4 <Sound_set>:
	else
		sound = 0;
}
/*-------------------------------------------------------*/
void Sound_set(uint8_t val) {
	sound = (uint8_t) rintf((LAST_SOUND - 1) / MIDI_MAX * val);
 8003ee4:	ee07 0a90 	vmov	s15, r0
 8003ee8:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8003eec:	eddf 7a0c 	vldr	s15, [pc, #48]	; 8003f20 <Sound_set+0x3c>
void Sound_set(uint8_t val) {
 8003ef0:	b507      	push	{r0, r1, r2, lr}
	sound = (uint8_t) rintf((LAST_SOUND - 1) / MIDI_MAX * val);
 8003ef2:	ee20 0a27 	vmul.f32	s0, s0, s15
 8003ef6:	f002 fceb 	bl	80068d0 <rintf>
 8003efa:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8003efe:	4a09      	ldr	r2, [pc, #36]	; (8003f24 <Sound_set+0x40>)
 8003f00:	edcd 7a01 	vstr	s15, [sp, #4]
 8003f04:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8003f08:	7053      	strb	r3, [r2, #1]
	if (sound != ADDITIVE)
 8003f0a:	2b04      	cmp	r3, #4
 8003f0c:	d004      	beq.n	8003f18 <Sound_set+0x34>
		AdditiveGen_newWaveform();
}
 8003f0e:	b003      	add	sp, #12
 8003f10:	f85d eb04 	ldr.w	lr, [sp], #4
		AdditiveGen_newWaveform();
 8003f14:	f7ff b940 	b.w	8003198 <AdditiveGen_newWaveform>
}
 8003f18:	b003      	add	sp, #12
 8003f1a:	f85d fb04 	ldr.w	pc, [sp], #4
 8003f1e:	bf00      	nop
 8003f20:	3df1e3c8 	.word	0x3df1e3c8
 8003f24:	20003f3c 	.word	0x20003f3c

08003f28 <FM_OP1_freq_set>:
/*******************************************************************************************************************************/

void FM_OP1_freq_set(uint8_t val) {
	FM_op_freq_set(&op1, val);
 8003f28:	4601      	mov	r1, r0
 8003f2a:	4801      	ldr	r0, [pc, #4]	; (8003f30 <FM_OP1_freq_set+0x8>)
 8003f2c:	f7fe bdf0 	b.w	8002b10 <FM_op_freq_set>
 8003f30:	20003d9c 	.word	0x20003d9c

08003f34 <FM_OP1_modInd_set>:
}
/*-------------------------------------------------------*/
void FM_OP1_modInd_set(uint8_t val) {
	FM_op_modInd_set(&op1, val);
 8003f34:	4601      	mov	r1, r0
 8003f36:	4801      	ldr	r0, [pc, #4]	; (8003f3c <FM_OP1_modInd_set+0x8>)
 8003f38:	f7fe bdf8 	b.w	8002b2c <FM_op_modInd_set>
 8003f3c:	20003d9c 	.word	0x20003d9c

08003f40 <FM_OP2_freq_set>:
}

/*----------------------------------------------------------------------------------------------------------------------------*/
void FM_OP2_freq_set(uint8_t val) {
 8003f40:	b508      	push	{r3, lr}
	//FM_op_freq_set(&op2, val);
	op2.mul = Lin2Exp(val, 0.2f, 32.f); // the freq of op2 is a multiple of the main pitch freq (op1)
 8003f42:	eddf 0a05 	vldr	s1, [pc, #20]	; 8003f58 <FM_OP2_freq_set+0x18>
 8003f46:	ed9f 0a05 	vldr	s0, [pc, #20]	; 8003f5c <FM_OP2_freq_set+0x1c>
 8003f4a:	f7fe fd43 	bl	80029d4 <Lin2Exp>
 8003f4e:	4b04      	ldr	r3, [pc, #16]	; (8003f60 <FM_OP2_freq_set+0x20>)
 8003f50:	ed83 0a06 	vstr	s0, [r3, #24]
	//op2.mul = roundf(32 * val/MIDI_MAX);
}
 8003f54:	bd08      	pop	{r3, pc}
 8003f56:	bf00      	nop
 8003f58:	42000000 	.word	0x42000000
 8003f5c:	3e4ccccd 	.word	0x3e4ccccd
 8003f60:	20003d7c 	.word	0x20003d7c

08003f64 <FM_OP2_modInd_set>:
		op2.mul *= 0.99f;
	}
}
/*-------------------------------------------------------*/
void FM_OP2_modInd_set(uint8_t val) {
	FM_op_modInd_set(&op2, val);
 8003f64:	4601      	mov	r1, r0
 8003f66:	4801      	ldr	r0, [pc, #4]	; (8003f6c <FM_OP2_modInd_set+0x8>)
 8003f68:	f7fe bde0 	b.w	8002b2c <FM_op_modInd_set>
 8003f6c:	20003d7c 	.word	0x20003d7c

08003f70 <FM_OP3_freq_set>:
}

/*------------------------------------------------------------------------------------------------------------------------------*/
void FM_OP3_freq_set(uint8_t val) {
 8003f70:	b508      	push	{r3, lr}
	op3.mul = Lin2Exp(val, 0.2f, 32.f); // the freq of op3 is a multiple of the main pitch freq (op1)
 8003f72:	eddf 0a05 	vldr	s1, [pc, #20]	; 8003f88 <FM_OP3_freq_set+0x18>
 8003f76:	ed9f 0a05 	vldr	s0, [pc, #20]	; 8003f8c <FM_OP3_freq_set+0x1c>
 8003f7a:	f7fe fd2b 	bl	80029d4 <Lin2Exp>
 8003f7e:	4b04      	ldr	r3, [pc, #16]	; (8003f90 <FM_OP3_freq_set+0x20>)
 8003f80:	ed83 0a06 	vstr	s0, [r3, #24]
}
 8003f84:	bd08      	pop	{r3, pc}
 8003f86:	bf00      	nop
 8003f88:	42000000 	.word	0x42000000
 8003f8c:	3e4ccccd 	.word	0x3e4ccccd
 8003f90:	20003d5c 	.word	0x20003d5c

08003f94 <FM_OP3_modInd_set>:
/*-------------------------------------------------------*/
void FM_OP3_modInd_set(uint8_t val) {
	FM_op_modInd_set(&op3, val);
 8003f94:	4601      	mov	r1, r0
 8003f96:	4801      	ldr	r0, [pc, #4]	; (8003f9c <FM_OP3_modInd_set+0x8>)
 8003f98:	f7fe bdc8 	b.w	8002b2c <FM_op_modInd_set>
 8003f9c:	20003d5c 	.word	0x20003d5c

08003fa0 <FM_OP4_freq_set>:
		op3.mul *= 0.99f;
	}
}

/*--------------------------------------------------------------------------------------------------------------------------*/
void FM_OP4_freq_set(uint8_t val) {
 8003fa0:	b508      	push	{r3, lr}
	op4.mul = Lin2Exp(val, 0.2f, 32.f); // the freq of op4 is a multiple of the main pitch freq (op1)
 8003fa2:	eddf 0a05 	vldr	s1, [pc, #20]	; 8003fb8 <FM_OP4_freq_set+0x18>
 8003fa6:	ed9f 0a05 	vldr	s0, [pc, #20]	; 8003fbc <FM_OP4_freq_set+0x1c>
 8003faa:	f7fe fd13 	bl	80029d4 <Lin2Exp>
 8003fae:	4b04      	ldr	r3, [pc, #16]	; (8003fc0 <FM_OP4_freq_set+0x20>)
 8003fb0:	ed83 0a06 	vstr	s0, [r3, #24]
}
 8003fb4:	bd08      	pop	{r3, pc}
 8003fb6:	bf00      	nop
 8003fb8:	42000000 	.word	0x42000000
 8003fbc:	3e4ccccd 	.word	0x3e4ccccd
 8003fc0:	20003d3c 	.word	0x20003d3c

08003fc4 <FM_OP4_modInd_set>:
/*-------------------------------------------------------*/
void FM_OP4_modInd_set(uint8_t val) {
	FM_op_modInd_set(&op4, val);
 8003fc4:	4601      	mov	r1, r0
 8003fc6:	4801      	ldr	r0, [pc, #4]	; (8003fcc <FM_OP4_modInd_set+0x8>)
 8003fc8:	f7fe bdb0 	b.w	8002b2c <FM_op_modInd_set>
 8003fcc:	20003d3c 	.word	0x20003d3c

08003fd0 <Synth_Init>:
	}
}

/*===============================================================================================================*/

void Synth_Init(void) {
 8003fd0:	b508      	push	{r3, lr}

	vol = env = 1;
 8003fd2:	4b38      	ldr	r3, [pc, #224]	; (80040b4 <Synth_Init+0xe4>)
 8003fd4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
void Synth_Init(void) {
 8003fd8:	ed2d 8b02 	vpush	{d8}
	vol = env = 1;
 8003fdc:	609a      	str	r2, [r3, #8]
	sound = WT_SINE;
 8003fde:	2203      	movs	r2, #3
 8003fe0:	705a      	strb	r2, [r3, #1]
	autoFilterON = false;
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	70da      	strb	r2, [r3, #3]
	autoSound = 0;
 8003fe6:	701a      	strb	r2, [r3, #0]
	chorusON = false;
 8003fe8:	711a      	strb	r2, [r3, #4]
	delayON = false;
 8003fea:	709a      	strb	r2, [r3, #2]
	phaserON = true;
 8003fec:	2201      	movs	r2, #1
 8003fee:	715a      	strb	r2, [r3, #5]

	Delay_init();
 8003ff0:	f7fe f9ac 	bl	800234c <Delay_init>
	drifter_init();
 8003ff4:	f7fe fb3e 	bl	8002674 <drifter_init>
//	pitchGen_init();
	sequencer_init();
 8003ff8:	f7ff fe74 	bl	8003ce4 <sequencer_init>
	ADSR_init(&adsr);
 8003ffc:	482e      	ldr	r0, [pc, #184]	; (80040b8 <Synth_Init+0xe8>)
	Chorus_init();
	PhaserInit();
	SVF_init();
	filterFreq = 0.25f;
	filterFreq2 = 0.25f;
	osc_init(&op1, 0.8f, 587.f);
 8003ffe:	eddf 8a2f 	vldr	s17, [pc, #188]	; 80040bc <Synth_Init+0xec>
 8004002:	ed9f 8a2f 	vldr	s16, [pc, #188]	; 80040c0 <Synth_Init+0xf0>
	ADSR_init(&adsr);
 8004006:	f7fd f8ab 	bl	8001160 <ADSR_init>
	Chorus_init();
 800400a:	f7fd ff9b 	bl	8001f44 <Chorus_init>
	PhaserInit();
 800400e:	f7ff fa61 	bl	80034d4 <PhaserInit>
	SVF_init();
 8004012:	f7ff fbe7 	bl	80037e4 <SVF_init>
	filterFreq = 0.25f;
 8004016:	4a2b      	ldr	r2, [pc, #172]	; (80040c4 <Synth_Init+0xf4>)
	osc_init(&op1, 0.8f, 587.f);
 8004018:	482b      	ldr	r0, [pc, #172]	; (80040c8 <Synth_Init+0xf8>)
	filterFreq = 0.25f;
 800401a:	f04f 537a 	mov.w	r3, #1048576000	; 0x3e800000
 800401e:	6013      	str	r3, [r2, #0]
	filterFreq2 = 0.25f;
 8004020:	4a2a      	ldr	r2, [pc, #168]	; (80040cc <Synth_Init+0xfc>)
	osc_init(&op1, 0.8f, 587.f);
 8004022:	eef0 0a68 	vmov.f32	s1, s17
 8004026:	eeb0 0a48 	vmov.f32	s0, s16
	filterFreq2 = 0.25f;
 800402a:	6013      	str	r3, [r2, #0]
	osc_init(&op1, 0.8f, 587.f);
 800402c:	f7fe fd51 	bl	8002ad2 <osc_init>
	osc_init(&op2, 0.8f, 587.f);
 8004030:	eef0 0a68 	vmov.f32	s1, s17
 8004034:	eeb0 0a48 	vmov.f32	s0, s16
 8004038:	4825      	ldr	r0, [pc, #148]	; (80040d0 <Synth_Init+0x100>)
 800403a:	f7fe fd4a 	bl	8002ad2 <osc_init>
	osc_init(&op3, 0.8f, 587.f);
 800403e:	eef0 0a68 	vmov.f32	s1, s17
 8004042:	eeb0 0a48 	vmov.f32	s0, s16
 8004046:	4823      	ldr	r0, [pc, #140]	; (80040d4 <Synth_Init+0x104>)
 8004048:	f7fe fd43 	bl	8002ad2 <osc_init>
	osc_init(&op4, 0.8f, 587.f);
 800404c:	eeb0 0a48 	vmov.f32	s0, s16
	osc_init(&vibr_lfo, 0, VIBRATO_FREQ);
 8004050:	ed9f 8a21 	vldr	s16, [pc, #132]	; 80040d8 <Synth_Init+0x108>
	osc_init(&op4, 0.8f, 587.f);
 8004054:	4821      	ldr	r0, [pc, #132]	; (80040dc <Synth_Init+0x10c>)
 8004056:	eef0 0a68 	vmov.f32	s1, s17
 800405a:	f7fe fd3a 	bl	8002ad2 <osc_init>
	osc_init(&vibr_lfo, 0, VIBRATO_FREQ);
 800405e:	eeb0 0a48 	vmov.f32	s0, s16
 8004062:	eef1 0a06 	vmov.f32	s1, #22	; 0x40b00000  5.5
 8004066:	481e      	ldr	r0, [pc, #120]	; (80040e0 <Synth_Init+0x110>)
 8004068:	f7fe fd33 	bl	8002ad2 <osc_init>
	osc_init(&filt_lfo, 0, 0);
 800406c:	eef0 0a48 	vmov.f32	s1, s16
 8004070:	eeb0 0a48 	vmov.f32	s0, s16
 8004074:	481b      	ldr	r0, [pc, #108]	; (80040e4 <Synth_Init+0x114>)
 8004076:	f7fe fd2c 	bl	8002ad2 <osc_init>
	osc_init(&filt2_lfo, 0, 0);
 800407a:	eef0 0a48 	vmov.f32	s1, s16
 800407e:	eeb0 0a48 	vmov.f32	s0, s16
 8004082:	4819      	ldr	r0, [pc, #100]	; (80040e8 <Synth_Init+0x118>)
 8004084:	f7fe fd25 	bl	8002ad2 <osc_init>
	osc_init(&amp_lfo, 0, 0);
 8004088:	eef0 0a48 	vmov.f32	s1, s16
 800408c:	eeb0 0a48 	vmov.f32	s0, s16
 8004090:	4816      	ldr	r0, [pc, #88]	; (80040ec <Synth_Init+0x11c>)
 8004092:	f7fe fd1e 	bl	8002ad2 <osc_init>
	AdditiveGen_newWaveform();
 8004096:	f7ff f87f 	bl	8003198 <AdditiveGen_newWaveform>
	VCO_blepsaw_Init(&mbSawOsc);
 800409a:	4815      	ldr	r0, [pc, #84]	; (80040f0 <Synth_Init+0x120>)
 800409c:	f7fd f9ce 	bl	800143c <VCO_blepsaw_Init>
	VCO_bleprect_Init(&mbRectOsc);
 80040a0:	4814      	ldr	r0, [pc, #80]	; (80040f4 <Synth_Init+0x124>)
 80040a2:	f7fd fabf 	bl	8001624 <VCO_bleprect_Init>
	VCO_bleptri_Init(&mbTriOsc);
}
 80040a6:	ecbd 8b02 	vpop	{d8}
	VCO_bleptri_Init(&mbTriOsc);
 80040aa:	4813      	ldr	r0, [pc, #76]	; (80040f8 <Synth_Init+0x128>)
}
 80040ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	VCO_bleptri_Init(&mbTriOsc);
 80040b0:	f7fd bcae 	b.w	8001a10 <VCO_bleptri_Init>
 80040b4:	20003f3c 	.word	0x20003f3c
 80040b8:	20000080 	.word	0x20000080
 80040bc:	4412c000 	.word	0x4412c000
 80040c0:	3f4ccccd 	.word	0x3f4ccccd
 80040c4:	20013bd0 	.word	0x20013bd0
 80040c8:	20003d9c 	.word	0x20003d9c
 80040cc:	20013bd4 	.word	0x20013bd4
 80040d0:	20003d7c 	.word	0x20003d7c
 80040d4:	20003d5c 	.word	0x20003d5c
 80040d8:	00000000 	.word	0x00000000
 80040dc:	20003d3c 	.word	0x20003d3c
 80040e0:	20003e74 	.word	0x20003e74
 80040e4:	20003e54 	.word	0x20003e54
 80040e8:	20003e34 	.word	0x20003e34
 80040ec:	20003e14 	.word	0x20003e14
 80040f0:	20000b5c 	.word	0x20000b5c
 80040f4:	20000600 	.word	0x20000600
 80040f8:	200000a8 	.word	0x200000a8

080040fc <sequencer_newStep_action>:
/*---------------------------------------------------------------------------------------*/

void sequencer_newStep_action(void) // User callback function called by sequencer_process()
{
 80040fc:	b538      	push	{r3, r4, r5, lr}
	if ((noteGen.automaticON || noteGen.chRequested)) {
 80040fe:	4d45      	ldr	r5, [pc, #276]	; (8004214 <sequencer_newStep_action+0x118>)
 8004100:	7bab      	ldrb	r3, [r5, #14]
 8004102:	b90b      	cbnz	r3, 8004108 <sequencer_newStep_action+0xc>
 8004104:	7c2b      	ldrb	r3, [r5, #16]
 8004106:	b12b      	cbz	r3, 8004114 <sequencer_newStep_action+0x18>
		seq_sequence_new();
 8004108:	f7ff fd8e 	bl	8003c28 <seq_sequence_new>
		noteGen.chRequested = false;
 800410c:	2300      	movs	r3, #0
 800410e:	742b      	strb	r3, [r5, #16]
		AdditiveGen_newWaveform();
 8004110:	f7ff f842 	bl	8003198 <AdditiveGen_newWaveform>
	}

	if ((noteGen.someNotesMuted) && (rintf(frand_a_b(0.4f, 1)) == 0))
 8004114:	7c6b      	ldrb	r3, [r5, #17]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d040      	beq.n	800419c <sequencer_newStep_action+0xa0>
 800411a:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 800411e:	ed9f 0a3e 	vldr	s0, [pc, #248]	; 8004218 <sequencer_newStep_action+0x11c>
 8004122:	f7ff fac9 	bl	80036b8 <frand_a_b>
 8004126:	f002 fbd3 	bl	80068d0 <rintf>
 800412a:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800412e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004132:	d133      	bne.n	800419c <sequencer_newStep_action+0xa0>
		ADSR_keyOff(&adsr);
 8004134:	4839      	ldr	r0, [pc, #228]	; (800421c <sequencer_newStep_action+0x120>)
 8004136:	f7fd f830 	bl	800119a <ADSR_keyOff>
	else
		ADSR_keyOn(&adsr);

	if (autoFilterON)
 800413a:	4c39      	ldr	r4, [pc, #228]	; (8004220 <sequencer_newStep_action+0x124>)
 800413c:	78e3      	ldrb	r3, [r4, #3]
 800413e:	b193      	cbz	r3, 8004166 <sequencer_newStep_action+0x6a>
		SVF_directSetFilterValue(&SVFilter,
		Ts * 600.f * powf(5000.f / 600.f, frand_a_b(0, 1)));
 8004140:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8004144:	ed9f 0a37 	vldr	s0, [pc, #220]	; 8004224 <sequencer_newStep_action+0x128>
 8004148:	f7ff fab6 	bl	80036b8 <frand_a_b>
 800414c:	eef0 0a40 	vmov.f32	s1, s0
 8004150:	ed9f 0a35 	vldr	s0, [pc, #212]	; 8004228 <sequencer_newStep_action+0x12c>
 8004154:	f002 fc58 	bl	8006a08 <powf>
		SVF_directSetFilterValue(&SVFilter,
 8004158:	eddf 7a34 	vldr	s15, [pc, #208]	; 800422c <sequencer_newStep_action+0x130>
 800415c:	4834      	ldr	r0, [pc, #208]	; (8004230 <sequencer_newStep_action+0x134>)
 800415e:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004162:	f7ff faf5 	bl	8003750 <SVF_directSetFilterValue>

	if (noteGen.transpose != 0) {
 8004166:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
 800416a:	b123      	cbz	r3, 8004176 <sequencer_newStep_action+0x7a>
		noteGen.rootNote += noteGen.transpose;
 800416c:	896a      	ldrh	r2, [r5, #10]
 800416e:	4413      	add	r3, r2
 8004170:	816b      	strh	r3, [r5, #10]
		seq_transpose();
 8004172:	f7ff fd99 	bl	8003ca8 <seq_transpose>
	}

	if (autoSound == 1) {
 8004176:	f994 3000 	ldrsb.w	r3, [r4]
 800417a:	2b01      	cmp	r3, #1
 800417c:	d114      	bne.n	80041a8 <sequencer_newStep_action+0xac>
		switch (rand() % 4) // 4 random timbers
 800417e:	f002 fa7d 	bl	800667c <rand>
 8004182:	4243      	negs	r3, r0
 8004184:	f003 0303 	and.w	r3, r3, #3
 8004188:	f000 0003 	and.w	r0, r0, #3
 800418c:	bf58      	it	pl
 800418e:	4258      	negpl	r0, r3
 8004190:	2803      	cmp	r0, #3
 8004192:	d809      	bhi.n	80041a8 <sequencer_newStep_action+0xac>
 8004194:	e8df f000 	tbb	[pc, r0]
 8004198:	3b393506 	.word	0x3b393506
		ADSR_keyOn(&adsr);
 800419c:	481f      	ldr	r0, [pc, #124]	; (800421c <sequencer_newStep_action+0x120>)
 800419e:	f7fc fff3 	bl	8001188 <ADSR_keyOn>
 80041a2:	e7ca      	b.n	800413a <sequencer_newStep_action+0x3e>
		{
		case 0:
			sound = CHORD15;
 80041a4:	2309      	movs	r3, #9
			break;
		case 2:
			sound = CHORD13min5;
			break;
		case 3:
			sound = VOICES3;
 80041a6:	7063      	strb	r3, [r4, #1]
			break;
		}
	}
	if (autoSound == 2) {
 80041a8:	f994 3000 	ldrsb.w	r3, [r4]
 80041ac:	2b02      	cmp	r3, #2
 80041ae:	d115      	bne.n	80041dc <sequencer_newStep_action+0xe0>
		sound = rand() % LAST_SOUND;
 80041b0:	f002 fa64 	bl	800667c <rand>
 80041b4:	4243      	negs	r3, r0
 80041b6:	f003 030f 	and.w	r3, r3, #15
 80041ba:	f000 000f 	and.w	r0, r0, #15
 80041be:	bf58      	it	pl
 80041c0:	4258      	negpl	r0, r3
 80041c2:	b2c0      	uxtb	r0, r0
		if ((sound == CHORD13min5) || (sound == CHORD135))
 80041c4:	f1a0 030a 	sub.w	r3, r0, #10
 80041c8:	2b01      	cmp	r3, #1
			sound = VOICES3;
 80041ca:	bf96      	itet	ls
 80041cc:	230c      	movls	r3, #12
		sound = rand() % LAST_SOUND;
 80041ce:	7060      	strbhi	r0, [r4, #1]
			sound = VOICES3;
 80041d0:	7063      	strbls	r3, [r4, #1]
		if (sound == ADDITIVE)
 80041d2:	7863      	ldrb	r3, [r4, #1]
 80041d4:	2b04      	cmp	r3, #4
 80041d6:	d101      	bne.n	80041dc <sequencer_newStep_action+0xe0>
			AdditiveGen_newWaveform();
 80041d8:	f7fe ffde 	bl	8003198 <AdditiveGen_newWaveform>
	}

	f0 = notesFreq[seq.track1.note[seq.step_idx]]; // Main "melody" frequency
 80041dc:	4b15      	ldr	r3, [pc, #84]	; (8004234 <sequencer_newStep_action+0x138>)
	vol = frand_a_b(0.4f, .8f); // slightly random volume for each note
 80041de:	eddf 0a16 	vldr	s1, [pc, #88]	; 8004238 <sequencer_newStep_action+0x13c>
	f0 = notesFreq[seq.track1.note[seq.step_idx]]; // Main "melody" frequency
 80041e2:	f9b3 204c 	ldrsh.w	r2, [r3, #76]	; 0x4c
	vol = frand_a_b(0.4f, .8f); // slightly random volume for each note
 80041e6:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8004218 <sequencer_newStep_action+0x11c>
	f0 = notesFreq[seq.track1.note[seq.step_idx]]; // Main "melody" frequency
 80041ea:	f933 2012 	ldrsh.w	r2, [r3, r2, lsl #1]
 80041ee:	4b13      	ldr	r3, [pc, #76]	; (800423c <sequencer_newStep_action+0x140>)
 80041f0:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	60e3      	str	r3, [r4, #12]
	vol = frand_a_b(0.4f, .8f); // slightly random volume for each note
 80041f8:	f7ff fa5e 	bl	80036b8 <frand_a_b>
 80041fc:	ed84 0a02 	vstr	s0, [r4, #8]
}
 8004200:	bd38      	pop	{r3, r4, r5, pc}
			AdditiveGen_newWaveform();
 8004202:	f7fe ffc9 	bl	8003198 <AdditiveGen_newWaveform>
			sound = ADDITIVE;
 8004206:	2304      	movs	r3, #4
 8004208:	e7cd      	b.n	80041a6 <sequencer_newStep_action+0xaa>
			sound = CHORD13min5;
 800420a:	230b      	movs	r3, #11
 800420c:	e7cb      	b.n	80041a6 <sequencer_newStep_action+0xaa>
			sound = VOICES3;
 800420e:	230c      	movs	r3, #12
 8004210:	e7c9      	b.n	80041a6 <sequencer_newStep_action+0xaa>
 8004212:	bf00      	nop
 8004214:	20003f28 	.word	0x20003f28
 8004218:	3ecccccd 	.word	0x3ecccccd
 800421c:	20000080 	.word	0x20000080
 8004220:	20003f3c 	.word	0x20003f3c
 8004224:	00000000 	.word	0x00000000
 8004228:	41055555 	.word	0x41055555
 800422c:	3c5ee95c 	.word	0x3c5ee95c
 8004230:	20003e94 	.word	0x20003e94
 8004234:	20003ed4 	.word	0x20003ed4
 8004238:	3f4ccccd 	.word	0x3f4ccccd
 800423c:	08015384 	.word	0x08015384

08004240 <sequencer_newSequence_action>:
/*---------------------------------------------------------------------------------------*/

void sequencer_newSequence_action(void) // User callback function called by sequencer_process()
{
 8004240:	b508      	push	{r3, lr}
	/* A new sequence begins ... */
	if ((demoMode == true) && (freeze == false)) {
 8004242:	4b07      	ldr	r3, [pc, #28]	; (8004260 <sequencer_newSequence_action+0x20>)
 8004244:	781b      	ldrb	r3, [r3, #0]
 8004246:	b153      	cbz	r3, 800425e <sequencer_newSequence_action+0x1e>
 8004248:	4b06      	ldr	r3, [pc, #24]	; (8004264 <sequencer_newSequence_action+0x24>)
 800424a:	781b      	ldrb	r3, [r3, #0]
 800424c:	b93b      	cbnz	r3, 800425e <sequencer_newSequence_action+0x1e>
		MagicPatch(MIDI_MAXi);
 800424e:	207f      	movs	r0, #127	; 0x7f
 8004250:	f7fc fea6 	bl	8000fa0 <MagicPatch>
		MagicFX(MIDI_MAXi);
 8004254:	207f      	movs	r0, #127	; 0x7f
	}
}
 8004256:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		MagicFX(MIDI_MAXi);
 800425a:	f7fc be5d 	b.w	8000f18 <MagicFX>
}
 800425e:	bd08      	pop	{r3, pc}
 8004260:	200129e4 	.word	0x200129e4
 8004264:	200129e5 	.word	0x200129e5

08004268 <make_sound>:
/*===============================================================================================================*/

void make_sound(uint16_t *buf, uint16_t length) // To be used with the Sequencer
{
 8004268:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800426c:	ed2d 8b04 	vpush	{d8-d9}
 8004270:	1d06      	adds	r6, r0, #4

	for (pos = 0; pos < length; pos++) {
		/*--- Sequencer actions and update ---*/
		//sequencer_process(); //computes f0 and calls sequencer_newStep_action() and sequencer_newSequence_action()
		// GRA
		if (sequencerIsOn == true) {
 8004272:	f8df 820c 	ldr.w	r8, [pc, #524]	; 8004480 <make_sound+0x218>
 8004276:	4c72      	ldr	r4, [pc, #456]	; (8004440 <make_sound+0x1d8>)
 8004278:	eb00 0081 	add.w	r0, r0, r1, lsl #2
{
 800427c:	b082      	sub	sp, #8
 800427e:	1d05      	adds	r5, r0, #4
	for (pos = 0; pos < length; pos++) {
 8004280:	42ae      	cmp	r6, r5
 8004282:	d104      	bne.n	800428e <make_sound+0x26>

		*outp++ = valueL; // left channel sample
		*outp++ = valueR; // right channel sample
	}

}
 8004284:	b002      	add	sp, #8
 8004286:	ecbd 8b04 	vpop	{d8-d9}
 800428a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (sequencerIsOn == true) {
 800428e:	f898 3000 	ldrb.w	r3, [r8]
 8004292:	2b00      	cmp	r3, #0
 8004294:	f000 80b3 	beq.w	80043fe <make_sound+0x196>
			sequencer_process(); //computes f0 and calls sequencer_newStep_action() and sequencer_newSequence_action()
 8004298:	f7ff fd52 	bl	8003d40 <sequencer_process>
		f1 = f0 * (1 + Osc_WT_SINE_SampleCompute(&vibr_lfo));
 800429c:	4869      	ldr	r0, [pc, #420]	; (8004444 <make_sound+0x1dc>)
		env = ADSR_computeSample(&adsr)
 800429e:	4f6a      	ldr	r7, [pc, #424]	; (8004448 <make_sound+0x1e0>)
		f1 = f0 * (1 + Osc_WT_SINE_SampleCompute(&vibr_lfo));
 80042a0:	f7fe fc86 	bl	8002bb0 <Osc_WT_SINE_SampleCompute>
 80042a4:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 80042a8:	edd4 7a03 	vldr	s15, [r4, #12]
		y = waveCompute(sound, f1);
 80042ac:	7860      	ldrb	r0, [r4, #1]
		f1 = f0 * (1 + Osc_WT_SINE_SampleCompute(&vibr_lfo));
 80042ae:	ee30 0a28 	vadd.f32	s0, s0, s17
		y = waveCompute(sound, f1);
 80042b2:	ee20 0a27 	vmul.f32	s0, s0, s15
 80042b6:	f7ff f80f 	bl	80032d8 <waveCompute>
		env = ADSR_computeSample(&adsr)
 80042ba:	4638      	mov	r0, r7
		y = waveCompute(sound, f1);
 80042bc:	eeb0 8a40 	vmov.f32	s16, s0
		env = ADSR_computeSample(&adsr)
 80042c0:	f7fc fffa 	bl	80012b8 <ADSR_computeSample>
				* (1 + Osc_WT_SINE_SampleCompute(&amp_lfo));
 80042c4:	4861      	ldr	r0, [pc, #388]	; (800444c <make_sound+0x1e4>)
		env = ADSR_computeSample(&adsr)
 80042c6:	eef0 9a40 	vmov.f32	s19, s0
				* (1 + Osc_WT_SINE_SampleCompute(&amp_lfo));
 80042ca:	f7fe fc71 	bl	8002bb0 <Osc_WT_SINE_SampleCompute>
 80042ce:	ee30 9a28 	vadd.f32	s18, s0, s17
		y *= vol * env; // apply volume and envelop
 80042d2:	ed94 0a02 	vldr	s0, [r4, #8]
		if (sequencerIsOn == true) {
 80042d6:	f898 3000 	ldrb.w	r3, [r8]
				* (1 + Osc_WT_SINE_SampleCompute(&amp_lfo));
 80042da:	ee29 9a29 	vmul.f32	s18, s18, s19
		y *= vol * env; // apply volume and envelop
 80042de:	ee29 9a00 	vmul.f32	s18, s18, s0
 80042e2:	ee29 9a08 	vmul.f32	s18, s18, s16
		if (sequencerIsOn == true) {
 80042e6:	b13b      	cbz	r3, 80042f8 <make_sound+0x90>
			if (adsr.cnt_ >= seq.gateTime)
 80042e8:	4b59      	ldr	r3, [pc, #356]	; (8004450 <make_sound+0x1e8>)
 80042ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042ee:	429a      	cmp	r2, r3
 80042f0:	d302      	bcc.n	80042f8 <make_sound+0x90>
				ADSR_keyOff(&adsr);
 80042f2:	4638      	mov	r0, r7
 80042f4:	f7fc ff51 	bl	800119a <ADSR_keyOff>
		if ((!autoFilterON) && (filt_lfo.amp != 0))
 80042f8:	78e3      	ldrb	r3, [r4, #3]
 80042fa:	b99b      	cbnz	r3, 8004324 <make_sound+0xbc>
 80042fc:	4855      	ldr	r0, [pc, #340]	; (8004454 <make_sound+0x1ec>)
 80042fe:	edd0 7a00 	vldr	s15, [r0]
 8004302:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004306:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800430a:	d00b      	beq.n	8004324 <make_sound+0xbc>
					filterFreq * (1 + OpSampleCompute7bis(&filt_lfo)));
 800430c:	f7fe fd1c 	bl	8002d48 <OpSampleCompute7bis>
			SVF_directSetFilterValue(&SVFilter,
 8004310:	4b51      	ldr	r3, [pc, #324]	; (8004458 <make_sound+0x1f0>)
 8004312:	4852      	ldr	r0, [pc, #328]	; (800445c <make_sound+0x1f4>)
 8004314:	edd3 7a00 	vldr	s15, [r3]
					filterFreq * (1 + OpSampleCompute7bis(&filt_lfo)));
 8004318:	ee30 0a28 	vadd.f32	s0, s0, s17
			SVF_directSetFilterValue(&SVFilter,
 800431c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004320:	f7ff fa16 	bl	8003750 <SVF_directSetFilterValue>
		if (filt2_lfo.amp != 0)
 8004324:	484e      	ldr	r0, [pc, #312]	; (8004460 <make_sound+0x1f8>)
 8004326:	edd0 7a00 	vldr	s15, [r0]
 800432a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800432e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004332:	d00b      	beq.n	800434c <make_sound+0xe4>
					filterFreq2 * (1 + OpSampleCompute7bis(&filt2_lfo)));
 8004334:	f7fe fd08 	bl	8002d48 <OpSampleCompute7bis>
			SVF_directSetFilterValue(&SVFilter2,
 8004338:	4b4a      	ldr	r3, [pc, #296]	; (8004464 <make_sound+0x1fc>)
 800433a:	484b      	ldr	r0, [pc, #300]	; (8004468 <make_sound+0x200>)
 800433c:	edd3 7a00 	vldr	s15, [r3]
					filterFreq2 * (1 + OpSampleCompute7bis(&filt2_lfo)));
 8004340:	ee30 0a28 	vadd.f32	s0, s0, s17
			SVF_directSetFilterValue(&SVFilter2,
 8004344:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004348:	f7ff fa02 	bl	8003750 <SVF_directSetFilterValue>
						* (SVF_calcSample(&SVFilter, y)
 800434c:	4843      	ldr	r0, [pc, #268]	; (800445c <make_sound+0x1f4>)
 800434e:	eeb0 0a49 	vmov.f32	s0, s18
 8004352:	f7ff fae7 	bl	8003924 <SVF_calcSample>
								+ SVF_calcSample(&SVFilter2, y)); // Two filters in parallel
 8004356:	4844      	ldr	r0, [pc, #272]	; (8004468 <make_sound+0x200>)
						* (SVF_calcSample(&SVFilter, y)
 8004358:	eeb0 8a40 	vmov.f32	s16, s0
								+ SVF_calcSample(&SVFilter2, y)); // Two filters in parallel
 800435c:	eeb0 0a49 	vmov.f32	s0, s18
 8004360:	f7ff fae0 	bl	8003924 <SVF_calcSample>
		if (delayON)
 8004364:	78a3      	ldrb	r3, [r4, #2]
								+ SVF_calcSample(&SVFilter2, y)); // Two filters in parallel
 8004366:	ee38 0a00 	vadd.f32	s0, s16, s0
		y =
 800436a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800436e:	ee20 0a27 	vmul.f32	s0, s0, s15
		if (delayON)
 8004372:	b10b      	cbz	r3, 8004378 <make_sound+0x110>
			y = Delay_compute(y);
 8004374:	f7fe f856 	bl	8002424 <Delay_compute>
		if (phaserON)
 8004378:	7963      	ldrb	r3, [r4, #5]
 800437a:	b10b      	cbz	r3, 8004380 <make_sound+0x118>
			y = Phaser_compute(y);
 800437c:	f7ff f914 	bl	80035a8 <Phaser_compute>
		if (chorusON)
 8004380:	7923      	ldrb	r3, [r4, #4]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d051      	beq.n	800442a <make_sound+0x1c2>
			stereoChorus_compute(&yL, &yR, y);
 8004386:	a901      	add	r1, sp, #4
 8004388:	4668      	mov	r0, sp
 800438a:	f7fd ffbf 	bl	800230c <stereoChorus_compute>
		yL = (yL > 1.0f) ? 1.0f : yL; //clip too loud left samples
 800438e:	ed9d 7a00 	vldr	s14, [sp]
 8004392:	eeb4 7ae8 	vcmpe.f32	s14, s17
 8004396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800439a:	dc4b      	bgt.n	8004434 <make_sound+0x1cc>
		yL = (yL < -1.0f) ? -1.0f : yL;
 800439c:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 80043a0:	eeb4 7a67 	vcmp.f32	s14, s15
 80043a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043a8:	bf48      	it	mi
 80043aa:	eeb0 7a67 	vmovmi.f32	s14, s15
		yR = (yR > 1.0f) ? 1.0f : yR; //clip too loud right samples
 80043ae:	eddd 7a01 	vldr	s15, [sp, #4]
		yL = (yL < -1.0f) ? -1.0f : yL;
 80043b2:	ed8d 7a00 	vstr	s14, [sp]
		yR = (yR > 1.0f) ? 1.0f : yR; //clip too loud right samples
 80043b6:	eef4 7ae8 	vcmpe.f32	s15, s17
 80043ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043be:	dc3c      	bgt.n	800443a <make_sound+0x1d2>
		yR = (yR < -1.0f) ? -1.0f : yR;
 80043c0:	eeff 6a00 	vmov.f32	s13, #240	; 0xbf800000 -1.0
 80043c4:	eef4 7a66 	vcmp.f32	s15, s13
 80043c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043cc:	bf48      	it	mi
 80043ce:	eef0 7a66 	vmovmi.f32	s15, s13
		valueL = (uint16_t) ((int16_t) ((32767.0f) * yL)); // conversion float -> int
 80043d2:	eddf 6a26 	vldr	s13, [pc, #152]	; 800446c <make_sound+0x204>
		yR = (yR < -1.0f) ? -1.0f : yR;
 80043d6:	edcd 7a01 	vstr	s15, [sp, #4]
		valueL = (uint16_t) ((int16_t) ((32767.0f) * yL)); // conversion float -> int
 80043da:	ee27 7a26 	vmul.f32	s14, s14, s13
		valueR = (uint16_t) ((int16_t) ((32767.0f) * yR));
 80043de:	ee67 7aa6 	vmul.f32	s15, s15, s13
		valueL = (uint16_t) ((int16_t) ((32767.0f) * yL)); // conversion float -> int
 80043e2:	eebd 7ac7 	vcvt.s32.f32	s14, s14
		valueR = (uint16_t) ((int16_t) ((32767.0f) * yR));
 80043e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
		valueL = (uint16_t) ((int16_t) ((32767.0f) * yL)); // conversion float -> int
 80043ea:	ee17 3a10 	vmov	r3, s14
 80043ee:	f826 3c04 	strh.w	r3, [r6, #-4]
		valueR = (uint16_t) ((int16_t) ((32767.0f) * yR));
 80043f2:	ee17 3a90 	vmov	r3, s15
 80043f6:	3604      	adds	r6, #4
 80043f8:	f826 3c06 	strh.w	r3, [r6, #-6]
 80043fc:	e740      	b.n	8004280 <make_sound+0x18>
			f0 = notesFreq[currentNote];
 80043fe:	4b1c      	ldr	r3, [pc, #112]	; (8004470 <make_sound+0x208>)
			vol = (float) velocity / 127.0f;
 8004400:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8004474 <make_sound+0x20c>
			f0 = notesFreq[currentNote];
 8004404:	f993 2000 	ldrsb.w	r2, [r3]
 8004408:	4b1b      	ldr	r3, [pc, #108]	; (8004478 <make_sound+0x210>)
 800440a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	60e3      	str	r3, [r4, #12]
			vol = (float) velocity / 127.0f;
 8004412:	4b1a      	ldr	r3, [pc, #104]	; (800447c <make_sound+0x214>)
 8004414:	f993 3000 	ldrsb.w	r3, [r3]
 8004418:	ee07 3a90 	vmov	s15, r3
 800441c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004420:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004424:	ed84 7a02 	vstr	s14, [r4, #8]
 8004428:	e738      	b.n	800429c <make_sound+0x34>
			yL = yR = y;
 800442a:	ed8d 0a01 	vstr	s0, [sp, #4]
 800442e:	ed8d 0a00 	vstr	s0, [sp]
 8004432:	e7ac      	b.n	800438e <make_sound+0x126>
		yL = (yL > 1.0f) ? 1.0f : yL; //clip too loud left samples
 8004434:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004438:	e7b9      	b.n	80043ae <make_sound+0x146>
		yR = (yR > 1.0f) ? 1.0f : yR; //clip too loud right samples
 800443a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800443e:	e7c8      	b.n	80043d2 <make_sound+0x16a>
 8004440:	20003f3c 	.word	0x20003f3c
 8004444:	20003e74 	.word	0x20003e74
 8004448:	20000080 	.word	0x20000080
 800444c:	20003e14 	.word	0x20003e14
 8004450:	20003ed4 	.word	0x20003ed4
 8004454:	20003e54 	.word	0x20003e54
 8004458:	20013bd0 	.word	0x20013bd0
 800445c:	20003e94 	.word	0x20003e94
 8004460:	20003e34 	.word	0x20003e34
 8004464:	20013bd4 	.word	0x20013bd4
 8004468:	20003eb4 	.word	0x20003eb4
 800446c:	46fffe00 	.word	0x46fffe00
 8004470:	20012a34 	.word	0x20012a34
 8004474:	42fe0000 	.word	0x42fe0000
 8004478:	08015384 	.word	0x08015384
 800447c:	20012a35 	.word	0x20012a35
 8004480:	200129e6 	.word	0x200129e6

08004484 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004484:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004486:	4b0c      	ldr	r3, [pc, #48]	; (80044b8 <HAL_MspInit+0x34>)
 8004488:	2100      	movs	r1, #0
 800448a:	9100      	str	r1, [sp, #0]
 800448c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800448e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004492:	645a      	str	r2, [r3, #68]	; 0x44
 8004494:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004496:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800449a:	9200      	str	r2, [sp, #0]
 800449c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800449e:	9101      	str	r1, [sp, #4]
 80044a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044a2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80044a6:	641a      	str	r2, [r3, #64]	; 0x40
 80044a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044ae:	9301      	str	r3, [sp, #4]
 80044b0:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80044b2:	b002      	add	sp, #8
 80044b4:	4770      	bx	lr
 80044b6:	bf00      	nop
 80044b8:	40023800 	.word	0x40023800

080044bc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80044bc:	b570      	push	{r4, r5, r6, lr}
 80044be:	4606      	mov	r6, r0
 80044c0:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044c2:	2214      	movs	r2, #20
 80044c4:	2100      	movs	r1, #0
 80044c6:	a803      	add	r0, sp, #12
 80044c8:	f002 f8cf 	bl	800666a <memset>
  if(hadc->Instance==ADC1)
 80044cc:	6832      	ldr	r2, [r6, #0]
 80044ce:	4b20      	ldr	r3, [pc, #128]	; (8004550 <HAL_ADC_MspInit+0x94>)
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d13a      	bne.n	800454a <HAL_ADC_MspInit+0x8e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80044d4:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 80044d8:	2500      	movs	r5, #0
 80044da:	9501      	str	r5, [sp, #4]
 80044dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80044de:	481d      	ldr	r0, [pc, #116]	; (8004554 <HAL_ADC_MspInit+0x98>)

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80044e0:	4c1d      	ldr	r4, [pc, #116]	; (8004558 <HAL_ADC_MspInit+0x9c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80044e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044e6:	645a      	str	r2, [r3, #68]	; 0x44
 80044e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80044ea:	f402 7280 	and.w	r2, r2, #256	; 0x100
 80044ee:	9201      	str	r2, [sp, #4]
 80044f0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80044f2:	9502      	str	r5, [sp, #8]
 80044f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044f6:	f042 0204 	orr.w	r2, r2, #4
 80044fa:	631a      	str	r2, [r3, #48]	; 0x30
 80044fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044fe:	f003 0304 	and.w	r3, r3, #4
 8004502:	9302      	str	r3, [sp, #8]
 8004504:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004506:	220f      	movs	r2, #15
 8004508:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800450a:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800450c:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004510:	f000 fe66 	bl	80051e0 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 8004514:	4b11      	ldr	r3, [pc, #68]	; (800455c <HAL_ADC_MspInit+0xa0>)
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004516:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800451a:	e9c4 3500 	strd	r3, r5, [r4]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800451e:	f44f 6300 	mov.w	r3, #2048	; 0x800
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004522:	f44f 5000 	mov.w	r0, #8192	; 0x2000
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004526:	e9c4 1304 	strd	r1, r3, [r4, #16]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800452a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800452e:	e9c4 0306 	strd	r0, r3, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004532:	4620      	mov	r0, r4
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004534:	e9c4 5502 	strd	r5, r5, [r4, #8]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004538:	e9c4 5508 	strd	r5, r5, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800453c:	f000 fcda 	bl	8004ef4 <HAL_DMA_Init>
 8004540:	b108      	cbz	r0, 8004546 <HAL_ADC_MspInit+0x8a>
    {
      Error_Handler();
 8004542:	f7fe fa45 	bl	80029d0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004546:	63b4      	str	r4, [r6, #56]	; 0x38
 8004548:	63a6      	str	r6, [r4, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800454a:	b008      	add	sp, #32
 800454c:	bd70      	pop	{r4, r5, r6, pc}
 800454e:	bf00      	nop
 8004550:	40012000 	.word	0x40012000
 8004554:	40020800 	.word	0x40020800
 8004558:	20013ab8 	.word	0x20013ab8
 800455c:	40026410 	.word	0x40026410

08004560 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004560:	b530      	push	{r4, r5, lr}
 8004562:	4604      	mov	r4, r0
 8004564:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004566:	2214      	movs	r2, #20
 8004568:	2100      	movs	r1, #0
 800456a:	a803      	add	r0, sp, #12
 800456c:	f002 f87d 	bl	800666a <memset>
  if(hi2c->Instance==I2C2)
 8004570:	6822      	ldr	r2, [r4, #0]
 8004572:	4b15      	ldr	r3, [pc, #84]	; (80045c8 <HAL_I2C_MspInit+0x68>)
 8004574:	429a      	cmp	r2, r3
 8004576:	d124      	bne.n	80045c2 <HAL_I2C_MspInit+0x62>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004578:	4c14      	ldr	r4, [pc, #80]	; (80045cc <HAL_I2C_MspInit+0x6c>)
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800457a:	4815      	ldr	r0, [pc, #84]	; (80045d0 <HAL_I2C_MspInit+0x70>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800457c:	2500      	movs	r5, #0
 800457e:	9501      	str	r5, [sp, #4]
 8004580:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004582:	f043 0302 	orr.w	r3, r3, #2
 8004586:	6323      	str	r3, [r4, #48]	; 0x30
 8004588:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800458a:	f003 0302 	and.w	r3, r3, #2
 800458e:	9301      	str	r3, [sp, #4]
 8004590:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004592:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8004596:	2312      	movs	r3, #18
 8004598:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800459c:	2101      	movs	r1, #1
 800459e:	2303      	movs	r3, #3
 80045a0:	e9cd 1305 	strd	r1, r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80045a4:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045a6:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80045a8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045aa:	f000 fe19 	bl	80051e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80045ae:	9502      	str	r5, [sp, #8]
 80045b0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80045b2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80045b6:	6423      	str	r3, [r4, #64]	; 0x40
 80045b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80045ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045be:	9302      	str	r3, [sp, #8]
 80045c0:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80045c2:	b009      	add	sp, #36	; 0x24
 80045c4:	bd30      	pop	{r4, r5, pc}
 80045c6:	bf00      	nop
 80045c8:	40005800 	.word	0x40005800
 80045cc:	40023800 	.word	0x40023800
 80045d0:	40020400 	.word	0x40020400

080045d4 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80045d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045d8:	4606      	mov	r6, r0
 80045da:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045dc:	2214      	movs	r2, #20
 80045de:	2100      	movs	r1, #0
 80045e0:	a803      	add	r0, sp, #12
 80045e2:	f002 f842 	bl	800666a <memset>
  if(hi2s->Instance==SPI2)
 80045e6:	6832      	ldr	r2, [r6, #0]
 80045e8:	4b36      	ldr	r3, [pc, #216]	; (80046c4 <HAL_I2S_MspInit+0xf0>)
 80045ea:	429a      	cmp	r2, r3
 80045ec:	d167      	bne.n	80046be <HAL_I2S_MspInit+0xea>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80045ee:	2500      	movs	r5, #0
 80045f0:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80045f4:	9500      	str	r5, [sp, #0]
 80045f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045f8:	4833      	ldr	r0, [pc, #204]	; (80046c8 <HAL_I2S_MspInit+0xf4>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 80045fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045fe:	641a      	str	r2, [r3, #64]	; 0x40
 8004600:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004602:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8004606:	9200      	str	r2, [sp, #0]
 8004608:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800460a:	9501      	str	r5, [sp, #4]
 800460c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800460e:	f042 0202 	orr.w	r2, r2, #2
 8004612:	631a      	str	r2, [r3, #48]	; 0x30
 8004614:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004616:	f002 0202 	and.w	r2, r2, #2
 800461a:	9201      	str	r2, [sp, #4]
 800461c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800461e:	9502      	str	r5, [sp, #8]
 8004620:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004622:	f042 0204 	orr.w	r2, r2, #4
 8004626:	631a      	str	r2, [r3, #48]	; 0x30
 8004628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800462a:	f003 0304 	and.w	r3, r3, #4
 800462e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004630:	2402      	movs	r4, #2
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004632:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004634:	f04f 0805 	mov.w	r8, #5
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004638:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800463c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800463e:	e9cd 3403 	strd	r3, r4, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004642:	f8cd 801c 	str.w	r8, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004646:	f000 fdcb 	bl	80051e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800464a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800464e:	e9cd 3403 	strd	r3, r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004652:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8004654:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004656:	481c      	ldr	r0, [pc, #112]	; (80046c8 <HAL_I2S_MspInit+0xf4>)
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8004658:	9307      	str	r3, [sp, #28]

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800465a:	2740      	movs	r7, #64	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800465c:	e9cd 5505 	strd	r5, r5, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004660:	f000 fdbe 	bl	80051e0 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004664:	a903      	add	r1, sp, #12
 8004666:	4819      	ldr	r0, [pc, #100]	; (80046cc <HAL_I2S_MspInit+0xf8>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004668:	f8cd 801c 	str.w	r8, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800466c:	e9cd 7403 	strd	r7, r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004670:	e9cd 5505 	strd	r5, r5, [sp, #20]

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8004674:	4c16      	ldr	r4, [pc, #88]	; (80046d0 <HAL_I2S_MspInit+0xfc>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004676:	f000 fdb3 	bl	80051e0 <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800467a:	4b16      	ldr	r3, [pc, #88]	; (80046d4 <HAL_I2S_MspInit+0x100>)
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
    hdma_spi2_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
    hdma_spi2_tx.Init.MemBurst = DMA_MBURST_SINGLE;
    hdma_spi2_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800467c:	6325      	str	r5, [r4, #48]	; 0x30
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800467e:	e9c4 3500 	strd	r3, r5, [r4]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004682:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004686:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800468a:	e9c4 2304 	strd	r2, r3, [r4, #16]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 800468e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004692:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8004696:	f44f 3000 	mov.w	r0, #131072	; 0x20000
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 800469a:	e9c4 1306 	strd	r1, r3, [r4, #24]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800469e:	2304      	movs	r3, #4
 80046a0:	e9c4 0308 	strd	r0, r3, [r4, #32]
    hdma_spi2_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80046a4:	2303      	movs	r3, #3
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80046a6:	4620      	mov	r0, r4
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80046a8:	e9c4 7502 	strd	r7, r5, [r4, #8]
    hdma_spi2_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 80046ac:	e9c4 350a 	strd	r3, r5, [r4, #40]	; 0x28
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80046b0:	f000 fc20 	bl	8004ef4 <HAL_DMA_Init>
 80046b4:	b108      	cbz	r0, 80046ba <HAL_I2S_MspInit+0xe6>
    {
      Error_Handler();
 80046b6:	f7fe f98b 	bl	80029d0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 80046ba:	63b4      	str	r4, [r6, #56]	; 0x38
 80046bc:	63a6      	str	r6, [r4, #56]	; 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80046be:	b008      	add	sp, #32
 80046c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80046c4:	40003800 	.word	0x40003800
 80046c8:	40020400 	.word	0x40020400
 80046cc:	40020800 	.word	0x40020800
 80046d0:	20013b28 	.word	0x20013b28
 80046d4:	40026070 	.word	0x40026070

080046d8 <HAL_RNG_MspInit>:
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
  if(hrng->Instance==RNG)
 80046d8:	6802      	ldr	r2, [r0, #0]
 80046da:	4b09      	ldr	r3, [pc, #36]	; (8004700 <HAL_RNG_MspInit+0x28>)
 80046dc:	429a      	cmp	r2, r3
{
 80046de:	b082      	sub	sp, #8
  if(hrng->Instance==RNG)
 80046e0:	d10b      	bne.n	80046fa <HAL_RNG_MspInit+0x22>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80046e2:	2300      	movs	r3, #0
 80046e4:	9301      	str	r3, [sp, #4]
 80046e6:	4b07      	ldr	r3, [pc, #28]	; (8004704 <HAL_RNG_MspInit+0x2c>)
 80046e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80046ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046ee:	635a      	str	r2, [r3, #52]	; 0x34
 80046f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046f6:	9301      	str	r3, [sp, #4]
 80046f8:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 80046fa:	b002      	add	sp, #8
 80046fc:	4770      	bx	lr
 80046fe:	bf00      	nop
 8004700:	50060800 	.word	0x50060800
 8004704:	40023800 	.word	0x40023800

08004708 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004708:	b510      	push	{r4, lr}
 800470a:	4604      	mov	r4, r0
 800470c:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800470e:	2214      	movs	r2, #20
 8004710:	2100      	movs	r1, #0
 8004712:	a803      	add	r0, sp, #12
 8004714:	f001 ffa9 	bl	800666a <memset>
  if(huart->Instance==USART1)
 8004718:	6822      	ldr	r2, [r4, #0]
 800471a:	4b14      	ldr	r3, [pc, #80]	; (800476c <HAL_UART_MspInit+0x64>)
 800471c:	429a      	cmp	r2, r3
 800471e:	d122      	bne.n	8004766 <HAL_UART_MspInit+0x5e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004720:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 8004724:	2100      	movs	r1, #0
 8004726:	9101      	str	r1, [sp, #4]
 8004728:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800472a:	4811      	ldr	r0, [pc, #68]	; (8004770 <HAL_UART_MspInit+0x68>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800472c:	f042 0210 	orr.w	r2, r2, #16
 8004730:	645a      	str	r2, [r3, #68]	; 0x44
 8004732:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004734:	f002 0210 	and.w	r2, r2, #16
 8004738:	9201      	str	r2, [sp, #4]
 800473a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800473c:	9102      	str	r1, [sp, #8]
 800473e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004740:	f042 0202 	orr.w	r2, r2, #2
 8004744:	631a      	str	r2, [r3, #48]	; 0x30
 8004746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004748:	f003 0302 	and.w	r3, r3, #2
 800474c:	9302      	str	r3, [sp, #8]
 800474e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004750:	22c0      	movs	r2, #192	; 0xc0
 8004752:	2302      	movs	r3, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004754:	2103      	movs	r1, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004756:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800475a:	2307      	movs	r3, #7
 800475c:	e9cd 1306 	strd	r1, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004760:	a903      	add	r1, sp, #12
 8004762:	f000 fd3d 	bl	80051e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8004766:	b008      	add	sp, #32
 8004768:	bd10      	pop	{r4, pc}
 800476a:	bf00      	nop
 800476c:	40011000 	.word	0x40011000
 8004770:	40020400 	.word	0x40020400

08004774 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004774:	4770      	bx	lr

08004776 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004776:	e7fe      	b.n	8004776 <HardFault_Handler>

08004778 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004778:	e7fe      	b.n	8004778 <MemManage_Handler>

0800477a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800477a:	e7fe      	b.n	800477a <BusFault_Handler>

0800477c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800477c:	e7fe      	b.n	800477c <UsageFault_Handler>

0800477e <SVC_Handler>:
 800477e:	4770      	bx	lr

08004780 <DebugMon_Handler>:
 8004780:	4770      	bx	lr

08004782 <PendSV_Handler>:
 8004782:	4770      	bx	lr

08004784 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004784:	f000 b8fe 	b.w	8004984 <HAL_IncTick>

08004788 <EXTI2_IRQHandler>:
void EXTI2_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8004788:	2004      	movs	r0, #4
 800478a:	f000 be0f 	b.w	80053ac <HAL_GPIO_EXTI_IRQHandler>

0800478e <EXTI4_IRQHandler>:
void EXTI4_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800478e:	2010      	movs	r0, #16
 8004790:	f000 be0c 	b.w	80053ac <HAL_GPIO_EXTI_IRQHandler>

08004794 <DMA1_Stream4_IRQHandler>:
void DMA1_Stream4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8004794:	4801      	ldr	r0, [pc, #4]	; (800479c <DMA1_Stream4_IRQHandler+0x8>)
 8004796:	f000 bc65 	b.w	8005064 <HAL_DMA_IRQHandler>
 800479a:	bf00      	nop
 800479c:	20013b28 	.word	0x20013b28

080047a0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80047a0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  if(__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_5)) {
 80047a2:	4b08      	ldr	r3, [pc, #32]	; (80047c4 <EXTI9_5_IRQHandler+0x24>)
 80047a4:	695b      	ldr	r3, [r3, #20]
 80047a6:	069b      	lsls	r3, r3, #26
 80047a8:	d501      	bpl.n	80047ae <EXTI9_5_IRQHandler+0xe>
	 Trigger();
 80047aa:	f7fc fb33 	bl	8000e14 <Trigger>
  }
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80047ae:	2020      	movs	r0, #32
 80047b0:	f000 fdfc 	bl	80053ac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80047b4:	2040      	movs	r0, #64	; 0x40
 80047b6:	f000 fdf9 	bl	80053ac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80047ba:	2080      	movs	r0, #128	; 0x80
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80047bc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80047c0:	f000 bdf4 	b.w	80053ac <HAL_GPIO_EXTI_IRQHandler>
 80047c4:	40013c00 	.word	0x40013c00

080047c8 <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80047c8:	4801      	ldr	r0, [pc, #4]	; (80047d0 <DMA2_Stream0_IRQHandler+0x8>)
 80047ca:	f000 bc4b 	b.w	8005064 <HAL_DMA_IRQHandler>
 80047ce:	bf00      	nop
 80047d0:	20013ab8 	.word	0x20013ab8

080047d4 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80047d4:	4b0b      	ldr	r3, [pc, #44]	; (8004804 <_sbrk+0x30>)
 80047d6:	6819      	ldr	r1, [r3, #0]
{
 80047d8:	b510      	push	{r4, lr}
 80047da:	4602      	mov	r2, r0
  if (NULL == __sbrk_heap_end)
 80047dc:	b909      	cbnz	r1, 80047e2 <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 80047de:	490a      	ldr	r1, [pc, #40]	; (8004808 <_sbrk+0x34>)
 80047e0:	6019      	str	r1, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80047e2:	6818      	ldr	r0, [r3, #0]
 80047e4:	4909      	ldr	r1, [pc, #36]	; (800480c <_sbrk+0x38>)
 80047e6:	4c0a      	ldr	r4, [pc, #40]	; (8004810 <_sbrk+0x3c>)
 80047e8:	4402      	add	r2, r0
 80047ea:	1b09      	subs	r1, r1, r4
 80047ec:	428a      	cmp	r2, r1
 80047ee:	d906      	bls.n	80047fe <_sbrk+0x2a>
  {
    errno = ENOMEM;
 80047f0:	f001 ff06 	bl	8006600 <__errno>
 80047f4:	230c      	movs	r3, #12
 80047f6:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80047f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 80047fc:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 80047fe:	601a      	str	r2, [r3, #0]
  return (void *)prev_heap_end;
 8004800:	e7fc      	b.n	80047fc <_sbrk+0x28>
 8004802:	bf00      	nop
 8004804:	20012a20 	.word	0x20012a20
 8004808:	20013be0 	.word	0x20013be0
 800480c:	20020000 	.word	0x20020000
 8004810:	00000400 	.word	0x00000400

08004814 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004814:	4b05      	ldr	r3, [pc, #20]	; (800482c <SystemInit+0x18>)
 8004816:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800481a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800481e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004822:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004826:	609a      	str	r2, [r3, #8]
#endif
}
 8004828:	4770      	bx	lr
 800482a:	bf00      	nop
 800482c:	e000ed00 	.word	0xe000ed00

08004830 <WM8731_WriteRegister>:
  * @param  RegisterAddr: The address (location) of the register to be written.
  * @param  RegisterValue: the Byte value to be written into destination register.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t WM8731_WriteRegister(uint8_t RegisterAddr, uint16_t RegisterValue)
{
 8004830:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    HAL_StatusTypeDef status = HAL_OK;

    uint8_t data[2];

    /* Assemble 2-byte data in WM8731 format */
    data[0] = ((RegisterAddr << 1) & 0xFE) | ((RegisterValue >> 8) & 0x01); // 0x0C in your example
 8004832:	f3c1 2300 	ubfx	r3, r1, #8, #1
 8004836:	ea43 0040 	orr.w	r0, r3, r0, lsl #1
    data[1] = RegisterValue & 0xFF;                                         // MSB byte of 16bit data

    status = HAL_I2C_Master_Transmit(&hi2c2, CODEC_ADDRESS, data, 2, CODEC_LONG_TIMEOUT); // data is the start pointer of our array
 800483a:	f44f 1396 	mov.w	r3, #1228800	; 0x12c000
    data[0] = ((RegisterAddr << 1) & 0xFE) | ((RegisterValue >> 8) & 0x01); // 0x0C in your example
 800483e:	f88d 000c 	strb.w	r0, [sp, #12]
    data[1] = RegisterValue & 0xFF;                                         // MSB byte of 16bit data
 8004842:	f88d 100d 	strb.w	r1, [sp, #13]
    status = HAL_I2C_Master_Transmit(&hi2c2, CODEC_ADDRESS, data, 2, CODEC_LONG_TIMEOUT); // data is the start pointer of our array
 8004846:	9300      	str	r3, [sp, #0]
 8004848:	aa03      	add	r2, sp, #12
 800484a:	2302      	movs	r3, #2
 800484c:	2134      	movs	r1, #52	; 0x34
 800484e:	4807      	ldr	r0, [pc, #28]	; (800486c <WM8731_WriteRegister+0x3c>)
 8004850:	f000 ff36 	bl	80056c0 <HAL_I2C_Master_Transmit>
    /* Check the communication status */
    if (status != HAL_OK)
 8004854:	4604      	mov	r4, r0
 8004856:	b130      	cbz	r0, 8004866 <WM8731_WriteRegister+0x36>
    {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8004858:	2201      	movs	r2, #1
 800485a:	2110      	movs	r1, #16
 800485c:	4804      	ldr	r0, [pc, #16]	; (8004870 <WM8731_WriteRegister+0x40>)
 800485e:	f000 fd9f 	bl	80053a0 <HAL_GPIO_WritePin>
        // Error handling, for example re-initialization of the I2C peripheral
        Error_Handler();
 8004862:	f7fe f8b5 	bl	80029d0 <Error_Handler>
    }

    // data is the start pointer of our array
    /* Return the verifying value: 0 (Passed) or 1 (Failed) */
    return status;
 8004866:	4620      	mov	r0, r4
 8004868:	b004      	add	sp, #16
 800486a:	bd10      	pop	{r4, pc}
 800486c:	200139dc 	.word	0x200139dc
 8004870:	40020000 	.word	0x40020000

08004874 <WM8731_Init>:
{
 8004874:	b538      	push	{r3, r4, r5, lr}
    HAL_I2S_MspInit(&hi2s2);
 8004876:	480c      	ldr	r0, [pc, #48]	; (80048a8 <WM8731_Init+0x34>)
        WM8731_WriteRegister(i, w8731_init_data[i]);
 8004878:	4d0c      	ldr	r5, [pc, #48]	; (80048ac <WM8731_Init+0x38>)
    HAL_I2S_MspInit(&hi2s2);
 800487a:	f7ff feab 	bl	80045d4 <HAL_I2S_MspInit>
    WM8731_WriteRegister(0x0f, 0);
 800487e:	2100      	movs	r1, #0
 8004880:	200f      	movs	r0, #15
 8004882:	f7ff ffd5 	bl	8004830 <WM8731_WriteRegister>
 8004886:	2400      	movs	r4, #0
        WM8731_WriteRegister(i, w8731_init_data[i]);
 8004888:	f835 1014 	ldrh.w	r1, [r5, r4, lsl #1]
 800488c:	b2e0      	uxtb	r0, r4
 800488e:	3401      	adds	r4, #1
 8004890:	f7ff ffce 	bl	8004830 <WM8731_WriteRegister>
    for (i = 0; i < W8731_NUM_REGS; i++)
 8004894:	2c0a      	cmp	r4, #10
 8004896:	d1f7      	bne.n	8004888 <WM8731_Init+0x14>
    HAL_I2S_Transmit_DMA(&hi2s2, (uint16_t *)&audiobuff[0], DMA_MAX((2 * BUFF_LEN) / AUDIODATA_SIZE)); // size must be in bytes
 8004898:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800489c:	4904      	ldr	r1, [pc, #16]	; (80048b0 <WM8731_Init+0x3c>)
 800489e:	4802      	ldr	r0, [pc, #8]	; (80048a8 <WM8731_Init+0x34>)
}
 80048a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    HAL_I2S_Transmit_DMA(&hi2s2, (uint16_t *)&audiobuff[0], DMA_MAX((2 * BUFF_LEN) / AUDIODATA_SIZE)); // size must be in bytes
 80048a4:	f001 b878 	b.w	8005998 <HAL_I2S_Transmit_DMA>
 80048a8:	20013b88 	.word	0x20013b88
 80048ac:	08016588 	.word	0x08016588
 80048b0:	20012a36 	.word	0x20012a36

080048b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80048b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80048ec <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80048b8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80048ba:	e003      	b.n	80048c4 <LoopCopyDataInit>

080048bc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80048bc:	4b0c      	ldr	r3, [pc, #48]	; (80048f0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80048be:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80048c0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80048c2:	3104      	adds	r1, #4

080048c4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80048c4:	480b      	ldr	r0, [pc, #44]	; (80048f4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80048c6:	4b0c      	ldr	r3, [pc, #48]	; (80048f8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80048c8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80048ca:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80048cc:	d3f6      	bcc.n	80048bc <CopyDataInit>
  ldr  r2, =_sbss
 80048ce:	4a0b      	ldr	r2, [pc, #44]	; (80048fc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80048d0:	e002      	b.n	80048d8 <LoopFillZerobss>

080048d2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80048d2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80048d4:	f842 3b04 	str.w	r3, [r2], #4

080048d8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80048d8:	4b09      	ldr	r3, [pc, #36]	; (8004900 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80048da:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80048dc:	d3f9      	bcc.n	80048d2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80048de:	f7ff ff99 	bl	8004814 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80048e2:	f001 fe93 	bl	800660c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80048e6:	f7fd ff31 	bl	800274c <main>
  bx  lr    
 80048ea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80048ec:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80048f0:	080169b4 	.word	0x080169b4
  ldr  r0, =_sdata
 80048f4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80048f8:	20000080 	.word	0x20000080
  ldr  r2, =_sbss
 80048fc:	20003f4c 	.word	0x20003f4c
  ldr  r3, = _ebss
 8004900:	20013be0 	.word	0x20013be0

08004904 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004904:	e7fe      	b.n	8004904 <ADC_IRQHandler>
	...

08004908 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004908:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800490a:	4a0e      	ldr	r2, [pc, #56]	; (8004944 <HAL_InitTick+0x3c>)
 800490c:	4b0e      	ldr	r3, [pc, #56]	; (8004948 <HAL_InitTick+0x40>)
{
 800490e:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004910:	7818      	ldrb	r0, [r3, #0]
 8004912:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004916:	fbb3 f3f0 	udiv	r3, r3, r0
 800491a:	6810      	ldr	r0, [r2, #0]
 800491c:	fbb0 f0f3 	udiv	r0, r0, r3
 8004920:	f000 fabc 	bl	8004e9c <HAL_SYSTICK_Config>
 8004924:	4604      	mov	r4, r0
 8004926:	b958      	cbnz	r0, 8004940 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004928:	2d0f      	cmp	r5, #15
 800492a:	d809      	bhi.n	8004940 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800492c:	4602      	mov	r2, r0
 800492e:	4629      	mov	r1, r5
 8004930:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004934:	f000 fa70 	bl	8004e18 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004938:	4b04      	ldr	r3, [pc, #16]	; (800494c <HAL_InitTick+0x44>)
 800493a:	4620      	mov	r0, r4
 800493c:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800493e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8004940:	2001      	movs	r0, #1
 8004942:	e7fc      	b.n	800493e <HAL_InitTick+0x36>
 8004944:	2000000c 	.word	0x2000000c
 8004948:	20000010 	.word	0x20000010
 800494c:	20000014 	.word	0x20000014

08004950 <HAL_Init>:
{
 8004950:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004952:	4b0b      	ldr	r3, [pc, #44]	; (8004980 <HAL_Init+0x30>)
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800495a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004962:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800496a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800496c:	2003      	movs	r0, #3
 800496e:	f000 fa41 	bl	8004df4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8004972:	2000      	movs	r0, #0
 8004974:	f7ff ffc8 	bl	8004908 <HAL_InitTick>
  HAL_MspInit();
 8004978:	f7ff fd84 	bl	8004484 <HAL_MspInit>
}
 800497c:	2000      	movs	r0, #0
 800497e:	bd08      	pop	{r3, pc}
 8004980:	40023c00 	.word	0x40023c00

08004984 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8004984:	4a03      	ldr	r2, [pc, #12]	; (8004994 <HAL_IncTick+0x10>)
 8004986:	4b04      	ldr	r3, [pc, #16]	; (8004998 <HAL_IncTick+0x14>)
 8004988:	6811      	ldr	r1, [r2, #0]
 800498a:	781b      	ldrb	r3, [r3, #0]
 800498c:	440b      	add	r3, r1
 800498e:	6013      	str	r3, [r2, #0]
}
 8004990:	4770      	bx	lr
 8004992:	bf00      	nop
 8004994:	20013bd8 	.word	0x20013bd8
 8004998:	20000010 	.word	0x20000010

0800499c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800499c:	4b01      	ldr	r3, [pc, #4]	; (80049a4 <HAL_GetTick+0x8>)
 800499e:	6818      	ldr	r0, [r3, #0]
}
 80049a0:	4770      	bx	lr
 80049a2:	bf00      	nop
 80049a4:	20013bd8 	.word	0x20013bd8

080049a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80049a8:	b538      	push	{r3, r4, r5, lr}
 80049aa:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80049ac:	f7ff fff6 	bl	800499c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80049b0:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80049b2:	bf1c      	itt	ne
 80049b4:	4b05      	ldrne	r3, [pc, #20]	; (80049cc <HAL_Delay+0x24>)
 80049b6:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 80049b8:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 80049ba:	bf18      	it	ne
 80049bc:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80049be:	f7ff ffed 	bl	800499c <HAL_GetTick>
 80049c2:	1b40      	subs	r0, r0, r5
 80049c4:	42a0      	cmp	r0, r4
 80049c6:	d3fa      	bcc.n	80049be <HAL_Delay+0x16>
  {
  }
}
 80049c8:	bd38      	pop	{r3, r4, r5, pc}
 80049ca:	bf00      	nop
 80049cc:	20000010 	.word	0x20000010

080049d0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80049d0:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 80049d2:	4604      	mov	r4, r0
 80049d4:	2800      	cmp	r0, #0
 80049d6:	f000 809b 	beq.w	8004b10 <HAL_ADC_Init+0x140>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80049da:	6c05      	ldr	r5, [r0, #64]	; 0x40
 80049dc:	b925      	cbnz	r5, 80049e8 <HAL_ADC_Init+0x18>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80049de:	f7ff fd6d 	bl	80044bc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80049e2:	6465      	str	r5, [r4, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80049e4:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80049e8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80049ea:	06db      	lsls	r3, r3, #27
 80049ec:	f100 808e 	bmi.w	8004b0c <HAL_ADC_Init+0x13c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80049f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80049f2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80049f6:	f023 0302 	bic.w	r3, r3, #2
 80049fa:	f043 0302 	orr.w	r3, r3, #2
 80049fe:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004a00:	4b44      	ldr	r3, [pc, #272]	; (8004b14 <HAL_ADC_Init+0x144>)
 8004a02:	685a      	ldr	r2, [r3, #4]
 8004a04:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8004a08:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004a0a:	685a      	ldr	r2, [r3, #4]
 8004a0c:	6861      	ldr	r1, [r4, #4]
 8004a0e:	430a      	orrs	r2, r1
 8004a10:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004a12:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004a14:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004a16:	685a      	ldr	r2, [r3, #4]
 8004a18:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004a1c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004a1e:	685a      	ldr	r2, [r3, #4]
 8004a20:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004a24:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004a26:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004a28:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004a2a:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004a2e:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004a30:	685a      	ldr	r2, [r3, #4]
 8004a32:	430a      	orrs	r2, r1
 8004a34:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004a36:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004a38:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004a3a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a3e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004a40:	689a      	ldr	r2, [r3, #8]
 8004a42:	430a      	orrs	r2, r1
 8004a44:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004a46:	4934      	ldr	r1, [pc, #208]	; (8004b18 <HAL_ADC_Init+0x148>)
 8004a48:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004a4a:	428a      	cmp	r2, r1
 8004a4c:	d052      	beq.n	8004af4 <HAL_ADC_Init+0x124>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004a4e:	6899      	ldr	r1, [r3, #8]
 8004a50:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8004a54:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004a56:	6899      	ldr	r1, [r3, #8]
 8004a58:	430a      	orrs	r2, r1
 8004a5a:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004a5c:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004a5e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004a60:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004a64:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004a66:	689a      	ldr	r2, [r3, #8]
 8004a68:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004a6a:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004a6c:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004a6e:	7e21      	ldrb	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004a70:	f022 0202 	bic.w	r2, r2, #2
 8004a74:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004a76:	689a      	ldr	r2, [r3, #8]
 8004a78:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8004a7c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004a7e:	f894 2020 	ldrb.w	r2, [r4, #32]
 8004a82:	2a00      	cmp	r2, #0
 8004a84:	d03e      	beq.n	8004b04 <HAL_ADC_Init+0x134>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004a86:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004a88:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004a8a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a8e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004a90:	685a      	ldr	r2, [r3, #4]
 8004a92:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004a96:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004a98:	685a      	ldr	r2, [r3, #4]
 8004a9a:	3901      	subs	r1, #1
 8004a9c:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004aa0:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004aa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004aa4:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004aa6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004aaa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004aac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004aae:	3901      	subs	r1, #1
 8004ab0:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8004ab4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004ab6:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004ab8:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004abc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004ac0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004ac2:	689a      	ldr	r2, [r3, #8]
 8004ac4:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 8004ac8:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004aca:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004acc:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004ace:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ad2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004ad4:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8004ad6:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004ad8:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8004adc:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8004ade:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8004ae0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004ae2:	f023 0303 	bic.w	r3, r3, #3
 8004ae6:	f043 0301 	orr.w	r3, r3, #1
 8004aea:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8004aec:	2300      	movs	r3, #0
 8004aee:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8004af2:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004af4:	689a      	ldr	r2, [r3, #8]
 8004af6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004afa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004afc:	689a      	ldr	r2, [r3, #8]
 8004afe:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004b02:	e7b2      	b.n	8004a6a <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004b04:	685a      	ldr	r2, [r3, #4]
 8004b06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b0a:	e7c9      	b.n	8004aa0 <HAL_ADC_Init+0xd0>
    tmp_hal_status = HAL_ERROR;
 8004b0c:	2001      	movs	r0, #1
 8004b0e:	e7ed      	b.n	8004aec <HAL_ADC_Init+0x11c>
    return HAL_ERROR;
 8004b10:	2001      	movs	r0, #1
 8004b12:	e7ee      	b.n	8004af2 <HAL_ADC_Init+0x122>
 8004b14:	40012300 	.word	0x40012300
 8004b18:	0f000001 	.word	0x0f000001

08004b1c <HAL_ADC_Start_DMA>:
{
 8004b1c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004b1e:	4613      	mov	r3, r2
  __IO uint32_t counter = 0U;
 8004b20:	2200      	movs	r2, #0
 8004b22:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8004b24:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 8004b28:	2a01      	cmp	r2, #1
{
 8004b2a:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8004b2c:	d077      	beq.n	8004c1e <HAL_ADC_Start_DMA+0x102>
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004b2e:	6805      	ldr	r5, [r0, #0]
  __HAL_LOCK(hadc);
 8004b30:	2201      	movs	r2, #1
 8004b32:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004b36:	68aa      	ldr	r2, [r5, #8]
 8004b38:	07d0      	lsls	r0, r2, #31
 8004b3a:	d505      	bpl.n	8004b48 <HAL_ADC_Start_DMA+0x2c>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004b3c:	68aa      	ldr	r2, [r5, #8]
 8004b3e:	07d2      	lsls	r2, r2, #31
 8004b40:	d415      	bmi.n	8004b6e <HAL_ADC_Start_DMA+0x52>
  return HAL_OK;
 8004b42:	2000      	movs	r0, #0
}
 8004b44:	b003      	add	sp, #12
 8004b46:	bd30      	pop	{r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 8004b48:	68aa      	ldr	r2, [r5, #8]
 8004b4a:	f042 0201 	orr.w	r2, r2, #1
 8004b4e:	60aa      	str	r2, [r5, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004b50:	4a34      	ldr	r2, [pc, #208]	; (8004c24 <HAL_ADC_Start_DMA+0x108>)
 8004b52:	6810      	ldr	r0, [r2, #0]
 8004b54:	4a34      	ldr	r2, [pc, #208]	; (8004c28 <HAL_ADC_Start_DMA+0x10c>)
 8004b56:	fbb0 f0f2 	udiv	r0, r0, r2
 8004b5a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8004b5e:	9001      	str	r0, [sp, #4]
    while(counter != 0U)
 8004b60:	9a01      	ldr	r2, [sp, #4]
 8004b62:	2a00      	cmp	r2, #0
 8004b64:	d0ea      	beq.n	8004b3c <HAL_ADC_Start_DMA+0x20>
      counter--;
 8004b66:	9a01      	ldr	r2, [sp, #4]
 8004b68:	3a01      	subs	r2, #1
 8004b6a:	9201      	str	r2, [sp, #4]
 8004b6c:	e7f8      	b.n	8004b60 <HAL_ADC_Start_DMA+0x44>
    ADC_STATE_CLR_SET(hadc->State,
 8004b6e:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8004b70:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 8004b74:	f020 0001 	bic.w	r0, r0, #1
 8004b78:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 8004b7c:	6420      	str	r0, [r4, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004b7e:	686a      	ldr	r2, [r5, #4]
 8004b80:	0550      	lsls	r0, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004b82:	bf41      	itttt	mi
 8004b84:	6c20      	ldrmi	r0, [r4, #64]	; 0x40
 8004b86:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 8004b8a:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 8004b8e:	6420      	strmi	r0, [r4, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004b90:	6c22      	ldr	r2, [r4, #64]	; 0x40
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004b92:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004b94:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004b98:	bf1c      	itt	ne
 8004b9a:	6c62      	ldrne	r2, [r4, #68]	; 0x44
 8004b9c:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8004ba0:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(hadc);   
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004ba8:	4a20      	ldr	r2, [pc, #128]	; (8004c2c <HAL_ADC_Start_DMA+0x110>)
 8004baa:	63c2      	str	r2, [r0, #60]	; 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004bac:	4a20      	ldr	r2, [pc, #128]	; (8004c30 <HAL_ADC_Start_DMA+0x114>)
 8004bae:	6402      	str	r2, [r0, #64]	; 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004bb0:	4a20      	ldr	r2, [pc, #128]	; (8004c34 <HAL_ADC_Start_DMA+0x118>)
 8004bb2:	64c2      	str	r2, [r0, #76]	; 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004bb4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004bb8:	602a      	str	r2, [r5, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004bba:	686a      	ldr	r2, [r5, #4]
 8004bbc:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004bc0:	606a      	str	r2, [r5, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004bc2:	68aa      	ldr	r2, [r5, #8]
 8004bc4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bc8:	60aa      	str	r2, [r5, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004bca:	460a      	mov	r2, r1
 8004bcc:	f105 014c 	add.w	r1, r5, #76	; 0x4c
 8004bd0:	f000 fa0e 	bl	8004ff0 <HAL_DMA_Start_IT>
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004bd4:	4a18      	ldr	r2, [pc, #96]	; (8004c38 <HAL_ADC_Start_DMA+0x11c>)
 8004bd6:	4919      	ldr	r1, [pc, #100]	; (8004c3c <HAL_ADC_Start_DMA+0x120>)
 8004bd8:	6853      	ldr	r3, [r2, #4]
 8004bda:	f013 0f1f 	tst.w	r3, #31
 8004bde:	6823      	ldr	r3, [r4, #0]
 8004be0:	d11a      	bne.n	8004c18 <HAL_ADC_Start_DMA+0xfc>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004be2:	428b      	cmp	r3, r1
 8004be4:	d006      	beq.n	8004bf4 <HAL_ADC_Start_DMA+0xd8>
 8004be6:	f501 7180 	add.w	r1, r1, #256	; 0x100
 8004bea:	428b      	cmp	r3, r1
 8004bec:	d10b      	bne.n	8004c06 <HAL_ADC_Start_DMA+0xea>
 8004bee:	6852      	ldr	r2, [r2, #4]
 8004bf0:	06d2      	lsls	r2, r2, #27
 8004bf2:	d1a6      	bne.n	8004b42 <HAL_ADC_Start_DMA+0x26>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004bf4:	6898      	ldr	r0, [r3, #8]
 8004bf6:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8004bfa:	d1a2      	bne.n	8004b42 <HAL_ADC_Start_DMA+0x26>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004bfc:	689a      	ldr	r2, [r3, #8]
 8004bfe:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004c02:	609a      	str	r2, [r3, #8]
 8004c04:	e79e      	b.n	8004b44 <HAL_ADC_Start_DMA+0x28>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004c06:	490e      	ldr	r1, [pc, #56]	; (8004c40 <HAL_ADC_Start_DMA+0x124>)
 8004c08:	428b      	cmp	r3, r1
 8004c0a:	d19a      	bne.n	8004b42 <HAL_ADC_Start_DMA+0x26>
 8004c0c:	6852      	ldr	r2, [r2, #4]
 8004c0e:	f002 021f 	and.w	r2, r2, #31
 8004c12:	2a0f      	cmp	r2, #15
 8004c14:	d9ee      	bls.n	8004bf4 <HAL_ADC_Start_DMA+0xd8>
 8004c16:	e794      	b.n	8004b42 <HAL_ADC_Start_DMA+0x26>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004c18:	428b      	cmp	r3, r1
 8004c1a:	d192      	bne.n	8004b42 <HAL_ADC_Start_DMA+0x26>
 8004c1c:	e7ea      	b.n	8004bf4 <HAL_ADC_Start_DMA+0xd8>
  __HAL_LOCK(hadc);
 8004c1e:	2002      	movs	r0, #2
 8004c20:	e790      	b.n	8004b44 <HAL_ADC_Start_DMA+0x28>
 8004c22:	bf00      	nop
 8004c24:	2000000c 	.word	0x2000000c
 8004c28:	000f4240 	.word	0x000f4240
 8004c2c:	08004c69 	.word	0x08004c69
 8004c30:	08004c47 	.word	0x08004c47
 8004c34:	08004c53 	.word	0x08004c53
 8004c38:	40012300 	.word	0x40012300
 8004c3c:	40012000 	.word	0x40012000
 8004c40:	40012200 	.word	0x40012200

08004c44 <HAL_ADC_ConvHalfCpltCallback>:
 8004c44:	4770      	bx	lr

08004c46 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004c46:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004c48:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8004c4a:	f7ff fffb 	bl	8004c44 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004c4e:	bd08      	pop	{r3, pc}

08004c50 <HAL_ADC_ErrorCallback>:
 8004c50:	4770      	bx	lr

08004c52 <ADC_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004c52:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8004c54:	b508      	push	{r3, lr}
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004c56:	2340      	movs	r3, #64	; 0x40
 8004c58:	6403      	str	r3, [r0, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004c5a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004c5c:	f043 0304 	orr.w	r3, r3, #4
 8004c60:	6443      	str	r3, [r0, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004c62:	f7ff fff5 	bl	8004c50 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004c66:	bd08      	pop	{r3, pc}

08004c68 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004c68:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004c6a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c6c:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 8004c70:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004c72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004c74:	d123      	bne.n	8004cbe <ADC_DMAConvCplt+0x56>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004c76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c7a:	641a      	str	r2, [r3, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	6891      	ldr	r1, [r2, #8]
 8004c80:	f011 5f40 	tst.w	r1, #805306368	; 0x30000000
 8004c84:	d117      	bne.n	8004cb6 <ADC_DMAConvCplt+0x4e>
 8004c86:	7e19      	ldrb	r1, [r3, #24]
 8004c88:	b9a9      	cbnz	r1, 8004cb6 <ADC_DMAConvCplt+0x4e>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004c8a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004c8c:	f411 0f70 	tst.w	r1, #15728640	; 0xf00000
 8004c90:	d002      	beq.n	8004c98 <ADC_DMAConvCplt+0x30>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004c92:	6891      	ldr	r1, [r2, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004c94:	0548      	lsls	r0, r1, #21
 8004c96:	d40e      	bmi.n	8004cb6 <ADC_DMAConvCplt+0x4e>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004c98:	6851      	ldr	r1, [r2, #4]
 8004c9a:	f021 0120 	bic.w	r1, r1, #32
 8004c9e:	6051      	str	r1, [r2, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004ca0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ca2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004ca6:	641a      	str	r2, [r3, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004ca8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004caa:	04d1      	lsls	r1, r2, #19
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004cac:	bf5e      	ittt	pl
 8004cae:	6c1a      	ldrpl	r2, [r3, #64]	; 0x40
 8004cb0:	f042 0201 	orrpl.w	r2, r2, #1
 8004cb4:	641a      	strpl	r2, [r3, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f7fc f922 	bl	8000f00 <HAL_ADC_ConvCpltCallback>
}
 8004cbc:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004cbe:	06d2      	lsls	r2, r2, #27
 8004cc0:	d503      	bpl.n	8004cca <ADC_DMAConvCplt+0x62>
      HAL_ADC_ErrorCallback(hadc);
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	f7ff ffc4 	bl	8004c50 <HAL_ADC_ErrorCallback>
 8004cc8:	e7f8      	b.n	8004cbc <ADC_DMAConvCplt+0x54>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004cca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 8004ccc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004cd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cd2:	4718      	bx	r3

08004cd4 <HAL_ADC_ConfigChannel>:
{
 8004cd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8004cda:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004cde:	2b01      	cmp	r3, #1
 8004ce0:	d07e      	beq.n	8004de0 <HAL_ADC_ConfigChannel+0x10c>
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004ce2:	680d      	ldr	r5, [r1, #0]
 8004ce4:	688e      	ldr	r6, [r1, #8]
  __HAL_LOCK(hadc);
 8004ce6:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004ce8:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 8004cea:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 8004cee:	b2ac      	uxth	r4, r5
 8004cf0:	6803      	ldr	r3, [r0, #0]
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004cf2:	d929      	bls.n	8004d48 <HAL_ADC_ConfigChannel+0x74>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004cf4:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8004cf8:	68df      	ldr	r7, [r3, #12]
 8004cfa:	3a1e      	subs	r2, #30
 8004cfc:	f04f 0c07 	mov.w	ip, #7
 8004d00:	fa0c fc02 	lsl.w	ip, ip, r2
 8004d04:	ea27 070c 	bic.w	r7, r7, ip
 8004d08:	60df      	str	r7, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004d0a:	68df      	ldr	r7, [r3, #12]
 8004d0c:	fa06 f202 	lsl.w	r2, r6, r2
 8004d10:	433a      	orrs	r2, r7
 8004d12:	60da      	str	r2, [r3, #12]
  if (sConfig->Rank < 7U)
 8004d14:	6849      	ldr	r1, [r1, #4]
 8004d16:	2906      	cmp	r1, #6
 8004d18:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8004d1c:	d824      	bhi.n	8004d68 <HAL_ADC_ConfigChannel+0x94>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004d1e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004d20:	3a05      	subs	r2, #5
 8004d22:	261f      	movs	r6, #31
 8004d24:	4096      	lsls	r6, r2
 8004d26:	ea21 0106 	bic.w	r1, r1, r6
 8004d2a:	6359      	str	r1, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004d2c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004d2e:	fa04 f202 	lsl.w	r2, r4, r2
 8004d32:	430a      	orrs	r2, r1
 8004d34:	635a      	str	r2, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004d36:	4a2b      	ldr	r2, [pc, #172]	; (8004de4 <HAL_ADC_ConfigChannel+0x110>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d031      	beq.n	8004da0 <HAL_ADC_ConfigChannel+0xcc>
  __HAL_UNLOCK(hadc);
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8004d42:	4618      	mov	r0, r3
}
 8004d44:	b003      	add	sp, #12
 8004d46:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004d48:	691f      	ldr	r7, [r3, #16]
 8004d4a:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 8004d4e:	f04f 0c07 	mov.w	ip, #7
 8004d52:	fa0c fc02 	lsl.w	ip, ip, r2
 8004d56:	ea27 070c 	bic.w	r7, r7, ip
 8004d5a:	611f      	str	r7, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004d5c:	691f      	ldr	r7, [r3, #16]
 8004d5e:	fa06 f202 	lsl.w	r2, r6, r2
 8004d62:	433a      	orrs	r2, r7
 8004d64:	611a      	str	r2, [r3, #16]
 8004d66:	e7d5      	b.n	8004d14 <HAL_ADC_ConfigChannel+0x40>
  else if (sConfig->Rank < 13U)
 8004d68:	290c      	cmp	r1, #12
 8004d6a:	f04f 011f 	mov.w	r1, #31
 8004d6e:	d80b      	bhi.n	8004d88 <HAL_ADC_ConfigChannel+0xb4>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004d70:	6b1e      	ldr	r6, [r3, #48]	; 0x30
 8004d72:	3a23      	subs	r2, #35	; 0x23
 8004d74:	4091      	lsls	r1, r2
 8004d76:	ea26 0101 	bic.w	r1, r6, r1
 8004d7a:	6319      	str	r1, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004d7c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004d7e:	fa04 f202 	lsl.w	r2, r4, r2
 8004d82:	430a      	orrs	r2, r1
 8004d84:	631a      	str	r2, [r3, #48]	; 0x30
 8004d86:	e7d6      	b.n	8004d36 <HAL_ADC_ConfigChannel+0x62>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004d88:	6ade      	ldr	r6, [r3, #44]	; 0x2c
 8004d8a:	3a41      	subs	r2, #65	; 0x41
 8004d8c:	4091      	lsls	r1, r2
 8004d8e:	ea26 0101 	bic.w	r1, r6, r1
 8004d92:	62d9      	str	r1, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004d94:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004d96:	fa04 f202 	lsl.w	r2, r4, r2
 8004d9a:	430a      	orrs	r2, r1
 8004d9c:	62da      	str	r2, [r3, #44]	; 0x2c
 8004d9e:	e7ca      	b.n	8004d36 <HAL_ADC_ConfigChannel+0x62>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004da0:	2d12      	cmp	r5, #18
 8004da2:	d104      	bne.n	8004dae <HAL_ADC_ConfigChannel+0xda>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004da4:	4a10      	ldr	r2, [pc, #64]	; (8004de8 <HAL_ADC_ConfigChannel+0x114>)
 8004da6:	6853      	ldr	r3, [r2, #4]
 8004da8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004dac:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004dae:	f1a5 0310 	sub.w	r3, r5, #16
 8004db2:	2b01      	cmp	r3, #1
 8004db4:	d8c2      	bhi.n	8004d3c <HAL_ADC_ConfigChannel+0x68>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004db6:	4a0c      	ldr	r2, [pc, #48]	; (8004de8 <HAL_ADC_ConfigChannel+0x114>)
 8004db8:	6853      	ldr	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8004dba:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004dbc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004dc0:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8004dc2:	d1bb      	bne.n	8004d3c <HAL_ADC_ConfigChannel+0x68>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004dc4:	4b09      	ldr	r3, [pc, #36]	; (8004dec <HAL_ADC_ConfigChannel+0x118>)
 8004dc6:	4a0a      	ldr	r2, [pc, #40]	; (8004df0 <HAL_ADC_ConfigChannel+0x11c>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	fbb3 f2f2 	udiv	r2, r3, r2
 8004dce:	230a      	movs	r3, #10
 8004dd0:	4353      	muls	r3, r2
        counter--;
 8004dd2:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8004dd4:	9b01      	ldr	r3, [sp, #4]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d0b0      	beq.n	8004d3c <HAL_ADC_ConfigChannel+0x68>
        counter--;
 8004dda:	9b01      	ldr	r3, [sp, #4]
 8004ddc:	3b01      	subs	r3, #1
 8004dde:	e7f8      	b.n	8004dd2 <HAL_ADC_ConfigChannel+0xfe>
  __HAL_LOCK(hadc);
 8004de0:	2002      	movs	r0, #2
 8004de2:	e7af      	b.n	8004d44 <HAL_ADC_ConfigChannel+0x70>
 8004de4:	40012000 	.word	0x40012000
 8004de8:	40012300 	.word	0x40012300
 8004dec:	2000000c 	.word	0x2000000c
 8004df0:	000f4240 	.word	0x000f4240

08004df4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004df4:	4a07      	ldr	r2, [pc, #28]	; (8004e14 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8004df6:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004df8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004dfc:	041b      	lsls	r3, r3, #16
 8004dfe:	0c1b      	lsrs	r3, r3, #16
 8004e00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004e04:	0200      	lsls	r0, r0, #8
 8004e06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e0a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8004e0e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8004e10:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8004e12:	4770      	bx	lr
 8004e14:	e000ed00 	.word	0xe000ed00

08004e18 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004e18:	4b17      	ldr	r3, [pc, #92]	; (8004e78 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004e1a:	b570      	push	{r4, r5, r6, lr}
 8004e1c:	68dc      	ldr	r4, [r3, #12]
 8004e1e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e22:	f1c4 0507 	rsb	r5, r4, #7
 8004e26:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e28:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e2c:	bf28      	it	cs
 8004e2e:	2504      	movcs	r5, #4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e30:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e34:	2b06      	cmp	r3, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e36:	fa06 f305 	lsl.w	r3, r6, r5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e3a:	bf8c      	ite	hi
 8004e3c:	3c03      	subhi	r4, #3
 8004e3e:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e40:	ea21 0303 	bic.w	r3, r1, r3
 8004e44:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e46:	fa06 f404 	lsl.w	r4, r6, r4
 8004e4a:	ea22 0404 	bic.w	r4, r2, r4
  if ((int32_t)(IRQn) >= 0)
 8004e4e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e50:	ea43 0304 	orr.w	r3, r3, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e54:	bfa8      	it	ge
 8004e56:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 8004e5a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e5e:	bfbc      	itt	lt
 8004e60:	f000 000f 	andlt.w	r0, r0, #15
 8004e64:	4a05      	ldrlt	r2, [pc, #20]	; (8004e7c <HAL_NVIC_SetPriority+0x64>)
 8004e66:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e68:	bfaa      	itet	ge
 8004e6a:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e6e:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e70:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8004e74:	bd70      	pop	{r4, r5, r6, pc}
 8004e76:	bf00      	nop
 8004e78:	e000ed00 	.word	0xe000ed00
 8004e7c:	e000ed14 	.word	0xe000ed14

08004e80 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004e80:	2800      	cmp	r0, #0
 8004e82:	db08      	blt.n	8004e96 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004e84:	0942      	lsrs	r2, r0, #5
 8004e86:	2301      	movs	r3, #1
 8004e88:	f000 001f 	and.w	r0, r0, #31
 8004e8c:	fa03 f000 	lsl.w	r0, r3, r0
 8004e90:	4b01      	ldr	r3, [pc, #4]	; (8004e98 <HAL_NVIC_EnableIRQ+0x18>)
 8004e92:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004e96:	4770      	bx	lr
 8004e98:	e000e100 	.word	0xe000e100

08004e9c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e9c:	3801      	subs	r0, #1
 8004e9e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8004ea2:	d20a      	bcs.n	8004eba <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004ea4:	4b06      	ldr	r3, [pc, #24]	; (8004ec0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ea6:	4a07      	ldr	r2, [pc, #28]	; (8004ec4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004ea8:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004eaa:	21f0      	movs	r1, #240	; 0xf0
 8004eac:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004eb0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004eb2:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004eb4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004eb6:	601a      	str	r2, [r3, #0]
 8004eb8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8004eba:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8004ebc:	4770      	bx	lr
 8004ebe:	bf00      	nop
 8004ec0:	e000e010 	.word	0xe000e010
 8004ec4:	e000ed00 	.word	0xe000ed00

08004ec8 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004ec8:	6803      	ldr	r3, [r0, #0]
 8004eca:	b2da      	uxtb	r2, r3
 8004ecc:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004ed0:	f023 0303 	bic.w	r3, r3, #3
 8004ed4:	2118      	movs	r1, #24
 8004ed6:	3a10      	subs	r2, #16
 8004ed8:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004edc:	4904      	ldr	r1, [pc, #16]	; (8004ef0 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 8004ede:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004ee0:	bf88      	it	hi
 8004ee2:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004ee4:	5c89      	ldrb	r1, [r1, r2]
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004ee6:	6583      	str	r3, [r0, #88]	; 0x58
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004ee8:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  
  return hdma->StreamBaseAddress;
}
 8004eea:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8004eec:	4770      	bx	lr
 8004eee:	bf00      	nop
 8004ef0:	0801659c 	.word	0x0801659c

08004ef4 <HAL_DMA_Init>:
{
 8004ef4:	b570      	push	{r4, r5, r6, lr}
 8004ef6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004ef8:	f7ff fd50 	bl	800499c <HAL_GetTick>
 8004efc:	4605      	mov	r5, r0
  if(hdma == NULL)
 8004efe:	2c00      	cmp	r4, #0
 8004f00:	d071      	beq.n	8004fe6 <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 8004f02:	2300      	movs	r3, #0
 8004f04:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8004f08:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8004f0a:	2302      	movs	r3, #2
 8004f0c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8004f10:	6813      	ldr	r3, [r2, #0]
 8004f12:	f023 0301 	bic.w	r3, r3, #1
 8004f16:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004f18:	6821      	ldr	r1, [r4, #0]
 8004f1a:	680b      	ldr	r3, [r1, #0]
 8004f1c:	07d8      	lsls	r0, r3, #31
 8004f1e:	d43c      	bmi.n	8004f9a <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 8004f20:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004f22:	4d32      	ldr	r5, [pc, #200]	; (8004fec <HAL_DMA_Init+0xf8>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f24:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004f26:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004f28:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	68e2      	ldr	r2, [r4, #12]
 8004f30:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f32:	6922      	ldr	r2, [r4, #16]
 8004f34:	4313      	orrs	r3, r2
 8004f36:	6962      	ldr	r2, [r4, #20]
 8004f38:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f3a:	69e2      	ldr	r2, [r4, #28]
 8004f3c:	4303      	orrs	r3, r0
 8004f3e:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f40:	6a22      	ldr	r2, [r4, #32]
 8004f42:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004f44:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004f46:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004f48:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004f4c:	bf02      	ittt	eq
 8004f4e:	e9d4 560b 	ldrdeq	r5, r6, [r4, #44]	; 0x2c
 8004f52:	4335      	orreq	r5, r6
 8004f54:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 8004f56:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 8004f58:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004f5a:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004f5c:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8004f60:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004f64:	d10b      	bne.n	8004f7e <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 8004f66:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004f68:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8004f6a:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004f6c:	b13d      	cbz	r5, 8004f7e <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004f6e:	b9f8      	cbnz	r0, 8004fb0 <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 8004f70:	2a01      	cmp	r2, #1
 8004f72:	d02d      	beq.n	8004fd0 <HAL_DMA_Init+0xdc>
 8004f74:	d301      	bcc.n	8004f7a <HAL_DMA_Init+0x86>
 8004f76:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004f78:	d101      	bne.n	8004f7e <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f7a:	01ea      	lsls	r2, r5, #7
 8004f7c:	d42b      	bmi.n	8004fd6 <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 8004f7e:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004f80:	4620      	mov	r0, r4
 8004f82:	f7ff ffa1 	bl	8004ec8 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004f86:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004f88:	233f      	movs	r3, #63	; 0x3f
 8004f8a:	4093      	lsls	r3, r2
 8004f8c:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f8e:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8004f90:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f92:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8004f94:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8004f98:	e009      	b.n	8004fae <HAL_DMA_Init+0xba>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004f9a:	f7ff fcff 	bl	800499c <HAL_GetTick>
 8004f9e:	1b40      	subs	r0, r0, r5
 8004fa0:	2805      	cmp	r0, #5
 8004fa2:	d9b9      	bls.n	8004f18 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004fa4:	2320      	movs	r3, #32
 8004fa6:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004fa8:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 8004faa:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8004fae:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004fb0:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8004fb4:	d113      	bne.n	8004fde <HAL_DMA_Init+0xea>
    switch (tmp)
 8004fb6:	2a03      	cmp	r2, #3
 8004fb8:	d8e1      	bhi.n	8004f7e <HAL_DMA_Init+0x8a>
 8004fba:	a001      	add	r0, pc, #4	; (adr r0, 8004fc0 <HAL_DMA_Init+0xcc>)
 8004fbc:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8004fc0:	08004fd7 	.word	0x08004fd7
 8004fc4:	08004f7b 	.word	0x08004f7b
 8004fc8:	08004fd7 	.word	0x08004fd7
 8004fcc:	08004fd1 	.word	0x08004fd1
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004fd0:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8004fd4:	d1d3      	bne.n	8004f7e <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004fd6:	2340      	movs	r3, #64	; 0x40
 8004fd8:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8004fda:	2001      	movs	r0, #1
 8004fdc:	e7e5      	b.n	8004faa <HAL_DMA_Init+0xb6>
    switch (tmp)
 8004fde:	2a02      	cmp	r2, #2
 8004fe0:	d9f9      	bls.n	8004fd6 <HAL_DMA_Init+0xe2>
 8004fe2:	2a03      	cmp	r2, #3
 8004fe4:	e7c8      	b.n	8004f78 <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 8004fe6:	2001      	movs	r0, #1
 8004fe8:	e7e1      	b.n	8004fae <HAL_DMA_Init+0xba>
 8004fea:	bf00      	nop
 8004fec:	f010803f 	.word	0xf010803f

08004ff0 <HAL_DMA_Start_IT>:
{
 8004ff0:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 8004ff2:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 8004ff6:	2c01      	cmp	r4, #1
 8004ff8:	d032      	beq.n	8005060 <HAL_DMA_Start_IT+0x70>
 8004ffa:	2401      	movs	r4, #1
 8004ffc:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8005000:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005004:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(HAL_DMA_STATE_READY == hdma->State)
 8005006:	2c01      	cmp	r4, #1
 8005008:	f04f 0500 	mov.w	r5, #0
 800500c:	f04f 0402 	mov.w	r4, #2
 8005010:	d124      	bne.n	800505c <HAL_DMA_Start_IT+0x6c>
    hdma->State = HAL_DMA_STATE_BUSY;
 8005012:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005016:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005018:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800501a:	6825      	ldr	r5, [r4, #0]
 800501c:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 8005020:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8005022:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005024:	6883      	ldr	r3, [r0, #8]
 8005026:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 8005028:	bf0e      	itee	eq
 800502a:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 800502c:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 800502e:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005030:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 8005032:	bf08      	it	eq
 8005034:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005036:	233f      	movs	r3, #63	; 0x3f
 8005038:	4093      	lsls	r3, r2
 800503a:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800503c:	6823      	ldr	r3, [r4, #0]
 800503e:	f043 0316 	orr.w	r3, r3, #22
 8005042:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8005044:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8005046:	b11b      	cbz	r3, 8005050 <HAL_DMA_Start_IT+0x60>
      hdma->Instance->CR  |= DMA_IT_HT;
 8005048:	6823      	ldr	r3, [r4, #0]
 800504a:	f043 0308 	orr.w	r3, r3, #8
 800504e:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8005050:	6823      	ldr	r3, [r4, #0]
 8005052:	f043 0301 	orr.w	r3, r3, #1
 8005056:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005058:	2000      	movs	r0, #0
}
 800505a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 800505c:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 8005060:	2002      	movs	r0, #2
 8005062:	e7fa      	b.n	800505a <HAL_DMA_Start_IT+0x6a>

08005064 <HAL_DMA_IRQHandler>:
{
 8005064:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 8005066:	2300      	movs	r3, #0
 8005068:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 800506a:	4b5c      	ldr	r3, [pc, #368]	; (80051dc <HAL_DMA_IRQHandler+0x178>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800506c:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 800506e:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005070:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8005072:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005074:	2208      	movs	r2, #8
 8005076:	409a      	lsls	r2, r3
 8005078:	4232      	tst	r2, r6
{
 800507a:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800507c:	d00c      	beq.n	8005098 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800507e:	6801      	ldr	r1, [r0, #0]
 8005080:	6808      	ldr	r0, [r1, #0]
 8005082:	0740      	lsls	r0, r0, #29
 8005084:	d508      	bpl.n	8005098 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005086:	6808      	ldr	r0, [r1, #0]
 8005088:	f020 0004 	bic.w	r0, r0, #4
 800508c:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800508e:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005090:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005092:	f042 0201 	orr.w	r2, r2, #1
 8005096:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005098:	2201      	movs	r2, #1
 800509a:	409a      	lsls	r2, r3
 800509c:	4232      	tst	r2, r6
 800509e:	d008      	beq.n	80050b2 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80050a0:	6821      	ldr	r1, [r4, #0]
 80050a2:	6949      	ldr	r1, [r1, #20]
 80050a4:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80050a6:	bf41      	itttt	mi
 80050a8:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80050aa:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 80050ac:	f042 0202 	orrmi.w	r2, r2, #2
 80050b0:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80050b2:	2204      	movs	r2, #4
 80050b4:	409a      	lsls	r2, r3
 80050b6:	4232      	tst	r2, r6
 80050b8:	d008      	beq.n	80050cc <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80050ba:	6821      	ldr	r1, [r4, #0]
 80050bc:	6809      	ldr	r1, [r1, #0]
 80050be:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80050c0:	bf41      	itttt	mi
 80050c2:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80050c4:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 80050c6:	f042 0204 	orrmi.w	r2, r2, #4
 80050ca:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80050cc:	2210      	movs	r2, #16
 80050ce:	409a      	lsls	r2, r3
 80050d0:	4232      	tst	r2, r6
 80050d2:	d010      	beq.n	80050f6 <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80050d4:	6823      	ldr	r3, [r4, #0]
 80050d6:	6819      	ldr	r1, [r3, #0]
 80050d8:	0709      	lsls	r1, r1, #28
 80050da:	d50c      	bpl.n	80050f6 <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80050dc:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80050de:	681a      	ldr	r2, [r3, #0]
 80050e0:	0350      	lsls	r0, r2, #13
 80050e2:	d537      	bpl.n	8005154 <HAL_DMA_IRQHandler+0xf0>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	0319      	lsls	r1, r3, #12
 80050e8:	d401      	bmi.n	80050ee <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 80050ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80050ec:	e000      	b.n	80050f0 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80050ee:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 80050f0:	b10b      	cbz	r3, 80050f6 <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 80050f2:	4620      	mov	r0, r4
 80050f4:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80050f6:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80050f8:	2220      	movs	r2, #32
 80050fa:	408a      	lsls	r2, r1
 80050fc:	4232      	tst	r2, r6
 80050fe:	d03a      	beq.n	8005176 <HAL_DMA_IRQHandler+0x112>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005100:	6823      	ldr	r3, [r4, #0]
 8005102:	6818      	ldr	r0, [r3, #0]
 8005104:	06c6      	lsls	r6, r0, #27
 8005106:	d536      	bpl.n	8005176 <HAL_DMA_IRQHandler+0x112>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005108:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800510a:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 800510e:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005110:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005112:	d127      	bne.n	8005164 <HAL_DMA_IRQHandler+0x100>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005114:	f022 0216 	bic.w	r2, r2, #22
 8005118:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800511a:	695a      	ldr	r2, [r3, #20]
 800511c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005120:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005122:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005124:	b90a      	cbnz	r2, 800512a <HAL_DMA_IRQHandler+0xc6>
 8005126:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8005128:	b11a      	cbz	r2, 8005132 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	f022 0208 	bic.w	r2, r2, #8
 8005130:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005132:	233f      	movs	r3, #63	; 0x3f
 8005134:	408b      	lsls	r3, r1
 8005136:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 8005138:	2300      	movs	r3, #0
 800513a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 800513e:	2301      	movs	r3, #1
 8005140:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8005144:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 8005146:	2b00      	cmp	r3, #0
 8005148:	d045      	beq.n	80051d6 <HAL_DMA_IRQHandler+0x172>
      hdma->XferErrorCallback(hdma);
 800514a:	4620      	mov	r0, r4
}
 800514c:	b003      	add	sp, #12
 800514e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 8005152:	4718      	bx	r3
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005158:	bf5e      	ittt	pl
 800515a:	681a      	ldrpl	r2, [r3, #0]
 800515c:	f022 0208 	bicpl.w	r2, r2, #8
 8005160:	601a      	strpl	r2, [r3, #0]
 8005162:	e7c2      	b.n	80050ea <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005164:	0350      	lsls	r0, r2, #13
 8005166:	d527      	bpl.n	80051b8 <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	0319      	lsls	r1, r3, #12
 800516c:	d431      	bmi.n	80051d2 <HAL_DMA_IRQHandler+0x16e>
          if(hdma->XferM1CpltCallback != NULL)
 800516e:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8005170:	b10b      	cbz	r3, 8005176 <HAL_DMA_IRQHandler+0x112>
          hdma->XferCpltCallback(hdma);
 8005172:	4620      	mov	r0, r4
 8005174:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005176:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005178:	b36b      	cbz	r3, 80051d6 <HAL_DMA_IRQHandler+0x172>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800517a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800517c:	07da      	lsls	r2, r3, #31
 800517e:	d519      	bpl.n	80051b4 <HAL_DMA_IRQHandler+0x150>
      hdma->State = HAL_DMA_STATE_ABORT;
 8005180:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 8005182:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 8005184:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8005188:	6813      	ldr	r3, [r2, #0]
 800518a:	f023 0301 	bic.w	r3, r3, #1
 800518e:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005190:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8005194:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 8005198:	9b01      	ldr	r3, [sp, #4]
 800519a:	3301      	adds	r3, #1
 800519c:	42bb      	cmp	r3, r7
 800519e:	9301      	str	r3, [sp, #4]
 80051a0:	d802      	bhi.n	80051a8 <HAL_DMA_IRQHandler+0x144>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80051a2:	6813      	ldr	r3, [r2, #0]
 80051a4:	07db      	lsls	r3, r3, #31
 80051a6:	d4f7      	bmi.n	8005198 <HAL_DMA_IRQHandler+0x134>
      __HAL_UNLOCK(hdma);
 80051a8:	2300      	movs	r3, #0
 80051aa:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 80051ae:	2301      	movs	r3, #1
 80051b0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 80051b4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80051b6:	e7c6      	b.n	8005146 <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80051b8:	681a      	ldr	r2, [r3, #0]
 80051ba:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 80051be:	d108      	bne.n	80051d2 <HAL_DMA_IRQHandler+0x16e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80051c0:	6819      	ldr	r1, [r3, #0]
 80051c2:	f021 0110 	bic.w	r1, r1, #16
 80051c6:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80051c8:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 80051ca:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 80051ce:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 80051d2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80051d4:	e7cc      	b.n	8005170 <HAL_DMA_IRQHandler+0x10c>
}
 80051d6:	b003      	add	sp, #12
 80051d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051da:	bf00      	nop
 80051dc:	2000000c 	.word	0x2000000c

080051e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80051e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051e4:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80051e6:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051e8:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8005398 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80051ec:	4a68      	ldr	r2, [pc, #416]	; (8005390 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80051ee:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 800539c <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80051f2:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80051f4:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 80051f6:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80051f8:	9d01      	ldr	r5, [sp, #4]
    ioposition = 0x01U << position;
 80051fa:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80051fc:	4025      	ands	r5, r4
    if(iocurrent == ioposition)
 80051fe:	42ac      	cmp	r4, r5
 8005200:	f040 80b0 	bne.w	8005364 <HAL_GPIO_Init+0x184>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005204:	684c      	ldr	r4, [r1, #4]
 8005206:	f024 0c10 	bic.w	ip, r4, #16
 800520a:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 800520e:	2603      	movs	r6, #3
 8005210:	f10c 37ff 	add.w	r7, ip, #4294967295	; 0xffffffff
 8005214:	fa06 f60e 	lsl.w	r6, r6, lr
 8005218:	2f01      	cmp	r7, #1
 800521a:	ea6f 0606 	mvn.w	r6, r6
 800521e:	d811      	bhi.n	8005244 <HAL_GPIO_Init+0x64>
        temp = GPIOx->OSPEEDR; 
 8005220:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005222:	ea07 0a06 	and.w	sl, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005226:	68cf      	ldr	r7, [r1, #12]
 8005228:	fa07 f70e 	lsl.w	r7, r7, lr
 800522c:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8005230:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8005232:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005234:	ea27 0a05 	bic.w	sl, r7, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005238:	f3c4 1700 	ubfx	r7, r4, #4, #1
 800523c:	409f      	lsls	r7, r3
 800523e:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OTYPER = temp;
 8005242:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8005244:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005246:	ea07 0a06 	and.w	sl, r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800524a:	688f      	ldr	r7, [r1, #8]
 800524c:	fa07 f70e 	lsl.w	r7, r7, lr
 8005250:	ea47 070a 	orr.w	r7, r7, sl
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005254:	f1bc 0f02 	cmp.w	ip, #2
      GPIOx->PUPDR = temp;
 8005258:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800525a:	d116      	bne.n	800528a <HAL_GPIO_Init+0xaa>
        temp = GPIOx->AFR[position >> 3U];
 800525c:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8005260:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005264:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8005268:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800526c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8005270:	f04f 0c0f 	mov.w	ip, #15
 8005274:	fa0c fc0b 	lsl.w	ip, ip, fp
 8005278:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800527c:	690f      	ldr	r7, [r1, #16]
 800527e:	fa07 f70b 	lsl.w	r7, r7, fp
 8005282:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->AFR[position >> 3U] = temp;
 8005286:	f8ca 7020 	str.w	r7, [sl, #32]
      temp = GPIOx->MODER;
 800528a:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800528c:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800528e:	f004 0703 	and.w	r7, r4, #3
 8005292:	fa07 fe0e 	lsl.w	lr, r7, lr
 8005296:	ea4e 0606 	orr.w	r6, lr, r6
      GPIOx->MODER = temp;
 800529a:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800529c:	00e6      	lsls	r6, r4, #3
 800529e:	d561      	bpl.n	8005364 <HAL_GPIO_Init+0x184>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80052a0:	f04f 0b00 	mov.w	fp, #0
 80052a4:	f8cd b00c 	str.w	fp, [sp, #12]
 80052a8:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80052ac:	4e39      	ldr	r6, [pc, #228]	; (8005394 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80052ae:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80052b2:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80052b6:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80052ba:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80052be:	9703      	str	r7, [sp, #12]
 80052c0:	9f03      	ldr	r7, [sp, #12]
 80052c2:	f023 0703 	bic.w	r7, r3, #3
 80052c6:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80052ca:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80052ce:	f003 0e03 	and.w	lr, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80052d2:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80052d6:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80052da:	f04f 0c0f 	mov.w	ip, #15
 80052de:	fa0c fc0e 	lsl.w	ip, ip, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80052e2:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80052e4:	ea2a 0c0c 	bic.w	ip, sl, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80052e8:	d043      	beq.n	8005372 <HAL_GPIO_Init+0x192>
 80052ea:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80052ee:	42b0      	cmp	r0, r6
 80052f0:	d041      	beq.n	8005376 <HAL_GPIO_Init+0x196>
 80052f2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80052f6:	42b0      	cmp	r0, r6
 80052f8:	d03f      	beq.n	800537a <HAL_GPIO_Init+0x19a>
 80052fa:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80052fe:	42b0      	cmp	r0, r6
 8005300:	d03d      	beq.n	800537e <HAL_GPIO_Init+0x19e>
 8005302:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8005306:	42b0      	cmp	r0, r6
 8005308:	d03b      	beq.n	8005382 <HAL_GPIO_Init+0x1a2>
 800530a:	4548      	cmp	r0, r9
 800530c:	d03b      	beq.n	8005386 <HAL_GPIO_Init+0x1a6>
 800530e:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8005312:	42b0      	cmp	r0, r6
 8005314:	d039      	beq.n	800538a <HAL_GPIO_Init+0x1aa>
 8005316:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800531a:	42b0      	cmp	r0, r6
 800531c:	bf14      	ite	ne
 800531e:	2608      	movne	r6, #8
 8005320:	2607      	moveq	r6, #7
 8005322:	fa06 f60e 	lsl.w	r6, r6, lr
 8005326:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 800532a:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 800532c:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 800532e:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005330:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8005334:	bf0c      	ite	eq
 8005336:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8005338:	432e      	orrne	r6, r5
        }
        EXTI->IMR = temp;
 800533a:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 800533c:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800533e:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8005342:	bf0c      	ite	eq
 8005344:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8005346:	432e      	orrne	r6, r5
        }
        EXTI->EMR = temp;
 8005348:	6056      	str	r6, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800534a:	6896      	ldr	r6, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800534c:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8005350:	bf0c      	ite	eq
 8005352:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8005354:	432e      	orrne	r6, r5
        }
        EXTI->RTSR = temp;
 8005356:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 8005358:	68d6      	ldr	r6, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800535a:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 800535c:	bf54      	ite	pl
 800535e:	403e      	andpl	r6, r7
        {
          temp |= iocurrent;
 8005360:	432e      	orrmi	r6, r5
        }
        EXTI->FTSR = temp;
 8005362:	60d6      	str	r6, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005364:	3301      	adds	r3, #1
 8005366:	2b10      	cmp	r3, #16
 8005368:	f47f af45 	bne.w	80051f6 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 800536c:	b005      	add	sp, #20
 800536e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005372:	465e      	mov	r6, fp
 8005374:	e7d5      	b.n	8005322 <HAL_GPIO_Init+0x142>
 8005376:	2601      	movs	r6, #1
 8005378:	e7d3      	b.n	8005322 <HAL_GPIO_Init+0x142>
 800537a:	2602      	movs	r6, #2
 800537c:	e7d1      	b.n	8005322 <HAL_GPIO_Init+0x142>
 800537e:	2603      	movs	r6, #3
 8005380:	e7cf      	b.n	8005322 <HAL_GPIO_Init+0x142>
 8005382:	2604      	movs	r6, #4
 8005384:	e7cd      	b.n	8005322 <HAL_GPIO_Init+0x142>
 8005386:	2605      	movs	r6, #5
 8005388:	e7cb      	b.n	8005322 <HAL_GPIO_Init+0x142>
 800538a:	2606      	movs	r6, #6
 800538c:	e7c9      	b.n	8005322 <HAL_GPIO_Init+0x142>
 800538e:	bf00      	nop
 8005390:	40013c00 	.word	0x40013c00
 8005394:	40020000 	.word	0x40020000
 8005398:	40023800 	.word	0x40023800
 800539c:	40021400 	.word	0x40021400

080053a0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80053a0:	b10a      	cbz	r2, 80053a6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80053a2:	6181      	str	r1, [r0, #24]
  }
}
 80053a4:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80053a6:	0409      	lsls	r1, r1, #16
 80053a8:	e7fb      	b.n	80053a2 <HAL_GPIO_WritePin+0x2>

080053aa <HAL_GPIO_EXTI_Callback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80053aa:	4770      	bx	lr

080053ac <HAL_GPIO_EXTI_IRQHandler>:
{
 80053ac:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80053ae:	4b04      	ldr	r3, [pc, #16]	; (80053c0 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 80053b0:	6959      	ldr	r1, [r3, #20]
 80053b2:	4201      	tst	r1, r0
 80053b4:	d002      	beq.n	80053bc <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80053b6:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80053b8:	f7ff fff7 	bl	80053aa <HAL_GPIO_EXTI_Callback>
}
 80053bc:	bd08      	pop	{r3, pc}
 80053be:	bf00      	nop
 80053c0:	40013c00 	.word	0x40013c00

080053c4 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80053c4:	6801      	ldr	r1, [r0, #0]
 80053c6:	694b      	ldr	r3, [r1, #20]
 80053c8:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 80053cc:	f04f 0200 	mov.w	r2, #0
 80053d0:	d010      	beq.n	80053f4 <I2C_IsAcknowledgeFailed+0x30>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053d2:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 80053d6:	614b      	str	r3, [r1, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
    hi2c->State               = HAL_I2C_STATE_READY;
 80053d8:	2320      	movs	r3, #32
    hi2c->PreviousState       = I2C_STATE_NONE;
 80053da:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80053dc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053e0:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80053e4:	6c03      	ldr	r3, [r0, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053e6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80053ea:	f043 0304 	orr.w	r3, r3, #4
 80053ee:	6403      	str	r3, [r0, #64]	; 0x40

    return HAL_ERROR;
 80053f0:	2001      	movs	r0, #1
 80053f2:	4770      	bx	lr
  }
  return HAL_OK;
 80053f4:	4618      	mov	r0, r3
}
 80053f6:	4770      	bx	lr

080053f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 80053f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053fc:	4604      	mov	r4, r0
 80053fe:	4616      	mov	r6, r2
 8005400:	4698      	mov	r8, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005402:	b28f      	uxth	r7, r1
 8005404:	6825      	ldr	r5, [r4, #0]
 8005406:	6968      	ldr	r0, [r5, #20]
 8005408:	ea37 0000 	bics.w	r0, r7, r0
 800540c:	d017      	beq.n	800543e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x46>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800540e:	696b      	ldr	r3, [r5, #20]
 8005410:	055a      	lsls	r2, r3, #21
 8005412:	d516      	bpl.n	8005442 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005414:	682b      	ldr	r3, [r5, #0]
 8005416:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800541a:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800541c:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8005420:	616b      	str	r3, [r5, #20]
      hi2c->State               = HAL_I2C_STATE_READY;
 8005422:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005424:	2300      	movs	r3, #0
 8005426:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005428:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800542c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005430:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005432:	f042 0204 	orr.w	r2, r2, #4
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005436:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8005438:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 800543c:	2001      	movs	r0, #1
}
 800543e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8005442:	1c73      	adds	r3, r6, #1
 8005444:	d0df      	beq.n	8005406 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xe>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005446:	f7ff faa9 	bl	800499c <HAL_GetTick>
 800544a:	eba0 0008 	sub.w	r0, r0, r8
 800544e:	42b0      	cmp	r0, r6
 8005450:	d801      	bhi.n	8005456 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5e>
 8005452:	2e00      	cmp	r6, #0
 8005454:	d1d6      	bne.n	8005404 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005456:	2300      	movs	r3, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8005458:	2220      	movs	r2, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 800545a:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800545c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005460:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005464:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005466:	f042 0220 	orr.w	r2, r2, #32
 800546a:	e7e4      	b.n	8005436 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x3e>

0800546c <I2C_WaitOnBTFFlagUntilTimeout>:
{
 800546c:	b570      	push	{r4, r5, r6, lr}
 800546e:	4604      	mov	r4, r0
 8005470:	460d      	mov	r5, r1
 8005472:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005474:	6823      	ldr	r3, [r4, #0]
 8005476:	695b      	ldr	r3, [r3, #20]
 8005478:	075b      	lsls	r3, r3, #29
 800547a:	d501      	bpl.n	8005480 <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 800547c:	2000      	movs	r0, #0
}
 800547e:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005480:	4620      	mov	r0, r4
 8005482:	f7ff ff9f 	bl	80053c4 <I2C_IsAcknowledgeFailed>
 8005486:	b9a8      	cbnz	r0, 80054b4 <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 8005488:	1c6a      	adds	r2, r5, #1
 800548a:	d0f3      	beq.n	8005474 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800548c:	f7ff fa86 	bl	800499c <HAL_GetTick>
 8005490:	1b80      	subs	r0, r0, r6
 8005492:	42a8      	cmp	r0, r5
 8005494:	d801      	bhi.n	800549a <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 8005496:	2d00      	cmp	r5, #0
 8005498:	d1ec      	bne.n	8005474 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        hi2c->PreviousState     = I2C_STATE_NONE;
 800549a:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 800549c:	2220      	movs	r2, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 800549e:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80054a0:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80054a4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80054a8:	6c22      	ldr	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80054aa:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80054ae:	f042 0220 	orr.w	r2, r2, #32
 80054b2:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 80054b4:	2001      	movs	r0, #1
 80054b6:	e7e2      	b.n	800547e <I2C_WaitOnBTFFlagUntilTimeout+0x12>

080054b8 <I2C_WaitOnFlagUntilTimeout>:
{
 80054b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054bc:	9e08      	ldr	r6, [sp, #32]
 80054be:	4604      	mov	r4, r0
 80054c0:	4690      	mov	r8, r2
 80054c2:	461f      	mov	r7, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80054c4:	ea4f 4911 	mov.w	r9, r1, lsr #16
 80054c8:	b28d      	uxth	r5, r1
 80054ca:	6821      	ldr	r1, [r4, #0]
 80054cc:	f1b9 0f01 	cmp.w	r9, #1
 80054d0:	bf0c      	ite	eq
 80054d2:	694b      	ldreq	r3, [r1, #20]
 80054d4:	698b      	ldrne	r3, [r1, #24]
 80054d6:	ea35 0303 	bics.w	r3, r5, r3
 80054da:	bf0c      	ite	eq
 80054dc:	2301      	moveq	r3, #1
 80054de:	2300      	movne	r3, #0
 80054e0:	4598      	cmp	r8, r3
 80054e2:	d001      	beq.n	80054e8 <I2C_WaitOnFlagUntilTimeout+0x30>
  return HAL_OK;
 80054e4:	2000      	movs	r0, #0
 80054e6:	e016      	b.n	8005516 <I2C_WaitOnFlagUntilTimeout+0x5e>
    if (Timeout != HAL_MAX_DELAY)
 80054e8:	1c7b      	adds	r3, r7, #1
 80054ea:	d0ef      	beq.n	80054cc <I2C_WaitOnFlagUntilTimeout+0x14>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054ec:	f7ff fa56 	bl	800499c <HAL_GetTick>
 80054f0:	1b80      	subs	r0, r0, r6
 80054f2:	42b8      	cmp	r0, r7
 80054f4:	d801      	bhi.n	80054fa <I2C_WaitOnFlagUntilTimeout+0x42>
 80054f6:	2f00      	cmp	r7, #0
 80054f8:	d1e7      	bne.n	80054ca <I2C_WaitOnFlagUntilTimeout+0x12>
        hi2c->PreviousState     = I2C_STATE_NONE;
 80054fa:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 80054fc:	2220      	movs	r2, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 80054fe:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005500:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005504:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005508:	6c22      	ldr	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800550a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800550e:	f042 0220 	orr.w	r2, r2, #32
 8005512:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8005514:	2001      	movs	r0, #1
}
 8005516:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800551a <I2C_WaitOnTXEFlagUntilTimeout>:
{
 800551a:	b570      	push	{r4, r5, r6, lr}
 800551c:	4604      	mov	r4, r0
 800551e:	460d      	mov	r5, r1
 8005520:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005522:	6823      	ldr	r3, [r4, #0]
 8005524:	695b      	ldr	r3, [r3, #20]
 8005526:	061b      	lsls	r3, r3, #24
 8005528:	d501      	bpl.n	800552e <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;
 800552a:	2000      	movs	r0, #0
}
 800552c:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800552e:	4620      	mov	r0, r4
 8005530:	f7ff ff48 	bl	80053c4 <I2C_IsAcknowledgeFailed>
 8005534:	b9a8      	cbnz	r0, 8005562 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 8005536:	1c6a      	adds	r2, r5, #1
 8005538:	d0f3      	beq.n	8005522 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800553a:	f7ff fa2f 	bl	800499c <HAL_GetTick>
 800553e:	1b80      	subs	r0, r0, r6
 8005540:	42a8      	cmp	r0, r5
 8005542:	d801      	bhi.n	8005548 <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 8005544:	2d00      	cmp	r5, #0
 8005546:	d1ec      	bne.n	8005522 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005548:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 800554a:	2220      	movs	r2, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 800554c:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800554e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005552:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005556:	6c22      	ldr	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8005558:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800555c:	f042 0220 	orr.w	r2, r2, #32
 8005560:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 8005562:	2001      	movs	r0, #1
 8005564:	e7e2      	b.n	800552c <I2C_WaitOnTXEFlagUntilTimeout+0x12>
	...

08005568 <HAL_I2C_Init>:
{
 8005568:	b570      	push	{r4, r5, r6, lr}
  if (hi2c == NULL)
 800556a:	4604      	mov	r4, r0
 800556c:	b908      	cbnz	r0, 8005572 <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 800556e:	2001      	movs	r0, #1
}
 8005570:	bd70      	pop	{r4, r5, r6, pc}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005572:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005576:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800557a:	b91b      	cbnz	r3, 8005584 <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 800557c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8005580:	f7fe ffee 	bl	8004560 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8005584:	2324      	movs	r3, #36	; 0x24
 8005586:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 800558a:	6823      	ldr	r3, [r4, #0]
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	f022 0201 	bic.w	r2, r2, #1
 8005592:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005594:	681a      	ldr	r2, [r3, #0]
 8005596:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800559a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80055a2:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80055a4:	f000 fe90 	bl	80062c8 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80055a8:	6863      	ldr	r3, [r4, #4]
 80055aa:	4a41      	ldr	r2, [pc, #260]	; (80056b0 <HAL_I2C_Init+0x148>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d84d      	bhi.n	800564c <HAL_I2C_Init+0xe4>
 80055b0:	4a40      	ldr	r2, [pc, #256]	; (80056b4 <HAL_I2C_Init+0x14c>)
 80055b2:	4290      	cmp	r0, r2
 80055b4:	d9db      	bls.n	800556e <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80055b6:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 80055b8:	493f      	ldr	r1, [pc, #252]	; (80056b8 <HAL_I2C_Init+0x150>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80055ba:	6855      	ldr	r5, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 80055bc:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80055c0:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 80055c4:	430d      	orrs	r5, r1
 80055c6:	6055      	str	r5, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80055c8:	6a15      	ldr	r5, [r2, #32]
 80055ca:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 80055ce:	3101      	adds	r1, #1
 80055d0:	4329      	orrs	r1, r5
 80055d2:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80055d4:	69d1      	ldr	r1, [r2, #28]
 80055d6:	4d36      	ldr	r5, [pc, #216]	; (80056b0 <HAL_I2C_Init+0x148>)
 80055d8:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 80055dc:	42ab      	cmp	r3, r5
 80055de:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80055e2:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 80055e6:	d848      	bhi.n	800567a <HAL_I2C_Init+0x112>
 80055e8:	005b      	lsls	r3, r3, #1
 80055ea:	fbb0 f0f3 	udiv	r0, r0, r3
 80055ee:	1c43      	adds	r3, r0, #1
 80055f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80055f4:	2b04      	cmp	r3, #4
 80055f6:	bf38      	it	cc
 80055f8:	2304      	movcc	r3, #4
 80055fa:	430b      	orrs	r3, r1
 80055fc:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80055fe:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 8005602:	6811      	ldr	r1, [r2, #0]
 8005604:	4303      	orrs	r3, r0
 8005606:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 800560a:	430b      	orrs	r3, r1
 800560c:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800560e:	6891      	ldr	r1, [r2, #8]
 8005610:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 8005614:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 8005618:	4303      	orrs	r3, r0
 800561a:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800561e:	430b      	orrs	r3, r1
 8005620:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005622:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 8005626:	68d1      	ldr	r1, [r2, #12]
 8005628:	4303      	orrs	r3, r0
 800562a:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800562e:	430b      	orrs	r3, r1
 8005630:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8005632:	6813      	ldr	r3, [r2, #0]
 8005634:	f043 0301 	orr.w	r3, r3, #1
 8005638:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800563a:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 800563c:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800563e:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005640:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005644:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005646:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 800564a:	e791      	b.n	8005570 <HAL_I2C_Init+0x8>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800564c:	4a1b      	ldr	r2, [pc, #108]	; (80056bc <HAL_I2C_Init+0x154>)
 800564e:	4290      	cmp	r0, r2
 8005650:	d98d      	bls.n	800556e <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005652:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8005654:	4e18      	ldr	r6, [pc, #96]	; (80056b8 <HAL_I2C_Init+0x150>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005656:	6855      	ldr	r5, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8005658:	fbb0 f6f6 	udiv	r6, r0, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800565c:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8005660:	4335      	orrs	r5, r6
 8005662:	6055      	str	r5, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005664:	6a15      	ldr	r5, [r2, #32]
 8005666:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800566a:	4371      	muls	r1, r6
 800566c:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8005670:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8005674:	fbb1 f1f6 	udiv	r1, r1, r6
 8005678:	e7a9      	b.n	80055ce <HAL_I2C_Init+0x66>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800567a:	68a5      	ldr	r5, [r4, #8]
 800567c:	b955      	cbnz	r5, 8005694 <HAL_I2C_Init+0x12c>
 800567e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005682:	fbb0 f0f3 	udiv	r0, r0, r3
 8005686:	1c43      	adds	r3, r0, #1
 8005688:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800568c:	b16b      	cbz	r3, 80056aa <HAL_I2C_Init+0x142>
 800568e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005692:	e7b2      	b.n	80055fa <HAL_I2C_Init+0x92>
 8005694:	2519      	movs	r5, #25
 8005696:	436b      	muls	r3, r5
 8005698:	fbb0 f0f3 	udiv	r0, r0, r3
 800569c:	1c43      	adds	r3, r0, #1
 800569e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056a2:	b113      	cbz	r3, 80056aa <HAL_I2C_Init+0x142>
 80056a4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80056a8:	e7a7      	b.n	80055fa <HAL_I2C_Init+0x92>
 80056aa:	2301      	movs	r3, #1
 80056ac:	e7a5      	b.n	80055fa <HAL_I2C_Init+0x92>
 80056ae:	bf00      	nop
 80056b0:	000186a0 	.word	0x000186a0
 80056b4:	001e847f 	.word	0x001e847f
 80056b8:	000f4240 	.word	0x000f4240
 80056bc:	003d08ff 	.word	0x003d08ff

080056c0 <HAL_I2C_Master_Transmit>:
{
 80056c0:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 80056c4:	4604      	mov	r4, r0
 80056c6:	461f      	mov	r7, r3
 80056c8:	460d      	mov	r5, r1
 80056ca:	4690      	mov	r8, r2
  uint32_t tickstart = HAL_GetTick();
 80056cc:	f7ff f966 	bl	800499c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 80056d0:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80056d4:	2b20      	cmp	r3, #32
  uint32_t tickstart = HAL_GetTick();
 80056d6:	4606      	mov	r6, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 80056d8:	d004      	beq.n	80056e4 <HAL_I2C_Master_Transmit+0x24>
    return HAL_BUSY;
 80056da:	2502      	movs	r5, #2
}
 80056dc:	4628      	mov	r0, r5
 80056de:	b004      	add	sp, #16
 80056e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80056e4:	9000      	str	r0, [sp, #0]
 80056e6:	2319      	movs	r3, #25
 80056e8:	2201      	movs	r2, #1
 80056ea:	495b      	ldr	r1, [pc, #364]	; (8005858 <HAL_I2C_Master_Transmit+0x198>)
 80056ec:	4620      	mov	r0, r4
 80056ee:	f7ff fee3 	bl	80054b8 <I2C_WaitOnFlagUntilTimeout>
 80056f2:	2800      	cmp	r0, #0
 80056f4:	d1f1      	bne.n	80056da <HAL_I2C_Master_Transmit+0x1a>
    __HAL_LOCK(hi2c);
 80056f6:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80056fa:	2b01      	cmp	r3, #1
 80056fc:	d0ed      	beq.n	80056da <HAL_I2C_Master_Transmit+0x1a>
 80056fe:	2301      	movs	r3, #1
 8005700:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005704:	6823      	ldr	r3, [r4, #0]
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 800570a:	bf5e      	ittt	pl
 800570c:	681a      	ldrpl	r2, [r3, #0]
 800570e:	f042 0201 	orrpl.w	r2, r2, #1
 8005712:	601a      	strpl	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005714:	681a      	ldr	r2, [r3, #0]
 8005716:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800571a:	601a      	str	r2, [r3, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800571c:	2221      	movs	r2, #33	; 0x21
 800571e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005722:	2210      	movs	r2, #16
 8005724:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005728:	2200      	movs	r2, #0
 800572a:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 800572c:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800572e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005730:	8522      	strh	r2, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005732:	4a4a      	ldr	r2, [pc, #296]	; (800585c <HAL_I2C_Master_Transmit+0x19c>)
 8005734:	62e2      	str	r2, [r4, #44]	; 0x2c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005736:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    hi2c->pBuffPtr    = pData;
 8005738:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800573c:	2a08      	cmp	r2, #8
 800573e:	d004      	beq.n	800574a <HAL_I2C_Master_Transmit+0x8a>
 8005740:	2a01      	cmp	r2, #1
 8005742:	d002      	beq.n	800574a <HAL_I2C_Master_Transmit+0x8a>
 8005744:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8005748:	d104      	bne.n	8005754 <HAL_I2C_Master_Transmit+0x94>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800574a:	681a      	ldr	r2, [r3, #0]
 800574c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005750:	601a      	str	r2, [r3, #0]
 8005752:	e002      	b.n	800575a <HAL_I2C_Master_Transmit+0x9a>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005754:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8005756:	2a12      	cmp	r2, #18
 8005758:	d0f7      	beq.n	800574a <HAL_I2C_Master_Transmit+0x8a>
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800575a:	2200      	movs	r2, #0
 800575c:	9600      	str	r6, [sp, #0]
 800575e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005760:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005764:	4620      	mov	r0, r4
 8005766:	f7ff fea7 	bl	80054b8 <I2C_WaitOnFlagUntilTimeout>
 800576a:	6822      	ldr	r2, [r4, #0]
 800576c:	b138      	cbz	r0, 800577e <HAL_I2C_Master_Transmit+0xbe>
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800576e:	6813      	ldr	r3, [r2, #0]
 8005770:	05db      	lsls	r3, r3, #23
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005772:	bf44      	itt	mi
 8005774:	f44f 7300 	movmi.w	r3, #512	; 0x200
 8005778:	6423      	strmi	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 800577a:	2501      	movs	r5, #1
 800577c:	e7ae      	b.n	80056dc <HAL_I2C_Master_Transmit+0x1c>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800577e:	6923      	ldr	r3, [r4, #16]
 8005780:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005784:	d121      	bne.n	80057ca <HAL_I2C_Master_Transmit+0x10a>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005786:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 800578a:	6115      	str	r5, [r2, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800578c:	4633      	mov	r3, r6
 800578e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005790:	4933      	ldr	r1, [pc, #204]	; (8005860 <HAL_I2C_Master_Transmit+0x1a0>)
 8005792:	4620      	mov	r0, r4
 8005794:	f7ff fe30 	bl	80053f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005798:	4605      	mov	r5, r0
 800579a:	2800      	cmp	r0, #0
 800579c:	d1ed      	bne.n	800577a <HAL_I2C_Master_Transmit+0xba>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800579e:	6823      	ldr	r3, [r4, #0]
 80057a0:	9003      	str	r0, [sp, #12]
 80057a2:	695a      	ldr	r2, [r3, #20]
 80057a4:	9203      	str	r2, [sp, #12]
 80057a6:	699b      	ldr	r3, [r3, #24]
 80057a8:	9303      	str	r3, [sp, #12]
 80057aa:	9b03      	ldr	r3, [sp, #12]
    while (hi2c->XferSize > 0U)
 80057ac:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80057ae:	b9f3      	cbnz	r3, 80057ee <HAL_I2C_Master_Transmit+0x12e>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057b0:	6821      	ldr	r1, [r4, #0]
 80057b2:	680a      	ldr	r2, [r1, #0]
 80057b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057b8:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80057ba:	2220      	movs	r2, #32
 80057bc:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 80057c0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80057c4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 80057c8:	e788      	b.n	80056dc <HAL_I2C_Master_Transmit+0x1c>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80057ca:	11eb      	asrs	r3, r5, #7
 80057cc:	f003 0306 	and.w	r3, r3, #6
 80057d0:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 80057d4:	6113      	str	r3, [r2, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80057d6:	4923      	ldr	r1, [pc, #140]	; (8005864 <HAL_I2C_Master_Transmit+0x1a4>)
 80057d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80057da:	4633      	mov	r3, r6
 80057dc:	4620      	mov	r0, r4
 80057de:	f7ff fe0b 	bl	80053f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80057e2:	2800      	cmp	r0, #0
 80057e4:	d1c9      	bne.n	800577a <HAL_I2C_Master_Transmit+0xba>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80057e6:	6823      	ldr	r3, [r4, #0]
 80057e8:	b2ed      	uxtb	r5, r5
 80057ea:	611d      	str	r5, [r3, #16]
 80057ec:	e7ce      	b.n	800578c <HAL_I2C_Master_Transmit+0xcc>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80057ee:	4632      	mov	r2, r6
 80057f0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80057f2:	4620      	mov	r0, r4
 80057f4:	f7ff fe91 	bl	800551a <I2C_WaitOnTXEFlagUntilTimeout>
 80057f8:	b140      	cbz	r0, 800580c <HAL_I2C_Master_Transmit+0x14c>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80057fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80057fc:	2b04      	cmp	r3, #4
 80057fe:	d1bc      	bne.n	800577a <HAL_I2C_Master_Transmit+0xba>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005800:	6822      	ldr	r2, [r4, #0]
 8005802:	6813      	ldr	r3, [r2, #0]
 8005804:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005808:	6013      	str	r3, [r2, #0]
 800580a:	e7b6      	b.n	800577a <HAL_I2C_Master_Transmit+0xba>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800580c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800580e:	6820      	ldr	r0, [r4, #0]
 8005810:	461a      	mov	r2, r3
 8005812:	f812 1b01 	ldrb.w	r1, [r2], #1
 8005816:	6101      	str	r1, [r0, #16]
      hi2c->pBuffPtr++;
 8005818:	6262      	str	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800581a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800581c:	3a01      	subs	r2, #1
 800581e:	b292      	uxth	r2, r2
 8005820:	8562      	strh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8005822:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005824:	6947      	ldr	r7, [r0, #20]
      hi2c->XferSize--;
 8005826:	1e51      	subs	r1, r2, #1
 8005828:	b289      	uxth	r1, r1
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800582a:	077f      	lsls	r7, r7, #29
      hi2c->XferSize--;
 800582c:	8521      	strh	r1, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800582e:	d50a      	bpl.n	8005846 <HAL_I2C_Master_Transmit+0x186>
 8005830:	b149      	cbz	r1, 8005846 <HAL_I2C_Master_Transmit+0x186>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005832:	7859      	ldrb	r1, [r3, #1]
 8005834:	6101      	str	r1, [r0, #16]
        hi2c->pBuffPtr++;
 8005836:	3302      	adds	r3, #2
 8005838:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 800583a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800583c:	3b01      	subs	r3, #1
 800583e:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 8005840:	3a02      	subs	r2, #2
        hi2c->XferCount--;
 8005842:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8005844:	8522      	strh	r2, [r4, #40]	; 0x28
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005846:	4632      	mov	r2, r6
 8005848:	990a      	ldr	r1, [sp, #40]	; 0x28
 800584a:	4620      	mov	r0, r4
 800584c:	f7ff fe0e 	bl	800546c <I2C_WaitOnBTFFlagUntilTimeout>
 8005850:	2800      	cmp	r0, #0
 8005852:	d0ab      	beq.n	80057ac <HAL_I2C_Master_Transmit+0xec>
 8005854:	e7d1      	b.n	80057fa <HAL_I2C_Master_Transmit+0x13a>
 8005856:	bf00      	nop
 8005858:	00100002 	.word	0x00100002
 800585c:	ffff0000 	.word	0xffff0000
 8005860:	00010002 	.word	0x00010002
 8005864:	00010008 	.word	0x00010008

08005868 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800586a:	4604      	mov	r4, r0
 800586c:	2800      	cmp	r0, #0
 800586e:	d041      	beq.n	80058f4 <HAL_I2S_Init+0x8c>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005870:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8005874:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005878:	b92b      	cbnz	r3, 8005886 <HAL_I2S_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800587a:	4b42      	ldr	r3, [pc, #264]	; (8005984 <HAL_I2S_Init+0x11c>)
    hi2s->Lock = HAL_UNLOCKED;
 800587c:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8005880:	6343      	str	r3, [r0, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005882:	f7fe fea7 	bl	80045d4 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005886:	2102      	movs	r1, #2

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005888:	6822      	ldr	r2, [r4, #0]
  hi2s->State = HAL_I2S_STATE_BUSY;
 800588a:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800588e:	69d3      	ldr	r3, [r2, #28]
 8005890:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005894:	f023 030f 	bic.w	r3, r3, #15
 8005898:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800589a:	6963      	ldr	r3, [r4, #20]
  hi2s->Instance->I2SPR = 0x0002U;
 800589c:	6211      	str	r1, [r2, #32]
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800589e:	428b      	cmp	r3, r1
 80058a0:	d031      	beq.n	8005906 <HAL_I2S_Init+0x9e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80058a2:	68e3      	ldr	r3, [r4, #12]
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80058a4:	2b00      	cmp	r3, #0
      /* Packet length is 32 bits */
      packetlength = 32U;
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80058a6:	68a3      	ldr	r3, [r4, #8]
      packetlength = 16U;
 80058a8:	bf14      	ite	ne
 80058aa:	2520      	movne	r5, #32
 80058ac:	2510      	moveq	r5, #16
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80058ae:	2001      	movs	r0, #1
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80058b0:	2b20      	cmp	r3, #32
      packetlength = packetlength * 2U;
 80058b2:	bf98      	it	ls
 80058b4:	006d      	lslls	r5, r5, #1
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80058b6:	f000 fdbf 	bl	8006438 <HAL_RCCEx_GetPeriphCLKFreq>
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80058ba:	6923      	ldr	r3, [r4, #16]
 80058bc:	6961      	ldr	r1, [r4, #20]
 80058be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80058c2:	d11b      	bne.n	80058fc <HAL_I2S_Init+0x94>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80058c4:	68e3      	ldr	r3, [r4, #12]
 80058c6:	220a      	movs	r2, #10
 80058c8:	b1b3      	cbz	r3, 80058f8 <HAL_I2S_Init+0x90>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80058ca:	00ab      	lsls	r3, r5, #2
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80058cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80058d0:	4353      	muls	r3, r2
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80058d2:	220a      	movs	r2, #10
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80058d4:	fbb3 f3f1 	udiv	r3, r3, r1
 80058d8:	3305      	adds	r3, #5
    tmp = tmp / 10U;
 80058da:	fbb3 f3f2 	udiv	r3, r3, r2

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80058de:	f003 0201 	and.w	r2, r3, #1

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80058e2:	0212      	lsls	r2, r2, #8
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80058e4:	085b      	lsrs	r3, r3, #1
    i2sdiv = 2U;
    i2sodd = 0U;
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80058e6:	1e99      	subs	r1, r3, #2
 80058e8:	29fd      	cmp	r1, #253	; 0xfd
 80058ea:	d90e      	bls.n	800590a <HAL_I2S_Init+0xa2>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80058ec:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80058ee:	f043 0310 	orr.w	r3, r3, #16
 80058f2:	6463      	str	r3, [r4, #68]	; 0x44
    return HAL_ERROR;
 80058f4:	2001      	movs	r0, #1
 80058f6:	e044      	b.n	8005982 <HAL_I2S_Init+0x11a>
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80058f8:	00eb      	lsls	r3, r5, #3
 80058fa:	e7e7      	b.n	80058cc <HAL_I2S_Init+0x64>
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80058fc:	230a      	movs	r3, #10
 80058fe:	fbb0 f0f5 	udiv	r0, r0, r5
 8005902:	4343      	muls	r3, r0
 8005904:	e7e5      	b.n	80058d2 <HAL_I2S_Init+0x6a>
    i2sodd = 0U;
 8005906:	2200      	movs	r2, #0
 8005908:	e7ed      	b.n	80058e6 <HAL_I2S_Init+0x7e>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800590a:	4313      	orrs	r3, r2
 800590c:	6922      	ldr	r2, [r4, #16]
 800590e:	6821      	ldr	r1, [r4, #0]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005910:	68e5      	ldr	r5, [r4, #12]
 8005912:	69a0      	ldr	r0, [r4, #24]
 8005914:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8005994 <HAL_I2S_Init+0x12c>
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005918:	4313      	orrs	r3, r2
 800591a:	620b      	str	r3, [r1, #32]
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800591c:	e9d4 6301 	ldrd	r6, r3, [r4, #4]
 8005920:	ea46 0203 	orr.w	r2, r6, r3
 8005924:	69cf      	ldr	r7, [r1, #28]
 8005926:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800592a:	432a      	orrs	r2, r5
 800592c:	4302      	orrs	r2, r0
 800592e:	ea07 070c 	and.w	r7, r7, ip
 8005932:	433a      	orrs	r2, r7
 8005934:	61ca      	str	r2, [r1, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8005936:	6a22      	ldr	r2, [r4, #32]
 8005938:	2a01      	cmp	r2, #1
 800593a:	d11d      	bne.n	8005978 <HAL_I2S_Init+0x110>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800593c:	4a12      	ldr	r2, [pc, #72]	; (8005988 <HAL_I2S_Init+0x120>)
 800593e:	6362      	str	r2, [r4, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005940:	4f12      	ldr	r7, [pc, #72]	; (800598c <HAL_I2S_Init+0x124>)
 8005942:	4a13      	ldr	r2, [pc, #76]	; (8005990 <HAL_I2S_Init+0x128>)
 8005944:	42b9      	cmp	r1, r7
 8005946:	bf18      	it	ne
 8005948:	f04f 2240 	movne.w	r2, #1073758208	; 0x40004000
 800594c:	432b      	orrs	r3, r5
 800594e:	69d1      	ldr	r1, [r2, #28]
 8005950:	ea01 010c 	and.w	r1, r1, ip
 8005954:	61d1      	str	r1, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8005956:	2102      	movs	r1, #2
 8005958:	6211      	str	r1, [r2, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800595a:	69d7      	ldr	r7, [r2, #28]
 800595c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005960:	4303      	orrs	r3, r0

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005962:	f436 7100 	bics.w	r1, r6, #512	; 0x200
 8005966:	ea43 0307 	orr.w	r3, r3, r7
 800596a:	bf14      	ite	ne
 800596c:	2100      	movne	r1, #0
 800596e:	f44f 7180 	moveq.w	r1, #256	; 0x100
 8005972:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
                                    (uint16_t)hi2s->Init.CPOL))));

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005974:	430b      	orrs	r3, r1
 8005976:	61d3      	str	r3, [r2, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005978:	2000      	movs	r0, #0
  hi2s->State     = HAL_I2S_STATE_READY;
 800597a:	2301      	movs	r3, #1
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800597c:	6460      	str	r0, [r4, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800597e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41

  return HAL_OK;
}
 8005982:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005984:	08005a81 	.word	0x08005a81
 8005988:	08005ba5 	.word	0x08005ba5
 800598c:	40003800 	.word	0x40003800
 8005990:	40003400 	.word	0x40003400
 8005994:	fffff040 	.word	0xfffff040

08005998 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8005998:	b538      	push	{r3, r4, r5, lr}
 800599a:	4604      	mov	r4, r0
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 800599c:	2900      	cmp	r1, #0
 800599e:	d04e      	beq.n	8005a3e <HAL_I2S_Transmit_DMA+0xa6>
 80059a0:	2a00      	cmp	r2, #0
 80059a2:	d04c      	beq.n	8005a3e <HAL_I2S_Transmit_DMA+0xa6>
  {
    return  HAL_ERROR;
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80059a4:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	d00a      	beq.n	80059c2 <HAL_I2S_Transmit_DMA+0x2a>
 80059ac:	2301      	movs	r3, #1
 80059ae:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 80059b2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80059b6:	2b01      	cmp	r3, #1
 80059b8:	f04f 0300 	mov.w	r3, #0
 80059bc:	d003      	beq.n	80059c6 <HAL_I2S_Transmit_DMA+0x2e>
  {
    __HAL_UNLOCK(hi2s);
 80059be:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  __HAL_LOCK(hi2s);
 80059c2:	2002      	movs	r0, #2
 80059c4:	e027      	b.n	8005a16 <HAL_I2S_Transmit_DMA+0x7e>
    return HAL_BUSY;
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80059c6:	2003      	movs	r0, #3
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
  hi2s->pTxBuffPtr = pData;

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80059c8:	6825      	ldr	r5, [r4, #0]
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80059ca:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80059ce:	6463      	str	r3, [r4, #68]	; 0x44
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80059d0:	69eb      	ldr	r3, [r5, #28]
  hi2s->pTxBuffPtr = pData;
 80059d2:	6261      	str	r1, [r4, #36]	; 0x24
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80059d4:	f003 0307 	and.w	r3, r3, #7

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80059d8:	4283      	cmp	r3, r0
 80059da:	d001      	beq.n	80059e0 <HAL_I2S_Transmit_DMA+0x48>
 80059dc:	2b05      	cmp	r3, #5
 80059de:	d11b      	bne.n	8005a18 <HAL_I2S_Transmit_DMA+0x80>
  {
    hi2s->TxXferSize = (Size << 1U);
 80059e0:	0053      	lsls	r3, r2, #1
 80059e2:	b29b      	uxth	r3, r3
 80059e4:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 80059e6:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2s->TxXferSize = Size;
    hi2s->TxXferCount = Size;
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 80059e8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80059ea:	4b16      	ldr	r3, [pc, #88]	; (8005a44 <HAL_I2S_Transmit_DMA+0xac>)
 80059ec:	6403      	str	r3, [r0, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 80059ee:	4b16      	ldr	r3, [pc, #88]	; (8005a48 <HAL_I2S_Transmit_DMA+0xb0>)
 80059f0:	63c3      	str	r3, [r0, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 80059f2:	4b16      	ldr	r3, [pc, #88]	; (8005a4c <HAL_I2S_Transmit_DMA+0xb4>)
 80059f4:	64c3      	str	r3, [r0, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80059f6:	f105 020c 	add.w	r2, r5, #12
                                 (uint32_t)hi2s->pTxBuffPtr,
                                 (uint32_t)&hi2s->Instance->DR,
                                 hi2s->TxXferSize))
 80059fa:	8d23      	ldrh	r3, [r4, #40]	; 0x28
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80059fc:	f7ff faf8 	bl	8004ff0 <HAL_DMA_Start_IT>
 8005a00:	b168      	cbz	r0, 8005a1e <HAL_I2S_Transmit_DMA+0x86>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005a02:	6c63      	ldr	r3, [r4, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8005a04:	2001      	movs	r0, #1
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005a06:	f043 0308 	orr.w	r3, r3, #8
 8005a0a:	6463      	str	r3, [r4, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8005a0c:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
  }

  __HAL_UNLOCK(hi2s);
 8005a10:	2300      	movs	r3, #0
 8005a12:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  return HAL_OK;
}
 8005a16:	bd38      	pop	{r3, r4, r5, pc}
    hi2s->TxXferSize = Size;
 8005a18:	8522      	strh	r2, [r4, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8005a1a:	8562      	strh	r2, [r4, #42]	; 0x2a
 8005a1c:	e7e4      	b.n	80059e8 <HAL_I2S_Transmit_DMA+0x50>
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8005a1e:	6823      	ldr	r3, [r4, #0]
 8005a20:	69da      	ldr	r2, [r3, #28]
 8005a22:	0551      	lsls	r1, r2, #21
    __HAL_I2S_ENABLE(hi2s);
 8005a24:	bf5e      	ittt	pl
 8005a26:	69da      	ldrpl	r2, [r3, #28]
 8005a28:	f442 6280 	orrpl.w	r2, r2, #1024	; 0x400
 8005a2c:	61da      	strpl	r2, [r3, #28]
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8005a2e:	685a      	ldr	r2, [r3, #4]
 8005a30:	0792      	lsls	r2, r2, #30
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005a32:	bf5e      	ittt	pl
 8005a34:	685a      	ldrpl	r2, [r3, #4]
 8005a36:	f042 0202 	orrpl.w	r2, r2, #2
 8005a3a:	605a      	strpl	r2, [r3, #4]
 8005a3c:	e7e8      	b.n	8005a10 <HAL_I2S_Transmit_DMA+0x78>
    return  HAL_ERROR;
 8005a3e:	2001      	movs	r0, #1
 8005a40:	e7e9      	b.n	8005a16 <HAL_I2S_Transmit_DMA+0x7e>
 8005a42:	bf00      	nop
 8005a44:	08005a51 	.word	0x08005a51
 8005a48:	08005a5b 	.word	0x08005a5b
 8005a4c:	08005b7b 	.word	0x08005b7b

08005a50 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005a50:	b508      	push	{r3, lr}

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8005a52:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8005a54:	f7fb fb76 	bl	8001144 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005a58:	bd08      	pop	{r3, pc}

08005a5a <I2S_DMATxCplt>:
  if (hdma->Init.Mode == DMA_NORMAL)
 8005a5a:	69c1      	ldr	r1, [r0, #28]
{
 8005a5c:	b508      	push	{r3, lr}
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005a5e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if (hdma->Init.Mode == DMA_NORMAL)
 8005a60:	b941      	cbnz	r1, 8005a74 <I2S_DMATxCplt+0x1a>
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005a62:	6818      	ldr	r0, [r3, #0]
 8005a64:	6842      	ldr	r2, [r0, #4]
 8005a66:	f022 0202 	bic.w	r2, r2, #2
 8005a6a:	6042      	str	r2, [r0, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8005a6c:	2201      	movs	r2, #1
    hi2s->TxXferCount = 0U;
 8005a6e:	8559      	strh	r1, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8005a70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  HAL_I2S_TxCpltCallback(hi2s);
 8005a74:	4618      	mov	r0, r3
 8005a76:	f7fb fb57 	bl	8001128 <HAL_I2S_TxCpltCallback>
}
 8005a7a:	bd08      	pop	{r3, pc}

08005a7c <HAL_I2S_RxCpltCallback>:
 8005a7c:	4770      	bx	lr

08005a7e <HAL_I2S_ErrorCallback>:
 8005a7e:	4770      	bx	lr

08005a80 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005a80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8005a82:	6803      	ldr	r3, [r0, #0]
 8005a84:	689a      	ldr	r2, [r3, #8]
 8005a86:	9201      	str	r2, [sp, #4]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005a88:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8005a8c:	2a04      	cmp	r2, #4
{
 8005a8e:	4604      	mov	r4, r0
  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005a90:	d136      	bne.n	8005b00 <I2S_IRQHandler+0x80>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8005a92:	9a01      	ldr	r2, [sp, #4]
 8005a94:	07d1      	lsls	r1, r2, #31
 8005a96:	d517      	bpl.n	8005ac8 <I2S_IRQHandler+0x48>
 8005a98:	685a      	ldr	r2, [r3, #4]
 8005a9a:	0652      	lsls	r2, r2, #25
 8005a9c:	d514      	bpl.n	8005ac8 <I2S_IRQHandler+0x48>
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005a9e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8005aa0:	68d9      	ldr	r1, [r3, #12]
 8005aa2:	f822 1b02 	strh.w	r1, [r2], #2
  hi2s->pRxBuffPtr++;
 8005aa6:	62c2      	str	r2, [r0, #44]	; 0x2c
  hi2s->RxXferCount--;
 8005aa8:	8e42      	ldrh	r2, [r0, #50]	; 0x32
 8005aaa:	3a01      	subs	r2, #1
 8005aac:	b292      	uxth	r2, r2
 8005aae:	8642      	strh	r2, [r0, #50]	; 0x32
  if (hi2s->RxXferCount == 0U)
 8005ab0:	8e42      	ldrh	r2, [r0, #50]	; 0x32
 8005ab2:	b292      	uxth	r2, r2
 8005ab4:	b942      	cbnz	r2, 8005ac8 <I2S_IRQHandler+0x48>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005ab6:	685a      	ldr	r2, [r3, #4]
 8005ab8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005abc:	605a      	str	r2, [r3, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    HAL_I2S_RxCpltCallback(hi2s);
 8005ac4:	f7ff ffda 	bl	8005a7c <HAL_I2S_RxCpltCallback>
    {
      I2S_Receive_IT(hi2s);
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005ac8:	9b01      	ldr	r3, [sp, #4]
 8005aca:	0659      	lsls	r1, r3, #25
 8005acc:	d518      	bpl.n	8005b00 <I2S_IRQHandler+0x80>
 8005ace:	6823      	ldr	r3, [r4, #0]
 8005ad0:	685a      	ldr	r2, [r3, #4]
 8005ad2:	0692      	lsls	r2, r2, #26
 8005ad4:	d514      	bpl.n	8005b00 <I2S_IRQHandler+0x80>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005ad6:	685a      	ldr	r2, [r3, #4]
 8005ad8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005adc:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005ade:	2200      	movs	r2, #0
 8005ae0:	9202      	str	r2, [sp, #8]
 8005ae2:	68da      	ldr	r2, [r3, #12]
 8005ae4:	9202      	str	r2, [sp, #8]
 8005ae6:	689b      	ldr	r3, [r3, #8]
 8005ae8:	9302      	str	r3, [sp, #8]
 8005aea:	9b02      	ldr	r3, [sp, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005aec:	2301      	movs	r3, #1
 8005aee:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005af2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005af4:	f043 0302 	orr.w	r3, r3, #2
 8005af8:	6463      	str	r3, [r4, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005afa:	4620      	mov	r0, r4
 8005afc:	f7ff ffbf 	bl	8005a7e <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005b00:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8005b04:	2b03      	cmp	r3, #3
 8005b06:	d136      	bne.n	8005b76 <I2S_IRQHandler+0xf6>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005b08:	9b01      	ldr	r3, [sp, #4]
 8005b0a:	079b      	lsls	r3, r3, #30
 8005b0c:	d519      	bpl.n	8005b42 <I2S_IRQHandler+0xc2>
 8005b0e:	6822      	ldr	r2, [r4, #0]
 8005b10:	6853      	ldr	r3, [r2, #4]
 8005b12:	0618      	lsls	r0, r3, #24
 8005b14:	d515      	bpl.n	8005b42 <I2S_IRQHandler+0xc2>
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8005b16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b18:	f833 1b02 	ldrh.w	r1, [r3], #2
 8005b1c:	60d1      	str	r1, [r2, #12]
  hi2s->pTxBuffPtr++;
 8005b1e:	6263      	str	r3, [r4, #36]	; 0x24
  hi2s->TxXferCount--;
 8005b20:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005b22:	3b01      	subs	r3, #1
 8005b24:	b29b      	uxth	r3, r3
 8005b26:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (hi2s->TxXferCount == 0U)
 8005b28:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005b2a:	b29b      	uxth	r3, r3
 8005b2c:	b94b      	cbnz	r3, 8005b42 <I2S_IRQHandler+0xc2>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005b2e:	6853      	ldr	r3, [r2, #4]
 8005b30:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005b34:	6053      	str	r3, [r2, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8005b36:	2301      	movs	r3, #1
 8005b38:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    HAL_I2S_TxCpltCallback(hi2s);
 8005b3c:	4620      	mov	r0, r4
 8005b3e:	f7fb faf3 	bl	8001128 <HAL_I2S_TxCpltCallback>
    {
      I2S_Transmit_IT(hi2s);
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005b42:	9b01      	ldr	r3, [sp, #4]
 8005b44:	0719      	lsls	r1, r3, #28
 8005b46:	d516      	bpl.n	8005b76 <I2S_IRQHandler+0xf6>
 8005b48:	6823      	ldr	r3, [r4, #0]
 8005b4a:	685a      	ldr	r2, [r3, #4]
 8005b4c:	0692      	lsls	r2, r2, #26
 8005b4e:	d512      	bpl.n	8005b76 <I2S_IRQHandler+0xf6>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005b50:	685a      	ldr	r2, [r3, #4]
 8005b52:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005b56:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005b58:	2200      	movs	r2, #0
 8005b5a:	9203      	str	r2, [sp, #12]
 8005b5c:	689b      	ldr	r3, [r3, #8]
 8005b5e:	9303      	str	r3, [sp, #12]
 8005b60:	9b03      	ldr	r3, [sp, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005b62:	2301      	movs	r3, #1
 8005b64:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005b68:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005b6a:	f043 0304 	orr.w	r3, r3, #4
 8005b6e:	6463      	str	r3, [r4, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005b70:	4620      	mov	r0, r4
 8005b72:	f7ff ff84 	bl	8005a7e <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005b76:	b004      	add	sp, #16
 8005b78:	bd10      	pop	{r4, pc}

08005b7a <I2S_DMAError>:
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005b7a:	6b80      	ldr	r0, [r0, #56]	; 0x38
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8005b7c:	6802      	ldr	r2, [r0, #0]
{
 8005b7e:	b508      	push	{r3, lr}
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8005b80:	6853      	ldr	r3, [r2, #4]
 8005b82:	f023 0303 	bic.w	r3, r3, #3
 8005b86:	6053      	str	r3, [r2, #4]
  hi2s->TxXferCount = 0U;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	8543      	strh	r3, [r0, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8005b8c:	8643      	strh	r3, [r0, #50]	; 0x32
  hi2s->State = HAL_I2S_STATE_READY;
 8005b8e:	2301      	movs	r3, #1
 8005b90:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005b94:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005b96:	f043 0308 	orr.w	r3, r3, #8
 8005b9a:	6443      	str	r3, [r0, #68]	; 0x44
  HAL_I2S_ErrorCallback(hi2s);
 8005b9c:	f7ff ff6f 	bl	8005a7e <HAL_I2S_ErrorCallback>
}
 8005ba0:	bd08      	pop	{r3, pc}

08005ba2 <HAL_I2SEx_TxRxCpltCallback>:
 8005ba2:	4770      	bx	lr

08005ba4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005ba4:	b510      	push	{r4, lr}
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8005ba6:	6802      	ldr	r2, [r0, #0]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8005ba8:	498e      	ldr	r1, [pc, #568]	; (8005de4 <HAL_I2SEx_FullDuplex_IRQHandler+0x240>)
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8005baa:	6893      	ldr	r3, [r2, #8]
{
 8005bac:	b086      	sub	sp, #24
 8005bae:	4604      	mov	r4, r0
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8005bb0:	9300      	str	r3, [sp, #0]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8005bb2:	4b8d      	ldr	r3, [pc, #564]	; (8005de8 <HAL_I2SEx_FullDuplex_IRQHandler+0x244>)
 8005bb4:	428a      	cmp	r2, r1
 8005bb6:	bf18      	it	ne
 8005bb8:	f04f 2340 	movne.w	r3, #1073758208	; 0x40004000
 8005bbc:	6899      	ldr	r1, [r3, #8]
 8005bbe:	9101      	str	r1, [sp, #4]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8005bc0:	6851      	ldr	r1, [r2, #4]
 8005bc2:	9102      	str	r1, [sp, #8]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8005bc4:	6859      	ldr	r1, [r3, #4]
 8005bc6:	9103      	str	r1, [sp, #12]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005bc8:	6841      	ldr	r1, [r0, #4]
 8005bca:	f431 7100 	bics.w	r1, r1, #512	; 0x200
 8005bce:	f040 8093 	bne.w	8005cf8 <HAL_I2SEx_FullDuplex_IRQHandler+0x154>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8005bd2:	9b00      	ldr	r3, [sp, #0]
 8005bd4:	0799      	lsls	r1, r3, #30
 8005bd6:	d51a      	bpl.n	8005c0e <HAL_I2SEx_FullDuplex_IRQHandler+0x6a>
 8005bd8:	9b02      	ldr	r3, [sp, #8]
 8005bda:	061b      	lsls	r3, r3, #24
 8005bdc:	d517      	bpl.n	8005c0e <HAL_I2SEx_FullDuplex_IRQHandler+0x6a>
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8005bde:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005be0:	1c99      	adds	r1, r3, #2
 8005be2:	881b      	ldrh	r3, [r3, #0]
 8005be4:	6241      	str	r1, [r0, #36]	; 0x24
 8005be6:	60d3      	str	r3, [r2, #12]
  hi2s->TxXferCount--;
 8005be8:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8005bea:	3b01      	subs	r3, #1
 8005bec:	b29b      	uxth	r3, r3
 8005bee:	8543      	strh	r3, [r0, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005bf0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8005bf2:	b29b      	uxth	r3, r3
 8005bf4:	b95b      	cbnz	r3, 8005c0e <HAL_I2SEx_FullDuplex_IRQHandler+0x6a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005bf6:	6853      	ldr	r3, [r2, #4]
 8005bf8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005bfc:	6053      	str	r3, [r2, #4]

    if (hi2s->RxXferCount == 0U)
 8005bfe:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8005c00:	b29b      	uxth	r3, r3
 8005c02:	b923      	cbnz	r3, 8005c0e <HAL_I2SEx_FullDuplex_IRQHandler+0x6a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005c04:	2301      	movs	r3, #1
 8005c06:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005c0a:	f7ff ffca 	bl	8005ba2 <HAL_I2SEx_TxRxCpltCallback>
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8005c0e:	9b01      	ldr	r3, [sp, #4]
 8005c10:	07d8      	lsls	r0, r3, #31
 8005c12:	d522      	bpl.n	8005c5a <HAL_I2SEx_FullDuplex_IRQHandler+0xb6>
 8005c14:	9b03      	ldr	r3, [sp, #12]
 8005c16:	0659      	lsls	r1, r3, #25
 8005c18:	d51f      	bpl.n	8005c5a <HAL_I2SEx_FullDuplex_IRQHandler+0xb6>
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8005c1a:	6821      	ldr	r1, [r4, #0]
 8005c1c:	4a71      	ldr	r2, [pc, #452]	; (8005de4 <HAL_I2SEx_FullDuplex_IRQHandler+0x240>)
 8005c1e:	4b72      	ldr	r3, [pc, #456]	; (8005de8 <HAL_I2SEx_FullDuplex_IRQHandler+0x244>)
 8005c20:	4291      	cmp	r1, r2
 8005c22:	bf18      	it	ne
 8005c24:	f04f 2340 	movne.w	r3, #1073758208	; 0x40004000
 8005c28:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005c2a:	68d9      	ldr	r1, [r3, #12]
 8005c2c:	1c90      	adds	r0, r2, #2
 8005c2e:	62e0      	str	r0, [r4, #44]	; 0x2c
 8005c30:	8011      	strh	r1, [r2, #0]
  hi2s->RxXferCount--;
 8005c32:	8e62      	ldrh	r2, [r4, #50]	; 0x32
 8005c34:	3a01      	subs	r2, #1
 8005c36:	b292      	uxth	r2, r2
 8005c38:	8662      	strh	r2, [r4, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8005c3a:	8e62      	ldrh	r2, [r4, #50]	; 0x32
 8005c3c:	b292      	uxth	r2, r2
 8005c3e:	b962      	cbnz	r2, 8005c5a <HAL_I2SEx_FullDuplex_IRQHandler+0xb6>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005c40:	685a      	ldr	r2, [r3, #4]
 8005c42:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005c46:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005c48:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005c4a:	b29b      	uxth	r3, r3
 8005c4c:	b92b      	cbnz	r3, 8005c5a <HAL_I2SEx_FullDuplex_IRQHandler+0xb6>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005c54:	4620      	mov	r0, r4
 8005c56:	f7ff ffa4 	bl	8005ba2 <HAL_I2SEx_TxRxCpltCallback>
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005c5a:	9b01      	ldr	r3, [sp, #4]
 8005c5c:	065a      	lsls	r2, r3, #25
 8005c5e:	d522      	bpl.n	8005ca6 <HAL_I2SEx_FullDuplex_IRQHandler+0x102>
 8005c60:	9b03      	ldr	r3, [sp, #12]
 8005c62:	069b      	lsls	r3, r3, #26
 8005c64:	d51f      	bpl.n	8005ca6 <HAL_I2SEx_FullDuplex_IRQHandler+0x102>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005c66:	6823      	ldr	r3, [r4, #0]
 8005c68:	495e      	ldr	r1, [pc, #376]	; (8005de4 <HAL_I2SEx_FullDuplex_IRQHandler+0x240>)
 8005c6a:	4a5f      	ldr	r2, [pc, #380]	; (8005de8 <HAL_I2SEx_FullDuplex_IRQHandler+0x244>)
 8005c6c:	428b      	cmp	r3, r1
 8005c6e:	bf18      	it	ne
 8005c70:	f04f 2240 	movne.w	r2, #1073758208	; 0x40004000
      HAL_I2S_ErrorCallback(hi2s);
 8005c74:	4620      	mov	r0, r4
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005c76:	6851      	ldr	r1, [r2, #4]
 8005c78:	f021 0160 	bic.w	r1, r1, #96	; 0x60
 8005c7c:	6051      	str	r1, [r2, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005c7e:	685a      	ldr	r2, [r3, #4]
 8005c80:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005c84:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005c86:	2200      	movs	r2, #0
 8005c88:	9204      	str	r2, [sp, #16]
 8005c8a:	68da      	ldr	r2, [r3, #12]
 8005c8c:	9204      	str	r2, [sp, #16]
 8005c8e:	689b      	ldr	r3, [r3, #8]
 8005c90:	9304      	str	r3, [sp, #16]
 8005c92:	9b04      	ldr	r3, [sp, #16]
      hi2s->State = HAL_I2S_STATE_READY;
 8005c94:	2301      	movs	r3, #1
 8005c96:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005c9a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005c9c:	f043 0302 	orr.w	r3, r3, #2
 8005ca0:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8005ca2:	f7ff feec 	bl	8005a7e <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005ca6:	9b00      	ldr	r3, [sp, #0]
 8005ca8:	0718      	lsls	r0, r3, #28
 8005caa:	f140 8098 	bpl.w	8005dde <HAL_I2SEx_FullDuplex_IRQHandler+0x23a>
 8005cae:	9b02      	ldr	r3, [sp, #8]
 8005cb0:	0699      	lsls	r1, r3, #26
 8005cb2:	f140 8094 	bpl.w	8005dde <HAL_I2SEx_FullDuplex_IRQHandler+0x23a>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005cb6:	6823      	ldr	r3, [r4, #0]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005cb8:	494a      	ldr	r1, [pc, #296]	; (8005de4 <HAL_I2SEx_FullDuplex_IRQHandler+0x240>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005cba:	685a      	ldr	r2, [r3, #4]
 8005cbc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005cc0:	605a      	str	r2, [r3, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005cc2:	4a49      	ldr	r2, [pc, #292]	; (8005de8 <HAL_I2SEx_FullDuplex_IRQHandler+0x244>)
 8005cc4:	428b      	cmp	r3, r1
 8005cc6:	bf18      	it	ne
 8005cc8:	f04f 2240 	movne.w	r2, #1073758208	; 0x40004000
 8005ccc:	6851      	ldr	r1, [r2, #4]
 8005cce:	f021 0160 	bic.w	r1, r1, #96	; 0x60
 8005cd2:	6051      	str	r1, [r2, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	9205      	str	r2, [sp, #20]
 8005cd8:	689b      	ldr	r3, [r3, #8]
 8005cda:	9305      	str	r3, [sp, #20]
 8005cdc:	9b05      	ldr	r3, [sp, #20]
      hi2s->State = HAL_I2S_STATE_READY;
 8005cde:	2301      	movs	r3, #1
 8005ce0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005ce4:	6c63      	ldr	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8005ce6:	4620      	mov	r0, r4
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005ce8:	f043 0304 	orr.w	r3, r3, #4
 8005cec:	6463      	str	r3, [r4, #68]	; 0x44
}
 8005cee:	b006      	add	sp, #24
 8005cf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_I2S_ErrorCallback(hi2s);
 8005cf4:	f7ff bec3 	b.w	8005a7e <HAL_I2S_ErrorCallback>
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8005cf8:	9a01      	ldr	r2, [sp, #4]
 8005cfa:	0792      	lsls	r2, r2, #30
 8005cfc:	d51a      	bpl.n	8005d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x190>
 8005cfe:	9a03      	ldr	r2, [sp, #12]
 8005d00:	0611      	lsls	r1, r2, #24
 8005d02:	d517      	bpl.n	8005d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x190>
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8005d04:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8005d06:	1c91      	adds	r1, r2, #2
 8005d08:	8812      	ldrh	r2, [r2, #0]
 8005d0a:	6241      	str	r1, [r0, #36]	; 0x24
 8005d0c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005d0e:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8005d10:	3a01      	subs	r2, #1
 8005d12:	b292      	uxth	r2, r2
 8005d14:	8542      	strh	r2, [r0, #42]	; 0x2a
  if (hi2s->TxXferCount == 0U)
 8005d16:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8005d18:	b292      	uxth	r2, r2
 8005d1a:	b95a      	cbnz	r2, 8005d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x190>
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005d1c:	685a      	ldr	r2, [r3, #4]
 8005d1e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005d22:	605a      	str	r2, [r3, #4]
    if (hi2s->RxXferCount == 0U)
 8005d24:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8005d26:	b29b      	uxth	r3, r3
 8005d28:	b923      	cbnz	r3, 8005d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x190>
      hi2s->State = HAL_I2S_STATE_READY;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005d30:	f7ff ff37 	bl	8005ba2 <HAL_I2SEx_TxRxCpltCallback>
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8005d34:	9b00      	ldr	r3, [sp, #0]
 8005d36:	07da      	lsls	r2, r3, #31
 8005d38:	d51c      	bpl.n	8005d74 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>
 8005d3a:	9b02      	ldr	r3, [sp, #8]
 8005d3c:	065b      	lsls	r3, r3, #25
 8005d3e:	d519      	bpl.n	8005d74 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8005d40:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005d42:	6822      	ldr	r2, [r4, #0]
 8005d44:	1c98      	adds	r0, r3, #2
 8005d46:	68d1      	ldr	r1, [r2, #12]
 8005d48:	62e0      	str	r0, [r4, #44]	; 0x2c
 8005d4a:	8019      	strh	r1, [r3, #0]
  hi2s->RxXferCount--;
 8005d4c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8005d4e:	3b01      	subs	r3, #1
 8005d50:	b29b      	uxth	r3, r3
 8005d52:	8663      	strh	r3, [r4, #50]	; 0x32
  if (hi2s->RxXferCount == 0U)
 8005d54:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8005d56:	b29b      	uxth	r3, r3
 8005d58:	b963      	cbnz	r3, 8005d74 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005d5a:	6853      	ldr	r3, [r2, #4]
 8005d5c:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8005d60:	6053      	str	r3, [r2, #4]
    if (hi2s->TxXferCount == 0U)
 8005d62:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005d64:	b29b      	uxth	r3, r3
 8005d66:	b92b      	cbnz	r3, 8005d74 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>
      hi2s->State = HAL_I2S_STATE_READY;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005d6e:	4620      	mov	r0, r4
 8005d70:	f7ff ff17 	bl	8005ba2 <HAL_I2SEx_TxRxCpltCallback>
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005d74:	9b00      	ldr	r3, [sp, #0]
 8005d76:	0658      	lsls	r0, r3, #25
 8005d78:	d51b      	bpl.n	8005db2 <HAL_I2SEx_FullDuplex_IRQHandler+0x20e>
 8005d7a:	9b02      	ldr	r3, [sp, #8]
 8005d7c:	0699      	lsls	r1, r3, #26
 8005d7e:	d518      	bpl.n	8005db2 <HAL_I2SEx_FullDuplex_IRQHandler+0x20e>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005d80:	6822      	ldr	r2, [r4, #0]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005d82:	4918      	ldr	r1, [pc, #96]	; (8005de4 <HAL_I2SEx_FullDuplex_IRQHandler+0x240>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005d84:	6853      	ldr	r3, [r2, #4]
 8005d86:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8005d8a:	6053      	str	r3, [r2, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005d8c:	4b16      	ldr	r3, [pc, #88]	; (8005de8 <HAL_I2SEx_FullDuplex_IRQHandler+0x244>)
 8005d8e:	428a      	cmp	r2, r1
 8005d90:	bf18      	it	ne
 8005d92:	f04f 2340 	movne.w	r3, #1073758208	; 0x40004000
      HAL_I2S_ErrorCallback(hi2s);
 8005d96:	4620      	mov	r0, r4
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005d98:	685a      	ldr	r2, [r3, #4]
 8005d9a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005d9e:	605a      	str	r2, [r3, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 8005da0:	2301      	movs	r3, #1
 8005da2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005da6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005da8:	f043 0302 	orr.w	r3, r3, #2
 8005dac:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8005dae:	f7ff fe66 	bl	8005a7e <HAL_I2S_ErrorCallback>
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005db2:	9b01      	ldr	r3, [sp, #4]
 8005db4:	071a      	lsls	r2, r3, #28
 8005db6:	d512      	bpl.n	8005dde <HAL_I2SEx_FullDuplex_IRQHandler+0x23a>
 8005db8:	9b03      	ldr	r3, [sp, #12]
 8005dba:	069b      	lsls	r3, r3, #26
 8005dbc:	d50f      	bpl.n	8005dde <HAL_I2SEx_FullDuplex_IRQHandler+0x23a>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005dbe:	6822      	ldr	r2, [r4, #0]
 8005dc0:	4908      	ldr	r1, [pc, #32]	; (8005de4 <HAL_I2SEx_FullDuplex_IRQHandler+0x240>)
 8005dc2:	4b09      	ldr	r3, [pc, #36]	; (8005de8 <HAL_I2SEx_FullDuplex_IRQHandler+0x244>)
 8005dc4:	428a      	cmp	r2, r1
 8005dc6:	bf18      	it	ne
 8005dc8:	f04f 2340 	movne.w	r3, #1073758208	; 0x40004000
 8005dcc:	6859      	ldr	r1, [r3, #4]
 8005dce:	f021 01a0 	bic.w	r1, r1, #160	; 0xa0
 8005dd2:	6059      	str	r1, [r3, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005dd4:	6853      	ldr	r3, [r2, #4]
 8005dd6:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8005dda:	6053      	str	r3, [r2, #4]
 8005ddc:	e77f      	b.n	8005cde <HAL_I2SEx_FullDuplex_IRQHandler+0x13a>
}
 8005dde:	b006      	add	sp, #24
 8005de0:	bd10      	pop	{r4, pc}
 8005de2:	bf00      	nop
 8005de4:	40003800 	.word	0x40003800
 8005de8:	40003400 	.word	0x40003400

08005dec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005dec:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005df0:	4604      	mov	r4, r0
 8005df2:	b908      	cbnz	r0, 8005df8 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8005df4:	2001      	movs	r0, #1
 8005df6:	e03f      	b.n	8005e78 <HAL_RCC_OscConfig+0x8c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005df8:	6803      	ldr	r3, [r0, #0]
 8005dfa:	07dd      	lsls	r5, r3, #31
 8005dfc:	d410      	bmi.n	8005e20 <HAL_RCC_OscConfig+0x34>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005dfe:	6823      	ldr	r3, [r4, #0]
 8005e00:	0798      	lsls	r0, r3, #30
 8005e02:	d45a      	bmi.n	8005eba <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e04:	6823      	ldr	r3, [r4, #0]
 8005e06:	071a      	lsls	r2, r3, #28
 8005e08:	f100 809c 	bmi.w	8005f44 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e0c:	6823      	ldr	r3, [r4, #0]
 8005e0e:	075b      	lsls	r3, r3, #29
 8005e10:	f100 80ba 	bmi.w	8005f88 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e14:	69a0      	ldr	r0, [r4, #24]
 8005e16:	2800      	cmp	r0, #0
 8005e18:	f040 811b 	bne.w	8006052 <HAL_RCC_OscConfig+0x266>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8005e1c:	2000      	movs	r0, #0
 8005e1e:	e02b      	b.n	8005e78 <HAL_RCC_OscConfig+0x8c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005e20:	4ba7      	ldr	r3, [pc, #668]	; (80060c0 <HAL_RCC_OscConfig+0x2d4>)
 8005e22:	689a      	ldr	r2, [r3, #8]
 8005e24:	f002 020c 	and.w	r2, r2, #12
 8005e28:	2a04      	cmp	r2, #4
 8005e2a:	d007      	beq.n	8005e3c <HAL_RCC_OscConfig+0x50>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e2c:	689a      	ldr	r2, [r3, #8]
 8005e2e:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005e32:	2a08      	cmp	r2, #8
 8005e34:	d10a      	bne.n	8005e4c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	0259      	lsls	r1, r3, #9
 8005e3a:	d507      	bpl.n	8005e4c <HAL_RCC_OscConfig+0x60>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e3c:	4ba0      	ldr	r3, [pc, #640]	; (80060c0 <HAL_RCC_OscConfig+0x2d4>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	039a      	lsls	r2, r3, #14
 8005e42:	d5dc      	bpl.n	8005dfe <HAL_RCC_OscConfig+0x12>
 8005e44:	6863      	ldr	r3, [r4, #4]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d1d9      	bne.n	8005dfe <HAL_RCC_OscConfig+0x12>
 8005e4a:	e7d3      	b.n	8005df4 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e4c:	6863      	ldr	r3, [r4, #4]
 8005e4e:	4d9c      	ldr	r5, [pc, #624]	; (80060c0 <HAL_RCC_OscConfig+0x2d4>)
 8005e50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e54:	d113      	bne.n	8005e7e <HAL_RCC_OscConfig+0x92>
 8005e56:	682b      	ldr	r3, [r5, #0]
 8005e58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e5c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005e5e:	f7fe fd9d 	bl	800499c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e62:	4d97      	ldr	r5, [pc, #604]	; (80060c0 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8005e64:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e66:	682b      	ldr	r3, [r5, #0]
 8005e68:	039b      	lsls	r3, r3, #14
 8005e6a:	d4c8      	bmi.n	8005dfe <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e6c:	f7fe fd96 	bl	800499c <HAL_GetTick>
 8005e70:	1b80      	subs	r0, r0, r6
 8005e72:	2864      	cmp	r0, #100	; 0x64
 8005e74:	d9f7      	bls.n	8005e66 <HAL_RCC_OscConfig+0x7a>
            return HAL_TIMEOUT;
 8005e76:	2003      	movs	r0, #3
}
 8005e78:	b002      	add	sp, #8
 8005e7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e7e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005e82:	d104      	bne.n	8005e8e <HAL_RCC_OscConfig+0xa2>
 8005e84:	682b      	ldr	r3, [r5, #0]
 8005e86:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005e8a:	602b      	str	r3, [r5, #0]
 8005e8c:	e7e3      	b.n	8005e56 <HAL_RCC_OscConfig+0x6a>
 8005e8e:	682a      	ldr	r2, [r5, #0]
 8005e90:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005e94:	602a      	str	r2, [r5, #0]
 8005e96:	682a      	ldr	r2, [r5, #0]
 8005e98:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005e9c:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d1dd      	bne.n	8005e5e <HAL_RCC_OscConfig+0x72>
        tickstart = HAL_GetTick();
 8005ea2:	f7fe fd7b 	bl	800499c <HAL_GetTick>
 8005ea6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ea8:	682b      	ldr	r3, [r5, #0]
 8005eaa:	039f      	lsls	r7, r3, #14
 8005eac:	d5a7      	bpl.n	8005dfe <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005eae:	f7fe fd75 	bl	800499c <HAL_GetTick>
 8005eb2:	1b80      	subs	r0, r0, r6
 8005eb4:	2864      	cmp	r0, #100	; 0x64
 8005eb6:	d9f7      	bls.n	8005ea8 <HAL_RCC_OscConfig+0xbc>
 8005eb8:	e7dd      	b.n	8005e76 <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005eba:	4b81      	ldr	r3, [pc, #516]	; (80060c0 <HAL_RCC_OscConfig+0x2d4>)
 8005ebc:	689a      	ldr	r2, [r3, #8]
 8005ebe:	f012 0f0c 	tst.w	r2, #12
 8005ec2:	d007      	beq.n	8005ed4 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ec4:	689a      	ldr	r2, [r3, #8]
 8005ec6:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005eca:	2a08      	cmp	r2, #8
 8005ecc:	d111      	bne.n	8005ef2 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	025e      	lsls	r6, r3, #9
 8005ed2:	d40e      	bmi.n	8005ef2 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ed4:	4b7a      	ldr	r3, [pc, #488]	; (80060c0 <HAL_RCC_OscConfig+0x2d4>)
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	0795      	lsls	r5, r2, #30
 8005eda:	d502      	bpl.n	8005ee2 <HAL_RCC_OscConfig+0xf6>
 8005edc:	68e2      	ldr	r2, [r4, #12]
 8005ede:	2a01      	cmp	r2, #1
 8005ee0:	d188      	bne.n	8005df4 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ee2:	681a      	ldr	r2, [r3, #0]
 8005ee4:	6921      	ldr	r1, [r4, #16]
 8005ee6:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8005eea:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8005eee:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ef0:	e788      	b.n	8005e04 <HAL_RCC_OscConfig+0x18>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005ef2:	68e2      	ldr	r2, [r4, #12]
 8005ef4:	4b73      	ldr	r3, [pc, #460]	; (80060c4 <HAL_RCC_OscConfig+0x2d8>)
 8005ef6:	b1b2      	cbz	r2, 8005f26 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8005ef8:	2201      	movs	r2, #1
 8005efa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005efc:	f7fe fd4e 	bl	800499c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f00:	4d6f      	ldr	r5, [pc, #444]	; (80060c0 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8005f02:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f04:	682b      	ldr	r3, [r5, #0]
 8005f06:	0798      	lsls	r0, r3, #30
 8005f08:	d507      	bpl.n	8005f1a <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f0a:	682b      	ldr	r3, [r5, #0]
 8005f0c:	6922      	ldr	r2, [r4, #16]
 8005f0e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8005f12:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8005f16:	602b      	str	r3, [r5, #0]
 8005f18:	e774      	b.n	8005e04 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f1a:	f7fe fd3f 	bl	800499c <HAL_GetTick>
 8005f1e:	1b80      	subs	r0, r0, r6
 8005f20:	2802      	cmp	r0, #2
 8005f22:	d9ef      	bls.n	8005f04 <HAL_RCC_OscConfig+0x118>
 8005f24:	e7a7      	b.n	8005e76 <HAL_RCC_OscConfig+0x8a>
        __HAL_RCC_HSI_DISABLE();
 8005f26:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005f28:	f7fe fd38 	bl	800499c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f2c:	4d64      	ldr	r5, [pc, #400]	; (80060c0 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8005f2e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f30:	682b      	ldr	r3, [r5, #0]
 8005f32:	0799      	lsls	r1, r3, #30
 8005f34:	f57f af66 	bpl.w	8005e04 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f38:	f7fe fd30 	bl	800499c <HAL_GetTick>
 8005f3c:	1b80      	subs	r0, r0, r6
 8005f3e:	2802      	cmp	r0, #2
 8005f40:	d9f6      	bls.n	8005f30 <HAL_RCC_OscConfig+0x144>
 8005f42:	e798      	b.n	8005e76 <HAL_RCC_OscConfig+0x8a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005f44:	6962      	ldr	r2, [r4, #20]
 8005f46:	4b60      	ldr	r3, [pc, #384]	; (80060c8 <HAL_RCC_OscConfig+0x2dc>)
 8005f48:	b17a      	cbz	r2, 8005f6a <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8005f4e:	f7fe fd25 	bl	800499c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f52:	4d5b      	ldr	r5, [pc, #364]	; (80060c0 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8005f54:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f56:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8005f58:	079f      	lsls	r7, r3, #30
 8005f5a:	f53f af57 	bmi.w	8005e0c <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f5e:	f7fe fd1d 	bl	800499c <HAL_GetTick>
 8005f62:	1b80      	subs	r0, r0, r6
 8005f64:	2802      	cmp	r0, #2
 8005f66:	d9f6      	bls.n	8005f56 <HAL_RCC_OscConfig+0x16a>
 8005f68:	e785      	b.n	8005e76 <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_LSI_DISABLE();
 8005f6a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8005f6c:	f7fe fd16 	bl	800499c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f70:	4d53      	ldr	r5, [pc, #332]	; (80060c0 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8005f72:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f74:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8005f76:	0798      	lsls	r0, r3, #30
 8005f78:	f57f af48 	bpl.w	8005e0c <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f7c:	f7fe fd0e 	bl	800499c <HAL_GetTick>
 8005f80:	1b80      	subs	r0, r0, r6
 8005f82:	2802      	cmp	r0, #2
 8005f84:	d9f6      	bls.n	8005f74 <HAL_RCC_OscConfig+0x188>
 8005f86:	e776      	b.n	8005e76 <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f88:	4b4d      	ldr	r3, [pc, #308]	; (80060c0 <HAL_RCC_OscConfig+0x2d4>)
 8005f8a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005f8c:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8005f90:	d128      	bne.n	8005fe4 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f92:	9201      	str	r2, [sp, #4]
 8005f94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005f96:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005f9a:	641a      	str	r2, [r3, #64]	; 0x40
 8005f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fa2:	9301      	str	r3, [sp, #4]
 8005fa4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005fa6:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fa8:	4d48      	ldr	r5, [pc, #288]	; (80060cc <HAL_RCC_OscConfig+0x2e0>)
 8005faa:	682b      	ldr	r3, [r5, #0]
 8005fac:	05d9      	lsls	r1, r3, #23
 8005fae:	d51b      	bpl.n	8005fe8 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005fb0:	68a3      	ldr	r3, [r4, #8]
 8005fb2:	4d43      	ldr	r5, [pc, #268]	; (80060c0 <HAL_RCC_OscConfig+0x2d4>)
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	d127      	bne.n	8006008 <HAL_RCC_OscConfig+0x21c>
 8005fb8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8005fba:	f043 0301 	orr.w	r3, r3, #1
 8005fbe:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8005fc0:	f7fe fcec 	bl	800499c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fc4:	4d3e      	ldr	r5, [pc, #248]	; (80060c0 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8005fc6:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005fc8:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fcc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8005fce:	079b      	lsls	r3, r3, #30
 8005fd0:	d539      	bpl.n	8006046 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8005fd2:	2e00      	cmp	r6, #0
 8005fd4:	f43f af1e 	beq.w	8005e14 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005fd8:	4a39      	ldr	r2, [pc, #228]	; (80060c0 <HAL_RCC_OscConfig+0x2d4>)
 8005fda:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8005fdc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005fe0:	6413      	str	r3, [r2, #64]	; 0x40
 8005fe2:	e717      	b.n	8005e14 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8005fe4:	2600      	movs	r6, #0
 8005fe6:	e7df      	b.n	8005fa8 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005fe8:	682b      	ldr	r3, [r5, #0]
 8005fea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005fee:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8005ff0:	f7fe fcd4 	bl	800499c <HAL_GetTick>
 8005ff4:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ff6:	682b      	ldr	r3, [r5, #0]
 8005ff8:	05da      	lsls	r2, r3, #23
 8005ffa:	d4d9      	bmi.n	8005fb0 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ffc:	f7fe fcce 	bl	800499c <HAL_GetTick>
 8006000:	1bc0      	subs	r0, r0, r7
 8006002:	2802      	cmp	r0, #2
 8006004:	d9f7      	bls.n	8005ff6 <HAL_RCC_OscConfig+0x20a>
 8006006:	e736      	b.n	8005e76 <HAL_RCC_OscConfig+0x8a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006008:	2b05      	cmp	r3, #5
 800600a:	d104      	bne.n	8006016 <HAL_RCC_OscConfig+0x22a>
 800600c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800600e:	f043 0304 	orr.w	r3, r3, #4
 8006012:	672b      	str	r3, [r5, #112]	; 0x70
 8006014:	e7d0      	b.n	8005fb8 <HAL_RCC_OscConfig+0x1cc>
 8006016:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8006018:	f022 0201 	bic.w	r2, r2, #1
 800601c:	672a      	str	r2, [r5, #112]	; 0x70
 800601e:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8006020:	f022 0204 	bic.w	r2, r2, #4
 8006024:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006026:	2b00      	cmp	r3, #0
 8006028:	d1ca      	bne.n	8005fc0 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 800602a:	f7fe fcb7 	bl	800499c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800602e:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8006032:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006034:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8006036:	0798      	lsls	r0, r3, #30
 8006038:	d5cb      	bpl.n	8005fd2 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800603a:	f7fe fcaf 	bl	800499c <HAL_GetTick>
 800603e:	1bc0      	subs	r0, r0, r7
 8006040:	4540      	cmp	r0, r8
 8006042:	d9f7      	bls.n	8006034 <HAL_RCC_OscConfig+0x248>
 8006044:	e717      	b.n	8005e76 <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006046:	f7fe fca9 	bl	800499c <HAL_GetTick>
 800604a:	1bc0      	subs	r0, r0, r7
 800604c:	4540      	cmp	r0, r8
 800604e:	d9bd      	bls.n	8005fcc <HAL_RCC_OscConfig+0x1e0>
 8006050:	e711      	b.n	8005e76 <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006052:	4d1b      	ldr	r5, [pc, #108]	; (80060c0 <HAL_RCC_OscConfig+0x2d4>)
 8006054:	68ab      	ldr	r3, [r5, #8]
 8006056:	f003 030c 	and.w	r3, r3, #12
 800605a:	2b08      	cmp	r3, #8
 800605c:	d047      	beq.n	80060ee <HAL_RCC_OscConfig+0x302>
 800605e:	4e1c      	ldr	r6, [pc, #112]	; (80060d0 <HAL_RCC_OscConfig+0x2e4>)
 8006060:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006062:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8006064:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006066:	d135      	bne.n	80060d4 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8006068:	f7fe fc98 	bl	800499c <HAL_GetTick>
 800606c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800606e:	682b      	ldr	r3, [r5, #0]
 8006070:	0199      	lsls	r1, r3, #6
 8006072:	d41e      	bmi.n	80060b2 <HAL_RCC_OscConfig+0x2c6>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006074:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 8006078:	4313      	orrs	r3, r2
 800607a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800607c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8006080:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8006082:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006086:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006088:	4c0d      	ldr	r4, [pc, #52]	; (80060c0 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800608a:	0852      	lsrs	r2, r2, #1
 800608c:	3a01      	subs	r2, #1
 800608e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006092:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8006094:	2301      	movs	r3, #1
 8006096:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8006098:	f7fe fc80 	bl	800499c <HAL_GetTick>
 800609c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800609e:	6823      	ldr	r3, [r4, #0]
 80060a0:	019a      	lsls	r2, r3, #6
 80060a2:	f53f aebb 	bmi.w	8005e1c <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060a6:	f7fe fc79 	bl	800499c <HAL_GetTick>
 80060aa:	1b40      	subs	r0, r0, r5
 80060ac:	2802      	cmp	r0, #2
 80060ae:	d9f6      	bls.n	800609e <HAL_RCC_OscConfig+0x2b2>
 80060b0:	e6e1      	b.n	8005e76 <HAL_RCC_OscConfig+0x8a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060b2:	f7fe fc73 	bl	800499c <HAL_GetTick>
 80060b6:	1bc0      	subs	r0, r0, r7
 80060b8:	2802      	cmp	r0, #2
 80060ba:	d9d8      	bls.n	800606e <HAL_RCC_OscConfig+0x282>
 80060bc:	e6db      	b.n	8005e76 <HAL_RCC_OscConfig+0x8a>
 80060be:	bf00      	nop
 80060c0:	40023800 	.word	0x40023800
 80060c4:	42470000 	.word	0x42470000
 80060c8:	42470e80 	.word	0x42470e80
 80060cc:	40007000 	.word	0x40007000
 80060d0:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 80060d4:	f7fe fc62 	bl	800499c <HAL_GetTick>
 80060d8:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060da:	682b      	ldr	r3, [r5, #0]
 80060dc:	019b      	lsls	r3, r3, #6
 80060de:	f57f ae9d 	bpl.w	8005e1c <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060e2:	f7fe fc5b 	bl	800499c <HAL_GetTick>
 80060e6:	1b00      	subs	r0, r0, r4
 80060e8:	2802      	cmp	r0, #2
 80060ea:	d9f6      	bls.n	80060da <HAL_RCC_OscConfig+0x2ee>
 80060ec:	e6c3      	b.n	8005e76 <HAL_RCC_OscConfig+0x8a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80060ee:	2801      	cmp	r0, #1
 80060f0:	f43f aec2 	beq.w	8005e78 <HAL_RCC_OscConfig+0x8c>
        pll_config = RCC->PLLCFGR;
 80060f4:	6868      	ldr	r0, [r5, #4]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060f6:	69e3      	ldr	r3, [r4, #28]
 80060f8:	f400 0280 	and.w	r2, r0, #4194304	; 0x400000
 80060fc:	429a      	cmp	r2, r3
 80060fe:	f47f ae79 	bne.w	8005df4 <HAL_RCC_OscConfig+0x8>
 8006102:	6a22      	ldr	r2, [r4, #32]
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006104:	f000 033f 	and.w	r3, r0, #63	; 0x3f
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006108:	4293      	cmp	r3, r2
 800610a:	f47f ae73 	bne.w	8005df4 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800610e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006110:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006114:	4003      	ands	r3, r0
 8006116:	4293      	cmp	r3, r2
 8006118:	f47f ae6c 	bne.w	8005df4 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800611c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800611e:	f400 3340 	and.w	r3, r0, #196608	; 0x30000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006122:	4293      	cmp	r3, r2
 8006124:	f47f ae66 	bne.w	8005df4 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006128:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800612a:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
    return HAL_ERROR;
 800612e:	1ac0      	subs	r0, r0, r3
 8006130:	bf18      	it	ne
 8006132:	2001      	movne	r0, #1
 8006134:	e6a0      	b.n	8005e78 <HAL_RCC_OscConfig+0x8c>
 8006136:	bf00      	nop

08006138 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006138:	4913      	ldr	r1, [pc, #76]	; (8006188 <HAL_RCC_GetSysClockFreq+0x50>)
{
 800613a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800613c:	688b      	ldr	r3, [r1, #8]
 800613e:	f003 030c 	and.w	r3, r3, #12
 8006142:	2b04      	cmp	r3, #4
 8006144:	d003      	beq.n	800614e <HAL_RCC_GetSysClockFreq+0x16>
 8006146:	2b08      	cmp	r3, #8
 8006148:	d003      	beq.n	8006152 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800614a:	4810      	ldr	r0, [pc, #64]	; (800618c <HAL_RCC_GetSysClockFreq+0x54>)
    {
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
 800614c:	e000      	b.n	8006150 <HAL_RCC_GetSysClockFreq+0x18>
      sysclockfreq = HSE_VALUE;
 800614e:	4810      	ldr	r0, [pc, #64]	; (8006190 <HAL_RCC_GetSysClockFreq+0x58>)
}
 8006150:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006152:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006154:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006156:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006158:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800615c:	bf14      	ite	ne
 800615e:	480c      	ldrne	r0, [pc, #48]	; (8006190 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006160:	480a      	ldreq	r0, [pc, #40]	; (800618c <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006162:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8006166:	bf18      	it	ne
 8006168:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800616a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800616e:	fba1 0100 	umull	r0, r1, r1, r0
 8006172:	f7fa fccf 	bl	8000b14 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006176:	4b04      	ldr	r3, [pc, #16]	; (8006188 <HAL_RCC_GetSysClockFreq+0x50>)
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800617e:	3301      	adds	r3, #1
 8006180:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8006182:	fbb0 f0f3 	udiv	r0, r0, r3
 8006186:	e7e3      	b.n	8006150 <HAL_RCC_GetSysClockFreq+0x18>
 8006188:	40023800 	.word	0x40023800
 800618c:	00f42400 	.word	0x00f42400
 8006190:	017d7840 	.word	0x017d7840

08006194 <HAL_RCC_ClockConfig>:
{
 8006194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006198:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 800619a:	4604      	mov	r4, r0
 800619c:	b910      	cbnz	r0, 80061a4 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800619e:	2001      	movs	r0, #1
}
 80061a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80061a4:	4b43      	ldr	r3, [pc, #268]	; (80062b4 <HAL_RCC_ClockConfig+0x120>)
 80061a6:	681a      	ldr	r2, [r3, #0]
 80061a8:	f002 020f 	and.w	r2, r2, #15
 80061ac:	428a      	cmp	r2, r1
 80061ae:	d328      	bcc.n	8006202 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80061b0:	6821      	ldr	r1, [r4, #0]
 80061b2:	078f      	lsls	r7, r1, #30
 80061b4:	d42d      	bmi.n	8006212 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80061b6:	07c8      	lsls	r0, r1, #31
 80061b8:	d440      	bmi.n	800623c <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80061ba:	4b3e      	ldr	r3, [pc, #248]	; (80062b4 <HAL_RCC_ClockConfig+0x120>)
 80061bc:	681a      	ldr	r2, [r3, #0]
 80061be:	f002 020f 	and.w	r2, r2, #15
 80061c2:	42aa      	cmp	r2, r5
 80061c4:	d865      	bhi.n	8006292 <HAL_RCC_ClockConfig+0xfe>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061c6:	6822      	ldr	r2, [r4, #0]
 80061c8:	0751      	lsls	r1, r2, #29
 80061ca:	d46b      	bmi.n	80062a4 <HAL_RCC_ClockConfig+0x110>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061cc:	0713      	lsls	r3, r2, #28
 80061ce:	d507      	bpl.n	80061e0 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80061d0:	4a39      	ldr	r2, [pc, #228]	; (80062b8 <HAL_RCC_ClockConfig+0x124>)
 80061d2:	6921      	ldr	r1, [r4, #16]
 80061d4:	6893      	ldr	r3, [r2, #8]
 80061d6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80061da:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80061de:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80061e0:	f7ff ffaa 	bl	8006138 <HAL_RCC_GetSysClockFreq>
 80061e4:	4b34      	ldr	r3, [pc, #208]	; (80062b8 <HAL_RCC_ClockConfig+0x124>)
 80061e6:	4a35      	ldr	r2, [pc, #212]	; (80062bc <HAL_RCC_ClockConfig+0x128>)
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80061ee:	5cd3      	ldrb	r3, [r2, r3]
 80061f0:	40d8      	lsrs	r0, r3
 80061f2:	4b33      	ldr	r3, [pc, #204]	; (80062c0 <HAL_RCC_ClockConfig+0x12c>)
 80061f4:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 80061f6:	4b33      	ldr	r3, [pc, #204]	; (80062c4 <HAL_RCC_ClockConfig+0x130>)
 80061f8:	6818      	ldr	r0, [r3, #0]
 80061fa:	f7fe fb85 	bl	8004908 <HAL_InitTick>
  return HAL_OK;
 80061fe:	2000      	movs	r0, #0
 8006200:	e7ce      	b.n	80061a0 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006202:	b2ca      	uxtb	r2, r1
 8006204:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f003 030f 	and.w	r3, r3, #15
 800620c:	428b      	cmp	r3, r1
 800620e:	d1c6      	bne.n	800619e <HAL_RCC_ClockConfig+0xa>
 8006210:	e7ce      	b.n	80061b0 <HAL_RCC_ClockConfig+0x1c>
 8006212:	4b29      	ldr	r3, [pc, #164]	; (80062b8 <HAL_RCC_ClockConfig+0x124>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006214:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006218:	bf1e      	ittt	ne
 800621a:	689a      	ldrne	r2, [r3, #8]
 800621c:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8006220:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006222:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006224:	bf42      	ittt	mi
 8006226:	689a      	ldrmi	r2, [r3, #8]
 8006228:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 800622c:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800622e:	689a      	ldr	r2, [r3, #8]
 8006230:	68a0      	ldr	r0, [r4, #8]
 8006232:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8006236:	4302      	orrs	r2, r0
 8006238:	609a      	str	r2, [r3, #8]
 800623a:	e7bc      	b.n	80061b6 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800623c:	6862      	ldr	r2, [r4, #4]
 800623e:	4b1e      	ldr	r3, [pc, #120]	; (80062b8 <HAL_RCC_ClockConfig+0x124>)
 8006240:	2a01      	cmp	r2, #1
 8006242:	d11c      	bne.n	800627e <HAL_RCC_ClockConfig+0xea>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800624a:	d0a8      	beq.n	800619e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800624c:	4e1a      	ldr	r6, [pc, #104]	; (80062b8 <HAL_RCC_ClockConfig+0x124>)
 800624e:	68b3      	ldr	r3, [r6, #8]
 8006250:	f023 0303 	bic.w	r3, r3, #3
 8006254:	4313      	orrs	r3, r2
 8006256:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8006258:	f7fe fba0 	bl	800499c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800625c:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8006260:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006262:	68b3      	ldr	r3, [r6, #8]
 8006264:	6862      	ldr	r2, [r4, #4]
 8006266:	f003 030c 	and.w	r3, r3, #12
 800626a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800626e:	d0a4      	beq.n	80061ba <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006270:	f7fe fb94 	bl	800499c <HAL_GetTick>
 8006274:	1bc0      	subs	r0, r0, r7
 8006276:	4540      	cmp	r0, r8
 8006278:	d9f3      	bls.n	8006262 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 800627a:	2003      	movs	r0, #3
 800627c:	e790      	b.n	80061a0 <HAL_RCC_ClockConfig+0xc>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800627e:	1e91      	subs	r1, r2, #2
 8006280:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006282:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006284:	d802      	bhi.n	800628c <HAL_RCC_ClockConfig+0xf8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006286:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800628a:	e7de      	b.n	800624a <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800628c:	f013 0f02 	tst.w	r3, #2
 8006290:	e7db      	b.n	800624a <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006292:	b2ea      	uxtb	r2, r5
 8006294:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f003 030f 	and.w	r3, r3, #15
 800629c:	42ab      	cmp	r3, r5
 800629e:	f47f af7e 	bne.w	800619e <HAL_RCC_ClockConfig+0xa>
 80062a2:	e790      	b.n	80061c6 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80062a4:	4904      	ldr	r1, [pc, #16]	; (80062b8 <HAL_RCC_ClockConfig+0x124>)
 80062a6:	68e0      	ldr	r0, [r4, #12]
 80062a8:	688b      	ldr	r3, [r1, #8]
 80062aa:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80062ae:	4303      	orrs	r3, r0
 80062b0:	608b      	str	r3, [r1, #8]
 80062b2:	e78b      	b.n	80061cc <HAL_RCC_ClockConfig+0x38>
 80062b4:	40023c00 	.word	0x40023c00
 80062b8:	40023800 	.word	0x40023800
 80062bc:	08016570 	.word	0x08016570
 80062c0:	2000000c 	.word	0x2000000c
 80062c4:	20000014 	.word	0x20000014

080062c8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80062c8:	4b04      	ldr	r3, [pc, #16]	; (80062dc <HAL_RCC_GetPCLK1Freq+0x14>)
 80062ca:	4a05      	ldr	r2, [pc, #20]	; (80062e0 <HAL_RCC_GetPCLK1Freq+0x18>)
 80062cc:	689b      	ldr	r3, [r3, #8]
 80062ce:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80062d2:	5cd3      	ldrb	r3, [r2, r3]
 80062d4:	4a03      	ldr	r2, [pc, #12]	; (80062e4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80062d6:	6810      	ldr	r0, [r2, #0]
}
 80062d8:	40d8      	lsrs	r0, r3
 80062da:	4770      	bx	lr
 80062dc:	40023800 	.word	0x40023800
 80062e0:	08016580 	.word	0x08016580
 80062e4:	2000000c 	.word	0x2000000c

080062e8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80062e8:	4b04      	ldr	r3, [pc, #16]	; (80062fc <HAL_RCC_GetPCLK2Freq+0x14>)
 80062ea:	4a05      	ldr	r2, [pc, #20]	; (8006300 <HAL_RCC_GetPCLK2Freq+0x18>)
 80062ec:	689b      	ldr	r3, [r3, #8]
 80062ee:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80062f2:	5cd3      	ldrb	r3, [r2, r3]
 80062f4:	4a03      	ldr	r2, [pc, #12]	; (8006304 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80062f6:	6810      	ldr	r0, [r2, #0]
}
 80062f8:	40d8      	lsrs	r0, r3
 80062fa:	4770      	bx	lr
 80062fc:	40023800 	.word	0x40023800
 8006300:	08016580 	.word	0x08016580
 8006304:	2000000c 	.word	0x2000000c

08006308 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006308:	6803      	ldr	r3, [r0, #0]
 800630a:	f013 0f05 	tst.w	r3, #5
{
 800630e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006310:	4605      	mov	r5, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006312:	d105      	bne.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0x18>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006314:	6828      	ldr	r0, [r5, #0]
 8006316:	f010 0002 	ands.w	r0, r0, #2
 800631a:	d128      	bne.n	800636e <HAL_RCCEx_PeriphCLKConfig+0x66>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
}
 800631c:	b003      	add	sp, #12
 800631e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_PLLI2S_DISABLE();
 8006320:	4c41      	ldr	r4, [pc, #260]	; (8006428 <HAL_RCCEx_PeriphCLKConfig+0x120>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006322:	4e42      	ldr	r6, [pc, #264]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x124>)
    __HAL_RCC_PLLI2S_DISABLE();
 8006324:	2300      	movs	r3, #0
 8006326:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8006328:	f7fe fb38 	bl	800499c <HAL_GetTick>
 800632c:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800632e:	6833      	ldr	r3, [r6, #0]
 8006330:	011b      	lsls	r3, r3, #4
 8006332:	d415      	bmi.n	8006360 <HAL_RCCEx_PeriphCLKConfig+0x58>
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006334:	e9d5 2301 	ldrd	r2, r3, [r5, #4]
 8006338:	071b      	lsls	r3, r3, #28
 800633a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800633e:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8006342:	2301      	movs	r3, #1
 8006344:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8006346:	f7fe fb29 	bl	800499c <HAL_GetTick>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800634a:	4c38      	ldr	r4, [pc, #224]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x124>)
    tickstart = HAL_GetTick();
 800634c:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800634e:	6823      	ldr	r3, [r4, #0]
 8006350:	0118      	lsls	r0, r3, #4
 8006352:	d4df      	bmi.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0xc>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006354:	f7fe fb22 	bl	800499c <HAL_GetTick>
 8006358:	1b80      	subs	r0, r0, r6
 800635a:	2802      	cmp	r0, #2
 800635c:	d9f7      	bls.n	800634e <HAL_RCCEx_PeriphCLKConfig+0x46>
 800635e:	e004      	b.n	800636a <HAL_RCCEx_PeriphCLKConfig+0x62>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006360:	f7fe fb1c 	bl	800499c <HAL_GetTick>
 8006364:	1bc0      	subs	r0, r0, r7
 8006366:	2802      	cmp	r0, #2
 8006368:	d9e1      	bls.n	800632e <HAL_RCCEx_PeriphCLKConfig+0x26>
        return HAL_TIMEOUT;
 800636a:	2003      	movs	r0, #3
 800636c:	e7d6      	b.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x14>
    __HAL_RCC_PWR_CLK_ENABLE();
 800636e:	2300      	movs	r3, #0
 8006370:	9301      	str	r3, [sp, #4]
 8006372:	4b2e      	ldr	r3, [pc, #184]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x124>)
    PWR->CR |= PWR_CR_DBP;
 8006374:	4c2e      	ldr	r4, [pc, #184]	; (8006430 <HAL_RCCEx_PeriphCLKConfig+0x128>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8006376:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006378:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800637c:	641a      	str	r2, [r3, #64]	; 0x40
 800637e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006380:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006384:	9301      	str	r3, [sp, #4]
 8006386:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8006388:	6823      	ldr	r3, [r4, #0]
 800638a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800638e:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8006390:	f7fe fb04 	bl	800499c <HAL_GetTick>
 8006394:	4606      	mov	r6, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006396:	6823      	ldr	r3, [r4, #0]
 8006398:	05d9      	lsls	r1, r3, #23
 800639a:	d51b      	bpl.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800639c:	4c23      	ldr	r4, [pc, #140]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x124>)
 800639e:	6f23      	ldr	r3, [r4, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80063a0:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80063a4:	d11c      	bne.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80063a6:	68eb      	ldr	r3, [r5, #12]
 80063a8:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80063ac:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80063b0:	4a1e      	ldr	r2, [pc, #120]	; (800642c <HAL_RCCEx_PeriphCLKConfig+0x124>)
 80063b2:	d134      	bne.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x116>
 80063b4:	6891      	ldr	r1, [r2, #8]
 80063b6:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 80063ba:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 80063be:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 80063c2:	4301      	orrs	r1, r0
 80063c4:	6091      	str	r1, [r2, #8]
 80063c6:	6f11      	ldr	r1, [r2, #112]	; 0x70
 80063c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80063cc:	430b      	orrs	r3, r1
 80063ce:	6713      	str	r3, [r2, #112]	; 0x70
  return HAL_OK;
 80063d0:	2000      	movs	r0, #0
 80063d2:	e7a3      	b.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x14>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80063d4:	f7fe fae2 	bl	800499c <HAL_GetTick>
 80063d8:	1b80      	subs	r0, r0, r6
 80063da:	2802      	cmp	r0, #2
 80063dc:	d9db      	bls.n	8006396 <HAL_RCCEx_PeriphCLKConfig+0x8e>
 80063de:	e7c4      	b.n	800636a <HAL_RCCEx_PeriphCLKConfig+0x62>
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80063e0:	68ea      	ldr	r2, [r5, #12]
 80063e2:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d0dd      	beq.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80063ea:	6f23      	ldr	r3, [r4, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 80063ec:	4a11      	ldr	r2, [pc, #68]	; (8006434 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 80063ee:	2101      	movs	r1, #1
 80063f0:	6011      	str	r1, [r2, #0]
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80063f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80063f6:	2100      	movs	r1, #0
 80063f8:	6011      	str	r1, [r2, #0]
      RCC->BDCR = tmpreg1;
 80063fa:	6723      	str	r3, [r4, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80063fc:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80063fe:	07da      	lsls	r2, r3, #31
 8006400:	d5d1      	bpl.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
        tickstart = HAL_GetTick();
 8006402:	f7fe facb 	bl	800499c <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006406:	f241 3788 	movw	r7, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800640a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800640c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800640e:	079b      	lsls	r3, r3, #30
 8006410:	d4c9      	bmi.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006412:	f7fe fac3 	bl	800499c <HAL_GetTick>
 8006416:	1b80      	subs	r0, r0, r6
 8006418:	42b8      	cmp	r0, r7
 800641a:	d9f7      	bls.n	800640c <HAL_RCCEx_PeriphCLKConfig+0x104>
 800641c:	e7a5      	b.n	800636a <HAL_RCCEx_PeriphCLKConfig+0x62>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800641e:	6891      	ldr	r1, [r2, #8]
 8006420:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8006424:	e7ce      	b.n	80063c4 <HAL_RCCEx_PeriphCLKConfig+0xbc>
 8006426:	bf00      	nop
 8006428:	42470068 	.word	0x42470068
 800642c:	40023800 	.word	0x40023800
 8006430:	40007000 	.word	0x40007000
 8006434:	42470e40 	.word	0x42470e40

08006438 <HAL_RCCEx_GetPeriphCLKFreq>:
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
  uint32_t srcclk = 0U;
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
  switch (PeriphClk)
 8006438:	2801      	cmp	r0, #1
 800643a:	d120      	bne.n	800647e <HAL_RCCEx_GetPeriphCLKFreq+0x46>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800643c:	4b11      	ldr	r3, [pc, #68]	; (8006484 <HAL_RCCEx_GetPeriphCLKFreq+0x4c>)
 800643e:	689a      	ldr	r2, [r3, #8]
      switch (srcclk)
 8006440:	f412 0200 	ands.w	r2, r2, #8388608	; 0x800000
 8006444:	d004      	beq.n	8006450 <HAL_RCCEx_GetPeriphCLKFreq+0x18>
 8006446:	2a01      	cmp	r2, #1
          break;
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8006448:	480f      	ldr	r0, [pc, #60]	; (8006488 <HAL_RCCEx_GetPeriphCLKFreq+0x50>)
 800644a:	bf18      	it	ne
 800644c:	2000      	movne	r0, #0
 800644e:	4770      	bx	lr
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006450:	685a      	ldr	r2, [r3, #4]
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006452:	490c      	ldr	r1, [pc, #48]	; (8006484 <HAL_RCCEx_GetPeriphCLKFreq+0x4c>)
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006454:	6858      	ldr	r0, [r3, #4]
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006456:	0253      	lsls	r3, r2, #9
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006458:	f8d1 2084 	ldr.w	r2, [r1, #132]	; 0x84
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800645c:	bf4c      	ite	mi
 800645e:	4b0b      	ldrmi	r3, [pc, #44]	; (800648c <HAL_RCCEx_GetPeriphCLKFreq+0x54>)
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006460:	4b0b      	ldrpl	r3, [pc, #44]	; (8006490 <HAL_RCCEx_GetPeriphCLKFreq+0x58>)
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006462:	f000 003f 	and.w	r0, r0, #63	; 0x3f
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006466:	fbb3 f3f0 	udiv	r3, r3, r0
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800646a:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800646e:	f3c2 1288 	ubfx	r2, r2, #6, #9
 8006472:	4353      	muls	r3, r2
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8006474:	f3c0 7002 	ubfx	r0, r0, #28, #3
 8006478:	fbb3 f0f0 	udiv	r0, r3, r0
          break;
 800647c:	4770      	bx	lr
          frequency = 0U;
 800647e:	2000      	movs	r0, #0
      }
      break;
    }
  }
  return frequency;
}
 8006480:	4770      	bx	lr
 8006482:	bf00      	nop
 8006484:	40023800 	.word	0x40023800
 8006488:	00bb8000 	.word	0x00bb8000
 800648c:	017d7840 	.word	0x017d7840
 8006490:	00f42400 	.word	0x00f42400

08006494 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8006494:	b510      	push	{r4, lr}
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8006496:	4604      	mov	r4, r0
 8006498:	b190      	cbz	r0, 80064c0 <HAL_RNG_Init+0x2c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800649a:	7943      	ldrb	r3, [r0, #5]
 800649c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80064a0:	b913      	cbnz	r3, 80064a8 <HAL_RNG_Init+0x14>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 80064a2:	7102      	strb	r2, [r0, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 80064a4:	f7fe f918 	bl	80046d8 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 80064a8:	2302      	movs	r3, #2


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 80064aa:	6822      	ldr	r2, [r4, #0]
  hrng->State = HAL_RNG_STATE_BUSY;
 80064ac:	7163      	strb	r3, [r4, #5]
  __HAL_RNG_ENABLE(hrng);
 80064ae:	6813      	ldr	r3, [r2, #0]
 80064b0:	f043 0304 	orr.w	r3, r3, #4
 80064b4:	6013      	str	r3, [r2, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80064b6:	2000      	movs	r0, #0
  hrng->State = HAL_RNG_STATE_READY;
 80064b8:	2301      	movs	r3, #1
 80064ba:	7163      	strb	r3, [r4, #5]
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80064bc:	60a0      	str	r0, [r4, #8]

  /* Return function status */
  return HAL_OK;
}
 80064be:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80064c0:	2001      	movs	r0, #1
 80064c2:	e7fc      	b.n	80064be <HAL_RNG_Init+0x2a>

080064c4 <UART_SetConfig>:
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80064c4:	6803      	ldr	r3, [r0, #0]
 80064c6:	68c1      	ldr	r1, [r0, #12]
 80064c8:	691a      	ldr	r2, [r3, #16]
{
 80064ca:	b570      	push	{r4, r5, r6, lr}
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80064cc:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
{
 80064d0:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80064d2:	430a      	orrs	r2, r1
 80064d4:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80064d6:	6925      	ldr	r5, [r4, #16]
 80064d8:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1,
 80064da:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80064dc:	69c0      	ldr	r0, [r0, #28]
 80064de:	432a      	orrs	r2, r5
 80064e0:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 80064e2:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80064e6:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 80064e8:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80064ec:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 80064ee:	430a      	orrs	r2, r1
 80064f0:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80064f2:	695a      	ldr	r2, [r3, #20]
 80064f4:	69a1      	ldr	r1, [r4, #24]
 80064f6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80064fa:	430a      	orrs	r2, r1

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80064fc:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006500:	615a      	str	r2, [r3, #20]
 8006502:	4a26      	ldr	r2, [pc, #152]	; (800659c <UART_SetConfig+0xd8>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006504:	d129      	bne.n	800655a <UART_SetConfig+0x96>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006506:	4293      	cmp	r3, r2
 8006508:	d003      	beq.n	8006512 <UART_SetConfig+0x4e>
 800650a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800650e:	4293      	cmp	r3, r2
 8006510:	d120      	bne.n	8006554 <UART_SetConfig+0x90>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006512:	f7ff fee9 	bl	80062e8 <HAL_RCC_GetPCLK2Freq>
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006516:	6862      	ldr	r2, [r4, #4]
 8006518:	2600      	movs	r6, #0
 800651a:	1892      	adds	r2, r2, r2
 800651c:	f04f 0119 	mov.w	r1, #25
 8006520:	eb46 0306 	adc.w	r3, r6, r6
 8006524:	fba0 0101 	umull	r0, r1, r0, r1
 8006528:	f7fa faf4 	bl	8000b14 <__aeabi_uldivmod>
 800652c:	2164      	movs	r1, #100	; 0x64
 800652e:	fbb0 f5f1 	udiv	r5, r0, r1
 8006532:	fb01 0315 	mls	r3, r1, r5, r0
 8006536:	00db      	lsls	r3, r3, #3
 8006538:	3332      	adds	r3, #50	; 0x32
 800653a:	fbb3 f3f1 	udiv	r3, r3, r1
 800653e:	f003 0207 	and.w	r2, r3, #7
 8006542:	005b      	lsls	r3, r3, #1
 8006544:	6821      	ldr	r1, [r4, #0]
 8006546:	eb02 1205 	add.w	r2, r2, r5, lsl #4
 800654a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800654e:	4413      	add	r3, r2
 8006550:	608b      	str	r3, [r1, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8006552:	bd70      	pop	{r4, r5, r6, pc}
      pclk = HAL_RCC_GetPCLK1Freq();
 8006554:	f7ff feb8 	bl	80062c8 <HAL_RCC_GetPCLK1Freq>
 8006558:	e7dd      	b.n	8006516 <UART_SetConfig+0x52>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800655a:	4293      	cmp	r3, r2
 800655c:	d002      	beq.n	8006564 <UART_SetConfig+0xa0>
 800655e:	4a10      	ldr	r2, [pc, #64]	; (80065a0 <UART_SetConfig+0xdc>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d117      	bne.n	8006594 <UART_SetConfig+0xd0>
      pclk = HAL_RCC_GetPCLK2Freq();
 8006564:	f7ff fec0 	bl	80062e8 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006568:	6863      	ldr	r3, [r4, #4]
 800656a:	2119      	movs	r1, #25
 800656c:	009a      	lsls	r2, r3, #2
 800656e:	fba0 0101 	umull	r0, r1, r0, r1
 8006572:	0f9b      	lsrs	r3, r3, #30
 8006574:	f7fa face 	bl	8000b14 <__aeabi_uldivmod>
 8006578:	2264      	movs	r2, #100	; 0x64
 800657a:	fbb0 f1f2 	udiv	r1, r0, r2
 800657e:	fb02 0311 	mls	r3, r2, r1, r0
 8006582:	6824      	ldr	r4, [r4, #0]
 8006584:	011b      	lsls	r3, r3, #4
 8006586:	3332      	adds	r3, #50	; 0x32
 8006588:	fbb3 f3f2 	udiv	r3, r3, r2
 800658c:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8006590:	60a3      	str	r3, [r4, #8]
}
 8006592:	e7de      	b.n	8006552 <UART_SetConfig+0x8e>
      pclk = HAL_RCC_GetPCLK1Freq();
 8006594:	f7ff fe98 	bl	80062c8 <HAL_RCC_GetPCLK1Freq>
 8006598:	e7e6      	b.n	8006568 <UART_SetConfig+0xa4>
 800659a:	bf00      	nop
 800659c:	40011000 	.word	0x40011000
 80065a0:	40011400 	.word	0x40011400

080065a4 <HAL_UART_Init>:
{
 80065a4:	b510      	push	{r4, lr}
  if (huart == NULL)
 80065a6:	4604      	mov	r4, r0
 80065a8:	b340      	cbz	r0, 80065fc <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 80065aa:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80065ae:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80065b2:	b91b      	cbnz	r3, 80065bc <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80065b4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80065b8:	f7fe f8a6 	bl	8004708 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80065bc:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80065be:	2324      	movs	r3, #36	; 0x24
 80065c0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80065c4:	68d3      	ldr	r3, [r2, #12]
 80065c6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80065ca:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80065cc:	4620      	mov	r0, r4
 80065ce:	f7ff ff79 	bl	80064c4 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80065d2:	6823      	ldr	r3, [r4, #0]
 80065d4:	691a      	ldr	r2, [r3, #16]
 80065d6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80065da:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80065dc:	695a      	ldr	r2, [r3, #20]
 80065de:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80065e2:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80065e4:	68da      	ldr	r2, [r3, #12]
 80065e6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80065ea:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065ec:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80065ee:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065f0:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80065f2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80065f6:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 80065fa:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80065fc:	2001      	movs	r0, #1
 80065fe:	e7fc      	b.n	80065fa <HAL_UART_Init+0x56>

08006600 <__errno>:
 8006600:	4b01      	ldr	r3, [pc, #4]	; (8006608 <__errno+0x8>)
 8006602:	6818      	ldr	r0, [r3, #0]
 8006604:	4770      	bx	lr
 8006606:	bf00      	nop
 8006608:	20000018 	.word	0x20000018

0800660c <__libc_init_array>:
 800660c:	b570      	push	{r4, r5, r6, lr}
 800660e:	4e0d      	ldr	r6, [pc, #52]	; (8006644 <__libc_init_array+0x38>)
 8006610:	4c0d      	ldr	r4, [pc, #52]	; (8006648 <__libc_init_array+0x3c>)
 8006612:	1ba4      	subs	r4, r4, r6
 8006614:	10a4      	asrs	r4, r4, #2
 8006616:	2500      	movs	r5, #0
 8006618:	42a5      	cmp	r5, r4
 800661a:	d109      	bne.n	8006630 <__libc_init_array+0x24>
 800661c:	4e0b      	ldr	r6, [pc, #44]	; (800664c <__libc_init_array+0x40>)
 800661e:	4c0c      	ldr	r4, [pc, #48]	; (8006650 <__libc_init_array+0x44>)
 8006620:	f001 faf4 	bl	8007c0c <_init>
 8006624:	1ba4      	subs	r4, r4, r6
 8006626:	10a4      	asrs	r4, r4, #2
 8006628:	2500      	movs	r5, #0
 800662a:	42a5      	cmp	r5, r4
 800662c:	d105      	bne.n	800663a <__libc_init_array+0x2e>
 800662e:	bd70      	pop	{r4, r5, r6, pc}
 8006630:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006634:	4798      	blx	r3
 8006636:	3501      	adds	r5, #1
 8006638:	e7ee      	b.n	8006618 <__libc_init_array+0xc>
 800663a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800663e:	4798      	blx	r3
 8006640:	3501      	adds	r5, #1
 8006642:	e7f2      	b.n	800662a <__libc_init_array+0x1e>
 8006644:	080169ac 	.word	0x080169ac
 8006648:	080169ac 	.word	0x080169ac
 800664c:	080169ac 	.word	0x080169ac
 8006650:	080169b0 	.word	0x080169b0

08006654 <memcpy>:
 8006654:	b510      	push	{r4, lr}
 8006656:	1e43      	subs	r3, r0, #1
 8006658:	440a      	add	r2, r1
 800665a:	4291      	cmp	r1, r2
 800665c:	d100      	bne.n	8006660 <memcpy+0xc>
 800665e:	bd10      	pop	{r4, pc}
 8006660:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006664:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006668:	e7f7      	b.n	800665a <memcpy+0x6>

0800666a <memset>:
 800666a:	4402      	add	r2, r0
 800666c:	4603      	mov	r3, r0
 800666e:	4293      	cmp	r3, r2
 8006670:	d100      	bne.n	8006674 <memset+0xa>
 8006672:	4770      	bx	lr
 8006674:	f803 1b01 	strb.w	r1, [r3], #1
 8006678:	e7f9      	b.n	800666e <memset+0x4>
	...

0800667c <rand>:
 800667c:	b538      	push	{r3, r4, r5, lr}
 800667e:	4b13      	ldr	r3, [pc, #76]	; (80066cc <rand+0x50>)
 8006680:	681c      	ldr	r4, [r3, #0]
 8006682:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006684:	b97b      	cbnz	r3, 80066a6 <rand+0x2a>
 8006686:	2018      	movs	r0, #24
 8006688:	f000 f82c 	bl	80066e4 <malloc>
 800668c:	4a10      	ldr	r2, [pc, #64]	; (80066d0 <rand+0x54>)
 800668e:	4b11      	ldr	r3, [pc, #68]	; (80066d4 <rand+0x58>)
 8006690:	63a0      	str	r0, [r4, #56]	; 0x38
 8006692:	e9c0 2300 	strd	r2, r3, [r0]
 8006696:	4b10      	ldr	r3, [pc, #64]	; (80066d8 <rand+0x5c>)
 8006698:	6083      	str	r3, [r0, #8]
 800669a:	230b      	movs	r3, #11
 800669c:	8183      	strh	r3, [r0, #12]
 800669e:	2201      	movs	r2, #1
 80066a0:	2300      	movs	r3, #0
 80066a2:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80066a6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80066a8:	480c      	ldr	r0, [pc, #48]	; (80066dc <rand+0x60>)
 80066aa:	690a      	ldr	r2, [r1, #16]
 80066ac:	694b      	ldr	r3, [r1, #20]
 80066ae:	4c0c      	ldr	r4, [pc, #48]	; (80066e0 <rand+0x64>)
 80066b0:	4350      	muls	r0, r2
 80066b2:	fb04 0003 	mla	r0, r4, r3, r0
 80066b6:	fba2 2304 	umull	r2, r3, r2, r4
 80066ba:	4403      	add	r3, r0
 80066bc:	1c54      	adds	r4, r2, #1
 80066be:	f143 0500 	adc.w	r5, r3, #0
 80066c2:	e9c1 4504 	strd	r4, r5, [r1, #16]
 80066c6:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 80066ca:	bd38      	pop	{r3, r4, r5, pc}
 80066cc:	20000018 	.word	0x20000018
 80066d0:	abcd330e 	.word	0xabcd330e
 80066d4:	e66d1234 	.word	0xe66d1234
 80066d8:	0005deec 	.word	0x0005deec
 80066dc:	5851f42d 	.word	0x5851f42d
 80066e0:	4c957f2d 	.word	0x4c957f2d

080066e4 <malloc>:
 80066e4:	4b02      	ldr	r3, [pc, #8]	; (80066f0 <malloc+0xc>)
 80066e6:	4601      	mov	r1, r0
 80066e8:	6818      	ldr	r0, [r3, #0]
 80066ea:	f000 b803 	b.w	80066f4 <_malloc_r>
 80066ee:	bf00      	nop
 80066f0:	20000018 	.word	0x20000018

080066f4 <_malloc_r>:
 80066f4:	b570      	push	{r4, r5, r6, lr}
 80066f6:	1ccd      	adds	r5, r1, #3
 80066f8:	f025 0503 	bic.w	r5, r5, #3
 80066fc:	3508      	adds	r5, #8
 80066fe:	2d0c      	cmp	r5, #12
 8006700:	bf38      	it	cc
 8006702:	250c      	movcc	r5, #12
 8006704:	2d00      	cmp	r5, #0
 8006706:	4606      	mov	r6, r0
 8006708:	db01      	blt.n	800670e <_malloc_r+0x1a>
 800670a:	42a9      	cmp	r1, r5
 800670c:	d903      	bls.n	8006716 <_malloc_r+0x22>
 800670e:	230c      	movs	r3, #12
 8006710:	6033      	str	r3, [r6, #0]
 8006712:	2000      	movs	r0, #0
 8006714:	bd70      	pop	{r4, r5, r6, pc}
 8006716:	f000 f857 	bl	80067c8 <__malloc_lock>
 800671a:	4a21      	ldr	r2, [pc, #132]	; (80067a0 <_malloc_r+0xac>)
 800671c:	6814      	ldr	r4, [r2, #0]
 800671e:	4621      	mov	r1, r4
 8006720:	b991      	cbnz	r1, 8006748 <_malloc_r+0x54>
 8006722:	4c20      	ldr	r4, [pc, #128]	; (80067a4 <_malloc_r+0xb0>)
 8006724:	6823      	ldr	r3, [r4, #0]
 8006726:	b91b      	cbnz	r3, 8006730 <_malloc_r+0x3c>
 8006728:	4630      	mov	r0, r6
 800672a:	f000 f83d 	bl	80067a8 <_sbrk_r>
 800672e:	6020      	str	r0, [r4, #0]
 8006730:	4629      	mov	r1, r5
 8006732:	4630      	mov	r0, r6
 8006734:	f000 f838 	bl	80067a8 <_sbrk_r>
 8006738:	1c43      	adds	r3, r0, #1
 800673a:	d124      	bne.n	8006786 <_malloc_r+0x92>
 800673c:	230c      	movs	r3, #12
 800673e:	6033      	str	r3, [r6, #0]
 8006740:	4630      	mov	r0, r6
 8006742:	f000 f842 	bl	80067ca <__malloc_unlock>
 8006746:	e7e4      	b.n	8006712 <_malloc_r+0x1e>
 8006748:	680b      	ldr	r3, [r1, #0]
 800674a:	1b5b      	subs	r3, r3, r5
 800674c:	d418      	bmi.n	8006780 <_malloc_r+0x8c>
 800674e:	2b0b      	cmp	r3, #11
 8006750:	d90f      	bls.n	8006772 <_malloc_r+0x7e>
 8006752:	600b      	str	r3, [r1, #0]
 8006754:	50cd      	str	r5, [r1, r3]
 8006756:	18cc      	adds	r4, r1, r3
 8006758:	4630      	mov	r0, r6
 800675a:	f000 f836 	bl	80067ca <__malloc_unlock>
 800675e:	f104 000b 	add.w	r0, r4, #11
 8006762:	1d23      	adds	r3, r4, #4
 8006764:	f020 0007 	bic.w	r0, r0, #7
 8006768:	1ac3      	subs	r3, r0, r3
 800676a:	d0d3      	beq.n	8006714 <_malloc_r+0x20>
 800676c:	425a      	negs	r2, r3
 800676e:	50e2      	str	r2, [r4, r3]
 8006770:	e7d0      	b.n	8006714 <_malloc_r+0x20>
 8006772:	428c      	cmp	r4, r1
 8006774:	684b      	ldr	r3, [r1, #4]
 8006776:	bf16      	itet	ne
 8006778:	6063      	strne	r3, [r4, #4]
 800677a:	6013      	streq	r3, [r2, #0]
 800677c:	460c      	movne	r4, r1
 800677e:	e7eb      	b.n	8006758 <_malloc_r+0x64>
 8006780:	460c      	mov	r4, r1
 8006782:	6849      	ldr	r1, [r1, #4]
 8006784:	e7cc      	b.n	8006720 <_malloc_r+0x2c>
 8006786:	1cc4      	adds	r4, r0, #3
 8006788:	f024 0403 	bic.w	r4, r4, #3
 800678c:	42a0      	cmp	r0, r4
 800678e:	d005      	beq.n	800679c <_malloc_r+0xa8>
 8006790:	1a21      	subs	r1, r4, r0
 8006792:	4630      	mov	r0, r6
 8006794:	f000 f808 	bl	80067a8 <_sbrk_r>
 8006798:	3001      	adds	r0, #1
 800679a:	d0cf      	beq.n	800673c <_malloc_r+0x48>
 800679c:	6025      	str	r5, [r4, #0]
 800679e:	e7db      	b.n	8006758 <_malloc_r+0x64>
 80067a0:	20012a24 	.word	0x20012a24
 80067a4:	20012a28 	.word	0x20012a28

080067a8 <_sbrk_r>:
 80067a8:	b538      	push	{r3, r4, r5, lr}
 80067aa:	4c06      	ldr	r4, [pc, #24]	; (80067c4 <_sbrk_r+0x1c>)
 80067ac:	2300      	movs	r3, #0
 80067ae:	4605      	mov	r5, r0
 80067b0:	4608      	mov	r0, r1
 80067b2:	6023      	str	r3, [r4, #0]
 80067b4:	f7fe f80e 	bl	80047d4 <_sbrk>
 80067b8:	1c43      	adds	r3, r0, #1
 80067ba:	d102      	bne.n	80067c2 <_sbrk_r+0x1a>
 80067bc:	6823      	ldr	r3, [r4, #0]
 80067be:	b103      	cbz	r3, 80067c2 <_sbrk_r+0x1a>
 80067c0:	602b      	str	r3, [r5, #0]
 80067c2:	bd38      	pop	{r3, r4, r5, pc}
 80067c4:	20013bdc 	.word	0x20013bdc

080067c8 <__malloc_lock>:
 80067c8:	4770      	bx	lr

080067ca <__malloc_unlock>:
 80067ca:	4770      	bx	lr

080067cc <floorf>:
 80067cc:	ee10 3a10 	vmov	r3, s0
 80067d0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80067d4:	0dca      	lsrs	r2, r1, #23
 80067d6:	3a7f      	subs	r2, #127	; 0x7f
 80067d8:	2a16      	cmp	r2, #22
 80067da:	dc2a      	bgt.n	8006832 <floorf+0x66>
 80067dc:	2a00      	cmp	r2, #0
 80067de:	da11      	bge.n	8006804 <floorf+0x38>
 80067e0:	eddf 7a18 	vldr	s15, [pc, #96]	; 8006844 <floorf+0x78>
 80067e4:	ee30 0a27 	vadd.f32	s0, s0, s15
 80067e8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80067ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067f0:	dd05      	ble.n	80067fe <floorf+0x32>
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	da23      	bge.n	800683e <floorf+0x72>
 80067f6:	4a14      	ldr	r2, [pc, #80]	; (8006848 <floorf+0x7c>)
 80067f8:	2900      	cmp	r1, #0
 80067fa:	bf18      	it	ne
 80067fc:	4613      	movne	r3, r2
 80067fe:	ee00 3a10 	vmov	s0, r3
 8006802:	4770      	bx	lr
 8006804:	4911      	ldr	r1, [pc, #68]	; (800684c <floorf+0x80>)
 8006806:	4111      	asrs	r1, r2
 8006808:	420b      	tst	r3, r1
 800680a:	d0fa      	beq.n	8006802 <floorf+0x36>
 800680c:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8006844 <floorf+0x78>
 8006810:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006814:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800681c:	ddef      	ble.n	80067fe <floorf+0x32>
 800681e:	2b00      	cmp	r3, #0
 8006820:	bfbe      	ittt	lt
 8006822:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8006826:	fa40 f202 	asrlt.w	r2, r0, r2
 800682a:	189b      	addlt	r3, r3, r2
 800682c:	ea23 0301 	bic.w	r3, r3, r1
 8006830:	e7e5      	b.n	80067fe <floorf+0x32>
 8006832:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8006836:	d3e4      	bcc.n	8006802 <floorf+0x36>
 8006838:	ee30 0a00 	vadd.f32	s0, s0, s0
 800683c:	4770      	bx	lr
 800683e:	2300      	movs	r3, #0
 8006840:	e7dd      	b.n	80067fe <floorf+0x32>
 8006842:	bf00      	nop
 8006844:	7149f2ca 	.word	0x7149f2ca
 8006848:	bf800000 	.word	0xbf800000
 800684c:	007fffff 	.word	0x007fffff

08006850 <lrintf>:
 8006850:	ee10 3a10 	vmov	r3, s0
 8006854:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8006858:	f1a2 007f 	sub.w	r0, r2, #127	; 0x7f
 800685c:	281e      	cmp	r0, #30
 800685e:	b082      	sub	sp, #8
 8006860:	dc2e      	bgt.n	80068c0 <lrintf+0x70>
 8006862:	1c41      	adds	r1, r0, #1
 8006864:	da02      	bge.n	800686c <lrintf+0x1c>
 8006866:	2000      	movs	r0, #0
 8006868:	b002      	add	sp, #8
 800686a:	4770      	bx	lr
 800686c:	2816      	cmp	r0, #22
 800686e:	ea4f 71d3 	mov.w	r1, r3, lsr #31
 8006872:	dd09      	ble.n	8006888 <lrintf+0x38>
 8006874:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8006878:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800687c:	3a96      	subs	r2, #150	; 0x96
 800687e:	4090      	lsls	r0, r2
 8006880:	2900      	cmp	r1, #0
 8006882:	d0f1      	beq.n	8006868 <lrintf+0x18>
 8006884:	4240      	negs	r0, r0
 8006886:	e7ef      	b.n	8006868 <lrintf+0x18>
 8006888:	4b10      	ldr	r3, [pc, #64]	; (80068cc <lrintf+0x7c>)
 800688a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800688e:	ed93 7a00 	vldr	s14, [r3]
 8006892:	ee37 0a00 	vadd.f32	s0, s14, s0
 8006896:	ed8d 0a01 	vstr	s0, [sp, #4]
 800689a:	eddd 7a01 	vldr	s15, [sp, #4]
 800689e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80068a2:	ee17 3a90 	vmov	r3, s15
 80068a6:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 80068aa:	d0dc      	beq.n	8006866 <lrintf+0x16>
 80068ac:	f3c3 0016 	ubfx	r0, r3, #0, #23
 80068b0:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 80068b4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80068b8:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 80068bc:	40d8      	lsrs	r0, r3
 80068be:	e7df      	b.n	8006880 <lrintf+0x30>
 80068c0:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80068c4:	ee17 0a90 	vmov	r0, s15
 80068c8:	e7ce      	b.n	8006868 <lrintf+0x18>
 80068ca:	bf00      	nop
 80068cc:	080165a4 	.word	0x080165a4

080068d0 <rintf>:
 80068d0:	b513      	push	{r0, r1, r4, lr}
 80068d2:	ee10 1a10 	vmov	r1, s0
 80068d6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80068da:	0ddc      	lsrs	r4, r3, #23
 80068dc:	3c7f      	subs	r4, #127	; 0x7f
 80068de:	2c16      	cmp	r4, #22
 80068e0:	dc46      	bgt.n	8006970 <rintf+0xa0>
 80068e2:	b32b      	cbz	r3, 8006930 <rintf+0x60>
 80068e4:	2c00      	cmp	r4, #0
 80068e6:	ee10 2a10 	vmov	r2, s0
 80068ea:	ea4f 70d1 	mov.w	r0, r1, lsr #31
 80068ee:	da21      	bge.n	8006934 <rintf+0x64>
 80068f0:	f3c1 0316 	ubfx	r3, r1, #0, #23
 80068f4:	425b      	negs	r3, r3
 80068f6:	4a21      	ldr	r2, [pc, #132]	; (800697c <rintf+0xac>)
 80068f8:	0a5b      	lsrs	r3, r3, #9
 80068fa:	0d09      	lsrs	r1, r1, #20
 80068fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006900:	0509      	lsls	r1, r1, #20
 8006902:	430b      	orrs	r3, r1
 8006904:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 8006908:	ee07 3a90 	vmov	s15, r3
 800690c:	edd2 6a00 	vldr	s13, [r2]
 8006910:	ee36 7aa7 	vadd.f32	s14, s13, s15
 8006914:	ed8d 7a01 	vstr	s14, [sp, #4]
 8006918:	eddd 7a01 	vldr	s15, [sp, #4]
 800691c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006920:	ee17 3a90 	vmov	r3, s15
 8006924:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006928:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 800692c:	ee00 3a10 	vmov	s0, r3
 8006930:	b002      	add	sp, #8
 8006932:	bd10      	pop	{r4, pc}
 8006934:	4b12      	ldr	r3, [pc, #72]	; (8006980 <rintf+0xb0>)
 8006936:	4123      	asrs	r3, r4
 8006938:	4219      	tst	r1, r3
 800693a:	d0f9      	beq.n	8006930 <rintf+0x60>
 800693c:	085b      	lsrs	r3, r3, #1
 800693e:	4219      	tst	r1, r3
 8006940:	d006      	beq.n	8006950 <rintf+0x80>
 8006942:	ea21 0203 	bic.w	r2, r1, r3
 8006946:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800694a:	fa43 f404 	asr.w	r4, r3, r4
 800694e:	4322      	orrs	r2, r4
 8006950:	4b0a      	ldr	r3, [pc, #40]	; (800697c <rintf+0xac>)
 8006952:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006956:	ed90 7a00 	vldr	s14, [r0]
 800695a:	ee07 2a90 	vmov	s15, r2
 800695e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006962:	edcd 7a01 	vstr	s15, [sp, #4]
 8006966:	ed9d 0a01 	vldr	s0, [sp, #4]
 800696a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800696e:	e7df      	b.n	8006930 <rintf+0x60>
 8006970:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006974:	d3dc      	bcc.n	8006930 <rintf+0x60>
 8006976:	ee30 0a00 	vadd.f32	s0, s0, s0
 800697a:	e7d9      	b.n	8006930 <rintf+0x60>
 800697c:	080165ac 	.word	0x080165ac
 8006980:	007fffff 	.word	0x007fffff

08006984 <sinf>:
 8006984:	ee10 3a10 	vmov	r3, s0
 8006988:	b507      	push	{r0, r1, r2, lr}
 800698a:	4a1d      	ldr	r2, [pc, #116]	; (8006a00 <sinf+0x7c>)
 800698c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006990:	4293      	cmp	r3, r2
 8006992:	dc05      	bgt.n	80069a0 <sinf+0x1c>
 8006994:	eddf 0a1b 	vldr	s1, [pc, #108]	; 8006a04 <sinf+0x80>
 8006998:	2000      	movs	r0, #0
 800699a:	f001 f869 	bl	8007a70 <__kernel_sinf>
 800699e:	e004      	b.n	80069aa <sinf+0x26>
 80069a0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80069a4:	db04      	blt.n	80069b0 <sinf+0x2c>
 80069a6:	ee30 0a40 	vsub.f32	s0, s0, s0
 80069aa:	b003      	add	sp, #12
 80069ac:	f85d fb04 	ldr.w	pc, [sp], #4
 80069b0:	4668      	mov	r0, sp
 80069b2:	f000 fc4d 	bl	8007250 <__ieee754_rem_pio2f>
 80069b6:	f000 0003 	and.w	r0, r0, #3
 80069ba:	2801      	cmp	r0, #1
 80069bc:	d008      	beq.n	80069d0 <sinf+0x4c>
 80069be:	2802      	cmp	r0, #2
 80069c0:	d00d      	beq.n	80069de <sinf+0x5a>
 80069c2:	b9b0      	cbnz	r0, 80069f2 <sinf+0x6e>
 80069c4:	2001      	movs	r0, #1
 80069c6:	eddd 0a01 	vldr	s1, [sp, #4]
 80069ca:	ed9d 0a00 	vldr	s0, [sp]
 80069ce:	e7e4      	b.n	800699a <sinf+0x16>
 80069d0:	eddd 0a01 	vldr	s1, [sp, #4]
 80069d4:	ed9d 0a00 	vldr	s0, [sp]
 80069d8:	f000 fd6a 	bl	80074b0 <__kernel_cosf>
 80069dc:	e7e5      	b.n	80069aa <sinf+0x26>
 80069de:	2001      	movs	r0, #1
 80069e0:	eddd 0a01 	vldr	s1, [sp, #4]
 80069e4:	ed9d 0a00 	vldr	s0, [sp]
 80069e8:	f001 f842 	bl	8007a70 <__kernel_sinf>
 80069ec:	eeb1 0a40 	vneg.f32	s0, s0
 80069f0:	e7db      	b.n	80069aa <sinf+0x26>
 80069f2:	eddd 0a01 	vldr	s1, [sp, #4]
 80069f6:	ed9d 0a00 	vldr	s0, [sp]
 80069fa:	f000 fd59 	bl	80074b0 <__kernel_cosf>
 80069fe:	e7f5      	b.n	80069ec <sinf+0x68>
 8006a00:	3f490fd8 	.word	0x3f490fd8
 8006a04:	00000000 	.word	0x00000000

08006a08 <powf>:
 8006a08:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 8006a0c:	ed2d 8b04 	vpush	{d8-d9}
 8006a10:	4ca7      	ldr	r4, [pc, #668]	; (8006cb0 <powf+0x2a8>)
 8006a12:	b08a      	sub	sp, #40	; 0x28
 8006a14:	eef0 8a40 	vmov.f32	s17, s0
 8006a18:	eeb0 8a60 	vmov.f32	s16, s1
 8006a1c:	f000 f958 	bl	8006cd0 <__ieee754_powf>
 8006a20:	f994 5000 	ldrsb.w	r5, [r4]
 8006a24:	1c6b      	adds	r3, r5, #1
 8006a26:	eeb0 9a40 	vmov.f32	s18, s0
 8006a2a:	4626      	mov	r6, r4
 8006a2c:	d05f      	beq.n	8006aee <powf+0xe6>
 8006a2e:	eeb4 8a48 	vcmp.f32	s16, s16
 8006a32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a36:	d65a      	bvs.n	8006aee <powf+0xe6>
 8006a38:	eef4 8a68 	vcmp.f32	s17, s17
 8006a3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a40:	d721      	bvc.n	8006a86 <powf+0x7e>
 8006a42:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8006a46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a4a:	d150      	bne.n	8006aee <powf+0xe6>
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	9300      	str	r3, [sp, #0]
 8006a50:	4b98      	ldr	r3, [pc, #608]	; (8006cb4 <powf+0x2ac>)
 8006a52:	9301      	str	r3, [sp, #4]
 8006a54:	ee18 0a90 	vmov	r0, s17
 8006a58:	2300      	movs	r3, #0
 8006a5a:	9308      	str	r3, [sp, #32]
 8006a5c:	f7f9 fd18 	bl	8000490 <__aeabi_f2d>
 8006a60:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a64:	ee18 0a10 	vmov	r0, s16
 8006a68:	f7f9 fd12 	bl	8000490 <__aeabi_f2d>
 8006a6c:	4b92      	ldr	r3, [pc, #584]	; (8006cb8 <powf+0x2b0>)
 8006a6e:	2200      	movs	r2, #0
 8006a70:	2d02      	cmp	r5, #2
 8006a72:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a76:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006a7a:	d032      	beq.n	8006ae2 <powf+0xda>
 8006a7c:	4668      	mov	r0, sp
 8006a7e:	f001 f83f 	bl	8007b00 <matherr>
 8006a82:	bb40      	cbnz	r0, 8006ad6 <powf+0xce>
 8006a84:	e065      	b.n	8006b52 <powf+0x14a>
 8006a86:	eddf 9a8d 	vldr	s19, [pc, #564]	; 8006cbc <powf+0x2b4>
 8006a8a:	eef4 8a69 	vcmp.f32	s17, s19
 8006a8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a92:	d163      	bne.n	8006b5c <powf+0x154>
 8006a94:	eeb4 8a69 	vcmp.f32	s16, s19
 8006a98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a9c:	d12e      	bne.n	8006afc <powf+0xf4>
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	9300      	str	r3, [sp, #0]
 8006aa2:	4b84      	ldr	r3, [pc, #528]	; (8006cb4 <powf+0x2ac>)
 8006aa4:	9301      	str	r3, [sp, #4]
 8006aa6:	ee18 0a90 	vmov	r0, s17
 8006aaa:	2300      	movs	r3, #0
 8006aac:	9308      	str	r3, [sp, #32]
 8006aae:	f7f9 fcef 	bl	8000490 <__aeabi_f2d>
 8006ab2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ab6:	ee18 0a10 	vmov	r0, s16
 8006aba:	f7f9 fce9 	bl	8000490 <__aeabi_f2d>
 8006abe:	2200      	movs	r2, #0
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ac6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006aca:	2d00      	cmp	r5, #0
 8006acc:	d0d6      	beq.n	8006a7c <powf+0x74>
 8006ace:	4b7a      	ldr	r3, [pc, #488]	; (8006cb8 <powf+0x2b0>)
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006ad6:	9b08      	ldr	r3, [sp, #32]
 8006ad8:	b11b      	cbz	r3, 8006ae2 <powf+0xda>
 8006ada:	f7ff fd91 	bl	8006600 <__errno>
 8006ade:	9b08      	ldr	r3, [sp, #32]
 8006ae0:	6003      	str	r3, [r0, #0]
 8006ae2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ae6:	f7f9 ffc5 	bl	8000a74 <__aeabi_d2f>
 8006aea:	ee09 0a10 	vmov	s18, r0
 8006aee:	eeb0 0a49 	vmov.f32	s0, s18
 8006af2:	b00a      	add	sp, #40	; 0x28
 8006af4:	ecbd 8b04 	vpop	{d8-d9}
 8006af8:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006afc:	eeb0 0a48 	vmov.f32	s0, s16
 8006b00:	f001 f807 	bl	8007b12 <finitef>
 8006b04:	2800      	cmp	r0, #0
 8006b06:	d0f2      	beq.n	8006aee <powf+0xe6>
 8006b08:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8006b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b10:	d5ed      	bpl.n	8006aee <powf+0xe6>
 8006b12:	2301      	movs	r3, #1
 8006b14:	9300      	str	r3, [sp, #0]
 8006b16:	4b67      	ldr	r3, [pc, #412]	; (8006cb4 <powf+0x2ac>)
 8006b18:	9301      	str	r3, [sp, #4]
 8006b1a:	ee18 0a90 	vmov	r0, s17
 8006b1e:	2300      	movs	r3, #0
 8006b20:	9308      	str	r3, [sp, #32]
 8006b22:	f7f9 fcb5 	bl	8000490 <__aeabi_f2d>
 8006b26:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006b2a:	ee18 0a10 	vmov	r0, s16
 8006b2e:	f7f9 fcaf 	bl	8000490 <__aeabi_f2d>
 8006b32:	f994 3000 	ldrsb.w	r3, [r4]
 8006b36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b3a:	b923      	cbnz	r3, 8006b46 <powf+0x13e>
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	2300      	movs	r3, #0
 8006b40:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006b44:	e79a      	b.n	8006a7c <powf+0x74>
 8006b46:	495e      	ldr	r1, [pc, #376]	; (8006cc0 <powf+0x2b8>)
 8006b48:	2000      	movs	r0, #0
 8006b4a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006b4e:	2b02      	cmp	r3, #2
 8006b50:	d194      	bne.n	8006a7c <powf+0x74>
 8006b52:	f7ff fd55 	bl	8006600 <__errno>
 8006b56:	2321      	movs	r3, #33	; 0x21
 8006b58:	6003      	str	r3, [r0, #0]
 8006b5a:	e7bc      	b.n	8006ad6 <powf+0xce>
 8006b5c:	f000 ffd9 	bl	8007b12 <finitef>
 8006b60:	4605      	mov	r5, r0
 8006b62:	2800      	cmp	r0, #0
 8006b64:	d173      	bne.n	8006c4e <powf+0x246>
 8006b66:	eeb0 0a68 	vmov.f32	s0, s17
 8006b6a:	f000 ffd2 	bl	8007b12 <finitef>
 8006b6e:	2800      	cmp	r0, #0
 8006b70:	d06d      	beq.n	8006c4e <powf+0x246>
 8006b72:	eeb0 0a48 	vmov.f32	s0, s16
 8006b76:	f000 ffcc 	bl	8007b12 <finitef>
 8006b7a:	2800      	cmp	r0, #0
 8006b7c:	d067      	beq.n	8006c4e <powf+0x246>
 8006b7e:	ee18 0a90 	vmov	r0, s17
 8006b82:	f7f9 fc85 	bl	8000490 <__aeabi_f2d>
 8006b86:	4680      	mov	r8, r0
 8006b88:	ee18 0a10 	vmov	r0, s16
 8006b8c:	4689      	mov	r9, r1
 8006b8e:	f7f9 fc7f 	bl	8000490 <__aeabi_f2d>
 8006b92:	eeb4 9a49 	vcmp.f32	s18, s18
 8006b96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b9a:	f994 4000 	ldrsb.w	r4, [r4]
 8006b9e:	4b45      	ldr	r3, [pc, #276]	; (8006cb4 <powf+0x2ac>)
 8006ba0:	d713      	bvc.n	8006bca <powf+0x1c2>
 8006ba2:	2201      	movs	r2, #1
 8006ba4:	e9cd 2300 	strd	r2, r3, [sp]
 8006ba8:	9508      	str	r5, [sp, #32]
 8006baa:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8006bae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006bb2:	2c00      	cmp	r4, #0
 8006bb4:	d0c2      	beq.n	8006b3c <powf+0x134>
 8006bb6:	eec9 7aa9 	vdiv.f32	s15, s19, s19
 8006bba:	ee17 0a90 	vmov	r0, s15
 8006bbe:	f7f9 fc67 	bl	8000490 <__aeabi_f2d>
 8006bc2:	2c02      	cmp	r4, #2
 8006bc4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006bc8:	e7c2      	b.n	8006b50 <powf+0x148>
 8006bca:	2203      	movs	r2, #3
 8006bcc:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8006bd0:	e9cd 2300 	strd	r2, r3, [sp]
 8006bd4:	9508      	str	r5, [sp, #32]
 8006bd6:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8006bda:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006bde:	ee28 8a27 	vmul.f32	s16, s16, s15
 8006be2:	b9fc      	cbnz	r4, 8006c24 <powf+0x21c>
 8006be4:	4b37      	ldr	r3, [pc, #220]	; (8006cc4 <powf+0x2bc>)
 8006be6:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8006bea:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8006bee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bf2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006bf6:	d553      	bpl.n	8006ca0 <powf+0x298>
 8006bf8:	eeb0 0a48 	vmov.f32	s0, s16
 8006bfc:	f7ff fe68 	bl	80068d0 <rintf>
 8006c00:	eeb4 0a48 	vcmp.f32	s0, s16
 8006c04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c08:	d004      	beq.n	8006c14 <powf+0x20c>
 8006c0a:	4b2f      	ldr	r3, [pc, #188]	; (8006cc8 <powf+0x2c0>)
 8006c0c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8006c10:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006c14:	f996 3000 	ldrsb.w	r3, [r6]
 8006c18:	2b02      	cmp	r3, #2
 8006c1a:	d141      	bne.n	8006ca0 <powf+0x298>
 8006c1c:	f7ff fcf0 	bl	8006600 <__errno>
 8006c20:	2322      	movs	r3, #34	; 0x22
 8006c22:	e799      	b.n	8006b58 <powf+0x150>
 8006c24:	4b29      	ldr	r3, [pc, #164]	; (8006ccc <powf+0x2c4>)
 8006c26:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c30:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006c34:	d5ee      	bpl.n	8006c14 <powf+0x20c>
 8006c36:	eeb0 0a48 	vmov.f32	s0, s16
 8006c3a:	f7ff fe49 	bl	80068d0 <rintf>
 8006c3e:	eeb4 0a48 	vcmp.f32	s0, s16
 8006c42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c46:	d0e5      	beq.n	8006c14 <powf+0x20c>
 8006c48:	2200      	movs	r2, #0
 8006c4a:	4b1d      	ldr	r3, [pc, #116]	; (8006cc0 <powf+0x2b8>)
 8006c4c:	e7e0      	b.n	8006c10 <powf+0x208>
 8006c4e:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8006c52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c56:	f47f af4a 	bne.w	8006aee <powf+0xe6>
 8006c5a:	eeb0 0a68 	vmov.f32	s0, s17
 8006c5e:	f000 ff58 	bl	8007b12 <finitef>
 8006c62:	2800      	cmp	r0, #0
 8006c64:	f43f af43 	beq.w	8006aee <powf+0xe6>
 8006c68:	eeb0 0a48 	vmov.f32	s0, s16
 8006c6c:	f000 ff51 	bl	8007b12 <finitef>
 8006c70:	2800      	cmp	r0, #0
 8006c72:	f43f af3c 	beq.w	8006aee <powf+0xe6>
 8006c76:	2304      	movs	r3, #4
 8006c78:	9300      	str	r3, [sp, #0]
 8006c7a:	4b0e      	ldr	r3, [pc, #56]	; (8006cb4 <powf+0x2ac>)
 8006c7c:	9301      	str	r3, [sp, #4]
 8006c7e:	ee18 0a90 	vmov	r0, s17
 8006c82:	2300      	movs	r3, #0
 8006c84:	9308      	str	r3, [sp, #32]
 8006c86:	f7f9 fc03 	bl	8000490 <__aeabi_f2d>
 8006c8a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c8e:	ee18 0a10 	vmov	r0, s16
 8006c92:	f7f9 fbfd 	bl	8000490 <__aeabi_f2d>
 8006c96:	2200      	movs	r2, #0
 8006c98:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	e7b7      	b.n	8006c10 <powf+0x208>
 8006ca0:	4668      	mov	r0, sp
 8006ca2:	f000 ff2d 	bl	8007b00 <matherr>
 8006ca6:	2800      	cmp	r0, #0
 8006ca8:	f47f af15 	bne.w	8006ad6 <powf+0xce>
 8006cac:	e7b6      	b.n	8006c1c <powf+0x214>
 8006cae:	bf00      	nop
 8006cb0:	2000007c 	.word	0x2000007c
 8006cb4:	080165b4 	.word	0x080165b4
 8006cb8:	3ff00000 	.word	0x3ff00000
 8006cbc:	00000000 	.word	0x00000000
 8006cc0:	fff00000 	.word	0xfff00000
 8006cc4:	47efffff 	.word	0x47efffff
 8006cc8:	c7efffff 	.word	0xc7efffff
 8006ccc:	7ff00000 	.word	0x7ff00000

08006cd0 <__ieee754_powf>:
 8006cd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cd4:	ee10 5a90 	vmov	r5, s1
 8006cd8:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 8006cdc:	ed2d 8b02 	vpush	{d8}
 8006ce0:	eeb0 8a40 	vmov.f32	s16, s0
 8006ce4:	eef0 8a60 	vmov.f32	s17, s1
 8006ce8:	f000 8293 	beq.w	8007212 <__ieee754_powf+0x542>
 8006cec:	ee10 8a10 	vmov	r8, s0
 8006cf0:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8006cf4:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8006cf8:	dc06      	bgt.n	8006d08 <__ieee754_powf+0x38>
 8006cfa:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8006cfe:	dd0a      	ble.n	8006d16 <__ieee754_powf+0x46>
 8006d00:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8006d04:	f000 8285 	beq.w	8007212 <__ieee754_powf+0x542>
 8006d08:	ecbd 8b02 	vpop	{d8}
 8006d0c:	48d9      	ldr	r0, [pc, #868]	; (8007074 <__ieee754_powf+0x3a4>)
 8006d0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d12:	f000 bf09 	b.w	8007b28 <nanf>
 8006d16:	f1b8 0f00 	cmp.w	r8, #0
 8006d1a:	da1d      	bge.n	8006d58 <__ieee754_powf+0x88>
 8006d1c:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 8006d20:	da2c      	bge.n	8006d7c <__ieee754_powf+0xac>
 8006d22:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8006d26:	db30      	blt.n	8006d8a <__ieee754_powf+0xba>
 8006d28:	15fb      	asrs	r3, r7, #23
 8006d2a:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8006d2e:	fa47 f603 	asr.w	r6, r7, r3
 8006d32:	fa06 f303 	lsl.w	r3, r6, r3
 8006d36:	42bb      	cmp	r3, r7
 8006d38:	d127      	bne.n	8006d8a <__ieee754_powf+0xba>
 8006d3a:	f006 0601 	and.w	r6, r6, #1
 8006d3e:	f1c6 0602 	rsb	r6, r6, #2
 8006d42:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8006d46:	d122      	bne.n	8006d8e <__ieee754_powf+0xbe>
 8006d48:	2d00      	cmp	r5, #0
 8006d4a:	f280 8268 	bge.w	800721e <__ieee754_powf+0x54e>
 8006d4e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8006d52:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8006d56:	e00d      	b.n	8006d74 <__ieee754_powf+0xa4>
 8006d58:	2600      	movs	r6, #0
 8006d5a:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8006d5e:	d1f0      	bne.n	8006d42 <__ieee754_powf+0x72>
 8006d60:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8006d64:	f000 8255 	beq.w	8007212 <__ieee754_powf+0x542>
 8006d68:	dd0a      	ble.n	8006d80 <__ieee754_powf+0xb0>
 8006d6a:	2d00      	cmp	r5, #0
 8006d6c:	f280 8254 	bge.w	8007218 <__ieee754_powf+0x548>
 8006d70:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 8007078 <__ieee754_powf+0x3a8>
 8006d74:	ecbd 8b02 	vpop	{d8}
 8006d78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d7c:	2602      	movs	r6, #2
 8006d7e:	e7ec      	b.n	8006d5a <__ieee754_powf+0x8a>
 8006d80:	2d00      	cmp	r5, #0
 8006d82:	daf5      	bge.n	8006d70 <__ieee754_powf+0xa0>
 8006d84:	eeb1 0a68 	vneg.f32	s0, s17
 8006d88:	e7f4      	b.n	8006d74 <__ieee754_powf+0xa4>
 8006d8a:	2600      	movs	r6, #0
 8006d8c:	e7d9      	b.n	8006d42 <__ieee754_powf+0x72>
 8006d8e:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8006d92:	d102      	bne.n	8006d9a <__ieee754_powf+0xca>
 8006d94:	ee28 0a08 	vmul.f32	s0, s16, s16
 8006d98:	e7ec      	b.n	8006d74 <__ieee754_powf+0xa4>
 8006d9a:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 8006d9e:	eeb0 0a48 	vmov.f32	s0, s16
 8006da2:	d108      	bne.n	8006db6 <__ieee754_powf+0xe6>
 8006da4:	f1b8 0f00 	cmp.w	r8, #0
 8006da8:	db05      	blt.n	8006db6 <__ieee754_powf+0xe6>
 8006daa:	ecbd 8b02 	vpop	{d8}
 8006dae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006db2:	f000 bb79 	b.w	80074a8 <__ieee754_sqrtf>
 8006db6:	f000 fea5 	bl	8007b04 <fabsf>
 8006dba:	b124      	cbz	r4, 8006dc6 <__ieee754_powf+0xf6>
 8006dbc:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 8006dc0:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8006dc4:	d117      	bne.n	8006df6 <__ieee754_powf+0x126>
 8006dc6:	2d00      	cmp	r5, #0
 8006dc8:	bfbc      	itt	lt
 8006dca:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8006dce:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8006dd2:	f1b8 0f00 	cmp.w	r8, #0
 8006dd6:	dacd      	bge.n	8006d74 <__ieee754_powf+0xa4>
 8006dd8:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 8006ddc:	ea54 0306 	orrs.w	r3, r4, r6
 8006de0:	d104      	bne.n	8006dec <__ieee754_powf+0x11c>
 8006de2:	ee70 7a40 	vsub.f32	s15, s0, s0
 8006de6:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8006dea:	e7c3      	b.n	8006d74 <__ieee754_powf+0xa4>
 8006dec:	2e01      	cmp	r6, #1
 8006dee:	d1c1      	bne.n	8006d74 <__ieee754_powf+0xa4>
 8006df0:	eeb1 0a40 	vneg.f32	s0, s0
 8006df4:	e7be      	b.n	8006d74 <__ieee754_powf+0xa4>
 8006df6:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 8006dfa:	3801      	subs	r0, #1
 8006dfc:	ea56 0300 	orrs.w	r3, r6, r0
 8006e00:	d104      	bne.n	8006e0c <__ieee754_powf+0x13c>
 8006e02:	ee38 8a48 	vsub.f32	s16, s16, s16
 8006e06:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8006e0a:	e7b3      	b.n	8006d74 <__ieee754_powf+0xa4>
 8006e0c:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 8006e10:	dd6d      	ble.n	8006eee <__ieee754_powf+0x21e>
 8006e12:	4b9a      	ldr	r3, [pc, #616]	; (800707c <__ieee754_powf+0x3ac>)
 8006e14:	429c      	cmp	r4, r3
 8006e16:	dc06      	bgt.n	8006e26 <__ieee754_powf+0x156>
 8006e18:	2d00      	cmp	r5, #0
 8006e1a:	daa9      	bge.n	8006d70 <__ieee754_powf+0xa0>
 8006e1c:	ed9f 0a98 	vldr	s0, [pc, #608]	; 8007080 <__ieee754_powf+0x3b0>
 8006e20:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006e24:	e7a6      	b.n	8006d74 <__ieee754_powf+0xa4>
 8006e26:	4b97      	ldr	r3, [pc, #604]	; (8007084 <__ieee754_powf+0x3b4>)
 8006e28:	429c      	cmp	r4, r3
 8006e2a:	dd02      	ble.n	8006e32 <__ieee754_powf+0x162>
 8006e2c:	2d00      	cmp	r5, #0
 8006e2e:	dcf5      	bgt.n	8006e1c <__ieee754_powf+0x14c>
 8006e30:	e79e      	b.n	8006d70 <__ieee754_powf+0xa0>
 8006e32:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8006e36:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006e3a:	ed9f 7a93 	vldr	s14, [pc, #588]	; 8007088 <__ieee754_powf+0x3b8>
 8006e3e:	eef1 6a40 	vneg.f32	s13, s0
 8006e42:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8006e46:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006e4a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8006e4e:	eee7 7a40 	vfms.f32	s15, s14, s0
 8006e52:	ee60 0a00 	vmul.f32	s1, s0, s0
 8006e56:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 800708c <__ieee754_powf+0x3bc>
 8006e5a:	ee67 0aa0 	vmul.f32	s1, s15, s1
 8006e5e:	eddf 7a8c 	vldr	s15, [pc, #560]	; 8007090 <__ieee754_powf+0x3c0>
 8006e62:	ee67 7ae0 	vnmul.f32	s15, s15, s1
 8006e66:	eee0 7a07 	vfma.f32	s15, s0, s14
 8006e6a:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8007094 <__ieee754_powf+0x3c4>
 8006e6e:	eeb0 6a67 	vmov.f32	s12, s15
 8006e72:	eea0 6a07 	vfma.f32	s12, s0, s14
 8006e76:	ee16 3a10 	vmov	r3, s12
 8006e7a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006e7e:	f023 030f 	bic.w	r3, r3, #15
 8006e82:	ee00 3a90 	vmov	s1, r3
 8006e86:	eee6 0a87 	vfma.f32	s1, s13, s14
 8006e8a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8006e8e:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 8006e92:	f025 050f 	bic.w	r5, r5, #15
 8006e96:	ee07 5a10 	vmov	s14, r5
 8006e9a:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8006e9e:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8006ea2:	ee07 3a90 	vmov	s15, r3
 8006ea6:	eee7 0a27 	vfma.f32	s1, s14, s15
 8006eaa:	3e01      	subs	r6, #1
 8006eac:	ea56 0200 	orrs.w	r2, r6, r0
 8006eb0:	ee07 5a10 	vmov	s14, r5
 8006eb4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006eb8:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8006ebc:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8006ec0:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8006ec4:	ee17 4a10 	vmov	r4, s14
 8006ec8:	bf08      	it	eq
 8006eca:	eeb0 8a40 	vmoveq.f32	s16, s0
 8006ece:	2c00      	cmp	r4, #0
 8006ed0:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8006ed4:	f340 8184 	ble.w	80071e0 <__ieee754_powf+0x510>
 8006ed8:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8006edc:	f340 80fc 	ble.w	80070d8 <__ieee754_powf+0x408>
 8006ee0:	eddf 7a67 	vldr	s15, [pc, #412]	; 8007080 <__ieee754_powf+0x3b0>
 8006ee4:	ee28 0a27 	vmul.f32	s0, s16, s15
 8006ee8:	ee20 0a27 	vmul.f32	s0, s0, s15
 8006eec:	e742      	b.n	8006d74 <__ieee754_powf+0xa4>
 8006eee:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 8006ef2:	bfbf      	itttt	lt
 8006ef4:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 8007098 <__ieee754_powf+0x3c8>
 8006ef8:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8006efc:	f06f 0217 	mvnlt.w	r2, #23
 8006f00:	ee17 4a90 	vmovlt	r4, s15
 8006f04:	ea4f 53e4 	mov.w	r3, r4, asr #23
 8006f08:	bfa8      	it	ge
 8006f0a:	2200      	movge	r2, #0
 8006f0c:	3b7f      	subs	r3, #127	; 0x7f
 8006f0e:	4413      	add	r3, r2
 8006f10:	4a62      	ldr	r2, [pc, #392]	; (800709c <__ieee754_powf+0x3cc>)
 8006f12:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8006f16:	4294      	cmp	r4, r2
 8006f18:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 8006f1c:	dd06      	ble.n	8006f2c <__ieee754_powf+0x25c>
 8006f1e:	4a60      	ldr	r2, [pc, #384]	; (80070a0 <__ieee754_powf+0x3d0>)
 8006f20:	4294      	cmp	r4, r2
 8006f22:	f340 80a5 	ble.w	8007070 <__ieee754_powf+0x3a0>
 8006f26:	3301      	adds	r3, #1
 8006f28:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8006f2c:	2400      	movs	r4, #0
 8006f2e:	4a5d      	ldr	r2, [pc, #372]	; (80070a4 <__ieee754_powf+0x3d4>)
 8006f30:	00a7      	lsls	r7, r4, #2
 8006f32:	443a      	add	r2, r7
 8006f34:	ee07 1a90 	vmov	s15, r1
 8006f38:	ed92 7a00 	vldr	s14, [r2]
 8006f3c:	4a5a      	ldr	r2, [pc, #360]	; (80070a8 <__ieee754_powf+0x3d8>)
 8006f3e:	ee37 6a27 	vadd.f32	s12, s14, s15
 8006f42:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8006f46:	eec5 6a06 	vdiv.f32	s13, s10, s12
 8006f4a:	1049      	asrs	r1, r1, #1
 8006f4c:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 8006f50:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 8006f54:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 8006f58:	ee77 5ac7 	vsub.f32	s11, s15, s14
 8006f5c:	ee06 1a10 	vmov	s12, r1
 8006f60:	ee65 4aa6 	vmul.f32	s9, s11, s13
 8006f64:	ee14 ca90 	vmov	ip, s9
 8006f68:	ea02 0c0c 	and.w	ip, r2, ip
 8006f6c:	ee05 ca10 	vmov	s10, ip
 8006f70:	eeb1 4a45 	vneg.f32	s8, s10
 8006f74:	eee4 5a06 	vfma.f32	s11, s8, s12
 8006f78:	ee36 6a47 	vsub.f32	s12, s12, s14
 8006f7c:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80070ac <__ieee754_powf+0x3dc>
 8006f80:	ee37 6ac6 	vsub.f32	s12, s15, s12
 8006f84:	ee64 7aa4 	vmul.f32	s15, s9, s9
 8006f88:	eee4 5a06 	vfma.f32	s11, s8, s12
 8006f8c:	ee67 3aa7 	vmul.f32	s7, s15, s15
 8006f90:	ee25 6aa6 	vmul.f32	s12, s11, s13
 8006f94:	eddf 5a46 	vldr	s11, [pc, #280]	; 80070b0 <__ieee754_powf+0x3e0>
 8006f98:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8006f9c:	eddf 5a45 	vldr	s11, [pc, #276]	; 80070b4 <__ieee754_powf+0x3e4>
 8006fa0:	eee7 5a27 	vfma.f32	s11, s14, s15
 8006fa4:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8007088 <__ieee754_powf+0x3b8>
 8006fa8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8006fac:	eddf 5a42 	vldr	s11, [pc, #264]	; 80070b8 <__ieee754_powf+0x3e8>
 8006fb0:	eee7 5a27 	vfma.f32	s11, s14, s15
 8006fb4:	ed9f 7a41 	vldr	s14, [pc, #260]	; 80070bc <__ieee754_powf+0x3ec>
 8006fb8:	ee75 6a24 	vadd.f32	s13, s10, s9
 8006fbc:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8006fc0:	ee66 6a86 	vmul.f32	s13, s13, s12
 8006fc4:	eef0 5a08 	vmov.f32	s11, #8	; 0x40400000  3.0
 8006fc8:	eef0 7a65 	vmov.f32	s15, s11
 8006fcc:	eee3 6a87 	vfma.f32	s13, s7, s14
 8006fd0:	eee5 7a05 	vfma.f32	s15, s10, s10
 8006fd4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fd8:	ee17 1a90 	vmov	r1, s15
 8006fdc:	4011      	ands	r1, r2
 8006fde:	ee07 1a90 	vmov	s15, r1
 8006fe2:	ee37 7ae5 	vsub.f32	s14, s15, s11
 8006fe6:	eddf 5a36 	vldr	s11, [pc, #216]	; 80070c0 <__ieee754_powf+0x3f0>
 8006fea:	eea4 7a05 	vfma.f32	s14, s8, s10
 8006fee:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8006ff2:	ee27 7a24 	vmul.f32	s14, s14, s9
 8006ff6:	eea7 7a86 	vfma.f32	s14, s15, s12
 8006ffa:	eeb0 6a47 	vmov.f32	s12, s14
 8006ffe:	eea5 6a27 	vfma.f32	s12, s10, s15
 8007002:	ee16 1a10 	vmov	r1, s12
 8007006:	4011      	ands	r1, r2
 8007008:	ee06 1a90 	vmov	s13, r1
 800700c:	eee4 6a27 	vfma.f32	s13, s8, s15
 8007010:	eddf 7a2c 	vldr	s15, [pc, #176]	; 80070c4 <__ieee754_powf+0x3f4>
 8007014:	ee37 7a66 	vsub.f32	s14, s14, s13
 8007018:	ee06 1a10 	vmov	s12, r1
 800701c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007020:	eddf 7a29 	vldr	s15, [pc, #164]	; 80070c8 <__ieee754_powf+0x3f8>
 8007024:	4929      	ldr	r1, [pc, #164]	; (80070cc <__ieee754_powf+0x3fc>)
 8007026:	eea6 7a27 	vfma.f32	s14, s12, s15
 800702a:	4439      	add	r1, r7
 800702c:	edd1 7a00 	vldr	s15, [r1]
 8007030:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007034:	ee07 3a90 	vmov	s15, r3
 8007038:	eef0 0a47 	vmov.f32	s1, s14
 800703c:	4b24      	ldr	r3, [pc, #144]	; (80070d0 <__ieee754_powf+0x400>)
 800703e:	eee6 0a25 	vfma.f32	s1, s12, s11
 8007042:	443b      	add	r3, r7
 8007044:	ed93 5a00 	vldr	s10, [r3]
 8007048:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800704c:	ee70 0a85 	vadd.f32	s1, s1, s10
 8007050:	ee70 7aa6 	vadd.f32	s15, s1, s13
 8007054:	ee17 3a90 	vmov	r3, s15
 8007058:	4013      	ands	r3, r2
 800705a:	ee07 3a90 	vmov	s15, r3
 800705e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007062:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8007066:	eee6 7a65 	vfms.f32	s15, s12, s11
 800706a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800706e:	e70e      	b.n	8006e8e <__ieee754_powf+0x1be>
 8007070:	2401      	movs	r4, #1
 8007072:	e75c      	b.n	8006f2e <__ieee754_powf+0x25e>
 8007074:	080165b8 	.word	0x080165b8
 8007078:	00000000 	.word	0x00000000
 800707c:	3f7ffff7 	.word	0x3f7ffff7
 8007080:	7149f2ca 	.word	0x7149f2ca
 8007084:	3f800007 	.word	0x3f800007
 8007088:	3eaaaaab 	.word	0x3eaaaaab
 800708c:	36eca570 	.word	0x36eca570
 8007090:	3fb8aa3b 	.word	0x3fb8aa3b
 8007094:	3fb8aa00 	.word	0x3fb8aa00
 8007098:	4b800000 	.word	0x4b800000
 800709c:	001cc471 	.word	0x001cc471
 80070a0:	005db3d6 	.word	0x005db3d6
 80070a4:	080165bc 	.word	0x080165bc
 80070a8:	fffff000 	.word	0xfffff000
 80070ac:	3e6c3255 	.word	0x3e6c3255
 80070b0:	3e53f142 	.word	0x3e53f142
 80070b4:	3e8ba305 	.word	0x3e8ba305
 80070b8:	3edb6db7 	.word	0x3edb6db7
 80070bc:	3f19999a 	.word	0x3f19999a
 80070c0:	3f763800 	.word	0x3f763800
 80070c4:	3f76384f 	.word	0x3f76384f
 80070c8:	369dc3a0 	.word	0x369dc3a0
 80070cc:	080165cc 	.word	0x080165cc
 80070d0:	080165c4 	.word	0x080165c4
 80070d4:	3338aa3c 	.word	0x3338aa3c
 80070d8:	f040 8092 	bne.w	8007200 <__ieee754_powf+0x530>
 80070dc:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 80070d4 <__ieee754_powf+0x404>
 80070e0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80070e4:	ee70 6aa6 	vadd.f32	s13, s1, s13
 80070e8:	eef4 6ac7 	vcmpe.f32	s13, s14
 80070ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070f0:	f73f aef6 	bgt.w	8006ee0 <__ieee754_powf+0x210>
 80070f4:	15db      	asrs	r3, r3, #23
 80070f6:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 80070fa:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80070fe:	4103      	asrs	r3, r0
 8007100:	4423      	add	r3, r4
 8007102:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007106:	4947      	ldr	r1, [pc, #284]	; (8007224 <__ieee754_powf+0x554>)
 8007108:	3a7f      	subs	r2, #127	; 0x7f
 800710a:	4111      	asrs	r1, r2
 800710c:	ea23 0101 	bic.w	r1, r3, r1
 8007110:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8007114:	ee07 1a10 	vmov	s14, r1
 8007118:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800711c:	f1c2 0217 	rsb	r2, r2, #23
 8007120:	4110      	asrs	r0, r2
 8007122:	2c00      	cmp	r4, #0
 8007124:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007128:	bfb8      	it	lt
 800712a:	4240      	neglt	r0, r0
 800712c:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8007130:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007228 <__ieee754_powf+0x558>
 8007134:	ee17 3a10 	vmov	r3, s14
 8007138:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800713c:	f023 030f 	bic.w	r3, r3, #15
 8007140:	ee07 3a10 	vmov	s14, r3
 8007144:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007148:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800714c:	eddf 7a37 	vldr	s15, [pc, #220]	; 800722c <__ieee754_powf+0x55c>
 8007150:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007154:	eee0 7aa6 	vfma.f32	s15, s1, s13
 8007158:	eddf 6a35 	vldr	s13, [pc, #212]	; 8007230 <__ieee754_powf+0x560>
 800715c:	eeb0 0a67 	vmov.f32	s0, s15
 8007160:	eea7 0a26 	vfma.f32	s0, s14, s13
 8007164:	eeb0 6a40 	vmov.f32	s12, s0
 8007168:	eea7 6a66 	vfms.f32	s12, s14, s13
 800716c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8007170:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8007174:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8007234 <__ieee754_powf+0x564>
 8007178:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 8007238 <__ieee754_powf+0x568>
 800717c:	eea7 6a26 	vfma.f32	s12, s14, s13
 8007180:	eddf 6a2e 	vldr	s13, [pc, #184]	; 800723c <__ieee754_powf+0x56c>
 8007184:	eee6 6a07 	vfma.f32	s13, s12, s14
 8007188:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 8007240 <__ieee754_powf+0x570>
 800718c:	eea6 6a87 	vfma.f32	s12, s13, s14
 8007190:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8007244 <__ieee754_powf+0x574>
 8007194:	eee6 6a07 	vfma.f32	s13, s12, s14
 8007198:	eeb0 6a40 	vmov.f32	s12, s0
 800719c:	eea6 6ac7 	vfms.f32	s12, s13, s14
 80071a0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80071a4:	eeb0 7a46 	vmov.f32	s14, s12
 80071a8:	ee77 6a66 	vsub.f32	s13, s14, s13
 80071ac:	ee20 6a06 	vmul.f32	s12, s0, s12
 80071b0:	eee0 7a27 	vfma.f32	s15, s0, s15
 80071b4:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80071b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80071bc:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80071c0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80071c4:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80071c8:	ee10 3a10 	vmov	r3, s0
 80071cc:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 80071d0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80071d4:	da1a      	bge.n	800720c <__ieee754_powf+0x53c>
 80071d6:	f000 fcad 	bl	8007b34 <scalbnf>
 80071da:	ee20 0a08 	vmul.f32	s0, s0, s16
 80071de:	e5c9      	b.n	8006d74 <__ieee754_powf+0xa4>
 80071e0:	4a19      	ldr	r2, [pc, #100]	; (8007248 <__ieee754_powf+0x578>)
 80071e2:	4293      	cmp	r3, r2
 80071e4:	dd02      	ble.n	80071ec <__ieee754_powf+0x51c>
 80071e6:	eddf 7a19 	vldr	s15, [pc, #100]	; 800724c <__ieee754_powf+0x57c>
 80071ea:	e67b      	b.n	8006ee4 <__ieee754_powf+0x214>
 80071ec:	d108      	bne.n	8007200 <__ieee754_powf+0x530>
 80071ee:	ee37 7a67 	vsub.f32	s14, s14, s15
 80071f2:	eeb4 7ae0 	vcmpe.f32	s14, s1
 80071f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071fa:	f6ff af7b 	blt.w	80070f4 <__ieee754_powf+0x424>
 80071fe:	e7f2      	b.n	80071e6 <__ieee754_powf+0x516>
 8007200:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8007204:	f73f af76 	bgt.w	80070f4 <__ieee754_powf+0x424>
 8007208:	2000      	movs	r0, #0
 800720a:	e78f      	b.n	800712c <__ieee754_powf+0x45c>
 800720c:	ee00 3a10 	vmov	s0, r3
 8007210:	e7e3      	b.n	80071da <__ieee754_powf+0x50a>
 8007212:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8007216:	e5ad      	b.n	8006d74 <__ieee754_powf+0xa4>
 8007218:	eeb0 0a68 	vmov.f32	s0, s17
 800721c:	e5aa      	b.n	8006d74 <__ieee754_powf+0xa4>
 800721e:	eeb0 0a48 	vmov.f32	s0, s16
 8007222:	e5a7      	b.n	8006d74 <__ieee754_powf+0xa4>
 8007224:	007fffff 	.word	0x007fffff
 8007228:	3f317218 	.word	0x3f317218
 800722c:	35bfbe8c 	.word	0x35bfbe8c
 8007230:	3f317200 	.word	0x3f317200
 8007234:	3331bb4c 	.word	0x3331bb4c
 8007238:	b5ddea0e 	.word	0xb5ddea0e
 800723c:	388ab355 	.word	0x388ab355
 8007240:	bb360b61 	.word	0xbb360b61
 8007244:	3e2aaaab 	.word	0x3e2aaaab
 8007248:	43160000 	.word	0x43160000
 800724c:	0da24260 	.word	0x0da24260

08007250 <__ieee754_rem_pio2f>:
 8007250:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007252:	ee10 6a10 	vmov	r6, s0
 8007256:	4b86      	ldr	r3, [pc, #536]	; (8007470 <__ieee754_rem_pio2f+0x220>)
 8007258:	f026 4400 	bic.w	r4, r6, #2147483648	; 0x80000000
 800725c:	429c      	cmp	r4, r3
 800725e:	b087      	sub	sp, #28
 8007260:	4605      	mov	r5, r0
 8007262:	dc05      	bgt.n	8007270 <__ieee754_rem_pio2f+0x20>
 8007264:	2300      	movs	r3, #0
 8007266:	ed85 0a00 	vstr	s0, [r5]
 800726a:	6043      	str	r3, [r0, #4]
 800726c:	2000      	movs	r0, #0
 800726e:	e020      	b.n	80072b2 <__ieee754_rem_pio2f+0x62>
 8007270:	4b80      	ldr	r3, [pc, #512]	; (8007474 <__ieee754_rem_pio2f+0x224>)
 8007272:	429c      	cmp	r4, r3
 8007274:	dc38      	bgt.n	80072e8 <__ieee754_rem_pio2f+0x98>
 8007276:	2e00      	cmp	r6, #0
 8007278:	f024 040f 	bic.w	r4, r4, #15
 800727c:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 8007478 <__ieee754_rem_pio2f+0x228>
 8007280:	4b7e      	ldr	r3, [pc, #504]	; (800747c <__ieee754_rem_pio2f+0x22c>)
 8007282:	dd18      	ble.n	80072b6 <__ieee754_rem_pio2f+0x66>
 8007284:	429c      	cmp	r4, r3
 8007286:	ee70 7a47 	vsub.f32	s15, s0, s14
 800728a:	bf09      	itett	eq
 800728c:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 8007480 <__ieee754_rem_pio2f+0x230>
 8007290:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 8007484 <__ieee754_rem_pio2f+0x234>
 8007294:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8007298:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 8007488 <__ieee754_rem_pio2f+0x238>
 800729c:	ee77 6ac7 	vsub.f32	s13, s15, s14
 80072a0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80072a4:	edc0 6a00 	vstr	s13, [r0]
 80072a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80072ac:	edc0 7a01 	vstr	s15, [r0, #4]
 80072b0:	2001      	movs	r0, #1
 80072b2:	b007      	add	sp, #28
 80072b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072b6:	429c      	cmp	r4, r3
 80072b8:	ee70 7a07 	vadd.f32	s15, s0, s14
 80072bc:	bf09      	itett	eq
 80072be:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 8007480 <__ieee754_rem_pio2f+0x230>
 80072c2:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 8007484 <__ieee754_rem_pio2f+0x234>
 80072c6:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 80072ca:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 8007488 <__ieee754_rem_pio2f+0x238>
 80072ce:	ee77 6a87 	vadd.f32	s13, s15, s14
 80072d2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80072d6:	edc0 6a00 	vstr	s13, [r0]
 80072da:	ee77 7a87 	vadd.f32	s15, s15, s14
 80072de:	edc0 7a01 	vstr	s15, [r0, #4]
 80072e2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80072e6:	e7e4      	b.n	80072b2 <__ieee754_rem_pio2f+0x62>
 80072e8:	4b68      	ldr	r3, [pc, #416]	; (800748c <__ieee754_rem_pio2f+0x23c>)
 80072ea:	429c      	cmp	r4, r3
 80072ec:	dc71      	bgt.n	80073d2 <__ieee754_rem_pio2f+0x182>
 80072ee:	f000 fc09 	bl	8007b04 <fabsf>
 80072f2:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8007490 <__ieee754_rem_pio2f+0x240>
 80072f6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80072fa:	eee0 7a07 	vfma.f32	s15, s0, s14
 80072fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007302:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8007306:	ee17 0a90 	vmov	r0, s15
 800730a:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8007478 <__ieee754_rem_pio2f+0x228>
 800730e:	eeb1 7a46 	vneg.f32	s14, s12
 8007312:	eea7 0a27 	vfma.f32	s0, s14, s15
 8007316:	281f      	cmp	r0, #31
 8007318:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8007484 <__ieee754_rem_pio2f+0x234>
 800731c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8007320:	ee70 6a67 	vsub.f32	s13, s0, s15
 8007324:	ee16 3a90 	vmov	r3, s13
 8007328:	dc1c      	bgt.n	8007364 <__ieee754_rem_pio2f+0x114>
 800732a:	1e47      	subs	r7, r0, #1
 800732c:	4959      	ldr	r1, [pc, #356]	; (8007494 <__ieee754_rem_pio2f+0x244>)
 800732e:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 8007332:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 8007336:	428a      	cmp	r2, r1
 8007338:	d014      	beq.n	8007364 <__ieee754_rem_pio2f+0x114>
 800733a:	602b      	str	r3, [r5, #0]
 800733c:	ed95 7a00 	vldr	s14, [r5]
 8007340:	ee30 0a47 	vsub.f32	s0, s0, s14
 8007344:	2e00      	cmp	r6, #0
 8007346:	ee30 0a67 	vsub.f32	s0, s0, s15
 800734a:	ed85 0a01 	vstr	s0, [r5, #4]
 800734e:	dab0      	bge.n	80072b2 <__ieee754_rem_pio2f+0x62>
 8007350:	eeb1 7a47 	vneg.f32	s14, s14
 8007354:	eeb1 0a40 	vneg.f32	s0, s0
 8007358:	ed85 7a00 	vstr	s14, [r5]
 800735c:	ed85 0a01 	vstr	s0, [r5, #4]
 8007360:	4240      	negs	r0, r0
 8007362:	e7a6      	b.n	80072b2 <__ieee754_rem_pio2f+0x62>
 8007364:	15e4      	asrs	r4, r4, #23
 8007366:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800736a:	1aa2      	subs	r2, r4, r2
 800736c:	2a08      	cmp	r2, #8
 800736e:	dde4      	ble.n	800733a <__ieee754_rem_pio2f+0xea>
 8007370:	eddf 7a43 	vldr	s15, [pc, #268]	; 8007480 <__ieee754_rem_pio2f+0x230>
 8007374:	eef0 6a40 	vmov.f32	s13, s0
 8007378:	eee7 6a27 	vfma.f32	s13, s14, s15
 800737c:	ee30 0a66 	vsub.f32	s0, s0, s13
 8007380:	eea7 0a27 	vfma.f32	s0, s14, s15
 8007384:	eddf 7a40 	vldr	s15, [pc, #256]	; 8007488 <__ieee754_rem_pio2f+0x238>
 8007388:	ee96 0a27 	vfnms.f32	s0, s12, s15
 800738c:	ee76 5ac0 	vsub.f32	s11, s13, s0
 8007390:	eef0 7a40 	vmov.f32	s15, s0
 8007394:	ee15 3a90 	vmov	r3, s11
 8007398:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800739c:	1aa4      	subs	r4, r4, r2
 800739e:	2c19      	cmp	r4, #25
 80073a0:	dc04      	bgt.n	80073ac <__ieee754_rem_pio2f+0x15c>
 80073a2:	edc5 5a00 	vstr	s11, [r5]
 80073a6:	eeb0 0a66 	vmov.f32	s0, s13
 80073aa:	e7c7      	b.n	800733c <__ieee754_rem_pio2f+0xec>
 80073ac:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8007498 <__ieee754_rem_pio2f+0x248>
 80073b0:	eeb0 0a66 	vmov.f32	s0, s13
 80073b4:	eea7 0a25 	vfma.f32	s0, s14, s11
 80073b8:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80073bc:	eee7 7a25 	vfma.f32	s15, s14, s11
 80073c0:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800749c <__ieee754_rem_pio2f+0x24c>
 80073c4:	eed6 7a07 	vfnms.f32	s15, s12, s14
 80073c8:	ee30 7a67 	vsub.f32	s14, s0, s15
 80073cc:	ed85 7a00 	vstr	s14, [r5]
 80073d0:	e7b4      	b.n	800733c <__ieee754_rem_pio2f+0xec>
 80073d2:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 80073d6:	db06      	blt.n	80073e6 <__ieee754_rem_pio2f+0x196>
 80073d8:	ee70 7a40 	vsub.f32	s15, s0, s0
 80073dc:	edc0 7a01 	vstr	s15, [r0, #4]
 80073e0:	edc0 7a00 	vstr	s15, [r0]
 80073e4:	e742      	b.n	800726c <__ieee754_rem_pio2f+0x1c>
 80073e6:	15e2      	asrs	r2, r4, #23
 80073e8:	3a86      	subs	r2, #134	; 0x86
 80073ea:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 80073ee:	ee07 3a90 	vmov	s15, r3
 80073f2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80073f6:	eddf 6a2a 	vldr	s13, [pc, #168]	; 80074a0 <__ieee754_rem_pio2f+0x250>
 80073fa:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80073fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007402:	ed8d 7a03 	vstr	s14, [sp, #12]
 8007406:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800740a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800740e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007412:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007416:	ed8d 7a04 	vstr	s14, [sp, #16]
 800741a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800741e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8007422:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007426:	edcd 7a05 	vstr	s15, [sp, #20]
 800742a:	d11e      	bne.n	800746a <__ieee754_rem_pio2f+0x21a>
 800742c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8007430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007434:	bf0c      	ite	eq
 8007436:	2301      	moveq	r3, #1
 8007438:	2302      	movne	r3, #2
 800743a:	491a      	ldr	r1, [pc, #104]	; (80074a4 <__ieee754_rem_pio2f+0x254>)
 800743c:	9101      	str	r1, [sp, #4]
 800743e:	2102      	movs	r1, #2
 8007440:	9100      	str	r1, [sp, #0]
 8007442:	a803      	add	r0, sp, #12
 8007444:	4629      	mov	r1, r5
 8007446:	f000 f891 	bl	800756c <__kernel_rem_pio2f>
 800744a:	2e00      	cmp	r6, #0
 800744c:	f6bf af31 	bge.w	80072b2 <__ieee754_rem_pio2f+0x62>
 8007450:	edd5 7a00 	vldr	s15, [r5]
 8007454:	eef1 7a67 	vneg.f32	s15, s15
 8007458:	edc5 7a00 	vstr	s15, [r5]
 800745c:	edd5 7a01 	vldr	s15, [r5, #4]
 8007460:	eef1 7a67 	vneg.f32	s15, s15
 8007464:	edc5 7a01 	vstr	s15, [r5, #4]
 8007468:	e77a      	b.n	8007360 <__ieee754_rem_pio2f+0x110>
 800746a:	2303      	movs	r3, #3
 800746c:	e7e5      	b.n	800743a <__ieee754_rem_pio2f+0x1ea>
 800746e:	bf00      	nop
 8007470:	3f490fd8 	.word	0x3f490fd8
 8007474:	4016cbe3 	.word	0x4016cbe3
 8007478:	3fc90f80 	.word	0x3fc90f80
 800747c:	3fc90fd0 	.word	0x3fc90fd0
 8007480:	37354400 	.word	0x37354400
 8007484:	37354443 	.word	0x37354443
 8007488:	2e85a308 	.word	0x2e85a308
 800748c:	43490f80 	.word	0x43490f80
 8007490:	3f22f984 	.word	0x3f22f984
 8007494:	080165d4 	.word	0x080165d4
 8007498:	2e85a300 	.word	0x2e85a300
 800749c:	248d3132 	.word	0x248d3132
 80074a0:	43800000 	.word	0x43800000
 80074a4:	08016654 	.word	0x08016654

080074a8 <__ieee754_sqrtf>:
 80074a8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80074ac:	4770      	bx	lr
	...

080074b0 <__kernel_cosf>:
 80074b0:	ee10 3a10 	vmov	r3, s0
 80074b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80074b8:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 80074bc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80074c0:	da05      	bge.n	80074ce <__kernel_cosf+0x1e>
 80074c2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80074c6:	ee17 2a90 	vmov	r2, s15
 80074ca:	2a00      	cmp	r2, #0
 80074cc:	d03b      	beq.n	8007546 <__kernel_cosf+0x96>
 80074ce:	ee20 6a00 	vmul.f32	s12, s0, s0
 80074d2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80074d6:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800754c <__kernel_cosf+0x9c>
 80074da:	4a1d      	ldr	r2, [pc, #116]	; (8007550 <__kernel_cosf+0xa0>)
 80074dc:	ee66 7a07 	vmul.f32	s15, s12, s14
 80074e0:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8007554 <__kernel_cosf+0xa4>
 80074e4:	eea6 7a25 	vfma.f32	s14, s12, s11
 80074e8:	4293      	cmp	r3, r2
 80074ea:	eddf 5a1b 	vldr	s11, [pc, #108]	; 8007558 <__kernel_cosf+0xa8>
 80074ee:	eee7 5a06 	vfma.f32	s11, s14, s12
 80074f2:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800755c <__kernel_cosf+0xac>
 80074f6:	eea5 7a86 	vfma.f32	s14, s11, s12
 80074fa:	eddf 5a19 	vldr	s11, [pc, #100]	; 8007560 <__kernel_cosf+0xb0>
 80074fe:	eee7 5a06 	vfma.f32	s11, s14, s12
 8007502:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8007564 <__kernel_cosf+0xb4>
 8007506:	eea5 7a86 	vfma.f32	s14, s11, s12
 800750a:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 800750e:	ee27 7a06 	vmul.f32	s14, s14, s12
 8007512:	eee6 0a07 	vfma.f32	s1, s12, s14
 8007516:	dc04      	bgt.n	8007522 <__kernel_cosf+0x72>
 8007518:	ee77 0ae0 	vsub.f32	s1, s15, s1
 800751c:	ee36 0ae0 	vsub.f32	s0, s13, s1
 8007520:	4770      	bx	lr
 8007522:	4a11      	ldr	r2, [pc, #68]	; (8007568 <__kernel_cosf+0xb8>)
 8007524:	4293      	cmp	r3, r2
 8007526:	bfda      	itte	le
 8007528:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800752c:	ee07 3a10 	vmovle	s14, r3
 8007530:	eeb5 7a02 	vmovgt.f32	s14, #82	; 0x3e900000  0.2812500
 8007534:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007538:	ee36 0ac7 	vsub.f32	s0, s13, s14
 800753c:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8007540:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007544:	4770      	bx	lr
 8007546:	eeb0 0a66 	vmov.f32	s0, s13
 800754a:	4770      	bx	lr
 800754c:	ad47d74e 	.word	0xad47d74e
 8007550:	3e999999 	.word	0x3e999999
 8007554:	310f74f6 	.word	0x310f74f6
 8007558:	b493f27c 	.word	0xb493f27c
 800755c:	37d00d01 	.word	0x37d00d01
 8007560:	bab60b61 	.word	0xbab60b61
 8007564:	3d2aaaab 	.word	0x3d2aaaab
 8007568:	3f480000 	.word	0x3f480000

0800756c <__kernel_rem_pio2f>:
 800756c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007570:	ed2d 8b04 	vpush	{d8-d9}
 8007574:	b0d7      	sub	sp, #348	; 0x15c
 8007576:	469b      	mov	fp, r3
 8007578:	460e      	mov	r6, r1
 800757a:	4bbe      	ldr	r3, [pc, #760]	; (8007874 <__kernel_rem_pio2f+0x308>)
 800757c:	9964      	ldr	r1, [sp, #400]	; 0x190
 800757e:	9002      	str	r0, [sp, #8]
 8007580:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 8007584:	9865      	ldr	r0, [sp, #404]	; 0x194
 8007586:	ed9f 7abf 	vldr	s14, [pc, #764]	; 8007884 <__kernel_rem_pio2f+0x318>
 800758a:	1ed1      	subs	r1, r2, #3
 800758c:	2308      	movs	r3, #8
 800758e:	fb91 f1f3 	sdiv	r1, r1, r3
 8007592:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 8007596:	f10b 3aff 	add.w	sl, fp, #4294967295	; 0xffffffff
 800759a:	1c4c      	adds	r4, r1, #1
 800759c:	eba2 04c4 	sub.w	r4, r2, r4, lsl #3
 80075a0:	eba1 050a 	sub.w	r5, r1, sl
 80075a4:	aa1a      	add	r2, sp, #104	; 0x68
 80075a6:	eb09 070a 	add.w	r7, r9, sl
 80075aa:	eb00 0c85 	add.w	ip, r0, r5, lsl #2
 80075ae:	4696      	mov	lr, r2
 80075b0:	2300      	movs	r3, #0
 80075b2:	42bb      	cmp	r3, r7
 80075b4:	dd0f      	ble.n	80075d6 <__kernel_rem_pio2f+0x6a>
 80075b6:	af42      	add	r7, sp, #264	; 0x108
 80075b8:	2200      	movs	r2, #0
 80075ba:	454a      	cmp	r2, r9
 80075bc:	dc27      	bgt.n	800760e <__kernel_rem_pio2f+0xa2>
 80075be:	f10d 0c68 	add.w	ip, sp, #104	; 0x68
 80075c2:	eb0b 0302 	add.w	r3, fp, r2
 80075c6:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 80075ca:	9d02      	ldr	r5, [sp, #8]
 80075cc:	eddf 7aad 	vldr	s15, [pc, #692]	; 8007884 <__kernel_rem_pio2f+0x318>
 80075d0:	f04f 0c00 	mov.w	ip, #0
 80075d4:	e015      	b.n	8007602 <__kernel_rem_pio2f+0x96>
 80075d6:	42dd      	cmn	r5, r3
 80075d8:	bf5d      	ittte	pl
 80075da:	f85c 2023 	ldrpl.w	r2, [ip, r3, lsl #2]
 80075de:	ee07 2a90 	vmovpl	s15, r2
 80075e2:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80075e6:	eef0 7a47 	vmovmi.f32	s15, s14
 80075ea:	ecee 7a01 	vstmia	lr!, {s15}
 80075ee:	3301      	adds	r3, #1
 80075f0:	e7df      	b.n	80075b2 <__kernel_rem_pio2f+0x46>
 80075f2:	ecf5 6a01 	vldmia	r5!, {s13}
 80075f6:	ed33 7a01 	vldmdb	r3!, {s14}
 80075fa:	eee6 7a87 	vfma.f32	s15, s13, s14
 80075fe:	f10c 0c01 	add.w	ip, ip, #1
 8007602:	45d4      	cmp	ip, sl
 8007604:	ddf5      	ble.n	80075f2 <__kernel_rem_pio2f+0x86>
 8007606:	ece7 7a01 	vstmia	r7!, {s15}
 800760a:	3201      	adds	r2, #1
 800760c:	e7d5      	b.n	80075ba <__kernel_rem_pio2f+0x4e>
 800760e:	ab06      	add	r3, sp, #24
 8007610:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 8007614:	9304      	str	r3, [sp, #16]
 8007616:	eddf 8a9a 	vldr	s17, [pc, #616]	; 8007880 <__kernel_rem_pio2f+0x314>
 800761a:	ed9f 9a98 	vldr	s18, [pc, #608]	; 800787c <__kernel_rem_pio2f+0x310>
 800761e:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 8007622:	9303      	str	r3, [sp, #12]
 8007624:	464d      	mov	r5, r9
 8007626:	ab56      	add	r3, sp, #344	; 0x158
 8007628:	f105 4780 	add.w	r7, r5, #1073741824	; 0x40000000
 800762c:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8007630:	3f01      	subs	r7, #1
 8007632:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 8007636:	00bf      	lsls	r7, r7, #2
 8007638:	ab56      	add	r3, sp, #344	; 0x158
 800763a:	19da      	adds	r2, r3, r7
 800763c:	3a4c      	subs	r2, #76	; 0x4c
 800763e:	2300      	movs	r3, #0
 8007640:	1ae9      	subs	r1, r5, r3
 8007642:	2900      	cmp	r1, #0
 8007644:	dc4c      	bgt.n	80076e0 <__kernel_rem_pio2f+0x174>
 8007646:	4620      	mov	r0, r4
 8007648:	f000 fa74 	bl	8007b34 <scalbnf>
 800764c:	eeb0 8a40 	vmov.f32	s16, s0
 8007650:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8007654:	ee28 0a00 	vmul.f32	s0, s16, s0
 8007658:	f7ff f8b8 	bl	80067cc <floorf>
 800765c:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8007660:	eea0 8a67 	vfms.f32	s16, s0, s15
 8007664:	2c00      	cmp	r4, #0
 8007666:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800766a:	edcd 7a01 	vstr	s15, [sp, #4]
 800766e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007672:	ee38 8a67 	vsub.f32	s16, s16, s15
 8007676:	dd48      	ble.n	800770a <__kernel_rem_pio2f+0x19e>
 8007678:	1e69      	subs	r1, r5, #1
 800767a:	ab06      	add	r3, sp, #24
 800767c:	f1c4 0008 	rsb	r0, r4, #8
 8007680:	f853 c021 	ldr.w	ip, [r3, r1, lsl #2]
 8007684:	9a01      	ldr	r2, [sp, #4]
 8007686:	fa4c f300 	asr.w	r3, ip, r0
 800768a:	441a      	add	r2, r3
 800768c:	4083      	lsls	r3, r0
 800768e:	9201      	str	r2, [sp, #4]
 8007690:	ebac 0203 	sub.w	r2, ip, r3
 8007694:	ab06      	add	r3, sp, #24
 8007696:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 800769a:	f1c4 0307 	rsb	r3, r4, #7
 800769e:	fa42 f803 	asr.w	r8, r2, r3
 80076a2:	f1b8 0f00 	cmp.w	r8, #0
 80076a6:	dd41      	ble.n	800772c <__kernel_rem_pio2f+0x1c0>
 80076a8:	9b01      	ldr	r3, [sp, #4]
 80076aa:	2000      	movs	r0, #0
 80076ac:	3301      	adds	r3, #1
 80076ae:	9301      	str	r3, [sp, #4]
 80076b0:	4601      	mov	r1, r0
 80076b2:	4285      	cmp	r5, r0
 80076b4:	dc6d      	bgt.n	8007792 <__kernel_rem_pio2f+0x226>
 80076b6:	2c00      	cmp	r4, #0
 80076b8:	dd04      	ble.n	80076c4 <__kernel_rem_pio2f+0x158>
 80076ba:	2c01      	cmp	r4, #1
 80076bc:	d07e      	beq.n	80077bc <__kernel_rem_pio2f+0x250>
 80076be:	2c02      	cmp	r4, #2
 80076c0:	f000 8086 	beq.w	80077d0 <__kernel_rem_pio2f+0x264>
 80076c4:	f1b8 0f02 	cmp.w	r8, #2
 80076c8:	d130      	bne.n	800772c <__kernel_rem_pio2f+0x1c0>
 80076ca:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80076ce:	ee30 8a48 	vsub.f32	s16, s0, s16
 80076d2:	b359      	cbz	r1, 800772c <__kernel_rem_pio2f+0x1c0>
 80076d4:	4620      	mov	r0, r4
 80076d6:	f000 fa2d 	bl	8007b34 <scalbnf>
 80076da:	ee38 8a40 	vsub.f32	s16, s16, s0
 80076de:	e025      	b.n	800772c <__kernel_rem_pio2f+0x1c0>
 80076e0:	ee60 7a28 	vmul.f32	s15, s0, s17
 80076e4:	a806      	add	r0, sp, #24
 80076e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80076ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80076ee:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80076f2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80076f6:	ee10 1a10 	vmov	r1, s0
 80076fa:	ed32 0a01 	vldmdb	r2!, {s0}
 80076fe:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 8007702:	ee37 0a80 	vadd.f32	s0, s15, s0
 8007706:	3301      	adds	r3, #1
 8007708:	e79a      	b.n	8007640 <__kernel_rem_pio2f+0xd4>
 800770a:	d106      	bne.n	800771a <__kernel_rem_pio2f+0x1ae>
 800770c:	1e6b      	subs	r3, r5, #1
 800770e:	aa06      	add	r2, sp, #24
 8007710:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007714:	ea4f 2822 	mov.w	r8, r2, asr #8
 8007718:	e7c3      	b.n	80076a2 <__kernel_rem_pio2f+0x136>
 800771a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800771e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8007722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007726:	da31      	bge.n	800778c <__kernel_rem_pio2f+0x220>
 8007728:	f04f 0800 	mov.w	r8, #0
 800772c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8007730:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007734:	f040 80a8 	bne.w	8007888 <__kernel_rem_pio2f+0x31c>
 8007738:	1e6b      	subs	r3, r5, #1
 800773a:	4618      	mov	r0, r3
 800773c:	2200      	movs	r2, #0
 800773e:	4548      	cmp	r0, r9
 8007740:	da4d      	bge.n	80077de <__kernel_rem_pio2f+0x272>
 8007742:	2a00      	cmp	r2, #0
 8007744:	f000 8087 	beq.w	8007856 <__kernel_rem_pio2f+0x2ea>
 8007748:	aa06      	add	r2, sp, #24
 800774a:	3c08      	subs	r4, #8
 800774c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007750:	2900      	cmp	r1, #0
 8007752:	f000 808d 	beq.w	8007870 <__kernel_rem_pio2f+0x304>
 8007756:	4620      	mov	r0, r4
 8007758:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800775c:	9302      	str	r3, [sp, #8]
 800775e:	f000 f9e9 	bl	8007b34 <scalbnf>
 8007762:	9b02      	ldr	r3, [sp, #8]
 8007764:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8007880 <__kernel_rem_pio2f+0x314>
 8007768:	0099      	lsls	r1, r3, #2
 800776a:	aa42      	add	r2, sp, #264	; 0x108
 800776c:	1850      	adds	r0, r2, r1
 800776e:	1d05      	adds	r5, r0, #4
 8007770:	461c      	mov	r4, r3
 8007772:	2c00      	cmp	r4, #0
 8007774:	f280 80b8 	bge.w	80078e8 <__kernel_rem_pio2f+0x37c>
 8007778:	2500      	movs	r5, #0
 800777a:	1b5c      	subs	r4, r3, r5
 800777c:	2c00      	cmp	r4, #0
 800777e:	f2c0 80d8 	blt.w	8007932 <__kernel_rem_pio2f+0x3c6>
 8007782:	4f3d      	ldr	r7, [pc, #244]	; (8007878 <__kernel_rem_pio2f+0x30c>)
 8007784:	eddf 7a3f 	vldr	s15, [pc, #252]	; 8007884 <__kernel_rem_pio2f+0x318>
 8007788:	2400      	movs	r4, #0
 800778a:	e0c6      	b.n	800791a <__kernel_rem_pio2f+0x3ae>
 800778c:	f04f 0802 	mov.w	r8, #2
 8007790:	e78a      	b.n	80076a8 <__kernel_rem_pio2f+0x13c>
 8007792:	ab06      	add	r3, sp, #24
 8007794:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8007798:	b949      	cbnz	r1, 80077ae <__kernel_rem_pio2f+0x242>
 800779a:	b12b      	cbz	r3, 80077a8 <__kernel_rem_pio2f+0x23c>
 800779c:	aa06      	add	r2, sp, #24
 800779e:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80077a2:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 80077a6:	2301      	movs	r3, #1
 80077a8:	3001      	adds	r0, #1
 80077aa:	4619      	mov	r1, r3
 80077ac:	e781      	b.n	80076b2 <__kernel_rem_pio2f+0x146>
 80077ae:	aa06      	add	r2, sp, #24
 80077b0:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 80077b4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 80077b8:	460b      	mov	r3, r1
 80077ba:	e7f5      	b.n	80077a8 <__kernel_rem_pio2f+0x23c>
 80077bc:	1e68      	subs	r0, r5, #1
 80077be:	ab06      	add	r3, sp, #24
 80077c0:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80077c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80077c8:	aa06      	add	r2, sp, #24
 80077ca:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 80077ce:	e779      	b.n	80076c4 <__kernel_rem_pio2f+0x158>
 80077d0:	1e68      	subs	r0, r5, #1
 80077d2:	ab06      	add	r3, sp, #24
 80077d4:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80077d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80077dc:	e7f4      	b.n	80077c8 <__kernel_rem_pio2f+0x25c>
 80077de:	a906      	add	r1, sp, #24
 80077e0:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80077e4:	3801      	subs	r0, #1
 80077e6:	430a      	orrs	r2, r1
 80077e8:	e7a9      	b.n	800773e <__kernel_rem_pio2f+0x1d2>
 80077ea:	f10c 0c01 	add.w	ip, ip, #1
 80077ee:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80077f2:	2a00      	cmp	r2, #0
 80077f4:	d0f9      	beq.n	80077ea <__kernel_rem_pio2f+0x27e>
 80077f6:	eb0b 0305 	add.w	r3, fp, r5
 80077fa:	aa1a      	add	r2, sp, #104	; 0x68
 80077fc:	009b      	lsls	r3, r3, #2
 80077fe:	1898      	adds	r0, r3, r2
 8007800:	3004      	adds	r0, #4
 8007802:	1c69      	adds	r1, r5, #1
 8007804:	3704      	adds	r7, #4
 8007806:	2200      	movs	r2, #0
 8007808:	4465      	add	r5, ip
 800780a:	9005      	str	r0, [sp, #20]
 800780c:	428d      	cmp	r5, r1
 800780e:	f6ff af0a 	blt.w	8007626 <__kernel_rem_pio2f+0xba>
 8007812:	a81a      	add	r0, sp, #104	; 0x68
 8007814:	eb02 0c03 	add.w	ip, r2, r3
 8007818:	4484      	add	ip, r0
 800781a:	9803      	ldr	r0, [sp, #12]
 800781c:	f8dd e008 	ldr.w	lr, [sp, #8]
 8007820:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 8007824:	9001      	str	r0, [sp, #4]
 8007826:	ee07 0a90 	vmov	s15, r0
 800782a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800782e:	9805      	ldr	r0, [sp, #20]
 8007830:	edcc 7a00 	vstr	s15, [ip]
 8007834:	eddf 7a13 	vldr	s15, [pc, #76]	; 8007884 <__kernel_rem_pio2f+0x318>
 8007838:	eb00 0802 	add.w	r8, r0, r2
 800783c:	f04f 0c00 	mov.w	ip, #0
 8007840:	45d4      	cmp	ip, sl
 8007842:	dd0c      	ble.n	800785e <__kernel_rem_pio2f+0x2f2>
 8007844:	eb02 0c07 	add.w	ip, r2, r7
 8007848:	a842      	add	r0, sp, #264	; 0x108
 800784a:	4484      	add	ip, r0
 800784c:	edcc 7a01 	vstr	s15, [ip, #4]
 8007850:	3101      	adds	r1, #1
 8007852:	3204      	adds	r2, #4
 8007854:	e7da      	b.n	800780c <__kernel_rem_pio2f+0x2a0>
 8007856:	9b04      	ldr	r3, [sp, #16]
 8007858:	f04f 0c01 	mov.w	ip, #1
 800785c:	e7c7      	b.n	80077ee <__kernel_rem_pio2f+0x282>
 800785e:	ecfe 6a01 	vldmia	lr!, {s13}
 8007862:	ed38 7a01 	vldmdb	r8!, {s14}
 8007866:	f10c 0c01 	add.w	ip, ip, #1
 800786a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800786e:	e7e7      	b.n	8007840 <__kernel_rem_pio2f+0x2d4>
 8007870:	3b01      	subs	r3, #1
 8007872:	e769      	b.n	8007748 <__kernel_rem_pio2f+0x1dc>
 8007874:	08016998 	.word	0x08016998
 8007878:	0801696c 	.word	0x0801696c
 800787c:	43800000 	.word	0x43800000
 8007880:	3b800000 	.word	0x3b800000
 8007884:	00000000 	.word	0x00000000
 8007888:	4260      	negs	r0, r4
 800788a:	eeb0 0a48 	vmov.f32	s0, s16
 800788e:	f000 f951 	bl	8007b34 <scalbnf>
 8007892:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 800787c <__kernel_rem_pio2f+0x310>
 8007896:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800789a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800789e:	db1a      	blt.n	80078d6 <__kernel_rem_pio2f+0x36a>
 80078a0:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 8007880 <__kernel_rem_pio2f+0x314>
 80078a4:	ee60 7a27 	vmul.f32	s15, s0, s15
 80078a8:	aa06      	add	r2, sp, #24
 80078aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80078ae:	a906      	add	r1, sp, #24
 80078b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80078b4:	3408      	adds	r4, #8
 80078b6:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80078ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80078be:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80078c2:	ee10 3a10 	vmov	r3, s0
 80078c6:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 80078ca:	1c6b      	adds	r3, r5, #1
 80078cc:	ee17 2a90 	vmov	r2, s15
 80078d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80078d4:	e73f      	b.n	8007756 <__kernel_rem_pio2f+0x1ea>
 80078d6:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80078da:	aa06      	add	r2, sp, #24
 80078dc:	ee10 3a10 	vmov	r3, s0
 80078e0:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 80078e4:	462b      	mov	r3, r5
 80078e6:	e736      	b.n	8007756 <__kernel_rem_pio2f+0x1ea>
 80078e8:	aa06      	add	r2, sp, #24
 80078ea:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 80078ee:	9202      	str	r2, [sp, #8]
 80078f0:	ee07 2a90 	vmov	s15, r2
 80078f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80078f8:	3c01      	subs	r4, #1
 80078fa:	ee67 7a80 	vmul.f32	s15, s15, s0
 80078fe:	ee20 0a07 	vmul.f32	s0, s0, s14
 8007902:	ed65 7a01 	vstmdb	r5!, {s15}
 8007906:	e734      	b.n	8007772 <__kernel_rem_pio2f+0x206>
 8007908:	eb00 0c84 	add.w	ip, r0, r4, lsl #2
 800790c:	ecf7 6a01 	vldmia	r7!, {s13}
 8007910:	ed9c 7a00 	vldr	s14, [ip]
 8007914:	eee6 7a87 	vfma.f32	s15, s13, s14
 8007918:	3401      	adds	r4, #1
 800791a:	454c      	cmp	r4, r9
 800791c:	dc01      	bgt.n	8007922 <__kernel_rem_pio2f+0x3b6>
 800791e:	42a5      	cmp	r5, r4
 8007920:	daf2      	bge.n	8007908 <__kernel_rem_pio2f+0x39c>
 8007922:	aa56      	add	r2, sp, #344	; 0x158
 8007924:	eb02 0485 	add.w	r4, r2, r5, lsl #2
 8007928:	ed44 7a28 	vstr	s15, [r4, #-160]	; 0xffffff60
 800792c:	3501      	adds	r5, #1
 800792e:	3804      	subs	r0, #4
 8007930:	e723      	b.n	800777a <__kernel_rem_pio2f+0x20e>
 8007932:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8007934:	2a03      	cmp	r2, #3
 8007936:	d84d      	bhi.n	80079d4 <__kernel_rem_pio2f+0x468>
 8007938:	e8df f002 	tbb	[pc, r2]
 800793c:	021f1f3e 	.word	0x021f1f3e
 8007940:	aa56      	add	r2, sp, #344	; 0x158
 8007942:	4411      	add	r1, r2
 8007944:	399c      	subs	r1, #156	; 0x9c
 8007946:	4608      	mov	r0, r1
 8007948:	461c      	mov	r4, r3
 800794a:	2c00      	cmp	r4, #0
 800794c:	dc5f      	bgt.n	8007a0e <__kernel_rem_pio2f+0x4a2>
 800794e:	4608      	mov	r0, r1
 8007950:	461c      	mov	r4, r3
 8007952:	2c01      	cmp	r4, #1
 8007954:	dc6b      	bgt.n	8007a2e <__kernel_rem_pio2f+0x4c2>
 8007956:	ed5f 7a35 	vldr	s15, [pc, #-212]	; 8007884 <__kernel_rem_pio2f+0x318>
 800795a:	2b01      	cmp	r3, #1
 800795c:	dc77      	bgt.n	8007a4e <__kernel_rem_pio2f+0x4e2>
 800795e:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 8007962:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 8007966:	f1b8 0f00 	cmp.w	r8, #0
 800796a:	d176      	bne.n	8007a5a <__kernel_rem_pio2f+0x4ee>
 800796c:	edc6 6a00 	vstr	s13, [r6]
 8007970:	ed86 7a01 	vstr	s14, [r6, #4]
 8007974:	edc6 7a02 	vstr	s15, [r6, #8]
 8007978:	e02c      	b.n	80079d4 <__kernel_rem_pio2f+0x468>
 800797a:	aa56      	add	r2, sp, #344	; 0x158
 800797c:	4411      	add	r1, r2
 800797e:	ed1f 7a3f 	vldr	s14, [pc, #-252]	; 8007884 <__kernel_rem_pio2f+0x318>
 8007982:	399c      	subs	r1, #156	; 0x9c
 8007984:	4618      	mov	r0, r3
 8007986:	2800      	cmp	r0, #0
 8007988:	da32      	bge.n	80079f0 <__kernel_rem_pio2f+0x484>
 800798a:	f1b8 0f00 	cmp.w	r8, #0
 800798e:	d035      	beq.n	80079fc <__kernel_rem_pio2f+0x490>
 8007990:	eef1 7a47 	vneg.f32	s15, s14
 8007994:	edc6 7a00 	vstr	s15, [r6]
 8007998:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 800799c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80079a0:	a82f      	add	r0, sp, #188	; 0xbc
 80079a2:	2101      	movs	r1, #1
 80079a4:	428b      	cmp	r3, r1
 80079a6:	da2c      	bge.n	8007a02 <__kernel_rem_pio2f+0x496>
 80079a8:	f1b8 0f00 	cmp.w	r8, #0
 80079ac:	d001      	beq.n	80079b2 <__kernel_rem_pio2f+0x446>
 80079ae:	eef1 7a67 	vneg.f32	s15, s15
 80079b2:	edc6 7a01 	vstr	s15, [r6, #4]
 80079b6:	e00d      	b.n	80079d4 <__kernel_rem_pio2f+0x468>
 80079b8:	aa56      	add	r2, sp, #344	; 0x158
 80079ba:	4411      	add	r1, r2
 80079bc:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 8007884 <__kernel_rem_pio2f+0x318>
 80079c0:	399c      	subs	r1, #156	; 0x9c
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	da0e      	bge.n	80079e4 <__kernel_rem_pio2f+0x478>
 80079c6:	f1b8 0f00 	cmp.w	r8, #0
 80079ca:	d001      	beq.n	80079d0 <__kernel_rem_pio2f+0x464>
 80079cc:	eef1 7a67 	vneg.f32	s15, s15
 80079d0:	edc6 7a00 	vstr	s15, [r6]
 80079d4:	9b01      	ldr	r3, [sp, #4]
 80079d6:	f003 0007 	and.w	r0, r3, #7
 80079da:	b057      	add	sp, #348	; 0x15c
 80079dc:	ecbd 8b04 	vpop	{d8-d9}
 80079e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079e4:	ed31 7a01 	vldmdb	r1!, {s14}
 80079e8:	3b01      	subs	r3, #1
 80079ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 80079ee:	e7e8      	b.n	80079c2 <__kernel_rem_pio2f+0x456>
 80079f0:	ed71 7a01 	vldmdb	r1!, {s15}
 80079f4:	3801      	subs	r0, #1
 80079f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80079fa:	e7c4      	b.n	8007986 <__kernel_rem_pio2f+0x41a>
 80079fc:	eef0 7a47 	vmov.f32	s15, s14
 8007a00:	e7c8      	b.n	8007994 <__kernel_rem_pio2f+0x428>
 8007a02:	ecb0 7a01 	vldmia	r0!, {s14}
 8007a06:	3101      	adds	r1, #1
 8007a08:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007a0c:	e7ca      	b.n	80079a4 <__kernel_rem_pio2f+0x438>
 8007a0e:	ed50 7a02 	vldr	s15, [r0, #-8]
 8007a12:	ed70 6a01 	vldmdb	r0!, {s13}
 8007a16:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007a1a:	3c01      	subs	r4, #1
 8007a1c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007a20:	ed00 7a01 	vstr	s14, [r0, #-4]
 8007a24:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a28:	edc0 7a00 	vstr	s15, [r0]
 8007a2c:	e78d      	b.n	800794a <__kernel_rem_pio2f+0x3de>
 8007a2e:	ed50 7a02 	vldr	s15, [r0, #-8]
 8007a32:	ed70 6a01 	vldmdb	r0!, {s13}
 8007a36:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007a3a:	3c01      	subs	r4, #1
 8007a3c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007a40:	ed00 7a01 	vstr	s14, [r0, #-4]
 8007a44:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a48:	edc0 7a00 	vstr	s15, [r0]
 8007a4c:	e781      	b.n	8007952 <__kernel_rem_pio2f+0x3e6>
 8007a4e:	ed31 7a01 	vldmdb	r1!, {s14}
 8007a52:	3b01      	subs	r3, #1
 8007a54:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007a58:	e77f      	b.n	800795a <__kernel_rem_pio2f+0x3ee>
 8007a5a:	eef1 6a66 	vneg.f32	s13, s13
 8007a5e:	eeb1 7a47 	vneg.f32	s14, s14
 8007a62:	edc6 6a00 	vstr	s13, [r6]
 8007a66:	ed86 7a01 	vstr	s14, [r6, #4]
 8007a6a:	eef1 7a67 	vneg.f32	s15, s15
 8007a6e:	e781      	b.n	8007974 <__kernel_rem_pio2f+0x408>

08007a70 <__kernel_sinf>:
 8007a70:	ee10 3a10 	vmov	r3, s0
 8007a74:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007a78:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8007a7c:	da04      	bge.n	8007a88 <__kernel_sinf+0x18>
 8007a7e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8007a82:	ee17 3a90 	vmov	r3, s15
 8007a86:	b35b      	cbz	r3, 8007ae0 <__kernel_sinf+0x70>
 8007a88:	ee20 7a00 	vmul.f32	s14, s0, s0
 8007a8c:	eddf 7a15 	vldr	s15, [pc, #84]	; 8007ae4 <__kernel_sinf+0x74>
 8007a90:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8007ae8 <__kernel_sinf+0x78>
 8007a94:	eea7 6a27 	vfma.f32	s12, s14, s15
 8007a98:	eddf 7a14 	vldr	s15, [pc, #80]	; 8007aec <__kernel_sinf+0x7c>
 8007a9c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8007aa0:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8007af0 <__kernel_sinf+0x80>
 8007aa4:	eea7 6a87 	vfma.f32	s12, s15, s14
 8007aa8:	eddf 7a12 	vldr	s15, [pc, #72]	; 8007af4 <__kernel_sinf+0x84>
 8007aac:	ee60 6a07 	vmul.f32	s13, s0, s14
 8007ab0:	eee6 7a07 	vfma.f32	s15, s12, s14
 8007ab4:	b930      	cbnz	r0, 8007ac4 <__kernel_sinf+0x54>
 8007ab6:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8007af8 <__kernel_sinf+0x88>
 8007aba:	eea7 6a27 	vfma.f32	s12, s14, s15
 8007abe:	eea6 0a26 	vfma.f32	s0, s12, s13
 8007ac2:	4770      	bx	lr
 8007ac4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8007ac8:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8007acc:	eee0 7a86 	vfma.f32	s15, s1, s12
 8007ad0:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8007ad4:	eddf 7a09 	vldr	s15, [pc, #36]	; 8007afc <__kernel_sinf+0x8c>
 8007ad8:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8007adc:	ee30 0a60 	vsub.f32	s0, s0, s1
 8007ae0:	4770      	bx	lr
 8007ae2:	bf00      	nop
 8007ae4:	2f2ec9d3 	.word	0x2f2ec9d3
 8007ae8:	b2d72f34 	.word	0xb2d72f34
 8007aec:	3638ef1b 	.word	0x3638ef1b
 8007af0:	b9500d01 	.word	0xb9500d01
 8007af4:	3c088889 	.word	0x3c088889
 8007af8:	be2aaaab 	.word	0xbe2aaaab
 8007afc:	3e2aaaab 	.word	0x3e2aaaab

08007b00 <matherr>:
 8007b00:	2000      	movs	r0, #0
 8007b02:	4770      	bx	lr

08007b04 <fabsf>:
 8007b04:	ee10 3a10 	vmov	r3, s0
 8007b08:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007b0c:	ee00 3a10 	vmov	s0, r3
 8007b10:	4770      	bx	lr

08007b12 <finitef>:
 8007b12:	ee10 3a10 	vmov	r3, s0
 8007b16:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 8007b1a:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8007b1e:	bfac      	ite	ge
 8007b20:	2000      	movge	r0, #0
 8007b22:	2001      	movlt	r0, #1
 8007b24:	4770      	bx	lr
	...

08007b28 <nanf>:
 8007b28:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007b30 <nanf+0x8>
 8007b2c:	4770      	bx	lr
 8007b2e:	bf00      	nop
 8007b30:	7fc00000 	.word	0x7fc00000

08007b34 <scalbnf>:
 8007b34:	b508      	push	{r3, lr}
 8007b36:	ee10 2a10 	vmov	r2, s0
 8007b3a:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 8007b3e:	ed2d 8b02 	vpush	{d8}
 8007b42:	eef0 0a40 	vmov.f32	s1, s0
 8007b46:	d004      	beq.n	8007b52 <scalbnf+0x1e>
 8007b48:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007b4c:	d306      	bcc.n	8007b5c <scalbnf+0x28>
 8007b4e:	ee70 0a00 	vadd.f32	s1, s0, s0
 8007b52:	ecbd 8b02 	vpop	{d8}
 8007b56:	eeb0 0a60 	vmov.f32	s0, s1
 8007b5a:	bd08      	pop	{r3, pc}
 8007b5c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007b60:	d21c      	bcs.n	8007b9c <scalbnf+0x68>
 8007b62:	4b1f      	ldr	r3, [pc, #124]	; (8007be0 <scalbnf+0xac>)
 8007b64:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8007be4 <scalbnf+0xb0>
 8007b68:	4298      	cmp	r0, r3
 8007b6a:	ee60 0a27 	vmul.f32	s1, s0, s15
 8007b6e:	db10      	blt.n	8007b92 <scalbnf+0x5e>
 8007b70:	ee10 2a90 	vmov	r2, s1
 8007b74:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 8007b78:	3b19      	subs	r3, #25
 8007b7a:	4403      	add	r3, r0
 8007b7c:	2bfe      	cmp	r3, #254	; 0xfe
 8007b7e:	dd0f      	ble.n	8007ba0 <scalbnf+0x6c>
 8007b80:	ed9f 8a19 	vldr	s16, [pc, #100]	; 8007be8 <scalbnf+0xb4>
 8007b84:	eeb0 0a48 	vmov.f32	s0, s16
 8007b88:	f000 f834 	bl	8007bf4 <copysignf>
 8007b8c:	ee60 0a08 	vmul.f32	s1, s0, s16
 8007b90:	e7df      	b.n	8007b52 <scalbnf+0x1e>
 8007b92:	eddf 7a16 	vldr	s15, [pc, #88]	; 8007bec <scalbnf+0xb8>
 8007b96:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8007b9a:	e7da      	b.n	8007b52 <scalbnf+0x1e>
 8007b9c:	0ddb      	lsrs	r3, r3, #23
 8007b9e:	e7ec      	b.n	8007b7a <scalbnf+0x46>
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	dd06      	ble.n	8007bb2 <scalbnf+0x7e>
 8007ba4:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8007ba8:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8007bac:	ee00 3a90 	vmov	s1, r3
 8007bb0:	e7cf      	b.n	8007b52 <scalbnf+0x1e>
 8007bb2:	f113 0f16 	cmn.w	r3, #22
 8007bb6:	da06      	bge.n	8007bc6 <scalbnf+0x92>
 8007bb8:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007bbc:	4298      	cmp	r0, r3
 8007bbe:	dcdf      	bgt.n	8007b80 <scalbnf+0x4c>
 8007bc0:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 8007bec <scalbnf+0xb8>
 8007bc4:	e7de      	b.n	8007b84 <scalbnf+0x50>
 8007bc6:	3319      	adds	r3, #25
 8007bc8:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8007bcc:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8007bd0:	eddf 7a07 	vldr	s15, [pc, #28]	; 8007bf0 <scalbnf+0xbc>
 8007bd4:	ee07 3a10 	vmov	s14, r3
 8007bd8:	ee67 0a27 	vmul.f32	s1, s14, s15
 8007bdc:	e7b9      	b.n	8007b52 <scalbnf+0x1e>
 8007bde:	bf00      	nop
 8007be0:	ffff3cb0 	.word	0xffff3cb0
 8007be4:	4c000000 	.word	0x4c000000
 8007be8:	7149f2ca 	.word	0x7149f2ca
 8007bec:	0da24260 	.word	0x0da24260
 8007bf0:	33000000 	.word	0x33000000

08007bf4 <copysignf>:
 8007bf4:	ee10 3a10 	vmov	r3, s0
 8007bf8:	ee10 2a90 	vmov	r2, s1
 8007bfc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007c00:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8007c04:	4313      	orrs	r3, r2
 8007c06:	ee00 3a10 	vmov	s0, r3
 8007c0a:	4770      	bx	lr

08007c0c <_init>:
 8007c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c0e:	bf00      	nop
 8007c10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c12:	bc08      	pop	{r3}
 8007c14:	469e      	mov	lr, r3
 8007c16:	4770      	bx	lr

08007c18 <_fini>:
 8007c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c1a:	bf00      	nop
 8007c1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c1e:	bc08      	pop	{r3}
 8007c20:	469e      	mov	lr, r3
 8007c22:	4770      	bx	lr
