Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Jun  2 11:08 2024
UVM_INFO /home/macro/tools/synopsys/vcs/O-2018.09-SP2/etc/uvm-1.2/base/uvm_root.svh(402) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2.Synopsys
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test ...
0: top:  build
0: top.a1.a:  build
0: top.a1.a.b1:  build
0: top.a1.a.d1:  build
0: top.a2.a:  build
0: top.a2.a.b1:  build
0: top.a2.a.d1:  build
0: top.a1.a.b1:  end_of_elaboration
0: top.a1.a.d1:  end_of_elaboration
0: top.a1.a:  end_of_elaboration
0: top.a2.a.b1:  end_of_elaboration
0: top.a2.a.d1:  end_of_elaboration
0: top.a2.a:  end_of_elaboration
0: top:  end_of_elaboration
0: top.a1.a.b1:  start_of_simulation
0: top.a1.a.d1:  start_of_simulation
0: top.a1.a:  start_of_simulation
0: top.a2.a.b1:  start_of_simulation
0: top.a2.a.d1:  start_of_simulation
0: top.a2.a:  start_of_simulation
0: top:  start_of_simulation
0: top.a1.a.b1:  start run phase
0: top.a1.a:  start run phase
0: top.a2.a.b1:  start run phase
0: top.a2.a:  start run phase
0: top:  start run phase
10: top.a2.a.b1:  end run phase
27: top.a1.a:  end run phase
41: top.a1.a.b1:  end run phase
169: top.a2.a:  end run phase
500: top:  end run phase
UVM_INFO /home/macro/tools/synopsys/vcs/O-2018.09-SP2/etc/uvm-1.2/base/uvm_objection.svh(1276) @ 500: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
500: top.a1.a.b1:  extract
500: top.a1.a.d1:  extract
500: top.a1.a:  extract
500: top.a2.a.b1:  extract
500: top.a2.a.d1:  extract
500: top.a2.a:  extract
500: top:  extract
500: top.a1.a.b1:  check
500: top.a1.a.d1:  check
500: top.a1.a:  check
500: top.a2.a.b1:  check
500: top.a2.a.d1:  check
500: top.a2.a:  check
500: top:  check
500: top.a1.a.b1:  report
500: top.a1.a.d1:  report
500: top.a1.a:  report
500: top.a2.a.b1:  report
500: top.a2.a.d1:  report
500: top.a2.a:  report
500: top:  report
UVM_INFO /home/macro/tools/synopsys/vcs/O-2018.09-SP2/etc/uvm-1.2/base/uvm_report_server.svh(894) @ 500: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    3
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[UVM/RELNOTES]     1

$finish called from file "/home/macro/tools/synopsys/vcs/O-2018.09-SP2/etc/uvm-1.2/base/uvm_root.svh", line 527.
$finish at simulation time                  500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 500 ns
CPU Time:      0.420 seconds;       Data structure size:   0.2Mb
Sun Jun  2 11:09:32 2024
