/// Auto-generated register definitions for NVIC_STIR
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f7::nvic_stir {

// ============================================================================
// NVIC_STIR - Nested vectored interrupt controller
// Base Address: 0xE000EF00
// ============================================================================

/// NVIC_STIR Register Structure
struct NVIC_STIR_Registers {

    /// Software trigger interrupt register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t STIR;
};

static_assert(sizeof(NVIC_STIR_Registers) >= 4, "NVIC_STIR_Registers size mismatch");

/// NVIC_STIR peripheral instance
inline NVIC_STIR_Registers* NVIC_STIR() {
    return reinterpret_cast<NVIC_STIR_Registers*>(0xE000EF00);
}

}  // namespace alloy::hal::st::stm32f7::nvic_stir
