0.7
2020.2
Oct 19 2021
03:16:22
F:/GitHub/ASIC-PYNQ/LAB2/4-1-mux/prj/4-1-mux.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
F:/GitHub/ASIC-PYNQ/LAB2/4-1-mux/rtl/Mux41b.v,1757320283,verilog,,F:/GitHub/ASIC-PYNQ/LAB2/4-1-mux/sim/Mux41b_tb.v,,Mux41b,,,,,,,,
F:/GitHub/ASIC-PYNQ/LAB2/4-1-mux/sim/Mux41b_tb.v,1757321868,verilog,,,,Mux41b_tb,,,,,,,,
