Scheduling__UNDEF	0
Scheduling_v1_ALL	1
Scheduling_v1_BCU	2
Scheduling_v1_BCU_TINY_TINY_MAU_XNOP	3
Scheduling_v1_BCU_CRRP_CRWL_CRWH	4
Scheduling_v1_BCU_TINY_AUXW_CRRP	5
Scheduling_v1_TCA	6
Scheduling_v1_ALU_NOP	7
Scheduling_v1_ALU_TINY	8
Scheduling_v1_ALU_TINY_X	9
Scheduling_v1_ALU_TINY_Y	10
Scheduling_v1_ALU_LITE	11
Scheduling_v1_ALU_LITE_X	12
Scheduling_v1_ALU_LITE_Y	13
Scheduling_v1_ALU_LITE_CRWL	14
Scheduling_v1_ALU_LITE_CRWH	15
Scheduling_v1_ALU_FULL	16
Scheduling_v1_ALU_FULL_X	17
Scheduling_v1_ALU_FULL_Y	18
Scheduling_v1_MAU	19
Scheduling_v1_MAU_X	20
Scheduling_v1_MAU_Y	21
Scheduling_v1_MAU_AUXR	22
Scheduling_v1_MAU_AUXR_X	23
Scheduling_v1_MAU_AUXR_Y	24
Scheduling_v1_LSU	25
Scheduling_v1_LSU_X	26
Scheduling_v1_LSU_Y	27
Scheduling_v1_LSU_CRRP	28
Scheduling_v1_LSU_CRRP_X	29
Scheduling_v1_LSU_CRRP_Y	30
Scheduling_v1_LSU_AUXR	31
Scheduling_v1_LSU_AUXR_X	32
Scheduling_v1_LSU_AUXR_Y	33
Scheduling_v1_LSU_AUXW	34
Scheduling_v1_LSU_AUXW_X	35
Scheduling_v1_LSU_AUXW_Y	36
Scheduling_v1_LSU_AUXR_AUXW	37
Scheduling_v1_LSU_AUXR_AUXW_X	38
Scheduling_v1_LSU_AUXR_AUXW_Y	39
Scheduling_v2_ALL	40
Scheduling_v2_BCU	41
Scheduling_v2_BCU_TINY_TINY_MAU_XNOP	42
Scheduling_v2_BCU_CRRP_CRWL_CRWH	43
Scheduling_v2_BCU_TINY_AUXW_CRRP	44
Scheduling_v2_TCA	45
Scheduling_v2_ALU_NOP	46
Scheduling_v2_ALU_TINY	47
Scheduling_v2_ALU_TINY_X	48
Scheduling_v2_ALU_TINY_Y	49
Scheduling_v2_ALU_LITE	50
Scheduling_v2_ALU_LITE_X	51
Scheduling_v2_ALU_LITE_Y	52
Scheduling_v2_ALU_LITE_CRWL	53
Scheduling_v2_ALU_LITE_CRWH	54
Scheduling_v2_ALU_FULL	55
Scheduling_v2_ALU_FULL_X	56
Scheduling_v2_ALU_FULL_Y	57
Scheduling_v2_MAU	58
Scheduling_v2_MAU_X	59
Scheduling_v2_MAU_Y	60
Scheduling_v2_MAU_AUXR	61
Scheduling_v2_MAU_AUXR_X	62
Scheduling_v2_MAU_AUXR_Y	63
Scheduling_v2_LSU	64
Scheduling_v2_LSU_X	65
Scheduling_v2_LSU_Y	66
Scheduling_v2_LSU_CRRP	67
Scheduling_v2_LSU_CRRP_X	68
Scheduling_v2_LSU_CRRP_Y	69
Scheduling_v2_LSU_AUXR	70
Scheduling_v2_LSU_AUXR_X	71
Scheduling_v2_LSU_AUXR_Y	72
Scheduling_v2_LSU_AUXW	73
Scheduling_v2_LSU_AUXW_X	74
Scheduling_v2_LSU_AUXW_Y	75
Scheduling_v2_LSU_AUXR_AUXW	76
Scheduling_v2_LSU_AUXR_AUXW_X	77
Scheduling_v2_LSU_AUXR_AUXW_Y	78
Scheduling_v2_ALU_TINY_CRRP	79
Scheduling_v2_ALU_TINY_CRWL_CRWH	80
Scheduling_processor(_UNDEF)	_UNDEF
Scheduling_processor(v1_ALL)	v1_cpu
Scheduling_processor(v1_BCU)	v1_cpu
Scheduling_processor(v1_BCU_TINY_TINY_MAU_XNOP)	v1_cpu
Scheduling_processor(v1_BCU_CRRP_CRWL_CRWH)	v1_cpu
Scheduling_processor(v1_BCU_TINY_AUXW_CRRP)	v1_cpu
Scheduling_processor(v1_TCA)	v1_cpu
Scheduling_processor(v1_ALU_NOP)	v1_cpu
Scheduling_processor(v1_ALU_TINY)	v1_cpu
Scheduling_processor(v1_ALU_TINY_X)	v1_cpu
Scheduling_processor(v1_ALU_TINY_Y)	v1_cpu
Scheduling_processor(v1_ALU_LITE)	v1_cpu
Scheduling_processor(v1_ALU_LITE_X)	v1_cpu
Scheduling_processor(v1_ALU_LITE_Y)	v1_cpu
Scheduling_processor(v1_ALU_LITE_CRWL)	v1_cpu
Scheduling_processor(v1_ALU_LITE_CRWH)	v1_cpu
Scheduling_processor(v1_ALU_FULL)	v1_cpu
Scheduling_processor(v1_ALU_FULL_X)	v1_cpu
Scheduling_processor(v1_ALU_FULL_Y)	v1_cpu
Scheduling_processor(v1_MAU)	v1_cpu
Scheduling_processor(v1_MAU_X)	v1_cpu
Scheduling_processor(v1_MAU_Y)	v1_cpu
Scheduling_processor(v1_MAU_AUXR)	v1_cpu
Scheduling_processor(v1_MAU_AUXR_X)	v1_cpu
Scheduling_processor(v1_MAU_AUXR_Y)	v1_cpu
Scheduling_processor(v1_LSU)	v1_cpu
Scheduling_processor(v1_LSU_X)	v1_cpu
Scheduling_processor(v1_LSU_Y)	v1_cpu
Scheduling_processor(v1_LSU_CRRP)	v1_cpu
Scheduling_processor(v1_LSU_CRRP_X)	v1_cpu
Scheduling_processor(v1_LSU_CRRP_Y)	v1_cpu
Scheduling_processor(v1_LSU_AUXR)	v1_cpu
Scheduling_processor(v1_LSU_AUXR_X)	v1_cpu
Scheduling_processor(v1_LSU_AUXR_Y)	v1_cpu
Scheduling_processor(v1_LSU_AUXW)	v1_cpu
Scheduling_processor(v1_LSU_AUXW_X)	v1_cpu
Scheduling_processor(v1_LSU_AUXW_Y)	v1_cpu
Scheduling_processor(v1_LSU_AUXR_AUXW)	v1_cpu
Scheduling_processor(v1_LSU_AUXR_AUXW_X)	v1_cpu
Scheduling_processor(v1_LSU_AUXR_AUXW_Y)	v1_cpu
Scheduling_processor(v2_ALL)	v2_cpu
Scheduling_processor(v2_BCU)	v2_cpu
Scheduling_processor(v2_BCU_TINY_TINY_MAU_XNOP)	v2_cpu
Scheduling_processor(v2_BCU_CRRP_CRWL_CRWH)	v2_cpu
Scheduling_processor(v2_BCU_TINY_AUXW_CRRP)	v2_cpu
Scheduling_processor(v2_TCA)	v2_cpu
Scheduling_processor(v2_ALU_NOP)	v2_cpu
Scheduling_processor(v2_ALU_TINY)	v2_cpu
Scheduling_processor(v2_ALU_TINY_X)	v2_cpu
Scheduling_processor(v2_ALU_TINY_Y)	v2_cpu
Scheduling_processor(v2_ALU_LITE)	v2_cpu
Scheduling_processor(v2_ALU_LITE_X)	v2_cpu
Scheduling_processor(v2_ALU_LITE_Y)	v2_cpu
Scheduling_processor(v2_ALU_LITE_CRWL)	v2_cpu
Scheduling_processor(v2_ALU_LITE_CRWH)	v2_cpu
Scheduling_processor(v2_ALU_FULL)	v2_cpu
Scheduling_processor(v2_ALU_FULL_X)	v2_cpu
Scheduling_processor(v2_ALU_FULL_Y)	v2_cpu
Scheduling_processor(v2_MAU)	v2_cpu
Scheduling_processor(v2_MAU_X)	v2_cpu
Scheduling_processor(v2_MAU_Y)	v2_cpu
Scheduling_processor(v2_MAU_AUXR)	v2_cpu
Scheduling_processor(v2_MAU_AUXR_X)	v2_cpu
Scheduling_processor(v2_MAU_AUXR_Y)	v2_cpu
Scheduling_processor(v2_LSU)	v2_cpu
Scheduling_processor(v2_LSU_X)	v2_cpu
Scheduling_processor(v2_LSU_Y)	v2_cpu
Scheduling_processor(v2_LSU_CRRP)	v2_cpu
Scheduling_processor(v2_LSU_CRRP_X)	v2_cpu
Scheduling_processor(v2_LSU_CRRP_Y)	v2_cpu
Scheduling_processor(v2_LSU_AUXR)	v2_cpu
Scheduling_processor(v2_LSU_AUXR_X)	v2_cpu
Scheduling_processor(v2_LSU_AUXR_Y)	v2_cpu
Scheduling_processor(v2_LSU_AUXW)	v2_cpu
Scheduling_processor(v2_LSU_AUXW_X)	v2_cpu
Scheduling_processor(v2_LSU_AUXW_Y)	v2_cpu
Scheduling_processor(v2_LSU_AUXR_AUXW)	v2_cpu
Scheduling_processor(v2_LSU_AUXR_AUXW_X)	v2_cpu
Scheduling_processor(v2_LSU_AUXR_AUXW_Y)	v2_cpu
Scheduling_processor(v2_ALU_TINY_CRRP)	v2_cpu
Scheduling_processor(v2_ALU_TINY_CRWL_CRWH)	v2_cpu

Bundling(_UNDEF)	_UNDEF
Bundling(v1_ALL)	kv3_ALL
Bundling(v1_BCU)	kv3_BCU
Bundling(v1_BCU_TINY_TINY_MAU_XNOP)	kv3_BCU
Bundling(v1_BCU_CRRP_CRWL_CRWH)	kv3_BCU
Bundling(v1_BCU_TINY_AUXW_CRRP)	kv3_BCU
Bundling(v1_TCA)	kv3_TCA
Bundling(v1_ALU_NOP)	kv3_NOP
Bundling(v1_ALU_TINY)	kv3_TINY
Bundling(v1_ALU_TINY_X)	kv3_TINY_X
Bundling(v1_ALU_TINY_Y)	kv3_TINY_Y
Bundling(v1_ALU_LITE)	kv3_LITE
Bundling(v1_ALU_LITE_X)	kv3_LITE_X
Bundling(v1_ALU_LITE_Y)	kv3_LITE_Y
Bundling(v1_ALU_LITE_CRWL)	kv3_LITE
Bundling(v1_ALU_LITE_CRWH)	kv3_LITE
Bundling(v1_ALU_FULL)	kv3_FULL
Bundling(v1_ALU_FULL_X)	kv3_FULL_X
Bundling(v1_ALU_FULL_Y)	kv3_FULL_Y
Bundling(v1_MAU)	kv3_MAU
Bundling(v1_MAU_X)	kv3_MAU_X
Bundling(v1_MAU_Y)	kv3_MAU_Y
Bundling(v1_MAU_AUXR)	kv3_MAU
Bundling(v1_MAU_AUXR_X)	kv3_MAU_X
Bundling(v1_MAU_AUXR_Y)	kv3_MAU_Y
Bundling(v1_LSU)	kv3_LSU
Bundling(v1_LSU_X)	kv3_LSU_X
Bundling(v1_LSU_Y)	kv3_LSU_Y
Bundling(v1_LSU_CRRP)	kv3_LSU
Bundling(v1_LSU_CRRP_X)	kv3_LSU_X
Bundling(v1_LSU_CRRP_Y)	kv3_LSU_Y
Bundling(v1_LSU_AUXR)	kv3_LSU
Bundling(v1_LSU_AUXR_X)	kv3_LSU_X
Bundling(v1_LSU_AUXR_Y)	kv3_LSU_Y
Bundling(v1_LSU_AUXW)	kv3_LSU
Bundling(v1_LSU_AUXW_X)	kv3_LSU_X
Bundling(v1_LSU_AUXW_Y)	kv3_LSU_Y
Bundling(v1_LSU_AUXR_AUXW)	kv3_LSU
Bundling(v1_LSU_AUXR_AUXW_X)	kv3_LSU_X
Bundling(v1_LSU_AUXR_AUXW_Y)	kv3_LSU_Y
Bundling(v2_ALL)	kv3_ALL
Bundling(v2_BCU)	kv3_BCU
Bundling(v2_BCU_TINY_TINY_MAU_XNOP)	kv3_BCU
Bundling(v2_BCU_CRRP_CRWL_CRWH)	kv3_BCU
Bundling(v2_BCU_TINY_AUXW_CRRP)	kv3_BCU
Bundling(v2_TCA)	kv3_TCA
Bundling(v2_ALU_NOP)	kv3_NOP
Bundling(v2_ALU_TINY)	kv3_TINY
Bundling(v2_ALU_TINY_X)	kv3_TINY_X
Bundling(v2_ALU_TINY_Y)	kv3_TINY_Y
Bundling(v2_ALU_LITE)	kv3_LITE
Bundling(v2_ALU_LITE_X)	kv3_LITE_X
Bundling(v2_ALU_LITE_Y)	kv3_LITE_Y
Bundling(v2_ALU_LITE_CRWL)	kv3_LITE
Bundling(v2_ALU_LITE_CRWH)	kv3_LITE
Bundling(v2_ALU_FULL)	kv3_FULL
Bundling(v2_ALU_FULL_X)	kv3_FULL_X
Bundling(v2_ALU_FULL_Y)	kv3_FULL_Y
Bundling(v2_MAU)	kv3_MAU
Bundling(v2_MAU_X)	kv3_MAU_X
Bundling(v2_MAU_Y)	kv3_MAU_Y
Bundling(v2_MAU_AUXR)	kv3_MAU
Bundling(v2_MAU_AUXR_X)	kv3_MAU_X
Bundling(v2_MAU_AUXR_Y)	kv3_MAU_Y
Bundling(v2_LSU)	kv3_LSU
Bundling(v2_LSU_X)	kv3_LSU_X
Bundling(v2_LSU_Y)	kv3_LSU_Y
Bundling(v2_LSU_CRRP)	kv3_LSU
Bundling(v2_LSU_CRRP_X)	kv3_LSU_X
Bundling(v2_LSU_CRRP_Y)	kv3_LSU_Y
Bundling(v2_LSU_AUXR)	kv3_LSU
Bundling(v2_LSU_AUXR_X)	kv3_LSU_X
Bundling(v2_LSU_AUXR_Y)	kv3_LSU_Y
Bundling(v2_LSU_AUXW)	kv3_LSU
Bundling(v2_LSU_AUXW_X)	kv3_LSU_X
Bundling(v2_LSU_AUXW_Y)	kv3_LSU_Y
Bundling(v2_LSU_AUXR_AUXW)	kv3_LSU
Bundling(v2_LSU_AUXR_AUXW_X)	kv3_LSU_X
Bundling(v2_LSU_AUXR_AUXW_Y)	kv3_LSU_Y
Bundling(v2_ALU_TINY_CRRP)	kv3_TINY
Bundling(v2_ALU_TINY_CRWL_CRWH)	kv3_TINY

Reservation(_UNDEF)	_UNDEF
Reservation(v1_ALL)	kv3_ALL
Reservation(v1_BCU)	kv3_BCU
Reservation(v1_BCU_TINY_TINY_MAU_XNOP)	kv3_BCU_TINY_TINY_MAU_XNOP
Reservation(v1_BCU_CRRP_CRWL_CRWH)	kv3_BCU_CRRP_CRWL_CRWH
Reservation(v1_BCU_TINY_AUXW_CRRP)	kv3_BCU_TINY_AUXW_CRRP
Reservation(v1_TCA)	kv3_TCA
Reservation(v1_ALU_NOP)	kv3_ALU_NOP
Reservation(v1_ALU_TINY)	kv3_ALU_TINY
Reservation(v1_ALU_TINY_X)	kv3_ALU_TINY_X
Reservation(v1_ALU_TINY_Y)	kv3_ALU_TINY_Y
Reservation(v1_ALU_LITE)	kv3_ALU_LITE
Reservation(v1_ALU_LITE_X)	kv3_ALU_LITE_X
Reservation(v1_ALU_LITE_Y)	kv3_ALU_LITE_Y
Reservation(v1_ALU_LITE_CRWL)	kv3_ALU_LITE_CRWL
Reservation(v1_ALU_LITE_CRWH)	kv3_ALU_LITE_CRWH
Reservation(v1_ALU_FULL)	kv3_ALU_FULL
Reservation(v1_ALU_FULL_X)	kv3_ALU_FULL_X
Reservation(v1_ALU_FULL_Y)	kv3_ALU_FULL_Y
Reservation(v1_MAU)	kv3_MAU
Reservation(v1_MAU_X)	kv3_MAU_X
Reservation(v1_MAU_Y)	kv3_MAU_Y
Reservation(v1_MAU_AUXR)	kv3_MAU_AUXR
Reservation(v1_MAU_AUXR_X)	kv3_MAU_AUXR_X
Reservation(v1_MAU_AUXR_Y)	kv3_MAU_AUXR_Y
Reservation(v1_LSU)	kv3_LSU
Reservation(v1_LSU_X)	kv3_LSU_X
Reservation(v1_LSU_Y)	kv3_LSU_Y
Reservation(v1_LSU_CRRP)	kv3_LSU_CRRP
Reservation(v1_LSU_CRRP_X)	kv3_LSU_CRRP_X
Reservation(v1_LSU_CRRP_Y)	kv3_LSU_CRRP_Y
Reservation(v1_LSU_AUXR)	kv3_LSU_AUXR
Reservation(v1_LSU_AUXR_X)	kv3_LSU_AUXR_X
Reservation(v1_LSU_AUXR_Y)	kv3_LSU_AUXR_Y
Reservation(v1_LSU_AUXW)	kv3_LSU_AUXW
Reservation(v1_LSU_AUXW_X)	kv3_LSU_AUXW_X
Reservation(v1_LSU_AUXW_Y)	kv3_LSU_AUXW_Y
Reservation(v1_LSU_AUXR_AUXW)	kv3_LSU_AUXR_AUXW
Reservation(v1_LSU_AUXR_AUXW_X)	kv3_LSU_AUXR_AUXW_X
Reservation(v1_LSU_AUXR_AUXW_Y)	kv3_LSU_AUXR_AUXW_Y
Reservation(v2_ALL)	kv3_ALL
Reservation(v2_BCU)	kv3_BCU
Reservation(v2_BCU_TINY_TINY_MAU_XNOP)	kv3_BCU_TINY_TINY_MAU_XNOP
Reservation(v2_BCU_CRRP_CRWL_CRWH)	kv3_BCU_CRRP_CRWL_CRWH
Reservation(v2_BCU_TINY_AUXW_CRRP)	kv3_BCU_TINY_AUXW_CRRP
Reservation(v2_TCA)	kv3_TCA
Reservation(v2_ALU_NOP)	kv3_ALU_NOP
Reservation(v2_ALU_TINY)	kv3_ALU_TINY
Reservation(v2_ALU_TINY_X)	kv3_ALU_TINY_X
Reservation(v2_ALU_TINY_Y)	kv3_ALU_TINY_Y
Reservation(v2_ALU_LITE)	kv3_ALU_LITE
Reservation(v2_ALU_LITE_X)	kv3_ALU_LITE_X
Reservation(v2_ALU_LITE_Y)	kv3_ALU_LITE_Y
Reservation(v2_ALU_LITE_CRWL)	kv3_ALU_LITE_CRWL
Reservation(v2_ALU_LITE_CRWH)	kv3_ALU_LITE_CRWH
Reservation(v2_ALU_FULL)	kv3_ALU_FULL
Reservation(v2_ALU_FULL_X)	kv3_ALU_FULL_X
Reservation(v2_ALU_FULL_Y)	kv3_ALU_FULL_Y
Reservation(v2_MAU)	kv3_MAU
Reservation(v2_MAU_X)	kv3_MAU_X
Reservation(v2_MAU_Y)	kv3_MAU_Y
Reservation(v2_MAU_AUXR)	kv3_MAU_AUXR
Reservation(v2_MAU_AUXR_X)	kv3_MAU_AUXR_X
Reservation(v2_MAU_AUXR_Y)	kv3_MAU_AUXR_Y
Reservation(v2_LSU)	kv3_LSU
Reservation(v2_LSU_X)	kv3_LSU_X
Reservation(v2_LSU_Y)	kv3_LSU_Y
Reservation(v2_LSU_CRRP)	kv3_LSU_CRRP
Reservation(v2_LSU_CRRP_X)	kv3_LSU_CRRP_X
Reservation(v2_LSU_CRRP_Y)	kv3_LSU_CRRP_Y
Reservation(v2_LSU_AUXR)	kv3_LSU_AUXR
Reservation(v2_LSU_AUXR_X)	kv3_LSU_AUXR_X
Reservation(v2_LSU_AUXR_Y)	kv3_LSU_AUXR_Y
Reservation(v2_LSU_AUXW)	kv3_LSU_AUXW
Reservation(v2_LSU_AUXW_X)	kv3_LSU_AUXW_X
Reservation(v2_LSU_AUXW_Y)	kv3_LSU_AUXW_Y
Reservation(v2_LSU_AUXR_AUXW)	kv3_LSU_AUXR_AUXW
Reservation(v2_LSU_AUXR_AUXW_X)	kv3_LSU_AUXR_AUXW_X
Reservation(v2_LSU_AUXR_AUXW_Y)	kv3_LSU_AUXR_AUXW_Y
Reservation(v2_ALU_TINY_CRRP)	kv3_ALU_TINY_CRRP
Reservation(v2_ALU_TINY_CRWL_CRWH)	kv3_ALU_TINY_CRWL_CRWH

