{"Wenrui Gong": [0, ["Storage assignment during high-level synthesis for configurable architectures", ["Wenrui Gong", "Gang Wang", "Ryan Kastner"], "https://doi.org/10.1109/ICCAD.2005.1560030", "iccad", 2005]], "Gang Wang": [0.018319702707231045, ["Storage assignment during high-level synthesis for configurable architectures", ["Wenrui Gong", "Gang Wang", "Ryan Kastner"], "https://doi.org/10.1109/ICCAD.2005.1560030", "iccad", 2005]], "Ryan Kastner": [0, ["Storage assignment during high-level synthesis for configurable architectures", ["Wenrui Gong", "Gang Wang", "Ryan Kastner"], "https://doi.org/10.1109/ICCAD.2005.1560030", "iccad", 2005]], "Rafael Ruiz-Sautua": [0, ["Performance-driven read-after-write dependencies softening in high-level synthesis", ["Rafael Ruiz-Sautua", "Maria C. Molina", "Jose Manuel Mendias", "Roman Hermida"], "https://doi.org/10.1109/ICCAD.2005.1560031", "iccad", 2005]], "Maria C. Molina": [0, ["Performance-driven read-after-write dependencies softening in high-level synthesis", ["Rafael Ruiz-Sautua", "Maria C. Molina", "Jose Manuel Mendias", "Roman Hermida"], "https://doi.org/10.1109/ICCAD.2005.1560031", "iccad", 2005]], "Jose Manuel Mendias": [0, ["Performance-driven read-after-write dependencies softening in high-level synthesis", ["Rafael Ruiz-Sautua", "Maria C. Molina", "Jose Manuel Mendias", "Roman Hermida"], "https://doi.org/10.1109/ICCAD.2005.1560031", "iccad", 2005]], "Roman Hermida": [0, ["Performance-driven read-after-write dependencies softening in high-level synthesis", ["Rafael Ruiz-Sautua", "Maria C. Molina", "Jose Manuel Mendias", "Roman Hermida"], "https://doi.org/10.1109/ICCAD.2005.1560031", "iccad", 2005]], "Paulo F. Flores": [0, ["An exact algorithm for the maximal sharing of partial terms in multiple constant multiplications", ["Paulo F. Flores", "Jose C. Monteiro", "Eduardo A. C. da Costa"], "https://doi.org/10.1109/ICCAD.2005.1560032", "iccad", 2005]], "Jose C. Monteiro": [0, ["An exact algorithm for the maximal sharing of partial terms in multiple constant multiplications", ["Paulo F. Flores", "Jose C. Monteiro", "Eduardo A. C. da Costa"], "https://doi.org/10.1109/ICCAD.2005.1560032", "iccad", 2005]], "Eduardo A. C. da Costa": [0, ["An exact algorithm for the maximal sharing of partial terms in multiple constant multiplications", ["Paulo F. Flores", "Jose C. Monteiro", "Eduardo A. C. da Costa"], "https://doi.org/10.1109/ICCAD.2005.1560032", "iccad", 2005]], "Ho-Yan Wong": [0, ["FPGA device and architecture evaluation considering process variations", ["Ho-Yan Wong", "Lerong Cheng", "Yan Lin", "Lei He"], "https://doi.org/10.1109/ICCAD.2005.1560034", "iccad", 2005]], "Lerong Cheng": [0, ["FPGA device and architecture evaluation considering process variations", ["Ho-Yan Wong", "Lerong Cheng", "Yan Lin", "Lei He"], "https://doi.org/10.1109/ICCAD.2005.1560034", "iccad", 2005]], "Yan Lin": [0, ["FPGA device and architecture evaluation considering process variations", ["Ho-Yan Wong", "Lerong Cheng", "Yan Lin", "Lei He"], "https://doi.org/10.1109/ICCAD.2005.1560034", "iccad", 2005]], "Lei He": [0, ["FPGA device and architecture evaluation considering process variations", ["Ho-Yan Wong", "Lerong Cheng", "Yan Lin", "Lei He"], "https://doi.org/10.1109/ICCAD.2005.1560034", "iccad", 2005], ["An efficient method for terminal reduction of interconnect circuits considering delay variations", ["Pu Liu", "Sheldon X.-D. Tan", "Hang Li", "Zhenyu Qi", "Jun Kong", "Bruce McGaughy", "Lei He"], "https://doi.org/10.1109/ICCAD.2005.1560176", "iccad", 2005]], "Yajun Ran": [0, ["Via-configurable routing architectures and fast design mappability estimation for regular fabrics", ["Yajun Ran", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.2005.1560035", "iccad", 2005]], "Malgorzata Marek-Sadowska": [0, ["Via-configurable routing architectures and fast design mappability estimation for regular fabrics", ["Yajun Ran", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.2005.1560035", "iccad", 2005], ["Timing-aware power noise reduction in layout", ["Chao-Yang Yeh", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.2005.1560143", "iccad", 2005]], "Kwok-Shing Leung": [0, ["SPIDER: simultaneous post-layout IR-drop and metal density enhancement with redundant fill", ["Kwok-Shing Leung"], "https://doi.org/10.1109/ICCAD.2005.1560036", "iccad", 2005]], "Tao Luo": [0, ["Computational geometry based placement migration", ["Tao Luo", "Haoxing Ren", "Charles J. Alpert", "David Zhigang Pan"], "https://doi.org/10.1109/ICCAD.2005.1560038", "iccad", 2005]], "Haoxing Ren": [0, ["Computational geometry based placement migration", ["Tao Luo", "Haoxing Ren", "Charles J. Alpert", "David Zhigang Pan"], "https://doi.org/10.1109/ICCAD.2005.1560038", "iccad", 2005]], "Charles J. Alpert": [0, ["Computational geometry based placement migration", ["Tao Luo", "Haoxing Ren", "Charles J. Alpert", "David Zhigang Pan"], "https://doi.org/10.1109/ICCAD.2005.1560038", "iccad", 2005], ["Practical techniques to reduce skew and its variations in buffered clock networks", ["Ganesh Venkataraman", "Nikhil Jayakumar", "Jiang Hu", "Peng Li", "Sunil P. Khatri", "Anand Rajaram", "Patrick McGuinness", "Charles J. Alpert"], "https://doi.org/10.1109/ICCAD.2005.1560135", "iccad", 2005]], "David Zhigang Pan": [0, ["Computational geometry based placement migration", ["Tao Luo", "Haoxing Ren", "Charles J. Alpert", "David Zhigang Pan"], "https://doi.org/10.1109/ICCAD.2005.1560038", "iccad", 2005]], "Min Pan": [0, ["An efficient and effective detailed placement algorithm", ["Min Pan", "Natarajan Viswanathan", "Chris C. N. Chu"], "https://doi.org/10.1109/ICCAD.2005.1560039", "iccad", 2005]], "Natarajan Viswanathan": [0, ["An efficient and effective detailed placement algorithm", ["Min Pan", "Natarajan Viswanathan", "Chris C. N. Chu"], "https://doi.org/10.1109/ICCAD.2005.1560039", "iccad", 2005]], "Chris C. N. Chu": [5.475139508437366e-10, ["An efficient and effective detailed placement algorithm", ["Min Pan", "Natarajan Viswanathan", "Chris C. N. Chu"], "https://doi.org/10.1109/ICCAD.2005.1560039", "iccad", 2005]], "Kai-Hui Chang": [0.00013722812582273036, ["Post-placement rewiring and rebuffering by exhaustive search for functional symmetries", ["Kai-Hui Chang", "Igor L. Markov", "Valeria Bertacco"], "https://doi.org/10.1109/ICCAD.2005.1560040", "iccad", 2005], ["Simulation-based bug trace minimization with BMC-based refinement", ["Kai-Hui Chang", "Valeria Bertacco", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2005.1560216", "iccad", 2005]], "Igor L. Markov": [0, ["Post-placement rewiring and rebuffering by exhaustive search for functional symmetries", ["Kai-Hui Chang", "Igor L. Markov", "Valeria Bertacco"], "https://doi.org/10.1109/ICCAD.2005.1560040", "iccad", 2005], ["Simulation-based bug trace minimization with BMC-based refinement", ["Kai-Hui Chang", "Valeria Bertacco", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2005.1560216", "iccad", 2005]], "Valeria Bertacco": [0, ["Post-placement rewiring and rebuffering by exhaustive search for functional symmetries", ["Kai-Hui Chang", "Igor L. Markov", "Valeria Bertacco"], "https://doi.org/10.1109/ICCAD.2005.1560040", "iccad", 2005], ["Simulation-based bug trace minimization with BMC-based refinement", ["Kai-Hui Chang", "Valeria Bertacco", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2005.1560216", "iccad", 2005]], "Xin Hao": [0, ["Wirelength optimization by optimal block orientation", ["Xin Hao", "Forrest Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560041", "iccad", 2005]], "Forrest Brewer": [0, ["Wirelength optimization by optimal block orientation", ["Xin Hao", "Forrest Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560041", "iccad", 2005], ["RTL SAT simplification by Boolean and interval arithmetic reasoning", ["Ganapathy Parthasarathy", "Madhu K. Iyer", "Kwang-Ting Cheng", "Forrest Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560082", "iccad", 2005], ["Weighted control scheduling", ["Aravind Vijayakumar", "Forrest Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560169", "iccad", 2005]], "Erkan Acar": [0, ["Parametric test development for RF circuits targeting physical fault locations and using specification-based fault definitions", ["Erkan Acar", "Sule Ozev"], "https://doi.org/10.1109/ICCAD.2005.1560043", "iccad", 2005]], "Sule Ozev": [0, ["Parametric test development for RF circuits targeting physical fault locations and using specification-based fault definitions", ["Erkan Acar", "Sule Ozev"], "https://doi.org/10.1109/ICCAD.2005.1560043", "iccad", 2005]], "Mango Chia-Tso Chao": [0, ["Response shaper: a novel technique to enhance unknown tolerance for output response compaction", ["Mango Chia-Tso Chao", "Seongmoon Wang", "Srimat T. Chakradhar", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.2005.1560044", "iccad", 2005]], "Seongmoon Wang": [0.9999925792217255, ["Response shaper: a novel technique to enhance unknown tolerance for output response compaction", ["Mango Chia-Tso Chao", "Seongmoon Wang", "Srimat T. Chakradhar", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.2005.1560044", "iccad", 2005]], "Srimat T. Chakradhar": [0, ["Response shaper: a novel technique to enhance unknown tolerance for output response compaction", ["Mango Chia-Tso Chao", "Seongmoon Wang", "Srimat T. Chakradhar", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.2005.1560044", "iccad", 2005]], "Kwang-Ting Cheng": [0, ["Response shaper: a novel technique to enhance unknown tolerance for output response compaction", ["Mango Chia-Tso Chao", "Seongmoon Wang", "Srimat T. Chakradhar", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.2005.1560044", "iccad", 2005], ["RTL SAT simplification by Boolean and interval arithmetic reasoning", ["Ganapathy Parthasarathy", "Madhu K. Iyer", "Kwang-Ting Cheng", "Forrest Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560082", "iccad", 2005]], "Anuja Sehgal": [0, ["Test planning for the effective utilization of port-scalable testers for heterogeneous core-based SOCs", ["Anuja Sehgal", "Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.2005.1560045", "iccad", 2005]], "Krishnendu Chakrabarty": [0, ["Test planning for the effective utilization of port-scalable testers for heterogeneous core-based SOCs", ["Anuja Sehgal", "Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.2005.1560045", "iccad", 2005], ["A cocktail approach on random access scan toward low power and high efficiency test", ["Krishnendu Chakrabarty", "J. E. Chen"], "https://doi.org/10.1109/ICCAD.2005.1560046", "iccad", 2005]], "J. E. Chen": [0, ["A cocktail approach on random access scan toward low power and high efficiency test", ["Krishnendu Chakrabarty", "J. E. Chen"], "https://doi.org/10.1109/ICCAD.2005.1560046", "iccad", 2005]], "David Bordoley": [0, ["A statistical study of the effectiveness of BIST jitter measurement techniques", ["David Bordoley", "Hieu Nguyen", "Mani Soma"], "https://doi.org/10.1109/ICCAD.2005.1560047", "iccad", 2005]], "Hieu Nguyen": [0, ["A statistical study of the effectiveness of BIST jitter measurement techniques", ["David Bordoley", "Hieu Nguyen", "Mani Soma"], "https://doi.org/10.1109/ICCAD.2005.1560047", "iccad", 2005]], "Mani Soma": [0, ["A statistical study of the effectiveness of BIST jitter measurement techniques", ["David Bordoley", "Hieu Nguyen", "Mani Soma"], "https://doi.org/10.1109/ICCAD.2005.1560047", "iccad", 2005]], "Osamu Takahashi": [0, ["The circuit design of the synergistic processor element of a CELL processor", ["Osamu Takahashi", "Russ Cook", "Scott R. Cottier", "Sang H. Dhong", "Brian K. Flachs", "Koji Hirairi", "Atsushi Kawasumi", "Hiroaki Murakami", "Hiromi Noro", "Hwa-Joon Oh", "S. Onish", "Juergen Pille", "Joel Silberman"], "https://doi.org/10.1109/ICCAD.2005.1560049", "iccad", 2005]], "Russ Cook": [0, ["The circuit design of the synergistic processor element of a CELL processor", ["Osamu Takahashi", "Russ Cook", "Scott R. Cottier", "Sang H. Dhong", "Brian K. Flachs", "Koji Hirairi", "Atsushi Kawasumi", "Hiroaki Murakami", "Hiromi Noro", "Hwa-Joon Oh", "S. Onish", "Juergen Pille", "Joel Silberman"], "https://doi.org/10.1109/ICCAD.2005.1560049", "iccad", 2005]], "Scott R. Cottier": [0, ["The circuit design of the synergistic processor element of a CELL processor", ["Osamu Takahashi", "Russ Cook", "Scott R. Cottier", "Sang H. Dhong", "Brian K. Flachs", "Koji Hirairi", "Atsushi Kawasumi", "Hiroaki Murakami", "Hiromi Noro", "Hwa-Joon Oh", "S. Onish", "Juergen Pille", "Joel Silberman"], "https://doi.org/10.1109/ICCAD.2005.1560049", "iccad", 2005]], "Sang H. Dhong": [0, ["The circuit design of the synergistic processor element of a CELL processor", ["Osamu Takahashi", "Russ Cook", "Scott R. Cottier", "Sang H. Dhong", "Brian K. Flachs", "Koji Hirairi", "Atsushi Kawasumi", "Hiroaki Murakami", "Hiromi Noro", "Hwa-Joon Oh", "S. Onish", "Juergen Pille", "Joel Silberman"], "https://doi.org/10.1109/ICCAD.2005.1560049", "iccad", 2005]], "Brian K. Flachs": [0, ["The circuit design of the synergistic processor element of a CELL processor", ["Osamu Takahashi", "Russ Cook", "Scott R. Cottier", "Sang H. Dhong", "Brian K. Flachs", "Koji Hirairi", "Atsushi Kawasumi", "Hiroaki Murakami", "Hiromi Noro", "Hwa-Joon Oh", "S. Onish", "Juergen Pille", "Joel Silberman"], "https://doi.org/10.1109/ICCAD.2005.1560049", "iccad", 2005]], "Koji Hirairi": [0, ["The circuit design of the synergistic processor element of a CELL processor", ["Osamu Takahashi", "Russ Cook", "Scott R. Cottier", "Sang H. Dhong", "Brian K. Flachs", "Koji Hirairi", "Atsushi Kawasumi", "Hiroaki Murakami", "Hiromi Noro", "Hwa-Joon Oh", "S. Onish", "Juergen Pille", "Joel Silberman"], "https://doi.org/10.1109/ICCAD.2005.1560049", "iccad", 2005]], "Atsushi Kawasumi": [0, ["The circuit design of the synergistic processor element of a CELL processor", ["Osamu Takahashi", "Russ Cook", "Scott R. Cottier", "Sang H. Dhong", "Brian K. Flachs", "Koji Hirairi", "Atsushi Kawasumi", "Hiroaki Murakami", "Hiromi Noro", "Hwa-Joon Oh", "S. Onish", "Juergen Pille", "Joel Silberman"], "https://doi.org/10.1109/ICCAD.2005.1560049", "iccad", 2005]], "Hiroaki Murakami": [0, ["The circuit design of the synergistic processor element of a CELL processor", ["Osamu Takahashi", "Russ Cook", "Scott R. Cottier", "Sang H. Dhong", "Brian K. Flachs", "Koji Hirairi", "Atsushi Kawasumi", "Hiroaki Murakami", "Hiromi Noro", "Hwa-Joon Oh", "S. Onish", "Juergen Pille", "Joel Silberman"], "https://doi.org/10.1109/ICCAD.2005.1560049", "iccad", 2005]], "Hiromi Noro": [0, ["The circuit design of the synergistic processor element of a CELL processor", ["Osamu Takahashi", "Russ Cook", "Scott R. Cottier", "Sang H. Dhong", "Brian K. Flachs", "Koji Hirairi", "Atsushi Kawasumi", "Hiroaki Murakami", "Hiromi Noro", "Hwa-Joon Oh", "S. Onish", "Juergen Pille", "Joel Silberman"], "https://doi.org/10.1109/ICCAD.2005.1560049", "iccad", 2005]], "Hwa-Joon Oh": [0.9499865472316742, ["The circuit design of the synergistic processor element of a CELL processor", ["Osamu Takahashi", "Russ Cook", "Scott R. Cottier", "Sang H. Dhong", "Brian K. Flachs", "Koji Hirairi", "Atsushi Kawasumi", "Hiroaki Murakami", "Hiromi Noro", "Hwa-Joon Oh", "S. Onish", "Juergen Pille", "Joel Silberman"], "https://doi.org/10.1109/ICCAD.2005.1560049", "iccad", 2005]], "S. Onish": [0, ["The circuit design of the synergistic processor element of a CELL processor", ["Osamu Takahashi", "Russ Cook", "Scott R. Cottier", "Sang H. Dhong", "Brian K. Flachs", "Koji Hirairi", "Atsushi Kawasumi", "Hiroaki Murakami", "Hiromi Noro", "Hwa-Joon Oh", "S. Onish", "Juergen Pille", "Joel Silberman"], "https://doi.org/10.1109/ICCAD.2005.1560049", "iccad", 2005]], "Juergen Pille": [0, ["The circuit design of the synergistic processor element of a CELL processor", ["Osamu Takahashi", "Russ Cook", "Scott R. Cottier", "Sang H. Dhong", "Brian K. Flachs", "Koji Hirairi", "Atsushi Kawasumi", "Hiroaki Murakami", "Hiromi Noro", "Hwa-Joon Oh", "S. Onish", "Juergen Pille", "Joel Silberman"], "https://doi.org/10.1109/ICCAD.2005.1560049", "iccad", 2005]], "Joel Silberman": [0, ["The circuit design of the synergistic processor element of a CELL processor", ["Osamu Takahashi", "Russ Cook", "Scott R. Cottier", "Sang H. Dhong", "Brian K. Flachs", "Koji Hirairi", "Atsushi Kawasumi", "Hiroaki Murakami", "Hiromi Noro", "Hwa-Joon Oh", "S. Onish", "Juergen Pille", "Joel Silberman"], "https://doi.org/10.1109/ICCAD.2005.1560049", "iccad", 2005]], "Richard McGowen": [0, ["Adaptive designs for power and thermal optimization", ["Richard McGowen"], "https://doi.org/10.1109/ICCAD.2005.1560050", "iccad", 2005]], "Robert B. Staszewski": [0, ["Digital RF processor (DRP/spl trade/) for cellular phones", ["Robert B. Staszewski", "Khurram Muhammad", "Dirk Leipold"], "https://doi.org/10.1109/ICCAD.2005.1560051", "iccad", 2005]], "Khurram Muhammad": [0, ["Digital RF processor (DRP/spl trade/) for cellular phones", ["Robert B. Staszewski", "Khurram Muhammad", "Dirk Leipold"], "https://doi.org/10.1109/ICCAD.2005.1560051", "iccad", 2005]], "Dirk Leipold": [0, ["Digital RF processor (DRP/spl trade/) for cellular phones", ["Robert B. Staszewski", "Khurram Muhammad", "Dirk Leipold"], "https://doi.org/10.1109/ICCAD.2005.1560051", "iccad", 2005]], "Jianfeng Luo": [0, ["A layout dependent full-chip copper electroplating topography model", ["Jianfeng Luo", "Qing Su", "Charles C. Chiang", "Jamil Kawa"], "https://doi.org/10.1109/ICCAD.2005.1560053", "iccad", 2005]], "Qing Su": [0, ["A layout dependent full-chip copper electroplating topography model", ["Jianfeng Luo", "Qing Su", "Charles C. Chiang", "Jamil Kawa"], "https://doi.org/10.1109/ICCAD.2005.1560053", "iccad", 2005]], "Charles C. Chiang": [0, ["A layout dependent full-chip copper electroplating topography model", ["Jianfeng Luo", "Qing Su", "Charles C. Chiang", "Jamil Kawa"], "https://doi.org/10.1109/ICCAD.2005.1560053", "iccad", 2005], ["Fast and efficient phase conflict detection and correction in standard-cell layouts", ["Charles C. Chiang", "Andrew B. Kahng", "Subarna Sinha", "Xu Xu"], "https://doi.org/10.1109/ICCAD.2005.1560055", "iccad", 2005]], "Jamil Kawa": [0, ["A layout dependent full-chip copper electroplating topography model", ["Jianfeng Luo", "Qing Su", "Charles C. Chiang", "Jamil Kawa"], "https://doi.org/10.1109/ICCAD.2005.1560053", "iccad", 2005]], "James D. Ma": [0, ["Interval-valued statistical modeling of oxide chemical-mechanical polishing", ["James D. Ma", "Claire Fang Fang", "Rob A. Rutenbar", "Xiaolin Xie", "Duane S. Boning"], "https://doi.org/10.1109/ICCAD.2005.1560054", "iccad", 2005]], "Claire Fang Fang": [0, ["Interval-valued statistical modeling of oxide chemical-mechanical polishing", ["James D. Ma", "Claire Fang Fang", "Rob A. Rutenbar", "Xiaolin Xie", "Duane S. Boning"], "https://doi.org/10.1109/ICCAD.2005.1560054", "iccad", 2005]], "Rob A. Rutenbar": [0, ["Interval-valued statistical modeling of oxide chemical-mechanical polishing", ["James D. Ma", "Claire Fang Fang", "Rob A. Rutenbar", "Xiaolin Xie", "Duane S. Boning"], "https://doi.org/10.1109/ICCAD.2005.1560054", "iccad", 2005]], "Xiaolin Xie": [0, ["Interval-valued statistical modeling of oxide chemical-mechanical polishing", ["James D. Ma", "Claire Fang Fang", "Rob A. Rutenbar", "Xiaolin Xie", "Duane S. Boning"], "https://doi.org/10.1109/ICCAD.2005.1560054", "iccad", 2005]], "Duane S. Boning": [0, ["Interval-valued statistical modeling of oxide chemical-mechanical polishing", ["James D. Ma", "Claire Fang Fang", "Rob A. Rutenbar", "Xiaolin Xie", "Duane S. Boning"], "https://doi.org/10.1109/ICCAD.2005.1560054", "iccad", 2005]], "Andrew B. Kahng": [0, ["Fast and efficient phase conflict detection and correction in standard-cell layouts", ["Charles C. Chiang", "Andrew B. Kahng", "Subarna Sinha", "Xu Xu"], "https://doi.org/10.1109/ICCAD.2005.1560055", "iccad", 2005], ["Intrinsic shortest path length: a new, accurate a priori wirelength estimator", ["Andrew B. Kahng", "Sherief Reda"], "https://doi.org/10.1109/ICCAD.2005.1560059", "iccad", 2005], ["Architecture and details of a high quality, large-scale analytical placer", ["Andrew B. Kahng", "Sherief Reda", "Qinke Wang"], "https://doi.org/10.1109/ICCAD.2005.1560188", "iccad", 2005]], "Subarna Sinha": [0, ["Fast and efficient phase conflict detection and correction in standard-cell layouts", ["Charles C. Chiang", "Andrew B. Kahng", "Subarna Sinha", "Xu Xu"], "https://doi.org/10.1109/ICCAD.2005.1560055", "iccad", 2005]], "Xu Xu": [0, ["Fast and efficient phase conflict detection and correction in standard-cell layouts", ["Charles C. Chiang", "Andrew B. Kahng", "Subarna Sinha", "Xu Xu"], "https://doi.org/10.1109/ICCAD.2005.1560055", "iccad", 2005]], "Tung-Chieh Chen": [0, ["IMF: interconnect-driven multilevel floorplanning for large-scale building-module designs", ["Tung-Chieh Chen", "Yao-Wen Chang", "Shyh-Chang Lin"], "https://doi.org/10.1109/ICCAD.2005.1560057", "iccad", 2005]], "Yao-Wen Chang": [4.253035257306692e-08, ["IMF: interconnect-driven multilevel floorplanning for large-scale building-module designs", ["Tung-Chieh Chen", "Yao-Wen Chang", "Shyh-Chang Lin"], "https://doi.org/10.1109/ICCAD.2005.1560057", "iccad", 2005], ["A routing algorithm for flip-chip design", ["Jia-Wei Fang", "I-Jye Lin", "Ping-Hung Yuh", "Yao-Wen Chang", "Jyh-Herng Wang"], "https://doi.org/10.1109/ICCAD.2005.1560165", "iccad", 2005]], "Shyh-Chang Lin": [0, ["IMF: interconnect-driven multilevel floorplanning for large-scale building-module designs", ["Tung-Chieh Chen", "Yao-Wen Chang", "Shyh-Chang Lin"], "https://doi.org/10.1109/ICCAD.2005.1560057", "iccad", 2005]], "Jason Cong": [0, ["Robust mixed-size placement under tight white-space constraints", ["Jason Cong", "Michail Romesis", "Joseph R. Shinnerl"], "https://doi.org/10.1109/ICCAD.2005.1560058", "iccad", 2005], ["Architecture and compilation for data bandwidth improvement in configurable embedded processors", ["Jason Cong", "Guoling Han", "Zhiru Zhang"], "https://doi.org/10.1109/ICCAD.2005.1560075", "iccad", 2005], ["Thermal via planning for 3-D ICs", ["Jason Cong", "Yan Zhang"], "https://doi.org/10.1109/ICCAD.2005.1560164", "iccad", 2005]], "Michail Romesis": [0, ["Robust mixed-size placement under tight white-space constraints", ["Jason Cong", "Michail Romesis", "Joseph R. Shinnerl"], "https://doi.org/10.1109/ICCAD.2005.1560058", "iccad", 2005]], "Joseph R. Shinnerl": [0, ["Robust mixed-size placement under tight white-space constraints", ["Jason Cong", "Michail Romesis", "Joseph R. Shinnerl"], "https://doi.org/10.1109/ICCAD.2005.1560058", "iccad", 2005]], "Sherief Reda": [0, ["Intrinsic shortest path length: a new, accurate a priori wirelength estimator", ["Andrew B. Kahng", "Sherief Reda"], "https://doi.org/10.1109/ICCAD.2005.1560059", "iccad", 2005], ["Architecture and details of a high quality, large-scale analytical placer", ["Andrew B. Kahng", "Sherief Reda", "Qinke Wang"], "https://doi.org/10.1109/ICCAD.2005.1560188", "iccad", 2005]], "Yinghua Li": [0, ["Synthesis methodology for built-in at-speed testing", ["Yinghua Li", "Alex Kondratyev", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2005.1560061", "iccad", 2005]], "Alex Kondratyev": [0, ["Synthesis methodology for built-in at-speed testing", ["Yinghua Li", "Alex Kondratyev", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2005.1560061", "iccad", 2005]], "Robert K. Brayton": [0, ["Synthesis methodology for built-in at-speed testing", ["Yinghua Li", "Alex Kondratyev", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2005.1560061", "iccad", 2005], ["Reducing structural bias in technology mapping", ["Satrajit Chatterjee", "Alan Mishchenko", "Robert K. Brayton", "Xinning Wang", "Timothy Kam"], "https://doi.org/10.1109/ICCAD.2005.1560122", "iccad", 2005]], "Chuan Lin": [0, ["Clustering for processing rate optimization", ["Chuan Lin", "Jia Wang", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2005.1560062", "iccad", 2005], ["Trade-off between latch and flop for min-period sequential circuit designs with crosstalk", ["Chuan Lin", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2005.1560089", "iccad", 2005]], "Jia Wang": [0.05329904705286026, ["Clustering for processing rate optimization", ["Chuan Lin", "Jia Wang", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2005.1560062", "iccad", 2005]], "Hai Zhou": [0, ["Clustering for processing rate optimization", ["Chuan Lin", "Jia Wang", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2005.1560062", "iccad", 2005], ["Efficient algorithms for buffer insertion in general circuits based on network flow", ["Ruiming Chen", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2005.1560087", "iccad", 2005], ["Trade-off between latch and flop for min-period sequential circuit designs with crosstalk", ["Chuan Lin", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2005.1560089", "iccad", 2005], ["A unified framework for statistical timing analysis with coupling and multiple input switching", ["Debjit Sinha", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2005.1560179", "iccad", 2005], ["Statistical gate sizing for timing yield optimization", ["Debjit Sinha", "Narendra V. Shenoy", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2005.1560214", "iccad", 2005]], "Sanghamitra Roy": [0, ["ConvexFit: an optimal minimum-error convex fitting and smoothing algorithm with application to gate-sizing", ["Sanghamitra Roy", "Weijen Chen"], "https://doi.org/10.1109/ICCAD.2005.1560063", "iccad", 2005]], "Weijen Chen": [0, ["ConvexFit: an optimal minimum-error convex fitting and smoothing algorithm with application to gate-sizing", ["Sanghamitra Roy", "Weijen Chen"], "https://doi.org/10.1109/ICCAD.2005.1560063", "iccad", 2005]], "Tsu-Jae King": [0, ["FinFETs for nanoscale CMOS digital integrated circuits", ["Tsu-Jae King"], "https://doi.org/10.1109/ICCAD.2005.1560065", "iccad", 2005]], "Vishal P. Trivedi": [0, ["Physics-based compact modeling for nonclassical CMOS", ["Vishal P. Trivedi", "Jerry G. Fossum", "Leo Mathew", "Murshed M. Chowdhury", "Weimin Zhang", "Glenn O. Workman", "Bich-Yen Nguyen"], "https://doi.org/10.1109/ICCAD.2005.1560066", "iccad", 2005]], "Jerry G. Fossum": [0, ["Physics-based compact modeling for nonclassical CMOS", ["Vishal P. Trivedi", "Jerry G. Fossum", "Leo Mathew", "Murshed M. Chowdhury", "Weimin Zhang", "Glenn O. Workman", "Bich-Yen Nguyen"], "https://doi.org/10.1109/ICCAD.2005.1560066", "iccad", 2005]], "Leo Mathew": [0, ["Physics-based compact modeling for nonclassical CMOS", ["Vishal P. Trivedi", "Jerry G. Fossum", "Leo Mathew", "Murshed M. Chowdhury", "Weimin Zhang", "Glenn O. Workman", "Bich-Yen Nguyen"], "https://doi.org/10.1109/ICCAD.2005.1560066", "iccad", 2005]], "Murshed M. Chowdhury": [0, ["Physics-based compact modeling for nonclassical CMOS", ["Vishal P. Trivedi", "Jerry G. Fossum", "Leo Mathew", "Murshed M. Chowdhury", "Weimin Zhang", "Glenn O. Workman", "Bich-Yen Nguyen"], "https://doi.org/10.1109/ICCAD.2005.1560066", "iccad", 2005]], "Weimin Zhang": [0, ["Physics-based compact modeling for nonclassical CMOS", ["Vishal P. Trivedi", "Jerry G. Fossum", "Leo Mathew", "Murshed M. Chowdhury", "Weimin Zhang", "Glenn O. Workman", "Bich-Yen Nguyen"], "https://doi.org/10.1109/ICCAD.2005.1560066", "iccad", 2005]], "Glenn O. Workman": [0, ["Physics-based compact modeling for nonclassical CMOS", ["Vishal P. Trivedi", "Jerry G. Fossum", "Leo Mathew", "Murshed M. Chowdhury", "Weimin Zhang", "Glenn O. Workman", "Bich-Yen Nguyen"], "https://doi.org/10.1109/ICCAD.2005.1560066", "iccad", 2005]], "Bich-Yen Nguyen": [0, ["Physics-based compact modeling for nonclassical CMOS", ["Vishal P. Trivedi", "Jerry G. Fossum", "Leo Mathew", "Murshed M. Chowdhury", "Weimin Zhang", "Glenn O. Workman", "Bich-Yen Nguyen"], "https://doi.org/10.1109/ICCAD.2005.1560066", "iccad", 2005]], "Kaushik Roy": [0, ["Double-gate SOI devices for low-power and high-performance applications", ["Kaushik Roy", "Hamid Mahmoodi-Meimand", "Saibal Mukhopadhyay", "Hari Ananthan", "Aditya Bansal", "Tamer Cakici"], "https://doi.org/10.1109/ICCAD.2005.1560067", "iccad", 2005], ["Accurate estimation and modeling of total chip leakage considering inter- & intra-die process variations", ["Amit Agarwal", "Kunhyuk Kang", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2005.1560162", "iccad", 2005]], "Hamid Mahmoodi-Meimand": [0, ["Double-gate SOI devices for low-power and high-performance applications", ["Kaushik Roy", "Hamid Mahmoodi-Meimand", "Saibal Mukhopadhyay", "Hari Ananthan", "Aditya Bansal", "Tamer Cakici"], "https://doi.org/10.1109/ICCAD.2005.1560067", "iccad", 2005]], "Saibal Mukhopadhyay": [0, ["Double-gate SOI devices for low-power and high-performance applications", ["Kaushik Roy", "Hamid Mahmoodi-Meimand", "Saibal Mukhopadhyay", "Hari Ananthan", "Aditya Bansal", "Tamer Cakici"], "https://doi.org/10.1109/ICCAD.2005.1560067", "iccad", 2005]], "Hari Ananthan": [0, ["Double-gate SOI devices for low-power and high-performance applications", ["Kaushik Roy", "Hamid Mahmoodi-Meimand", "Saibal Mukhopadhyay", "Hari Ananthan", "Aditya Bansal", "Tamer Cakici"], "https://doi.org/10.1109/ICCAD.2005.1560067", "iccad", 2005]], "Aditya Bansal": [0, ["Double-gate SOI devices for low-power and high-performance applications", ["Kaushik Roy", "Hamid Mahmoodi-Meimand", "Saibal Mukhopadhyay", "Hari Ananthan", "Aditya Bansal", "Tamer Cakici"], "https://doi.org/10.1109/ICCAD.2005.1560067", "iccad", 2005]], "Tamer Cakici": [0, ["Double-gate SOI devices for low-power and high-performance applications", ["Kaushik Roy", "Hamid Mahmoodi-Meimand", "Saibal Mukhopadhyay", "Hari Ananthan", "Aditya Bansal", "Tamer Cakici"], "https://doi.org/10.1109/ICCAD.2005.1560067", "iccad", 2005]], "Jeremy A. Rowlette": [0, ["Thermal simulation techniques for nanoscale transistors", ["Jeremy A. Rowlette", "Eric Pop", "Sanjiv Sinha", "Mathew Panzer", "Kenneth E. Goodson"], "https://doi.org/10.1109/ICCAD.2005.1560068", "iccad", 2005]], "Eric Pop": [0, ["Thermal simulation techniques for nanoscale transistors", ["Jeremy A. Rowlette", "Eric Pop", "Sanjiv Sinha", "Mathew Panzer", "Kenneth E. Goodson"], "https://doi.org/10.1109/ICCAD.2005.1560068", "iccad", 2005]], "Sanjiv Sinha": [0, ["Thermal simulation techniques for nanoscale transistors", ["Jeremy A. Rowlette", "Eric Pop", "Sanjiv Sinha", "Mathew Panzer", "Kenneth E. Goodson"], "https://doi.org/10.1109/ICCAD.2005.1560068", "iccad", 2005]], "Mathew Panzer": [0, ["Thermal simulation techniques for nanoscale transistors", ["Jeremy A. Rowlette", "Eric Pop", "Sanjiv Sinha", "Mathew Panzer", "Kenneth E. Goodson"], "https://doi.org/10.1109/ICCAD.2005.1560068", "iccad", 2005]], "Kenneth E. Goodson": [0, ["Thermal simulation techniques for nanoscale transistors", ["Jeremy A. Rowlette", "Eric Pop", "Sanjiv Sinha", "Mathew Panzer", "Kenneth E. Goodson"], "https://doi.org/10.1109/ICCAD.2005.1560068", "iccad", 2005]], "Krishnan Srinivasan": [0, ["An automated technique for topology and route generation of application specific on-chip interconnection networks", ["Krishnan Srinivasan", "Karam S. Chatha", "Goran Konjevod"], "https://doi.org/10.1109/ICCAD.2005.1560070", "iccad", 2005]], "Karam S. Chatha": [0, ["An automated technique for topology and route generation of application specific on-chip interconnection networks", ["Krishnan Srinivasan", "Karam S. Chatha", "Goran Konjevod"], "https://doi.org/10.1109/ICCAD.2005.1560070", "iccad", 2005]], "Goran Konjevod": [0, ["An automated technique for topology and route generation of application specific on-chip interconnection networks", ["Krishnan Srinivasan", "Karam S. Chatha", "Goran Konjevod"], "https://doi.org/10.1109/ICCAD.2005.1560070", "iccad", 2005]], "Martin K. F. Schafer": [0, ["Deadlock-free routing and component placement for irregular mesh-based networks-on-chip", ["Martin K. F. Schafer", "Thomas Hollstein", "Heiko Zimmer", "Manfred Glesner"], "https://doi.org/10.1109/ICCAD.2005.1560071", "iccad", 2005]], "Thomas Hollstein": [0, ["Deadlock-free routing and component placement for irregular mesh-based networks-on-chip", ["Martin K. F. Schafer", "Thomas Hollstein", "Heiko Zimmer", "Manfred Glesner"], "https://doi.org/10.1109/ICCAD.2005.1560071", "iccad", 2005]], "Heiko Zimmer": [0, ["Deadlock-free routing and component placement for irregular mesh-based networks-on-chip", ["Martin K. F. Schafer", "Thomas Hollstein", "Heiko Zimmer", "Manfred Glesner"], "https://doi.org/10.1109/ICCAD.2005.1560071", "iccad", 2005]], "Manfred Glesner": [0, ["Deadlock-free routing and component placement for irregular mesh-based networks-on-chip", ["Martin K. F. Schafer", "Thomas Hollstein", "Heiko Zimmer", "Manfred Glesner"], "https://doi.org/10.1109/ICCAD.2005.1560071", "iccad", 2005]], "Umit Y. Ogras": [0, ["Application-specific network-on-chip architecture customization via long-range link insertion", ["Umit Y. Ogras", "Radu Marculescu"], "https://doi.org/10.1109/ICCAD.2005.1560072", "iccad", 2005]], "Radu Marculescu": [0, ["Application-specific network-on-chip architecture customization via long-range link insertion", ["Umit Y. Ogras", "Radu Marculescu"], "https://doi.org/10.1109/ICCAD.2005.1560072", "iccad", 2005]], "Jeremy Chan": [0, ["NoCEE: energy macro-model extraction methodology for network on chip routers", ["Jeremy Chan", "Sri Parameswaran"], "https://doi.org/10.1109/ICCAD.2005.1560073", "iccad", 2005]], "Sri Parameswaran": [0, ["NoCEE: energy macro-model extraction methodology for network on chip routers", ["Jeremy Chan", "Sri Parameswaran"], "https://doi.org/10.1109/ICCAD.2005.1560073", "iccad", 2005]], "Guoling Han": [2.3536603066531825e-07, ["Architecture and compilation for data bandwidth improvement in configurable embedded processors", ["Jason Cong", "Guoling Han", "Zhiru Zhang"], "https://doi.org/10.1109/ICCAD.2005.1560075", "iccad", 2005]], "Zhiru Zhang": [0, ["Architecture and compilation for data bandwidth improvement in configurable embedded processors", ["Jason Cong", "Guoling Han", "Zhiru Zhang"], "https://doi.org/10.1109/ICCAD.2005.1560075", "iccad", 2005]], "Guilin Chen": [0, ["Code restructuring for improving cache performance of MPSoCs", ["Guilin Chen", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ICCAD.2005.1560076", "iccad", 2005], ["Integrating loop and data optimizations for locality within a constraint network based framework", ["Guilin Chen", "Ozcan Ozturk", "Mahmut T. Kandemir", "Ibrahim Kolcu"], "https://doi.org/10.1109/ICCAD.2005.1560078", "iccad", 2005], ["Runtime integrity checking for inter-object connections", ["Guilin Chen", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ICCAD.2005.1560083", "iccad", 2005], ["Compiler-directed voltage scaling on communication links for reducing power consumption", ["Feihui Li", "Guilin Chen", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ICCAD.2005.1560111", "iccad", 2005], ["Improving scratch-pad memory reliability through compiler-guided data block duplication", ["Feihui Li", "Guilin Chen", "Mahmut T. Kandemir", "Ibrahim Kolcu"], "https://doi.org/10.1109/ICCAD.2005.1560208", "iccad", 2005]], "Mahmut T. Kandemir": [0, ["Code restructuring for improving cache performance of MPSoCs", ["Guilin Chen", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ICCAD.2005.1560076", "iccad", 2005], ["2D data locality: definition, abstraction, and application", ["Mahmut T. Kandemir"], "https://doi.org/10.1109/ICCAD.2005.1560077", "iccad", 2005], ["Integrating loop and data optimizations for locality within a constraint network based framework", ["Guilin Chen", "Ozcan Ozturk", "Mahmut T. Kandemir", "Ibrahim Kolcu"], "https://doi.org/10.1109/ICCAD.2005.1560078", "iccad", 2005], ["Runtime integrity checking for inter-object connections", ["Guilin Chen", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ICCAD.2005.1560083", "iccad", 2005], ["Compiler-directed voltage scaling on communication links for reducing power consumption", ["Feihui Li", "Guilin Chen", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ICCAD.2005.1560111", "iccad", 2005], ["Improving scratch-pad memory reliability through compiler-guided data block duplication", ["Feihui Li", "Guilin Chen", "Mahmut T. Kandemir", "Ibrahim Kolcu"], "https://doi.org/10.1109/ICCAD.2005.1560208", "iccad", 2005]], "Ozcan Ozturk": [0, ["Integrating loop and data optimizations for locality within a constraint network based framework", ["Guilin Chen", "Ozcan Ozturk", "Mahmut T. Kandemir", "Ibrahim Kolcu"], "https://doi.org/10.1109/ICCAD.2005.1560078", "iccad", 2005]], "Ibrahim Kolcu": [0, ["Integrating loop and data optimizations for locality within a constraint network based framework", ["Guilin Chen", "Ozcan Ozturk", "Mahmut T. Kandemir", "Ibrahim Kolcu"], "https://doi.org/10.1109/ICCAD.2005.1560078", "iccad", 2005], ["Improving scratch-pad memory reliability through compiler-guided data block duplication", ["Feihui Li", "Guilin Chen", "Mahmut T. Kandemir", "Ibrahim Kolcu"], "https://doi.org/10.1109/ICCAD.2005.1560208", "iccad", 2005]], "Tarvo Raudvere": [0, ["System level verification of digital signal processing applications based on the polynomial abstraction technique", ["Tarvo Raudvere", "Ashish Kumar Singh", "Ingo Sander", "Axel Jantsch"], "https://doi.org/10.1109/ICCAD.2005.1560080", "iccad", 2005]], "Ashish Kumar Singh": [0, ["System level verification of digital signal processing applications based on the polynomial abstraction technique", ["Tarvo Raudvere", "Ashish Kumar Singh", "Ingo Sander", "Axel Jantsch"], "https://doi.org/10.1109/ICCAD.2005.1560080", "iccad", 2005], ["Statistical technology mapping for parametric yield", ["Ashish Kumar Singh", "Murari Mani", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2005.1560121", "iccad", 2005]], "Ingo Sander": [0, ["System level verification of digital signal processing applications based on the polynomial abstraction technique", ["Tarvo Raudvere", "Ashish Kumar Singh", "Ingo Sander", "Axel Jantsch"], "https://doi.org/10.1109/ICCAD.2005.1560080", "iccad", 2005]], "Axel Jantsch": [0, ["System level verification of digital signal processing applications based on the polynomial abstraction technique", ["Tarvo Raudvere", "Ashish Kumar Singh", "Ingo Sander", "Axel Jantsch"], "https://doi.org/10.1109/ICCAD.2005.1560080", "iccad", 2005]], "Namrata Shekhar": [0, ["Equivalence verification of polynomial datapaths with fixed-size bit-vectors using finite ring algebra", ["Namrata Shekhar", "Priyank Kalla", "Florian Enescu", "Sivaram Gopalakrishnan"], "https://doi.org/10.1109/ICCAD.2005.1560081", "iccad", 2005]], "Priyank Kalla": [0, ["Equivalence verification of polynomial datapaths with fixed-size bit-vectors using finite ring algebra", ["Namrata Shekhar", "Priyank Kalla", "Florian Enescu", "Sivaram Gopalakrishnan"], "https://doi.org/10.1109/ICCAD.2005.1560081", "iccad", 2005]], "Florian Enescu": [0, ["Equivalence verification of polynomial datapaths with fixed-size bit-vectors using finite ring algebra", ["Namrata Shekhar", "Priyank Kalla", "Florian Enescu", "Sivaram Gopalakrishnan"], "https://doi.org/10.1109/ICCAD.2005.1560081", "iccad", 2005]], "Sivaram Gopalakrishnan": [0, ["Equivalence verification of polynomial datapaths with fixed-size bit-vectors using finite ring algebra", ["Namrata Shekhar", "Priyank Kalla", "Florian Enescu", "Sivaram Gopalakrishnan"], "https://doi.org/10.1109/ICCAD.2005.1560081", "iccad", 2005]], "Ganapathy Parthasarathy": [0, ["RTL SAT simplification by Boolean and interval arithmetic reasoning", ["Ganapathy Parthasarathy", "Madhu K. Iyer", "Kwang-Ting Cheng", "Forrest Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560082", "iccad", 2005]], "Madhu K. Iyer": [0, ["RTL SAT simplification by Boolean and interval arithmetic reasoning", ["Ganapathy Parthasarathy", "Madhu K. Iyer", "Kwang-Ting Cheng", "Forrest Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560082", "iccad", 2005]], "Huaizhi Wu": [1.6791897299722747e-11, ["Post-placement voltage island generation under performance requirement", ["Huaizhi Wu", "I-Min Liu", "Martin D. F. Wong", "Yusu Wang"], "https://doi.org/10.1109/ICCAD.2005.1560085", "iccad", 2005]], "I-Min Liu": [0, ["Post-placement voltage island generation under performance requirement", ["Huaizhi Wu", "I-Min Liu", "Martin D. F. Wong", "Yusu Wang"], "https://doi.org/10.1109/ICCAD.2005.1560085", "iccad", 2005]], "Martin D. F. Wong": [0, ["Post-placement voltage island generation under performance requirement", ["Huaizhi Wu", "I-Min Liu", "Martin D. F. Wong", "Yusu Wang"], "https://doi.org/10.1109/ICCAD.2005.1560085", "iccad", 2005], ["Buffer insertion under process variations for delay minimization", ["Liang Deng", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2005.1560086", "iccad", 2005], ["Fast algorithms for IR drop analysis in large power grid", ["Yu Zhong", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2005.1560093", "iccad", 2005], ["An escape routing framework for dense boards with high-speed design constraints", ["Muhammet Mustafa Ozdal", "Martin D. F. Wong", "Philip S. Honsinger"], "https://doi.org/10.1109/ICCAD.2005.1560166", "iccad", 2005], ["Optimal routing algorithms for pin clusters in high-density multichip modules", ["Muhammet Mustafa Ozdal", "Martin D. F. Wong", "Philip S. Honsinger"], "https://doi.org/10.1109/ICCAD.2005.1560167", "iccad", 2005]], "Yusu Wang": [0.5399027839303017, ["Post-placement voltage island generation under performance requirement", ["Huaizhi Wu", "I-Min Liu", "Martin D. F. Wong", "Yusu Wang"], "https://doi.org/10.1109/ICCAD.2005.1560085", "iccad", 2005]], "Liang Deng": [0, ["Buffer insertion under process variations for delay minimization", ["Liang Deng", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2005.1560086", "iccad", 2005]], "Ruiming Chen": [0, ["Efficient algorithms for buffer insertion in general circuits based on network flow", ["Ruiming Chen", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2005.1560087", "iccad", 2005]], "Hyeonmin Lim": [0.999443843960762, ["Flip-flop insertion with shifted-phase clocks for FPGA power reduction", ["Hyeonmin Lim", "Kyungsoo Lee", "Youngjin Cho", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2005.1560090", "iccad", 2005]], "Kyungsoo Lee": [0.9999970495700836, ["Flip-flop insertion with shifted-phase clocks for FPGA power reduction", ["Hyeonmin Lim", "Kyungsoo Lee", "Youngjin Cho", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2005.1560090", "iccad", 2005]], "Youngjin Cho": [0.9949708133935928, ["Flip-flop insertion with shifted-phase clocks for FPGA power reduction", ["Hyeonmin Lim", "Kyungsoo Lee", "Youngjin Cho", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2005.1560090", "iccad", 2005]], "Naehyuck Chang": [0.999998927116394, ["Flip-flop insertion with shifted-phase clocks for FPGA power reduction", ["Hyeonmin Lim", "Kyungsoo Lee", "Youngjin Cho", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2005.1560090", "iccad", 2005]], "Amit Gupta": [0, ["Acyclic modeling of combinational loops", ["Amit Gupta", "Charles Selvidge"], "https://doi.org/10.1109/ICCAD.2005.1560091", "iccad", 2005]], "Charles Selvidge": [0, ["Acyclic modeling of combinational loops", ["Amit Gupta", "Charles Selvidge"], "https://doi.org/10.1109/ICCAD.2005.1560091", "iccad", 2005]], "Yu Zhong": [0, ["Fast algorithms for IR drop analysis in large power grid", ["Yu Zhong", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2005.1560093", "iccad", 2005]], "Dionysios Kouroussis": [0, ["Incremental partitioning-based vectorless power grid verification", ["Dionysios Kouroussis", "Imad A. Ferzli", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2005.1560094", "iccad", 2005]], "Imad A. Ferzli": [0, ["Incremental partitioning-based vectorless power grid verification", ["Dionysios Kouroussis", "Imad A. Ferzli", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2005.1560094", "iccad", 2005]], "Farid N. Najm": [0, ["Incremental partitioning-based vectorless power grid verification", ["Dionysios Kouroussis", "Imad A. Ferzli", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2005.1560094", "iccad", 2005], ["Statistical timing analysis with two-sided constraints", ["Khaled R. Heloue", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2005.1560178", "iccad", 2005]], "Sanjay Pant": [0, ["Static timing analysis considering power supply variations", ["Sanjay Pant", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.2005.1560095", "iccad", 2005]], "David T. Blaauw": [0, ["Static timing analysis considering power supply variations", ["Sanjay Pant", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.2005.1560095", "iccad", 2005], ["Discrete Vt assignment and gate sizing using a self-snapping continuous formulation", ["Saumil Shah", "Ashish Srivastava", "Dushyant Sharma", "Dennis Sylvester", "David T. Blaauw", "Vladimir Zolotov"], "https://doi.org/10.1109/ICCAD.2005.1560157", "iccad", 2005], ["Accurate delay computation for noisy waveform shapes", ["Amit Jain", "David T. Blaauw", "Vladimir Zolotov"], "https://doi.org/10.1109/ICCAD.2005.1560198", "iccad", 2005], ["Parametric yield maximization using gate sizing based on efficient statistical power and delay gradient computation", ["Kaviraj Chopra", "Saumil Shah", "Ashish Srivastava", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2005.1560212", "iccad", 2005]], "Andre DeHon": [0, ["Hybrid CMOS/nanoelectronic digital circuits: devices, architectures, and design automation", ["Andre DeHon", "Konstantin Likharev"], "https://doi.org/10.1109/ICCAD.2005.1560097", "iccad", 2005]], "Konstantin Likharev": [0, ["Hybrid CMOS/nanoelectronic digital circuits: devices, architectures, and design automation", ["Andre DeHon", "Konstantin Likharev"], "https://doi.org/10.1109/ICCAD.2005.1560097", "iccad", 2005]], "Navin Srivastava": [0, ["Performance analysis of carbon nanotube interconnects for VLSI applications", ["Navin Srivastava", "Kaustav Banerjee"], "https://doi.org/10.1109/ICCAD.2005.1560098", "iccad", 2005]], "Kaustav Banerjee": [0, ["Performance analysis of carbon nanotube interconnects for VLSI applications", ["Navin Srivastava", "Kaustav Banerjee"], "https://doi.org/10.1109/ICCAD.2005.1560098", "iccad", 2005]], "Di Wu": [0.0006083871703594923, ["DiCER: distributed and cost-effective redundancy for variation tolerance", ["Di Wu", "Ganesh Venkataraman", "Jiang Hu", "Quiyang Li", "Rabi N. Mahapatra"], "https://doi.org/10.1109/ICCAD.2005.1560100", "iccad", 2005]], "Ganesh Venkataraman": [0, ["DiCER: distributed and cost-effective redundancy for variation tolerance", ["Di Wu", "Ganesh Venkataraman", "Jiang Hu", "Quiyang Li", "Rabi N. Mahapatra"], "https://doi.org/10.1109/ICCAD.2005.1560100", "iccad", 2005], ["Practical techniques to reduce skew and its variations in buffered clock networks", ["Ganesh Venkataraman", "Nikhil Jayakumar", "Jiang Hu", "Peng Li", "Sunil P. Khatri", "Anand Rajaram", "Patrick McGuinness", "Charles J. Alpert"], "https://doi.org/10.1109/ICCAD.2005.1560135", "iccad", 2005]], "Jiang Hu": [0, ["DiCER: distributed and cost-effective redundancy for variation tolerance", ["Di Wu", "Ganesh Venkataraman", "Jiang Hu", "Quiyang Li", "Rabi N. Mahapatra"], "https://doi.org/10.1109/ICCAD.2005.1560100", "iccad", 2005], ["Practical techniques to reduce skew and its variations in buffered clock networks", ["Ganesh Venkataraman", "Nikhil Jayakumar", "Jiang Hu", "Peng Li", "Sunil P. Khatri", "Anand Rajaram", "Patrick McGuinness", "Charles J. Alpert"], "https://doi.org/10.1109/ICCAD.2005.1560135", "iccad", 2005]], "Quiyang Li": [0, ["DiCER: distributed and cost-effective redundancy for variation tolerance", ["Di Wu", "Ganesh Venkataraman", "Jiang Hu", "Quiyang Li", "Rabi N. Mahapatra"], "https://doi.org/10.1109/ICCAD.2005.1560100", "iccad", 2005]], "Rabi N. Mahapatra": [0, ["DiCER: distributed and cost-effective redundancy for variation tolerance", ["Di Wu", "Ganesh Venkataraman", "Jiang Hu", "Quiyang Li", "Rabi N. Mahapatra"], "https://doi.org/10.1109/ICCAD.2005.1560100", "iccad", 2005]], "Yasumasa Tsukamoto": [0, ["Worst-case analysis to obtain stable read/write DC margin of high density 6T-SRAM-array with local Vth variability", ["Yasumasa Tsukamoto", "Koji Nii", "Susumu Imaoka", "Yuji Oda", "Shigeki Ohbayashi", "Tomoaki Yoshizawa", "Hiroshi Makino", "Koichiro Ishibashi", "Hirofumi Shinohara"], "https://doi.org/10.1109/ICCAD.2005.1560101", "iccad", 2005]], "Koji Nii": [0, ["Worst-case analysis to obtain stable read/write DC margin of high density 6T-SRAM-array with local Vth variability", ["Yasumasa Tsukamoto", "Koji Nii", "Susumu Imaoka", "Yuji Oda", "Shigeki Ohbayashi", "Tomoaki Yoshizawa", "Hiroshi Makino", "Koichiro Ishibashi", "Hirofumi Shinohara"], "https://doi.org/10.1109/ICCAD.2005.1560101", "iccad", 2005]], "Susumu Imaoka": [0, ["Worst-case analysis to obtain stable read/write DC margin of high density 6T-SRAM-array with local Vth variability", ["Yasumasa Tsukamoto", "Koji Nii", "Susumu Imaoka", "Yuji Oda", "Shigeki Ohbayashi", "Tomoaki Yoshizawa", "Hiroshi Makino", "Koichiro Ishibashi", "Hirofumi Shinohara"], "https://doi.org/10.1109/ICCAD.2005.1560101", "iccad", 2005]], "Yuji Oda": [0, ["Worst-case analysis to obtain stable read/write DC margin of high density 6T-SRAM-array with local Vth variability", ["Yasumasa Tsukamoto", "Koji Nii", "Susumu Imaoka", "Yuji Oda", "Shigeki Ohbayashi", "Tomoaki Yoshizawa", "Hiroshi Makino", "Koichiro Ishibashi", "Hirofumi Shinohara"], "https://doi.org/10.1109/ICCAD.2005.1560101", "iccad", 2005]], "Shigeki Ohbayashi": [0, ["Worst-case analysis to obtain stable read/write DC margin of high density 6T-SRAM-array with local Vth variability", ["Yasumasa Tsukamoto", "Koji Nii", "Susumu Imaoka", "Yuji Oda", "Shigeki Ohbayashi", "Tomoaki Yoshizawa", "Hiroshi Makino", "Koichiro Ishibashi", "Hirofumi Shinohara"], "https://doi.org/10.1109/ICCAD.2005.1560101", "iccad", 2005]], "Tomoaki Yoshizawa": [0, ["Worst-case analysis to obtain stable read/write DC margin of high density 6T-SRAM-array with local Vth variability", ["Yasumasa Tsukamoto", "Koji Nii", "Susumu Imaoka", "Yuji Oda", "Shigeki Ohbayashi", "Tomoaki Yoshizawa", "Hiroshi Makino", "Koichiro Ishibashi", "Hirofumi Shinohara"], "https://doi.org/10.1109/ICCAD.2005.1560101", "iccad", 2005]], "Hiroshi Makino": [0, ["Worst-case analysis to obtain stable read/write DC margin of high density 6T-SRAM-array with local Vth variability", ["Yasumasa Tsukamoto", "Koji Nii", "Susumu Imaoka", "Yuji Oda", "Shigeki Ohbayashi", "Tomoaki Yoshizawa", "Hiroshi Makino", "Koichiro Ishibashi", "Hirofumi Shinohara"], "https://doi.org/10.1109/ICCAD.2005.1560101", "iccad", 2005]], "Koichiro Ishibashi": [0, ["Worst-case analysis to obtain stable read/write DC margin of high density 6T-SRAM-array with local Vth variability", ["Yasumasa Tsukamoto", "Koji Nii", "Susumu Imaoka", "Yuji Oda", "Shigeki Ohbayashi", "Tomoaki Yoshizawa", "Hiroshi Makino", "Koichiro Ishibashi", "Hirofumi Shinohara"], "https://doi.org/10.1109/ICCAD.2005.1560101", "iccad", 2005]], "Hirofumi Shinohara": [0, ["Worst-case analysis to obtain stable read/write DC margin of high density 6T-SRAM-array with local Vth variability", ["Yasumasa Tsukamoto", "Koji Nii", "Susumu Imaoka", "Yuji Oda", "Shigeki Ohbayashi", "Tomoaki Yoshizawa", "Hiroshi Makino", "Koichiro Ishibashi", "Hirofumi Shinohara"], "https://doi.org/10.1109/ICCAD.2005.1560101", "iccad", 2005]], "Suwen Yang": [0.004442754783667624, ["Noise margin analysis for dynamic logic circuits", ["Suwen Yang", "Mark R. Greenstreet"], "https://doi.org/10.1109/ICCAD.2005.1560102", "iccad", 2005]], "Mark R. Greenstreet": [0, ["Noise margin analysis for dynamic logic circuits", ["Suwen Yang", "Mark R. Greenstreet"], "https://doi.org/10.1109/ICCAD.2005.1560102", "iccad", 2005]], "Fernando De Bernardinis": [0, ["Efficient analog platform characterization through analog constraint graphs", ["Fernando De Bernardinis", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2005.1560104", "iccad", 2005]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Efficient analog platform characterization through analog constraint graphs", ["Fernando De Bernardinis", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.2005.1560104", "iccad", 2005]], "Xin Li": [0, ["Performance-centering optimization for system-level analog design exploration", ["Xin Li", "Jian Wang", "Lawrence T. Pileggi", "Tun-Shih Chen", "Wanju Chiang"], "https://doi.org/10.1109/ICCAD.2005.1560105", "iccad", 2005], ["Projection-based performance modeling for inter/intra-die variations", ["Xin Li", "Jiayong Le", "Lawrence T. Pileggi", "Andrzej J. Strojwas"], "https://doi.org/10.1109/ICCAD.2005.1560160", "iccad", 2005], ["Parameterized interconnect order reduction with explicit-and-implicit multi-parameter moment matching for inter/intra-die variations", ["Xin Li", "Peng Li", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2005.1560174", "iccad", 2005], ["Defining statistical sensitivity for timing optimization of logic circuits with large-scale process and environmental variations", ["Xin Li", "Jiayong Le", "Mustafa Celik", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2005.1560180", "iccad", 2005]], "Jian Wang": [0.40413545072078705, ["Performance-centering optimization for system-level analog design exploration", ["Xin Li", "Jian Wang", "Lawrence T. Pileggi", "Tun-Shih Chen", "Wanju Chiang"], "https://doi.org/10.1109/ICCAD.2005.1560105", "iccad", 2005]], "Lawrence T. Pileggi": [0, ["Performance-centering optimization for system-level analog design exploration", ["Xin Li", "Jian Wang", "Lawrence T. Pileggi", "Tun-Shih Chen", "Wanju Chiang"], "https://doi.org/10.1109/ICCAD.2005.1560105", "iccad", 2005], ["Projection-based performance modeling for inter/intra-die variations", ["Xin Li", "Jiayong Le", "Lawrence T. Pileggi", "Andrzej J. Strojwas"], "https://doi.org/10.1109/ICCAD.2005.1560160", "iccad", 2005], ["Parameterized interconnect order reduction with explicit-and-implicit multi-parameter moment matching for inter/intra-die variations", ["Xin Li", "Peng Li", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2005.1560174", "iccad", 2005], ["Defining statistical sensitivity for timing optimization of logic circuits with large-scale process and environmental variations", ["Xin Li", "Jiayong Le", "Mustafa Celik", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2005.1560180", "iccad", 2005]], "Tun-Shih Chen": [0, ["Performance-centering optimization for system-level analog design exploration", ["Xin Li", "Jian Wang", "Lawrence T. Pileggi", "Tun-Shih Chen", "Wanju Chiang"], "https://doi.org/10.1109/ICCAD.2005.1560105", "iccad", 2005]], "Wanju Chiang": [0, ["Performance-centering optimization for system-level analog design exploration", ["Xin Li", "Jian Wang", "Lawrence T. Pileggi", "Tun-Shih Chen", "Wanju Chiang"], "https://doi.org/10.1109/ICCAD.2005.1560105", "iccad", 2005]], "Anuradha Agarwal": [0, ["Hierarchical performance macromodels of feasible regions for synthesis of analog and RF circuits", ["Anuradha Agarwal", "Ranga Vemuri"], "https://doi.org/10.1109/ICCAD.2005.1560106", "iccad", 2005]], "Ranga Vemuri": [0, ["Hierarchical performance macromodels of feasible regions for synthesis of analog and RF circuits", ["Anuradha Agarwal", "Ranga Vemuri"], "https://doi.org/10.1109/ICCAD.2005.1560106", "iccad", 2005]], "Ravishankar Rao": [0, ["Battery optimization vs energy optimization: which to choose and when?", ["Ravishankar Rao", "Sarma B. K. Vrudhula"], "https://doi.org/10.1109/ICCAD.2005.1560108", "iccad", 2005]], "Sarma B. K. Vrudhula": [0, ["Battery optimization vs energy optimization: which to choose and when?", ["Ravishankar Rao", "Sarma B. K. Vrudhula"], "https://doi.org/10.1109/ICCAD.2005.1560108", "iccad", 2005], ["Formalizing designer's preferences for multiattribute optimization with application to leakage-delay tradeoffs", ["Sarvesh Bhardwaj", "Sarma B. K. Vrudhula"], "https://doi.org/10.1109/ICCAD.2005.1560158", "iccad", 2005]], "Bren Mochocki": [0, ["Dynamic voltage scaling for the schedulability of jitter-constrained real-time embedded systems", ["Bren Mochocki", "Razvan Racu", "Rolf Ernst"], "https://doi.org/10.1109/ICCAD.2005.1560109", "iccad", 2005]], "Razvan Racu": [0, ["Dynamic voltage scaling for the schedulability of jitter-constrained real-time embedded systems", ["Bren Mochocki", "Razvan Racu", "Rolf Ernst"], "https://doi.org/10.1109/ICCAD.2005.1560109", "iccad", 2005]], "Rolf Ernst": [0, ["Dynamic voltage scaling for the schedulability of jitter-constrained real-time embedded systems", ["Bren Mochocki", "Razvan Racu", "Rolf Ernst"], "https://doi.org/10.1109/ICCAD.2005.1560109", "iccad", 2005]], "Jaewon Seo": [0.8390696942806244, ["Optimal integration of inter-task and intra-task dynamic voltage scaling techniques for hard real-time applications", ["Jaewon Seo", "Taewhan Kim", "Nikil D. Dutt"], "https://doi.org/10.1109/ICCAD.2005.1560110", "iccad", 2005]], "Taewhan Kim": [1, ["Optimal integration of inter-task and intra-task dynamic voltage scaling techniques for hard real-time applications", ["Jaewon Seo", "Taewhan Kim", "Nikil D. Dutt"], "https://doi.org/10.1109/ICCAD.2005.1560110", "iccad", 2005]], "Nikil D. Dutt": [0, ["Optimal integration of inter-task and intra-task dynamic voltage scaling techniques for hard real-time applications", ["Jaewon Seo", "Taewhan Kim", "Nikil D. Dutt"], "https://doi.org/10.1109/ICCAD.2005.1560110", "iccad", 2005]], "Feihui Li": [0, ["Compiler-directed voltage scaling on communication links for reducing power consumption", ["Feihui Li", "Guilin Chen", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ICCAD.2005.1560111", "iccad", 2005], ["Improving scratch-pad memory reliability through compiler-guided data block duplication", ["Feihui Li", "Guilin Chen", "Mahmut T. Kandemir", "Ibrahim Kolcu"], "https://doi.org/10.1109/ICCAD.2005.1560208", "iccad", 2005]], "Tamal Mukherjee": [0, ["Design automation issues for biofluidic microchips", ["Tamal Mukherjee"], "https://doi.org/10.1109/ICCAD.2005.1560113", "iccad", 2005]], "Paul W. K. Rothemund": [0, ["Design of DNA origami", ["Paul W. K. Rothemund"], "https://doi.org/10.1109/ICCAD.2005.1560114", "iccad", 2005]], "Elena Dubrova": [0, ["Kauffman networks: analysis and applications", ["Elena Dubrova", "Maxim Teslenko", "Andres Martinelli"], "https://doi.org/10.1109/ICCAD.2005.1560115", "iccad", 2005]], "Maxim Teslenko": [0, ["Kauffman networks: analysis and applications", ["Elena Dubrova", "Maxim Teslenko", "Andres Martinelli"], "https://doi.org/10.1109/ICCAD.2005.1560115", "iccad", 2005]], "Andres Martinelli": [0, ["Kauffman networks: analysis and applications", ["Elena Dubrova", "Maxim Teslenko", "Andres Martinelli"], "https://doi.org/10.1109/ICCAD.2005.1560115", "iccad", 2005]], "Bradley N. Bond": [0, ["Parameterized model order reduction of nonlinear dynamical systems", ["Bradley N. Bond", "Luca Daniel"], "https://doi.org/10.1109/ICCAD.2005.1560117", "iccad", 2005]], "Luca Daniel": [0, ["Parameterized model order reduction of nonlinear dynamical systems", ["Bradley N. Bond", "Luca Daniel"], "https://doi.org/10.1109/ICCAD.2005.1560117", "iccad", 2005]], "Bo Hu": [0, ["Fast-yet-accurate PVT simulation by combined direct and iterative methods", ["Bo Hu", "C.-J. Richard Shi"], "https://doi.org/10.1109/ICCAD.2005.1560118", "iccad", 2005]], "C.-J. Richard Shi": [0, ["Fast-yet-accurate PVT simulation by combined direct and iterative methods", ["Bo Hu", "C.-J. Richard Shi"], "https://doi.org/10.1109/ICCAD.2005.1560118", "iccad", 2005]], "Arthur Nieuwoudt": [0, ["Robust automated synthesis methodology for integrated spiral inductors with variability", ["Arthur Nieuwoudt", "Yehia Massoud"], "https://doi.org/10.1109/ICCAD.2005.1560119", "iccad", 2005]], "Yehia Massoud": [0, ["Robust automated synthesis methodology for integrated spiral inductors with variability", ["Arthur Nieuwoudt", "Yehia Massoud"], "https://doi.org/10.1109/ICCAD.2005.1560119", "iccad", 2005], ["Reducing pessimism in RLC delay estimation using an accurate analytical frequency dependent model for inductance", ["Mosin Mondal", "Yehia Massoud"], "https://doi.org/10.1109/ICCAD.2005.1560154", "iccad", 2005]], "Murari Mani": [0, ["Statistical technology mapping for parametric yield", ["Ashish Kumar Singh", "Murari Mani", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2005.1560121", "iccad", 2005]], "Michael Orshansky": [0, ["Statistical technology mapping for parametric yield", ["Ashish Kumar Singh", "Murari Mani", "Michael Orshansky"], "https://doi.org/10.1109/ICCAD.2005.1560121", "iccad", 2005]], "Satrajit Chatterjee": [0, ["Reducing structural bias in technology mapping", ["Satrajit Chatterjee", "Alan Mishchenko", "Robert K. Brayton", "Xinning Wang", "Timothy Kam"], "https://doi.org/10.1109/ICCAD.2005.1560122", "iccad", 2005]], "Alan Mishchenko": [0, ["Reducing structural bias in technology mapping", ["Satrajit Chatterjee", "Alan Mishchenko", "Robert K. Brayton", "Xinning Wang", "Timothy Kam"], "https://doi.org/10.1109/ICCAD.2005.1560122", "iccad", 2005]], "Xinning Wang": [1.1052880211082083e-07, ["Reducing structural bias in technology mapping", ["Satrajit Chatterjee", "Alan Mishchenko", "Robert K. Brayton", "Xinning Wang", "Timothy Kam"], "https://doi.org/10.1109/ICCAD.2005.1560122", "iccad", 2005]], "Timothy Kam": [0, ["Reducing structural bias in technology mapping", ["Satrajit Chatterjee", "Alan Mishchenko", "Robert K. Brayton", "Xinning Wang", "Timothy Kam"], "https://doi.org/10.1109/ICCAD.2005.1560122", "iccad", 2005]], "Shuo Zhou": [0, ["Improving the efficiency of static timing analysis with false paths", ["Shuo Zhou", "Bo Yao", "Hongyu Chen", "Yi Zhu", "Chung-Kuan Cheng", "Michael D. Hutton", "Truman Collins", "Sridhar Srinivasan", "Nan-Chi Chou", "Peter Suaris"], "https://doi.org/10.1109/ICCAD.2005.1560123", "iccad", 2005]], "Bo Yao": [0, ["Improving the efficiency of static timing analysis with false paths", ["Shuo Zhou", "Bo Yao", "Hongyu Chen", "Yi Zhu", "Chung-Kuan Cheng", "Michael D. Hutton", "Truman Collins", "Sridhar Srinivasan", "Nan-Chi Chou", "Peter Suaris"], "https://doi.org/10.1109/ICCAD.2005.1560123", "iccad", 2005]], "Hongyu Chen": [0, ["Improving the efficiency of static timing analysis with false paths", ["Shuo Zhou", "Bo Yao", "Hongyu Chen", "Yi Zhu", "Chung-Kuan Cheng", "Michael D. Hutton", "Truman Collins", "Sridhar Srinivasan", "Nan-Chi Chou", "Peter Suaris"], "https://doi.org/10.1109/ICCAD.2005.1560123", "iccad", 2005], ["A sliding window scheme for accurate clock mesh analysis", ["Hongyu Chen", "Chao-Yang Yeh", "Gustavo R. Wilke", "Subodh M. Reddy", "Hoa-van Nguyen", "William W. Walker", "Rajeev Murgai"], "https://doi.org/10.1109/ICCAD.2005.1560197", "iccad", 2005]], "Yi Zhu": [0, ["Improving the efficiency of static timing analysis with false paths", ["Shuo Zhou", "Bo Yao", "Hongyu Chen", "Yi Zhu", "Chung-Kuan Cheng", "Michael D. Hutton", "Truman Collins", "Sridhar Srinivasan", "Nan-Chi Chou", "Peter Suaris"], "https://doi.org/10.1109/ICCAD.2005.1560123", "iccad", 2005]], "Chung-Kuan Cheng": [0, ["Improving the efficiency of static timing analysis with false paths", ["Shuo Zhou", "Bo Yao", "Hongyu Chen", "Yi Zhu", "Chung-Kuan Cheng", "Michael D. Hutton", "Truman Collins", "Sridhar Srinivasan", "Nan-Chi Chou", "Peter Suaris"], "https://doi.org/10.1109/ICCAD.2005.1560123", "iccad", 2005]], "Michael D. Hutton": [0, ["Improving the efficiency of static timing analysis with false paths", ["Shuo Zhou", "Bo Yao", "Hongyu Chen", "Yi Zhu", "Chung-Kuan Cheng", "Michael D. Hutton", "Truman Collins", "Sridhar Srinivasan", "Nan-Chi Chou", "Peter Suaris"], "https://doi.org/10.1109/ICCAD.2005.1560123", "iccad", 2005]], "Truman Collins": [0, ["Improving the efficiency of static timing analysis with false paths", ["Shuo Zhou", "Bo Yao", "Hongyu Chen", "Yi Zhu", "Chung-Kuan Cheng", "Michael D. Hutton", "Truman Collins", "Sridhar Srinivasan", "Nan-Chi Chou", "Peter Suaris"], "https://doi.org/10.1109/ICCAD.2005.1560123", "iccad", 2005]], "Sridhar Srinivasan": [0, ["Improving the efficiency of static timing analysis with false paths", ["Shuo Zhou", "Bo Yao", "Hongyu Chen", "Yi Zhu", "Chung-Kuan Cheng", "Michael D. Hutton", "Truman Collins", "Sridhar Srinivasan", "Nan-Chi Chou", "Peter Suaris"], "https://doi.org/10.1109/ICCAD.2005.1560123", "iccad", 2005]], "Nan-Chi Chou": [0, ["Improving the efficiency of static timing analysis with false paths", ["Shuo Zhou", "Bo Yao", "Hongyu Chen", "Yi Zhu", "Chung-Kuan Cheng", "Michael D. Hutton", "Truman Collins", "Sridhar Srinivasan", "Nan-Chi Chou", "Peter Suaris"], "https://doi.org/10.1109/ICCAD.2005.1560123", "iccad", 2005]], "Peter Suaris": [0, ["Improving the efficiency of static timing analysis with false paths", ["Shuo Zhou", "Bo Yao", "Hongyu Chen", "Yi Zhu", "Chung-Kuan Cheng", "Michael D. Hutton", "Truman Collins", "Sridhar Srinivasan", "Nan-Chi Chou", "Peter Suaris"], "https://doi.org/10.1109/ICCAD.2005.1560123", "iccad", 2005], ["Total power-optimal pipelining and parallel processing under process variations in nanometer technology", ["Peter Suaris", "Taeho Kgil", "Keith A. Bowman", "Vivek De", "Trevor N. Mudge"], "https://doi.org/10.1109/ICCAD.2005.1560125", "iccad", 2005]], "Taeho Kgil": [0, ["Total power-optimal pipelining and parallel processing under process variations in nanometer technology", ["Peter Suaris", "Taeho Kgil", "Keith A. Bowman", "Vivek De", "Trevor N. Mudge"], "https://doi.org/10.1109/ICCAD.2005.1560125", "iccad", 2005]], "Keith A. Bowman": [0, ["Total power-optimal pipelining and parallel processing under process variations in nanometer technology", ["Peter Suaris", "Taeho Kgil", "Keith A. Bowman", "Vivek De", "Trevor N. Mudge"], "https://doi.org/10.1109/ICCAD.2005.1560125", "iccad", 2005]], "Vivek De": [0, ["Total power-optimal pipelining and parallel processing under process variations in nanometer technology", ["Peter Suaris", "Taeho Kgil", "Keith A. Bowman", "Vivek De", "Trevor N. Mudge"], "https://doi.org/10.1109/ICCAD.2005.1560125", "iccad", 2005], ["Serial-link bus: a low-power on-chip bus architecture", ["Maged Ghoneima", "Yehea I. Ismail", "Muhammad M. Khellah", "James Tschanz", "Vivek De"], "https://doi.org/10.1109/ICCAD.2005.1560126", "iccad", 2005]], "Trevor N. Mudge": [0, ["Total power-optimal pipelining and parallel processing under process variations in nanometer technology", ["Peter Suaris", "Taeho Kgil", "Keith A. Bowman", "Vivek De", "Trevor N. Mudge"], "https://doi.org/10.1109/ICCAD.2005.1560125", "iccad", 2005]], "Maged Ghoneima": [0, ["Serial-link bus: a low-power on-chip bus architecture", ["Maged Ghoneima", "Yehea I. Ismail", "Muhammad M. Khellah", "James Tschanz", "Vivek De"], "https://doi.org/10.1109/ICCAD.2005.1560126", "iccad", 2005]], "Yehea I. Ismail": [0, ["Serial-link bus: a low-power on-chip bus architecture", ["Maged Ghoneima", "Yehea I. Ismail", "Muhammad M. Khellah", "James Tschanz", "Vivek De"], "https://doi.org/10.1109/ICCAD.2005.1560126", "iccad", 2005], ["Expanding the frequency range of AWE via time shifting", ["Ahmed M. Shebaita", "Chirayu S. Amin", "Florentin Dartu", "Yehea I. Ismail"], "https://doi.org/10.1109/ICCAD.2005.1560196", "iccad", 2005]], "Muhammad M. Khellah": [0, ["Serial-link bus: a low-power on-chip bus architecture", ["Maged Ghoneima", "Yehea I. Ismail", "Muhammad M. Khellah", "James Tschanz", "Vivek De"], "https://doi.org/10.1109/ICCAD.2005.1560126", "iccad", 2005]], "James Tschanz": [0, ["Serial-link bus: a low-power on-chip bus architecture", ["Maged Ghoneima", "Yehea I. Ismail", "Muhammad M. Khellah", "James Tschanz", "Vivek De"], "https://doi.org/10.1109/ICCAD.2005.1560126", "iccad", 2005]], "Greg Stiff": [0, ["New decompilation techniques for binary-level co-processor generation", ["Greg Stiff", "Frank Vahid"], "https://doi.org/10.1109/ICCAD.2005.1560127", "iccad", 2005]], "Frank Vahid": [0, ["New decompilation techniques for binary-level co-processor generation", ["Greg Stiff", "Frank Vahid"], "https://doi.org/10.1109/ICCAD.2005.1560127", "iccad", 2005]], "Tamas Roska": [0, ["Cellular wave computers and CNN technology - a SoC architecture with xK processors and sensor arrays", ["Tamas Roska"], "https://doi.org/10.1109/ICCAD.2005.1560129", "iccad", 2005]], "Amitabh Chaudhary": [0, ["Eliminating wire crossings for molecular quantum-dot cellular automata implementation", ["Amitabh Chaudhary", "Danny Z. Chen", "Kevin Whitton", "Michael T. Niemier", "Ramprasad Ravichandran"], "https://doi.org/10.1109/ICCAD.2005.1560130", "iccad", 2005]], "Danny Z. Chen": [0, ["Eliminating wire crossings for molecular quantum-dot cellular automata implementation", ["Amitabh Chaudhary", "Danny Z. Chen", "Kevin Whitton", "Michael T. Niemier", "Ramprasad Ravichandran"], "https://doi.org/10.1109/ICCAD.2005.1560130", "iccad", 2005]], "Kevin Whitton": [0, ["Eliminating wire crossings for molecular quantum-dot cellular automata implementation", ["Amitabh Chaudhary", "Danny Z. Chen", "Kevin Whitton", "Michael T. Niemier", "Ramprasad Ravichandran"], "https://doi.org/10.1109/ICCAD.2005.1560130", "iccad", 2005]], "Michael T. Niemier": [0, ["Eliminating wire crossings for molecular quantum-dot cellular automata implementation", ["Amitabh Chaudhary", "Danny Z. Chen", "Kevin Whitton", "Michael T. Niemier", "Ramprasad Ravichandran"], "https://doi.org/10.1109/ICCAD.2005.1560130", "iccad", 2005]], "Ramprasad Ravichandran": [0, ["Eliminating wire crossings for molecular quantum-dot cellular automata implementation", ["Amitabh Chaudhary", "Danny Z. Chen", "Kevin Whitton", "Michael T. Niemier", "Ramprasad Ravichandran"], "https://doi.org/10.1109/ICCAD.2005.1560130", "iccad", 2005]], "Jeng-Liang Tsai": [0, ["Statistical timing analysis driven post-silicon-tunable clock-tree synthesis", ["Jeng-Liang Tsai", "Lizheng Zhang"], "https://doi.org/10.1109/ICCAD.2005.1560132", "iccad", 2005]], "Lizheng Zhang": [0, ["Statistical timing analysis driven post-silicon-tunable clock-tree synthesis", ["Jeng-Liang Tsai", "Lizheng Zhang"], "https://doi.org/10.1109/ICCAD.2005.1560132", "iccad", 2005]], "Minsik Cho": [0.5392245203256607, ["TACO: temperature aware clock-tree optimization", ["Minsik Cho", "Suhail Ahmed", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2005.1560133", "iccad", 2005]], "Suhail Ahmed": [0, ["TACO: temperature aware clock-tree optimization", ["Minsik Cho", "Suhail Ahmed", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2005.1560133", "iccad", 2005]], "David Z. Pan": [0, ["TACO: temperature aware clock-tree optimization", ["Minsik Cho", "Suhail Ahmed", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2005.1560133", "iccad", 2005]], "Wai-Ching Douglas Lam": [0, ["Statistical based link insertion for robust clock network design", ["Wai-Ching Douglas Lam", "Jitesh Jain", "Cheng-Kok Koh", "Venkataramanan Balakrishnan", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2005.1560134", "iccad", 2005]], "Jitesh Jain": [0, ["Statistical based link insertion for robust clock network design", ["Wai-Ching Douglas Lam", "Jitesh Jain", "Cheng-Kok Koh", "Venkataramanan Balakrishnan", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2005.1560134", "iccad", 2005]], "Cheng-Kok Koh": [0.0002752652144408785, ["Statistical based link insertion for robust clock network design", ["Wai-Ching Douglas Lam", "Jitesh Jain", "Cheng-Kok Koh", "Venkataramanan Balakrishnan", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2005.1560134", "iccad", 2005]], "Venkataramanan Balakrishnan": [0, ["Statistical based link insertion for robust clock network design", ["Wai-Ching Douglas Lam", "Jitesh Jain", "Cheng-Kok Koh", "Venkataramanan Balakrishnan", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2005.1560134", "iccad", 2005], ["Fast balanced stochastic truncation via a quadratic extension of the alternating direction implicit iteration", ["Ngai Wong", "Venkataramanan Balakrishnan"], "https://doi.org/10.1109/ICCAD.2005.1560173", "iccad", 2005]], "Yiran Chen": [0, ["Statistical based link insertion for robust clock network design", ["Wai-Ching Douglas Lam", "Jitesh Jain", "Cheng-Kok Koh", "Venkataramanan Balakrishnan", "Yiran Chen"], "https://doi.org/10.1109/ICCAD.2005.1560134", "iccad", 2005]], "Nikhil Jayakumar": [0, ["Practical techniques to reduce skew and its variations in buffered clock networks", ["Ganesh Venkataraman", "Nikhil Jayakumar", "Jiang Hu", "Peng Li", "Sunil P. Khatri", "Anand Rajaram", "Patrick McGuinness", "Charles J. Alpert"], "https://doi.org/10.1109/ICCAD.2005.1560135", "iccad", 2005]], "Peng Li": [0, ["Practical techniques to reduce skew and its variations in buffered clock networks", ["Ganesh Venkataraman", "Nikhil Jayakumar", "Jiang Hu", "Peng Li", "Sunil P. Khatri", "Anand Rajaram", "Patrick McGuinness", "Charles J. Alpert"], "https://doi.org/10.1109/ICCAD.2005.1560135", "iccad", 2005], ["Variational analysis of large power grids by exploring statistical sampling sharing and spatial locality", ["Peng Li"], "https://doi.org/10.1109/ICCAD.2005.1560146", "iccad", 2005], ["Parameterized interconnect order reduction with explicit-and-implicit multi-parameter moment matching for inter/intra-die variations", ["Xin Li", "Peng Li", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2005.1560174", "iccad", 2005]], "Sunil P. Khatri": [0, ["Practical techniques to reduce skew and its variations in buffered clock networks", ["Ganesh Venkataraman", "Nikhil Jayakumar", "Jiang Hu", "Peng Li", "Sunil P. Khatri", "Anand Rajaram", "Patrick McGuinness", "Charles J. Alpert"], "https://doi.org/10.1109/ICCAD.2005.1560135", "iccad", 2005]], "Anand Rajaram": [0, ["Practical techniques to reduce skew and its variations in buffered clock networks", ["Ganesh Venkataraman", "Nikhil Jayakumar", "Jiang Hu", "Peng Li", "Sunil P. Khatri", "Anand Rajaram", "Patrick McGuinness", "Charles J. Alpert"], "https://doi.org/10.1109/ICCAD.2005.1560135", "iccad", 2005]], "Patrick McGuinness": [0, ["Practical techniques to reduce skew and its variations in buffered clock networks", ["Ganesh Venkataraman", "Nikhil Jayakumar", "Jiang Hu", "Peng Li", "Sunil P. Khatri", "Anand Rajaram", "Patrick McGuinness", "Charles J. Alpert"], "https://doi.org/10.1109/ICCAD.2005.1560135", "iccad", 2005]], "Ting Mei": [0, ["An efficient and robust technique for tracking amplitude and frequency envelopes in oscillators", ["Ting Mei", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2005.1560137", "iccad", 2005], ["Oscillator-AC: restoring rigour to linearized small-signal analysis of oscillators", ["Ting Mei", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2005.1560138", "iccad", 2005], ["A multi-harmonic probe technique for computing oscillator steady states", ["Kapil D. Boianapally", "Ting Mei", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2005.1560139", "iccad", 2005]], "Jaijeet S. Roychowdhury": [0, ["An efficient and robust technique for tracking amplitude and frequency envelopes in oscillators", ["Ting Mei", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2005.1560137", "iccad", 2005], ["Oscillator-AC: restoring rigour to linearized small-signal analysis of oscillators", ["Ting Mei", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2005.1560138", "iccad", 2005], ["A multi-harmonic probe technique for computing oscillator steady states", ["Kapil D. Boianapally", "Ting Mei", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2005.1560139", "iccad", 2005]], "Kapil D. Boianapally": [0, ["A multi-harmonic probe technique for computing oscillator steady states", ["Kapil D. Boianapally", "Ting Mei", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1109/ICCAD.2005.1560139", "iccad", 2005]], "Amit Mehrotra": [0, ["Steady-state analysis of voltage and current controlled oscillators", ["Amit Mehrotra", "Suihua Lu", "David C. Lee", "Amit Narayan"], "https://doi.org/10.1109/ICCAD.2005.1560141", "iccad", 2005]], "Suihua Lu": [0, ["Steady-state analysis of voltage and current controlled oscillators", ["Amit Mehrotra", "Suihua Lu", "David C. Lee", "Amit Narayan"], "https://doi.org/10.1109/ICCAD.2005.1560141", "iccad", 2005]], "David C. Lee": [2.5525283969818346e-10, ["Steady-state analysis of voltage and current controlled oscillators", ["Amit Mehrotra", "Suihua Lu", "David C. Lee", "Amit Narayan"], "https://doi.org/10.1109/ICCAD.2005.1560141", "iccad", 2005]], "Amit Narayan": [0, ["Steady-state analysis of voltage and current controlled oscillators", ["Amit Mehrotra", "Suihua Lu", "David C. Lee", "Amit Narayan"], "https://doi.org/10.1109/ICCAD.2005.1560141", "iccad", 2005]], "Chao-Yang Yeh": [0, ["Timing-aware power noise reduction in layout", ["Chao-Yang Yeh", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.2005.1560143", "iccad", 2005], ["A sliding window scheme for accurate clock mesh analysis", ["Hongyu Chen", "Chao-Yang Yeh", "Gustavo R. Wilke", "Subodh M. Reddy", "Hoa-van Nguyen", "William W. Walker", "Rajeev Murgai"], "https://doi.org/10.1109/ICCAD.2005.1560197", "iccad", 2005]], "Yong Zhan": [0, ["A high efficiency full-chip thermal simulation algorithm", ["Yong Zhan", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2005.1560144", "iccad", 2005]], "Sachin S. Sapatnekar": [0, ["A high efficiency full-chip thermal simulation algorithm", ["Yong Zhan", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2005.1560144", "iccad", 2005], ["A hybrid linear equation solver and its application in quadratic placement", ["Haifeng Qian", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2005.1560190", "iccad", 2005]], "Pu Liu": [0, ["Fast thermal simulation for architecture level dynamic thermal management", ["Pu Liu", "Zhenyu Qi", "Hang Li", "Lingling Jin", "Wei Wu", "Sheldon X.-D. Tan", "Jun Yang"], "https://doi.org/10.1109/ICCAD.2005.1560145", "iccad", 2005], ["An efficient method for terminal reduction of interconnect circuits considering delay variations", ["Pu Liu", "Sheldon X.-D. Tan", "Hang Li", "Zhenyu Qi", "Jun Kong", "Bruce McGaughy", "Lei He"], "https://doi.org/10.1109/ICCAD.2005.1560176", "iccad", 2005]], "Zhenyu Qi": [0, ["Fast thermal simulation for architecture level dynamic thermal management", ["Pu Liu", "Zhenyu Qi", "Hang Li", "Lingling Jin", "Wei Wu", "Sheldon X.-D. Tan", "Jun Yang"], "https://doi.org/10.1109/ICCAD.2005.1560145", "iccad", 2005], ["An efficient method for terminal reduction of interconnect circuits considering delay variations", ["Pu Liu", "Sheldon X.-D. Tan", "Hang Li", "Zhenyu Qi", "Jun Kong", "Bruce McGaughy", "Lei He"], "https://doi.org/10.1109/ICCAD.2005.1560176", "iccad", 2005]], "Hang Li": [0, ["Fast thermal simulation for architecture level dynamic thermal management", ["Pu Liu", "Zhenyu Qi", "Hang Li", "Lingling Jin", "Wei Wu", "Sheldon X.-D. Tan", "Jun Yang"], "https://doi.org/10.1109/ICCAD.2005.1560145", "iccad", 2005], ["An efficient method for terminal reduction of interconnect circuits considering delay variations", ["Pu Liu", "Sheldon X.-D. Tan", "Hang Li", "Zhenyu Qi", "Jun Kong", "Bruce McGaughy", "Lei He"], "https://doi.org/10.1109/ICCAD.2005.1560176", "iccad", 2005]], "Lingling Jin": [1.0347806986277241e-10, ["Fast thermal simulation for architecture level dynamic thermal management", ["Pu Liu", "Zhenyu Qi", "Hang Li", "Lingling Jin", "Wei Wu", "Sheldon X.-D. Tan", "Jun Yang"], "https://doi.org/10.1109/ICCAD.2005.1560145", "iccad", 2005]], "Wei Wu": [0.00018742437532637268, ["Fast thermal simulation for architecture level dynamic thermal management", ["Pu Liu", "Zhenyu Qi", "Hang Li", "Lingling Jin", "Wei Wu", "Sheldon X.-D. Tan", "Jun Yang"], "https://doi.org/10.1109/ICCAD.2005.1560145", "iccad", 2005]], "Sheldon X.-D. Tan": [0, ["Fast thermal simulation for architecture level dynamic thermal management", ["Pu Liu", "Zhenyu Qi", "Hang Li", "Lingling Jin", "Wei Wu", "Sheldon X.-D. Tan", "Jun Yang"], "https://doi.org/10.1109/ICCAD.2005.1560145", "iccad", 2005], ["An efficient method for terminal reduction of interconnect circuits considering delay variations", ["Pu Liu", "Sheldon X.-D. Tan", "Hang Li", "Zhenyu Qi", "Jun Kong", "Bruce McGaughy", "Lei He"], "https://doi.org/10.1109/ICCAD.2005.1560176", "iccad", 2005]], "Jun Yang": [0.07243982143700123, ["Fast thermal simulation for architecture level dynamic thermal management", ["Pu Liu", "Zhenyu Qi", "Hang Li", "Lingling Jin", "Wei Wu", "Sheldon X.-D. Tan", "Jun Yang"], "https://doi.org/10.1109/ICCAD.2005.1560145", "iccad", 2005]], "Seth Copen Goldstein": [0, ["The impact of the nanoscale on computing systems", ["Seth Copen Goldstein"], "https://doi.org/10.1109/ICCAD.2005.1560148", "iccad", 2005]], "Chris Dwyer": [0, ["Computer-aided design for DNA self-assembly: process and applications", ["Chris Dwyer"], "https://doi.org/10.1109/ICCAD.2005.1560149", "iccad", 2005]], "Mehdi Baradaran Tahoori": [0, ["A mapping algorithm for defect-tolerance of reconfigurable nano-architectures", ["Mehdi Baradaran Tahoori"], "https://doi.org/10.1109/ICCAD.2005.1560150", "iccad", 2005]], "Zhenhai Zhu": [0, ["FastSies: a fast stochastic integral equation solver for modeling the rough surface effect", ["Zhenhai Zhu", "Jacob K. White"], "https://doi.org/10.1109/ICCAD.2005.1560152", "iccad", 2005]], "Jacob K. White": [0, ["FastSies: a fast stochastic integral equation solver for modeling the rough surface effect", ["Zhenhai Zhu", "Jacob K. White"], "https://doi.org/10.1109/ICCAD.2005.1560152", "iccad", 2005], ["A more reliable reduction algorithm for behavioral model extraction", ["Dmitry Vasilyev", "Jacob K. White"], "https://doi.org/10.1109/ICCAD.2005.1560175", "iccad", 2005]], "Rong Jiang": [0, ["Efficient statistical capacitance variability modeling with orthogonal principle factor analysis", ["Rong Jiang", "Wenyin Fu", "Janet Meiling Wang", "Vince Lin", "Charlie Chung-Ping Chen"], "https://doi.org/10.1109/ICCAD.2005.1560153", "iccad", 2005]], "Wenyin Fu": [0, ["Efficient statistical capacitance variability modeling with orthogonal principle factor analysis", ["Rong Jiang", "Wenyin Fu", "Janet Meiling Wang", "Vince Lin", "Charlie Chung-Ping Chen"], "https://doi.org/10.1109/ICCAD.2005.1560153", "iccad", 2005]], "Janet Meiling Wang": [5.269102862359709e-12, ["Efficient statistical capacitance variability modeling with orthogonal principle factor analysis", ["Rong Jiang", "Wenyin Fu", "Janet Meiling Wang", "Vince Lin", "Charlie Chung-Ping Chen"], "https://doi.org/10.1109/ICCAD.2005.1560153", "iccad", 2005], ["System-level power and thermal modeling and analysis by orthogonal polynomial based response surface approach (OPRS)", ["Janet Meiling Wang", "Bharat Srinivas", "Dongsheng Ma", "Charlie Chung-Ping Chen", "Jun Li"], "https://doi.org/10.1109/ICCAD.2005.1560161", "iccad", 2005]], "Vince Lin": [0, ["Efficient statistical capacitance variability modeling with orthogonal principle factor analysis", ["Rong Jiang", "Wenyin Fu", "Janet Meiling Wang", "Vince Lin", "Charlie Chung-Ping Chen"], "https://doi.org/10.1109/ICCAD.2005.1560153", "iccad", 2005]], "Charlie Chung-Ping Chen": [0, ["Efficient statistical capacitance variability modeling with orthogonal principle factor analysis", ["Rong Jiang", "Wenyin Fu", "Janet Meiling Wang", "Vince Lin", "Charlie Chung-Ping Chen"], "https://doi.org/10.1109/ICCAD.2005.1560153", "iccad", 2005], ["System-level power and thermal modeling and analysis by orthogonal polynomial based response surface approach (OPRS)", ["Janet Meiling Wang", "Bharat Srinivas", "Dongsheng Ma", "Charlie Chung-Ping Chen", "Jun Li"], "https://doi.org/10.1109/ICCAD.2005.1560161", "iccad", 2005]], "Mosin Mondal": [0, ["Reducing pessimism in RLC delay estimation using an accurate analytical frequency dependent model for inductance", ["Mosin Mondal", "Yehia Massoud"], "https://doi.org/10.1109/ICCAD.2005.1560154", "iccad", 2005]], "Yaping Zhan": [0, ["Statistical critical path analysis considering correlations", ["Yaping Zhan", "Andrzej J. Strojwas", "Mahesh Sharma", "David Newmark"], "https://doi.org/10.1109/ICCAD.2005.1560156", "iccad", 2005]], "Andrzej J. Strojwas": [0, ["Statistical critical path analysis considering correlations", ["Yaping Zhan", "Andrzej J. Strojwas", "Mahesh Sharma", "David Newmark"], "https://doi.org/10.1109/ICCAD.2005.1560156", "iccad", 2005], ["Projection-based performance modeling for inter/intra-die variations", ["Xin Li", "Jiayong Le", "Lawrence T. Pileggi", "Andrzej J. Strojwas"], "https://doi.org/10.1109/ICCAD.2005.1560160", "iccad", 2005]], "Mahesh Sharma": [0, ["Statistical critical path analysis considering correlations", ["Yaping Zhan", "Andrzej J. Strojwas", "Mahesh Sharma", "David Newmark"], "https://doi.org/10.1109/ICCAD.2005.1560156", "iccad", 2005]], "David Newmark": [0, ["Statistical critical path analysis considering correlations", ["Yaping Zhan", "Andrzej J. Strojwas", "Mahesh Sharma", "David Newmark"], "https://doi.org/10.1109/ICCAD.2005.1560156", "iccad", 2005]], "Saumil Shah": [0, ["Discrete Vt assignment and gate sizing using a self-snapping continuous formulation", ["Saumil Shah", "Ashish Srivastava", "Dushyant Sharma", "Dennis Sylvester", "David T. Blaauw", "Vladimir Zolotov"], "https://doi.org/10.1109/ICCAD.2005.1560157", "iccad", 2005], ["Parametric yield maximization using gate sizing based on efficient statistical power and delay gradient computation", ["Kaviraj Chopra", "Saumil Shah", "Ashish Srivastava", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2005.1560212", "iccad", 2005]], "Ashish Srivastava": [0, ["Discrete Vt assignment and gate sizing using a self-snapping continuous formulation", ["Saumil Shah", "Ashish Srivastava", "Dushyant Sharma", "Dennis Sylvester", "David T. Blaauw", "Vladimir Zolotov"], "https://doi.org/10.1109/ICCAD.2005.1560157", "iccad", 2005], ["Parametric yield maximization using gate sizing based on efficient statistical power and delay gradient computation", ["Kaviraj Chopra", "Saumil Shah", "Ashish Srivastava", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2005.1560212", "iccad", 2005]], "Dushyant Sharma": [0, ["Discrete Vt assignment and gate sizing using a self-snapping continuous formulation", ["Saumil Shah", "Ashish Srivastava", "Dushyant Sharma", "Dennis Sylvester", "David T. Blaauw", "Vladimir Zolotov"], "https://doi.org/10.1109/ICCAD.2005.1560157", "iccad", 2005]], "Dennis Sylvester": [0, ["Discrete Vt assignment and gate sizing using a self-snapping continuous formulation", ["Saumil Shah", "Ashish Srivastava", "Dushyant Sharma", "Dennis Sylvester", "David T. Blaauw", "Vladimir Zolotov"], "https://doi.org/10.1109/ICCAD.2005.1560157", "iccad", 2005], ["Parametric yield maximization using gate sizing based on efficient statistical power and delay gradient computation", ["Kaviraj Chopra", "Saumil Shah", "Ashish Srivastava", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2005.1560212", "iccad", 2005]], "Vladimir Zolotov": [0, ["Discrete Vt assignment and gate sizing using a self-snapping continuous formulation", ["Saumil Shah", "Ashish Srivastava", "Dushyant Sharma", "Dennis Sylvester", "David T. Blaauw", "Vladimir Zolotov"], "https://doi.org/10.1109/ICCAD.2005.1560157", "iccad", 2005], ["Accurate delay computation for noisy waveform shapes", ["Amit Jain", "David T. Blaauw", "Vladimir Zolotov"], "https://doi.org/10.1109/ICCAD.2005.1560198", "iccad", 2005], ["Pessimism reduction in crosstalk noise aware STA", ["Murat R. Becer", "Vladimir Zolotov", "Rajendran Panda", "Amir Grinshpon", "Ilan Algor", "Rafi Levy", "Chanhee Oh"], "https://doi.org/10.1109/ICCAD.2005.1560199", "iccad", 2005], ["Gate sizing using incremental parameterized statistical timing analysis", ["Matthew R. Guthaus", "Natesan Venkateswaran", "Chandu Visweswariah", "Vladimir Zolotov"], "https://doi.org/10.1109/ICCAD.2005.1560213", "iccad", 2005]], "Sarvesh Bhardwaj": [0, ["Formalizing designer's preferences for multiattribute optimization with application to leakage-delay tradeoffs", ["Sarvesh Bhardwaj", "Sarma B. K. Vrudhula"], "https://doi.org/10.1109/ICCAD.2005.1560158", "iccad", 2005]], "Jiayong Le": [0, ["Projection-based performance modeling for inter/intra-die variations", ["Xin Li", "Jiayong Le", "Lawrence T. Pileggi", "Andrzej J. Strojwas"], "https://doi.org/10.1109/ICCAD.2005.1560160", "iccad", 2005], ["Defining statistical sensitivity for timing optimization of logic circuits with large-scale process and environmental variations", ["Xin Li", "Jiayong Le", "Mustafa Celik", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2005.1560180", "iccad", 2005]], "Bharat Srinivas": [0, ["System-level power and thermal modeling and analysis by orthogonal polynomial based response surface approach (OPRS)", ["Janet Meiling Wang", "Bharat Srinivas", "Dongsheng Ma", "Charlie Chung-Ping Chen", "Jun Li"], "https://doi.org/10.1109/ICCAD.2005.1560161", "iccad", 2005]], "Dongsheng Ma": [0, ["System-level power and thermal modeling and analysis by orthogonal polynomial based response surface approach (OPRS)", ["Janet Meiling Wang", "Bharat Srinivas", "Dongsheng Ma", "Charlie Chung-Ping Chen", "Jun Li"], "https://doi.org/10.1109/ICCAD.2005.1560161", "iccad", 2005]], "Jun Li": [0, ["System-level power and thermal modeling and analysis by orthogonal polynomial based response surface approach (OPRS)", ["Janet Meiling Wang", "Bharat Srinivas", "Dongsheng Ma", "Charlie Chung-Ping Chen", "Jun Li"], "https://doi.org/10.1109/ICCAD.2005.1560161", "iccad", 2005]], "Amit Agarwal": [0, ["Accurate estimation and modeling of total chip leakage considering inter- & intra-die process variations", ["Amit Agarwal", "Kunhyuk Kang", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2005.1560162", "iccad", 2005]], "Kunhyuk Kang": [0.9992233216762543, ["Accurate estimation and modeling of total chip leakage considering inter- & intra-die process variations", ["Amit Agarwal", "Kunhyuk Kang", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2005.1560162", "iccad", 2005]], "Yan Zhang": [0, ["Thermal via planning for 3-D ICs", ["Jason Cong", "Yan Zhang"], "https://doi.org/10.1109/ICCAD.2005.1560164", "iccad", 2005]], "Jia-Wei Fang": [0, ["A routing algorithm for flip-chip design", ["Jia-Wei Fang", "I-Jye Lin", "Ping-Hung Yuh", "Yao-Wen Chang", "Jyh-Herng Wang"], "https://doi.org/10.1109/ICCAD.2005.1560165", "iccad", 2005]], "I-Jye Lin": [0, ["A routing algorithm for flip-chip design", ["Jia-Wei Fang", "I-Jye Lin", "Ping-Hung Yuh", "Yao-Wen Chang", "Jyh-Herng Wang"], "https://doi.org/10.1109/ICCAD.2005.1560165", "iccad", 2005]], "Ping-Hung Yuh": [0, ["A routing algorithm for flip-chip design", ["Jia-Wei Fang", "I-Jye Lin", "Ping-Hung Yuh", "Yao-Wen Chang", "Jyh-Herng Wang"], "https://doi.org/10.1109/ICCAD.2005.1560165", "iccad", 2005]], "Jyh-Herng Wang": [1.7764369975026284e-09, ["A routing algorithm for flip-chip design", ["Jia-Wei Fang", "I-Jye Lin", "Ping-Hung Yuh", "Yao-Wen Chang", "Jyh-Herng Wang"], "https://doi.org/10.1109/ICCAD.2005.1560165", "iccad", 2005]], "Muhammet Mustafa Ozdal": [0, ["An escape routing framework for dense boards with high-speed design constraints", ["Muhammet Mustafa Ozdal", "Martin D. F. Wong", "Philip S. Honsinger"], "https://doi.org/10.1109/ICCAD.2005.1560166", "iccad", 2005], ["Optimal routing algorithms for pin clusters in high-density multichip modules", ["Muhammet Mustafa Ozdal", "Martin D. F. Wong", "Philip S. Honsinger"], "https://doi.org/10.1109/ICCAD.2005.1560167", "iccad", 2005]], "Philip S. Honsinger": [0, ["An escape routing framework for dense boards with high-speed design constraints", ["Muhammet Mustafa Ozdal", "Martin D. F. Wong", "Philip S. Honsinger"], "https://doi.org/10.1109/ICCAD.2005.1560166", "iccad", 2005], ["Optimal routing algorithms for pin clusters in high-density multichip modules", ["Muhammet Mustafa Ozdal", "Martin D. F. Wong", "Philip S. Honsinger"], "https://doi.org/10.1109/ICCAD.2005.1560167", "iccad", 2005]], "Aravind Vijayakumar": [0, ["Weighted control scheduling", ["Aravind Vijayakumar", "Forrest Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560169", "iccad", 2005]], "Daniel L. Rosenband": [0, ["Hardware synthesis from guarded atomic actions with performance specifications", ["Daniel L. Rosenband"], "https://doi.org/10.1109/ICCAD.2005.1560170", "iccad", 2005]], "Love Singhal": [0, ["Fast timing closure by interconnect criticality driven delay relaxation", ["Love Singhal", "Elaheh Bozorgzadeh"], "https://doi.org/10.1109/ICCAD.2005.1560171", "iccad", 2005]], "Elaheh Bozorgzadeh": [0, ["Fast timing closure by interconnect criticality driven delay relaxation", ["Love Singhal", "Elaheh Bozorgzadeh"], "https://doi.org/10.1109/ICCAD.2005.1560171", "iccad", 2005]], "Ngai Wong": [0, ["Fast balanced stochastic truncation via a quadratic extension of the alternating direction implicit iteration", ["Ngai Wong", "Venkataramanan Balakrishnan"], "https://doi.org/10.1109/ICCAD.2005.1560173", "iccad", 2005]], "Dmitry Vasilyev": [0, ["A more reliable reduction algorithm for behavioral model extraction", ["Dmitry Vasilyev", "Jacob K. White"], "https://doi.org/10.1109/ICCAD.2005.1560175", "iccad", 2005]], "Jun Kong": [0, ["An efficient method for terminal reduction of interconnect circuits considering delay variations", ["Pu Liu", "Sheldon X.-D. Tan", "Hang Li", "Zhenyu Qi", "Jun Kong", "Bruce McGaughy", "Lei He"], "https://doi.org/10.1109/ICCAD.2005.1560176", "iccad", 2005]], "Bruce McGaughy": [0, ["An efficient method for terminal reduction of interconnect circuits considering delay variations", ["Pu Liu", "Sheldon X.-D. Tan", "Hang Li", "Zhenyu Qi", "Jun Kong", "Bruce McGaughy", "Lei He"], "https://doi.org/10.1109/ICCAD.2005.1560176", "iccad", 2005]], "Khaled R. Heloue": [0, ["Statistical timing analysis with two-sided constraints", ["Khaled R. Heloue", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.2005.1560178", "iccad", 2005]], "Debjit Sinha": [0, ["A unified framework for statistical timing analysis with coupling and multiple input switching", ["Debjit Sinha", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2005.1560179", "iccad", 2005], ["Statistical gate sizing for timing yield optimization", ["Debjit Sinha", "Narendra V. Shenoy", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2005.1560214", "iccad", 2005]], "Mustafa Celik": [0, ["Defining statistical sensitivity for timing optimization of logic circuits with large-scale process and environmental variations", ["Xin Li", "Jiayong Le", "Mustafa Celik", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2005.1560180", "iccad", 2005]], "Panagiotis Manolios": [0, ["Verification of executable pipelined machines with bit-level interfaces", ["Panagiotis Manolios", "Sudarshan K. Srinivasan"], "https://doi.org/10.1109/ICCAD.2005.1560182", "iccad", 2005], ["A complete compositional reasoning framework for the efficient verification of pipelined machines", ["Panagiotis Manolios", "Sudarshan K. Srinivasan"], "https://doi.org/10.1109/ICCAD.2005.1560183", "iccad", 2005]], "Sudarshan K. Srinivasan": [0, ["Verification of executable pipelined machines with bit-level interfaces", ["Panagiotis Manolios", "Sudarshan K. Srinivasan"], "https://doi.org/10.1109/ICCAD.2005.1560182", "iccad", 2005], ["A complete compositional reasoning framework for the efficient verification of pipelined machines", ["Panagiotis Manolios", "Sudarshan K. Srinivasan"], "https://doi.org/10.1109/ICCAD.2005.1560183", "iccad", 2005]], "Moayad Fahim Ali": [0, ["Post-verification debugging of hierarchical designs", ["Moayad Fahim Ali", "Sean Safarpour", "Andreas G. Veneris", "Magdy S. Abadir", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.2005.1560184", "iccad", 2005]], "Sean Safarpour": [0, ["Post-verification debugging of hierarchical designs", ["Moayad Fahim Ali", "Sean Safarpour", "Andreas G. Veneris", "Magdy S. Abadir", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.2005.1560184", "iccad", 2005]], "Andreas G. Veneris": [0, ["Post-verification debugging of hierarchical designs", ["Moayad Fahim Ali", "Sean Safarpour", "Andreas G. Veneris", "Magdy S. Abadir", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.2005.1560184", "iccad", 2005]], "Magdy S. Abadir": [0, ["Post-verification debugging of hierarchical designs", ["Moayad Fahim Ali", "Sean Safarpour", "Andreas G. Veneris", "Magdy S. Abadir", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.2005.1560184", "iccad", 2005]], "Rolf Drechsler": [0, ["Post-verification debugging of hierarchical designs", ["Moayad Fahim Ali", "Sean Safarpour", "Andreas G. Veneris", "Magdy S. Abadir", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.2005.1560184", "iccad", 2005]], "Roy Armoni": [0, ["Efficient LTL compilation for SAT-based model checking", ["Roy Armoni", "Sergey Egorov", "Ranan Fraer", "Dmitry Korchemny", "Moshe Y. Vardi"], "https://doi.org/10.1109/ICCAD.2005.1560185", "iccad", 2005]], "Sergey Egorov": [0, ["Efficient LTL compilation for SAT-based model checking", ["Roy Armoni", "Sergey Egorov", "Ranan Fraer", "Dmitry Korchemny", "Moshe Y. Vardi"], "https://doi.org/10.1109/ICCAD.2005.1560185", "iccad", 2005]], "Ranan Fraer": [0, ["Efficient LTL compilation for SAT-based model checking", ["Roy Armoni", "Sergey Egorov", "Ranan Fraer", "Dmitry Korchemny", "Moshe Y. Vardi"], "https://doi.org/10.1109/ICCAD.2005.1560185", "iccad", 2005]], "Dmitry Korchemny": [0, ["Efficient LTL compilation for SAT-based model checking", ["Roy Armoni", "Sergey Egorov", "Ranan Fraer", "Dmitry Korchemny", "Moshe Y. Vardi"], "https://doi.org/10.1109/ICCAD.2005.1560185", "iccad", 2005]], "Moshe Y. Vardi": [0, ["Efficient LTL compilation for SAT-based model checking", ["Roy Armoni", "Sergey Egorov", "Ranan Fraer", "Dmitry Korchemny", "Moshe Y. Vardi"], "https://doi.org/10.1109/ICCAD.2005.1560185", "iccad", 2005]], "Suchismita Roy": [0, ["SAT based solutions for consistency problems in formal property specifications for open systems", ["Suchismita Roy", "Sayantan Das", "Prasenjit Basu", "Pallab Dasgupta", "Partha Pratim Chakrabarti"], "https://doi.org/10.1109/ICCAD.2005.1560186", "iccad", 2005]], "Sayantan Das": [0, ["SAT based solutions for consistency problems in formal property specifications for open systems", ["Suchismita Roy", "Sayantan Das", "Prasenjit Basu", "Pallab Dasgupta", "Partha Pratim Chakrabarti"], "https://doi.org/10.1109/ICCAD.2005.1560186", "iccad", 2005]], "Prasenjit Basu": [0, ["SAT based solutions for consistency problems in formal property specifications for open systems", ["Suchismita Roy", "Sayantan Das", "Prasenjit Basu", "Pallab Dasgupta", "Partha Pratim Chakrabarti"], "https://doi.org/10.1109/ICCAD.2005.1560186", "iccad", 2005]], "Pallab Dasgupta": [0, ["SAT based solutions for consistency problems in formal property specifications for open systems", ["Suchismita Roy", "Sayantan Das", "Prasenjit Basu", "Pallab Dasgupta", "Partha Pratim Chakrabarti"], "https://doi.org/10.1109/ICCAD.2005.1560186", "iccad", 2005]], "Partha Pratim Chakrabarti": [0, ["SAT based solutions for consistency problems in formal property specifications for open systems", ["Suchismita Roy", "Sayantan Das", "Prasenjit Basu", "Pallab Dasgupta", "Partha Pratim Chakrabarti"], "https://doi.org/10.1109/ICCAD.2005.1560186", "iccad", 2005]], "Qinke Wang": [7.103475354597322e-06, ["Architecture and details of a high quality, large-scale analytical placer", ["Andrew B. Kahng", "Sherief Reda", "Qinke Wang"], "https://doi.org/10.1109/ICCAD.2005.1560188", "iccad", 2005]], "Kristofer Vorwerk": [0, ["Mixed-size placement via line search", ["Kristofer Vorwerk", "Andrew A. Kennings"], "https://doi.org/10.1109/ICCAD.2005.1560189", "iccad", 2005]], "Andrew A. Kennings": [0, ["Mixed-size placement via line search", ["Kristofer Vorwerk", "Andrew A. Kennings"], "https://doi.org/10.1109/ICCAD.2005.1560189", "iccad", 2005]], "Haifeng Qian": [0, ["A hybrid linear equation solver and its application in quadratic placement", ["Haifeng Qian", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2005.1560190", "iccad", 2005]], "Pai H. Chou": [0, ["Energy-efficient platform designs for real-world wireless sensing applications", ["Pai H. Chou", "Chulsung Park"], "https://doi.org/10.1109/ICCAD.2005.1560192", "iccad", 2005]], "Chulsung Park": [0.9504273235797882, ["Energy-efficient platform designs for real-world wireless sensing applications", ["Pai H. Chou", "Chulsung Park"], "https://doi.org/10.1109/ICCAD.2005.1560192", "iccad", 2005]], "Brian Schott": [0, ["Power-aware microsensor design", ["Brian Schott", "Michael Bajura"], "https://doi.org/10.1109/ICCAD.2005.1560193", "iccad", 2005]], "Michael Bajura": [0, ["Power-aware microsensor design", ["Brian Schott", "Michael Bajura"], "https://doi.org/10.1109/ICCAD.2005.1560193", "iccad", 2005]], "Prabal Dutta": [0, ["System software techniques for low-power operation in wireless sensor networks", ["Prabal Dutta", "David E. Culler"], "https://doi.org/10.1109/ICCAD.2005.1560194", "iccad", 2005]], "David E. Culler": [0, ["System software techniques for low-power operation in wireless sensor networks", ["Prabal Dutta", "David E. Culler"], "https://doi.org/10.1109/ICCAD.2005.1560194", "iccad", 2005]], "Ahmed M. Shebaita": [0, ["Expanding the frequency range of AWE via time shifting", ["Ahmed M. Shebaita", "Chirayu S. Amin", "Florentin Dartu", "Yehea I. Ismail"], "https://doi.org/10.1109/ICCAD.2005.1560196", "iccad", 2005]], "Chirayu S. Amin": [0, ["Expanding the frequency range of AWE via time shifting", ["Ahmed M. Shebaita", "Chirayu S. Amin", "Florentin Dartu", "Yehea I. Ismail"], "https://doi.org/10.1109/ICCAD.2005.1560196", "iccad", 2005]], "Florentin Dartu": [0, ["Expanding the frequency range of AWE via time shifting", ["Ahmed M. Shebaita", "Chirayu S. Amin", "Florentin Dartu", "Yehea I. Ismail"], "https://doi.org/10.1109/ICCAD.2005.1560196", "iccad", 2005]], "Gustavo R. Wilke": [0, ["A sliding window scheme for accurate clock mesh analysis", ["Hongyu Chen", "Chao-Yang Yeh", "Gustavo R. Wilke", "Subodh M. Reddy", "Hoa-van Nguyen", "William W. Walker", "Rajeev Murgai"], "https://doi.org/10.1109/ICCAD.2005.1560197", "iccad", 2005]], "Subodh M. Reddy": [0, ["A sliding window scheme for accurate clock mesh analysis", ["Hongyu Chen", "Chao-Yang Yeh", "Gustavo R. Wilke", "Subodh M. Reddy", "Hoa-van Nguyen", "William W. Walker", "Rajeev Murgai"], "https://doi.org/10.1109/ICCAD.2005.1560197", "iccad", 2005]], "Hoa-van Nguyen": [0, ["A sliding window scheme for accurate clock mesh analysis", ["Hongyu Chen", "Chao-Yang Yeh", "Gustavo R. Wilke", "Subodh M. Reddy", "Hoa-van Nguyen", "William W. Walker", "Rajeev Murgai"], "https://doi.org/10.1109/ICCAD.2005.1560197", "iccad", 2005]], "William W. Walker": [0, ["A sliding window scheme for accurate clock mesh analysis", ["Hongyu Chen", "Chao-Yang Yeh", "Gustavo R. Wilke", "Subodh M. Reddy", "Hoa-van Nguyen", "William W. Walker", "Rajeev Murgai"], "https://doi.org/10.1109/ICCAD.2005.1560197", "iccad", 2005]], "Rajeev Murgai": [0, ["A sliding window scheme for accurate clock mesh analysis", ["Hongyu Chen", "Chao-Yang Yeh", "Gustavo R. Wilke", "Subodh M. Reddy", "Hoa-van Nguyen", "William W. Walker", "Rajeev Murgai"], "https://doi.org/10.1109/ICCAD.2005.1560197", "iccad", 2005]], "Amit Jain": [0, ["Accurate delay computation for noisy waveform shapes", ["Amit Jain", "David T. Blaauw", "Vladimir Zolotov"], "https://doi.org/10.1109/ICCAD.2005.1560198", "iccad", 2005]], "Murat R. Becer": [0, ["Pessimism reduction in crosstalk noise aware STA", ["Murat R. Becer", "Vladimir Zolotov", "Rajendran Panda", "Amir Grinshpon", "Ilan Algor", "Rafi Levy", "Chanhee Oh"], "https://doi.org/10.1109/ICCAD.2005.1560199", "iccad", 2005]], "Rajendran Panda": [0, ["Pessimism reduction in crosstalk noise aware STA", ["Murat R. Becer", "Vladimir Zolotov", "Rajendran Panda", "Amir Grinshpon", "Ilan Algor", "Rafi Levy", "Chanhee Oh"], "https://doi.org/10.1109/ICCAD.2005.1560199", "iccad", 2005]], "Amir Grinshpon": [0, ["Pessimism reduction in crosstalk noise aware STA", ["Murat R. Becer", "Vladimir Zolotov", "Rajendran Panda", "Amir Grinshpon", "Ilan Algor", "Rafi Levy", "Chanhee Oh"], "https://doi.org/10.1109/ICCAD.2005.1560199", "iccad", 2005]], "Ilan Algor": [0, ["Pessimism reduction in crosstalk noise aware STA", ["Murat R. Becer", "Vladimir Zolotov", "Rajendran Panda", "Amir Grinshpon", "Ilan Algor", "Rafi Levy", "Chanhee Oh"], "https://doi.org/10.1109/ICCAD.2005.1560199", "iccad", 2005]], "Rafi Levy": [0, ["Pessimism reduction in crosstalk noise aware STA", ["Murat R. Becer", "Vladimir Zolotov", "Rajendran Panda", "Amir Grinshpon", "Ilan Algor", "Rafi Levy", "Chanhee Oh"], "https://doi.org/10.1109/ICCAD.2005.1560199", "iccad", 2005]], "Chanhee Oh": [0.7742477208375931, ["Pessimism reduction in crosstalk noise aware STA", ["Murat R. Becer", "Vladimir Zolotov", "Rajendran Panda", "Amir Grinshpon", "Ilan Algor", "Rafi Levy", "Chanhee Oh"], "https://doi.org/10.1109/ICCAD.2005.1560199", "iccad", 2005]], "Alfred Kolbl": [0, ["Embedded tutorial: formal equivalence checking between system-level models and RTL", ["Alfred Kolbl", "Yuan Lu", "Anmol Mathur"], "https://doi.org/10.1109/ICCAD.2005.1560201", "iccad", 2005]], "Yuan Lu": [0, ["Embedded tutorial: formal equivalence checking between system-level models and RTL", ["Alfred Kolbl", "Yuan Lu", "Anmol Mathur"], "https://doi.org/10.1109/ICCAD.2005.1560201", "iccad", 2005]], "Anmol Mathur": [0, ["Embedded tutorial: formal equivalence checking between system-level models and RTL", ["Alfred Kolbl", "Yuan Lu", "Anmol Mathur"], "https://doi.org/10.1109/ICCAD.2005.1560201", "iccad", 2005]], "M. Frank Chang": [0.0067706366535276175, ["CDMA/FDMA-interconnects for future ULSI communications", ["M. Frank Chang"], "https://doi.org/10.1109/ICCAD.2005.1560203", "iccad", 2005]], "K. O. Kenneth": [0, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "Kihong Kim": [0.6175198331475258, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "Brian A. Floyd": [0, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "Jesal L. Mehta": [0, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "Hyun Yoon": [0.9206662029027939, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "Chih-Ming Hung": [0, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "Daniel F. Bravo": [0, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "Timothy O. Dickson": [0, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "Xiaoling Guo": [0, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "Ran Li": [0, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "Narasimhan Trichy": [0, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "James Caserta": [0, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "Wayne R. Bomstad II": [0, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "Jason Branch": [0, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "Dong-Jun Yang": [0.6783102005720139, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "Jose L. Bohorquez": [0, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "Jie Chen": [0, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "Eunyoung Seok": [0.9999874830245972, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "Li Gao": [0, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "Aravind Sugavanam": [0, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "Jau-Jr Lin": [0, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "S. Yu": [50, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "Changhua Cao": [0, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "M.-H. Hwang": [7.293014959941502e-06, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "Y.-R. Ding": [0, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "S.-H. Hwang": [2.722603403526591e-05, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "Hsin-Ta Wu": [9.735380808706395e-05, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "N. Zhang": [0, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "Joe E. Brewer": [0, ["The feasibility of on-chip interconnection using antennas", ["K. O. Kenneth", "Kihong Kim", "Brian A. Floyd", "Jesal L. Mehta", "Hyun Yoon", "Chih-Ming Hung", "Daniel F. Bravo", "Timothy O. Dickson", "Xiaoling Guo", "Ran Li", "Narasimhan Trichy", "James Caserta", "Wayne R. Bomstad II", "Jason Branch", "Dong-Jun Yang", "Jose L. Bohorquez", "Jie Chen", "Eunyoung Seok", "Li Gao", "Aravind Sugavanam", "Jau-Jr Lin", "S. Yu", "Changhua Cao", "M.-H. Hwang", "Y.-R. Ding", "S.-H. Hwang", "Hsin-Ta Wu", "N. Zhang", "Joe E. Brewer"], "https://doi.org/10.1109/ICCAD.2005.1560204", "iccad", 2005]], "Michael P. Flynn": [0, ["Global signaling over lossy transmission lines", ["Michael P. Flynn", "Joshua Jaeyoung Kang"], "https://doi.org/10.1109/ICCAD.2005.1560205", "iccad", 2005]], "Joshua Jaeyoung Kang": [0.9989203661680222, ["Global signaling over lossy transmission lines", ["Michael P. Flynn", "Joshua Jaeyoung Kang"], "https://doi.org/10.1109/ICCAD.2005.1560205", "iccad", 2005]], "Tohru Ishihara": [0, ["A cache-defect-aware code placement algorithm for improving the performance of processors", ["Tohru Ishihara", "Farzan Fallah"], "https://doi.org/10.1109/ICCAD.2005.1560207", "iccad", 2005]], "Farzan Fallah": [0, ["A cache-defect-aware code placement algorithm for improving the performance of processors", ["Tohru Ishihara", "Farzan Fallah"], "https://doi.org/10.1109/ICCAD.2005.1560207", "iccad", 2005]], "Ankur Agiwal": [0, ["An architecture and a wrapper synthesis approach for multi-clock latency-insensitive systems", ["Ankur Agiwal", "Montek Singh"], "https://doi.org/10.1109/ICCAD.2005.1560209", "iccad", 2005]], "Montek Singh": [0, ["An architecture and a wrapper synthesis approach for multi-clock latency-insensitive systems", ["Ankur Agiwal", "Montek Singh"], "https://doi.org/10.1109/ICCAD.2005.1560209", "iccad", 2005], ["Memory access optimization of dynamic binary translation for reconfigurable architectures", ["Montek Singh"], "https://doi.org/10.1109/ICCAD.2005.1560210", "iccad", 2005]], "Kaviraj Chopra": [0, ["Parametric yield maximization using gate sizing based on efficient statistical power and delay gradient computation", ["Kaviraj Chopra", "Saumil Shah", "Ashish Srivastava", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2005.1560212", "iccad", 2005]], "Matthew R. Guthaus": [0, ["Gate sizing using incremental parameterized statistical timing analysis", ["Matthew R. Guthaus", "Natesan Venkateswaran", "Chandu Visweswariah", "Vladimir Zolotov"], "https://doi.org/10.1109/ICCAD.2005.1560213", "iccad", 2005]], "Natesan Venkateswaran": [0, ["Gate sizing using incremental parameterized statistical timing analysis", ["Matthew R. Guthaus", "Natesan Venkateswaran", "Chandu Visweswariah", "Vladimir Zolotov"], "https://doi.org/10.1109/ICCAD.2005.1560213", "iccad", 2005]], "Chandu Visweswariah": [0, ["Gate sizing using incremental parameterized statistical timing analysis", ["Matthew R. Guthaus", "Natesan Venkateswaran", "Chandu Visweswariah", "Vladimir Zolotov"], "https://doi.org/10.1109/ICCAD.2005.1560213", "iccad", 2005]], "Narendra V. Shenoy": [0, ["Statistical gate sizing for timing yield optimization", ["Debjit Sinha", "Narendra V. Shenoy", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2005.1560214", "iccad", 2005]], "Ali Alphan Bayazit": [0, ["Complementary use of runtime validation and model checking", ["Ali Alphan Bayazit", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.2005.1560217", "iccad", 2005]], "Sharad Malik": [0, ["Complementary use of runtime validation and model checking", ["Ali Alphan Bayazit", "Sharad Malik"], "https://doi.org/10.1109/ICCAD.2005.1560217", "iccad", 2005]], "Fadi A. Zaraket": [0, ["Scalable compositional minimization via static analysis", ["Fadi A. Zaraket", "Jason Baumgartner", "Adnan Aziz"], "https://doi.org/10.1109/ICCAD.2005.1560218", "iccad", 2005]], "Jason Baumgartner": [0, ["Scalable compositional minimization via static analysis", ["Fadi A. Zaraket", "Jason Baumgartner", "Adnan Aziz"], "https://doi.org/10.1109/ICCAD.2005.1560218", "iccad", 2005]], "Adnan Aziz": [0, ["Scalable compositional minimization via static analysis", ["Fadi A. Zaraket", "Jason Baumgartner", "Adnan Aziz"], "https://doi.org/10.1109/ICCAD.2005.1560218", "iccad", 2005]], "Minh D. Nguyen": [0, ["Transition-by-transition FSM traversal for reachability analysis in bounded model checking", ["Minh D. Nguyen", "Dominik Stoffel", "Markus Wedler", "Wolfgang Kunz"], "https://doi.org/10.1109/ICCAD.2005.1560219", "iccad", 2005]], "Dominik Stoffel": [0, ["Transition-by-transition FSM traversal for reachability analysis in bounded model checking", ["Minh D. Nguyen", "Dominik Stoffel", "Markus Wedler", "Wolfgang Kunz"], "https://doi.org/10.1109/ICCAD.2005.1560219", "iccad", 2005]], "Markus Wedler": [0, ["Transition-by-transition FSM traversal for reachability analysis in bounded model checking", ["Minh D. Nguyen", "Dominik Stoffel", "Markus Wedler", "Wolfgang Kunz"], "https://doi.org/10.1109/ICCAD.2005.1560219", "iccad", 2005]], "Wolfgang Kunz": [0, ["Transition-by-transition FSM traversal for reachability analysis in bounded model checking", ["Minh D. Nguyen", "Dominik Stoffel", "Markus Wedler", "Wolfgang Kunz"], "https://doi.org/10.1109/ICCAD.2005.1560219", "iccad", 2005]], "Per Bjesse": [0, ["Automatic generalized phase abstraction for formal verification", ["Per Bjesse", "James H. Kukula"], "https://doi.org/10.1109/ICCAD.2005.1560220", "iccad", 2005]], "James H. Kukula": [0, ["Automatic generalized phase abstraction for formal verification", ["Per Bjesse", "James H. Kukula"], "https://doi.org/10.1109/ICCAD.2005.1560220", "iccad", 2005]]}