{
    "DESIGN_NAME": "clk_div",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": null,
    "CLOCK_PERIOD": 10.0,
    "DESIGN_IS_CORE": false,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 34.5 57.12"

}
