<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='910' ll='912' type='bool llvm::TargetRegisterInfo::needsFrameBaseReg(llvm::MachineInstr * MI, int64_t Offset) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='906'>/// Returns true if the instruction&apos;s frame index reference would be better
  /// served by a base register other than FP or SP.
  /// Used by LocalStackFrameAllocation to determine which frame index
  /// references it should create new base registers for.</doc>
<use f='llvm/llvm/lib/CodeGen/LocalStackSlotAllocation.cpp' l='330' u='c' c='_ZN12_GLOBAL__N_118LocalStackSlotPass29insertFrameReferenceRegistersERN4llvm15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='460' c='_ZNK4llvm19AArch64RegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='410' c='_ZNK4llvm14SIRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='563' c='_ZNK4llvm19ARMBaseRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp' l='1334' c='_ZNK4llvm15PPCRegisterInfo17needsFrameBaseRegEPNS_12MachineInstrEl'/>
