#[doc = "Register `REGS3_MAILBOX_IRQ_ENABLE_CLR` reader"]
pub type R = crate::R<Regs3MailboxIrqEnableClrSpec>;
#[doc = "Register `REGS3_MAILBOX_IRQ_ENABLE_CLR` writer"]
pub type W = crate::W<Regs3MailboxIrqEnableClrSpec>;
#[doc = "Field `NEWMSGENABLEMB0` reader - 0:0\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb0R = crate::BitReader;
#[doc = "Field `NEWMSGENABLEMB0` writer - 0:0\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NOTFULLENABLEMB0` reader - 1:1\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb0R = crate::BitReader;
#[doc = "Field `NOTFULLENABLEMB0` writer - 1:1\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NEWMSGENABLEMB1` reader - 2:2\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb1R = crate::BitReader;
#[doc = "Field `NEWMSGENABLEMB1` writer - 2:2\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NOTFULLENABLEMB1` reader - 3:3\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb1R = crate::BitReader;
#[doc = "Field `NOTFULLENABLEMB1` writer - 3:3\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NEWMSGENABLEMB2` reader - 4:4\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb2R = crate::BitReader;
#[doc = "Field `NEWMSGENABLEMB2` writer - 4:4\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NOTFULLENABLEMB2` reader - 5:5\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb2R = crate::BitReader;
#[doc = "Field `NOTFULLENABLEMB2` writer - 5:5\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NEWMSGENABLEMB3` reader - 6:6\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb3R = crate::BitReader;
#[doc = "Field `NEWMSGENABLEMB3` writer - 6:6\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NOTFULLENABLEMB3` reader - 7:7\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb3R = crate::BitReader;
#[doc = "Field `NOTFULLENABLEMB3` writer - 7:7\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NEWMSGENABLEMB4` reader - 8:8\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb4R = crate::BitReader;
#[doc = "Field `NEWMSGENABLEMB4` writer - 8:8\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NOTFULLENABLEMB4` reader - 9:9\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb4R = crate::BitReader;
#[doc = "Field `NOTFULLENABLEMB4` writer - 9:9\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NEWMSGENABLEMB5` reader - 10:10\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb5R = crate::BitReader;
#[doc = "Field `NEWMSGENABLEMB5` writer - 10:10\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NOTFULLENABLEMB5` reader - 11:11\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb5R = crate::BitReader;
#[doc = "Field `NOTFULLENABLEMB5` writer - 11:11\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NEWMSGENABLEMB6` reader - 12:12\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb6R = crate::BitReader;
#[doc = "Field `NEWMSGENABLEMB6` writer - 12:12\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NOTFULLENABLEMB6` reader - 13:13\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb6R = crate::BitReader;
#[doc = "Field `NOTFULLENABLEMB6` writer - 13:13\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NEWMSGENABLEMB7` reader - 14:14\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb7R = crate::BitReader;
#[doc = "Field `NEWMSGENABLEMB7` writer - 14:14\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NOTFULLENABLEMB7` reader - 15:15\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb7R = crate::BitReader;
#[doc = "Field `NOTFULLENABLEMB7` writer - 15:15\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NEWMSGENABLEMB8` reader - 16:16\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb8R = crate::BitReader;
#[doc = "Field `NEWMSGENABLEMB8` writer - 16:16\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NOTFULLENABLEMB8` reader - 17:17\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb8R = crate::BitReader;
#[doc = "Field `NOTFULLENABLEMB8` writer - 17:17\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NEWMSGENABLEMB9` reader - 18:18\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb9R = crate::BitReader;
#[doc = "Field `NEWMSGENABLEMB9` writer - 18:18\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb9W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NOTFULLENABLEMB9` reader - 19:19\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb9R = crate::BitReader;
#[doc = "Field `NOTFULLENABLEMB9` writer - 19:19\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb9W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NEWMSGENABLEMB10` reader - 20:20\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb10R = crate::BitReader;
#[doc = "Field `NEWMSGENABLEMB10` writer - 20:20\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb10W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NOTFULLENABLEMB10` reader - 21:21\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb10R = crate::BitReader;
#[doc = "Field `NOTFULLENABLEMB10` writer - 21:21\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb10W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NEWMSGENABLEMB11` reader - 22:22\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb11R = crate::BitReader;
#[doc = "Field `NEWMSGENABLEMB11` writer - 22:22\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb11W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NOTFULLENABLEMB11` reader - 23:23\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb11R = crate::BitReader;
#[doc = "Field `NOTFULLENABLEMB11` writer - 23:23\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb11W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NEWMSGENABLEMB12` reader - 24:24\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb12R = crate::BitReader;
#[doc = "Field `NEWMSGENABLEMB12` writer - 24:24\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb12W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NOTFULLENABLEMB12` reader - 25:25\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb12R = crate::BitReader;
#[doc = "Field `NOTFULLENABLEMB12` writer - 25:25\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb12W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NEWMSGENABLEMB13` reader - 26:26\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb13R = crate::BitReader;
#[doc = "Field `NEWMSGENABLEMB13` writer - 26:26\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb13W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NOTFULLENABLEMB13` reader - 27:27\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb13R = crate::BitReader;
#[doc = "Field `NOTFULLENABLEMB13` writer - 27:27\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb13W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NEWMSGENABLEMB14` reader - 28:28\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb14R = crate::BitReader;
#[doc = "Field `NEWMSGENABLEMB14` writer - 28:28\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb14W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NOTFULLENABLEMB14` reader - 29:29\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb14R = crate::BitReader;
#[doc = "Field `NOTFULLENABLEMB14` writer - 29:29\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb14W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NEWMSGENABLEMB15` reader - 30:30\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb15R = crate::BitReader;
#[doc = "Field `NEWMSGENABLEMB15` writer - 30:30\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Newmsgenablemb15W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `NOTFULLENABLEMB15` reader - 31:31\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb15R = crate::BitReader;
#[doc = "Field `NOTFULLENABLEMB15` writer - 31:31\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
pub type Notfullenablemb15W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn newmsgenablemb0(&self) -> Newmsgenablemb0R {
        Newmsgenablemb0R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn notfullenablemb0(&self) -> Notfullenablemb0R {
        Notfullenablemb0R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn newmsgenablemb1(&self) -> Newmsgenablemb1R {
        Newmsgenablemb1R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn notfullenablemb1(&self) -> Notfullenablemb1R {
        Notfullenablemb1R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn newmsgenablemb2(&self) -> Newmsgenablemb2R {
        Newmsgenablemb2R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn notfullenablemb2(&self) -> Notfullenablemb2R {
        Notfullenablemb2R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn newmsgenablemb3(&self) -> Newmsgenablemb3R {
        Newmsgenablemb3R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn notfullenablemb3(&self) -> Notfullenablemb3R {
        Notfullenablemb3R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn newmsgenablemb4(&self) -> Newmsgenablemb4R {
        Newmsgenablemb4R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn notfullenablemb4(&self) -> Notfullenablemb4R {
        Notfullenablemb4R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn newmsgenablemb5(&self) -> Newmsgenablemb5R {
        Newmsgenablemb5R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn notfullenablemb5(&self) -> Notfullenablemb5R {
        Notfullenablemb5R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn newmsgenablemb6(&self) -> Newmsgenablemb6R {
        Newmsgenablemb6R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn notfullenablemb6(&self) -> Notfullenablemb6R {
        Notfullenablemb6R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn newmsgenablemb7(&self) -> Newmsgenablemb7R {
        Newmsgenablemb7R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn notfullenablemb7(&self) -> Notfullenablemb7R {
        Notfullenablemb7R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn newmsgenablemb8(&self) -> Newmsgenablemb8R {
        Newmsgenablemb8R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn notfullenablemb8(&self) -> Notfullenablemb8R {
        Notfullenablemb8R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn newmsgenablemb9(&self) -> Newmsgenablemb9R {
        Newmsgenablemb9R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn notfullenablemb9(&self) -> Notfullenablemb9R {
        Notfullenablemb9R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn newmsgenablemb10(&self) -> Newmsgenablemb10R {
        Newmsgenablemb10R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn notfullenablemb10(&self) -> Notfullenablemb10R {
        Notfullenablemb10R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn newmsgenablemb11(&self) -> Newmsgenablemb11R {
        Newmsgenablemb11R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn notfullenablemb11(&self) -> Notfullenablemb11R {
        Notfullenablemb11R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn newmsgenablemb12(&self) -> Newmsgenablemb12R {
        Newmsgenablemb12R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn notfullenablemb12(&self) -> Notfullenablemb12R {
        Notfullenablemb12R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn newmsgenablemb13(&self) -> Newmsgenablemb13R {
        Newmsgenablemb13R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn notfullenablemb13(&self) -> Notfullenablemb13R {
        Notfullenablemb13R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn newmsgenablemb14(&self) -> Newmsgenablemb14R {
        Newmsgenablemb14R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn notfullenablemb14(&self) -> Notfullenablemb14R {
        Notfullenablemb14R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn newmsgenablemb15(&self) -> Newmsgenablemb15R {
        Newmsgenablemb15R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    pub fn notfullenablemb15(&self) -> Notfullenablemb15R {
        Notfullenablemb15R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn newmsgenablemb0(&mut self) -> Newmsgenablemb0W<Regs3MailboxIrqEnableClrSpec> {
        Newmsgenablemb0W::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn notfullenablemb0(&mut self) -> Notfullenablemb0W<Regs3MailboxIrqEnableClrSpec> {
        Notfullenablemb0W::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn newmsgenablemb1(&mut self) -> Newmsgenablemb1W<Regs3MailboxIrqEnableClrSpec> {
        Newmsgenablemb1W::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn notfullenablemb1(&mut self) -> Notfullenablemb1W<Regs3MailboxIrqEnableClrSpec> {
        Notfullenablemb1W::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn newmsgenablemb2(&mut self) -> Newmsgenablemb2W<Regs3MailboxIrqEnableClrSpec> {
        Newmsgenablemb2W::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn notfullenablemb2(&mut self) -> Notfullenablemb2W<Regs3MailboxIrqEnableClrSpec> {
        Notfullenablemb2W::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn newmsgenablemb3(&mut self) -> Newmsgenablemb3W<Regs3MailboxIrqEnableClrSpec> {
        Newmsgenablemb3W::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn notfullenablemb3(&mut self) -> Notfullenablemb3W<Regs3MailboxIrqEnableClrSpec> {
        Notfullenablemb3W::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn newmsgenablemb4(&mut self) -> Newmsgenablemb4W<Regs3MailboxIrqEnableClrSpec> {
        Newmsgenablemb4W::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn notfullenablemb4(&mut self) -> Notfullenablemb4W<Regs3MailboxIrqEnableClrSpec> {
        Notfullenablemb4W::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn newmsgenablemb5(&mut self) -> Newmsgenablemb5W<Regs3MailboxIrqEnableClrSpec> {
        Newmsgenablemb5W::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn notfullenablemb5(&mut self) -> Notfullenablemb5W<Regs3MailboxIrqEnableClrSpec> {
        Notfullenablemb5W::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn newmsgenablemb6(&mut self) -> Newmsgenablemb6W<Regs3MailboxIrqEnableClrSpec> {
        Newmsgenablemb6W::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn notfullenablemb6(&mut self) -> Notfullenablemb6W<Regs3MailboxIrqEnableClrSpec> {
        Notfullenablemb6W::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn newmsgenablemb7(&mut self) -> Newmsgenablemb7W<Regs3MailboxIrqEnableClrSpec> {
        Newmsgenablemb7W::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn notfullenablemb7(&mut self) -> Notfullenablemb7W<Regs3MailboxIrqEnableClrSpec> {
        Notfullenablemb7W::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn newmsgenablemb8(&mut self) -> Newmsgenablemb8W<Regs3MailboxIrqEnableClrSpec> {
        Newmsgenablemb8W::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn notfullenablemb8(&mut self) -> Notfullenablemb8W<Regs3MailboxIrqEnableClrSpec> {
        Notfullenablemb8W::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn newmsgenablemb9(&mut self) -> Newmsgenablemb9W<Regs3MailboxIrqEnableClrSpec> {
        Newmsgenablemb9W::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn notfullenablemb9(&mut self) -> Notfullenablemb9W<Regs3MailboxIrqEnableClrSpec> {
        Notfullenablemb9W::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn newmsgenablemb10(&mut self) -> Newmsgenablemb10W<Regs3MailboxIrqEnableClrSpec> {
        Newmsgenablemb10W::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn notfullenablemb10(&mut self) -> Notfullenablemb10W<Regs3MailboxIrqEnableClrSpec> {
        Notfullenablemb10W::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn newmsgenablemb11(&mut self) -> Newmsgenablemb11W<Regs3MailboxIrqEnableClrSpec> {
        Newmsgenablemb11W::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn notfullenablemb11(&mut self) -> Notfullenablemb11W<Regs3MailboxIrqEnableClrSpec> {
        Notfullenablemb11W::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn newmsgenablemb12(&mut self) -> Newmsgenablemb12W<Regs3MailboxIrqEnableClrSpec> {
        Newmsgenablemb12W::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn notfullenablemb12(&mut self) -> Notfullenablemb12W<Regs3MailboxIrqEnableClrSpec> {
        Notfullenablemb12W::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn newmsgenablemb13(&mut self) -> Newmsgenablemb13W<Regs3MailboxIrqEnableClrSpec> {
        Newmsgenablemb13W::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn notfullenablemb13(&mut self) -> Notfullenablemb13W<Regs3MailboxIrqEnableClrSpec> {
        Notfullenablemb13W::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn newmsgenablemb14(&mut self) -> Newmsgenablemb14W<Regs3MailboxIrqEnableClrSpec> {
        Newmsgenablemb14W::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn notfullenablemb14(&mut self) -> Notfullenablemb14W<Regs3MailboxIrqEnableClrSpec> {
        Notfullenablemb14W::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn newmsgenablemb15(&mut self) -> Newmsgenablemb15W<Regs3MailboxIrqEnableClrSpec> {
        Newmsgenablemb15W::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Read value is current enable state for this interrupt. Write 1 disables the interrupt. Write 0 does nothing."]
    #[inline(always)]
    #[must_use]
    pub fn notfullenablemb15(&mut self) -> Notfullenablemb15W<Regs3MailboxIrqEnableClrSpec> {
        Notfullenablemb15W::new(self, 31)
    }
}
#[doc = "The interrupt enable register allows software to mask/unmask the module internal source of interrupt for the user \\[a\\]. Read value is the current enable bits for each interrupt sourc. Write 1 to a bit disables an interrupt source. Write 0 has no effect.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`regs3_mailbox_irq_enable_clr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`regs3_mailbox_irq_enable_clr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Regs3MailboxIrqEnableClrSpec;
impl crate::RegisterSpec for Regs3MailboxIrqEnableClrSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`regs3_mailbox_irq_enable_clr::R`](R) reader structure"]
impl crate::Readable for Regs3MailboxIrqEnableClrSpec {}
#[doc = "`write(|w| ..)` method takes [`regs3_mailbox_irq_enable_clr::W`](W) writer structure"]
impl crate::Writable for Regs3MailboxIrqEnableClrSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets REGS3_MAILBOX_IRQ_ENABLE_CLR to value 0"]
impl crate::Resettable for Regs3MailboxIrqEnableClrSpec {
    const RESET_VALUE: u32 = 0;
}
