{"Source Block": ["hdl/projects/ad6676evb/zc706/system_top.v@112:122@HdlIdDef", "  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sync;\n  wire            rx_sysref;\n  wire            rx_clk;  \n\n  assign gpio_i[63:42]= gpio_o[63:42];\n  assign gpio_i[31:15]= gpio_o[31:15];\n\n  // instantiations\n"], "Clone Blocks": [["hdl/projects/ad6676evb/zc706/system_top.v@115:125", "  wire            rx_sync;\n  wire            rx_sysref;\n  wire            rx_clk;  \n\n  assign gpio_i[63:42]= gpio_o[63:42];\n  assign gpio_i[31:15]= gpio_o[31:15];\n\n  // instantiations\n\n  IBUFDS_GTE2 i_ibufds_rx_ref_clk (\n    .CEB (1'd0),\n"], ["hdl/projects/ad6676evb/zc706/system_top.v@110:120", "  wire    [ 2:0]  spi1_csn;\n  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sync;\n  wire            rx_sysref;\n  wire            rx_clk;  \n\n  assign gpio_i[63:42]= gpio_o[63:42];\n  assign gpio_i[31:15]= gpio_o[31:15];\n"], ["hdl/projects/ad6676evb/zc706/system_top.v@111:121", "  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_ref_clk;\n  wire            rx_sync;\n  wire            rx_sysref;\n  wire            rx_clk;  \n\n  assign gpio_i[63:42]= gpio_o[63:42];\n  assign gpio_i[31:15]= gpio_o[31:15];\n\n"], ["hdl/projects/ad6676evb/zc706/system_top.v@114:124", "  wire            rx_ref_clk;\n  wire            rx_sync;\n  wire            rx_sysref;\n  wire            rx_clk;  \n\n  assign gpio_i[63:42]= gpio_o[63:42];\n  assign gpio_i[31:15]= gpio_o[31:15];\n\n  // instantiations\n\n  IBUFDS_GTE2 i_ibufds_rx_ref_clk (\n"]], "Diff Content": {"Delete": [[117, "  wire            rx_clk;  \n"]], "Add": [[117, "  wire            rx_clk;\n"]]}}