
*** Running vivado
    with args -log wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source wrapper.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 449.414 ; gain = 164.227
Command: read_checkpoint -auto_incremental -incremental D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/utils_1/imports/synth_1/wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/utils_1/imports/synth_1/wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13016
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1267.121 ; gain = 410.785
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wrapper' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wrapper.sv:130]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/clk_div.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/clk_div.sv:1]
INFO: [Synth 8-6157] synthesizing module 'singlecycle' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/singlecycle.sv:2]
INFO: [Synth 8-6157] synthesizing module 'br_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'br_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/br_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PC.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PC.sv:1]
INFO: [Synth 8-6157] synthesizing module 'PCPlus4' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PCPlus4' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCPlus4.sv:2]
INFO: [Synth 8-6157] synthesizing module 'inst_memory' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:1]
INFO: [Synth 8-3876] $readmem data file 'D:/Verilog/CompArch/RV32I_Single_Cycle/RV32I_Single_Cycle.srcs/mem_1/test1.imem' is read successfully [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'inst_memory' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/inst_memory.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_dec' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_dec' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_dec.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/reg_file.sv:1]
INFO: [Synth 8-6157] synthesizing module 'immGen' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'immGen' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/immGen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'brcomp' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'brcomp' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/brcomp.sv:1]
INFO: [Synth 8-6157] synthesizing module 'op_a_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'op_a_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_a_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'op_b_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'op_b_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/op_b_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'shift_right_arithmetic' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'shift_right_arithmetic' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ALU.sv:1]
INFO: [Synth 8-6157] synthesizing module 'lsu' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/data_memory.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'lsu' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/lsu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'wb_mux' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_mux' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wb_mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ctrl_unit' [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_unit' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/ctrl_unit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'singlecycle' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/singlecycle.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'wrapper' (0#1) [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/wrapper.sv:130]
WARNING: [Synth 8-7129] Port instr[24] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[23] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[22] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[21] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[20] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[19] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[18] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[17] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[16] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[15] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[11] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[10] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[9] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[8] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[7] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[31] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[30] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[29] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[28] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[27] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[26] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[25] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[14] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[13] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[12] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module inst_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module inst_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1366.922 ; gain = 510.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1366.922 ; gain = 510.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1366.922 ; gain = 510.586
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 1366.922 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
WARNING: [Vivado 12-584] No ports matched 'JXADC[5]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[6]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JXADC[7]'. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/constrs_1/new/toptop.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1432.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1432.164 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1432.164 ; gain = 575.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1432.164 ; gain = 575.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1432.164 ; gain = 575.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 1432.164 ; gain = 575.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 45    
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 9     
	   7 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	  13 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 1     
	  29 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 48    
	  12 Input    1 Bit        Muxes := 11    
	   3 Input    1 Bit        Muxes := 1     
	  19 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 5     
	  18 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port instr[24] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[23] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[22] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[21] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[20] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[19] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[18] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[17] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[16] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[15] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[11] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[10] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[9] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[8] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[7] in module ctrl_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[31] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[30] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[29] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[28] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[27] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[26] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[25] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[14] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[13] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[12] in module reg_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module inst_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module inst_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr_i[12] in module inst_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr_i[11] in module inst_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr_i[10] in module inst_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr_i[9] in module inst_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr_i[8] in module inst_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr_i[7] in module inst_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr_i[6] in module inst_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr_i[5] in module inst_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr_i[1] in module inst_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr_i[0] in module inst_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:45 . Memory (MB): peak = 1432.164 ; gain = 575.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------+---------------+-----------+----------------------+--------------------------------------------------------------------------+
|Module Name  | RTL Object    | Inference | Size (Depth x Width) | Primitives                                                               | 
+-------------+---------------+-----------+----------------------+--------------------------------------------------------------------------+
|riscv32i/LSU | dmem/DMEM_reg | Implied   | 512 x 32             | RAM16X1S x 64 RAM32X1S x 32 RAM64X1S x 32 RAM128X1S x 32 RAM256X1S x 32  | 
+-------------+---------------+-----------+----------------------+--------------------------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:51 ; elapsed = 00:01:56 . Memory (MB): peak = 1432.164 ; gain = 575.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:01:57 . Memory (MB): peak = 1432.164 ; gain = 575.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-------------+---------------+-----------+----------------------+--------------------------------------------------------------------------+
|Module Name  | RTL Object    | Inference | Size (Depth x Width) | Primitives                                                               | 
+-------------+---------------+-----------+----------------------+--------------------------------------------------------------------------+
|riscv32i/LSU | dmem/DMEM_reg | Implied   | 512 x 32             | RAM16X1S x 64 RAM32X1S x 32 RAM64X1S x 32 RAM128X1S x 32 RAM256X1S x 32  | 
+-------------+---------------+-----------+----------------------+--------------------------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:54 ; elapsed = 00:01:59 . Memory (MB): peak = 1432.164 ; gain = 575.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:03 ; elapsed = 00:02:08 . Memory (MB): peak = 1432.164 ; gain = 575.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:03 ; elapsed = 00:02:08 . Memory (MB): peak = 1432.164 ; gain = 575.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 1432.164 ; gain = 575.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 1432.164 ; gain = 575.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 1432.164 ; gain = 575.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 1432.164 ; gain = 575.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    18|
|3     |LUT1      |    11|
|4     |LUT2      |    23|
|5     |LUT3      |    29|
|6     |LUT4      |    27|
|7     |LUT5      |    51|
|8     |LUT6      |   155|
|9     |MUXF7     |    16|
|10    |RAM128X1S |    16|
|11    |RAM16X1S  |    32|
|12    |RAM256X1S |    16|
|13    |RAM32X1S  |    16|
|14    |RAM64X1S  |    16|
|15    |FDCE      |   286|
|16    |FDRE      |    16|
|17    |IBUF      |    18|
|18    |OBUF      |    31|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 1432.164 ; gain = 575.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:29 ; elapsed = 00:01:59 . Memory (MB): peak = 1432.164 ; gain = 510.586
Synthesis Optimization Complete : Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 1432.164 ; gain = 575.828
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1438.605 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 130 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1442.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 16 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances
  RAM32X1S => RAM32X1S (RAMS32): 16 instances
  RAM64X1S => RAM64X1S (RAMS64E): 16 instances

Synth Design complete | Checksum: b1d01721
INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 69 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:19 ; elapsed = 00:02:27 . Memory (MB): peak = 1442.289 ; gain = 964.977
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.runs/synth_1/wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file wrapper_utilization_synth.rpt -pb wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun  1 13:23:12 2024...
