
Device Utilization Summary
[-]
Slice Logic Utilization
Used
Available
Utilization
Note(s)
Number of Slice Registers
4,339
54,576
7%
 
    Number used as Flip Flops
4,339
 
 
 
    Number used as Latches
0
 
 
 
    Number used as Latch-thrus
0
 
 
 
    Number used as AND/OR logics
0
 
 
 
Number of Slice LUTs
8,044
27,288
29%
 
    Number used as logic
7,684
27,288
28%
 
        Number using O6 output only
7,061
 
 
 
        Number using O5 output only
127
 
 
 
        Number using O5 and O6
496
 
 
 
        Number used as ROM
0
 
 
 
    Number used as Memory
160
6,408
2%
 
        Number used as Dual Port RAM
0
 
 
 
        Number used as Single Port RAM
0
 
 
 
        Number used as Shift Register
160
 
 
 
            Number using O6 output only
0
 
 
 
            Number using O5 output only
0
 
 
 
            Number using O5 and O6
160
 
 
 
    Number used exclusively as route-thrus
200
 
 
 
        Number with same-slice register load
2
 
 
 
        Number with same-slice carry load
198
 
 
 
        Number with other load
0
 
 
 
Number of occupied Slices
2,556
6,822
37%
 
Number of MUXCYs used
6,948
13,644
50%
 
Number of LUT Flip Flop pairs used
8,172
 
 
 
    Number with an unused Flip Flop
4,181
8,172
51%
 
    Number with an unused LUT
128
8,172
1%
 
    Number of fully used LUT-FF pairs
3,863
8,172
47%
 
    Number of unique control sets
121
 
 
 
    Number of slice register sites lost
        to control set restrictions
13
54,576
1%
 
Number of bonded IOBs
33
218
15%
 
    Number of LOCed IOBs
33
33
100%
 
Number of RAMB16BWERs
0
116
0%
 
Number of RAMB8BWERs
0
232
0%
 
Number of BUFIO2/BUFIO2_2CLKs
0
32
0%
 
Number of BUFIO2FB/BUFIO2FB_2CLKs
0
32
0%
 
Number of BUFG/BUFGMUXs
1
16
6%
 
    Number used as BUFGs
1
 
 
 
    Number used as BUFGMUX
0
 
 
 
Number of DCM/DCM_CLKGENs
0
8
0%
 
Number of ILOGIC2/ISERDES2s
0
376
0%
 
Number of IODELAY2/IODRP2/IODRP2_MCBs
0
376
0%
 
Number of OLOGIC2/OSERDES2s
0
376
0%
 
Number of BSCANs
0
4
0%
 
Number of BUFHs
0
256
0%
 
Number of BUFPLLs
0
8
0%
 
Number of BUFPLL_MCBs
0
4
0%
 
Number of DSP48A1s
0
58
0%
 
Number of ICAPs
0
1
0%
 
Number of MCBs
0
2
0%
 
Number of PCILOGICSEs
0
2
0%
 
Number of PLL_ADVs
0
4
0%
 
Number of PMVs
0
1
0%
 
Number of STARTUPs
0
1
0%
 
Number of SUSPEND_SYNCs
0
1
0%
 
Average Fanout of Non-Clock Nets
3.13
 
 
 

