//FFT Module

//State machine:
//Idle State
//Retrieve data from RAM State, put it in the cache
//Computing FFT stage 1
//Computing FFT stage 2
//Computing FFT stage 3
//Computing FFT stage 4
//Send results to RAM State

//Define twiddle factor registers

//Define 2 sets registers for storing inputs and results of each stage (cache)

//instantiate FFTStage module 

//during each FFT stage state, assign the correct input and output cache registers to the FFTStage inputs and outputs


