// Seed: 4290555135
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    input uwire id_3,
    input uwire id_4,
    input wire id_5,
    input uwire id_6
);
  logic id_8;
  assign module_1.id_3 = 0;
  assign id_8 = id_2 == id_3;
  always begin : LABEL_0
    @(posedge id_6) id_8 = id_4;
    id_8 <= id_5;
  end
endmodule
module module_1 #(
    parameter id_4 = 32'd28
) (
    output tri0 id_0,
    input supply1 id_1[1 : id_4],
    input tri id_2,
    input tri1 id_3,
    output wand _id_4
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_3,
      id_2
  );
endmodule
