multiline_comment|/*&n; * Copyright 2002 Momentum Computer&n; * Author: Matthew Dharm &lt;mdharm@momenco.com&gt;&n; * Copyright (C) 2004 Ralf Baechle &lt;ralf@linux-mips.org&gt;&n; *&n; *  This program is free software; you can redistribute  it and/or modify it&n; *  under  the terms of  the GNU General  Public License as published by the&n; *  Free Software Foundation;  either version 2 of the  License, or (at your&n; *  option) any later version.&n; *&n; *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS&squot;&squot; AND   ANY  EXPRESS OR IMPLIED&n; *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF&n; *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN&n; *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,&n; *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT&n; *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF&n; *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON&n; *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT&n; *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF&n; *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.&n; *&n; *  You should have received a copy of the  GNU General Public License along&n; *  with this program; if not, write  to the Free Software Foundation, Inc.,&n; *  675 Mass Ave, Cambridge, MA 02139, USA.&n; */
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/gt64240.h&gt;
DECL|macro|MASTER_ABORT_BIT
mdefine_line|#define MASTER_ABORT_BIT 0x100
multiline_comment|/*&n; * galileo_pcibios_(read/write)_config_(dword/word/byte) -&n; *&n; * reads/write a dword/word/byte register from the configuration space&n; * of a device.&n; *&n; * Note that bus 0 and bus 1 are local, and we assume all other busses are&n; * bridged from bus 1.  This is a safe assumption, since any other&n; * configuration will require major modifications to the CP7000G&n; *&n; * Inputs :&n; * bus - bus number&n; * dev - device number&n; * offset - register offset in the configuration space&n; * val - value to be written / read&n; *&n; * Outputs :&n; * PCIBIOS_SUCCESSFUL when operation was succesfull&n; * PCIBIOS_DEVICE_NOT_FOUND when the bus or dev is errorneous&n; * PCIBIOS_BAD_REGISTER_NUMBER when accessing non aligned&n; */
DECL|function|gt_read_config
r_static
r_int
id|gt_read_config
c_func
(paren
r_struct
id|pci_bus
op_star
id|bus
comma
r_int
r_int
id|devfn
comma
r_int
id|offset
comma
r_int
id|size
comma
id|u32
op_star
id|val
comma
id|u32
id|address_reg
comma
id|u32
id|data_reg
)paren
(brace
r_uint32
id|address
suffix:semicolon
r_int
id|dev
comma
id|busno
suffix:semicolon
id|busno
op_assign
id|bus-&gt;number
suffix:semicolon
id|dev
op_assign
id|PCI_SLOT
c_func
(paren
id|devfn
)paren
suffix:semicolon
multiline_comment|/* verify the range */
r_if
c_cond
(paren
id|dev
op_eq
l_int|31
)paren
r_return
id|PCIBIOS_DEVICE_NOT_FOUND
suffix:semicolon
id|address
op_assign
(paren
id|busno
op_lshift
l_int|16
)paren
op_or
(paren
id|devfn
op_lshift
l_int|8
)paren
op_or
(paren
id|offset
op_amp
l_int|0xfc
)paren
op_or
l_int|0x80000000
suffix:semicolon
multiline_comment|/* start the configuration cycle */
id|GT_WRITE
c_func
(paren
id|address_reg
comma
id|address
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|size
)paren
(brace
r_case
l_int|1
suffix:colon
id|GT_READ_8
c_func
(paren
id|data_reg
op_plus
(paren
id|offset
op_amp
l_int|0x3
)paren
comma
id|val
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|2
suffix:colon
id|GT_READ_16
c_func
(paren
id|data_reg
op_plus
(paren
id|offset
op_amp
l_int|0x3
)paren
comma
id|val
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|4
suffix:colon
op_star
id|val
op_assign
id|GT_READ
c_func
(paren
id|data_reg
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
DECL|function|gt_write_config
r_static
r_int
id|gt_write_config
c_func
(paren
r_struct
id|pci_bus
op_star
id|bus
comma
r_int
r_int
id|devfn
comma
r_int
id|offset
comma
r_int
id|size
comma
id|u32
id|val
comma
id|u32
id|address_reg
comma
id|u32
id|data_reg
)paren
(brace
r_int
r_int
id|address
suffix:semicolon
r_int
id|dev
comma
id|busno
suffix:semicolon
id|busno
op_assign
id|bus-&gt;number
suffix:semicolon
id|dev
op_assign
id|PCI_SLOT
c_func
(paren
id|devfn
)paren
suffix:semicolon
multiline_comment|/* verify the range */
r_if
c_cond
(paren
id|dev
op_eq
l_int|31
)paren
r_return
id|PCIBIOS_DEVICE_NOT_FOUND
suffix:semicolon
id|address
op_assign
(paren
id|busno
op_lshift
l_int|16
)paren
op_or
(paren
id|devfn
op_lshift
l_int|8
)paren
op_or
(paren
id|offset
op_amp
l_int|0xfc
)paren
op_or
l_int|0x80000000
suffix:semicolon
multiline_comment|/* start the configuration cycle */
id|GT_WRITE
c_func
(paren
id|address_reg
comma
id|address
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|size
)paren
(brace
r_case
l_int|1
suffix:colon
id|GT_WRITE_8
c_func
(paren
id|data_reg
op_plus
(paren
id|offset
op_amp
l_int|0x3
)paren
comma
id|val
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|2
suffix:colon
id|GT_WRITE_16
c_func
(paren
id|data_reg
op_plus
(paren
id|offset
op_amp
l_int|0x3
)paren
comma
id|val
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|4
suffix:colon
id|GT_WRITE
c_func
(paren
id|data_reg
comma
id|val
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
DECL|macro|BUILD_PCI_OPS
mdefine_line|#define BUILD_PCI_OPS(host)&t;&t;&t;&t;&t;&t;&bslash;&n;&t;&t;&t;&t;&t;&t;&t;&t;&t;&bslash;&n;static int gt_bus ## host ## _read_config(struct pci_bus *bus,&t;&t;&bslash;&n;&t;unsigned int devfn, int reg, int size, u32 * val)&t;&t;&bslash;&n;{&t;&t;&t;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;return gt_read_config(bus, devfn, reg, size, val,&t;&t;&bslash;&n;&t;&t;PCI_ ## host ## CONFIGURATION_ADDRESS,&t;&t;&t;&bslash;&n;&t;&t;PCI_ ## host ## CONFIGURATION_DATA_VIRTUAL_REGISTER);&t;&bslash;&n;}&t;&t;&t;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;&t;&t;&t;&t;&t;&t;&t;&t;&bslash;&n;static int gt_bus ## host ## _write_config(struct pci_bus *bus,&t;&t;&bslash;&n;&t;unsigned int devfn, int reg, int size, u32 val)&t;&t;&t;&bslash;&n;{&t;&t;&t;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;return gt_write_config(bus, devfn, reg, size, val,&t;&t;&bslash;&n;&t;&t;PCI_ ## host ## CONFIGURATION_ADDRESS,&t;&t;&t;&bslash;&n;&t;&t;PCI_ ## host ## CONFIGURATION_DATA_VIRTUAL_REGISTER);&t;&bslash;&n;}&t;&t;&t;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;&t;&t;&t;&t;&t;&t;&t;&t;&bslash;&n;struct pci_ops gt_bus ## host ## _pci_ops = {&t;&t;&t;&t;&bslash;&n;&t;.read&t;= gt_bus ## host ## _read_config,&t;&t;&t;&bslash;&n;&t;.write&t;= gt_bus ## host ## _write_config&t;&t;&t;&bslash;&n;};
id|BUILD_PCI_OPS
c_func
(paren
l_int|0
)paren
id|BUILD_PCI_OPS
c_func
(paren
l_int|1
)paren
eof
