// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module SplittedSRAMTemplate_2(
  input         clock,
  input         reset,
  output        io_r_req_ready,
  input         io_r_req_valid,
  input  [8:0]  io_r_req_bits_setIdx,
  output        io_r_resp_data_0_entry_isCall,
  output        io_r_resp_data_0_entry_isRet,
  output        io_r_resp_data_0_entry_isJalr,
  output        io_r_resp_data_0_entry_valid,
  output [3:0]  io_r_resp_data_0_entry_brSlots_0_offset,
  output        io_r_resp_data_0_entry_brSlots_0_sharing,
  output        io_r_resp_data_0_entry_brSlots_0_valid,
  output [11:0] io_r_resp_data_0_entry_brSlots_0_lower,
  output [1:0]  io_r_resp_data_0_entry_brSlots_0_tarStat,
  output [3:0]  io_r_resp_data_0_entry_tailSlot_offset,
  output        io_r_resp_data_0_entry_tailSlot_sharing,
  output        io_r_resp_data_0_entry_tailSlot_valid,
  output [19:0] io_r_resp_data_0_entry_tailSlot_lower,
  output [1:0]  io_r_resp_data_0_entry_tailSlot_tarStat,
  output [3:0]  io_r_resp_data_0_entry_pftAddr,
  output        io_r_resp_data_0_entry_carry,
  output        io_r_resp_data_0_entry_last_may_be_rvi_call,
  output        io_r_resp_data_0_entry_strong_bias_0,
  output        io_r_resp_data_0_entry_strong_bias_1,
  output [19:0] io_r_resp_data_0_tag,
  output        io_r_resp_data_1_entry_isCall,
  output        io_r_resp_data_1_entry_isRet,
  output        io_r_resp_data_1_entry_isJalr,
  output        io_r_resp_data_1_entry_valid,
  output [3:0]  io_r_resp_data_1_entry_brSlots_0_offset,
  output        io_r_resp_data_1_entry_brSlots_0_sharing,
  output        io_r_resp_data_1_entry_brSlots_0_valid,
  output [11:0] io_r_resp_data_1_entry_brSlots_0_lower,
  output [1:0]  io_r_resp_data_1_entry_brSlots_0_tarStat,
  output [3:0]  io_r_resp_data_1_entry_tailSlot_offset,
  output        io_r_resp_data_1_entry_tailSlot_sharing,
  output        io_r_resp_data_1_entry_tailSlot_valid,
  output [19:0] io_r_resp_data_1_entry_tailSlot_lower,
  output [1:0]  io_r_resp_data_1_entry_tailSlot_tarStat,
  output [3:0]  io_r_resp_data_1_entry_pftAddr,
  output        io_r_resp_data_1_entry_carry,
  output        io_r_resp_data_1_entry_last_may_be_rvi_call,
  output        io_r_resp_data_1_entry_strong_bias_0,
  output        io_r_resp_data_1_entry_strong_bias_1,
  output [19:0] io_r_resp_data_1_tag,
  output        io_r_resp_data_2_entry_isCall,
  output        io_r_resp_data_2_entry_isRet,
  output        io_r_resp_data_2_entry_isJalr,
  output        io_r_resp_data_2_entry_valid,
  output [3:0]  io_r_resp_data_2_entry_brSlots_0_offset,
  output        io_r_resp_data_2_entry_brSlots_0_sharing,
  output        io_r_resp_data_2_entry_brSlots_0_valid,
  output [11:0] io_r_resp_data_2_entry_brSlots_0_lower,
  output [1:0]  io_r_resp_data_2_entry_brSlots_0_tarStat,
  output [3:0]  io_r_resp_data_2_entry_tailSlot_offset,
  output        io_r_resp_data_2_entry_tailSlot_sharing,
  output        io_r_resp_data_2_entry_tailSlot_valid,
  output [19:0] io_r_resp_data_2_entry_tailSlot_lower,
  output [1:0]  io_r_resp_data_2_entry_tailSlot_tarStat,
  output [3:0]  io_r_resp_data_2_entry_pftAddr,
  output        io_r_resp_data_2_entry_carry,
  output        io_r_resp_data_2_entry_last_may_be_rvi_call,
  output        io_r_resp_data_2_entry_strong_bias_0,
  output        io_r_resp_data_2_entry_strong_bias_1,
  output [19:0] io_r_resp_data_2_tag,
  output        io_r_resp_data_3_entry_isCall,
  output        io_r_resp_data_3_entry_isRet,
  output        io_r_resp_data_3_entry_isJalr,
  output        io_r_resp_data_3_entry_valid,
  output [3:0]  io_r_resp_data_3_entry_brSlots_0_offset,
  output        io_r_resp_data_3_entry_brSlots_0_sharing,
  output        io_r_resp_data_3_entry_brSlots_0_valid,
  output [11:0] io_r_resp_data_3_entry_brSlots_0_lower,
  output [1:0]  io_r_resp_data_3_entry_brSlots_0_tarStat,
  output [3:0]  io_r_resp_data_3_entry_tailSlot_offset,
  output        io_r_resp_data_3_entry_tailSlot_sharing,
  output        io_r_resp_data_3_entry_tailSlot_valid,
  output [19:0] io_r_resp_data_3_entry_tailSlot_lower,
  output [1:0]  io_r_resp_data_3_entry_tailSlot_tarStat,
  output [3:0]  io_r_resp_data_3_entry_pftAddr,
  output        io_r_resp_data_3_entry_carry,
  output        io_r_resp_data_3_entry_last_may_be_rvi_call,
  output        io_r_resp_data_3_entry_strong_bias_0,
  output        io_r_resp_data_3_entry_strong_bias_1,
  output [19:0] io_r_resp_data_3_tag,
  input         io_w_req_valid,
  input  [8:0]  io_w_req_bits_setIdx,
  input         io_w_req_bits_data_0_entry_isCall,
  input         io_w_req_bits_data_0_entry_isRet,
  input         io_w_req_bits_data_0_entry_isJalr,
  input         io_w_req_bits_data_0_entry_valid,
  input  [3:0]  io_w_req_bits_data_0_entry_brSlots_0_offset,
  input         io_w_req_bits_data_0_entry_brSlots_0_sharing,
  input         io_w_req_bits_data_0_entry_brSlots_0_valid,
  input  [11:0] io_w_req_bits_data_0_entry_brSlots_0_lower,
  input  [1:0]  io_w_req_bits_data_0_entry_brSlots_0_tarStat,
  input  [3:0]  io_w_req_bits_data_0_entry_tailSlot_offset,
  input         io_w_req_bits_data_0_entry_tailSlot_sharing,
  input         io_w_req_bits_data_0_entry_tailSlot_valid,
  input  [19:0] io_w_req_bits_data_0_entry_tailSlot_lower,
  input  [1:0]  io_w_req_bits_data_0_entry_tailSlot_tarStat,
  input  [3:0]  io_w_req_bits_data_0_entry_pftAddr,
  input         io_w_req_bits_data_0_entry_carry,
  input         io_w_req_bits_data_0_entry_last_may_be_rvi_call,
  input         io_w_req_bits_data_0_entry_strong_bias_0,
  input         io_w_req_bits_data_0_entry_strong_bias_1,
  input  [19:0] io_w_req_bits_data_0_tag,
  input         io_w_req_bits_data_1_entry_isCall,
  input         io_w_req_bits_data_1_entry_isRet,
  input         io_w_req_bits_data_1_entry_isJalr,
  input         io_w_req_bits_data_1_entry_valid,
  input  [3:0]  io_w_req_bits_data_1_entry_brSlots_0_offset,
  input         io_w_req_bits_data_1_entry_brSlots_0_sharing,
  input         io_w_req_bits_data_1_entry_brSlots_0_valid,
  input  [11:0] io_w_req_bits_data_1_entry_brSlots_0_lower,
  input  [1:0]  io_w_req_bits_data_1_entry_brSlots_0_tarStat,
  input  [3:0]  io_w_req_bits_data_1_entry_tailSlot_offset,
  input         io_w_req_bits_data_1_entry_tailSlot_sharing,
  input         io_w_req_bits_data_1_entry_tailSlot_valid,
  input  [19:0] io_w_req_bits_data_1_entry_tailSlot_lower,
  input  [1:0]  io_w_req_bits_data_1_entry_tailSlot_tarStat,
  input  [3:0]  io_w_req_bits_data_1_entry_pftAddr,
  input         io_w_req_bits_data_1_entry_carry,
  input         io_w_req_bits_data_1_entry_last_may_be_rvi_call,
  input         io_w_req_bits_data_1_entry_strong_bias_0,
  input         io_w_req_bits_data_1_entry_strong_bias_1,
  input  [19:0] io_w_req_bits_data_1_tag,
  input         io_w_req_bits_data_2_entry_isCall,
  input         io_w_req_bits_data_2_entry_isRet,
  input         io_w_req_bits_data_2_entry_isJalr,
  input         io_w_req_bits_data_2_entry_valid,
  input  [3:0]  io_w_req_bits_data_2_entry_brSlots_0_offset,
  input         io_w_req_bits_data_2_entry_brSlots_0_sharing,
  input         io_w_req_bits_data_2_entry_brSlots_0_valid,
  input  [11:0] io_w_req_bits_data_2_entry_brSlots_0_lower,
  input  [1:0]  io_w_req_bits_data_2_entry_brSlots_0_tarStat,
  input  [3:0]  io_w_req_bits_data_2_entry_tailSlot_offset,
  input         io_w_req_bits_data_2_entry_tailSlot_sharing,
  input         io_w_req_bits_data_2_entry_tailSlot_valid,
  input  [19:0] io_w_req_bits_data_2_entry_tailSlot_lower,
  input  [1:0]  io_w_req_bits_data_2_entry_tailSlot_tarStat,
  input  [3:0]  io_w_req_bits_data_2_entry_pftAddr,
  input         io_w_req_bits_data_2_entry_carry,
  input         io_w_req_bits_data_2_entry_last_may_be_rvi_call,
  input         io_w_req_bits_data_2_entry_strong_bias_0,
  input         io_w_req_bits_data_2_entry_strong_bias_1,
  input  [19:0] io_w_req_bits_data_2_tag,
  input         io_w_req_bits_data_3_entry_isCall,
  input         io_w_req_bits_data_3_entry_isRet,
  input         io_w_req_bits_data_3_entry_isJalr,
  input         io_w_req_bits_data_3_entry_valid,
  input  [3:0]  io_w_req_bits_data_3_entry_brSlots_0_offset,
  input         io_w_req_bits_data_3_entry_brSlots_0_sharing,
  input         io_w_req_bits_data_3_entry_brSlots_0_valid,
  input  [11:0] io_w_req_bits_data_3_entry_brSlots_0_lower,
  input  [1:0]  io_w_req_bits_data_3_entry_brSlots_0_tarStat,
  input  [3:0]  io_w_req_bits_data_3_entry_tailSlot_offset,
  input         io_w_req_bits_data_3_entry_tailSlot_sharing,
  input         io_w_req_bits_data_3_entry_tailSlot_valid,
  input  [19:0] io_w_req_bits_data_3_entry_tailSlot_lower,
  input  [1:0]  io_w_req_bits_data_3_entry_tailSlot_tarStat,
  input  [3:0]  io_w_req_bits_data_3_entry_pftAddr,
  input         io_w_req_bits_data_3_entry_carry,
  input         io_w_req_bits_data_3_entry_last_may_be_rvi_call,
  input         io_w_req_bits_data_3_entry_strong_bias_0,
  input         io_w_req_bits_data_3_entry_strong_bias_1,
  input  [19:0] io_w_req_bits_data_3_tag,
  input  [3:0]  io_w_req_bits_waymask,
  input  [9:0]  boreChildrenBd_bore_addr,
  input  [9:0]  boreChildrenBd_bore_addr_rd,
  input  [39:0] boreChildrenBd_bore_wdata,
  input  [3:0]  boreChildrenBd_bore_wmask,
  input         boreChildrenBd_bore_re,
  input         boreChildrenBd_bore_we,
  output [39:0] boreChildrenBd_bore_rdata,
  input         boreChildrenBd_bore_ack,
  input         boreChildrenBd_bore_selectedOH,
  input  [5:0]  boreChildrenBd_bore_array,
  input  [9:0]  boreChildrenBd_bore_1_addr,
  input  [9:0]  boreChildrenBd_bore_1_addr_rd,
  input  [39:0] boreChildrenBd_bore_1_wdata,
  input  [3:0]  boreChildrenBd_bore_1_wmask,
  input         boreChildrenBd_bore_1_re,
  input         boreChildrenBd_bore_1_we,
  output [39:0] boreChildrenBd_bore_1_rdata,
  input         boreChildrenBd_bore_1_ack,
  input         boreChildrenBd_bore_1_selectedOH,
  input  [5:0]  boreChildrenBd_bore_1_array,
  input  [9:0]  boreChildrenBd_bore_2_addr,
  input  [9:0]  boreChildrenBd_bore_2_addr_rd,
  input  [39:0] boreChildrenBd_bore_2_wdata,
  input  [3:0]  boreChildrenBd_bore_2_wmask,
  input         boreChildrenBd_bore_2_re,
  input         boreChildrenBd_bore_2_we,
  output [39:0] boreChildrenBd_bore_2_rdata,
  input         boreChildrenBd_bore_2_ack,
  input         boreChildrenBd_bore_2_selectedOH,
  input  [5:0]  boreChildrenBd_bore_2_array,
  input  [9:0]  boreChildrenBd_bore_3_addr,
  input  [9:0]  boreChildrenBd_bore_3_addr_rd,
  input  [39:0] boreChildrenBd_bore_3_wdata,
  input  [3:0]  boreChildrenBd_bore_3_wmask,
  input         boreChildrenBd_bore_3_re,
  input         boreChildrenBd_bore_3_we,
  output [39:0] boreChildrenBd_bore_3_rdata,
  input         boreChildrenBd_bore_3_ack,
  input         boreChildrenBd_bore_3_selectedOH,
  input  [5:0]  boreChildrenBd_bore_3_array,
  input  [9:0]  boreChildrenBd_bore_4_addr,
  input  [9:0]  boreChildrenBd_bore_4_addr_rd,
  input  [39:0] boreChildrenBd_bore_4_wdata,
  input  [3:0]  boreChildrenBd_bore_4_wmask,
  input         boreChildrenBd_bore_4_re,
  input         boreChildrenBd_bore_4_we,
  output [39:0] boreChildrenBd_bore_4_rdata,
  input         boreChildrenBd_bore_4_ack,
  input         boreChildrenBd_bore_4_selectedOH,
  input  [5:0]  boreChildrenBd_bore_4_array,
  input  [9:0]  boreChildrenBd_bore_5_addr,
  input  [9:0]  boreChildrenBd_bore_5_addr_rd,
  input  [39:0] boreChildrenBd_bore_5_wdata,
  input  [3:0]  boreChildrenBd_bore_5_wmask,
  input         boreChildrenBd_bore_5_re,
  input         boreChildrenBd_bore_5_we,
  output [39:0] boreChildrenBd_bore_5_rdata,
  input         boreChildrenBd_bore_5_ack,
  input         boreChildrenBd_bore_5_selectedOH,
  input  [5:0]  boreChildrenBd_bore_5_array,
  input  [9:0]  boreChildrenBd_bore_6_addr,
  input  [9:0]  boreChildrenBd_bore_6_addr_rd,
  input  [39:0] boreChildrenBd_bore_6_wdata,
  input  [3:0]  boreChildrenBd_bore_6_wmask,
  input         boreChildrenBd_bore_6_re,
  input         boreChildrenBd_bore_6_we,
  output [39:0] boreChildrenBd_bore_6_rdata,
  input         boreChildrenBd_bore_6_ack,
  input         boreChildrenBd_bore_6_selectedOH,
  input  [5:0]  boreChildrenBd_bore_6_array,
  input  [9:0]  boreChildrenBd_bore_7_addr,
  input  [9:0]  boreChildrenBd_bore_7_addr_rd,
  input  [39:0] boreChildrenBd_bore_7_wdata,
  input  [3:0]  boreChildrenBd_bore_7_wmask,
  input         boreChildrenBd_bore_7_re,
  input         boreChildrenBd_bore_7_we,
  output [39:0] boreChildrenBd_bore_7_rdata,
  input         boreChildrenBd_bore_7_ack,
  input         boreChildrenBd_bore_7_selectedOH,
  input  [5:0]  boreChildrenBd_bore_7_array,
  input         sigFromSrams_bore_ram_hold,
  input         sigFromSrams_bore_ram_bypass,
  input         sigFromSrams_bore_ram_bp_clken,
  input         sigFromSrams_bore_ram_aux_clk,
  input         sigFromSrams_bore_ram_aux_ckbp,
  input         sigFromSrams_bore_ram_mcp_hold,
  input         sigFromSrams_bore_cgen,
  input         sigFromSrams_bore_1_ram_hold,
  input         sigFromSrams_bore_1_ram_bypass,
  input         sigFromSrams_bore_1_ram_bp_clken,
  input         sigFromSrams_bore_1_ram_aux_clk,
  input         sigFromSrams_bore_1_ram_aux_ckbp,
  input         sigFromSrams_bore_1_ram_mcp_hold,
  input         sigFromSrams_bore_1_cgen,
  input         sigFromSrams_bore_2_ram_hold,
  input         sigFromSrams_bore_2_ram_bypass,
  input         sigFromSrams_bore_2_ram_bp_clken,
  input         sigFromSrams_bore_2_ram_aux_clk,
  input         sigFromSrams_bore_2_ram_aux_ckbp,
  input         sigFromSrams_bore_2_ram_mcp_hold,
  input         sigFromSrams_bore_2_cgen,
  input         sigFromSrams_bore_3_ram_hold,
  input         sigFromSrams_bore_3_ram_bypass,
  input         sigFromSrams_bore_3_ram_bp_clken,
  input         sigFromSrams_bore_3_ram_aux_clk,
  input         sigFromSrams_bore_3_ram_aux_ckbp,
  input         sigFromSrams_bore_3_ram_mcp_hold,
  input         sigFromSrams_bore_3_cgen,
  input         sigFromSrams_bore_4_ram_hold,
  input         sigFromSrams_bore_4_ram_bypass,
  input         sigFromSrams_bore_4_ram_bp_clken,
  input         sigFromSrams_bore_4_ram_aux_clk,
  input         sigFromSrams_bore_4_ram_aux_ckbp,
  input         sigFromSrams_bore_4_ram_mcp_hold,
  input         sigFromSrams_bore_4_cgen,
  input         sigFromSrams_bore_5_ram_hold,
  input         sigFromSrams_bore_5_ram_bypass,
  input         sigFromSrams_bore_5_ram_bp_clken,
  input         sigFromSrams_bore_5_ram_aux_clk,
  input         sigFromSrams_bore_5_ram_aux_ckbp,
  input         sigFromSrams_bore_5_ram_mcp_hold,
  input         sigFromSrams_bore_5_cgen,
  input         sigFromSrams_bore_6_ram_hold,
  input         sigFromSrams_bore_6_ram_bypass,
  input         sigFromSrams_bore_6_ram_bp_clken,
  input         sigFromSrams_bore_6_ram_aux_clk,
  input         sigFromSrams_bore_6_ram_aux_ckbp,
  input         sigFromSrams_bore_6_ram_mcp_hold,
  input         sigFromSrams_bore_6_cgen,
  input         sigFromSrams_bore_7_ram_hold,
  input         sigFromSrams_bore_7_ram_bypass,
  input         sigFromSrams_bore_7_ram_bp_clken,
  input         sigFromSrams_bore_7_ram_aux_clk,
  input         sigFromSrams_bore_7_ram_aux_ckbp,
  input         sigFromSrams_bore_7_ram_mcp_hold,
  input         sigFromSrams_bore_7_cgen
);

  wire [9:0] _array_0_0_7_io_r_resp_data_0;
  wire [9:0] _array_0_0_7_io_r_resp_data_1;
  wire [9:0] _array_0_0_7_io_r_resp_data_2;
  wire [9:0] _array_0_0_7_io_r_resp_data_3;
  wire [9:0] _array_0_0_6_io_r_resp_data_0;
  wire [9:0] _array_0_0_6_io_r_resp_data_1;
  wire [9:0] _array_0_0_6_io_r_resp_data_2;
  wire [9:0] _array_0_0_6_io_r_resp_data_3;
  wire [9:0] _array_0_0_5_io_r_resp_data_0;
  wire [9:0] _array_0_0_5_io_r_resp_data_1;
  wire [9:0] _array_0_0_5_io_r_resp_data_2;
  wire [9:0] _array_0_0_5_io_r_resp_data_3;
  wire [9:0] _array_0_0_4_io_r_resp_data_0;
  wire [9:0] _array_0_0_4_io_r_resp_data_1;
  wire [9:0] _array_0_0_4_io_r_resp_data_2;
  wire [9:0] _array_0_0_4_io_r_resp_data_3;
  wire [9:0] _array_0_0_3_io_r_resp_data_0;
  wire [9:0] _array_0_0_3_io_r_resp_data_1;
  wire [9:0] _array_0_0_3_io_r_resp_data_2;
  wire [9:0] _array_0_0_3_io_r_resp_data_3;
  wire [9:0] _array_0_0_2_io_r_resp_data_0;
  wire [9:0] _array_0_0_2_io_r_resp_data_1;
  wire [9:0] _array_0_0_2_io_r_resp_data_2;
  wire [9:0] _array_0_0_2_io_r_resp_data_3;
  wire [9:0] _array_0_0_1_io_r_resp_data_0;
  wire [9:0] _array_0_0_1_io_r_resp_data_1;
  wire [9:0] _array_0_0_1_io_r_resp_data_2;
  wire [9:0] _array_0_0_1_io_r_resp_data_3;
  wire [9:0] _array_0_0_0_io_r_resp_data_0;
  wire [9:0] _array_0_0_0_io_r_resp_data_1;
  wire [9:0] _array_0_0_0_io_r_resp_data_2;
  wire [9:0] _array_0_0_0_io_r_resp_data_3;
  SRAMTemplate_36 array_0_0_0 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_ready                 (io_r_req_ready),
    .io_r_req_valid                 (io_r_req_valid),
    .io_r_req_bits_setIdx           (io_r_req_bits_setIdx),
    .io_r_resp_data_0               (_array_0_0_0_io_r_resp_data_0),
    .io_r_resp_data_1               (_array_0_0_0_io_r_resp_data_1),
    .io_r_resp_data_2               (_array_0_0_0_io_r_resp_data_2),
    .io_r_resp_data_3               (_array_0_0_0_io_r_resp_data_3),
    .io_w_req_valid                 (io_w_req_valid),
    .io_w_req_bits_setIdx           (io_w_req_bits_setIdx),
    .io_w_req_bits_data_0           (io_w_req_bits_data_0_tag[9:0]),
    .io_w_req_bits_data_1           (io_w_req_bits_data_1_tag[9:0]),
    .io_w_req_bits_data_2           (io_w_req_bits_data_2_tag[9:0]),
    .io_w_req_bits_data_3           (io_w_req_bits_data_3_tag[9:0]),
    .io_w_req_bits_waymask          (io_w_req_bits_waymask),
    .io_broadcast_ram_hold          (sigFromSrams_bore_ram_hold),
    .io_broadcast_ram_bypass        (sigFromSrams_bore_ram_bypass),
    .io_broadcast_ram_bp_clken      (sigFromSrams_bore_ram_bp_clken),
    .io_broadcast_ram_aux_clk       (sigFromSrams_bore_ram_aux_clk),
    .io_broadcast_ram_aux_ckbp      (sigFromSrams_bore_ram_aux_ckbp),
    .io_broadcast_ram_mcp_hold      (sigFromSrams_bore_ram_mcp_hold),
    .io_broadcast_ram_ctl           (64'h0),
    .io_broadcast_cgen              (sigFromSrams_bore_cgen),
    .boreChildrenBd_bore_addr       (boreChildrenBd_bore_addr),
    .boreChildrenBd_bore_addr_rd    (boreChildrenBd_bore_addr_rd),
    .boreChildrenBd_bore_wdata      (boreChildrenBd_bore_wdata),
    .boreChildrenBd_bore_wmask      (boreChildrenBd_bore_wmask),
    .boreChildrenBd_bore_re         (boreChildrenBd_bore_re),
    .boreChildrenBd_bore_we         (boreChildrenBd_bore_we),
    .boreChildrenBd_bore_rdata      (boreChildrenBd_bore_rdata),
    .boreChildrenBd_bore_ack        (boreChildrenBd_bore_ack),
    .boreChildrenBd_bore_selectedOH (boreChildrenBd_bore_selectedOH),
    .boreChildrenBd_bore_array      (boreChildrenBd_bore_array)
  );
  SRAMTemplate_36 array_0_0_1 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_ready                 (/* unused */),
    .io_r_req_valid                 (io_r_req_valid),
    .io_r_req_bits_setIdx           (io_r_req_bits_setIdx),
    .io_r_resp_data_0               (_array_0_0_1_io_r_resp_data_0),
    .io_r_resp_data_1               (_array_0_0_1_io_r_resp_data_1),
    .io_r_resp_data_2               (_array_0_0_1_io_r_resp_data_2),
    .io_r_resp_data_3               (_array_0_0_1_io_r_resp_data_3),
    .io_w_req_valid                 (io_w_req_valid),
    .io_w_req_bits_setIdx           (io_w_req_bits_setIdx),
    .io_w_req_bits_data_0           (io_w_req_bits_data_0_tag[19:10]),
    .io_w_req_bits_data_1           (io_w_req_bits_data_1_tag[19:10]),
    .io_w_req_bits_data_2           (io_w_req_bits_data_2_tag[19:10]),
    .io_w_req_bits_data_3           (io_w_req_bits_data_3_tag[19:10]),
    .io_w_req_bits_waymask          (io_w_req_bits_waymask),
    .io_broadcast_ram_hold          (sigFromSrams_bore_1_ram_hold),
    .io_broadcast_ram_bypass        (sigFromSrams_bore_1_ram_bypass),
    .io_broadcast_ram_bp_clken      (sigFromSrams_bore_1_ram_bp_clken),
    .io_broadcast_ram_aux_clk       (sigFromSrams_bore_1_ram_aux_clk),
    .io_broadcast_ram_aux_ckbp      (sigFromSrams_bore_1_ram_aux_ckbp),
    .io_broadcast_ram_mcp_hold      (sigFromSrams_bore_1_ram_mcp_hold),
    .io_broadcast_ram_ctl           (64'h0),
    .io_broadcast_cgen              (sigFromSrams_bore_1_cgen),
    .boreChildrenBd_bore_addr       (boreChildrenBd_bore_1_addr),
    .boreChildrenBd_bore_addr_rd    (boreChildrenBd_bore_1_addr_rd),
    .boreChildrenBd_bore_wdata      (boreChildrenBd_bore_1_wdata),
    .boreChildrenBd_bore_wmask      (boreChildrenBd_bore_1_wmask),
    .boreChildrenBd_bore_re         (boreChildrenBd_bore_1_re),
    .boreChildrenBd_bore_we         (boreChildrenBd_bore_1_we),
    .boreChildrenBd_bore_rdata      (boreChildrenBd_bore_1_rdata),
    .boreChildrenBd_bore_ack        (boreChildrenBd_bore_1_ack),
    .boreChildrenBd_bore_selectedOH (boreChildrenBd_bore_1_selectedOH),
    .boreChildrenBd_bore_array      (boreChildrenBd_bore_1_array)
  );
  SRAMTemplate_36 array_0_0_2 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_ready                 (/* unused */),
    .io_r_req_valid                 (io_r_req_valid),
    .io_r_req_bits_setIdx           (io_r_req_bits_setIdx),
    .io_r_resp_data_0               (_array_0_0_2_io_r_resp_data_0),
    .io_r_resp_data_1               (_array_0_0_2_io_r_resp_data_1),
    .io_r_resp_data_2               (_array_0_0_2_io_r_resp_data_2),
    .io_r_resp_data_3               (_array_0_0_2_io_r_resp_data_3),
    .io_w_req_valid                 (io_w_req_valid),
    .io_w_req_bits_setIdx           (io_w_req_bits_setIdx),
    .io_w_req_bits_data_0
      ({io_w_req_bits_data_0_entry_tailSlot_tarStat,
        io_w_req_bits_data_0_entry_pftAddr,
        io_w_req_bits_data_0_entry_carry,
        io_w_req_bits_data_0_entry_last_may_be_rvi_call,
        io_w_req_bits_data_0_entry_strong_bias_1,
        io_w_req_bits_data_0_entry_strong_bias_0}),
    .io_w_req_bits_data_1
      ({io_w_req_bits_data_1_entry_tailSlot_tarStat,
        io_w_req_bits_data_1_entry_pftAddr,
        io_w_req_bits_data_1_entry_carry,
        io_w_req_bits_data_1_entry_last_may_be_rvi_call,
        io_w_req_bits_data_1_entry_strong_bias_1,
        io_w_req_bits_data_1_entry_strong_bias_0}),
    .io_w_req_bits_data_2
      ({io_w_req_bits_data_2_entry_tailSlot_tarStat,
        io_w_req_bits_data_2_entry_pftAddr,
        io_w_req_bits_data_2_entry_carry,
        io_w_req_bits_data_2_entry_last_may_be_rvi_call,
        io_w_req_bits_data_2_entry_strong_bias_1,
        io_w_req_bits_data_2_entry_strong_bias_0}),
    .io_w_req_bits_data_3
      ({io_w_req_bits_data_3_entry_tailSlot_tarStat,
        io_w_req_bits_data_3_entry_pftAddr,
        io_w_req_bits_data_3_entry_carry,
        io_w_req_bits_data_3_entry_last_may_be_rvi_call,
        io_w_req_bits_data_3_entry_strong_bias_1,
        io_w_req_bits_data_3_entry_strong_bias_0}),
    .io_w_req_bits_waymask          (io_w_req_bits_waymask),
    .io_broadcast_ram_hold          (sigFromSrams_bore_2_ram_hold),
    .io_broadcast_ram_bypass        (sigFromSrams_bore_2_ram_bypass),
    .io_broadcast_ram_bp_clken      (sigFromSrams_bore_2_ram_bp_clken),
    .io_broadcast_ram_aux_clk       (sigFromSrams_bore_2_ram_aux_clk),
    .io_broadcast_ram_aux_ckbp      (sigFromSrams_bore_2_ram_aux_ckbp),
    .io_broadcast_ram_mcp_hold      (sigFromSrams_bore_2_ram_mcp_hold),
    .io_broadcast_ram_ctl           (64'h0),
    .io_broadcast_cgen              (sigFromSrams_bore_2_cgen),
    .boreChildrenBd_bore_addr       (boreChildrenBd_bore_2_addr),
    .boreChildrenBd_bore_addr_rd    (boreChildrenBd_bore_2_addr_rd),
    .boreChildrenBd_bore_wdata      (boreChildrenBd_bore_2_wdata),
    .boreChildrenBd_bore_wmask      (boreChildrenBd_bore_2_wmask),
    .boreChildrenBd_bore_re         (boreChildrenBd_bore_2_re),
    .boreChildrenBd_bore_we         (boreChildrenBd_bore_2_we),
    .boreChildrenBd_bore_rdata      (boreChildrenBd_bore_2_rdata),
    .boreChildrenBd_bore_ack        (boreChildrenBd_bore_2_ack),
    .boreChildrenBd_bore_selectedOH (boreChildrenBd_bore_2_selectedOH),
    .boreChildrenBd_bore_array      (boreChildrenBd_bore_2_array)
  );
  SRAMTemplate_36 array_0_0_3 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_ready                 (/* unused */),
    .io_r_req_valid                 (io_r_req_valid),
    .io_r_req_bits_setIdx           (io_r_req_bits_setIdx),
    .io_r_resp_data_0               (_array_0_0_3_io_r_resp_data_0),
    .io_r_resp_data_1               (_array_0_0_3_io_r_resp_data_1),
    .io_r_resp_data_2               (_array_0_0_3_io_r_resp_data_2),
    .io_r_resp_data_3               (_array_0_0_3_io_r_resp_data_3),
    .io_w_req_valid                 (io_w_req_valid),
    .io_w_req_bits_setIdx           (io_w_req_bits_setIdx),
    .io_w_req_bits_data_0           (io_w_req_bits_data_0_entry_tailSlot_lower[9:0]),
    .io_w_req_bits_data_1           (io_w_req_bits_data_1_entry_tailSlot_lower[9:0]),
    .io_w_req_bits_data_2           (io_w_req_bits_data_2_entry_tailSlot_lower[9:0]),
    .io_w_req_bits_data_3           (io_w_req_bits_data_3_entry_tailSlot_lower[9:0]),
    .io_w_req_bits_waymask          (io_w_req_bits_waymask),
    .io_broadcast_ram_hold          (sigFromSrams_bore_3_ram_hold),
    .io_broadcast_ram_bypass        (sigFromSrams_bore_3_ram_bypass),
    .io_broadcast_ram_bp_clken      (sigFromSrams_bore_3_ram_bp_clken),
    .io_broadcast_ram_aux_clk       (sigFromSrams_bore_3_ram_aux_clk),
    .io_broadcast_ram_aux_ckbp      (sigFromSrams_bore_3_ram_aux_ckbp),
    .io_broadcast_ram_mcp_hold      (sigFromSrams_bore_3_ram_mcp_hold),
    .io_broadcast_ram_ctl           (64'h0),
    .io_broadcast_cgen              (sigFromSrams_bore_3_cgen),
    .boreChildrenBd_bore_addr       (boreChildrenBd_bore_3_addr),
    .boreChildrenBd_bore_addr_rd    (boreChildrenBd_bore_3_addr_rd),
    .boreChildrenBd_bore_wdata      (boreChildrenBd_bore_3_wdata),
    .boreChildrenBd_bore_wmask      (boreChildrenBd_bore_3_wmask),
    .boreChildrenBd_bore_re         (boreChildrenBd_bore_3_re),
    .boreChildrenBd_bore_we         (boreChildrenBd_bore_3_we),
    .boreChildrenBd_bore_rdata      (boreChildrenBd_bore_3_rdata),
    .boreChildrenBd_bore_ack        (boreChildrenBd_bore_3_ack),
    .boreChildrenBd_bore_selectedOH (boreChildrenBd_bore_3_selectedOH),
    .boreChildrenBd_bore_array      (boreChildrenBd_bore_3_array)
  );
  SRAMTemplate_36 array_0_0_4 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_ready                 (/* unused */),
    .io_r_req_valid                 (io_r_req_valid),
    .io_r_req_bits_setIdx           (io_r_req_bits_setIdx),
    .io_r_resp_data_0               (_array_0_0_4_io_r_resp_data_0),
    .io_r_resp_data_1               (_array_0_0_4_io_r_resp_data_1),
    .io_r_resp_data_2               (_array_0_0_4_io_r_resp_data_2),
    .io_r_resp_data_3               (_array_0_0_4_io_r_resp_data_3),
    .io_w_req_valid                 (io_w_req_valid),
    .io_w_req_bits_setIdx           (io_w_req_bits_setIdx),
    .io_w_req_bits_data_0           (io_w_req_bits_data_0_entry_tailSlot_lower[19:10]),
    .io_w_req_bits_data_1           (io_w_req_bits_data_1_entry_tailSlot_lower[19:10]),
    .io_w_req_bits_data_2           (io_w_req_bits_data_2_entry_tailSlot_lower[19:10]),
    .io_w_req_bits_data_3           (io_w_req_bits_data_3_entry_tailSlot_lower[19:10]),
    .io_w_req_bits_waymask          (io_w_req_bits_waymask),
    .io_broadcast_ram_hold          (sigFromSrams_bore_4_ram_hold),
    .io_broadcast_ram_bypass        (sigFromSrams_bore_4_ram_bypass),
    .io_broadcast_ram_bp_clken      (sigFromSrams_bore_4_ram_bp_clken),
    .io_broadcast_ram_aux_clk       (sigFromSrams_bore_4_ram_aux_clk),
    .io_broadcast_ram_aux_ckbp      (sigFromSrams_bore_4_ram_aux_ckbp),
    .io_broadcast_ram_mcp_hold      (sigFromSrams_bore_4_ram_mcp_hold),
    .io_broadcast_ram_ctl           (64'h0),
    .io_broadcast_cgen              (sigFromSrams_bore_4_cgen),
    .boreChildrenBd_bore_addr       (boreChildrenBd_bore_4_addr),
    .boreChildrenBd_bore_addr_rd    (boreChildrenBd_bore_4_addr_rd),
    .boreChildrenBd_bore_wdata      (boreChildrenBd_bore_4_wdata),
    .boreChildrenBd_bore_wmask      (boreChildrenBd_bore_4_wmask),
    .boreChildrenBd_bore_re         (boreChildrenBd_bore_4_re),
    .boreChildrenBd_bore_we         (boreChildrenBd_bore_4_we),
    .boreChildrenBd_bore_rdata      (boreChildrenBd_bore_4_rdata),
    .boreChildrenBd_bore_ack        (boreChildrenBd_bore_4_ack),
    .boreChildrenBd_bore_selectedOH (boreChildrenBd_bore_4_selectedOH),
    .boreChildrenBd_bore_array      (boreChildrenBd_bore_4_array)
  );
  SRAMTemplate_36 array_0_0_5 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_ready                 (/* unused */),
    .io_r_req_valid                 (io_r_req_valid),
    .io_r_req_bits_setIdx           (io_r_req_bits_setIdx),
    .io_r_resp_data_0               (_array_0_0_5_io_r_resp_data_0),
    .io_r_resp_data_1               (_array_0_0_5_io_r_resp_data_1),
    .io_r_resp_data_2               (_array_0_0_5_io_r_resp_data_2),
    .io_r_resp_data_3               (_array_0_0_5_io_r_resp_data_3),
    .io_w_req_valid                 (io_w_req_valid),
    .io_w_req_bits_setIdx           (io_w_req_bits_setIdx),
    .io_w_req_bits_data_0
      ({io_w_req_bits_data_0_entry_brSlots_0_lower[1:0],
        io_w_req_bits_data_0_entry_brSlots_0_tarStat,
        io_w_req_bits_data_0_entry_tailSlot_offset,
        io_w_req_bits_data_0_entry_tailSlot_sharing,
        io_w_req_bits_data_0_entry_tailSlot_valid}),
    .io_w_req_bits_data_1
      ({io_w_req_bits_data_1_entry_brSlots_0_lower[1:0],
        io_w_req_bits_data_1_entry_brSlots_0_tarStat,
        io_w_req_bits_data_1_entry_tailSlot_offset,
        io_w_req_bits_data_1_entry_tailSlot_sharing,
        io_w_req_bits_data_1_entry_tailSlot_valid}),
    .io_w_req_bits_data_2
      ({io_w_req_bits_data_2_entry_brSlots_0_lower[1:0],
        io_w_req_bits_data_2_entry_brSlots_0_tarStat,
        io_w_req_bits_data_2_entry_tailSlot_offset,
        io_w_req_bits_data_2_entry_tailSlot_sharing,
        io_w_req_bits_data_2_entry_tailSlot_valid}),
    .io_w_req_bits_data_3
      ({io_w_req_bits_data_3_entry_brSlots_0_lower[1:0],
        io_w_req_bits_data_3_entry_brSlots_0_tarStat,
        io_w_req_bits_data_3_entry_tailSlot_offset,
        io_w_req_bits_data_3_entry_tailSlot_sharing,
        io_w_req_bits_data_3_entry_tailSlot_valid}),
    .io_w_req_bits_waymask          (io_w_req_bits_waymask),
    .io_broadcast_ram_hold          (sigFromSrams_bore_5_ram_hold),
    .io_broadcast_ram_bypass        (sigFromSrams_bore_5_ram_bypass),
    .io_broadcast_ram_bp_clken      (sigFromSrams_bore_5_ram_bp_clken),
    .io_broadcast_ram_aux_clk       (sigFromSrams_bore_5_ram_aux_clk),
    .io_broadcast_ram_aux_ckbp      (sigFromSrams_bore_5_ram_aux_ckbp),
    .io_broadcast_ram_mcp_hold      (sigFromSrams_bore_5_ram_mcp_hold),
    .io_broadcast_ram_ctl           (64'h0),
    .io_broadcast_cgen              (sigFromSrams_bore_5_cgen),
    .boreChildrenBd_bore_addr       (boreChildrenBd_bore_5_addr),
    .boreChildrenBd_bore_addr_rd    (boreChildrenBd_bore_5_addr_rd),
    .boreChildrenBd_bore_wdata      (boreChildrenBd_bore_5_wdata),
    .boreChildrenBd_bore_wmask      (boreChildrenBd_bore_5_wmask),
    .boreChildrenBd_bore_re         (boreChildrenBd_bore_5_re),
    .boreChildrenBd_bore_we         (boreChildrenBd_bore_5_we),
    .boreChildrenBd_bore_rdata      (boreChildrenBd_bore_5_rdata),
    .boreChildrenBd_bore_ack        (boreChildrenBd_bore_5_ack),
    .boreChildrenBd_bore_selectedOH (boreChildrenBd_bore_5_selectedOH),
    .boreChildrenBd_bore_array      (boreChildrenBd_bore_5_array)
  );
  SRAMTemplate_36 array_0_0_6 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_ready                 (/* unused */),
    .io_r_req_valid                 (io_r_req_valid),
    .io_r_req_bits_setIdx           (io_r_req_bits_setIdx),
    .io_r_resp_data_0               (_array_0_0_6_io_r_resp_data_0),
    .io_r_resp_data_1               (_array_0_0_6_io_r_resp_data_1),
    .io_r_resp_data_2               (_array_0_0_6_io_r_resp_data_2),
    .io_r_resp_data_3               (_array_0_0_6_io_r_resp_data_3),
    .io_w_req_valid                 (io_w_req_valid),
    .io_w_req_bits_setIdx           (io_w_req_bits_setIdx),
    .io_w_req_bits_data_0           (io_w_req_bits_data_0_entry_brSlots_0_lower[11:2]),
    .io_w_req_bits_data_1           (io_w_req_bits_data_1_entry_brSlots_0_lower[11:2]),
    .io_w_req_bits_data_2           (io_w_req_bits_data_2_entry_brSlots_0_lower[11:2]),
    .io_w_req_bits_data_3           (io_w_req_bits_data_3_entry_brSlots_0_lower[11:2]),
    .io_w_req_bits_waymask          (io_w_req_bits_waymask),
    .io_broadcast_ram_hold          (sigFromSrams_bore_6_ram_hold),
    .io_broadcast_ram_bypass        (sigFromSrams_bore_6_ram_bypass),
    .io_broadcast_ram_bp_clken      (sigFromSrams_bore_6_ram_bp_clken),
    .io_broadcast_ram_aux_clk       (sigFromSrams_bore_6_ram_aux_clk),
    .io_broadcast_ram_aux_ckbp      (sigFromSrams_bore_6_ram_aux_ckbp),
    .io_broadcast_ram_mcp_hold      (sigFromSrams_bore_6_ram_mcp_hold),
    .io_broadcast_ram_ctl           (64'h0),
    .io_broadcast_cgen              (sigFromSrams_bore_6_cgen),
    .boreChildrenBd_bore_addr       (boreChildrenBd_bore_6_addr),
    .boreChildrenBd_bore_addr_rd    (boreChildrenBd_bore_6_addr_rd),
    .boreChildrenBd_bore_wdata      (boreChildrenBd_bore_6_wdata),
    .boreChildrenBd_bore_wmask      (boreChildrenBd_bore_6_wmask),
    .boreChildrenBd_bore_re         (boreChildrenBd_bore_6_re),
    .boreChildrenBd_bore_we         (boreChildrenBd_bore_6_we),
    .boreChildrenBd_bore_rdata      (boreChildrenBd_bore_6_rdata),
    .boreChildrenBd_bore_ack        (boreChildrenBd_bore_6_ack),
    .boreChildrenBd_bore_selectedOH (boreChildrenBd_bore_6_selectedOH),
    .boreChildrenBd_bore_array      (boreChildrenBd_bore_6_array)
  );
  SRAMTemplate_36 array_0_0_7 (
    .clock                          (clock),
    .reset                          (reset),
    .io_r_req_ready                 (/* unused */),
    .io_r_req_valid                 (io_r_req_valid),
    .io_r_req_bits_setIdx           (io_r_req_bits_setIdx),
    .io_r_resp_data_0               (_array_0_0_7_io_r_resp_data_0),
    .io_r_resp_data_1               (_array_0_0_7_io_r_resp_data_1),
    .io_r_resp_data_2               (_array_0_0_7_io_r_resp_data_2),
    .io_r_resp_data_3               (_array_0_0_7_io_r_resp_data_3),
    .io_w_req_valid                 (io_w_req_valid),
    .io_w_req_bits_setIdx           (io_w_req_bits_setIdx),
    .io_w_req_bits_data_0
      ({io_w_req_bits_data_0_entry_isCall,
        io_w_req_bits_data_0_entry_isRet,
        io_w_req_bits_data_0_entry_isJalr,
        io_w_req_bits_data_0_entry_valid,
        io_w_req_bits_data_0_entry_brSlots_0_offset,
        io_w_req_bits_data_0_entry_brSlots_0_sharing,
        io_w_req_bits_data_0_entry_brSlots_0_valid}),
    .io_w_req_bits_data_1
      ({io_w_req_bits_data_1_entry_isCall,
        io_w_req_bits_data_1_entry_isRet,
        io_w_req_bits_data_1_entry_isJalr,
        io_w_req_bits_data_1_entry_valid,
        io_w_req_bits_data_1_entry_brSlots_0_offset,
        io_w_req_bits_data_1_entry_brSlots_0_sharing,
        io_w_req_bits_data_1_entry_brSlots_0_valid}),
    .io_w_req_bits_data_2
      ({io_w_req_bits_data_2_entry_isCall,
        io_w_req_bits_data_2_entry_isRet,
        io_w_req_bits_data_2_entry_isJalr,
        io_w_req_bits_data_2_entry_valid,
        io_w_req_bits_data_2_entry_brSlots_0_offset,
        io_w_req_bits_data_2_entry_brSlots_0_sharing,
        io_w_req_bits_data_2_entry_brSlots_0_valid}),
    .io_w_req_bits_data_3
      ({io_w_req_bits_data_3_entry_isCall,
        io_w_req_bits_data_3_entry_isRet,
        io_w_req_bits_data_3_entry_isJalr,
        io_w_req_bits_data_3_entry_valid,
        io_w_req_bits_data_3_entry_brSlots_0_offset,
        io_w_req_bits_data_3_entry_brSlots_0_sharing,
        io_w_req_bits_data_3_entry_brSlots_0_valid}),
    .io_w_req_bits_waymask          (io_w_req_bits_waymask),
    .io_broadcast_ram_hold          (sigFromSrams_bore_7_ram_hold),
    .io_broadcast_ram_bypass        (sigFromSrams_bore_7_ram_bypass),
    .io_broadcast_ram_bp_clken      (sigFromSrams_bore_7_ram_bp_clken),
    .io_broadcast_ram_aux_clk       (sigFromSrams_bore_7_ram_aux_clk),
    .io_broadcast_ram_aux_ckbp      (sigFromSrams_bore_7_ram_aux_ckbp),
    .io_broadcast_ram_mcp_hold      (sigFromSrams_bore_7_ram_mcp_hold),
    .io_broadcast_ram_ctl           (64'h0),
    .io_broadcast_cgen              (sigFromSrams_bore_7_cgen),
    .boreChildrenBd_bore_addr       (boreChildrenBd_bore_7_addr),
    .boreChildrenBd_bore_addr_rd    (boreChildrenBd_bore_7_addr_rd),
    .boreChildrenBd_bore_wdata      (boreChildrenBd_bore_7_wdata),
    .boreChildrenBd_bore_wmask      (boreChildrenBd_bore_7_wmask),
    .boreChildrenBd_bore_re         (boreChildrenBd_bore_7_re),
    .boreChildrenBd_bore_we         (boreChildrenBd_bore_7_we),
    .boreChildrenBd_bore_rdata      (boreChildrenBd_bore_7_rdata),
    .boreChildrenBd_bore_ack        (boreChildrenBd_bore_7_ack),
    .boreChildrenBd_bore_selectedOH (boreChildrenBd_bore_7_selectedOH),
    .boreChildrenBd_bore_array      (boreChildrenBd_bore_7_array)
  );
  assign io_r_resp_data_0_entry_isCall = _array_0_0_7_io_r_resp_data_0[9];
  assign io_r_resp_data_0_entry_isRet = _array_0_0_7_io_r_resp_data_0[8];
  assign io_r_resp_data_0_entry_isJalr = _array_0_0_7_io_r_resp_data_0[7];
  assign io_r_resp_data_0_entry_valid = _array_0_0_7_io_r_resp_data_0[6];
  assign io_r_resp_data_0_entry_brSlots_0_offset = _array_0_0_7_io_r_resp_data_0[5:2];
  assign io_r_resp_data_0_entry_brSlots_0_sharing = _array_0_0_7_io_r_resp_data_0[1];
  assign io_r_resp_data_0_entry_brSlots_0_valid = _array_0_0_7_io_r_resp_data_0[0];
  assign io_r_resp_data_0_entry_brSlots_0_lower =
    {_array_0_0_6_io_r_resp_data_0, _array_0_0_5_io_r_resp_data_0[9:8]};
  assign io_r_resp_data_0_entry_brSlots_0_tarStat = _array_0_0_5_io_r_resp_data_0[7:6];
  assign io_r_resp_data_0_entry_tailSlot_offset = _array_0_0_5_io_r_resp_data_0[5:2];
  assign io_r_resp_data_0_entry_tailSlot_sharing = _array_0_0_5_io_r_resp_data_0[1];
  assign io_r_resp_data_0_entry_tailSlot_valid = _array_0_0_5_io_r_resp_data_0[0];
  assign io_r_resp_data_0_entry_tailSlot_lower =
    {_array_0_0_4_io_r_resp_data_0, _array_0_0_3_io_r_resp_data_0};
  assign io_r_resp_data_0_entry_tailSlot_tarStat = _array_0_0_2_io_r_resp_data_0[9:8];
  assign io_r_resp_data_0_entry_pftAddr = _array_0_0_2_io_r_resp_data_0[7:4];
  assign io_r_resp_data_0_entry_carry = _array_0_0_2_io_r_resp_data_0[3];
  assign io_r_resp_data_0_entry_last_may_be_rvi_call = _array_0_0_2_io_r_resp_data_0[2];
  assign io_r_resp_data_0_entry_strong_bias_0 = _array_0_0_2_io_r_resp_data_0[0];
  assign io_r_resp_data_0_entry_strong_bias_1 = _array_0_0_2_io_r_resp_data_0[1];
  assign io_r_resp_data_0_tag =
    {_array_0_0_1_io_r_resp_data_0, _array_0_0_0_io_r_resp_data_0};
  assign io_r_resp_data_1_entry_isCall = _array_0_0_7_io_r_resp_data_1[9];
  assign io_r_resp_data_1_entry_isRet = _array_0_0_7_io_r_resp_data_1[8];
  assign io_r_resp_data_1_entry_isJalr = _array_0_0_7_io_r_resp_data_1[7];
  assign io_r_resp_data_1_entry_valid = _array_0_0_7_io_r_resp_data_1[6];
  assign io_r_resp_data_1_entry_brSlots_0_offset = _array_0_0_7_io_r_resp_data_1[5:2];
  assign io_r_resp_data_1_entry_brSlots_0_sharing = _array_0_0_7_io_r_resp_data_1[1];
  assign io_r_resp_data_1_entry_brSlots_0_valid = _array_0_0_7_io_r_resp_data_1[0];
  assign io_r_resp_data_1_entry_brSlots_0_lower =
    {_array_0_0_6_io_r_resp_data_1, _array_0_0_5_io_r_resp_data_1[9:8]};
  assign io_r_resp_data_1_entry_brSlots_0_tarStat = _array_0_0_5_io_r_resp_data_1[7:6];
  assign io_r_resp_data_1_entry_tailSlot_offset = _array_0_0_5_io_r_resp_data_1[5:2];
  assign io_r_resp_data_1_entry_tailSlot_sharing = _array_0_0_5_io_r_resp_data_1[1];
  assign io_r_resp_data_1_entry_tailSlot_valid = _array_0_0_5_io_r_resp_data_1[0];
  assign io_r_resp_data_1_entry_tailSlot_lower =
    {_array_0_0_4_io_r_resp_data_1, _array_0_0_3_io_r_resp_data_1};
  assign io_r_resp_data_1_entry_tailSlot_tarStat = _array_0_0_2_io_r_resp_data_1[9:8];
  assign io_r_resp_data_1_entry_pftAddr = _array_0_0_2_io_r_resp_data_1[7:4];
  assign io_r_resp_data_1_entry_carry = _array_0_0_2_io_r_resp_data_1[3];
  assign io_r_resp_data_1_entry_last_may_be_rvi_call = _array_0_0_2_io_r_resp_data_1[2];
  assign io_r_resp_data_1_entry_strong_bias_0 = _array_0_0_2_io_r_resp_data_1[0];
  assign io_r_resp_data_1_entry_strong_bias_1 = _array_0_0_2_io_r_resp_data_1[1];
  assign io_r_resp_data_1_tag =
    {_array_0_0_1_io_r_resp_data_1, _array_0_0_0_io_r_resp_data_1};
  assign io_r_resp_data_2_entry_isCall = _array_0_0_7_io_r_resp_data_2[9];
  assign io_r_resp_data_2_entry_isRet = _array_0_0_7_io_r_resp_data_2[8];
  assign io_r_resp_data_2_entry_isJalr = _array_0_0_7_io_r_resp_data_2[7];
  assign io_r_resp_data_2_entry_valid = _array_0_0_7_io_r_resp_data_2[6];
  assign io_r_resp_data_2_entry_brSlots_0_offset = _array_0_0_7_io_r_resp_data_2[5:2];
  assign io_r_resp_data_2_entry_brSlots_0_sharing = _array_0_0_7_io_r_resp_data_2[1];
  assign io_r_resp_data_2_entry_brSlots_0_valid = _array_0_0_7_io_r_resp_data_2[0];
  assign io_r_resp_data_2_entry_brSlots_0_lower =
    {_array_0_0_6_io_r_resp_data_2, _array_0_0_5_io_r_resp_data_2[9:8]};
  assign io_r_resp_data_2_entry_brSlots_0_tarStat = _array_0_0_5_io_r_resp_data_2[7:6];
  assign io_r_resp_data_2_entry_tailSlot_offset = _array_0_0_5_io_r_resp_data_2[5:2];
  assign io_r_resp_data_2_entry_tailSlot_sharing = _array_0_0_5_io_r_resp_data_2[1];
  assign io_r_resp_data_2_entry_tailSlot_valid = _array_0_0_5_io_r_resp_data_2[0];
  assign io_r_resp_data_2_entry_tailSlot_lower =
    {_array_0_0_4_io_r_resp_data_2, _array_0_0_3_io_r_resp_data_2};
  assign io_r_resp_data_2_entry_tailSlot_tarStat = _array_0_0_2_io_r_resp_data_2[9:8];
  assign io_r_resp_data_2_entry_pftAddr = _array_0_0_2_io_r_resp_data_2[7:4];
  assign io_r_resp_data_2_entry_carry = _array_0_0_2_io_r_resp_data_2[3];
  assign io_r_resp_data_2_entry_last_may_be_rvi_call = _array_0_0_2_io_r_resp_data_2[2];
  assign io_r_resp_data_2_entry_strong_bias_0 = _array_0_0_2_io_r_resp_data_2[0];
  assign io_r_resp_data_2_entry_strong_bias_1 = _array_0_0_2_io_r_resp_data_2[1];
  assign io_r_resp_data_2_tag =
    {_array_0_0_1_io_r_resp_data_2, _array_0_0_0_io_r_resp_data_2};
  assign io_r_resp_data_3_entry_isCall = _array_0_0_7_io_r_resp_data_3[9];
  assign io_r_resp_data_3_entry_isRet = _array_0_0_7_io_r_resp_data_3[8];
  assign io_r_resp_data_3_entry_isJalr = _array_0_0_7_io_r_resp_data_3[7];
  assign io_r_resp_data_3_entry_valid = _array_0_0_7_io_r_resp_data_3[6];
  assign io_r_resp_data_3_entry_brSlots_0_offset = _array_0_0_7_io_r_resp_data_3[5:2];
  assign io_r_resp_data_3_entry_brSlots_0_sharing = _array_0_0_7_io_r_resp_data_3[1];
  assign io_r_resp_data_3_entry_brSlots_0_valid = _array_0_0_7_io_r_resp_data_3[0];
  assign io_r_resp_data_3_entry_brSlots_0_lower =
    {_array_0_0_6_io_r_resp_data_3, _array_0_0_5_io_r_resp_data_3[9:8]};
  assign io_r_resp_data_3_entry_brSlots_0_tarStat = _array_0_0_5_io_r_resp_data_3[7:6];
  assign io_r_resp_data_3_entry_tailSlot_offset = _array_0_0_5_io_r_resp_data_3[5:2];
  assign io_r_resp_data_3_entry_tailSlot_sharing = _array_0_0_5_io_r_resp_data_3[1];
  assign io_r_resp_data_3_entry_tailSlot_valid = _array_0_0_5_io_r_resp_data_3[0];
  assign io_r_resp_data_3_entry_tailSlot_lower =
    {_array_0_0_4_io_r_resp_data_3, _array_0_0_3_io_r_resp_data_3};
  assign io_r_resp_data_3_entry_tailSlot_tarStat = _array_0_0_2_io_r_resp_data_3[9:8];
  assign io_r_resp_data_3_entry_pftAddr = _array_0_0_2_io_r_resp_data_3[7:4];
  assign io_r_resp_data_3_entry_carry = _array_0_0_2_io_r_resp_data_3[3];
  assign io_r_resp_data_3_entry_last_may_be_rvi_call = _array_0_0_2_io_r_resp_data_3[2];
  assign io_r_resp_data_3_entry_strong_bias_0 = _array_0_0_2_io_r_resp_data_3[0];
  assign io_r_resp_data_3_entry_strong_bias_1 = _array_0_0_2_io_r_resp_data_3[1];
  assign io_r_resp_data_3_tag =
    {_array_0_0_1_io_r_resp_data_3, _array_0_0_0_io_r_resp_data_3};
endmodule

