{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731787753810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731787753810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 22:09:13 2024 " "Processing started: Sat Nov 16 22:09:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731787753810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731787753810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off watch -c watch " "Command: quartus_map --read_settings_files=on --write_settings_files=off watch -c watch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731787753810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731787753881 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731787753881 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "watch.bdf " "Can't analyze file -- file watch.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1731787757416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse " "Found entity 1: pulse" {  } { { "pulse.v" "" { Text "/home/rares/Dev/Verilog/LSIC/pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731787757418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731787757418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "/home/rares/Dev/Verilog/LSIC/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731787757418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731787757418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file display7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "display7seg.v" "" { Text "/home/rares/Dev/Verilog/LSIC/display7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731787757418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731787757418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file display_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_handler " "Found entity 1: display_handler" {  } { { "display_handler.v" "" { Text "/home/rares/Dev/Verilog/LSIC/display_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731787757418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731787757418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file time_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_handler " "Found entity 1: time_handler" {  } { { "time_handler.v" "" { Text "/home/rares/Dev/Verilog/LSIC/time_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731787757418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731787757418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch.v 1 1 " "Found 1 design units, including 1 entities, in source file watch.v" { { "Info" "ISGN_ENTITY_NAME" "1 watch " "Found entity 1: watch" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731787757419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731787757419 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "second_tens time_handler.v(101) " "Verilog HDL Implicit Net warning at time_handler.v(101): created implicit net for \"second_tens\"" {  } { { "time_handler.v" "" { Text "/home/rares/Dev/Verilog/LSIC/time_handler.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731787757419 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pulse_1s watch.v(70) " "Verilog HDL Implicit Net warning at watch.v(70): created implicit net for \"pulse_1s\"" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731787757419 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_units_seconds watch.v(135) " "Verilog HDL Implicit Net warning at watch.v(135): created implicit net for \"a_units_seconds\"" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731787757419 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_units_seconds watch.v(137) " "Verilog HDL Implicit Net warning at watch.v(137): created implicit net for \"b_units_seconds\"" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731787757419 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_units_seconds watch.v(139) " "Verilog HDL Implicit Net warning at watch.v(139): created implicit net for \"c_units_seconds\"" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731787757419 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_units_seconds watch.v(141) " "Verilog HDL Implicit Net warning at watch.v(141): created implicit net for \"d_units_seconds\"" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731787757419 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_tens_seconds watch.v(148) " "Verilog HDL Implicit Net warning at watch.v(148): created implicit net for \"a_tens_seconds\"" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731787757419 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_tens_seconds watch.v(150) " "Verilog HDL Implicit Net warning at watch.v(150): created implicit net for \"b_tens_seconds\"" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731787757419 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_tens_seconds watch.v(152) " "Verilog HDL Implicit Net warning at watch.v(152): created implicit net for \"c_tens_seconds\"" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731787757419 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_tens_seconds watch.v(154) " "Verilog HDL Implicit Net warning at watch.v(154): created implicit net for \"d_tens_seconds\"" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731787757419 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_units_minutes watch.v(162) " "Verilog HDL Implicit Net warning at watch.v(162): created implicit net for \"a_units_minutes\"" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731787757419 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_units_minutes watch.v(164) " "Verilog HDL Implicit Net warning at watch.v(164): created implicit net for \"b_units_minutes\"" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731787757419 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_units_minutes watch.v(166) " "Verilog HDL Implicit Net warning at watch.v(166): created implicit net for \"c_units_minutes\"" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 166 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731787757419 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_units_minutes watch.v(168) " "Verilog HDL Implicit Net warning at watch.v(168): created implicit net for \"d_units_minutes\"" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731787757419 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_tens_minutes watch.v(175) " "Verilog HDL Implicit Net warning at watch.v(175): created implicit net for \"a_tens_minutes\"" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731787757419 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_tens_minutes watch.v(177) " "Verilog HDL Implicit Net warning at watch.v(177): created implicit net for \"b_tens_minutes\"" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 177 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731787757419 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_tens_minutes watch.v(179) " "Verilog HDL Implicit Net warning at watch.v(179): created implicit net for \"c_tens_minutes\"" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731787757419 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_tens_minutes watch.v(181) " "Verilog HDL Implicit Net warning at watch.v(181): created implicit net for \"d_tens_minutes\"" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731787757419 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "watch " "Elaborating entity \"watch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731787757434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse pulse:inst_pulse " "Elaborating entity \"pulse\" for hierarchy \"pulse:inst_pulse\"" {  } { { "watch.v" "inst_pulse" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731787757437 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 pulse.v(38) " "Verilog HDL assignment warning at pulse.v(38): truncated value with size 32 to match size of target (26)" {  } { { "pulse.v" "" { Text "/home/rares/Dev/Verilog/LSIC/pulse.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731787757438 "|watch|pulse:inst_pulse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:inst_fsm " "Elaborating entity \"fsm\" for hierarchy \"fsm:inst_fsm\"" {  } { { "watch.v" "inst_fsm" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731787757440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_handler time_handler:inst_time_handler " "Elaborating entity \"time_handler\" for hierarchy \"time_handler:inst_time_handler\"" {  } { { "watch.v" "inst_time_handler" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731787757442 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "second_tens time_handler.v(101) " "Verilog HDL or VHDL warning at time_handler.v(101): object \"second_tens\" assigned a value but never read" {  } { { "time_handler.v" "" { Text "/home/rares/Dev/Verilog/LSIC/time_handler.v" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731787757442 "|watch|time_handler:inst_time_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_handler.v(64) " "Verilog HDL assignment warning at time_handler.v(64): truncated value with size 32 to match size of target (4)" {  } { { "time_handler.v" "" { Text "/home/rares/Dev/Verilog/LSIC/time_handler.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731787757442 "|watch|time_handler:inst_time_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_handler.v(70) " "Verilog HDL assignment warning at time_handler.v(70): truncated value with size 32 to match size of target (4)" {  } { { "time_handler.v" "" { Text "/home/rares/Dev/Verilog/LSIC/time_handler.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731787757442 "|watch|time_handler:inst_time_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_handler.v(76) " "Verilog HDL assignment warning at time_handler.v(76): truncated value with size 32 to match size of target (4)" {  } { { "time_handler.v" "" { Text "/home/rares/Dev/Verilog/LSIC/time_handler.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731787757442 "|watch|time_handler:inst_time_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_handler.v(82) " "Verilog HDL assignment warning at time_handler.v(82): truncated value with size 32 to match size of target (4)" {  } { { "time_handler.v" "" { Text "/home/rares/Dev/Verilog/LSIC/time_handler.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731787757442 "|watch|time_handler:inst_time_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 time_handler.v(101) " "Verilog HDL assignment warning at time_handler.v(101): truncated value with size 4 to match size of target (1)" {  } { { "time_handler.v" "" { Text "/home/rares/Dev/Verilog/LSIC/time_handler.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731787757442 "|watch|time_handler:inst_time_handler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seconds_tens time_handler.v(8) " "Output port \"seconds_tens\" at time_handler.v(8) has no driver" {  } { { "time_handler.v" "" { Text "/home/rares/Dev/Verilog/LSIC/time_handler.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731787757442 "|watch|time_handler:inst_time_handler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_handler display_handler:inst_display_handler " "Elaborating entity \"display_handler\" for hierarchy \"display_handler:inst_display_handler\"" {  } { { "watch.v" "inst_display_handler" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731787757445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7seg display7seg:inst_display_units_seconds " "Elaborating entity \"display7seg\" for hierarchy \"display7seg:inst_display_units_seconds\"" {  } { { "watch.v" "inst_display_units_seconds" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731787757446 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_minutes_units\[0\] GND " "Pin \"seg_minutes_units\[0\]\" is stuck at GND" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_minutes_units[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_minutes_units\[1\] GND " "Pin \"seg_minutes_units\[1\]\" is stuck at GND" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_minutes_units[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_minutes_units\[2\] VCC " "Pin \"seg_minutes_units\[2\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_minutes_units[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_minutes_units\[3\] VCC " "Pin \"seg_minutes_units\[3\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_minutes_units[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_minutes_units\[4\] VCC " "Pin \"seg_minutes_units\[4\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_minutes_units[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_minutes_units\[5\] VCC " "Pin \"seg_minutes_units\[5\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_minutes_units[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_minutes_units\[6\] VCC " "Pin \"seg_minutes_units\[6\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_minutes_units[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_minutes_units\[7\] VCC " "Pin \"seg_minutes_units\[7\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_minutes_units[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_minutes_tens\[0\] GND " "Pin \"seg_minutes_tens\[0\]\" is stuck at GND" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_minutes_tens[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_minutes_tens\[1\] GND " "Pin \"seg_minutes_tens\[1\]\" is stuck at GND" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_minutes_tens[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_minutes_tens\[2\] VCC " "Pin \"seg_minutes_tens\[2\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_minutes_tens[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_minutes_tens\[3\] VCC " "Pin \"seg_minutes_tens\[3\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_minutes_tens[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_minutes_tens\[4\] VCC " "Pin \"seg_minutes_tens\[4\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_minutes_tens[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_minutes_tens\[5\] VCC " "Pin \"seg_minutes_tens\[5\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_minutes_tens[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_minutes_tens\[6\] VCC " "Pin \"seg_minutes_tens\[6\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_minutes_tens[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_minutes_tens\[7\] VCC " "Pin \"seg_minutes_tens\[7\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_minutes_tens[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_seconds_units\[0\] GND " "Pin \"seg_seconds_units\[0\]\" is stuck at GND" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_seconds_units[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_seconds_units\[1\] GND " "Pin \"seg_seconds_units\[1\]\" is stuck at GND" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_seconds_units[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_seconds_units\[2\] VCC " "Pin \"seg_seconds_units\[2\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_seconds_units[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_seconds_units\[3\] VCC " "Pin \"seg_seconds_units\[3\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_seconds_units[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_seconds_units\[4\] VCC " "Pin \"seg_seconds_units\[4\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_seconds_units[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_seconds_units\[5\] VCC " "Pin \"seg_seconds_units\[5\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_seconds_units[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_seconds_units\[6\] VCC " "Pin \"seg_seconds_units\[6\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_seconds_units[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_seconds_units\[7\] VCC " "Pin \"seg_seconds_units\[7\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_seconds_units[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_seconds_tens\[0\] GND " "Pin \"seg_seconds_tens\[0\]\" is stuck at GND" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_seconds_tens[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_seconds_tens\[1\] GND " "Pin \"seg_seconds_tens\[1\]\" is stuck at GND" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_seconds_tens[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_seconds_tens\[2\] VCC " "Pin \"seg_seconds_tens\[2\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_seconds_tens[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_seconds_tens\[3\] VCC " "Pin \"seg_seconds_tens\[3\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_seconds_tens[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_seconds_tens\[4\] VCC " "Pin \"seg_seconds_tens\[4\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_seconds_tens[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_seconds_tens\[5\] VCC " "Pin \"seg_seconds_tens\[5\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_seconds_tens[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_seconds_tens\[6\] VCC " "Pin \"seg_seconds_tens\[6\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_seconds_tens[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_seconds_tens\[7\] VCC " "Pin \"seg_seconds_tens\[7\]\" is stuck at VCC" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731787757571 "|watch|seg_seconds_tens[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731787757571 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731787757572 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731787757602 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731787757602 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pause " "No output dependent on input pin \"pause\"" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731787757612 "|watch|pause"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731787757612 "|watch|start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731787757612 "|watch|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "watch.v" "" { Text "/home/rares/Dev/Verilog/LSIC/watch.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731787757612 "|watch|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1731787757612 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731787757612 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731787757612 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731787757612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731787757615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 22:09:17 2024 " "Processing ended: Sat Nov 16 22:09:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731787757615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731787757615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731787757615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731787757615 ""}
