# RISC-V Single/Multi-Cycle and Pipelined Processors

Students can resolve the exercises proposed in Lab 2 of the UCM Computer Organization course which are related with Ripes. Specifically:

- Read the information provided at this link: [Introduction to Ripes](https://github.com/mortbopet/Ripes/blob/master/docs/introduction.md). Specifically, read the following sections:
    - [ProcessorTab](https://github.com/mortbopet/Ripes/blob/master/docs/introduction.md#the-processor-tab)  
    - [ProcessorView](https://github.com/mortbopet/Ripes/blob/master/docs/introduction.md#the-processor-view)  
    - [ProcessorModels](https://github.com/mortbopet/Ripes/blob/master/docs/introduction.md#selecting-processor-models)  
- [Ripes Processors](https://github.com/artecs-group/RVfpga-sim-addons/tree/main/Computer_Organization/Lab2#ripes)
- [Exercise 1](https://github.com/artecs-group/RVfpga-sim-addons/tree/main/Computer_Organization/Lab2#exercise-1)
- [Exercise 2](https://github.com/artecs-group/RVfpga-sim-addons/tree/main/Computer_Organization/Lab2#exercise-2)
- [Exercise 3](https://github.com/artecs-group/RVfpga-sim-addons/tree/main/Computer_Organization/Lab2#exercise-3)
- [Exercise 4](https://github.com/artecs-group/RVfpga-sim-addons/tree/main/Computer_Organization/Lab2#exercise-4)
