//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: UNKNOWN
// Unknown Toolkit Version
// Based on NVVM 7.0.1
//

.version 8.6
.target sm_86, texmode_independent
.address_size 64

	// .globl	pbkdf2_sha512_loop
.const .align 4 .b8 h[32] = {103, 230, 9, 106, 133, 174, 103, 187, 114, 243, 110, 60, 58, 245, 79, 165, 127, 82, 14, 81, 140, 104, 5, 155, 171, 217, 131, 31, 25, 205, 224, 91};
.const .align 4 .b8 k[256] = {152, 47, 138, 66, 145, 68, 55, 113, 207, 251, 192, 181, 165, 219, 181, 233, 91, 194, 86, 57, 241, 17, 241, 89, 164, 130, 63, 146, 213, 94, 28, 171, 152, 170, 7, 216, 1, 91, 131, 18, 190, 133, 49, 36, 195, 125, 12, 85, 116, 93, 190, 114, 254, 177, 222, 128, 167, 6, 220, 155, 116, 241, 155, 193, 193, 105, 155, 228, 134, 71, 190, 239, 198, 157, 193, 15, 204, 161, 12, 36, 111, 44, 233, 45, 170, 132, 116, 74, 220, 169, 176, 92, 218, 136, 249, 118, 82, 81, 62, 152, 109, 198, 49, 168, 200, 39, 3, 176, 199, 127, 89, 191, 243, 11, 224, 198, 71, 145, 167, 213, 81, 99, 202, 6, 103, 41, 41, 20, 133, 10, 183, 39, 56, 33, 27, 46, 252, 109, 44, 77, 19, 13, 56, 83, 84, 115, 10, 101, 187, 10, 106, 118, 46, 201, 194, 129, 133, 44, 114, 146, 161, 232, 191, 162, 75, 102, 26, 168, 112, 139, 75, 194, 163, 81, 108, 199, 25, 232, 146, 209, 36, 6, 153, 214, 133, 53, 14, 244, 112, 160, 106, 16, 22, 193, 164, 25, 8, 108, 55, 30, 76, 119, 72, 39, 181, 188, 176, 52, 179, 12, 28, 57, 74, 170, 216, 78, 79, 202, 156, 91, 243, 111, 46, 104, 238, 130, 143, 116, 111, 99, 165, 120, 20, 120, 200, 132, 8, 2, 199, 140, 250, 255, 190, 144, 235, 108, 80, 164, 247, 163, 249, 190, 242, 120, 113, 198};
.const .align 8 .b8 K[640] = {34, 174, 40, 215, 152, 47, 138, 66, 205, 101, 239, 35, 145, 68, 55, 113, 47, 59, 77, 236, 207, 251, 192, 181, 188, 219, 137, 129, 165, 219, 181, 233, 56, 181, 72, 243, 91, 194, 86, 57, 25, 208, 5, 182, 241, 17, 241, 89, 155, 79, 25, 175, 164, 130, 63, 146, 24, 129, 109, 218, 213, 94, 28, 171, 66, 2, 3, 163, 152, 170, 7, 216, 190, 111, 112, 69, 1, 91, 131, 18, 140, 178, 228, 78, 190, 133, 49, 36, 226, 180, 255, 213, 195, 125, 12, 85, 111, 137, 123, 242, 116, 93, 190, 114, 177, 150, 22, 59, 254, 177, 222, 128, 53, 18, 199, 37, 167, 6, 220, 155, 148, 38, 105, 207, 116, 241, 155, 193, 210, 74, 241, 158, 193, 105, 155, 228, 227, 37, 79, 56, 134, 71, 190, 239, 181, 213, 140, 139, 198, 157, 193, 15, 101, 156, 172, 119, 204, 161, 12, 36, 117, 2, 43, 89, 111, 44, 233, 45, 131, 228, 166, 110, 170, 132, 116, 74, 212, 251, 65, 189, 220, 169, 176, 92, 181, 83, 17, 131, 218, 136, 249, 118, 171, 223, 102, 238, 82, 81, 62, 152, 16, 50, 180, 45, 109, 198, 49, 168, 63, 33, 251, 152, 200, 39, 3, 176, 228, 14, 239, 190, 199, 127, 89, 191, 194, 143, 168, 61, 243, 11, 224, 198, 37, 167, 10, 147, 71, 145, 167, 213, 111, 130, 3, 224, 81, 99, 202, 6, 112, 110, 14, 10, 103, 41, 41, 20, 252, 47, 210, 70, 133, 10, 183, 39, 38, 201, 38, 92, 56, 33, 27, 46, 237, 42, 196, 90, 252, 109, 44, 77, 223, 179, 149, 157, 19, 13, 56, 83, 222, 99, 175, 139, 84, 115, 10, 101, 168, 178, 119, 60, 187, 10, 106, 118, 230, 174, 237, 71, 46, 201, 194, 129, 59, 53, 130, 20, 133, 44, 114, 146, 100, 3, 241, 76, 161, 232, 191, 162, 1, 48, 66, 188, 75, 102, 26, 168, 145, 151, 248, 208, 112, 139, 75, 194, 48, 190, 84, 6, 163, 81, 108, 199, 24, 82, 239, 214, 25, 232, 146, 209, 16, 169, 101, 85, 36, 6, 153, 214, 42, 32, 113, 87, 133, 53, 14, 244, 184, 209, 187, 50, 112, 160, 106, 16, 200, 208, 210, 184, 22, 193, 164, 25, 83, 171, 65, 81, 8, 108, 55, 30, 153, 235, 142, 223, 76, 119, 72, 39, 168, 72, 155, 225, 181, 188, 176, 52, 99, 90, 201, 197, 179, 12, 28, 57, 203, 138, 65, 227, 74, 170, 216, 78, 115, 227, 99, 119, 79, 202, 156, 91, 163, 184, 178, 214, 243, 111, 46, 104, 252, 178, 239, 93, 238, 130, 143, 116, 96, 47, 23, 67, 111, 99, 165, 120, 114, 171, 240, 161, 20, 120, 200, 132, 236, 57, 100, 26, 8, 2, 199, 140, 40, 30, 99, 35, 250, 255, 190, 144, 233, 189, 130, 222, 235, 108, 80, 164, 21, 121, 198, 178, 247, 163, 249, 190, 43, 83, 114, 227, 242, 120, 113, 198, 156, 97, 38, 234, 206, 62, 39, 202, 7, 194, 192, 33, 199, 184, 134, 209, 30, 235, 224, 205, 214, 125, 218, 234, 120, 209, 110, 238, 127, 79, 125, 245, 186, 111, 23, 114, 170, 103, 240, 6, 166, 152, 200, 162, 197, 125, 99, 10, 174, 13, 249, 190, 4, 152, 63, 17, 27, 71, 28, 19, 53, 11, 113, 27, 132, 125, 4, 35, 245, 119, 219, 40, 147, 36, 199, 64, 123, 171, 202, 50, 188, 190, 201, 21, 10, 190, 158, 60, 76, 13, 16, 156, 196, 103, 29, 67, 182, 66, 62, 203, 190, 212, 197, 76, 42, 126, 101, 252, 156, 41, 127, 89, 236, 250, 214, 58, 171, 111, 203, 95, 23, 88, 71, 74, 140, 25, 68, 108};
.const .align 16 .b8 ge25519_niels_base_multiples[24576] = {62, 145, 64, 215, 5, 57, 16, 157, 179, 190, 64, 209, 5, 159, 57, 253, 9, 138, 143, 104, 52, 132, 193, 165, 103, 18, 248, 152, 146, 47, 253, 68, 133, 59, 140, 245, 198, 147, 188, 47, 25, 14, 140, 251, 198, 45, 147, 207, 194, 66, 61, 100, 152, 72, 11, 39, 101, 186, 212, 51, 58, 157, 207, 7, 89, 187, 111, 75, 103, 21, 189, 219, 234, 165, 162, 238, 0, 63, 225, 65, 250, 198, 87, 201, 28, 157, 212, 205, 202, 236, 22, 175, 31, 190, 14, 79, 168, 213, 180, 66, 96, 165, 153, 138, 246, 172, 96, 78, 12, 129, 43, 143, 170, 55, 110, 177, 107, 35, 158, 224, 85, 37, 201, 105, 166, 149, 181, 107, 215, 113, 60, 147, 252, 231, 36, 146, 181, 245, 15, 122, 150, 157, 70, 159, 2, 7, 214, 225, 101, 154, 166, 90, 46, 46, 125, 168, 63, 6, 12, 89, 2, 104, 211, 218, 170, 126, 52, 110, 5, 72, 238, 131, 147, 89, 243, 186, 38, 104, 7, 230, 16, 190, 202, 59, 184, 209, 94, 22, 10, 79, 49, 73, 101, 210, 252, 164, 232, 31, 97, 86, 125, 186, 193, 229, 253, 83, 211, 59, 189, 214, 75, 33, 26, 243, 49, 129, 98, 218, 91, 85, 135, 21, 185, 42, 48, 151, 238, 76, 168, 176, 37, 175, 138, 75, 134, 232, 48, 132, 90, 2, 50, 103, 1, 159, 2, 80, 27, 193, 244, 248, 128, 154, 27, 78, 22, 122, 52, 72, 103, 241, 244, 17, 242, 155, 149, 248, 45, 246, 23, 107, 78, 184, 78, 42, 114, 91, 7, 111, 222, 215, 33, 42, 187, 99, 185, 4, 154, 84, 191, 24, 104, 5, 10, 5, 254, 149, 169, 250, 96, 86, 113, 137, 126, 50, 115, 80, 160, 6, 205, 227, 232, 195, 154, 164, 69, 116, 76, 63, 147, 39, 159, 9, 252, 142, 185, 81, 115, 40, 56, 37, 253, 125, 244, 198, 101, 103, 101, 146, 10, 251, 61, 141, 52, 202, 39, 135, 229, 33, 3, 145, 14, 104, 176, 38, 20, 229, 236, 69, 30, 191, 148, 15, 186, 109, 61, 198, 43, 227, 192, 82, 248, 140, 213, 116, 41, 228, 24, 76, 230, 176, 177, 121, 240, 68, 186, 214, 71, 164, 195, 130, 145, 127, 183, 41, 39, 75, 209, 20, 0, 213, 135, 160, 100, 184, 28, 241, 60, 227, 243, 85, 27, 235, 115, 126, 74, 21, 51, 187, 165, 8, 68, 188, 18, 162, 2, 237, 94, 199, 195, 72, 80, 141, 68, 236, 191, 90, 12, 235, 27, 221, 235, 6, 226, 70, 241, 204, 69, 41, 179, 3, 208, 231, 121, 161, 50, 200, 126, 77, 18, 0, 10, 157, 114, 95, 243, 143, 109, 14, 161, 212, 193, 98, 152, 122, 178, 56, 89, 172, 184, 104, 164, 140, 125, 123, 182, 6, 152, 73, 57, 39, 210, 39, 132, 226, 91, 87, 185, 83, 69, 32, 231, 92, 8, 187, 132, 120, 65, 174, 65, 76, 182, 56, 49, 113, 21, 119, 235, 238, 12, 58, 136, 175, 200, 0, 137, 21, 39, 155, 54, 167, 89, 218, 104, 182, 101, 128, 189, 56, 204, 162, 182, 123, 229, 81, 164, 227, 157, 104, 145, 173, 157, 143, 55, 145, 251, 248, 40, 36, 95, 23, 136, 185, 207, 159, 50, 181, 10, 5, 159, 192, 84, 19, 162, 223, 101, 120, 177, 33, 50, 170, 154, 44, 111, 186, 167, 35, 186, 59, 83, 33, 160, 108, 58, 44, 25, 146, 79, 118, 234, 157, 224, 23, 83, 46, 93, 221, 110, 29, 191, 163, 78, 148, 208, 92, 26, 107, 210, 192, 157, 179, 58, 53, 112, 116, 73, 46, 84, 40, 130, 82, 178, 113, 126, 146, 60, 40, 105, 234, 27, 70, 54, 218, 15, 171, 172, 138, 122, 33, 200, 73, 53, 61, 84, 198, 40, 165, 104, 117, 171, 19, 139, 91, 208, 55, 55, 188, 44, 58, 98, 239, 60, 35, 217, 52, 146, 243, 237, 93, 167, 226, 249, 88, 181, 225, 128, 118, 61, 150, 251, 35, 60, 110, 172, 65, 39, 44, 195, 1, 14, 50, 161, 36, 144, 58, 143, 62, 221, 4, 102, 89, 183, 89, 44, 112, 136, 226, 119, 3, 179, 108, 35, 195, 217, 94, 102, 156, 51, 177, 47, 229, 188, 97, 96, 231, 21, 9, 126, 163, 52, 168, 53, 232, 125, 223, 234, 87, 152, 104, 218, 156, 225, 139, 38, 179, 103, 113, 54, 133, 17, 44, 194, 213, 239, 219, 217, 179, 158, 88, 94, 81, 170, 73, 84, 99, 91, 237, 58, 130, 198, 11, 159, 196, 101, 168, 196, 209, 66, 91, 233, 31, 12, 133, 185, 21, 211, 3, 111, 109, 215, 48, 29, 156, 47, 99, 14, 221, 204, 46, 21, 49, 137, 118, 150, 182, 208, 81, 88, 122, 99, 168, 107, 183, 223, 82, 57, 239, 14, 160, 73, 125, 211, 109, 199, 228, 6, 33, 23, 68, 68, 108, 105, 127, 141, 146, 128, 214, 83, 251, 38, 63, 77, 105, 164, 158, 115, 180, 176, 75, 134, 46, 17, 151, 198, 16, 222, 95, 190, 125, 39, 196, 147, 100, 162, 126, 173, 25, 173, 79, 93, 38, 144, 69, 48, 70, 200, 223, 0, 14, 9, 254, 102, 237, 171, 28, 230, 37, 5, 200, 88, 131, 160, 42, 166, 12, 71, 66, 32, 122, 227, 74, 61, 106, 220, 237, 17, 59, 166, 211, 100, 116, 239, 6, 8, 85, 175, 155, 191, 3, 4, 102, 88, 204, 40, 225, 19, 63, 126, 116, 89, 180, 236, 115, 88, 111, 245, 104, 18, 204, 237, 61, 182, 160, 44, 226, 134, 69, 99, 120, 109, 86, 52, 8, 193, 156, 159, 164, 55, 22, 81, 196, 155, 168, 213, 86, 142, 188, 219, 210, 127, 127, 15, 236, 181, 28, 217, 53, 204, 94, 202, 91, 151, 51, 208, 47, 90, 198, 133, 66, 5, 161, 195, 103, 22, 243, 42, 17, 100, 108, 88, 238, 26, 115, 64, 226, 10, 104, 42, 178, 147, 71, 243, 165, 251, 20, 212, 247, 133, 105, 22, 70, 215, 60, 87, 0, 200, 201, 132, 94, 62, 89, 30, 19, 97, 123, 182, 242, 195, 47, 108, 82, 252, 131, 234, 156, 130, 20, 194, 149, 221, 151, 132, 123, 67, 255, 167, 181, 78, 170, 48, 78, 116, 108, 139, 232, 133, 60, 97, 93, 12, 158, 115, 129, 117, 95, 30, 199, 217, 47, 184, 236, 113, 78, 47, 11, 231, 33, 227, 119, 164, 64, 185, 221, 86, 230, 128, 79, 29, 206, 206, 86, 101, 191, 126, 123, 93, 83, 196, 59, 252, 5, 221, 222, 175, 82, 174, 179, 184, 36, 207, 48, 59, 237, 140, 99, 149, 52, 149, 129, 190, 169, 131, 188, 164, 51, 4, 31, 101, 92, 71, 103, 55, 55, 217, 173, 209, 64, 253, 153, 186, 47, 39, 208, 244, 150, 111, 22, 7, 179, 174, 59, 240, 21, 82, 240, 99, 67, 153, 249, 24, 59, 108, 165, 190, 31, 144, 101, 36, 20, 203, 149, 64, 99, 53, 85, 193, 22, 64, 20, 18, 239, 96, 188, 16, 137, 12, 20, 56, 158, 140, 124, 144, 48, 87, 144, 245, 107, 138, 91, 65, 225, 241, 120, 167, 15, 126, 167, 195, 186, 247, 159, 64, 6, 80, 154, 162, 154, 184, 215, 82, 111, 86, 90, 99, 122, 246, 28, 82, 2, 148, 82, 157, 10, 11, 238, 63, 81, 102, 90, 223, 15, 92, 231, 152, 143, 206, 7, 225, 191, 136, 134, 97, 212, 237, 44, 56, 113, 126, 10, 160, 63, 228, 94, 47, 119, 32, 103, 20, 177, 206, 154, 7, 150, 177, 148, 248, 232, 74, 130, 172, 0, 77, 34, 248, 74, 196, 108, 205, 247, 217, 83, 23, 0, 52, 219, 61, 150, 45, 35, 105, 60, 88, 56, 151, 180, 218, 135, 222, 29, 133, 242, 145, 160, 249, 209, 215, 170, 182, 237, 72, 160, 47, 254, 181, 18, 77, 227, 252, 150, 196, 251, 240, 113, 237, 91, 243, 173, 107, 130, 185, 115, 97, 197, 40, 255, 97, 114, 4, 210, 111, 32, 177, 111, 249, 118, 155, 116, 146, 30, 111, 173, 38, 124, 43, 223, 19, 137, 75, 80, 35, 211, 102, 75, 195, 139, 28, 117, 192, 157, 64, 140, 184, 199, 150, 7, 194, 147, 126, 111, 5, 174, 166, 174, 4, 246, 90, 31, 153, 156, 228, 190, 241, 81, 35, 193, 102, 107, 255, 238, 181, 8, 168, 97, 81, 33, 224, 1, 15, 193, 206, 15, 68, 30, 254, 73, 166, 88, 77, 100, 126, 119, 173, 49, 162, 174, 252, 33, 210, 208, 127, 136, 90, 28, 68, 2, 243, 17, 197, 131, 113, 170, 1, 73, 69, 78, 36, 196, 157, 210, 242, 61, 10, 222, 216, 147, 116, 14, 2, 43, 77, 33, 12, 130, 126, 6, 200, 108, 10, 185, 234, 111, 22, 121, 55, 65, 240, 248, 26, 140, 84, 183, 177, 8, 180, 153, 98, 36, 124, 122, 15, 206, 57, 217, 6, 30, 249, 176, 96, 247, 19, 18, 109, 114, 123, 136, 187, 65, 190, 70, 67, 116, 68, 125, 232, 64, 37, 43, 181, 21, 212, 218, 72, 29, 62, 96, 59, 161, 24, 138, 58, 124, 247, 189, 205, 47, 193, 40, 183, 78, 174, 145, 102, 124, 89, 76, 35, 126, 200, 180, 133, 10, 61, 157, 136, 100, 231, 250, 74, 53, 12, 201, 226, 218, 29, 158, 106, 12, 7, 30, 135, 10, 137, 137, 188, 75, 153, 181, 1, 51, 96, 66, 221, 91, 58, 174, 107, 115, 60, 158, 213, 25, 226, 173, 97, 13, 100, 212, 133, 38, 15, 48, 231, 62, 183, 214, 125, 158, 228, 85, 210, 245, 172, 30, 11, 97, 92, 17, 22, 128, 202, 135, 225, 146, 93, 151, 153, 60, 194, 37, 145, 151, 98, 87, 129, 19, 24, 117, 30, 132, 71, 121, 250, 67, 215, 70, 156, 99, 89, 250, 198, 229, 116, 43, 5, 227, 29, 94, 6, 161, 48, 144, 184, 207, 162, 198, 71, 125, 224, 214, 240, 142, 20, 208, 218, 63, 60, 111, 84, 145, 154, 116, 62, 157, 87, 129, 187, 38, 16, 98, 236, 113, 128, 236, 201, 52, 141, 245, 140, 20, 39, 240, 52, 121, 246, 146, 164, 70, 169, 10, 132, 246, 190, 132, 153, 70, 84, 24, 97, 137, 42, 188, 161, 92, 212, 187, 93, 189, 30, 250, 242, 63, 109, 117, 228, 154, 125, 47, 87, 226, 127, 72, 243, 136, 187, 69, 195, 86, 141, 168, 96, 105, 109, 11, 209, 159, 185, 161, 174, 78, 173, 235, 143, 39, 102, 57, 147, 140, 31, 104, 170, 177, 152, 12, 41, 32, 156, 148, 33, 140, 82, 60, 157, 33, 145, 82, 17, 57, 123, 103, 156, 254, 2, 221, 4, 65, 42, 66, 36, 17, 94, 191, 178, 114, 181, 58, 163, 152, 51, 12, 250, 161, 102, 182, 82, 250, 1, 97, 203, 148, 213, 83, 175, 175, 0, 59, 134, 44, 184, 106, 9, 219, 6, 78, 33, 129, 53, 79, 228, 12, 201, 182, 168, 33, 245, 42, 158, 64, 42, 193, 36, 101, 129, 164, 252, 142, 164, 181, 101, 1, 118, 106, 132, 160, 116, 164, 144, 241, 192, 124, 47, 205, 132, 249, 239, 18, 143, 43, 170, 88, 6, 41, 94, 105, 184, 200, 254, 191, 217, 103, 27, 89, 250, 155, 180, 128, 28, 13, 47, 49, 138, 236, 243, 171, 94, 81, 121, 89, 136, 28, 240, 158, 192, 51, 112, 114, 203, 123, 143, 202, 199, 46, 224, 61, 93, 181, 24, 159, 113, 179, 185, 153, 30, 100, 140, 161, 250, 229, 101, 228, 237, 5, 159, 194, 54, 17, 8, 97, 139, 18, 48, 112, 134, 79, 155, 72, 239, 146, 235, 58, 45, 16, 50, 210, 97, 168, 22, 97, 180, 83, 98, 225, 36, 170, 11, 25, 231, 171, 126, 61, 191, 190, 108, 73, 186, 251, 245, 73, 212, 207, 91, 138, 16, 154, 148, 48, 235, 115, 100, 188, 112, 221, 64, 220, 28, 13, 124, 48, 193, 148, 194, 146, 116, 110, 250, 203, 109, 168, 4, 86, 46, 87, 156, 30, 140, 98, 93, 21, 65, 71, 136, 197, 172, 134, 77, 138, 235, 99, 87, 81, 246, 82, 163, 145, 91, 81, 103, 136, 194, 166, 161, 6, 182, 100, 23, 124, 212, 209, 136, 114, 81, 139, 65, 224, 64, 17, 84, 114, 209, 246, 172, 24, 96, 26, 3, 159, 198, 66, 39, 254, 137, 158, 152, 32, 127, 204, 45, 58, 253, 119, 151, 73, 146, 216, 79, 165, 44, 124, 133, 50, 160, 227, 7, 210, 100, 216, 121, 162, 41, 126, 166, 12, 29, 237, 3, 4, 46, 236, 234, 133, 139, 39, 116, 22, 223, 43, 203, 122, 7, 220, 33, 86, 90, 244, 203, 97, 22, 76, 10, 100, 211, 149, 5, 247, 80, 153, 11, 115, 82, 197, 78, 135, 53, 45, 75, 201, 141, 111, 36, 152, 207, 200, 230, 197, 206, 53, 192, 22, 250, 70, 203, 247, 204, 61, 48, 8, 67, 69, 215, 91, 194, 76, 178, 40, 149, 209, 154, 127, 129, 193, 53, 99, 101, 84, 107, 127, 54, 114, 192, 79, 110, 182, 184, 102, 131, 173, 128, 115, 0, 120, 58, 19, 42, 121, 231, 21, 33, 147, 196, 133, 201, 221, 205, 189, 162, 137, 76, 198, 98, 215, 163, 173, 168, 61, 30, 157, 44, 248, 103, 48, 18, 219, 183, 91, 190, 98, 202, 198, 103, 244, 97, 9, 238, 82, 25, 33, 214, 33, 236, 4, 112, 71, 213, 155, 119, 96, 35, 24, 210, 224, 240, 88, 109, 202, 13, 116, 78, 206, 207, 82, 7, 238, 72, 223, 183, 8, 236, 6, 243, 250, 255, 195, 196, 89, 84, 185, 42, 11, 113, 5, 141, 163, 62, 150, 250, 37, 29, 22, 60, 67, 120, 4, 87, 140, 26, 35, 157, 67, 129, 194, 14, 39, 181, 183, 159, 7, 217, 227, 234, 153, 170, 219, 217, 3, 43, 108, 37, 245, 3, 44, 125, 164, 83, 123, 117, 24, 15, 121, 121, 88, 12, 207, 48, 1, 123, 48, 249, 247, 126, 37, 119, 61, 144, 49, 175, 187, 150, 189, 189, 104, 148, 105, 207, 254, 218, 244, 70, 47, 31, 189, 247, 214, 127, 164, 20, 1, 239, 124, 127, 179, 71, 74, 218, 253, 31, 211, 133, 87, 144, 115, 164, 25, 82, 82, 72, 25, 169, 106, 230, 61, 221, 216, 204, 210, 192, 47, 194, 100, 80, 72, 47, 234, 253, 52, 102, 36, 72, 155, 58, 46, 74, 108, 78, 28, 62, 41, 225, 18, 81, 146, 75, 19, 110, 55, 160, 93, 161, 220, 181, 120, 55, 112, 17, 49, 28, 70, 175, 137, 69, 176, 35, 40, 3, 127, 68, 92, 96, 91, 137, 124, 196, 32, 89, 128, 101, 185, 204, 143, 59, 146, 12, 16, 240, 231, 119, 239, 226, 2, 101, 37, 1, 0, 238, 179, 174, 168, 206, 109, 167, 36, 76, 240, 231, 240, 198, 254, 233, 59, 98, 73, 227, 117, 158, 87, 106, 134, 26, 230, 29, 30, 22, 239, 66, 85, 213, 189, 90, 204, 244, 254, 18, 47, 64, 199, 192, 223, 178, 34, 69, 10, 7, 164, 201, 64, 127, 110, 208, 16, 104, 246, 207, 120, 65, 20, 207, 198, 144, 55, 164, 24, 37, 123, 96, 94, 24, 24, 223, 108, 143, 29, 179, 88, 162, 88, 98, 195, 79, 167, 207, 53, 110, 29, 230, 102, 79, 255, 179, 225, 247, 213, 205, 108, 171, 172, 103, 80, 20, 207, 150, 165, 28, 67, 44, 160, 0, 228, 211, 174, 64, 45, 196, 227, 219, 38, 15, 46, 128, 38, 69, 210, 104, 112, 69, 158, 19, 51, 31, 32, 81, 157, 3, 8, 107, 127, 82, 253, 6, 0, 124, 1, 100, 73, 177, 24, 168, 164, 37, 46, 176, 14, 34, 213, 117, 3, 70, 98, 136, 186, 124, 57, 178, 89, 89, 240, 147, 48, 193, 48, 118, 121, 169, 233, 141, 161, 58, 226, 38, 94, 29, 114, 145, 212, 47, 34, 58, 108, 110, 118, 32, 211, 57, 35, 231, 121, 19, 200, 251, 195, 21, 120, 241, 42, 225, 221, 32, 148, 97, 166, 213, 253, 168, 133, 248, 192, 169, 255, 82, 194, 225, 193, 34, 64, 27, 119, 167, 47, 58, 81, 134, 217, 125, 216, 8, 207, 212, 249, 113, 155, 172, 245, 179, 131, 162, 30, 27, 195, 107, 208, 118, 26, 151, 25, 146, 24, 26, 51, 198, 128, 79, 251, 69, 111, 22, 245, 207, 117, 199, 97, 222, 199, 54, 156, 28, 217, 65, 144, 27, 232, 212, 227, 33, 254, 189, 131, 107, 124, 22, 49, 175, 114, 117, 157, 58, 47, 81, 38, 158, 74, 7, 104, 136, 226, 203, 91, 196, 247, 128, 17, 193, 193, 237, 132, 123, 166, 73, 246, 159, 97, 201, 26, 104, 16, 75, 82, 66, 56, 43, 242, 135, 233, 156, 238, 59, 52, 104, 80, 200, 80, 98, 74, 132, 113, 157, 252, 17, 177, 8, 31, 52, 54, 36, 97, 141, 137, 78, 135, 219, 65, 157, 217, 32, 220, 7, 108, 241, 165, 254, 9, 188, 155, 15, 208, 103, 44, 61, 121, 64, 255, 94, 158, 48, 226, 235, 70, 56, 38, 45, 26, 227, 73, 99, 139, 53, 253, 211, 155, 0, 183, 223, 157, 164, 107, 160, 163, 184, 241, 139, 127, 69, 4, 217, 120, 49, 170, 34, 21, 56, 73, 97, 105, 83, 47, 56, 44, 16, 109, 45, 183, 154, 64, 254, 218, 39, 242, 70, 182, 145, 51, 200, 232, 108, 48, 36, 5, 245, 112, 254, 69, 140, 11, 12, 150, 166, 117, 72, 218, 32, 47, 14, 239, 118, 208, 104, 91, 212, 143, 11, 61, 207, 81, 251, 7, 212, 146, 227, 160, 35, 22, 141, 66, 145, 20, 149, 200, 32, 73, 242, 98, 162, 12, 99, 63, 200, 7, 240, 5, 184, 212, 201, 245, 210, 69, 187, 111, 69, 34, 122, 181, 109, 159, 97, 22, 253, 8, 163, 1, 68, 74, 79, 8, 172, 202, 165, 118, 195, 25, 34, 168, 125, 188, 209, 67, 70, 222, 184, 222, 198, 56, 189, 96, 45, 89, 129, 29, 95, 172, 13, 166, 86, 135, 54, 97, 87, 220, 171, 235, 106, 47, 224, 23, 125, 15, 206, 76, 45, 63, 25, 127, 240, 220, 236, 137, 119, 74, 35, 32, 232, 197, 133, 123, 159, 182, 101, 135, 178, 186, 104, 209, 139, 103, 240, 111, 155, 15, 51, 29, 124, 231, 112, 58, 124, 142, 175, 176, 81, 109, 95, 58, 82, 178, 120, 113, 182, 13, 210, 118, 96, 209, 30, 213, 249, 52, 28, 7, 112, 17, 228, 179, 32, 74, 42, 246, 102, 227, 255, 60, 53, 130, 214, 124, 182, 250, 135, 216, 91, 164, 225, 11, 110, 59, 64, 186, 50, 106, 132, 42, 0, 96, 110, 233, 18, 16, 146, 217, 67, 9, 220, 59, 134, 200, 56, 40, 243, 244, 172, 104, 96, 205, 101, 166, 211, 227, 215, 60, 24, 45, 217, 66, 217, 37, 96, 51, 157, 56, 89, 87, 255, 216, 44, 43, 59, 37, 240, 62, 48, 80, 70, 74, 207, 176, 107, 209, 171, 119, 197, 21, 65, 107, 73, 250, 157, 65, 171, 244, 138, 174, 207, 130, 18, 40, 168, 6, 166, 184, 220, 33, 200, 159, 157, 140, 70, 4, 96, 92, 203, 163, 42, 212, 110, 9, 64, 37, 156, 47, 238, 18, 76, 77, 91, 18, 171, 29, 163, 148, 129, 208, 195, 11, 186, 49, 119, 190, 250, 0, 141, 154, 137, 24, 158, 98, 126, 96, 3, 130, 127, 217, 243, 67, 55, 2, 204, 178, 139, 103, 111, 108, 191, 13, 132, 93, 139, 225, 159, 48, 13, 56, 110, 112, 199, 101, 225, 185, 166, 45, 176, 110, 171, 32, 174, 125, 153, 186, 187, 87, 221, 150, 193, 42, 35, 118, 66, 58, 250, 132, 112, 138, 44, 67, 66, 75, 69, 229, 185, 223, 227, 25, 138, 137, 93, 228, 88, 156, 33, 0, 159, 190, 209, 235, 109, 161, 206, 119, 241, 31, 203, 126, 68, 219, 114, 193, 248, 59, 189, 45, 40, 198, 31, 196, 207, 95, 254, 21, 170, 117, 192, 255, 172, 128, 249, 169, 225, 36, 232, 201, 112, 7, 253, 181, 181, 69, 154, 217, 97, 207, 36, 121, 58, 27, 233, 132, 9, 134, 137, 62, 62, 48, 25, 9, 48, 231, 30, 11, 80, 65, 253, 100, 242, 57, 156, 226, 231, 219, 23, 52, 173, 167, 156, 19, 156, 43, 106, 55, 148, 189, 169, 123, 89, 147, 142, 27, 233, 160, 64, 152, 136, 104, 52, 215, 18, 23, 225, 123, 9, 254, 171, 74, 155, 209, 41, 25, 224, 223, 225, 252, 109, 164, 255, 241, 166, 44, 148, 8, 201, 195, 78, 241, 53, 44, 39, 33, 198, 101, 221, 147, 49, 206, 248, 137, 43, 231, 187, 192, 37, 161, 86, 51, 16, 77, 131, 254, 28, 46, 61, 169, 25, 4, 114, 226, 156, 177, 10, 128, 249, 34, 203, 248, 158, 62, 138, 54, 90, 96, 21, 71, 80, 165, 34, 192, 233, 227, 143, 36, 36, 95, 176, 72, 61, 85, 229, 38, 118, 100, 205, 22, 244, 19, 172, 253, 110, 154, 221, 159, 2, 66, 65, 73, 165, 52, 190, 206, 18, 185, 123, 243, 189, 135, 185, 100, 15, 100, 180, 202, 152, 133, 211, 164, 113, 65, 140, 76, 201, 153, 170, 88, 39, 250, 7, 184, 0, 176, 111, 111, 0, 35, 146, 83, 218, 173, 221, 145, 210, 251, 171, 209, 75, 87, 250, 20, 130, 80, 75, 254, 214, 62, 21, 105, 2, 194, 196, 119, 29, 81, 57, 103, 90, 166, 148, 175, 20, 44, 70, 38, 222, 203, 75, 167, 171, 111, 236, 96, 249, 34, 214, 3, 208, 83, 187, 21, 26, 70, 101, 201, 243, 188, 136, 40, 16, 178, 90, 58, 104, 108, 117, 118, 197, 39, 71, 180, 108, 200, 164, 88, 119, 58, 118, 80, 174, 147, 246, 17, 129, 84, 166, 84, 253, 29, 223, 33, 174, 29, 101, 94, 17, 243, 144, 140, 36, 18, 148, 244, 231, 141, 95, 209, 159, 93, 127, 114, 99, 109, 211, 8, 20, 3, 51, 181, 199, 215, 239, 154, 55, 106, 75, 226, 174, 204, 197, 143, 225, 169, 211, 190, 143, 79, 145, 53, 47, 51, 30, 82, 215, 238, 42, 77, 36, 63, 21, 150, 46, 67, 40, 144, 58, 142, 212, 22, 156, 46, 119, 186, 100, 225, 216, 152, 235, 71, 250, 135, 193, 59, 12, 194, 134, 234, 21, 1, 71, 109, 37, 209, 70, 108, 203, 183, 138, 153, 136, 1, 102, 58, 181, 50, 120, 215, 3, 186, 111, 144, 206, 129, 13, 69, 117, 82, 32, 166, 161, 182, 123, 110, 131, 142, 60, 65, 215, 33, 79, 170, 178, 92, 143, 232, 85, 209, 86, 111, 225, 91, 52, 166, 75, 93, 226, 45, 63, 116, 174, 28, 150, 216, 116, 208, 237, 99, 28, 238, 245, 24, 109, 248, 41, 237, 244, 231, 91, 197, 189, 151, 8, 177, 58, 102, 121, 210, 186, 76, 205, 31, 215, 160, 36, 144, 209, 128, 248, 138, 40, 251, 10, 194, 37, 197, 25, 100, 58, 95, 75, 151, 163, 177, 51, 114, 0, 226, 239, 188, 127, 125, 1, 40, 107, 38, 106, 30, 239, 250, 22, 159, 115, 213, 196, 104, 108, 134, 44, 118, 3, 27, 188, 47, 138, 246, 141, 90, 183, 135, 94, 67, 117, 89, 148, 144, 194, 243, 197, 93, 124, 205, 171, 5, 145, 42, 154, 162, 129, 199, 88, 48, 28, 66, 54, 29, 198, 128, 215, 212, 216, 220, 150, 209, 156, 79, 104, 55, 123, 106, 216, 151, 146, 25, 99, 122, 209, 26, 36, 88, 208, 208, 23, 12, 28, 92, 173, 156, 2, 186, 7, 3, 122, 56, 132, 208, 205, 124, 23, 4, 38, 109, 44, 66, 166, 220, 189, 64, 130, 148, 80, 61, 21, 174, 119, 198, 104, 251, 180, 193, 192, 169, 83, 207, 208, 97, 237, 208, 139, 66, 147, 204, 96, 103, 24, 132, 12, 155, 153, 42, 179, 26, 122, 0, 174, 205, 24, 218, 11, 98, 134, 236, 141, 168, 68, 202, 144, 129, 132, 202, 147, 53, 167, 154, 132, 94, 154, 24, 19, 146, 205, 250, 216, 101, 53, 195, 216, 212, 209, 187, 253, 83, 91, 84, 82, 140, 230, 99, 45, 218, 8, 131, 57, 39, 19, 212, 94, 67, 40, 141, 195, 66, 201, 204, 120, 50, 96, 243, 80, 189, 239, 3, 218, 121, 26, 171, 7, 187, 85, 51, 140, 190, 174, 151, 149, 38, 83, 36, 112, 10, 76, 14, 161, 185, 222, 27, 125, 213, 102, 88, 162, 15, 247, 218, 39, 205, 181, 217, 185, 255, 253, 51, 44, 73, 69, 41, 44, 87, 190, 48, 205, 214, 69, 199, 127, 199, 251, 174, 186, 227, 211, 232, 223, 228, 12, 218, 93, 170, 48, 136, 44, 162, 128, 202, 91, 192, 152, 84, 152, 127, 23, 225, 11, 159, 136, 206, 73, 56, 136, 162, 84, 123, 27, 173, 5, 128, 28, 146, 252, 35, 159, 195, 163, 61, 4, 243, 49, 10, 71, 236, 194, 118, 99, 99, 191, 15, 82, 21, 86, 211, 166, 251, 77, 207, 69, 90, 4, 8, 194, 160, 63, 135, 188, 79, 194, 238, 231, 18, 155, 214, 60, 101, 242, 48, 133, 12, 193, 170, 56, 201, 8, 138, 203, 107, 39, 219, 96, 155, 23, 70, 112, 172, 111, 14, 30, 192, 32, 169, 218, 115, 100, 89, 241, 115, 18, 47, 17, 30, 224, 138, 124, 252, 57, 71, 159, 171, 106, 74, 144, 116, 82, 253, 46, 143, 114, 135, 130, 138, 217, 65, 242, 105, 91, 216, 42, 87, 158, 93, 192, 11, 167, 85, 215, 139, 72, 48, 231, 66, 212, 241, 164, 181, 214, 6, 98, 97, 89, 188, 158, 166, 209, 234, 132, 247, 197, 237, 151, 25, 172, 56, 59, 177, 81, 167, 23, 181, 102, 6, 140, 133, 155, 126, 134, 6, 125, 116, 73, 222, 77, 69, 17, 192, 172, 172, 156, 230, 233, 191, 156, 205, 223, 34, 217, 12, 13, 195, 224, 210, 219, 141, 51, 67, 187, 172, 95, 102, 142, 173, 31, 150, 42, 50, 140, 37, 107, 143, 199, 193, 72, 84, 192, 22, 41, 107, 161, 224, 59, 16, 180, 89, 236, 86, 105, 249, 89, 210, 236, 186, 227, 46, 50, 205, 245, 19, 148, 178, 124, 121, 114, 228, 205, 36, 120, 135, 233, 15, 59, 145, 186, 10, 209, 52, 219, 126, 14, 172, 109, 46, 130, 205, 163, 78, 21, 248, 120, 101, 255, 61, 8, 102, 23, 10, 240, 127, 48, 63, 48, 76, 133, 140, 178, 23, 214, 59, 10, 211, 234, 59, 119, 57, 183, 119, 211, 197, 191, 92, 106, 30, 140, 231, 198, 198, 196, 183, 42, 139, 247, 184, 97, 13, 0, 69, 217, 13, 88, 3, 252, 41, 147, 236, 187, 111, 164, 122, 210, 236, 248, 167, 226, 194, 95, 21, 10, 19, 213, 161, 6, 183, 26, 21, 107, 65, 176, 54, 193, 233, 239, 215, 168, 86, 32, 75, 228, 88, 205, 229, 7, 189, 171, 224, 87, 27, 218, 47, 230, 175, 210, 232, 119, 66, 247, 42, 26, 25, 49, 20, 60, 197, 75, 247, 22, 206, 222, 237, 114, 32, 206, 37, 151, 43, 231, 62, 178, 181, 111, 195, 185, 184, 8, 201, 92, 11, 69, 14, 46, 126, 251, 14, 70, 79, 67, 43, 230, 159, 214, 7, 54, 166, 212, 3, 211, 222, 36, 218, 160, 183, 14, 33, 82, 240, 147, 91, 84, 0, 190, 125, 126, 35, 48, 180, 1, 103, 237, 117, 53, 1, 16, 253, 11, 159, 230, 148, 16, 35, 34, 127, 228, 131, 21, 15, 50, 117, 227, 85, 17, 177, 153, 166, 175, 113, 29, 182, 83, 57, 155, 111, 206, 101, 230, 65, 161, 175, 234, 57, 88, 198, 254, 89, 247, 169, 253, 95, 67, 15, 142, 194, 177, 194, 233, 66, 17, 2, 214, 80, 59, 71, 28, 60, 66, 234, 16, 239, 56, 59, 31, 122, 232, 81, 149, 190, 201, 178, 95, 191, 132, 155, 28, 154, 248, 120, 188, 31, 115, 0, 128, 24, 248, 72, 24, 199, 48, 228, 25, 193, 206, 94, 34, 12, 150, 191, 227, 21, 186, 107, 131, 224, 218, 182, 8, 88, 225, 71, 51, 111, 77, 76, 201, 31, 125, 193, 207, 236, 247, 24, 20, 60, 64, 81, 166, 245, 117, 108, 223, 12, 238, 247, 43, 113, 222, 219, 34, 122, 228, 167, 170, 221, 63, 25, 112, 25, 143, 152, 252, 221, 12, 47, 27, 245, 185, 176, 39, 98, 145, 107, 190, 118, 145, 119, 196, 182, 199, 110, 168, 159, 143, 168, 0, 149, 191, 56, 111, 135, 232, 55, 60, 201, 210, 31, 44, 70, 209, 24, 90, 30, 246, 162, 118, 18, 36, 57, 130, 245, 128, 80, 105, 73, 13, 191, 158, 185, 111, 106, 235, 85, 8, 86, 187, 193, 70, 106, 157, 240, 147, 248, 56, 187, 22, 36, 193, 172, 113, 143, 55, 17, 29, 215, 234, 150, 24, 163, 20, 105, 247, 117, 198, 35, 228, 182, 181, 34, 177, 238, 142, 255, 134, 242, 16, 112, 157, 147, 140, 93, 207, 29, 131, 42, 169, 144, 16, 235, 197, 66, 159, 218, 111, 19, 209, 189, 5, 163, 177, 223, 76, 249, 8, 44, 248, 159, 157, 75, 54, 15, 138, 88, 187, 195, 165, 216, 135, 42, 186, 220, 232, 11, 81, 131, 33, 2, 20, 45, 173, 94, 56, 102, 247, 74, 48, 88, 124, 202, 128, 216, 142, 160, 61, 30, 33, 16, 230, 166, 19, 13, 3, 108, 128, 123, 225, 28, 7, 106, 127, 122, 48, 67, 1, 113, 90, 157, 95, 164, 125, 196, 158, 222, 99, 176, 211, 122, 146, 190, 82, 254, 187, 34, 108, 66, 64, 253, 65, 196, 135, 19, 248, 138, 151, 135, 209, 195, 211, 181, 19, 68, 14, 127, 61, 90, 43, 114, 160, 124, 71, 187, 72, 72, 123, 13, 146, 220, 30, 175, 106, 178, 113, 49, 168, 76, 86, 151, 144, 49, 47, 169, 25, 225, 117, 34, 76, 184, 123, 255, 80, 81, 135, 164, 55, 254, 85, 79, 90, 131, 240, 60, 135, 212, 31, 34, 209, 71, 138, 178, 216, 183, 13, 166, 241, 164, 112, 23, 214, 20, 191, 166, 88, 189, 221, 83, 147, 248, 161, 212, 233, 67, 66, 52, 99, 74, 81, 108, 65, 99, 21, 58, 79, 32, 34, 35, 45, 3, 10, 186, 233, 224, 115, 251, 14, 3, 15, 65, 76, 221, 224, 252, 170, 74, 146, 251, 150, 165, 218, 72, 199, 156, 165, 92, 102, 142, 202, 110, 160, 172, 56, 46, 75, 37, 71, 168, 206, 23, 30, 210, 8, 199, 175, 49, 247, 74, 216, 202, 252, 214, 109, 103, 147, 151, 76, 200, 93, 29, 246, 20, 6, 130, 65, 239, 227, 249, 65, 153, 172, 119, 98, 52, 143, 184, 245, 205, 169, 121, 138, 14, 250, 55, 200, 88, 88, 144, 252, 150, 133, 104, 249, 12, 27, 160, 86, 123, 243, 187, 220, 29, 106, 214, 53, 73, 125, 231, 194, 220, 10, 127, 165, 198, 242, 115, 79, 28, 187, 160, 95, 48, 189, 79, 122, 14, 173, 99, 198, 84, 224, 76, 157, 130, 72, 56, 227, 47, 131, 195, 33, 244, 66, 76, 246, 27, 13, 200, 90, 121, 132, 52, 124, 252, 110, 112, 110, 179, 97, 207, 193, 195, 180, 201, 223, 115, 229, 199, 28, 120, 201, 121, 29, 235, 92, 103, 175, 125, 219, 154, 69, 112, 179, 43, 180, 145, 73, 219, 145, 27, 202, 220, 2, 75, 35, 150, 38, 87, 220, 120, 140, 31, 229, 158, 223, 159, 211, 31, 226, 140, 132, 98, 225, 95, 26, 150, 148, 225, 79, 33, 89, 78, 79, 205, 113, 13, 199, 125, 190, 73, 45, 242, 80, 59, 210, 207, 0, 147, 50, 114, 145, 252, 70, 212, 137, 71, 8, 178, 124, 93, 45, 133, 121, 40, 231, 242, 125, 104, 112, 221, 222, 184, 145, 120, 104, 33, 171, 255, 11, 220, 53, 170, 125, 103, 67, 192, 68, 43, 142, 183, 78, 7, 171, 135, 28, 26, 103, 244, 218, 153, 142, 209, 198, 250, 103, 144, 79, 72, 205, 187, 172, 62, 228, 164, 185, 43, 239, 46, 197, 96, 241, 139, 253, 59, 188, 137, 93, 11, 26, 85, 243, 201, 55, 146, 107, 176, 245, 40, 48, 213, 176, 22, 76, 14, 171, 202, 207, 44, 49, 156, 188, 16, 17, 109, 174, 124, 194, 197, 43, 112, 171, 140, 164, 84, 155, 105, 199, 68, 178, 46, 73, 186, 86, 64, 188, 239, 109, 103, 182, 217, 72, 114, 215, 112, 91, 160, 194, 62, 75, 232, 138, 170, 224, 129, 23, 237, 244, 158, 105, 152, 209, 133, 142, 112, 228, 19, 69, 121, 19, 244, 118, 169, 211, 91, 117, 99, 83, 8, 209, 42, 62, 160, 95, 181, 105, 53, 230, 158, 144, 117, 111, 53, 144, 184, 105, 190, 253, 241, 249, 159, 132, 111, 193, 139, 196, 193, 140, 13, 183, 172, 241, 151, 24, 16, 199, 61, 216, 187, 101, 193, 94, 125, 218, 93, 15, 2, 161, 15, 156, 91, 142, 80, 86, 42, 197, 55, 23, 117, 99, 39, 169, 25, 180, 110, 211, 2, 148, 2, 165, 96, 180, 119, 126, 78, 180, 240, 86, 73, 60, 212, 48, 98, 168, 207, 231, 102, 209, 122, 138, 221, 194, 112, 14, 236, 111, 159, 80, 148, 97, 101, 141, 81, 198, 70, 169, 126, 46, 238, 92, 155, 224, 103, 243, 193, 51, 151, 149, 132, 148, 99, 99, 172, 15, 46, 19, 126, 237, 184, 125, 150, 212, 145, 122, 129, 118, 215, 10, 47, 37, 116, 100, 37, 133, 13, 224, 130, 9, 228, 229, 60, 165, 22, 56, 97, 184, 50, 100, 205, 72, 228, 190, 247, 231, 121, 208, 134, 120, 8, 103, 58, 200, 106, 46, 219, 228, 160, 217, 212, 159, 248, 65, 79, 90, 115, 92, 33, 121, 65, 42, 237, 220, 215, 231, 148, 112, 140, 112, 156, 211, 71, 195, 138, 251, 151, 2, 217, 6, 169, 51, 224, 59, 225, 118, 157, 217, 12, 163, 68, 3, 112, 52, 205, 107, 40, 185, 51, 174, 228, 220, 214, 157, 85, 182, 126, 239, 183, 31, 142, 211, 179, 31, 20, 139, 39, 134, 194, 65, 34, 102, 133, 250, 49, 244, 34, 54, 46, 66, 108, 130, 175, 45, 80, 51, 152, 135, 41, 32, 193, 35, 145, 56, 43, 225, 183, 193, 155, 137, 36, 149, 169, 18, 35, 187, 36, 195, 103, 222, 50, 23, 237, 168, 177, 72, 73, 27, 70, 24, 148, 180, 60, 210, 188, 207, 118, 67, 67, 189, 142, 8, 128, 24, 30, 135, 62, 238, 15, 107, 92, 248, 245, 42, 12, 248, 65, 148, 103, 250, 4, 195, 132, 114, 104, 173, 27, 186, 163, 153, 223, 69, 137, 22, 93, 235, 255, 249, 42, 29, 13, 223, 30, 98, 50, 161, 138, 218, 169, 121, 101, 34, 89, 161, 34, 184, 48, 147, 193, 154, 167, 123, 25, 4, 64, 118, 29, 83, 24, 151, 215, 172, 22, 61, 29, 155, 45, 175, 114, 223, 114, 90, 36, 50, 164, 54, 42, 70, 99, 55, 150, 179, 22, 121, 160, 206, 62, 9, 35, 48, 185, 246, 14, 62, 18, 173, 182, 135, 120, 197, 198, 89, 201, 186, 254, 144, 95, 173, 158, 225, 148, 4, 245, 66, 163, 98, 78, 226, 22, 0, 23, 22, 24, 75, 211, 78, 22, 154, 230, 47, 25, 76, 217, 126, 72, 19, 21, 145, 58, 234, 44, 174, 97, 39, 222, 164, 185, 211, 246, 123, 135, 235, 243, 115, 16, 198, 15, 218, 120, 106, 198, 43, 229, 40, 93, 241, 91, 142, 26, 240, 112, 24, 227, 71, 44, 221, 139, 194, 6, 188, 175, 25, 36, 58, 23, 107, 37, 235, 222, 37, 45, 148, 58, 12, 104, 241, 128, 159, 162, 230, 231, 233, 26, 21, 126, 247, 113, 115, 121, 1, 72, 88, 241, 0, 17, 221, 141, 179, 22, 179, 164, 74, 5, 184, 124, 38, 25, 141, 70, 200, 223, 175, 77, 229, 102, 156, 120, 40, 11, 23, 236, 110, 102, 42, 29, 235, 42, 96, 167, 125, 171, 166, 16, 70, 19, 254, 176, 246, 141, 199, 142, 19, 81, 27, 245, 117, 229, 137, 218, 151, 83, 185, 241, 122, 113, 29, 122, 32, 9, 80, 214, 32, 43, 186, 253, 2, 33, 21, 245, 209, 119, 231, 101, 42, 205, 241, 96, 170, 143, 135, 145, 137, 84, 229, 6, 188, 218, 188, 59, 183, 177, 251, 201, 124, 169, 203, 120, 72, 101, 161, 230, 92, 5, 5, 228, 158, 150, 41, 173, 81, 18, 104, 167, 188, 54, 21, 164, 125, 170, 23, 245, 26, 58, 186, 178, 236, 41, 219, 37, 215, 10, 87, 36, 78, 131, 177, 103, 66, 220, 197, 27, 206, 112, 181, 68, 117, 182, 215, 94, 209, 247, 11, 122, 240, 26, 80, 54, 160, 113, 251, 207, 239, 74, 133, 111, 5, 155, 12, 188, 199, 254, 215, 255, 245, 231, 104, 82, 125, 83, 250, 174, 18, 67, 98, 198, 175, 119, 217, 159, 57, 2, 83, 95, 103, 79, 30, 23, 21, 4, 54, 54, 45, 195, 59, 72, 152, 137, 17, 239, 43, 205, 16, 81, 148, 208, 173, 110, 10, 135, 97, 101, 168, 162, 114, 187, 204, 11, 200, 169, 177, 234, 47, 150, 94, 24, 205, 125, 20, 101, 53, 230, 231, 134, 242, 109, 91, 187, 49, 224, 146, 176, 62, 183, 214, 89, 171, 240, 36, 64, 150, 18, 254, 80, 76, 94, 109, 24, 126, 159, 232, 254, 130, 123, 57, 224, 176, 49, 112, 80, 197, 246, 199, 59, 194, 55, 143, 16, 105, 253, 120, 102, 194, 99, 104, 99, 49, 250, 134, 21, 242, 51, 45, 87, 72, 140, 246, 7, 252, 174, 158, 120, 159, 204, 115, 79, 1, 71, 173, 142, 16, 226, 66, 45, 155, 210, 223, 148, 21, 19, 245, 151, 106, 76, 63, 49, 93, 152, 85, 97, 16, 80, 69, 8, 7, 63, 161, 235, 34, 211, 210, 184, 8, 38, 107, 103, 147, 117, 83, 15, 13, 123, 113, 33, 76, 6, 30, 19, 11, 105, 78, 145, 159, 224, 42, 117, 174, 135, 182, 27, 110, 60, 66, 155, 167, 243, 11, 66, 71, 43, 91, 28, 101, 186, 56, 129, 128, 27, 27, 49, 236, 182, 113, 134, 176, 53, 49, 188, 177, 12, 255, 123, 224, 241, 12, 156, 250, 47, 93, 116, 189, 200, 201, 43, 30, 90, 82, 191, 129, 157, 71, 38, 8, 38, 91, 234, 219, 85, 1, 223, 14, 199, 17, 213, 208, 245, 12, 150, 235, 60, 226, 26, 106, 78, 211, 33, 87, 223, 54, 96, 208, 179, 123, 153, 39, 136, 219, 177, 250, 106, 117, 200, 195, 9, 194, 211, 57, 200, 29, 76, 229, 91, 225, 6, 74, 153, 50, 25, 135, 93, 114, 91, 176, 218, 177, 206, 181, 28, 53, 50, 5, 202, 183, 218, 73, 21, 196, 125, 247, 193, 142, 39, 97, 216, 222, 88, 92, 197, 102, 242, 147, 55, 23, 216, 73, 78, 69, 204, 197, 118, 201, 200, 168, 195, 38, 188, 248, 130, 227, 92, 249, 246, 133, 84, 232, 157, 243, 47, 168, 201, 194, 182, 168, 91, 251, 45, 140, 89, 44, 245, 142, 239, 238, 72, 115, 21, 45, 241, 7, 145, 128, 51, 216, 91, 29, 83, 107, 105, 186, 8, 122, 197, 239, 195, 238, 62, 237, 119, 17, 72, 255, 212, 23, 85, 224, 4, 203, 113, 166, 241, 63, 122, 61, 234, 84, 254, 124, 148, 180, 51, 6, 18, 66, 0, 97, 145, 120, 152, 148, 11, 232, 250, 235, 236, 60, 177, 231, 78, 192, 164, 240, 148, 149, 115, 190, 112, 133, 145, 213, 180, 153, 10, 211, 53, 10, 16, 18, 73, 71, 49, 189, 130, 6, 190, 111, 126, 109, 123, 35, 222, 198, 121, 234, 17, 25, 118, 30, 225, 222, 59, 57, 203, 227, 59, 67, 7, 244, 151, 233, 92, 192, 68, 121, 255, 163, 81, 92, 176, 228, 61, 93, 87, 124, 132, 118, 90, 253, 129, 51, 88, 159, 218, 246, 122, 222, 62, 135, 45, 9, 52, 55, 67, 100, 49, 122, 21, 217, 129, 170, 244, 238, 183, 184, 250, 6, 72, 166, 245, 230, 254, 147, 176, 182, 167, 127, 112, 84, 54, 119, 46, 129, 249, 93, 78, 225, 2, 98, 170, 245, 225, 21, 80, 23, 89, 13, 162, 108, 29, 226, 186, 211, 117, 162, 24, 83, 2, 96, 1, 138, 97, 67, 5, 193, 35, 76, 151, 244, 189, 234, 13, 147, 70, 206, 157, 37, 10, 111, 170, 44, 186, 154, 162, 184, 44, 32, 4, 13, 150, 7, 45, 54, 67, 20, 75, 122, 31, 110, 182, 199, 183, 196, 204, 126, 47, 12, 245, 37, 126, 21, 68, 28, 175, 62, 113, 252, 109, 240, 62, 247, 99, 218, 82, 103, 68, 47, 88, 203, 156, 82, 28, 233, 84, 124, 150, 251, 53, 198, 100, 146, 38, 246, 48, 101, 25, 18, 120, 244, 175, 71, 39, 92, 111, 246, 234, 24, 132, 3, 23, 228, 76, 50, 32, 211, 123, 49, 198, 196, 139, 72, 164, 232, 66, 16, 168, 100, 19, 90, 78, 139, 241, 30, 178, 201, 141, 162, 205, 75, 28, 42, 12, 71, 4, 31, 111, 208, 199, 77, 210, 89, 192, 135, 219, 62, 158, 38, 178, 143, 210, 178, 251, 114, 2, 91, 209, 119, 72, 246, 198, 209, 139, 85, 124, 69, 105, 189, 105, 72, 129, 196, 237, 34, 141, 28, 190, 125, 144, 109, 13, 171, 197, 92, 213, 18, 210, 59, 198, 131, 220, 20, 163, 48, 155, 106, 90, 61, 70, 150, 211, 36, 21, 236, 208, 240, 36, 90, 195, 138, 98, 187, 18, 164, 95, 188, 28, 121, 58, 12, 165, 195, 175, 251, 10, 202, 165, 4, 4, 214, 67, 167, 10, 7, 64, 31, 140, 232, 94, 38, 91, 203, 208, 186, 204, 222, 210, 143, 102, 107, 4, 75, 87, 51, 150, 221, 202, 253, 91, 57, 70, 209, 111, 65, 42, 27, 158, 188, 98, 139, 89, 80, 227, 40, 247, 198, 181, 103, 105, 93, 61, 216, 63, 52, 4, 152, 238, 248, 231, 22, 117, 82, 57, 156, 154, 93, 26, 45, 219, 127, 17, 42, 92, 0, 209, 188, 69, 119, 156, 234, 111, 213, 84, 241, 190, 212, 239, 22, 208, 34, 232, 41, 154, 87, 118, 23, 42, 192, 73, 126, 142, 182, 69, 127, 163, 169, 188, 162, 81, 205, 35, 27, 76, 34, 236, 17, 95, 214, 62, 177, 189, 5, 158, 220, 132, 163, 67, 242, 52, 180, 82, 19, 181, 60, 51, 225, 128, 222, 147, 73, 40, 50, 216, 206, 53, 13, 117, 135, 40, 81, 181, 193, 119, 39, 42, 187, 20, 197, 2, 69, 182, 241, 139, 218, 213, 75, 104, 83, 75, 181, 246, 126, 211, 139, 251, 83, 210, 176, 169, 215, 22, 57, 49, 89, 128, 84, 97, 9, 146, 96, 17, 170, 207, 218, 41, 105, 22, 77, 180, 143, 89, 19, 132, 76, 159, 82, 218, 89, 85, 61, 69, 202, 99, 239, 233, 11, 142, 105, 197, 91, 18, 30, 53, 205, 77, 155, 54, 22, 86, 56, 122, 99, 53, 92, 101, 167, 44, 192, 117, 33, 128, 241, 212, 249, 27, 194, 125, 66, 224, 230, 145, 116, 125, 99, 47, 190, 123, 246, 26, 70, 155, 180, 212, 97, 137, 171, 200, 122, 3, 3, 214, 251, 153, 166, 249, 159, 225, 222, 113, 154, 42, 206, 231, 6, 45, 24, 127, 236, 104, 1, 171, 100, 142, 124, 122, 67, 197, 237, 21, 85, 74, 90, 203, 218, 14, 205, 71, 211, 25, 85, 9, 176, 147, 62, 52, 140, 172, 212, 103, 34, 117, 33, 142, 114, 75, 69, 9, 216, 184, 132, 212, 244, 232, 88, 170, 60, 144, 70, 127, 77, 37, 88, 211, 23, 82, 28, 36, 67, 192, 172, 68, 119, 87, 122, 79, 187, 107, 125, 28, 225, 19, 131, 145, 212, 254, 53, 139, 132, 70, 107, 201, 198, 161, 220, 74, 189, 113, 173, 18, 131, 28, 109, 85, 130, 57, 141, 12, 227, 64, 239, 23, 52, 250, 163, 21, 62, 7, 247, 49, 110, 100, 115, 7, 203, 243, 33, 79, 255, 78, 130, 29, 109, 108, 108, 116, 33, 232, 27, 177, 86, 103, 240, 129, 221, 243, 163, 16, 35, 248, 175, 15, 93, 70, 153, 106, 85, 208, 178, 248, 5, 127, 140, 204, 56, 190, 122, 9, 164, 45, 165, 126, 135, 201, 73, 12, 67, 29, 220, 155, 85, 105, 67, 76, 210, 235, 204, 247, 9, 56, 44, 2, 189, 132, 238, 75, 163, 20, 126, 87, 10, 59, 167, 97, 172, 104, 226, 240, 245, 165, 145, 55, 16, 250, 250, 242, 233, 0, 109, 107, 130, 62, 225, 193, 66, 143, 215, 111, 233, 126, 250, 96, 43, 215, 77, 189, 190, 206, 254, 148, 17, 34, 15, 6, 218, 79, 106, 244, 255, 209, 200, 192, 119, 89, 74, 18, 149, 146, 0, 251, 184, 4, 83, 112, 198, 110, 41, 77, 53, 29, 61, 182, 216, 49, 173, 95, 62, 5, 195, 243, 236, 66, 189, 180, 140, 149, 11, 103, 253, 83, 99, 161, 12, 142, 57, 33, 243, 51, 43, 56, 138, 5, 245, 137, 180, 192, 72, 173, 11, 186, 226, 90, 110, 179, 61, 165, 3, 181, 147, 143, 230, 50, 162, 149, 157, 237, 163, 90, 1, 86, 183, 180, 249, 170, 152, 39, 114, 173, 141, 92, 19, 114, 172, 94, 35, 160, 183, 97, 97, 170, 206, 210, 78, 125, 143, 233, 132, 178, 191, 27, 97, 101, 217, 199, 233, 119, 103, 101, 54, 128, 199, 114, 84, 18, 43, 203, 238, 110, 80, 217, 153, 50, 5, 101, 204, 87, 137, 94, 78, 225, 7, 74, 153, 249, 13, 152, 203, 18, 228, 78, 113, 199, 110, 60, 111, 215, 21, 163, 253, 119, 92, 146, 222, 237, 165, 187, 2, 52, 49, 29, 57, 172, 11, 63, 155, 164, 119, 196, 205, 88, 11, 36, 23, 240, 71, 100, 222, 218, 56, 253, 173, 106, 200, 167, 50, 141, 146, 25, 129, 160, 175, 132, 237, 122, 175, 80, 229, 91, 246, 21, 1, 222, 79, 110, 178, 9, 97, 33, 33, 38, 152, 41, 217, 214, 173, 11, 129, 5, 2, 120, 6, 208, 235, 186, 22, 163, 33, 25, 252, 112, 184, 223, 126, 47, 66, 137, 189, 179, 118, 79, 235, 107, 41, 44, 247, 77, 194, 54, 212, 241, 56, 7, 176, 174, 115, 226, 65, 223, 88, 100, 139, 193, 243, 217, 154, 173, 90, 215, 156, 193, 177, 96, 239, 14, 106, 86, 217, 14, 92, 37, 172, 11, 154, 62, 245, 199, 98, 160, 236, 157, 4, 123, 131, 68, 68, 53, 122, 227, 203, 220, 147, 190, 237, 15, 51, 121, 136, 117, 135, 221, 197, 18, 195, 4, 96, 120, 100, 14, 149, 194, 203, 220, 147, 96, 109, 112, 224, 133, 133, 154, 243, 31, 51, 57, 231, 179, 216, 165, 208, 54, 59, 69, 143, 113, 225, 242, 185, 67, 124, 169, 39, 72, 8, 234, 209, 87, 75, 3, 132, 96, 190, 238, 222, 107, 84, 184, 15, 120, 182, 194, 153, 49, 149, 6, 45, 182, 171, 118, 51, 151, 144, 125, 100, 139, 201, 128, 49, 110, 113, 176, 40, 161, 231, 182, 122, 238, 170, 139, 168, 147, 109, 89, 193, 164, 48, 97, 33, 178, 130, 222, 180, 247, 24, 189, 151, 221, 157, 153, 62, 54, 196, 31, 238, 53, 193, 67, 168, 150, 207, 200, 228, 8, 85, 179, 110, 151, 48, 211, 140, 181, 1, 104, 47, 180, 43, 5, 58, 105, 120, 155, 238, 72, 198, 174, 75, 226, 220, 72, 24, 47, 96, 175, 188, 186, 85, 114, 155, 118, 49, 233, 239, 60, 110, 60, 203, 144, 85, 179, 249, 198, 155, 151, 31, 35, 198, 243, 42, 204, 75, 222, 49, 92, 31, 141, 32, 254, 48, 176, 75, 176, 102, 180, 79, 193, 9, 112, 141, 183, 19, 36, 121, 8, 155, 250, 155, 7, 244, 13, 48, 218, 81, 58, 144, 227, 176, 90, 169, 61, 35, 100, 57, 132, 128, 100, 53, 11, 45, 241, 60, 237, 148, 113, 129, 132, 246, 119, 140, 3, 69, 66, 213, 162, 128, 237, 201, 243, 82, 57, 246, 119, 120, 139, 160, 10, 117, 84, 8, 209, 99, 172, 109, 215, 107, 99, 112, 148, 21, 251, 244, 30, 236, 123, 22, 91, 230, 94, 78, 133, 194, 205, 208, 150, 66, 10, 89, 89, 153, 33, 16, 152, 52, 223, 178, 114, 86, 255, 11, 74, 42, 233, 94, 87, 207, 47, 24, 138, 144, 128, 192, 212, 189, 157, 72, 153, 194, 112, 225, 48, 222, 51, 247, 82, 87, 189, 186, 5, 0, 253, 211, 44, 17, 231, 212, 67, 1, 216, 164, 10, 69, 188, 70, 93, 216, 185, 51, 165, 39, 18, 175, 195, 194, 6, 137, 43, 38, 59, 158, 56, 27, 88, 47, 56, 126, 30, 10, 32, 197, 58, 249, 234, 103, 185, 141, 81, 192, 82, 102, 5, 155, 152, 188, 113, 245, 151, 113, 86, 217, 133, 43, 254, 56, 78, 30, 101, 82, 202, 14, 5, 156, 12, 63, 69, 222, 26, 67, 195, 155, 59, 112, 255, 94, 4, 245, 233, 61, 123, 132, 237, 201, 122, 217, 252, 198, 244, 88, 28, 194, 230, 14, 75, 234, 104, 230, 96, 118, 57, 172, 151, 151, 180, 58, 21, 254, 187, 25, 155, 159, 167, 236, 52, 181, 121, 177, 76, 87, 174, 49, 161, 159, 192, 81, 97, 150, 93, 240, 253, 13, 92, 245, 58, 122, 238, 180, 42, 224, 46, 38, 221, 9, 23, 23, 18, 135, 187, 178, 17, 11, 3, 15, 128, 250, 36, 239, 31, 150, 49, 167, 26, 251, 83, 214, 55, 24, 100, 215, 63, 48, 149, 148, 15, 178, 23, 58, 251, 9, 11, 32, 173, 62, 97, 200, 47, 41, 73, 77, 84, 134, 107, 151, 48, 245, 175, 210, 34, 4, 70, 210, 194, 6, 184, 144, 141, 229, 186, 229, 77, 108, 137, 161, 220, 23, 12, 52, 200, 230, 95, 0, 40, 136, 134, 82, 52, 159, 186, 239, 106, 161, 125, 16, 37, 148, 255, 27, 92, 54, 75, 217, 102, 205, 187, 91, 247, 250, 109, 49, 15, 147, 114, 228, 114, 79, 8, 129, 151, 140, 32, 149, 38, 225, 14, 69, 35, 11, 42, 80, 177, 2, 222, 239, 3, 166, 174, 157, 253, 76, 163, 51, 39, 140, 46, 157, 90, 39, 118, 42, 211, 53, 246, 243, 7, 240, 102, 101, 95, 134, 77, 170, 122, 80, 68, 208, 40, 151, 231, 133, 60, 56, 100, 224, 15, 0, 127, 238, 31, 229, 247, 219, 3, 218, 5, 83, 118, 189, 205, 52, 20, 73, 242, 218, 164, 236, 136, 74, 210, 205, 213, 74, 123, 67, 5, 4, 238, 81, 64, 249, 0, 178, 48, 211, 195, 35, 107, 53, 141, 6, 27, 71, 176, 155, 139, 28, 242, 60, 184, 66, 110, 108, 49, 108, 179, 13, 177, 234, 139, 126, 156, 215, 7, 83, 151, 175, 7, 187, 147, 239, 215, 167, 102, 183, 61, 207, 208, 62, 88, 197, 30, 11, 110, 191, 152, 105, 206, 82, 4, 212, 93, 210, 255, 183, 71, 18, 221, 8, 188, 156, 251, 251, 135, 155, 194, 238, 225, 58, 107, 6, 138, 191, 193, 31, 219, 43, 36, 87, 13, 182, 75, 166, 94, 163, 32, 53, 28, 74, 163, 203, 188, 166, 83, 210, 128, 155, 33, 56, 56, 161, 195, 97, 62, 150, 227, 130, 152, 1, 182, 195, 144, 111, 230, 14, 93, 119, 5, 61, 28, 89, 192, 107, 33, 64, 111, 168, 205, 126, 216, 188, 18, 29, 35, 187, 31, 144, 9, 199, 23, 158, 106, 149, 180, 85, 46, 209, 102, 59, 12, 117, 56, 26, 229, 34, 148, 64, 241, 46, 105, 113, 246, 93, 43, 60, 199, 192, 203, 41, 224, 76, 116, 231, 79, 1, 33, 124, 72, 48, 211, 199, 226, 33, 6, 141, 131, 89, 130, 204, 96, 152, 175, 220, 154, 159, 198, 193, 72, 234, 144, 48, 30, 88, 101, 55, 72, 38, 101, 188, 165, 211, 123, 9, 214, 7, 0, 243, 240, 219, 176, 150, 23, 174, 183, 150, 225, 124, 225, 185, 175, 223, 84, 180, 163, 170, 233, 113, 48, 146, 37, 157, 46, 0, 161, 156, 88, 142, 93, 75, 169, 66, 8, 149, 29, 191, 192, 62, 46, 143, 88, 99, 195, 211, 178, 239, 226, 81, 187, 56, 20, 150, 10, 134, 191, 28, 60, 120, 215, 131, 21, 225, 122, 162, 93, 239, 162, 238, 236, 116, 1, 103, 85, 20, 58, 124, 89, 122, 22, 9, 102, 18, 42, 166, 201, 112, 143, 237, 129, 46, 95, 42, 37, 199, 40, 157, 204, 4, 71, 3, 144, 143, 197, 44, 247, 158, 103, 27, 29, 38, 135, 91, 190, 95, 43, 225, 22, 10, 88, 197, 131, 78, 6, 88, 73, 13, 232, 102, 80, 38, 148, 40, 13, 107, 140, 124, 48, 133, 247, 195, 252, 253, 18, 17, 12, 120, 218, 83, 27, 136, 179, 67, 216, 11, 23, 156, 7, 255, 111, 250, 100, 228, 236, 6, 5, 35, 229, 5, 98, 30, 67, 227, 190, 66, 234, 184, 81, 36, 66, 121, 53, 0, 251, 201, 74, 227, 5, 236, 109, 86, 208, 213, 192, 80, 205, 214, 205, 59, 87, 3, 187, 109, 104, 247, 154, 72, 239, 195, 243, 63, 114, 166, 60, 204, 138, 123, 49, 215, 192, 104, 103, 179, 193, 85, 241, 229, 37, 182, 148, 145, 123, 123, 153, 167, 243, 123, 65, 0, 38, 107, 109, 220, 189, 44, 194, 244, 82, 205, 221, 20, 94, 68, 81, 81, 73, 20, 59, 75, 43, 80, 87, 179, 188, 75, 68, 107, 255, 103, 142, 219, 133, 99, 22, 39, 105, 189, 184, 200, 149, 146, 227, 49, 111, 24, 19, 85, 164, 190, 43, 171, 71, 49, 137, 41, 145, 7, 146, 79, 162, 83, 140, 167, 247, 48, 190, 72, 249, 73, 75, 61, 212, 79, 110, 8, 144, 233, 18, 46, 187, 223, 127, 179, 150, 12, 241, 249, 234, 28, 18, 94, 147, 154, 159, 63, 152, 91, 58, 196, 54, 17, 223, 175, 153, 62, 93, 240, 227, 178, 119, 222, 196, 46, 156, 197, 169, 111, 41, 203, 243, 132, 79, 191, 97, 139, 188, 8, 249, 168, 23, 217, 6, 119, 28, 93, 37, 211, 122, 252, 149, 183, 99, 164, 176, 221, 18, 156, 99, 152, 213, 107, 134, 36, 192, 48, 159, 209, 165, 96, 228, 252, 88, 3, 47, 124, 209, 138, 94, 9, 46, 21, 149, 161, 7, 200, 95, 158, 56, 2, 143, 54, 168, 59, 228, 141, 207, 2, 59, 67, 144, 67, 38, 65, 197, 93, 253, 161, 175, 55, 1, 47, 3, 61, 232, 143, 62, 148, 162, 112, 5, 185, 21, 139, 47, 73, 69, 8, 103, 112, 66, 242, 148, 132, 253, 187, 97, 225, 90, 28, 222, 7, 64, 172, 127, 121, 59, 186, 117, 60, 209, 239, 232, 141, 76, 112, 8, 49, 55, 224, 51, 142, 26, 197, 223, 227, 205, 96, 18, 165, 93, 157, 165, 134, 140, 37, 166, 153, 8, 214, 34, 150, 209, 205, 112, 192, 219, 57, 98, 154, 138, 125, 108, 139, 138, 254, 96, 96, 18, 64, 235, 188, 71, 136, 179, 94, 158, 119, 135, 123, 208, 4, 9, 156, 145, 186, 221, 212, 31, 206, 180, 170, 141, 76, 199, 62, 219, 49, 207, 81, 204, 134, 173, 99, 204, 99, 44, 7, 222, 29, 188, 63, 20, 226, 67, 185, 64, 249, 72, 102, 45, 50, 244, 57, 12, 45, 189, 12, 47, 149, 6, 49, 249, 129, 160, 173, 151, 118, 22, 108, 42, 247, 186, 206, 170, 64, 98, 160, 149, 162, 91, 156, 116, 52, 248, 90, 210, 55, 202, 91, 124, 148, 214, 106, 49, 201, 231, 167, 59, 241, 102, 172, 12, 180, 141, 35, 175, 189, 86, 235, 51, 53, 245, 227, 185, 42, 54, 64, 61, 185, 110, 213, 104, 133, 51, 114, 85, 90, 29, 82, 20, 14, 158, 24, 19, 116, 131, 109, 168, 36, 29, 178, 59, 157, 193, 108, 211, 16, 19, 185, 134, 35, 98, 183, 107, 42, 6, 92, 79, 161, 215, 145, 133, 155, 124, 84, 87, 30, 126, 80, 49, 170, 3, 31, 206, 212, 255, 72, 118, 236, 244, 28, 140, 172, 84, 240, 234, 69, 224, 124, 53, 9, 29, 130, 37, 210, 136, 89, 72, 235, 154, 220, 97, 178, 67, 187, 121, 187, 136, 25, 30, 91, 229, 157, 53, 122, 193, 125, 208, 158, 160, 51, 234, 61, 96, 226, 46, 44, 176, 194, 107, 39, 91, 207, 85, 96, 50, 100, 19, 149, 108, 139, 61, 81, 25, 123, 244, 11, 0, 38, 113, 254, 148, 103, 149, 79, 213, 221, 16, 141, 2, 100, 9, 148, 66, 226, 213, 180, 2, 242, 141, 209, 40, 203, 85, 161, 180, 8, 229, 108, 24, 70, 70, 204, 234, 137, 67, 130, 108, 147, 244, 156, 196, 16, 52, 93, 174, 9, 200, 166, 39, 136, 177, 13, 31, 205, 235, 166, 139, 232, 91, 90, 103, 58, 215, 211, 55, 90, 88, 245, 21, 163, 223, 46, 242, 126, 161, 96, 255, 116, 113, 182, 44, 84, 105, 61, 196, 10, 39, 44, 205, 178, 202, 102, 106, 87, 62, 74, 221, 108, 3, 215, 105, 36, 89, 250, 121, 153, 37, 140, 61, 96, 3, 21, 34, 208, 225, 11, 57, 249, 205, 238, 89, 241, 227, 140, 114, 68, 32, 66, 169, 244, 240, 148, 122, 102, 28, 137, 130, 54, 244, 144, 56, 183, 244, 29, 123, 36, 162, 178, 179, 224, 242, 146, 228, 96, 17, 85, 43, 6, 158, 108, 124, 14, 123, 127, 13, 226, 143, 235, 21, 146, 89, 252, 88, 38, 239, 252, 97, 140, 245, 248, 7, 24, 34, 46, 95, 212, 9, 148, 212, 159, 92, 85, 227, 48, 166, 182, 31, 141, 168, 170, 178, 61, 224, 82, 211, 69, 130, 105, 104, 122, 24, 24, 42, 133, 93, 177, 219, 215, 172, 221, 134, 211, 170, 228, 243, 130, 196, 246, 15, 129, 226, 186, 68, 207, 1, 175, 61, 71, 76, 207, 70, 249, 229, 196, 158, 237, 37, 101, 66, 3, 51, 144, 22, 1, 218, 94, 14, 220, 202, 229, 203, 242, 167, 177, 114, 64, 95, 235, 20, 205, 123, 56, 41, 64, 129, 73, 241, 167, 110, 60, 33, 84, 72, 43, 57, 248, 126, 30, 124, 186, 206, 41, 86, 140, 195, 136, 36, 187, 197, 140, 13, 229, 170, 101, 16, 87, 13, 32, 223, 37, 69, 44, 28, 74, 103, 202, 191, 214, 45, 59, 92, 48, 64, 131, 225, 177, 231, 7, 10, 22, 231, 28, 79, 230, 152, 161, 105, 188, 120, 26, 217, 224, 178, 98, 144, 103, 150, 80, 200, 156, 136, 201, 71, 184, 112, 80, 64, 102, 74, 245, 157, 191, 161, 147, 36, 169, 230, 105, 115, 237, 202, 197, 220, 52, 68, 1, 225, 51, 251, 132, 60, 150, 93, 237, 71, 231, 160, 134, 237, 118, 149, 1, 112, 228, 249, 103, 210, 123, 105, 178, 37, 100, 104, 152, 19, 251, 63, 103, 157, 184, 199, 93, 65, 217, 251, 165, 60, 94, 59, 39, 223, 59, 204, 78, 224, 210, 76, 78, 181, 61, 104, 32, 20, 151, 209, 157, 36, 30, 189, 120, 180, 2, 193, 88, 94, 0, 53, 12, 98, 92, 172, 186, 204, 47, 211, 2, 251, 45, 167, 8, 245, 235, 59, 182, 96, 208, 90, 204, 193, 111, 187, 238, 52, 139, 172, 70, 150, 233, 12, 27, 106, 83, 222, 107, 166, 73, 218, 176, 211, 193, 129, 208, 97, 65, 59, 232, 49, 79, 43, 6, 158, 18, 199, 232, 151, 216, 10, 50, 41, 79, 143, 228, 73, 63, 104, 24, 111, 75, 225, 236, 91, 23, 3, 85, 45, 182, 30, 207, 85, 88, 61, 194, 101, 16, 16, 121, 88, 156, 129, 148, 80, 109, 8, 157, 139, 167, 95, 197, 18, 169, 47, 64, 226, 212, 145, 8, 87, 100, 101, 154, 102, 82, 140, 245, 125, 227, 181, 118, 48, 54, 204, 153, 231, 221, 185, 58, 215, 32, 238, 19, 73, 227, 28, 131, 189, 51, 1, 186, 98, 170, 251, 86, 26, 236, 201, 157, 92, 80, 107, 62, 148, 26, 55, 124, 167, 187, 87, 37, 48, 81, 118, 52, 65, 86, 174, 115, 152, 92, 138, 197, 153, 103, 131, 196, 19, 185, 225, 179, 90, 70, 93, 58, 66, 97, 63, 241, 199, 135, 193, 19, 252, 182, 185, 181, 236, 100, 54, 248, 25, 7, 182, 55, 166, 147, 12, 248, 102, 128, 208, 139, 93, 106, 251, 220, 196, 66, 72, 26, 87, 236, 196, 235, 222, 101, 83, 229, 184, 131, 232, 178, 212, 39, 184, 229, 200, 125, 200, 189, 80, 17, 225, 223, 110, 131, 55, 109, 96, 217, 171, 17, 240, 21, 62, 53, 50, 150, 59, 183, 37, 195, 58, 176, 100, 174, 213, 95, 114, 68, 100, 213, 29, 125, 18, 98, 51, 248, 127, 164, 143, 21, 124, 205, 113, 196, 106, 159, 188, 139, 12, 34, 73, 67, 69, 113, 110, 46, 115, 159, 33, 18, 89, 100, 14, 154, 200, 186, 8, 0, 230, 151, 194, 224, 195, 225, 234, 17, 234, 76, 125, 124, 151, 231, 159, 225, 139, 227, 243, 205, 5, 163, 99, 15, 69, 58, 58, 39, 70, 57, 216, 49, 47, 143, 7, 16, 165, 148, 222, 131, 49, 157, 56, 128, 111, 153, 23, 109, 108, 227, 209, 123, 168, 169, 147, 147, 141, 140, 49, 25, 254, 255, 42, 3, 93, 116, 242, 102, 219, 36, 127, 73, 60, 159, 12, 239, 152, 133, 186, 227, 211, 152, 188, 20, 83, 29, 154, 103, 124, 76, 34, 152, 211, 29, 171, 41, 158, 102, 93, 59, 158, 45, 52, 88, 22, 146, 252, 205, 115, 89, 243, 253, 29, 133, 85, 246, 10, 149, 37, 195, 65, 154, 80, 233, 37, 249, 166, 220, 110, 192, 189, 51, 31, 27, 100, 244, 243, 62, 121, 137, 62, 131, 157, 128, 18, 236, 130, 137, 19, 161, 40, 35, 240, 191, 5, 11, 224, 202, 35, 112, 19, 50, 54, 89, 207, 172, 209, 10, 207, 74, 84, 136, 28, 26, 210, 73, 16, 116, 150, 167, 68, 42, 250, 195, 140, 11, 120, 228, 18, 197, 13, 221, 160, 129, 104, 254, 250, 165, 68, 200, 13, 231, 79, 64, 82, 74, 143, 107, 142, 116, 31, 234, 163, 1, 238, 205, 119, 98, 87, 95, 48, 79, 35, 188, 138, 243, 30, 8, 222, 5, 20, 189, 127, 87, 154, 13, 42, 230, 52, 20, 165, 130, 94, 161, 183, 113, 98, 114, 24, 244, 95, 157, 219, 137, 23, 12, 8, 142, 57, 245, 120, 231, 243, 37, 32, 96, 167, 93, 3, 189, 6, 76, 137, 152, 250, 190, 102, 169, 37, 220, 3, 106, 16, 64, 149, 182, 19, 232, 71, 219, 229, 225, 16, 38, 67, 59, 42, 93, 243, 118, 18, 120, 56, 233, 38, 31, 172, 105, 203, 160, 160, 140, 219, 212, 41, 208, 83, 51, 51, 175, 10, 173, 217, 229, 9, 211, 172, 165, 157, 102, 56, 240, 247, 136, 200, 138, 101, 87, 60, 250, 190, 44, 5, 81, 138, 179, 74, 147, 213, 104, 103, 37, 43, 124, 218, 19, 202, 34, 68, 87, 192, 193, 152, 29, 206, 10, 202, 213, 11, 168, 241, 144, 166, 136, 192, 173, 209, 205, 41, 156, 192, 221, 95, 239, 209, 207, 214, 206, 93, 87, 247, 253, 62, 43, 232, 194, 52, 22, 32, 93, 107, 213, 37, 155, 43, 237, 4, 187, 198, 65, 48, 72, 225, 86, 217, 249, 242, 242, 15, 46, 107, 53, 159, 117, 151, 231, 173, 92, 2, 108, 95, 187, 152, 70, 26, 123, 154, 4, 20, 104, 189, 75, 16, 103, 237, 241, 104, 49, 253, 240, 81, 194, 59, 111, 216, 205, 29, 129, 44, 222, 242, 210, 4, 67, 92, 220, 68, 73, 113, 42, 9, 87, 204, 232, 91, 99, 241, 127, 214, 95, 154, 93, 169, 129, 86, 199, 76, 157, 230, 43, 233, 87, 242, 32, 222, 76, 2, 248, 183, 245, 45, 7, 251, 32, 42, 79, 32, 121, 176, 235, 48, 61, 59, 20, 200, 48, 46, 101, 189, 90, 21, 137, 117, 49, 92, 109, 143, 49, 60, 60, 101, 31, 22, 121, 194, 23, 251, 112, 37, 117, 21, 182, 44, 127, 54, 250, 62, 108, 2, 214, 28, 118, 111, 249, 245, 98, 37, 181, 101, 42, 20, 199, 232, 205, 10, 3, 83, 234, 101, 203, 61, 90, 36, 184, 11, 85, 169, 46, 25, 209, 80, 144, 143, 168, 251, 230, 200, 53, 201, 164, 136, 45, 234, 134, 121, 104, 134, 1, 222, 145, 95, 28, 36, 170, 108, 222, 64, 41, 23, 216, 40, 58, 115, 217, 34, 240, 44, 191, 143, 209, 1, 91, 35, 221, 252, 215, 22, 229, 240, 205, 95, 221, 14, 66, 8, 74, 250, 98, 131, 171, 32, 255, 205, 110, 62, 26, 226, 212, 24, 225, 87, 43, 230, 57, 252, 23, 150, 23, 227, 253, 105, 23, 188, 239, 83, 154, 13, 206, 16, 244, 4, 78, 195, 88, 3, 133, 6, 110, 39, 90, 91, 19, 182, 33, 21, 185, 235, 199, 112, 150, 93, 156, 136, 219, 33, 243, 84, 214, 4, 213, 181, 189, 221, 22, 193, 125, 94, 45, 221, 165, 141, 182, 222, 84, 41, 146, 162, 52, 51, 23, 8, 182, 28, 215, 26, 153, 24, 38, 79, 122, 74, 149, 95, 177, 95, 2, 24, 167, 244, 143, 27, 92, 107, 52, 95, 246, 61, 18, 17, 224, 0, 133, 240, 252, 205, 72, 24, 211, 221, 76, 12, 181, 17, 75, 42, 55, 175, 145, 178, 195, 36, 242, 71, 129, 113, 112, 130, 218, 147, 242, 158, 137, 134, 100, 133, 132, 221, 51, 238, 224, 35, 66, 49, 150, 74, 214, 255, 164, 8, 68, 39, 232, 166, 217, 118, 21, 156, 126, 23, 142, 115, 242, 179, 2, 61, 182, 72, 51, 119, 81, 204, 107, 206, 77, 206, 75, 79, 132, 37, 36, 226, 90, 206, 31, 167, 158, 138, 245, 146, 86, 114, 234, 38, 244, 60, 234, 28, 215, 9, 26, 210, 230, 1, 28, 183, 20, 221, 252, 115, 111, 11, 157, 196, 110, 97, 226, 48, 23, 35, 236, 202, 143, 113, 86, 228, 166, 79, 107, 242, 155, 64, 235, 72, 55, 95, 89, 97, 229, 206, 66, 48, 65, 172, 155, 68, 121, 112, 126, 66, 10, 49, 226, 188, 109, 227, 90, 133, 124, 26, 132, 95, 33, 118, 174, 76, 214, 225, 156, 154, 12, 116, 158, 56, 206, 185, 220, 52, 174, 179, 252, 100, 173, 208, 72, 227, 35, 3, 80, 151, 27, 56, 198, 98, 125, 240, 179, 69, 136, 103, 90, 70, 121, 83, 84, 97, 40, 172, 14, 87, 246, 120, 189, 201, 225, 156, 145, 39, 50, 11, 91, 229, 237, 145, 155, 161, 171, 62, 252, 101, 144, 54, 38, 214, 229, 37, 196, 37, 110, 222, 215, 241, 166, 6, 62, 63, 8, 35, 6, 142, 39, 118, 249, 62, 119, 108, 138, 78, 38, 246, 20, 140, 89, 71, 72, 21, 137, 160, 57, 101, 115, 247, 210, 195, 116, 31, 210, 233, 69, 104, 196, 37, 65, 84, 80, 193, 51, 158, 185, 249, 232, 92, 78, 98, 108, 24, 205, 197, 170, 228, 197, 17, 25, 74, 187, 20, 212, 219, 196, 221, 142, 79, 66, 152, 60, 188, 178, 25, 105, 113, 202, 54, 215, 159, 168, 72, 144, 189, 25, 240, 14, 50, 101, 15, 198, 224, 253, 202, 177, 209, 134, 212, 129, 81, 59, 22, 227, 230, 63, 79, 154, 147, 242, 250, 13, 175, 168, 89, 42, 7, 51, 236, 189, 199, 171, 76, 46, 10, 156, 8, 36, 150, 158, 35, 56, 71, 254, 58, 192, 196, 72, 199, 42, 161, 79, 118, 42, 237, 219, 23, 130, 133, 28, 50, 240, 147, 155, 99, 137, 210, 120, 63, 143, 120, 143, 192, 159, 77, 64, 161, 44, 167, 48, 254, 157, 204, 101, 207, 252, 139, 119, 242, 33, 32, 203, 90, 22, 152, 228, 126, 195, 161, 17, 145, 227, 8, 213, 123, 137, 116, 144, 128, 212, 144, 43, 43, 25, 253, 114, 174, 194, 174, 210, 231, 166, 2, 182, 133, 60, 73, 223, 14, 104, 90, 155, 89, 88, 129, 204, 174, 14, 226, 173, 235, 15, 79, 87, 234, 7, 127, 182, 34, 116, 29, 228, 79, 180, 79, 157, 1, 227, 146, 59, 64, 19, 65, 118, 132, 210, 196, 103, 103, 53, 248, 245, 247, 63, 64, 144, 160, 222, 190, 230, 202, 250, 207, 143, 28, 105, 163, 223, 209, 84, 12, 192, 4, 248, 92, 70, 139, 129, 47, 194, 77, 248, 239, 128, 20, 90, 243, 160, 113, 87, 214, 199, 4, 173, 191, 232, 174, 244, 118, 97, 178, 42, 177, 91, 53, 244, 187, 147, 116, 204, 100, 30, 167, 195, 176, 163, 236, 217, 132, 189, 229, 133, 231, 5, 250, 12, 197, 107, 10, 18, 195, 46, 24, 50, 129, 155, 15, 24, 115, 140, 90, 199, 218, 1, 163, 17, 170, 206, 179, 157, 3, 144, 237, 45, 63, 174, 59, 191, 124, 7, 111, 142, 173, 82, 224, 248, 234, 24, 117, 50, 108, 127, 27, 196, 89, 136, 164, 152, 50, 56, 244, 188, 96, 45, 15, 217, 209, 177, 201, 41, 169, 21, 24, 196, 85, 23, 187, 27, 135, 195, 71, 72, 79, 236, 113, 151, 83, 68, 81, 110, 93, 140, 201, 125, 177, 5, 248, 107, 198, 195, 71, 26, 193, 98, 247, 220, 153, 70, 118, 133, 155, 184, 0, 176, 102, 80, 200, 80, 93, 230, 251, 176, 153, 162, 179, 176, 196, 236, 98, 224, 232, 26, 68, 234, 84, 55, 229, 95, 141, 212, 232, 44, 160, 254, 8, 208, 234, 222, 104, 118, 221, 77, 130, 35, 93, 104, 75, 32, 69, 100, 200, 101, 214, 137, 93, 205, 207, 20, 181, 55, 213, 117, 79, 167, 41, 56, 71, 24, 196, 121, 70, 117, 218, 210, 130, 240, 141, 97, 178, 216, 215, 59, 230, 10, 235, 71, 172, 36, 239, 94, 53, 180, 198, 51, 72, 76, 104, 120, 32, 201, 2, 57, 173, 58, 83, 217, 35, 143, 88, 3, 239, 206, 221, 194, 100, 180, 47, 225, 207, 144, 115, 37, 21, 144, 211, 228, 68, 77, 139, 102, 108, 12, 130, 120, 122, 33, 207, 72, 59, 151, 62, 39, 129, 178, 10, 106, 247, 123, 237, 142, 140, 167, 101, 108, 169, 63, 67, 138, 79, 5, 166, 17, 116, 109, 200, 157, 185, 50, 157, 101, 77, 21, 241, 58, 96, 117, 220, 76, 4, 136, 228, 194, 220, 44, 113, 76, 179, 255, 52, 129, 251, 116, 101, 19, 124, 180, 117, 177, 24, 61, 229, 154, 87, 2, 161, 146, 243, 89, 49, 113, 104, 245, 53, 239, 30, 186, 236, 85, 132, 143, 57, 140, 69, 114, 168, 201, 30, 155, 80, 162, 0, 212, 164, 230, 184, 180, 130, 200, 11, 2, 215, 129, 155, 97, 117, 149, 241, 155, 204, 231, 87, 96, 100, 205, 199, 165, 136, 221, 58, 242, 220, 53, 182, 112, 87, 137, 171, 188, 31, 108, 246, 108, 239, 223, 2, 135, 209, 182, 190, 104, 2, 83, 133, 116, 158, 135, 204, 252, 41, 153, 36, 70, 48, 57, 89, 212, 152, 194, 133, 236, 89, 246, 95, 152, 53, 126, 143, 58, 110, 246, 242, 42, 162, 44, 29, 32, 167, 6, 164, 49, 17, 186, 97, 41, 144, 149, 22, 241, 160, 208, 163, 137, 189, 126, 186, 108, 107, 59, 2, 7, 51, 120, 38, 62, 90, 241, 123, 231, 236, 216, 187, 12, 49, 32, 86, 67, 214, 52, 73, 67, 147, 137, 82, 245, 34, 18, 165, 6, 248, 219, 185, 34, 28, 244, 195, 143, 135, 109, 143, 48, 151, 157, 77, 42, 106, 103, 55, 214, 133, 226, 119, 244, 181, 70, 102, 147, 97, 143, 108, 103, 255, 232, 64, 221, 148, 181, 171, 17, 115, 236, 166, 77, 236, 140, 101, 243, 70, 200, 126, 199, 46, 162, 29, 63, 143, 94, 155, 19, 205, 1, 108, 119, 29, 15, 19, 184, 159, 152, 162, 207, 143, 76, 33, 213, 157, 155, 57, 35, 247, 170, 109, 71, 190, 61, 235, 98, 117, 58, 95, 184, 160, 189, 142, 84, 56, 234, 247, 153, 114, 116, 69, 49, 229, 195, 0, 81, 213, 39, 22, 231, 233, 4, 19, 162, 142, 173, 172, 191, 4, 59, 88, 132, 232, 139, 20, 232, 67, 183, 41, 219, 197, 16, 8, 59, 88, 30, 43, 170, 187, 179, 142, 229, 73, 84, 43, 254, 156, 220, 106, 210, 20, 152, 120, 11, 221, 72, 139, 63, 171, 27, 60, 10, 198, 121, 249, 255, 225, 15, 218, 147, 214, 45, 124, 45, 222, 104, 68, 158, 70, 25, 148, 94, 53, 187, 81, 84, 199, 221, 35, 76, 220, 230, 51, 98, 153, 127, 68, 214, 182, 165, 147, 99, 189, 68, 251, 111, 124, 206, 108, 206, 7, 99, 248, 198, 216, 154, 75, 40, 12, 93, 67, 49, 53, 17, 33, 44, 119, 122, 101, 197, 102, 168, 212, 82, 115, 36, 99, 126, 66, 166, 93, 202, 34, 172, 222, 136, 198, 148, 26, 248, 31, 174, 187, 247, 110, 6, 185, 15, 88, 89, 141, 56, 140, 173, 136, 168, 44, 159, 231, 191, 154, 242, 88, 104, 62, 231, 141, 171, 207, 14, 233, 165, 118, 126, 55, 159, 111, 3, 84, 130, 89, 1, 190, 11, 91, 73, 240, 54, 30, 244, 167, 196, 41, 118, 87, 246, 205, 14, 113, 191, 100, 90, 75, 60, 41, 44, 70, 56, 229, 76, 177, 185, 58, 11, 213, 86, 208, 67, 54, 112, 72, 91, 24, 36, 55, 249, 106, 136, 168, 198, 9, 69, 2, 32, 50, 115, 137, 85, 75, 19, 54, 224, 210, 159, 40, 51, 60, 35, 54, 226, 131, 143, 193, 174, 12, 187, 37, 31, 112, 237, 108, 97, 228, 248, 176, 168, 195, 125, 168, 37, 158, 14, 102, 0, 247, 156, 165, 188, 244, 31, 6, 227, 97, 233, 11, 196, 189, 191, 146, 12, 46, 19, 193, 190, 124, 217, 246, 24, 157, 228, 219, 191, 116, 230, 6, 74, 132, 214, 96, 78, 172, 34, 181, 245, 32, 81, 94, 149, 80, 192, 91, 10, 114, 53, 90, 128, 155, 67, 9, 63, 12, 252, 171, 66, 98, 55, 139, 78, 232, 70, 147, 34, 92, 243, 23, 20, 105, 236, 240, 78, 20, 187, 156, 155, 14, 173, 32, 87, 251, 143, 212, 186, 251, 14, 13, 249, 219, 107, 145, 129, 238, 191, 67, 85, 99, 82, 49, 129, 212, 216, 123, 51, 63, 235, 4, 17, 34, 238, 190, 177, 93, 213, 155, 238, 141, 185, 63, 114, 10, 55, 171, 195, 201, 145, 215, 104, 28, 191, 241, 168, 68, 222, 60, 253, 28, 25, 68, 109, 54, 20, 140, 188, 242, 67, 23, 60, 158, 59, 108, 133, 181, 252, 38, 218, 46, 151, 251, 167, 104, 14, 47, 184, 204, 68, 50, 89, 188, 230, 164, 103, 65, 0, 39, 246, 118, 40, 157, 59, 100, 235, 104, 118, 14, 64, 157, 29, 93, 132, 6, 252, 33, 3, 67, 75, 27, 106, 36, 85, 34, 126, 187, 56, 121, 238, 143, 206, 248, 101, 38, 190, 194, 44, 214, 128, 232, 20, 255, 103, 233, 238, 78, 54, 47, 126, 110, 46, 241, 246, 210, 126, 203, 112, 51, 179, 52, 204, 214, 129, 134, 238, 145, 197, 205, 83, 167, 133, 237, 156, 16, 2, 206, 131, 136, 128, 88, 193, 133, 116, 237, 228, 101, 254, 45, 110, 252, 118, 17, 155, 97, 156, 91, 208, 108, 175, 180, 128, 132, 165, 178, 244, 201, 223, 45, 196, 77, 233, 235, 2, 165, 79, 61, 52, 95, 125, 103, 76, 58, 252, 8, 184, 14, 119, 73, 137, 226, 144, 219, 163, 64, 244, 172, 42, 204, 251, 152, 155, 135, 215, 222, 254, 79, 53, 33, 182, 6, 105, 242, 84, 62, 106, 31, 234, 52, 7, 211, 153, 193, 164, 96, 214, 92, 22, 49, 182, 133, 192, 64, 149, 130, 89, 247, 35, 62, 51, 226, 209, 0, 185, 22, 1, 173, 47, 79, 84, 78, 174, 148, 65, 178, 190, 68, 108, 239, 87, 24, 81, 28, 84, 95, 152, 4, 141, 54, 45, 107, 30, 166, 171, 247, 46, 151, 164, 132, 84, 68, 56, 182, 59, 183, 29, 217, 44, 150, 8, 156, 18, 252, 170, 119, 5, 230, 137, 22, 182, 243, 57, 155, 97, 111, 129, 238, 68, 41, 95, 153, 81, 52, 124, 125, 234, 159, 208, 252, 82, 145, 246, 92, 147, 176, 148, 108, 129, 74, 64, 92, 40, 71, 170, 154, 142, 37, 183, 147, 40, 4, 166, 156, 184, 16, 156, 40, 24, 151, 73, 71, 89, 61, 38, 63, 83, 36, 197, 248, 235, 18, 21, 239, 195, 20, 203, 191, 98, 2, 142, 81, 183, 119, 213, 120, 184, 32, 110, 240, 69, 90, 190, 65, 57, 117, 101, 95, 156, 109, 237, 174, 124, 208, 182, 81, 255, 114, 156, 107, 119, 17, 169, 77, 13, 239, 217, 209, 210, 23, 106, 62, 63, 7, 24, 175, 242, 39, 105, 16, 82, 215, 25, 229, 63, 253, 34, 0, 166, 60, 44, 183, 227, 34, 167, 198, 101, 204, 99, 79, 33, 114, 147, 166, 7, 83, 64, 127, 227, 180, 149, 103, 51, 47, 215, 20, 167, 171, 153, 16, 118, 115, 167, 208, 251, 214, 201, 203, 113, 129, 197, 72, 223, 95, 201, 41, 59, 244, 185, 183, 157, 29, 117, 143, 81, 79, 74, 130, 5, 214, 196, 157, 47, 49, 189, 114, 192, 242, 176, 69, 21, 90, 133, 172, 36, 31, 170, 5, 149, 142, 50, 8, 214, 36, 238, 32, 20, 12, 209, 193, 72, 71, 162, 37, 251, 6, 92, 228, 255, 199, 230, 149, 227, 42, 158, 115, 186, 0, 214, 144, 135, 92, 222, 152, 46, 89, 223, 162, 194, 69, 211, 183, 191, 229, 34, 153, 180, 249, 96, 59, 90, 17, 243, 120, 173, 103, 62, 58, 40, 3, 38, 187, 136, 234, 245, 38, 68, 174, 251, 59, 151, 132, 217, 121, 6, 54, 80, 78, 105, 38, 12, 3, 159, 92, 38, 210, 24, 213, 231, 125, 41, 114, 57, 185, 12, 190, 199, 29, 36, 72, 128, 48, 99, 139, 77, 155, 241, 50, 8, 147, 40, 2, 13, 201, 223, 211, 69, 25, 39, 70, 104, 41, 225, 5, 90, 73, 156, 45, 179, 238, 130, 186, 124, 185, 43, 241, 252, 200, 239, 206, 224, 209, 181, 147, 174, 171, 45, 176, 155, 141, 105, 19, 156, 12, 192, 57, 80, 69, 44, 36, 200, 187, 191, 173, 217, 129, 48, 208, 236, 12, 200, 188, 146, 223, 200, 245, 166, 102, 53, 132, 76, 206, 88, 130, 211, 37, 207, 120, 104, 157, 72, 49, 142, 107, 174, 21, 135, 240, 43, 156, 171, 28, 133, 170, 5, 250, 78, 240, 151, 90, 167, 201, 50, 248, 63, 107, 7, 82, 107, 0, 28, 120, 149, 157, 225, 207, 224, 41, 226, 16, 99, 150, 24, 223, 129, 182, 57, 107, 81, 112, 211, 57, 223, 87, 34, 97, 199, 59, 68, 227, 87, 77, 45, 8, 206, 185, 22, 126, 203, 245, 41, 188, 122, 65, 76, 241, 7, 52, 171, 167, 244, 43, 206, 107, 179, 212, 206, 117, 159, 26, 86, 233, 226, 125, 203, 94, 165, 182, 244, 212, 112, 222, 153, 219, 133, 93, 127, 82, 1, 72, 129, 154, 238, 211, 64, 196, 201, 219, 237, 41, 96, 26, 175, 144, 42, 107, 151, 30, 230, 154, 252, 244, 35, 105, 209, 95, 63, 224, 29, 40, 53, 87, 45, 209, 237, 230, 67, 174, 100, 167, 74, 62, 45, 209, 233, 244, 216, 95, 10, 216, 178, 91, 36, 243, 235, 119, 155, 7, 185, 47, 71, 27, 48, 216, 51, 115, 238, 76, 242, 230, 71, 198, 9, 33, 108, 39, 200, 18, 88, 70, 217, 98, 16, 42, 178, 190, 67, 77, 22, 220, 49, 56, 117, 251, 101, 112, 215, 104, 41, 222, 123, 74, 13, 24, 144, 103, 177, 28, 43, 44, 179, 5, 253, 168, 77, 210, 204, 94, 192, 200, 131, 239, 223, 5, 172, 26, 207, 161, 97, 205, 249, 125, 242, 239, 190, 219, 153, 30, 71, 123, 163, 86, 85, 59, 149, 129, 213, 122, 44, 164, 252, 247, 204, 243, 51, 67, 110, 40, 20, 50, 157, 151, 11, 52, 13, 157, 194, 182, 225, 7, 115, 86, 72, 26, 119, 49, 130, 212, 77, 225, 36, 197, 176, 50, 182, 164, 43, 26, 84, 81, 179, 237, 243, 90, 43, 40, 72, 96, 209, 163, 235, 54, 115, 122, 210, 121, 192, 79, 127, 47, 191, 137, 176, 56, 201, 81, 167, 233, 223, 2, 101, 189, 151, 36, 83, 228, 128, 120, 156, 192, 255, 255, 146, 142, 249, 202, 206, 103, 69, 18, 13, 197, 134, 12, 68, 139, 52, 220, 81, 230, 148, 204, 201, 203, 55, 19, 185, 60, 62, 100, 77, 247, 34, 100, 8, 205, 227, 186, 194, 112, 17, 36, 180, 115, 196, 10, 134, 171, 249, 63, 53, 228, 19, 1, 238, 29, 145, 240, 175, 196, 198, 235, 96, 80, 231, 74, 13, 0, 135, 108, 150, 18, 134, 63, 222, 13, 42, 120, 201, 12, 154, 85, 133, 131, 113, 234, 178, 205, 29, 85, 140, 35, 239, 49, 91, 134, 98, 127, 61, 97, 115, 121, 118, 167, 74, 80, 19, 141, 4, 54, 250, 252, 24, 156, 221, 157, 137, 115, 179, 157, 21, 41, 170, 208, 146, 159, 11, 53, 159, 220, 212, 25, 138, 135, 238, 126, 245, 38, 177, 239, 135, 86, 213, 44, 171, 12, 123, 241, 122, 36, 98, 209, 128, 81, 103, 36, 90, 79, 52, 90, 193, 133, 105, 48, 186, 157, 61, 148, 65, 64, 150, 204, 235, 67, 186, 238, 192, 195, 175, 156, 234, 38, 156, 156, 116, 141, 198, 204, 119, 28, 238, 149, 250, 217, 15, 52, 132, 118, 217, 161, 32, 20, 221, 170, 108, 162, 67, 119, 33, 75, 206, 183, 138, 100, 36, 180, 166, 71, 227, 201, 251, 3, 122, 79, 29, 203, 25, 208, 0, 152, 66, 49, 217, 18, 79, 89, 55, 211, 153, 119, 198, 0, 123, 164, 58, 178, 64, 81, 60, 94, 149, 243, 95, 227, 84, 40, 24, 68, 18, 160, 89, 67, 49, 146, 79, 27, 81, 9, 21, 137, 157, 16, 92, 62, 106, 105, 233, 45, 145, 250, 206, 57, 32, 48, 95, 151, 63, 228, 234, 32, 174, 45, 19, 127, 42, 87, 155, 35, 177, 102, 152, 164, 48, 48, 207, 51, 89, 72, 95, 33, 210, 115, 31, 37, 246, 244, 222, 81, 64, 170, 130, 171, 246, 35, 154, 111, 213, 145, 241, 95, 104, 144, 45, 172, 51, 212, 158, 129, 35, 133, 201, 95, 121, 171, 131, 40, 61, 235, 147, 85, 128, 114, 69, 239, 203, 54, 143, 117, 106, 82, 12, 2, 188, 219, 216, 158, 248, 52, 152, 119, 108, 164, 124, 220, 249, 170, 242, 200, 116, 176, 225, 163, 220, 76, 82, 169, 119, 56, 49, 21, 70, 204, 170, 2, 137, 204, 66, 240, 89, 239, 49, 233, 182, 75, 18, 142, 157, 156, 88, 44, 151, 89, 199, 174, 138, 225, 200, 173, 12, 197, 2, 86, 10, 254, 44, 69, 223, 119, 120, 100, 160, 247, 160, 134, 159, 124, 96, 14, 39, 100, 196, 187, 201, 17, 251, 241, 37, 234, 23, 171, 123, 135, 75, 48, 123, 125, 251, 76, 254, 117, 155, 184, 108, 61, 180, 114, 128, 220, 106, 156, 217, 148, 198, 84, 159, 76, 227, 62, 55, 170, 195, 184, 100, 83, 7, 57, 43, 98, 180, 20, 18, 239, 137, 151, 194, 153, 134, 226, 13, 25, 87, 223, 113, 205, 110, 43, 208, 112, 201, 236, 87, 200, 67, 195, 197, 58, 77, 67, 188, 76, 29, 91, 38, 159, 10, 204, 21, 38, 251, 182, 229, 204, 141, 184, 43, 14, 79, 58, 5, 167, 105, 51, 139, 73, 1, 19, 209, 45, 89, 88, 18, 247, 152, 47, 86, 158, 15, 181, 76, 167, 148, 12, 32, 19, 142, 142, 169, 244, 31, 91, 103, 15, 48, 130, 33, 204, 42, 154, 249, 170, 6, 216, 73, 226, 106, 58, 1, 167, 84, 79, 68, 174, 18, 46, 222, 215, 203, 169, 240, 62, 254, 252, 224, 93, 131, 117, 13, 137, 191, 206, 84, 69, 97, 231, 233, 98, 128, 29, 90, 124, 144, 169, 133, 218, 122, 101, 98, 15, 185, 145, 181, 168, 14, 26, 233, 180, 52, 223, 251, 29, 14, 141, 243, 95, 242, 174, 232, 140, 139, 41, 178, 12, 247, 239, 83, 121, 146, 42, 118, 112, 21, 121, 42, 201, 137, 75, 106, 207, 167, 48, 122, 69, 24, 148, 133, 228, 92, 77, 64, 168, 184, 52, 222, 101, 33, 10, 234, 114, 122, 131, 246, 121, 207, 11, 180, 7, 171, 63, 112, 174, 56, 119, 199, 54, 22, 82, 220, 215, 167, 3, 24, 39, 166, 107, 53, 51, 105, 131, 181, 236, 110, 194, 253, 254, 181, 99, 223, 19, 168, 213, 115, 37, 178, 164, 154, 170, 147, 162, 106, 28, 94, 70, 221, 43, 214, 113, 128, 223, 120, 211, 40, 204, 51, 101, 180, 164, 15, 10, 121, 67, 219, 246, 90, 218, 1, 247, 249, 95, 100, 227, 164, 43, 23, 243, 23, 243, 213, 116, 245, 94, 247, 177, 218, 181, 45, 205, 245, 101, 176, 22, 207, 149, 127, 215, 133, 240, 73, 63, 234, 31, 87, 20, 61, 43, 43, 38, 33, 54, 51, 28, 129, 202, 217, 103, 84, 229, 111, 168, 55, 140, 41, 43, 117, 124, 139, 57, 59, 98, 172, 227, 146, 8, 109, 218, 140, 217, 233, 71, 69, 204, 235, 74, 201, 1, 109, 39, 27, 7, 240, 18, 112, 140, 196, 134, 197, 186, 184, 231, 169, 251, 214, 113, 155, 18, 8, 83, 146, 183, 61, 90, 249, 251, 136, 93, 16, 182, 84, 115, 158, 141, 64, 11, 110, 91, 168, 91, 83, 50, 107, 128, 7, 162, 88, 74, 3, 58, 230, 219, 44, 223, 161, 201, 221, 217, 59, 23, 223, 114, 88, 254, 30, 15, 80, 43, 193, 24, 57, 212, 46, 88, 214, 88, 224, 58, 103, 201, 142, 39, 237, 230, 25, 163, 158, 177, 19, 205, 225, 6, 35, 111, 22, 111, 81, 173, 208, 64, 190, 106, 171, 31, 147, 50, 142, 17, 142, 8, 77, 160, 20, 94, 227, 63, 102, 98, 225, 38, 53, 96, 128, 48, 83, 3, 91, 158, 98, 175, 43, 71, 71, 4, 141, 39, 144, 11, 170, 59, 39, 191, 67, 150, 70, 95, 120, 12, 19, 123, 131, 141, 26, 106, 58, 127, 11, 128, 61, 93, 57, 68, 230, 247, 246, 237, 1, 201, 85, 213, 168, 149, 57, 99, 44, 89, 48, 120, 205, 104, 126, 48, 81, 46, 237, 253, 208, 48, 179, 51, 18, 242, 26, 77, 89, 224, 156, 77, 204, 240, 142, 231, 219, 27, 119, 154, 73, 143, 127, 24, 101, 105, 104, 152, 9, 44, 32, 20, 146, 10, 80, 71, 184, 104, 30, 151, 180, 156, 207, 187, 100, 102, 41, 114, 149, 160, 43, 65, 250, 114, 38, 231, 141, 92, 217, 137, 197, 81, 67, 8, 21, 70, 46, 160, 185, 174, 192, 25, 144, 188, 174, 76, 3, 22, 13, 17, 199, 85, 236, 50, 153, 101, 1, 245, 109, 14, 254, 93, 202, 149, 40, 13, 202, 59, 164, 98, 93, 60, 188, 49, 240, 64, 96, 122, 240, 207, 62, 139, 252, 25, 69, 181, 15, 19, 162, 61, 24, 152, 205, 19, 143, 174, 221, 222, 49, 86, 191, 1, 204, 158, 182, 142, 104, 156, 111, 137, 68, 166, 173, 131, 188, 240, 226, 159, 122, 95, 95, 149, 45, 202, 65, 130, 242, 141, 3, 180, 168, 78, 2, 210, 202, 241, 10, 70, 237, 42, 131, 238, 140, 164, 5, 83, 48, 70, 95, 26, 241, 73, 69, 119, 33, 145, 99, 164, 44, 84, 48, 9, 206, 36, 6, 193, 6, 253, 245, 144, 232, 31, 242, 16, 136, 93, 53, 104, 196, 181, 62, 175, 140, 110, 254, 8, 120, 130, 75, 215, 6, 138, 194, 227, 212, 65, 133, 11, 243, 253, 85, 161, 207, 63, 164, 46, 55, 54, 142, 22, 247, 210, 68, 248, 146, 100, 222, 100, 224, 178, 128, 66, 79, 50, 167, 40, 153, 84, 46, 26, 238, 99, 167, 50, 110, 242, 234, 253, 95, 210, 183, 228, 145, 174, 105, 77, 127, 209, 59, 211, 59, 188, 106, 255, 220, 192, 222, 102, 27, 73, 167, 50, 234, 199, 61, 177, 245, 152, 152, 219, 22, 126, 204, 248, 213, 227, 71, 217, 248, 203, 82, 191, 10, 172, 172, 228, 94, 200, 208, 56, 243, 8, 161, 100, 218, 208, 142, 74, 240, 117, 75, 40, 226, 103, 175, 44, 34, 237, 164, 123, 123, 31, 121, 163, 52, 130, 103, 139, 1, 183, 176, 184, 246, 76, 189, 115, 26, 153, 33, 168, 131, 195, 122, 12, 50, 223, 1, 188, 39, 171, 99, 112, 119, 132, 27, 51, 61, 193, 153, 138, 7, 235, 130, 74, 13, 83, 37, 72, 249, 225, 48, 54, 76, 0, 90, 83, 171, 140, 38, 120, 45, 126, 139, 255, 132, 204, 35, 35, 72, 199, 185, 112, 23, 16, 63, 117, 234, 101, 158, 191, 154, 108, 69, 115, 105, 109, 128, 168, 0, 73, 252, 178, 127, 37, 80, 184, 207, 200, 18, 244, 172, 43, 91, 189, 191, 12, 224, 231, 179, 13, 99, 99, 9, 226, 62, 252, 102, 61, 107, 203, 181, 97, 127, 44, 214, 129, 26, 59, 68, 19, 66, 4, 190, 15, 219, 161, 225, 33, 25, 236, 164, 2, 162, 184, 36, 59, 154, 37, 230, 92, 184, 160, 175, 69, 204, 122, 87, 184, 55, 112, 160, 139, 232, 230, 203, 204, 191, 9, 120, 18, 81, 60, 20, 61, 95, 121, 207, 241, 98, 97, 200, 245, 242, 87, 238, 38, 25, 134, 140, 17, 120, 53, 6, 28, 133, 36, 33, 23, 207, 127, 6, 236, 93, 43, 209, 54, 87, 69, 21, 121, 145, 39, 109, 18, 10, 58, 120, 252, 92, 143, 228, 213, 172, 155, 23, 223, 232, 182, 189, 54, 89, 40, 168, 91, 136, 23, 245, 46, 220, 174, 88, 140, 78, 151, 55, 70, 164, 65, 240, 171, 251, 34, 239, 185, 138, 113, 128, 233, 86, 217, 133, 225, 166, 168, 67, 177, 250, 120, 27, 47, 81, 47, 91, 48, 251, 191, 238, 150, 184, 150, 149, 136, 173, 56, 249, 211, 37, 221, 213, 70, 199, 45, 245, 240, 149, 0, 58, 187, 144, 130, 150, 87, 1, 225, 32, 10, 67, 184, 26, 247, 71, 236, 240, 36, 141, 101, 147, 243, 209, 238, 226, 110, 168, 9, 117, 207, 225, 163, 42, 220, 53, 62, 196, 125, 195, 217, 125, 136, 101, 102, 150, 133, 85, 83, 176, 75, 49, 155, 15, 201, 177, 121, 32, 239, 248, 141, 224, 198, 47, 193, 140, 117, 22, 32, 247, 126, 24, 151, 62, 39, 92, 42, 120, 90, 148, 253, 78, 94, 153, 198, 118, 53, 62, 125, 35, 31, 5, 216, 46, 15, 153, 10, 213, 130, 29, 184, 79, 4, 217, 227, 7, 169, 197, 24, 223, 193, 89, 99, 76, 206, 29, 55, 179, 87, 73, 187, 1, 178, 52, 69, 112, 202, 46, 221, 48, 156, 63, 130, 121, 127, 232, 19, 181, 163, 57, 210, 52, 131, 216, 168, 31, 185, 212, 112, 54, 193, 51, 189, 144, 245, 54, 65, 181, 18, 180, 217, 132, 215, 115, 3, 78, 10, 186, 135, 245, 104, 240, 31, 156, 106, 222, 200, 80, 0, 78, 137, 39, 8, 231, 91, 237, 125, 85, 153, 191, 60, 240, 214, 6, 28, 67, 176, 169, 100, 25, 41, 125, 91, 161, 214, 179, 46, 53, 130, 58, 213, 160, 246, 180, 176, 71, 93, 164, 137, 67, 206, 86, 113, 108, 52, 24, 206, 10, 125, 26, 7, 11, 186, 135, 200, 170, 45, 7, 211, 238, 98, 165, 191, 5, 41, 38, 1, 139, 118, 239, 192, 2, 48, 84, 207, 156, 126, 234, 70, 113, 204, 59, 44, 49, 68, 225, 32, 82, 53, 12, 204, 65, 81, 177, 9, 7, 149, 101, 13, 54, 95, 157, 32, 27, 98, 245, 154, 211, 85, 119, 97, 247, 188, 105, 124, 95, 41, 232, 4, 235, 215, 240, 7, 125, 243, 80, 47, 37, 24, 219, 16, 215, 152, 23, 23, 163, 169, 81, 233, 29, 165, 172, 34, 115, 154, 90, 111, 197, 198, 65, 47, 12, 0, 161, 139, 155, 251, 254, 12, 193, 121, 159, 196, 159, 28, 197, 60, 112, 71, 250, 78, 202, 175, 71, 225, 162, 33, 78, 73, 190, 68, 217, 163, 235, 212, 41, 231, 158, 175, 120, 128, 64, 9, 158, 141, 3, 156, 134, 71, 122, 86, 37, 69, 36, 59, 141, 238, 128, 150, 171, 2, 154, 13, 229, 221, 133, 138, 164, 239, 73, 162, 185, 15, 78, 34, 154, 33, 217, 246, 30, 217, 29, 31, 9, 250, 52, 187, 70, 234, 203, 118, 93, 107, 148, 217, 12, 236, 108, 85, 87, 136, 186, 29, 208, 92, 111, 220, 114, 100, 119, 180, 66, 143, 20, 105, 1, 175, 84, 115, 39, 133, 246, 51, 227, 10, 34, 37, 120, 30, 23, 65, 249, 224, 211, 54, 105, 3, 116, 174, 230, 241, 70, 199, 252, 208, 162, 62, 139, 64, 62, 49, 221, 3, 156, 134, 251, 22, 98, 9, 182, 51, 151, 25, 142, 40, 51, 225, 171, 216, 180, 114, 252, 36, 62, 208, 145, 9, 237, 247, 17, 72, 117, 208, 112, 143, 139, 227, 129, 63, 254, 175, 217, 126, 204, 15, 145, 127, 75, 135, 101, 36, 161, 184, 92, 84, 4, 71, 12, 75, 210, 126, 57, 168, 147, 9, 245, 4, 193, 15, 81, 80, 36, 200, 23, 95, 53, 127, 219, 10, 164, 153, 66, 215, 195, 35, 185, 116, 247, 234, 248, 203, 139, 62, 124, 213, 61, 220, 222, 76, 211, 226, 211, 10, 157, 36, 110, 51, 197, 15, 12, 111, 217, 207, 49, 195, 25, 222, 94, 116, 28, 254, 238, 9, 0, 253, 214, 242, 190, 30, 250, 240, 139, 21, 124, 18, 162, 121, 152, 46, 66, 124, 25, 246, 71, 54, 202, 82, 212, 221, 74, 164, 203, 172, 78, 75, 193, 63, 65, 155, 104, 79, 239, 7, 125, 248, 78, 53, 116, 185, 81, 174, 196, 143, 162, 222, 150, 254, 77, 116, 211, 115, 153, 29, 168, 72, 56, 135, 11, 104, 64, 98, 149, 223, 103, 209, 121, 36, 216, 78, 117, 217, 197, 96, 34, 181, 227, 254, 184, 176, 65, 235, 252, 46, 53, 80, 60, 101, 246, 169, 48, 172, 8, 136, 109, 35, 57, 5, 210, 146, 45, 48, 61, 40, 164, 188, 162, 193, 19, 120, 217, 61, 134, 161, 145, 240, 98, 237, 134, 250, 104, 194, 184, 188, 199, 174, 76, 174, 28, 111, 183, 211, 229, 16, 119, 241, 224, 228, 182, 111, 188, 45, 147, 106, 189, 164, 41, 191, 225, 4, 232, 246, 122, 120, 212, 102, 25, 94, 96, 208, 38, 180, 94, 95, 220, 14, 103, 142, 218, 83, 214, 191, 83, 84, 65, 246, 169, 36, 236, 30, 220, 233, 35, 138, 87, 3, 59, 38, 135, 191, 114, 186, 28, 54, 81, 108, 180, 69, 161, 127, 79, 49, 191, 42, 64, 169, 80, 244, 140, 142, 220, 241, 87, 226, 132, 190, 168, 35, 75, 213, 187, 29, 59, 113, 203, 109, 163, 191, 119, 33, 228, 227, 127, 138, 221, 77, 157, 206, 48, 14, 98, 118, 86, 100, 19, 171, 88, 153, 14, 179, 123, 79, 89, 75, 223, 41, 18, 50, 239, 10, 28, 92, 143, 219, 121, 250, 188, 27, 8, 55, 179, 89, 95, 194, 30, 129, 72, 96, 135, 36, 131, 156, 101, 118, 122, 8, 187, 181, 138, 125, 56, 25, 230, 74, 46, 163, 68, 83, 170, 246, 219, 141, 120, 64, 27, 180, 180, 234, 136, 125, 96, 13, 19, 74, 151, 235, 176, 94, 3, 62, 191, 23, 27, 217, 0, 26, 131, 251, 91, 152, 68, 126, 17, 97, 54, 49, 150, 113, 42, 70, 224, 252, 75, 144, 37, 212, 72, 52, 172, 131, 100, 61, 164, 91, 190, 90, 104, 117, 178, 242, 97, 235, 51, 9, 150, 110, 82, 73, 255, 201, 168, 15, 61, 84, 105, 101, 246, 122, 16, 117, 114, 223, 170, 230, 176, 35, 182, 41, 85, 19, 24, 213, 209, 173, 215, 219, 240, 24, 17, 31, 193, 207, 136, 120, 159, 151, 155, 117, 20, 113, 240, 225, 50, 135, 1, 58, 202, 101, 26, 184, 181, 121, 254, 131, 46, 226, 188, 22, 199, 245, 193, 133, 9, 232, 25, 235, 43, 180, 174, 74, 37, 20, 55, 166, 157, 236, 19, 166, 144, 21, 5, 234, 114, 89, 17, 120, 143, 220, 32, 172, 212, 15, 168, 79, 77, 172, 148, 210, 154, 154, 52, 4, 54, 179, 100, 45, 27, 192, 219, 59, 95, 144, 149, 156, 126, 79, 46, 48, 129, 87, 188, 75, 103, 98, 15, 220, 173, 137, 57, 15, 82, 216, 198, 217, 251, 83, 174, 153, 41, 140, 76, 142, 99, 46, 217, 58, 153, 49, 254, 153, 82, 53, 61, 68, 200, 113, 215, 234, 235, 219, 28, 59, 205, 139, 102, 148, 164, 241, 158, 73, 146, 128, 200, 173, 68, 161, 196, 238, 66, 25, 146, 73, 35, 174, 25, 83, 172, 125, 146, 62, 234, 12, 145, 61, 27, 44, 34, 17, 60, 37, 148, 228, 60, 85, 117, 202, 249, 78, 49, 101, 10, 42, 194, 39, 249, 247, 127, 147, 183, 45, 53, 166, 208, 23, 6, 31, 116, 219, 118, 175, 85, 17, 162, 243, 130, 89, 237, 45, 124, 100, 24, 226, 246, 76, 58, 121, 28, 60, 205, 26, 54, 207, 59, 188, 53, 90, 172, 188, 158, 47, 171, 166, 205, 168, 233, 96, 232, 96, 19, 26, 234, 109, 155, 195, 93, 5, 182, 91, 141, 194, 124, 34, 25, 177, 171, 255, 77, 119, 188, 78, 226, 7, 137, 44, 163, 228, 206, 120, 60, 168, 182, 36, 170, 16, 119, 48, 26, 18, 151, 74, 3, 159, 94, 93, 219, 228, 45, 188, 52, 48, 9, 252, 83, 225, 177, 211, 81, 149, 145, 70, 5, 70, 45, 229, 64, 122, 108, 199, 63, 51, 201, 131, 116, 199, 62, 113, 89, 214, 175, 150, 43, 184, 119, 224, 191, 136, 211, 188, 151, 16, 35, 40, 158, 40, 155, 58, 237, 108, 74, 185, 123, 82, 46, 72, 91, 153, 42, 153, 61, 86, 1, 56, 56, 110, 124, 208, 5, 52, 229, 216, 100, 47, 222, 53, 80, 72, 247, 169, 167, 32, 155, 6, 137, 107, 13, 34, 112, 98, 65, 160, 42, 129, 78, 91, 36, 249, 250, 137, 90, 153, 5, 239, 114, 80, 206, 196, 173, 255, 115, 235, 115, 170, 3, 33, 188, 35, 119, 219, 199, 181, 140, 250, 130, 64, 85, 193, 52, 199, 248, 134, 134, 6, 126, 165, 231, 246, 217, 200, 230, 41, 207, 155, 99, 167, 8, 211, 115, 4, 5, 158, 88, 3, 38, 121, 238, 202, 146, 196, 220, 70, 18, 66, 75, 43, 79, 169, 1, 230, 116, 239, 161, 2, 26, 52, 4, 222, 191, 115, 47, 16, 198, 69, 87, 127, 171, 185, 24, 235, 144, 198, 135, 87, 238, 138, 58, 2, 169, 175, 247, 45, 218, 18, 39, 183, 61, 1, 92, 234, 37, 125, 89, 54, 154, 28, 81, 181, 224, 218, 180, 162, 6, 255, 255, 43, 41, 96, 200, 122, 52, 66, 80, 245, 93, 55, 31, 152, 45, 161, 78, 218, 37, 215, 107, 63, 172, 88, 96, 16, 123, 141, 77, 115, 95, 144, 198, 111, 158, 87, 64, 217, 45, 147, 2, 146, 249, 248, 102, 100, 208, 214, 96, 218, 25, 204, 126, 123, 13, 105, 92, 105, 60, 55, 194, 120, 110, 144, 66, 6, 102, 46, 37, 221, 210, 43, 225, 74, 68, 68, 29, 149, 86, 57, 116, 1, 118, 173, 53, 66, 155, 250, 124, 167, 81, 74, 174, 109, 80, 134, 163, 231, 84, 54, 38, 130, 219, 130, 45, 143, 205, 255, 187, 9, 186, 202, 245, 27, 102, 220, 190, 3, 245, 117, 137, 7, 13, 203, 88, 98, 152, 242, 137, 145, 84, 66, 41, 73, 228, 110, 227, 226, 35, 180, 202, 160, 161, 102, 240, 205, 176, 226, 124, 14, 163, 133, 140, 196, 58, 100, 148, 196, 173, 57, 97, 60, 244, 29, 54, 253, 72, 77, 233, 58, 221, 23, 219, 9, 74, 103, 180, 143, 93, 10, 110, 102, 249, 112, 75, 217, 223, 254, 166, 254, 45, 186, 252, 193, 81, 192, 48, 241, 137, 171, 47, 127, 126, 212, 130, 72, 181, 238, 236, 138, 19, 86, 82, 97, 13, 203, 112, 72, 78, 246, 187, 42, 107, 139, 69, 170, 240, 188, 101, 205, 93, 152, 232, 117, 186, 78, 190, 154, 228, 222, 20, 213, 16, 200, 11, 127, 111, 19, 244, 38, 164, 107, 0, 185, 53, 48, 224, 87, 158, 54, 103, 141, 40, 60, 70, 79, 217, 223, 200, 203, 245, 219, 238, 248, 188, 141, 31, 13, 160, 19, 114, 115, 173, 157, 172, 131, 152, 46, 247, 46, 186, 248, 246, 159, 87, 105, 236, 67, 221, 46, 30, 49, 117, 171, 197, 222, 125, 144, 58, 29, 220, 129, 208, 62, 49, 147, 22, 186, 128, 52, 27, 133, 173, 159, 50, 41, 203, 33, 3, 3, 60, 1, 40, 1, 227, 253, 27, 163, 68, 27, 1, 0, 12, 108, 198, 63, 108, 160, 223, 63, 210, 13, 214, 77, 142, 227, 64, 93, 113, 77, 142, 38, 56, 139, 227, 122, 225, 87, 131, 110, 145, 141, 196, 58, 92, 167, 10, 106, 105, 31, 86, 22, 106, 189, 82, 88, 92, 114, 191, 193, 173, 102, 121, 154, 127, 221, 168, 17, 38, 16, 133, 210, 162, 136, 217, 99, 46, 35, 189, 175, 83, 7, 18, 0, 131, 246, 216, 253, 184, 206, 43, 233, 145, 43, 231, 132, 179, 105, 22, 248, 102, 160, 104, 35, 43, 213, 250, 51, 22, 30, 228, 197, 198, 73, 6, 84, 53, 119, 63, 51, 48, 100, 248, 10, 70, 231, 5, 243, 210, 252, 172, 178, 167, 220, 86, 162, 41, 244, 192, 22, 232, 207, 34, 196, 208, 200, 44, 141, 203, 58, 161, 5, 123, 79, 43, 7, 111, 165, 246, 236, 230, 182, 254, 163, 226, 113, 10, 185, 204, 85, 195, 60, 49, 145, 62, 144, 67, 148, 182, 233, 206, 55, 86, 122, 203, 148, 164, 184, 68, 146, 186, 186, 164, 209, 124, 200, 104, 117, 174, 107, 66, 175, 30, 99, 159, 254, 102, 218, 16, 4, 233, 179, 166, 229, 22, 108, 82, 75, 221, 133, 131, 191, 249, 30, 97, 151, 61, 188, 181, 25, 169, 30, 139, 100, 153, 85, 232, 13, 112, 163, 185, 117, 217, 71, 82, 5, 248, 226, 251, 197, 128, 114, 225, 93, 228, 50, 39, 143, 101, 83, 181, 128, 95, 102, 127, 44, 31, 67, 25, 123, 143, 133, 68, 99, 2, 214, 74, 81, 234, 161, 47, 53, 171, 20, 215, 169, 144, 32, 26, 68, 0, 137, 38, 59, 37, 145, 95, 113, 4, 123, 67, 174, 246, 172, 40, 189, 237, 131, 180, 122, 92, 125, 139, 124, 53, 134, 68, 44, 235, 183, 105, 71, 64, 192, 63, 88, 246, 194, 245, 123, 179, 89, 198, 186, 230, 196, 128, 194, 118, 179, 11, 155, 29, 109, 221, 211, 14, 151, 68, 249, 11, 69, 88, 149, 154, 176, 35, 226, 205, 87, 250, 172, 208, 72, 113, 230, 171, 125, 228, 38, 15, 182, 55, 58, 47, 98, 151, 161, 209, 241, 148, 3, 150, 233, 126, 206, 8, 66, 219, 59, 109, 51, 145, 65, 35, 22, 246, 127, 38, 246, 222, 153, 228, 185, 67, 8, 44, 116, 123, 202, 114, 119, 177, 242, 164, 233, 63, 21, 160, 35, 6, 80, 208, 213, 236, 223, 223, 44, 64, 134, 243, 31, 214, 156, 73, 221, 160, 37, 54, 6, 195, 155, 205, 41, 195, 61, 215, 61, 2, 216, 226, 81, 49, 146, 59, 32, 122, 112, 37, 74, 106, 237, 246, 83, 138, 102, 183, 42, 161, 112, 209, 29, 88, 66, 66, 48, 97, 1, 226, 58, 76, 20, 0, 64, 252, 73, 142, 36, 109, 137, 33, 87, 174, 27, 24, 253, 23, 85, 110, 11, 180, 99, 185, 43, 159, 98, 34, 144, 37, 70, 6, 50, 233, 188, 9, 85, 218, 19, 60, 246, 116, 221, 142, 87, 78, 218, 208, 161, 145, 80, 93, 40, 8, 62, 254, 181, 167, 111, 170, 75, 179, 147, 147, 225, 124, 23, 229, 99, 253, 48, 176, 196, 175, 53, 201, 3, 61, 12, 43, 73, 198, 118, 114, 153, 252, 5, 226, 223, 196, 194, 204, 71, 60, 58, 98, 221, 132, 155, 210, 220, 162, 199, 136, 2, 89, 171, 194, 62, 185, 123, 216, 228, 123, 210, 160, 161, 237, 26, 57, 97, 235, 77, 139, 169, 131, 155, 203, 115, 208, 221, 160, 153, 206, 202, 15, 32, 90, 194, 213, 45, 203, 209, 50, 174, 9, 58, 33, 167, 213, 194, 245, 64, 223, 135, 43, 15, 41, 171, 30, 232, 198, 164, 174, 11, 94, 172, 219, 106, 108, 246, 27, 14, 126, 136, 44, 121, 233, 213, 171, 226, 93, 109, 146, 203, 24, 0, 2, 26, 30, 95, 174, 186, 205, 105, 186, 191, 95, 143, 232, 90, 179, 72, 5, 115, 238, 184, 168, 203, 163, 81, 53, 196, 22, 95, 17, 178, 29, 111, 162, 101, 80, 56, 140, 171, 82, 79, 15, 118, 202, 184, 29, 65, 59, 68, 67, 48, 52, 227, 214, 161, 75, 9, 91, 128, 25, 63, 53, 9, 119, 241, 62, 191, 43, 112, 34, 6, 203, 6, 63, 66, 221, 69, 120, 216, 119, 34, 90, 88, 98, 137, 212, 51, 130, 95, 138, 161, 127, 37, 120, 236, 181, 196, 152, 102, 255, 65, 62, 55, 165, 111, 142, 167, 31, 152, 239, 80, 137, 39, 86, 118, 192, 200, 31, 213, 89, 207, 195, 56, 242, 182, 6, 5, 253, 210, 237, 155, 143, 14, 87, 171, 159, 16, 191, 38, 166, 70, 184, 193, 168, 96, 65, 63, 157, 207, 134, 234, 163, 115, 112, 225, 220, 95, 21, 7, 183, 251, 140, 58, 142, 138, 131, 49, 252, 231, 83, 72, 22, 246, 19, 182, 132, 244, 187, 40, 124, 108, 19, 111, 92, 47, 97, 242, 190, 17, 221, 246, 7, 209, 234, 175, 51, 111, 222, 19, 210, 154, 126, 82, 93, 247, 136, 129, 53, 203, 121, 30, 241, 227, 247, 238, 195, 54, 52, 1, 248, 16, 158, 254, 127, 106, 139, 130, 252, 222, 249, 188, 229, 8, 249, 127, 49, 56, 59, 58, 27, 149, 215, 101, 129, 129, 224, 245, 216, 83, 233, 119, 217, 222, 157, 41, 68, 12, 165, 132, 229, 37, 69, 134, 12, 45, 108, 220, 244, 242, 209, 57, 45, 181, 138, 71, 89, 209, 82, 146, 211, 164, 166, 102, 7, 200, 26, 135, 188, 225, 221, 229, 111, 201, 193, 166, 64, 107, 44, 184, 20, 34, 33, 26, 65, 122, 216, 22, 21, 98, 6, 66, 90, 126, 189, 179, 193, 36, 90, 12, 205, 227, 155, 135, 183, 148, 249, 214, 177, 93, 192, 87, 166, 140, 243, 101, 129, 124, 248, 40, 131, 5, 78, 213, 226, 213, 164, 251, 250, 153, 189, 46, 215, 175, 31, 226, 143, 119, 233, 110, 115, 194, 122, 73, 222, 109, 90, 122, 87, 11, 153, 31, 214, 247, 232, 27, 173, 78, 52, 163, 143, 121, 234, 172, 235, 80, 30, 125, 82, 224, 13, 82, 158, 86, 198, 119, 62, 109, 77, 83, 225, 47, 136, 69, 214, 131, 121, 117, 93, 52, 105, 102, 166, 17, 170, 23, 17, 237, 182, 98, 143, 18, 94, 152, 87, 24, 221, 125, 221, 246, 38, 246, 184, 229, 143, 104, 228, 111, 60, 148, 41, 153, 172, 216, 162, 146, 131, 163, 97, 241, 249, 181, 243, 154, 200, 190, 19, 219, 153, 38, 116, 240, 5, 228, 60, 132, 207, 125, 192, 50, 71, 74, 72, 214, 144, 108, 153, 50, 86, 202, 253, 67, 33, 213, 225, 198, 93, 145, 195, 40, 190, 179, 27, 25, 39, 115, 126, 104, 57, 103, 166, 117, 86, 56, 20, 32, 120, 239, 232, 169, 253, 170, 48, 159, 100, 162, 203, 168, 223, 92, 80, 235, 209, 76, 179, 192, 77, 29, 186, 90, 17, 70, 192, 26, 12, 200, 157, 204, 109, 166, 54, 164, 56, 27, 244, 92, 160, 151, 198, 215, 219, 149, 190, 243, 235, 167, 171, 125, 126, 141, 246, 184, 160, 125, 118, 218, 181, 195, 83, 25, 15, 212, 155, 158, 17, 33, 115, 111, 172, 29, 96, 89, 178, 254, 33, 96, 204, 3, 75, 75, 103, 131, 126, 136, 95, 90, 17, 61, 161, 112, 207, 1, 99, 143, 196, 208, 13, 53, 21, 184, 206, 207, 126, 164, 188, 164, 212, 151, 2, 247, 52, 20, 77, 228, 86, 182, 105, 54, 185, 67, 166, 160, 211, 40, 150, 158, 100, 32, 195, 230, 0, 203, 195, 181, 50, 236, 45, 124, 137, 2, 83, 155, 12, 199, 209, 213, 226, 122, 227, 67, 51, 225, 166, 237, 6, 63, 126, 56, 192, 58, 161, 153, 81, 29, 48, 103, 17, 56, 38, 54, 248, 216, 90, 189, 190, 233, 213, 79, 205, 230, 33, 106, 95, 230, 70, 48, 10, 23, 198, 241, 36, 53, 210, 0, 42, 42, 113, 88, 85, 183, 130, 140, 60, 189, 219, 105, 87, 255, 149, 161, 241, 249, 107, 88, 227, 178, 153, 102, 18, 41, 65, 239, 1, 19, 141, 112, 71, 8, 211, 113, 189, 176, 130, 17, 208, 50, 84, 50, 54, 139, 30, 0, 7, 27, 55, 69, 11, 121, 248, 94, 141, 8, 219, 166, 229, 55, 9, 97, 220, 240, 120, 82, 184, 110, 161, 97, 210, 73, 3, 172, 121, 33, 229, 144, 55, 176, 175, 14, 47, 4, 72, 55, 193, 85, 5, 150, 17, 170, 11, 130, 230, 65, 154, 33, 12, 109, 72, 115, 56, 247, 129, 28, 97, 198, 2, 90, 103, 204, 154, 48, 29, 174, 117, 15, 94, 128, 64, 81, 48, 204, 98, 38, 227, 251, 2, 236, 109, 57, 146, 234, 30, 223, 235, 44, 179, 91, 67, 197, 68, 51, 174, 68, 238, 67, 165, 187, 185, 137, 242, 156, 66, 113, 201, 90, 157, 14, 118, 243, 170, 96, 147, 79, 198, 229, 130, 29, 143, 103, 148, 127, 27, 34, 213, 98, 109, 147, 208, 24, 156, 41, 76, 82, 12, 26, 12, 138, 108, 181, 107, 200, 49, 134, 74, 219, 46, 5, 117, 163, 98, 69, 117, 188, 228, 253, 14, 92, 60, 122, 247, 58, 38, 212, 133, 117, 77, 20, 233, 254, 17, 123, 174, 223, 61, 25, 247, 89, 128, 112, 6, 165, 55, 32, 146, 131, 83, 154, 242, 20, 245, 215, 178, 37, 220, 126, 113, 223, 64, 48, 181, 153, 219, 112, 249, 33, 98, 76, 237, 195, 183, 52, 146, 218, 62, 9, 238, 123, 92, 54, 114, 94, 127, 33, 113, 69, 7, 252, 91, 87, 91, 217, 148, 6, 93, 103, 121, 55, 51, 30, 25, 244, 187, 55, 10, 154, 188, 234, 180, 71, 76, 16, 241, 119, 62, 179, 8, 47, 6, 57, 147, 125, 190, 50, 159, 223, 229, 89, 150, 91, 253, 189, 158, 31, 173, 61, 255, 172, 183, 73, 115, 203, 85, 5, 178, 112, 76, 44, 17, 85, 197, 19, 81, 190, 205, 31, 136, 154, 58, 66, 136, 102, 71, 59, 80, 94, 133, 119, 102, 68, 74, 64, 6, 74, 143, 57, 52, 14, 232, 189, 206, 62, 217, 34, 125, 182, 7, 47, 130, 39, 65, 232, 179, 9, 141, 109, 91, 176, 31, 166, 63, 116, 114, 35, 54, 138, 54, 5, 84, 94, 40, 25, 75, 62, 9, 11, 147, 24, 64, 246, 243, 115, 14, 225, 227, 125, 111, 93, 57, 115, 218, 23, 50, 244, 62, 156, 55, 202, 214, 222, 138, 111, 154, 178, 183, 253, 61, 18, 64, 227, 145, 178, 26, 162, 225, 151, 123, 72, 158, 148, 230, 253, 2, 125, 150, 249, 151, 222, 211, 200, 46, 231, 13, 120, 188, 231, 154, 8, 69, 133, 226, 10, 6, 77, 127, 28, 207, 222, 141, 56, 184, 17, 72, 10, 81, 21, 172, 56, 228, 140, 146, 113, 246, 139, 178, 14, 114, 39, 244, 0, 243, 234, 31, 103, 170, 65, 140, 42, 42, 235, 114, 143, 146, 50, 55, 151, 215, 127, 161, 41, 166, 135, 181, 50, 173, 198, 239, 29, 167, 149, 81, 239, 26, 190, 91, 175, 237, 21, 123, 145, 119, 18, 140, 20, 46, 218, 229, 122, 251, 247, 145, 41, 103, 40, 221, 248, 27, 32, 125, 70, 173, 79, 239, 116, 154, 145, 254, 149, 162, 8, 163, 246, 236, 123, 130, 58, 1, 123, 164, 9, 211, 1, 78, 150, 151, 199, 163, 91, 79, 60, 196, 113, 169, 231, 122, 86, 189, 244, 30, 188, 189, 152, 68, 214, 178, 76, 98, 63, 200, 78, 31, 44, 210, 100, 16, 228, 1, 64, 56, 186, 165, 197, 249, 46, 205, 116, 158, 250, 246, 109, 253, 182, 122, 38, 175, 228, 188, 120, 130, 241, 14, 153, 239, 241, 208, 179, 85, 130, 147, 242, 197, 144, 163, 140, 117, 90, 149, 36, 70, 217, 16, 39, 183, 162, 3, 80, 125, 213, 210, 198, 168, 58, 202, 135, 180, 160, 191, 0, 212, 227, 236, 114, 235, 179, 68, 226, 186, 45, 148, 220, 97, 29, 139, 145, 224, 140, 102, 48, 129, 154, 70, 54, 237, 141, 211, 170, 232, 175, 41, 168, 230, 212, 63, 212, 57, 246, 39, 128, 115, 10, 204, 225, 255, 87, 47, 74, 15, 152, 67, 152, 131, 225, 13, 13, 103, 0, 253, 21, 251, 73, 74, 63, 92, 16, 156, 166, 38, 81, 99, 202, 152, 38, 120, 186, 176, 50, 136, 49, 101, 231, 139, 255, 92, 146, 247, 49, 24, 56, 204, 31, 41, 160, 145, 27, 168, 8, 7, 235, 202, 73, 204, 61, 180, 31, 14, 217, 61, 94, 47, 112, 61, 46, 134, 83, 210, 228, 24, 9, 63, 158, 106, 169, 77, 2, 246, 62, 119, 94, 50, 51, 250, 74, 12, 75, 0, 60, 43, 184, 244, 6, 172, 70, 169, 154, 243, 196, 6, 168, 165, 132, 162, 28, 135, 71, 205, 198, 95, 38, 211, 62, 23, 210, 31, 205, 1, 253, 67, 107, 68, 197, 151, 70, 75, 93, 167, 199, 191, 255, 15, 223, 72, 248, 253, 21, 90, 120, 70, 170, 235, 185, 104, 40, 20, 247, 82, 91, 16, 215, 104, 90, 243, 14, 118, 62, 88, 66, 199, 181, 144, 185, 10, 238, 185, 82, 220, 117, 63, 146, 43, 7, 194, 39, 20, 191, 240, 217, 240, 111, 45, 11, 66, 115, 6, 30, 133, 158, 203, 246, 44, 175, 196, 56, 34, 198, 19, 57, 89, 143, 115, 243, 251, 153, 150, 184, 138, 218, 158, 188, 52, 234, 47, 99, 181, 61, 216, 217, 93, 247, 43, 238, 110, 244, 165, 89, 103, 57, 246, 177, 23, 13, 115, 114, 158, 73, 49, 209, 242, 27, 19, 95, 215, 73, 223, 26, 50, 4, 213, 37, 152, 130, 177, 144, 73, 46, 145, 137, 154, 62, 135, 235, 234, 237, 248, 74, 112, 76, 57, 61, 240, 238, 14, 43, 223, 149, 164, 126, 25, 89, 174, 90, 229, 228, 25, 96, 225, 4, 233, 146, 47, 126, 122, 67, 123, 231, 164, 154, 21, 111, 193, 45, 206, 199, 192, 12, 215, 244, 193, 253, 234, 69, 43, 215, 69, 128, 133, 1, 132, 105, 81, 6, 47, 207, 162, 250, 34, 76, 198, 45, 34, 107, 101, 54, 26, 148, 222, 218, 98, 3, 200, 235, 94, 90, 237, 177, 204, 207, 36, 70, 14, 182, 149, 3, 92, 189, 146, 194, 219, 89, 201, 129, 4, 220, 29, 157, 160, 49, 64, 217, 86, 93, 234, 206, 115, 63, 198, 141, 78, 10, 209, 191, 167, 183, 57, 179, 201, 68, 126, 0, 87, 190, 250, 174, 87, 21, 127, 32, 193, 96, 219, 24, 98, 38, 145, 136, 5, 38, 4, 255, 96, 131, 166, 4, 247, 89, 244, 230, 97, 118, 222, 63, 217, 195, 81, 53, 135, 18, 115, 42, 27, 131, 87, 93, 97, 78, 46, 12, 173, 84, 66, 229, 118, 198, 60, 142, 129, 76, 173, 204, 206, 3, 147, 44, 66, 94, 8, 159, 18, 180, 202, 204, 7, 236, 184, 67, 68, 178, 16, 250, 237, 13, 42, 82, 43, 184, 213, 103, 59, 238, 235, 193, 165, 159, 70, 99, 241, 54, 211, 159, 193, 110, 242, 210, 180, 165, 8, 148, 122, 167, 186, 178, 236, 98, 61, 43, 21, 97, 82, 121, 237, 229, 209, 215, 221, 14, 125, 53, 98, 73, 113, 76, 107, 185, 208, 200, 130, 116, 190, 216, 102, 169, 25, 249, 89, 46, 116, 40, 182, 175, 54, 40, 7, 146, 165, 4, 225, 121, 133, 94, 205, 95, 74, 161, 48, 198, 173, 1, 173, 90, 152, 63, 102, 117, 80, 61, 145, 97, 218, 49, 50, 26, 54, 45, 198, 13, 112, 2, 32, 148, 50, 88, 71, 250, 206, 148, 149, 63, 81, 1, 216, 2, 92, 93, 192, 49, 161, 194, 219, 61, 75, 197, 94, 206, 249, 15, 220, 154, 13, 19, 47, 140, 107, 42, 156, 3, 21, 149, 248, 240, 199, 7, 128, 2, 107, 179, 4, 172, 20, 131, 150, 120, 20, 187, 150, 39, 162, 87, 170, 243, 33, 218, 7, 155, 183, 186, 58, 136, 28, 57, 160, 49, 24, 226, 75, 229, 249, 5, 50, 216, 56, 251, 231, 94, 142, 106, 68, 65, 203, 253, 141, 83, 249, 55, 73, 67, 169, 253, 172, 165, 120, 140, 60, 38, 141, 144, 175, 70, 9, 13, 202, 155, 60, 99, 208, 97, 102, 37, 219, 255, 53, 73, 116, 99, 187, 104, 11, 120, 137, 107, 189, 197, 3, 236, 62, 85, 128, 50, 27, 111, 245, 215, 174, 71, 216, 95, 150, 110, 223, 115, 252, 248, 188, 40, 163, 173, 252, 55, 240, 166, 93, 105, 132, 238, 9, 169, 194, 56, 219, 180, 127, 99, 220, 123, 6, 248, 45, 172, 35, 91, 123, 82, 128, 238, 83, 185, 210, 154, 141, 109, 222, 250, 170, 25, 143, 232, 207, 130, 14, 21, 4, 23, 113, 14, 220, 222, 149, 221, 185, 187, 185, 121, 194, 38, 49, 106, 64, 85, 179, 235, 147, 195, 200, 104, 168, 131, 99, 210, 130, 122, 185, 229, 41, 100, 12, 108, 71, 33, 253, 201, 88, 241, 101, 80, 116, 115, 159, 142, 174, 125, 153, 209, 22, 8, 187, 207, 248, 162, 50, 160, 10, 95, 68, 109, 18, 186, 108, 205, 52, 184, 204, 10, 70, 17, 168, 27, 84, 153, 66, 12, 251, 105, 129, 112, 103, 207, 110, 215, 172, 0, 70, 225, 186, 69, 230, 112, 138, 185, 170, 46, 242, 250, 164, 88, 158, 243, 129, 57, 147, 10, 35, 89, 117, 138, 251, 24, 93, 244, 230, 96, 105, 143, 22, 29, 181, 60, 169, 20, 69, 169, 133, 58, 253, 208, 172, 5, 55, 8, 220, 56, 222, 111, 230, 109, 165, 223, 69, 200, 58, 72, 64, 44, 0, 165, 82, 225, 50, 246, 180, 199, 99, 225, 210, 233, 101, 27, 188, 220, 46, 69, 244, 48, 64, 151, 117, 197, 130, 39, 109, 133, 204, 190, 156, 249, 105, 69, 19, 250, 113, 78, 234, 192, 115, 252, 68, 136, 105, 36, 63, 89, 26, 154, 45, 99, 166, 203, 7, 184, 21, 107, 187, 246, 215, 240, 84, 188, 223, 199, 35, 24, 11, 103, 41, 110, 3, 151, 29, 187, 87, 74, 237, 71, 136, 244, 36, 11, 167, 132, 12, 237, 17, 253, 9, 191, 58, 105, 159, 13, 129, 113, 240, 99, 121, 135, 207, 87, 45, 140, 144, 33, 162, 75, 246, 138, 242, 125, 90, 58, 199, 234, 27, 81, 190, 212, 218, 220, 242, 204, 38, 237, 117, 128, 83, 164, 101, 154, 95, 0, 159, 255, 156, 225, 99, 31, 72, 117, 68, 247, 252, 52, 202, 103, 151, 120, 76, 224, 151, 193, 125, 70, 217, 56, 203, 77, 113, 184, 168, 95, 249, 131, 130, 136, 222, 85, 247, 99, 250, 77, 22, 220, 59, 61, 152, 170, 207, 120, 171, 29, 187, 165, 242, 114, 11, 25, 103, 162, 237, 92, 142, 96, 146, 10, 17, 201, 9, 147, 176, 116, 179, 47, 4, 163, 25, 1, 125, 23, 194, 232, 156, 216, 162, 103, 193, 208, 149, 104, 246, 165, 157, 102, 176, 162, 130, 178, 229, 152, 101, 245, 115, 10, 226, 237, 241, 136, 192, 86, 23, 110, 168, 16, 17, 61, 109, 51, 250, 178, 117, 11, 50, 136, 243, 215, 136, 41, 7, 37, 118, 51, 21, 249, 135, 139, 16, 153, 107, 76, 103, 9, 2, 143, 243, 36, 172, 95, 27, 88, 189, 12, 227, 186, 254, 233, 11, 169, 240, 146, 207, 138, 2, 105, 33, 154, 143, 3, 89, 131, 164, 126, 139, 3, 248, 111, 49, 153, 33, 248, 78, 159, 79, 141, 167, 234, 130, 210, 73, 47, 116, 49, 239, 90, 171, 165, 113, 9, 101, 235, 105, 89, 2, 49, 94, 110, 251, 147, 229, 135, 245, 98, 108, 177, 113, 62, 93, 202, 222, 237, 153, 73, 109, 62, 204, 20, 224, 193, 145, 180, 168, 219, 168, 137, 71, 17, 245, 8, 34, 98, 6, 99, 14, 251, 4, 51, 63, 186, 172, 135, 137, 6, 53, 251, 163, 97, 16, 140, 119, 36, 25, 189, 32, 134, 131, 209, 67, 173, 88, 48, 208, 99, 118, 229, 253, 15, 60, 50, 16, 166, 46, 162, 56, 223, 195, 5, 154, 79, 153, 172, 189, 138, 199, 189, 153, 220, 227, 239, 164, 159, 84, 38, 214, 249, 107, 30, 70, 90, 29, 116, 129, 165, 119, 119, 252, 179, 5, 35, 217, 211, 116, 100, 162, 116, 85, 212, 255, 224, 1, 100, 220, 225, 38, 25, 110, 102, 63, 175, 73, 133, 70, 219, 165, 14, 74, 241, 4, 207, 127, 215, 71, 12, 186, 164, 247, 63, 242, 61, 133, 60, 206, 50, 225, 223, 16, 58, 160, 206, 23, 234, 138, 78, 127, 224, 253, 193, 31, 58, 70, 21, 213, 47, 241, 192, 242, 49, 253, 34, 83, 23, 21, 93, 30, 134, 29, 208, 161, 31, 50, 152, 89, 125, 148, 85, 128, 204, 32, 85, 241, 55, 218, 86, 70, 30, 32, 147, 5, 78, 116, 247, 246, 153, 51, 207, 117, 106, 188, 99, 53, 119, 171, 148, 223, 209, 0, 172, 220, 56, 233, 13, 8, 209, 221, 43, 113, 46, 98, 226, 213, 253, 62, 233, 19, 127, 229, 1, 154, 238, 24, 237, 252, 115, 179, 156, 19, 99, 8, 233, 177, 6, 205, 62, 160, 197, 103, 218, 147, 164, 50, 137, 99, 173, 200, 206, 119, 141, 68, 79, 134, 27, 112, 107, 66, 31, 1, 28, 145, 65, 76, 38, 201, 239, 37, 44, 162, 23, 184, 183, 163, 241, 71, 20, 15, 243, 107, 218, 117, 88, 144, 176, 49, 29, 39, 245, 26, 78, 82, 37, 161, 145, 200, 53, 126, 241, 118, 156, 94, 87, 83, 129, 107, 183, 62, 114, 155, 13, 111, 64, 131, 250, 56, 228, 167, 63, 27, 187, 118, 11, 155, 147, 146, 127, 249, 193, 184, 8, 110, 171, 68, 212, 203, 113, 103, 190, 23, 128, 187, 153, 99, 100, 229, 34, 85, 169, 114, 183, 30, 214, 109, 123, 146, 61, 243, 80, 232, 193, 173, 183, 207, 213, 140, 96, 79, 250, 152, 121, 219, 91, 252, 141, 189, 45, 150, 173, 79, 47, 29, 175, 206, 155, 62, 112, 199, 210, 1, 171, 249, 171, 48, 87, 24, 59, 20, 64, 220, 118, 251, 22, 129, 178, 203, 160, 101, 190, 108, 134, 254, 106, 255, 155, 101, 155, 250, 83, 85, 84, 136, 148, 233, 200, 20, 108, 229, 212, 174, 101, 102, 93, 58, 132, 241, 90, 214, 188, 62, 183, 27, 24, 80, 31, 198, 196, 229, 147, 141, 57, 243, 72, 226, 51, 103, 209, 75, 28, 95, 10, 191, 21, 135, 18, 158, 189, 118, 3, 11, 161, 240, 140, 63, 212, 19, 27, 25, 223, 93, 155, 176, 83, 242, 227, 231, 210, 96, 124, 135, 195, 177, 139, 130, 48, 160, 170, 52, 59, 56, 241, 158, 115, 231, 38, 62, 40, 119, 5, 195, 2, 144, 156, 156, 105, 204, 241, 70, 89, 35, 167, 6, 243, 125, 217, 229, 204, 181, 24, 23, 146, 117, 233, 180, 129, 71, 210, 205, 40, 7, 217, 205, 111, 12, 243, 202, 81, 10, 224, 116, 118, 66, 167, 11, 166, 243, 123, 122, 161, 112, 133, 14, 99, 204, 36, 51, 207, 61, 86, 88, 55, 170, 253, 131, 35, 41, 170, 4, 85, 199, 84, 172, 24, 154, 249, 122, 115, 15, 179, 28, 197, 220, 120, 51, 144, 199, 12, 225, 76, 51, 188, 137, 43, 154, 233, 248, 137, 193, 41, 174, 18, 207, 1, 13, 31, 203, 192, 158, 169, 174, 247, 52, 58, 204, 239, 209, 13, 34, 78, 156, 208, 33, 117, 202, 85, 234, 165, 235, 88, 233, 79, 209, 95, 44, 171, 69, 40, 223, 45, 220, 181, 147, 233, 127, 10, 177, 145, 148, 6, 70, 227, 2, 64, 214, 243, 170, 77, 209, 116, 100, 88, 110, 242, 63, 9, 142, 203, 147, 191, 94, 254, 66, 60, 95, 86, 212, 54, 81, 168, 223, 190, 232, 32, 66, 136, 158, 133, 240, 224, 40, 209, 37, 7, 150, 63, 215, 125, 41, 152, 5, 104, 254, 36, 13, 177, 229, 35, 175, 219, 114, 6, 115, 117, 41, 172, 87, 180, 58, 37, 103, 19, 164, 112, 180, 134, 188, 188, 89, 47, 95, 19, 23, 153, 66, 125, 132, 131, 215, 3, 125, 86, 31, 145, 27, 173, 209, 170, 119, 190, 217, 72, 119, 126, 74, 175, 81, 46, 46, 180, 88, 84, 1, 195, 145, 182, 96, 213, 65, 112, 30, 231, 215, 173, 63, 27, 32, 133, 133, 85, 51, 17, 99, 225, 194, 22, 177, 40, 8, 1, 61, 94, 165, 42, 79, 68, 7, 12, 230, 146, 81, 237, 16, 29, 66, 116, 45, 78, 197, 66, 100, 200, 181, 253, 130, 76, 43, 53, 100, 134, 118, 138, 74, 0, 233, 19, 219, 206, 47, 131, 69, 136, 157, 115, 99, 248, 107, 174, 201, 214, 56, 250, 247, 254, 79, 183, 202, 13, 188, 50, 94, 228, 188, 20, 136, 126, 147, 115, 127, 135, 59, 25, 201, 0, 46, 187, 107, 80, 220, 224, 144, 168, 227, 236, 159, 100, 222, 54, 192, 183, 243, 236, 26, 158, 222, 152, 8, 4, 70, 95, 141, 244, 123, 41, 22, 113, 3, 185, 52, 104, 240, 212, 34, 59, 209, 169, 198, 189, 150, 70, 87, 21, 151, 225, 53, 232, 213, 145, 232, 164, 248, 44, 103, 15, 17, 7, 135, 253, 147, 109, 73, 181, 56, 124, 211, 9, 76, 221, 134, 106, 115, 194, 76, 106, 177, 124, 9, 42, 37, 88, 110, 189, 73, 32, 162, 107, 208, 23, 126, 72, 181, 44, 107, 25, 80, 57, 28, 56, 210, 36, 48, 138, 151, 133, 129, 156, 101, 215, 246, 164, 214, 145, 40, 127, 111, 122, 73, 239, 154, 106, 141, 253, 9, 125, 11, 185, 61, 91, 190, 96, 238, 240, 212, 191, 158, 81, 44, 181, 33, 76, 29, 148, 69, 197, 223, 170, 17, 96, 60, 248, 149, 207, 109, 146, 103, 95, 113, 144, 40, 113, 97, 133, 126, 124, 91, 122, 143, 153, 243, 231, 161, 214, 224, 249, 98, 11, 27, 204, 197, 111, 144, 248, 203, 2, 200, 208, 222, 99, 170, 106, 255, 13, 202, 152, 208, 251, 153, 237, 182, 185, 253, 10, 77, 98, 30, 11, 52, 121, 183, 24, 206, 105, 203, 121, 152, 178, 40, 85, 239, 209, 146, 144, 126, 212, 60, 174, 26, 221, 82, 35, 159, 24, 66, 4, 126, 18, 241, 1, 113, 229, 58, 107, 89, 21, 162, 121, 145, 63, 210, 57, 39, 70, 207, 221, 214, 151, 49, 18, 131, 255, 138, 20, 242, 83, 181, 222, 7, 19, 218, 77, 95, 123, 104, 55, 34, 13, 202, 36, 81, 126, 22, 49, 255, 9, 223, 69, 199, 217, 139, 21, 228, 11, 229, 86, 245, 126, 34, 125, 43, 41, 56, 209, 182, 175, 65, 226, 164, 58, 245, 5, 51, 42, 191, 56, 193, 44, 195, 38, 233, 162, 143, 63, 88, 72, 235, 210, 73, 85, 162, 177, 58, 8, 108, 163, 135, 70, 110, 170, 252, 50, 245, 154, 125, 197, 141, 110, 197, 123, 242, 189, 240, 157, 237, 210, 11, 62, 163, 228, 239, 34, 222, 20, 192, 170, 92, 106, 189, 254, 206, 233, 39, 70, 223, 204, 135, 39, 115, 164, 7, 50, 248, 227, 19, 242, 8, 25, 227, 23, 78, 150, 13, 246, 215, 236, 178, 213, 233, 11, 96, 194, 54, 99, 111, 116, 28, 151, 108, 171, 69, 243, 74, 63, 31, 115, 67, 153, 114, 235, 136, 226, 109, 24, 68, 3, 138, 106, 89, 51, 147, 98, 214, 126, 0, 23, 73, 123, 100, 176, 132, 171, 92, 251, 133, 45, 20, 188, 243, 137, 210, 16, 120, 73, 12, 206, 21, 123, 68, 220, 106, 71, 123, 253, 68, 248, 118, 163, 43, 18, 221, 162, 83, 221, 40, 27, 52, 84, 63, 252, 66, 223, 91, 144, 23, 170, 244, 248, 210, 77, 217, 146, 245, 15, 125, 211, 140, 224, 15, 98, 3, 29, 84, 229, 180, 162, 205, 50, 2, 194, 127, 24, 93, 17, 66, 253, 208, 158, 217, 121, 212, 125, 190, 180, 171, 46, 76, 236, 104, 43, 245, 11, 199, 2, 187, 47, 11, 93, 75, 236, 135, 162, 202, 130, 72, 7, 144, 87, 92, 65, 92, 129, 208, 193, 30, 166, 68, 224, 224, 245, 158, 64, 10, 79, 51, 38, 225, 114, 141, 69, 191, 50, 229, 172, 181, 60, 183, 124, 224, 104, 231, 91, 231, 189, 139, 238, 148, 125, 207, 86, 3, 58, 180, 254, 227, 151, 6, 107, 192, 163, 98, 223, 74, 240, 200, 182, 93, 164, 109, 7, 239, 0, 240, 62, 169, 210, 240, 73, 88, 185, 156, 156, 174, 47, 27, 68, 67, 127, 195, 28, 79, 50, 199, 92, 90, 86, 143, 80, 34, 169, 6, 229, 192, 196, 97, 208, 25, 172, 69, 92, 219, 171, 24, 251, 74, 49, 128, 3, 193, 9, 104, 108, 185, 174, 206, 201, 241, 86, 102, 215, 106, 101, 229, 24, 248, 21, 91, 28, 52, 35, 76, 132, 50, 40, 231, 38, 56, 104, 25, 47, 119, 111, 52, 58, 200, 106, 218, 226, 18, 81, 213, 210, 237, 81, 232, 177, 49, 3, 189, 233, 98, 114, 198, 142, 221, 70, 7, 150, 208, 197, 247, 110, 159, 27, 145, 5, 187, 14, 223, 245, 131, 153, 51, 193, 172, 76, 44, 81, 143, 117, 243, 192, 225, 152, 179, 11, 10, 19, 241, 44, 98, 12, 39, 170, 249, 236, 60, 107, 239, 234, 46, 81, 243, 172, 73, 83, 73, 203, 193, 28, 211, 65, 193, 32, 141, 104, 154, 169, 7, 12, 24, 36, 23, 45, 75, 198, 209, 249, 94, 85, 8, 189, 115, 59, 186, 112, 167, 54, 12, 191, 175, 163, 8, 239, 74, 98, 242, 70, 9, 180, 152, 255, 55, 87, 157, 116, 129, 51, 225, 77, 95, 103, 252, 130, 23, 107, 3, 82, 44, 14, 180, 131, 173, 108, 129, 108, 129, 100, 62, 7, 100, 105, 217, 189, 220, 208, 32, 197, 100, 1, 247, 157, 217, 19, 29, 179, 218, 59, 217, 246, 47, 161, 254, 45, 101, 157, 15, 216, 37, 7, 135, 148, 190, 154, 243, 79, 156, 1, 67, 60, 205, 130, 184, 80, 244, 96, 202, 192, 229, 33, 195, 94, 75, 1, 162, 191, 25, 215, 201, 105, 203, 79, 160, 35, 0, 117, 24, 28, 95, 78, 128, 172, 237, 85, 158, 222, 6, 28, 226, 196, 62, 163, 214, 122, 15, 153, 142, 224, 46, 190, 56, 249, 8, 102, 21, 69, 40, 99, 197, 67, 161, 156, 13, 182, 45, 236, 31, 138, 243, 76, 170, 105, 109, 255, 64, 43, 213, 255, 187, 73, 64, 220, 24, 11, 83, 52, 151, 152, 77, 163, 47, 92, 74, 94, 45, 186, 50, 125, 142, 111, 9, 120, 231, 92, 250, 13, 101, 170, 170, 160, 140, 71, 181, 72, 42, 158, 196, 249, 91, 114, 3, 112, 125, 204, 9, 79, 190, 26, 9, 38, 58, 173, 60, 55, 124, 245, 201, 130, 77, 99, 148, 178, 54, 69, 147, 36, 225, 253, 203, 31, 90, 219, 140, 65, 179, 77, 156, 158, 252, 25, 68, 69, 217, 243, 64, 0, 173, 187, 221, 137, 251, 168, 190, 241, 203, 174, 174, 97, 188, 44, 203, 59, 157, 141, 155, 31, 187, 167, 88, 143, 134, 166, 18, 81, 218, 126, 84, 33, 211, 134, 89, 253, 57, 233, 253, 222, 12, 56, 10, 81, 137, 44, 39, 244, 185, 25, 49, 187, 7, 164, 43, 183, 244, 77, 37, 74, 51, 10, 85, 99, 55, 207, 105, 181, 237, 214, 7, 101, 225, 46, 165, 12, 176, 41, 132, 23, 93, 214, 107, 235, 144, 0, 124, 234, 81, 143, 247, 218, 199, 98, 234, 62, 73, 123, 84, 114, 69, 88, 186, 155, 224, 8, 196, 226, 250, 198, 5, 243, 141, 241, 52, 199, 105, 250, 232, 96, 122, 118, 125, 170, 175, 43, 169, 57, 78, 39, 147, 230, 19, 199, 36, 157, 117, 211, 219, 104, 119, 133, 99, 95, 154, 179, 138, 235, 96, 85, 82, 112, 205, 196, 201, 101, 6, 106, 67, 104, 39, 63, 47, 32, 232, 53, 2, 188, 176, 117, 249, 100, 226, 0, 92, 199, 22, 36, 140, 163, 213, 233, 164, 145, 249, 137, 183, 138, 246, 231, 182, 23, 124, 16, 32, 232, 23, 211, 86, 30, 101, 233, 10, 132, 68, 104, 38, 197, 122, 252, 15, 50, 198, 161, 224, 193, 114, 20, 97, 145, 156, 102, 115, 83, 87, 82, 14, 154, 171, 20, 40, 93, 252, 179, 202, 201, 132, 32, 143, 144, 202, 30, 45, 91, 136, 245, 202, 175, 17, 125, 248, 120, 166, 181, 180, 28, 108, 252, 74, 57, 107, 192, 100, 182, 177, 95, 218, 152, 36, 222, 136, 12, 52, 216, 202, 75, 22, 3, 141, 79, 162, 52, 116, 222, 120, 202, 11, 51, 231, 7, 160, 162, 98, 170, 116, 107, 177, 199, 113, 240, 176, 224, 17, 243, 35, 226, 11, 0, 56, 228, 7, 87, 172, 110, 239, 130, 45, 253, 192, 45, 78, 116, 25, 17, 132, 255, 46, 152, 36, 71, 7, 43, 150, 94, 105, 249, 251, 83, 201, 191, 79, 193, 138, 197, 245, 28, 159, 54, 27, 190, 49, 60, 238, 138, 148, 8, 77, 134, 244, 176, 111, 28, 186, 145, 238, 25, 220, 7, 88, 161, 172, 166, 174, 205, 117, 121, 187, 212, 98, 66, 19, 97, 11, 51, 114, 66, 203, 249, 147, 188, 104, 193, 152, 219, 206, 199, 31, 113, 184, 174, 122, 141, 172, 52, 170, 82, 14, 127, 187, 85, 125, 126, 9, 193, 206, 65, 138, 128, 109, 162, 215, 25, 150, 247, 109, 21, 158, 29, 158, 212, 31, 187, 39, 223, 161, 219, 108, 195, 215, 115, 125, 119, 40, 31, 217, 76, 180, 38, 117, 116, 56, 143, 71, 72, 240, 81, 60, 203, 190, 156, 244, 188, 93, 178, 85, 32, 159, 217, 68, 18, 171, 154, 214, 165, 16, 28, 108, 158, 112, 44, 131, 3, 115, 98, 147, 242, 183, 225, 44, 138, 202, 235, 255, 121, 82, 75, 20, 19, 212, 191, 138, 119, 252, 218, 15, 97, 114, 156, 20, 16, 235, 125, 122, 238, 102, 135, 106, 175, 98, 203, 14, 205, 83, 85, 4, 236, 203, 102, 181, 228, 11, 15, 56, 1, 128, 88, 234, 226, 44, 246, 159, 142, 230, 8, 173, 48, 193, 75, 10, 80, 173, 52, 156, 212, 11, 61, 73, 219, 56, 141, 190, 137, 10, 80, 152, 61, 92, 162, 9, 59, 186, 238, 135, 63, 31, 47, 249, 242, 184, 10, 213, 9, 45, 47, 223, 35, 89, 197, 141, 33, 185, 172, 185, 108, 118, 115, 38, 52, 143, 74, 245, 25, 247, 56, 215, 59, 177, 76, 74, 182, 21, 229, 117, 140, 132, 247, 56, 144, 74, 219, 186, 1, 149, 165, 80, 27, 117, 63, 63, 49, 13, 194, 232, 46, 174, 192, 83, 227, 161, 25, 195, 5, 250, 186, 96, 117, 28, 125, 97, 94, 229, 198, 160, 160, 225, 179, 115, 100, 214, 192, 24, 151, 82, 227, 134, 52, 12, 194, 17, 107, 84, 65, 189, 189, 150, 213, 205, 114, 33, 180, 64, 252, 238, 152, 67, 69, 224, 147, 181, 9, 65, 180, 71, 83, 177, 159, 52, 174, 102, 2, 153, 211, 107, 115, 180, 179, 52, 147, 80, 45, 83, 133, 115, 101, 129, 96, 75, 17, 253, 70, 117, 131, 92, 66, 48, 95, 95, 204, 92, 171, 127, 184, 162, 149, 34, 65, 233, 214, 126, 245, 136, 155, 201, 25, 37, 200, 248, 109, 38, 203, 147, 83, 115, 210, 10, 179, 19, 50, 238, 92, 52, 46, 45, 181, 235, 83, 225, 20, 198, 234, 147, 226, 97, 82, 101, 46, 219, 172, 51, 33, 3, 146, 90, 132, 107, 153, 0, 121, 203, 117, 9, 70, 128, 221, 90, 25, 141, 187, 96, 7, 138, 129, 230, 205, 23, 26, 62, 65, 132, 160, 105, 237, 169, 109, 21, 87, 177, 204, 202, 70, 143, 38, 191, 44, 242, 197, 58, 195, 155, 190, 52, 107, 178, 192, 120, 58, 100, 47, 223, 243, 124, 2, 46, 242, 30, 151, 62, 76, 163, 181, 193, 73, 94, 28, 125, 236, 45, 221, 34, 9, 143, 193, 18, 32, 211, 242, 113, 101, 101, 105, 252, 17, 122, 115, 14, 83, 69, 232, 201, 198, 53, 80, 254, 212, 162, 231, 58, 227, 11, 211, 109, 46, 182, 199, 185, 1, 41, 157, 200, 90, 229, 85, 11, 136, 99, 167, 160, 69, 31, 36, 131, 20, 31, 108, 231, 194, 223, 239, 54, 61, 232, 173, 75, 78, 120, 91, 175, 8, 51, 37, 31, 136, 220, 153, 52, 40, 182, 35, 147, 119, 218, 37, 5, 157, 244, 65, 52, 103, 251, 221, 122, 137, 141, 22, 58, 22, 113, 157, 183, 50, 75, 44, 204, 137, 210, 20, 115, 226, 141, 23, 135, 162, 17, 189, 228, 75, 206, 100, 51, 250, 214, 40, 213, 24, 110, 130, 217, 175, 213, 193, 35, 100, 106, 179, 252, 237, 217, 248, 133, 204, 249, 229, 70, 55, 143, 194, 188, 34, 205, 211, 229, 249, 56, 227, 157, 228, 204, 45, 62, 193, 251, 94, 10, 72, 113, 32, 98, 1, 11, 231, 81, 11, 197, 175, 29, 139, 207, 5, 181, 6, 205, 171, 90, 239, 97, 176, 107, 44, 49, 191, 183, 12, 96, 39, 170, 71, 31, 34, 206, 66, 228, 76, 97, 182, 40, 57, 5, 76, 204, 157, 25, 110, 3, 190, 28, 220, 164, 180, 63, 102, 6, 142, 28, 105, 71, 29, 179, 36, 195, 248, 21, 192, 237, 30, 84, 42, 124, 63, 105, 124, 126, 254, 164, 17, 214, 120, 162, 78, 19, 102, 175, 240, 148, 160, 221, 20, 93, 88, 91, 84, 15, 58, 212, 160, 94, 39, 191, 103, 190, 238, 155, 8, 52, 142, 230, 173, 46, 231, 121, 212, 76, 19, 137, 66, 84, 84, 186, 50, 195, 249, 98, 15, 225, 33, 179, 227, 208, 228, 4, 98, 149, 30, 255, 40, 122, 99, 170, 59, 158, 189, 153, 91, 253, 207, 12, 11, 113, 208, 200, 100, 62, 220, 34, 77, 57, 95, 59, 214, 137, 101, 180, 252, 97, 207, 203, 87, 63, 106, 174, 92, 5, 250, 58, 149, 210, 194, 186, 254, 54, 20, 55, 54, 26, 160, 15, 28, 255, 61, 148, 34, 182, 4, 198, 210, 160, 179, 207, 68, 206, 190, 140, 188, 120, 134, 128, 151, 243, 79, 37, 93, 191, 166, 28, 59, 79, 97, 163, 15, 80, 106, 147, 140, 14, 43, 8, 105, 182, 197, 218, 193, 53, 160, 201, 249, 52, 182, 223, 196, 84, 62, 183, 111, 64, 193, 43, 29, 155, 65, 5, 64, 240, 130, 190, 185, 189, 254, 3, 160, 144, 172, 68, 58, 175, 193, 137, 32, 142, 250, 84, 25, 145, 159, 73, 248, 66, 171, 64, 239, 138, 33, 186, 31, 62, 245, 200, 250, 72, 148, 84, 171, 65, 55, 166, 123, 154, 232, 246, 129, 1, 94, 43, 108, 125, 108, 253, 116, 66, 110, 200, 168, 202, 58, 46, 57, 148, 1, 123, 62, 4, 87, 62, 79, 127, 175, 218, 8, 238, 62, 29, 168, 241, 222, 220, 153, 171, 198, 57, 200, 213, 97, 119, 255, 19, 93, 83, 108, 175, 53, 138, 62, 233, 52, 189, 76, 22, 232, 135, 88, 68, 129, 7, 46, 171, 176, 154, 242, 118, 156, 49, 25, 59, 193, 10, 213, 228, 127, 225, 37, 118, 246, 4, 30, 215, 155, 40, 10, 149, 15, 66, 214, 82, 28, 142, 32, 171, 31, 105, 52, 176, 216, 134, 81, 81, 179, 159, 42, 68, 81, 87, 37, 167, 33, 241, 118, 245, 127, 95, 145, 227, 135, 205, 47, 39, 50, 74, 195, 38, 229, 27, 77, 222, 47, 186, 204, 155, 137, 105, 137, 143, 130, 186, 107, 1, 57, 254, 144, 102, 188, 209, 226, 213, 122, 153, 160, 24, 74, 181, 76, 212, 96, 132, 175, 20, 105, 29, 151, 228, 123, 107, 127, 79, 80, 157, 85, 213, 84, 235, 179, 120, 131, 115, 167, 124, 60, 85, 165, 102, 211, 105, 29, 186, 0, 40, 249, 98, 207, 38, 10, 23, 50, 126, 128, 213, 18, 171, 1, 253, 102, 210, 246, 231, 145, 72, 156, 27, 120, 7, 3, 155, 161, 68, 7, 59, 226, 97, 96, 29, 143, 56, 136, 14, 213, 75, 53, 163, 166, 62, 18, 150, 45, 227, 65, 144, 24, 141, 17, 72, 88, 49, 216, 194, 227, 237, 185, 217, 69, 50, 216, 113, 66, 171, 30, 84, 161, 24, 201, 226, 97, 57, 74, 160, 187, 230, 248, 224, 59, 220, 113, 10, 227, 255, 126, 52, 248, 206, 214, 106, 71, 58, 225, 95, 66, 146, 169, 99, 183, 29, 251, 227, 188, 214, 44, 30, 63, 35, 243, 68, 214, 39, 3, 22, 240, 252, 52, 14, 38, 154, 73, 121, 185, 218, 242, 22, 167, 181, 131, 31, 17, 212, 155, 173, 238, 172, 104, 16, 194, 215, 243, 14, 201, 180, 56, 12, 4, 173, 183, 36, 110, 142, 48, 35, 62, 231, 183, 241, 217, 96, 56, 151, 245, 8, 181, 213, 96, 87, 89, 151, 99, 170, 4, 225, 191, 41, 97, 203, 252, 167, 164, 8, 0, 150, 143, 88, 148, 144, 125, 137, 192, 139, 63, 169, 145, 178, 220, 62, 164, 159, 112, 144, 39, 2, 253, 235, 203, 42, 136, 96, 87, 17, 196, 5, 51, 175, 137, 244, 115, 52, 125, 227, 146, 244, 101, 43, 90, 81, 84, 223, 197, 178, 44, 202, 42, 253, 99, 140, 93, 10, 235, 255, 78, 105, 46, 102, 193, 43, 210, 58, 176, 203, 248, 110, 243, 35, 39, 31, 19, 200, 240, 236, 41, 240, 112, 51, 62, 237, 46, 179, 7, 19, 70, 231, 129, 85, 164, 51, 47, 4, 174, 102, 3, 95, 25, 211, 73, 68, 201, 88, 72, 49, 108, 138, 93, 125, 11, 185, 176, 16, 94, 170, 175, 106, 42, 169, 26, 4, 239, 112, 163, 240, 120, 31, 214, 58, 170, 119, 251, 62, 119, 225, 217, 75, 167, 162, 165, 236, 68, 67, 213, 149, 123, 50, 72, 212, 37, 29, 15, 52, 163, 0, 131, 211, 112, 43, 197, 225, 96, 28, 83, 28, 222, 228, 233, 125, 44, 81, 36, 34, 39, 46, 52, 197, 73, 175, 146, 188, 26, 208, 250, 230, 178, 17, 216, 238, 255, 41, 78, 200, 252, 141, 140, 162, 239, 67, 197, 76, 164, 24, 223, 181, 17, 252, 117, 169, 66, 138, 187, 123, 191, 88, 163, 173, 150, 119, 57, 92, 140, 72, 170, 237, 205, 111, 199, 127, 226, 166, 32, 188, 246, 215, 95, 115, 25, 102, 66, 200, 66, 208, 144, 171, 227, 126, 84, 25, 127, 15, 142, 132, 235, 185, 151, 164, 101, 208, 161, 3, 37, 95, 137, 223, 145, 17, 145, 239, 15};

.entry pbkdf2_sha512_loop(
	.param .u64 .ptr .global .align 8 pbkdf2_sha512_loop_param_0,
	.param .u64 .ptr .global .align 8 pbkdf2_sha512_loop_param_1
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<2224>;
	.reg .b64 	%rd<3283>;


	ld.param.u64 	%rd235, [pbkdf2_sha512_loop_param_0];
	mov.b32 	%r9, %envreg3;
	mov.u32 	%r10, %ctaid.x;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %tid.x;
	add.s32 	%r13, %r12, %r9;
	mad.lo.s32 	%r1, %r11, %r10, %r13;
	mul.wide.u32 	%rd237, %r1, 264;
	add.s64 	%rd238, %rd235, %rd237;
	ld.global.u32 	%r2, [%rd238+256];
	ld.global.u64 	%rd3267, [%rd238+192];
	ld.global.u64 	%rd2, [%rd238];
	ld.global.u64 	%rd3, [%rd238+64];
	ld.global.u64 	%rd3282, [%rd238+128];
	ld.global.u64 	%rd3268, [%rd238+200];
	ld.global.u64 	%rd6, [%rd238+8];
	ld.global.u64 	%rd7, [%rd238+72];
	ld.global.u64 	%rd3281, [%rd238+136];
	ld.global.u64 	%rd3269, [%rd238+208];
	ld.global.u64 	%rd10, [%rd238+16];
	ld.global.u64 	%rd11, [%rd238+80];
	ld.global.u64 	%rd3280, [%rd238+144];
	ld.global.u64 	%rd3270, [%rd238+216];
	ld.global.u64 	%rd14, [%rd238+24];
	ld.global.u64 	%rd15, [%rd238+88];
	ld.global.u64 	%rd3279, [%rd238+152];
	ld.global.u64 	%rd3271, [%rd238+224];
	ld.global.u64 	%rd18, [%rd238+32];
	ld.global.u64 	%rd19, [%rd238+96];
	ld.global.u64 	%rd3278, [%rd238+160];
	ld.global.u64 	%rd3272, [%rd238+232];
	ld.global.u64 	%rd22, [%rd238+40];
	ld.global.u64 	%rd23, [%rd238+104];
	ld.global.u64 	%rd3277, [%rd238+168];
	ld.global.u64 	%rd3273, [%rd238+240];
	ld.global.u64 	%rd26, [%rd238+48];
	ld.global.u64 	%rd27, [%rd238+112];
	ld.global.u64 	%rd3276, [%rd238+176];
	ld.global.u64 	%rd3274, [%rd238+248];
	ld.global.u64 	%rd30, [%rd238+56];
	ld.global.u64 	%rd31, [%rd238+120];
	ld.global.u64 	%rd3275, [%rd238+184];
	min.u32 	%r14, %r2, 512;
	setp.eq.s32 	%p1, %r14, 0;
	@%p1 bra 	$L__BB0_7;

	{
	.reg .b32 %dummy;
	mov.b64 	{%r16,%dummy}, %rd18;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r17}, %rd18;
	}
	shf.r.wrap.b32 	%r18, %r17, %r16, 14;
	shf.r.wrap.b32 	%r19, %r16, %r17, 14;
	mov.b64 	%rd239, {%r19, %r18};
	shf.r.wrap.b32 	%r20, %r17, %r16, 18;
	shf.r.wrap.b32 	%r21, %r16, %r17, 18;
	mov.b64 	%rd240, {%r21, %r20};
	xor.b64  	%rd241, %rd239, %rd240;
	shf.l.wrap.b32 	%r22, %r16, %r17, 23;
	shf.l.wrap.b32 	%r23, %r17, %r16, 23;
	mov.b64 	%rd242, {%r23, %r22};
	xor.b64  	%rd243, %rd241, %rd242;
	xor.b64  	%rd244, %rd26, %rd22;
	and.b64  	%rd245, %rd244, %rd18;
	xor.b64  	%rd246, %rd245, %rd26;
	add.s64 	%rd247, %rd30, %rd243;
	add.s64 	%rd248, %rd247, %rd246;
	add.s64 	%rd33, %rd248, 4794697086780616226;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r24}, %rd2;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r25,%dummy}, %rd2;
	}
	shf.l.wrap.b32 	%r26, %r25, %r24, 30;
	shf.l.wrap.b32 	%r27, %r24, %r25, 30;
	mov.b64 	%rd249, {%r27, %r26};
	shf.r.wrap.b32 	%r28, %r24, %r25, 28;
	shf.r.wrap.b32 	%r29, %r25, %r24, 28;
	mov.b64 	%rd250, {%r29, %r28};
	xor.b64  	%rd251, %rd250, %rd249;
	shf.l.wrap.b32 	%r30, %r25, %r24, 25;
	shf.l.wrap.b32 	%r31, %r24, %r25, 25;
	mov.b64 	%rd252, {%r31, %r30};
	xor.b64  	%rd253, %rd251, %rd252;
	or.b64  	%rd254, %rd6, %rd2;
	and.b64  	%rd255, %rd10, %rd254;
	and.b64  	%rd256, %rd6, %rd2;
	or.b64  	%rd257, %rd255, %rd256;
	add.s64 	%rd34, %rd257, %rd253;
	mov.u64 	%rd258, 0;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r32}, %rd258;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r33,%dummy}, %rd258;
	}
	shf.l.wrap.b32 	%r34, %r33, %r32, 3;
	shf.l.wrap.b32 	%r35, %r32, %r33, 3;
	mov.b64 	%rd259, {%r35, %r34};
	shf.r.wrap.b32 	%r36, %r32, %r33, 19;
	shf.r.wrap.b32 	%r37, %r33, %r32, 19;
	mov.b64 	%rd260, {%r37, %r36};
	xor.b64  	%rd35, %rd260, %rd259;
	shf.r.wrap.b32 	%r38, %r32, %r33, 8;
	shf.r.wrap.b32 	%r39, %r33, %r32, 8;
	mov.b64 	%rd261, {%r39, %r38};
	shf.r.wrap.b32 	%r40, %r32, %r33, 1;
	shf.r.wrap.b32 	%r41, %r33, %r32, 1;
	mov.b64 	%rd262, {%r41, %r40};
	xor.b64  	%rd36, %rd262, %rd261;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r42,%dummy}, %rd19;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r43}, %rd19;
	}
	shf.r.wrap.b32 	%r44, %r43, %r42, 18;
	shf.r.wrap.b32 	%r45, %r42, %r43, 18;
	mov.b64 	%rd263, {%r45, %r44};
	shf.r.wrap.b32 	%r46, %r43, %r42, 14;
	shf.r.wrap.b32 	%r47, %r42, %r43, 14;
	mov.b64 	%rd264, {%r47, %r46};
	xor.b64  	%rd265, %rd264, %rd263;
	shf.l.wrap.b32 	%r48, %r42, %r43, 23;
	shf.l.wrap.b32 	%r49, %r43, %r42, 23;
	mov.b64 	%rd266, {%r49, %r48};
	xor.b64  	%rd267, %rd265, %rd266;
	add.s64 	%rd268, %rd31, %rd267;
	add.s64 	%rd37, %rd268, 4794697086780616226;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r50}, %rd3;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r51,%dummy}, %rd3;
	}
	shf.l.wrap.b32 	%r52, %r51, %r50, 30;
	shf.l.wrap.b32 	%r53, %r50, %r51, 30;
	mov.b64 	%rd269, {%r53, %r52};
	shf.r.wrap.b32 	%r54, %r50, %r51, 28;
	shf.r.wrap.b32 	%r55, %r51, %r50, 28;
	mov.b64 	%rd270, {%r55, %r54};
	xor.b64  	%rd271, %rd270, %rd269;
	shf.l.wrap.b32 	%r56, %r51, %r50, 25;
	shf.l.wrap.b32 	%r57, %r50, %r51, 25;
	mov.b64 	%rd272, {%r57, %r56};
	xor.b64  	%rd273, %rd271, %rd272;
	or.b64  	%rd274, %rd7, %rd3;
	and.b64  	%rd275, %rd11, %rd274;
	and.b64  	%rd276, %rd7, %rd3;
	or.b64  	%rd277, %rd275, %rd276;
	add.s64 	%rd38, %rd277, %rd273;
	mov.u64 	%rd278, 1536;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r58}, %rd278;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r59,%dummy}, %rd278;
	}
	shf.l.wrap.b32 	%r60, %r59, %r58, 3;
	shf.l.wrap.b32 	%r61, %r58, %r59, 3;
	mov.b64 	%rd279, {%r61, %r60};
	shf.r.wrap.b32 	%r62, %r58, %r59, 19;
	shf.r.wrap.b32 	%r63, %r59, %r58, 19;
	mov.b64 	%rd280, {%r63, %r62};
	xor.b64  	%rd281, %rd280, %rd279;
	xor.b64  	%rd39, %rd281, 24;
	mov.u64 	%rd282, -9223372036854775808;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r64,%dummy}, %rd282;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r65}, %rd282;
	}
	shf.r.wrap.b32 	%r66, %r65, %r64, 8;
	shf.r.wrap.b32 	%r67, %r64, %r65, 8;
	mov.b64 	%rd283, {%r67, %r66};
	shf.r.wrap.b32 	%r68, %r65, %r64, 1;
	shf.r.wrap.b32 	%r69, %r64, %r65, 1;
	mov.b64 	%rd284, {%r69, %r68};
	xor.b64  	%rd285, %rd284, %rd283;
	xor.b64  	%rd40, %rd285, 72057594037927936;
	xor.b64  	%rd41, %rd36, -9223372036854775808;
	shf.r.wrap.b32 	%r70, %r58, %r59, 8;
	shf.r.wrap.b32 	%r71, %r59, %r58, 8;
	mov.b64 	%rd286, {%r71, %r70};
	shf.r.wrap.b32 	%r72, %r58, %r59, 1;
	shf.r.wrap.b32 	%r73, %r59, %r58, 1;
	mov.b64 	%rd287, {%r73, %r72};
	xor.b64  	%rd288, %rd287, %rd286;
	xor.b64  	%rd42, %rd288, 12;
	mov.u32 	%r2221, 0;

$L__BB0_2:
	add.s64 	%rd289, %rd33, %rd3267;
	add.s64 	%rd290, %rd289, %rd14;
	add.s64 	%rd291, %rd34, %rd289;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r75,%dummy}, %rd290;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r76}, %rd290;
	}
	shf.r.wrap.b32 	%r77, %r76, %r75, 14;
	shf.r.wrap.b32 	%r78, %r75, %r76, 14;
	mov.b64 	%rd292, {%r78, %r77};
	shf.r.wrap.b32 	%r79, %r76, %r75, 18;
	shf.r.wrap.b32 	%r80, %r75, %r76, 18;
	mov.b64 	%rd293, {%r80, %r79};
	xor.b64  	%rd294, %rd292, %rd293;
	shf.l.wrap.b32 	%r81, %r75, %r76, 23;
	shf.l.wrap.b32 	%r82, %r76, %r75, 23;
	mov.b64 	%rd295, {%r82, %r81};
	xor.b64  	%rd296, %rd294, %rd295;
	xor.b64  	%rd297, %rd22, %rd18;
	and.b64  	%rd298, %rd290, %rd297;
	xor.b64  	%rd299, %rd298, %rd22;
	add.s64 	%rd300, %rd26, %rd3268;
	add.s64 	%rd301, %rd300, %rd299;
	add.s64 	%rd302, %rd301, %rd296;
	add.s64 	%rd303, %rd302, 8158064640168781261;
	add.s64 	%rd304, %rd303, %rd10;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r83,%dummy}, %rd291;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r84}, %rd291;
	}
	shf.r.wrap.b32 	%r85, %r84, %r83, 28;
	shf.r.wrap.b32 	%r86, %r83, %r84, 28;
	mov.b64 	%rd305, {%r86, %r85};
	shf.l.wrap.b32 	%r87, %r83, %r84, 30;
	shf.l.wrap.b32 	%r88, %r84, %r83, 30;
	mov.b64 	%rd306, {%r88, %r87};
	xor.b64  	%rd307, %rd305, %rd306;
	shf.l.wrap.b32 	%r89, %r83, %r84, 25;
	shf.l.wrap.b32 	%r90, %r84, %r83, 25;
	mov.b64 	%rd308, {%r90, %r89};
	xor.b64  	%rd309, %rd307, %rd308;
	and.b64  	%rd310, %rd291, %rd2;
	or.b64  	%rd311, %rd291, %rd2;
	and.b64  	%rd312, %rd311, %rd6;
	or.b64  	%rd313, %rd312, %rd310;
	add.s64 	%rd314, %rd313, %rd309;
	add.s64 	%rd315, %rd314, %rd303;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r91,%dummy}, %rd304;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r92}, %rd304;
	}
	shf.r.wrap.b32 	%r93, %r92, %r91, 14;
	shf.r.wrap.b32 	%r94, %r91, %r92, 14;
	mov.b64 	%rd316, {%r94, %r93};
	shf.r.wrap.b32 	%r95, %r92, %r91, 18;
	shf.r.wrap.b32 	%r96, %r91, %r92, 18;
	mov.b64 	%rd317, {%r96, %r95};
	xor.b64  	%rd318, %rd316, %rd317;
	shf.l.wrap.b32 	%r97, %r91, %r92, 23;
	shf.l.wrap.b32 	%r98, %r92, %r91, 23;
	mov.b64 	%rd319, {%r98, %r97};
	xor.b64  	%rd320, %rd318, %rd319;
	xor.b64  	%rd321, %rd290, %rd18;
	and.b64  	%rd322, %rd304, %rd321;
	xor.b64  	%rd323, %rd322, %rd18;
	add.s64 	%rd324, %rd22, %rd3269;
	add.s64 	%rd325, %rd324, %rd323;
	add.s64 	%rd326, %rd325, %rd320;
	add.s64 	%rd327, %rd326, -5349999486874862801;
	add.s64 	%rd328, %rd327, %rd6;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r99,%dummy}, %rd315;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r100}, %rd315;
	}
	shf.r.wrap.b32 	%r101, %r100, %r99, 28;
	shf.r.wrap.b32 	%r102, %r99, %r100, 28;
	mov.b64 	%rd329, {%r102, %r101};
	shf.l.wrap.b32 	%r103, %r99, %r100, 30;
	shf.l.wrap.b32 	%r104, %r100, %r99, 30;
	mov.b64 	%rd330, {%r104, %r103};
	xor.b64  	%rd331, %rd329, %rd330;
	shf.l.wrap.b32 	%r105, %r99, %r100, 25;
	shf.l.wrap.b32 	%r106, %r100, %r99, 25;
	mov.b64 	%rd332, {%r106, %r105};
	xor.b64  	%rd333, %rd331, %rd332;
	and.b64  	%rd334, %rd315, %rd291;
	or.b64  	%rd335, %rd315, %rd291;
	and.b64  	%rd336, %rd335, %rd2;
	or.b64  	%rd337, %rd336, %rd334;
	add.s64 	%rd338, %rd337, %rd333;
	add.s64 	%rd339, %rd338, %rd327;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r107,%dummy}, %rd328;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r108}, %rd328;
	}
	shf.r.wrap.b32 	%r109, %r108, %r107, 14;
	shf.r.wrap.b32 	%r110, %r107, %r108, 14;
	mov.b64 	%rd340, {%r110, %r109};
	shf.r.wrap.b32 	%r111, %r108, %r107, 18;
	shf.r.wrap.b32 	%r112, %r107, %r108, 18;
	mov.b64 	%rd341, {%r112, %r111};
	xor.b64  	%rd342, %rd340, %rd341;
	shf.l.wrap.b32 	%r113, %r107, %r108, 23;
	shf.l.wrap.b32 	%r114, %r108, %r107, 23;
	mov.b64 	%rd343, {%r114, %r113};
	xor.b64  	%rd344, %rd342, %rd343;
	xor.b64  	%rd345, %rd304, %rd290;
	and.b64  	%rd346, %rd328, %rd345;
	xor.b64  	%rd347, %rd346, %rd290;
	add.s64 	%rd348, %rd18, %rd3270;
	add.s64 	%rd349, %rd348, %rd347;
	add.s64 	%rd350, %rd349, %rd344;
	add.s64 	%rd351, %rd350, -1606136188198331460;
	add.s64 	%rd352, %rd351, %rd2;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r115,%dummy}, %rd339;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r116}, %rd339;
	}
	shf.r.wrap.b32 	%r117, %r116, %r115, 28;
	shf.r.wrap.b32 	%r118, %r115, %r116, 28;
	mov.b64 	%rd353, {%r118, %r117};
	shf.l.wrap.b32 	%r119, %r115, %r116, 30;
	shf.l.wrap.b32 	%r120, %r116, %r115, 30;
	mov.b64 	%rd354, {%r120, %r119};
	xor.b64  	%rd355, %rd353, %rd354;
	shf.l.wrap.b32 	%r121, %r115, %r116, 25;
	shf.l.wrap.b32 	%r122, %r116, %r115, 25;
	mov.b64 	%rd356, {%r122, %r121};
	xor.b64  	%rd357, %rd355, %rd356;
	and.b64  	%rd358, %rd339, %rd315;
	or.b64  	%rd359, %rd339, %rd315;
	and.b64  	%rd360, %rd359, %rd291;
	or.b64  	%rd361, %rd360, %rd358;
	add.s64 	%rd362, %rd361, %rd357;
	add.s64 	%rd363, %rd362, %rd351;
	add.s64 	%rd364, %rd3271, %rd290;
	xor.b64  	%rd365, %rd328, %rd304;
	and.b64  	%rd366, %rd352, %rd365;
	xor.b64  	%rd367, %rd366, %rd304;
	add.s64 	%rd368, %rd364, %rd367;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r123,%dummy}, %rd352;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r124}, %rd352;
	}
	shf.r.wrap.b32 	%r125, %r124, %r123, 14;
	shf.r.wrap.b32 	%r126, %r123, %r124, 14;
	mov.b64 	%rd369, {%r126, %r125};
	shf.r.wrap.b32 	%r127, %r124, %r123, 18;
	shf.r.wrap.b32 	%r128, %r123, %r124, 18;
	mov.b64 	%rd370, {%r128, %r127};
	xor.b64  	%rd371, %rd369, %rd370;
	shf.l.wrap.b32 	%r129, %r123, %r124, 23;
	shf.l.wrap.b32 	%r130, %r124, %r123, 23;
	mov.b64 	%rd372, {%r130, %r129};
	xor.b64  	%rd373, %rd371, %rd372;
	add.s64 	%rd374, %rd368, %rd373;
	add.s64 	%rd375, %rd374, 4131703408338449720;
	add.s64 	%rd376, %rd375, %rd291;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r131,%dummy}, %rd363;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r132}, %rd363;
	}
	shf.r.wrap.b32 	%r133, %r132, %r131, 28;
	shf.r.wrap.b32 	%r134, %r131, %r132, 28;
	mov.b64 	%rd377, {%r134, %r133};
	shf.l.wrap.b32 	%r135, %r131, %r132, 30;
	shf.l.wrap.b32 	%r136, %r132, %r131, 30;
	mov.b64 	%rd378, {%r136, %r135};
	xor.b64  	%rd379, %rd377, %rd378;
	shf.l.wrap.b32 	%r137, %r131, %r132, 25;
	shf.l.wrap.b32 	%r138, %r132, %r131, 25;
	mov.b64 	%rd380, {%r138, %r137};
	xor.b64  	%rd381, %rd379, %rd380;
	and.b64  	%rd382, %rd363, %rd339;
	or.b64  	%rd383, %rd363, %rd339;
	and.b64  	%rd384, %rd383, %rd315;
	or.b64  	%rd385, %rd384, %rd382;
	add.s64 	%rd386, %rd385, %rd381;
	add.s64 	%rd387, %rd386, %rd375;
	add.s64 	%rd388, %rd3272, %rd304;
	xor.b64  	%rd389, %rd352, %rd328;
	and.b64  	%rd390, %rd376, %rd389;
	xor.b64  	%rd391, %rd390, %rd328;
	add.s64 	%rd392, %rd388, %rd391;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r139,%dummy}, %rd376;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r140}, %rd376;
	}
	shf.r.wrap.b32 	%r141, %r140, %r139, 14;
	shf.r.wrap.b32 	%r142, %r139, %r140, 14;
	mov.b64 	%rd393, {%r142, %r141};
	shf.r.wrap.b32 	%r143, %r140, %r139, 18;
	shf.r.wrap.b32 	%r144, %r139, %r140, 18;
	mov.b64 	%rd394, {%r144, %r143};
	xor.b64  	%rd395, %rd393, %rd394;
	shf.l.wrap.b32 	%r145, %r139, %r140, 23;
	shf.l.wrap.b32 	%r146, %r140, %r139, 23;
	mov.b64 	%rd396, {%r146, %r145};
	xor.b64  	%rd397, %rd395, %rd396;
	add.s64 	%rd398, %rd392, %rd397;
	add.s64 	%rd399, %rd398, 6480981068601479193;
	add.s64 	%rd400, %rd399, %rd315;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r147,%dummy}, %rd387;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r148}, %rd387;
	}
	shf.r.wrap.b32 	%r149, %r148, %r147, 28;
	shf.r.wrap.b32 	%r150, %r147, %r148, 28;
	mov.b64 	%rd401, {%r150, %r149};
	shf.l.wrap.b32 	%r151, %r147, %r148, 30;
	shf.l.wrap.b32 	%r152, %r148, %r147, 30;
	mov.b64 	%rd402, {%r152, %r151};
	xor.b64  	%rd403, %rd401, %rd402;
	shf.l.wrap.b32 	%r153, %r147, %r148, 25;
	shf.l.wrap.b32 	%r154, %r148, %r147, 25;
	mov.b64 	%rd404, {%r154, %r153};
	xor.b64  	%rd405, %rd403, %rd404;
	and.b64  	%rd406, %rd387, %rd363;
	or.b64  	%rd407, %rd387, %rd363;
	and.b64  	%rd408, %rd407, %rd339;
	or.b64  	%rd409, %rd408, %rd406;
	add.s64 	%rd410, %rd409, %rd405;
	add.s64 	%rd411, %rd410, %rd399;
	add.s64 	%rd412, %rd3273, %rd328;
	xor.b64  	%rd413, %rd376, %rd352;
	and.b64  	%rd414, %rd400, %rd413;
	xor.b64  	%rd415, %rd414, %rd352;
	add.s64 	%rd416, %rd412, %rd415;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r155,%dummy}, %rd400;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r156}, %rd400;
	}
	shf.r.wrap.b32 	%r157, %r156, %r155, 14;
	shf.r.wrap.b32 	%r158, %r155, %r156, 14;
	mov.b64 	%rd417, {%r158, %r157};
	shf.r.wrap.b32 	%r159, %r156, %r155, 18;
	shf.r.wrap.b32 	%r160, %r155, %r156, 18;
	mov.b64 	%rd418, {%r160, %r159};
	xor.b64  	%rd419, %rd417, %rd418;
	shf.l.wrap.b32 	%r161, %r155, %r156, 23;
	shf.l.wrap.b32 	%r162, %r156, %r155, 23;
	mov.b64 	%rd420, {%r162, %r161};
	xor.b64  	%rd421, %rd419, %rd420;
	add.s64 	%rd422, %rd416, %rd421;
	add.s64 	%rd423, %rd422, -7908458776815382629;
	add.s64 	%rd424, %rd423, %rd339;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r163,%dummy}, %rd411;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r164}, %rd411;
	}
	shf.r.wrap.b32 	%r165, %r164, %r163, 28;
	shf.r.wrap.b32 	%r166, %r163, %r164, 28;
	mov.b64 	%rd425, {%r166, %r165};
	shf.l.wrap.b32 	%r167, %r163, %r164, 30;
	shf.l.wrap.b32 	%r168, %r164, %r163, 30;
	mov.b64 	%rd426, {%r168, %r167};
	xor.b64  	%rd427, %rd425, %rd426;
	shf.l.wrap.b32 	%r169, %r163, %r164, 25;
	shf.l.wrap.b32 	%r170, %r164, %r163, 25;
	mov.b64 	%rd428, {%r170, %r169};
	xor.b64  	%rd429, %rd427, %rd428;
	and.b64  	%rd430, %rd411, %rd387;
	or.b64  	%rd431, %rd411, %rd387;
	and.b64  	%rd432, %rd431, %rd363;
	or.b64  	%rd433, %rd432, %rd430;
	add.s64 	%rd434, %rd433, %rd429;
	add.s64 	%rd435, %rd434, %rd423;
	add.s64 	%rd436, %rd3274, %rd352;
	xor.b64  	%rd437, %rd400, %rd376;
	and.b64  	%rd438, %rd424, %rd437;
	xor.b64  	%rd439, %rd438, %rd376;
	add.s64 	%rd440, %rd436, %rd439;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r171,%dummy}, %rd424;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r172}, %rd424;
	}
	shf.r.wrap.b32 	%r173, %r172, %r171, 14;
	shf.r.wrap.b32 	%r174, %r171, %r172, 14;
	mov.b64 	%rd441, {%r174, %r173};
	shf.r.wrap.b32 	%r175, %r172, %r171, 18;
	shf.r.wrap.b32 	%r176, %r171, %r172, 18;
	mov.b64 	%rd442, {%r176, %r175};
	xor.b64  	%rd443, %rd441, %rd442;
	shf.l.wrap.b32 	%r177, %r171, %r172, 23;
	shf.l.wrap.b32 	%r178, %r172, %r171, 23;
	mov.b64 	%rd444, {%r178, %r177};
	xor.b64  	%rd445, %rd443, %rd444;
	add.s64 	%rd446, %rd440, %rd445;
	add.s64 	%rd447, %rd446, -6116909921290321640;
	add.s64 	%rd448, %rd447, %rd363;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r179,%dummy}, %rd435;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r180}, %rd435;
	}
	shf.r.wrap.b32 	%r181, %r180, %r179, 28;
	shf.r.wrap.b32 	%r182, %r179, %r180, 28;
	mov.b64 	%rd449, {%r182, %r181};
	shf.l.wrap.b32 	%r183, %r179, %r180, 30;
	shf.l.wrap.b32 	%r184, %r180, %r179, 30;
	mov.b64 	%rd450, {%r184, %r183};
	xor.b64  	%rd451, %rd449, %rd450;
	shf.l.wrap.b32 	%r185, %r179, %r180, 25;
	shf.l.wrap.b32 	%r186, %r180, %r179, 25;
	mov.b64 	%rd452, {%r186, %r185};
	xor.b64  	%rd453, %rd451, %rd452;
	and.b64  	%rd454, %rd435, %rd411;
	or.b64  	%rd455, %rd435, %rd411;
	and.b64  	%rd456, %rd455, %rd387;
	or.b64  	%rd457, %rd456, %rd454;
	add.s64 	%rd458, %rd457, %rd453;
	add.s64 	%rd459, %rd458, %rd447;
	xor.b64  	%rd460, %rd424, %rd400;
	and.b64  	%rd461, %rd448, %rd460;
	xor.b64  	%rd462, %rd461, %rd400;
	add.s64 	%rd463, %rd376, %rd462;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r187,%dummy}, %rd448;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r188}, %rd448;
	}
	shf.r.wrap.b32 	%r189, %r188, %r187, 14;
	shf.r.wrap.b32 	%r190, %r187, %r188, 14;
	mov.b64 	%rd464, {%r190, %r189};
	shf.r.wrap.b32 	%r191, %r188, %r187, 18;
	shf.r.wrap.b32 	%r192, %r187, %r188, 18;
	mov.b64 	%rd465, {%r192, %r191};
	xor.b64  	%rd466, %rd464, %rd465;
	shf.l.wrap.b32 	%r193, %r187, %r188, 23;
	shf.l.wrap.b32 	%r194, %r188, %r187, 23;
	mov.b64 	%rd467, {%r194, %r193};
	xor.b64  	%rd468, %rd466, %rd467;
	add.s64 	%rd469, %rd463, %rd468;
	add.s64 	%rd470, %rd469, 6343226172721267266;
	add.s64 	%rd471, %rd470, %rd387;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r195,%dummy}, %rd459;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r196}, %rd459;
	}
	shf.r.wrap.b32 	%r197, %r196, %r195, 28;
	shf.r.wrap.b32 	%r198, %r195, %r196, 28;
	mov.b64 	%rd472, {%r198, %r197};
	shf.l.wrap.b32 	%r199, %r195, %r196, 30;
	shf.l.wrap.b32 	%r200, %r196, %r195, 30;
	mov.b64 	%rd473, {%r200, %r199};
	xor.b64  	%rd474, %rd472, %rd473;
	shf.l.wrap.b32 	%r201, %r195, %r196, 25;
	shf.l.wrap.b32 	%r202, %r196, %r195, 25;
	mov.b64 	%rd475, {%r202, %r201};
	xor.b64  	%rd476, %rd474, %rd475;
	and.b64  	%rd477, %rd459, %rd435;
	or.b64  	%rd478, %rd459, %rd435;
	and.b64  	%rd479, %rd478, %rd411;
	or.b64  	%rd480, %rd479, %rd477;
	add.s64 	%rd481, %rd480, %rd476;
	add.s64 	%rd482, %rd481, %rd470;
	xor.b64  	%rd483, %rd448, %rd424;
	and.b64  	%rd484, %rd471, %rd483;
	xor.b64  	%rd485, %rd484, %rd424;
	add.s64 	%rd486, %rd400, %rd485;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r203,%dummy}, %rd471;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r204}, %rd471;
	}
	shf.r.wrap.b32 	%r205, %r204, %r203, 14;
	shf.r.wrap.b32 	%r206, %r203, %r204, 14;
	mov.b64 	%rd487, {%r206, %r205};
	shf.r.wrap.b32 	%r207, %r204, %r203, 18;
	shf.r.wrap.b32 	%r208, %r203, %r204, 18;
	mov.b64 	%rd488, {%r208, %r207};
	xor.b64  	%rd489, %rd487, %rd488;
	shf.l.wrap.b32 	%r209, %r203, %r204, 23;
	shf.l.wrap.b32 	%r210, %r204, %r203, 23;
	mov.b64 	%rd490, {%r210, %r209};
	xor.b64  	%rd491, %rd489, %rd490;
	add.s64 	%rd492, %rd486, %rd491;
	add.s64 	%rd493, %rd492, 1334009975649890238;
	add.s64 	%rd494, %rd493, %rd411;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r211,%dummy}, %rd482;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r212}, %rd482;
	}
	shf.r.wrap.b32 	%r213, %r212, %r211, 28;
	shf.r.wrap.b32 	%r214, %r211, %r212, 28;
	mov.b64 	%rd495, {%r214, %r213};
	shf.l.wrap.b32 	%r215, %r211, %r212, 30;
	shf.l.wrap.b32 	%r216, %r212, %r211, 30;
	mov.b64 	%rd496, {%r216, %r215};
	xor.b64  	%rd497, %rd495, %rd496;
	shf.l.wrap.b32 	%r217, %r211, %r212, 25;
	shf.l.wrap.b32 	%r218, %r212, %r211, 25;
	mov.b64 	%rd498, {%r218, %r217};
	xor.b64  	%rd499, %rd497, %rd498;
	and.b64  	%rd500, %rd482, %rd459;
	or.b64  	%rd501, %rd482, %rd459;
	and.b64  	%rd502, %rd501, %rd435;
	or.b64  	%rd503, %rd502, %rd500;
	add.s64 	%rd504, %rd503, %rd499;
	add.s64 	%rd505, %rd504, %rd493;
	xor.b64  	%rd506, %rd471, %rd448;
	and.b64  	%rd507, %rd494, %rd506;
	xor.b64  	%rd508, %rd507, %rd448;
	add.s64 	%rd509, %rd424, %rd508;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r219,%dummy}, %rd494;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r220}, %rd494;
	}
	shf.r.wrap.b32 	%r221, %r220, %r219, 14;
	shf.r.wrap.b32 	%r222, %r219, %r220, 14;
	mov.b64 	%rd510, {%r222, %r221};
	shf.r.wrap.b32 	%r223, %r220, %r219, 18;
	shf.r.wrap.b32 	%r224, %r219, %r220, 18;
	mov.b64 	%rd511, {%r224, %r223};
	xor.b64  	%rd512, %rd510, %rd511;
	shf.l.wrap.b32 	%r225, %r219, %r220, 23;
	shf.l.wrap.b32 	%r226, %r220, %r219, 23;
	mov.b64 	%rd513, {%r226, %r225};
	xor.b64  	%rd514, %rd512, %rd513;
	add.s64 	%rd515, %rd509, %rd514;
	add.s64 	%rd516, %rd515, 2608012711638119052;
	add.s64 	%rd517, %rd516, %rd435;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r227,%dummy}, %rd505;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r228}, %rd505;
	}
	shf.r.wrap.b32 	%r229, %r228, %r227, 28;
	shf.r.wrap.b32 	%r230, %r227, %r228, 28;
	mov.b64 	%rd518, {%r230, %r229};
	shf.l.wrap.b32 	%r231, %r227, %r228, 30;
	shf.l.wrap.b32 	%r232, %r228, %r227, 30;
	mov.b64 	%rd519, {%r232, %r231};
	xor.b64  	%rd520, %rd518, %rd519;
	shf.l.wrap.b32 	%r233, %r227, %r228, 25;
	shf.l.wrap.b32 	%r234, %r228, %r227, 25;
	mov.b64 	%rd521, {%r234, %r233};
	xor.b64  	%rd522, %rd520, %rd521;
	and.b64  	%rd523, %rd505, %rd482;
	or.b64  	%rd524, %rd505, %rd482;
	and.b64  	%rd525, %rd524, %rd459;
	or.b64  	%rd526, %rd525, %rd523;
	add.s64 	%rd527, %rd526, %rd522;
	add.s64 	%rd528, %rd527, %rd516;
	xor.b64  	%rd529, %rd494, %rd471;
	and.b64  	%rd530, %rd517, %rd529;
	xor.b64  	%rd531, %rd530, %rd471;
	add.s64 	%rd532, %rd448, %rd531;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r235,%dummy}, %rd517;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r236}, %rd517;
	}
	shf.r.wrap.b32 	%r237, %r236, %r235, 14;
	shf.r.wrap.b32 	%r238, %r235, %r236, 14;
	mov.b64 	%rd533, {%r238, %r237};
	shf.r.wrap.b32 	%r239, %r236, %r235, 18;
	shf.r.wrap.b32 	%r240, %r235, %r236, 18;
	mov.b64 	%rd534, {%r240, %r239};
	xor.b64  	%rd535, %rd533, %rd534;
	shf.l.wrap.b32 	%r241, %r235, %r236, 23;
	shf.l.wrap.b32 	%r242, %r236, %r235, 23;
	mov.b64 	%rd536, {%r242, %r241};
	xor.b64  	%rd537, %rd535, %rd536;
	add.s64 	%rd538, %rd532, %rd537;
	add.s64 	%rd539, %rd538, 6128411473006802146;
	add.s64 	%rd540, %rd539, %rd459;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r243,%dummy}, %rd528;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r244}, %rd528;
	}
	shf.r.wrap.b32 	%r245, %r244, %r243, 28;
	shf.r.wrap.b32 	%r246, %r243, %r244, 28;
	mov.b64 	%rd541, {%r246, %r245};
	shf.l.wrap.b32 	%r247, %r243, %r244, 30;
	shf.l.wrap.b32 	%r248, %r244, %r243, 30;
	mov.b64 	%rd542, {%r248, %r247};
	xor.b64  	%rd543, %rd541, %rd542;
	shf.l.wrap.b32 	%r249, %r243, %r244, 25;
	shf.l.wrap.b32 	%r250, %r244, %r243, 25;
	mov.b64 	%rd544, {%r250, %r249};
	xor.b64  	%rd545, %rd543, %rd544;
	and.b64  	%rd546, %rd528, %rd505;
	or.b64  	%rd547, %rd528, %rd505;
	and.b64  	%rd548, %rd547, %rd482;
	or.b64  	%rd549, %rd548, %rd546;
	add.s64 	%rd550, %rd549, %rd545;
	add.s64 	%rd551, %rd550, %rd539;
	xor.b64  	%rd552, %rd517, %rd494;
	and.b64  	%rd553, %rd540, %rd552;
	xor.b64  	%rd554, %rd553, %rd494;
	add.s64 	%rd555, %rd471, %rd554;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r251,%dummy}, %rd540;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r252}, %rd540;
	}
	shf.r.wrap.b32 	%r253, %r252, %r251, 14;
	shf.r.wrap.b32 	%r254, %r251, %r252, 14;
	mov.b64 	%rd556, {%r254, %r253};
	shf.r.wrap.b32 	%r255, %r252, %r251, 18;
	shf.r.wrap.b32 	%r256, %r251, %r252, 18;
	mov.b64 	%rd557, {%r256, %r255};
	xor.b64  	%rd558, %rd556, %rd557;
	shf.l.wrap.b32 	%r257, %r251, %r252, 23;
	shf.l.wrap.b32 	%r258, %r252, %r251, 23;
	mov.b64 	%rd559, {%r258, %r257};
	xor.b64  	%rd560, %rd558, %rd559;
	add.s64 	%rd561, %rd555, %rd560;
	add.s64 	%rd562, %rd561, 8268148722764581231;
	add.s64 	%rd563, %rd562, %rd482;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r259,%dummy}, %rd551;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r260}, %rd551;
	}
	shf.r.wrap.b32 	%r261, %r260, %r259, 28;
	shf.r.wrap.b32 	%r262, %r259, %r260, 28;
	mov.b64 	%rd564, {%r262, %r261};
	shf.l.wrap.b32 	%r263, %r259, %r260, 30;
	shf.l.wrap.b32 	%r264, %r260, %r259, 30;
	mov.b64 	%rd565, {%r264, %r263};
	xor.b64  	%rd566, %rd564, %rd565;
	shf.l.wrap.b32 	%r265, %r259, %r260, 25;
	shf.l.wrap.b32 	%r266, %r260, %r259, 25;
	mov.b64 	%rd567, {%r266, %r265};
	xor.b64  	%rd568, %rd566, %rd567;
	and.b64  	%rd569, %rd551, %rd528;
	or.b64  	%rd570, %rd551, %rd528;
	and.b64  	%rd571, %rd570, %rd505;
	or.b64  	%rd572, %rd571, %rd569;
	add.s64 	%rd573, %rd572, %rd568;
	add.s64 	%rd574, %rd573, %rd562;
	xor.b64  	%rd575, %rd540, %rd517;
	and.b64  	%rd576, %rd563, %rd575;
	xor.b64  	%rd577, %rd576, %rd517;
	add.s64 	%rd578, %rd494, %rd577;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r267,%dummy}, %rd563;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r268}, %rd563;
	}
	shf.r.wrap.b32 	%r269, %r268, %r267, 14;
	shf.r.wrap.b32 	%r270, %r267, %r268, 14;
	mov.b64 	%rd579, {%r270, %r269};
	shf.r.wrap.b32 	%r271, %r268, %r267, 18;
	shf.r.wrap.b32 	%r272, %r267, %r268, 18;
	mov.b64 	%rd580, {%r272, %r271};
	xor.b64  	%rd581, %rd579, %rd580;
	shf.l.wrap.b32 	%r273, %r267, %r268, 23;
	shf.l.wrap.b32 	%r274, %r268, %r267, 23;
	mov.b64 	%rd582, {%r274, %r273};
	xor.b64  	%rd583, %rd581, %rd582;
	add.s64 	%rd584, %rd578, %rd583;
	add.s64 	%rd585, %rd584, -9160688886553864527;
	add.s64 	%rd586, %rd585, %rd505;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r275,%dummy}, %rd574;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r276}, %rd574;
	}
	shf.r.wrap.b32 	%r277, %r276, %r275, 28;
	shf.r.wrap.b32 	%r278, %r275, %r276, 28;
	mov.b64 	%rd587, {%r278, %r277};
	shf.l.wrap.b32 	%r279, %r275, %r276, 30;
	shf.l.wrap.b32 	%r280, %r276, %r275, 30;
	mov.b64 	%rd588, {%r280, %r279};
	xor.b64  	%rd589, %rd587, %rd588;
	shf.l.wrap.b32 	%r281, %r275, %r276, 25;
	shf.l.wrap.b32 	%r282, %r276, %r275, 25;
	mov.b64 	%rd590, {%r282, %r281};
	xor.b64  	%rd591, %rd589, %rd590;
	and.b64  	%rd592, %rd574, %rd551;
	or.b64  	%rd593, %rd574, %rd551;
	and.b64  	%rd594, %rd593, %rd528;
	or.b64  	%rd595, %rd594, %rd592;
	add.s64 	%rd596, %rd595, %rd591;
	add.s64 	%rd597, %rd596, %rd585;
	xor.b64  	%rd598, %rd563, %rd540;
	and.b64  	%rd599, %rd586, %rd598;
	xor.b64  	%rd600, %rd599, %rd540;
	add.s64 	%rd601, %rd517, %rd600;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r283,%dummy}, %rd586;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r284}, %rd586;
	}
	shf.r.wrap.b32 	%r285, %r284, %r283, 14;
	shf.r.wrap.b32 	%r286, %r283, %r284, 14;
	mov.b64 	%rd602, {%r286, %r285};
	shf.r.wrap.b32 	%r287, %r284, %r283, 18;
	shf.r.wrap.b32 	%r288, %r283, %r284, 18;
	mov.b64 	%rd603, {%r288, %r287};
	xor.b64  	%rd604, %rd602, %rd603;
	shf.l.wrap.b32 	%r289, %r283, %r284, 23;
	shf.l.wrap.b32 	%r290, %r284, %r283, 23;
	mov.b64 	%rd605, {%r290, %r289};
	xor.b64  	%rd606, %rd604, %rd605;
	add.s64 	%rd607, %rd601, %rd606;
	add.s64 	%rd608, %rd607, -7215885187991268811;
	add.s64 	%rd609, %rd608, %rd528;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r291,%dummy}, %rd597;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r292}, %rd597;
	}
	shf.r.wrap.b32 	%r293, %r292, %r291, 28;
	shf.r.wrap.b32 	%r294, %r291, %r292, 28;
	mov.b64 	%rd610, {%r294, %r293};
	shf.l.wrap.b32 	%r295, %r291, %r292, 30;
	shf.l.wrap.b32 	%r296, %r292, %r291, 30;
	mov.b64 	%rd611, {%r296, %r295};
	xor.b64  	%rd612, %rd610, %rd611;
	shf.l.wrap.b32 	%r297, %r291, %r292, 25;
	shf.l.wrap.b32 	%r298, %r292, %r291, 25;
	mov.b64 	%rd613, {%r298, %r297};
	xor.b64  	%rd614, %rd612, %rd613;
	and.b64  	%rd615, %rd597, %rd574;
	or.b64  	%rd616, %rd597, %rd574;
	and.b64  	%rd617, %rd616, %rd551;
	or.b64  	%rd618, %rd617, %rd615;
	add.s64 	%rd619, %rd618, %rd614;
	add.s64 	%rd620, %rd619, %rd608;
	xor.b64  	%rd621, %rd586, %rd563;
	and.b64  	%rd622, %rd609, %rd621;
	xor.b64  	%rd623, %rd622, %rd563;
	add.s64 	%rd624, %rd540, %rd623;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r299,%dummy}, %rd609;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r300}, %rd609;
	}
	shf.r.wrap.b32 	%r301, %r300, %r299, 14;
	shf.r.wrap.b32 	%r302, %r299, %r300, 14;
	mov.b64 	%rd625, {%r302, %r301};
	shf.r.wrap.b32 	%r303, %r300, %r299, 18;
	shf.r.wrap.b32 	%r304, %r299, %r300, 18;
	mov.b64 	%rd626, {%r304, %r303};
	xor.b64  	%rd627, %rd625, %rd626;
	shf.l.wrap.b32 	%r305, %r299, %r300, 23;
	shf.l.wrap.b32 	%r306, %r300, %r299, 23;
	mov.b64 	%rd628, {%r306, %r305};
	xor.b64  	%rd629, %rd627, %rd628;
	add.s64 	%rd630, %rd624, %rd629;
	add.s64 	%rd631, %rd630, -4495734319001031532;
	add.s64 	%rd632, %rd631, %rd551;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r307,%dummy}, %rd620;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r308}, %rd620;
	}
	shf.r.wrap.b32 	%r309, %r308, %r307, 28;
	shf.r.wrap.b32 	%r310, %r307, %r308, 28;
	mov.b64 	%rd633, {%r310, %r309};
	shf.l.wrap.b32 	%r311, %r307, %r308, 30;
	shf.l.wrap.b32 	%r312, %r308, %r307, 30;
	mov.b64 	%rd634, {%r312, %r311};
	xor.b64  	%rd635, %rd633, %rd634;
	shf.l.wrap.b32 	%r313, %r307, %r308, 25;
	shf.l.wrap.b32 	%r314, %r308, %r307, 25;
	mov.b64 	%rd636, {%r314, %r313};
	xor.b64  	%rd637, %rd635, %rd636;
	and.b64  	%rd638, %rd620, %rd597;
	or.b64  	%rd639, %rd620, %rd597;
	and.b64  	%rd640, %rd639, %rd574;
	or.b64  	%rd641, %rd640, %rd638;
	add.s64 	%rd642, %rd641, %rd637;
	add.s64 	%rd643, %rd642, %rd631;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r315,%dummy}, %rd3268;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r316}, %rd3268;
	}
	shf.r.wrap.b32 	%r317, %r316, %r315, 8;
	shf.r.wrap.b32 	%r318, %r315, %r316, 8;
	mov.b64 	%rd644, {%r318, %r317};
	shf.r.wrap.b32 	%r319, %r316, %r315, 1;
	shf.r.wrap.b32 	%r320, %r315, %r316, 1;
	mov.b64 	%rd645, {%r320, %r319};
	xor.b64  	%rd646, %rd645, %rd644;
	shr.u64 	%rd647, %rd3268, 7;
	xor.b64  	%rd648, %rd646, %rd647;
	add.s64 	%rd649, %rd3267, %rd35;
	add.s64 	%rd3232, %rd649, %rd648;
	add.s64 	%rd650, %rd3232, %rd563;
	xor.b64  	%rd651, %rd609, %rd586;
	and.b64  	%rd652, %rd632, %rd651;
	xor.b64  	%rd653, %rd652, %rd586;
	add.s64 	%rd654, %rd650, %rd653;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r321,%dummy}, %rd632;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r322}, %rd632;
	}
	shf.r.wrap.b32 	%r323, %r322, %r321, 14;
	shf.r.wrap.b32 	%r324, %r321, %r322, 14;
	mov.b64 	%rd655, {%r324, %r323};
	shf.r.wrap.b32 	%r325, %r322, %r321, 18;
	shf.r.wrap.b32 	%r326, %r321, %r322, 18;
	mov.b64 	%rd656, {%r326, %r325};
	xor.b64  	%rd657, %rd655, %rd656;
	shf.l.wrap.b32 	%r327, %r321, %r322, 23;
	shf.l.wrap.b32 	%r328, %r322, %r321, 23;
	mov.b64 	%rd658, {%r328, %r327};
	xor.b64  	%rd659, %rd657, %rd658;
	add.s64 	%rd660, %rd654, %rd659;
	add.s64 	%rd661, %rd660, -1973867731355612462;
	add.s64 	%rd662, %rd661, %rd574;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r329,%dummy}, %rd643;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r330}, %rd643;
	}
	shf.r.wrap.b32 	%r331, %r330, %r329, 28;
	shf.r.wrap.b32 	%r332, %r329, %r330, 28;
	mov.b64 	%rd663, {%r332, %r331};
	shf.l.wrap.b32 	%r333, %r329, %r330, 30;
	shf.l.wrap.b32 	%r334, %r330, %r329, 30;
	mov.b64 	%rd664, {%r334, %r333};
	xor.b64  	%rd665, %rd663, %rd664;
	shf.l.wrap.b32 	%r335, %r329, %r330, 25;
	shf.l.wrap.b32 	%r336, %r330, %r329, 25;
	mov.b64 	%rd666, {%r336, %r335};
	xor.b64  	%rd667, %rd665, %rd666;
	and.b64  	%rd668, %rd643, %rd620;
	or.b64  	%rd669, %rd643, %rd620;
	and.b64  	%rd670, %rd669, %rd597;
	or.b64  	%rd671, %rd670, %rd668;
	add.s64 	%rd672, %rd671, %rd667;
	add.s64 	%rd673, %rd672, %rd661;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r337,%dummy}, %rd3269;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r338}, %rd3269;
	}
	shf.r.wrap.b32 	%r339, %r338, %r337, 8;
	shf.r.wrap.b32 	%r340, %r337, %r338, 8;
	mov.b64 	%rd674, {%r340, %r339};
	shf.r.wrap.b32 	%r341, %r338, %r337, 1;
	shf.r.wrap.b32 	%r342, %r337, %r338, 1;
	mov.b64 	%rd675, {%r342, %r341};
	xor.b64  	%rd676, %rd675, %rd674;
	shr.u64 	%rd677, %rd3269, 7;
	xor.b64  	%rd678, %rd676, %rd677;
	add.s64 	%rd679, %rd39, %rd3268;
	add.s64 	%rd3233, %rd679, %rd678;
	add.s64 	%rd680, %rd3233, %rd586;
	xor.b64  	%rd681, %rd632, %rd609;
	and.b64  	%rd682, %rd662, %rd681;
	xor.b64  	%rd683, %rd682, %rd609;
	add.s64 	%rd684, %rd680, %rd683;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r343,%dummy}, %rd662;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r344}, %rd662;
	}
	shf.r.wrap.b32 	%r345, %r344, %r343, 14;
	shf.r.wrap.b32 	%r346, %r343, %r344, 14;
	mov.b64 	%rd685, {%r346, %r345};
	shf.r.wrap.b32 	%r347, %r344, %r343, 18;
	shf.r.wrap.b32 	%r348, %r343, %r344, 18;
	mov.b64 	%rd686, {%r348, %r347};
	xor.b64  	%rd687, %rd685, %rd686;
	shf.l.wrap.b32 	%r349, %r343, %r344, 23;
	shf.l.wrap.b32 	%r350, %r344, %r343, 23;
	mov.b64 	%rd688, {%r350, %r349};
	xor.b64  	%rd689, %rd687, %rd688;
	add.s64 	%rd690, %rd684, %rd689;
	add.s64 	%rd691, %rd690, -1171420211273849373;
	add.s64 	%rd692, %rd691, %rd597;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r351,%dummy}, %rd673;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r352}, %rd673;
	}
	shf.r.wrap.b32 	%r353, %r352, %r351, 28;
	shf.r.wrap.b32 	%r354, %r351, %r352, 28;
	mov.b64 	%rd693, {%r354, %r353};
	shf.l.wrap.b32 	%r355, %r351, %r352, 30;
	shf.l.wrap.b32 	%r356, %r352, %r351, 30;
	mov.b64 	%rd694, {%r356, %r355};
	xor.b64  	%rd695, %rd693, %rd694;
	shf.l.wrap.b32 	%r357, %r351, %r352, 25;
	shf.l.wrap.b32 	%r358, %r352, %r351, 25;
	mov.b64 	%rd696, {%r358, %r357};
	xor.b64  	%rd697, %rd695, %rd696;
	and.b64  	%rd698, %rd673, %rd643;
	or.b64  	%rd699, %rd673, %rd643;
	and.b64  	%rd700, %rd699, %rd620;
	or.b64  	%rd701, %rd700, %rd698;
	add.s64 	%rd702, %rd701, %rd697;
	add.s64 	%rd703, %rd702, %rd691;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r359,%dummy}, %rd3232;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r360}, %rd3232;
	}
	shf.r.wrap.b32 	%r361, %r360, %r359, 19;
	shf.r.wrap.b32 	%r362, %r359, %r360, 19;
	mov.b64 	%rd704, {%r362, %r361};
	shf.l.wrap.b32 	%r363, %r359, %r360, 3;
	shf.l.wrap.b32 	%r364, %r360, %r359, 3;
	mov.b64 	%rd705, {%r364, %r363};
	xor.b64  	%rd706, %rd704, %rd705;
	shr.u64 	%rd707, %rd3232, 6;
	xor.b64  	%rd708, %rd706, %rd707;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r365,%dummy}, %rd3270;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r366}, %rd3270;
	}
	shf.r.wrap.b32 	%r367, %r366, %r365, 8;
	shf.r.wrap.b32 	%r368, %r365, %r366, 8;
	mov.b64 	%rd709, {%r368, %r367};
	shf.r.wrap.b32 	%r369, %r366, %r365, 1;
	shf.r.wrap.b32 	%r370, %r365, %r366, 1;
	mov.b64 	%rd710, {%r370, %r369};
	xor.b64  	%rd711, %rd710, %rd709;
	shr.u64 	%rd712, %rd3270, 7;
	xor.b64  	%rd713, %rd711, %rd712;
	add.s64 	%rd714, %rd708, %rd3269;
	add.s64 	%rd3229, %rd714, %rd713;
	add.s64 	%rd715, %rd3229, %rd609;
	xor.b64  	%rd716, %rd662, %rd632;
	and.b64  	%rd717, %rd692, %rd716;
	xor.b64  	%rd718, %rd717, %rd632;
	add.s64 	%rd719, %rd715, %rd718;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r371,%dummy}, %rd692;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r372}, %rd692;
	}
	shf.r.wrap.b32 	%r373, %r372, %r371, 14;
	shf.r.wrap.b32 	%r374, %r371, %r372, 14;
	mov.b64 	%rd720, {%r374, %r373};
	shf.r.wrap.b32 	%r375, %r372, %r371, 18;
	shf.r.wrap.b32 	%r376, %r371, %r372, 18;
	mov.b64 	%rd721, {%r376, %r375};
	xor.b64  	%rd722, %rd720, %rd721;
	shf.l.wrap.b32 	%r377, %r371, %r372, 23;
	shf.l.wrap.b32 	%r378, %r372, %r371, 23;
	mov.b64 	%rd723, {%r378, %r377};
	xor.b64  	%rd724, %rd722, %rd723;
	add.s64 	%rd725, %rd719, %rd724;
	add.s64 	%rd726, %rd725, 1135362057144423861;
	add.s64 	%rd727, %rd726, %rd620;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r379,%dummy}, %rd703;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r380}, %rd703;
	}
	shf.r.wrap.b32 	%r381, %r380, %r379, 28;
	shf.r.wrap.b32 	%r382, %r379, %r380, 28;
	mov.b64 	%rd728, {%r382, %r381};
	shf.l.wrap.b32 	%r383, %r379, %r380, 30;
	shf.l.wrap.b32 	%r384, %r380, %r379, 30;
	mov.b64 	%rd729, {%r384, %r383};
	xor.b64  	%rd730, %rd728, %rd729;
	shf.l.wrap.b32 	%r385, %r379, %r380, 25;
	shf.l.wrap.b32 	%r386, %r380, %r379, 25;
	mov.b64 	%rd731, {%r386, %r385};
	xor.b64  	%rd732, %rd730, %rd731;
	and.b64  	%rd733, %rd703, %rd673;
	or.b64  	%rd734, %rd703, %rd673;
	and.b64  	%rd735, %rd734, %rd643;
	or.b64  	%rd736, %rd735, %rd733;
	add.s64 	%rd737, %rd736, %rd732;
	add.s64 	%rd738, %rd737, %rd726;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r387,%dummy}, %rd3233;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r388}, %rd3233;
	}
	shf.r.wrap.b32 	%r389, %r388, %r387, 19;
	shf.r.wrap.b32 	%r390, %r387, %r388, 19;
	mov.b64 	%rd739, {%r390, %r389};
	shf.l.wrap.b32 	%r391, %r387, %r388, 3;
	shf.l.wrap.b32 	%r392, %r388, %r387, 3;
	mov.b64 	%rd740, {%r392, %r391};
	xor.b64  	%rd741, %rd739, %rd740;
	shr.u64 	%rd742, %rd3233, 6;
	xor.b64  	%rd743, %rd741, %rd742;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r393,%dummy}, %rd3271;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r394}, %rd3271;
	}
	shf.r.wrap.b32 	%r395, %r394, %r393, 8;
	shf.r.wrap.b32 	%r396, %r393, %r394, 8;
	mov.b64 	%rd744, {%r396, %r395};
	shf.r.wrap.b32 	%r397, %r394, %r393, 1;
	shf.r.wrap.b32 	%r398, %r393, %r394, 1;
	mov.b64 	%rd745, {%r398, %r397};
	xor.b64  	%rd746, %rd745, %rd744;
	shr.u64 	%rd747, %rd3271, 7;
	xor.b64  	%rd748, %rd746, %rd747;
	add.s64 	%rd749, %rd743, %rd3270;
	add.s64 	%rd3227, %rd749, %rd748;
	add.s64 	%rd750, %rd3227, %rd632;
	xor.b64  	%rd751, %rd692, %rd662;
	and.b64  	%rd752, %rd727, %rd751;
	xor.b64  	%rd753, %rd752, %rd662;
	add.s64 	%rd754, %rd750, %rd753;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r399,%dummy}, %rd727;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r400}, %rd727;
	}
	shf.r.wrap.b32 	%r401, %r400, %r399, 14;
	shf.r.wrap.b32 	%r402, %r399, %r400, 14;
	mov.b64 	%rd755, {%r402, %r401};
	shf.r.wrap.b32 	%r403, %r400, %r399, 18;
	shf.r.wrap.b32 	%r404, %r399, %r400, 18;
	mov.b64 	%rd756, {%r404, %r403};
	xor.b64  	%rd757, %rd755, %rd756;
	shf.l.wrap.b32 	%r405, %r399, %r400, 23;
	shf.l.wrap.b32 	%r406, %r400, %r399, 23;
	mov.b64 	%rd758, {%r406, %r405};
	xor.b64  	%rd759, %rd757, %rd758;
	add.s64 	%rd760, %rd754, %rd759;
	add.s64 	%rd761, %rd760, 2597628984639134821;
	add.s64 	%rd762, %rd761, %rd643;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r407,%dummy}, %rd738;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r408}, %rd738;
	}
	shf.r.wrap.b32 	%r409, %r408, %r407, 28;
	shf.r.wrap.b32 	%r410, %r407, %r408, 28;
	mov.b64 	%rd763, {%r410, %r409};
	shf.l.wrap.b32 	%r411, %r407, %r408, 30;
	shf.l.wrap.b32 	%r412, %r408, %r407, 30;
	mov.b64 	%rd764, {%r412, %r411};
	xor.b64  	%rd765, %rd763, %rd764;
	shf.l.wrap.b32 	%r413, %r407, %r408, 25;
	shf.l.wrap.b32 	%r414, %r408, %r407, 25;
	mov.b64 	%rd766, {%r414, %r413};
	xor.b64  	%rd767, %rd765, %rd766;
	and.b64  	%rd768, %rd738, %rd703;
	or.b64  	%rd769, %rd738, %rd703;
	and.b64  	%rd770, %rd769, %rd673;
	or.b64  	%rd771, %rd770, %rd768;
	add.s64 	%rd772, %rd771, %rd767;
	add.s64 	%rd773, %rd772, %rd761;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r415,%dummy}, %rd3229;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r416}, %rd3229;
	}
	shf.r.wrap.b32 	%r417, %r416, %r415, 19;
	shf.r.wrap.b32 	%r418, %r415, %r416, 19;
	mov.b64 	%rd774, {%r418, %r417};
	shf.l.wrap.b32 	%r419, %r415, %r416, 3;
	shf.l.wrap.b32 	%r420, %r416, %r415, 3;
	mov.b64 	%rd775, {%r420, %r419};
	xor.b64  	%rd776, %rd774, %rd775;
	shr.u64 	%rd777, %rd3229, 6;
	xor.b64  	%rd778, %rd776, %rd777;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r421,%dummy}, %rd3272;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r422}, %rd3272;
	}
	shf.r.wrap.b32 	%r423, %r422, %r421, 8;
	shf.r.wrap.b32 	%r424, %r421, %r422, 8;
	mov.b64 	%rd779, {%r424, %r423};
	shf.r.wrap.b32 	%r425, %r422, %r421, 1;
	shf.r.wrap.b32 	%r426, %r421, %r422, 1;
	mov.b64 	%rd780, {%r426, %r425};
	xor.b64  	%rd781, %rd780, %rd779;
	shr.u64 	%rd782, %rd3272, 7;
	xor.b64  	%rd783, %rd781, %rd782;
	add.s64 	%rd784, %rd778, %rd3271;
	add.s64 	%rd3225, %rd784, %rd783;
	add.s64 	%rd785, %rd3225, %rd662;
	xor.b64  	%rd786, %rd727, %rd692;
	and.b64  	%rd787, %rd762, %rd786;
	xor.b64  	%rd788, %rd787, %rd692;
	add.s64 	%rd789, %rd785, %rd788;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r427,%dummy}, %rd762;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r428}, %rd762;
	}
	shf.r.wrap.b32 	%r429, %r428, %r427, 14;
	shf.r.wrap.b32 	%r430, %r427, %r428, 14;
	mov.b64 	%rd790, {%r430, %r429};
	shf.r.wrap.b32 	%r431, %r428, %r427, 18;
	shf.r.wrap.b32 	%r432, %r427, %r428, 18;
	mov.b64 	%rd791, {%r432, %r431};
	xor.b64  	%rd792, %rd790, %rd791;
	shf.l.wrap.b32 	%r433, %r427, %r428, 23;
	shf.l.wrap.b32 	%r434, %r428, %r427, 23;
	mov.b64 	%rd793, {%r434, %r433};
	xor.b64  	%rd794, %rd792, %rd793;
	add.s64 	%rd795, %rd789, %rd794;
	add.s64 	%rd796, %rd795, 3308224258029322869;
	add.s64 	%rd797, %rd796, %rd673;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r435,%dummy}, %rd773;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r436}, %rd773;
	}
	shf.r.wrap.b32 	%r437, %r436, %r435, 28;
	shf.r.wrap.b32 	%r438, %r435, %r436, 28;
	mov.b64 	%rd798, {%r438, %r437};
	shf.l.wrap.b32 	%r439, %r435, %r436, 30;
	shf.l.wrap.b32 	%r440, %r436, %r435, 30;
	mov.b64 	%rd799, {%r440, %r439};
	xor.b64  	%rd800, %rd798, %rd799;
	shf.l.wrap.b32 	%r441, %r435, %r436, 25;
	shf.l.wrap.b32 	%r442, %r436, %r435, 25;
	mov.b64 	%rd801, {%r442, %r441};
	xor.b64  	%rd802, %rd800, %rd801;
	and.b64  	%rd803, %rd773, %rd738;
	or.b64  	%rd804, %rd773, %rd738;
	and.b64  	%rd805, %rd804, %rd703;
	or.b64  	%rd806, %rd805, %rd803;
	add.s64 	%rd807, %rd806, %rd802;
	add.s64 	%rd808, %rd807, %rd796;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r443,%dummy}, %rd3227;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r444}, %rd3227;
	}
	shf.r.wrap.b32 	%r445, %r444, %r443, 19;
	shf.r.wrap.b32 	%r446, %r443, %r444, 19;
	mov.b64 	%rd809, {%r446, %r445};
	shf.l.wrap.b32 	%r447, %r443, %r444, 3;
	shf.l.wrap.b32 	%r448, %r444, %r443, 3;
	mov.b64 	%rd810, {%r448, %r447};
	xor.b64  	%rd811, %rd809, %rd810;
	shr.u64 	%rd812, %rd3227, 6;
	xor.b64  	%rd813, %rd811, %rd812;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r449,%dummy}, %rd3273;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r450}, %rd3273;
	}
	shf.r.wrap.b32 	%r451, %r450, %r449, 8;
	shf.r.wrap.b32 	%r452, %r449, %r450, 8;
	mov.b64 	%rd814, {%r452, %r451};
	shf.r.wrap.b32 	%r453, %r450, %r449, 1;
	shf.r.wrap.b32 	%r454, %r449, %r450, 1;
	mov.b64 	%rd815, {%r454, %r453};
	xor.b64  	%rd816, %rd815, %rd814;
	shr.u64 	%rd817, %rd3273, 7;
	xor.b64  	%rd818, %rd816, %rd817;
	add.s64 	%rd819, %rd813, %rd3272;
	add.s64 	%rd3223, %rd819, %rd818;
	add.s64 	%rd820, %rd3223, %rd692;
	xor.b64  	%rd821, %rd762, %rd727;
	and.b64  	%rd822, %rd797, %rd821;
	xor.b64  	%rd823, %rd822, %rd727;
	add.s64 	%rd824, %rd820, %rd823;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r455,%dummy}, %rd797;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r456}, %rd797;
	}
	shf.r.wrap.b32 	%r457, %r456, %r455, 14;
	shf.r.wrap.b32 	%r458, %r455, %r456, 14;
	mov.b64 	%rd825, {%r458, %r457};
	shf.r.wrap.b32 	%r459, %r456, %r455, 18;
	shf.r.wrap.b32 	%r460, %r455, %r456, 18;
	mov.b64 	%rd826, {%r460, %r459};
	xor.b64  	%rd827, %rd825, %rd826;
	shf.l.wrap.b32 	%r461, %r455, %r456, 23;
	shf.l.wrap.b32 	%r462, %r456, %r455, 23;
	mov.b64 	%rd828, {%r462, %r461};
	xor.b64  	%rd829, %rd827, %rd828;
	add.s64 	%rd830, %rd824, %rd829;
	add.s64 	%rd831, %rd830, 5365058923640841347;
	add.s64 	%rd832, %rd831, %rd703;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r463,%dummy}, %rd808;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r464}, %rd808;
	}
	shf.r.wrap.b32 	%r465, %r464, %r463, 28;
	shf.r.wrap.b32 	%r466, %r463, %r464, 28;
	mov.b64 	%rd833, {%r466, %r465};
	shf.l.wrap.b32 	%r467, %r463, %r464, 30;
	shf.l.wrap.b32 	%r468, %r464, %r463, 30;
	mov.b64 	%rd834, {%r468, %r467};
	xor.b64  	%rd835, %rd833, %rd834;
	shf.l.wrap.b32 	%r469, %r463, %r464, 25;
	shf.l.wrap.b32 	%r470, %r464, %r463, 25;
	mov.b64 	%rd836, {%r470, %r469};
	xor.b64  	%rd837, %rd835, %rd836;
	and.b64  	%rd838, %rd808, %rd773;
	or.b64  	%rd839, %rd808, %rd773;
	and.b64  	%rd840, %rd839, %rd738;
	or.b64  	%rd841, %rd840, %rd838;
	add.s64 	%rd842, %rd841, %rd837;
	add.s64 	%rd843, %rd842, %rd831;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r471,%dummy}, %rd3225;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r472}, %rd3225;
	}
	shf.r.wrap.b32 	%r473, %r472, %r471, 19;
	shf.r.wrap.b32 	%r474, %r471, %r472, 19;
	mov.b64 	%rd844, {%r474, %r473};
	shf.l.wrap.b32 	%r475, %r471, %r472, 3;
	shf.l.wrap.b32 	%r476, %r472, %r471, 3;
	mov.b64 	%rd845, {%r476, %r475};
	xor.b64  	%rd846, %rd844, %rd845;
	shr.u64 	%rd847, %rd3225, 6;
	xor.b64  	%rd848, %rd846, %rd847;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r477,%dummy}, %rd3274;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r478}, %rd3274;
	}
	shf.r.wrap.b32 	%r479, %r478, %r477, 8;
	shf.r.wrap.b32 	%r480, %r477, %r478, 8;
	mov.b64 	%rd849, {%r480, %r479};
	shf.r.wrap.b32 	%r481, %r478, %r477, 1;
	shf.r.wrap.b32 	%r482, %r477, %r478, 1;
	mov.b64 	%rd850, {%r482, %r481};
	xor.b64  	%rd851, %rd850, %rd849;
	shr.u64 	%rd852, %rd3274, 7;
	xor.b64  	%rd853, %rd851, %rd852;
	add.s64 	%rd854, %rd848, %rd3273;
	add.s64 	%rd855, %rd854, %rd853;
	add.s64 	%rd3221, %rd855, 1536;
	add.s64 	%rd856, %rd3221, %rd727;
	xor.b64  	%rd857, %rd797, %rd762;
	and.b64  	%rd858, %rd832, %rd857;
	xor.b64  	%rd859, %rd858, %rd762;
	add.s64 	%rd860, %rd856, %rd859;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r483,%dummy}, %rd832;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r484}, %rd832;
	}
	shf.r.wrap.b32 	%r485, %r484, %r483, 14;
	shf.r.wrap.b32 	%r486, %r483, %r484, 14;
	mov.b64 	%rd861, {%r486, %r485};
	shf.r.wrap.b32 	%r487, %r484, %r483, 18;
	shf.r.wrap.b32 	%r488, %r483, %r484, 18;
	mov.b64 	%rd862, {%r488, %r487};
	xor.b64  	%rd863, %rd861, %rd862;
	shf.l.wrap.b32 	%r489, %r483, %r484, 23;
	shf.l.wrap.b32 	%r490, %r484, %r483, 23;
	mov.b64 	%rd864, {%r490, %r489};
	xor.b64  	%rd865, %rd863, %rd864;
	add.s64 	%rd866, %rd860, %rd865;
	add.s64 	%rd867, %rd866, 6679025012923562964;
	add.s64 	%rd868, %rd867, %rd738;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r491,%dummy}, %rd843;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r492}, %rd843;
	}
	shf.r.wrap.b32 	%r493, %r492, %r491, 28;
	shf.r.wrap.b32 	%r494, %r491, %r492, 28;
	mov.b64 	%rd869, {%r494, %r493};
	shf.l.wrap.b32 	%r495, %r491, %r492, 30;
	shf.l.wrap.b32 	%r496, %r492, %r491, 30;
	mov.b64 	%rd870, {%r496, %r495};
	xor.b64  	%rd871, %rd869, %rd870;
	shf.l.wrap.b32 	%r497, %r491, %r492, 25;
	shf.l.wrap.b32 	%r498, %r492, %r491, 25;
	mov.b64 	%rd872, {%r498, %r497};
	xor.b64  	%rd873, %rd871, %rd872;
	and.b64  	%rd874, %rd843, %rd808;
	or.b64  	%rd875, %rd843, %rd808;
	and.b64  	%rd876, %rd875, %rd773;
	or.b64  	%rd877, %rd876, %rd874;
	add.s64 	%rd878, %rd877, %rd873;
	add.s64 	%rd879, %rd878, %rd867;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r499,%dummy}, %rd3223;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r500}, %rd3223;
	}
	shf.r.wrap.b32 	%r501, %r500, %r499, 19;
	shf.r.wrap.b32 	%r502, %r499, %r500, 19;
	mov.b64 	%rd880, {%r502, %r501};
	shf.l.wrap.b32 	%r503, %r499, %r500, 3;
	shf.l.wrap.b32 	%r504, %r500, %r499, 3;
	mov.b64 	%rd881, {%r504, %r503};
	xor.b64  	%rd882, %rd880, %rd881;
	shr.u64 	%rd883, %rd3223, 6;
	xor.b64  	%rd884, %rd882, %rd883;
	add.s64 	%rd885, %rd884, %rd3274;
	add.s64 	%rd886, %rd885, %rd3232;
	add.s64 	%rd3220, %rd886, %rd40;
	add.s64 	%rd887, %rd3220, %rd762;
	xor.b64  	%rd888, %rd832, %rd797;
	and.b64  	%rd889, %rd868, %rd888;
	xor.b64  	%rd890, %rd889, %rd797;
	add.s64 	%rd891, %rd887, %rd890;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r505,%dummy}, %rd868;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r506}, %rd868;
	}
	shf.r.wrap.b32 	%r507, %r506, %r505, 14;
	shf.r.wrap.b32 	%r508, %r505, %r506, 14;
	mov.b64 	%rd892, {%r508, %r507};
	shf.r.wrap.b32 	%r509, %r506, %r505, 18;
	shf.r.wrap.b32 	%r510, %r505, %r506, 18;
	mov.b64 	%rd893, {%r510, %r509};
	xor.b64  	%rd894, %rd892, %rd893;
	shf.l.wrap.b32 	%r511, %r505, %r506, 23;
	shf.l.wrap.b32 	%r512, %r506, %r505, 23;
	mov.b64 	%rd895, {%r512, %r511};
	xor.b64  	%rd896, %rd894, %rd895;
	add.s64 	%rd897, %rd891, %rd896;
	add.s64 	%rd898, %rd897, 8573033837759648693;
	add.s64 	%rd899, %rd898, %rd773;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r513,%dummy}, %rd879;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r514}, %rd879;
	}
	shf.r.wrap.b32 	%r515, %r514, %r513, 28;
	shf.r.wrap.b32 	%r516, %r513, %r514, 28;
	mov.b64 	%rd900, {%r516, %r515};
	shf.l.wrap.b32 	%r517, %r513, %r514, 30;
	shf.l.wrap.b32 	%r518, %r514, %r513, 30;
	mov.b64 	%rd901, {%r518, %r517};
	xor.b64  	%rd902, %rd900, %rd901;
	shf.l.wrap.b32 	%r519, %r513, %r514, 25;
	shf.l.wrap.b32 	%r520, %r514, %r513, 25;
	mov.b64 	%rd903, {%r520, %r519};
	xor.b64  	%rd904, %rd902, %rd903;
	and.b64  	%rd905, %rd879, %rd843;
	or.b64  	%rd906, %rd879, %rd843;
	and.b64  	%rd907, %rd906, %rd808;
	or.b64  	%rd908, %rd907, %rd905;
	add.s64 	%rd909, %rd908, %rd904;
	add.s64 	%rd910, %rd909, %rd898;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r521,%dummy}, %rd3221;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r522}, %rd3221;
	}
	shf.r.wrap.b32 	%r523, %r522, %r521, 19;
	shf.r.wrap.b32 	%r524, %r521, %r522, 19;
	mov.b64 	%rd911, {%r524, %r523};
	shf.l.wrap.b32 	%r525, %r521, %r522, 3;
	shf.l.wrap.b32 	%r526, %r522, %r521, 3;
	mov.b64 	%rd912, {%r526, %r525};
	xor.b64  	%rd913, %rd911, %rd912;
	shr.u64 	%rd914, %rd3221, 6;
	xor.b64  	%rd915, %rd913, %rd914;
	add.s64 	%rd916, %rd41, %rd3233;
	add.s64 	%rd3219, %rd916, %rd915;
	add.s64 	%rd917, %rd3219, %rd797;
	xor.b64  	%rd918, %rd868, %rd832;
	and.b64  	%rd919, %rd899, %rd918;
	xor.b64  	%rd920, %rd919, %rd832;
	add.s64 	%rd921, %rd917, %rd920;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r527,%dummy}, %rd899;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r528}, %rd899;
	}
	shf.r.wrap.b32 	%r529, %r528, %r527, 14;
	shf.r.wrap.b32 	%r530, %r527, %r528, 14;
	mov.b64 	%rd922, {%r530, %r529};
	shf.r.wrap.b32 	%r531, %r528, %r527, 18;
	shf.r.wrap.b32 	%r532, %r527, %r528, 18;
	mov.b64 	%rd923, {%r532, %r531};
	xor.b64  	%rd924, %rd922, %rd923;
	shf.l.wrap.b32 	%r533, %r527, %r528, 23;
	shf.l.wrap.b32 	%r534, %r528, %r527, 23;
	mov.b64 	%rd925, {%r534, %r533};
	xor.b64  	%rd926, %rd924, %rd925;
	add.s64 	%rd927, %rd921, %rd926;
	add.s64 	%rd928, %rd927, -7476448914759557205;
	add.s64 	%rd929, %rd928, %rd808;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r535,%dummy}, %rd910;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r536}, %rd910;
	}
	shf.r.wrap.b32 	%r537, %r536, %r535, 28;
	shf.r.wrap.b32 	%r538, %r535, %r536, 28;
	mov.b64 	%rd930, {%r538, %r537};
	shf.l.wrap.b32 	%r539, %r535, %r536, 30;
	shf.l.wrap.b32 	%r540, %r536, %r535, 30;
	mov.b64 	%rd931, {%r540, %r539};
	xor.b64  	%rd932, %rd930, %rd931;
	shf.l.wrap.b32 	%r541, %r535, %r536, 25;
	shf.l.wrap.b32 	%r542, %r536, %r535, 25;
	mov.b64 	%rd933, {%r542, %r541};
	xor.b64  	%rd934, %rd932, %rd933;
	and.b64  	%rd935, %rd910, %rd879;
	or.b64  	%rd936, %rd910, %rd879;
	and.b64  	%rd937, %rd936, %rd843;
	or.b64  	%rd938, %rd937, %rd935;
	add.s64 	%rd939, %rd938, %rd934;
	add.s64 	%rd940, %rd939, %rd928;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r543,%dummy}, %rd3220;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r544}, %rd3220;
	}
	shf.r.wrap.b32 	%r545, %r544, %r543, 19;
	shf.r.wrap.b32 	%r546, %r543, %r544, 19;
	mov.b64 	%rd941, {%r546, %r545};
	shf.l.wrap.b32 	%r547, %r543, %r544, 3;
	shf.l.wrap.b32 	%r548, %r544, %r543, 3;
	mov.b64 	%rd942, {%r548, %r547};
	xor.b64  	%rd943, %rd941, %rd942;
	shr.u64 	%rd944, %rd3220, 6;
	xor.b64  	%rd945, %rd943, %rd944;
	add.s64 	%rd946, %rd3229, %rd36;
	add.s64 	%rd3231, %rd946, %rd945;
	add.s64 	%rd947, %rd3231, %rd832;
	xor.b64  	%rd948, %rd899, %rd868;
	and.b64  	%rd949, %rd929, %rd948;
	xor.b64  	%rd950, %rd949, %rd868;
	add.s64 	%rd951, %rd947, %rd950;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r549,%dummy}, %rd929;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r550}, %rd929;
	}
	shf.r.wrap.b32 	%r551, %r550, %r549, 14;
	shf.r.wrap.b32 	%r552, %r549, %r550, 14;
	mov.b64 	%rd952, {%r552, %r551};
	shf.r.wrap.b32 	%r553, %r550, %r549, 18;
	shf.r.wrap.b32 	%r554, %r549, %r550, 18;
	mov.b64 	%rd953, {%r554, %r553};
	xor.b64  	%rd954, %rd952, %rd953;
	shf.l.wrap.b32 	%r555, %r549, %r550, 23;
	shf.l.wrap.b32 	%r556, %r550, %r549, 23;
	mov.b64 	%rd955, {%r556, %r555};
	xor.b64  	%rd956, %rd954, %rd955;
	add.s64 	%rd957, %rd951, %rd956;
	add.s64 	%rd958, %rd957, -6327057829258317296;
	add.s64 	%rd959, %rd958, %rd843;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r557,%dummy}, %rd940;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r558}, %rd940;
	}
	shf.r.wrap.b32 	%r559, %r558, %r557, 28;
	shf.r.wrap.b32 	%r560, %r557, %r558, 28;
	mov.b64 	%rd960, {%r560, %r559};
	shf.l.wrap.b32 	%r561, %r557, %r558, 30;
	shf.l.wrap.b32 	%r562, %r558, %r557, 30;
	mov.b64 	%rd961, {%r562, %r561};
	xor.b64  	%rd962, %rd960, %rd961;
	shf.l.wrap.b32 	%r563, %r557, %r558, 25;
	shf.l.wrap.b32 	%r564, %r558, %r557, 25;
	mov.b64 	%rd963, {%r564, %r563};
	xor.b64  	%rd964, %rd962, %rd963;
	and.b64  	%rd965, %rd940, %rd910;
	or.b64  	%rd966, %rd940, %rd910;
	and.b64  	%rd967, %rd966, %rd879;
	or.b64  	%rd968, %rd967, %rd965;
	add.s64 	%rd969, %rd968, %rd964;
	add.s64 	%rd970, %rd969, %rd958;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r565,%dummy}, %rd3219;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r566}, %rd3219;
	}
	shf.r.wrap.b32 	%r567, %r566, %r565, 19;
	shf.r.wrap.b32 	%r568, %r565, %r566, 19;
	mov.b64 	%rd971, {%r568, %r567};
	shf.l.wrap.b32 	%r569, %r565, %r566, 3;
	shf.l.wrap.b32 	%r570, %r566, %r565, 3;
	mov.b64 	%rd972, {%r570, %r569};
	xor.b64  	%rd973, %rd971, %rd972;
	shr.u64 	%rd974, %rd3219, 6;
	xor.b64  	%rd975, %rd973, %rd974;
	add.s64 	%rd976, %rd3227, %rd36;
	add.s64 	%rd3228, %rd976, %rd975;
	add.s64 	%rd977, %rd3228, %rd868;
	xor.b64  	%rd978, %rd929, %rd899;
	and.b64  	%rd979, %rd959, %rd978;
	xor.b64  	%rd980, %rd979, %rd899;
	add.s64 	%rd981, %rd977, %rd980;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r571,%dummy}, %rd959;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r572}, %rd959;
	}
	shf.r.wrap.b32 	%r573, %r572, %r571, 14;
	shf.r.wrap.b32 	%r574, %r571, %r572, 14;
	mov.b64 	%rd982, {%r574, %r573};
	shf.r.wrap.b32 	%r575, %r572, %r571, 18;
	shf.r.wrap.b32 	%r576, %r571, %r572, 18;
	mov.b64 	%rd983, {%r576, %r575};
	xor.b64  	%rd984, %rd982, %rd983;
	shf.l.wrap.b32 	%r577, %r571, %r572, 23;
	shf.l.wrap.b32 	%r578, %r572, %r571, 23;
	mov.b64 	%rd985, {%r578, %r577};
	xor.b64  	%rd986, %rd984, %rd985;
	add.s64 	%rd987, %rd981, %rd986;
	add.s64 	%rd988, %rd987, -5763719355590565569;
	add.s64 	%rd989, %rd988, %rd879;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r579,%dummy}, %rd970;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r580}, %rd970;
	}
	shf.r.wrap.b32 	%r581, %r580, %r579, 28;
	shf.r.wrap.b32 	%r582, %r579, %r580, 28;
	mov.b64 	%rd990, {%r582, %r581};
	shf.l.wrap.b32 	%r583, %r579, %r580, 30;
	shf.l.wrap.b32 	%r584, %r580, %r579, 30;
	mov.b64 	%rd991, {%r584, %r583};
	xor.b64  	%rd992, %rd990, %rd991;
	shf.l.wrap.b32 	%r585, %r579, %r580, 25;
	shf.l.wrap.b32 	%r586, %r580, %r579, 25;
	mov.b64 	%rd993, {%r586, %r585};
	xor.b64  	%rd994, %rd992, %rd993;
	and.b64  	%rd995, %rd970, %rd940;
	or.b64  	%rd996, %rd970, %rd940;
	and.b64  	%rd997, %rd996, %rd910;
	or.b64  	%rd998, %rd997, %rd995;
	add.s64 	%rd999, %rd998, %rd994;
	add.s64 	%rd1000, %rd999, %rd988;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r587,%dummy}, %rd3231;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r588}, %rd3231;
	}
	shf.r.wrap.b32 	%r589, %r588, %r587, 19;
	shf.r.wrap.b32 	%r590, %r587, %r588, 19;
	mov.b64 	%rd1001, {%r590, %r589};
	shf.l.wrap.b32 	%r591, %r587, %r588, 3;
	shf.l.wrap.b32 	%r592, %r588, %r587, 3;
	mov.b64 	%rd1002, {%r592, %r591};
	xor.b64  	%rd1003, %rd1001, %rd1002;
	shr.u64 	%rd1004, %rd3231, 6;
	xor.b64  	%rd1005, %rd1003, %rd1004;
	add.s64 	%rd1006, %rd3225, %rd36;
	add.s64 	%rd3226, %rd1006, %rd1005;
	add.s64 	%rd1007, %rd3226, %rd899;
	xor.b64  	%rd1008, %rd959, %rd929;
	and.b64  	%rd1009, %rd989, %rd1008;
	xor.b64  	%rd1010, %rd1009, %rd929;
	add.s64 	%rd1011, %rd1007, %rd1010;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r593,%dummy}, %rd989;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r594}, %rd989;
	}
	shf.r.wrap.b32 	%r595, %r594, %r593, 14;
	shf.r.wrap.b32 	%r596, %r593, %r594, 14;
	mov.b64 	%rd1012, {%r596, %r595};
	shf.r.wrap.b32 	%r597, %r594, %r593, 18;
	shf.r.wrap.b32 	%r598, %r593, %r594, 18;
	mov.b64 	%rd1013, {%r598, %r597};
	xor.b64  	%rd1014, %rd1012, %rd1013;
	shf.l.wrap.b32 	%r599, %r593, %r594, 23;
	shf.l.wrap.b32 	%r600, %r594, %r593, 23;
	mov.b64 	%rd1015, {%r600, %r599};
	xor.b64  	%rd1016, %rd1014, %rd1015;
	add.s64 	%rd1017, %rd1011, %rd1016;
	add.s64 	%rd1018, %rd1017, -4658551843659510044;
	add.s64 	%rd1019, %rd1018, %rd910;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r601,%dummy}, %rd1000;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r602}, %rd1000;
	}
	shf.r.wrap.b32 	%r603, %r602, %r601, 28;
	shf.r.wrap.b32 	%r604, %r601, %r602, 28;
	mov.b64 	%rd1020, {%r604, %r603};
	shf.l.wrap.b32 	%r605, %r601, %r602, 30;
	shf.l.wrap.b32 	%r606, %r602, %r601, 30;
	mov.b64 	%rd1021, {%r606, %r605};
	xor.b64  	%rd1022, %rd1020, %rd1021;
	shf.l.wrap.b32 	%r607, %r601, %r602, 25;
	shf.l.wrap.b32 	%r608, %r602, %r601, 25;
	mov.b64 	%rd1023, {%r608, %r607};
	xor.b64  	%rd1024, %rd1022, %rd1023;
	and.b64  	%rd1025, %rd1000, %rd970;
	or.b64  	%rd1026, %rd1000, %rd970;
	and.b64  	%rd1027, %rd1026, %rd940;
	or.b64  	%rd1028, %rd1027, %rd1025;
	add.s64 	%rd1029, %rd1028, %rd1024;
	add.s64 	%rd1030, %rd1029, %rd1018;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r609,%dummy}, %rd3228;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r610}, %rd3228;
	}
	shf.r.wrap.b32 	%r611, %r610, %r609, 19;
	shf.r.wrap.b32 	%r612, %r609, %r610, 19;
	mov.b64 	%rd1031, {%r612, %r611};
	shf.l.wrap.b32 	%r613, %r609, %r610, 3;
	shf.l.wrap.b32 	%r614, %r610, %r609, 3;
	mov.b64 	%rd1032, {%r614, %r613};
	xor.b64  	%rd1033, %rd1031, %rd1032;
	shr.u64 	%rd1034, %rd3228, 6;
	xor.b64  	%rd1035, %rd1033, %rd1034;
	add.s64 	%rd1036, %rd3223, %rd36;
	add.s64 	%rd3224, %rd1036, %rd1035;
	add.s64 	%rd1037, %rd3224, %rd929;
	xor.b64  	%rd1038, %rd989, %rd959;
	and.b64  	%rd1039, %rd1019, %rd1038;
	xor.b64  	%rd1040, %rd1039, %rd959;
	add.s64 	%rd1041, %rd1037, %rd1040;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r615,%dummy}, %rd1019;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r616}, %rd1019;
	}
	shf.r.wrap.b32 	%r617, %r616, %r615, 14;
	shf.r.wrap.b32 	%r618, %r615, %r616, 14;
	mov.b64 	%rd1042, {%r618, %r617};
	shf.r.wrap.b32 	%r619, %r616, %r615, 18;
	shf.r.wrap.b32 	%r620, %r615, %r616, 18;
	mov.b64 	%rd1043, {%r620, %r619};
	xor.b64  	%rd1044, %rd1042, %rd1043;
	shf.l.wrap.b32 	%r621, %r615, %r616, 23;
	shf.l.wrap.b32 	%r622, %r616, %r615, 23;
	mov.b64 	%rd1045, {%r622, %r621};
	xor.b64  	%rd1046, %rd1044, %rd1045;
	add.s64 	%rd1047, %rd1041, %rd1046;
	add.s64 	%rd1048, %rd1047, -4116276920077217854;
	add.s64 	%rd3235, %rd1048, %rd940;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r623,%dummy}, %rd1030;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r624}, %rd1030;
	}
	shf.r.wrap.b32 	%r625, %r624, %r623, 28;
	shf.r.wrap.b32 	%r626, %r623, %r624, 28;
	mov.b64 	%rd1049, {%r626, %r625};
	shf.l.wrap.b32 	%r627, %r623, %r624, 30;
	shf.l.wrap.b32 	%r628, %r624, %r623, 30;
	mov.b64 	%rd1050, {%r628, %r627};
	xor.b64  	%rd1051, %rd1049, %rd1050;
	shf.l.wrap.b32 	%r629, %r623, %r624, 25;
	shf.l.wrap.b32 	%r630, %r624, %r623, 25;
	mov.b64 	%rd1052, {%r630, %r629};
	xor.b64  	%rd1053, %rd1051, %rd1052;
	and.b64  	%rd1054, %rd1030, %rd1000;
	or.b64  	%rd1055, %rd1030, %rd1000;
	and.b64  	%rd1056, %rd1055, %rd970;
	or.b64  	%rd1057, %rd1056, %rd1054;
	add.s64 	%rd1058, %rd1057, %rd1053;
	add.s64 	%rd3239, %rd1058, %rd1048;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r631,%dummy}, %rd3226;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r632}, %rd3226;
	}
	shf.r.wrap.b32 	%r633, %r632, %r631, 19;
	shf.r.wrap.b32 	%r634, %r631, %r632, 19;
	mov.b64 	%rd1059, {%r634, %r633};
	shf.l.wrap.b32 	%r635, %r631, %r632, 3;
	shf.l.wrap.b32 	%r636, %r632, %r631, 3;
	mov.b64 	%rd1060, {%r636, %r635};
	xor.b64  	%rd1061, %rd1059, %rd1060;
	shr.u64 	%rd1062, %rd3226, 6;
	xor.b64  	%rd1063, %rd1061, %rd1062;
	add.s64 	%rd1064, %rd3221, %rd36;
	add.s64 	%rd3222, %rd1064, %rd1063;
	add.s64 	%rd1065, %rd3222, %rd959;
	xor.b64  	%rd1066, %rd1019, %rd989;
	and.b64  	%rd1067, %rd3235, %rd1066;
	xor.b64  	%rd1068, %rd1067, %rd989;
	add.s64 	%rd1069, %rd1065, %rd1068;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r637,%dummy}, %rd3235;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r638}, %rd3235;
	}
	shf.r.wrap.b32 	%r639, %r638, %r637, 14;
	shf.r.wrap.b32 	%r640, %r637, %r638, 14;
	mov.b64 	%rd1070, {%r640, %r639};
	shf.r.wrap.b32 	%r641, %r638, %r637, 18;
	shf.r.wrap.b32 	%r642, %r637, %r638, 18;
	mov.b64 	%rd1071, {%r642, %r641};
	xor.b64  	%rd1072, %rd1070, %rd1071;
	shf.l.wrap.b32 	%r643, %r637, %r638, 23;
	shf.l.wrap.b32 	%r644, %r638, %r637, 23;
	mov.b64 	%rd1073, {%r644, %r643};
	xor.b64  	%rd1074, %rd1072, %rd1073;
	add.s64 	%rd1075, %rd1069, %rd1074;
	add.s64 	%rd1076, %rd1075, -3051310485924567259;
	add.s64 	%rd3242, %rd1076, %rd970;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r645,%dummy}, %rd3239;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r646}, %rd3239;
	}
	shf.r.wrap.b32 	%r647, %r646, %r645, 28;
	shf.r.wrap.b32 	%r648, %r645, %r646, 28;
	mov.b64 	%rd1077, {%r648, %r647};
	shf.l.wrap.b32 	%r649, %r645, %r646, 30;
	shf.l.wrap.b32 	%r650, %r646, %r645, 30;
	mov.b64 	%rd1078, {%r650, %r649};
	xor.b64  	%rd1079, %rd1077, %rd1078;
	shf.l.wrap.b32 	%r651, %r645, %r646, 25;
	shf.l.wrap.b32 	%r652, %r646, %r645, 25;
	mov.b64 	%rd1080, {%r652, %r651};
	xor.b64  	%rd1081, %rd1079, %rd1080;
	and.b64  	%rd1082, %rd3239, %rd1030;
	or.b64  	%rd1083, %rd3239, %rd1030;
	and.b64  	%rd1084, %rd1083, %rd1000;
	or.b64  	%rd1085, %rd1084, %rd1082;
	add.s64 	%rd1086, %rd1085, %rd1081;
	add.s64 	%rd3238, %rd1086, %rd1076;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r653,%dummy}, %rd3224;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r654}, %rd3224;
	}
	shf.r.wrap.b32 	%r655, %r654, %r653, 19;
	shf.r.wrap.b32 	%r656, %r653, %r654, 19;
	mov.b64 	%rd1087, {%r656, %r655};
	shf.l.wrap.b32 	%r657, %r653, %r654, 3;
	shf.l.wrap.b32 	%r658, %r654, %r653, 3;
	mov.b64 	%rd1088, {%r658, %r657};
	xor.b64  	%rd1089, %rd1087, %rd1088;
	shr.u64 	%rd1090, %rd3224, 6;
	xor.b64  	%rd1091, %rd1089, %rd1090;
	add.s64 	%rd1092, %rd1091, %rd3220;
	add.s64 	%rd3234, %rd1092, %rd42;
	add.s64 	%rd1093, %rd3234, %rd989;
	xor.b64  	%rd1094, %rd3235, %rd1019;
	and.b64  	%rd1095, %rd3242, %rd1094;
	xor.b64  	%rd1096, %rd1095, %rd1019;
	add.s64 	%rd1097, %rd1093, %rd1096;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r659,%dummy}, %rd3242;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r660}, %rd3242;
	}
	shf.r.wrap.b32 	%r661, %r660, %r659, 14;
	shf.r.wrap.b32 	%r662, %r659, %r660, 14;
	mov.b64 	%rd1098, {%r662, %r661};
	shf.r.wrap.b32 	%r663, %r660, %r659, 18;
	shf.r.wrap.b32 	%r664, %r659, %r660, 18;
	mov.b64 	%rd1099, {%r664, %r663};
	xor.b64  	%rd1100, %rd1098, %rd1099;
	shf.l.wrap.b32 	%r665, %r659, %r660, 23;
	shf.l.wrap.b32 	%r666, %r660, %r659, 23;
	mov.b64 	%rd1101, {%r666, %r665};
	xor.b64  	%rd1102, %rd1100, %rd1101;
	add.s64 	%rd1103, %rd1097, %rd1102;
	add.s64 	%rd1104, %rd1103, 489312712824947311;
	add.s64 	%rd3241, %rd1104, %rd1000;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r667,%dummy}, %rd3238;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r668}, %rd3238;
	}
	shf.r.wrap.b32 	%r669, %r668, %r667, 28;
	shf.r.wrap.b32 	%r670, %r667, %r668, 28;
	mov.b64 	%rd1105, {%r670, %r669};
	shf.l.wrap.b32 	%r671, %r667, %r668, 30;
	shf.l.wrap.b32 	%r672, %r668, %r667, 30;
	mov.b64 	%rd1106, {%r672, %r671};
	xor.b64  	%rd1107, %rd1105, %rd1106;
	shf.l.wrap.b32 	%r673, %r667, %r668, 25;
	shf.l.wrap.b32 	%r674, %r668, %r667, 25;
	mov.b64 	%rd1108, {%r674, %r673};
	xor.b64  	%rd1109, %rd1107, %rd1108;
	and.b64  	%rd1110, %rd3238, %rd3239;
	or.b64  	%rd1111, %rd3238, %rd3239;
	and.b64  	%rd1112, %rd1111, %rd1030;
	or.b64  	%rd1113, %rd1112, %rd1110;
	add.s64 	%rd1114, %rd1113, %rd1109;
	add.s64 	%rd3237, %rd1114, %rd1104;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r675,%dummy}, %rd3222;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r676}, %rd3222;
	}
	shf.r.wrap.b32 	%r677, %r676, %r675, 19;
	shf.r.wrap.b32 	%r678, %r675, %r676, 19;
	mov.b64 	%rd1115, {%r678, %r677};
	shf.l.wrap.b32 	%r679, %r675, %r676, 3;
	shf.l.wrap.b32 	%r680, %r676, %r675, 3;
	mov.b64 	%rd1116, {%r680, %r679};
	xor.b64  	%rd1117, %rd1115, %rd1116;
	shr.u64 	%rd1118, %rd3222, 6;
	xor.b64  	%rd1119, %rd1117, %rd1118;
	shf.r.wrap.b32 	%r681, %r360, %r359, 1;
	shf.r.wrap.b32 	%r682, %r359, %r360, 1;
	mov.b64 	%rd1120, {%r682, %r681};
	shf.r.wrap.b32 	%r683, %r360, %r359, 8;
	shf.r.wrap.b32 	%r684, %r359, %r360, 8;
	mov.b64 	%rd1121, {%r684, %r683};
	xor.b64  	%rd1122, %rd1120, %rd1121;
	shr.u64 	%rd1123, %rd3232, 7;
	xor.b64  	%rd1124, %rd1122, %rd1123;
	add.s64 	%rd1125, %rd1119, %rd3219;
	add.s64 	%rd1126, %rd1125, %rd1124;
	add.s64 	%rd3230, %rd1126, 1536;
	add.s64 	%rd1127, %rd3230, %rd1019;
	xor.b64  	%rd1128, %rd3242, %rd3235;
	and.b64  	%rd1129, %rd3241, %rd1128;
	xor.b64  	%rd1130, %rd1129, %rd3235;
	add.s64 	%rd1131, %rd1127, %rd1130;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r685,%dummy}, %rd3241;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r686}, %rd3241;
	}
	shf.r.wrap.b32 	%r687, %r686, %r685, 14;
	shf.r.wrap.b32 	%r688, %r685, %r686, 14;
	mov.b64 	%rd1132, {%r688, %r687};
	shf.r.wrap.b32 	%r689, %r686, %r685, 18;
	shf.r.wrap.b32 	%r690, %r685, %r686, 18;
	mov.b64 	%rd1133, {%r690, %r689};
	xor.b64  	%rd1134, %rd1132, %rd1133;
	shf.l.wrap.b32 	%r691, %r685, %r686, 23;
	shf.l.wrap.b32 	%r692, %r686, %r685, 23;
	mov.b64 	%rd1135, {%r692, %r691};
	xor.b64  	%rd1136, %rd1134, %rd1135;
	add.s64 	%rd1137, %rd1131, %rd1136;
	add.s64 	%rd1138, %rd1137, 1452737877330783856;
	add.s64 	%rd3240, %rd1138, %rd1030;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r693,%dummy}, %rd3237;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r694}, %rd3237;
	}
	shf.r.wrap.b32 	%r695, %r694, %r693, 28;
	shf.r.wrap.b32 	%r696, %r693, %r694, 28;
	mov.b64 	%rd1139, {%r696, %r695};
	shf.l.wrap.b32 	%r697, %r693, %r694, 30;
	shf.l.wrap.b32 	%r698, %r694, %r693, 30;
	mov.b64 	%rd1140, {%r698, %r697};
	xor.b64  	%rd1141, %rd1139, %rd1140;
	shf.l.wrap.b32 	%r699, %r693, %r694, 25;
	shf.l.wrap.b32 	%r700, %r694, %r693, 25;
	mov.b64 	%rd1142, {%r700, %r699};
	xor.b64  	%rd1143, %rd1141, %rd1142;
	and.b64  	%rd1144, %rd3237, %rd3238;
	or.b64  	%rd1145, %rd3237, %rd3238;
	and.b64  	%rd1146, %rd1145, %rd3239;
	or.b64  	%rd1147, %rd1146, %rd1144;
	add.s64 	%rd1148, %rd1147, %rd1143;
	add.s64 	%rd3236, %rd1148, %rd1138;
	mov.u32 	%r2222, 32;

$L__BB0_3:
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r701}, %rd3234;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r702,%dummy}, %rd3234;
	}
	shf.l.wrap.b32 	%r703, %r702, %r701, 3;
	shf.l.wrap.b32 	%r704, %r701, %r702, 3;
	mov.b64 	%rd1149, {%r704, %r703};
	shf.r.wrap.b32 	%r705, %r701, %r702, 19;
	shf.r.wrap.b32 	%r706, %r702, %r701, 19;
	mov.b64 	%rd1150, {%r706, %r705};
	xor.b64  	%rd1151, %rd1150, %rd1149;
	shr.u64 	%rd1152, %rd3234, 6;
	xor.b64  	%rd1153, %rd1151, %rd1152;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r707,%dummy}, %rd3233;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r708}, %rd3233;
	}
	shf.r.wrap.b32 	%r709, %r708, %r707, 8;
	shf.r.wrap.b32 	%r710, %r707, %r708, 8;
	mov.b64 	%rd1154, {%r710, %r709};
	shf.r.wrap.b32 	%r711, %r708, %r707, 1;
	shf.r.wrap.b32 	%r712, %r707, %r708, 1;
	mov.b64 	%rd1155, {%r712, %r711};
	xor.b64  	%rd1156, %rd1155, %rd1154;
	shr.u64 	%rd1157, %rd3233, 7;
	xor.b64  	%rd1158, %rd1156, %rd1157;
	add.s64 	%rd1159, %rd1153, %rd3232;
	add.s64 	%rd1160, %rd1159, %rd3231;
	add.s64 	%rd3232, %rd1160, %rd1158;
	mul.wide.u32 	%rd1161, %r2222, 8;
	mov.u64 	%rd1162, K;
	add.s64 	%rd1163, %rd1162, %rd1161;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r713,%dummy}, %rd3240;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r714}, %rd3240;
	}
	shf.r.wrap.b32 	%r715, %r714, %r713, 18;
	shf.r.wrap.b32 	%r716, %r713, %r714, 18;
	mov.b64 	%rd1164, {%r716, %r715};
	shf.r.wrap.b32 	%r717, %r714, %r713, 14;
	shf.r.wrap.b32 	%r718, %r713, %r714, 14;
	mov.b64 	%rd1165, {%r718, %r717};
	xor.b64  	%rd1166, %rd1165, %rd1164;
	shf.l.wrap.b32 	%r719, %r713, %r714, 23;
	shf.l.wrap.b32 	%r720, %r714, %r713, 23;
	mov.b64 	%rd1167, {%r720, %r719};
	xor.b64  	%rd1168, %rd1166, %rd1167;
	xor.b64  	%rd1169, %rd3241, %rd3242;
	and.b64  	%rd1170, %rd3240, %rd1169;
	xor.b64  	%rd1171, %rd1170, %rd3242;
	add.s64 	%rd1172, %rd1168, %rd1171;
	add.s64 	%rd1173, %rd1172, %rd3235;
	ld.const.u64 	%rd1174, [%rd1163];
	add.s64 	%rd1175, %rd1173, %rd1174;
	add.s64 	%rd1176, %rd1175, %rd3232;
	add.s64 	%rd1177, %rd1176, %rd3239;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r721}, %rd3236;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r722,%dummy}, %rd3236;
	}
	shf.l.wrap.b32 	%r723, %r722, %r721, 30;
	shf.l.wrap.b32 	%r724, %r721, %r722, 30;
	mov.b64 	%rd1178, {%r724, %r723};
	shf.r.wrap.b32 	%r725, %r721, %r722, 28;
	shf.r.wrap.b32 	%r726, %r722, %r721, 28;
	mov.b64 	%rd1179, {%r726, %r725};
	xor.b64  	%rd1180, %rd1179, %rd1178;
	shf.l.wrap.b32 	%r727, %r722, %r721, 25;
	shf.l.wrap.b32 	%r728, %r721, %r722, 25;
	mov.b64 	%rd1181, {%r728, %r727};
	xor.b64  	%rd1182, %rd1180, %rd1181;
	or.b64  	%rd1183, %rd3236, %rd3237;
	and.b64  	%rd1184, %rd1183, %rd3238;
	and.b64  	%rd1185, %rd3236, %rd3237;
	or.b64  	%rd1186, %rd1184, %rd1185;
	add.s64 	%rd1187, %rd1186, %rd1182;
	add.s64 	%rd1188, %rd1187, %rd1176;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r729}, %rd3230;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r730,%dummy}, %rd3230;
	}
	shf.l.wrap.b32 	%r731, %r730, %r729, 3;
	shf.l.wrap.b32 	%r732, %r729, %r730, 3;
	mov.b64 	%rd1189, {%r732, %r731};
	shf.r.wrap.b32 	%r733, %r729, %r730, 19;
	shf.r.wrap.b32 	%r734, %r730, %r729, 19;
	mov.b64 	%rd1190, {%r734, %r733};
	xor.b64  	%rd1191, %rd1190, %rd1189;
	shr.u64 	%rd1192, %rd3230, 6;
	xor.b64  	%rd1193, %rd1191, %rd1192;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r735,%dummy}, %rd3229;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r736}, %rd3229;
	}
	shf.r.wrap.b32 	%r737, %r736, %r735, 8;
	shf.r.wrap.b32 	%r738, %r735, %r736, 8;
	mov.b64 	%rd1194, {%r738, %r737};
	shf.r.wrap.b32 	%r739, %r736, %r735, 1;
	shf.r.wrap.b32 	%r740, %r735, %r736, 1;
	mov.b64 	%rd1195, {%r740, %r739};
	xor.b64  	%rd1196, %rd1195, %rd1194;
	shr.u64 	%rd1197, %rd3229, 7;
	xor.b64  	%rd1198, %rd1196, %rd1197;
	add.s64 	%rd1199, %rd1193, %rd3233;
	add.s64 	%rd1200, %rd1199, %rd3228;
	add.s64 	%rd3233, %rd1200, %rd1198;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r741,%dummy}, %rd1177;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r742}, %rd1177;
	}
	shf.r.wrap.b32 	%r743, %r742, %r741, 14;
	shf.r.wrap.b32 	%r744, %r741, %r742, 14;
	mov.b64 	%rd1201, {%r744, %r743};
	shf.r.wrap.b32 	%r745, %r742, %r741, 18;
	shf.r.wrap.b32 	%r746, %r741, %r742, 18;
	mov.b64 	%rd1202, {%r746, %r745};
	xor.b64  	%rd1203, %rd1201, %rd1202;
	shf.l.wrap.b32 	%r747, %r741, %r742, 23;
	shf.l.wrap.b32 	%r748, %r742, %r741, 23;
	mov.b64 	%rd1204, {%r748, %r747};
	xor.b64  	%rd1205, %rd1203, %rd1204;
	xor.b64  	%rd1206, %rd3240, %rd3241;
	and.b64  	%rd1207, %rd1177, %rd1206;
	xor.b64  	%rd1208, %rd1207, %rd3241;
	ld.const.u64 	%rd1209, [%rd1163+8];
	add.s64 	%rd1210, %rd1209, %rd3242;
	add.s64 	%rd1211, %rd1210, %rd3233;
	add.s64 	%rd1212, %rd1211, %rd1208;
	add.s64 	%rd1213, %rd1212, %rd1205;
	add.s64 	%rd1214, %rd1213, %rd3238;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r749,%dummy}, %rd1188;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r750}, %rd1188;
	}
	shf.r.wrap.b32 	%r751, %r750, %r749, 28;
	shf.r.wrap.b32 	%r752, %r749, %r750, 28;
	mov.b64 	%rd1215, {%r752, %r751};
	shf.l.wrap.b32 	%r753, %r749, %r750, 30;
	shf.l.wrap.b32 	%r754, %r750, %r749, 30;
	mov.b64 	%rd1216, {%r754, %r753};
	xor.b64  	%rd1217, %rd1215, %rd1216;
	shf.l.wrap.b32 	%r755, %r749, %r750, 25;
	shf.l.wrap.b32 	%r756, %r750, %r749, 25;
	mov.b64 	%rd1218, {%r756, %r755};
	xor.b64  	%rd1219, %rd1217, %rd1218;
	and.b64  	%rd1220, %rd1188, %rd3236;
	or.b64  	%rd1221, %rd1188, %rd3236;
	and.b64  	%rd1222, %rd1221, %rd3237;
	or.b64  	%rd1223, %rd1222, %rd1220;
	add.s64 	%rd1224, %rd1223, %rd1219;
	add.s64 	%rd1225, %rd1224, %rd1213;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r757,%dummy}, %rd3232;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r758}, %rd3232;
	}
	shf.r.wrap.b32 	%r759, %r758, %r757, 19;
	shf.r.wrap.b32 	%r760, %r757, %r758, 19;
	mov.b64 	%rd1226, {%r760, %r759};
	shf.l.wrap.b32 	%r761, %r757, %r758, 3;
	shf.l.wrap.b32 	%r762, %r758, %r757, 3;
	mov.b64 	%rd1227, {%r762, %r761};
	xor.b64  	%rd1228, %rd1226, %rd1227;
	shr.u64 	%rd1229, %rd3232, 6;
	xor.b64  	%rd1230, %rd1228, %rd1229;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r763,%dummy}, %rd3227;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r764}, %rd3227;
	}
	shf.r.wrap.b32 	%r765, %r764, %r763, 8;
	shf.r.wrap.b32 	%r766, %r763, %r764, 8;
	mov.b64 	%rd1231, {%r766, %r765};
	shf.r.wrap.b32 	%r767, %r764, %r763, 1;
	shf.r.wrap.b32 	%r768, %r763, %r764, 1;
	mov.b64 	%rd1232, {%r768, %r767};
	xor.b64  	%rd1233, %rd1232, %rd1231;
	shr.u64 	%rd1234, %rd3227, 7;
	xor.b64  	%rd1235, %rd1233, %rd1234;
	add.s64 	%rd1236, %rd1230, %rd3229;
	add.s64 	%rd1237, %rd1236, %rd3226;
	add.s64 	%rd3229, %rd1237, %rd1235;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r769,%dummy}, %rd1214;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r770}, %rd1214;
	}
	shf.r.wrap.b32 	%r771, %r770, %r769, 14;
	shf.r.wrap.b32 	%r772, %r769, %r770, 14;
	mov.b64 	%rd1238, {%r772, %r771};
	shf.r.wrap.b32 	%r773, %r770, %r769, 18;
	shf.r.wrap.b32 	%r774, %r769, %r770, 18;
	mov.b64 	%rd1239, {%r774, %r773};
	xor.b64  	%rd1240, %rd1238, %rd1239;
	shf.l.wrap.b32 	%r775, %r769, %r770, 23;
	shf.l.wrap.b32 	%r776, %r770, %r769, 23;
	mov.b64 	%rd1241, {%r776, %r775};
	xor.b64  	%rd1242, %rd1240, %rd1241;
	xor.b64  	%rd1243, %rd1177, %rd3240;
	and.b64  	%rd1244, %rd1214, %rd1243;
	xor.b64  	%rd1245, %rd1244, %rd3240;
	ld.const.u64 	%rd1246, [%rd1163+16];
	add.s64 	%rd1247, %rd1246, %rd3241;
	add.s64 	%rd1248, %rd1247, %rd3229;
	add.s64 	%rd1249, %rd1248, %rd1245;
	add.s64 	%rd1250, %rd1249, %rd1242;
	add.s64 	%rd1251, %rd1250, %rd3237;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r777,%dummy}, %rd1225;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r778}, %rd1225;
	}
	shf.r.wrap.b32 	%r779, %r778, %r777, 28;
	shf.r.wrap.b32 	%r780, %r777, %r778, 28;
	mov.b64 	%rd1252, {%r780, %r779};
	shf.l.wrap.b32 	%r781, %r777, %r778, 30;
	shf.l.wrap.b32 	%r782, %r778, %r777, 30;
	mov.b64 	%rd1253, {%r782, %r781};
	xor.b64  	%rd1254, %rd1252, %rd1253;
	shf.l.wrap.b32 	%r783, %r777, %r778, 25;
	shf.l.wrap.b32 	%r784, %r778, %r777, 25;
	mov.b64 	%rd1255, {%r784, %r783};
	xor.b64  	%rd1256, %rd1254, %rd1255;
	and.b64  	%rd1257, %rd1225, %rd1188;
	or.b64  	%rd1258, %rd1225, %rd1188;
	and.b64  	%rd1259, %rd1258, %rd3236;
	or.b64  	%rd1260, %rd1259, %rd1257;
	add.s64 	%rd1261, %rd1260, %rd1256;
	add.s64 	%rd1262, %rd1261, %rd1250;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r785,%dummy}, %rd3233;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r786}, %rd3233;
	}
	shf.r.wrap.b32 	%r787, %r786, %r785, 19;
	shf.r.wrap.b32 	%r788, %r785, %r786, 19;
	mov.b64 	%rd1263, {%r788, %r787};
	shf.l.wrap.b32 	%r789, %r785, %r786, 3;
	shf.l.wrap.b32 	%r790, %r786, %r785, 3;
	mov.b64 	%rd1264, {%r790, %r789};
	xor.b64  	%rd1265, %rd1263, %rd1264;
	shr.u64 	%rd1266, %rd3233, 6;
	xor.b64  	%rd1267, %rd1265, %rd1266;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r791,%dummy}, %rd3225;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r792}, %rd3225;
	}
	shf.r.wrap.b32 	%r793, %r792, %r791, 8;
	shf.r.wrap.b32 	%r794, %r791, %r792, 8;
	mov.b64 	%rd1268, {%r794, %r793};
	shf.r.wrap.b32 	%r795, %r792, %r791, 1;
	shf.r.wrap.b32 	%r796, %r791, %r792, 1;
	mov.b64 	%rd1269, {%r796, %r795};
	xor.b64  	%rd1270, %rd1269, %rd1268;
	shr.u64 	%rd1271, %rd3225, 7;
	xor.b64  	%rd1272, %rd1270, %rd1271;
	add.s64 	%rd1273, %rd1267, %rd3227;
	add.s64 	%rd1274, %rd1273, %rd3224;
	add.s64 	%rd3227, %rd1274, %rd1272;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r797,%dummy}, %rd1251;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r798}, %rd1251;
	}
	shf.r.wrap.b32 	%r799, %r798, %r797, 14;
	shf.r.wrap.b32 	%r800, %r797, %r798, 14;
	mov.b64 	%rd1275, {%r800, %r799};
	shf.r.wrap.b32 	%r801, %r798, %r797, 18;
	shf.r.wrap.b32 	%r802, %r797, %r798, 18;
	mov.b64 	%rd1276, {%r802, %r801};
	xor.b64  	%rd1277, %rd1275, %rd1276;
	shf.l.wrap.b32 	%r803, %r797, %r798, 23;
	shf.l.wrap.b32 	%r804, %r798, %r797, 23;
	mov.b64 	%rd1278, {%r804, %r803};
	xor.b64  	%rd1279, %rd1277, %rd1278;
	xor.b64  	%rd1280, %rd1214, %rd1177;
	and.b64  	%rd1281, %rd1251, %rd1280;
	xor.b64  	%rd1282, %rd1281, %rd1177;
	ld.const.u64 	%rd1283, [%rd1163+24];
	add.s64 	%rd1284, %rd1283, %rd3240;
	add.s64 	%rd1285, %rd1284, %rd3227;
	add.s64 	%rd1286, %rd1285, %rd1282;
	add.s64 	%rd1287, %rd1286, %rd1279;
	add.s64 	%rd1288, %rd1287, %rd3236;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r805,%dummy}, %rd1262;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r806}, %rd1262;
	}
	shf.r.wrap.b32 	%r807, %r806, %r805, 28;
	shf.r.wrap.b32 	%r808, %r805, %r806, 28;
	mov.b64 	%rd1289, {%r808, %r807};
	shf.l.wrap.b32 	%r809, %r805, %r806, 30;
	shf.l.wrap.b32 	%r810, %r806, %r805, 30;
	mov.b64 	%rd1290, {%r810, %r809};
	xor.b64  	%rd1291, %rd1289, %rd1290;
	shf.l.wrap.b32 	%r811, %r805, %r806, 25;
	shf.l.wrap.b32 	%r812, %r806, %r805, 25;
	mov.b64 	%rd1292, {%r812, %r811};
	xor.b64  	%rd1293, %rd1291, %rd1292;
	and.b64  	%rd1294, %rd1262, %rd1225;
	or.b64  	%rd1295, %rd1262, %rd1225;
	and.b64  	%rd1296, %rd1295, %rd1188;
	or.b64  	%rd1297, %rd1296, %rd1294;
	add.s64 	%rd1298, %rd1297, %rd1293;
	add.s64 	%rd1299, %rd1298, %rd1287;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r813,%dummy}, %rd3229;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r814}, %rd3229;
	}
	shf.r.wrap.b32 	%r815, %r814, %r813, 19;
	shf.r.wrap.b32 	%r816, %r813, %r814, 19;
	mov.b64 	%rd1300, {%r816, %r815};
	shf.l.wrap.b32 	%r817, %r813, %r814, 3;
	shf.l.wrap.b32 	%r818, %r814, %r813, 3;
	mov.b64 	%rd1301, {%r818, %r817};
	xor.b64  	%rd1302, %rd1300, %rd1301;
	shr.u64 	%rd1303, %rd3229, 6;
	xor.b64  	%rd1304, %rd1302, %rd1303;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r819,%dummy}, %rd3223;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r820}, %rd3223;
	}
	shf.r.wrap.b32 	%r821, %r820, %r819, 8;
	shf.r.wrap.b32 	%r822, %r819, %r820, 8;
	mov.b64 	%rd1305, {%r822, %r821};
	shf.r.wrap.b32 	%r823, %r820, %r819, 1;
	shf.r.wrap.b32 	%r824, %r819, %r820, 1;
	mov.b64 	%rd1306, {%r824, %r823};
	xor.b64  	%rd1307, %rd1306, %rd1305;
	shr.u64 	%rd1308, %rd3223, 7;
	xor.b64  	%rd1309, %rd1307, %rd1308;
	add.s64 	%rd1310, %rd1304, %rd3225;
	add.s64 	%rd1311, %rd1310, %rd3222;
	add.s64 	%rd3225, %rd1311, %rd1309;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r825,%dummy}, %rd1288;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r826}, %rd1288;
	}
	shf.r.wrap.b32 	%r827, %r826, %r825, 14;
	shf.r.wrap.b32 	%r828, %r825, %r826, 14;
	mov.b64 	%rd1312, {%r828, %r827};
	shf.r.wrap.b32 	%r829, %r826, %r825, 18;
	shf.r.wrap.b32 	%r830, %r825, %r826, 18;
	mov.b64 	%rd1313, {%r830, %r829};
	xor.b64  	%rd1314, %rd1312, %rd1313;
	shf.l.wrap.b32 	%r831, %r825, %r826, 23;
	shf.l.wrap.b32 	%r832, %r826, %r825, 23;
	mov.b64 	%rd1315, {%r832, %r831};
	xor.b64  	%rd1316, %rd1314, %rd1315;
	xor.b64  	%rd1317, %rd1251, %rd1214;
	and.b64  	%rd1318, %rd1288, %rd1317;
	xor.b64  	%rd1319, %rd1318, %rd1214;
	ld.const.u64 	%rd1320, [%rd1163+32];
	add.s64 	%rd1321, %rd1320, %rd1177;
	add.s64 	%rd1322, %rd1321, %rd3225;
	add.s64 	%rd1323, %rd1322, %rd1319;
	add.s64 	%rd1324, %rd1323, %rd1316;
	add.s64 	%rd1325, %rd1324, %rd1188;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r833,%dummy}, %rd1299;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r834}, %rd1299;
	}
	shf.r.wrap.b32 	%r835, %r834, %r833, 28;
	shf.r.wrap.b32 	%r836, %r833, %r834, 28;
	mov.b64 	%rd1326, {%r836, %r835};
	shf.l.wrap.b32 	%r837, %r833, %r834, 30;
	shf.l.wrap.b32 	%r838, %r834, %r833, 30;
	mov.b64 	%rd1327, {%r838, %r837};
	xor.b64  	%rd1328, %rd1326, %rd1327;
	shf.l.wrap.b32 	%r839, %r833, %r834, 25;
	shf.l.wrap.b32 	%r840, %r834, %r833, 25;
	mov.b64 	%rd1329, {%r840, %r839};
	xor.b64  	%rd1330, %rd1328, %rd1329;
	and.b64  	%rd1331, %rd1299, %rd1262;
	or.b64  	%rd1332, %rd1299, %rd1262;
	and.b64  	%rd1333, %rd1332, %rd1225;
	or.b64  	%rd1334, %rd1333, %rd1331;
	add.s64 	%rd1335, %rd1334, %rd1330;
	add.s64 	%rd1336, %rd1335, %rd1324;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r841,%dummy}, %rd3227;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r842}, %rd3227;
	}
	shf.r.wrap.b32 	%r843, %r842, %r841, 19;
	shf.r.wrap.b32 	%r844, %r841, %r842, 19;
	mov.b64 	%rd1337, {%r844, %r843};
	shf.l.wrap.b32 	%r845, %r841, %r842, 3;
	shf.l.wrap.b32 	%r846, %r842, %r841, 3;
	mov.b64 	%rd1338, {%r846, %r845};
	xor.b64  	%rd1339, %rd1337, %rd1338;
	shr.u64 	%rd1340, %rd3227, 6;
	xor.b64  	%rd1341, %rd1339, %rd1340;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r847,%dummy}, %rd3221;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r848}, %rd3221;
	}
	shf.r.wrap.b32 	%r849, %r848, %r847, 8;
	shf.r.wrap.b32 	%r850, %r847, %r848, 8;
	mov.b64 	%rd1342, {%r850, %r849};
	shf.r.wrap.b32 	%r851, %r848, %r847, 1;
	shf.r.wrap.b32 	%r852, %r847, %r848, 1;
	mov.b64 	%rd1343, {%r852, %r851};
	xor.b64  	%rd1344, %rd1343, %rd1342;
	shr.u64 	%rd1345, %rd3221, 7;
	xor.b64  	%rd1346, %rd1344, %rd1345;
	add.s64 	%rd1347, %rd1341, %rd3223;
	add.s64 	%rd1348, %rd1347, %rd3234;
	add.s64 	%rd3223, %rd1348, %rd1346;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r853,%dummy}, %rd1325;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r854}, %rd1325;
	}
	shf.r.wrap.b32 	%r855, %r854, %r853, 14;
	shf.r.wrap.b32 	%r856, %r853, %r854, 14;
	mov.b64 	%rd1349, {%r856, %r855};
	shf.r.wrap.b32 	%r857, %r854, %r853, 18;
	shf.r.wrap.b32 	%r858, %r853, %r854, 18;
	mov.b64 	%rd1350, {%r858, %r857};
	xor.b64  	%rd1351, %rd1349, %rd1350;
	shf.l.wrap.b32 	%r859, %r853, %r854, 23;
	shf.l.wrap.b32 	%r860, %r854, %r853, 23;
	mov.b64 	%rd1352, {%r860, %r859};
	xor.b64  	%rd1353, %rd1351, %rd1352;
	xor.b64  	%rd1354, %rd1288, %rd1251;
	and.b64  	%rd1355, %rd1325, %rd1354;
	xor.b64  	%rd1356, %rd1355, %rd1251;
	ld.const.u64 	%rd1357, [%rd1163+40];
	add.s64 	%rd1358, %rd1357, %rd1214;
	add.s64 	%rd1359, %rd1358, %rd3223;
	add.s64 	%rd1360, %rd1359, %rd1356;
	add.s64 	%rd1361, %rd1360, %rd1353;
	add.s64 	%rd1362, %rd1361, %rd1225;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r861,%dummy}, %rd1336;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r862}, %rd1336;
	}
	shf.r.wrap.b32 	%r863, %r862, %r861, 28;
	shf.r.wrap.b32 	%r864, %r861, %r862, 28;
	mov.b64 	%rd1363, {%r864, %r863};
	shf.l.wrap.b32 	%r865, %r861, %r862, 30;
	shf.l.wrap.b32 	%r866, %r862, %r861, 30;
	mov.b64 	%rd1364, {%r866, %r865};
	xor.b64  	%rd1365, %rd1363, %rd1364;
	shf.l.wrap.b32 	%r867, %r861, %r862, 25;
	shf.l.wrap.b32 	%r868, %r862, %r861, 25;
	mov.b64 	%rd1366, {%r868, %r867};
	xor.b64  	%rd1367, %rd1365, %rd1366;
	and.b64  	%rd1368, %rd1336, %rd1299;
	or.b64  	%rd1369, %rd1336, %rd1299;
	and.b64  	%rd1370, %rd1369, %rd1262;
	or.b64  	%rd1371, %rd1370, %rd1368;
	add.s64 	%rd1372, %rd1371, %rd1367;
	add.s64 	%rd1373, %rd1372, %rd1361;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r869,%dummy}, %rd3225;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r870}, %rd3225;
	}
	shf.r.wrap.b32 	%r871, %r870, %r869, 19;
	shf.r.wrap.b32 	%r872, %r869, %r870, 19;
	mov.b64 	%rd1374, {%r872, %r871};
	shf.l.wrap.b32 	%r873, %r869, %r870, 3;
	shf.l.wrap.b32 	%r874, %r870, %r869, 3;
	mov.b64 	%rd1375, {%r874, %r873};
	xor.b64  	%rd1376, %rd1374, %rd1375;
	shr.u64 	%rd1377, %rd3225, 6;
	xor.b64  	%rd1378, %rd1376, %rd1377;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r875,%dummy}, %rd3220;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r876}, %rd3220;
	}
	shf.r.wrap.b32 	%r877, %r876, %r875, 8;
	shf.r.wrap.b32 	%r878, %r875, %r876, 8;
	mov.b64 	%rd1379, {%r878, %r877};
	shf.r.wrap.b32 	%r879, %r876, %r875, 1;
	shf.r.wrap.b32 	%r880, %r875, %r876, 1;
	mov.b64 	%rd1380, {%r880, %r879};
	xor.b64  	%rd1381, %rd1380, %rd1379;
	shr.u64 	%rd1382, %rd3220, 7;
	xor.b64  	%rd1383, %rd1381, %rd1382;
	add.s64 	%rd1384, %rd1378, %rd3221;
	add.s64 	%rd1385, %rd1384, %rd3230;
	add.s64 	%rd3221, %rd1385, %rd1383;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r881,%dummy}, %rd1362;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r882}, %rd1362;
	}
	shf.r.wrap.b32 	%r883, %r882, %r881, 14;
	shf.r.wrap.b32 	%r884, %r881, %r882, 14;
	mov.b64 	%rd1386, {%r884, %r883};
	shf.r.wrap.b32 	%r885, %r882, %r881, 18;
	shf.r.wrap.b32 	%r886, %r881, %r882, 18;
	mov.b64 	%rd1387, {%r886, %r885};
	xor.b64  	%rd1388, %rd1386, %rd1387;
	shf.l.wrap.b32 	%r887, %r881, %r882, 23;
	shf.l.wrap.b32 	%r888, %r882, %r881, 23;
	mov.b64 	%rd1389, {%r888, %r887};
	xor.b64  	%rd1390, %rd1388, %rd1389;
	xor.b64  	%rd1391, %rd1325, %rd1288;
	and.b64  	%rd1392, %rd1362, %rd1391;
	xor.b64  	%rd1393, %rd1392, %rd1288;
	ld.const.u64 	%rd1394, [%rd1163+48];
	add.s64 	%rd1395, %rd1394, %rd1251;
	add.s64 	%rd1396, %rd1395, %rd3221;
	add.s64 	%rd1397, %rd1396, %rd1393;
	add.s64 	%rd1398, %rd1397, %rd1390;
	add.s64 	%rd1399, %rd1398, %rd1262;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r889,%dummy}, %rd1373;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r890}, %rd1373;
	}
	shf.r.wrap.b32 	%r891, %r890, %r889, 28;
	shf.r.wrap.b32 	%r892, %r889, %r890, 28;
	mov.b64 	%rd1400, {%r892, %r891};
	shf.l.wrap.b32 	%r893, %r889, %r890, 30;
	shf.l.wrap.b32 	%r894, %r890, %r889, 30;
	mov.b64 	%rd1401, {%r894, %r893};
	xor.b64  	%rd1402, %rd1400, %rd1401;
	shf.l.wrap.b32 	%r895, %r889, %r890, 25;
	shf.l.wrap.b32 	%r896, %r890, %r889, 25;
	mov.b64 	%rd1403, {%r896, %r895};
	xor.b64  	%rd1404, %rd1402, %rd1403;
	and.b64  	%rd1405, %rd1373, %rd1336;
	or.b64  	%rd1406, %rd1373, %rd1336;
	and.b64  	%rd1407, %rd1406, %rd1299;
	or.b64  	%rd1408, %rd1407, %rd1405;
	add.s64 	%rd1409, %rd1408, %rd1404;
	add.s64 	%rd1410, %rd1409, %rd1398;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r897,%dummy}, %rd3223;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r898}, %rd3223;
	}
	shf.r.wrap.b32 	%r899, %r898, %r897, 19;
	shf.r.wrap.b32 	%r900, %r897, %r898, 19;
	mov.b64 	%rd1411, {%r900, %r899};
	shf.l.wrap.b32 	%r901, %r897, %r898, 3;
	shf.l.wrap.b32 	%r902, %r898, %r897, 3;
	mov.b64 	%rd1412, {%r902, %r901};
	xor.b64  	%rd1413, %rd1411, %rd1412;
	shr.u64 	%rd1414, %rd3223, 6;
	xor.b64  	%rd1415, %rd1413, %rd1414;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r903,%dummy}, %rd3219;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r904}, %rd3219;
	}
	shf.r.wrap.b32 	%r905, %r904, %r903, 8;
	shf.r.wrap.b32 	%r906, %r903, %r904, 8;
	mov.b64 	%rd1416, {%r906, %r905};
	shf.r.wrap.b32 	%r907, %r904, %r903, 1;
	shf.r.wrap.b32 	%r908, %r903, %r904, 1;
	mov.b64 	%rd1417, {%r908, %r907};
	xor.b64  	%rd1418, %rd1417, %rd1416;
	shr.u64 	%rd1419, %rd3219, 7;
	xor.b64  	%rd1420, %rd1418, %rd1419;
	add.s64 	%rd1421, %rd1415, %rd3220;
	add.s64 	%rd1422, %rd1421, %rd3232;
	add.s64 	%rd3220, %rd1422, %rd1420;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r909,%dummy}, %rd1399;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r910}, %rd1399;
	}
	shf.r.wrap.b32 	%r911, %r910, %r909, 14;
	shf.r.wrap.b32 	%r912, %r909, %r910, 14;
	mov.b64 	%rd1423, {%r912, %r911};
	shf.r.wrap.b32 	%r913, %r910, %r909, 18;
	shf.r.wrap.b32 	%r914, %r909, %r910, 18;
	mov.b64 	%rd1424, {%r914, %r913};
	xor.b64  	%rd1425, %rd1423, %rd1424;
	shf.l.wrap.b32 	%r915, %r909, %r910, 23;
	shf.l.wrap.b32 	%r916, %r910, %r909, 23;
	mov.b64 	%rd1426, {%r916, %r915};
	xor.b64  	%rd1427, %rd1425, %rd1426;
	xor.b64  	%rd1428, %rd1362, %rd1325;
	and.b64  	%rd1429, %rd1399, %rd1428;
	xor.b64  	%rd1430, %rd1429, %rd1325;
	ld.const.u64 	%rd1431, [%rd1163+56];
	add.s64 	%rd1432, %rd1431, %rd1288;
	add.s64 	%rd1433, %rd1432, %rd3220;
	add.s64 	%rd1434, %rd1433, %rd1430;
	add.s64 	%rd1435, %rd1434, %rd1427;
	add.s64 	%rd1436, %rd1435, %rd1299;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r917,%dummy}, %rd1410;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r918}, %rd1410;
	}
	shf.r.wrap.b32 	%r919, %r918, %r917, 28;
	shf.r.wrap.b32 	%r920, %r917, %r918, 28;
	mov.b64 	%rd1437, {%r920, %r919};
	shf.l.wrap.b32 	%r921, %r917, %r918, 30;
	shf.l.wrap.b32 	%r922, %r918, %r917, 30;
	mov.b64 	%rd1438, {%r922, %r921};
	xor.b64  	%rd1439, %rd1437, %rd1438;
	shf.l.wrap.b32 	%r923, %r917, %r918, 25;
	shf.l.wrap.b32 	%r924, %r918, %r917, 25;
	mov.b64 	%rd1440, {%r924, %r923};
	xor.b64  	%rd1441, %rd1439, %rd1440;
	and.b64  	%rd1442, %rd1410, %rd1373;
	or.b64  	%rd1443, %rd1410, %rd1373;
	and.b64  	%rd1444, %rd1443, %rd1336;
	or.b64  	%rd1445, %rd1444, %rd1442;
	add.s64 	%rd1446, %rd1445, %rd1441;
	add.s64 	%rd1447, %rd1446, %rd1435;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r925,%dummy}, %rd3221;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r926}, %rd3221;
	}
	shf.r.wrap.b32 	%r927, %r926, %r925, 19;
	shf.r.wrap.b32 	%r928, %r925, %r926, 19;
	mov.b64 	%rd1448, {%r928, %r927};
	shf.l.wrap.b32 	%r929, %r925, %r926, 3;
	shf.l.wrap.b32 	%r930, %r926, %r925, 3;
	mov.b64 	%rd1449, {%r930, %r929};
	xor.b64  	%rd1450, %rd1448, %rd1449;
	shr.u64 	%rd1451, %rd3221, 6;
	xor.b64  	%rd1452, %rd1450, %rd1451;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r931,%dummy}, %rd3231;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r932}, %rd3231;
	}
	shf.r.wrap.b32 	%r933, %r932, %r931, 8;
	shf.r.wrap.b32 	%r934, %r931, %r932, 8;
	mov.b64 	%rd1453, {%r934, %r933};
	shf.r.wrap.b32 	%r935, %r932, %r931, 1;
	shf.r.wrap.b32 	%r936, %r931, %r932, 1;
	mov.b64 	%rd1454, {%r936, %r935};
	xor.b64  	%rd1455, %rd1454, %rd1453;
	shr.u64 	%rd1456, %rd3231, 7;
	xor.b64  	%rd1457, %rd1455, %rd1456;
	add.s64 	%rd1458, %rd1452, %rd3219;
	add.s64 	%rd1459, %rd1458, %rd3233;
	add.s64 	%rd3219, %rd1459, %rd1457;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r937,%dummy}, %rd1436;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r938}, %rd1436;
	}
	shf.r.wrap.b32 	%r939, %r938, %r937, 14;
	shf.r.wrap.b32 	%r940, %r937, %r938, 14;
	mov.b64 	%rd1460, {%r940, %r939};
	shf.r.wrap.b32 	%r941, %r938, %r937, 18;
	shf.r.wrap.b32 	%r942, %r937, %r938, 18;
	mov.b64 	%rd1461, {%r942, %r941};
	xor.b64  	%rd1462, %rd1460, %rd1461;
	shf.l.wrap.b32 	%r943, %r937, %r938, 23;
	shf.l.wrap.b32 	%r944, %r938, %r937, 23;
	mov.b64 	%rd1463, {%r944, %r943};
	xor.b64  	%rd1464, %rd1462, %rd1463;
	xor.b64  	%rd1465, %rd1399, %rd1362;
	and.b64  	%rd1466, %rd1436, %rd1465;
	xor.b64  	%rd1467, %rd1466, %rd1362;
	ld.const.u64 	%rd1468, [%rd1163+64];
	add.s64 	%rd1469, %rd1468, %rd1325;
	add.s64 	%rd1470, %rd1469, %rd3219;
	add.s64 	%rd1471, %rd1470, %rd1467;
	add.s64 	%rd1472, %rd1471, %rd1464;
	add.s64 	%rd1473, %rd1472, %rd1336;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r945,%dummy}, %rd1447;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r946}, %rd1447;
	}
	shf.r.wrap.b32 	%r947, %r946, %r945, 28;
	shf.r.wrap.b32 	%r948, %r945, %r946, 28;
	mov.b64 	%rd1474, {%r948, %r947};
	shf.l.wrap.b32 	%r949, %r945, %r946, 30;
	shf.l.wrap.b32 	%r950, %r946, %r945, 30;
	mov.b64 	%rd1475, {%r950, %r949};
	xor.b64  	%rd1476, %rd1474, %rd1475;
	shf.l.wrap.b32 	%r951, %r945, %r946, 25;
	shf.l.wrap.b32 	%r952, %r946, %r945, 25;
	mov.b64 	%rd1477, {%r952, %r951};
	xor.b64  	%rd1478, %rd1476, %rd1477;
	and.b64  	%rd1479, %rd1447, %rd1410;
	or.b64  	%rd1480, %rd1447, %rd1410;
	and.b64  	%rd1481, %rd1480, %rd1373;
	or.b64  	%rd1482, %rd1481, %rd1479;
	add.s64 	%rd1483, %rd1482, %rd1478;
	add.s64 	%rd1484, %rd1483, %rd1472;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r953,%dummy}, %rd3220;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r954}, %rd3220;
	}
	shf.r.wrap.b32 	%r955, %r954, %r953, 19;
	shf.r.wrap.b32 	%r956, %r953, %r954, 19;
	mov.b64 	%rd1485, {%r956, %r955};
	shf.l.wrap.b32 	%r957, %r953, %r954, 3;
	shf.l.wrap.b32 	%r958, %r954, %r953, 3;
	mov.b64 	%rd1486, {%r958, %r957};
	xor.b64  	%rd1487, %rd1485, %rd1486;
	shr.u64 	%rd1488, %rd3220, 6;
	xor.b64  	%rd1489, %rd1487, %rd1488;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r959,%dummy}, %rd3228;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r960}, %rd3228;
	}
	shf.r.wrap.b32 	%r961, %r960, %r959, 8;
	shf.r.wrap.b32 	%r962, %r959, %r960, 8;
	mov.b64 	%rd1490, {%r962, %r961};
	shf.r.wrap.b32 	%r963, %r960, %r959, 1;
	shf.r.wrap.b32 	%r964, %r959, %r960, 1;
	mov.b64 	%rd1491, {%r964, %r963};
	xor.b64  	%rd1492, %rd1491, %rd1490;
	shr.u64 	%rd1493, %rd3228, 7;
	xor.b64  	%rd1494, %rd1492, %rd1493;
	add.s64 	%rd1495, %rd1489, %rd3231;
	add.s64 	%rd1496, %rd1495, %rd3229;
	add.s64 	%rd3231, %rd1496, %rd1494;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r965,%dummy}, %rd1473;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r966}, %rd1473;
	}
	shf.r.wrap.b32 	%r967, %r966, %r965, 14;
	shf.r.wrap.b32 	%r968, %r965, %r966, 14;
	mov.b64 	%rd1497, {%r968, %r967};
	shf.r.wrap.b32 	%r969, %r966, %r965, 18;
	shf.r.wrap.b32 	%r970, %r965, %r966, 18;
	mov.b64 	%rd1498, {%r970, %r969};
	xor.b64  	%rd1499, %rd1497, %rd1498;
	shf.l.wrap.b32 	%r971, %r965, %r966, 23;
	shf.l.wrap.b32 	%r972, %r966, %r965, 23;
	mov.b64 	%rd1500, {%r972, %r971};
	xor.b64  	%rd1501, %rd1499, %rd1500;
	xor.b64  	%rd1502, %rd1436, %rd1399;
	and.b64  	%rd1503, %rd1473, %rd1502;
	xor.b64  	%rd1504, %rd1503, %rd1399;
	ld.const.u64 	%rd1505, [%rd1163+72];
	add.s64 	%rd1506, %rd1505, %rd1362;
	add.s64 	%rd1507, %rd1506, %rd3231;
	add.s64 	%rd1508, %rd1507, %rd1504;
	add.s64 	%rd1509, %rd1508, %rd1501;
	add.s64 	%rd1510, %rd1509, %rd1373;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r973,%dummy}, %rd1484;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r974}, %rd1484;
	}
	shf.r.wrap.b32 	%r975, %r974, %r973, 28;
	shf.r.wrap.b32 	%r976, %r973, %r974, 28;
	mov.b64 	%rd1511, {%r976, %r975};
	shf.l.wrap.b32 	%r977, %r973, %r974, 30;
	shf.l.wrap.b32 	%r978, %r974, %r973, 30;
	mov.b64 	%rd1512, {%r978, %r977};
	xor.b64  	%rd1513, %rd1511, %rd1512;
	shf.l.wrap.b32 	%r979, %r973, %r974, 25;
	shf.l.wrap.b32 	%r980, %r974, %r973, 25;
	mov.b64 	%rd1514, {%r980, %r979};
	xor.b64  	%rd1515, %rd1513, %rd1514;
	and.b64  	%rd1516, %rd1484, %rd1447;
	or.b64  	%rd1517, %rd1484, %rd1447;
	and.b64  	%rd1518, %rd1517, %rd1410;
	or.b64  	%rd1519, %rd1518, %rd1516;
	add.s64 	%rd1520, %rd1519, %rd1515;
	add.s64 	%rd1521, %rd1520, %rd1509;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r981,%dummy}, %rd3219;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r982}, %rd3219;
	}
	shf.r.wrap.b32 	%r983, %r982, %r981, 19;
	shf.r.wrap.b32 	%r984, %r981, %r982, 19;
	mov.b64 	%rd1522, {%r984, %r983};
	shf.l.wrap.b32 	%r985, %r981, %r982, 3;
	shf.l.wrap.b32 	%r986, %r982, %r981, 3;
	mov.b64 	%rd1523, {%r986, %r985};
	xor.b64  	%rd1524, %rd1522, %rd1523;
	shr.u64 	%rd1525, %rd3219, 6;
	xor.b64  	%rd1526, %rd1524, %rd1525;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r987,%dummy}, %rd3226;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r988}, %rd3226;
	}
	shf.r.wrap.b32 	%r989, %r988, %r987, 8;
	shf.r.wrap.b32 	%r990, %r987, %r988, 8;
	mov.b64 	%rd1527, {%r990, %r989};
	shf.r.wrap.b32 	%r991, %r988, %r987, 1;
	shf.r.wrap.b32 	%r992, %r987, %r988, 1;
	mov.b64 	%rd1528, {%r992, %r991};
	xor.b64  	%rd1529, %rd1528, %rd1527;
	shr.u64 	%rd1530, %rd3226, 7;
	xor.b64  	%rd1531, %rd1529, %rd1530;
	add.s64 	%rd1532, %rd1526, %rd3228;
	add.s64 	%rd1533, %rd1532, %rd3227;
	add.s64 	%rd3228, %rd1533, %rd1531;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r993,%dummy}, %rd1510;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r994}, %rd1510;
	}
	shf.r.wrap.b32 	%r995, %r994, %r993, 14;
	shf.r.wrap.b32 	%r996, %r993, %r994, 14;
	mov.b64 	%rd1534, {%r996, %r995};
	shf.r.wrap.b32 	%r997, %r994, %r993, 18;
	shf.r.wrap.b32 	%r998, %r993, %r994, 18;
	mov.b64 	%rd1535, {%r998, %r997};
	xor.b64  	%rd1536, %rd1534, %rd1535;
	shf.l.wrap.b32 	%r999, %r993, %r994, 23;
	shf.l.wrap.b32 	%r1000, %r994, %r993, 23;
	mov.b64 	%rd1537, {%r1000, %r999};
	xor.b64  	%rd1538, %rd1536, %rd1537;
	xor.b64  	%rd1539, %rd1473, %rd1436;
	and.b64  	%rd1540, %rd1510, %rd1539;
	xor.b64  	%rd1541, %rd1540, %rd1436;
	ld.const.u64 	%rd1542, [%rd1163+80];
	add.s64 	%rd1543, %rd1542, %rd1399;
	add.s64 	%rd1544, %rd1543, %rd3228;
	add.s64 	%rd1545, %rd1544, %rd1541;
	add.s64 	%rd1546, %rd1545, %rd1538;
	add.s64 	%rd1547, %rd1546, %rd1410;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1001,%dummy}, %rd1521;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1002}, %rd1521;
	}
	shf.r.wrap.b32 	%r1003, %r1002, %r1001, 28;
	shf.r.wrap.b32 	%r1004, %r1001, %r1002, 28;
	mov.b64 	%rd1548, {%r1004, %r1003};
	shf.l.wrap.b32 	%r1005, %r1001, %r1002, 30;
	shf.l.wrap.b32 	%r1006, %r1002, %r1001, 30;
	mov.b64 	%rd1549, {%r1006, %r1005};
	xor.b64  	%rd1550, %rd1548, %rd1549;
	shf.l.wrap.b32 	%r1007, %r1001, %r1002, 25;
	shf.l.wrap.b32 	%r1008, %r1002, %r1001, 25;
	mov.b64 	%rd1551, {%r1008, %r1007};
	xor.b64  	%rd1552, %rd1550, %rd1551;
	and.b64  	%rd1553, %rd1521, %rd1484;
	or.b64  	%rd1554, %rd1521, %rd1484;
	and.b64  	%rd1555, %rd1554, %rd1447;
	or.b64  	%rd1556, %rd1555, %rd1553;
	add.s64 	%rd1557, %rd1556, %rd1552;
	add.s64 	%rd1558, %rd1557, %rd1546;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1009,%dummy}, %rd3231;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1010}, %rd3231;
	}
	shf.r.wrap.b32 	%r1011, %r1010, %r1009, 19;
	shf.r.wrap.b32 	%r1012, %r1009, %r1010, 19;
	mov.b64 	%rd1559, {%r1012, %r1011};
	shf.l.wrap.b32 	%r1013, %r1009, %r1010, 3;
	shf.l.wrap.b32 	%r1014, %r1010, %r1009, 3;
	mov.b64 	%rd1560, {%r1014, %r1013};
	xor.b64  	%rd1561, %rd1559, %rd1560;
	shr.u64 	%rd1562, %rd3231, 6;
	xor.b64  	%rd1563, %rd1561, %rd1562;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1015,%dummy}, %rd3224;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1016}, %rd3224;
	}
	shf.r.wrap.b32 	%r1017, %r1016, %r1015, 8;
	shf.r.wrap.b32 	%r1018, %r1015, %r1016, 8;
	mov.b64 	%rd1564, {%r1018, %r1017};
	shf.r.wrap.b32 	%r1019, %r1016, %r1015, 1;
	shf.r.wrap.b32 	%r1020, %r1015, %r1016, 1;
	mov.b64 	%rd1565, {%r1020, %r1019};
	xor.b64  	%rd1566, %rd1565, %rd1564;
	shr.u64 	%rd1567, %rd3224, 7;
	xor.b64  	%rd1568, %rd1566, %rd1567;
	add.s64 	%rd1569, %rd1563, %rd3226;
	add.s64 	%rd1570, %rd1569, %rd3225;
	add.s64 	%rd3226, %rd1570, %rd1568;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1021,%dummy}, %rd1547;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1022}, %rd1547;
	}
	shf.r.wrap.b32 	%r1023, %r1022, %r1021, 14;
	shf.r.wrap.b32 	%r1024, %r1021, %r1022, 14;
	mov.b64 	%rd1571, {%r1024, %r1023};
	shf.r.wrap.b32 	%r1025, %r1022, %r1021, 18;
	shf.r.wrap.b32 	%r1026, %r1021, %r1022, 18;
	mov.b64 	%rd1572, {%r1026, %r1025};
	xor.b64  	%rd1573, %rd1571, %rd1572;
	shf.l.wrap.b32 	%r1027, %r1021, %r1022, 23;
	shf.l.wrap.b32 	%r1028, %r1022, %r1021, 23;
	mov.b64 	%rd1574, {%r1028, %r1027};
	xor.b64  	%rd1575, %rd1573, %rd1574;
	xor.b64  	%rd1576, %rd1510, %rd1473;
	and.b64  	%rd1577, %rd1547, %rd1576;
	xor.b64  	%rd1578, %rd1577, %rd1473;
	ld.const.u64 	%rd1579, [%rd1163+88];
	add.s64 	%rd1580, %rd1579, %rd1436;
	add.s64 	%rd1581, %rd1580, %rd3226;
	add.s64 	%rd1582, %rd1581, %rd1578;
	add.s64 	%rd1583, %rd1582, %rd1575;
	add.s64 	%rd1584, %rd1583, %rd1447;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1029,%dummy}, %rd1558;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1030}, %rd1558;
	}
	shf.r.wrap.b32 	%r1031, %r1030, %r1029, 28;
	shf.r.wrap.b32 	%r1032, %r1029, %r1030, 28;
	mov.b64 	%rd1585, {%r1032, %r1031};
	shf.l.wrap.b32 	%r1033, %r1029, %r1030, 30;
	shf.l.wrap.b32 	%r1034, %r1030, %r1029, 30;
	mov.b64 	%rd1586, {%r1034, %r1033};
	xor.b64  	%rd1587, %rd1585, %rd1586;
	shf.l.wrap.b32 	%r1035, %r1029, %r1030, 25;
	shf.l.wrap.b32 	%r1036, %r1030, %r1029, 25;
	mov.b64 	%rd1588, {%r1036, %r1035};
	xor.b64  	%rd1589, %rd1587, %rd1588;
	and.b64  	%rd1590, %rd1558, %rd1521;
	or.b64  	%rd1591, %rd1558, %rd1521;
	and.b64  	%rd1592, %rd1591, %rd1484;
	or.b64  	%rd1593, %rd1592, %rd1590;
	add.s64 	%rd1594, %rd1593, %rd1589;
	add.s64 	%rd1595, %rd1594, %rd1583;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1037,%dummy}, %rd3228;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1038}, %rd3228;
	}
	shf.r.wrap.b32 	%r1039, %r1038, %r1037, 19;
	shf.r.wrap.b32 	%r1040, %r1037, %r1038, 19;
	mov.b64 	%rd1596, {%r1040, %r1039};
	shf.l.wrap.b32 	%r1041, %r1037, %r1038, 3;
	shf.l.wrap.b32 	%r1042, %r1038, %r1037, 3;
	mov.b64 	%rd1597, {%r1042, %r1041};
	xor.b64  	%rd1598, %rd1596, %rd1597;
	shr.u64 	%rd1599, %rd3228, 6;
	xor.b64  	%rd1600, %rd1598, %rd1599;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1043,%dummy}, %rd3222;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1044}, %rd3222;
	}
	shf.r.wrap.b32 	%r1045, %r1044, %r1043, 8;
	shf.r.wrap.b32 	%r1046, %r1043, %r1044, 8;
	mov.b64 	%rd1601, {%r1046, %r1045};
	shf.r.wrap.b32 	%r1047, %r1044, %r1043, 1;
	shf.r.wrap.b32 	%r1048, %r1043, %r1044, 1;
	mov.b64 	%rd1602, {%r1048, %r1047};
	xor.b64  	%rd1603, %rd1602, %rd1601;
	shr.u64 	%rd1604, %rd3222, 7;
	xor.b64  	%rd1605, %rd1603, %rd1604;
	add.s64 	%rd1606, %rd1600, %rd3224;
	add.s64 	%rd1607, %rd1606, %rd3223;
	add.s64 	%rd3224, %rd1607, %rd1605;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1049,%dummy}, %rd1584;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1050}, %rd1584;
	}
	shf.r.wrap.b32 	%r1051, %r1050, %r1049, 14;
	shf.r.wrap.b32 	%r1052, %r1049, %r1050, 14;
	mov.b64 	%rd1608, {%r1052, %r1051};
	shf.r.wrap.b32 	%r1053, %r1050, %r1049, 18;
	shf.r.wrap.b32 	%r1054, %r1049, %r1050, 18;
	mov.b64 	%rd1609, {%r1054, %r1053};
	xor.b64  	%rd1610, %rd1608, %rd1609;
	shf.l.wrap.b32 	%r1055, %r1049, %r1050, 23;
	shf.l.wrap.b32 	%r1056, %r1050, %r1049, 23;
	mov.b64 	%rd1611, {%r1056, %r1055};
	xor.b64  	%rd1612, %rd1610, %rd1611;
	xor.b64  	%rd1613, %rd1547, %rd1510;
	and.b64  	%rd1614, %rd1584, %rd1613;
	xor.b64  	%rd1615, %rd1614, %rd1510;
	ld.const.u64 	%rd1616, [%rd1163+96];
	add.s64 	%rd1617, %rd1616, %rd1473;
	add.s64 	%rd1618, %rd1617, %rd3224;
	add.s64 	%rd1619, %rd1618, %rd1615;
	add.s64 	%rd1620, %rd1619, %rd1612;
	add.s64 	%rd3235, %rd1620, %rd1484;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1057,%dummy}, %rd1595;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1058}, %rd1595;
	}
	shf.r.wrap.b32 	%r1059, %r1058, %r1057, 28;
	shf.r.wrap.b32 	%r1060, %r1057, %r1058, 28;
	mov.b64 	%rd1621, {%r1060, %r1059};
	shf.l.wrap.b32 	%r1061, %r1057, %r1058, 30;
	shf.l.wrap.b32 	%r1062, %r1058, %r1057, 30;
	mov.b64 	%rd1622, {%r1062, %r1061};
	xor.b64  	%rd1623, %rd1621, %rd1622;
	shf.l.wrap.b32 	%r1063, %r1057, %r1058, 25;
	shf.l.wrap.b32 	%r1064, %r1058, %r1057, 25;
	mov.b64 	%rd1624, {%r1064, %r1063};
	xor.b64  	%rd1625, %rd1623, %rd1624;
	and.b64  	%rd1626, %rd1595, %rd1558;
	or.b64  	%rd1627, %rd1595, %rd1558;
	and.b64  	%rd1628, %rd1627, %rd1521;
	or.b64  	%rd1629, %rd1628, %rd1626;
	add.s64 	%rd1630, %rd1629, %rd1625;
	add.s64 	%rd3239, %rd1630, %rd1620;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1065,%dummy}, %rd3226;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1066}, %rd3226;
	}
	shf.r.wrap.b32 	%r1067, %r1066, %r1065, 19;
	shf.r.wrap.b32 	%r1068, %r1065, %r1066, 19;
	mov.b64 	%rd1631, {%r1068, %r1067};
	shf.l.wrap.b32 	%r1069, %r1065, %r1066, 3;
	shf.l.wrap.b32 	%r1070, %r1066, %r1065, 3;
	mov.b64 	%rd1632, {%r1070, %r1069};
	xor.b64  	%rd1633, %rd1631, %rd1632;
	shr.u64 	%rd1634, %rd3226, 6;
	xor.b64  	%rd1635, %rd1633, %rd1634;
	shf.r.wrap.b32 	%r1071, %r701, %r702, 8;
	shf.r.wrap.b32 	%r1072, %r702, %r701, 8;
	mov.b64 	%rd1636, {%r1072, %r1071};
	shf.r.wrap.b32 	%r1073, %r701, %r702, 1;
	shf.r.wrap.b32 	%r1074, %r702, %r701, 1;
	mov.b64 	%rd1637, {%r1074, %r1073};
	xor.b64  	%rd1638, %rd1637, %rd1636;
	shr.u64 	%rd1639, %rd3234, 7;
	xor.b64  	%rd1640, %rd1638, %rd1639;
	add.s64 	%rd1641, %rd1635, %rd3222;
	add.s64 	%rd1642, %rd1641, %rd3221;
	add.s64 	%rd3222, %rd1642, %rd1640;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1075,%dummy}, %rd3235;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1076}, %rd3235;
	}
	shf.r.wrap.b32 	%r1077, %r1076, %r1075, 14;
	shf.r.wrap.b32 	%r1078, %r1075, %r1076, 14;
	mov.b64 	%rd1643, {%r1078, %r1077};
	shf.r.wrap.b32 	%r1079, %r1076, %r1075, 18;
	shf.r.wrap.b32 	%r1080, %r1075, %r1076, 18;
	mov.b64 	%rd1644, {%r1080, %r1079};
	xor.b64  	%rd1645, %rd1643, %rd1644;
	shf.l.wrap.b32 	%r1081, %r1075, %r1076, 23;
	shf.l.wrap.b32 	%r1082, %r1076, %r1075, 23;
	mov.b64 	%rd1646, {%r1082, %r1081};
	xor.b64  	%rd1647, %rd1645, %rd1646;
	xor.b64  	%rd1648, %rd1584, %rd1547;
	and.b64  	%rd1649, %rd3235, %rd1648;
	xor.b64  	%rd1650, %rd1649, %rd1547;
	ld.const.u64 	%rd1651, [%rd1163+104];
	add.s64 	%rd1652, %rd1651, %rd1510;
	add.s64 	%rd1653, %rd1652, %rd3222;
	add.s64 	%rd1654, %rd1653, %rd1650;
	add.s64 	%rd1655, %rd1654, %rd1647;
	add.s64 	%rd3242, %rd1655, %rd1521;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1083,%dummy}, %rd3239;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1084}, %rd3239;
	}
	shf.r.wrap.b32 	%r1085, %r1084, %r1083, 28;
	shf.r.wrap.b32 	%r1086, %r1083, %r1084, 28;
	mov.b64 	%rd1656, {%r1086, %r1085};
	shf.l.wrap.b32 	%r1087, %r1083, %r1084, 30;
	shf.l.wrap.b32 	%r1088, %r1084, %r1083, 30;
	mov.b64 	%rd1657, {%r1088, %r1087};
	xor.b64  	%rd1658, %rd1656, %rd1657;
	shf.l.wrap.b32 	%r1089, %r1083, %r1084, 25;
	shf.l.wrap.b32 	%r1090, %r1084, %r1083, 25;
	mov.b64 	%rd1659, {%r1090, %r1089};
	xor.b64  	%rd1660, %rd1658, %rd1659;
	and.b64  	%rd1661, %rd3239, %rd1595;
	or.b64  	%rd1662, %rd3239, %rd1595;
	and.b64  	%rd1663, %rd1662, %rd1558;
	or.b64  	%rd1664, %rd1663, %rd1661;
	add.s64 	%rd1665, %rd1664, %rd1660;
	add.s64 	%rd3238, %rd1665, %rd1655;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1091,%dummy}, %rd3224;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1092}, %rd3224;
	}
	shf.r.wrap.b32 	%r1093, %r1092, %r1091, 19;
	shf.r.wrap.b32 	%r1094, %r1091, %r1092, 19;
	mov.b64 	%rd1666, {%r1094, %r1093};
	shf.l.wrap.b32 	%r1095, %r1091, %r1092, 3;
	shf.l.wrap.b32 	%r1096, %r1092, %r1091, 3;
	mov.b64 	%rd1667, {%r1096, %r1095};
	xor.b64  	%rd1668, %rd1666, %rd1667;
	shr.u64 	%rd1669, %rd3224, 6;
	xor.b64  	%rd1670, %rd1668, %rd1669;
	shf.r.wrap.b32 	%r1097, %r729, %r730, 8;
	shf.r.wrap.b32 	%r1098, %r730, %r729, 8;
	mov.b64 	%rd1671, {%r1098, %r1097};
	shf.r.wrap.b32 	%r1099, %r729, %r730, 1;
	shf.r.wrap.b32 	%r1100, %r730, %r729, 1;
	mov.b64 	%rd1672, {%r1100, %r1099};
	xor.b64  	%rd1673, %rd1672, %rd1671;
	shr.u64 	%rd1674, %rd3230, 7;
	xor.b64  	%rd1675, %rd1673, %rd1674;
	add.s64 	%rd1676, %rd1670, %rd3234;
	add.s64 	%rd1677, %rd1676, %rd3220;
	add.s64 	%rd3234, %rd1677, %rd1675;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1101,%dummy}, %rd3242;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1102}, %rd3242;
	}
	shf.r.wrap.b32 	%r1103, %r1102, %r1101, 14;
	shf.r.wrap.b32 	%r1104, %r1101, %r1102, 14;
	mov.b64 	%rd1678, {%r1104, %r1103};
	shf.r.wrap.b32 	%r1105, %r1102, %r1101, 18;
	shf.r.wrap.b32 	%r1106, %r1101, %r1102, 18;
	mov.b64 	%rd1679, {%r1106, %r1105};
	xor.b64  	%rd1680, %rd1678, %rd1679;
	shf.l.wrap.b32 	%r1107, %r1101, %r1102, 23;
	shf.l.wrap.b32 	%r1108, %r1102, %r1101, 23;
	mov.b64 	%rd1681, {%r1108, %r1107};
	xor.b64  	%rd1682, %rd1680, %rd1681;
	xor.b64  	%rd1683, %rd3235, %rd1584;
	and.b64  	%rd1684, %rd3242, %rd1683;
	xor.b64  	%rd1685, %rd1684, %rd1584;
	ld.const.u64 	%rd1686, [%rd1163+112];
	add.s64 	%rd1687, %rd1686, %rd1547;
	add.s64 	%rd1688, %rd1687, %rd3234;
	add.s64 	%rd1689, %rd1688, %rd1685;
	add.s64 	%rd1690, %rd1689, %rd1682;
	add.s64 	%rd3241, %rd1690, %rd1558;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1109,%dummy}, %rd3238;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1110}, %rd3238;
	}
	shf.r.wrap.b32 	%r1111, %r1110, %r1109, 28;
	shf.r.wrap.b32 	%r1112, %r1109, %r1110, 28;
	mov.b64 	%rd1691, {%r1112, %r1111};
	shf.l.wrap.b32 	%r1113, %r1109, %r1110, 30;
	shf.l.wrap.b32 	%r1114, %r1110, %r1109, 30;
	mov.b64 	%rd1692, {%r1114, %r1113};
	xor.b64  	%rd1693, %rd1691, %rd1692;
	shf.l.wrap.b32 	%r1115, %r1109, %r1110, 25;
	shf.l.wrap.b32 	%r1116, %r1110, %r1109, 25;
	mov.b64 	%rd1694, {%r1116, %r1115};
	xor.b64  	%rd1695, %rd1693, %rd1694;
	and.b64  	%rd1696, %rd3238, %rd3239;
	or.b64  	%rd1697, %rd3238, %rd3239;
	and.b64  	%rd1698, %rd1697, %rd1595;
	or.b64  	%rd1699, %rd1698, %rd1696;
	add.s64 	%rd1700, %rd1699, %rd1695;
	add.s64 	%rd3237, %rd1700, %rd1690;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1117,%dummy}, %rd3222;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1118}, %rd3222;
	}
	shf.r.wrap.b32 	%r1119, %r1118, %r1117, 19;
	shf.r.wrap.b32 	%r1120, %r1117, %r1118, 19;
	mov.b64 	%rd1701, {%r1120, %r1119};
	shf.l.wrap.b32 	%r1121, %r1117, %r1118, 3;
	shf.l.wrap.b32 	%r1122, %r1118, %r1117, 3;
	mov.b64 	%rd1702, {%r1122, %r1121};
	xor.b64  	%rd1703, %rd1701, %rd1702;
	shr.u64 	%rd1704, %rd3222, 6;
	xor.b64  	%rd1705, %rd1703, %rd1704;
	shf.r.wrap.b32 	%r1123, %r758, %r757, 1;
	shf.r.wrap.b32 	%r1124, %r757, %r758, 1;
	mov.b64 	%rd1706, {%r1124, %r1123};
	shf.r.wrap.b32 	%r1125, %r758, %r757, 8;
	shf.r.wrap.b32 	%r1126, %r757, %r758, 8;
	mov.b64 	%rd1707, {%r1126, %r1125};
	xor.b64  	%rd1708, %rd1706, %rd1707;
	shr.u64 	%rd1709, %rd3232, 7;
	xor.b64  	%rd1710, %rd1708, %rd1709;
	add.s64 	%rd1711, %rd1705, %rd3230;
	add.s64 	%rd1712, %rd1711, %rd3219;
	add.s64 	%rd3230, %rd1712, %rd1710;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1127,%dummy}, %rd3241;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1128}, %rd3241;
	}
	shf.r.wrap.b32 	%r1129, %r1128, %r1127, 14;
	shf.r.wrap.b32 	%r1130, %r1127, %r1128, 14;
	mov.b64 	%rd1713, {%r1130, %r1129};
	shf.r.wrap.b32 	%r1131, %r1128, %r1127, 18;
	shf.r.wrap.b32 	%r1132, %r1127, %r1128, 18;
	mov.b64 	%rd1714, {%r1132, %r1131};
	xor.b64  	%rd1715, %rd1713, %rd1714;
	shf.l.wrap.b32 	%r1133, %r1127, %r1128, 23;
	shf.l.wrap.b32 	%r1134, %r1128, %r1127, 23;
	mov.b64 	%rd1716, {%r1134, %r1133};
	xor.b64  	%rd1717, %rd1715, %rd1716;
	xor.b64  	%rd1718, %rd3242, %rd3235;
	and.b64  	%rd1719, %rd3241, %rd1718;
	xor.b64  	%rd1720, %rd1719, %rd3235;
	ld.const.u64 	%rd1721, [%rd1163+120];
	add.s64 	%rd1722, %rd1721, %rd1584;
	add.s64 	%rd1723, %rd1722, %rd3230;
	add.s64 	%rd1724, %rd1723, %rd1720;
	add.s64 	%rd1725, %rd1724, %rd1717;
	add.s64 	%rd3240, %rd1725, %rd1595;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1135,%dummy}, %rd3237;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1136}, %rd3237;
	}
	shf.r.wrap.b32 	%r1137, %r1136, %r1135, 28;
	shf.r.wrap.b32 	%r1138, %r1135, %r1136, 28;
	mov.b64 	%rd1726, {%r1138, %r1137};
	shf.l.wrap.b32 	%r1139, %r1135, %r1136, 30;
	shf.l.wrap.b32 	%r1140, %r1136, %r1135, 30;
	mov.b64 	%rd1727, {%r1140, %r1139};
	xor.b64  	%rd1728, %rd1726, %rd1727;
	shf.l.wrap.b32 	%r1141, %r1135, %r1136, 25;
	shf.l.wrap.b32 	%r1142, %r1136, %r1135, 25;
	mov.b64 	%rd1729, {%r1142, %r1141};
	xor.b64  	%rd1730, %rd1728, %rd1729;
	and.b64  	%rd1731, %rd3237, %rd3238;
	or.b64  	%rd1732, %rd3237, %rd3238;
	and.b64  	%rd1733, %rd1732, %rd3239;
	or.b64  	%rd1734, %rd1733, %rd1731;
	add.s64 	%rd1735, %rd1734, %rd1730;
	add.s64 	%rd3236, %rd1735, %rd1725;
	add.s32 	%r2222, %r2222, 16;
	setp.lt.u32 	%p2, %r2222, 65;
	@%p2 bra 	$L__BB0_3;

	add.s64 	%rd1736, %rd2, %rd3236;
	add.s64 	%rd1737, %rd37, %rd1736;
	xor.b64  	%rd1738, %rd27, %rd23;
	and.b64  	%rd1739, %rd1738, %rd19;
	xor.b64  	%rd1740, %rd1739, %rd27;
	add.s64 	%rd1741, %rd1737, %rd1740;
	add.s64 	%rd1742, %rd1741, %rd15;
	add.s64 	%rd1743, %rd38, %rd1741;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1144,%dummy}, %rd1742;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1145}, %rd1742;
	}
	shf.r.wrap.b32 	%r1146, %r1145, %r1144, 14;
	shf.r.wrap.b32 	%r1147, %r1144, %r1145, 14;
	mov.b64 	%rd1744, {%r1147, %r1146};
	shf.r.wrap.b32 	%r1148, %r1145, %r1144, 18;
	shf.r.wrap.b32 	%r1149, %r1144, %r1145, 18;
	mov.b64 	%rd1745, {%r1149, %r1148};
	xor.b64  	%rd1746, %rd1744, %rd1745;
	shf.l.wrap.b32 	%r1150, %r1144, %r1145, 23;
	shf.l.wrap.b32 	%r1151, %r1145, %r1144, 23;
	mov.b64 	%rd1747, {%r1151, %r1150};
	xor.b64  	%rd1748, %rd1746, %rd1747;
	xor.b64  	%rd1749, %rd23, %rd19;
	and.b64  	%rd1750, %rd1742, %rd1749;
	xor.b64  	%rd1751, %rd1750, %rd23;
	add.s64 	%rd1752, %rd6, %rd3237;
	add.s64 	%rd1753, %rd27, %rd1752;
	add.s64 	%rd1754, %rd1753, %rd1751;
	add.s64 	%rd1755, %rd1754, %rd1748;
	add.s64 	%rd1756, %rd1755, 8158064640168781261;
	add.s64 	%rd1757, %rd1756, %rd11;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1152,%dummy}, %rd1743;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1153}, %rd1743;
	}
	shf.r.wrap.b32 	%r1154, %r1153, %r1152, 28;
	shf.r.wrap.b32 	%r1155, %r1152, %r1153, 28;
	mov.b64 	%rd1758, {%r1155, %r1154};
	shf.l.wrap.b32 	%r1156, %r1152, %r1153, 30;
	shf.l.wrap.b32 	%r1157, %r1153, %r1152, 30;
	mov.b64 	%rd1759, {%r1157, %r1156};
	xor.b64  	%rd1760, %rd1758, %rd1759;
	shf.l.wrap.b32 	%r1158, %r1152, %r1153, 25;
	shf.l.wrap.b32 	%r1159, %r1153, %r1152, 25;
	mov.b64 	%rd1761, {%r1159, %r1158};
	xor.b64  	%rd1762, %rd1760, %rd1761;
	and.b64  	%rd1763, %rd1743, %rd3;
	or.b64  	%rd1764, %rd1743, %rd3;
	and.b64  	%rd1765, %rd1764, %rd7;
	or.b64  	%rd1766, %rd1765, %rd1763;
	add.s64 	%rd1767, %rd1766, %rd1762;
	add.s64 	%rd1768, %rd1767, %rd1756;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1160,%dummy}, %rd1757;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1161}, %rd1757;
	}
	shf.r.wrap.b32 	%r1162, %r1161, %r1160, 14;
	shf.r.wrap.b32 	%r1163, %r1160, %r1161, 14;
	mov.b64 	%rd1769, {%r1163, %r1162};
	shf.r.wrap.b32 	%r1164, %r1161, %r1160, 18;
	shf.r.wrap.b32 	%r1165, %r1160, %r1161, 18;
	mov.b64 	%rd1770, {%r1165, %r1164};
	xor.b64  	%rd1771, %rd1769, %rd1770;
	shf.l.wrap.b32 	%r1166, %r1160, %r1161, 23;
	shf.l.wrap.b32 	%r1167, %r1161, %r1160, 23;
	mov.b64 	%rd1772, {%r1167, %r1166};
	xor.b64  	%rd1773, %rd1771, %rd1772;
	xor.b64  	%rd1774, %rd1742, %rd19;
	and.b64  	%rd1775, %rd1757, %rd1774;
	xor.b64  	%rd1776, %rd1775, %rd19;
	add.s64 	%rd1777, %rd10, %rd3238;
	add.s64 	%rd1778, %rd23, %rd1777;
	add.s64 	%rd1779, %rd1778, %rd1776;
	add.s64 	%rd1780, %rd1779, %rd1773;
	add.s64 	%rd1781, %rd1780, -5349999486874862801;
	add.s64 	%rd1782, %rd1781, %rd7;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1168,%dummy}, %rd1768;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1169}, %rd1768;
	}
	shf.r.wrap.b32 	%r1170, %r1169, %r1168, 28;
	shf.r.wrap.b32 	%r1171, %r1168, %r1169, 28;
	mov.b64 	%rd1783, {%r1171, %r1170};
	shf.l.wrap.b32 	%r1172, %r1168, %r1169, 30;
	shf.l.wrap.b32 	%r1173, %r1169, %r1168, 30;
	mov.b64 	%rd1784, {%r1173, %r1172};
	xor.b64  	%rd1785, %rd1783, %rd1784;
	shf.l.wrap.b32 	%r1174, %r1168, %r1169, 25;
	shf.l.wrap.b32 	%r1175, %r1169, %r1168, 25;
	mov.b64 	%rd1786, {%r1175, %r1174};
	xor.b64  	%rd1787, %rd1785, %rd1786;
	and.b64  	%rd1788, %rd1768, %rd1743;
	or.b64  	%rd1789, %rd1768, %rd1743;
	and.b64  	%rd1790, %rd1789, %rd3;
	or.b64  	%rd1791, %rd1790, %rd1788;
	add.s64 	%rd1792, %rd1791, %rd1787;
	add.s64 	%rd1793, %rd1792, %rd1781;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1176,%dummy}, %rd1782;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1177}, %rd1782;
	}
	shf.r.wrap.b32 	%r1178, %r1177, %r1176, 14;
	shf.r.wrap.b32 	%r1179, %r1176, %r1177, 14;
	mov.b64 	%rd1794, {%r1179, %r1178};
	shf.r.wrap.b32 	%r1180, %r1177, %r1176, 18;
	shf.r.wrap.b32 	%r1181, %r1176, %r1177, 18;
	mov.b64 	%rd1795, {%r1181, %r1180};
	xor.b64  	%rd1796, %rd1794, %rd1795;
	shf.l.wrap.b32 	%r1182, %r1176, %r1177, 23;
	shf.l.wrap.b32 	%r1183, %r1177, %r1176, 23;
	mov.b64 	%rd1797, {%r1183, %r1182};
	xor.b64  	%rd1798, %rd1796, %rd1797;
	xor.b64  	%rd1799, %rd1757, %rd1742;
	and.b64  	%rd1800, %rd1782, %rd1799;
	xor.b64  	%rd1801, %rd1800, %rd1742;
	add.s64 	%rd1802, %rd14, %rd3239;
	add.s64 	%rd1803, %rd19, %rd1802;
	add.s64 	%rd1804, %rd1803, %rd1801;
	add.s64 	%rd1805, %rd1804, %rd1798;
	add.s64 	%rd1806, %rd1805, -1606136188198331460;
	add.s64 	%rd1807, %rd1806, %rd3;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1184,%dummy}, %rd1793;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1185}, %rd1793;
	}
	shf.r.wrap.b32 	%r1186, %r1185, %r1184, 28;
	shf.r.wrap.b32 	%r1187, %r1184, %r1185, 28;
	mov.b64 	%rd1808, {%r1187, %r1186};
	shf.l.wrap.b32 	%r1188, %r1184, %r1185, 30;
	shf.l.wrap.b32 	%r1189, %r1185, %r1184, 30;
	mov.b64 	%rd1809, {%r1189, %r1188};
	xor.b64  	%rd1810, %rd1808, %rd1809;
	shf.l.wrap.b32 	%r1190, %r1184, %r1185, 25;
	shf.l.wrap.b32 	%r1191, %r1185, %r1184, 25;
	mov.b64 	%rd1811, {%r1191, %r1190};
	xor.b64  	%rd1812, %rd1810, %rd1811;
	and.b64  	%rd1813, %rd1793, %rd1768;
	or.b64  	%rd1814, %rd1793, %rd1768;
	and.b64  	%rd1815, %rd1814, %rd1743;
	or.b64  	%rd1816, %rd1815, %rd1813;
	add.s64 	%rd1817, %rd1816, %rd1812;
	add.s64 	%rd1818, %rd1817, %rd1806;
	add.s64 	%rd1819, %rd18, %rd3240;
	add.s64 	%rd1820, %rd1819, %rd1742;
	xor.b64  	%rd1821, %rd1782, %rd1757;
	and.b64  	%rd1822, %rd1807, %rd1821;
	xor.b64  	%rd1823, %rd1822, %rd1757;
	add.s64 	%rd1824, %rd1820, %rd1823;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1192,%dummy}, %rd1807;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1193}, %rd1807;
	}
	shf.r.wrap.b32 	%r1194, %r1193, %r1192, 14;
	shf.r.wrap.b32 	%r1195, %r1192, %r1193, 14;
	mov.b64 	%rd1825, {%r1195, %r1194};
	shf.r.wrap.b32 	%r1196, %r1193, %r1192, 18;
	shf.r.wrap.b32 	%r1197, %r1192, %r1193, 18;
	mov.b64 	%rd1826, {%r1197, %r1196};
	xor.b64  	%rd1827, %rd1825, %rd1826;
	shf.l.wrap.b32 	%r1198, %r1192, %r1193, 23;
	shf.l.wrap.b32 	%r1199, %r1193, %r1192, 23;
	mov.b64 	%rd1828, {%r1199, %r1198};
	xor.b64  	%rd1829, %rd1827, %rd1828;
	add.s64 	%rd1830, %rd1824, %rd1829;
	add.s64 	%rd1831, %rd1830, 4131703408338449720;
	add.s64 	%rd1832, %rd1831, %rd1743;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1200,%dummy}, %rd1818;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1201}, %rd1818;
	}
	shf.r.wrap.b32 	%r1202, %r1201, %r1200, 28;
	shf.r.wrap.b32 	%r1203, %r1200, %r1201, 28;
	mov.b64 	%rd1833, {%r1203, %r1202};
	shf.l.wrap.b32 	%r1204, %r1200, %r1201, 30;
	shf.l.wrap.b32 	%r1205, %r1201, %r1200, 30;
	mov.b64 	%rd1834, {%r1205, %r1204};
	xor.b64  	%rd1835, %rd1833, %rd1834;
	shf.l.wrap.b32 	%r1206, %r1200, %r1201, 25;
	shf.l.wrap.b32 	%r1207, %r1201, %r1200, 25;
	mov.b64 	%rd1836, {%r1207, %r1206};
	xor.b64  	%rd1837, %rd1835, %rd1836;
	and.b64  	%rd1838, %rd1818, %rd1793;
	or.b64  	%rd1839, %rd1818, %rd1793;
	and.b64  	%rd1840, %rd1839, %rd1768;
	or.b64  	%rd1841, %rd1840, %rd1838;
	add.s64 	%rd1842, %rd1841, %rd1837;
	add.s64 	%rd1843, %rd1842, %rd1831;
	add.s64 	%rd1844, %rd22, %rd3241;
	add.s64 	%rd1845, %rd1844, %rd1757;
	xor.b64  	%rd1846, %rd1807, %rd1782;
	and.b64  	%rd1847, %rd1832, %rd1846;
	xor.b64  	%rd1848, %rd1847, %rd1782;
	add.s64 	%rd1849, %rd1845, %rd1848;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1208,%dummy}, %rd1832;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1209}, %rd1832;
	}
	shf.r.wrap.b32 	%r1210, %r1209, %r1208, 14;
	shf.r.wrap.b32 	%r1211, %r1208, %r1209, 14;
	mov.b64 	%rd1850, {%r1211, %r1210};
	shf.r.wrap.b32 	%r1212, %r1209, %r1208, 18;
	shf.r.wrap.b32 	%r1213, %r1208, %r1209, 18;
	mov.b64 	%rd1851, {%r1213, %r1212};
	xor.b64  	%rd1852, %rd1850, %rd1851;
	shf.l.wrap.b32 	%r1214, %r1208, %r1209, 23;
	shf.l.wrap.b32 	%r1215, %r1209, %r1208, 23;
	mov.b64 	%rd1853, {%r1215, %r1214};
	xor.b64  	%rd1854, %rd1852, %rd1853;
	add.s64 	%rd1855, %rd1849, %rd1854;
	add.s64 	%rd1856, %rd1855, 6480981068601479193;
	add.s64 	%rd1857, %rd1856, %rd1768;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1216,%dummy}, %rd1843;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1217}, %rd1843;
	}
	shf.r.wrap.b32 	%r1218, %r1217, %r1216, 28;
	shf.r.wrap.b32 	%r1219, %r1216, %r1217, 28;
	mov.b64 	%rd1858, {%r1219, %r1218};
	shf.l.wrap.b32 	%r1220, %r1216, %r1217, 30;
	shf.l.wrap.b32 	%r1221, %r1217, %r1216, 30;
	mov.b64 	%rd1859, {%r1221, %r1220};
	xor.b64  	%rd1860, %rd1858, %rd1859;
	shf.l.wrap.b32 	%r1222, %r1216, %r1217, 25;
	shf.l.wrap.b32 	%r1223, %r1217, %r1216, 25;
	mov.b64 	%rd1861, {%r1223, %r1222};
	xor.b64  	%rd1862, %rd1860, %rd1861;
	and.b64  	%rd1863, %rd1843, %rd1818;
	or.b64  	%rd1864, %rd1843, %rd1818;
	and.b64  	%rd1865, %rd1864, %rd1793;
	or.b64  	%rd1866, %rd1865, %rd1863;
	add.s64 	%rd1867, %rd1866, %rd1862;
	add.s64 	%rd1868, %rd1867, %rd1856;
	add.s64 	%rd1869, %rd26, %rd3242;
	add.s64 	%rd1870, %rd1869, %rd1782;
	xor.b64  	%rd1871, %rd1832, %rd1807;
	and.b64  	%rd1872, %rd1857, %rd1871;
	xor.b64  	%rd1873, %rd1872, %rd1807;
	add.s64 	%rd1874, %rd1870, %rd1873;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1224,%dummy}, %rd1857;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1225}, %rd1857;
	}
	shf.r.wrap.b32 	%r1226, %r1225, %r1224, 14;
	shf.r.wrap.b32 	%r1227, %r1224, %r1225, 14;
	mov.b64 	%rd1875, {%r1227, %r1226};
	shf.r.wrap.b32 	%r1228, %r1225, %r1224, 18;
	shf.r.wrap.b32 	%r1229, %r1224, %r1225, 18;
	mov.b64 	%rd1876, {%r1229, %r1228};
	xor.b64  	%rd1877, %rd1875, %rd1876;
	shf.l.wrap.b32 	%r1230, %r1224, %r1225, 23;
	shf.l.wrap.b32 	%r1231, %r1225, %r1224, 23;
	mov.b64 	%rd1878, {%r1231, %r1230};
	xor.b64  	%rd1879, %rd1877, %rd1878;
	add.s64 	%rd1880, %rd1874, %rd1879;
	add.s64 	%rd1881, %rd1880, -7908458776815382629;
	add.s64 	%rd1882, %rd1881, %rd1793;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1232,%dummy}, %rd1868;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1233}, %rd1868;
	}
	shf.r.wrap.b32 	%r1234, %r1233, %r1232, 28;
	shf.r.wrap.b32 	%r1235, %r1232, %r1233, 28;
	mov.b64 	%rd1883, {%r1235, %r1234};
	shf.l.wrap.b32 	%r1236, %r1232, %r1233, 30;
	shf.l.wrap.b32 	%r1237, %r1233, %r1232, 30;
	mov.b64 	%rd1884, {%r1237, %r1236};
	xor.b64  	%rd1885, %rd1883, %rd1884;
	shf.l.wrap.b32 	%r1238, %r1232, %r1233, 25;
	shf.l.wrap.b32 	%r1239, %r1233, %r1232, 25;
	mov.b64 	%rd1886, {%r1239, %r1238};
	xor.b64  	%rd1887, %rd1885, %rd1886;
	and.b64  	%rd1888, %rd1868, %rd1843;
	or.b64  	%rd1889, %rd1868, %rd1843;
	and.b64  	%rd1890, %rd1889, %rd1818;
	or.b64  	%rd1891, %rd1890, %rd1888;
	add.s64 	%rd1892, %rd1891, %rd1887;
	add.s64 	%rd1893, %rd1892, %rd1881;
	add.s64 	%rd1894, %rd30, %rd3235;
	add.s64 	%rd1895, %rd1894, %rd1807;
	xor.b64  	%rd1896, %rd1857, %rd1832;
	and.b64  	%rd1897, %rd1882, %rd1896;
	xor.b64  	%rd1898, %rd1897, %rd1832;
	add.s64 	%rd1899, %rd1895, %rd1898;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1240,%dummy}, %rd1882;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1241}, %rd1882;
	}
	shf.r.wrap.b32 	%r1242, %r1241, %r1240, 14;
	shf.r.wrap.b32 	%r1243, %r1240, %r1241, 14;
	mov.b64 	%rd1900, {%r1243, %r1242};
	shf.r.wrap.b32 	%r1244, %r1241, %r1240, 18;
	shf.r.wrap.b32 	%r1245, %r1240, %r1241, 18;
	mov.b64 	%rd1901, {%r1245, %r1244};
	xor.b64  	%rd1902, %rd1900, %rd1901;
	shf.l.wrap.b32 	%r1246, %r1240, %r1241, 23;
	shf.l.wrap.b32 	%r1247, %r1241, %r1240, 23;
	mov.b64 	%rd1903, {%r1247, %r1246};
	xor.b64  	%rd1904, %rd1902, %rd1903;
	add.s64 	%rd1905, %rd1899, %rd1904;
	add.s64 	%rd1906, %rd1905, -6116909921290321640;
	add.s64 	%rd1907, %rd1906, %rd1818;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1248,%dummy}, %rd1893;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1249}, %rd1893;
	}
	shf.r.wrap.b32 	%r1250, %r1249, %r1248, 28;
	shf.r.wrap.b32 	%r1251, %r1248, %r1249, 28;
	mov.b64 	%rd1908, {%r1251, %r1250};
	shf.l.wrap.b32 	%r1252, %r1248, %r1249, 30;
	shf.l.wrap.b32 	%r1253, %r1249, %r1248, 30;
	mov.b64 	%rd1909, {%r1253, %r1252};
	xor.b64  	%rd1910, %rd1908, %rd1909;
	shf.l.wrap.b32 	%r1254, %r1248, %r1249, 25;
	shf.l.wrap.b32 	%r1255, %r1249, %r1248, 25;
	mov.b64 	%rd1911, {%r1255, %r1254};
	xor.b64  	%rd1912, %rd1910, %rd1911;
	and.b64  	%rd1913, %rd1893, %rd1868;
	or.b64  	%rd1914, %rd1893, %rd1868;
	and.b64  	%rd1915, %rd1914, %rd1843;
	or.b64  	%rd1916, %rd1915, %rd1913;
	add.s64 	%rd1917, %rd1916, %rd1912;
	add.s64 	%rd1918, %rd1917, %rd1906;
	xor.b64  	%rd1919, %rd1882, %rd1857;
	and.b64  	%rd1920, %rd1907, %rd1919;
	xor.b64  	%rd1921, %rd1920, %rd1857;
	add.s64 	%rd1922, %rd1832, %rd1921;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1256,%dummy}, %rd1907;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1257}, %rd1907;
	}
	shf.r.wrap.b32 	%r1258, %r1257, %r1256, 14;
	shf.r.wrap.b32 	%r1259, %r1256, %r1257, 14;
	mov.b64 	%rd1923, {%r1259, %r1258};
	shf.r.wrap.b32 	%r1260, %r1257, %r1256, 18;
	shf.r.wrap.b32 	%r1261, %r1256, %r1257, 18;
	mov.b64 	%rd1924, {%r1261, %r1260};
	xor.b64  	%rd1925, %rd1923, %rd1924;
	shf.l.wrap.b32 	%r1262, %r1256, %r1257, 23;
	shf.l.wrap.b32 	%r1263, %r1257, %r1256, 23;
	mov.b64 	%rd1926, {%r1263, %r1262};
	xor.b64  	%rd1927, %rd1925, %rd1926;
	add.s64 	%rd1928, %rd1922, %rd1927;
	add.s64 	%rd1929, %rd1928, 6343226172721267266;
	add.s64 	%rd1930, %rd1929, %rd1843;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1264,%dummy}, %rd1918;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1265}, %rd1918;
	}
	shf.r.wrap.b32 	%r1266, %r1265, %r1264, 28;
	shf.r.wrap.b32 	%r1267, %r1264, %r1265, 28;
	mov.b64 	%rd1931, {%r1267, %r1266};
	shf.l.wrap.b32 	%r1268, %r1264, %r1265, 30;
	shf.l.wrap.b32 	%r1269, %r1265, %r1264, 30;
	mov.b64 	%rd1932, {%r1269, %r1268};
	xor.b64  	%rd1933, %rd1931, %rd1932;
	shf.l.wrap.b32 	%r1270, %r1264, %r1265, 25;
	shf.l.wrap.b32 	%r1271, %r1265, %r1264, 25;
	mov.b64 	%rd1934, {%r1271, %r1270};
	xor.b64  	%rd1935, %rd1933, %rd1934;
	and.b64  	%rd1936, %rd1918, %rd1893;
	or.b64  	%rd1937, %rd1918, %rd1893;
	and.b64  	%rd1938, %rd1937, %rd1868;
	or.b64  	%rd1939, %rd1938, %rd1936;
	add.s64 	%rd1940, %rd1939, %rd1935;
	add.s64 	%rd1941, %rd1940, %rd1929;
	xor.b64  	%rd1942, %rd1907, %rd1882;
	and.b64  	%rd1943, %rd1930, %rd1942;
	xor.b64  	%rd1944, %rd1943, %rd1882;
	add.s64 	%rd1945, %rd1857, %rd1944;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1272,%dummy}, %rd1930;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1273}, %rd1930;
	}
	shf.r.wrap.b32 	%r1274, %r1273, %r1272, 14;
	shf.r.wrap.b32 	%r1275, %r1272, %r1273, 14;
	mov.b64 	%rd1946, {%r1275, %r1274};
	shf.r.wrap.b32 	%r1276, %r1273, %r1272, 18;
	shf.r.wrap.b32 	%r1277, %r1272, %r1273, 18;
	mov.b64 	%rd1947, {%r1277, %r1276};
	xor.b64  	%rd1948, %rd1946, %rd1947;
	shf.l.wrap.b32 	%r1278, %r1272, %r1273, 23;
	shf.l.wrap.b32 	%r1279, %r1273, %r1272, 23;
	mov.b64 	%rd1949, {%r1279, %r1278};
	xor.b64  	%rd1950, %rd1948, %rd1949;
	add.s64 	%rd1951, %rd1945, %rd1950;
	add.s64 	%rd1952, %rd1951, 1334009975649890238;
	add.s64 	%rd1953, %rd1952, %rd1868;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1280,%dummy}, %rd1941;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1281}, %rd1941;
	}
	shf.r.wrap.b32 	%r1282, %r1281, %r1280, 28;
	shf.r.wrap.b32 	%r1283, %r1280, %r1281, 28;
	mov.b64 	%rd1954, {%r1283, %r1282};
	shf.l.wrap.b32 	%r1284, %r1280, %r1281, 30;
	shf.l.wrap.b32 	%r1285, %r1281, %r1280, 30;
	mov.b64 	%rd1955, {%r1285, %r1284};
	xor.b64  	%rd1956, %rd1954, %rd1955;
	shf.l.wrap.b32 	%r1286, %r1280, %r1281, 25;
	shf.l.wrap.b32 	%r1287, %r1281, %r1280, 25;
	mov.b64 	%rd1957, {%r1287, %r1286};
	xor.b64  	%rd1958, %rd1956, %rd1957;
	and.b64  	%rd1959, %rd1941, %rd1918;
	or.b64  	%rd1960, %rd1941, %rd1918;
	and.b64  	%rd1961, %rd1960, %rd1893;
	or.b64  	%rd1962, %rd1961, %rd1959;
	add.s64 	%rd1963, %rd1962, %rd1958;
	add.s64 	%rd1964, %rd1963, %rd1952;
	xor.b64  	%rd1965, %rd1930, %rd1907;
	and.b64  	%rd1966, %rd1953, %rd1965;
	xor.b64  	%rd1967, %rd1966, %rd1907;
	add.s64 	%rd1968, %rd1882, %rd1967;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1288,%dummy}, %rd1953;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1289}, %rd1953;
	}
	shf.r.wrap.b32 	%r1290, %r1289, %r1288, 14;
	shf.r.wrap.b32 	%r1291, %r1288, %r1289, 14;
	mov.b64 	%rd1969, {%r1291, %r1290};
	shf.r.wrap.b32 	%r1292, %r1289, %r1288, 18;
	shf.r.wrap.b32 	%r1293, %r1288, %r1289, 18;
	mov.b64 	%rd1970, {%r1293, %r1292};
	xor.b64  	%rd1971, %rd1969, %rd1970;
	shf.l.wrap.b32 	%r1294, %r1288, %r1289, 23;
	shf.l.wrap.b32 	%r1295, %r1289, %r1288, 23;
	mov.b64 	%rd1972, {%r1295, %r1294};
	xor.b64  	%rd1973, %rd1971, %rd1972;
	add.s64 	%rd1974, %rd1968, %rd1973;
	add.s64 	%rd1975, %rd1974, 2608012711638119052;
	add.s64 	%rd1976, %rd1975, %rd1893;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1296,%dummy}, %rd1964;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1297}, %rd1964;
	}
	shf.r.wrap.b32 	%r1298, %r1297, %r1296, 28;
	shf.r.wrap.b32 	%r1299, %r1296, %r1297, 28;
	mov.b64 	%rd1977, {%r1299, %r1298};
	shf.l.wrap.b32 	%r1300, %r1296, %r1297, 30;
	shf.l.wrap.b32 	%r1301, %r1297, %r1296, 30;
	mov.b64 	%rd1978, {%r1301, %r1300};
	xor.b64  	%rd1979, %rd1977, %rd1978;
	shf.l.wrap.b32 	%r1302, %r1296, %r1297, 25;
	shf.l.wrap.b32 	%r1303, %r1297, %r1296, 25;
	mov.b64 	%rd1980, {%r1303, %r1302};
	xor.b64  	%rd1981, %rd1979, %rd1980;
	and.b64  	%rd1982, %rd1964, %rd1941;
	or.b64  	%rd1983, %rd1964, %rd1941;
	and.b64  	%rd1984, %rd1983, %rd1918;
	or.b64  	%rd1985, %rd1984, %rd1982;
	add.s64 	%rd1986, %rd1985, %rd1981;
	add.s64 	%rd1987, %rd1986, %rd1975;
	xor.b64  	%rd1988, %rd1953, %rd1930;
	and.b64  	%rd1989, %rd1976, %rd1988;
	xor.b64  	%rd1990, %rd1989, %rd1930;
	add.s64 	%rd1991, %rd1907, %rd1990;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1304,%dummy}, %rd1976;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1305}, %rd1976;
	}
	shf.r.wrap.b32 	%r1306, %r1305, %r1304, 14;
	shf.r.wrap.b32 	%r1307, %r1304, %r1305, 14;
	mov.b64 	%rd1992, {%r1307, %r1306};
	shf.r.wrap.b32 	%r1308, %r1305, %r1304, 18;
	shf.r.wrap.b32 	%r1309, %r1304, %r1305, 18;
	mov.b64 	%rd1993, {%r1309, %r1308};
	xor.b64  	%rd1994, %rd1992, %rd1993;
	shf.l.wrap.b32 	%r1310, %r1304, %r1305, 23;
	shf.l.wrap.b32 	%r1311, %r1305, %r1304, 23;
	mov.b64 	%rd1995, {%r1311, %r1310};
	xor.b64  	%rd1996, %rd1994, %rd1995;
	add.s64 	%rd1997, %rd1991, %rd1996;
	add.s64 	%rd1998, %rd1997, 6128411473006802146;
	add.s64 	%rd1999, %rd1998, %rd1918;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1312,%dummy}, %rd1987;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1313}, %rd1987;
	}
	shf.r.wrap.b32 	%r1314, %r1313, %r1312, 28;
	shf.r.wrap.b32 	%r1315, %r1312, %r1313, 28;
	mov.b64 	%rd2000, {%r1315, %r1314};
	shf.l.wrap.b32 	%r1316, %r1312, %r1313, 30;
	shf.l.wrap.b32 	%r1317, %r1313, %r1312, 30;
	mov.b64 	%rd2001, {%r1317, %r1316};
	xor.b64  	%rd2002, %rd2000, %rd2001;
	shf.l.wrap.b32 	%r1318, %r1312, %r1313, 25;
	shf.l.wrap.b32 	%r1319, %r1313, %r1312, 25;
	mov.b64 	%rd2003, {%r1319, %r1318};
	xor.b64  	%rd2004, %rd2002, %rd2003;
	and.b64  	%rd2005, %rd1987, %rd1964;
	or.b64  	%rd2006, %rd1987, %rd1964;
	and.b64  	%rd2007, %rd2006, %rd1941;
	or.b64  	%rd2008, %rd2007, %rd2005;
	add.s64 	%rd2009, %rd2008, %rd2004;
	add.s64 	%rd2010, %rd2009, %rd1998;
	xor.b64  	%rd2011, %rd1976, %rd1953;
	and.b64  	%rd2012, %rd1999, %rd2011;
	xor.b64  	%rd2013, %rd2012, %rd1953;
	add.s64 	%rd2014, %rd1930, %rd2013;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1320,%dummy}, %rd1999;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1321}, %rd1999;
	}
	shf.r.wrap.b32 	%r1322, %r1321, %r1320, 14;
	shf.r.wrap.b32 	%r1323, %r1320, %r1321, 14;
	mov.b64 	%rd2015, {%r1323, %r1322};
	shf.r.wrap.b32 	%r1324, %r1321, %r1320, 18;
	shf.r.wrap.b32 	%r1325, %r1320, %r1321, 18;
	mov.b64 	%rd2016, {%r1325, %r1324};
	xor.b64  	%rd2017, %rd2015, %rd2016;
	shf.l.wrap.b32 	%r1326, %r1320, %r1321, 23;
	shf.l.wrap.b32 	%r1327, %r1321, %r1320, 23;
	mov.b64 	%rd2018, {%r1327, %r1326};
	xor.b64  	%rd2019, %rd2017, %rd2018;
	add.s64 	%rd2020, %rd2014, %rd2019;
	add.s64 	%rd2021, %rd2020, 8268148722764581231;
	add.s64 	%rd2022, %rd2021, %rd1941;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1328,%dummy}, %rd2010;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1329}, %rd2010;
	}
	shf.r.wrap.b32 	%r1330, %r1329, %r1328, 28;
	shf.r.wrap.b32 	%r1331, %r1328, %r1329, 28;
	mov.b64 	%rd2023, {%r1331, %r1330};
	shf.l.wrap.b32 	%r1332, %r1328, %r1329, 30;
	shf.l.wrap.b32 	%r1333, %r1329, %r1328, 30;
	mov.b64 	%rd2024, {%r1333, %r1332};
	xor.b64  	%rd2025, %rd2023, %rd2024;
	shf.l.wrap.b32 	%r1334, %r1328, %r1329, 25;
	shf.l.wrap.b32 	%r1335, %r1329, %r1328, 25;
	mov.b64 	%rd2026, {%r1335, %r1334};
	xor.b64  	%rd2027, %rd2025, %rd2026;
	and.b64  	%rd2028, %rd2010, %rd1987;
	or.b64  	%rd2029, %rd2010, %rd1987;
	and.b64  	%rd2030, %rd2029, %rd1964;
	or.b64  	%rd2031, %rd2030, %rd2028;
	add.s64 	%rd2032, %rd2031, %rd2027;
	add.s64 	%rd2033, %rd2032, %rd2021;
	xor.b64  	%rd2034, %rd1999, %rd1976;
	and.b64  	%rd2035, %rd2022, %rd2034;
	xor.b64  	%rd2036, %rd2035, %rd1976;
	add.s64 	%rd2037, %rd1953, %rd2036;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1336,%dummy}, %rd2022;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1337}, %rd2022;
	}
	shf.r.wrap.b32 	%r1338, %r1337, %r1336, 14;
	shf.r.wrap.b32 	%r1339, %r1336, %r1337, 14;
	mov.b64 	%rd2038, {%r1339, %r1338};
	shf.r.wrap.b32 	%r1340, %r1337, %r1336, 18;
	shf.r.wrap.b32 	%r1341, %r1336, %r1337, 18;
	mov.b64 	%rd2039, {%r1341, %r1340};
	xor.b64  	%rd2040, %rd2038, %rd2039;
	shf.l.wrap.b32 	%r1342, %r1336, %r1337, 23;
	shf.l.wrap.b32 	%r1343, %r1337, %r1336, 23;
	mov.b64 	%rd2041, {%r1343, %r1342};
	xor.b64  	%rd2042, %rd2040, %rd2041;
	add.s64 	%rd2043, %rd2037, %rd2042;
	add.s64 	%rd2044, %rd2043, -9160688886553864527;
	add.s64 	%rd2045, %rd2044, %rd1964;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1344,%dummy}, %rd2033;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1345}, %rd2033;
	}
	shf.r.wrap.b32 	%r1346, %r1345, %r1344, 28;
	shf.r.wrap.b32 	%r1347, %r1344, %r1345, 28;
	mov.b64 	%rd2046, {%r1347, %r1346};
	shf.l.wrap.b32 	%r1348, %r1344, %r1345, 30;
	shf.l.wrap.b32 	%r1349, %r1345, %r1344, 30;
	mov.b64 	%rd2047, {%r1349, %r1348};
	xor.b64  	%rd2048, %rd2046, %rd2047;
	shf.l.wrap.b32 	%r1350, %r1344, %r1345, 25;
	shf.l.wrap.b32 	%r1351, %r1345, %r1344, 25;
	mov.b64 	%rd2049, {%r1351, %r1350};
	xor.b64  	%rd2050, %rd2048, %rd2049;
	and.b64  	%rd2051, %rd2033, %rd2010;
	or.b64  	%rd2052, %rd2033, %rd2010;
	and.b64  	%rd2053, %rd2052, %rd1987;
	or.b64  	%rd2054, %rd2053, %rd2051;
	add.s64 	%rd2055, %rd2054, %rd2050;
	add.s64 	%rd2056, %rd2055, %rd2044;
	xor.b64  	%rd2057, %rd2022, %rd1999;
	and.b64  	%rd2058, %rd2045, %rd2057;
	xor.b64  	%rd2059, %rd2058, %rd1999;
	add.s64 	%rd2060, %rd1976, %rd2059;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1352,%dummy}, %rd2045;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1353}, %rd2045;
	}
	shf.r.wrap.b32 	%r1354, %r1353, %r1352, 14;
	shf.r.wrap.b32 	%r1355, %r1352, %r1353, 14;
	mov.b64 	%rd2061, {%r1355, %r1354};
	shf.r.wrap.b32 	%r1356, %r1353, %r1352, 18;
	shf.r.wrap.b32 	%r1357, %r1352, %r1353, 18;
	mov.b64 	%rd2062, {%r1357, %r1356};
	xor.b64  	%rd2063, %rd2061, %rd2062;
	shf.l.wrap.b32 	%r1358, %r1352, %r1353, 23;
	shf.l.wrap.b32 	%r1359, %r1353, %r1352, 23;
	mov.b64 	%rd2064, {%r1359, %r1358};
	xor.b64  	%rd2065, %rd2063, %rd2064;
	add.s64 	%rd2066, %rd2060, %rd2065;
	add.s64 	%rd2067, %rd2066, -7215885187991268811;
	add.s64 	%rd2068, %rd2067, %rd1987;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1360,%dummy}, %rd2056;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1361}, %rd2056;
	}
	shf.r.wrap.b32 	%r1362, %r1361, %r1360, 28;
	shf.r.wrap.b32 	%r1363, %r1360, %r1361, 28;
	mov.b64 	%rd2069, {%r1363, %r1362};
	shf.l.wrap.b32 	%r1364, %r1360, %r1361, 30;
	shf.l.wrap.b32 	%r1365, %r1361, %r1360, 30;
	mov.b64 	%rd2070, {%r1365, %r1364};
	xor.b64  	%rd2071, %rd2069, %rd2070;
	shf.l.wrap.b32 	%r1366, %r1360, %r1361, 25;
	shf.l.wrap.b32 	%r1367, %r1361, %r1360, 25;
	mov.b64 	%rd2072, {%r1367, %r1366};
	xor.b64  	%rd2073, %rd2071, %rd2072;
	and.b64  	%rd2074, %rd2056, %rd2033;
	or.b64  	%rd2075, %rd2056, %rd2033;
	and.b64  	%rd2076, %rd2075, %rd2010;
	or.b64  	%rd2077, %rd2076, %rd2074;
	add.s64 	%rd2078, %rd2077, %rd2073;
	add.s64 	%rd2079, %rd2078, %rd2067;
	xor.b64  	%rd2080, %rd2045, %rd2022;
	and.b64  	%rd2081, %rd2068, %rd2080;
	xor.b64  	%rd2082, %rd2081, %rd2022;
	add.s64 	%rd2083, %rd1999, %rd2082;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1368,%dummy}, %rd2068;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1369}, %rd2068;
	}
	shf.r.wrap.b32 	%r1370, %r1369, %r1368, 14;
	shf.r.wrap.b32 	%r1371, %r1368, %r1369, 14;
	mov.b64 	%rd2084, {%r1371, %r1370};
	shf.r.wrap.b32 	%r1372, %r1369, %r1368, 18;
	shf.r.wrap.b32 	%r1373, %r1368, %r1369, 18;
	mov.b64 	%rd2085, {%r1373, %r1372};
	xor.b64  	%rd2086, %rd2084, %rd2085;
	shf.l.wrap.b32 	%r1374, %r1368, %r1369, 23;
	shf.l.wrap.b32 	%r1375, %r1369, %r1368, 23;
	mov.b64 	%rd2087, {%r1375, %r1374};
	xor.b64  	%rd2088, %rd2086, %rd2087;
	add.s64 	%rd2089, %rd2083, %rd2088;
	add.s64 	%rd2090, %rd2089, -4495734319001031532;
	add.s64 	%rd2091, %rd2090, %rd2010;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1376,%dummy}, %rd2079;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1377}, %rd2079;
	}
	shf.r.wrap.b32 	%r1378, %r1377, %r1376, 28;
	shf.r.wrap.b32 	%r1379, %r1376, %r1377, 28;
	mov.b64 	%rd2092, {%r1379, %r1378};
	shf.l.wrap.b32 	%r1380, %r1376, %r1377, 30;
	shf.l.wrap.b32 	%r1381, %r1377, %r1376, 30;
	mov.b64 	%rd2093, {%r1381, %r1380};
	xor.b64  	%rd2094, %rd2092, %rd2093;
	shf.l.wrap.b32 	%r1382, %r1376, %r1377, 25;
	shf.l.wrap.b32 	%r1383, %r1377, %r1376, 25;
	mov.b64 	%rd2095, {%r1383, %r1382};
	xor.b64  	%rd2096, %rd2094, %rd2095;
	and.b64  	%rd2097, %rd2079, %rd2056;
	or.b64  	%rd2098, %rd2079, %rd2056;
	and.b64  	%rd2099, %rd2098, %rd2033;
	or.b64  	%rd2100, %rd2099, %rd2097;
	add.s64 	%rd2101, %rd2100, %rd2096;
	add.s64 	%rd2102, %rd2101, %rd2090;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1384,%dummy}, %rd1752;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1385}, %rd1752;
	}
	shf.r.wrap.b32 	%r1386, %r1385, %r1384, 1;
	shf.r.wrap.b32 	%r1387, %r1384, %r1385, 1;
	mov.b64 	%rd2103, {%r1387, %r1386};
	shf.r.wrap.b32 	%r1388, %r1385, %r1384, 8;
	shf.r.wrap.b32 	%r1389, %r1384, %r1385, 8;
	mov.b64 	%rd2104, {%r1389, %r1388};
	xor.b64  	%rd2105, %rd2103, %rd2104;
	shr.u64 	%rd2106, %rd1752, 7;
	xor.b64  	%rd2107, %rd2105, %rd2106;
	add.s64 	%rd2108, %rd1736, %rd35;
	add.s64 	%rd3256, %rd2108, %rd2107;
	add.s64 	%rd2109, %rd3256, %rd2022;
	xor.b64  	%rd2110, %rd2068, %rd2045;
	and.b64  	%rd2111, %rd2091, %rd2110;
	xor.b64  	%rd2112, %rd2111, %rd2045;
	add.s64 	%rd2113, %rd2109, %rd2112;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1390,%dummy}, %rd2091;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1391}, %rd2091;
	}
	shf.r.wrap.b32 	%r1392, %r1391, %r1390, 14;
	shf.r.wrap.b32 	%r1393, %r1390, %r1391, 14;
	mov.b64 	%rd2114, {%r1393, %r1392};
	shf.r.wrap.b32 	%r1394, %r1391, %r1390, 18;
	shf.r.wrap.b32 	%r1395, %r1390, %r1391, 18;
	mov.b64 	%rd2115, {%r1395, %r1394};
	xor.b64  	%rd2116, %rd2114, %rd2115;
	shf.l.wrap.b32 	%r1396, %r1390, %r1391, 23;
	shf.l.wrap.b32 	%r1397, %r1391, %r1390, 23;
	mov.b64 	%rd2117, {%r1397, %r1396};
	xor.b64  	%rd2118, %rd2116, %rd2117;
	add.s64 	%rd2119, %rd2113, %rd2118;
	add.s64 	%rd2120, %rd2119, -1973867731355612462;
	add.s64 	%rd2121, %rd2120, %rd2033;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1398,%dummy}, %rd2102;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1399}, %rd2102;
	}
	shf.r.wrap.b32 	%r1400, %r1399, %r1398, 28;
	shf.r.wrap.b32 	%r1401, %r1398, %r1399, 28;
	mov.b64 	%rd2122, {%r1401, %r1400};
	shf.l.wrap.b32 	%r1402, %r1398, %r1399, 30;
	shf.l.wrap.b32 	%r1403, %r1399, %r1398, 30;
	mov.b64 	%rd2123, {%r1403, %r1402};
	xor.b64  	%rd2124, %rd2122, %rd2123;
	shf.l.wrap.b32 	%r1404, %r1398, %r1399, 25;
	shf.l.wrap.b32 	%r1405, %r1399, %r1398, 25;
	mov.b64 	%rd2125, {%r1405, %r1404};
	xor.b64  	%rd2126, %rd2124, %rd2125;
	and.b64  	%rd2127, %rd2102, %rd2079;
	or.b64  	%rd2128, %rd2102, %rd2079;
	and.b64  	%rd2129, %rd2128, %rd2056;
	or.b64  	%rd2130, %rd2129, %rd2127;
	add.s64 	%rd2131, %rd2130, %rd2126;
	add.s64 	%rd2132, %rd2131, %rd2120;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1406,%dummy}, %rd1777;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1407}, %rd1777;
	}
	shf.r.wrap.b32 	%r1408, %r1407, %r1406, 1;
	shf.r.wrap.b32 	%r1409, %r1406, %r1407, 1;
	mov.b64 	%rd2133, {%r1409, %r1408};
	shf.r.wrap.b32 	%r1410, %r1407, %r1406, 8;
	shf.r.wrap.b32 	%r1411, %r1406, %r1407, 8;
	mov.b64 	%rd2134, {%r1411, %r1410};
	xor.b64  	%rd2135, %rd2133, %rd2134;
	shr.u64 	%rd2136, %rd1777, 7;
	xor.b64  	%rd2137, %rd2135, %rd2136;
	add.s64 	%rd2138, %rd39, %rd1752;
	add.s64 	%rd3257, %rd2138, %rd2137;
	add.s64 	%rd2139, %rd3257, %rd2045;
	xor.b64  	%rd2140, %rd2091, %rd2068;
	and.b64  	%rd2141, %rd2121, %rd2140;
	xor.b64  	%rd2142, %rd2141, %rd2068;
	add.s64 	%rd2143, %rd2139, %rd2142;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1412,%dummy}, %rd2121;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1413}, %rd2121;
	}
	shf.r.wrap.b32 	%r1414, %r1413, %r1412, 14;
	shf.r.wrap.b32 	%r1415, %r1412, %r1413, 14;
	mov.b64 	%rd2144, {%r1415, %r1414};
	shf.r.wrap.b32 	%r1416, %r1413, %r1412, 18;
	shf.r.wrap.b32 	%r1417, %r1412, %r1413, 18;
	mov.b64 	%rd2145, {%r1417, %r1416};
	xor.b64  	%rd2146, %rd2144, %rd2145;
	shf.l.wrap.b32 	%r1418, %r1412, %r1413, 23;
	shf.l.wrap.b32 	%r1419, %r1413, %r1412, 23;
	mov.b64 	%rd2147, {%r1419, %r1418};
	xor.b64  	%rd2148, %rd2146, %rd2147;
	add.s64 	%rd2149, %rd2143, %rd2148;
	add.s64 	%rd2150, %rd2149, -1171420211273849373;
	add.s64 	%rd2151, %rd2150, %rd2056;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1420,%dummy}, %rd2132;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1421}, %rd2132;
	}
	shf.r.wrap.b32 	%r1422, %r1421, %r1420, 28;
	shf.r.wrap.b32 	%r1423, %r1420, %r1421, 28;
	mov.b64 	%rd2152, {%r1423, %r1422};
	shf.l.wrap.b32 	%r1424, %r1420, %r1421, 30;
	shf.l.wrap.b32 	%r1425, %r1421, %r1420, 30;
	mov.b64 	%rd2153, {%r1425, %r1424};
	xor.b64  	%rd2154, %rd2152, %rd2153;
	shf.l.wrap.b32 	%r1426, %r1420, %r1421, 25;
	shf.l.wrap.b32 	%r1427, %r1421, %r1420, 25;
	mov.b64 	%rd2155, {%r1427, %r1426};
	xor.b64  	%rd2156, %rd2154, %rd2155;
	and.b64  	%rd2157, %rd2132, %rd2102;
	or.b64  	%rd2158, %rd2132, %rd2102;
	and.b64  	%rd2159, %rd2158, %rd2079;
	or.b64  	%rd2160, %rd2159, %rd2157;
	add.s64 	%rd2161, %rd2160, %rd2156;
	add.s64 	%rd2162, %rd2161, %rd2150;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1428,%dummy}, %rd3256;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1429}, %rd3256;
	}
	shf.r.wrap.b32 	%r1430, %r1429, %r1428, 19;
	shf.r.wrap.b32 	%r1431, %r1428, %r1429, 19;
	mov.b64 	%rd2163, {%r1431, %r1430};
	shf.l.wrap.b32 	%r1432, %r1428, %r1429, 3;
	shf.l.wrap.b32 	%r1433, %r1429, %r1428, 3;
	mov.b64 	%rd2164, {%r1433, %r1432};
	xor.b64  	%rd2165, %rd2163, %rd2164;
	shr.u64 	%rd2166, %rd3256, 6;
	xor.b64  	%rd2167, %rd2165, %rd2166;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1434,%dummy}, %rd1802;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1435}, %rd1802;
	}
	shf.r.wrap.b32 	%r1436, %r1435, %r1434, 1;
	shf.r.wrap.b32 	%r1437, %r1434, %r1435, 1;
	mov.b64 	%rd2168, {%r1437, %r1436};
	shf.r.wrap.b32 	%r1438, %r1435, %r1434, 8;
	shf.r.wrap.b32 	%r1439, %r1434, %r1435, 8;
	mov.b64 	%rd2169, {%r1439, %r1438};
	xor.b64  	%rd2170, %rd2168, %rd2169;
	shr.u64 	%rd2171, %rd1802, 7;
	xor.b64  	%rd2172, %rd2170, %rd2171;
	add.s64 	%rd2173, %rd2167, %rd1777;
	add.s64 	%rd3253, %rd2173, %rd2172;
	add.s64 	%rd2174, %rd3253, %rd2068;
	xor.b64  	%rd2175, %rd2121, %rd2091;
	and.b64  	%rd2176, %rd2151, %rd2175;
	xor.b64  	%rd2177, %rd2176, %rd2091;
	add.s64 	%rd2178, %rd2174, %rd2177;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1440,%dummy}, %rd2151;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1441}, %rd2151;
	}
	shf.r.wrap.b32 	%r1442, %r1441, %r1440, 14;
	shf.r.wrap.b32 	%r1443, %r1440, %r1441, 14;
	mov.b64 	%rd2179, {%r1443, %r1442};
	shf.r.wrap.b32 	%r1444, %r1441, %r1440, 18;
	shf.r.wrap.b32 	%r1445, %r1440, %r1441, 18;
	mov.b64 	%rd2180, {%r1445, %r1444};
	xor.b64  	%rd2181, %rd2179, %rd2180;
	shf.l.wrap.b32 	%r1446, %r1440, %r1441, 23;
	shf.l.wrap.b32 	%r1447, %r1441, %r1440, 23;
	mov.b64 	%rd2182, {%r1447, %r1446};
	xor.b64  	%rd2183, %rd2181, %rd2182;
	add.s64 	%rd2184, %rd2178, %rd2183;
	add.s64 	%rd2185, %rd2184, 1135362057144423861;
	add.s64 	%rd2186, %rd2185, %rd2079;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1448,%dummy}, %rd2162;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1449}, %rd2162;
	}
	shf.r.wrap.b32 	%r1450, %r1449, %r1448, 28;
	shf.r.wrap.b32 	%r1451, %r1448, %r1449, 28;
	mov.b64 	%rd2187, {%r1451, %r1450};
	shf.l.wrap.b32 	%r1452, %r1448, %r1449, 30;
	shf.l.wrap.b32 	%r1453, %r1449, %r1448, 30;
	mov.b64 	%rd2188, {%r1453, %r1452};
	xor.b64  	%rd2189, %rd2187, %rd2188;
	shf.l.wrap.b32 	%r1454, %r1448, %r1449, 25;
	shf.l.wrap.b32 	%r1455, %r1449, %r1448, 25;
	mov.b64 	%rd2190, {%r1455, %r1454};
	xor.b64  	%rd2191, %rd2189, %rd2190;
	and.b64  	%rd2192, %rd2162, %rd2132;
	or.b64  	%rd2193, %rd2162, %rd2132;
	and.b64  	%rd2194, %rd2193, %rd2102;
	or.b64  	%rd2195, %rd2194, %rd2192;
	add.s64 	%rd2196, %rd2195, %rd2191;
	add.s64 	%rd2197, %rd2196, %rd2185;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1456,%dummy}, %rd3257;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1457}, %rd3257;
	}
	shf.r.wrap.b32 	%r1458, %r1457, %r1456, 19;
	shf.r.wrap.b32 	%r1459, %r1456, %r1457, 19;
	mov.b64 	%rd2198, {%r1459, %r1458};
	shf.l.wrap.b32 	%r1460, %r1456, %r1457, 3;
	shf.l.wrap.b32 	%r1461, %r1457, %r1456, 3;
	mov.b64 	%rd2199, {%r1461, %r1460};
	xor.b64  	%rd2200, %rd2198, %rd2199;
	shr.u64 	%rd2201, %rd3257, 6;
	xor.b64  	%rd2202, %rd2200, %rd2201;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1462,%dummy}, %rd1819;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1463}, %rd1819;
	}
	shf.r.wrap.b32 	%r1464, %r1463, %r1462, 1;
	shf.r.wrap.b32 	%r1465, %r1462, %r1463, 1;
	mov.b64 	%rd2203, {%r1465, %r1464};
	shf.r.wrap.b32 	%r1466, %r1463, %r1462, 8;
	shf.r.wrap.b32 	%r1467, %r1462, %r1463, 8;
	mov.b64 	%rd2204, {%r1467, %r1466};
	xor.b64  	%rd2205, %rd2203, %rd2204;
	shr.u64 	%rd2206, %rd1819, 7;
	xor.b64  	%rd2207, %rd2205, %rd2206;
	add.s64 	%rd2208, %rd2202, %rd1802;
	add.s64 	%rd3251, %rd2208, %rd2207;
	add.s64 	%rd2209, %rd3251, %rd2091;
	xor.b64  	%rd2210, %rd2151, %rd2121;
	and.b64  	%rd2211, %rd2186, %rd2210;
	xor.b64  	%rd2212, %rd2211, %rd2121;
	add.s64 	%rd2213, %rd2209, %rd2212;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1468,%dummy}, %rd2186;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1469}, %rd2186;
	}
	shf.r.wrap.b32 	%r1470, %r1469, %r1468, 14;
	shf.r.wrap.b32 	%r1471, %r1468, %r1469, 14;
	mov.b64 	%rd2214, {%r1471, %r1470};
	shf.r.wrap.b32 	%r1472, %r1469, %r1468, 18;
	shf.r.wrap.b32 	%r1473, %r1468, %r1469, 18;
	mov.b64 	%rd2215, {%r1473, %r1472};
	xor.b64  	%rd2216, %rd2214, %rd2215;
	shf.l.wrap.b32 	%r1474, %r1468, %r1469, 23;
	shf.l.wrap.b32 	%r1475, %r1469, %r1468, 23;
	mov.b64 	%rd2217, {%r1475, %r1474};
	xor.b64  	%rd2218, %rd2216, %rd2217;
	add.s64 	%rd2219, %rd2213, %rd2218;
	add.s64 	%rd2220, %rd2219, 2597628984639134821;
	add.s64 	%rd2221, %rd2220, %rd2102;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1476,%dummy}, %rd2197;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1477}, %rd2197;
	}
	shf.r.wrap.b32 	%r1478, %r1477, %r1476, 28;
	shf.r.wrap.b32 	%r1479, %r1476, %r1477, 28;
	mov.b64 	%rd2222, {%r1479, %r1478};
	shf.l.wrap.b32 	%r1480, %r1476, %r1477, 30;
	shf.l.wrap.b32 	%r1481, %r1477, %r1476, 30;
	mov.b64 	%rd2223, {%r1481, %r1480};
	xor.b64  	%rd2224, %rd2222, %rd2223;
	shf.l.wrap.b32 	%r1482, %r1476, %r1477, 25;
	shf.l.wrap.b32 	%r1483, %r1477, %r1476, 25;
	mov.b64 	%rd2225, {%r1483, %r1482};
	xor.b64  	%rd2226, %rd2224, %rd2225;
	and.b64  	%rd2227, %rd2197, %rd2162;
	or.b64  	%rd2228, %rd2197, %rd2162;
	and.b64  	%rd2229, %rd2228, %rd2132;
	or.b64  	%rd2230, %rd2229, %rd2227;
	add.s64 	%rd2231, %rd2230, %rd2226;
	add.s64 	%rd2232, %rd2231, %rd2220;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1484,%dummy}, %rd3253;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1485}, %rd3253;
	}
	shf.r.wrap.b32 	%r1486, %r1485, %r1484, 19;
	shf.r.wrap.b32 	%r1487, %r1484, %r1485, 19;
	mov.b64 	%rd2233, {%r1487, %r1486};
	shf.l.wrap.b32 	%r1488, %r1484, %r1485, 3;
	shf.l.wrap.b32 	%r1489, %r1485, %r1484, 3;
	mov.b64 	%rd2234, {%r1489, %r1488};
	xor.b64  	%rd2235, %rd2233, %rd2234;
	shr.u64 	%rd2236, %rd3253, 6;
	xor.b64  	%rd2237, %rd2235, %rd2236;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1490,%dummy}, %rd1844;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1491}, %rd1844;
	}
	shf.r.wrap.b32 	%r1492, %r1491, %r1490, 1;
	shf.r.wrap.b32 	%r1493, %r1490, %r1491, 1;
	mov.b64 	%rd2238, {%r1493, %r1492};
	shf.r.wrap.b32 	%r1494, %r1491, %r1490, 8;
	shf.r.wrap.b32 	%r1495, %r1490, %r1491, 8;
	mov.b64 	%rd2239, {%r1495, %r1494};
	xor.b64  	%rd2240, %rd2238, %rd2239;
	shr.u64 	%rd2241, %rd1844, 7;
	xor.b64  	%rd2242, %rd2240, %rd2241;
	add.s64 	%rd2243, %rd2237, %rd1819;
	add.s64 	%rd3249, %rd2243, %rd2242;
	add.s64 	%rd2244, %rd3249, %rd2121;
	xor.b64  	%rd2245, %rd2186, %rd2151;
	and.b64  	%rd2246, %rd2221, %rd2245;
	xor.b64  	%rd2247, %rd2246, %rd2151;
	add.s64 	%rd2248, %rd2244, %rd2247;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1496,%dummy}, %rd2221;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1497}, %rd2221;
	}
	shf.r.wrap.b32 	%r1498, %r1497, %r1496, 14;
	shf.r.wrap.b32 	%r1499, %r1496, %r1497, 14;
	mov.b64 	%rd2249, {%r1499, %r1498};
	shf.r.wrap.b32 	%r1500, %r1497, %r1496, 18;
	shf.r.wrap.b32 	%r1501, %r1496, %r1497, 18;
	mov.b64 	%rd2250, {%r1501, %r1500};
	xor.b64  	%rd2251, %rd2249, %rd2250;
	shf.l.wrap.b32 	%r1502, %r1496, %r1497, 23;
	shf.l.wrap.b32 	%r1503, %r1497, %r1496, 23;
	mov.b64 	%rd2252, {%r1503, %r1502};
	xor.b64  	%rd2253, %rd2251, %rd2252;
	add.s64 	%rd2254, %rd2248, %rd2253;
	add.s64 	%rd2255, %rd2254, 3308224258029322869;
	add.s64 	%rd2256, %rd2255, %rd2132;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1504,%dummy}, %rd2232;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1505}, %rd2232;
	}
	shf.r.wrap.b32 	%r1506, %r1505, %r1504, 28;
	shf.r.wrap.b32 	%r1507, %r1504, %r1505, 28;
	mov.b64 	%rd2257, {%r1507, %r1506};
	shf.l.wrap.b32 	%r1508, %r1504, %r1505, 30;
	shf.l.wrap.b32 	%r1509, %r1505, %r1504, 30;
	mov.b64 	%rd2258, {%r1509, %r1508};
	xor.b64  	%rd2259, %rd2257, %rd2258;
	shf.l.wrap.b32 	%r1510, %r1504, %r1505, 25;
	shf.l.wrap.b32 	%r1511, %r1505, %r1504, 25;
	mov.b64 	%rd2260, {%r1511, %r1510};
	xor.b64  	%rd2261, %rd2259, %rd2260;
	and.b64  	%rd2262, %rd2232, %rd2197;
	or.b64  	%rd2263, %rd2232, %rd2197;
	and.b64  	%rd2264, %rd2263, %rd2162;
	or.b64  	%rd2265, %rd2264, %rd2262;
	add.s64 	%rd2266, %rd2265, %rd2261;
	add.s64 	%rd2267, %rd2266, %rd2255;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1512,%dummy}, %rd3251;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1513}, %rd3251;
	}
	shf.r.wrap.b32 	%r1514, %r1513, %r1512, 19;
	shf.r.wrap.b32 	%r1515, %r1512, %r1513, 19;
	mov.b64 	%rd2268, {%r1515, %r1514};
	shf.l.wrap.b32 	%r1516, %r1512, %r1513, 3;
	shf.l.wrap.b32 	%r1517, %r1513, %r1512, 3;
	mov.b64 	%rd2269, {%r1517, %r1516};
	xor.b64  	%rd2270, %rd2268, %rd2269;
	shr.u64 	%rd2271, %rd3251, 6;
	xor.b64  	%rd2272, %rd2270, %rd2271;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1518,%dummy}, %rd1869;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1519}, %rd1869;
	}
	shf.r.wrap.b32 	%r1520, %r1519, %r1518, 1;
	shf.r.wrap.b32 	%r1521, %r1518, %r1519, 1;
	mov.b64 	%rd2273, {%r1521, %r1520};
	shf.r.wrap.b32 	%r1522, %r1519, %r1518, 8;
	shf.r.wrap.b32 	%r1523, %r1518, %r1519, 8;
	mov.b64 	%rd2274, {%r1523, %r1522};
	xor.b64  	%rd2275, %rd2273, %rd2274;
	shr.u64 	%rd2276, %rd1869, 7;
	xor.b64  	%rd2277, %rd2275, %rd2276;
	add.s64 	%rd2278, %rd2272, %rd1844;
	add.s64 	%rd3247, %rd2278, %rd2277;
	add.s64 	%rd2279, %rd3247, %rd2151;
	xor.b64  	%rd2280, %rd2221, %rd2186;
	and.b64  	%rd2281, %rd2256, %rd2280;
	xor.b64  	%rd2282, %rd2281, %rd2186;
	add.s64 	%rd2283, %rd2279, %rd2282;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1524,%dummy}, %rd2256;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1525}, %rd2256;
	}
	shf.r.wrap.b32 	%r1526, %r1525, %r1524, 14;
	shf.r.wrap.b32 	%r1527, %r1524, %r1525, 14;
	mov.b64 	%rd2284, {%r1527, %r1526};
	shf.r.wrap.b32 	%r1528, %r1525, %r1524, 18;
	shf.r.wrap.b32 	%r1529, %r1524, %r1525, 18;
	mov.b64 	%rd2285, {%r1529, %r1528};
	xor.b64  	%rd2286, %rd2284, %rd2285;
	shf.l.wrap.b32 	%r1530, %r1524, %r1525, 23;
	shf.l.wrap.b32 	%r1531, %r1525, %r1524, 23;
	mov.b64 	%rd2287, {%r1531, %r1530};
	xor.b64  	%rd2288, %rd2286, %rd2287;
	add.s64 	%rd2289, %rd2283, %rd2288;
	add.s64 	%rd2290, %rd2289, 5365058923640841347;
	add.s64 	%rd2291, %rd2290, %rd2162;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1532,%dummy}, %rd2267;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1533}, %rd2267;
	}
	shf.r.wrap.b32 	%r1534, %r1533, %r1532, 28;
	shf.r.wrap.b32 	%r1535, %r1532, %r1533, 28;
	mov.b64 	%rd2292, {%r1535, %r1534};
	shf.l.wrap.b32 	%r1536, %r1532, %r1533, 30;
	shf.l.wrap.b32 	%r1537, %r1533, %r1532, 30;
	mov.b64 	%rd2293, {%r1537, %r1536};
	xor.b64  	%rd2294, %rd2292, %rd2293;
	shf.l.wrap.b32 	%r1538, %r1532, %r1533, 25;
	shf.l.wrap.b32 	%r1539, %r1533, %r1532, 25;
	mov.b64 	%rd2295, {%r1539, %r1538};
	xor.b64  	%rd2296, %rd2294, %rd2295;
	and.b64  	%rd2297, %rd2267, %rd2232;
	or.b64  	%rd2298, %rd2267, %rd2232;
	and.b64  	%rd2299, %rd2298, %rd2197;
	or.b64  	%rd2300, %rd2299, %rd2297;
	add.s64 	%rd2301, %rd2300, %rd2296;
	add.s64 	%rd2302, %rd2301, %rd2290;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1540,%dummy}, %rd3249;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1541}, %rd3249;
	}
	shf.r.wrap.b32 	%r1542, %r1541, %r1540, 19;
	shf.r.wrap.b32 	%r1543, %r1540, %r1541, 19;
	mov.b64 	%rd2303, {%r1543, %r1542};
	shf.l.wrap.b32 	%r1544, %r1540, %r1541, 3;
	shf.l.wrap.b32 	%r1545, %r1541, %r1540, 3;
	mov.b64 	%rd2304, {%r1545, %r1544};
	xor.b64  	%rd2305, %rd2303, %rd2304;
	shr.u64 	%rd2306, %rd3249, 6;
	xor.b64  	%rd2307, %rd2305, %rd2306;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1546,%dummy}, %rd1894;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1547}, %rd1894;
	}
	shf.r.wrap.b32 	%r1548, %r1547, %r1546, 1;
	shf.r.wrap.b32 	%r1549, %r1546, %r1547, 1;
	mov.b64 	%rd2308, {%r1549, %r1548};
	shf.r.wrap.b32 	%r1550, %r1547, %r1546, 8;
	shf.r.wrap.b32 	%r1551, %r1546, %r1547, 8;
	mov.b64 	%rd2309, {%r1551, %r1550};
	xor.b64  	%rd2310, %rd2308, %rd2309;
	shr.u64 	%rd2311, %rd1894, 7;
	xor.b64  	%rd2312, %rd2310, %rd2311;
	add.s64 	%rd2313, %rd2307, %rd1869;
	add.s64 	%rd2314, %rd2313, %rd2312;
	add.s64 	%rd3245, %rd2314, 1536;
	add.s64 	%rd2315, %rd3245, %rd2186;
	xor.b64  	%rd2316, %rd2256, %rd2221;
	and.b64  	%rd2317, %rd2291, %rd2316;
	xor.b64  	%rd2318, %rd2317, %rd2221;
	add.s64 	%rd2319, %rd2315, %rd2318;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1552,%dummy}, %rd2291;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1553}, %rd2291;
	}
	shf.r.wrap.b32 	%r1554, %r1553, %r1552, 14;
	shf.r.wrap.b32 	%r1555, %r1552, %r1553, 14;
	mov.b64 	%rd2320, {%r1555, %r1554};
	shf.r.wrap.b32 	%r1556, %r1553, %r1552, 18;
	shf.r.wrap.b32 	%r1557, %r1552, %r1553, 18;
	mov.b64 	%rd2321, {%r1557, %r1556};
	xor.b64  	%rd2322, %rd2320, %rd2321;
	shf.l.wrap.b32 	%r1558, %r1552, %r1553, 23;
	shf.l.wrap.b32 	%r1559, %r1553, %r1552, 23;
	mov.b64 	%rd2323, {%r1559, %r1558};
	xor.b64  	%rd2324, %rd2322, %rd2323;
	add.s64 	%rd2325, %rd2319, %rd2324;
	add.s64 	%rd2326, %rd2325, 6679025012923562964;
	add.s64 	%rd2327, %rd2326, %rd2197;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1560,%dummy}, %rd2302;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1561}, %rd2302;
	}
	shf.r.wrap.b32 	%r1562, %r1561, %r1560, 28;
	shf.r.wrap.b32 	%r1563, %r1560, %r1561, 28;
	mov.b64 	%rd2328, {%r1563, %r1562};
	shf.l.wrap.b32 	%r1564, %r1560, %r1561, 30;
	shf.l.wrap.b32 	%r1565, %r1561, %r1560, 30;
	mov.b64 	%rd2329, {%r1565, %r1564};
	xor.b64  	%rd2330, %rd2328, %rd2329;
	shf.l.wrap.b32 	%r1566, %r1560, %r1561, 25;
	shf.l.wrap.b32 	%r1567, %r1561, %r1560, 25;
	mov.b64 	%rd2331, {%r1567, %r1566};
	xor.b64  	%rd2332, %rd2330, %rd2331;
	and.b64  	%rd2333, %rd2302, %rd2267;
	or.b64  	%rd2334, %rd2302, %rd2267;
	and.b64  	%rd2335, %rd2334, %rd2232;
	or.b64  	%rd2336, %rd2335, %rd2333;
	add.s64 	%rd2337, %rd2336, %rd2332;
	add.s64 	%rd2338, %rd2337, %rd2326;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1568,%dummy}, %rd3247;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1569}, %rd3247;
	}
	shf.r.wrap.b32 	%r1570, %r1569, %r1568, 19;
	shf.r.wrap.b32 	%r1571, %r1568, %r1569, 19;
	mov.b64 	%rd2339, {%r1571, %r1570};
	shf.l.wrap.b32 	%r1572, %r1568, %r1569, 3;
	shf.l.wrap.b32 	%r1573, %r1569, %r1568, 3;
	mov.b64 	%rd2340, {%r1573, %r1572};
	xor.b64  	%rd2341, %rd2339, %rd2340;
	shr.u64 	%rd2342, %rd3247, 6;
	xor.b64  	%rd2343, %rd2341, %rd2342;
	add.s64 	%rd2344, %rd2343, %rd1894;
	add.s64 	%rd2345, %rd2344, %rd3256;
	add.s64 	%rd3244, %rd2345, %rd40;
	add.s64 	%rd2346, %rd3244, %rd2221;
	xor.b64  	%rd2347, %rd2291, %rd2256;
	and.b64  	%rd2348, %rd2327, %rd2347;
	xor.b64  	%rd2349, %rd2348, %rd2256;
	add.s64 	%rd2350, %rd2346, %rd2349;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1574,%dummy}, %rd2327;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1575}, %rd2327;
	}
	shf.r.wrap.b32 	%r1576, %r1575, %r1574, 14;
	shf.r.wrap.b32 	%r1577, %r1574, %r1575, 14;
	mov.b64 	%rd2351, {%r1577, %r1576};
	shf.r.wrap.b32 	%r1578, %r1575, %r1574, 18;
	shf.r.wrap.b32 	%r1579, %r1574, %r1575, 18;
	mov.b64 	%rd2352, {%r1579, %r1578};
	xor.b64  	%rd2353, %rd2351, %rd2352;
	shf.l.wrap.b32 	%r1580, %r1574, %r1575, 23;
	shf.l.wrap.b32 	%r1581, %r1575, %r1574, 23;
	mov.b64 	%rd2354, {%r1581, %r1580};
	xor.b64  	%rd2355, %rd2353, %rd2354;
	add.s64 	%rd2356, %rd2350, %rd2355;
	add.s64 	%rd2357, %rd2356, 8573033837759648693;
	add.s64 	%rd2358, %rd2357, %rd2232;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1582,%dummy}, %rd2338;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1583}, %rd2338;
	}
	shf.r.wrap.b32 	%r1584, %r1583, %r1582, 28;
	shf.r.wrap.b32 	%r1585, %r1582, %r1583, 28;
	mov.b64 	%rd2359, {%r1585, %r1584};
	shf.l.wrap.b32 	%r1586, %r1582, %r1583, 30;
	shf.l.wrap.b32 	%r1587, %r1583, %r1582, 30;
	mov.b64 	%rd2360, {%r1587, %r1586};
	xor.b64  	%rd2361, %rd2359, %rd2360;
	shf.l.wrap.b32 	%r1588, %r1582, %r1583, 25;
	shf.l.wrap.b32 	%r1589, %r1583, %r1582, 25;
	mov.b64 	%rd2362, {%r1589, %r1588};
	xor.b64  	%rd2363, %rd2361, %rd2362;
	and.b64  	%rd2364, %rd2338, %rd2302;
	or.b64  	%rd2365, %rd2338, %rd2302;
	and.b64  	%rd2366, %rd2365, %rd2267;
	or.b64  	%rd2367, %rd2366, %rd2364;
	add.s64 	%rd2368, %rd2367, %rd2363;
	add.s64 	%rd2369, %rd2368, %rd2357;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1590,%dummy}, %rd3245;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1591}, %rd3245;
	}
	shf.r.wrap.b32 	%r1592, %r1591, %r1590, 19;
	shf.r.wrap.b32 	%r1593, %r1590, %r1591, 19;
	mov.b64 	%rd2370, {%r1593, %r1592};
	shf.l.wrap.b32 	%r1594, %r1590, %r1591, 3;
	shf.l.wrap.b32 	%r1595, %r1591, %r1590, 3;
	mov.b64 	%rd2371, {%r1595, %r1594};
	xor.b64  	%rd2372, %rd2370, %rd2371;
	shr.u64 	%rd2373, %rd3245, 6;
	xor.b64  	%rd2374, %rd2372, %rd2373;
	add.s64 	%rd2375, %rd41, %rd3257;
	add.s64 	%rd3243, %rd2375, %rd2374;
	add.s64 	%rd2376, %rd3243, %rd2256;
	xor.b64  	%rd2377, %rd2327, %rd2291;
	and.b64  	%rd2378, %rd2358, %rd2377;
	xor.b64  	%rd2379, %rd2378, %rd2291;
	add.s64 	%rd2380, %rd2376, %rd2379;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1596,%dummy}, %rd2358;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1597}, %rd2358;
	}
	shf.r.wrap.b32 	%r1598, %r1597, %r1596, 14;
	shf.r.wrap.b32 	%r1599, %r1596, %r1597, 14;
	mov.b64 	%rd2381, {%r1599, %r1598};
	shf.r.wrap.b32 	%r1600, %r1597, %r1596, 18;
	shf.r.wrap.b32 	%r1601, %r1596, %r1597, 18;
	mov.b64 	%rd2382, {%r1601, %r1600};
	xor.b64  	%rd2383, %rd2381, %rd2382;
	shf.l.wrap.b32 	%r1602, %r1596, %r1597, 23;
	shf.l.wrap.b32 	%r1603, %r1597, %r1596, 23;
	mov.b64 	%rd2384, {%r1603, %r1602};
	xor.b64  	%rd2385, %rd2383, %rd2384;
	add.s64 	%rd2386, %rd2380, %rd2385;
	add.s64 	%rd2387, %rd2386, -7476448914759557205;
	add.s64 	%rd2388, %rd2387, %rd2267;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1604,%dummy}, %rd2369;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1605}, %rd2369;
	}
	shf.r.wrap.b32 	%r1606, %r1605, %r1604, 28;
	shf.r.wrap.b32 	%r1607, %r1604, %r1605, 28;
	mov.b64 	%rd2389, {%r1607, %r1606};
	shf.l.wrap.b32 	%r1608, %r1604, %r1605, 30;
	shf.l.wrap.b32 	%r1609, %r1605, %r1604, 30;
	mov.b64 	%rd2390, {%r1609, %r1608};
	xor.b64  	%rd2391, %rd2389, %rd2390;
	shf.l.wrap.b32 	%r1610, %r1604, %r1605, 25;
	shf.l.wrap.b32 	%r1611, %r1605, %r1604, 25;
	mov.b64 	%rd2392, {%r1611, %r1610};
	xor.b64  	%rd2393, %rd2391, %rd2392;
	and.b64  	%rd2394, %rd2369, %rd2338;
	or.b64  	%rd2395, %rd2369, %rd2338;
	and.b64  	%rd2396, %rd2395, %rd2302;
	or.b64  	%rd2397, %rd2396, %rd2394;
	add.s64 	%rd2398, %rd2397, %rd2393;
	add.s64 	%rd2399, %rd2398, %rd2387;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1612,%dummy}, %rd3244;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1613}, %rd3244;
	}
	shf.r.wrap.b32 	%r1614, %r1613, %r1612, 19;
	shf.r.wrap.b32 	%r1615, %r1612, %r1613, 19;
	mov.b64 	%rd2400, {%r1615, %r1614};
	shf.l.wrap.b32 	%r1616, %r1612, %r1613, 3;
	shf.l.wrap.b32 	%r1617, %r1613, %r1612, 3;
	mov.b64 	%rd2401, {%r1617, %r1616};
	xor.b64  	%rd2402, %rd2400, %rd2401;
	shr.u64 	%rd2403, %rd3244, 6;
	xor.b64  	%rd2404, %rd2402, %rd2403;
	add.s64 	%rd2405, %rd3253, %rd36;
	add.s64 	%rd3255, %rd2405, %rd2404;
	add.s64 	%rd2406, %rd3255, %rd2291;
	xor.b64  	%rd2407, %rd2358, %rd2327;
	and.b64  	%rd2408, %rd2388, %rd2407;
	xor.b64  	%rd2409, %rd2408, %rd2327;
	add.s64 	%rd2410, %rd2406, %rd2409;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1618,%dummy}, %rd2388;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1619}, %rd2388;
	}
	shf.r.wrap.b32 	%r1620, %r1619, %r1618, 14;
	shf.r.wrap.b32 	%r1621, %r1618, %r1619, 14;
	mov.b64 	%rd2411, {%r1621, %r1620};
	shf.r.wrap.b32 	%r1622, %r1619, %r1618, 18;
	shf.r.wrap.b32 	%r1623, %r1618, %r1619, 18;
	mov.b64 	%rd2412, {%r1623, %r1622};
	xor.b64  	%rd2413, %rd2411, %rd2412;
	shf.l.wrap.b32 	%r1624, %r1618, %r1619, 23;
	shf.l.wrap.b32 	%r1625, %r1619, %r1618, 23;
	mov.b64 	%rd2414, {%r1625, %r1624};
	xor.b64  	%rd2415, %rd2413, %rd2414;
	add.s64 	%rd2416, %rd2410, %rd2415;
	add.s64 	%rd2417, %rd2416, -6327057829258317296;
	add.s64 	%rd2418, %rd2417, %rd2302;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1626,%dummy}, %rd2399;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1627}, %rd2399;
	}
	shf.r.wrap.b32 	%r1628, %r1627, %r1626, 28;
	shf.r.wrap.b32 	%r1629, %r1626, %r1627, 28;
	mov.b64 	%rd2419, {%r1629, %r1628};
	shf.l.wrap.b32 	%r1630, %r1626, %r1627, 30;
	shf.l.wrap.b32 	%r1631, %r1627, %r1626, 30;
	mov.b64 	%rd2420, {%r1631, %r1630};
	xor.b64  	%rd2421, %rd2419, %rd2420;
	shf.l.wrap.b32 	%r1632, %r1626, %r1627, 25;
	shf.l.wrap.b32 	%r1633, %r1627, %r1626, 25;
	mov.b64 	%rd2422, {%r1633, %r1632};
	xor.b64  	%rd2423, %rd2421, %rd2422;
	and.b64  	%rd2424, %rd2399, %rd2369;
	or.b64  	%rd2425, %rd2399, %rd2369;
	and.b64  	%rd2426, %rd2425, %rd2338;
	or.b64  	%rd2427, %rd2426, %rd2424;
	add.s64 	%rd2428, %rd2427, %rd2423;
	add.s64 	%rd2429, %rd2428, %rd2417;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1634,%dummy}, %rd3243;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1635}, %rd3243;
	}
	shf.r.wrap.b32 	%r1636, %r1635, %r1634, 19;
	shf.r.wrap.b32 	%r1637, %r1634, %r1635, 19;
	mov.b64 	%rd2430, {%r1637, %r1636};
	shf.l.wrap.b32 	%r1638, %r1634, %r1635, 3;
	shf.l.wrap.b32 	%r1639, %r1635, %r1634, 3;
	mov.b64 	%rd2431, {%r1639, %r1638};
	xor.b64  	%rd2432, %rd2430, %rd2431;
	shr.u64 	%rd2433, %rd3243, 6;
	xor.b64  	%rd2434, %rd2432, %rd2433;
	add.s64 	%rd2435, %rd3251, %rd36;
	add.s64 	%rd3252, %rd2435, %rd2434;
	add.s64 	%rd2436, %rd3252, %rd2327;
	xor.b64  	%rd2437, %rd2388, %rd2358;
	and.b64  	%rd2438, %rd2418, %rd2437;
	xor.b64  	%rd2439, %rd2438, %rd2358;
	add.s64 	%rd2440, %rd2436, %rd2439;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1640,%dummy}, %rd2418;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1641}, %rd2418;
	}
	shf.r.wrap.b32 	%r1642, %r1641, %r1640, 14;
	shf.r.wrap.b32 	%r1643, %r1640, %r1641, 14;
	mov.b64 	%rd2441, {%r1643, %r1642};
	shf.r.wrap.b32 	%r1644, %r1641, %r1640, 18;
	shf.r.wrap.b32 	%r1645, %r1640, %r1641, 18;
	mov.b64 	%rd2442, {%r1645, %r1644};
	xor.b64  	%rd2443, %rd2441, %rd2442;
	shf.l.wrap.b32 	%r1646, %r1640, %r1641, 23;
	shf.l.wrap.b32 	%r1647, %r1641, %r1640, 23;
	mov.b64 	%rd2444, {%r1647, %r1646};
	xor.b64  	%rd2445, %rd2443, %rd2444;
	add.s64 	%rd2446, %rd2440, %rd2445;
	add.s64 	%rd2447, %rd2446, -5763719355590565569;
	add.s64 	%rd2448, %rd2447, %rd2338;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1648,%dummy}, %rd2429;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1649}, %rd2429;
	}
	shf.r.wrap.b32 	%r1650, %r1649, %r1648, 28;
	shf.r.wrap.b32 	%r1651, %r1648, %r1649, 28;
	mov.b64 	%rd2449, {%r1651, %r1650};
	shf.l.wrap.b32 	%r1652, %r1648, %r1649, 30;
	shf.l.wrap.b32 	%r1653, %r1649, %r1648, 30;
	mov.b64 	%rd2450, {%r1653, %r1652};
	xor.b64  	%rd2451, %rd2449, %rd2450;
	shf.l.wrap.b32 	%r1654, %r1648, %r1649, 25;
	shf.l.wrap.b32 	%r1655, %r1649, %r1648, 25;
	mov.b64 	%rd2452, {%r1655, %r1654};
	xor.b64  	%rd2453, %rd2451, %rd2452;
	and.b64  	%rd2454, %rd2429, %rd2399;
	or.b64  	%rd2455, %rd2429, %rd2399;
	and.b64  	%rd2456, %rd2455, %rd2369;
	or.b64  	%rd2457, %rd2456, %rd2454;
	add.s64 	%rd2458, %rd2457, %rd2453;
	add.s64 	%rd2459, %rd2458, %rd2447;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1656,%dummy}, %rd3255;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1657}, %rd3255;
	}
	shf.r.wrap.b32 	%r1658, %r1657, %r1656, 19;
	shf.r.wrap.b32 	%r1659, %r1656, %r1657, 19;
	mov.b64 	%rd2460, {%r1659, %r1658};
	shf.l.wrap.b32 	%r1660, %r1656, %r1657, 3;
	shf.l.wrap.b32 	%r1661, %r1657, %r1656, 3;
	mov.b64 	%rd2461, {%r1661, %r1660};
	xor.b64  	%rd2462, %rd2460, %rd2461;
	shr.u64 	%rd2463, %rd3255, 6;
	xor.b64  	%rd2464, %rd2462, %rd2463;
	add.s64 	%rd2465, %rd3249, %rd36;
	add.s64 	%rd3250, %rd2465, %rd2464;
	add.s64 	%rd2466, %rd3250, %rd2358;
	xor.b64  	%rd2467, %rd2418, %rd2388;
	and.b64  	%rd2468, %rd2448, %rd2467;
	xor.b64  	%rd2469, %rd2468, %rd2388;
	add.s64 	%rd2470, %rd2466, %rd2469;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1662,%dummy}, %rd2448;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1663}, %rd2448;
	}
	shf.r.wrap.b32 	%r1664, %r1663, %r1662, 14;
	shf.r.wrap.b32 	%r1665, %r1662, %r1663, 14;
	mov.b64 	%rd2471, {%r1665, %r1664};
	shf.r.wrap.b32 	%r1666, %r1663, %r1662, 18;
	shf.r.wrap.b32 	%r1667, %r1662, %r1663, 18;
	mov.b64 	%rd2472, {%r1667, %r1666};
	xor.b64  	%rd2473, %rd2471, %rd2472;
	shf.l.wrap.b32 	%r1668, %r1662, %r1663, 23;
	shf.l.wrap.b32 	%r1669, %r1663, %r1662, 23;
	mov.b64 	%rd2474, {%r1669, %r1668};
	xor.b64  	%rd2475, %rd2473, %rd2474;
	add.s64 	%rd2476, %rd2470, %rd2475;
	add.s64 	%rd2477, %rd2476, -4658551843659510044;
	add.s64 	%rd2478, %rd2477, %rd2369;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1670,%dummy}, %rd2459;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1671}, %rd2459;
	}
	shf.r.wrap.b32 	%r1672, %r1671, %r1670, 28;
	shf.r.wrap.b32 	%r1673, %r1670, %r1671, 28;
	mov.b64 	%rd2479, {%r1673, %r1672};
	shf.l.wrap.b32 	%r1674, %r1670, %r1671, 30;
	shf.l.wrap.b32 	%r1675, %r1671, %r1670, 30;
	mov.b64 	%rd2480, {%r1675, %r1674};
	xor.b64  	%rd2481, %rd2479, %rd2480;
	shf.l.wrap.b32 	%r1676, %r1670, %r1671, 25;
	shf.l.wrap.b32 	%r1677, %r1671, %r1670, 25;
	mov.b64 	%rd2482, {%r1677, %r1676};
	xor.b64  	%rd2483, %rd2481, %rd2482;
	and.b64  	%rd2484, %rd2459, %rd2429;
	or.b64  	%rd2485, %rd2459, %rd2429;
	and.b64  	%rd2486, %rd2485, %rd2399;
	or.b64  	%rd2487, %rd2486, %rd2484;
	add.s64 	%rd2488, %rd2487, %rd2483;
	add.s64 	%rd2489, %rd2488, %rd2477;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1678,%dummy}, %rd3252;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1679}, %rd3252;
	}
	shf.r.wrap.b32 	%r1680, %r1679, %r1678, 19;
	shf.r.wrap.b32 	%r1681, %r1678, %r1679, 19;
	mov.b64 	%rd2490, {%r1681, %r1680};
	shf.l.wrap.b32 	%r1682, %r1678, %r1679, 3;
	shf.l.wrap.b32 	%r1683, %r1679, %r1678, 3;
	mov.b64 	%rd2491, {%r1683, %r1682};
	xor.b64  	%rd2492, %rd2490, %rd2491;
	shr.u64 	%rd2493, %rd3252, 6;
	xor.b64  	%rd2494, %rd2492, %rd2493;
	add.s64 	%rd2495, %rd3247, %rd36;
	add.s64 	%rd3248, %rd2495, %rd2494;
	add.s64 	%rd2496, %rd3248, %rd2388;
	xor.b64  	%rd2497, %rd2448, %rd2418;
	and.b64  	%rd2498, %rd2478, %rd2497;
	xor.b64  	%rd2499, %rd2498, %rd2418;
	add.s64 	%rd2500, %rd2496, %rd2499;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1684,%dummy}, %rd2478;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1685}, %rd2478;
	}
	shf.r.wrap.b32 	%r1686, %r1685, %r1684, 14;
	shf.r.wrap.b32 	%r1687, %r1684, %r1685, 14;
	mov.b64 	%rd2501, {%r1687, %r1686};
	shf.r.wrap.b32 	%r1688, %r1685, %r1684, 18;
	shf.r.wrap.b32 	%r1689, %r1684, %r1685, 18;
	mov.b64 	%rd2502, {%r1689, %r1688};
	xor.b64  	%rd2503, %rd2501, %rd2502;
	shf.l.wrap.b32 	%r1690, %r1684, %r1685, 23;
	shf.l.wrap.b32 	%r1691, %r1685, %r1684, 23;
	mov.b64 	%rd2504, {%r1691, %r1690};
	xor.b64  	%rd2505, %rd2503, %rd2504;
	add.s64 	%rd2506, %rd2500, %rd2505;
	add.s64 	%rd2507, %rd2506, -4116276920077217854;
	add.s64 	%rd3259, %rd2507, %rd2399;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1692,%dummy}, %rd2489;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1693}, %rd2489;
	}
	shf.r.wrap.b32 	%r1694, %r1693, %r1692, 28;
	shf.r.wrap.b32 	%r1695, %r1692, %r1693, 28;
	mov.b64 	%rd2508, {%r1695, %r1694};
	shf.l.wrap.b32 	%r1696, %r1692, %r1693, 30;
	shf.l.wrap.b32 	%r1697, %r1693, %r1692, 30;
	mov.b64 	%rd2509, {%r1697, %r1696};
	xor.b64  	%rd2510, %rd2508, %rd2509;
	shf.l.wrap.b32 	%r1698, %r1692, %r1693, 25;
	shf.l.wrap.b32 	%r1699, %r1693, %r1692, 25;
	mov.b64 	%rd2511, {%r1699, %r1698};
	xor.b64  	%rd2512, %rd2510, %rd2511;
	and.b64  	%rd2513, %rd2489, %rd2459;
	or.b64  	%rd2514, %rd2489, %rd2459;
	and.b64  	%rd2515, %rd2514, %rd2429;
	or.b64  	%rd2516, %rd2515, %rd2513;
	add.s64 	%rd2517, %rd2516, %rd2512;
	add.s64 	%rd3263, %rd2517, %rd2507;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1700,%dummy}, %rd3250;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1701}, %rd3250;
	}
	shf.r.wrap.b32 	%r1702, %r1701, %r1700, 19;
	shf.r.wrap.b32 	%r1703, %r1700, %r1701, 19;
	mov.b64 	%rd2518, {%r1703, %r1702};
	shf.l.wrap.b32 	%r1704, %r1700, %r1701, 3;
	shf.l.wrap.b32 	%r1705, %r1701, %r1700, 3;
	mov.b64 	%rd2519, {%r1705, %r1704};
	xor.b64  	%rd2520, %rd2518, %rd2519;
	shr.u64 	%rd2521, %rd3250, 6;
	xor.b64  	%rd2522, %rd2520, %rd2521;
	add.s64 	%rd2523, %rd3245, %rd36;
	add.s64 	%rd3246, %rd2523, %rd2522;
	add.s64 	%rd2524, %rd3246, %rd2418;
	xor.b64  	%rd2525, %rd2478, %rd2448;
	and.b64  	%rd2526, %rd3259, %rd2525;
	xor.b64  	%rd2527, %rd2526, %rd2448;
	add.s64 	%rd2528, %rd2524, %rd2527;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1706,%dummy}, %rd3259;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1707}, %rd3259;
	}
	shf.r.wrap.b32 	%r1708, %r1707, %r1706, 14;
	shf.r.wrap.b32 	%r1709, %r1706, %r1707, 14;
	mov.b64 	%rd2529, {%r1709, %r1708};
	shf.r.wrap.b32 	%r1710, %r1707, %r1706, 18;
	shf.r.wrap.b32 	%r1711, %r1706, %r1707, 18;
	mov.b64 	%rd2530, {%r1711, %r1710};
	xor.b64  	%rd2531, %rd2529, %rd2530;
	shf.l.wrap.b32 	%r1712, %r1706, %r1707, 23;
	shf.l.wrap.b32 	%r1713, %r1707, %r1706, 23;
	mov.b64 	%rd2532, {%r1713, %r1712};
	xor.b64  	%rd2533, %rd2531, %rd2532;
	add.s64 	%rd2534, %rd2528, %rd2533;
	add.s64 	%rd2535, %rd2534, -3051310485924567259;
	add.s64 	%rd3266, %rd2535, %rd2429;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1714,%dummy}, %rd3263;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1715}, %rd3263;
	}
	shf.r.wrap.b32 	%r1716, %r1715, %r1714, 28;
	shf.r.wrap.b32 	%r1717, %r1714, %r1715, 28;
	mov.b64 	%rd2536, {%r1717, %r1716};
	shf.l.wrap.b32 	%r1718, %r1714, %r1715, 30;
	shf.l.wrap.b32 	%r1719, %r1715, %r1714, 30;
	mov.b64 	%rd2537, {%r1719, %r1718};
	xor.b64  	%rd2538, %rd2536, %rd2537;
	shf.l.wrap.b32 	%r1720, %r1714, %r1715, 25;
	shf.l.wrap.b32 	%r1721, %r1715, %r1714, 25;
	mov.b64 	%rd2539, {%r1721, %r1720};
	xor.b64  	%rd2540, %rd2538, %rd2539;
	and.b64  	%rd2541, %rd3263, %rd2489;
	or.b64  	%rd2542, %rd3263, %rd2489;
	and.b64  	%rd2543, %rd2542, %rd2459;
	or.b64  	%rd2544, %rd2543, %rd2541;
	add.s64 	%rd2545, %rd2544, %rd2540;
	add.s64 	%rd3262, %rd2545, %rd2535;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1722,%dummy}, %rd3248;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1723}, %rd3248;
	}
	shf.r.wrap.b32 	%r1724, %r1723, %r1722, 19;
	shf.r.wrap.b32 	%r1725, %r1722, %r1723, 19;
	mov.b64 	%rd2546, {%r1725, %r1724};
	shf.l.wrap.b32 	%r1726, %r1722, %r1723, 3;
	shf.l.wrap.b32 	%r1727, %r1723, %r1722, 3;
	mov.b64 	%rd2547, {%r1727, %r1726};
	xor.b64  	%rd2548, %rd2546, %rd2547;
	shr.u64 	%rd2549, %rd3248, 6;
	xor.b64  	%rd2550, %rd2548, %rd2549;
	add.s64 	%rd2551, %rd2550, %rd3244;
	add.s64 	%rd3258, %rd2551, %rd42;
	add.s64 	%rd2552, %rd3258, %rd2448;
	xor.b64  	%rd2553, %rd3259, %rd2478;
	and.b64  	%rd2554, %rd3266, %rd2553;
	xor.b64  	%rd2555, %rd2554, %rd2478;
	add.s64 	%rd2556, %rd2552, %rd2555;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1728,%dummy}, %rd3266;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1729}, %rd3266;
	}
	shf.r.wrap.b32 	%r1730, %r1729, %r1728, 14;
	shf.r.wrap.b32 	%r1731, %r1728, %r1729, 14;
	mov.b64 	%rd2557, {%r1731, %r1730};
	shf.r.wrap.b32 	%r1732, %r1729, %r1728, 18;
	shf.r.wrap.b32 	%r1733, %r1728, %r1729, 18;
	mov.b64 	%rd2558, {%r1733, %r1732};
	xor.b64  	%rd2559, %rd2557, %rd2558;
	shf.l.wrap.b32 	%r1734, %r1728, %r1729, 23;
	shf.l.wrap.b32 	%r1735, %r1729, %r1728, 23;
	mov.b64 	%rd2560, {%r1735, %r1734};
	xor.b64  	%rd2561, %rd2559, %rd2560;
	add.s64 	%rd2562, %rd2556, %rd2561;
	add.s64 	%rd2563, %rd2562, 489312712824947311;
	add.s64 	%rd3265, %rd2563, %rd2459;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1736,%dummy}, %rd3262;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1737}, %rd3262;
	}
	shf.r.wrap.b32 	%r1738, %r1737, %r1736, 28;
	shf.r.wrap.b32 	%r1739, %r1736, %r1737, 28;
	mov.b64 	%rd2564, {%r1739, %r1738};
	shf.l.wrap.b32 	%r1740, %r1736, %r1737, 30;
	shf.l.wrap.b32 	%r1741, %r1737, %r1736, 30;
	mov.b64 	%rd2565, {%r1741, %r1740};
	xor.b64  	%rd2566, %rd2564, %rd2565;
	shf.l.wrap.b32 	%r1742, %r1736, %r1737, 25;
	shf.l.wrap.b32 	%r1743, %r1737, %r1736, 25;
	mov.b64 	%rd2567, {%r1743, %r1742};
	xor.b64  	%rd2568, %rd2566, %rd2567;
	and.b64  	%rd2569, %rd3262, %rd3263;
	or.b64  	%rd2570, %rd3262, %rd3263;
	and.b64  	%rd2571, %rd2570, %rd2489;
	or.b64  	%rd2572, %rd2571, %rd2569;
	add.s64 	%rd2573, %rd2572, %rd2568;
	add.s64 	%rd3261, %rd2573, %rd2563;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1744,%dummy}, %rd3246;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1745}, %rd3246;
	}
	shf.r.wrap.b32 	%r1746, %r1745, %r1744, 19;
	shf.r.wrap.b32 	%r1747, %r1744, %r1745, 19;
	mov.b64 	%rd2574, {%r1747, %r1746};
	shf.l.wrap.b32 	%r1748, %r1744, %r1745, 3;
	shf.l.wrap.b32 	%r1749, %r1745, %r1744, 3;
	mov.b64 	%rd2575, {%r1749, %r1748};
	xor.b64  	%rd2576, %rd2574, %rd2575;
	shr.u64 	%rd2577, %rd3246, 6;
	xor.b64  	%rd2578, %rd2576, %rd2577;
	shf.r.wrap.b32 	%r1750, %r1429, %r1428, 1;
	shf.r.wrap.b32 	%r1751, %r1428, %r1429, 1;
	mov.b64 	%rd2579, {%r1751, %r1750};
	shf.r.wrap.b32 	%r1752, %r1429, %r1428, 8;
	shf.r.wrap.b32 	%r1753, %r1428, %r1429, 8;
	mov.b64 	%rd2580, {%r1753, %r1752};
	xor.b64  	%rd2581, %rd2579, %rd2580;
	shr.u64 	%rd2582, %rd3256, 7;
	xor.b64  	%rd2583, %rd2581, %rd2582;
	add.s64 	%rd2584, %rd2578, %rd3243;
	add.s64 	%rd2585, %rd2584, %rd2583;
	add.s64 	%rd3254, %rd2585, 1536;
	add.s64 	%rd2586, %rd3254, %rd2478;
	xor.b64  	%rd2587, %rd3266, %rd3259;
	and.b64  	%rd2588, %rd3265, %rd2587;
	xor.b64  	%rd2589, %rd2588, %rd3259;
	add.s64 	%rd2590, %rd2586, %rd2589;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1754,%dummy}, %rd3265;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1755}, %rd3265;
	}
	shf.r.wrap.b32 	%r1756, %r1755, %r1754, 14;
	shf.r.wrap.b32 	%r1757, %r1754, %r1755, 14;
	mov.b64 	%rd2591, {%r1757, %r1756};
	shf.r.wrap.b32 	%r1758, %r1755, %r1754, 18;
	shf.r.wrap.b32 	%r1759, %r1754, %r1755, 18;
	mov.b64 	%rd2592, {%r1759, %r1758};
	xor.b64  	%rd2593, %rd2591, %rd2592;
	shf.l.wrap.b32 	%r1760, %r1754, %r1755, 23;
	shf.l.wrap.b32 	%r1761, %r1755, %r1754, 23;
	mov.b64 	%rd2594, {%r1761, %r1760};
	xor.b64  	%rd2595, %rd2593, %rd2594;
	add.s64 	%rd2596, %rd2590, %rd2595;
	add.s64 	%rd2597, %rd2596, 1452737877330783856;
	add.s64 	%rd3264, %rd2597, %rd2489;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1762,%dummy}, %rd3261;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1763}, %rd3261;
	}
	shf.r.wrap.b32 	%r1764, %r1763, %r1762, 28;
	shf.r.wrap.b32 	%r1765, %r1762, %r1763, 28;
	mov.b64 	%rd2598, {%r1765, %r1764};
	shf.l.wrap.b32 	%r1766, %r1762, %r1763, 30;
	shf.l.wrap.b32 	%r1767, %r1763, %r1762, 30;
	mov.b64 	%rd2599, {%r1767, %r1766};
	xor.b64  	%rd2600, %rd2598, %rd2599;
	shf.l.wrap.b32 	%r1768, %r1762, %r1763, 25;
	shf.l.wrap.b32 	%r1769, %r1763, %r1762, 25;
	mov.b64 	%rd2601, {%r1769, %r1768};
	xor.b64  	%rd2602, %rd2600, %rd2601;
	and.b64  	%rd2603, %rd3261, %rd3262;
	or.b64  	%rd2604, %rd3261, %rd3262;
	and.b64  	%rd2605, %rd2604, %rd3263;
	or.b64  	%rd2606, %rd2605, %rd2603;
	add.s64 	%rd2607, %rd2606, %rd2602;
	add.s64 	%rd3260, %rd2607, %rd2597;
	mov.u32 	%r2223, 32;

$L__BB0_5:
	mov.u64 	%rd3201, K;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1770}, %rd3258;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1771,%dummy}, %rd3258;
	}
	shf.l.wrap.b32 	%r1772, %r1771, %r1770, 3;
	shf.l.wrap.b32 	%r1773, %r1770, %r1771, 3;
	mov.b64 	%rd2608, {%r1773, %r1772};
	shf.r.wrap.b32 	%r1774, %r1770, %r1771, 19;
	shf.r.wrap.b32 	%r1775, %r1771, %r1770, 19;
	mov.b64 	%rd2609, {%r1775, %r1774};
	xor.b64  	%rd2610, %rd2609, %rd2608;
	shr.u64 	%rd2611, %rd3258, 6;
	xor.b64  	%rd2612, %rd2610, %rd2611;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1776,%dummy}, %rd3257;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1777}, %rd3257;
	}
	shf.r.wrap.b32 	%r1778, %r1777, %r1776, 8;
	shf.r.wrap.b32 	%r1779, %r1776, %r1777, 8;
	mov.b64 	%rd2613, {%r1779, %r1778};
	shf.r.wrap.b32 	%r1780, %r1777, %r1776, 1;
	shf.r.wrap.b32 	%r1781, %r1776, %r1777, 1;
	mov.b64 	%rd2614, {%r1781, %r1780};
	xor.b64  	%rd2615, %rd2614, %rd2613;
	shr.u64 	%rd2616, %rd3257, 7;
	xor.b64  	%rd2617, %rd2615, %rd2616;
	add.s64 	%rd2618, %rd2612, %rd3256;
	add.s64 	%rd2619, %rd2618, %rd3255;
	add.s64 	%rd3256, %rd2619, %rd2617;
	mul.wide.u32 	%rd2620, %r2223, 8;
	add.s64 	%rd2622, %rd3201, %rd2620;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1782,%dummy}, %rd3264;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1783}, %rd3264;
	}
	shf.r.wrap.b32 	%r1784, %r1783, %r1782, 18;
	shf.r.wrap.b32 	%r1785, %r1782, %r1783, 18;
	mov.b64 	%rd2623, {%r1785, %r1784};
	shf.r.wrap.b32 	%r1786, %r1783, %r1782, 14;
	shf.r.wrap.b32 	%r1787, %r1782, %r1783, 14;
	mov.b64 	%rd2624, {%r1787, %r1786};
	xor.b64  	%rd2625, %rd2624, %rd2623;
	shf.l.wrap.b32 	%r1788, %r1782, %r1783, 23;
	shf.l.wrap.b32 	%r1789, %r1783, %r1782, 23;
	mov.b64 	%rd2626, {%r1789, %r1788};
	xor.b64  	%rd2627, %rd2625, %rd2626;
	xor.b64  	%rd2628, %rd3265, %rd3266;
	and.b64  	%rd2629, %rd3264, %rd2628;
	xor.b64  	%rd2630, %rd2629, %rd3266;
	add.s64 	%rd2631, %rd2627, %rd2630;
	add.s64 	%rd2632, %rd2631, %rd3259;
	ld.const.u64 	%rd2633, [%rd2622];
	add.s64 	%rd2634, %rd2632, %rd2633;
	add.s64 	%rd2635, %rd2634, %rd3256;
	add.s64 	%rd2636, %rd2635, %rd3263;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1790}, %rd3260;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1791,%dummy}, %rd3260;
	}
	shf.l.wrap.b32 	%r1792, %r1791, %r1790, 30;
	shf.l.wrap.b32 	%r1793, %r1790, %r1791, 30;
	mov.b64 	%rd2637, {%r1793, %r1792};
	shf.r.wrap.b32 	%r1794, %r1790, %r1791, 28;
	shf.r.wrap.b32 	%r1795, %r1791, %r1790, 28;
	mov.b64 	%rd2638, {%r1795, %r1794};
	xor.b64  	%rd2639, %rd2638, %rd2637;
	shf.l.wrap.b32 	%r1796, %r1791, %r1790, 25;
	shf.l.wrap.b32 	%r1797, %r1790, %r1791, 25;
	mov.b64 	%rd2640, {%r1797, %r1796};
	xor.b64  	%rd2641, %rd2639, %rd2640;
	or.b64  	%rd2642, %rd3260, %rd3261;
	and.b64  	%rd2643, %rd2642, %rd3262;
	and.b64  	%rd2644, %rd3260, %rd3261;
	or.b64  	%rd2645, %rd2643, %rd2644;
	add.s64 	%rd2646, %rd2645, %rd2641;
	add.s64 	%rd2647, %rd2646, %rd2635;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1798}, %rd3254;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1799,%dummy}, %rd3254;
	}
	shf.l.wrap.b32 	%r1800, %r1799, %r1798, 3;
	shf.l.wrap.b32 	%r1801, %r1798, %r1799, 3;
	mov.b64 	%rd2648, {%r1801, %r1800};
	shf.r.wrap.b32 	%r1802, %r1798, %r1799, 19;
	shf.r.wrap.b32 	%r1803, %r1799, %r1798, 19;
	mov.b64 	%rd2649, {%r1803, %r1802};
	xor.b64  	%rd2650, %rd2649, %rd2648;
	shr.u64 	%rd2651, %rd3254, 6;
	xor.b64  	%rd2652, %rd2650, %rd2651;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1804,%dummy}, %rd3253;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1805}, %rd3253;
	}
	shf.r.wrap.b32 	%r1806, %r1805, %r1804, 8;
	shf.r.wrap.b32 	%r1807, %r1804, %r1805, 8;
	mov.b64 	%rd2653, {%r1807, %r1806};
	shf.r.wrap.b32 	%r1808, %r1805, %r1804, 1;
	shf.r.wrap.b32 	%r1809, %r1804, %r1805, 1;
	mov.b64 	%rd2654, {%r1809, %r1808};
	xor.b64  	%rd2655, %rd2654, %rd2653;
	shr.u64 	%rd2656, %rd3253, 7;
	xor.b64  	%rd2657, %rd2655, %rd2656;
	add.s64 	%rd2658, %rd2652, %rd3257;
	add.s64 	%rd2659, %rd2658, %rd3252;
	add.s64 	%rd3257, %rd2659, %rd2657;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1810,%dummy}, %rd2636;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1811}, %rd2636;
	}
	shf.r.wrap.b32 	%r1812, %r1811, %r1810, 14;
	shf.r.wrap.b32 	%r1813, %r1810, %r1811, 14;
	mov.b64 	%rd2660, {%r1813, %r1812};
	shf.r.wrap.b32 	%r1814, %r1811, %r1810, 18;
	shf.r.wrap.b32 	%r1815, %r1810, %r1811, 18;
	mov.b64 	%rd2661, {%r1815, %r1814};
	xor.b64  	%rd2662, %rd2660, %rd2661;
	shf.l.wrap.b32 	%r1816, %r1810, %r1811, 23;
	shf.l.wrap.b32 	%r1817, %r1811, %r1810, 23;
	mov.b64 	%rd2663, {%r1817, %r1816};
	xor.b64  	%rd2664, %rd2662, %rd2663;
	xor.b64  	%rd2665, %rd3264, %rd3265;
	and.b64  	%rd2666, %rd2636, %rd2665;
	xor.b64  	%rd2667, %rd2666, %rd3265;
	ld.const.u64 	%rd2668, [%rd2622+8];
	add.s64 	%rd2669, %rd2668, %rd3266;
	add.s64 	%rd2670, %rd2669, %rd3257;
	add.s64 	%rd2671, %rd2670, %rd2667;
	add.s64 	%rd2672, %rd2671, %rd2664;
	add.s64 	%rd2673, %rd2672, %rd3262;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1818,%dummy}, %rd2647;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1819}, %rd2647;
	}
	shf.r.wrap.b32 	%r1820, %r1819, %r1818, 28;
	shf.r.wrap.b32 	%r1821, %r1818, %r1819, 28;
	mov.b64 	%rd2674, {%r1821, %r1820};
	shf.l.wrap.b32 	%r1822, %r1818, %r1819, 30;
	shf.l.wrap.b32 	%r1823, %r1819, %r1818, 30;
	mov.b64 	%rd2675, {%r1823, %r1822};
	xor.b64  	%rd2676, %rd2674, %rd2675;
	shf.l.wrap.b32 	%r1824, %r1818, %r1819, 25;
	shf.l.wrap.b32 	%r1825, %r1819, %r1818, 25;
	mov.b64 	%rd2677, {%r1825, %r1824};
	xor.b64  	%rd2678, %rd2676, %rd2677;
	and.b64  	%rd2679, %rd2647, %rd3260;
	or.b64  	%rd2680, %rd2647, %rd3260;
	and.b64  	%rd2681, %rd2680, %rd3261;
	or.b64  	%rd2682, %rd2681, %rd2679;
	add.s64 	%rd2683, %rd2682, %rd2678;
	add.s64 	%rd2684, %rd2683, %rd2672;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1826,%dummy}, %rd3256;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1827}, %rd3256;
	}
	shf.r.wrap.b32 	%r1828, %r1827, %r1826, 19;
	shf.r.wrap.b32 	%r1829, %r1826, %r1827, 19;
	mov.b64 	%rd2685, {%r1829, %r1828};
	shf.l.wrap.b32 	%r1830, %r1826, %r1827, 3;
	shf.l.wrap.b32 	%r1831, %r1827, %r1826, 3;
	mov.b64 	%rd2686, {%r1831, %r1830};
	xor.b64  	%rd2687, %rd2685, %rd2686;
	shr.u64 	%rd2688, %rd3256, 6;
	xor.b64  	%rd2689, %rd2687, %rd2688;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1832,%dummy}, %rd3251;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1833}, %rd3251;
	}
	shf.r.wrap.b32 	%r1834, %r1833, %r1832, 8;
	shf.r.wrap.b32 	%r1835, %r1832, %r1833, 8;
	mov.b64 	%rd2690, {%r1835, %r1834};
	shf.r.wrap.b32 	%r1836, %r1833, %r1832, 1;
	shf.r.wrap.b32 	%r1837, %r1832, %r1833, 1;
	mov.b64 	%rd2691, {%r1837, %r1836};
	xor.b64  	%rd2692, %rd2691, %rd2690;
	shr.u64 	%rd2693, %rd3251, 7;
	xor.b64  	%rd2694, %rd2692, %rd2693;
	add.s64 	%rd2695, %rd2689, %rd3253;
	add.s64 	%rd2696, %rd2695, %rd3250;
	add.s64 	%rd3253, %rd2696, %rd2694;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1838,%dummy}, %rd2673;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1839}, %rd2673;
	}
	shf.r.wrap.b32 	%r1840, %r1839, %r1838, 14;
	shf.r.wrap.b32 	%r1841, %r1838, %r1839, 14;
	mov.b64 	%rd2697, {%r1841, %r1840};
	shf.r.wrap.b32 	%r1842, %r1839, %r1838, 18;
	shf.r.wrap.b32 	%r1843, %r1838, %r1839, 18;
	mov.b64 	%rd2698, {%r1843, %r1842};
	xor.b64  	%rd2699, %rd2697, %rd2698;
	shf.l.wrap.b32 	%r1844, %r1838, %r1839, 23;
	shf.l.wrap.b32 	%r1845, %r1839, %r1838, 23;
	mov.b64 	%rd2700, {%r1845, %r1844};
	xor.b64  	%rd2701, %rd2699, %rd2700;
	xor.b64  	%rd2702, %rd2636, %rd3264;
	and.b64  	%rd2703, %rd2673, %rd2702;
	xor.b64  	%rd2704, %rd2703, %rd3264;
	ld.const.u64 	%rd2705, [%rd2622+16];
	add.s64 	%rd2706, %rd2705, %rd3265;
	add.s64 	%rd2707, %rd2706, %rd3253;
	add.s64 	%rd2708, %rd2707, %rd2704;
	add.s64 	%rd2709, %rd2708, %rd2701;
	add.s64 	%rd2710, %rd2709, %rd3261;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1846,%dummy}, %rd2684;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1847}, %rd2684;
	}
	shf.r.wrap.b32 	%r1848, %r1847, %r1846, 28;
	shf.r.wrap.b32 	%r1849, %r1846, %r1847, 28;
	mov.b64 	%rd2711, {%r1849, %r1848};
	shf.l.wrap.b32 	%r1850, %r1846, %r1847, 30;
	shf.l.wrap.b32 	%r1851, %r1847, %r1846, 30;
	mov.b64 	%rd2712, {%r1851, %r1850};
	xor.b64  	%rd2713, %rd2711, %rd2712;
	shf.l.wrap.b32 	%r1852, %r1846, %r1847, 25;
	shf.l.wrap.b32 	%r1853, %r1847, %r1846, 25;
	mov.b64 	%rd2714, {%r1853, %r1852};
	xor.b64  	%rd2715, %rd2713, %rd2714;
	and.b64  	%rd2716, %rd2684, %rd2647;
	or.b64  	%rd2717, %rd2684, %rd2647;
	and.b64  	%rd2718, %rd2717, %rd3260;
	or.b64  	%rd2719, %rd2718, %rd2716;
	add.s64 	%rd2720, %rd2719, %rd2715;
	add.s64 	%rd2721, %rd2720, %rd2709;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1854,%dummy}, %rd3257;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1855}, %rd3257;
	}
	shf.r.wrap.b32 	%r1856, %r1855, %r1854, 19;
	shf.r.wrap.b32 	%r1857, %r1854, %r1855, 19;
	mov.b64 	%rd2722, {%r1857, %r1856};
	shf.l.wrap.b32 	%r1858, %r1854, %r1855, 3;
	shf.l.wrap.b32 	%r1859, %r1855, %r1854, 3;
	mov.b64 	%rd2723, {%r1859, %r1858};
	xor.b64  	%rd2724, %rd2722, %rd2723;
	shr.u64 	%rd2725, %rd3257, 6;
	xor.b64  	%rd2726, %rd2724, %rd2725;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1860,%dummy}, %rd3249;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1861}, %rd3249;
	}
	shf.r.wrap.b32 	%r1862, %r1861, %r1860, 8;
	shf.r.wrap.b32 	%r1863, %r1860, %r1861, 8;
	mov.b64 	%rd2727, {%r1863, %r1862};
	shf.r.wrap.b32 	%r1864, %r1861, %r1860, 1;
	shf.r.wrap.b32 	%r1865, %r1860, %r1861, 1;
	mov.b64 	%rd2728, {%r1865, %r1864};
	xor.b64  	%rd2729, %rd2728, %rd2727;
	shr.u64 	%rd2730, %rd3249, 7;
	xor.b64  	%rd2731, %rd2729, %rd2730;
	add.s64 	%rd2732, %rd2726, %rd3251;
	add.s64 	%rd2733, %rd2732, %rd3248;
	add.s64 	%rd3251, %rd2733, %rd2731;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1866,%dummy}, %rd2710;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1867}, %rd2710;
	}
	shf.r.wrap.b32 	%r1868, %r1867, %r1866, 14;
	shf.r.wrap.b32 	%r1869, %r1866, %r1867, 14;
	mov.b64 	%rd2734, {%r1869, %r1868};
	shf.r.wrap.b32 	%r1870, %r1867, %r1866, 18;
	shf.r.wrap.b32 	%r1871, %r1866, %r1867, 18;
	mov.b64 	%rd2735, {%r1871, %r1870};
	xor.b64  	%rd2736, %rd2734, %rd2735;
	shf.l.wrap.b32 	%r1872, %r1866, %r1867, 23;
	shf.l.wrap.b32 	%r1873, %r1867, %r1866, 23;
	mov.b64 	%rd2737, {%r1873, %r1872};
	xor.b64  	%rd2738, %rd2736, %rd2737;
	xor.b64  	%rd2739, %rd2673, %rd2636;
	and.b64  	%rd2740, %rd2710, %rd2739;
	xor.b64  	%rd2741, %rd2740, %rd2636;
	ld.const.u64 	%rd2742, [%rd2622+24];
	add.s64 	%rd2743, %rd2742, %rd3264;
	add.s64 	%rd2744, %rd2743, %rd3251;
	add.s64 	%rd2745, %rd2744, %rd2741;
	add.s64 	%rd2746, %rd2745, %rd2738;
	add.s64 	%rd2747, %rd2746, %rd3260;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1874,%dummy}, %rd2721;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1875}, %rd2721;
	}
	shf.r.wrap.b32 	%r1876, %r1875, %r1874, 28;
	shf.r.wrap.b32 	%r1877, %r1874, %r1875, 28;
	mov.b64 	%rd2748, {%r1877, %r1876};
	shf.l.wrap.b32 	%r1878, %r1874, %r1875, 30;
	shf.l.wrap.b32 	%r1879, %r1875, %r1874, 30;
	mov.b64 	%rd2749, {%r1879, %r1878};
	xor.b64  	%rd2750, %rd2748, %rd2749;
	shf.l.wrap.b32 	%r1880, %r1874, %r1875, 25;
	shf.l.wrap.b32 	%r1881, %r1875, %r1874, 25;
	mov.b64 	%rd2751, {%r1881, %r1880};
	xor.b64  	%rd2752, %rd2750, %rd2751;
	and.b64  	%rd2753, %rd2721, %rd2684;
	or.b64  	%rd2754, %rd2721, %rd2684;
	and.b64  	%rd2755, %rd2754, %rd2647;
	or.b64  	%rd2756, %rd2755, %rd2753;
	add.s64 	%rd2757, %rd2756, %rd2752;
	add.s64 	%rd2758, %rd2757, %rd2746;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1882,%dummy}, %rd3253;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1883}, %rd3253;
	}
	shf.r.wrap.b32 	%r1884, %r1883, %r1882, 19;
	shf.r.wrap.b32 	%r1885, %r1882, %r1883, 19;
	mov.b64 	%rd2759, {%r1885, %r1884};
	shf.l.wrap.b32 	%r1886, %r1882, %r1883, 3;
	shf.l.wrap.b32 	%r1887, %r1883, %r1882, 3;
	mov.b64 	%rd2760, {%r1887, %r1886};
	xor.b64  	%rd2761, %rd2759, %rd2760;
	shr.u64 	%rd2762, %rd3253, 6;
	xor.b64  	%rd2763, %rd2761, %rd2762;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1888,%dummy}, %rd3247;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1889}, %rd3247;
	}
	shf.r.wrap.b32 	%r1890, %r1889, %r1888, 8;
	shf.r.wrap.b32 	%r1891, %r1888, %r1889, 8;
	mov.b64 	%rd2764, {%r1891, %r1890};
	shf.r.wrap.b32 	%r1892, %r1889, %r1888, 1;
	shf.r.wrap.b32 	%r1893, %r1888, %r1889, 1;
	mov.b64 	%rd2765, {%r1893, %r1892};
	xor.b64  	%rd2766, %rd2765, %rd2764;
	shr.u64 	%rd2767, %rd3247, 7;
	xor.b64  	%rd2768, %rd2766, %rd2767;
	add.s64 	%rd2769, %rd2763, %rd3249;
	add.s64 	%rd2770, %rd2769, %rd3246;
	add.s64 	%rd3249, %rd2770, %rd2768;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1894,%dummy}, %rd2747;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1895}, %rd2747;
	}
	shf.r.wrap.b32 	%r1896, %r1895, %r1894, 14;
	shf.r.wrap.b32 	%r1897, %r1894, %r1895, 14;
	mov.b64 	%rd2771, {%r1897, %r1896};
	shf.r.wrap.b32 	%r1898, %r1895, %r1894, 18;
	shf.r.wrap.b32 	%r1899, %r1894, %r1895, 18;
	mov.b64 	%rd2772, {%r1899, %r1898};
	xor.b64  	%rd2773, %rd2771, %rd2772;
	shf.l.wrap.b32 	%r1900, %r1894, %r1895, 23;
	shf.l.wrap.b32 	%r1901, %r1895, %r1894, 23;
	mov.b64 	%rd2774, {%r1901, %r1900};
	xor.b64  	%rd2775, %rd2773, %rd2774;
	xor.b64  	%rd2776, %rd2710, %rd2673;
	and.b64  	%rd2777, %rd2747, %rd2776;
	xor.b64  	%rd2778, %rd2777, %rd2673;
	ld.const.u64 	%rd2779, [%rd2622+32];
	add.s64 	%rd2780, %rd2779, %rd2636;
	add.s64 	%rd2781, %rd2780, %rd3249;
	add.s64 	%rd2782, %rd2781, %rd2778;
	add.s64 	%rd2783, %rd2782, %rd2775;
	add.s64 	%rd2784, %rd2783, %rd2647;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1902,%dummy}, %rd2758;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1903}, %rd2758;
	}
	shf.r.wrap.b32 	%r1904, %r1903, %r1902, 28;
	shf.r.wrap.b32 	%r1905, %r1902, %r1903, 28;
	mov.b64 	%rd2785, {%r1905, %r1904};
	shf.l.wrap.b32 	%r1906, %r1902, %r1903, 30;
	shf.l.wrap.b32 	%r1907, %r1903, %r1902, 30;
	mov.b64 	%rd2786, {%r1907, %r1906};
	xor.b64  	%rd2787, %rd2785, %rd2786;
	shf.l.wrap.b32 	%r1908, %r1902, %r1903, 25;
	shf.l.wrap.b32 	%r1909, %r1903, %r1902, 25;
	mov.b64 	%rd2788, {%r1909, %r1908};
	xor.b64  	%rd2789, %rd2787, %rd2788;
	and.b64  	%rd2790, %rd2758, %rd2721;
	or.b64  	%rd2791, %rd2758, %rd2721;
	and.b64  	%rd2792, %rd2791, %rd2684;
	or.b64  	%rd2793, %rd2792, %rd2790;
	add.s64 	%rd2794, %rd2793, %rd2789;
	add.s64 	%rd2795, %rd2794, %rd2783;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1910,%dummy}, %rd3251;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1911}, %rd3251;
	}
	shf.r.wrap.b32 	%r1912, %r1911, %r1910, 19;
	shf.r.wrap.b32 	%r1913, %r1910, %r1911, 19;
	mov.b64 	%rd2796, {%r1913, %r1912};
	shf.l.wrap.b32 	%r1914, %r1910, %r1911, 3;
	shf.l.wrap.b32 	%r1915, %r1911, %r1910, 3;
	mov.b64 	%rd2797, {%r1915, %r1914};
	xor.b64  	%rd2798, %rd2796, %rd2797;
	shr.u64 	%rd2799, %rd3251, 6;
	xor.b64  	%rd2800, %rd2798, %rd2799;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1916,%dummy}, %rd3245;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1917}, %rd3245;
	}
	shf.r.wrap.b32 	%r1918, %r1917, %r1916, 8;
	shf.r.wrap.b32 	%r1919, %r1916, %r1917, 8;
	mov.b64 	%rd2801, {%r1919, %r1918};
	shf.r.wrap.b32 	%r1920, %r1917, %r1916, 1;
	shf.r.wrap.b32 	%r1921, %r1916, %r1917, 1;
	mov.b64 	%rd2802, {%r1921, %r1920};
	xor.b64  	%rd2803, %rd2802, %rd2801;
	shr.u64 	%rd2804, %rd3245, 7;
	xor.b64  	%rd2805, %rd2803, %rd2804;
	add.s64 	%rd2806, %rd2800, %rd3247;
	add.s64 	%rd2807, %rd2806, %rd3258;
	add.s64 	%rd3247, %rd2807, %rd2805;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1922,%dummy}, %rd2784;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1923}, %rd2784;
	}
	shf.r.wrap.b32 	%r1924, %r1923, %r1922, 14;
	shf.r.wrap.b32 	%r1925, %r1922, %r1923, 14;
	mov.b64 	%rd2808, {%r1925, %r1924};
	shf.r.wrap.b32 	%r1926, %r1923, %r1922, 18;
	shf.r.wrap.b32 	%r1927, %r1922, %r1923, 18;
	mov.b64 	%rd2809, {%r1927, %r1926};
	xor.b64  	%rd2810, %rd2808, %rd2809;
	shf.l.wrap.b32 	%r1928, %r1922, %r1923, 23;
	shf.l.wrap.b32 	%r1929, %r1923, %r1922, 23;
	mov.b64 	%rd2811, {%r1929, %r1928};
	xor.b64  	%rd2812, %rd2810, %rd2811;
	xor.b64  	%rd2813, %rd2747, %rd2710;
	and.b64  	%rd2814, %rd2784, %rd2813;
	xor.b64  	%rd2815, %rd2814, %rd2710;
	ld.const.u64 	%rd2816, [%rd2622+40];
	add.s64 	%rd2817, %rd2816, %rd2673;
	add.s64 	%rd2818, %rd2817, %rd3247;
	add.s64 	%rd2819, %rd2818, %rd2815;
	add.s64 	%rd2820, %rd2819, %rd2812;
	add.s64 	%rd2821, %rd2820, %rd2684;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1930,%dummy}, %rd2795;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1931}, %rd2795;
	}
	shf.r.wrap.b32 	%r1932, %r1931, %r1930, 28;
	shf.r.wrap.b32 	%r1933, %r1930, %r1931, 28;
	mov.b64 	%rd2822, {%r1933, %r1932};
	shf.l.wrap.b32 	%r1934, %r1930, %r1931, 30;
	shf.l.wrap.b32 	%r1935, %r1931, %r1930, 30;
	mov.b64 	%rd2823, {%r1935, %r1934};
	xor.b64  	%rd2824, %rd2822, %rd2823;
	shf.l.wrap.b32 	%r1936, %r1930, %r1931, 25;
	shf.l.wrap.b32 	%r1937, %r1931, %r1930, 25;
	mov.b64 	%rd2825, {%r1937, %r1936};
	xor.b64  	%rd2826, %rd2824, %rd2825;
	and.b64  	%rd2827, %rd2795, %rd2758;
	or.b64  	%rd2828, %rd2795, %rd2758;
	and.b64  	%rd2829, %rd2828, %rd2721;
	or.b64  	%rd2830, %rd2829, %rd2827;
	add.s64 	%rd2831, %rd2830, %rd2826;
	add.s64 	%rd2832, %rd2831, %rd2820;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1938,%dummy}, %rd3249;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1939}, %rd3249;
	}
	shf.r.wrap.b32 	%r1940, %r1939, %r1938, 19;
	shf.r.wrap.b32 	%r1941, %r1938, %r1939, 19;
	mov.b64 	%rd2833, {%r1941, %r1940};
	shf.l.wrap.b32 	%r1942, %r1938, %r1939, 3;
	shf.l.wrap.b32 	%r1943, %r1939, %r1938, 3;
	mov.b64 	%rd2834, {%r1943, %r1942};
	xor.b64  	%rd2835, %rd2833, %rd2834;
	shr.u64 	%rd2836, %rd3249, 6;
	xor.b64  	%rd2837, %rd2835, %rd2836;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1944,%dummy}, %rd3244;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1945}, %rd3244;
	}
	shf.r.wrap.b32 	%r1946, %r1945, %r1944, 8;
	shf.r.wrap.b32 	%r1947, %r1944, %r1945, 8;
	mov.b64 	%rd2838, {%r1947, %r1946};
	shf.r.wrap.b32 	%r1948, %r1945, %r1944, 1;
	shf.r.wrap.b32 	%r1949, %r1944, %r1945, 1;
	mov.b64 	%rd2839, {%r1949, %r1948};
	xor.b64  	%rd2840, %rd2839, %rd2838;
	shr.u64 	%rd2841, %rd3244, 7;
	xor.b64  	%rd2842, %rd2840, %rd2841;
	add.s64 	%rd2843, %rd2837, %rd3245;
	add.s64 	%rd2844, %rd2843, %rd3254;
	add.s64 	%rd3245, %rd2844, %rd2842;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1950,%dummy}, %rd2821;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1951}, %rd2821;
	}
	shf.r.wrap.b32 	%r1952, %r1951, %r1950, 14;
	shf.r.wrap.b32 	%r1953, %r1950, %r1951, 14;
	mov.b64 	%rd2845, {%r1953, %r1952};
	shf.r.wrap.b32 	%r1954, %r1951, %r1950, 18;
	shf.r.wrap.b32 	%r1955, %r1950, %r1951, 18;
	mov.b64 	%rd2846, {%r1955, %r1954};
	xor.b64  	%rd2847, %rd2845, %rd2846;
	shf.l.wrap.b32 	%r1956, %r1950, %r1951, 23;
	shf.l.wrap.b32 	%r1957, %r1951, %r1950, 23;
	mov.b64 	%rd2848, {%r1957, %r1956};
	xor.b64  	%rd2849, %rd2847, %rd2848;
	xor.b64  	%rd2850, %rd2784, %rd2747;
	and.b64  	%rd2851, %rd2821, %rd2850;
	xor.b64  	%rd2852, %rd2851, %rd2747;
	ld.const.u64 	%rd2853, [%rd2622+48];
	add.s64 	%rd2854, %rd2853, %rd2710;
	add.s64 	%rd2855, %rd2854, %rd3245;
	add.s64 	%rd2856, %rd2855, %rd2852;
	add.s64 	%rd2857, %rd2856, %rd2849;
	add.s64 	%rd2858, %rd2857, %rd2721;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1958,%dummy}, %rd2832;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1959}, %rd2832;
	}
	shf.r.wrap.b32 	%r1960, %r1959, %r1958, 28;
	shf.r.wrap.b32 	%r1961, %r1958, %r1959, 28;
	mov.b64 	%rd2859, {%r1961, %r1960};
	shf.l.wrap.b32 	%r1962, %r1958, %r1959, 30;
	shf.l.wrap.b32 	%r1963, %r1959, %r1958, 30;
	mov.b64 	%rd2860, {%r1963, %r1962};
	xor.b64  	%rd2861, %rd2859, %rd2860;
	shf.l.wrap.b32 	%r1964, %r1958, %r1959, 25;
	shf.l.wrap.b32 	%r1965, %r1959, %r1958, 25;
	mov.b64 	%rd2862, {%r1965, %r1964};
	xor.b64  	%rd2863, %rd2861, %rd2862;
	and.b64  	%rd2864, %rd2832, %rd2795;
	or.b64  	%rd2865, %rd2832, %rd2795;
	and.b64  	%rd2866, %rd2865, %rd2758;
	or.b64  	%rd2867, %rd2866, %rd2864;
	add.s64 	%rd2868, %rd2867, %rd2863;
	add.s64 	%rd2869, %rd2868, %rd2857;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1966,%dummy}, %rd3247;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1967}, %rd3247;
	}
	shf.r.wrap.b32 	%r1968, %r1967, %r1966, 19;
	shf.r.wrap.b32 	%r1969, %r1966, %r1967, 19;
	mov.b64 	%rd2870, {%r1969, %r1968};
	shf.l.wrap.b32 	%r1970, %r1966, %r1967, 3;
	shf.l.wrap.b32 	%r1971, %r1967, %r1966, 3;
	mov.b64 	%rd2871, {%r1971, %r1970};
	xor.b64  	%rd2872, %rd2870, %rd2871;
	shr.u64 	%rd2873, %rd3247, 6;
	xor.b64  	%rd2874, %rd2872, %rd2873;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1972,%dummy}, %rd3243;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1973}, %rd3243;
	}
	shf.r.wrap.b32 	%r1974, %r1973, %r1972, 8;
	shf.r.wrap.b32 	%r1975, %r1972, %r1973, 8;
	mov.b64 	%rd2875, {%r1975, %r1974};
	shf.r.wrap.b32 	%r1976, %r1973, %r1972, 1;
	shf.r.wrap.b32 	%r1977, %r1972, %r1973, 1;
	mov.b64 	%rd2876, {%r1977, %r1976};
	xor.b64  	%rd2877, %rd2876, %rd2875;
	shr.u64 	%rd2878, %rd3243, 7;
	xor.b64  	%rd2879, %rd2877, %rd2878;
	add.s64 	%rd2880, %rd2874, %rd3244;
	add.s64 	%rd2881, %rd2880, %rd3256;
	add.s64 	%rd3244, %rd2881, %rd2879;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1978,%dummy}, %rd2858;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1979}, %rd2858;
	}
	shf.r.wrap.b32 	%r1980, %r1979, %r1978, 14;
	shf.r.wrap.b32 	%r1981, %r1978, %r1979, 14;
	mov.b64 	%rd2882, {%r1981, %r1980};
	shf.r.wrap.b32 	%r1982, %r1979, %r1978, 18;
	shf.r.wrap.b32 	%r1983, %r1978, %r1979, 18;
	mov.b64 	%rd2883, {%r1983, %r1982};
	xor.b64  	%rd2884, %rd2882, %rd2883;
	shf.l.wrap.b32 	%r1984, %r1978, %r1979, 23;
	shf.l.wrap.b32 	%r1985, %r1979, %r1978, 23;
	mov.b64 	%rd2885, {%r1985, %r1984};
	xor.b64  	%rd2886, %rd2884, %rd2885;
	xor.b64  	%rd2887, %rd2821, %rd2784;
	and.b64  	%rd2888, %rd2858, %rd2887;
	xor.b64  	%rd2889, %rd2888, %rd2784;
	ld.const.u64 	%rd2890, [%rd2622+56];
	add.s64 	%rd2891, %rd2890, %rd2747;
	add.s64 	%rd2892, %rd2891, %rd3244;
	add.s64 	%rd2893, %rd2892, %rd2889;
	add.s64 	%rd2894, %rd2893, %rd2886;
	add.s64 	%rd2895, %rd2894, %rd2758;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1986,%dummy}, %rd2869;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1987}, %rd2869;
	}
	shf.r.wrap.b32 	%r1988, %r1987, %r1986, 28;
	shf.r.wrap.b32 	%r1989, %r1986, %r1987, 28;
	mov.b64 	%rd2896, {%r1989, %r1988};
	shf.l.wrap.b32 	%r1990, %r1986, %r1987, 30;
	shf.l.wrap.b32 	%r1991, %r1987, %r1986, 30;
	mov.b64 	%rd2897, {%r1991, %r1990};
	xor.b64  	%rd2898, %rd2896, %rd2897;
	shf.l.wrap.b32 	%r1992, %r1986, %r1987, 25;
	shf.l.wrap.b32 	%r1993, %r1987, %r1986, 25;
	mov.b64 	%rd2899, {%r1993, %r1992};
	xor.b64  	%rd2900, %rd2898, %rd2899;
	and.b64  	%rd2901, %rd2869, %rd2832;
	or.b64  	%rd2902, %rd2869, %rd2832;
	and.b64  	%rd2903, %rd2902, %rd2795;
	or.b64  	%rd2904, %rd2903, %rd2901;
	add.s64 	%rd2905, %rd2904, %rd2900;
	add.s64 	%rd2906, %rd2905, %rd2894;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1994,%dummy}, %rd3245;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1995}, %rd3245;
	}
	shf.r.wrap.b32 	%r1996, %r1995, %r1994, 19;
	shf.r.wrap.b32 	%r1997, %r1994, %r1995, 19;
	mov.b64 	%rd2907, {%r1997, %r1996};
	shf.l.wrap.b32 	%r1998, %r1994, %r1995, 3;
	shf.l.wrap.b32 	%r1999, %r1995, %r1994, 3;
	mov.b64 	%rd2908, {%r1999, %r1998};
	xor.b64  	%rd2909, %rd2907, %rd2908;
	shr.u64 	%rd2910, %rd3245, 6;
	xor.b64  	%rd2911, %rd2909, %rd2910;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2000,%dummy}, %rd3255;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2001}, %rd3255;
	}
	shf.r.wrap.b32 	%r2002, %r2001, %r2000, 8;
	shf.r.wrap.b32 	%r2003, %r2000, %r2001, 8;
	mov.b64 	%rd2912, {%r2003, %r2002};
	shf.r.wrap.b32 	%r2004, %r2001, %r2000, 1;
	shf.r.wrap.b32 	%r2005, %r2000, %r2001, 1;
	mov.b64 	%rd2913, {%r2005, %r2004};
	xor.b64  	%rd2914, %rd2913, %rd2912;
	shr.u64 	%rd2915, %rd3255, 7;
	xor.b64  	%rd2916, %rd2914, %rd2915;
	add.s64 	%rd2917, %rd2911, %rd3243;
	add.s64 	%rd2918, %rd2917, %rd3257;
	add.s64 	%rd3243, %rd2918, %rd2916;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2006,%dummy}, %rd2895;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2007}, %rd2895;
	}
	shf.r.wrap.b32 	%r2008, %r2007, %r2006, 14;
	shf.r.wrap.b32 	%r2009, %r2006, %r2007, 14;
	mov.b64 	%rd2919, {%r2009, %r2008};
	shf.r.wrap.b32 	%r2010, %r2007, %r2006, 18;
	shf.r.wrap.b32 	%r2011, %r2006, %r2007, 18;
	mov.b64 	%rd2920, {%r2011, %r2010};
	xor.b64  	%rd2921, %rd2919, %rd2920;
	shf.l.wrap.b32 	%r2012, %r2006, %r2007, 23;
	shf.l.wrap.b32 	%r2013, %r2007, %r2006, 23;
	mov.b64 	%rd2922, {%r2013, %r2012};
	xor.b64  	%rd2923, %rd2921, %rd2922;
	xor.b64  	%rd2924, %rd2858, %rd2821;
	and.b64  	%rd2925, %rd2895, %rd2924;
	xor.b64  	%rd2926, %rd2925, %rd2821;
	ld.const.u64 	%rd2927, [%rd2622+64];
	add.s64 	%rd2928, %rd2927, %rd2784;
	add.s64 	%rd2929, %rd2928, %rd3243;
	add.s64 	%rd2930, %rd2929, %rd2926;
	add.s64 	%rd2931, %rd2930, %rd2923;
	add.s64 	%rd2932, %rd2931, %rd2795;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2014,%dummy}, %rd2906;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2015}, %rd2906;
	}
	shf.r.wrap.b32 	%r2016, %r2015, %r2014, 28;
	shf.r.wrap.b32 	%r2017, %r2014, %r2015, 28;
	mov.b64 	%rd2933, {%r2017, %r2016};
	shf.l.wrap.b32 	%r2018, %r2014, %r2015, 30;
	shf.l.wrap.b32 	%r2019, %r2015, %r2014, 30;
	mov.b64 	%rd2934, {%r2019, %r2018};
	xor.b64  	%rd2935, %rd2933, %rd2934;
	shf.l.wrap.b32 	%r2020, %r2014, %r2015, 25;
	shf.l.wrap.b32 	%r2021, %r2015, %r2014, 25;
	mov.b64 	%rd2936, {%r2021, %r2020};
	xor.b64  	%rd2937, %rd2935, %rd2936;
	and.b64  	%rd2938, %rd2906, %rd2869;
	or.b64  	%rd2939, %rd2906, %rd2869;
	and.b64  	%rd2940, %rd2939, %rd2832;
	or.b64  	%rd2941, %rd2940, %rd2938;
	add.s64 	%rd2942, %rd2941, %rd2937;
	add.s64 	%rd2943, %rd2942, %rd2931;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2022,%dummy}, %rd3244;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2023}, %rd3244;
	}
	shf.r.wrap.b32 	%r2024, %r2023, %r2022, 19;
	shf.r.wrap.b32 	%r2025, %r2022, %r2023, 19;
	mov.b64 	%rd2944, {%r2025, %r2024};
	shf.l.wrap.b32 	%r2026, %r2022, %r2023, 3;
	shf.l.wrap.b32 	%r2027, %r2023, %r2022, 3;
	mov.b64 	%rd2945, {%r2027, %r2026};
	xor.b64  	%rd2946, %rd2944, %rd2945;
	shr.u64 	%rd2947, %rd3244, 6;
	xor.b64  	%rd2948, %rd2946, %rd2947;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2028,%dummy}, %rd3252;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2029}, %rd3252;
	}
	shf.r.wrap.b32 	%r2030, %r2029, %r2028, 8;
	shf.r.wrap.b32 	%r2031, %r2028, %r2029, 8;
	mov.b64 	%rd2949, {%r2031, %r2030};
	shf.r.wrap.b32 	%r2032, %r2029, %r2028, 1;
	shf.r.wrap.b32 	%r2033, %r2028, %r2029, 1;
	mov.b64 	%rd2950, {%r2033, %r2032};
	xor.b64  	%rd2951, %rd2950, %rd2949;
	shr.u64 	%rd2952, %rd3252, 7;
	xor.b64  	%rd2953, %rd2951, %rd2952;
	add.s64 	%rd2954, %rd2948, %rd3255;
	add.s64 	%rd2955, %rd2954, %rd3253;
	add.s64 	%rd3255, %rd2955, %rd2953;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2034,%dummy}, %rd2932;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2035}, %rd2932;
	}
	shf.r.wrap.b32 	%r2036, %r2035, %r2034, 14;
	shf.r.wrap.b32 	%r2037, %r2034, %r2035, 14;
	mov.b64 	%rd2956, {%r2037, %r2036};
	shf.r.wrap.b32 	%r2038, %r2035, %r2034, 18;
	shf.r.wrap.b32 	%r2039, %r2034, %r2035, 18;
	mov.b64 	%rd2957, {%r2039, %r2038};
	xor.b64  	%rd2958, %rd2956, %rd2957;
	shf.l.wrap.b32 	%r2040, %r2034, %r2035, 23;
	shf.l.wrap.b32 	%r2041, %r2035, %r2034, 23;
	mov.b64 	%rd2959, {%r2041, %r2040};
	xor.b64  	%rd2960, %rd2958, %rd2959;
	xor.b64  	%rd2961, %rd2895, %rd2858;
	and.b64  	%rd2962, %rd2932, %rd2961;
	xor.b64  	%rd2963, %rd2962, %rd2858;
	ld.const.u64 	%rd2964, [%rd2622+72];
	add.s64 	%rd2965, %rd2964, %rd2821;
	add.s64 	%rd2966, %rd2965, %rd3255;
	add.s64 	%rd2967, %rd2966, %rd2963;
	add.s64 	%rd2968, %rd2967, %rd2960;
	add.s64 	%rd2969, %rd2968, %rd2832;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2042,%dummy}, %rd2943;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2043}, %rd2943;
	}
	shf.r.wrap.b32 	%r2044, %r2043, %r2042, 28;
	shf.r.wrap.b32 	%r2045, %r2042, %r2043, 28;
	mov.b64 	%rd2970, {%r2045, %r2044};
	shf.l.wrap.b32 	%r2046, %r2042, %r2043, 30;
	shf.l.wrap.b32 	%r2047, %r2043, %r2042, 30;
	mov.b64 	%rd2971, {%r2047, %r2046};
	xor.b64  	%rd2972, %rd2970, %rd2971;
	shf.l.wrap.b32 	%r2048, %r2042, %r2043, 25;
	shf.l.wrap.b32 	%r2049, %r2043, %r2042, 25;
	mov.b64 	%rd2973, {%r2049, %r2048};
	xor.b64  	%rd2974, %rd2972, %rd2973;
	and.b64  	%rd2975, %rd2943, %rd2906;
	or.b64  	%rd2976, %rd2943, %rd2906;
	and.b64  	%rd2977, %rd2976, %rd2869;
	or.b64  	%rd2978, %rd2977, %rd2975;
	add.s64 	%rd2979, %rd2978, %rd2974;
	add.s64 	%rd2980, %rd2979, %rd2968;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2050,%dummy}, %rd3243;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2051}, %rd3243;
	}
	shf.r.wrap.b32 	%r2052, %r2051, %r2050, 19;
	shf.r.wrap.b32 	%r2053, %r2050, %r2051, 19;
	mov.b64 	%rd2981, {%r2053, %r2052};
	shf.l.wrap.b32 	%r2054, %r2050, %r2051, 3;
	shf.l.wrap.b32 	%r2055, %r2051, %r2050, 3;
	mov.b64 	%rd2982, {%r2055, %r2054};
	xor.b64  	%rd2983, %rd2981, %rd2982;
	shr.u64 	%rd2984, %rd3243, 6;
	xor.b64  	%rd2985, %rd2983, %rd2984;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2056,%dummy}, %rd3250;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2057}, %rd3250;
	}
	shf.r.wrap.b32 	%r2058, %r2057, %r2056, 8;
	shf.r.wrap.b32 	%r2059, %r2056, %r2057, 8;
	mov.b64 	%rd2986, {%r2059, %r2058};
	shf.r.wrap.b32 	%r2060, %r2057, %r2056, 1;
	shf.r.wrap.b32 	%r2061, %r2056, %r2057, 1;
	mov.b64 	%rd2987, {%r2061, %r2060};
	xor.b64  	%rd2988, %rd2987, %rd2986;
	shr.u64 	%rd2989, %rd3250, 7;
	xor.b64  	%rd2990, %rd2988, %rd2989;
	add.s64 	%rd2991, %rd2985, %rd3252;
	add.s64 	%rd2992, %rd2991, %rd3251;
	add.s64 	%rd3252, %rd2992, %rd2990;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2062,%dummy}, %rd2969;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2063}, %rd2969;
	}
	shf.r.wrap.b32 	%r2064, %r2063, %r2062, 14;
	shf.r.wrap.b32 	%r2065, %r2062, %r2063, 14;
	mov.b64 	%rd2993, {%r2065, %r2064};
	shf.r.wrap.b32 	%r2066, %r2063, %r2062, 18;
	shf.r.wrap.b32 	%r2067, %r2062, %r2063, 18;
	mov.b64 	%rd2994, {%r2067, %r2066};
	xor.b64  	%rd2995, %rd2993, %rd2994;
	shf.l.wrap.b32 	%r2068, %r2062, %r2063, 23;
	shf.l.wrap.b32 	%r2069, %r2063, %r2062, 23;
	mov.b64 	%rd2996, {%r2069, %r2068};
	xor.b64  	%rd2997, %rd2995, %rd2996;
	xor.b64  	%rd2998, %rd2932, %rd2895;
	and.b64  	%rd2999, %rd2969, %rd2998;
	xor.b64  	%rd3000, %rd2999, %rd2895;
	ld.const.u64 	%rd3001, [%rd2622+80];
	add.s64 	%rd3002, %rd3001, %rd2858;
	add.s64 	%rd3003, %rd3002, %rd3252;
	add.s64 	%rd3004, %rd3003, %rd3000;
	add.s64 	%rd3005, %rd3004, %rd2997;
	add.s64 	%rd3006, %rd3005, %rd2869;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2070,%dummy}, %rd2980;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2071}, %rd2980;
	}
	shf.r.wrap.b32 	%r2072, %r2071, %r2070, 28;
	shf.r.wrap.b32 	%r2073, %r2070, %r2071, 28;
	mov.b64 	%rd3007, {%r2073, %r2072};
	shf.l.wrap.b32 	%r2074, %r2070, %r2071, 30;
	shf.l.wrap.b32 	%r2075, %r2071, %r2070, 30;
	mov.b64 	%rd3008, {%r2075, %r2074};
	xor.b64  	%rd3009, %rd3007, %rd3008;
	shf.l.wrap.b32 	%r2076, %r2070, %r2071, 25;
	shf.l.wrap.b32 	%r2077, %r2071, %r2070, 25;
	mov.b64 	%rd3010, {%r2077, %r2076};
	xor.b64  	%rd3011, %rd3009, %rd3010;
	and.b64  	%rd3012, %rd2980, %rd2943;
	or.b64  	%rd3013, %rd2980, %rd2943;
	and.b64  	%rd3014, %rd3013, %rd2906;
	or.b64  	%rd3015, %rd3014, %rd3012;
	add.s64 	%rd3016, %rd3015, %rd3011;
	add.s64 	%rd3017, %rd3016, %rd3005;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2078,%dummy}, %rd3255;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2079}, %rd3255;
	}
	shf.r.wrap.b32 	%r2080, %r2079, %r2078, 19;
	shf.r.wrap.b32 	%r2081, %r2078, %r2079, 19;
	mov.b64 	%rd3018, {%r2081, %r2080};
	shf.l.wrap.b32 	%r2082, %r2078, %r2079, 3;
	shf.l.wrap.b32 	%r2083, %r2079, %r2078, 3;
	mov.b64 	%rd3019, {%r2083, %r2082};
	xor.b64  	%rd3020, %rd3018, %rd3019;
	shr.u64 	%rd3021, %rd3255, 6;
	xor.b64  	%rd3022, %rd3020, %rd3021;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2084,%dummy}, %rd3248;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2085}, %rd3248;
	}
	shf.r.wrap.b32 	%r2086, %r2085, %r2084, 8;
	shf.r.wrap.b32 	%r2087, %r2084, %r2085, 8;
	mov.b64 	%rd3023, {%r2087, %r2086};
	shf.r.wrap.b32 	%r2088, %r2085, %r2084, 1;
	shf.r.wrap.b32 	%r2089, %r2084, %r2085, 1;
	mov.b64 	%rd3024, {%r2089, %r2088};
	xor.b64  	%rd3025, %rd3024, %rd3023;
	shr.u64 	%rd3026, %rd3248, 7;
	xor.b64  	%rd3027, %rd3025, %rd3026;
	add.s64 	%rd3028, %rd3022, %rd3250;
	add.s64 	%rd3029, %rd3028, %rd3249;
	add.s64 	%rd3250, %rd3029, %rd3027;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2090,%dummy}, %rd3006;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2091}, %rd3006;
	}
	shf.r.wrap.b32 	%r2092, %r2091, %r2090, 14;
	shf.r.wrap.b32 	%r2093, %r2090, %r2091, 14;
	mov.b64 	%rd3030, {%r2093, %r2092};
	shf.r.wrap.b32 	%r2094, %r2091, %r2090, 18;
	shf.r.wrap.b32 	%r2095, %r2090, %r2091, 18;
	mov.b64 	%rd3031, {%r2095, %r2094};
	xor.b64  	%rd3032, %rd3030, %rd3031;
	shf.l.wrap.b32 	%r2096, %r2090, %r2091, 23;
	shf.l.wrap.b32 	%r2097, %r2091, %r2090, 23;
	mov.b64 	%rd3033, {%r2097, %r2096};
	xor.b64  	%rd3034, %rd3032, %rd3033;
	xor.b64  	%rd3035, %rd2969, %rd2932;
	and.b64  	%rd3036, %rd3006, %rd3035;
	xor.b64  	%rd3037, %rd3036, %rd2932;
	ld.const.u64 	%rd3038, [%rd2622+88];
	add.s64 	%rd3039, %rd3038, %rd2895;
	add.s64 	%rd3040, %rd3039, %rd3250;
	add.s64 	%rd3041, %rd3040, %rd3037;
	add.s64 	%rd3042, %rd3041, %rd3034;
	add.s64 	%rd3043, %rd3042, %rd2906;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2098,%dummy}, %rd3017;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2099}, %rd3017;
	}
	shf.r.wrap.b32 	%r2100, %r2099, %r2098, 28;
	shf.r.wrap.b32 	%r2101, %r2098, %r2099, 28;
	mov.b64 	%rd3044, {%r2101, %r2100};
	shf.l.wrap.b32 	%r2102, %r2098, %r2099, 30;
	shf.l.wrap.b32 	%r2103, %r2099, %r2098, 30;
	mov.b64 	%rd3045, {%r2103, %r2102};
	xor.b64  	%rd3046, %rd3044, %rd3045;
	shf.l.wrap.b32 	%r2104, %r2098, %r2099, 25;
	shf.l.wrap.b32 	%r2105, %r2099, %r2098, 25;
	mov.b64 	%rd3047, {%r2105, %r2104};
	xor.b64  	%rd3048, %rd3046, %rd3047;
	and.b64  	%rd3049, %rd3017, %rd2980;
	or.b64  	%rd3050, %rd3017, %rd2980;
	and.b64  	%rd3051, %rd3050, %rd2943;
	or.b64  	%rd3052, %rd3051, %rd3049;
	add.s64 	%rd3053, %rd3052, %rd3048;
	add.s64 	%rd3054, %rd3053, %rd3042;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2106,%dummy}, %rd3252;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2107}, %rd3252;
	}
	shf.r.wrap.b32 	%r2108, %r2107, %r2106, 19;
	shf.r.wrap.b32 	%r2109, %r2106, %r2107, 19;
	mov.b64 	%rd3055, {%r2109, %r2108};
	shf.l.wrap.b32 	%r2110, %r2106, %r2107, 3;
	shf.l.wrap.b32 	%r2111, %r2107, %r2106, 3;
	mov.b64 	%rd3056, {%r2111, %r2110};
	xor.b64  	%rd3057, %rd3055, %rd3056;
	shr.u64 	%rd3058, %rd3252, 6;
	xor.b64  	%rd3059, %rd3057, %rd3058;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2112,%dummy}, %rd3246;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2113}, %rd3246;
	}
	shf.r.wrap.b32 	%r2114, %r2113, %r2112, 8;
	shf.r.wrap.b32 	%r2115, %r2112, %r2113, 8;
	mov.b64 	%rd3060, {%r2115, %r2114};
	shf.r.wrap.b32 	%r2116, %r2113, %r2112, 1;
	shf.r.wrap.b32 	%r2117, %r2112, %r2113, 1;
	mov.b64 	%rd3061, {%r2117, %r2116};
	xor.b64  	%rd3062, %rd3061, %rd3060;
	shr.u64 	%rd3063, %rd3246, 7;
	xor.b64  	%rd3064, %rd3062, %rd3063;
	add.s64 	%rd3065, %rd3059, %rd3248;
	add.s64 	%rd3066, %rd3065, %rd3247;
	add.s64 	%rd3248, %rd3066, %rd3064;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2118,%dummy}, %rd3043;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2119}, %rd3043;
	}
	shf.r.wrap.b32 	%r2120, %r2119, %r2118, 14;
	shf.r.wrap.b32 	%r2121, %r2118, %r2119, 14;
	mov.b64 	%rd3067, {%r2121, %r2120};
	shf.r.wrap.b32 	%r2122, %r2119, %r2118, 18;
	shf.r.wrap.b32 	%r2123, %r2118, %r2119, 18;
	mov.b64 	%rd3068, {%r2123, %r2122};
	xor.b64  	%rd3069, %rd3067, %rd3068;
	shf.l.wrap.b32 	%r2124, %r2118, %r2119, 23;
	shf.l.wrap.b32 	%r2125, %r2119, %r2118, 23;
	mov.b64 	%rd3070, {%r2125, %r2124};
	xor.b64  	%rd3071, %rd3069, %rd3070;
	xor.b64  	%rd3072, %rd3006, %rd2969;
	and.b64  	%rd3073, %rd3043, %rd3072;
	xor.b64  	%rd3074, %rd3073, %rd2969;
	ld.const.u64 	%rd3075, [%rd2622+96];
	add.s64 	%rd3076, %rd3075, %rd2932;
	add.s64 	%rd3077, %rd3076, %rd3248;
	add.s64 	%rd3078, %rd3077, %rd3074;
	add.s64 	%rd3079, %rd3078, %rd3071;
	add.s64 	%rd3259, %rd3079, %rd2943;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2126,%dummy}, %rd3054;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2127}, %rd3054;
	}
	shf.r.wrap.b32 	%r2128, %r2127, %r2126, 28;
	shf.r.wrap.b32 	%r2129, %r2126, %r2127, 28;
	mov.b64 	%rd3080, {%r2129, %r2128};
	shf.l.wrap.b32 	%r2130, %r2126, %r2127, 30;
	shf.l.wrap.b32 	%r2131, %r2127, %r2126, 30;
	mov.b64 	%rd3081, {%r2131, %r2130};
	xor.b64  	%rd3082, %rd3080, %rd3081;
	shf.l.wrap.b32 	%r2132, %r2126, %r2127, 25;
	shf.l.wrap.b32 	%r2133, %r2127, %r2126, 25;
	mov.b64 	%rd3083, {%r2133, %r2132};
	xor.b64  	%rd3084, %rd3082, %rd3083;
	and.b64  	%rd3085, %rd3054, %rd3017;
	or.b64  	%rd3086, %rd3054, %rd3017;
	and.b64  	%rd3087, %rd3086, %rd2980;
	or.b64  	%rd3088, %rd3087, %rd3085;
	add.s64 	%rd3089, %rd3088, %rd3084;
	add.s64 	%rd3263, %rd3089, %rd3079;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2134,%dummy}, %rd3250;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2135}, %rd3250;
	}
	shf.r.wrap.b32 	%r2136, %r2135, %r2134, 19;
	shf.r.wrap.b32 	%r2137, %r2134, %r2135, 19;
	mov.b64 	%rd3090, {%r2137, %r2136};
	shf.l.wrap.b32 	%r2138, %r2134, %r2135, 3;
	shf.l.wrap.b32 	%r2139, %r2135, %r2134, 3;
	mov.b64 	%rd3091, {%r2139, %r2138};
	xor.b64  	%rd3092, %rd3090, %rd3091;
	shr.u64 	%rd3093, %rd3250, 6;
	xor.b64  	%rd3094, %rd3092, %rd3093;
	shf.r.wrap.b32 	%r2140, %r1770, %r1771, 8;
	shf.r.wrap.b32 	%r2141, %r1771, %r1770, 8;
	mov.b64 	%rd3095, {%r2141, %r2140};
	shf.r.wrap.b32 	%r2142, %r1770, %r1771, 1;
	shf.r.wrap.b32 	%r2143, %r1771, %r1770, 1;
	mov.b64 	%rd3096, {%r2143, %r2142};
	xor.b64  	%rd3097, %rd3096, %rd3095;
	shr.u64 	%rd3098, %rd3258, 7;
	xor.b64  	%rd3099, %rd3097, %rd3098;
	add.s64 	%rd3100, %rd3094, %rd3246;
	add.s64 	%rd3101, %rd3100, %rd3245;
	add.s64 	%rd3246, %rd3101, %rd3099;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2144,%dummy}, %rd3259;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2145}, %rd3259;
	}
	shf.r.wrap.b32 	%r2146, %r2145, %r2144, 14;
	shf.r.wrap.b32 	%r2147, %r2144, %r2145, 14;
	mov.b64 	%rd3102, {%r2147, %r2146};
	shf.r.wrap.b32 	%r2148, %r2145, %r2144, 18;
	shf.r.wrap.b32 	%r2149, %r2144, %r2145, 18;
	mov.b64 	%rd3103, {%r2149, %r2148};
	xor.b64  	%rd3104, %rd3102, %rd3103;
	shf.l.wrap.b32 	%r2150, %r2144, %r2145, 23;
	shf.l.wrap.b32 	%r2151, %r2145, %r2144, 23;
	mov.b64 	%rd3105, {%r2151, %r2150};
	xor.b64  	%rd3106, %rd3104, %rd3105;
	xor.b64  	%rd3107, %rd3043, %rd3006;
	and.b64  	%rd3108, %rd3259, %rd3107;
	xor.b64  	%rd3109, %rd3108, %rd3006;
	ld.const.u64 	%rd3110, [%rd2622+104];
	add.s64 	%rd3111, %rd3110, %rd2969;
	add.s64 	%rd3112, %rd3111, %rd3246;
	add.s64 	%rd3113, %rd3112, %rd3109;
	add.s64 	%rd3114, %rd3113, %rd3106;
	add.s64 	%rd3266, %rd3114, %rd2980;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2152,%dummy}, %rd3263;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2153}, %rd3263;
	}
	shf.r.wrap.b32 	%r2154, %r2153, %r2152, 28;
	shf.r.wrap.b32 	%r2155, %r2152, %r2153, 28;
	mov.b64 	%rd3115, {%r2155, %r2154};
	shf.l.wrap.b32 	%r2156, %r2152, %r2153, 30;
	shf.l.wrap.b32 	%r2157, %r2153, %r2152, 30;
	mov.b64 	%rd3116, {%r2157, %r2156};
	xor.b64  	%rd3117, %rd3115, %rd3116;
	shf.l.wrap.b32 	%r2158, %r2152, %r2153, 25;
	shf.l.wrap.b32 	%r2159, %r2153, %r2152, 25;
	mov.b64 	%rd3118, {%r2159, %r2158};
	xor.b64  	%rd3119, %rd3117, %rd3118;
	and.b64  	%rd3120, %rd3263, %rd3054;
	or.b64  	%rd3121, %rd3263, %rd3054;
	and.b64  	%rd3122, %rd3121, %rd3017;
	or.b64  	%rd3123, %rd3122, %rd3120;
	add.s64 	%rd3124, %rd3123, %rd3119;
	add.s64 	%rd3262, %rd3124, %rd3114;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2160,%dummy}, %rd3248;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2161}, %rd3248;
	}
	shf.r.wrap.b32 	%r2162, %r2161, %r2160, 19;
	shf.r.wrap.b32 	%r2163, %r2160, %r2161, 19;
	mov.b64 	%rd3125, {%r2163, %r2162};
	shf.l.wrap.b32 	%r2164, %r2160, %r2161, 3;
	shf.l.wrap.b32 	%r2165, %r2161, %r2160, 3;
	mov.b64 	%rd3126, {%r2165, %r2164};
	xor.b64  	%rd3127, %rd3125, %rd3126;
	shr.u64 	%rd3128, %rd3248, 6;
	xor.b64  	%rd3129, %rd3127, %rd3128;
	shf.r.wrap.b32 	%r2166, %r1798, %r1799, 8;
	shf.r.wrap.b32 	%r2167, %r1799, %r1798, 8;
	mov.b64 	%rd3130, {%r2167, %r2166};
	shf.r.wrap.b32 	%r2168, %r1798, %r1799, 1;
	shf.r.wrap.b32 	%r2169, %r1799, %r1798, 1;
	mov.b64 	%rd3131, {%r2169, %r2168};
	xor.b64  	%rd3132, %rd3131, %rd3130;
	shr.u64 	%rd3133, %rd3254, 7;
	xor.b64  	%rd3134, %rd3132, %rd3133;
	add.s64 	%rd3135, %rd3129, %rd3258;
	add.s64 	%rd3136, %rd3135, %rd3244;
	add.s64 	%rd3258, %rd3136, %rd3134;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2170,%dummy}, %rd3266;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2171}, %rd3266;
	}
	shf.r.wrap.b32 	%r2172, %r2171, %r2170, 14;
	shf.r.wrap.b32 	%r2173, %r2170, %r2171, 14;
	mov.b64 	%rd3137, {%r2173, %r2172};
	shf.r.wrap.b32 	%r2174, %r2171, %r2170, 18;
	shf.r.wrap.b32 	%r2175, %r2170, %r2171, 18;
	mov.b64 	%rd3138, {%r2175, %r2174};
	xor.b64  	%rd3139, %rd3137, %rd3138;
	shf.l.wrap.b32 	%r2176, %r2170, %r2171, 23;
	shf.l.wrap.b32 	%r2177, %r2171, %r2170, 23;
	mov.b64 	%rd3140, {%r2177, %r2176};
	xor.b64  	%rd3141, %rd3139, %rd3140;
	xor.b64  	%rd3142, %rd3259, %rd3043;
	and.b64  	%rd3143, %rd3266, %rd3142;
	xor.b64  	%rd3144, %rd3143, %rd3043;
	ld.const.u64 	%rd3145, [%rd2622+112];
	add.s64 	%rd3146, %rd3145, %rd3006;
	add.s64 	%rd3147, %rd3146, %rd3258;
	add.s64 	%rd3148, %rd3147, %rd3144;
	add.s64 	%rd3149, %rd3148, %rd3141;
	add.s64 	%rd3265, %rd3149, %rd3017;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2178,%dummy}, %rd3262;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2179}, %rd3262;
	}
	shf.r.wrap.b32 	%r2180, %r2179, %r2178, 28;
	shf.r.wrap.b32 	%r2181, %r2178, %r2179, 28;
	mov.b64 	%rd3150, {%r2181, %r2180};
	shf.l.wrap.b32 	%r2182, %r2178, %r2179, 30;
	shf.l.wrap.b32 	%r2183, %r2179, %r2178, 30;
	mov.b64 	%rd3151, {%r2183, %r2182};
	xor.b64  	%rd3152, %rd3150, %rd3151;
	shf.l.wrap.b32 	%r2184, %r2178, %r2179, 25;
	shf.l.wrap.b32 	%r2185, %r2179, %r2178, 25;
	mov.b64 	%rd3153, {%r2185, %r2184};
	xor.b64  	%rd3154, %rd3152, %rd3153;
	and.b64  	%rd3155, %rd3262, %rd3263;
	or.b64  	%rd3156, %rd3262, %rd3263;
	and.b64  	%rd3157, %rd3156, %rd3054;
	or.b64  	%rd3158, %rd3157, %rd3155;
	add.s64 	%rd3159, %rd3158, %rd3154;
	add.s64 	%rd3261, %rd3159, %rd3149;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2186,%dummy}, %rd3246;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2187}, %rd3246;
	}
	shf.r.wrap.b32 	%r2188, %r2187, %r2186, 19;
	shf.r.wrap.b32 	%r2189, %r2186, %r2187, 19;
	mov.b64 	%rd3160, {%r2189, %r2188};
	shf.l.wrap.b32 	%r2190, %r2186, %r2187, 3;
	shf.l.wrap.b32 	%r2191, %r2187, %r2186, 3;
	mov.b64 	%rd3161, {%r2191, %r2190};
	xor.b64  	%rd3162, %rd3160, %rd3161;
	shr.u64 	%rd3163, %rd3246, 6;
	xor.b64  	%rd3164, %rd3162, %rd3163;
	shf.r.wrap.b32 	%r2192, %r1827, %r1826, 1;
	shf.r.wrap.b32 	%r2193, %r1826, %r1827, 1;
	mov.b64 	%rd3165, {%r2193, %r2192};
	shf.r.wrap.b32 	%r2194, %r1827, %r1826, 8;
	shf.r.wrap.b32 	%r2195, %r1826, %r1827, 8;
	mov.b64 	%rd3166, {%r2195, %r2194};
	xor.b64  	%rd3167, %rd3165, %rd3166;
	shr.u64 	%rd3168, %rd3256, 7;
	xor.b64  	%rd3169, %rd3167, %rd3168;
	add.s64 	%rd3170, %rd3164, %rd3254;
	add.s64 	%rd3171, %rd3170, %rd3243;
	add.s64 	%rd3254, %rd3171, %rd3169;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2196,%dummy}, %rd3265;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2197}, %rd3265;
	}
	shf.r.wrap.b32 	%r2198, %r2197, %r2196, 14;
	shf.r.wrap.b32 	%r2199, %r2196, %r2197, 14;
	mov.b64 	%rd3172, {%r2199, %r2198};
	shf.r.wrap.b32 	%r2200, %r2197, %r2196, 18;
	shf.r.wrap.b32 	%r2201, %r2196, %r2197, 18;
	mov.b64 	%rd3173, {%r2201, %r2200};
	xor.b64  	%rd3174, %rd3172, %rd3173;
	shf.l.wrap.b32 	%r2202, %r2196, %r2197, 23;
	shf.l.wrap.b32 	%r2203, %r2197, %r2196, 23;
	mov.b64 	%rd3175, {%r2203, %r2202};
	xor.b64  	%rd3176, %rd3174, %rd3175;
	xor.b64  	%rd3177, %rd3266, %rd3259;
	and.b64  	%rd3178, %rd3265, %rd3177;
	xor.b64  	%rd3179, %rd3178, %rd3259;
	ld.const.u64 	%rd3180, [%rd2622+120];
	add.s64 	%rd3181, %rd3180, %rd3043;
	add.s64 	%rd3182, %rd3181, %rd3254;
	add.s64 	%rd3183, %rd3182, %rd3179;
	add.s64 	%rd3184, %rd3183, %rd3176;
	add.s64 	%rd3264, %rd3184, %rd3054;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2204,%dummy}, %rd3261;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2205}, %rd3261;
	}
	shf.r.wrap.b32 	%r2206, %r2205, %r2204, 28;
	shf.r.wrap.b32 	%r2207, %r2204, %r2205, 28;
	mov.b64 	%rd3185, {%r2207, %r2206};
	shf.l.wrap.b32 	%r2208, %r2204, %r2205, 30;
	shf.l.wrap.b32 	%r2209, %r2205, %r2204, 30;
	mov.b64 	%rd3186, {%r2209, %r2208};
	xor.b64  	%rd3187, %rd3185, %rd3186;
	shf.l.wrap.b32 	%r2210, %r2204, %r2205, 25;
	shf.l.wrap.b32 	%r2211, %r2205, %r2204, 25;
	mov.b64 	%rd3188, {%r2211, %r2210};
	xor.b64  	%rd3189, %rd3187, %rd3188;
	and.b64  	%rd3190, %rd3261, %rd3262;
	or.b64  	%rd3191, %rd3261, %rd3262;
	and.b64  	%rd3192, %rd3191, %rd3263;
	or.b64  	%rd3193, %rd3192, %rd3190;
	add.s64 	%rd3194, %rd3193, %rd3189;
	add.s64 	%rd3260, %rd3194, %rd3184;
	add.s32 	%r2223, %r2223, 16;
	setp.lt.u32 	%p3, %r2223, 65;
	@%p3 bra 	$L__BB0_5;

	add.s64 	%rd3267, %rd3, %rd3260;
	xor.b64  	%rd3282, %rd3282, %rd3267;
	add.s64 	%rd3268, %rd7, %rd3261;
	xor.b64  	%rd3281, %rd3281, %rd3268;
	add.s64 	%rd3269, %rd11, %rd3262;
	xor.b64  	%rd3280, %rd3280, %rd3269;
	add.s64 	%rd3270, %rd15, %rd3263;
	xor.b64  	%rd3279, %rd3279, %rd3270;
	add.s64 	%rd3271, %rd19, %rd3264;
	xor.b64  	%rd3278, %rd3278, %rd3271;
	add.s64 	%rd3272, %rd23, %rd3265;
	xor.b64  	%rd3277, %rd3277, %rd3272;
	add.s64 	%rd3273, %rd27, %rd3266;
	xor.b64  	%rd3276, %rd3276, %rd3273;
	add.s64 	%rd3274, %rd31, %rd3259;
	xor.b64  	%rd3275, %rd3275, %rd3274;
	add.s32 	%r2221, %r2221, 1;
	setp.lt.u32 	%p4, %r2221, %r14;
	@%p4 bra 	$L__BB0_2;

$L__BB0_7:
	sub.s32 	%r2214, %r2, %r14;
	st.global.u32 	[%rd238+256], %r2214;
	setp.eq.s32 	%p5, %r2214, 0;
	@%p5 bra 	$L__BB0_9;

	st.global.u64 	[%rd238+128], %rd3282;
	st.global.u64 	[%rd238+192], %rd3267;
	st.global.u64 	[%rd238+136], %rd3281;
	st.global.u64 	[%rd238+200], %rd3268;
	st.global.u64 	[%rd238+144], %rd3280;
	st.global.u64 	[%rd238+208], %rd3269;
	st.global.u64 	[%rd238+152], %rd3279;
	st.global.u64 	[%rd238+216], %rd3270;
	st.global.u64 	[%rd238+160], %rd3278;
	st.global.u64 	[%rd238+224], %rd3271;
	st.global.u64 	[%rd238+168], %rd3277;
	st.global.u64 	[%rd238+232], %rd3272;
	st.global.u64 	[%rd238+176], %rd3276;
	st.global.u64 	[%rd238+240], %rd3273;
	st.global.u64 	[%rd238+184], %rd3275;
	st.global.u64 	[%rd238+248], %rd3274;
	bra.uni 	$L__BB0_10;

$L__BB0_9:
	mov.b32 	%r2220, %envreg3;
	mov.u32 	%r2219, %tid.x;
	add.s32 	%r2218, %r2219, %r2220;
	mov.u32 	%r2217, %ctaid.x;
	mov.u32 	%r2216, %ntid.x;
	mad.lo.s32 	%r2215, %r2216, %r2217, %r2218;
	ld.param.u64 	%rd3202, [pbkdf2_sha512_loop_param_1];
	mul.wide.u32 	%rd3199, %r2215, 64;
	add.s64 	%rd3200, %rd3202, %rd3199;
	st.global.u64 	[%rd3200], %rd3282;
	st.global.u64 	[%rd3200+8], %rd3281;
	st.global.u64 	[%rd3200+16], %rd3280;
	st.global.u64 	[%rd3200+24], %rd3279;
	st.global.u64 	[%rd3200+32], %rd3278;
	st.global.u64 	[%rd3200+40], %rd3277;
	st.global.u64 	[%rd3200+48], %rd3276;
	st.global.u64 	[%rd3200+56], %rd3275;

$L__BB0_10:
	ret;

}
	// .globl	pbkdf2_sha512_kernel
.entry pbkdf2_sha512_kernel(
	.param .u64 .ptr .global .align 8 pbkdf2_sha512_kernel_param_0,
	.param .u64 .ptr .const .align 8 pbkdf2_sha512_kernel_param_1,
	.param .u64 .ptr .global .align 8 pbkdf2_sha512_kernel_param_2
)
{
	.local .align 16 .b8 	__local_depot1[128];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .b32 	%r<7004>;
	.reg .b64 	%rd<10029>;


	mov.u64 	%SPL, __local_depot1;
	ld.param.u64 	%rd148, [pbkdf2_sha512_kernel_param_0];
	ld.param.u64 	%rd149, [pbkdf2_sha512_kernel_param_1];
	ld.param.u64 	%rd150, [pbkdf2_sha512_kernel_param_2];
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r19, %ctaid.x;
	mov.u32 	%r20, %ntid.x;
	mov.u32 	%r21, %tid.x;
	mov.b32 	%r22, %envreg3;
	add.s32 	%r23, %r21, %r22;
	mad.lo.s32 	%r24, %r20, %r19, %r23;
	cvt.u64.u32 	%rd2, %r24;
	mul.wide.u32 	%rd152, %r24, 56;
	add.s64 	%rd153, %rd148, %rd152;
	ld.global.u32 	%r25, [%rd153+48];
	ld.const.v2.u32 	{%r26, %r27}, [%rd149+112];
	mov.u32 	%r6997, 0;
	add.s32 	%r29, %r27, -1;
	mul.wide.u32 	%rd154, %r24, 264;
	add.s64 	%rd155, %rd150, %rd154;
	st.global.u32 	[%rd155+256], %r29;
	add.s32 	%r30, %r25, 7;
	shr.u32 	%r2, %r30, 3;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	$L__BB1_3;

	mul.lo.s64 	%rd156, %rd2, 56;
	add.s64 	%rd9983, %rd148, %rd156;
	mov.u32 	%r31, 0;
	mov.u64 	%rd9984, %rd1;
	mov.u32 	%r6997, %r31;

$L__BB1_2:
	ld.global.u64 	%rd157, [%rd9983];
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %rd157;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r33}, %rd157;
	}
	mov.u32 	%r34, 291;
	prmt.b32 	%r36, %r32, %r31, %r34;
	prmt.b32 	%r37, %r33, %r31, %r34;
	mov.b64 	%rd158, {%r37, %r36};
	xor.b64  	%rd159, %rd158, 3906369333256140342;
	st.local.u64 	[%rd9984], %rd159;
	add.s64 	%rd9984, %rd9984, 8;
	add.s64 	%rd9983, %rd9983, 8;
	add.s32 	%r6997, %r6997, 1;
	setp.lt.u32 	%p2, %r6997, %r2;
	@%p2 bra 	$L__BB1_2;

$L__BB1_3:
	setp.gt.u32 	%p3, %r6997, 15;
	@%p3 bra 	$L__BB1_6;

	mul.wide.u32 	%rd160, %r6997, 8;
	add.s64 	%rd9985, %rd1, %rd160;

$L__BB1_5:
	mov.u64 	%rd161, 3906369333256140342;
	st.local.u64 	[%rd9985], %rd161;
	add.s64 	%rd9985, %rd9985, 8;
	add.s32 	%r6997, %r6997, 1;
	setp.lt.u32 	%p4, %r6997, 16;
	@%p4 bra 	$L__BB1_5;

$L__BB1_6:
	mov.u32 	%r7000, 0;
	ld.local.v2.u64 	{%rd162, %rd163}, [%rd1];
	mov.u64 	%rd166, 5840696475078001361;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r39,%dummy}, %rd166;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r40}, %rd166;
	}
	shf.r.wrap.b32 	%r41, %r40, %r39, 18;
	shf.r.wrap.b32 	%r42, %r39, %r40, 18;
	mov.b64 	%rd167, {%r42, %r41};
	shf.r.wrap.b32 	%r43, %r40, %r39, 14;
	shf.r.wrap.b32 	%r44, %r39, %r40, 14;
	mov.b64 	%rd168, {%r44, %r43};
	xor.b64  	%rd169, %rd168, %rd167;
	shf.l.wrap.b32 	%r45, %r39, %r40, 23;
	shf.l.wrap.b32 	%r46, %r40, %r39, 23;
	mov.b64 	%rd170, {%r46, %r45};
	xor.b64  	%rd171, %rd169, %rd170;
	add.s64 	%rd12, %rd171, -7031530027109396581;
	add.s64 	%rd172, %rd12, %rd162;
	add.s64 	%rd173, %rd172, -4263291710961585108;
	mov.u64 	%rd174, 7640891576956012808;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r47}, %rd174;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r48,%dummy}, %rd174;
	}
	shf.l.wrap.b32 	%r49, %r48, %r47, 30;
	shf.l.wrap.b32 	%r50, %r47, %r48, 30;
	mov.b64 	%rd175, {%r50, %r49};
	shf.r.wrap.b32 	%r51, %r47, %r48, 28;
	shf.r.wrap.b32 	%r52, %r48, %r47, 28;
	mov.b64 	%rd176, {%r52, %r51};
	xor.b64  	%rd177, %rd176, %rd175;
	shf.l.wrap.b32 	%r53, %r48, %r47, 25;
	shf.l.wrap.b32 	%r54, %r47, %r48, 25;
	mov.b64 	%rd178, {%r54, %r53};
	xor.b64  	%rd179, %rd177, %rd178;
	add.s64 	%rd13, %rd179, 6482280703085258342;
	add.s64 	%rd180, %rd13, %rd172;
	and.b64  	%rd181, %rd173, -3887949035690463538;
	xor.b64  	%rd182, %rd181, -7276294671716946913;
	add.s64 	%rd183, %rd163, %rd182;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r55,%dummy}, %rd173;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r56}, %rd173;
	}
	shf.r.wrap.b32 	%r57, %r56, %r55, 14;
	shf.r.wrap.b32 	%r58, %r55, %r56, 14;
	mov.b64 	%rd184, {%r58, %r57};
	shf.r.wrap.b32 	%r59, %r56, %r55, 18;
	shf.r.wrap.b32 	%r60, %r55, %r56, 18;
	mov.b64 	%rd185, {%r60, %r59};
	xor.b64  	%rd186, %rd184, %rd185;
	shf.l.wrap.b32 	%r61, %r55, %r56, 23;
	shf.l.wrap.b32 	%r62, %r56, %r55, 23;
	mov.b64 	%rd187, {%r62, %r61};
	xor.b64  	%rd188, %rd186, %rd187;
	add.s64 	%rd189, %rd183, %rd188;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r63,%dummy}, %rd180;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r64}, %rd180;
	}
	shf.r.wrap.b32 	%r65, %r64, %r63, 28;
	shf.r.wrap.b32 	%r66, %r63, %r64, 28;
	mov.b64 	%rd190, {%r66, %r65};
	shf.l.wrap.b32 	%r67, %r63, %r64, 30;
	shf.l.wrap.b32 	%r68, %r64, %r63, 30;
	mov.b64 	%rd191, {%r68, %r67};
	xor.b64  	%rd192, %rd190, %rd191;
	shf.l.wrap.b32 	%r69, %r63, %r64, 25;
	shf.l.wrap.b32 	%r70, %r64, %r63, 25;
	mov.b64 	%rd193, {%r70, %r69};
	xor.b64  	%rd194, %rd192, %rd193;
	and.b64  	%rd195, %rd180, -3355664534840381901;
	or.b64  	%rd196, %rd195, 3026882967131160840;
	add.s64 	%rd197, %rd196, %rd194;
	add.s64 	%rd198, %rd197, %rd189;
	add.s64 	%rd199, %rd189, -3663095898801038493;
	add.s64 	%rd200, %rd198, -8017781463737883848;
	ld.local.v2.u64 	{%rd201, %rd202}, [%rd1+16];
	xor.b64  	%rd205, %rd173, 5840696475078001361;
	and.b64  	%rd206, %rd199, %rd205;
	xor.b64  	%rd207, %rd206, 5840696475078001361;
	add.s64 	%rd208, %rd201, %rd207;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r71,%dummy}, %rd199;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r72}, %rd199;
	}
	shf.r.wrap.b32 	%r73, %r72, %r71, 14;
	shf.r.wrap.b32 	%r74, %r71, %r72, 14;
	mov.b64 	%rd209, {%r74, %r73};
	shf.r.wrap.b32 	%r75, %r72, %r71, 18;
	shf.r.wrap.b32 	%r76, %r71, %r72, 18;
	mov.b64 	%rd210, {%r76, %r75};
	xor.b64  	%rd211, %rd209, %rd210;
	shf.l.wrap.b32 	%r77, %r71, %r72, 23;
	shf.l.wrap.b32 	%r78, %r72, %r71, 23;
	mov.b64 	%rd212, {%r78, %r77};
	xor.b64  	%rd213, %rd211, %rd212;
	add.s64 	%rd214, %rd208, %rd213;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r79,%dummy}, %rd200;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r80}, %rd200;
	}
	shf.r.wrap.b32 	%r81, %r80, %r79, 28;
	shf.r.wrap.b32 	%r82, %r79, %r80, 28;
	mov.b64 	%rd215, {%r82, %r81};
	shf.l.wrap.b32 	%r83, %r79, %r80, 30;
	shf.l.wrap.b32 	%r84, %r80, %r79, 30;
	mov.b64 	%rd216, {%r84, %r83};
	xor.b64  	%rd217, %rd215, %rd216;
	shf.l.wrap.b32 	%r85, %r79, %r80, 25;
	shf.l.wrap.b32 	%r86, %r80, %r79, 25;
	mov.b64 	%rd218, {%r86, %r85};
	xor.b64  	%rd219, %rd217, %rd218;
	and.b64  	%rd220, %rd200, %rd180;
	or.b64  	%rd221, %rd200, %rd180;
	and.b64  	%rd222, %rd221, 7640891576956012808;
	or.b64  	%rd223, %rd222, %rd220;
	add.s64 	%rd224, %rd223, %rd219;
	add.s64 	%rd225, %rd224, %rd214;
	add.s64 	%rd226, %rd214, 877659737583668873;
	add.s64 	%rd227, %rd225, 5820449915117741902;
	xor.b64  	%rd228, %rd199, %rd173;
	and.b64  	%rd229, %rd226, %rd228;
	xor.b64  	%rd230, %rd229, %rd173;
	add.s64 	%rd231, %rd202, %rd230;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r87,%dummy}, %rd226;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r88}, %rd226;
	}
	shf.r.wrap.b32 	%r89, %r88, %r87, 14;
	shf.r.wrap.b32 	%r90, %r87, %r88, 14;
	mov.b64 	%rd232, {%r90, %r89};
	shf.r.wrap.b32 	%r91, %r88, %r87, 18;
	shf.r.wrap.b32 	%r92, %r87, %r88, 18;
	mov.b64 	%rd233, {%r92, %r91};
	xor.b64  	%rd234, %rd232, %rd233;
	shf.l.wrap.b32 	%r93, %r87, %r88, 23;
	shf.l.wrap.b32 	%r94, %r88, %r87, 23;
	mov.b64 	%rd235, {%r94, %r93};
	xor.b64  	%rd236, %rd234, %rd235;
	add.s64 	%rd237, %rd231, %rd236;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r95,%dummy}, %rd227;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r96}, %rd227;
	}
	shf.r.wrap.b32 	%r97, %r96, %r95, 28;
	shf.r.wrap.b32 	%r98, %r95, %r96, 28;
	mov.b64 	%rd238, {%r98, %r97};
	shf.l.wrap.b32 	%r99, %r95, %r96, 30;
	shf.l.wrap.b32 	%r100, %r96, %r95, 30;
	mov.b64 	%rd239, {%r100, %r99};
	xor.b64  	%rd240, %rd238, %rd239;
	shf.l.wrap.b32 	%r101, %r95, %r96, 25;
	shf.l.wrap.b32 	%r102, %r96, %r95, 25;
	mov.b64 	%rd241, {%r102, %r101};
	xor.b64  	%rd242, %rd240, %rd241;
	and.b64  	%rd243, %rd227, %rd200;
	or.b64  	%rd244, %rd227, %rd200;
	and.b64  	%rd245, %rd244, %rd180;
	or.b64  	%rd246, %rd245, %rd243;
	add.s64 	%rd247, %rd246, %rd242;
	add.s64 	%rd248, %rd247, %rd237;
	add.s64 	%rd249, %rd237, -6571292209873868907;
	add.s64 	%rd250, %rd248, 4234560286879669901;
	ld.local.v2.u64 	{%rd251, %rd252}, [%rd1+32];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r103,%dummy}, %rd249;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r104}, %rd249;
	}
	shf.r.wrap.b32 	%r105, %r104, %r103, 14;
	shf.r.wrap.b32 	%r106, %r103, %r104, 14;
	mov.b64 	%rd255, {%r106, %r105};
	shf.r.wrap.b32 	%r107, %r104, %r103, 18;
	shf.r.wrap.b32 	%r108, %r103, %r104, 18;
	mov.b64 	%rd256, {%r108, %r107};
	xor.b64  	%rd257, %rd255, %rd256;
	shf.l.wrap.b32 	%r109, %r103, %r104, 23;
	shf.l.wrap.b32 	%r110, %r104, %r103, 23;
	mov.b64 	%rd258, {%r110, %r109};
	xor.b64  	%rd259, %rd257, %rd258;
	xor.b64  	%rd260, %rd226, %rd199;
	and.b64  	%rd261, %rd249, %rd260;
	xor.b64  	%rd262, %rd261, %rd199;
	add.s64 	%rd263, %rd172, %rd251;
	add.s64 	%rd264, %rd263, %rd262;
	add.s64 	%rd265, %rd264, %rd259;
	add.s64 	%rd266, %rd265, -131588302623135388;
	add.s64 	%rd267, %rd266, %rd180;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r111,%dummy}, %rd250;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r112}, %rd250;
	}
	shf.r.wrap.b32 	%r113, %r112, %r111, 28;
	shf.r.wrap.b32 	%r114, %r111, %r112, 28;
	mov.b64 	%rd268, {%r114, %r113};
	shf.l.wrap.b32 	%r115, %r111, %r112, 30;
	shf.l.wrap.b32 	%r116, %r112, %r111, 30;
	mov.b64 	%rd269, {%r116, %r115};
	xor.b64  	%rd270, %rd268, %rd269;
	shf.l.wrap.b32 	%r117, %r111, %r112, 25;
	shf.l.wrap.b32 	%r118, %r112, %r111, 25;
	mov.b64 	%rd271, {%r118, %r117};
	xor.b64  	%rd272, %rd270, %rd271;
	and.b64  	%rd273, %rd250, %rd227;
	or.b64  	%rd274, %rd250, %rd227;
	and.b64  	%rd275, %rd274, %rd200;
	or.b64  	%rd276, %rd275, %rd273;
	add.s64 	%rd277, %rd276, %rd272;
	add.s64 	%rd278, %rd277, %rd266;
	add.s64 	%rd279, %rd252, %rd199;
	xor.b64  	%rd280, %rd249, %rd226;
	and.b64  	%rd281, %rd267, %rd280;
	xor.b64  	%rd282, %rd281, %rd226;
	add.s64 	%rd283, %rd279, %rd282;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r119,%dummy}, %rd267;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r120}, %rd267;
	}
	shf.r.wrap.b32 	%r121, %r120, %r119, 14;
	shf.r.wrap.b32 	%r122, %r119, %r120, 14;
	mov.b64 	%rd284, {%r122, %r121};
	shf.r.wrap.b32 	%r123, %r120, %r119, 18;
	shf.r.wrap.b32 	%r124, %r119, %r120, 18;
	mov.b64 	%rd285, {%r124, %r123};
	xor.b64  	%rd286, %rd284, %rd285;
	shf.l.wrap.b32 	%r125, %r119, %r120, 23;
	shf.l.wrap.b32 	%r126, %r120, %r119, 23;
	mov.b64 	%rd287, {%r126, %r125};
	xor.b64  	%rd288, %rd286, %rd287;
	add.s64 	%rd289, %rd283, %rd288;
	add.s64 	%rd290, %rd289, 6480981068601479193;
	add.s64 	%rd291, %rd290, %rd200;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r127,%dummy}, %rd278;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r128}, %rd278;
	}
	shf.r.wrap.b32 	%r129, %r128, %r127, 28;
	shf.r.wrap.b32 	%r130, %r127, %r128, 28;
	mov.b64 	%rd292, {%r130, %r129};
	shf.l.wrap.b32 	%r131, %r127, %r128, 30;
	shf.l.wrap.b32 	%r132, %r128, %r127, 30;
	mov.b64 	%rd293, {%r132, %r131};
	xor.b64  	%rd294, %rd292, %rd293;
	shf.l.wrap.b32 	%r133, %r127, %r128, 25;
	shf.l.wrap.b32 	%r134, %r128, %r127, 25;
	mov.b64 	%rd295, {%r134, %r133};
	xor.b64  	%rd296, %rd294, %rd295;
	and.b64  	%rd297, %rd278, %rd250;
	or.b64  	%rd298, %rd278, %rd250;
	and.b64  	%rd299, %rd298, %rd227;
	or.b64  	%rd300, %rd299, %rd297;
	add.s64 	%rd301, %rd300, %rd296;
	add.s64 	%rd302, %rd301, %rd290;
	ld.local.v2.u64 	{%rd303, %rd304}, [%rd1+48];
	add.s64 	%rd307, %rd303, %rd226;
	xor.b64  	%rd308, %rd267, %rd249;
	and.b64  	%rd309, %rd291, %rd308;
	xor.b64  	%rd310, %rd309, %rd249;
	add.s64 	%rd311, %rd307, %rd310;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r135,%dummy}, %rd291;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r136}, %rd291;
	}
	shf.r.wrap.b32 	%r137, %r136, %r135, 14;
	shf.r.wrap.b32 	%r138, %r135, %r136, 14;
	mov.b64 	%rd312, {%r138, %r137};
	shf.r.wrap.b32 	%r139, %r136, %r135, 18;
	shf.r.wrap.b32 	%r140, %r135, %r136, 18;
	mov.b64 	%rd313, {%r140, %r139};
	xor.b64  	%rd314, %rd312, %rd313;
	shf.l.wrap.b32 	%r141, %r135, %r136, 23;
	shf.l.wrap.b32 	%r142, %r136, %r135, 23;
	mov.b64 	%rd315, {%r142, %r141};
	xor.b64  	%rd316, %rd314, %rd315;
	add.s64 	%rd317, %rd311, %rd316;
	add.s64 	%rd318, %rd317, -7908458776815382629;
	add.s64 	%rd319, %rd318, %rd227;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r143,%dummy}, %rd302;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r144}, %rd302;
	}
	shf.r.wrap.b32 	%r145, %r144, %r143, 28;
	shf.r.wrap.b32 	%r146, %r143, %r144, 28;
	mov.b64 	%rd320, {%r146, %r145};
	shf.l.wrap.b32 	%r147, %r143, %r144, 30;
	shf.l.wrap.b32 	%r148, %r144, %r143, 30;
	mov.b64 	%rd321, {%r148, %r147};
	xor.b64  	%rd322, %rd320, %rd321;
	shf.l.wrap.b32 	%r149, %r143, %r144, 25;
	shf.l.wrap.b32 	%r150, %r144, %r143, 25;
	mov.b64 	%rd323, {%r150, %r149};
	xor.b64  	%rd324, %rd322, %rd323;
	and.b64  	%rd325, %rd302, %rd278;
	or.b64  	%rd326, %rd302, %rd278;
	and.b64  	%rd327, %rd326, %rd250;
	or.b64  	%rd328, %rd327, %rd325;
	add.s64 	%rd329, %rd328, %rd324;
	add.s64 	%rd330, %rd329, %rd318;
	add.s64 	%rd331, %rd304, %rd249;
	xor.b64  	%rd332, %rd291, %rd267;
	and.b64  	%rd333, %rd319, %rd332;
	xor.b64  	%rd334, %rd333, %rd267;
	add.s64 	%rd335, %rd331, %rd334;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r151,%dummy}, %rd319;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r152}, %rd319;
	}
	shf.r.wrap.b32 	%r153, %r152, %r151, 14;
	shf.r.wrap.b32 	%r154, %r151, %r152, 14;
	mov.b64 	%rd336, {%r154, %r153};
	shf.r.wrap.b32 	%r155, %r152, %r151, 18;
	shf.r.wrap.b32 	%r156, %r151, %r152, 18;
	mov.b64 	%rd337, {%r156, %r155};
	xor.b64  	%rd338, %rd336, %rd337;
	shf.l.wrap.b32 	%r157, %r151, %r152, 23;
	shf.l.wrap.b32 	%r158, %r152, %r151, 23;
	mov.b64 	%rd339, {%r158, %r157};
	xor.b64  	%rd340, %rd338, %rd339;
	add.s64 	%rd341, %rd335, %rd340;
	add.s64 	%rd342, %rd341, -6116909921290321640;
	add.s64 	%rd343, %rd342, %rd250;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r159,%dummy}, %rd330;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r160}, %rd330;
	}
	shf.r.wrap.b32 	%r161, %r160, %r159, 28;
	shf.r.wrap.b32 	%r162, %r159, %r160, 28;
	mov.b64 	%rd344, {%r162, %r161};
	shf.l.wrap.b32 	%r163, %r159, %r160, 30;
	shf.l.wrap.b32 	%r164, %r160, %r159, 30;
	mov.b64 	%rd345, {%r164, %r163};
	xor.b64  	%rd346, %rd344, %rd345;
	shf.l.wrap.b32 	%r165, %r159, %r160, 25;
	shf.l.wrap.b32 	%r166, %r160, %r159, 25;
	mov.b64 	%rd347, {%r166, %r165};
	xor.b64  	%rd348, %rd346, %rd347;
	and.b64  	%rd349, %rd330, %rd302;
	or.b64  	%rd350, %rd330, %rd302;
	and.b64  	%rd351, %rd350, %rd278;
	or.b64  	%rd352, %rd351, %rd349;
	add.s64 	%rd353, %rd352, %rd348;
	add.s64 	%rd354, %rd353, %rd342;
	ld.local.v2.u64 	{%rd355, %rd356}, [%rd1+64];
	add.s64 	%rd359, %rd355, %rd267;
	xor.b64  	%rd360, %rd319, %rd291;
	and.b64  	%rd361, %rd343, %rd360;
	xor.b64  	%rd362, %rd361, %rd291;
	add.s64 	%rd363, %rd359, %rd362;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r167,%dummy}, %rd343;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r168}, %rd343;
	}
	shf.r.wrap.b32 	%r169, %r168, %r167, 14;
	shf.r.wrap.b32 	%r170, %r167, %r168, 14;
	mov.b64 	%rd364, {%r170, %r169};
	shf.r.wrap.b32 	%r171, %r168, %r167, 18;
	shf.r.wrap.b32 	%r172, %r167, %r168, 18;
	mov.b64 	%rd365, {%r172, %r171};
	xor.b64  	%rd366, %rd364, %rd365;
	shf.l.wrap.b32 	%r173, %r167, %r168, 23;
	shf.l.wrap.b32 	%r174, %r168, %r167, 23;
	mov.b64 	%rd367, {%r174, %r173};
	xor.b64  	%rd368, %rd366, %rd367;
	add.s64 	%rd369, %rd363, %rd368;
	add.s64 	%rd370, %rd369, -2880145864133508542;
	add.s64 	%rd371, %rd370, %rd278;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r175,%dummy}, %rd354;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r176}, %rd354;
	}
	shf.r.wrap.b32 	%r177, %r176, %r175, 28;
	shf.r.wrap.b32 	%r178, %r175, %r176, 28;
	mov.b64 	%rd372, {%r178, %r177};
	shf.l.wrap.b32 	%r179, %r175, %r176, 30;
	shf.l.wrap.b32 	%r180, %r176, %r175, 30;
	mov.b64 	%rd373, {%r180, %r179};
	xor.b64  	%rd374, %rd372, %rd373;
	shf.l.wrap.b32 	%r181, %r175, %r176, 25;
	shf.l.wrap.b32 	%r182, %r176, %r175, 25;
	mov.b64 	%rd375, {%r182, %r181};
	xor.b64  	%rd376, %rd374, %rd375;
	and.b64  	%rd377, %rd354, %rd330;
	or.b64  	%rd378, %rd354, %rd330;
	and.b64  	%rd379, %rd378, %rd302;
	or.b64  	%rd380, %rd379, %rd377;
	add.s64 	%rd381, %rd380, %rd376;
	add.s64 	%rd382, %rd381, %rd370;
	add.s64 	%rd383, %rd356, %rd291;
	xor.b64  	%rd384, %rd343, %rd319;
	and.b64  	%rd385, %rd371, %rd384;
	xor.b64  	%rd386, %rd385, %rd319;
	add.s64 	%rd387, %rd383, %rd386;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r183,%dummy}, %rd371;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r184}, %rd371;
	}
	shf.r.wrap.b32 	%r185, %r184, %r183, 14;
	shf.r.wrap.b32 	%r186, %r183, %r184, 14;
	mov.b64 	%rd388, {%r186, %r185};
	shf.r.wrap.b32 	%r187, %r184, %r183, 18;
	shf.r.wrap.b32 	%r188, %r183, %r184, 18;
	mov.b64 	%rd389, {%r188, %r187};
	xor.b64  	%rd390, %rd388, %rd389;
	shf.l.wrap.b32 	%r189, %r183, %r184, 23;
	shf.l.wrap.b32 	%r190, %r184, %r183, 23;
	mov.b64 	%rd391, {%r190, %r189};
	xor.b64  	%rd392, %rd390, %rd391;
	add.s64 	%rd393, %rd387, %rd392;
	add.s64 	%rd394, %rd393, 1334009975649890238;
	add.s64 	%rd395, %rd394, %rd302;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r191,%dummy}, %rd382;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r192}, %rd382;
	}
	shf.r.wrap.b32 	%r193, %r192, %r191, 28;
	shf.r.wrap.b32 	%r194, %r191, %r192, 28;
	mov.b64 	%rd396, {%r194, %r193};
	shf.l.wrap.b32 	%r195, %r191, %r192, 30;
	shf.l.wrap.b32 	%r196, %r192, %r191, 30;
	mov.b64 	%rd397, {%r196, %r195};
	xor.b64  	%rd398, %rd396, %rd397;
	shf.l.wrap.b32 	%r197, %r191, %r192, 25;
	shf.l.wrap.b32 	%r198, %r192, %r191, 25;
	mov.b64 	%rd399, {%r198, %r197};
	xor.b64  	%rd400, %rd398, %rd399;
	and.b64  	%rd401, %rd382, %rd354;
	or.b64  	%rd402, %rd382, %rd354;
	and.b64  	%rd403, %rd402, %rd330;
	or.b64  	%rd404, %rd403, %rd401;
	add.s64 	%rd405, %rd404, %rd400;
	add.s64 	%rd406, %rd405, %rd394;
	ld.local.v2.u64 	{%rd407, %rd408}, [%rd1+80];
	add.s64 	%rd411, %rd407, %rd319;
	xor.b64  	%rd412, %rd371, %rd343;
	and.b64  	%rd413, %rd395, %rd412;
	xor.b64  	%rd414, %rd413, %rd343;
	add.s64 	%rd415, %rd411, %rd414;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r199,%dummy}, %rd395;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r200}, %rd395;
	}
	shf.r.wrap.b32 	%r201, %r200, %r199, 14;
	shf.r.wrap.b32 	%r202, %r199, %r200, 14;
	mov.b64 	%rd416, {%r202, %r201};
	shf.r.wrap.b32 	%r203, %r200, %r199, 18;
	shf.r.wrap.b32 	%r204, %r199, %r200, 18;
	mov.b64 	%rd417, {%r204, %r203};
	xor.b64  	%rd418, %rd416, %rd417;
	shf.l.wrap.b32 	%r205, %r199, %r200, 23;
	shf.l.wrap.b32 	%r206, %r200, %r199, 23;
	mov.b64 	%rd419, {%r206, %r205};
	xor.b64  	%rd420, %rd418, %rd419;
	add.s64 	%rd421, %rd415, %rd420;
	add.s64 	%rd422, %rd421, 2608012711638119052;
	add.s64 	%rd423, %rd422, %rd330;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r207,%dummy}, %rd406;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r208}, %rd406;
	}
	shf.r.wrap.b32 	%r209, %r208, %r207, 28;
	shf.r.wrap.b32 	%r210, %r207, %r208, 28;
	mov.b64 	%rd424, {%r210, %r209};
	shf.l.wrap.b32 	%r211, %r207, %r208, 30;
	shf.l.wrap.b32 	%r212, %r208, %r207, 30;
	mov.b64 	%rd425, {%r212, %r211};
	xor.b64  	%rd426, %rd424, %rd425;
	shf.l.wrap.b32 	%r213, %r207, %r208, 25;
	shf.l.wrap.b32 	%r214, %r208, %r207, 25;
	mov.b64 	%rd427, {%r214, %r213};
	xor.b64  	%rd428, %rd426, %rd427;
	and.b64  	%rd429, %rd406, %rd382;
	or.b64  	%rd430, %rd406, %rd382;
	and.b64  	%rd431, %rd430, %rd354;
	or.b64  	%rd432, %rd431, %rd429;
	add.s64 	%rd433, %rd432, %rd428;
	add.s64 	%rd434, %rd433, %rd422;
	add.s64 	%rd435, %rd408, %rd343;
	xor.b64  	%rd436, %rd395, %rd371;
	and.b64  	%rd437, %rd423, %rd436;
	xor.b64  	%rd438, %rd437, %rd371;
	add.s64 	%rd439, %rd435, %rd438;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r215,%dummy}, %rd423;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r216}, %rd423;
	}
	shf.r.wrap.b32 	%r217, %r216, %r215, 14;
	shf.r.wrap.b32 	%r218, %r215, %r216, 14;
	mov.b64 	%rd440, {%r218, %r217};
	shf.r.wrap.b32 	%r219, %r216, %r215, 18;
	shf.r.wrap.b32 	%r220, %r215, %r216, 18;
	mov.b64 	%rd441, {%r220, %r219};
	xor.b64  	%rd442, %rd440, %rd441;
	shf.l.wrap.b32 	%r221, %r215, %r216, 23;
	shf.l.wrap.b32 	%r222, %r216, %r215, 23;
	mov.b64 	%rd443, {%r222, %r221};
	xor.b64  	%rd444, %rd442, %rd443;
	add.s64 	%rd445, %rd439, %rd444;
	add.s64 	%rd446, %rd445, 6128411473006802146;
	add.s64 	%rd447, %rd446, %rd354;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r223,%dummy}, %rd434;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r224}, %rd434;
	}
	shf.r.wrap.b32 	%r225, %r224, %r223, 28;
	shf.r.wrap.b32 	%r226, %r223, %r224, 28;
	mov.b64 	%rd448, {%r226, %r225};
	shf.l.wrap.b32 	%r227, %r223, %r224, 30;
	shf.l.wrap.b32 	%r228, %r224, %r223, 30;
	mov.b64 	%rd449, {%r228, %r227};
	xor.b64  	%rd450, %rd448, %rd449;
	shf.l.wrap.b32 	%r229, %r223, %r224, 25;
	shf.l.wrap.b32 	%r230, %r224, %r223, 25;
	mov.b64 	%rd451, {%r230, %r229};
	xor.b64  	%rd452, %rd450, %rd451;
	and.b64  	%rd453, %rd434, %rd406;
	or.b64  	%rd454, %rd434, %rd406;
	and.b64  	%rd455, %rd454, %rd382;
	or.b64  	%rd456, %rd455, %rd453;
	add.s64 	%rd457, %rd456, %rd452;
	add.s64 	%rd458, %rd457, %rd446;
	ld.local.v2.u64 	{%rd459, %rd460}, [%rd1+96];
	add.s64 	%rd463, %rd459, %rd371;
	xor.b64  	%rd464, %rd423, %rd395;
	and.b64  	%rd465, %rd447, %rd464;
	xor.b64  	%rd466, %rd465, %rd395;
	add.s64 	%rd467, %rd463, %rd466;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r231,%dummy}, %rd447;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r232}, %rd447;
	}
	shf.r.wrap.b32 	%r233, %r232, %r231, 14;
	shf.r.wrap.b32 	%r234, %r231, %r232, 14;
	mov.b64 	%rd468, {%r234, %r233};
	shf.r.wrap.b32 	%r235, %r232, %r231, 18;
	shf.r.wrap.b32 	%r236, %r231, %r232, 18;
	mov.b64 	%rd469, {%r236, %r235};
	xor.b64  	%rd470, %rd468, %rd469;
	shf.l.wrap.b32 	%r237, %r231, %r232, 23;
	shf.l.wrap.b32 	%r238, %r232, %r231, 23;
	mov.b64 	%rd471, {%r238, %r237};
	xor.b64  	%rd472, %rd470, %rd471;
	add.s64 	%rd473, %rd467, %rd472;
	add.s64 	%rd474, %rd473, 8268148722764581231;
	add.s64 	%rd475, %rd474, %rd382;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r239,%dummy}, %rd458;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r240}, %rd458;
	}
	shf.r.wrap.b32 	%r241, %r240, %r239, 28;
	shf.r.wrap.b32 	%r242, %r239, %r240, 28;
	mov.b64 	%rd476, {%r242, %r241};
	shf.l.wrap.b32 	%r243, %r239, %r240, 30;
	shf.l.wrap.b32 	%r244, %r240, %r239, 30;
	mov.b64 	%rd477, {%r244, %r243};
	xor.b64  	%rd478, %rd476, %rd477;
	shf.l.wrap.b32 	%r245, %r239, %r240, 25;
	shf.l.wrap.b32 	%r246, %r240, %r239, 25;
	mov.b64 	%rd479, {%r246, %r245};
	xor.b64  	%rd480, %rd478, %rd479;
	and.b64  	%rd481, %rd458, %rd434;
	or.b64  	%rd482, %rd458, %rd434;
	and.b64  	%rd483, %rd482, %rd406;
	or.b64  	%rd484, %rd483, %rd481;
	add.s64 	%rd485, %rd484, %rd480;
	add.s64 	%rd486, %rd485, %rd474;
	add.s64 	%rd487, %rd460, %rd395;
	xor.b64  	%rd488, %rd447, %rd423;
	and.b64  	%rd489, %rd475, %rd488;
	xor.b64  	%rd490, %rd489, %rd423;
	add.s64 	%rd491, %rd487, %rd490;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r247,%dummy}, %rd475;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r248}, %rd475;
	}
	shf.r.wrap.b32 	%r249, %r248, %r247, 14;
	shf.r.wrap.b32 	%r250, %r247, %r248, 14;
	mov.b64 	%rd492, {%r250, %r249};
	shf.r.wrap.b32 	%r251, %r248, %r247, 18;
	shf.r.wrap.b32 	%r252, %r247, %r248, 18;
	mov.b64 	%rd493, {%r252, %r251};
	xor.b64  	%rd494, %rd492, %rd493;
	shf.l.wrap.b32 	%r253, %r247, %r248, 23;
	shf.l.wrap.b32 	%r254, %r248, %r247, 23;
	mov.b64 	%rd495, {%r254, %r253};
	xor.b64  	%rd496, %rd494, %rd495;
	add.s64 	%rd497, %rd491, %rd496;
	add.s64 	%rd498, %rd497, -9160688886553864527;
	add.s64 	%rd499, %rd498, %rd406;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r255,%dummy}, %rd486;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r256}, %rd486;
	}
	shf.r.wrap.b32 	%r257, %r256, %r255, 28;
	shf.r.wrap.b32 	%r258, %r255, %r256, 28;
	mov.b64 	%rd500, {%r258, %r257};
	shf.l.wrap.b32 	%r259, %r255, %r256, 30;
	shf.l.wrap.b32 	%r260, %r256, %r255, 30;
	mov.b64 	%rd501, {%r260, %r259};
	xor.b64  	%rd502, %rd500, %rd501;
	shf.l.wrap.b32 	%r261, %r255, %r256, 25;
	shf.l.wrap.b32 	%r262, %r256, %r255, 25;
	mov.b64 	%rd503, {%r262, %r261};
	xor.b64  	%rd504, %rd502, %rd503;
	and.b64  	%rd505, %rd486, %rd458;
	or.b64  	%rd506, %rd486, %rd458;
	and.b64  	%rd507, %rd506, %rd434;
	or.b64  	%rd508, %rd507, %rd505;
	add.s64 	%rd509, %rd508, %rd504;
	add.s64 	%rd510, %rd509, %rd498;
	ld.local.v2.u64 	{%rd511, %rd512}, [%rd1+112];
	add.s64 	%rd515, %rd511, %rd423;
	xor.b64  	%rd516, %rd475, %rd447;
	and.b64  	%rd517, %rd499, %rd516;
	xor.b64  	%rd518, %rd517, %rd447;
	add.s64 	%rd519, %rd515, %rd518;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r263,%dummy}, %rd499;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r264}, %rd499;
	}
	shf.r.wrap.b32 	%r265, %r264, %r263, 14;
	shf.r.wrap.b32 	%r266, %r263, %r264, 14;
	mov.b64 	%rd520, {%r266, %r265};
	shf.r.wrap.b32 	%r267, %r264, %r263, 18;
	shf.r.wrap.b32 	%r268, %r263, %r264, 18;
	mov.b64 	%rd521, {%r268, %r267};
	xor.b64  	%rd522, %rd520, %rd521;
	shf.l.wrap.b32 	%r269, %r263, %r264, 23;
	shf.l.wrap.b32 	%r270, %r264, %r263, 23;
	mov.b64 	%rd523, {%r270, %r269};
	xor.b64  	%rd524, %rd522, %rd523;
	add.s64 	%rd525, %rd519, %rd524;
	add.s64 	%rd526, %rd525, -7215885187991268811;
	add.s64 	%rd527, %rd526, %rd434;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r271,%dummy}, %rd510;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r272}, %rd510;
	}
	shf.r.wrap.b32 	%r273, %r272, %r271, 28;
	shf.r.wrap.b32 	%r274, %r271, %r272, 28;
	mov.b64 	%rd528, {%r274, %r273};
	shf.l.wrap.b32 	%r275, %r271, %r272, 30;
	shf.l.wrap.b32 	%r276, %r272, %r271, 30;
	mov.b64 	%rd529, {%r276, %r275};
	xor.b64  	%rd530, %rd528, %rd529;
	shf.l.wrap.b32 	%r277, %r271, %r272, 25;
	shf.l.wrap.b32 	%r278, %r272, %r271, 25;
	mov.b64 	%rd531, {%r278, %r277};
	xor.b64  	%rd532, %rd530, %rd531;
	and.b64  	%rd533, %rd510, %rd486;
	or.b64  	%rd534, %rd510, %rd486;
	and.b64  	%rd535, %rd534, %rd458;
	or.b64  	%rd536, %rd535, %rd533;
	add.s64 	%rd537, %rd536, %rd532;
	add.s64 	%rd538, %rd537, %rd526;
	add.s64 	%rd539, %rd512, %rd447;
	xor.b64  	%rd540, %rd499, %rd475;
	and.b64  	%rd541, %rd527, %rd540;
	xor.b64  	%rd542, %rd541, %rd475;
	add.s64 	%rd543, %rd539, %rd542;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r279,%dummy}, %rd527;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r280}, %rd527;
	}
	shf.r.wrap.b32 	%r281, %r280, %r279, 14;
	shf.r.wrap.b32 	%r282, %r279, %r280, 14;
	mov.b64 	%rd544, {%r282, %r281};
	shf.r.wrap.b32 	%r283, %r280, %r279, 18;
	shf.r.wrap.b32 	%r284, %r279, %r280, 18;
	mov.b64 	%rd545, {%r284, %r283};
	xor.b64  	%rd546, %rd544, %rd545;
	shf.l.wrap.b32 	%r285, %r279, %r280, 23;
	shf.l.wrap.b32 	%r286, %r280, %r279, 23;
	mov.b64 	%rd547, {%r286, %r285};
	xor.b64  	%rd548, %rd546, %rd547;
	add.s64 	%rd549, %rd543, %rd548;
	add.s64 	%rd550, %rd549, -4495734319001033068;
	add.s64 	%rd551, %rd550, %rd458;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r287,%dummy}, %rd538;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r288}, %rd538;
	}
	shf.r.wrap.b32 	%r289, %r288, %r287, 28;
	shf.r.wrap.b32 	%r290, %r287, %r288, 28;
	mov.b64 	%rd552, {%r290, %r289};
	shf.l.wrap.b32 	%r291, %r287, %r288, 30;
	shf.l.wrap.b32 	%r292, %r288, %r287, 30;
	mov.b64 	%rd553, {%r292, %r291};
	xor.b64  	%rd554, %rd552, %rd553;
	shf.l.wrap.b32 	%r293, %r287, %r288, 25;
	shf.l.wrap.b32 	%r294, %r288, %r287, 25;
	mov.b64 	%rd555, {%r294, %r293};
	xor.b64  	%rd556, %rd554, %rd555;
	and.b64  	%rd557, %rd538, %rd510;
	or.b64  	%rd558, %rd538, %rd510;
	and.b64  	%rd559, %rd558, %rd486;
	or.b64  	%rd560, %rd559, %rd557;
	add.s64 	%rd561, %rd560, %rd556;
	add.s64 	%rd562, %rd561, %rd550;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r295,%dummy}, %rd511;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r296}, %rd511;
	}
	shf.r.wrap.b32 	%r297, %r296, %r295, 19;
	shf.r.wrap.b32 	%r298, %r295, %r296, 19;
	mov.b64 	%rd563, {%r298, %r297};
	shf.l.wrap.b32 	%r299, %r295, %r296, 3;
	shf.l.wrap.b32 	%r300, %r296, %r295, 3;
	mov.b64 	%rd564, {%r300, %r299};
	xor.b64  	%rd565, %rd563, %rd564;
	shr.u64 	%rd566, %rd511, 6;
	xor.b64  	%rd567, %rd565, %rd566;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r301,%dummy}, %rd163;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r302}, %rd163;
	}
	shf.r.wrap.b32 	%r303, %r302, %r301, 1;
	shf.r.wrap.b32 	%r304, %r301, %r302, 1;
	mov.b64 	%rd568, {%r304, %r303};
	shf.r.wrap.b32 	%r305, %r302, %r301, 8;
	shf.r.wrap.b32 	%r306, %r301, %r302, 8;
	mov.b64 	%rd569, {%r306, %r305};
	xor.b64  	%rd570, %rd568, %rd569;
	shr.u64 	%rd571, %rd163, 7;
	xor.b64  	%rd572, %rd570, %rd571;
	add.s64 	%rd573, %rd567, %rd162;
	add.s64 	%rd574, %rd573, %rd356;
	add.s64 	%rd575, %rd574, %rd572;
	add.s64 	%rd576, %rd575, %rd475;
	xor.b64  	%rd577, %rd527, %rd499;
	and.b64  	%rd578, %rd551, %rd577;
	xor.b64  	%rd579, %rd578, %rd499;
	add.s64 	%rd580, %rd576, %rd579;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r307,%dummy}, %rd551;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r308}, %rd551;
	}
	shf.r.wrap.b32 	%r309, %r308, %r307, 14;
	shf.r.wrap.b32 	%r310, %r307, %r308, 14;
	mov.b64 	%rd581, {%r310, %r309};
	shf.r.wrap.b32 	%r311, %r308, %r307, 18;
	shf.r.wrap.b32 	%r312, %r307, %r308, 18;
	mov.b64 	%rd582, {%r312, %r311};
	xor.b64  	%rd583, %rd581, %rd582;
	shf.l.wrap.b32 	%r313, %r307, %r308, 23;
	shf.l.wrap.b32 	%r314, %r308, %r307, 23;
	mov.b64 	%rd584, {%r314, %r313};
	xor.b64  	%rd585, %rd583, %rd584;
	add.s64 	%rd586, %rd580, %rd585;
	add.s64 	%rd587, %rd586, -1973867731355612462;
	add.s64 	%rd588, %rd587, %rd486;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r315,%dummy}, %rd562;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r316}, %rd562;
	}
	shf.r.wrap.b32 	%r317, %r316, %r315, 28;
	shf.r.wrap.b32 	%r318, %r315, %r316, 28;
	mov.b64 	%rd589, {%r318, %r317};
	shf.l.wrap.b32 	%r319, %r315, %r316, 30;
	shf.l.wrap.b32 	%r320, %r316, %r315, 30;
	mov.b64 	%rd590, {%r320, %r319};
	xor.b64  	%rd591, %rd589, %rd590;
	shf.l.wrap.b32 	%r321, %r315, %r316, 25;
	shf.l.wrap.b32 	%r322, %r316, %r315, 25;
	mov.b64 	%rd592, {%r322, %r321};
	xor.b64  	%rd593, %rd591, %rd592;
	and.b64  	%rd594, %rd562, %rd538;
	or.b64  	%rd595, %rd562, %rd538;
	and.b64  	%rd596, %rd595, %rd510;
	or.b64  	%rd597, %rd596, %rd594;
	add.s64 	%rd598, %rd597, %rd593;
	add.s64 	%rd599, %rd598, %rd587;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r323,%dummy}, %rd512;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r324}, %rd512;
	}
	shf.r.wrap.b32 	%r325, %r324, %r323, 19;
	shf.r.wrap.b32 	%r326, %r323, %r324, 19;
	mov.b64 	%rd600, {%r326, %r325};
	shf.l.wrap.b32 	%r327, %r323, %r324, 3;
	shf.l.wrap.b32 	%r328, %r324, %r323, 3;
	mov.b64 	%rd601, {%r328, %r327};
	xor.b64  	%rd602, %rd600, %rd601;
	shr.u64 	%rd603, %rd512, 6;
	xor.b64  	%rd604, %rd602, %rd603;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r329,%dummy}, %rd201;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r330}, %rd201;
	}
	shf.r.wrap.b32 	%r331, %r330, %r329, 1;
	shf.r.wrap.b32 	%r332, %r329, %r330, 1;
	mov.b64 	%rd605, {%r332, %r331};
	shf.r.wrap.b32 	%r333, %r330, %r329, 8;
	shf.r.wrap.b32 	%r334, %r329, %r330, 8;
	mov.b64 	%rd606, {%r334, %r333};
	xor.b64  	%rd607, %rd605, %rd606;
	shr.u64 	%rd608, %rd201, 7;
	xor.b64  	%rd609, %rd607, %rd608;
	add.s64 	%rd610, %rd604, %rd163;
	add.s64 	%rd611, %rd610, %rd407;
	add.s64 	%rd612, %rd611, %rd609;
	add.s64 	%rd613, %rd612, %rd499;
	xor.b64  	%rd614, %rd551, %rd527;
	and.b64  	%rd615, %rd588, %rd614;
	xor.b64  	%rd616, %rd615, %rd527;
	add.s64 	%rd617, %rd613, %rd616;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r335,%dummy}, %rd588;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r336}, %rd588;
	}
	shf.r.wrap.b32 	%r337, %r336, %r335, 14;
	shf.r.wrap.b32 	%r338, %r335, %r336, 14;
	mov.b64 	%rd618, {%r338, %r337};
	shf.r.wrap.b32 	%r339, %r336, %r335, 18;
	shf.r.wrap.b32 	%r340, %r335, %r336, 18;
	mov.b64 	%rd619, {%r340, %r339};
	xor.b64  	%rd620, %rd618, %rd619;
	shf.l.wrap.b32 	%r341, %r335, %r336, 23;
	shf.l.wrap.b32 	%r342, %r336, %r335, 23;
	mov.b64 	%rd621, {%r342, %r341};
	xor.b64  	%rd622, %rd620, %rd621;
	add.s64 	%rd623, %rd617, %rd622;
	add.s64 	%rd624, %rd623, -1171420211273849373;
	add.s64 	%rd625, %rd624, %rd510;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r343,%dummy}, %rd599;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r344}, %rd599;
	}
	shf.r.wrap.b32 	%r345, %r344, %r343, 28;
	shf.r.wrap.b32 	%r346, %r343, %r344, 28;
	mov.b64 	%rd626, {%r346, %r345};
	shf.l.wrap.b32 	%r347, %r343, %r344, 30;
	shf.l.wrap.b32 	%r348, %r344, %r343, 30;
	mov.b64 	%rd627, {%r348, %r347};
	xor.b64  	%rd628, %rd626, %rd627;
	shf.l.wrap.b32 	%r349, %r343, %r344, 25;
	shf.l.wrap.b32 	%r350, %r344, %r343, 25;
	mov.b64 	%rd629, {%r350, %r349};
	xor.b64  	%rd630, %rd628, %rd629;
	and.b64  	%rd631, %rd599, %rd562;
	or.b64  	%rd632, %rd599, %rd562;
	and.b64  	%rd633, %rd632, %rd538;
	or.b64  	%rd634, %rd633, %rd631;
	add.s64 	%rd635, %rd634, %rd630;
	add.s64 	%rd636, %rd635, %rd624;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r351,%dummy}, %rd575;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r352}, %rd575;
	}
	shf.r.wrap.b32 	%r353, %r352, %r351, 19;
	shf.r.wrap.b32 	%r354, %r351, %r352, 19;
	mov.b64 	%rd637, {%r354, %r353};
	shf.l.wrap.b32 	%r355, %r351, %r352, 3;
	shf.l.wrap.b32 	%r356, %r352, %r351, 3;
	mov.b64 	%rd638, {%r356, %r355};
	xor.b64  	%rd639, %rd637, %rd638;
	shr.u64 	%rd640, %rd575, 6;
	xor.b64  	%rd641, %rd639, %rd640;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r357,%dummy}, %rd202;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r358}, %rd202;
	}
	shf.r.wrap.b32 	%r359, %r358, %r357, 1;
	shf.r.wrap.b32 	%r360, %r357, %r358, 1;
	mov.b64 	%rd642, {%r360, %r359};
	shf.r.wrap.b32 	%r361, %r358, %r357, 8;
	shf.r.wrap.b32 	%r362, %r357, %r358, 8;
	mov.b64 	%rd643, {%r362, %r361};
	xor.b64  	%rd644, %rd642, %rd643;
	shr.u64 	%rd645, %rd202, 7;
	xor.b64  	%rd646, %rd644, %rd645;
	add.s64 	%rd647, %rd641, %rd201;
	add.s64 	%rd648, %rd647, %rd408;
	add.s64 	%rd649, %rd648, %rd646;
	add.s64 	%rd650, %rd649, %rd527;
	xor.b64  	%rd651, %rd588, %rd551;
	and.b64  	%rd652, %rd625, %rd651;
	xor.b64  	%rd653, %rd652, %rd551;
	add.s64 	%rd654, %rd650, %rd653;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r363,%dummy}, %rd625;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r364}, %rd625;
	}
	shf.r.wrap.b32 	%r365, %r364, %r363, 14;
	shf.r.wrap.b32 	%r366, %r363, %r364, 14;
	mov.b64 	%rd655, {%r366, %r365};
	shf.r.wrap.b32 	%r367, %r364, %r363, 18;
	shf.r.wrap.b32 	%r368, %r363, %r364, 18;
	mov.b64 	%rd656, {%r368, %r367};
	xor.b64  	%rd657, %rd655, %rd656;
	shf.l.wrap.b32 	%r369, %r363, %r364, 23;
	shf.l.wrap.b32 	%r370, %r364, %r363, 23;
	mov.b64 	%rd658, {%r370, %r369};
	xor.b64  	%rd659, %rd657, %rd658;
	add.s64 	%rd660, %rd654, %rd659;
	add.s64 	%rd661, %rd660, 1135362057144423861;
	add.s64 	%rd662, %rd661, %rd538;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r371,%dummy}, %rd636;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r372}, %rd636;
	}
	shf.r.wrap.b32 	%r373, %r372, %r371, 28;
	shf.r.wrap.b32 	%r374, %r371, %r372, 28;
	mov.b64 	%rd663, {%r374, %r373};
	shf.l.wrap.b32 	%r375, %r371, %r372, 30;
	shf.l.wrap.b32 	%r376, %r372, %r371, 30;
	mov.b64 	%rd664, {%r376, %r375};
	xor.b64  	%rd665, %rd663, %rd664;
	shf.l.wrap.b32 	%r377, %r371, %r372, 25;
	shf.l.wrap.b32 	%r378, %r372, %r371, 25;
	mov.b64 	%rd666, {%r378, %r377};
	xor.b64  	%rd667, %rd665, %rd666;
	and.b64  	%rd668, %rd636, %rd599;
	or.b64  	%rd669, %rd636, %rd599;
	and.b64  	%rd670, %rd669, %rd562;
	or.b64  	%rd671, %rd670, %rd668;
	add.s64 	%rd672, %rd671, %rd667;
	add.s64 	%rd673, %rd672, %rd661;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r379,%dummy}, %rd612;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r380}, %rd612;
	}
	shf.r.wrap.b32 	%r381, %r380, %r379, 19;
	shf.r.wrap.b32 	%r382, %r379, %r380, 19;
	mov.b64 	%rd674, {%r382, %r381};
	shf.l.wrap.b32 	%r383, %r379, %r380, 3;
	shf.l.wrap.b32 	%r384, %r380, %r379, 3;
	mov.b64 	%rd675, {%r384, %r383};
	xor.b64  	%rd676, %rd674, %rd675;
	shr.u64 	%rd677, %rd612, 6;
	xor.b64  	%rd678, %rd676, %rd677;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r385,%dummy}, %rd251;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r386}, %rd251;
	}
	shf.r.wrap.b32 	%r387, %r386, %r385, 1;
	shf.r.wrap.b32 	%r388, %r385, %r386, 1;
	mov.b64 	%rd679, {%r388, %r387};
	shf.r.wrap.b32 	%r389, %r386, %r385, 8;
	shf.r.wrap.b32 	%r390, %r385, %r386, 8;
	mov.b64 	%rd680, {%r390, %r389};
	xor.b64  	%rd681, %rd679, %rd680;
	shr.u64 	%rd682, %rd251, 7;
	xor.b64  	%rd683, %rd681, %rd682;
	add.s64 	%rd684, %rd678, %rd202;
	add.s64 	%rd685, %rd684, %rd459;
	add.s64 	%rd686, %rd685, %rd683;
	add.s64 	%rd687, %rd686, %rd551;
	xor.b64  	%rd688, %rd625, %rd588;
	and.b64  	%rd689, %rd662, %rd688;
	xor.b64  	%rd690, %rd689, %rd588;
	add.s64 	%rd691, %rd687, %rd690;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r391,%dummy}, %rd662;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r392}, %rd662;
	}
	shf.r.wrap.b32 	%r393, %r392, %r391, 14;
	shf.r.wrap.b32 	%r394, %r391, %r392, 14;
	mov.b64 	%rd692, {%r394, %r393};
	shf.r.wrap.b32 	%r395, %r392, %r391, 18;
	shf.r.wrap.b32 	%r396, %r391, %r392, 18;
	mov.b64 	%rd693, {%r396, %r395};
	xor.b64  	%rd694, %rd692, %rd693;
	shf.l.wrap.b32 	%r397, %r391, %r392, 23;
	shf.l.wrap.b32 	%r398, %r392, %r391, 23;
	mov.b64 	%rd695, {%r398, %r397};
	xor.b64  	%rd696, %rd694, %rd695;
	add.s64 	%rd697, %rd691, %rd696;
	add.s64 	%rd698, %rd697, 2597628984639134821;
	add.s64 	%rd699, %rd698, %rd562;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r399,%dummy}, %rd673;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r400}, %rd673;
	}
	shf.r.wrap.b32 	%r401, %r400, %r399, 28;
	shf.r.wrap.b32 	%r402, %r399, %r400, 28;
	mov.b64 	%rd700, {%r402, %r401};
	shf.l.wrap.b32 	%r403, %r399, %r400, 30;
	shf.l.wrap.b32 	%r404, %r400, %r399, 30;
	mov.b64 	%rd701, {%r404, %r403};
	xor.b64  	%rd702, %rd700, %rd701;
	shf.l.wrap.b32 	%r405, %r399, %r400, 25;
	shf.l.wrap.b32 	%r406, %r400, %r399, 25;
	mov.b64 	%rd703, {%r406, %r405};
	xor.b64  	%rd704, %rd702, %rd703;
	and.b64  	%rd705, %rd673, %rd636;
	or.b64  	%rd706, %rd673, %rd636;
	and.b64  	%rd707, %rd706, %rd599;
	or.b64  	%rd708, %rd707, %rd705;
	add.s64 	%rd709, %rd708, %rd704;
	add.s64 	%rd710, %rd709, %rd698;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r407,%dummy}, %rd649;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r408}, %rd649;
	}
	shf.r.wrap.b32 	%r409, %r408, %r407, 19;
	shf.r.wrap.b32 	%r410, %r407, %r408, 19;
	mov.b64 	%rd711, {%r410, %r409};
	shf.l.wrap.b32 	%r411, %r407, %r408, 3;
	shf.l.wrap.b32 	%r412, %r408, %r407, 3;
	mov.b64 	%rd712, {%r412, %r411};
	xor.b64  	%rd713, %rd711, %rd712;
	shr.u64 	%rd714, %rd649, 6;
	xor.b64  	%rd715, %rd713, %rd714;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r413,%dummy}, %rd252;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r414}, %rd252;
	}
	shf.r.wrap.b32 	%r415, %r414, %r413, 1;
	shf.r.wrap.b32 	%r416, %r413, %r414, 1;
	mov.b64 	%rd716, {%r416, %r415};
	shf.r.wrap.b32 	%r417, %r414, %r413, 8;
	shf.r.wrap.b32 	%r418, %r413, %r414, 8;
	mov.b64 	%rd717, {%r418, %r417};
	xor.b64  	%rd718, %rd716, %rd717;
	shr.u64 	%rd719, %rd252, 7;
	xor.b64  	%rd720, %rd718, %rd719;
	add.s64 	%rd721, %rd715, %rd251;
	add.s64 	%rd722, %rd721, %rd460;
	add.s64 	%rd723, %rd722, %rd720;
	add.s64 	%rd724, %rd723, %rd588;
	xor.b64  	%rd725, %rd662, %rd625;
	and.b64  	%rd726, %rd699, %rd725;
	xor.b64  	%rd727, %rd726, %rd625;
	add.s64 	%rd728, %rd724, %rd727;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r419,%dummy}, %rd699;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r420}, %rd699;
	}
	shf.r.wrap.b32 	%r421, %r420, %r419, 14;
	shf.r.wrap.b32 	%r422, %r419, %r420, 14;
	mov.b64 	%rd729, {%r422, %r421};
	shf.r.wrap.b32 	%r423, %r420, %r419, 18;
	shf.r.wrap.b32 	%r424, %r419, %r420, 18;
	mov.b64 	%rd730, {%r424, %r423};
	xor.b64  	%rd731, %rd729, %rd730;
	shf.l.wrap.b32 	%r425, %r419, %r420, 23;
	shf.l.wrap.b32 	%r426, %r420, %r419, 23;
	mov.b64 	%rd732, {%r426, %r425};
	xor.b64  	%rd733, %rd731, %rd732;
	add.s64 	%rd734, %rd728, %rd733;
	add.s64 	%rd735, %rd734, 3308224258029322869;
	add.s64 	%rd736, %rd735, %rd599;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r427,%dummy}, %rd710;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r428}, %rd710;
	}
	shf.r.wrap.b32 	%r429, %r428, %r427, 28;
	shf.r.wrap.b32 	%r430, %r427, %r428, 28;
	mov.b64 	%rd737, {%r430, %r429};
	shf.l.wrap.b32 	%r431, %r427, %r428, 30;
	shf.l.wrap.b32 	%r432, %r428, %r427, 30;
	mov.b64 	%rd738, {%r432, %r431};
	xor.b64  	%rd739, %rd737, %rd738;
	shf.l.wrap.b32 	%r433, %r427, %r428, 25;
	shf.l.wrap.b32 	%r434, %r428, %r427, 25;
	mov.b64 	%rd740, {%r434, %r433};
	xor.b64  	%rd741, %rd739, %rd740;
	and.b64  	%rd742, %rd710, %rd673;
	or.b64  	%rd743, %rd710, %rd673;
	and.b64  	%rd744, %rd743, %rd636;
	or.b64  	%rd745, %rd744, %rd742;
	add.s64 	%rd746, %rd745, %rd741;
	add.s64 	%rd747, %rd746, %rd735;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r435,%dummy}, %rd686;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r436}, %rd686;
	}
	shf.r.wrap.b32 	%r437, %r436, %r435, 19;
	shf.r.wrap.b32 	%r438, %r435, %r436, 19;
	mov.b64 	%rd748, {%r438, %r437};
	shf.l.wrap.b32 	%r439, %r435, %r436, 3;
	shf.l.wrap.b32 	%r440, %r436, %r435, 3;
	mov.b64 	%rd749, {%r440, %r439};
	xor.b64  	%rd750, %rd748, %rd749;
	shr.u64 	%rd751, %rd686, 6;
	xor.b64  	%rd752, %rd750, %rd751;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r441,%dummy}, %rd303;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r442}, %rd303;
	}
	shf.r.wrap.b32 	%r443, %r442, %r441, 1;
	shf.r.wrap.b32 	%r444, %r441, %r442, 1;
	mov.b64 	%rd753, {%r444, %r443};
	shf.r.wrap.b32 	%r445, %r442, %r441, 8;
	shf.r.wrap.b32 	%r446, %r441, %r442, 8;
	mov.b64 	%rd754, {%r446, %r445};
	xor.b64  	%rd755, %rd753, %rd754;
	shr.u64 	%rd756, %rd303, 7;
	xor.b64  	%rd757, %rd755, %rd756;
	add.s64 	%rd758, %rd752, %rd252;
	add.s64 	%rd759, %rd758, %rd511;
	add.s64 	%rd760, %rd759, %rd757;
	add.s64 	%rd761, %rd760, %rd625;
	xor.b64  	%rd762, %rd699, %rd662;
	and.b64  	%rd763, %rd736, %rd762;
	xor.b64  	%rd764, %rd763, %rd662;
	add.s64 	%rd765, %rd761, %rd764;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r447,%dummy}, %rd736;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r448}, %rd736;
	}
	shf.r.wrap.b32 	%r449, %r448, %r447, 14;
	shf.r.wrap.b32 	%r450, %r447, %r448, 14;
	mov.b64 	%rd766, {%r450, %r449};
	shf.r.wrap.b32 	%r451, %r448, %r447, 18;
	shf.r.wrap.b32 	%r452, %r447, %r448, 18;
	mov.b64 	%rd767, {%r452, %r451};
	xor.b64  	%rd768, %rd766, %rd767;
	shf.l.wrap.b32 	%r453, %r447, %r448, 23;
	shf.l.wrap.b32 	%r454, %r448, %r447, 23;
	mov.b64 	%rd769, {%r454, %r453};
	xor.b64  	%rd770, %rd768, %rd769;
	add.s64 	%rd771, %rd765, %rd770;
	add.s64 	%rd772, %rd771, 5365058923640841347;
	add.s64 	%rd773, %rd772, %rd636;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r455,%dummy}, %rd747;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r456}, %rd747;
	}
	shf.r.wrap.b32 	%r457, %r456, %r455, 28;
	shf.r.wrap.b32 	%r458, %r455, %r456, 28;
	mov.b64 	%rd774, {%r458, %r457};
	shf.l.wrap.b32 	%r459, %r455, %r456, 30;
	shf.l.wrap.b32 	%r460, %r456, %r455, 30;
	mov.b64 	%rd775, {%r460, %r459};
	xor.b64  	%rd776, %rd774, %rd775;
	shf.l.wrap.b32 	%r461, %r455, %r456, 25;
	shf.l.wrap.b32 	%r462, %r456, %r455, 25;
	mov.b64 	%rd777, {%r462, %r461};
	xor.b64  	%rd778, %rd776, %rd777;
	and.b64  	%rd779, %rd747, %rd710;
	or.b64  	%rd780, %rd747, %rd710;
	and.b64  	%rd781, %rd780, %rd673;
	or.b64  	%rd782, %rd781, %rd779;
	add.s64 	%rd783, %rd782, %rd778;
	add.s64 	%rd784, %rd783, %rd772;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r463,%dummy}, %rd723;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r464}, %rd723;
	}
	shf.r.wrap.b32 	%r465, %r464, %r463, 19;
	shf.r.wrap.b32 	%r466, %r463, %r464, 19;
	mov.b64 	%rd785, {%r466, %r465};
	shf.l.wrap.b32 	%r467, %r463, %r464, 3;
	shf.l.wrap.b32 	%r468, %r464, %r463, 3;
	mov.b64 	%rd786, {%r468, %r467};
	xor.b64  	%rd787, %rd785, %rd786;
	shr.u64 	%rd788, %rd723, 6;
	xor.b64  	%rd789, %rd787, %rd788;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r469,%dummy}, %rd304;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r470}, %rd304;
	}
	shf.r.wrap.b32 	%r471, %r470, %r469, 1;
	shf.r.wrap.b32 	%r472, %r469, %r470, 1;
	mov.b64 	%rd790, {%r472, %r471};
	shf.r.wrap.b32 	%r473, %r470, %r469, 8;
	shf.r.wrap.b32 	%r474, %r469, %r470, 8;
	mov.b64 	%rd791, {%r474, %r473};
	xor.b64  	%rd792, %rd790, %rd791;
	shr.u64 	%rd793, %rd304, 7;
	xor.b64  	%rd794, %rd792, %rd793;
	add.s64 	%rd795, %rd789, %rd303;
	add.s64 	%rd796, %rd795, %rd512;
	add.s64 	%rd797, %rd796, %rd794;
	add.s64 	%rd798, %rd797, %rd662;
	xor.b64  	%rd799, %rd736, %rd699;
	and.b64  	%rd800, %rd773, %rd799;
	xor.b64  	%rd801, %rd800, %rd699;
	add.s64 	%rd802, %rd798, %rd801;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r475,%dummy}, %rd773;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r476}, %rd773;
	}
	shf.r.wrap.b32 	%r477, %r476, %r475, 14;
	shf.r.wrap.b32 	%r478, %r475, %r476, 14;
	mov.b64 	%rd803, {%r478, %r477};
	shf.r.wrap.b32 	%r479, %r476, %r475, 18;
	shf.r.wrap.b32 	%r480, %r475, %r476, 18;
	mov.b64 	%rd804, {%r480, %r479};
	xor.b64  	%rd805, %rd803, %rd804;
	shf.l.wrap.b32 	%r481, %r475, %r476, 23;
	shf.l.wrap.b32 	%r482, %r476, %r475, 23;
	mov.b64 	%rd806, {%r482, %r481};
	xor.b64  	%rd807, %rd805, %rd806;
	add.s64 	%rd808, %rd802, %rd807;
	add.s64 	%rd809, %rd808, 6679025012923562964;
	add.s64 	%rd810, %rd809, %rd673;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r483,%dummy}, %rd784;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r484}, %rd784;
	}
	shf.r.wrap.b32 	%r485, %r484, %r483, 28;
	shf.r.wrap.b32 	%r486, %r483, %r484, 28;
	mov.b64 	%rd811, {%r486, %r485};
	shf.l.wrap.b32 	%r487, %r483, %r484, 30;
	shf.l.wrap.b32 	%r488, %r484, %r483, 30;
	mov.b64 	%rd812, {%r488, %r487};
	xor.b64  	%rd813, %rd811, %rd812;
	shf.l.wrap.b32 	%r489, %r483, %r484, 25;
	shf.l.wrap.b32 	%r490, %r484, %r483, 25;
	mov.b64 	%rd814, {%r490, %r489};
	xor.b64  	%rd815, %rd813, %rd814;
	and.b64  	%rd816, %rd784, %rd747;
	or.b64  	%rd817, %rd784, %rd747;
	and.b64  	%rd818, %rd817, %rd710;
	or.b64  	%rd819, %rd818, %rd816;
	add.s64 	%rd820, %rd819, %rd815;
	add.s64 	%rd821, %rd820, %rd809;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r491,%dummy}, %rd760;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r492}, %rd760;
	}
	shf.r.wrap.b32 	%r493, %r492, %r491, 19;
	shf.r.wrap.b32 	%r494, %r491, %r492, 19;
	mov.b64 	%rd822, {%r494, %r493};
	shf.l.wrap.b32 	%r495, %r491, %r492, 3;
	shf.l.wrap.b32 	%r496, %r492, %r491, 3;
	mov.b64 	%rd823, {%r496, %r495};
	xor.b64  	%rd824, %rd822, %rd823;
	shr.u64 	%rd825, %rd760, 6;
	xor.b64  	%rd826, %rd824, %rd825;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r497,%dummy}, %rd355;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r498}, %rd355;
	}
	shf.r.wrap.b32 	%r499, %r498, %r497, 1;
	shf.r.wrap.b32 	%r500, %r497, %r498, 1;
	mov.b64 	%rd827, {%r500, %r499};
	shf.r.wrap.b32 	%r501, %r498, %r497, 8;
	shf.r.wrap.b32 	%r502, %r497, %r498, 8;
	mov.b64 	%rd828, {%r502, %r501};
	xor.b64  	%rd829, %rd827, %rd828;
	shr.u64 	%rd830, %rd355, 7;
	xor.b64  	%rd831, %rd829, %rd830;
	add.s64 	%rd832, %rd826, %rd304;
	add.s64 	%rd833, %rd832, %rd575;
	add.s64 	%rd834, %rd833, %rd831;
	add.s64 	%rd835, %rd834, %rd699;
	xor.b64  	%rd836, %rd773, %rd736;
	and.b64  	%rd837, %rd810, %rd836;
	xor.b64  	%rd838, %rd837, %rd736;
	add.s64 	%rd839, %rd835, %rd838;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r503,%dummy}, %rd810;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r504}, %rd810;
	}
	shf.r.wrap.b32 	%r505, %r504, %r503, 14;
	shf.r.wrap.b32 	%r506, %r503, %r504, 14;
	mov.b64 	%rd840, {%r506, %r505};
	shf.r.wrap.b32 	%r507, %r504, %r503, 18;
	shf.r.wrap.b32 	%r508, %r503, %r504, 18;
	mov.b64 	%rd841, {%r508, %r507};
	xor.b64  	%rd842, %rd840, %rd841;
	shf.l.wrap.b32 	%r509, %r503, %r504, 23;
	shf.l.wrap.b32 	%r510, %r504, %r503, 23;
	mov.b64 	%rd843, {%r510, %r509};
	xor.b64  	%rd844, %rd842, %rd843;
	add.s64 	%rd845, %rd839, %rd844;
	add.s64 	%rd846, %rd845, 8573033837759648693;
	add.s64 	%rd847, %rd846, %rd710;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r511,%dummy}, %rd821;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r512}, %rd821;
	}
	shf.r.wrap.b32 	%r513, %r512, %r511, 28;
	shf.r.wrap.b32 	%r514, %r511, %r512, 28;
	mov.b64 	%rd848, {%r514, %r513};
	shf.l.wrap.b32 	%r515, %r511, %r512, 30;
	shf.l.wrap.b32 	%r516, %r512, %r511, 30;
	mov.b64 	%rd849, {%r516, %r515};
	xor.b64  	%rd850, %rd848, %rd849;
	shf.l.wrap.b32 	%r517, %r511, %r512, 25;
	shf.l.wrap.b32 	%r518, %r512, %r511, 25;
	mov.b64 	%rd851, {%r518, %r517};
	xor.b64  	%rd852, %rd850, %rd851;
	and.b64  	%rd853, %rd821, %rd784;
	or.b64  	%rd854, %rd821, %rd784;
	and.b64  	%rd855, %rd854, %rd747;
	or.b64  	%rd856, %rd855, %rd853;
	add.s64 	%rd857, %rd856, %rd852;
	add.s64 	%rd858, %rd857, %rd846;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r519,%dummy}, %rd797;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r520}, %rd797;
	}
	shf.r.wrap.b32 	%r521, %r520, %r519, 19;
	shf.r.wrap.b32 	%r522, %r519, %r520, 19;
	mov.b64 	%rd859, {%r522, %r521};
	shf.l.wrap.b32 	%r523, %r519, %r520, 3;
	shf.l.wrap.b32 	%r524, %r520, %r519, 3;
	mov.b64 	%rd860, {%r524, %r523};
	xor.b64  	%rd861, %rd859, %rd860;
	shr.u64 	%rd862, %rd797, 6;
	xor.b64  	%rd863, %rd861, %rd862;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r525,%dummy}, %rd356;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r526}, %rd356;
	}
	shf.r.wrap.b32 	%r527, %r526, %r525, 1;
	shf.r.wrap.b32 	%r528, %r525, %r526, 1;
	mov.b64 	%rd864, {%r528, %r527};
	shf.r.wrap.b32 	%r529, %r526, %r525, 8;
	shf.r.wrap.b32 	%r530, %r525, %r526, 8;
	mov.b64 	%rd865, {%r530, %r529};
	xor.b64  	%rd866, %rd864, %rd865;
	shr.u64 	%rd867, %rd356, 7;
	xor.b64  	%rd868, %rd866, %rd867;
	add.s64 	%rd869, %rd863, %rd355;
	add.s64 	%rd870, %rd869, %rd612;
	add.s64 	%rd871, %rd870, %rd868;
	add.s64 	%rd872, %rd871, %rd736;
	xor.b64  	%rd873, %rd810, %rd773;
	and.b64  	%rd874, %rd847, %rd873;
	xor.b64  	%rd875, %rd874, %rd773;
	add.s64 	%rd876, %rd872, %rd875;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r531,%dummy}, %rd847;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r532}, %rd847;
	}
	shf.r.wrap.b32 	%r533, %r532, %r531, 14;
	shf.r.wrap.b32 	%r534, %r531, %r532, 14;
	mov.b64 	%rd877, {%r534, %r533};
	shf.r.wrap.b32 	%r535, %r532, %r531, 18;
	shf.r.wrap.b32 	%r536, %r531, %r532, 18;
	mov.b64 	%rd878, {%r536, %r535};
	xor.b64  	%rd879, %rd877, %rd878;
	shf.l.wrap.b32 	%r537, %r531, %r532, 23;
	shf.l.wrap.b32 	%r538, %r532, %r531, 23;
	mov.b64 	%rd880, {%r538, %r537};
	xor.b64  	%rd881, %rd879, %rd880;
	add.s64 	%rd882, %rd876, %rd881;
	add.s64 	%rd883, %rd882, -7476448914759557205;
	add.s64 	%rd884, %rd883, %rd747;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r539,%dummy}, %rd858;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r540}, %rd858;
	}
	shf.r.wrap.b32 	%r541, %r540, %r539, 28;
	shf.r.wrap.b32 	%r542, %r539, %r540, 28;
	mov.b64 	%rd885, {%r542, %r541};
	shf.l.wrap.b32 	%r543, %r539, %r540, 30;
	shf.l.wrap.b32 	%r544, %r540, %r539, 30;
	mov.b64 	%rd886, {%r544, %r543};
	xor.b64  	%rd887, %rd885, %rd886;
	shf.l.wrap.b32 	%r545, %r539, %r540, 25;
	shf.l.wrap.b32 	%r546, %r540, %r539, 25;
	mov.b64 	%rd888, {%r546, %r545};
	xor.b64  	%rd889, %rd887, %rd888;
	and.b64  	%rd890, %rd858, %rd821;
	or.b64  	%rd891, %rd858, %rd821;
	and.b64  	%rd892, %rd891, %rd784;
	or.b64  	%rd893, %rd892, %rd890;
	add.s64 	%rd894, %rd893, %rd889;
	add.s64 	%rd895, %rd894, %rd883;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r547,%dummy}, %rd834;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r548}, %rd834;
	}
	shf.r.wrap.b32 	%r549, %r548, %r547, 19;
	shf.r.wrap.b32 	%r550, %r547, %r548, 19;
	mov.b64 	%rd896, {%r550, %r549};
	shf.l.wrap.b32 	%r551, %r547, %r548, 3;
	shf.l.wrap.b32 	%r552, %r548, %r547, 3;
	mov.b64 	%rd897, {%r552, %r551};
	xor.b64  	%rd898, %rd896, %rd897;
	shr.u64 	%rd899, %rd834, 6;
	xor.b64  	%rd900, %rd898, %rd899;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r553,%dummy}, %rd407;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r554}, %rd407;
	}
	shf.r.wrap.b32 	%r555, %r554, %r553, 1;
	shf.r.wrap.b32 	%r556, %r553, %r554, 1;
	mov.b64 	%rd901, {%r556, %r555};
	shf.r.wrap.b32 	%r557, %r554, %r553, 8;
	shf.r.wrap.b32 	%r558, %r553, %r554, 8;
	mov.b64 	%rd902, {%r558, %r557};
	xor.b64  	%rd903, %rd901, %rd902;
	shr.u64 	%rd904, %rd407, 7;
	xor.b64  	%rd905, %rd903, %rd904;
	add.s64 	%rd906, %rd900, %rd356;
	add.s64 	%rd907, %rd906, %rd649;
	add.s64 	%rd908, %rd907, %rd905;
	add.s64 	%rd909, %rd908, %rd773;
	xor.b64  	%rd910, %rd847, %rd810;
	and.b64  	%rd911, %rd884, %rd910;
	xor.b64  	%rd912, %rd911, %rd810;
	add.s64 	%rd913, %rd909, %rd912;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r559,%dummy}, %rd884;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r560}, %rd884;
	}
	shf.r.wrap.b32 	%r561, %r560, %r559, 14;
	shf.r.wrap.b32 	%r562, %r559, %r560, 14;
	mov.b64 	%rd914, {%r562, %r561};
	shf.r.wrap.b32 	%r563, %r560, %r559, 18;
	shf.r.wrap.b32 	%r564, %r559, %r560, 18;
	mov.b64 	%rd915, {%r564, %r563};
	xor.b64  	%rd916, %rd914, %rd915;
	shf.l.wrap.b32 	%r565, %r559, %r560, 23;
	shf.l.wrap.b32 	%r566, %r560, %r559, 23;
	mov.b64 	%rd917, {%r566, %r565};
	xor.b64  	%rd918, %rd916, %rd917;
	add.s64 	%rd919, %rd913, %rd918;
	add.s64 	%rd920, %rd919, -6327057829258317296;
	add.s64 	%rd921, %rd920, %rd784;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r567,%dummy}, %rd895;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r568}, %rd895;
	}
	shf.r.wrap.b32 	%r569, %r568, %r567, 28;
	shf.r.wrap.b32 	%r570, %r567, %r568, 28;
	mov.b64 	%rd922, {%r570, %r569};
	shf.l.wrap.b32 	%r571, %r567, %r568, 30;
	shf.l.wrap.b32 	%r572, %r568, %r567, 30;
	mov.b64 	%rd923, {%r572, %r571};
	xor.b64  	%rd924, %rd922, %rd923;
	shf.l.wrap.b32 	%r573, %r567, %r568, 25;
	shf.l.wrap.b32 	%r574, %r568, %r567, 25;
	mov.b64 	%rd925, {%r574, %r573};
	xor.b64  	%rd926, %rd924, %rd925;
	and.b64  	%rd927, %rd895, %rd858;
	or.b64  	%rd928, %rd895, %rd858;
	and.b64  	%rd929, %rd928, %rd821;
	or.b64  	%rd930, %rd929, %rd927;
	add.s64 	%rd931, %rd930, %rd926;
	add.s64 	%rd932, %rd931, %rd920;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r575,%dummy}, %rd871;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r576}, %rd871;
	}
	shf.r.wrap.b32 	%r577, %r576, %r575, 19;
	shf.r.wrap.b32 	%r578, %r575, %r576, 19;
	mov.b64 	%rd933, {%r578, %r577};
	shf.l.wrap.b32 	%r579, %r575, %r576, 3;
	shf.l.wrap.b32 	%r580, %r576, %r575, 3;
	mov.b64 	%rd934, {%r580, %r579};
	xor.b64  	%rd935, %rd933, %rd934;
	shr.u64 	%rd936, %rd871, 6;
	xor.b64  	%rd937, %rd935, %rd936;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r581,%dummy}, %rd408;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r582}, %rd408;
	}
	shf.r.wrap.b32 	%r583, %r582, %r581, 1;
	shf.r.wrap.b32 	%r584, %r581, %r582, 1;
	mov.b64 	%rd938, {%r584, %r583};
	shf.r.wrap.b32 	%r585, %r582, %r581, 8;
	shf.r.wrap.b32 	%r586, %r581, %r582, 8;
	mov.b64 	%rd939, {%r586, %r585};
	xor.b64  	%rd940, %rd938, %rd939;
	shr.u64 	%rd941, %rd408, 7;
	xor.b64  	%rd942, %rd940, %rd941;
	add.s64 	%rd943, %rd937, %rd407;
	add.s64 	%rd944, %rd943, %rd686;
	add.s64 	%rd945, %rd944, %rd942;
	add.s64 	%rd946, %rd945, %rd810;
	xor.b64  	%rd947, %rd884, %rd847;
	and.b64  	%rd948, %rd921, %rd947;
	xor.b64  	%rd949, %rd948, %rd847;
	add.s64 	%rd950, %rd946, %rd949;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r587,%dummy}, %rd921;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r588}, %rd921;
	}
	shf.r.wrap.b32 	%r589, %r588, %r587, 14;
	shf.r.wrap.b32 	%r590, %r587, %r588, 14;
	mov.b64 	%rd951, {%r590, %r589};
	shf.r.wrap.b32 	%r591, %r588, %r587, 18;
	shf.r.wrap.b32 	%r592, %r587, %r588, 18;
	mov.b64 	%rd952, {%r592, %r591};
	xor.b64  	%rd953, %rd951, %rd952;
	shf.l.wrap.b32 	%r593, %r587, %r588, 23;
	shf.l.wrap.b32 	%r594, %r588, %r587, 23;
	mov.b64 	%rd954, {%r594, %r593};
	xor.b64  	%rd955, %rd953, %rd954;
	add.s64 	%rd956, %rd950, %rd955;
	add.s64 	%rd957, %rd956, -5763719355590565569;
	add.s64 	%rd958, %rd957, %rd821;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r595,%dummy}, %rd932;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r596}, %rd932;
	}
	shf.r.wrap.b32 	%r597, %r596, %r595, 28;
	shf.r.wrap.b32 	%r598, %r595, %r596, 28;
	mov.b64 	%rd959, {%r598, %r597};
	shf.l.wrap.b32 	%r599, %r595, %r596, 30;
	shf.l.wrap.b32 	%r600, %r596, %r595, 30;
	mov.b64 	%rd960, {%r600, %r599};
	xor.b64  	%rd961, %rd959, %rd960;
	shf.l.wrap.b32 	%r601, %r595, %r596, 25;
	shf.l.wrap.b32 	%r602, %r596, %r595, 25;
	mov.b64 	%rd962, {%r602, %r601};
	xor.b64  	%rd963, %rd961, %rd962;
	and.b64  	%rd964, %rd932, %rd895;
	or.b64  	%rd965, %rd932, %rd895;
	and.b64  	%rd966, %rd965, %rd858;
	or.b64  	%rd967, %rd966, %rd964;
	add.s64 	%rd968, %rd967, %rd963;
	add.s64 	%rd969, %rd968, %rd957;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r603,%dummy}, %rd908;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r604}, %rd908;
	}
	shf.r.wrap.b32 	%r605, %r604, %r603, 19;
	shf.r.wrap.b32 	%r606, %r603, %r604, 19;
	mov.b64 	%rd970, {%r606, %r605};
	shf.l.wrap.b32 	%r607, %r603, %r604, 3;
	shf.l.wrap.b32 	%r608, %r604, %r603, 3;
	mov.b64 	%rd971, {%r608, %r607};
	xor.b64  	%rd972, %rd970, %rd971;
	shr.u64 	%rd973, %rd908, 6;
	xor.b64  	%rd974, %rd972, %rd973;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r609,%dummy}, %rd459;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r610}, %rd459;
	}
	shf.r.wrap.b32 	%r611, %r610, %r609, 1;
	shf.r.wrap.b32 	%r612, %r609, %r610, 1;
	mov.b64 	%rd975, {%r612, %r611};
	shf.r.wrap.b32 	%r613, %r610, %r609, 8;
	shf.r.wrap.b32 	%r614, %r609, %r610, 8;
	mov.b64 	%rd976, {%r614, %r613};
	xor.b64  	%rd977, %rd975, %rd976;
	shr.u64 	%rd978, %rd459, 7;
	xor.b64  	%rd979, %rd977, %rd978;
	add.s64 	%rd980, %rd974, %rd408;
	add.s64 	%rd981, %rd980, %rd723;
	add.s64 	%rd982, %rd981, %rd979;
	add.s64 	%rd983, %rd982, %rd847;
	xor.b64  	%rd984, %rd921, %rd884;
	and.b64  	%rd985, %rd958, %rd984;
	xor.b64  	%rd986, %rd985, %rd884;
	add.s64 	%rd987, %rd983, %rd986;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r615,%dummy}, %rd958;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r616}, %rd958;
	}
	shf.r.wrap.b32 	%r617, %r616, %r615, 14;
	shf.r.wrap.b32 	%r618, %r615, %r616, 14;
	mov.b64 	%rd988, {%r618, %r617};
	shf.r.wrap.b32 	%r619, %r616, %r615, 18;
	shf.r.wrap.b32 	%r620, %r615, %r616, 18;
	mov.b64 	%rd989, {%r620, %r619};
	xor.b64  	%rd990, %rd988, %rd989;
	shf.l.wrap.b32 	%r621, %r615, %r616, 23;
	shf.l.wrap.b32 	%r622, %r616, %r615, 23;
	mov.b64 	%rd991, {%r622, %r621};
	xor.b64  	%rd992, %rd990, %rd991;
	add.s64 	%rd993, %rd987, %rd992;
	add.s64 	%rd994, %rd993, -4658551843659510044;
	add.s64 	%rd995, %rd994, %rd858;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r623,%dummy}, %rd969;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r624}, %rd969;
	}
	shf.r.wrap.b32 	%r625, %r624, %r623, 28;
	shf.r.wrap.b32 	%r626, %r623, %r624, 28;
	mov.b64 	%rd996, {%r626, %r625};
	shf.l.wrap.b32 	%r627, %r623, %r624, 30;
	shf.l.wrap.b32 	%r628, %r624, %r623, 30;
	mov.b64 	%rd997, {%r628, %r627};
	xor.b64  	%rd998, %rd996, %rd997;
	shf.l.wrap.b32 	%r629, %r623, %r624, 25;
	shf.l.wrap.b32 	%r630, %r624, %r623, 25;
	mov.b64 	%rd999, {%r630, %r629};
	xor.b64  	%rd1000, %rd998, %rd999;
	and.b64  	%rd1001, %rd969, %rd932;
	or.b64  	%rd1002, %rd969, %rd932;
	and.b64  	%rd1003, %rd1002, %rd895;
	or.b64  	%rd1004, %rd1003, %rd1001;
	add.s64 	%rd1005, %rd1004, %rd1000;
	add.s64 	%rd1006, %rd1005, %rd994;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r631,%dummy}, %rd945;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r632}, %rd945;
	}
	shf.r.wrap.b32 	%r633, %r632, %r631, 19;
	shf.r.wrap.b32 	%r634, %r631, %r632, 19;
	mov.b64 	%rd1007, {%r634, %r633};
	shf.l.wrap.b32 	%r635, %r631, %r632, 3;
	shf.l.wrap.b32 	%r636, %r632, %r631, 3;
	mov.b64 	%rd1008, {%r636, %r635};
	xor.b64  	%rd1009, %rd1007, %rd1008;
	shr.u64 	%rd1010, %rd945, 6;
	xor.b64  	%rd1011, %rd1009, %rd1010;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r637,%dummy}, %rd460;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r638}, %rd460;
	}
	shf.r.wrap.b32 	%r639, %r638, %r637, 1;
	shf.r.wrap.b32 	%r640, %r637, %r638, 1;
	mov.b64 	%rd1012, {%r640, %r639};
	shf.r.wrap.b32 	%r641, %r638, %r637, 8;
	shf.r.wrap.b32 	%r642, %r637, %r638, 8;
	mov.b64 	%rd1013, {%r642, %r641};
	xor.b64  	%rd1014, %rd1012, %rd1013;
	shr.u64 	%rd1015, %rd460, 7;
	xor.b64  	%rd1016, %rd1014, %rd1015;
	add.s64 	%rd1017, %rd1011, %rd459;
	add.s64 	%rd1018, %rd1017, %rd760;
	add.s64 	%rd1019, %rd1018, %rd1016;
	add.s64 	%rd1020, %rd1019, %rd884;
	xor.b64  	%rd1021, %rd958, %rd921;
	and.b64  	%rd1022, %rd995, %rd1021;
	xor.b64  	%rd1023, %rd1022, %rd921;
	add.s64 	%rd1024, %rd1020, %rd1023;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r643,%dummy}, %rd995;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r644}, %rd995;
	}
	shf.r.wrap.b32 	%r645, %r644, %r643, 14;
	shf.r.wrap.b32 	%r646, %r643, %r644, 14;
	mov.b64 	%rd1025, {%r646, %r645};
	shf.r.wrap.b32 	%r647, %r644, %r643, 18;
	shf.r.wrap.b32 	%r648, %r643, %r644, 18;
	mov.b64 	%rd1026, {%r648, %r647};
	xor.b64  	%rd1027, %rd1025, %rd1026;
	shf.l.wrap.b32 	%r649, %r643, %r644, 23;
	shf.l.wrap.b32 	%r650, %r644, %r643, 23;
	mov.b64 	%rd1028, {%r650, %r649};
	xor.b64  	%rd1029, %rd1027, %rd1028;
	add.s64 	%rd1030, %rd1024, %rd1029;
	add.s64 	%rd1031, %rd1030, -4116276920077217854;
	add.s64 	%rd1032, %rd1031, %rd895;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r651,%dummy}, %rd1006;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r652}, %rd1006;
	}
	shf.r.wrap.b32 	%r653, %r652, %r651, 28;
	shf.r.wrap.b32 	%r654, %r651, %r652, 28;
	mov.b64 	%rd1033, {%r654, %r653};
	shf.l.wrap.b32 	%r655, %r651, %r652, 30;
	shf.l.wrap.b32 	%r656, %r652, %r651, 30;
	mov.b64 	%rd1034, {%r656, %r655};
	xor.b64  	%rd1035, %rd1033, %rd1034;
	shf.l.wrap.b32 	%r657, %r651, %r652, 25;
	shf.l.wrap.b32 	%r658, %r652, %r651, 25;
	mov.b64 	%rd1036, {%r658, %r657};
	xor.b64  	%rd1037, %rd1035, %rd1036;
	and.b64  	%rd1038, %rd1006, %rd969;
	or.b64  	%rd1039, %rd1006, %rd969;
	and.b64  	%rd1040, %rd1039, %rd932;
	or.b64  	%rd1041, %rd1040, %rd1038;
	add.s64 	%rd1042, %rd1041, %rd1037;
	add.s64 	%rd1043, %rd1042, %rd1031;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r659,%dummy}, %rd982;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r660}, %rd982;
	}
	shf.r.wrap.b32 	%r661, %r660, %r659, 19;
	shf.r.wrap.b32 	%r662, %r659, %r660, 19;
	mov.b64 	%rd1044, {%r662, %r661};
	shf.l.wrap.b32 	%r663, %r659, %r660, 3;
	shf.l.wrap.b32 	%r664, %r660, %r659, 3;
	mov.b64 	%rd1045, {%r664, %r663};
	xor.b64  	%rd1046, %rd1044, %rd1045;
	shr.u64 	%rd1047, %rd982, 6;
	xor.b64  	%rd1048, %rd1046, %rd1047;
	shf.r.wrap.b32 	%r665, %r296, %r295, 1;
	shf.r.wrap.b32 	%r666, %r295, %r296, 1;
	mov.b64 	%rd1049, {%r666, %r665};
	shf.r.wrap.b32 	%r667, %r296, %r295, 8;
	shf.r.wrap.b32 	%r668, %r295, %r296, 8;
	mov.b64 	%rd1050, {%r668, %r667};
	xor.b64  	%rd1051, %rd1049, %rd1050;
	shr.u64 	%rd1052, %rd511, 7;
	xor.b64  	%rd1053, %rd1051, %rd1052;
	add.s64 	%rd1054, %rd1048, %rd460;
	add.s64 	%rd1055, %rd1054, %rd797;
	add.s64 	%rd1056, %rd1055, %rd1053;
	add.s64 	%rd1057, %rd1056, %rd921;
	xor.b64  	%rd1058, %rd995, %rd958;
	and.b64  	%rd1059, %rd1032, %rd1058;
	xor.b64  	%rd1060, %rd1059, %rd958;
	add.s64 	%rd1061, %rd1057, %rd1060;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r669,%dummy}, %rd1032;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r670}, %rd1032;
	}
	shf.r.wrap.b32 	%r671, %r670, %r669, 14;
	shf.r.wrap.b32 	%r672, %r669, %r670, 14;
	mov.b64 	%rd1062, {%r672, %r671};
	shf.r.wrap.b32 	%r673, %r670, %r669, 18;
	shf.r.wrap.b32 	%r674, %r669, %r670, 18;
	mov.b64 	%rd1063, {%r674, %r673};
	xor.b64  	%rd1064, %rd1062, %rd1063;
	shf.l.wrap.b32 	%r675, %r669, %r670, 23;
	shf.l.wrap.b32 	%r676, %r670, %r669, 23;
	mov.b64 	%rd1065, {%r676, %r675};
	xor.b64  	%rd1066, %rd1064, %rd1065;
	add.s64 	%rd1067, %rd1061, %rd1066;
	add.s64 	%rd1068, %rd1067, -3051310485924567259;
	add.s64 	%rd1069, %rd1068, %rd932;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r677,%dummy}, %rd1043;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r678}, %rd1043;
	}
	shf.r.wrap.b32 	%r679, %r678, %r677, 28;
	shf.r.wrap.b32 	%r680, %r677, %r678, 28;
	mov.b64 	%rd1070, {%r680, %r679};
	shf.l.wrap.b32 	%r681, %r677, %r678, 30;
	shf.l.wrap.b32 	%r682, %r678, %r677, 30;
	mov.b64 	%rd1071, {%r682, %r681};
	xor.b64  	%rd1072, %rd1070, %rd1071;
	shf.l.wrap.b32 	%r683, %r677, %r678, 25;
	shf.l.wrap.b32 	%r684, %r678, %r677, 25;
	mov.b64 	%rd1073, {%r684, %r683};
	xor.b64  	%rd1074, %rd1072, %rd1073;
	and.b64  	%rd1075, %rd1043, %rd1006;
	or.b64  	%rd1076, %rd1043, %rd1006;
	and.b64  	%rd1077, %rd1076, %rd969;
	or.b64  	%rd1078, %rd1077, %rd1075;
	add.s64 	%rd1079, %rd1078, %rd1074;
	add.s64 	%rd1080, %rd1079, %rd1068;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r685,%dummy}, %rd1019;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r686}, %rd1019;
	}
	shf.r.wrap.b32 	%r687, %r686, %r685, 19;
	shf.r.wrap.b32 	%r688, %r685, %r686, 19;
	mov.b64 	%rd1081, {%r688, %r687};
	shf.l.wrap.b32 	%r689, %r685, %r686, 3;
	shf.l.wrap.b32 	%r690, %r686, %r685, 3;
	mov.b64 	%rd1082, {%r690, %r689};
	xor.b64  	%rd1083, %rd1081, %rd1082;
	shr.u64 	%rd1084, %rd1019, 6;
	xor.b64  	%rd1085, %rd1083, %rd1084;
	shf.r.wrap.b32 	%r691, %r324, %r323, 1;
	shf.r.wrap.b32 	%r692, %r323, %r324, 1;
	mov.b64 	%rd1086, {%r692, %r691};
	shf.r.wrap.b32 	%r693, %r324, %r323, 8;
	shf.r.wrap.b32 	%r694, %r323, %r324, 8;
	mov.b64 	%rd1087, {%r694, %r693};
	xor.b64  	%rd1088, %rd1086, %rd1087;
	shr.u64 	%rd1089, %rd512, 7;
	xor.b64  	%rd1090, %rd1088, %rd1089;
	add.s64 	%rd1091, %rd1085, %rd511;
	add.s64 	%rd1092, %rd1091, %rd834;
	add.s64 	%rd1093, %rd1092, %rd1090;
	add.s64 	%rd1094, %rd1093, %rd958;
	xor.b64  	%rd1095, %rd1032, %rd995;
	and.b64  	%rd1096, %rd1069, %rd1095;
	xor.b64  	%rd1097, %rd1096, %rd995;
	add.s64 	%rd1098, %rd1094, %rd1097;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r695,%dummy}, %rd1069;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r696}, %rd1069;
	}
	shf.r.wrap.b32 	%r697, %r696, %r695, 14;
	shf.r.wrap.b32 	%r698, %r695, %r696, 14;
	mov.b64 	%rd1099, {%r698, %r697};
	shf.r.wrap.b32 	%r699, %r696, %r695, 18;
	shf.r.wrap.b32 	%r700, %r695, %r696, 18;
	mov.b64 	%rd1100, {%r700, %r699};
	xor.b64  	%rd1101, %rd1099, %rd1100;
	shf.l.wrap.b32 	%r701, %r695, %r696, 23;
	shf.l.wrap.b32 	%r702, %r696, %r695, 23;
	mov.b64 	%rd1102, {%r702, %r701};
	xor.b64  	%rd1103, %rd1101, %rd1102;
	add.s64 	%rd1104, %rd1098, %rd1103;
	add.s64 	%rd1105, %rd1104, 489312712824947311;
	add.s64 	%rd1106, %rd1105, %rd969;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r703,%dummy}, %rd1080;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r704}, %rd1080;
	}
	shf.r.wrap.b32 	%r705, %r704, %r703, 28;
	shf.r.wrap.b32 	%r706, %r703, %r704, 28;
	mov.b64 	%rd1107, {%r706, %r705};
	shf.l.wrap.b32 	%r707, %r703, %r704, 30;
	shf.l.wrap.b32 	%r708, %r704, %r703, 30;
	mov.b64 	%rd1108, {%r708, %r707};
	xor.b64  	%rd1109, %rd1107, %rd1108;
	shf.l.wrap.b32 	%r709, %r703, %r704, 25;
	shf.l.wrap.b32 	%r710, %r704, %r703, 25;
	mov.b64 	%rd1110, {%r710, %r709};
	xor.b64  	%rd1111, %rd1109, %rd1110;
	and.b64  	%rd1112, %rd1080, %rd1043;
	or.b64  	%rd1113, %rd1080, %rd1043;
	and.b64  	%rd1114, %rd1113, %rd1006;
	or.b64  	%rd1115, %rd1114, %rd1112;
	add.s64 	%rd1116, %rd1115, %rd1111;
	add.s64 	%rd1117, %rd1116, %rd1105;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r711,%dummy}, %rd1056;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r712}, %rd1056;
	}
	shf.r.wrap.b32 	%r713, %r712, %r711, 19;
	shf.r.wrap.b32 	%r714, %r711, %r712, 19;
	mov.b64 	%rd1118, {%r714, %r713};
	shf.l.wrap.b32 	%r715, %r711, %r712, 3;
	shf.l.wrap.b32 	%r716, %r712, %r711, 3;
	mov.b64 	%rd1119, {%r716, %r715};
	xor.b64  	%rd1120, %rd1118, %rd1119;
	shr.u64 	%rd1121, %rd1056, 6;
	xor.b64  	%rd1122, %rd1120, %rd1121;
	shf.r.wrap.b32 	%r717, %r352, %r351, 1;
	shf.r.wrap.b32 	%r718, %r351, %r352, 1;
	mov.b64 	%rd1123, {%r718, %r717};
	shf.r.wrap.b32 	%r719, %r352, %r351, 8;
	shf.r.wrap.b32 	%r720, %r351, %r352, 8;
	mov.b64 	%rd1124, {%r720, %r719};
	xor.b64  	%rd1125, %rd1123, %rd1124;
	shr.u64 	%rd1126, %rd575, 7;
	xor.b64  	%rd1127, %rd1125, %rd1126;
	add.s64 	%rd1128, %rd1122, %rd512;
	add.s64 	%rd1129, %rd1128, %rd871;
	add.s64 	%rd1130, %rd1129, %rd1127;
	add.s64 	%rd1131, %rd1130, %rd995;
	xor.b64  	%rd1132, %rd1069, %rd1032;
	and.b64  	%rd1133, %rd1106, %rd1132;
	xor.b64  	%rd1134, %rd1133, %rd1032;
	add.s64 	%rd1135, %rd1131, %rd1134;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r721,%dummy}, %rd1106;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r722}, %rd1106;
	}
	shf.r.wrap.b32 	%r723, %r722, %r721, 14;
	shf.r.wrap.b32 	%r724, %r721, %r722, 14;
	mov.b64 	%rd1136, {%r724, %r723};
	shf.r.wrap.b32 	%r725, %r722, %r721, 18;
	shf.r.wrap.b32 	%r726, %r721, %r722, 18;
	mov.b64 	%rd1137, {%r726, %r725};
	xor.b64  	%rd1138, %rd1136, %rd1137;
	shf.l.wrap.b32 	%r727, %r721, %r722, 23;
	shf.l.wrap.b32 	%r728, %r722, %r721, 23;
	mov.b64 	%rd1139, {%r728, %r727};
	xor.b64  	%rd1140, %rd1138, %rd1139;
	add.s64 	%rd1141, %rd1135, %rd1140;
	add.s64 	%rd1142, %rd1141, 1452737877330783856;
	add.s64 	%rd1143, %rd1142, %rd1006;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r729,%dummy}, %rd1117;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r730}, %rd1117;
	}
	shf.r.wrap.b32 	%r731, %r730, %r729, 28;
	shf.r.wrap.b32 	%r732, %r729, %r730, 28;
	mov.b64 	%rd1144, {%r732, %r731};
	shf.l.wrap.b32 	%r733, %r729, %r730, 30;
	shf.l.wrap.b32 	%r734, %r730, %r729, 30;
	mov.b64 	%rd1145, {%r734, %r733};
	xor.b64  	%rd1146, %rd1144, %rd1145;
	shf.l.wrap.b32 	%r735, %r729, %r730, 25;
	shf.l.wrap.b32 	%r736, %r730, %r729, 25;
	mov.b64 	%rd1147, {%r736, %r735};
	xor.b64  	%rd1148, %rd1146, %rd1147;
	and.b64  	%rd1149, %rd1117, %rd1080;
	or.b64  	%rd1150, %rd1117, %rd1080;
	and.b64  	%rd1151, %rd1150, %rd1043;
	or.b64  	%rd1152, %rd1151, %rd1149;
	add.s64 	%rd1153, %rd1152, %rd1148;
	add.s64 	%rd1154, %rd1153, %rd1142;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r737,%dummy}, %rd1093;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r738}, %rd1093;
	}
	shf.r.wrap.b32 	%r739, %r738, %r737, 19;
	shf.r.wrap.b32 	%r740, %r737, %r738, 19;
	mov.b64 	%rd1155, {%r740, %r739};
	shf.l.wrap.b32 	%r741, %r737, %r738, 3;
	shf.l.wrap.b32 	%r742, %r738, %r737, 3;
	mov.b64 	%rd1156, {%r742, %r741};
	xor.b64  	%rd1157, %rd1155, %rd1156;
	shr.u64 	%rd1158, %rd1093, 6;
	xor.b64  	%rd1159, %rd1157, %rd1158;
	shf.r.wrap.b32 	%r743, %r380, %r379, 1;
	shf.r.wrap.b32 	%r744, %r379, %r380, 1;
	mov.b64 	%rd1160, {%r744, %r743};
	shf.r.wrap.b32 	%r745, %r380, %r379, 8;
	shf.r.wrap.b32 	%r746, %r379, %r380, 8;
	mov.b64 	%rd1161, {%r746, %r745};
	xor.b64  	%rd1162, %rd1160, %rd1161;
	shr.u64 	%rd1163, %rd612, 7;
	xor.b64  	%rd1164, %rd1162, %rd1163;
	add.s64 	%rd1165, %rd1159, %rd575;
	add.s64 	%rd1166, %rd1165, %rd908;
	add.s64 	%rd1167, %rd1166, %rd1164;
	add.s64 	%rd1168, %rd1167, %rd1032;
	xor.b64  	%rd1169, %rd1106, %rd1069;
	and.b64  	%rd1170, %rd1143, %rd1169;
	xor.b64  	%rd1171, %rd1170, %rd1069;
	add.s64 	%rd1172, %rd1168, %rd1171;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r747,%dummy}, %rd1143;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r748}, %rd1143;
	}
	shf.r.wrap.b32 	%r749, %r748, %r747, 14;
	shf.r.wrap.b32 	%r750, %r747, %r748, 14;
	mov.b64 	%rd1173, {%r750, %r749};
	shf.r.wrap.b32 	%r751, %r748, %r747, 18;
	shf.r.wrap.b32 	%r752, %r747, %r748, 18;
	mov.b64 	%rd1174, {%r752, %r751};
	xor.b64  	%rd1175, %rd1173, %rd1174;
	shf.l.wrap.b32 	%r753, %r747, %r748, 23;
	shf.l.wrap.b32 	%r754, %r748, %r747, 23;
	mov.b64 	%rd1176, {%r754, %r753};
	xor.b64  	%rd1177, %rd1175, %rd1176;
	add.s64 	%rd1178, %rd1172, %rd1177;
	add.s64 	%rd1179, %rd1178, 2861767655752347644;
	add.s64 	%rd1180, %rd1179, %rd1043;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r755,%dummy}, %rd1154;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r756}, %rd1154;
	}
	shf.r.wrap.b32 	%r757, %r756, %r755, 28;
	shf.r.wrap.b32 	%r758, %r755, %r756, 28;
	mov.b64 	%rd1181, {%r758, %r757};
	shf.l.wrap.b32 	%r759, %r755, %r756, 30;
	shf.l.wrap.b32 	%r760, %r756, %r755, 30;
	mov.b64 	%rd1182, {%r760, %r759};
	xor.b64  	%rd1183, %rd1181, %rd1182;
	shf.l.wrap.b32 	%r761, %r755, %r756, 25;
	shf.l.wrap.b32 	%r762, %r756, %r755, 25;
	mov.b64 	%rd1184, {%r762, %r761};
	xor.b64  	%rd1185, %rd1183, %rd1184;
	and.b64  	%rd1186, %rd1154, %rd1117;
	or.b64  	%rd1187, %rd1154, %rd1117;
	and.b64  	%rd1188, %rd1187, %rd1080;
	or.b64  	%rd1189, %rd1188, %rd1186;
	add.s64 	%rd1190, %rd1189, %rd1185;
	add.s64 	%rd1191, %rd1190, %rd1179;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r763,%dummy}, %rd1130;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r764}, %rd1130;
	}
	shf.r.wrap.b32 	%r765, %r764, %r763, 19;
	shf.r.wrap.b32 	%r766, %r763, %r764, 19;
	mov.b64 	%rd1192, {%r766, %r765};
	shf.l.wrap.b32 	%r767, %r763, %r764, 3;
	shf.l.wrap.b32 	%r768, %r764, %r763, 3;
	mov.b64 	%rd1193, {%r768, %r767};
	xor.b64  	%rd1194, %rd1192, %rd1193;
	shr.u64 	%rd1195, %rd1130, 6;
	xor.b64  	%rd1196, %rd1194, %rd1195;
	shf.r.wrap.b32 	%r769, %r408, %r407, 1;
	shf.r.wrap.b32 	%r770, %r407, %r408, 1;
	mov.b64 	%rd1197, {%r770, %r769};
	shf.r.wrap.b32 	%r771, %r408, %r407, 8;
	shf.r.wrap.b32 	%r772, %r407, %r408, 8;
	mov.b64 	%rd1198, {%r772, %r771};
	xor.b64  	%rd1199, %rd1197, %rd1198;
	shr.u64 	%rd1200, %rd649, 7;
	xor.b64  	%rd1201, %rd1199, %rd1200;
	add.s64 	%rd1202, %rd1196, %rd612;
	add.s64 	%rd1203, %rd1202, %rd945;
	add.s64 	%rd1204, %rd1203, %rd1201;
	add.s64 	%rd1205, %rd1204, %rd1069;
	xor.b64  	%rd1206, %rd1143, %rd1106;
	and.b64  	%rd1207, %rd1180, %rd1206;
	xor.b64  	%rd1208, %rd1207, %rd1106;
	add.s64 	%rd1209, %rd1205, %rd1208;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r773,%dummy}, %rd1180;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r774}, %rd1180;
	}
	shf.r.wrap.b32 	%r775, %r774, %r773, 14;
	shf.r.wrap.b32 	%r776, %r773, %r774, 14;
	mov.b64 	%rd1210, {%r776, %r775};
	shf.r.wrap.b32 	%r777, %r774, %r773, 18;
	shf.r.wrap.b32 	%r778, %r773, %r774, 18;
	mov.b64 	%rd1211, {%r778, %r777};
	xor.b64  	%rd1212, %rd1210, %rd1211;
	shf.l.wrap.b32 	%r779, %r773, %r774, 23;
	shf.l.wrap.b32 	%r780, %r774, %r773, 23;
	mov.b64 	%rd1213, {%r780, %r779};
	xor.b64  	%rd1214, %rd1212, %rd1213;
	add.s64 	%rd1215, %rd1209, %rd1214;
	add.s64 	%rd1216, %rd1215, 3322285676063803686;
	add.s64 	%rd1217, %rd1216, %rd1080;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r781,%dummy}, %rd1191;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r782}, %rd1191;
	}
	shf.r.wrap.b32 	%r783, %r782, %r781, 28;
	shf.r.wrap.b32 	%r784, %r781, %r782, 28;
	mov.b64 	%rd1218, {%r784, %r783};
	shf.l.wrap.b32 	%r785, %r781, %r782, 30;
	shf.l.wrap.b32 	%r786, %r782, %r781, 30;
	mov.b64 	%rd1219, {%r786, %r785};
	xor.b64  	%rd1220, %rd1218, %rd1219;
	shf.l.wrap.b32 	%r787, %r781, %r782, 25;
	shf.l.wrap.b32 	%r788, %r782, %r781, 25;
	mov.b64 	%rd1221, {%r788, %r787};
	xor.b64  	%rd1222, %rd1220, %rd1221;
	and.b64  	%rd1223, %rd1191, %rd1154;
	or.b64  	%rd1224, %rd1191, %rd1154;
	and.b64  	%rd1225, %rd1224, %rd1117;
	or.b64  	%rd1226, %rd1225, %rd1223;
	add.s64 	%rd1227, %rd1226, %rd1222;
	add.s64 	%rd1228, %rd1227, %rd1216;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r789,%dummy}, %rd1167;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r790}, %rd1167;
	}
	shf.r.wrap.b32 	%r791, %r790, %r789, 19;
	shf.r.wrap.b32 	%r792, %r789, %r790, 19;
	mov.b64 	%rd1229, {%r792, %r791};
	shf.l.wrap.b32 	%r793, %r789, %r790, 3;
	shf.l.wrap.b32 	%r794, %r790, %r789, 3;
	mov.b64 	%rd1230, {%r794, %r793};
	xor.b64  	%rd1231, %rd1229, %rd1230;
	shr.u64 	%rd1232, %rd1167, 6;
	xor.b64  	%rd1233, %rd1231, %rd1232;
	shf.r.wrap.b32 	%r795, %r436, %r435, 1;
	shf.r.wrap.b32 	%r796, %r435, %r436, 1;
	mov.b64 	%rd1234, {%r796, %r795};
	shf.r.wrap.b32 	%r797, %r436, %r435, 8;
	shf.r.wrap.b32 	%r798, %r435, %r436, 8;
	mov.b64 	%rd1235, {%r798, %r797};
	xor.b64  	%rd1236, %rd1234, %rd1235;
	shr.u64 	%rd1237, %rd686, 7;
	xor.b64  	%rd1238, %rd1236, %rd1237;
	add.s64 	%rd1239, %rd1233, %rd649;
	add.s64 	%rd1240, %rd1239, %rd982;
	add.s64 	%rd1241, %rd1240, %rd1238;
	add.s64 	%rd1242, %rd1241, %rd1106;
	xor.b64  	%rd1243, %rd1180, %rd1143;
	and.b64  	%rd1244, %rd1217, %rd1243;
	xor.b64  	%rd1245, %rd1244, %rd1143;
	add.s64 	%rd1246, %rd1242, %rd1245;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r799,%dummy}, %rd1217;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r800}, %rd1217;
	}
	shf.r.wrap.b32 	%r801, %r800, %r799, 14;
	shf.r.wrap.b32 	%r802, %r799, %r800, 14;
	mov.b64 	%rd1247, {%r802, %r801};
	shf.r.wrap.b32 	%r803, %r800, %r799, 18;
	shf.r.wrap.b32 	%r804, %r799, %r800, 18;
	mov.b64 	%rd1248, {%r804, %r803};
	xor.b64  	%rd1249, %rd1247, %rd1248;
	shf.l.wrap.b32 	%r805, %r799, %r800, 23;
	shf.l.wrap.b32 	%r806, %r800, %r799, 23;
	mov.b64 	%rd1250, {%r806, %r805};
	xor.b64  	%rd1251, %rd1249, %rd1250;
	add.s64 	%rd1252, %rd1246, %rd1251;
	add.s64 	%rd1253, %rd1252, 5560940570517711597;
	add.s64 	%rd1254, %rd1253, %rd1117;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r807,%dummy}, %rd1228;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r808}, %rd1228;
	}
	shf.r.wrap.b32 	%r809, %r808, %r807, 28;
	shf.r.wrap.b32 	%r810, %r807, %r808, 28;
	mov.b64 	%rd1255, {%r810, %r809};
	shf.l.wrap.b32 	%r811, %r807, %r808, 30;
	shf.l.wrap.b32 	%r812, %r808, %r807, 30;
	mov.b64 	%rd1256, {%r812, %r811};
	xor.b64  	%rd1257, %rd1255, %rd1256;
	shf.l.wrap.b32 	%r813, %r807, %r808, 25;
	shf.l.wrap.b32 	%r814, %r808, %r807, 25;
	mov.b64 	%rd1258, {%r814, %r813};
	xor.b64  	%rd1259, %rd1257, %rd1258;
	and.b64  	%rd1260, %rd1228, %rd1191;
	or.b64  	%rd1261, %rd1228, %rd1191;
	and.b64  	%rd1262, %rd1261, %rd1154;
	or.b64  	%rd1263, %rd1262, %rd1260;
	add.s64 	%rd1264, %rd1263, %rd1259;
	add.s64 	%rd1265, %rd1264, %rd1253;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r815,%dummy}, %rd1204;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r816}, %rd1204;
	}
	shf.r.wrap.b32 	%r817, %r816, %r815, 19;
	shf.r.wrap.b32 	%r818, %r815, %r816, 19;
	mov.b64 	%rd1266, {%r818, %r817};
	shf.l.wrap.b32 	%r819, %r815, %r816, 3;
	shf.l.wrap.b32 	%r820, %r816, %r815, 3;
	mov.b64 	%rd1267, {%r820, %r819};
	xor.b64  	%rd1268, %rd1266, %rd1267;
	shr.u64 	%rd1269, %rd1204, 6;
	xor.b64  	%rd1270, %rd1268, %rd1269;
	shf.r.wrap.b32 	%r821, %r464, %r463, 1;
	shf.r.wrap.b32 	%r822, %r463, %r464, 1;
	mov.b64 	%rd1271, {%r822, %r821};
	shf.r.wrap.b32 	%r823, %r464, %r463, 8;
	shf.r.wrap.b32 	%r824, %r463, %r464, 8;
	mov.b64 	%rd1272, {%r824, %r823};
	xor.b64  	%rd1273, %rd1271, %rd1272;
	shr.u64 	%rd1274, %rd723, 7;
	xor.b64  	%rd1275, %rd1273, %rd1274;
	add.s64 	%rd1276, %rd1270, %rd686;
	add.s64 	%rd1277, %rd1276, %rd1019;
	add.s64 	%rd1278, %rd1277, %rd1275;
	add.s64 	%rd1279, %rd1278, %rd1143;
	xor.b64  	%rd1280, %rd1217, %rd1180;
	and.b64  	%rd1281, %rd1254, %rd1280;
	xor.b64  	%rd1282, %rd1281, %rd1180;
	add.s64 	%rd1283, %rd1279, %rd1282;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r825,%dummy}, %rd1254;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r826}, %rd1254;
	}
	shf.r.wrap.b32 	%r827, %r826, %r825, 14;
	shf.r.wrap.b32 	%r828, %r825, %r826, 14;
	mov.b64 	%rd1284, {%r828, %r827};
	shf.r.wrap.b32 	%r829, %r826, %r825, 18;
	shf.r.wrap.b32 	%r830, %r825, %r826, 18;
	mov.b64 	%rd1285, {%r830, %r829};
	xor.b64  	%rd1286, %rd1284, %rd1285;
	shf.l.wrap.b32 	%r831, %r825, %r826, 23;
	shf.l.wrap.b32 	%r832, %r826, %r825, 23;
	mov.b64 	%rd1287, {%r832, %r831};
	xor.b64  	%rd1288, %rd1286, %rd1287;
	add.s64 	%rd1289, %rd1283, %rd1288;
	add.s64 	%rd1290, %rd1289, 5996557281743188959;
	add.s64 	%rd1291, %rd1290, %rd1154;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r833,%dummy}, %rd1265;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r834}, %rd1265;
	}
	shf.r.wrap.b32 	%r835, %r834, %r833, 28;
	shf.r.wrap.b32 	%r836, %r833, %r834, 28;
	mov.b64 	%rd1292, {%r836, %r835};
	shf.l.wrap.b32 	%r837, %r833, %r834, 30;
	shf.l.wrap.b32 	%r838, %r834, %r833, 30;
	mov.b64 	%rd1293, {%r838, %r837};
	xor.b64  	%rd1294, %rd1292, %rd1293;
	shf.l.wrap.b32 	%r839, %r833, %r834, 25;
	shf.l.wrap.b32 	%r840, %r834, %r833, 25;
	mov.b64 	%rd1295, {%r840, %r839};
	xor.b64  	%rd1296, %rd1294, %rd1295;
	and.b64  	%rd1297, %rd1265, %rd1228;
	or.b64  	%rd1298, %rd1265, %rd1228;
	and.b64  	%rd1299, %rd1298, %rd1191;
	or.b64  	%rd1300, %rd1299, %rd1297;
	add.s64 	%rd1301, %rd1300, %rd1296;
	add.s64 	%rd1302, %rd1301, %rd1290;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r841,%dummy}, %rd1241;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r842}, %rd1241;
	}
	shf.r.wrap.b32 	%r843, %r842, %r841, 19;
	shf.r.wrap.b32 	%r844, %r841, %r842, 19;
	mov.b64 	%rd1303, {%r844, %r843};
	shf.l.wrap.b32 	%r845, %r841, %r842, 3;
	shf.l.wrap.b32 	%r846, %r842, %r841, 3;
	mov.b64 	%rd1304, {%r846, %r845};
	xor.b64  	%rd1305, %rd1303, %rd1304;
	shr.u64 	%rd1306, %rd1241, 6;
	xor.b64  	%rd1307, %rd1305, %rd1306;
	shf.r.wrap.b32 	%r847, %r492, %r491, 1;
	shf.r.wrap.b32 	%r848, %r491, %r492, 1;
	mov.b64 	%rd1308, {%r848, %r847};
	shf.r.wrap.b32 	%r849, %r492, %r491, 8;
	shf.r.wrap.b32 	%r850, %r491, %r492, 8;
	mov.b64 	%rd1309, {%r850, %r849};
	xor.b64  	%rd1310, %rd1308, %rd1309;
	shr.u64 	%rd1311, %rd760, 7;
	xor.b64  	%rd1312, %rd1310, %rd1311;
	add.s64 	%rd1313, %rd1307, %rd723;
	add.s64 	%rd1314, %rd1313, %rd1056;
	add.s64 	%rd1315, %rd1314, %rd1312;
	add.s64 	%rd1316, %rd1315, %rd1180;
	xor.b64  	%rd1317, %rd1254, %rd1217;
	and.b64  	%rd1318, %rd1291, %rd1317;
	xor.b64  	%rd1319, %rd1318, %rd1217;
	add.s64 	%rd1320, %rd1316, %rd1319;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r851,%dummy}, %rd1291;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r852}, %rd1291;
	}
	shf.r.wrap.b32 	%r853, %r852, %r851, 14;
	shf.r.wrap.b32 	%r854, %r851, %r852, 14;
	mov.b64 	%rd1321, {%r854, %r853};
	shf.r.wrap.b32 	%r855, %r852, %r851, 18;
	shf.r.wrap.b32 	%r856, %r851, %r852, 18;
	mov.b64 	%rd1322, {%r856, %r855};
	xor.b64  	%rd1323, %rd1321, %rd1322;
	shf.l.wrap.b32 	%r857, %r851, %r852, 23;
	shf.l.wrap.b32 	%r858, %r852, %r851, 23;
	mov.b64 	%rd1324, {%r858, %r857};
	xor.b64  	%rd1325, %rd1323, %rd1324;
	add.s64 	%rd1326, %rd1320, %rd1325;
	add.s64 	%rd1327, %rd1326, 7280758554555802590;
	add.s64 	%rd1328, %rd1327, %rd1191;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r859,%dummy}, %rd1302;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r860}, %rd1302;
	}
	shf.r.wrap.b32 	%r861, %r860, %r859, 28;
	shf.r.wrap.b32 	%r862, %r859, %r860, 28;
	mov.b64 	%rd1329, {%r862, %r861};
	shf.l.wrap.b32 	%r863, %r859, %r860, 30;
	shf.l.wrap.b32 	%r864, %r860, %r859, 30;
	mov.b64 	%rd1330, {%r864, %r863};
	xor.b64  	%rd1331, %rd1329, %rd1330;
	shf.l.wrap.b32 	%r865, %r859, %r860, 25;
	shf.l.wrap.b32 	%r866, %r860, %r859, 25;
	mov.b64 	%rd1332, {%r866, %r865};
	xor.b64  	%rd1333, %rd1331, %rd1332;
	and.b64  	%rd1334, %rd1302, %rd1265;
	or.b64  	%rd1335, %rd1302, %rd1265;
	and.b64  	%rd1336, %rd1335, %rd1228;
	or.b64  	%rd1337, %rd1336, %rd1334;
	add.s64 	%rd1338, %rd1337, %rd1333;
	add.s64 	%rd1339, %rd1338, %rd1327;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r867,%dummy}, %rd1278;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r868}, %rd1278;
	}
	shf.r.wrap.b32 	%r869, %r868, %r867, 19;
	shf.r.wrap.b32 	%r870, %r867, %r868, 19;
	mov.b64 	%rd1340, {%r870, %r869};
	shf.l.wrap.b32 	%r871, %r867, %r868, 3;
	shf.l.wrap.b32 	%r872, %r868, %r867, 3;
	mov.b64 	%rd1341, {%r872, %r871};
	xor.b64  	%rd1342, %rd1340, %rd1341;
	shr.u64 	%rd1343, %rd1278, 6;
	xor.b64  	%rd1344, %rd1342, %rd1343;
	shf.r.wrap.b32 	%r873, %r520, %r519, 1;
	shf.r.wrap.b32 	%r874, %r519, %r520, 1;
	mov.b64 	%rd1345, {%r874, %r873};
	shf.r.wrap.b32 	%r875, %r520, %r519, 8;
	shf.r.wrap.b32 	%r876, %r519, %r520, 8;
	mov.b64 	%rd1346, {%r876, %r875};
	xor.b64  	%rd1347, %rd1345, %rd1346;
	shr.u64 	%rd1348, %rd797, 7;
	xor.b64  	%rd1349, %rd1347, %rd1348;
	add.s64 	%rd1350, %rd1344, %rd760;
	add.s64 	%rd1351, %rd1350, %rd1093;
	add.s64 	%rd1352, %rd1351, %rd1349;
	add.s64 	%rd1353, %rd1352, %rd1217;
	xor.b64  	%rd1354, %rd1291, %rd1254;
	and.b64  	%rd1355, %rd1328, %rd1354;
	xor.b64  	%rd1356, %rd1355, %rd1254;
	add.s64 	%rd1357, %rd1353, %rd1356;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r877,%dummy}, %rd1328;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r878}, %rd1328;
	}
	shf.r.wrap.b32 	%r879, %r878, %r877, 14;
	shf.r.wrap.b32 	%r880, %r877, %r878, 14;
	mov.b64 	%rd1358, {%r880, %r879};
	shf.r.wrap.b32 	%r881, %r878, %r877, 18;
	shf.r.wrap.b32 	%r882, %r877, %r878, 18;
	mov.b64 	%rd1359, {%r882, %r881};
	xor.b64  	%rd1360, %rd1358, %rd1359;
	shf.l.wrap.b32 	%r883, %r877, %r878, 23;
	shf.l.wrap.b32 	%r884, %r878, %r877, 23;
	mov.b64 	%rd1361, {%r884, %r883};
	xor.b64  	%rd1362, %rd1360, %rd1361;
	add.s64 	%rd1363, %rd1357, %rd1362;
	add.s64 	%rd1364, %rd1363, 8532644243296465576;
	add.s64 	%rd1365, %rd1364, %rd1228;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r885,%dummy}, %rd1339;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r886}, %rd1339;
	}
	shf.r.wrap.b32 	%r887, %r886, %r885, 28;
	shf.r.wrap.b32 	%r888, %r885, %r886, 28;
	mov.b64 	%rd1366, {%r888, %r887};
	shf.l.wrap.b32 	%r889, %r885, %r886, 30;
	shf.l.wrap.b32 	%r890, %r886, %r885, 30;
	mov.b64 	%rd1367, {%r890, %r889};
	xor.b64  	%rd1368, %rd1366, %rd1367;
	shf.l.wrap.b32 	%r891, %r885, %r886, 25;
	shf.l.wrap.b32 	%r892, %r886, %r885, 25;
	mov.b64 	%rd1369, {%r892, %r891};
	xor.b64  	%rd1370, %rd1368, %rd1369;
	and.b64  	%rd1371, %rd1339, %rd1302;
	or.b64  	%rd1372, %rd1339, %rd1302;
	and.b64  	%rd1373, %rd1372, %rd1265;
	or.b64  	%rd1374, %rd1373, %rd1371;
	add.s64 	%rd1375, %rd1374, %rd1370;
	add.s64 	%rd1376, %rd1375, %rd1364;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r893,%dummy}, %rd1315;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r894}, %rd1315;
	}
	shf.r.wrap.b32 	%r895, %r894, %r893, 19;
	shf.r.wrap.b32 	%r896, %r893, %r894, 19;
	mov.b64 	%rd1377, {%r896, %r895};
	shf.l.wrap.b32 	%r897, %r893, %r894, 3;
	shf.l.wrap.b32 	%r898, %r894, %r893, 3;
	mov.b64 	%rd1378, {%r898, %r897};
	xor.b64  	%rd1379, %rd1377, %rd1378;
	shr.u64 	%rd1380, %rd1315, 6;
	xor.b64  	%rd1381, %rd1379, %rd1380;
	shf.r.wrap.b32 	%r899, %r548, %r547, 1;
	shf.r.wrap.b32 	%r900, %r547, %r548, 1;
	mov.b64 	%rd1382, {%r900, %r899};
	shf.r.wrap.b32 	%r901, %r548, %r547, 8;
	shf.r.wrap.b32 	%r902, %r547, %r548, 8;
	mov.b64 	%rd1383, {%r902, %r901};
	xor.b64  	%rd1384, %rd1382, %rd1383;
	shr.u64 	%rd1385, %rd834, 7;
	xor.b64  	%rd1386, %rd1384, %rd1385;
	add.s64 	%rd1387, %rd1381, %rd797;
	add.s64 	%rd1388, %rd1387, %rd1130;
	add.s64 	%rd1389, %rd1388, %rd1386;
	add.s64 	%rd1390, %rd1389, %rd1254;
	xor.b64  	%rd1391, %rd1328, %rd1291;
	and.b64  	%rd1392, %rd1365, %rd1391;
	xor.b64  	%rd1393, %rd1392, %rd1291;
	add.s64 	%rd1394, %rd1390, %rd1393;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r903,%dummy}, %rd1365;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r904}, %rd1365;
	}
	shf.r.wrap.b32 	%r905, %r904, %r903, 14;
	shf.r.wrap.b32 	%r906, %r903, %r904, 14;
	mov.b64 	%rd1395, {%r906, %r905};
	shf.r.wrap.b32 	%r907, %r904, %r903, 18;
	shf.r.wrap.b32 	%r908, %r903, %r904, 18;
	mov.b64 	%rd1396, {%r908, %r907};
	xor.b64  	%rd1397, %rd1395, %rd1396;
	shf.l.wrap.b32 	%r909, %r903, %r904, 23;
	shf.l.wrap.b32 	%r910, %r904, %r903, 23;
	mov.b64 	%rd1398, {%r910, %r909};
	xor.b64  	%rd1399, %rd1397, %rd1398;
	add.s64 	%rd1400, %rd1394, %rd1399;
	add.s64 	%rd1401, %rd1400, -9096487096722542874;
	add.s64 	%rd1402, %rd1401, %rd1265;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r911,%dummy}, %rd1376;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r912}, %rd1376;
	}
	shf.r.wrap.b32 	%r913, %r912, %r911, 28;
	shf.r.wrap.b32 	%r914, %r911, %r912, 28;
	mov.b64 	%rd1403, {%r914, %r913};
	shf.l.wrap.b32 	%r915, %r911, %r912, 30;
	shf.l.wrap.b32 	%r916, %r912, %r911, 30;
	mov.b64 	%rd1404, {%r916, %r915};
	xor.b64  	%rd1405, %rd1403, %rd1404;
	shf.l.wrap.b32 	%r917, %r911, %r912, 25;
	shf.l.wrap.b32 	%r918, %r912, %r911, 25;
	mov.b64 	%rd1406, {%r918, %r917};
	xor.b64  	%rd1407, %rd1405, %rd1406;
	and.b64  	%rd1408, %rd1376, %rd1339;
	or.b64  	%rd1409, %rd1376, %rd1339;
	and.b64  	%rd1410, %rd1409, %rd1302;
	or.b64  	%rd1411, %rd1410, %rd1408;
	add.s64 	%rd1412, %rd1411, %rd1407;
	add.s64 	%rd1413, %rd1412, %rd1401;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r919,%dummy}, %rd1352;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r920}, %rd1352;
	}
	shf.r.wrap.b32 	%r921, %r920, %r919, 19;
	shf.r.wrap.b32 	%r922, %r919, %r920, 19;
	mov.b64 	%rd1414, {%r922, %r921};
	shf.l.wrap.b32 	%r923, %r919, %r920, 3;
	shf.l.wrap.b32 	%r924, %r920, %r919, 3;
	mov.b64 	%rd1415, {%r924, %r923};
	xor.b64  	%rd1416, %rd1414, %rd1415;
	shr.u64 	%rd1417, %rd1352, 6;
	xor.b64  	%rd1418, %rd1416, %rd1417;
	shf.r.wrap.b32 	%r925, %r576, %r575, 1;
	shf.r.wrap.b32 	%r926, %r575, %r576, 1;
	mov.b64 	%rd1419, {%r926, %r925};
	shf.r.wrap.b32 	%r927, %r576, %r575, 8;
	shf.r.wrap.b32 	%r928, %r575, %r576, 8;
	mov.b64 	%rd1420, {%r928, %r927};
	xor.b64  	%rd1421, %rd1419, %rd1420;
	shr.u64 	%rd1422, %rd871, 7;
	xor.b64  	%rd1423, %rd1421, %rd1422;
	add.s64 	%rd1424, %rd1418, %rd834;
	add.s64 	%rd1425, %rd1424, %rd1167;
	add.s64 	%rd1426, %rd1425, %rd1423;
	add.s64 	%rd1427, %rd1426, %rd1291;
	xor.b64  	%rd1428, %rd1365, %rd1328;
	and.b64  	%rd1429, %rd1402, %rd1428;
	xor.b64  	%rd1430, %rd1429, %rd1328;
	add.s64 	%rd1431, %rd1427, %rd1430;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r929,%dummy}, %rd1402;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r930}, %rd1402;
	}
	shf.r.wrap.b32 	%r931, %r930, %r929, 14;
	shf.r.wrap.b32 	%r932, %r929, %r930, 14;
	mov.b64 	%rd1432, {%r932, %r931};
	shf.r.wrap.b32 	%r933, %r930, %r929, 18;
	shf.r.wrap.b32 	%r934, %r929, %r930, 18;
	mov.b64 	%rd1433, {%r934, %r933};
	xor.b64  	%rd1434, %rd1432, %rd1433;
	shf.l.wrap.b32 	%r935, %r929, %r930, 23;
	shf.l.wrap.b32 	%r936, %r930, %r929, 23;
	mov.b64 	%rd1435, {%r936, %r935};
	xor.b64  	%rd1436, %rd1434, %rd1435;
	add.s64 	%rd1437, %rd1431, %rd1436;
	add.s64 	%rd1438, %rd1437, -7894198246740708037;
	add.s64 	%rd1439, %rd1438, %rd1302;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r937,%dummy}, %rd1413;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r938}, %rd1413;
	}
	shf.r.wrap.b32 	%r939, %r938, %r937, 28;
	shf.r.wrap.b32 	%r940, %r937, %r938, 28;
	mov.b64 	%rd1440, {%r940, %r939};
	shf.l.wrap.b32 	%r941, %r937, %r938, 30;
	shf.l.wrap.b32 	%r942, %r938, %r937, 30;
	mov.b64 	%rd1441, {%r942, %r941};
	xor.b64  	%rd1442, %rd1440, %rd1441;
	shf.l.wrap.b32 	%r943, %r937, %r938, 25;
	shf.l.wrap.b32 	%r944, %r938, %r937, 25;
	mov.b64 	%rd1443, {%r944, %r943};
	xor.b64  	%rd1444, %rd1442, %rd1443;
	and.b64  	%rd1445, %rd1413, %rd1376;
	or.b64  	%rd1446, %rd1413, %rd1376;
	and.b64  	%rd1447, %rd1446, %rd1339;
	or.b64  	%rd1448, %rd1447, %rd1445;
	add.s64 	%rd1449, %rd1448, %rd1444;
	add.s64 	%rd1450, %rd1449, %rd1438;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r945,%dummy}, %rd1389;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r946}, %rd1389;
	}
	shf.r.wrap.b32 	%r947, %r946, %r945, 19;
	shf.r.wrap.b32 	%r948, %r945, %r946, 19;
	mov.b64 	%rd1451, {%r948, %r947};
	shf.l.wrap.b32 	%r949, %r945, %r946, 3;
	shf.l.wrap.b32 	%r950, %r946, %r945, 3;
	mov.b64 	%rd1452, {%r950, %r949};
	xor.b64  	%rd1453, %rd1451, %rd1452;
	shr.u64 	%rd1454, %rd1389, 6;
	xor.b64  	%rd1455, %rd1453, %rd1454;
	shf.r.wrap.b32 	%r951, %r604, %r603, 1;
	shf.r.wrap.b32 	%r952, %r603, %r604, 1;
	mov.b64 	%rd1456, {%r952, %r951};
	shf.r.wrap.b32 	%r953, %r604, %r603, 8;
	shf.r.wrap.b32 	%r954, %r603, %r604, 8;
	mov.b64 	%rd1457, {%r954, %r953};
	xor.b64  	%rd1458, %rd1456, %rd1457;
	shr.u64 	%rd1459, %rd908, 7;
	xor.b64  	%rd1460, %rd1458, %rd1459;
	add.s64 	%rd1461, %rd1455, %rd871;
	add.s64 	%rd1462, %rd1461, %rd1204;
	add.s64 	%rd1463, %rd1462, %rd1460;
	add.s64 	%rd1464, %rd1463, %rd1328;
	xor.b64  	%rd1465, %rd1402, %rd1365;
	and.b64  	%rd1466, %rd1439, %rd1465;
	xor.b64  	%rd1467, %rd1466, %rd1365;
	add.s64 	%rd1468, %rd1464, %rd1467;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r955,%dummy}, %rd1439;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r956}, %rd1439;
	}
	shf.r.wrap.b32 	%r957, %r956, %r955, 14;
	shf.r.wrap.b32 	%r958, %r955, %r956, 14;
	mov.b64 	%rd1469, {%r958, %r957};
	shf.r.wrap.b32 	%r959, %r956, %r955, 18;
	shf.r.wrap.b32 	%r960, %r955, %r956, 18;
	mov.b64 	%rd1470, {%r960, %r959};
	xor.b64  	%rd1471, %rd1469, %rd1470;
	shf.l.wrap.b32 	%r961, %r955, %r956, 23;
	shf.l.wrap.b32 	%r962, %r956, %r955, 23;
	mov.b64 	%rd1472, {%r962, %r961};
	xor.b64  	%rd1473, %rd1471, %rd1472;
	add.s64 	%rd1474, %rd1468, %rd1473;
	add.s64 	%rd1475, %rd1474, -6719396339535248540;
	add.s64 	%rd1476, %rd1475, %rd1339;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r963,%dummy}, %rd1450;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r964}, %rd1450;
	}
	shf.r.wrap.b32 	%r965, %r964, %r963, 28;
	shf.r.wrap.b32 	%r966, %r963, %r964, 28;
	mov.b64 	%rd1477, {%r966, %r965};
	shf.l.wrap.b32 	%r967, %r963, %r964, 30;
	shf.l.wrap.b32 	%r968, %r964, %r963, 30;
	mov.b64 	%rd1478, {%r968, %r967};
	xor.b64  	%rd1479, %rd1477, %rd1478;
	shf.l.wrap.b32 	%r969, %r963, %r964, 25;
	shf.l.wrap.b32 	%r970, %r964, %r963, 25;
	mov.b64 	%rd1480, {%r970, %r969};
	xor.b64  	%rd1481, %rd1479, %rd1480;
	and.b64  	%rd1482, %rd1450, %rd1413;
	or.b64  	%rd1483, %rd1450, %rd1413;
	and.b64  	%rd1484, %rd1483, %rd1376;
	or.b64  	%rd1485, %rd1484, %rd1482;
	add.s64 	%rd1486, %rd1485, %rd1481;
	add.s64 	%rd1487, %rd1486, %rd1475;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r971,%dummy}, %rd1426;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r972}, %rd1426;
	}
	shf.r.wrap.b32 	%r973, %r972, %r971, 19;
	shf.r.wrap.b32 	%r974, %r971, %r972, 19;
	mov.b64 	%rd1488, {%r974, %r973};
	shf.l.wrap.b32 	%r975, %r971, %r972, 3;
	shf.l.wrap.b32 	%r976, %r972, %r971, 3;
	mov.b64 	%rd1489, {%r976, %r975};
	xor.b64  	%rd1490, %rd1488, %rd1489;
	shr.u64 	%rd1491, %rd1426, 6;
	xor.b64  	%rd1492, %rd1490, %rd1491;
	shf.r.wrap.b32 	%r977, %r632, %r631, 1;
	shf.r.wrap.b32 	%r978, %r631, %r632, 1;
	mov.b64 	%rd1493, {%r978, %r977};
	shf.r.wrap.b32 	%r979, %r632, %r631, 8;
	shf.r.wrap.b32 	%r980, %r631, %r632, 8;
	mov.b64 	%rd1494, {%r980, %r979};
	xor.b64  	%rd1495, %rd1493, %rd1494;
	shr.u64 	%rd1496, %rd945, 7;
	xor.b64  	%rd1497, %rd1495, %rd1496;
	add.s64 	%rd1498, %rd1492, %rd908;
	add.s64 	%rd1499, %rd1498, %rd1241;
	add.s64 	%rd1500, %rd1499, %rd1497;
	add.s64 	%rd1501, %rd1500, %rd1365;
	xor.b64  	%rd1502, %rd1439, %rd1402;
	and.b64  	%rd1503, %rd1476, %rd1502;
	xor.b64  	%rd1504, %rd1503, %rd1402;
	add.s64 	%rd1505, %rd1501, %rd1504;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r981,%dummy}, %rd1476;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r982}, %rd1476;
	}
	shf.r.wrap.b32 	%r983, %r982, %r981, 14;
	shf.r.wrap.b32 	%r984, %r981, %r982, 14;
	mov.b64 	%rd1506, {%r984, %r983};
	shf.r.wrap.b32 	%r985, %r982, %r981, 18;
	shf.r.wrap.b32 	%r986, %r981, %r982, 18;
	mov.b64 	%rd1507, {%r986, %r985};
	xor.b64  	%rd1508, %rd1506, %rd1507;
	shf.l.wrap.b32 	%r987, %r981, %r982, 23;
	shf.l.wrap.b32 	%r988, %r982, %r981, 23;
	mov.b64 	%rd1509, {%r988, %r987};
	xor.b64  	%rd1510, %rd1508, %rd1509;
	add.s64 	%rd1511, %rd1505, %rd1510;
	add.s64 	%rd1512, %rd1511, -6333637450476146687;
	add.s64 	%rd1513, %rd1512, %rd1376;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r989,%dummy}, %rd1487;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r990}, %rd1487;
	}
	shf.r.wrap.b32 	%r991, %r990, %r989, 28;
	shf.r.wrap.b32 	%r992, %r989, %r990, 28;
	mov.b64 	%rd1514, {%r992, %r991};
	shf.l.wrap.b32 	%r993, %r989, %r990, 30;
	shf.l.wrap.b32 	%r994, %r990, %r989, 30;
	mov.b64 	%rd1515, {%r994, %r993};
	xor.b64  	%rd1516, %rd1514, %rd1515;
	shf.l.wrap.b32 	%r995, %r989, %r990, 25;
	shf.l.wrap.b32 	%r996, %r990, %r989, 25;
	mov.b64 	%rd1517, {%r996, %r995};
	xor.b64  	%rd1518, %rd1516, %rd1517;
	and.b64  	%rd1519, %rd1487, %rd1450;
	or.b64  	%rd1520, %rd1487, %rd1450;
	and.b64  	%rd1521, %rd1520, %rd1413;
	or.b64  	%rd1522, %rd1521, %rd1519;
	add.s64 	%rd1523, %rd1522, %rd1518;
	add.s64 	%rd1524, %rd1523, %rd1512;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r997,%dummy}, %rd1463;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r998}, %rd1463;
	}
	shf.r.wrap.b32 	%r999, %r998, %r997, 19;
	shf.r.wrap.b32 	%r1000, %r997, %r998, 19;
	mov.b64 	%rd1525, {%r1000, %r999};
	shf.l.wrap.b32 	%r1001, %r997, %r998, 3;
	shf.l.wrap.b32 	%r1002, %r998, %r997, 3;
	mov.b64 	%rd1526, {%r1002, %r1001};
	xor.b64  	%rd1527, %rd1525, %rd1526;
	shr.u64 	%rd1528, %rd1463, 6;
	xor.b64  	%rd1529, %rd1527, %rd1528;
	shf.r.wrap.b32 	%r1003, %r660, %r659, 1;
	shf.r.wrap.b32 	%r1004, %r659, %r660, 1;
	mov.b64 	%rd1530, {%r1004, %r1003};
	shf.r.wrap.b32 	%r1005, %r660, %r659, 8;
	shf.r.wrap.b32 	%r1006, %r659, %r660, 8;
	mov.b64 	%rd1531, {%r1006, %r1005};
	xor.b64  	%rd1532, %rd1530, %rd1531;
	shr.u64 	%rd1533, %rd982, 7;
	xor.b64  	%rd1534, %rd1532, %rd1533;
	add.s64 	%rd1535, %rd1529, %rd945;
	add.s64 	%rd1536, %rd1535, %rd1278;
	add.s64 	%rd1537, %rd1536, %rd1534;
	add.s64 	%rd1538, %rd1537, %rd1402;
	xor.b64  	%rd1539, %rd1476, %rd1439;
	and.b64  	%rd1540, %rd1513, %rd1539;
	xor.b64  	%rd1541, %rd1540, %rd1439;
	add.s64 	%rd1542, %rd1538, %rd1541;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1007,%dummy}, %rd1513;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1008}, %rd1513;
	}
	shf.r.wrap.b32 	%r1009, %r1008, %r1007, 14;
	shf.r.wrap.b32 	%r1010, %r1007, %r1008, 14;
	mov.b64 	%rd1543, {%r1010, %r1009};
	shf.r.wrap.b32 	%r1011, %r1008, %r1007, 18;
	shf.r.wrap.b32 	%r1012, %r1007, %r1008, 18;
	mov.b64 	%rd1544, {%r1012, %r1011};
	xor.b64  	%rd1545, %rd1543, %rd1544;
	shf.l.wrap.b32 	%r1013, %r1007, %r1008, 23;
	shf.l.wrap.b32 	%r1014, %r1008, %r1007, 23;
	mov.b64 	%rd1546, {%r1014, %r1013};
	xor.b64  	%rd1547, %rd1545, %rd1546;
	add.s64 	%rd1548, %rd1542, %rd1547;
	add.s64 	%rd1549, %rd1548, -4446306890439682159;
	add.s64 	%rd1550, %rd1549, %rd1413;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1015,%dummy}, %rd1524;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1016}, %rd1524;
	}
	shf.r.wrap.b32 	%r1017, %r1016, %r1015, 28;
	shf.r.wrap.b32 	%r1018, %r1015, %r1016, 28;
	mov.b64 	%rd1551, {%r1018, %r1017};
	shf.l.wrap.b32 	%r1019, %r1015, %r1016, 30;
	shf.l.wrap.b32 	%r1020, %r1016, %r1015, 30;
	mov.b64 	%rd1552, {%r1020, %r1019};
	xor.b64  	%rd1553, %rd1551, %rd1552;
	shf.l.wrap.b32 	%r1021, %r1015, %r1016, 25;
	shf.l.wrap.b32 	%r1022, %r1016, %r1015, 25;
	mov.b64 	%rd1554, {%r1022, %r1021};
	xor.b64  	%rd1555, %rd1553, %rd1554;
	and.b64  	%rd1556, %rd1524, %rd1487;
	or.b64  	%rd1557, %rd1524, %rd1487;
	and.b64  	%rd1558, %rd1557, %rd1450;
	or.b64  	%rd1559, %rd1558, %rd1556;
	add.s64 	%rd1560, %rd1559, %rd1555;
	add.s64 	%rd1561, %rd1560, %rd1549;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1023,%dummy}, %rd1500;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1024}, %rd1500;
	}
	shf.r.wrap.b32 	%r1025, %r1024, %r1023, 19;
	shf.r.wrap.b32 	%r1026, %r1023, %r1024, 19;
	mov.b64 	%rd1562, {%r1026, %r1025};
	shf.l.wrap.b32 	%r1027, %r1023, %r1024, 3;
	shf.l.wrap.b32 	%r1028, %r1024, %r1023, 3;
	mov.b64 	%rd1563, {%r1028, %r1027};
	xor.b64  	%rd1564, %rd1562, %rd1563;
	shr.u64 	%rd1565, %rd1500, 6;
	xor.b64  	%rd1566, %rd1564, %rd1565;
	shf.r.wrap.b32 	%r1029, %r686, %r685, 1;
	shf.r.wrap.b32 	%r1030, %r685, %r686, 1;
	mov.b64 	%rd1567, {%r1030, %r1029};
	shf.r.wrap.b32 	%r1031, %r686, %r685, 8;
	shf.r.wrap.b32 	%r1032, %r685, %r686, 8;
	mov.b64 	%rd1568, {%r1032, %r1031};
	xor.b64  	%rd1569, %rd1567, %rd1568;
	shr.u64 	%rd1570, %rd1019, 7;
	xor.b64  	%rd1571, %rd1569, %rd1570;
	add.s64 	%rd1572, %rd1566, %rd982;
	add.s64 	%rd1573, %rd1572, %rd1315;
	add.s64 	%rd1574, %rd1573, %rd1571;
	add.s64 	%rd1575, %rd1574, %rd1439;
	xor.b64  	%rd1576, %rd1513, %rd1476;
	and.b64  	%rd1577, %rd1550, %rd1576;
	xor.b64  	%rd1578, %rd1577, %rd1476;
	add.s64 	%rd1579, %rd1575, %rd1578;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1033,%dummy}, %rd1550;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1034}, %rd1550;
	}
	shf.r.wrap.b32 	%r1035, %r1034, %r1033, 14;
	shf.r.wrap.b32 	%r1036, %r1033, %r1034, 14;
	mov.b64 	%rd1580, {%r1036, %r1035};
	shf.r.wrap.b32 	%r1037, %r1034, %r1033, 18;
	shf.r.wrap.b32 	%r1038, %r1033, %r1034, 18;
	mov.b64 	%rd1581, {%r1038, %r1037};
	xor.b64  	%rd1582, %rd1580, %rd1581;
	shf.l.wrap.b32 	%r1039, %r1033, %r1034, 23;
	shf.l.wrap.b32 	%r1040, %r1034, %r1033, 23;
	mov.b64 	%rd1583, {%r1040, %r1039};
	xor.b64  	%rd1584, %rd1582, %rd1583;
	add.s64 	%rd1585, %rd1579, %rd1584;
	add.s64 	%rd1586, %rd1585, -4076793802049405392;
	add.s64 	%rd1587, %rd1586, %rd1450;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1041,%dummy}, %rd1561;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1042}, %rd1561;
	}
	shf.r.wrap.b32 	%r1043, %r1042, %r1041, 28;
	shf.r.wrap.b32 	%r1044, %r1041, %r1042, 28;
	mov.b64 	%rd1588, {%r1044, %r1043};
	shf.l.wrap.b32 	%r1045, %r1041, %r1042, 30;
	shf.l.wrap.b32 	%r1046, %r1042, %r1041, 30;
	mov.b64 	%rd1589, {%r1046, %r1045};
	xor.b64  	%rd1590, %rd1588, %rd1589;
	shf.l.wrap.b32 	%r1047, %r1041, %r1042, 25;
	shf.l.wrap.b32 	%r1048, %r1042, %r1041, 25;
	mov.b64 	%rd1591, {%r1048, %r1047};
	xor.b64  	%rd1592, %rd1590, %rd1591;
	and.b64  	%rd1593, %rd1561, %rd1524;
	or.b64  	%rd1594, %rd1561, %rd1524;
	and.b64  	%rd1595, %rd1594, %rd1487;
	or.b64  	%rd1596, %rd1595, %rd1593;
	add.s64 	%rd1597, %rd1596, %rd1592;
	add.s64 	%rd1598, %rd1597, %rd1586;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1049,%dummy}, %rd1537;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1050}, %rd1537;
	}
	shf.r.wrap.b32 	%r1051, %r1050, %r1049, 19;
	shf.r.wrap.b32 	%r1052, %r1049, %r1050, 19;
	mov.b64 	%rd1599, {%r1052, %r1051};
	shf.l.wrap.b32 	%r1053, %r1049, %r1050, 3;
	shf.l.wrap.b32 	%r1054, %r1050, %r1049, 3;
	mov.b64 	%rd1600, {%r1054, %r1053};
	xor.b64  	%rd1601, %rd1599, %rd1600;
	shr.u64 	%rd1602, %rd1537, 6;
	xor.b64  	%rd1603, %rd1601, %rd1602;
	shf.r.wrap.b32 	%r1055, %r712, %r711, 1;
	shf.r.wrap.b32 	%r1056, %r711, %r712, 1;
	mov.b64 	%rd1604, {%r1056, %r1055};
	shf.r.wrap.b32 	%r1057, %r712, %r711, 8;
	shf.r.wrap.b32 	%r1058, %r711, %r712, 8;
	mov.b64 	%rd1605, {%r1058, %r1057};
	xor.b64  	%rd1606, %rd1604, %rd1605;
	shr.u64 	%rd1607, %rd1056, 7;
	xor.b64  	%rd1608, %rd1606, %rd1607;
	add.s64 	%rd1609, %rd1603, %rd1019;
	add.s64 	%rd1610, %rd1609, %rd1352;
	add.s64 	%rd1611, %rd1610, %rd1608;
	add.s64 	%rd1612, %rd1611, %rd1476;
	xor.b64  	%rd1613, %rd1550, %rd1513;
	and.b64  	%rd1614, %rd1587, %rd1613;
	xor.b64  	%rd1615, %rd1614, %rd1513;
	add.s64 	%rd1616, %rd1612, %rd1615;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1059,%dummy}, %rd1587;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1060}, %rd1587;
	}
	shf.r.wrap.b32 	%r1061, %r1060, %r1059, 14;
	shf.r.wrap.b32 	%r1062, %r1059, %r1060, 14;
	mov.b64 	%rd1617, {%r1062, %r1061};
	shf.r.wrap.b32 	%r1063, %r1060, %r1059, 18;
	shf.r.wrap.b32 	%r1064, %r1059, %r1060, 18;
	mov.b64 	%rd1618, {%r1064, %r1063};
	xor.b64  	%rd1619, %rd1617, %rd1618;
	shf.l.wrap.b32 	%r1065, %r1059, %r1060, 23;
	shf.l.wrap.b32 	%r1066, %r1060, %r1059, 23;
	mov.b64 	%rd1620, {%r1066, %r1065};
	xor.b64  	%rd1621, %rd1619, %rd1620;
	add.s64 	%rd1622, %rd1616, %rd1621;
	add.s64 	%rd1623, %rd1622, -3345356375505022440;
	add.s64 	%rd1624, %rd1623, %rd1487;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1067,%dummy}, %rd1598;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1068}, %rd1598;
	}
	shf.r.wrap.b32 	%r1069, %r1068, %r1067, 28;
	shf.r.wrap.b32 	%r1070, %r1067, %r1068, 28;
	mov.b64 	%rd1625, {%r1070, %r1069};
	shf.l.wrap.b32 	%r1071, %r1067, %r1068, 30;
	shf.l.wrap.b32 	%r1072, %r1068, %r1067, 30;
	mov.b64 	%rd1626, {%r1072, %r1071};
	xor.b64  	%rd1627, %rd1625, %rd1626;
	shf.l.wrap.b32 	%r1073, %r1067, %r1068, 25;
	shf.l.wrap.b32 	%r1074, %r1068, %r1067, 25;
	mov.b64 	%rd1628, {%r1074, %r1073};
	xor.b64  	%rd1629, %rd1627, %rd1628;
	and.b64  	%rd1630, %rd1598, %rd1561;
	or.b64  	%rd1631, %rd1598, %rd1561;
	and.b64  	%rd1632, %rd1631, %rd1524;
	or.b64  	%rd1633, %rd1632, %rd1630;
	add.s64 	%rd1634, %rd1633, %rd1629;
	add.s64 	%rd1635, %rd1634, %rd1623;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1075,%dummy}, %rd1574;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1076}, %rd1574;
	}
	shf.r.wrap.b32 	%r1077, %r1076, %r1075, 19;
	shf.r.wrap.b32 	%r1078, %r1075, %r1076, 19;
	mov.b64 	%rd1636, {%r1078, %r1077};
	shf.l.wrap.b32 	%r1079, %r1075, %r1076, 3;
	shf.l.wrap.b32 	%r1080, %r1076, %r1075, 3;
	mov.b64 	%rd1637, {%r1080, %r1079};
	xor.b64  	%rd1638, %rd1636, %rd1637;
	shr.u64 	%rd1639, %rd1574, 6;
	xor.b64  	%rd1640, %rd1638, %rd1639;
	shf.r.wrap.b32 	%r1081, %r738, %r737, 1;
	shf.r.wrap.b32 	%r1082, %r737, %r738, 1;
	mov.b64 	%rd1641, {%r1082, %r1081};
	shf.r.wrap.b32 	%r1083, %r738, %r737, 8;
	shf.r.wrap.b32 	%r1084, %r737, %r738, 8;
	mov.b64 	%rd1642, {%r1084, %r1083};
	xor.b64  	%rd1643, %rd1641, %rd1642;
	shr.u64 	%rd1644, %rd1093, 7;
	xor.b64  	%rd1645, %rd1643, %rd1644;
	add.s64 	%rd1646, %rd1640, %rd1056;
	add.s64 	%rd1647, %rd1646, %rd1389;
	add.s64 	%rd1648, %rd1647, %rd1645;
	add.s64 	%rd1649, %rd1648, %rd1513;
	xor.b64  	%rd1650, %rd1587, %rd1550;
	and.b64  	%rd1651, %rd1624, %rd1650;
	xor.b64  	%rd1652, %rd1651, %rd1550;
	add.s64 	%rd1653, %rd1649, %rd1652;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1085,%dummy}, %rd1624;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1086}, %rd1624;
	}
	shf.r.wrap.b32 	%r1087, %r1086, %r1085, 14;
	shf.r.wrap.b32 	%r1088, %r1085, %r1086, 14;
	mov.b64 	%rd1654, {%r1088, %r1087};
	shf.r.wrap.b32 	%r1089, %r1086, %r1085, 18;
	shf.r.wrap.b32 	%r1090, %r1085, %r1086, 18;
	mov.b64 	%rd1655, {%r1090, %r1089};
	xor.b64  	%rd1656, %rd1654, %rd1655;
	shf.l.wrap.b32 	%r1091, %r1085, %r1086, 23;
	shf.l.wrap.b32 	%r1092, %r1086, %r1085, 23;
	mov.b64 	%rd1657, {%r1092, %r1091};
	xor.b64  	%rd1658, %rd1656, %rd1657;
	add.s64 	%rd1659, %rd1653, %rd1658;
	add.s64 	%rd1660, %rd1659, -2983346525034927856;
	add.s64 	%rd1661, %rd1660, %rd1524;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1093,%dummy}, %rd1635;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1094}, %rd1635;
	}
	shf.r.wrap.b32 	%r1095, %r1094, %r1093, 28;
	shf.r.wrap.b32 	%r1096, %r1093, %r1094, 28;
	mov.b64 	%rd1662, {%r1096, %r1095};
	shf.l.wrap.b32 	%r1097, %r1093, %r1094, 30;
	shf.l.wrap.b32 	%r1098, %r1094, %r1093, 30;
	mov.b64 	%rd1663, {%r1098, %r1097};
	xor.b64  	%rd1664, %rd1662, %rd1663;
	shf.l.wrap.b32 	%r1099, %r1093, %r1094, 25;
	shf.l.wrap.b32 	%r1100, %r1094, %r1093, 25;
	mov.b64 	%rd1665, {%r1100, %r1099};
	xor.b64  	%rd1666, %rd1664, %rd1665;
	and.b64  	%rd1667, %rd1635, %rd1598;
	or.b64  	%rd1668, %rd1635, %rd1598;
	and.b64  	%rd1669, %rd1668, %rd1561;
	or.b64  	%rd1670, %rd1669, %rd1667;
	add.s64 	%rd1671, %rd1670, %rd1666;
	add.s64 	%rd1672, %rd1671, %rd1660;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1101,%dummy}, %rd1611;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1102}, %rd1611;
	}
	shf.r.wrap.b32 	%r1103, %r1102, %r1101, 19;
	shf.r.wrap.b32 	%r1104, %r1101, %r1102, 19;
	mov.b64 	%rd1673, {%r1104, %r1103};
	shf.l.wrap.b32 	%r1105, %r1101, %r1102, 3;
	shf.l.wrap.b32 	%r1106, %r1102, %r1101, 3;
	mov.b64 	%rd1674, {%r1106, %r1105};
	xor.b64  	%rd1675, %rd1673, %rd1674;
	shr.u64 	%rd1676, %rd1611, 6;
	xor.b64  	%rd1677, %rd1675, %rd1676;
	shf.r.wrap.b32 	%r1107, %r764, %r763, 1;
	shf.r.wrap.b32 	%r1108, %r763, %r764, 1;
	mov.b64 	%rd1678, {%r1108, %r1107};
	shf.r.wrap.b32 	%r1109, %r764, %r763, 8;
	shf.r.wrap.b32 	%r1110, %r763, %r764, 8;
	mov.b64 	%rd1679, {%r1110, %r1109};
	xor.b64  	%rd1680, %rd1678, %rd1679;
	shr.u64 	%rd1681, %rd1130, 7;
	xor.b64  	%rd1682, %rd1680, %rd1681;
	add.s64 	%rd1683, %rd1677, %rd1093;
	add.s64 	%rd1684, %rd1683, %rd1426;
	add.s64 	%rd1685, %rd1684, %rd1682;
	add.s64 	%rd1686, %rd1685, %rd1550;
	xor.b64  	%rd1687, %rd1624, %rd1587;
	and.b64  	%rd1688, %rd1661, %rd1687;
	xor.b64  	%rd1689, %rd1688, %rd1587;
	add.s64 	%rd1690, %rd1686, %rd1689;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1111,%dummy}, %rd1661;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1112}, %rd1661;
	}
	shf.r.wrap.b32 	%r1113, %r1112, %r1111, 14;
	shf.r.wrap.b32 	%r1114, %r1111, %r1112, 14;
	mov.b64 	%rd1691, {%r1114, %r1113};
	shf.r.wrap.b32 	%r1115, %r1112, %r1111, 18;
	shf.r.wrap.b32 	%r1116, %r1111, %r1112, 18;
	mov.b64 	%rd1692, {%r1116, %r1115};
	xor.b64  	%rd1693, %rd1691, %rd1692;
	shf.l.wrap.b32 	%r1117, %r1111, %r1112, 23;
	shf.l.wrap.b32 	%r1118, %r1112, %r1111, 23;
	mov.b64 	%rd1694, {%r1118, %r1117};
	xor.b64  	%rd1695, %rd1693, %rd1694;
	add.s64 	%rd1696, %rd1690, %rd1695;
	add.s64 	%rd1697, %rd1696, -860691631967231958;
	add.s64 	%rd1698, %rd1697, %rd1561;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1119,%dummy}, %rd1672;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1120}, %rd1672;
	}
	shf.r.wrap.b32 	%r1121, %r1120, %r1119, 28;
	shf.r.wrap.b32 	%r1122, %r1119, %r1120, 28;
	mov.b64 	%rd1699, {%r1122, %r1121};
	shf.l.wrap.b32 	%r1123, %r1119, %r1120, 30;
	shf.l.wrap.b32 	%r1124, %r1120, %r1119, 30;
	mov.b64 	%rd1700, {%r1124, %r1123};
	xor.b64  	%rd1701, %rd1699, %rd1700;
	shf.l.wrap.b32 	%r1125, %r1119, %r1120, 25;
	shf.l.wrap.b32 	%r1126, %r1120, %r1119, 25;
	mov.b64 	%rd1702, {%r1126, %r1125};
	xor.b64  	%rd1703, %rd1701, %rd1702;
	and.b64  	%rd1704, %rd1672, %rd1635;
	or.b64  	%rd1705, %rd1672, %rd1635;
	and.b64  	%rd1706, %rd1705, %rd1598;
	or.b64  	%rd1707, %rd1706, %rd1704;
	add.s64 	%rd1708, %rd1707, %rd1703;
	add.s64 	%rd1709, %rd1708, %rd1697;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1127,%dummy}, %rd1648;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1128}, %rd1648;
	}
	shf.r.wrap.b32 	%r1129, %r1128, %r1127, 19;
	shf.r.wrap.b32 	%r1130, %r1127, %r1128, 19;
	mov.b64 	%rd1710, {%r1130, %r1129};
	shf.l.wrap.b32 	%r1131, %r1127, %r1128, 3;
	shf.l.wrap.b32 	%r1132, %r1128, %r1127, 3;
	mov.b64 	%rd1711, {%r1132, %r1131};
	xor.b64  	%rd1712, %rd1710, %rd1711;
	shr.u64 	%rd1713, %rd1648, 6;
	xor.b64  	%rd1714, %rd1712, %rd1713;
	shf.r.wrap.b32 	%r1133, %r790, %r789, 1;
	shf.r.wrap.b32 	%r1134, %r789, %r790, 1;
	mov.b64 	%rd1715, {%r1134, %r1133};
	shf.r.wrap.b32 	%r1135, %r790, %r789, 8;
	shf.r.wrap.b32 	%r1136, %r789, %r790, 8;
	mov.b64 	%rd1716, {%r1136, %r1135};
	xor.b64  	%rd1717, %rd1715, %rd1716;
	shr.u64 	%rd1718, %rd1167, 7;
	xor.b64  	%rd1719, %rd1717, %rd1718;
	add.s64 	%rd1720, %rd1714, %rd1130;
	add.s64 	%rd1721, %rd1720, %rd1463;
	add.s64 	%rd1722, %rd1721, %rd1719;
	add.s64 	%rd1723, %rd1722, %rd1587;
	xor.b64  	%rd1724, %rd1661, %rd1624;
	and.b64  	%rd1725, %rd1698, %rd1724;
	xor.b64  	%rd1726, %rd1725, %rd1624;
	add.s64 	%rd1727, %rd1723, %rd1726;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1137,%dummy}, %rd1698;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1138}, %rd1698;
	}
	shf.r.wrap.b32 	%r1139, %r1138, %r1137, 14;
	shf.r.wrap.b32 	%r1140, %r1137, %r1138, 14;
	mov.b64 	%rd1728, {%r1140, %r1139};
	shf.r.wrap.b32 	%r1141, %r1138, %r1137, 18;
	shf.r.wrap.b32 	%r1142, %r1137, %r1138, 18;
	mov.b64 	%rd1729, {%r1142, %r1141};
	xor.b64  	%rd1730, %rd1728, %rd1729;
	shf.l.wrap.b32 	%r1143, %r1137, %r1138, 23;
	shf.l.wrap.b32 	%r1144, %r1138, %r1137, 23;
	mov.b64 	%rd1731, {%r1144, %r1143};
	xor.b64  	%rd1732, %rd1730, %rd1731;
	add.s64 	%rd1733, %rd1727, %rd1732;
	add.s64 	%rd1734, %rd1733, 1182934255886127544;
	add.s64 	%rd1735, %rd1734, %rd1598;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1145,%dummy}, %rd1709;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1146}, %rd1709;
	}
	shf.r.wrap.b32 	%r1147, %r1146, %r1145, 28;
	shf.r.wrap.b32 	%r1148, %r1145, %r1146, 28;
	mov.b64 	%rd1736, {%r1148, %r1147};
	shf.l.wrap.b32 	%r1149, %r1145, %r1146, 30;
	shf.l.wrap.b32 	%r1150, %r1146, %r1145, 30;
	mov.b64 	%rd1737, {%r1150, %r1149};
	xor.b64  	%rd1738, %rd1736, %rd1737;
	shf.l.wrap.b32 	%r1151, %r1145, %r1146, 25;
	shf.l.wrap.b32 	%r1152, %r1146, %r1145, 25;
	mov.b64 	%rd1739, {%r1152, %r1151};
	xor.b64  	%rd1740, %rd1738, %rd1739;
	and.b64  	%rd1741, %rd1709, %rd1672;
	or.b64  	%rd1742, %rd1709, %rd1672;
	and.b64  	%rd1743, %rd1742, %rd1635;
	or.b64  	%rd1744, %rd1743, %rd1741;
	add.s64 	%rd1745, %rd1744, %rd1740;
	add.s64 	%rd1746, %rd1745, %rd1734;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1153,%dummy}, %rd1685;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1154}, %rd1685;
	}
	shf.r.wrap.b32 	%r1155, %r1154, %r1153, 19;
	shf.r.wrap.b32 	%r1156, %r1153, %r1154, 19;
	mov.b64 	%rd1747, {%r1156, %r1155};
	shf.l.wrap.b32 	%r1157, %r1153, %r1154, 3;
	shf.l.wrap.b32 	%r1158, %r1154, %r1153, 3;
	mov.b64 	%rd1748, {%r1158, %r1157};
	xor.b64  	%rd1749, %rd1747, %rd1748;
	shr.u64 	%rd1750, %rd1685, 6;
	xor.b64  	%rd1751, %rd1749, %rd1750;
	shf.r.wrap.b32 	%r1159, %r816, %r815, 1;
	shf.r.wrap.b32 	%r1160, %r815, %r816, 1;
	mov.b64 	%rd1752, {%r1160, %r1159};
	shf.r.wrap.b32 	%r1161, %r816, %r815, 8;
	shf.r.wrap.b32 	%r1162, %r815, %r816, 8;
	mov.b64 	%rd1753, {%r1162, %r1161};
	xor.b64  	%rd1754, %rd1752, %rd1753;
	shr.u64 	%rd1755, %rd1204, 7;
	xor.b64  	%rd1756, %rd1754, %rd1755;
	add.s64 	%rd1757, %rd1751, %rd1167;
	add.s64 	%rd1758, %rd1757, %rd1500;
	add.s64 	%rd1759, %rd1758, %rd1756;
	add.s64 	%rd1760, %rd1759, %rd1624;
	xor.b64  	%rd1761, %rd1698, %rd1661;
	and.b64  	%rd1762, %rd1735, %rd1761;
	xor.b64  	%rd1763, %rd1762, %rd1661;
	add.s64 	%rd1764, %rd1760, %rd1763;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1163,%dummy}, %rd1735;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1164}, %rd1735;
	}
	shf.r.wrap.b32 	%r1165, %r1164, %r1163, 14;
	shf.r.wrap.b32 	%r1166, %r1163, %r1164, 14;
	mov.b64 	%rd1765, {%r1166, %r1165};
	shf.r.wrap.b32 	%r1167, %r1164, %r1163, 18;
	shf.r.wrap.b32 	%r1168, %r1163, %r1164, 18;
	mov.b64 	%rd1766, {%r1168, %r1167};
	xor.b64  	%rd1767, %rd1765, %rd1766;
	shf.l.wrap.b32 	%r1169, %r1163, %r1164, 23;
	shf.l.wrap.b32 	%r1170, %r1164, %r1163, 23;
	mov.b64 	%rd1768, {%r1170, %r1169};
	xor.b64  	%rd1769, %rd1767, %rd1768;
	add.s64 	%rd1770, %rd1764, %rd1769;
	add.s64 	%rd1771, %rd1770, 1847814050463011016;
	add.s64 	%rd1772, %rd1771, %rd1635;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1171,%dummy}, %rd1746;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1172}, %rd1746;
	}
	shf.r.wrap.b32 	%r1173, %r1172, %r1171, 28;
	shf.r.wrap.b32 	%r1174, %r1171, %r1172, 28;
	mov.b64 	%rd1773, {%r1174, %r1173};
	shf.l.wrap.b32 	%r1175, %r1171, %r1172, 30;
	shf.l.wrap.b32 	%r1176, %r1172, %r1171, 30;
	mov.b64 	%rd1774, {%r1176, %r1175};
	xor.b64  	%rd1775, %rd1773, %rd1774;
	shf.l.wrap.b32 	%r1177, %r1171, %r1172, 25;
	shf.l.wrap.b32 	%r1178, %r1172, %r1171, 25;
	mov.b64 	%rd1776, {%r1178, %r1177};
	xor.b64  	%rd1777, %rd1775, %rd1776;
	and.b64  	%rd1778, %rd1746, %rd1709;
	or.b64  	%rd1779, %rd1746, %rd1709;
	and.b64  	%rd1780, %rd1779, %rd1672;
	or.b64  	%rd1781, %rd1780, %rd1778;
	add.s64 	%rd1782, %rd1781, %rd1777;
	add.s64 	%rd1783, %rd1782, %rd1771;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1179,%dummy}, %rd1722;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1180}, %rd1722;
	}
	shf.r.wrap.b32 	%r1181, %r1180, %r1179, 19;
	shf.r.wrap.b32 	%r1182, %r1179, %r1180, 19;
	mov.b64 	%rd1784, {%r1182, %r1181};
	shf.l.wrap.b32 	%r1183, %r1179, %r1180, 3;
	shf.l.wrap.b32 	%r1184, %r1180, %r1179, 3;
	mov.b64 	%rd1785, {%r1184, %r1183};
	xor.b64  	%rd1786, %rd1784, %rd1785;
	shr.u64 	%rd1787, %rd1722, 6;
	xor.b64  	%rd1788, %rd1786, %rd1787;
	shf.r.wrap.b32 	%r1185, %r842, %r841, 1;
	shf.r.wrap.b32 	%r1186, %r841, %r842, 1;
	mov.b64 	%rd1789, {%r1186, %r1185};
	shf.r.wrap.b32 	%r1187, %r842, %r841, 8;
	shf.r.wrap.b32 	%r1188, %r841, %r842, 8;
	mov.b64 	%rd1790, {%r1188, %r1187};
	xor.b64  	%rd1791, %rd1789, %rd1790;
	shr.u64 	%rd1792, %rd1241, 7;
	xor.b64  	%rd1793, %rd1791, %rd1792;
	add.s64 	%rd1794, %rd1788, %rd1204;
	add.s64 	%rd1795, %rd1794, %rd1537;
	add.s64 	%rd1796, %rd1795, %rd1793;
	add.s64 	%rd1797, %rd1796, %rd1661;
	xor.b64  	%rd1798, %rd1735, %rd1698;
	and.b64  	%rd1799, %rd1772, %rd1798;
	xor.b64  	%rd1800, %rd1799, %rd1698;
	add.s64 	%rd1801, %rd1797, %rd1800;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1189,%dummy}, %rd1772;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1190}, %rd1772;
	}
	shf.r.wrap.b32 	%r1191, %r1190, %r1189, 14;
	shf.r.wrap.b32 	%r1192, %r1189, %r1190, 14;
	mov.b64 	%rd1802, {%r1192, %r1191};
	shf.r.wrap.b32 	%r1193, %r1190, %r1189, 18;
	shf.r.wrap.b32 	%r1194, %r1189, %r1190, 18;
	mov.b64 	%rd1803, {%r1194, %r1193};
	xor.b64  	%rd1804, %rd1802, %rd1803;
	shf.l.wrap.b32 	%r1195, %r1189, %r1190, 23;
	shf.l.wrap.b32 	%r1196, %r1190, %r1189, 23;
	mov.b64 	%rd1805, {%r1196, %r1195};
	xor.b64  	%rd1806, %rd1804, %rd1805;
	add.s64 	%rd1807, %rd1801, %rd1806;
	add.s64 	%rd1808, %rd1807, 2177327727835720531;
	add.s64 	%rd1809, %rd1808, %rd1672;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1197,%dummy}, %rd1783;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1198}, %rd1783;
	}
	shf.r.wrap.b32 	%r1199, %r1198, %r1197, 28;
	shf.r.wrap.b32 	%r1200, %r1197, %r1198, 28;
	mov.b64 	%rd1810, {%r1200, %r1199};
	shf.l.wrap.b32 	%r1201, %r1197, %r1198, 30;
	shf.l.wrap.b32 	%r1202, %r1198, %r1197, 30;
	mov.b64 	%rd1811, {%r1202, %r1201};
	xor.b64  	%rd1812, %rd1810, %rd1811;
	shf.l.wrap.b32 	%r1203, %r1197, %r1198, 25;
	shf.l.wrap.b32 	%r1204, %r1198, %r1197, 25;
	mov.b64 	%rd1813, {%r1204, %r1203};
	xor.b64  	%rd1814, %rd1812, %rd1813;
	and.b64  	%rd1815, %rd1783, %rd1746;
	or.b64  	%rd1816, %rd1783, %rd1746;
	and.b64  	%rd1817, %rd1816, %rd1709;
	or.b64  	%rd1818, %rd1817, %rd1815;
	add.s64 	%rd1819, %rd1818, %rd1814;
	add.s64 	%rd1820, %rd1819, %rd1808;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1205,%dummy}, %rd1759;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1206}, %rd1759;
	}
	shf.r.wrap.b32 	%r1207, %r1206, %r1205, 19;
	shf.r.wrap.b32 	%r1208, %r1205, %r1206, 19;
	mov.b64 	%rd1821, {%r1208, %r1207};
	shf.l.wrap.b32 	%r1209, %r1205, %r1206, 3;
	shf.l.wrap.b32 	%r1210, %r1206, %r1205, 3;
	mov.b64 	%rd1822, {%r1210, %r1209};
	xor.b64  	%rd1823, %rd1821, %rd1822;
	shr.u64 	%rd1824, %rd1759, 6;
	xor.b64  	%rd1825, %rd1823, %rd1824;
	shf.r.wrap.b32 	%r1211, %r868, %r867, 1;
	shf.r.wrap.b32 	%r1212, %r867, %r868, 1;
	mov.b64 	%rd1826, {%r1212, %r1211};
	shf.r.wrap.b32 	%r1213, %r868, %r867, 8;
	shf.r.wrap.b32 	%r1214, %r867, %r868, 8;
	mov.b64 	%rd1827, {%r1214, %r1213};
	xor.b64  	%rd1828, %rd1826, %rd1827;
	shr.u64 	%rd1829, %rd1278, 7;
	xor.b64  	%rd1830, %rd1828, %rd1829;
	add.s64 	%rd1831, %rd1825, %rd1241;
	add.s64 	%rd1832, %rd1831, %rd1574;
	add.s64 	%rd1833, %rd1832, %rd1830;
	add.s64 	%rd1834, %rd1833, %rd1698;
	xor.b64  	%rd1835, %rd1772, %rd1735;
	and.b64  	%rd1836, %rd1809, %rd1835;
	xor.b64  	%rd1837, %rd1836, %rd1735;
	add.s64 	%rd1838, %rd1834, %rd1837;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1215,%dummy}, %rd1809;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1216}, %rd1809;
	}
	shf.r.wrap.b32 	%r1217, %r1216, %r1215, 14;
	shf.r.wrap.b32 	%r1218, %r1215, %r1216, 14;
	mov.b64 	%rd1839, {%r1218, %r1217};
	shf.r.wrap.b32 	%r1219, %r1216, %r1215, 18;
	shf.r.wrap.b32 	%r1220, %r1215, %r1216, 18;
	mov.b64 	%rd1840, {%r1220, %r1219};
	xor.b64  	%rd1841, %rd1839, %rd1840;
	shf.l.wrap.b32 	%r1221, %r1215, %r1216, 23;
	shf.l.wrap.b32 	%r1222, %r1216, %r1215, 23;
	mov.b64 	%rd1842, {%r1222, %r1221};
	xor.b64  	%rd1843, %rd1841, %rd1842;
	add.s64 	%rd1844, %rd1838, %rd1843;
	add.s64 	%rd1845, %rd1844, 2830643537854262169;
	add.s64 	%rd1846, %rd1845, %rd1709;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1223,%dummy}, %rd1820;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1224}, %rd1820;
	}
	shf.r.wrap.b32 	%r1225, %r1224, %r1223, 28;
	shf.r.wrap.b32 	%r1226, %r1223, %r1224, 28;
	mov.b64 	%rd1847, {%r1226, %r1225};
	shf.l.wrap.b32 	%r1227, %r1223, %r1224, 30;
	shf.l.wrap.b32 	%r1228, %r1224, %r1223, 30;
	mov.b64 	%rd1848, {%r1228, %r1227};
	xor.b64  	%rd1849, %rd1847, %rd1848;
	shf.l.wrap.b32 	%r1229, %r1223, %r1224, 25;
	shf.l.wrap.b32 	%r1230, %r1224, %r1223, 25;
	mov.b64 	%rd1850, {%r1230, %r1229};
	xor.b64  	%rd1851, %rd1849, %rd1850;
	and.b64  	%rd1852, %rd1820, %rd1783;
	or.b64  	%rd1853, %rd1820, %rd1783;
	and.b64  	%rd1854, %rd1853, %rd1746;
	or.b64  	%rd1855, %rd1854, %rd1852;
	add.s64 	%rd1856, %rd1855, %rd1851;
	add.s64 	%rd1857, %rd1856, %rd1845;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1231,%dummy}, %rd1796;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1232}, %rd1796;
	}
	shf.r.wrap.b32 	%r1233, %r1232, %r1231, 19;
	shf.r.wrap.b32 	%r1234, %r1231, %r1232, 19;
	mov.b64 	%rd1858, {%r1234, %r1233};
	shf.l.wrap.b32 	%r1235, %r1231, %r1232, 3;
	shf.l.wrap.b32 	%r1236, %r1232, %r1231, 3;
	mov.b64 	%rd1859, {%r1236, %r1235};
	xor.b64  	%rd1860, %rd1858, %rd1859;
	shr.u64 	%rd1861, %rd1796, 6;
	xor.b64  	%rd1862, %rd1860, %rd1861;
	shf.r.wrap.b32 	%r1237, %r894, %r893, 1;
	shf.r.wrap.b32 	%r1238, %r893, %r894, 1;
	mov.b64 	%rd1863, {%r1238, %r1237};
	shf.r.wrap.b32 	%r1239, %r894, %r893, 8;
	shf.r.wrap.b32 	%r1240, %r893, %r894, 8;
	mov.b64 	%rd1864, {%r1240, %r1239};
	xor.b64  	%rd1865, %rd1863, %rd1864;
	shr.u64 	%rd1866, %rd1315, 7;
	xor.b64  	%rd1867, %rd1865, %rd1866;
	add.s64 	%rd1868, %rd1862, %rd1278;
	add.s64 	%rd1869, %rd1868, %rd1611;
	add.s64 	%rd1870, %rd1869, %rd1867;
	add.s64 	%rd1871, %rd1870, %rd1735;
	xor.b64  	%rd1872, %rd1809, %rd1772;
	and.b64  	%rd1873, %rd1846, %rd1872;
	xor.b64  	%rd1874, %rd1873, %rd1772;
	add.s64 	%rd1875, %rd1871, %rd1874;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1241,%dummy}, %rd1846;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1242}, %rd1846;
	}
	shf.r.wrap.b32 	%r1243, %r1242, %r1241, 14;
	shf.r.wrap.b32 	%r1244, %r1241, %r1242, 14;
	mov.b64 	%rd1876, {%r1244, %r1243};
	shf.r.wrap.b32 	%r1245, %r1242, %r1241, 18;
	shf.r.wrap.b32 	%r1246, %r1241, %r1242, 18;
	mov.b64 	%rd1877, {%r1246, %r1245};
	xor.b64  	%rd1878, %rd1876, %rd1877;
	shf.l.wrap.b32 	%r1247, %r1241, %r1242, 23;
	shf.l.wrap.b32 	%r1248, %r1242, %r1241, 23;
	mov.b64 	%rd1879, {%r1248, %r1247};
	xor.b64  	%rd1880, %rd1878, %rd1879;
	add.s64 	%rd1881, %rd1875, %rd1880;
	add.s64 	%rd1882, %rd1881, 3796741975233480872;
	add.s64 	%rd1883, %rd1882, %rd1746;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1249,%dummy}, %rd1857;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1250}, %rd1857;
	}
	shf.r.wrap.b32 	%r1251, %r1250, %r1249, 28;
	shf.r.wrap.b32 	%r1252, %r1249, %r1250, 28;
	mov.b64 	%rd1884, {%r1252, %r1251};
	shf.l.wrap.b32 	%r1253, %r1249, %r1250, 30;
	shf.l.wrap.b32 	%r1254, %r1250, %r1249, 30;
	mov.b64 	%rd1885, {%r1254, %r1253};
	xor.b64  	%rd1886, %rd1884, %rd1885;
	shf.l.wrap.b32 	%r1255, %r1249, %r1250, 25;
	shf.l.wrap.b32 	%r1256, %r1250, %r1249, 25;
	mov.b64 	%rd1887, {%r1256, %r1255};
	xor.b64  	%rd1888, %rd1886, %rd1887;
	and.b64  	%rd1889, %rd1857, %rd1820;
	or.b64  	%rd1890, %rd1857, %rd1820;
	and.b64  	%rd1891, %rd1890, %rd1783;
	or.b64  	%rd1892, %rd1891, %rd1889;
	add.s64 	%rd1893, %rd1892, %rd1888;
	add.s64 	%rd1894, %rd1893, %rd1882;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1257,%dummy}, %rd1833;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1258}, %rd1833;
	}
	shf.r.wrap.b32 	%r1259, %r1258, %r1257, 19;
	shf.r.wrap.b32 	%r1260, %r1257, %r1258, 19;
	mov.b64 	%rd1895, {%r1260, %r1259};
	shf.l.wrap.b32 	%r1261, %r1257, %r1258, 3;
	shf.l.wrap.b32 	%r1262, %r1258, %r1257, 3;
	mov.b64 	%rd1896, {%r1262, %r1261};
	xor.b64  	%rd1897, %rd1895, %rd1896;
	shr.u64 	%rd1898, %rd1833, 6;
	xor.b64  	%rd1899, %rd1897, %rd1898;
	shf.r.wrap.b32 	%r1263, %r920, %r919, 1;
	shf.r.wrap.b32 	%r1264, %r919, %r920, 1;
	mov.b64 	%rd1900, {%r1264, %r1263};
	shf.r.wrap.b32 	%r1265, %r920, %r919, 8;
	shf.r.wrap.b32 	%r1266, %r919, %r920, 8;
	mov.b64 	%rd1901, {%r1266, %r1265};
	xor.b64  	%rd1902, %rd1900, %rd1901;
	shr.u64 	%rd1903, %rd1352, 7;
	xor.b64  	%rd1904, %rd1902, %rd1903;
	add.s64 	%rd1905, %rd1899, %rd1315;
	add.s64 	%rd1906, %rd1905, %rd1648;
	add.s64 	%rd1907, %rd1906, %rd1904;
	add.s64 	%rd1908, %rd1907, %rd1772;
	xor.b64  	%rd1909, %rd1846, %rd1809;
	and.b64  	%rd1910, %rd1883, %rd1909;
	xor.b64  	%rd1911, %rd1910, %rd1809;
	add.s64 	%rd1912, %rd1908, %rd1911;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1267,%dummy}, %rd1883;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1268}, %rd1883;
	}
	shf.r.wrap.b32 	%r1269, %r1268, %r1267, 14;
	shf.r.wrap.b32 	%r1270, %r1267, %r1268, 14;
	mov.b64 	%rd1913, {%r1270, %r1269};
	shf.r.wrap.b32 	%r1271, %r1268, %r1267, 18;
	shf.r.wrap.b32 	%r1272, %r1267, %r1268, 18;
	mov.b64 	%rd1914, {%r1272, %r1271};
	xor.b64  	%rd1915, %rd1913, %rd1914;
	shf.l.wrap.b32 	%r1273, %r1267, %r1268, 23;
	shf.l.wrap.b32 	%r1274, %r1268, %r1267, 23;
	mov.b64 	%rd1916, {%r1274, %r1273};
	xor.b64  	%rd1917, %rd1915, %rd1916;
	add.s64 	%rd1918, %rd1912, %rd1917;
	add.s64 	%rd1919, %rd1918, 4115178125766777443;
	add.s64 	%rd1920, %rd1919, %rd1783;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1275,%dummy}, %rd1894;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1276}, %rd1894;
	}
	shf.r.wrap.b32 	%r1277, %r1276, %r1275, 28;
	shf.r.wrap.b32 	%r1278, %r1275, %r1276, 28;
	mov.b64 	%rd1921, {%r1278, %r1277};
	shf.l.wrap.b32 	%r1279, %r1275, %r1276, 30;
	shf.l.wrap.b32 	%r1280, %r1276, %r1275, 30;
	mov.b64 	%rd1922, {%r1280, %r1279};
	xor.b64  	%rd1923, %rd1921, %rd1922;
	shf.l.wrap.b32 	%r1281, %r1275, %r1276, 25;
	shf.l.wrap.b32 	%r1282, %r1276, %r1275, 25;
	mov.b64 	%rd1924, {%r1282, %r1281};
	xor.b64  	%rd1925, %rd1923, %rd1924;
	and.b64  	%rd1926, %rd1894, %rd1857;
	or.b64  	%rd1927, %rd1894, %rd1857;
	and.b64  	%rd1928, %rd1927, %rd1820;
	or.b64  	%rd1929, %rd1928, %rd1926;
	add.s64 	%rd1930, %rd1929, %rd1925;
	add.s64 	%rd1931, %rd1930, %rd1919;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1283,%dummy}, %rd1870;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1284}, %rd1870;
	}
	shf.r.wrap.b32 	%r1285, %r1284, %r1283, 19;
	shf.r.wrap.b32 	%r1286, %r1283, %r1284, 19;
	mov.b64 	%rd1932, {%r1286, %r1285};
	shf.l.wrap.b32 	%r1287, %r1283, %r1284, 3;
	shf.l.wrap.b32 	%r1288, %r1284, %r1283, 3;
	mov.b64 	%rd1933, {%r1288, %r1287};
	xor.b64  	%rd1934, %rd1932, %rd1933;
	shr.u64 	%rd1935, %rd1870, 6;
	xor.b64  	%rd1936, %rd1934, %rd1935;
	shf.r.wrap.b32 	%r1289, %r946, %r945, 1;
	shf.r.wrap.b32 	%r1290, %r945, %r946, 1;
	mov.b64 	%rd1937, {%r1290, %r1289};
	shf.r.wrap.b32 	%r1291, %r946, %r945, 8;
	shf.r.wrap.b32 	%r1292, %r945, %r946, 8;
	mov.b64 	%rd1938, {%r1292, %r1291};
	xor.b64  	%rd1939, %rd1937, %rd1938;
	shr.u64 	%rd1940, %rd1389, 7;
	xor.b64  	%rd1941, %rd1939, %rd1940;
	add.s64 	%rd1942, %rd1936, %rd1352;
	add.s64 	%rd1943, %rd1942, %rd1685;
	add.s64 	%rd1944, %rd1943, %rd1941;
	add.s64 	%rd1945, %rd1944, %rd1809;
	xor.b64  	%rd1946, %rd1883, %rd1846;
	and.b64  	%rd1947, %rd1920, %rd1946;
	xor.b64  	%rd1948, %rd1947, %rd1846;
	add.s64 	%rd1949, %rd1945, %rd1948;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1293,%dummy}, %rd1920;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1294}, %rd1920;
	}
	shf.r.wrap.b32 	%r1295, %r1294, %r1293, 14;
	shf.r.wrap.b32 	%r1296, %r1293, %r1294, 14;
	mov.b64 	%rd1950, {%r1296, %r1295};
	shf.r.wrap.b32 	%r1297, %r1294, %r1293, 18;
	shf.r.wrap.b32 	%r1298, %r1293, %r1294, 18;
	mov.b64 	%rd1951, {%r1298, %r1297};
	xor.b64  	%rd1952, %rd1950, %rd1951;
	shf.l.wrap.b32 	%r1299, %r1293, %r1294, 23;
	shf.l.wrap.b32 	%r1300, %r1294, %r1293, 23;
	mov.b64 	%rd1953, {%r1300, %r1299};
	xor.b64  	%rd1954, %rd1952, %rd1953;
	add.s64 	%rd1955, %rd1949, %rd1954;
	add.s64 	%rd1956, %rd1955, 5681478168544905931;
	add.s64 	%rd1957, %rd1956, %rd1820;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1301,%dummy}, %rd1931;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1302}, %rd1931;
	}
	shf.r.wrap.b32 	%r1303, %r1302, %r1301, 28;
	shf.r.wrap.b32 	%r1304, %r1301, %r1302, 28;
	mov.b64 	%rd1958, {%r1304, %r1303};
	shf.l.wrap.b32 	%r1305, %r1301, %r1302, 30;
	shf.l.wrap.b32 	%r1306, %r1302, %r1301, 30;
	mov.b64 	%rd1959, {%r1306, %r1305};
	xor.b64  	%rd1960, %rd1958, %rd1959;
	shf.l.wrap.b32 	%r1307, %r1301, %r1302, 25;
	shf.l.wrap.b32 	%r1308, %r1302, %r1301, 25;
	mov.b64 	%rd1961, {%r1308, %r1307};
	xor.b64  	%rd1962, %rd1960, %rd1961;
	and.b64  	%rd1963, %rd1931, %rd1894;
	or.b64  	%rd1964, %rd1931, %rd1894;
	and.b64  	%rd1965, %rd1964, %rd1857;
	or.b64  	%rd1966, %rd1965, %rd1963;
	add.s64 	%rd1967, %rd1966, %rd1962;
	add.s64 	%rd1968, %rd1967, %rd1956;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1309,%dummy}, %rd1907;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1310}, %rd1907;
	}
	shf.r.wrap.b32 	%r1311, %r1310, %r1309, 19;
	shf.r.wrap.b32 	%r1312, %r1309, %r1310, 19;
	mov.b64 	%rd1969, {%r1312, %r1311};
	shf.l.wrap.b32 	%r1313, %r1309, %r1310, 3;
	shf.l.wrap.b32 	%r1314, %r1310, %r1309, 3;
	mov.b64 	%rd1970, {%r1314, %r1313};
	xor.b64  	%rd1971, %rd1969, %rd1970;
	shr.u64 	%rd1972, %rd1907, 6;
	xor.b64  	%rd1973, %rd1971, %rd1972;
	shf.r.wrap.b32 	%r1315, %r972, %r971, 1;
	shf.r.wrap.b32 	%r1316, %r971, %r972, 1;
	mov.b64 	%rd1974, {%r1316, %r1315};
	shf.r.wrap.b32 	%r1317, %r972, %r971, 8;
	shf.r.wrap.b32 	%r1318, %r971, %r972, 8;
	mov.b64 	%rd1975, {%r1318, %r1317};
	xor.b64  	%rd1976, %rd1974, %rd1975;
	shr.u64 	%rd1977, %rd1426, 7;
	xor.b64  	%rd1978, %rd1976, %rd1977;
	add.s64 	%rd1979, %rd1973, %rd1389;
	add.s64 	%rd1980, %rd1979, %rd1722;
	add.s64 	%rd1981, %rd1980, %rd1978;
	add.s64 	%rd1982, %rd1981, %rd1846;
	xor.b64  	%rd1983, %rd1920, %rd1883;
	and.b64  	%rd1984, %rd1957, %rd1983;
	xor.b64  	%rd1985, %rd1984, %rd1883;
	add.s64 	%rd1986, %rd1982, %rd1985;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1319,%dummy}, %rd1957;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1320}, %rd1957;
	}
	shf.r.wrap.b32 	%r1321, %r1320, %r1319, 14;
	shf.r.wrap.b32 	%r1322, %r1319, %r1320, 14;
	mov.b64 	%rd1987, {%r1322, %r1321};
	shf.r.wrap.b32 	%r1323, %r1320, %r1319, 18;
	shf.r.wrap.b32 	%r1324, %r1319, %r1320, 18;
	mov.b64 	%rd1988, {%r1324, %r1323};
	xor.b64  	%rd1989, %rd1987, %rd1988;
	shf.l.wrap.b32 	%r1325, %r1319, %r1320, 23;
	shf.l.wrap.b32 	%r1326, %r1320, %r1319, 23;
	mov.b64 	%rd1990, {%r1326, %r1325};
	xor.b64  	%rd1991, %rd1989, %rd1990;
	add.s64 	%rd1992, %rd1986, %rd1991;
	add.s64 	%rd1993, %rd1992, 6601373596472566643;
	add.s64 	%rd1994, %rd1993, %rd1857;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1327,%dummy}, %rd1968;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1328}, %rd1968;
	}
	shf.r.wrap.b32 	%r1329, %r1328, %r1327, 28;
	shf.r.wrap.b32 	%r1330, %r1327, %r1328, 28;
	mov.b64 	%rd1995, {%r1330, %r1329};
	shf.l.wrap.b32 	%r1331, %r1327, %r1328, 30;
	shf.l.wrap.b32 	%r1332, %r1328, %r1327, 30;
	mov.b64 	%rd1996, {%r1332, %r1331};
	xor.b64  	%rd1997, %rd1995, %rd1996;
	shf.l.wrap.b32 	%r1333, %r1327, %r1328, 25;
	shf.l.wrap.b32 	%r1334, %r1328, %r1327, 25;
	mov.b64 	%rd1998, {%r1334, %r1333};
	xor.b64  	%rd1999, %rd1997, %rd1998;
	and.b64  	%rd2000, %rd1968, %rd1931;
	or.b64  	%rd2001, %rd1968, %rd1931;
	and.b64  	%rd2002, %rd2001, %rd1894;
	or.b64  	%rd2003, %rd2002, %rd2000;
	add.s64 	%rd2004, %rd2003, %rd1999;
	add.s64 	%rd2005, %rd2004, %rd1993;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1335,%dummy}, %rd1944;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1336}, %rd1944;
	}
	shf.r.wrap.b32 	%r1337, %r1336, %r1335, 19;
	shf.r.wrap.b32 	%r1338, %r1335, %r1336, 19;
	mov.b64 	%rd2006, {%r1338, %r1337};
	shf.l.wrap.b32 	%r1339, %r1335, %r1336, 3;
	shf.l.wrap.b32 	%r1340, %r1336, %r1335, 3;
	mov.b64 	%rd2007, {%r1340, %r1339};
	xor.b64  	%rd2008, %rd2006, %rd2007;
	shr.u64 	%rd2009, %rd1944, 6;
	xor.b64  	%rd2010, %rd2008, %rd2009;
	shf.r.wrap.b32 	%r1341, %r998, %r997, 1;
	shf.r.wrap.b32 	%r1342, %r997, %r998, 1;
	mov.b64 	%rd2011, {%r1342, %r1341};
	shf.r.wrap.b32 	%r1343, %r998, %r997, 8;
	shf.r.wrap.b32 	%r1344, %r997, %r998, 8;
	mov.b64 	%rd2012, {%r1344, %r1343};
	xor.b64  	%rd2013, %rd2011, %rd2012;
	shr.u64 	%rd2014, %rd1463, 7;
	xor.b64  	%rd2015, %rd2013, %rd2014;
	add.s64 	%rd2016, %rd2010, %rd1426;
	add.s64 	%rd2017, %rd2016, %rd1759;
	add.s64 	%rd2018, %rd2017, %rd2015;
	add.s64 	%rd2019, %rd2018, %rd1883;
	xor.b64  	%rd2020, %rd1957, %rd1920;
	and.b64  	%rd2021, %rd1994, %rd2020;
	xor.b64  	%rd2022, %rd2021, %rd1920;
	add.s64 	%rd2023, %rd2019, %rd2022;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1345,%dummy}, %rd1994;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1346}, %rd1994;
	}
	shf.r.wrap.b32 	%r1347, %r1346, %r1345, 14;
	shf.r.wrap.b32 	%r1348, %r1345, %r1346, 14;
	mov.b64 	%rd2024, {%r1348, %r1347};
	shf.r.wrap.b32 	%r1349, %r1346, %r1345, 18;
	shf.r.wrap.b32 	%r1350, %r1345, %r1346, 18;
	mov.b64 	%rd2025, {%r1350, %r1349};
	xor.b64  	%rd2026, %rd2024, %rd2025;
	shf.l.wrap.b32 	%r1351, %r1345, %r1346, 23;
	shf.l.wrap.b32 	%r1352, %r1346, %r1345, 23;
	mov.b64 	%rd2027, {%r1352, %r1351};
	xor.b64  	%rd2028, %rd2026, %rd2027;
	add.s64 	%rd2029, %rd2023, %rd2028;
	add.s64 	%rd2030, %rd2029, 7507060721942968483;
	add.s64 	%rd2031, %rd2030, %rd1894;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1353,%dummy}, %rd2005;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1354}, %rd2005;
	}
	shf.r.wrap.b32 	%r1355, %r1354, %r1353, 28;
	shf.r.wrap.b32 	%r1356, %r1353, %r1354, 28;
	mov.b64 	%rd2032, {%r1356, %r1355};
	shf.l.wrap.b32 	%r1357, %r1353, %r1354, 30;
	shf.l.wrap.b32 	%r1358, %r1354, %r1353, 30;
	mov.b64 	%rd2033, {%r1358, %r1357};
	xor.b64  	%rd2034, %rd2032, %rd2033;
	shf.l.wrap.b32 	%r1359, %r1353, %r1354, 25;
	shf.l.wrap.b32 	%r1360, %r1354, %r1353, 25;
	mov.b64 	%rd2035, {%r1360, %r1359};
	xor.b64  	%rd2036, %rd2034, %rd2035;
	and.b64  	%rd2037, %rd2005, %rd1968;
	or.b64  	%rd2038, %rd2005, %rd1968;
	and.b64  	%rd2039, %rd2038, %rd1931;
	or.b64  	%rd2040, %rd2039, %rd2037;
	add.s64 	%rd2041, %rd2040, %rd2036;
	add.s64 	%rd2042, %rd2041, %rd2030;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1361,%dummy}, %rd1981;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1362}, %rd1981;
	}
	shf.r.wrap.b32 	%r1363, %r1362, %r1361, 19;
	shf.r.wrap.b32 	%r1364, %r1361, %r1362, 19;
	mov.b64 	%rd2043, {%r1364, %r1363};
	shf.l.wrap.b32 	%r1365, %r1361, %r1362, 3;
	shf.l.wrap.b32 	%r1366, %r1362, %r1361, 3;
	mov.b64 	%rd2044, {%r1366, %r1365};
	xor.b64  	%rd2045, %rd2043, %rd2044;
	shr.u64 	%rd2046, %rd1981, 6;
	xor.b64  	%rd2047, %rd2045, %rd2046;
	shf.r.wrap.b32 	%r1367, %r1024, %r1023, 1;
	shf.r.wrap.b32 	%r1368, %r1023, %r1024, 1;
	mov.b64 	%rd2048, {%r1368, %r1367};
	shf.r.wrap.b32 	%r1369, %r1024, %r1023, 8;
	shf.r.wrap.b32 	%r1370, %r1023, %r1024, 8;
	mov.b64 	%rd2049, {%r1370, %r1369};
	xor.b64  	%rd2050, %rd2048, %rd2049;
	shr.u64 	%rd2051, %rd1500, 7;
	xor.b64  	%rd2052, %rd2050, %rd2051;
	add.s64 	%rd2053, %rd2047, %rd1463;
	add.s64 	%rd2054, %rd2053, %rd1796;
	add.s64 	%rd2055, %rd2054, %rd2052;
	add.s64 	%rd2056, %rd2055, %rd1920;
	xor.b64  	%rd2057, %rd1994, %rd1957;
	and.b64  	%rd2058, %rd2031, %rd2057;
	xor.b64  	%rd2059, %rd2058, %rd1957;
	add.s64 	%rd2060, %rd2056, %rd2059;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1371,%dummy}, %rd2031;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1372}, %rd2031;
	}
	shf.r.wrap.b32 	%r1373, %r1372, %r1371, 14;
	shf.r.wrap.b32 	%r1374, %r1371, %r1372, 14;
	mov.b64 	%rd2061, {%r1374, %r1373};
	shf.r.wrap.b32 	%r1375, %r1372, %r1371, 18;
	shf.r.wrap.b32 	%r1376, %r1371, %r1372, 18;
	mov.b64 	%rd2062, {%r1376, %r1375};
	xor.b64  	%rd2063, %rd2061, %rd2062;
	shf.l.wrap.b32 	%r1377, %r1371, %r1372, 23;
	shf.l.wrap.b32 	%r1378, %r1372, %r1371, 23;
	mov.b64 	%rd2064, {%r1378, %r1377};
	xor.b64  	%rd2065, %rd2063, %rd2064;
	add.s64 	%rd2066, %rd2060, %rd2065;
	add.s64 	%rd2067, %rd2066, 8399075790359081724;
	add.s64 	%rd2068, %rd2067, %rd1931;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1379,%dummy}, %rd2042;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1380}, %rd2042;
	}
	shf.r.wrap.b32 	%r1381, %r1380, %r1379, 28;
	shf.r.wrap.b32 	%r1382, %r1379, %r1380, 28;
	mov.b64 	%rd2069, {%r1382, %r1381};
	shf.l.wrap.b32 	%r1383, %r1379, %r1380, 30;
	shf.l.wrap.b32 	%r1384, %r1380, %r1379, 30;
	mov.b64 	%rd2070, {%r1384, %r1383};
	xor.b64  	%rd2071, %rd2069, %rd2070;
	shf.l.wrap.b32 	%r1385, %r1379, %r1380, 25;
	shf.l.wrap.b32 	%r1386, %r1380, %r1379, 25;
	mov.b64 	%rd2072, {%r1386, %r1385};
	xor.b64  	%rd2073, %rd2071, %rd2072;
	and.b64  	%rd2074, %rd2042, %rd2005;
	or.b64  	%rd2075, %rd2042, %rd2005;
	and.b64  	%rd2076, %rd2075, %rd1968;
	or.b64  	%rd2077, %rd2076, %rd2074;
	add.s64 	%rd2078, %rd2077, %rd2073;
	add.s64 	%rd2079, %rd2078, %rd2067;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1387,%dummy}, %rd2018;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1388}, %rd2018;
	}
	shf.r.wrap.b32 	%r1389, %r1388, %r1387, 19;
	shf.r.wrap.b32 	%r1390, %r1387, %r1388, 19;
	mov.b64 	%rd2080, {%r1390, %r1389};
	shf.l.wrap.b32 	%r1391, %r1387, %r1388, 3;
	shf.l.wrap.b32 	%r1392, %r1388, %r1387, 3;
	mov.b64 	%rd2081, {%r1392, %r1391};
	xor.b64  	%rd2082, %rd2080, %rd2081;
	shr.u64 	%rd2083, %rd2018, 6;
	xor.b64  	%rd2084, %rd2082, %rd2083;
	shf.r.wrap.b32 	%r1393, %r1050, %r1049, 1;
	shf.r.wrap.b32 	%r1394, %r1049, %r1050, 1;
	mov.b64 	%rd2085, {%r1394, %r1393};
	shf.r.wrap.b32 	%r1395, %r1050, %r1049, 8;
	shf.r.wrap.b32 	%r1396, %r1049, %r1050, 8;
	mov.b64 	%rd2086, {%r1396, %r1395};
	xor.b64  	%rd2087, %rd2085, %rd2086;
	shr.u64 	%rd2088, %rd1537, 7;
	xor.b64  	%rd2089, %rd2087, %rd2088;
	add.s64 	%rd2090, %rd2084, %rd1500;
	add.s64 	%rd2091, %rd2090, %rd1833;
	add.s64 	%rd2092, %rd2091, %rd2089;
	add.s64 	%rd2093, %rd2092, %rd1957;
	xor.b64  	%rd2094, %rd2031, %rd1994;
	and.b64  	%rd2095, %rd2068, %rd2094;
	xor.b64  	%rd2096, %rd2095, %rd1994;
	add.s64 	%rd2097, %rd2093, %rd2096;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1397,%dummy}, %rd2068;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1398}, %rd2068;
	}
	shf.r.wrap.b32 	%r1399, %r1398, %r1397, 14;
	shf.r.wrap.b32 	%r1400, %r1397, %r1398, 14;
	mov.b64 	%rd2098, {%r1400, %r1399};
	shf.r.wrap.b32 	%r1401, %r1398, %r1397, 18;
	shf.r.wrap.b32 	%r1402, %r1397, %r1398, 18;
	mov.b64 	%rd2099, {%r1402, %r1401};
	xor.b64  	%rd2100, %rd2098, %rd2099;
	shf.l.wrap.b32 	%r1403, %r1397, %r1398, 23;
	shf.l.wrap.b32 	%r1404, %r1398, %r1397, 23;
	mov.b64 	%rd2101, {%r1404, %r1403};
	xor.b64  	%rd2102, %rd2100, %rd2101;
	add.s64 	%rd2103, %rd2097, %rd2102;
	add.s64 	%rd2104, %rd2103, 8693463985226723168;
	add.s64 	%rd2105, %rd2104, %rd1968;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1405,%dummy}, %rd2079;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1406}, %rd2079;
	}
	shf.r.wrap.b32 	%r1407, %r1406, %r1405, 28;
	shf.r.wrap.b32 	%r1408, %r1405, %r1406, 28;
	mov.b64 	%rd2106, {%r1408, %r1407};
	shf.l.wrap.b32 	%r1409, %r1405, %r1406, 30;
	shf.l.wrap.b32 	%r1410, %r1406, %r1405, 30;
	mov.b64 	%rd2107, {%r1410, %r1409};
	xor.b64  	%rd2108, %rd2106, %rd2107;
	shf.l.wrap.b32 	%r1411, %r1405, %r1406, 25;
	shf.l.wrap.b32 	%r1412, %r1406, %r1405, 25;
	mov.b64 	%rd2109, {%r1412, %r1411};
	xor.b64  	%rd2110, %rd2108, %rd2109;
	and.b64  	%rd2111, %rd2079, %rd2042;
	or.b64  	%rd2112, %rd2079, %rd2042;
	and.b64  	%rd2113, %rd2112, %rd2005;
	or.b64  	%rd2114, %rd2113, %rd2111;
	add.s64 	%rd2115, %rd2114, %rd2110;
	add.s64 	%rd2116, %rd2115, %rd2104;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1413,%dummy}, %rd2055;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1414}, %rd2055;
	}
	shf.r.wrap.b32 	%r1415, %r1414, %r1413, 19;
	shf.r.wrap.b32 	%r1416, %r1413, %r1414, 19;
	mov.b64 	%rd2117, {%r1416, %r1415};
	shf.l.wrap.b32 	%r1417, %r1413, %r1414, 3;
	shf.l.wrap.b32 	%r1418, %r1414, %r1413, 3;
	mov.b64 	%rd2118, {%r1418, %r1417};
	xor.b64  	%rd2119, %rd2117, %rd2118;
	shr.u64 	%rd2120, %rd2055, 6;
	xor.b64  	%rd2121, %rd2119, %rd2120;
	shf.r.wrap.b32 	%r1419, %r1076, %r1075, 1;
	shf.r.wrap.b32 	%r1420, %r1075, %r1076, 1;
	mov.b64 	%rd2122, {%r1420, %r1419};
	shf.r.wrap.b32 	%r1421, %r1076, %r1075, 8;
	shf.r.wrap.b32 	%r1422, %r1075, %r1076, 8;
	mov.b64 	%rd2123, {%r1422, %r1421};
	xor.b64  	%rd2124, %rd2122, %rd2123;
	shr.u64 	%rd2125, %rd1574, 7;
	xor.b64  	%rd2126, %rd2124, %rd2125;
	add.s64 	%rd2127, %rd2121, %rd1537;
	add.s64 	%rd2128, %rd2127, %rd1870;
	add.s64 	%rd2129, %rd2128, %rd2126;
	add.s64 	%rd2130, %rd2129, %rd1994;
	xor.b64  	%rd2131, %rd2068, %rd2031;
	and.b64  	%rd2132, %rd2105, %rd2131;
	xor.b64  	%rd2133, %rd2132, %rd2031;
	add.s64 	%rd2134, %rd2130, %rd2133;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1423,%dummy}, %rd2105;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1424}, %rd2105;
	}
	shf.r.wrap.b32 	%r1425, %r1424, %r1423, 14;
	shf.r.wrap.b32 	%r1426, %r1423, %r1424, 14;
	mov.b64 	%rd2135, {%r1426, %r1425};
	shf.r.wrap.b32 	%r1427, %r1424, %r1423, 18;
	shf.r.wrap.b32 	%r1428, %r1423, %r1424, 18;
	mov.b64 	%rd2136, {%r1428, %r1427};
	xor.b64  	%rd2137, %rd2135, %rd2136;
	shf.l.wrap.b32 	%r1429, %r1423, %r1424, 23;
	shf.l.wrap.b32 	%r1430, %r1424, %r1423, 23;
	mov.b64 	%rd2138, {%r1430, %r1429};
	xor.b64  	%rd2139, %rd2137, %rd2138;
	add.s64 	%rd2140, %rd2134, %rd2139;
	add.s64 	%rd2141, %rd2140, -8878714635349349518;
	add.s64 	%rd2142, %rd2141, %rd2005;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1431,%dummy}, %rd2116;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1432}, %rd2116;
	}
	shf.r.wrap.b32 	%r1433, %r1432, %r1431, 28;
	shf.r.wrap.b32 	%r1434, %r1431, %r1432, 28;
	mov.b64 	%rd2143, {%r1434, %r1433};
	shf.l.wrap.b32 	%r1435, %r1431, %r1432, 30;
	shf.l.wrap.b32 	%r1436, %r1432, %r1431, 30;
	mov.b64 	%rd2144, {%r1436, %r1435};
	xor.b64  	%rd2145, %rd2143, %rd2144;
	shf.l.wrap.b32 	%r1437, %r1431, %r1432, 25;
	shf.l.wrap.b32 	%r1438, %r1432, %r1431, 25;
	mov.b64 	%rd2146, {%r1438, %r1437};
	xor.b64  	%rd2147, %rd2145, %rd2146;
	and.b64  	%rd2148, %rd2116, %rd2079;
	or.b64  	%rd2149, %rd2116, %rd2079;
	and.b64  	%rd2150, %rd2149, %rd2042;
	or.b64  	%rd2151, %rd2150, %rd2148;
	add.s64 	%rd2152, %rd2151, %rd2147;
	add.s64 	%rd2153, %rd2152, %rd2141;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1439,%dummy}, %rd2092;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1440}, %rd2092;
	}
	shf.r.wrap.b32 	%r1441, %r1440, %r1439, 19;
	shf.r.wrap.b32 	%r1442, %r1439, %r1440, 19;
	mov.b64 	%rd2154, {%r1442, %r1441};
	shf.l.wrap.b32 	%r1443, %r1439, %r1440, 3;
	shf.l.wrap.b32 	%r1444, %r1440, %r1439, 3;
	mov.b64 	%rd2155, {%r1444, %r1443};
	xor.b64  	%rd2156, %rd2154, %rd2155;
	shr.u64 	%rd2157, %rd2092, 6;
	xor.b64  	%rd2158, %rd2156, %rd2157;
	shf.r.wrap.b32 	%r1445, %r1102, %r1101, 1;
	shf.r.wrap.b32 	%r1446, %r1101, %r1102, 1;
	mov.b64 	%rd2159, {%r1446, %r1445};
	shf.r.wrap.b32 	%r1447, %r1102, %r1101, 8;
	shf.r.wrap.b32 	%r1448, %r1101, %r1102, 8;
	mov.b64 	%rd2160, {%r1448, %r1447};
	xor.b64  	%rd2161, %rd2159, %rd2160;
	shr.u64 	%rd2162, %rd1611, 7;
	xor.b64  	%rd2163, %rd2161, %rd2162;
	add.s64 	%rd2164, %rd2158, %rd1574;
	add.s64 	%rd2165, %rd2164, %rd1907;
	add.s64 	%rd2166, %rd2165, %rd2163;
	add.s64 	%rd2167, %rd2166, %rd2031;
	xor.b64  	%rd2168, %rd2105, %rd2068;
	and.b64  	%rd2169, %rd2142, %rd2168;
	xor.b64  	%rd2170, %rd2169, %rd2068;
	add.s64 	%rd2171, %rd2167, %rd2170;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1449,%dummy}, %rd2142;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1450}, %rd2142;
	}
	shf.r.wrap.b32 	%r1451, %r1450, %r1449, 14;
	shf.r.wrap.b32 	%r1452, %r1449, %r1450, 14;
	mov.b64 	%rd2172, {%r1452, %r1451};
	shf.r.wrap.b32 	%r1453, %r1450, %r1449, 18;
	shf.r.wrap.b32 	%r1454, %r1449, %r1450, 18;
	mov.b64 	%rd2173, {%r1454, %r1453};
	xor.b64  	%rd2174, %rd2172, %rd2173;
	shf.l.wrap.b32 	%r1455, %r1449, %r1450, 23;
	shf.l.wrap.b32 	%r1456, %r1450, %r1449, 23;
	mov.b64 	%rd2175, {%r1456, %r1455};
	xor.b64  	%rd2176, %rd2174, %rd2175;
	add.s64 	%rd2177, %rd2171, %rd2176;
	add.s64 	%rd2178, %rd2177, -8302665154208450068;
	add.s64 	%rd2179, %rd2178, %rd2042;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1457,%dummy}, %rd2153;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1458}, %rd2153;
	}
	shf.r.wrap.b32 	%r1459, %r1458, %r1457, 28;
	shf.r.wrap.b32 	%r1460, %r1457, %r1458, 28;
	mov.b64 	%rd2180, {%r1460, %r1459};
	shf.l.wrap.b32 	%r1461, %r1457, %r1458, 30;
	shf.l.wrap.b32 	%r1462, %r1458, %r1457, 30;
	mov.b64 	%rd2181, {%r1462, %r1461};
	xor.b64  	%rd2182, %rd2180, %rd2181;
	shf.l.wrap.b32 	%r1463, %r1457, %r1458, 25;
	shf.l.wrap.b32 	%r1464, %r1458, %r1457, 25;
	mov.b64 	%rd2183, {%r1464, %r1463};
	xor.b64  	%rd2184, %rd2182, %rd2183;
	and.b64  	%rd2185, %rd2153, %rd2116;
	or.b64  	%rd2186, %rd2153, %rd2116;
	and.b64  	%rd2187, %rd2186, %rd2079;
	or.b64  	%rd2188, %rd2187, %rd2185;
	add.s64 	%rd2189, %rd2188, %rd2184;
	add.s64 	%rd2190, %rd2189, %rd2178;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1465,%dummy}, %rd2129;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1466}, %rd2129;
	}
	shf.r.wrap.b32 	%r1467, %r1466, %r1465, 19;
	shf.r.wrap.b32 	%r1468, %r1465, %r1466, 19;
	mov.b64 	%rd2191, {%r1468, %r1467};
	shf.l.wrap.b32 	%r1469, %r1465, %r1466, 3;
	shf.l.wrap.b32 	%r1470, %r1466, %r1465, 3;
	mov.b64 	%rd2192, {%r1470, %r1469};
	xor.b64  	%rd2193, %rd2191, %rd2192;
	shr.u64 	%rd2194, %rd2129, 6;
	xor.b64  	%rd2195, %rd2193, %rd2194;
	shf.r.wrap.b32 	%r1471, %r1128, %r1127, 1;
	shf.r.wrap.b32 	%r1472, %r1127, %r1128, 1;
	mov.b64 	%rd2196, {%r1472, %r1471};
	shf.r.wrap.b32 	%r1473, %r1128, %r1127, 8;
	shf.r.wrap.b32 	%r1474, %r1127, %r1128, 8;
	mov.b64 	%rd2197, {%r1474, %r1473};
	xor.b64  	%rd2198, %rd2196, %rd2197;
	shr.u64 	%rd2199, %rd1648, 7;
	xor.b64  	%rd2200, %rd2198, %rd2199;
	add.s64 	%rd2201, %rd2195, %rd1611;
	add.s64 	%rd2202, %rd2201, %rd1944;
	add.s64 	%rd2203, %rd2202, %rd2200;
	add.s64 	%rd2204, %rd2203, %rd2068;
	xor.b64  	%rd2205, %rd2142, %rd2105;
	and.b64  	%rd2206, %rd2179, %rd2205;
	xor.b64  	%rd2207, %rd2206, %rd2105;
	add.s64 	%rd2208, %rd2204, %rd2207;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1475,%dummy}, %rd2179;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1476}, %rd2179;
	}
	shf.r.wrap.b32 	%r1477, %r1476, %r1475, 14;
	shf.r.wrap.b32 	%r1478, %r1475, %r1476, 14;
	mov.b64 	%rd2209, {%r1478, %r1477};
	shf.r.wrap.b32 	%r1479, %r1476, %r1475, 18;
	shf.r.wrap.b32 	%r1480, %r1475, %r1476, 18;
	mov.b64 	%rd2210, {%r1480, %r1479};
	xor.b64  	%rd2211, %rd2209, %rd2210;
	shf.l.wrap.b32 	%r1481, %r1475, %r1476, 23;
	shf.l.wrap.b32 	%r1482, %r1476, %r1475, 23;
	mov.b64 	%rd2212, {%r1482, %r1481};
	xor.b64  	%rd2213, %rd2211, %rd2212;
	add.s64 	%rd2214, %rd2208, %rd2213;
	add.s64 	%rd2215, %rd2214, -8016688836872298968;
	add.s64 	%rd2216, %rd2215, %rd2079;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1483,%dummy}, %rd2190;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1484}, %rd2190;
	}
	shf.r.wrap.b32 	%r1485, %r1484, %r1483, 28;
	shf.r.wrap.b32 	%r1486, %r1483, %r1484, 28;
	mov.b64 	%rd2217, {%r1486, %r1485};
	shf.l.wrap.b32 	%r1487, %r1483, %r1484, 30;
	shf.l.wrap.b32 	%r1488, %r1484, %r1483, 30;
	mov.b64 	%rd2218, {%r1488, %r1487};
	xor.b64  	%rd2219, %rd2217, %rd2218;
	shf.l.wrap.b32 	%r1489, %r1483, %r1484, 25;
	shf.l.wrap.b32 	%r1490, %r1484, %r1483, 25;
	mov.b64 	%rd2220, {%r1490, %r1489};
	xor.b64  	%rd2221, %rd2219, %rd2220;
	and.b64  	%rd2222, %rd2190, %rd2153;
	or.b64  	%rd2223, %rd2190, %rd2153;
	and.b64  	%rd2224, %rd2223, %rd2116;
	or.b64  	%rd2225, %rd2224, %rd2222;
	add.s64 	%rd2226, %rd2225, %rd2221;
	add.s64 	%rd2227, %rd2226, %rd2215;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1491,%dummy}, %rd2166;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1492}, %rd2166;
	}
	shf.r.wrap.b32 	%r1493, %r1492, %r1491, 19;
	shf.r.wrap.b32 	%r1494, %r1491, %r1492, 19;
	mov.b64 	%rd2228, {%r1494, %r1493};
	shf.l.wrap.b32 	%r1495, %r1491, %r1492, 3;
	shf.l.wrap.b32 	%r1496, %r1492, %r1491, 3;
	mov.b64 	%rd2229, {%r1496, %r1495};
	xor.b64  	%rd2230, %rd2228, %rd2229;
	shr.u64 	%rd2231, %rd2166, 6;
	xor.b64  	%rd2232, %rd2230, %rd2231;
	shf.r.wrap.b32 	%r1497, %r1154, %r1153, 1;
	shf.r.wrap.b32 	%r1498, %r1153, %r1154, 1;
	mov.b64 	%rd2233, {%r1498, %r1497};
	shf.r.wrap.b32 	%r1499, %r1154, %r1153, 8;
	shf.r.wrap.b32 	%r1500, %r1153, %r1154, 8;
	mov.b64 	%rd2234, {%r1500, %r1499};
	xor.b64  	%rd2235, %rd2233, %rd2234;
	shr.u64 	%rd2236, %rd1685, 7;
	xor.b64  	%rd2237, %rd2235, %rd2236;
	add.s64 	%rd2238, %rd2232, %rd1648;
	add.s64 	%rd2239, %rd2238, %rd1981;
	add.s64 	%rd2240, %rd2239, %rd2237;
	add.s64 	%rd2241, %rd2240, %rd2105;
	xor.b64  	%rd2242, %rd2179, %rd2142;
	and.b64  	%rd2243, %rd2216, %rd2242;
	xor.b64  	%rd2244, %rd2243, %rd2142;
	add.s64 	%rd2245, %rd2241, %rd2244;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1501,%dummy}, %rd2216;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1502}, %rd2216;
	}
	shf.r.wrap.b32 	%r1503, %r1502, %r1501, 14;
	shf.r.wrap.b32 	%r1504, %r1501, %r1502, 14;
	mov.b64 	%rd2246, {%r1504, %r1503};
	shf.r.wrap.b32 	%r1505, %r1502, %r1501, 18;
	shf.r.wrap.b32 	%r1506, %r1501, %r1502, 18;
	mov.b64 	%rd2247, {%r1506, %r1505};
	xor.b64  	%rd2248, %rd2246, %rd2247;
	shf.l.wrap.b32 	%r1507, %r1501, %r1502, 23;
	shf.l.wrap.b32 	%r1508, %r1502, %r1501, 23;
	mov.b64 	%rd2249, {%r1508, %r1507};
	xor.b64  	%rd2250, %rd2248, %rd2249;
	add.s64 	%rd2251, %rd2245, %rd2250;
	add.s64 	%rd2252, %rd2251, -6606660893046293015;
	add.s64 	%rd2253, %rd2252, %rd2116;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1509,%dummy}, %rd2227;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1510}, %rd2227;
	}
	shf.r.wrap.b32 	%r1511, %r1510, %r1509, 28;
	shf.r.wrap.b32 	%r1512, %r1509, %r1510, 28;
	mov.b64 	%rd2254, {%r1512, %r1511};
	shf.l.wrap.b32 	%r1513, %r1509, %r1510, 30;
	shf.l.wrap.b32 	%r1514, %r1510, %r1509, 30;
	mov.b64 	%rd2255, {%r1514, %r1513};
	xor.b64  	%rd2256, %rd2254, %rd2255;
	shf.l.wrap.b32 	%r1515, %r1509, %r1510, 25;
	shf.l.wrap.b32 	%r1516, %r1510, %r1509, 25;
	mov.b64 	%rd2257, {%r1516, %r1515};
	xor.b64  	%rd2258, %rd2256, %rd2257;
	and.b64  	%rd2259, %rd2227, %rd2190;
	or.b64  	%rd2260, %rd2227, %rd2190;
	and.b64  	%rd2261, %rd2260, %rd2153;
	or.b64  	%rd2262, %rd2261, %rd2259;
	add.s64 	%rd2263, %rd2262, %rd2258;
	add.s64 	%rd2264, %rd2263, %rd2252;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1517,%dummy}, %rd2203;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1518}, %rd2203;
	}
	shf.r.wrap.b32 	%r1519, %r1518, %r1517, 19;
	shf.r.wrap.b32 	%r1520, %r1517, %r1518, 19;
	mov.b64 	%rd2265, {%r1520, %r1519};
	shf.l.wrap.b32 	%r1521, %r1517, %r1518, 3;
	shf.l.wrap.b32 	%r1522, %r1518, %r1517, 3;
	mov.b64 	%rd2266, {%r1522, %r1521};
	xor.b64  	%rd2267, %rd2265, %rd2266;
	shr.u64 	%rd2268, %rd2203, 6;
	xor.b64  	%rd2269, %rd2267, %rd2268;
	shf.r.wrap.b32 	%r1523, %r1180, %r1179, 1;
	shf.r.wrap.b32 	%r1524, %r1179, %r1180, 1;
	mov.b64 	%rd2270, {%r1524, %r1523};
	shf.r.wrap.b32 	%r1525, %r1180, %r1179, 8;
	shf.r.wrap.b32 	%r1526, %r1179, %r1180, 8;
	mov.b64 	%rd2271, {%r1526, %r1525};
	xor.b64  	%rd2272, %rd2270, %rd2271;
	shr.u64 	%rd2273, %rd1722, 7;
	xor.b64  	%rd2274, %rd2272, %rd2273;
	add.s64 	%rd2275, %rd2269, %rd1685;
	add.s64 	%rd2276, %rd2275, %rd2018;
	add.s64 	%rd2277, %rd2276, %rd2274;
	add.s64 	%rd2278, %rd2277, %rd2142;
	xor.b64  	%rd2279, %rd2216, %rd2179;
	and.b64  	%rd2280, %rd2253, %rd2279;
	xor.b64  	%rd2281, %rd2280, %rd2179;
	add.s64 	%rd2282, %rd2278, %rd2281;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1527,%dummy}, %rd2253;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1528}, %rd2253;
	}
	shf.r.wrap.b32 	%r1529, %r1528, %r1527, 14;
	shf.r.wrap.b32 	%r1530, %r1527, %r1528, 14;
	mov.b64 	%rd2283, {%r1530, %r1529};
	shf.r.wrap.b32 	%r1531, %r1528, %r1527, 18;
	shf.r.wrap.b32 	%r1532, %r1527, %r1528, 18;
	mov.b64 	%rd2284, {%r1532, %r1531};
	xor.b64  	%rd2285, %rd2283, %rd2284;
	shf.l.wrap.b32 	%r1533, %r1527, %r1528, 23;
	shf.l.wrap.b32 	%r1534, %r1528, %r1527, 23;
	mov.b64 	%rd2286, {%r1534, %r1533};
	xor.b64  	%rd2287, %rd2285, %rd2286;
	add.s64 	%rd2288, %rd2282, %rd2287;
	add.s64 	%rd2289, %rd2288, -4685533653050689259;
	add.s64 	%rd2290, %rd2289, %rd2153;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1535,%dummy}, %rd2264;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1536}, %rd2264;
	}
	shf.r.wrap.b32 	%r1537, %r1536, %r1535, 28;
	shf.r.wrap.b32 	%r1538, %r1535, %r1536, 28;
	mov.b64 	%rd2291, {%r1538, %r1537};
	shf.l.wrap.b32 	%r1539, %r1535, %r1536, 30;
	shf.l.wrap.b32 	%r1540, %r1536, %r1535, 30;
	mov.b64 	%rd2292, {%r1540, %r1539};
	xor.b64  	%rd2293, %rd2291, %rd2292;
	shf.l.wrap.b32 	%r1541, %r1535, %r1536, 25;
	shf.l.wrap.b32 	%r1542, %r1536, %r1535, 25;
	mov.b64 	%rd2294, {%r1542, %r1541};
	xor.b64  	%rd2295, %rd2293, %rd2294;
	and.b64  	%rd2296, %rd2264, %rd2227;
	or.b64  	%rd2297, %rd2264, %rd2227;
	and.b64  	%rd2298, %rd2297, %rd2190;
	or.b64  	%rd2299, %rd2298, %rd2296;
	add.s64 	%rd2300, %rd2299, %rd2295;
	add.s64 	%rd2301, %rd2300, %rd2289;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1543,%dummy}, %rd2240;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1544}, %rd2240;
	}
	shf.r.wrap.b32 	%r1545, %r1544, %r1543, 19;
	shf.r.wrap.b32 	%r1546, %r1543, %r1544, 19;
	mov.b64 	%rd2302, {%r1546, %r1545};
	shf.l.wrap.b32 	%r1547, %r1543, %r1544, 3;
	shf.l.wrap.b32 	%r1548, %r1544, %r1543, 3;
	mov.b64 	%rd2303, {%r1548, %r1547};
	xor.b64  	%rd2304, %rd2302, %rd2303;
	shr.u64 	%rd2305, %rd2240, 6;
	xor.b64  	%rd2306, %rd2304, %rd2305;
	shf.r.wrap.b32 	%r1549, %r1206, %r1205, 1;
	shf.r.wrap.b32 	%r1550, %r1205, %r1206, 1;
	mov.b64 	%rd2307, {%r1550, %r1549};
	shf.r.wrap.b32 	%r1551, %r1206, %r1205, 8;
	shf.r.wrap.b32 	%r1552, %r1205, %r1206, 8;
	mov.b64 	%rd2308, {%r1552, %r1551};
	xor.b64  	%rd2309, %rd2307, %rd2308;
	shr.u64 	%rd2310, %rd1759, 7;
	xor.b64  	%rd2311, %rd2309, %rd2310;
	add.s64 	%rd2312, %rd2306, %rd1722;
	add.s64 	%rd2313, %rd2312, %rd2055;
	add.s64 	%rd2314, %rd2313, %rd2311;
	add.s64 	%rd2315, %rd2314, %rd2179;
	xor.b64  	%rd2316, %rd2253, %rd2216;
	and.b64  	%rd2317, %rd2290, %rd2316;
	xor.b64  	%rd2318, %rd2317, %rd2216;
	add.s64 	%rd2319, %rd2315, %rd2318;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1553,%dummy}, %rd2290;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1554}, %rd2290;
	}
	shf.r.wrap.b32 	%r1555, %r1554, %r1553, 14;
	shf.r.wrap.b32 	%r1556, %r1553, %r1554, 14;
	mov.b64 	%rd2320, {%r1556, %r1555};
	shf.r.wrap.b32 	%r1557, %r1554, %r1553, 18;
	shf.r.wrap.b32 	%r1558, %r1553, %r1554, 18;
	mov.b64 	%rd2321, {%r1558, %r1557};
	xor.b64  	%rd2322, %rd2320, %rd2321;
	shf.l.wrap.b32 	%r1559, %r1553, %r1554, 23;
	shf.l.wrap.b32 	%r1560, %r1554, %r1553, 23;
	mov.b64 	%rd2323, {%r1560, %r1559};
	xor.b64  	%rd2324, %rd2322, %rd2323;
	add.s64 	%rd2325, %rd2319, %rd2324;
	add.s64 	%rd2326, %rd2325, -4147400797238176981;
	add.s64 	%rd2327, %rd2326, %rd2190;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1561,%dummy}, %rd2301;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1562}, %rd2301;
	}
	shf.r.wrap.b32 	%r1563, %r1562, %r1561, 28;
	shf.r.wrap.b32 	%r1564, %r1561, %r1562, 28;
	mov.b64 	%rd2328, {%r1564, %r1563};
	shf.l.wrap.b32 	%r1565, %r1561, %r1562, 30;
	shf.l.wrap.b32 	%r1566, %r1562, %r1561, 30;
	mov.b64 	%rd2329, {%r1566, %r1565};
	xor.b64  	%rd2330, %rd2328, %rd2329;
	shf.l.wrap.b32 	%r1567, %r1561, %r1562, 25;
	shf.l.wrap.b32 	%r1568, %r1562, %r1561, 25;
	mov.b64 	%rd2331, {%r1568, %r1567};
	xor.b64  	%rd2332, %rd2330, %rd2331;
	and.b64  	%rd2333, %rd2301, %rd2264;
	or.b64  	%rd2334, %rd2301, %rd2264;
	and.b64  	%rd2335, %rd2334, %rd2227;
	or.b64  	%rd2336, %rd2335, %rd2333;
	add.s64 	%rd2337, %rd2336, %rd2332;
	add.s64 	%rd2338, %rd2337, %rd2326;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1569,%dummy}, %rd2277;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1570}, %rd2277;
	}
	shf.r.wrap.b32 	%r1571, %r1570, %r1569, 19;
	shf.r.wrap.b32 	%r1572, %r1569, %r1570, 19;
	mov.b64 	%rd2339, {%r1572, %r1571};
	shf.l.wrap.b32 	%r1573, %r1569, %r1570, 3;
	shf.l.wrap.b32 	%r1574, %r1570, %r1569, 3;
	mov.b64 	%rd2340, {%r1574, %r1573};
	xor.b64  	%rd2341, %rd2339, %rd2340;
	shr.u64 	%rd2342, %rd2277, 6;
	xor.b64  	%rd2343, %rd2341, %rd2342;
	shf.r.wrap.b32 	%r1575, %r1232, %r1231, 1;
	shf.r.wrap.b32 	%r1576, %r1231, %r1232, 1;
	mov.b64 	%rd2344, {%r1576, %r1575};
	shf.r.wrap.b32 	%r1577, %r1232, %r1231, 8;
	shf.r.wrap.b32 	%r1578, %r1231, %r1232, 8;
	mov.b64 	%rd2345, {%r1578, %r1577};
	xor.b64  	%rd2346, %rd2344, %rd2345;
	shr.u64 	%rd2347, %rd1796, 7;
	xor.b64  	%rd2348, %rd2346, %rd2347;
	add.s64 	%rd2349, %rd2343, %rd1759;
	add.s64 	%rd2350, %rd2349, %rd2092;
	add.s64 	%rd2351, %rd2350, %rd2348;
	add.s64 	%rd2352, %rd2351, %rd2216;
	xor.b64  	%rd2353, %rd2290, %rd2253;
	and.b64  	%rd2354, %rd2327, %rd2353;
	xor.b64  	%rd2355, %rd2354, %rd2253;
	add.s64 	%rd2356, %rd2352, %rd2355;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1579,%dummy}, %rd2327;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1580}, %rd2327;
	}
	shf.r.wrap.b32 	%r1581, %r1580, %r1579, 14;
	shf.r.wrap.b32 	%r1582, %r1579, %r1580, 14;
	mov.b64 	%rd2357, {%r1582, %r1581};
	shf.r.wrap.b32 	%r1583, %r1580, %r1579, 18;
	shf.r.wrap.b32 	%r1584, %r1579, %r1580, 18;
	mov.b64 	%rd2358, {%r1584, %r1583};
	xor.b64  	%rd2359, %rd2357, %rd2358;
	shf.l.wrap.b32 	%r1585, %r1579, %r1580, 23;
	shf.l.wrap.b32 	%r1586, %r1580, %r1579, 23;
	mov.b64 	%rd2360, {%r1586, %r1585};
	xor.b64  	%rd2361, %rd2359, %rd2360;
	add.s64 	%rd2362, %rd2356, %rd2361;
	add.s64 	%rd2363, %rd2362, -3880063495543823972;
	add.s64 	%rd2364, %rd2363, %rd2227;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1587,%dummy}, %rd2338;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1588}, %rd2338;
	}
	shf.r.wrap.b32 	%r1589, %r1588, %r1587, 28;
	shf.r.wrap.b32 	%r1590, %r1587, %r1588, 28;
	mov.b64 	%rd2365, {%r1590, %r1589};
	shf.l.wrap.b32 	%r1591, %r1587, %r1588, 30;
	shf.l.wrap.b32 	%r1592, %r1588, %r1587, 30;
	mov.b64 	%rd2366, {%r1592, %r1591};
	xor.b64  	%rd2367, %rd2365, %rd2366;
	shf.l.wrap.b32 	%r1593, %r1587, %r1588, 25;
	shf.l.wrap.b32 	%r1594, %r1588, %r1587, 25;
	mov.b64 	%rd2368, {%r1594, %r1593};
	xor.b64  	%rd2369, %rd2367, %rd2368;
	and.b64  	%rd2370, %rd2338, %rd2301;
	or.b64  	%rd2371, %rd2338, %rd2301;
	and.b64  	%rd2372, %rd2371, %rd2264;
	or.b64  	%rd2373, %rd2372, %rd2370;
	add.s64 	%rd2374, %rd2373, %rd2369;
	add.s64 	%rd2375, %rd2374, %rd2363;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1595,%dummy}, %rd2314;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1596}, %rd2314;
	}
	shf.r.wrap.b32 	%r1597, %r1596, %r1595, 19;
	shf.r.wrap.b32 	%r1598, %r1595, %r1596, 19;
	mov.b64 	%rd2376, {%r1598, %r1597};
	shf.l.wrap.b32 	%r1599, %r1595, %r1596, 3;
	shf.l.wrap.b32 	%r1600, %r1596, %r1595, 3;
	mov.b64 	%rd2377, {%r1600, %r1599};
	xor.b64  	%rd2378, %rd2376, %rd2377;
	shr.u64 	%rd2379, %rd2314, 6;
	xor.b64  	%rd2380, %rd2378, %rd2379;
	shf.r.wrap.b32 	%r1601, %r1258, %r1257, 1;
	shf.r.wrap.b32 	%r1602, %r1257, %r1258, 1;
	mov.b64 	%rd2381, {%r1602, %r1601};
	shf.r.wrap.b32 	%r1603, %r1258, %r1257, 8;
	shf.r.wrap.b32 	%r1604, %r1257, %r1258, 8;
	mov.b64 	%rd2382, {%r1604, %r1603};
	xor.b64  	%rd2383, %rd2381, %rd2382;
	shr.u64 	%rd2384, %rd1833, 7;
	xor.b64  	%rd2385, %rd2383, %rd2384;
	add.s64 	%rd2386, %rd2380, %rd1796;
	add.s64 	%rd2387, %rd2386, %rd2129;
	add.s64 	%rd2388, %rd2387, %rd2385;
	add.s64 	%rd2389, %rd2388, %rd2253;
	xor.b64  	%rd2390, %rd2327, %rd2290;
	and.b64  	%rd2391, %rd2364, %rd2390;
	xor.b64  	%rd2392, %rd2391, %rd2290;
	add.s64 	%rd2393, %rd2389, %rd2392;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1605,%dummy}, %rd2364;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1606}, %rd2364;
	}
	shf.r.wrap.b32 	%r1607, %r1606, %r1605, 14;
	shf.r.wrap.b32 	%r1608, %r1605, %r1606, 14;
	mov.b64 	%rd2394, {%r1608, %r1607};
	shf.r.wrap.b32 	%r1609, %r1606, %r1605, 18;
	shf.r.wrap.b32 	%r1610, %r1605, %r1606, 18;
	mov.b64 	%rd2395, {%r1610, %r1609};
	xor.b64  	%rd2396, %rd2394, %rd2395;
	shf.l.wrap.b32 	%r1611, %r1605, %r1606, 23;
	shf.l.wrap.b32 	%r1612, %r1606, %r1605, 23;
	mov.b64 	%rd2397, {%r1612, %r1611};
	xor.b64  	%rd2398, %rd2396, %rd2397;
	add.s64 	%rd2399, %rd2393, %rd2398;
	add.s64 	%rd2400, %rd2399, -3348786107499101689;
	add.s64 	%rd2401, %rd2400, %rd2264;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1613,%dummy}, %rd2375;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1614}, %rd2375;
	}
	shf.r.wrap.b32 	%r1615, %r1614, %r1613, 28;
	shf.r.wrap.b32 	%r1616, %r1613, %r1614, 28;
	mov.b64 	%rd2402, {%r1616, %r1615};
	shf.l.wrap.b32 	%r1617, %r1613, %r1614, 30;
	shf.l.wrap.b32 	%r1618, %r1614, %r1613, 30;
	mov.b64 	%rd2403, {%r1618, %r1617};
	xor.b64  	%rd2404, %rd2402, %rd2403;
	shf.l.wrap.b32 	%r1619, %r1613, %r1614, 25;
	shf.l.wrap.b32 	%r1620, %r1614, %r1613, 25;
	mov.b64 	%rd2405, {%r1620, %r1619};
	xor.b64  	%rd2406, %rd2404, %rd2405;
	and.b64  	%rd2407, %rd2375, %rd2338;
	or.b64  	%rd2408, %rd2375, %rd2338;
	and.b64  	%rd2409, %rd2408, %rd2301;
	or.b64  	%rd2410, %rd2409, %rd2407;
	add.s64 	%rd2411, %rd2410, %rd2406;
	add.s64 	%rd2412, %rd2411, %rd2400;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1621,%dummy}, %rd2351;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1622}, %rd2351;
	}
	shf.r.wrap.b32 	%r1623, %r1622, %r1621, 19;
	shf.r.wrap.b32 	%r1624, %r1621, %r1622, 19;
	mov.b64 	%rd2413, {%r1624, %r1623};
	shf.l.wrap.b32 	%r1625, %r1621, %r1622, 3;
	shf.l.wrap.b32 	%r1626, %r1622, %r1621, 3;
	mov.b64 	%rd2414, {%r1626, %r1625};
	xor.b64  	%rd2415, %rd2413, %rd2414;
	shr.u64 	%rd2416, %rd2351, 6;
	xor.b64  	%rd2417, %rd2415, %rd2416;
	shf.r.wrap.b32 	%r1627, %r1284, %r1283, 1;
	shf.r.wrap.b32 	%r1628, %r1283, %r1284, 1;
	mov.b64 	%rd2418, {%r1628, %r1627};
	shf.r.wrap.b32 	%r1629, %r1284, %r1283, 8;
	shf.r.wrap.b32 	%r1630, %r1283, %r1284, 8;
	mov.b64 	%rd2419, {%r1630, %r1629};
	xor.b64  	%rd2420, %rd2418, %rd2419;
	shr.u64 	%rd2421, %rd1870, 7;
	xor.b64  	%rd2422, %rd2420, %rd2421;
	add.s64 	%rd2423, %rd2417, %rd1833;
	add.s64 	%rd2424, %rd2423, %rd2166;
	add.s64 	%rd2425, %rd2424, %rd2422;
	add.s64 	%rd2426, %rd2425, %rd2290;
	xor.b64  	%rd2427, %rd2364, %rd2327;
	and.b64  	%rd2428, %rd2401, %rd2427;
	xor.b64  	%rd2429, %rd2428, %rd2327;
	add.s64 	%rd2430, %rd2426, %rd2429;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1631,%dummy}, %rd2401;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1632}, %rd2401;
	}
	shf.r.wrap.b32 	%r1633, %r1632, %r1631, 14;
	shf.r.wrap.b32 	%r1634, %r1631, %r1632, 14;
	mov.b64 	%rd2431, {%r1634, %r1633};
	shf.r.wrap.b32 	%r1635, %r1632, %r1631, 18;
	shf.r.wrap.b32 	%r1636, %r1631, %r1632, 18;
	mov.b64 	%rd2432, {%r1636, %r1635};
	xor.b64  	%rd2433, %rd2431, %rd2432;
	shf.l.wrap.b32 	%r1637, %r1631, %r1632, 23;
	shf.l.wrap.b32 	%r1638, %r1632, %r1631, 23;
	mov.b64 	%rd2434, {%r1638, %r1637};
	xor.b64  	%rd2435, %rd2433, %rd2434;
	add.s64 	%rd2436, %rd2430, %rd2435;
	add.s64 	%rd2437, %rd2436, -1523767162380948706;
	add.s64 	%rd2438, %rd2437, %rd2301;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1639,%dummy}, %rd2412;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1640}, %rd2412;
	}
	shf.r.wrap.b32 	%r1641, %r1640, %r1639, 28;
	shf.r.wrap.b32 	%r1642, %r1639, %r1640, 28;
	mov.b64 	%rd2439, {%r1642, %r1641};
	shf.l.wrap.b32 	%r1643, %r1639, %r1640, 30;
	shf.l.wrap.b32 	%r1644, %r1640, %r1639, 30;
	mov.b64 	%rd2440, {%r1644, %r1643};
	xor.b64  	%rd2441, %rd2439, %rd2440;
	shf.l.wrap.b32 	%r1645, %r1639, %r1640, 25;
	shf.l.wrap.b32 	%r1646, %r1640, %r1639, 25;
	mov.b64 	%rd2442, {%r1646, %r1645};
	xor.b64  	%rd2443, %rd2441, %rd2442;
	and.b64  	%rd2444, %rd2412, %rd2375;
	or.b64  	%rd2445, %rd2412, %rd2375;
	and.b64  	%rd2446, %rd2445, %rd2338;
	or.b64  	%rd2447, %rd2446, %rd2444;
	add.s64 	%rd2448, %rd2447, %rd2443;
	add.s64 	%rd2449, %rd2448, %rd2437;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1647,%dummy}, %rd2388;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1648}, %rd2388;
	}
	shf.r.wrap.b32 	%r1649, %r1648, %r1647, 19;
	shf.r.wrap.b32 	%r1650, %r1647, %r1648, 19;
	mov.b64 	%rd2450, {%r1650, %r1649};
	shf.l.wrap.b32 	%r1651, %r1647, %r1648, 3;
	shf.l.wrap.b32 	%r1652, %r1648, %r1647, 3;
	mov.b64 	%rd2451, {%r1652, %r1651};
	xor.b64  	%rd2452, %rd2450, %rd2451;
	shr.u64 	%rd2453, %rd2388, 6;
	xor.b64  	%rd2454, %rd2452, %rd2453;
	shf.r.wrap.b32 	%r1653, %r1310, %r1309, 1;
	shf.r.wrap.b32 	%r1654, %r1309, %r1310, 1;
	mov.b64 	%rd2455, {%r1654, %r1653};
	shf.r.wrap.b32 	%r1655, %r1310, %r1309, 8;
	shf.r.wrap.b32 	%r1656, %r1309, %r1310, 8;
	mov.b64 	%rd2456, {%r1656, %r1655};
	xor.b64  	%rd2457, %rd2455, %rd2456;
	shr.u64 	%rd2458, %rd1907, 7;
	xor.b64  	%rd2459, %rd2457, %rd2458;
	add.s64 	%rd2460, %rd2454, %rd1870;
	add.s64 	%rd2461, %rd2460, %rd2203;
	add.s64 	%rd2462, %rd2461, %rd2459;
	add.s64 	%rd2463, %rd2462, %rd2327;
	xor.b64  	%rd2464, %rd2401, %rd2364;
	and.b64  	%rd2465, %rd2438, %rd2464;
	xor.b64  	%rd2466, %rd2465, %rd2364;
	add.s64 	%rd2467, %rd2463, %rd2466;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1657,%dummy}, %rd2438;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1658}, %rd2438;
	}
	shf.r.wrap.b32 	%r1659, %r1658, %r1657, 14;
	shf.r.wrap.b32 	%r1660, %r1657, %r1658, 14;
	mov.b64 	%rd2468, {%r1660, %r1659};
	shf.r.wrap.b32 	%r1661, %r1658, %r1657, 18;
	shf.r.wrap.b32 	%r1662, %r1657, %r1658, 18;
	mov.b64 	%rd2469, {%r1662, %r1661};
	xor.b64  	%rd2470, %rd2468, %rd2469;
	shf.l.wrap.b32 	%r1663, %r1657, %r1658, 23;
	shf.l.wrap.b32 	%r1664, %r1658, %r1657, 23;
	mov.b64 	%rd2471, {%r1664, %r1663};
	xor.b64  	%rd2472, %rd2470, %rd2471;
	add.s64 	%rd2473, %rd2467, %rd2472;
	add.s64 	%rd2474, %rd2473, -757361751448694408;
	add.s64 	%rd2475, %rd2474, %rd2338;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1665,%dummy}, %rd2449;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1666}, %rd2449;
	}
	shf.r.wrap.b32 	%r1667, %r1666, %r1665, 28;
	shf.r.wrap.b32 	%r1668, %r1665, %r1666, 28;
	mov.b64 	%rd2476, {%r1668, %r1667};
	shf.l.wrap.b32 	%r1669, %r1665, %r1666, 30;
	shf.l.wrap.b32 	%r1670, %r1666, %r1665, 30;
	mov.b64 	%rd2477, {%r1670, %r1669};
	xor.b64  	%rd2478, %rd2476, %rd2477;
	shf.l.wrap.b32 	%r1671, %r1665, %r1666, 25;
	shf.l.wrap.b32 	%r1672, %r1666, %r1665, 25;
	mov.b64 	%rd2479, {%r1672, %r1671};
	xor.b64  	%rd2480, %rd2478, %rd2479;
	and.b64  	%rd2481, %rd2449, %rd2412;
	or.b64  	%rd2482, %rd2449, %rd2412;
	and.b64  	%rd2483, %rd2482, %rd2375;
	or.b64  	%rd2484, %rd2483, %rd2481;
	add.s64 	%rd2485, %rd2484, %rd2480;
	add.s64 	%rd2486, %rd2485, %rd2474;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1673,%dummy}, %rd2425;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1674}, %rd2425;
	}
	shf.r.wrap.b32 	%r1675, %r1674, %r1673, 19;
	shf.r.wrap.b32 	%r1676, %r1673, %r1674, 19;
	mov.b64 	%rd2487, {%r1676, %r1675};
	shf.l.wrap.b32 	%r1677, %r1673, %r1674, 3;
	shf.l.wrap.b32 	%r1678, %r1674, %r1673, 3;
	mov.b64 	%rd2488, {%r1678, %r1677};
	xor.b64  	%rd2489, %rd2487, %rd2488;
	shr.u64 	%rd2490, %rd2425, 6;
	xor.b64  	%rd2491, %rd2489, %rd2490;
	shf.r.wrap.b32 	%r1679, %r1336, %r1335, 1;
	shf.r.wrap.b32 	%r1680, %r1335, %r1336, 1;
	mov.b64 	%rd2492, {%r1680, %r1679};
	shf.r.wrap.b32 	%r1681, %r1336, %r1335, 8;
	shf.r.wrap.b32 	%r1682, %r1335, %r1336, 8;
	mov.b64 	%rd2493, {%r1682, %r1681};
	xor.b64  	%rd2494, %rd2492, %rd2493;
	shr.u64 	%rd2495, %rd1944, 7;
	xor.b64  	%rd2496, %rd2494, %rd2495;
	add.s64 	%rd2497, %rd2491, %rd1907;
	add.s64 	%rd2498, %rd2497, %rd2240;
	add.s64 	%rd2499, %rd2498, %rd2496;
	add.s64 	%rd2500, %rd2499, %rd2364;
	xor.b64  	%rd2501, %rd2438, %rd2401;
	and.b64  	%rd2502, %rd2475, %rd2501;
	xor.b64  	%rd2503, %rd2502, %rd2401;
	add.s64 	%rd2504, %rd2500, %rd2503;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1683,%dummy}, %rd2475;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1684}, %rd2475;
	}
	shf.r.wrap.b32 	%r1685, %r1684, %r1683, 14;
	shf.r.wrap.b32 	%r1686, %r1683, %r1684, 14;
	mov.b64 	%rd2505, {%r1686, %r1685};
	shf.r.wrap.b32 	%r1687, %r1684, %r1683, 18;
	shf.r.wrap.b32 	%r1688, %r1683, %r1684, 18;
	mov.b64 	%rd2506, {%r1688, %r1687};
	xor.b64  	%rd2507, %rd2505, %rd2506;
	shf.l.wrap.b32 	%r1689, %r1683, %r1684, 23;
	shf.l.wrap.b32 	%r1690, %r1684, %r1683, 23;
	mov.b64 	%rd2508, {%r1690, %r1689};
	xor.b64  	%rd2509, %rd2507, %rd2508;
	add.s64 	%rd2510, %rd2504, %rd2509;
	add.s64 	%rd2511, %rd2510, 500013540394364858;
	add.s64 	%rd2512, %rd2511, %rd2375;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1691,%dummy}, %rd2486;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1692}, %rd2486;
	}
	shf.r.wrap.b32 	%r1693, %r1692, %r1691, 28;
	shf.r.wrap.b32 	%r1694, %r1691, %r1692, 28;
	mov.b64 	%rd2513, {%r1694, %r1693};
	shf.l.wrap.b32 	%r1695, %r1691, %r1692, 30;
	shf.l.wrap.b32 	%r1696, %r1692, %r1691, 30;
	mov.b64 	%rd2514, {%r1696, %r1695};
	xor.b64  	%rd2515, %rd2513, %rd2514;
	shf.l.wrap.b32 	%r1697, %r1691, %r1692, 25;
	shf.l.wrap.b32 	%r1698, %r1692, %r1691, 25;
	mov.b64 	%rd2516, {%r1698, %r1697};
	xor.b64  	%rd2517, %rd2515, %rd2516;
	and.b64  	%rd2518, %rd2486, %rd2449;
	or.b64  	%rd2519, %rd2486, %rd2449;
	and.b64  	%rd2520, %rd2519, %rd2412;
	or.b64  	%rd2521, %rd2520, %rd2518;
	add.s64 	%rd2522, %rd2521, %rd2517;
	add.s64 	%rd2523, %rd2522, %rd2511;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1699,%dummy}, %rd2462;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1700}, %rd2462;
	}
	shf.r.wrap.b32 	%r1701, %r1700, %r1699, 19;
	shf.r.wrap.b32 	%r1702, %r1699, %r1700, 19;
	mov.b64 	%rd2524, {%r1702, %r1701};
	shf.l.wrap.b32 	%r1703, %r1699, %r1700, 3;
	shf.l.wrap.b32 	%r1704, %r1700, %r1699, 3;
	mov.b64 	%rd2525, {%r1704, %r1703};
	xor.b64  	%rd2526, %rd2524, %rd2525;
	shr.u64 	%rd2527, %rd2462, 6;
	xor.b64  	%rd2528, %rd2526, %rd2527;
	shf.r.wrap.b32 	%r1705, %r1362, %r1361, 1;
	shf.r.wrap.b32 	%r1706, %r1361, %r1362, 1;
	mov.b64 	%rd2529, {%r1706, %r1705};
	shf.r.wrap.b32 	%r1707, %r1362, %r1361, 8;
	shf.r.wrap.b32 	%r1708, %r1361, %r1362, 8;
	mov.b64 	%rd2530, {%r1708, %r1707};
	xor.b64  	%rd2531, %rd2529, %rd2530;
	shr.u64 	%rd2532, %rd1981, 7;
	xor.b64  	%rd2533, %rd2531, %rd2532;
	add.s64 	%rd2534, %rd2528, %rd1944;
	add.s64 	%rd2535, %rd2534, %rd2277;
	add.s64 	%rd2536, %rd2535, %rd2533;
	add.s64 	%rd2537, %rd2536, %rd2401;
	xor.b64  	%rd2538, %rd2475, %rd2438;
	and.b64  	%rd2539, %rd2512, %rd2538;
	xor.b64  	%rd2540, %rd2539, %rd2438;
	add.s64 	%rd2541, %rd2537, %rd2540;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1709,%dummy}, %rd2512;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1710}, %rd2512;
	}
	shf.r.wrap.b32 	%r1711, %r1710, %r1709, 14;
	shf.r.wrap.b32 	%r1712, %r1709, %r1710, 14;
	mov.b64 	%rd2542, {%r1712, %r1711};
	shf.r.wrap.b32 	%r1713, %r1710, %r1709, 18;
	shf.r.wrap.b32 	%r1714, %r1709, %r1710, 18;
	mov.b64 	%rd2543, {%r1714, %r1713};
	xor.b64  	%rd2544, %rd2542, %rd2543;
	shf.l.wrap.b32 	%r1715, %r1709, %r1710, 23;
	shf.l.wrap.b32 	%r1716, %r1710, %r1709, 23;
	mov.b64 	%rd2545, {%r1716, %r1715};
	xor.b64  	%rd2546, %rd2544, %rd2545;
	add.s64 	%rd2547, %rd2541, %rd2546;
	add.s64 	%rd2548, %rd2547, 748580250866718886;
	add.s64 	%rd2549, %rd2548, %rd2412;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1717,%dummy}, %rd2523;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1718}, %rd2523;
	}
	shf.r.wrap.b32 	%r1719, %r1718, %r1717, 28;
	shf.r.wrap.b32 	%r1720, %r1717, %r1718, 28;
	mov.b64 	%rd2550, {%r1720, %r1719};
	shf.l.wrap.b32 	%r1721, %r1717, %r1718, 30;
	shf.l.wrap.b32 	%r1722, %r1718, %r1717, 30;
	mov.b64 	%rd2551, {%r1722, %r1721};
	xor.b64  	%rd2552, %rd2550, %rd2551;
	shf.l.wrap.b32 	%r1723, %r1717, %r1718, 25;
	shf.l.wrap.b32 	%r1724, %r1718, %r1717, 25;
	mov.b64 	%rd2553, {%r1724, %r1723};
	xor.b64  	%rd2554, %rd2552, %rd2553;
	and.b64  	%rd2555, %rd2523, %rd2486;
	or.b64  	%rd2556, %rd2523, %rd2486;
	and.b64  	%rd2557, %rd2556, %rd2449;
	or.b64  	%rd2558, %rd2557, %rd2555;
	add.s64 	%rd2559, %rd2558, %rd2554;
	add.s64 	%rd2560, %rd2559, %rd2548;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1725,%dummy}, %rd2499;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1726}, %rd2499;
	}
	shf.r.wrap.b32 	%r1727, %r1726, %r1725, 19;
	shf.r.wrap.b32 	%r1728, %r1725, %r1726, 19;
	mov.b64 	%rd2561, {%r1728, %r1727};
	shf.l.wrap.b32 	%r1729, %r1725, %r1726, 3;
	shf.l.wrap.b32 	%r1730, %r1726, %r1725, 3;
	mov.b64 	%rd2562, {%r1730, %r1729};
	xor.b64  	%rd2563, %rd2561, %rd2562;
	shr.u64 	%rd2564, %rd2499, 6;
	xor.b64  	%rd2565, %rd2563, %rd2564;
	shf.r.wrap.b32 	%r1731, %r1388, %r1387, 1;
	shf.r.wrap.b32 	%r1732, %r1387, %r1388, 1;
	mov.b64 	%rd2566, {%r1732, %r1731};
	shf.r.wrap.b32 	%r1733, %r1388, %r1387, 8;
	shf.r.wrap.b32 	%r1734, %r1387, %r1388, 8;
	mov.b64 	%rd2567, {%r1734, %r1733};
	xor.b64  	%rd2568, %rd2566, %rd2567;
	shr.u64 	%rd2569, %rd2018, 7;
	xor.b64  	%rd2570, %rd2568, %rd2569;
	add.s64 	%rd2571, %rd2565, %rd1981;
	add.s64 	%rd2572, %rd2571, %rd2314;
	add.s64 	%rd2573, %rd2572, %rd2570;
	add.s64 	%rd2574, %rd2573, %rd2438;
	xor.b64  	%rd2575, %rd2512, %rd2475;
	and.b64  	%rd2576, %rd2549, %rd2575;
	xor.b64  	%rd2577, %rd2576, %rd2475;
	add.s64 	%rd2578, %rd2574, %rd2577;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1735,%dummy}, %rd2549;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1736}, %rd2549;
	}
	shf.r.wrap.b32 	%r1737, %r1736, %r1735, 14;
	shf.r.wrap.b32 	%r1738, %r1735, %r1736, 14;
	mov.b64 	%rd2579, {%r1738, %r1737};
	shf.r.wrap.b32 	%r1739, %r1736, %r1735, 18;
	shf.r.wrap.b32 	%r1740, %r1735, %r1736, 18;
	mov.b64 	%rd2580, {%r1740, %r1739};
	xor.b64  	%rd2581, %rd2579, %rd2580;
	shf.l.wrap.b32 	%r1741, %r1735, %r1736, 23;
	shf.l.wrap.b32 	%r1742, %r1736, %r1735, 23;
	mov.b64 	%rd2582, {%r1742, %r1741};
	xor.b64  	%rd2583, %rd2581, %rd2582;
	add.s64 	%rd2584, %rd2578, %rd2583;
	add.s64 	%rd2585, %rd2584, 1242879168328830382;
	add.s64 	%rd2586, %rd2585, %rd2449;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1743,%dummy}, %rd2560;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1744}, %rd2560;
	}
	shf.r.wrap.b32 	%r1745, %r1744, %r1743, 28;
	shf.r.wrap.b32 	%r1746, %r1743, %r1744, 28;
	mov.b64 	%rd2587, {%r1746, %r1745};
	shf.l.wrap.b32 	%r1747, %r1743, %r1744, 30;
	shf.l.wrap.b32 	%r1748, %r1744, %r1743, 30;
	mov.b64 	%rd2588, {%r1748, %r1747};
	xor.b64  	%rd2589, %rd2587, %rd2588;
	shf.l.wrap.b32 	%r1749, %r1743, %r1744, 25;
	shf.l.wrap.b32 	%r1750, %r1744, %r1743, 25;
	mov.b64 	%rd2590, {%r1750, %r1749};
	xor.b64  	%rd2591, %rd2589, %rd2590;
	and.b64  	%rd2592, %rd2560, %rd2523;
	or.b64  	%rd2593, %rd2560, %rd2523;
	and.b64  	%rd2594, %rd2593, %rd2486;
	or.b64  	%rd2595, %rd2594, %rd2592;
	add.s64 	%rd2596, %rd2595, %rd2591;
	add.s64 	%rd2597, %rd2596, %rd2585;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1751,%dummy}, %rd2536;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1752}, %rd2536;
	}
	shf.r.wrap.b32 	%r1753, %r1752, %r1751, 19;
	shf.r.wrap.b32 	%r1754, %r1751, %r1752, 19;
	mov.b64 	%rd2598, {%r1754, %r1753};
	shf.l.wrap.b32 	%r1755, %r1751, %r1752, 3;
	shf.l.wrap.b32 	%r1756, %r1752, %r1751, 3;
	mov.b64 	%rd2599, {%r1756, %r1755};
	xor.b64  	%rd2600, %rd2598, %rd2599;
	shr.u64 	%rd2601, %rd2536, 6;
	xor.b64  	%rd2602, %rd2600, %rd2601;
	shf.r.wrap.b32 	%r1757, %r1414, %r1413, 1;
	shf.r.wrap.b32 	%r1758, %r1413, %r1414, 1;
	mov.b64 	%rd2603, {%r1758, %r1757};
	shf.r.wrap.b32 	%r1759, %r1414, %r1413, 8;
	shf.r.wrap.b32 	%r1760, %r1413, %r1414, 8;
	mov.b64 	%rd2604, {%r1760, %r1759};
	xor.b64  	%rd2605, %rd2603, %rd2604;
	shr.u64 	%rd2606, %rd2055, 7;
	xor.b64  	%rd2607, %rd2605, %rd2606;
	add.s64 	%rd2608, %rd2602, %rd2018;
	add.s64 	%rd2609, %rd2608, %rd2351;
	add.s64 	%rd2610, %rd2609, %rd2607;
	add.s64 	%rd2611, %rd2610, %rd2475;
	xor.b64  	%rd2612, %rd2549, %rd2512;
	and.b64  	%rd2613, %rd2586, %rd2612;
	xor.b64  	%rd2614, %rd2613, %rd2512;
	add.s64 	%rd2615, %rd2611, %rd2614;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1761,%dummy}, %rd2586;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1762}, %rd2586;
	}
	shf.r.wrap.b32 	%r1763, %r1762, %r1761, 14;
	shf.r.wrap.b32 	%r1764, %r1761, %r1762, 14;
	mov.b64 	%rd2616, {%r1764, %r1763};
	shf.r.wrap.b32 	%r1765, %r1762, %r1761, 18;
	shf.r.wrap.b32 	%r1766, %r1761, %r1762, 18;
	mov.b64 	%rd2617, {%r1766, %r1765};
	xor.b64  	%rd2618, %rd2616, %rd2617;
	shf.l.wrap.b32 	%r1767, %r1761, %r1762, 23;
	shf.l.wrap.b32 	%r1768, %r1762, %r1761, 23;
	mov.b64 	%rd2619, {%r1768, %r1767};
	xor.b64  	%rd2620, %rd2618, %rd2619;
	add.s64 	%rd2621, %rd2615, %rd2620;
	add.s64 	%rd2622, %rd2621, 1977374033974150939;
	add.s64 	%rd2623, %rd2622, %rd2486;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1769,%dummy}, %rd2597;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1770}, %rd2597;
	}
	shf.r.wrap.b32 	%r1771, %r1770, %r1769, 28;
	shf.r.wrap.b32 	%r1772, %r1769, %r1770, 28;
	mov.b64 	%rd2624, {%r1772, %r1771};
	shf.l.wrap.b32 	%r1773, %r1769, %r1770, 30;
	shf.l.wrap.b32 	%r1774, %r1770, %r1769, 30;
	mov.b64 	%rd2625, {%r1774, %r1773};
	xor.b64  	%rd2626, %rd2624, %rd2625;
	shf.l.wrap.b32 	%r1775, %r1769, %r1770, 25;
	shf.l.wrap.b32 	%r1776, %r1770, %r1769, 25;
	mov.b64 	%rd2627, {%r1776, %r1775};
	xor.b64  	%rd2628, %rd2626, %rd2627;
	and.b64  	%rd2629, %rd2597, %rd2560;
	or.b64  	%rd2630, %rd2597, %rd2560;
	and.b64  	%rd2631, %rd2630, %rd2523;
	or.b64  	%rd2632, %rd2631, %rd2629;
	add.s64 	%rd2633, %rd2632, %rd2628;
	add.s64 	%rd2634, %rd2633, %rd2622;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1777,%dummy}, %rd2573;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1778}, %rd2573;
	}
	shf.r.wrap.b32 	%r1779, %r1778, %r1777, 19;
	shf.r.wrap.b32 	%r1780, %r1777, %r1778, 19;
	mov.b64 	%rd2635, {%r1780, %r1779};
	shf.l.wrap.b32 	%r1781, %r1777, %r1778, 3;
	shf.l.wrap.b32 	%r1782, %r1778, %r1777, 3;
	mov.b64 	%rd2636, {%r1782, %r1781};
	xor.b64  	%rd2637, %rd2635, %rd2636;
	shr.u64 	%rd2638, %rd2573, 6;
	xor.b64  	%rd2639, %rd2637, %rd2638;
	shf.r.wrap.b32 	%r1783, %r1440, %r1439, 1;
	shf.r.wrap.b32 	%r1784, %r1439, %r1440, 1;
	mov.b64 	%rd2640, {%r1784, %r1783};
	shf.r.wrap.b32 	%r1785, %r1440, %r1439, 8;
	shf.r.wrap.b32 	%r1786, %r1439, %r1440, 8;
	mov.b64 	%rd2641, {%r1786, %r1785};
	xor.b64  	%rd2642, %rd2640, %rd2641;
	shr.u64 	%rd2643, %rd2092, 7;
	xor.b64  	%rd2644, %rd2642, %rd2643;
	add.s64 	%rd2645, %rd2639, %rd2055;
	add.s64 	%rd2646, %rd2645, %rd2388;
	add.s64 	%rd2647, %rd2646, %rd2644;
	add.s64 	%rd2648, %rd2647, %rd2512;
	xor.b64  	%rd2649, %rd2586, %rd2549;
	and.b64  	%rd2650, %rd2623, %rd2649;
	xor.b64  	%rd2651, %rd2650, %rd2549;
	add.s64 	%rd2652, %rd2648, %rd2651;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1787,%dummy}, %rd2623;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1788}, %rd2623;
	}
	shf.r.wrap.b32 	%r1789, %r1788, %r1787, 14;
	shf.r.wrap.b32 	%r1790, %r1787, %r1788, 14;
	mov.b64 	%rd2653, {%r1790, %r1789};
	shf.r.wrap.b32 	%r1791, %r1788, %r1787, 18;
	shf.r.wrap.b32 	%r1792, %r1787, %r1788, 18;
	mov.b64 	%rd2654, {%r1792, %r1791};
	xor.b64  	%rd2655, %rd2653, %rd2654;
	shf.l.wrap.b32 	%r1793, %r1787, %r1788, 23;
	shf.l.wrap.b32 	%r1794, %r1788, %r1787, 23;
	mov.b64 	%rd2656, {%r1794, %r1793};
	xor.b64  	%rd2657, %rd2655, %rd2656;
	add.s64 	%rd2658, %rd2652, %rd2657;
	add.s64 	%rd2659, %rd2658, 2944078676154940804;
	add.s64 	%rd2660, %rd2659, %rd2523;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1795,%dummy}, %rd2634;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1796}, %rd2634;
	}
	shf.r.wrap.b32 	%r1797, %r1796, %r1795, 28;
	shf.r.wrap.b32 	%r1798, %r1795, %r1796, 28;
	mov.b64 	%rd2661, {%r1798, %r1797};
	shf.l.wrap.b32 	%r1799, %r1795, %r1796, 30;
	shf.l.wrap.b32 	%r1800, %r1796, %r1795, 30;
	mov.b64 	%rd2662, {%r1800, %r1799};
	xor.b64  	%rd2663, %rd2661, %rd2662;
	shf.l.wrap.b32 	%r1801, %r1795, %r1796, 25;
	shf.l.wrap.b32 	%r1802, %r1796, %r1795, 25;
	mov.b64 	%rd2664, {%r1802, %r1801};
	xor.b64  	%rd2665, %rd2663, %rd2664;
	and.b64  	%rd2666, %rd2634, %rd2597;
	or.b64  	%rd2667, %rd2634, %rd2597;
	and.b64  	%rd2668, %rd2667, %rd2560;
	or.b64  	%rd2669, %rd2668, %rd2666;
	add.s64 	%rd2670, %rd2669, %rd2665;
	add.s64 	%rd2671, %rd2670, %rd2659;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1803,%dummy}, %rd2610;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1804}, %rd2610;
	}
	shf.r.wrap.b32 	%r1805, %r1804, %r1803, 19;
	shf.r.wrap.b32 	%r1806, %r1803, %r1804, 19;
	mov.b64 	%rd2672, {%r1806, %r1805};
	shf.l.wrap.b32 	%r1807, %r1803, %r1804, 3;
	shf.l.wrap.b32 	%r1808, %r1804, %r1803, 3;
	mov.b64 	%rd2673, {%r1808, %r1807};
	xor.b64  	%rd2674, %rd2672, %rd2673;
	shr.u64 	%rd2675, %rd2610, 6;
	xor.b64  	%rd2676, %rd2674, %rd2675;
	shf.r.wrap.b32 	%r1809, %r1466, %r1465, 1;
	shf.r.wrap.b32 	%r1810, %r1465, %r1466, 1;
	mov.b64 	%rd2677, {%r1810, %r1809};
	shf.r.wrap.b32 	%r1811, %r1466, %r1465, 8;
	shf.r.wrap.b32 	%r1812, %r1465, %r1466, 8;
	mov.b64 	%rd2678, {%r1812, %r1811};
	xor.b64  	%rd2679, %rd2677, %rd2678;
	shr.u64 	%rd2680, %rd2129, 7;
	xor.b64  	%rd2681, %rd2679, %rd2680;
	add.s64 	%rd2682, %rd2676, %rd2092;
	add.s64 	%rd2683, %rd2682, %rd2425;
	add.s64 	%rd2684, %rd2683, %rd2681;
	add.s64 	%rd2685, %rd2684, %rd2549;
	xor.b64  	%rd2686, %rd2623, %rd2586;
	and.b64  	%rd2687, %rd2660, %rd2686;
	xor.b64  	%rd2688, %rd2687, %rd2586;
	add.s64 	%rd2689, %rd2685, %rd2688;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1813,%dummy}, %rd2660;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1814}, %rd2660;
	}
	shf.r.wrap.b32 	%r1815, %r1814, %r1813, 14;
	shf.r.wrap.b32 	%r1816, %r1813, %r1814, 14;
	mov.b64 	%rd2690, {%r1816, %r1815};
	shf.r.wrap.b32 	%r1817, %r1814, %r1813, 18;
	shf.r.wrap.b32 	%r1818, %r1813, %r1814, 18;
	mov.b64 	%rd2691, {%r1818, %r1817};
	xor.b64  	%rd2692, %rd2690, %rd2691;
	shf.l.wrap.b32 	%r1819, %r1813, %r1814, 23;
	shf.l.wrap.b32 	%r1820, %r1814, %r1813, 23;
	mov.b64 	%rd2693, {%r1820, %r1819};
	xor.b64  	%rd2694, %rd2692, %rd2693;
	add.s64 	%rd2695, %rd2689, %rd2694;
	add.s64 	%rd2696, %rd2695, 3659926193048069267;
	add.s64 	%rd2697, %rd2696, %rd2560;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1821,%dummy}, %rd2671;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1822}, %rd2671;
	}
	shf.r.wrap.b32 	%r1823, %r1822, %r1821, 28;
	shf.r.wrap.b32 	%r1824, %r1821, %r1822, 28;
	mov.b64 	%rd2698, {%r1824, %r1823};
	shf.l.wrap.b32 	%r1825, %r1821, %r1822, 30;
	shf.l.wrap.b32 	%r1826, %r1822, %r1821, 30;
	mov.b64 	%rd2699, {%r1826, %r1825};
	xor.b64  	%rd2700, %rd2698, %rd2699;
	shf.l.wrap.b32 	%r1827, %r1821, %r1822, 25;
	shf.l.wrap.b32 	%r1828, %r1822, %r1821, 25;
	mov.b64 	%rd2701, {%r1828, %r1827};
	xor.b64  	%rd2702, %rd2700, %rd2701;
	and.b64  	%rd2703, %rd2671, %rd2634;
	or.b64  	%rd2704, %rd2671, %rd2634;
	and.b64  	%rd2705, %rd2704, %rd2597;
	or.b64  	%rd2706, %rd2705, %rd2703;
	add.s64 	%rd2707, %rd2706, %rd2702;
	add.s64 	%rd2708, %rd2707, %rd2696;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1829,%dummy}, %rd2647;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1830}, %rd2647;
	}
	shf.r.wrap.b32 	%r1831, %r1830, %r1829, 19;
	shf.r.wrap.b32 	%r1832, %r1829, %r1830, 19;
	mov.b64 	%rd2709, {%r1832, %r1831};
	shf.l.wrap.b32 	%r1833, %r1829, %r1830, 3;
	shf.l.wrap.b32 	%r1834, %r1830, %r1829, 3;
	mov.b64 	%rd2710, {%r1834, %r1833};
	xor.b64  	%rd2711, %rd2709, %rd2710;
	shr.u64 	%rd2712, %rd2647, 6;
	xor.b64  	%rd2713, %rd2711, %rd2712;
	shf.r.wrap.b32 	%r1835, %r1492, %r1491, 1;
	shf.r.wrap.b32 	%r1836, %r1491, %r1492, 1;
	mov.b64 	%rd2714, {%r1836, %r1835};
	shf.r.wrap.b32 	%r1837, %r1492, %r1491, 8;
	shf.r.wrap.b32 	%r1838, %r1491, %r1492, 8;
	mov.b64 	%rd2715, {%r1838, %r1837};
	xor.b64  	%rd2716, %rd2714, %rd2715;
	shr.u64 	%rd2717, %rd2166, 7;
	xor.b64  	%rd2718, %rd2716, %rd2717;
	add.s64 	%rd2719, %rd2713, %rd2129;
	add.s64 	%rd2720, %rd2719, %rd2462;
	add.s64 	%rd2721, %rd2720, %rd2718;
	add.s64 	%rd2722, %rd2721, %rd2586;
	xor.b64  	%rd2723, %rd2660, %rd2623;
	and.b64  	%rd2724, %rd2697, %rd2723;
	xor.b64  	%rd2725, %rd2724, %rd2623;
	add.s64 	%rd2726, %rd2722, %rd2725;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1839,%dummy}, %rd2697;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1840}, %rd2697;
	}
	shf.r.wrap.b32 	%r1841, %r1840, %r1839, 14;
	shf.r.wrap.b32 	%r1842, %r1839, %r1840, 14;
	mov.b64 	%rd2727, {%r1842, %r1841};
	shf.r.wrap.b32 	%r1843, %r1840, %r1839, 18;
	shf.r.wrap.b32 	%r1844, %r1839, %r1840, 18;
	mov.b64 	%rd2728, {%r1844, %r1843};
	xor.b64  	%rd2729, %rd2727, %rd2728;
	shf.l.wrap.b32 	%r1845, %r1839, %r1840, 23;
	shf.l.wrap.b32 	%r1846, %r1840, %r1839, 23;
	mov.b64 	%rd2730, {%r1846, %r1845};
	xor.b64  	%rd2731, %rd2729, %rd2730;
	add.s64 	%rd2732, %rd2726, %rd2731;
	add.s64 	%rd2733, %rd2732, 4368137639120453308;
	add.s64 	%rd2734, %rd2733, %rd2597;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1847,%dummy}, %rd2708;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1848}, %rd2708;
	}
	shf.r.wrap.b32 	%r1849, %r1848, %r1847, 28;
	shf.r.wrap.b32 	%r1850, %r1847, %r1848, 28;
	mov.b64 	%rd2735, {%r1850, %r1849};
	shf.l.wrap.b32 	%r1851, %r1847, %r1848, 30;
	shf.l.wrap.b32 	%r1852, %r1848, %r1847, 30;
	mov.b64 	%rd2736, {%r1852, %r1851};
	xor.b64  	%rd2737, %rd2735, %rd2736;
	shf.l.wrap.b32 	%r1853, %r1847, %r1848, 25;
	shf.l.wrap.b32 	%r1854, %r1848, %r1847, 25;
	mov.b64 	%rd2738, {%r1854, %r1853};
	xor.b64  	%rd2739, %rd2737, %rd2738;
	and.b64  	%rd2740, %rd2708, %rd2671;
	or.b64  	%rd2741, %rd2708, %rd2671;
	and.b64  	%rd2742, %rd2741, %rd2634;
	or.b64  	%rd2743, %rd2742, %rd2740;
	add.s64 	%rd2744, %rd2743, %rd2739;
	add.s64 	%rd2745, %rd2744, %rd2733;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1855,%dummy}, %rd2684;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1856}, %rd2684;
	}
	shf.r.wrap.b32 	%r1857, %r1856, %r1855, 19;
	shf.r.wrap.b32 	%r1858, %r1855, %r1856, 19;
	mov.b64 	%rd2746, {%r1858, %r1857};
	shf.l.wrap.b32 	%r1859, %r1855, %r1856, 3;
	shf.l.wrap.b32 	%r1860, %r1856, %r1855, 3;
	mov.b64 	%rd2747, {%r1860, %r1859};
	xor.b64  	%rd2748, %rd2746, %rd2747;
	shr.u64 	%rd2749, %rd2684, 6;
	xor.b64  	%rd2750, %rd2748, %rd2749;
	shf.r.wrap.b32 	%r1861, %r1518, %r1517, 1;
	shf.r.wrap.b32 	%r1862, %r1517, %r1518, 1;
	mov.b64 	%rd2751, {%r1862, %r1861};
	shf.r.wrap.b32 	%r1863, %r1518, %r1517, 8;
	shf.r.wrap.b32 	%r1864, %r1517, %r1518, 8;
	mov.b64 	%rd2752, {%r1864, %r1863};
	xor.b64  	%rd2753, %rd2751, %rd2752;
	shr.u64 	%rd2754, %rd2203, 7;
	xor.b64  	%rd2755, %rd2753, %rd2754;
	add.s64 	%rd2756, %rd2750, %rd2166;
	add.s64 	%rd2757, %rd2756, %rd2499;
	add.s64 	%rd2758, %rd2757, %rd2755;
	add.s64 	%rd2759, %rd2758, %rd2623;
	xor.b64  	%rd2760, %rd2697, %rd2660;
	and.b64  	%rd2761, %rd2734, %rd2760;
	xor.b64  	%rd2762, %rd2761, %rd2660;
	add.s64 	%rd2763, %rd2759, %rd2762;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1865,%dummy}, %rd2734;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1866}, %rd2734;
	}
	shf.r.wrap.b32 	%r1867, %r1866, %r1865, 14;
	shf.r.wrap.b32 	%r1868, %r1865, %r1866, 14;
	mov.b64 	%rd2764, {%r1868, %r1867};
	shf.r.wrap.b32 	%r1869, %r1866, %r1865, 18;
	shf.r.wrap.b32 	%r1870, %r1865, %r1866, 18;
	mov.b64 	%rd2765, {%r1870, %r1869};
	xor.b64  	%rd2766, %rd2764, %rd2765;
	shf.l.wrap.b32 	%r1871, %r1865, %r1866, 23;
	shf.l.wrap.b32 	%r1872, %r1866, %r1865, 23;
	mov.b64 	%rd2767, {%r1872, %r1871};
	xor.b64  	%rd2768, %rd2766, %rd2767;
	add.s64 	%rd2769, %rd2763, %rd2768;
	add.s64 	%rd2770, %rd2769, 4836135668995329356;
	add.s64 	%rd2771, %rd2770, %rd2634;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1873,%dummy}, %rd2745;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1874}, %rd2745;
	}
	shf.r.wrap.b32 	%r1875, %r1874, %r1873, 28;
	shf.r.wrap.b32 	%r1876, %r1873, %r1874, 28;
	mov.b64 	%rd2772, {%r1876, %r1875};
	shf.l.wrap.b32 	%r1877, %r1873, %r1874, 30;
	shf.l.wrap.b32 	%r1878, %r1874, %r1873, 30;
	mov.b64 	%rd2773, {%r1878, %r1877};
	xor.b64  	%rd2774, %rd2772, %rd2773;
	shf.l.wrap.b32 	%r1879, %r1873, %r1874, 25;
	shf.l.wrap.b32 	%r1880, %r1874, %r1873, 25;
	mov.b64 	%rd2775, {%r1880, %r1879};
	xor.b64  	%rd2776, %rd2774, %rd2775;
	and.b64  	%rd2777, %rd2745, %rd2708;
	or.b64  	%rd2778, %rd2745, %rd2708;
	and.b64  	%rd2779, %rd2778, %rd2671;
	or.b64  	%rd2780, %rd2779, %rd2777;
	add.s64 	%rd2781, %rd2780, %rd2776;
	add.s64 	%rd2782, %rd2781, %rd2770;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1881,%dummy}, %rd2721;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1882}, %rd2721;
	}
	shf.r.wrap.b32 	%r1883, %r1882, %r1881, 19;
	shf.r.wrap.b32 	%r1884, %r1881, %r1882, 19;
	mov.b64 	%rd2783, {%r1884, %r1883};
	shf.l.wrap.b32 	%r1885, %r1881, %r1882, 3;
	shf.l.wrap.b32 	%r1886, %r1882, %r1881, 3;
	mov.b64 	%rd2784, {%r1886, %r1885};
	xor.b64  	%rd2785, %rd2783, %rd2784;
	shr.u64 	%rd2786, %rd2721, 6;
	xor.b64  	%rd2787, %rd2785, %rd2786;
	shf.r.wrap.b32 	%r1887, %r1544, %r1543, 1;
	shf.r.wrap.b32 	%r1888, %r1543, %r1544, 1;
	mov.b64 	%rd2788, {%r1888, %r1887};
	shf.r.wrap.b32 	%r1889, %r1544, %r1543, 8;
	shf.r.wrap.b32 	%r1890, %r1543, %r1544, 8;
	mov.b64 	%rd2789, {%r1890, %r1889};
	xor.b64  	%rd2790, %rd2788, %rd2789;
	shr.u64 	%rd2791, %rd2240, 7;
	xor.b64  	%rd2792, %rd2790, %rd2791;
	add.s64 	%rd2793, %rd2787, %rd2203;
	add.s64 	%rd2794, %rd2793, %rd2536;
	add.s64 	%rd2795, %rd2794, %rd2792;
	add.s64 	%rd2796, %rd2795, %rd2660;
	xor.b64  	%rd2797, %rd2734, %rd2697;
	and.b64  	%rd2798, %rd2771, %rd2797;
	xor.b64  	%rd2799, %rd2798, %rd2697;
	add.s64 	%rd2800, %rd2796, %rd2799;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1891,%dummy}, %rd2771;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1892}, %rd2771;
	}
	shf.r.wrap.b32 	%r1893, %r1892, %r1891, 14;
	shf.r.wrap.b32 	%r1894, %r1891, %r1892, 14;
	mov.b64 	%rd2801, {%r1894, %r1893};
	shf.r.wrap.b32 	%r1895, %r1892, %r1891, 18;
	shf.r.wrap.b32 	%r1896, %r1891, %r1892, 18;
	mov.b64 	%rd2802, {%r1896, %r1895};
	xor.b64  	%rd2803, %rd2801, %rd2802;
	shf.l.wrap.b32 	%r1897, %r1891, %r1892, 23;
	shf.l.wrap.b32 	%r1898, %r1892, %r1891, 23;
	mov.b64 	%rd2804, {%r1898, %r1897};
	xor.b64  	%rd2805, %rd2803, %rd2804;
	add.s64 	%rd2806, %rd2800, %rd2805;
	add.s64 	%rd2807, %rd2806, 5532061633213252278;
	add.s64 	%rd14, %rd2807, %rd2671;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1899,%dummy}, %rd2782;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1900}, %rd2782;
	}
	shf.r.wrap.b32 	%r1901, %r1900, %r1899, 28;
	shf.r.wrap.b32 	%r1902, %r1899, %r1900, 28;
	mov.b64 	%rd2808, {%r1902, %r1901};
	shf.l.wrap.b32 	%r1903, %r1899, %r1900, 30;
	shf.l.wrap.b32 	%r1904, %r1900, %r1899, 30;
	mov.b64 	%rd2809, {%r1904, %r1903};
	xor.b64  	%rd2810, %rd2808, %rd2809;
	shf.l.wrap.b32 	%r1905, %r1899, %r1900, 25;
	shf.l.wrap.b32 	%r1906, %r1900, %r1899, 25;
	mov.b64 	%rd2811, {%r1906, %r1905};
	xor.b64  	%rd2812, %rd2810, %rd2811;
	and.b64  	%rd2813, %rd2782, %rd2745;
	or.b64  	%rd2814, %rd2782, %rd2745;
	and.b64  	%rd2815, %rd2814, %rd2708;
	or.b64  	%rd2816, %rd2815, %rd2813;
	add.s64 	%rd2817, %rd2816, %rd2812;
	add.s64 	%rd2818, %rd2817, %rd2807;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1907,%dummy}, %rd2758;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1908}, %rd2758;
	}
	shf.r.wrap.b32 	%r1909, %r1908, %r1907, 19;
	shf.r.wrap.b32 	%r1910, %r1907, %r1908, 19;
	mov.b64 	%rd2819, {%r1910, %r1909};
	shf.l.wrap.b32 	%r1911, %r1907, %r1908, 3;
	shf.l.wrap.b32 	%r1912, %r1908, %r1907, 3;
	mov.b64 	%rd2820, {%r1912, %r1911};
	xor.b64  	%rd2821, %rd2819, %rd2820;
	shr.u64 	%rd2822, %rd2758, 6;
	xor.b64  	%rd2823, %rd2821, %rd2822;
	shf.r.wrap.b32 	%r1913, %r1570, %r1569, 1;
	shf.r.wrap.b32 	%r1914, %r1569, %r1570, 1;
	mov.b64 	%rd2824, {%r1914, %r1913};
	shf.r.wrap.b32 	%r1915, %r1570, %r1569, 8;
	shf.r.wrap.b32 	%r1916, %r1569, %r1570, 8;
	mov.b64 	%rd2825, {%r1916, %r1915};
	xor.b64  	%rd2826, %rd2824, %rd2825;
	shr.u64 	%rd2827, %rd2277, 7;
	xor.b64  	%rd2828, %rd2826, %rd2827;
	add.s64 	%rd2829, %rd2823, %rd2240;
	add.s64 	%rd2830, %rd2829, %rd2573;
	add.s64 	%rd2831, %rd2830, %rd2828;
	add.s64 	%rd2832, %rd2831, %rd2697;
	xor.b64  	%rd2833, %rd2771, %rd2734;
	and.b64  	%rd2834, %rd14, %rd2833;
	xor.b64  	%rd2835, %rd2834, %rd2734;
	add.s64 	%rd2836, %rd2832, %rd2835;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1917,%dummy}, %rd14;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1918}, %rd14;
	}
	shf.r.wrap.b32 	%r1919, %r1918, %r1917, 14;
	shf.r.wrap.b32 	%r1920, %r1917, %r1918, 14;
	mov.b64 	%rd2837, {%r1920, %r1919};
	shf.r.wrap.b32 	%r1921, %r1918, %r1917, 18;
	shf.r.wrap.b32 	%r1922, %r1917, %r1918, 18;
	mov.b64 	%rd2838, {%r1922, %r1921};
	xor.b64  	%rd2839, %rd2837, %rd2838;
	shf.l.wrap.b32 	%r1923, %r1917, %r1918, 23;
	shf.l.wrap.b32 	%r1924, %r1918, %r1917, 23;
	mov.b64 	%rd2840, {%r1924, %r1923};
	xor.b64  	%rd2841, %rd2839, %rd2840;
	add.s64 	%rd2842, %rd2836, %rd2841;
	add.s64 	%rd2843, %rd2842, 6448918945643986474;
	add.s64 	%rd15, %rd2843, %rd2708;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1925,%dummy}, %rd2818;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1926}, %rd2818;
	}
	shf.r.wrap.b32 	%r1927, %r1926, %r1925, 28;
	shf.r.wrap.b32 	%r1928, %r1925, %r1926, 28;
	mov.b64 	%rd2844, {%r1928, %r1927};
	shf.l.wrap.b32 	%r1929, %r1925, %r1926, 30;
	shf.l.wrap.b32 	%r1930, %r1926, %r1925, 30;
	mov.b64 	%rd2845, {%r1930, %r1929};
	xor.b64  	%rd2846, %rd2844, %rd2845;
	shf.l.wrap.b32 	%r1931, %r1925, %r1926, 25;
	shf.l.wrap.b32 	%r1932, %r1926, %r1925, 25;
	mov.b64 	%rd2847, {%r1932, %r1931};
	xor.b64  	%rd2848, %rd2846, %rd2847;
	and.b64  	%rd2849, %rd2818, %rd2782;
	or.b64  	%rd2850, %rd2818, %rd2782;
	and.b64  	%rd2851, %rd2850, %rd2745;
	or.b64  	%rd2852, %rd2851, %rd2849;
	add.s64 	%rd2853, %rd2852, %rd2848;
	add.s64 	%rd2854, %rd2853, %rd2843;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1933,%dummy}, %rd2795;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1934}, %rd2795;
	}
	shf.r.wrap.b32 	%r1935, %r1934, %r1933, 19;
	shf.r.wrap.b32 	%r1936, %r1933, %r1934, 19;
	mov.b64 	%rd2855, {%r1936, %r1935};
	shf.l.wrap.b32 	%r1937, %r1933, %r1934, 3;
	shf.l.wrap.b32 	%r1938, %r1934, %r1933, 3;
	mov.b64 	%rd2856, {%r1938, %r1937};
	xor.b64  	%rd2857, %rd2855, %rd2856;
	shr.u64 	%rd2858, %rd2795, 6;
	xor.b64  	%rd2859, %rd2857, %rd2858;
	shf.r.wrap.b32 	%r1939, %r1596, %r1595, 1;
	shf.r.wrap.b32 	%r1940, %r1595, %r1596, 1;
	mov.b64 	%rd2860, {%r1940, %r1939};
	shf.r.wrap.b32 	%r1941, %r1596, %r1595, 8;
	shf.r.wrap.b32 	%r1942, %r1595, %r1596, 8;
	mov.b64 	%rd2861, {%r1942, %r1941};
	xor.b64  	%rd2862, %rd2860, %rd2861;
	shr.u64 	%rd2863, %rd2314, 7;
	xor.b64  	%rd2864, %rd2862, %rd2863;
	add.s64 	%rd2865, %rd2859, %rd2277;
	add.s64 	%rd2866, %rd2865, %rd2610;
	add.s64 	%rd2867, %rd2866, %rd2864;
	add.s64 	%rd2868, %rd2867, %rd2734;
	xor.b64  	%rd2869, %rd14, %rd2771;
	and.b64  	%rd2870, %rd15, %rd2869;
	xor.b64  	%rd2871, %rd2870, %rd2771;
	add.s64 	%rd2872, %rd2868, %rd2871;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1943,%dummy}, %rd15;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1944}, %rd15;
	}
	shf.r.wrap.b32 	%r1945, %r1944, %r1943, 14;
	shf.r.wrap.b32 	%r1946, %r1943, %r1944, 14;
	mov.b64 	%rd2873, {%r1946, %r1945};
	shf.r.wrap.b32 	%r1947, %r1944, %r1943, 18;
	shf.r.wrap.b32 	%r1948, %r1943, %r1944, 18;
	mov.b64 	%rd2874, {%r1948, %r1947};
	xor.b64  	%rd2875, %rd2873, %rd2874;
	shf.l.wrap.b32 	%r1949, %r1943, %r1944, 23;
	shf.l.wrap.b32 	%r1950, %r1944, %r1943, 23;
	mov.b64 	%rd2876, {%r1950, %r1949};
	xor.b64  	%rd2877, %rd2875, %rd2876;
	add.s64 	%rd2878, %rd2872, %rd2877;
	add.s64 	%rd2879, %rd2878, 6902733635092675308;
	add.s64 	%rd16, %rd2879, %rd2745;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1951,%dummy}, %rd2854;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1952}, %rd2854;
	}
	shf.r.wrap.b32 	%r1953, %r1952, %r1951, 28;
	shf.r.wrap.b32 	%r1954, %r1951, %r1952, 28;
	mov.b64 	%rd2880, {%r1954, %r1953};
	shf.l.wrap.b32 	%r1955, %r1951, %r1952, 30;
	shf.l.wrap.b32 	%r1956, %r1952, %r1951, 30;
	mov.b64 	%rd2881, {%r1956, %r1955};
	xor.b64  	%rd2882, %rd2880, %rd2881;
	shf.l.wrap.b32 	%r1957, %r1951, %r1952, 25;
	shf.l.wrap.b32 	%r1958, %r1952, %r1951, 25;
	mov.b64 	%rd2883, {%r1958, %r1957};
	xor.b64  	%rd2884, %rd2882, %rd2883;
	and.b64  	%rd2885, %rd2854, %rd2818;
	or.b64  	%rd2886, %rd2854, %rd2818;
	and.b64  	%rd2887, %rd2886, %rd2782;
	or.b64  	%rd2888, %rd2887, %rd2885;
	add.s64 	%rd2889, %rd2888, %rd2884;
	add.s64 	%rd2890, %rd2889, %rd2879;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1959,%dummy}, %rd2831;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1960}, %rd2831;
	}
	shf.r.wrap.b32 	%r1961, %r1960, %r1959, 19;
	shf.r.wrap.b32 	%r1962, %r1959, %r1960, 19;
	mov.b64 	%rd2891, {%r1962, %r1961};
	shf.l.wrap.b32 	%r1963, %r1959, %r1960, 3;
	shf.l.wrap.b32 	%r1964, %r1960, %r1959, 3;
	mov.b64 	%rd2892, {%r1964, %r1963};
	xor.b64  	%rd2893, %rd2891, %rd2892;
	shr.u64 	%rd2894, %rd2831, 6;
	xor.b64  	%rd2895, %rd2893, %rd2894;
	shf.r.wrap.b32 	%r1965, %r1622, %r1621, 1;
	shf.r.wrap.b32 	%r1966, %r1621, %r1622, 1;
	mov.b64 	%rd2896, {%r1966, %r1965};
	shf.r.wrap.b32 	%r1967, %r1622, %r1621, 8;
	shf.r.wrap.b32 	%r1968, %r1621, %r1622, 8;
	mov.b64 	%rd2897, {%r1968, %r1967};
	xor.b64  	%rd2898, %rd2896, %rd2897;
	shr.u64 	%rd2899, %rd2351, 7;
	xor.b64  	%rd2900, %rd2898, %rd2899;
	add.s64 	%rd2901, %rd2895, %rd2314;
	add.s64 	%rd2902, %rd2901, %rd2647;
	add.s64 	%rd2903, %rd2902, %rd2900;
	add.s64 	%rd2904, %rd2903, %rd2771;
	xor.b64  	%rd2905, %rd15, %rd14;
	and.b64  	%rd2906, %rd16, %rd2905;
	xor.b64  	%rd2907, %rd2906, %rd14;
	add.s64 	%rd2908, %rd2904, %rd2907;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1969,%dummy}, %rd16;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1970}, %rd16;
	}
	shf.r.wrap.b32 	%r1971, %r1970, %r1969, 14;
	shf.r.wrap.b32 	%r1972, %r1969, %r1970, 14;
	mov.b64 	%rd2909, {%r1972, %r1971};
	shf.r.wrap.b32 	%r1973, %r1970, %r1969, 18;
	shf.r.wrap.b32 	%r1974, %r1969, %r1970, 18;
	mov.b64 	%rd2910, {%r1974, %r1973};
	xor.b64  	%rd2911, %rd2909, %rd2910;
	shf.l.wrap.b32 	%r1975, %r1969, %r1970, 23;
	shf.l.wrap.b32 	%r1976, %r1970, %r1969, 23;
	mov.b64 	%rd2912, {%r1976, %r1975};
	xor.b64  	%rd2913, %rd2911, %rd2912;
	add.s64 	%rd2914, %rd2908, %rd2913;
	add.s64 	%rd2915, %rd2914, 7801388544844847127;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1977,%dummy}, %rd2890;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1978}, %rd2890;
	}
	shf.r.wrap.b32 	%r1979, %r1978, %r1977, 28;
	shf.r.wrap.b32 	%r1980, %r1977, %r1978, 28;
	mov.b64 	%rd2916, {%r1980, %r1979};
	shf.l.wrap.b32 	%r1981, %r1977, %r1978, 30;
	shf.l.wrap.b32 	%r1982, %r1978, %r1977, 30;
	mov.b64 	%rd2917, {%r1982, %r1981};
	xor.b64  	%rd2918, %rd2916, %rd2917;
	shf.l.wrap.b32 	%r1983, %r1977, %r1978, 25;
	shf.l.wrap.b32 	%r1984, %r1978, %r1977, 25;
	mov.b64 	%rd2919, {%r1984, %r1983};
	xor.b64  	%rd2920, %rd2918, %rd2919;
	and.b64  	%rd2921, %rd2890, %rd2854;
	or.b64  	%rd2922, %rd2890, %rd2854;
	and.b64  	%rd2923, %rd2922, %rd2818;
	or.b64  	%rd2924, %rd2923, %rd2921;
	add.s64 	%rd2925, %rd2920, %rd2924;
	add.s64 	%rd2926, %rd2925, %rd2915;
	add.s64 	%rd17, %rd2926, 7640891576956012808;
	add.s64 	%rd18, %rd2890, -4942790177534073029;
	add.s64 	%rd19, %rd2854, 4354685564936845355;
	add.s64 	%rd20, %rd2818, -6534734903238641935;
	add.s64 	%rd2927, %rd2782, %rd2915;
	add.s64 	%rd21, %rd2927, 5840696475078001361;
	add.s64 	%rd22, %rd16, -7276294671716946913;
	add.s64 	%rd23, %rd15, 2270897969802886507;
	add.s64 	%rd24, %rd14, 6620516959819538809;
	@%p1 bra 	$L__BB1_9;

	mul.lo.s64 	%rd2928, %rd2, 56;
	add.s64 	%rd9986, %rd148, %rd2928;
	mov.u32 	%r1985, 0;
	mov.u64 	%rd9987, %rd1;
	mov.u32 	%r7000, %r1985;

$L__BB1_8:
	ld.global.u64 	%rd2929, [%rd9986];
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1986, %temp}, %rd2929;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1987}, %rd2929;
	}
	mov.u32 	%r1988, 291;
	prmt.b32 	%r1990, %r1986, %r1985, %r1988;
	prmt.b32 	%r1991, %r1987, %r1985, %r1988;
	mov.b64 	%rd2930, {%r1991, %r1990};
	xor.b64  	%rd2931, %rd2930, 6655295901103053916;
	st.local.u64 	[%rd9987], %rd2931;
	add.s64 	%rd9987, %rd9987, 8;
	add.s64 	%rd9986, %rd9986, 8;
	add.s32 	%r7000, %r7000, 1;
	setp.lt.u32 	%p6, %r7000, %r2;
	@%p6 bra 	$L__BB1_8;

$L__BB1_9:
	setp.gt.u32 	%p7, %r7000, 15;
	@%p7 bra 	$L__BB1_12;

	mul.wide.u32 	%rd2932, %r7000, 8;
	add.s64 	%rd9988, %rd1, %rd2932;

$L__BB1_11:
	mov.u64 	%rd2933, 6655295901103053916;
	st.local.u64 	[%rd9988], %rd2933;
	add.s64 	%rd9988, %rd9988, 8;
	add.s32 	%r7000, %r7000, 1;
	setp.lt.u32 	%p8, %r7000, 16;
	@%p8 bra 	$L__BB1_11;

$L__BB1_12:
	ld.local.v2.u64 	{%rd2949, %rd2950}, [%rd1];
	mov.u64 	%rd2948, 0;
	add.s64 	%rd2953, %rd12, %rd2949;
	add.s64 	%rd2954, %rd2953, -4263291710961585108;
	add.s64 	%rd2955, %rd13, %rd2953;
	and.b64  	%rd2956, %rd2954, -3887949035690463538;
	xor.b64  	%rd2957, %rd2956, -7276294671716946913;
	add.s64 	%rd2958, %rd2950, %rd2957;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1992,%dummy}, %rd2954;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1993}, %rd2954;
	}
	shf.r.wrap.b32 	%r1994, %r1993, %r1992, 14;
	shf.r.wrap.b32 	%r1995, %r1992, %r1993, 14;
	mov.b64 	%rd2959, {%r1995, %r1994};
	shf.r.wrap.b32 	%r1996, %r1993, %r1992, 18;
	shf.r.wrap.b32 	%r1997, %r1992, %r1993, 18;
	mov.b64 	%rd2960, {%r1997, %r1996};
	xor.b64  	%rd2961, %rd2959, %rd2960;
	shf.l.wrap.b32 	%r1998, %r1992, %r1993, 23;
	shf.l.wrap.b32 	%r1999, %r1993, %r1992, 23;
	mov.b64 	%rd2962, {%r1999, %r1998};
	xor.b64  	%rd2963, %rd2961, %rd2962;
	add.s64 	%rd2964, %rd2958, %rd2963;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2000,%dummy}, %rd2955;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2001}, %rd2955;
	}
	shf.r.wrap.b32 	%r2002, %r2001, %r2000, 28;
	shf.r.wrap.b32 	%r2003, %r2000, %r2001, 28;
	mov.b64 	%rd2965, {%r2003, %r2002};
	shf.l.wrap.b32 	%r2004, %r2000, %r2001, 30;
	shf.l.wrap.b32 	%r2005, %r2001, %r2000, 30;
	mov.b64 	%rd2966, {%r2005, %r2004};
	xor.b64  	%rd2967, %rd2965, %rd2966;
	shf.l.wrap.b32 	%r2006, %r2000, %r2001, 25;
	shf.l.wrap.b32 	%r2007, %r2001, %r2000, 25;
	mov.b64 	%rd2968, {%r2007, %r2006};
	xor.b64  	%rd2969, %rd2967, %rd2968;
	and.b64  	%rd2970, %rd2955, -3355664534840381901;
	or.b64  	%rd2971, %rd2970, 3026882967131160840;
	add.s64 	%rd2972, %rd2971, %rd2969;
	add.s64 	%rd2973, %rd2972, %rd2964;
	add.s64 	%rd2974, %rd2964, -3663095898801038493;
	add.s64 	%rd2975, %rd2973, -8017781463737883848;
	ld.local.v2.u64 	{%rd2976, %rd2977}, [%rd1+16];
	xor.b64  	%rd2980, %rd2954, 5840696475078001361;
	and.b64  	%rd2981, %rd2974, %rd2980;
	xor.b64  	%rd2982, %rd2981, 5840696475078001361;
	add.s64 	%rd2983, %rd2976, %rd2982;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2008,%dummy}, %rd2974;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2009}, %rd2974;
	}
	shf.r.wrap.b32 	%r2010, %r2009, %r2008, 14;
	shf.r.wrap.b32 	%r2011, %r2008, %r2009, 14;
	mov.b64 	%rd2984, {%r2011, %r2010};
	shf.r.wrap.b32 	%r2012, %r2009, %r2008, 18;
	shf.r.wrap.b32 	%r2013, %r2008, %r2009, 18;
	mov.b64 	%rd2985, {%r2013, %r2012};
	xor.b64  	%rd2986, %rd2984, %rd2985;
	shf.l.wrap.b32 	%r2014, %r2008, %r2009, 23;
	shf.l.wrap.b32 	%r2015, %r2009, %r2008, 23;
	mov.b64 	%rd2987, {%r2015, %r2014};
	xor.b64  	%rd2988, %rd2986, %rd2987;
	add.s64 	%rd2989, %rd2983, %rd2988;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2016,%dummy}, %rd2975;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2017}, %rd2975;
	}
	shf.r.wrap.b32 	%r2018, %r2017, %r2016, 28;
	shf.r.wrap.b32 	%r2019, %r2016, %r2017, 28;
	mov.b64 	%rd2990, {%r2019, %r2018};
	shf.l.wrap.b32 	%r2020, %r2016, %r2017, 30;
	shf.l.wrap.b32 	%r2021, %r2017, %r2016, 30;
	mov.b64 	%rd2991, {%r2021, %r2020};
	xor.b64  	%rd2992, %rd2990, %rd2991;
	shf.l.wrap.b32 	%r2022, %r2016, %r2017, 25;
	shf.l.wrap.b32 	%r2023, %r2017, %r2016, 25;
	mov.b64 	%rd2993, {%r2023, %r2022};
	xor.b64  	%rd2994, %rd2992, %rd2993;
	and.b64  	%rd2995, %rd2975, %rd2955;
	or.b64  	%rd2996, %rd2975, %rd2955;
	and.b64  	%rd2997, %rd2996, 7640891576956012808;
	or.b64  	%rd2998, %rd2997, %rd2995;
	add.s64 	%rd2999, %rd2998, %rd2994;
	add.s64 	%rd3000, %rd2999, %rd2989;
	add.s64 	%rd3001, %rd2989, 877659737583668873;
	add.s64 	%rd3002, %rd3000, 5820449915117741902;
	xor.b64  	%rd3003, %rd2974, %rd2954;
	and.b64  	%rd3004, %rd3001, %rd3003;
	xor.b64  	%rd3005, %rd3004, %rd2954;
	add.s64 	%rd3006, %rd2977, %rd3005;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2024,%dummy}, %rd3001;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2025}, %rd3001;
	}
	shf.r.wrap.b32 	%r2026, %r2025, %r2024, 14;
	shf.r.wrap.b32 	%r2027, %r2024, %r2025, 14;
	mov.b64 	%rd3007, {%r2027, %r2026};
	shf.r.wrap.b32 	%r2028, %r2025, %r2024, 18;
	shf.r.wrap.b32 	%r2029, %r2024, %r2025, 18;
	mov.b64 	%rd3008, {%r2029, %r2028};
	xor.b64  	%rd3009, %rd3007, %rd3008;
	shf.l.wrap.b32 	%r2030, %r2024, %r2025, 23;
	shf.l.wrap.b32 	%r2031, %r2025, %r2024, 23;
	mov.b64 	%rd3010, {%r2031, %r2030};
	xor.b64  	%rd3011, %rd3009, %rd3010;
	add.s64 	%rd3012, %rd3006, %rd3011;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2032,%dummy}, %rd3002;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2033}, %rd3002;
	}
	shf.r.wrap.b32 	%r2034, %r2033, %r2032, 28;
	shf.r.wrap.b32 	%r2035, %r2032, %r2033, 28;
	mov.b64 	%rd3013, {%r2035, %r2034};
	shf.l.wrap.b32 	%r2036, %r2032, %r2033, 30;
	shf.l.wrap.b32 	%r2037, %r2033, %r2032, 30;
	mov.b64 	%rd3014, {%r2037, %r2036};
	xor.b64  	%rd3015, %rd3013, %rd3014;
	shf.l.wrap.b32 	%r2038, %r2032, %r2033, 25;
	shf.l.wrap.b32 	%r2039, %r2033, %r2032, 25;
	mov.b64 	%rd3016, {%r2039, %r2038};
	xor.b64  	%rd3017, %rd3015, %rd3016;
	and.b64  	%rd3018, %rd3002, %rd2975;
	or.b64  	%rd3019, %rd3002, %rd2975;
	and.b64  	%rd3020, %rd3019, %rd2955;
	or.b64  	%rd3021, %rd3020, %rd3018;
	add.s64 	%rd3022, %rd3021, %rd3017;
	add.s64 	%rd3023, %rd3022, %rd3012;
	add.s64 	%rd3024, %rd3012, -6571292209873868907;
	add.s64 	%rd3025, %rd3023, 4234560286879669901;
	ld.local.v2.u64 	{%rd3026, %rd3027}, [%rd1+32];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2040,%dummy}, %rd3024;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2041}, %rd3024;
	}
	shf.r.wrap.b32 	%r2042, %r2041, %r2040, 14;
	shf.r.wrap.b32 	%r2043, %r2040, %r2041, 14;
	mov.b64 	%rd3030, {%r2043, %r2042};
	shf.r.wrap.b32 	%r2044, %r2041, %r2040, 18;
	shf.r.wrap.b32 	%r2045, %r2040, %r2041, 18;
	mov.b64 	%rd3031, {%r2045, %r2044};
	xor.b64  	%rd3032, %rd3030, %rd3031;
	shf.l.wrap.b32 	%r2046, %r2040, %r2041, 23;
	shf.l.wrap.b32 	%r2047, %r2041, %r2040, 23;
	mov.b64 	%rd3033, {%r2047, %r2046};
	xor.b64  	%rd3034, %rd3032, %rd3033;
	xor.b64  	%rd3035, %rd3001, %rd2974;
	and.b64  	%rd3036, %rd3024, %rd3035;
	xor.b64  	%rd3037, %rd3036, %rd2974;
	add.s64 	%rd3038, %rd2953, %rd3026;
	add.s64 	%rd3039, %rd3038, %rd3037;
	add.s64 	%rd3040, %rd3039, %rd3034;
	add.s64 	%rd3041, %rd3040, -131588302623135388;
	add.s64 	%rd3042, %rd3041, %rd2955;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2048,%dummy}, %rd3025;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2049}, %rd3025;
	}
	shf.r.wrap.b32 	%r2050, %r2049, %r2048, 28;
	shf.r.wrap.b32 	%r2051, %r2048, %r2049, 28;
	mov.b64 	%rd3043, {%r2051, %r2050};
	shf.l.wrap.b32 	%r2052, %r2048, %r2049, 30;
	shf.l.wrap.b32 	%r2053, %r2049, %r2048, 30;
	mov.b64 	%rd3044, {%r2053, %r2052};
	xor.b64  	%rd3045, %rd3043, %rd3044;
	shf.l.wrap.b32 	%r2054, %r2048, %r2049, 25;
	shf.l.wrap.b32 	%r2055, %r2049, %r2048, 25;
	mov.b64 	%rd3046, {%r2055, %r2054};
	xor.b64  	%rd3047, %rd3045, %rd3046;
	and.b64  	%rd3048, %rd3025, %rd3002;
	or.b64  	%rd3049, %rd3025, %rd3002;
	and.b64  	%rd3050, %rd3049, %rd2975;
	or.b64  	%rd3051, %rd3050, %rd3048;
	add.s64 	%rd3052, %rd3051, %rd3047;
	add.s64 	%rd3053, %rd3052, %rd3041;
	add.s64 	%rd3054, %rd3027, %rd2974;
	xor.b64  	%rd3055, %rd3024, %rd3001;
	and.b64  	%rd3056, %rd3042, %rd3055;
	xor.b64  	%rd3057, %rd3056, %rd3001;
	add.s64 	%rd3058, %rd3054, %rd3057;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2056,%dummy}, %rd3042;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2057}, %rd3042;
	}
	shf.r.wrap.b32 	%r2058, %r2057, %r2056, 14;
	shf.r.wrap.b32 	%r2059, %r2056, %r2057, 14;
	mov.b64 	%rd3059, {%r2059, %r2058};
	shf.r.wrap.b32 	%r2060, %r2057, %r2056, 18;
	shf.r.wrap.b32 	%r2061, %r2056, %r2057, 18;
	mov.b64 	%rd3060, {%r2061, %r2060};
	xor.b64  	%rd3061, %rd3059, %rd3060;
	shf.l.wrap.b32 	%r2062, %r2056, %r2057, 23;
	shf.l.wrap.b32 	%r2063, %r2057, %r2056, 23;
	mov.b64 	%rd3062, {%r2063, %r2062};
	xor.b64  	%rd3063, %rd3061, %rd3062;
	add.s64 	%rd3064, %rd3058, %rd3063;
	add.s64 	%rd3065, %rd3064, 6480981068601479193;
	add.s64 	%rd3066, %rd3065, %rd2975;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2064,%dummy}, %rd3053;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2065}, %rd3053;
	}
	shf.r.wrap.b32 	%r2066, %r2065, %r2064, 28;
	shf.r.wrap.b32 	%r2067, %r2064, %r2065, 28;
	mov.b64 	%rd3067, {%r2067, %r2066};
	shf.l.wrap.b32 	%r2068, %r2064, %r2065, 30;
	shf.l.wrap.b32 	%r2069, %r2065, %r2064, 30;
	mov.b64 	%rd3068, {%r2069, %r2068};
	xor.b64  	%rd3069, %rd3067, %rd3068;
	shf.l.wrap.b32 	%r2070, %r2064, %r2065, 25;
	shf.l.wrap.b32 	%r2071, %r2065, %r2064, 25;
	mov.b64 	%rd3070, {%r2071, %r2070};
	xor.b64  	%rd3071, %rd3069, %rd3070;
	and.b64  	%rd3072, %rd3053, %rd3025;
	or.b64  	%rd3073, %rd3053, %rd3025;
	and.b64  	%rd3074, %rd3073, %rd3002;
	or.b64  	%rd3075, %rd3074, %rd3072;
	add.s64 	%rd3076, %rd3075, %rd3071;
	add.s64 	%rd3077, %rd3076, %rd3065;
	ld.local.v2.u64 	{%rd3078, %rd3079}, [%rd1+48];
	add.s64 	%rd3082, %rd3078, %rd3001;
	xor.b64  	%rd3083, %rd3042, %rd3024;
	and.b64  	%rd3084, %rd3066, %rd3083;
	xor.b64  	%rd3085, %rd3084, %rd3024;
	add.s64 	%rd3086, %rd3082, %rd3085;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2072,%dummy}, %rd3066;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2073}, %rd3066;
	}
	shf.r.wrap.b32 	%r2074, %r2073, %r2072, 14;
	shf.r.wrap.b32 	%r2075, %r2072, %r2073, 14;
	mov.b64 	%rd3087, {%r2075, %r2074};
	shf.r.wrap.b32 	%r2076, %r2073, %r2072, 18;
	shf.r.wrap.b32 	%r2077, %r2072, %r2073, 18;
	mov.b64 	%rd3088, {%r2077, %r2076};
	xor.b64  	%rd3089, %rd3087, %rd3088;
	shf.l.wrap.b32 	%r2078, %r2072, %r2073, 23;
	shf.l.wrap.b32 	%r2079, %r2073, %r2072, 23;
	mov.b64 	%rd3090, {%r2079, %r2078};
	xor.b64  	%rd3091, %rd3089, %rd3090;
	add.s64 	%rd3092, %rd3086, %rd3091;
	add.s64 	%rd3093, %rd3092, -7908458776815382629;
	add.s64 	%rd3094, %rd3093, %rd3002;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2080,%dummy}, %rd3077;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2081}, %rd3077;
	}
	shf.r.wrap.b32 	%r2082, %r2081, %r2080, 28;
	shf.r.wrap.b32 	%r2083, %r2080, %r2081, 28;
	mov.b64 	%rd3095, {%r2083, %r2082};
	shf.l.wrap.b32 	%r2084, %r2080, %r2081, 30;
	shf.l.wrap.b32 	%r2085, %r2081, %r2080, 30;
	mov.b64 	%rd3096, {%r2085, %r2084};
	xor.b64  	%rd3097, %rd3095, %rd3096;
	shf.l.wrap.b32 	%r2086, %r2080, %r2081, 25;
	shf.l.wrap.b32 	%r2087, %r2081, %r2080, 25;
	mov.b64 	%rd3098, {%r2087, %r2086};
	xor.b64  	%rd3099, %rd3097, %rd3098;
	and.b64  	%rd3100, %rd3077, %rd3053;
	or.b64  	%rd3101, %rd3077, %rd3053;
	and.b64  	%rd3102, %rd3101, %rd3025;
	or.b64  	%rd3103, %rd3102, %rd3100;
	add.s64 	%rd3104, %rd3103, %rd3099;
	add.s64 	%rd3105, %rd3104, %rd3093;
	add.s64 	%rd3106, %rd3079, %rd3024;
	xor.b64  	%rd3107, %rd3066, %rd3042;
	and.b64  	%rd3108, %rd3094, %rd3107;
	xor.b64  	%rd3109, %rd3108, %rd3042;
	add.s64 	%rd3110, %rd3106, %rd3109;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2088,%dummy}, %rd3094;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2089}, %rd3094;
	}
	shf.r.wrap.b32 	%r2090, %r2089, %r2088, 14;
	shf.r.wrap.b32 	%r2091, %r2088, %r2089, 14;
	mov.b64 	%rd3111, {%r2091, %r2090};
	shf.r.wrap.b32 	%r2092, %r2089, %r2088, 18;
	shf.r.wrap.b32 	%r2093, %r2088, %r2089, 18;
	mov.b64 	%rd3112, {%r2093, %r2092};
	xor.b64  	%rd3113, %rd3111, %rd3112;
	shf.l.wrap.b32 	%r2094, %r2088, %r2089, 23;
	shf.l.wrap.b32 	%r2095, %r2089, %r2088, 23;
	mov.b64 	%rd3114, {%r2095, %r2094};
	xor.b64  	%rd3115, %rd3113, %rd3114;
	add.s64 	%rd3116, %rd3110, %rd3115;
	add.s64 	%rd3117, %rd3116, -6116909921290321640;
	add.s64 	%rd3118, %rd3117, %rd3025;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2096,%dummy}, %rd3105;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2097}, %rd3105;
	}
	shf.r.wrap.b32 	%r2098, %r2097, %r2096, 28;
	shf.r.wrap.b32 	%r2099, %r2096, %r2097, 28;
	mov.b64 	%rd3119, {%r2099, %r2098};
	shf.l.wrap.b32 	%r2100, %r2096, %r2097, 30;
	shf.l.wrap.b32 	%r2101, %r2097, %r2096, 30;
	mov.b64 	%rd3120, {%r2101, %r2100};
	xor.b64  	%rd3121, %rd3119, %rd3120;
	shf.l.wrap.b32 	%r2102, %r2096, %r2097, 25;
	shf.l.wrap.b32 	%r2103, %r2097, %r2096, 25;
	mov.b64 	%rd3122, {%r2103, %r2102};
	xor.b64  	%rd3123, %rd3121, %rd3122;
	and.b64  	%rd3124, %rd3105, %rd3077;
	or.b64  	%rd3125, %rd3105, %rd3077;
	and.b64  	%rd3126, %rd3125, %rd3053;
	or.b64  	%rd3127, %rd3126, %rd3124;
	add.s64 	%rd3128, %rd3127, %rd3123;
	add.s64 	%rd3129, %rd3128, %rd3117;
	ld.local.v2.u64 	{%rd3130, %rd3131}, [%rd1+64];
	add.s64 	%rd3134, %rd3130, %rd3042;
	xor.b64  	%rd3135, %rd3094, %rd3066;
	and.b64  	%rd3136, %rd3118, %rd3135;
	xor.b64  	%rd3137, %rd3136, %rd3066;
	add.s64 	%rd3138, %rd3134, %rd3137;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2104,%dummy}, %rd3118;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2105}, %rd3118;
	}
	shf.r.wrap.b32 	%r2106, %r2105, %r2104, 14;
	shf.r.wrap.b32 	%r2107, %r2104, %r2105, 14;
	mov.b64 	%rd3139, {%r2107, %r2106};
	shf.r.wrap.b32 	%r2108, %r2105, %r2104, 18;
	shf.r.wrap.b32 	%r2109, %r2104, %r2105, 18;
	mov.b64 	%rd3140, {%r2109, %r2108};
	xor.b64  	%rd3141, %rd3139, %rd3140;
	shf.l.wrap.b32 	%r2110, %r2104, %r2105, 23;
	shf.l.wrap.b32 	%r2111, %r2105, %r2104, 23;
	mov.b64 	%rd3142, {%r2111, %r2110};
	xor.b64  	%rd3143, %rd3141, %rd3142;
	add.s64 	%rd3144, %rd3138, %rd3143;
	add.s64 	%rd3145, %rd3144, -2880145864133508542;
	add.s64 	%rd3146, %rd3145, %rd3053;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2112,%dummy}, %rd3129;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2113}, %rd3129;
	}
	shf.r.wrap.b32 	%r2114, %r2113, %r2112, 28;
	shf.r.wrap.b32 	%r2115, %r2112, %r2113, 28;
	mov.b64 	%rd3147, {%r2115, %r2114};
	shf.l.wrap.b32 	%r2116, %r2112, %r2113, 30;
	shf.l.wrap.b32 	%r2117, %r2113, %r2112, 30;
	mov.b64 	%rd3148, {%r2117, %r2116};
	xor.b64  	%rd3149, %rd3147, %rd3148;
	shf.l.wrap.b32 	%r2118, %r2112, %r2113, 25;
	shf.l.wrap.b32 	%r2119, %r2113, %r2112, 25;
	mov.b64 	%rd3150, {%r2119, %r2118};
	xor.b64  	%rd3151, %rd3149, %rd3150;
	and.b64  	%rd3152, %rd3129, %rd3105;
	or.b64  	%rd3153, %rd3129, %rd3105;
	and.b64  	%rd3154, %rd3153, %rd3077;
	or.b64  	%rd3155, %rd3154, %rd3152;
	add.s64 	%rd3156, %rd3155, %rd3151;
	add.s64 	%rd3157, %rd3156, %rd3145;
	add.s64 	%rd3158, %rd3131, %rd3066;
	xor.b64  	%rd3159, %rd3118, %rd3094;
	and.b64  	%rd3160, %rd3146, %rd3159;
	xor.b64  	%rd3161, %rd3160, %rd3094;
	add.s64 	%rd3162, %rd3158, %rd3161;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2120,%dummy}, %rd3146;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2121}, %rd3146;
	}
	shf.r.wrap.b32 	%r2122, %r2121, %r2120, 14;
	shf.r.wrap.b32 	%r2123, %r2120, %r2121, 14;
	mov.b64 	%rd3163, {%r2123, %r2122};
	shf.r.wrap.b32 	%r2124, %r2121, %r2120, 18;
	shf.r.wrap.b32 	%r2125, %r2120, %r2121, 18;
	mov.b64 	%rd3164, {%r2125, %r2124};
	xor.b64  	%rd3165, %rd3163, %rd3164;
	shf.l.wrap.b32 	%r2126, %r2120, %r2121, 23;
	shf.l.wrap.b32 	%r2127, %r2121, %r2120, 23;
	mov.b64 	%rd3166, {%r2127, %r2126};
	xor.b64  	%rd3167, %rd3165, %rd3166;
	add.s64 	%rd3168, %rd3162, %rd3167;
	add.s64 	%rd3169, %rd3168, 1334009975649890238;
	add.s64 	%rd3170, %rd3169, %rd3077;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2128,%dummy}, %rd3157;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2129}, %rd3157;
	}
	shf.r.wrap.b32 	%r2130, %r2129, %r2128, 28;
	shf.r.wrap.b32 	%r2131, %r2128, %r2129, 28;
	mov.b64 	%rd3171, {%r2131, %r2130};
	shf.l.wrap.b32 	%r2132, %r2128, %r2129, 30;
	shf.l.wrap.b32 	%r2133, %r2129, %r2128, 30;
	mov.b64 	%rd3172, {%r2133, %r2132};
	xor.b64  	%rd3173, %rd3171, %rd3172;
	shf.l.wrap.b32 	%r2134, %r2128, %r2129, 25;
	shf.l.wrap.b32 	%r2135, %r2129, %r2128, 25;
	mov.b64 	%rd3174, {%r2135, %r2134};
	xor.b64  	%rd3175, %rd3173, %rd3174;
	and.b64  	%rd3176, %rd3157, %rd3129;
	or.b64  	%rd3177, %rd3157, %rd3129;
	and.b64  	%rd3178, %rd3177, %rd3105;
	or.b64  	%rd3179, %rd3178, %rd3176;
	add.s64 	%rd3180, %rd3179, %rd3175;
	add.s64 	%rd3181, %rd3180, %rd3169;
	ld.local.v2.u64 	{%rd3182, %rd3183}, [%rd1+80];
	add.s64 	%rd3186, %rd3182, %rd3094;
	xor.b64  	%rd3187, %rd3146, %rd3118;
	and.b64  	%rd3188, %rd3170, %rd3187;
	xor.b64  	%rd3189, %rd3188, %rd3118;
	add.s64 	%rd3190, %rd3186, %rd3189;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2136,%dummy}, %rd3170;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2137}, %rd3170;
	}
	shf.r.wrap.b32 	%r2138, %r2137, %r2136, 14;
	shf.r.wrap.b32 	%r2139, %r2136, %r2137, 14;
	mov.b64 	%rd3191, {%r2139, %r2138};
	shf.r.wrap.b32 	%r2140, %r2137, %r2136, 18;
	shf.r.wrap.b32 	%r2141, %r2136, %r2137, 18;
	mov.b64 	%rd3192, {%r2141, %r2140};
	xor.b64  	%rd3193, %rd3191, %rd3192;
	shf.l.wrap.b32 	%r2142, %r2136, %r2137, 23;
	shf.l.wrap.b32 	%r2143, %r2137, %r2136, 23;
	mov.b64 	%rd3194, {%r2143, %r2142};
	xor.b64  	%rd3195, %rd3193, %rd3194;
	add.s64 	%rd3196, %rd3190, %rd3195;
	add.s64 	%rd3197, %rd3196, 2608012711638119052;
	add.s64 	%rd3198, %rd3197, %rd3105;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2144,%dummy}, %rd3181;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2145}, %rd3181;
	}
	shf.r.wrap.b32 	%r2146, %r2145, %r2144, 28;
	shf.r.wrap.b32 	%r2147, %r2144, %r2145, 28;
	mov.b64 	%rd3199, {%r2147, %r2146};
	shf.l.wrap.b32 	%r2148, %r2144, %r2145, 30;
	shf.l.wrap.b32 	%r2149, %r2145, %r2144, 30;
	mov.b64 	%rd3200, {%r2149, %r2148};
	xor.b64  	%rd3201, %rd3199, %rd3200;
	shf.l.wrap.b32 	%r2150, %r2144, %r2145, 25;
	shf.l.wrap.b32 	%r2151, %r2145, %r2144, 25;
	mov.b64 	%rd3202, {%r2151, %r2150};
	xor.b64  	%rd3203, %rd3201, %rd3202;
	and.b64  	%rd3204, %rd3181, %rd3157;
	or.b64  	%rd3205, %rd3181, %rd3157;
	and.b64  	%rd3206, %rd3205, %rd3129;
	or.b64  	%rd3207, %rd3206, %rd3204;
	add.s64 	%rd3208, %rd3207, %rd3203;
	add.s64 	%rd3209, %rd3208, %rd3197;
	add.s64 	%rd3210, %rd3183, %rd3118;
	xor.b64  	%rd3211, %rd3170, %rd3146;
	and.b64  	%rd3212, %rd3198, %rd3211;
	xor.b64  	%rd3213, %rd3212, %rd3146;
	add.s64 	%rd3214, %rd3210, %rd3213;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2152,%dummy}, %rd3198;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2153}, %rd3198;
	}
	shf.r.wrap.b32 	%r2154, %r2153, %r2152, 14;
	shf.r.wrap.b32 	%r2155, %r2152, %r2153, 14;
	mov.b64 	%rd3215, {%r2155, %r2154};
	shf.r.wrap.b32 	%r2156, %r2153, %r2152, 18;
	shf.r.wrap.b32 	%r2157, %r2152, %r2153, 18;
	mov.b64 	%rd3216, {%r2157, %r2156};
	xor.b64  	%rd3217, %rd3215, %rd3216;
	shf.l.wrap.b32 	%r2158, %r2152, %r2153, 23;
	shf.l.wrap.b32 	%r2159, %r2153, %r2152, 23;
	mov.b64 	%rd3218, {%r2159, %r2158};
	xor.b64  	%rd3219, %rd3217, %rd3218;
	add.s64 	%rd3220, %rd3214, %rd3219;
	add.s64 	%rd3221, %rd3220, 6128411473006802146;
	add.s64 	%rd3222, %rd3221, %rd3129;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2160,%dummy}, %rd3209;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2161}, %rd3209;
	}
	shf.r.wrap.b32 	%r2162, %r2161, %r2160, 28;
	shf.r.wrap.b32 	%r2163, %r2160, %r2161, 28;
	mov.b64 	%rd3223, {%r2163, %r2162};
	shf.l.wrap.b32 	%r2164, %r2160, %r2161, 30;
	shf.l.wrap.b32 	%r2165, %r2161, %r2160, 30;
	mov.b64 	%rd3224, {%r2165, %r2164};
	xor.b64  	%rd3225, %rd3223, %rd3224;
	shf.l.wrap.b32 	%r2166, %r2160, %r2161, 25;
	shf.l.wrap.b32 	%r2167, %r2161, %r2160, 25;
	mov.b64 	%rd3226, {%r2167, %r2166};
	xor.b64  	%rd3227, %rd3225, %rd3226;
	and.b64  	%rd3228, %rd3209, %rd3181;
	or.b64  	%rd3229, %rd3209, %rd3181;
	and.b64  	%rd3230, %rd3229, %rd3157;
	or.b64  	%rd3231, %rd3230, %rd3228;
	add.s64 	%rd3232, %rd3231, %rd3227;
	add.s64 	%rd3233, %rd3232, %rd3221;
	ld.local.v2.u64 	{%rd3234, %rd3235}, [%rd1+96];
	add.s64 	%rd3238, %rd3234, %rd3146;
	xor.b64  	%rd3239, %rd3198, %rd3170;
	and.b64  	%rd3240, %rd3222, %rd3239;
	xor.b64  	%rd3241, %rd3240, %rd3170;
	add.s64 	%rd3242, %rd3238, %rd3241;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2168,%dummy}, %rd3222;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2169}, %rd3222;
	}
	shf.r.wrap.b32 	%r2170, %r2169, %r2168, 14;
	shf.r.wrap.b32 	%r2171, %r2168, %r2169, 14;
	mov.b64 	%rd3243, {%r2171, %r2170};
	shf.r.wrap.b32 	%r2172, %r2169, %r2168, 18;
	shf.r.wrap.b32 	%r2173, %r2168, %r2169, 18;
	mov.b64 	%rd3244, {%r2173, %r2172};
	xor.b64  	%rd3245, %rd3243, %rd3244;
	shf.l.wrap.b32 	%r2174, %r2168, %r2169, 23;
	shf.l.wrap.b32 	%r2175, %r2169, %r2168, 23;
	mov.b64 	%rd3246, {%r2175, %r2174};
	xor.b64  	%rd3247, %rd3245, %rd3246;
	add.s64 	%rd3248, %rd3242, %rd3247;
	add.s64 	%rd3249, %rd3248, 8268148722764581231;
	add.s64 	%rd3250, %rd3249, %rd3157;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2176,%dummy}, %rd3233;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2177}, %rd3233;
	}
	shf.r.wrap.b32 	%r2178, %r2177, %r2176, 28;
	shf.r.wrap.b32 	%r2179, %r2176, %r2177, 28;
	mov.b64 	%rd3251, {%r2179, %r2178};
	shf.l.wrap.b32 	%r2180, %r2176, %r2177, 30;
	shf.l.wrap.b32 	%r2181, %r2177, %r2176, 30;
	mov.b64 	%rd3252, {%r2181, %r2180};
	xor.b64  	%rd3253, %rd3251, %rd3252;
	shf.l.wrap.b32 	%r2182, %r2176, %r2177, 25;
	shf.l.wrap.b32 	%r2183, %r2177, %r2176, 25;
	mov.b64 	%rd3254, {%r2183, %r2182};
	xor.b64  	%rd3255, %rd3253, %rd3254;
	and.b64  	%rd3256, %rd3233, %rd3209;
	or.b64  	%rd3257, %rd3233, %rd3209;
	and.b64  	%rd3258, %rd3257, %rd3181;
	or.b64  	%rd3259, %rd3258, %rd3256;
	add.s64 	%rd3260, %rd3259, %rd3255;
	add.s64 	%rd3261, %rd3260, %rd3249;
	add.s64 	%rd3262, %rd3235, %rd3170;
	xor.b64  	%rd3263, %rd3222, %rd3198;
	and.b64  	%rd3264, %rd3250, %rd3263;
	xor.b64  	%rd3265, %rd3264, %rd3198;
	add.s64 	%rd3266, %rd3262, %rd3265;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2184,%dummy}, %rd3250;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2185}, %rd3250;
	}
	shf.r.wrap.b32 	%r2186, %r2185, %r2184, 14;
	shf.r.wrap.b32 	%r2187, %r2184, %r2185, 14;
	mov.b64 	%rd3267, {%r2187, %r2186};
	shf.r.wrap.b32 	%r2188, %r2185, %r2184, 18;
	shf.r.wrap.b32 	%r2189, %r2184, %r2185, 18;
	mov.b64 	%rd3268, {%r2189, %r2188};
	xor.b64  	%rd3269, %rd3267, %rd3268;
	shf.l.wrap.b32 	%r2190, %r2184, %r2185, 23;
	shf.l.wrap.b32 	%r2191, %r2185, %r2184, 23;
	mov.b64 	%rd3270, {%r2191, %r2190};
	xor.b64  	%rd3271, %rd3269, %rd3270;
	add.s64 	%rd3272, %rd3266, %rd3271;
	add.s64 	%rd3273, %rd3272, -9160688886553864527;
	add.s64 	%rd3274, %rd3273, %rd3181;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2192,%dummy}, %rd3261;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2193}, %rd3261;
	}
	shf.r.wrap.b32 	%r2194, %r2193, %r2192, 28;
	shf.r.wrap.b32 	%r2195, %r2192, %r2193, 28;
	mov.b64 	%rd3275, {%r2195, %r2194};
	shf.l.wrap.b32 	%r2196, %r2192, %r2193, 30;
	shf.l.wrap.b32 	%r2197, %r2193, %r2192, 30;
	mov.b64 	%rd3276, {%r2197, %r2196};
	xor.b64  	%rd3277, %rd3275, %rd3276;
	shf.l.wrap.b32 	%r2198, %r2192, %r2193, 25;
	shf.l.wrap.b32 	%r2199, %r2193, %r2192, 25;
	mov.b64 	%rd3278, {%r2199, %r2198};
	xor.b64  	%rd3279, %rd3277, %rd3278;
	and.b64  	%rd3280, %rd3261, %rd3233;
	or.b64  	%rd3281, %rd3261, %rd3233;
	and.b64  	%rd3282, %rd3281, %rd3209;
	or.b64  	%rd3283, %rd3282, %rd3280;
	add.s64 	%rd3284, %rd3283, %rd3279;
	add.s64 	%rd3285, %rd3284, %rd3273;
	ld.local.v2.u64 	{%rd3286, %rd3287}, [%rd1+112];
	add.s64 	%rd3290, %rd3286, %rd3198;
	xor.b64  	%rd3291, %rd3250, %rd3222;
	and.b64  	%rd3292, %rd3274, %rd3291;
	xor.b64  	%rd3293, %rd3292, %rd3222;
	add.s64 	%rd3294, %rd3290, %rd3293;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2200,%dummy}, %rd3274;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2201}, %rd3274;
	}
	shf.r.wrap.b32 	%r2202, %r2201, %r2200, 14;
	shf.r.wrap.b32 	%r2203, %r2200, %r2201, 14;
	mov.b64 	%rd3295, {%r2203, %r2202};
	shf.r.wrap.b32 	%r2204, %r2201, %r2200, 18;
	shf.r.wrap.b32 	%r2205, %r2200, %r2201, 18;
	mov.b64 	%rd3296, {%r2205, %r2204};
	xor.b64  	%rd3297, %rd3295, %rd3296;
	shf.l.wrap.b32 	%r2206, %r2200, %r2201, 23;
	shf.l.wrap.b32 	%r2207, %r2201, %r2200, 23;
	mov.b64 	%rd3298, {%r2207, %r2206};
	xor.b64  	%rd3299, %rd3297, %rd3298;
	add.s64 	%rd3300, %rd3294, %rd3299;
	add.s64 	%rd3301, %rd3300, -7215885187991268811;
	add.s64 	%rd3302, %rd3301, %rd3209;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2208,%dummy}, %rd3285;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2209}, %rd3285;
	}
	shf.r.wrap.b32 	%r2210, %r2209, %r2208, 28;
	shf.r.wrap.b32 	%r2211, %r2208, %r2209, 28;
	mov.b64 	%rd3303, {%r2211, %r2210};
	shf.l.wrap.b32 	%r2212, %r2208, %r2209, 30;
	shf.l.wrap.b32 	%r2213, %r2209, %r2208, 30;
	mov.b64 	%rd3304, {%r2213, %r2212};
	xor.b64  	%rd3305, %rd3303, %rd3304;
	shf.l.wrap.b32 	%r2214, %r2208, %r2209, 25;
	shf.l.wrap.b32 	%r2215, %r2209, %r2208, 25;
	mov.b64 	%rd3306, {%r2215, %r2214};
	xor.b64  	%rd3307, %rd3305, %rd3306;
	and.b64  	%rd3308, %rd3285, %rd3261;
	or.b64  	%rd3309, %rd3285, %rd3261;
	and.b64  	%rd3310, %rd3309, %rd3233;
	or.b64  	%rd3311, %rd3310, %rd3308;
	add.s64 	%rd3312, %rd3311, %rd3307;
	add.s64 	%rd3313, %rd3312, %rd3301;
	add.s64 	%rd3314, %rd3287, %rd3222;
	xor.b64  	%rd3315, %rd3274, %rd3250;
	and.b64  	%rd3316, %rd3302, %rd3315;
	xor.b64  	%rd3317, %rd3316, %rd3250;
	add.s64 	%rd3318, %rd3314, %rd3317;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2216,%dummy}, %rd3302;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2217}, %rd3302;
	}
	shf.r.wrap.b32 	%r2218, %r2217, %r2216, 14;
	shf.r.wrap.b32 	%r2219, %r2216, %r2217, 14;
	mov.b64 	%rd3319, {%r2219, %r2218};
	shf.r.wrap.b32 	%r2220, %r2217, %r2216, 18;
	shf.r.wrap.b32 	%r2221, %r2216, %r2217, 18;
	mov.b64 	%rd3320, {%r2221, %r2220};
	xor.b64  	%rd3321, %rd3319, %rd3320;
	shf.l.wrap.b32 	%r2222, %r2216, %r2217, 23;
	shf.l.wrap.b32 	%r2223, %r2217, %r2216, 23;
	mov.b64 	%rd3322, {%r2223, %r2222};
	xor.b64  	%rd3323, %rd3321, %rd3322;
	add.s64 	%rd3324, %rd3318, %rd3323;
	add.s64 	%rd3325, %rd3324, -4495734319001033068;
	add.s64 	%rd3326, %rd3325, %rd3233;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2224,%dummy}, %rd3313;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2225}, %rd3313;
	}
	shf.r.wrap.b32 	%r2226, %r2225, %r2224, 28;
	shf.r.wrap.b32 	%r2227, %r2224, %r2225, 28;
	mov.b64 	%rd3327, {%r2227, %r2226};
	shf.l.wrap.b32 	%r2228, %r2224, %r2225, 30;
	shf.l.wrap.b32 	%r2229, %r2225, %r2224, 30;
	mov.b64 	%rd3328, {%r2229, %r2228};
	xor.b64  	%rd3329, %rd3327, %rd3328;
	shf.l.wrap.b32 	%r2230, %r2224, %r2225, 25;
	shf.l.wrap.b32 	%r2231, %r2225, %r2224, 25;
	mov.b64 	%rd3330, {%r2231, %r2230};
	xor.b64  	%rd3331, %rd3329, %rd3330;
	and.b64  	%rd3332, %rd3313, %rd3285;
	or.b64  	%rd3333, %rd3313, %rd3285;
	and.b64  	%rd3334, %rd3333, %rd3261;
	or.b64  	%rd3335, %rd3334, %rd3332;
	add.s64 	%rd3336, %rd3335, %rd3331;
	add.s64 	%rd3337, %rd3336, %rd3325;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2232,%dummy}, %rd3286;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2233}, %rd3286;
	}
	shf.r.wrap.b32 	%r2234, %r2233, %r2232, 19;
	shf.r.wrap.b32 	%r2235, %r2232, %r2233, 19;
	mov.b64 	%rd3338, {%r2235, %r2234};
	shf.l.wrap.b32 	%r2236, %r2232, %r2233, 3;
	shf.l.wrap.b32 	%r2237, %r2233, %r2232, 3;
	mov.b64 	%rd3339, {%r2237, %r2236};
	xor.b64  	%rd3340, %rd3338, %rd3339;
	shr.u64 	%rd3341, %rd3286, 6;
	xor.b64  	%rd3342, %rd3340, %rd3341;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2238,%dummy}, %rd2950;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2239}, %rd2950;
	}
	shf.r.wrap.b32 	%r2240, %r2239, %r2238, 1;
	shf.r.wrap.b32 	%r2241, %r2238, %r2239, 1;
	mov.b64 	%rd3343, {%r2241, %r2240};
	shf.r.wrap.b32 	%r2242, %r2239, %r2238, 8;
	shf.r.wrap.b32 	%r2243, %r2238, %r2239, 8;
	mov.b64 	%rd3344, {%r2243, %r2242};
	xor.b64  	%rd3345, %rd3343, %rd3344;
	shr.u64 	%rd3346, %rd2950, 7;
	xor.b64  	%rd3347, %rd3345, %rd3346;
	add.s64 	%rd3348, %rd3342, %rd2949;
	add.s64 	%rd3349, %rd3348, %rd3131;
	add.s64 	%rd3350, %rd3349, %rd3347;
	add.s64 	%rd3351, %rd3350, %rd3250;
	xor.b64  	%rd3352, %rd3302, %rd3274;
	and.b64  	%rd3353, %rd3326, %rd3352;
	xor.b64  	%rd3354, %rd3353, %rd3274;
	add.s64 	%rd3355, %rd3351, %rd3354;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2244,%dummy}, %rd3326;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2245}, %rd3326;
	}
	shf.r.wrap.b32 	%r2246, %r2245, %r2244, 14;
	shf.r.wrap.b32 	%r2247, %r2244, %r2245, 14;
	mov.b64 	%rd3356, {%r2247, %r2246};
	shf.r.wrap.b32 	%r2248, %r2245, %r2244, 18;
	shf.r.wrap.b32 	%r2249, %r2244, %r2245, 18;
	mov.b64 	%rd3357, {%r2249, %r2248};
	xor.b64  	%rd3358, %rd3356, %rd3357;
	shf.l.wrap.b32 	%r2250, %r2244, %r2245, 23;
	shf.l.wrap.b32 	%r2251, %r2245, %r2244, 23;
	mov.b64 	%rd3359, {%r2251, %r2250};
	xor.b64  	%rd3360, %rd3358, %rd3359;
	add.s64 	%rd3361, %rd3355, %rd3360;
	add.s64 	%rd3362, %rd3361, -1973867731355612462;
	add.s64 	%rd3363, %rd3362, %rd3261;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2252,%dummy}, %rd3337;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2253}, %rd3337;
	}
	shf.r.wrap.b32 	%r2254, %r2253, %r2252, 28;
	shf.r.wrap.b32 	%r2255, %r2252, %r2253, 28;
	mov.b64 	%rd3364, {%r2255, %r2254};
	shf.l.wrap.b32 	%r2256, %r2252, %r2253, 30;
	shf.l.wrap.b32 	%r2257, %r2253, %r2252, 30;
	mov.b64 	%rd3365, {%r2257, %r2256};
	xor.b64  	%rd3366, %rd3364, %rd3365;
	shf.l.wrap.b32 	%r2258, %r2252, %r2253, 25;
	shf.l.wrap.b32 	%r2259, %r2253, %r2252, 25;
	mov.b64 	%rd3367, {%r2259, %r2258};
	xor.b64  	%rd3368, %rd3366, %rd3367;
	and.b64  	%rd3369, %rd3337, %rd3313;
	or.b64  	%rd3370, %rd3337, %rd3313;
	and.b64  	%rd3371, %rd3370, %rd3285;
	or.b64  	%rd3372, %rd3371, %rd3369;
	add.s64 	%rd3373, %rd3372, %rd3368;
	add.s64 	%rd3374, %rd3373, %rd3362;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2260,%dummy}, %rd3287;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2261}, %rd3287;
	}
	shf.r.wrap.b32 	%r2262, %r2261, %r2260, 19;
	shf.r.wrap.b32 	%r2263, %r2260, %r2261, 19;
	mov.b64 	%rd3375, {%r2263, %r2262};
	shf.l.wrap.b32 	%r2264, %r2260, %r2261, 3;
	shf.l.wrap.b32 	%r2265, %r2261, %r2260, 3;
	mov.b64 	%rd3376, {%r2265, %r2264};
	xor.b64  	%rd3377, %rd3375, %rd3376;
	shr.u64 	%rd3378, %rd3287, 6;
	xor.b64  	%rd3379, %rd3377, %rd3378;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2266,%dummy}, %rd2976;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2267}, %rd2976;
	}
	shf.r.wrap.b32 	%r2268, %r2267, %r2266, 1;
	shf.r.wrap.b32 	%r2269, %r2266, %r2267, 1;
	mov.b64 	%rd3380, {%r2269, %r2268};
	shf.r.wrap.b32 	%r2270, %r2267, %r2266, 8;
	shf.r.wrap.b32 	%r2271, %r2266, %r2267, 8;
	mov.b64 	%rd3381, {%r2271, %r2270};
	xor.b64  	%rd3382, %rd3380, %rd3381;
	shr.u64 	%rd3383, %rd2976, 7;
	xor.b64  	%rd3384, %rd3382, %rd3383;
	add.s64 	%rd3385, %rd3379, %rd2950;
	add.s64 	%rd3386, %rd3385, %rd3182;
	add.s64 	%rd3387, %rd3386, %rd3384;
	add.s64 	%rd3388, %rd3387, %rd3274;
	xor.b64  	%rd3389, %rd3326, %rd3302;
	and.b64  	%rd3390, %rd3363, %rd3389;
	xor.b64  	%rd3391, %rd3390, %rd3302;
	add.s64 	%rd3392, %rd3388, %rd3391;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2272,%dummy}, %rd3363;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2273}, %rd3363;
	}
	shf.r.wrap.b32 	%r2274, %r2273, %r2272, 14;
	shf.r.wrap.b32 	%r2275, %r2272, %r2273, 14;
	mov.b64 	%rd3393, {%r2275, %r2274};
	shf.r.wrap.b32 	%r2276, %r2273, %r2272, 18;
	shf.r.wrap.b32 	%r2277, %r2272, %r2273, 18;
	mov.b64 	%rd3394, {%r2277, %r2276};
	xor.b64  	%rd3395, %rd3393, %rd3394;
	shf.l.wrap.b32 	%r2278, %r2272, %r2273, 23;
	shf.l.wrap.b32 	%r2279, %r2273, %r2272, 23;
	mov.b64 	%rd3396, {%r2279, %r2278};
	xor.b64  	%rd3397, %rd3395, %rd3396;
	add.s64 	%rd3398, %rd3392, %rd3397;
	add.s64 	%rd3399, %rd3398, -1171420211273849373;
	add.s64 	%rd3400, %rd3399, %rd3285;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2280,%dummy}, %rd3374;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2281}, %rd3374;
	}
	shf.r.wrap.b32 	%r2282, %r2281, %r2280, 28;
	shf.r.wrap.b32 	%r2283, %r2280, %r2281, 28;
	mov.b64 	%rd3401, {%r2283, %r2282};
	shf.l.wrap.b32 	%r2284, %r2280, %r2281, 30;
	shf.l.wrap.b32 	%r2285, %r2281, %r2280, 30;
	mov.b64 	%rd3402, {%r2285, %r2284};
	xor.b64  	%rd3403, %rd3401, %rd3402;
	shf.l.wrap.b32 	%r2286, %r2280, %r2281, 25;
	shf.l.wrap.b32 	%r2287, %r2281, %r2280, 25;
	mov.b64 	%rd3404, {%r2287, %r2286};
	xor.b64  	%rd3405, %rd3403, %rd3404;
	and.b64  	%rd3406, %rd3374, %rd3337;
	or.b64  	%rd3407, %rd3374, %rd3337;
	and.b64  	%rd3408, %rd3407, %rd3313;
	or.b64  	%rd3409, %rd3408, %rd3406;
	add.s64 	%rd3410, %rd3409, %rd3405;
	add.s64 	%rd3411, %rd3410, %rd3399;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2288,%dummy}, %rd3350;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2289}, %rd3350;
	}
	shf.r.wrap.b32 	%r2290, %r2289, %r2288, 19;
	shf.r.wrap.b32 	%r2291, %r2288, %r2289, 19;
	mov.b64 	%rd3412, {%r2291, %r2290};
	shf.l.wrap.b32 	%r2292, %r2288, %r2289, 3;
	shf.l.wrap.b32 	%r2293, %r2289, %r2288, 3;
	mov.b64 	%rd3413, {%r2293, %r2292};
	xor.b64  	%rd3414, %rd3412, %rd3413;
	shr.u64 	%rd3415, %rd3350, 6;
	xor.b64  	%rd3416, %rd3414, %rd3415;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2294,%dummy}, %rd2977;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2295}, %rd2977;
	}
	shf.r.wrap.b32 	%r2296, %r2295, %r2294, 1;
	shf.r.wrap.b32 	%r2297, %r2294, %r2295, 1;
	mov.b64 	%rd3417, {%r2297, %r2296};
	shf.r.wrap.b32 	%r2298, %r2295, %r2294, 8;
	shf.r.wrap.b32 	%r2299, %r2294, %r2295, 8;
	mov.b64 	%rd3418, {%r2299, %r2298};
	xor.b64  	%rd3419, %rd3417, %rd3418;
	shr.u64 	%rd3420, %rd2977, 7;
	xor.b64  	%rd3421, %rd3419, %rd3420;
	add.s64 	%rd3422, %rd3416, %rd2976;
	add.s64 	%rd3423, %rd3422, %rd3183;
	add.s64 	%rd3424, %rd3423, %rd3421;
	add.s64 	%rd3425, %rd3424, %rd3302;
	xor.b64  	%rd3426, %rd3363, %rd3326;
	and.b64  	%rd3427, %rd3400, %rd3426;
	xor.b64  	%rd3428, %rd3427, %rd3326;
	add.s64 	%rd3429, %rd3425, %rd3428;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2300,%dummy}, %rd3400;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2301}, %rd3400;
	}
	shf.r.wrap.b32 	%r2302, %r2301, %r2300, 14;
	shf.r.wrap.b32 	%r2303, %r2300, %r2301, 14;
	mov.b64 	%rd3430, {%r2303, %r2302};
	shf.r.wrap.b32 	%r2304, %r2301, %r2300, 18;
	shf.r.wrap.b32 	%r2305, %r2300, %r2301, 18;
	mov.b64 	%rd3431, {%r2305, %r2304};
	xor.b64  	%rd3432, %rd3430, %rd3431;
	shf.l.wrap.b32 	%r2306, %r2300, %r2301, 23;
	shf.l.wrap.b32 	%r2307, %r2301, %r2300, 23;
	mov.b64 	%rd3433, {%r2307, %r2306};
	xor.b64  	%rd3434, %rd3432, %rd3433;
	add.s64 	%rd3435, %rd3429, %rd3434;
	add.s64 	%rd3436, %rd3435, 1135362057144423861;
	add.s64 	%rd3437, %rd3436, %rd3313;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2308,%dummy}, %rd3411;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2309}, %rd3411;
	}
	shf.r.wrap.b32 	%r2310, %r2309, %r2308, 28;
	shf.r.wrap.b32 	%r2311, %r2308, %r2309, 28;
	mov.b64 	%rd3438, {%r2311, %r2310};
	shf.l.wrap.b32 	%r2312, %r2308, %r2309, 30;
	shf.l.wrap.b32 	%r2313, %r2309, %r2308, 30;
	mov.b64 	%rd3439, {%r2313, %r2312};
	xor.b64  	%rd3440, %rd3438, %rd3439;
	shf.l.wrap.b32 	%r2314, %r2308, %r2309, 25;
	shf.l.wrap.b32 	%r2315, %r2309, %r2308, 25;
	mov.b64 	%rd3441, {%r2315, %r2314};
	xor.b64  	%rd3442, %rd3440, %rd3441;
	and.b64  	%rd3443, %rd3411, %rd3374;
	or.b64  	%rd3444, %rd3411, %rd3374;
	and.b64  	%rd3445, %rd3444, %rd3337;
	or.b64  	%rd3446, %rd3445, %rd3443;
	add.s64 	%rd3447, %rd3446, %rd3442;
	add.s64 	%rd3448, %rd3447, %rd3436;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2316,%dummy}, %rd3387;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2317}, %rd3387;
	}
	shf.r.wrap.b32 	%r2318, %r2317, %r2316, 19;
	shf.r.wrap.b32 	%r2319, %r2316, %r2317, 19;
	mov.b64 	%rd3449, {%r2319, %r2318};
	shf.l.wrap.b32 	%r2320, %r2316, %r2317, 3;
	shf.l.wrap.b32 	%r2321, %r2317, %r2316, 3;
	mov.b64 	%rd3450, {%r2321, %r2320};
	xor.b64  	%rd3451, %rd3449, %rd3450;
	shr.u64 	%rd3452, %rd3387, 6;
	xor.b64  	%rd3453, %rd3451, %rd3452;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2322,%dummy}, %rd3026;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2323}, %rd3026;
	}
	shf.r.wrap.b32 	%r2324, %r2323, %r2322, 1;
	shf.r.wrap.b32 	%r2325, %r2322, %r2323, 1;
	mov.b64 	%rd3454, {%r2325, %r2324};
	shf.r.wrap.b32 	%r2326, %r2323, %r2322, 8;
	shf.r.wrap.b32 	%r2327, %r2322, %r2323, 8;
	mov.b64 	%rd3455, {%r2327, %r2326};
	xor.b64  	%rd3456, %rd3454, %rd3455;
	shr.u64 	%rd3457, %rd3026, 7;
	xor.b64  	%rd3458, %rd3456, %rd3457;
	add.s64 	%rd3459, %rd3453, %rd2977;
	add.s64 	%rd3460, %rd3459, %rd3234;
	add.s64 	%rd3461, %rd3460, %rd3458;
	add.s64 	%rd3462, %rd3461, %rd3326;
	xor.b64  	%rd3463, %rd3400, %rd3363;
	and.b64  	%rd3464, %rd3437, %rd3463;
	xor.b64  	%rd3465, %rd3464, %rd3363;
	add.s64 	%rd3466, %rd3462, %rd3465;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2328,%dummy}, %rd3437;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2329}, %rd3437;
	}
	shf.r.wrap.b32 	%r2330, %r2329, %r2328, 14;
	shf.r.wrap.b32 	%r2331, %r2328, %r2329, 14;
	mov.b64 	%rd3467, {%r2331, %r2330};
	shf.r.wrap.b32 	%r2332, %r2329, %r2328, 18;
	shf.r.wrap.b32 	%r2333, %r2328, %r2329, 18;
	mov.b64 	%rd3468, {%r2333, %r2332};
	xor.b64  	%rd3469, %rd3467, %rd3468;
	shf.l.wrap.b32 	%r2334, %r2328, %r2329, 23;
	shf.l.wrap.b32 	%r2335, %r2329, %r2328, 23;
	mov.b64 	%rd3470, {%r2335, %r2334};
	xor.b64  	%rd3471, %rd3469, %rd3470;
	add.s64 	%rd3472, %rd3466, %rd3471;
	add.s64 	%rd3473, %rd3472, 2597628984639134821;
	add.s64 	%rd3474, %rd3473, %rd3337;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2336,%dummy}, %rd3448;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2337}, %rd3448;
	}
	shf.r.wrap.b32 	%r2338, %r2337, %r2336, 28;
	shf.r.wrap.b32 	%r2339, %r2336, %r2337, 28;
	mov.b64 	%rd3475, {%r2339, %r2338};
	shf.l.wrap.b32 	%r2340, %r2336, %r2337, 30;
	shf.l.wrap.b32 	%r2341, %r2337, %r2336, 30;
	mov.b64 	%rd3476, {%r2341, %r2340};
	xor.b64  	%rd3477, %rd3475, %rd3476;
	shf.l.wrap.b32 	%r2342, %r2336, %r2337, 25;
	shf.l.wrap.b32 	%r2343, %r2337, %r2336, 25;
	mov.b64 	%rd3478, {%r2343, %r2342};
	xor.b64  	%rd3479, %rd3477, %rd3478;
	and.b64  	%rd3480, %rd3448, %rd3411;
	or.b64  	%rd3481, %rd3448, %rd3411;
	and.b64  	%rd3482, %rd3481, %rd3374;
	or.b64  	%rd3483, %rd3482, %rd3480;
	add.s64 	%rd3484, %rd3483, %rd3479;
	add.s64 	%rd3485, %rd3484, %rd3473;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2344,%dummy}, %rd3424;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2345}, %rd3424;
	}
	shf.r.wrap.b32 	%r2346, %r2345, %r2344, 19;
	shf.r.wrap.b32 	%r2347, %r2344, %r2345, 19;
	mov.b64 	%rd3486, {%r2347, %r2346};
	shf.l.wrap.b32 	%r2348, %r2344, %r2345, 3;
	shf.l.wrap.b32 	%r2349, %r2345, %r2344, 3;
	mov.b64 	%rd3487, {%r2349, %r2348};
	xor.b64  	%rd3488, %rd3486, %rd3487;
	shr.u64 	%rd3489, %rd3424, 6;
	xor.b64  	%rd3490, %rd3488, %rd3489;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2350,%dummy}, %rd3027;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2351}, %rd3027;
	}
	shf.r.wrap.b32 	%r2352, %r2351, %r2350, 1;
	shf.r.wrap.b32 	%r2353, %r2350, %r2351, 1;
	mov.b64 	%rd3491, {%r2353, %r2352};
	shf.r.wrap.b32 	%r2354, %r2351, %r2350, 8;
	shf.r.wrap.b32 	%r2355, %r2350, %r2351, 8;
	mov.b64 	%rd3492, {%r2355, %r2354};
	xor.b64  	%rd3493, %rd3491, %rd3492;
	shr.u64 	%rd3494, %rd3027, 7;
	xor.b64  	%rd3495, %rd3493, %rd3494;
	add.s64 	%rd3496, %rd3490, %rd3026;
	add.s64 	%rd3497, %rd3496, %rd3235;
	add.s64 	%rd3498, %rd3497, %rd3495;
	add.s64 	%rd3499, %rd3498, %rd3363;
	xor.b64  	%rd3500, %rd3437, %rd3400;
	and.b64  	%rd3501, %rd3474, %rd3500;
	xor.b64  	%rd3502, %rd3501, %rd3400;
	add.s64 	%rd3503, %rd3499, %rd3502;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2356,%dummy}, %rd3474;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2357}, %rd3474;
	}
	shf.r.wrap.b32 	%r2358, %r2357, %r2356, 14;
	shf.r.wrap.b32 	%r2359, %r2356, %r2357, 14;
	mov.b64 	%rd3504, {%r2359, %r2358};
	shf.r.wrap.b32 	%r2360, %r2357, %r2356, 18;
	shf.r.wrap.b32 	%r2361, %r2356, %r2357, 18;
	mov.b64 	%rd3505, {%r2361, %r2360};
	xor.b64  	%rd3506, %rd3504, %rd3505;
	shf.l.wrap.b32 	%r2362, %r2356, %r2357, 23;
	shf.l.wrap.b32 	%r2363, %r2357, %r2356, 23;
	mov.b64 	%rd3507, {%r2363, %r2362};
	xor.b64  	%rd3508, %rd3506, %rd3507;
	add.s64 	%rd3509, %rd3503, %rd3508;
	add.s64 	%rd3510, %rd3509, 3308224258029322869;
	add.s64 	%rd3511, %rd3510, %rd3374;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2364,%dummy}, %rd3485;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2365}, %rd3485;
	}
	shf.r.wrap.b32 	%r2366, %r2365, %r2364, 28;
	shf.r.wrap.b32 	%r2367, %r2364, %r2365, 28;
	mov.b64 	%rd3512, {%r2367, %r2366};
	shf.l.wrap.b32 	%r2368, %r2364, %r2365, 30;
	shf.l.wrap.b32 	%r2369, %r2365, %r2364, 30;
	mov.b64 	%rd3513, {%r2369, %r2368};
	xor.b64  	%rd3514, %rd3512, %rd3513;
	shf.l.wrap.b32 	%r2370, %r2364, %r2365, 25;
	shf.l.wrap.b32 	%r2371, %r2365, %r2364, 25;
	mov.b64 	%rd3515, {%r2371, %r2370};
	xor.b64  	%rd3516, %rd3514, %rd3515;
	and.b64  	%rd3517, %rd3485, %rd3448;
	or.b64  	%rd3518, %rd3485, %rd3448;
	and.b64  	%rd3519, %rd3518, %rd3411;
	or.b64  	%rd3520, %rd3519, %rd3517;
	add.s64 	%rd3521, %rd3520, %rd3516;
	add.s64 	%rd3522, %rd3521, %rd3510;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2372,%dummy}, %rd3461;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2373}, %rd3461;
	}
	shf.r.wrap.b32 	%r2374, %r2373, %r2372, 19;
	shf.r.wrap.b32 	%r2375, %r2372, %r2373, 19;
	mov.b64 	%rd3523, {%r2375, %r2374};
	shf.l.wrap.b32 	%r2376, %r2372, %r2373, 3;
	shf.l.wrap.b32 	%r2377, %r2373, %r2372, 3;
	mov.b64 	%rd3524, {%r2377, %r2376};
	xor.b64  	%rd3525, %rd3523, %rd3524;
	shr.u64 	%rd3526, %rd3461, 6;
	xor.b64  	%rd3527, %rd3525, %rd3526;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2378,%dummy}, %rd3078;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2379}, %rd3078;
	}
	shf.r.wrap.b32 	%r2380, %r2379, %r2378, 1;
	shf.r.wrap.b32 	%r2381, %r2378, %r2379, 1;
	mov.b64 	%rd3528, {%r2381, %r2380};
	shf.r.wrap.b32 	%r2382, %r2379, %r2378, 8;
	shf.r.wrap.b32 	%r2383, %r2378, %r2379, 8;
	mov.b64 	%rd3529, {%r2383, %r2382};
	xor.b64  	%rd3530, %rd3528, %rd3529;
	shr.u64 	%rd3531, %rd3078, 7;
	xor.b64  	%rd3532, %rd3530, %rd3531;
	add.s64 	%rd3533, %rd3527, %rd3027;
	add.s64 	%rd3534, %rd3533, %rd3286;
	add.s64 	%rd3535, %rd3534, %rd3532;
	add.s64 	%rd3536, %rd3535, %rd3400;
	xor.b64  	%rd3537, %rd3474, %rd3437;
	and.b64  	%rd3538, %rd3511, %rd3537;
	xor.b64  	%rd3539, %rd3538, %rd3437;
	add.s64 	%rd3540, %rd3536, %rd3539;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2384,%dummy}, %rd3511;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2385}, %rd3511;
	}
	shf.r.wrap.b32 	%r2386, %r2385, %r2384, 14;
	shf.r.wrap.b32 	%r2387, %r2384, %r2385, 14;
	mov.b64 	%rd3541, {%r2387, %r2386};
	shf.r.wrap.b32 	%r2388, %r2385, %r2384, 18;
	shf.r.wrap.b32 	%r2389, %r2384, %r2385, 18;
	mov.b64 	%rd3542, {%r2389, %r2388};
	xor.b64  	%rd3543, %rd3541, %rd3542;
	shf.l.wrap.b32 	%r2390, %r2384, %r2385, 23;
	shf.l.wrap.b32 	%r2391, %r2385, %r2384, 23;
	mov.b64 	%rd3544, {%r2391, %r2390};
	xor.b64  	%rd3545, %rd3543, %rd3544;
	add.s64 	%rd3546, %rd3540, %rd3545;
	add.s64 	%rd3547, %rd3546, 5365058923640841347;
	add.s64 	%rd3548, %rd3547, %rd3411;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2392,%dummy}, %rd3522;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2393}, %rd3522;
	}
	shf.r.wrap.b32 	%r2394, %r2393, %r2392, 28;
	shf.r.wrap.b32 	%r2395, %r2392, %r2393, 28;
	mov.b64 	%rd3549, {%r2395, %r2394};
	shf.l.wrap.b32 	%r2396, %r2392, %r2393, 30;
	shf.l.wrap.b32 	%r2397, %r2393, %r2392, 30;
	mov.b64 	%rd3550, {%r2397, %r2396};
	xor.b64  	%rd3551, %rd3549, %rd3550;
	shf.l.wrap.b32 	%r2398, %r2392, %r2393, 25;
	shf.l.wrap.b32 	%r2399, %r2393, %r2392, 25;
	mov.b64 	%rd3552, {%r2399, %r2398};
	xor.b64  	%rd3553, %rd3551, %rd3552;
	and.b64  	%rd3554, %rd3522, %rd3485;
	or.b64  	%rd3555, %rd3522, %rd3485;
	and.b64  	%rd3556, %rd3555, %rd3448;
	or.b64  	%rd3557, %rd3556, %rd3554;
	add.s64 	%rd3558, %rd3557, %rd3553;
	add.s64 	%rd3559, %rd3558, %rd3547;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2400,%dummy}, %rd3498;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2401}, %rd3498;
	}
	shf.r.wrap.b32 	%r2402, %r2401, %r2400, 19;
	shf.r.wrap.b32 	%r2403, %r2400, %r2401, 19;
	mov.b64 	%rd3560, {%r2403, %r2402};
	shf.l.wrap.b32 	%r2404, %r2400, %r2401, 3;
	shf.l.wrap.b32 	%r2405, %r2401, %r2400, 3;
	mov.b64 	%rd3561, {%r2405, %r2404};
	xor.b64  	%rd3562, %rd3560, %rd3561;
	shr.u64 	%rd3563, %rd3498, 6;
	xor.b64  	%rd3564, %rd3562, %rd3563;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2406,%dummy}, %rd3079;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2407}, %rd3079;
	}
	shf.r.wrap.b32 	%r2408, %r2407, %r2406, 1;
	shf.r.wrap.b32 	%r2409, %r2406, %r2407, 1;
	mov.b64 	%rd3565, {%r2409, %r2408};
	shf.r.wrap.b32 	%r2410, %r2407, %r2406, 8;
	shf.r.wrap.b32 	%r2411, %r2406, %r2407, 8;
	mov.b64 	%rd3566, {%r2411, %r2410};
	xor.b64  	%rd3567, %rd3565, %rd3566;
	shr.u64 	%rd3568, %rd3079, 7;
	xor.b64  	%rd3569, %rd3567, %rd3568;
	add.s64 	%rd3570, %rd3564, %rd3078;
	add.s64 	%rd3571, %rd3570, %rd3287;
	add.s64 	%rd3572, %rd3571, %rd3569;
	add.s64 	%rd3573, %rd3572, %rd3437;
	xor.b64  	%rd3574, %rd3511, %rd3474;
	and.b64  	%rd3575, %rd3548, %rd3574;
	xor.b64  	%rd3576, %rd3575, %rd3474;
	add.s64 	%rd3577, %rd3573, %rd3576;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2412,%dummy}, %rd3548;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2413}, %rd3548;
	}
	shf.r.wrap.b32 	%r2414, %r2413, %r2412, 14;
	shf.r.wrap.b32 	%r2415, %r2412, %r2413, 14;
	mov.b64 	%rd3578, {%r2415, %r2414};
	shf.r.wrap.b32 	%r2416, %r2413, %r2412, 18;
	shf.r.wrap.b32 	%r2417, %r2412, %r2413, 18;
	mov.b64 	%rd3579, {%r2417, %r2416};
	xor.b64  	%rd3580, %rd3578, %rd3579;
	shf.l.wrap.b32 	%r2418, %r2412, %r2413, 23;
	shf.l.wrap.b32 	%r2419, %r2413, %r2412, 23;
	mov.b64 	%rd3581, {%r2419, %r2418};
	xor.b64  	%rd3582, %rd3580, %rd3581;
	add.s64 	%rd3583, %rd3577, %rd3582;
	add.s64 	%rd3584, %rd3583, 6679025012923562964;
	add.s64 	%rd3585, %rd3584, %rd3448;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2420,%dummy}, %rd3559;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2421}, %rd3559;
	}
	shf.r.wrap.b32 	%r2422, %r2421, %r2420, 28;
	shf.r.wrap.b32 	%r2423, %r2420, %r2421, 28;
	mov.b64 	%rd3586, {%r2423, %r2422};
	shf.l.wrap.b32 	%r2424, %r2420, %r2421, 30;
	shf.l.wrap.b32 	%r2425, %r2421, %r2420, 30;
	mov.b64 	%rd3587, {%r2425, %r2424};
	xor.b64  	%rd3588, %rd3586, %rd3587;
	shf.l.wrap.b32 	%r2426, %r2420, %r2421, 25;
	shf.l.wrap.b32 	%r2427, %r2421, %r2420, 25;
	mov.b64 	%rd3589, {%r2427, %r2426};
	xor.b64  	%rd3590, %rd3588, %rd3589;
	and.b64  	%rd3591, %rd3559, %rd3522;
	or.b64  	%rd3592, %rd3559, %rd3522;
	and.b64  	%rd3593, %rd3592, %rd3485;
	or.b64  	%rd3594, %rd3593, %rd3591;
	add.s64 	%rd3595, %rd3594, %rd3590;
	add.s64 	%rd3596, %rd3595, %rd3584;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2428,%dummy}, %rd3535;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2429}, %rd3535;
	}
	shf.r.wrap.b32 	%r2430, %r2429, %r2428, 19;
	shf.r.wrap.b32 	%r2431, %r2428, %r2429, 19;
	mov.b64 	%rd3597, {%r2431, %r2430};
	shf.l.wrap.b32 	%r2432, %r2428, %r2429, 3;
	shf.l.wrap.b32 	%r2433, %r2429, %r2428, 3;
	mov.b64 	%rd3598, {%r2433, %r2432};
	xor.b64  	%rd3599, %rd3597, %rd3598;
	shr.u64 	%rd3600, %rd3535, 6;
	xor.b64  	%rd3601, %rd3599, %rd3600;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2434,%dummy}, %rd3130;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2435}, %rd3130;
	}
	shf.r.wrap.b32 	%r2436, %r2435, %r2434, 1;
	shf.r.wrap.b32 	%r2437, %r2434, %r2435, 1;
	mov.b64 	%rd3602, {%r2437, %r2436};
	shf.r.wrap.b32 	%r2438, %r2435, %r2434, 8;
	shf.r.wrap.b32 	%r2439, %r2434, %r2435, 8;
	mov.b64 	%rd3603, {%r2439, %r2438};
	xor.b64  	%rd3604, %rd3602, %rd3603;
	shr.u64 	%rd3605, %rd3130, 7;
	xor.b64  	%rd3606, %rd3604, %rd3605;
	add.s64 	%rd3607, %rd3601, %rd3079;
	add.s64 	%rd3608, %rd3607, %rd3350;
	add.s64 	%rd3609, %rd3608, %rd3606;
	add.s64 	%rd3610, %rd3609, %rd3474;
	xor.b64  	%rd3611, %rd3548, %rd3511;
	and.b64  	%rd3612, %rd3585, %rd3611;
	xor.b64  	%rd3613, %rd3612, %rd3511;
	add.s64 	%rd3614, %rd3610, %rd3613;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2440,%dummy}, %rd3585;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2441}, %rd3585;
	}
	shf.r.wrap.b32 	%r2442, %r2441, %r2440, 14;
	shf.r.wrap.b32 	%r2443, %r2440, %r2441, 14;
	mov.b64 	%rd3615, {%r2443, %r2442};
	shf.r.wrap.b32 	%r2444, %r2441, %r2440, 18;
	shf.r.wrap.b32 	%r2445, %r2440, %r2441, 18;
	mov.b64 	%rd3616, {%r2445, %r2444};
	xor.b64  	%rd3617, %rd3615, %rd3616;
	shf.l.wrap.b32 	%r2446, %r2440, %r2441, 23;
	shf.l.wrap.b32 	%r2447, %r2441, %r2440, 23;
	mov.b64 	%rd3618, {%r2447, %r2446};
	xor.b64  	%rd3619, %rd3617, %rd3618;
	add.s64 	%rd3620, %rd3614, %rd3619;
	add.s64 	%rd3621, %rd3620, 8573033837759648693;
	add.s64 	%rd3622, %rd3621, %rd3485;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2448,%dummy}, %rd3596;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2449}, %rd3596;
	}
	shf.r.wrap.b32 	%r2450, %r2449, %r2448, 28;
	shf.r.wrap.b32 	%r2451, %r2448, %r2449, 28;
	mov.b64 	%rd3623, {%r2451, %r2450};
	shf.l.wrap.b32 	%r2452, %r2448, %r2449, 30;
	shf.l.wrap.b32 	%r2453, %r2449, %r2448, 30;
	mov.b64 	%rd3624, {%r2453, %r2452};
	xor.b64  	%rd3625, %rd3623, %rd3624;
	shf.l.wrap.b32 	%r2454, %r2448, %r2449, 25;
	shf.l.wrap.b32 	%r2455, %r2449, %r2448, 25;
	mov.b64 	%rd3626, {%r2455, %r2454};
	xor.b64  	%rd3627, %rd3625, %rd3626;
	and.b64  	%rd3628, %rd3596, %rd3559;
	or.b64  	%rd3629, %rd3596, %rd3559;
	and.b64  	%rd3630, %rd3629, %rd3522;
	or.b64  	%rd3631, %rd3630, %rd3628;
	add.s64 	%rd3632, %rd3631, %rd3627;
	add.s64 	%rd3633, %rd3632, %rd3621;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2456,%dummy}, %rd3572;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2457}, %rd3572;
	}
	shf.r.wrap.b32 	%r2458, %r2457, %r2456, 19;
	shf.r.wrap.b32 	%r2459, %r2456, %r2457, 19;
	mov.b64 	%rd3634, {%r2459, %r2458};
	shf.l.wrap.b32 	%r2460, %r2456, %r2457, 3;
	shf.l.wrap.b32 	%r2461, %r2457, %r2456, 3;
	mov.b64 	%rd3635, {%r2461, %r2460};
	xor.b64  	%rd3636, %rd3634, %rd3635;
	shr.u64 	%rd3637, %rd3572, 6;
	xor.b64  	%rd3638, %rd3636, %rd3637;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2462,%dummy}, %rd3131;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2463}, %rd3131;
	}
	shf.r.wrap.b32 	%r2464, %r2463, %r2462, 1;
	shf.r.wrap.b32 	%r2465, %r2462, %r2463, 1;
	mov.b64 	%rd3639, {%r2465, %r2464};
	shf.r.wrap.b32 	%r2466, %r2463, %r2462, 8;
	shf.r.wrap.b32 	%r2467, %r2462, %r2463, 8;
	mov.b64 	%rd3640, {%r2467, %r2466};
	xor.b64  	%rd3641, %rd3639, %rd3640;
	shr.u64 	%rd3642, %rd3131, 7;
	xor.b64  	%rd3643, %rd3641, %rd3642;
	add.s64 	%rd3644, %rd3638, %rd3130;
	add.s64 	%rd3645, %rd3644, %rd3387;
	add.s64 	%rd3646, %rd3645, %rd3643;
	add.s64 	%rd3647, %rd3646, %rd3511;
	xor.b64  	%rd3648, %rd3585, %rd3548;
	and.b64  	%rd3649, %rd3622, %rd3648;
	xor.b64  	%rd3650, %rd3649, %rd3548;
	add.s64 	%rd3651, %rd3647, %rd3650;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2468,%dummy}, %rd3622;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2469}, %rd3622;
	}
	shf.r.wrap.b32 	%r2470, %r2469, %r2468, 14;
	shf.r.wrap.b32 	%r2471, %r2468, %r2469, 14;
	mov.b64 	%rd3652, {%r2471, %r2470};
	shf.r.wrap.b32 	%r2472, %r2469, %r2468, 18;
	shf.r.wrap.b32 	%r2473, %r2468, %r2469, 18;
	mov.b64 	%rd3653, {%r2473, %r2472};
	xor.b64  	%rd3654, %rd3652, %rd3653;
	shf.l.wrap.b32 	%r2474, %r2468, %r2469, 23;
	shf.l.wrap.b32 	%r2475, %r2469, %r2468, 23;
	mov.b64 	%rd3655, {%r2475, %r2474};
	xor.b64  	%rd3656, %rd3654, %rd3655;
	add.s64 	%rd3657, %rd3651, %rd3656;
	add.s64 	%rd3658, %rd3657, -7476448914759557205;
	add.s64 	%rd3659, %rd3658, %rd3522;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2476,%dummy}, %rd3633;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2477}, %rd3633;
	}
	shf.r.wrap.b32 	%r2478, %r2477, %r2476, 28;
	shf.r.wrap.b32 	%r2479, %r2476, %r2477, 28;
	mov.b64 	%rd3660, {%r2479, %r2478};
	shf.l.wrap.b32 	%r2480, %r2476, %r2477, 30;
	shf.l.wrap.b32 	%r2481, %r2477, %r2476, 30;
	mov.b64 	%rd3661, {%r2481, %r2480};
	xor.b64  	%rd3662, %rd3660, %rd3661;
	shf.l.wrap.b32 	%r2482, %r2476, %r2477, 25;
	shf.l.wrap.b32 	%r2483, %r2477, %r2476, 25;
	mov.b64 	%rd3663, {%r2483, %r2482};
	xor.b64  	%rd3664, %rd3662, %rd3663;
	and.b64  	%rd3665, %rd3633, %rd3596;
	or.b64  	%rd3666, %rd3633, %rd3596;
	and.b64  	%rd3667, %rd3666, %rd3559;
	or.b64  	%rd3668, %rd3667, %rd3665;
	add.s64 	%rd3669, %rd3668, %rd3664;
	add.s64 	%rd3670, %rd3669, %rd3658;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2484,%dummy}, %rd3609;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2485}, %rd3609;
	}
	shf.r.wrap.b32 	%r2486, %r2485, %r2484, 19;
	shf.r.wrap.b32 	%r2487, %r2484, %r2485, 19;
	mov.b64 	%rd3671, {%r2487, %r2486};
	shf.l.wrap.b32 	%r2488, %r2484, %r2485, 3;
	shf.l.wrap.b32 	%r2489, %r2485, %r2484, 3;
	mov.b64 	%rd3672, {%r2489, %r2488};
	xor.b64  	%rd3673, %rd3671, %rd3672;
	shr.u64 	%rd3674, %rd3609, 6;
	xor.b64  	%rd3675, %rd3673, %rd3674;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2490,%dummy}, %rd3182;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2491}, %rd3182;
	}
	shf.r.wrap.b32 	%r2492, %r2491, %r2490, 1;
	shf.r.wrap.b32 	%r2493, %r2490, %r2491, 1;
	mov.b64 	%rd3676, {%r2493, %r2492};
	shf.r.wrap.b32 	%r2494, %r2491, %r2490, 8;
	shf.r.wrap.b32 	%r2495, %r2490, %r2491, 8;
	mov.b64 	%rd3677, {%r2495, %r2494};
	xor.b64  	%rd3678, %rd3676, %rd3677;
	shr.u64 	%rd3679, %rd3182, 7;
	xor.b64  	%rd3680, %rd3678, %rd3679;
	add.s64 	%rd3681, %rd3675, %rd3131;
	add.s64 	%rd3682, %rd3681, %rd3424;
	add.s64 	%rd3683, %rd3682, %rd3680;
	add.s64 	%rd3684, %rd3683, %rd3548;
	xor.b64  	%rd3685, %rd3622, %rd3585;
	and.b64  	%rd3686, %rd3659, %rd3685;
	xor.b64  	%rd3687, %rd3686, %rd3585;
	add.s64 	%rd3688, %rd3684, %rd3687;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2496,%dummy}, %rd3659;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2497}, %rd3659;
	}
	shf.r.wrap.b32 	%r2498, %r2497, %r2496, 14;
	shf.r.wrap.b32 	%r2499, %r2496, %r2497, 14;
	mov.b64 	%rd3689, {%r2499, %r2498};
	shf.r.wrap.b32 	%r2500, %r2497, %r2496, 18;
	shf.r.wrap.b32 	%r2501, %r2496, %r2497, 18;
	mov.b64 	%rd3690, {%r2501, %r2500};
	xor.b64  	%rd3691, %rd3689, %rd3690;
	shf.l.wrap.b32 	%r2502, %r2496, %r2497, 23;
	shf.l.wrap.b32 	%r2503, %r2497, %r2496, 23;
	mov.b64 	%rd3692, {%r2503, %r2502};
	xor.b64  	%rd3693, %rd3691, %rd3692;
	add.s64 	%rd3694, %rd3688, %rd3693;
	add.s64 	%rd3695, %rd3694, -6327057829258317296;
	add.s64 	%rd3696, %rd3695, %rd3559;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2504,%dummy}, %rd3670;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2505}, %rd3670;
	}
	shf.r.wrap.b32 	%r2506, %r2505, %r2504, 28;
	shf.r.wrap.b32 	%r2507, %r2504, %r2505, 28;
	mov.b64 	%rd3697, {%r2507, %r2506};
	shf.l.wrap.b32 	%r2508, %r2504, %r2505, 30;
	shf.l.wrap.b32 	%r2509, %r2505, %r2504, 30;
	mov.b64 	%rd3698, {%r2509, %r2508};
	xor.b64  	%rd3699, %rd3697, %rd3698;
	shf.l.wrap.b32 	%r2510, %r2504, %r2505, 25;
	shf.l.wrap.b32 	%r2511, %r2505, %r2504, 25;
	mov.b64 	%rd3700, {%r2511, %r2510};
	xor.b64  	%rd3701, %rd3699, %rd3700;
	and.b64  	%rd3702, %rd3670, %rd3633;
	or.b64  	%rd3703, %rd3670, %rd3633;
	and.b64  	%rd3704, %rd3703, %rd3596;
	or.b64  	%rd3705, %rd3704, %rd3702;
	add.s64 	%rd3706, %rd3705, %rd3701;
	add.s64 	%rd3707, %rd3706, %rd3695;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2512,%dummy}, %rd3646;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2513}, %rd3646;
	}
	shf.r.wrap.b32 	%r2514, %r2513, %r2512, 19;
	shf.r.wrap.b32 	%r2515, %r2512, %r2513, 19;
	mov.b64 	%rd3708, {%r2515, %r2514};
	shf.l.wrap.b32 	%r2516, %r2512, %r2513, 3;
	shf.l.wrap.b32 	%r2517, %r2513, %r2512, 3;
	mov.b64 	%rd3709, {%r2517, %r2516};
	xor.b64  	%rd3710, %rd3708, %rd3709;
	shr.u64 	%rd3711, %rd3646, 6;
	xor.b64  	%rd3712, %rd3710, %rd3711;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2518,%dummy}, %rd3183;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2519}, %rd3183;
	}
	shf.r.wrap.b32 	%r2520, %r2519, %r2518, 1;
	shf.r.wrap.b32 	%r2521, %r2518, %r2519, 1;
	mov.b64 	%rd3713, {%r2521, %r2520};
	shf.r.wrap.b32 	%r2522, %r2519, %r2518, 8;
	shf.r.wrap.b32 	%r2523, %r2518, %r2519, 8;
	mov.b64 	%rd3714, {%r2523, %r2522};
	xor.b64  	%rd3715, %rd3713, %rd3714;
	shr.u64 	%rd3716, %rd3183, 7;
	xor.b64  	%rd3717, %rd3715, %rd3716;
	add.s64 	%rd3718, %rd3712, %rd3182;
	add.s64 	%rd3719, %rd3718, %rd3461;
	add.s64 	%rd3720, %rd3719, %rd3717;
	add.s64 	%rd3721, %rd3720, %rd3585;
	xor.b64  	%rd3722, %rd3659, %rd3622;
	and.b64  	%rd3723, %rd3696, %rd3722;
	xor.b64  	%rd3724, %rd3723, %rd3622;
	add.s64 	%rd3725, %rd3721, %rd3724;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2524,%dummy}, %rd3696;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2525}, %rd3696;
	}
	shf.r.wrap.b32 	%r2526, %r2525, %r2524, 14;
	shf.r.wrap.b32 	%r2527, %r2524, %r2525, 14;
	mov.b64 	%rd3726, {%r2527, %r2526};
	shf.r.wrap.b32 	%r2528, %r2525, %r2524, 18;
	shf.r.wrap.b32 	%r2529, %r2524, %r2525, 18;
	mov.b64 	%rd3727, {%r2529, %r2528};
	xor.b64  	%rd3728, %rd3726, %rd3727;
	shf.l.wrap.b32 	%r2530, %r2524, %r2525, 23;
	shf.l.wrap.b32 	%r2531, %r2525, %r2524, 23;
	mov.b64 	%rd3729, {%r2531, %r2530};
	xor.b64  	%rd3730, %rd3728, %rd3729;
	add.s64 	%rd3731, %rd3725, %rd3730;
	add.s64 	%rd3732, %rd3731, -5763719355590565569;
	add.s64 	%rd3733, %rd3732, %rd3596;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2532,%dummy}, %rd3707;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2533}, %rd3707;
	}
	shf.r.wrap.b32 	%r2534, %r2533, %r2532, 28;
	shf.r.wrap.b32 	%r2535, %r2532, %r2533, 28;
	mov.b64 	%rd3734, {%r2535, %r2534};
	shf.l.wrap.b32 	%r2536, %r2532, %r2533, 30;
	shf.l.wrap.b32 	%r2537, %r2533, %r2532, 30;
	mov.b64 	%rd3735, {%r2537, %r2536};
	xor.b64  	%rd3736, %rd3734, %rd3735;
	shf.l.wrap.b32 	%r2538, %r2532, %r2533, 25;
	shf.l.wrap.b32 	%r2539, %r2533, %r2532, 25;
	mov.b64 	%rd3737, {%r2539, %r2538};
	xor.b64  	%rd3738, %rd3736, %rd3737;
	and.b64  	%rd3739, %rd3707, %rd3670;
	or.b64  	%rd3740, %rd3707, %rd3670;
	and.b64  	%rd3741, %rd3740, %rd3633;
	or.b64  	%rd3742, %rd3741, %rd3739;
	add.s64 	%rd3743, %rd3742, %rd3738;
	add.s64 	%rd3744, %rd3743, %rd3732;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2540,%dummy}, %rd3683;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2541}, %rd3683;
	}
	shf.r.wrap.b32 	%r2542, %r2541, %r2540, 19;
	shf.r.wrap.b32 	%r2543, %r2540, %r2541, 19;
	mov.b64 	%rd3745, {%r2543, %r2542};
	shf.l.wrap.b32 	%r2544, %r2540, %r2541, 3;
	shf.l.wrap.b32 	%r2545, %r2541, %r2540, 3;
	mov.b64 	%rd3746, {%r2545, %r2544};
	xor.b64  	%rd3747, %rd3745, %rd3746;
	shr.u64 	%rd3748, %rd3683, 6;
	xor.b64  	%rd3749, %rd3747, %rd3748;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2546,%dummy}, %rd3234;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2547}, %rd3234;
	}
	shf.r.wrap.b32 	%r2548, %r2547, %r2546, 1;
	shf.r.wrap.b32 	%r2549, %r2546, %r2547, 1;
	mov.b64 	%rd3750, {%r2549, %r2548};
	shf.r.wrap.b32 	%r2550, %r2547, %r2546, 8;
	shf.r.wrap.b32 	%r2551, %r2546, %r2547, 8;
	mov.b64 	%rd3751, {%r2551, %r2550};
	xor.b64  	%rd3752, %rd3750, %rd3751;
	shr.u64 	%rd3753, %rd3234, 7;
	xor.b64  	%rd3754, %rd3752, %rd3753;
	add.s64 	%rd3755, %rd3749, %rd3183;
	add.s64 	%rd3756, %rd3755, %rd3498;
	add.s64 	%rd3757, %rd3756, %rd3754;
	add.s64 	%rd3758, %rd3757, %rd3622;
	xor.b64  	%rd3759, %rd3696, %rd3659;
	and.b64  	%rd3760, %rd3733, %rd3759;
	xor.b64  	%rd3761, %rd3760, %rd3659;
	add.s64 	%rd3762, %rd3758, %rd3761;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2552,%dummy}, %rd3733;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2553}, %rd3733;
	}
	shf.r.wrap.b32 	%r2554, %r2553, %r2552, 14;
	shf.r.wrap.b32 	%r2555, %r2552, %r2553, 14;
	mov.b64 	%rd3763, {%r2555, %r2554};
	shf.r.wrap.b32 	%r2556, %r2553, %r2552, 18;
	shf.r.wrap.b32 	%r2557, %r2552, %r2553, 18;
	mov.b64 	%rd3764, {%r2557, %r2556};
	xor.b64  	%rd3765, %rd3763, %rd3764;
	shf.l.wrap.b32 	%r2558, %r2552, %r2553, 23;
	shf.l.wrap.b32 	%r2559, %r2553, %r2552, 23;
	mov.b64 	%rd3766, {%r2559, %r2558};
	xor.b64  	%rd3767, %rd3765, %rd3766;
	add.s64 	%rd3768, %rd3762, %rd3767;
	add.s64 	%rd3769, %rd3768, -4658551843659510044;
	add.s64 	%rd3770, %rd3769, %rd3633;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2560,%dummy}, %rd3744;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2561}, %rd3744;
	}
	shf.r.wrap.b32 	%r2562, %r2561, %r2560, 28;
	shf.r.wrap.b32 	%r2563, %r2560, %r2561, 28;
	mov.b64 	%rd3771, {%r2563, %r2562};
	shf.l.wrap.b32 	%r2564, %r2560, %r2561, 30;
	shf.l.wrap.b32 	%r2565, %r2561, %r2560, 30;
	mov.b64 	%rd3772, {%r2565, %r2564};
	xor.b64  	%rd3773, %rd3771, %rd3772;
	shf.l.wrap.b32 	%r2566, %r2560, %r2561, 25;
	shf.l.wrap.b32 	%r2567, %r2561, %r2560, 25;
	mov.b64 	%rd3774, {%r2567, %r2566};
	xor.b64  	%rd3775, %rd3773, %rd3774;
	and.b64  	%rd3776, %rd3744, %rd3707;
	or.b64  	%rd3777, %rd3744, %rd3707;
	and.b64  	%rd3778, %rd3777, %rd3670;
	or.b64  	%rd3779, %rd3778, %rd3776;
	add.s64 	%rd3780, %rd3779, %rd3775;
	add.s64 	%rd3781, %rd3780, %rd3769;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2568,%dummy}, %rd3720;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2569}, %rd3720;
	}
	shf.r.wrap.b32 	%r2570, %r2569, %r2568, 19;
	shf.r.wrap.b32 	%r2571, %r2568, %r2569, 19;
	mov.b64 	%rd3782, {%r2571, %r2570};
	shf.l.wrap.b32 	%r2572, %r2568, %r2569, 3;
	shf.l.wrap.b32 	%r2573, %r2569, %r2568, 3;
	mov.b64 	%rd3783, {%r2573, %r2572};
	xor.b64  	%rd3784, %rd3782, %rd3783;
	shr.u64 	%rd3785, %rd3720, 6;
	xor.b64  	%rd3786, %rd3784, %rd3785;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2574,%dummy}, %rd3235;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2575}, %rd3235;
	}
	shf.r.wrap.b32 	%r2576, %r2575, %r2574, 1;
	shf.r.wrap.b32 	%r2577, %r2574, %r2575, 1;
	mov.b64 	%rd3787, {%r2577, %r2576};
	shf.r.wrap.b32 	%r2578, %r2575, %r2574, 8;
	shf.r.wrap.b32 	%r2579, %r2574, %r2575, 8;
	mov.b64 	%rd3788, {%r2579, %r2578};
	xor.b64  	%rd3789, %rd3787, %rd3788;
	shr.u64 	%rd3790, %rd3235, 7;
	xor.b64  	%rd3791, %rd3789, %rd3790;
	add.s64 	%rd3792, %rd3786, %rd3234;
	add.s64 	%rd3793, %rd3792, %rd3535;
	add.s64 	%rd3794, %rd3793, %rd3791;
	add.s64 	%rd3795, %rd3794, %rd3659;
	xor.b64  	%rd3796, %rd3733, %rd3696;
	and.b64  	%rd3797, %rd3770, %rd3796;
	xor.b64  	%rd3798, %rd3797, %rd3696;
	add.s64 	%rd3799, %rd3795, %rd3798;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2580,%dummy}, %rd3770;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2581}, %rd3770;
	}
	shf.r.wrap.b32 	%r2582, %r2581, %r2580, 14;
	shf.r.wrap.b32 	%r2583, %r2580, %r2581, 14;
	mov.b64 	%rd3800, {%r2583, %r2582};
	shf.r.wrap.b32 	%r2584, %r2581, %r2580, 18;
	shf.r.wrap.b32 	%r2585, %r2580, %r2581, 18;
	mov.b64 	%rd3801, {%r2585, %r2584};
	xor.b64  	%rd3802, %rd3800, %rd3801;
	shf.l.wrap.b32 	%r2586, %r2580, %r2581, 23;
	shf.l.wrap.b32 	%r2587, %r2581, %r2580, 23;
	mov.b64 	%rd3803, {%r2587, %r2586};
	xor.b64  	%rd3804, %rd3802, %rd3803;
	add.s64 	%rd3805, %rd3799, %rd3804;
	add.s64 	%rd3806, %rd3805, -4116276920077217854;
	add.s64 	%rd3807, %rd3806, %rd3670;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2588,%dummy}, %rd3781;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2589}, %rd3781;
	}
	shf.r.wrap.b32 	%r2590, %r2589, %r2588, 28;
	shf.r.wrap.b32 	%r2591, %r2588, %r2589, 28;
	mov.b64 	%rd3808, {%r2591, %r2590};
	shf.l.wrap.b32 	%r2592, %r2588, %r2589, 30;
	shf.l.wrap.b32 	%r2593, %r2589, %r2588, 30;
	mov.b64 	%rd3809, {%r2593, %r2592};
	xor.b64  	%rd3810, %rd3808, %rd3809;
	shf.l.wrap.b32 	%r2594, %r2588, %r2589, 25;
	shf.l.wrap.b32 	%r2595, %r2589, %r2588, 25;
	mov.b64 	%rd3811, {%r2595, %r2594};
	xor.b64  	%rd3812, %rd3810, %rd3811;
	and.b64  	%rd3813, %rd3781, %rd3744;
	or.b64  	%rd3814, %rd3781, %rd3744;
	and.b64  	%rd3815, %rd3814, %rd3707;
	or.b64  	%rd3816, %rd3815, %rd3813;
	add.s64 	%rd3817, %rd3816, %rd3812;
	add.s64 	%rd3818, %rd3817, %rd3806;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2596,%dummy}, %rd3757;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2597}, %rd3757;
	}
	shf.r.wrap.b32 	%r2598, %r2597, %r2596, 19;
	shf.r.wrap.b32 	%r2599, %r2596, %r2597, 19;
	mov.b64 	%rd3819, {%r2599, %r2598};
	shf.l.wrap.b32 	%r2600, %r2596, %r2597, 3;
	shf.l.wrap.b32 	%r2601, %r2597, %r2596, 3;
	mov.b64 	%rd3820, {%r2601, %r2600};
	xor.b64  	%rd3821, %rd3819, %rd3820;
	shr.u64 	%rd3822, %rd3757, 6;
	xor.b64  	%rd3823, %rd3821, %rd3822;
	shf.r.wrap.b32 	%r2602, %r2233, %r2232, 1;
	shf.r.wrap.b32 	%r2603, %r2232, %r2233, 1;
	mov.b64 	%rd3824, {%r2603, %r2602};
	shf.r.wrap.b32 	%r2604, %r2233, %r2232, 8;
	shf.r.wrap.b32 	%r2605, %r2232, %r2233, 8;
	mov.b64 	%rd3825, {%r2605, %r2604};
	xor.b64  	%rd3826, %rd3824, %rd3825;
	shr.u64 	%rd3827, %rd3286, 7;
	xor.b64  	%rd3828, %rd3826, %rd3827;
	add.s64 	%rd3829, %rd3823, %rd3235;
	add.s64 	%rd3830, %rd3829, %rd3572;
	add.s64 	%rd3831, %rd3830, %rd3828;
	add.s64 	%rd3832, %rd3831, %rd3696;
	xor.b64  	%rd3833, %rd3770, %rd3733;
	and.b64  	%rd3834, %rd3807, %rd3833;
	xor.b64  	%rd3835, %rd3834, %rd3733;
	add.s64 	%rd3836, %rd3832, %rd3835;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2606,%dummy}, %rd3807;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2607}, %rd3807;
	}
	shf.r.wrap.b32 	%r2608, %r2607, %r2606, 14;
	shf.r.wrap.b32 	%r2609, %r2606, %r2607, 14;
	mov.b64 	%rd3837, {%r2609, %r2608};
	shf.r.wrap.b32 	%r2610, %r2607, %r2606, 18;
	shf.r.wrap.b32 	%r2611, %r2606, %r2607, 18;
	mov.b64 	%rd3838, {%r2611, %r2610};
	xor.b64  	%rd3839, %rd3837, %rd3838;
	shf.l.wrap.b32 	%r2612, %r2606, %r2607, 23;
	shf.l.wrap.b32 	%r2613, %r2607, %r2606, 23;
	mov.b64 	%rd3840, {%r2613, %r2612};
	xor.b64  	%rd3841, %rd3839, %rd3840;
	add.s64 	%rd3842, %rd3836, %rd3841;
	add.s64 	%rd3843, %rd3842, -3051310485924567259;
	add.s64 	%rd3844, %rd3843, %rd3707;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2614,%dummy}, %rd3818;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2615}, %rd3818;
	}
	shf.r.wrap.b32 	%r2616, %r2615, %r2614, 28;
	shf.r.wrap.b32 	%r2617, %r2614, %r2615, 28;
	mov.b64 	%rd3845, {%r2617, %r2616};
	shf.l.wrap.b32 	%r2618, %r2614, %r2615, 30;
	shf.l.wrap.b32 	%r2619, %r2615, %r2614, 30;
	mov.b64 	%rd3846, {%r2619, %r2618};
	xor.b64  	%rd3847, %rd3845, %rd3846;
	shf.l.wrap.b32 	%r2620, %r2614, %r2615, 25;
	shf.l.wrap.b32 	%r2621, %r2615, %r2614, 25;
	mov.b64 	%rd3848, {%r2621, %r2620};
	xor.b64  	%rd3849, %rd3847, %rd3848;
	and.b64  	%rd3850, %rd3818, %rd3781;
	or.b64  	%rd3851, %rd3818, %rd3781;
	and.b64  	%rd3852, %rd3851, %rd3744;
	or.b64  	%rd3853, %rd3852, %rd3850;
	add.s64 	%rd3854, %rd3853, %rd3849;
	add.s64 	%rd3855, %rd3854, %rd3843;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2622,%dummy}, %rd3794;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2623}, %rd3794;
	}
	shf.r.wrap.b32 	%r2624, %r2623, %r2622, 19;
	shf.r.wrap.b32 	%r2625, %r2622, %r2623, 19;
	mov.b64 	%rd3856, {%r2625, %r2624};
	shf.l.wrap.b32 	%r2626, %r2622, %r2623, 3;
	shf.l.wrap.b32 	%r2627, %r2623, %r2622, 3;
	mov.b64 	%rd3857, {%r2627, %r2626};
	xor.b64  	%rd3858, %rd3856, %rd3857;
	shr.u64 	%rd3859, %rd3794, 6;
	xor.b64  	%rd3860, %rd3858, %rd3859;
	shf.r.wrap.b32 	%r2628, %r2261, %r2260, 1;
	shf.r.wrap.b32 	%r2629, %r2260, %r2261, 1;
	mov.b64 	%rd3861, {%r2629, %r2628};
	shf.r.wrap.b32 	%r2630, %r2261, %r2260, 8;
	shf.r.wrap.b32 	%r2631, %r2260, %r2261, 8;
	mov.b64 	%rd3862, {%r2631, %r2630};
	xor.b64  	%rd3863, %rd3861, %rd3862;
	shr.u64 	%rd3864, %rd3287, 7;
	xor.b64  	%rd3865, %rd3863, %rd3864;
	add.s64 	%rd3866, %rd3860, %rd3286;
	add.s64 	%rd3867, %rd3866, %rd3609;
	add.s64 	%rd3868, %rd3867, %rd3865;
	add.s64 	%rd3869, %rd3868, %rd3733;
	xor.b64  	%rd3870, %rd3807, %rd3770;
	and.b64  	%rd3871, %rd3844, %rd3870;
	xor.b64  	%rd3872, %rd3871, %rd3770;
	add.s64 	%rd3873, %rd3869, %rd3872;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2632,%dummy}, %rd3844;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2633}, %rd3844;
	}
	shf.r.wrap.b32 	%r2634, %r2633, %r2632, 14;
	shf.r.wrap.b32 	%r2635, %r2632, %r2633, 14;
	mov.b64 	%rd3874, {%r2635, %r2634};
	shf.r.wrap.b32 	%r2636, %r2633, %r2632, 18;
	shf.r.wrap.b32 	%r2637, %r2632, %r2633, 18;
	mov.b64 	%rd3875, {%r2637, %r2636};
	xor.b64  	%rd3876, %rd3874, %rd3875;
	shf.l.wrap.b32 	%r2638, %r2632, %r2633, 23;
	shf.l.wrap.b32 	%r2639, %r2633, %r2632, 23;
	mov.b64 	%rd3877, {%r2639, %r2638};
	xor.b64  	%rd3878, %rd3876, %rd3877;
	add.s64 	%rd3879, %rd3873, %rd3878;
	add.s64 	%rd3880, %rd3879, 489312712824947311;
	add.s64 	%rd3881, %rd3880, %rd3744;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2640,%dummy}, %rd3855;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2641}, %rd3855;
	}
	shf.r.wrap.b32 	%r2642, %r2641, %r2640, 28;
	shf.r.wrap.b32 	%r2643, %r2640, %r2641, 28;
	mov.b64 	%rd3882, {%r2643, %r2642};
	shf.l.wrap.b32 	%r2644, %r2640, %r2641, 30;
	shf.l.wrap.b32 	%r2645, %r2641, %r2640, 30;
	mov.b64 	%rd3883, {%r2645, %r2644};
	xor.b64  	%rd3884, %rd3882, %rd3883;
	shf.l.wrap.b32 	%r2646, %r2640, %r2641, 25;
	shf.l.wrap.b32 	%r2647, %r2641, %r2640, 25;
	mov.b64 	%rd3885, {%r2647, %r2646};
	xor.b64  	%rd3886, %rd3884, %rd3885;
	and.b64  	%rd3887, %rd3855, %rd3818;
	or.b64  	%rd3888, %rd3855, %rd3818;
	and.b64  	%rd3889, %rd3888, %rd3781;
	or.b64  	%rd3890, %rd3889, %rd3887;
	add.s64 	%rd3891, %rd3890, %rd3886;
	add.s64 	%rd3892, %rd3891, %rd3880;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2648,%dummy}, %rd3831;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2649}, %rd3831;
	}
	shf.r.wrap.b32 	%r2650, %r2649, %r2648, 19;
	shf.r.wrap.b32 	%r2651, %r2648, %r2649, 19;
	mov.b64 	%rd3893, {%r2651, %r2650};
	shf.l.wrap.b32 	%r2652, %r2648, %r2649, 3;
	shf.l.wrap.b32 	%r2653, %r2649, %r2648, 3;
	mov.b64 	%rd3894, {%r2653, %r2652};
	xor.b64  	%rd3895, %rd3893, %rd3894;
	shr.u64 	%rd3896, %rd3831, 6;
	xor.b64  	%rd3897, %rd3895, %rd3896;
	shf.r.wrap.b32 	%r2654, %r2289, %r2288, 1;
	shf.r.wrap.b32 	%r2655, %r2288, %r2289, 1;
	mov.b64 	%rd3898, {%r2655, %r2654};
	shf.r.wrap.b32 	%r2656, %r2289, %r2288, 8;
	shf.r.wrap.b32 	%r2657, %r2288, %r2289, 8;
	mov.b64 	%rd3899, {%r2657, %r2656};
	xor.b64  	%rd3900, %rd3898, %rd3899;
	shr.u64 	%rd3901, %rd3350, 7;
	xor.b64  	%rd3902, %rd3900, %rd3901;
	add.s64 	%rd3903, %rd3897, %rd3287;
	add.s64 	%rd3904, %rd3903, %rd3646;
	add.s64 	%rd3905, %rd3904, %rd3902;
	add.s64 	%rd3906, %rd3905, %rd3770;
	xor.b64  	%rd3907, %rd3844, %rd3807;
	and.b64  	%rd3908, %rd3881, %rd3907;
	xor.b64  	%rd3909, %rd3908, %rd3807;
	add.s64 	%rd3910, %rd3906, %rd3909;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2658,%dummy}, %rd3881;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2659}, %rd3881;
	}
	shf.r.wrap.b32 	%r2660, %r2659, %r2658, 14;
	shf.r.wrap.b32 	%r2661, %r2658, %r2659, 14;
	mov.b64 	%rd3911, {%r2661, %r2660};
	shf.r.wrap.b32 	%r2662, %r2659, %r2658, 18;
	shf.r.wrap.b32 	%r2663, %r2658, %r2659, 18;
	mov.b64 	%rd3912, {%r2663, %r2662};
	xor.b64  	%rd3913, %rd3911, %rd3912;
	shf.l.wrap.b32 	%r2664, %r2658, %r2659, 23;
	shf.l.wrap.b32 	%r2665, %r2659, %r2658, 23;
	mov.b64 	%rd3914, {%r2665, %r2664};
	xor.b64  	%rd3915, %rd3913, %rd3914;
	add.s64 	%rd3916, %rd3910, %rd3915;
	add.s64 	%rd3917, %rd3916, 1452737877330783856;
	add.s64 	%rd3918, %rd3917, %rd3781;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2666,%dummy}, %rd3892;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2667}, %rd3892;
	}
	shf.r.wrap.b32 	%r2668, %r2667, %r2666, 28;
	shf.r.wrap.b32 	%r2669, %r2666, %r2667, 28;
	mov.b64 	%rd3919, {%r2669, %r2668};
	shf.l.wrap.b32 	%r2670, %r2666, %r2667, 30;
	shf.l.wrap.b32 	%r2671, %r2667, %r2666, 30;
	mov.b64 	%rd3920, {%r2671, %r2670};
	xor.b64  	%rd3921, %rd3919, %rd3920;
	shf.l.wrap.b32 	%r2672, %r2666, %r2667, 25;
	shf.l.wrap.b32 	%r2673, %r2667, %r2666, 25;
	mov.b64 	%rd3922, {%r2673, %r2672};
	xor.b64  	%rd3923, %rd3921, %rd3922;
	and.b64  	%rd3924, %rd3892, %rd3855;
	or.b64  	%rd3925, %rd3892, %rd3855;
	and.b64  	%rd3926, %rd3925, %rd3818;
	or.b64  	%rd3927, %rd3926, %rd3924;
	add.s64 	%rd3928, %rd3927, %rd3923;
	add.s64 	%rd3929, %rd3928, %rd3917;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2674,%dummy}, %rd3868;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2675}, %rd3868;
	}
	shf.r.wrap.b32 	%r2676, %r2675, %r2674, 19;
	shf.r.wrap.b32 	%r2677, %r2674, %r2675, 19;
	mov.b64 	%rd3930, {%r2677, %r2676};
	shf.l.wrap.b32 	%r2678, %r2674, %r2675, 3;
	shf.l.wrap.b32 	%r2679, %r2675, %r2674, 3;
	mov.b64 	%rd3931, {%r2679, %r2678};
	xor.b64  	%rd3932, %rd3930, %rd3931;
	shr.u64 	%rd3933, %rd3868, 6;
	xor.b64  	%rd3934, %rd3932, %rd3933;
	shf.r.wrap.b32 	%r2680, %r2317, %r2316, 1;
	shf.r.wrap.b32 	%r2681, %r2316, %r2317, 1;
	mov.b64 	%rd3935, {%r2681, %r2680};
	shf.r.wrap.b32 	%r2682, %r2317, %r2316, 8;
	shf.r.wrap.b32 	%r2683, %r2316, %r2317, 8;
	mov.b64 	%rd3936, {%r2683, %r2682};
	xor.b64  	%rd3937, %rd3935, %rd3936;
	shr.u64 	%rd3938, %rd3387, 7;
	xor.b64  	%rd3939, %rd3937, %rd3938;
	add.s64 	%rd3940, %rd3934, %rd3350;
	add.s64 	%rd3941, %rd3940, %rd3683;
	add.s64 	%rd3942, %rd3941, %rd3939;
	add.s64 	%rd3943, %rd3942, %rd3807;
	xor.b64  	%rd3944, %rd3881, %rd3844;
	and.b64  	%rd3945, %rd3918, %rd3944;
	xor.b64  	%rd3946, %rd3945, %rd3844;
	add.s64 	%rd3947, %rd3943, %rd3946;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2684,%dummy}, %rd3918;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2685}, %rd3918;
	}
	shf.r.wrap.b32 	%r2686, %r2685, %r2684, 14;
	shf.r.wrap.b32 	%r2687, %r2684, %r2685, 14;
	mov.b64 	%rd3948, {%r2687, %r2686};
	shf.r.wrap.b32 	%r2688, %r2685, %r2684, 18;
	shf.r.wrap.b32 	%r2689, %r2684, %r2685, 18;
	mov.b64 	%rd3949, {%r2689, %r2688};
	xor.b64  	%rd3950, %rd3948, %rd3949;
	shf.l.wrap.b32 	%r2690, %r2684, %r2685, 23;
	shf.l.wrap.b32 	%r2691, %r2685, %r2684, 23;
	mov.b64 	%rd3951, {%r2691, %r2690};
	xor.b64  	%rd3952, %rd3950, %rd3951;
	add.s64 	%rd3953, %rd3947, %rd3952;
	add.s64 	%rd3954, %rd3953, 2861767655752347644;
	add.s64 	%rd3955, %rd3954, %rd3818;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2692,%dummy}, %rd3929;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2693}, %rd3929;
	}
	shf.r.wrap.b32 	%r2694, %r2693, %r2692, 28;
	shf.r.wrap.b32 	%r2695, %r2692, %r2693, 28;
	mov.b64 	%rd3956, {%r2695, %r2694};
	shf.l.wrap.b32 	%r2696, %r2692, %r2693, 30;
	shf.l.wrap.b32 	%r2697, %r2693, %r2692, 30;
	mov.b64 	%rd3957, {%r2697, %r2696};
	xor.b64  	%rd3958, %rd3956, %rd3957;
	shf.l.wrap.b32 	%r2698, %r2692, %r2693, 25;
	shf.l.wrap.b32 	%r2699, %r2693, %r2692, 25;
	mov.b64 	%rd3959, {%r2699, %r2698};
	xor.b64  	%rd3960, %rd3958, %rd3959;
	and.b64  	%rd3961, %rd3929, %rd3892;
	or.b64  	%rd3962, %rd3929, %rd3892;
	and.b64  	%rd3963, %rd3962, %rd3855;
	or.b64  	%rd3964, %rd3963, %rd3961;
	add.s64 	%rd3965, %rd3964, %rd3960;
	add.s64 	%rd3966, %rd3965, %rd3954;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2700,%dummy}, %rd3905;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2701}, %rd3905;
	}
	shf.r.wrap.b32 	%r2702, %r2701, %r2700, 19;
	shf.r.wrap.b32 	%r2703, %r2700, %r2701, 19;
	mov.b64 	%rd3967, {%r2703, %r2702};
	shf.l.wrap.b32 	%r2704, %r2700, %r2701, 3;
	shf.l.wrap.b32 	%r2705, %r2701, %r2700, 3;
	mov.b64 	%rd3968, {%r2705, %r2704};
	xor.b64  	%rd3969, %rd3967, %rd3968;
	shr.u64 	%rd3970, %rd3905, 6;
	xor.b64  	%rd3971, %rd3969, %rd3970;
	shf.r.wrap.b32 	%r2706, %r2345, %r2344, 1;
	shf.r.wrap.b32 	%r2707, %r2344, %r2345, 1;
	mov.b64 	%rd3972, {%r2707, %r2706};
	shf.r.wrap.b32 	%r2708, %r2345, %r2344, 8;
	shf.r.wrap.b32 	%r2709, %r2344, %r2345, 8;
	mov.b64 	%rd3973, {%r2709, %r2708};
	xor.b64  	%rd3974, %rd3972, %rd3973;
	shr.u64 	%rd3975, %rd3424, 7;
	xor.b64  	%rd3976, %rd3974, %rd3975;
	add.s64 	%rd3977, %rd3971, %rd3387;
	add.s64 	%rd3978, %rd3977, %rd3720;
	add.s64 	%rd3979, %rd3978, %rd3976;
	add.s64 	%rd3980, %rd3979, %rd3844;
	xor.b64  	%rd3981, %rd3918, %rd3881;
	and.b64  	%rd3982, %rd3955, %rd3981;
	xor.b64  	%rd3983, %rd3982, %rd3881;
	add.s64 	%rd3984, %rd3980, %rd3983;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2710,%dummy}, %rd3955;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2711}, %rd3955;
	}
	shf.r.wrap.b32 	%r2712, %r2711, %r2710, 14;
	shf.r.wrap.b32 	%r2713, %r2710, %r2711, 14;
	mov.b64 	%rd3985, {%r2713, %r2712};
	shf.r.wrap.b32 	%r2714, %r2711, %r2710, 18;
	shf.r.wrap.b32 	%r2715, %r2710, %r2711, 18;
	mov.b64 	%rd3986, {%r2715, %r2714};
	xor.b64  	%rd3987, %rd3985, %rd3986;
	shf.l.wrap.b32 	%r2716, %r2710, %r2711, 23;
	shf.l.wrap.b32 	%r2717, %r2711, %r2710, 23;
	mov.b64 	%rd3988, {%r2717, %r2716};
	xor.b64  	%rd3989, %rd3987, %rd3988;
	add.s64 	%rd3990, %rd3984, %rd3989;
	add.s64 	%rd3991, %rd3990, 3322285676063803686;
	add.s64 	%rd3992, %rd3991, %rd3855;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2718,%dummy}, %rd3966;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2719}, %rd3966;
	}
	shf.r.wrap.b32 	%r2720, %r2719, %r2718, 28;
	shf.r.wrap.b32 	%r2721, %r2718, %r2719, 28;
	mov.b64 	%rd3993, {%r2721, %r2720};
	shf.l.wrap.b32 	%r2722, %r2718, %r2719, 30;
	shf.l.wrap.b32 	%r2723, %r2719, %r2718, 30;
	mov.b64 	%rd3994, {%r2723, %r2722};
	xor.b64  	%rd3995, %rd3993, %rd3994;
	shf.l.wrap.b32 	%r2724, %r2718, %r2719, 25;
	shf.l.wrap.b32 	%r2725, %r2719, %r2718, 25;
	mov.b64 	%rd3996, {%r2725, %r2724};
	xor.b64  	%rd3997, %rd3995, %rd3996;
	and.b64  	%rd3998, %rd3966, %rd3929;
	or.b64  	%rd3999, %rd3966, %rd3929;
	and.b64  	%rd4000, %rd3999, %rd3892;
	or.b64  	%rd4001, %rd4000, %rd3998;
	add.s64 	%rd4002, %rd4001, %rd3997;
	add.s64 	%rd4003, %rd4002, %rd3991;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2726,%dummy}, %rd3942;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2727}, %rd3942;
	}
	shf.r.wrap.b32 	%r2728, %r2727, %r2726, 19;
	shf.r.wrap.b32 	%r2729, %r2726, %r2727, 19;
	mov.b64 	%rd4004, {%r2729, %r2728};
	shf.l.wrap.b32 	%r2730, %r2726, %r2727, 3;
	shf.l.wrap.b32 	%r2731, %r2727, %r2726, 3;
	mov.b64 	%rd4005, {%r2731, %r2730};
	xor.b64  	%rd4006, %rd4004, %rd4005;
	shr.u64 	%rd4007, %rd3942, 6;
	xor.b64  	%rd4008, %rd4006, %rd4007;
	shf.r.wrap.b32 	%r2732, %r2373, %r2372, 1;
	shf.r.wrap.b32 	%r2733, %r2372, %r2373, 1;
	mov.b64 	%rd4009, {%r2733, %r2732};
	shf.r.wrap.b32 	%r2734, %r2373, %r2372, 8;
	shf.r.wrap.b32 	%r2735, %r2372, %r2373, 8;
	mov.b64 	%rd4010, {%r2735, %r2734};
	xor.b64  	%rd4011, %rd4009, %rd4010;
	shr.u64 	%rd4012, %rd3461, 7;
	xor.b64  	%rd4013, %rd4011, %rd4012;
	add.s64 	%rd4014, %rd4008, %rd3424;
	add.s64 	%rd4015, %rd4014, %rd3757;
	add.s64 	%rd4016, %rd4015, %rd4013;
	add.s64 	%rd4017, %rd4016, %rd3881;
	xor.b64  	%rd4018, %rd3955, %rd3918;
	and.b64  	%rd4019, %rd3992, %rd4018;
	xor.b64  	%rd4020, %rd4019, %rd3918;
	add.s64 	%rd4021, %rd4017, %rd4020;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2736,%dummy}, %rd3992;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2737}, %rd3992;
	}
	shf.r.wrap.b32 	%r2738, %r2737, %r2736, 14;
	shf.r.wrap.b32 	%r2739, %r2736, %r2737, 14;
	mov.b64 	%rd4022, {%r2739, %r2738};
	shf.r.wrap.b32 	%r2740, %r2737, %r2736, 18;
	shf.r.wrap.b32 	%r2741, %r2736, %r2737, 18;
	mov.b64 	%rd4023, {%r2741, %r2740};
	xor.b64  	%rd4024, %rd4022, %rd4023;
	shf.l.wrap.b32 	%r2742, %r2736, %r2737, 23;
	shf.l.wrap.b32 	%r2743, %r2737, %r2736, 23;
	mov.b64 	%rd4025, {%r2743, %r2742};
	xor.b64  	%rd4026, %rd4024, %rd4025;
	add.s64 	%rd4027, %rd4021, %rd4026;
	add.s64 	%rd4028, %rd4027, 5560940570517711597;
	add.s64 	%rd4029, %rd4028, %rd3892;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2744,%dummy}, %rd4003;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2745}, %rd4003;
	}
	shf.r.wrap.b32 	%r2746, %r2745, %r2744, 28;
	shf.r.wrap.b32 	%r2747, %r2744, %r2745, 28;
	mov.b64 	%rd4030, {%r2747, %r2746};
	shf.l.wrap.b32 	%r2748, %r2744, %r2745, 30;
	shf.l.wrap.b32 	%r2749, %r2745, %r2744, 30;
	mov.b64 	%rd4031, {%r2749, %r2748};
	xor.b64  	%rd4032, %rd4030, %rd4031;
	shf.l.wrap.b32 	%r2750, %r2744, %r2745, 25;
	shf.l.wrap.b32 	%r2751, %r2745, %r2744, 25;
	mov.b64 	%rd4033, {%r2751, %r2750};
	xor.b64  	%rd4034, %rd4032, %rd4033;
	and.b64  	%rd4035, %rd4003, %rd3966;
	or.b64  	%rd4036, %rd4003, %rd3966;
	and.b64  	%rd4037, %rd4036, %rd3929;
	or.b64  	%rd4038, %rd4037, %rd4035;
	add.s64 	%rd4039, %rd4038, %rd4034;
	add.s64 	%rd4040, %rd4039, %rd4028;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2752,%dummy}, %rd3979;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2753}, %rd3979;
	}
	shf.r.wrap.b32 	%r2754, %r2753, %r2752, 19;
	shf.r.wrap.b32 	%r2755, %r2752, %r2753, 19;
	mov.b64 	%rd4041, {%r2755, %r2754};
	shf.l.wrap.b32 	%r2756, %r2752, %r2753, 3;
	shf.l.wrap.b32 	%r2757, %r2753, %r2752, 3;
	mov.b64 	%rd4042, {%r2757, %r2756};
	xor.b64  	%rd4043, %rd4041, %rd4042;
	shr.u64 	%rd4044, %rd3979, 6;
	xor.b64  	%rd4045, %rd4043, %rd4044;
	shf.r.wrap.b32 	%r2758, %r2401, %r2400, 1;
	shf.r.wrap.b32 	%r2759, %r2400, %r2401, 1;
	mov.b64 	%rd4046, {%r2759, %r2758};
	shf.r.wrap.b32 	%r2760, %r2401, %r2400, 8;
	shf.r.wrap.b32 	%r2761, %r2400, %r2401, 8;
	mov.b64 	%rd4047, {%r2761, %r2760};
	xor.b64  	%rd4048, %rd4046, %rd4047;
	shr.u64 	%rd4049, %rd3498, 7;
	xor.b64  	%rd4050, %rd4048, %rd4049;
	add.s64 	%rd4051, %rd4045, %rd3461;
	add.s64 	%rd4052, %rd4051, %rd3794;
	add.s64 	%rd4053, %rd4052, %rd4050;
	add.s64 	%rd4054, %rd4053, %rd3918;
	xor.b64  	%rd4055, %rd3992, %rd3955;
	and.b64  	%rd4056, %rd4029, %rd4055;
	xor.b64  	%rd4057, %rd4056, %rd3955;
	add.s64 	%rd4058, %rd4054, %rd4057;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2762,%dummy}, %rd4029;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2763}, %rd4029;
	}
	shf.r.wrap.b32 	%r2764, %r2763, %r2762, 14;
	shf.r.wrap.b32 	%r2765, %r2762, %r2763, 14;
	mov.b64 	%rd4059, {%r2765, %r2764};
	shf.r.wrap.b32 	%r2766, %r2763, %r2762, 18;
	shf.r.wrap.b32 	%r2767, %r2762, %r2763, 18;
	mov.b64 	%rd4060, {%r2767, %r2766};
	xor.b64  	%rd4061, %rd4059, %rd4060;
	shf.l.wrap.b32 	%r2768, %r2762, %r2763, 23;
	shf.l.wrap.b32 	%r2769, %r2763, %r2762, 23;
	mov.b64 	%rd4062, {%r2769, %r2768};
	xor.b64  	%rd4063, %rd4061, %rd4062;
	add.s64 	%rd4064, %rd4058, %rd4063;
	add.s64 	%rd4065, %rd4064, 5996557281743188959;
	add.s64 	%rd4066, %rd4065, %rd3929;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2770,%dummy}, %rd4040;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2771}, %rd4040;
	}
	shf.r.wrap.b32 	%r2772, %r2771, %r2770, 28;
	shf.r.wrap.b32 	%r2773, %r2770, %r2771, 28;
	mov.b64 	%rd4067, {%r2773, %r2772};
	shf.l.wrap.b32 	%r2774, %r2770, %r2771, 30;
	shf.l.wrap.b32 	%r2775, %r2771, %r2770, 30;
	mov.b64 	%rd4068, {%r2775, %r2774};
	xor.b64  	%rd4069, %rd4067, %rd4068;
	shf.l.wrap.b32 	%r2776, %r2770, %r2771, 25;
	shf.l.wrap.b32 	%r2777, %r2771, %r2770, 25;
	mov.b64 	%rd4070, {%r2777, %r2776};
	xor.b64  	%rd4071, %rd4069, %rd4070;
	and.b64  	%rd4072, %rd4040, %rd4003;
	or.b64  	%rd4073, %rd4040, %rd4003;
	and.b64  	%rd4074, %rd4073, %rd3966;
	or.b64  	%rd4075, %rd4074, %rd4072;
	add.s64 	%rd4076, %rd4075, %rd4071;
	add.s64 	%rd4077, %rd4076, %rd4065;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2778,%dummy}, %rd4016;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2779}, %rd4016;
	}
	shf.r.wrap.b32 	%r2780, %r2779, %r2778, 19;
	shf.r.wrap.b32 	%r2781, %r2778, %r2779, 19;
	mov.b64 	%rd4078, {%r2781, %r2780};
	shf.l.wrap.b32 	%r2782, %r2778, %r2779, 3;
	shf.l.wrap.b32 	%r2783, %r2779, %r2778, 3;
	mov.b64 	%rd4079, {%r2783, %r2782};
	xor.b64  	%rd4080, %rd4078, %rd4079;
	shr.u64 	%rd4081, %rd4016, 6;
	xor.b64  	%rd4082, %rd4080, %rd4081;
	shf.r.wrap.b32 	%r2784, %r2429, %r2428, 1;
	shf.r.wrap.b32 	%r2785, %r2428, %r2429, 1;
	mov.b64 	%rd4083, {%r2785, %r2784};
	shf.r.wrap.b32 	%r2786, %r2429, %r2428, 8;
	shf.r.wrap.b32 	%r2787, %r2428, %r2429, 8;
	mov.b64 	%rd4084, {%r2787, %r2786};
	xor.b64  	%rd4085, %rd4083, %rd4084;
	shr.u64 	%rd4086, %rd3535, 7;
	xor.b64  	%rd4087, %rd4085, %rd4086;
	add.s64 	%rd4088, %rd4082, %rd3498;
	add.s64 	%rd4089, %rd4088, %rd3831;
	add.s64 	%rd4090, %rd4089, %rd4087;
	add.s64 	%rd4091, %rd4090, %rd3955;
	xor.b64  	%rd4092, %rd4029, %rd3992;
	and.b64  	%rd4093, %rd4066, %rd4092;
	xor.b64  	%rd4094, %rd4093, %rd3992;
	add.s64 	%rd4095, %rd4091, %rd4094;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2788,%dummy}, %rd4066;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2789}, %rd4066;
	}
	shf.r.wrap.b32 	%r2790, %r2789, %r2788, 14;
	shf.r.wrap.b32 	%r2791, %r2788, %r2789, 14;
	mov.b64 	%rd4096, {%r2791, %r2790};
	shf.r.wrap.b32 	%r2792, %r2789, %r2788, 18;
	shf.r.wrap.b32 	%r2793, %r2788, %r2789, 18;
	mov.b64 	%rd4097, {%r2793, %r2792};
	xor.b64  	%rd4098, %rd4096, %rd4097;
	shf.l.wrap.b32 	%r2794, %r2788, %r2789, 23;
	shf.l.wrap.b32 	%r2795, %r2789, %r2788, 23;
	mov.b64 	%rd4099, {%r2795, %r2794};
	xor.b64  	%rd4100, %rd4098, %rd4099;
	add.s64 	%rd4101, %rd4095, %rd4100;
	add.s64 	%rd4102, %rd4101, 7280758554555802590;
	add.s64 	%rd4103, %rd4102, %rd3966;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2796,%dummy}, %rd4077;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2797}, %rd4077;
	}
	shf.r.wrap.b32 	%r2798, %r2797, %r2796, 28;
	shf.r.wrap.b32 	%r2799, %r2796, %r2797, 28;
	mov.b64 	%rd4104, {%r2799, %r2798};
	shf.l.wrap.b32 	%r2800, %r2796, %r2797, 30;
	shf.l.wrap.b32 	%r2801, %r2797, %r2796, 30;
	mov.b64 	%rd4105, {%r2801, %r2800};
	xor.b64  	%rd4106, %rd4104, %rd4105;
	shf.l.wrap.b32 	%r2802, %r2796, %r2797, 25;
	shf.l.wrap.b32 	%r2803, %r2797, %r2796, 25;
	mov.b64 	%rd4107, {%r2803, %r2802};
	xor.b64  	%rd4108, %rd4106, %rd4107;
	and.b64  	%rd4109, %rd4077, %rd4040;
	or.b64  	%rd4110, %rd4077, %rd4040;
	and.b64  	%rd4111, %rd4110, %rd4003;
	or.b64  	%rd4112, %rd4111, %rd4109;
	add.s64 	%rd4113, %rd4112, %rd4108;
	add.s64 	%rd4114, %rd4113, %rd4102;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2804,%dummy}, %rd4053;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2805}, %rd4053;
	}
	shf.r.wrap.b32 	%r2806, %r2805, %r2804, 19;
	shf.r.wrap.b32 	%r2807, %r2804, %r2805, 19;
	mov.b64 	%rd4115, {%r2807, %r2806};
	shf.l.wrap.b32 	%r2808, %r2804, %r2805, 3;
	shf.l.wrap.b32 	%r2809, %r2805, %r2804, 3;
	mov.b64 	%rd4116, {%r2809, %r2808};
	xor.b64  	%rd4117, %rd4115, %rd4116;
	shr.u64 	%rd4118, %rd4053, 6;
	xor.b64  	%rd4119, %rd4117, %rd4118;
	shf.r.wrap.b32 	%r2810, %r2457, %r2456, 1;
	shf.r.wrap.b32 	%r2811, %r2456, %r2457, 1;
	mov.b64 	%rd4120, {%r2811, %r2810};
	shf.r.wrap.b32 	%r2812, %r2457, %r2456, 8;
	shf.r.wrap.b32 	%r2813, %r2456, %r2457, 8;
	mov.b64 	%rd4121, {%r2813, %r2812};
	xor.b64  	%rd4122, %rd4120, %rd4121;
	shr.u64 	%rd4123, %rd3572, 7;
	xor.b64  	%rd4124, %rd4122, %rd4123;
	add.s64 	%rd4125, %rd4119, %rd3535;
	add.s64 	%rd4126, %rd4125, %rd3868;
	add.s64 	%rd4127, %rd4126, %rd4124;
	add.s64 	%rd4128, %rd4127, %rd3992;
	xor.b64  	%rd4129, %rd4066, %rd4029;
	and.b64  	%rd4130, %rd4103, %rd4129;
	xor.b64  	%rd4131, %rd4130, %rd4029;
	add.s64 	%rd4132, %rd4128, %rd4131;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2814,%dummy}, %rd4103;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2815}, %rd4103;
	}
	shf.r.wrap.b32 	%r2816, %r2815, %r2814, 14;
	shf.r.wrap.b32 	%r2817, %r2814, %r2815, 14;
	mov.b64 	%rd4133, {%r2817, %r2816};
	shf.r.wrap.b32 	%r2818, %r2815, %r2814, 18;
	shf.r.wrap.b32 	%r2819, %r2814, %r2815, 18;
	mov.b64 	%rd4134, {%r2819, %r2818};
	xor.b64  	%rd4135, %rd4133, %rd4134;
	shf.l.wrap.b32 	%r2820, %r2814, %r2815, 23;
	shf.l.wrap.b32 	%r2821, %r2815, %r2814, 23;
	mov.b64 	%rd4136, {%r2821, %r2820};
	xor.b64  	%rd4137, %rd4135, %rd4136;
	add.s64 	%rd4138, %rd4132, %rd4137;
	add.s64 	%rd4139, %rd4138, 8532644243296465576;
	add.s64 	%rd4140, %rd4139, %rd4003;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2822,%dummy}, %rd4114;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2823}, %rd4114;
	}
	shf.r.wrap.b32 	%r2824, %r2823, %r2822, 28;
	shf.r.wrap.b32 	%r2825, %r2822, %r2823, 28;
	mov.b64 	%rd4141, {%r2825, %r2824};
	shf.l.wrap.b32 	%r2826, %r2822, %r2823, 30;
	shf.l.wrap.b32 	%r2827, %r2823, %r2822, 30;
	mov.b64 	%rd4142, {%r2827, %r2826};
	xor.b64  	%rd4143, %rd4141, %rd4142;
	shf.l.wrap.b32 	%r2828, %r2822, %r2823, 25;
	shf.l.wrap.b32 	%r2829, %r2823, %r2822, 25;
	mov.b64 	%rd4144, {%r2829, %r2828};
	xor.b64  	%rd4145, %rd4143, %rd4144;
	and.b64  	%rd4146, %rd4114, %rd4077;
	or.b64  	%rd4147, %rd4114, %rd4077;
	and.b64  	%rd4148, %rd4147, %rd4040;
	or.b64  	%rd4149, %rd4148, %rd4146;
	add.s64 	%rd4150, %rd4149, %rd4145;
	add.s64 	%rd4151, %rd4150, %rd4139;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2830,%dummy}, %rd4090;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2831}, %rd4090;
	}
	shf.r.wrap.b32 	%r2832, %r2831, %r2830, 19;
	shf.r.wrap.b32 	%r2833, %r2830, %r2831, 19;
	mov.b64 	%rd4152, {%r2833, %r2832};
	shf.l.wrap.b32 	%r2834, %r2830, %r2831, 3;
	shf.l.wrap.b32 	%r2835, %r2831, %r2830, 3;
	mov.b64 	%rd4153, {%r2835, %r2834};
	xor.b64  	%rd4154, %rd4152, %rd4153;
	shr.u64 	%rd4155, %rd4090, 6;
	xor.b64  	%rd4156, %rd4154, %rd4155;
	shf.r.wrap.b32 	%r2836, %r2485, %r2484, 1;
	shf.r.wrap.b32 	%r2837, %r2484, %r2485, 1;
	mov.b64 	%rd4157, {%r2837, %r2836};
	shf.r.wrap.b32 	%r2838, %r2485, %r2484, 8;
	shf.r.wrap.b32 	%r2839, %r2484, %r2485, 8;
	mov.b64 	%rd4158, {%r2839, %r2838};
	xor.b64  	%rd4159, %rd4157, %rd4158;
	shr.u64 	%rd4160, %rd3609, 7;
	xor.b64  	%rd4161, %rd4159, %rd4160;
	add.s64 	%rd4162, %rd4156, %rd3572;
	add.s64 	%rd4163, %rd4162, %rd3905;
	add.s64 	%rd4164, %rd4163, %rd4161;
	add.s64 	%rd4165, %rd4164, %rd4029;
	xor.b64  	%rd4166, %rd4103, %rd4066;
	and.b64  	%rd4167, %rd4140, %rd4166;
	xor.b64  	%rd4168, %rd4167, %rd4066;
	add.s64 	%rd4169, %rd4165, %rd4168;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2840,%dummy}, %rd4140;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2841}, %rd4140;
	}
	shf.r.wrap.b32 	%r2842, %r2841, %r2840, 14;
	shf.r.wrap.b32 	%r2843, %r2840, %r2841, 14;
	mov.b64 	%rd4170, {%r2843, %r2842};
	shf.r.wrap.b32 	%r2844, %r2841, %r2840, 18;
	shf.r.wrap.b32 	%r2845, %r2840, %r2841, 18;
	mov.b64 	%rd4171, {%r2845, %r2844};
	xor.b64  	%rd4172, %rd4170, %rd4171;
	shf.l.wrap.b32 	%r2846, %r2840, %r2841, 23;
	shf.l.wrap.b32 	%r2847, %r2841, %r2840, 23;
	mov.b64 	%rd4173, {%r2847, %r2846};
	xor.b64  	%rd4174, %rd4172, %rd4173;
	add.s64 	%rd4175, %rd4169, %rd4174;
	add.s64 	%rd4176, %rd4175, -9096487096722542874;
	add.s64 	%rd4177, %rd4176, %rd4040;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2848,%dummy}, %rd4151;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2849}, %rd4151;
	}
	shf.r.wrap.b32 	%r2850, %r2849, %r2848, 28;
	shf.r.wrap.b32 	%r2851, %r2848, %r2849, 28;
	mov.b64 	%rd4178, {%r2851, %r2850};
	shf.l.wrap.b32 	%r2852, %r2848, %r2849, 30;
	shf.l.wrap.b32 	%r2853, %r2849, %r2848, 30;
	mov.b64 	%rd4179, {%r2853, %r2852};
	xor.b64  	%rd4180, %rd4178, %rd4179;
	shf.l.wrap.b32 	%r2854, %r2848, %r2849, 25;
	shf.l.wrap.b32 	%r2855, %r2849, %r2848, 25;
	mov.b64 	%rd4181, {%r2855, %r2854};
	xor.b64  	%rd4182, %rd4180, %rd4181;
	and.b64  	%rd4183, %rd4151, %rd4114;
	or.b64  	%rd4184, %rd4151, %rd4114;
	and.b64  	%rd4185, %rd4184, %rd4077;
	or.b64  	%rd4186, %rd4185, %rd4183;
	add.s64 	%rd4187, %rd4186, %rd4182;
	add.s64 	%rd4188, %rd4187, %rd4176;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2856,%dummy}, %rd4127;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2857}, %rd4127;
	}
	shf.r.wrap.b32 	%r2858, %r2857, %r2856, 19;
	shf.r.wrap.b32 	%r2859, %r2856, %r2857, 19;
	mov.b64 	%rd4189, {%r2859, %r2858};
	shf.l.wrap.b32 	%r2860, %r2856, %r2857, 3;
	shf.l.wrap.b32 	%r2861, %r2857, %r2856, 3;
	mov.b64 	%rd4190, {%r2861, %r2860};
	xor.b64  	%rd4191, %rd4189, %rd4190;
	shr.u64 	%rd4192, %rd4127, 6;
	xor.b64  	%rd4193, %rd4191, %rd4192;
	shf.r.wrap.b32 	%r2862, %r2513, %r2512, 1;
	shf.r.wrap.b32 	%r2863, %r2512, %r2513, 1;
	mov.b64 	%rd4194, {%r2863, %r2862};
	shf.r.wrap.b32 	%r2864, %r2513, %r2512, 8;
	shf.r.wrap.b32 	%r2865, %r2512, %r2513, 8;
	mov.b64 	%rd4195, {%r2865, %r2864};
	xor.b64  	%rd4196, %rd4194, %rd4195;
	shr.u64 	%rd4197, %rd3646, 7;
	xor.b64  	%rd4198, %rd4196, %rd4197;
	add.s64 	%rd4199, %rd4193, %rd3609;
	add.s64 	%rd4200, %rd4199, %rd3942;
	add.s64 	%rd4201, %rd4200, %rd4198;
	add.s64 	%rd4202, %rd4201, %rd4066;
	xor.b64  	%rd4203, %rd4140, %rd4103;
	and.b64  	%rd4204, %rd4177, %rd4203;
	xor.b64  	%rd4205, %rd4204, %rd4103;
	add.s64 	%rd4206, %rd4202, %rd4205;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2866,%dummy}, %rd4177;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2867}, %rd4177;
	}
	shf.r.wrap.b32 	%r2868, %r2867, %r2866, 14;
	shf.r.wrap.b32 	%r2869, %r2866, %r2867, 14;
	mov.b64 	%rd4207, {%r2869, %r2868};
	shf.r.wrap.b32 	%r2870, %r2867, %r2866, 18;
	shf.r.wrap.b32 	%r2871, %r2866, %r2867, 18;
	mov.b64 	%rd4208, {%r2871, %r2870};
	xor.b64  	%rd4209, %rd4207, %rd4208;
	shf.l.wrap.b32 	%r2872, %r2866, %r2867, 23;
	shf.l.wrap.b32 	%r2873, %r2867, %r2866, 23;
	mov.b64 	%rd4210, {%r2873, %r2872};
	xor.b64  	%rd4211, %rd4209, %rd4210;
	add.s64 	%rd4212, %rd4206, %rd4211;
	add.s64 	%rd4213, %rd4212, -7894198246740708037;
	add.s64 	%rd4214, %rd4213, %rd4077;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2874,%dummy}, %rd4188;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2875}, %rd4188;
	}
	shf.r.wrap.b32 	%r2876, %r2875, %r2874, 28;
	shf.r.wrap.b32 	%r2877, %r2874, %r2875, 28;
	mov.b64 	%rd4215, {%r2877, %r2876};
	shf.l.wrap.b32 	%r2878, %r2874, %r2875, 30;
	shf.l.wrap.b32 	%r2879, %r2875, %r2874, 30;
	mov.b64 	%rd4216, {%r2879, %r2878};
	xor.b64  	%rd4217, %rd4215, %rd4216;
	shf.l.wrap.b32 	%r2880, %r2874, %r2875, 25;
	shf.l.wrap.b32 	%r2881, %r2875, %r2874, 25;
	mov.b64 	%rd4218, {%r2881, %r2880};
	xor.b64  	%rd4219, %rd4217, %rd4218;
	and.b64  	%rd4220, %rd4188, %rd4151;
	or.b64  	%rd4221, %rd4188, %rd4151;
	and.b64  	%rd4222, %rd4221, %rd4114;
	or.b64  	%rd4223, %rd4222, %rd4220;
	add.s64 	%rd4224, %rd4223, %rd4219;
	add.s64 	%rd4225, %rd4224, %rd4213;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2882,%dummy}, %rd4164;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2883}, %rd4164;
	}
	shf.r.wrap.b32 	%r2884, %r2883, %r2882, 19;
	shf.r.wrap.b32 	%r2885, %r2882, %r2883, 19;
	mov.b64 	%rd4226, {%r2885, %r2884};
	shf.l.wrap.b32 	%r2886, %r2882, %r2883, 3;
	shf.l.wrap.b32 	%r2887, %r2883, %r2882, 3;
	mov.b64 	%rd4227, {%r2887, %r2886};
	xor.b64  	%rd4228, %rd4226, %rd4227;
	shr.u64 	%rd4229, %rd4164, 6;
	xor.b64  	%rd4230, %rd4228, %rd4229;
	shf.r.wrap.b32 	%r2888, %r2541, %r2540, 1;
	shf.r.wrap.b32 	%r2889, %r2540, %r2541, 1;
	mov.b64 	%rd4231, {%r2889, %r2888};
	shf.r.wrap.b32 	%r2890, %r2541, %r2540, 8;
	shf.r.wrap.b32 	%r2891, %r2540, %r2541, 8;
	mov.b64 	%rd4232, {%r2891, %r2890};
	xor.b64  	%rd4233, %rd4231, %rd4232;
	shr.u64 	%rd4234, %rd3683, 7;
	xor.b64  	%rd4235, %rd4233, %rd4234;
	add.s64 	%rd4236, %rd4230, %rd3646;
	add.s64 	%rd4237, %rd4236, %rd3979;
	add.s64 	%rd4238, %rd4237, %rd4235;
	add.s64 	%rd4239, %rd4238, %rd4103;
	xor.b64  	%rd4240, %rd4177, %rd4140;
	and.b64  	%rd4241, %rd4214, %rd4240;
	xor.b64  	%rd4242, %rd4241, %rd4140;
	add.s64 	%rd4243, %rd4239, %rd4242;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2892,%dummy}, %rd4214;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2893}, %rd4214;
	}
	shf.r.wrap.b32 	%r2894, %r2893, %r2892, 14;
	shf.r.wrap.b32 	%r2895, %r2892, %r2893, 14;
	mov.b64 	%rd4244, {%r2895, %r2894};
	shf.r.wrap.b32 	%r2896, %r2893, %r2892, 18;
	shf.r.wrap.b32 	%r2897, %r2892, %r2893, 18;
	mov.b64 	%rd4245, {%r2897, %r2896};
	xor.b64  	%rd4246, %rd4244, %rd4245;
	shf.l.wrap.b32 	%r2898, %r2892, %r2893, 23;
	shf.l.wrap.b32 	%r2899, %r2893, %r2892, 23;
	mov.b64 	%rd4247, {%r2899, %r2898};
	xor.b64  	%rd4248, %rd4246, %rd4247;
	add.s64 	%rd4249, %rd4243, %rd4248;
	add.s64 	%rd4250, %rd4249, -6719396339535248540;
	add.s64 	%rd4251, %rd4250, %rd4114;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2900,%dummy}, %rd4225;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2901}, %rd4225;
	}
	shf.r.wrap.b32 	%r2902, %r2901, %r2900, 28;
	shf.r.wrap.b32 	%r2903, %r2900, %r2901, 28;
	mov.b64 	%rd4252, {%r2903, %r2902};
	shf.l.wrap.b32 	%r2904, %r2900, %r2901, 30;
	shf.l.wrap.b32 	%r2905, %r2901, %r2900, 30;
	mov.b64 	%rd4253, {%r2905, %r2904};
	xor.b64  	%rd4254, %rd4252, %rd4253;
	shf.l.wrap.b32 	%r2906, %r2900, %r2901, 25;
	shf.l.wrap.b32 	%r2907, %r2901, %r2900, 25;
	mov.b64 	%rd4255, {%r2907, %r2906};
	xor.b64  	%rd4256, %rd4254, %rd4255;
	and.b64  	%rd4257, %rd4225, %rd4188;
	or.b64  	%rd4258, %rd4225, %rd4188;
	and.b64  	%rd4259, %rd4258, %rd4151;
	or.b64  	%rd4260, %rd4259, %rd4257;
	add.s64 	%rd4261, %rd4260, %rd4256;
	add.s64 	%rd4262, %rd4261, %rd4250;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2908,%dummy}, %rd4201;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2909}, %rd4201;
	}
	shf.r.wrap.b32 	%r2910, %r2909, %r2908, 19;
	shf.r.wrap.b32 	%r2911, %r2908, %r2909, 19;
	mov.b64 	%rd4263, {%r2911, %r2910};
	shf.l.wrap.b32 	%r2912, %r2908, %r2909, 3;
	shf.l.wrap.b32 	%r2913, %r2909, %r2908, 3;
	mov.b64 	%rd4264, {%r2913, %r2912};
	xor.b64  	%rd4265, %rd4263, %rd4264;
	shr.u64 	%rd4266, %rd4201, 6;
	xor.b64  	%rd4267, %rd4265, %rd4266;
	shf.r.wrap.b32 	%r2914, %r2569, %r2568, 1;
	shf.r.wrap.b32 	%r2915, %r2568, %r2569, 1;
	mov.b64 	%rd4268, {%r2915, %r2914};
	shf.r.wrap.b32 	%r2916, %r2569, %r2568, 8;
	shf.r.wrap.b32 	%r2917, %r2568, %r2569, 8;
	mov.b64 	%rd4269, {%r2917, %r2916};
	xor.b64  	%rd4270, %rd4268, %rd4269;
	shr.u64 	%rd4271, %rd3720, 7;
	xor.b64  	%rd4272, %rd4270, %rd4271;
	add.s64 	%rd4273, %rd4267, %rd3683;
	add.s64 	%rd4274, %rd4273, %rd4016;
	add.s64 	%rd4275, %rd4274, %rd4272;
	add.s64 	%rd4276, %rd4275, %rd4140;
	xor.b64  	%rd4277, %rd4214, %rd4177;
	and.b64  	%rd4278, %rd4251, %rd4277;
	xor.b64  	%rd4279, %rd4278, %rd4177;
	add.s64 	%rd4280, %rd4276, %rd4279;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2918,%dummy}, %rd4251;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2919}, %rd4251;
	}
	shf.r.wrap.b32 	%r2920, %r2919, %r2918, 14;
	shf.r.wrap.b32 	%r2921, %r2918, %r2919, 14;
	mov.b64 	%rd4281, {%r2921, %r2920};
	shf.r.wrap.b32 	%r2922, %r2919, %r2918, 18;
	shf.r.wrap.b32 	%r2923, %r2918, %r2919, 18;
	mov.b64 	%rd4282, {%r2923, %r2922};
	xor.b64  	%rd4283, %rd4281, %rd4282;
	shf.l.wrap.b32 	%r2924, %r2918, %r2919, 23;
	shf.l.wrap.b32 	%r2925, %r2919, %r2918, 23;
	mov.b64 	%rd4284, {%r2925, %r2924};
	xor.b64  	%rd4285, %rd4283, %rd4284;
	add.s64 	%rd4286, %rd4280, %rd4285;
	add.s64 	%rd4287, %rd4286, -6333637450476146687;
	add.s64 	%rd4288, %rd4287, %rd4151;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2926,%dummy}, %rd4262;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2927}, %rd4262;
	}
	shf.r.wrap.b32 	%r2928, %r2927, %r2926, 28;
	shf.r.wrap.b32 	%r2929, %r2926, %r2927, 28;
	mov.b64 	%rd4289, {%r2929, %r2928};
	shf.l.wrap.b32 	%r2930, %r2926, %r2927, 30;
	shf.l.wrap.b32 	%r2931, %r2927, %r2926, 30;
	mov.b64 	%rd4290, {%r2931, %r2930};
	xor.b64  	%rd4291, %rd4289, %rd4290;
	shf.l.wrap.b32 	%r2932, %r2926, %r2927, 25;
	shf.l.wrap.b32 	%r2933, %r2927, %r2926, 25;
	mov.b64 	%rd4292, {%r2933, %r2932};
	xor.b64  	%rd4293, %rd4291, %rd4292;
	and.b64  	%rd4294, %rd4262, %rd4225;
	or.b64  	%rd4295, %rd4262, %rd4225;
	and.b64  	%rd4296, %rd4295, %rd4188;
	or.b64  	%rd4297, %rd4296, %rd4294;
	add.s64 	%rd4298, %rd4297, %rd4293;
	add.s64 	%rd4299, %rd4298, %rd4287;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2934,%dummy}, %rd4238;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2935}, %rd4238;
	}
	shf.r.wrap.b32 	%r2936, %r2935, %r2934, 19;
	shf.r.wrap.b32 	%r2937, %r2934, %r2935, 19;
	mov.b64 	%rd4300, {%r2937, %r2936};
	shf.l.wrap.b32 	%r2938, %r2934, %r2935, 3;
	shf.l.wrap.b32 	%r2939, %r2935, %r2934, 3;
	mov.b64 	%rd4301, {%r2939, %r2938};
	xor.b64  	%rd4302, %rd4300, %rd4301;
	shr.u64 	%rd4303, %rd4238, 6;
	xor.b64  	%rd4304, %rd4302, %rd4303;
	shf.r.wrap.b32 	%r2940, %r2597, %r2596, 1;
	shf.r.wrap.b32 	%r2941, %r2596, %r2597, 1;
	mov.b64 	%rd4305, {%r2941, %r2940};
	shf.r.wrap.b32 	%r2942, %r2597, %r2596, 8;
	shf.r.wrap.b32 	%r2943, %r2596, %r2597, 8;
	mov.b64 	%rd4306, {%r2943, %r2942};
	xor.b64  	%rd4307, %rd4305, %rd4306;
	shr.u64 	%rd4308, %rd3757, 7;
	xor.b64  	%rd4309, %rd4307, %rd4308;
	add.s64 	%rd4310, %rd4304, %rd3720;
	add.s64 	%rd4311, %rd4310, %rd4053;
	add.s64 	%rd4312, %rd4311, %rd4309;
	add.s64 	%rd4313, %rd4312, %rd4177;
	xor.b64  	%rd4314, %rd4251, %rd4214;
	and.b64  	%rd4315, %rd4288, %rd4314;
	xor.b64  	%rd4316, %rd4315, %rd4214;
	add.s64 	%rd4317, %rd4313, %rd4316;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2944,%dummy}, %rd4288;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2945}, %rd4288;
	}
	shf.r.wrap.b32 	%r2946, %r2945, %r2944, 14;
	shf.r.wrap.b32 	%r2947, %r2944, %r2945, 14;
	mov.b64 	%rd4318, {%r2947, %r2946};
	shf.r.wrap.b32 	%r2948, %r2945, %r2944, 18;
	shf.r.wrap.b32 	%r2949, %r2944, %r2945, 18;
	mov.b64 	%rd4319, {%r2949, %r2948};
	xor.b64  	%rd4320, %rd4318, %rd4319;
	shf.l.wrap.b32 	%r2950, %r2944, %r2945, 23;
	shf.l.wrap.b32 	%r2951, %r2945, %r2944, 23;
	mov.b64 	%rd4321, {%r2951, %r2950};
	xor.b64  	%rd4322, %rd4320, %rd4321;
	add.s64 	%rd4323, %rd4317, %rd4322;
	add.s64 	%rd4324, %rd4323, -4446306890439682159;
	add.s64 	%rd4325, %rd4324, %rd4188;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2952,%dummy}, %rd4299;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2953}, %rd4299;
	}
	shf.r.wrap.b32 	%r2954, %r2953, %r2952, 28;
	shf.r.wrap.b32 	%r2955, %r2952, %r2953, 28;
	mov.b64 	%rd4326, {%r2955, %r2954};
	shf.l.wrap.b32 	%r2956, %r2952, %r2953, 30;
	shf.l.wrap.b32 	%r2957, %r2953, %r2952, 30;
	mov.b64 	%rd4327, {%r2957, %r2956};
	xor.b64  	%rd4328, %rd4326, %rd4327;
	shf.l.wrap.b32 	%r2958, %r2952, %r2953, 25;
	shf.l.wrap.b32 	%r2959, %r2953, %r2952, 25;
	mov.b64 	%rd4329, {%r2959, %r2958};
	xor.b64  	%rd4330, %rd4328, %rd4329;
	and.b64  	%rd4331, %rd4299, %rd4262;
	or.b64  	%rd4332, %rd4299, %rd4262;
	and.b64  	%rd4333, %rd4332, %rd4225;
	or.b64  	%rd4334, %rd4333, %rd4331;
	add.s64 	%rd4335, %rd4334, %rd4330;
	add.s64 	%rd4336, %rd4335, %rd4324;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2960,%dummy}, %rd4275;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2961}, %rd4275;
	}
	shf.r.wrap.b32 	%r2962, %r2961, %r2960, 19;
	shf.r.wrap.b32 	%r2963, %r2960, %r2961, 19;
	mov.b64 	%rd4337, {%r2963, %r2962};
	shf.l.wrap.b32 	%r2964, %r2960, %r2961, 3;
	shf.l.wrap.b32 	%r2965, %r2961, %r2960, 3;
	mov.b64 	%rd4338, {%r2965, %r2964};
	xor.b64  	%rd4339, %rd4337, %rd4338;
	shr.u64 	%rd4340, %rd4275, 6;
	xor.b64  	%rd4341, %rd4339, %rd4340;
	shf.r.wrap.b32 	%r2966, %r2623, %r2622, 1;
	shf.r.wrap.b32 	%r2967, %r2622, %r2623, 1;
	mov.b64 	%rd4342, {%r2967, %r2966};
	shf.r.wrap.b32 	%r2968, %r2623, %r2622, 8;
	shf.r.wrap.b32 	%r2969, %r2622, %r2623, 8;
	mov.b64 	%rd4343, {%r2969, %r2968};
	xor.b64  	%rd4344, %rd4342, %rd4343;
	shr.u64 	%rd4345, %rd3794, 7;
	xor.b64  	%rd4346, %rd4344, %rd4345;
	add.s64 	%rd4347, %rd4341, %rd3757;
	add.s64 	%rd4348, %rd4347, %rd4090;
	add.s64 	%rd4349, %rd4348, %rd4346;
	add.s64 	%rd4350, %rd4349, %rd4214;
	xor.b64  	%rd4351, %rd4288, %rd4251;
	and.b64  	%rd4352, %rd4325, %rd4351;
	xor.b64  	%rd4353, %rd4352, %rd4251;
	add.s64 	%rd4354, %rd4350, %rd4353;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2970,%dummy}, %rd4325;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2971}, %rd4325;
	}
	shf.r.wrap.b32 	%r2972, %r2971, %r2970, 14;
	shf.r.wrap.b32 	%r2973, %r2970, %r2971, 14;
	mov.b64 	%rd4355, {%r2973, %r2972};
	shf.r.wrap.b32 	%r2974, %r2971, %r2970, 18;
	shf.r.wrap.b32 	%r2975, %r2970, %r2971, 18;
	mov.b64 	%rd4356, {%r2975, %r2974};
	xor.b64  	%rd4357, %rd4355, %rd4356;
	shf.l.wrap.b32 	%r2976, %r2970, %r2971, 23;
	shf.l.wrap.b32 	%r2977, %r2971, %r2970, 23;
	mov.b64 	%rd4358, {%r2977, %r2976};
	xor.b64  	%rd4359, %rd4357, %rd4358;
	add.s64 	%rd4360, %rd4354, %rd4359;
	add.s64 	%rd4361, %rd4360, -4076793802049405392;
	add.s64 	%rd4362, %rd4361, %rd4225;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2978,%dummy}, %rd4336;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2979}, %rd4336;
	}
	shf.r.wrap.b32 	%r2980, %r2979, %r2978, 28;
	shf.r.wrap.b32 	%r2981, %r2978, %r2979, 28;
	mov.b64 	%rd4363, {%r2981, %r2980};
	shf.l.wrap.b32 	%r2982, %r2978, %r2979, 30;
	shf.l.wrap.b32 	%r2983, %r2979, %r2978, 30;
	mov.b64 	%rd4364, {%r2983, %r2982};
	xor.b64  	%rd4365, %rd4363, %rd4364;
	shf.l.wrap.b32 	%r2984, %r2978, %r2979, 25;
	shf.l.wrap.b32 	%r2985, %r2979, %r2978, 25;
	mov.b64 	%rd4366, {%r2985, %r2984};
	xor.b64  	%rd4367, %rd4365, %rd4366;
	and.b64  	%rd4368, %rd4336, %rd4299;
	or.b64  	%rd4369, %rd4336, %rd4299;
	and.b64  	%rd4370, %rd4369, %rd4262;
	or.b64  	%rd4371, %rd4370, %rd4368;
	add.s64 	%rd4372, %rd4371, %rd4367;
	add.s64 	%rd4373, %rd4372, %rd4361;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2986,%dummy}, %rd4312;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2987}, %rd4312;
	}
	shf.r.wrap.b32 	%r2988, %r2987, %r2986, 19;
	shf.r.wrap.b32 	%r2989, %r2986, %r2987, 19;
	mov.b64 	%rd4374, {%r2989, %r2988};
	shf.l.wrap.b32 	%r2990, %r2986, %r2987, 3;
	shf.l.wrap.b32 	%r2991, %r2987, %r2986, 3;
	mov.b64 	%rd4375, {%r2991, %r2990};
	xor.b64  	%rd4376, %rd4374, %rd4375;
	shr.u64 	%rd4377, %rd4312, 6;
	xor.b64  	%rd4378, %rd4376, %rd4377;
	shf.r.wrap.b32 	%r2992, %r2649, %r2648, 1;
	shf.r.wrap.b32 	%r2993, %r2648, %r2649, 1;
	mov.b64 	%rd4379, {%r2993, %r2992};
	shf.r.wrap.b32 	%r2994, %r2649, %r2648, 8;
	shf.r.wrap.b32 	%r2995, %r2648, %r2649, 8;
	mov.b64 	%rd4380, {%r2995, %r2994};
	xor.b64  	%rd4381, %rd4379, %rd4380;
	shr.u64 	%rd4382, %rd3831, 7;
	xor.b64  	%rd4383, %rd4381, %rd4382;
	add.s64 	%rd4384, %rd4378, %rd3794;
	add.s64 	%rd4385, %rd4384, %rd4127;
	add.s64 	%rd4386, %rd4385, %rd4383;
	add.s64 	%rd4387, %rd4386, %rd4251;
	xor.b64  	%rd4388, %rd4325, %rd4288;
	and.b64  	%rd4389, %rd4362, %rd4388;
	xor.b64  	%rd4390, %rd4389, %rd4288;
	add.s64 	%rd4391, %rd4387, %rd4390;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2996,%dummy}, %rd4362;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2997}, %rd4362;
	}
	shf.r.wrap.b32 	%r2998, %r2997, %r2996, 14;
	shf.r.wrap.b32 	%r2999, %r2996, %r2997, 14;
	mov.b64 	%rd4392, {%r2999, %r2998};
	shf.r.wrap.b32 	%r3000, %r2997, %r2996, 18;
	shf.r.wrap.b32 	%r3001, %r2996, %r2997, 18;
	mov.b64 	%rd4393, {%r3001, %r3000};
	xor.b64  	%rd4394, %rd4392, %rd4393;
	shf.l.wrap.b32 	%r3002, %r2996, %r2997, 23;
	shf.l.wrap.b32 	%r3003, %r2997, %r2996, 23;
	mov.b64 	%rd4395, {%r3003, %r3002};
	xor.b64  	%rd4396, %rd4394, %rd4395;
	add.s64 	%rd4397, %rd4391, %rd4396;
	add.s64 	%rd4398, %rd4397, -3345356375505022440;
	add.s64 	%rd4399, %rd4398, %rd4262;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3004,%dummy}, %rd4373;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3005}, %rd4373;
	}
	shf.r.wrap.b32 	%r3006, %r3005, %r3004, 28;
	shf.r.wrap.b32 	%r3007, %r3004, %r3005, 28;
	mov.b64 	%rd4400, {%r3007, %r3006};
	shf.l.wrap.b32 	%r3008, %r3004, %r3005, 30;
	shf.l.wrap.b32 	%r3009, %r3005, %r3004, 30;
	mov.b64 	%rd4401, {%r3009, %r3008};
	xor.b64  	%rd4402, %rd4400, %rd4401;
	shf.l.wrap.b32 	%r3010, %r3004, %r3005, 25;
	shf.l.wrap.b32 	%r3011, %r3005, %r3004, 25;
	mov.b64 	%rd4403, {%r3011, %r3010};
	xor.b64  	%rd4404, %rd4402, %rd4403;
	and.b64  	%rd4405, %rd4373, %rd4336;
	or.b64  	%rd4406, %rd4373, %rd4336;
	and.b64  	%rd4407, %rd4406, %rd4299;
	or.b64  	%rd4408, %rd4407, %rd4405;
	add.s64 	%rd4409, %rd4408, %rd4404;
	add.s64 	%rd4410, %rd4409, %rd4398;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3012,%dummy}, %rd4349;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3013}, %rd4349;
	}
	shf.r.wrap.b32 	%r3014, %r3013, %r3012, 19;
	shf.r.wrap.b32 	%r3015, %r3012, %r3013, 19;
	mov.b64 	%rd4411, {%r3015, %r3014};
	shf.l.wrap.b32 	%r3016, %r3012, %r3013, 3;
	shf.l.wrap.b32 	%r3017, %r3013, %r3012, 3;
	mov.b64 	%rd4412, {%r3017, %r3016};
	xor.b64  	%rd4413, %rd4411, %rd4412;
	shr.u64 	%rd4414, %rd4349, 6;
	xor.b64  	%rd4415, %rd4413, %rd4414;
	shf.r.wrap.b32 	%r3018, %r2675, %r2674, 1;
	shf.r.wrap.b32 	%r3019, %r2674, %r2675, 1;
	mov.b64 	%rd4416, {%r3019, %r3018};
	shf.r.wrap.b32 	%r3020, %r2675, %r2674, 8;
	shf.r.wrap.b32 	%r3021, %r2674, %r2675, 8;
	mov.b64 	%rd4417, {%r3021, %r3020};
	xor.b64  	%rd4418, %rd4416, %rd4417;
	shr.u64 	%rd4419, %rd3868, 7;
	xor.b64  	%rd4420, %rd4418, %rd4419;
	add.s64 	%rd4421, %rd4415, %rd3831;
	add.s64 	%rd4422, %rd4421, %rd4164;
	add.s64 	%rd4423, %rd4422, %rd4420;
	add.s64 	%rd4424, %rd4423, %rd4288;
	xor.b64  	%rd4425, %rd4362, %rd4325;
	and.b64  	%rd4426, %rd4399, %rd4425;
	xor.b64  	%rd4427, %rd4426, %rd4325;
	add.s64 	%rd4428, %rd4424, %rd4427;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3022,%dummy}, %rd4399;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3023}, %rd4399;
	}
	shf.r.wrap.b32 	%r3024, %r3023, %r3022, 14;
	shf.r.wrap.b32 	%r3025, %r3022, %r3023, 14;
	mov.b64 	%rd4429, {%r3025, %r3024};
	shf.r.wrap.b32 	%r3026, %r3023, %r3022, 18;
	shf.r.wrap.b32 	%r3027, %r3022, %r3023, 18;
	mov.b64 	%rd4430, {%r3027, %r3026};
	xor.b64  	%rd4431, %rd4429, %rd4430;
	shf.l.wrap.b32 	%r3028, %r3022, %r3023, 23;
	shf.l.wrap.b32 	%r3029, %r3023, %r3022, 23;
	mov.b64 	%rd4432, {%r3029, %r3028};
	xor.b64  	%rd4433, %rd4431, %rd4432;
	add.s64 	%rd4434, %rd4428, %rd4433;
	add.s64 	%rd4435, %rd4434, -2983346525034927856;
	add.s64 	%rd4436, %rd4435, %rd4299;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3030,%dummy}, %rd4410;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3031}, %rd4410;
	}
	shf.r.wrap.b32 	%r3032, %r3031, %r3030, 28;
	shf.r.wrap.b32 	%r3033, %r3030, %r3031, 28;
	mov.b64 	%rd4437, {%r3033, %r3032};
	shf.l.wrap.b32 	%r3034, %r3030, %r3031, 30;
	shf.l.wrap.b32 	%r3035, %r3031, %r3030, 30;
	mov.b64 	%rd4438, {%r3035, %r3034};
	xor.b64  	%rd4439, %rd4437, %rd4438;
	shf.l.wrap.b32 	%r3036, %r3030, %r3031, 25;
	shf.l.wrap.b32 	%r3037, %r3031, %r3030, 25;
	mov.b64 	%rd4440, {%r3037, %r3036};
	xor.b64  	%rd4441, %rd4439, %rd4440;
	and.b64  	%rd4442, %rd4410, %rd4373;
	or.b64  	%rd4443, %rd4410, %rd4373;
	and.b64  	%rd4444, %rd4443, %rd4336;
	or.b64  	%rd4445, %rd4444, %rd4442;
	add.s64 	%rd4446, %rd4445, %rd4441;
	add.s64 	%rd4447, %rd4446, %rd4435;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3038,%dummy}, %rd4386;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3039}, %rd4386;
	}
	shf.r.wrap.b32 	%r3040, %r3039, %r3038, 19;
	shf.r.wrap.b32 	%r3041, %r3038, %r3039, 19;
	mov.b64 	%rd4448, {%r3041, %r3040};
	shf.l.wrap.b32 	%r3042, %r3038, %r3039, 3;
	shf.l.wrap.b32 	%r3043, %r3039, %r3038, 3;
	mov.b64 	%rd4449, {%r3043, %r3042};
	xor.b64  	%rd4450, %rd4448, %rd4449;
	shr.u64 	%rd4451, %rd4386, 6;
	xor.b64  	%rd4452, %rd4450, %rd4451;
	shf.r.wrap.b32 	%r3044, %r2701, %r2700, 1;
	shf.r.wrap.b32 	%r3045, %r2700, %r2701, 1;
	mov.b64 	%rd4453, {%r3045, %r3044};
	shf.r.wrap.b32 	%r3046, %r2701, %r2700, 8;
	shf.r.wrap.b32 	%r3047, %r2700, %r2701, 8;
	mov.b64 	%rd4454, {%r3047, %r3046};
	xor.b64  	%rd4455, %rd4453, %rd4454;
	shr.u64 	%rd4456, %rd3905, 7;
	xor.b64  	%rd4457, %rd4455, %rd4456;
	add.s64 	%rd4458, %rd4452, %rd3868;
	add.s64 	%rd4459, %rd4458, %rd4201;
	add.s64 	%rd4460, %rd4459, %rd4457;
	add.s64 	%rd4461, %rd4460, %rd4325;
	xor.b64  	%rd4462, %rd4399, %rd4362;
	and.b64  	%rd4463, %rd4436, %rd4462;
	xor.b64  	%rd4464, %rd4463, %rd4362;
	add.s64 	%rd4465, %rd4461, %rd4464;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3048,%dummy}, %rd4436;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3049}, %rd4436;
	}
	shf.r.wrap.b32 	%r3050, %r3049, %r3048, 14;
	shf.r.wrap.b32 	%r3051, %r3048, %r3049, 14;
	mov.b64 	%rd4466, {%r3051, %r3050};
	shf.r.wrap.b32 	%r3052, %r3049, %r3048, 18;
	shf.r.wrap.b32 	%r3053, %r3048, %r3049, 18;
	mov.b64 	%rd4467, {%r3053, %r3052};
	xor.b64  	%rd4468, %rd4466, %rd4467;
	shf.l.wrap.b32 	%r3054, %r3048, %r3049, 23;
	shf.l.wrap.b32 	%r3055, %r3049, %r3048, 23;
	mov.b64 	%rd4469, {%r3055, %r3054};
	xor.b64  	%rd4470, %rd4468, %rd4469;
	add.s64 	%rd4471, %rd4465, %rd4470;
	add.s64 	%rd4472, %rd4471, -860691631967231958;
	add.s64 	%rd4473, %rd4472, %rd4336;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3056,%dummy}, %rd4447;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3057}, %rd4447;
	}
	shf.r.wrap.b32 	%r3058, %r3057, %r3056, 28;
	shf.r.wrap.b32 	%r3059, %r3056, %r3057, 28;
	mov.b64 	%rd4474, {%r3059, %r3058};
	shf.l.wrap.b32 	%r3060, %r3056, %r3057, 30;
	shf.l.wrap.b32 	%r3061, %r3057, %r3056, 30;
	mov.b64 	%rd4475, {%r3061, %r3060};
	xor.b64  	%rd4476, %rd4474, %rd4475;
	shf.l.wrap.b32 	%r3062, %r3056, %r3057, 25;
	shf.l.wrap.b32 	%r3063, %r3057, %r3056, 25;
	mov.b64 	%rd4477, {%r3063, %r3062};
	xor.b64  	%rd4478, %rd4476, %rd4477;
	and.b64  	%rd4479, %rd4447, %rd4410;
	or.b64  	%rd4480, %rd4447, %rd4410;
	and.b64  	%rd4481, %rd4480, %rd4373;
	or.b64  	%rd4482, %rd4481, %rd4479;
	add.s64 	%rd4483, %rd4482, %rd4478;
	add.s64 	%rd4484, %rd4483, %rd4472;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3064,%dummy}, %rd4423;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3065}, %rd4423;
	}
	shf.r.wrap.b32 	%r3066, %r3065, %r3064, 19;
	shf.r.wrap.b32 	%r3067, %r3064, %r3065, 19;
	mov.b64 	%rd4485, {%r3067, %r3066};
	shf.l.wrap.b32 	%r3068, %r3064, %r3065, 3;
	shf.l.wrap.b32 	%r3069, %r3065, %r3064, 3;
	mov.b64 	%rd4486, {%r3069, %r3068};
	xor.b64  	%rd4487, %rd4485, %rd4486;
	shr.u64 	%rd4488, %rd4423, 6;
	xor.b64  	%rd4489, %rd4487, %rd4488;
	shf.r.wrap.b32 	%r3070, %r2727, %r2726, 1;
	shf.r.wrap.b32 	%r3071, %r2726, %r2727, 1;
	mov.b64 	%rd4490, {%r3071, %r3070};
	shf.r.wrap.b32 	%r3072, %r2727, %r2726, 8;
	shf.r.wrap.b32 	%r3073, %r2726, %r2727, 8;
	mov.b64 	%rd4491, {%r3073, %r3072};
	xor.b64  	%rd4492, %rd4490, %rd4491;
	shr.u64 	%rd4493, %rd3942, 7;
	xor.b64  	%rd4494, %rd4492, %rd4493;
	add.s64 	%rd4495, %rd4489, %rd3905;
	add.s64 	%rd4496, %rd4495, %rd4238;
	add.s64 	%rd4497, %rd4496, %rd4494;
	add.s64 	%rd4498, %rd4497, %rd4362;
	xor.b64  	%rd4499, %rd4436, %rd4399;
	and.b64  	%rd4500, %rd4473, %rd4499;
	xor.b64  	%rd4501, %rd4500, %rd4399;
	add.s64 	%rd4502, %rd4498, %rd4501;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3074,%dummy}, %rd4473;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3075}, %rd4473;
	}
	shf.r.wrap.b32 	%r3076, %r3075, %r3074, 14;
	shf.r.wrap.b32 	%r3077, %r3074, %r3075, 14;
	mov.b64 	%rd4503, {%r3077, %r3076};
	shf.r.wrap.b32 	%r3078, %r3075, %r3074, 18;
	shf.r.wrap.b32 	%r3079, %r3074, %r3075, 18;
	mov.b64 	%rd4504, {%r3079, %r3078};
	xor.b64  	%rd4505, %rd4503, %rd4504;
	shf.l.wrap.b32 	%r3080, %r3074, %r3075, 23;
	shf.l.wrap.b32 	%r3081, %r3075, %r3074, 23;
	mov.b64 	%rd4506, {%r3081, %r3080};
	xor.b64  	%rd4507, %rd4505, %rd4506;
	add.s64 	%rd4508, %rd4502, %rd4507;
	add.s64 	%rd4509, %rd4508, 1182934255886127544;
	add.s64 	%rd4510, %rd4509, %rd4373;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3082,%dummy}, %rd4484;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3083}, %rd4484;
	}
	shf.r.wrap.b32 	%r3084, %r3083, %r3082, 28;
	shf.r.wrap.b32 	%r3085, %r3082, %r3083, 28;
	mov.b64 	%rd4511, {%r3085, %r3084};
	shf.l.wrap.b32 	%r3086, %r3082, %r3083, 30;
	shf.l.wrap.b32 	%r3087, %r3083, %r3082, 30;
	mov.b64 	%rd4512, {%r3087, %r3086};
	xor.b64  	%rd4513, %rd4511, %rd4512;
	shf.l.wrap.b32 	%r3088, %r3082, %r3083, 25;
	shf.l.wrap.b32 	%r3089, %r3083, %r3082, 25;
	mov.b64 	%rd4514, {%r3089, %r3088};
	xor.b64  	%rd4515, %rd4513, %rd4514;
	and.b64  	%rd4516, %rd4484, %rd4447;
	or.b64  	%rd4517, %rd4484, %rd4447;
	and.b64  	%rd4518, %rd4517, %rd4410;
	or.b64  	%rd4519, %rd4518, %rd4516;
	add.s64 	%rd4520, %rd4519, %rd4515;
	add.s64 	%rd4521, %rd4520, %rd4509;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3090,%dummy}, %rd4460;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3091}, %rd4460;
	}
	shf.r.wrap.b32 	%r3092, %r3091, %r3090, 19;
	shf.r.wrap.b32 	%r3093, %r3090, %r3091, 19;
	mov.b64 	%rd4522, {%r3093, %r3092};
	shf.l.wrap.b32 	%r3094, %r3090, %r3091, 3;
	shf.l.wrap.b32 	%r3095, %r3091, %r3090, 3;
	mov.b64 	%rd4523, {%r3095, %r3094};
	xor.b64  	%rd4524, %rd4522, %rd4523;
	shr.u64 	%rd4525, %rd4460, 6;
	xor.b64  	%rd4526, %rd4524, %rd4525;
	shf.r.wrap.b32 	%r3096, %r2753, %r2752, 1;
	shf.r.wrap.b32 	%r3097, %r2752, %r2753, 1;
	mov.b64 	%rd4527, {%r3097, %r3096};
	shf.r.wrap.b32 	%r3098, %r2753, %r2752, 8;
	shf.r.wrap.b32 	%r3099, %r2752, %r2753, 8;
	mov.b64 	%rd4528, {%r3099, %r3098};
	xor.b64  	%rd4529, %rd4527, %rd4528;
	shr.u64 	%rd4530, %rd3979, 7;
	xor.b64  	%rd4531, %rd4529, %rd4530;
	add.s64 	%rd4532, %rd4526, %rd3942;
	add.s64 	%rd4533, %rd4532, %rd4275;
	add.s64 	%rd4534, %rd4533, %rd4531;
	add.s64 	%rd4535, %rd4534, %rd4399;
	xor.b64  	%rd4536, %rd4473, %rd4436;
	and.b64  	%rd4537, %rd4510, %rd4536;
	xor.b64  	%rd4538, %rd4537, %rd4436;
	add.s64 	%rd4539, %rd4535, %rd4538;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3100,%dummy}, %rd4510;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3101}, %rd4510;
	}
	shf.r.wrap.b32 	%r3102, %r3101, %r3100, 14;
	shf.r.wrap.b32 	%r3103, %r3100, %r3101, 14;
	mov.b64 	%rd4540, {%r3103, %r3102};
	shf.r.wrap.b32 	%r3104, %r3101, %r3100, 18;
	shf.r.wrap.b32 	%r3105, %r3100, %r3101, 18;
	mov.b64 	%rd4541, {%r3105, %r3104};
	xor.b64  	%rd4542, %rd4540, %rd4541;
	shf.l.wrap.b32 	%r3106, %r3100, %r3101, 23;
	shf.l.wrap.b32 	%r3107, %r3101, %r3100, 23;
	mov.b64 	%rd4543, {%r3107, %r3106};
	xor.b64  	%rd4544, %rd4542, %rd4543;
	add.s64 	%rd4545, %rd4539, %rd4544;
	add.s64 	%rd4546, %rd4545, 1847814050463011016;
	add.s64 	%rd4547, %rd4546, %rd4410;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3108,%dummy}, %rd4521;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3109}, %rd4521;
	}
	shf.r.wrap.b32 	%r3110, %r3109, %r3108, 28;
	shf.r.wrap.b32 	%r3111, %r3108, %r3109, 28;
	mov.b64 	%rd4548, {%r3111, %r3110};
	shf.l.wrap.b32 	%r3112, %r3108, %r3109, 30;
	shf.l.wrap.b32 	%r3113, %r3109, %r3108, 30;
	mov.b64 	%rd4549, {%r3113, %r3112};
	xor.b64  	%rd4550, %rd4548, %rd4549;
	shf.l.wrap.b32 	%r3114, %r3108, %r3109, 25;
	shf.l.wrap.b32 	%r3115, %r3109, %r3108, 25;
	mov.b64 	%rd4551, {%r3115, %r3114};
	xor.b64  	%rd4552, %rd4550, %rd4551;
	and.b64  	%rd4553, %rd4521, %rd4484;
	or.b64  	%rd4554, %rd4521, %rd4484;
	and.b64  	%rd4555, %rd4554, %rd4447;
	or.b64  	%rd4556, %rd4555, %rd4553;
	add.s64 	%rd4557, %rd4556, %rd4552;
	add.s64 	%rd4558, %rd4557, %rd4546;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3116,%dummy}, %rd4497;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3117}, %rd4497;
	}
	shf.r.wrap.b32 	%r3118, %r3117, %r3116, 19;
	shf.r.wrap.b32 	%r3119, %r3116, %r3117, 19;
	mov.b64 	%rd4559, {%r3119, %r3118};
	shf.l.wrap.b32 	%r3120, %r3116, %r3117, 3;
	shf.l.wrap.b32 	%r3121, %r3117, %r3116, 3;
	mov.b64 	%rd4560, {%r3121, %r3120};
	xor.b64  	%rd4561, %rd4559, %rd4560;
	shr.u64 	%rd4562, %rd4497, 6;
	xor.b64  	%rd4563, %rd4561, %rd4562;
	shf.r.wrap.b32 	%r3122, %r2779, %r2778, 1;
	shf.r.wrap.b32 	%r3123, %r2778, %r2779, 1;
	mov.b64 	%rd4564, {%r3123, %r3122};
	shf.r.wrap.b32 	%r3124, %r2779, %r2778, 8;
	shf.r.wrap.b32 	%r3125, %r2778, %r2779, 8;
	mov.b64 	%rd4565, {%r3125, %r3124};
	xor.b64  	%rd4566, %rd4564, %rd4565;
	shr.u64 	%rd4567, %rd4016, 7;
	xor.b64  	%rd4568, %rd4566, %rd4567;
	add.s64 	%rd4569, %rd4563, %rd3979;
	add.s64 	%rd4570, %rd4569, %rd4312;
	add.s64 	%rd4571, %rd4570, %rd4568;
	add.s64 	%rd4572, %rd4571, %rd4436;
	xor.b64  	%rd4573, %rd4510, %rd4473;
	and.b64  	%rd4574, %rd4547, %rd4573;
	xor.b64  	%rd4575, %rd4574, %rd4473;
	add.s64 	%rd4576, %rd4572, %rd4575;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3126,%dummy}, %rd4547;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3127}, %rd4547;
	}
	shf.r.wrap.b32 	%r3128, %r3127, %r3126, 14;
	shf.r.wrap.b32 	%r3129, %r3126, %r3127, 14;
	mov.b64 	%rd4577, {%r3129, %r3128};
	shf.r.wrap.b32 	%r3130, %r3127, %r3126, 18;
	shf.r.wrap.b32 	%r3131, %r3126, %r3127, 18;
	mov.b64 	%rd4578, {%r3131, %r3130};
	xor.b64  	%rd4579, %rd4577, %rd4578;
	shf.l.wrap.b32 	%r3132, %r3126, %r3127, 23;
	shf.l.wrap.b32 	%r3133, %r3127, %r3126, 23;
	mov.b64 	%rd4580, {%r3133, %r3132};
	xor.b64  	%rd4581, %rd4579, %rd4580;
	add.s64 	%rd4582, %rd4576, %rd4581;
	add.s64 	%rd4583, %rd4582, 2177327727835720531;
	add.s64 	%rd4584, %rd4583, %rd4447;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3134,%dummy}, %rd4558;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3135}, %rd4558;
	}
	shf.r.wrap.b32 	%r3136, %r3135, %r3134, 28;
	shf.r.wrap.b32 	%r3137, %r3134, %r3135, 28;
	mov.b64 	%rd4585, {%r3137, %r3136};
	shf.l.wrap.b32 	%r3138, %r3134, %r3135, 30;
	shf.l.wrap.b32 	%r3139, %r3135, %r3134, 30;
	mov.b64 	%rd4586, {%r3139, %r3138};
	xor.b64  	%rd4587, %rd4585, %rd4586;
	shf.l.wrap.b32 	%r3140, %r3134, %r3135, 25;
	shf.l.wrap.b32 	%r3141, %r3135, %r3134, 25;
	mov.b64 	%rd4588, {%r3141, %r3140};
	xor.b64  	%rd4589, %rd4587, %rd4588;
	and.b64  	%rd4590, %rd4558, %rd4521;
	or.b64  	%rd4591, %rd4558, %rd4521;
	and.b64  	%rd4592, %rd4591, %rd4484;
	or.b64  	%rd4593, %rd4592, %rd4590;
	add.s64 	%rd4594, %rd4593, %rd4589;
	add.s64 	%rd4595, %rd4594, %rd4583;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3142,%dummy}, %rd4534;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3143}, %rd4534;
	}
	shf.r.wrap.b32 	%r3144, %r3143, %r3142, 19;
	shf.r.wrap.b32 	%r3145, %r3142, %r3143, 19;
	mov.b64 	%rd4596, {%r3145, %r3144};
	shf.l.wrap.b32 	%r3146, %r3142, %r3143, 3;
	shf.l.wrap.b32 	%r3147, %r3143, %r3142, 3;
	mov.b64 	%rd4597, {%r3147, %r3146};
	xor.b64  	%rd4598, %rd4596, %rd4597;
	shr.u64 	%rd4599, %rd4534, 6;
	xor.b64  	%rd4600, %rd4598, %rd4599;
	shf.r.wrap.b32 	%r3148, %r2805, %r2804, 1;
	shf.r.wrap.b32 	%r3149, %r2804, %r2805, 1;
	mov.b64 	%rd4601, {%r3149, %r3148};
	shf.r.wrap.b32 	%r3150, %r2805, %r2804, 8;
	shf.r.wrap.b32 	%r3151, %r2804, %r2805, 8;
	mov.b64 	%rd4602, {%r3151, %r3150};
	xor.b64  	%rd4603, %rd4601, %rd4602;
	shr.u64 	%rd4604, %rd4053, 7;
	xor.b64  	%rd4605, %rd4603, %rd4604;
	add.s64 	%rd4606, %rd4600, %rd4016;
	add.s64 	%rd4607, %rd4606, %rd4349;
	add.s64 	%rd4608, %rd4607, %rd4605;
	add.s64 	%rd4609, %rd4608, %rd4473;
	xor.b64  	%rd4610, %rd4547, %rd4510;
	and.b64  	%rd4611, %rd4584, %rd4610;
	xor.b64  	%rd4612, %rd4611, %rd4510;
	add.s64 	%rd4613, %rd4609, %rd4612;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3152,%dummy}, %rd4584;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3153}, %rd4584;
	}
	shf.r.wrap.b32 	%r3154, %r3153, %r3152, 14;
	shf.r.wrap.b32 	%r3155, %r3152, %r3153, 14;
	mov.b64 	%rd4614, {%r3155, %r3154};
	shf.r.wrap.b32 	%r3156, %r3153, %r3152, 18;
	shf.r.wrap.b32 	%r3157, %r3152, %r3153, 18;
	mov.b64 	%rd4615, {%r3157, %r3156};
	xor.b64  	%rd4616, %rd4614, %rd4615;
	shf.l.wrap.b32 	%r3158, %r3152, %r3153, 23;
	shf.l.wrap.b32 	%r3159, %r3153, %r3152, 23;
	mov.b64 	%rd4617, {%r3159, %r3158};
	xor.b64  	%rd4618, %rd4616, %rd4617;
	add.s64 	%rd4619, %rd4613, %rd4618;
	add.s64 	%rd4620, %rd4619, 2830643537854262169;
	add.s64 	%rd4621, %rd4620, %rd4484;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3160,%dummy}, %rd4595;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3161}, %rd4595;
	}
	shf.r.wrap.b32 	%r3162, %r3161, %r3160, 28;
	shf.r.wrap.b32 	%r3163, %r3160, %r3161, 28;
	mov.b64 	%rd4622, {%r3163, %r3162};
	shf.l.wrap.b32 	%r3164, %r3160, %r3161, 30;
	shf.l.wrap.b32 	%r3165, %r3161, %r3160, 30;
	mov.b64 	%rd4623, {%r3165, %r3164};
	xor.b64  	%rd4624, %rd4622, %rd4623;
	shf.l.wrap.b32 	%r3166, %r3160, %r3161, 25;
	shf.l.wrap.b32 	%r3167, %r3161, %r3160, 25;
	mov.b64 	%rd4625, {%r3167, %r3166};
	xor.b64  	%rd4626, %rd4624, %rd4625;
	and.b64  	%rd4627, %rd4595, %rd4558;
	or.b64  	%rd4628, %rd4595, %rd4558;
	and.b64  	%rd4629, %rd4628, %rd4521;
	or.b64  	%rd4630, %rd4629, %rd4627;
	add.s64 	%rd4631, %rd4630, %rd4626;
	add.s64 	%rd4632, %rd4631, %rd4620;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3168,%dummy}, %rd4571;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3169}, %rd4571;
	}
	shf.r.wrap.b32 	%r3170, %r3169, %r3168, 19;
	shf.r.wrap.b32 	%r3171, %r3168, %r3169, 19;
	mov.b64 	%rd4633, {%r3171, %r3170};
	shf.l.wrap.b32 	%r3172, %r3168, %r3169, 3;
	shf.l.wrap.b32 	%r3173, %r3169, %r3168, 3;
	mov.b64 	%rd4634, {%r3173, %r3172};
	xor.b64  	%rd4635, %rd4633, %rd4634;
	shr.u64 	%rd4636, %rd4571, 6;
	xor.b64  	%rd4637, %rd4635, %rd4636;
	shf.r.wrap.b32 	%r3174, %r2831, %r2830, 1;
	shf.r.wrap.b32 	%r3175, %r2830, %r2831, 1;
	mov.b64 	%rd4638, {%r3175, %r3174};
	shf.r.wrap.b32 	%r3176, %r2831, %r2830, 8;
	shf.r.wrap.b32 	%r3177, %r2830, %r2831, 8;
	mov.b64 	%rd4639, {%r3177, %r3176};
	xor.b64  	%rd4640, %rd4638, %rd4639;
	shr.u64 	%rd4641, %rd4090, 7;
	xor.b64  	%rd4642, %rd4640, %rd4641;
	add.s64 	%rd4643, %rd4637, %rd4053;
	add.s64 	%rd4644, %rd4643, %rd4386;
	add.s64 	%rd4645, %rd4644, %rd4642;
	add.s64 	%rd4646, %rd4645, %rd4510;
	xor.b64  	%rd4647, %rd4584, %rd4547;
	and.b64  	%rd4648, %rd4621, %rd4647;
	xor.b64  	%rd4649, %rd4648, %rd4547;
	add.s64 	%rd4650, %rd4646, %rd4649;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3178,%dummy}, %rd4621;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3179}, %rd4621;
	}
	shf.r.wrap.b32 	%r3180, %r3179, %r3178, 14;
	shf.r.wrap.b32 	%r3181, %r3178, %r3179, 14;
	mov.b64 	%rd4651, {%r3181, %r3180};
	shf.r.wrap.b32 	%r3182, %r3179, %r3178, 18;
	shf.r.wrap.b32 	%r3183, %r3178, %r3179, 18;
	mov.b64 	%rd4652, {%r3183, %r3182};
	xor.b64  	%rd4653, %rd4651, %rd4652;
	shf.l.wrap.b32 	%r3184, %r3178, %r3179, 23;
	shf.l.wrap.b32 	%r3185, %r3179, %r3178, 23;
	mov.b64 	%rd4654, {%r3185, %r3184};
	xor.b64  	%rd4655, %rd4653, %rd4654;
	add.s64 	%rd4656, %rd4650, %rd4655;
	add.s64 	%rd4657, %rd4656, 3796741975233480872;
	add.s64 	%rd4658, %rd4657, %rd4521;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3186,%dummy}, %rd4632;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3187}, %rd4632;
	}
	shf.r.wrap.b32 	%r3188, %r3187, %r3186, 28;
	shf.r.wrap.b32 	%r3189, %r3186, %r3187, 28;
	mov.b64 	%rd4659, {%r3189, %r3188};
	shf.l.wrap.b32 	%r3190, %r3186, %r3187, 30;
	shf.l.wrap.b32 	%r3191, %r3187, %r3186, 30;
	mov.b64 	%rd4660, {%r3191, %r3190};
	xor.b64  	%rd4661, %rd4659, %rd4660;
	shf.l.wrap.b32 	%r3192, %r3186, %r3187, 25;
	shf.l.wrap.b32 	%r3193, %r3187, %r3186, 25;
	mov.b64 	%rd4662, {%r3193, %r3192};
	xor.b64  	%rd4663, %rd4661, %rd4662;
	and.b64  	%rd4664, %rd4632, %rd4595;
	or.b64  	%rd4665, %rd4632, %rd4595;
	and.b64  	%rd4666, %rd4665, %rd4558;
	or.b64  	%rd4667, %rd4666, %rd4664;
	add.s64 	%rd4668, %rd4667, %rd4663;
	add.s64 	%rd4669, %rd4668, %rd4657;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3194,%dummy}, %rd4608;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3195}, %rd4608;
	}
	shf.r.wrap.b32 	%r3196, %r3195, %r3194, 19;
	shf.r.wrap.b32 	%r3197, %r3194, %r3195, 19;
	mov.b64 	%rd4670, {%r3197, %r3196};
	shf.l.wrap.b32 	%r3198, %r3194, %r3195, 3;
	shf.l.wrap.b32 	%r3199, %r3195, %r3194, 3;
	mov.b64 	%rd4671, {%r3199, %r3198};
	xor.b64  	%rd4672, %rd4670, %rd4671;
	shr.u64 	%rd4673, %rd4608, 6;
	xor.b64  	%rd4674, %rd4672, %rd4673;
	shf.r.wrap.b32 	%r3200, %r2857, %r2856, 1;
	shf.r.wrap.b32 	%r3201, %r2856, %r2857, 1;
	mov.b64 	%rd4675, {%r3201, %r3200};
	shf.r.wrap.b32 	%r3202, %r2857, %r2856, 8;
	shf.r.wrap.b32 	%r3203, %r2856, %r2857, 8;
	mov.b64 	%rd4676, {%r3203, %r3202};
	xor.b64  	%rd4677, %rd4675, %rd4676;
	shr.u64 	%rd4678, %rd4127, 7;
	xor.b64  	%rd4679, %rd4677, %rd4678;
	add.s64 	%rd4680, %rd4674, %rd4090;
	add.s64 	%rd4681, %rd4680, %rd4423;
	add.s64 	%rd4682, %rd4681, %rd4679;
	add.s64 	%rd4683, %rd4682, %rd4547;
	xor.b64  	%rd4684, %rd4621, %rd4584;
	and.b64  	%rd4685, %rd4658, %rd4684;
	xor.b64  	%rd4686, %rd4685, %rd4584;
	add.s64 	%rd4687, %rd4683, %rd4686;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3204,%dummy}, %rd4658;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3205}, %rd4658;
	}
	shf.r.wrap.b32 	%r3206, %r3205, %r3204, 14;
	shf.r.wrap.b32 	%r3207, %r3204, %r3205, 14;
	mov.b64 	%rd4688, {%r3207, %r3206};
	shf.r.wrap.b32 	%r3208, %r3205, %r3204, 18;
	shf.r.wrap.b32 	%r3209, %r3204, %r3205, 18;
	mov.b64 	%rd4689, {%r3209, %r3208};
	xor.b64  	%rd4690, %rd4688, %rd4689;
	shf.l.wrap.b32 	%r3210, %r3204, %r3205, 23;
	shf.l.wrap.b32 	%r3211, %r3205, %r3204, 23;
	mov.b64 	%rd4691, {%r3211, %r3210};
	xor.b64  	%rd4692, %rd4690, %rd4691;
	add.s64 	%rd4693, %rd4687, %rd4692;
	add.s64 	%rd4694, %rd4693, 4115178125766777443;
	add.s64 	%rd4695, %rd4694, %rd4558;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3212,%dummy}, %rd4669;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3213}, %rd4669;
	}
	shf.r.wrap.b32 	%r3214, %r3213, %r3212, 28;
	shf.r.wrap.b32 	%r3215, %r3212, %r3213, 28;
	mov.b64 	%rd4696, {%r3215, %r3214};
	shf.l.wrap.b32 	%r3216, %r3212, %r3213, 30;
	shf.l.wrap.b32 	%r3217, %r3213, %r3212, 30;
	mov.b64 	%rd4697, {%r3217, %r3216};
	xor.b64  	%rd4698, %rd4696, %rd4697;
	shf.l.wrap.b32 	%r3218, %r3212, %r3213, 25;
	shf.l.wrap.b32 	%r3219, %r3213, %r3212, 25;
	mov.b64 	%rd4699, {%r3219, %r3218};
	xor.b64  	%rd4700, %rd4698, %rd4699;
	and.b64  	%rd4701, %rd4669, %rd4632;
	or.b64  	%rd4702, %rd4669, %rd4632;
	and.b64  	%rd4703, %rd4702, %rd4595;
	or.b64  	%rd4704, %rd4703, %rd4701;
	add.s64 	%rd4705, %rd4704, %rd4700;
	add.s64 	%rd4706, %rd4705, %rd4694;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3220,%dummy}, %rd4645;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3221}, %rd4645;
	}
	shf.r.wrap.b32 	%r3222, %r3221, %r3220, 19;
	shf.r.wrap.b32 	%r3223, %r3220, %r3221, 19;
	mov.b64 	%rd4707, {%r3223, %r3222};
	shf.l.wrap.b32 	%r3224, %r3220, %r3221, 3;
	shf.l.wrap.b32 	%r3225, %r3221, %r3220, 3;
	mov.b64 	%rd4708, {%r3225, %r3224};
	xor.b64  	%rd4709, %rd4707, %rd4708;
	shr.u64 	%rd4710, %rd4645, 6;
	xor.b64  	%rd4711, %rd4709, %rd4710;
	shf.r.wrap.b32 	%r3226, %r2883, %r2882, 1;
	shf.r.wrap.b32 	%r3227, %r2882, %r2883, 1;
	mov.b64 	%rd4712, {%r3227, %r3226};
	shf.r.wrap.b32 	%r3228, %r2883, %r2882, 8;
	shf.r.wrap.b32 	%r3229, %r2882, %r2883, 8;
	mov.b64 	%rd4713, {%r3229, %r3228};
	xor.b64  	%rd4714, %rd4712, %rd4713;
	shr.u64 	%rd4715, %rd4164, 7;
	xor.b64  	%rd4716, %rd4714, %rd4715;
	add.s64 	%rd4717, %rd4711, %rd4127;
	add.s64 	%rd4718, %rd4717, %rd4460;
	add.s64 	%rd4719, %rd4718, %rd4716;
	add.s64 	%rd4720, %rd4719, %rd4584;
	xor.b64  	%rd4721, %rd4658, %rd4621;
	and.b64  	%rd4722, %rd4695, %rd4721;
	xor.b64  	%rd4723, %rd4722, %rd4621;
	add.s64 	%rd4724, %rd4720, %rd4723;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3230,%dummy}, %rd4695;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3231}, %rd4695;
	}
	shf.r.wrap.b32 	%r3232, %r3231, %r3230, 14;
	shf.r.wrap.b32 	%r3233, %r3230, %r3231, 14;
	mov.b64 	%rd4725, {%r3233, %r3232};
	shf.r.wrap.b32 	%r3234, %r3231, %r3230, 18;
	shf.r.wrap.b32 	%r3235, %r3230, %r3231, 18;
	mov.b64 	%rd4726, {%r3235, %r3234};
	xor.b64  	%rd4727, %rd4725, %rd4726;
	shf.l.wrap.b32 	%r3236, %r3230, %r3231, 23;
	shf.l.wrap.b32 	%r3237, %r3231, %r3230, 23;
	mov.b64 	%rd4728, {%r3237, %r3236};
	xor.b64  	%rd4729, %rd4727, %rd4728;
	add.s64 	%rd4730, %rd4724, %rd4729;
	add.s64 	%rd4731, %rd4730, 5681478168544905931;
	add.s64 	%rd4732, %rd4731, %rd4595;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3238,%dummy}, %rd4706;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3239}, %rd4706;
	}
	shf.r.wrap.b32 	%r3240, %r3239, %r3238, 28;
	shf.r.wrap.b32 	%r3241, %r3238, %r3239, 28;
	mov.b64 	%rd4733, {%r3241, %r3240};
	shf.l.wrap.b32 	%r3242, %r3238, %r3239, 30;
	shf.l.wrap.b32 	%r3243, %r3239, %r3238, 30;
	mov.b64 	%rd4734, {%r3243, %r3242};
	xor.b64  	%rd4735, %rd4733, %rd4734;
	shf.l.wrap.b32 	%r3244, %r3238, %r3239, 25;
	shf.l.wrap.b32 	%r3245, %r3239, %r3238, 25;
	mov.b64 	%rd4736, {%r3245, %r3244};
	xor.b64  	%rd4737, %rd4735, %rd4736;
	and.b64  	%rd4738, %rd4706, %rd4669;
	or.b64  	%rd4739, %rd4706, %rd4669;
	and.b64  	%rd4740, %rd4739, %rd4632;
	or.b64  	%rd4741, %rd4740, %rd4738;
	add.s64 	%rd4742, %rd4741, %rd4737;
	add.s64 	%rd4743, %rd4742, %rd4731;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3246,%dummy}, %rd4682;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3247}, %rd4682;
	}
	shf.r.wrap.b32 	%r3248, %r3247, %r3246, 19;
	shf.r.wrap.b32 	%r3249, %r3246, %r3247, 19;
	mov.b64 	%rd4744, {%r3249, %r3248};
	shf.l.wrap.b32 	%r3250, %r3246, %r3247, 3;
	shf.l.wrap.b32 	%r3251, %r3247, %r3246, 3;
	mov.b64 	%rd4745, {%r3251, %r3250};
	xor.b64  	%rd4746, %rd4744, %rd4745;
	shr.u64 	%rd4747, %rd4682, 6;
	xor.b64  	%rd4748, %rd4746, %rd4747;
	shf.r.wrap.b32 	%r3252, %r2909, %r2908, 1;
	shf.r.wrap.b32 	%r3253, %r2908, %r2909, 1;
	mov.b64 	%rd4749, {%r3253, %r3252};
	shf.r.wrap.b32 	%r3254, %r2909, %r2908, 8;
	shf.r.wrap.b32 	%r3255, %r2908, %r2909, 8;
	mov.b64 	%rd4750, {%r3255, %r3254};
	xor.b64  	%rd4751, %rd4749, %rd4750;
	shr.u64 	%rd4752, %rd4201, 7;
	xor.b64  	%rd4753, %rd4751, %rd4752;
	add.s64 	%rd4754, %rd4748, %rd4164;
	add.s64 	%rd4755, %rd4754, %rd4497;
	add.s64 	%rd4756, %rd4755, %rd4753;
	add.s64 	%rd4757, %rd4756, %rd4621;
	xor.b64  	%rd4758, %rd4695, %rd4658;
	and.b64  	%rd4759, %rd4732, %rd4758;
	xor.b64  	%rd4760, %rd4759, %rd4658;
	add.s64 	%rd4761, %rd4757, %rd4760;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3256,%dummy}, %rd4732;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3257}, %rd4732;
	}
	shf.r.wrap.b32 	%r3258, %r3257, %r3256, 14;
	shf.r.wrap.b32 	%r3259, %r3256, %r3257, 14;
	mov.b64 	%rd4762, {%r3259, %r3258};
	shf.r.wrap.b32 	%r3260, %r3257, %r3256, 18;
	shf.r.wrap.b32 	%r3261, %r3256, %r3257, 18;
	mov.b64 	%rd4763, {%r3261, %r3260};
	xor.b64  	%rd4764, %rd4762, %rd4763;
	shf.l.wrap.b32 	%r3262, %r3256, %r3257, 23;
	shf.l.wrap.b32 	%r3263, %r3257, %r3256, 23;
	mov.b64 	%rd4765, {%r3263, %r3262};
	xor.b64  	%rd4766, %rd4764, %rd4765;
	add.s64 	%rd4767, %rd4761, %rd4766;
	add.s64 	%rd4768, %rd4767, 6601373596472566643;
	add.s64 	%rd4769, %rd4768, %rd4632;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3264,%dummy}, %rd4743;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3265}, %rd4743;
	}
	shf.r.wrap.b32 	%r3266, %r3265, %r3264, 28;
	shf.r.wrap.b32 	%r3267, %r3264, %r3265, 28;
	mov.b64 	%rd4770, {%r3267, %r3266};
	shf.l.wrap.b32 	%r3268, %r3264, %r3265, 30;
	shf.l.wrap.b32 	%r3269, %r3265, %r3264, 30;
	mov.b64 	%rd4771, {%r3269, %r3268};
	xor.b64  	%rd4772, %rd4770, %rd4771;
	shf.l.wrap.b32 	%r3270, %r3264, %r3265, 25;
	shf.l.wrap.b32 	%r3271, %r3265, %r3264, 25;
	mov.b64 	%rd4773, {%r3271, %r3270};
	xor.b64  	%rd4774, %rd4772, %rd4773;
	and.b64  	%rd4775, %rd4743, %rd4706;
	or.b64  	%rd4776, %rd4743, %rd4706;
	and.b64  	%rd4777, %rd4776, %rd4669;
	or.b64  	%rd4778, %rd4777, %rd4775;
	add.s64 	%rd4779, %rd4778, %rd4774;
	add.s64 	%rd4780, %rd4779, %rd4768;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3272,%dummy}, %rd4719;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3273}, %rd4719;
	}
	shf.r.wrap.b32 	%r3274, %r3273, %r3272, 19;
	shf.r.wrap.b32 	%r3275, %r3272, %r3273, 19;
	mov.b64 	%rd4781, {%r3275, %r3274};
	shf.l.wrap.b32 	%r3276, %r3272, %r3273, 3;
	shf.l.wrap.b32 	%r3277, %r3273, %r3272, 3;
	mov.b64 	%rd4782, {%r3277, %r3276};
	xor.b64  	%rd4783, %rd4781, %rd4782;
	shr.u64 	%rd4784, %rd4719, 6;
	xor.b64  	%rd4785, %rd4783, %rd4784;
	shf.r.wrap.b32 	%r3278, %r2935, %r2934, 1;
	shf.r.wrap.b32 	%r3279, %r2934, %r2935, 1;
	mov.b64 	%rd4786, {%r3279, %r3278};
	shf.r.wrap.b32 	%r3280, %r2935, %r2934, 8;
	shf.r.wrap.b32 	%r3281, %r2934, %r2935, 8;
	mov.b64 	%rd4787, {%r3281, %r3280};
	xor.b64  	%rd4788, %rd4786, %rd4787;
	shr.u64 	%rd4789, %rd4238, 7;
	xor.b64  	%rd4790, %rd4788, %rd4789;
	add.s64 	%rd4791, %rd4785, %rd4201;
	add.s64 	%rd4792, %rd4791, %rd4534;
	add.s64 	%rd4793, %rd4792, %rd4790;
	add.s64 	%rd4794, %rd4793, %rd4658;
	xor.b64  	%rd4795, %rd4732, %rd4695;
	and.b64  	%rd4796, %rd4769, %rd4795;
	xor.b64  	%rd4797, %rd4796, %rd4695;
	add.s64 	%rd4798, %rd4794, %rd4797;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3282,%dummy}, %rd4769;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3283}, %rd4769;
	}
	shf.r.wrap.b32 	%r3284, %r3283, %r3282, 14;
	shf.r.wrap.b32 	%r3285, %r3282, %r3283, 14;
	mov.b64 	%rd4799, {%r3285, %r3284};
	shf.r.wrap.b32 	%r3286, %r3283, %r3282, 18;
	shf.r.wrap.b32 	%r3287, %r3282, %r3283, 18;
	mov.b64 	%rd4800, {%r3287, %r3286};
	xor.b64  	%rd4801, %rd4799, %rd4800;
	shf.l.wrap.b32 	%r3288, %r3282, %r3283, 23;
	shf.l.wrap.b32 	%r3289, %r3283, %r3282, 23;
	mov.b64 	%rd4802, {%r3289, %r3288};
	xor.b64  	%rd4803, %rd4801, %rd4802;
	add.s64 	%rd4804, %rd4798, %rd4803;
	add.s64 	%rd4805, %rd4804, 7507060721942968483;
	add.s64 	%rd4806, %rd4805, %rd4669;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3290,%dummy}, %rd4780;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3291}, %rd4780;
	}
	shf.r.wrap.b32 	%r3292, %r3291, %r3290, 28;
	shf.r.wrap.b32 	%r3293, %r3290, %r3291, 28;
	mov.b64 	%rd4807, {%r3293, %r3292};
	shf.l.wrap.b32 	%r3294, %r3290, %r3291, 30;
	shf.l.wrap.b32 	%r3295, %r3291, %r3290, 30;
	mov.b64 	%rd4808, {%r3295, %r3294};
	xor.b64  	%rd4809, %rd4807, %rd4808;
	shf.l.wrap.b32 	%r3296, %r3290, %r3291, 25;
	shf.l.wrap.b32 	%r3297, %r3291, %r3290, 25;
	mov.b64 	%rd4810, {%r3297, %r3296};
	xor.b64  	%rd4811, %rd4809, %rd4810;
	and.b64  	%rd4812, %rd4780, %rd4743;
	or.b64  	%rd4813, %rd4780, %rd4743;
	and.b64  	%rd4814, %rd4813, %rd4706;
	or.b64  	%rd4815, %rd4814, %rd4812;
	add.s64 	%rd4816, %rd4815, %rd4811;
	add.s64 	%rd4817, %rd4816, %rd4805;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3298,%dummy}, %rd4756;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3299}, %rd4756;
	}
	shf.r.wrap.b32 	%r3300, %r3299, %r3298, 19;
	shf.r.wrap.b32 	%r3301, %r3298, %r3299, 19;
	mov.b64 	%rd4818, {%r3301, %r3300};
	shf.l.wrap.b32 	%r3302, %r3298, %r3299, 3;
	shf.l.wrap.b32 	%r3303, %r3299, %r3298, 3;
	mov.b64 	%rd4819, {%r3303, %r3302};
	xor.b64  	%rd4820, %rd4818, %rd4819;
	shr.u64 	%rd4821, %rd4756, 6;
	xor.b64  	%rd4822, %rd4820, %rd4821;
	shf.r.wrap.b32 	%r3304, %r2961, %r2960, 1;
	shf.r.wrap.b32 	%r3305, %r2960, %r2961, 1;
	mov.b64 	%rd4823, {%r3305, %r3304};
	shf.r.wrap.b32 	%r3306, %r2961, %r2960, 8;
	shf.r.wrap.b32 	%r3307, %r2960, %r2961, 8;
	mov.b64 	%rd4824, {%r3307, %r3306};
	xor.b64  	%rd4825, %rd4823, %rd4824;
	shr.u64 	%rd4826, %rd4275, 7;
	xor.b64  	%rd4827, %rd4825, %rd4826;
	add.s64 	%rd4828, %rd4822, %rd4238;
	add.s64 	%rd4829, %rd4828, %rd4571;
	add.s64 	%rd4830, %rd4829, %rd4827;
	add.s64 	%rd4831, %rd4830, %rd4695;
	xor.b64  	%rd4832, %rd4769, %rd4732;
	and.b64  	%rd4833, %rd4806, %rd4832;
	xor.b64  	%rd4834, %rd4833, %rd4732;
	add.s64 	%rd4835, %rd4831, %rd4834;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3308,%dummy}, %rd4806;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3309}, %rd4806;
	}
	shf.r.wrap.b32 	%r3310, %r3309, %r3308, 14;
	shf.r.wrap.b32 	%r3311, %r3308, %r3309, 14;
	mov.b64 	%rd4836, {%r3311, %r3310};
	shf.r.wrap.b32 	%r3312, %r3309, %r3308, 18;
	shf.r.wrap.b32 	%r3313, %r3308, %r3309, 18;
	mov.b64 	%rd4837, {%r3313, %r3312};
	xor.b64  	%rd4838, %rd4836, %rd4837;
	shf.l.wrap.b32 	%r3314, %r3308, %r3309, 23;
	shf.l.wrap.b32 	%r3315, %r3309, %r3308, 23;
	mov.b64 	%rd4839, {%r3315, %r3314};
	xor.b64  	%rd4840, %rd4838, %rd4839;
	add.s64 	%rd4841, %rd4835, %rd4840;
	add.s64 	%rd4842, %rd4841, 8399075790359081724;
	add.s64 	%rd4843, %rd4842, %rd4706;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3316,%dummy}, %rd4817;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3317}, %rd4817;
	}
	shf.r.wrap.b32 	%r3318, %r3317, %r3316, 28;
	shf.r.wrap.b32 	%r3319, %r3316, %r3317, 28;
	mov.b64 	%rd4844, {%r3319, %r3318};
	shf.l.wrap.b32 	%r3320, %r3316, %r3317, 30;
	shf.l.wrap.b32 	%r3321, %r3317, %r3316, 30;
	mov.b64 	%rd4845, {%r3321, %r3320};
	xor.b64  	%rd4846, %rd4844, %rd4845;
	shf.l.wrap.b32 	%r3322, %r3316, %r3317, 25;
	shf.l.wrap.b32 	%r3323, %r3317, %r3316, 25;
	mov.b64 	%rd4847, {%r3323, %r3322};
	xor.b64  	%rd4848, %rd4846, %rd4847;
	and.b64  	%rd4849, %rd4817, %rd4780;
	or.b64  	%rd4850, %rd4817, %rd4780;
	and.b64  	%rd4851, %rd4850, %rd4743;
	or.b64  	%rd4852, %rd4851, %rd4849;
	add.s64 	%rd4853, %rd4852, %rd4848;
	add.s64 	%rd4854, %rd4853, %rd4842;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3324,%dummy}, %rd4793;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3325}, %rd4793;
	}
	shf.r.wrap.b32 	%r3326, %r3325, %r3324, 19;
	shf.r.wrap.b32 	%r3327, %r3324, %r3325, 19;
	mov.b64 	%rd4855, {%r3327, %r3326};
	shf.l.wrap.b32 	%r3328, %r3324, %r3325, 3;
	shf.l.wrap.b32 	%r3329, %r3325, %r3324, 3;
	mov.b64 	%rd4856, {%r3329, %r3328};
	xor.b64  	%rd4857, %rd4855, %rd4856;
	shr.u64 	%rd4858, %rd4793, 6;
	xor.b64  	%rd4859, %rd4857, %rd4858;
	shf.r.wrap.b32 	%r3330, %r2987, %r2986, 1;
	shf.r.wrap.b32 	%r3331, %r2986, %r2987, 1;
	mov.b64 	%rd4860, {%r3331, %r3330};
	shf.r.wrap.b32 	%r3332, %r2987, %r2986, 8;
	shf.r.wrap.b32 	%r3333, %r2986, %r2987, 8;
	mov.b64 	%rd4861, {%r3333, %r3332};
	xor.b64  	%rd4862, %rd4860, %rd4861;
	shr.u64 	%rd4863, %rd4312, 7;
	xor.b64  	%rd4864, %rd4862, %rd4863;
	add.s64 	%rd4865, %rd4859, %rd4275;
	add.s64 	%rd4866, %rd4865, %rd4608;
	add.s64 	%rd4867, %rd4866, %rd4864;
	add.s64 	%rd4868, %rd4867, %rd4732;
	xor.b64  	%rd4869, %rd4806, %rd4769;
	and.b64  	%rd4870, %rd4843, %rd4869;
	xor.b64  	%rd4871, %rd4870, %rd4769;
	add.s64 	%rd4872, %rd4868, %rd4871;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3334,%dummy}, %rd4843;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3335}, %rd4843;
	}
	shf.r.wrap.b32 	%r3336, %r3335, %r3334, 14;
	shf.r.wrap.b32 	%r3337, %r3334, %r3335, 14;
	mov.b64 	%rd4873, {%r3337, %r3336};
	shf.r.wrap.b32 	%r3338, %r3335, %r3334, 18;
	shf.r.wrap.b32 	%r3339, %r3334, %r3335, 18;
	mov.b64 	%rd4874, {%r3339, %r3338};
	xor.b64  	%rd4875, %rd4873, %rd4874;
	shf.l.wrap.b32 	%r3340, %r3334, %r3335, 23;
	shf.l.wrap.b32 	%r3341, %r3335, %r3334, 23;
	mov.b64 	%rd4876, {%r3341, %r3340};
	xor.b64  	%rd4877, %rd4875, %rd4876;
	add.s64 	%rd4878, %rd4872, %rd4877;
	add.s64 	%rd4879, %rd4878, 8693463985226723168;
	add.s64 	%rd4880, %rd4879, %rd4743;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3342,%dummy}, %rd4854;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3343}, %rd4854;
	}
	shf.r.wrap.b32 	%r3344, %r3343, %r3342, 28;
	shf.r.wrap.b32 	%r3345, %r3342, %r3343, 28;
	mov.b64 	%rd4881, {%r3345, %r3344};
	shf.l.wrap.b32 	%r3346, %r3342, %r3343, 30;
	shf.l.wrap.b32 	%r3347, %r3343, %r3342, 30;
	mov.b64 	%rd4882, {%r3347, %r3346};
	xor.b64  	%rd4883, %rd4881, %rd4882;
	shf.l.wrap.b32 	%r3348, %r3342, %r3343, 25;
	shf.l.wrap.b32 	%r3349, %r3343, %r3342, 25;
	mov.b64 	%rd4884, {%r3349, %r3348};
	xor.b64  	%rd4885, %rd4883, %rd4884;
	and.b64  	%rd4886, %rd4854, %rd4817;
	or.b64  	%rd4887, %rd4854, %rd4817;
	and.b64  	%rd4888, %rd4887, %rd4780;
	or.b64  	%rd4889, %rd4888, %rd4886;
	add.s64 	%rd4890, %rd4889, %rd4885;
	add.s64 	%rd4891, %rd4890, %rd4879;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3350,%dummy}, %rd4830;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3351}, %rd4830;
	}
	shf.r.wrap.b32 	%r3352, %r3351, %r3350, 19;
	shf.r.wrap.b32 	%r3353, %r3350, %r3351, 19;
	mov.b64 	%rd4892, {%r3353, %r3352};
	shf.l.wrap.b32 	%r3354, %r3350, %r3351, 3;
	shf.l.wrap.b32 	%r3355, %r3351, %r3350, 3;
	mov.b64 	%rd4893, {%r3355, %r3354};
	xor.b64  	%rd4894, %rd4892, %rd4893;
	shr.u64 	%rd4895, %rd4830, 6;
	xor.b64  	%rd4896, %rd4894, %rd4895;
	shf.r.wrap.b32 	%r3356, %r3013, %r3012, 1;
	shf.r.wrap.b32 	%r3357, %r3012, %r3013, 1;
	mov.b64 	%rd4897, {%r3357, %r3356};
	shf.r.wrap.b32 	%r3358, %r3013, %r3012, 8;
	shf.r.wrap.b32 	%r3359, %r3012, %r3013, 8;
	mov.b64 	%rd4898, {%r3359, %r3358};
	xor.b64  	%rd4899, %rd4897, %rd4898;
	shr.u64 	%rd4900, %rd4349, 7;
	xor.b64  	%rd4901, %rd4899, %rd4900;
	add.s64 	%rd4902, %rd4896, %rd4312;
	add.s64 	%rd4903, %rd4902, %rd4645;
	add.s64 	%rd4904, %rd4903, %rd4901;
	add.s64 	%rd4905, %rd4904, %rd4769;
	xor.b64  	%rd4906, %rd4843, %rd4806;
	and.b64  	%rd4907, %rd4880, %rd4906;
	xor.b64  	%rd4908, %rd4907, %rd4806;
	add.s64 	%rd4909, %rd4905, %rd4908;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3360,%dummy}, %rd4880;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3361}, %rd4880;
	}
	shf.r.wrap.b32 	%r3362, %r3361, %r3360, 14;
	shf.r.wrap.b32 	%r3363, %r3360, %r3361, 14;
	mov.b64 	%rd4910, {%r3363, %r3362};
	shf.r.wrap.b32 	%r3364, %r3361, %r3360, 18;
	shf.r.wrap.b32 	%r3365, %r3360, %r3361, 18;
	mov.b64 	%rd4911, {%r3365, %r3364};
	xor.b64  	%rd4912, %rd4910, %rd4911;
	shf.l.wrap.b32 	%r3366, %r3360, %r3361, 23;
	shf.l.wrap.b32 	%r3367, %r3361, %r3360, 23;
	mov.b64 	%rd4913, {%r3367, %r3366};
	xor.b64  	%rd4914, %rd4912, %rd4913;
	add.s64 	%rd4915, %rd4909, %rd4914;
	add.s64 	%rd4916, %rd4915, -8878714635349349518;
	add.s64 	%rd4917, %rd4916, %rd4780;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3368,%dummy}, %rd4891;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3369}, %rd4891;
	}
	shf.r.wrap.b32 	%r3370, %r3369, %r3368, 28;
	shf.r.wrap.b32 	%r3371, %r3368, %r3369, 28;
	mov.b64 	%rd4918, {%r3371, %r3370};
	shf.l.wrap.b32 	%r3372, %r3368, %r3369, 30;
	shf.l.wrap.b32 	%r3373, %r3369, %r3368, 30;
	mov.b64 	%rd4919, {%r3373, %r3372};
	xor.b64  	%rd4920, %rd4918, %rd4919;
	shf.l.wrap.b32 	%r3374, %r3368, %r3369, 25;
	shf.l.wrap.b32 	%r3375, %r3369, %r3368, 25;
	mov.b64 	%rd4921, {%r3375, %r3374};
	xor.b64  	%rd4922, %rd4920, %rd4921;
	and.b64  	%rd4923, %rd4891, %rd4854;
	or.b64  	%rd4924, %rd4891, %rd4854;
	and.b64  	%rd4925, %rd4924, %rd4817;
	or.b64  	%rd4926, %rd4925, %rd4923;
	add.s64 	%rd4927, %rd4926, %rd4922;
	add.s64 	%rd4928, %rd4927, %rd4916;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3376,%dummy}, %rd4867;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3377}, %rd4867;
	}
	shf.r.wrap.b32 	%r3378, %r3377, %r3376, 19;
	shf.r.wrap.b32 	%r3379, %r3376, %r3377, 19;
	mov.b64 	%rd4929, {%r3379, %r3378};
	shf.l.wrap.b32 	%r3380, %r3376, %r3377, 3;
	shf.l.wrap.b32 	%r3381, %r3377, %r3376, 3;
	mov.b64 	%rd4930, {%r3381, %r3380};
	xor.b64  	%rd4931, %rd4929, %rd4930;
	shr.u64 	%rd4932, %rd4867, 6;
	xor.b64  	%rd4933, %rd4931, %rd4932;
	shf.r.wrap.b32 	%r3382, %r3039, %r3038, 1;
	shf.r.wrap.b32 	%r3383, %r3038, %r3039, 1;
	mov.b64 	%rd4934, {%r3383, %r3382};
	shf.r.wrap.b32 	%r3384, %r3039, %r3038, 8;
	shf.r.wrap.b32 	%r3385, %r3038, %r3039, 8;
	mov.b64 	%rd4935, {%r3385, %r3384};
	xor.b64  	%rd4936, %rd4934, %rd4935;
	shr.u64 	%rd4937, %rd4386, 7;
	xor.b64  	%rd4938, %rd4936, %rd4937;
	add.s64 	%rd4939, %rd4933, %rd4349;
	add.s64 	%rd4940, %rd4939, %rd4682;
	add.s64 	%rd4941, %rd4940, %rd4938;
	add.s64 	%rd4942, %rd4941, %rd4806;
	xor.b64  	%rd4943, %rd4880, %rd4843;
	and.b64  	%rd4944, %rd4917, %rd4943;
	xor.b64  	%rd4945, %rd4944, %rd4843;
	add.s64 	%rd4946, %rd4942, %rd4945;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3386,%dummy}, %rd4917;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3387}, %rd4917;
	}
	shf.r.wrap.b32 	%r3388, %r3387, %r3386, 14;
	shf.r.wrap.b32 	%r3389, %r3386, %r3387, 14;
	mov.b64 	%rd4947, {%r3389, %r3388};
	shf.r.wrap.b32 	%r3390, %r3387, %r3386, 18;
	shf.r.wrap.b32 	%r3391, %r3386, %r3387, 18;
	mov.b64 	%rd4948, {%r3391, %r3390};
	xor.b64  	%rd4949, %rd4947, %rd4948;
	shf.l.wrap.b32 	%r3392, %r3386, %r3387, 23;
	shf.l.wrap.b32 	%r3393, %r3387, %r3386, 23;
	mov.b64 	%rd4950, {%r3393, %r3392};
	xor.b64  	%rd4951, %rd4949, %rd4950;
	add.s64 	%rd4952, %rd4946, %rd4951;
	add.s64 	%rd4953, %rd4952, -8302665154208450068;
	add.s64 	%rd4954, %rd4953, %rd4817;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3394,%dummy}, %rd4928;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3395}, %rd4928;
	}
	shf.r.wrap.b32 	%r3396, %r3395, %r3394, 28;
	shf.r.wrap.b32 	%r3397, %r3394, %r3395, 28;
	mov.b64 	%rd4955, {%r3397, %r3396};
	shf.l.wrap.b32 	%r3398, %r3394, %r3395, 30;
	shf.l.wrap.b32 	%r3399, %r3395, %r3394, 30;
	mov.b64 	%rd4956, {%r3399, %r3398};
	xor.b64  	%rd4957, %rd4955, %rd4956;
	shf.l.wrap.b32 	%r3400, %r3394, %r3395, 25;
	shf.l.wrap.b32 	%r3401, %r3395, %r3394, 25;
	mov.b64 	%rd4958, {%r3401, %r3400};
	xor.b64  	%rd4959, %rd4957, %rd4958;
	and.b64  	%rd4960, %rd4928, %rd4891;
	or.b64  	%rd4961, %rd4928, %rd4891;
	and.b64  	%rd4962, %rd4961, %rd4854;
	or.b64  	%rd4963, %rd4962, %rd4960;
	add.s64 	%rd4964, %rd4963, %rd4959;
	add.s64 	%rd4965, %rd4964, %rd4953;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3402,%dummy}, %rd4904;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3403}, %rd4904;
	}
	shf.r.wrap.b32 	%r3404, %r3403, %r3402, 19;
	shf.r.wrap.b32 	%r3405, %r3402, %r3403, 19;
	mov.b64 	%rd4966, {%r3405, %r3404};
	shf.l.wrap.b32 	%r3406, %r3402, %r3403, 3;
	shf.l.wrap.b32 	%r3407, %r3403, %r3402, 3;
	mov.b64 	%rd4967, {%r3407, %r3406};
	xor.b64  	%rd4968, %rd4966, %rd4967;
	shr.u64 	%rd4969, %rd4904, 6;
	xor.b64  	%rd4970, %rd4968, %rd4969;
	shf.r.wrap.b32 	%r3408, %r3065, %r3064, 1;
	shf.r.wrap.b32 	%r3409, %r3064, %r3065, 1;
	mov.b64 	%rd4971, {%r3409, %r3408};
	shf.r.wrap.b32 	%r3410, %r3065, %r3064, 8;
	shf.r.wrap.b32 	%r3411, %r3064, %r3065, 8;
	mov.b64 	%rd4972, {%r3411, %r3410};
	xor.b64  	%rd4973, %rd4971, %rd4972;
	shr.u64 	%rd4974, %rd4423, 7;
	xor.b64  	%rd4975, %rd4973, %rd4974;
	add.s64 	%rd4976, %rd4970, %rd4386;
	add.s64 	%rd4977, %rd4976, %rd4719;
	add.s64 	%rd4978, %rd4977, %rd4975;
	add.s64 	%rd4979, %rd4978, %rd4843;
	xor.b64  	%rd4980, %rd4917, %rd4880;
	and.b64  	%rd4981, %rd4954, %rd4980;
	xor.b64  	%rd4982, %rd4981, %rd4880;
	add.s64 	%rd4983, %rd4979, %rd4982;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3412,%dummy}, %rd4954;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3413}, %rd4954;
	}
	shf.r.wrap.b32 	%r3414, %r3413, %r3412, 14;
	shf.r.wrap.b32 	%r3415, %r3412, %r3413, 14;
	mov.b64 	%rd4984, {%r3415, %r3414};
	shf.r.wrap.b32 	%r3416, %r3413, %r3412, 18;
	shf.r.wrap.b32 	%r3417, %r3412, %r3413, 18;
	mov.b64 	%rd4985, {%r3417, %r3416};
	xor.b64  	%rd4986, %rd4984, %rd4985;
	shf.l.wrap.b32 	%r3418, %r3412, %r3413, 23;
	shf.l.wrap.b32 	%r3419, %r3413, %r3412, 23;
	mov.b64 	%rd4987, {%r3419, %r3418};
	xor.b64  	%rd4988, %rd4986, %rd4987;
	add.s64 	%rd4989, %rd4983, %rd4988;
	add.s64 	%rd4990, %rd4989, -8016688836872298968;
	add.s64 	%rd4991, %rd4990, %rd4854;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3420,%dummy}, %rd4965;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3421}, %rd4965;
	}
	shf.r.wrap.b32 	%r3422, %r3421, %r3420, 28;
	shf.r.wrap.b32 	%r3423, %r3420, %r3421, 28;
	mov.b64 	%rd4992, {%r3423, %r3422};
	shf.l.wrap.b32 	%r3424, %r3420, %r3421, 30;
	shf.l.wrap.b32 	%r3425, %r3421, %r3420, 30;
	mov.b64 	%rd4993, {%r3425, %r3424};
	xor.b64  	%rd4994, %rd4992, %rd4993;
	shf.l.wrap.b32 	%r3426, %r3420, %r3421, 25;
	shf.l.wrap.b32 	%r3427, %r3421, %r3420, 25;
	mov.b64 	%rd4995, {%r3427, %r3426};
	xor.b64  	%rd4996, %rd4994, %rd4995;
	and.b64  	%rd4997, %rd4965, %rd4928;
	or.b64  	%rd4998, %rd4965, %rd4928;
	and.b64  	%rd4999, %rd4998, %rd4891;
	or.b64  	%rd5000, %rd4999, %rd4997;
	add.s64 	%rd5001, %rd5000, %rd4996;
	add.s64 	%rd5002, %rd5001, %rd4990;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3428,%dummy}, %rd4941;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3429}, %rd4941;
	}
	shf.r.wrap.b32 	%r3430, %r3429, %r3428, 19;
	shf.r.wrap.b32 	%r3431, %r3428, %r3429, 19;
	mov.b64 	%rd5003, {%r3431, %r3430};
	shf.l.wrap.b32 	%r3432, %r3428, %r3429, 3;
	shf.l.wrap.b32 	%r3433, %r3429, %r3428, 3;
	mov.b64 	%rd5004, {%r3433, %r3432};
	xor.b64  	%rd5005, %rd5003, %rd5004;
	shr.u64 	%rd5006, %rd4941, 6;
	xor.b64  	%rd5007, %rd5005, %rd5006;
	shf.r.wrap.b32 	%r3434, %r3091, %r3090, 1;
	shf.r.wrap.b32 	%r3435, %r3090, %r3091, 1;
	mov.b64 	%rd5008, {%r3435, %r3434};
	shf.r.wrap.b32 	%r3436, %r3091, %r3090, 8;
	shf.r.wrap.b32 	%r3437, %r3090, %r3091, 8;
	mov.b64 	%rd5009, {%r3437, %r3436};
	xor.b64  	%rd5010, %rd5008, %rd5009;
	shr.u64 	%rd5011, %rd4460, 7;
	xor.b64  	%rd5012, %rd5010, %rd5011;
	add.s64 	%rd5013, %rd5007, %rd4423;
	add.s64 	%rd5014, %rd5013, %rd4756;
	add.s64 	%rd5015, %rd5014, %rd5012;
	add.s64 	%rd5016, %rd5015, %rd4880;
	xor.b64  	%rd5017, %rd4954, %rd4917;
	and.b64  	%rd5018, %rd4991, %rd5017;
	xor.b64  	%rd5019, %rd5018, %rd4917;
	add.s64 	%rd5020, %rd5016, %rd5019;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3438,%dummy}, %rd4991;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3439}, %rd4991;
	}
	shf.r.wrap.b32 	%r3440, %r3439, %r3438, 14;
	shf.r.wrap.b32 	%r3441, %r3438, %r3439, 14;
	mov.b64 	%rd5021, {%r3441, %r3440};
	shf.r.wrap.b32 	%r3442, %r3439, %r3438, 18;
	shf.r.wrap.b32 	%r3443, %r3438, %r3439, 18;
	mov.b64 	%rd5022, {%r3443, %r3442};
	xor.b64  	%rd5023, %rd5021, %rd5022;
	shf.l.wrap.b32 	%r3444, %r3438, %r3439, 23;
	shf.l.wrap.b32 	%r3445, %r3439, %r3438, 23;
	mov.b64 	%rd5024, {%r3445, %r3444};
	xor.b64  	%rd5025, %rd5023, %rd5024;
	add.s64 	%rd5026, %rd5020, %rd5025;
	add.s64 	%rd5027, %rd5026, -6606660893046293015;
	add.s64 	%rd5028, %rd5027, %rd4891;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3446,%dummy}, %rd5002;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3447}, %rd5002;
	}
	shf.r.wrap.b32 	%r3448, %r3447, %r3446, 28;
	shf.r.wrap.b32 	%r3449, %r3446, %r3447, 28;
	mov.b64 	%rd5029, {%r3449, %r3448};
	shf.l.wrap.b32 	%r3450, %r3446, %r3447, 30;
	shf.l.wrap.b32 	%r3451, %r3447, %r3446, 30;
	mov.b64 	%rd5030, {%r3451, %r3450};
	xor.b64  	%rd5031, %rd5029, %rd5030;
	shf.l.wrap.b32 	%r3452, %r3446, %r3447, 25;
	shf.l.wrap.b32 	%r3453, %r3447, %r3446, 25;
	mov.b64 	%rd5032, {%r3453, %r3452};
	xor.b64  	%rd5033, %rd5031, %rd5032;
	and.b64  	%rd5034, %rd5002, %rd4965;
	or.b64  	%rd5035, %rd5002, %rd4965;
	and.b64  	%rd5036, %rd5035, %rd4928;
	or.b64  	%rd5037, %rd5036, %rd5034;
	add.s64 	%rd5038, %rd5037, %rd5033;
	add.s64 	%rd5039, %rd5038, %rd5027;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3454,%dummy}, %rd4978;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3455}, %rd4978;
	}
	shf.r.wrap.b32 	%r3456, %r3455, %r3454, 19;
	shf.r.wrap.b32 	%r3457, %r3454, %r3455, 19;
	mov.b64 	%rd5040, {%r3457, %r3456};
	shf.l.wrap.b32 	%r3458, %r3454, %r3455, 3;
	shf.l.wrap.b32 	%r3459, %r3455, %r3454, 3;
	mov.b64 	%rd5041, {%r3459, %r3458};
	xor.b64  	%rd5042, %rd5040, %rd5041;
	shr.u64 	%rd5043, %rd4978, 6;
	xor.b64  	%rd5044, %rd5042, %rd5043;
	shf.r.wrap.b32 	%r3460, %r3117, %r3116, 1;
	shf.r.wrap.b32 	%r3461, %r3116, %r3117, 1;
	mov.b64 	%rd5045, {%r3461, %r3460};
	shf.r.wrap.b32 	%r3462, %r3117, %r3116, 8;
	shf.r.wrap.b32 	%r3463, %r3116, %r3117, 8;
	mov.b64 	%rd5046, {%r3463, %r3462};
	xor.b64  	%rd5047, %rd5045, %rd5046;
	shr.u64 	%rd5048, %rd4497, 7;
	xor.b64  	%rd5049, %rd5047, %rd5048;
	add.s64 	%rd5050, %rd5044, %rd4460;
	add.s64 	%rd5051, %rd5050, %rd4793;
	add.s64 	%rd5052, %rd5051, %rd5049;
	add.s64 	%rd5053, %rd5052, %rd4917;
	xor.b64  	%rd5054, %rd4991, %rd4954;
	and.b64  	%rd5055, %rd5028, %rd5054;
	xor.b64  	%rd5056, %rd5055, %rd4954;
	add.s64 	%rd5057, %rd5053, %rd5056;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3464,%dummy}, %rd5028;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3465}, %rd5028;
	}
	shf.r.wrap.b32 	%r3466, %r3465, %r3464, 14;
	shf.r.wrap.b32 	%r3467, %r3464, %r3465, 14;
	mov.b64 	%rd5058, {%r3467, %r3466};
	shf.r.wrap.b32 	%r3468, %r3465, %r3464, 18;
	shf.r.wrap.b32 	%r3469, %r3464, %r3465, 18;
	mov.b64 	%rd5059, {%r3469, %r3468};
	xor.b64  	%rd5060, %rd5058, %rd5059;
	shf.l.wrap.b32 	%r3470, %r3464, %r3465, 23;
	shf.l.wrap.b32 	%r3471, %r3465, %r3464, 23;
	mov.b64 	%rd5061, {%r3471, %r3470};
	xor.b64  	%rd5062, %rd5060, %rd5061;
	add.s64 	%rd5063, %rd5057, %rd5062;
	add.s64 	%rd5064, %rd5063, -4685533653050689259;
	add.s64 	%rd5065, %rd5064, %rd4928;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3472,%dummy}, %rd5039;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3473}, %rd5039;
	}
	shf.r.wrap.b32 	%r3474, %r3473, %r3472, 28;
	shf.r.wrap.b32 	%r3475, %r3472, %r3473, 28;
	mov.b64 	%rd5066, {%r3475, %r3474};
	shf.l.wrap.b32 	%r3476, %r3472, %r3473, 30;
	shf.l.wrap.b32 	%r3477, %r3473, %r3472, 30;
	mov.b64 	%rd5067, {%r3477, %r3476};
	xor.b64  	%rd5068, %rd5066, %rd5067;
	shf.l.wrap.b32 	%r3478, %r3472, %r3473, 25;
	shf.l.wrap.b32 	%r3479, %r3473, %r3472, 25;
	mov.b64 	%rd5069, {%r3479, %r3478};
	xor.b64  	%rd5070, %rd5068, %rd5069;
	and.b64  	%rd5071, %rd5039, %rd5002;
	or.b64  	%rd5072, %rd5039, %rd5002;
	and.b64  	%rd5073, %rd5072, %rd4965;
	or.b64  	%rd5074, %rd5073, %rd5071;
	add.s64 	%rd5075, %rd5074, %rd5070;
	add.s64 	%rd5076, %rd5075, %rd5064;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3480,%dummy}, %rd5015;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3481}, %rd5015;
	}
	shf.r.wrap.b32 	%r3482, %r3481, %r3480, 19;
	shf.r.wrap.b32 	%r3483, %r3480, %r3481, 19;
	mov.b64 	%rd5077, {%r3483, %r3482};
	shf.l.wrap.b32 	%r3484, %r3480, %r3481, 3;
	shf.l.wrap.b32 	%r3485, %r3481, %r3480, 3;
	mov.b64 	%rd5078, {%r3485, %r3484};
	xor.b64  	%rd5079, %rd5077, %rd5078;
	shr.u64 	%rd5080, %rd5015, 6;
	xor.b64  	%rd5081, %rd5079, %rd5080;
	shf.r.wrap.b32 	%r3486, %r3143, %r3142, 1;
	shf.r.wrap.b32 	%r3487, %r3142, %r3143, 1;
	mov.b64 	%rd5082, {%r3487, %r3486};
	shf.r.wrap.b32 	%r3488, %r3143, %r3142, 8;
	shf.r.wrap.b32 	%r3489, %r3142, %r3143, 8;
	mov.b64 	%rd5083, {%r3489, %r3488};
	xor.b64  	%rd5084, %rd5082, %rd5083;
	shr.u64 	%rd5085, %rd4534, 7;
	xor.b64  	%rd5086, %rd5084, %rd5085;
	add.s64 	%rd5087, %rd5081, %rd4497;
	add.s64 	%rd5088, %rd5087, %rd4830;
	add.s64 	%rd5089, %rd5088, %rd5086;
	add.s64 	%rd5090, %rd5089, %rd4954;
	xor.b64  	%rd5091, %rd5028, %rd4991;
	and.b64  	%rd5092, %rd5065, %rd5091;
	xor.b64  	%rd5093, %rd5092, %rd4991;
	add.s64 	%rd5094, %rd5090, %rd5093;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3490,%dummy}, %rd5065;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3491}, %rd5065;
	}
	shf.r.wrap.b32 	%r3492, %r3491, %r3490, 14;
	shf.r.wrap.b32 	%r3493, %r3490, %r3491, 14;
	mov.b64 	%rd5095, {%r3493, %r3492};
	shf.r.wrap.b32 	%r3494, %r3491, %r3490, 18;
	shf.r.wrap.b32 	%r3495, %r3490, %r3491, 18;
	mov.b64 	%rd5096, {%r3495, %r3494};
	xor.b64  	%rd5097, %rd5095, %rd5096;
	shf.l.wrap.b32 	%r3496, %r3490, %r3491, 23;
	shf.l.wrap.b32 	%r3497, %r3491, %r3490, 23;
	mov.b64 	%rd5098, {%r3497, %r3496};
	xor.b64  	%rd5099, %rd5097, %rd5098;
	add.s64 	%rd5100, %rd5094, %rd5099;
	add.s64 	%rd5101, %rd5100, -4147400797238176981;
	add.s64 	%rd5102, %rd5101, %rd4965;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3498,%dummy}, %rd5076;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3499}, %rd5076;
	}
	shf.r.wrap.b32 	%r3500, %r3499, %r3498, 28;
	shf.r.wrap.b32 	%r3501, %r3498, %r3499, 28;
	mov.b64 	%rd5103, {%r3501, %r3500};
	shf.l.wrap.b32 	%r3502, %r3498, %r3499, 30;
	shf.l.wrap.b32 	%r3503, %r3499, %r3498, 30;
	mov.b64 	%rd5104, {%r3503, %r3502};
	xor.b64  	%rd5105, %rd5103, %rd5104;
	shf.l.wrap.b32 	%r3504, %r3498, %r3499, 25;
	shf.l.wrap.b32 	%r3505, %r3499, %r3498, 25;
	mov.b64 	%rd5106, {%r3505, %r3504};
	xor.b64  	%rd5107, %rd5105, %rd5106;
	and.b64  	%rd5108, %rd5076, %rd5039;
	or.b64  	%rd5109, %rd5076, %rd5039;
	and.b64  	%rd5110, %rd5109, %rd5002;
	or.b64  	%rd5111, %rd5110, %rd5108;
	add.s64 	%rd5112, %rd5111, %rd5107;
	add.s64 	%rd5113, %rd5112, %rd5101;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3506,%dummy}, %rd5052;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3507}, %rd5052;
	}
	shf.r.wrap.b32 	%r3508, %r3507, %r3506, 19;
	shf.r.wrap.b32 	%r3509, %r3506, %r3507, 19;
	mov.b64 	%rd5114, {%r3509, %r3508};
	shf.l.wrap.b32 	%r3510, %r3506, %r3507, 3;
	shf.l.wrap.b32 	%r3511, %r3507, %r3506, 3;
	mov.b64 	%rd5115, {%r3511, %r3510};
	xor.b64  	%rd5116, %rd5114, %rd5115;
	shr.u64 	%rd5117, %rd5052, 6;
	xor.b64  	%rd5118, %rd5116, %rd5117;
	shf.r.wrap.b32 	%r3512, %r3169, %r3168, 1;
	shf.r.wrap.b32 	%r3513, %r3168, %r3169, 1;
	mov.b64 	%rd5119, {%r3513, %r3512};
	shf.r.wrap.b32 	%r3514, %r3169, %r3168, 8;
	shf.r.wrap.b32 	%r3515, %r3168, %r3169, 8;
	mov.b64 	%rd5120, {%r3515, %r3514};
	xor.b64  	%rd5121, %rd5119, %rd5120;
	shr.u64 	%rd5122, %rd4571, 7;
	xor.b64  	%rd5123, %rd5121, %rd5122;
	add.s64 	%rd5124, %rd5118, %rd4534;
	add.s64 	%rd5125, %rd5124, %rd4867;
	add.s64 	%rd5126, %rd5125, %rd5123;
	add.s64 	%rd5127, %rd5126, %rd4991;
	xor.b64  	%rd5128, %rd5065, %rd5028;
	and.b64  	%rd5129, %rd5102, %rd5128;
	xor.b64  	%rd5130, %rd5129, %rd5028;
	add.s64 	%rd5131, %rd5127, %rd5130;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3516,%dummy}, %rd5102;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3517}, %rd5102;
	}
	shf.r.wrap.b32 	%r3518, %r3517, %r3516, 14;
	shf.r.wrap.b32 	%r3519, %r3516, %r3517, 14;
	mov.b64 	%rd5132, {%r3519, %r3518};
	shf.r.wrap.b32 	%r3520, %r3517, %r3516, 18;
	shf.r.wrap.b32 	%r3521, %r3516, %r3517, 18;
	mov.b64 	%rd5133, {%r3521, %r3520};
	xor.b64  	%rd5134, %rd5132, %rd5133;
	shf.l.wrap.b32 	%r3522, %r3516, %r3517, 23;
	shf.l.wrap.b32 	%r3523, %r3517, %r3516, 23;
	mov.b64 	%rd5135, {%r3523, %r3522};
	xor.b64  	%rd5136, %rd5134, %rd5135;
	add.s64 	%rd5137, %rd5131, %rd5136;
	add.s64 	%rd5138, %rd5137, -3880063495543823972;
	add.s64 	%rd5139, %rd5138, %rd5002;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3524,%dummy}, %rd5113;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3525}, %rd5113;
	}
	shf.r.wrap.b32 	%r3526, %r3525, %r3524, 28;
	shf.r.wrap.b32 	%r3527, %r3524, %r3525, 28;
	mov.b64 	%rd5140, {%r3527, %r3526};
	shf.l.wrap.b32 	%r3528, %r3524, %r3525, 30;
	shf.l.wrap.b32 	%r3529, %r3525, %r3524, 30;
	mov.b64 	%rd5141, {%r3529, %r3528};
	xor.b64  	%rd5142, %rd5140, %rd5141;
	shf.l.wrap.b32 	%r3530, %r3524, %r3525, 25;
	shf.l.wrap.b32 	%r3531, %r3525, %r3524, 25;
	mov.b64 	%rd5143, {%r3531, %r3530};
	xor.b64  	%rd5144, %rd5142, %rd5143;
	and.b64  	%rd5145, %rd5113, %rd5076;
	or.b64  	%rd5146, %rd5113, %rd5076;
	and.b64  	%rd5147, %rd5146, %rd5039;
	or.b64  	%rd5148, %rd5147, %rd5145;
	add.s64 	%rd5149, %rd5148, %rd5144;
	add.s64 	%rd5150, %rd5149, %rd5138;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3532,%dummy}, %rd5089;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3533}, %rd5089;
	}
	shf.r.wrap.b32 	%r3534, %r3533, %r3532, 19;
	shf.r.wrap.b32 	%r3535, %r3532, %r3533, 19;
	mov.b64 	%rd5151, {%r3535, %r3534};
	shf.l.wrap.b32 	%r3536, %r3532, %r3533, 3;
	shf.l.wrap.b32 	%r3537, %r3533, %r3532, 3;
	mov.b64 	%rd5152, {%r3537, %r3536};
	xor.b64  	%rd5153, %rd5151, %rd5152;
	shr.u64 	%rd5154, %rd5089, 6;
	xor.b64  	%rd5155, %rd5153, %rd5154;
	shf.r.wrap.b32 	%r3538, %r3195, %r3194, 1;
	shf.r.wrap.b32 	%r3539, %r3194, %r3195, 1;
	mov.b64 	%rd5156, {%r3539, %r3538};
	shf.r.wrap.b32 	%r3540, %r3195, %r3194, 8;
	shf.r.wrap.b32 	%r3541, %r3194, %r3195, 8;
	mov.b64 	%rd5157, {%r3541, %r3540};
	xor.b64  	%rd5158, %rd5156, %rd5157;
	shr.u64 	%rd5159, %rd4608, 7;
	xor.b64  	%rd5160, %rd5158, %rd5159;
	add.s64 	%rd5161, %rd5155, %rd4571;
	add.s64 	%rd5162, %rd5161, %rd4904;
	add.s64 	%rd5163, %rd5162, %rd5160;
	add.s64 	%rd5164, %rd5163, %rd5028;
	xor.b64  	%rd5165, %rd5102, %rd5065;
	and.b64  	%rd5166, %rd5139, %rd5165;
	xor.b64  	%rd5167, %rd5166, %rd5065;
	add.s64 	%rd5168, %rd5164, %rd5167;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3542,%dummy}, %rd5139;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3543}, %rd5139;
	}
	shf.r.wrap.b32 	%r3544, %r3543, %r3542, 14;
	shf.r.wrap.b32 	%r3545, %r3542, %r3543, 14;
	mov.b64 	%rd5169, {%r3545, %r3544};
	shf.r.wrap.b32 	%r3546, %r3543, %r3542, 18;
	shf.r.wrap.b32 	%r3547, %r3542, %r3543, 18;
	mov.b64 	%rd5170, {%r3547, %r3546};
	xor.b64  	%rd5171, %rd5169, %rd5170;
	shf.l.wrap.b32 	%r3548, %r3542, %r3543, 23;
	shf.l.wrap.b32 	%r3549, %r3543, %r3542, 23;
	mov.b64 	%rd5172, {%r3549, %r3548};
	xor.b64  	%rd5173, %rd5171, %rd5172;
	add.s64 	%rd5174, %rd5168, %rd5173;
	add.s64 	%rd5175, %rd5174, -3348786107499101689;
	add.s64 	%rd5176, %rd5175, %rd5039;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3550,%dummy}, %rd5150;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3551}, %rd5150;
	}
	shf.r.wrap.b32 	%r3552, %r3551, %r3550, 28;
	shf.r.wrap.b32 	%r3553, %r3550, %r3551, 28;
	mov.b64 	%rd5177, {%r3553, %r3552};
	shf.l.wrap.b32 	%r3554, %r3550, %r3551, 30;
	shf.l.wrap.b32 	%r3555, %r3551, %r3550, 30;
	mov.b64 	%rd5178, {%r3555, %r3554};
	xor.b64  	%rd5179, %rd5177, %rd5178;
	shf.l.wrap.b32 	%r3556, %r3550, %r3551, 25;
	shf.l.wrap.b32 	%r3557, %r3551, %r3550, 25;
	mov.b64 	%rd5180, {%r3557, %r3556};
	xor.b64  	%rd5181, %rd5179, %rd5180;
	and.b64  	%rd5182, %rd5150, %rd5113;
	or.b64  	%rd5183, %rd5150, %rd5113;
	and.b64  	%rd5184, %rd5183, %rd5076;
	or.b64  	%rd5185, %rd5184, %rd5182;
	add.s64 	%rd5186, %rd5185, %rd5181;
	add.s64 	%rd5187, %rd5186, %rd5175;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3558,%dummy}, %rd5126;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3559}, %rd5126;
	}
	shf.r.wrap.b32 	%r3560, %r3559, %r3558, 19;
	shf.r.wrap.b32 	%r3561, %r3558, %r3559, 19;
	mov.b64 	%rd5188, {%r3561, %r3560};
	shf.l.wrap.b32 	%r3562, %r3558, %r3559, 3;
	shf.l.wrap.b32 	%r3563, %r3559, %r3558, 3;
	mov.b64 	%rd5189, {%r3563, %r3562};
	xor.b64  	%rd5190, %rd5188, %rd5189;
	shr.u64 	%rd5191, %rd5126, 6;
	xor.b64  	%rd5192, %rd5190, %rd5191;
	shf.r.wrap.b32 	%r3564, %r3221, %r3220, 1;
	shf.r.wrap.b32 	%r3565, %r3220, %r3221, 1;
	mov.b64 	%rd5193, {%r3565, %r3564};
	shf.r.wrap.b32 	%r3566, %r3221, %r3220, 8;
	shf.r.wrap.b32 	%r3567, %r3220, %r3221, 8;
	mov.b64 	%rd5194, {%r3567, %r3566};
	xor.b64  	%rd5195, %rd5193, %rd5194;
	shr.u64 	%rd5196, %rd4645, 7;
	xor.b64  	%rd5197, %rd5195, %rd5196;
	add.s64 	%rd5198, %rd5192, %rd4608;
	add.s64 	%rd5199, %rd5198, %rd4941;
	add.s64 	%rd5200, %rd5199, %rd5197;
	add.s64 	%rd5201, %rd5200, %rd5065;
	xor.b64  	%rd5202, %rd5139, %rd5102;
	and.b64  	%rd5203, %rd5176, %rd5202;
	xor.b64  	%rd5204, %rd5203, %rd5102;
	add.s64 	%rd5205, %rd5201, %rd5204;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3568,%dummy}, %rd5176;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3569}, %rd5176;
	}
	shf.r.wrap.b32 	%r3570, %r3569, %r3568, 14;
	shf.r.wrap.b32 	%r3571, %r3568, %r3569, 14;
	mov.b64 	%rd5206, {%r3571, %r3570};
	shf.r.wrap.b32 	%r3572, %r3569, %r3568, 18;
	shf.r.wrap.b32 	%r3573, %r3568, %r3569, 18;
	mov.b64 	%rd5207, {%r3573, %r3572};
	xor.b64  	%rd5208, %rd5206, %rd5207;
	shf.l.wrap.b32 	%r3574, %r3568, %r3569, 23;
	shf.l.wrap.b32 	%r3575, %r3569, %r3568, 23;
	mov.b64 	%rd5209, {%r3575, %r3574};
	xor.b64  	%rd5210, %rd5208, %rd5209;
	add.s64 	%rd5211, %rd5205, %rd5210;
	add.s64 	%rd5212, %rd5211, -1523767162380948706;
	add.s64 	%rd5213, %rd5212, %rd5076;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3576,%dummy}, %rd5187;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3577}, %rd5187;
	}
	shf.r.wrap.b32 	%r3578, %r3577, %r3576, 28;
	shf.r.wrap.b32 	%r3579, %r3576, %r3577, 28;
	mov.b64 	%rd5214, {%r3579, %r3578};
	shf.l.wrap.b32 	%r3580, %r3576, %r3577, 30;
	shf.l.wrap.b32 	%r3581, %r3577, %r3576, 30;
	mov.b64 	%rd5215, {%r3581, %r3580};
	xor.b64  	%rd5216, %rd5214, %rd5215;
	shf.l.wrap.b32 	%r3582, %r3576, %r3577, 25;
	shf.l.wrap.b32 	%r3583, %r3577, %r3576, 25;
	mov.b64 	%rd5217, {%r3583, %r3582};
	xor.b64  	%rd5218, %rd5216, %rd5217;
	and.b64  	%rd5219, %rd5187, %rd5150;
	or.b64  	%rd5220, %rd5187, %rd5150;
	and.b64  	%rd5221, %rd5220, %rd5113;
	or.b64  	%rd5222, %rd5221, %rd5219;
	add.s64 	%rd5223, %rd5222, %rd5218;
	add.s64 	%rd5224, %rd5223, %rd5212;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3584,%dummy}, %rd5163;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3585}, %rd5163;
	}
	shf.r.wrap.b32 	%r3586, %r3585, %r3584, 19;
	shf.r.wrap.b32 	%r3587, %r3584, %r3585, 19;
	mov.b64 	%rd5225, {%r3587, %r3586};
	shf.l.wrap.b32 	%r3588, %r3584, %r3585, 3;
	shf.l.wrap.b32 	%r3589, %r3585, %r3584, 3;
	mov.b64 	%rd5226, {%r3589, %r3588};
	xor.b64  	%rd5227, %rd5225, %rd5226;
	shr.u64 	%rd5228, %rd5163, 6;
	xor.b64  	%rd5229, %rd5227, %rd5228;
	shf.r.wrap.b32 	%r3590, %r3247, %r3246, 1;
	shf.r.wrap.b32 	%r3591, %r3246, %r3247, 1;
	mov.b64 	%rd5230, {%r3591, %r3590};
	shf.r.wrap.b32 	%r3592, %r3247, %r3246, 8;
	shf.r.wrap.b32 	%r3593, %r3246, %r3247, 8;
	mov.b64 	%rd5231, {%r3593, %r3592};
	xor.b64  	%rd5232, %rd5230, %rd5231;
	shr.u64 	%rd5233, %rd4682, 7;
	xor.b64  	%rd5234, %rd5232, %rd5233;
	add.s64 	%rd5235, %rd5229, %rd4645;
	add.s64 	%rd5236, %rd5235, %rd4978;
	add.s64 	%rd5237, %rd5236, %rd5234;
	add.s64 	%rd5238, %rd5237, %rd5102;
	xor.b64  	%rd5239, %rd5176, %rd5139;
	and.b64  	%rd5240, %rd5213, %rd5239;
	xor.b64  	%rd5241, %rd5240, %rd5139;
	add.s64 	%rd5242, %rd5238, %rd5241;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3594,%dummy}, %rd5213;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3595}, %rd5213;
	}
	shf.r.wrap.b32 	%r3596, %r3595, %r3594, 14;
	shf.r.wrap.b32 	%r3597, %r3594, %r3595, 14;
	mov.b64 	%rd5243, {%r3597, %r3596};
	shf.r.wrap.b32 	%r3598, %r3595, %r3594, 18;
	shf.r.wrap.b32 	%r3599, %r3594, %r3595, 18;
	mov.b64 	%rd5244, {%r3599, %r3598};
	xor.b64  	%rd5245, %rd5243, %rd5244;
	shf.l.wrap.b32 	%r3600, %r3594, %r3595, 23;
	shf.l.wrap.b32 	%r3601, %r3595, %r3594, 23;
	mov.b64 	%rd5246, {%r3601, %r3600};
	xor.b64  	%rd5247, %rd5245, %rd5246;
	add.s64 	%rd5248, %rd5242, %rd5247;
	add.s64 	%rd5249, %rd5248, -757361751448694408;
	add.s64 	%rd5250, %rd5249, %rd5113;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3602,%dummy}, %rd5224;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3603}, %rd5224;
	}
	shf.r.wrap.b32 	%r3604, %r3603, %r3602, 28;
	shf.r.wrap.b32 	%r3605, %r3602, %r3603, 28;
	mov.b64 	%rd5251, {%r3605, %r3604};
	shf.l.wrap.b32 	%r3606, %r3602, %r3603, 30;
	shf.l.wrap.b32 	%r3607, %r3603, %r3602, 30;
	mov.b64 	%rd5252, {%r3607, %r3606};
	xor.b64  	%rd5253, %rd5251, %rd5252;
	shf.l.wrap.b32 	%r3608, %r3602, %r3603, 25;
	shf.l.wrap.b32 	%r3609, %r3603, %r3602, 25;
	mov.b64 	%rd5254, {%r3609, %r3608};
	xor.b64  	%rd5255, %rd5253, %rd5254;
	and.b64  	%rd5256, %rd5224, %rd5187;
	or.b64  	%rd5257, %rd5224, %rd5187;
	and.b64  	%rd5258, %rd5257, %rd5150;
	or.b64  	%rd5259, %rd5258, %rd5256;
	add.s64 	%rd5260, %rd5259, %rd5255;
	add.s64 	%rd5261, %rd5260, %rd5249;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3610,%dummy}, %rd5200;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3611}, %rd5200;
	}
	shf.r.wrap.b32 	%r3612, %r3611, %r3610, 19;
	shf.r.wrap.b32 	%r3613, %r3610, %r3611, 19;
	mov.b64 	%rd5262, {%r3613, %r3612};
	shf.l.wrap.b32 	%r3614, %r3610, %r3611, 3;
	shf.l.wrap.b32 	%r3615, %r3611, %r3610, 3;
	mov.b64 	%rd5263, {%r3615, %r3614};
	xor.b64  	%rd5264, %rd5262, %rd5263;
	shr.u64 	%rd5265, %rd5200, 6;
	xor.b64  	%rd5266, %rd5264, %rd5265;
	shf.r.wrap.b32 	%r3616, %r3273, %r3272, 1;
	shf.r.wrap.b32 	%r3617, %r3272, %r3273, 1;
	mov.b64 	%rd5267, {%r3617, %r3616};
	shf.r.wrap.b32 	%r3618, %r3273, %r3272, 8;
	shf.r.wrap.b32 	%r3619, %r3272, %r3273, 8;
	mov.b64 	%rd5268, {%r3619, %r3618};
	xor.b64  	%rd5269, %rd5267, %rd5268;
	shr.u64 	%rd5270, %rd4719, 7;
	xor.b64  	%rd5271, %rd5269, %rd5270;
	add.s64 	%rd5272, %rd5266, %rd4682;
	add.s64 	%rd5273, %rd5272, %rd5015;
	add.s64 	%rd5274, %rd5273, %rd5271;
	add.s64 	%rd5275, %rd5274, %rd5139;
	xor.b64  	%rd5276, %rd5213, %rd5176;
	and.b64  	%rd5277, %rd5250, %rd5276;
	xor.b64  	%rd5278, %rd5277, %rd5176;
	add.s64 	%rd5279, %rd5275, %rd5278;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3620,%dummy}, %rd5250;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3621}, %rd5250;
	}
	shf.r.wrap.b32 	%r3622, %r3621, %r3620, 14;
	shf.r.wrap.b32 	%r3623, %r3620, %r3621, 14;
	mov.b64 	%rd5280, {%r3623, %r3622};
	shf.r.wrap.b32 	%r3624, %r3621, %r3620, 18;
	shf.r.wrap.b32 	%r3625, %r3620, %r3621, 18;
	mov.b64 	%rd5281, {%r3625, %r3624};
	xor.b64  	%rd5282, %rd5280, %rd5281;
	shf.l.wrap.b32 	%r3626, %r3620, %r3621, 23;
	shf.l.wrap.b32 	%r3627, %r3621, %r3620, 23;
	mov.b64 	%rd5283, {%r3627, %r3626};
	xor.b64  	%rd5284, %rd5282, %rd5283;
	add.s64 	%rd5285, %rd5279, %rd5284;
	add.s64 	%rd5286, %rd5285, 500013540394364858;
	add.s64 	%rd5287, %rd5286, %rd5150;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3628,%dummy}, %rd5261;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3629}, %rd5261;
	}
	shf.r.wrap.b32 	%r3630, %r3629, %r3628, 28;
	shf.r.wrap.b32 	%r3631, %r3628, %r3629, 28;
	mov.b64 	%rd5288, {%r3631, %r3630};
	shf.l.wrap.b32 	%r3632, %r3628, %r3629, 30;
	shf.l.wrap.b32 	%r3633, %r3629, %r3628, 30;
	mov.b64 	%rd5289, {%r3633, %r3632};
	xor.b64  	%rd5290, %rd5288, %rd5289;
	shf.l.wrap.b32 	%r3634, %r3628, %r3629, 25;
	shf.l.wrap.b32 	%r3635, %r3629, %r3628, 25;
	mov.b64 	%rd5291, {%r3635, %r3634};
	xor.b64  	%rd5292, %rd5290, %rd5291;
	and.b64  	%rd5293, %rd5261, %rd5224;
	or.b64  	%rd5294, %rd5261, %rd5224;
	and.b64  	%rd5295, %rd5294, %rd5187;
	or.b64  	%rd5296, %rd5295, %rd5293;
	add.s64 	%rd5297, %rd5296, %rd5292;
	add.s64 	%rd5298, %rd5297, %rd5286;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3636,%dummy}, %rd5237;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3637}, %rd5237;
	}
	shf.r.wrap.b32 	%r3638, %r3637, %r3636, 19;
	shf.r.wrap.b32 	%r3639, %r3636, %r3637, 19;
	mov.b64 	%rd5299, {%r3639, %r3638};
	shf.l.wrap.b32 	%r3640, %r3636, %r3637, 3;
	shf.l.wrap.b32 	%r3641, %r3637, %r3636, 3;
	mov.b64 	%rd5300, {%r3641, %r3640};
	xor.b64  	%rd5301, %rd5299, %rd5300;
	shr.u64 	%rd5302, %rd5237, 6;
	xor.b64  	%rd5303, %rd5301, %rd5302;
	shf.r.wrap.b32 	%r3642, %r3299, %r3298, 1;
	shf.r.wrap.b32 	%r3643, %r3298, %r3299, 1;
	mov.b64 	%rd5304, {%r3643, %r3642};
	shf.r.wrap.b32 	%r3644, %r3299, %r3298, 8;
	shf.r.wrap.b32 	%r3645, %r3298, %r3299, 8;
	mov.b64 	%rd5305, {%r3645, %r3644};
	xor.b64  	%rd5306, %rd5304, %rd5305;
	shr.u64 	%rd5307, %rd4756, 7;
	xor.b64  	%rd5308, %rd5306, %rd5307;
	add.s64 	%rd5309, %rd5303, %rd4719;
	add.s64 	%rd5310, %rd5309, %rd5052;
	add.s64 	%rd5311, %rd5310, %rd5308;
	add.s64 	%rd5312, %rd5311, %rd5176;
	xor.b64  	%rd5313, %rd5250, %rd5213;
	and.b64  	%rd5314, %rd5287, %rd5313;
	xor.b64  	%rd5315, %rd5314, %rd5213;
	add.s64 	%rd5316, %rd5312, %rd5315;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3646,%dummy}, %rd5287;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3647}, %rd5287;
	}
	shf.r.wrap.b32 	%r3648, %r3647, %r3646, 14;
	shf.r.wrap.b32 	%r3649, %r3646, %r3647, 14;
	mov.b64 	%rd5317, {%r3649, %r3648};
	shf.r.wrap.b32 	%r3650, %r3647, %r3646, 18;
	shf.r.wrap.b32 	%r3651, %r3646, %r3647, 18;
	mov.b64 	%rd5318, {%r3651, %r3650};
	xor.b64  	%rd5319, %rd5317, %rd5318;
	shf.l.wrap.b32 	%r3652, %r3646, %r3647, 23;
	shf.l.wrap.b32 	%r3653, %r3647, %r3646, 23;
	mov.b64 	%rd5320, {%r3653, %r3652};
	xor.b64  	%rd5321, %rd5319, %rd5320;
	add.s64 	%rd5322, %rd5316, %rd5321;
	add.s64 	%rd5323, %rd5322, 748580250866718886;
	add.s64 	%rd5324, %rd5323, %rd5187;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3654,%dummy}, %rd5298;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3655}, %rd5298;
	}
	shf.r.wrap.b32 	%r3656, %r3655, %r3654, 28;
	shf.r.wrap.b32 	%r3657, %r3654, %r3655, 28;
	mov.b64 	%rd5325, {%r3657, %r3656};
	shf.l.wrap.b32 	%r3658, %r3654, %r3655, 30;
	shf.l.wrap.b32 	%r3659, %r3655, %r3654, 30;
	mov.b64 	%rd5326, {%r3659, %r3658};
	xor.b64  	%rd5327, %rd5325, %rd5326;
	shf.l.wrap.b32 	%r3660, %r3654, %r3655, 25;
	shf.l.wrap.b32 	%r3661, %r3655, %r3654, 25;
	mov.b64 	%rd5328, {%r3661, %r3660};
	xor.b64  	%rd5329, %rd5327, %rd5328;
	and.b64  	%rd5330, %rd5298, %rd5261;
	or.b64  	%rd5331, %rd5298, %rd5261;
	and.b64  	%rd5332, %rd5331, %rd5224;
	or.b64  	%rd5333, %rd5332, %rd5330;
	add.s64 	%rd5334, %rd5333, %rd5329;
	add.s64 	%rd5335, %rd5334, %rd5323;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3662,%dummy}, %rd5274;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3663}, %rd5274;
	}
	shf.r.wrap.b32 	%r3664, %r3663, %r3662, 19;
	shf.r.wrap.b32 	%r3665, %r3662, %r3663, 19;
	mov.b64 	%rd5336, {%r3665, %r3664};
	shf.l.wrap.b32 	%r3666, %r3662, %r3663, 3;
	shf.l.wrap.b32 	%r3667, %r3663, %r3662, 3;
	mov.b64 	%rd5337, {%r3667, %r3666};
	xor.b64  	%rd5338, %rd5336, %rd5337;
	shr.u64 	%rd5339, %rd5274, 6;
	xor.b64  	%rd5340, %rd5338, %rd5339;
	shf.r.wrap.b32 	%r3668, %r3325, %r3324, 1;
	shf.r.wrap.b32 	%r3669, %r3324, %r3325, 1;
	mov.b64 	%rd5341, {%r3669, %r3668};
	shf.r.wrap.b32 	%r3670, %r3325, %r3324, 8;
	shf.r.wrap.b32 	%r3671, %r3324, %r3325, 8;
	mov.b64 	%rd5342, {%r3671, %r3670};
	xor.b64  	%rd5343, %rd5341, %rd5342;
	shr.u64 	%rd5344, %rd4793, 7;
	xor.b64  	%rd5345, %rd5343, %rd5344;
	add.s64 	%rd5346, %rd5340, %rd4756;
	add.s64 	%rd5347, %rd5346, %rd5089;
	add.s64 	%rd5348, %rd5347, %rd5345;
	add.s64 	%rd5349, %rd5348, %rd5213;
	xor.b64  	%rd5350, %rd5287, %rd5250;
	and.b64  	%rd5351, %rd5324, %rd5350;
	xor.b64  	%rd5352, %rd5351, %rd5250;
	add.s64 	%rd5353, %rd5349, %rd5352;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3672,%dummy}, %rd5324;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3673}, %rd5324;
	}
	shf.r.wrap.b32 	%r3674, %r3673, %r3672, 14;
	shf.r.wrap.b32 	%r3675, %r3672, %r3673, 14;
	mov.b64 	%rd5354, {%r3675, %r3674};
	shf.r.wrap.b32 	%r3676, %r3673, %r3672, 18;
	shf.r.wrap.b32 	%r3677, %r3672, %r3673, 18;
	mov.b64 	%rd5355, {%r3677, %r3676};
	xor.b64  	%rd5356, %rd5354, %rd5355;
	shf.l.wrap.b32 	%r3678, %r3672, %r3673, 23;
	shf.l.wrap.b32 	%r3679, %r3673, %r3672, 23;
	mov.b64 	%rd5357, {%r3679, %r3678};
	xor.b64  	%rd5358, %rd5356, %rd5357;
	add.s64 	%rd5359, %rd5353, %rd5358;
	add.s64 	%rd5360, %rd5359, 1242879168328830382;
	add.s64 	%rd5361, %rd5360, %rd5224;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3680,%dummy}, %rd5335;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3681}, %rd5335;
	}
	shf.r.wrap.b32 	%r3682, %r3681, %r3680, 28;
	shf.r.wrap.b32 	%r3683, %r3680, %r3681, 28;
	mov.b64 	%rd5362, {%r3683, %r3682};
	shf.l.wrap.b32 	%r3684, %r3680, %r3681, 30;
	shf.l.wrap.b32 	%r3685, %r3681, %r3680, 30;
	mov.b64 	%rd5363, {%r3685, %r3684};
	xor.b64  	%rd5364, %rd5362, %rd5363;
	shf.l.wrap.b32 	%r3686, %r3680, %r3681, 25;
	shf.l.wrap.b32 	%r3687, %r3681, %r3680, 25;
	mov.b64 	%rd5365, {%r3687, %r3686};
	xor.b64  	%rd5366, %rd5364, %rd5365;
	and.b64  	%rd5367, %rd5335, %rd5298;
	or.b64  	%rd5368, %rd5335, %rd5298;
	and.b64  	%rd5369, %rd5368, %rd5261;
	or.b64  	%rd5370, %rd5369, %rd5367;
	add.s64 	%rd5371, %rd5370, %rd5366;
	add.s64 	%rd5372, %rd5371, %rd5360;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3688,%dummy}, %rd5311;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3689}, %rd5311;
	}
	shf.r.wrap.b32 	%r3690, %r3689, %r3688, 19;
	shf.r.wrap.b32 	%r3691, %r3688, %r3689, 19;
	mov.b64 	%rd5373, {%r3691, %r3690};
	shf.l.wrap.b32 	%r3692, %r3688, %r3689, 3;
	shf.l.wrap.b32 	%r3693, %r3689, %r3688, 3;
	mov.b64 	%rd5374, {%r3693, %r3692};
	xor.b64  	%rd5375, %rd5373, %rd5374;
	shr.u64 	%rd5376, %rd5311, 6;
	xor.b64  	%rd5377, %rd5375, %rd5376;
	shf.r.wrap.b32 	%r3694, %r3351, %r3350, 1;
	shf.r.wrap.b32 	%r3695, %r3350, %r3351, 1;
	mov.b64 	%rd5378, {%r3695, %r3694};
	shf.r.wrap.b32 	%r3696, %r3351, %r3350, 8;
	shf.r.wrap.b32 	%r3697, %r3350, %r3351, 8;
	mov.b64 	%rd5379, {%r3697, %r3696};
	xor.b64  	%rd5380, %rd5378, %rd5379;
	shr.u64 	%rd5381, %rd4830, 7;
	xor.b64  	%rd5382, %rd5380, %rd5381;
	add.s64 	%rd5383, %rd5377, %rd4793;
	add.s64 	%rd5384, %rd5383, %rd5126;
	add.s64 	%rd5385, %rd5384, %rd5382;
	add.s64 	%rd5386, %rd5385, %rd5250;
	xor.b64  	%rd5387, %rd5324, %rd5287;
	and.b64  	%rd5388, %rd5361, %rd5387;
	xor.b64  	%rd5389, %rd5388, %rd5287;
	add.s64 	%rd5390, %rd5386, %rd5389;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3698,%dummy}, %rd5361;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3699}, %rd5361;
	}
	shf.r.wrap.b32 	%r3700, %r3699, %r3698, 14;
	shf.r.wrap.b32 	%r3701, %r3698, %r3699, 14;
	mov.b64 	%rd5391, {%r3701, %r3700};
	shf.r.wrap.b32 	%r3702, %r3699, %r3698, 18;
	shf.r.wrap.b32 	%r3703, %r3698, %r3699, 18;
	mov.b64 	%rd5392, {%r3703, %r3702};
	xor.b64  	%rd5393, %rd5391, %rd5392;
	shf.l.wrap.b32 	%r3704, %r3698, %r3699, 23;
	shf.l.wrap.b32 	%r3705, %r3699, %r3698, 23;
	mov.b64 	%rd5394, {%r3705, %r3704};
	xor.b64  	%rd5395, %rd5393, %rd5394;
	add.s64 	%rd5396, %rd5390, %rd5395;
	add.s64 	%rd5397, %rd5396, 1977374033974150939;
	add.s64 	%rd5398, %rd5397, %rd5261;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3706,%dummy}, %rd5372;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3707}, %rd5372;
	}
	shf.r.wrap.b32 	%r3708, %r3707, %r3706, 28;
	shf.r.wrap.b32 	%r3709, %r3706, %r3707, 28;
	mov.b64 	%rd5399, {%r3709, %r3708};
	shf.l.wrap.b32 	%r3710, %r3706, %r3707, 30;
	shf.l.wrap.b32 	%r3711, %r3707, %r3706, 30;
	mov.b64 	%rd5400, {%r3711, %r3710};
	xor.b64  	%rd5401, %rd5399, %rd5400;
	shf.l.wrap.b32 	%r3712, %r3706, %r3707, 25;
	shf.l.wrap.b32 	%r3713, %r3707, %r3706, 25;
	mov.b64 	%rd5402, {%r3713, %r3712};
	xor.b64  	%rd5403, %rd5401, %rd5402;
	and.b64  	%rd5404, %rd5372, %rd5335;
	or.b64  	%rd5405, %rd5372, %rd5335;
	and.b64  	%rd5406, %rd5405, %rd5298;
	or.b64  	%rd5407, %rd5406, %rd5404;
	add.s64 	%rd5408, %rd5407, %rd5403;
	add.s64 	%rd5409, %rd5408, %rd5397;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3714,%dummy}, %rd5348;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3715}, %rd5348;
	}
	shf.r.wrap.b32 	%r3716, %r3715, %r3714, 19;
	shf.r.wrap.b32 	%r3717, %r3714, %r3715, 19;
	mov.b64 	%rd5410, {%r3717, %r3716};
	shf.l.wrap.b32 	%r3718, %r3714, %r3715, 3;
	shf.l.wrap.b32 	%r3719, %r3715, %r3714, 3;
	mov.b64 	%rd5411, {%r3719, %r3718};
	xor.b64  	%rd5412, %rd5410, %rd5411;
	shr.u64 	%rd5413, %rd5348, 6;
	xor.b64  	%rd5414, %rd5412, %rd5413;
	shf.r.wrap.b32 	%r3720, %r3377, %r3376, 1;
	shf.r.wrap.b32 	%r3721, %r3376, %r3377, 1;
	mov.b64 	%rd5415, {%r3721, %r3720};
	shf.r.wrap.b32 	%r3722, %r3377, %r3376, 8;
	shf.r.wrap.b32 	%r3723, %r3376, %r3377, 8;
	mov.b64 	%rd5416, {%r3723, %r3722};
	xor.b64  	%rd5417, %rd5415, %rd5416;
	shr.u64 	%rd5418, %rd4867, 7;
	xor.b64  	%rd5419, %rd5417, %rd5418;
	add.s64 	%rd5420, %rd5414, %rd4830;
	add.s64 	%rd5421, %rd5420, %rd5163;
	add.s64 	%rd5422, %rd5421, %rd5419;
	add.s64 	%rd5423, %rd5422, %rd5287;
	xor.b64  	%rd5424, %rd5361, %rd5324;
	and.b64  	%rd5425, %rd5398, %rd5424;
	xor.b64  	%rd5426, %rd5425, %rd5324;
	add.s64 	%rd5427, %rd5423, %rd5426;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3724,%dummy}, %rd5398;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3725}, %rd5398;
	}
	shf.r.wrap.b32 	%r3726, %r3725, %r3724, 14;
	shf.r.wrap.b32 	%r3727, %r3724, %r3725, 14;
	mov.b64 	%rd5428, {%r3727, %r3726};
	shf.r.wrap.b32 	%r3728, %r3725, %r3724, 18;
	shf.r.wrap.b32 	%r3729, %r3724, %r3725, 18;
	mov.b64 	%rd5429, {%r3729, %r3728};
	xor.b64  	%rd5430, %rd5428, %rd5429;
	shf.l.wrap.b32 	%r3730, %r3724, %r3725, 23;
	shf.l.wrap.b32 	%r3731, %r3725, %r3724, 23;
	mov.b64 	%rd5431, {%r3731, %r3730};
	xor.b64  	%rd5432, %rd5430, %rd5431;
	add.s64 	%rd5433, %rd5427, %rd5432;
	add.s64 	%rd5434, %rd5433, 2944078676154940804;
	add.s64 	%rd5435, %rd5434, %rd5298;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3732,%dummy}, %rd5409;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3733}, %rd5409;
	}
	shf.r.wrap.b32 	%r3734, %r3733, %r3732, 28;
	shf.r.wrap.b32 	%r3735, %r3732, %r3733, 28;
	mov.b64 	%rd5436, {%r3735, %r3734};
	shf.l.wrap.b32 	%r3736, %r3732, %r3733, 30;
	shf.l.wrap.b32 	%r3737, %r3733, %r3732, 30;
	mov.b64 	%rd5437, {%r3737, %r3736};
	xor.b64  	%rd5438, %rd5436, %rd5437;
	shf.l.wrap.b32 	%r3738, %r3732, %r3733, 25;
	shf.l.wrap.b32 	%r3739, %r3733, %r3732, 25;
	mov.b64 	%rd5439, {%r3739, %r3738};
	xor.b64  	%rd5440, %rd5438, %rd5439;
	and.b64  	%rd5441, %rd5409, %rd5372;
	or.b64  	%rd5442, %rd5409, %rd5372;
	and.b64  	%rd5443, %rd5442, %rd5335;
	or.b64  	%rd5444, %rd5443, %rd5441;
	add.s64 	%rd5445, %rd5444, %rd5440;
	add.s64 	%rd5446, %rd5445, %rd5434;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3740,%dummy}, %rd5385;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3741}, %rd5385;
	}
	shf.r.wrap.b32 	%r3742, %r3741, %r3740, 19;
	shf.r.wrap.b32 	%r3743, %r3740, %r3741, 19;
	mov.b64 	%rd5447, {%r3743, %r3742};
	shf.l.wrap.b32 	%r3744, %r3740, %r3741, 3;
	shf.l.wrap.b32 	%r3745, %r3741, %r3740, 3;
	mov.b64 	%rd5448, {%r3745, %r3744};
	xor.b64  	%rd5449, %rd5447, %rd5448;
	shr.u64 	%rd5450, %rd5385, 6;
	xor.b64  	%rd5451, %rd5449, %rd5450;
	shf.r.wrap.b32 	%r3746, %r3403, %r3402, 1;
	shf.r.wrap.b32 	%r3747, %r3402, %r3403, 1;
	mov.b64 	%rd5452, {%r3747, %r3746};
	shf.r.wrap.b32 	%r3748, %r3403, %r3402, 8;
	shf.r.wrap.b32 	%r3749, %r3402, %r3403, 8;
	mov.b64 	%rd5453, {%r3749, %r3748};
	xor.b64  	%rd5454, %rd5452, %rd5453;
	shr.u64 	%rd5455, %rd4904, 7;
	xor.b64  	%rd5456, %rd5454, %rd5455;
	add.s64 	%rd5457, %rd5451, %rd4867;
	add.s64 	%rd5458, %rd5457, %rd5200;
	add.s64 	%rd5459, %rd5458, %rd5456;
	add.s64 	%rd5460, %rd5459, %rd5324;
	xor.b64  	%rd5461, %rd5398, %rd5361;
	and.b64  	%rd5462, %rd5435, %rd5461;
	xor.b64  	%rd5463, %rd5462, %rd5361;
	add.s64 	%rd5464, %rd5460, %rd5463;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3750,%dummy}, %rd5435;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3751}, %rd5435;
	}
	shf.r.wrap.b32 	%r3752, %r3751, %r3750, 14;
	shf.r.wrap.b32 	%r3753, %r3750, %r3751, 14;
	mov.b64 	%rd5465, {%r3753, %r3752};
	shf.r.wrap.b32 	%r3754, %r3751, %r3750, 18;
	shf.r.wrap.b32 	%r3755, %r3750, %r3751, 18;
	mov.b64 	%rd5466, {%r3755, %r3754};
	xor.b64  	%rd5467, %rd5465, %rd5466;
	shf.l.wrap.b32 	%r3756, %r3750, %r3751, 23;
	shf.l.wrap.b32 	%r3757, %r3751, %r3750, 23;
	mov.b64 	%rd5468, {%r3757, %r3756};
	xor.b64  	%rd5469, %rd5467, %rd5468;
	add.s64 	%rd5470, %rd5464, %rd5469;
	add.s64 	%rd5471, %rd5470, 3659926193048069267;
	add.s64 	%rd5472, %rd5471, %rd5335;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3758,%dummy}, %rd5446;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3759}, %rd5446;
	}
	shf.r.wrap.b32 	%r3760, %r3759, %r3758, 28;
	shf.r.wrap.b32 	%r3761, %r3758, %r3759, 28;
	mov.b64 	%rd5473, {%r3761, %r3760};
	shf.l.wrap.b32 	%r3762, %r3758, %r3759, 30;
	shf.l.wrap.b32 	%r3763, %r3759, %r3758, 30;
	mov.b64 	%rd5474, {%r3763, %r3762};
	xor.b64  	%rd5475, %rd5473, %rd5474;
	shf.l.wrap.b32 	%r3764, %r3758, %r3759, 25;
	shf.l.wrap.b32 	%r3765, %r3759, %r3758, 25;
	mov.b64 	%rd5476, {%r3765, %r3764};
	xor.b64  	%rd5477, %rd5475, %rd5476;
	and.b64  	%rd5478, %rd5446, %rd5409;
	or.b64  	%rd5479, %rd5446, %rd5409;
	and.b64  	%rd5480, %rd5479, %rd5372;
	or.b64  	%rd5481, %rd5480, %rd5478;
	add.s64 	%rd5482, %rd5481, %rd5477;
	add.s64 	%rd5483, %rd5482, %rd5471;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3766,%dummy}, %rd5422;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3767}, %rd5422;
	}
	shf.r.wrap.b32 	%r3768, %r3767, %r3766, 19;
	shf.r.wrap.b32 	%r3769, %r3766, %r3767, 19;
	mov.b64 	%rd5484, {%r3769, %r3768};
	shf.l.wrap.b32 	%r3770, %r3766, %r3767, 3;
	shf.l.wrap.b32 	%r3771, %r3767, %r3766, 3;
	mov.b64 	%rd5485, {%r3771, %r3770};
	xor.b64  	%rd5486, %rd5484, %rd5485;
	shr.u64 	%rd5487, %rd5422, 6;
	xor.b64  	%rd5488, %rd5486, %rd5487;
	shf.r.wrap.b32 	%r3772, %r3429, %r3428, 1;
	shf.r.wrap.b32 	%r3773, %r3428, %r3429, 1;
	mov.b64 	%rd5489, {%r3773, %r3772};
	shf.r.wrap.b32 	%r3774, %r3429, %r3428, 8;
	shf.r.wrap.b32 	%r3775, %r3428, %r3429, 8;
	mov.b64 	%rd5490, {%r3775, %r3774};
	xor.b64  	%rd5491, %rd5489, %rd5490;
	shr.u64 	%rd5492, %rd4941, 7;
	xor.b64  	%rd5493, %rd5491, %rd5492;
	add.s64 	%rd5494, %rd5488, %rd4904;
	add.s64 	%rd5495, %rd5494, %rd5237;
	add.s64 	%rd5496, %rd5495, %rd5493;
	add.s64 	%rd5497, %rd5496, %rd5361;
	xor.b64  	%rd5498, %rd5435, %rd5398;
	and.b64  	%rd5499, %rd5472, %rd5498;
	xor.b64  	%rd5500, %rd5499, %rd5398;
	add.s64 	%rd5501, %rd5497, %rd5500;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3776,%dummy}, %rd5472;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3777}, %rd5472;
	}
	shf.r.wrap.b32 	%r3778, %r3777, %r3776, 14;
	shf.r.wrap.b32 	%r3779, %r3776, %r3777, 14;
	mov.b64 	%rd5502, {%r3779, %r3778};
	shf.r.wrap.b32 	%r3780, %r3777, %r3776, 18;
	shf.r.wrap.b32 	%r3781, %r3776, %r3777, 18;
	mov.b64 	%rd5503, {%r3781, %r3780};
	xor.b64  	%rd5504, %rd5502, %rd5503;
	shf.l.wrap.b32 	%r3782, %r3776, %r3777, 23;
	shf.l.wrap.b32 	%r3783, %r3777, %r3776, 23;
	mov.b64 	%rd5505, {%r3783, %r3782};
	xor.b64  	%rd5506, %rd5504, %rd5505;
	add.s64 	%rd5507, %rd5501, %rd5506;
	add.s64 	%rd5508, %rd5507, 4368137639120453308;
	add.s64 	%rd5509, %rd5508, %rd5372;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3784,%dummy}, %rd5483;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3785}, %rd5483;
	}
	shf.r.wrap.b32 	%r3786, %r3785, %r3784, 28;
	shf.r.wrap.b32 	%r3787, %r3784, %r3785, 28;
	mov.b64 	%rd5510, {%r3787, %r3786};
	shf.l.wrap.b32 	%r3788, %r3784, %r3785, 30;
	shf.l.wrap.b32 	%r3789, %r3785, %r3784, 30;
	mov.b64 	%rd5511, {%r3789, %r3788};
	xor.b64  	%rd5512, %rd5510, %rd5511;
	shf.l.wrap.b32 	%r3790, %r3784, %r3785, 25;
	shf.l.wrap.b32 	%r3791, %r3785, %r3784, 25;
	mov.b64 	%rd5513, {%r3791, %r3790};
	xor.b64  	%rd5514, %rd5512, %rd5513;
	and.b64  	%rd5515, %rd5483, %rd5446;
	or.b64  	%rd5516, %rd5483, %rd5446;
	and.b64  	%rd5517, %rd5516, %rd5409;
	or.b64  	%rd5518, %rd5517, %rd5515;
	add.s64 	%rd5519, %rd5518, %rd5514;
	add.s64 	%rd5520, %rd5519, %rd5508;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3792,%dummy}, %rd5459;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3793}, %rd5459;
	}
	shf.r.wrap.b32 	%r3794, %r3793, %r3792, 19;
	shf.r.wrap.b32 	%r3795, %r3792, %r3793, 19;
	mov.b64 	%rd5521, {%r3795, %r3794};
	shf.l.wrap.b32 	%r3796, %r3792, %r3793, 3;
	shf.l.wrap.b32 	%r3797, %r3793, %r3792, 3;
	mov.b64 	%rd5522, {%r3797, %r3796};
	xor.b64  	%rd5523, %rd5521, %rd5522;
	shr.u64 	%rd5524, %rd5459, 6;
	xor.b64  	%rd5525, %rd5523, %rd5524;
	shf.r.wrap.b32 	%r3798, %r3455, %r3454, 1;
	shf.r.wrap.b32 	%r3799, %r3454, %r3455, 1;
	mov.b64 	%rd5526, {%r3799, %r3798};
	shf.r.wrap.b32 	%r3800, %r3455, %r3454, 8;
	shf.r.wrap.b32 	%r3801, %r3454, %r3455, 8;
	mov.b64 	%rd5527, {%r3801, %r3800};
	xor.b64  	%rd5528, %rd5526, %rd5527;
	shr.u64 	%rd5529, %rd4978, 7;
	xor.b64  	%rd5530, %rd5528, %rd5529;
	add.s64 	%rd5531, %rd5525, %rd4941;
	add.s64 	%rd5532, %rd5531, %rd5274;
	add.s64 	%rd5533, %rd5532, %rd5530;
	add.s64 	%rd5534, %rd5533, %rd5398;
	xor.b64  	%rd5535, %rd5472, %rd5435;
	and.b64  	%rd5536, %rd5509, %rd5535;
	xor.b64  	%rd5537, %rd5536, %rd5435;
	add.s64 	%rd5538, %rd5534, %rd5537;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3802,%dummy}, %rd5509;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3803}, %rd5509;
	}
	shf.r.wrap.b32 	%r3804, %r3803, %r3802, 14;
	shf.r.wrap.b32 	%r3805, %r3802, %r3803, 14;
	mov.b64 	%rd5539, {%r3805, %r3804};
	shf.r.wrap.b32 	%r3806, %r3803, %r3802, 18;
	shf.r.wrap.b32 	%r3807, %r3802, %r3803, 18;
	mov.b64 	%rd5540, {%r3807, %r3806};
	xor.b64  	%rd5541, %rd5539, %rd5540;
	shf.l.wrap.b32 	%r3808, %r3802, %r3803, 23;
	shf.l.wrap.b32 	%r3809, %r3803, %r3802, 23;
	mov.b64 	%rd5542, {%r3809, %r3808};
	xor.b64  	%rd5543, %rd5541, %rd5542;
	add.s64 	%rd5544, %rd5538, %rd5543;
	add.s64 	%rd5545, %rd5544, 4836135668995329356;
	add.s64 	%rd5546, %rd5545, %rd5409;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3810,%dummy}, %rd5520;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3811}, %rd5520;
	}
	shf.r.wrap.b32 	%r3812, %r3811, %r3810, 28;
	shf.r.wrap.b32 	%r3813, %r3810, %r3811, 28;
	mov.b64 	%rd5547, {%r3813, %r3812};
	shf.l.wrap.b32 	%r3814, %r3810, %r3811, 30;
	shf.l.wrap.b32 	%r3815, %r3811, %r3810, 30;
	mov.b64 	%rd5548, {%r3815, %r3814};
	xor.b64  	%rd5549, %rd5547, %rd5548;
	shf.l.wrap.b32 	%r3816, %r3810, %r3811, 25;
	shf.l.wrap.b32 	%r3817, %r3811, %r3810, 25;
	mov.b64 	%rd5550, {%r3817, %r3816};
	xor.b64  	%rd5551, %rd5549, %rd5550;
	and.b64  	%rd5552, %rd5520, %rd5483;
	or.b64  	%rd5553, %rd5520, %rd5483;
	and.b64  	%rd5554, %rd5553, %rd5446;
	or.b64  	%rd5555, %rd5554, %rd5552;
	add.s64 	%rd5556, %rd5555, %rd5551;
	add.s64 	%rd5557, %rd5556, %rd5545;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3818,%dummy}, %rd5496;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3819}, %rd5496;
	}
	shf.r.wrap.b32 	%r3820, %r3819, %r3818, 19;
	shf.r.wrap.b32 	%r3821, %r3818, %r3819, 19;
	mov.b64 	%rd5558, {%r3821, %r3820};
	shf.l.wrap.b32 	%r3822, %r3818, %r3819, 3;
	shf.l.wrap.b32 	%r3823, %r3819, %r3818, 3;
	mov.b64 	%rd5559, {%r3823, %r3822};
	xor.b64  	%rd5560, %rd5558, %rd5559;
	shr.u64 	%rd5561, %rd5496, 6;
	xor.b64  	%rd5562, %rd5560, %rd5561;
	shf.r.wrap.b32 	%r3824, %r3481, %r3480, 1;
	shf.r.wrap.b32 	%r3825, %r3480, %r3481, 1;
	mov.b64 	%rd5563, {%r3825, %r3824};
	shf.r.wrap.b32 	%r3826, %r3481, %r3480, 8;
	shf.r.wrap.b32 	%r3827, %r3480, %r3481, 8;
	mov.b64 	%rd5564, {%r3827, %r3826};
	xor.b64  	%rd5565, %rd5563, %rd5564;
	shr.u64 	%rd5566, %rd5015, 7;
	xor.b64  	%rd5567, %rd5565, %rd5566;
	add.s64 	%rd5568, %rd5562, %rd4978;
	add.s64 	%rd5569, %rd5568, %rd5311;
	add.s64 	%rd5570, %rd5569, %rd5567;
	add.s64 	%rd5571, %rd5570, %rd5435;
	xor.b64  	%rd5572, %rd5509, %rd5472;
	and.b64  	%rd5573, %rd5546, %rd5572;
	xor.b64  	%rd5574, %rd5573, %rd5472;
	add.s64 	%rd5575, %rd5571, %rd5574;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3828,%dummy}, %rd5546;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3829}, %rd5546;
	}
	shf.r.wrap.b32 	%r3830, %r3829, %r3828, 14;
	shf.r.wrap.b32 	%r3831, %r3828, %r3829, 14;
	mov.b64 	%rd5576, {%r3831, %r3830};
	shf.r.wrap.b32 	%r3832, %r3829, %r3828, 18;
	shf.r.wrap.b32 	%r3833, %r3828, %r3829, 18;
	mov.b64 	%rd5577, {%r3833, %r3832};
	xor.b64  	%rd5578, %rd5576, %rd5577;
	shf.l.wrap.b32 	%r3834, %r3828, %r3829, 23;
	shf.l.wrap.b32 	%r3835, %r3829, %r3828, 23;
	mov.b64 	%rd5579, {%r3835, %r3834};
	xor.b64  	%rd5580, %rd5578, %rd5579;
	add.s64 	%rd5581, %rd5575, %rd5580;
	add.s64 	%rd5582, %rd5581, 5532061633213252278;
	add.s64 	%rd33, %rd5582, %rd5446;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3836,%dummy}, %rd5557;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3837}, %rd5557;
	}
	shf.r.wrap.b32 	%r3838, %r3837, %r3836, 28;
	shf.r.wrap.b32 	%r3839, %r3836, %r3837, 28;
	mov.b64 	%rd5583, {%r3839, %r3838};
	shf.l.wrap.b32 	%r3840, %r3836, %r3837, 30;
	shf.l.wrap.b32 	%r3841, %r3837, %r3836, 30;
	mov.b64 	%rd5584, {%r3841, %r3840};
	xor.b64  	%rd5585, %rd5583, %rd5584;
	shf.l.wrap.b32 	%r3842, %r3836, %r3837, 25;
	shf.l.wrap.b32 	%r3843, %r3837, %r3836, 25;
	mov.b64 	%rd5586, {%r3843, %r3842};
	xor.b64  	%rd5587, %rd5585, %rd5586;
	and.b64  	%rd5588, %rd5557, %rd5520;
	or.b64  	%rd5589, %rd5557, %rd5520;
	and.b64  	%rd5590, %rd5589, %rd5483;
	or.b64  	%rd5591, %rd5590, %rd5588;
	add.s64 	%rd5592, %rd5591, %rd5587;
	add.s64 	%rd5593, %rd5592, %rd5582;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3844,%dummy}, %rd5533;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3845}, %rd5533;
	}
	shf.r.wrap.b32 	%r3846, %r3845, %r3844, 19;
	shf.r.wrap.b32 	%r3847, %r3844, %r3845, 19;
	mov.b64 	%rd5594, {%r3847, %r3846};
	shf.l.wrap.b32 	%r3848, %r3844, %r3845, 3;
	shf.l.wrap.b32 	%r3849, %r3845, %r3844, 3;
	mov.b64 	%rd5595, {%r3849, %r3848};
	xor.b64  	%rd5596, %rd5594, %rd5595;
	shr.u64 	%rd5597, %rd5533, 6;
	xor.b64  	%rd5598, %rd5596, %rd5597;
	shf.r.wrap.b32 	%r3850, %r3507, %r3506, 1;
	shf.r.wrap.b32 	%r3851, %r3506, %r3507, 1;
	mov.b64 	%rd5599, {%r3851, %r3850};
	shf.r.wrap.b32 	%r3852, %r3507, %r3506, 8;
	shf.r.wrap.b32 	%r3853, %r3506, %r3507, 8;
	mov.b64 	%rd5600, {%r3853, %r3852};
	xor.b64  	%rd5601, %rd5599, %rd5600;
	shr.u64 	%rd5602, %rd5052, 7;
	xor.b64  	%rd5603, %rd5601, %rd5602;
	add.s64 	%rd5604, %rd5598, %rd5015;
	add.s64 	%rd5605, %rd5604, %rd5348;
	add.s64 	%rd5606, %rd5605, %rd5603;
	add.s64 	%rd5607, %rd5606, %rd5472;
	xor.b64  	%rd5608, %rd5546, %rd5509;
	and.b64  	%rd5609, %rd33, %rd5608;
	xor.b64  	%rd5610, %rd5609, %rd5509;
	add.s64 	%rd5611, %rd5607, %rd5610;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3854,%dummy}, %rd33;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3855}, %rd33;
	}
	shf.r.wrap.b32 	%r3856, %r3855, %r3854, 14;
	shf.r.wrap.b32 	%r3857, %r3854, %r3855, 14;
	mov.b64 	%rd5612, {%r3857, %r3856};
	shf.r.wrap.b32 	%r3858, %r3855, %r3854, 18;
	shf.r.wrap.b32 	%r3859, %r3854, %r3855, 18;
	mov.b64 	%rd5613, {%r3859, %r3858};
	xor.b64  	%rd5614, %rd5612, %rd5613;
	shf.l.wrap.b32 	%r3860, %r3854, %r3855, 23;
	shf.l.wrap.b32 	%r3861, %r3855, %r3854, 23;
	mov.b64 	%rd5615, {%r3861, %r3860};
	xor.b64  	%rd5616, %rd5614, %rd5615;
	add.s64 	%rd5617, %rd5611, %rd5616;
	add.s64 	%rd5618, %rd5617, 6448918945643986474;
	add.s64 	%rd34, %rd5618, %rd5483;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3862,%dummy}, %rd5593;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3863}, %rd5593;
	}
	shf.r.wrap.b32 	%r3864, %r3863, %r3862, 28;
	shf.r.wrap.b32 	%r3865, %r3862, %r3863, 28;
	mov.b64 	%rd5619, {%r3865, %r3864};
	shf.l.wrap.b32 	%r3866, %r3862, %r3863, 30;
	shf.l.wrap.b32 	%r3867, %r3863, %r3862, 30;
	mov.b64 	%rd5620, {%r3867, %r3866};
	xor.b64  	%rd5621, %rd5619, %rd5620;
	shf.l.wrap.b32 	%r3868, %r3862, %r3863, 25;
	shf.l.wrap.b32 	%r3869, %r3863, %r3862, 25;
	mov.b64 	%rd5622, {%r3869, %r3868};
	xor.b64  	%rd5623, %rd5621, %rd5622;
	and.b64  	%rd5624, %rd5593, %rd5557;
	or.b64  	%rd5625, %rd5593, %rd5557;
	and.b64  	%rd5626, %rd5625, %rd5520;
	or.b64  	%rd5627, %rd5626, %rd5624;
	add.s64 	%rd5628, %rd5627, %rd5623;
	add.s64 	%rd5629, %rd5628, %rd5618;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3870,%dummy}, %rd5570;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3871}, %rd5570;
	}
	shf.r.wrap.b32 	%r3872, %r3871, %r3870, 19;
	shf.r.wrap.b32 	%r3873, %r3870, %r3871, 19;
	mov.b64 	%rd5630, {%r3873, %r3872};
	shf.l.wrap.b32 	%r3874, %r3870, %r3871, 3;
	shf.l.wrap.b32 	%r3875, %r3871, %r3870, 3;
	mov.b64 	%rd5631, {%r3875, %r3874};
	xor.b64  	%rd5632, %rd5630, %rd5631;
	shr.u64 	%rd5633, %rd5570, 6;
	xor.b64  	%rd5634, %rd5632, %rd5633;
	shf.r.wrap.b32 	%r3876, %r3533, %r3532, 1;
	shf.r.wrap.b32 	%r3877, %r3532, %r3533, 1;
	mov.b64 	%rd5635, {%r3877, %r3876};
	shf.r.wrap.b32 	%r3878, %r3533, %r3532, 8;
	shf.r.wrap.b32 	%r3879, %r3532, %r3533, 8;
	mov.b64 	%rd5636, {%r3879, %r3878};
	xor.b64  	%rd5637, %rd5635, %rd5636;
	shr.u64 	%rd5638, %rd5089, 7;
	xor.b64  	%rd5639, %rd5637, %rd5638;
	add.s64 	%rd5640, %rd5634, %rd5052;
	add.s64 	%rd5641, %rd5640, %rd5385;
	add.s64 	%rd5642, %rd5641, %rd5639;
	add.s64 	%rd5643, %rd5642, %rd5509;
	xor.b64  	%rd5644, %rd33, %rd5546;
	and.b64  	%rd5645, %rd34, %rd5644;
	xor.b64  	%rd5646, %rd5645, %rd5546;
	add.s64 	%rd5647, %rd5643, %rd5646;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3880,%dummy}, %rd34;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3881}, %rd34;
	}
	shf.r.wrap.b32 	%r3882, %r3881, %r3880, 14;
	shf.r.wrap.b32 	%r3883, %r3880, %r3881, 14;
	mov.b64 	%rd5648, {%r3883, %r3882};
	shf.r.wrap.b32 	%r3884, %r3881, %r3880, 18;
	shf.r.wrap.b32 	%r3885, %r3880, %r3881, 18;
	mov.b64 	%rd5649, {%r3885, %r3884};
	xor.b64  	%rd5650, %rd5648, %rd5649;
	shf.l.wrap.b32 	%r3886, %r3880, %r3881, 23;
	shf.l.wrap.b32 	%r3887, %r3881, %r3880, 23;
	mov.b64 	%rd5651, {%r3887, %r3886};
	xor.b64  	%rd5652, %rd5650, %rd5651;
	add.s64 	%rd5653, %rd5647, %rd5652;
	add.s64 	%rd5654, %rd5653, 6902733635092675308;
	add.s64 	%rd35, %rd5654, %rd5520;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3888,%dummy}, %rd5629;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3889}, %rd5629;
	}
	shf.r.wrap.b32 	%r3890, %r3889, %r3888, 28;
	shf.r.wrap.b32 	%r3891, %r3888, %r3889, 28;
	mov.b64 	%rd5655, {%r3891, %r3890};
	shf.l.wrap.b32 	%r3892, %r3888, %r3889, 30;
	shf.l.wrap.b32 	%r3893, %r3889, %r3888, 30;
	mov.b64 	%rd5656, {%r3893, %r3892};
	xor.b64  	%rd5657, %rd5655, %rd5656;
	shf.l.wrap.b32 	%r3894, %r3888, %r3889, 25;
	shf.l.wrap.b32 	%r3895, %r3889, %r3888, 25;
	mov.b64 	%rd5658, {%r3895, %r3894};
	xor.b64  	%rd5659, %rd5657, %rd5658;
	and.b64  	%rd5660, %rd5629, %rd5593;
	or.b64  	%rd5661, %rd5629, %rd5593;
	and.b64  	%rd5662, %rd5661, %rd5557;
	or.b64  	%rd5663, %rd5662, %rd5660;
	add.s64 	%rd5664, %rd5663, %rd5659;
	add.s64 	%rd5665, %rd5664, %rd5654;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3896,%dummy}, %rd5606;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3897}, %rd5606;
	}
	shf.r.wrap.b32 	%r3898, %r3897, %r3896, 19;
	shf.r.wrap.b32 	%r3899, %r3896, %r3897, 19;
	mov.b64 	%rd5666, {%r3899, %r3898};
	shf.l.wrap.b32 	%r3900, %r3896, %r3897, 3;
	shf.l.wrap.b32 	%r3901, %r3897, %r3896, 3;
	mov.b64 	%rd5667, {%r3901, %r3900};
	xor.b64  	%rd5668, %rd5666, %rd5667;
	shr.u64 	%rd5669, %rd5606, 6;
	xor.b64  	%rd5670, %rd5668, %rd5669;
	shf.r.wrap.b32 	%r3902, %r3559, %r3558, 1;
	shf.r.wrap.b32 	%r3903, %r3558, %r3559, 1;
	mov.b64 	%rd5671, {%r3903, %r3902};
	shf.r.wrap.b32 	%r3904, %r3559, %r3558, 8;
	shf.r.wrap.b32 	%r3905, %r3558, %r3559, 8;
	mov.b64 	%rd5672, {%r3905, %r3904};
	xor.b64  	%rd5673, %rd5671, %rd5672;
	shr.u64 	%rd5674, %rd5126, 7;
	xor.b64  	%rd5675, %rd5673, %rd5674;
	add.s64 	%rd5676, %rd5670, %rd5089;
	add.s64 	%rd5677, %rd5676, %rd5422;
	add.s64 	%rd5678, %rd5677, %rd5675;
	add.s64 	%rd5679, %rd5678, %rd5546;
	xor.b64  	%rd5680, %rd34, %rd33;
	and.b64  	%rd5681, %rd35, %rd5680;
	xor.b64  	%rd5682, %rd5681, %rd33;
	add.s64 	%rd5683, %rd5679, %rd5682;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3906,%dummy}, %rd35;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3907}, %rd35;
	}
	shf.r.wrap.b32 	%r3908, %r3907, %r3906, 14;
	shf.r.wrap.b32 	%r3909, %r3906, %r3907, 14;
	mov.b64 	%rd5684, {%r3909, %r3908};
	shf.r.wrap.b32 	%r3910, %r3907, %r3906, 18;
	shf.r.wrap.b32 	%r3911, %r3906, %r3907, 18;
	mov.b64 	%rd5685, {%r3911, %r3910};
	xor.b64  	%rd5686, %rd5684, %rd5685;
	shf.l.wrap.b32 	%r3912, %r3906, %r3907, 23;
	shf.l.wrap.b32 	%r3913, %r3907, %r3906, 23;
	mov.b64 	%rd5687, {%r3913, %r3912};
	xor.b64  	%rd5688, %rd5686, %rd5687;
	add.s64 	%rd5689, %rd5683, %rd5688;
	add.s64 	%rd5690, %rd5689, 7801388544844847127;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3914,%dummy}, %rd5665;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3915}, %rd5665;
	}
	shf.r.wrap.b32 	%r3916, %r3915, %r3914, 28;
	shf.r.wrap.b32 	%r3917, %r3914, %r3915, 28;
	mov.b64 	%rd5691, {%r3917, %r3916};
	shf.l.wrap.b32 	%r3918, %r3914, %r3915, 30;
	shf.l.wrap.b32 	%r3919, %r3915, %r3914, 30;
	mov.b64 	%rd5692, {%r3919, %r3918};
	xor.b64  	%rd5693, %rd5691, %rd5692;
	shf.l.wrap.b32 	%r3920, %r3914, %r3915, 25;
	shf.l.wrap.b32 	%r3921, %r3915, %r3914, 25;
	mov.b64 	%rd5694, {%r3921, %r3920};
	xor.b64  	%rd5695, %rd5693, %rd5694;
	and.b64  	%rd5696, %rd5665, %rd5629;
	or.b64  	%rd5697, %rd5665, %rd5629;
	and.b64  	%rd5698, %rd5697, %rd5593;
	or.b64  	%rd5699, %rd5698, %rd5696;
	add.s64 	%rd5700, %rd5695, %rd5699;
	add.s64 	%rd5701, %rd5700, %rd5690;
	add.s64 	%rd36, %rd5701, 7640891576956012808;
	add.s64 	%rd37, %rd5665, -4942790177534073029;
	add.s64 	%rd38, %rd5629, 4354685564936845355;
	add.s64 	%rd39, %rd5593, -6534734903238641935;
	add.s64 	%rd5702, %rd5557, %rd5690;
	add.s64 	%rd40, %rd5702, 5840696475078001361;
	add.s64 	%rd41, %rd35, -7276294671716946913;
	add.s64 	%rd42, %rd34, 2270897969802886507;
	mov.u32 	%r7002, 0;
	st.local.v4.u32 	[%rd1], {%r7002, %r7002, %r7002, %r7002};
	st.local.v4.u32 	[%rd1+16], {%r7002, %r7002, %r7002, %r7002};
	st.local.v4.u32 	[%rd1+32], {%r7002, %r7002, %r7002, %r7002};
	st.local.v4.u32 	[%rd1+48], {%r7002, %r7002, %r7002, %r7002};
	st.local.v4.u32 	[%rd1+64], {%r7002, %r7002, %r7002, %r7002};
	st.local.v4.u32 	[%rd1+80], {%r7002, %r7002, %r7002, %r7002};
	st.local.v4.u32 	[%rd1+96], {%r7002, %r7002, %r7002, %r7002};
	st.local.v4.u32 	[%rd1+112], {%r7002, %r7002, %r7002, %r7002};
	add.s32 	%r3923, %r26, 7;
	shr.u32 	%r13, %r3923, 3;
	setp.eq.s32 	%p9, %r13, 0;
	mov.u64 	%rd9989, %rd2948;
	mov.u64 	%rd9990, %rd2948;
	mov.u64 	%rd9991, %rd2948;
	mov.u64 	%rd9992, %rd2948;
	mov.u64 	%rd9993, %rd2948;
	mov.u64 	%rd9994, %rd2948;
	mov.u64 	%rd9995, %rd2948;
	mov.u64 	%rd9996, %rd2948;
	mov.u64 	%rd9997, %rd2948;
	mov.u64 	%rd9998, %rd2948;
	mov.u64 	%rd9999, %rd2948;
	mov.u64 	%rd10000, %rd2948;
	mov.u64 	%rd10001, %rd2948;
	mov.u64 	%rd10002, %rd2948;
	mov.u64 	%rd10003, %rd2948;
	@%p9 bra 	$L__BB1_15;

$L__BB1_13:
	mul.wide.u32 	%rd5703, %r7002, 8;
	add.s64 	%rd5704, %rd149, %rd5703;
	ld.const.u64 	%rd5705, [%rd5704];
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3925, %temp}, %rd5705;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3926}, %rd5705;
	}
	mov.u32 	%r3927, 291;
	mov.u32 	%r3928, 0;
	prmt.b32 	%r3929, %r3925, %r3928, %r3927;
	prmt.b32 	%r3930, %r3926, %r3928, %r3927;
	mov.b64 	%rd5706, {%r3930, %r3929};
	add.s64 	%rd5707, %rd1, %rd5703;
	st.local.u64 	[%rd5707], %rd5706;
	add.s32 	%r7002, %r7002, 1;
	setp.lt.u32 	%p10, %r7002, %r13;
	@%p10 bra 	$L__BB1_13;

	ld.local.v2.u64 	{%rd10003, %rd10002}, [%rd1];
	ld.local.v2.u64 	{%rd10001, %rd10000}, [%rd1+16];
	ld.local.v2.u64 	{%rd9999, %rd9998}, [%rd1+32];
	ld.local.v2.u64 	{%rd9997, %rd9996}, [%rd1+48];
	ld.local.v2.u64 	{%rd9995, %rd9994}, [%rd1+64];
	ld.local.v2.u64 	{%rd9993, %rd9992}, [%rd1+80];
	ld.local.v2.u64 	{%rd9991, %rd9990}, [%rd1+96];
	ld.local.u64 	%rd9989, [%rd1+112];

$L__BB1_15:
	add.s64 	%rd73, %rd33, 6620516959819538809;
	shl.b32 	%r3932, %r26, 3;
	add.s32 	%r3933, %r3932, 1016;
	cvt.u64.u32 	%rd5723, %r3933;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3934,%dummy}, %rd21;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3935}, %rd21;
	}
	shf.r.wrap.b32 	%r3936, %r3935, %r3934, 18;
	shf.r.wrap.b32 	%r3937, %r3934, %r3935, 18;
	mov.b64 	%rd5724, {%r3937, %r3936};
	shf.r.wrap.b32 	%r3938, %r3935, %r3934, 14;
	shf.r.wrap.b32 	%r3939, %r3934, %r3935, 14;
	mov.b64 	%rd5725, {%r3939, %r3938};
	xor.b64  	%rd5726, %rd5725, %rd5724;
	shf.l.wrap.b32 	%r3940, %r3934, %r3935, 23;
	shf.l.wrap.b32 	%r3941, %r3935, %r3934, 23;
	mov.b64 	%rd5727, {%r3941, %r3940};
	xor.b64  	%rd5728, %rd5726, %rd5727;
	xor.b64  	%rd5729, %rd23, %rd22;
	and.b64  	%rd5730, %rd5729, %rd21;
	xor.b64  	%rd5731, %rd5730, %rd23;
	add.s64 	%rd5732, %rd14, %rd5728;
	add.s64 	%rd5733, %rd5732, %rd10003;
	add.s64 	%rd5734, %rd5733, %rd5731;
	add.s64 	%rd5735, %rd5734, -7031530027109396581;
	add.s64 	%rd5736, %rd5735, %rd20;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3942}, %rd17;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3943,%dummy}, %rd17;
	}
	shf.l.wrap.b32 	%r3944, %r3943, %r3942, 30;
	shf.l.wrap.b32 	%r3945, %r3942, %r3943, 30;
	mov.b64 	%rd5737, {%r3945, %r3944};
	shf.r.wrap.b32 	%r3946, %r3942, %r3943, 28;
	shf.r.wrap.b32 	%r3947, %r3943, %r3942, 28;
	mov.b64 	%rd5738, {%r3947, %r3946};
	xor.b64  	%rd5739, %rd5738, %rd5737;
	shf.l.wrap.b32 	%r3948, %r3943, %r3942, 25;
	shf.l.wrap.b32 	%r3949, %r3942, %r3943, 25;
	mov.b64 	%rd5740, {%r3949, %r3948};
	xor.b64  	%rd5741, %rd5739, %rd5740;
	or.b64  	%rd5742, %rd18, %rd17;
	and.b64  	%rd5743, %rd19, %rd5742;
	and.b64  	%rd5744, %rd18, %rd17;
	or.b64  	%rd5745, %rd5743, %rd5744;
	add.s64 	%rd5746, %rd5745, %rd5741;
	add.s64 	%rd5747, %rd5746, %rd5735;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3950,%dummy}, %rd5736;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3951}, %rd5736;
	}
	shf.r.wrap.b32 	%r3952, %r3951, %r3950, 14;
	shf.r.wrap.b32 	%r3953, %r3950, %r3951, 14;
	mov.b64 	%rd5748, {%r3953, %r3952};
	shf.r.wrap.b32 	%r3954, %r3951, %r3950, 18;
	shf.r.wrap.b32 	%r3955, %r3950, %r3951, 18;
	mov.b64 	%rd5749, {%r3955, %r3954};
	xor.b64  	%rd5750, %rd5748, %rd5749;
	shf.l.wrap.b32 	%r3956, %r3950, %r3951, 23;
	shf.l.wrap.b32 	%r3957, %r3951, %r3950, 23;
	mov.b64 	%rd5751, {%r3957, %r3956};
	xor.b64  	%rd5752, %rd5750, %rd5751;
	xor.b64  	%rd5753, %rd22, %rd21;
	and.b64  	%rd5754, %rd5736, %rd5753;
	xor.b64  	%rd5755, %rd5754, %rd22;
	add.s64 	%rd5756, %rd15, %rd10002;
	add.s64 	%rd5757, %rd5756, %rd5755;
	add.s64 	%rd5758, %rd5757, %rd5752;
	add.s64 	%rd5759, %rd5758, -8017781463737883848;
	add.s64 	%rd5760, %rd5759, %rd19;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3958,%dummy}, %rd5747;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3959}, %rd5747;
	}
	shf.r.wrap.b32 	%r3960, %r3959, %r3958, 28;
	shf.r.wrap.b32 	%r3961, %r3958, %r3959, 28;
	mov.b64 	%rd5761, {%r3961, %r3960};
	shf.l.wrap.b32 	%r3962, %r3958, %r3959, 30;
	shf.l.wrap.b32 	%r3963, %r3959, %r3958, 30;
	mov.b64 	%rd5762, {%r3963, %r3962};
	xor.b64  	%rd5763, %rd5761, %rd5762;
	shf.l.wrap.b32 	%r3964, %r3958, %r3959, 25;
	shf.l.wrap.b32 	%r3965, %r3959, %r3958, 25;
	mov.b64 	%rd5764, {%r3965, %r3964};
	xor.b64  	%rd5765, %rd5763, %rd5764;
	and.b64  	%rd5766, %rd5747, %rd17;
	or.b64  	%rd5767, %rd5747, %rd17;
	and.b64  	%rd5768, %rd5767, %rd18;
	or.b64  	%rd5769, %rd5768, %rd5766;
	add.s64 	%rd5770, %rd5769, %rd5765;
	add.s64 	%rd5771, %rd5770, %rd5759;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3966,%dummy}, %rd5760;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3967}, %rd5760;
	}
	shf.r.wrap.b32 	%r3968, %r3967, %r3966, 14;
	shf.r.wrap.b32 	%r3969, %r3966, %r3967, 14;
	mov.b64 	%rd5772, {%r3969, %r3968};
	shf.r.wrap.b32 	%r3970, %r3967, %r3966, 18;
	shf.r.wrap.b32 	%r3971, %r3966, %r3967, 18;
	mov.b64 	%rd5773, {%r3971, %r3970};
	xor.b64  	%rd5774, %rd5772, %rd5773;
	shf.l.wrap.b32 	%r3972, %r3966, %r3967, 23;
	shf.l.wrap.b32 	%r3973, %r3967, %r3966, 23;
	mov.b64 	%rd5775, {%r3973, %r3972};
	xor.b64  	%rd5776, %rd5774, %rd5775;
	xor.b64  	%rd5777, %rd5736, %rd21;
	and.b64  	%rd5778, %rd5760, %rd5777;
	xor.b64  	%rd5779, %rd5778, %rd21;
	add.s64 	%rd5780, %rd16, %rd10001;
	add.s64 	%rd5781, %rd5780, %rd5779;
	add.s64 	%rd5782, %rd5781, %rd5776;
	add.s64 	%rd5783, %rd5782, 5820449915117741902;
	add.s64 	%rd5784, %rd5783, %rd18;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3974,%dummy}, %rd5771;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3975}, %rd5771;
	}
	shf.r.wrap.b32 	%r3976, %r3975, %r3974, 28;
	shf.r.wrap.b32 	%r3977, %r3974, %r3975, 28;
	mov.b64 	%rd5785, {%r3977, %r3976};
	shf.l.wrap.b32 	%r3978, %r3974, %r3975, 30;
	shf.l.wrap.b32 	%r3979, %r3975, %r3974, 30;
	mov.b64 	%rd5786, {%r3979, %r3978};
	xor.b64  	%rd5787, %rd5785, %rd5786;
	shf.l.wrap.b32 	%r3980, %r3974, %r3975, 25;
	shf.l.wrap.b32 	%r3981, %r3975, %r3974, 25;
	mov.b64 	%rd5788, {%r3981, %r3980};
	xor.b64  	%rd5789, %rd5787, %rd5788;
	and.b64  	%rd5790, %rd5771, %rd5747;
	or.b64  	%rd5791, %rd5771, %rd5747;
	and.b64  	%rd5792, %rd5791, %rd17;
	or.b64  	%rd5793, %rd5792, %rd5790;
	add.s64 	%rd5794, %rd5793, %rd5789;
	add.s64 	%rd5795, %rd5794, %rd5783;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3982,%dummy}, %rd5784;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3983}, %rd5784;
	}
	shf.r.wrap.b32 	%r3984, %r3983, %r3982, 14;
	shf.r.wrap.b32 	%r3985, %r3982, %r3983, 14;
	mov.b64 	%rd5796, {%r3985, %r3984};
	shf.r.wrap.b32 	%r3986, %r3983, %r3982, 18;
	shf.r.wrap.b32 	%r3987, %r3982, %r3983, 18;
	mov.b64 	%rd5797, {%r3987, %r3986};
	xor.b64  	%rd5798, %rd5796, %rd5797;
	shf.l.wrap.b32 	%r3988, %r3982, %r3983, 23;
	shf.l.wrap.b32 	%r3989, %r3983, %r3982, 23;
	mov.b64 	%rd5799, {%r3989, %r3988};
	xor.b64  	%rd5800, %rd5798, %rd5799;
	xor.b64  	%rd5801, %rd5760, %rd5736;
	and.b64  	%rd5802, %rd5784, %rd5801;
	xor.b64  	%rd5803, %rd5802, %rd5736;
	add.s64 	%rd5804, %rd21, %rd10000;
	add.s64 	%rd5805, %rd5804, %rd5803;
	add.s64 	%rd5806, %rd5805, %rd5800;
	add.s64 	%rd5807, %rd5806, -1606136188198331460;
	add.s64 	%rd5808, %rd5807, %rd17;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3990,%dummy}, %rd5795;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3991}, %rd5795;
	}
	shf.r.wrap.b32 	%r3992, %r3991, %r3990, 28;
	shf.r.wrap.b32 	%r3993, %r3990, %r3991, 28;
	mov.b64 	%rd5809, {%r3993, %r3992};
	shf.l.wrap.b32 	%r3994, %r3990, %r3991, 30;
	shf.l.wrap.b32 	%r3995, %r3991, %r3990, 30;
	mov.b64 	%rd5810, {%r3995, %r3994};
	xor.b64  	%rd5811, %rd5809, %rd5810;
	shf.l.wrap.b32 	%r3996, %r3990, %r3991, 25;
	shf.l.wrap.b32 	%r3997, %r3991, %r3990, 25;
	mov.b64 	%rd5812, {%r3997, %r3996};
	xor.b64  	%rd5813, %rd5811, %rd5812;
	and.b64  	%rd5814, %rd5795, %rd5771;
	or.b64  	%rd5815, %rd5795, %rd5771;
	and.b64  	%rd5816, %rd5815, %rd5747;
	or.b64  	%rd5817, %rd5816, %rd5814;
	add.s64 	%rd5818, %rd5817, %rd5813;
	add.s64 	%rd5819, %rd5818, %rd5807;
	add.s64 	%rd5820, %rd9999, %rd5736;
	xor.b64  	%rd5821, %rd5784, %rd5760;
	and.b64  	%rd5822, %rd5808, %rd5821;
	xor.b64  	%rd5823, %rd5822, %rd5760;
	add.s64 	%rd5824, %rd5820, %rd5823;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3998,%dummy}, %rd5808;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3999}, %rd5808;
	}
	shf.r.wrap.b32 	%r4000, %r3999, %r3998, 14;
	shf.r.wrap.b32 	%r4001, %r3998, %r3999, 14;
	mov.b64 	%rd5825, {%r4001, %r4000};
	shf.r.wrap.b32 	%r4002, %r3999, %r3998, 18;
	shf.r.wrap.b32 	%r4003, %r3998, %r3999, 18;
	mov.b64 	%rd5826, {%r4003, %r4002};
	xor.b64  	%rd5827, %rd5825, %rd5826;
	shf.l.wrap.b32 	%r4004, %r3998, %r3999, 23;
	shf.l.wrap.b32 	%r4005, %r3999, %r3998, 23;
	mov.b64 	%rd5828, {%r4005, %r4004};
	xor.b64  	%rd5829, %rd5827, %rd5828;
	add.s64 	%rd5830, %rd5824, %rd5829;
	add.s64 	%rd5831, %rd5830, 4131703408338449720;
	add.s64 	%rd5832, %rd5831, %rd5747;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4006,%dummy}, %rd5819;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4007}, %rd5819;
	}
	shf.r.wrap.b32 	%r4008, %r4007, %r4006, 28;
	shf.r.wrap.b32 	%r4009, %r4006, %r4007, 28;
	mov.b64 	%rd5833, {%r4009, %r4008};
	shf.l.wrap.b32 	%r4010, %r4006, %r4007, 30;
	shf.l.wrap.b32 	%r4011, %r4007, %r4006, 30;
	mov.b64 	%rd5834, {%r4011, %r4010};
	xor.b64  	%rd5835, %rd5833, %rd5834;
	shf.l.wrap.b32 	%r4012, %r4006, %r4007, 25;
	shf.l.wrap.b32 	%r4013, %r4007, %r4006, 25;
	mov.b64 	%rd5836, {%r4013, %r4012};
	xor.b64  	%rd5837, %rd5835, %rd5836;
	and.b64  	%rd5838, %rd5819, %rd5795;
	or.b64  	%rd5839, %rd5819, %rd5795;
	and.b64  	%rd5840, %rd5839, %rd5771;
	or.b64  	%rd5841, %rd5840, %rd5838;
	add.s64 	%rd5842, %rd5841, %rd5837;
	add.s64 	%rd5843, %rd5842, %rd5831;
	add.s64 	%rd5844, %rd9998, %rd5760;
	xor.b64  	%rd5845, %rd5808, %rd5784;
	and.b64  	%rd5846, %rd5832, %rd5845;
	xor.b64  	%rd5847, %rd5846, %rd5784;
	add.s64 	%rd5848, %rd5844, %rd5847;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4014,%dummy}, %rd5832;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4015}, %rd5832;
	}
	shf.r.wrap.b32 	%r4016, %r4015, %r4014, 14;
	shf.r.wrap.b32 	%r4017, %r4014, %r4015, 14;
	mov.b64 	%rd5849, {%r4017, %r4016};
	shf.r.wrap.b32 	%r4018, %r4015, %r4014, 18;
	shf.r.wrap.b32 	%r4019, %r4014, %r4015, 18;
	mov.b64 	%rd5850, {%r4019, %r4018};
	xor.b64  	%rd5851, %rd5849, %rd5850;
	shf.l.wrap.b32 	%r4020, %r4014, %r4015, 23;
	shf.l.wrap.b32 	%r4021, %r4015, %r4014, 23;
	mov.b64 	%rd5852, {%r4021, %r4020};
	xor.b64  	%rd5853, %rd5851, %rd5852;
	add.s64 	%rd5854, %rd5848, %rd5853;
	add.s64 	%rd5855, %rd5854, 6480981068601479193;
	add.s64 	%rd5856, %rd5855, %rd5771;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4022,%dummy}, %rd5843;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4023}, %rd5843;
	}
	shf.r.wrap.b32 	%r4024, %r4023, %r4022, 28;
	shf.r.wrap.b32 	%r4025, %r4022, %r4023, 28;
	mov.b64 	%rd5857, {%r4025, %r4024};
	shf.l.wrap.b32 	%r4026, %r4022, %r4023, 30;
	shf.l.wrap.b32 	%r4027, %r4023, %r4022, 30;
	mov.b64 	%rd5858, {%r4027, %r4026};
	xor.b64  	%rd5859, %rd5857, %rd5858;
	shf.l.wrap.b32 	%r4028, %r4022, %r4023, 25;
	shf.l.wrap.b32 	%r4029, %r4023, %r4022, 25;
	mov.b64 	%rd5860, {%r4029, %r4028};
	xor.b64  	%rd5861, %rd5859, %rd5860;
	and.b64  	%rd5862, %rd5843, %rd5819;
	or.b64  	%rd5863, %rd5843, %rd5819;
	and.b64  	%rd5864, %rd5863, %rd5795;
	or.b64  	%rd5865, %rd5864, %rd5862;
	add.s64 	%rd5866, %rd5865, %rd5861;
	add.s64 	%rd5867, %rd5866, %rd5855;
	add.s64 	%rd5868, %rd9997, %rd5784;
	xor.b64  	%rd5869, %rd5832, %rd5808;
	and.b64  	%rd5870, %rd5856, %rd5869;
	xor.b64  	%rd5871, %rd5870, %rd5808;
	add.s64 	%rd5872, %rd5868, %rd5871;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4030,%dummy}, %rd5856;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4031}, %rd5856;
	}
	shf.r.wrap.b32 	%r4032, %r4031, %r4030, 14;
	shf.r.wrap.b32 	%r4033, %r4030, %r4031, 14;
	mov.b64 	%rd5873, {%r4033, %r4032};
	shf.r.wrap.b32 	%r4034, %r4031, %r4030, 18;
	shf.r.wrap.b32 	%r4035, %r4030, %r4031, 18;
	mov.b64 	%rd5874, {%r4035, %r4034};
	xor.b64  	%rd5875, %rd5873, %rd5874;
	shf.l.wrap.b32 	%r4036, %r4030, %r4031, 23;
	shf.l.wrap.b32 	%r4037, %r4031, %r4030, 23;
	mov.b64 	%rd5876, {%r4037, %r4036};
	xor.b64  	%rd5877, %rd5875, %rd5876;
	add.s64 	%rd5878, %rd5872, %rd5877;
	add.s64 	%rd5879, %rd5878, -7908458776815382629;
	add.s64 	%rd5880, %rd5879, %rd5795;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4038,%dummy}, %rd5867;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4039}, %rd5867;
	}
	shf.r.wrap.b32 	%r4040, %r4039, %r4038, 28;
	shf.r.wrap.b32 	%r4041, %r4038, %r4039, 28;
	mov.b64 	%rd5881, {%r4041, %r4040};
	shf.l.wrap.b32 	%r4042, %r4038, %r4039, 30;
	shf.l.wrap.b32 	%r4043, %r4039, %r4038, 30;
	mov.b64 	%rd5882, {%r4043, %r4042};
	xor.b64  	%rd5883, %rd5881, %rd5882;
	shf.l.wrap.b32 	%r4044, %r4038, %r4039, 25;
	shf.l.wrap.b32 	%r4045, %r4039, %r4038, 25;
	mov.b64 	%rd5884, {%r4045, %r4044};
	xor.b64  	%rd5885, %rd5883, %rd5884;
	and.b64  	%rd5886, %rd5867, %rd5843;
	or.b64  	%rd5887, %rd5867, %rd5843;
	and.b64  	%rd5888, %rd5887, %rd5819;
	or.b64  	%rd5889, %rd5888, %rd5886;
	add.s64 	%rd5890, %rd5889, %rd5885;
	add.s64 	%rd5891, %rd5890, %rd5879;
	add.s64 	%rd5892, %rd9996, %rd5808;
	xor.b64  	%rd5893, %rd5856, %rd5832;
	and.b64  	%rd5894, %rd5880, %rd5893;
	xor.b64  	%rd5895, %rd5894, %rd5832;
	add.s64 	%rd5896, %rd5892, %rd5895;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4046,%dummy}, %rd5880;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4047}, %rd5880;
	}
	shf.r.wrap.b32 	%r4048, %r4047, %r4046, 14;
	shf.r.wrap.b32 	%r4049, %r4046, %r4047, 14;
	mov.b64 	%rd5897, {%r4049, %r4048};
	shf.r.wrap.b32 	%r4050, %r4047, %r4046, 18;
	shf.r.wrap.b32 	%r4051, %r4046, %r4047, 18;
	mov.b64 	%rd5898, {%r4051, %r4050};
	xor.b64  	%rd5899, %rd5897, %rd5898;
	shf.l.wrap.b32 	%r4052, %r4046, %r4047, 23;
	shf.l.wrap.b32 	%r4053, %r4047, %r4046, 23;
	mov.b64 	%rd5900, {%r4053, %r4052};
	xor.b64  	%rd5901, %rd5899, %rd5900;
	add.s64 	%rd5902, %rd5896, %rd5901;
	add.s64 	%rd5903, %rd5902, -6116909921290321640;
	add.s64 	%rd5904, %rd5903, %rd5819;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4054,%dummy}, %rd5891;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4055}, %rd5891;
	}
	shf.r.wrap.b32 	%r4056, %r4055, %r4054, 28;
	shf.r.wrap.b32 	%r4057, %r4054, %r4055, 28;
	mov.b64 	%rd5905, {%r4057, %r4056};
	shf.l.wrap.b32 	%r4058, %r4054, %r4055, 30;
	shf.l.wrap.b32 	%r4059, %r4055, %r4054, 30;
	mov.b64 	%rd5906, {%r4059, %r4058};
	xor.b64  	%rd5907, %rd5905, %rd5906;
	shf.l.wrap.b32 	%r4060, %r4054, %r4055, 25;
	shf.l.wrap.b32 	%r4061, %r4055, %r4054, 25;
	mov.b64 	%rd5908, {%r4061, %r4060};
	xor.b64  	%rd5909, %rd5907, %rd5908;
	and.b64  	%rd5910, %rd5891, %rd5867;
	or.b64  	%rd5911, %rd5891, %rd5867;
	and.b64  	%rd5912, %rd5911, %rd5843;
	or.b64  	%rd5913, %rd5912, %rd5910;
	add.s64 	%rd5914, %rd5913, %rd5909;
	add.s64 	%rd5915, %rd5914, %rd5903;
	add.s64 	%rd5916, %rd9995, %rd5832;
	xor.b64  	%rd5917, %rd5880, %rd5856;
	and.b64  	%rd5918, %rd5904, %rd5917;
	xor.b64  	%rd5919, %rd5918, %rd5856;
	add.s64 	%rd5920, %rd5916, %rd5919;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4062,%dummy}, %rd5904;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4063}, %rd5904;
	}
	shf.r.wrap.b32 	%r4064, %r4063, %r4062, 14;
	shf.r.wrap.b32 	%r4065, %r4062, %r4063, 14;
	mov.b64 	%rd5921, {%r4065, %r4064};
	shf.r.wrap.b32 	%r4066, %r4063, %r4062, 18;
	shf.r.wrap.b32 	%r4067, %r4062, %r4063, 18;
	mov.b64 	%rd5922, {%r4067, %r4066};
	xor.b64  	%rd5923, %rd5921, %rd5922;
	shf.l.wrap.b32 	%r4068, %r4062, %r4063, 23;
	shf.l.wrap.b32 	%r4069, %r4063, %r4062, 23;
	mov.b64 	%rd5924, {%r4069, %r4068};
	xor.b64  	%rd5925, %rd5923, %rd5924;
	add.s64 	%rd5926, %rd5920, %rd5925;
	add.s64 	%rd5927, %rd5926, -2880145864133508542;
	add.s64 	%rd5928, %rd5927, %rd5843;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4070,%dummy}, %rd5915;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4071}, %rd5915;
	}
	shf.r.wrap.b32 	%r4072, %r4071, %r4070, 28;
	shf.r.wrap.b32 	%r4073, %r4070, %r4071, 28;
	mov.b64 	%rd5929, {%r4073, %r4072};
	shf.l.wrap.b32 	%r4074, %r4070, %r4071, 30;
	shf.l.wrap.b32 	%r4075, %r4071, %r4070, 30;
	mov.b64 	%rd5930, {%r4075, %r4074};
	xor.b64  	%rd5931, %rd5929, %rd5930;
	shf.l.wrap.b32 	%r4076, %r4070, %r4071, 25;
	shf.l.wrap.b32 	%r4077, %r4071, %r4070, 25;
	mov.b64 	%rd5932, {%r4077, %r4076};
	xor.b64  	%rd5933, %rd5931, %rd5932;
	and.b64  	%rd5934, %rd5915, %rd5891;
	or.b64  	%rd5935, %rd5915, %rd5891;
	and.b64  	%rd5936, %rd5935, %rd5867;
	or.b64  	%rd5937, %rd5936, %rd5934;
	add.s64 	%rd5938, %rd5937, %rd5933;
	add.s64 	%rd5939, %rd5938, %rd5927;
	add.s64 	%rd5940, %rd9994, %rd5856;
	xor.b64  	%rd5941, %rd5904, %rd5880;
	and.b64  	%rd5942, %rd5928, %rd5941;
	xor.b64  	%rd5943, %rd5942, %rd5880;
	add.s64 	%rd5944, %rd5940, %rd5943;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4078,%dummy}, %rd5928;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4079}, %rd5928;
	}
	shf.r.wrap.b32 	%r4080, %r4079, %r4078, 14;
	shf.r.wrap.b32 	%r4081, %r4078, %r4079, 14;
	mov.b64 	%rd5945, {%r4081, %r4080};
	shf.r.wrap.b32 	%r4082, %r4079, %r4078, 18;
	shf.r.wrap.b32 	%r4083, %r4078, %r4079, 18;
	mov.b64 	%rd5946, {%r4083, %r4082};
	xor.b64  	%rd5947, %rd5945, %rd5946;
	shf.l.wrap.b32 	%r4084, %r4078, %r4079, 23;
	shf.l.wrap.b32 	%r4085, %r4079, %r4078, 23;
	mov.b64 	%rd5948, {%r4085, %r4084};
	xor.b64  	%rd5949, %rd5947, %rd5948;
	add.s64 	%rd5950, %rd5944, %rd5949;
	add.s64 	%rd5951, %rd5950, 1334009975649890238;
	add.s64 	%rd5952, %rd5951, %rd5867;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4086,%dummy}, %rd5939;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4087}, %rd5939;
	}
	shf.r.wrap.b32 	%r4088, %r4087, %r4086, 28;
	shf.r.wrap.b32 	%r4089, %r4086, %r4087, 28;
	mov.b64 	%rd5953, {%r4089, %r4088};
	shf.l.wrap.b32 	%r4090, %r4086, %r4087, 30;
	shf.l.wrap.b32 	%r4091, %r4087, %r4086, 30;
	mov.b64 	%rd5954, {%r4091, %r4090};
	xor.b64  	%rd5955, %rd5953, %rd5954;
	shf.l.wrap.b32 	%r4092, %r4086, %r4087, 25;
	shf.l.wrap.b32 	%r4093, %r4087, %r4086, 25;
	mov.b64 	%rd5956, {%r4093, %r4092};
	xor.b64  	%rd5957, %rd5955, %rd5956;
	and.b64  	%rd5958, %rd5939, %rd5915;
	or.b64  	%rd5959, %rd5939, %rd5915;
	and.b64  	%rd5960, %rd5959, %rd5891;
	or.b64  	%rd5961, %rd5960, %rd5958;
	add.s64 	%rd5962, %rd5961, %rd5957;
	add.s64 	%rd5963, %rd5962, %rd5951;
	add.s64 	%rd5964, %rd9993, %rd5880;
	xor.b64  	%rd5965, %rd5928, %rd5904;
	and.b64  	%rd5966, %rd5952, %rd5965;
	xor.b64  	%rd5967, %rd5966, %rd5904;
	add.s64 	%rd5968, %rd5964, %rd5967;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4094,%dummy}, %rd5952;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4095}, %rd5952;
	}
	shf.r.wrap.b32 	%r4096, %r4095, %r4094, 14;
	shf.r.wrap.b32 	%r4097, %r4094, %r4095, 14;
	mov.b64 	%rd5969, {%r4097, %r4096};
	shf.r.wrap.b32 	%r4098, %r4095, %r4094, 18;
	shf.r.wrap.b32 	%r4099, %r4094, %r4095, 18;
	mov.b64 	%rd5970, {%r4099, %r4098};
	xor.b64  	%rd5971, %rd5969, %rd5970;
	shf.l.wrap.b32 	%r4100, %r4094, %r4095, 23;
	shf.l.wrap.b32 	%r4101, %r4095, %r4094, 23;
	mov.b64 	%rd5972, {%r4101, %r4100};
	xor.b64  	%rd5973, %rd5971, %rd5972;
	add.s64 	%rd5974, %rd5968, %rd5973;
	add.s64 	%rd5975, %rd5974, 2608012711638119052;
	add.s64 	%rd5976, %rd5975, %rd5891;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4102,%dummy}, %rd5963;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4103}, %rd5963;
	}
	shf.r.wrap.b32 	%r4104, %r4103, %r4102, 28;
	shf.r.wrap.b32 	%r4105, %r4102, %r4103, 28;
	mov.b64 	%rd5977, {%r4105, %r4104};
	shf.l.wrap.b32 	%r4106, %r4102, %r4103, 30;
	shf.l.wrap.b32 	%r4107, %r4103, %r4102, 30;
	mov.b64 	%rd5978, {%r4107, %r4106};
	xor.b64  	%rd5979, %rd5977, %rd5978;
	shf.l.wrap.b32 	%r4108, %r4102, %r4103, 25;
	shf.l.wrap.b32 	%r4109, %r4103, %r4102, 25;
	mov.b64 	%rd5980, {%r4109, %r4108};
	xor.b64  	%rd5981, %rd5979, %rd5980;
	and.b64  	%rd5982, %rd5963, %rd5939;
	or.b64  	%rd5983, %rd5963, %rd5939;
	and.b64  	%rd5984, %rd5983, %rd5915;
	or.b64  	%rd5985, %rd5984, %rd5982;
	add.s64 	%rd5986, %rd5985, %rd5981;
	add.s64 	%rd5987, %rd5986, %rd5975;
	add.s64 	%rd5988, %rd9992, %rd5904;
	xor.b64  	%rd5989, %rd5952, %rd5928;
	and.b64  	%rd5990, %rd5976, %rd5989;
	xor.b64  	%rd5991, %rd5990, %rd5928;
	add.s64 	%rd5992, %rd5988, %rd5991;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4110,%dummy}, %rd5976;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4111}, %rd5976;
	}
	shf.r.wrap.b32 	%r4112, %r4111, %r4110, 14;
	shf.r.wrap.b32 	%r4113, %r4110, %r4111, 14;
	mov.b64 	%rd5993, {%r4113, %r4112};
	shf.r.wrap.b32 	%r4114, %r4111, %r4110, 18;
	shf.r.wrap.b32 	%r4115, %r4110, %r4111, 18;
	mov.b64 	%rd5994, {%r4115, %r4114};
	xor.b64  	%rd5995, %rd5993, %rd5994;
	shf.l.wrap.b32 	%r4116, %r4110, %r4111, 23;
	shf.l.wrap.b32 	%r4117, %r4111, %r4110, 23;
	mov.b64 	%rd5996, {%r4117, %r4116};
	xor.b64  	%rd5997, %rd5995, %rd5996;
	add.s64 	%rd5998, %rd5992, %rd5997;
	add.s64 	%rd5999, %rd5998, 6128411473006802146;
	add.s64 	%rd6000, %rd5999, %rd5915;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4118,%dummy}, %rd5987;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4119}, %rd5987;
	}
	shf.r.wrap.b32 	%r4120, %r4119, %r4118, 28;
	shf.r.wrap.b32 	%r4121, %r4118, %r4119, 28;
	mov.b64 	%rd6001, {%r4121, %r4120};
	shf.l.wrap.b32 	%r4122, %r4118, %r4119, 30;
	shf.l.wrap.b32 	%r4123, %r4119, %r4118, 30;
	mov.b64 	%rd6002, {%r4123, %r4122};
	xor.b64  	%rd6003, %rd6001, %rd6002;
	shf.l.wrap.b32 	%r4124, %r4118, %r4119, 25;
	shf.l.wrap.b32 	%r4125, %r4119, %r4118, 25;
	mov.b64 	%rd6004, {%r4125, %r4124};
	xor.b64  	%rd6005, %rd6003, %rd6004;
	and.b64  	%rd6006, %rd5987, %rd5963;
	or.b64  	%rd6007, %rd5987, %rd5963;
	and.b64  	%rd6008, %rd6007, %rd5939;
	or.b64  	%rd6009, %rd6008, %rd6006;
	add.s64 	%rd6010, %rd6009, %rd6005;
	add.s64 	%rd6011, %rd6010, %rd5999;
	add.s64 	%rd6012, %rd9991, %rd5928;
	xor.b64  	%rd6013, %rd5976, %rd5952;
	and.b64  	%rd6014, %rd6000, %rd6013;
	xor.b64  	%rd6015, %rd6014, %rd5952;
	add.s64 	%rd6016, %rd6012, %rd6015;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4126,%dummy}, %rd6000;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4127}, %rd6000;
	}
	shf.r.wrap.b32 	%r4128, %r4127, %r4126, 14;
	shf.r.wrap.b32 	%r4129, %r4126, %r4127, 14;
	mov.b64 	%rd6017, {%r4129, %r4128};
	shf.r.wrap.b32 	%r4130, %r4127, %r4126, 18;
	shf.r.wrap.b32 	%r4131, %r4126, %r4127, 18;
	mov.b64 	%rd6018, {%r4131, %r4130};
	xor.b64  	%rd6019, %rd6017, %rd6018;
	shf.l.wrap.b32 	%r4132, %r4126, %r4127, 23;
	shf.l.wrap.b32 	%r4133, %r4127, %r4126, 23;
	mov.b64 	%rd6020, {%r4133, %r4132};
	xor.b64  	%rd6021, %rd6019, %rd6020;
	add.s64 	%rd6022, %rd6016, %rd6021;
	add.s64 	%rd6023, %rd6022, 8268148722764581231;
	add.s64 	%rd6024, %rd6023, %rd5939;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4134,%dummy}, %rd6011;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4135}, %rd6011;
	}
	shf.r.wrap.b32 	%r4136, %r4135, %r4134, 28;
	shf.r.wrap.b32 	%r4137, %r4134, %r4135, 28;
	mov.b64 	%rd6025, {%r4137, %r4136};
	shf.l.wrap.b32 	%r4138, %r4134, %r4135, 30;
	shf.l.wrap.b32 	%r4139, %r4135, %r4134, 30;
	mov.b64 	%rd6026, {%r4139, %r4138};
	xor.b64  	%rd6027, %rd6025, %rd6026;
	shf.l.wrap.b32 	%r4140, %r4134, %r4135, 25;
	shf.l.wrap.b32 	%r4141, %r4135, %r4134, 25;
	mov.b64 	%rd6028, {%r4141, %r4140};
	xor.b64  	%rd6029, %rd6027, %rd6028;
	and.b64  	%rd6030, %rd6011, %rd5987;
	or.b64  	%rd6031, %rd6011, %rd5987;
	and.b64  	%rd6032, %rd6031, %rd5963;
	or.b64  	%rd6033, %rd6032, %rd6030;
	add.s64 	%rd6034, %rd6033, %rd6029;
	add.s64 	%rd6035, %rd6034, %rd6023;
	add.s64 	%rd6036, %rd9990, %rd5952;
	xor.b64  	%rd6037, %rd6000, %rd5976;
	and.b64  	%rd6038, %rd6024, %rd6037;
	xor.b64  	%rd6039, %rd6038, %rd5976;
	add.s64 	%rd6040, %rd6036, %rd6039;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4142,%dummy}, %rd6024;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4143}, %rd6024;
	}
	shf.r.wrap.b32 	%r4144, %r4143, %r4142, 14;
	shf.r.wrap.b32 	%r4145, %r4142, %r4143, 14;
	mov.b64 	%rd6041, {%r4145, %r4144};
	shf.r.wrap.b32 	%r4146, %r4143, %r4142, 18;
	shf.r.wrap.b32 	%r4147, %r4142, %r4143, 18;
	mov.b64 	%rd6042, {%r4147, %r4146};
	xor.b64  	%rd6043, %rd6041, %rd6042;
	shf.l.wrap.b32 	%r4148, %r4142, %r4143, 23;
	shf.l.wrap.b32 	%r4149, %r4143, %r4142, 23;
	mov.b64 	%rd6044, {%r4149, %r4148};
	xor.b64  	%rd6045, %rd6043, %rd6044;
	add.s64 	%rd6046, %rd6040, %rd6045;
	add.s64 	%rd6047, %rd6046, -9160688886553864527;
	add.s64 	%rd6048, %rd6047, %rd5963;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4150,%dummy}, %rd6035;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4151}, %rd6035;
	}
	shf.r.wrap.b32 	%r4152, %r4151, %r4150, 28;
	shf.r.wrap.b32 	%r4153, %r4150, %r4151, 28;
	mov.b64 	%rd6049, {%r4153, %r4152};
	shf.l.wrap.b32 	%r4154, %r4150, %r4151, 30;
	shf.l.wrap.b32 	%r4155, %r4151, %r4150, 30;
	mov.b64 	%rd6050, {%r4155, %r4154};
	xor.b64  	%rd6051, %rd6049, %rd6050;
	shf.l.wrap.b32 	%r4156, %r4150, %r4151, 25;
	shf.l.wrap.b32 	%r4157, %r4151, %r4150, 25;
	mov.b64 	%rd6052, {%r4157, %r4156};
	xor.b64  	%rd6053, %rd6051, %rd6052;
	and.b64  	%rd6054, %rd6035, %rd6011;
	or.b64  	%rd6055, %rd6035, %rd6011;
	and.b64  	%rd6056, %rd6055, %rd5987;
	or.b64  	%rd6057, %rd6056, %rd6054;
	add.s64 	%rd6058, %rd6057, %rd6053;
	add.s64 	%rd6059, %rd6058, %rd6047;
	add.s64 	%rd6060, %rd9989, %rd5976;
	xor.b64  	%rd6061, %rd6024, %rd6000;
	and.b64  	%rd6062, %rd6048, %rd6061;
	xor.b64  	%rd6063, %rd6062, %rd6000;
	add.s64 	%rd6064, %rd6060, %rd6063;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4158,%dummy}, %rd6048;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4159}, %rd6048;
	}
	shf.r.wrap.b32 	%r4160, %r4159, %r4158, 14;
	shf.r.wrap.b32 	%r4161, %r4158, %r4159, 14;
	mov.b64 	%rd6065, {%r4161, %r4160};
	shf.r.wrap.b32 	%r4162, %r4159, %r4158, 18;
	shf.r.wrap.b32 	%r4163, %r4158, %r4159, 18;
	mov.b64 	%rd6066, {%r4163, %r4162};
	xor.b64  	%rd6067, %rd6065, %rd6066;
	shf.l.wrap.b32 	%r4164, %r4158, %r4159, 23;
	shf.l.wrap.b32 	%r4165, %r4159, %r4158, 23;
	mov.b64 	%rd6068, {%r4165, %r4164};
	xor.b64  	%rd6069, %rd6067, %rd6068;
	add.s64 	%rd6070, %rd6064, %rd6069;
	add.s64 	%rd6071, %rd6070, -7215885187991268811;
	add.s64 	%rd6072, %rd6071, %rd5987;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4166,%dummy}, %rd6059;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4167}, %rd6059;
	}
	shf.r.wrap.b32 	%r4168, %r4167, %r4166, 28;
	shf.r.wrap.b32 	%r4169, %r4166, %r4167, 28;
	mov.b64 	%rd6073, {%r4169, %r4168};
	shf.l.wrap.b32 	%r4170, %r4166, %r4167, 30;
	shf.l.wrap.b32 	%r4171, %r4167, %r4166, 30;
	mov.b64 	%rd6074, {%r4171, %r4170};
	xor.b64  	%rd6075, %rd6073, %rd6074;
	shf.l.wrap.b32 	%r4172, %r4166, %r4167, 25;
	shf.l.wrap.b32 	%r4173, %r4167, %r4166, 25;
	mov.b64 	%rd6076, {%r4173, %r4172};
	xor.b64  	%rd6077, %rd6075, %rd6076;
	and.b64  	%rd6078, %rd6059, %rd6035;
	or.b64  	%rd6079, %rd6059, %rd6035;
	and.b64  	%rd6080, %rd6079, %rd6011;
	or.b64  	%rd6081, %rd6080, %rd6078;
	add.s64 	%rd6082, %rd6081, %rd6077;
	add.s64 	%rd6083, %rd6082, %rd6071;
	add.s64 	%rd6084, %rd5723, %rd6000;
	xor.b64  	%rd6085, %rd6048, %rd6024;
	and.b64  	%rd6086, %rd6072, %rd6085;
	xor.b64  	%rd6087, %rd6086, %rd6024;
	add.s64 	%rd6088, %rd6084, %rd6087;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4174,%dummy}, %rd6072;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4175}, %rd6072;
	}
	shf.r.wrap.b32 	%r4176, %r4175, %r4174, 14;
	shf.r.wrap.b32 	%r4177, %r4174, %r4175, 14;
	mov.b64 	%rd6089, {%r4177, %r4176};
	shf.r.wrap.b32 	%r4178, %r4175, %r4174, 18;
	shf.r.wrap.b32 	%r4179, %r4174, %r4175, 18;
	mov.b64 	%rd6090, {%r4179, %r4178};
	xor.b64  	%rd6091, %rd6089, %rd6090;
	shf.l.wrap.b32 	%r4180, %r4174, %r4175, 23;
	shf.l.wrap.b32 	%r4181, %r4175, %r4174, 23;
	mov.b64 	%rd6092, {%r4181, %r4180};
	xor.b64  	%rd6093, %rd6091, %rd6092;
	add.s64 	%rd6094, %rd6088, %rd6093;
	add.s64 	%rd6095, %rd6094, -4495734319001033068;
	add.s64 	%rd6096, %rd6095, %rd6011;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4182,%dummy}, %rd6083;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4183}, %rd6083;
	}
	shf.r.wrap.b32 	%r4184, %r4183, %r4182, 28;
	shf.r.wrap.b32 	%r4185, %r4182, %r4183, 28;
	mov.b64 	%rd6097, {%r4185, %r4184};
	shf.l.wrap.b32 	%r4186, %r4182, %r4183, 30;
	shf.l.wrap.b32 	%r4187, %r4183, %r4182, 30;
	mov.b64 	%rd6098, {%r4187, %r4186};
	xor.b64  	%rd6099, %rd6097, %rd6098;
	shf.l.wrap.b32 	%r4188, %r4182, %r4183, 25;
	shf.l.wrap.b32 	%r4189, %r4183, %r4182, 25;
	mov.b64 	%rd6100, {%r4189, %r4188};
	xor.b64  	%rd6101, %rd6099, %rd6100;
	and.b64  	%rd6102, %rd6083, %rd6059;
	or.b64  	%rd6103, %rd6083, %rd6059;
	and.b64  	%rd6104, %rd6103, %rd6035;
	or.b64  	%rd6105, %rd6104, %rd6102;
	add.s64 	%rd6106, %rd6105, %rd6101;
	add.s64 	%rd6107, %rd6106, %rd6095;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4190}, %rd9989;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4191,%dummy}, %rd9989;
	}
	shf.l.wrap.b32 	%r4192, %r4191, %r4190, 3;
	shf.l.wrap.b32 	%r4193, %r4190, %r4191, 3;
	mov.b64 	%rd6108, {%r4193, %r4192};
	shf.r.wrap.b32 	%r4194, %r4190, %r4191, 19;
	shf.r.wrap.b32 	%r4195, %r4191, %r4190, 19;
	mov.b64 	%rd6109, {%r4195, %r4194};
	xor.b64  	%rd6110, %rd6109, %rd6108;
	shr.u64 	%rd6111, %rd9989, 6;
	xor.b64  	%rd6112, %rd6110, %rd6111;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4196,%dummy}, %rd10002;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4197}, %rd10002;
	}
	shf.r.wrap.b32 	%r4198, %r4197, %r4196, 8;
	shf.r.wrap.b32 	%r4199, %r4196, %r4197, 8;
	mov.b64 	%rd6113, {%r4199, %r4198};
	shf.r.wrap.b32 	%r4200, %r4197, %r4196, 1;
	shf.r.wrap.b32 	%r4201, %r4196, %r4197, 1;
	mov.b64 	%rd6114, {%r4201, %r4200};
	xor.b64  	%rd6115, %rd6114, %rd6113;
	shr.u64 	%rd6116, %rd10002, 7;
	xor.b64  	%rd6117, %rd6115, %rd6116;
	add.s64 	%rd6118, %rd6112, %rd10003;
	add.s64 	%rd6119, %rd6118, %rd9994;
	add.s64 	%rd6120, %rd6119, %rd6117;
	add.s64 	%rd6121, %rd6120, %rd6024;
	xor.b64  	%rd6122, %rd6072, %rd6048;
	and.b64  	%rd6123, %rd6096, %rd6122;
	xor.b64  	%rd6124, %rd6123, %rd6048;
	add.s64 	%rd6125, %rd6121, %rd6124;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4202,%dummy}, %rd6096;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4203}, %rd6096;
	}
	shf.r.wrap.b32 	%r4204, %r4203, %r4202, 14;
	shf.r.wrap.b32 	%r4205, %r4202, %r4203, 14;
	mov.b64 	%rd6126, {%r4205, %r4204};
	shf.r.wrap.b32 	%r4206, %r4203, %r4202, 18;
	shf.r.wrap.b32 	%r4207, %r4202, %r4203, 18;
	mov.b64 	%rd6127, {%r4207, %r4206};
	xor.b64  	%rd6128, %rd6126, %rd6127;
	shf.l.wrap.b32 	%r4208, %r4202, %r4203, 23;
	shf.l.wrap.b32 	%r4209, %r4203, %r4202, 23;
	mov.b64 	%rd6129, {%r4209, %r4208};
	xor.b64  	%rd6130, %rd6128, %rd6129;
	add.s64 	%rd6131, %rd6125, %rd6130;
	add.s64 	%rd6132, %rd6131, -1973867731355612462;
	add.s64 	%rd6133, %rd6132, %rd6035;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4210,%dummy}, %rd6107;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4211}, %rd6107;
	}
	shf.r.wrap.b32 	%r4212, %r4211, %r4210, 28;
	shf.r.wrap.b32 	%r4213, %r4210, %r4211, 28;
	mov.b64 	%rd6134, {%r4213, %r4212};
	shf.l.wrap.b32 	%r4214, %r4210, %r4211, 30;
	shf.l.wrap.b32 	%r4215, %r4211, %r4210, 30;
	mov.b64 	%rd6135, {%r4215, %r4214};
	xor.b64  	%rd6136, %rd6134, %rd6135;
	shf.l.wrap.b32 	%r4216, %r4210, %r4211, 25;
	shf.l.wrap.b32 	%r4217, %r4211, %r4210, 25;
	mov.b64 	%rd6137, {%r4217, %r4216};
	xor.b64  	%rd6138, %rd6136, %rd6137;
	and.b64  	%rd6139, %rd6107, %rd6083;
	or.b64  	%rd6140, %rd6107, %rd6083;
	and.b64  	%rd6141, %rd6140, %rd6059;
	or.b64  	%rd6142, %rd6141, %rd6139;
	add.s64 	%rd6143, %rd6142, %rd6138;
	add.s64 	%rd6144, %rd6143, %rd6132;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4218,%dummy}, %rd5723;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4219}, %rd5723;
	}
	shf.r.wrap.b32 	%r4220, %r4219, %r4218, 19;
	shf.r.wrap.b32 	%r4221, %r4218, %r4219, 19;
	mov.b64 	%rd6145, {%r4221, %r4220};
	shf.l.wrap.b32 	%r4222, %r4218, %r4219, 3;
	shf.l.wrap.b32 	%r4223, %r4219, %r4218, 3;
	mov.b64 	%rd6146, {%r4223, %r4222};
	xor.b64  	%rd6147, %rd6145, %rd6146;
	shr.u64 	%rd6148, %rd5723, 6;
	xor.b64  	%rd6149, %rd6147, %rd6148;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4224,%dummy}, %rd10001;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4225}, %rd10001;
	}
	shf.r.wrap.b32 	%r4226, %r4225, %r4224, 8;
	shf.r.wrap.b32 	%r4227, %r4224, %r4225, 8;
	mov.b64 	%rd6150, {%r4227, %r4226};
	shf.r.wrap.b32 	%r4228, %r4225, %r4224, 1;
	shf.r.wrap.b32 	%r4229, %r4224, %r4225, 1;
	mov.b64 	%rd6151, {%r4229, %r4228};
	xor.b64  	%rd6152, %rd6151, %rd6150;
	shr.u64 	%rd6153, %rd10001, 7;
	xor.b64  	%rd6154, %rd6152, %rd6153;
	add.s64 	%rd6155, %rd6149, %rd10002;
	add.s64 	%rd6156, %rd6155, %rd9993;
	add.s64 	%rd6157, %rd6156, %rd6154;
	add.s64 	%rd6158, %rd6157, %rd6048;
	xor.b64  	%rd6159, %rd6096, %rd6072;
	and.b64  	%rd6160, %rd6133, %rd6159;
	xor.b64  	%rd6161, %rd6160, %rd6072;
	add.s64 	%rd6162, %rd6158, %rd6161;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4230,%dummy}, %rd6133;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4231}, %rd6133;
	}
	shf.r.wrap.b32 	%r4232, %r4231, %r4230, 14;
	shf.r.wrap.b32 	%r4233, %r4230, %r4231, 14;
	mov.b64 	%rd6163, {%r4233, %r4232};
	shf.r.wrap.b32 	%r4234, %r4231, %r4230, 18;
	shf.r.wrap.b32 	%r4235, %r4230, %r4231, 18;
	mov.b64 	%rd6164, {%r4235, %r4234};
	xor.b64  	%rd6165, %rd6163, %rd6164;
	shf.l.wrap.b32 	%r4236, %r4230, %r4231, 23;
	shf.l.wrap.b32 	%r4237, %r4231, %r4230, 23;
	mov.b64 	%rd6166, {%r4237, %r4236};
	xor.b64  	%rd6167, %rd6165, %rd6166;
	add.s64 	%rd6168, %rd6162, %rd6167;
	add.s64 	%rd6169, %rd6168, -1171420211273849373;
	add.s64 	%rd6170, %rd6169, %rd6059;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4238,%dummy}, %rd6144;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4239}, %rd6144;
	}
	shf.r.wrap.b32 	%r4240, %r4239, %r4238, 28;
	shf.r.wrap.b32 	%r4241, %r4238, %r4239, 28;
	mov.b64 	%rd6171, {%r4241, %r4240};
	shf.l.wrap.b32 	%r4242, %r4238, %r4239, 30;
	shf.l.wrap.b32 	%r4243, %r4239, %r4238, 30;
	mov.b64 	%rd6172, {%r4243, %r4242};
	xor.b64  	%rd6173, %rd6171, %rd6172;
	shf.l.wrap.b32 	%r4244, %r4238, %r4239, 25;
	shf.l.wrap.b32 	%r4245, %r4239, %r4238, 25;
	mov.b64 	%rd6174, {%r4245, %r4244};
	xor.b64  	%rd6175, %rd6173, %rd6174;
	and.b64  	%rd6176, %rd6144, %rd6107;
	or.b64  	%rd6177, %rd6144, %rd6107;
	and.b64  	%rd6178, %rd6177, %rd6083;
	or.b64  	%rd6179, %rd6178, %rd6176;
	add.s64 	%rd6180, %rd6179, %rd6175;
	add.s64 	%rd6181, %rd6180, %rd6169;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4246,%dummy}, %rd6120;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4247}, %rd6120;
	}
	shf.r.wrap.b32 	%r4248, %r4247, %r4246, 19;
	shf.r.wrap.b32 	%r4249, %r4246, %r4247, 19;
	mov.b64 	%rd6182, {%r4249, %r4248};
	shf.l.wrap.b32 	%r4250, %r4246, %r4247, 3;
	shf.l.wrap.b32 	%r4251, %r4247, %r4246, 3;
	mov.b64 	%rd6183, {%r4251, %r4250};
	xor.b64  	%rd6184, %rd6182, %rd6183;
	shr.u64 	%rd6185, %rd6120, 6;
	xor.b64  	%rd6186, %rd6184, %rd6185;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4252,%dummy}, %rd10000;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4253}, %rd10000;
	}
	shf.r.wrap.b32 	%r4254, %r4253, %r4252, 8;
	shf.r.wrap.b32 	%r4255, %r4252, %r4253, 8;
	mov.b64 	%rd6187, {%r4255, %r4254};
	shf.r.wrap.b32 	%r4256, %r4253, %r4252, 1;
	shf.r.wrap.b32 	%r4257, %r4252, %r4253, 1;
	mov.b64 	%rd6188, {%r4257, %r4256};
	xor.b64  	%rd6189, %rd6188, %rd6187;
	shr.u64 	%rd6190, %rd10000, 7;
	xor.b64  	%rd6191, %rd6189, %rd6190;
	add.s64 	%rd6192, %rd6186, %rd10001;
	add.s64 	%rd6193, %rd6192, %rd9992;
	add.s64 	%rd6194, %rd6193, %rd6191;
	add.s64 	%rd6195, %rd6194, %rd6072;
	xor.b64  	%rd6196, %rd6133, %rd6096;
	and.b64  	%rd6197, %rd6170, %rd6196;
	xor.b64  	%rd6198, %rd6197, %rd6096;
	add.s64 	%rd6199, %rd6195, %rd6198;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4258,%dummy}, %rd6170;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4259}, %rd6170;
	}
	shf.r.wrap.b32 	%r4260, %r4259, %r4258, 14;
	shf.r.wrap.b32 	%r4261, %r4258, %r4259, 14;
	mov.b64 	%rd6200, {%r4261, %r4260};
	shf.r.wrap.b32 	%r4262, %r4259, %r4258, 18;
	shf.r.wrap.b32 	%r4263, %r4258, %r4259, 18;
	mov.b64 	%rd6201, {%r4263, %r4262};
	xor.b64  	%rd6202, %rd6200, %rd6201;
	shf.l.wrap.b32 	%r4264, %r4258, %r4259, 23;
	shf.l.wrap.b32 	%r4265, %r4259, %r4258, 23;
	mov.b64 	%rd6203, {%r4265, %r4264};
	xor.b64  	%rd6204, %rd6202, %rd6203;
	add.s64 	%rd6205, %rd6199, %rd6204;
	add.s64 	%rd6206, %rd6205, 1135362057144423861;
	add.s64 	%rd6207, %rd6206, %rd6083;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4266,%dummy}, %rd6181;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4267}, %rd6181;
	}
	shf.r.wrap.b32 	%r4268, %r4267, %r4266, 28;
	shf.r.wrap.b32 	%r4269, %r4266, %r4267, 28;
	mov.b64 	%rd6208, {%r4269, %r4268};
	shf.l.wrap.b32 	%r4270, %r4266, %r4267, 30;
	shf.l.wrap.b32 	%r4271, %r4267, %r4266, 30;
	mov.b64 	%rd6209, {%r4271, %r4270};
	xor.b64  	%rd6210, %rd6208, %rd6209;
	shf.l.wrap.b32 	%r4272, %r4266, %r4267, 25;
	shf.l.wrap.b32 	%r4273, %r4267, %r4266, 25;
	mov.b64 	%rd6211, {%r4273, %r4272};
	xor.b64  	%rd6212, %rd6210, %rd6211;
	and.b64  	%rd6213, %rd6181, %rd6144;
	or.b64  	%rd6214, %rd6181, %rd6144;
	and.b64  	%rd6215, %rd6214, %rd6107;
	or.b64  	%rd6216, %rd6215, %rd6213;
	add.s64 	%rd6217, %rd6216, %rd6212;
	add.s64 	%rd6218, %rd6217, %rd6206;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4274,%dummy}, %rd6157;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4275}, %rd6157;
	}
	shf.r.wrap.b32 	%r4276, %r4275, %r4274, 19;
	shf.r.wrap.b32 	%r4277, %r4274, %r4275, 19;
	mov.b64 	%rd6219, {%r4277, %r4276};
	shf.l.wrap.b32 	%r4278, %r4274, %r4275, 3;
	shf.l.wrap.b32 	%r4279, %r4275, %r4274, 3;
	mov.b64 	%rd6220, {%r4279, %r4278};
	xor.b64  	%rd6221, %rd6219, %rd6220;
	shr.u64 	%rd6222, %rd6157, 6;
	xor.b64  	%rd6223, %rd6221, %rd6222;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4280,%dummy}, %rd9999;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4281}, %rd9999;
	}
	shf.r.wrap.b32 	%r4282, %r4281, %r4280, 8;
	shf.r.wrap.b32 	%r4283, %r4280, %r4281, 8;
	mov.b64 	%rd6224, {%r4283, %r4282};
	shf.r.wrap.b32 	%r4284, %r4281, %r4280, 1;
	shf.r.wrap.b32 	%r4285, %r4280, %r4281, 1;
	mov.b64 	%rd6225, {%r4285, %r4284};
	xor.b64  	%rd6226, %rd6225, %rd6224;
	shr.u64 	%rd6227, %rd9999, 7;
	xor.b64  	%rd6228, %rd6226, %rd6227;
	add.s64 	%rd6229, %rd6223, %rd10000;
	add.s64 	%rd6230, %rd6229, %rd9991;
	add.s64 	%rd6231, %rd6230, %rd6228;
	add.s64 	%rd6232, %rd6231, %rd6096;
	xor.b64  	%rd6233, %rd6170, %rd6133;
	and.b64  	%rd6234, %rd6207, %rd6233;
	xor.b64  	%rd6235, %rd6234, %rd6133;
	add.s64 	%rd6236, %rd6232, %rd6235;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4286,%dummy}, %rd6207;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4287}, %rd6207;
	}
	shf.r.wrap.b32 	%r4288, %r4287, %r4286, 14;
	shf.r.wrap.b32 	%r4289, %r4286, %r4287, 14;
	mov.b64 	%rd6237, {%r4289, %r4288};
	shf.r.wrap.b32 	%r4290, %r4287, %r4286, 18;
	shf.r.wrap.b32 	%r4291, %r4286, %r4287, 18;
	mov.b64 	%rd6238, {%r4291, %r4290};
	xor.b64  	%rd6239, %rd6237, %rd6238;
	shf.l.wrap.b32 	%r4292, %r4286, %r4287, 23;
	shf.l.wrap.b32 	%r4293, %r4287, %r4286, 23;
	mov.b64 	%rd6240, {%r4293, %r4292};
	xor.b64  	%rd6241, %rd6239, %rd6240;
	add.s64 	%rd6242, %rd6236, %rd6241;
	add.s64 	%rd6243, %rd6242, 2597628984639134821;
	add.s64 	%rd6244, %rd6243, %rd6107;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4294,%dummy}, %rd6218;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4295}, %rd6218;
	}
	shf.r.wrap.b32 	%r4296, %r4295, %r4294, 28;
	shf.r.wrap.b32 	%r4297, %r4294, %r4295, 28;
	mov.b64 	%rd6245, {%r4297, %r4296};
	shf.l.wrap.b32 	%r4298, %r4294, %r4295, 30;
	shf.l.wrap.b32 	%r4299, %r4295, %r4294, 30;
	mov.b64 	%rd6246, {%r4299, %r4298};
	xor.b64  	%rd6247, %rd6245, %rd6246;
	shf.l.wrap.b32 	%r4300, %r4294, %r4295, 25;
	shf.l.wrap.b32 	%r4301, %r4295, %r4294, 25;
	mov.b64 	%rd6248, {%r4301, %r4300};
	xor.b64  	%rd6249, %rd6247, %rd6248;
	and.b64  	%rd6250, %rd6218, %rd6181;
	or.b64  	%rd6251, %rd6218, %rd6181;
	and.b64  	%rd6252, %rd6251, %rd6144;
	or.b64  	%rd6253, %rd6252, %rd6250;
	add.s64 	%rd6254, %rd6253, %rd6249;
	add.s64 	%rd6255, %rd6254, %rd6243;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4302,%dummy}, %rd6194;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4303}, %rd6194;
	}
	shf.r.wrap.b32 	%r4304, %r4303, %r4302, 19;
	shf.r.wrap.b32 	%r4305, %r4302, %r4303, 19;
	mov.b64 	%rd6256, {%r4305, %r4304};
	shf.l.wrap.b32 	%r4306, %r4302, %r4303, 3;
	shf.l.wrap.b32 	%r4307, %r4303, %r4302, 3;
	mov.b64 	%rd6257, {%r4307, %r4306};
	xor.b64  	%rd6258, %rd6256, %rd6257;
	shr.u64 	%rd6259, %rd6194, 6;
	xor.b64  	%rd6260, %rd6258, %rd6259;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4308,%dummy}, %rd9998;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4309}, %rd9998;
	}
	shf.r.wrap.b32 	%r4310, %r4309, %r4308, 8;
	shf.r.wrap.b32 	%r4311, %r4308, %r4309, 8;
	mov.b64 	%rd6261, {%r4311, %r4310};
	shf.r.wrap.b32 	%r4312, %r4309, %r4308, 1;
	shf.r.wrap.b32 	%r4313, %r4308, %r4309, 1;
	mov.b64 	%rd6262, {%r4313, %r4312};
	xor.b64  	%rd6263, %rd6262, %rd6261;
	shr.u64 	%rd6264, %rd9998, 7;
	xor.b64  	%rd6265, %rd6263, %rd6264;
	add.s64 	%rd6266, %rd6260, %rd9999;
	add.s64 	%rd6267, %rd6266, %rd9990;
	add.s64 	%rd6268, %rd6267, %rd6265;
	add.s64 	%rd6269, %rd6268, %rd6133;
	xor.b64  	%rd6270, %rd6207, %rd6170;
	and.b64  	%rd6271, %rd6244, %rd6270;
	xor.b64  	%rd6272, %rd6271, %rd6170;
	add.s64 	%rd6273, %rd6269, %rd6272;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4314,%dummy}, %rd6244;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4315}, %rd6244;
	}
	shf.r.wrap.b32 	%r4316, %r4315, %r4314, 14;
	shf.r.wrap.b32 	%r4317, %r4314, %r4315, 14;
	mov.b64 	%rd6274, {%r4317, %r4316};
	shf.r.wrap.b32 	%r4318, %r4315, %r4314, 18;
	shf.r.wrap.b32 	%r4319, %r4314, %r4315, 18;
	mov.b64 	%rd6275, {%r4319, %r4318};
	xor.b64  	%rd6276, %rd6274, %rd6275;
	shf.l.wrap.b32 	%r4320, %r4314, %r4315, 23;
	shf.l.wrap.b32 	%r4321, %r4315, %r4314, 23;
	mov.b64 	%rd6277, {%r4321, %r4320};
	xor.b64  	%rd6278, %rd6276, %rd6277;
	add.s64 	%rd6279, %rd6273, %rd6278;
	add.s64 	%rd6280, %rd6279, 3308224258029322869;
	add.s64 	%rd6281, %rd6280, %rd6144;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4322,%dummy}, %rd6255;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4323}, %rd6255;
	}
	shf.r.wrap.b32 	%r4324, %r4323, %r4322, 28;
	shf.r.wrap.b32 	%r4325, %r4322, %r4323, 28;
	mov.b64 	%rd6282, {%r4325, %r4324};
	shf.l.wrap.b32 	%r4326, %r4322, %r4323, 30;
	shf.l.wrap.b32 	%r4327, %r4323, %r4322, 30;
	mov.b64 	%rd6283, {%r4327, %r4326};
	xor.b64  	%rd6284, %rd6282, %rd6283;
	shf.l.wrap.b32 	%r4328, %r4322, %r4323, 25;
	shf.l.wrap.b32 	%r4329, %r4323, %r4322, 25;
	mov.b64 	%rd6285, {%r4329, %r4328};
	xor.b64  	%rd6286, %rd6284, %rd6285;
	and.b64  	%rd6287, %rd6255, %rd6218;
	or.b64  	%rd6288, %rd6255, %rd6218;
	and.b64  	%rd6289, %rd6288, %rd6181;
	or.b64  	%rd6290, %rd6289, %rd6287;
	add.s64 	%rd6291, %rd6290, %rd6286;
	add.s64 	%rd6292, %rd6291, %rd6280;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4330,%dummy}, %rd6231;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4331}, %rd6231;
	}
	shf.r.wrap.b32 	%r4332, %r4331, %r4330, 19;
	shf.r.wrap.b32 	%r4333, %r4330, %r4331, 19;
	mov.b64 	%rd6293, {%r4333, %r4332};
	shf.l.wrap.b32 	%r4334, %r4330, %r4331, 3;
	shf.l.wrap.b32 	%r4335, %r4331, %r4330, 3;
	mov.b64 	%rd6294, {%r4335, %r4334};
	xor.b64  	%rd6295, %rd6293, %rd6294;
	shr.u64 	%rd6296, %rd6231, 6;
	xor.b64  	%rd6297, %rd6295, %rd6296;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4336,%dummy}, %rd9997;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4337}, %rd9997;
	}
	shf.r.wrap.b32 	%r4338, %r4337, %r4336, 8;
	shf.r.wrap.b32 	%r4339, %r4336, %r4337, 8;
	mov.b64 	%rd6298, {%r4339, %r4338};
	shf.r.wrap.b32 	%r4340, %r4337, %r4336, 1;
	shf.r.wrap.b32 	%r4341, %r4336, %r4337, 1;
	mov.b64 	%rd6299, {%r4341, %r4340};
	xor.b64  	%rd6300, %rd6299, %rd6298;
	shr.u64 	%rd6301, %rd9997, 7;
	xor.b64  	%rd6302, %rd6300, %rd6301;
	add.s64 	%rd6303, %rd6297, %rd9998;
	add.s64 	%rd6304, %rd6303, %rd9989;
	add.s64 	%rd6305, %rd6304, %rd6302;
	add.s64 	%rd6306, %rd6305, %rd6170;
	xor.b64  	%rd6307, %rd6244, %rd6207;
	and.b64  	%rd6308, %rd6281, %rd6307;
	xor.b64  	%rd6309, %rd6308, %rd6207;
	add.s64 	%rd6310, %rd6306, %rd6309;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4342,%dummy}, %rd6281;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4343}, %rd6281;
	}
	shf.r.wrap.b32 	%r4344, %r4343, %r4342, 14;
	shf.r.wrap.b32 	%r4345, %r4342, %r4343, 14;
	mov.b64 	%rd6311, {%r4345, %r4344};
	shf.r.wrap.b32 	%r4346, %r4343, %r4342, 18;
	shf.r.wrap.b32 	%r4347, %r4342, %r4343, 18;
	mov.b64 	%rd6312, {%r4347, %r4346};
	xor.b64  	%rd6313, %rd6311, %rd6312;
	shf.l.wrap.b32 	%r4348, %r4342, %r4343, 23;
	shf.l.wrap.b32 	%r4349, %r4343, %r4342, 23;
	mov.b64 	%rd6314, {%r4349, %r4348};
	xor.b64  	%rd6315, %rd6313, %rd6314;
	add.s64 	%rd6316, %rd6310, %rd6315;
	add.s64 	%rd6317, %rd6316, 5365058923640841347;
	add.s64 	%rd6318, %rd6317, %rd6181;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4350,%dummy}, %rd6292;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4351}, %rd6292;
	}
	shf.r.wrap.b32 	%r4352, %r4351, %r4350, 28;
	shf.r.wrap.b32 	%r4353, %r4350, %r4351, 28;
	mov.b64 	%rd6319, {%r4353, %r4352};
	shf.l.wrap.b32 	%r4354, %r4350, %r4351, 30;
	shf.l.wrap.b32 	%r4355, %r4351, %r4350, 30;
	mov.b64 	%rd6320, {%r4355, %r4354};
	xor.b64  	%rd6321, %rd6319, %rd6320;
	shf.l.wrap.b32 	%r4356, %r4350, %r4351, 25;
	shf.l.wrap.b32 	%r4357, %r4351, %r4350, 25;
	mov.b64 	%rd6322, {%r4357, %r4356};
	xor.b64  	%rd6323, %rd6321, %rd6322;
	and.b64  	%rd6324, %rd6292, %rd6255;
	or.b64  	%rd6325, %rd6292, %rd6255;
	and.b64  	%rd6326, %rd6325, %rd6218;
	or.b64  	%rd6327, %rd6326, %rd6324;
	add.s64 	%rd6328, %rd6327, %rd6323;
	add.s64 	%rd6329, %rd6328, %rd6317;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4358,%dummy}, %rd6268;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4359}, %rd6268;
	}
	shf.r.wrap.b32 	%r4360, %r4359, %r4358, 19;
	shf.r.wrap.b32 	%r4361, %r4358, %r4359, 19;
	mov.b64 	%rd6330, {%r4361, %r4360};
	shf.l.wrap.b32 	%r4362, %r4358, %r4359, 3;
	shf.l.wrap.b32 	%r4363, %r4359, %r4358, 3;
	mov.b64 	%rd6331, {%r4363, %r4362};
	xor.b64  	%rd6332, %rd6330, %rd6331;
	shr.u64 	%rd6333, %rd6268, 6;
	xor.b64  	%rd6334, %rd6332, %rd6333;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4364,%dummy}, %rd9996;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4365}, %rd9996;
	}
	shf.r.wrap.b32 	%r4366, %r4365, %r4364, 8;
	shf.r.wrap.b32 	%r4367, %r4364, %r4365, 8;
	mov.b64 	%rd6335, {%r4367, %r4366};
	shf.r.wrap.b32 	%r4368, %r4365, %r4364, 1;
	shf.r.wrap.b32 	%r4369, %r4364, %r4365, 1;
	mov.b64 	%rd6336, {%r4369, %r4368};
	xor.b64  	%rd6337, %rd6336, %rd6335;
	shr.u64 	%rd6338, %rd9996, 7;
	xor.b64  	%rd6339, %rd6337, %rd6338;
	add.s64 	%rd6340, %rd6334, %rd9997;
	add.s64 	%rd6341, %rd6340, %rd5723;
	add.s64 	%rd6342, %rd6341, %rd6339;
	add.s64 	%rd6343, %rd6342, %rd6207;
	xor.b64  	%rd6344, %rd6281, %rd6244;
	and.b64  	%rd6345, %rd6318, %rd6344;
	xor.b64  	%rd6346, %rd6345, %rd6244;
	add.s64 	%rd6347, %rd6343, %rd6346;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4370,%dummy}, %rd6318;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4371}, %rd6318;
	}
	shf.r.wrap.b32 	%r4372, %r4371, %r4370, 14;
	shf.r.wrap.b32 	%r4373, %r4370, %r4371, 14;
	mov.b64 	%rd6348, {%r4373, %r4372};
	shf.r.wrap.b32 	%r4374, %r4371, %r4370, 18;
	shf.r.wrap.b32 	%r4375, %r4370, %r4371, 18;
	mov.b64 	%rd6349, {%r4375, %r4374};
	xor.b64  	%rd6350, %rd6348, %rd6349;
	shf.l.wrap.b32 	%r4376, %r4370, %r4371, 23;
	shf.l.wrap.b32 	%r4377, %r4371, %r4370, 23;
	mov.b64 	%rd6351, {%r4377, %r4376};
	xor.b64  	%rd6352, %rd6350, %rd6351;
	add.s64 	%rd6353, %rd6347, %rd6352;
	add.s64 	%rd6354, %rd6353, 6679025012923562964;
	add.s64 	%rd6355, %rd6354, %rd6218;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4378,%dummy}, %rd6329;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4379}, %rd6329;
	}
	shf.r.wrap.b32 	%r4380, %r4379, %r4378, 28;
	shf.r.wrap.b32 	%r4381, %r4378, %r4379, 28;
	mov.b64 	%rd6356, {%r4381, %r4380};
	shf.l.wrap.b32 	%r4382, %r4378, %r4379, 30;
	shf.l.wrap.b32 	%r4383, %r4379, %r4378, 30;
	mov.b64 	%rd6357, {%r4383, %r4382};
	xor.b64  	%rd6358, %rd6356, %rd6357;
	shf.l.wrap.b32 	%r4384, %r4378, %r4379, 25;
	shf.l.wrap.b32 	%r4385, %r4379, %r4378, 25;
	mov.b64 	%rd6359, {%r4385, %r4384};
	xor.b64  	%rd6360, %rd6358, %rd6359;
	and.b64  	%rd6361, %rd6329, %rd6292;
	or.b64  	%rd6362, %rd6329, %rd6292;
	and.b64  	%rd6363, %rd6362, %rd6255;
	or.b64  	%rd6364, %rd6363, %rd6361;
	add.s64 	%rd6365, %rd6364, %rd6360;
	add.s64 	%rd6366, %rd6365, %rd6354;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4386,%dummy}, %rd6305;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4387}, %rd6305;
	}
	shf.r.wrap.b32 	%r4388, %r4387, %r4386, 19;
	shf.r.wrap.b32 	%r4389, %r4386, %r4387, 19;
	mov.b64 	%rd6367, {%r4389, %r4388};
	shf.l.wrap.b32 	%r4390, %r4386, %r4387, 3;
	shf.l.wrap.b32 	%r4391, %r4387, %r4386, 3;
	mov.b64 	%rd6368, {%r4391, %r4390};
	xor.b64  	%rd6369, %rd6367, %rd6368;
	shr.u64 	%rd6370, %rd6305, 6;
	xor.b64  	%rd6371, %rd6369, %rd6370;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4392,%dummy}, %rd9995;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4393}, %rd9995;
	}
	shf.r.wrap.b32 	%r4394, %r4393, %r4392, 8;
	shf.r.wrap.b32 	%r4395, %r4392, %r4393, 8;
	mov.b64 	%rd6372, {%r4395, %r4394};
	shf.r.wrap.b32 	%r4396, %r4393, %r4392, 1;
	shf.r.wrap.b32 	%r4397, %r4392, %r4393, 1;
	mov.b64 	%rd6373, {%r4397, %r4396};
	xor.b64  	%rd6374, %rd6373, %rd6372;
	shr.u64 	%rd6375, %rd9995, 7;
	xor.b64  	%rd6376, %rd6374, %rd6375;
	add.s64 	%rd6377, %rd6371, %rd9996;
	add.s64 	%rd6378, %rd6377, %rd6120;
	add.s64 	%rd6379, %rd6378, %rd6376;
	add.s64 	%rd6380, %rd6379, %rd6244;
	xor.b64  	%rd6381, %rd6318, %rd6281;
	and.b64  	%rd6382, %rd6355, %rd6381;
	xor.b64  	%rd6383, %rd6382, %rd6281;
	add.s64 	%rd6384, %rd6380, %rd6383;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4398,%dummy}, %rd6355;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4399}, %rd6355;
	}
	shf.r.wrap.b32 	%r4400, %r4399, %r4398, 14;
	shf.r.wrap.b32 	%r4401, %r4398, %r4399, 14;
	mov.b64 	%rd6385, {%r4401, %r4400};
	shf.r.wrap.b32 	%r4402, %r4399, %r4398, 18;
	shf.r.wrap.b32 	%r4403, %r4398, %r4399, 18;
	mov.b64 	%rd6386, {%r4403, %r4402};
	xor.b64  	%rd6387, %rd6385, %rd6386;
	shf.l.wrap.b32 	%r4404, %r4398, %r4399, 23;
	shf.l.wrap.b32 	%r4405, %r4399, %r4398, 23;
	mov.b64 	%rd6388, {%r4405, %r4404};
	xor.b64  	%rd6389, %rd6387, %rd6388;
	add.s64 	%rd6390, %rd6384, %rd6389;
	add.s64 	%rd6391, %rd6390, 8573033837759648693;
	add.s64 	%rd6392, %rd6391, %rd6255;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4406,%dummy}, %rd6366;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4407}, %rd6366;
	}
	shf.r.wrap.b32 	%r4408, %r4407, %r4406, 28;
	shf.r.wrap.b32 	%r4409, %r4406, %r4407, 28;
	mov.b64 	%rd6393, {%r4409, %r4408};
	shf.l.wrap.b32 	%r4410, %r4406, %r4407, 30;
	shf.l.wrap.b32 	%r4411, %r4407, %r4406, 30;
	mov.b64 	%rd6394, {%r4411, %r4410};
	xor.b64  	%rd6395, %rd6393, %rd6394;
	shf.l.wrap.b32 	%r4412, %r4406, %r4407, 25;
	shf.l.wrap.b32 	%r4413, %r4407, %r4406, 25;
	mov.b64 	%rd6396, {%r4413, %r4412};
	xor.b64  	%rd6397, %rd6395, %rd6396;
	and.b64  	%rd6398, %rd6366, %rd6329;
	or.b64  	%rd6399, %rd6366, %rd6329;
	and.b64  	%rd6400, %rd6399, %rd6292;
	or.b64  	%rd6401, %rd6400, %rd6398;
	add.s64 	%rd6402, %rd6401, %rd6397;
	add.s64 	%rd6403, %rd6402, %rd6391;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4414,%dummy}, %rd6342;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4415}, %rd6342;
	}
	shf.r.wrap.b32 	%r4416, %r4415, %r4414, 19;
	shf.r.wrap.b32 	%r4417, %r4414, %r4415, 19;
	mov.b64 	%rd6404, {%r4417, %r4416};
	shf.l.wrap.b32 	%r4418, %r4414, %r4415, 3;
	shf.l.wrap.b32 	%r4419, %r4415, %r4414, 3;
	mov.b64 	%rd6405, {%r4419, %r4418};
	xor.b64  	%rd6406, %rd6404, %rd6405;
	shr.u64 	%rd6407, %rd6342, 6;
	xor.b64  	%rd6408, %rd6406, %rd6407;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4420,%dummy}, %rd9994;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4421}, %rd9994;
	}
	shf.r.wrap.b32 	%r4422, %r4421, %r4420, 8;
	shf.r.wrap.b32 	%r4423, %r4420, %r4421, 8;
	mov.b64 	%rd6409, {%r4423, %r4422};
	shf.r.wrap.b32 	%r4424, %r4421, %r4420, 1;
	shf.r.wrap.b32 	%r4425, %r4420, %r4421, 1;
	mov.b64 	%rd6410, {%r4425, %r4424};
	xor.b64  	%rd6411, %rd6410, %rd6409;
	shr.u64 	%rd6412, %rd9994, 7;
	xor.b64  	%rd6413, %rd6411, %rd6412;
	add.s64 	%rd6414, %rd6408, %rd9995;
	add.s64 	%rd6415, %rd6414, %rd6157;
	add.s64 	%rd6416, %rd6415, %rd6413;
	add.s64 	%rd6417, %rd6416, %rd6281;
	xor.b64  	%rd6418, %rd6355, %rd6318;
	and.b64  	%rd6419, %rd6392, %rd6418;
	xor.b64  	%rd6420, %rd6419, %rd6318;
	add.s64 	%rd6421, %rd6417, %rd6420;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4426,%dummy}, %rd6392;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4427}, %rd6392;
	}
	shf.r.wrap.b32 	%r4428, %r4427, %r4426, 14;
	shf.r.wrap.b32 	%r4429, %r4426, %r4427, 14;
	mov.b64 	%rd6422, {%r4429, %r4428};
	shf.r.wrap.b32 	%r4430, %r4427, %r4426, 18;
	shf.r.wrap.b32 	%r4431, %r4426, %r4427, 18;
	mov.b64 	%rd6423, {%r4431, %r4430};
	xor.b64  	%rd6424, %rd6422, %rd6423;
	shf.l.wrap.b32 	%r4432, %r4426, %r4427, 23;
	shf.l.wrap.b32 	%r4433, %r4427, %r4426, 23;
	mov.b64 	%rd6425, {%r4433, %r4432};
	xor.b64  	%rd6426, %rd6424, %rd6425;
	add.s64 	%rd6427, %rd6421, %rd6426;
	add.s64 	%rd6428, %rd6427, -7476448914759557205;
	add.s64 	%rd6429, %rd6428, %rd6292;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4434,%dummy}, %rd6403;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4435}, %rd6403;
	}
	shf.r.wrap.b32 	%r4436, %r4435, %r4434, 28;
	shf.r.wrap.b32 	%r4437, %r4434, %r4435, 28;
	mov.b64 	%rd6430, {%r4437, %r4436};
	shf.l.wrap.b32 	%r4438, %r4434, %r4435, 30;
	shf.l.wrap.b32 	%r4439, %r4435, %r4434, 30;
	mov.b64 	%rd6431, {%r4439, %r4438};
	xor.b64  	%rd6432, %rd6430, %rd6431;
	shf.l.wrap.b32 	%r4440, %r4434, %r4435, 25;
	shf.l.wrap.b32 	%r4441, %r4435, %r4434, 25;
	mov.b64 	%rd6433, {%r4441, %r4440};
	xor.b64  	%rd6434, %rd6432, %rd6433;
	and.b64  	%rd6435, %rd6403, %rd6366;
	or.b64  	%rd6436, %rd6403, %rd6366;
	and.b64  	%rd6437, %rd6436, %rd6329;
	or.b64  	%rd6438, %rd6437, %rd6435;
	add.s64 	%rd6439, %rd6438, %rd6434;
	add.s64 	%rd6440, %rd6439, %rd6428;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4442,%dummy}, %rd6379;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4443}, %rd6379;
	}
	shf.r.wrap.b32 	%r4444, %r4443, %r4442, 19;
	shf.r.wrap.b32 	%r4445, %r4442, %r4443, 19;
	mov.b64 	%rd6441, {%r4445, %r4444};
	shf.l.wrap.b32 	%r4446, %r4442, %r4443, 3;
	shf.l.wrap.b32 	%r4447, %r4443, %r4442, 3;
	mov.b64 	%rd6442, {%r4447, %r4446};
	xor.b64  	%rd6443, %rd6441, %rd6442;
	shr.u64 	%rd6444, %rd6379, 6;
	xor.b64  	%rd6445, %rd6443, %rd6444;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4448,%dummy}, %rd9993;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4449}, %rd9993;
	}
	shf.r.wrap.b32 	%r4450, %r4449, %r4448, 8;
	shf.r.wrap.b32 	%r4451, %r4448, %r4449, 8;
	mov.b64 	%rd6446, {%r4451, %r4450};
	shf.r.wrap.b32 	%r4452, %r4449, %r4448, 1;
	shf.r.wrap.b32 	%r4453, %r4448, %r4449, 1;
	mov.b64 	%rd6447, {%r4453, %r4452};
	xor.b64  	%rd6448, %rd6447, %rd6446;
	shr.u64 	%rd6449, %rd9993, 7;
	xor.b64  	%rd6450, %rd6448, %rd6449;
	add.s64 	%rd6451, %rd6445, %rd9994;
	add.s64 	%rd6452, %rd6451, %rd6194;
	add.s64 	%rd6453, %rd6452, %rd6450;
	add.s64 	%rd6454, %rd6453, %rd6318;
	xor.b64  	%rd6455, %rd6392, %rd6355;
	and.b64  	%rd6456, %rd6429, %rd6455;
	xor.b64  	%rd6457, %rd6456, %rd6355;
	add.s64 	%rd6458, %rd6454, %rd6457;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4454,%dummy}, %rd6429;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4455}, %rd6429;
	}
	shf.r.wrap.b32 	%r4456, %r4455, %r4454, 14;
	shf.r.wrap.b32 	%r4457, %r4454, %r4455, 14;
	mov.b64 	%rd6459, {%r4457, %r4456};
	shf.r.wrap.b32 	%r4458, %r4455, %r4454, 18;
	shf.r.wrap.b32 	%r4459, %r4454, %r4455, 18;
	mov.b64 	%rd6460, {%r4459, %r4458};
	xor.b64  	%rd6461, %rd6459, %rd6460;
	shf.l.wrap.b32 	%r4460, %r4454, %r4455, 23;
	shf.l.wrap.b32 	%r4461, %r4455, %r4454, 23;
	mov.b64 	%rd6462, {%r4461, %r4460};
	xor.b64  	%rd6463, %rd6461, %rd6462;
	add.s64 	%rd6464, %rd6458, %rd6463;
	add.s64 	%rd6465, %rd6464, -6327057829258317296;
	add.s64 	%rd6466, %rd6465, %rd6329;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4462,%dummy}, %rd6440;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4463}, %rd6440;
	}
	shf.r.wrap.b32 	%r4464, %r4463, %r4462, 28;
	shf.r.wrap.b32 	%r4465, %r4462, %r4463, 28;
	mov.b64 	%rd6467, {%r4465, %r4464};
	shf.l.wrap.b32 	%r4466, %r4462, %r4463, 30;
	shf.l.wrap.b32 	%r4467, %r4463, %r4462, 30;
	mov.b64 	%rd6468, {%r4467, %r4466};
	xor.b64  	%rd6469, %rd6467, %rd6468;
	shf.l.wrap.b32 	%r4468, %r4462, %r4463, 25;
	shf.l.wrap.b32 	%r4469, %r4463, %r4462, 25;
	mov.b64 	%rd6470, {%r4469, %r4468};
	xor.b64  	%rd6471, %rd6469, %rd6470;
	and.b64  	%rd6472, %rd6440, %rd6403;
	or.b64  	%rd6473, %rd6440, %rd6403;
	and.b64  	%rd6474, %rd6473, %rd6366;
	or.b64  	%rd6475, %rd6474, %rd6472;
	add.s64 	%rd6476, %rd6475, %rd6471;
	add.s64 	%rd6477, %rd6476, %rd6465;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4470,%dummy}, %rd6416;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4471}, %rd6416;
	}
	shf.r.wrap.b32 	%r4472, %r4471, %r4470, 19;
	shf.r.wrap.b32 	%r4473, %r4470, %r4471, 19;
	mov.b64 	%rd6478, {%r4473, %r4472};
	shf.l.wrap.b32 	%r4474, %r4470, %r4471, 3;
	shf.l.wrap.b32 	%r4475, %r4471, %r4470, 3;
	mov.b64 	%rd6479, {%r4475, %r4474};
	xor.b64  	%rd6480, %rd6478, %rd6479;
	shr.u64 	%rd6481, %rd6416, 6;
	xor.b64  	%rd6482, %rd6480, %rd6481;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4476,%dummy}, %rd9992;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4477}, %rd9992;
	}
	shf.r.wrap.b32 	%r4478, %r4477, %r4476, 8;
	shf.r.wrap.b32 	%r4479, %r4476, %r4477, 8;
	mov.b64 	%rd6483, {%r4479, %r4478};
	shf.r.wrap.b32 	%r4480, %r4477, %r4476, 1;
	shf.r.wrap.b32 	%r4481, %r4476, %r4477, 1;
	mov.b64 	%rd6484, {%r4481, %r4480};
	xor.b64  	%rd6485, %rd6484, %rd6483;
	shr.u64 	%rd6486, %rd9992, 7;
	xor.b64  	%rd6487, %rd6485, %rd6486;
	add.s64 	%rd6488, %rd6482, %rd9993;
	add.s64 	%rd6489, %rd6488, %rd6231;
	add.s64 	%rd6490, %rd6489, %rd6487;
	add.s64 	%rd6491, %rd6490, %rd6355;
	xor.b64  	%rd6492, %rd6429, %rd6392;
	and.b64  	%rd6493, %rd6466, %rd6492;
	xor.b64  	%rd6494, %rd6493, %rd6392;
	add.s64 	%rd6495, %rd6491, %rd6494;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4482,%dummy}, %rd6466;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4483}, %rd6466;
	}
	shf.r.wrap.b32 	%r4484, %r4483, %r4482, 14;
	shf.r.wrap.b32 	%r4485, %r4482, %r4483, 14;
	mov.b64 	%rd6496, {%r4485, %r4484};
	shf.r.wrap.b32 	%r4486, %r4483, %r4482, 18;
	shf.r.wrap.b32 	%r4487, %r4482, %r4483, 18;
	mov.b64 	%rd6497, {%r4487, %r4486};
	xor.b64  	%rd6498, %rd6496, %rd6497;
	shf.l.wrap.b32 	%r4488, %r4482, %r4483, 23;
	shf.l.wrap.b32 	%r4489, %r4483, %r4482, 23;
	mov.b64 	%rd6499, {%r4489, %r4488};
	xor.b64  	%rd6500, %rd6498, %rd6499;
	add.s64 	%rd6501, %rd6495, %rd6500;
	add.s64 	%rd6502, %rd6501, -5763719355590565569;
	add.s64 	%rd6503, %rd6502, %rd6366;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4490,%dummy}, %rd6477;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4491}, %rd6477;
	}
	shf.r.wrap.b32 	%r4492, %r4491, %r4490, 28;
	shf.r.wrap.b32 	%r4493, %r4490, %r4491, 28;
	mov.b64 	%rd6504, {%r4493, %r4492};
	shf.l.wrap.b32 	%r4494, %r4490, %r4491, 30;
	shf.l.wrap.b32 	%r4495, %r4491, %r4490, 30;
	mov.b64 	%rd6505, {%r4495, %r4494};
	xor.b64  	%rd6506, %rd6504, %rd6505;
	shf.l.wrap.b32 	%r4496, %r4490, %r4491, 25;
	shf.l.wrap.b32 	%r4497, %r4491, %r4490, 25;
	mov.b64 	%rd6507, {%r4497, %r4496};
	xor.b64  	%rd6508, %rd6506, %rd6507;
	and.b64  	%rd6509, %rd6477, %rd6440;
	or.b64  	%rd6510, %rd6477, %rd6440;
	and.b64  	%rd6511, %rd6510, %rd6403;
	or.b64  	%rd6512, %rd6511, %rd6509;
	add.s64 	%rd6513, %rd6512, %rd6508;
	add.s64 	%rd6514, %rd6513, %rd6502;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4498,%dummy}, %rd6453;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4499}, %rd6453;
	}
	shf.r.wrap.b32 	%r4500, %r4499, %r4498, 19;
	shf.r.wrap.b32 	%r4501, %r4498, %r4499, 19;
	mov.b64 	%rd6515, {%r4501, %r4500};
	shf.l.wrap.b32 	%r4502, %r4498, %r4499, 3;
	shf.l.wrap.b32 	%r4503, %r4499, %r4498, 3;
	mov.b64 	%rd6516, {%r4503, %r4502};
	xor.b64  	%rd6517, %rd6515, %rd6516;
	shr.u64 	%rd6518, %rd6453, 6;
	xor.b64  	%rd6519, %rd6517, %rd6518;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4504,%dummy}, %rd9991;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4505}, %rd9991;
	}
	shf.r.wrap.b32 	%r4506, %r4505, %r4504, 8;
	shf.r.wrap.b32 	%r4507, %r4504, %r4505, 8;
	mov.b64 	%rd6520, {%r4507, %r4506};
	shf.r.wrap.b32 	%r4508, %r4505, %r4504, 1;
	shf.r.wrap.b32 	%r4509, %r4504, %r4505, 1;
	mov.b64 	%rd6521, {%r4509, %r4508};
	xor.b64  	%rd6522, %rd6521, %rd6520;
	shr.u64 	%rd6523, %rd9991, 7;
	xor.b64  	%rd6524, %rd6522, %rd6523;
	add.s64 	%rd6525, %rd6519, %rd9992;
	add.s64 	%rd6526, %rd6525, %rd6268;
	add.s64 	%rd6527, %rd6526, %rd6524;
	add.s64 	%rd6528, %rd6527, %rd6392;
	xor.b64  	%rd6529, %rd6466, %rd6429;
	and.b64  	%rd6530, %rd6503, %rd6529;
	xor.b64  	%rd6531, %rd6530, %rd6429;
	add.s64 	%rd6532, %rd6528, %rd6531;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4510,%dummy}, %rd6503;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4511}, %rd6503;
	}
	shf.r.wrap.b32 	%r4512, %r4511, %r4510, 14;
	shf.r.wrap.b32 	%r4513, %r4510, %r4511, 14;
	mov.b64 	%rd6533, {%r4513, %r4512};
	shf.r.wrap.b32 	%r4514, %r4511, %r4510, 18;
	shf.r.wrap.b32 	%r4515, %r4510, %r4511, 18;
	mov.b64 	%rd6534, {%r4515, %r4514};
	xor.b64  	%rd6535, %rd6533, %rd6534;
	shf.l.wrap.b32 	%r4516, %r4510, %r4511, 23;
	shf.l.wrap.b32 	%r4517, %r4511, %r4510, 23;
	mov.b64 	%rd6536, {%r4517, %r4516};
	xor.b64  	%rd6537, %rd6535, %rd6536;
	add.s64 	%rd6538, %rd6532, %rd6537;
	add.s64 	%rd6539, %rd6538, -4658551843659510044;
	add.s64 	%rd6540, %rd6539, %rd6403;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4518,%dummy}, %rd6514;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4519}, %rd6514;
	}
	shf.r.wrap.b32 	%r4520, %r4519, %r4518, 28;
	shf.r.wrap.b32 	%r4521, %r4518, %r4519, 28;
	mov.b64 	%rd6541, {%r4521, %r4520};
	shf.l.wrap.b32 	%r4522, %r4518, %r4519, 30;
	shf.l.wrap.b32 	%r4523, %r4519, %r4518, 30;
	mov.b64 	%rd6542, {%r4523, %r4522};
	xor.b64  	%rd6543, %rd6541, %rd6542;
	shf.l.wrap.b32 	%r4524, %r4518, %r4519, 25;
	shf.l.wrap.b32 	%r4525, %r4519, %r4518, 25;
	mov.b64 	%rd6544, {%r4525, %r4524};
	xor.b64  	%rd6545, %rd6543, %rd6544;
	and.b64  	%rd6546, %rd6514, %rd6477;
	or.b64  	%rd6547, %rd6514, %rd6477;
	and.b64  	%rd6548, %rd6547, %rd6440;
	or.b64  	%rd6549, %rd6548, %rd6546;
	add.s64 	%rd6550, %rd6549, %rd6545;
	add.s64 	%rd6551, %rd6550, %rd6539;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4526,%dummy}, %rd6490;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4527}, %rd6490;
	}
	shf.r.wrap.b32 	%r4528, %r4527, %r4526, 19;
	shf.r.wrap.b32 	%r4529, %r4526, %r4527, 19;
	mov.b64 	%rd6552, {%r4529, %r4528};
	shf.l.wrap.b32 	%r4530, %r4526, %r4527, 3;
	shf.l.wrap.b32 	%r4531, %r4527, %r4526, 3;
	mov.b64 	%rd6553, {%r4531, %r4530};
	xor.b64  	%rd6554, %rd6552, %rd6553;
	shr.u64 	%rd6555, %rd6490, 6;
	xor.b64  	%rd6556, %rd6554, %rd6555;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4532,%dummy}, %rd9990;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4533}, %rd9990;
	}
	shf.r.wrap.b32 	%r4534, %r4533, %r4532, 8;
	shf.r.wrap.b32 	%r4535, %r4532, %r4533, 8;
	mov.b64 	%rd6557, {%r4535, %r4534};
	shf.r.wrap.b32 	%r4536, %r4533, %r4532, 1;
	shf.r.wrap.b32 	%r4537, %r4532, %r4533, 1;
	mov.b64 	%rd6558, {%r4537, %r4536};
	xor.b64  	%rd6559, %rd6558, %rd6557;
	shr.u64 	%rd6560, %rd9990, 7;
	xor.b64  	%rd6561, %rd6559, %rd6560;
	add.s64 	%rd6562, %rd6556, %rd9991;
	add.s64 	%rd6563, %rd6562, %rd6305;
	add.s64 	%rd6564, %rd6563, %rd6561;
	add.s64 	%rd6565, %rd6564, %rd6429;
	xor.b64  	%rd6566, %rd6503, %rd6466;
	and.b64  	%rd6567, %rd6540, %rd6566;
	xor.b64  	%rd6568, %rd6567, %rd6466;
	add.s64 	%rd6569, %rd6565, %rd6568;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4538,%dummy}, %rd6540;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4539}, %rd6540;
	}
	shf.r.wrap.b32 	%r4540, %r4539, %r4538, 14;
	shf.r.wrap.b32 	%r4541, %r4538, %r4539, 14;
	mov.b64 	%rd6570, {%r4541, %r4540};
	shf.r.wrap.b32 	%r4542, %r4539, %r4538, 18;
	shf.r.wrap.b32 	%r4543, %r4538, %r4539, 18;
	mov.b64 	%rd6571, {%r4543, %r4542};
	xor.b64  	%rd6572, %rd6570, %rd6571;
	shf.l.wrap.b32 	%r4544, %r4538, %r4539, 23;
	shf.l.wrap.b32 	%r4545, %r4539, %r4538, 23;
	mov.b64 	%rd6573, {%r4545, %r4544};
	xor.b64  	%rd6574, %rd6572, %rd6573;
	add.s64 	%rd6575, %rd6569, %rd6574;
	add.s64 	%rd6576, %rd6575, -4116276920077217854;
	add.s64 	%rd6577, %rd6576, %rd6440;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4546,%dummy}, %rd6551;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4547}, %rd6551;
	}
	shf.r.wrap.b32 	%r4548, %r4547, %r4546, 28;
	shf.r.wrap.b32 	%r4549, %r4546, %r4547, 28;
	mov.b64 	%rd6578, {%r4549, %r4548};
	shf.l.wrap.b32 	%r4550, %r4546, %r4547, 30;
	shf.l.wrap.b32 	%r4551, %r4547, %r4546, 30;
	mov.b64 	%rd6579, {%r4551, %r4550};
	xor.b64  	%rd6580, %rd6578, %rd6579;
	shf.l.wrap.b32 	%r4552, %r4546, %r4547, 25;
	shf.l.wrap.b32 	%r4553, %r4547, %r4546, 25;
	mov.b64 	%rd6581, {%r4553, %r4552};
	xor.b64  	%rd6582, %rd6580, %rd6581;
	and.b64  	%rd6583, %rd6551, %rd6514;
	or.b64  	%rd6584, %rd6551, %rd6514;
	and.b64  	%rd6585, %rd6584, %rd6477;
	or.b64  	%rd6586, %rd6585, %rd6583;
	add.s64 	%rd6587, %rd6586, %rd6582;
	add.s64 	%rd6588, %rd6587, %rd6576;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4554,%dummy}, %rd6527;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4555}, %rd6527;
	}
	shf.r.wrap.b32 	%r4556, %r4555, %r4554, 19;
	shf.r.wrap.b32 	%r4557, %r4554, %r4555, 19;
	mov.b64 	%rd6589, {%r4557, %r4556};
	shf.l.wrap.b32 	%r4558, %r4554, %r4555, 3;
	shf.l.wrap.b32 	%r4559, %r4555, %r4554, 3;
	mov.b64 	%rd6590, {%r4559, %r4558};
	xor.b64  	%rd6591, %rd6589, %rd6590;
	shr.u64 	%rd6592, %rd6527, 6;
	xor.b64  	%rd6593, %rd6591, %rd6592;
	shf.r.wrap.b32 	%r4560, %r4190, %r4191, 8;
	shf.r.wrap.b32 	%r4561, %r4191, %r4190, 8;
	mov.b64 	%rd6594, {%r4561, %r4560};
	shf.r.wrap.b32 	%r4562, %r4190, %r4191, 1;
	shf.r.wrap.b32 	%r4563, %r4191, %r4190, 1;
	mov.b64 	%rd6595, {%r4563, %r4562};
	xor.b64  	%rd6596, %rd6595, %rd6594;
	shr.u64 	%rd6597, %rd9989, 7;
	xor.b64  	%rd6598, %rd6596, %rd6597;
	add.s64 	%rd6599, %rd6593, %rd9990;
	add.s64 	%rd6600, %rd6599, %rd6342;
	add.s64 	%rd6601, %rd6600, %rd6598;
	add.s64 	%rd6602, %rd6601, %rd6466;
	xor.b64  	%rd6603, %rd6540, %rd6503;
	and.b64  	%rd6604, %rd6577, %rd6603;
	xor.b64  	%rd6605, %rd6604, %rd6503;
	add.s64 	%rd6606, %rd6602, %rd6605;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4564,%dummy}, %rd6577;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4565}, %rd6577;
	}
	shf.r.wrap.b32 	%r4566, %r4565, %r4564, 14;
	shf.r.wrap.b32 	%r4567, %r4564, %r4565, 14;
	mov.b64 	%rd6607, {%r4567, %r4566};
	shf.r.wrap.b32 	%r4568, %r4565, %r4564, 18;
	shf.r.wrap.b32 	%r4569, %r4564, %r4565, 18;
	mov.b64 	%rd6608, {%r4569, %r4568};
	xor.b64  	%rd6609, %rd6607, %rd6608;
	shf.l.wrap.b32 	%r4570, %r4564, %r4565, 23;
	shf.l.wrap.b32 	%r4571, %r4565, %r4564, 23;
	mov.b64 	%rd6610, {%r4571, %r4570};
	xor.b64  	%rd6611, %rd6609, %rd6610;
	add.s64 	%rd6612, %rd6606, %rd6611;
	add.s64 	%rd6613, %rd6612, -3051310485924567259;
	add.s64 	%rd6614, %rd6613, %rd6477;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4572,%dummy}, %rd6588;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4573}, %rd6588;
	}
	shf.r.wrap.b32 	%r4574, %r4573, %r4572, 28;
	shf.r.wrap.b32 	%r4575, %r4572, %r4573, 28;
	mov.b64 	%rd6615, {%r4575, %r4574};
	shf.l.wrap.b32 	%r4576, %r4572, %r4573, 30;
	shf.l.wrap.b32 	%r4577, %r4573, %r4572, 30;
	mov.b64 	%rd6616, {%r4577, %r4576};
	xor.b64  	%rd6617, %rd6615, %rd6616;
	shf.l.wrap.b32 	%r4578, %r4572, %r4573, 25;
	shf.l.wrap.b32 	%r4579, %r4573, %r4572, 25;
	mov.b64 	%rd6618, {%r4579, %r4578};
	xor.b64  	%rd6619, %rd6617, %rd6618;
	and.b64  	%rd6620, %rd6588, %rd6551;
	or.b64  	%rd6621, %rd6588, %rd6551;
	and.b64  	%rd6622, %rd6621, %rd6514;
	or.b64  	%rd6623, %rd6622, %rd6620;
	add.s64 	%rd6624, %rd6623, %rd6619;
	add.s64 	%rd6625, %rd6624, %rd6613;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4580,%dummy}, %rd6564;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4581}, %rd6564;
	}
	shf.r.wrap.b32 	%r4582, %r4581, %r4580, 19;
	shf.r.wrap.b32 	%r4583, %r4580, %r4581, 19;
	mov.b64 	%rd6626, {%r4583, %r4582};
	shf.l.wrap.b32 	%r4584, %r4580, %r4581, 3;
	shf.l.wrap.b32 	%r4585, %r4581, %r4580, 3;
	mov.b64 	%rd6627, {%r4585, %r4584};
	xor.b64  	%rd6628, %rd6626, %rd6627;
	shr.u64 	%rd6629, %rd6564, 6;
	xor.b64  	%rd6630, %rd6628, %rd6629;
	shf.r.wrap.b32 	%r4586, %r4219, %r4218, 1;
	shf.r.wrap.b32 	%r4587, %r4218, %r4219, 1;
	mov.b64 	%rd6631, {%r4587, %r4586};
	shf.r.wrap.b32 	%r4588, %r4219, %r4218, 8;
	shf.r.wrap.b32 	%r4589, %r4218, %r4219, 8;
	mov.b64 	%rd6632, {%r4589, %r4588};
	xor.b64  	%rd6633, %rd6631, %rd6632;
	shr.u64 	%rd6634, %rd5723, 7;
	xor.b64  	%rd6635, %rd6633, %rd6634;
	add.s64 	%rd6636, %rd6630, %rd9989;
	add.s64 	%rd6637, %rd6636, %rd6379;
	add.s64 	%rd6638, %rd6637, %rd6635;
	add.s64 	%rd6639, %rd6638, %rd6503;
	xor.b64  	%rd6640, %rd6577, %rd6540;
	and.b64  	%rd6641, %rd6614, %rd6640;
	xor.b64  	%rd6642, %rd6641, %rd6540;
	add.s64 	%rd6643, %rd6639, %rd6642;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4590,%dummy}, %rd6614;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4591}, %rd6614;
	}
	shf.r.wrap.b32 	%r4592, %r4591, %r4590, 14;
	shf.r.wrap.b32 	%r4593, %r4590, %r4591, 14;
	mov.b64 	%rd6644, {%r4593, %r4592};
	shf.r.wrap.b32 	%r4594, %r4591, %r4590, 18;
	shf.r.wrap.b32 	%r4595, %r4590, %r4591, 18;
	mov.b64 	%rd6645, {%r4595, %r4594};
	xor.b64  	%rd6646, %rd6644, %rd6645;
	shf.l.wrap.b32 	%r4596, %r4590, %r4591, 23;
	shf.l.wrap.b32 	%r4597, %r4591, %r4590, 23;
	mov.b64 	%rd6647, {%r4597, %r4596};
	xor.b64  	%rd6648, %rd6646, %rd6647;
	add.s64 	%rd6649, %rd6643, %rd6648;
	add.s64 	%rd6650, %rd6649, 489312712824947311;
	add.s64 	%rd6651, %rd6650, %rd6514;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4598,%dummy}, %rd6625;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4599}, %rd6625;
	}
	shf.r.wrap.b32 	%r4600, %r4599, %r4598, 28;
	shf.r.wrap.b32 	%r4601, %r4598, %r4599, 28;
	mov.b64 	%rd6652, {%r4601, %r4600};
	shf.l.wrap.b32 	%r4602, %r4598, %r4599, 30;
	shf.l.wrap.b32 	%r4603, %r4599, %r4598, 30;
	mov.b64 	%rd6653, {%r4603, %r4602};
	xor.b64  	%rd6654, %rd6652, %rd6653;
	shf.l.wrap.b32 	%r4604, %r4598, %r4599, 25;
	shf.l.wrap.b32 	%r4605, %r4599, %r4598, 25;
	mov.b64 	%rd6655, {%r4605, %r4604};
	xor.b64  	%rd6656, %rd6654, %rd6655;
	and.b64  	%rd6657, %rd6625, %rd6588;
	or.b64  	%rd6658, %rd6625, %rd6588;
	and.b64  	%rd6659, %rd6658, %rd6551;
	or.b64  	%rd6660, %rd6659, %rd6657;
	add.s64 	%rd6661, %rd6660, %rd6656;
	add.s64 	%rd6662, %rd6661, %rd6650;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4606,%dummy}, %rd6601;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4607}, %rd6601;
	}
	shf.r.wrap.b32 	%r4608, %r4607, %r4606, 19;
	shf.r.wrap.b32 	%r4609, %r4606, %r4607, 19;
	mov.b64 	%rd6663, {%r4609, %r4608};
	shf.l.wrap.b32 	%r4610, %r4606, %r4607, 3;
	shf.l.wrap.b32 	%r4611, %r4607, %r4606, 3;
	mov.b64 	%rd6664, {%r4611, %r4610};
	xor.b64  	%rd6665, %rd6663, %rd6664;
	shr.u64 	%rd6666, %rd6601, 6;
	xor.b64  	%rd6667, %rd6665, %rd6666;
	shf.r.wrap.b32 	%r4612, %r4247, %r4246, 1;
	shf.r.wrap.b32 	%r4613, %r4246, %r4247, 1;
	mov.b64 	%rd6668, {%r4613, %r4612};
	shf.r.wrap.b32 	%r4614, %r4247, %r4246, 8;
	shf.r.wrap.b32 	%r4615, %r4246, %r4247, 8;
	mov.b64 	%rd6669, {%r4615, %r4614};
	xor.b64  	%rd6670, %rd6668, %rd6669;
	shr.u64 	%rd6671, %rd6120, 7;
	xor.b64  	%rd6672, %rd6670, %rd6671;
	add.s64 	%rd6673, %rd6667, %rd5723;
	add.s64 	%rd6674, %rd6673, %rd6416;
	add.s64 	%rd6675, %rd6674, %rd6672;
	add.s64 	%rd6676, %rd6675, %rd6540;
	xor.b64  	%rd6677, %rd6614, %rd6577;
	and.b64  	%rd6678, %rd6651, %rd6677;
	xor.b64  	%rd6679, %rd6678, %rd6577;
	add.s64 	%rd6680, %rd6676, %rd6679;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4616,%dummy}, %rd6651;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4617}, %rd6651;
	}
	shf.r.wrap.b32 	%r4618, %r4617, %r4616, 14;
	shf.r.wrap.b32 	%r4619, %r4616, %r4617, 14;
	mov.b64 	%rd6681, {%r4619, %r4618};
	shf.r.wrap.b32 	%r4620, %r4617, %r4616, 18;
	shf.r.wrap.b32 	%r4621, %r4616, %r4617, 18;
	mov.b64 	%rd6682, {%r4621, %r4620};
	xor.b64  	%rd6683, %rd6681, %rd6682;
	shf.l.wrap.b32 	%r4622, %r4616, %r4617, 23;
	shf.l.wrap.b32 	%r4623, %r4617, %r4616, 23;
	mov.b64 	%rd6684, {%r4623, %r4622};
	xor.b64  	%rd6685, %rd6683, %rd6684;
	add.s64 	%rd6686, %rd6680, %rd6685;
	add.s64 	%rd6687, %rd6686, 1452737877330783856;
	add.s64 	%rd6688, %rd6687, %rd6551;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4624,%dummy}, %rd6662;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4625}, %rd6662;
	}
	shf.r.wrap.b32 	%r4626, %r4625, %r4624, 28;
	shf.r.wrap.b32 	%r4627, %r4624, %r4625, 28;
	mov.b64 	%rd6689, {%r4627, %r4626};
	shf.l.wrap.b32 	%r4628, %r4624, %r4625, 30;
	shf.l.wrap.b32 	%r4629, %r4625, %r4624, 30;
	mov.b64 	%rd6690, {%r4629, %r4628};
	xor.b64  	%rd6691, %rd6689, %rd6690;
	shf.l.wrap.b32 	%r4630, %r4624, %r4625, 25;
	shf.l.wrap.b32 	%r4631, %r4625, %r4624, 25;
	mov.b64 	%rd6692, {%r4631, %r4630};
	xor.b64  	%rd6693, %rd6691, %rd6692;
	and.b64  	%rd6694, %rd6662, %rd6625;
	or.b64  	%rd6695, %rd6662, %rd6625;
	and.b64  	%rd6696, %rd6695, %rd6588;
	or.b64  	%rd6697, %rd6696, %rd6694;
	add.s64 	%rd6698, %rd6697, %rd6693;
	add.s64 	%rd6699, %rd6698, %rd6687;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4632,%dummy}, %rd6638;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4633}, %rd6638;
	}
	shf.r.wrap.b32 	%r4634, %r4633, %r4632, 19;
	shf.r.wrap.b32 	%r4635, %r4632, %r4633, 19;
	mov.b64 	%rd6700, {%r4635, %r4634};
	shf.l.wrap.b32 	%r4636, %r4632, %r4633, 3;
	shf.l.wrap.b32 	%r4637, %r4633, %r4632, 3;
	mov.b64 	%rd6701, {%r4637, %r4636};
	xor.b64  	%rd6702, %rd6700, %rd6701;
	shr.u64 	%rd6703, %rd6638, 6;
	xor.b64  	%rd6704, %rd6702, %rd6703;
	shf.r.wrap.b32 	%r4638, %r4275, %r4274, 1;
	shf.r.wrap.b32 	%r4639, %r4274, %r4275, 1;
	mov.b64 	%rd6705, {%r4639, %r4638};
	shf.r.wrap.b32 	%r4640, %r4275, %r4274, 8;
	shf.r.wrap.b32 	%r4641, %r4274, %r4275, 8;
	mov.b64 	%rd6706, {%r4641, %r4640};
	xor.b64  	%rd6707, %rd6705, %rd6706;
	shr.u64 	%rd6708, %rd6157, 7;
	xor.b64  	%rd6709, %rd6707, %rd6708;
	add.s64 	%rd6710, %rd6704, %rd6120;
	add.s64 	%rd6711, %rd6710, %rd6453;
	add.s64 	%rd6712, %rd6711, %rd6709;
	add.s64 	%rd6713, %rd6712, %rd6577;
	xor.b64  	%rd6714, %rd6651, %rd6614;
	and.b64  	%rd6715, %rd6688, %rd6714;
	xor.b64  	%rd6716, %rd6715, %rd6614;
	add.s64 	%rd6717, %rd6713, %rd6716;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4642,%dummy}, %rd6688;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4643}, %rd6688;
	}
	shf.r.wrap.b32 	%r4644, %r4643, %r4642, 14;
	shf.r.wrap.b32 	%r4645, %r4642, %r4643, 14;
	mov.b64 	%rd6718, {%r4645, %r4644};
	shf.r.wrap.b32 	%r4646, %r4643, %r4642, 18;
	shf.r.wrap.b32 	%r4647, %r4642, %r4643, 18;
	mov.b64 	%rd6719, {%r4647, %r4646};
	xor.b64  	%rd6720, %rd6718, %rd6719;
	shf.l.wrap.b32 	%r4648, %r4642, %r4643, 23;
	shf.l.wrap.b32 	%r4649, %r4643, %r4642, 23;
	mov.b64 	%rd6721, {%r4649, %r4648};
	xor.b64  	%rd6722, %rd6720, %rd6721;
	add.s64 	%rd6723, %rd6717, %rd6722;
	add.s64 	%rd6724, %rd6723, 2861767655752347644;
	add.s64 	%rd6725, %rd6724, %rd6588;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4650,%dummy}, %rd6699;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4651}, %rd6699;
	}
	shf.r.wrap.b32 	%r4652, %r4651, %r4650, 28;
	shf.r.wrap.b32 	%r4653, %r4650, %r4651, 28;
	mov.b64 	%rd6726, {%r4653, %r4652};
	shf.l.wrap.b32 	%r4654, %r4650, %r4651, 30;
	shf.l.wrap.b32 	%r4655, %r4651, %r4650, 30;
	mov.b64 	%rd6727, {%r4655, %r4654};
	xor.b64  	%rd6728, %rd6726, %rd6727;
	shf.l.wrap.b32 	%r4656, %r4650, %r4651, 25;
	shf.l.wrap.b32 	%r4657, %r4651, %r4650, 25;
	mov.b64 	%rd6729, {%r4657, %r4656};
	xor.b64  	%rd6730, %rd6728, %rd6729;
	and.b64  	%rd6731, %rd6699, %rd6662;
	or.b64  	%rd6732, %rd6699, %rd6662;
	and.b64  	%rd6733, %rd6732, %rd6625;
	or.b64  	%rd6734, %rd6733, %rd6731;
	add.s64 	%rd6735, %rd6734, %rd6730;
	add.s64 	%rd6736, %rd6735, %rd6724;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4658,%dummy}, %rd6675;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4659}, %rd6675;
	}
	shf.r.wrap.b32 	%r4660, %r4659, %r4658, 19;
	shf.r.wrap.b32 	%r4661, %r4658, %r4659, 19;
	mov.b64 	%rd6737, {%r4661, %r4660};
	shf.l.wrap.b32 	%r4662, %r4658, %r4659, 3;
	shf.l.wrap.b32 	%r4663, %r4659, %r4658, 3;
	mov.b64 	%rd6738, {%r4663, %r4662};
	xor.b64  	%rd6739, %rd6737, %rd6738;
	shr.u64 	%rd6740, %rd6675, 6;
	xor.b64  	%rd6741, %rd6739, %rd6740;
	shf.r.wrap.b32 	%r4664, %r4303, %r4302, 1;
	shf.r.wrap.b32 	%r4665, %r4302, %r4303, 1;
	mov.b64 	%rd6742, {%r4665, %r4664};
	shf.r.wrap.b32 	%r4666, %r4303, %r4302, 8;
	shf.r.wrap.b32 	%r4667, %r4302, %r4303, 8;
	mov.b64 	%rd6743, {%r4667, %r4666};
	xor.b64  	%rd6744, %rd6742, %rd6743;
	shr.u64 	%rd6745, %rd6194, 7;
	xor.b64  	%rd6746, %rd6744, %rd6745;
	add.s64 	%rd6747, %rd6741, %rd6157;
	add.s64 	%rd6748, %rd6747, %rd6490;
	add.s64 	%rd6749, %rd6748, %rd6746;
	add.s64 	%rd6750, %rd6749, %rd6614;
	xor.b64  	%rd6751, %rd6688, %rd6651;
	and.b64  	%rd6752, %rd6725, %rd6751;
	xor.b64  	%rd6753, %rd6752, %rd6651;
	add.s64 	%rd6754, %rd6750, %rd6753;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4668,%dummy}, %rd6725;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4669}, %rd6725;
	}
	shf.r.wrap.b32 	%r4670, %r4669, %r4668, 14;
	shf.r.wrap.b32 	%r4671, %r4668, %r4669, 14;
	mov.b64 	%rd6755, {%r4671, %r4670};
	shf.r.wrap.b32 	%r4672, %r4669, %r4668, 18;
	shf.r.wrap.b32 	%r4673, %r4668, %r4669, 18;
	mov.b64 	%rd6756, {%r4673, %r4672};
	xor.b64  	%rd6757, %rd6755, %rd6756;
	shf.l.wrap.b32 	%r4674, %r4668, %r4669, 23;
	shf.l.wrap.b32 	%r4675, %r4669, %r4668, 23;
	mov.b64 	%rd6758, {%r4675, %r4674};
	xor.b64  	%rd6759, %rd6757, %rd6758;
	add.s64 	%rd6760, %rd6754, %rd6759;
	add.s64 	%rd6761, %rd6760, 3322285676063803686;
	add.s64 	%rd6762, %rd6761, %rd6625;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4676,%dummy}, %rd6736;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4677}, %rd6736;
	}
	shf.r.wrap.b32 	%r4678, %r4677, %r4676, 28;
	shf.r.wrap.b32 	%r4679, %r4676, %r4677, 28;
	mov.b64 	%rd6763, {%r4679, %r4678};
	shf.l.wrap.b32 	%r4680, %r4676, %r4677, 30;
	shf.l.wrap.b32 	%r4681, %r4677, %r4676, 30;
	mov.b64 	%rd6764, {%r4681, %r4680};
	xor.b64  	%rd6765, %rd6763, %rd6764;
	shf.l.wrap.b32 	%r4682, %r4676, %r4677, 25;
	shf.l.wrap.b32 	%r4683, %r4677, %r4676, 25;
	mov.b64 	%rd6766, {%r4683, %r4682};
	xor.b64  	%rd6767, %rd6765, %rd6766;
	and.b64  	%rd6768, %rd6736, %rd6699;
	or.b64  	%rd6769, %rd6736, %rd6699;
	and.b64  	%rd6770, %rd6769, %rd6662;
	or.b64  	%rd6771, %rd6770, %rd6768;
	add.s64 	%rd6772, %rd6771, %rd6767;
	add.s64 	%rd6773, %rd6772, %rd6761;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4684,%dummy}, %rd6712;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4685}, %rd6712;
	}
	shf.r.wrap.b32 	%r4686, %r4685, %r4684, 19;
	shf.r.wrap.b32 	%r4687, %r4684, %r4685, 19;
	mov.b64 	%rd6774, {%r4687, %r4686};
	shf.l.wrap.b32 	%r4688, %r4684, %r4685, 3;
	shf.l.wrap.b32 	%r4689, %r4685, %r4684, 3;
	mov.b64 	%rd6775, {%r4689, %r4688};
	xor.b64  	%rd6776, %rd6774, %rd6775;
	shr.u64 	%rd6777, %rd6712, 6;
	xor.b64  	%rd6778, %rd6776, %rd6777;
	shf.r.wrap.b32 	%r4690, %r4331, %r4330, 1;
	shf.r.wrap.b32 	%r4691, %r4330, %r4331, 1;
	mov.b64 	%rd6779, {%r4691, %r4690};
	shf.r.wrap.b32 	%r4692, %r4331, %r4330, 8;
	shf.r.wrap.b32 	%r4693, %r4330, %r4331, 8;
	mov.b64 	%rd6780, {%r4693, %r4692};
	xor.b64  	%rd6781, %rd6779, %rd6780;
	shr.u64 	%rd6782, %rd6231, 7;
	xor.b64  	%rd6783, %rd6781, %rd6782;
	add.s64 	%rd6784, %rd6778, %rd6194;
	add.s64 	%rd6785, %rd6784, %rd6527;
	add.s64 	%rd6786, %rd6785, %rd6783;
	add.s64 	%rd6787, %rd6786, %rd6651;
	xor.b64  	%rd6788, %rd6725, %rd6688;
	and.b64  	%rd6789, %rd6762, %rd6788;
	xor.b64  	%rd6790, %rd6789, %rd6688;
	add.s64 	%rd6791, %rd6787, %rd6790;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4694,%dummy}, %rd6762;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4695}, %rd6762;
	}
	shf.r.wrap.b32 	%r4696, %r4695, %r4694, 14;
	shf.r.wrap.b32 	%r4697, %r4694, %r4695, 14;
	mov.b64 	%rd6792, {%r4697, %r4696};
	shf.r.wrap.b32 	%r4698, %r4695, %r4694, 18;
	shf.r.wrap.b32 	%r4699, %r4694, %r4695, 18;
	mov.b64 	%rd6793, {%r4699, %r4698};
	xor.b64  	%rd6794, %rd6792, %rd6793;
	shf.l.wrap.b32 	%r4700, %r4694, %r4695, 23;
	shf.l.wrap.b32 	%r4701, %r4695, %r4694, 23;
	mov.b64 	%rd6795, {%r4701, %r4700};
	xor.b64  	%rd6796, %rd6794, %rd6795;
	add.s64 	%rd6797, %rd6791, %rd6796;
	add.s64 	%rd6798, %rd6797, 5560940570517711597;
	add.s64 	%rd6799, %rd6798, %rd6662;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4702,%dummy}, %rd6773;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4703}, %rd6773;
	}
	shf.r.wrap.b32 	%r4704, %r4703, %r4702, 28;
	shf.r.wrap.b32 	%r4705, %r4702, %r4703, 28;
	mov.b64 	%rd6800, {%r4705, %r4704};
	shf.l.wrap.b32 	%r4706, %r4702, %r4703, 30;
	shf.l.wrap.b32 	%r4707, %r4703, %r4702, 30;
	mov.b64 	%rd6801, {%r4707, %r4706};
	xor.b64  	%rd6802, %rd6800, %rd6801;
	shf.l.wrap.b32 	%r4708, %r4702, %r4703, 25;
	shf.l.wrap.b32 	%r4709, %r4703, %r4702, 25;
	mov.b64 	%rd6803, {%r4709, %r4708};
	xor.b64  	%rd6804, %rd6802, %rd6803;
	and.b64  	%rd6805, %rd6773, %rd6736;
	or.b64  	%rd6806, %rd6773, %rd6736;
	and.b64  	%rd6807, %rd6806, %rd6699;
	or.b64  	%rd6808, %rd6807, %rd6805;
	add.s64 	%rd6809, %rd6808, %rd6804;
	add.s64 	%rd6810, %rd6809, %rd6798;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4710,%dummy}, %rd6749;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4711}, %rd6749;
	}
	shf.r.wrap.b32 	%r4712, %r4711, %r4710, 19;
	shf.r.wrap.b32 	%r4713, %r4710, %r4711, 19;
	mov.b64 	%rd6811, {%r4713, %r4712};
	shf.l.wrap.b32 	%r4714, %r4710, %r4711, 3;
	shf.l.wrap.b32 	%r4715, %r4711, %r4710, 3;
	mov.b64 	%rd6812, {%r4715, %r4714};
	xor.b64  	%rd6813, %rd6811, %rd6812;
	shr.u64 	%rd6814, %rd6749, 6;
	xor.b64  	%rd6815, %rd6813, %rd6814;
	shf.r.wrap.b32 	%r4716, %r4359, %r4358, 1;
	shf.r.wrap.b32 	%r4717, %r4358, %r4359, 1;
	mov.b64 	%rd6816, {%r4717, %r4716};
	shf.r.wrap.b32 	%r4718, %r4359, %r4358, 8;
	shf.r.wrap.b32 	%r4719, %r4358, %r4359, 8;
	mov.b64 	%rd6817, {%r4719, %r4718};
	xor.b64  	%rd6818, %rd6816, %rd6817;
	shr.u64 	%rd6819, %rd6268, 7;
	xor.b64  	%rd6820, %rd6818, %rd6819;
	add.s64 	%rd6821, %rd6815, %rd6231;
	add.s64 	%rd6822, %rd6821, %rd6564;
	add.s64 	%rd6823, %rd6822, %rd6820;
	add.s64 	%rd6824, %rd6823, %rd6688;
	xor.b64  	%rd6825, %rd6762, %rd6725;
	and.b64  	%rd6826, %rd6799, %rd6825;
	xor.b64  	%rd6827, %rd6826, %rd6725;
	add.s64 	%rd6828, %rd6824, %rd6827;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4720,%dummy}, %rd6799;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4721}, %rd6799;
	}
	shf.r.wrap.b32 	%r4722, %r4721, %r4720, 14;
	shf.r.wrap.b32 	%r4723, %r4720, %r4721, 14;
	mov.b64 	%rd6829, {%r4723, %r4722};
	shf.r.wrap.b32 	%r4724, %r4721, %r4720, 18;
	shf.r.wrap.b32 	%r4725, %r4720, %r4721, 18;
	mov.b64 	%rd6830, {%r4725, %r4724};
	xor.b64  	%rd6831, %rd6829, %rd6830;
	shf.l.wrap.b32 	%r4726, %r4720, %r4721, 23;
	shf.l.wrap.b32 	%r4727, %r4721, %r4720, 23;
	mov.b64 	%rd6832, {%r4727, %r4726};
	xor.b64  	%rd6833, %rd6831, %rd6832;
	add.s64 	%rd6834, %rd6828, %rd6833;
	add.s64 	%rd6835, %rd6834, 5996557281743188959;
	add.s64 	%rd6836, %rd6835, %rd6699;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4728,%dummy}, %rd6810;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4729}, %rd6810;
	}
	shf.r.wrap.b32 	%r4730, %r4729, %r4728, 28;
	shf.r.wrap.b32 	%r4731, %r4728, %r4729, 28;
	mov.b64 	%rd6837, {%r4731, %r4730};
	shf.l.wrap.b32 	%r4732, %r4728, %r4729, 30;
	shf.l.wrap.b32 	%r4733, %r4729, %r4728, 30;
	mov.b64 	%rd6838, {%r4733, %r4732};
	xor.b64  	%rd6839, %rd6837, %rd6838;
	shf.l.wrap.b32 	%r4734, %r4728, %r4729, 25;
	shf.l.wrap.b32 	%r4735, %r4729, %r4728, 25;
	mov.b64 	%rd6840, {%r4735, %r4734};
	xor.b64  	%rd6841, %rd6839, %rd6840;
	and.b64  	%rd6842, %rd6810, %rd6773;
	or.b64  	%rd6843, %rd6810, %rd6773;
	and.b64  	%rd6844, %rd6843, %rd6736;
	or.b64  	%rd6845, %rd6844, %rd6842;
	add.s64 	%rd6846, %rd6845, %rd6841;
	add.s64 	%rd6847, %rd6846, %rd6835;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4736,%dummy}, %rd6786;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4737}, %rd6786;
	}
	shf.r.wrap.b32 	%r4738, %r4737, %r4736, 19;
	shf.r.wrap.b32 	%r4739, %r4736, %r4737, 19;
	mov.b64 	%rd6848, {%r4739, %r4738};
	shf.l.wrap.b32 	%r4740, %r4736, %r4737, 3;
	shf.l.wrap.b32 	%r4741, %r4737, %r4736, 3;
	mov.b64 	%rd6849, {%r4741, %r4740};
	xor.b64  	%rd6850, %rd6848, %rd6849;
	shr.u64 	%rd6851, %rd6786, 6;
	xor.b64  	%rd6852, %rd6850, %rd6851;
	shf.r.wrap.b32 	%r4742, %r4387, %r4386, 1;
	shf.r.wrap.b32 	%r4743, %r4386, %r4387, 1;
	mov.b64 	%rd6853, {%r4743, %r4742};
	shf.r.wrap.b32 	%r4744, %r4387, %r4386, 8;
	shf.r.wrap.b32 	%r4745, %r4386, %r4387, 8;
	mov.b64 	%rd6854, {%r4745, %r4744};
	xor.b64  	%rd6855, %rd6853, %rd6854;
	shr.u64 	%rd6856, %rd6305, 7;
	xor.b64  	%rd6857, %rd6855, %rd6856;
	add.s64 	%rd6858, %rd6852, %rd6268;
	add.s64 	%rd6859, %rd6858, %rd6601;
	add.s64 	%rd6860, %rd6859, %rd6857;
	add.s64 	%rd6861, %rd6860, %rd6725;
	xor.b64  	%rd6862, %rd6799, %rd6762;
	and.b64  	%rd6863, %rd6836, %rd6862;
	xor.b64  	%rd6864, %rd6863, %rd6762;
	add.s64 	%rd6865, %rd6861, %rd6864;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4746,%dummy}, %rd6836;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4747}, %rd6836;
	}
	shf.r.wrap.b32 	%r4748, %r4747, %r4746, 14;
	shf.r.wrap.b32 	%r4749, %r4746, %r4747, 14;
	mov.b64 	%rd6866, {%r4749, %r4748};
	shf.r.wrap.b32 	%r4750, %r4747, %r4746, 18;
	shf.r.wrap.b32 	%r4751, %r4746, %r4747, 18;
	mov.b64 	%rd6867, {%r4751, %r4750};
	xor.b64  	%rd6868, %rd6866, %rd6867;
	shf.l.wrap.b32 	%r4752, %r4746, %r4747, 23;
	shf.l.wrap.b32 	%r4753, %r4747, %r4746, 23;
	mov.b64 	%rd6869, {%r4753, %r4752};
	xor.b64  	%rd6870, %rd6868, %rd6869;
	add.s64 	%rd6871, %rd6865, %rd6870;
	add.s64 	%rd6872, %rd6871, 7280758554555802590;
	add.s64 	%rd6873, %rd6872, %rd6736;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4754,%dummy}, %rd6847;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4755}, %rd6847;
	}
	shf.r.wrap.b32 	%r4756, %r4755, %r4754, 28;
	shf.r.wrap.b32 	%r4757, %r4754, %r4755, 28;
	mov.b64 	%rd6874, {%r4757, %r4756};
	shf.l.wrap.b32 	%r4758, %r4754, %r4755, 30;
	shf.l.wrap.b32 	%r4759, %r4755, %r4754, 30;
	mov.b64 	%rd6875, {%r4759, %r4758};
	xor.b64  	%rd6876, %rd6874, %rd6875;
	shf.l.wrap.b32 	%r4760, %r4754, %r4755, 25;
	shf.l.wrap.b32 	%r4761, %r4755, %r4754, 25;
	mov.b64 	%rd6877, {%r4761, %r4760};
	xor.b64  	%rd6878, %rd6876, %rd6877;
	and.b64  	%rd6879, %rd6847, %rd6810;
	or.b64  	%rd6880, %rd6847, %rd6810;
	and.b64  	%rd6881, %rd6880, %rd6773;
	or.b64  	%rd6882, %rd6881, %rd6879;
	add.s64 	%rd6883, %rd6882, %rd6878;
	add.s64 	%rd6884, %rd6883, %rd6872;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4762,%dummy}, %rd6823;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4763}, %rd6823;
	}
	shf.r.wrap.b32 	%r4764, %r4763, %r4762, 19;
	shf.r.wrap.b32 	%r4765, %r4762, %r4763, 19;
	mov.b64 	%rd6885, {%r4765, %r4764};
	shf.l.wrap.b32 	%r4766, %r4762, %r4763, 3;
	shf.l.wrap.b32 	%r4767, %r4763, %r4762, 3;
	mov.b64 	%rd6886, {%r4767, %r4766};
	xor.b64  	%rd6887, %rd6885, %rd6886;
	shr.u64 	%rd6888, %rd6823, 6;
	xor.b64  	%rd6889, %rd6887, %rd6888;
	shf.r.wrap.b32 	%r4768, %r4415, %r4414, 1;
	shf.r.wrap.b32 	%r4769, %r4414, %r4415, 1;
	mov.b64 	%rd6890, {%r4769, %r4768};
	shf.r.wrap.b32 	%r4770, %r4415, %r4414, 8;
	shf.r.wrap.b32 	%r4771, %r4414, %r4415, 8;
	mov.b64 	%rd6891, {%r4771, %r4770};
	xor.b64  	%rd6892, %rd6890, %rd6891;
	shr.u64 	%rd6893, %rd6342, 7;
	xor.b64  	%rd6894, %rd6892, %rd6893;
	add.s64 	%rd6895, %rd6889, %rd6305;
	add.s64 	%rd6896, %rd6895, %rd6638;
	add.s64 	%rd6897, %rd6896, %rd6894;
	add.s64 	%rd6898, %rd6897, %rd6762;
	xor.b64  	%rd6899, %rd6836, %rd6799;
	and.b64  	%rd6900, %rd6873, %rd6899;
	xor.b64  	%rd6901, %rd6900, %rd6799;
	add.s64 	%rd6902, %rd6898, %rd6901;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4772,%dummy}, %rd6873;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4773}, %rd6873;
	}
	shf.r.wrap.b32 	%r4774, %r4773, %r4772, 14;
	shf.r.wrap.b32 	%r4775, %r4772, %r4773, 14;
	mov.b64 	%rd6903, {%r4775, %r4774};
	shf.r.wrap.b32 	%r4776, %r4773, %r4772, 18;
	shf.r.wrap.b32 	%r4777, %r4772, %r4773, 18;
	mov.b64 	%rd6904, {%r4777, %r4776};
	xor.b64  	%rd6905, %rd6903, %rd6904;
	shf.l.wrap.b32 	%r4778, %r4772, %r4773, 23;
	shf.l.wrap.b32 	%r4779, %r4773, %r4772, 23;
	mov.b64 	%rd6906, {%r4779, %r4778};
	xor.b64  	%rd6907, %rd6905, %rd6906;
	add.s64 	%rd6908, %rd6902, %rd6907;
	add.s64 	%rd6909, %rd6908, 8532644243296465576;
	add.s64 	%rd6910, %rd6909, %rd6773;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4780,%dummy}, %rd6884;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4781}, %rd6884;
	}
	shf.r.wrap.b32 	%r4782, %r4781, %r4780, 28;
	shf.r.wrap.b32 	%r4783, %r4780, %r4781, 28;
	mov.b64 	%rd6911, {%r4783, %r4782};
	shf.l.wrap.b32 	%r4784, %r4780, %r4781, 30;
	shf.l.wrap.b32 	%r4785, %r4781, %r4780, 30;
	mov.b64 	%rd6912, {%r4785, %r4784};
	xor.b64  	%rd6913, %rd6911, %rd6912;
	shf.l.wrap.b32 	%r4786, %r4780, %r4781, 25;
	shf.l.wrap.b32 	%r4787, %r4781, %r4780, 25;
	mov.b64 	%rd6914, {%r4787, %r4786};
	xor.b64  	%rd6915, %rd6913, %rd6914;
	and.b64  	%rd6916, %rd6884, %rd6847;
	or.b64  	%rd6917, %rd6884, %rd6847;
	and.b64  	%rd6918, %rd6917, %rd6810;
	or.b64  	%rd6919, %rd6918, %rd6916;
	add.s64 	%rd6920, %rd6919, %rd6915;
	add.s64 	%rd6921, %rd6920, %rd6909;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4788,%dummy}, %rd6860;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4789}, %rd6860;
	}
	shf.r.wrap.b32 	%r4790, %r4789, %r4788, 19;
	shf.r.wrap.b32 	%r4791, %r4788, %r4789, 19;
	mov.b64 	%rd6922, {%r4791, %r4790};
	shf.l.wrap.b32 	%r4792, %r4788, %r4789, 3;
	shf.l.wrap.b32 	%r4793, %r4789, %r4788, 3;
	mov.b64 	%rd6923, {%r4793, %r4792};
	xor.b64  	%rd6924, %rd6922, %rd6923;
	shr.u64 	%rd6925, %rd6860, 6;
	xor.b64  	%rd6926, %rd6924, %rd6925;
	shf.r.wrap.b32 	%r4794, %r4443, %r4442, 1;
	shf.r.wrap.b32 	%r4795, %r4442, %r4443, 1;
	mov.b64 	%rd6927, {%r4795, %r4794};
	shf.r.wrap.b32 	%r4796, %r4443, %r4442, 8;
	shf.r.wrap.b32 	%r4797, %r4442, %r4443, 8;
	mov.b64 	%rd6928, {%r4797, %r4796};
	xor.b64  	%rd6929, %rd6927, %rd6928;
	shr.u64 	%rd6930, %rd6379, 7;
	xor.b64  	%rd6931, %rd6929, %rd6930;
	add.s64 	%rd6932, %rd6926, %rd6342;
	add.s64 	%rd6933, %rd6932, %rd6675;
	add.s64 	%rd6934, %rd6933, %rd6931;
	add.s64 	%rd6935, %rd6934, %rd6799;
	xor.b64  	%rd6936, %rd6873, %rd6836;
	and.b64  	%rd6937, %rd6910, %rd6936;
	xor.b64  	%rd6938, %rd6937, %rd6836;
	add.s64 	%rd6939, %rd6935, %rd6938;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4798,%dummy}, %rd6910;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4799}, %rd6910;
	}
	shf.r.wrap.b32 	%r4800, %r4799, %r4798, 14;
	shf.r.wrap.b32 	%r4801, %r4798, %r4799, 14;
	mov.b64 	%rd6940, {%r4801, %r4800};
	shf.r.wrap.b32 	%r4802, %r4799, %r4798, 18;
	shf.r.wrap.b32 	%r4803, %r4798, %r4799, 18;
	mov.b64 	%rd6941, {%r4803, %r4802};
	xor.b64  	%rd6942, %rd6940, %rd6941;
	shf.l.wrap.b32 	%r4804, %r4798, %r4799, 23;
	shf.l.wrap.b32 	%r4805, %r4799, %r4798, 23;
	mov.b64 	%rd6943, {%r4805, %r4804};
	xor.b64  	%rd6944, %rd6942, %rd6943;
	add.s64 	%rd6945, %rd6939, %rd6944;
	add.s64 	%rd6946, %rd6945, -9096487096722542874;
	add.s64 	%rd6947, %rd6946, %rd6810;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4806,%dummy}, %rd6921;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4807}, %rd6921;
	}
	shf.r.wrap.b32 	%r4808, %r4807, %r4806, 28;
	shf.r.wrap.b32 	%r4809, %r4806, %r4807, 28;
	mov.b64 	%rd6948, {%r4809, %r4808};
	shf.l.wrap.b32 	%r4810, %r4806, %r4807, 30;
	shf.l.wrap.b32 	%r4811, %r4807, %r4806, 30;
	mov.b64 	%rd6949, {%r4811, %r4810};
	xor.b64  	%rd6950, %rd6948, %rd6949;
	shf.l.wrap.b32 	%r4812, %r4806, %r4807, 25;
	shf.l.wrap.b32 	%r4813, %r4807, %r4806, 25;
	mov.b64 	%rd6951, {%r4813, %r4812};
	xor.b64  	%rd6952, %rd6950, %rd6951;
	and.b64  	%rd6953, %rd6921, %rd6884;
	or.b64  	%rd6954, %rd6921, %rd6884;
	and.b64  	%rd6955, %rd6954, %rd6847;
	or.b64  	%rd6956, %rd6955, %rd6953;
	add.s64 	%rd6957, %rd6956, %rd6952;
	add.s64 	%rd6958, %rd6957, %rd6946;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4814,%dummy}, %rd6897;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4815}, %rd6897;
	}
	shf.r.wrap.b32 	%r4816, %r4815, %r4814, 19;
	shf.r.wrap.b32 	%r4817, %r4814, %r4815, 19;
	mov.b64 	%rd6959, {%r4817, %r4816};
	shf.l.wrap.b32 	%r4818, %r4814, %r4815, 3;
	shf.l.wrap.b32 	%r4819, %r4815, %r4814, 3;
	mov.b64 	%rd6960, {%r4819, %r4818};
	xor.b64  	%rd6961, %rd6959, %rd6960;
	shr.u64 	%rd6962, %rd6897, 6;
	xor.b64  	%rd6963, %rd6961, %rd6962;
	shf.r.wrap.b32 	%r4820, %r4471, %r4470, 1;
	shf.r.wrap.b32 	%r4821, %r4470, %r4471, 1;
	mov.b64 	%rd6964, {%r4821, %r4820};
	shf.r.wrap.b32 	%r4822, %r4471, %r4470, 8;
	shf.r.wrap.b32 	%r4823, %r4470, %r4471, 8;
	mov.b64 	%rd6965, {%r4823, %r4822};
	xor.b64  	%rd6966, %rd6964, %rd6965;
	shr.u64 	%rd6967, %rd6416, 7;
	xor.b64  	%rd6968, %rd6966, %rd6967;
	add.s64 	%rd6969, %rd6963, %rd6379;
	add.s64 	%rd6970, %rd6969, %rd6712;
	add.s64 	%rd6971, %rd6970, %rd6968;
	add.s64 	%rd6972, %rd6971, %rd6836;
	xor.b64  	%rd6973, %rd6910, %rd6873;
	and.b64  	%rd6974, %rd6947, %rd6973;
	xor.b64  	%rd6975, %rd6974, %rd6873;
	add.s64 	%rd6976, %rd6972, %rd6975;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4824,%dummy}, %rd6947;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4825}, %rd6947;
	}
	shf.r.wrap.b32 	%r4826, %r4825, %r4824, 14;
	shf.r.wrap.b32 	%r4827, %r4824, %r4825, 14;
	mov.b64 	%rd6977, {%r4827, %r4826};
	shf.r.wrap.b32 	%r4828, %r4825, %r4824, 18;
	shf.r.wrap.b32 	%r4829, %r4824, %r4825, 18;
	mov.b64 	%rd6978, {%r4829, %r4828};
	xor.b64  	%rd6979, %rd6977, %rd6978;
	shf.l.wrap.b32 	%r4830, %r4824, %r4825, 23;
	shf.l.wrap.b32 	%r4831, %r4825, %r4824, 23;
	mov.b64 	%rd6980, {%r4831, %r4830};
	xor.b64  	%rd6981, %rd6979, %rd6980;
	add.s64 	%rd6982, %rd6976, %rd6981;
	add.s64 	%rd6983, %rd6982, -7894198246740708037;
	add.s64 	%rd6984, %rd6983, %rd6847;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4832,%dummy}, %rd6958;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4833}, %rd6958;
	}
	shf.r.wrap.b32 	%r4834, %r4833, %r4832, 28;
	shf.r.wrap.b32 	%r4835, %r4832, %r4833, 28;
	mov.b64 	%rd6985, {%r4835, %r4834};
	shf.l.wrap.b32 	%r4836, %r4832, %r4833, 30;
	shf.l.wrap.b32 	%r4837, %r4833, %r4832, 30;
	mov.b64 	%rd6986, {%r4837, %r4836};
	xor.b64  	%rd6987, %rd6985, %rd6986;
	shf.l.wrap.b32 	%r4838, %r4832, %r4833, 25;
	shf.l.wrap.b32 	%r4839, %r4833, %r4832, 25;
	mov.b64 	%rd6988, {%r4839, %r4838};
	xor.b64  	%rd6989, %rd6987, %rd6988;
	and.b64  	%rd6990, %rd6958, %rd6921;
	or.b64  	%rd6991, %rd6958, %rd6921;
	and.b64  	%rd6992, %rd6991, %rd6884;
	or.b64  	%rd6993, %rd6992, %rd6990;
	add.s64 	%rd6994, %rd6993, %rd6989;
	add.s64 	%rd6995, %rd6994, %rd6983;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4840,%dummy}, %rd6934;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4841}, %rd6934;
	}
	shf.r.wrap.b32 	%r4842, %r4841, %r4840, 19;
	shf.r.wrap.b32 	%r4843, %r4840, %r4841, 19;
	mov.b64 	%rd6996, {%r4843, %r4842};
	shf.l.wrap.b32 	%r4844, %r4840, %r4841, 3;
	shf.l.wrap.b32 	%r4845, %r4841, %r4840, 3;
	mov.b64 	%rd6997, {%r4845, %r4844};
	xor.b64  	%rd6998, %rd6996, %rd6997;
	shr.u64 	%rd6999, %rd6934, 6;
	xor.b64  	%rd7000, %rd6998, %rd6999;
	shf.r.wrap.b32 	%r4846, %r4499, %r4498, 1;
	shf.r.wrap.b32 	%r4847, %r4498, %r4499, 1;
	mov.b64 	%rd7001, {%r4847, %r4846};
	shf.r.wrap.b32 	%r4848, %r4499, %r4498, 8;
	shf.r.wrap.b32 	%r4849, %r4498, %r4499, 8;
	mov.b64 	%rd7002, {%r4849, %r4848};
	xor.b64  	%rd7003, %rd7001, %rd7002;
	shr.u64 	%rd7004, %rd6453, 7;
	xor.b64  	%rd7005, %rd7003, %rd7004;
	add.s64 	%rd7006, %rd7000, %rd6416;
	add.s64 	%rd7007, %rd7006, %rd6749;
	add.s64 	%rd7008, %rd7007, %rd7005;
	add.s64 	%rd7009, %rd7008, %rd6873;
	xor.b64  	%rd7010, %rd6947, %rd6910;
	and.b64  	%rd7011, %rd6984, %rd7010;
	xor.b64  	%rd7012, %rd7011, %rd6910;
	add.s64 	%rd7013, %rd7009, %rd7012;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4850,%dummy}, %rd6984;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4851}, %rd6984;
	}
	shf.r.wrap.b32 	%r4852, %r4851, %r4850, 14;
	shf.r.wrap.b32 	%r4853, %r4850, %r4851, 14;
	mov.b64 	%rd7014, {%r4853, %r4852};
	shf.r.wrap.b32 	%r4854, %r4851, %r4850, 18;
	shf.r.wrap.b32 	%r4855, %r4850, %r4851, 18;
	mov.b64 	%rd7015, {%r4855, %r4854};
	xor.b64  	%rd7016, %rd7014, %rd7015;
	shf.l.wrap.b32 	%r4856, %r4850, %r4851, 23;
	shf.l.wrap.b32 	%r4857, %r4851, %r4850, 23;
	mov.b64 	%rd7017, {%r4857, %r4856};
	xor.b64  	%rd7018, %rd7016, %rd7017;
	add.s64 	%rd7019, %rd7013, %rd7018;
	add.s64 	%rd7020, %rd7019, -6719396339535248540;
	add.s64 	%rd7021, %rd7020, %rd6884;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4858,%dummy}, %rd6995;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4859}, %rd6995;
	}
	shf.r.wrap.b32 	%r4860, %r4859, %r4858, 28;
	shf.r.wrap.b32 	%r4861, %r4858, %r4859, 28;
	mov.b64 	%rd7022, {%r4861, %r4860};
	shf.l.wrap.b32 	%r4862, %r4858, %r4859, 30;
	shf.l.wrap.b32 	%r4863, %r4859, %r4858, 30;
	mov.b64 	%rd7023, {%r4863, %r4862};
	xor.b64  	%rd7024, %rd7022, %rd7023;
	shf.l.wrap.b32 	%r4864, %r4858, %r4859, 25;
	shf.l.wrap.b32 	%r4865, %r4859, %r4858, 25;
	mov.b64 	%rd7025, {%r4865, %r4864};
	xor.b64  	%rd7026, %rd7024, %rd7025;
	and.b64  	%rd7027, %rd6995, %rd6958;
	or.b64  	%rd7028, %rd6995, %rd6958;
	and.b64  	%rd7029, %rd7028, %rd6921;
	or.b64  	%rd7030, %rd7029, %rd7027;
	add.s64 	%rd7031, %rd7030, %rd7026;
	add.s64 	%rd7032, %rd7031, %rd7020;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4866,%dummy}, %rd6971;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4867}, %rd6971;
	}
	shf.r.wrap.b32 	%r4868, %r4867, %r4866, 19;
	shf.r.wrap.b32 	%r4869, %r4866, %r4867, 19;
	mov.b64 	%rd7033, {%r4869, %r4868};
	shf.l.wrap.b32 	%r4870, %r4866, %r4867, 3;
	shf.l.wrap.b32 	%r4871, %r4867, %r4866, 3;
	mov.b64 	%rd7034, {%r4871, %r4870};
	xor.b64  	%rd7035, %rd7033, %rd7034;
	shr.u64 	%rd7036, %rd6971, 6;
	xor.b64  	%rd7037, %rd7035, %rd7036;
	shf.r.wrap.b32 	%r4872, %r4527, %r4526, 1;
	shf.r.wrap.b32 	%r4873, %r4526, %r4527, 1;
	mov.b64 	%rd7038, {%r4873, %r4872};
	shf.r.wrap.b32 	%r4874, %r4527, %r4526, 8;
	shf.r.wrap.b32 	%r4875, %r4526, %r4527, 8;
	mov.b64 	%rd7039, {%r4875, %r4874};
	xor.b64  	%rd7040, %rd7038, %rd7039;
	shr.u64 	%rd7041, %rd6490, 7;
	xor.b64  	%rd7042, %rd7040, %rd7041;
	add.s64 	%rd7043, %rd7037, %rd6453;
	add.s64 	%rd7044, %rd7043, %rd6786;
	add.s64 	%rd7045, %rd7044, %rd7042;
	add.s64 	%rd7046, %rd7045, %rd6910;
	xor.b64  	%rd7047, %rd6984, %rd6947;
	and.b64  	%rd7048, %rd7021, %rd7047;
	xor.b64  	%rd7049, %rd7048, %rd6947;
	add.s64 	%rd7050, %rd7046, %rd7049;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4876,%dummy}, %rd7021;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4877}, %rd7021;
	}
	shf.r.wrap.b32 	%r4878, %r4877, %r4876, 14;
	shf.r.wrap.b32 	%r4879, %r4876, %r4877, 14;
	mov.b64 	%rd7051, {%r4879, %r4878};
	shf.r.wrap.b32 	%r4880, %r4877, %r4876, 18;
	shf.r.wrap.b32 	%r4881, %r4876, %r4877, 18;
	mov.b64 	%rd7052, {%r4881, %r4880};
	xor.b64  	%rd7053, %rd7051, %rd7052;
	shf.l.wrap.b32 	%r4882, %r4876, %r4877, 23;
	shf.l.wrap.b32 	%r4883, %r4877, %r4876, 23;
	mov.b64 	%rd7054, {%r4883, %r4882};
	xor.b64  	%rd7055, %rd7053, %rd7054;
	add.s64 	%rd7056, %rd7050, %rd7055;
	add.s64 	%rd7057, %rd7056, -6333637450476146687;
	add.s64 	%rd7058, %rd7057, %rd6921;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4884,%dummy}, %rd7032;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4885}, %rd7032;
	}
	shf.r.wrap.b32 	%r4886, %r4885, %r4884, 28;
	shf.r.wrap.b32 	%r4887, %r4884, %r4885, 28;
	mov.b64 	%rd7059, {%r4887, %r4886};
	shf.l.wrap.b32 	%r4888, %r4884, %r4885, 30;
	shf.l.wrap.b32 	%r4889, %r4885, %r4884, 30;
	mov.b64 	%rd7060, {%r4889, %r4888};
	xor.b64  	%rd7061, %rd7059, %rd7060;
	shf.l.wrap.b32 	%r4890, %r4884, %r4885, 25;
	shf.l.wrap.b32 	%r4891, %r4885, %r4884, 25;
	mov.b64 	%rd7062, {%r4891, %r4890};
	xor.b64  	%rd7063, %rd7061, %rd7062;
	and.b64  	%rd7064, %rd7032, %rd6995;
	or.b64  	%rd7065, %rd7032, %rd6995;
	and.b64  	%rd7066, %rd7065, %rd6958;
	or.b64  	%rd7067, %rd7066, %rd7064;
	add.s64 	%rd7068, %rd7067, %rd7063;
	add.s64 	%rd7069, %rd7068, %rd7057;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4892,%dummy}, %rd7008;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4893}, %rd7008;
	}
	shf.r.wrap.b32 	%r4894, %r4893, %r4892, 19;
	shf.r.wrap.b32 	%r4895, %r4892, %r4893, 19;
	mov.b64 	%rd7070, {%r4895, %r4894};
	shf.l.wrap.b32 	%r4896, %r4892, %r4893, 3;
	shf.l.wrap.b32 	%r4897, %r4893, %r4892, 3;
	mov.b64 	%rd7071, {%r4897, %r4896};
	xor.b64  	%rd7072, %rd7070, %rd7071;
	shr.u64 	%rd7073, %rd7008, 6;
	xor.b64  	%rd7074, %rd7072, %rd7073;
	shf.r.wrap.b32 	%r4898, %r4555, %r4554, 1;
	shf.r.wrap.b32 	%r4899, %r4554, %r4555, 1;
	mov.b64 	%rd7075, {%r4899, %r4898};
	shf.r.wrap.b32 	%r4900, %r4555, %r4554, 8;
	shf.r.wrap.b32 	%r4901, %r4554, %r4555, 8;
	mov.b64 	%rd7076, {%r4901, %r4900};
	xor.b64  	%rd7077, %rd7075, %rd7076;
	shr.u64 	%rd7078, %rd6527, 7;
	xor.b64  	%rd7079, %rd7077, %rd7078;
	add.s64 	%rd7080, %rd7074, %rd6490;
	add.s64 	%rd7081, %rd7080, %rd6823;
	add.s64 	%rd7082, %rd7081, %rd7079;
	add.s64 	%rd7083, %rd7082, %rd6947;
	xor.b64  	%rd7084, %rd7021, %rd6984;
	and.b64  	%rd7085, %rd7058, %rd7084;
	xor.b64  	%rd7086, %rd7085, %rd6984;
	add.s64 	%rd7087, %rd7083, %rd7086;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4902,%dummy}, %rd7058;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4903}, %rd7058;
	}
	shf.r.wrap.b32 	%r4904, %r4903, %r4902, 14;
	shf.r.wrap.b32 	%r4905, %r4902, %r4903, 14;
	mov.b64 	%rd7088, {%r4905, %r4904};
	shf.r.wrap.b32 	%r4906, %r4903, %r4902, 18;
	shf.r.wrap.b32 	%r4907, %r4902, %r4903, 18;
	mov.b64 	%rd7089, {%r4907, %r4906};
	xor.b64  	%rd7090, %rd7088, %rd7089;
	shf.l.wrap.b32 	%r4908, %r4902, %r4903, 23;
	shf.l.wrap.b32 	%r4909, %r4903, %r4902, 23;
	mov.b64 	%rd7091, {%r4909, %r4908};
	xor.b64  	%rd7092, %rd7090, %rd7091;
	add.s64 	%rd7093, %rd7087, %rd7092;
	add.s64 	%rd7094, %rd7093, -4446306890439682159;
	add.s64 	%rd7095, %rd7094, %rd6958;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4910,%dummy}, %rd7069;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4911}, %rd7069;
	}
	shf.r.wrap.b32 	%r4912, %r4911, %r4910, 28;
	shf.r.wrap.b32 	%r4913, %r4910, %r4911, 28;
	mov.b64 	%rd7096, {%r4913, %r4912};
	shf.l.wrap.b32 	%r4914, %r4910, %r4911, 30;
	shf.l.wrap.b32 	%r4915, %r4911, %r4910, 30;
	mov.b64 	%rd7097, {%r4915, %r4914};
	xor.b64  	%rd7098, %rd7096, %rd7097;
	shf.l.wrap.b32 	%r4916, %r4910, %r4911, 25;
	shf.l.wrap.b32 	%r4917, %r4911, %r4910, 25;
	mov.b64 	%rd7099, {%r4917, %r4916};
	xor.b64  	%rd7100, %rd7098, %rd7099;
	and.b64  	%rd7101, %rd7069, %rd7032;
	or.b64  	%rd7102, %rd7069, %rd7032;
	and.b64  	%rd7103, %rd7102, %rd6995;
	or.b64  	%rd7104, %rd7103, %rd7101;
	add.s64 	%rd7105, %rd7104, %rd7100;
	add.s64 	%rd7106, %rd7105, %rd7094;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4918,%dummy}, %rd7045;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4919}, %rd7045;
	}
	shf.r.wrap.b32 	%r4920, %r4919, %r4918, 19;
	shf.r.wrap.b32 	%r4921, %r4918, %r4919, 19;
	mov.b64 	%rd7107, {%r4921, %r4920};
	shf.l.wrap.b32 	%r4922, %r4918, %r4919, 3;
	shf.l.wrap.b32 	%r4923, %r4919, %r4918, 3;
	mov.b64 	%rd7108, {%r4923, %r4922};
	xor.b64  	%rd7109, %rd7107, %rd7108;
	shr.u64 	%rd7110, %rd7045, 6;
	xor.b64  	%rd7111, %rd7109, %rd7110;
	shf.r.wrap.b32 	%r4924, %r4581, %r4580, 1;
	shf.r.wrap.b32 	%r4925, %r4580, %r4581, 1;
	mov.b64 	%rd7112, {%r4925, %r4924};
	shf.r.wrap.b32 	%r4926, %r4581, %r4580, 8;
	shf.r.wrap.b32 	%r4927, %r4580, %r4581, 8;
	mov.b64 	%rd7113, {%r4927, %r4926};
	xor.b64  	%rd7114, %rd7112, %rd7113;
	shr.u64 	%rd7115, %rd6564, 7;
	xor.b64  	%rd7116, %rd7114, %rd7115;
	add.s64 	%rd7117, %rd7111, %rd6527;
	add.s64 	%rd7118, %rd7117, %rd6860;
	add.s64 	%rd7119, %rd7118, %rd7116;
	add.s64 	%rd7120, %rd7119, %rd6984;
	xor.b64  	%rd7121, %rd7058, %rd7021;
	and.b64  	%rd7122, %rd7095, %rd7121;
	xor.b64  	%rd7123, %rd7122, %rd7021;
	add.s64 	%rd7124, %rd7120, %rd7123;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4928,%dummy}, %rd7095;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4929}, %rd7095;
	}
	shf.r.wrap.b32 	%r4930, %r4929, %r4928, 14;
	shf.r.wrap.b32 	%r4931, %r4928, %r4929, 14;
	mov.b64 	%rd7125, {%r4931, %r4930};
	shf.r.wrap.b32 	%r4932, %r4929, %r4928, 18;
	shf.r.wrap.b32 	%r4933, %r4928, %r4929, 18;
	mov.b64 	%rd7126, {%r4933, %r4932};
	xor.b64  	%rd7127, %rd7125, %rd7126;
	shf.l.wrap.b32 	%r4934, %r4928, %r4929, 23;
	shf.l.wrap.b32 	%r4935, %r4929, %r4928, 23;
	mov.b64 	%rd7128, {%r4935, %r4934};
	xor.b64  	%rd7129, %rd7127, %rd7128;
	add.s64 	%rd7130, %rd7124, %rd7129;
	add.s64 	%rd7131, %rd7130, -4076793802049405392;
	add.s64 	%rd7132, %rd7131, %rd6995;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4936,%dummy}, %rd7106;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4937}, %rd7106;
	}
	shf.r.wrap.b32 	%r4938, %r4937, %r4936, 28;
	shf.r.wrap.b32 	%r4939, %r4936, %r4937, 28;
	mov.b64 	%rd7133, {%r4939, %r4938};
	shf.l.wrap.b32 	%r4940, %r4936, %r4937, 30;
	shf.l.wrap.b32 	%r4941, %r4937, %r4936, 30;
	mov.b64 	%rd7134, {%r4941, %r4940};
	xor.b64  	%rd7135, %rd7133, %rd7134;
	shf.l.wrap.b32 	%r4942, %r4936, %r4937, 25;
	shf.l.wrap.b32 	%r4943, %r4937, %r4936, 25;
	mov.b64 	%rd7136, {%r4943, %r4942};
	xor.b64  	%rd7137, %rd7135, %rd7136;
	and.b64  	%rd7138, %rd7106, %rd7069;
	or.b64  	%rd7139, %rd7106, %rd7069;
	and.b64  	%rd7140, %rd7139, %rd7032;
	or.b64  	%rd7141, %rd7140, %rd7138;
	add.s64 	%rd7142, %rd7141, %rd7137;
	add.s64 	%rd7143, %rd7142, %rd7131;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4944,%dummy}, %rd7082;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4945}, %rd7082;
	}
	shf.r.wrap.b32 	%r4946, %r4945, %r4944, 19;
	shf.r.wrap.b32 	%r4947, %r4944, %r4945, 19;
	mov.b64 	%rd7144, {%r4947, %r4946};
	shf.l.wrap.b32 	%r4948, %r4944, %r4945, 3;
	shf.l.wrap.b32 	%r4949, %r4945, %r4944, 3;
	mov.b64 	%rd7145, {%r4949, %r4948};
	xor.b64  	%rd7146, %rd7144, %rd7145;
	shr.u64 	%rd7147, %rd7082, 6;
	xor.b64  	%rd7148, %rd7146, %rd7147;
	shf.r.wrap.b32 	%r4950, %r4607, %r4606, 1;
	shf.r.wrap.b32 	%r4951, %r4606, %r4607, 1;
	mov.b64 	%rd7149, {%r4951, %r4950};
	shf.r.wrap.b32 	%r4952, %r4607, %r4606, 8;
	shf.r.wrap.b32 	%r4953, %r4606, %r4607, 8;
	mov.b64 	%rd7150, {%r4953, %r4952};
	xor.b64  	%rd7151, %rd7149, %rd7150;
	shr.u64 	%rd7152, %rd6601, 7;
	xor.b64  	%rd7153, %rd7151, %rd7152;
	add.s64 	%rd7154, %rd7148, %rd6564;
	add.s64 	%rd7155, %rd7154, %rd6897;
	add.s64 	%rd7156, %rd7155, %rd7153;
	add.s64 	%rd7157, %rd7156, %rd7021;
	xor.b64  	%rd7158, %rd7095, %rd7058;
	and.b64  	%rd7159, %rd7132, %rd7158;
	xor.b64  	%rd7160, %rd7159, %rd7058;
	add.s64 	%rd7161, %rd7157, %rd7160;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4954,%dummy}, %rd7132;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4955}, %rd7132;
	}
	shf.r.wrap.b32 	%r4956, %r4955, %r4954, 14;
	shf.r.wrap.b32 	%r4957, %r4954, %r4955, 14;
	mov.b64 	%rd7162, {%r4957, %r4956};
	shf.r.wrap.b32 	%r4958, %r4955, %r4954, 18;
	shf.r.wrap.b32 	%r4959, %r4954, %r4955, 18;
	mov.b64 	%rd7163, {%r4959, %r4958};
	xor.b64  	%rd7164, %rd7162, %rd7163;
	shf.l.wrap.b32 	%r4960, %r4954, %r4955, 23;
	shf.l.wrap.b32 	%r4961, %r4955, %r4954, 23;
	mov.b64 	%rd7165, {%r4961, %r4960};
	xor.b64  	%rd7166, %rd7164, %rd7165;
	add.s64 	%rd7167, %rd7161, %rd7166;
	add.s64 	%rd7168, %rd7167, -3345356375505022440;
	add.s64 	%rd7169, %rd7168, %rd7032;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4962,%dummy}, %rd7143;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4963}, %rd7143;
	}
	shf.r.wrap.b32 	%r4964, %r4963, %r4962, 28;
	shf.r.wrap.b32 	%r4965, %r4962, %r4963, 28;
	mov.b64 	%rd7170, {%r4965, %r4964};
	shf.l.wrap.b32 	%r4966, %r4962, %r4963, 30;
	shf.l.wrap.b32 	%r4967, %r4963, %r4962, 30;
	mov.b64 	%rd7171, {%r4967, %r4966};
	xor.b64  	%rd7172, %rd7170, %rd7171;
	shf.l.wrap.b32 	%r4968, %r4962, %r4963, 25;
	shf.l.wrap.b32 	%r4969, %r4963, %r4962, 25;
	mov.b64 	%rd7173, {%r4969, %r4968};
	xor.b64  	%rd7174, %rd7172, %rd7173;
	and.b64  	%rd7175, %rd7143, %rd7106;
	or.b64  	%rd7176, %rd7143, %rd7106;
	and.b64  	%rd7177, %rd7176, %rd7069;
	or.b64  	%rd7178, %rd7177, %rd7175;
	add.s64 	%rd7179, %rd7178, %rd7174;
	add.s64 	%rd7180, %rd7179, %rd7168;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4970,%dummy}, %rd7119;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4971}, %rd7119;
	}
	shf.r.wrap.b32 	%r4972, %r4971, %r4970, 19;
	shf.r.wrap.b32 	%r4973, %r4970, %r4971, 19;
	mov.b64 	%rd7181, {%r4973, %r4972};
	shf.l.wrap.b32 	%r4974, %r4970, %r4971, 3;
	shf.l.wrap.b32 	%r4975, %r4971, %r4970, 3;
	mov.b64 	%rd7182, {%r4975, %r4974};
	xor.b64  	%rd7183, %rd7181, %rd7182;
	shr.u64 	%rd7184, %rd7119, 6;
	xor.b64  	%rd7185, %rd7183, %rd7184;
	shf.r.wrap.b32 	%r4976, %r4633, %r4632, 1;
	shf.r.wrap.b32 	%r4977, %r4632, %r4633, 1;
	mov.b64 	%rd7186, {%r4977, %r4976};
	shf.r.wrap.b32 	%r4978, %r4633, %r4632, 8;
	shf.r.wrap.b32 	%r4979, %r4632, %r4633, 8;
	mov.b64 	%rd7187, {%r4979, %r4978};
	xor.b64  	%rd7188, %rd7186, %rd7187;
	shr.u64 	%rd7189, %rd6638, 7;
	xor.b64  	%rd7190, %rd7188, %rd7189;
	add.s64 	%rd7191, %rd7185, %rd6601;
	add.s64 	%rd7192, %rd7191, %rd6934;
	add.s64 	%rd7193, %rd7192, %rd7190;
	add.s64 	%rd7194, %rd7193, %rd7058;
	xor.b64  	%rd7195, %rd7132, %rd7095;
	and.b64  	%rd7196, %rd7169, %rd7195;
	xor.b64  	%rd7197, %rd7196, %rd7095;
	add.s64 	%rd7198, %rd7194, %rd7197;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4980,%dummy}, %rd7169;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4981}, %rd7169;
	}
	shf.r.wrap.b32 	%r4982, %r4981, %r4980, 14;
	shf.r.wrap.b32 	%r4983, %r4980, %r4981, 14;
	mov.b64 	%rd7199, {%r4983, %r4982};
	shf.r.wrap.b32 	%r4984, %r4981, %r4980, 18;
	shf.r.wrap.b32 	%r4985, %r4980, %r4981, 18;
	mov.b64 	%rd7200, {%r4985, %r4984};
	xor.b64  	%rd7201, %rd7199, %rd7200;
	shf.l.wrap.b32 	%r4986, %r4980, %r4981, 23;
	shf.l.wrap.b32 	%r4987, %r4981, %r4980, 23;
	mov.b64 	%rd7202, {%r4987, %r4986};
	xor.b64  	%rd7203, %rd7201, %rd7202;
	add.s64 	%rd7204, %rd7198, %rd7203;
	add.s64 	%rd7205, %rd7204, -2983346525034927856;
	add.s64 	%rd7206, %rd7205, %rd7069;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4988,%dummy}, %rd7180;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4989}, %rd7180;
	}
	shf.r.wrap.b32 	%r4990, %r4989, %r4988, 28;
	shf.r.wrap.b32 	%r4991, %r4988, %r4989, 28;
	mov.b64 	%rd7207, {%r4991, %r4990};
	shf.l.wrap.b32 	%r4992, %r4988, %r4989, 30;
	shf.l.wrap.b32 	%r4993, %r4989, %r4988, 30;
	mov.b64 	%rd7208, {%r4993, %r4992};
	xor.b64  	%rd7209, %rd7207, %rd7208;
	shf.l.wrap.b32 	%r4994, %r4988, %r4989, 25;
	shf.l.wrap.b32 	%r4995, %r4989, %r4988, 25;
	mov.b64 	%rd7210, {%r4995, %r4994};
	xor.b64  	%rd7211, %rd7209, %rd7210;
	and.b64  	%rd7212, %rd7180, %rd7143;
	or.b64  	%rd7213, %rd7180, %rd7143;
	and.b64  	%rd7214, %rd7213, %rd7106;
	or.b64  	%rd7215, %rd7214, %rd7212;
	add.s64 	%rd7216, %rd7215, %rd7211;
	add.s64 	%rd7217, %rd7216, %rd7205;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4996,%dummy}, %rd7156;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4997}, %rd7156;
	}
	shf.r.wrap.b32 	%r4998, %r4997, %r4996, 19;
	shf.r.wrap.b32 	%r4999, %r4996, %r4997, 19;
	mov.b64 	%rd7218, {%r4999, %r4998};
	shf.l.wrap.b32 	%r5000, %r4996, %r4997, 3;
	shf.l.wrap.b32 	%r5001, %r4997, %r4996, 3;
	mov.b64 	%rd7219, {%r5001, %r5000};
	xor.b64  	%rd7220, %rd7218, %rd7219;
	shr.u64 	%rd7221, %rd7156, 6;
	xor.b64  	%rd7222, %rd7220, %rd7221;
	shf.r.wrap.b32 	%r5002, %r4659, %r4658, 1;
	shf.r.wrap.b32 	%r5003, %r4658, %r4659, 1;
	mov.b64 	%rd7223, {%r5003, %r5002};
	shf.r.wrap.b32 	%r5004, %r4659, %r4658, 8;
	shf.r.wrap.b32 	%r5005, %r4658, %r4659, 8;
	mov.b64 	%rd7224, {%r5005, %r5004};
	xor.b64  	%rd7225, %rd7223, %rd7224;
	shr.u64 	%rd7226, %rd6675, 7;
	xor.b64  	%rd7227, %rd7225, %rd7226;
	add.s64 	%rd7228, %rd7222, %rd6638;
	add.s64 	%rd7229, %rd7228, %rd6971;
	add.s64 	%rd7230, %rd7229, %rd7227;
	add.s64 	%rd7231, %rd7230, %rd7095;
	xor.b64  	%rd7232, %rd7169, %rd7132;
	and.b64  	%rd7233, %rd7206, %rd7232;
	xor.b64  	%rd7234, %rd7233, %rd7132;
	add.s64 	%rd7235, %rd7231, %rd7234;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5006,%dummy}, %rd7206;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5007}, %rd7206;
	}
	shf.r.wrap.b32 	%r5008, %r5007, %r5006, 14;
	shf.r.wrap.b32 	%r5009, %r5006, %r5007, 14;
	mov.b64 	%rd7236, {%r5009, %r5008};
	shf.r.wrap.b32 	%r5010, %r5007, %r5006, 18;
	shf.r.wrap.b32 	%r5011, %r5006, %r5007, 18;
	mov.b64 	%rd7237, {%r5011, %r5010};
	xor.b64  	%rd7238, %rd7236, %rd7237;
	shf.l.wrap.b32 	%r5012, %r5006, %r5007, 23;
	shf.l.wrap.b32 	%r5013, %r5007, %r5006, 23;
	mov.b64 	%rd7239, {%r5013, %r5012};
	xor.b64  	%rd7240, %rd7238, %rd7239;
	add.s64 	%rd7241, %rd7235, %rd7240;
	add.s64 	%rd7242, %rd7241, -860691631967231958;
	add.s64 	%rd7243, %rd7242, %rd7106;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5014,%dummy}, %rd7217;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5015}, %rd7217;
	}
	shf.r.wrap.b32 	%r5016, %r5015, %r5014, 28;
	shf.r.wrap.b32 	%r5017, %r5014, %r5015, 28;
	mov.b64 	%rd7244, {%r5017, %r5016};
	shf.l.wrap.b32 	%r5018, %r5014, %r5015, 30;
	shf.l.wrap.b32 	%r5019, %r5015, %r5014, 30;
	mov.b64 	%rd7245, {%r5019, %r5018};
	xor.b64  	%rd7246, %rd7244, %rd7245;
	shf.l.wrap.b32 	%r5020, %r5014, %r5015, 25;
	shf.l.wrap.b32 	%r5021, %r5015, %r5014, 25;
	mov.b64 	%rd7247, {%r5021, %r5020};
	xor.b64  	%rd7248, %rd7246, %rd7247;
	and.b64  	%rd7249, %rd7217, %rd7180;
	or.b64  	%rd7250, %rd7217, %rd7180;
	and.b64  	%rd7251, %rd7250, %rd7143;
	or.b64  	%rd7252, %rd7251, %rd7249;
	add.s64 	%rd7253, %rd7252, %rd7248;
	add.s64 	%rd7254, %rd7253, %rd7242;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5022,%dummy}, %rd7193;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5023}, %rd7193;
	}
	shf.r.wrap.b32 	%r5024, %r5023, %r5022, 19;
	shf.r.wrap.b32 	%r5025, %r5022, %r5023, 19;
	mov.b64 	%rd7255, {%r5025, %r5024};
	shf.l.wrap.b32 	%r5026, %r5022, %r5023, 3;
	shf.l.wrap.b32 	%r5027, %r5023, %r5022, 3;
	mov.b64 	%rd7256, {%r5027, %r5026};
	xor.b64  	%rd7257, %rd7255, %rd7256;
	shr.u64 	%rd7258, %rd7193, 6;
	xor.b64  	%rd7259, %rd7257, %rd7258;
	shf.r.wrap.b32 	%r5028, %r4685, %r4684, 1;
	shf.r.wrap.b32 	%r5029, %r4684, %r4685, 1;
	mov.b64 	%rd7260, {%r5029, %r5028};
	shf.r.wrap.b32 	%r5030, %r4685, %r4684, 8;
	shf.r.wrap.b32 	%r5031, %r4684, %r4685, 8;
	mov.b64 	%rd7261, {%r5031, %r5030};
	xor.b64  	%rd7262, %rd7260, %rd7261;
	shr.u64 	%rd7263, %rd6712, 7;
	xor.b64  	%rd7264, %rd7262, %rd7263;
	add.s64 	%rd7265, %rd7259, %rd6675;
	add.s64 	%rd7266, %rd7265, %rd7008;
	add.s64 	%rd7267, %rd7266, %rd7264;
	add.s64 	%rd7268, %rd7267, %rd7132;
	xor.b64  	%rd7269, %rd7206, %rd7169;
	and.b64  	%rd7270, %rd7243, %rd7269;
	xor.b64  	%rd7271, %rd7270, %rd7169;
	add.s64 	%rd7272, %rd7268, %rd7271;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5032,%dummy}, %rd7243;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5033}, %rd7243;
	}
	shf.r.wrap.b32 	%r5034, %r5033, %r5032, 14;
	shf.r.wrap.b32 	%r5035, %r5032, %r5033, 14;
	mov.b64 	%rd7273, {%r5035, %r5034};
	shf.r.wrap.b32 	%r5036, %r5033, %r5032, 18;
	shf.r.wrap.b32 	%r5037, %r5032, %r5033, 18;
	mov.b64 	%rd7274, {%r5037, %r5036};
	xor.b64  	%rd7275, %rd7273, %rd7274;
	shf.l.wrap.b32 	%r5038, %r5032, %r5033, 23;
	shf.l.wrap.b32 	%r5039, %r5033, %r5032, 23;
	mov.b64 	%rd7276, {%r5039, %r5038};
	xor.b64  	%rd7277, %rd7275, %rd7276;
	add.s64 	%rd7278, %rd7272, %rd7277;
	add.s64 	%rd7279, %rd7278, 1182934255886127544;
	add.s64 	%rd7280, %rd7279, %rd7143;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5040,%dummy}, %rd7254;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5041}, %rd7254;
	}
	shf.r.wrap.b32 	%r5042, %r5041, %r5040, 28;
	shf.r.wrap.b32 	%r5043, %r5040, %r5041, 28;
	mov.b64 	%rd7281, {%r5043, %r5042};
	shf.l.wrap.b32 	%r5044, %r5040, %r5041, 30;
	shf.l.wrap.b32 	%r5045, %r5041, %r5040, 30;
	mov.b64 	%rd7282, {%r5045, %r5044};
	xor.b64  	%rd7283, %rd7281, %rd7282;
	shf.l.wrap.b32 	%r5046, %r5040, %r5041, 25;
	shf.l.wrap.b32 	%r5047, %r5041, %r5040, 25;
	mov.b64 	%rd7284, {%r5047, %r5046};
	xor.b64  	%rd7285, %rd7283, %rd7284;
	and.b64  	%rd7286, %rd7254, %rd7217;
	or.b64  	%rd7287, %rd7254, %rd7217;
	and.b64  	%rd7288, %rd7287, %rd7180;
	or.b64  	%rd7289, %rd7288, %rd7286;
	add.s64 	%rd7290, %rd7289, %rd7285;
	add.s64 	%rd7291, %rd7290, %rd7279;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5048,%dummy}, %rd7230;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5049}, %rd7230;
	}
	shf.r.wrap.b32 	%r5050, %r5049, %r5048, 19;
	shf.r.wrap.b32 	%r5051, %r5048, %r5049, 19;
	mov.b64 	%rd7292, {%r5051, %r5050};
	shf.l.wrap.b32 	%r5052, %r5048, %r5049, 3;
	shf.l.wrap.b32 	%r5053, %r5049, %r5048, 3;
	mov.b64 	%rd7293, {%r5053, %r5052};
	xor.b64  	%rd7294, %rd7292, %rd7293;
	shr.u64 	%rd7295, %rd7230, 6;
	xor.b64  	%rd7296, %rd7294, %rd7295;
	shf.r.wrap.b32 	%r5054, %r4711, %r4710, 1;
	shf.r.wrap.b32 	%r5055, %r4710, %r4711, 1;
	mov.b64 	%rd7297, {%r5055, %r5054};
	shf.r.wrap.b32 	%r5056, %r4711, %r4710, 8;
	shf.r.wrap.b32 	%r5057, %r4710, %r4711, 8;
	mov.b64 	%rd7298, {%r5057, %r5056};
	xor.b64  	%rd7299, %rd7297, %rd7298;
	shr.u64 	%rd7300, %rd6749, 7;
	xor.b64  	%rd7301, %rd7299, %rd7300;
	add.s64 	%rd7302, %rd7296, %rd6712;
	add.s64 	%rd7303, %rd7302, %rd7045;
	add.s64 	%rd7304, %rd7303, %rd7301;
	add.s64 	%rd7305, %rd7304, %rd7169;
	xor.b64  	%rd7306, %rd7243, %rd7206;
	and.b64  	%rd7307, %rd7280, %rd7306;
	xor.b64  	%rd7308, %rd7307, %rd7206;
	add.s64 	%rd7309, %rd7305, %rd7308;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5058,%dummy}, %rd7280;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5059}, %rd7280;
	}
	shf.r.wrap.b32 	%r5060, %r5059, %r5058, 14;
	shf.r.wrap.b32 	%r5061, %r5058, %r5059, 14;
	mov.b64 	%rd7310, {%r5061, %r5060};
	shf.r.wrap.b32 	%r5062, %r5059, %r5058, 18;
	shf.r.wrap.b32 	%r5063, %r5058, %r5059, 18;
	mov.b64 	%rd7311, {%r5063, %r5062};
	xor.b64  	%rd7312, %rd7310, %rd7311;
	shf.l.wrap.b32 	%r5064, %r5058, %r5059, 23;
	shf.l.wrap.b32 	%r5065, %r5059, %r5058, 23;
	mov.b64 	%rd7313, {%r5065, %r5064};
	xor.b64  	%rd7314, %rd7312, %rd7313;
	add.s64 	%rd7315, %rd7309, %rd7314;
	add.s64 	%rd7316, %rd7315, 1847814050463011016;
	add.s64 	%rd7317, %rd7316, %rd7180;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5066,%dummy}, %rd7291;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5067}, %rd7291;
	}
	shf.r.wrap.b32 	%r5068, %r5067, %r5066, 28;
	shf.r.wrap.b32 	%r5069, %r5066, %r5067, 28;
	mov.b64 	%rd7318, {%r5069, %r5068};
	shf.l.wrap.b32 	%r5070, %r5066, %r5067, 30;
	shf.l.wrap.b32 	%r5071, %r5067, %r5066, 30;
	mov.b64 	%rd7319, {%r5071, %r5070};
	xor.b64  	%rd7320, %rd7318, %rd7319;
	shf.l.wrap.b32 	%r5072, %r5066, %r5067, 25;
	shf.l.wrap.b32 	%r5073, %r5067, %r5066, 25;
	mov.b64 	%rd7321, {%r5073, %r5072};
	xor.b64  	%rd7322, %rd7320, %rd7321;
	and.b64  	%rd7323, %rd7291, %rd7254;
	or.b64  	%rd7324, %rd7291, %rd7254;
	and.b64  	%rd7325, %rd7324, %rd7217;
	or.b64  	%rd7326, %rd7325, %rd7323;
	add.s64 	%rd7327, %rd7326, %rd7322;
	add.s64 	%rd7328, %rd7327, %rd7316;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5074,%dummy}, %rd7267;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5075}, %rd7267;
	}
	shf.r.wrap.b32 	%r5076, %r5075, %r5074, 19;
	shf.r.wrap.b32 	%r5077, %r5074, %r5075, 19;
	mov.b64 	%rd7329, {%r5077, %r5076};
	shf.l.wrap.b32 	%r5078, %r5074, %r5075, 3;
	shf.l.wrap.b32 	%r5079, %r5075, %r5074, 3;
	mov.b64 	%rd7330, {%r5079, %r5078};
	xor.b64  	%rd7331, %rd7329, %rd7330;
	shr.u64 	%rd7332, %rd7267, 6;
	xor.b64  	%rd7333, %rd7331, %rd7332;
	shf.r.wrap.b32 	%r5080, %r4737, %r4736, 1;
	shf.r.wrap.b32 	%r5081, %r4736, %r4737, 1;
	mov.b64 	%rd7334, {%r5081, %r5080};
	shf.r.wrap.b32 	%r5082, %r4737, %r4736, 8;
	shf.r.wrap.b32 	%r5083, %r4736, %r4737, 8;
	mov.b64 	%rd7335, {%r5083, %r5082};
	xor.b64  	%rd7336, %rd7334, %rd7335;
	shr.u64 	%rd7337, %rd6786, 7;
	xor.b64  	%rd7338, %rd7336, %rd7337;
	add.s64 	%rd7339, %rd7333, %rd6749;
	add.s64 	%rd7340, %rd7339, %rd7082;
	add.s64 	%rd7341, %rd7340, %rd7338;
	add.s64 	%rd7342, %rd7341, %rd7206;
	xor.b64  	%rd7343, %rd7280, %rd7243;
	and.b64  	%rd7344, %rd7317, %rd7343;
	xor.b64  	%rd7345, %rd7344, %rd7243;
	add.s64 	%rd7346, %rd7342, %rd7345;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5084,%dummy}, %rd7317;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5085}, %rd7317;
	}
	shf.r.wrap.b32 	%r5086, %r5085, %r5084, 14;
	shf.r.wrap.b32 	%r5087, %r5084, %r5085, 14;
	mov.b64 	%rd7347, {%r5087, %r5086};
	shf.r.wrap.b32 	%r5088, %r5085, %r5084, 18;
	shf.r.wrap.b32 	%r5089, %r5084, %r5085, 18;
	mov.b64 	%rd7348, {%r5089, %r5088};
	xor.b64  	%rd7349, %rd7347, %rd7348;
	shf.l.wrap.b32 	%r5090, %r5084, %r5085, 23;
	shf.l.wrap.b32 	%r5091, %r5085, %r5084, 23;
	mov.b64 	%rd7350, {%r5091, %r5090};
	xor.b64  	%rd7351, %rd7349, %rd7350;
	add.s64 	%rd7352, %rd7346, %rd7351;
	add.s64 	%rd7353, %rd7352, 2177327727835720531;
	add.s64 	%rd7354, %rd7353, %rd7217;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5092,%dummy}, %rd7328;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5093}, %rd7328;
	}
	shf.r.wrap.b32 	%r5094, %r5093, %r5092, 28;
	shf.r.wrap.b32 	%r5095, %r5092, %r5093, 28;
	mov.b64 	%rd7355, {%r5095, %r5094};
	shf.l.wrap.b32 	%r5096, %r5092, %r5093, 30;
	shf.l.wrap.b32 	%r5097, %r5093, %r5092, 30;
	mov.b64 	%rd7356, {%r5097, %r5096};
	xor.b64  	%rd7357, %rd7355, %rd7356;
	shf.l.wrap.b32 	%r5098, %r5092, %r5093, 25;
	shf.l.wrap.b32 	%r5099, %r5093, %r5092, 25;
	mov.b64 	%rd7358, {%r5099, %r5098};
	xor.b64  	%rd7359, %rd7357, %rd7358;
	and.b64  	%rd7360, %rd7328, %rd7291;
	or.b64  	%rd7361, %rd7328, %rd7291;
	and.b64  	%rd7362, %rd7361, %rd7254;
	or.b64  	%rd7363, %rd7362, %rd7360;
	add.s64 	%rd7364, %rd7363, %rd7359;
	add.s64 	%rd7365, %rd7364, %rd7353;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5100,%dummy}, %rd7304;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5101}, %rd7304;
	}
	shf.r.wrap.b32 	%r5102, %r5101, %r5100, 19;
	shf.r.wrap.b32 	%r5103, %r5100, %r5101, 19;
	mov.b64 	%rd7366, {%r5103, %r5102};
	shf.l.wrap.b32 	%r5104, %r5100, %r5101, 3;
	shf.l.wrap.b32 	%r5105, %r5101, %r5100, 3;
	mov.b64 	%rd7367, {%r5105, %r5104};
	xor.b64  	%rd7368, %rd7366, %rd7367;
	shr.u64 	%rd7369, %rd7304, 6;
	xor.b64  	%rd7370, %rd7368, %rd7369;
	shf.r.wrap.b32 	%r5106, %r4763, %r4762, 1;
	shf.r.wrap.b32 	%r5107, %r4762, %r4763, 1;
	mov.b64 	%rd7371, {%r5107, %r5106};
	shf.r.wrap.b32 	%r5108, %r4763, %r4762, 8;
	shf.r.wrap.b32 	%r5109, %r4762, %r4763, 8;
	mov.b64 	%rd7372, {%r5109, %r5108};
	xor.b64  	%rd7373, %rd7371, %rd7372;
	shr.u64 	%rd7374, %rd6823, 7;
	xor.b64  	%rd7375, %rd7373, %rd7374;
	add.s64 	%rd7376, %rd7370, %rd6786;
	add.s64 	%rd7377, %rd7376, %rd7119;
	add.s64 	%rd7378, %rd7377, %rd7375;
	add.s64 	%rd7379, %rd7378, %rd7243;
	xor.b64  	%rd7380, %rd7317, %rd7280;
	and.b64  	%rd7381, %rd7354, %rd7380;
	xor.b64  	%rd7382, %rd7381, %rd7280;
	add.s64 	%rd7383, %rd7379, %rd7382;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5110,%dummy}, %rd7354;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5111}, %rd7354;
	}
	shf.r.wrap.b32 	%r5112, %r5111, %r5110, 14;
	shf.r.wrap.b32 	%r5113, %r5110, %r5111, 14;
	mov.b64 	%rd7384, {%r5113, %r5112};
	shf.r.wrap.b32 	%r5114, %r5111, %r5110, 18;
	shf.r.wrap.b32 	%r5115, %r5110, %r5111, 18;
	mov.b64 	%rd7385, {%r5115, %r5114};
	xor.b64  	%rd7386, %rd7384, %rd7385;
	shf.l.wrap.b32 	%r5116, %r5110, %r5111, 23;
	shf.l.wrap.b32 	%r5117, %r5111, %r5110, 23;
	mov.b64 	%rd7387, {%r5117, %r5116};
	xor.b64  	%rd7388, %rd7386, %rd7387;
	add.s64 	%rd7389, %rd7383, %rd7388;
	add.s64 	%rd7390, %rd7389, 2830643537854262169;
	add.s64 	%rd7391, %rd7390, %rd7254;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5118,%dummy}, %rd7365;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5119}, %rd7365;
	}
	shf.r.wrap.b32 	%r5120, %r5119, %r5118, 28;
	shf.r.wrap.b32 	%r5121, %r5118, %r5119, 28;
	mov.b64 	%rd7392, {%r5121, %r5120};
	shf.l.wrap.b32 	%r5122, %r5118, %r5119, 30;
	shf.l.wrap.b32 	%r5123, %r5119, %r5118, 30;
	mov.b64 	%rd7393, {%r5123, %r5122};
	xor.b64  	%rd7394, %rd7392, %rd7393;
	shf.l.wrap.b32 	%r5124, %r5118, %r5119, 25;
	shf.l.wrap.b32 	%r5125, %r5119, %r5118, 25;
	mov.b64 	%rd7395, {%r5125, %r5124};
	xor.b64  	%rd7396, %rd7394, %rd7395;
	and.b64  	%rd7397, %rd7365, %rd7328;
	or.b64  	%rd7398, %rd7365, %rd7328;
	and.b64  	%rd7399, %rd7398, %rd7291;
	or.b64  	%rd7400, %rd7399, %rd7397;
	add.s64 	%rd7401, %rd7400, %rd7396;
	add.s64 	%rd7402, %rd7401, %rd7390;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5126,%dummy}, %rd7341;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5127}, %rd7341;
	}
	shf.r.wrap.b32 	%r5128, %r5127, %r5126, 19;
	shf.r.wrap.b32 	%r5129, %r5126, %r5127, 19;
	mov.b64 	%rd7403, {%r5129, %r5128};
	shf.l.wrap.b32 	%r5130, %r5126, %r5127, 3;
	shf.l.wrap.b32 	%r5131, %r5127, %r5126, 3;
	mov.b64 	%rd7404, {%r5131, %r5130};
	xor.b64  	%rd7405, %rd7403, %rd7404;
	shr.u64 	%rd7406, %rd7341, 6;
	xor.b64  	%rd7407, %rd7405, %rd7406;
	shf.r.wrap.b32 	%r5132, %r4789, %r4788, 1;
	shf.r.wrap.b32 	%r5133, %r4788, %r4789, 1;
	mov.b64 	%rd7408, {%r5133, %r5132};
	shf.r.wrap.b32 	%r5134, %r4789, %r4788, 8;
	shf.r.wrap.b32 	%r5135, %r4788, %r4789, 8;
	mov.b64 	%rd7409, {%r5135, %r5134};
	xor.b64  	%rd7410, %rd7408, %rd7409;
	shr.u64 	%rd7411, %rd6860, 7;
	xor.b64  	%rd7412, %rd7410, %rd7411;
	add.s64 	%rd7413, %rd7407, %rd6823;
	add.s64 	%rd7414, %rd7413, %rd7156;
	add.s64 	%rd7415, %rd7414, %rd7412;
	add.s64 	%rd7416, %rd7415, %rd7280;
	xor.b64  	%rd7417, %rd7354, %rd7317;
	and.b64  	%rd7418, %rd7391, %rd7417;
	xor.b64  	%rd7419, %rd7418, %rd7317;
	add.s64 	%rd7420, %rd7416, %rd7419;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5136,%dummy}, %rd7391;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5137}, %rd7391;
	}
	shf.r.wrap.b32 	%r5138, %r5137, %r5136, 14;
	shf.r.wrap.b32 	%r5139, %r5136, %r5137, 14;
	mov.b64 	%rd7421, {%r5139, %r5138};
	shf.r.wrap.b32 	%r5140, %r5137, %r5136, 18;
	shf.r.wrap.b32 	%r5141, %r5136, %r5137, 18;
	mov.b64 	%rd7422, {%r5141, %r5140};
	xor.b64  	%rd7423, %rd7421, %rd7422;
	shf.l.wrap.b32 	%r5142, %r5136, %r5137, 23;
	shf.l.wrap.b32 	%r5143, %r5137, %r5136, 23;
	mov.b64 	%rd7424, {%r5143, %r5142};
	xor.b64  	%rd7425, %rd7423, %rd7424;
	add.s64 	%rd7426, %rd7420, %rd7425;
	add.s64 	%rd7427, %rd7426, 3796741975233480872;
	add.s64 	%rd7428, %rd7427, %rd7291;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5144,%dummy}, %rd7402;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5145}, %rd7402;
	}
	shf.r.wrap.b32 	%r5146, %r5145, %r5144, 28;
	shf.r.wrap.b32 	%r5147, %r5144, %r5145, 28;
	mov.b64 	%rd7429, {%r5147, %r5146};
	shf.l.wrap.b32 	%r5148, %r5144, %r5145, 30;
	shf.l.wrap.b32 	%r5149, %r5145, %r5144, 30;
	mov.b64 	%rd7430, {%r5149, %r5148};
	xor.b64  	%rd7431, %rd7429, %rd7430;
	shf.l.wrap.b32 	%r5150, %r5144, %r5145, 25;
	shf.l.wrap.b32 	%r5151, %r5145, %r5144, 25;
	mov.b64 	%rd7432, {%r5151, %r5150};
	xor.b64  	%rd7433, %rd7431, %rd7432;
	and.b64  	%rd7434, %rd7402, %rd7365;
	or.b64  	%rd7435, %rd7402, %rd7365;
	and.b64  	%rd7436, %rd7435, %rd7328;
	or.b64  	%rd7437, %rd7436, %rd7434;
	add.s64 	%rd7438, %rd7437, %rd7433;
	add.s64 	%rd7439, %rd7438, %rd7427;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5152,%dummy}, %rd7378;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5153}, %rd7378;
	}
	shf.r.wrap.b32 	%r5154, %r5153, %r5152, 19;
	shf.r.wrap.b32 	%r5155, %r5152, %r5153, 19;
	mov.b64 	%rd7440, {%r5155, %r5154};
	shf.l.wrap.b32 	%r5156, %r5152, %r5153, 3;
	shf.l.wrap.b32 	%r5157, %r5153, %r5152, 3;
	mov.b64 	%rd7441, {%r5157, %r5156};
	xor.b64  	%rd7442, %rd7440, %rd7441;
	shr.u64 	%rd7443, %rd7378, 6;
	xor.b64  	%rd7444, %rd7442, %rd7443;
	shf.r.wrap.b32 	%r5158, %r4815, %r4814, 1;
	shf.r.wrap.b32 	%r5159, %r4814, %r4815, 1;
	mov.b64 	%rd7445, {%r5159, %r5158};
	shf.r.wrap.b32 	%r5160, %r4815, %r4814, 8;
	shf.r.wrap.b32 	%r5161, %r4814, %r4815, 8;
	mov.b64 	%rd7446, {%r5161, %r5160};
	xor.b64  	%rd7447, %rd7445, %rd7446;
	shr.u64 	%rd7448, %rd6897, 7;
	xor.b64  	%rd7449, %rd7447, %rd7448;
	add.s64 	%rd7450, %rd7444, %rd6860;
	add.s64 	%rd7451, %rd7450, %rd7193;
	add.s64 	%rd7452, %rd7451, %rd7449;
	add.s64 	%rd7453, %rd7452, %rd7317;
	xor.b64  	%rd7454, %rd7391, %rd7354;
	and.b64  	%rd7455, %rd7428, %rd7454;
	xor.b64  	%rd7456, %rd7455, %rd7354;
	add.s64 	%rd7457, %rd7453, %rd7456;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5162,%dummy}, %rd7428;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5163}, %rd7428;
	}
	shf.r.wrap.b32 	%r5164, %r5163, %r5162, 14;
	shf.r.wrap.b32 	%r5165, %r5162, %r5163, 14;
	mov.b64 	%rd7458, {%r5165, %r5164};
	shf.r.wrap.b32 	%r5166, %r5163, %r5162, 18;
	shf.r.wrap.b32 	%r5167, %r5162, %r5163, 18;
	mov.b64 	%rd7459, {%r5167, %r5166};
	xor.b64  	%rd7460, %rd7458, %rd7459;
	shf.l.wrap.b32 	%r5168, %r5162, %r5163, 23;
	shf.l.wrap.b32 	%r5169, %r5163, %r5162, 23;
	mov.b64 	%rd7461, {%r5169, %r5168};
	xor.b64  	%rd7462, %rd7460, %rd7461;
	add.s64 	%rd7463, %rd7457, %rd7462;
	add.s64 	%rd7464, %rd7463, 4115178125766777443;
	add.s64 	%rd7465, %rd7464, %rd7328;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5170,%dummy}, %rd7439;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5171}, %rd7439;
	}
	shf.r.wrap.b32 	%r5172, %r5171, %r5170, 28;
	shf.r.wrap.b32 	%r5173, %r5170, %r5171, 28;
	mov.b64 	%rd7466, {%r5173, %r5172};
	shf.l.wrap.b32 	%r5174, %r5170, %r5171, 30;
	shf.l.wrap.b32 	%r5175, %r5171, %r5170, 30;
	mov.b64 	%rd7467, {%r5175, %r5174};
	xor.b64  	%rd7468, %rd7466, %rd7467;
	shf.l.wrap.b32 	%r5176, %r5170, %r5171, 25;
	shf.l.wrap.b32 	%r5177, %r5171, %r5170, 25;
	mov.b64 	%rd7469, {%r5177, %r5176};
	xor.b64  	%rd7470, %rd7468, %rd7469;
	and.b64  	%rd7471, %rd7439, %rd7402;
	or.b64  	%rd7472, %rd7439, %rd7402;
	and.b64  	%rd7473, %rd7472, %rd7365;
	or.b64  	%rd7474, %rd7473, %rd7471;
	add.s64 	%rd7475, %rd7474, %rd7470;
	add.s64 	%rd7476, %rd7475, %rd7464;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5178,%dummy}, %rd7415;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5179}, %rd7415;
	}
	shf.r.wrap.b32 	%r5180, %r5179, %r5178, 19;
	shf.r.wrap.b32 	%r5181, %r5178, %r5179, 19;
	mov.b64 	%rd7477, {%r5181, %r5180};
	shf.l.wrap.b32 	%r5182, %r5178, %r5179, 3;
	shf.l.wrap.b32 	%r5183, %r5179, %r5178, 3;
	mov.b64 	%rd7478, {%r5183, %r5182};
	xor.b64  	%rd7479, %rd7477, %rd7478;
	shr.u64 	%rd7480, %rd7415, 6;
	xor.b64  	%rd7481, %rd7479, %rd7480;
	shf.r.wrap.b32 	%r5184, %r4841, %r4840, 1;
	shf.r.wrap.b32 	%r5185, %r4840, %r4841, 1;
	mov.b64 	%rd7482, {%r5185, %r5184};
	shf.r.wrap.b32 	%r5186, %r4841, %r4840, 8;
	shf.r.wrap.b32 	%r5187, %r4840, %r4841, 8;
	mov.b64 	%rd7483, {%r5187, %r5186};
	xor.b64  	%rd7484, %rd7482, %rd7483;
	shr.u64 	%rd7485, %rd6934, 7;
	xor.b64  	%rd7486, %rd7484, %rd7485;
	add.s64 	%rd7487, %rd7481, %rd6897;
	add.s64 	%rd7488, %rd7487, %rd7230;
	add.s64 	%rd7489, %rd7488, %rd7486;
	add.s64 	%rd7490, %rd7489, %rd7354;
	xor.b64  	%rd7491, %rd7428, %rd7391;
	and.b64  	%rd7492, %rd7465, %rd7491;
	xor.b64  	%rd7493, %rd7492, %rd7391;
	add.s64 	%rd7494, %rd7490, %rd7493;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5188,%dummy}, %rd7465;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5189}, %rd7465;
	}
	shf.r.wrap.b32 	%r5190, %r5189, %r5188, 14;
	shf.r.wrap.b32 	%r5191, %r5188, %r5189, 14;
	mov.b64 	%rd7495, {%r5191, %r5190};
	shf.r.wrap.b32 	%r5192, %r5189, %r5188, 18;
	shf.r.wrap.b32 	%r5193, %r5188, %r5189, 18;
	mov.b64 	%rd7496, {%r5193, %r5192};
	xor.b64  	%rd7497, %rd7495, %rd7496;
	shf.l.wrap.b32 	%r5194, %r5188, %r5189, 23;
	shf.l.wrap.b32 	%r5195, %r5189, %r5188, 23;
	mov.b64 	%rd7498, {%r5195, %r5194};
	xor.b64  	%rd7499, %rd7497, %rd7498;
	add.s64 	%rd7500, %rd7494, %rd7499;
	add.s64 	%rd7501, %rd7500, 5681478168544905931;
	add.s64 	%rd7502, %rd7501, %rd7365;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5196,%dummy}, %rd7476;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5197}, %rd7476;
	}
	shf.r.wrap.b32 	%r5198, %r5197, %r5196, 28;
	shf.r.wrap.b32 	%r5199, %r5196, %r5197, 28;
	mov.b64 	%rd7503, {%r5199, %r5198};
	shf.l.wrap.b32 	%r5200, %r5196, %r5197, 30;
	shf.l.wrap.b32 	%r5201, %r5197, %r5196, 30;
	mov.b64 	%rd7504, {%r5201, %r5200};
	xor.b64  	%rd7505, %rd7503, %rd7504;
	shf.l.wrap.b32 	%r5202, %r5196, %r5197, 25;
	shf.l.wrap.b32 	%r5203, %r5197, %r5196, 25;
	mov.b64 	%rd7506, {%r5203, %r5202};
	xor.b64  	%rd7507, %rd7505, %rd7506;
	and.b64  	%rd7508, %rd7476, %rd7439;
	or.b64  	%rd7509, %rd7476, %rd7439;
	and.b64  	%rd7510, %rd7509, %rd7402;
	or.b64  	%rd7511, %rd7510, %rd7508;
	add.s64 	%rd7512, %rd7511, %rd7507;
	add.s64 	%rd7513, %rd7512, %rd7501;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5204,%dummy}, %rd7452;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5205}, %rd7452;
	}
	shf.r.wrap.b32 	%r5206, %r5205, %r5204, 19;
	shf.r.wrap.b32 	%r5207, %r5204, %r5205, 19;
	mov.b64 	%rd7514, {%r5207, %r5206};
	shf.l.wrap.b32 	%r5208, %r5204, %r5205, 3;
	shf.l.wrap.b32 	%r5209, %r5205, %r5204, 3;
	mov.b64 	%rd7515, {%r5209, %r5208};
	xor.b64  	%rd7516, %rd7514, %rd7515;
	shr.u64 	%rd7517, %rd7452, 6;
	xor.b64  	%rd7518, %rd7516, %rd7517;
	shf.r.wrap.b32 	%r5210, %r4867, %r4866, 1;
	shf.r.wrap.b32 	%r5211, %r4866, %r4867, 1;
	mov.b64 	%rd7519, {%r5211, %r5210};
	shf.r.wrap.b32 	%r5212, %r4867, %r4866, 8;
	shf.r.wrap.b32 	%r5213, %r4866, %r4867, 8;
	mov.b64 	%rd7520, {%r5213, %r5212};
	xor.b64  	%rd7521, %rd7519, %rd7520;
	shr.u64 	%rd7522, %rd6971, 7;
	xor.b64  	%rd7523, %rd7521, %rd7522;
	add.s64 	%rd7524, %rd7518, %rd6934;
	add.s64 	%rd7525, %rd7524, %rd7267;
	add.s64 	%rd7526, %rd7525, %rd7523;
	add.s64 	%rd7527, %rd7526, %rd7391;
	xor.b64  	%rd7528, %rd7465, %rd7428;
	and.b64  	%rd7529, %rd7502, %rd7528;
	xor.b64  	%rd7530, %rd7529, %rd7428;
	add.s64 	%rd7531, %rd7527, %rd7530;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5214,%dummy}, %rd7502;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5215}, %rd7502;
	}
	shf.r.wrap.b32 	%r5216, %r5215, %r5214, 14;
	shf.r.wrap.b32 	%r5217, %r5214, %r5215, 14;
	mov.b64 	%rd7532, {%r5217, %r5216};
	shf.r.wrap.b32 	%r5218, %r5215, %r5214, 18;
	shf.r.wrap.b32 	%r5219, %r5214, %r5215, 18;
	mov.b64 	%rd7533, {%r5219, %r5218};
	xor.b64  	%rd7534, %rd7532, %rd7533;
	shf.l.wrap.b32 	%r5220, %r5214, %r5215, 23;
	shf.l.wrap.b32 	%r5221, %r5215, %r5214, 23;
	mov.b64 	%rd7535, {%r5221, %r5220};
	xor.b64  	%rd7536, %rd7534, %rd7535;
	add.s64 	%rd7537, %rd7531, %rd7536;
	add.s64 	%rd7538, %rd7537, 6601373596472566643;
	add.s64 	%rd7539, %rd7538, %rd7402;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5222,%dummy}, %rd7513;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5223}, %rd7513;
	}
	shf.r.wrap.b32 	%r5224, %r5223, %r5222, 28;
	shf.r.wrap.b32 	%r5225, %r5222, %r5223, 28;
	mov.b64 	%rd7540, {%r5225, %r5224};
	shf.l.wrap.b32 	%r5226, %r5222, %r5223, 30;
	shf.l.wrap.b32 	%r5227, %r5223, %r5222, 30;
	mov.b64 	%rd7541, {%r5227, %r5226};
	xor.b64  	%rd7542, %rd7540, %rd7541;
	shf.l.wrap.b32 	%r5228, %r5222, %r5223, 25;
	shf.l.wrap.b32 	%r5229, %r5223, %r5222, 25;
	mov.b64 	%rd7543, {%r5229, %r5228};
	xor.b64  	%rd7544, %rd7542, %rd7543;
	and.b64  	%rd7545, %rd7513, %rd7476;
	or.b64  	%rd7546, %rd7513, %rd7476;
	and.b64  	%rd7547, %rd7546, %rd7439;
	or.b64  	%rd7548, %rd7547, %rd7545;
	add.s64 	%rd7549, %rd7548, %rd7544;
	add.s64 	%rd7550, %rd7549, %rd7538;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5230,%dummy}, %rd7489;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5231}, %rd7489;
	}
	shf.r.wrap.b32 	%r5232, %r5231, %r5230, 19;
	shf.r.wrap.b32 	%r5233, %r5230, %r5231, 19;
	mov.b64 	%rd7551, {%r5233, %r5232};
	shf.l.wrap.b32 	%r5234, %r5230, %r5231, 3;
	shf.l.wrap.b32 	%r5235, %r5231, %r5230, 3;
	mov.b64 	%rd7552, {%r5235, %r5234};
	xor.b64  	%rd7553, %rd7551, %rd7552;
	shr.u64 	%rd7554, %rd7489, 6;
	xor.b64  	%rd7555, %rd7553, %rd7554;
	shf.r.wrap.b32 	%r5236, %r4893, %r4892, 1;
	shf.r.wrap.b32 	%r5237, %r4892, %r4893, 1;
	mov.b64 	%rd7556, {%r5237, %r5236};
	shf.r.wrap.b32 	%r5238, %r4893, %r4892, 8;
	shf.r.wrap.b32 	%r5239, %r4892, %r4893, 8;
	mov.b64 	%rd7557, {%r5239, %r5238};
	xor.b64  	%rd7558, %rd7556, %rd7557;
	shr.u64 	%rd7559, %rd7008, 7;
	xor.b64  	%rd7560, %rd7558, %rd7559;
	add.s64 	%rd7561, %rd7555, %rd6971;
	add.s64 	%rd7562, %rd7561, %rd7304;
	add.s64 	%rd7563, %rd7562, %rd7560;
	add.s64 	%rd7564, %rd7563, %rd7428;
	xor.b64  	%rd7565, %rd7502, %rd7465;
	and.b64  	%rd7566, %rd7539, %rd7565;
	xor.b64  	%rd7567, %rd7566, %rd7465;
	add.s64 	%rd7568, %rd7564, %rd7567;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5240,%dummy}, %rd7539;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5241}, %rd7539;
	}
	shf.r.wrap.b32 	%r5242, %r5241, %r5240, 14;
	shf.r.wrap.b32 	%r5243, %r5240, %r5241, 14;
	mov.b64 	%rd7569, {%r5243, %r5242};
	shf.r.wrap.b32 	%r5244, %r5241, %r5240, 18;
	shf.r.wrap.b32 	%r5245, %r5240, %r5241, 18;
	mov.b64 	%rd7570, {%r5245, %r5244};
	xor.b64  	%rd7571, %rd7569, %rd7570;
	shf.l.wrap.b32 	%r5246, %r5240, %r5241, 23;
	shf.l.wrap.b32 	%r5247, %r5241, %r5240, 23;
	mov.b64 	%rd7572, {%r5247, %r5246};
	xor.b64  	%rd7573, %rd7571, %rd7572;
	add.s64 	%rd7574, %rd7568, %rd7573;
	add.s64 	%rd7575, %rd7574, 7507060721942968483;
	add.s64 	%rd7576, %rd7575, %rd7439;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5248,%dummy}, %rd7550;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5249}, %rd7550;
	}
	shf.r.wrap.b32 	%r5250, %r5249, %r5248, 28;
	shf.r.wrap.b32 	%r5251, %r5248, %r5249, 28;
	mov.b64 	%rd7577, {%r5251, %r5250};
	shf.l.wrap.b32 	%r5252, %r5248, %r5249, 30;
	shf.l.wrap.b32 	%r5253, %r5249, %r5248, 30;
	mov.b64 	%rd7578, {%r5253, %r5252};
	xor.b64  	%rd7579, %rd7577, %rd7578;
	shf.l.wrap.b32 	%r5254, %r5248, %r5249, 25;
	shf.l.wrap.b32 	%r5255, %r5249, %r5248, 25;
	mov.b64 	%rd7580, {%r5255, %r5254};
	xor.b64  	%rd7581, %rd7579, %rd7580;
	and.b64  	%rd7582, %rd7550, %rd7513;
	or.b64  	%rd7583, %rd7550, %rd7513;
	and.b64  	%rd7584, %rd7583, %rd7476;
	or.b64  	%rd7585, %rd7584, %rd7582;
	add.s64 	%rd7586, %rd7585, %rd7581;
	add.s64 	%rd7587, %rd7586, %rd7575;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5256,%dummy}, %rd7526;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5257}, %rd7526;
	}
	shf.r.wrap.b32 	%r5258, %r5257, %r5256, 19;
	shf.r.wrap.b32 	%r5259, %r5256, %r5257, 19;
	mov.b64 	%rd7588, {%r5259, %r5258};
	shf.l.wrap.b32 	%r5260, %r5256, %r5257, 3;
	shf.l.wrap.b32 	%r5261, %r5257, %r5256, 3;
	mov.b64 	%rd7589, {%r5261, %r5260};
	xor.b64  	%rd7590, %rd7588, %rd7589;
	shr.u64 	%rd7591, %rd7526, 6;
	xor.b64  	%rd7592, %rd7590, %rd7591;
	shf.r.wrap.b32 	%r5262, %r4919, %r4918, 1;
	shf.r.wrap.b32 	%r5263, %r4918, %r4919, 1;
	mov.b64 	%rd7593, {%r5263, %r5262};
	shf.r.wrap.b32 	%r5264, %r4919, %r4918, 8;
	shf.r.wrap.b32 	%r5265, %r4918, %r4919, 8;
	mov.b64 	%rd7594, {%r5265, %r5264};
	xor.b64  	%rd7595, %rd7593, %rd7594;
	shr.u64 	%rd7596, %rd7045, 7;
	xor.b64  	%rd7597, %rd7595, %rd7596;
	add.s64 	%rd7598, %rd7592, %rd7008;
	add.s64 	%rd7599, %rd7598, %rd7341;
	add.s64 	%rd7600, %rd7599, %rd7597;
	add.s64 	%rd7601, %rd7600, %rd7465;
	xor.b64  	%rd7602, %rd7539, %rd7502;
	and.b64  	%rd7603, %rd7576, %rd7602;
	xor.b64  	%rd7604, %rd7603, %rd7502;
	add.s64 	%rd7605, %rd7601, %rd7604;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5266,%dummy}, %rd7576;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5267}, %rd7576;
	}
	shf.r.wrap.b32 	%r5268, %r5267, %r5266, 14;
	shf.r.wrap.b32 	%r5269, %r5266, %r5267, 14;
	mov.b64 	%rd7606, {%r5269, %r5268};
	shf.r.wrap.b32 	%r5270, %r5267, %r5266, 18;
	shf.r.wrap.b32 	%r5271, %r5266, %r5267, 18;
	mov.b64 	%rd7607, {%r5271, %r5270};
	xor.b64  	%rd7608, %rd7606, %rd7607;
	shf.l.wrap.b32 	%r5272, %r5266, %r5267, 23;
	shf.l.wrap.b32 	%r5273, %r5267, %r5266, 23;
	mov.b64 	%rd7609, {%r5273, %r5272};
	xor.b64  	%rd7610, %rd7608, %rd7609;
	add.s64 	%rd7611, %rd7605, %rd7610;
	add.s64 	%rd7612, %rd7611, 8399075790359081724;
	add.s64 	%rd7613, %rd7612, %rd7476;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5274,%dummy}, %rd7587;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5275}, %rd7587;
	}
	shf.r.wrap.b32 	%r5276, %r5275, %r5274, 28;
	shf.r.wrap.b32 	%r5277, %r5274, %r5275, 28;
	mov.b64 	%rd7614, {%r5277, %r5276};
	shf.l.wrap.b32 	%r5278, %r5274, %r5275, 30;
	shf.l.wrap.b32 	%r5279, %r5275, %r5274, 30;
	mov.b64 	%rd7615, {%r5279, %r5278};
	xor.b64  	%rd7616, %rd7614, %rd7615;
	shf.l.wrap.b32 	%r5280, %r5274, %r5275, 25;
	shf.l.wrap.b32 	%r5281, %r5275, %r5274, 25;
	mov.b64 	%rd7617, {%r5281, %r5280};
	xor.b64  	%rd7618, %rd7616, %rd7617;
	and.b64  	%rd7619, %rd7587, %rd7550;
	or.b64  	%rd7620, %rd7587, %rd7550;
	and.b64  	%rd7621, %rd7620, %rd7513;
	or.b64  	%rd7622, %rd7621, %rd7619;
	add.s64 	%rd7623, %rd7622, %rd7618;
	add.s64 	%rd7624, %rd7623, %rd7612;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5282,%dummy}, %rd7563;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5283}, %rd7563;
	}
	shf.r.wrap.b32 	%r5284, %r5283, %r5282, 19;
	shf.r.wrap.b32 	%r5285, %r5282, %r5283, 19;
	mov.b64 	%rd7625, {%r5285, %r5284};
	shf.l.wrap.b32 	%r5286, %r5282, %r5283, 3;
	shf.l.wrap.b32 	%r5287, %r5283, %r5282, 3;
	mov.b64 	%rd7626, {%r5287, %r5286};
	xor.b64  	%rd7627, %rd7625, %rd7626;
	shr.u64 	%rd7628, %rd7563, 6;
	xor.b64  	%rd7629, %rd7627, %rd7628;
	shf.r.wrap.b32 	%r5288, %r4945, %r4944, 1;
	shf.r.wrap.b32 	%r5289, %r4944, %r4945, 1;
	mov.b64 	%rd7630, {%r5289, %r5288};
	shf.r.wrap.b32 	%r5290, %r4945, %r4944, 8;
	shf.r.wrap.b32 	%r5291, %r4944, %r4945, 8;
	mov.b64 	%rd7631, {%r5291, %r5290};
	xor.b64  	%rd7632, %rd7630, %rd7631;
	shr.u64 	%rd7633, %rd7082, 7;
	xor.b64  	%rd7634, %rd7632, %rd7633;
	add.s64 	%rd7635, %rd7629, %rd7045;
	add.s64 	%rd7636, %rd7635, %rd7378;
	add.s64 	%rd7637, %rd7636, %rd7634;
	add.s64 	%rd7638, %rd7637, %rd7502;
	xor.b64  	%rd7639, %rd7576, %rd7539;
	and.b64  	%rd7640, %rd7613, %rd7639;
	xor.b64  	%rd7641, %rd7640, %rd7539;
	add.s64 	%rd7642, %rd7638, %rd7641;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5292,%dummy}, %rd7613;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5293}, %rd7613;
	}
	shf.r.wrap.b32 	%r5294, %r5293, %r5292, 14;
	shf.r.wrap.b32 	%r5295, %r5292, %r5293, 14;
	mov.b64 	%rd7643, {%r5295, %r5294};
	shf.r.wrap.b32 	%r5296, %r5293, %r5292, 18;
	shf.r.wrap.b32 	%r5297, %r5292, %r5293, 18;
	mov.b64 	%rd7644, {%r5297, %r5296};
	xor.b64  	%rd7645, %rd7643, %rd7644;
	shf.l.wrap.b32 	%r5298, %r5292, %r5293, 23;
	shf.l.wrap.b32 	%r5299, %r5293, %r5292, 23;
	mov.b64 	%rd7646, {%r5299, %r5298};
	xor.b64  	%rd7647, %rd7645, %rd7646;
	add.s64 	%rd7648, %rd7642, %rd7647;
	add.s64 	%rd7649, %rd7648, 8693463985226723168;
	add.s64 	%rd7650, %rd7649, %rd7513;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5300,%dummy}, %rd7624;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5301}, %rd7624;
	}
	shf.r.wrap.b32 	%r5302, %r5301, %r5300, 28;
	shf.r.wrap.b32 	%r5303, %r5300, %r5301, 28;
	mov.b64 	%rd7651, {%r5303, %r5302};
	shf.l.wrap.b32 	%r5304, %r5300, %r5301, 30;
	shf.l.wrap.b32 	%r5305, %r5301, %r5300, 30;
	mov.b64 	%rd7652, {%r5305, %r5304};
	xor.b64  	%rd7653, %rd7651, %rd7652;
	shf.l.wrap.b32 	%r5306, %r5300, %r5301, 25;
	shf.l.wrap.b32 	%r5307, %r5301, %r5300, 25;
	mov.b64 	%rd7654, {%r5307, %r5306};
	xor.b64  	%rd7655, %rd7653, %rd7654;
	and.b64  	%rd7656, %rd7624, %rd7587;
	or.b64  	%rd7657, %rd7624, %rd7587;
	and.b64  	%rd7658, %rd7657, %rd7550;
	or.b64  	%rd7659, %rd7658, %rd7656;
	add.s64 	%rd7660, %rd7659, %rd7655;
	add.s64 	%rd7661, %rd7660, %rd7649;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5308,%dummy}, %rd7600;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5309}, %rd7600;
	}
	shf.r.wrap.b32 	%r5310, %r5309, %r5308, 19;
	shf.r.wrap.b32 	%r5311, %r5308, %r5309, 19;
	mov.b64 	%rd7662, {%r5311, %r5310};
	shf.l.wrap.b32 	%r5312, %r5308, %r5309, 3;
	shf.l.wrap.b32 	%r5313, %r5309, %r5308, 3;
	mov.b64 	%rd7663, {%r5313, %r5312};
	xor.b64  	%rd7664, %rd7662, %rd7663;
	shr.u64 	%rd7665, %rd7600, 6;
	xor.b64  	%rd7666, %rd7664, %rd7665;
	shf.r.wrap.b32 	%r5314, %r4971, %r4970, 1;
	shf.r.wrap.b32 	%r5315, %r4970, %r4971, 1;
	mov.b64 	%rd7667, {%r5315, %r5314};
	shf.r.wrap.b32 	%r5316, %r4971, %r4970, 8;
	shf.r.wrap.b32 	%r5317, %r4970, %r4971, 8;
	mov.b64 	%rd7668, {%r5317, %r5316};
	xor.b64  	%rd7669, %rd7667, %rd7668;
	shr.u64 	%rd7670, %rd7119, 7;
	xor.b64  	%rd7671, %rd7669, %rd7670;
	add.s64 	%rd7672, %rd7666, %rd7082;
	add.s64 	%rd7673, %rd7672, %rd7415;
	add.s64 	%rd7674, %rd7673, %rd7671;
	add.s64 	%rd7675, %rd7674, %rd7539;
	xor.b64  	%rd7676, %rd7613, %rd7576;
	and.b64  	%rd7677, %rd7650, %rd7676;
	xor.b64  	%rd7678, %rd7677, %rd7576;
	add.s64 	%rd7679, %rd7675, %rd7678;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5318,%dummy}, %rd7650;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5319}, %rd7650;
	}
	shf.r.wrap.b32 	%r5320, %r5319, %r5318, 14;
	shf.r.wrap.b32 	%r5321, %r5318, %r5319, 14;
	mov.b64 	%rd7680, {%r5321, %r5320};
	shf.r.wrap.b32 	%r5322, %r5319, %r5318, 18;
	shf.r.wrap.b32 	%r5323, %r5318, %r5319, 18;
	mov.b64 	%rd7681, {%r5323, %r5322};
	xor.b64  	%rd7682, %rd7680, %rd7681;
	shf.l.wrap.b32 	%r5324, %r5318, %r5319, 23;
	shf.l.wrap.b32 	%r5325, %r5319, %r5318, 23;
	mov.b64 	%rd7683, {%r5325, %r5324};
	xor.b64  	%rd7684, %rd7682, %rd7683;
	add.s64 	%rd7685, %rd7679, %rd7684;
	add.s64 	%rd7686, %rd7685, -8878714635349349518;
	add.s64 	%rd7687, %rd7686, %rd7550;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5326,%dummy}, %rd7661;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5327}, %rd7661;
	}
	shf.r.wrap.b32 	%r5328, %r5327, %r5326, 28;
	shf.r.wrap.b32 	%r5329, %r5326, %r5327, 28;
	mov.b64 	%rd7688, {%r5329, %r5328};
	shf.l.wrap.b32 	%r5330, %r5326, %r5327, 30;
	shf.l.wrap.b32 	%r5331, %r5327, %r5326, 30;
	mov.b64 	%rd7689, {%r5331, %r5330};
	xor.b64  	%rd7690, %rd7688, %rd7689;
	shf.l.wrap.b32 	%r5332, %r5326, %r5327, 25;
	shf.l.wrap.b32 	%r5333, %r5327, %r5326, 25;
	mov.b64 	%rd7691, {%r5333, %r5332};
	xor.b64  	%rd7692, %rd7690, %rd7691;
	and.b64  	%rd7693, %rd7661, %rd7624;
	or.b64  	%rd7694, %rd7661, %rd7624;
	and.b64  	%rd7695, %rd7694, %rd7587;
	or.b64  	%rd7696, %rd7695, %rd7693;
	add.s64 	%rd7697, %rd7696, %rd7692;
	add.s64 	%rd7698, %rd7697, %rd7686;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5334,%dummy}, %rd7637;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5335}, %rd7637;
	}
	shf.r.wrap.b32 	%r5336, %r5335, %r5334, 19;
	shf.r.wrap.b32 	%r5337, %r5334, %r5335, 19;
	mov.b64 	%rd7699, {%r5337, %r5336};
	shf.l.wrap.b32 	%r5338, %r5334, %r5335, 3;
	shf.l.wrap.b32 	%r5339, %r5335, %r5334, 3;
	mov.b64 	%rd7700, {%r5339, %r5338};
	xor.b64  	%rd7701, %rd7699, %rd7700;
	shr.u64 	%rd7702, %rd7637, 6;
	xor.b64  	%rd7703, %rd7701, %rd7702;
	shf.r.wrap.b32 	%r5340, %r4997, %r4996, 1;
	shf.r.wrap.b32 	%r5341, %r4996, %r4997, 1;
	mov.b64 	%rd7704, {%r5341, %r5340};
	shf.r.wrap.b32 	%r5342, %r4997, %r4996, 8;
	shf.r.wrap.b32 	%r5343, %r4996, %r4997, 8;
	mov.b64 	%rd7705, {%r5343, %r5342};
	xor.b64  	%rd7706, %rd7704, %rd7705;
	shr.u64 	%rd7707, %rd7156, 7;
	xor.b64  	%rd7708, %rd7706, %rd7707;
	add.s64 	%rd7709, %rd7703, %rd7119;
	add.s64 	%rd7710, %rd7709, %rd7452;
	add.s64 	%rd7711, %rd7710, %rd7708;
	add.s64 	%rd7712, %rd7711, %rd7576;
	xor.b64  	%rd7713, %rd7650, %rd7613;
	and.b64  	%rd7714, %rd7687, %rd7713;
	xor.b64  	%rd7715, %rd7714, %rd7613;
	add.s64 	%rd7716, %rd7712, %rd7715;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5344,%dummy}, %rd7687;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5345}, %rd7687;
	}
	shf.r.wrap.b32 	%r5346, %r5345, %r5344, 14;
	shf.r.wrap.b32 	%r5347, %r5344, %r5345, 14;
	mov.b64 	%rd7717, {%r5347, %r5346};
	shf.r.wrap.b32 	%r5348, %r5345, %r5344, 18;
	shf.r.wrap.b32 	%r5349, %r5344, %r5345, 18;
	mov.b64 	%rd7718, {%r5349, %r5348};
	xor.b64  	%rd7719, %rd7717, %rd7718;
	shf.l.wrap.b32 	%r5350, %r5344, %r5345, 23;
	shf.l.wrap.b32 	%r5351, %r5345, %r5344, 23;
	mov.b64 	%rd7720, {%r5351, %r5350};
	xor.b64  	%rd7721, %rd7719, %rd7720;
	add.s64 	%rd7722, %rd7716, %rd7721;
	add.s64 	%rd7723, %rd7722, -8302665154208450068;
	add.s64 	%rd7724, %rd7723, %rd7587;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5352,%dummy}, %rd7698;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5353}, %rd7698;
	}
	shf.r.wrap.b32 	%r5354, %r5353, %r5352, 28;
	shf.r.wrap.b32 	%r5355, %r5352, %r5353, 28;
	mov.b64 	%rd7725, {%r5355, %r5354};
	shf.l.wrap.b32 	%r5356, %r5352, %r5353, 30;
	shf.l.wrap.b32 	%r5357, %r5353, %r5352, 30;
	mov.b64 	%rd7726, {%r5357, %r5356};
	xor.b64  	%rd7727, %rd7725, %rd7726;
	shf.l.wrap.b32 	%r5358, %r5352, %r5353, 25;
	shf.l.wrap.b32 	%r5359, %r5353, %r5352, 25;
	mov.b64 	%rd7728, {%r5359, %r5358};
	xor.b64  	%rd7729, %rd7727, %rd7728;
	and.b64  	%rd7730, %rd7698, %rd7661;
	or.b64  	%rd7731, %rd7698, %rd7661;
	and.b64  	%rd7732, %rd7731, %rd7624;
	or.b64  	%rd7733, %rd7732, %rd7730;
	add.s64 	%rd7734, %rd7733, %rd7729;
	add.s64 	%rd7735, %rd7734, %rd7723;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5360,%dummy}, %rd7674;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5361}, %rd7674;
	}
	shf.r.wrap.b32 	%r5362, %r5361, %r5360, 19;
	shf.r.wrap.b32 	%r5363, %r5360, %r5361, 19;
	mov.b64 	%rd7736, {%r5363, %r5362};
	shf.l.wrap.b32 	%r5364, %r5360, %r5361, 3;
	shf.l.wrap.b32 	%r5365, %r5361, %r5360, 3;
	mov.b64 	%rd7737, {%r5365, %r5364};
	xor.b64  	%rd7738, %rd7736, %rd7737;
	shr.u64 	%rd7739, %rd7674, 6;
	xor.b64  	%rd7740, %rd7738, %rd7739;
	shf.r.wrap.b32 	%r5366, %r5023, %r5022, 1;
	shf.r.wrap.b32 	%r5367, %r5022, %r5023, 1;
	mov.b64 	%rd7741, {%r5367, %r5366};
	shf.r.wrap.b32 	%r5368, %r5023, %r5022, 8;
	shf.r.wrap.b32 	%r5369, %r5022, %r5023, 8;
	mov.b64 	%rd7742, {%r5369, %r5368};
	xor.b64  	%rd7743, %rd7741, %rd7742;
	shr.u64 	%rd7744, %rd7193, 7;
	xor.b64  	%rd7745, %rd7743, %rd7744;
	add.s64 	%rd7746, %rd7740, %rd7156;
	add.s64 	%rd7747, %rd7746, %rd7489;
	add.s64 	%rd7748, %rd7747, %rd7745;
	add.s64 	%rd7749, %rd7748, %rd7613;
	xor.b64  	%rd7750, %rd7687, %rd7650;
	and.b64  	%rd7751, %rd7724, %rd7750;
	xor.b64  	%rd7752, %rd7751, %rd7650;
	add.s64 	%rd7753, %rd7749, %rd7752;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5370,%dummy}, %rd7724;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5371}, %rd7724;
	}
	shf.r.wrap.b32 	%r5372, %r5371, %r5370, 14;
	shf.r.wrap.b32 	%r5373, %r5370, %r5371, 14;
	mov.b64 	%rd7754, {%r5373, %r5372};
	shf.r.wrap.b32 	%r5374, %r5371, %r5370, 18;
	shf.r.wrap.b32 	%r5375, %r5370, %r5371, 18;
	mov.b64 	%rd7755, {%r5375, %r5374};
	xor.b64  	%rd7756, %rd7754, %rd7755;
	shf.l.wrap.b32 	%r5376, %r5370, %r5371, 23;
	shf.l.wrap.b32 	%r5377, %r5371, %r5370, 23;
	mov.b64 	%rd7757, {%r5377, %r5376};
	xor.b64  	%rd7758, %rd7756, %rd7757;
	add.s64 	%rd7759, %rd7753, %rd7758;
	add.s64 	%rd7760, %rd7759, -8016688836872298968;
	add.s64 	%rd7761, %rd7760, %rd7624;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5378,%dummy}, %rd7735;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5379}, %rd7735;
	}
	shf.r.wrap.b32 	%r5380, %r5379, %r5378, 28;
	shf.r.wrap.b32 	%r5381, %r5378, %r5379, 28;
	mov.b64 	%rd7762, {%r5381, %r5380};
	shf.l.wrap.b32 	%r5382, %r5378, %r5379, 30;
	shf.l.wrap.b32 	%r5383, %r5379, %r5378, 30;
	mov.b64 	%rd7763, {%r5383, %r5382};
	xor.b64  	%rd7764, %rd7762, %rd7763;
	shf.l.wrap.b32 	%r5384, %r5378, %r5379, 25;
	shf.l.wrap.b32 	%r5385, %r5379, %r5378, 25;
	mov.b64 	%rd7765, {%r5385, %r5384};
	xor.b64  	%rd7766, %rd7764, %rd7765;
	and.b64  	%rd7767, %rd7735, %rd7698;
	or.b64  	%rd7768, %rd7735, %rd7698;
	and.b64  	%rd7769, %rd7768, %rd7661;
	or.b64  	%rd7770, %rd7769, %rd7767;
	add.s64 	%rd7771, %rd7770, %rd7766;
	add.s64 	%rd7772, %rd7771, %rd7760;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5386,%dummy}, %rd7711;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5387}, %rd7711;
	}
	shf.r.wrap.b32 	%r5388, %r5387, %r5386, 19;
	shf.r.wrap.b32 	%r5389, %r5386, %r5387, 19;
	mov.b64 	%rd7773, {%r5389, %r5388};
	shf.l.wrap.b32 	%r5390, %r5386, %r5387, 3;
	shf.l.wrap.b32 	%r5391, %r5387, %r5386, 3;
	mov.b64 	%rd7774, {%r5391, %r5390};
	xor.b64  	%rd7775, %rd7773, %rd7774;
	shr.u64 	%rd7776, %rd7711, 6;
	xor.b64  	%rd7777, %rd7775, %rd7776;
	shf.r.wrap.b32 	%r5392, %r5049, %r5048, 1;
	shf.r.wrap.b32 	%r5393, %r5048, %r5049, 1;
	mov.b64 	%rd7778, {%r5393, %r5392};
	shf.r.wrap.b32 	%r5394, %r5049, %r5048, 8;
	shf.r.wrap.b32 	%r5395, %r5048, %r5049, 8;
	mov.b64 	%rd7779, {%r5395, %r5394};
	xor.b64  	%rd7780, %rd7778, %rd7779;
	shr.u64 	%rd7781, %rd7230, 7;
	xor.b64  	%rd7782, %rd7780, %rd7781;
	add.s64 	%rd7783, %rd7777, %rd7193;
	add.s64 	%rd7784, %rd7783, %rd7526;
	add.s64 	%rd7785, %rd7784, %rd7782;
	add.s64 	%rd7786, %rd7785, %rd7650;
	xor.b64  	%rd7787, %rd7724, %rd7687;
	and.b64  	%rd7788, %rd7761, %rd7787;
	xor.b64  	%rd7789, %rd7788, %rd7687;
	add.s64 	%rd7790, %rd7786, %rd7789;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5396,%dummy}, %rd7761;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5397}, %rd7761;
	}
	shf.r.wrap.b32 	%r5398, %r5397, %r5396, 14;
	shf.r.wrap.b32 	%r5399, %r5396, %r5397, 14;
	mov.b64 	%rd7791, {%r5399, %r5398};
	shf.r.wrap.b32 	%r5400, %r5397, %r5396, 18;
	shf.r.wrap.b32 	%r5401, %r5396, %r5397, 18;
	mov.b64 	%rd7792, {%r5401, %r5400};
	xor.b64  	%rd7793, %rd7791, %rd7792;
	shf.l.wrap.b32 	%r5402, %r5396, %r5397, 23;
	shf.l.wrap.b32 	%r5403, %r5397, %r5396, 23;
	mov.b64 	%rd7794, {%r5403, %r5402};
	xor.b64  	%rd7795, %rd7793, %rd7794;
	add.s64 	%rd7796, %rd7790, %rd7795;
	add.s64 	%rd7797, %rd7796, -6606660893046293015;
	add.s64 	%rd7798, %rd7797, %rd7661;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5404,%dummy}, %rd7772;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5405}, %rd7772;
	}
	shf.r.wrap.b32 	%r5406, %r5405, %r5404, 28;
	shf.r.wrap.b32 	%r5407, %r5404, %r5405, 28;
	mov.b64 	%rd7799, {%r5407, %r5406};
	shf.l.wrap.b32 	%r5408, %r5404, %r5405, 30;
	shf.l.wrap.b32 	%r5409, %r5405, %r5404, 30;
	mov.b64 	%rd7800, {%r5409, %r5408};
	xor.b64  	%rd7801, %rd7799, %rd7800;
	shf.l.wrap.b32 	%r5410, %r5404, %r5405, 25;
	shf.l.wrap.b32 	%r5411, %r5405, %r5404, 25;
	mov.b64 	%rd7802, {%r5411, %r5410};
	xor.b64  	%rd7803, %rd7801, %rd7802;
	and.b64  	%rd7804, %rd7772, %rd7735;
	or.b64  	%rd7805, %rd7772, %rd7735;
	and.b64  	%rd7806, %rd7805, %rd7698;
	or.b64  	%rd7807, %rd7806, %rd7804;
	add.s64 	%rd7808, %rd7807, %rd7803;
	add.s64 	%rd7809, %rd7808, %rd7797;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5412,%dummy}, %rd7748;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5413}, %rd7748;
	}
	shf.r.wrap.b32 	%r5414, %r5413, %r5412, 19;
	shf.r.wrap.b32 	%r5415, %r5412, %r5413, 19;
	mov.b64 	%rd7810, {%r5415, %r5414};
	shf.l.wrap.b32 	%r5416, %r5412, %r5413, 3;
	shf.l.wrap.b32 	%r5417, %r5413, %r5412, 3;
	mov.b64 	%rd7811, {%r5417, %r5416};
	xor.b64  	%rd7812, %rd7810, %rd7811;
	shr.u64 	%rd7813, %rd7748, 6;
	xor.b64  	%rd7814, %rd7812, %rd7813;
	shf.r.wrap.b32 	%r5418, %r5075, %r5074, 1;
	shf.r.wrap.b32 	%r5419, %r5074, %r5075, 1;
	mov.b64 	%rd7815, {%r5419, %r5418};
	shf.r.wrap.b32 	%r5420, %r5075, %r5074, 8;
	shf.r.wrap.b32 	%r5421, %r5074, %r5075, 8;
	mov.b64 	%rd7816, {%r5421, %r5420};
	xor.b64  	%rd7817, %rd7815, %rd7816;
	shr.u64 	%rd7818, %rd7267, 7;
	xor.b64  	%rd7819, %rd7817, %rd7818;
	add.s64 	%rd7820, %rd7814, %rd7230;
	add.s64 	%rd7821, %rd7820, %rd7563;
	add.s64 	%rd7822, %rd7821, %rd7819;
	add.s64 	%rd7823, %rd7822, %rd7687;
	xor.b64  	%rd7824, %rd7761, %rd7724;
	and.b64  	%rd7825, %rd7798, %rd7824;
	xor.b64  	%rd7826, %rd7825, %rd7724;
	add.s64 	%rd7827, %rd7823, %rd7826;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5422,%dummy}, %rd7798;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5423}, %rd7798;
	}
	shf.r.wrap.b32 	%r5424, %r5423, %r5422, 14;
	shf.r.wrap.b32 	%r5425, %r5422, %r5423, 14;
	mov.b64 	%rd7828, {%r5425, %r5424};
	shf.r.wrap.b32 	%r5426, %r5423, %r5422, 18;
	shf.r.wrap.b32 	%r5427, %r5422, %r5423, 18;
	mov.b64 	%rd7829, {%r5427, %r5426};
	xor.b64  	%rd7830, %rd7828, %rd7829;
	shf.l.wrap.b32 	%r5428, %r5422, %r5423, 23;
	shf.l.wrap.b32 	%r5429, %r5423, %r5422, 23;
	mov.b64 	%rd7831, {%r5429, %r5428};
	xor.b64  	%rd7832, %rd7830, %rd7831;
	add.s64 	%rd7833, %rd7827, %rd7832;
	add.s64 	%rd7834, %rd7833, -4685533653050689259;
	add.s64 	%rd7835, %rd7834, %rd7698;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5430,%dummy}, %rd7809;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5431}, %rd7809;
	}
	shf.r.wrap.b32 	%r5432, %r5431, %r5430, 28;
	shf.r.wrap.b32 	%r5433, %r5430, %r5431, 28;
	mov.b64 	%rd7836, {%r5433, %r5432};
	shf.l.wrap.b32 	%r5434, %r5430, %r5431, 30;
	shf.l.wrap.b32 	%r5435, %r5431, %r5430, 30;
	mov.b64 	%rd7837, {%r5435, %r5434};
	xor.b64  	%rd7838, %rd7836, %rd7837;
	shf.l.wrap.b32 	%r5436, %r5430, %r5431, 25;
	shf.l.wrap.b32 	%r5437, %r5431, %r5430, 25;
	mov.b64 	%rd7839, {%r5437, %r5436};
	xor.b64  	%rd7840, %rd7838, %rd7839;
	and.b64  	%rd7841, %rd7809, %rd7772;
	or.b64  	%rd7842, %rd7809, %rd7772;
	and.b64  	%rd7843, %rd7842, %rd7735;
	or.b64  	%rd7844, %rd7843, %rd7841;
	add.s64 	%rd7845, %rd7844, %rd7840;
	add.s64 	%rd7846, %rd7845, %rd7834;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5438,%dummy}, %rd7785;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5439}, %rd7785;
	}
	shf.r.wrap.b32 	%r5440, %r5439, %r5438, 19;
	shf.r.wrap.b32 	%r5441, %r5438, %r5439, 19;
	mov.b64 	%rd7847, {%r5441, %r5440};
	shf.l.wrap.b32 	%r5442, %r5438, %r5439, 3;
	shf.l.wrap.b32 	%r5443, %r5439, %r5438, 3;
	mov.b64 	%rd7848, {%r5443, %r5442};
	xor.b64  	%rd7849, %rd7847, %rd7848;
	shr.u64 	%rd7850, %rd7785, 6;
	xor.b64  	%rd7851, %rd7849, %rd7850;
	shf.r.wrap.b32 	%r5444, %r5101, %r5100, 1;
	shf.r.wrap.b32 	%r5445, %r5100, %r5101, 1;
	mov.b64 	%rd7852, {%r5445, %r5444};
	shf.r.wrap.b32 	%r5446, %r5101, %r5100, 8;
	shf.r.wrap.b32 	%r5447, %r5100, %r5101, 8;
	mov.b64 	%rd7853, {%r5447, %r5446};
	xor.b64  	%rd7854, %rd7852, %rd7853;
	shr.u64 	%rd7855, %rd7304, 7;
	xor.b64  	%rd7856, %rd7854, %rd7855;
	add.s64 	%rd7857, %rd7851, %rd7267;
	add.s64 	%rd7858, %rd7857, %rd7600;
	add.s64 	%rd7859, %rd7858, %rd7856;
	add.s64 	%rd7860, %rd7859, %rd7724;
	xor.b64  	%rd7861, %rd7798, %rd7761;
	and.b64  	%rd7862, %rd7835, %rd7861;
	xor.b64  	%rd7863, %rd7862, %rd7761;
	add.s64 	%rd7864, %rd7860, %rd7863;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5448,%dummy}, %rd7835;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5449}, %rd7835;
	}
	shf.r.wrap.b32 	%r5450, %r5449, %r5448, 14;
	shf.r.wrap.b32 	%r5451, %r5448, %r5449, 14;
	mov.b64 	%rd7865, {%r5451, %r5450};
	shf.r.wrap.b32 	%r5452, %r5449, %r5448, 18;
	shf.r.wrap.b32 	%r5453, %r5448, %r5449, 18;
	mov.b64 	%rd7866, {%r5453, %r5452};
	xor.b64  	%rd7867, %rd7865, %rd7866;
	shf.l.wrap.b32 	%r5454, %r5448, %r5449, 23;
	shf.l.wrap.b32 	%r5455, %r5449, %r5448, 23;
	mov.b64 	%rd7868, {%r5455, %r5454};
	xor.b64  	%rd7869, %rd7867, %rd7868;
	add.s64 	%rd7870, %rd7864, %rd7869;
	add.s64 	%rd7871, %rd7870, -4147400797238176981;
	add.s64 	%rd7872, %rd7871, %rd7735;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5456,%dummy}, %rd7846;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5457}, %rd7846;
	}
	shf.r.wrap.b32 	%r5458, %r5457, %r5456, 28;
	shf.r.wrap.b32 	%r5459, %r5456, %r5457, 28;
	mov.b64 	%rd7873, {%r5459, %r5458};
	shf.l.wrap.b32 	%r5460, %r5456, %r5457, 30;
	shf.l.wrap.b32 	%r5461, %r5457, %r5456, 30;
	mov.b64 	%rd7874, {%r5461, %r5460};
	xor.b64  	%rd7875, %rd7873, %rd7874;
	shf.l.wrap.b32 	%r5462, %r5456, %r5457, 25;
	shf.l.wrap.b32 	%r5463, %r5457, %r5456, 25;
	mov.b64 	%rd7876, {%r5463, %r5462};
	xor.b64  	%rd7877, %rd7875, %rd7876;
	and.b64  	%rd7878, %rd7846, %rd7809;
	or.b64  	%rd7879, %rd7846, %rd7809;
	and.b64  	%rd7880, %rd7879, %rd7772;
	or.b64  	%rd7881, %rd7880, %rd7878;
	add.s64 	%rd7882, %rd7881, %rd7877;
	add.s64 	%rd7883, %rd7882, %rd7871;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5464,%dummy}, %rd7822;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5465}, %rd7822;
	}
	shf.r.wrap.b32 	%r5466, %r5465, %r5464, 19;
	shf.r.wrap.b32 	%r5467, %r5464, %r5465, 19;
	mov.b64 	%rd7884, {%r5467, %r5466};
	shf.l.wrap.b32 	%r5468, %r5464, %r5465, 3;
	shf.l.wrap.b32 	%r5469, %r5465, %r5464, 3;
	mov.b64 	%rd7885, {%r5469, %r5468};
	xor.b64  	%rd7886, %rd7884, %rd7885;
	shr.u64 	%rd7887, %rd7822, 6;
	xor.b64  	%rd7888, %rd7886, %rd7887;
	shf.r.wrap.b32 	%r5470, %r5127, %r5126, 1;
	shf.r.wrap.b32 	%r5471, %r5126, %r5127, 1;
	mov.b64 	%rd7889, {%r5471, %r5470};
	shf.r.wrap.b32 	%r5472, %r5127, %r5126, 8;
	shf.r.wrap.b32 	%r5473, %r5126, %r5127, 8;
	mov.b64 	%rd7890, {%r5473, %r5472};
	xor.b64  	%rd7891, %rd7889, %rd7890;
	shr.u64 	%rd7892, %rd7341, 7;
	xor.b64  	%rd7893, %rd7891, %rd7892;
	add.s64 	%rd7894, %rd7888, %rd7304;
	add.s64 	%rd7895, %rd7894, %rd7637;
	add.s64 	%rd7896, %rd7895, %rd7893;
	add.s64 	%rd7897, %rd7896, %rd7761;
	xor.b64  	%rd7898, %rd7835, %rd7798;
	and.b64  	%rd7899, %rd7872, %rd7898;
	xor.b64  	%rd7900, %rd7899, %rd7798;
	add.s64 	%rd7901, %rd7897, %rd7900;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5474,%dummy}, %rd7872;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5475}, %rd7872;
	}
	shf.r.wrap.b32 	%r5476, %r5475, %r5474, 14;
	shf.r.wrap.b32 	%r5477, %r5474, %r5475, 14;
	mov.b64 	%rd7902, {%r5477, %r5476};
	shf.r.wrap.b32 	%r5478, %r5475, %r5474, 18;
	shf.r.wrap.b32 	%r5479, %r5474, %r5475, 18;
	mov.b64 	%rd7903, {%r5479, %r5478};
	xor.b64  	%rd7904, %rd7902, %rd7903;
	shf.l.wrap.b32 	%r5480, %r5474, %r5475, 23;
	shf.l.wrap.b32 	%r5481, %r5475, %r5474, 23;
	mov.b64 	%rd7905, {%r5481, %r5480};
	xor.b64  	%rd7906, %rd7904, %rd7905;
	add.s64 	%rd7907, %rd7901, %rd7906;
	add.s64 	%rd7908, %rd7907, -3880063495543823972;
	add.s64 	%rd7909, %rd7908, %rd7772;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5482,%dummy}, %rd7883;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5483}, %rd7883;
	}
	shf.r.wrap.b32 	%r5484, %r5483, %r5482, 28;
	shf.r.wrap.b32 	%r5485, %r5482, %r5483, 28;
	mov.b64 	%rd7910, {%r5485, %r5484};
	shf.l.wrap.b32 	%r5486, %r5482, %r5483, 30;
	shf.l.wrap.b32 	%r5487, %r5483, %r5482, 30;
	mov.b64 	%rd7911, {%r5487, %r5486};
	xor.b64  	%rd7912, %rd7910, %rd7911;
	shf.l.wrap.b32 	%r5488, %r5482, %r5483, 25;
	shf.l.wrap.b32 	%r5489, %r5483, %r5482, 25;
	mov.b64 	%rd7913, {%r5489, %r5488};
	xor.b64  	%rd7914, %rd7912, %rd7913;
	and.b64  	%rd7915, %rd7883, %rd7846;
	or.b64  	%rd7916, %rd7883, %rd7846;
	and.b64  	%rd7917, %rd7916, %rd7809;
	or.b64  	%rd7918, %rd7917, %rd7915;
	add.s64 	%rd7919, %rd7918, %rd7914;
	add.s64 	%rd7920, %rd7919, %rd7908;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5490,%dummy}, %rd7859;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5491}, %rd7859;
	}
	shf.r.wrap.b32 	%r5492, %r5491, %r5490, 19;
	shf.r.wrap.b32 	%r5493, %r5490, %r5491, 19;
	mov.b64 	%rd7921, {%r5493, %r5492};
	shf.l.wrap.b32 	%r5494, %r5490, %r5491, 3;
	shf.l.wrap.b32 	%r5495, %r5491, %r5490, 3;
	mov.b64 	%rd7922, {%r5495, %r5494};
	xor.b64  	%rd7923, %rd7921, %rd7922;
	shr.u64 	%rd7924, %rd7859, 6;
	xor.b64  	%rd7925, %rd7923, %rd7924;
	shf.r.wrap.b32 	%r5496, %r5153, %r5152, 1;
	shf.r.wrap.b32 	%r5497, %r5152, %r5153, 1;
	mov.b64 	%rd7926, {%r5497, %r5496};
	shf.r.wrap.b32 	%r5498, %r5153, %r5152, 8;
	shf.r.wrap.b32 	%r5499, %r5152, %r5153, 8;
	mov.b64 	%rd7927, {%r5499, %r5498};
	xor.b64  	%rd7928, %rd7926, %rd7927;
	shr.u64 	%rd7929, %rd7378, 7;
	xor.b64  	%rd7930, %rd7928, %rd7929;
	add.s64 	%rd7931, %rd7925, %rd7341;
	add.s64 	%rd7932, %rd7931, %rd7674;
	add.s64 	%rd7933, %rd7932, %rd7930;
	add.s64 	%rd7934, %rd7933, %rd7798;
	xor.b64  	%rd7935, %rd7872, %rd7835;
	and.b64  	%rd7936, %rd7909, %rd7935;
	xor.b64  	%rd7937, %rd7936, %rd7835;
	add.s64 	%rd7938, %rd7934, %rd7937;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5500,%dummy}, %rd7909;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5501}, %rd7909;
	}
	shf.r.wrap.b32 	%r5502, %r5501, %r5500, 14;
	shf.r.wrap.b32 	%r5503, %r5500, %r5501, 14;
	mov.b64 	%rd7939, {%r5503, %r5502};
	shf.r.wrap.b32 	%r5504, %r5501, %r5500, 18;
	shf.r.wrap.b32 	%r5505, %r5500, %r5501, 18;
	mov.b64 	%rd7940, {%r5505, %r5504};
	xor.b64  	%rd7941, %rd7939, %rd7940;
	shf.l.wrap.b32 	%r5506, %r5500, %r5501, 23;
	shf.l.wrap.b32 	%r5507, %r5501, %r5500, 23;
	mov.b64 	%rd7942, {%r5507, %r5506};
	xor.b64  	%rd7943, %rd7941, %rd7942;
	add.s64 	%rd7944, %rd7938, %rd7943;
	add.s64 	%rd7945, %rd7944, -3348786107499101689;
	add.s64 	%rd7946, %rd7945, %rd7809;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5508,%dummy}, %rd7920;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5509}, %rd7920;
	}
	shf.r.wrap.b32 	%r5510, %r5509, %r5508, 28;
	shf.r.wrap.b32 	%r5511, %r5508, %r5509, 28;
	mov.b64 	%rd7947, {%r5511, %r5510};
	shf.l.wrap.b32 	%r5512, %r5508, %r5509, 30;
	shf.l.wrap.b32 	%r5513, %r5509, %r5508, 30;
	mov.b64 	%rd7948, {%r5513, %r5512};
	xor.b64  	%rd7949, %rd7947, %rd7948;
	shf.l.wrap.b32 	%r5514, %r5508, %r5509, 25;
	shf.l.wrap.b32 	%r5515, %r5509, %r5508, 25;
	mov.b64 	%rd7950, {%r5515, %r5514};
	xor.b64  	%rd7951, %rd7949, %rd7950;
	and.b64  	%rd7952, %rd7920, %rd7883;
	or.b64  	%rd7953, %rd7920, %rd7883;
	and.b64  	%rd7954, %rd7953, %rd7846;
	or.b64  	%rd7955, %rd7954, %rd7952;
	add.s64 	%rd7956, %rd7955, %rd7951;
	add.s64 	%rd7957, %rd7956, %rd7945;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5516,%dummy}, %rd7896;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5517}, %rd7896;
	}
	shf.r.wrap.b32 	%r5518, %r5517, %r5516, 19;
	shf.r.wrap.b32 	%r5519, %r5516, %r5517, 19;
	mov.b64 	%rd7958, {%r5519, %r5518};
	shf.l.wrap.b32 	%r5520, %r5516, %r5517, 3;
	shf.l.wrap.b32 	%r5521, %r5517, %r5516, 3;
	mov.b64 	%rd7959, {%r5521, %r5520};
	xor.b64  	%rd7960, %rd7958, %rd7959;
	shr.u64 	%rd7961, %rd7896, 6;
	xor.b64  	%rd7962, %rd7960, %rd7961;
	shf.r.wrap.b32 	%r5522, %r5179, %r5178, 1;
	shf.r.wrap.b32 	%r5523, %r5178, %r5179, 1;
	mov.b64 	%rd7963, {%r5523, %r5522};
	shf.r.wrap.b32 	%r5524, %r5179, %r5178, 8;
	shf.r.wrap.b32 	%r5525, %r5178, %r5179, 8;
	mov.b64 	%rd7964, {%r5525, %r5524};
	xor.b64  	%rd7965, %rd7963, %rd7964;
	shr.u64 	%rd7966, %rd7415, 7;
	xor.b64  	%rd7967, %rd7965, %rd7966;
	add.s64 	%rd7968, %rd7962, %rd7378;
	add.s64 	%rd7969, %rd7968, %rd7711;
	add.s64 	%rd7970, %rd7969, %rd7967;
	add.s64 	%rd7971, %rd7970, %rd7835;
	xor.b64  	%rd7972, %rd7909, %rd7872;
	and.b64  	%rd7973, %rd7946, %rd7972;
	xor.b64  	%rd7974, %rd7973, %rd7872;
	add.s64 	%rd7975, %rd7971, %rd7974;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5526,%dummy}, %rd7946;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5527}, %rd7946;
	}
	shf.r.wrap.b32 	%r5528, %r5527, %r5526, 14;
	shf.r.wrap.b32 	%r5529, %r5526, %r5527, 14;
	mov.b64 	%rd7976, {%r5529, %r5528};
	shf.r.wrap.b32 	%r5530, %r5527, %r5526, 18;
	shf.r.wrap.b32 	%r5531, %r5526, %r5527, 18;
	mov.b64 	%rd7977, {%r5531, %r5530};
	xor.b64  	%rd7978, %rd7976, %rd7977;
	shf.l.wrap.b32 	%r5532, %r5526, %r5527, 23;
	shf.l.wrap.b32 	%r5533, %r5527, %r5526, 23;
	mov.b64 	%rd7979, {%r5533, %r5532};
	xor.b64  	%rd7980, %rd7978, %rd7979;
	add.s64 	%rd7981, %rd7975, %rd7980;
	add.s64 	%rd7982, %rd7981, -1523767162380948706;
	add.s64 	%rd7983, %rd7982, %rd7846;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5534,%dummy}, %rd7957;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5535}, %rd7957;
	}
	shf.r.wrap.b32 	%r5536, %r5535, %r5534, 28;
	shf.r.wrap.b32 	%r5537, %r5534, %r5535, 28;
	mov.b64 	%rd7984, {%r5537, %r5536};
	shf.l.wrap.b32 	%r5538, %r5534, %r5535, 30;
	shf.l.wrap.b32 	%r5539, %r5535, %r5534, 30;
	mov.b64 	%rd7985, {%r5539, %r5538};
	xor.b64  	%rd7986, %rd7984, %rd7985;
	shf.l.wrap.b32 	%r5540, %r5534, %r5535, 25;
	shf.l.wrap.b32 	%r5541, %r5535, %r5534, 25;
	mov.b64 	%rd7987, {%r5541, %r5540};
	xor.b64  	%rd7988, %rd7986, %rd7987;
	and.b64  	%rd7989, %rd7957, %rd7920;
	or.b64  	%rd7990, %rd7957, %rd7920;
	and.b64  	%rd7991, %rd7990, %rd7883;
	or.b64  	%rd7992, %rd7991, %rd7989;
	add.s64 	%rd7993, %rd7992, %rd7988;
	add.s64 	%rd7994, %rd7993, %rd7982;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5542,%dummy}, %rd7933;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5543}, %rd7933;
	}
	shf.r.wrap.b32 	%r5544, %r5543, %r5542, 19;
	shf.r.wrap.b32 	%r5545, %r5542, %r5543, 19;
	mov.b64 	%rd7995, {%r5545, %r5544};
	shf.l.wrap.b32 	%r5546, %r5542, %r5543, 3;
	shf.l.wrap.b32 	%r5547, %r5543, %r5542, 3;
	mov.b64 	%rd7996, {%r5547, %r5546};
	xor.b64  	%rd7997, %rd7995, %rd7996;
	shr.u64 	%rd7998, %rd7933, 6;
	xor.b64  	%rd7999, %rd7997, %rd7998;
	shf.r.wrap.b32 	%r5548, %r5205, %r5204, 1;
	shf.r.wrap.b32 	%r5549, %r5204, %r5205, 1;
	mov.b64 	%rd8000, {%r5549, %r5548};
	shf.r.wrap.b32 	%r5550, %r5205, %r5204, 8;
	shf.r.wrap.b32 	%r5551, %r5204, %r5205, 8;
	mov.b64 	%rd8001, {%r5551, %r5550};
	xor.b64  	%rd8002, %rd8000, %rd8001;
	shr.u64 	%rd8003, %rd7452, 7;
	xor.b64  	%rd8004, %rd8002, %rd8003;
	add.s64 	%rd8005, %rd7999, %rd7415;
	add.s64 	%rd8006, %rd8005, %rd7748;
	add.s64 	%rd8007, %rd8006, %rd8004;
	add.s64 	%rd8008, %rd8007, %rd7872;
	xor.b64  	%rd8009, %rd7946, %rd7909;
	and.b64  	%rd8010, %rd7983, %rd8009;
	xor.b64  	%rd8011, %rd8010, %rd7909;
	add.s64 	%rd8012, %rd8008, %rd8011;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5552,%dummy}, %rd7983;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5553}, %rd7983;
	}
	shf.r.wrap.b32 	%r5554, %r5553, %r5552, 14;
	shf.r.wrap.b32 	%r5555, %r5552, %r5553, 14;
	mov.b64 	%rd8013, {%r5555, %r5554};
	shf.r.wrap.b32 	%r5556, %r5553, %r5552, 18;
	shf.r.wrap.b32 	%r5557, %r5552, %r5553, 18;
	mov.b64 	%rd8014, {%r5557, %r5556};
	xor.b64  	%rd8015, %rd8013, %rd8014;
	shf.l.wrap.b32 	%r5558, %r5552, %r5553, 23;
	shf.l.wrap.b32 	%r5559, %r5553, %r5552, 23;
	mov.b64 	%rd8016, {%r5559, %r5558};
	xor.b64  	%rd8017, %rd8015, %rd8016;
	add.s64 	%rd8018, %rd8012, %rd8017;
	add.s64 	%rd8019, %rd8018, -757361751448694408;
	add.s64 	%rd8020, %rd8019, %rd7883;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5560,%dummy}, %rd7994;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5561}, %rd7994;
	}
	shf.r.wrap.b32 	%r5562, %r5561, %r5560, 28;
	shf.r.wrap.b32 	%r5563, %r5560, %r5561, 28;
	mov.b64 	%rd8021, {%r5563, %r5562};
	shf.l.wrap.b32 	%r5564, %r5560, %r5561, 30;
	shf.l.wrap.b32 	%r5565, %r5561, %r5560, 30;
	mov.b64 	%rd8022, {%r5565, %r5564};
	xor.b64  	%rd8023, %rd8021, %rd8022;
	shf.l.wrap.b32 	%r5566, %r5560, %r5561, 25;
	shf.l.wrap.b32 	%r5567, %r5561, %r5560, 25;
	mov.b64 	%rd8024, {%r5567, %r5566};
	xor.b64  	%rd8025, %rd8023, %rd8024;
	and.b64  	%rd8026, %rd7994, %rd7957;
	or.b64  	%rd8027, %rd7994, %rd7957;
	and.b64  	%rd8028, %rd8027, %rd7920;
	or.b64  	%rd8029, %rd8028, %rd8026;
	add.s64 	%rd8030, %rd8029, %rd8025;
	add.s64 	%rd8031, %rd8030, %rd8019;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5568,%dummy}, %rd7970;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5569}, %rd7970;
	}
	shf.r.wrap.b32 	%r5570, %r5569, %r5568, 19;
	shf.r.wrap.b32 	%r5571, %r5568, %r5569, 19;
	mov.b64 	%rd8032, {%r5571, %r5570};
	shf.l.wrap.b32 	%r5572, %r5568, %r5569, 3;
	shf.l.wrap.b32 	%r5573, %r5569, %r5568, 3;
	mov.b64 	%rd8033, {%r5573, %r5572};
	xor.b64  	%rd8034, %rd8032, %rd8033;
	shr.u64 	%rd8035, %rd7970, 6;
	xor.b64  	%rd8036, %rd8034, %rd8035;
	shf.r.wrap.b32 	%r5574, %r5231, %r5230, 1;
	shf.r.wrap.b32 	%r5575, %r5230, %r5231, 1;
	mov.b64 	%rd8037, {%r5575, %r5574};
	shf.r.wrap.b32 	%r5576, %r5231, %r5230, 8;
	shf.r.wrap.b32 	%r5577, %r5230, %r5231, 8;
	mov.b64 	%rd8038, {%r5577, %r5576};
	xor.b64  	%rd8039, %rd8037, %rd8038;
	shr.u64 	%rd8040, %rd7489, 7;
	xor.b64  	%rd8041, %rd8039, %rd8040;
	add.s64 	%rd8042, %rd8036, %rd7452;
	add.s64 	%rd8043, %rd8042, %rd7785;
	add.s64 	%rd8044, %rd8043, %rd8041;
	add.s64 	%rd8045, %rd8044, %rd7909;
	xor.b64  	%rd8046, %rd7983, %rd7946;
	and.b64  	%rd8047, %rd8020, %rd8046;
	xor.b64  	%rd8048, %rd8047, %rd7946;
	add.s64 	%rd8049, %rd8045, %rd8048;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5578,%dummy}, %rd8020;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5579}, %rd8020;
	}
	shf.r.wrap.b32 	%r5580, %r5579, %r5578, 14;
	shf.r.wrap.b32 	%r5581, %r5578, %r5579, 14;
	mov.b64 	%rd8050, {%r5581, %r5580};
	shf.r.wrap.b32 	%r5582, %r5579, %r5578, 18;
	shf.r.wrap.b32 	%r5583, %r5578, %r5579, 18;
	mov.b64 	%rd8051, {%r5583, %r5582};
	xor.b64  	%rd8052, %rd8050, %rd8051;
	shf.l.wrap.b32 	%r5584, %r5578, %r5579, 23;
	shf.l.wrap.b32 	%r5585, %r5579, %r5578, 23;
	mov.b64 	%rd8053, {%r5585, %r5584};
	xor.b64  	%rd8054, %rd8052, %rd8053;
	add.s64 	%rd8055, %rd8049, %rd8054;
	add.s64 	%rd8056, %rd8055, 500013540394364858;
	add.s64 	%rd8057, %rd8056, %rd7920;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5586,%dummy}, %rd8031;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5587}, %rd8031;
	}
	shf.r.wrap.b32 	%r5588, %r5587, %r5586, 28;
	shf.r.wrap.b32 	%r5589, %r5586, %r5587, 28;
	mov.b64 	%rd8058, {%r5589, %r5588};
	shf.l.wrap.b32 	%r5590, %r5586, %r5587, 30;
	shf.l.wrap.b32 	%r5591, %r5587, %r5586, 30;
	mov.b64 	%rd8059, {%r5591, %r5590};
	xor.b64  	%rd8060, %rd8058, %rd8059;
	shf.l.wrap.b32 	%r5592, %r5586, %r5587, 25;
	shf.l.wrap.b32 	%r5593, %r5587, %r5586, 25;
	mov.b64 	%rd8061, {%r5593, %r5592};
	xor.b64  	%rd8062, %rd8060, %rd8061;
	and.b64  	%rd8063, %rd8031, %rd7994;
	or.b64  	%rd8064, %rd8031, %rd7994;
	and.b64  	%rd8065, %rd8064, %rd7957;
	or.b64  	%rd8066, %rd8065, %rd8063;
	add.s64 	%rd8067, %rd8066, %rd8062;
	add.s64 	%rd8068, %rd8067, %rd8056;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5594,%dummy}, %rd8007;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5595}, %rd8007;
	}
	shf.r.wrap.b32 	%r5596, %r5595, %r5594, 19;
	shf.r.wrap.b32 	%r5597, %r5594, %r5595, 19;
	mov.b64 	%rd8069, {%r5597, %r5596};
	shf.l.wrap.b32 	%r5598, %r5594, %r5595, 3;
	shf.l.wrap.b32 	%r5599, %r5595, %r5594, 3;
	mov.b64 	%rd8070, {%r5599, %r5598};
	xor.b64  	%rd8071, %rd8069, %rd8070;
	shr.u64 	%rd8072, %rd8007, 6;
	xor.b64  	%rd8073, %rd8071, %rd8072;
	shf.r.wrap.b32 	%r5600, %r5257, %r5256, 1;
	shf.r.wrap.b32 	%r5601, %r5256, %r5257, 1;
	mov.b64 	%rd8074, {%r5601, %r5600};
	shf.r.wrap.b32 	%r5602, %r5257, %r5256, 8;
	shf.r.wrap.b32 	%r5603, %r5256, %r5257, 8;
	mov.b64 	%rd8075, {%r5603, %r5602};
	xor.b64  	%rd8076, %rd8074, %rd8075;
	shr.u64 	%rd8077, %rd7526, 7;
	xor.b64  	%rd8078, %rd8076, %rd8077;
	add.s64 	%rd8079, %rd8073, %rd7489;
	add.s64 	%rd8080, %rd8079, %rd7822;
	add.s64 	%rd8081, %rd8080, %rd8078;
	add.s64 	%rd8082, %rd8081, %rd7946;
	xor.b64  	%rd8083, %rd8020, %rd7983;
	and.b64  	%rd8084, %rd8057, %rd8083;
	xor.b64  	%rd8085, %rd8084, %rd7983;
	add.s64 	%rd8086, %rd8082, %rd8085;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5604,%dummy}, %rd8057;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5605}, %rd8057;
	}
	shf.r.wrap.b32 	%r5606, %r5605, %r5604, 14;
	shf.r.wrap.b32 	%r5607, %r5604, %r5605, 14;
	mov.b64 	%rd8087, {%r5607, %r5606};
	shf.r.wrap.b32 	%r5608, %r5605, %r5604, 18;
	shf.r.wrap.b32 	%r5609, %r5604, %r5605, 18;
	mov.b64 	%rd8088, {%r5609, %r5608};
	xor.b64  	%rd8089, %rd8087, %rd8088;
	shf.l.wrap.b32 	%r5610, %r5604, %r5605, 23;
	shf.l.wrap.b32 	%r5611, %r5605, %r5604, 23;
	mov.b64 	%rd8090, {%r5611, %r5610};
	xor.b64  	%rd8091, %rd8089, %rd8090;
	add.s64 	%rd8092, %rd8086, %rd8091;
	add.s64 	%rd8093, %rd8092, 748580250866718886;
	add.s64 	%rd8094, %rd8093, %rd7957;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5612,%dummy}, %rd8068;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5613}, %rd8068;
	}
	shf.r.wrap.b32 	%r5614, %r5613, %r5612, 28;
	shf.r.wrap.b32 	%r5615, %r5612, %r5613, 28;
	mov.b64 	%rd8095, {%r5615, %r5614};
	shf.l.wrap.b32 	%r5616, %r5612, %r5613, 30;
	shf.l.wrap.b32 	%r5617, %r5613, %r5612, 30;
	mov.b64 	%rd8096, {%r5617, %r5616};
	xor.b64  	%rd8097, %rd8095, %rd8096;
	shf.l.wrap.b32 	%r5618, %r5612, %r5613, 25;
	shf.l.wrap.b32 	%r5619, %r5613, %r5612, 25;
	mov.b64 	%rd8098, {%r5619, %r5618};
	xor.b64  	%rd8099, %rd8097, %rd8098;
	and.b64  	%rd8100, %rd8068, %rd8031;
	or.b64  	%rd8101, %rd8068, %rd8031;
	and.b64  	%rd8102, %rd8101, %rd7994;
	or.b64  	%rd8103, %rd8102, %rd8100;
	add.s64 	%rd8104, %rd8103, %rd8099;
	add.s64 	%rd8105, %rd8104, %rd8093;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5620,%dummy}, %rd8044;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5621}, %rd8044;
	}
	shf.r.wrap.b32 	%r5622, %r5621, %r5620, 19;
	shf.r.wrap.b32 	%r5623, %r5620, %r5621, 19;
	mov.b64 	%rd8106, {%r5623, %r5622};
	shf.l.wrap.b32 	%r5624, %r5620, %r5621, 3;
	shf.l.wrap.b32 	%r5625, %r5621, %r5620, 3;
	mov.b64 	%rd8107, {%r5625, %r5624};
	xor.b64  	%rd8108, %rd8106, %rd8107;
	shr.u64 	%rd8109, %rd8044, 6;
	xor.b64  	%rd8110, %rd8108, %rd8109;
	shf.r.wrap.b32 	%r5626, %r5283, %r5282, 1;
	shf.r.wrap.b32 	%r5627, %r5282, %r5283, 1;
	mov.b64 	%rd8111, {%r5627, %r5626};
	shf.r.wrap.b32 	%r5628, %r5283, %r5282, 8;
	shf.r.wrap.b32 	%r5629, %r5282, %r5283, 8;
	mov.b64 	%rd8112, {%r5629, %r5628};
	xor.b64  	%rd8113, %rd8111, %rd8112;
	shr.u64 	%rd8114, %rd7563, 7;
	xor.b64  	%rd8115, %rd8113, %rd8114;
	add.s64 	%rd8116, %rd8110, %rd7526;
	add.s64 	%rd8117, %rd8116, %rd7859;
	add.s64 	%rd8118, %rd8117, %rd8115;
	add.s64 	%rd8119, %rd8118, %rd7983;
	xor.b64  	%rd8120, %rd8057, %rd8020;
	and.b64  	%rd8121, %rd8094, %rd8120;
	xor.b64  	%rd8122, %rd8121, %rd8020;
	add.s64 	%rd8123, %rd8119, %rd8122;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5630,%dummy}, %rd8094;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5631}, %rd8094;
	}
	shf.r.wrap.b32 	%r5632, %r5631, %r5630, 14;
	shf.r.wrap.b32 	%r5633, %r5630, %r5631, 14;
	mov.b64 	%rd8124, {%r5633, %r5632};
	shf.r.wrap.b32 	%r5634, %r5631, %r5630, 18;
	shf.r.wrap.b32 	%r5635, %r5630, %r5631, 18;
	mov.b64 	%rd8125, {%r5635, %r5634};
	xor.b64  	%rd8126, %rd8124, %rd8125;
	shf.l.wrap.b32 	%r5636, %r5630, %r5631, 23;
	shf.l.wrap.b32 	%r5637, %r5631, %r5630, 23;
	mov.b64 	%rd8127, {%r5637, %r5636};
	xor.b64  	%rd8128, %rd8126, %rd8127;
	add.s64 	%rd8129, %rd8123, %rd8128;
	add.s64 	%rd8130, %rd8129, 1242879168328830382;
	add.s64 	%rd8131, %rd8130, %rd7994;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5638,%dummy}, %rd8105;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5639}, %rd8105;
	}
	shf.r.wrap.b32 	%r5640, %r5639, %r5638, 28;
	shf.r.wrap.b32 	%r5641, %r5638, %r5639, 28;
	mov.b64 	%rd8132, {%r5641, %r5640};
	shf.l.wrap.b32 	%r5642, %r5638, %r5639, 30;
	shf.l.wrap.b32 	%r5643, %r5639, %r5638, 30;
	mov.b64 	%rd8133, {%r5643, %r5642};
	xor.b64  	%rd8134, %rd8132, %rd8133;
	shf.l.wrap.b32 	%r5644, %r5638, %r5639, 25;
	shf.l.wrap.b32 	%r5645, %r5639, %r5638, 25;
	mov.b64 	%rd8135, {%r5645, %r5644};
	xor.b64  	%rd8136, %rd8134, %rd8135;
	and.b64  	%rd8137, %rd8105, %rd8068;
	or.b64  	%rd8138, %rd8105, %rd8068;
	and.b64  	%rd8139, %rd8138, %rd8031;
	or.b64  	%rd8140, %rd8139, %rd8137;
	add.s64 	%rd8141, %rd8140, %rd8136;
	add.s64 	%rd8142, %rd8141, %rd8130;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5646,%dummy}, %rd8081;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5647}, %rd8081;
	}
	shf.r.wrap.b32 	%r5648, %r5647, %r5646, 19;
	shf.r.wrap.b32 	%r5649, %r5646, %r5647, 19;
	mov.b64 	%rd8143, {%r5649, %r5648};
	shf.l.wrap.b32 	%r5650, %r5646, %r5647, 3;
	shf.l.wrap.b32 	%r5651, %r5647, %r5646, 3;
	mov.b64 	%rd8144, {%r5651, %r5650};
	xor.b64  	%rd8145, %rd8143, %rd8144;
	shr.u64 	%rd8146, %rd8081, 6;
	xor.b64  	%rd8147, %rd8145, %rd8146;
	shf.r.wrap.b32 	%r5652, %r5309, %r5308, 1;
	shf.r.wrap.b32 	%r5653, %r5308, %r5309, 1;
	mov.b64 	%rd8148, {%r5653, %r5652};
	shf.r.wrap.b32 	%r5654, %r5309, %r5308, 8;
	shf.r.wrap.b32 	%r5655, %r5308, %r5309, 8;
	mov.b64 	%rd8149, {%r5655, %r5654};
	xor.b64  	%rd8150, %rd8148, %rd8149;
	shr.u64 	%rd8151, %rd7600, 7;
	xor.b64  	%rd8152, %rd8150, %rd8151;
	add.s64 	%rd8153, %rd8147, %rd7563;
	add.s64 	%rd8154, %rd8153, %rd7896;
	add.s64 	%rd8155, %rd8154, %rd8152;
	add.s64 	%rd8156, %rd8155, %rd8020;
	xor.b64  	%rd8157, %rd8094, %rd8057;
	and.b64  	%rd8158, %rd8131, %rd8157;
	xor.b64  	%rd8159, %rd8158, %rd8057;
	add.s64 	%rd8160, %rd8156, %rd8159;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5656,%dummy}, %rd8131;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5657}, %rd8131;
	}
	shf.r.wrap.b32 	%r5658, %r5657, %r5656, 14;
	shf.r.wrap.b32 	%r5659, %r5656, %r5657, 14;
	mov.b64 	%rd8161, {%r5659, %r5658};
	shf.r.wrap.b32 	%r5660, %r5657, %r5656, 18;
	shf.r.wrap.b32 	%r5661, %r5656, %r5657, 18;
	mov.b64 	%rd8162, {%r5661, %r5660};
	xor.b64  	%rd8163, %rd8161, %rd8162;
	shf.l.wrap.b32 	%r5662, %r5656, %r5657, 23;
	shf.l.wrap.b32 	%r5663, %r5657, %r5656, 23;
	mov.b64 	%rd8164, {%r5663, %r5662};
	xor.b64  	%rd8165, %rd8163, %rd8164;
	add.s64 	%rd8166, %rd8160, %rd8165;
	add.s64 	%rd8167, %rd8166, 1977374033974150939;
	add.s64 	%rd8168, %rd8167, %rd8031;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5664,%dummy}, %rd8142;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5665}, %rd8142;
	}
	shf.r.wrap.b32 	%r5666, %r5665, %r5664, 28;
	shf.r.wrap.b32 	%r5667, %r5664, %r5665, 28;
	mov.b64 	%rd8169, {%r5667, %r5666};
	shf.l.wrap.b32 	%r5668, %r5664, %r5665, 30;
	shf.l.wrap.b32 	%r5669, %r5665, %r5664, 30;
	mov.b64 	%rd8170, {%r5669, %r5668};
	xor.b64  	%rd8171, %rd8169, %rd8170;
	shf.l.wrap.b32 	%r5670, %r5664, %r5665, 25;
	shf.l.wrap.b32 	%r5671, %r5665, %r5664, 25;
	mov.b64 	%rd8172, {%r5671, %r5670};
	xor.b64  	%rd8173, %rd8171, %rd8172;
	and.b64  	%rd8174, %rd8142, %rd8105;
	or.b64  	%rd8175, %rd8142, %rd8105;
	and.b64  	%rd8176, %rd8175, %rd8068;
	or.b64  	%rd8177, %rd8176, %rd8174;
	add.s64 	%rd8178, %rd8177, %rd8173;
	add.s64 	%rd8179, %rd8178, %rd8167;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5672,%dummy}, %rd8118;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5673}, %rd8118;
	}
	shf.r.wrap.b32 	%r5674, %r5673, %r5672, 19;
	shf.r.wrap.b32 	%r5675, %r5672, %r5673, 19;
	mov.b64 	%rd8180, {%r5675, %r5674};
	shf.l.wrap.b32 	%r5676, %r5672, %r5673, 3;
	shf.l.wrap.b32 	%r5677, %r5673, %r5672, 3;
	mov.b64 	%rd8181, {%r5677, %r5676};
	xor.b64  	%rd8182, %rd8180, %rd8181;
	shr.u64 	%rd8183, %rd8118, 6;
	xor.b64  	%rd8184, %rd8182, %rd8183;
	shf.r.wrap.b32 	%r5678, %r5335, %r5334, 1;
	shf.r.wrap.b32 	%r5679, %r5334, %r5335, 1;
	mov.b64 	%rd8185, {%r5679, %r5678};
	shf.r.wrap.b32 	%r5680, %r5335, %r5334, 8;
	shf.r.wrap.b32 	%r5681, %r5334, %r5335, 8;
	mov.b64 	%rd8186, {%r5681, %r5680};
	xor.b64  	%rd8187, %rd8185, %rd8186;
	shr.u64 	%rd8188, %rd7637, 7;
	xor.b64  	%rd8189, %rd8187, %rd8188;
	add.s64 	%rd8190, %rd8184, %rd7600;
	add.s64 	%rd8191, %rd8190, %rd7933;
	add.s64 	%rd8192, %rd8191, %rd8189;
	add.s64 	%rd8193, %rd8192, %rd8057;
	xor.b64  	%rd8194, %rd8131, %rd8094;
	and.b64  	%rd8195, %rd8168, %rd8194;
	xor.b64  	%rd8196, %rd8195, %rd8094;
	add.s64 	%rd8197, %rd8193, %rd8196;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5682,%dummy}, %rd8168;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5683}, %rd8168;
	}
	shf.r.wrap.b32 	%r5684, %r5683, %r5682, 14;
	shf.r.wrap.b32 	%r5685, %r5682, %r5683, 14;
	mov.b64 	%rd8198, {%r5685, %r5684};
	shf.r.wrap.b32 	%r5686, %r5683, %r5682, 18;
	shf.r.wrap.b32 	%r5687, %r5682, %r5683, 18;
	mov.b64 	%rd8199, {%r5687, %r5686};
	xor.b64  	%rd8200, %rd8198, %rd8199;
	shf.l.wrap.b32 	%r5688, %r5682, %r5683, 23;
	shf.l.wrap.b32 	%r5689, %r5683, %r5682, 23;
	mov.b64 	%rd8201, {%r5689, %r5688};
	xor.b64  	%rd8202, %rd8200, %rd8201;
	add.s64 	%rd8203, %rd8197, %rd8202;
	add.s64 	%rd8204, %rd8203, 2944078676154940804;
	add.s64 	%rd8205, %rd8204, %rd8068;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5690,%dummy}, %rd8179;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5691}, %rd8179;
	}
	shf.r.wrap.b32 	%r5692, %r5691, %r5690, 28;
	shf.r.wrap.b32 	%r5693, %r5690, %r5691, 28;
	mov.b64 	%rd8206, {%r5693, %r5692};
	shf.l.wrap.b32 	%r5694, %r5690, %r5691, 30;
	shf.l.wrap.b32 	%r5695, %r5691, %r5690, 30;
	mov.b64 	%rd8207, {%r5695, %r5694};
	xor.b64  	%rd8208, %rd8206, %rd8207;
	shf.l.wrap.b32 	%r5696, %r5690, %r5691, 25;
	shf.l.wrap.b32 	%r5697, %r5691, %r5690, 25;
	mov.b64 	%rd8209, {%r5697, %r5696};
	xor.b64  	%rd8210, %rd8208, %rd8209;
	and.b64  	%rd8211, %rd8179, %rd8142;
	or.b64  	%rd8212, %rd8179, %rd8142;
	and.b64  	%rd8213, %rd8212, %rd8105;
	or.b64  	%rd8214, %rd8213, %rd8211;
	add.s64 	%rd8215, %rd8214, %rd8210;
	add.s64 	%rd8216, %rd8215, %rd8204;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5698,%dummy}, %rd8155;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5699}, %rd8155;
	}
	shf.r.wrap.b32 	%r5700, %r5699, %r5698, 19;
	shf.r.wrap.b32 	%r5701, %r5698, %r5699, 19;
	mov.b64 	%rd8217, {%r5701, %r5700};
	shf.l.wrap.b32 	%r5702, %r5698, %r5699, 3;
	shf.l.wrap.b32 	%r5703, %r5699, %r5698, 3;
	mov.b64 	%rd8218, {%r5703, %r5702};
	xor.b64  	%rd8219, %rd8217, %rd8218;
	shr.u64 	%rd8220, %rd8155, 6;
	xor.b64  	%rd8221, %rd8219, %rd8220;
	shf.r.wrap.b32 	%r5704, %r5361, %r5360, 1;
	shf.r.wrap.b32 	%r5705, %r5360, %r5361, 1;
	mov.b64 	%rd8222, {%r5705, %r5704};
	shf.r.wrap.b32 	%r5706, %r5361, %r5360, 8;
	shf.r.wrap.b32 	%r5707, %r5360, %r5361, 8;
	mov.b64 	%rd8223, {%r5707, %r5706};
	xor.b64  	%rd8224, %rd8222, %rd8223;
	shr.u64 	%rd8225, %rd7674, 7;
	xor.b64  	%rd8226, %rd8224, %rd8225;
	add.s64 	%rd8227, %rd8221, %rd7637;
	add.s64 	%rd8228, %rd8227, %rd7970;
	add.s64 	%rd8229, %rd8228, %rd8226;
	add.s64 	%rd8230, %rd8229, %rd8094;
	xor.b64  	%rd8231, %rd8168, %rd8131;
	and.b64  	%rd8232, %rd8205, %rd8231;
	xor.b64  	%rd8233, %rd8232, %rd8131;
	add.s64 	%rd8234, %rd8230, %rd8233;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5708,%dummy}, %rd8205;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5709}, %rd8205;
	}
	shf.r.wrap.b32 	%r5710, %r5709, %r5708, 14;
	shf.r.wrap.b32 	%r5711, %r5708, %r5709, 14;
	mov.b64 	%rd8235, {%r5711, %r5710};
	shf.r.wrap.b32 	%r5712, %r5709, %r5708, 18;
	shf.r.wrap.b32 	%r5713, %r5708, %r5709, 18;
	mov.b64 	%rd8236, {%r5713, %r5712};
	xor.b64  	%rd8237, %rd8235, %rd8236;
	shf.l.wrap.b32 	%r5714, %r5708, %r5709, 23;
	shf.l.wrap.b32 	%r5715, %r5709, %r5708, 23;
	mov.b64 	%rd8238, {%r5715, %r5714};
	xor.b64  	%rd8239, %rd8237, %rd8238;
	add.s64 	%rd8240, %rd8234, %rd8239;
	add.s64 	%rd8241, %rd8240, 3659926193048069267;
	add.s64 	%rd8242, %rd8241, %rd8105;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5716,%dummy}, %rd8216;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5717}, %rd8216;
	}
	shf.r.wrap.b32 	%r5718, %r5717, %r5716, 28;
	shf.r.wrap.b32 	%r5719, %r5716, %r5717, 28;
	mov.b64 	%rd8243, {%r5719, %r5718};
	shf.l.wrap.b32 	%r5720, %r5716, %r5717, 30;
	shf.l.wrap.b32 	%r5721, %r5717, %r5716, 30;
	mov.b64 	%rd8244, {%r5721, %r5720};
	xor.b64  	%rd8245, %rd8243, %rd8244;
	shf.l.wrap.b32 	%r5722, %r5716, %r5717, 25;
	shf.l.wrap.b32 	%r5723, %r5717, %r5716, 25;
	mov.b64 	%rd8246, {%r5723, %r5722};
	xor.b64  	%rd8247, %rd8245, %rd8246;
	and.b64  	%rd8248, %rd8216, %rd8179;
	or.b64  	%rd8249, %rd8216, %rd8179;
	and.b64  	%rd8250, %rd8249, %rd8142;
	or.b64  	%rd8251, %rd8250, %rd8248;
	add.s64 	%rd8252, %rd8251, %rd8247;
	add.s64 	%rd8253, %rd8252, %rd8241;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5724,%dummy}, %rd8192;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5725}, %rd8192;
	}
	shf.r.wrap.b32 	%r5726, %r5725, %r5724, 19;
	shf.r.wrap.b32 	%r5727, %r5724, %r5725, 19;
	mov.b64 	%rd8254, {%r5727, %r5726};
	shf.l.wrap.b32 	%r5728, %r5724, %r5725, 3;
	shf.l.wrap.b32 	%r5729, %r5725, %r5724, 3;
	mov.b64 	%rd8255, {%r5729, %r5728};
	xor.b64  	%rd8256, %rd8254, %rd8255;
	shr.u64 	%rd8257, %rd8192, 6;
	xor.b64  	%rd8258, %rd8256, %rd8257;
	shf.r.wrap.b32 	%r5730, %r5387, %r5386, 1;
	shf.r.wrap.b32 	%r5731, %r5386, %r5387, 1;
	mov.b64 	%rd8259, {%r5731, %r5730};
	shf.r.wrap.b32 	%r5732, %r5387, %r5386, 8;
	shf.r.wrap.b32 	%r5733, %r5386, %r5387, 8;
	mov.b64 	%rd8260, {%r5733, %r5732};
	xor.b64  	%rd8261, %rd8259, %rd8260;
	shr.u64 	%rd8262, %rd7711, 7;
	xor.b64  	%rd8263, %rd8261, %rd8262;
	add.s64 	%rd8264, %rd8258, %rd7674;
	add.s64 	%rd8265, %rd8264, %rd8007;
	add.s64 	%rd8266, %rd8265, %rd8263;
	add.s64 	%rd8267, %rd8266, %rd8131;
	xor.b64  	%rd8268, %rd8205, %rd8168;
	and.b64  	%rd8269, %rd8242, %rd8268;
	xor.b64  	%rd8270, %rd8269, %rd8168;
	add.s64 	%rd8271, %rd8267, %rd8270;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5734,%dummy}, %rd8242;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5735}, %rd8242;
	}
	shf.r.wrap.b32 	%r5736, %r5735, %r5734, 14;
	shf.r.wrap.b32 	%r5737, %r5734, %r5735, 14;
	mov.b64 	%rd8272, {%r5737, %r5736};
	shf.r.wrap.b32 	%r5738, %r5735, %r5734, 18;
	shf.r.wrap.b32 	%r5739, %r5734, %r5735, 18;
	mov.b64 	%rd8273, {%r5739, %r5738};
	xor.b64  	%rd8274, %rd8272, %rd8273;
	shf.l.wrap.b32 	%r5740, %r5734, %r5735, 23;
	shf.l.wrap.b32 	%r5741, %r5735, %r5734, 23;
	mov.b64 	%rd8275, {%r5741, %r5740};
	xor.b64  	%rd8276, %rd8274, %rd8275;
	add.s64 	%rd8277, %rd8271, %rd8276;
	add.s64 	%rd8278, %rd8277, 4368137639120453308;
	add.s64 	%rd8279, %rd8278, %rd8142;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5742,%dummy}, %rd8253;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5743}, %rd8253;
	}
	shf.r.wrap.b32 	%r5744, %r5743, %r5742, 28;
	shf.r.wrap.b32 	%r5745, %r5742, %r5743, 28;
	mov.b64 	%rd8280, {%r5745, %r5744};
	shf.l.wrap.b32 	%r5746, %r5742, %r5743, 30;
	shf.l.wrap.b32 	%r5747, %r5743, %r5742, 30;
	mov.b64 	%rd8281, {%r5747, %r5746};
	xor.b64  	%rd8282, %rd8280, %rd8281;
	shf.l.wrap.b32 	%r5748, %r5742, %r5743, 25;
	shf.l.wrap.b32 	%r5749, %r5743, %r5742, 25;
	mov.b64 	%rd8283, {%r5749, %r5748};
	xor.b64  	%rd8284, %rd8282, %rd8283;
	and.b64  	%rd8285, %rd8253, %rd8216;
	or.b64  	%rd8286, %rd8253, %rd8216;
	and.b64  	%rd8287, %rd8286, %rd8179;
	or.b64  	%rd8288, %rd8287, %rd8285;
	add.s64 	%rd8289, %rd8288, %rd8284;
	add.s64 	%rd8290, %rd8289, %rd8278;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5750,%dummy}, %rd8229;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5751}, %rd8229;
	}
	shf.r.wrap.b32 	%r5752, %r5751, %r5750, 19;
	shf.r.wrap.b32 	%r5753, %r5750, %r5751, 19;
	mov.b64 	%rd8291, {%r5753, %r5752};
	shf.l.wrap.b32 	%r5754, %r5750, %r5751, 3;
	shf.l.wrap.b32 	%r5755, %r5751, %r5750, 3;
	mov.b64 	%rd8292, {%r5755, %r5754};
	xor.b64  	%rd8293, %rd8291, %rd8292;
	shr.u64 	%rd8294, %rd8229, 6;
	xor.b64  	%rd8295, %rd8293, %rd8294;
	shf.r.wrap.b32 	%r5756, %r5413, %r5412, 1;
	shf.r.wrap.b32 	%r5757, %r5412, %r5413, 1;
	mov.b64 	%rd8296, {%r5757, %r5756};
	shf.r.wrap.b32 	%r5758, %r5413, %r5412, 8;
	shf.r.wrap.b32 	%r5759, %r5412, %r5413, 8;
	mov.b64 	%rd8297, {%r5759, %r5758};
	xor.b64  	%rd8298, %rd8296, %rd8297;
	shr.u64 	%rd8299, %rd7748, 7;
	xor.b64  	%rd8300, %rd8298, %rd8299;
	add.s64 	%rd8301, %rd8295, %rd7711;
	add.s64 	%rd8302, %rd8301, %rd8044;
	add.s64 	%rd8303, %rd8302, %rd8300;
	add.s64 	%rd8304, %rd8303, %rd8168;
	xor.b64  	%rd8305, %rd8242, %rd8205;
	and.b64  	%rd8306, %rd8279, %rd8305;
	xor.b64  	%rd8307, %rd8306, %rd8205;
	add.s64 	%rd8308, %rd8304, %rd8307;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5760,%dummy}, %rd8279;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5761}, %rd8279;
	}
	shf.r.wrap.b32 	%r5762, %r5761, %r5760, 14;
	shf.r.wrap.b32 	%r5763, %r5760, %r5761, 14;
	mov.b64 	%rd8309, {%r5763, %r5762};
	shf.r.wrap.b32 	%r5764, %r5761, %r5760, 18;
	shf.r.wrap.b32 	%r5765, %r5760, %r5761, 18;
	mov.b64 	%rd8310, {%r5765, %r5764};
	xor.b64  	%rd8311, %rd8309, %rd8310;
	shf.l.wrap.b32 	%r5766, %r5760, %r5761, 23;
	shf.l.wrap.b32 	%r5767, %r5761, %r5760, 23;
	mov.b64 	%rd8312, {%r5767, %r5766};
	xor.b64  	%rd8313, %rd8311, %rd8312;
	add.s64 	%rd8314, %rd8308, %rd8313;
	add.s64 	%rd8315, %rd8314, 4836135668995329356;
	add.s64 	%rd8316, %rd8315, %rd8179;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5768,%dummy}, %rd8290;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5769}, %rd8290;
	}
	shf.r.wrap.b32 	%r5770, %r5769, %r5768, 28;
	shf.r.wrap.b32 	%r5771, %r5768, %r5769, 28;
	mov.b64 	%rd8317, {%r5771, %r5770};
	shf.l.wrap.b32 	%r5772, %r5768, %r5769, 30;
	shf.l.wrap.b32 	%r5773, %r5769, %r5768, 30;
	mov.b64 	%rd8318, {%r5773, %r5772};
	xor.b64  	%rd8319, %rd8317, %rd8318;
	shf.l.wrap.b32 	%r5774, %r5768, %r5769, 25;
	shf.l.wrap.b32 	%r5775, %r5769, %r5768, 25;
	mov.b64 	%rd8320, {%r5775, %r5774};
	xor.b64  	%rd8321, %rd8319, %rd8320;
	and.b64  	%rd8322, %rd8290, %rd8253;
	or.b64  	%rd8323, %rd8290, %rd8253;
	and.b64  	%rd8324, %rd8323, %rd8216;
	or.b64  	%rd8325, %rd8324, %rd8322;
	add.s64 	%rd8326, %rd8325, %rd8321;
	add.s64 	%rd8327, %rd8326, %rd8315;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5776,%dummy}, %rd8266;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5777}, %rd8266;
	}
	shf.r.wrap.b32 	%r5778, %r5777, %r5776, 19;
	shf.r.wrap.b32 	%r5779, %r5776, %r5777, 19;
	mov.b64 	%rd8328, {%r5779, %r5778};
	shf.l.wrap.b32 	%r5780, %r5776, %r5777, 3;
	shf.l.wrap.b32 	%r5781, %r5777, %r5776, 3;
	mov.b64 	%rd8329, {%r5781, %r5780};
	xor.b64  	%rd8330, %rd8328, %rd8329;
	shr.u64 	%rd8331, %rd8266, 6;
	xor.b64  	%rd8332, %rd8330, %rd8331;
	shf.r.wrap.b32 	%r5782, %r5439, %r5438, 1;
	shf.r.wrap.b32 	%r5783, %r5438, %r5439, 1;
	mov.b64 	%rd8333, {%r5783, %r5782};
	shf.r.wrap.b32 	%r5784, %r5439, %r5438, 8;
	shf.r.wrap.b32 	%r5785, %r5438, %r5439, 8;
	mov.b64 	%rd8334, {%r5785, %r5784};
	xor.b64  	%rd8335, %rd8333, %rd8334;
	shr.u64 	%rd8336, %rd7785, 7;
	xor.b64  	%rd8337, %rd8335, %rd8336;
	add.s64 	%rd8338, %rd8332, %rd7748;
	add.s64 	%rd8339, %rd8338, %rd8081;
	add.s64 	%rd8340, %rd8339, %rd8337;
	add.s64 	%rd8341, %rd8340, %rd8205;
	xor.b64  	%rd8342, %rd8279, %rd8242;
	and.b64  	%rd8343, %rd8316, %rd8342;
	xor.b64  	%rd8344, %rd8343, %rd8242;
	add.s64 	%rd8345, %rd8341, %rd8344;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5786,%dummy}, %rd8316;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5787}, %rd8316;
	}
	shf.r.wrap.b32 	%r5788, %r5787, %r5786, 14;
	shf.r.wrap.b32 	%r5789, %r5786, %r5787, 14;
	mov.b64 	%rd8346, {%r5789, %r5788};
	shf.r.wrap.b32 	%r5790, %r5787, %r5786, 18;
	shf.r.wrap.b32 	%r5791, %r5786, %r5787, 18;
	mov.b64 	%rd8347, {%r5791, %r5790};
	xor.b64  	%rd8348, %rd8346, %rd8347;
	shf.l.wrap.b32 	%r5792, %r5786, %r5787, 23;
	shf.l.wrap.b32 	%r5793, %r5787, %r5786, 23;
	mov.b64 	%rd8349, {%r5793, %r5792};
	xor.b64  	%rd8350, %rd8348, %rd8349;
	add.s64 	%rd8351, %rd8345, %rd8350;
	add.s64 	%rd8352, %rd8351, 5532061633213252278;
	add.s64 	%rd8353, %rd8352, %rd8216;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5794,%dummy}, %rd8327;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5795}, %rd8327;
	}
	shf.r.wrap.b32 	%r5796, %r5795, %r5794, 28;
	shf.r.wrap.b32 	%r5797, %r5794, %r5795, 28;
	mov.b64 	%rd8354, {%r5797, %r5796};
	shf.l.wrap.b32 	%r5798, %r5794, %r5795, 30;
	shf.l.wrap.b32 	%r5799, %r5795, %r5794, 30;
	mov.b64 	%rd8355, {%r5799, %r5798};
	xor.b64  	%rd8356, %rd8354, %rd8355;
	shf.l.wrap.b32 	%r5800, %r5794, %r5795, 25;
	shf.l.wrap.b32 	%r5801, %r5795, %r5794, 25;
	mov.b64 	%rd8357, {%r5801, %r5800};
	xor.b64  	%rd8358, %rd8356, %rd8357;
	and.b64  	%rd8359, %rd8327, %rd8290;
	or.b64  	%rd8360, %rd8327, %rd8290;
	and.b64  	%rd8361, %rd8360, %rd8253;
	or.b64  	%rd8362, %rd8361, %rd8359;
	add.s64 	%rd8363, %rd8362, %rd8358;
	add.s64 	%rd8364, %rd8363, %rd8352;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5802,%dummy}, %rd8303;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5803}, %rd8303;
	}
	shf.r.wrap.b32 	%r5804, %r5803, %r5802, 19;
	shf.r.wrap.b32 	%r5805, %r5802, %r5803, 19;
	mov.b64 	%rd8365, {%r5805, %r5804};
	shf.l.wrap.b32 	%r5806, %r5802, %r5803, 3;
	shf.l.wrap.b32 	%r5807, %r5803, %r5802, 3;
	mov.b64 	%rd8366, {%r5807, %r5806};
	xor.b64  	%rd8367, %rd8365, %rd8366;
	shr.u64 	%rd8368, %rd8303, 6;
	xor.b64  	%rd8369, %rd8367, %rd8368;
	shf.r.wrap.b32 	%r5808, %r5465, %r5464, 1;
	shf.r.wrap.b32 	%r5809, %r5464, %r5465, 1;
	mov.b64 	%rd8370, {%r5809, %r5808};
	shf.r.wrap.b32 	%r5810, %r5465, %r5464, 8;
	shf.r.wrap.b32 	%r5811, %r5464, %r5465, 8;
	mov.b64 	%rd8371, {%r5811, %r5810};
	xor.b64  	%rd8372, %rd8370, %rd8371;
	shr.u64 	%rd8373, %rd7822, 7;
	xor.b64  	%rd8374, %rd8372, %rd8373;
	add.s64 	%rd8375, %rd8369, %rd7785;
	add.s64 	%rd8376, %rd8375, %rd8118;
	add.s64 	%rd8377, %rd8376, %rd8374;
	add.s64 	%rd8378, %rd8377, %rd8242;
	xor.b64  	%rd8379, %rd8316, %rd8279;
	and.b64  	%rd8380, %rd8353, %rd8379;
	xor.b64  	%rd8381, %rd8380, %rd8279;
	add.s64 	%rd8382, %rd8378, %rd8381;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5812,%dummy}, %rd8353;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5813}, %rd8353;
	}
	shf.r.wrap.b32 	%r5814, %r5813, %r5812, 14;
	shf.r.wrap.b32 	%r5815, %r5812, %r5813, 14;
	mov.b64 	%rd8383, {%r5815, %r5814};
	shf.r.wrap.b32 	%r5816, %r5813, %r5812, 18;
	shf.r.wrap.b32 	%r5817, %r5812, %r5813, 18;
	mov.b64 	%rd8384, {%r5817, %r5816};
	xor.b64  	%rd8385, %rd8383, %rd8384;
	shf.l.wrap.b32 	%r5818, %r5812, %r5813, 23;
	shf.l.wrap.b32 	%r5819, %r5813, %r5812, 23;
	mov.b64 	%rd8386, {%r5819, %r5818};
	xor.b64  	%rd8387, %rd8385, %rd8386;
	add.s64 	%rd8388, %rd8382, %rd8387;
	add.s64 	%rd8389, %rd8388, 6448918945643986474;
	add.s64 	%rd8390, %rd8389, %rd8253;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5820,%dummy}, %rd8364;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5821}, %rd8364;
	}
	shf.r.wrap.b32 	%r5822, %r5821, %r5820, 28;
	shf.r.wrap.b32 	%r5823, %r5820, %r5821, 28;
	mov.b64 	%rd8391, {%r5823, %r5822};
	shf.l.wrap.b32 	%r5824, %r5820, %r5821, 30;
	shf.l.wrap.b32 	%r5825, %r5821, %r5820, 30;
	mov.b64 	%rd8392, {%r5825, %r5824};
	xor.b64  	%rd8393, %rd8391, %rd8392;
	shf.l.wrap.b32 	%r5826, %r5820, %r5821, 25;
	shf.l.wrap.b32 	%r5827, %r5821, %r5820, 25;
	mov.b64 	%rd8394, {%r5827, %r5826};
	xor.b64  	%rd8395, %rd8393, %rd8394;
	and.b64  	%rd8396, %rd8364, %rd8327;
	or.b64  	%rd8397, %rd8364, %rd8327;
	and.b64  	%rd8398, %rd8397, %rd8290;
	or.b64  	%rd8399, %rd8398, %rd8396;
	add.s64 	%rd8400, %rd8399, %rd8395;
	add.s64 	%rd8401, %rd8400, %rd8389;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5828,%dummy}, %rd8340;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5829}, %rd8340;
	}
	shf.r.wrap.b32 	%r5830, %r5829, %r5828, 19;
	shf.r.wrap.b32 	%r5831, %r5828, %r5829, 19;
	mov.b64 	%rd8402, {%r5831, %r5830};
	shf.l.wrap.b32 	%r5832, %r5828, %r5829, 3;
	shf.l.wrap.b32 	%r5833, %r5829, %r5828, 3;
	mov.b64 	%rd8403, {%r5833, %r5832};
	xor.b64  	%rd8404, %rd8402, %rd8403;
	shr.u64 	%rd8405, %rd8340, 6;
	xor.b64  	%rd8406, %rd8404, %rd8405;
	shf.r.wrap.b32 	%r5834, %r5491, %r5490, 1;
	shf.r.wrap.b32 	%r5835, %r5490, %r5491, 1;
	mov.b64 	%rd8407, {%r5835, %r5834};
	shf.r.wrap.b32 	%r5836, %r5491, %r5490, 8;
	shf.r.wrap.b32 	%r5837, %r5490, %r5491, 8;
	mov.b64 	%rd8408, {%r5837, %r5836};
	xor.b64  	%rd8409, %rd8407, %rd8408;
	shr.u64 	%rd8410, %rd7859, 7;
	xor.b64  	%rd8411, %rd8409, %rd8410;
	add.s64 	%rd8412, %rd8406, %rd7822;
	add.s64 	%rd8413, %rd8412, %rd8155;
	add.s64 	%rd8414, %rd8413, %rd8411;
	add.s64 	%rd8415, %rd8414, %rd8279;
	xor.b64  	%rd8416, %rd8353, %rd8316;
	and.b64  	%rd8417, %rd8390, %rd8416;
	xor.b64  	%rd8418, %rd8417, %rd8316;
	add.s64 	%rd8419, %rd8415, %rd8418;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5838,%dummy}, %rd8390;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5839}, %rd8390;
	}
	shf.r.wrap.b32 	%r5840, %r5839, %r5838, 14;
	shf.r.wrap.b32 	%r5841, %r5838, %r5839, 14;
	mov.b64 	%rd8420, {%r5841, %r5840};
	shf.r.wrap.b32 	%r5842, %r5839, %r5838, 18;
	shf.r.wrap.b32 	%r5843, %r5838, %r5839, 18;
	mov.b64 	%rd8421, {%r5843, %r5842};
	xor.b64  	%rd8422, %rd8420, %rd8421;
	shf.l.wrap.b32 	%r5844, %r5838, %r5839, 23;
	shf.l.wrap.b32 	%r5845, %r5839, %r5838, 23;
	mov.b64 	%rd8423, {%r5845, %r5844};
	xor.b64  	%rd8424, %rd8422, %rd8423;
	add.s64 	%rd8425, %rd8419, %rd8424;
	add.s64 	%rd8426, %rd8425, 6902733635092675308;
	add.s64 	%rd8427, %rd8426, %rd8290;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5846,%dummy}, %rd8401;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5847}, %rd8401;
	}
	shf.r.wrap.b32 	%r5848, %r5847, %r5846, 28;
	shf.r.wrap.b32 	%r5849, %r5846, %r5847, 28;
	mov.b64 	%rd8428, {%r5849, %r5848};
	shf.l.wrap.b32 	%r5850, %r5846, %r5847, 30;
	shf.l.wrap.b32 	%r5851, %r5847, %r5846, 30;
	mov.b64 	%rd8429, {%r5851, %r5850};
	xor.b64  	%rd8430, %rd8428, %rd8429;
	shf.l.wrap.b32 	%r5852, %r5846, %r5847, 25;
	shf.l.wrap.b32 	%r5853, %r5847, %r5846, 25;
	mov.b64 	%rd8431, {%r5853, %r5852};
	xor.b64  	%rd8432, %rd8430, %rd8431;
	and.b64  	%rd8433, %rd8401, %rd8364;
	or.b64  	%rd8434, %rd8401, %rd8364;
	and.b64  	%rd8435, %rd8434, %rd8327;
	or.b64  	%rd8436, %rd8435, %rd8433;
	add.s64 	%rd8437, %rd8436, %rd8432;
	add.s64 	%rd8438, %rd8437, %rd8426;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5854,%dummy}, %rd8377;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5855}, %rd8377;
	}
	shf.r.wrap.b32 	%r5856, %r5855, %r5854, 19;
	shf.r.wrap.b32 	%r5857, %r5854, %r5855, 19;
	mov.b64 	%rd8439, {%r5857, %r5856};
	shf.l.wrap.b32 	%r5858, %r5854, %r5855, 3;
	shf.l.wrap.b32 	%r5859, %r5855, %r5854, 3;
	mov.b64 	%rd8440, {%r5859, %r5858};
	xor.b64  	%rd8441, %rd8439, %rd8440;
	shr.u64 	%rd8442, %rd8377, 6;
	xor.b64  	%rd8443, %rd8441, %rd8442;
	shf.r.wrap.b32 	%r5860, %r5517, %r5516, 1;
	shf.r.wrap.b32 	%r5861, %r5516, %r5517, 1;
	mov.b64 	%rd8444, {%r5861, %r5860};
	shf.r.wrap.b32 	%r5862, %r5517, %r5516, 8;
	shf.r.wrap.b32 	%r5863, %r5516, %r5517, 8;
	mov.b64 	%rd8445, {%r5863, %r5862};
	xor.b64  	%rd8446, %rd8444, %rd8445;
	shr.u64 	%rd8447, %rd7896, 7;
	xor.b64  	%rd8448, %rd8446, %rd8447;
	add.s64 	%rd8449, %rd8443, %rd7859;
	add.s64 	%rd8450, %rd8449, %rd8192;
	add.s64 	%rd8451, %rd8450, %rd8448;
	add.s64 	%rd8452, %rd8451, %rd8316;
	xor.b64  	%rd8453, %rd8390, %rd8353;
	and.b64  	%rd8454, %rd8427, %rd8453;
	xor.b64  	%rd8455, %rd8454, %rd8353;
	add.s64 	%rd8456, %rd8452, %rd8455;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5864,%dummy}, %rd8427;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5865}, %rd8427;
	}
	shf.r.wrap.b32 	%r5866, %r5865, %r5864, 14;
	shf.r.wrap.b32 	%r5867, %r5864, %r5865, 14;
	mov.b64 	%rd8457, {%r5867, %r5866};
	shf.r.wrap.b32 	%r5868, %r5865, %r5864, 18;
	shf.r.wrap.b32 	%r5869, %r5864, %r5865, 18;
	mov.b64 	%rd8458, {%r5869, %r5868};
	xor.b64  	%rd8459, %rd8457, %rd8458;
	shf.l.wrap.b32 	%r5870, %r5864, %r5865, 23;
	shf.l.wrap.b32 	%r5871, %r5865, %r5864, 23;
	mov.b64 	%rd8460, {%r5871, %r5870};
	xor.b64  	%rd8461, %rd8459, %rd8460;
	add.s64 	%rd8462, %rd8456, %rd8461;
	add.s64 	%rd8463, %rd8462, 7801388544844847127;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5872,%dummy}, %rd8438;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5873}, %rd8438;
	}
	shf.r.wrap.b32 	%r5874, %r5873, %r5872, 28;
	shf.r.wrap.b32 	%r5875, %r5872, %r5873, 28;
	mov.b64 	%rd8464, {%r5875, %r5874};
	shf.l.wrap.b32 	%r5876, %r5872, %r5873, 30;
	shf.l.wrap.b32 	%r5877, %r5873, %r5872, 30;
	mov.b64 	%rd8465, {%r5877, %r5876};
	xor.b64  	%rd8466, %rd8464, %rd8465;
	shf.l.wrap.b32 	%r5878, %r5872, %r5873, 25;
	shf.l.wrap.b32 	%r5879, %r5873, %r5872, 25;
	mov.b64 	%rd8467, {%r5879, %r5878};
	xor.b64  	%rd8468, %rd8466, %rd8467;
	and.b64  	%rd8469, %rd8438, %rd8401;
	or.b64  	%rd8470, %rd8438, %rd8401;
	and.b64  	%rd8471, %rd8470, %rd8364;
	or.b64  	%rd8472, %rd8471, %rd8469;
	add.s64 	%rd8473, %rd8468, %rd17;
	add.s64 	%rd8474, %rd8473, %rd8472;
	add.s64 	%rd8475, %rd8474, %rd8463;
	add.s64 	%rd8476, %rd8438, %rd18;
	add.s64 	%rd8477, %rd8401, %rd19;
	add.s64 	%rd8478, %rd8364, %rd20;
	add.s64 	%rd8479, %rd8327, %rd21;
	add.s64 	%rd8480, %rd8479, %rd8463;
	add.s64 	%rd8481, %rd8427, %rd22;
	add.s64 	%rd8482, %rd8390, %rd23;
	add.s64 	%rd8483, %rd8353, %rd24;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5880,%dummy}, %rd40;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5881}, %rd40;
	}
	shf.r.wrap.b32 	%r5882, %r5881, %r5880, 18;
	shf.r.wrap.b32 	%r5883, %r5880, %r5881, 18;
	mov.b64 	%rd8484, {%r5883, %r5882};
	shf.r.wrap.b32 	%r5884, %r5881, %r5880, 14;
	shf.r.wrap.b32 	%r5885, %r5880, %r5881, 14;
	mov.b64 	%rd8485, {%r5885, %r5884};
	xor.b64  	%rd8486, %rd8485, %rd8484;
	shf.l.wrap.b32 	%r5886, %r5880, %r5881, 23;
	shf.l.wrap.b32 	%r5887, %r5881, %r5880, 23;
	mov.b64 	%rd8487, {%r5887, %r5886};
	xor.b64  	%rd8488, %rd8486, %rd8487;
	xor.b64  	%rd8489, %rd42, %rd41;
	and.b64  	%rd8490, %rd8489, %rd40;
	xor.b64  	%rd8491, %rd8490, %rd42;
	add.s64 	%rd8492, %rd33, %rd8488;
	add.s64 	%rd8493, %rd8492, %rd8475;
	add.s64 	%rd8494, %rd8493, %rd8491;
	add.s64 	%rd8495, %rd8494, -7031530027109396581;
	add.s64 	%rd8496, %rd8495, %rd39;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5888}, %rd36;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5889,%dummy}, %rd36;
	}
	shf.l.wrap.b32 	%r5890, %r5889, %r5888, 30;
	shf.l.wrap.b32 	%r5891, %r5888, %r5889, 30;
	mov.b64 	%rd8497, {%r5891, %r5890};
	shf.r.wrap.b32 	%r5892, %r5888, %r5889, 28;
	shf.r.wrap.b32 	%r5893, %r5889, %r5888, 28;
	mov.b64 	%rd8498, {%r5893, %r5892};
	xor.b64  	%rd8499, %rd8498, %rd8497;
	shf.l.wrap.b32 	%r5894, %r5889, %r5888, 25;
	shf.l.wrap.b32 	%r5895, %r5888, %r5889, 25;
	mov.b64 	%rd8500, {%r5895, %r5894};
	xor.b64  	%rd8501, %rd8499, %rd8500;
	or.b64  	%rd8502, %rd37, %rd36;
	and.b64  	%rd8503, %rd38, %rd8502;
	and.b64  	%rd8504, %rd37, %rd36;
	or.b64  	%rd8505, %rd8503, %rd8504;
	add.s64 	%rd8506, %rd8505, %rd8501;
	add.s64 	%rd8507, %rd8506, %rd8495;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5896,%dummy}, %rd8496;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5897}, %rd8496;
	}
	shf.r.wrap.b32 	%r5898, %r5897, %r5896, 14;
	shf.r.wrap.b32 	%r5899, %r5896, %r5897, 14;
	mov.b64 	%rd8508, {%r5899, %r5898};
	shf.r.wrap.b32 	%r5900, %r5897, %r5896, 18;
	shf.r.wrap.b32 	%r5901, %r5896, %r5897, 18;
	mov.b64 	%rd8509, {%r5901, %r5900};
	xor.b64  	%rd8510, %rd8508, %rd8509;
	shf.l.wrap.b32 	%r5902, %r5896, %r5897, 23;
	shf.l.wrap.b32 	%r5903, %r5897, %r5896, 23;
	mov.b64 	%rd8511, {%r5903, %r5902};
	xor.b64  	%rd8512, %rd8510, %rd8511;
	xor.b64  	%rd8513, %rd41, %rd40;
	and.b64  	%rd8514, %rd8496, %rd8513;
	xor.b64  	%rd8515, %rd8514, %rd41;
	add.s64 	%rd8516, %rd34, %rd8476;
	add.s64 	%rd8517, %rd8516, %rd8515;
	add.s64 	%rd8518, %rd8517, %rd8512;
	add.s64 	%rd8519, %rd8518, -8017781463737883848;
	add.s64 	%rd8520, %rd8519, %rd38;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5904,%dummy}, %rd8507;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5905}, %rd8507;
	}
	shf.r.wrap.b32 	%r5906, %r5905, %r5904, 28;
	shf.r.wrap.b32 	%r5907, %r5904, %r5905, 28;
	mov.b64 	%rd8521, {%r5907, %r5906};
	shf.l.wrap.b32 	%r5908, %r5904, %r5905, 30;
	shf.l.wrap.b32 	%r5909, %r5905, %r5904, 30;
	mov.b64 	%rd8522, {%r5909, %r5908};
	xor.b64  	%rd8523, %rd8521, %rd8522;
	shf.l.wrap.b32 	%r5910, %r5904, %r5905, 25;
	shf.l.wrap.b32 	%r5911, %r5905, %r5904, 25;
	mov.b64 	%rd8524, {%r5911, %r5910};
	xor.b64  	%rd8525, %rd8523, %rd8524;
	and.b64  	%rd8526, %rd8507, %rd36;
	or.b64  	%rd8527, %rd8507, %rd36;
	and.b64  	%rd8528, %rd8527, %rd37;
	or.b64  	%rd8529, %rd8528, %rd8526;
	add.s64 	%rd8530, %rd8529, %rd8525;
	add.s64 	%rd8531, %rd8530, %rd8519;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5912,%dummy}, %rd8520;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5913}, %rd8520;
	}
	shf.r.wrap.b32 	%r5914, %r5913, %r5912, 14;
	shf.r.wrap.b32 	%r5915, %r5912, %r5913, 14;
	mov.b64 	%rd8532, {%r5915, %r5914};
	shf.r.wrap.b32 	%r5916, %r5913, %r5912, 18;
	shf.r.wrap.b32 	%r5917, %r5912, %r5913, 18;
	mov.b64 	%rd8533, {%r5917, %r5916};
	xor.b64  	%rd8534, %rd8532, %rd8533;
	shf.l.wrap.b32 	%r5918, %r5912, %r5913, 23;
	shf.l.wrap.b32 	%r5919, %r5913, %r5912, 23;
	mov.b64 	%rd8535, {%r5919, %r5918};
	xor.b64  	%rd8536, %rd8534, %rd8535;
	xor.b64  	%rd8537, %rd8496, %rd40;
	and.b64  	%rd8538, %rd8520, %rd8537;
	xor.b64  	%rd8539, %rd8538, %rd40;
	add.s64 	%rd8540, %rd35, %rd8477;
	add.s64 	%rd8541, %rd8540, %rd8539;
	add.s64 	%rd8542, %rd8541, %rd8536;
	add.s64 	%rd8543, %rd8542, 5820449915117741902;
	add.s64 	%rd8544, %rd8543, %rd37;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5920,%dummy}, %rd8531;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5921}, %rd8531;
	}
	shf.r.wrap.b32 	%r5922, %r5921, %r5920, 28;
	shf.r.wrap.b32 	%r5923, %r5920, %r5921, 28;
	mov.b64 	%rd8545, {%r5923, %r5922};
	shf.l.wrap.b32 	%r5924, %r5920, %r5921, 30;
	shf.l.wrap.b32 	%r5925, %r5921, %r5920, 30;
	mov.b64 	%rd8546, {%r5925, %r5924};
	xor.b64  	%rd8547, %rd8545, %rd8546;
	shf.l.wrap.b32 	%r5926, %r5920, %r5921, 25;
	shf.l.wrap.b32 	%r5927, %r5921, %r5920, 25;
	mov.b64 	%rd8548, {%r5927, %r5926};
	xor.b64  	%rd8549, %rd8547, %rd8548;
	and.b64  	%rd8550, %rd8531, %rd8507;
	or.b64  	%rd8551, %rd8531, %rd8507;
	and.b64  	%rd8552, %rd8551, %rd36;
	or.b64  	%rd8553, %rd8552, %rd8550;
	add.s64 	%rd8554, %rd8553, %rd8549;
	add.s64 	%rd8555, %rd8554, %rd8543;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5928,%dummy}, %rd8544;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5929}, %rd8544;
	}
	shf.r.wrap.b32 	%r5930, %r5929, %r5928, 14;
	shf.r.wrap.b32 	%r5931, %r5928, %r5929, 14;
	mov.b64 	%rd8556, {%r5931, %r5930};
	shf.r.wrap.b32 	%r5932, %r5929, %r5928, 18;
	shf.r.wrap.b32 	%r5933, %r5928, %r5929, 18;
	mov.b64 	%rd8557, {%r5933, %r5932};
	xor.b64  	%rd8558, %rd8556, %rd8557;
	shf.l.wrap.b32 	%r5934, %r5928, %r5929, 23;
	shf.l.wrap.b32 	%r5935, %r5929, %r5928, 23;
	mov.b64 	%rd8559, {%r5935, %r5934};
	xor.b64  	%rd8560, %rd8558, %rd8559;
	xor.b64  	%rd8561, %rd8520, %rd8496;
	and.b64  	%rd8562, %rd8544, %rd8561;
	xor.b64  	%rd8563, %rd8562, %rd8496;
	add.s64 	%rd8564, %rd40, %rd8478;
	add.s64 	%rd8565, %rd8564, %rd8563;
	add.s64 	%rd8566, %rd8565, %rd8560;
	add.s64 	%rd8567, %rd8566, -1606136188198331460;
	add.s64 	%rd8568, %rd8567, %rd36;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5936,%dummy}, %rd8555;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5937}, %rd8555;
	}
	shf.r.wrap.b32 	%r5938, %r5937, %r5936, 28;
	shf.r.wrap.b32 	%r5939, %r5936, %r5937, 28;
	mov.b64 	%rd8569, {%r5939, %r5938};
	shf.l.wrap.b32 	%r5940, %r5936, %r5937, 30;
	shf.l.wrap.b32 	%r5941, %r5937, %r5936, 30;
	mov.b64 	%rd8570, {%r5941, %r5940};
	xor.b64  	%rd8571, %rd8569, %rd8570;
	shf.l.wrap.b32 	%r5942, %r5936, %r5937, 25;
	shf.l.wrap.b32 	%r5943, %r5937, %r5936, 25;
	mov.b64 	%rd8572, {%r5943, %r5942};
	xor.b64  	%rd8573, %rd8571, %rd8572;
	and.b64  	%rd8574, %rd8555, %rd8531;
	or.b64  	%rd8575, %rd8555, %rd8531;
	and.b64  	%rd8576, %rd8575, %rd8507;
	or.b64  	%rd8577, %rd8576, %rd8574;
	add.s64 	%rd8578, %rd8577, %rd8573;
	add.s64 	%rd8579, %rd8578, %rd8567;
	add.s64 	%rd8580, %rd8480, %rd8496;
	xor.b64  	%rd8581, %rd8544, %rd8520;
	and.b64  	%rd8582, %rd8568, %rd8581;
	xor.b64  	%rd8583, %rd8582, %rd8520;
	add.s64 	%rd8584, %rd8580, %rd8583;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5944,%dummy}, %rd8568;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5945}, %rd8568;
	}
	shf.r.wrap.b32 	%r5946, %r5945, %r5944, 14;
	shf.r.wrap.b32 	%r5947, %r5944, %r5945, 14;
	mov.b64 	%rd8585, {%r5947, %r5946};
	shf.r.wrap.b32 	%r5948, %r5945, %r5944, 18;
	shf.r.wrap.b32 	%r5949, %r5944, %r5945, 18;
	mov.b64 	%rd8586, {%r5949, %r5948};
	xor.b64  	%rd8587, %rd8585, %rd8586;
	shf.l.wrap.b32 	%r5950, %r5944, %r5945, 23;
	shf.l.wrap.b32 	%r5951, %r5945, %r5944, 23;
	mov.b64 	%rd8588, {%r5951, %r5950};
	xor.b64  	%rd8589, %rd8587, %rd8588;
	add.s64 	%rd8590, %rd8584, %rd8589;
	add.s64 	%rd8591, %rd8590, 4131703408338449720;
	add.s64 	%rd8592, %rd8591, %rd8507;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5952,%dummy}, %rd8579;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5953}, %rd8579;
	}
	shf.r.wrap.b32 	%r5954, %r5953, %r5952, 28;
	shf.r.wrap.b32 	%r5955, %r5952, %r5953, 28;
	mov.b64 	%rd8593, {%r5955, %r5954};
	shf.l.wrap.b32 	%r5956, %r5952, %r5953, 30;
	shf.l.wrap.b32 	%r5957, %r5953, %r5952, 30;
	mov.b64 	%rd8594, {%r5957, %r5956};
	xor.b64  	%rd8595, %rd8593, %rd8594;
	shf.l.wrap.b32 	%r5958, %r5952, %r5953, 25;
	shf.l.wrap.b32 	%r5959, %r5953, %r5952, 25;
	mov.b64 	%rd8596, {%r5959, %r5958};
	xor.b64  	%rd8597, %rd8595, %rd8596;
	and.b64  	%rd8598, %rd8579, %rd8555;
	or.b64  	%rd8599, %rd8579, %rd8555;
	and.b64  	%rd8600, %rd8599, %rd8531;
	or.b64  	%rd8601, %rd8600, %rd8598;
	add.s64 	%rd8602, %rd8601, %rd8597;
	add.s64 	%rd8603, %rd8602, %rd8591;
	add.s64 	%rd8604, %rd8481, %rd8520;
	xor.b64  	%rd8605, %rd8568, %rd8544;
	and.b64  	%rd8606, %rd8592, %rd8605;
	xor.b64  	%rd8607, %rd8606, %rd8544;
	add.s64 	%rd8608, %rd8604, %rd8607;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5960,%dummy}, %rd8592;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5961}, %rd8592;
	}
	shf.r.wrap.b32 	%r5962, %r5961, %r5960, 14;
	shf.r.wrap.b32 	%r5963, %r5960, %r5961, 14;
	mov.b64 	%rd8609, {%r5963, %r5962};
	shf.r.wrap.b32 	%r5964, %r5961, %r5960, 18;
	shf.r.wrap.b32 	%r5965, %r5960, %r5961, 18;
	mov.b64 	%rd8610, {%r5965, %r5964};
	xor.b64  	%rd8611, %rd8609, %rd8610;
	shf.l.wrap.b32 	%r5966, %r5960, %r5961, 23;
	shf.l.wrap.b32 	%r5967, %r5961, %r5960, 23;
	mov.b64 	%rd8612, {%r5967, %r5966};
	xor.b64  	%rd8613, %rd8611, %rd8612;
	add.s64 	%rd8614, %rd8608, %rd8613;
	add.s64 	%rd8615, %rd8614, 6480981068601479193;
	add.s64 	%rd8616, %rd8615, %rd8531;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5968,%dummy}, %rd8603;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5969}, %rd8603;
	}
	shf.r.wrap.b32 	%r5970, %r5969, %r5968, 28;
	shf.r.wrap.b32 	%r5971, %r5968, %r5969, 28;
	mov.b64 	%rd8617, {%r5971, %r5970};
	shf.l.wrap.b32 	%r5972, %r5968, %r5969, 30;
	shf.l.wrap.b32 	%r5973, %r5969, %r5968, 30;
	mov.b64 	%rd8618, {%r5973, %r5972};
	xor.b64  	%rd8619, %rd8617, %rd8618;
	shf.l.wrap.b32 	%r5974, %r5968, %r5969, 25;
	shf.l.wrap.b32 	%r5975, %r5969, %r5968, 25;
	mov.b64 	%rd8620, {%r5975, %r5974};
	xor.b64  	%rd8621, %rd8619, %rd8620;
	and.b64  	%rd8622, %rd8603, %rd8579;
	or.b64  	%rd8623, %rd8603, %rd8579;
	and.b64  	%rd8624, %rd8623, %rd8555;
	or.b64  	%rd8625, %rd8624, %rd8622;
	add.s64 	%rd8626, %rd8625, %rd8621;
	add.s64 	%rd8627, %rd8626, %rd8615;
	add.s64 	%rd8628, %rd8482, %rd8544;
	xor.b64  	%rd8629, %rd8592, %rd8568;
	and.b64  	%rd8630, %rd8616, %rd8629;
	xor.b64  	%rd8631, %rd8630, %rd8568;
	add.s64 	%rd8632, %rd8628, %rd8631;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5976,%dummy}, %rd8616;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5977}, %rd8616;
	}
	shf.r.wrap.b32 	%r5978, %r5977, %r5976, 14;
	shf.r.wrap.b32 	%r5979, %r5976, %r5977, 14;
	mov.b64 	%rd8633, {%r5979, %r5978};
	shf.r.wrap.b32 	%r5980, %r5977, %r5976, 18;
	shf.r.wrap.b32 	%r5981, %r5976, %r5977, 18;
	mov.b64 	%rd8634, {%r5981, %r5980};
	xor.b64  	%rd8635, %rd8633, %rd8634;
	shf.l.wrap.b32 	%r5982, %r5976, %r5977, 23;
	shf.l.wrap.b32 	%r5983, %r5977, %r5976, 23;
	mov.b64 	%rd8636, {%r5983, %r5982};
	xor.b64  	%rd8637, %rd8635, %rd8636;
	add.s64 	%rd8638, %rd8632, %rd8637;
	add.s64 	%rd8639, %rd8638, -7908458776815382629;
	add.s64 	%rd8640, %rd8639, %rd8555;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5984,%dummy}, %rd8627;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5985}, %rd8627;
	}
	shf.r.wrap.b32 	%r5986, %r5985, %r5984, 28;
	shf.r.wrap.b32 	%r5987, %r5984, %r5985, 28;
	mov.b64 	%rd8641, {%r5987, %r5986};
	shf.l.wrap.b32 	%r5988, %r5984, %r5985, 30;
	shf.l.wrap.b32 	%r5989, %r5985, %r5984, 30;
	mov.b64 	%rd8642, {%r5989, %r5988};
	xor.b64  	%rd8643, %rd8641, %rd8642;
	shf.l.wrap.b32 	%r5990, %r5984, %r5985, 25;
	shf.l.wrap.b32 	%r5991, %r5985, %r5984, 25;
	mov.b64 	%rd8644, {%r5991, %r5990};
	xor.b64  	%rd8645, %rd8643, %rd8644;
	and.b64  	%rd8646, %rd8627, %rd8603;
	or.b64  	%rd8647, %rd8627, %rd8603;
	and.b64  	%rd8648, %rd8647, %rd8579;
	or.b64  	%rd8649, %rd8648, %rd8646;
	add.s64 	%rd8650, %rd8649, %rd8645;
	add.s64 	%rd8651, %rd8650, %rd8639;
	add.s64 	%rd8652, %rd8483, %rd8568;
	xor.b64  	%rd8653, %rd8616, %rd8592;
	and.b64  	%rd8654, %rd8640, %rd8653;
	xor.b64  	%rd8655, %rd8654, %rd8592;
	add.s64 	%rd8656, %rd8652, %rd8655;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5992,%dummy}, %rd8640;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5993}, %rd8640;
	}
	shf.r.wrap.b32 	%r5994, %r5993, %r5992, 14;
	shf.r.wrap.b32 	%r5995, %r5992, %r5993, 14;
	mov.b64 	%rd8657, {%r5995, %r5994};
	shf.r.wrap.b32 	%r5996, %r5993, %r5992, 18;
	shf.r.wrap.b32 	%r5997, %r5992, %r5993, 18;
	mov.b64 	%rd8658, {%r5997, %r5996};
	xor.b64  	%rd8659, %rd8657, %rd8658;
	shf.l.wrap.b32 	%r5998, %r5992, %r5993, 23;
	shf.l.wrap.b32 	%r5999, %r5993, %r5992, 23;
	mov.b64 	%rd8660, {%r5999, %r5998};
	xor.b64  	%rd8661, %rd8659, %rd8660;
	add.s64 	%rd8662, %rd8656, %rd8661;
	add.s64 	%rd8663, %rd8662, -6116909921290321640;
	add.s64 	%rd8664, %rd8663, %rd8579;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6000,%dummy}, %rd8651;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6001}, %rd8651;
	}
	shf.r.wrap.b32 	%r6002, %r6001, %r6000, 28;
	shf.r.wrap.b32 	%r6003, %r6000, %r6001, 28;
	mov.b64 	%rd8665, {%r6003, %r6002};
	shf.l.wrap.b32 	%r6004, %r6000, %r6001, 30;
	shf.l.wrap.b32 	%r6005, %r6001, %r6000, 30;
	mov.b64 	%rd8666, {%r6005, %r6004};
	xor.b64  	%rd8667, %rd8665, %rd8666;
	shf.l.wrap.b32 	%r6006, %r6000, %r6001, 25;
	shf.l.wrap.b32 	%r6007, %r6001, %r6000, 25;
	mov.b64 	%rd8668, {%r6007, %r6006};
	xor.b64  	%rd8669, %rd8667, %rd8668;
	and.b64  	%rd8670, %rd8651, %rd8627;
	or.b64  	%rd8671, %rd8651, %rd8627;
	and.b64  	%rd8672, %rd8671, %rd8603;
	or.b64  	%rd8673, %rd8672, %rd8670;
	add.s64 	%rd8674, %rd8673, %rd8669;
	add.s64 	%rd8675, %rd8674, %rd8663;
	xor.b64  	%rd8676, %rd8640, %rd8616;
	and.b64  	%rd8677, %rd8664, %rd8676;
	xor.b64  	%rd8678, %rd8677, %rd8616;
	add.s64 	%rd8679, %rd8592, %rd8678;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6008,%dummy}, %rd8664;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6009}, %rd8664;
	}
	shf.r.wrap.b32 	%r6010, %r6009, %r6008, 14;
	shf.r.wrap.b32 	%r6011, %r6008, %r6009, 14;
	mov.b64 	%rd8680, {%r6011, %r6010};
	shf.r.wrap.b32 	%r6012, %r6009, %r6008, 18;
	shf.r.wrap.b32 	%r6013, %r6008, %r6009, 18;
	mov.b64 	%rd8681, {%r6013, %r6012};
	xor.b64  	%rd8682, %rd8680, %rd8681;
	shf.l.wrap.b32 	%r6014, %r6008, %r6009, 23;
	shf.l.wrap.b32 	%r6015, %r6009, %r6008, 23;
	mov.b64 	%rd8683, {%r6015, %r6014};
	xor.b64  	%rd8684, %rd8682, %rd8683;
	add.s64 	%rd8685, %rd8679, %rd8684;
	add.s64 	%rd8686, %rd8685, 6343226172721267266;
	add.s64 	%rd8687, %rd8686, %rd8603;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6016,%dummy}, %rd8675;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6017}, %rd8675;
	}
	shf.r.wrap.b32 	%r6018, %r6017, %r6016, 28;
	shf.r.wrap.b32 	%r6019, %r6016, %r6017, 28;
	mov.b64 	%rd8688, {%r6019, %r6018};
	shf.l.wrap.b32 	%r6020, %r6016, %r6017, 30;
	shf.l.wrap.b32 	%r6021, %r6017, %r6016, 30;
	mov.b64 	%rd8689, {%r6021, %r6020};
	xor.b64  	%rd8690, %rd8688, %rd8689;
	shf.l.wrap.b32 	%r6022, %r6016, %r6017, 25;
	shf.l.wrap.b32 	%r6023, %r6017, %r6016, 25;
	mov.b64 	%rd8691, {%r6023, %r6022};
	xor.b64  	%rd8692, %rd8690, %rd8691;
	and.b64  	%rd8693, %rd8675, %rd8651;
	or.b64  	%rd8694, %rd8675, %rd8651;
	and.b64  	%rd8695, %rd8694, %rd8627;
	or.b64  	%rd8696, %rd8695, %rd8693;
	add.s64 	%rd8697, %rd8696, %rd8692;
	add.s64 	%rd8698, %rd8697, %rd8686;
	xor.b64  	%rd8699, %rd8664, %rd8640;
	and.b64  	%rd8700, %rd8687, %rd8699;
	xor.b64  	%rd8701, %rd8700, %rd8640;
	add.s64 	%rd8702, %rd8616, %rd8701;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6024,%dummy}, %rd8687;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6025}, %rd8687;
	}
	shf.r.wrap.b32 	%r6026, %r6025, %r6024, 14;
	shf.r.wrap.b32 	%r6027, %r6024, %r6025, 14;
	mov.b64 	%rd8703, {%r6027, %r6026};
	shf.r.wrap.b32 	%r6028, %r6025, %r6024, 18;
	shf.r.wrap.b32 	%r6029, %r6024, %r6025, 18;
	mov.b64 	%rd8704, {%r6029, %r6028};
	xor.b64  	%rd8705, %rd8703, %rd8704;
	shf.l.wrap.b32 	%r6030, %r6024, %r6025, 23;
	shf.l.wrap.b32 	%r6031, %r6025, %r6024, 23;
	mov.b64 	%rd8706, {%r6031, %r6030};
	xor.b64  	%rd8707, %rd8705, %rd8706;
	add.s64 	%rd8708, %rd8702, %rd8707;
	add.s64 	%rd8709, %rd8708, 1334009975649890238;
	add.s64 	%rd8710, %rd8709, %rd8627;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6032,%dummy}, %rd8698;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6033}, %rd8698;
	}
	shf.r.wrap.b32 	%r6034, %r6033, %r6032, 28;
	shf.r.wrap.b32 	%r6035, %r6032, %r6033, 28;
	mov.b64 	%rd8711, {%r6035, %r6034};
	shf.l.wrap.b32 	%r6036, %r6032, %r6033, 30;
	shf.l.wrap.b32 	%r6037, %r6033, %r6032, 30;
	mov.b64 	%rd8712, {%r6037, %r6036};
	xor.b64  	%rd8713, %rd8711, %rd8712;
	shf.l.wrap.b32 	%r6038, %r6032, %r6033, 25;
	shf.l.wrap.b32 	%r6039, %r6033, %r6032, 25;
	mov.b64 	%rd8714, {%r6039, %r6038};
	xor.b64  	%rd8715, %rd8713, %rd8714;
	and.b64  	%rd8716, %rd8698, %rd8675;
	or.b64  	%rd8717, %rd8698, %rd8675;
	and.b64  	%rd8718, %rd8717, %rd8651;
	or.b64  	%rd8719, %rd8718, %rd8716;
	add.s64 	%rd8720, %rd8719, %rd8715;
	add.s64 	%rd8721, %rd8720, %rd8709;
	xor.b64  	%rd8722, %rd8687, %rd8664;
	and.b64  	%rd8723, %rd8710, %rd8722;
	xor.b64  	%rd8724, %rd8723, %rd8664;
	add.s64 	%rd8725, %rd8640, %rd8724;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6040,%dummy}, %rd8710;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6041}, %rd8710;
	}
	shf.r.wrap.b32 	%r6042, %r6041, %r6040, 14;
	shf.r.wrap.b32 	%r6043, %r6040, %r6041, 14;
	mov.b64 	%rd8726, {%r6043, %r6042};
	shf.r.wrap.b32 	%r6044, %r6041, %r6040, 18;
	shf.r.wrap.b32 	%r6045, %r6040, %r6041, 18;
	mov.b64 	%rd8727, {%r6045, %r6044};
	xor.b64  	%rd8728, %rd8726, %rd8727;
	shf.l.wrap.b32 	%r6046, %r6040, %r6041, 23;
	shf.l.wrap.b32 	%r6047, %r6041, %r6040, 23;
	mov.b64 	%rd8729, {%r6047, %r6046};
	xor.b64  	%rd8730, %rd8728, %rd8729;
	add.s64 	%rd8731, %rd8725, %rd8730;
	add.s64 	%rd8732, %rd8731, 2608012711638119052;
	add.s64 	%rd8733, %rd8732, %rd8651;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6048,%dummy}, %rd8721;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6049}, %rd8721;
	}
	shf.r.wrap.b32 	%r6050, %r6049, %r6048, 28;
	shf.r.wrap.b32 	%r6051, %r6048, %r6049, 28;
	mov.b64 	%rd8734, {%r6051, %r6050};
	shf.l.wrap.b32 	%r6052, %r6048, %r6049, 30;
	shf.l.wrap.b32 	%r6053, %r6049, %r6048, 30;
	mov.b64 	%rd8735, {%r6053, %r6052};
	xor.b64  	%rd8736, %rd8734, %rd8735;
	shf.l.wrap.b32 	%r6054, %r6048, %r6049, 25;
	shf.l.wrap.b32 	%r6055, %r6049, %r6048, 25;
	mov.b64 	%rd8737, {%r6055, %r6054};
	xor.b64  	%rd8738, %rd8736, %rd8737;
	and.b64  	%rd8739, %rd8721, %rd8698;
	or.b64  	%rd8740, %rd8721, %rd8698;
	and.b64  	%rd8741, %rd8740, %rd8675;
	or.b64  	%rd8742, %rd8741, %rd8739;
	add.s64 	%rd8743, %rd8742, %rd8738;
	add.s64 	%rd8744, %rd8743, %rd8732;
	xor.b64  	%rd8745, %rd8710, %rd8687;
	and.b64  	%rd8746, %rd8733, %rd8745;
	xor.b64  	%rd8747, %rd8746, %rd8687;
	add.s64 	%rd8748, %rd8664, %rd8747;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6056,%dummy}, %rd8733;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6057}, %rd8733;
	}
	shf.r.wrap.b32 	%r6058, %r6057, %r6056, 14;
	shf.r.wrap.b32 	%r6059, %r6056, %r6057, 14;
	mov.b64 	%rd8749, {%r6059, %r6058};
	shf.r.wrap.b32 	%r6060, %r6057, %r6056, 18;
	shf.r.wrap.b32 	%r6061, %r6056, %r6057, 18;
	mov.b64 	%rd8750, {%r6061, %r6060};
	xor.b64  	%rd8751, %rd8749, %rd8750;
	shf.l.wrap.b32 	%r6062, %r6056, %r6057, 23;
	shf.l.wrap.b32 	%r6063, %r6057, %r6056, 23;
	mov.b64 	%rd8752, {%r6063, %r6062};
	xor.b64  	%rd8753, %rd8751, %rd8752;
	add.s64 	%rd8754, %rd8748, %rd8753;
	add.s64 	%rd8755, %rd8754, 6128411473006802146;
	add.s64 	%rd8756, %rd8755, %rd8675;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6064,%dummy}, %rd8744;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6065}, %rd8744;
	}
	shf.r.wrap.b32 	%r6066, %r6065, %r6064, 28;
	shf.r.wrap.b32 	%r6067, %r6064, %r6065, 28;
	mov.b64 	%rd8757, {%r6067, %r6066};
	shf.l.wrap.b32 	%r6068, %r6064, %r6065, 30;
	shf.l.wrap.b32 	%r6069, %r6065, %r6064, 30;
	mov.b64 	%rd8758, {%r6069, %r6068};
	xor.b64  	%rd8759, %rd8757, %rd8758;
	shf.l.wrap.b32 	%r6070, %r6064, %r6065, 25;
	shf.l.wrap.b32 	%r6071, %r6065, %r6064, 25;
	mov.b64 	%rd8760, {%r6071, %r6070};
	xor.b64  	%rd8761, %rd8759, %rd8760;
	and.b64  	%rd8762, %rd8744, %rd8721;
	or.b64  	%rd8763, %rd8744, %rd8721;
	and.b64  	%rd8764, %rd8763, %rd8698;
	or.b64  	%rd8765, %rd8764, %rd8762;
	add.s64 	%rd8766, %rd8765, %rd8761;
	add.s64 	%rd8767, %rd8766, %rd8755;
	xor.b64  	%rd8768, %rd8733, %rd8710;
	and.b64  	%rd8769, %rd8756, %rd8768;
	xor.b64  	%rd8770, %rd8769, %rd8710;
	add.s64 	%rd8771, %rd8687, %rd8770;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6072,%dummy}, %rd8756;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6073}, %rd8756;
	}
	shf.r.wrap.b32 	%r6074, %r6073, %r6072, 14;
	shf.r.wrap.b32 	%r6075, %r6072, %r6073, 14;
	mov.b64 	%rd8772, {%r6075, %r6074};
	shf.r.wrap.b32 	%r6076, %r6073, %r6072, 18;
	shf.r.wrap.b32 	%r6077, %r6072, %r6073, 18;
	mov.b64 	%rd8773, {%r6077, %r6076};
	xor.b64  	%rd8774, %rd8772, %rd8773;
	shf.l.wrap.b32 	%r6078, %r6072, %r6073, 23;
	shf.l.wrap.b32 	%r6079, %r6073, %r6072, 23;
	mov.b64 	%rd8775, {%r6079, %r6078};
	xor.b64  	%rd8776, %rd8774, %rd8775;
	add.s64 	%rd8777, %rd8771, %rd8776;
	add.s64 	%rd8778, %rd8777, 8268148722764581231;
	add.s64 	%rd8779, %rd8778, %rd8698;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6080,%dummy}, %rd8767;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6081}, %rd8767;
	}
	shf.r.wrap.b32 	%r6082, %r6081, %r6080, 28;
	shf.r.wrap.b32 	%r6083, %r6080, %r6081, 28;
	mov.b64 	%rd8780, {%r6083, %r6082};
	shf.l.wrap.b32 	%r6084, %r6080, %r6081, 30;
	shf.l.wrap.b32 	%r6085, %r6081, %r6080, 30;
	mov.b64 	%rd8781, {%r6085, %r6084};
	xor.b64  	%rd8782, %rd8780, %rd8781;
	shf.l.wrap.b32 	%r6086, %r6080, %r6081, 25;
	shf.l.wrap.b32 	%r6087, %r6081, %r6080, 25;
	mov.b64 	%rd8783, {%r6087, %r6086};
	xor.b64  	%rd8784, %rd8782, %rd8783;
	and.b64  	%rd8785, %rd8767, %rd8744;
	or.b64  	%rd8786, %rd8767, %rd8744;
	and.b64  	%rd8787, %rd8786, %rd8721;
	or.b64  	%rd8788, %rd8787, %rd8785;
	add.s64 	%rd8789, %rd8788, %rd8784;
	add.s64 	%rd8790, %rd8789, %rd8778;
	xor.b64  	%rd8791, %rd8756, %rd8733;
	and.b64  	%rd8792, %rd8779, %rd8791;
	xor.b64  	%rd8793, %rd8792, %rd8733;
	add.s64 	%rd8794, %rd8710, %rd8793;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6088,%dummy}, %rd8779;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6089}, %rd8779;
	}
	shf.r.wrap.b32 	%r6090, %r6089, %r6088, 14;
	shf.r.wrap.b32 	%r6091, %r6088, %r6089, 14;
	mov.b64 	%rd8795, {%r6091, %r6090};
	shf.r.wrap.b32 	%r6092, %r6089, %r6088, 18;
	shf.r.wrap.b32 	%r6093, %r6088, %r6089, 18;
	mov.b64 	%rd8796, {%r6093, %r6092};
	xor.b64  	%rd8797, %rd8795, %rd8796;
	shf.l.wrap.b32 	%r6094, %r6088, %r6089, 23;
	shf.l.wrap.b32 	%r6095, %r6089, %r6088, 23;
	mov.b64 	%rd8798, {%r6095, %r6094};
	xor.b64  	%rd8799, %rd8797, %rd8798;
	add.s64 	%rd8800, %rd8794, %rd8799;
	add.s64 	%rd8801, %rd8800, -9160688886553864527;
	add.s64 	%rd8802, %rd8801, %rd8721;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6096,%dummy}, %rd8790;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6097}, %rd8790;
	}
	shf.r.wrap.b32 	%r6098, %r6097, %r6096, 28;
	shf.r.wrap.b32 	%r6099, %r6096, %r6097, 28;
	mov.b64 	%rd8803, {%r6099, %r6098};
	shf.l.wrap.b32 	%r6100, %r6096, %r6097, 30;
	shf.l.wrap.b32 	%r6101, %r6097, %r6096, 30;
	mov.b64 	%rd8804, {%r6101, %r6100};
	xor.b64  	%rd8805, %rd8803, %rd8804;
	shf.l.wrap.b32 	%r6102, %r6096, %r6097, 25;
	shf.l.wrap.b32 	%r6103, %r6097, %r6096, 25;
	mov.b64 	%rd8806, {%r6103, %r6102};
	xor.b64  	%rd8807, %rd8805, %rd8806;
	and.b64  	%rd8808, %rd8790, %rd8767;
	or.b64  	%rd8809, %rd8790, %rd8767;
	and.b64  	%rd8810, %rd8809, %rd8744;
	or.b64  	%rd8811, %rd8810, %rd8808;
	add.s64 	%rd8812, %rd8811, %rd8807;
	add.s64 	%rd8813, %rd8812, %rd8801;
	xor.b64  	%rd8814, %rd8779, %rd8756;
	and.b64  	%rd8815, %rd8802, %rd8814;
	xor.b64  	%rd8816, %rd8815, %rd8756;
	add.s64 	%rd8817, %rd8733, %rd8816;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6104,%dummy}, %rd8802;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6105}, %rd8802;
	}
	shf.r.wrap.b32 	%r6106, %r6105, %r6104, 14;
	shf.r.wrap.b32 	%r6107, %r6104, %r6105, 14;
	mov.b64 	%rd8818, {%r6107, %r6106};
	shf.r.wrap.b32 	%r6108, %r6105, %r6104, 18;
	shf.r.wrap.b32 	%r6109, %r6104, %r6105, 18;
	mov.b64 	%rd8819, {%r6109, %r6108};
	xor.b64  	%rd8820, %rd8818, %rd8819;
	shf.l.wrap.b32 	%r6110, %r6104, %r6105, 23;
	shf.l.wrap.b32 	%r6111, %r6105, %r6104, 23;
	mov.b64 	%rd8821, {%r6111, %r6110};
	xor.b64  	%rd8822, %rd8820, %rd8821;
	add.s64 	%rd8823, %rd8817, %rd8822;
	add.s64 	%rd8824, %rd8823, -7215885187991268811;
	add.s64 	%rd8825, %rd8824, %rd8744;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6112,%dummy}, %rd8813;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6113}, %rd8813;
	}
	shf.r.wrap.b32 	%r6114, %r6113, %r6112, 28;
	shf.r.wrap.b32 	%r6115, %r6112, %r6113, 28;
	mov.b64 	%rd8826, {%r6115, %r6114};
	shf.l.wrap.b32 	%r6116, %r6112, %r6113, 30;
	shf.l.wrap.b32 	%r6117, %r6113, %r6112, 30;
	mov.b64 	%rd8827, {%r6117, %r6116};
	xor.b64  	%rd8828, %rd8826, %rd8827;
	shf.l.wrap.b32 	%r6118, %r6112, %r6113, 25;
	shf.l.wrap.b32 	%r6119, %r6113, %r6112, 25;
	mov.b64 	%rd8829, {%r6119, %r6118};
	xor.b64  	%rd8830, %rd8828, %rd8829;
	and.b64  	%rd8831, %rd8813, %rd8790;
	or.b64  	%rd8832, %rd8813, %rd8790;
	and.b64  	%rd8833, %rd8832, %rd8767;
	or.b64  	%rd8834, %rd8833, %rd8831;
	add.s64 	%rd8835, %rd8834, %rd8830;
	add.s64 	%rd8836, %rd8835, %rd8824;
	xor.b64  	%rd8837, %rd8802, %rd8779;
	and.b64  	%rd8838, %rd8825, %rd8837;
	xor.b64  	%rd8839, %rd8838, %rd8779;
	add.s64 	%rd8840, %rd8756, %rd8839;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6120,%dummy}, %rd8825;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6121}, %rd8825;
	}
	shf.r.wrap.b32 	%r6122, %r6121, %r6120, 14;
	shf.r.wrap.b32 	%r6123, %r6120, %r6121, 14;
	mov.b64 	%rd8841, {%r6123, %r6122};
	shf.r.wrap.b32 	%r6124, %r6121, %r6120, 18;
	shf.r.wrap.b32 	%r6125, %r6120, %r6121, 18;
	mov.b64 	%rd8842, {%r6125, %r6124};
	xor.b64  	%rd8843, %rd8841, %rd8842;
	shf.l.wrap.b32 	%r6126, %r6120, %r6121, 23;
	shf.l.wrap.b32 	%r6127, %r6121, %r6120, 23;
	mov.b64 	%rd8844, {%r6127, %r6126};
	xor.b64  	%rd8845, %rd8843, %rd8844;
	add.s64 	%rd8846, %rd8840, %rd8845;
	add.s64 	%rd8847, %rd8846, -4495734319001031532;
	add.s64 	%rd8848, %rd8847, %rd8767;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6128,%dummy}, %rd8836;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6129}, %rd8836;
	}
	shf.r.wrap.b32 	%r6130, %r6129, %r6128, 28;
	shf.r.wrap.b32 	%r6131, %r6128, %r6129, 28;
	mov.b64 	%rd8849, {%r6131, %r6130};
	shf.l.wrap.b32 	%r6132, %r6128, %r6129, 30;
	shf.l.wrap.b32 	%r6133, %r6129, %r6128, 30;
	mov.b64 	%rd8850, {%r6133, %r6132};
	xor.b64  	%rd8851, %rd8849, %rd8850;
	shf.l.wrap.b32 	%r6134, %r6128, %r6129, 25;
	shf.l.wrap.b32 	%r6135, %r6129, %r6128, 25;
	mov.b64 	%rd8852, {%r6135, %r6134};
	xor.b64  	%rd8853, %rd8851, %rd8852;
	and.b64  	%rd8854, %rd8836, %rd8813;
	or.b64  	%rd8855, %rd8836, %rd8813;
	and.b64  	%rd8856, %rd8855, %rd8790;
	or.b64  	%rd8857, %rd8856, %rd8854;
	add.s64 	%rd8858, %rd8857, %rd8853;
	add.s64 	%rd8859, %rd8858, %rd8847;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6136}, %rd2948;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6137,%dummy}, %rd2948;
	}
	shf.l.wrap.b32 	%r6138, %r6137, %r6136, 3;
	shf.l.wrap.b32 	%r6139, %r6136, %r6137, 3;
	mov.b64 	%rd8861, {%r6139, %r6138};
	shf.r.wrap.b32 	%r6140, %r6136, %r6137, 19;
	shf.r.wrap.b32 	%r6141, %r6137, %r6136, 19;
	mov.b64 	%rd8862, {%r6141, %r6140};
	xor.b64  	%rd8863, %rd8862, %rd8861;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6142,%dummy}, %rd8476;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6143}, %rd8476;
	}
	shf.r.wrap.b32 	%r6144, %r6143, %r6142, 1;
	shf.r.wrap.b32 	%r6145, %r6142, %r6143, 1;
	mov.b64 	%rd8864, {%r6145, %r6144};
	shf.r.wrap.b32 	%r6146, %r6143, %r6142, 8;
	shf.r.wrap.b32 	%r6147, %r6142, %r6143, 8;
	mov.b64 	%rd8865, {%r6147, %r6146};
	xor.b64  	%rd8866, %rd8864, %rd8865;
	shr.u64 	%rd8867, %rd8476, 7;
	xor.b64  	%rd8868, %rd8866, %rd8867;
	add.s64 	%rd8869, %rd8475, %rd8863;
	add.s64 	%rd10018, %rd8869, %rd8868;
	add.s64 	%rd8870, %rd10018, %rd8779;
	xor.b64  	%rd8871, %rd8825, %rd8802;
	and.b64  	%rd8872, %rd8848, %rd8871;
	xor.b64  	%rd8873, %rd8872, %rd8802;
	add.s64 	%rd8874, %rd8870, %rd8873;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6148,%dummy}, %rd8848;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6149}, %rd8848;
	}
	shf.r.wrap.b32 	%r6150, %r6149, %r6148, 14;
	shf.r.wrap.b32 	%r6151, %r6148, %r6149, 14;
	mov.b64 	%rd8875, {%r6151, %r6150};
	shf.r.wrap.b32 	%r6152, %r6149, %r6148, 18;
	shf.r.wrap.b32 	%r6153, %r6148, %r6149, 18;
	mov.b64 	%rd8876, {%r6153, %r6152};
	xor.b64  	%rd8877, %rd8875, %rd8876;
	shf.l.wrap.b32 	%r6154, %r6148, %r6149, 23;
	shf.l.wrap.b32 	%r6155, %r6149, %r6148, 23;
	mov.b64 	%rd8878, {%r6155, %r6154};
	xor.b64  	%rd8879, %rd8877, %rd8878;
	add.s64 	%rd8880, %rd8874, %rd8879;
	add.s64 	%rd8881, %rd8880, -1973867731355612462;
	add.s64 	%rd8882, %rd8881, %rd8790;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6156,%dummy}, %rd8859;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6157}, %rd8859;
	}
	shf.r.wrap.b32 	%r6158, %r6157, %r6156, 28;
	shf.r.wrap.b32 	%r6159, %r6156, %r6157, 28;
	mov.b64 	%rd8883, {%r6159, %r6158};
	shf.l.wrap.b32 	%r6160, %r6156, %r6157, 30;
	shf.l.wrap.b32 	%r6161, %r6157, %r6156, 30;
	mov.b64 	%rd8884, {%r6161, %r6160};
	xor.b64  	%rd8885, %rd8883, %rd8884;
	shf.l.wrap.b32 	%r6162, %r6156, %r6157, 25;
	shf.l.wrap.b32 	%r6163, %r6157, %r6156, 25;
	mov.b64 	%rd8886, {%r6163, %r6162};
	xor.b64  	%rd8887, %rd8885, %rd8886;
	and.b64  	%rd8888, %rd8859, %rd8836;
	or.b64  	%rd8889, %rd8859, %rd8836;
	and.b64  	%rd8890, %rd8889, %rd8813;
	or.b64  	%rd8891, %rd8890, %rd8888;
	add.s64 	%rd8892, %rd8891, %rd8887;
	add.s64 	%rd8893, %rd8892, %rd8881;
	mov.u64 	%rd8894, 1536;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6164}, %rd8894;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6165,%dummy}, %rd8894;
	}
	shf.l.wrap.b32 	%r6166, %r6165, %r6164, 3;
	shf.l.wrap.b32 	%r6167, %r6164, %r6165, 3;
	mov.b64 	%rd8895, {%r6167, %r6166};
	shf.r.wrap.b32 	%r6168, %r6164, %r6165, 19;
	shf.r.wrap.b32 	%r6169, %r6165, %r6164, 19;
	mov.b64 	%rd8896, {%r6169, %r6168};
	xor.b64  	%rd8897, %rd8896, %rd8895;
	xor.b64  	%rd8898, %rd8897, 24;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6170,%dummy}, %rd8477;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6171}, %rd8477;
	}
	shf.r.wrap.b32 	%r6172, %r6171, %r6170, 1;
	shf.r.wrap.b32 	%r6173, %r6170, %r6171, 1;
	mov.b64 	%rd8899, {%r6173, %r6172};
	shf.r.wrap.b32 	%r6174, %r6171, %r6170, 8;
	shf.r.wrap.b32 	%r6175, %r6170, %r6171, 8;
	mov.b64 	%rd8900, {%r6175, %r6174};
	xor.b64  	%rd8901, %rd8899, %rd8900;
	shr.u64 	%rd8902, %rd8477, 7;
	xor.b64  	%rd8903, %rd8901, %rd8902;
	add.s64 	%rd8904, %rd8898, %rd8476;
	add.s64 	%rd10019, %rd8904, %rd8903;
	st.local.v2.u64 	[%rd1], {%rd10018, %rd10019};
	add.s64 	%rd8905, %rd10019, %rd8802;
	xor.b64  	%rd8906, %rd8848, %rd8825;
	and.b64  	%rd8907, %rd8882, %rd8906;
	xor.b64  	%rd8908, %rd8907, %rd8825;
	add.s64 	%rd8909, %rd8905, %rd8908;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6176,%dummy}, %rd8882;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6177}, %rd8882;
	}
	shf.r.wrap.b32 	%r6178, %r6177, %r6176, 14;
	shf.r.wrap.b32 	%r6179, %r6176, %r6177, 14;
	mov.b64 	%rd8910, {%r6179, %r6178};
	shf.r.wrap.b32 	%r6180, %r6177, %r6176, 18;
	shf.r.wrap.b32 	%r6181, %r6176, %r6177, 18;
	mov.b64 	%rd8911, {%r6181, %r6180};
	xor.b64  	%rd8912, %rd8910, %rd8911;
	shf.l.wrap.b32 	%r6182, %r6176, %r6177, 23;
	shf.l.wrap.b32 	%r6183, %r6177, %r6176, 23;
	mov.b64 	%rd8913, {%r6183, %r6182};
	xor.b64  	%rd8914, %rd8912, %rd8913;
	add.s64 	%rd8915, %rd8909, %rd8914;
	add.s64 	%rd8916, %rd8915, -1171420211273849373;
	add.s64 	%rd8917, %rd8916, %rd8813;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6184,%dummy}, %rd8893;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6185}, %rd8893;
	}
	shf.r.wrap.b32 	%r6186, %r6185, %r6184, 28;
	shf.r.wrap.b32 	%r6187, %r6184, %r6185, 28;
	mov.b64 	%rd8918, {%r6187, %r6186};
	shf.l.wrap.b32 	%r6188, %r6184, %r6185, 30;
	shf.l.wrap.b32 	%r6189, %r6185, %r6184, 30;
	mov.b64 	%rd8919, {%r6189, %r6188};
	xor.b64  	%rd8920, %rd8918, %rd8919;
	shf.l.wrap.b32 	%r6190, %r6184, %r6185, 25;
	shf.l.wrap.b32 	%r6191, %r6185, %r6184, 25;
	mov.b64 	%rd8921, {%r6191, %r6190};
	xor.b64  	%rd8922, %rd8920, %rd8921;
	and.b64  	%rd8923, %rd8893, %rd8859;
	or.b64  	%rd8924, %rd8893, %rd8859;
	and.b64  	%rd8925, %rd8924, %rd8836;
	or.b64  	%rd8926, %rd8925, %rd8923;
	add.s64 	%rd8927, %rd8926, %rd8922;
	add.s64 	%rd8928, %rd8927, %rd8916;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6192,%dummy}, %rd10018;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6193}, %rd10018;
	}
	shf.r.wrap.b32 	%r6194, %r6193, %r6192, 19;
	shf.r.wrap.b32 	%r6195, %r6192, %r6193, 19;
	mov.b64 	%rd8929, {%r6195, %r6194};
	shf.l.wrap.b32 	%r6196, %r6192, %r6193, 3;
	shf.l.wrap.b32 	%r6197, %r6193, %r6192, 3;
	mov.b64 	%rd8930, {%r6197, %r6196};
	xor.b64  	%rd8931, %rd8929, %rd8930;
	shr.u64 	%rd8932, %rd10018, 6;
	xor.b64  	%rd8933, %rd8931, %rd8932;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6198,%dummy}, %rd8478;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6199}, %rd8478;
	}
	shf.r.wrap.b32 	%r6200, %r6199, %r6198, 1;
	shf.r.wrap.b32 	%r6201, %r6198, %r6199, 1;
	mov.b64 	%rd8934, {%r6201, %r6200};
	shf.r.wrap.b32 	%r6202, %r6199, %r6198, 8;
	shf.r.wrap.b32 	%r6203, %r6198, %r6199, 8;
	mov.b64 	%rd8935, {%r6203, %r6202};
	xor.b64  	%rd8936, %rd8934, %rd8935;
	shr.u64 	%rd8937, %rd8478, 7;
	xor.b64  	%rd8938, %rd8936, %rd8937;
	add.s64 	%rd8939, %rd8933, %rd8477;
	add.s64 	%rd10015, %rd8939, %rd8938;
	add.s64 	%rd8940, %rd10015, %rd8825;
	xor.b64  	%rd8941, %rd8882, %rd8848;
	and.b64  	%rd8942, %rd8917, %rd8941;
	xor.b64  	%rd8943, %rd8942, %rd8848;
	add.s64 	%rd8944, %rd8940, %rd8943;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6204,%dummy}, %rd8917;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6205}, %rd8917;
	}
	shf.r.wrap.b32 	%r6206, %r6205, %r6204, 14;
	shf.r.wrap.b32 	%r6207, %r6204, %r6205, 14;
	mov.b64 	%rd8945, {%r6207, %r6206};
	shf.r.wrap.b32 	%r6208, %r6205, %r6204, 18;
	shf.r.wrap.b32 	%r6209, %r6204, %r6205, 18;
	mov.b64 	%rd8946, {%r6209, %r6208};
	xor.b64  	%rd8947, %rd8945, %rd8946;
	shf.l.wrap.b32 	%r6210, %r6204, %r6205, 23;
	shf.l.wrap.b32 	%r6211, %r6205, %r6204, 23;
	mov.b64 	%rd8948, {%r6211, %r6210};
	xor.b64  	%rd8949, %rd8947, %rd8948;
	add.s64 	%rd8950, %rd8944, %rd8949;
	add.s64 	%rd8951, %rd8950, 1135362057144423861;
	add.s64 	%rd8952, %rd8951, %rd8836;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6212,%dummy}, %rd8928;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6213}, %rd8928;
	}
	shf.r.wrap.b32 	%r6214, %r6213, %r6212, 28;
	shf.r.wrap.b32 	%r6215, %r6212, %r6213, 28;
	mov.b64 	%rd8953, {%r6215, %r6214};
	shf.l.wrap.b32 	%r6216, %r6212, %r6213, 30;
	shf.l.wrap.b32 	%r6217, %r6213, %r6212, 30;
	mov.b64 	%rd8954, {%r6217, %r6216};
	xor.b64  	%rd8955, %rd8953, %rd8954;
	shf.l.wrap.b32 	%r6218, %r6212, %r6213, 25;
	shf.l.wrap.b32 	%r6219, %r6213, %r6212, 25;
	mov.b64 	%rd8956, {%r6219, %r6218};
	xor.b64  	%rd8957, %rd8955, %rd8956;
	and.b64  	%rd8958, %rd8928, %rd8893;
	or.b64  	%rd8959, %rd8928, %rd8893;
	and.b64  	%rd8960, %rd8959, %rd8859;
	or.b64  	%rd8961, %rd8960, %rd8958;
	add.s64 	%rd8962, %rd8961, %rd8957;
	add.s64 	%rd8963, %rd8962, %rd8951;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6220,%dummy}, %rd10019;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6221}, %rd10019;
	}
	shf.r.wrap.b32 	%r6222, %r6221, %r6220, 19;
	shf.r.wrap.b32 	%r6223, %r6220, %r6221, 19;
	mov.b64 	%rd8964, {%r6223, %r6222};
	shf.l.wrap.b32 	%r6224, %r6220, %r6221, 3;
	shf.l.wrap.b32 	%r6225, %r6221, %r6220, 3;
	mov.b64 	%rd8965, {%r6225, %r6224};
	xor.b64  	%rd8966, %rd8964, %rd8965;
	shr.u64 	%rd8967, %rd10019, 6;
	xor.b64  	%rd8968, %rd8966, %rd8967;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6226,%dummy}, %rd8480;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6227}, %rd8480;
	}
	shf.r.wrap.b32 	%r6228, %r6227, %r6226, 1;
	shf.r.wrap.b32 	%r6229, %r6226, %r6227, 1;
	mov.b64 	%rd8969, {%r6229, %r6228};
	shf.r.wrap.b32 	%r6230, %r6227, %r6226, 8;
	shf.r.wrap.b32 	%r6231, %r6226, %r6227, 8;
	mov.b64 	%rd8970, {%r6231, %r6230};
	xor.b64  	%rd8971, %rd8969, %rd8970;
	shr.u64 	%rd8972, %rd8480, 7;
	xor.b64  	%rd8973, %rd8971, %rd8972;
	add.s64 	%rd8974, %rd8968, %rd8478;
	add.s64 	%rd10013, %rd8974, %rd8973;
	st.local.v2.u64 	[%rd1+16], {%rd10015, %rd10013};
	add.s64 	%rd8975, %rd10013, %rd8848;
	xor.b64  	%rd8976, %rd8917, %rd8882;
	and.b64  	%rd8977, %rd8952, %rd8976;
	xor.b64  	%rd8978, %rd8977, %rd8882;
	add.s64 	%rd8979, %rd8975, %rd8978;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6232,%dummy}, %rd8952;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6233}, %rd8952;
	}
	shf.r.wrap.b32 	%r6234, %r6233, %r6232, 14;
	shf.r.wrap.b32 	%r6235, %r6232, %r6233, 14;
	mov.b64 	%rd8980, {%r6235, %r6234};
	shf.r.wrap.b32 	%r6236, %r6233, %r6232, 18;
	shf.r.wrap.b32 	%r6237, %r6232, %r6233, 18;
	mov.b64 	%rd8981, {%r6237, %r6236};
	xor.b64  	%rd8982, %rd8980, %rd8981;
	shf.l.wrap.b32 	%r6238, %r6232, %r6233, 23;
	shf.l.wrap.b32 	%r6239, %r6233, %r6232, 23;
	mov.b64 	%rd8983, {%r6239, %r6238};
	xor.b64  	%rd8984, %rd8982, %rd8983;
	add.s64 	%rd8985, %rd8979, %rd8984;
	add.s64 	%rd8986, %rd8985, 2597628984639134821;
	add.s64 	%rd8987, %rd8986, %rd8859;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6240,%dummy}, %rd8963;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6241}, %rd8963;
	}
	shf.r.wrap.b32 	%r6242, %r6241, %r6240, 28;
	shf.r.wrap.b32 	%r6243, %r6240, %r6241, 28;
	mov.b64 	%rd8988, {%r6243, %r6242};
	shf.l.wrap.b32 	%r6244, %r6240, %r6241, 30;
	shf.l.wrap.b32 	%r6245, %r6241, %r6240, 30;
	mov.b64 	%rd8989, {%r6245, %r6244};
	xor.b64  	%rd8990, %rd8988, %rd8989;
	shf.l.wrap.b32 	%r6246, %r6240, %r6241, 25;
	shf.l.wrap.b32 	%r6247, %r6241, %r6240, 25;
	mov.b64 	%rd8991, {%r6247, %r6246};
	xor.b64  	%rd8992, %rd8990, %rd8991;
	and.b64  	%rd8993, %rd8963, %rd8928;
	or.b64  	%rd8994, %rd8963, %rd8928;
	and.b64  	%rd8995, %rd8994, %rd8893;
	or.b64  	%rd8996, %rd8995, %rd8993;
	add.s64 	%rd8997, %rd8996, %rd8992;
	add.s64 	%rd8998, %rd8997, %rd8986;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6248,%dummy}, %rd10015;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6249}, %rd10015;
	}
	shf.r.wrap.b32 	%r6250, %r6249, %r6248, 19;
	shf.r.wrap.b32 	%r6251, %r6248, %r6249, 19;
	mov.b64 	%rd8999, {%r6251, %r6250};
	shf.l.wrap.b32 	%r6252, %r6248, %r6249, 3;
	shf.l.wrap.b32 	%r6253, %r6249, %r6248, 3;
	mov.b64 	%rd9000, {%r6253, %r6252};
	xor.b64  	%rd9001, %rd8999, %rd9000;
	shr.u64 	%rd9002, %rd10015, 6;
	xor.b64  	%rd9003, %rd9001, %rd9002;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6254,%dummy}, %rd8481;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6255}, %rd8481;
	}
	shf.r.wrap.b32 	%r6256, %r6255, %r6254, 1;
	shf.r.wrap.b32 	%r6257, %r6254, %r6255, 1;
	mov.b64 	%rd9004, {%r6257, %r6256};
	shf.r.wrap.b32 	%r6258, %r6255, %r6254, 8;
	shf.r.wrap.b32 	%r6259, %r6254, %r6255, 8;
	mov.b64 	%rd9005, {%r6259, %r6258};
	xor.b64  	%rd9006, %rd9004, %rd9005;
	shr.u64 	%rd9007, %rd8481, 7;
	xor.b64  	%rd9008, %rd9006, %rd9007;
	add.s64 	%rd9009, %rd9003, %rd8480;
	add.s64 	%rd10011, %rd9009, %rd9008;
	add.s64 	%rd9010, %rd10011, %rd8882;
	xor.b64  	%rd9011, %rd8952, %rd8917;
	and.b64  	%rd9012, %rd8987, %rd9011;
	xor.b64  	%rd9013, %rd9012, %rd8917;
	add.s64 	%rd9014, %rd9010, %rd9013;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6260,%dummy}, %rd8987;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6261}, %rd8987;
	}
	shf.r.wrap.b32 	%r6262, %r6261, %r6260, 14;
	shf.r.wrap.b32 	%r6263, %r6260, %r6261, 14;
	mov.b64 	%rd9015, {%r6263, %r6262};
	shf.r.wrap.b32 	%r6264, %r6261, %r6260, 18;
	shf.r.wrap.b32 	%r6265, %r6260, %r6261, 18;
	mov.b64 	%rd9016, {%r6265, %r6264};
	xor.b64  	%rd9017, %rd9015, %rd9016;
	shf.l.wrap.b32 	%r6266, %r6260, %r6261, 23;
	shf.l.wrap.b32 	%r6267, %r6261, %r6260, 23;
	mov.b64 	%rd9018, {%r6267, %r6266};
	xor.b64  	%rd9019, %rd9017, %rd9018;
	add.s64 	%rd9020, %rd9014, %rd9019;
	add.s64 	%rd9021, %rd9020, 3308224258029322869;
	add.s64 	%rd9022, %rd9021, %rd8893;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6268,%dummy}, %rd8998;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6269}, %rd8998;
	}
	shf.r.wrap.b32 	%r6270, %r6269, %r6268, 28;
	shf.r.wrap.b32 	%r6271, %r6268, %r6269, 28;
	mov.b64 	%rd9023, {%r6271, %r6270};
	shf.l.wrap.b32 	%r6272, %r6268, %r6269, 30;
	shf.l.wrap.b32 	%r6273, %r6269, %r6268, 30;
	mov.b64 	%rd9024, {%r6273, %r6272};
	xor.b64  	%rd9025, %rd9023, %rd9024;
	shf.l.wrap.b32 	%r6274, %r6268, %r6269, 25;
	shf.l.wrap.b32 	%r6275, %r6269, %r6268, 25;
	mov.b64 	%rd9026, {%r6275, %r6274};
	xor.b64  	%rd9027, %rd9025, %rd9026;
	and.b64  	%rd9028, %rd8998, %rd8963;
	or.b64  	%rd9029, %rd8998, %rd8963;
	and.b64  	%rd9030, %rd9029, %rd8928;
	or.b64  	%rd9031, %rd9030, %rd9028;
	add.s64 	%rd9032, %rd9031, %rd9027;
	add.s64 	%rd9033, %rd9032, %rd9021;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6276,%dummy}, %rd10013;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6277}, %rd10013;
	}
	shf.r.wrap.b32 	%r6278, %r6277, %r6276, 19;
	shf.r.wrap.b32 	%r6279, %r6276, %r6277, 19;
	mov.b64 	%rd9034, {%r6279, %r6278};
	shf.l.wrap.b32 	%r6280, %r6276, %r6277, 3;
	shf.l.wrap.b32 	%r6281, %r6277, %r6276, 3;
	mov.b64 	%rd9035, {%r6281, %r6280};
	xor.b64  	%rd9036, %rd9034, %rd9035;
	shr.u64 	%rd9037, %rd10013, 6;
	xor.b64  	%rd9038, %rd9036, %rd9037;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6282,%dummy}, %rd8482;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6283}, %rd8482;
	}
	shf.r.wrap.b32 	%r6284, %r6283, %r6282, 1;
	shf.r.wrap.b32 	%r6285, %r6282, %r6283, 1;
	mov.b64 	%rd9039, {%r6285, %r6284};
	shf.r.wrap.b32 	%r6286, %r6283, %r6282, 8;
	shf.r.wrap.b32 	%r6287, %r6282, %r6283, 8;
	mov.b64 	%rd9040, {%r6287, %r6286};
	xor.b64  	%rd9041, %rd9039, %rd9040;
	shr.u64 	%rd9042, %rd8482, 7;
	xor.b64  	%rd9043, %rd9041, %rd9042;
	add.s64 	%rd9044, %rd9038, %rd8481;
	add.s64 	%rd10009, %rd9044, %rd9043;
	st.local.v2.u64 	[%rd1+32], {%rd10011, %rd10009};
	add.s64 	%rd9045, %rd10009, %rd8917;
	xor.b64  	%rd9046, %rd8987, %rd8952;
	and.b64  	%rd9047, %rd9022, %rd9046;
	xor.b64  	%rd9048, %rd9047, %rd8952;
	add.s64 	%rd9049, %rd9045, %rd9048;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6288,%dummy}, %rd9022;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6289}, %rd9022;
	}
	shf.r.wrap.b32 	%r6290, %r6289, %r6288, 14;
	shf.r.wrap.b32 	%r6291, %r6288, %r6289, 14;
	mov.b64 	%rd9050, {%r6291, %r6290};
	shf.r.wrap.b32 	%r6292, %r6289, %r6288, 18;
	shf.r.wrap.b32 	%r6293, %r6288, %r6289, 18;
	mov.b64 	%rd9051, {%r6293, %r6292};
	xor.b64  	%rd9052, %rd9050, %rd9051;
	shf.l.wrap.b32 	%r6294, %r6288, %r6289, 23;
	shf.l.wrap.b32 	%r6295, %r6289, %r6288, 23;
	mov.b64 	%rd9053, {%r6295, %r6294};
	xor.b64  	%rd9054, %rd9052, %rd9053;
	add.s64 	%rd9055, %rd9049, %rd9054;
	add.s64 	%rd9056, %rd9055, 5365058923640841347;
	add.s64 	%rd9057, %rd9056, %rd8928;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6296,%dummy}, %rd9033;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6297}, %rd9033;
	}
	shf.r.wrap.b32 	%r6298, %r6297, %r6296, 28;
	shf.r.wrap.b32 	%r6299, %r6296, %r6297, 28;
	mov.b64 	%rd9058, {%r6299, %r6298};
	shf.l.wrap.b32 	%r6300, %r6296, %r6297, 30;
	shf.l.wrap.b32 	%r6301, %r6297, %r6296, 30;
	mov.b64 	%rd9059, {%r6301, %r6300};
	xor.b64  	%rd9060, %rd9058, %rd9059;
	shf.l.wrap.b32 	%r6302, %r6296, %r6297, 25;
	shf.l.wrap.b32 	%r6303, %r6297, %r6296, 25;
	mov.b64 	%rd9061, {%r6303, %r6302};
	xor.b64  	%rd9062, %rd9060, %rd9061;
	and.b64  	%rd9063, %rd9033, %rd8998;
	or.b64  	%rd9064, %rd9033, %rd8998;
	and.b64  	%rd9065, %rd9064, %rd8963;
	or.b64  	%rd9066, %rd9065, %rd9063;
	add.s64 	%rd9067, %rd9066, %rd9062;
	add.s64 	%rd9068, %rd9067, %rd9056;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6304,%dummy}, %rd10011;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6305}, %rd10011;
	}
	shf.r.wrap.b32 	%r6306, %r6305, %r6304, 19;
	shf.r.wrap.b32 	%r6307, %r6304, %r6305, 19;
	mov.b64 	%rd9069, {%r6307, %r6306};
	shf.l.wrap.b32 	%r6308, %r6304, %r6305, 3;
	shf.l.wrap.b32 	%r6309, %r6305, %r6304, 3;
	mov.b64 	%rd9070, {%r6309, %r6308};
	xor.b64  	%rd9071, %rd9069, %rd9070;
	shr.u64 	%rd9072, %rd10011, 6;
	xor.b64  	%rd9073, %rd9071, %rd9072;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6310,%dummy}, %rd8483;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6311}, %rd8483;
	}
	shf.r.wrap.b32 	%r6312, %r6311, %r6310, 1;
	shf.r.wrap.b32 	%r6313, %r6310, %r6311, 1;
	mov.b64 	%rd9074, {%r6313, %r6312};
	shf.r.wrap.b32 	%r6314, %r6311, %r6310, 8;
	shf.r.wrap.b32 	%r6315, %r6310, %r6311, 8;
	mov.b64 	%rd9075, {%r6315, %r6314};
	xor.b64  	%rd9076, %rd9074, %rd9075;
	shr.u64 	%rd9077, %rd8483, 7;
	xor.b64  	%rd9078, %rd9076, %rd9077;
	add.s64 	%rd9079, %rd9073, %rd8482;
	add.s64 	%rd9080, %rd9079, %rd9078;
	add.s64 	%rd10007, %rd9080, 1536;
	add.s64 	%rd9081, %rd10007, %rd8952;
	xor.b64  	%rd9082, %rd9022, %rd8987;
	and.b64  	%rd9083, %rd9057, %rd9082;
	xor.b64  	%rd9084, %rd9083, %rd8987;
	add.s64 	%rd9085, %rd9081, %rd9084;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6316,%dummy}, %rd9057;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6317}, %rd9057;
	}
	shf.r.wrap.b32 	%r6318, %r6317, %r6316, 14;
	shf.r.wrap.b32 	%r6319, %r6316, %r6317, 14;
	mov.b64 	%rd9086, {%r6319, %r6318};
	shf.r.wrap.b32 	%r6320, %r6317, %r6316, 18;
	shf.r.wrap.b32 	%r6321, %r6316, %r6317, 18;
	mov.b64 	%rd9087, {%r6321, %r6320};
	xor.b64  	%rd9088, %rd9086, %rd9087;
	shf.l.wrap.b32 	%r6322, %r6316, %r6317, 23;
	shf.l.wrap.b32 	%r6323, %r6317, %r6316, 23;
	mov.b64 	%rd9089, {%r6323, %r6322};
	xor.b64  	%rd9090, %rd9088, %rd9089;
	add.s64 	%rd9091, %rd9085, %rd9090;
	add.s64 	%rd9092, %rd9091, 6679025012923562964;
	add.s64 	%rd9093, %rd9092, %rd8963;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6324,%dummy}, %rd9068;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6325}, %rd9068;
	}
	shf.r.wrap.b32 	%r6326, %r6325, %r6324, 28;
	shf.r.wrap.b32 	%r6327, %r6324, %r6325, 28;
	mov.b64 	%rd9094, {%r6327, %r6326};
	shf.l.wrap.b32 	%r6328, %r6324, %r6325, 30;
	shf.l.wrap.b32 	%r6329, %r6325, %r6324, 30;
	mov.b64 	%rd9095, {%r6329, %r6328};
	xor.b64  	%rd9096, %rd9094, %rd9095;
	shf.l.wrap.b32 	%r6330, %r6324, %r6325, 25;
	shf.l.wrap.b32 	%r6331, %r6325, %r6324, 25;
	mov.b64 	%rd9097, {%r6331, %r6330};
	xor.b64  	%rd9098, %rd9096, %rd9097;
	and.b64  	%rd9099, %rd9068, %rd9033;
	or.b64  	%rd9100, %rd9068, %rd9033;
	and.b64  	%rd9101, %rd9100, %rd8998;
	or.b64  	%rd9102, %rd9101, %rd9099;
	add.s64 	%rd9103, %rd9102, %rd9098;
	add.s64 	%rd9104, %rd9103, %rd9092;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6332,%dummy}, %rd10009;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6333}, %rd10009;
	}
	shf.r.wrap.b32 	%r6334, %r6333, %r6332, 19;
	shf.r.wrap.b32 	%r6335, %r6332, %r6333, 19;
	mov.b64 	%rd9105, {%r6335, %r6334};
	shf.l.wrap.b32 	%r6336, %r6332, %r6333, 3;
	shf.l.wrap.b32 	%r6337, %r6333, %r6332, 3;
	mov.b64 	%rd9106, {%r6337, %r6336};
	xor.b64  	%rd9107, %rd9105, %rd9106;
	shr.u64 	%rd9108, %rd10009, 6;
	xor.b64  	%rd9109, %rd9107, %rd9108;
	mov.u64 	%rd9110, -9223372036854775808;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6338,%dummy}, %rd9110;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6339}, %rd9110;
	}
	shf.r.wrap.b32 	%r6340, %r6339, %r6338, 8;
	shf.r.wrap.b32 	%r6341, %r6338, %r6339, 8;
	mov.b64 	%rd9111, {%r6341, %r6340};
	shf.r.wrap.b32 	%r6342, %r6339, %r6338, 1;
	shf.r.wrap.b32 	%r6343, %r6338, %r6339, 1;
	mov.b64 	%rd9112, {%r6343, %r6342};
	xor.b64  	%rd9113, %rd9112, %rd9111;
	xor.b64  	%rd9114, %rd9113, 72057594037927936;
	add.s64 	%rd9115, %rd9109, %rd8483;
	add.s64 	%rd9116, %rd9115, %rd10018;
	add.s64 	%rd10006, %rd9116, %rd9114;
	st.local.v2.u64 	[%rd1+48], {%rd10007, %rd10006};
	add.s64 	%rd9117, %rd10006, %rd8987;
	xor.b64  	%rd9118, %rd9057, %rd9022;
	and.b64  	%rd9119, %rd9093, %rd9118;
	xor.b64  	%rd9120, %rd9119, %rd9022;
	add.s64 	%rd9121, %rd9117, %rd9120;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6344,%dummy}, %rd9093;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6345}, %rd9093;
	}
	shf.r.wrap.b32 	%r6346, %r6345, %r6344, 14;
	shf.r.wrap.b32 	%r6347, %r6344, %r6345, 14;
	mov.b64 	%rd9122, {%r6347, %r6346};
	shf.r.wrap.b32 	%r6348, %r6345, %r6344, 18;
	shf.r.wrap.b32 	%r6349, %r6344, %r6345, 18;
	mov.b64 	%rd9123, {%r6349, %r6348};
	xor.b64  	%rd9124, %rd9122, %rd9123;
	shf.l.wrap.b32 	%r6350, %r6344, %r6345, 23;
	shf.l.wrap.b32 	%r6351, %r6345, %r6344, 23;
	mov.b64 	%rd9125, {%r6351, %r6350};
	xor.b64  	%rd9126, %rd9124, %rd9125;
	add.s64 	%rd9127, %rd9121, %rd9126;
	add.s64 	%rd9128, %rd9127, 8573033837759648693;
	add.s64 	%rd9129, %rd9128, %rd8998;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6352,%dummy}, %rd9104;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6353}, %rd9104;
	}
	shf.r.wrap.b32 	%r6354, %r6353, %r6352, 28;
	shf.r.wrap.b32 	%r6355, %r6352, %r6353, 28;
	mov.b64 	%rd9130, {%r6355, %r6354};
	shf.l.wrap.b32 	%r6356, %r6352, %r6353, 30;
	shf.l.wrap.b32 	%r6357, %r6353, %r6352, 30;
	mov.b64 	%rd9131, {%r6357, %r6356};
	xor.b64  	%rd9132, %rd9130, %rd9131;
	shf.l.wrap.b32 	%r6358, %r6352, %r6353, 25;
	shf.l.wrap.b32 	%r6359, %r6353, %r6352, 25;
	mov.b64 	%rd9133, {%r6359, %r6358};
	xor.b64  	%rd9134, %rd9132, %rd9133;
	and.b64  	%rd9135, %rd9104, %rd9068;
	or.b64  	%rd9136, %rd9104, %rd9068;
	and.b64  	%rd9137, %rd9136, %rd9033;
	or.b64  	%rd9138, %rd9137, %rd9135;
	add.s64 	%rd9139, %rd9138, %rd9134;
	add.s64 	%rd9140, %rd9139, %rd9128;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6360,%dummy}, %rd10007;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6361}, %rd10007;
	}
	shf.r.wrap.b32 	%r6362, %r6361, %r6360, 19;
	shf.r.wrap.b32 	%r6363, %r6360, %r6361, 19;
	mov.b64 	%rd9141, {%r6363, %r6362};
	shf.l.wrap.b32 	%r6364, %r6360, %r6361, 3;
	shf.l.wrap.b32 	%r6365, %r6361, %r6360, 3;
	mov.b64 	%rd9142, {%r6365, %r6364};
	xor.b64  	%rd9143, %rd9141, %rd9142;
	shr.u64 	%rd9144, %rd10007, 6;
	xor.b64  	%rd9145, %rd9143, %rd9144;
	shf.r.wrap.b32 	%r6366, %r6136, %r6137, 8;
	shf.r.wrap.b32 	%r6367, %r6137, %r6136, 8;
	mov.b64 	%rd9146, {%r6367, %r6366};
	shf.r.wrap.b32 	%r6368, %r6136, %r6137, 1;
	shf.r.wrap.b32 	%r6369, %r6137, %r6136, 1;
	mov.b64 	%rd9147, {%r6369, %r6368};
	xor.b64  	%rd9148, %rd9147, %rd9146;
	xor.b64  	%rd9149, %rd9148, -9223372036854775808;
	add.s64 	%rd9150, %rd9149, %rd10019;
	add.s64 	%rd10005, %rd9150, %rd9145;
	add.s64 	%rd9151, %rd10005, %rd9022;
	xor.b64  	%rd9152, %rd9093, %rd9057;
	and.b64  	%rd9153, %rd9129, %rd9152;
	xor.b64  	%rd9154, %rd9153, %rd9057;
	add.s64 	%rd9155, %rd9151, %rd9154;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6370,%dummy}, %rd9129;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6371}, %rd9129;
	}
	shf.r.wrap.b32 	%r6372, %r6371, %r6370, 14;
	shf.r.wrap.b32 	%r6373, %r6370, %r6371, 14;
	mov.b64 	%rd9156, {%r6373, %r6372};
	shf.r.wrap.b32 	%r6374, %r6371, %r6370, 18;
	shf.r.wrap.b32 	%r6375, %r6370, %r6371, 18;
	mov.b64 	%rd9157, {%r6375, %r6374};
	xor.b64  	%rd9158, %rd9156, %rd9157;
	shf.l.wrap.b32 	%r6376, %r6370, %r6371, 23;
	shf.l.wrap.b32 	%r6377, %r6371, %r6370, 23;
	mov.b64 	%rd9159, {%r6377, %r6376};
	xor.b64  	%rd9160, %rd9158, %rd9159;
	add.s64 	%rd9161, %rd9155, %rd9160;
	add.s64 	%rd9162, %rd9161, -7476448914759557205;
	add.s64 	%rd9163, %rd9162, %rd9033;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6378,%dummy}, %rd9140;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6379}, %rd9140;
	}
	shf.r.wrap.b32 	%r6380, %r6379, %r6378, 28;
	shf.r.wrap.b32 	%r6381, %r6378, %r6379, 28;
	mov.b64 	%rd9164, {%r6381, %r6380};
	shf.l.wrap.b32 	%r6382, %r6378, %r6379, 30;
	shf.l.wrap.b32 	%r6383, %r6379, %r6378, 30;
	mov.b64 	%rd9165, {%r6383, %r6382};
	xor.b64  	%rd9166, %rd9164, %rd9165;
	shf.l.wrap.b32 	%r6384, %r6378, %r6379, 25;
	shf.l.wrap.b32 	%r6385, %r6379, %r6378, 25;
	mov.b64 	%rd9167, {%r6385, %r6384};
	xor.b64  	%rd9168, %rd9166, %rd9167;
	and.b64  	%rd9169, %rd9140, %rd9104;
	or.b64  	%rd9170, %rd9140, %rd9104;
	and.b64  	%rd9171, %rd9170, %rd9068;
	or.b64  	%rd9172, %rd9171, %rd9169;
	add.s64 	%rd9173, %rd9172, %rd9168;
	add.s64 	%rd9174, %rd9173, %rd9162;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6386,%dummy}, %rd10006;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6387}, %rd10006;
	}
	shf.r.wrap.b32 	%r6388, %r6387, %r6386, 19;
	shf.r.wrap.b32 	%r6389, %r6386, %r6387, 19;
	mov.b64 	%rd9175, {%r6389, %r6388};
	shf.l.wrap.b32 	%r6390, %r6386, %r6387, 3;
	shf.l.wrap.b32 	%r6391, %r6387, %r6386, 3;
	mov.b64 	%rd9176, {%r6391, %r6390};
	xor.b64  	%rd9177, %rd9175, %rd9176;
	shr.u64 	%rd9178, %rd10006, 6;
	xor.b64  	%rd9179, %rd9177, %rd9178;
	add.s64 	%rd9180, %rd10015, %rd9148;
	add.s64 	%rd10017, %rd9180, %rd9179;
	st.local.v2.u64 	[%rd1+64], {%rd10005, %rd10017};
	add.s64 	%rd9181, %rd10017, %rd9057;
	xor.b64  	%rd9182, %rd9129, %rd9093;
	and.b64  	%rd9183, %rd9163, %rd9182;
	xor.b64  	%rd9184, %rd9183, %rd9093;
	add.s64 	%rd9185, %rd9181, %rd9184;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6392,%dummy}, %rd9163;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6393}, %rd9163;
	}
	shf.r.wrap.b32 	%r6394, %r6393, %r6392, 14;
	shf.r.wrap.b32 	%r6395, %r6392, %r6393, 14;
	mov.b64 	%rd9186, {%r6395, %r6394};
	shf.r.wrap.b32 	%r6396, %r6393, %r6392, 18;
	shf.r.wrap.b32 	%r6397, %r6392, %r6393, 18;
	mov.b64 	%rd9187, {%r6397, %r6396};
	xor.b64  	%rd9188, %rd9186, %rd9187;
	shf.l.wrap.b32 	%r6398, %r6392, %r6393, 23;
	shf.l.wrap.b32 	%r6399, %r6393, %r6392, 23;
	mov.b64 	%rd9189, {%r6399, %r6398};
	xor.b64  	%rd9190, %rd9188, %rd9189;
	add.s64 	%rd9191, %rd9185, %rd9190;
	add.s64 	%rd9192, %rd9191, -6327057829258317296;
	add.s64 	%rd9193, %rd9192, %rd9068;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6400,%dummy}, %rd9174;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6401}, %rd9174;
	}
	shf.r.wrap.b32 	%r6402, %r6401, %r6400, 28;
	shf.r.wrap.b32 	%r6403, %r6400, %r6401, 28;
	mov.b64 	%rd9194, {%r6403, %r6402};
	shf.l.wrap.b32 	%r6404, %r6400, %r6401, 30;
	shf.l.wrap.b32 	%r6405, %r6401, %r6400, 30;
	mov.b64 	%rd9195, {%r6405, %r6404};
	xor.b64  	%rd9196, %rd9194, %rd9195;
	shf.l.wrap.b32 	%r6406, %r6400, %r6401, 25;
	shf.l.wrap.b32 	%r6407, %r6401, %r6400, 25;
	mov.b64 	%rd9197, {%r6407, %r6406};
	xor.b64  	%rd9198, %rd9196, %rd9197;
	and.b64  	%rd9199, %rd9174, %rd9140;
	or.b64  	%rd9200, %rd9174, %rd9140;
	and.b64  	%rd9201, %rd9200, %rd9104;
	or.b64  	%rd9202, %rd9201, %rd9199;
	add.s64 	%rd9203, %rd9202, %rd9198;
	add.s64 	%rd9204, %rd9203, %rd9192;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6408,%dummy}, %rd10005;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6409}, %rd10005;
	}
	shf.r.wrap.b32 	%r6410, %r6409, %r6408, 19;
	shf.r.wrap.b32 	%r6411, %r6408, %r6409, 19;
	mov.b64 	%rd9205, {%r6411, %r6410};
	shf.l.wrap.b32 	%r6412, %r6408, %r6409, 3;
	shf.l.wrap.b32 	%r6413, %r6409, %r6408, 3;
	mov.b64 	%rd9206, {%r6413, %r6412};
	xor.b64  	%rd9207, %rd9205, %rd9206;
	shr.u64 	%rd9208, %rd10005, 6;
	xor.b64  	%rd9209, %rd9207, %rd9208;
	add.s64 	%rd9210, %rd10013, %rd9148;
	add.s64 	%rd10014, %rd9210, %rd9209;
	add.s64 	%rd9211, %rd10014, %rd9093;
	xor.b64  	%rd9212, %rd9163, %rd9129;
	and.b64  	%rd9213, %rd9193, %rd9212;
	xor.b64  	%rd9214, %rd9213, %rd9129;
	add.s64 	%rd9215, %rd9211, %rd9214;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6414,%dummy}, %rd9193;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6415}, %rd9193;
	}
	shf.r.wrap.b32 	%r6416, %r6415, %r6414, 14;
	shf.r.wrap.b32 	%r6417, %r6414, %r6415, 14;
	mov.b64 	%rd9216, {%r6417, %r6416};
	shf.r.wrap.b32 	%r6418, %r6415, %r6414, 18;
	shf.r.wrap.b32 	%r6419, %r6414, %r6415, 18;
	mov.b64 	%rd9217, {%r6419, %r6418};
	xor.b64  	%rd9218, %rd9216, %rd9217;
	shf.l.wrap.b32 	%r6420, %r6414, %r6415, 23;
	shf.l.wrap.b32 	%r6421, %r6415, %r6414, 23;
	mov.b64 	%rd9219, {%r6421, %r6420};
	xor.b64  	%rd9220, %rd9218, %rd9219;
	add.s64 	%rd9221, %rd9215, %rd9220;
	add.s64 	%rd9222, %rd9221, -5763719355590565569;
	add.s64 	%rd9223, %rd9222, %rd9104;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6422,%dummy}, %rd9204;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6423}, %rd9204;
	}
	shf.r.wrap.b32 	%r6424, %r6423, %r6422, 28;
	shf.r.wrap.b32 	%r6425, %r6422, %r6423, 28;
	mov.b64 	%rd9224, {%r6425, %r6424};
	shf.l.wrap.b32 	%r6426, %r6422, %r6423, 30;
	shf.l.wrap.b32 	%r6427, %r6423, %r6422, 30;
	mov.b64 	%rd9225, {%r6427, %r6426};
	xor.b64  	%rd9226, %rd9224, %rd9225;
	shf.l.wrap.b32 	%r6428, %r6422, %r6423, 25;
	shf.l.wrap.b32 	%r6429, %r6423, %r6422, 25;
	mov.b64 	%rd9227, {%r6429, %r6428};
	xor.b64  	%rd9228, %rd9226, %rd9227;
	and.b64  	%rd9229, %rd9204, %rd9174;
	or.b64  	%rd9230, %rd9204, %rd9174;
	and.b64  	%rd9231, %rd9230, %rd9140;
	or.b64  	%rd9232, %rd9231, %rd9229;
	add.s64 	%rd9233, %rd9232, %rd9228;
	add.s64 	%rd9234, %rd9233, %rd9222;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6430,%dummy}, %rd10017;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6431}, %rd10017;
	}
	shf.r.wrap.b32 	%r6432, %r6431, %r6430, 19;
	shf.r.wrap.b32 	%r6433, %r6430, %r6431, 19;
	mov.b64 	%rd9235, {%r6433, %r6432};
	shf.l.wrap.b32 	%r6434, %r6430, %r6431, 3;
	shf.l.wrap.b32 	%r6435, %r6431, %r6430, 3;
	mov.b64 	%rd9236, {%r6435, %r6434};
	xor.b64  	%rd9237, %rd9235, %rd9236;
	shr.u64 	%rd9238, %rd10017, 6;
	xor.b64  	%rd9239, %rd9237, %rd9238;
	add.s64 	%rd9240, %rd10011, %rd9148;
	add.s64 	%rd10012, %rd9240, %rd9239;
	st.local.v2.u64 	[%rd1+80], {%rd10014, %rd10012};
	add.s64 	%rd9241, %rd10012, %rd9129;
	xor.b64  	%rd9242, %rd9193, %rd9163;
	and.b64  	%rd9243, %rd9223, %rd9242;
	xor.b64  	%rd9244, %rd9243, %rd9163;
	add.s64 	%rd9245, %rd9241, %rd9244;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6436,%dummy}, %rd9223;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6437}, %rd9223;
	}
	shf.r.wrap.b32 	%r6438, %r6437, %r6436, 14;
	shf.r.wrap.b32 	%r6439, %r6436, %r6437, 14;
	mov.b64 	%rd9246, {%r6439, %r6438};
	shf.r.wrap.b32 	%r6440, %r6437, %r6436, 18;
	shf.r.wrap.b32 	%r6441, %r6436, %r6437, 18;
	mov.b64 	%rd9247, {%r6441, %r6440};
	xor.b64  	%rd9248, %rd9246, %rd9247;
	shf.l.wrap.b32 	%r6442, %r6436, %r6437, 23;
	shf.l.wrap.b32 	%r6443, %r6437, %r6436, 23;
	mov.b64 	%rd9249, {%r6443, %r6442};
	xor.b64  	%rd9250, %rd9248, %rd9249;
	add.s64 	%rd9251, %rd9245, %rd9250;
	add.s64 	%rd9252, %rd9251, -4658551843659510044;
	add.s64 	%rd9253, %rd9252, %rd9140;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6444,%dummy}, %rd9234;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6445}, %rd9234;
	}
	shf.r.wrap.b32 	%r6446, %r6445, %r6444, 28;
	shf.r.wrap.b32 	%r6447, %r6444, %r6445, 28;
	mov.b64 	%rd9254, {%r6447, %r6446};
	shf.l.wrap.b32 	%r6448, %r6444, %r6445, 30;
	shf.l.wrap.b32 	%r6449, %r6445, %r6444, 30;
	mov.b64 	%rd9255, {%r6449, %r6448};
	xor.b64  	%rd9256, %rd9254, %rd9255;
	shf.l.wrap.b32 	%r6450, %r6444, %r6445, 25;
	shf.l.wrap.b32 	%r6451, %r6445, %r6444, 25;
	mov.b64 	%rd9257, {%r6451, %r6450};
	xor.b64  	%rd9258, %rd9256, %rd9257;
	and.b64  	%rd9259, %rd9234, %rd9204;
	or.b64  	%rd9260, %rd9234, %rd9204;
	and.b64  	%rd9261, %rd9260, %rd9174;
	or.b64  	%rd9262, %rd9261, %rd9259;
	add.s64 	%rd9263, %rd9262, %rd9258;
	add.s64 	%rd9264, %rd9263, %rd9252;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6452,%dummy}, %rd10014;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6453}, %rd10014;
	}
	shf.r.wrap.b32 	%r6454, %r6453, %r6452, 19;
	shf.r.wrap.b32 	%r6455, %r6452, %r6453, 19;
	mov.b64 	%rd9265, {%r6455, %r6454};
	shf.l.wrap.b32 	%r6456, %r6452, %r6453, 3;
	shf.l.wrap.b32 	%r6457, %r6453, %r6452, 3;
	mov.b64 	%rd9266, {%r6457, %r6456};
	xor.b64  	%rd9267, %rd9265, %rd9266;
	shr.u64 	%rd9268, %rd10014, 6;
	xor.b64  	%rd9269, %rd9267, %rd9268;
	add.s64 	%rd9270, %rd10009, %rd9148;
	add.s64 	%rd10010, %rd9270, %rd9269;
	add.s64 	%rd9271, %rd10010, %rd9163;
	xor.b64  	%rd9272, %rd9223, %rd9193;
	and.b64  	%rd9273, %rd9253, %rd9272;
	xor.b64  	%rd9274, %rd9273, %rd9193;
	add.s64 	%rd9275, %rd9271, %rd9274;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6458,%dummy}, %rd9253;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6459}, %rd9253;
	}
	shf.r.wrap.b32 	%r6460, %r6459, %r6458, 14;
	shf.r.wrap.b32 	%r6461, %r6458, %r6459, 14;
	mov.b64 	%rd9276, {%r6461, %r6460};
	shf.r.wrap.b32 	%r6462, %r6459, %r6458, 18;
	shf.r.wrap.b32 	%r6463, %r6458, %r6459, 18;
	mov.b64 	%rd9277, {%r6463, %r6462};
	xor.b64  	%rd9278, %rd9276, %rd9277;
	shf.l.wrap.b32 	%r6464, %r6458, %r6459, 23;
	shf.l.wrap.b32 	%r6465, %r6459, %r6458, 23;
	mov.b64 	%rd9279, {%r6465, %r6464};
	xor.b64  	%rd9280, %rd9278, %rd9279;
	add.s64 	%rd9281, %rd9275, %rd9280;
	add.s64 	%rd9282, %rd9281, -4116276920077217854;
	add.s64 	%rd10021, %rd9282, %rd9174;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6466,%dummy}, %rd9264;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6467}, %rd9264;
	}
	shf.r.wrap.b32 	%r6468, %r6467, %r6466, 28;
	shf.r.wrap.b32 	%r6469, %r6466, %r6467, 28;
	mov.b64 	%rd9283, {%r6469, %r6468};
	shf.l.wrap.b32 	%r6470, %r6466, %r6467, 30;
	shf.l.wrap.b32 	%r6471, %r6467, %r6466, 30;
	mov.b64 	%rd9284, {%r6471, %r6470};
	xor.b64  	%rd9285, %rd9283, %rd9284;
	shf.l.wrap.b32 	%r6472, %r6466, %r6467, 25;
	shf.l.wrap.b32 	%r6473, %r6467, %r6466, 25;
	mov.b64 	%rd9286, {%r6473, %r6472};
	xor.b64  	%rd9287, %rd9285, %rd9286;
	and.b64  	%rd9288, %rd9264, %rd9234;
	or.b64  	%rd9289, %rd9264, %rd9234;
	and.b64  	%rd9290, %rd9289, %rd9204;
	or.b64  	%rd9291, %rd9290, %rd9288;
	add.s64 	%rd9292, %rd9291, %rd9287;
	add.s64 	%rd10028, %rd9292, %rd9282;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6474,%dummy}, %rd10012;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6475}, %rd10012;
	}
	shf.r.wrap.b32 	%r6476, %r6475, %r6474, 19;
	shf.r.wrap.b32 	%r6477, %r6474, %r6475, 19;
	mov.b64 	%rd9293, {%r6477, %r6476};
	shf.l.wrap.b32 	%r6478, %r6474, %r6475, 3;
	shf.l.wrap.b32 	%r6479, %r6475, %r6474, 3;
	mov.b64 	%rd9294, {%r6479, %r6478};
	xor.b64  	%rd9295, %rd9293, %rd9294;
	shr.u64 	%rd9296, %rd10012, 6;
	xor.b64  	%rd9297, %rd9295, %rd9296;
	add.s64 	%rd9298, %rd10007, %rd9148;
	add.s64 	%rd10008, %rd9298, %rd9297;
	st.local.v2.u64 	[%rd1+96], {%rd10010, %rd10008};
	add.s64 	%rd9299, %rd10008, %rd9193;
	xor.b64  	%rd9300, %rd9253, %rd9223;
	and.b64  	%rd9301, %rd10021, %rd9300;
	xor.b64  	%rd9302, %rd9301, %rd9223;
	add.s64 	%rd9303, %rd9299, %rd9302;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6480,%dummy}, %rd10021;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6481}, %rd10021;
	}
	shf.r.wrap.b32 	%r6482, %r6481, %r6480, 14;
	shf.r.wrap.b32 	%r6483, %r6480, %r6481, 14;
	mov.b64 	%rd9304, {%r6483, %r6482};
	shf.r.wrap.b32 	%r6484, %r6481, %r6480, 18;
	shf.r.wrap.b32 	%r6485, %r6480, %r6481, 18;
	mov.b64 	%rd9305, {%r6485, %r6484};
	xor.b64  	%rd9306, %rd9304, %rd9305;
	shf.l.wrap.b32 	%r6486, %r6480, %r6481, 23;
	shf.l.wrap.b32 	%r6487, %r6481, %r6480, 23;
	mov.b64 	%rd9307, {%r6487, %r6486};
	xor.b64  	%rd9308, %rd9306, %rd9307;
	add.s64 	%rd9309, %rd9303, %rd9308;
	add.s64 	%rd9310, %rd9309, -3051310485924567259;
	add.s64 	%rd10022, %rd9310, %rd9204;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6488,%dummy}, %rd10028;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6489}, %rd10028;
	}
	shf.r.wrap.b32 	%r6490, %r6489, %r6488, 28;
	shf.r.wrap.b32 	%r6491, %r6488, %r6489, 28;
	mov.b64 	%rd9311, {%r6491, %r6490};
	shf.l.wrap.b32 	%r6492, %r6488, %r6489, 30;
	shf.l.wrap.b32 	%r6493, %r6489, %r6488, 30;
	mov.b64 	%rd9312, {%r6493, %r6492};
	xor.b64  	%rd9313, %rd9311, %rd9312;
	shf.l.wrap.b32 	%r6494, %r6488, %r6489, 25;
	shf.l.wrap.b32 	%r6495, %r6489, %r6488, 25;
	mov.b64 	%rd9314, {%r6495, %r6494};
	xor.b64  	%rd9315, %rd9313, %rd9314;
	and.b64  	%rd9316, %rd10028, %rd9264;
	or.b64  	%rd9317, %rd10028, %rd9264;
	and.b64  	%rd9318, %rd9317, %rd9234;
	or.b64  	%rd9319, %rd9318, %rd9316;
	add.s64 	%rd9320, %rd9319, %rd9315;
	add.s64 	%rd10027, %rd9320, %rd9310;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6496,%dummy}, %rd10010;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6497}, %rd10010;
	}
	shf.r.wrap.b32 	%r6498, %r6497, %r6496, 19;
	shf.r.wrap.b32 	%r6499, %r6496, %r6497, 19;
	mov.b64 	%rd9321, {%r6499, %r6498};
	shf.l.wrap.b32 	%r6500, %r6496, %r6497, 3;
	shf.l.wrap.b32 	%r6501, %r6497, %r6496, 3;
	mov.b64 	%rd9322, {%r6501, %r6500};
	xor.b64  	%rd9323, %rd9321, %rd9322;
	shr.u64 	%rd9324, %rd10010, 6;
	xor.b64  	%rd9325, %rd9323, %rd9324;
	shf.r.wrap.b32 	%r6502, %r6164, %r6165, 8;
	shf.r.wrap.b32 	%r6503, %r6165, %r6164, 8;
	mov.b64 	%rd9326, {%r6503, %r6502};
	shf.r.wrap.b32 	%r6504, %r6164, %r6165, 1;
	shf.r.wrap.b32 	%r6505, %r6165, %r6164, 1;
	mov.b64 	%rd9327, {%r6505, %r6504};
	xor.b64  	%rd9328, %rd9327, %rd9326;
	xor.b64  	%rd9329, %rd9328, 12;
	add.s64 	%rd9330, %rd9325, %rd10006;
	add.s64 	%rd10020, %rd9330, %rd9329;
	add.s64 	%rd9331, %rd10020, %rd9223;
	xor.b64  	%rd9332, %rd10021, %rd9253;
	and.b64  	%rd9333, %rd10022, %rd9332;
	xor.b64  	%rd9334, %rd9333, %rd9253;
	add.s64 	%rd9335, %rd9331, %rd9334;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6506,%dummy}, %rd10022;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6507}, %rd10022;
	}
	shf.r.wrap.b32 	%r6508, %r6507, %r6506, 14;
	shf.r.wrap.b32 	%r6509, %r6506, %r6507, 14;
	mov.b64 	%rd9336, {%r6509, %r6508};
	shf.r.wrap.b32 	%r6510, %r6507, %r6506, 18;
	shf.r.wrap.b32 	%r6511, %r6506, %r6507, 18;
	mov.b64 	%rd9337, {%r6511, %r6510};
	xor.b64  	%rd9338, %rd9336, %rd9337;
	shf.l.wrap.b32 	%r6512, %r6506, %r6507, 23;
	shf.l.wrap.b32 	%r6513, %r6507, %r6506, 23;
	mov.b64 	%rd9339, {%r6513, %r6512};
	xor.b64  	%rd9340, %rd9338, %rd9339;
	add.s64 	%rd9341, %rd9335, %rd9340;
	add.s64 	%rd9342, %rd9341, 489312712824947311;
	add.s64 	%rd10023, %rd9342, %rd9234;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6514,%dummy}, %rd10027;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6515}, %rd10027;
	}
	shf.r.wrap.b32 	%r6516, %r6515, %r6514, 28;
	shf.r.wrap.b32 	%r6517, %r6514, %r6515, 28;
	mov.b64 	%rd9343, {%r6517, %r6516};
	shf.l.wrap.b32 	%r6518, %r6514, %r6515, 30;
	shf.l.wrap.b32 	%r6519, %r6515, %r6514, 30;
	mov.b64 	%rd9344, {%r6519, %r6518};
	xor.b64  	%rd9345, %rd9343, %rd9344;
	shf.l.wrap.b32 	%r6520, %r6514, %r6515, 25;
	shf.l.wrap.b32 	%r6521, %r6515, %r6514, 25;
	mov.b64 	%rd9346, {%r6521, %r6520};
	xor.b64  	%rd9347, %rd9345, %rd9346;
	and.b64  	%rd9348, %rd10027, %rd10028;
	or.b64  	%rd9349, %rd10027, %rd10028;
	and.b64  	%rd9350, %rd9349, %rd9264;
	or.b64  	%rd9351, %rd9350, %rd9348;
	add.s64 	%rd9352, %rd9351, %rd9347;
	add.s64 	%rd10026, %rd9352, %rd9342;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6522,%dummy}, %rd10008;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6523}, %rd10008;
	}
	shf.r.wrap.b32 	%r6524, %r6523, %r6522, 19;
	shf.r.wrap.b32 	%r6525, %r6522, %r6523, 19;
	mov.b64 	%rd9353, {%r6525, %r6524};
	shf.l.wrap.b32 	%r6526, %r6522, %r6523, 3;
	shf.l.wrap.b32 	%r6527, %r6523, %r6522, 3;
	mov.b64 	%rd9354, {%r6527, %r6526};
	xor.b64  	%rd9355, %rd9353, %rd9354;
	shr.u64 	%rd9356, %rd10008, 6;
	xor.b64  	%rd9357, %rd9355, %rd9356;
	shf.r.wrap.b32 	%r6528, %r6193, %r6192, 1;
	shf.r.wrap.b32 	%r6529, %r6192, %r6193, 1;
	mov.b64 	%rd9358, {%r6529, %r6528};
	shf.r.wrap.b32 	%r6530, %r6193, %r6192, 8;
	shf.r.wrap.b32 	%r6531, %r6192, %r6193, 8;
	mov.b64 	%rd9359, {%r6531, %r6530};
	xor.b64  	%rd9360, %rd9358, %rd9359;
	shr.u64 	%rd9361, %rd10018, 7;
	xor.b64  	%rd9362, %rd9360, %rd9361;
	add.s64 	%rd9363, %rd9357, %rd10005;
	add.s64 	%rd9364, %rd9363, %rd9362;
	add.s64 	%rd10016, %rd9364, 1536;
	st.local.v2.u64 	[%rd1+112], {%rd10020, %rd10016};
	add.s64 	%rd9365, %rd10016, %rd9253;
	xor.b64  	%rd9366, %rd10022, %rd10021;
	and.b64  	%rd9367, %rd10023, %rd9366;
	xor.b64  	%rd9368, %rd9367, %rd10021;
	add.s64 	%rd9369, %rd9365, %rd9368;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6532,%dummy}, %rd10023;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6533}, %rd10023;
	}
	shf.r.wrap.b32 	%r6534, %r6533, %r6532, 14;
	shf.r.wrap.b32 	%r6535, %r6532, %r6533, 14;
	mov.b64 	%rd9370, {%r6535, %r6534};
	shf.r.wrap.b32 	%r6536, %r6533, %r6532, 18;
	shf.r.wrap.b32 	%r6537, %r6532, %r6533, 18;
	mov.b64 	%rd9371, {%r6537, %r6536};
	xor.b64  	%rd9372, %rd9370, %rd9371;
	shf.l.wrap.b32 	%r6538, %r6532, %r6533, 23;
	shf.l.wrap.b32 	%r6539, %r6533, %r6532, 23;
	mov.b64 	%rd9373, {%r6539, %r6538};
	xor.b64  	%rd9374, %rd9372, %rd9373;
	add.s64 	%rd9375, %rd9369, %rd9374;
	add.s64 	%rd9376, %rd9375, 1452737877330783856;
	add.s64 	%rd10024, %rd9376, %rd9264;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6540,%dummy}, %rd10026;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6541}, %rd10026;
	}
	shf.r.wrap.b32 	%r6542, %r6541, %r6540, 28;
	shf.r.wrap.b32 	%r6543, %r6540, %r6541, 28;
	mov.b64 	%rd9377, {%r6543, %r6542};
	shf.l.wrap.b32 	%r6544, %r6540, %r6541, 30;
	shf.l.wrap.b32 	%r6545, %r6541, %r6540, 30;
	mov.b64 	%rd9378, {%r6545, %r6544};
	xor.b64  	%rd9379, %rd9377, %rd9378;
	shf.l.wrap.b32 	%r6546, %r6540, %r6541, 25;
	shf.l.wrap.b32 	%r6547, %r6541, %r6540, 25;
	mov.b64 	%rd9380, {%r6547, %r6546};
	xor.b64  	%rd9381, %rd9379, %rd9380;
	and.b64  	%rd9382, %rd10026, %rd10027;
	or.b64  	%rd9383, %rd10026, %rd10027;
	and.b64  	%rd9384, %rd9383, %rd10028;
	or.b64  	%rd9385, %rd9384, %rd9382;
	add.s64 	%rd9386, %rd9385, %rd9381;
	add.s64 	%rd10025, %rd9386, %rd9376;
	mov.u32 	%r7003, 32;
	mov.u64 	%rd10004, K;

$L__BB1_16:
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6548}, %rd10020;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6549,%dummy}, %rd10020;
	}
	shf.l.wrap.b32 	%r6550, %r6549, %r6548, 3;
	shf.l.wrap.b32 	%r6551, %r6548, %r6549, 3;
	mov.b64 	%rd9387, {%r6551, %r6550};
	shf.r.wrap.b32 	%r6552, %r6548, %r6549, 19;
	shf.r.wrap.b32 	%r6553, %r6549, %r6548, 19;
	mov.b64 	%rd9388, {%r6553, %r6552};
	xor.b64  	%rd9389, %rd9388, %rd9387;
	shr.u64 	%rd9390, %rd10020, 6;
	xor.b64  	%rd9391, %rd9389, %rd9390;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6554,%dummy}, %rd10019;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6555}, %rd10019;
	}
	shf.r.wrap.b32 	%r6556, %r6555, %r6554, 8;
	shf.r.wrap.b32 	%r6557, %r6554, %r6555, 8;
	mov.b64 	%rd9392, {%r6557, %r6556};
	shf.r.wrap.b32 	%r6558, %r6555, %r6554, 1;
	shf.r.wrap.b32 	%r6559, %r6554, %r6555, 1;
	mov.b64 	%rd9393, {%r6559, %r6558};
	xor.b64  	%rd9394, %rd9393, %rd9392;
	shr.u64 	%rd9395, %rd10019, 7;
	xor.b64  	%rd9396, %rd9394, %rd9395;
	add.s64 	%rd9397, %rd9391, %rd10018;
	add.s64 	%rd9398, %rd9397, %rd10017;
	add.s64 	%rd10018, %rd9398, %rd9396;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6560,%dummy}, %rd10024;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6561}, %rd10024;
	}
	shf.r.wrap.b32 	%r6562, %r6561, %r6560, 18;
	shf.r.wrap.b32 	%r6563, %r6560, %r6561, 18;
	mov.b64 	%rd9399, {%r6563, %r6562};
	shf.r.wrap.b32 	%r6564, %r6561, %r6560, 14;
	shf.r.wrap.b32 	%r6565, %r6560, %r6561, 14;
	mov.b64 	%rd9400, {%r6565, %r6564};
	xor.b64  	%rd9401, %rd9400, %rd9399;
	shf.l.wrap.b32 	%r6566, %r6560, %r6561, 23;
	shf.l.wrap.b32 	%r6567, %r6561, %r6560, 23;
	mov.b64 	%rd9402, {%r6567, %r6566};
	xor.b64  	%rd9403, %rd9401, %rd9402;
	xor.b64  	%rd9404, %rd10022, %rd10023;
	and.b64  	%rd9405, %rd9404, %rd10024;
	xor.b64  	%rd9406, %rd9405, %rd10022;
	add.s64 	%rd9407, %rd9403, %rd10021;
	add.s64 	%rd9408, %rd9407, %rd9406;
	ld.const.u64 	%rd9409, [%rd10004+256];
	add.s64 	%rd9410, %rd9408, %rd9409;
	add.s64 	%rd9411, %rd9410, %rd10018;
	add.s64 	%rd9412, %rd9411, %rd10028;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6568}, %rd10025;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6569,%dummy}, %rd10025;
	}
	shf.l.wrap.b32 	%r6570, %r6569, %r6568, 30;
	shf.l.wrap.b32 	%r6571, %r6568, %r6569, 30;
	mov.b64 	%rd9413, {%r6571, %r6570};
	shf.r.wrap.b32 	%r6572, %r6568, %r6569, 28;
	shf.r.wrap.b32 	%r6573, %r6569, %r6568, 28;
	mov.b64 	%rd9414, {%r6573, %r6572};
	xor.b64  	%rd9415, %rd9414, %rd9413;
	shf.l.wrap.b32 	%r6574, %r6569, %r6568, 25;
	shf.l.wrap.b32 	%r6575, %r6568, %r6569, 25;
	mov.b64 	%rd9416, {%r6575, %r6574};
	xor.b64  	%rd9417, %rd9415, %rd9416;
	or.b64  	%rd9418, %rd10025, %rd10026;
	and.b64  	%rd9419, %rd9418, %rd10027;
	and.b64  	%rd9420, %rd10025, %rd10026;
	or.b64  	%rd9421, %rd9419, %rd9420;
	add.s64 	%rd9422, %rd9421, %rd9417;
	add.s64 	%rd9423, %rd9422, %rd9411;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6576}, %rd10016;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6577,%dummy}, %rd10016;
	}
	shf.l.wrap.b32 	%r6578, %r6577, %r6576, 3;
	shf.l.wrap.b32 	%r6579, %r6576, %r6577, 3;
	mov.b64 	%rd9424, {%r6579, %r6578};
	shf.r.wrap.b32 	%r6580, %r6576, %r6577, 19;
	shf.r.wrap.b32 	%r6581, %r6577, %r6576, 19;
	mov.b64 	%rd9425, {%r6581, %r6580};
	xor.b64  	%rd9426, %rd9425, %rd9424;
	shr.u64 	%rd9427, %rd10016, 6;
	xor.b64  	%rd9428, %rd9426, %rd9427;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6582,%dummy}, %rd10015;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6583}, %rd10015;
	}
	shf.r.wrap.b32 	%r6584, %r6583, %r6582, 8;
	shf.r.wrap.b32 	%r6585, %r6582, %r6583, 8;
	mov.b64 	%rd9429, {%r6585, %r6584};
	shf.r.wrap.b32 	%r6586, %r6583, %r6582, 1;
	shf.r.wrap.b32 	%r6587, %r6582, %r6583, 1;
	mov.b64 	%rd9430, {%r6587, %r6586};
	xor.b64  	%rd9431, %rd9430, %rd9429;
	shr.u64 	%rd9432, %rd10015, 7;
	xor.b64  	%rd9433, %rd9431, %rd9432;
	add.s64 	%rd9434, %rd9428, %rd10019;
	add.s64 	%rd9435, %rd9434, %rd10014;
	add.s64 	%rd10019, %rd9435, %rd9433;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6588,%dummy}, %rd9412;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6589}, %rd9412;
	}
	shf.r.wrap.b32 	%r6590, %r6589, %r6588, 14;
	shf.r.wrap.b32 	%r6591, %r6588, %r6589, 14;
	mov.b64 	%rd9436, {%r6591, %r6590};
	shf.r.wrap.b32 	%r6592, %r6589, %r6588, 18;
	shf.r.wrap.b32 	%r6593, %r6588, %r6589, 18;
	mov.b64 	%rd9437, {%r6593, %r6592};
	xor.b64  	%rd9438, %rd9436, %rd9437;
	shf.l.wrap.b32 	%r6594, %r6588, %r6589, 23;
	shf.l.wrap.b32 	%r6595, %r6589, %r6588, 23;
	mov.b64 	%rd9439, {%r6595, %r6594};
	xor.b64  	%rd9440, %rd9438, %rd9439;
	xor.b64  	%rd9441, %rd10023, %rd10024;
	and.b64  	%rd9442, %rd9412, %rd9441;
	xor.b64  	%rd9443, %rd9442, %rd10023;
	ld.const.u64 	%rd9444, [%rd10004+264];
	add.s64 	%rd9445, %rd9444, %rd10022;
	add.s64 	%rd9446, %rd9445, %rd10019;
	add.s64 	%rd9447, %rd9446, %rd9443;
	add.s64 	%rd9448, %rd9447, %rd9440;
	add.s64 	%rd9449, %rd9448, %rd10027;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6596,%dummy}, %rd9423;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6597}, %rd9423;
	}
	shf.r.wrap.b32 	%r6598, %r6597, %r6596, 28;
	shf.r.wrap.b32 	%r6599, %r6596, %r6597, 28;
	mov.b64 	%rd9450, {%r6599, %r6598};
	shf.l.wrap.b32 	%r6600, %r6596, %r6597, 30;
	shf.l.wrap.b32 	%r6601, %r6597, %r6596, 30;
	mov.b64 	%rd9451, {%r6601, %r6600};
	xor.b64  	%rd9452, %rd9450, %rd9451;
	shf.l.wrap.b32 	%r6602, %r6596, %r6597, 25;
	shf.l.wrap.b32 	%r6603, %r6597, %r6596, 25;
	mov.b64 	%rd9453, {%r6603, %r6602};
	xor.b64  	%rd9454, %rd9452, %rd9453;
	and.b64  	%rd9455, %rd9423, %rd10025;
	or.b64  	%rd9456, %rd9423, %rd10025;
	and.b64  	%rd9457, %rd9456, %rd10026;
	or.b64  	%rd9458, %rd9457, %rd9455;
	add.s64 	%rd9459, %rd9458, %rd9454;
	add.s64 	%rd9460, %rd9459, %rd9448;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6604,%dummy}, %rd10018;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6605}, %rd10018;
	}
	shf.r.wrap.b32 	%r6606, %r6605, %r6604, 19;
	shf.r.wrap.b32 	%r6607, %r6604, %r6605, 19;
	mov.b64 	%rd9461, {%r6607, %r6606};
	shf.l.wrap.b32 	%r6608, %r6604, %r6605, 3;
	shf.l.wrap.b32 	%r6609, %r6605, %r6604, 3;
	mov.b64 	%rd9462, {%r6609, %r6608};
	xor.b64  	%rd9463, %rd9461, %rd9462;
	shr.u64 	%rd9464, %rd10018, 6;
	xor.b64  	%rd9465, %rd9463, %rd9464;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6610,%dummy}, %rd10013;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6611}, %rd10013;
	}
	shf.r.wrap.b32 	%r6612, %r6611, %r6610, 8;
	shf.r.wrap.b32 	%r6613, %r6610, %r6611, 8;
	mov.b64 	%rd9466, {%r6613, %r6612};
	shf.r.wrap.b32 	%r6614, %r6611, %r6610, 1;
	shf.r.wrap.b32 	%r6615, %r6610, %r6611, 1;
	mov.b64 	%rd9467, {%r6615, %r6614};
	xor.b64  	%rd9468, %rd9467, %rd9466;
	shr.u64 	%rd9469, %rd10013, 7;
	xor.b64  	%rd9470, %rd9468, %rd9469;
	add.s64 	%rd9471, %rd9465, %rd10015;
	add.s64 	%rd9472, %rd9471, %rd10012;
	add.s64 	%rd10015, %rd9472, %rd9470;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6616,%dummy}, %rd9449;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6617}, %rd9449;
	}
	shf.r.wrap.b32 	%r6618, %r6617, %r6616, 14;
	shf.r.wrap.b32 	%r6619, %r6616, %r6617, 14;
	mov.b64 	%rd9473, {%r6619, %r6618};
	shf.r.wrap.b32 	%r6620, %r6617, %r6616, 18;
	shf.r.wrap.b32 	%r6621, %r6616, %r6617, 18;
	mov.b64 	%rd9474, {%r6621, %r6620};
	xor.b64  	%rd9475, %rd9473, %rd9474;
	shf.l.wrap.b32 	%r6622, %r6616, %r6617, 23;
	shf.l.wrap.b32 	%r6623, %r6617, %r6616, 23;
	mov.b64 	%rd9476, {%r6623, %r6622};
	xor.b64  	%rd9477, %rd9475, %rd9476;
	xor.b64  	%rd9478, %rd9412, %rd10024;
	and.b64  	%rd9479, %rd9449, %rd9478;
	xor.b64  	%rd9480, %rd9479, %rd10024;
	ld.const.u64 	%rd9481, [%rd10004+272];
	add.s64 	%rd9482, %rd9481, %rd10023;
	add.s64 	%rd9483, %rd9482, %rd10015;
	add.s64 	%rd9484, %rd9483, %rd9480;
	add.s64 	%rd9485, %rd9484, %rd9477;
	add.s64 	%rd9486, %rd9485, %rd10026;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6624,%dummy}, %rd9460;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6625}, %rd9460;
	}
	shf.r.wrap.b32 	%r6626, %r6625, %r6624, 28;
	shf.r.wrap.b32 	%r6627, %r6624, %r6625, 28;
	mov.b64 	%rd9487, {%r6627, %r6626};
	shf.l.wrap.b32 	%r6628, %r6624, %r6625, 30;
	shf.l.wrap.b32 	%r6629, %r6625, %r6624, 30;
	mov.b64 	%rd9488, {%r6629, %r6628};
	xor.b64  	%rd9489, %rd9487, %rd9488;
	shf.l.wrap.b32 	%r6630, %r6624, %r6625, 25;
	shf.l.wrap.b32 	%r6631, %r6625, %r6624, 25;
	mov.b64 	%rd9490, {%r6631, %r6630};
	xor.b64  	%rd9491, %rd9489, %rd9490;
	and.b64  	%rd9492, %rd9460, %rd9423;
	or.b64  	%rd9493, %rd9460, %rd9423;
	and.b64  	%rd9494, %rd9493, %rd10025;
	or.b64  	%rd9495, %rd9494, %rd9492;
	add.s64 	%rd9496, %rd9495, %rd9491;
	add.s64 	%rd9497, %rd9496, %rd9485;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6632,%dummy}, %rd10019;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6633}, %rd10019;
	}
	shf.r.wrap.b32 	%r6634, %r6633, %r6632, 19;
	shf.r.wrap.b32 	%r6635, %r6632, %r6633, 19;
	mov.b64 	%rd9498, {%r6635, %r6634};
	shf.l.wrap.b32 	%r6636, %r6632, %r6633, 3;
	shf.l.wrap.b32 	%r6637, %r6633, %r6632, 3;
	mov.b64 	%rd9499, {%r6637, %r6636};
	xor.b64  	%rd9500, %rd9498, %rd9499;
	shr.u64 	%rd9501, %rd10019, 6;
	xor.b64  	%rd9502, %rd9500, %rd9501;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6638,%dummy}, %rd10011;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6639}, %rd10011;
	}
	shf.r.wrap.b32 	%r6640, %r6639, %r6638, 8;
	shf.r.wrap.b32 	%r6641, %r6638, %r6639, 8;
	mov.b64 	%rd9503, {%r6641, %r6640};
	shf.r.wrap.b32 	%r6642, %r6639, %r6638, 1;
	shf.r.wrap.b32 	%r6643, %r6638, %r6639, 1;
	mov.b64 	%rd9504, {%r6643, %r6642};
	xor.b64  	%rd9505, %rd9504, %rd9503;
	shr.u64 	%rd9506, %rd10011, 7;
	xor.b64  	%rd9507, %rd9505, %rd9506;
	add.s64 	%rd9508, %rd9502, %rd10013;
	add.s64 	%rd9509, %rd9508, %rd10010;
	add.s64 	%rd10013, %rd9509, %rd9507;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6644,%dummy}, %rd9486;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6645}, %rd9486;
	}
	shf.r.wrap.b32 	%r6646, %r6645, %r6644, 14;
	shf.r.wrap.b32 	%r6647, %r6644, %r6645, 14;
	mov.b64 	%rd9510, {%r6647, %r6646};
	shf.r.wrap.b32 	%r6648, %r6645, %r6644, 18;
	shf.r.wrap.b32 	%r6649, %r6644, %r6645, 18;
	mov.b64 	%rd9511, {%r6649, %r6648};
	xor.b64  	%rd9512, %rd9510, %rd9511;
	shf.l.wrap.b32 	%r6650, %r6644, %r6645, 23;
	shf.l.wrap.b32 	%r6651, %r6645, %r6644, 23;
	mov.b64 	%rd9513, {%r6651, %r6650};
	xor.b64  	%rd9514, %rd9512, %rd9513;
	xor.b64  	%rd9515, %rd9449, %rd9412;
	and.b64  	%rd9516, %rd9486, %rd9515;
	xor.b64  	%rd9517, %rd9516, %rd9412;
	ld.const.u64 	%rd9518, [%rd10004+280];
	add.s64 	%rd9519, %rd9518, %rd10024;
	add.s64 	%rd9520, %rd9519, %rd10013;
	add.s64 	%rd9521, %rd9520, %rd9517;
	add.s64 	%rd9522, %rd9521, %rd9514;
	add.s64 	%rd9523, %rd9522, %rd10025;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6652,%dummy}, %rd9497;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6653}, %rd9497;
	}
	shf.r.wrap.b32 	%r6654, %r6653, %r6652, 28;
	shf.r.wrap.b32 	%r6655, %r6652, %r6653, 28;
	mov.b64 	%rd9524, {%r6655, %r6654};
	shf.l.wrap.b32 	%r6656, %r6652, %r6653, 30;
	shf.l.wrap.b32 	%r6657, %r6653, %r6652, 30;
	mov.b64 	%rd9525, {%r6657, %r6656};
	xor.b64  	%rd9526, %rd9524, %rd9525;
	shf.l.wrap.b32 	%r6658, %r6652, %r6653, 25;
	shf.l.wrap.b32 	%r6659, %r6653, %r6652, 25;
	mov.b64 	%rd9527, {%r6659, %r6658};
	xor.b64  	%rd9528, %rd9526, %rd9527;
	and.b64  	%rd9529, %rd9497, %rd9460;
	or.b64  	%rd9530, %rd9497, %rd9460;
	and.b64  	%rd9531, %rd9530, %rd9423;
	or.b64  	%rd9532, %rd9531, %rd9529;
	add.s64 	%rd9533, %rd9532, %rd9528;
	add.s64 	%rd9534, %rd9533, %rd9522;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6660,%dummy}, %rd10015;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6661}, %rd10015;
	}
	shf.r.wrap.b32 	%r6662, %r6661, %r6660, 19;
	shf.r.wrap.b32 	%r6663, %r6660, %r6661, 19;
	mov.b64 	%rd9535, {%r6663, %r6662};
	shf.l.wrap.b32 	%r6664, %r6660, %r6661, 3;
	shf.l.wrap.b32 	%r6665, %r6661, %r6660, 3;
	mov.b64 	%rd9536, {%r6665, %r6664};
	xor.b64  	%rd9537, %rd9535, %rd9536;
	shr.u64 	%rd9538, %rd10015, 6;
	xor.b64  	%rd9539, %rd9537, %rd9538;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6666,%dummy}, %rd10009;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6667}, %rd10009;
	}
	shf.r.wrap.b32 	%r6668, %r6667, %r6666, 8;
	shf.r.wrap.b32 	%r6669, %r6666, %r6667, 8;
	mov.b64 	%rd9540, {%r6669, %r6668};
	shf.r.wrap.b32 	%r6670, %r6667, %r6666, 1;
	shf.r.wrap.b32 	%r6671, %r6666, %r6667, 1;
	mov.b64 	%rd9541, {%r6671, %r6670};
	xor.b64  	%rd9542, %rd9541, %rd9540;
	shr.u64 	%rd9543, %rd10009, 7;
	xor.b64  	%rd9544, %rd9542, %rd9543;
	add.s64 	%rd9545, %rd9539, %rd10011;
	add.s64 	%rd9546, %rd9545, %rd10008;
	add.s64 	%rd10011, %rd9546, %rd9544;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6672,%dummy}, %rd9523;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6673}, %rd9523;
	}
	shf.r.wrap.b32 	%r6674, %r6673, %r6672, 14;
	shf.r.wrap.b32 	%r6675, %r6672, %r6673, 14;
	mov.b64 	%rd9547, {%r6675, %r6674};
	shf.r.wrap.b32 	%r6676, %r6673, %r6672, 18;
	shf.r.wrap.b32 	%r6677, %r6672, %r6673, 18;
	mov.b64 	%rd9548, {%r6677, %r6676};
	xor.b64  	%rd9549, %rd9547, %rd9548;
	shf.l.wrap.b32 	%r6678, %r6672, %r6673, 23;
	shf.l.wrap.b32 	%r6679, %r6673, %r6672, 23;
	mov.b64 	%rd9550, {%r6679, %r6678};
	xor.b64  	%rd9551, %rd9549, %rd9550;
	xor.b64  	%rd9552, %rd9486, %rd9449;
	and.b64  	%rd9553, %rd9523, %rd9552;
	xor.b64  	%rd9554, %rd9553, %rd9449;
	ld.const.u64 	%rd9555, [%rd10004+288];
	add.s64 	%rd9556, %rd9555, %rd9412;
	add.s64 	%rd9557, %rd9556, %rd10011;
	add.s64 	%rd9558, %rd9557, %rd9554;
	add.s64 	%rd9559, %rd9558, %rd9551;
	add.s64 	%rd9560, %rd9559, %rd9423;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6680,%dummy}, %rd9534;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6681}, %rd9534;
	}
	shf.r.wrap.b32 	%r6682, %r6681, %r6680, 28;
	shf.r.wrap.b32 	%r6683, %r6680, %r6681, 28;
	mov.b64 	%rd9561, {%r6683, %r6682};
	shf.l.wrap.b32 	%r6684, %r6680, %r6681, 30;
	shf.l.wrap.b32 	%r6685, %r6681, %r6680, 30;
	mov.b64 	%rd9562, {%r6685, %r6684};
	xor.b64  	%rd9563, %rd9561, %rd9562;
	shf.l.wrap.b32 	%r6686, %r6680, %r6681, 25;
	shf.l.wrap.b32 	%r6687, %r6681, %r6680, 25;
	mov.b64 	%rd9564, {%r6687, %r6686};
	xor.b64  	%rd9565, %rd9563, %rd9564;
	and.b64  	%rd9566, %rd9534, %rd9497;
	or.b64  	%rd9567, %rd9534, %rd9497;
	and.b64  	%rd9568, %rd9567, %rd9460;
	or.b64  	%rd9569, %rd9568, %rd9566;
	add.s64 	%rd9570, %rd9569, %rd9565;
	add.s64 	%rd9571, %rd9570, %rd9559;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6688,%dummy}, %rd10013;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6689}, %rd10013;
	}
	shf.r.wrap.b32 	%r6690, %r6689, %r6688, 19;
	shf.r.wrap.b32 	%r6691, %r6688, %r6689, 19;
	mov.b64 	%rd9572, {%r6691, %r6690};
	shf.l.wrap.b32 	%r6692, %r6688, %r6689, 3;
	shf.l.wrap.b32 	%r6693, %r6689, %r6688, 3;
	mov.b64 	%rd9573, {%r6693, %r6692};
	xor.b64  	%rd9574, %rd9572, %rd9573;
	shr.u64 	%rd9575, %rd10013, 6;
	xor.b64  	%rd9576, %rd9574, %rd9575;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6694,%dummy}, %rd10007;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6695}, %rd10007;
	}
	shf.r.wrap.b32 	%r6696, %r6695, %r6694, 8;
	shf.r.wrap.b32 	%r6697, %r6694, %r6695, 8;
	mov.b64 	%rd9577, {%r6697, %r6696};
	shf.r.wrap.b32 	%r6698, %r6695, %r6694, 1;
	shf.r.wrap.b32 	%r6699, %r6694, %r6695, 1;
	mov.b64 	%rd9578, {%r6699, %r6698};
	xor.b64  	%rd9579, %rd9578, %rd9577;
	shr.u64 	%rd9580, %rd10007, 7;
	xor.b64  	%rd9581, %rd9579, %rd9580;
	add.s64 	%rd9582, %rd9576, %rd10009;
	add.s64 	%rd9583, %rd9582, %rd10020;
	add.s64 	%rd10009, %rd9583, %rd9581;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6700,%dummy}, %rd9560;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6701}, %rd9560;
	}
	shf.r.wrap.b32 	%r6702, %r6701, %r6700, 14;
	shf.r.wrap.b32 	%r6703, %r6700, %r6701, 14;
	mov.b64 	%rd9584, {%r6703, %r6702};
	shf.r.wrap.b32 	%r6704, %r6701, %r6700, 18;
	shf.r.wrap.b32 	%r6705, %r6700, %r6701, 18;
	mov.b64 	%rd9585, {%r6705, %r6704};
	xor.b64  	%rd9586, %rd9584, %rd9585;
	shf.l.wrap.b32 	%r6706, %r6700, %r6701, 23;
	shf.l.wrap.b32 	%r6707, %r6701, %r6700, 23;
	mov.b64 	%rd9587, {%r6707, %r6706};
	xor.b64  	%rd9588, %rd9586, %rd9587;
	xor.b64  	%rd9589, %rd9523, %rd9486;
	and.b64  	%rd9590, %rd9560, %rd9589;
	xor.b64  	%rd9591, %rd9590, %rd9486;
	ld.const.u64 	%rd9592, [%rd10004+296];
	add.s64 	%rd9593, %rd9592, %rd9449;
	add.s64 	%rd9594, %rd9593, %rd10009;
	add.s64 	%rd9595, %rd9594, %rd9591;
	add.s64 	%rd9596, %rd9595, %rd9588;
	add.s64 	%rd9597, %rd9596, %rd9460;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6708,%dummy}, %rd9571;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6709}, %rd9571;
	}
	shf.r.wrap.b32 	%r6710, %r6709, %r6708, 28;
	shf.r.wrap.b32 	%r6711, %r6708, %r6709, 28;
	mov.b64 	%rd9598, {%r6711, %r6710};
	shf.l.wrap.b32 	%r6712, %r6708, %r6709, 30;
	shf.l.wrap.b32 	%r6713, %r6709, %r6708, 30;
	mov.b64 	%rd9599, {%r6713, %r6712};
	xor.b64  	%rd9600, %rd9598, %rd9599;
	shf.l.wrap.b32 	%r6714, %r6708, %r6709, 25;
	shf.l.wrap.b32 	%r6715, %r6709, %r6708, 25;
	mov.b64 	%rd9601, {%r6715, %r6714};
	xor.b64  	%rd9602, %rd9600, %rd9601;
	and.b64  	%rd9603, %rd9571, %rd9534;
	or.b64  	%rd9604, %rd9571, %rd9534;
	and.b64  	%rd9605, %rd9604, %rd9497;
	or.b64  	%rd9606, %rd9605, %rd9603;
	add.s64 	%rd9607, %rd9606, %rd9602;
	add.s64 	%rd9608, %rd9607, %rd9596;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6716,%dummy}, %rd10011;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6717}, %rd10011;
	}
	shf.r.wrap.b32 	%r6718, %r6717, %r6716, 19;
	shf.r.wrap.b32 	%r6719, %r6716, %r6717, 19;
	mov.b64 	%rd9609, {%r6719, %r6718};
	shf.l.wrap.b32 	%r6720, %r6716, %r6717, 3;
	shf.l.wrap.b32 	%r6721, %r6717, %r6716, 3;
	mov.b64 	%rd9610, {%r6721, %r6720};
	xor.b64  	%rd9611, %rd9609, %rd9610;
	shr.u64 	%rd9612, %rd10011, 6;
	xor.b64  	%rd9613, %rd9611, %rd9612;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6722,%dummy}, %rd10006;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6723}, %rd10006;
	}
	shf.r.wrap.b32 	%r6724, %r6723, %r6722, 8;
	shf.r.wrap.b32 	%r6725, %r6722, %r6723, 8;
	mov.b64 	%rd9614, {%r6725, %r6724};
	shf.r.wrap.b32 	%r6726, %r6723, %r6722, 1;
	shf.r.wrap.b32 	%r6727, %r6722, %r6723, 1;
	mov.b64 	%rd9615, {%r6727, %r6726};
	xor.b64  	%rd9616, %rd9615, %rd9614;
	shr.u64 	%rd9617, %rd10006, 7;
	xor.b64  	%rd9618, %rd9616, %rd9617;
	add.s64 	%rd9619, %rd9613, %rd10007;
	add.s64 	%rd9620, %rd9619, %rd10016;
	add.s64 	%rd10007, %rd9620, %rd9618;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6728,%dummy}, %rd9597;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6729}, %rd9597;
	}
	shf.r.wrap.b32 	%r6730, %r6729, %r6728, 14;
	shf.r.wrap.b32 	%r6731, %r6728, %r6729, 14;
	mov.b64 	%rd9621, {%r6731, %r6730};
	shf.r.wrap.b32 	%r6732, %r6729, %r6728, 18;
	shf.r.wrap.b32 	%r6733, %r6728, %r6729, 18;
	mov.b64 	%rd9622, {%r6733, %r6732};
	xor.b64  	%rd9623, %rd9621, %rd9622;
	shf.l.wrap.b32 	%r6734, %r6728, %r6729, 23;
	shf.l.wrap.b32 	%r6735, %r6729, %r6728, 23;
	mov.b64 	%rd9624, {%r6735, %r6734};
	xor.b64  	%rd9625, %rd9623, %rd9624;
	xor.b64  	%rd9626, %rd9560, %rd9523;
	and.b64  	%rd9627, %rd9597, %rd9626;
	xor.b64  	%rd9628, %rd9627, %rd9523;
	ld.const.u64 	%rd9629, [%rd10004+304];
	add.s64 	%rd9630, %rd9629, %rd9486;
	add.s64 	%rd9631, %rd9630, %rd10007;
	add.s64 	%rd9632, %rd9631, %rd9628;
	add.s64 	%rd9633, %rd9632, %rd9625;
	add.s64 	%rd9634, %rd9633, %rd9497;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6736,%dummy}, %rd9608;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6737}, %rd9608;
	}
	shf.r.wrap.b32 	%r6738, %r6737, %r6736, 28;
	shf.r.wrap.b32 	%r6739, %r6736, %r6737, 28;
	mov.b64 	%rd9635, {%r6739, %r6738};
	shf.l.wrap.b32 	%r6740, %r6736, %r6737, 30;
	shf.l.wrap.b32 	%r6741, %r6737, %r6736, 30;
	mov.b64 	%rd9636, {%r6741, %r6740};
	xor.b64  	%rd9637, %rd9635, %rd9636;
	shf.l.wrap.b32 	%r6742, %r6736, %r6737, 25;
	shf.l.wrap.b32 	%r6743, %r6737, %r6736, 25;
	mov.b64 	%rd9638, {%r6743, %r6742};
	xor.b64  	%rd9639, %rd9637, %rd9638;
	and.b64  	%rd9640, %rd9608, %rd9571;
	or.b64  	%rd9641, %rd9608, %rd9571;
	and.b64  	%rd9642, %rd9641, %rd9534;
	or.b64  	%rd9643, %rd9642, %rd9640;
	add.s64 	%rd9644, %rd9643, %rd9639;
	add.s64 	%rd9645, %rd9644, %rd9633;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6744,%dummy}, %rd10009;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6745}, %rd10009;
	}
	shf.r.wrap.b32 	%r6746, %r6745, %r6744, 19;
	shf.r.wrap.b32 	%r6747, %r6744, %r6745, 19;
	mov.b64 	%rd9646, {%r6747, %r6746};
	shf.l.wrap.b32 	%r6748, %r6744, %r6745, 3;
	shf.l.wrap.b32 	%r6749, %r6745, %r6744, 3;
	mov.b64 	%rd9647, {%r6749, %r6748};
	xor.b64  	%rd9648, %rd9646, %rd9647;
	shr.u64 	%rd9649, %rd10009, 6;
	xor.b64  	%rd9650, %rd9648, %rd9649;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6750,%dummy}, %rd10005;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6751}, %rd10005;
	}
	shf.r.wrap.b32 	%r6752, %r6751, %r6750, 8;
	shf.r.wrap.b32 	%r6753, %r6750, %r6751, 8;
	mov.b64 	%rd9651, {%r6753, %r6752};
	shf.r.wrap.b32 	%r6754, %r6751, %r6750, 1;
	shf.r.wrap.b32 	%r6755, %r6750, %r6751, 1;
	mov.b64 	%rd9652, {%r6755, %r6754};
	xor.b64  	%rd9653, %rd9652, %rd9651;
	shr.u64 	%rd9654, %rd10005, 7;
	xor.b64  	%rd9655, %rd9653, %rd9654;
	add.s64 	%rd9656, %rd9650, %rd10006;
	add.s64 	%rd9657, %rd9656, %rd10018;
	add.s64 	%rd10006, %rd9657, %rd9655;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6756,%dummy}, %rd9634;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6757}, %rd9634;
	}
	shf.r.wrap.b32 	%r6758, %r6757, %r6756, 14;
	shf.r.wrap.b32 	%r6759, %r6756, %r6757, 14;
	mov.b64 	%rd9658, {%r6759, %r6758};
	shf.r.wrap.b32 	%r6760, %r6757, %r6756, 18;
	shf.r.wrap.b32 	%r6761, %r6756, %r6757, 18;
	mov.b64 	%rd9659, {%r6761, %r6760};
	xor.b64  	%rd9660, %rd9658, %rd9659;
	shf.l.wrap.b32 	%r6762, %r6756, %r6757, 23;
	shf.l.wrap.b32 	%r6763, %r6757, %r6756, 23;
	mov.b64 	%rd9661, {%r6763, %r6762};
	xor.b64  	%rd9662, %rd9660, %rd9661;
	xor.b64  	%rd9663, %rd9597, %rd9560;
	and.b64  	%rd9664, %rd9634, %rd9663;
	xor.b64  	%rd9665, %rd9664, %rd9560;
	ld.const.u64 	%rd9666, [%rd10004+312];
	add.s64 	%rd9667, %rd9666, %rd9523;
	add.s64 	%rd9668, %rd9667, %rd10006;
	add.s64 	%rd9669, %rd9668, %rd9665;
	add.s64 	%rd9670, %rd9669, %rd9662;
	add.s64 	%rd9671, %rd9670, %rd9534;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6764,%dummy}, %rd9645;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6765}, %rd9645;
	}
	shf.r.wrap.b32 	%r6766, %r6765, %r6764, 28;
	shf.r.wrap.b32 	%r6767, %r6764, %r6765, 28;
	mov.b64 	%rd9672, {%r6767, %r6766};
	shf.l.wrap.b32 	%r6768, %r6764, %r6765, 30;
	shf.l.wrap.b32 	%r6769, %r6765, %r6764, 30;
	mov.b64 	%rd9673, {%r6769, %r6768};
	xor.b64  	%rd9674, %rd9672, %rd9673;
	shf.l.wrap.b32 	%r6770, %r6764, %r6765, 25;
	shf.l.wrap.b32 	%r6771, %r6765, %r6764, 25;
	mov.b64 	%rd9675, {%r6771, %r6770};
	xor.b64  	%rd9676, %rd9674, %rd9675;
	and.b64  	%rd9677, %rd9645, %rd9608;
	or.b64  	%rd9678, %rd9645, %rd9608;
	and.b64  	%rd9679, %rd9678, %rd9571;
	or.b64  	%rd9680, %rd9679, %rd9677;
	add.s64 	%rd9681, %rd9680, %rd9676;
	add.s64 	%rd9682, %rd9681, %rd9670;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6772,%dummy}, %rd10007;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6773}, %rd10007;
	}
	shf.r.wrap.b32 	%r6774, %r6773, %r6772, 19;
	shf.r.wrap.b32 	%r6775, %r6772, %r6773, 19;
	mov.b64 	%rd9683, {%r6775, %r6774};
	shf.l.wrap.b32 	%r6776, %r6772, %r6773, 3;
	shf.l.wrap.b32 	%r6777, %r6773, %r6772, 3;
	mov.b64 	%rd9684, {%r6777, %r6776};
	xor.b64  	%rd9685, %rd9683, %rd9684;
	shr.u64 	%rd9686, %rd10007, 6;
	xor.b64  	%rd9687, %rd9685, %rd9686;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6778,%dummy}, %rd10017;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6779}, %rd10017;
	}
	shf.r.wrap.b32 	%r6780, %r6779, %r6778, 8;
	shf.r.wrap.b32 	%r6781, %r6778, %r6779, 8;
	mov.b64 	%rd9688, {%r6781, %r6780};
	shf.r.wrap.b32 	%r6782, %r6779, %r6778, 1;
	shf.r.wrap.b32 	%r6783, %r6778, %r6779, 1;
	mov.b64 	%rd9689, {%r6783, %r6782};
	xor.b64  	%rd9690, %rd9689, %rd9688;
	shr.u64 	%rd9691, %rd10017, 7;
	xor.b64  	%rd9692, %rd9690, %rd9691;
	add.s64 	%rd9693, %rd9687, %rd10005;
	add.s64 	%rd9694, %rd9693, %rd10019;
	add.s64 	%rd10005, %rd9694, %rd9692;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6784,%dummy}, %rd9671;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6785}, %rd9671;
	}
	shf.r.wrap.b32 	%r6786, %r6785, %r6784, 14;
	shf.r.wrap.b32 	%r6787, %r6784, %r6785, 14;
	mov.b64 	%rd9695, {%r6787, %r6786};
	shf.r.wrap.b32 	%r6788, %r6785, %r6784, 18;
	shf.r.wrap.b32 	%r6789, %r6784, %r6785, 18;
	mov.b64 	%rd9696, {%r6789, %r6788};
	xor.b64  	%rd9697, %rd9695, %rd9696;
	shf.l.wrap.b32 	%r6790, %r6784, %r6785, 23;
	shf.l.wrap.b32 	%r6791, %r6785, %r6784, 23;
	mov.b64 	%rd9698, {%r6791, %r6790};
	xor.b64  	%rd9699, %rd9697, %rd9698;
	xor.b64  	%rd9700, %rd9634, %rd9597;
	and.b64  	%rd9701, %rd9671, %rd9700;
	xor.b64  	%rd9702, %rd9701, %rd9597;
	ld.const.u64 	%rd9703, [%rd10004+320];
	add.s64 	%rd9704, %rd9703, %rd9560;
	add.s64 	%rd9705, %rd9704, %rd10005;
	add.s64 	%rd9706, %rd9705, %rd9702;
	add.s64 	%rd9707, %rd9706, %rd9699;
	add.s64 	%rd9708, %rd9707, %rd9571;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6792,%dummy}, %rd9682;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6793}, %rd9682;
	}
	shf.r.wrap.b32 	%r6794, %r6793, %r6792, 28;
	shf.r.wrap.b32 	%r6795, %r6792, %r6793, 28;
	mov.b64 	%rd9709, {%r6795, %r6794};
	shf.l.wrap.b32 	%r6796, %r6792, %r6793, 30;
	shf.l.wrap.b32 	%r6797, %r6793, %r6792, 30;
	mov.b64 	%rd9710, {%r6797, %r6796};
	xor.b64  	%rd9711, %rd9709, %rd9710;
	shf.l.wrap.b32 	%r6798, %r6792, %r6793, 25;
	shf.l.wrap.b32 	%r6799, %r6793, %r6792, 25;
	mov.b64 	%rd9712, {%r6799, %r6798};
	xor.b64  	%rd9713, %rd9711, %rd9712;
	and.b64  	%rd9714, %rd9682, %rd9645;
	or.b64  	%rd9715, %rd9682, %rd9645;
	and.b64  	%rd9716, %rd9715, %rd9608;
	or.b64  	%rd9717, %rd9716, %rd9714;
	add.s64 	%rd9718, %rd9717, %rd9713;
	add.s64 	%rd9719, %rd9718, %rd9707;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6800,%dummy}, %rd10006;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6801}, %rd10006;
	}
	shf.r.wrap.b32 	%r6802, %r6801, %r6800, 19;
	shf.r.wrap.b32 	%r6803, %r6800, %r6801, 19;
	mov.b64 	%rd9720, {%r6803, %r6802};
	shf.l.wrap.b32 	%r6804, %r6800, %r6801, 3;
	shf.l.wrap.b32 	%r6805, %r6801, %r6800, 3;
	mov.b64 	%rd9721, {%r6805, %r6804};
	xor.b64  	%rd9722, %rd9720, %rd9721;
	shr.u64 	%rd9723, %rd10006, 6;
	xor.b64  	%rd9724, %rd9722, %rd9723;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6806,%dummy}, %rd10014;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6807}, %rd10014;
	}
	shf.r.wrap.b32 	%r6808, %r6807, %r6806, 8;
	shf.r.wrap.b32 	%r6809, %r6806, %r6807, 8;
	mov.b64 	%rd9725, {%r6809, %r6808};
	shf.r.wrap.b32 	%r6810, %r6807, %r6806, 1;
	shf.r.wrap.b32 	%r6811, %r6806, %r6807, 1;
	mov.b64 	%rd9726, {%r6811, %r6810};
	xor.b64  	%rd9727, %rd9726, %rd9725;
	shr.u64 	%rd9728, %rd10014, 7;
	xor.b64  	%rd9729, %rd9727, %rd9728;
	add.s64 	%rd9730, %rd9724, %rd10017;
	add.s64 	%rd9731, %rd9730, %rd10015;
	add.s64 	%rd10017, %rd9731, %rd9729;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6812,%dummy}, %rd9708;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6813}, %rd9708;
	}
	shf.r.wrap.b32 	%r6814, %r6813, %r6812, 14;
	shf.r.wrap.b32 	%r6815, %r6812, %r6813, 14;
	mov.b64 	%rd9732, {%r6815, %r6814};
	shf.r.wrap.b32 	%r6816, %r6813, %r6812, 18;
	shf.r.wrap.b32 	%r6817, %r6812, %r6813, 18;
	mov.b64 	%rd9733, {%r6817, %r6816};
	xor.b64  	%rd9734, %rd9732, %rd9733;
	shf.l.wrap.b32 	%r6818, %r6812, %r6813, 23;
	shf.l.wrap.b32 	%r6819, %r6813, %r6812, 23;
	mov.b64 	%rd9735, {%r6819, %r6818};
	xor.b64  	%rd9736, %rd9734, %rd9735;
	xor.b64  	%rd9737, %rd9671, %rd9634;
	and.b64  	%rd9738, %rd9708, %rd9737;
	xor.b64  	%rd9739, %rd9738, %rd9634;
	ld.const.u64 	%rd9740, [%rd10004+328];
	add.s64 	%rd9741, %rd9740, %rd9597;
	add.s64 	%rd9742, %rd9741, %rd10017;
	add.s64 	%rd9743, %rd9742, %rd9739;
	add.s64 	%rd9744, %rd9743, %rd9736;
	add.s64 	%rd9745, %rd9744, %rd9608;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6820,%dummy}, %rd9719;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6821}, %rd9719;
	}
	shf.r.wrap.b32 	%r6822, %r6821, %r6820, 28;
	shf.r.wrap.b32 	%r6823, %r6820, %r6821, 28;
	mov.b64 	%rd9746, {%r6823, %r6822};
	shf.l.wrap.b32 	%r6824, %r6820, %r6821, 30;
	shf.l.wrap.b32 	%r6825, %r6821, %r6820, 30;
	mov.b64 	%rd9747, {%r6825, %r6824};
	xor.b64  	%rd9748, %rd9746, %rd9747;
	shf.l.wrap.b32 	%r6826, %r6820, %r6821, 25;
	shf.l.wrap.b32 	%r6827, %r6821, %r6820, 25;
	mov.b64 	%rd9749, {%r6827, %r6826};
	xor.b64  	%rd9750, %rd9748, %rd9749;
	and.b64  	%rd9751, %rd9719, %rd9682;
	or.b64  	%rd9752, %rd9719, %rd9682;
	and.b64  	%rd9753, %rd9752, %rd9645;
	or.b64  	%rd9754, %rd9753, %rd9751;
	add.s64 	%rd9755, %rd9754, %rd9750;
	add.s64 	%rd9756, %rd9755, %rd9744;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6828,%dummy}, %rd10005;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6829}, %rd10005;
	}
	shf.r.wrap.b32 	%r6830, %r6829, %r6828, 19;
	shf.r.wrap.b32 	%r6831, %r6828, %r6829, 19;
	mov.b64 	%rd9757, {%r6831, %r6830};
	shf.l.wrap.b32 	%r6832, %r6828, %r6829, 3;
	shf.l.wrap.b32 	%r6833, %r6829, %r6828, 3;
	mov.b64 	%rd9758, {%r6833, %r6832};
	xor.b64  	%rd9759, %rd9757, %rd9758;
	shr.u64 	%rd9760, %rd10005, 6;
	xor.b64  	%rd9761, %rd9759, %rd9760;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6834,%dummy}, %rd10012;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6835}, %rd10012;
	}
	shf.r.wrap.b32 	%r6836, %r6835, %r6834, 8;
	shf.r.wrap.b32 	%r6837, %r6834, %r6835, 8;
	mov.b64 	%rd9762, {%r6837, %r6836};
	shf.r.wrap.b32 	%r6838, %r6835, %r6834, 1;
	shf.r.wrap.b32 	%r6839, %r6834, %r6835, 1;
	mov.b64 	%rd9763, {%r6839, %r6838};
	xor.b64  	%rd9764, %rd9763, %rd9762;
	shr.u64 	%rd9765, %rd10012, 7;
	xor.b64  	%rd9766, %rd9764, %rd9765;
	add.s64 	%rd9767, %rd9761, %rd10014;
	add.s64 	%rd9768, %rd9767, %rd10013;
	add.s64 	%rd10014, %rd9768, %rd9766;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6840,%dummy}, %rd9745;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6841}, %rd9745;
	}
	shf.r.wrap.b32 	%r6842, %r6841, %r6840, 14;
	shf.r.wrap.b32 	%r6843, %r6840, %r6841, 14;
	mov.b64 	%rd9769, {%r6843, %r6842};
	shf.r.wrap.b32 	%r6844, %r6841, %r6840, 18;
	shf.r.wrap.b32 	%r6845, %r6840, %r6841, 18;
	mov.b64 	%rd9770, {%r6845, %r6844};
	xor.b64  	%rd9771, %rd9769, %rd9770;
	shf.l.wrap.b32 	%r6846, %r6840, %r6841, 23;
	shf.l.wrap.b32 	%r6847, %r6841, %r6840, 23;
	mov.b64 	%rd9772, {%r6847, %r6846};
	xor.b64  	%rd9773, %rd9771, %rd9772;
	xor.b64  	%rd9774, %rd9708, %rd9671;
	and.b64  	%rd9775, %rd9745, %rd9774;
	xor.b64  	%rd9776, %rd9775, %rd9671;
	ld.const.u64 	%rd9777, [%rd10004+336];
	add.s64 	%rd9778, %rd9777, %rd9634;
	add.s64 	%rd9779, %rd9778, %rd10014;
	add.s64 	%rd9780, %rd9779, %rd9776;
	add.s64 	%rd9781, %rd9780, %rd9773;
	add.s64 	%rd9782, %rd9781, %rd9645;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6848,%dummy}, %rd9756;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6849}, %rd9756;
	}
	shf.r.wrap.b32 	%r6850, %r6849, %r6848, 28;
	shf.r.wrap.b32 	%r6851, %r6848, %r6849, 28;
	mov.b64 	%rd9783, {%r6851, %r6850};
	shf.l.wrap.b32 	%r6852, %r6848, %r6849, 30;
	shf.l.wrap.b32 	%r6853, %r6849, %r6848, 30;
	mov.b64 	%rd9784, {%r6853, %r6852};
	xor.b64  	%rd9785, %rd9783, %rd9784;
	shf.l.wrap.b32 	%r6854, %r6848, %r6849, 25;
	shf.l.wrap.b32 	%r6855, %r6849, %r6848, 25;
	mov.b64 	%rd9786, {%r6855, %r6854};
	xor.b64  	%rd9787, %rd9785, %rd9786;
	and.b64  	%rd9788, %rd9756, %rd9719;
	or.b64  	%rd9789, %rd9756, %rd9719;
	and.b64  	%rd9790, %rd9789, %rd9682;
	or.b64  	%rd9791, %rd9790, %rd9788;
	add.s64 	%rd9792, %rd9791, %rd9787;
	add.s64 	%rd9793, %rd9792, %rd9781;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6856,%dummy}, %rd10017;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6857}, %rd10017;
	}
	shf.r.wrap.b32 	%r6858, %r6857, %r6856, 19;
	shf.r.wrap.b32 	%r6859, %r6856, %r6857, 19;
	mov.b64 	%rd9794, {%r6859, %r6858};
	shf.l.wrap.b32 	%r6860, %r6856, %r6857, 3;
	shf.l.wrap.b32 	%r6861, %r6857, %r6856, 3;
	mov.b64 	%rd9795, {%r6861, %r6860};
	xor.b64  	%rd9796, %rd9794, %rd9795;
	shr.u64 	%rd9797, %rd10017, 6;
	xor.b64  	%rd9798, %rd9796, %rd9797;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6862,%dummy}, %rd10010;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6863}, %rd10010;
	}
	shf.r.wrap.b32 	%r6864, %r6863, %r6862, 8;
	shf.r.wrap.b32 	%r6865, %r6862, %r6863, 8;
	mov.b64 	%rd9799, {%r6865, %r6864};
	shf.r.wrap.b32 	%r6866, %r6863, %r6862, 1;
	shf.r.wrap.b32 	%r6867, %r6862, %r6863, 1;
	mov.b64 	%rd9800, {%r6867, %r6866};
	xor.b64  	%rd9801, %rd9800, %rd9799;
	shr.u64 	%rd9802, %rd10010, 7;
	xor.b64  	%rd9803, %rd9801, %rd9802;
	add.s64 	%rd9804, %rd9798, %rd10012;
	add.s64 	%rd9805, %rd9804, %rd10011;
	add.s64 	%rd10012, %rd9805, %rd9803;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6868,%dummy}, %rd9782;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6869}, %rd9782;
	}
	shf.r.wrap.b32 	%r6870, %r6869, %r6868, 14;
	shf.r.wrap.b32 	%r6871, %r6868, %r6869, 14;
	mov.b64 	%rd9806, {%r6871, %r6870};
	shf.r.wrap.b32 	%r6872, %r6869, %r6868, 18;
	shf.r.wrap.b32 	%r6873, %r6868, %r6869, 18;
	mov.b64 	%rd9807, {%r6873, %r6872};
	xor.b64  	%rd9808, %rd9806, %rd9807;
	shf.l.wrap.b32 	%r6874, %r6868, %r6869, 23;
	shf.l.wrap.b32 	%r6875, %r6869, %r6868, 23;
	mov.b64 	%rd9809, {%r6875, %r6874};
	xor.b64  	%rd9810, %rd9808, %rd9809;
	xor.b64  	%rd9811, %rd9745, %rd9708;
	and.b64  	%rd9812, %rd9782, %rd9811;
	xor.b64  	%rd9813, %rd9812, %rd9708;
	ld.const.u64 	%rd9814, [%rd10004+344];
	add.s64 	%rd9815, %rd9814, %rd9671;
	add.s64 	%rd9816, %rd9815, %rd10012;
	add.s64 	%rd9817, %rd9816, %rd9813;
	add.s64 	%rd9818, %rd9817, %rd9810;
	add.s64 	%rd9819, %rd9818, %rd9682;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6876,%dummy}, %rd9793;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6877}, %rd9793;
	}
	shf.r.wrap.b32 	%r6878, %r6877, %r6876, 28;
	shf.r.wrap.b32 	%r6879, %r6876, %r6877, 28;
	mov.b64 	%rd9820, {%r6879, %r6878};
	shf.l.wrap.b32 	%r6880, %r6876, %r6877, 30;
	shf.l.wrap.b32 	%r6881, %r6877, %r6876, 30;
	mov.b64 	%rd9821, {%r6881, %r6880};
	xor.b64  	%rd9822, %rd9820, %rd9821;
	shf.l.wrap.b32 	%r6882, %r6876, %r6877, 25;
	shf.l.wrap.b32 	%r6883, %r6877, %r6876, 25;
	mov.b64 	%rd9823, {%r6883, %r6882};
	xor.b64  	%rd9824, %rd9822, %rd9823;
	and.b64  	%rd9825, %rd9793, %rd9756;
	or.b64  	%rd9826, %rd9793, %rd9756;
	and.b64  	%rd9827, %rd9826, %rd9719;
	or.b64  	%rd9828, %rd9827, %rd9825;
	add.s64 	%rd9829, %rd9828, %rd9824;
	add.s64 	%rd9830, %rd9829, %rd9818;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6884,%dummy}, %rd10014;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6885}, %rd10014;
	}
	shf.r.wrap.b32 	%r6886, %r6885, %r6884, 19;
	shf.r.wrap.b32 	%r6887, %r6884, %r6885, 19;
	mov.b64 	%rd9831, {%r6887, %r6886};
	shf.l.wrap.b32 	%r6888, %r6884, %r6885, 3;
	shf.l.wrap.b32 	%r6889, %r6885, %r6884, 3;
	mov.b64 	%rd9832, {%r6889, %r6888};
	xor.b64  	%rd9833, %rd9831, %rd9832;
	shr.u64 	%rd9834, %rd10014, 6;
	xor.b64  	%rd9835, %rd9833, %rd9834;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6890,%dummy}, %rd10008;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6891}, %rd10008;
	}
	shf.r.wrap.b32 	%r6892, %r6891, %r6890, 8;
	shf.r.wrap.b32 	%r6893, %r6890, %r6891, 8;
	mov.b64 	%rd9836, {%r6893, %r6892};
	shf.r.wrap.b32 	%r6894, %r6891, %r6890, 1;
	shf.r.wrap.b32 	%r6895, %r6890, %r6891, 1;
	mov.b64 	%rd9837, {%r6895, %r6894};
	xor.b64  	%rd9838, %rd9837, %rd9836;
	shr.u64 	%rd9839, %rd10008, 7;
	xor.b64  	%rd9840, %rd9838, %rd9839;
	add.s64 	%rd9841, %rd9835, %rd10010;
	add.s64 	%rd9842, %rd9841, %rd10009;
	add.s64 	%rd10010, %rd9842, %rd9840;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6896,%dummy}, %rd9819;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6897}, %rd9819;
	}
	shf.r.wrap.b32 	%r6898, %r6897, %r6896, 14;
	shf.r.wrap.b32 	%r6899, %r6896, %r6897, 14;
	mov.b64 	%rd9843, {%r6899, %r6898};
	shf.r.wrap.b32 	%r6900, %r6897, %r6896, 18;
	shf.r.wrap.b32 	%r6901, %r6896, %r6897, 18;
	mov.b64 	%rd9844, {%r6901, %r6900};
	xor.b64  	%rd9845, %rd9843, %rd9844;
	shf.l.wrap.b32 	%r6902, %r6896, %r6897, 23;
	shf.l.wrap.b32 	%r6903, %r6897, %r6896, 23;
	mov.b64 	%rd9846, {%r6903, %r6902};
	xor.b64  	%rd9847, %rd9845, %rd9846;
	xor.b64  	%rd9848, %rd9782, %rd9745;
	and.b64  	%rd9849, %rd9819, %rd9848;
	xor.b64  	%rd9850, %rd9849, %rd9745;
	ld.const.u64 	%rd9851, [%rd10004+352];
	add.s64 	%rd9852, %rd9851, %rd9708;
	add.s64 	%rd9853, %rd9852, %rd10010;
	add.s64 	%rd9854, %rd9853, %rd9850;
	add.s64 	%rd9855, %rd9854, %rd9847;
	add.s64 	%rd10021, %rd9855, %rd9719;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6904,%dummy}, %rd9830;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6905}, %rd9830;
	}
	shf.r.wrap.b32 	%r6906, %r6905, %r6904, 28;
	shf.r.wrap.b32 	%r6907, %r6904, %r6905, 28;
	mov.b64 	%rd9856, {%r6907, %r6906};
	shf.l.wrap.b32 	%r6908, %r6904, %r6905, 30;
	shf.l.wrap.b32 	%r6909, %r6905, %r6904, 30;
	mov.b64 	%rd9857, {%r6909, %r6908};
	xor.b64  	%rd9858, %rd9856, %rd9857;
	shf.l.wrap.b32 	%r6910, %r6904, %r6905, 25;
	shf.l.wrap.b32 	%r6911, %r6905, %r6904, 25;
	mov.b64 	%rd9859, {%r6911, %r6910};
	xor.b64  	%rd9860, %rd9858, %rd9859;
	and.b64  	%rd9861, %rd9830, %rd9793;
	or.b64  	%rd9862, %rd9830, %rd9793;
	and.b64  	%rd9863, %rd9862, %rd9756;
	or.b64  	%rd9864, %rd9863, %rd9861;
	add.s64 	%rd9865, %rd9864, %rd9860;
	add.s64 	%rd10028, %rd9865, %rd9855;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6912,%dummy}, %rd10012;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6913}, %rd10012;
	}
	shf.r.wrap.b32 	%r6914, %r6913, %r6912, 19;
	shf.r.wrap.b32 	%r6915, %r6912, %r6913, 19;
	mov.b64 	%rd9866, {%r6915, %r6914};
	shf.l.wrap.b32 	%r6916, %r6912, %r6913, 3;
	shf.l.wrap.b32 	%r6917, %r6913, %r6912, 3;
	mov.b64 	%rd9867, {%r6917, %r6916};
	xor.b64  	%rd9868, %rd9866, %rd9867;
	shr.u64 	%rd9869, %rd10012, 6;
	xor.b64  	%rd9870, %rd9868, %rd9869;
	shf.r.wrap.b32 	%r6918, %r6548, %r6549, 8;
	shf.r.wrap.b32 	%r6919, %r6549, %r6548, 8;
	mov.b64 	%rd9871, {%r6919, %r6918};
	shf.r.wrap.b32 	%r6920, %r6548, %r6549, 1;
	shf.r.wrap.b32 	%r6921, %r6549, %r6548, 1;
	mov.b64 	%rd9872, {%r6921, %r6920};
	xor.b64  	%rd9873, %rd9872, %rd9871;
	shr.u64 	%rd9874, %rd10020, 7;
	xor.b64  	%rd9875, %rd9873, %rd9874;
	add.s64 	%rd9876, %rd9870, %rd10008;
	add.s64 	%rd9877, %rd9876, %rd10007;
	add.s64 	%rd10008, %rd9877, %rd9875;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6922,%dummy}, %rd10021;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6923}, %rd10021;
	}
	shf.r.wrap.b32 	%r6924, %r6923, %r6922, 14;
	shf.r.wrap.b32 	%r6925, %r6922, %r6923, 14;
	mov.b64 	%rd9878, {%r6925, %r6924};
	shf.r.wrap.b32 	%r6926, %r6923, %r6922, 18;
	shf.r.wrap.b32 	%r6927, %r6922, %r6923, 18;
	mov.b64 	%rd9879, {%r6927, %r6926};
	xor.b64  	%rd9880, %rd9878, %rd9879;
	shf.l.wrap.b32 	%r6928, %r6922, %r6923, 23;
	shf.l.wrap.b32 	%r6929, %r6923, %r6922, 23;
	mov.b64 	%rd9881, {%r6929, %r6928};
	xor.b64  	%rd9882, %rd9880, %rd9881;
	xor.b64  	%rd9883, %rd9819, %rd9782;
	and.b64  	%rd9884, %rd10021, %rd9883;
	xor.b64  	%rd9885, %rd9884, %rd9782;
	ld.const.u64 	%rd9886, [%rd10004+360];
	add.s64 	%rd9887, %rd9886, %rd9745;
	add.s64 	%rd9888, %rd9887, %rd10008;
	add.s64 	%rd9889, %rd9888, %rd9885;
	add.s64 	%rd9890, %rd9889, %rd9882;
	add.s64 	%rd10022, %rd9890, %rd9756;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6930,%dummy}, %rd10028;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6931}, %rd10028;
	}
	shf.r.wrap.b32 	%r6932, %r6931, %r6930, 28;
	shf.r.wrap.b32 	%r6933, %r6930, %r6931, 28;
	mov.b64 	%rd9891, {%r6933, %r6932};
	shf.l.wrap.b32 	%r6934, %r6930, %r6931, 30;
	shf.l.wrap.b32 	%r6935, %r6931, %r6930, 30;
	mov.b64 	%rd9892, {%r6935, %r6934};
	xor.b64  	%rd9893, %rd9891, %rd9892;
	shf.l.wrap.b32 	%r6936, %r6930, %r6931, 25;
	shf.l.wrap.b32 	%r6937, %r6931, %r6930, 25;
	mov.b64 	%rd9894, {%r6937, %r6936};
	xor.b64  	%rd9895, %rd9893, %rd9894;
	and.b64  	%rd9896, %rd10028, %rd9830;
	or.b64  	%rd9897, %rd10028, %rd9830;
	and.b64  	%rd9898, %rd9897, %rd9793;
	or.b64  	%rd9899, %rd9898, %rd9896;
	add.s64 	%rd9900, %rd9899, %rd9895;
	add.s64 	%rd10027, %rd9900, %rd9890;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6938,%dummy}, %rd10010;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6939}, %rd10010;
	}
	shf.r.wrap.b32 	%r6940, %r6939, %r6938, 19;
	shf.r.wrap.b32 	%r6941, %r6938, %r6939, 19;
	mov.b64 	%rd9901, {%r6941, %r6940};
	shf.l.wrap.b32 	%r6942, %r6938, %r6939, 3;
	shf.l.wrap.b32 	%r6943, %r6939, %r6938, 3;
	mov.b64 	%rd9902, {%r6943, %r6942};
	xor.b64  	%rd9903, %rd9901, %rd9902;
	shr.u64 	%rd9904, %rd10010, 6;
	xor.b64  	%rd9905, %rd9903, %rd9904;
	shf.r.wrap.b32 	%r6944, %r6576, %r6577, 8;
	shf.r.wrap.b32 	%r6945, %r6577, %r6576, 8;
	mov.b64 	%rd9906, {%r6945, %r6944};
	shf.r.wrap.b32 	%r6946, %r6576, %r6577, 1;
	shf.r.wrap.b32 	%r6947, %r6577, %r6576, 1;
	mov.b64 	%rd9907, {%r6947, %r6946};
	xor.b64  	%rd9908, %rd9907, %rd9906;
	shr.u64 	%rd9909, %rd10016, 7;
	xor.b64  	%rd9910, %rd9908, %rd9909;
	add.s64 	%rd9911, %rd9905, %rd10020;
	add.s64 	%rd9912, %rd9911, %rd10006;
	add.s64 	%rd10020, %rd9912, %rd9910;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6948,%dummy}, %rd10022;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6949}, %rd10022;
	}
	shf.r.wrap.b32 	%r6950, %r6949, %r6948, 14;
	shf.r.wrap.b32 	%r6951, %r6948, %r6949, 14;
	mov.b64 	%rd9913, {%r6951, %r6950};
	shf.r.wrap.b32 	%r6952, %r6949, %r6948, 18;
	shf.r.wrap.b32 	%r6953, %r6948, %r6949, 18;
	mov.b64 	%rd9914, {%r6953, %r6952};
	xor.b64  	%rd9915, %rd9913, %rd9914;
	shf.l.wrap.b32 	%r6954, %r6948, %r6949, 23;
	shf.l.wrap.b32 	%r6955, %r6949, %r6948, 23;
	mov.b64 	%rd9916, {%r6955, %r6954};
	xor.b64  	%rd9917, %rd9915, %rd9916;
	xor.b64  	%rd9918, %rd10021, %rd9819;
	and.b64  	%rd9919, %rd10022, %rd9918;
	xor.b64  	%rd9920, %rd9919, %rd9819;
	ld.const.u64 	%rd9921, [%rd10004+368];
	add.s64 	%rd9922, %rd9921, %rd9782;
	add.s64 	%rd9923, %rd9922, %rd10020;
	add.s64 	%rd9924, %rd9923, %rd9920;
	add.s64 	%rd9925, %rd9924, %rd9917;
	add.s64 	%rd10023, %rd9925, %rd9793;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6956,%dummy}, %rd10027;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6957}, %rd10027;
	}
	shf.r.wrap.b32 	%r6958, %r6957, %r6956, 28;
	shf.r.wrap.b32 	%r6959, %r6956, %r6957, 28;
	mov.b64 	%rd9926, {%r6959, %r6958};
	shf.l.wrap.b32 	%r6960, %r6956, %r6957, 30;
	shf.l.wrap.b32 	%r6961, %r6957, %r6956, 30;
	mov.b64 	%rd9927, {%r6961, %r6960};
	xor.b64  	%rd9928, %rd9926, %rd9927;
	shf.l.wrap.b32 	%r6962, %r6956, %r6957, 25;
	shf.l.wrap.b32 	%r6963, %r6957, %r6956, 25;
	mov.b64 	%rd9929, {%r6963, %r6962};
	xor.b64  	%rd9930, %rd9928, %rd9929;
	and.b64  	%rd9931, %rd10027, %rd10028;
	or.b64  	%rd9932, %rd10027, %rd10028;
	and.b64  	%rd9933, %rd9932, %rd9830;
	or.b64  	%rd9934, %rd9933, %rd9931;
	add.s64 	%rd9935, %rd9934, %rd9930;
	add.s64 	%rd10026, %rd9935, %rd9925;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6964,%dummy}, %rd10008;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6965}, %rd10008;
	}
	shf.r.wrap.b32 	%r6966, %r6965, %r6964, 19;
	shf.r.wrap.b32 	%r6967, %r6964, %r6965, 19;
	mov.b64 	%rd9936, {%r6967, %r6966};
	shf.l.wrap.b32 	%r6968, %r6964, %r6965, 3;
	shf.l.wrap.b32 	%r6969, %r6965, %r6964, 3;
	mov.b64 	%rd9937, {%r6969, %r6968};
	xor.b64  	%rd9938, %rd9936, %rd9937;
	shr.u64 	%rd9939, %rd10008, 6;
	xor.b64  	%rd9940, %rd9938, %rd9939;
	shf.r.wrap.b32 	%r6970, %r6605, %r6604, 1;
	shf.r.wrap.b32 	%r6971, %r6604, %r6605, 1;
	mov.b64 	%rd9941, {%r6971, %r6970};
	shf.r.wrap.b32 	%r6972, %r6605, %r6604, 8;
	shf.r.wrap.b32 	%r6973, %r6604, %r6605, 8;
	mov.b64 	%rd9942, {%r6973, %r6972};
	xor.b64  	%rd9943, %rd9941, %rd9942;
	shr.u64 	%rd9944, %rd10018, 7;
	xor.b64  	%rd9945, %rd9943, %rd9944;
	add.s64 	%rd9946, %rd9940, %rd10016;
	add.s64 	%rd9947, %rd9946, %rd10005;
	add.s64 	%rd10016, %rd9947, %rd9945;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6974,%dummy}, %rd10023;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6975}, %rd10023;
	}
	shf.r.wrap.b32 	%r6976, %r6975, %r6974, 14;
	shf.r.wrap.b32 	%r6977, %r6974, %r6975, 14;
	mov.b64 	%rd9948, {%r6977, %r6976};
	shf.r.wrap.b32 	%r6978, %r6975, %r6974, 18;
	shf.r.wrap.b32 	%r6979, %r6974, %r6975, 18;
	mov.b64 	%rd9949, {%r6979, %r6978};
	xor.b64  	%rd9950, %rd9948, %rd9949;
	shf.l.wrap.b32 	%r6980, %r6974, %r6975, 23;
	shf.l.wrap.b32 	%r6981, %r6975, %r6974, 23;
	mov.b64 	%rd9951, {%r6981, %r6980};
	xor.b64  	%rd9952, %rd9950, %rd9951;
	xor.b64  	%rd9953, %rd10022, %rd10021;
	and.b64  	%rd9954, %rd10023, %rd9953;
	xor.b64  	%rd9955, %rd9954, %rd10021;
	ld.const.u64 	%rd9956, [%rd10004+376];
	add.s64 	%rd9957, %rd9956, %rd9819;
	add.s64 	%rd9958, %rd9957, %rd10016;
	add.s64 	%rd9959, %rd9958, %rd9955;
	add.s64 	%rd9960, %rd9959, %rd9952;
	add.s64 	%rd10024, %rd9960, %rd9830;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6982,%dummy}, %rd10026;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6983}, %rd10026;
	}
	shf.r.wrap.b32 	%r6984, %r6983, %r6982, 28;
	shf.r.wrap.b32 	%r6985, %r6982, %r6983, 28;
	mov.b64 	%rd9961, {%r6985, %r6984};
	shf.l.wrap.b32 	%r6986, %r6982, %r6983, 30;
	shf.l.wrap.b32 	%r6987, %r6983, %r6982, 30;
	mov.b64 	%rd9962, {%r6987, %r6986};
	xor.b64  	%rd9963, %rd9961, %rd9962;
	shf.l.wrap.b32 	%r6988, %r6982, %r6983, 25;
	shf.l.wrap.b32 	%r6989, %r6983, %r6982, 25;
	mov.b64 	%rd9964, {%r6989, %r6988};
	xor.b64  	%rd9965, %rd9963, %rd9964;
	and.b64  	%rd9966, %rd10026, %rd10027;
	or.b64  	%rd9967, %rd10026, %rd10027;
	and.b64  	%rd9968, %rd9967, %rd10028;
	or.b64  	%rd9969, %rd9968, %rd9966;
	add.s64 	%rd9970, %rd9969, %rd9965;
	add.s64 	%rd10025, %rd9970, %rd9960;
	add.s64 	%rd10004, %rd10004, 128;
	add.s32 	%r7003, %r7003, 16;
	setp.lt.u32 	%p11, %r7003, 65;
	@%p11 bra 	$L__BB1_16;

	mov.b32 	%r6995, %envreg3;
	mov.u32 	%r6994, %tid.x;
	add.s32 	%r6993, %r6994, %r6995;
	mov.u32 	%r6992, %ctaid.x;
	mov.u32 	%r6991, %ntid.x;
	mad.lo.s32 	%r6990, %r6991, %r6992, %r6993;
	cvt.u64.u32 	%rd9982, %r6990;
	ld.param.u64 	%rd9981, [pbkdf2_sha512_kernel_param_2];
	mul.lo.s64 	%rd9971, %rd9982, 264;
	add.s64 	%rd9972, %rd9981, %rd9971;
	st.global.u64 	[%rd9972], %rd17;
	st.global.u64 	[%rd9972+64], %rd36;
	add.s64 	%rd9973, %rd36, %rd10025;
	st.global.u64 	[%rd9972+128], %rd9973;
	st.global.u64 	[%rd9972+192], %rd9973;
	st.global.u64 	[%rd9972+8], %rd18;
	st.global.u64 	[%rd9972+72], %rd37;
	add.s64 	%rd9974, %rd37, %rd10026;
	st.global.u64 	[%rd9972+136], %rd9974;
	st.global.u64 	[%rd9972+200], %rd9974;
	st.global.u64 	[%rd9972+16], %rd19;
	st.global.u64 	[%rd9972+80], %rd38;
	add.s64 	%rd9975, %rd38, %rd10027;
	st.global.u64 	[%rd9972+144], %rd9975;
	st.global.u64 	[%rd9972+208], %rd9975;
	st.global.u64 	[%rd9972+24], %rd20;
	st.global.u64 	[%rd9972+88], %rd39;
	add.s64 	%rd9976, %rd39, %rd10028;
	st.global.u64 	[%rd9972+152], %rd9976;
	st.global.u64 	[%rd9972+216], %rd9976;
	st.global.u64 	[%rd9972+32], %rd21;
	st.global.u64 	[%rd9972+96], %rd40;
	add.s64 	%rd9977, %rd40, %rd10024;
	st.global.u64 	[%rd9972+160], %rd9977;
	st.global.u64 	[%rd9972+224], %rd9977;
	st.global.u64 	[%rd9972+40], %rd22;
	st.global.u64 	[%rd9972+104], %rd41;
	add.s64 	%rd9978, %rd41, %rd10023;
	st.global.u64 	[%rd9972+168], %rd9978;
	st.global.u64 	[%rd9972+232], %rd9978;
	st.global.u64 	[%rd9972+48], %rd23;
	st.global.u64 	[%rd9972+112], %rd42;
	add.s64 	%rd9979, %rd42, %rd10022;
	st.global.u64 	[%rd9972+176], %rd9979;
	st.global.u64 	[%rd9972+240], %rd9979;
	st.global.u64 	[%rd9972+56], %rd24;
	st.global.u64 	[%rd9972+120], %rd73;
	add.s64 	%rd9980, %rd73, %rd10021;
	st.global.u64 	[%rd9972+184], %rd9980;
	st.global.u64 	[%rd9972+248], %rd9980;
	ret;

}
	// .globl	pbkdf2_sha512_tezos_init
.entry pbkdf2_sha512_tezos_init(
	.param .u64 .ptr .global .align 8 pbkdf2_sha512_tezos_init_param_0,
	.param .u64 .ptr .const .align 8 pbkdf2_sha512_tezos_init_param_1,
	.param .u64 .ptr .global .align 8 pbkdf2_sha512_tezos_init_param_2
)
{
	.local .align 16 .b8 	__local_depot2[432];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<12>;
	.reg .b32 	%r<7031>;
	.reg .b64 	%rd<10079>;


	mov.u64 	%SPL, __local_depot2;
	ld.param.u64 	%rd166, [pbkdf2_sha512_tezos_init_param_0];
	ld.param.u64 	%rd165, [pbkdf2_sha512_tezos_init_param_2];
	ld.param.u64 	%rd10030, [pbkdf2_sha512_tezos_init_param_1];
	add.u64 	%rd10036, %SPL, 128;
	mov.u32 	%r35, %ctaid.x;
	mov.u32 	%r36, %ntid.x;
	mov.u32 	%r37, %tid.x;
	mov.b32 	%r38, %envreg3;
	add.s32 	%r39, %r37, %r38;
	mad.lo.s32 	%r40, %r36, %r35, %r39;
	cvt.u64.u32 	%rd2, %r40;
	add.s64 	%rd3, %rd10030, 116;
	ld.const.u32 	%r1, [%rd10030+116];
	mul.wide.u32 	%rd168, %r40, 56;
	add.s64 	%rd169, %rd166, %rd168;
	ld.global.u32 	%r41, [%rd169+48];
	ld.global.u64 	%rd170, [%rd169];
	st.local.u64 	[%rd10036], %rd170;
	ld.global.u64 	%rd171, [%rd169+8];
	st.local.u64 	[%rd10036+8], %rd171;
	ld.global.u64 	%rd172, [%rd169+16];
	st.local.u64 	[%rd10036+16], %rd172;
	ld.global.u64 	%rd173, [%rd169+24];
	st.local.u64 	[%rd10036+24], %rd173;
	ld.global.u64 	%rd174, [%rd169+32];
	st.local.u64 	[%rd10036+32], %rd174;
	ld.global.u64 	%rd175, [%rd169+40];
	st.local.u64 	[%rd10036+40], %rd175;
	min.u32 	%r2, %r41, 48;
	add.u64 	%rd4, %SPL, 0;
	add.u64 	%rd5, %SPL, 256;
	mov.u16 	%rs1, 25449;
	mov.u16 	%rs2, 28271;
	mov.u16 	%rs3, 28005;
	mov.u16 	%rs4, 28269;
	st.local.v4.u16 	[%rd5], {%rs4, %rs3, %rs2, %rs1};
	ld.const.u64 	%rd178, [%rd10030];
	st.local.u64 	[%rd5+8], %rd178;
	ld.const.u64 	%rd179, [%rd10030+8];
	st.local.u64 	[%rd5+16], %rd179;
	ld.const.u64 	%rd180, [%rd10030+16];
	st.local.u64 	[%rd5+24], %rd180;
	ld.const.u64 	%rd181, [%rd10030+24];
	st.local.u64 	[%rd5+32], %rd181;
	ld.const.u64 	%rd182, [%rd10030+32];
	st.local.u64 	[%rd5+40], %rd182;
	ld.const.u64 	%rd183, [%rd10030+40];
	st.local.u64 	[%rd5+48], %rd183;
	ld.const.u64 	%rd184, [%rd10030+48];
	st.local.u64 	[%rd5+56], %rd184;
	ld.const.u64 	%rd185, [%rd10030+56];
	st.local.u64 	[%rd5+64], %rd185;
	ld.const.u64 	%rd186, [%rd10030+64];
	st.local.u64 	[%rd5+72], %rd186;
	ld.const.u64 	%rd187, [%rd10030+72];
	st.local.u64 	[%rd5+80], %rd187;
	ld.const.u64 	%rd188, [%rd10030+80];
	st.local.u64 	[%rd5+88], %rd188;
	ld.const.u64 	%rd189, [%rd10030+88];
	st.local.u64 	[%rd5+96], %rd189;
	ld.const.u64 	%rd190, [%rd10030+96];
	st.local.u64 	[%rd5+104], %rd190;
	ld.const.u64 	%rd191, [%rd10030+104];
	st.local.u64 	[%rd5+112], %rd191;
	ld.const.u32 	%r42, [%rd10030+112];
	add.s32 	%r43, %r42, 8;
	min.u32 	%r3, %r43, 120;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	$L__BB2_3;

	cvt.u64.u32 	%rd192, %r3;
	add.s64 	%rd10028, %rd5, %rd192;
	mov.u32 	%r7019, 0;
	mov.u64 	%rd10027, %rd10036;

$L__BB2_2:
	ld.local.u8 	%rs5, [%rd10027];
	st.local.u8 	[%rd10028], %rs5;
	add.s64 	%rd10028, %rd10028, 1;
	add.s64 	%rd10027, %rd10027, 1;
	add.s32 	%r7019, %r7019, 1;
	setp.lt.u32 	%p2, %r7019, %r2;
	@%p2 bra 	$L__BB2_2;

$L__BB2_3:
	add.s32 	%r45, %r3, %r2;
	min.u32 	%r6, %r45, 107;
	cvt.u64.u32 	%rd193, %r6;
	add.s64 	%rd194, %rd5, %rd193;
	mov.u16 	%rs6, 0;
	st.local.u8 	[%rd194], %rs6;
	st.local.u8 	[%rd194+1], %rs6;
	st.local.u8 	[%rd194+2], %rs6;
	mov.u16 	%rs7, 1;
	st.local.u8 	[%rd194+3], %rs7;
	mov.u16 	%rs8, 128;
	st.local.u8 	[%rd194+4], %rs8;
	add.s32 	%r7, %r6, 5;
	and.b32  	%r8, %r7, 7;
	setp.eq.s32 	%p3, %r8, 0;
	@%p3 bra 	$L__BB2_7;

	add.s32 	%r46, %r6, 13;
	sub.s32 	%r9, %r46, %r8;
	setp.ge.u32 	%p4, %r7, %r9;
	@%p4 bra 	$L__BB2_7;

	add.s32 	%r47, %r6, 1;
	cvt.u64.u32 	%rd195, %r47;
	add.s64 	%rd196, %rd5, %rd195;
	add.s64 	%rd10029, %rd196, 4;
	mov.u32 	%r7020, %r7;

$L__BB2_6:
	mov.u16 	%rs9, 0;
	st.local.u8 	[%rd10029], %rs9;
	add.s64 	%rd10029, %rd10029, 1;
	add.s32 	%r7020, %r7020, 1;
	setp.lt.u32 	%p5, %r7020, %r9;
	@%p5 bra 	$L__BB2_6;

$L__BB2_7:
	add.s32 	%r48, %r1, -1;
	mul.lo.s64 	%rd197, %rd2, 264;
	add.s64 	%rd198, %rd165, %rd197;
	st.global.u32 	[%rd198+256], %r48;
	ld.const.u32 	%r49, [%rd3+4];
	min.u32 	%r12, %r49, 128;
	setp.eq.s32 	%p6, %r12, 0;
	@%p6 bra 	$L__BB2_10;

	mov.u32 	%r7021, 0;
	mov.u64 	%rd10031, %rd10036;

$L__BB2_9:
	ld.const.u8 	%rs10, [%rd10030+124];
	st.local.u8 	[%rd10031], %rs10;
	add.s64 	%rd10031, %rd10031, 1;
	add.s64 	%rd10030, %rd10030, 1;
	add.s32 	%r7021, %r7021, 1;
	setp.lt.u32 	%p7, %r7021, %r12;
	@%p7 bra 	$L__BB2_9;

$L__BB2_10:
	and.b32  	%r15, %r12, 7;
	setp.eq.s32 	%p8, %r15, 0;
	@%p8 bra 	$L__BB2_14;

	add.s32 	%r51, %r12, 8;
	sub.s32 	%r16, %r51, %r15;
	setp.ge.u32 	%p9, %r12, %r16;
	@%p9 bra 	$L__BB2_14;

	cvt.u64.u32 	%rd199, %r12;
	add.s64 	%rd10032, %rd10036, %rd199;
	mov.u32 	%r7022, %r12;

$L__BB2_13:
	mov.u16 	%rs11, 0;
	st.local.u8 	[%rd10032], %rs11;
	add.s64 	%rd10032, %rd10032, 1;
	add.s32 	%r7022, %r7022, 1;
	setp.lt.u32 	%p10, %r7022, %r16;
	@%p10 bra 	$L__BB2_13;

$L__BB2_14:
	add.s32 	%r53, %r12, 7;
	shr.u32 	%r19, %r53, 3;
	setp.eq.s32 	%p11, %r19, 0;
	mov.u32 	%r7024, 0;
	@%p11 bra 	$L__BB2_17;

	mov.u32 	%r54, 0;
	mov.u64 	%rd10033, %rd10036;
	mov.u64 	%rd10034, %rd4;
	mov.u32 	%r7024, %r54;

$L__BB2_16:
	ld.local.u64 	%rd200, [%rd10033];
	{
	.reg .b32 %temp; 
	mov.b64 	{%r55, %temp}, %rd200;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r56}, %rd200;
	}
	mov.u32 	%r57, 291;
	prmt.b32 	%r59, %r55, %r54, %r57;
	prmt.b32 	%r60, %r56, %r54, %r57;
	mov.b64 	%rd201, {%r60, %r59};
	xor.b64  	%rd202, %rd201, 3906369333256140342;
	st.local.u64 	[%rd10034], %rd202;
	add.s64 	%rd10034, %rd10034, 8;
	add.s64 	%rd10033, %rd10033, 8;
	add.s32 	%r7024, %r7024, 1;
	setp.lt.u32 	%p12, %r7024, %r19;
	@%p12 bra 	$L__BB2_16;

$L__BB2_17:
	setp.gt.u32 	%p13, %r7024, 15;
	@%p13 bra 	$L__BB2_20;

	mul.wide.u32 	%rd203, %r7024, 8;
	add.s64 	%rd10035, %rd4, %rd203;

$L__BB2_19:
	mov.u64 	%rd204, 3906369333256140342;
	st.local.u64 	[%rd10035], %rd204;
	add.s64 	%rd10035, %rd10035, 8;
	add.s32 	%r7024, %r7024, 1;
	setp.lt.u32 	%p14, %r7024, 16;
	@%p14 bra 	$L__BB2_19;

$L__BB2_20:
	mov.u32 	%r7027, 0;
	ld.local.v2.u64 	{%rd205, %rd206}, [%rd4];
	mov.u64 	%rd209, 5840696475078001361;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r62,%dummy}, %rd209;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r63}, %rd209;
	}
	shf.r.wrap.b32 	%r64, %r63, %r62, 18;
	shf.r.wrap.b32 	%r65, %r62, %r63, 18;
	mov.b64 	%rd210, {%r65, %r64};
	shf.r.wrap.b32 	%r66, %r63, %r62, 14;
	shf.r.wrap.b32 	%r67, %r62, %r63, 14;
	mov.b64 	%rd211, {%r67, %r66};
	xor.b64  	%rd212, %rd211, %rd210;
	shf.l.wrap.b32 	%r68, %r62, %r63, 23;
	shf.l.wrap.b32 	%r69, %r63, %r62, 23;
	mov.b64 	%rd213, {%r69, %r68};
	xor.b64  	%rd214, %rd212, %rd213;
	add.s64 	%rd29, %rd214, -7031530027109396581;
	add.s64 	%rd215, %rd29, %rd205;
	add.s64 	%rd216, %rd215, -4263291710961585108;
	mov.u64 	%rd217, 7640891576956012808;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r70}, %rd217;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r71,%dummy}, %rd217;
	}
	shf.l.wrap.b32 	%r72, %r71, %r70, 30;
	shf.l.wrap.b32 	%r73, %r70, %r71, 30;
	mov.b64 	%rd218, {%r73, %r72};
	shf.r.wrap.b32 	%r74, %r70, %r71, 28;
	shf.r.wrap.b32 	%r75, %r71, %r70, 28;
	mov.b64 	%rd219, {%r75, %r74};
	xor.b64  	%rd220, %rd219, %rd218;
	shf.l.wrap.b32 	%r76, %r71, %r70, 25;
	shf.l.wrap.b32 	%r77, %r70, %r71, 25;
	mov.b64 	%rd221, {%r77, %r76};
	xor.b64  	%rd222, %rd220, %rd221;
	add.s64 	%rd30, %rd222, 6482280703085258342;
	add.s64 	%rd223, %rd30, %rd215;
	and.b64  	%rd224, %rd216, -3887949035690463538;
	xor.b64  	%rd225, %rd224, -7276294671716946913;
	add.s64 	%rd226, %rd206, %rd225;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r78,%dummy}, %rd216;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r79}, %rd216;
	}
	shf.r.wrap.b32 	%r80, %r79, %r78, 14;
	shf.r.wrap.b32 	%r81, %r78, %r79, 14;
	mov.b64 	%rd227, {%r81, %r80};
	shf.r.wrap.b32 	%r82, %r79, %r78, 18;
	shf.r.wrap.b32 	%r83, %r78, %r79, 18;
	mov.b64 	%rd228, {%r83, %r82};
	xor.b64  	%rd229, %rd227, %rd228;
	shf.l.wrap.b32 	%r84, %r78, %r79, 23;
	shf.l.wrap.b32 	%r85, %r79, %r78, 23;
	mov.b64 	%rd230, {%r85, %r84};
	xor.b64  	%rd231, %rd229, %rd230;
	add.s64 	%rd232, %rd226, %rd231;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r86,%dummy}, %rd223;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r87}, %rd223;
	}
	shf.r.wrap.b32 	%r88, %r87, %r86, 28;
	shf.r.wrap.b32 	%r89, %r86, %r87, 28;
	mov.b64 	%rd233, {%r89, %r88};
	shf.l.wrap.b32 	%r90, %r86, %r87, 30;
	shf.l.wrap.b32 	%r91, %r87, %r86, 30;
	mov.b64 	%rd234, {%r91, %r90};
	xor.b64  	%rd235, %rd233, %rd234;
	shf.l.wrap.b32 	%r92, %r86, %r87, 25;
	shf.l.wrap.b32 	%r93, %r87, %r86, 25;
	mov.b64 	%rd236, {%r93, %r92};
	xor.b64  	%rd237, %rd235, %rd236;
	and.b64  	%rd238, %rd223, -3355664534840381901;
	or.b64  	%rd239, %rd238, 3026882967131160840;
	add.s64 	%rd240, %rd239, %rd237;
	add.s64 	%rd241, %rd240, %rd232;
	add.s64 	%rd242, %rd232, -3663095898801038493;
	add.s64 	%rd243, %rd241, -8017781463737883848;
	ld.local.v2.u64 	{%rd244, %rd245}, [%rd4+16];
	xor.b64  	%rd248, %rd216, 5840696475078001361;
	and.b64  	%rd249, %rd242, %rd248;
	xor.b64  	%rd250, %rd249, 5840696475078001361;
	add.s64 	%rd251, %rd244, %rd250;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r94,%dummy}, %rd242;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r95}, %rd242;
	}
	shf.r.wrap.b32 	%r96, %r95, %r94, 14;
	shf.r.wrap.b32 	%r97, %r94, %r95, 14;
	mov.b64 	%rd252, {%r97, %r96};
	shf.r.wrap.b32 	%r98, %r95, %r94, 18;
	shf.r.wrap.b32 	%r99, %r94, %r95, 18;
	mov.b64 	%rd253, {%r99, %r98};
	xor.b64  	%rd254, %rd252, %rd253;
	shf.l.wrap.b32 	%r100, %r94, %r95, 23;
	shf.l.wrap.b32 	%r101, %r95, %r94, 23;
	mov.b64 	%rd255, {%r101, %r100};
	xor.b64  	%rd256, %rd254, %rd255;
	add.s64 	%rd257, %rd251, %rd256;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r102,%dummy}, %rd243;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r103}, %rd243;
	}
	shf.r.wrap.b32 	%r104, %r103, %r102, 28;
	shf.r.wrap.b32 	%r105, %r102, %r103, 28;
	mov.b64 	%rd258, {%r105, %r104};
	shf.l.wrap.b32 	%r106, %r102, %r103, 30;
	shf.l.wrap.b32 	%r107, %r103, %r102, 30;
	mov.b64 	%rd259, {%r107, %r106};
	xor.b64  	%rd260, %rd258, %rd259;
	shf.l.wrap.b32 	%r108, %r102, %r103, 25;
	shf.l.wrap.b32 	%r109, %r103, %r102, 25;
	mov.b64 	%rd261, {%r109, %r108};
	xor.b64  	%rd262, %rd260, %rd261;
	and.b64  	%rd263, %rd243, %rd223;
	or.b64  	%rd264, %rd243, %rd223;
	and.b64  	%rd265, %rd264, 7640891576956012808;
	or.b64  	%rd266, %rd265, %rd263;
	add.s64 	%rd267, %rd266, %rd262;
	add.s64 	%rd268, %rd267, %rd257;
	add.s64 	%rd269, %rd257, 877659737583668873;
	add.s64 	%rd270, %rd268, 5820449915117741902;
	xor.b64  	%rd271, %rd242, %rd216;
	and.b64  	%rd272, %rd269, %rd271;
	xor.b64  	%rd273, %rd272, %rd216;
	add.s64 	%rd274, %rd245, %rd273;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r110,%dummy}, %rd269;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r111}, %rd269;
	}
	shf.r.wrap.b32 	%r112, %r111, %r110, 14;
	shf.r.wrap.b32 	%r113, %r110, %r111, 14;
	mov.b64 	%rd275, {%r113, %r112};
	shf.r.wrap.b32 	%r114, %r111, %r110, 18;
	shf.r.wrap.b32 	%r115, %r110, %r111, 18;
	mov.b64 	%rd276, {%r115, %r114};
	xor.b64  	%rd277, %rd275, %rd276;
	shf.l.wrap.b32 	%r116, %r110, %r111, 23;
	shf.l.wrap.b32 	%r117, %r111, %r110, 23;
	mov.b64 	%rd278, {%r117, %r116};
	xor.b64  	%rd279, %rd277, %rd278;
	add.s64 	%rd280, %rd274, %rd279;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r118,%dummy}, %rd270;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r119}, %rd270;
	}
	shf.r.wrap.b32 	%r120, %r119, %r118, 28;
	shf.r.wrap.b32 	%r121, %r118, %r119, 28;
	mov.b64 	%rd281, {%r121, %r120};
	shf.l.wrap.b32 	%r122, %r118, %r119, 30;
	shf.l.wrap.b32 	%r123, %r119, %r118, 30;
	mov.b64 	%rd282, {%r123, %r122};
	xor.b64  	%rd283, %rd281, %rd282;
	shf.l.wrap.b32 	%r124, %r118, %r119, 25;
	shf.l.wrap.b32 	%r125, %r119, %r118, 25;
	mov.b64 	%rd284, {%r125, %r124};
	xor.b64  	%rd285, %rd283, %rd284;
	and.b64  	%rd286, %rd270, %rd243;
	or.b64  	%rd287, %rd270, %rd243;
	and.b64  	%rd288, %rd287, %rd223;
	or.b64  	%rd289, %rd288, %rd286;
	add.s64 	%rd290, %rd289, %rd285;
	add.s64 	%rd291, %rd290, %rd280;
	add.s64 	%rd292, %rd280, -6571292209873868907;
	add.s64 	%rd293, %rd291, 4234560286879669901;
	ld.local.v2.u64 	{%rd294, %rd295}, [%rd4+32];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r126,%dummy}, %rd292;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r127}, %rd292;
	}
	shf.r.wrap.b32 	%r128, %r127, %r126, 14;
	shf.r.wrap.b32 	%r129, %r126, %r127, 14;
	mov.b64 	%rd298, {%r129, %r128};
	shf.r.wrap.b32 	%r130, %r127, %r126, 18;
	shf.r.wrap.b32 	%r131, %r126, %r127, 18;
	mov.b64 	%rd299, {%r131, %r130};
	xor.b64  	%rd300, %rd298, %rd299;
	shf.l.wrap.b32 	%r132, %r126, %r127, 23;
	shf.l.wrap.b32 	%r133, %r127, %r126, 23;
	mov.b64 	%rd301, {%r133, %r132};
	xor.b64  	%rd302, %rd300, %rd301;
	xor.b64  	%rd303, %rd269, %rd242;
	and.b64  	%rd304, %rd292, %rd303;
	xor.b64  	%rd305, %rd304, %rd242;
	add.s64 	%rd306, %rd215, %rd294;
	add.s64 	%rd307, %rd306, %rd305;
	add.s64 	%rd308, %rd307, %rd302;
	add.s64 	%rd309, %rd308, -131588302623135388;
	add.s64 	%rd310, %rd309, %rd223;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r134,%dummy}, %rd293;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r135}, %rd293;
	}
	shf.r.wrap.b32 	%r136, %r135, %r134, 28;
	shf.r.wrap.b32 	%r137, %r134, %r135, 28;
	mov.b64 	%rd311, {%r137, %r136};
	shf.l.wrap.b32 	%r138, %r134, %r135, 30;
	shf.l.wrap.b32 	%r139, %r135, %r134, 30;
	mov.b64 	%rd312, {%r139, %r138};
	xor.b64  	%rd313, %rd311, %rd312;
	shf.l.wrap.b32 	%r140, %r134, %r135, 25;
	shf.l.wrap.b32 	%r141, %r135, %r134, 25;
	mov.b64 	%rd314, {%r141, %r140};
	xor.b64  	%rd315, %rd313, %rd314;
	and.b64  	%rd316, %rd293, %rd270;
	or.b64  	%rd317, %rd293, %rd270;
	and.b64  	%rd318, %rd317, %rd243;
	or.b64  	%rd319, %rd318, %rd316;
	add.s64 	%rd320, %rd319, %rd315;
	add.s64 	%rd321, %rd320, %rd309;
	add.s64 	%rd322, %rd295, %rd242;
	xor.b64  	%rd323, %rd292, %rd269;
	and.b64  	%rd324, %rd310, %rd323;
	xor.b64  	%rd325, %rd324, %rd269;
	add.s64 	%rd326, %rd322, %rd325;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r142,%dummy}, %rd310;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r143}, %rd310;
	}
	shf.r.wrap.b32 	%r144, %r143, %r142, 14;
	shf.r.wrap.b32 	%r145, %r142, %r143, 14;
	mov.b64 	%rd327, {%r145, %r144};
	shf.r.wrap.b32 	%r146, %r143, %r142, 18;
	shf.r.wrap.b32 	%r147, %r142, %r143, 18;
	mov.b64 	%rd328, {%r147, %r146};
	xor.b64  	%rd329, %rd327, %rd328;
	shf.l.wrap.b32 	%r148, %r142, %r143, 23;
	shf.l.wrap.b32 	%r149, %r143, %r142, 23;
	mov.b64 	%rd330, {%r149, %r148};
	xor.b64  	%rd331, %rd329, %rd330;
	add.s64 	%rd332, %rd326, %rd331;
	add.s64 	%rd333, %rd332, 6480981068601479193;
	add.s64 	%rd334, %rd333, %rd243;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r150,%dummy}, %rd321;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r151}, %rd321;
	}
	shf.r.wrap.b32 	%r152, %r151, %r150, 28;
	shf.r.wrap.b32 	%r153, %r150, %r151, 28;
	mov.b64 	%rd335, {%r153, %r152};
	shf.l.wrap.b32 	%r154, %r150, %r151, 30;
	shf.l.wrap.b32 	%r155, %r151, %r150, 30;
	mov.b64 	%rd336, {%r155, %r154};
	xor.b64  	%rd337, %rd335, %rd336;
	shf.l.wrap.b32 	%r156, %r150, %r151, 25;
	shf.l.wrap.b32 	%r157, %r151, %r150, 25;
	mov.b64 	%rd338, {%r157, %r156};
	xor.b64  	%rd339, %rd337, %rd338;
	and.b64  	%rd340, %rd321, %rd293;
	or.b64  	%rd341, %rd321, %rd293;
	and.b64  	%rd342, %rd341, %rd270;
	or.b64  	%rd343, %rd342, %rd340;
	add.s64 	%rd344, %rd343, %rd339;
	add.s64 	%rd345, %rd344, %rd333;
	ld.local.v2.u64 	{%rd346, %rd347}, [%rd4+48];
	add.s64 	%rd350, %rd346, %rd269;
	xor.b64  	%rd351, %rd310, %rd292;
	and.b64  	%rd352, %rd334, %rd351;
	xor.b64  	%rd353, %rd352, %rd292;
	add.s64 	%rd354, %rd350, %rd353;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r158,%dummy}, %rd334;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r159}, %rd334;
	}
	shf.r.wrap.b32 	%r160, %r159, %r158, 14;
	shf.r.wrap.b32 	%r161, %r158, %r159, 14;
	mov.b64 	%rd355, {%r161, %r160};
	shf.r.wrap.b32 	%r162, %r159, %r158, 18;
	shf.r.wrap.b32 	%r163, %r158, %r159, 18;
	mov.b64 	%rd356, {%r163, %r162};
	xor.b64  	%rd357, %rd355, %rd356;
	shf.l.wrap.b32 	%r164, %r158, %r159, 23;
	shf.l.wrap.b32 	%r165, %r159, %r158, 23;
	mov.b64 	%rd358, {%r165, %r164};
	xor.b64  	%rd359, %rd357, %rd358;
	add.s64 	%rd360, %rd354, %rd359;
	add.s64 	%rd361, %rd360, -7908458776815382629;
	add.s64 	%rd362, %rd361, %rd270;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r166,%dummy}, %rd345;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r167}, %rd345;
	}
	shf.r.wrap.b32 	%r168, %r167, %r166, 28;
	shf.r.wrap.b32 	%r169, %r166, %r167, 28;
	mov.b64 	%rd363, {%r169, %r168};
	shf.l.wrap.b32 	%r170, %r166, %r167, 30;
	shf.l.wrap.b32 	%r171, %r167, %r166, 30;
	mov.b64 	%rd364, {%r171, %r170};
	xor.b64  	%rd365, %rd363, %rd364;
	shf.l.wrap.b32 	%r172, %r166, %r167, 25;
	shf.l.wrap.b32 	%r173, %r167, %r166, 25;
	mov.b64 	%rd366, {%r173, %r172};
	xor.b64  	%rd367, %rd365, %rd366;
	and.b64  	%rd368, %rd345, %rd321;
	or.b64  	%rd369, %rd345, %rd321;
	and.b64  	%rd370, %rd369, %rd293;
	or.b64  	%rd371, %rd370, %rd368;
	add.s64 	%rd372, %rd371, %rd367;
	add.s64 	%rd373, %rd372, %rd361;
	add.s64 	%rd374, %rd347, %rd292;
	xor.b64  	%rd375, %rd334, %rd310;
	and.b64  	%rd376, %rd362, %rd375;
	xor.b64  	%rd377, %rd376, %rd310;
	add.s64 	%rd378, %rd374, %rd377;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r174,%dummy}, %rd362;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r175}, %rd362;
	}
	shf.r.wrap.b32 	%r176, %r175, %r174, 14;
	shf.r.wrap.b32 	%r177, %r174, %r175, 14;
	mov.b64 	%rd379, {%r177, %r176};
	shf.r.wrap.b32 	%r178, %r175, %r174, 18;
	shf.r.wrap.b32 	%r179, %r174, %r175, 18;
	mov.b64 	%rd380, {%r179, %r178};
	xor.b64  	%rd381, %rd379, %rd380;
	shf.l.wrap.b32 	%r180, %r174, %r175, 23;
	shf.l.wrap.b32 	%r181, %r175, %r174, 23;
	mov.b64 	%rd382, {%r181, %r180};
	xor.b64  	%rd383, %rd381, %rd382;
	add.s64 	%rd384, %rd378, %rd383;
	add.s64 	%rd385, %rd384, -6116909921290321640;
	add.s64 	%rd386, %rd385, %rd293;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r182,%dummy}, %rd373;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r183}, %rd373;
	}
	shf.r.wrap.b32 	%r184, %r183, %r182, 28;
	shf.r.wrap.b32 	%r185, %r182, %r183, 28;
	mov.b64 	%rd387, {%r185, %r184};
	shf.l.wrap.b32 	%r186, %r182, %r183, 30;
	shf.l.wrap.b32 	%r187, %r183, %r182, 30;
	mov.b64 	%rd388, {%r187, %r186};
	xor.b64  	%rd389, %rd387, %rd388;
	shf.l.wrap.b32 	%r188, %r182, %r183, 25;
	shf.l.wrap.b32 	%r189, %r183, %r182, 25;
	mov.b64 	%rd390, {%r189, %r188};
	xor.b64  	%rd391, %rd389, %rd390;
	and.b64  	%rd392, %rd373, %rd345;
	or.b64  	%rd393, %rd373, %rd345;
	and.b64  	%rd394, %rd393, %rd321;
	or.b64  	%rd395, %rd394, %rd392;
	add.s64 	%rd396, %rd395, %rd391;
	add.s64 	%rd397, %rd396, %rd385;
	ld.local.v2.u64 	{%rd398, %rd399}, [%rd4+64];
	add.s64 	%rd402, %rd398, %rd310;
	xor.b64  	%rd403, %rd362, %rd334;
	and.b64  	%rd404, %rd386, %rd403;
	xor.b64  	%rd405, %rd404, %rd334;
	add.s64 	%rd406, %rd402, %rd405;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r190,%dummy}, %rd386;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r191}, %rd386;
	}
	shf.r.wrap.b32 	%r192, %r191, %r190, 14;
	shf.r.wrap.b32 	%r193, %r190, %r191, 14;
	mov.b64 	%rd407, {%r193, %r192};
	shf.r.wrap.b32 	%r194, %r191, %r190, 18;
	shf.r.wrap.b32 	%r195, %r190, %r191, 18;
	mov.b64 	%rd408, {%r195, %r194};
	xor.b64  	%rd409, %rd407, %rd408;
	shf.l.wrap.b32 	%r196, %r190, %r191, 23;
	shf.l.wrap.b32 	%r197, %r191, %r190, 23;
	mov.b64 	%rd410, {%r197, %r196};
	xor.b64  	%rd411, %rd409, %rd410;
	add.s64 	%rd412, %rd406, %rd411;
	add.s64 	%rd413, %rd412, -2880145864133508542;
	add.s64 	%rd414, %rd413, %rd321;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r198,%dummy}, %rd397;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r199}, %rd397;
	}
	shf.r.wrap.b32 	%r200, %r199, %r198, 28;
	shf.r.wrap.b32 	%r201, %r198, %r199, 28;
	mov.b64 	%rd415, {%r201, %r200};
	shf.l.wrap.b32 	%r202, %r198, %r199, 30;
	shf.l.wrap.b32 	%r203, %r199, %r198, 30;
	mov.b64 	%rd416, {%r203, %r202};
	xor.b64  	%rd417, %rd415, %rd416;
	shf.l.wrap.b32 	%r204, %r198, %r199, 25;
	shf.l.wrap.b32 	%r205, %r199, %r198, 25;
	mov.b64 	%rd418, {%r205, %r204};
	xor.b64  	%rd419, %rd417, %rd418;
	and.b64  	%rd420, %rd397, %rd373;
	or.b64  	%rd421, %rd397, %rd373;
	and.b64  	%rd422, %rd421, %rd345;
	or.b64  	%rd423, %rd422, %rd420;
	add.s64 	%rd424, %rd423, %rd419;
	add.s64 	%rd425, %rd424, %rd413;
	add.s64 	%rd426, %rd399, %rd334;
	xor.b64  	%rd427, %rd386, %rd362;
	and.b64  	%rd428, %rd414, %rd427;
	xor.b64  	%rd429, %rd428, %rd362;
	add.s64 	%rd430, %rd426, %rd429;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r206,%dummy}, %rd414;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r207}, %rd414;
	}
	shf.r.wrap.b32 	%r208, %r207, %r206, 14;
	shf.r.wrap.b32 	%r209, %r206, %r207, 14;
	mov.b64 	%rd431, {%r209, %r208};
	shf.r.wrap.b32 	%r210, %r207, %r206, 18;
	shf.r.wrap.b32 	%r211, %r206, %r207, 18;
	mov.b64 	%rd432, {%r211, %r210};
	xor.b64  	%rd433, %rd431, %rd432;
	shf.l.wrap.b32 	%r212, %r206, %r207, 23;
	shf.l.wrap.b32 	%r213, %r207, %r206, 23;
	mov.b64 	%rd434, {%r213, %r212};
	xor.b64  	%rd435, %rd433, %rd434;
	add.s64 	%rd436, %rd430, %rd435;
	add.s64 	%rd437, %rd436, 1334009975649890238;
	add.s64 	%rd438, %rd437, %rd345;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r214,%dummy}, %rd425;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r215}, %rd425;
	}
	shf.r.wrap.b32 	%r216, %r215, %r214, 28;
	shf.r.wrap.b32 	%r217, %r214, %r215, 28;
	mov.b64 	%rd439, {%r217, %r216};
	shf.l.wrap.b32 	%r218, %r214, %r215, 30;
	shf.l.wrap.b32 	%r219, %r215, %r214, 30;
	mov.b64 	%rd440, {%r219, %r218};
	xor.b64  	%rd441, %rd439, %rd440;
	shf.l.wrap.b32 	%r220, %r214, %r215, 25;
	shf.l.wrap.b32 	%r221, %r215, %r214, 25;
	mov.b64 	%rd442, {%r221, %r220};
	xor.b64  	%rd443, %rd441, %rd442;
	and.b64  	%rd444, %rd425, %rd397;
	or.b64  	%rd445, %rd425, %rd397;
	and.b64  	%rd446, %rd445, %rd373;
	or.b64  	%rd447, %rd446, %rd444;
	add.s64 	%rd448, %rd447, %rd443;
	add.s64 	%rd449, %rd448, %rd437;
	ld.local.v2.u64 	{%rd450, %rd451}, [%rd4+80];
	add.s64 	%rd454, %rd450, %rd362;
	xor.b64  	%rd455, %rd414, %rd386;
	and.b64  	%rd456, %rd438, %rd455;
	xor.b64  	%rd457, %rd456, %rd386;
	add.s64 	%rd458, %rd454, %rd457;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r222,%dummy}, %rd438;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r223}, %rd438;
	}
	shf.r.wrap.b32 	%r224, %r223, %r222, 14;
	shf.r.wrap.b32 	%r225, %r222, %r223, 14;
	mov.b64 	%rd459, {%r225, %r224};
	shf.r.wrap.b32 	%r226, %r223, %r222, 18;
	shf.r.wrap.b32 	%r227, %r222, %r223, 18;
	mov.b64 	%rd460, {%r227, %r226};
	xor.b64  	%rd461, %rd459, %rd460;
	shf.l.wrap.b32 	%r228, %r222, %r223, 23;
	shf.l.wrap.b32 	%r229, %r223, %r222, 23;
	mov.b64 	%rd462, {%r229, %r228};
	xor.b64  	%rd463, %rd461, %rd462;
	add.s64 	%rd464, %rd458, %rd463;
	add.s64 	%rd465, %rd464, 2608012711638119052;
	add.s64 	%rd466, %rd465, %rd373;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r230,%dummy}, %rd449;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r231}, %rd449;
	}
	shf.r.wrap.b32 	%r232, %r231, %r230, 28;
	shf.r.wrap.b32 	%r233, %r230, %r231, 28;
	mov.b64 	%rd467, {%r233, %r232};
	shf.l.wrap.b32 	%r234, %r230, %r231, 30;
	shf.l.wrap.b32 	%r235, %r231, %r230, 30;
	mov.b64 	%rd468, {%r235, %r234};
	xor.b64  	%rd469, %rd467, %rd468;
	shf.l.wrap.b32 	%r236, %r230, %r231, 25;
	shf.l.wrap.b32 	%r237, %r231, %r230, 25;
	mov.b64 	%rd470, {%r237, %r236};
	xor.b64  	%rd471, %rd469, %rd470;
	and.b64  	%rd472, %rd449, %rd425;
	or.b64  	%rd473, %rd449, %rd425;
	and.b64  	%rd474, %rd473, %rd397;
	or.b64  	%rd475, %rd474, %rd472;
	add.s64 	%rd476, %rd475, %rd471;
	add.s64 	%rd477, %rd476, %rd465;
	add.s64 	%rd478, %rd451, %rd386;
	xor.b64  	%rd479, %rd438, %rd414;
	and.b64  	%rd480, %rd466, %rd479;
	xor.b64  	%rd481, %rd480, %rd414;
	add.s64 	%rd482, %rd478, %rd481;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r238,%dummy}, %rd466;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r239}, %rd466;
	}
	shf.r.wrap.b32 	%r240, %r239, %r238, 14;
	shf.r.wrap.b32 	%r241, %r238, %r239, 14;
	mov.b64 	%rd483, {%r241, %r240};
	shf.r.wrap.b32 	%r242, %r239, %r238, 18;
	shf.r.wrap.b32 	%r243, %r238, %r239, 18;
	mov.b64 	%rd484, {%r243, %r242};
	xor.b64  	%rd485, %rd483, %rd484;
	shf.l.wrap.b32 	%r244, %r238, %r239, 23;
	shf.l.wrap.b32 	%r245, %r239, %r238, 23;
	mov.b64 	%rd486, {%r245, %r244};
	xor.b64  	%rd487, %rd485, %rd486;
	add.s64 	%rd488, %rd482, %rd487;
	add.s64 	%rd489, %rd488, 6128411473006802146;
	add.s64 	%rd490, %rd489, %rd397;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r246,%dummy}, %rd477;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r247}, %rd477;
	}
	shf.r.wrap.b32 	%r248, %r247, %r246, 28;
	shf.r.wrap.b32 	%r249, %r246, %r247, 28;
	mov.b64 	%rd491, {%r249, %r248};
	shf.l.wrap.b32 	%r250, %r246, %r247, 30;
	shf.l.wrap.b32 	%r251, %r247, %r246, 30;
	mov.b64 	%rd492, {%r251, %r250};
	xor.b64  	%rd493, %rd491, %rd492;
	shf.l.wrap.b32 	%r252, %r246, %r247, 25;
	shf.l.wrap.b32 	%r253, %r247, %r246, 25;
	mov.b64 	%rd494, {%r253, %r252};
	xor.b64  	%rd495, %rd493, %rd494;
	and.b64  	%rd496, %rd477, %rd449;
	or.b64  	%rd497, %rd477, %rd449;
	and.b64  	%rd498, %rd497, %rd425;
	or.b64  	%rd499, %rd498, %rd496;
	add.s64 	%rd500, %rd499, %rd495;
	add.s64 	%rd501, %rd500, %rd489;
	ld.local.v2.u64 	{%rd502, %rd503}, [%rd4+96];
	add.s64 	%rd506, %rd502, %rd414;
	xor.b64  	%rd507, %rd466, %rd438;
	and.b64  	%rd508, %rd490, %rd507;
	xor.b64  	%rd509, %rd508, %rd438;
	add.s64 	%rd510, %rd506, %rd509;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r254,%dummy}, %rd490;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r255}, %rd490;
	}
	shf.r.wrap.b32 	%r256, %r255, %r254, 14;
	shf.r.wrap.b32 	%r257, %r254, %r255, 14;
	mov.b64 	%rd511, {%r257, %r256};
	shf.r.wrap.b32 	%r258, %r255, %r254, 18;
	shf.r.wrap.b32 	%r259, %r254, %r255, 18;
	mov.b64 	%rd512, {%r259, %r258};
	xor.b64  	%rd513, %rd511, %rd512;
	shf.l.wrap.b32 	%r260, %r254, %r255, 23;
	shf.l.wrap.b32 	%r261, %r255, %r254, 23;
	mov.b64 	%rd514, {%r261, %r260};
	xor.b64  	%rd515, %rd513, %rd514;
	add.s64 	%rd516, %rd510, %rd515;
	add.s64 	%rd517, %rd516, 8268148722764581231;
	add.s64 	%rd518, %rd517, %rd425;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r262,%dummy}, %rd501;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r263}, %rd501;
	}
	shf.r.wrap.b32 	%r264, %r263, %r262, 28;
	shf.r.wrap.b32 	%r265, %r262, %r263, 28;
	mov.b64 	%rd519, {%r265, %r264};
	shf.l.wrap.b32 	%r266, %r262, %r263, 30;
	shf.l.wrap.b32 	%r267, %r263, %r262, 30;
	mov.b64 	%rd520, {%r267, %r266};
	xor.b64  	%rd521, %rd519, %rd520;
	shf.l.wrap.b32 	%r268, %r262, %r263, 25;
	shf.l.wrap.b32 	%r269, %r263, %r262, 25;
	mov.b64 	%rd522, {%r269, %r268};
	xor.b64  	%rd523, %rd521, %rd522;
	and.b64  	%rd524, %rd501, %rd477;
	or.b64  	%rd525, %rd501, %rd477;
	and.b64  	%rd526, %rd525, %rd449;
	or.b64  	%rd527, %rd526, %rd524;
	add.s64 	%rd528, %rd527, %rd523;
	add.s64 	%rd529, %rd528, %rd517;
	add.s64 	%rd530, %rd503, %rd438;
	xor.b64  	%rd531, %rd490, %rd466;
	and.b64  	%rd532, %rd518, %rd531;
	xor.b64  	%rd533, %rd532, %rd466;
	add.s64 	%rd534, %rd530, %rd533;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r270,%dummy}, %rd518;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r271}, %rd518;
	}
	shf.r.wrap.b32 	%r272, %r271, %r270, 14;
	shf.r.wrap.b32 	%r273, %r270, %r271, 14;
	mov.b64 	%rd535, {%r273, %r272};
	shf.r.wrap.b32 	%r274, %r271, %r270, 18;
	shf.r.wrap.b32 	%r275, %r270, %r271, 18;
	mov.b64 	%rd536, {%r275, %r274};
	xor.b64  	%rd537, %rd535, %rd536;
	shf.l.wrap.b32 	%r276, %r270, %r271, 23;
	shf.l.wrap.b32 	%r277, %r271, %r270, 23;
	mov.b64 	%rd538, {%r277, %r276};
	xor.b64  	%rd539, %rd537, %rd538;
	add.s64 	%rd540, %rd534, %rd539;
	add.s64 	%rd541, %rd540, -9160688886553864527;
	add.s64 	%rd542, %rd541, %rd449;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r278,%dummy}, %rd529;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r279}, %rd529;
	}
	shf.r.wrap.b32 	%r280, %r279, %r278, 28;
	shf.r.wrap.b32 	%r281, %r278, %r279, 28;
	mov.b64 	%rd543, {%r281, %r280};
	shf.l.wrap.b32 	%r282, %r278, %r279, 30;
	shf.l.wrap.b32 	%r283, %r279, %r278, 30;
	mov.b64 	%rd544, {%r283, %r282};
	xor.b64  	%rd545, %rd543, %rd544;
	shf.l.wrap.b32 	%r284, %r278, %r279, 25;
	shf.l.wrap.b32 	%r285, %r279, %r278, 25;
	mov.b64 	%rd546, {%r285, %r284};
	xor.b64  	%rd547, %rd545, %rd546;
	and.b64  	%rd548, %rd529, %rd501;
	or.b64  	%rd549, %rd529, %rd501;
	and.b64  	%rd550, %rd549, %rd477;
	or.b64  	%rd551, %rd550, %rd548;
	add.s64 	%rd552, %rd551, %rd547;
	add.s64 	%rd553, %rd552, %rd541;
	ld.local.v2.u64 	{%rd554, %rd555}, [%rd4+112];
	add.s64 	%rd558, %rd554, %rd466;
	xor.b64  	%rd559, %rd518, %rd490;
	and.b64  	%rd560, %rd542, %rd559;
	xor.b64  	%rd561, %rd560, %rd490;
	add.s64 	%rd562, %rd558, %rd561;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r286,%dummy}, %rd542;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r287}, %rd542;
	}
	shf.r.wrap.b32 	%r288, %r287, %r286, 14;
	shf.r.wrap.b32 	%r289, %r286, %r287, 14;
	mov.b64 	%rd563, {%r289, %r288};
	shf.r.wrap.b32 	%r290, %r287, %r286, 18;
	shf.r.wrap.b32 	%r291, %r286, %r287, 18;
	mov.b64 	%rd564, {%r291, %r290};
	xor.b64  	%rd565, %rd563, %rd564;
	shf.l.wrap.b32 	%r292, %r286, %r287, 23;
	shf.l.wrap.b32 	%r293, %r287, %r286, 23;
	mov.b64 	%rd566, {%r293, %r292};
	xor.b64  	%rd567, %rd565, %rd566;
	add.s64 	%rd568, %rd562, %rd567;
	add.s64 	%rd569, %rd568, -7215885187991268811;
	add.s64 	%rd570, %rd569, %rd477;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r294,%dummy}, %rd553;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r295}, %rd553;
	}
	shf.r.wrap.b32 	%r296, %r295, %r294, 28;
	shf.r.wrap.b32 	%r297, %r294, %r295, 28;
	mov.b64 	%rd571, {%r297, %r296};
	shf.l.wrap.b32 	%r298, %r294, %r295, 30;
	shf.l.wrap.b32 	%r299, %r295, %r294, 30;
	mov.b64 	%rd572, {%r299, %r298};
	xor.b64  	%rd573, %rd571, %rd572;
	shf.l.wrap.b32 	%r300, %r294, %r295, 25;
	shf.l.wrap.b32 	%r301, %r295, %r294, 25;
	mov.b64 	%rd574, {%r301, %r300};
	xor.b64  	%rd575, %rd573, %rd574;
	and.b64  	%rd576, %rd553, %rd529;
	or.b64  	%rd577, %rd553, %rd529;
	and.b64  	%rd578, %rd577, %rd501;
	or.b64  	%rd579, %rd578, %rd576;
	add.s64 	%rd580, %rd579, %rd575;
	add.s64 	%rd581, %rd580, %rd569;
	add.s64 	%rd582, %rd555, %rd490;
	xor.b64  	%rd583, %rd542, %rd518;
	and.b64  	%rd584, %rd570, %rd583;
	xor.b64  	%rd585, %rd584, %rd518;
	add.s64 	%rd586, %rd582, %rd585;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r302,%dummy}, %rd570;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r303}, %rd570;
	}
	shf.r.wrap.b32 	%r304, %r303, %r302, 14;
	shf.r.wrap.b32 	%r305, %r302, %r303, 14;
	mov.b64 	%rd587, {%r305, %r304};
	shf.r.wrap.b32 	%r306, %r303, %r302, 18;
	shf.r.wrap.b32 	%r307, %r302, %r303, 18;
	mov.b64 	%rd588, {%r307, %r306};
	xor.b64  	%rd589, %rd587, %rd588;
	shf.l.wrap.b32 	%r308, %r302, %r303, 23;
	shf.l.wrap.b32 	%r309, %r303, %r302, 23;
	mov.b64 	%rd590, {%r309, %r308};
	xor.b64  	%rd591, %rd589, %rd590;
	add.s64 	%rd592, %rd586, %rd591;
	add.s64 	%rd593, %rd592, -4495734319001033068;
	add.s64 	%rd594, %rd593, %rd501;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r310,%dummy}, %rd581;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r311}, %rd581;
	}
	shf.r.wrap.b32 	%r312, %r311, %r310, 28;
	shf.r.wrap.b32 	%r313, %r310, %r311, 28;
	mov.b64 	%rd595, {%r313, %r312};
	shf.l.wrap.b32 	%r314, %r310, %r311, 30;
	shf.l.wrap.b32 	%r315, %r311, %r310, 30;
	mov.b64 	%rd596, {%r315, %r314};
	xor.b64  	%rd597, %rd595, %rd596;
	shf.l.wrap.b32 	%r316, %r310, %r311, 25;
	shf.l.wrap.b32 	%r317, %r311, %r310, 25;
	mov.b64 	%rd598, {%r317, %r316};
	xor.b64  	%rd599, %rd597, %rd598;
	and.b64  	%rd600, %rd581, %rd553;
	or.b64  	%rd601, %rd581, %rd553;
	and.b64  	%rd602, %rd601, %rd529;
	or.b64  	%rd603, %rd602, %rd600;
	add.s64 	%rd604, %rd603, %rd599;
	add.s64 	%rd605, %rd604, %rd593;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r318,%dummy}, %rd554;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r319}, %rd554;
	}
	shf.r.wrap.b32 	%r320, %r319, %r318, 19;
	shf.r.wrap.b32 	%r321, %r318, %r319, 19;
	mov.b64 	%rd606, {%r321, %r320};
	shf.l.wrap.b32 	%r322, %r318, %r319, 3;
	shf.l.wrap.b32 	%r323, %r319, %r318, 3;
	mov.b64 	%rd607, {%r323, %r322};
	xor.b64  	%rd608, %rd606, %rd607;
	shr.u64 	%rd609, %rd554, 6;
	xor.b64  	%rd610, %rd608, %rd609;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r324,%dummy}, %rd206;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r325}, %rd206;
	}
	shf.r.wrap.b32 	%r326, %r325, %r324, 1;
	shf.r.wrap.b32 	%r327, %r324, %r325, 1;
	mov.b64 	%rd611, {%r327, %r326};
	shf.r.wrap.b32 	%r328, %r325, %r324, 8;
	shf.r.wrap.b32 	%r329, %r324, %r325, 8;
	mov.b64 	%rd612, {%r329, %r328};
	xor.b64  	%rd613, %rd611, %rd612;
	shr.u64 	%rd614, %rd206, 7;
	xor.b64  	%rd615, %rd613, %rd614;
	add.s64 	%rd616, %rd610, %rd205;
	add.s64 	%rd617, %rd616, %rd399;
	add.s64 	%rd618, %rd617, %rd615;
	add.s64 	%rd619, %rd618, %rd518;
	xor.b64  	%rd620, %rd570, %rd542;
	and.b64  	%rd621, %rd594, %rd620;
	xor.b64  	%rd622, %rd621, %rd542;
	add.s64 	%rd623, %rd619, %rd622;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r330,%dummy}, %rd594;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r331}, %rd594;
	}
	shf.r.wrap.b32 	%r332, %r331, %r330, 14;
	shf.r.wrap.b32 	%r333, %r330, %r331, 14;
	mov.b64 	%rd624, {%r333, %r332};
	shf.r.wrap.b32 	%r334, %r331, %r330, 18;
	shf.r.wrap.b32 	%r335, %r330, %r331, 18;
	mov.b64 	%rd625, {%r335, %r334};
	xor.b64  	%rd626, %rd624, %rd625;
	shf.l.wrap.b32 	%r336, %r330, %r331, 23;
	shf.l.wrap.b32 	%r337, %r331, %r330, 23;
	mov.b64 	%rd627, {%r337, %r336};
	xor.b64  	%rd628, %rd626, %rd627;
	add.s64 	%rd629, %rd623, %rd628;
	add.s64 	%rd630, %rd629, -1973867731355612462;
	add.s64 	%rd631, %rd630, %rd529;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r338,%dummy}, %rd605;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r339}, %rd605;
	}
	shf.r.wrap.b32 	%r340, %r339, %r338, 28;
	shf.r.wrap.b32 	%r341, %r338, %r339, 28;
	mov.b64 	%rd632, {%r341, %r340};
	shf.l.wrap.b32 	%r342, %r338, %r339, 30;
	shf.l.wrap.b32 	%r343, %r339, %r338, 30;
	mov.b64 	%rd633, {%r343, %r342};
	xor.b64  	%rd634, %rd632, %rd633;
	shf.l.wrap.b32 	%r344, %r338, %r339, 25;
	shf.l.wrap.b32 	%r345, %r339, %r338, 25;
	mov.b64 	%rd635, {%r345, %r344};
	xor.b64  	%rd636, %rd634, %rd635;
	and.b64  	%rd637, %rd605, %rd581;
	or.b64  	%rd638, %rd605, %rd581;
	and.b64  	%rd639, %rd638, %rd553;
	or.b64  	%rd640, %rd639, %rd637;
	add.s64 	%rd641, %rd640, %rd636;
	add.s64 	%rd642, %rd641, %rd630;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r346,%dummy}, %rd555;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r347}, %rd555;
	}
	shf.r.wrap.b32 	%r348, %r347, %r346, 19;
	shf.r.wrap.b32 	%r349, %r346, %r347, 19;
	mov.b64 	%rd643, {%r349, %r348};
	shf.l.wrap.b32 	%r350, %r346, %r347, 3;
	shf.l.wrap.b32 	%r351, %r347, %r346, 3;
	mov.b64 	%rd644, {%r351, %r350};
	xor.b64  	%rd645, %rd643, %rd644;
	shr.u64 	%rd646, %rd555, 6;
	xor.b64  	%rd647, %rd645, %rd646;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r352,%dummy}, %rd244;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r353}, %rd244;
	}
	shf.r.wrap.b32 	%r354, %r353, %r352, 1;
	shf.r.wrap.b32 	%r355, %r352, %r353, 1;
	mov.b64 	%rd648, {%r355, %r354};
	shf.r.wrap.b32 	%r356, %r353, %r352, 8;
	shf.r.wrap.b32 	%r357, %r352, %r353, 8;
	mov.b64 	%rd649, {%r357, %r356};
	xor.b64  	%rd650, %rd648, %rd649;
	shr.u64 	%rd651, %rd244, 7;
	xor.b64  	%rd652, %rd650, %rd651;
	add.s64 	%rd653, %rd647, %rd206;
	add.s64 	%rd654, %rd653, %rd450;
	add.s64 	%rd655, %rd654, %rd652;
	add.s64 	%rd656, %rd655, %rd542;
	xor.b64  	%rd657, %rd594, %rd570;
	and.b64  	%rd658, %rd631, %rd657;
	xor.b64  	%rd659, %rd658, %rd570;
	add.s64 	%rd660, %rd656, %rd659;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r358,%dummy}, %rd631;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r359}, %rd631;
	}
	shf.r.wrap.b32 	%r360, %r359, %r358, 14;
	shf.r.wrap.b32 	%r361, %r358, %r359, 14;
	mov.b64 	%rd661, {%r361, %r360};
	shf.r.wrap.b32 	%r362, %r359, %r358, 18;
	shf.r.wrap.b32 	%r363, %r358, %r359, 18;
	mov.b64 	%rd662, {%r363, %r362};
	xor.b64  	%rd663, %rd661, %rd662;
	shf.l.wrap.b32 	%r364, %r358, %r359, 23;
	shf.l.wrap.b32 	%r365, %r359, %r358, 23;
	mov.b64 	%rd664, {%r365, %r364};
	xor.b64  	%rd665, %rd663, %rd664;
	add.s64 	%rd666, %rd660, %rd665;
	add.s64 	%rd667, %rd666, -1171420211273849373;
	add.s64 	%rd668, %rd667, %rd553;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r366,%dummy}, %rd642;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r367}, %rd642;
	}
	shf.r.wrap.b32 	%r368, %r367, %r366, 28;
	shf.r.wrap.b32 	%r369, %r366, %r367, 28;
	mov.b64 	%rd669, {%r369, %r368};
	shf.l.wrap.b32 	%r370, %r366, %r367, 30;
	shf.l.wrap.b32 	%r371, %r367, %r366, 30;
	mov.b64 	%rd670, {%r371, %r370};
	xor.b64  	%rd671, %rd669, %rd670;
	shf.l.wrap.b32 	%r372, %r366, %r367, 25;
	shf.l.wrap.b32 	%r373, %r367, %r366, 25;
	mov.b64 	%rd672, {%r373, %r372};
	xor.b64  	%rd673, %rd671, %rd672;
	and.b64  	%rd674, %rd642, %rd605;
	or.b64  	%rd675, %rd642, %rd605;
	and.b64  	%rd676, %rd675, %rd581;
	or.b64  	%rd677, %rd676, %rd674;
	add.s64 	%rd678, %rd677, %rd673;
	add.s64 	%rd679, %rd678, %rd667;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r374,%dummy}, %rd618;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r375}, %rd618;
	}
	shf.r.wrap.b32 	%r376, %r375, %r374, 19;
	shf.r.wrap.b32 	%r377, %r374, %r375, 19;
	mov.b64 	%rd680, {%r377, %r376};
	shf.l.wrap.b32 	%r378, %r374, %r375, 3;
	shf.l.wrap.b32 	%r379, %r375, %r374, 3;
	mov.b64 	%rd681, {%r379, %r378};
	xor.b64  	%rd682, %rd680, %rd681;
	shr.u64 	%rd683, %rd618, 6;
	xor.b64  	%rd684, %rd682, %rd683;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r380,%dummy}, %rd245;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r381}, %rd245;
	}
	shf.r.wrap.b32 	%r382, %r381, %r380, 1;
	shf.r.wrap.b32 	%r383, %r380, %r381, 1;
	mov.b64 	%rd685, {%r383, %r382};
	shf.r.wrap.b32 	%r384, %r381, %r380, 8;
	shf.r.wrap.b32 	%r385, %r380, %r381, 8;
	mov.b64 	%rd686, {%r385, %r384};
	xor.b64  	%rd687, %rd685, %rd686;
	shr.u64 	%rd688, %rd245, 7;
	xor.b64  	%rd689, %rd687, %rd688;
	add.s64 	%rd690, %rd684, %rd244;
	add.s64 	%rd691, %rd690, %rd451;
	add.s64 	%rd692, %rd691, %rd689;
	add.s64 	%rd693, %rd692, %rd570;
	xor.b64  	%rd694, %rd631, %rd594;
	and.b64  	%rd695, %rd668, %rd694;
	xor.b64  	%rd696, %rd695, %rd594;
	add.s64 	%rd697, %rd693, %rd696;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r386,%dummy}, %rd668;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r387}, %rd668;
	}
	shf.r.wrap.b32 	%r388, %r387, %r386, 14;
	shf.r.wrap.b32 	%r389, %r386, %r387, 14;
	mov.b64 	%rd698, {%r389, %r388};
	shf.r.wrap.b32 	%r390, %r387, %r386, 18;
	shf.r.wrap.b32 	%r391, %r386, %r387, 18;
	mov.b64 	%rd699, {%r391, %r390};
	xor.b64  	%rd700, %rd698, %rd699;
	shf.l.wrap.b32 	%r392, %r386, %r387, 23;
	shf.l.wrap.b32 	%r393, %r387, %r386, 23;
	mov.b64 	%rd701, {%r393, %r392};
	xor.b64  	%rd702, %rd700, %rd701;
	add.s64 	%rd703, %rd697, %rd702;
	add.s64 	%rd704, %rd703, 1135362057144423861;
	add.s64 	%rd705, %rd704, %rd581;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r394,%dummy}, %rd679;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r395}, %rd679;
	}
	shf.r.wrap.b32 	%r396, %r395, %r394, 28;
	shf.r.wrap.b32 	%r397, %r394, %r395, 28;
	mov.b64 	%rd706, {%r397, %r396};
	shf.l.wrap.b32 	%r398, %r394, %r395, 30;
	shf.l.wrap.b32 	%r399, %r395, %r394, 30;
	mov.b64 	%rd707, {%r399, %r398};
	xor.b64  	%rd708, %rd706, %rd707;
	shf.l.wrap.b32 	%r400, %r394, %r395, 25;
	shf.l.wrap.b32 	%r401, %r395, %r394, 25;
	mov.b64 	%rd709, {%r401, %r400};
	xor.b64  	%rd710, %rd708, %rd709;
	and.b64  	%rd711, %rd679, %rd642;
	or.b64  	%rd712, %rd679, %rd642;
	and.b64  	%rd713, %rd712, %rd605;
	or.b64  	%rd714, %rd713, %rd711;
	add.s64 	%rd715, %rd714, %rd710;
	add.s64 	%rd716, %rd715, %rd704;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r402,%dummy}, %rd655;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r403}, %rd655;
	}
	shf.r.wrap.b32 	%r404, %r403, %r402, 19;
	shf.r.wrap.b32 	%r405, %r402, %r403, 19;
	mov.b64 	%rd717, {%r405, %r404};
	shf.l.wrap.b32 	%r406, %r402, %r403, 3;
	shf.l.wrap.b32 	%r407, %r403, %r402, 3;
	mov.b64 	%rd718, {%r407, %r406};
	xor.b64  	%rd719, %rd717, %rd718;
	shr.u64 	%rd720, %rd655, 6;
	xor.b64  	%rd721, %rd719, %rd720;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r408,%dummy}, %rd294;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r409}, %rd294;
	}
	shf.r.wrap.b32 	%r410, %r409, %r408, 1;
	shf.r.wrap.b32 	%r411, %r408, %r409, 1;
	mov.b64 	%rd722, {%r411, %r410};
	shf.r.wrap.b32 	%r412, %r409, %r408, 8;
	shf.r.wrap.b32 	%r413, %r408, %r409, 8;
	mov.b64 	%rd723, {%r413, %r412};
	xor.b64  	%rd724, %rd722, %rd723;
	shr.u64 	%rd725, %rd294, 7;
	xor.b64  	%rd726, %rd724, %rd725;
	add.s64 	%rd727, %rd721, %rd245;
	add.s64 	%rd728, %rd727, %rd502;
	add.s64 	%rd729, %rd728, %rd726;
	add.s64 	%rd730, %rd729, %rd594;
	xor.b64  	%rd731, %rd668, %rd631;
	and.b64  	%rd732, %rd705, %rd731;
	xor.b64  	%rd733, %rd732, %rd631;
	add.s64 	%rd734, %rd730, %rd733;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r414,%dummy}, %rd705;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r415}, %rd705;
	}
	shf.r.wrap.b32 	%r416, %r415, %r414, 14;
	shf.r.wrap.b32 	%r417, %r414, %r415, 14;
	mov.b64 	%rd735, {%r417, %r416};
	shf.r.wrap.b32 	%r418, %r415, %r414, 18;
	shf.r.wrap.b32 	%r419, %r414, %r415, 18;
	mov.b64 	%rd736, {%r419, %r418};
	xor.b64  	%rd737, %rd735, %rd736;
	shf.l.wrap.b32 	%r420, %r414, %r415, 23;
	shf.l.wrap.b32 	%r421, %r415, %r414, 23;
	mov.b64 	%rd738, {%r421, %r420};
	xor.b64  	%rd739, %rd737, %rd738;
	add.s64 	%rd740, %rd734, %rd739;
	add.s64 	%rd741, %rd740, 2597628984639134821;
	add.s64 	%rd742, %rd741, %rd605;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r422,%dummy}, %rd716;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r423}, %rd716;
	}
	shf.r.wrap.b32 	%r424, %r423, %r422, 28;
	shf.r.wrap.b32 	%r425, %r422, %r423, 28;
	mov.b64 	%rd743, {%r425, %r424};
	shf.l.wrap.b32 	%r426, %r422, %r423, 30;
	shf.l.wrap.b32 	%r427, %r423, %r422, 30;
	mov.b64 	%rd744, {%r427, %r426};
	xor.b64  	%rd745, %rd743, %rd744;
	shf.l.wrap.b32 	%r428, %r422, %r423, 25;
	shf.l.wrap.b32 	%r429, %r423, %r422, 25;
	mov.b64 	%rd746, {%r429, %r428};
	xor.b64  	%rd747, %rd745, %rd746;
	and.b64  	%rd748, %rd716, %rd679;
	or.b64  	%rd749, %rd716, %rd679;
	and.b64  	%rd750, %rd749, %rd642;
	or.b64  	%rd751, %rd750, %rd748;
	add.s64 	%rd752, %rd751, %rd747;
	add.s64 	%rd753, %rd752, %rd741;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r430,%dummy}, %rd692;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r431}, %rd692;
	}
	shf.r.wrap.b32 	%r432, %r431, %r430, 19;
	shf.r.wrap.b32 	%r433, %r430, %r431, 19;
	mov.b64 	%rd754, {%r433, %r432};
	shf.l.wrap.b32 	%r434, %r430, %r431, 3;
	shf.l.wrap.b32 	%r435, %r431, %r430, 3;
	mov.b64 	%rd755, {%r435, %r434};
	xor.b64  	%rd756, %rd754, %rd755;
	shr.u64 	%rd757, %rd692, 6;
	xor.b64  	%rd758, %rd756, %rd757;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r436,%dummy}, %rd295;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r437}, %rd295;
	}
	shf.r.wrap.b32 	%r438, %r437, %r436, 1;
	shf.r.wrap.b32 	%r439, %r436, %r437, 1;
	mov.b64 	%rd759, {%r439, %r438};
	shf.r.wrap.b32 	%r440, %r437, %r436, 8;
	shf.r.wrap.b32 	%r441, %r436, %r437, 8;
	mov.b64 	%rd760, {%r441, %r440};
	xor.b64  	%rd761, %rd759, %rd760;
	shr.u64 	%rd762, %rd295, 7;
	xor.b64  	%rd763, %rd761, %rd762;
	add.s64 	%rd764, %rd758, %rd294;
	add.s64 	%rd765, %rd764, %rd503;
	add.s64 	%rd766, %rd765, %rd763;
	add.s64 	%rd767, %rd766, %rd631;
	xor.b64  	%rd768, %rd705, %rd668;
	and.b64  	%rd769, %rd742, %rd768;
	xor.b64  	%rd770, %rd769, %rd668;
	add.s64 	%rd771, %rd767, %rd770;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r442,%dummy}, %rd742;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r443}, %rd742;
	}
	shf.r.wrap.b32 	%r444, %r443, %r442, 14;
	shf.r.wrap.b32 	%r445, %r442, %r443, 14;
	mov.b64 	%rd772, {%r445, %r444};
	shf.r.wrap.b32 	%r446, %r443, %r442, 18;
	shf.r.wrap.b32 	%r447, %r442, %r443, 18;
	mov.b64 	%rd773, {%r447, %r446};
	xor.b64  	%rd774, %rd772, %rd773;
	shf.l.wrap.b32 	%r448, %r442, %r443, 23;
	shf.l.wrap.b32 	%r449, %r443, %r442, 23;
	mov.b64 	%rd775, {%r449, %r448};
	xor.b64  	%rd776, %rd774, %rd775;
	add.s64 	%rd777, %rd771, %rd776;
	add.s64 	%rd778, %rd777, 3308224258029322869;
	add.s64 	%rd779, %rd778, %rd642;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r450,%dummy}, %rd753;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r451}, %rd753;
	}
	shf.r.wrap.b32 	%r452, %r451, %r450, 28;
	shf.r.wrap.b32 	%r453, %r450, %r451, 28;
	mov.b64 	%rd780, {%r453, %r452};
	shf.l.wrap.b32 	%r454, %r450, %r451, 30;
	shf.l.wrap.b32 	%r455, %r451, %r450, 30;
	mov.b64 	%rd781, {%r455, %r454};
	xor.b64  	%rd782, %rd780, %rd781;
	shf.l.wrap.b32 	%r456, %r450, %r451, 25;
	shf.l.wrap.b32 	%r457, %r451, %r450, 25;
	mov.b64 	%rd783, {%r457, %r456};
	xor.b64  	%rd784, %rd782, %rd783;
	and.b64  	%rd785, %rd753, %rd716;
	or.b64  	%rd786, %rd753, %rd716;
	and.b64  	%rd787, %rd786, %rd679;
	or.b64  	%rd788, %rd787, %rd785;
	add.s64 	%rd789, %rd788, %rd784;
	add.s64 	%rd790, %rd789, %rd778;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r458,%dummy}, %rd729;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r459}, %rd729;
	}
	shf.r.wrap.b32 	%r460, %r459, %r458, 19;
	shf.r.wrap.b32 	%r461, %r458, %r459, 19;
	mov.b64 	%rd791, {%r461, %r460};
	shf.l.wrap.b32 	%r462, %r458, %r459, 3;
	shf.l.wrap.b32 	%r463, %r459, %r458, 3;
	mov.b64 	%rd792, {%r463, %r462};
	xor.b64  	%rd793, %rd791, %rd792;
	shr.u64 	%rd794, %rd729, 6;
	xor.b64  	%rd795, %rd793, %rd794;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r464,%dummy}, %rd346;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r465}, %rd346;
	}
	shf.r.wrap.b32 	%r466, %r465, %r464, 1;
	shf.r.wrap.b32 	%r467, %r464, %r465, 1;
	mov.b64 	%rd796, {%r467, %r466};
	shf.r.wrap.b32 	%r468, %r465, %r464, 8;
	shf.r.wrap.b32 	%r469, %r464, %r465, 8;
	mov.b64 	%rd797, {%r469, %r468};
	xor.b64  	%rd798, %rd796, %rd797;
	shr.u64 	%rd799, %rd346, 7;
	xor.b64  	%rd800, %rd798, %rd799;
	add.s64 	%rd801, %rd795, %rd295;
	add.s64 	%rd802, %rd801, %rd554;
	add.s64 	%rd803, %rd802, %rd800;
	add.s64 	%rd804, %rd803, %rd668;
	xor.b64  	%rd805, %rd742, %rd705;
	and.b64  	%rd806, %rd779, %rd805;
	xor.b64  	%rd807, %rd806, %rd705;
	add.s64 	%rd808, %rd804, %rd807;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r470,%dummy}, %rd779;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r471}, %rd779;
	}
	shf.r.wrap.b32 	%r472, %r471, %r470, 14;
	shf.r.wrap.b32 	%r473, %r470, %r471, 14;
	mov.b64 	%rd809, {%r473, %r472};
	shf.r.wrap.b32 	%r474, %r471, %r470, 18;
	shf.r.wrap.b32 	%r475, %r470, %r471, 18;
	mov.b64 	%rd810, {%r475, %r474};
	xor.b64  	%rd811, %rd809, %rd810;
	shf.l.wrap.b32 	%r476, %r470, %r471, 23;
	shf.l.wrap.b32 	%r477, %r471, %r470, 23;
	mov.b64 	%rd812, {%r477, %r476};
	xor.b64  	%rd813, %rd811, %rd812;
	add.s64 	%rd814, %rd808, %rd813;
	add.s64 	%rd815, %rd814, 5365058923640841347;
	add.s64 	%rd816, %rd815, %rd679;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r478,%dummy}, %rd790;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r479}, %rd790;
	}
	shf.r.wrap.b32 	%r480, %r479, %r478, 28;
	shf.r.wrap.b32 	%r481, %r478, %r479, 28;
	mov.b64 	%rd817, {%r481, %r480};
	shf.l.wrap.b32 	%r482, %r478, %r479, 30;
	shf.l.wrap.b32 	%r483, %r479, %r478, 30;
	mov.b64 	%rd818, {%r483, %r482};
	xor.b64  	%rd819, %rd817, %rd818;
	shf.l.wrap.b32 	%r484, %r478, %r479, 25;
	shf.l.wrap.b32 	%r485, %r479, %r478, 25;
	mov.b64 	%rd820, {%r485, %r484};
	xor.b64  	%rd821, %rd819, %rd820;
	and.b64  	%rd822, %rd790, %rd753;
	or.b64  	%rd823, %rd790, %rd753;
	and.b64  	%rd824, %rd823, %rd716;
	or.b64  	%rd825, %rd824, %rd822;
	add.s64 	%rd826, %rd825, %rd821;
	add.s64 	%rd827, %rd826, %rd815;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r486,%dummy}, %rd766;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r487}, %rd766;
	}
	shf.r.wrap.b32 	%r488, %r487, %r486, 19;
	shf.r.wrap.b32 	%r489, %r486, %r487, 19;
	mov.b64 	%rd828, {%r489, %r488};
	shf.l.wrap.b32 	%r490, %r486, %r487, 3;
	shf.l.wrap.b32 	%r491, %r487, %r486, 3;
	mov.b64 	%rd829, {%r491, %r490};
	xor.b64  	%rd830, %rd828, %rd829;
	shr.u64 	%rd831, %rd766, 6;
	xor.b64  	%rd832, %rd830, %rd831;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r492,%dummy}, %rd347;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r493}, %rd347;
	}
	shf.r.wrap.b32 	%r494, %r493, %r492, 1;
	shf.r.wrap.b32 	%r495, %r492, %r493, 1;
	mov.b64 	%rd833, {%r495, %r494};
	shf.r.wrap.b32 	%r496, %r493, %r492, 8;
	shf.r.wrap.b32 	%r497, %r492, %r493, 8;
	mov.b64 	%rd834, {%r497, %r496};
	xor.b64  	%rd835, %rd833, %rd834;
	shr.u64 	%rd836, %rd347, 7;
	xor.b64  	%rd837, %rd835, %rd836;
	add.s64 	%rd838, %rd832, %rd346;
	add.s64 	%rd839, %rd838, %rd555;
	add.s64 	%rd840, %rd839, %rd837;
	add.s64 	%rd841, %rd840, %rd705;
	xor.b64  	%rd842, %rd779, %rd742;
	and.b64  	%rd843, %rd816, %rd842;
	xor.b64  	%rd844, %rd843, %rd742;
	add.s64 	%rd845, %rd841, %rd844;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r498,%dummy}, %rd816;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r499}, %rd816;
	}
	shf.r.wrap.b32 	%r500, %r499, %r498, 14;
	shf.r.wrap.b32 	%r501, %r498, %r499, 14;
	mov.b64 	%rd846, {%r501, %r500};
	shf.r.wrap.b32 	%r502, %r499, %r498, 18;
	shf.r.wrap.b32 	%r503, %r498, %r499, 18;
	mov.b64 	%rd847, {%r503, %r502};
	xor.b64  	%rd848, %rd846, %rd847;
	shf.l.wrap.b32 	%r504, %r498, %r499, 23;
	shf.l.wrap.b32 	%r505, %r499, %r498, 23;
	mov.b64 	%rd849, {%r505, %r504};
	xor.b64  	%rd850, %rd848, %rd849;
	add.s64 	%rd851, %rd845, %rd850;
	add.s64 	%rd852, %rd851, 6679025012923562964;
	add.s64 	%rd853, %rd852, %rd716;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r506,%dummy}, %rd827;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r507}, %rd827;
	}
	shf.r.wrap.b32 	%r508, %r507, %r506, 28;
	shf.r.wrap.b32 	%r509, %r506, %r507, 28;
	mov.b64 	%rd854, {%r509, %r508};
	shf.l.wrap.b32 	%r510, %r506, %r507, 30;
	shf.l.wrap.b32 	%r511, %r507, %r506, 30;
	mov.b64 	%rd855, {%r511, %r510};
	xor.b64  	%rd856, %rd854, %rd855;
	shf.l.wrap.b32 	%r512, %r506, %r507, 25;
	shf.l.wrap.b32 	%r513, %r507, %r506, 25;
	mov.b64 	%rd857, {%r513, %r512};
	xor.b64  	%rd858, %rd856, %rd857;
	and.b64  	%rd859, %rd827, %rd790;
	or.b64  	%rd860, %rd827, %rd790;
	and.b64  	%rd861, %rd860, %rd753;
	or.b64  	%rd862, %rd861, %rd859;
	add.s64 	%rd863, %rd862, %rd858;
	add.s64 	%rd864, %rd863, %rd852;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r514,%dummy}, %rd803;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r515}, %rd803;
	}
	shf.r.wrap.b32 	%r516, %r515, %r514, 19;
	shf.r.wrap.b32 	%r517, %r514, %r515, 19;
	mov.b64 	%rd865, {%r517, %r516};
	shf.l.wrap.b32 	%r518, %r514, %r515, 3;
	shf.l.wrap.b32 	%r519, %r515, %r514, 3;
	mov.b64 	%rd866, {%r519, %r518};
	xor.b64  	%rd867, %rd865, %rd866;
	shr.u64 	%rd868, %rd803, 6;
	xor.b64  	%rd869, %rd867, %rd868;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r520,%dummy}, %rd398;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r521}, %rd398;
	}
	shf.r.wrap.b32 	%r522, %r521, %r520, 1;
	shf.r.wrap.b32 	%r523, %r520, %r521, 1;
	mov.b64 	%rd870, {%r523, %r522};
	shf.r.wrap.b32 	%r524, %r521, %r520, 8;
	shf.r.wrap.b32 	%r525, %r520, %r521, 8;
	mov.b64 	%rd871, {%r525, %r524};
	xor.b64  	%rd872, %rd870, %rd871;
	shr.u64 	%rd873, %rd398, 7;
	xor.b64  	%rd874, %rd872, %rd873;
	add.s64 	%rd875, %rd869, %rd347;
	add.s64 	%rd876, %rd875, %rd618;
	add.s64 	%rd877, %rd876, %rd874;
	add.s64 	%rd878, %rd877, %rd742;
	xor.b64  	%rd879, %rd816, %rd779;
	and.b64  	%rd880, %rd853, %rd879;
	xor.b64  	%rd881, %rd880, %rd779;
	add.s64 	%rd882, %rd878, %rd881;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r526,%dummy}, %rd853;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r527}, %rd853;
	}
	shf.r.wrap.b32 	%r528, %r527, %r526, 14;
	shf.r.wrap.b32 	%r529, %r526, %r527, 14;
	mov.b64 	%rd883, {%r529, %r528};
	shf.r.wrap.b32 	%r530, %r527, %r526, 18;
	shf.r.wrap.b32 	%r531, %r526, %r527, 18;
	mov.b64 	%rd884, {%r531, %r530};
	xor.b64  	%rd885, %rd883, %rd884;
	shf.l.wrap.b32 	%r532, %r526, %r527, 23;
	shf.l.wrap.b32 	%r533, %r527, %r526, 23;
	mov.b64 	%rd886, {%r533, %r532};
	xor.b64  	%rd887, %rd885, %rd886;
	add.s64 	%rd888, %rd882, %rd887;
	add.s64 	%rd889, %rd888, 8573033837759648693;
	add.s64 	%rd890, %rd889, %rd753;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r534,%dummy}, %rd864;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r535}, %rd864;
	}
	shf.r.wrap.b32 	%r536, %r535, %r534, 28;
	shf.r.wrap.b32 	%r537, %r534, %r535, 28;
	mov.b64 	%rd891, {%r537, %r536};
	shf.l.wrap.b32 	%r538, %r534, %r535, 30;
	shf.l.wrap.b32 	%r539, %r535, %r534, 30;
	mov.b64 	%rd892, {%r539, %r538};
	xor.b64  	%rd893, %rd891, %rd892;
	shf.l.wrap.b32 	%r540, %r534, %r535, 25;
	shf.l.wrap.b32 	%r541, %r535, %r534, 25;
	mov.b64 	%rd894, {%r541, %r540};
	xor.b64  	%rd895, %rd893, %rd894;
	and.b64  	%rd896, %rd864, %rd827;
	or.b64  	%rd897, %rd864, %rd827;
	and.b64  	%rd898, %rd897, %rd790;
	or.b64  	%rd899, %rd898, %rd896;
	add.s64 	%rd900, %rd899, %rd895;
	add.s64 	%rd901, %rd900, %rd889;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r542,%dummy}, %rd840;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r543}, %rd840;
	}
	shf.r.wrap.b32 	%r544, %r543, %r542, 19;
	shf.r.wrap.b32 	%r545, %r542, %r543, 19;
	mov.b64 	%rd902, {%r545, %r544};
	shf.l.wrap.b32 	%r546, %r542, %r543, 3;
	shf.l.wrap.b32 	%r547, %r543, %r542, 3;
	mov.b64 	%rd903, {%r547, %r546};
	xor.b64  	%rd904, %rd902, %rd903;
	shr.u64 	%rd905, %rd840, 6;
	xor.b64  	%rd906, %rd904, %rd905;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r548,%dummy}, %rd399;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r549}, %rd399;
	}
	shf.r.wrap.b32 	%r550, %r549, %r548, 1;
	shf.r.wrap.b32 	%r551, %r548, %r549, 1;
	mov.b64 	%rd907, {%r551, %r550};
	shf.r.wrap.b32 	%r552, %r549, %r548, 8;
	shf.r.wrap.b32 	%r553, %r548, %r549, 8;
	mov.b64 	%rd908, {%r553, %r552};
	xor.b64  	%rd909, %rd907, %rd908;
	shr.u64 	%rd910, %rd399, 7;
	xor.b64  	%rd911, %rd909, %rd910;
	add.s64 	%rd912, %rd906, %rd398;
	add.s64 	%rd913, %rd912, %rd655;
	add.s64 	%rd914, %rd913, %rd911;
	add.s64 	%rd915, %rd914, %rd779;
	xor.b64  	%rd916, %rd853, %rd816;
	and.b64  	%rd917, %rd890, %rd916;
	xor.b64  	%rd918, %rd917, %rd816;
	add.s64 	%rd919, %rd915, %rd918;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r554,%dummy}, %rd890;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r555}, %rd890;
	}
	shf.r.wrap.b32 	%r556, %r555, %r554, 14;
	shf.r.wrap.b32 	%r557, %r554, %r555, 14;
	mov.b64 	%rd920, {%r557, %r556};
	shf.r.wrap.b32 	%r558, %r555, %r554, 18;
	shf.r.wrap.b32 	%r559, %r554, %r555, 18;
	mov.b64 	%rd921, {%r559, %r558};
	xor.b64  	%rd922, %rd920, %rd921;
	shf.l.wrap.b32 	%r560, %r554, %r555, 23;
	shf.l.wrap.b32 	%r561, %r555, %r554, 23;
	mov.b64 	%rd923, {%r561, %r560};
	xor.b64  	%rd924, %rd922, %rd923;
	add.s64 	%rd925, %rd919, %rd924;
	add.s64 	%rd926, %rd925, -7476448914759557205;
	add.s64 	%rd927, %rd926, %rd790;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r562,%dummy}, %rd901;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r563}, %rd901;
	}
	shf.r.wrap.b32 	%r564, %r563, %r562, 28;
	shf.r.wrap.b32 	%r565, %r562, %r563, 28;
	mov.b64 	%rd928, {%r565, %r564};
	shf.l.wrap.b32 	%r566, %r562, %r563, 30;
	shf.l.wrap.b32 	%r567, %r563, %r562, 30;
	mov.b64 	%rd929, {%r567, %r566};
	xor.b64  	%rd930, %rd928, %rd929;
	shf.l.wrap.b32 	%r568, %r562, %r563, 25;
	shf.l.wrap.b32 	%r569, %r563, %r562, 25;
	mov.b64 	%rd931, {%r569, %r568};
	xor.b64  	%rd932, %rd930, %rd931;
	and.b64  	%rd933, %rd901, %rd864;
	or.b64  	%rd934, %rd901, %rd864;
	and.b64  	%rd935, %rd934, %rd827;
	or.b64  	%rd936, %rd935, %rd933;
	add.s64 	%rd937, %rd936, %rd932;
	add.s64 	%rd938, %rd937, %rd926;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r570,%dummy}, %rd877;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r571}, %rd877;
	}
	shf.r.wrap.b32 	%r572, %r571, %r570, 19;
	shf.r.wrap.b32 	%r573, %r570, %r571, 19;
	mov.b64 	%rd939, {%r573, %r572};
	shf.l.wrap.b32 	%r574, %r570, %r571, 3;
	shf.l.wrap.b32 	%r575, %r571, %r570, 3;
	mov.b64 	%rd940, {%r575, %r574};
	xor.b64  	%rd941, %rd939, %rd940;
	shr.u64 	%rd942, %rd877, 6;
	xor.b64  	%rd943, %rd941, %rd942;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r576,%dummy}, %rd450;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r577}, %rd450;
	}
	shf.r.wrap.b32 	%r578, %r577, %r576, 1;
	shf.r.wrap.b32 	%r579, %r576, %r577, 1;
	mov.b64 	%rd944, {%r579, %r578};
	shf.r.wrap.b32 	%r580, %r577, %r576, 8;
	shf.r.wrap.b32 	%r581, %r576, %r577, 8;
	mov.b64 	%rd945, {%r581, %r580};
	xor.b64  	%rd946, %rd944, %rd945;
	shr.u64 	%rd947, %rd450, 7;
	xor.b64  	%rd948, %rd946, %rd947;
	add.s64 	%rd949, %rd943, %rd399;
	add.s64 	%rd950, %rd949, %rd692;
	add.s64 	%rd951, %rd950, %rd948;
	add.s64 	%rd952, %rd951, %rd816;
	xor.b64  	%rd953, %rd890, %rd853;
	and.b64  	%rd954, %rd927, %rd953;
	xor.b64  	%rd955, %rd954, %rd853;
	add.s64 	%rd956, %rd952, %rd955;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r582,%dummy}, %rd927;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r583}, %rd927;
	}
	shf.r.wrap.b32 	%r584, %r583, %r582, 14;
	shf.r.wrap.b32 	%r585, %r582, %r583, 14;
	mov.b64 	%rd957, {%r585, %r584};
	shf.r.wrap.b32 	%r586, %r583, %r582, 18;
	shf.r.wrap.b32 	%r587, %r582, %r583, 18;
	mov.b64 	%rd958, {%r587, %r586};
	xor.b64  	%rd959, %rd957, %rd958;
	shf.l.wrap.b32 	%r588, %r582, %r583, 23;
	shf.l.wrap.b32 	%r589, %r583, %r582, 23;
	mov.b64 	%rd960, {%r589, %r588};
	xor.b64  	%rd961, %rd959, %rd960;
	add.s64 	%rd962, %rd956, %rd961;
	add.s64 	%rd963, %rd962, -6327057829258317296;
	add.s64 	%rd964, %rd963, %rd827;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r590,%dummy}, %rd938;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r591}, %rd938;
	}
	shf.r.wrap.b32 	%r592, %r591, %r590, 28;
	shf.r.wrap.b32 	%r593, %r590, %r591, 28;
	mov.b64 	%rd965, {%r593, %r592};
	shf.l.wrap.b32 	%r594, %r590, %r591, 30;
	shf.l.wrap.b32 	%r595, %r591, %r590, 30;
	mov.b64 	%rd966, {%r595, %r594};
	xor.b64  	%rd967, %rd965, %rd966;
	shf.l.wrap.b32 	%r596, %r590, %r591, 25;
	shf.l.wrap.b32 	%r597, %r591, %r590, 25;
	mov.b64 	%rd968, {%r597, %r596};
	xor.b64  	%rd969, %rd967, %rd968;
	and.b64  	%rd970, %rd938, %rd901;
	or.b64  	%rd971, %rd938, %rd901;
	and.b64  	%rd972, %rd971, %rd864;
	or.b64  	%rd973, %rd972, %rd970;
	add.s64 	%rd974, %rd973, %rd969;
	add.s64 	%rd975, %rd974, %rd963;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r598,%dummy}, %rd914;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r599}, %rd914;
	}
	shf.r.wrap.b32 	%r600, %r599, %r598, 19;
	shf.r.wrap.b32 	%r601, %r598, %r599, 19;
	mov.b64 	%rd976, {%r601, %r600};
	shf.l.wrap.b32 	%r602, %r598, %r599, 3;
	shf.l.wrap.b32 	%r603, %r599, %r598, 3;
	mov.b64 	%rd977, {%r603, %r602};
	xor.b64  	%rd978, %rd976, %rd977;
	shr.u64 	%rd979, %rd914, 6;
	xor.b64  	%rd980, %rd978, %rd979;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r604,%dummy}, %rd451;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r605}, %rd451;
	}
	shf.r.wrap.b32 	%r606, %r605, %r604, 1;
	shf.r.wrap.b32 	%r607, %r604, %r605, 1;
	mov.b64 	%rd981, {%r607, %r606};
	shf.r.wrap.b32 	%r608, %r605, %r604, 8;
	shf.r.wrap.b32 	%r609, %r604, %r605, 8;
	mov.b64 	%rd982, {%r609, %r608};
	xor.b64  	%rd983, %rd981, %rd982;
	shr.u64 	%rd984, %rd451, 7;
	xor.b64  	%rd985, %rd983, %rd984;
	add.s64 	%rd986, %rd980, %rd450;
	add.s64 	%rd987, %rd986, %rd729;
	add.s64 	%rd988, %rd987, %rd985;
	add.s64 	%rd989, %rd988, %rd853;
	xor.b64  	%rd990, %rd927, %rd890;
	and.b64  	%rd991, %rd964, %rd990;
	xor.b64  	%rd992, %rd991, %rd890;
	add.s64 	%rd993, %rd989, %rd992;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r610,%dummy}, %rd964;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r611}, %rd964;
	}
	shf.r.wrap.b32 	%r612, %r611, %r610, 14;
	shf.r.wrap.b32 	%r613, %r610, %r611, 14;
	mov.b64 	%rd994, {%r613, %r612};
	shf.r.wrap.b32 	%r614, %r611, %r610, 18;
	shf.r.wrap.b32 	%r615, %r610, %r611, 18;
	mov.b64 	%rd995, {%r615, %r614};
	xor.b64  	%rd996, %rd994, %rd995;
	shf.l.wrap.b32 	%r616, %r610, %r611, 23;
	shf.l.wrap.b32 	%r617, %r611, %r610, 23;
	mov.b64 	%rd997, {%r617, %r616};
	xor.b64  	%rd998, %rd996, %rd997;
	add.s64 	%rd999, %rd993, %rd998;
	add.s64 	%rd1000, %rd999, -5763719355590565569;
	add.s64 	%rd1001, %rd1000, %rd864;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r618,%dummy}, %rd975;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r619}, %rd975;
	}
	shf.r.wrap.b32 	%r620, %r619, %r618, 28;
	shf.r.wrap.b32 	%r621, %r618, %r619, 28;
	mov.b64 	%rd1002, {%r621, %r620};
	shf.l.wrap.b32 	%r622, %r618, %r619, 30;
	shf.l.wrap.b32 	%r623, %r619, %r618, 30;
	mov.b64 	%rd1003, {%r623, %r622};
	xor.b64  	%rd1004, %rd1002, %rd1003;
	shf.l.wrap.b32 	%r624, %r618, %r619, 25;
	shf.l.wrap.b32 	%r625, %r619, %r618, 25;
	mov.b64 	%rd1005, {%r625, %r624};
	xor.b64  	%rd1006, %rd1004, %rd1005;
	and.b64  	%rd1007, %rd975, %rd938;
	or.b64  	%rd1008, %rd975, %rd938;
	and.b64  	%rd1009, %rd1008, %rd901;
	or.b64  	%rd1010, %rd1009, %rd1007;
	add.s64 	%rd1011, %rd1010, %rd1006;
	add.s64 	%rd1012, %rd1011, %rd1000;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r626,%dummy}, %rd951;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r627}, %rd951;
	}
	shf.r.wrap.b32 	%r628, %r627, %r626, 19;
	shf.r.wrap.b32 	%r629, %r626, %r627, 19;
	mov.b64 	%rd1013, {%r629, %r628};
	shf.l.wrap.b32 	%r630, %r626, %r627, 3;
	shf.l.wrap.b32 	%r631, %r627, %r626, 3;
	mov.b64 	%rd1014, {%r631, %r630};
	xor.b64  	%rd1015, %rd1013, %rd1014;
	shr.u64 	%rd1016, %rd951, 6;
	xor.b64  	%rd1017, %rd1015, %rd1016;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r632,%dummy}, %rd502;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r633}, %rd502;
	}
	shf.r.wrap.b32 	%r634, %r633, %r632, 1;
	shf.r.wrap.b32 	%r635, %r632, %r633, 1;
	mov.b64 	%rd1018, {%r635, %r634};
	shf.r.wrap.b32 	%r636, %r633, %r632, 8;
	shf.r.wrap.b32 	%r637, %r632, %r633, 8;
	mov.b64 	%rd1019, {%r637, %r636};
	xor.b64  	%rd1020, %rd1018, %rd1019;
	shr.u64 	%rd1021, %rd502, 7;
	xor.b64  	%rd1022, %rd1020, %rd1021;
	add.s64 	%rd1023, %rd1017, %rd451;
	add.s64 	%rd1024, %rd1023, %rd766;
	add.s64 	%rd1025, %rd1024, %rd1022;
	add.s64 	%rd1026, %rd1025, %rd890;
	xor.b64  	%rd1027, %rd964, %rd927;
	and.b64  	%rd1028, %rd1001, %rd1027;
	xor.b64  	%rd1029, %rd1028, %rd927;
	add.s64 	%rd1030, %rd1026, %rd1029;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r638,%dummy}, %rd1001;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r639}, %rd1001;
	}
	shf.r.wrap.b32 	%r640, %r639, %r638, 14;
	shf.r.wrap.b32 	%r641, %r638, %r639, 14;
	mov.b64 	%rd1031, {%r641, %r640};
	shf.r.wrap.b32 	%r642, %r639, %r638, 18;
	shf.r.wrap.b32 	%r643, %r638, %r639, 18;
	mov.b64 	%rd1032, {%r643, %r642};
	xor.b64  	%rd1033, %rd1031, %rd1032;
	shf.l.wrap.b32 	%r644, %r638, %r639, 23;
	shf.l.wrap.b32 	%r645, %r639, %r638, 23;
	mov.b64 	%rd1034, {%r645, %r644};
	xor.b64  	%rd1035, %rd1033, %rd1034;
	add.s64 	%rd1036, %rd1030, %rd1035;
	add.s64 	%rd1037, %rd1036, -4658551843659510044;
	add.s64 	%rd1038, %rd1037, %rd901;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r646,%dummy}, %rd1012;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r647}, %rd1012;
	}
	shf.r.wrap.b32 	%r648, %r647, %r646, 28;
	shf.r.wrap.b32 	%r649, %r646, %r647, 28;
	mov.b64 	%rd1039, {%r649, %r648};
	shf.l.wrap.b32 	%r650, %r646, %r647, 30;
	shf.l.wrap.b32 	%r651, %r647, %r646, 30;
	mov.b64 	%rd1040, {%r651, %r650};
	xor.b64  	%rd1041, %rd1039, %rd1040;
	shf.l.wrap.b32 	%r652, %r646, %r647, 25;
	shf.l.wrap.b32 	%r653, %r647, %r646, 25;
	mov.b64 	%rd1042, {%r653, %r652};
	xor.b64  	%rd1043, %rd1041, %rd1042;
	and.b64  	%rd1044, %rd1012, %rd975;
	or.b64  	%rd1045, %rd1012, %rd975;
	and.b64  	%rd1046, %rd1045, %rd938;
	or.b64  	%rd1047, %rd1046, %rd1044;
	add.s64 	%rd1048, %rd1047, %rd1043;
	add.s64 	%rd1049, %rd1048, %rd1037;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r654,%dummy}, %rd988;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r655}, %rd988;
	}
	shf.r.wrap.b32 	%r656, %r655, %r654, 19;
	shf.r.wrap.b32 	%r657, %r654, %r655, 19;
	mov.b64 	%rd1050, {%r657, %r656};
	shf.l.wrap.b32 	%r658, %r654, %r655, 3;
	shf.l.wrap.b32 	%r659, %r655, %r654, 3;
	mov.b64 	%rd1051, {%r659, %r658};
	xor.b64  	%rd1052, %rd1050, %rd1051;
	shr.u64 	%rd1053, %rd988, 6;
	xor.b64  	%rd1054, %rd1052, %rd1053;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r660,%dummy}, %rd503;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r661}, %rd503;
	}
	shf.r.wrap.b32 	%r662, %r661, %r660, 1;
	shf.r.wrap.b32 	%r663, %r660, %r661, 1;
	mov.b64 	%rd1055, {%r663, %r662};
	shf.r.wrap.b32 	%r664, %r661, %r660, 8;
	shf.r.wrap.b32 	%r665, %r660, %r661, 8;
	mov.b64 	%rd1056, {%r665, %r664};
	xor.b64  	%rd1057, %rd1055, %rd1056;
	shr.u64 	%rd1058, %rd503, 7;
	xor.b64  	%rd1059, %rd1057, %rd1058;
	add.s64 	%rd1060, %rd1054, %rd502;
	add.s64 	%rd1061, %rd1060, %rd803;
	add.s64 	%rd1062, %rd1061, %rd1059;
	add.s64 	%rd1063, %rd1062, %rd927;
	xor.b64  	%rd1064, %rd1001, %rd964;
	and.b64  	%rd1065, %rd1038, %rd1064;
	xor.b64  	%rd1066, %rd1065, %rd964;
	add.s64 	%rd1067, %rd1063, %rd1066;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r666,%dummy}, %rd1038;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r667}, %rd1038;
	}
	shf.r.wrap.b32 	%r668, %r667, %r666, 14;
	shf.r.wrap.b32 	%r669, %r666, %r667, 14;
	mov.b64 	%rd1068, {%r669, %r668};
	shf.r.wrap.b32 	%r670, %r667, %r666, 18;
	shf.r.wrap.b32 	%r671, %r666, %r667, 18;
	mov.b64 	%rd1069, {%r671, %r670};
	xor.b64  	%rd1070, %rd1068, %rd1069;
	shf.l.wrap.b32 	%r672, %r666, %r667, 23;
	shf.l.wrap.b32 	%r673, %r667, %r666, 23;
	mov.b64 	%rd1071, {%r673, %r672};
	xor.b64  	%rd1072, %rd1070, %rd1071;
	add.s64 	%rd1073, %rd1067, %rd1072;
	add.s64 	%rd1074, %rd1073, -4116276920077217854;
	add.s64 	%rd1075, %rd1074, %rd938;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r674,%dummy}, %rd1049;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r675}, %rd1049;
	}
	shf.r.wrap.b32 	%r676, %r675, %r674, 28;
	shf.r.wrap.b32 	%r677, %r674, %r675, 28;
	mov.b64 	%rd1076, {%r677, %r676};
	shf.l.wrap.b32 	%r678, %r674, %r675, 30;
	shf.l.wrap.b32 	%r679, %r675, %r674, 30;
	mov.b64 	%rd1077, {%r679, %r678};
	xor.b64  	%rd1078, %rd1076, %rd1077;
	shf.l.wrap.b32 	%r680, %r674, %r675, 25;
	shf.l.wrap.b32 	%r681, %r675, %r674, 25;
	mov.b64 	%rd1079, {%r681, %r680};
	xor.b64  	%rd1080, %rd1078, %rd1079;
	and.b64  	%rd1081, %rd1049, %rd1012;
	or.b64  	%rd1082, %rd1049, %rd1012;
	and.b64  	%rd1083, %rd1082, %rd975;
	or.b64  	%rd1084, %rd1083, %rd1081;
	add.s64 	%rd1085, %rd1084, %rd1080;
	add.s64 	%rd1086, %rd1085, %rd1074;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r682,%dummy}, %rd1025;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r683}, %rd1025;
	}
	shf.r.wrap.b32 	%r684, %r683, %r682, 19;
	shf.r.wrap.b32 	%r685, %r682, %r683, 19;
	mov.b64 	%rd1087, {%r685, %r684};
	shf.l.wrap.b32 	%r686, %r682, %r683, 3;
	shf.l.wrap.b32 	%r687, %r683, %r682, 3;
	mov.b64 	%rd1088, {%r687, %r686};
	xor.b64  	%rd1089, %rd1087, %rd1088;
	shr.u64 	%rd1090, %rd1025, 6;
	xor.b64  	%rd1091, %rd1089, %rd1090;
	shf.r.wrap.b32 	%r688, %r319, %r318, 1;
	shf.r.wrap.b32 	%r689, %r318, %r319, 1;
	mov.b64 	%rd1092, {%r689, %r688};
	shf.r.wrap.b32 	%r690, %r319, %r318, 8;
	shf.r.wrap.b32 	%r691, %r318, %r319, 8;
	mov.b64 	%rd1093, {%r691, %r690};
	xor.b64  	%rd1094, %rd1092, %rd1093;
	shr.u64 	%rd1095, %rd554, 7;
	xor.b64  	%rd1096, %rd1094, %rd1095;
	add.s64 	%rd1097, %rd1091, %rd503;
	add.s64 	%rd1098, %rd1097, %rd840;
	add.s64 	%rd1099, %rd1098, %rd1096;
	add.s64 	%rd1100, %rd1099, %rd964;
	xor.b64  	%rd1101, %rd1038, %rd1001;
	and.b64  	%rd1102, %rd1075, %rd1101;
	xor.b64  	%rd1103, %rd1102, %rd1001;
	add.s64 	%rd1104, %rd1100, %rd1103;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r692,%dummy}, %rd1075;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r693}, %rd1075;
	}
	shf.r.wrap.b32 	%r694, %r693, %r692, 14;
	shf.r.wrap.b32 	%r695, %r692, %r693, 14;
	mov.b64 	%rd1105, {%r695, %r694};
	shf.r.wrap.b32 	%r696, %r693, %r692, 18;
	shf.r.wrap.b32 	%r697, %r692, %r693, 18;
	mov.b64 	%rd1106, {%r697, %r696};
	xor.b64  	%rd1107, %rd1105, %rd1106;
	shf.l.wrap.b32 	%r698, %r692, %r693, 23;
	shf.l.wrap.b32 	%r699, %r693, %r692, 23;
	mov.b64 	%rd1108, {%r699, %r698};
	xor.b64  	%rd1109, %rd1107, %rd1108;
	add.s64 	%rd1110, %rd1104, %rd1109;
	add.s64 	%rd1111, %rd1110, -3051310485924567259;
	add.s64 	%rd1112, %rd1111, %rd975;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r700,%dummy}, %rd1086;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r701}, %rd1086;
	}
	shf.r.wrap.b32 	%r702, %r701, %r700, 28;
	shf.r.wrap.b32 	%r703, %r700, %r701, 28;
	mov.b64 	%rd1113, {%r703, %r702};
	shf.l.wrap.b32 	%r704, %r700, %r701, 30;
	shf.l.wrap.b32 	%r705, %r701, %r700, 30;
	mov.b64 	%rd1114, {%r705, %r704};
	xor.b64  	%rd1115, %rd1113, %rd1114;
	shf.l.wrap.b32 	%r706, %r700, %r701, 25;
	shf.l.wrap.b32 	%r707, %r701, %r700, 25;
	mov.b64 	%rd1116, {%r707, %r706};
	xor.b64  	%rd1117, %rd1115, %rd1116;
	and.b64  	%rd1118, %rd1086, %rd1049;
	or.b64  	%rd1119, %rd1086, %rd1049;
	and.b64  	%rd1120, %rd1119, %rd1012;
	or.b64  	%rd1121, %rd1120, %rd1118;
	add.s64 	%rd1122, %rd1121, %rd1117;
	add.s64 	%rd1123, %rd1122, %rd1111;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r708,%dummy}, %rd1062;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r709}, %rd1062;
	}
	shf.r.wrap.b32 	%r710, %r709, %r708, 19;
	shf.r.wrap.b32 	%r711, %r708, %r709, 19;
	mov.b64 	%rd1124, {%r711, %r710};
	shf.l.wrap.b32 	%r712, %r708, %r709, 3;
	shf.l.wrap.b32 	%r713, %r709, %r708, 3;
	mov.b64 	%rd1125, {%r713, %r712};
	xor.b64  	%rd1126, %rd1124, %rd1125;
	shr.u64 	%rd1127, %rd1062, 6;
	xor.b64  	%rd1128, %rd1126, %rd1127;
	shf.r.wrap.b32 	%r714, %r347, %r346, 1;
	shf.r.wrap.b32 	%r715, %r346, %r347, 1;
	mov.b64 	%rd1129, {%r715, %r714};
	shf.r.wrap.b32 	%r716, %r347, %r346, 8;
	shf.r.wrap.b32 	%r717, %r346, %r347, 8;
	mov.b64 	%rd1130, {%r717, %r716};
	xor.b64  	%rd1131, %rd1129, %rd1130;
	shr.u64 	%rd1132, %rd555, 7;
	xor.b64  	%rd1133, %rd1131, %rd1132;
	add.s64 	%rd1134, %rd1128, %rd554;
	add.s64 	%rd1135, %rd1134, %rd877;
	add.s64 	%rd1136, %rd1135, %rd1133;
	add.s64 	%rd1137, %rd1136, %rd1001;
	xor.b64  	%rd1138, %rd1075, %rd1038;
	and.b64  	%rd1139, %rd1112, %rd1138;
	xor.b64  	%rd1140, %rd1139, %rd1038;
	add.s64 	%rd1141, %rd1137, %rd1140;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r718,%dummy}, %rd1112;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r719}, %rd1112;
	}
	shf.r.wrap.b32 	%r720, %r719, %r718, 14;
	shf.r.wrap.b32 	%r721, %r718, %r719, 14;
	mov.b64 	%rd1142, {%r721, %r720};
	shf.r.wrap.b32 	%r722, %r719, %r718, 18;
	shf.r.wrap.b32 	%r723, %r718, %r719, 18;
	mov.b64 	%rd1143, {%r723, %r722};
	xor.b64  	%rd1144, %rd1142, %rd1143;
	shf.l.wrap.b32 	%r724, %r718, %r719, 23;
	shf.l.wrap.b32 	%r725, %r719, %r718, 23;
	mov.b64 	%rd1145, {%r725, %r724};
	xor.b64  	%rd1146, %rd1144, %rd1145;
	add.s64 	%rd1147, %rd1141, %rd1146;
	add.s64 	%rd1148, %rd1147, 489312712824947311;
	add.s64 	%rd1149, %rd1148, %rd1012;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r726,%dummy}, %rd1123;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r727}, %rd1123;
	}
	shf.r.wrap.b32 	%r728, %r727, %r726, 28;
	shf.r.wrap.b32 	%r729, %r726, %r727, 28;
	mov.b64 	%rd1150, {%r729, %r728};
	shf.l.wrap.b32 	%r730, %r726, %r727, 30;
	shf.l.wrap.b32 	%r731, %r727, %r726, 30;
	mov.b64 	%rd1151, {%r731, %r730};
	xor.b64  	%rd1152, %rd1150, %rd1151;
	shf.l.wrap.b32 	%r732, %r726, %r727, 25;
	shf.l.wrap.b32 	%r733, %r727, %r726, 25;
	mov.b64 	%rd1153, {%r733, %r732};
	xor.b64  	%rd1154, %rd1152, %rd1153;
	and.b64  	%rd1155, %rd1123, %rd1086;
	or.b64  	%rd1156, %rd1123, %rd1086;
	and.b64  	%rd1157, %rd1156, %rd1049;
	or.b64  	%rd1158, %rd1157, %rd1155;
	add.s64 	%rd1159, %rd1158, %rd1154;
	add.s64 	%rd1160, %rd1159, %rd1148;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r734,%dummy}, %rd1099;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r735}, %rd1099;
	}
	shf.r.wrap.b32 	%r736, %r735, %r734, 19;
	shf.r.wrap.b32 	%r737, %r734, %r735, 19;
	mov.b64 	%rd1161, {%r737, %r736};
	shf.l.wrap.b32 	%r738, %r734, %r735, 3;
	shf.l.wrap.b32 	%r739, %r735, %r734, 3;
	mov.b64 	%rd1162, {%r739, %r738};
	xor.b64  	%rd1163, %rd1161, %rd1162;
	shr.u64 	%rd1164, %rd1099, 6;
	xor.b64  	%rd1165, %rd1163, %rd1164;
	shf.r.wrap.b32 	%r740, %r375, %r374, 1;
	shf.r.wrap.b32 	%r741, %r374, %r375, 1;
	mov.b64 	%rd1166, {%r741, %r740};
	shf.r.wrap.b32 	%r742, %r375, %r374, 8;
	shf.r.wrap.b32 	%r743, %r374, %r375, 8;
	mov.b64 	%rd1167, {%r743, %r742};
	xor.b64  	%rd1168, %rd1166, %rd1167;
	shr.u64 	%rd1169, %rd618, 7;
	xor.b64  	%rd1170, %rd1168, %rd1169;
	add.s64 	%rd1171, %rd1165, %rd555;
	add.s64 	%rd1172, %rd1171, %rd914;
	add.s64 	%rd1173, %rd1172, %rd1170;
	add.s64 	%rd1174, %rd1173, %rd1038;
	xor.b64  	%rd1175, %rd1112, %rd1075;
	and.b64  	%rd1176, %rd1149, %rd1175;
	xor.b64  	%rd1177, %rd1176, %rd1075;
	add.s64 	%rd1178, %rd1174, %rd1177;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r744,%dummy}, %rd1149;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r745}, %rd1149;
	}
	shf.r.wrap.b32 	%r746, %r745, %r744, 14;
	shf.r.wrap.b32 	%r747, %r744, %r745, 14;
	mov.b64 	%rd1179, {%r747, %r746};
	shf.r.wrap.b32 	%r748, %r745, %r744, 18;
	shf.r.wrap.b32 	%r749, %r744, %r745, 18;
	mov.b64 	%rd1180, {%r749, %r748};
	xor.b64  	%rd1181, %rd1179, %rd1180;
	shf.l.wrap.b32 	%r750, %r744, %r745, 23;
	shf.l.wrap.b32 	%r751, %r745, %r744, 23;
	mov.b64 	%rd1182, {%r751, %r750};
	xor.b64  	%rd1183, %rd1181, %rd1182;
	add.s64 	%rd1184, %rd1178, %rd1183;
	add.s64 	%rd1185, %rd1184, 1452737877330783856;
	add.s64 	%rd1186, %rd1185, %rd1049;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r752,%dummy}, %rd1160;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r753}, %rd1160;
	}
	shf.r.wrap.b32 	%r754, %r753, %r752, 28;
	shf.r.wrap.b32 	%r755, %r752, %r753, 28;
	mov.b64 	%rd1187, {%r755, %r754};
	shf.l.wrap.b32 	%r756, %r752, %r753, 30;
	shf.l.wrap.b32 	%r757, %r753, %r752, 30;
	mov.b64 	%rd1188, {%r757, %r756};
	xor.b64  	%rd1189, %rd1187, %rd1188;
	shf.l.wrap.b32 	%r758, %r752, %r753, 25;
	shf.l.wrap.b32 	%r759, %r753, %r752, 25;
	mov.b64 	%rd1190, {%r759, %r758};
	xor.b64  	%rd1191, %rd1189, %rd1190;
	and.b64  	%rd1192, %rd1160, %rd1123;
	or.b64  	%rd1193, %rd1160, %rd1123;
	and.b64  	%rd1194, %rd1193, %rd1086;
	or.b64  	%rd1195, %rd1194, %rd1192;
	add.s64 	%rd1196, %rd1195, %rd1191;
	add.s64 	%rd1197, %rd1196, %rd1185;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r760,%dummy}, %rd1136;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r761}, %rd1136;
	}
	shf.r.wrap.b32 	%r762, %r761, %r760, 19;
	shf.r.wrap.b32 	%r763, %r760, %r761, 19;
	mov.b64 	%rd1198, {%r763, %r762};
	shf.l.wrap.b32 	%r764, %r760, %r761, 3;
	shf.l.wrap.b32 	%r765, %r761, %r760, 3;
	mov.b64 	%rd1199, {%r765, %r764};
	xor.b64  	%rd1200, %rd1198, %rd1199;
	shr.u64 	%rd1201, %rd1136, 6;
	xor.b64  	%rd1202, %rd1200, %rd1201;
	shf.r.wrap.b32 	%r766, %r403, %r402, 1;
	shf.r.wrap.b32 	%r767, %r402, %r403, 1;
	mov.b64 	%rd1203, {%r767, %r766};
	shf.r.wrap.b32 	%r768, %r403, %r402, 8;
	shf.r.wrap.b32 	%r769, %r402, %r403, 8;
	mov.b64 	%rd1204, {%r769, %r768};
	xor.b64  	%rd1205, %rd1203, %rd1204;
	shr.u64 	%rd1206, %rd655, 7;
	xor.b64  	%rd1207, %rd1205, %rd1206;
	add.s64 	%rd1208, %rd1202, %rd618;
	add.s64 	%rd1209, %rd1208, %rd951;
	add.s64 	%rd1210, %rd1209, %rd1207;
	add.s64 	%rd1211, %rd1210, %rd1075;
	xor.b64  	%rd1212, %rd1149, %rd1112;
	and.b64  	%rd1213, %rd1186, %rd1212;
	xor.b64  	%rd1214, %rd1213, %rd1112;
	add.s64 	%rd1215, %rd1211, %rd1214;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r770,%dummy}, %rd1186;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r771}, %rd1186;
	}
	shf.r.wrap.b32 	%r772, %r771, %r770, 14;
	shf.r.wrap.b32 	%r773, %r770, %r771, 14;
	mov.b64 	%rd1216, {%r773, %r772};
	shf.r.wrap.b32 	%r774, %r771, %r770, 18;
	shf.r.wrap.b32 	%r775, %r770, %r771, 18;
	mov.b64 	%rd1217, {%r775, %r774};
	xor.b64  	%rd1218, %rd1216, %rd1217;
	shf.l.wrap.b32 	%r776, %r770, %r771, 23;
	shf.l.wrap.b32 	%r777, %r771, %r770, 23;
	mov.b64 	%rd1219, {%r777, %r776};
	xor.b64  	%rd1220, %rd1218, %rd1219;
	add.s64 	%rd1221, %rd1215, %rd1220;
	add.s64 	%rd1222, %rd1221, 2861767655752347644;
	add.s64 	%rd1223, %rd1222, %rd1086;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r778,%dummy}, %rd1197;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r779}, %rd1197;
	}
	shf.r.wrap.b32 	%r780, %r779, %r778, 28;
	shf.r.wrap.b32 	%r781, %r778, %r779, 28;
	mov.b64 	%rd1224, {%r781, %r780};
	shf.l.wrap.b32 	%r782, %r778, %r779, 30;
	shf.l.wrap.b32 	%r783, %r779, %r778, 30;
	mov.b64 	%rd1225, {%r783, %r782};
	xor.b64  	%rd1226, %rd1224, %rd1225;
	shf.l.wrap.b32 	%r784, %r778, %r779, 25;
	shf.l.wrap.b32 	%r785, %r779, %r778, 25;
	mov.b64 	%rd1227, {%r785, %r784};
	xor.b64  	%rd1228, %rd1226, %rd1227;
	and.b64  	%rd1229, %rd1197, %rd1160;
	or.b64  	%rd1230, %rd1197, %rd1160;
	and.b64  	%rd1231, %rd1230, %rd1123;
	or.b64  	%rd1232, %rd1231, %rd1229;
	add.s64 	%rd1233, %rd1232, %rd1228;
	add.s64 	%rd1234, %rd1233, %rd1222;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r786,%dummy}, %rd1173;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r787}, %rd1173;
	}
	shf.r.wrap.b32 	%r788, %r787, %r786, 19;
	shf.r.wrap.b32 	%r789, %r786, %r787, 19;
	mov.b64 	%rd1235, {%r789, %r788};
	shf.l.wrap.b32 	%r790, %r786, %r787, 3;
	shf.l.wrap.b32 	%r791, %r787, %r786, 3;
	mov.b64 	%rd1236, {%r791, %r790};
	xor.b64  	%rd1237, %rd1235, %rd1236;
	shr.u64 	%rd1238, %rd1173, 6;
	xor.b64  	%rd1239, %rd1237, %rd1238;
	shf.r.wrap.b32 	%r792, %r431, %r430, 1;
	shf.r.wrap.b32 	%r793, %r430, %r431, 1;
	mov.b64 	%rd1240, {%r793, %r792};
	shf.r.wrap.b32 	%r794, %r431, %r430, 8;
	shf.r.wrap.b32 	%r795, %r430, %r431, 8;
	mov.b64 	%rd1241, {%r795, %r794};
	xor.b64  	%rd1242, %rd1240, %rd1241;
	shr.u64 	%rd1243, %rd692, 7;
	xor.b64  	%rd1244, %rd1242, %rd1243;
	add.s64 	%rd1245, %rd1239, %rd655;
	add.s64 	%rd1246, %rd1245, %rd988;
	add.s64 	%rd1247, %rd1246, %rd1244;
	add.s64 	%rd1248, %rd1247, %rd1112;
	xor.b64  	%rd1249, %rd1186, %rd1149;
	and.b64  	%rd1250, %rd1223, %rd1249;
	xor.b64  	%rd1251, %rd1250, %rd1149;
	add.s64 	%rd1252, %rd1248, %rd1251;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r796,%dummy}, %rd1223;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r797}, %rd1223;
	}
	shf.r.wrap.b32 	%r798, %r797, %r796, 14;
	shf.r.wrap.b32 	%r799, %r796, %r797, 14;
	mov.b64 	%rd1253, {%r799, %r798};
	shf.r.wrap.b32 	%r800, %r797, %r796, 18;
	shf.r.wrap.b32 	%r801, %r796, %r797, 18;
	mov.b64 	%rd1254, {%r801, %r800};
	xor.b64  	%rd1255, %rd1253, %rd1254;
	shf.l.wrap.b32 	%r802, %r796, %r797, 23;
	shf.l.wrap.b32 	%r803, %r797, %r796, 23;
	mov.b64 	%rd1256, {%r803, %r802};
	xor.b64  	%rd1257, %rd1255, %rd1256;
	add.s64 	%rd1258, %rd1252, %rd1257;
	add.s64 	%rd1259, %rd1258, 3322285676063803686;
	add.s64 	%rd1260, %rd1259, %rd1123;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r804,%dummy}, %rd1234;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r805}, %rd1234;
	}
	shf.r.wrap.b32 	%r806, %r805, %r804, 28;
	shf.r.wrap.b32 	%r807, %r804, %r805, 28;
	mov.b64 	%rd1261, {%r807, %r806};
	shf.l.wrap.b32 	%r808, %r804, %r805, 30;
	shf.l.wrap.b32 	%r809, %r805, %r804, 30;
	mov.b64 	%rd1262, {%r809, %r808};
	xor.b64  	%rd1263, %rd1261, %rd1262;
	shf.l.wrap.b32 	%r810, %r804, %r805, 25;
	shf.l.wrap.b32 	%r811, %r805, %r804, 25;
	mov.b64 	%rd1264, {%r811, %r810};
	xor.b64  	%rd1265, %rd1263, %rd1264;
	and.b64  	%rd1266, %rd1234, %rd1197;
	or.b64  	%rd1267, %rd1234, %rd1197;
	and.b64  	%rd1268, %rd1267, %rd1160;
	or.b64  	%rd1269, %rd1268, %rd1266;
	add.s64 	%rd1270, %rd1269, %rd1265;
	add.s64 	%rd1271, %rd1270, %rd1259;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r812,%dummy}, %rd1210;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r813}, %rd1210;
	}
	shf.r.wrap.b32 	%r814, %r813, %r812, 19;
	shf.r.wrap.b32 	%r815, %r812, %r813, 19;
	mov.b64 	%rd1272, {%r815, %r814};
	shf.l.wrap.b32 	%r816, %r812, %r813, 3;
	shf.l.wrap.b32 	%r817, %r813, %r812, 3;
	mov.b64 	%rd1273, {%r817, %r816};
	xor.b64  	%rd1274, %rd1272, %rd1273;
	shr.u64 	%rd1275, %rd1210, 6;
	xor.b64  	%rd1276, %rd1274, %rd1275;
	shf.r.wrap.b32 	%r818, %r459, %r458, 1;
	shf.r.wrap.b32 	%r819, %r458, %r459, 1;
	mov.b64 	%rd1277, {%r819, %r818};
	shf.r.wrap.b32 	%r820, %r459, %r458, 8;
	shf.r.wrap.b32 	%r821, %r458, %r459, 8;
	mov.b64 	%rd1278, {%r821, %r820};
	xor.b64  	%rd1279, %rd1277, %rd1278;
	shr.u64 	%rd1280, %rd729, 7;
	xor.b64  	%rd1281, %rd1279, %rd1280;
	add.s64 	%rd1282, %rd1276, %rd692;
	add.s64 	%rd1283, %rd1282, %rd1025;
	add.s64 	%rd1284, %rd1283, %rd1281;
	add.s64 	%rd1285, %rd1284, %rd1149;
	xor.b64  	%rd1286, %rd1223, %rd1186;
	and.b64  	%rd1287, %rd1260, %rd1286;
	xor.b64  	%rd1288, %rd1287, %rd1186;
	add.s64 	%rd1289, %rd1285, %rd1288;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r822,%dummy}, %rd1260;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r823}, %rd1260;
	}
	shf.r.wrap.b32 	%r824, %r823, %r822, 14;
	shf.r.wrap.b32 	%r825, %r822, %r823, 14;
	mov.b64 	%rd1290, {%r825, %r824};
	shf.r.wrap.b32 	%r826, %r823, %r822, 18;
	shf.r.wrap.b32 	%r827, %r822, %r823, 18;
	mov.b64 	%rd1291, {%r827, %r826};
	xor.b64  	%rd1292, %rd1290, %rd1291;
	shf.l.wrap.b32 	%r828, %r822, %r823, 23;
	shf.l.wrap.b32 	%r829, %r823, %r822, 23;
	mov.b64 	%rd1293, {%r829, %r828};
	xor.b64  	%rd1294, %rd1292, %rd1293;
	add.s64 	%rd1295, %rd1289, %rd1294;
	add.s64 	%rd1296, %rd1295, 5560940570517711597;
	add.s64 	%rd1297, %rd1296, %rd1160;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r830,%dummy}, %rd1271;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r831}, %rd1271;
	}
	shf.r.wrap.b32 	%r832, %r831, %r830, 28;
	shf.r.wrap.b32 	%r833, %r830, %r831, 28;
	mov.b64 	%rd1298, {%r833, %r832};
	shf.l.wrap.b32 	%r834, %r830, %r831, 30;
	shf.l.wrap.b32 	%r835, %r831, %r830, 30;
	mov.b64 	%rd1299, {%r835, %r834};
	xor.b64  	%rd1300, %rd1298, %rd1299;
	shf.l.wrap.b32 	%r836, %r830, %r831, 25;
	shf.l.wrap.b32 	%r837, %r831, %r830, 25;
	mov.b64 	%rd1301, {%r837, %r836};
	xor.b64  	%rd1302, %rd1300, %rd1301;
	and.b64  	%rd1303, %rd1271, %rd1234;
	or.b64  	%rd1304, %rd1271, %rd1234;
	and.b64  	%rd1305, %rd1304, %rd1197;
	or.b64  	%rd1306, %rd1305, %rd1303;
	add.s64 	%rd1307, %rd1306, %rd1302;
	add.s64 	%rd1308, %rd1307, %rd1296;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r838,%dummy}, %rd1247;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r839}, %rd1247;
	}
	shf.r.wrap.b32 	%r840, %r839, %r838, 19;
	shf.r.wrap.b32 	%r841, %r838, %r839, 19;
	mov.b64 	%rd1309, {%r841, %r840};
	shf.l.wrap.b32 	%r842, %r838, %r839, 3;
	shf.l.wrap.b32 	%r843, %r839, %r838, 3;
	mov.b64 	%rd1310, {%r843, %r842};
	xor.b64  	%rd1311, %rd1309, %rd1310;
	shr.u64 	%rd1312, %rd1247, 6;
	xor.b64  	%rd1313, %rd1311, %rd1312;
	shf.r.wrap.b32 	%r844, %r487, %r486, 1;
	shf.r.wrap.b32 	%r845, %r486, %r487, 1;
	mov.b64 	%rd1314, {%r845, %r844};
	shf.r.wrap.b32 	%r846, %r487, %r486, 8;
	shf.r.wrap.b32 	%r847, %r486, %r487, 8;
	mov.b64 	%rd1315, {%r847, %r846};
	xor.b64  	%rd1316, %rd1314, %rd1315;
	shr.u64 	%rd1317, %rd766, 7;
	xor.b64  	%rd1318, %rd1316, %rd1317;
	add.s64 	%rd1319, %rd1313, %rd729;
	add.s64 	%rd1320, %rd1319, %rd1062;
	add.s64 	%rd1321, %rd1320, %rd1318;
	add.s64 	%rd1322, %rd1321, %rd1186;
	xor.b64  	%rd1323, %rd1260, %rd1223;
	and.b64  	%rd1324, %rd1297, %rd1323;
	xor.b64  	%rd1325, %rd1324, %rd1223;
	add.s64 	%rd1326, %rd1322, %rd1325;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r848,%dummy}, %rd1297;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r849}, %rd1297;
	}
	shf.r.wrap.b32 	%r850, %r849, %r848, 14;
	shf.r.wrap.b32 	%r851, %r848, %r849, 14;
	mov.b64 	%rd1327, {%r851, %r850};
	shf.r.wrap.b32 	%r852, %r849, %r848, 18;
	shf.r.wrap.b32 	%r853, %r848, %r849, 18;
	mov.b64 	%rd1328, {%r853, %r852};
	xor.b64  	%rd1329, %rd1327, %rd1328;
	shf.l.wrap.b32 	%r854, %r848, %r849, 23;
	shf.l.wrap.b32 	%r855, %r849, %r848, 23;
	mov.b64 	%rd1330, {%r855, %r854};
	xor.b64  	%rd1331, %rd1329, %rd1330;
	add.s64 	%rd1332, %rd1326, %rd1331;
	add.s64 	%rd1333, %rd1332, 5996557281743188959;
	add.s64 	%rd1334, %rd1333, %rd1197;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r856,%dummy}, %rd1308;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r857}, %rd1308;
	}
	shf.r.wrap.b32 	%r858, %r857, %r856, 28;
	shf.r.wrap.b32 	%r859, %r856, %r857, 28;
	mov.b64 	%rd1335, {%r859, %r858};
	shf.l.wrap.b32 	%r860, %r856, %r857, 30;
	shf.l.wrap.b32 	%r861, %r857, %r856, 30;
	mov.b64 	%rd1336, {%r861, %r860};
	xor.b64  	%rd1337, %rd1335, %rd1336;
	shf.l.wrap.b32 	%r862, %r856, %r857, 25;
	shf.l.wrap.b32 	%r863, %r857, %r856, 25;
	mov.b64 	%rd1338, {%r863, %r862};
	xor.b64  	%rd1339, %rd1337, %rd1338;
	and.b64  	%rd1340, %rd1308, %rd1271;
	or.b64  	%rd1341, %rd1308, %rd1271;
	and.b64  	%rd1342, %rd1341, %rd1234;
	or.b64  	%rd1343, %rd1342, %rd1340;
	add.s64 	%rd1344, %rd1343, %rd1339;
	add.s64 	%rd1345, %rd1344, %rd1333;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r864,%dummy}, %rd1284;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r865}, %rd1284;
	}
	shf.r.wrap.b32 	%r866, %r865, %r864, 19;
	shf.r.wrap.b32 	%r867, %r864, %r865, 19;
	mov.b64 	%rd1346, {%r867, %r866};
	shf.l.wrap.b32 	%r868, %r864, %r865, 3;
	shf.l.wrap.b32 	%r869, %r865, %r864, 3;
	mov.b64 	%rd1347, {%r869, %r868};
	xor.b64  	%rd1348, %rd1346, %rd1347;
	shr.u64 	%rd1349, %rd1284, 6;
	xor.b64  	%rd1350, %rd1348, %rd1349;
	shf.r.wrap.b32 	%r870, %r515, %r514, 1;
	shf.r.wrap.b32 	%r871, %r514, %r515, 1;
	mov.b64 	%rd1351, {%r871, %r870};
	shf.r.wrap.b32 	%r872, %r515, %r514, 8;
	shf.r.wrap.b32 	%r873, %r514, %r515, 8;
	mov.b64 	%rd1352, {%r873, %r872};
	xor.b64  	%rd1353, %rd1351, %rd1352;
	shr.u64 	%rd1354, %rd803, 7;
	xor.b64  	%rd1355, %rd1353, %rd1354;
	add.s64 	%rd1356, %rd1350, %rd766;
	add.s64 	%rd1357, %rd1356, %rd1099;
	add.s64 	%rd1358, %rd1357, %rd1355;
	add.s64 	%rd1359, %rd1358, %rd1223;
	xor.b64  	%rd1360, %rd1297, %rd1260;
	and.b64  	%rd1361, %rd1334, %rd1360;
	xor.b64  	%rd1362, %rd1361, %rd1260;
	add.s64 	%rd1363, %rd1359, %rd1362;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r874,%dummy}, %rd1334;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r875}, %rd1334;
	}
	shf.r.wrap.b32 	%r876, %r875, %r874, 14;
	shf.r.wrap.b32 	%r877, %r874, %r875, 14;
	mov.b64 	%rd1364, {%r877, %r876};
	shf.r.wrap.b32 	%r878, %r875, %r874, 18;
	shf.r.wrap.b32 	%r879, %r874, %r875, 18;
	mov.b64 	%rd1365, {%r879, %r878};
	xor.b64  	%rd1366, %rd1364, %rd1365;
	shf.l.wrap.b32 	%r880, %r874, %r875, 23;
	shf.l.wrap.b32 	%r881, %r875, %r874, 23;
	mov.b64 	%rd1367, {%r881, %r880};
	xor.b64  	%rd1368, %rd1366, %rd1367;
	add.s64 	%rd1369, %rd1363, %rd1368;
	add.s64 	%rd1370, %rd1369, 7280758554555802590;
	add.s64 	%rd1371, %rd1370, %rd1234;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r882,%dummy}, %rd1345;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r883}, %rd1345;
	}
	shf.r.wrap.b32 	%r884, %r883, %r882, 28;
	shf.r.wrap.b32 	%r885, %r882, %r883, 28;
	mov.b64 	%rd1372, {%r885, %r884};
	shf.l.wrap.b32 	%r886, %r882, %r883, 30;
	shf.l.wrap.b32 	%r887, %r883, %r882, 30;
	mov.b64 	%rd1373, {%r887, %r886};
	xor.b64  	%rd1374, %rd1372, %rd1373;
	shf.l.wrap.b32 	%r888, %r882, %r883, 25;
	shf.l.wrap.b32 	%r889, %r883, %r882, 25;
	mov.b64 	%rd1375, {%r889, %r888};
	xor.b64  	%rd1376, %rd1374, %rd1375;
	and.b64  	%rd1377, %rd1345, %rd1308;
	or.b64  	%rd1378, %rd1345, %rd1308;
	and.b64  	%rd1379, %rd1378, %rd1271;
	or.b64  	%rd1380, %rd1379, %rd1377;
	add.s64 	%rd1381, %rd1380, %rd1376;
	add.s64 	%rd1382, %rd1381, %rd1370;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r890,%dummy}, %rd1321;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r891}, %rd1321;
	}
	shf.r.wrap.b32 	%r892, %r891, %r890, 19;
	shf.r.wrap.b32 	%r893, %r890, %r891, 19;
	mov.b64 	%rd1383, {%r893, %r892};
	shf.l.wrap.b32 	%r894, %r890, %r891, 3;
	shf.l.wrap.b32 	%r895, %r891, %r890, 3;
	mov.b64 	%rd1384, {%r895, %r894};
	xor.b64  	%rd1385, %rd1383, %rd1384;
	shr.u64 	%rd1386, %rd1321, 6;
	xor.b64  	%rd1387, %rd1385, %rd1386;
	shf.r.wrap.b32 	%r896, %r543, %r542, 1;
	shf.r.wrap.b32 	%r897, %r542, %r543, 1;
	mov.b64 	%rd1388, {%r897, %r896};
	shf.r.wrap.b32 	%r898, %r543, %r542, 8;
	shf.r.wrap.b32 	%r899, %r542, %r543, 8;
	mov.b64 	%rd1389, {%r899, %r898};
	xor.b64  	%rd1390, %rd1388, %rd1389;
	shr.u64 	%rd1391, %rd840, 7;
	xor.b64  	%rd1392, %rd1390, %rd1391;
	add.s64 	%rd1393, %rd1387, %rd803;
	add.s64 	%rd1394, %rd1393, %rd1136;
	add.s64 	%rd1395, %rd1394, %rd1392;
	add.s64 	%rd1396, %rd1395, %rd1260;
	xor.b64  	%rd1397, %rd1334, %rd1297;
	and.b64  	%rd1398, %rd1371, %rd1397;
	xor.b64  	%rd1399, %rd1398, %rd1297;
	add.s64 	%rd1400, %rd1396, %rd1399;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r900,%dummy}, %rd1371;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r901}, %rd1371;
	}
	shf.r.wrap.b32 	%r902, %r901, %r900, 14;
	shf.r.wrap.b32 	%r903, %r900, %r901, 14;
	mov.b64 	%rd1401, {%r903, %r902};
	shf.r.wrap.b32 	%r904, %r901, %r900, 18;
	shf.r.wrap.b32 	%r905, %r900, %r901, 18;
	mov.b64 	%rd1402, {%r905, %r904};
	xor.b64  	%rd1403, %rd1401, %rd1402;
	shf.l.wrap.b32 	%r906, %r900, %r901, 23;
	shf.l.wrap.b32 	%r907, %r901, %r900, 23;
	mov.b64 	%rd1404, {%r907, %r906};
	xor.b64  	%rd1405, %rd1403, %rd1404;
	add.s64 	%rd1406, %rd1400, %rd1405;
	add.s64 	%rd1407, %rd1406, 8532644243296465576;
	add.s64 	%rd1408, %rd1407, %rd1271;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r908,%dummy}, %rd1382;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r909}, %rd1382;
	}
	shf.r.wrap.b32 	%r910, %r909, %r908, 28;
	shf.r.wrap.b32 	%r911, %r908, %r909, 28;
	mov.b64 	%rd1409, {%r911, %r910};
	shf.l.wrap.b32 	%r912, %r908, %r909, 30;
	shf.l.wrap.b32 	%r913, %r909, %r908, 30;
	mov.b64 	%rd1410, {%r913, %r912};
	xor.b64  	%rd1411, %rd1409, %rd1410;
	shf.l.wrap.b32 	%r914, %r908, %r909, 25;
	shf.l.wrap.b32 	%r915, %r909, %r908, 25;
	mov.b64 	%rd1412, {%r915, %r914};
	xor.b64  	%rd1413, %rd1411, %rd1412;
	and.b64  	%rd1414, %rd1382, %rd1345;
	or.b64  	%rd1415, %rd1382, %rd1345;
	and.b64  	%rd1416, %rd1415, %rd1308;
	or.b64  	%rd1417, %rd1416, %rd1414;
	add.s64 	%rd1418, %rd1417, %rd1413;
	add.s64 	%rd1419, %rd1418, %rd1407;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r916,%dummy}, %rd1358;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r917}, %rd1358;
	}
	shf.r.wrap.b32 	%r918, %r917, %r916, 19;
	shf.r.wrap.b32 	%r919, %r916, %r917, 19;
	mov.b64 	%rd1420, {%r919, %r918};
	shf.l.wrap.b32 	%r920, %r916, %r917, 3;
	shf.l.wrap.b32 	%r921, %r917, %r916, 3;
	mov.b64 	%rd1421, {%r921, %r920};
	xor.b64  	%rd1422, %rd1420, %rd1421;
	shr.u64 	%rd1423, %rd1358, 6;
	xor.b64  	%rd1424, %rd1422, %rd1423;
	shf.r.wrap.b32 	%r922, %r571, %r570, 1;
	shf.r.wrap.b32 	%r923, %r570, %r571, 1;
	mov.b64 	%rd1425, {%r923, %r922};
	shf.r.wrap.b32 	%r924, %r571, %r570, 8;
	shf.r.wrap.b32 	%r925, %r570, %r571, 8;
	mov.b64 	%rd1426, {%r925, %r924};
	xor.b64  	%rd1427, %rd1425, %rd1426;
	shr.u64 	%rd1428, %rd877, 7;
	xor.b64  	%rd1429, %rd1427, %rd1428;
	add.s64 	%rd1430, %rd1424, %rd840;
	add.s64 	%rd1431, %rd1430, %rd1173;
	add.s64 	%rd1432, %rd1431, %rd1429;
	add.s64 	%rd1433, %rd1432, %rd1297;
	xor.b64  	%rd1434, %rd1371, %rd1334;
	and.b64  	%rd1435, %rd1408, %rd1434;
	xor.b64  	%rd1436, %rd1435, %rd1334;
	add.s64 	%rd1437, %rd1433, %rd1436;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r926,%dummy}, %rd1408;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r927}, %rd1408;
	}
	shf.r.wrap.b32 	%r928, %r927, %r926, 14;
	shf.r.wrap.b32 	%r929, %r926, %r927, 14;
	mov.b64 	%rd1438, {%r929, %r928};
	shf.r.wrap.b32 	%r930, %r927, %r926, 18;
	shf.r.wrap.b32 	%r931, %r926, %r927, 18;
	mov.b64 	%rd1439, {%r931, %r930};
	xor.b64  	%rd1440, %rd1438, %rd1439;
	shf.l.wrap.b32 	%r932, %r926, %r927, 23;
	shf.l.wrap.b32 	%r933, %r927, %r926, 23;
	mov.b64 	%rd1441, {%r933, %r932};
	xor.b64  	%rd1442, %rd1440, %rd1441;
	add.s64 	%rd1443, %rd1437, %rd1442;
	add.s64 	%rd1444, %rd1443, -9096487096722542874;
	add.s64 	%rd1445, %rd1444, %rd1308;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r934,%dummy}, %rd1419;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r935}, %rd1419;
	}
	shf.r.wrap.b32 	%r936, %r935, %r934, 28;
	shf.r.wrap.b32 	%r937, %r934, %r935, 28;
	mov.b64 	%rd1446, {%r937, %r936};
	shf.l.wrap.b32 	%r938, %r934, %r935, 30;
	shf.l.wrap.b32 	%r939, %r935, %r934, 30;
	mov.b64 	%rd1447, {%r939, %r938};
	xor.b64  	%rd1448, %rd1446, %rd1447;
	shf.l.wrap.b32 	%r940, %r934, %r935, 25;
	shf.l.wrap.b32 	%r941, %r935, %r934, 25;
	mov.b64 	%rd1449, {%r941, %r940};
	xor.b64  	%rd1450, %rd1448, %rd1449;
	and.b64  	%rd1451, %rd1419, %rd1382;
	or.b64  	%rd1452, %rd1419, %rd1382;
	and.b64  	%rd1453, %rd1452, %rd1345;
	or.b64  	%rd1454, %rd1453, %rd1451;
	add.s64 	%rd1455, %rd1454, %rd1450;
	add.s64 	%rd1456, %rd1455, %rd1444;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r942,%dummy}, %rd1395;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r943}, %rd1395;
	}
	shf.r.wrap.b32 	%r944, %r943, %r942, 19;
	shf.r.wrap.b32 	%r945, %r942, %r943, 19;
	mov.b64 	%rd1457, {%r945, %r944};
	shf.l.wrap.b32 	%r946, %r942, %r943, 3;
	shf.l.wrap.b32 	%r947, %r943, %r942, 3;
	mov.b64 	%rd1458, {%r947, %r946};
	xor.b64  	%rd1459, %rd1457, %rd1458;
	shr.u64 	%rd1460, %rd1395, 6;
	xor.b64  	%rd1461, %rd1459, %rd1460;
	shf.r.wrap.b32 	%r948, %r599, %r598, 1;
	shf.r.wrap.b32 	%r949, %r598, %r599, 1;
	mov.b64 	%rd1462, {%r949, %r948};
	shf.r.wrap.b32 	%r950, %r599, %r598, 8;
	shf.r.wrap.b32 	%r951, %r598, %r599, 8;
	mov.b64 	%rd1463, {%r951, %r950};
	xor.b64  	%rd1464, %rd1462, %rd1463;
	shr.u64 	%rd1465, %rd914, 7;
	xor.b64  	%rd1466, %rd1464, %rd1465;
	add.s64 	%rd1467, %rd1461, %rd877;
	add.s64 	%rd1468, %rd1467, %rd1210;
	add.s64 	%rd1469, %rd1468, %rd1466;
	add.s64 	%rd1470, %rd1469, %rd1334;
	xor.b64  	%rd1471, %rd1408, %rd1371;
	and.b64  	%rd1472, %rd1445, %rd1471;
	xor.b64  	%rd1473, %rd1472, %rd1371;
	add.s64 	%rd1474, %rd1470, %rd1473;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r952,%dummy}, %rd1445;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r953}, %rd1445;
	}
	shf.r.wrap.b32 	%r954, %r953, %r952, 14;
	shf.r.wrap.b32 	%r955, %r952, %r953, 14;
	mov.b64 	%rd1475, {%r955, %r954};
	shf.r.wrap.b32 	%r956, %r953, %r952, 18;
	shf.r.wrap.b32 	%r957, %r952, %r953, 18;
	mov.b64 	%rd1476, {%r957, %r956};
	xor.b64  	%rd1477, %rd1475, %rd1476;
	shf.l.wrap.b32 	%r958, %r952, %r953, 23;
	shf.l.wrap.b32 	%r959, %r953, %r952, 23;
	mov.b64 	%rd1478, {%r959, %r958};
	xor.b64  	%rd1479, %rd1477, %rd1478;
	add.s64 	%rd1480, %rd1474, %rd1479;
	add.s64 	%rd1481, %rd1480, -7894198246740708037;
	add.s64 	%rd1482, %rd1481, %rd1345;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r960,%dummy}, %rd1456;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r961}, %rd1456;
	}
	shf.r.wrap.b32 	%r962, %r961, %r960, 28;
	shf.r.wrap.b32 	%r963, %r960, %r961, 28;
	mov.b64 	%rd1483, {%r963, %r962};
	shf.l.wrap.b32 	%r964, %r960, %r961, 30;
	shf.l.wrap.b32 	%r965, %r961, %r960, 30;
	mov.b64 	%rd1484, {%r965, %r964};
	xor.b64  	%rd1485, %rd1483, %rd1484;
	shf.l.wrap.b32 	%r966, %r960, %r961, 25;
	shf.l.wrap.b32 	%r967, %r961, %r960, 25;
	mov.b64 	%rd1486, {%r967, %r966};
	xor.b64  	%rd1487, %rd1485, %rd1486;
	and.b64  	%rd1488, %rd1456, %rd1419;
	or.b64  	%rd1489, %rd1456, %rd1419;
	and.b64  	%rd1490, %rd1489, %rd1382;
	or.b64  	%rd1491, %rd1490, %rd1488;
	add.s64 	%rd1492, %rd1491, %rd1487;
	add.s64 	%rd1493, %rd1492, %rd1481;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r968,%dummy}, %rd1432;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r969}, %rd1432;
	}
	shf.r.wrap.b32 	%r970, %r969, %r968, 19;
	shf.r.wrap.b32 	%r971, %r968, %r969, 19;
	mov.b64 	%rd1494, {%r971, %r970};
	shf.l.wrap.b32 	%r972, %r968, %r969, 3;
	shf.l.wrap.b32 	%r973, %r969, %r968, 3;
	mov.b64 	%rd1495, {%r973, %r972};
	xor.b64  	%rd1496, %rd1494, %rd1495;
	shr.u64 	%rd1497, %rd1432, 6;
	xor.b64  	%rd1498, %rd1496, %rd1497;
	shf.r.wrap.b32 	%r974, %r627, %r626, 1;
	shf.r.wrap.b32 	%r975, %r626, %r627, 1;
	mov.b64 	%rd1499, {%r975, %r974};
	shf.r.wrap.b32 	%r976, %r627, %r626, 8;
	shf.r.wrap.b32 	%r977, %r626, %r627, 8;
	mov.b64 	%rd1500, {%r977, %r976};
	xor.b64  	%rd1501, %rd1499, %rd1500;
	shr.u64 	%rd1502, %rd951, 7;
	xor.b64  	%rd1503, %rd1501, %rd1502;
	add.s64 	%rd1504, %rd1498, %rd914;
	add.s64 	%rd1505, %rd1504, %rd1247;
	add.s64 	%rd1506, %rd1505, %rd1503;
	add.s64 	%rd1507, %rd1506, %rd1371;
	xor.b64  	%rd1508, %rd1445, %rd1408;
	and.b64  	%rd1509, %rd1482, %rd1508;
	xor.b64  	%rd1510, %rd1509, %rd1408;
	add.s64 	%rd1511, %rd1507, %rd1510;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r978,%dummy}, %rd1482;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r979}, %rd1482;
	}
	shf.r.wrap.b32 	%r980, %r979, %r978, 14;
	shf.r.wrap.b32 	%r981, %r978, %r979, 14;
	mov.b64 	%rd1512, {%r981, %r980};
	shf.r.wrap.b32 	%r982, %r979, %r978, 18;
	shf.r.wrap.b32 	%r983, %r978, %r979, 18;
	mov.b64 	%rd1513, {%r983, %r982};
	xor.b64  	%rd1514, %rd1512, %rd1513;
	shf.l.wrap.b32 	%r984, %r978, %r979, 23;
	shf.l.wrap.b32 	%r985, %r979, %r978, 23;
	mov.b64 	%rd1515, {%r985, %r984};
	xor.b64  	%rd1516, %rd1514, %rd1515;
	add.s64 	%rd1517, %rd1511, %rd1516;
	add.s64 	%rd1518, %rd1517, -6719396339535248540;
	add.s64 	%rd1519, %rd1518, %rd1382;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r986,%dummy}, %rd1493;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r987}, %rd1493;
	}
	shf.r.wrap.b32 	%r988, %r987, %r986, 28;
	shf.r.wrap.b32 	%r989, %r986, %r987, 28;
	mov.b64 	%rd1520, {%r989, %r988};
	shf.l.wrap.b32 	%r990, %r986, %r987, 30;
	shf.l.wrap.b32 	%r991, %r987, %r986, 30;
	mov.b64 	%rd1521, {%r991, %r990};
	xor.b64  	%rd1522, %rd1520, %rd1521;
	shf.l.wrap.b32 	%r992, %r986, %r987, 25;
	shf.l.wrap.b32 	%r993, %r987, %r986, 25;
	mov.b64 	%rd1523, {%r993, %r992};
	xor.b64  	%rd1524, %rd1522, %rd1523;
	and.b64  	%rd1525, %rd1493, %rd1456;
	or.b64  	%rd1526, %rd1493, %rd1456;
	and.b64  	%rd1527, %rd1526, %rd1419;
	or.b64  	%rd1528, %rd1527, %rd1525;
	add.s64 	%rd1529, %rd1528, %rd1524;
	add.s64 	%rd1530, %rd1529, %rd1518;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r994,%dummy}, %rd1469;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r995}, %rd1469;
	}
	shf.r.wrap.b32 	%r996, %r995, %r994, 19;
	shf.r.wrap.b32 	%r997, %r994, %r995, 19;
	mov.b64 	%rd1531, {%r997, %r996};
	shf.l.wrap.b32 	%r998, %r994, %r995, 3;
	shf.l.wrap.b32 	%r999, %r995, %r994, 3;
	mov.b64 	%rd1532, {%r999, %r998};
	xor.b64  	%rd1533, %rd1531, %rd1532;
	shr.u64 	%rd1534, %rd1469, 6;
	xor.b64  	%rd1535, %rd1533, %rd1534;
	shf.r.wrap.b32 	%r1000, %r655, %r654, 1;
	shf.r.wrap.b32 	%r1001, %r654, %r655, 1;
	mov.b64 	%rd1536, {%r1001, %r1000};
	shf.r.wrap.b32 	%r1002, %r655, %r654, 8;
	shf.r.wrap.b32 	%r1003, %r654, %r655, 8;
	mov.b64 	%rd1537, {%r1003, %r1002};
	xor.b64  	%rd1538, %rd1536, %rd1537;
	shr.u64 	%rd1539, %rd988, 7;
	xor.b64  	%rd1540, %rd1538, %rd1539;
	add.s64 	%rd1541, %rd1535, %rd951;
	add.s64 	%rd1542, %rd1541, %rd1284;
	add.s64 	%rd1543, %rd1542, %rd1540;
	add.s64 	%rd1544, %rd1543, %rd1408;
	xor.b64  	%rd1545, %rd1482, %rd1445;
	and.b64  	%rd1546, %rd1519, %rd1545;
	xor.b64  	%rd1547, %rd1546, %rd1445;
	add.s64 	%rd1548, %rd1544, %rd1547;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1004,%dummy}, %rd1519;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1005}, %rd1519;
	}
	shf.r.wrap.b32 	%r1006, %r1005, %r1004, 14;
	shf.r.wrap.b32 	%r1007, %r1004, %r1005, 14;
	mov.b64 	%rd1549, {%r1007, %r1006};
	shf.r.wrap.b32 	%r1008, %r1005, %r1004, 18;
	shf.r.wrap.b32 	%r1009, %r1004, %r1005, 18;
	mov.b64 	%rd1550, {%r1009, %r1008};
	xor.b64  	%rd1551, %rd1549, %rd1550;
	shf.l.wrap.b32 	%r1010, %r1004, %r1005, 23;
	shf.l.wrap.b32 	%r1011, %r1005, %r1004, 23;
	mov.b64 	%rd1552, {%r1011, %r1010};
	xor.b64  	%rd1553, %rd1551, %rd1552;
	add.s64 	%rd1554, %rd1548, %rd1553;
	add.s64 	%rd1555, %rd1554, -6333637450476146687;
	add.s64 	%rd1556, %rd1555, %rd1419;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1012,%dummy}, %rd1530;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1013}, %rd1530;
	}
	shf.r.wrap.b32 	%r1014, %r1013, %r1012, 28;
	shf.r.wrap.b32 	%r1015, %r1012, %r1013, 28;
	mov.b64 	%rd1557, {%r1015, %r1014};
	shf.l.wrap.b32 	%r1016, %r1012, %r1013, 30;
	shf.l.wrap.b32 	%r1017, %r1013, %r1012, 30;
	mov.b64 	%rd1558, {%r1017, %r1016};
	xor.b64  	%rd1559, %rd1557, %rd1558;
	shf.l.wrap.b32 	%r1018, %r1012, %r1013, 25;
	shf.l.wrap.b32 	%r1019, %r1013, %r1012, 25;
	mov.b64 	%rd1560, {%r1019, %r1018};
	xor.b64  	%rd1561, %rd1559, %rd1560;
	and.b64  	%rd1562, %rd1530, %rd1493;
	or.b64  	%rd1563, %rd1530, %rd1493;
	and.b64  	%rd1564, %rd1563, %rd1456;
	or.b64  	%rd1565, %rd1564, %rd1562;
	add.s64 	%rd1566, %rd1565, %rd1561;
	add.s64 	%rd1567, %rd1566, %rd1555;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1020,%dummy}, %rd1506;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1021}, %rd1506;
	}
	shf.r.wrap.b32 	%r1022, %r1021, %r1020, 19;
	shf.r.wrap.b32 	%r1023, %r1020, %r1021, 19;
	mov.b64 	%rd1568, {%r1023, %r1022};
	shf.l.wrap.b32 	%r1024, %r1020, %r1021, 3;
	shf.l.wrap.b32 	%r1025, %r1021, %r1020, 3;
	mov.b64 	%rd1569, {%r1025, %r1024};
	xor.b64  	%rd1570, %rd1568, %rd1569;
	shr.u64 	%rd1571, %rd1506, 6;
	xor.b64  	%rd1572, %rd1570, %rd1571;
	shf.r.wrap.b32 	%r1026, %r683, %r682, 1;
	shf.r.wrap.b32 	%r1027, %r682, %r683, 1;
	mov.b64 	%rd1573, {%r1027, %r1026};
	shf.r.wrap.b32 	%r1028, %r683, %r682, 8;
	shf.r.wrap.b32 	%r1029, %r682, %r683, 8;
	mov.b64 	%rd1574, {%r1029, %r1028};
	xor.b64  	%rd1575, %rd1573, %rd1574;
	shr.u64 	%rd1576, %rd1025, 7;
	xor.b64  	%rd1577, %rd1575, %rd1576;
	add.s64 	%rd1578, %rd1572, %rd988;
	add.s64 	%rd1579, %rd1578, %rd1321;
	add.s64 	%rd1580, %rd1579, %rd1577;
	add.s64 	%rd1581, %rd1580, %rd1445;
	xor.b64  	%rd1582, %rd1519, %rd1482;
	and.b64  	%rd1583, %rd1556, %rd1582;
	xor.b64  	%rd1584, %rd1583, %rd1482;
	add.s64 	%rd1585, %rd1581, %rd1584;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1030,%dummy}, %rd1556;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1031}, %rd1556;
	}
	shf.r.wrap.b32 	%r1032, %r1031, %r1030, 14;
	shf.r.wrap.b32 	%r1033, %r1030, %r1031, 14;
	mov.b64 	%rd1586, {%r1033, %r1032};
	shf.r.wrap.b32 	%r1034, %r1031, %r1030, 18;
	shf.r.wrap.b32 	%r1035, %r1030, %r1031, 18;
	mov.b64 	%rd1587, {%r1035, %r1034};
	xor.b64  	%rd1588, %rd1586, %rd1587;
	shf.l.wrap.b32 	%r1036, %r1030, %r1031, 23;
	shf.l.wrap.b32 	%r1037, %r1031, %r1030, 23;
	mov.b64 	%rd1589, {%r1037, %r1036};
	xor.b64  	%rd1590, %rd1588, %rd1589;
	add.s64 	%rd1591, %rd1585, %rd1590;
	add.s64 	%rd1592, %rd1591, -4446306890439682159;
	add.s64 	%rd1593, %rd1592, %rd1456;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1038,%dummy}, %rd1567;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1039}, %rd1567;
	}
	shf.r.wrap.b32 	%r1040, %r1039, %r1038, 28;
	shf.r.wrap.b32 	%r1041, %r1038, %r1039, 28;
	mov.b64 	%rd1594, {%r1041, %r1040};
	shf.l.wrap.b32 	%r1042, %r1038, %r1039, 30;
	shf.l.wrap.b32 	%r1043, %r1039, %r1038, 30;
	mov.b64 	%rd1595, {%r1043, %r1042};
	xor.b64  	%rd1596, %rd1594, %rd1595;
	shf.l.wrap.b32 	%r1044, %r1038, %r1039, 25;
	shf.l.wrap.b32 	%r1045, %r1039, %r1038, 25;
	mov.b64 	%rd1597, {%r1045, %r1044};
	xor.b64  	%rd1598, %rd1596, %rd1597;
	and.b64  	%rd1599, %rd1567, %rd1530;
	or.b64  	%rd1600, %rd1567, %rd1530;
	and.b64  	%rd1601, %rd1600, %rd1493;
	or.b64  	%rd1602, %rd1601, %rd1599;
	add.s64 	%rd1603, %rd1602, %rd1598;
	add.s64 	%rd1604, %rd1603, %rd1592;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1046,%dummy}, %rd1543;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1047}, %rd1543;
	}
	shf.r.wrap.b32 	%r1048, %r1047, %r1046, 19;
	shf.r.wrap.b32 	%r1049, %r1046, %r1047, 19;
	mov.b64 	%rd1605, {%r1049, %r1048};
	shf.l.wrap.b32 	%r1050, %r1046, %r1047, 3;
	shf.l.wrap.b32 	%r1051, %r1047, %r1046, 3;
	mov.b64 	%rd1606, {%r1051, %r1050};
	xor.b64  	%rd1607, %rd1605, %rd1606;
	shr.u64 	%rd1608, %rd1543, 6;
	xor.b64  	%rd1609, %rd1607, %rd1608;
	shf.r.wrap.b32 	%r1052, %r709, %r708, 1;
	shf.r.wrap.b32 	%r1053, %r708, %r709, 1;
	mov.b64 	%rd1610, {%r1053, %r1052};
	shf.r.wrap.b32 	%r1054, %r709, %r708, 8;
	shf.r.wrap.b32 	%r1055, %r708, %r709, 8;
	mov.b64 	%rd1611, {%r1055, %r1054};
	xor.b64  	%rd1612, %rd1610, %rd1611;
	shr.u64 	%rd1613, %rd1062, 7;
	xor.b64  	%rd1614, %rd1612, %rd1613;
	add.s64 	%rd1615, %rd1609, %rd1025;
	add.s64 	%rd1616, %rd1615, %rd1358;
	add.s64 	%rd1617, %rd1616, %rd1614;
	add.s64 	%rd1618, %rd1617, %rd1482;
	xor.b64  	%rd1619, %rd1556, %rd1519;
	and.b64  	%rd1620, %rd1593, %rd1619;
	xor.b64  	%rd1621, %rd1620, %rd1519;
	add.s64 	%rd1622, %rd1618, %rd1621;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1056,%dummy}, %rd1593;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1057}, %rd1593;
	}
	shf.r.wrap.b32 	%r1058, %r1057, %r1056, 14;
	shf.r.wrap.b32 	%r1059, %r1056, %r1057, 14;
	mov.b64 	%rd1623, {%r1059, %r1058};
	shf.r.wrap.b32 	%r1060, %r1057, %r1056, 18;
	shf.r.wrap.b32 	%r1061, %r1056, %r1057, 18;
	mov.b64 	%rd1624, {%r1061, %r1060};
	xor.b64  	%rd1625, %rd1623, %rd1624;
	shf.l.wrap.b32 	%r1062, %r1056, %r1057, 23;
	shf.l.wrap.b32 	%r1063, %r1057, %r1056, 23;
	mov.b64 	%rd1626, {%r1063, %r1062};
	xor.b64  	%rd1627, %rd1625, %rd1626;
	add.s64 	%rd1628, %rd1622, %rd1627;
	add.s64 	%rd1629, %rd1628, -4076793802049405392;
	add.s64 	%rd1630, %rd1629, %rd1493;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1064,%dummy}, %rd1604;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1065}, %rd1604;
	}
	shf.r.wrap.b32 	%r1066, %r1065, %r1064, 28;
	shf.r.wrap.b32 	%r1067, %r1064, %r1065, 28;
	mov.b64 	%rd1631, {%r1067, %r1066};
	shf.l.wrap.b32 	%r1068, %r1064, %r1065, 30;
	shf.l.wrap.b32 	%r1069, %r1065, %r1064, 30;
	mov.b64 	%rd1632, {%r1069, %r1068};
	xor.b64  	%rd1633, %rd1631, %rd1632;
	shf.l.wrap.b32 	%r1070, %r1064, %r1065, 25;
	shf.l.wrap.b32 	%r1071, %r1065, %r1064, 25;
	mov.b64 	%rd1634, {%r1071, %r1070};
	xor.b64  	%rd1635, %rd1633, %rd1634;
	and.b64  	%rd1636, %rd1604, %rd1567;
	or.b64  	%rd1637, %rd1604, %rd1567;
	and.b64  	%rd1638, %rd1637, %rd1530;
	or.b64  	%rd1639, %rd1638, %rd1636;
	add.s64 	%rd1640, %rd1639, %rd1635;
	add.s64 	%rd1641, %rd1640, %rd1629;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1072,%dummy}, %rd1580;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1073}, %rd1580;
	}
	shf.r.wrap.b32 	%r1074, %r1073, %r1072, 19;
	shf.r.wrap.b32 	%r1075, %r1072, %r1073, 19;
	mov.b64 	%rd1642, {%r1075, %r1074};
	shf.l.wrap.b32 	%r1076, %r1072, %r1073, 3;
	shf.l.wrap.b32 	%r1077, %r1073, %r1072, 3;
	mov.b64 	%rd1643, {%r1077, %r1076};
	xor.b64  	%rd1644, %rd1642, %rd1643;
	shr.u64 	%rd1645, %rd1580, 6;
	xor.b64  	%rd1646, %rd1644, %rd1645;
	shf.r.wrap.b32 	%r1078, %r735, %r734, 1;
	shf.r.wrap.b32 	%r1079, %r734, %r735, 1;
	mov.b64 	%rd1647, {%r1079, %r1078};
	shf.r.wrap.b32 	%r1080, %r735, %r734, 8;
	shf.r.wrap.b32 	%r1081, %r734, %r735, 8;
	mov.b64 	%rd1648, {%r1081, %r1080};
	xor.b64  	%rd1649, %rd1647, %rd1648;
	shr.u64 	%rd1650, %rd1099, 7;
	xor.b64  	%rd1651, %rd1649, %rd1650;
	add.s64 	%rd1652, %rd1646, %rd1062;
	add.s64 	%rd1653, %rd1652, %rd1395;
	add.s64 	%rd1654, %rd1653, %rd1651;
	add.s64 	%rd1655, %rd1654, %rd1519;
	xor.b64  	%rd1656, %rd1593, %rd1556;
	and.b64  	%rd1657, %rd1630, %rd1656;
	xor.b64  	%rd1658, %rd1657, %rd1556;
	add.s64 	%rd1659, %rd1655, %rd1658;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1082,%dummy}, %rd1630;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1083}, %rd1630;
	}
	shf.r.wrap.b32 	%r1084, %r1083, %r1082, 14;
	shf.r.wrap.b32 	%r1085, %r1082, %r1083, 14;
	mov.b64 	%rd1660, {%r1085, %r1084};
	shf.r.wrap.b32 	%r1086, %r1083, %r1082, 18;
	shf.r.wrap.b32 	%r1087, %r1082, %r1083, 18;
	mov.b64 	%rd1661, {%r1087, %r1086};
	xor.b64  	%rd1662, %rd1660, %rd1661;
	shf.l.wrap.b32 	%r1088, %r1082, %r1083, 23;
	shf.l.wrap.b32 	%r1089, %r1083, %r1082, 23;
	mov.b64 	%rd1663, {%r1089, %r1088};
	xor.b64  	%rd1664, %rd1662, %rd1663;
	add.s64 	%rd1665, %rd1659, %rd1664;
	add.s64 	%rd1666, %rd1665, -3345356375505022440;
	add.s64 	%rd1667, %rd1666, %rd1530;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1090,%dummy}, %rd1641;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1091}, %rd1641;
	}
	shf.r.wrap.b32 	%r1092, %r1091, %r1090, 28;
	shf.r.wrap.b32 	%r1093, %r1090, %r1091, 28;
	mov.b64 	%rd1668, {%r1093, %r1092};
	shf.l.wrap.b32 	%r1094, %r1090, %r1091, 30;
	shf.l.wrap.b32 	%r1095, %r1091, %r1090, 30;
	mov.b64 	%rd1669, {%r1095, %r1094};
	xor.b64  	%rd1670, %rd1668, %rd1669;
	shf.l.wrap.b32 	%r1096, %r1090, %r1091, 25;
	shf.l.wrap.b32 	%r1097, %r1091, %r1090, 25;
	mov.b64 	%rd1671, {%r1097, %r1096};
	xor.b64  	%rd1672, %rd1670, %rd1671;
	and.b64  	%rd1673, %rd1641, %rd1604;
	or.b64  	%rd1674, %rd1641, %rd1604;
	and.b64  	%rd1675, %rd1674, %rd1567;
	or.b64  	%rd1676, %rd1675, %rd1673;
	add.s64 	%rd1677, %rd1676, %rd1672;
	add.s64 	%rd1678, %rd1677, %rd1666;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1098,%dummy}, %rd1617;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1099}, %rd1617;
	}
	shf.r.wrap.b32 	%r1100, %r1099, %r1098, 19;
	shf.r.wrap.b32 	%r1101, %r1098, %r1099, 19;
	mov.b64 	%rd1679, {%r1101, %r1100};
	shf.l.wrap.b32 	%r1102, %r1098, %r1099, 3;
	shf.l.wrap.b32 	%r1103, %r1099, %r1098, 3;
	mov.b64 	%rd1680, {%r1103, %r1102};
	xor.b64  	%rd1681, %rd1679, %rd1680;
	shr.u64 	%rd1682, %rd1617, 6;
	xor.b64  	%rd1683, %rd1681, %rd1682;
	shf.r.wrap.b32 	%r1104, %r761, %r760, 1;
	shf.r.wrap.b32 	%r1105, %r760, %r761, 1;
	mov.b64 	%rd1684, {%r1105, %r1104};
	shf.r.wrap.b32 	%r1106, %r761, %r760, 8;
	shf.r.wrap.b32 	%r1107, %r760, %r761, 8;
	mov.b64 	%rd1685, {%r1107, %r1106};
	xor.b64  	%rd1686, %rd1684, %rd1685;
	shr.u64 	%rd1687, %rd1136, 7;
	xor.b64  	%rd1688, %rd1686, %rd1687;
	add.s64 	%rd1689, %rd1683, %rd1099;
	add.s64 	%rd1690, %rd1689, %rd1432;
	add.s64 	%rd1691, %rd1690, %rd1688;
	add.s64 	%rd1692, %rd1691, %rd1556;
	xor.b64  	%rd1693, %rd1630, %rd1593;
	and.b64  	%rd1694, %rd1667, %rd1693;
	xor.b64  	%rd1695, %rd1694, %rd1593;
	add.s64 	%rd1696, %rd1692, %rd1695;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1108,%dummy}, %rd1667;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1109}, %rd1667;
	}
	shf.r.wrap.b32 	%r1110, %r1109, %r1108, 14;
	shf.r.wrap.b32 	%r1111, %r1108, %r1109, 14;
	mov.b64 	%rd1697, {%r1111, %r1110};
	shf.r.wrap.b32 	%r1112, %r1109, %r1108, 18;
	shf.r.wrap.b32 	%r1113, %r1108, %r1109, 18;
	mov.b64 	%rd1698, {%r1113, %r1112};
	xor.b64  	%rd1699, %rd1697, %rd1698;
	shf.l.wrap.b32 	%r1114, %r1108, %r1109, 23;
	shf.l.wrap.b32 	%r1115, %r1109, %r1108, 23;
	mov.b64 	%rd1700, {%r1115, %r1114};
	xor.b64  	%rd1701, %rd1699, %rd1700;
	add.s64 	%rd1702, %rd1696, %rd1701;
	add.s64 	%rd1703, %rd1702, -2983346525034927856;
	add.s64 	%rd1704, %rd1703, %rd1567;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1116,%dummy}, %rd1678;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1117}, %rd1678;
	}
	shf.r.wrap.b32 	%r1118, %r1117, %r1116, 28;
	shf.r.wrap.b32 	%r1119, %r1116, %r1117, 28;
	mov.b64 	%rd1705, {%r1119, %r1118};
	shf.l.wrap.b32 	%r1120, %r1116, %r1117, 30;
	shf.l.wrap.b32 	%r1121, %r1117, %r1116, 30;
	mov.b64 	%rd1706, {%r1121, %r1120};
	xor.b64  	%rd1707, %rd1705, %rd1706;
	shf.l.wrap.b32 	%r1122, %r1116, %r1117, 25;
	shf.l.wrap.b32 	%r1123, %r1117, %r1116, 25;
	mov.b64 	%rd1708, {%r1123, %r1122};
	xor.b64  	%rd1709, %rd1707, %rd1708;
	and.b64  	%rd1710, %rd1678, %rd1641;
	or.b64  	%rd1711, %rd1678, %rd1641;
	and.b64  	%rd1712, %rd1711, %rd1604;
	or.b64  	%rd1713, %rd1712, %rd1710;
	add.s64 	%rd1714, %rd1713, %rd1709;
	add.s64 	%rd1715, %rd1714, %rd1703;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1124,%dummy}, %rd1654;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1125}, %rd1654;
	}
	shf.r.wrap.b32 	%r1126, %r1125, %r1124, 19;
	shf.r.wrap.b32 	%r1127, %r1124, %r1125, 19;
	mov.b64 	%rd1716, {%r1127, %r1126};
	shf.l.wrap.b32 	%r1128, %r1124, %r1125, 3;
	shf.l.wrap.b32 	%r1129, %r1125, %r1124, 3;
	mov.b64 	%rd1717, {%r1129, %r1128};
	xor.b64  	%rd1718, %rd1716, %rd1717;
	shr.u64 	%rd1719, %rd1654, 6;
	xor.b64  	%rd1720, %rd1718, %rd1719;
	shf.r.wrap.b32 	%r1130, %r787, %r786, 1;
	shf.r.wrap.b32 	%r1131, %r786, %r787, 1;
	mov.b64 	%rd1721, {%r1131, %r1130};
	shf.r.wrap.b32 	%r1132, %r787, %r786, 8;
	shf.r.wrap.b32 	%r1133, %r786, %r787, 8;
	mov.b64 	%rd1722, {%r1133, %r1132};
	xor.b64  	%rd1723, %rd1721, %rd1722;
	shr.u64 	%rd1724, %rd1173, 7;
	xor.b64  	%rd1725, %rd1723, %rd1724;
	add.s64 	%rd1726, %rd1720, %rd1136;
	add.s64 	%rd1727, %rd1726, %rd1469;
	add.s64 	%rd1728, %rd1727, %rd1725;
	add.s64 	%rd1729, %rd1728, %rd1593;
	xor.b64  	%rd1730, %rd1667, %rd1630;
	and.b64  	%rd1731, %rd1704, %rd1730;
	xor.b64  	%rd1732, %rd1731, %rd1630;
	add.s64 	%rd1733, %rd1729, %rd1732;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1134,%dummy}, %rd1704;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1135}, %rd1704;
	}
	shf.r.wrap.b32 	%r1136, %r1135, %r1134, 14;
	shf.r.wrap.b32 	%r1137, %r1134, %r1135, 14;
	mov.b64 	%rd1734, {%r1137, %r1136};
	shf.r.wrap.b32 	%r1138, %r1135, %r1134, 18;
	shf.r.wrap.b32 	%r1139, %r1134, %r1135, 18;
	mov.b64 	%rd1735, {%r1139, %r1138};
	xor.b64  	%rd1736, %rd1734, %rd1735;
	shf.l.wrap.b32 	%r1140, %r1134, %r1135, 23;
	shf.l.wrap.b32 	%r1141, %r1135, %r1134, 23;
	mov.b64 	%rd1737, {%r1141, %r1140};
	xor.b64  	%rd1738, %rd1736, %rd1737;
	add.s64 	%rd1739, %rd1733, %rd1738;
	add.s64 	%rd1740, %rd1739, -860691631967231958;
	add.s64 	%rd1741, %rd1740, %rd1604;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1142,%dummy}, %rd1715;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1143}, %rd1715;
	}
	shf.r.wrap.b32 	%r1144, %r1143, %r1142, 28;
	shf.r.wrap.b32 	%r1145, %r1142, %r1143, 28;
	mov.b64 	%rd1742, {%r1145, %r1144};
	shf.l.wrap.b32 	%r1146, %r1142, %r1143, 30;
	shf.l.wrap.b32 	%r1147, %r1143, %r1142, 30;
	mov.b64 	%rd1743, {%r1147, %r1146};
	xor.b64  	%rd1744, %rd1742, %rd1743;
	shf.l.wrap.b32 	%r1148, %r1142, %r1143, 25;
	shf.l.wrap.b32 	%r1149, %r1143, %r1142, 25;
	mov.b64 	%rd1745, {%r1149, %r1148};
	xor.b64  	%rd1746, %rd1744, %rd1745;
	and.b64  	%rd1747, %rd1715, %rd1678;
	or.b64  	%rd1748, %rd1715, %rd1678;
	and.b64  	%rd1749, %rd1748, %rd1641;
	or.b64  	%rd1750, %rd1749, %rd1747;
	add.s64 	%rd1751, %rd1750, %rd1746;
	add.s64 	%rd1752, %rd1751, %rd1740;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1150,%dummy}, %rd1691;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1151}, %rd1691;
	}
	shf.r.wrap.b32 	%r1152, %r1151, %r1150, 19;
	shf.r.wrap.b32 	%r1153, %r1150, %r1151, 19;
	mov.b64 	%rd1753, {%r1153, %r1152};
	shf.l.wrap.b32 	%r1154, %r1150, %r1151, 3;
	shf.l.wrap.b32 	%r1155, %r1151, %r1150, 3;
	mov.b64 	%rd1754, {%r1155, %r1154};
	xor.b64  	%rd1755, %rd1753, %rd1754;
	shr.u64 	%rd1756, %rd1691, 6;
	xor.b64  	%rd1757, %rd1755, %rd1756;
	shf.r.wrap.b32 	%r1156, %r813, %r812, 1;
	shf.r.wrap.b32 	%r1157, %r812, %r813, 1;
	mov.b64 	%rd1758, {%r1157, %r1156};
	shf.r.wrap.b32 	%r1158, %r813, %r812, 8;
	shf.r.wrap.b32 	%r1159, %r812, %r813, 8;
	mov.b64 	%rd1759, {%r1159, %r1158};
	xor.b64  	%rd1760, %rd1758, %rd1759;
	shr.u64 	%rd1761, %rd1210, 7;
	xor.b64  	%rd1762, %rd1760, %rd1761;
	add.s64 	%rd1763, %rd1757, %rd1173;
	add.s64 	%rd1764, %rd1763, %rd1506;
	add.s64 	%rd1765, %rd1764, %rd1762;
	add.s64 	%rd1766, %rd1765, %rd1630;
	xor.b64  	%rd1767, %rd1704, %rd1667;
	and.b64  	%rd1768, %rd1741, %rd1767;
	xor.b64  	%rd1769, %rd1768, %rd1667;
	add.s64 	%rd1770, %rd1766, %rd1769;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1160,%dummy}, %rd1741;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1161}, %rd1741;
	}
	shf.r.wrap.b32 	%r1162, %r1161, %r1160, 14;
	shf.r.wrap.b32 	%r1163, %r1160, %r1161, 14;
	mov.b64 	%rd1771, {%r1163, %r1162};
	shf.r.wrap.b32 	%r1164, %r1161, %r1160, 18;
	shf.r.wrap.b32 	%r1165, %r1160, %r1161, 18;
	mov.b64 	%rd1772, {%r1165, %r1164};
	xor.b64  	%rd1773, %rd1771, %rd1772;
	shf.l.wrap.b32 	%r1166, %r1160, %r1161, 23;
	shf.l.wrap.b32 	%r1167, %r1161, %r1160, 23;
	mov.b64 	%rd1774, {%r1167, %r1166};
	xor.b64  	%rd1775, %rd1773, %rd1774;
	add.s64 	%rd1776, %rd1770, %rd1775;
	add.s64 	%rd1777, %rd1776, 1182934255886127544;
	add.s64 	%rd1778, %rd1777, %rd1641;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1168,%dummy}, %rd1752;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1169}, %rd1752;
	}
	shf.r.wrap.b32 	%r1170, %r1169, %r1168, 28;
	shf.r.wrap.b32 	%r1171, %r1168, %r1169, 28;
	mov.b64 	%rd1779, {%r1171, %r1170};
	shf.l.wrap.b32 	%r1172, %r1168, %r1169, 30;
	shf.l.wrap.b32 	%r1173, %r1169, %r1168, 30;
	mov.b64 	%rd1780, {%r1173, %r1172};
	xor.b64  	%rd1781, %rd1779, %rd1780;
	shf.l.wrap.b32 	%r1174, %r1168, %r1169, 25;
	shf.l.wrap.b32 	%r1175, %r1169, %r1168, 25;
	mov.b64 	%rd1782, {%r1175, %r1174};
	xor.b64  	%rd1783, %rd1781, %rd1782;
	and.b64  	%rd1784, %rd1752, %rd1715;
	or.b64  	%rd1785, %rd1752, %rd1715;
	and.b64  	%rd1786, %rd1785, %rd1678;
	or.b64  	%rd1787, %rd1786, %rd1784;
	add.s64 	%rd1788, %rd1787, %rd1783;
	add.s64 	%rd1789, %rd1788, %rd1777;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1176,%dummy}, %rd1728;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1177}, %rd1728;
	}
	shf.r.wrap.b32 	%r1178, %r1177, %r1176, 19;
	shf.r.wrap.b32 	%r1179, %r1176, %r1177, 19;
	mov.b64 	%rd1790, {%r1179, %r1178};
	shf.l.wrap.b32 	%r1180, %r1176, %r1177, 3;
	shf.l.wrap.b32 	%r1181, %r1177, %r1176, 3;
	mov.b64 	%rd1791, {%r1181, %r1180};
	xor.b64  	%rd1792, %rd1790, %rd1791;
	shr.u64 	%rd1793, %rd1728, 6;
	xor.b64  	%rd1794, %rd1792, %rd1793;
	shf.r.wrap.b32 	%r1182, %r839, %r838, 1;
	shf.r.wrap.b32 	%r1183, %r838, %r839, 1;
	mov.b64 	%rd1795, {%r1183, %r1182};
	shf.r.wrap.b32 	%r1184, %r839, %r838, 8;
	shf.r.wrap.b32 	%r1185, %r838, %r839, 8;
	mov.b64 	%rd1796, {%r1185, %r1184};
	xor.b64  	%rd1797, %rd1795, %rd1796;
	shr.u64 	%rd1798, %rd1247, 7;
	xor.b64  	%rd1799, %rd1797, %rd1798;
	add.s64 	%rd1800, %rd1794, %rd1210;
	add.s64 	%rd1801, %rd1800, %rd1543;
	add.s64 	%rd1802, %rd1801, %rd1799;
	add.s64 	%rd1803, %rd1802, %rd1667;
	xor.b64  	%rd1804, %rd1741, %rd1704;
	and.b64  	%rd1805, %rd1778, %rd1804;
	xor.b64  	%rd1806, %rd1805, %rd1704;
	add.s64 	%rd1807, %rd1803, %rd1806;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1186,%dummy}, %rd1778;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1187}, %rd1778;
	}
	shf.r.wrap.b32 	%r1188, %r1187, %r1186, 14;
	shf.r.wrap.b32 	%r1189, %r1186, %r1187, 14;
	mov.b64 	%rd1808, {%r1189, %r1188};
	shf.r.wrap.b32 	%r1190, %r1187, %r1186, 18;
	shf.r.wrap.b32 	%r1191, %r1186, %r1187, 18;
	mov.b64 	%rd1809, {%r1191, %r1190};
	xor.b64  	%rd1810, %rd1808, %rd1809;
	shf.l.wrap.b32 	%r1192, %r1186, %r1187, 23;
	shf.l.wrap.b32 	%r1193, %r1187, %r1186, 23;
	mov.b64 	%rd1811, {%r1193, %r1192};
	xor.b64  	%rd1812, %rd1810, %rd1811;
	add.s64 	%rd1813, %rd1807, %rd1812;
	add.s64 	%rd1814, %rd1813, 1847814050463011016;
	add.s64 	%rd1815, %rd1814, %rd1678;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1194,%dummy}, %rd1789;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1195}, %rd1789;
	}
	shf.r.wrap.b32 	%r1196, %r1195, %r1194, 28;
	shf.r.wrap.b32 	%r1197, %r1194, %r1195, 28;
	mov.b64 	%rd1816, {%r1197, %r1196};
	shf.l.wrap.b32 	%r1198, %r1194, %r1195, 30;
	shf.l.wrap.b32 	%r1199, %r1195, %r1194, 30;
	mov.b64 	%rd1817, {%r1199, %r1198};
	xor.b64  	%rd1818, %rd1816, %rd1817;
	shf.l.wrap.b32 	%r1200, %r1194, %r1195, 25;
	shf.l.wrap.b32 	%r1201, %r1195, %r1194, 25;
	mov.b64 	%rd1819, {%r1201, %r1200};
	xor.b64  	%rd1820, %rd1818, %rd1819;
	and.b64  	%rd1821, %rd1789, %rd1752;
	or.b64  	%rd1822, %rd1789, %rd1752;
	and.b64  	%rd1823, %rd1822, %rd1715;
	or.b64  	%rd1824, %rd1823, %rd1821;
	add.s64 	%rd1825, %rd1824, %rd1820;
	add.s64 	%rd1826, %rd1825, %rd1814;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1202,%dummy}, %rd1765;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1203}, %rd1765;
	}
	shf.r.wrap.b32 	%r1204, %r1203, %r1202, 19;
	shf.r.wrap.b32 	%r1205, %r1202, %r1203, 19;
	mov.b64 	%rd1827, {%r1205, %r1204};
	shf.l.wrap.b32 	%r1206, %r1202, %r1203, 3;
	shf.l.wrap.b32 	%r1207, %r1203, %r1202, 3;
	mov.b64 	%rd1828, {%r1207, %r1206};
	xor.b64  	%rd1829, %rd1827, %rd1828;
	shr.u64 	%rd1830, %rd1765, 6;
	xor.b64  	%rd1831, %rd1829, %rd1830;
	shf.r.wrap.b32 	%r1208, %r865, %r864, 1;
	shf.r.wrap.b32 	%r1209, %r864, %r865, 1;
	mov.b64 	%rd1832, {%r1209, %r1208};
	shf.r.wrap.b32 	%r1210, %r865, %r864, 8;
	shf.r.wrap.b32 	%r1211, %r864, %r865, 8;
	mov.b64 	%rd1833, {%r1211, %r1210};
	xor.b64  	%rd1834, %rd1832, %rd1833;
	shr.u64 	%rd1835, %rd1284, 7;
	xor.b64  	%rd1836, %rd1834, %rd1835;
	add.s64 	%rd1837, %rd1831, %rd1247;
	add.s64 	%rd1838, %rd1837, %rd1580;
	add.s64 	%rd1839, %rd1838, %rd1836;
	add.s64 	%rd1840, %rd1839, %rd1704;
	xor.b64  	%rd1841, %rd1778, %rd1741;
	and.b64  	%rd1842, %rd1815, %rd1841;
	xor.b64  	%rd1843, %rd1842, %rd1741;
	add.s64 	%rd1844, %rd1840, %rd1843;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1212,%dummy}, %rd1815;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1213}, %rd1815;
	}
	shf.r.wrap.b32 	%r1214, %r1213, %r1212, 14;
	shf.r.wrap.b32 	%r1215, %r1212, %r1213, 14;
	mov.b64 	%rd1845, {%r1215, %r1214};
	shf.r.wrap.b32 	%r1216, %r1213, %r1212, 18;
	shf.r.wrap.b32 	%r1217, %r1212, %r1213, 18;
	mov.b64 	%rd1846, {%r1217, %r1216};
	xor.b64  	%rd1847, %rd1845, %rd1846;
	shf.l.wrap.b32 	%r1218, %r1212, %r1213, 23;
	shf.l.wrap.b32 	%r1219, %r1213, %r1212, 23;
	mov.b64 	%rd1848, {%r1219, %r1218};
	xor.b64  	%rd1849, %rd1847, %rd1848;
	add.s64 	%rd1850, %rd1844, %rd1849;
	add.s64 	%rd1851, %rd1850, 2177327727835720531;
	add.s64 	%rd1852, %rd1851, %rd1715;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1220,%dummy}, %rd1826;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1221}, %rd1826;
	}
	shf.r.wrap.b32 	%r1222, %r1221, %r1220, 28;
	shf.r.wrap.b32 	%r1223, %r1220, %r1221, 28;
	mov.b64 	%rd1853, {%r1223, %r1222};
	shf.l.wrap.b32 	%r1224, %r1220, %r1221, 30;
	shf.l.wrap.b32 	%r1225, %r1221, %r1220, 30;
	mov.b64 	%rd1854, {%r1225, %r1224};
	xor.b64  	%rd1855, %rd1853, %rd1854;
	shf.l.wrap.b32 	%r1226, %r1220, %r1221, 25;
	shf.l.wrap.b32 	%r1227, %r1221, %r1220, 25;
	mov.b64 	%rd1856, {%r1227, %r1226};
	xor.b64  	%rd1857, %rd1855, %rd1856;
	and.b64  	%rd1858, %rd1826, %rd1789;
	or.b64  	%rd1859, %rd1826, %rd1789;
	and.b64  	%rd1860, %rd1859, %rd1752;
	or.b64  	%rd1861, %rd1860, %rd1858;
	add.s64 	%rd1862, %rd1861, %rd1857;
	add.s64 	%rd1863, %rd1862, %rd1851;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1228,%dummy}, %rd1802;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1229}, %rd1802;
	}
	shf.r.wrap.b32 	%r1230, %r1229, %r1228, 19;
	shf.r.wrap.b32 	%r1231, %r1228, %r1229, 19;
	mov.b64 	%rd1864, {%r1231, %r1230};
	shf.l.wrap.b32 	%r1232, %r1228, %r1229, 3;
	shf.l.wrap.b32 	%r1233, %r1229, %r1228, 3;
	mov.b64 	%rd1865, {%r1233, %r1232};
	xor.b64  	%rd1866, %rd1864, %rd1865;
	shr.u64 	%rd1867, %rd1802, 6;
	xor.b64  	%rd1868, %rd1866, %rd1867;
	shf.r.wrap.b32 	%r1234, %r891, %r890, 1;
	shf.r.wrap.b32 	%r1235, %r890, %r891, 1;
	mov.b64 	%rd1869, {%r1235, %r1234};
	shf.r.wrap.b32 	%r1236, %r891, %r890, 8;
	shf.r.wrap.b32 	%r1237, %r890, %r891, 8;
	mov.b64 	%rd1870, {%r1237, %r1236};
	xor.b64  	%rd1871, %rd1869, %rd1870;
	shr.u64 	%rd1872, %rd1321, 7;
	xor.b64  	%rd1873, %rd1871, %rd1872;
	add.s64 	%rd1874, %rd1868, %rd1284;
	add.s64 	%rd1875, %rd1874, %rd1617;
	add.s64 	%rd1876, %rd1875, %rd1873;
	add.s64 	%rd1877, %rd1876, %rd1741;
	xor.b64  	%rd1878, %rd1815, %rd1778;
	and.b64  	%rd1879, %rd1852, %rd1878;
	xor.b64  	%rd1880, %rd1879, %rd1778;
	add.s64 	%rd1881, %rd1877, %rd1880;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1238,%dummy}, %rd1852;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1239}, %rd1852;
	}
	shf.r.wrap.b32 	%r1240, %r1239, %r1238, 14;
	shf.r.wrap.b32 	%r1241, %r1238, %r1239, 14;
	mov.b64 	%rd1882, {%r1241, %r1240};
	shf.r.wrap.b32 	%r1242, %r1239, %r1238, 18;
	shf.r.wrap.b32 	%r1243, %r1238, %r1239, 18;
	mov.b64 	%rd1883, {%r1243, %r1242};
	xor.b64  	%rd1884, %rd1882, %rd1883;
	shf.l.wrap.b32 	%r1244, %r1238, %r1239, 23;
	shf.l.wrap.b32 	%r1245, %r1239, %r1238, 23;
	mov.b64 	%rd1885, {%r1245, %r1244};
	xor.b64  	%rd1886, %rd1884, %rd1885;
	add.s64 	%rd1887, %rd1881, %rd1886;
	add.s64 	%rd1888, %rd1887, 2830643537854262169;
	add.s64 	%rd1889, %rd1888, %rd1752;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1246,%dummy}, %rd1863;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1247}, %rd1863;
	}
	shf.r.wrap.b32 	%r1248, %r1247, %r1246, 28;
	shf.r.wrap.b32 	%r1249, %r1246, %r1247, 28;
	mov.b64 	%rd1890, {%r1249, %r1248};
	shf.l.wrap.b32 	%r1250, %r1246, %r1247, 30;
	shf.l.wrap.b32 	%r1251, %r1247, %r1246, 30;
	mov.b64 	%rd1891, {%r1251, %r1250};
	xor.b64  	%rd1892, %rd1890, %rd1891;
	shf.l.wrap.b32 	%r1252, %r1246, %r1247, 25;
	shf.l.wrap.b32 	%r1253, %r1247, %r1246, 25;
	mov.b64 	%rd1893, {%r1253, %r1252};
	xor.b64  	%rd1894, %rd1892, %rd1893;
	and.b64  	%rd1895, %rd1863, %rd1826;
	or.b64  	%rd1896, %rd1863, %rd1826;
	and.b64  	%rd1897, %rd1896, %rd1789;
	or.b64  	%rd1898, %rd1897, %rd1895;
	add.s64 	%rd1899, %rd1898, %rd1894;
	add.s64 	%rd1900, %rd1899, %rd1888;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1254,%dummy}, %rd1839;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1255}, %rd1839;
	}
	shf.r.wrap.b32 	%r1256, %r1255, %r1254, 19;
	shf.r.wrap.b32 	%r1257, %r1254, %r1255, 19;
	mov.b64 	%rd1901, {%r1257, %r1256};
	shf.l.wrap.b32 	%r1258, %r1254, %r1255, 3;
	shf.l.wrap.b32 	%r1259, %r1255, %r1254, 3;
	mov.b64 	%rd1902, {%r1259, %r1258};
	xor.b64  	%rd1903, %rd1901, %rd1902;
	shr.u64 	%rd1904, %rd1839, 6;
	xor.b64  	%rd1905, %rd1903, %rd1904;
	shf.r.wrap.b32 	%r1260, %r917, %r916, 1;
	shf.r.wrap.b32 	%r1261, %r916, %r917, 1;
	mov.b64 	%rd1906, {%r1261, %r1260};
	shf.r.wrap.b32 	%r1262, %r917, %r916, 8;
	shf.r.wrap.b32 	%r1263, %r916, %r917, 8;
	mov.b64 	%rd1907, {%r1263, %r1262};
	xor.b64  	%rd1908, %rd1906, %rd1907;
	shr.u64 	%rd1909, %rd1358, 7;
	xor.b64  	%rd1910, %rd1908, %rd1909;
	add.s64 	%rd1911, %rd1905, %rd1321;
	add.s64 	%rd1912, %rd1911, %rd1654;
	add.s64 	%rd1913, %rd1912, %rd1910;
	add.s64 	%rd1914, %rd1913, %rd1778;
	xor.b64  	%rd1915, %rd1852, %rd1815;
	and.b64  	%rd1916, %rd1889, %rd1915;
	xor.b64  	%rd1917, %rd1916, %rd1815;
	add.s64 	%rd1918, %rd1914, %rd1917;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1264,%dummy}, %rd1889;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1265}, %rd1889;
	}
	shf.r.wrap.b32 	%r1266, %r1265, %r1264, 14;
	shf.r.wrap.b32 	%r1267, %r1264, %r1265, 14;
	mov.b64 	%rd1919, {%r1267, %r1266};
	shf.r.wrap.b32 	%r1268, %r1265, %r1264, 18;
	shf.r.wrap.b32 	%r1269, %r1264, %r1265, 18;
	mov.b64 	%rd1920, {%r1269, %r1268};
	xor.b64  	%rd1921, %rd1919, %rd1920;
	shf.l.wrap.b32 	%r1270, %r1264, %r1265, 23;
	shf.l.wrap.b32 	%r1271, %r1265, %r1264, 23;
	mov.b64 	%rd1922, {%r1271, %r1270};
	xor.b64  	%rd1923, %rd1921, %rd1922;
	add.s64 	%rd1924, %rd1918, %rd1923;
	add.s64 	%rd1925, %rd1924, 3796741975233480872;
	add.s64 	%rd1926, %rd1925, %rd1789;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1272,%dummy}, %rd1900;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1273}, %rd1900;
	}
	shf.r.wrap.b32 	%r1274, %r1273, %r1272, 28;
	shf.r.wrap.b32 	%r1275, %r1272, %r1273, 28;
	mov.b64 	%rd1927, {%r1275, %r1274};
	shf.l.wrap.b32 	%r1276, %r1272, %r1273, 30;
	shf.l.wrap.b32 	%r1277, %r1273, %r1272, 30;
	mov.b64 	%rd1928, {%r1277, %r1276};
	xor.b64  	%rd1929, %rd1927, %rd1928;
	shf.l.wrap.b32 	%r1278, %r1272, %r1273, 25;
	shf.l.wrap.b32 	%r1279, %r1273, %r1272, 25;
	mov.b64 	%rd1930, {%r1279, %r1278};
	xor.b64  	%rd1931, %rd1929, %rd1930;
	and.b64  	%rd1932, %rd1900, %rd1863;
	or.b64  	%rd1933, %rd1900, %rd1863;
	and.b64  	%rd1934, %rd1933, %rd1826;
	or.b64  	%rd1935, %rd1934, %rd1932;
	add.s64 	%rd1936, %rd1935, %rd1931;
	add.s64 	%rd1937, %rd1936, %rd1925;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1280,%dummy}, %rd1876;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1281}, %rd1876;
	}
	shf.r.wrap.b32 	%r1282, %r1281, %r1280, 19;
	shf.r.wrap.b32 	%r1283, %r1280, %r1281, 19;
	mov.b64 	%rd1938, {%r1283, %r1282};
	shf.l.wrap.b32 	%r1284, %r1280, %r1281, 3;
	shf.l.wrap.b32 	%r1285, %r1281, %r1280, 3;
	mov.b64 	%rd1939, {%r1285, %r1284};
	xor.b64  	%rd1940, %rd1938, %rd1939;
	shr.u64 	%rd1941, %rd1876, 6;
	xor.b64  	%rd1942, %rd1940, %rd1941;
	shf.r.wrap.b32 	%r1286, %r943, %r942, 1;
	shf.r.wrap.b32 	%r1287, %r942, %r943, 1;
	mov.b64 	%rd1943, {%r1287, %r1286};
	shf.r.wrap.b32 	%r1288, %r943, %r942, 8;
	shf.r.wrap.b32 	%r1289, %r942, %r943, 8;
	mov.b64 	%rd1944, {%r1289, %r1288};
	xor.b64  	%rd1945, %rd1943, %rd1944;
	shr.u64 	%rd1946, %rd1395, 7;
	xor.b64  	%rd1947, %rd1945, %rd1946;
	add.s64 	%rd1948, %rd1942, %rd1358;
	add.s64 	%rd1949, %rd1948, %rd1691;
	add.s64 	%rd1950, %rd1949, %rd1947;
	add.s64 	%rd1951, %rd1950, %rd1815;
	xor.b64  	%rd1952, %rd1889, %rd1852;
	and.b64  	%rd1953, %rd1926, %rd1952;
	xor.b64  	%rd1954, %rd1953, %rd1852;
	add.s64 	%rd1955, %rd1951, %rd1954;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1290,%dummy}, %rd1926;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1291}, %rd1926;
	}
	shf.r.wrap.b32 	%r1292, %r1291, %r1290, 14;
	shf.r.wrap.b32 	%r1293, %r1290, %r1291, 14;
	mov.b64 	%rd1956, {%r1293, %r1292};
	shf.r.wrap.b32 	%r1294, %r1291, %r1290, 18;
	shf.r.wrap.b32 	%r1295, %r1290, %r1291, 18;
	mov.b64 	%rd1957, {%r1295, %r1294};
	xor.b64  	%rd1958, %rd1956, %rd1957;
	shf.l.wrap.b32 	%r1296, %r1290, %r1291, 23;
	shf.l.wrap.b32 	%r1297, %r1291, %r1290, 23;
	mov.b64 	%rd1959, {%r1297, %r1296};
	xor.b64  	%rd1960, %rd1958, %rd1959;
	add.s64 	%rd1961, %rd1955, %rd1960;
	add.s64 	%rd1962, %rd1961, 4115178125766777443;
	add.s64 	%rd1963, %rd1962, %rd1826;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1298,%dummy}, %rd1937;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1299}, %rd1937;
	}
	shf.r.wrap.b32 	%r1300, %r1299, %r1298, 28;
	shf.r.wrap.b32 	%r1301, %r1298, %r1299, 28;
	mov.b64 	%rd1964, {%r1301, %r1300};
	shf.l.wrap.b32 	%r1302, %r1298, %r1299, 30;
	shf.l.wrap.b32 	%r1303, %r1299, %r1298, 30;
	mov.b64 	%rd1965, {%r1303, %r1302};
	xor.b64  	%rd1966, %rd1964, %rd1965;
	shf.l.wrap.b32 	%r1304, %r1298, %r1299, 25;
	shf.l.wrap.b32 	%r1305, %r1299, %r1298, 25;
	mov.b64 	%rd1967, {%r1305, %r1304};
	xor.b64  	%rd1968, %rd1966, %rd1967;
	and.b64  	%rd1969, %rd1937, %rd1900;
	or.b64  	%rd1970, %rd1937, %rd1900;
	and.b64  	%rd1971, %rd1970, %rd1863;
	or.b64  	%rd1972, %rd1971, %rd1969;
	add.s64 	%rd1973, %rd1972, %rd1968;
	add.s64 	%rd1974, %rd1973, %rd1962;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1306,%dummy}, %rd1913;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1307}, %rd1913;
	}
	shf.r.wrap.b32 	%r1308, %r1307, %r1306, 19;
	shf.r.wrap.b32 	%r1309, %r1306, %r1307, 19;
	mov.b64 	%rd1975, {%r1309, %r1308};
	shf.l.wrap.b32 	%r1310, %r1306, %r1307, 3;
	shf.l.wrap.b32 	%r1311, %r1307, %r1306, 3;
	mov.b64 	%rd1976, {%r1311, %r1310};
	xor.b64  	%rd1977, %rd1975, %rd1976;
	shr.u64 	%rd1978, %rd1913, 6;
	xor.b64  	%rd1979, %rd1977, %rd1978;
	shf.r.wrap.b32 	%r1312, %r969, %r968, 1;
	shf.r.wrap.b32 	%r1313, %r968, %r969, 1;
	mov.b64 	%rd1980, {%r1313, %r1312};
	shf.r.wrap.b32 	%r1314, %r969, %r968, 8;
	shf.r.wrap.b32 	%r1315, %r968, %r969, 8;
	mov.b64 	%rd1981, {%r1315, %r1314};
	xor.b64  	%rd1982, %rd1980, %rd1981;
	shr.u64 	%rd1983, %rd1432, 7;
	xor.b64  	%rd1984, %rd1982, %rd1983;
	add.s64 	%rd1985, %rd1979, %rd1395;
	add.s64 	%rd1986, %rd1985, %rd1728;
	add.s64 	%rd1987, %rd1986, %rd1984;
	add.s64 	%rd1988, %rd1987, %rd1852;
	xor.b64  	%rd1989, %rd1926, %rd1889;
	and.b64  	%rd1990, %rd1963, %rd1989;
	xor.b64  	%rd1991, %rd1990, %rd1889;
	add.s64 	%rd1992, %rd1988, %rd1991;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1316,%dummy}, %rd1963;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1317}, %rd1963;
	}
	shf.r.wrap.b32 	%r1318, %r1317, %r1316, 14;
	shf.r.wrap.b32 	%r1319, %r1316, %r1317, 14;
	mov.b64 	%rd1993, {%r1319, %r1318};
	shf.r.wrap.b32 	%r1320, %r1317, %r1316, 18;
	shf.r.wrap.b32 	%r1321, %r1316, %r1317, 18;
	mov.b64 	%rd1994, {%r1321, %r1320};
	xor.b64  	%rd1995, %rd1993, %rd1994;
	shf.l.wrap.b32 	%r1322, %r1316, %r1317, 23;
	shf.l.wrap.b32 	%r1323, %r1317, %r1316, 23;
	mov.b64 	%rd1996, {%r1323, %r1322};
	xor.b64  	%rd1997, %rd1995, %rd1996;
	add.s64 	%rd1998, %rd1992, %rd1997;
	add.s64 	%rd1999, %rd1998, 5681478168544905931;
	add.s64 	%rd2000, %rd1999, %rd1863;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1324,%dummy}, %rd1974;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1325}, %rd1974;
	}
	shf.r.wrap.b32 	%r1326, %r1325, %r1324, 28;
	shf.r.wrap.b32 	%r1327, %r1324, %r1325, 28;
	mov.b64 	%rd2001, {%r1327, %r1326};
	shf.l.wrap.b32 	%r1328, %r1324, %r1325, 30;
	shf.l.wrap.b32 	%r1329, %r1325, %r1324, 30;
	mov.b64 	%rd2002, {%r1329, %r1328};
	xor.b64  	%rd2003, %rd2001, %rd2002;
	shf.l.wrap.b32 	%r1330, %r1324, %r1325, 25;
	shf.l.wrap.b32 	%r1331, %r1325, %r1324, 25;
	mov.b64 	%rd2004, {%r1331, %r1330};
	xor.b64  	%rd2005, %rd2003, %rd2004;
	and.b64  	%rd2006, %rd1974, %rd1937;
	or.b64  	%rd2007, %rd1974, %rd1937;
	and.b64  	%rd2008, %rd2007, %rd1900;
	or.b64  	%rd2009, %rd2008, %rd2006;
	add.s64 	%rd2010, %rd2009, %rd2005;
	add.s64 	%rd2011, %rd2010, %rd1999;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1332,%dummy}, %rd1950;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1333}, %rd1950;
	}
	shf.r.wrap.b32 	%r1334, %r1333, %r1332, 19;
	shf.r.wrap.b32 	%r1335, %r1332, %r1333, 19;
	mov.b64 	%rd2012, {%r1335, %r1334};
	shf.l.wrap.b32 	%r1336, %r1332, %r1333, 3;
	shf.l.wrap.b32 	%r1337, %r1333, %r1332, 3;
	mov.b64 	%rd2013, {%r1337, %r1336};
	xor.b64  	%rd2014, %rd2012, %rd2013;
	shr.u64 	%rd2015, %rd1950, 6;
	xor.b64  	%rd2016, %rd2014, %rd2015;
	shf.r.wrap.b32 	%r1338, %r995, %r994, 1;
	shf.r.wrap.b32 	%r1339, %r994, %r995, 1;
	mov.b64 	%rd2017, {%r1339, %r1338};
	shf.r.wrap.b32 	%r1340, %r995, %r994, 8;
	shf.r.wrap.b32 	%r1341, %r994, %r995, 8;
	mov.b64 	%rd2018, {%r1341, %r1340};
	xor.b64  	%rd2019, %rd2017, %rd2018;
	shr.u64 	%rd2020, %rd1469, 7;
	xor.b64  	%rd2021, %rd2019, %rd2020;
	add.s64 	%rd2022, %rd2016, %rd1432;
	add.s64 	%rd2023, %rd2022, %rd1765;
	add.s64 	%rd2024, %rd2023, %rd2021;
	add.s64 	%rd2025, %rd2024, %rd1889;
	xor.b64  	%rd2026, %rd1963, %rd1926;
	and.b64  	%rd2027, %rd2000, %rd2026;
	xor.b64  	%rd2028, %rd2027, %rd1926;
	add.s64 	%rd2029, %rd2025, %rd2028;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1342,%dummy}, %rd2000;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1343}, %rd2000;
	}
	shf.r.wrap.b32 	%r1344, %r1343, %r1342, 14;
	shf.r.wrap.b32 	%r1345, %r1342, %r1343, 14;
	mov.b64 	%rd2030, {%r1345, %r1344};
	shf.r.wrap.b32 	%r1346, %r1343, %r1342, 18;
	shf.r.wrap.b32 	%r1347, %r1342, %r1343, 18;
	mov.b64 	%rd2031, {%r1347, %r1346};
	xor.b64  	%rd2032, %rd2030, %rd2031;
	shf.l.wrap.b32 	%r1348, %r1342, %r1343, 23;
	shf.l.wrap.b32 	%r1349, %r1343, %r1342, 23;
	mov.b64 	%rd2033, {%r1349, %r1348};
	xor.b64  	%rd2034, %rd2032, %rd2033;
	add.s64 	%rd2035, %rd2029, %rd2034;
	add.s64 	%rd2036, %rd2035, 6601373596472566643;
	add.s64 	%rd2037, %rd2036, %rd1900;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1350,%dummy}, %rd2011;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1351}, %rd2011;
	}
	shf.r.wrap.b32 	%r1352, %r1351, %r1350, 28;
	shf.r.wrap.b32 	%r1353, %r1350, %r1351, 28;
	mov.b64 	%rd2038, {%r1353, %r1352};
	shf.l.wrap.b32 	%r1354, %r1350, %r1351, 30;
	shf.l.wrap.b32 	%r1355, %r1351, %r1350, 30;
	mov.b64 	%rd2039, {%r1355, %r1354};
	xor.b64  	%rd2040, %rd2038, %rd2039;
	shf.l.wrap.b32 	%r1356, %r1350, %r1351, 25;
	shf.l.wrap.b32 	%r1357, %r1351, %r1350, 25;
	mov.b64 	%rd2041, {%r1357, %r1356};
	xor.b64  	%rd2042, %rd2040, %rd2041;
	and.b64  	%rd2043, %rd2011, %rd1974;
	or.b64  	%rd2044, %rd2011, %rd1974;
	and.b64  	%rd2045, %rd2044, %rd1937;
	or.b64  	%rd2046, %rd2045, %rd2043;
	add.s64 	%rd2047, %rd2046, %rd2042;
	add.s64 	%rd2048, %rd2047, %rd2036;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1358,%dummy}, %rd1987;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1359}, %rd1987;
	}
	shf.r.wrap.b32 	%r1360, %r1359, %r1358, 19;
	shf.r.wrap.b32 	%r1361, %r1358, %r1359, 19;
	mov.b64 	%rd2049, {%r1361, %r1360};
	shf.l.wrap.b32 	%r1362, %r1358, %r1359, 3;
	shf.l.wrap.b32 	%r1363, %r1359, %r1358, 3;
	mov.b64 	%rd2050, {%r1363, %r1362};
	xor.b64  	%rd2051, %rd2049, %rd2050;
	shr.u64 	%rd2052, %rd1987, 6;
	xor.b64  	%rd2053, %rd2051, %rd2052;
	shf.r.wrap.b32 	%r1364, %r1021, %r1020, 1;
	shf.r.wrap.b32 	%r1365, %r1020, %r1021, 1;
	mov.b64 	%rd2054, {%r1365, %r1364};
	shf.r.wrap.b32 	%r1366, %r1021, %r1020, 8;
	shf.r.wrap.b32 	%r1367, %r1020, %r1021, 8;
	mov.b64 	%rd2055, {%r1367, %r1366};
	xor.b64  	%rd2056, %rd2054, %rd2055;
	shr.u64 	%rd2057, %rd1506, 7;
	xor.b64  	%rd2058, %rd2056, %rd2057;
	add.s64 	%rd2059, %rd2053, %rd1469;
	add.s64 	%rd2060, %rd2059, %rd1802;
	add.s64 	%rd2061, %rd2060, %rd2058;
	add.s64 	%rd2062, %rd2061, %rd1926;
	xor.b64  	%rd2063, %rd2000, %rd1963;
	and.b64  	%rd2064, %rd2037, %rd2063;
	xor.b64  	%rd2065, %rd2064, %rd1963;
	add.s64 	%rd2066, %rd2062, %rd2065;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1368,%dummy}, %rd2037;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1369}, %rd2037;
	}
	shf.r.wrap.b32 	%r1370, %r1369, %r1368, 14;
	shf.r.wrap.b32 	%r1371, %r1368, %r1369, 14;
	mov.b64 	%rd2067, {%r1371, %r1370};
	shf.r.wrap.b32 	%r1372, %r1369, %r1368, 18;
	shf.r.wrap.b32 	%r1373, %r1368, %r1369, 18;
	mov.b64 	%rd2068, {%r1373, %r1372};
	xor.b64  	%rd2069, %rd2067, %rd2068;
	shf.l.wrap.b32 	%r1374, %r1368, %r1369, 23;
	shf.l.wrap.b32 	%r1375, %r1369, %r1368, 23;
	mov.b64 	%rd2070, {%r1375, %r1374};
	xor.b64  	%rd2071, %rd2069, %rd2070;
	add.s64 	%rd2072, %rd2066, %rd2071;
	add.s64 	%rd2073, %rd2072, 7507060721942968483;
	add.s64 	%rd2074, %rd2073, %rd1937;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1376,%dummy}, %rd2048;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1377}, %rd2048;
	}
	shf.r.wrap.b32 	%r1378, %r1377, %r1376, 28;
	shf.r.wrap.b32 	%r1379, %r1376, %r1377, 28;
	mov.b64 	%rd2075, {%r1379, %r1378};
	shf.l.wrap.b32 	%r1380, %r1376, %r1377, 30;
	shf.l.wrap.b32 	%r1381, %r1377, %r1376, 30;
	mov.b64 	%rd2076, {%r1381, %r1380};
	xor.b64  	%rd2077, %rd2075, %rd2076;
	shf.l.wrap.b32 	%r1382, %r1376, %r1377, 25;
	shf.l.wrap.b32 	%r1383, %r1377, %r1376, 25;
	mov.b64 	%rd2078, {%r1383, %r1382};
	xor.b64  	%rd2079, %rd2077, %rd2078;
	and.b64  	%rd2080, %rd2048, %rd2011;
	or.b64  	%rd2081, %rd2048, %rd2011;
	and.b64  	%rd2082, %rd2081, %rd1974;
	or.b64  	%rd2083, %rd2082, %rd2080;
	add.s64 	%rd2084, %rd2083, %rd2079;
	add.s64 	%rd2085, %rd2084, %rd2073;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1384,%dummy}, %rd2024;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1385}, %rd2024;
	}
	shf.r.wrap.b32 	%r1386, %r1385, %r1384, 19;
	shf.r.wrap.b32 	%r1387, %r1384, %r1385, 19;
	mov.b64 	%rd2086, {%r1387, %r1386};
	shf.l.wrap.b32 	%r1388, %r1384, %r1385, 3;
	shf.l.wrap.b32 	%r1389, %r1385, %r1384, 3;
	mov.b64 	%rd2087, {%r1389, %r1388};
	xor.b64  	%rd2088, %rd2086, %rd2087;
	shr.u64 	%rd2089, %rd2024, 6;
	xor.b64  	%rd2090, %rd2088, %rd2089;
	shf.r.wrap.b32 	%r1390, %r1047, %r1046, 1;
	shf.r.wrap.b32 	%r1391, %r1046, %r1047, 1;
	mov.b64 	%rd2091, {%r1391, %r1390};
	shf.r.wrap.b32 	%r1392, %r1047, %r1046, 8;
	shf.r.wrap.b32 	%r1393, %r1046, %r1047, 8;
	mov.b64 	%rd2092, {%r1393, %r1392};
	xor.b64  	%rd2093, %rd2091, %rd2092;
	shr.u64 	%rd2094, %rd1543, 7;
	xor.b64  	%rd2095, %rd2093, %rd2094;
	add.s64 	%rd2096, %rd2090, %rd1506;
	add.s64 	%rd2097, %rd2096, %rd1839;
	add.s64 	%rd2098, %rd2097, %rd2095;
	add.s64 	%rd2099, %rd2098, %rd1963;
	xor.b64  	%rd2100, %rd2037, %rd2000;
	and.b64  	%rd2101, %rd2074, %rd2100;
	xor.b64  	%rd2102, %rd2101, %rd2000;
	add.s64 	%rd2103, %rd2099, %rd2102;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1394,%dummy}, %rd2074;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1395}, %rd2074;
	}
	shf.r.wrap.b32 	%r1396, %r1395, %r1394, 14;
	shf.r.wrap.b32 	%r1397, %r1394, %r1395, 14;
	mov.b64 	%rd2104, {%r1397, %r1396};
	shf.r.wrap.b32 	%r1398, %r1395, %r1394, 18;
	shf.r.wrap.b32 	%r1399, %r1394, %r1395, 18;
	mov.b64 	%rd2105, {%r1399, %r1398};
	xor.b64  	%rd2106, %rd2104, %rd2105;
	shf.l.wrap.b32 	%r1400, %r1394, %r1395, 23;
	shf.l.wrap.b32 	%r1401, %r1395, %r1394, 23;
	mov.b64 	%rd2107, {%r1401, %r1400};
	xor.b64  	%rd2108, %rd2106, %rd2107;
	add.s64 	%rd2109, %rd2103, %rd2108;
	add.s64 	%rd2110, %rd2109, 8399075790359081724;
	add.s64 	%rd2111, %rd2110, %rd1974;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1402,%dummy}, %rd2085;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1403}, %rd2085;
	}
	shf.r.wrap.b32 	%r1404, %r1403, %r1402, 28;
	shf.r.wrap.b32 	%r1405, %r1402, %r1403, 28;
	mov.b64 	%rd2112, {%r1405, %r1404};
	shf.l.wrap.b32 	%r1406, %r1402, %r1403, 30;
	shf.l.wrap.b32 	%r1407, %r1403, %r1402, 30;
	mov.b64 	%rd2113, {%r1407, %r1406};
	xor.b64  	%rd2114, %rd2112, %rd2113;
	shf.l.wrap.b32 	%r1408, %r1402, %r1403, 25;
	shf.l.wrap.b32 	%r1409, %r1403, %r1402, 25;
	mov.b64 	%rd2115, {%r1409, %r1408};
	xor.b64  	%rd2116, %rd2114, %rd2115;
	and.b64  	%rd2117, %rd2085, %rd2048;
	or.b64  	%rd2118, %rd2085, %rd2048;
	and.b64  	%rd2119, %rd2118, %rd2011;
	or.b64  	%rd2120, %rd2119, %rd2117;
	add.s64 	%rd2121, %rd2120, %rd2116;
	add.s64 	%rd2122, %rd2121, %rd2110;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1410,%dummy}, %rd2061;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1411}, %rd2061;
	}
	shf.r.wrap.b32 	%r1412, %r1411, %r1410, 19;
	shf.r.wrap.b32 	%r1413, %r1410, %r1411, 19;
	mov.b64 	%rd2123, {%r1413, %r1412};
	shf.l.wrap.b32 	%r1414, %r1410, %r1411, 3;
	shf.l.wrap.b32 	%r1415, %r1411, %r1410, 3;
	mov.b64 	%rd2124, {%r1415, %r1414};
	xor.b64  	%rd2125, %rd2123, %rd2124;
	shr.u64 	%rd2126, %rd2061, 6;
	xor.b64  	%rd2127, %rd2125, %rd2126;
	shf.r.wrap.b32 	%r1416, %r1073, %r1072, 1;
	shf.r.wrap.b32 	%r1417, %r1072, %r1073, 1;
	mov.b64 	%rd2128, {%r1417, %r1416};
	shf.r.wrap.b32 	%r1418, %r1073, %r1072, 8;
	shf.r.wrap.b32 	%r1419, %r1072, %r1073, 8;
	mov.b64 	%rd2129, {%r1419, %r1418};
	xor.b64  	%rd2130, %rd2128, %rd2129;
	shr.u64 	%rd2131, %rd1580, 7;
	xor.b64  	%rd2132, %rd2130, %rd2131;
	add.s64 	%rd2133, %rd2127, %rd1543;
	add.s64 	%rd2134, %rd2133, %rd1876;
	add.s64 	%rd2135, %rd2134, %rd2132;
	add.s64 	%rd2136, %rd2135, %rd2000;
	xor.b64  	%rd2137, %rd2074, %rd2037;
	and.b64  	%rd2138, %rd2111, %rd2137;
	xor.b64  	%rd2139, %rd2138, %rd2037;
	add.s64 	%rd2140, %rd2136, %rd2139;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1420,%dummy}, %rd2111;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1421}, %rd2111;
	}
	shf.r.wrap.b32 	%r1422, %r1421, %r1420, 14;
	shf.r.wrap.b32 	%r1423, %r1420, %r1421, 14;
	mov.b64 	%rd2141, {%r1423, %r1422};
	shf.r.wrap.b32 	%r1424, %r1421, %r1420, 18;
	shf.r.wrap.b32 	%r1425, %r1420, %r1421, 18;
	mov.b64 	%rd2142, {%r1425, %r1424};
	xor.b64  	%rd2143, %rd2141, %rd2142;
	shf.l.wrap.b32 	%r1426, %r1420, %r1421, 23;
	shf.l.wrap.b32 	%r1427, %r1421, %r1420, 23;
	mov.b64 	%rd2144, {%r1427, %r1426};
	xor.b64  	%rd2145, %rd2143, %rd2144;
	add.s64 	%rd2146, %rd2140, %rd2145;
	add.s64 	%rd2147, %rd2146, 8693463985226723168;
	add.s64 	%rd2148, %rd2147, %rd2011;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1428,%dummy}, %rd2122;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1429}, %rd2122;
	}
	shf.r.wrap.b32 	%r1430, %r1429, %r1428, 28;
	shf.r.wrap.b32 	%r1431, %r1428, %r1429, 28;
	mov.b64 	%rd2149, {%r1431, %r1430};
	shf.l.wrap.b32 	%r1432, %r1428, %r1429, 30;
	shf.l.wrap.b32 	%r1433, %r1429, %r1428, 30;
	mov.b64 	%rd2150, {%r1433, %r1432};
	xor.b64  	%rd2151, %rd2149, %rd2150;
	shf.l.wrap.b32 	%r1434, %r1428, %r1429, 25;
	shf.l.wrap.b32 	%r1435, %r1429, %r1428, 25;
	mov.b64 	%rd2152, {%r1435, %r1434};
	xor.b64  	%rd2153, %rd2151, %rd2152;
	and.b64  	%rd2154, %rd2122, %rd2085;
	or.b64  	%rd2155, %rd2122, %rd2085;
	and.b64  	%rd2156, %rd2155, %rd2048;
	or.b64  	%rd2157, %rd2156, %rd2154;
	add.s64 	%rd2158, %rd2157, %rd2153;
	add.s64 	%rd2159, %rd2158, %rd2147;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1436,%dummy}, %rd2098;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1437}, %rd2098;
	}
	shf.r.wrap.b32 	%r1438, %r1437, %r1436, 19;
	shf.r.wrap.b32 	%r1439, %r1436, %r1437, 19;
	mov.b64 	%rd2160, {%r1439, %r1438};
	shf.l.wrap.b32 	%r1440, %r1436, %r1437, 3;
	shf.l.wrap.b32 	%r1441, %r1437, %r1436, 3;
	mov.b64 	%rd2161, {%r1441, %r1440};
	xor.b64  	%rd2162, %rd2160, %rd2161;
	shr.u64 	%rd2163, %rd2098, 6;
	xor.b64  	%rd2164, %rd2162, %rd2163;
	shf.r.wrap.b32 	%r1442, %r1099, %r1098, 1;
	shf.r.wrap.b32 	%r1443, %r1098, %r1099, 1;
	mov.b64 	%rd2165, {%r1443, %r1442};
	shf.r.wrap.b32 	%r1444, %r1099, %r1098, 8;
	shf.r.wrap.b32 	%r1445, %r1098, %r1099, 8;
	mov.b64 	%rd2166, {%r1445, %r1444};
	xor.b64  	%rd2167, %rd2165, %rd2166;
	shr.u64 	%rd2168, %rd1617, 7;
	xor.b64  	%rd2169, %rd2167, %rd2168;
	add.s64 	%rd2170, %rd2164, %rd1580;
	add.s64 	%rd2171, %rd2170, %rd1913;
	add.s64 	%rd2172, %rd2171, %rd2169;
	add.s64 	%rd2173, %rd2172, %rd2037;
	xor.b64  	%rd2174, %rd2111, %rd2074;
	and.b64  	%rd2175, %rd2148, %rd2174;
	xor.b64  	%rd2176, %rd2175, %rd2074;
	add.s64 	%rd2177, %rd2173, %rd2176;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1446,%dummy}, %rd2148;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1447}, %rd2148;
	}
	shf.r.wrap.b32 	%r1448, %r1447, %r1446, 14;
	shf.r.wrap.b32 	%r1449, %r1446, %r1447, 14;
	mov.b64 	%rd2178, {%r1449, %r1448};
	shf.r.wrap.b32 	%r1450, %r1447, %r1446, 18;
	shf.r.wrap.b32 	%r1451, %r1446, %r1447, 18;
	mov.b64 	%rd2179, {%r1451, %r1450};
	xor.b64  	%rd2180, %rd2178, %rd2179;
	shf.l.wrap.b32 	%r1452, %r1446, %r1447, 23;
	shf.l.wrap.b32 	%r1453, %r1447, %r1446, 23;
	mov.b64 	%rd2181, {%r1453, %r1452};
	xor.b64  	%rd2182, %rd2180, %rd2181;
	add.s64 	%rd2183, %rd2177, %rd2182;
	add.s64 	%rd2184, %rd2183, -8878714635349349518;
	add.s64 	%rd2185, %rd2184, %rd2048;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1454,%dummy}, %rd2159;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1455}, %rd2159;
	}
	shf.r.wrap.b32 	%r1456, %r1455, %r1454, 28;
	shf.r.wrap.b32 	%r1457, %r1454, %r1455, 28;
	mov.b64 	%rd2186, {%r1457, %r1456};
	shf.l.wrap.b32 	%r1458, %r1454, %r1455, 30;
	shf.l.wrap.b32 	%r1459, %r1455, %r1454, 30;
	mov.b64 	%rd2187, {%r1459, %r1458};
	xor.b64  	%rd2188, %rd2186, %rd2187;
	shf.l.wrap.b32 	%r1460, %r1454, %r1455, 25;
	shf.l.wrap.b32 	%r1461, %r1455, %r1454, 25;
	mov.b64 	%rd2189, {%r1461, %r1460};
	xor.b64  	%rd2190, %rd2188, %rd2189;
	and.b64  	%rd2191, %rd2159, %rd2122;
	or.b64  	%rd2192, %rd2159, %rd2122;
	and.b64  	%rd2193, %rd2192, %rd2085;
	or.b64  	%rd2194, %rd2193, %rd2191;
	add.s64 	%rd2195, %rd2194, %rd2190;
	add.s64 	%rd2196, %rd2195, %rd2184;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1462,%dummy}, %rd2135;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1463}, %rd2135;
	}
	shf.r.wrap.b32 	%r1464, %r1463, %r1462, 19;
	shf.r.wrap.b32 	%r1465, %r1462, %r1463, 19;
	mov.b64 	%rd2197, {%r1465, %r1464};
	shf.l.wrap.b32 	%r1466, %r1462, %r1463, 3;
	shf.l.wrap.b32 	%r1467, %r1463, %r1462, 3;
	mov.b64 	%rd2198, {%r1467, %r1466};
	xor.b64  	%rd2199, %rd2197, %rd2198;
	shr.u64 	%rd2200, %rd2135, 6;
	xor.b64  	%rd2201, %rd2199, %rd2200;
	shf.r.wrap.b32 	%r1468, %r1125, %r1124, 1;
	shf.r.wrap.b32 	%r1469, %r1124, %r1125, 1;
	mov.b64 	%rd2202, {%r1469, %r1468};
	shf.r.wrap.b32 	%r1470, %r1125, %r1124, 8;
	shf.r.wrap.b32 	%r1471, %r1124, %r1125, 8;
	mov.b64 	%rd2203, {%r1471, %r1470};
	xor.b64  	%rd2204, %rd2202, %rd2203;
	shr.u64 	%rd2205, %rd1654, 7;
	xor.b64  	%rd2206, %rd2204, %rd2205;
	add.s64 	%rd2207, %rd2201, %rd1617;
	add.s64 	%rd2208, %rd2207, %rd1950;
	add.s64 	%rd2209, %rd2208, %rd2206;
	add.s64 	%rd2210, %rd2209, %rd2074;
	xor.b64  	%rd2211, %rd2148, %rd2111;
	and.b64  	%rd2212, %rd2185, %rd2211;
	xor.b64  	%rd2213, %rd2212, %rd2111;
	add.s64 	%rd2214, %rd2210, %rd2213;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1472,%dummy}, %rd2185;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1473}, %rd2185;
	}
	shf.r.wrap.b32 	%r1474, %r1473, %r1472, 14;
	shf.r.wrap.b32 	%r1475, %r1472, %r1473, 14;
	mov.b64 	%rd2215, {%r1475, %r1474};
	shf.r.wrap.b32 	%r1476, %r1473, %r1472, 18;
	shf.r.wrap.b32 	%r1477, %r1472, %r1473, 18;
	mov.b64 	%rd2216, {%r1477, %r1476};
	xor.b64  	%rd2217, %rd2215, %rd2216;
	shf.l.wrap.b32 	%r1478, %r1472, %r1473, 23;
	shf.l.wrap.b32 	%r1479, %r1473, %r1472, 23;
	mov.b64 	%rd2218, {%r1479, %r1478};
	xor.b64  	%rd2219, %rd2217, %rd2218;
	add.s64 	%rd2220, %rd2214, %rd2219;
	add.s64 	%rd2221, %rd2220, -8302665154208450068;
	add.s64 	%rd2222, %rd2221, %rd2085;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1480,%dummy}, %rd2196;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1481}, %rd2196;
	}
	shf.r.wrap.b32 	%r1482, %r1481, %r1480, 28;
	shf.r.wrap.b32 	%r1483, %r1480, %r1481, 28;
	mov.b64 	%rd2223, {%r1483, %r1482};
	shf.l.wrap.b32 	%r1484, %r1480, %r1481, 30;
	shf.l.wrap.b32 	%r1485, %r1481, %r1480, 30;
	mov.b64 	%rd2224, {%r1485, %r1484};
	xor.b64  	%rd2225, %rd2223, %rd2224;
	shf.l.wrap.b32 	%r1486, %r1480, %r1481, 25;
	shf.l.wrap.b32 	%r1487, %r1481, %r1480, 25;
	mov.b64 	%rd2226, {%r1487, %r1486};
	xor.b64  	%rd2227, %rd2225, %rd2226;
	and.b64  	%rd2228, %rd2196, %rd2159;
	or.b64  	%rd2229, %rd2196, %rd2159;
	and.b64  	%rd2230, %rd2229, %rd2122;
	or.b64  	%rd2231, %rd2230, %rd2228;
	add.s64 	%rd2232, %rd2231, %rd2227;
	add.s64 	%rd2233, %rd2232, %rd2221;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1488,%dummy}, %rd2172;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1489}, %rd2172;
	}
	shf.r.wrap.b32 	%r1490, %r1489, %r1488, 19;
	shf.r.wrap.b32 	%r1491, %r1488, %r1489, 19;
	mov.b64 	%rd2234, {%r1491, %r1490};
	shf.l.wrap.b32 	%r1492, %r1488, %r1489, 3;
	shf.l.wrap.b32 	%r1493, %r1489, %r1488, 3;
	mov.b64 	%rd2235, {%r1493, %r1492};
	xor.b64  	%rd2236, %rd2234, %rd2235;
	shr.u64 	%rd2237, %rd2172, 6;
	xor.b64  	%rd2238, %rd2236, %rd2237;
	shf.r.wrap.b32 	%r1494, %r1151, %r1150, 1;
	shf.r.wrap.b32 	%r1495, %r1150, %r1151, 1;
	mov.b64 	%rd2239, {%r1495, %r1494};
	shf.r.wrap.b32 	%r1496, %r1151, %r1150, 8;
	shf.r.wrap.b32 	%r1497, %r1150, %r1151, 8;
	mov.b64 	%rd2240, {%r1497, %r1496};
	xor.b64  	%rd2241, %rd2239, %rd2240;
	shr.u64 	%rd2242, %rd1691, 7;
	xor.b64  	%rd2243, %rd2241, %rd2242;
	add.s64 	%rd2244, %rd2238, %rd1654;
	add.s64 	%rd2245, %rd2244, %rd1987;
	add.s64 	%rd2246, %rd2245, %rd2243;
	add.s64 	%rd2247, %rd2246, %rd2111;
	xor.b64  	%rd2248, %rd2185, %rd2148;
	and.b64  	%rd2249, %rd2222, %rd2248;
	xor.b64  	%rd2250, %rd2249, %rd2148;
	add.s64 	%rd2251, %rd2247, %rd2250;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1498,%dummy}, %rd2222;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1499}, %rd2222;
	}
	shf.r.wrap.b32 	%r1500, %r1499, %r1498, 14;
	shf.r.wrap.b32 	%r1501, %r1498, %r1499, 14;
	mov.b64 	%rd2252, {%r1501, %r1500};
	shf.r.wrap.b32 	%r1502, %r1499, %r1498, 18;
	shf.r.wrap.b32 	%r1503, %r1498, %r1499, 18;
	mov.b64 	%rd2253, {%r1503, %r1502};
	xor.b64  	%rd2254, %rd2252, %rd2253;
	shf.l.wrap.b32 	%r1504, %r1498, %r1499, 23;
	shf.l.wrap.b32 	%r1505, %r1499, %r1498, 23;
	mov.b64 	%rd2255, {%r1505, %r1504};
	xor.b64  	%rd2256, %rd2254, %rd2255;
	add.s64 	%rd2257, %rd2251, %rd2256;
	add.s64 	%rd2258, %rd2257, -8016688836872298968;
	add.s64 	%rd2259, %rd2258, %rd2122;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1506,%dummy}, %rd2233;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1507}, %rd2233;
	}
	shf.r.wrap.b32 	%r1508, %r1507, %r1506, 28;
	shf.r.wrap.b32 	%r1509, %r1506, %r1507, 28;
	mov.b64 	%rd2260, {%r1509, %r1508};
	shf.l.wrap.b32 	%r1510, %r1506, %r1507, 30;
	shf.l.wrap.b32 	%r1511, %r1507, %r1506, 30;
	mov.b64 	%rd2261, {%r1511, %r1510};
	xor.b64  	%rd2262, %rd2260, %rd2261;
	shf.l.wrap.b32 	%r1512, %r1506, %r1507, 25;
	shf.l.wrap.b32 	%r1513, %r1507, %r1506, 25;
	mov.b64 	%rd2263, {%r1513, %r1512};
	xor.b64  	%rd2264, %rd2262, %rd2263;
	and.b64  	%rd2265, %rd2233, %rd2196;
	or.b64  	%rd2266, %rd2233, %rd2196;
	and.b64  	%rd2267, %rd2266, %rd2159;
	or.b64  	%rd2268, %rd2267, %rd2265;
	add.s64 	%rd2269, %rd2268, %rd2264;
	add.s64 	%rd2270, %rd2269, %rd2258;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1514,%dummy}, %rd2209;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1515}, %rd2209;
	}
	shf.r.wrap.b32 	%r1516, %r1515, %r1514, 19;
	shf.r.wrap.b32 	%r1517, %r1514, %r1515, 19;
	mov.b64 	%rd2271, {%r1517, %r1516};
	shf.l.wrap.b32 	%r1518, %r1514, %r1515, 3;
	shf.l.wrap.b32 	%r1519, %r1515, %r1514, 3;
	mov.b64 	%rd2272, {%r1519, %r1518};
	xor.b64  	%rd2273, %rd2271, %rd2272;
	shr.u64 	%rd2274, %rd2209, 6;
	xor.b64  	%rd2275, %rd2273, %rd2274;
	shf.r.wrap.b32 	%r1520, %r1177, %r1176, 1;
	shf.r.wrap.b32 	%r1521, %r1176, %r1177, 1;
	mov.b64 	%rd2276, {%r1521, %r1520};
	shf.r.wrap.b32 	%r1522, %r1177, %r1176, 8;
	shf.r.wrap.b32 	%r1523, %r1176, %r1177, 8;
	mov.b64 	%rd2277, {%r1523, %r1522};
	xor.b64  	%rd2278, %rd2276, %rd2277;
	shr.u64 	%rd2279, %rd1728, 7;
	xor.b64  	%rd2280, %rd2278, %rd2279;
	add.s64 	%rd2281, %rd2275, %rd1691;
	add.s64 	%rd2282, %rd2281, %rd2024;
	add.s64 	%rd2283, %rd2282, %rd2280;
	add.s64 	%rd2284, %rd2283, %rd2148;
	xor.b64  	%rd2285, %rd2222, %rd2185;
	and.b64  	%rd2286, %rd2259, %rd2285;
	xor.b64  	%rd2287, %rd2286, %rd2185;
	add.s64 	%rd2288, %rd2284, %rd2287;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1524,%dummy}, %rd2259;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1525}, %rd2259;
	}
	shf.r.wrap.b32 	%r1526, %r1525, %r1524, 14;
	shf.r.wrap.b32 	%r1527, %r1524, %r1525, 14;
	mov.b64 	%rd2289, {%r1527, %r1526};
	shf.r.wrap.b32 	%r1528, %r1525, %r1524, 18;
	shf.r.wrap.b32 	%r1529, %r1524, %r1525, 18;
	mov.b64 	%rd2290, {%r1529, %r1528};
	xor.b64  	%rd2291, %rd2289, %rd2290;
	shf.l.wrap.b32 	%r1530, %r1524, %r1525, 23;
	shf.l.wrap.b32 	%r1531, %r1525, %r1524, 23;
	mov.b64 	%rd2292, {%r1531, %r1530};
	xor.b64  	%rd2293, %rd2291, %rd2292;
	add.s64 	%rd2294, %rd2288, %rd2293;
	add.s64 	%rd2295, %rd2294, -6606660893046293015;
	add.s64 	%rd2296, %rd2295, %rd2159;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1532,%dummy}, %rd2270;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1533}, %rd2270;
	}
	shf.r.wrap.b32 	%r1534, %r1533, %r1532, 28;
	shf.r.wrap.b32 	%r1535, %r1532, %r1533, 28;
	mov.b64 	%rd2297, {%r1535, %r1534};
	shf.l.wrap.b32 	%r1536, %r1532, %r1533, 30;
	shf.l.wrap.b32 	%r1537, %r1533, %r1532, 30;
	mov.b64 	%rd2298, {%r1537, %r1536};
	xor.b64  	%rd2299, %rd2297, %rd2298;
	shf.l.wrap.b32 	%r1538, %r1532, %r1533, 25;
	shf.l.wrap.b32 	%r1539, %r1533, %r1532, 25;
	mov.b64 	%rd2300, {%r1539, %r1538};
	xor.b64  	%rd2301, %rd2299, %rd2300;
	and.b64  	%rd2302, %rd2270, %rd2233;
	or.b64  	%rd2303, %rd2270, %rd2233;
	and.b64  	%rd2304, %rd2303, %rd2196;
	or.b64  	%rd2305, %rd2304, %rd2302;
	add.s64 	%rd2306, %rd2305, %rd2301;
	add.s64 	%rd2307, %rd2306, %rd2295;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1540,%dummy}, %rd2246;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1541}, %rd2246;
	}
	shf.r.wrap.b32 	%r1542, %r1541, %r1540, 19;
	shf.r.wrap.b32 	%r1543, %r1540, %r1541, 19;
	mov.b64 	%rd2308, {%r1543, %r1542};
	shf.l.wrap.b32 	%r1544, %r1540, %r1541, 3;
	shf.l.wrap.b32 	%r1545, %r1541, %r1540, 3;
	mov.b64 	%rd2309, {%r1545, %r1544};
	xor.b64  	%rd2310, %rd2308, %rd2309;
	shr.u64 	%rd2311, %rd2246, 6;
	xor.b64  	%rd2312, %rd2310, %rd2311;
	shf.r.wrap.b32 	%r1546, %r1203, %r1202, 1;
	shf.r.wrap.b32 	%r1547, %r1202, %r1203, 1;
	mov.b64 	%rd2313, {%r1547, %r1546};
	shf.r.wrap.b32 	%r1548, %r1203, %r1202, 8;
	shf.r.wrap.b32 	%r1549, %r1202, %r1203, 8;
	mov.b64 	%rd2314, {%r1549, %r1548};
	xor.b64  	%rd2315, %rd2313, %rd2314;
	shr.u64 	%rd2316, %rd1765, 7;
	xor.b64  	%rd2317, %rd2315, %rd2316;
	add.s64 	%rd2318, %rd2312, %rd1728;
	add.s64 	%rd2319, %rd2318, %rd2061;
	add.s64 	%rd2320, %rd2319, %rd2317;
	add.s64 	%rd2321, %rd2320, %rd2185;
	xor.b64  	%rd2322, %rd2259, %rd2222;
	and.b64  	%rd2323, %rd2296, %rd2322;
	xor.b64  	%rd2324, %rd2323, %rd2222;
	add.s64 	%rd2325, %rd2321, %rd2324;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1550,%dummy}, %rd2296;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1551}, %rd2296;
	}
	shf.r.wrap.b32 	%r1552, %r1551, %r1550, 14;
	shf.r.wrap.b32 	%r1553, %r1550, %r1551, 14;
	mov.b64 	%rd2326, {%r1553, %r1552};
	shf.r.wrap.b32 	%r1554, %r1551, %r1550, 18;
	shf.r.wrap.b32 	%r1555, %r1550, %r1551, 18;
	mov.b64 	%rd2327, {%r1555, %r1554};
	xor.b64  	%rd2328, %rd2326, %rd2327;
	shf.l.wrap.b32 	%r1556, %r1550, %r1551, 23;
	shf.l.wrap.b32 	%r1557, %r1551, %r1550, 23;
	mov.b64 	%rd2329, {%r1557, %r1556};
	xor.b64  	%rd2330, %rd2328, %rd2329;
	add.s64 	%rd2331, %rd2325, %rd2330;
	add.s64 	%rd2332, %rd2331, -4685533653050689259;
	add.s64 	%rd2333, %rd2332, %rd2196;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1558,%dummy}, %rd2307;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1559}, %rd2307;
	}
	shf.r.wrap.b32 	%r1560, %r1559, %r1558, 28;
	shf.r.wrap.b32 	%r1561, %r1558, %r1559, 28;
	mov.b64 	%rd2334, {%r1561, %r1560};
	shf.l.wrap.b32 	%r1562, %r1558, %r1559, 30;
	shf.l.wrap.b32 	%r1563, %r1559, %r1558, 30;
	mov.b64 	%rd2335, {%r1563, %r1562};
	xor.b64  	%rd2336, %rd2334, %rd2335;
	shf.l.wrap.b32 	%r1564, %r1558, %r1559, 25;
	shf.l.wrap.b32 	%r1565, %r1559, %r1558, 25;
	mov.b64 	%rd2337, {%r1565, %r1564};
	xor.b64  	%rd2338, %rd2336, %rd2337;
	and.b64  	%rd2339, %rd2307, %rd2270;
	or.b64  	%rd2340, %rd2307, %rd2270;
	and.b64  	%rd2341, %rd2340, %rd2233;
	or.b64  	%rd2342, %rd2341, %rd2339;
	add.s64 	%rd2343, %rd2342, %rd2338;
	add.s64 	%rd2344, %rd2343, %rd2332;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1566,%dummy}, %rd2283;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1567}, %rd2283;
	}
	shf.r.wrap.b32 	%r1568, %r1567, %r1566, 19;
	shf.r.wrap.b32 	%r1569, %r1566, %r1567, 19;
	mov.b64 	%rd2345, {%r1569, %r1568};
	shf.l.wrap.b32 	%r1570, %r1566, %r1567, 3;
	shf.l.wrap.b32 	%r1571, %r1567, %r1566, 3;
	mov.b64 	%rd2346, {%r1571, %r1570};
	xor.b64  	%rd2347, %rd2345, %rd2346;
	shr.u64 	%rd2348, %rd2283, 6;
	xor.b64  	%rd2349, %rd2347, %rd2348;
	shf.r.wrap.b32 	%r1572, %r1229, %r1228, 1;
	shf.r.wrap.b32 	%r1573, %r1228, %r1229, 1;
	mov.b64 	%rd2350, {%r1573, %r1572};
	shf.r.wrap.b32 	%r1574, %r1229, %r1228, 8;
	shf.r.wrap.b32 	%r1575, %r1228, %r1229, 8;
	mov.b64 	%rd2351, {%r1575, %r1574};
	xor.b64  	%rd2352, %rd2350, %rd2351;
	shr.u64 	%rd2353, %rd1802, 7;
	xor.b64  	%rd2354, %rd2352, %rd2353;
	add.s64 	%rd2355, %rd2349, %rd1765;
	add.s64 	%rd2356, %rd2355, %rd2098;
	add.s64 	%rd2357, %rd2356, %rd2354;
	add.s64 	%rd2358, %rd2357, %rd2222;
	xor.b64  	%rd2359, %rd2296, %rd2259;
	and.b64  	%rd2360, %rd2333, %rd2359;
	xor.b64  	%rd2361, %rd2360, %rd2259;
	add.s64 	%rd2362, %rd2358, %rd2361;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1576,%dummy}, %rd2333;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1577}, %rd2333;
	}
	shf.r.wrap.b32 	%r1578, %r1577, %r1576, 14;
	shf.r.wrap.b32 	%r1579, %r1576, %r1577, 14;
	mov.b64 	%rd2363, {%r1579, %r1578};
	shf.r.wrap.b32 	%r1580, %r1577, %r1576, 18;
	shf.r.wrap.b32 	%r1581, %r1576, %r1577, 18;
	mov.b64 	%rd2364, {%r1581, %r1580};
	xor.b64  	%rd2365, %rd2363, %rd2364;
	shf.l.wrap.b32 	%r1582, %r1576, %r1577, 23;
	shf.l.wrap.b32 	%r1583, %r1577, %r1576, 23;
	mov.b64 	%rd2366, {%r1583, %r1582};
	xor.b64  	%rd2367, %rd2365, %rd2366;
	add.s64 	%rd2368, %rd2362, %rd2367;
	add.s64 	%rd2369, %rd2368, -4147400797238176981;
	add.s64 	%rd2370, %rd2369, %rd2233;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1584,%dummy}, %rd2344;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1585}, %rd2344;
	}
	shf.r.wrap.b32 	%r1586, %r1585, %r1584, 28;
	shf.r.wrap.b32 	%r1587, %r1584, %r1585, 28;
	mov.b64 	%rd2371, {%r1587, %r1586};
	shf.l.wrap.b32 	%r1588, %r1584, %r1585, 30;
	shf.l.wrap.b32 	%r1589, %r1585, %r1584, 30;
	mov.b64 	%rd2372, {%r1589, %r1588};
	xor.b64  	%rd2373, %rd2371, %rd2372;
	shf.l.wrap.b32 	%r1590, %r1584, %r1585, 25;
	shf.l.wrap.b32 	%r1591, %r1585, %r1584, 25;
	mov.b64 	%rd2374, {%r1591, %r1590};
	xor.b64  	%rd2375, %rd2373, %rd2374;
	and.b64  	%rd2376, %rd2344, %rd2307;
	or.b64  	%rd2377, %rd2344, %rd2307;
	and.b64  	%rd2378, %rd2377, %rd2270;
	or.b64  	%rd2379, %rd2378, %rd2376;
	add.s64 	%rd2380, %rd2379, %rd2375;
	add.s64 	%rd2381, %rd2380, %rd2369;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1592,%dummy}, %rd2320;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1593}, %rd2320;
	}
	shf.r.wrap.b32 	%r1594, %r1593, %r1592, 19;
	shf.r.wrap.b32 	%r1595, %r1592, %r1593, 19;
	mov.b64 	%rd2382, {%r1595, %r1594};
	shf.l.wrap.b32 	%r1596, %r1592, %r1593, 3;
	shf.l.wrap.b32 	%r1597, %r1593, %r1592, 3;
	mov.b64 	%rd2383, {%r1597, %r1596};
	xor.b64  	%rd2384, %rd2382, %rd2383;
	shr.u64 	%rd2385, %rd2320, 6;
	xor.b64  	%rd2386, %rd2384, %rd2385;
	shf.r.wrap.b32 	%r1598, %r1255, %r1254, 1;
	shf.r.wrap.b32 	%r1599, %r1254, %r1255, 1;
	mov.b64 	%rd2387, {%r1599, %r1598};
	shf.r.wrap.b32 	%r1600, %r1255, %r1254, 8;
	shf.r.wrap.b32 	%r1601, %r1254, %r1255, 8;
	mov.b64 	%rd2388, {%r1601, %r1600};
	xor.b64  	%rd2389, %rd2387, %rd2388;
	shr.u64 	%rd2390, %rd1839, 7;
	xor.b64  	%rd2391, %rd2389, %rd2390;
	add.s64 	%rd2392, %rd2386, %rd1802;
	add.s64 	%rd2393, %rd2392, %rd2135;
	add.s64 	%rd2394, %rd2393, %rd2391;
	add.s64 	%rd2395, %rd2394, %rd2259;
	xor.b64  	%rd2396, %rd2333, %rd2296;
	and.b64  	%rd2397, %rd2370, %rd2396;
	xor.b64  	%rd2398, %rd2397, %rd2296;
	add.s64 	%rd2399, %rd2395, %rd2398;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1602,%dummy}, %rd2370;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1603}, %rd2370;
	}
	shf.r.wrap.b32 	%r1604, %r1603, %r1602, 14;
	shf.r.wrap.b32 	%r1605, %r1602, %r1603, 14;
	mov.b64 	%rd2400, {%r1605, %r1604};
	shf.r.wrap.b32 	%r1606, %r1603, %r1602, 18;
	shf.r.wrap.b32 	%r1607, %r1602, %r1603, 18;
	mov.b64 	%rd2401, {%r1607, %r1606};
	xor.b64  	%rd2402, %rd2400, %rd2401;
	shf.l.wrap.b32 	%r1608, %r1602, %r1603, 23;
	shf.l.wrap.b32 	%r1609, %r1603, %r1602, 23;
	mov.b64 	%rd2403, {%r1609, %r1608};
	xor.b64  	%rd2404, %rd2402, %rd2403;
	add.s64 	%rd2405, %rd2399, %rd2404;
	add.s64 	%rd2406, %rd2405, -3880063495543823972;
	add.s64 	%rd2407, %rd2406, %rd2270;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1610,%dummy}, %rd2381;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1611}, %rd2381;
	}
	shf.r.wrap.b32 	%r1612, %r1611, %r1610, 28;
	shf.r.wrap.b32 	%r1613, %r1610, %r1611, 28;
	mov.b64 	%rd2408, {%r1613, %r1612};
	shf.l.wrap.b32 	%r1614, %r1610, %r1611, 30;
	shf.l.wrap.b32 	%r1615, %r1611, %r1610, 30;
	mov.b64 	%rd2409, {%r1615, %r1614};
	xor.b64  	%rd2410, %rd2408, %rd2409;
	shf.l.wrap.b32 	%r1616, %r1610, %r1611, 25;
	shf.l.wrap.b32 	%r1617, %r1611, %r1610, 25;
	mov.b64 	%rd2411, {%r1617, %r1616};
	xor.b64  	%rd2412, %rd2410, %rd2411;
	and.b64  	%rd2413, %rd2381, %rd2344;
	or.b64  	%rd2414, %rd2381, %rd2344;
	and.b64  	%rd2415, %rd2414, %rd2307;
	or.b64  	%rd2416, %rd2415, %rd2413;
	add.s64 	%rd2417, %rd2416, %rd2412;
	add.s64 	%rd2418, %rd2417, %rd2406;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1618,%dummy}, %rd2357;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1619}, %rd2357;
	}
	shf.r.wrap.b32 	%r1620, %r1619, %r1618, 19;
	shf.r.wrap.b32 	%r1621, %r1618, %r1619, 19;
	mov.b64 	%rd2419, {%r1621, %r1620};
	shf.l.wrap.b32 	%r1622, %r1618, %r1619, 3;
	shf.l.wrap.b32 	%r1623, %r1619, %r1618, 3;
	mov.b64 	%rd2420, {%r1623, %r1622};
	xor.b64  	%rd2421, %rd2419, %rd2420;
	shr.u64 	%rd2422, %rd2357, 6;
	xor.b64  	%rd2423, %rd2421, %rd2422;
	shf.r.wrap.b32 	%r1624, %r1281, %r1280, 1;
	shf.r.wrap.b32 	%r1625, %r1280, %r1281, 1;
	mov.b64 	%rd2424, {%r1625, %r1624};
	shf.r.wrap.b32 	%r1626, %r1281, %r1280, 8;
	shf.r.wrap.b32 	%r1627, %r1280, %r1281, 8;
	mov.b64 	%rd2425, {%r1627, %r1626};
	xor.b64  	%rd2426, %rd2424, %rd2425;
	shr.u64 	%rd2427, %rd1876, 7;
	xor.b64  	%rd2428, %rd2426, %rd2427;
	add.s64 	%rd2429, %rd2423, %rd1839;
	add.s64 	%rd2430, %rd2429, %rd2172;
	add.s64 	%rd2431, %rd2430, %rd2428;
	add.s64 	%rd2432, %rd2431, %rd2296;
	xor.b64  	%rd2433, %rd2370, %rd2333;
	and.b64  	%rd2434, %rd2407, %rd2433;
	xor.b64  	%rd2435, %rd2434, %rd2333;
	add.s64 	%rd2436, %rd2432, %rd2435;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1628,%dummy}, %rd2407;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1629}, %rd2407;
	}
	shf.r.wrap.b32 	%r1630, %r1629, %r1628, 14;
	shf.r.wrap.b32 	%r1631, %r1628, %r1629, 14;
	mov.b64 	%rd2437, {%r1631, %r1630};
	shf.r.wrap.b32 	%r1632, %r1629, %r1628, 18;
	shf.r.wrap.b32 	%r1633, %r1628, %r1629, 18;
	mov.b64 	%rd2438, {%r1633, %r1632};
	xor.b64  	%rd2439, %rd2437, %rd2438;
	shf.l.wrap.b32 	%r1634, %r1628, %r1629, 23;
	shf.l.wrap.b32 	%r1635, %r1629, %r1628, 23;
	mov.b64 	%rd2440, {%r1635, %r1634};
	xor.b64  	%rd2441, %rd2439, %rd2440;
	add.s64 	%rd2442, %rd2436, %rd2441;
	add.s64 	%rd2443, %rd2442, -3348786107499101689;
	add.s64 	%rd2444, %rd2443, %rd2307;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1636,%dummy}, %rd2418;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1637}, %rd2418;
	}
	shf.r.wrap.b32 	%r1638, %r1637, %r1636, 28;
	shf.r.wrap.b32 	%r1639, %r1636, %r1637, 28;
	mov.b64 	%rd2445, {%r1639, %r1638};
	shf.l.wrap.b32 	%r1640, %r1636, %r1637, 30;
	shf.l.wrap.b32 	%r1641, %r1637, %r1636, 30;
	mov.b64 	%rd2446, {%r1641, %r1640};
	xor.b64  	%rd2447, %rd2445, %rd2446;
	shf.l.wrap.b32 	%r1642, %r1636, %r1637, 25;
	shf.l.wrap.b32 	%r1643, %r1637, %r1636, 25;
	mov.b64 	%rd2448, {%r1643, %r1642};
	xor.b64  	%rd2449, %rd2447, %rd2448;
	and.b64  	%rd2450, %rd2418, %rd2381;
	or.b64  	%rd2451, %rd2418, %rd2381;
	and.b64  	%rd2452, %rd2451, %rd2344;
	or.b64  	%rd2453, %rd2452, %rd2450;
	add.s64 	%rd2454, %rd2453, %rd2449;
	add.s64 	%rd2455, %rd2454, %rd2443;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1644,%dummy}, %rd2394;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1645}, %rd2394;
	}
	shf.r.wrap.b32 	%r1646, %r1645, %r1644, 19;
	shf.r.wrap.b32 	%r1647, %r1644, %r1645, 19;
	mov.b64 	%rd2456, {%r1647, %r1646};
	shf.l.wrap.b32 	%r1648, %r1644, %r1645, 3;
	shf.l.wrap.b32 	%r1649, %r1645, %r1644, 3;
	mov.b64 	%rd2457, {%r1649, %r1648};
	xor.b64  	%rd2458, %rd2456, %rd2457;
	shr.u64 	%rd2459, %rd2394, 6;
	xor.b64  	%rd2460, %rd2458, %rd2459;
	shf.r.wrap.b32 	%r1650, %r1307, %r1306, 1;
	shf.r.wrap.b32 	%r1651, %r1306, %r1307, 1;
	mov.b64 	%rd2461, {%r1651, %r1650};
	shf.r.wrap.b32 	%r1652, %r1307, %r1306, 8;
	shf.r.wrap.b32 	%r1653, %r1306, %r1307, 8;
	mov.b64 	%rd2462, {%r1653, %r1652};
	xor.b64  	%rd2463, %rd2461, %rd2462;
	shr.u64 	%rd2464, %rd1913, 7;
	xor.b64  	%rd2465, %rd2463, %rd2464;
	add.s64 	%rd2466, %rd2460, %rd1876;
	add.s64 	%rd2467, %rd2466, %rd2209;
	add.s64 	%rd2468, %rd2467, %rd2465;
	add.s64 	%rd2469, %rd2468, %rd2333;
	xor.b64  	%rd2470, %rd2407, %rd2370;
	and.b64  	%rd2471, %rd2444, %rd2470;
	xor.b64  	%rd2472, %rd2471, %rd2370;
	add.s64 	%rd2473, %rd2469, %rd2472;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1654,%dummy}, %rd2444;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1655}, %rd2444;
	}
	shf.r.wrap.b32 	%r1656, %r1655, %r1654, 14;
	shf.r.wrap.b32 	%r1657, %r1654, %r1655, 14;
	mov.b64 	%rd2474, {%r1657, %r1656};
	shf.r.wrap.b32 	%r1658, %r1655, %r1654, 18;
	shf.r.wrap.b32 	%r1659, %r1654, %r1655, 18;
	mov.b64 	%rd2475, {%r1659, %r1658};
	xor.b64  	%rd2476, %rd2474, %rd2475;
	shf.l.wrap.b32 	%r1660, %r1654, %r1655, 23;
	shf.l.wrap.b32 	%r1661, %r1655, %r1654, 23;
	mov.b64 	%rd2477, {%r1661, %r1660};
	xor.b64  	%rd2478, %rd2476, %rd2477;
	add.s64 	%rd2479, %rd2473, %rd2478;
	add.s64 	%rd2480, %rd2479, -1523767162380948706;
	add.s64 	%rd2481, %rd2480, %rd2344;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1662,%dummy}, %rd2455;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1663}, %rd2455;
	}
	shf.r.wrap.b32 	%r1664, %r1663, %r1662, 28;
	shf.r.wrap.b32 	%r1665, %r1662, %r1663, 28;
	mov.b64 	%rd2482, {%r1665, %r1664};
	shf.l.wrap.b32 	%r1666, %r1662, %r1663, 30;
	shf.l.wrap.b32 	%r1667, %r1663, %r1662, 30;
	mov.b64 	%rd2483, {%r1667, %r1666};
	xor.b64  	%rd2484, %rd2482, %rd2483;
	shf.l.wrap.b32 	%r1668, %r1662, %r1663, 25;
	shf.l.wrap.b32 	%r1669, %r1663, %r1662, 25;
	mov.b64 	%rd2485, {%r1669, %r1668};
	xor.b64  	%rd2486, %rd2484, %rd2485;
	and.b64  	%rd2487, %rd2455, %rd2418;
	or.b64  	%rd2488, %rd2455, %rd2418;
	and.b64  	%rd2489, %rd2488, %rd2381;
	or.b64  	%rd2490, %rd2489, %rd2487;
	add.s64 	%rd2491, %rd2490, %rd2486;
	add.s64 	%rd2492, %rd2491, %rd2480;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1670,%dummy}, %rd2431;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1671}, %rd2431;
	}
	shf.r.wrap.b32 	%r1672, %r1671, %r1670, 19;
	shf.r.wrap.b32 	%r1673, %r1670, %r1671, 19;
	mov.b64 	%rd2493, {%r1673, %r1672};
	shf.l.wrap.b32 	%r1674, %r1670, %r1671, 3;
	shf.l.wrap.b32 	%r1675, %r1671, %r1670, 3;
	mov.b64 	%rd2494, {%r1675, %r1674};
	xor.b64  	%rd2495, %rd2493, %rd2494;
	shr.u64 	%rd2496, %rd2431, 6;
	xor.b64  	%rd2497, %rd2495, %rd2496;
	shf.r.wrap.b32 	%r1676, %r1333, %r1332, 1;
	shf.r.wrap.b32 	%r1677, %r1332, %r1333, 1;
	mov.b64 	%rd2498, {%r1677, %r1676};
	shf.r.wrap.b32 	%r1678, %r1333, %r1332, 8;
	shf.r.wrap.b32 	%r1679, %r1332, %r1333, 8;
	mov.b64 	%rd2499, {%r1679, %r1678};
	xor.b64  	%rd2500, %rd2498, %rd2499;
	shr.u64 	%rd2501, %rd1950, 7;
	xor.b64  	%rd2502, %rd2500, %rd2501;
	add.s64 	%rd2503, %rd2497, %rd1913;
	add.s64 	%rd2504, %rd2503, %rd2246;
	add.s64 	%rd2505, %rd2504, %rd2502;
	add.s64 	%rd2506, %rd2505, %rd2370;
	xor.b64  	%rd2507, %rd2444, %rd2407;
	and.b64  	%rd2508, %rd2481, %rd2507;
	xor.b64  	%rd2509, %rd2508, %rd2407;
	add.s64 	%rd2510, %rd2506, %rd2509;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1680,%dummy}, %rd2481;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1681}, %rd2481;
	}
	shf.r.wrap.b32 	%r1682, %r1681, %r1680, 14;
	shf.r.wrap.b32 	%r1683, %r1680, %r1681, 14;
	mov.b64 	%rd2511, {%r1683, %r1682};
	shf.r.wrap.b32 	%r1684, %r1681, %r1680, 18;
	shf.r.wrap.b32 	%r1685, %r1680, %r1681, 18;
	mov.b64 	%rd2512, {%r1685, %r1684};
	xor.b64  	%rd2513, %rd2511, %rd2512;
	shf.l.wrap.b32 	%r1686, %r1680, %r1681, 23;
	shf.l.wrap.b32 	%r1687, %r1681, %r1680, 23;
	mov.b64 	%rd2514, {%r1687, %r1686};
	xor.b64  	%rd2515, %rd2513, %rd2514;
	add.s64 	%rd2516, %rd2510, %rd2515;
	add.s64 	%rd2517, %rd2516, -757361751448694408;
	add.s64 	%rd2518, %rd2517, %rd2381;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1688,%dummy}, %rd2492;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1689}, %rd2492;
	}
	shf.r.wrap.b32 	%r1690, %r1689, %r1688, 28;
	shf.r.wrap.b32 	%r1691, %r1688, %r1689, 28;
	mov.b64 	%rd2519, {%r1691, %r1690};
	shf.l.wrap.b32 	%r1692, %r1688, %r1689, 30;
	shf.l.wrap.b32 	%r1693, %r1689, %r1688, 30;
	mov.b64 	%rd2520, {%r1693, %r1692};
	xor.b64  	%rd2521, %rd2519, %rd2520;
	shf.l.wrap.b32 	%r1694, %r1688, %r1689, 25;
	shf.l.wrap.b32 	%r1695, %r1689, %r1688, 25;
	mov.b64 	%rd2522, {%r1695, %r1694};
	xor.b64  	%rd2523, %rd2521, %rd2522;
	and.b64  	%rd2524, %rd2492, %rd2455;
	or.b64  	%rd2525, %rd2492, %rd2455;
	and.b64  	%rd2526, %rd2525, %rd2418;
	or.b64  	%rd2527, %rd2526, %rd2524;
	add.s64 	%rd2528, %rd2527, %rd2523;
	add.s64 	%rd2529, %rd2528, %rd2517;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1696,%dummy}, %rd2468;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1697}, %rd2468;
	}
	shf.r.wrap.b32 	%r1698, %r1697, %r1696, 19;
	shf.r.wrap.b32 	%r1699, %r1696, %r1697, 19;
	mov.b64 	%rd2530, {%r1699, %r1698};
	shf.l.wrap.b32 	%r1700, %r1696, %r1697, 3;
	shf.l.wrap.b32 	%r1701, %r1697, %r1696, 3;
	mov.b64 	%rd2531, {%r1701, %r1700};
	xor.b64  	%rd2532, %rd2530, %rd2531;
	shr.u64 	%rd2533, %rd2468, 6;
	xor.b64  	%rd2534, %rd2532, %rd2533;
	shf.r.wrap.b32 	%r1702, %r1359, %r1358, 1;
	shf.r.wrap.b32 	%r1703, %r1358, %r1359, 1;
	mov.b64 	%rd2535, {%r1703, %r1702};
	shf.r.wrap.b32 	%r1704, %r1359, %r1358, 8;
	shf.r.wrap.b32 	%r1705, %r1358, %r1359, 8;
	mov.b64 	%rd2536, {%r1705, %r1704};
	xor.b64  	%rd2537, %rd2535, %rd2536;
	shr.u64 	%rd2538, %rd1987, 7;
	xor.b64  	%rd2539, %rd2537, %rd2538;
	add.s64 	%rd2540, %rd2534, %rd1950;
	add.s64 	%rd2541, %rd2540, %rd2283;
	add.s64 	%rd2542, %rd2541, %rd2539;
	add.s64 	%rd2543, %rd2542, %rd2407;
	xor.b64  	%rd2544, %rd2481, %rd2444;
	and.b64  	%rd2545, %rd2518, %rd2544;
	xor.b64  	%rd2546, %rd2545, %rd2444;
	add.s64 	%rd2547, %rd2543, %rd2546;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1706,%dummy}, %rd2518;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1707}, %rd2518;
	}
	shf.r.wrap.b32 	%r1708, %r1707, %r1706, 14;
	shf.r.wrap.b32 	%r1709, %r1706, %r1707, 14;
	mov.b64 	%rd2548, {%r1709, %r1708};
	shf.r.wrap.b32 	%r1710, %r1707, %r1706, 18;
	shf.r.wrap.b32 	%r1711, %r1706, %r1707, 18;
	mov.b64 	%rd2549, {%r1711, %r1710};
	xor.b64  	%rd2550, %rd2548, %rd2549;
	shf.l.wrap.b32 	%r1712, %r1706, %r1707, 23;
	shf.l.wrap.b32 	%r1713, %r1707, %r1706, 23;
	mov.b64 	%rd2551, {%r1713, %r1712};
	xor.b64  	%rd2552, %rd2550, %rd2551;
	add.s64 	%rd2553, %rd2547, %rd2552;
	add.s64 	%rd2554, %rd2553, 500013540394364858;
	add.s64 	%rd2555, %rd2554, %rd2418;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1714,%dummy}, %rd2529;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1715}, %rd2529;
	}
	shf.r.wrap.b32 	%r1716, %r1715, %r1714, 28;
	shf.r.wrap.b32 	%r1717, %r1714, %r1715, 28;
	mov.b64 	%rd2556, {%r1717, %r1716};
	shf.l.wrap.b32 	%r1718, %r1714, %r1715, 30;
	shf.l.wrap.b32 	%r1719, %r1715, %r1714, 30;
	mov.b64 	%rd2557, {%r1719, %r1718};
	xor.b64  	%rd2558, %rd2556, %rd2557;
	shf.l.wrap.b32 	%r1720, %r1714, %r1715, 25;
	shf.l.wrap.b32 	%r1721, %r1715, %r1714, 25;
	mov.b64 	%rd2559, {%r1721, %r1720};
	xor.b64  	%rd2560, %rd2558, %rd2559;
	and.b64  	%rd2561, %rd2529, %rd2492;
	or.b64  	%rd2562, %rd2529, %rd2492;
	and.b64  	%rd2563, %rd2562, %rd2455;
	or.b64  	%rd2564, %rd2563, %rd2561;
	add.s64 	%rd2565, %rd2564, %rd2560;
	add.s64 	%rd2566, %rd2565, %rd2554;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1722,%dummy}, %rd2505;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1723}, %rd2505;
	}
	shf.r.wrap.b32 	%r1724, %r1723, %r1722, 19;
	shf.r.wrap.b32 	%r1725, %r1722, %r1723, 19;
	mov.b64 	%rd2567, {%r1725, %r1724};
	shf.l.wrap.b32 	%r1726, %r1722, %r1723, 3;
	shf.l.wrap.b32 	%r1727, %r1723, %r1722, 3;
	mov.b64 	%rd2568, {%r1727, %r1726};
	xor.b64  	%rd2569, %rd2567, %rd2568;
	shr.u64 	%rd2570, %rd2505, 6;
	xor.b64  	%rd2571, %rd2569, %rd2570;
	shf.r.wrap.b32 	%r1728, %r1385, %r1384, 1;
	shf.r.wrap.b32 	%r1729, %r1384, %r1385, 1;
	mov.b64 	%rd2572, {%r1729, %r1728};
	shf.r.wrap.b32 	%r1730, %r1385, %r1384, 8;
	shf.r.wrap.b32 	%r1731, %r1384, %r1385, 8;
	mov.b64 	%rd2573, {%r1731, %r1730};
	xor.b64  	%rd2574, %rd2572, %rd2573;
	shr.u64 	%rd2575, %rd2024, 7;
	xor.b64  	%rd2576, %rd2574, %rd2575;
	add.s64 	%rd2577, %rd2571, %rd1987;
	add.s64 	%rd2578, %rd2577, %rd2320;
	add.s64 	%rd2579, %rd2578, %rd2576;
	add.s64 	%rd2580, %rd2579, %rd2444;
	xor.b64  	%rd2581, %rd2518, %rd2481;
	and.b64  	%rd2582, %rd2555, %rd2581;
	xor.b64  	%rd2583, %rd2582, %rd2481;
	add.s64 	%rd2584, %rd2580, %rd2583;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1732,%dummy}, %rd2555;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1733}, %rd2555;
	}
	shf.r.wrap.b32 	%r1734, %r1733, %r1732, 14;
	shf.r.wrap.b32 	%r1735, %r1732, %r1733, 14;
	mov.b64 	%rd2585, {%r1735, %r1734};
	shf.r.wrap.b32 	%r1736, %r1733, %r1732, 18;
	shf.r.wrap.b32 	%r1737, %r1732, %r1733, 18;
	mov.b64 	%rd2586, {%r1737, %r1736};
	xor.b64  	%rd2587, %rd2585, %rd2586;
	shf.l.wrap.b32 	%r1738, %r1732, %r1733, 23;
	shf.l.wrap.b32 	%r1739, %r1733, %r1732, 23;
	mov.b64 	%rd2588, {%r1739, %r1738};
	xor.b64  	%rd2589, %rd2587, %rd2588;
	add.s64 	%rd2590, %rd2584, %rd2589;
	add.s64 	%rd2591, %rd2590, 748580250866718886;
	add.s64 	%rd2592, %rd2591, %rd2455;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1740,%dummy}, %rd2566;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1741}, %rd2566;
	}
	shf.r.wrap.b32 	%r1742, %r1741, %r1740, 28;
	shf.r.wrap.b32 	%r1743, %r1740, %r1741, 28;
	mov.b64 	%rd2593, {%r1743, %r1742};
	shf.l.wrap.b32 	%r1744, %r1740, %r1741, 30;
	shf.l.wrap.b32 	%r1745, %r1741, %r1740, 30;
	mov.b64 	%rd2594, {%r1745, %r1744};
	xor.b64  	%rd2595, %rd2593, %rd2594;
	shf.l.wrap.b32 	%r1746, %r1740, %r1741, 25;
	shf.l.wrap.b32 	%r1747, %r1741, %r1740, 25;
	mov.b64 	%rd2596, {%r1747, %r1746};
	xor.b64  	%rd2597, %rd2595, %rd2596;
	and.b64  	%rd2598, %rd2566, %rd2529;
	or.b64  	%rd2599, %rd2566, %rd2529;
	and.b64  	%rd2600, %rd2599, %rd2492;
	or.b64  	%rd2601, %rd2600, %rd2598;
	add.s64 	%rd2602, %rd2601, %rd2597;
	add.s64 	%rd2603, %rd2602, %rd2591;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1748,%dummy}, %rd2542;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1749}, %rd2542;
	}
	shf.r.wrap.b32 	%r1750, %r1749, %r1748, 19;
	shf.r.wrap.b32 	%r1751, %r1748, %r1749, 19;
	mov.b64 	%rd2604, {%r1751, %r1750};
	shf.l.wrap.b32 	%r1752, %r1748, %r1749, 3;
	shf.l.wrap.b32 	%r1753, %r1749, %r1748, 3;
	mov.b64 	%rd2605, {%r1753, %r1752};
	xor.b64  	%rd2606, %rd2604, %rd2605;
	shr.u64 	%rd2607, %rd2542, 6;
	xor.b64  	%rd2608, %rd2606, %rd2607;
	shf.r.wrap.b32 	%r1754, %r1411, %r1410, 1;
	shf.r.wrap.b32 	%r1755, %r1410, %r1411, 1;
	mov.b64 	%rd2609, {%r1755, %r1754};
	shf.r.wrap.b32 	%r1756, %r1411, %r1410, 8;
	shf.r.wrap.b32 	%r1757, %r1410, %r1411, 8;
	mov.b64 	%rd2610, {%r1757, %r1756};
	xor.b64  	%rd2611, %rd2609, %rd2610;
	shr.u64 	%rd2612, %rd2061, 7;
	xor.b64  	%rd2613, %rd2611, %rd2612;
	add.s64 	%rd2614, %rd2608, %rd2024;
	add.s64 	%rd2615, %rd2614, %rd2357;
	add.s64 	%rd2616, %rd2615, %rd2613;
	add.s64 	%rd2617, %rd2616, %rd2481;
	xor.b64  	%rd2618, %rd2555, %rd2518;
	and.b64  	%rd2619, %rd2592, %rd2618;
	xor.b64  	%rd2620, %rd2619, %rd2518;
	add.s64 	%rd2621, %rd2617, %rd2620;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1758,%dummy}, %rd2592;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1759}, %rd2592;
	}
	shf.r.wrap.b32 	%r1760, %r1759, %r1758, 14;
	shf.r.wrap.b32 	%r1761, %r1758, %r1759, 14;
	mov.b64 	%rd2622, {%r1761, %r1760};
	shf.r.wrap.b32 	%r1762, %r1759, %r1758, 18;
	shf.r.wrap.b32 	%r1763, %r1758, %r1759, 18;
	mov.b64 	%rd2623, {%r1763, %r1762};
	xor.b64  	%rd2624, %rd2622, %rd2623;
	shf.l.wrap.b32 	%r1764, %r1758, %r1759, 23;
	shf.l.wrap.b32 	%r1765, %r1759, %r1758, 23;
	mov.b64 	%rd2625, {%r1765, %r1764};
	xor.b64  	%rd2626, %rd2624, %rd2625;
	add.s64 	%rd2627, %rd2621, %rd2626;
	add.s64 	%rd2628, %rd2627, 1242879168328830382;
	add.s64 	%rd2629, %rd2628, %rd2492;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1766,%dummy}, %rd2603;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1767}, %rd2603;
	}
	shf.r.wrap.b32 	%r1768, %r1767, %r1766, 28;
	shf.r.wrap.b32 	%r1769, %r1766, %r1767, 28;
	mov.b64 	%rd2630, {%r1769, %r1768};
	shf.l.wrap.b32 	%r1770, %r1766, %r1767, 30;
	shf.l.wrap.b32 	%r1771, %r1767, %r1766, 30;
	mov.b64 	%rd2631, {%r1771, %r1770};
	xor.b64  	%rd2632, %rd2630, %rd2631;
	shf.l.wrap.b32 	%r1772, %r1766, %r1767, 25;
	shf.l.wrap.b32 	%r1773, %r1767, %r1766, 25;
	mov.b64 	%rd2633, {%r1773, %r1772};
	xor.b64  	%rd2634, %rd2632, %rd2633;
	and.b64  	%rd2635, %rd2603, %rd2566;
	or.b64  	%rd2636, %rd2603, %rd2566;
	and.b64  	%rd2637, %rd2636, %rd2529;
	or.b64  	%rd2638, %rd2637, %rd2635;
	add.s64 	%rd2639, %rd2638, %rd2634;
	add.s64 	%rd2640, %rd2639, %rd2628;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1774,%dummy}, %rd2579;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1775}, %rd2579;
	}
	shf.r.wrap.b32 	%r1776, %r1775, %r1774, 19;
	shf.r.wrap.b32 	%r1777, %r1774, %r1775, 19;
	mov.b64 	%rd2641, {%r1777, %r1776};
	shf.l.wrap.b32 	%r1778, %r1774, %r1775, 3;
	shf.l.wrap.b32 	%r1779, %r1775, %r1774, 3;
	mov.b64 	%rd2642, {%r1779, %r1778};
	xor.b64  	%rd2643, %rd2641, %rd2642;
	shr.u64 	%rd2644, %rd2579, 6;
	xor.b64  	%rd2645, %rd2643, %rd2644;
	shf.r.wrap.b32 	%r1780, %r1437, %r1436, 1;
	shf.r.wrap.b32 	%r1781, %r1436, %r1437, 1;
	mov.b64 	%rd2646, {%r1781, %r1780};
	shf.r.wrap.b32 	%r1782, %r1437, %r1436, 8;
	shf.r.wrap.b32 	%r1783, %r1436, %r1437, 8;
	mov.b64 	%rd2647, {%r1783, %r1782};
	xor.b64  	%rd2648, %rd2646, %rd2647;
	shr.u64 	%rd2649, %rd2098, 7;
	xor.b64  	%rd2650, %rd2648, %rd2649;
	add.s64 	%rd2651, %rd2645, %rd2061;
	add.s64 	%rd2652, %rd2651, %rd2394;
	add.s64 	%rd2653, %rd2652, %rd2650;
	add.s64 	%rd2654, %rd2653, %rd2518;
	xor.b64  	%rd2655, %rd2592, %rd2555;
	and.b64  	%rd2656, %rd2629, %rd2655;
	xor.b64  	%rd2657, %rd2656, %rd2555;
	add.s64 	%rd2658, %rd2654, %rd2657;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1784,%dummy}, %rd2629;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1785}, %rd2629;
	}
	shf.r.wrap.b32 	%r1786, %r1785, %r1784, 14;
	shf.r.wrap.b32 	%r1787, %r1784, %r1785, 14;
	mov.b64 	%rd2659, {%r1787, %r1786};
	shf.r.wrap.b32 	%r1788, %r1785, %r1784, 18;
	shf.r.wrap.b32 	%r1789, %r1784, %r1785, 18;
	mov.b64 	%rd2660, {%r1789, %r1788};
	xor.b64  	%rd2661, %rd2659, %rd2660;
	shf.l.wrap.b32 	%r1790, %r1784, %r1785, 23;
	shf.l.wrap.b32 	%r1791, %r1785, %r1784, 23;
	mov.b64 	%rd2662, {%r1791, %r1790};
	xor.b64  	%rd2663, %rd2661, %rd2662;
	add.s64 	%rd2664, %rd2658, %rd2663;
	add.s64 	%rd2665, %rd2664, 1977374033974150939;
	add.s64 	%rd2666, %rd2665, %rd2529;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1792,%dummy}, %rd2640;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1793}, %rd2640;
	}
	shf.r.wrap.b32 	%r1794, %r1793, %r1792, 28;
	shf.r.wrap.b32 	%r1795, %r1792, %r1793, 28;
	mov.b64 	%rd2667, {%r1795, %r1794};
	shf.l.wrap.b32 	%r1796, %r1792, %r1793, 30;
	shf.l.wrap.b32 	%r1797, %r1793, %r1792, 30;
	mov.b64 	%rd2668, {%r1797, %r1796};
	xor.b64  	%rd2669, %rd2667, %rd2668;
	shf.l.wrap.b32 	%r1798, %r1792, %r1793, 25;
	shf.l.wrap.b32 	%r1799, %r1793, %r1792, 25;
	mov.b64 	%rd2670, {%r1799, %r1798};
	xor.b64  	%rd2671, %rd2669, %rd2670;
	and.b64  	%rd2672, %rd2640, %rd2603;
	or.b64  	%rd2673, %rd2640, %rd2603;
	and.b64  	%rd2674, %rd2673, %rd2566;
	or.b64  	%rd2675, %rd2674, %rd2672;
	add.s64 	%rd2676, %rd2675, %rd2671;
	add.s64 	%rd2677, %rd2676, %rd2665;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1800,%dummy}, %rd2616;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1801}, %rd2616;
	}
	shf.r.wrap.b32 	%r1802, %r1801, %r1800, 19;
	shf.r.wrap.b32 	%r1803, %r1800, %r1801, 19;
	mov.b64 	%rd2678, {%r1803, %r1802};
	shf.l.wrap.b32 	%r1804, %r1800, %r1801, 3;
	shf.l.wrap.b32 	%r1805, %r1801, %r1800, 3;
	mov.b64 	%rd2679, {%r1805, %r1804};
	xor.b64  	%rd2680, %rd2678, %rd2679;
	shr.u64 	%rd2681, %rd2616, 6;
	xor.b64  	%rd2682, %rd2680, %rd2681;
	shf.r.wrap.b32 	%r1806, %r1463, %r1462, 1;
	shf.r.wrap.b32 	%r1807, %r1462, %r1463, 1;
	mov.b64 	%rd2683, {%r1807, %r1806};
	shf.r.wrap.b32 	%r1808, %r1463, %r1462, 8;
	shf.r.wrap.b32 	%r1809, %r1462, %r1463, 8;
	mov.b64 	%rd2684, {%r1809, %r1808};
	xor.b64  	%rd2685, %rd2683, %rd2684;
	shr.u64 	%rd2686, %rd2135, 7;
	xor.b64  	%rd2687, %rd2685, %rd2686;
	add.s64 	%rd2688, %rd2682, %rd2098;
	add.s64 	%rd2689, %rd2688, %rd2431;
	add.s64 	%rd2690, %rd2689, %rd2687;
	add.s64 	%rd2691, %rd2690, %rd2555;
	xor.b64  	%rd2692, %rd2629, %rd2592;
	and.b64  	%rd2693, %rd2666, %rd2692;
	xor.b64  	%rd2694, %rd2693, %rd2592;
	add.s64 	%rd2695, %rd2691, %rd2694;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1810,%dummy}, %rd2666;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1811}, %rd2666;
	}
	shf.r.wrap.b32 	%r1812, %r1811, %r1810, 14;
	shf.r.wrap.b32 	%r1813, %r1810, %r1811, 14;
	mov.b64 	%rd2696, {%r1813, %r1812};
	shf.r.wrap.b32 	%r1814, %r1811, %r1810, 18;
	shf.r.wrap.b32 	%r1815, %r1810, %r1811, 18;
	mov.b64 	%rd2697, {%r1815, %r1814};
	xor.b64  	%rd2698, %rd2696, %rd2697;
	shf.l.wrap.b32 	%r1816, %r1810, %r1811, 23;
	shf.l.wrap.b32 	%r1817, %r1811, %r1810, 23;
	mov.b64 	%rd2699, {%r1817, %r1816};
	xor.b64  	%rd2700, %rd2698, %rd2699;
	add.s64 	%rd2701, %rd2695, %rd2700;
	add.s64 	%rd2702, %rd2701, 2944078676154940804;
	add.s64 	%rd2703, %rd2702, %rd2566;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1818,%dummy}, %rd2677;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1819}, %rd2677;
	}
	shf.r.wrap.b32 	%r1820, %r1819, %r1818, 28;
	shf.r.wrap.b32 	%r1821, %r1818, %r1819, 28;
	mov.b64 	%rd2704, {%r1821, %r1820};
	shf.l.wrap.b32 	%r1822, %r1818, %r1819, 30;
	shf.l.wrap.b32 	%r1823, %r1819, %r1818, 30;
	mov.b64 	%rd2705, {%r1823, %r1822};
	xor.b64  	%rd2706, %rd2704, %rd2705;
	shf.l.wrap.b32 	%r1824, %r1818, %r1819, 25;
	shf.l.wrap.b32 	%r1825, %r1819, %r1818, 25;
	mov.b64 	%rd2707, {%r1825, %r1824};
	xor.b64  	%rd2708, %rd2706, %rd2707;
	and.b64  	%rd2709, %rd2677, %rd2640;
	or.b64  	%rd2710, %rd2677, %rd2640;
	and.b64  	%rd2711, %rd2710, %rd2603;
	or.b64  	%rd2712, %rd2711, %rd2709;
	add.s64 	%rd2713, %rd2712, %rd2708;
	add.s64 	%rd2714, %rd2713, %rd2702;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1826,%dummy}, %rd2653;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1827}, %rd2653;
	}
	shf.r.wrap.b32 	%r1828, %r1827, %r1826, 19;
	shf.r.wrap.b32 	%r1829, %r1826, %r1827, 19;
	mov.b64 	%rd2715, {%r1829, %r1828};
	shf.l.wrap.b32 	%r1830, %r1826, %r1827, 3;
	shf.l.wrap.b32 	%r1831, %r1827, %r1826, 3;
	mov.b64 	%rd2716, {%r1831, %r1830};
	xor.b64  	%rd2717, %rd2715, %rd2716;
	shr.u64 	%rd2718, %rd2653, 6;
	xor.b64  	%rd2719, %rd2717, %rd2718;
	shf.r.wrap.b32 	%r1832, %r1489, %r1488, 1;
	shf.r.wrap.b32 	%r1833, %r1488, %r1489, 1;
	mov.b64 	%rd2720, {%r1833, %r1832};
	shf.r.wrap.b32 	%r1834, %r1489, %r1488, 8;
	shf.r.wrap.b32 	%r1835, %r1488, %r1489, 8;
	mov.b64 	%rd2721, {%r1835, %r1834};
	xor.b64  	%rd2722, %rd2720, %rd2721;
	shr.u64 	%rd2723, %rd2172, 7;
	xor.b64  	%rd2724, %rd2722, %rd2723;
	add.s64 	%rd2725, %rd2719, %rd2135;
	add.s64 	%rd2726, %rd2725, %rd2468;
	add.s64 	%rd2727, %rd2726, %rd2724;
	add.s64 	%rd2728, %rd2727, %rd2592;
	xor.b64  	%rd2729, %rd2666, %rd2629;
	and.b64  	%rd2730, %rd2703, %rd2729;
	xor.b64  	%rd2731, %rd2730, %rd2629;
	add.s64 	%rd2732, %rd2728, %rd2731;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1836,%dummy}, %rd2703;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1837}, %rd2703;
	}
	shf.r.wrap.b32 	%r1838, %r1837, %r1836, 14;
	shf.r.wrap.b32 	%r1839, %r1836, %r1837, 14;
	mov.b64 	%rd2733, {%r1839, %r1838};
	shf.r.wrap.b32 	%r1840, %r1837, %r1836, 18;
	shf.r.wrap.b32 	%r1841, %r1836, %r1837, 18;
	mov.b64 	%rd2734, {%r1841, %r1840};
	xor.b64  	%rd2735, %rd2733, %rd2734;
	shf.l.wrap.b32 	%r1842, %r1836, %r1837, 23;
	shf.l.wrap.b32 	%r1843, %r1837, %r1836, 23;
	mov.b64 	%rd2736, {%r1843, %r1842};
	xor.b64  	%rd2737, %rd2735, %rd2736;
	add.s64 	%rd2738, %rd2732, %rd2737;
	add.s64 	%rd2739, %rd2738, 3659926193048069267;
	add.s64 	%rd2740, %rd2739, %rd2603;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1844,%dummy}, %rd2714;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1845}, %rd2714;
	}
	shf.r.wrap.b32 	%r1846, %r1845, %r1844, 28;
	shf.r.wrap.b32 	%r1847, %r1844, %r1845, 28;
	mov.b64 	%rd2741, {%r1847, %r1846};
	shf.l.wrap.b32 	%r1848, %r1844, %r1845, 30;
	shf.l.wrap.b32 	%r1849, %r1845, %r1844, 30;
	mov.b64 	%rd2742, {%r1849, %r1848};
	xor.b64  	%rd2743, %rd2741, %rd2742;
	shf.l.wrap.b32 	%r1850, %r1844, %r1845, 25;
	shf.l.wrap.b32 	%r1851, %r1845, %r1844, 25;
	mov.b64 	%rd2744, {%r1851, %r1850};
	xor.b64  	%rd2745, %rd2743, %rd2744;
	and.b64  	%rd2746, %rd2714, %rd2677;
	or.b64  	%rd2747, %rd2714, %rd2677;
	and.b64  	%rd2748, %rd2747, %rd2640;
	or.b64  	%rd2749, %rd2748, %rd2746;
	add.s64 	%rd2750, %rd2749, %rd2745;
	add.s64 	%rd2751, %rd2750, %rd2739;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1852,%dummy}, %rd2690;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1853}, %rd2690;
	}
	shf.r.wrap.b32 	%r1854, %r1853, %r1852, 19;
	shf.r.wrap.b32 	%r1855, %r1852, %r1853, 19;
	mov.b64 	%rd2752, {%r1855, %r1854};
	shf.l.wrap.b32 	%r1856, %r1852, %r1853, 3;
	shf.l.wrap.b32 	%r1857, %r1853, %r1852, 3;
	mov.b64 	%rd2753, {%r1857, %r1856};
	xor.b64  	%rd2754, %rd2752, %rd2753;
	shr.u64 	%rd2755, %rd2690, 6;
	xor.b64  	%rd2756, %rd2754, %rd2755;
	shf.r.wrap.b32 	%r1858, %r1515, %r1514, 1;
	shf.r.wrap.b32 	%r1859, %r1514, %r1515, 1;
	mov.b64 	%rd2757, {%r1859, %r1858};
	shf.r.wrap.b32 	%r1860, %r1515, %r1514, 8;
	shf.r.wrap.b32 	%r1861, %r1514, %r1515, 8;
	mov.b64 	%rd2758, {%r1861, %r1860};
	xor.b64  	%rd2759, %rd2757, %rd2758;
	shr.u64 	%rd2760, %rd2209, 7;
	xor.b64  	%rd2761, %rd2759, %rd2760;
	add.s64 	%rd2762, %rd2756, %rd2172;
	add.s64 	%rd2763, %rd2762, %rd2505;
	add.s64 	%rd2764, %rd2763, %rd2761;
	add.s64 	%rd2765, %rd2764, %rd2629;
	xor.b64  	%rd2766, %rd2703, %rd2666;
	and.b64  	%rd2767, %rd2740, %rd2766;
	xor.b64  	%rd2768, %rd2767, %rd2666;
	add.s64 	%rd2769, %rd2765, %rd2768;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1862,%dummy}, %rd2740;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1863}, %rd2740;
	}
	shf.r.wrap.b32 	%r1864, %r1863, %r1862, 14;
	shf.r.wrap.b32 	%r1865, %r1862, %r1863, 14;
	mov.b64 	%rd2770, {%r1865, %r1864};
	shf.r.wrap.b32 	%r1866, %r1863, %r1862, 18;
	shf.r.wrap.b32 	%r1867, %r1862, %r1863, 18;
	mov.b64 	%rd2771, {%r1867, %r1866};
	xor.b64  	%rd2772, %rd2770, %rd2771;
	shf.l.wrap.b32 	%r1868, %r1862, %r1863, 23;
	shf.l.wrap.b32 	%r1869, %r1863, %r1862, 23;
	mov.b64 	%rd2773, {%r1869, %r1868};
	xor.b64  	%rd2774, %rd2772, %rd2773;
	add.s64 	%rd2775, %rd2769, %rd2774;
	add.s64 	%rd2776, %rd2775, 4368137639120453308;
	add.s64 	%rd2777, %rd2776, %rd2640;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1870,%dummy}, %rd2751;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1871}, %rd2751;
	}
	shf.r.wrap.b32 	%r1872, %r1871, %r1870, 28;
	shf.r.wrap.b32 	%r1873, %r1870, %r1871, 28;
	mov.b64 	%rd2778, {%r1873, %r1872};
	shf.l.wrap.b32 	%r1874, %r1870, %r1871, 30;
	shf.l.wrap.b32 	%r1875, %r1871, %r1870, 30;
	mov.b64 	%rd2779, {%r1875, %r1874};
	xor.b64  	%rd2780, %rd2778, %rd2779;
	shf.l.wrap.b32 	%r1876, %r1870, %r1871, 25;
	shf.l.wrap.b32 	%r1877, %r1871, %r1870, 25;
	mov.b64 	%rd2781, {%r1877, %r1876};
	xor.b64  	%rd2782, %rd2780, %rd2781;
	and.b64  	%rd2783, %rd2751, %rd2714;
	or.b64  	%rd2784, %rd2751, %rd2714;
	and.b64  	%rd2785, %rd2784, %rd2677;
	or.b64  	%rd2786, %rd2785, %rd2783;
	add.s64 	%rd2787, %rd2786, %rd2782;
	add.s64 	%rd2788, %rd2787, %rd2776;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1878,%dummy}, %rd2727;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1879}, %rd2727;
	}
	shf.r.wrap.b32 	%r1880, %r1879, %r1878, 19;
	shf.r.wrap.b32 	%r1881, %r1878, %r1879, 19;
	mov.b64 	%rd2789, {%r1881, %r1880};
	shf.l.wrap.b32 	%r1882, %r1878, %r1879, 3;
	shf.l.wrap.b32 	%r1883, %r1879, %r1878, 3;
	mov.b64 	%rd2790, {%r1883, %r1882};
	xor.b64  	%rd2791, %rd2789, %rd2790;
	shr.u64 	%rd2792, %rd2727, 6;
	xor.b64  	%rd2793, %rd2791, %rd2792;
	shf.r.wrap.b32 	%r1884, %r1541, %r1540, 1;
	shf.r.wrap.b32 	%r1885, %r1540, %r1541, 1;
	mov.b64 	%rd2794, {%r1885, %r1884};
	shf.r.wrap.b32 	%r1886, %r1541, %r1540, 8;
	shf.r.wrap.b32 	%r1887, %r1540, %r1541, 8;
	mov.b64 	%rd2795, {%r1887, %r1886};
	xor.b64  	%rd2796, %rd2794, %rd2795;
	shr.u64 	%rd2797, %rd2246, 7;
	xor.b64  	%rd2798, %rd2796, %rd2797;
	add.s64 	%rd2799, %rd2793, %rd2209;
	add.s64 	%rd2800, %rd2799, %rd2542;
	add.s64 	%rd2801, %rd2800, %rd2798;
	add.s64 	%rd2802, %rd2801, %rd2666;
	xor.b64  	%rd2803, %rd2740, %rd2703;
	and.b64  	%rd2804, %rd2777, %rd2803;
	xor.b64  	%rd2805, %rd2804, %rd2703;
	add.s64 	%rd2806, %rd2802, %rd2805;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1888,%dummy}, %rd2777;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1889}, %rd2777;
	}
	shf.r.wrap.b32 	%r1890, %r1889, %r1888, 14;
	shf.r.wrap.b32 	%r1891, %r1888, %r1889, 14;
	mov.b64 	%rd2807, {%r1891, %r1890};
	shf.r.wrap.b32 	%r1892, %r1889, %r1888, 18;
	shf.r.wrap.b32 	%r1893, %r1888, %r1889, 18;
	mov.b64 	%rd2808, {%r1893, %r1892};
	xor.b64  	%rd2809, %rd2807, %rd2808;
	shf.l.wrap.b32 	%r1894, %r1888, %r1889, 23;
	shf.l.wrap.b32 	%r1895, %r1889, %r1888, 23;
	mov.b64 	%rd2810, {%r1895, %r1894};
	xor.b64  	%rd2811, %rd2809, %rd2810;
	add.s64 	%rd2812, %rd2806, %rd2811;
	add.s64 	%rd2813, %rd2812, 4836135668995329356;
	add.s64 	%rd2814, %rd2813, %rd2677;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1896,%dummy}, %rd2788;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1897}, %rd2788;
	}
	shf.r.wrap.b32 	%r1898, %r1897, %r1896, 28;
	shf.r.wrap.b32 	%r1899, %r1896, %r1897, 28;
	mov.b64 	%rd2815, {%r1899, %r1898};
	shf.l.wrap.b32 	%r1900, %r1896, %r1897, 30;
	shf.l.wrap.b32 	%r1901, %r1897, %r1896, 30;
	mov.b64 	%rd2816, {%r1901, %r1900};
	xor.b64  	%rd2817, %rd2815, %rd2816;
	shf.l.wrap.b32 	%r1902, %r1896, %r1897, 25;
	shf.l.wrap.b32 	%r1903, %r1897, %r1896, 25;
	mov.b64 	%rd2818, {%r1903, %r1902};
	xor.b64  	%rd2819, %rd2817, %rd2818;
	and.b64  	%rd2820, %rd2788, %rd2751;
	or.b64  	%rd2821, %rd2788, %rd2751;
	and.b64  	%rd2822, %rd2821, %rd2714;
	or.b64  	%rd2823, %rd2822, %rd2820;
	add.s64 	%rd2824, %rd2823, %rd2819;
	add.s64 	%rd2825, %rd2824, %rd2813;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1904,%dummy}, %rd2764;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1905}, %rd2764;
	}
	shf.r.wrap.b32 	%r1906, %r1905, %r1904, 19;
	shf.r.wrap.b32 	%r1907, %r1904, %r1905, 19;
	mov.b64 	%rd2826, {%r1907, %r1906};
	shf.l.wrap.b32 	%r1908, %r1904, %r1905, 3;
	shf.l.wrap.b32 	%r1909, %r1905, %r1904, 3;
	mov.b64 	%rd2827, {%r1909, %r1908};
	xor.b64  	%rd2828, %rd2826, %rd2827;
	shr.u64 	%rd2829, %rd2764, 6;
	xor.b64  	%rd2830, %rd2828, %rd2829;
	shf.r.wrap.b32 	%r1910, %r1567, %r1566, 1;
	shf.r.wrap.b32 	%r1911, %r1566, %r1567, 1;
	mov.b64 	%rd2831, {%r1911, %r1910};
	shf.r.wrap.b32 	%r1912, %r1567, %r1566, 8;
	shf.r.wrap.b32 	%r1913, %r1566, %r1567, 8;
	mov.b64 	%rd2832, {%r1913, %r1912};
	xor.b64  	%rd2833, %rd2831, %rd2832;
	shr.u64 	%rd2834, %rd2283, 7;
	xor.b64  	%rd2835, %rd2833, %rd2834;
	add.s64 	%rd2836, %rd2830, %rd2246;
	add.s64 	%rd2837, %rd2836, %rd2579;
	add.s64 	%rd2838, %rd2837, %rd2835;
	add.s64 	%rd2839, %rd2838, %rd2703;
	xor.b64  	%rd2840, %rd2777, %rd2740;
	and.b64  	%rd2841, %rd2814, %rd2840;
	xor.b64  	%rd2842, %rd2841, %rd2740;
	add.s64 	%rd2843, %rd2839, %rd2842;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1914,%dummy}, %rd2814;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1915}, %rd2814;
	}
	shf.r.wrap.b32 	%r1916, %r1915, %r1914, 14;
	shf.r.wrap.b32 	%r1917, %r1914, %r1915, 14;
	mov.b64 	%rd2844, {%r1917, %r1916};
	shf.r.wrap.b32 	%r1918, %r1915, %r1914, 18;
	shf.r.wrap.b32 	%r1919, %r1914, %r1915, 18;
	mov.b64 	%rd2845, {%r1919, %r1918};
	xor.b64  	%rd2846, %rd2844, %rd2845;
	shf.l.wrap.b32 	%r1920, %r1914, %r1915, 23;
	shf.l.wrap.b32 	%r1921, %r1915, %r1914, 23;
	mov.b64 	%rd2847, {%r1921, %r1920};
	xor.b64  	%rd2848, %rd2846, %rd2847;
	add.s64 	%rd2849, %rd2843, %rd2848;
	add.s64 	%rd2850, %rd2849, 5532061633213252278;
	add.s64 	%rd31, %rd2850, %rd2714;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1922,%dummy}, %rd2825;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1923}, %rd2825;
	}
	shf.r.wrap.b32 	%r1924, %r1923, %r1922, 28;
	shf.r.wrap.b32 	%r1925, %r1922, %r1923, 28;
	mov.b64 	%rd2851, {%r1925, %r1924};
	shf.l.wrap.b32 	%r1926, %r1922, %r1923, 30;
	shf.l.wrap.b32 	%r1927, %r1923, %r1922, 30;
	mov.b64 	%rd2852, {%r1927, %r1926};
	xor.b64  	%rd2853, %rd2851, %rd2852;
	shf.l.wrap.b32 	%r1928, %r1922, %r1923, 25;
	shf.l.wrap.b32 	%r1929, %r1923, %r1922, 25;
	mov.b64 	%rd2854, {%r1929, %r1928};
	xor.b64  	%rd2855, %rd2853, %rd2854;
	and.b64  	%rd2856, %rd2825, %rd2788;
	or.b64  	%rd2857, %rd2825, %rd2788;
	and.b64  	%rd2858, %rd2857, %rd2751;
	or.b64  	%rd2859, %rd2858, %rd2856;
	add.s64 	%rd2860, %rd2859, %rd2855;
	add.s64 	%rd2861, %rd2860, %rd2850;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1930,%dummy}, %rd2801;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1931}, %rd2801;
	}
	shf.r.wrap.b32 	%r1932, %r1931, %r1930, 19;
	shf.r.wrap.b32 	%r1933, %r1930, %r1931, 19;
	mov.b64 	%rd2862, {%r1933, %r1932};
	shf.l.wrap.b32 	%r1934, %r1930, %r1931, 3;
	shf.l.wrap.b32 	%r1935, %r1931, %r1930, 3;
	mov.b64 	%rd2863, {%r1935, %r1934};
	xor.b64  	%rd2864, %rd2862, %rd2863;
	shr.u64 	%rd2865, %rd2801, 6;
	xor.b64  	%rd2866, %rd2864, %rd2865;
	shf.r.wrap.b32 	%r1936, %r1593, %r1592, 1;
	shf.r.wrap.b32 	%r1937, %r1592, %r1593, 1;
	mov.b64 	%rd2867, {%r1937, %r1936};
	shf.r.wrap.b32 	%r1938, %r1593, %r1592, 8;
	shf.r.wrap.b32 	%r1939, %r1592, %r1593, 8;
	mov.b64 	%rd2868, {%r1939, %r1938};
	xor.b64  	%rd2869, %rd2867, %rd2868;
	shr.u64 	%rd2870, %rd2320, 7;
	xor.b64  	%rd2871, %rd2869, %rd2870;
	add.s64 	%rd2872, %rd2866, %rd2283;
	add.s64 	%rd2873, %rd2872, %rd2616;
	add.s64 	%rd2874, %rd2873, %rd2871;
	add.s64 	%rd2875, %rd2874, %rd2740;
	xor.b64  	%rd2876, %rd2814, %rd2777;
	and.b64  	%rd2877, %rd31, %rd2876;
	xor.b64  	%rd2878, %rd2877, %rd2777;
	add.s64 	%rd2879, %rd2875, %rd2878;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1940,%dummy}, %rd31;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1941}, %rd31;
	}
	shf.r.wrap.b32 	%r1942, %r1941, %r1940, 14;
	shf.r.wrap.b32 	%r1943, %r1940, %r1941, 14;
	mov.b64 	%rd2880, {%r1943, %r1942};
	shf.r.wrap.b32 	%r1944, %r1941, %r1940, 18;
	shf.r.wrap.b32 	%r1945, %r1940, %r1941, 18;
	mov.b64 	%rd2881, {%r1945, %r1944};
	xor.b64  	%rd2882, %rd2880, %rd2881;
	shf.l.wrap.b32 	%r1946, %r1940, %r1941, 23;
	shf.l.wrap.b32 	%r1947, %r1941, %r1940, 23;
	mov.b64 	%rd2883, {%r1947, %r1946};
	xor.b64  	%rd2884, %rd2882, %rd2883;
	add.s64 	%rd2885, %rd2879, %rd2884;
	add.s64 	%rd2886, %rd2885, 6448918945643986474;
	add.s64 	%rd32, %rd2886, %rd2751;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1948,%dummy}, %rd2861;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1949}, %rd2861;
	}
	shf.r.wrap.b32 	%r1950, %r1949, %r1948, 28;
	shf.r.wrap.b32 	%r1951, %r1948, %r1949, 28;
	mov.b64 	%rd2887, {%r1951, %r1950};
	shf.l.wrap.b32 	%r1952, %r1948, %r1949, 30;
	shf.l.wrap.b32 	%r1953, %r1949, %r1948, 30;
	mov.b64 	%rd2888, {%r1953, %r1952};
	xor.b64  	%rd2889, %rd2887, %rd2888;
	shf.l.wrap.b32 	%r1954, %r1948, %r1949, 25;
	shf.l.wrap.b32 	%r1955, %r1949, %r1948, 25;
	mov.b64 	%rd2890, {%r1955, %r1954};
	xor.b64  	%rd2891, %rd2889, %rd2890;
	and.b64  	%rd2892, %rd2861, %rd2825;
	or.b64  	%rd2893, %rd2861, %rd2825;
	and.b64  	%rd2894, %rd2893, %rd2788;
	or.b64  	%rd2895, %rd2894, %rd2892;
	add.s64 	%rd2896, %rd2895, %rd2891;
	add.s64 	%rd2897, %rd2896, %rd2886;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1956,%dummy}, %rd2838;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1957}, %rd2838;
	}
	shf.r.wrap.b32 	%r1958, %r1957, %r1956, 19;
	shf.r.wrap.b32 	%r1959, %r1956, %r1957, 19;
	mov.b64 	%rd2898, {%r1959, %r1958};
	shf.l.wrap.b32 	%r1960, %r1956, %r1957, 3;
	shf.l.wrap.b32 	%r1961, %r1957, %r1956, 3;
	mov.b64 	%rd2899, {%r1961, %r1960};
	xor.b64  	%rd2900, %rd2898, %rd2899;
	shr.u64 	%rd2901, %rd2838, 6;
	xor.b64  	%rd2902, %rd2900, %rd2901;
	shf.r.wrap.b32 	%r1962, %r1619, %r1618, 1;
	shf.r.wrap.b32 	%r1963, %r1618, %r1619, 1;
	mov.b64 	%rd2903, {%r1963, %r1962};
	shf.r.wrap.b32 	%r1964, %r1619, %r1618, 8;
	shf.r.wrap.b32 	%r1965, %r1618, %r1619, 8;
	mov.b64 	%rd2904, {%r1965, %r1964};
	xor.b64  	%rd2905, %rd2903, %rd2904;
	shr.u64 	%rd2906, %rd2357, 7;
	xor.b64  	%rd2907, %rd2905, %rd2906;
	add.s64 	%rd2908, %rd2902, %rd2320;
	add.s64 	%rd2909, %rd2908, %rd2653;
	add.s64 	%rd2910, %rd2909, %rd2907;
	add.s64 	%rd2911, %rd2910, %rd2777;
	xor.b64  	%rd2912, %rd31, %rd2814;
	and.b64  	%rd2913, %rd32, %rd2912;
	xor.b64  	%rd2914, %rd2913, %rd2814;
	add.s64 	%rd2915, %rd2911, %rd2914;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1966,%dummy}, %rd32;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1967}, %rd32;
	}
	shf.r.wrap.b32 	%r1968, %r1967, %r1966, 14;
	shf.r.wrap.b32 	%r1969, %r1966, %r1967, 14;
	mov.b64 	%rd2916, {%r1969, %r1968};
	shf.r.wrap.b32 	%r1970, %r1967, %r1966, 18;
	shf.r.wrap.b32 	%r1971, %r1966, %r1967, 18;
	mov.b64 	%rd2917, {%r1971, %r1970};
	xor.b64  	%rd2918, %rd2916, %rd2917;
	shf.l.wrap.b32 	%r1972, %r1966, %r1967, 23;
	shf.l.wrap.b32 	%r1973, %r1967, %r1966, 23;
	mov.b64 	%rd2919, {%r1973, %r1972};
	xor.b64  	%rd2920, %rd2918, %rd2919;
	add.s64 	%rd2921, %rd2915, %rd2920;
	add.s64 	%rd2922, %rd2921, 6902733635092675308;
	add.s64 	%rd33, %rd2922, %rd2788;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1974,%dummy}, %rd2897;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1975}, %rd2897;
	}
	shf.r.wrap.b32 	%r1976, %r1975, %r1974, 28;
	shf.r.wrap.b32 	%r1977, %r1974, %r1975, 28;
	mov.b64 	%rd2923, {%r1977, %r1976};
	shf.l.wrap.b32 	%r1978, %r1974, %r1975, 30;
	shf.l.wrap.b32 	%r1979, %r1975, %r1974, 30;
	mov.b64 	%rd2924, {%r1979, %r1978};
	xor.b64  	%rd2925, %rd2923, %rd2924;
	shf.l.wrap.b32 	%r1980, %r1974, %r1975, 25;
	shf.l.wrap.b32 	%r1981, %r1975, %r1974, 25;
	mov.b64 	%rd2926, {%r1981, %r1980};
	xor.b64  	%rd2927, %rd2925, %rd2926;
	and.b64  	%rd2928, %rd2897, %rd2861;
	or.b64  	%rd2929, %rd2897, %rd2861;
	and.b64  	%rd2930, %rd2929, %rd2825;
	or.b64  	%rd2931, %rd2930, %rd2928;
	add.s64 	%rd2932, %rd2931, %rd2927;
	add.s64 	%rd2933, %rd2932, %rd2922;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1982,%dummy}, %rd2874;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1983}, %rd2874;
	}
	shf.r.wrap.b32 	%r1984, %r1983, %r1982, 19;
	shf.r.wrap.b32 	%r1985, %r1982, %r1983, 19;
	mov.b64 	%rd2934, {%r1985, %r1984};
	shf.l.wrap.b32 	%r1986, %r1982, %r1983, 3;
	shf.l.wrap.b32 	%r1987, %r1983, %r1982, 3;
	mov.b64 	%rd2935, {%r1987, %r1986};
	xor.b64  	%rd2936, %rd2934, %rd2935;
	shr.u64 	%rd2937, %rd2874, 6;
	xor.b64  	%rd2938, %rd2936, %rd2937;
	shf.r.wrap.b32 	%r1988, %r1645, %r1644, 1;
	shf.r.wrap.b32 	%r1989, %r1644, %r1645, 1;
	mov.b64 	%rd2939, {%r1989, %r1988};
	shf.r.wrap.b32 	%r1990, %r1645, %r1644, 8;
	shf.r.wrap.b32 	%r1991, %r1644, %r1645, 8;
	mov.b64 	%rd2940, {%r1991, %r1990};
	xor.b64  	%rd2941, %rd2939, %rd2940;
	shr.u64 	%rd2942, %rd2394, 7;
	xor.b64  	%rd2943, %rd2941, %rd2942;
	add.s64 	%rd2944, %rd2938, %rd2357;
	add.s64 	%rd2945, %rd2944, %rd2690;
	add.s64 	%rd2946, %rd2945, %rd2943;
	add.s64 	%rd2947, %rd2946, %rd2814;
	xor.b64  	%rd2948, %rd32, %rd31;
	and.b64  	%rd2949, %rd33, %rd2948;
	xor.b64  	%rd2950, %rd2949, %rd31;
	add.s64 	%rd2951, %rd2947, %rd2950;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1992,%dummy}, %rd33;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1993}, %rd33;
	}
	shf.r.wrap.b32 	%r1994, %r1993, %r1992, 14;
	shf.r.wrap.b32 	%r1995, %r1992, %r1993, 14;
	mov.b64 	%rd2952, {%r1995, %r1994};
	shf.r.wrap.b32 	%r1996, %r1993, %r1992, 18;
	shf.r.wrap.b32 	%r1997, %r1992, %r1993, 18;
	mov.b64 	%rd2953, {%r1997, %r1996};
	xor.b64  	%rd2954, %rd2952, %rd2953;
	shf.l.wrap.b32 	%r1998, %r1992, %r1993, 23;
	shf.l.wrap.b32 	%r1999, %r1993, %r1992, 23;
	mov.b64 	%rd2955, {%r1999, %r1998};
	xor.b64  	%rd2956, %rd2954, %rd2955;
	add.s64 	%rd2957, %rd2951, %rd2956;
	add.s64 	%rd2958, %rd2957, 7801388544844847127;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2000,%dummy}, %rd2933;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2001}, %rd2933;
	}
	shf.r.wrap.b32 	%r2002, %r2001, %r2000, 28;
	shf.r.wrap.b32 	%r2003, %r2000, %r2001, 28;
	mov.b64 	%rd2959, {%r2003, %r2002};
	shf.l.wrap.b32 	%r2004, %r2000, %r2001, 30;
	shf.l.wrap.b32 	%r2005, %r2001, %r2000, 30;
	mov.b64 	%rd2960, {%r2005, %r2004};
	xor.b64  	%rd2961, %rd2959, %rd2960;
	shf.l.wrap.b32 	%r2006, %r2000, %r2001, 25;
	shf.l.wrap.b32 	%r2007, %r2001, %r2000, 25;
	mov.b64 	%rd2962, {%r2007, %r2006};
	xor.b64  	%rd2963, %rd2961, %rd2962;
	and.b64  	%rd2964, %rd2933, %rd2897;
	or.b64  	%rd2965, %rd2933, %rd2897;
	and.b64  	%rd2966, %rd2965, %rd2861;
	or.b64  	%rd2967, %rd2966, %rd2964;
	add.s64 	%rd2968, %rd2963, %rd2967;
	add.s64 	%rd2969, %rd2968, %rd2958;
	add.s64 	%rd34, %rd2969, 7640891576956012808;
	add.s64 	%rd35, %rd2933, -4942790177534073029;
	add.s64 	%rd36, %rd2897, 4354685564936845355;
	add.s64 	%rd37, %rd2861, -6534734903238641935;
	add.s64 	%rd2970, %rd2825, %rd2958;
	add.s64 	%rd38, %rd2970, 5840696475078001361;
	add.s64 	%rd39, %rd33, -7276294671716946913;
	add.s64 	%rd40, %rd32, 2270897969802886507;
	add.s64 	%rd41, %rd31, 6620516959819538809;
	@%p11 bra 	$L__BB2_23;

	mov.u32 	%r2008, 0;
	mov.u64 	%rd10037, %rd4;
	mov.u32 	%r7027, %r2008;

$L__BB2_22:
	ld.local.u64 	%rd2971, [%rd10036];
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2009, %temp}, %rd2971;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2010}, %rd2971;
	}
	mov.u32 	%r2011, 291;
	prmt.b32 	%r2013, %r2009, %r2008, %r2011;
	prmt.b32 	%r2014, %r2010, %r2008, %r2011;
	mov.b64 	%rd2972, {%r2014, %r2013};
	xor.b64  	%rd2973, %rd2972, 6655295901103053916;
	st.local.u64 	[%rd10037], %rd2973;
	add.s64 	%rd10037, %rd10037, 8;
	add.s64 	%rd10036, %rd10036, 8;
	add.s32 	%r7027, %r7027, 1;
	setp.lt.u32 	%p16, %r7027, %r19;
	@%p16 bra 	$L__BB2_22;

$L__BB2_23:
	setp.gt.u32 	%p17, %r7027, 15;
	@%p17 bra 	$L__BB2_26;

	mul.wide.u32 	%rd2974, %r7027, 8;
	add.s64 	%rd10038, %rd4, %rd2974;

$L__BB2_25:
	mov.u64 	%rd2975, 6655295901103053916;
	st.local.u64 	[%rd10038], %rd2975;
	add.s64 	%rd10038, %rd10038, 8;
	add.s32 	%r7027, %r7027, 1;
	setp.lt.u32 	%p18, %r7027, 16;
	@%p18 bra 	$L__BB2_25;

$L__BB2_26:
	ld.local.v2.u64 	{%rd2991, %rd2992}, [%rd4];
	mov.u64 	%rd2990, 0;
	add.s64 	%rd2995, %rd29, %rd2991;
	add.s64 	%rd2996, %rd2995, -4263291710961585108;
	add.s64 	%rd2997, %rd30, %rd2995;
	and.b64  	%rd2998, %rd2996, -3887949035690463538;
	xor.b64  	%rd2999, %rd2998, -7276294671716946913;
	add.s64 	%rd3000, %rd2992, %rd2999;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2015,%dummy}, %rd2996;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2016}, %rd2996;
	}
	shf.r.wrap.b32 	%r2017, %r2016, %r2015, 14;
	shf.r.wrap.b32 	%r2018, %r2015, %r2016, 14;
	mov.b64 	%rd3001, {%r2018, %r2017};
	shf.r.wrap.b32 	%r2019, %r2016, %r2015, 18;
	shf.r.wrap.b32 	%r2020, %r2015, %r2016, 18;
	mov.b64 	%rd3002, {%r2020, %r2019};
	xor.b64  	%rd3003, %rd3001, %rd3002;
	shf.l.wrap.b32 	%r2021, %r2015, %r2016, 23;
	shf.l.wrap.b32 	%r2022, %r2016, %r2015, 23;
	mov.b64 	%rd3004, {%r2022, %r2021};
	xor.b64  	%rd3005, %rd3003, %rd3004;
	add.s64 	%rd3006, %rd3000, %rd3005;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2023,%dummy}, %rd2997;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2024}, %rd2997;
	}
	shf.r.wrap.b32 	%r2025, %r2024, %r2023, 28;
	shf.r.wrap.b32 	%r2026, %r2023, %r2024, 28;
	mov.b64 	%rd3007, {%r2026, %r2025};
	shf.l.wrap.b32 	%r2027, %r2023, %r2024, 30;
	shf.l.wrap.b32 	%r2028, %r2024, %r2023, 30;
	mov.b64 	%rd3008, {%r2028, %r2027};
	xor.b64  	%rd3009, %rd3007, %rd3008;
	shf.l.wrap.b32 	%r2029, %r2023, %r2024, 25;
	shf.l.wrap.b32 	%r2030, %r2024, %r2023, 25;
	mov.b64 	%rd3010, {%r2030, %r2029};
	xor.b64  	%rd3011, %rd3009, %rd3010;
	and.b64  	%rd3012, %rd2997, -3355664534840381901;
	or.b64  	%rd3013, %rd3012, 3026882967131160840;
	add.s64 	%rd3014, %rd3013, %rd3011;
	add.s64 	%rd3015, %rd3014, %rd3006;
	add.s64 	%rd3016, %rd3006, -3663095898801038493;
	add.s64 	%rd3017, %rd3015, -8017781463737883848;
	ld.local.v2.u64 	{%rd3018, %rd3019}, [%rd4+16];
	xor.b64  	%rd3022, %rd2996, 5840696475078001361;
	and.b64  	%rd3023, %rd3016, %rd3022;
	xor.b64  	%rd3024, %rd3023, 5840696475078001361;
	add.s64 	%rd3025, %rd3018, %rd3024;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2031,%dummy}, %rd3016;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2032}, %rd3016;
	}
	shf.r.wrap.b32 	%r2033, %r2032, %r2031, 14;
	shf.r.wrap.b32 	%r2034, %r2031, %r2032, 14;
	mov.b64 	%rd3026, {%r2034, %r2033};
	shf.r.wrap.b32 	%r2035, %r2032, %r2031, 18;
	shf.r.wrap.b32 	%r2036, %r2031, %r2032, 18;
	mov.b64 	%rd3027, {%r2036, %r2035};
	xor.b64  	%rd3028, %rd3026, %rd3027;
	shf.l.wrap.b32 	%r2037, %r2031, %r2032, 23;
	shf.l.wrap.b32 	%r2038, %r2032, %r2031, 23;
	mov.b64 	%rd3029, {%r2038, %r2037};
	xor.b64  	%rd3030, %rd3028, %rd3029;
	add.s64 	%rd3031, %rd3025, %rd3030;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2039,%dummy}, %rd3017;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2040}, %rd3017;
	}
	shf.r.wrap.b32 	%r2041, %r2040, %r2039, 28;
	shf.r.wrap.b32 	%r2042, %r2039, %r2040, 28;
	mov.b64 	%rd3032, {%r2042, %r2041};
	shf.l.wrap.b32 	%r2043, %r2039, %r2040, 30;
	shf.l.wrap.b32 	%r2044, %r2040, %r2039, 30;
	mov.b64 	%rd3033, {%r2044, %r2043};
	xor.b64  	%rd3034, %rd3032, %rd3033;
	shf.l.wrap.b32 	%r2045, %r2039, %r2040, 25;
	shf.l.wrap.b32 	%r2046, %r2040, %r2039, 25;
	mov.b64 	%rd3035, {%r2046, %r2045};
	xor.b64  	%rd3036, %rd3034, %rd3035;
	and.b64  	%rd3037, %rd3017, %rd2997;
	or.b64  	%rd3038, %rd3017, %rd2997;
	and.b64  	%rd3039, %rd3038, 7640891576956012808;
	or.b64  	%rd3040, %rd3039, %rd3037;
	add.s64 	%rd3041, %rd3040, %rd3036;
	add.s64 	%rd3042, %rd3041, %rd3031;
	add.s64 	%rd3043, %rd3031, 877659737583668873;
	add.s64 	%rd3044, %rd3042, 5820449915117741902;
	xor.b64  	%rd3045, %rd3016, %rd2996;
	and.b64  	%rd3046, %rd3043, %rd3045;
	xor.b64  	%rd3047, %rd3046, %rd2996;
	add.s64 	%rd3048, %rd3019, %rd3047;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2047,%dummy}, %rd3043;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2048}, %rd3043;
	}
	shf.r.wrap.b32 	%r2049, %r2048, %r2047, 14;
	shf.r.wrap.b32 	%r2050, %r2047, %r2048, 14;
	mov.b64 	%rd3049, {%r2050, %r2049};
	shf.r.wrap.b32 	%r2051, %r2048, %r2047, 18;
	shf.r.wrap.b32 	%r2052, %r2047, %r2048, 18;
	mov.b64 	%rd3050, {%r2052, %r2051};
	xor.b64  	%rd3051, %rd3049, %rd3050;
	shf.l.wrap.b32 	%r2053, %r2047, %r2048, 23;
	shf.l.wrap.b32 	%r2054, %r2048, %r2047, 23;
	mov.b64 	%rd3052, {%r2054, %r2053};
	xor.b64  	%rd3053, %rd3051, %rd3052;
	add.s64 	%rd3054, %rd3048, %rd3053;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2055,%dummy}, %rd3044;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2056}, %rd3044;
	}
	shf.r.wrap.b32 	%r2057, %r2056, %r2055, 28;
	shf.r.wrap.b32 	%r2058, %r2055, %r2056, 28;
	mov.b64 	%rd3055, {%r2058, %r2057};
	shf.l.wrap.b32 	%r2059, %r2055, %r2056, 30;
	shf.l.wrap.b32 	%r2060, %r2056, %r2055, 30;
	mov.b64 	%rd3056, {%r2060, %r2059};
	xor.b64  	%rd3057, %rd3055, %rd3056;
	shf.l.wrap.b32 	%r2061, %r2055, %r2056, 25;
	shf.l.wrap.b32 	%r2062, %r2056, %r2055, 25;
	mov.b64 	%rd3058, {%r2062, %r2061};
	xor.b64  	%rd3059, %rd3057, %rd3058;
	and.b64  	%rd3060, %rd3044, %rd3017;
	or.b64  	%rd3061, %rd3044, %rd3017;
	and.b64  	%rd3062, %rd3061, %rd2997;
	or.b64  	%rd3063, %rd3062, %rd3060;
	add.s64 	%rd3064, %rd3063, %rd3059;
	add.s64 	%rd3065, %rd3064, %rd3054;
	add.s64 	%rd3066, %rd3054, -6571292209873868907;
	add.s64 	%rd3067, %rd3065, 4234560286879669901;
	ld.local.v2.u64 	{%rd3068, %rd3069}, [%rd4+32];
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2063,%dummy}, %rd3066;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2064}, %rd3066;
	}
	shf.r.wrap.b32 	%r2065, %r2064, %r2063, 14;
	shf.r.wrap.b32 	%r2066, %r2063, %r2064, 14;
	mov.b64 	%rd3072, {%r2066, %r2065};
	shf.r.wrap.b32 	%r2067, %r2064, %r2063, 18;
	shf.r.wrap.b32 	%r2068, %r2063, %r2064, 18;
	mov.b64 	%rd3073, {%r2068, %r2067};
	xor.b64  	%rd3074, %rd3072, %rd3073;
	shf.l.wrap.b32 	%r2069, %r2063, %r2064, 23;
	shf.l.wrap.b32 	%r2070, %r2064, %r2063, 23;
	mov.b64 	%rd3075, {%r2070, %r2069};
	xor.b64  	%rd3076, %rd3074, %rd3075;
	xor.b64  	%rd3077, %rd3043, %rd3016;
	and.b64  	%rd3078, %rd3066, %rd3077;
	xor.b64  	%rd3079, %rd3078, %rd3016;
	add.s64 	%rd3080, %rd2995, %rd3068;
	add.s64 	%rd3081, %rd3080, %rd3079;
	add.s64 	%rd3082, %rd3081, %rd3076;
	add.s64 	%rd3083, %rd3082, -131588302623135388;
	add.s64 	%rd3084, %rd3083, %rd2997;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2071,%dummy}, %rd3067;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2072}, %rd3067;
	}
	shf.r.wrap.b32 	%r2073, %r2072, %r2071, 28;
	shf.r.wrap.b32 	%r2074, %r2071, %r2072, 28;
	mov.b64 	%rd3085, {%r2074, %r2073};
	shf.l.wrap.b32 	%r2075, %r2071, %r2072, 30;
	shf.l.wrap.b32 	%r2076, %r2072, %r2071, 30;
	mov.b64 	%rd3086, {%r2076, %r2075};
	xor.b64  	%rd3087, %rd3085, %rd3086;
	shf.l.wrap.b32 	%r2077, %r2071, %r2072, 25;
	shf.l.wrap.b32 	%r2078, %r2072, %r2071, 25;
	mov.b64 	%rd3088, {%r2078, %r2077};
	xor.b64  	%rd3089, %rd3087, %rd3088;
	and.b64  	%rd3090, %rd3067, %rd3044;
	or.b64  	%rd3091, %rd3067, %rd3044;
	and.b64  	%rd3092, %rd3091, %rd3017;
	or.b64  	%rd3093, %rd3092, %rd3090;
	add.s64 	%rd3094, %rd3093, %rd3089;
	add.s64 	%rd3095, %rd3094, %rd3083;
	add.s64 	%rd3096, %rd3069, %rd3016;
	xor.b64  	%rd3097, %rd3066, %rd3043;
	and.b64  	%rd3098, %rd3084, %rd3097;
	xor.b64  	%rd3099, %rd3098, %rd3043;
	add.s64 	%rd3100, %rd3096, %rd3099;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2079,%dummy}, %rd3084;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2080}, %rd3084;
	}
	shf.r.wrap.b32 	%r2081, %r2080, %r2079, 14;
	shf.r.wrap.b32 	%r2082, %r2079, %r2080, 14;
	mov.b64 	%rd3101, {%r2082, %r2081};
	shf.r.wrap.b32 	%r2083, %r2080, %r2079, 18;
	shf.r.wrap.b32 	%r2084, %r2079, %r2080, 18;
	mov.b64 	%rd3102, {%r2084, %r2083};
	xor.b64  	%rd3103, %rd3101, %rd3102;
	shf.l.wrap.b32 	%r2085, %r2079, %r2080, 23;
	shf.l.wrap.b32 	%r2086, %r2080, %r2079, 23;
	mov.b64 	%rd3104, {%r2086, %r2085};
	xor.b64  	%rd3105, %rd3103, %rd3104;
	add.s64 	%rd3106, %rd3100, %rd3105;
	add.s64 	%rd3107, %rd3106, 6480981068601479193;
	add.s64 	%rd3108, %rd3107, %rd3017;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2087,%dummy}, %rd3095;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2088}, %rd3095;
	}
	shf.r.wrap.b32 	%r2089, %r2088, %r2087, 28;
	shf.r.wrap.b32 	%r2090, %r2087, %r2088, 28;
	mov.b64 	%rd3109, {%r2090, %r2089};
	shf.l.wrap.b32 	%r2091, %r2087, %r2088, 30;
	shf.l.wrap.b32 	%r2092, %r2088, %r2087, 30;
	mov.b64 	%rd3110, {%r2092, %r2091};
	xor.b64  	%rd3111, %rd3109, %rd3110;
	shf.l.wrap.b32 	%r2093, %r2087, %r2088, 25;
	shf.l.wrap.b32 	%r2094, %r2088, %r2087, 25;
	mov.b64 	%rd3112, {%r2094, %r2093};
	xor.b64  	%rd3113, %rd3111, %rd3112;
	and.b64  	%rd3114, %rd3095, %rd3067;
	or.b64  	%rd3115, %rd3095, %rd3067;
	and.b64  	%rd3116, %rd3115, %rd3044;
	or.b64  	%rd3117, %rd3116, %rd3114;
	add.s64 	%rd3118, %rd3117, %rd3113;
	add.s64 	%rd3119, %rd3118, %rd3107;
	ld.local.v2.u64 	{%rd3120, %rd3121}, [%rd4+48];
	add.s64 	%rd3124, %rd3120, %rd3043;
	xor.b64  	%rd3125, %rd3084, %rd3066;
	and.b64  	%rd3126, %rd3108, %rd3125;
	xor.b64  	%rd3127, %rd3126, %rd3066;
	add.s64 	%rd3128, %rd3124, %rd3127;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2095,%dummy}, %rd3108;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2096}, %rd3108;
	}
	shf.r.wrap.b32 	%r2097, %r2096, %r2095, 14;
	shf.r.wrap.b32 	%r2098, %r2095, %r2096, 14;
	mov.b64 	%rd3129, {%r2098, %r2097};
	shf.r.wrap.b32 	%r2099, %r2096, %r2095, 18;
	shf.r.wrap.b32 	%r2100, %r2095, %r2096, 18;
	mov.b64 	%rd3130, {%r2100, %r2099};
	xor.b64  	%rd3131, %rd3129, %rd3130;
	shf.l.wrap.b32 	%r2101, %r2095, %r2096, 23;
	shf.l.wrap.b32 	%r2102, %r2096, %r2095, 23;
	mov.b64 	%rd3132, {%r2102, %r2101};
	xor.b64  	%rd3133, %rd3131, %rd3132;
	add.s64 	%rd3134, %rd3128, %rd3133;
	add.s64 	%rd3135, %rd3134, -7908458776815382629;
	add.s64 	%rd3136, %rd3135, %rd3044;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2103,%dummy}, %rd3119;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2104}, %rd3119;
	}
	shf.r.wrap.b32 	%r2105, %r2104, %r2103, 28;
	shf.r.wrap.b32 	%r2106, %r2103, %r2104, 28;
	mov.b64 	%rd3137, {%r2106, %r2105};
	shf.l.wrap.b32 	%r2107, %r2103, %r2104, 30;
	shf.l.wrap.b32 	%r2108, %r2104, %r2103, 30;
	mov.b64 	%rd3138, {%r2108, %r2107};
	xor.b64  	%rd3139, %rd3137, %rd3138;
	shf.l.wrap.b32 	%r2109, %r2103, %r2104, 25;
	shf.l.wrap.b32 	%r2110, %r2104, %r2103, 25;
	mov.b64 	%rd3140, {%r2110, %r2109};
	xor.b64  	%rd3141, %rd3139, %rd3140;
	and.b64  	%rd3142, %rd3119, %rd3095;
	or.b64  	%rd3143, %rd3119, %rd3095;
	and.b64  	%rd3144, %rd3143, %rd3067;
	or.b64  	%rd3145, %rd3144, %rd3142;
	add.s64 	%rd3146, %rd3145, %rd3141;
	add.s64 	%rd3147, %rd3146, %rd3135;
	add.s64 	%rd3148, %rd3121, %rd3066;
	xor.b64  	%rd3149, %rd3108, %rd3084;
	and.b64  	%rd3150, %rd3136, %rd3149;
	xor.b64  	%rd3151, %rd3150, %rd3084;
	add.s64 	%rd3152, %rd3148, %rd3151;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2111,%dummy}, %rd3136;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2112}, %rd3136;
	}
	shf.r.wrap.b32 	%r2113, %r2112, %r2111, 14;
	shf.r.wrap.b32 	%r2114, %r2111, %r2112, 14;
	mov.b64 	%rd3153, {%r2114, %r2113};
	shf.r.wrap.b32 	%r2115, %r2112, %r2111, 18;
	shf.r.wrap.b32 	%r2116, %r2111, %r2112, 18;
	mov.b64 	%rd3154, {%r2116, %r2115};
	xor.b64  	%rd3155, %rd3153, %rd3154;
	shf.l.wrap.b32 	%r2117, %r2111, %r2112, 23;
	shf.l.wrap.b32 	%r2118, %r2112, %r2111, 23;
	mov.b64 	%rd3156, {%r2118, %r2117};
	xor.b64  	%rd3157, %rd3155, %rd3156;
	add.s64 	%rd3158, %rd3152, %rd3157;
	add.s64 	%rd3159, %rd3158, -6116909921290321640;
	add.s64 	%rd3160, %rd3159, %rd3067;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2119,%dummy}, %rd3147;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2120}, %rd3147;
	}
	shf.r.wrap.b32 	%r2121, %r2120, %r2119, 28;
	shf.r.wrap.b32 	%r2122, %r2119, %r2120, 28;
	mov.b64 	%rd3161, {%r2122, %r2121};
	shf.l.wrap.b32 	%r2123, %r2119, %r2120, 30;
	shf.l.wrap.b32 	%r2124, %r2120, %r2119, 30;
	mov.b64 	%rd3162, {%r2124, %r2123};
	xor.b64  	%rd3163, %rd3161, %rd3162;
	shf.l.wrap.b32 	%r2125, %r2119, %r2120, 25;
	shf.l.wrap.b32 	%r2126, %r2120, %r2119, 25;
	mov.b64 	%rd3164, {%r2126, %r2125};
	xor.b64  	%rd3165, %rd3163, %rd3164;
	and.b64  	%rd3166, %rd3147, %rd3119;
	or.b64  	%rd3167, %rd3147, %rd3119;
	and.b64  	%rd3168, %rd3167, %rd3095;
	or.b64  	%rd3169, %rd3168, %rd3166;
	add.s64 	%rd3170, %rd3169, %rd3165;
	add.s64 	%rd3171, %rd3170, %rd3159;
	ld.local.v2.u64 	{%rd3172, %rd3173}, [%rd4+64];
	add.s64 	%rd3176, %rd3172, %rd3084;
	xor.b64  	%rd3177, %rd3136, %rd3108;
	and.b64  	%rd3178, %rd3160, %rd3177;
	xor.b64  	%rd3179, %rd3178, %rd3108;
	add.s64 	%rd3180, %rd3176, %rd3179;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2127,%dummy}, %rd3160;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2128}, %rd3160;
	}
	shf.r.wrap.b32 	%r2129, %r2128, %r2127, 14;
	shf.r.wrap.b32 	%r2130, %r2127, %r2128, 14;
	mov.b64 	%rd3181, {%r2130, %r2129};
	shf.r.wrap.b32 	%r2131, %r2128, %r2127, 18;
	shf.r.wrap.b32 	%r2132, %r2127, %r2128, 18;
	mov.b64 	%rd3182, {%r2132, %r2131};
	xor.b64  	%rd3183, %rd3181, %rd3182;
	shf.l.wrap.b32 	%r2133, %r2127, %r2128, 23;
	shf.l.wrap.b32 	%r2134, %r2128, %r2127, 23;
	mov.b64 	%rd3184, {%r2134, %r2133};
	xor.b64  	%rd3185, %rd3183, %rd3184;
	add.s64 	%rd3186, %rd3180, %rd3185;
	add.s64 	%rd3187, %rd3186, -2880145864133508542;
	add.s64 	%rd3188, %rd3187, %rd3095;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2135,%dummy}, %rd3171;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2136}, %rd3171;
	}
	shf.r.wrap.b32 	%r2137, %r2136, %r2135, 28;
	shf.r.wrap.b32 	%r2138, %r2135, %r2136, 28;
	mov.b64 	%rd3189, {%r2138, %r2137};
	shf.l.wrap.b32 	%r2139, %r2135, %r2136, 30;
	shf.l.wrap.b32 	%r2140, %r2136, %r2135, 30;
	mov.b64 	%rd3190, {%r2140, %r2139};
	xor.b64  	%rd3191, %rd3189, %rd3190;
	shf.l.wrap.b32 	%r2141, %r2135, %r2136, 25;
	shf.l.wrap.b32 	%r2142, %r2136, %r2135, 25;
	mov.b64 	%rd3192, {%r2142, %r2141};
	xor.b64  	%rd3193, %rd3191, %rd3192;
	and.b64  	%rd3194, %rd3171, %rd3147;
	or.b64  	%rd3195, %rd3171, %rd3147;
	and.b64  	%rd3196, %rd3195, %rd3119;
	or.b64  	%rd3197, %rd3196, %rd3194;
	add.s64 	%rd3198, %rd3197, %rd3193;
	add.s64 	%rd3199, %rd3198, %rd3187;
	add.s64 	%rd3200, %rd3173, %rd3108;
	xor.b64  	%rd3201, %rd3160, %rd3136;
	and.b64  	%rd3202, %rd3188, %rd3201;
	xor.b64  	%rd3203, %rd3202, %rd3136;
	add.s64 	%rd3204, %rd3200, %rd3203;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2143,%dummy}, %rd3188;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2144}, %rd3188;
	}
	shf.r.wrap.b32 	%r2145, %r2144, %r2143, 14;
	shf.r.wrap.b32 	%r2146, %r2143, %r2144, 14;
	mov.b64 	%rd3205, {%r2146, %r2145};
	shf.r.wrap.b32 	%r2147, %r2144, %r2143, 18;
	shf.r.wrap.b32 	%r2148, %r2143, %r2144, 18;
	mov.b64 	%rd3206, {%r2148, %r2147};
	xor.b64  	%rd3207, %rd3205, %rd3206;
	shf.l.wrap.b32 	%r2149, %r2143, %r2144, 23;
	shf.l.wrap.b32 	%r2150, %r2144, %r2143, 23;
	mov.b64 	%rd3208, {%r2150, %r2149};
	xor.b64  	%rd3209, %rd3207, %rd3208;
	add.s64 	%rd3210, %rd3204, %rd3209;
	add.s64 	%rd3211, %rd3210, 1334009975649890238;
	add.s64 	%rd3212, %rd3211, %rd3119;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2151,%dummy}, %rd3199;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2152}, %rd3199;
	}
	shf.r.wrap.b32 	%r2153, %r2152, %r2151, 28;
	shf.r.wrap.b32 	%r2154, %r2151, %r2152, 28;
	mov.b64 	%rd3213, {%r2154, %r2153};
	shf.l.wrap.b32 	%r2155, %r2151, %r2152, 30;
	shf.l.wrap.b32 	%r2156, %r2152, %r2151, 30;
	mov.b64 	%rd3214, {%r2156, %r2155};
	xor.b64  	%rd3215, %rd3213, %rd3214;
	shf.l.wrap.b32 	%r2157, %r2151, %r2152, 25;
	shf.l.wrap.b32 	%r2158, %r2152, %r2151, 25;
	mov.b64 	%rd3216, {%r2158, %r2157};
	xor.b64  	%rd3217, %rd3215, %rd3216;
	and.b64  	%rd3218, %rd3199, %rd3171;
	or.b64  	%rd3219, %rd3199, %rd3171;
	and.b64  	%rd3220, %rd3219, %rd3147;
	or.b64  	%rd3221, %rd3220, %rd3218;
	add.s64 	%rd3222, %rd3221, %rd3217;
	add.s64 	%rd3223, %rd3222, %rd3211;
	ld.local.v2.u64 	{%rd3224, %rd3225}, [%rd4+80];
	add.s64 	%rd3228, %rd3224, %rd3136;
	xor.b64  	%rd3229, %rd3188, %rd3160;
	and.b64  	%rd3230, %rd3212, %rd3229;
	xor.b64  	%rd3231, %rd3230, %rd3160;
	add.s64 	%rd3232, %rd3228, %rd3231;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2159,%dummy}, %rd3212;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2160}, %rd3212;
	}
	shf.r.wrap.b32 	%r2161, %r2160, %r2159, 14;
	shf.r.wrap.b32 	%r2162, %r2159, %r2160, 14;
	mov.b64 	%rd3233, {%r2162, %r2161};
	shf.r.wrap.b32 	%r2163, %r2160, %r2159, 18;
	shf.r.wrap.b32 	%r2164, %r2159, %r2160, 18;
	mov.b64 	%rd3234, {%r2164, %r2163};
	xor.b64  	%rd3235, %rd3233, %rd3234;
	shf.l.wrap.b32 	%r2165, %r2159, %r2160, 23;
	shf.l.wrap.b32 	%r2166, %r2160, %r2159, 23;
	mov.b64 	%rd3236, {%r2166, %r2165};
	xor.b64  	%rd3237, %rd3235, %rd3236;
	add.s64 	%rd3238, %rd3232, %rd3237;
	add.s64 	%rd3239, %rd3238, 2608012711638119052;
	add.s64 	%rd3240, %rd3239, %rd3147;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2167,%dummy}, %rd3223;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2168}, %rd3223;
	}
	shf.r.wrap.b32 	%r2169, %r2168, %r2167, 28;
	shf.r.wrap.b32 	%r2170, %r2167, %r2168, 28;
	mov.b64 	%rd3241, {%r2170, %r2169};
	shf.l.wrap.b32 	%r2171, %r2167, %r2168, 30;
	shf.l.wrap.b32 	%r2172, %r2168, %r2167, 30;
	mov.b64 	%rd3242, {%r2172, %r2171};
	xor.b64  	%rd3243, %rd3241, %rd3242;
	shf.l.wrap.b32 	%r2173, %r2167, %r2168, 25;
	shf.l.wrap.b32 	%r2174, %r2168, %r2167, 25;
	mov.b64 	%rd3244, {%r2174, %r2173};
	xor.b64  	%rd3245, %rd3243, %rd3244;
	and.b64  	%rd3246, %rd3223, %rd3199;
	or.b64  	%rd3247, %rd3223, %rd3199;
	and.b64  	%rd3248, %rd3247, %rd3171;
	or.b64  	%rd3249, %rd3248, %rd3246;
	add.s64 	%rd3250, %rd3249, %rd3245;
	add.s64 	%rd3251, %rd3250, %rd3239;
	add.s64 	%rd3252, %rd3225, %rd3160;
	xor.b64  	%rd3253, %rd3212, %rd3188;
	and.b64  	%rd3254, %rd3240, %rd3253;
	xor.b64  	%rd3255, %rd3254, %rd3188;
	add.s64 	%rd3256, %rd3252, %rd3255;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2175,%dummy}, %rd3240;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2176}, %rd3240;
	}
	shf.r.wrap.b32 	%r2177, %r2176, %r2175, 14;
	shf.r.wrap.b32 	%r2178, %r2175, %r2176, 14;
	mov.b64 	%rd3257, {%r2178, %r2177};
	shf.r.wrap.b32 	%r2179, %r2176, %r2175, 18;
	shf.r.wrap.b32 	%r2180, %r2175, %r2176, 18;
	mov.b64 	%rd3258, {%r2180, %r2179};
	xor.b64  	%rd3259, %rd3257, %rd3258;
	shf.l.wrap.b32 	%r2181, %r2175, %r2176, 23;
	shf.l.wrap.b32 	%r2182, %r2176, %r2175, 23;
	mov.b64 	%rd3260, {%r2182, %r2181};
	xor.b64  	%rd3261, %rd3259, %rd3260;
	add.s64 	%rd3262, %rd3256, %rd3261;
	add.s64 	%rd3263, %rd3262, 6128411473006802146;
	add.s64 	%rd3264, %rd3263, %rd3171;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2183,%dummy}, %rd3251;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2184}, %rd3251;
	}
	shf.r.wrap.b32 	%r2185, %r2184, %r2183, 28;
	shf.r.wrap.b32 	%r2186, %r2183, %r2184, 28;
	mov.b64 	%rd3265, {%r2186, %r2185};
	shf.l.wrap.b32 	%r2187, %r2183, %r2184, 30;
	shf.l.wrap.b32 	%r2188, %r2184, %r2183, 30;
	mov.b64 	%rd3266, {%r2188, %r2187};
	xor.b64  	%rd3267, %rd3265, %rd3266;
	shf.l.wrap.b32 	%r2189, %r2183, %r2184, 25;
	shf.l.wrap.b32 	%r2190, %r2184, %r2183, 25;
	mov.b64 	%rd3268, {%r2190, %r2189};
	xor.b64  	%rd3269, %rd3267, %rd3268;
	and.b64  	%rd3270, %rd3251, %rd3223;
	or.b64  	%rd3271, %rd3251, %rd3223;
	and.b64  	%rd3272, %rd3271, %rd3199;
	or.b64  	%rd3273, %rd3272, %rd3270;
	add.s64 	%rd3274, %rd3273, %rd3269;
	add.s64 	%rd3275, %rd3274, %rd3263;
	ld.local.v2.u64 	{%rd3276, %rd3277}, [%rd4+96];
	add.s64 	%rd3280, %rd3276, %rd3188;
	xor.b64  	%rd3281, %rd3240, %rd3212;
	and.b64  	%rd3282, %rd3264, %rd3281;
	xor.b64  	%rd3283, %rd3282, %rd3212;
	add.s64 	%rd3284, %rd3280, %rd3283;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2191,%dummy}, %rd3264;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2192}, %rd3264;
	}
	shf.r.wrap.b32 	%r2193, %r2192, %r2191, 14;
	shf.r.wrap.b32 	%r2194, %r2191, %r2192, 14;
	mov.b64 	%rd3285, {%r2194, %r2193};
	shf.r.wrap.b32 	%r2195, %r2192, %r2191, 18;
	shf.r.wrap.b32 	%r2196, %r2191, %r2192, 18;
	mov.b64 	%rd3286, {%r2196, %r2195};
	xor.b64  	%rd3287, %rd3285, %rd3286;
	shf.l.wrap.b32 	%r2197, %r2191, %r2192, 23;
	shf.l.wrap.b32 	%r2198, %r2192, %r2191, 23;
	mov.b64 	%rd3288, {%r2198, %r2197};
	xor.b64  	%rd3289, %rd3287, %rd3288;
	add.s64 	%rd3290, %rd3284, %rd3289;
	add.s64 	%rd3291, %rd3290, 8268148722764581231;
	add.s64 	%rd3292, %rd3291, %rd3199;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2199,%dummy}, %rd3275;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2200}, %rd3275;
	}
	shf.r.wrap.b32 	%r2201, %r2200, %r2199, 28;
	shf.r.wrap.b32 	%r2202, %r2199, %r2200, 28;
	mov.b64 	%rd3293, {%r2202, %r2201};
	shf.l.wrap.b32 	%r2203, %r2199, %r2200, 30;
	shf.l.wrap.b32 	%r2204, %r2200, %r2199, 30;
	mov.b64 	%rd3294, {%r2204, %r2203};
	xor.b64  	%rd3295, %rd3293, %rd3294;
	shf.l.wrap.b32 	%r2205, %r2199, %r2200, 25;
	shf.l.wrap.b32 	%r2206, %r2200, %r2199, 25;
	mov.b64 	%rd3296, {%r2206, %r2205};
	xor.b64  	%rd3297, %rd3295, %rd3296;
	and.b64  	%rd3298, %rd3275, %rd3251;
	or.b64  	%rd3299, %rd3275, %rd3251;
	and.b64  	%rd3300, %rd3299, %rd3223;
	or.b64  	%rd3301, %rd3300, %rd3298;
	add.s64 	%rd3302, %rd3301, %rd3297;
	add.s64 	%rd3303, %rd3302, %rd3291;
	add.s64 	%rd3304, %rd3277, %rd3212;
	xor.b64  	%rd3305, %rd3264, %rd3240;
	and.b64  	%rd3306, %rd3292, %rd3305;
	xor.b64  	%rd3307, %rd3306, %rd3240;
	add.s64 	%rd3308, %rd3304, %rd3307;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2207,%dummy}, %rd3292;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2208}, %rd3292;
	}
	shf.r.wrap.b32 	%r2209, %r2208, %r2207, 14;
	shf.r.wrap.b32 	%r2210, %r2207, %r2208, 14;
	mov.b64 	%rd3309, {%r2210, %r2209};
	shf.r.wrap.b32 	%r2211, %r2208, %r2207, 18;
	shf.r.wrap.b32 	%r2212, %r2207, %r2208, 18;
	mov.b64 	%rd3310, {%r2212, %r2211};
	xor.b64  	%rd3311, %rd3309, %rd3310;
	shf.l.wrap.b32 	%r2213, %r2207, %r2208, 23;
	shf.l.wrap.b32 	%r2214, %r2208, %r2207, 23;
	mov.b64 	%rd3312, {%r2214, %r2213};
	xor.b64  	%rd3313, %rd3311, %rd3312;
	add.s64 	%rd3314, %rd3308, %rd3313;
	add.s64 	%rd3315, %rd3314, -9160688886553864527;
	add.s64 	%rd3316, %rd3315, %rd3223;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2215,%dummy}, %rd3303;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2216}, %rd3303;
	}
	shf.r.wrap.b32 	%r2217, %r2216, %r2215, 28;
	shf.r.wrap.b32 	%r2218, %r2215, %r2216, 28;
	mov.b64 	%rd3317, {%r2218, %r2217};
	shf.l.wrap.b32 	%r2219, %r2215, %r2216, 30;
	shf.l.wrap.b32 	%r2220, %r2216, %r2215, 30;
	mov.b64 	%rd3318, {%r2220, %r2219};
	xor.b64  	%rd3319, %rd3317, %rd3318;
	shf.l.wrap.b32 	%r2221, %r2215, %r2216, 25;
	shf.l.wrap.b32 	%r2222, %r2216, %r2215, 25;
	mov.b64 	%rd3320, {%r2222, %r2221};
	xor.b64  	%rd3321, %rd3319, %rd3320;
	and.b64  	%rd3322, %rd3303, %rd3275;
	or.b64  	%rd3323, %rd3303, %rd3275;
	and.b64  	%rd3324, %rd3323, %rd3251;
	or.b64  	%rd3325, %rd3324, %rd3322;
	add.s64 	%rd3326, %rd3325, %rd3321;
	add.s64 	%rd3327, %rd3326, %rd3315;
	ld.local.v2.u64 	{%rd3328, %rd3329}, [%rd4+112];
	add.s64 	%rd3332, %rd3328, %rd3240;
	xor.b64  	%rd3333, %rd3292, %rd3264;
	and.b64  	%rd3334, %rd3316, %rd3333;
	xor.b64  	%rd3335, %rd3334, %rd3264;
	add.s64 	%rd3336, %rd3332, %rd3335;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2223,%dummy}, %rd3316;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2224}, %rd3316;
	}
	shf.r.wrap.b32 	%r2225, %r2224, %r2223, 14;
	shf.r.wrap.b32 	%r2226, %r2223, %r2224, 14;
	mov.b64 	%rd3337, {%r2226, %r2225};
	shf.r.wrap.b32 	%r2227, %r2224, %r2223, 18;
	shf.r.wrap.b32 	%r2228, %r2223, %r2224, 18;
	mov.b64 	%rd3338, {%r2228, %r2227};
	xor.b64  	%rd3339, %rd3337, %rd3338;
	shf.l.wrap.b32 	%r2229, %r2223, %r2224, 23;
	shf.l.wrap.b32 	%r2230, %r2224, %r2223, 23;
	mov.b64 	%rd3340, {%r2230, %r2229};
	xor.b64  	%rd3341, %rd3339, %rd3340;
	add.s64 	%rd3342, %rd3336, %rd3341;
	add.s64 	%rd3343, %rd3342, -7215885187991268811;
	add.s64 	%rd3344, %rd3343, %rd3251;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2231,%dummy}, %rd3327;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2232}, %rd3327;
	}
	shf.r.wrap.b32 	%r2233, %r2232, %r2231, 28;
	shf.r.wrap.b32 	%r2234, %r2231, %r2232, 28;
	mov.b64 	%rd3345, {%r2234, %r2233};
	shf.l.wrap.b32 	%r2235, %r2231, %r2232, 30;
	shf.l.wrap.b32 	%r2236, %r2232, %r2231, 30;
	mov.b64 	%rd3346, {%r2236, %r2235};
	xor.b64  	%rd3347, %rd3345, %rd3346;
	shf.l.wrap.b32 	%r2237, %r2231, %r2232, 25;
	shf.l.wrap.b32 	%r2238, %r2232, %r2231, 25;
	mov.b64 	%rd3348, {%r2238, %r2237};
	xor.b64  	%rd3349, %rd3347, %rd3348;
	and.b64  	%rd3350, %rd3327, %rd3303;
	or.b64  	%rd3351, %rd3327, %rd3303;
	and.b64  	%rd3352, %rd3351, %rd3275;
	or.b64  	%rd3353, %rd3352, %rd3350;
	add.s64 	%rd3354, %rd3353, %rd3349;
	add.s64 	%rd3355, %rd3354, %rd3343;
	add.s64 	%rd3356, %rd3329, %rd3264;
	xor.b64  	%rd3357, %rd3316, %rd3292;
	and.b64  	%rd3358, %rd3344, %rd3357;
	xor.b64  	%rd3359, %rd3358, %rd3292;
	add.s64 	%rd3360, %rd3356, %rd3359;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2239,%dummy}, %rd3344;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2240}, %rd3344;
	}
	shf.r.wrap.b32 	%r2241, %r2240, %r2239, 14;
	shf.r.wrap.b32 	%r2242, %r2239, %r2240, 14;
	mov.b64 	%rd3361, {%r2242, %r2241};
	shf.r.wrap.b32 	%r2243, %r2240, %r2239, 18;
	shf.r.wrap.b32 	%r2244, %r2239, %r2240, 18;
	mov.b64 	%rd3362, {%r2244, %r2243};
	xor.b64  	%rd3363, %rd3361, %rd3362;
	shf.l.wrap.b32 	%r2245, %r2239, %r2240, 23;
	shf.l.wrap.b32 	%r2246, %r2240, %r2239, 23;
	mov.b64 	%rd3364, {%r2246, %r2245};
	xor.b64  	%rd3365, %rd3363, %rd3364;
	add.s64 	%rd3366, %rd3360, %rd3365;
	add.s64 	%rd3367, %rd3366, -4495734319001033068;
	add.s64 	%rd3368, %rd3367, %rd3275;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2247,%dummy}, %rd3355;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2248}, %rd3355;
	}
	shf.r.wrap.b32 	%r2249, %r2248, %r2247, 28;
	shf.r.wrap.b32 	%r2250, %r2247, %r2248, 28;
	mov.b64 	%rd3369, {%r2250, %r2249};
	shf.l.wrap.b32 	%r2251, %r2247, %r2248, 30;
	shf.l.wrap.b32 	%r2252, %r2248, %r2247, 30;
	mov.b64 	%rd3370, {%r2252, %r2251};
	xor.b64  	%rd3371, %rd3369, %rd3370;
	shf.l.wrap.b32 	%r2253, %r2247, %r2248, 25;
	shf.l.wrap.b32 	%r2254, %r2248, %r2247, 25;
	mov.b64 	%rd3372, {%r2254, %r2253};
	xor.b64  	%rd3373, %rd3371, %rd3372;
	and.b64  	%rd3374, %rd3355, %rd3327;
	or.b64  	%rd3375, %rd3355, %rd3327;
	and.b64  	%rd3376, %rd3375, %rd3303;
	or.b64  	%rd3377, %rd3376, %rd3374;
	add.s64 	%rd3378, %rd3377, %rd3373;
	add.s64 	%rd3379, %rd3378, %rd3367;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2255,%dummy}, %rd3328;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2256}, %rd3328;
	}
	shf.r.wrap.b32 	%r2257, %r2256, %r2255, 19;
	shf.r.wrap.b32 	%r2258, %r2255, %r2256, 19;
	mov.b64 	%rd3380, {%r2258, %r2257};
	shf.l.wrap.b32 	%r2259, %r2255, %r2256, 3;
	shf.l.wrap.b32 	%r2260, %r2256, %r2255, 3;
	mov.b64 	%rd3381, {%r2260, %r2259};
	xor.b64  	%rd3382, %rd3380, %rd3381;
	shr.u64 	%rd3383, %rd3328, 6;
	xor.b64  	%rd3384, %rd3382, %rd3383;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2261,%dummy}, %rd2992;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2262}, %rd2992;
	}
	shf.r.wrap.b32 	%r2263, %r2262, %r2261, 1;
	shf.r.wrap.b32 	%r2264, %r2261, %r2262, 1;
	mov.b64 	%rd3385, {%r2264, %r2263};
	shf.r.wrap.b32 	%r2265, %r2262, %r2261, 8;
	shf.r.wrap.b32 	%r2266, %r2261, %r2262, 8;
	mov.b64 	%rd3386, {%r2266, %r2265};
	xor.b64  	%rd3387, %rd3385, %rd3386;
	shr.u64 	%rd3388, %rd2992, 7;
	xor.b64  	%rd3389, %rd3387, %rd3388;
	add.s64 	%rd3390, %rd3384, %rd2991;
	add.s64 	%rd3391, %rd3390, %rd3173;
	add.s64 	%rd3392, %rd3391, %rd3389;
	add.s64 	%rd3393, %rd3392, %rd3292;
	xor.b64  	%rd3394, %rd3344, %rd3316;
	and.b64  	%rd3395, %rd3368, %rd3394;
	xor.b64  	%rd3396, %rd3395, %rd3316;
	add.s64 	%rd3397, %rd3393, %rd3396;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2267,%dummy}, %rd3368;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2268}, %rd3368;
	}
	shf.r.wrap.b32 	%r2269, %r2268, %r2267, 14;
	shf.r.wrap.b32 	%r2270, %r2267, %r2268, 14;
	mov.b64 	%rd3398, {%r2270, %r2269};
	shf.r.wrap.b32 	%r2271, %r2268, %r2267, 18;
	shf.r.wrap.b32 	%r2272, %r2267, %r2268, 18;
	mov.b64 	%rd3399, {%r2272, %r2271};
	xor.b64  	%rd3400, %rd3398, %rd3399;
	shf.l.wrap.b32 	%r2273, %r2267, %r2268, 23;
	shf.l.wrap.b32 	%r2274, %r2268, %r2267, 23;
	mov.b64 	%rd3401, {%r2274, %r2273};
	xor.b64  	%rd3402, %rd3400, %rd3401;
	add.s64 	%rd3403, %rd3397, %rd3402;
	add.s64 	%rd3404, %rd3403, -1973867731355612462;
	add.s64 	%rd3405, %rd3404, %rd3303;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2275,%dummy}, %rd3379;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2276}, %rd3379;
	}
	shf.r.wrap.b32 	%r2277, %r2276, %r2275, 28;
	shf.r.wrap.b32 	%r2278, %r2275, %r2276, 28;
	mov.b64 	%rd3406, {%r2278, %r2277};
	shf.l.wrap.b32 	%r2279, %r2275, %r2276, 30;
	shf.l.wrap.b32 	%r2280, %r2276, %r2275, 30;
	mov.b64 	%rd3407, {%r2280, %r2279};
	xor.b64  	%rd3408, %rd3406, %rd3407;
	shf.l.wrap.b32 	%r2281, %r2275, %r2276, 25;
	shf.l.wrap.b32 	%r2282, %r2276, %r2275, 25;
	mov.b64 	%rd3409, {%r2282, %r2281};
	xor.b64  	%rd3410, %rd3408, %rd3409;
	and.b64  	%rd3411, %rd3379, %rd3355;
	or.b64  	%rd3412, %rd3379, %rd3355;
	and.b64  	%rd3413, %rd3412, %rd3327;
	or.b64  	%rd3414, %rd3413, %rd3411;
	add.s64 	%rd3415, %rd3414, %rd3410;
	add.s64 	%rd3416, %rd3415, %rd3404;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2283,%dummy}, %rd3329;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2284}, %rd3329;
	}
	shf.r.wrap.b32 	%r2285, %r2284, %r2283, 19;
	shf.r.wrap.b32 	%r2286, %r2283, %r2284, 19;
	mov.b64 	%rd3417, {%r2286, %r2285};
	shf.l.wrap.b32 	%r2287, %r2283, %r2284, 3;
	shf.l.wrap.b32 	%r2288, %r2284, %r2283, 3;
	mov.b64 	%rd3418, {%r2288, %r2287};
	xor.b64  	%rd3419, %rd3417, %rd3418;
	shr.u64 	%rd3420, %rd3329, 6;
	xor.b64  	%rd3421, %rd3419, %rd3420;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2289,%dummy}, %rd3018;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2290}, %rd3018;
	}
	shf.r.wrap.b32 	%r2291, %r2290, %r2289, 1;
	shf.r.wrap.b32 	%r2292, %r2289, %r2290, 1;
	mov.b64 	%rd3422, {%r2292, %r2291};
	shf.r.wrap.b32 	%r2293, %r2290, %r2289, 8;
	shf.r.wrap.b32 	%r2294, %r2289, %r2290, 8;
	mov.b64 	%rd3423, {%r2294, %r2293};
	xor.b64  	%rd3424, %rd3422, %rd3423;
	shr.u64 	%rd3425, %rd3018, 7;
	xor.b64  	%rd3426, %rd3424, %rd3425;
	add.s64 	%rd3427, %rd3421, %rd2992;
	add.s64 	%rd3428, %rd3427, %rd3224;
	add.s64 	%rd3429, %rd3428, %rd3426;
	add.s64 	%rd3430, %rd3429, %rd3316;
	xor.b64  	%rd3431, %rd3368, %rd3344;
	and.b64  	%rd3432, %rd3405, %rd3431;
	xor.b64  	%rd3433, %rd3432, %rd3344;
	add.s64 	%rd3434, %rd3430, %rd3433;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2295,%dummy}, %rd3405;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2296}, %rd3405;
	}
	shf.r.wrap.b32 	%r2297, %r2296, %r2295, 14;
	shf.r.wrap.b32 	%r2298, %r2295, %r2296, 14;
	mov.b64 	%rd3435, {%r2298, %r2297};
	shf.r.wrap.b32 	%r2299, %r2296, %r2295, 18;
	shf.r.wrap.b32 	%r2300, %r2295, %r2296, 18;
	mov.b64 	%rd3436, {%r2300, %r2299};
	xor.b64  	%rd3437, %rd3435, %rd3436;
	shf.l.wrap.b32 	%r2301, %r2295, %r2296, 23;
	shf.l.wrap.b32 	%r2302, %r2296, %r2295, 23;
	mov.b64 	%rd3438, {%r2302, %r2301};
	xor.b64  	%rd3439, %rd3437, %rd3438;
	add.s64 	%rd3440, %rd3434, %rd3439;
	add.s64 	%rd3441, %rd3440, -1171420211273849373;
	add.s64 	%rd3442, %rd3441, %rd3327;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2303,%dummy}, %rd3416;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2304}, %rd3416;
	}
	shf.r.wrap.b32 	%r2305, %r2304, %r2303, 28;
	shf.r.wrap.b32 	%r2306, %r2303, %r2304, 28;
	mov.b64 	%rd3443, {%r2306, %r2305};
	shf.l.wrap.b32 	%r2307, %r2303, %r2304, 30;
	shf.l.wrap.b32 	%r2308, %r2304, %r2303, 30;
	mov.b64 	%rd3444, {%r2308, %r2307};
	xor.b64  	%rd3445, %rd3443, %rd3444;
	shf.l.wrap.b32 	%r2309, %r2303, %r2304, 25;
	shf.l.wrap.b32 	%r2310, %r2304, %r2303, 25;
	mov.b64 	%rd3446, {%r2310, %r2309};
	xor.b64  	%rd3447, %rd3445, %rd3446;
	and.b64  	%rd3448, %rd3416, %rd3379;
	or.b64  	%rd3449, %rd3416, %rd3379;
	and.b64  	%rd3450, %rd3449, %rd3355;
	or.b64  	%rd3451, %rd3450, %rd3448;
	add.s64 	%rd3452, %rd3451, %rd3447;
	add.s64 	%rd3453, %rd3452, %rd3441;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2311,%dummy}, %rd3392;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2312}, %rd3392;
	}
	shf.r.wrap.b32 	%r2313, %r2312, %r2311, 19;
	shf.r.wrap.b32 	%r2314, %r2311, %r2312, 19;
	mov.b64 	%rd3454, {%r2314, %r2313};
	shf.l.wrap.b32 	%r2315, %r2311, %r2312, 3;
	shf.l.wrap.b32 	%r2316, %r2312, %r2311, 3;
	mov.b64 	%rd3455, {%r2316, %r2315};
	xor.b64  	%rd3456, %rd3454, %rd3455;
	shr.u64 	%rd3457, %rd3392, 6;
	xor.b64  	%rd3458, %rd3456, %rd3457;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2317,%dummy}, %rd3019;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2318}, %rd3019;
	}
	shf.r.wrap.b32 	%r2319, %r2318, %r2317, 1;
	shf.r.wrap.b32 	%r2320, %r2317, %r2318, 1;
	mov.b64 	%rd3459, {%r2320, %r2319};
	shf.r.wrap.b32 	%r2321, %r2318, %r2317, 8;
	shf.r.wrap.b32 	%r2322, %r2317, %r2318, 8;
	mov.b64 	%rd3460, {%r2322, %r2321};
	xor.b64  	%rd3461, %rd3459, %rd3460;
	shr.u64 	%rd3462, %rd3019, 7;
	xor.b64  	%rd3463, %rd3461, %rd3462;
	add.s64 	%rd3464, %rd3458, %rd3018;
	add.s64 	%rd3465, %rd3464, %rd3225;
	add.s64 	%rd3466, %rd3465, %rd3463;
	add.s64 	%rd3467, %rd3466, %rd3344;
	xor.b64  	%rd3468, %rd3405, %rd3368;
	and.b64  	%rd3469, %rd3442, %rd3468;
	xor.b64  	%rd3470, %rd3469, %rd3368;
	add.s64 	%rd3471, %rd3467, %rd3470;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2323,%dummy}, %rd3442;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2324}, %rd3442;
	}
	shf.r.wrap.b32 	%r2325, %r2324, %r2323, 14;
	shf.r.wrap.b32 	%r2326, %r2323, %r2324, 14;
	mov.b64 	%rd3472, {%r2326, %r2325};
	shf.r.wrap.b32 	%r2327, %r2324, %r2323, 18;
	shf.r.wrap.b32 	%r2328, %r2323, %r2324, 18;
	mov.b64 	%rd3473, {%r2328, %r2327};
	xor.b64  	%rd3474, %rd3472, %rd3473;
	shf.l.wrap.b32 	%r2329, %r2323, %r2324, 23;
	shf.l.wrap.b32 	%r2330, %r2324, %r2323, 23;
	mov.b64 	%rd3475, {%r2330, %r2329};
	xor.b64  	%rd3476, %rd3474, %rd3475;
	add.s64 	%rd3477, %rd3471, %rd3476;
	add.s64 	%rd3478, %rd3477, 1135362057144423861;
	add.s64 	%rd3479, %rd3478, %rd3355;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2331,%dummy}, %rd3453;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2332}, %rd3453;
	}
	shf.r.wrap.b32 	%r2333, %r2332, %r2331, 28;
	shf.r.wrap.b32 	%r2334, %r2331, %r2332, 28;
	mov.b64 	%rd3480, {%r2334, %r2333};
	shf.l.wrap.b32 	%r2335, %r2331, %r2332, 30;
	shf.l.wrap.b32 	%r2336, %r2332, %r2331, 30;
	mov.b64 	%rd3481, {%r2336, %r2335};
	xor.b64  	%rd3482, %rd3480, %rd3481;
	shf.l.wrap.b32 	%r2337, %r2331, %r2332, 25;
	shf.l.wrap.b32 	%r2338, %r2332, %r2331, 25;
	mov.b64 	%rd3483, {%r2338, %r2337};
	xor.b64  	%rd3484, %rd3482, %rd3483;
	and.b64  	%rd3485, %rd3453, %rd3416;
	or.b64  	%rd3486, %rd3453, %rd3416;
	and.b64  	%rd3487, %rd3486, %rd3379;
	or.b64  	%rd3488, %rd3487, %rd3485;
	add.s64 	%rd3489, %rd3488, %rd3484;
	add.s64 	%rd3490, %rd3489, %rd3478;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2339,%dummy}, %rd3429;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2340}, %rd3429;
	}
	shf.r.wrap.b32 	%r2341, %r2340, %r2339, 19;
	shf.r.wrap.b32 	%r2342, %r2339, %r2340, 19;
	mov.b64 	%rd3491, {%r2342, %r2341};
	shf.l.wrap.b32 	%r2343, %r2339, %r2340, 3;
	shf.l.wrap.b32 	%r2344, %r2340, %r2339, 3;
	mov.b64 	%rd3492, {%r2344, %r2343};
	xor.b64  	%rd3493, %rd3491, %rd3492;
	shr.u64 	%rd3494, %rd3429, 6;
	xor.b64  	%rd3495, %rd3493, %rd3494;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2345,%dummy}, %rd3068;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2346}, %rd3068;
	}
	shf.r.wrap.b32 	%r2347, %r2346, %r2345, 1;
	shf.r.wrap.b32 	%r2348, %r2345, %r2346, 1;
	mov.b64 	%rd3496, {%r2348, %r2347};
	shf.r.wrap.b32 	%r2349, %r2346, %r2345, 8;
	shf.r.wrap.b32 	%r2350, %r2345, %r2346, 8;
	mov.b64 	%rd3497, {%r2350, %r2349};
	xor.b64  	%rd3498, %rd3496, %rd3497;
	shr.u64 	%rd3499, %rd3068, 7;
	xor.b64  	%rd3500, %rd3498, %rd3499;
	add.s64 	%rd3501, %rd3495, %rd3019;
	add.s64 	%rd3502, %rd3501, %rd3276;
	add.s64 	%rd3503, %rd3502, %rd3500;
	add.s64 	%rd3504, %rd3503, %rd3368;
	xor.b64  	%rd3505, %rd3442, %rd3405;
	and.b64  	%rd3506, %rd3479, %rd3505;
	xor.b64  	%rd3507, %rd3506, %rd3405;
	add.s64 	%rd3508, %rd3504, %rd3507;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2351,%dummy}, %rd3479;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2352}, %rd3479;
	}
	shf.r.wrap.b32 	%r2353, %r2352, %r2351, 14;
	shf.r.wrap.b32 	%r2354, %r2351, %r2352, 14;
	mov.b64 	%rd3509, {%r2354, %r2353};
	shf.r.wrap.b32 	%r2355, %r2352, %r2351, 18;
	shf.r.wrap.b32 	%r2356, %r2351, %r2352, 18;
	mov.b64 	%rd3510, {%r2356, %r2355};
	xor.b64  	%rd3511, %rd3509, %rd3510;
	shf.l.wrap.b32 	%r2357, %r2351, %r2352, 23;
	shf.l.wrap.b32 	%r2358, %r2352, %r2351, 23;
	mov.b64 	%rd3512, {%r2358, %r2357};
	xor.b64  	%rd3513, %rd3511, %rd3512;
	add.s64 	%rd3514, %rd3508, %rd3513;
	add.s64 	%rd3515, %rd3514, 2597628984639134821;
	add.s64 	%rd3516, %rd3515, %rd3379;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2359,%dummy}, %rd3490;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2360}, %rd3490;
	}
	shf.r.wrap.b32 	%r2361, %r2360, %r2359, 28;
	shf.r.wrap.b32 	%r2362, %r2359, %r2360, 28;
	mov.b64 	%rd3517, {%r2362, %r2361};
	shf.l.wrap.b32 	%r2363, %r2359, %r2360, 30;
	shf.l.wrap.b32 	%r2364, %r2360, %r2359, 30;
	mov.b64 	%rd3518, {%r2364, %r2363};
	xor.b64  	%rd3519, %rd3517, %rd3518;
	shf.l.wrap.b32 	%r2365, %r2359, %r2360, 25;
	shf.l.wrap.b32 	%r2366, %r2360, %r2359, 25;
	mov.b64 	%rd3520, {%r2366, %r2365};
	xor.b64  	%rd3521, %rd3519, %rd3520;
	and.b64  	%rd3522, %rd3490, %rd3453;
	or.b64  	%rd3523, %rd3490, %rd3453;
	and.b64  	%rd3524, %rd3523, %rd3416;
	or.b64  	%rd3525, %rd3524, %rd3522;
	add.s64 	%rd3526, %rd3525, %rd3521;
	add.s64 	%rd3527, %rd3526, %rd3515;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2367,%dummy}, %rd3466;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2368}, %rd3466;
	}
	shf.r.wrap.b32 	%r2369, %r2368, %r2367, 19;
	shf.r.wrap.b32 	%r2370, %r2367, %r2368, 19;
	mov.b64 	%rd3528, {%r2370, %r2369};
	shf.l.wrap.b32 	%r2371, %r2367, %r2368, 3;
	shf.l.wrap.b32 	%r2372, %r2368, %r2367, 3;
	mov.b64 	%rd3529, {%r2372, %r2371};
	xor.b64  	%rd3530, %rd3528, %rd3529;
	shr.u64 	%rd3531, %rd3466, 6;
	xor.b64  	%rd3532, %rd3530, %rd3531;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2373,%dummy}, %rd3069;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2374}, %rd3069;
	}
	shf.r.wrap.b32 	%r2375, %r2374, %r2373, 1;
	shf.r.wrap.b32 	%r2376, %r2373, %r2374, 1;
	mov.b64 	%rd3533, {%r2376, %r2375};
	shf.r.wrap.b32 	%r2377, %r2374, %r2373, 8;
	shf.r.wrap.b32 	%r2378, %r2373, %r2374, 8;
	mov.b64 	%rd3534, {%r2378, %r2377};
	xor.b64  	%rd3535, %rd3533, %rd3534;
	shr.u64 	%rd3536, %rd3069, 7;
	xor.b64  	%rd3537, %rd3535, %rd3536;
	add.s64 	%rd3538, %rd3532, %rd3068;
	add.s64 	%rd3539, %rd3538, %rd3277;
	add.s64 	%rd3540, %rd3539, %rd3537;
	add.s64 	%rd3541, %rd3540, %rd3405;
	xor.b64  	%rd3542, %rd3479, %rd3442;
	and.b64  	%rd3543, %rd3516, %rd3542;
	xor.b64  	%rd3544, %rd3543, %rd3442;
	add.s64 	%rd3545, %rd3541, %rd3544;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2379,%dummy}, %rd3516;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2380}, %rd3516;
	}
	shf.r.wrap.b32 	%r2381, %r2380, %r2379, 14;
	shf.r.wrap.b32 	%r2382, %r2379, %r2380, 14;
	mov.b64 	%rd3546, {%r2382, %r2381};
	shf.r.wrap.b32 	%r2383, %r2380, %r2379, 18;
	shf.r.wrap.b32 	%r2384, %r2379, %r2380, 18;
	mov.b64 	%rd3547, {%r2384, %r2383};
	xor.b64  	%rd3548, %rd3546, %rd3547;
	shf.l.wrap.b32 	%r2385, %r2379, %r2380, 23;
	shf.l.wrap.b32 	%r2386, %r2380, %r2379, 23;
	mov.b64 	%rd3549, {%r2386, %r2385};
	xor.b64  	%rd3550, %rd3548, %rd3549;
	add.s64 	%rd3551, %rd3545, %rd3550;
	add.s64 	%rd3552, %rd3551, 3308224258029322869;
	add.s64 	%rd3553, %rd3552, %rd3416;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2387,%dummy}, %rd3527;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2388}, %rd3527;
	}
	shf.r.wrap.b32 	%r2389, %r2388, %r2387, 28;
	shf.r.wrap.b32 	%r2390, %r2387, %r2388, 28;
	mov.b64 	%rd3554, {%r2390, %r2389};
	shf.l.wrap.b32 	%r2391, %r2387, %r2388, 30;
	shf.l.wrap.b32 	%r2392, %r2388, %r2387, 30;
	mov.b64 	%rd3555, {%r2392, %r2391};
	xor.b64  	%rd3556, %rd3554, %rd3555;
	shf.l.wrap.b32 	%r2393, %r2387, %r2388, 25;
	shf.l.wrap.b32 	%r2394, %r2388, %r2387, 25;
	mov.b64 	%rd3557, {%r2394, %r2393};
	xor.b64  	%rd3558, %rd3556, %rd3557;
	and.b64  	%rd3559, %rd3527, %rd3490;
	or.b64  	%rd3560, %rd3527, %rd3490;
	and.b64  	%rd3561, %rd3560, %rd3453;
	or.b64  	%rd3562, %rd3561, %rd3559;
	add.s64 	%rd3563, %rd3562, %rd3558;
	add.s64 	%rd3564, %rd3563, %rd3552;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2395,%dummy}, %rd3503;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2396}, %rd3503;
	}
	shf.r.wrap.b32 	%r2397, %r2396, %r2395, 19;
	shf.r.wrap.b32 	%r2398, %r2395, %r2396, 19;
	mov.b64 	%rd3565, {%r2398, %r2397};
	shf.l.wrap.b32 	%r2399, %r2395, %r2396, 3;
	shf.l.wrap.b32 	%r2400, %r2396, %r2395, 3;
	mov.b64 	%rd3566, {%r2400, %r2399};
	xor.b64  	%rd3567, %rd3565, %rd3566;
	shr.u64 	%rd3568, %rd3503, 6;
	xor.b64  	%rd3569, %rd3567, %rd3568;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2401,%dummy}, %rd3120;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2402}, %rd3120;
	}
	shf.r.wrap.b32 	%r2403, %r2402, %r2401, 1;
	shf.r.wrap.b32 	%r2404, %r2401, %r2402, 1;
	mov.b64 	%rd3570, {%r2404, %r2403};
	shf.r.wrap.b32 	%r2405, %r2402, %r2401, 8;
	shf.r.wrap.b32 	%r2406, %r2401, %r2402, 8;
	mov.b64 	%rd3571, {%r2406, %r2405};
	xor.b64  	%rd3572, %rd3570, %rd3571;
	shr.u64 	%rd3573, %rd3120, 7;
	xor.b64  	%rd3574, %rd3572, %rd3573;
	add.s64 	%rd3575, %rd3569, %rd3069;
	add.s64 	%rd3576, %rd3575, %rd3328;
	add.s64 	%rd3577, %rd3576, %rd3574;
	add.s64 	%rd3578, %rd3577, %rd3442;
	xor.b64  	%rd3579, %rd3516, %rd3479;
	and.b64  	%rd3580, %rd3553, %rd3579;
	xor.b64  	%rd3581, %rd3580, %rd3479;
	add.s64 	%rd3582, %rd3578, %rd3581;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2407,%dummy}, %rd3553;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2408}, %rd3553;
	}
	shf.r.wrap.b32 	%r2409, %r2408, %r2407, 14;
	shf.r.wrap.b32 	%r2410, %r2407, %r2408, 14;
	mov.b64 	%rd3583, {%r2410, %r2409};
	shf.r.wrap.b32 	%r2411, %r2408, %r2407, 18;
	shf.r.wrap.b32 	%r2412, %r2407, %r2408, 18;
	mov.b64 	%rd3584, {%r2412, %r2411};
	xor.b64  	%rd3585, %rd3583, %rd3584;
	shf.l.wrap.b32 	%r2413, %r2407, %r2408, 23;
	shf.l.wrap.b32 	%r2414, %r2408, %r2407, 23;
	mov.b64 	%rd3586, {%r2414, %r2413};
	xor.b64  	%rd3587, %rd3585, %rd3586;
	add.s64 	%rd3588, %rd3582, %rd3587;
	add.s64 	%rd3589, %rd3588, 5365058923640841347;
	add.s64 	%rd3590, %rd3589, %rd3453;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2415,%dummy}, %rd3564;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2416}, %rd3564;
	}
	shf.r.wrap.b32 	%r2417, %r2416, %r2415, 28;
	shf.r.wrap.b32 	%r2418, %r2415, %r2416, 28;
	mov.b64 	%rd3591, {%r2418, %r2417};
	shf.l.wrap.b32 	%r2419, %r2415, %r2416, 30;
	shf.l.wrap.b32 	%r2420, %r2416, %r2415, 30;
	mov.b64 	%rd3592, {%r2420, %r2419};
	xor.b64  	%rd3593, %rd3591, %rd3592;
	shf.l.wrap.b32 	%r2421, %r2415, %r2416, 25;
	shf.l.wrap.b32 	%r2422, %r2416, %r2415, 25;
	mov.b64 	%rd3594, {%r2422, %r2421};
	xor.b64  	%rd3595, %rd3593, %rd3594;
	and.b64  	%rd3596, %rd3564, %rd3527;
	or.b64  	%rd3597, %rd3564, %rd3527;
	and.b64  	%rd3598, %rd3597, %rd3490;
	or.b64  	%rd3599, %rd3598, %rd3596;
	add.s64 	%rd3600, %rd3599, %rd3595;
	add.s64 	%rd3601, %rd3600, %rd3589;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2423,%dummy}, %rd3540;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2424}, %rd3540;
	}
	shf.r.wrap.b32 	%r2425, %r2424, %r2423, 19;
	shf.r.wrap.b32 	%r2426, %r2423, %r2424, 19;
	mov.b64 	%rd3602, {%r2426, %r2425};
	shf.l.wrap.b32 	%r2427, %r2423, %r2424, 3;
	shf.l.wrap.b32 	%r2428, %r2424, %r2423, 3;
	mov.b64 	%rd3603, {%r2428, %r2427};
	xor.b64  	%rd3604, %rd3602, %rd3603;
	shr.u64 	%rd3605, %rd3540, 6;
	xor.b64  	%rd3606, %rd3604, %rd3605;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2429,%dummy}, %rd3121;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2430}, %rd3121;
	}
	shf.r.wrap.b32 	%r2431, %r2430, %r2429, 1;
	shf.r.wrap.b32 	%r2432, %r2429, %r2430, 1;
	mov.b64 	%rd3607, {%r2432, %r2431};
	shf.r.wrap.b32 	%r2433, %r2430, %r2429, 8;
	shf.r.wrap.b32 	%r2434, %r2429, %r2430, 8;
	mov.b64 	%rd3608, {%r2434, %r2433};
	xor.b64  	%rd3609, %rd3607, %rd3608;
	shr.u64 	%rd3610, %rd3121, 7;
	xor.b64  	%rd3611, %rd3609, %rd3610;
	add.s64 	%rd3612, %rd3606, %rd3120;
	add.s64 	%rd3613, %rd3612, %rd3329;
	add.s64 	%rd3614, %rd3613, %rd3611;
	add.s64 	%rd3615, %rd3614, %rd3479;
	xor.b64  	%rd3616, %rd3553, %rd3516;
	and.b64  	%rd3617, %rd3590, %rd3616;
	xor.b64  	%rd3618, %rd3617, %rd3516;
	add.s64 	%rd3619, %rd3615, %rd3618;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2435,%dummy}, %rd3590;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2436}, %rd3590;
	}
	shf.r.wrap.b32 	%r2437, %r2436, %r2435, 14;
	shf.r.wrap.b32 	%r2438, %r2435, %r2436, 14;
	mov.b64 	%rd3620, {%r2438, %r2437};
	shf.r.wrap.b32 	%r2439, %r2436, %r2435, 18;
	shf.r.wrap.b32 	%r2440, %r2435, %r2436, 18;
	mov.b64 	%rd3621, {%r2440, %r2439};
	xor.b64  	%rd3622, %rd3620, %rd3621;
	shf.l.wrap.b32 	%r2441, %r2435, %r2436, 23;
	shf.l.wrap.b32 	%r2442, %r2436, %r2435, 23;
	mov.b64 	%rd3623, {%r2442, %r2441};
	xor.b64  	%rd3624, %rd3622, %rd3623;
	add.s64 	%rd3625, %rd3619, %rd3624;
	add.s64 	%rd3626, %rd3625, 6679025012923562964;
	add.s64 	%rd3627, %rd3626, %rd3490;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2443,%dummy}, %rd3601;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2444}, %rd3601;
	}
	shf.r.wrap.b32 	%r2445, %r2444, %r2443, 28;
	shf.r.wrap.b32 	%r2446, %r2443, %r2444, 28;
	mov.b64 	%rd3628, {%r2446, %r2445};
	shf.l.wrap.b32 	%r2447, %r2443, %r2444, 30;
	shf.l.wrap.b32 	%r2448, %r2444, %r2443, 30;
	mov.b64 	%rd3629, {%r2448, %r2447};
	xor.b64  	%rd3630, %rd3628, %rd3629;
	shf.l.wrap.b32 	%r2449, %r2443, %r2444, 25;
	shf.l.wrap.b32 	%r2450, %r2444, %r2443, 25;
	mov.b64 	%rd3631, {%r2450, %r2449};
	xor.b64  	%rd3632, %rd3630, %rd3631;
	and.b64  	%rd3633, %rd3601, %rd3564;
	or.b64  	%rd3634, %rd3601, %rd3564;
	and.b64  	%rd3635, %rd3634, %rd3527;
	or.b64  	%rd3636, %rd3635, %rd3633;
	add.s64 	%rd3637, %rd3636, %rd3632;
	add.s64 	%rd3638, %rd3637, %rd3626;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2451,%dummy}, %rd3577;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2452}, %rd3577;
	}
	shf.r.wrap.b32 	%r2453, %r2452, %r2451, 19;
	shf.r.wrap.b32 	%r2454, %r2451, %r2452, 19;
	mov.b64 	%rd3639, {%r2454, %r2453};
	shf.l.wrap.b32 	%r2455, %r2451, %r2452, 3;
	shf.l.wrap.b32 	%r2456, %r2452, %r2451, 3;
	mov.b64 	%rd3640, {%r2456, %r2455};
	xor.b64  	%rd3641, %rd3639, %rd3640;
	shr.u64 	%rd3642, %rd3577, 6;
	xor.b64  	%rd3643, %rd3641, %rd3642;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2457,%dummy}, %rd3172;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2458}, %rd3172;
	}
	shf.r.wrap.b32 	%r2459, %r2458, %r2457, 1;
	shf.r.wrap.b32 	%r2460, %r2457, %r2458, 1;
	mov.b64 	%rd3644, {%r2460, %r2459};
	shf.r.wrap.b32 	%r2461, %r2458, %r2457, 8;
	shf.r.wrap.b32 	%r2462, %r2457, %r2458, 8;
	mov.b64 	%rd3645, {%r2462, %r2461};
	xor.b64  	%rd3646, %rd3644, %rd3645;
	shr.u64 	%rd3647, %rd3172, 7;
	xor.b64  	%rd3648, %rd3646, %rd3647;
	add.s64 	%rd3649, %rd3643, %rd3121;
	add.s64 	%rd3650, %rd3649, %rd3392;
	add.s64 	%rd3651, %rd3650, %rd3648;
	add.s64 	%rd3652, %rd3651, %rd3516;
	xor.b64  	%rd3653, %rd3590, %rd3553;
	and.b64  	%rd3654, %rd3627, %rd3653;
	xor.b64  	%rd3655, %rd3654, %rd3553;
	add.s64 	%rd3656, %rd3652, %rd3655;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2463,%dummy}, %rd3627;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2464}, %rd3627;
	}
	shf.r.wrap.b32 	%r2465, %r2464, %r2463, 14;
	shf.r.wrap.b32 	%r2466, %r2463, %r2464, 14;
	mov.b64 	%rd3657, {%r2466, %r2465};
	shf.r.wrap.b32 	%r2467, %r2464, %r2463, 18;
	shf.r.wrap.b32 	%r2468, %r2463, %r2464, 18;
	mov.b64 	%rd3658, {%r2468, %r2467};
	xor.b64  	%rd3659, %rd3657, %rd3658;
	shf.l.wrap.b32 	%r2469, %r2463, %r2464, 23;
	shf.l.wrap.b32 	%r2470, %r2464, %r2463, 23;
	mov.b64 	%rd3660, {%r2470, %r2469};
	xor.b64  	%rd3661, %rd3659, %rd3660;
	add.s64 	%rd3662, %rd3656, %rd3661;
	add.s64 	%rd3663, %rd3662, 8573033837759648693;
	add.s64 	%rd3664, %rd3663, %rd3527;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2471,%dummy}, %rd3638;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2472}, %rd3638;
	}
	shf.r.wrap.b32 	%r2473, %r2472, %r2471, 28;
	shf.r.wrap.b32 	%r2474, %r2471, %r2472, 28;
	mov.b64 	%rd3665, {%r2474, %r2473};
	shf.l.wrap.b32 	%r2475, %r2471, %r2472, 30;
	shf.l.wrap.b32 	%r2476, %r2472, %r2471, 30;
	mov.b64 	%rd3666, {%r2476, %r2475};
	xor.b64  	%rd3667, %rd3665, %rd3666;
	shf.l.wrap.b32 	%r2477, %r2471, %r2472, 25;
	shf.l.wrap.b32 	%r2478, %r2472, %r2471, 25;
	mov.b64 	%rd3668, {%r2478, %r2477};
	xor.b64  	%rd3669, %rd3667, %rd3668;
	and.b64  	%rd3670, %rd3638, %rd3601;
	or.b64  	%rd3671, %rd3638, %rd3601;
	and.b64  	%rd3672, %rd3671, %rd3564;
	or.b64  	%rd3673, %rd3672, %rd3670;
	add.s64 	%rd3674, %rd3673, %rd3669;
	add.s64 	%rd3675, %rd3674, %rd3663;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2479,%dummy}, %rd3614;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2480}, %rd3614;
	}
	shf.r.wrap.b32 	%r2481, %r2480, %r2479, 19;
	shf.r.wrap.b32 	%r2482, %r2479, %r2480, 19;
	mov.b64 	%rd3676, {%r2482, %r2481};
	shf.l.wrap.b32 	%r2483, %r2479, %r2480, 3;
	shf.l.wrap.b32 	%r2484, %r2480, %r2479, 3;
	mov.b64 	%rd3677, {%r2484, %r2483};
	xor.b64  	%rd3678, %rd3676, %rd3677;
	shr.u64 	%rd3679, %rd3614, 6;
	xor.b64  	%rd3680, %rd3678, %rd3679;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2485,%dummy}, %rd3173;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2486}, %rd3173;
	}
	shf.r.wrap.b32 	%r2487, %r2486, %r2485, 1;
	shf.r.wrap.b32 	%r2488, %r2485, %r2486, 1;
	mov.b64 	%rd3681, {%r2488, %r2487};
	shf.r.wrap.b32 	%r2489, %r2486, %r2485, 8;
	shf.r.wrap.b32 	%r2490, %r2485, %r2486, 8;
	mov.b64 	%rd3682, {%r2490, %r2489};
	xor.b64  	%rd3683, %rd3681, %rd3682;
	shr.u64 	%rd3684, %rd3173, 7;
	xor.b64  	%rd3685, %rd3683, %rd3684;
	add.s64 	%rd3686, %rd3680, %rd3172;
	add.s64 	%rd3687, %rd3686, %rd3429;
	add.s64 	%rd3688, %rd3687, %rd3685;
	add.s64 	%rd3689, %rd3688, %rd3553;
	xor.b64  	%rd3690, %rd3627, %rd3590;
	and.b64  	%rd3691, %rd3664, %rd3690;
	xor.b64  	%rd3692, %rd3691, %rd3590;
	add.s64 	%rd3693, %rd3689, %rd3692;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2491,%dummy}, %rd3664;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2492}, %rd3664;
	}
	shf.r.wrap.b32 	%r2493, %r2492, %r2491, 14;
	shf.r.wrap.b32 	%r2494, %r2491, %r2492, 14;
	mov.b64 	%rd3694, {%r2494, %r2493};
	shf.r.wrap.b32 	%r2495, %r2492, %r2491, 18;
	shf.r.wrap.b32 	%r2496, %r2491, %r2492, 18;
	mov.b64 	%rd3695, {%r2496, %r2495};
	xor.b64  	%rd3696, %rd3694, %rd3695;
	shf.l.wrap.b32 	%r2497, %r2491, %r2492, 23;
	shf.l.wrap.b32 	%r2498, %r2492, %r2491, 23;
	mov.b64 	%rd3697, {%r2498, %r2497};
	xor.b64  	%rd3698, %rd3696, %rd3697;
	add.s64 	%rd3699, %rd3693, %rd3698;
	add.s64 	%rd3700, %rd3699, -7476448914759557205;
	add.s64 	%rd3701, %rd3700, %rd3564;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2499,%dummy}, %rd3675;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2500}, %rd3675;
	}
	shf.r.wrap.b32 	%r2501, %r2500, %r2499, 28;
	shf.r.wrap.b32 	%r2502, %r2499, %r2500, 28;
	mov.b64 	%rd3702, {%r2502, %r2501};
	shf.l.wrap.b32 	%r2503, %r2499, %r2500, 30;
	shf.l.wrap.b32 	%r2504, %r2500, %r2499, 30;
	mov.b64 	%rd3703, {%r2504, %r2503};
	xor.b64  	%rd3704, %rd3702, %rd3703;
	shf.l.wrap.b32 	%r2505, %r2499, %r2500, 25;
	shf.l.wrap.b32 	%r2506, %r2500, %r2499, 25;
	mov.b64 	%rd3705, {%r2506, %r2505};
	xor.b64  	%rd3706, %rd3704, %rd3705;
	and.b64  	%rd3707, %rd3675, %rd3638;
	or.b64  	%rd3708, %rd3675, %rd3638;
	and.b64  	%rd3709, %rd3708, %rd3601;
	or.b64  	%rd3710, %rd3709, %rd3707;
	add.s64 	%rd3711, %rd3710, %rd3706;
	add.s64 	%rd3712, %rd3711, %rd3700;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2507,%dummy}, %rd3651;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2508}, %rd3651;
	}
	shf.r.wrap.b32 	%r2509, %r2508, %r2507, 19;
	shf.r.wrap.b32 	%r2510, %r2507, %r2508, 19;
	mov.b64 	%rd3713, {%r2510, %r2509};
	shf.l.wrap.b32 	%r2511, %r2507, %r2508, 3;
	shf.l.wrap.b32 	%r2512, %r2508, %r2507, 3;
	mov.b64 	%rd3714, {%r2512, %r2511};
	xor.b64  	%rd3715, %rd3713, %rd3714;
	shr.u64 	%rd3716, %rd3651, 6;
	xor.b64  	%rd3717, %rd3715, %rd3716;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2513,%dummy}, %rd3224;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2514}, %rd3224;
	}
	shf.r.wrap.b32 	%r2515, %r2514, %r2513, 1;
	shf.r.wrap.b32 	%r2516, %r2513, %r2514, 1;
	mov.b64 	%rd3718, {%r2516, %r2515};
	shf.r.wrap.b32 	%r2517, %r2514, %r2513, 8;
	shf.r.wrap.b32 	%r2518, %r2513, %r2514, 8;
	mov.b64 	%rd3719, {%r2518, %r2517};
	xor.b64  	%rd3720, %rd3718, %rd3719;
	shr.u64 	%rd3721, %rd3224, 7;
	xor.b64  	%rd3722, %rd3720, %rd3721;
	add.s64 	%rd3723, %rd3717, %rd3173;
	add.s64 	%rd3724, %rd3723, %rd3466;
	add.s64 	%rd3725, %rd3724, %rd3722;
	add.s64 	%rd3726, %rd3725, %rd3590;
	xor.b64  	%rd3727, %rd3664, %rd3627;
	and.b64  	%rd3728, %rd3701, %rd3727;
	xor.b64  	%rd3729, %rd3728, %rd3627;
	add.s64 	%rd3730, %rd3726, %rd3729;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2519,%dummy}, %rd3701;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2520}, %rd3701;
	}
	shf.r.wrap.b32 	%r2521, %r2520, %r2519, 14;
	shf.r.wrap.b32 	%r2522, %r2519, %r2520, 14;
	mov.b64 	%rd3731, {%r2522, %r2521};
	shf.r.wrap.b32 	%r2523, %r2520, %r2519, 18;
	shf.r.wrap.b32 	%r2524, %r2519, %r2520, 18;
	mov.b64 	%rd3732, {%r2524, %r2523};
	xor.b64  	%rd3733, %rd3731, %rd3732;
	shf.l.wrap.b32 	%r2525, %r2519, %r2520, 23;
	shf.l.wrap.b32 	%r2526, %r2520, %r2519, 23;
	mov.b64 	%rd3734, {%r2526, %r2525};
	xor.b64  	%rd3735, %rd3733, %rd3734;
	add.s64 	%rd3736, %rd3730, %rd3735;
	add.s64 	%rd3737, %rd3736, -6327057829258317296;
	add.s64 	%rd3738, %rd3737, %rd3601;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2527,%dummy}, %rd3712;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2528}, %rd3712;
	}
	shf.r.wrap.b32 	%r2529, %r2528, %r2527, 28;
	shf.r.wrap.b32 	%r2530, %r2527, %r2528, 28;
	mov.b64 	%rd3739, {%r2530, %r2529};
	shf.l.wrap.b32 	%r2531, %r2527, %r2528, 30;
	shf.l.wrap.b32 	%r2532, %r2528, %r2527, 30;
	mov.b64 	%rd3740, {%r2532, %r2531};
	xor.b64  	%rd3741, %rd3739, %rd3740;
	shf.l.wrap.b32 	%r2533, %r2527, %r2528, 25;
	shf.l.wrap.b32 	%r2534, %r2528, %r2527, 25;
	mov.b64 	%rd3742, {%r2534, %r2533};
	xor.b64  	%rd3743, %rd3741, %rd3742;
	and.b64  	%rd3744, %rd3712, %rd3675;
	or.b64  	%rd3745, %rd3712, %rd3675;
	and.b64  	%rd3746, %rd3745, %rd3638;
	or.b64  	%rd3747, %rd3746, %rd3744;
	add.s64 	%rd3748, %rd3747, %rd3743;
	add.s64 	%rd3749, %rd3748, %rd3737;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2535,%dummy}, %rd3688;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2536}, %rd3688;
	}
	shf.r.wrap.b32 	%r2537, %r2536, %r2535, 19;
	shf.r.wrap.b32 	%r2538, %r2535, %r2536, 19;
	mov.b64 	%rd3750, {%r2538, %r2537};
	shf.l.wrap.b32 	%r2539, %r2535, %r2536, 3;
	shf.l.wrap.b32 	%r2540, %r2536, %r2535, 3;
	mov.b64 	%rd3751, {%r2540, %r2539};
	xor.b64  	%rd3752, %rd3750, %rd3751;
	shr.u64 	%rd3753, %rd3688, 6;
	xor.b64  	%rd3754, %rd3752, %rd3753;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2541,%dummy}, %rd3225;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2542}, %rd3225;
	}
	shf.r.wrap.b32 	%r2543, %r2542, %r2541, 1;
	shf.r.wrap.b32 	%r2544, %r2541, %r2542, 1;
	mov.b64 	%rd3755, {%r2544, %r2543};
	shf.r.wrap.b32 	%r2545, %r2542, %r2541, 8;
	shf.r.wrap.b32 	%r2546, %r2541, %r2542, 8;
	mov.b64 	%rd3756, {%r2546, %r2545};
	xor.b64  	%rd3757, %rd3755, %rd3756;
	shr.u64 	%rd3758, %rd3225, 7;
	xor.b64  	%rd3759, %rd3757, %rd3758;
	add.s64 	%rd3760, %rd3754, %rd3224;
	add.s64 	%rd3761, %rd3760, %rd3503;
	add.s64 	%rd3762, %rd3761, %rd3759;
	add.s64 	%rd3763, %rd3762, %rd3627;
	xor.b64  	%rd3764, %rd3701, %rd3664;
	and.b64  	%rd3765, %rd3738, %rd3764;
	xor.b64  	%rd3766, %rd3765, %rd3664;
	add.s64 	%rd3767, %rd3763, %rd3766;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2547,%dummy}, %rd3738;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2548}, %rd3738;
	}
	shf.r.wrap.b32 	%r2549, %r2548, %r2547, 14;
	shf.r.wrap.b32 	%r2550, %r2547, %r2548, 14;
	mov.b64 	%rd3768, {%r2550, %r2549};
	shf.r.wrap.b32 	%r2551, %r2548, %r2547, 18;
	shf.r.wrap.b32 	%r2552, %r2547, %r2548, 18;
	mov.b64 	%rd3769, {%r2552, %r2551};
	xor.b64  	%rd3770, %rd3768, %rd3769;
	shf.l.wrap.b32 	%r2553, %r2547, %r2548, 23;
	shf.l.wrap.b32 	%r2554, %r2548, %r2547, 23;
	mov.b64 	%rd3771, {%r2554, %r2553};
	xor.b64  	%rd3772, %rd3770, %rd3771;
	add.s64 	%rd3773, %rd3767, %rd3772;
	add.s64 	%rd3774, %rd3773, -5763719355590565569;
	add.s64 	%rd3775, %rd3774, %rd3638;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2555,%dummy}, %rd3749;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2556}, %rd3749;
	}
	shf.r.wrap.b32 	%r2557, %r2556, %r2555, 28;
	shf.r.wrap.b32 	%r2558, %r2555, %r2556, 28;
	mov.b64 	%rd3776, {%r2558, %r2557};
	shf.l.wrap.b32 	%r2559, %r2555, %r2556, 30;
	shf.l.wrap.b32 	%r2560, %r2556, %r2555, 30;
	mov.b64 	%rd3777, {%r2560, %r2559};
	xor.b64  	%rd3778, %rd3776, %rd3777;
	shf.l.wrap.b32 	%r2561, %r2555, %r2556, 25;
	shf.l.wrap.b32 	%r2562, %r2556, %r2555, 25;
	mov.b64 	%rd3779, {%r2562, %r2561};
	xor.b64  	%rd3780, %rd3778, %rd3779;
	and.b64  	%rd3781, %rd3749, %rd3712;
	or.b64  	%rd3782, %rd3749, %rd3712;
	and.b64  	%rd3783, %rd3782, %rd3675;
	or.b64  	%rd3784, %rd3783, %rd3781;
	add.s64 	%rd3785, %rd3784, %rd3780;
	add.s64 	%rd3786, %rd3785, %rd3774;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2563,%dummy}, %rd3725;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2564}, %rd3725;
	}
	shf.r.wrap.b32 	%r2565, %r2564, %r2563, 19;
	shf.r.wrap.b32 	%r2566, %r2563, %r2564, 19;
	mov.b64 	%rd3787, {%r2566, %r2565};
	shf.l.wrap.b32 	%r2567, %r2563, %r2564, 3;
	shf.l.wrap.b32 	%r2568, %r2564, %r2563, 3;
	mov.b64 	%rd3788, {%r2568, %r2567};
	xor.b64  	%rd3789, %rd3787, %rd3788;
	shr.u64 	%rd3790, %rd3725, 6;
	xor.b64  	%rd3791, %rd3789, %rd3790;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2569,%dummy}, %rd3276;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2570}, %rd3276;
	}
	shf.r.wrap.b32 	%r2571, %r2570, %r2569, 1;
	shf.r.wrap.b32 	%r2572, %r2569, %r2570, 1;
	mov.b64 	%rd3792, {%r2572, %r2571};
	shf.r.wrap.b32 	%r2573, %r2570, %r2569, 8;
	shf.r.wrap.b32 	%r2574, %r2569, %r2570, 8;
	mov.b64 	%rd3793, {%r2574, %r2573};
	xor.b64  	%rd3794, %rd3792, %rd3793;
	shr.u64 	%rd3795, %rd3276, 7;
	xor.b64  	%rd3796, %rd3794, %rd3795;
	add.s64 	%rd3797, %rd3791, %rd3225;
	add.s64 	%rd3798, %rd3797, %rd3540;
	add.s64 	%rd3799, %rd3798, %rd3796;
	add.s64 	%rd3800, %rd3799, %rd3664;
	xor.b64  	%rd3801, %rd3738, %rd3701;
	and.b64  	%rd3802, %rd3775, %rd3801;
	xor.b64  	%rd3803, %rd3802, %rd3701;
	add.s64 	%rd3804, %rd3800, %rd3803;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2575,%dummy}, %rd3775;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2576}, %rd3775;
	}
	shf.r.wrap.b32 	%r2577, %r2576, %r2575, 14;
	shf.r.wrap.b32 	%r2578, %r2575, %r2576, 14;
	mov.b64 	%rd3805, {%r2578, %r2577};
	shf.r.wrap.b32 	%r2579, %r2576, %r2575, 18;
	shf.r.wrap.b32 	%r2580, %r2575, %r2576, 18;
	mov.b64 	%rd3806, {%r2580, %r2579};
	xor.b64  	%rd3807, %rd3805, %rd3806;
	shf.l.wrap.b32 	%r2581, %r2575, %r2576, 23;
	shf.l.wrap.b32 	%r2582, %r2576, %r2575, 23;
	mov.b64 	%rd3808, {%r2582, %r2581};
	xor.b64  	%rd3809, %rd3807, %rd3808;
	add.s64 	%rd3810, %rd3804, %rd3809;
	add.s64 	%rd3811, %rd3810, -4658551843659510044;
	add.s64 	%rd3812, %rd3811, %rd3675;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2583,%dummy}, %rd3786;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2584}, %rd3786;
	}
	shf.r.wrap.b32 	%r2585, %r2584, %r2583, 28;
	shf.r.wrap.b32 	%r2586, %r2583, %r2584, 28;
	mov.b64 	%rd3813, {%r2586, %r2585};
	shf.l.wrap.b32 	%r2587, %r2583, %r2584, 30;
	shf.l.wrap.b32 	%r2588, %r2584, %r2583, 30;
	mov.b64 	%rd3814, {%r2588, %r2587};
	xor.b64  	%rd3815, %rd3813, %rd3814;
	shf.l.wrap.b32 	%r2589, %r2583, %r2584, 25;
	shf.l.wrap.b32 	%r2590, %r2584, %r2583, 25;
	mov.b64 	%rd3816, {%r2590, %r2589};
	xor.b64  	%rd3817, %rd3815, %rd3816;
	and.b64  	%rd3818, %rd3786, %rd3749;
	or.b64  	%rd3819, %rd3786, %rd3749;
	and.b64  	%rd3820, %rd3819, %rd3712;
	or.b64  	%rd3821, %rd3820, %rd3818;
	add.s64 	%rd3822, %rd3821, %rd3817;
	add.s64 	%rd3823, %rd3822, %rd3811;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2591,%dummy}, %rd3762;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2592}, %rd3762;
	}
	shf.r.wrap.b32 	%r2593, %r2592, %r2591, 19;
	shf.r.wrap.b32 	%r2594, %r2591, %r2592, 19;
	mov.b64 	%rd3824, {%r2594, %r2593};
	shf.l.wrap.b32 	%r2595, %r2591, %r2592, 3;
	shf.l.wrap.b32 	%r2596, %r2592, %r2591, 3;
	mov.b64 	%rd3825, {%r2596, %r2595};
	xor.b64  	%rd3826, %rd3824, %rd3825;
	shr.u64 	%rd3827, %rd3762, 6;
	xor.b64  	%rd3828, %rd3826, %rd3827;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2597,%dummy}, %rd3277;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2598}, %rd3277;
	}
	shf.r.wrap.b32 	%r2599, %r2598, %r2597, 1;
	shf.r.wrap.b32 	%r2600, %r2597, %r2598, 1;
	mov.b64 	%rd3829, {%r2600, %r2599};
	shf.r.wrap.b32 	%r2601, %r2598, %r2597, 8;
	shf.r.wrap.b32 	%r2602, %r2597, %r2598, 8;
	mov.b64 	%rd3830, {%r2602, %r2601};
	xor.b64  	%rd3831, %rd3829, %rd3830;
	shr.u64 	%rd3832, %rd3277, 7;
	xor.b64  	%rd3833, %rd3831, %rd3832;
	add.s64 	%rd3834, %rd3828, %rd3276;
	add.s64 	%rd3835, %rd3834, %rd3577;
	add.s64 	%rd3836, %rd3835, %rd3833;
	add.s64 	%rd3837, %rd3836, %rd3701;
	xor.b64  	%rd3838, %rd3775, %rd3738;
	and.b64  	%rd3839, %rd3812, %rd3838;
	xor.b64  	%rd3840, %rd3839, %rd3738;
	add.s64 	%rd3841, %rd3837, %rd3840;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2603,%dummy}, %rd3812;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2604}, %rd3812;
	}
	shf.r.wrap.b32 	%r2605, %r2604, %r2603, 14;
	shf.r.wrap.b32 	%r2606, %r2603, %r2604, 14;
	mov.b64 	%rd3842, {%r2606, %r2605};
	shf.r.wrap.b32 	%r2607, %r2604, %r2603, 18;
	shf.r.wrap.b32 	%r2608, %r2603, %r2604, 18;
	mov.b64 	%rd3843, {%r2608, %r2607};
	xor.b64  	%rd3844, %rd3842, %rd3843;
	shf.l.wrap.b32 	%r2609, %r2603, %r2604, 23;
	shf.l.wrap.b32 	%r2610, %r2604, %r2603, 23;
	mov.b64 	%rd3845, {%r2610, %r2609};
	xor.b64  	%rd3846, %rd3844, %rd3845;
	add.s64 	%rd3847, %rd3841, %rd3846;
	add.s64 	%rd3848, %rd3847, -4116276920077217854;
	add.s64 	%rd3849, %rd3848, %rd3712;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2611,%dummy}, %rd3823;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2612}, %rd3823;
	}
	shf.r.wrap.b32 	%r2613, %r2612, %r2611, 28;
	shf.r.wrap.b32 	%r2614, %r2611, %r2612, 28;
	mov.b64 	%rd3850, {%r2614, %r2613};
	shf.l.wrap.b32 	%r2615, %r2611, %r2612, 30;
	shf.l.wrap.b32 	%r2616, %r2612, %r2611, 30;
	mov.b64 	%rd3851, {%r2616, %r2615};
	xor.b64  	%rd3852, %rd3850, %rd3851;
	shf.l.wrap.b32 	%r2617, %r2611, %r2612, 25;
	shf.l.wrap.b32 	%r2618, %r2612, %r2611, 25;
	mov.b64 	%rd3853, {%r2618, %r2617};
	xor.b64  	%rd3854, %rd3852, %rd3853;
	and.b64  	%rd3855, %rd3823, %rd3786;
	or.b64  	%rd3856, %rd3823, %rd3786;
	and.b64  	%rd3857, %rd3856, %rd3749;
	or.b64  	%rd3858, %rd3857, %rd3855;
	add.s64 	%rd3859, %rd3858, %rd3854;
	add.s64 	%rd3860, %rd3859, %rd3848;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2619,%dummy}, %rd3799;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2620}, %rd3799;
	}
	shf.r.wrap.b32 	%r2621, %r2620, %r2619, 19;
	shf.r.wrap.b32 	%r2622, %r2619, %r2620, 19;
	mov.b64 	%rd3861, {%r2622, %r2621};
	shf.l.wrap.b32 	%r2623, %r2619, %r2620, 3;
	shf.l.wrap.b32 	%r2624, %r2620, %r2619, 3;
	mov.b64 	%rd3862, {%r2624, %r2623};
	xor.b64  	%rd3863, %rd3861, %rd3862;
	shr.u64 	%rd3864, %rd3799, 6;
	xor.b64  	%rd3865, %rd3863, %rd3864;
	shf.r.wrap.b32 	%r2625, %r2256, %r2255, 1;
	shf.r.wrap.b32 	%r2626, %r2255, %r2256, 1;
	mov.b64 	%rd3866, {%r2626, %r2625};
	shf.r.wrap.b32 	%r2627, %r2256, %r2255, 8;
	shf.r.wrap.b32 	%r2628, %r2255, %r2256, 8;
	mov.b64 	%rd3867, {%r2628, %r2627};
	xor.b64  	%rd3868, %rd3866, %rd3867;
	shr.u64 	%rd3869, %rd3328, 7;
	xor.b64  	%rd3870, %rd3868, %rd3869;
	add.s64 	%rd3871, %rd3865, %rd3277;
	add.s64 	%rd3872, %rd3871, %rd3614;
	add.s64 	%rd3873, %rd3872, %rd3870;
	add.s64 	%rd3874, %rd3873, %rd3738;
	xor.b64  	%rd3875, %rd3812, %rd3775;
	and.b64  	%rd3876, %rd3849, %rd3875;
	xor.b64  	%rd3877, %rd3876, %rd3775;
	add.s64 	%rd3878, %rd3874, %rd3877;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2629,%dummy}, %rd3849;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2630}, %rd3849;
	}
	shf.r.wrap.b32 	%r2631, %r2630, %r2629, 14;
	shf.r.wrap.b32 	%r2632, %r2629, %r2630, 14;
	mov.b64 	%rd3879, {%r2632, %r2631};
	shf.r.wrap.b32 	%r2633, %r2630, %r2629, 18;
	shf.r.wrap.b32 	%r2634, %r2629, %r2630, 18;
	mov.b64 	%rd3880, {%r2634, %r2633};
	xor.b64  	%rd3881, %rd3879, %rd3880;
	shf.l.wrap.b32 	%r2635, %r2629, %r2630, 23;
	shf.l.wrap.b32 	%r2636, %r2630, %r2629, 23;
	mov.b64 	%rd3882, {%r2636, %r2635};
	xor.b64  	%rd3883, %rd3881, %rd3882;
	add.s64 	%rd3884, %rd3878, %rd3883;
	add.s64 	%rd3885, %rd3884, -3051310485924567259;
	add.s64 	%rd3886, %rd3885, %rd3749;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2637,%dummy}, %rd3860;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2638}, %rd3860;
	}
	shf.r.wrap.b32 	%r2639, %r2638, %r2637, 28;
	shf.r.wrap.b32 	%r2640, %r2637, %r2638, 28;
	mov.b64 	%rd3887, {%r2640, %r2639};
	shf.l.wrap.b32 	%r2641, %r2637, %r2638, 30;
	shf.l.wrap.b32 	%r2642, %r2638, %r2637, 30;
	mov.b64 	%rd3888, {%r2642, %r2641};
	xor.b64  	%rd3889, %rd3887, %rd3888;
	shf.l.wrap.b32 	%r2643, %r2637, %r2638, 25;
	shf.l.wrap.b32 	%r2644, %r2638, %r2637, 25;
	mov.b64 	%rd3890, {%r2644, %r2643};
	xor.b64  	%rd3891, %rd3889, %rd3890;
	and.b64  	%rd3892, %rd3860, %rd3823;
	or.b64  	%rd3893, %rd3860, %rd3823;
	and.b64  	%rd3894, %rd3893, %rd3786;
	or.b64  	%rd3895, %rd3894, %rd3892;
	add.s64 	%rd3896, %rd3895, %rd3891;
	add.s64 	%rd3897, %rd3896, %rd3885;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2645,%dummy}, %rd3836;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2646}, %rd3836;
	}
	shf.r.wrap.b32 	%r2647, %r2646, %r2645, 19;
	shf.r.wrap.b32 	%r2648, %r2645, %r2646, 19;
	mov.b64 	%rd3898, {%r2648, %r2647};
	shf.l.wrap.b32 	%r2649, %r2645, %r2646, 3;
	shf.l.wrap.b32 	%r2650, %r2646, %r2645, 3;
	mov.b64 	%rd3899, {%r2650, %r2649};
	xor.b64  	%rd3900, %rd3898, %rd3899;
	shr.u64 	%rd3901, %rd3836, 6;
	xor.b64  	%rd3902, %rd3900, %rd3901;
	shf.r.wrap.b32 	%r2651, %r2284, %r2283, 1;
	shf.r.wrap.b32 	%r2652, %r2283, %r2284, 1;
	mov.b64 	%rd3903, {%r2652, %r2651};
	shf.r.wrap.b32 	%r2653, %r2284, %r2283, 8;
	shf.r.wrap.b32 	%r2654, %r2283, %r2284, 8;
	mov.b64 	%rd3904, {%r2654, %r2653};
	xor.b64  	%rd3905, %rd3903, %rd3904;
	shr.u64 	%rd3906, %rd3329, 7;
	xor.b64  	%rd3907, %rd3905, %rd3906;
	add.s64 	%rd3908, %rd3902, %rd3328;
	add.s64 	%rd3909, %rd3908, %rd3651;
	add.s64 	%rd3910, %rd3909, %rd3907;
	add.s64 	%rd3911, %rd3910, %rd3775;
	xor.b64  	%rd3912, %rd3849, %rd3812;
	and.b64  	%rd3913, %rd3886, %rd3912;
	xor.b64  	%rd3914, %rd3913, %rd3812;
	add.s64 	%rd3915, %rd3911, %rd3914;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2655,%dummy}, %rd3886;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2656}, %rd3886;
	}
	shf.r.wrap.b32 	%r2657, %r2656, %r2655, 14;
	shf.r.wrap.b32 	%r2658, %r2655, %r2656, 14;
	mov.b64 	%rd3916, {%r2658, %r2657};
	shf.r.wrap.b32 	%r2659, %r2656, %r2655, 18;
	shf.r.wrap.b32 	%r2660, %r2655, %r2656, 18;
	mov.b64 	%rd3917, {%r2660, %r2659};
	xor.b64  	%rd3918, %rd3916, %rd3917;
	shf.l.wrap.b32 	%r2661, %r2655, %r2656, 23;
	shf.l.wrap.b32 	%r2662, %r2656, %r2655, 23;
	mov.b64 	%rd3919, {%r2662, %r2661};
	xor.b64  	%rd3920, %rd3918, %rd3919;
	add.s64 	%rd3921, %rd3915, %rd3920;
	add.s64 	%rd3922, %rd3921, 489312712824947311;
	add.s64 	%rd3923, %rd3922, %rd3786;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2663,%dummy}, %rd3897;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2664}, %rd3897;
	}
	shf.r.wrap.b32 	%r2665, %r2664, %r2663, 28;
	shf.r.wrap.b32 	%r2666, %r2663, %r2664, 28;
	mov.b64 	%rd3924, {%r2666, %r2665};
	shf.l.wrap.b32 	%r2667, %r2663, %r2664, 30;
	shf.l.wrap.b32 	%r2668, %r2664, %r2663, 30;
	mov.b64 	%rd3925, {%r2668, %r2667};
	xor.b64  	%rd3926, %rd3924, %rd3925;
	shf.l.wrap.b32 	%r2669, %r2663, %r2664, 25;
	shf.l.wrap.b32 	%r2670, %r2664, %r2663, 25;
	mov.b64 	%rd3927, {%r2670, %r2669};
	xor.b64  	%rd3928, %rd3926, %rd3927;
	and.b64  	%rd3929, %rd3897, %rd3860;
	or.b64  	%rd3930, %rd3897, %rd3860;
	and.b64  	%rd3931, %rd3930, %rd3823;
	or.b64  	%rd3932, %rd3931, %rd3929;
	add.s64 	%rd3933, %rd3932, %rd3928;
	add.s64 	%rd3934, %rd3933, %rd3922;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2671,%dummy}, %rd3873;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2672}, %rd3873;
	}
	shf.r.wrap.b32 	%r2673, %r2672, %r2671, 19;
	shf.r.wrap.b32 	%r2674, %r2671, %r2672, 19;
	mov.b64 	%rd3935, {%r2674, %r2673};
	shf.l.wrap.b32 	%r2675, %r2671, %r2672, 3;
	shf.l.wrap.b32 	%r2676, %r2672, %r2671, 3;
	mov.b64 	%rd3936, {%r2676, %r2675};
	xor.b64  	%rd3937, %rd3935, %rd3936;
	shr.u64 	%rd3938, %rd3873, 6;
	xor.b64  	%rd3939, %rd3937, %rd3938;
	shf.r.wrap.b32 	%r2677, %r2312, %r2311, 1;
	shf.r.wrap.b32 	%r2678, %r2311, %r2312, 1;
	mov.b64 	%rd3940, {%r2678, %r2677};
	shf.r.wrap.b32 	%r2679, %r2312, %r2311, 8;
	shf.r.wrap.b32 	%r2680, %r2311, %r2312, 8;
	mov.b64 	%rd3941, {%r2680, %r2679};
	xor.b64  	%rd3942, %rd3940, %rd3941;
	shr.u64 	%rd3943, %rd3392, 7;
	xor.b64  	%rd3944, %rd3942, %rd3943;
	add.s64 	%rd3945, %rd3939, %rd3329;
	add.s64 	%rd3946, %rd3945, %rd3688;
	add.s64 	%rd3947, %rd3946, %rd3944;
	add.s64 	%rd3948, %rd3947, %rd3812;
	xor.b64  	%rd3949, %rd3886, %rd3849;
	and.b64  	%rd3950, %rd3923, %rd3949;
	xor.b64  	%rd3951, %rd3950, %rd3849;
	add.s64 	%rd3952, %rd3948, %rd3951;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2681,%dummy}, %rd3923;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2682}, %rd3923;
	}
	shf.r.wrap.b32 	%r2683, %r2682, %r2681, 14;
	shf.r.wrap.b32 	%r2684, %r2681, %r2682, 14;
	mov.b64 	%rd3953, {%r2684, %r2683};
	shf.r.wrap.b32 	%r2685, %r2682, %r2681, 18;
	shf.r.wrap.b32 	%r2686, %r2681, %r2682, 18;
	mov.b64 	%rd3954, {%r2686, %r2685};
	xor.b64  	%rd3955, %rd3953, %rd3954;
	shf.l.wrap.b32 	%r2687, %r2681, %r2682, 23;
	shf.l.wrap.b32 	%r2688, %r2682, %r2681, 23;
	mov.b64 	%rd3956, {%r2688, %r2687};
	xor.b64  	%rd3957, %rd3955, %rd3956;
	add.s64 	%rd3958, %rd3952, %rd3957;
	add.s64 	%rd3959, %rd3958, 1452737877330783856;
	add.s64 	%rd3960, %rd3959, %rd3823;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2689,%dummy}, %rd3934;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2690}, %rd3934;
	}
	shf.r.wrap.b32 	%r2691, %r2690, %r2689, 28;
	shf.r.wrap.b32 	%r2692, %r2689, %r2690, 28;
	mov.b64 	%rd3961, {%r2692, %r2691};
	shf.l.wrap.b32 	%r2693, %r2689, %r2690, 30;
	shf.l.wrap.b32 	%r2694, %r2690, %r2689, 30;
	mov.b64 	%rd3962, {%r2694, %r2693};
	xor.b64  	%rd3963, %rd3961, %rd3962;
	shf.l.wrap.b32 	%r2695, %r2689, %r2690, 25;
	shf.l.wrap.b32 	%r2696, %r2690, %r2689, 25;
	mov.b64 	%rd3964, {%r2696, %r2695};
	xor.b64  	%rd3965, %rd3963, %rd3964;
	and.b64  	%rd3966, %rd3934, %rd3897;
	or.b64  	%rd3967, %rd3934, %rd3897;
	and.b64  	%rd3968, %rd3967, %rd3860;
	or.b64  	%rd3969, %rd3968, %rd3966;
	add.s64 	%rd3970, %rd3969, %rd3965;
	add.s64 	%rd3971, %rd3970, %rd3959;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2697,%dummy}, %rd3910;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2698}, %rd3910;
	}
	shf.r.wrap.b32 	%r2699, %r2698, %r2697, 19;
	shf.r.wrap.b32 	%r2700, %r2697, %r2698, 19;
	mov.b64 	%rd3972, {%r2700, %r2699};
	shf.l.wrap.b32 	%r2701, %r2697, %r2698, 3;
	shf.l.wrap.b32 	%r2702, %r2698, %r2697, 3;
	mov.b64 	%rd3973, {%r2702, %r2701};
	xor.b64  	%rd3974, %rd3972, %rd3973;
	shr.u64 	%rd3975, %rd3910, 6;
	xor.b64  	%rd3976, %rd3974, %rd3975;
	shf.r.wrap.b32 	%r2703, %r2340, %r2339, 1;
	shf.r.wrap.b32 	%r2704, %r2339, %r2340, 1;
	mov.b64 	%rd3977, {%r2704, %r2703};
	shf.r.wrap.b32 	%r2705, %r2340, %r2339, 8;
	shf.r.wrap.b32 	%r2706, %r2339, %r2340, 8;
	mov.b64 	%rd3978, {%r2706, %r2705};
	xor.b64  	%rd3979, %rd3977, %rd3978;
	shr.u64 	%rd3980, %rd3429, 7;
	xor.b64  	%rd3981, %rd3979, %rd3980;
	add.s64 	%rd3982, %rd3976, %rd3392;
	add.s64 	%rd3983, %rd3982, %rd3725;
	add.s64 	%rd3984, %rd3983, %rd3981;
	add.s64 	%rd3985, %rd3984, %rd3849;
	xor.b64  	%rd3986, %rd3923, %rd3886;
	and.b64  	%rd3987, %rd3960, %rd3986;
	xor.b64  	%rd3988, %rd3987, %rd3886;
	add.s64 	%rd3989, %rd3985, %rd3988;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2707,%dummy}, %rd3960;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2708}, %rd3960;
	}
	shf.r.wrap.b32 	%r2709, %r2708, %r2707, 14;
	shf.r.wrap.b32 	%r2710, %r2707, %r2708, 14;
	mov.b64 	%rd3990, {%r2710, %r2709};
	shf.r.wrap.b32 	%r2711, %r2708, %r2707, 18;
	shf.r.wrap.b32 	%r2712, %r2707, %r2708, 18;
	mov.b64 	%rd3991, {%r2712, %r2711};
	xor.b64  	%rd3992, %rd3990, %rd3991;
	shf.l.wrap.b32 	%r2713, %r2707, %r2708, 23;
	shf.l.wrap.b32 	%r2714, %r2708, %r2707, 23;
	mov.b64 	%rd3993, {%r2714, %r2713};
	xor.b64  	%rd3994, %rd3992, %rd3993;
	add.s64 	%rd3995, %rd3989, %rd3994;
	add.s64 	%rd3996, %rd3995, 2861767655752347644;
	add.s64 	%rd3997, %rd3996, %rd3860;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2715,%dummy}, %rd3971;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2716}, %rd3971;
	}
	shf.r.wrap.b32 	%r2717, %r2716, %r2715, 28;
	shf.r.wrap.b32 	%r2718, %r2715, %r2716, 28;
	mov.b64 	%rd3998, {%r2718, %r2717};
	shf.l.wrap.b32 	%r2719, %r2715, %r2716, 30;
	shf.l.wrap.b32 	%r2720, %r2716, %r2715, 30;
	mov.b64 	%rd3999, {%r2720, %r2719};
	xor.b64  	%rd4000, %rd3998, %rd3999;
	shf.l.wrap.b32 	%r2721, %r2715, %r2716, 25;
	shf.l.wrap.b32 	%r2722, %r2716, %r2715, 25;
	mov.b64 	%rd4001, {%r2722, %r2721};
	xor.b64  	%rd4002, %rd4000, %rd4001;
	and.b64  	%rd4003, %rd3971, %rd3934;
	or.b64  	%rd4004, %rd3971, %rd3934;
	and.b64  	%rd4005, %rd4004, %rd3897;
	or.b64  	%rd4006, %rd4005, %rd4003;
	add.s64 	%rd4007, %rd4006, %rd4002;
	add.s64 	%rd4008, %rd4007, %rd3996;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2723,%dummy}, %rd3947;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2724}, %rd3947;
	}
	shf.r.wrap.b32 	%r2725, %r2724, %r2723, 19;
	shf.r.wrap.b32 	%r2726, %r2723, %r2724, 19;
	mov.b64 	%rd4009, {%r2726, %r2725};
	shf.l.wrap.b32 	%r2727, %r2723, %r2724, 3;
	shf.l.wrap.b32 	%r2728, %r2724, %r2723, 3;
	mov.b64 	%rd4010, {%r2728, %r2727};
	xor.b64  	%rd4011, %rd4009, %rd4010;
	shr.u64 	%rd4012, %rd3947, 6;
	xor.b64  	%rd4013, %rd4011, %rd4012;
	shf.r.wrap.b32 	%r2729, %r2368, %r2367, 1;
	shf.r.wrap.b32 	%r2730, %r2367, %r2368, 1;
	mov.b64 	%rd4014, {%r2730, %r2729};
	shf.r.wrap.b32 	%r2731, %r2368, %r2367, 8;
	shf.r.wrap.b32 	%r2732, %r2367, %r2368, 8;
	mov.b64 	%rd4015, {%r2732, %r2731};
	xor.b64  	%rd4016, %rd4014, %rd4015;
	shr.u64 	%rd4017, %rd3466, 7;
	xor.b64  	%rd4018, %rd4016, %rd4017;
	add.s64 	%rd4019, %rd4013, %rd3429;
	add.s64 	%rd4020, %rd4019, %rd3762;
	add.s64 	%rd4021, %rd4020, %rd4018;
	add.s64 	%rd4022, %rd4021, %rd3886;
	xor.b64  	%rd4023, %rd3960, %rd3923;
	and.b64  	%rd4024, %rd3997, %rd4023;
	xor.b64  	%rd4025, %rd4024, %rd3923;
	add.s64 	%rd4026, %rd4022, %rd4025;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2733,%dummy}, %rd3997;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2734}, %rd3997;
	}
	shf.r.wrap.b32 	%r2735, %r2734, %r2733, 14;
	shf.r.wrap.b32 	%r2736, %r2733, %r2734, 14;
	mov.b64 	%rd4027, {%r2736, %r2735};
	shf.r.wrap.b32 	%r2737, %r2734, %r2733, 18;
	shf.r.wrap.b32 	%r2738, %r2733, %r2734, 18;
	mov.b64 	%rd4028, {%r2738, %r2737};
	xor.b64  	%rd4029, %rd4027, %rd4028;
	shf.l.wrap.b32 	%r2739, %r2733, %r2734, 23;
	shf.l.wrap.b32 	%r2740, %r2734, %r2733, 23;
	mov.b64 	%rd4030, {%r2740, %r2739};
	xor.b64  	%rd4031, %rd4029, %rd4030;
	add.s64 	%rd4032, %rd4026, %rd4031;
	add.s64 	%rd4033, %rd4032, 3322285676063803686;
	add.s64 	%rd4034, %rd4033, %rd3897;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2741,%dummy}, %rd4008;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2742}, %rd4008;
	}
	shf.r.wrap.b32 	%r2743, %r2742, %r2741, 28;
	shf.r.wrap.b32 	%r2744, %r2741, %r2742, 28;
	mov.b64 	%rd4035, {%r2744, %r2743};
	shf.l.wrap.b32 	%r2745, %r2741, %r2742, 30;
	shf.l.wrap.b32 	%r2746, %r2742, %r2741, 30;
	mov.b64 	%rd4036, {%r2746, %r2745};
	xor.b64  	%rd4037, %rd4035, %rd4036;
	shf.l.wrap.b32 	%r2747, %r2741, %r2742, 25;
	shf.l.wrap.b32 	%r2748, %r2742, %r2741, 25;
	mov.b64 	%rd4038, {%r2748, %r2747};
	xor.b64  	%rd4039, %rd4037, %rd4038;
	and.b64  	%rd4040, %rd4008, %rd3971;
	or.b64  	%rd4041, %rd4008, %rd3971;
	and.b64  	%rd4042, %rd4041, %rd3934;
	or.b64  	%rd4043, %rd4042, %rd4040;
	add.s64 	%rd4044, %rd4043, %rd4039;
	add.s64 	%rd4045, %rd4044, %rd4033;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2749,%dummy}, %rd3984;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2750}, %rd3984;
	}
	shf.r.wrap.b32 	%r2751, %r2750, %r2749, 19;
	shf.r.wrap.b32 	%r2752, %r2749, %r2750, 19;
	mov.b64 	%rd4046, {%r2752, %r2751};
	shf.l.wrap.b32 	%r2753, %r2749, %r2750, 3;
	shf.l.wrap.b32 	%r2754, %r2750, %r2749, 3;
	mov.b64 	%rd4047, {%r2754, %r2753};
	xor.b64  	%rd4048, %rd4046, %rd4047;
	shr.u64 	%rd4049, %rd3984, 6;
	xor.b64  	%rd4050, %rd4048, %rd4049;
	shf.r.wrap.b32 	%r2755, %r2396, %r2395, 1;
	shf.r.wrap.b32 	%r2756, %r2395, %r2396, 1;
	mov.b64 	%rd4051, {%r2756, %r2755};
	shf.r.wrap.b32 	%r2757, %r2396, %r2395, 8;
	shf.r.wrap.b32 	%r2758, %r2395, %r2396, 8;
	mov.b64 	%rd4052, {%r2758, %r2757};
	xor.b64  	%rd4053, %rd4051, %rd4052;
	shr.u64 	%rd4054, %rd3503, 7;
	xor.b64  	%rd4055, %rd4053, %rd4054;
	add.s64 	%rd4056, %rd4050, %rd3466;
	add.s64 	%rd4057, %rd4056, %rd3799;
	add.s64 	%rd4058, %rd4057, %rd4055;
	add.s64 	%rd4059, %rd4058, %rd3923;
	xor.b64  	%rd4060, %rd3997, %rd3960;
	and.b64  	%rd4061, %rd4034, %rd4060;
	xor.b64  	%rd4062, %rd4061, %rd3960;
	add.s64 	%rd4063, %rd4059, %rd4062;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2759,%dummy}, %rd4034;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2760}, %rd4034;
	}
	shf.r.wrap.b32 	%r2761, %r2760, %r2759, 14;
	shf.r.wrap.b32 	%r2762, %r2759, %r2760, 14;
	mov.b64 	%rd4064, {%r2762, %r2761};
	shf.r.wrap.b32 	%r2763, %r2760, %r2759, 18;
	shf.r.wrap.b32 	%r2764, %r2759, %r2760, 18;
	mov.b64 	%rd4065, {%r2764, %r2763};
	xor.b64  	%rd4066, %rd4064, %rd4065;
	shf.l.wrap.b32 	%r2765, %r2759, %r2760, 23;
	shf.l.wrap.b32 	%r2766, %r2760, %r2759, 23;
	mov.b64 	%rd4067, {%r2766, %r2765};
	xor.b64  	%rd4068, %rd4066, %rd4067;
	add.s64 	%rd4069, %rd4063, %rd4068;
	add.s64 	%rd4070, %rd4069, 5560940570517711597;
	add.s64 	%rd4071, %rd4070, %rd3934;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2767,%dummy}, %rd4045;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2768}, %rd4045;
	}
	shf.r.wrap.b32 	%r2769, %r2768, %r2767, 28;
	shf.r.wrap.b32 	%r2770, %r2767, %r2768, 28;
	mov.b64 	%rd4072, {%r2770, %r2769};
	shf.l.wrap.b32 	%r2771, %r2767, %r2768, 30;
	shf.l.wrap.b32 	%r2772, %r2768, %r2767, 30;
	mov.b64 	%rd4073, {%r2772, %r2771};
	xor.b64  	%rd4074, %rd4072, %rd4073;
	shf.l.wrap.b32 	%r2773, %r2767, %r2768, 25;
	shf.l.wrap.b32 	%r2774, %r2768, %r2767, 25;
	mov.b64 	%rd4075, {%r2774, %r2773};
	xor.b64  	%rd4076, %rd4074, %rd4075;
	and.b64  	%rd4077, %rd4045, %rd4008;
	or.b64  	%rd4078, %rd4045, %rd4008;
	and.b64  	%rd4079, %rd4078, %rd3971;
	or.b64  	%rd4080, %rd4079, %rd4077;
	add.s64 	%rd4081, %rd4080, %rd4076;
	add.s64 	%rd4082, %rd4081, %rd4070;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2775,%dummy}, %rd4021;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2776}, %rd4021;
	}
	shf.r.wrap.b32 	%r2777, %r2776, %r2775, 19;
	shf.r.wrap.b32 	%r2778, %r2775, %r2776, 19;
	mov.b64 	%rd4083, {%r2778, %r2777};
	shf.l.wrap.b32 	%r2779, %r2775, %r2776, 3;
	shf.l.wrap.b32 	%r2780, %r2776, %r2775, 3;
	mov.b64 	%rd4084, {%r2780, %r2779};
	xor.b64  	%rd4085, %rd4083, %rd4084;
	shr.u64 	%rd4086, %rd4021, 6;
	xor.b64  	%rd4087, %rd4085, %rd4086;
	shf.r.wrap.b32 	%r2781, %r2424, %r2423, 1;
	shf.r.wrap.b32 	%r2782, %r2423, %r2424, 1;
	mov.b64 	%rd4088, {%r2782, %r2781};
	shf.r.wrap.b32 	%r2783, %r2424, %r2423, 8;
	shf.r.wrap.b32 	%r2784, %r2423, %r2424, 8;
	mov.b64 	%rd4089, {%r2784, %r2783};
	xor.b64  	%rd4090, %rd4088, %rd4089;
	shr.u64 	%rd4091, %rd3540, 7;
	xor.b64  	%rd4092, %rd4090, %rd4091;
	add.s64 	%rd4093, %rd4087, %rd3503;
	add.s64 	%rd4094, %rd4093, %rd3836;
	add.s64 	%rd4095, %rd4094, %rd4092;
	add.s64 	%rd4096, %rd4095, %rd3960;
	xor.b64  	%rd4097, %rd4034, %rd3997;
	and.b64  	%rd4098, %rd4071, %rd4097;
	xor.b64  	%rd4099, %rd4098, %rd3997;
	add.s64 	%rd4100, %rd4096, %rd4099;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2785,%dummy}, %rd4071;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2786}, %rd4071;
	}
	shf.r.wrap.b32 	%r2787, %r2786, %r2785, 14;
	shf.r.wrap.b32 	%r2788, %r2785, %r2786, 14;
	mov.b64 	%rd4101, {%r2788, %r2787};
	shf.r.wrap.b32 	%r2789, %r2786, %r2785, 18;
	shf.r.wrap.b32 	%r2790, %r2785, %r2786, 18;
	mov.b64 	%rd4102, {%r2790, %r2789};
	xor.b64  	%rd4103, %rd4101, %rd4102;
	shf.l.wrap.b32 	%r2791, %r2785, %r2786, 23;
	shf.l.wrap.b32 	%r2792, %r2786, %r2785, 23;
	mov.b64 	%rd4104, {%r2792, %r2791};
	xor.b64  	%rd4105, %rd4103, %rd4104;
	add.s64 	%rd4106, %rd4100, %rd4105;
	add.s64 	%rd4107, %rd4106, 5996557281743188959;
	add.s64 	%rd4108, %rd4107, %rd3971;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2793,%dummy}, %rd4082;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2794}, %rd4082;
	}
	shf.r.wrap.b32 	%r2795, %r2794, %r2793, 28;
	shf.r.wrap.b32 	%r2796, %r2793, %r2794, 28;
	mov.b64 	%rd4109, {%r2796, %r2795};
	shf.l.wrap.b32 	%r2797, %r2793, %r2794, 30;
	shf.l.wrap.b32 	%r2798, %r2794, %r2793, 30;
	mov.b64 	%rd4110, {%r2798, %r2797};
	xor.b64  	%rd4111, %rd4109, %rd4110;
	shf.l.wrap.b32 	%r2799, %r2793, %r2794, 25;
	shf.l.wrap.b32 	%r2800, %r2794, %r2793, 25;
	mov.b64 	%rd4112, {%r2800, %r2799};
	xor.b64  	%rd4113, %rd4111, %rd4112;
	and.b64  	%rd4114, %rd4082, %rd4045;
	or.b64  	%rd4115, %rd4082, %rd4045;
	and.b64  	%rd4116, %rd4115, %rd4008;
	or.b64  	%rd4117, %rd4116, %rd4114;
	add.s64 	%rd4118, %rd4117, %rd4113;
	add.s64 	%rd4119, %rd4118, %rd4107;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2801,%dummy}, %rd4058;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2802}, %rd4058;
	}
	shf.r.wrap.b32 	%r2803, %r2802, %r2801, 19;
	shf.r.wrap.b32 	%r2804, %r2801, %r2802, 19;
	mov.b64 	%rd4120, {%r2804, %r2803};
	shf.l.wrap.b32 	%r2805, %r2801, %r2802, 3;
	shf.l.wrap.b32 	%r2806, %r2802, %r2801, 3;
	mov.b64 	%rd4121, {%r2806, %r2805};
	xor.b64  	%rd4122, %rd4120, %rd4121;
	shr.u64 	%rd4123, %rd4058, 6;
	xor.b64  	%rd4124, %rd4122, %rd4123;
	shf.r.wrap.b32 	%r2807, %r2452, %r2451, 1;
	shf.r.wrap.b32 	%r2808, %r2451, %r2452, 1;
	mov.b64 	%rd4125, {%r2808, %r2807};
	shf.r.wrap.b32 	%r2809, %r2452, %r2451, 8;
	shf.r.wrap.b32 	%r2810, %r2451, %r2452, 8;
	mov.b64 	%rd4126, {%r2810, %r2809};
	xor.b64  	%rd4127, %rd4125, %rd4126;
	shr.u64 	%rd4128, %rd3577, 7;
	xor.b64  	%rd4129, %rd4127, %rd4128;
	add.s64 	%rd4130, %rd4124, %rd3540;
	add.s64 	%rd4131, %rd4130, %rd3873;
	add.s64 	%rd4132, %rd4131, %rd4129;
	add.s64 	%rd4133, %rd4132, %rd3997;
	xor.b64  	%rd4134, %rd4071, %rd4034;
	and.b64  	%rd4135, %rd4108, %rd4134;
	xor.b64  	%rd4136, %rd4135, %rd4034;
	add.s64 	%rd4137, %rd4133, %rd4136;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2811,%dummy}, %rd4108;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2812}, %rd4108;
	}
	shf.r.wrap.b32 	%r2813, %r2812, %r2811, 14;
	shf.r.wrap.b32 	%r2814, %r2811, %r2812, 14;
	mov.b64 	%rd4138, {%r2814, %r2813};
	shf.r.wrap.b32 	%r2815, %r2812, %r2811, 18;
	shf.r.wrap.b32 	%r2816, %r2811, %r2812, 18;
	mov.b64 	%rd4139, {%r2816, %r2815};
	xor.b64  	%rd4140, %rd4138, %rd4139;
	shf.l.wrap.b32 	%r2817, %r2811, %r2812, 23;
	shf.l.wrap.b32 	%r2818, %r2812, %r2811, 23;
	mov.b64 	%rd4141, {%r2818, %r2817};
	xor.b64  	%rd4142, %rd4140, %rd4141;
	add.s64 	%rd4143, %rd4137, %rd4142;
	add.s64 	%rd4144, %rd4143, 7280758554555802590;
	add.s64 	%rd4145, %rd4144, %rd4008;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2819,%dummy}, %rd4119;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2820}, %rd4119;
	}
	shf.r.wrap.b32 	%r2821, %r2820, %r2819, 28;
	shf.r.wrap.b32 	%r2822, %r2819, %r2820, 28;
	mov.b64 	%rd4146, {%r2822, %r2821};
	shf.l.wrap.b32 	%r2823, %r2819, %r2820, 30;
	shf.l.wrap.b32 	%r2824, %r2820, %r2819, 30;
	mov.b64 	%rd4147, {%r2824, %r2823};
	xor.b64  	%rd4148, %rd4146, %rd4147;
	shf.l.wrap.b32 	%r2825, %r2819, %r2820, 25;
	shf.l.wrap.b32 	%r2826, %r2820, %r2819, 25;
	mov.b64 	%rd4149, {%r2826, %r2825};
	xor.b64  	%rd4150, %rd4148, %rd4149;
	and.b64  	%rd4151, %rd4119, %rd4082;
	or.b64  	%rd4152, %rd4119, %rd4082;
	and.b64  	%rd4153, %rd4152, %rd4045;
	or.b64  	%rd4154, %rd4153, %rd4151;
	add.s64 	%rd4155, %rd4154, %rd4150;
	add.s64 	%rd4156, %rd4155, %rd4144;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2827,%dummy}, %rd4095;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2828}, %rd4095;
	}
	shf.r.wrap.b32 	%r2829, %r2828, %r2827, 19;
	shf.r.wrap.b32 	%r2830, %r2827, %r2828, 19;
	mov.b64 	%rd4157, {%r2830, %r2829};
	shf.l.wrap.b32 	%r2831, %r2827, %r2828, 3;
	shf.l.wrap.b32 	%r2832, %r2828, %r2827, 3;
	mov.b64 	%rd4158, {%r2832, %r2831};
	xor.b64  	%rd4159, %rd4157, %rd4158;
	shr.u64 	%rd4160, %rd4095, 6;
	xor.b64  	%rd4161, %rd4159, %rd4160;
	shf.r.wrap.b32 	%r2833, %r2480, %r2479, 1;
	shf.r.wrap.b32 	%r2834, %r2479, %r2480, 1;
	mov.b64 	%rd4162, {%r2834, %r2833};
	shf.r.wrap.b32 	%r2835, %r2480, %r2479, 8;
	shf.r.wrap.b32 	%r2836, %r2479, %r2480, 8;
	mov.b64 	%rd4163, {%r2836, %r2835};
	xor.b64  	%rd4164, %rd4162, %rd4163;
	shr.u64 	%rd4165, %rd3614, 7;
	xor.b64  	%rd4166, %rd4164, %rd4165;
	add.s64 	%rd4167, %rd4161, %rd3577;
	add.s64 	%rd4168, %rd4167, %rd3910;
	add.s64 	%rd4169, %rd4168, %rd4166;
	add.s64 	%rd4170, %rd4169, %rd4034;
	xor.b64  	%rd4171, %rd4108, %rd4071;
	and.b64  	%rd4172, %rd4145, %rd4171;
	xor.b64  	%rd4173, %rd4172, %rd4071;
	add.s64 	%rd4174, %rd4170, %rd4173;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2837,%dummy}, %rd4145;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2838}, %rd4145;
	}
	shf.r.wrap.b32 	%r2839, %r2838, %r2837, 14;
	shf.r.wrap.b32 	%r2840, %r2837, %r2838, 14;
	mov.b64 	%rd4175, {%r2840, %r2839};
	shf.r.wrap.b32 	%r2841, %r2838, %r2837, 18;
	shf.r.wrap.b32 	%r2842, %r2837, %r2838, 18;
	mov.b64 	%rd4176, {%r2842, %r2841};
	xor.b64  	%rd4177, %rd4175, %rd4176;
	shf.l.wrap.b32 	%r2843, %r2837, %r2838, 23;
	shf.l.wrap.b32 	%r2844, %r2838, %r2837, 23;
	mov.b64 	%rd4178, {%r2844, %r2843};
	xor.b64  	%rd4179, %rd4177, %rd4178;
	add.s64 	%rd4180, %rd4174, %rd4179;
	add.s64 	%rd4181, %rd4180, 8532644243296465576;
	add.s64 	%rd4182, %rd4181, %rd4045;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2845,%dummy}, %rd4156;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2846}, %rd4156;
	}
	shf.r.wrap.b32 	%r2847, %r2846, %r2845, 28;
	shf.r.wrap.b32 	%r2848, %r2845, %r2846, 28;
	mov.b64 	%rd4183, {%r2848, %r2847};
	shf.l.wrap.b32 	%r2849, %r2845, %r2846, 30;
	shf.l.wrap.b32 	%r2850, %r2846, %r2845, 30;
	mov.b64 	%rd4184, {%r2850, %r2849};
	xor.b64  	%rd4185, %rd4183, %rd4184;
	shf.l.wrap.b32 	%r2851, %r2845, %r2846, 25;
	shf.l.wrap.b32 	%r2852, %r2846, %r2845, 25;
	mov.b64 	%rd4186, {%r2852, %r2851};
	xor.b64  	%rd4187, %rd4185, %rd4186;
	and.b64  	%rd4188, %rd4156, %rd4119;
	or.b64  	%rd4189, %rd4156, %rd4119;
	and.b64  	%rd4190, %rd4189, %rd4082;
	or.b64  	%rd4191, %rd4190, %rd4188;
	add.s64 	%rd4192, %rd4191, %rd4187;
	add.s64 	%rd4193, %rd4192, %rd4181;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2853,%dummy}, %rd4132;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2854}, %rd4132;
	}
	shf.r.wrap.b32 	%r2855, %r2854, %r2853, 19;
	shf.r.wrap.b32 	%r2856, %r2853, %r2854, 19;
	mov.b64 	%rd4194, {%r2856, %r2855};
	shf.l.wrap.b32 	%r2857, %r2853, %r2854, 3;
	shf.l.wrap.b32 	%r2858, %r2854, %r2853, 3;
	mov.b64 	%rd4195, {%r2858, %r2857};
	xor.b64  	%rd4196, %rd4194, %rd4195;
	shr.u64 	%rd4197, %rd4132, 6;
	xor.b64  	%rd4198, %rd4196, %rd4197;
	shf.r.wrap.b32 	%r2859, %r2508, %r2507, 1;
	shf.r.wrap.b32 	%r2860, %r2507, %r2508, 1;
	mov.b64 	%rd4199, {%r2860, %r2859};
	shf.r.wrap.b32 	%r2861, %r2508, %r2507, 8;
	shf.r.wrap.b32 	%r2862, %r2507, %r2508, 8;
	mov.b64 	%rd4200, {%r2862, %r2861};
	xor.b64  	%rd4201, %rd4199, %rd4200;
	shr.u64 	%rd4202, %rd3651, 7;
	xor.b64  	%rd4203, %rd4201, %rd4202;
	add.s64 	%rd4204, %rd4198, %rd3614;
	add.s64 	%rd4205, %rd4204, %rd3947;
	add.s64 	%rd4206, %rd4205, %rd4203;
	add.s64 	%rd4207, %rd4206, %rd4071;
	xor.b64  	%rd4208, %rd4145, %rd4108;
	and.b64  	%rd4209, %rd4182, %rd4208;
	xor.b64  	%rd4210, %rd4209, %rd4108;
	add.s64 	%rd4211, %rd4207, %rd4210;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2863,%dummy}, %rd4182;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2864}, %rd4182;
	}
	shf.r.wrap.b32 	%r2865, %r2864, %r2863, 14;
	shf.r.wrap.b32 	%r2866, %r2863, %r2864, 14;
	mov.b64 	%rd4212, {%r2866, %r2865};
	shf.r.wrap.b32 	%r2867, %r2864, %r2863, 18;
	shf.r.wrap.b32 	%r2868, %r2863, %r2864, 18;
	mov.b64 	%rd4213, {%r2868, %r2867};
	xor.b64  	%rd4214, %rd4212, %rd4213;
	shf.l.wrap.b32 	%r2869, %r2863, %r2864, 23;
	shf.l.wrap.b32 	%r2870, %r2864, %r2863, 23;
	mov.b64 	%rd4215, {%r2870, %r2869};
	xor.b64  	%rd4216, %rd4214, %rd4215;
	add.s64 	%rd4217, %rd4211, %rd4216;
	add.s64 	%rd4218, %rd4217, -9096487096722542874;
	add.s64 	%rd4219, %rd4218, %rd4082;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2871,%dummy}, %rd4193;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2872}, %rd4193;
	}
	shf.r.wrap.b32 	%r2873, %r2872, %r2871, 28;
	shf.r.wrap.b32 	%r2874, %r2871, %r2872, 28;
	mov.b64 	%rd4220, {%r2874, %r2873};
	shf.l.wrap.b32 	%r2875, %r2871, %r2872, 30;
	shf.l.wrap.b32 	%r2876, %r2872, %r2871, 30;
	mov.b64 	%rd4221, {%r2876, %r2875};
	xor.b64  	%rd4222, %rd4220, %rd4221;
	shf.l.wrap.b32 	%r2877, %r2871, %r2872, 25;
	shf.l.wrap.b32 	%r2878, %r2872, %r2871, 25;
	mov.b64 	%rd4223, {%r2878, %r2877};
	xor.b64  	%rd4224, %rd4222, %rd4223;
	and.b64  	%rd4225, %rd4193, %rd4156;
	or.b64  	%rd4226, %rd4193, %rd4156;
	and.b64  	%rd4227, %rd4226, %rd4119;
	or.b64  	%rd4228, %rd4227, %rd4225;
	add.s64 	%rd4229, %rd4228, %rd4224;
	add.s64 	%rd4230, %rd4229, %rd4218;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2879,%dummy}, %rd4169;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2880}, %rd4169;
	}
	shf.r.wrap.b32 	%r2881, %r2880, %r2879, 19;
	shf.r.wrap.b32 	%r2882, %r2879, %r2880, 19;
	mov.b64 	%rd4231, {%r2882, %r2881};
	shf.l.wrap.b32 	%r2883, %r2879, %r2880, 3;
	shf.l.wrap.b32 	%r2884, %r2880, %r2879, 3;
	mov.b64 	%rd4232, {%r2884, %r2883};
	xor.b64  	%rd4233, %rd4231, %rd4232;
	shr.u64 	%rd4234, %rd4169, 6;
	xor.b64  	%rd4235, %rd4233, %rd4234;
	shf.r.wrap.b32 	%r2885, %r2536, %r2535, 1;
	shf.r.wrap.b32 	%r2886, %r2535, %r2536, 1;
	mov.b64 	%rd4236, {%r2886, %r2885};
	shf.r.wrap.b32 	%r2887, %r2536, %r2535, 8;
	shf.r.wrap.b32 	%r2888, %r2535, %r2536, 8;
	mov.b64 	%rd4237, {%r2888, %r2887};
	xor.b64  	%rd4238, %rd4236, %rd4237;
	shr.u64 	%rd4239, %rd3688, 7;
	xor.b64  	%rd4240, %rd4238, %rd4239;
	add.s64 	%rd4241, %rd4235, %rd3651;
	add.s64 	%rd4242, %rd4241, %rd3984;
	add.s64 	%rd4243, %rd4242, %rd4240;
	add.s64 	%rd4244, %rd4243, %rd4108;
	xor.b64  	%rd4245, %rd4182, %rd4145;
	and.b64  	%rd4246, %rd4219, %rd4245;
	xor.b64  	%rd4247, %rd4246, %rd4145;
	add.s64 	%rd4248, %rd4244, %rd4247;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2889,%dummy}, %rd4219;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2890}, %rd4219;
	}
	shf.r.wrap.b32 	%r2891, %r2890, %r2889, 14;
	shf.r.wrap.b32 	%r2892, %r2889, %r2890, 14;
	mov.b64 	%rd4249, {%r2892, %r2891};
	shf.r.wrap.b32 	%r2893, %r2890, %r2889, 18;
	shf.r.wrap.b32 	%r2894, %r2889, %r2890, 18;
	mov.b64 	%rd4250, {%r2894, %r2893};
	xor.b64  	%rd4251, %rd4249, %rd4250;
	shf.l.wrap.b32 	%r2895, %r2889, %r2890, 23;
	shf.l.wrap.b32 	%r2896, %r2890, %r2889, 23;
	mov.b64 	%rd4252, {%r2896, %r2895};
	xor.b64  	%rd4253, %rd4251, %rd4252;
	add.s64 	%rd4254, %rd4248, %rd4253;
	add.s64 	%rd4255, %rd4254, -7894198246740708037;
	add.s64 	%rd4256, %rd4255, %rd4119;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2897,%dummy}, %rd4230;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2898}, %rd4230;
	}
	shf.r.wrap.b32 	%r2899, %r2898, %r2897, 28;
	shf.r.wrap.b32 	%r2900, %r2897, %r2898, 28;
	mov.b64 	%rd4257, {%r2900, %r2899};
	shf.l.wrap.b32 	%r2901, %r2897, %r2898, 30;
	shf.l.wrap.b32 	%r2902, %r2898, %r2897, 30;
	mov.b64 	%rd4258, {%r2902, %r2901};
	xor.b64  	%rd4259, %rd4257, %rd4258;
	shf.l.wrap.b32 	%r2903, %r2897, %r2898, 25;
	shf.l.wrap.b32 	%r2904, %r2898, %r2897, 25;
	mov.b64 	%rd4260, {%r2904, %r2903};
	xor.b64  	%rd4261, %rd4259, %rd4260;
	and.b64  	%rd4262, %rd4230, %rd4193;
	or.b64  	%rd4263, %rd4230, %rd4193;
	and.b64  	%rd4264, %rd4263, %rd4156;
	or.b64  	%rd4265, %rd4264, %rd4262;
	add.s64 	%rd4266, %rd4265, %rd4261;
	add.s64 	%rd4267, %rd4266, %rd4255;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2905,%dummy}, %rd4206;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2906}, %rd4206;
	}
	shf.r.wrap.b32 	%r2907, %r2906, %r2905, 19;
	shf.r.wrap.b32 	%r2908, %r2905, %r2906, 19;
	mov.b64 	%rd4268, {%r2908, %r2907};
	shf.l.wrap.b32 	%r2909, %r2905, %r2906, 3;
	shf.l.wrap.b32 	%r2910, %r2906, %r2905, 3;
	mov.b64 	%rd4269, {%r2910, %r2909};
	xor.b64  	%rd4270, %rd4268, %rd4269;
	shr.u64 	%rd4271, %rd4206, 6;
	xor.b64  	%rd4272, %rd4270, %rd4271;
	shf.r.wrap.b32 	%r2911, %r2564, %r2563, 1;
	shf.r.wrap.b32 	%r2912, %r2563, %r2564, 1;
	mov.b64 	%rd4273, {%r2912, %r2911};
	shf.r.wrap.b32 	%r2913, %r2564, %r2563, 8;
	shf.r.wrap.b32 	%r2914, %r2563, %r2564, 8;
	mov.b64 	%rd4274, {%r2914, %r2913};
	xor.b64  	%rd4275, %rd4273, %rd4274;
	shr.u64 	%rd4276, %rd3725, 7;
	xor.b64  	%rd4277, %rd4275, %rd4276;
	add.s64 	%rd4278, %rd4272, %rd3688;
	add.s64 	%rd4279, %rd4278, %rd4021;
	add.s64 	%rd4280, %rd4279, %rd4277;
	add.s64 	%rd4281, %rd4280, %rd4145;
	xor.b64  	%rd4282, %rd4219, %rd4182;
	and.b64  	%rd4283, %rd4256, %rd4282;
	xor.b64  	%rd4284, %rd4283, %rd4182;
	add.s64 	%rd4285, %rd4281, %rd4284;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2915,%dummy}, %rd4256;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2916}, %rd4256;
	}
	shf.r.wrap.b32 	%r2917, %r2916, %r2915, 14;
	shf.r.wrap.b32 	%r2918, %r2915, %r2916, 14;
	mov.b64 	%rd4286, {%r2918, %r2917};
	shf.r.wrap.b32 	%r2919, %r2916, %r2915, 18;
	shf.r.wrap.b32 	%r2920, %r2915, %r2916, 18;
	mov.b64 	%rd4287, {%r2920, %r2919};
	xor.b64  	%rd4288, %rd4286, %rd4287;
	shf.l.wrap.b32 	%r2921, %r2915, %r2916, 23;
	shf.l.wrap.b32 	%r2922, %r2916, %r2915, 23;
	mov.b64 	%rd4289, {%r2922, %r2921};
	xor.b64  	%rd4290, %rd4288, %rd4289;
	add.s64 	%rd4291, %rd4285, %rd4290;
	add.s64 	%rd4292, %rd4291, -6719396339535248540;
	add.s64 	%rd4293, %rd4292, %rd4156;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2923,%dummy}, %rd4267;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2924}, %rd4267;
	}
	shf.r.wrap.b32 	%r2925, %r2924, %r2923, 28;
	shf.r.wrap.b32 	%r2926, %r2923, %r2924, 28;
	mov.b64 	%rd4294, {%r2926, %r2925};
	shf.l.wrap.b32 	%r2927, %r2923, %r2924, 30;
	shf.l.wrap.b32 	%r2928, %r2924, %r2923, 30;
	mov.b64 	%rd4295, {%r2928, %r2927};
	xor.b64  	%rd4296, %rd4294, %rd4295;
	shf.l.wrap.b32 	%r2929, %r2923, %r2924, 25;
	shf.l.wrap.b32 	%r2930, %r2924, %r2923, 25;
	mov.b64 	%rd4297, {%r2930, %r2929};
	xor.b64  	%rd4298, %rd4296, %rd4297;
	and.b64  	%rd4299, %rd4267, %rd4230;
	or.b64  	%rd4300, %rd4267, %rd4230;
	and.b64  	%rd4301, %rd4300, %rd4193;
	or.b64  	%rd4302, %rd4301, %rd4299;
	add.s64 	%rd4303, %rd4302, %rd4298;
	add.s64 	%rd4304, %rd4303, %rd4292;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2931,%dummy}, %rd4243;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2932}, %rd4243;
	}
	shf.r.wrap.b32 	%r2933, %r2932, %r2931, 19;
	shf.r.wrap.b32 	%r2934, %r2931, %r2932, 19;
	mov.b64 	%rd4305, {%r2934, %r2933};
	shf.l.wrap.b32 	%r2935, %r2931, %r2932, 3;
	shf.l.wrap.b32 	%r2936, %r2932, %r2931, 3;
	mov.b64 	%rd4306, {%r2936, %r2935};
	xor.b64  	%rd4307, %rd4305, %rd4306;
	shr.u64 	%rd4308, %rd4243, 6;
	xor.b64  	%rd4309, %rd4307, %rd4308;
	shf.r.wrap.b32 	%r2937, %r2592, %r2591, 1;
	shf.r.wrap.b32 	%r2938, %r2591, %r2592, 1;
	mov.b64 	%rd4310, {%r2938, %r2937};
	shf.r.wrap.b32 	%r2939, %r2592, %r2591, 8;
	shf.r.wrap.b32 	%r2940, %r2591, %r2592, 8;
	mov.b64 	%rd4311, {%r2940, %r2939};
	xor.b64  	%rd4312, %rd4310, %rd4311;
	shr.u64 	%rd4313, %rd3762, 7;
	xor.b64  	%rd4314, %rd4312, %rd4313;
	add.s64 	%rd4315, %rd4309, %rd3725;
	add.s64 	%rd4316, %rd4315, %rd4058;
	add.s64 	%rd4317, %rd4316, %rd4314;
	add.s64 	%rd4318, %rd4317, %rd4182;
	xor.b64  	%rd4319, %rd4256, %rd4219;
	and.b64  	%rd4320, %rd4293, %rd4319;
	xor.b64  	%rd4321, %rd4320, %rd4219;
	add.s64 	%rd4322, %rd4318, %rd4321;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2941,%dummy}, %rd4293;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2942}, %rd4293;
	}
	shf.r.wrap.b32 	%r2943, %r2942, %r2941, 14;
	shf.r.wrap.b32 	%r2944, %r2941, %r2942, 14;
	mov.b64 	%rd4323, {%r2944, %r2943};
	shf.r.wrap.b32 	%r2945, %r2942, %r2941, 18;
	shf.r.wrap.b32 	%r2946, %r2941, %r2942, 18;
	mov.b64 	%rd4324, {%r2946, %r2945};
	xor.b64  	%rd4325, %rd4323, %rd4324;
	shf.l.wrap.b32 	%r2947, %r2941, %r2942, 23;
	shf.l.wrap.b32 	%r2948, %r2942, %r2941, 23;
	mov.b64 	%rd4326, {%r2948, %r2947};
	xor.b64  	%rd4327, %rd4325, %rd4326;
	add.s64 	%rd4328, %rd4322, %rd4327;
	add.s64 	%rd4329, %rd4328, -6333637450476146687;
	add.s64 	%rd4330, %rd4329, %rd4193;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2949,%dummy}, %rd4304;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2950}, %rd4304;
	}
	shf.r.wrap.b32 	%r2951, %r2950, %r2949, 28;
	shf.r.wrap.b32 	%r2952, %r2949, %r2950, 28;
	mov.b64 	%rd4331, {%r2952, %r2951};
	shf.l.wrap.b32 	%r2953, %r2949, %r2950, 30;
	shf.l.wrap.b32 	%r2954, %r2950, %r2949, 30;
	mov.b64 	%rd4332, {%r2954, %r2953};
	xor.b64  	%rd4333, %rd4331, %rd4332;
	shf.l.wrap.b32 	%r2955, %r2949, %r2950, 25;
	shf.l.wrap.b32 	%r2956, %r2950, %r2949, 25;
	mov.b64 	%rd4334, {%r2956, %r2955};
	xor.b64  	%rd4335, %rd4333, %rd4334;
	and.b64  	%rd4336, %rd4304, %rd4267;
	or.b64  	%rd4337, %rd4304, %rd4267;
	and.b64  	%rd4338, %rd4337, %rd4230;
	or.b64  	%rd4339, %rd4338, %rd4336;
	add.s64 	%rd4340, %rd4339, %rd4335;
	add.s64 	%rd4341, %rd4340, %rd4329;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2957,%dummy}, %rd4280;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2958}, %rd4280;
	}
	shf.r.wrap.b32 	%r2959, %r2958, %r2957, 19;
	shf.r.wrap.b32 	%r2960, %r2957, %r2958, 19;
	mov.b64 	%rd4342, {%r2960, %r2959};
	shf.l.wrap.b32 	%r2961, %r2957, %r2958, 3;
	shf.l.wrap.b32 	%r2962, %r2958, %r2957, 3;
	mov.b64 	%rd4343, {%r2962, %r2961};
	xor.b64  	%rd4344, %rd4342, %rd4343;
	shr.u64 	%rd4345, %rd4280, 6;
	xor.b64  	%rd4346, %rd4344, %rd4345;
	shf.r.wrap.b32 	%r2963, %r2620, %r2619, 1;
	shf.r.wrap.b32 	%r2964, %r2619, %r2620, 1;
	mov.b64 	%rd4347, {%r2964, %r2963};
	shf.r.wrap.b32 	%r2965, %r2620, %r2619, 8;
	shf.r.wrap.b32 	%r2966, %r2619, %r2620, 8;
	mov.b64 	%rd4348, {%r2966, %r2965};
	xor.b64  	%rd4349, %rd4347, %rd4348;
	shr.u64 	%rd4350, %rd3799, 7;
	xor.b64  	%rd4351, %rd4349, %rd4350;
	add.s64 	%rd4352, %rd4346, %rd3762;
	add.s64 	%rd4353, %rd4352, %rd4095;
	add.s64 	%rd4354, %rd4353, %rd4351;
	add.s64 	%rd4355, %rd4354, %rd4219;
	xor.b64  	%rd4356, %rd4293, %rd4256;
	and.b64  	%rd4357, %rd4330, %rd4356;
	xor.b64  	%rd4358, %rd4357, %rd4256;
	add.s64 	%rd4359, %rd4355, %rd4358;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2967,%dummy}, %rd4330;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2968}, %rd4330;
	}
	shf.r.wrap.b32 	%r2969, %r2968, %r2967, 14;
	shf.r.wrap.b32 	%r2970, %r2967, %r2968, 14;
	mov.b64 	%rd4360, {%r2970, %r2969};
	shf.r.wrap.b32 	%r2971, %r2968, %r2967, 18;
	shf.r.wrap.b32 	%r2972, %r2967, %r2968, 18;
	mov.b64 	%rd4361, {%r2972, %r2971};
	xor.b64  	%rd4362, %rd4360, %rd4361;
	shf.l.wrap.b32 	%r2973, %r2967, %r2968, 23;
	shf.l.wrap.b32 	%r2974, %r2968, %r2967, 23;
	mov.b64 	%rd4363, {%r2974, %r2973};
	xor.b64  	%rd4364, %rd4362, %rd4363;
	add.s64 	%rd4365, %rd4359, %rd4364;
	add.s64 	%rd4366, %rd4365, -4446306890439682159;
	add.s64 	%rd4367, %rd4366, %rd4230;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2975,%dummy}, %rd4341;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2976}, %rd4341;
	}
	shf.r.wrap.b32 	%r2977, %r2976, %r2975, 28;
	shf.r.wrap.b32 	%r2978, %r2975, %r2976, 28;
	mov.b64 	%rd4368, {%r2978, %r2977};
	shf.l.wrap.b32 	%r2979, %r2975, %r2976, 30;
	shf.l.wrap.b32 	%r2980, %r2976, %r2975, 30;
	mov.b64 	%rd4369, {%r2980, %r2979};
	xor.b64  	%rd4370, %rd4368, %rd4369;
	shf.l.wrap.b32 	%r2981, %r2975, %r2976, 25;
	shf.l.wrap.b32 	%r2982, %r2976, %r2975, 25;
	mov.b64 	%rd4371, {%r2982, %r2981};
	xor.b64  	%rd4372, %rd4370, %rd4371;
	and.b64  	%rd4373, %rd4341, %rd4304;
	or.b64  	%rd4374, %rd4341, %rd4304;
	and.b64  	%rd4375, %rd4374, %rd4267;
	or.b64  	%rd4376, %rd4375, %rd4373;
	add.s64 	%rd4377, %rd4376, %rd4372;
	add.s64 	%rd4378, %rd4377, %rd4366;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2983,%dummy}, %rd4317;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2984}, %rd4317;
	}
	shf.r.wrap.b32 	%r2985, %r2984, %r2983, 19;
	shf.r.wrap.b32 	%r2986, %r2983, %r2984, 19;
	mov.b64 	%rd4379, {%r2986, %r2985};
	shf.l.wrap.b32 	%r2987, %r2983, %r2984, 3;
	shf.l.wrap.b32 	%r2988, %r2984, %r2983, 3;
	mov.b64 	%rd4380, {%r2988, %r2987};
	xor.b64  	%rd4381, %rd4379, %rd4380;
	shr.u64 	%rd4382, %rd4317, 6;
	xor.b64  	%rd4383, %rd4381, %rd4382;
	shf.r.wrap.b32 	%r2989, %r2646, %r2645, 1;
	shf.r.wrap.b32 	%r2990, %r2645, %r2646, 1;
	mov.b64 	%rd4384, {%r2990, %r2989};
	shf.r.wrap.b32 	%r2991, %r2646, %r2645, 8;
	shf.r.wrap.b32 	%r2992, %r2645, %r2646, 8;
	mov.b64 	%rd4385, {%r2992, %r2991};
	xor.b64  	%rd4386, %rd4384, %rd4385;
	shr.u64 	%rd4387, %rd3836, 7;
	xor.b64  	%rd4388, %rd4386, %rd4387;
	add.s64 	%rd4389, %rd4383, %rd3799;
	add.s64 	%rd4390, %rd4389, %rd4132;
	add.s64 	%rd4391, %rd4390, %rd4388;
	add.s64 	%rd4392, %rd4391, %rd4256;
	xor.b64  	%rd4393, %rd4330, %rd4293;
	and.b64  	%rd4394, %rd4367, %rd4393;
	xor.b64  	%rd4395, %rd4394, %rd4293;
	add.s64 	%rd4396, %rd4392, %rd4395;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r2993,%dummy}, %rd4367;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r2994}, %rd4367;
	}
	shf.r.wrap.b32 	%r2995, %r2994, %r2993, 14;
	shf.r.wrap.b32 	%r2996, %r2993, %r2994, 14;
	mov.b64 	%rd4397, {%r2996, %r2995};
	shf.r.wrap.b32 	%r2997, %r2994, %r2993, 18;
	shf.r.wrap.b32 	%r2998, %r2993, %r2994, 18;
	mov.b64 	%rd4398, {%r2998, %r2997};
	xor.b64  	%rd4399, %rd4397, %rd4398;
	shf.l.wrap.b32 	%r2999, %r2993, %r2994, 23;
	shf.l.wrap.b32 	%r3000, %r2994, %r2993, 23;
	mov.b64 	%rd4400, {%r3000, %r2999};
	xor.b64  	%rd4401, %rd4399, %rd4400;
	add.s64 	%rd4402, %rd4396, %rd4401;
	add.s64 	%rd4403, %rd4402, -4076793802049405392;
	add.s64 	%rd4404, %rd4403, %rd4267;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3001,%dummy}, %rd4378;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3002}, %rd4378;
	}
	shf.r.wrap.b32 	%r3003, %r3002, %r3001, 28;
	shf.r.wrap.b32 	%r3004, %r3001, %r3002, 28;
	mov.b64 	%rd4405, {%r3004, %r3003};
	shf.l.wrap.b32 	%r3005, %r3001, %r3002, 30;
	shf.l.wrap.b32 	%r3006, %r3002, %r3001, 30;
	mov.b64 	%rd4406, {%r3006, %r3005};
	xor.b64  	%rd4407, %rd4405, %rd4406;
	shf.l.wrap.b32 	%r3007, %r3001, %r3002, 25;
	shf.l.wrap.b32 	%r3008, %r3002, %r3001, 25;
	mov.b64 	%rd4408, {%r3008, %r3007};
	xor.b64  	%rd4409, %rd4407, %rd4408;
	and.b64  	%rd4410, %rd4378, %rd4341;
	or.b64  	%rd4411, %rd4378, %rd4341;
	and.b64  	%rd4412, %rd4411, %rd4304;
	or.b64  	%rd4413, %rd4412, %rd4410;
	add.s64 	%rd4414, %rd4413, %rd4409;
	add.s64 	%rd4415, %rd4414, %rd4403;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3009,%dummy}, %rd4354;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3010}, %rd4354;
	}
	shf.r.wrap.b32 	%r3011, %r3010, %r3009, 19;
	shf.r.wrap.b32 	%r3012, %r3009, %r3010, 19;
	mov.b64 	%rd4416, {%r3012, %r3011};
	shf.l.wrap.b32 	%r3013, %r3009, %r3010, 3;
	shf.l.wrap.b32 	%r3014, %r3010, %r3009, 3;
	mov.b64 	%rd4417, {%r3014, %r3013};
	xor.b64  	%rd4418, %rd4416, %rd4417;
	shr.u64 	%rd4419, %rd4354, 6;
	xor.b64  	%rd4420, %rd4418, %rd4419;
	shf.r.wrap.b32 	%r3015, %r2672, %r2671, 1;
	shf.r.wrap.b32 	%r3016, %r2671, %r2672, 1;
	mov.b64 	%rd4421, {%r3016, %r3015};
	shf.r.wrap.b32 	%r3017, %r2672, %r2671, 8;
	shf.r.wrap.b32 	%r3018, %r2671, %r2672, 8;
	mov.b64 	%rd4422, {%r3018, %r3017};
	xor.b64  	%rd4423, %rd4421, %rd4422;
	shr.u64 	%rd4424, %rd3873, 7;
	xor.b64  	%rd4425, %rd4423, %rd4424;
	add.s64 	%rd4426, %rd4420, %rd3836;
	add.s64 	%rd4427, %rd4426, %rd4169;
	add.s64 	%rd4428, %rd4427, %rd4425;
	add.s64 	%rd4429, %rd4428, %rd4293;
	xor.b64  	%rd4430, %rd4367, %rd4330;
	and.b64  	%rd4431, %rd4404, %rd4430;
	xor.b64  	%rd4432, %rd4431, %rd4330;
	add.s64 	%rd4433, %rd4429, %rd4432;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3019,%dummy}, %rd4404;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3020}, %rd4404;
	}
	shf.r.wrap.b32 	%r3021, %r3020, %r3019, 14;
	shf.r.wrap.b32 	%r3022, %r3019, %r3020, 14;
	mov.b64 	%rd4434, {%r3022, %r3021};
	shf.r.wrap.b32 	%r3023, %r3020, %r3019, 18;
	shf.r.wrap.b32 	%r3024, %r3019, %r3020, 18;
	mov.b64 	%rd4435, {%r3024, %r3023};
	xor.b64  	%rd4436, %rd4434, %rd4435;
	shf.l.wrap.b32 	%r3025, %r3019, %r3020, 23;
	shf.l.wrap.b32 	%r3026, %r3020, %r3019, 23;
	mov.b64 	%rd4437, {%r3026, %r3025};
	xor.b64  	%rd4438, %rd4436, %rd4437;
	add.s64 	%rd4439, %rd4433, %rd4438;
	add.s64 	%rd4440, %rd4439, -3345356375505022440;
	add.s64 	%rd4441, %rd4440, %rd4304;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3027,%dummy}, %rd4415;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3028}, %rd4415;
	}
	shf.r.wrap.b32 	%r3029, %r3028, %r3027, 28;
	shf.r.wrap.b32 	%r3030, %r3027, %r3028, 28;
	mov.b64 	%rd4442, {%r3030, %r3029};
	shf.l.wrap.b32 	%r3031, %r3027, %r3028, 30;
	shf.l.wrap.b32 	%r3032, %r3028, %r3027, 30;
	mov.b64 	%rd4443, {%r3032, %r3031};
	xor.b64  	%rd4444, %rd4442, %rd4443;
	shf.l.wrap.b32 	%r3033, %r3027, %r3028, 25;
	shf.l.wrap.b32 	%r3034, %r3028, %r3027, 25;
	mov.b64 	%rd4445, {%r3034, %r3033};
	xor.b64  	%rd4446, %rd4444, %rd4445;
	and.b64  	%rd4447, %rd4415, %rd4378;
	or.b64  	%rd4448, %rd4415, %rd4378;
	and.b64  	%rd4449, %rd4448, %rd4341;
	or.b64  	%rd4450, %rd4449, %rd4447;
	add.s64 	%rd4451, %rd4450, %rd4446;
	add.s64 	%rd4452, %rd4451, %rd4440;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3035,%dummy}, %rd4391;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3036}, %rd4391;
	}
	shf.r.wrap.b32 	%r3037, %r3036, %r3035, 19;
	shf.r.wrap.b32 	%r3038, %r3035, %r3036, 19;
	mov.b64 	%rd4453, {%r3038, %r3037};
	shf.l.wrap.b32 	%r3039, %r3035, %r3036, 3;
	shf.l.wrap.b32 	%r3040, %r3036, %r3035, 3;
	mov.b64 	%rd4454, {%r3040, %r3039};
	xor.b64  	%rd4455, %rd4453, %rd4454;
	shr.u64 	%rd4456, %rd4391, 6;
	xor.b64  	%rd4457, %rd4455, %rd4456;
	shf.r.wrap.b32 	%r3041, %r2698, %r2697, 1;
	shf.r.wrap.b32 	%r3042, %r2697, %r2698, 1;
	mov.b64 	%rd4458, {%r3042, %r3041};
	shf.r.wrap.b32 	%r3043, %r2698, %r2697, 8;
	shf.r.wrap.b32 	%r3044, %r2697, %r2698, 8;
	mov.b64 	%rd4459, {%r3044, %r3043};
	xor.b64  	%rd4460, %rd4458, %rd4459;
	shr.u64 	%rd4461, %rd3910, 7;
	xor.b64  	%rd4462, %rd4460, %rd4461;
	add.s64 	%rd4463, %rd4457, %rd3873;
	add.s64 	%rd4464, %rd4463, %rd4206;
	add.s64 	%rd4465, %rd4464, %rd4462;
	add.s64 	%rd4466, %rd4465, %rd4330;
	xor.b64  	%rd4467, %rd4404, %rd4367;
	and.b64  	%rd4468, %rd4441, %rd4467;
	xor.b64  	%rd4469, %rd4468, %rd4367;
	add.s64 	%rd4470, %rd4466, %rd4469;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3045,%dummy}, %rd4441;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3046}, %rd4441;
	}
	shf.r.wrap.b32 	%r3047, %r3046, %r3045, 14;
	shf.r.wrap.b32 	%r3048, %r3045, %r3046, 14;
	mov.b64 	%rd4471, {%r3048, %r3047};
	shf.r.wrap.b32 	%r3049, %r3046, %r3045, 18;
	shf.r.wrap.b32 	%r3050, %r3045, %r3046, 18;
	mov.b64 	%rd4472, {%r3050, %r3049};
	xor.b64  	%rd4473, %rd4471, %rd4472;
	shf.l.wrap.b32 	%r3051, %r3045, %r3046, 23;
	shf.l.wrap.b32 	%r3052, %r3046, %r3045, 23;
	mov.b64 	%rd4474, {%r3052, %r3051};
	xor.b64  	%rd4475, %rd4473, %rd4474;
	add.s64 	%rd4476, %rd4470, %rd4475;
	add.s64 	%rd4477, %rd4476, -2983346525034927856;
	add.s64 	%rd4478, %rd4477, %rd4341;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3053,%dummy}, %rd4452;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3054}, %rd4452;
	}
	shf.r.wrap.b32 	%r3055, %r3054, %r3053, 28;
	shf.r.wrap.b32 	%r3056, %r3053, %r3054, 28;
	mov.b64 	%rd4479, {%r3056, %r3055};
	shf.l.wrap.b32 	%r3057, %r3053, %r3054, 30;
	shf.l.wrap.b32 	%r3058, %r3054, %r3053, 30;
	mov.b64 	%rd4480, {%r3058, %r3057};
	xor.b64  	%rd4481, %rd4479, %rd4480;
	shf.l.wrap.b32 	%r3059, %r3053, %r3054, 25;
	shf.l.wrap.b32 	%r3060, %r3054, %r3053, 25;
	mov.b64 	%rd4482, {%r3060, %r3059};
	xor.b64  	%rd4483, %rd4481, %rd4482;
	and.b64  	%rd4484, %rd4452, %rd4415;
	or.b64  	%rd4485, %rd4452, %rd4415;
	and.b64  	%rd4486, %rd4485, %rd4378;
	or.b64  	%rd4487, %rd4486, %rd4484;
	add.s64 	%rd4488, %rd4487, %rd4483;
	add.s64 	%rd4489, %rd4488, %rd4477;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3061,%dummy}, %rd4428;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3062}, %rd4428;
	}
	shf.r.wrap.b32 	%r3063, %r3062, %r3061, 19;
	shf.r.wrap.b32 	%r3064, %r3061, %r3062, 19;
	mov.b64 	%rd4490, {%r3064, %r3063};
	shf.l.wrap.b32 	%r3065, %r3061, %r3062, 3;
	shf.l.wrap.b32 	%r3066, %r3062, %r3061, 3;
	mov.b64 	%rd4491, {%r3066, %r3065};
	xor.b64  	%rd4492, %rd4490, %rd4491;
	shr.u64 	%rd4493, %rd4428, 6;
	xor.b64  	%rd4494, %rd4492, %rd4493;
	shf.r.wrap.b32 	%r3067, %r2724, %r2723, 1;
	shf.r.wrap.b32 	%r3068, %r2723, %r2724, 1;
	mov.b64 	%rd4495, {%r3068, %r3067};
	shf.r.wrap.b32 	%r3069, %r2724, %r2723, 8;
	shf.r.wrap.b32 	%r3070, %r2723, %r2724, 8;
	mov.b64 	%rd4496, {%r3070, %r3069};
	xor.b64  	%rd4497, %rd4495, %rd4496;
	shr.u64 	%rd4498, %rd3947, 7;
	xor.b64  	%rd4499, %rd4497, %rd4498;
	add.s64 	%rd4500, %rd4494, %rd3910;
	add.s64 	%rd4501, %rd4500, %rd4243;
	add.s64 	%rd4502, %rd4501, %rd4499;
	add.s64 	%rd4503, %rd4502, %rd4367;
	xor.b64  	%rd4504, %rd4441, %rd4404;
	and.b64  	%rd4505, %rd4478, %rd4504;
	xor.b64  	%rd4506, %rd4505, %rd4404;
	add.s64 	%rd4507, %rd4503, %rd4506;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3071,%dummy}, %rd4478;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3072}, %rd4478;
	}
	shf.r.wrap.b32 	%r3073, %r3072, %r3071, 14;
	shf.r.wrap.b32 	%r3074, %r3071, %r3072, 14;
	mov.b64 	%rd4508, {%r3074, %r3073};
	shf.r.wrap.b32 	%r3075, %r3072, %r3071, 18;
	shf.r.wrap.b32 	%r3076, %r3071, %r3072, 18;
	mov.b64 	%rd4509, {%r3076, %r3075};
	xor.b64  	%rd4510, %rd4508, %rd4509;
	shf.l.wrap.b32 	%r3077, %r3071, %r3072, 23;
	shf.l.wrap.b32 	%r3078, %r3072, %r3071, 23;
	mov.b64 	%rd4511, {%r3078, %r3077};
	xor.b64  	%rd4512, %rd4510, %rd4511;
	add.s64 	%rd4513, %rd4507, %rd4512;
	add.s64 	%rd4514, %rd4513, -860691631967231958;
	add.s64 	%rd4515, %rd4514, %rd4378;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3079,%dummy}, %rd4489;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3080}, %rd4489;
	}
	shf.r.wrap.b32 	%r3081, %r3080, %r3079, 28;
	shf.r.wrap.b32 	%r3082, %r3079, %r3080, 28;
	mov.b64 	%rd4516, {%r3082, %r3081};
	shf.l.wrap.b32 	%r3083, %r3079, %r3080, 30;
	shf.l.wrap.b32 	%r3084, %r3080, %r3079, 30;
	mov.b64 	%rd4517, {%r3084, %r3083};
	xor.b64  	%rd4518, %rd4516, %rd4517;
	shf.l.wrap.b32 	%r3085, %r3079, %r3080, 25;
	shf.l.wrap.b32 	%r3086, %r3080, %r3079, 25;
	mov.b64 	%rd4519, {%r3086, %r3085};
	xor.b64  	%rd4520, %rd4518, %rd4519;
	and.b64  	%rd4521, %rd4489, %rd4452;
	or.b64  	%rd4522, %rd4489, %rd4452;
	and.b64  	%rd4523, %rd4522, %rd4415;
	or.b64  	%rd4524, %rd4523, %rd4521;
	add.s64 	%rd4525, %rd4524, %rd4520;
	add.s64 	%rd4526, %rd4525, %rd4514;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3087,%dummy}, %rd4465;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3088}, %rd4465;
	}
	shf.r.wrap.b32 	%r3089, %r3088, %r3087, 19;
	shf.r.wrap.b32 	%r3090, %r3087, %r3088, 19;
	mov.b64 	%rd4527, {%r3090, %r3089};
	shf.l.wrap.b32 	%r3091, %r3087, %r3088, 3;
	shf.l.wrap.b32 	%r3092, %r3088, %r3087, 3;
	mov.b64 	%rd4528, {%r3092, %r3091};
	xor.b64  	%rd4529, %rd4527, %rd4528;
	shr.u64 	%rd4530, %rd4465, 6;
	xor.b64  	%rd4531, %rd4529, %rd4530;
	shf.r.wrap.b32 	%r3093, %r2750, %r2749, 1;
	shf.r.wrap.b32 	%r3094, %r2749, %r2750, 1;
	mov.b64 	%rd4532, {%r3094, %r3093};
	shf.r.wrap.b32 	%r3095, %r2750, %r2749, 8;
	shf.r.wrap.b32 	%r3096, %r2749, %r2750, 8;
	mov.b64 	%rd4533, {%r3096, %r3095};
	xor.b64  	%rd4534, %rd4532, %rd4533;
	shr.u64 	%rd4535, %rd3984, 7;
	xor.b64  	%rd4536, %rd4534, %rd4535;
	add.s64 	%rd4537, %rd4531, %rd3947;
	add.s64 	%rd4538, %rd4537, %rd4280;
	add.s64 	%rd4539, %rd4538, %rd4536;
	add.s64 	%rd4540, %rd4539, %rd4404;
	xor.b64  	%rd4541, %rd4478, %rd4441;
	and.b64  	%rd4542, %rd4515, %rd4541;
	xor.b64  	%rd4543, %rd4542, %rd4441;
	add.s64 	%rd4544, %rd4540, %rd4543;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3097,%dummy}, %rd4515;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3098}, %rd4515;
	}
	shf.r.wrap.b32 	%r3099, %r3098, %r3097, 14;
	shf.r.wrap.b32 	%r3100, %r3097, %r3098, 14;
	mov.b64 	%rd4545, {%r3100, %r3099};
	shf.r.wrap.b32 	%r3101, %r3098, %r3097, 18;
	shf.r.wrap.b32 	%r3102, %r3097, %r3098, 18;
	mov.b64 	%rd4546, {%r3102, %r3101};
	xor.b64  	%rd4547, %rd4545, %rd4546;
	shf.l.wrap.b32 	%r3103, %r3097, %r3098, 23;
	shf.l.wrap.b32 	%r3104, %r3098, %r3097, 23;
	mov.b64 	%rd4548, {%r3104, %r3103};
	xor.b64  	%rd4549, %rd4547, %rd4548;
	add.s64 	%rd4550, %rd4544, %rd4549;
	add.s64 	%rd4551, %rd4550, 1182934255886127544;
	add.s64 	%rd4552, %rd4551, %rd4415;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3105,%dummy}, %rd4526;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3106}, %rd4526;
	}
	shf.r.wrap.b32 	%r3107, %r3106, %r3105, 28;
	shf.r.wrap.b32 	%r3108, %r3105, %r3106, 28;
	mov.b64 	%rd4553, {%r3108, %r3107};
	shf.l.wrap.b32 	%r3109, %r3105, %r3106, 30;
	shf.l.wrap.b32 	%r3110, %r3106, %r3105, 30;
	mov.b64 	%rd4554, {%r3110, %r3109};
	xor.b64  	%rd4555, %rd4553, %rd4554;
	shf.l.wrap.b32 	%r3111, %r3105, %r3106, 25;
	shf.l.wrap.b32 	%r3112, %r3106, %r3105, 25;
	mov.b64 	%rd4556, {%r3112, %r3111};
	xor.b64  	%rd4557, %rd4555, %rd4556;
	and.b64  	%rd4558, %rd4526, %rd4489;
	or.b64  	%rd4559, %rd4526, %rd4489;
	and.b64  	%rd4560, %rd4559, %rd4452;
	or.b64  	%rd4561, %rd4560, %rd4558;
	add.s64 	%rd4562, %rd4561, %rd4557;
	add.s64 	%rd4563, %rd4562, %rd4551;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3113,%dummy}, %rd4502;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3114}, %rd4502;
	}
	shf.r.wrap.b32 	%r3115, %r3114, %r3113, 19;
	shf.r.wrap.b32 	%r3116, %r3113, %r3114, 19;
	mov.b64 	%rd4564, {%r3116, %r3115};
	shf.l.wrap.b32 	%r3117, %r3113, %r3114, 3;
	shf.l.wrap.b32 	%r3118, %r3114, %r3113, 3;
	mov.b64 	%rd4565, {%r3118, %r3117};
	xor.b64  	%rd4566, %rd4564, %rd4565;
	shr.u64 	%rd4567, %rd4502, 6;
	xor.b64  	%rd4568, %rd4566, %rd4567;
	shf.r.wrap.b32 	%r3119, %r2776, %r2775, 1;
	shf.r.wrap.b32 	%r3120, %r2775, %r2776, 1;
	mov.b64 	%rd4569, {%r3120, %r3119};
	shf.r.wrap.b32 	%r3121, %r2776, %r2775, 8;
	shf.r.wrap.b32 	%r3122, %r2775, %r2776, 8;
	mov.b64 	%rd4570, {%r3122, %r3121};
	xor.b64  	%rd4571, %rd4569, %rd4570;
	shr.u64 	%rd4572, %rd4021, 7;
	xor.b64  	%rd4573, %rd4571, %rd4572;
	add.s64 	%rd4574, %rd4568, %rd3984;
	add.s64 	%rd4575, %rd4574, %rd4317;
	add.s64 	%rd4576, %rd4575, %rd4573;
	add.s64 	%rd4577, %rd4576, %rd4441;
	xor.b64  	%rd4578, %rd4515, %rd4478;
	and.b64  	%rd4579, %rd4552, %rd4578;
	xor.b64  	%rd4580, %rd4579, %rd4478;
	add.s64 	%rd4581, %rd4577, %rd4580;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3123,%dummy}, %rd4552;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3124}, %rd4552;
	}
	shf.r.wrap.b32 	%r3125, %r3124, %r3123, 14;
	shf.r.wrap.b32 	%r3126, %r3123, %r3124, 14;
	mov.b64 	%rd4582, {%r3126, %r3125};
	shf.r.wrap.b32 	%r3127, %r3124, %r3123, 18;
	shf.r.wrap.b32 	%r3128, %r3123, %r3124, 18;
	mov.b64 	%rd4583, {%r3128, %r3127};
	xor.b64  	%rd4584, %rd4582, %rd4583;
	shf.l.wrap.b32 	%r3129, %r3123, %r3124, 23;
	shf.l.wrap.b32 	%r3130, %r3124, %r3123, 23;
	mov.b64 	%rd4585, {%r3130, %r3129};
	xor.b64  	%rd4586, %rd4584, %rd4585;
	add.s64 	%rd4587, %rd4581, %rd4586;
	add.s64 	%rd4588, %rd4587, 1847814050463011016;
	add.s64 	%rd4589, %rd4588, %rd4452;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3131,%dummy}, %rd4563;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3132}, %rd4563;
	}
	shf.r.wrap.b32 	%r3133, %r3132, %r3131, 28;
	shf.r.wrap.b32 	%r3134, %r3131, %r3132, 28;
	mov.b64 	%rd4590, {%r3134, %r3133};
	shf.l.wrap.b32 	%r3135, %r3131, %r3132, 30;
	shf.l.wrap.b32 	%r3136, %r3132, %r3131, 30;
	mov.b64 	%rd4591, {%r3136, %r3135};
	xor.b64  	%rd4592, %rd4590, %rd4591;
	shf.l.wrap.b32 	%r3137, %r3131, %r3132, 25;
	shf.l.wrap.b32 	%r3138, %r3132, %r3131, 25;
	mov.b64 	%rd4593, {%r3138, %r3137};
	xor.b64  	%rd4594, %rd4592, %rd4593;
	and.b64  	%rd4595, %rd4563, %rd4526;
	or.b64  	%rd4596, %rd4563, %rd4526;
	and.b64  	%rd4597, %rd4596, %rd4489;
	or.b64  	%rd4598, %rd4597, %rd4595;
	add.s64 	%rd4599, %rd4598, %rd4594;
	add.s64 	%rd4600, %rd4599, %rd4588;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3139,%dummy}, %rd4539;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3140}, %rd4539;
	}
	shf.r.wrap.b32 	%r3141, %r3140, %r3139, 19;
	shf.r.wrap.b32 	%r3142, %r3139, %r3140, 19;
	mov.b64 	%rd4601, {%r3142, %r3141};
	shf.l.wrap.b32 	%r3143, %r3139, %r3140, 3;
	shf.l.wrap.b32 	%r3144, %r3140, %r3139, 3;
	mov.b64 	%rd4602, {%r3144, %r3143};
	xor.b64  	%rd4603, %rd4601, %rd4602;
	shr.u64 	%rd4604, %rd4539, 6;
	xor.b64  	%rd4605, %rd4603, %rd4604;
	shf.r.wrap.b32 	%r3145, %r2802, %r2801, 1;
	shf.r.wrap.b32 	%r3146, %r2801, %r2802, 1;
	mov.b64 	%rd4606, {%r3146, %r3145};
	shf.r.wrap.b32 	%r3147, %r2802, %r2801, 8;
	shf.r.wrap.b32 	%r3148, %r2801, %r2802, 8;
	mov.b64 	%rd4607, {%r3148, %r3147};
	xor.b64  	%rd4608, %rd4606, %rd4607;
	shr.u64 	%rd4609, %rd4058, 7;
	xor.b64  	%rd4610, %rd4608, %rd4609;
	add.s64 	%rd4611, %rd4605, %rd4021;
	add.s64 	%rd4612, %rd4611, %rd4354;
	add.s64 	%rd4613, %rd4612, %rd4610;
	add.s64 	%rd4614, %rd4613, %rd4478;
	xor.b64  	%rd4615, %rd4552, %rd4515;
	and.b64  	%rd4616, %rd4589, %rd4615;
	xor.b64  	%rd4617, %rd4616, %rd4515;
	add.s64 	%rd4618, %rd4614, %rd4617;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3149,%dummy}, %rd4589;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3150}, %rd4589;
	}
	shf.r.wrap.b32 	%r3151, %r3150, %r3149, 14;
	shf.r.wrap.b32 	%r3152, %r3149, %r3150, 14;
	mov.b64 	%rd4619, {%r3152, %r3151};
	shf.r.wrap.b32 	%r3153, %r3150, %r3149, 18;
	shf.r.wrap.b32 	%r3154, %r3149, %r3150, 18;
	mov.b64 	%rd4620, {%r3154, %r3153};
	xor.b64  	%rd4621, %rd4619, %rd4620;
	shf.l.wrap.b32 	%r3155, %r3149, %r3150, 23;
	shf.l.wrap.b32 	%r3156, %r3150, %r3149, 23;
	mov.b64 	%rd4622, {%r3156, %r3155};
	xor.b64  	%rd4623, %rd4621, %rd4622;
	add.s64 	%rd4624, %rd4618, %rd4623;
	add.s64 	%rd4625, %rd4624, 2177327727835720531;
	add.s64 	%rd4626, %rd4625, %rd4489;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3157,%dummy}, %rd4600;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3158}, %rd4600;
	}
	shf.r.wrap.b32 	%r3159, %r3158, %r3157, 28;
	shf.r.wrap.b32 	%r3160, %r3157, %r3158, 28;
	mov.b64 	%rd4627, {%r3160, %r3159};
	shf.l.wrap.b32 	%r3161, %r3157, %r3158, 30;
	shf.l.wrap.b32 	%r3162, %r3158, %r3157, 30;
	mov.b64 	%rd4628, {%r3162, %r3161};
	xor.b64  	%rd4629, %rd4627, %rd4628;
	shf.l.wrap.b32 	%r3163, %r3157, %r3158, 25;
	shf.l.wrap.b32 	%r3164, %r3158, %r3157, 25;
	mov.b64 	%rd4630, {%r3164, %r3163};
	xor.b64  	%rd4631, %rd4629, %rd4630;
	and.b64  	%rd4632, %rd4600, %rd4563;
	or.b64  	%rd4633, %rd4600, %rd4563;
	and.b64  	%rd4634, %rd4633, %rd4526;
	or.b64  	%rd4635, %rd4634, %rd4632;
	add.s64 	%rd4636, %rd4635, %rd4631;
	add.s64 	%rd4637, %rd4636, %rd4625;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3165,%dummy}, %rd4576;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3166}, %rd4576;
	}
	shf.r.wrap.b32 	%r3167, %r3166, %r3165, 19;
	shf.r.wrap.b32 	%r3168, %r3165, %r3166, 19;
	mov.b64 	%rd4638, {%r3168, %r3167};
	shf.l.wrap.b32 	%r3169, %r3165, %r3166, 3;
	shf.l.wrap.b32 	%r3170, %r3166, %r3165, 3;
	mov.b64 	%rd4639, {%r3170, %r3169};
	xor.b64  	%rd4640, %rd4638, %rd4639;
	shr.u64 	%rd4641, %rd4576, 6;
	xor.b64  	%rd4642, %rd4640, %rd4641;
	shf.r.wrap.b32 	%r3171, %r2828, %r2827, 1;
	shf.r.wrap.b32 	%r3172, %r2827, %r2828, 1;
	mov.b64 	%rd4643, {%r3172, %r3171};
	shf.r.wrap.b32 	%r3173, %r2828, %r2827, 8;
	shf.r.wrap.b32 	%r3174, %r2827, %r2828, 8;
	mov.b64 	%rd4644, {%r3174, %r3173};
	xor.b64  	%rd4645, %rd4643, %rd4644;
	shr.u64 	%rd4646, %rd4095, 7;
	xor.b64  	%rd4647, %rd4645, %rd4646;
	add.s64 	%rd4648, %rd4642, %rd4058;
	add.s64 	%rd4649, %rd4648, %rd4391;
	add.s64 	%rd4650, %rd4649, %rd4647;
	add.s64 	%rd4651, %rd4650, %rd4515;
	xor.b64  	%rd4652, %rd4589, %rd4552;
	and.b64  	%rd4653, %rd4626, %rd4652;
	xor.b64  	%rd4654, %rd4653, %rd4552;
	add.s64 	%rd4655, %rd4651, %rd4654;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3175,%dummy}, %rd4626;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3176}, %rd4626;
	}
	shf.r.wrap.b32 	%r3177, %r3176, %r3175, 14;
	shf.r.wrap.b32 	%r3178, %r3175, %r3176, 14;
	mov.b64 	%rd4656, {%r3178, %r3177};
	shf.r.wrap.b32 	%r3179, %r3176, %r3175, 18;
	shf.r.wrap.b32 	%r3180, %r3175, %r3176, 18;
	mov.b64 	%rd4657, {%r3180, %r3179};
	xor.b64  	%rd4658, %rd4656, %rd4657;
	shf.l.wrap.b32 	%r3181, %r3175, %r3176, 23;
	shf.l.wrap.b32 	%r3182, %r3176, %r3175, 23;
	mov.b64 	%rd4659, {%r3182, %r3181};
	xor.b64  	%rd4660, %rd4658, %rd4659;
	add.s64 	%rd4661, %rd4655, %rd4660;
	add.s64 	%rd4662, %rd4661, 2830643537854262169;
	add.s64 	%rd4663, %rd4662, %rd4526;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3183,%dummy}, %rd4637;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3184}, %rd4637;
	}
	shf.r.wrap.b32 	%r3185, %r3184, %r3183, 28;
	shf.r.wrap.b32 	%r3186, %r3183, %r3184, 28;
	mov.b64 	%rd4664, {%r3186, %r3185};
	shf.l.wrap.b32 	%r3187, %r3183, %r3184, 30;
	shf.l.wrap.b32 	%r3188, %r3184, %r3183, 30;
	mov.b64 	%rd4665, {%r3188, %r3187};
	xor.b64  	%rd4666, %rd4664, %rd4665;
	shf.l.wrap.b32 	%r3189, %r3183, %r3184, 25;
	shf.l.wrap.b32 	%r3190, %r3184, %r3183, 25;
	mov.b64 	%rd4667, {%r3190, %r3189};
	xor.b64  	%rd4668, %rd4666, %rd4667;
	and.b64  	%rd4669, %rd4637, %rd4600;
	or.b64  	%rd4670, %rd4637, %rd4600;
	and.b64  	%rd4671, %rd4670, %rd4563;
	or.b64  	%rd4672, %rd4671, %rd4669;
	add.s64 	%rd4673, %rd4672, %rd4668;
	add.s64 	%rd4674, %rd4673, %rd4662;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3191,%dummy}, %rd4613;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3192}, %rd4613;
	}
	shf.r.wrap.b32 	%r3193, %r3192, %r3191, 19;
	shf.r.wrap.b32 	%r3194, %r3191, %r3192, 19;
	mov.b64 	%rd4675, {%r3194, %r3193};
	shf.l.wrap.b32 	%r3195, %r3191, %r3192, 3;
	shf.l.wrap.b32 	%r3196, %r3192, %r3191, 3;
	mov.b64 	%rd4676, {%r3196, %r3195};
	xor.b64  	%rd4677, %rd4675, %rd4676;
	shr.u64 	%rd4678, %rd4613, 6;
	xor.b64  	%rd4679, %rd4677, %rd4678;
	shf.r.wrap.b32 	%r3197, %r2854, %r2853, 1;
	shf.r.wrap.b32 	%r3198, %r2853, %r2854, 1;
	mov.b64 	%rd4680, {%r3198, %r3197};
	shf.r.wrap.b32 	%r3199, %r2854, %r2853, 8;
	shf.r.wrap.b32 	%r3200, %r2853, %r2854, 8;
	mov.b64 	%rd4681, {%r3200, %r3199};
	xor.b64  	%rd4682, %rd4680, %rd4681;
	shr.u64 	%rd4683, %rd4132, 7;
	xor.b64  	%rd4684, %rd4682, %rd4683;
	add.s64 	%rd4685, %rd4679, %rd4095;
	add.s64 	%rd4686, %rd4685, %rd4428;
	add.s64 	%rd4687, %rd4686, %rd4684;
	add.s64 	%rd4688, %rd4687, %rd4552;
	xor.b64  	%rd4689, %rd4626, %rd4589;
	and.b64  	%rd4690, %rd4663, %rd4689;
	xor.b64  	%rd4691, %rd4690, %rd4589;
	add.s64 	%rd4692, %rd4688, %rd4691;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3201,%dummy}, %rd4663;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3202}, %rd4663;
	}
	shf.r.wrap.b32 	%r3203, %r3202, %r3201, 14;
	shf.r.wrap.b32 	%r3204, %r3201, %r3202, 14;
	mov.b64 	%rd4693, {%r3204, %r3203};
	shf.r.wrap.b32 	%r3205, %r3202, %r3201, 18;
	shf.r.wrap.b32 	%r3206, %r3201, %r3202, 18;
	mov.b64 	%rd4694, {%r3206, %r3205};
	xor.b64  	%rd4695, %rd4693, %rd4694;
	shf.l.wrap.b32 	%r3207, %r3201, %r3202, 23;
	shf.l.wrap.b32 	%r3208, %r3202, %r3201, 23;
	mov.b64 	%rd4696, {%r3208, %r3207};
	xor.b64  	%rd4697, %rd4695, %rd4696;
	add.s64 	%rd4698, %rd4692, %rd4697;
	add.s64 	%rd4699, %rd4698, 3796741975233480872;
	add.s64 	%rd4700, %rd4699, %rd4563;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3209,%dummy}, %rd4674;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3210}, %rd4674;
	}
	shf.r.wrap.b32 	%r3211, %r3210, %r3209, 28;
	shf.r.wrap.b32 	%r3212, %r3209, %r3210, 28;
	mov.b64 	%rd4701, {%r3212, %r3211};
	shf.l.wrap.b32 	%r3213, %r3209, %r3210, 30;
	shf.l.wrap.b32 	%r3214, %r3210, %r3209, 30;
	mov.b64 	%rd4702, {%r3214, %r3213};
	xor.b64  	%rd4703, %rd4701, %rd4702;
	shf.l.wrap.b32 	%r3215, %r3209, %r3210, 25;
	shf.l.wrap.b32 	%r3216, %r3210, %r3209, 25;
	mov.b64 	%rd4704, {%r3216, %r3215};
	xor.b64  	%rd4705, %rd4703, %rd4704;
	and.b64  	%rd4706, %rd4674, %rd4637;
	or.b64  	%rd4707, %rd4674, %rd4637;
	and.b64  	%rd4708, %rd4707, %rd4600;
	or.b64  	%rd4709, %rd4708, %rd4706;
	add.s64 	%rd4710, %rd4709, %rd4705;
	add.s64 	%rd4711, %rd4710, %rd4699;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3217,%dummy}, %rd4650;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3218}, %rd4650;
	}
	shf.r.wrap.b32 	%r3219, %r3218, %r3217, 19;
	shf.r.wrap.b32 	%r3220, %r3217, %r3218, 19;
	mov.b64 	%rd4712, {%r3220, %r3219};
	shf.l.wrap.b32 	%r3221, %r3217, %r3218, 3;
	shf.l.wrap.b32 	%r3222, %r3218, %r3217, 3;
	mov.b64 	%rd4713, {%r3222, %r3221};
	xor.b64  	%rd4714, %rd4712, %rd4713;
	shr.u64 	%rd4715, %rd4650, 6;
	xor.b64  	%rd4716, %rd4714, %rd4715;
	shf.r.wrap.b32 	%r3223, %r2880, %r2879, 1;
	shf.r.wrap.b32 	%r3224, %r2879, %r2880, 1;
	mov.b64 	%rd4717, {%r3224, %r3223};
	shf.r.wrap.b32 	%r3225, %r2880, %r2879, 8;
	shf.r.wrap.b32 	%r3226, %r2879, %r2880, 8;
	mov.b64 	%rd4718, {%r3226, %r3225};
	xor.b64  	%rd4719, %rd4717, %rd4718;
	shr.u64 	%rd4720, %rd4169, 7;
	xor.b64  	%rd4721, %rd4719, %rd4720;
	add.s64 	%rd4722, %rd4716, %rd4132;
	add.s64 	%rd4723, %rd4722, %rd4465;
	add.s64 	%rd4724, %rd4723, %rd4721;
	add.s64 	%rd4725, %rd4724, %rd4589;
	xor.b64  	%rd4726, %rd4663, %rd4626;
	and.b64  	%rd4727, %rd4700, %rd4726;
	xor.b64  	%rd4728, %rd4727, %rd4626;
	add.s64 	%rd4729, %rd4725, %rd4728;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3227,%dummy}, %rd4700;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3228}, %rd4700;
	}
	shf.r.wrap.b32 	%r3229, %r3228, %r3227, 14;
	shf.r.wrap.b32 	%r3230, %r3227, %r3228, 14;
	mov.b64 	%rd4730, {%r3230, %r3229};
	shf.r.wrap.b32 	%r3231, %r3228, %r3227, 18;
	shf.r.wrap.b32 	%r3232, %r3227, %r3228, 18;
	mov.b64 	%rd4731, {%r3232, %r3231};
	xor.b64  	%rd4732, %rd4730, %rd4731;
	shf.l.wrap.b32 	%r3233, %r3227, %r3228, 23;
	shf.l.wrap.b32 	%r3234, %r3228, %r3227, 23;
	mov.b64 	%rd4733, {%r3234, %r3233};
	xor.b64  	%rd4734, %rd4732, %rd4733;
	add.s64 	%rd4735, %rd4729, %rd4734;
	add.s64 	%rd4736, %rd4735, 4115178125766777443;
	add.s64 	%rd4737, %rd4736, %rd4600;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3235,%dummy}, %rd4711;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3236}, %rd4711;
	}
	shf.r.wrap.b32 	%r3237, %r3236, %r3235, 28;
	shf.r.wrap.b32 	%r3238, %r3235, %r3236, 28;
	mov.b64 	%rd4738, {%r3238, %r3237};
	shf.l.wrap.b32 	%r3239, %r3235, %r3236, 30;
	shf.l.wrap.b32 	%r3240, %r3236, %r3235, 30;
	mov.b64 	%rd4739, {%r3240, %r3239};
	xor.b64  	%rd4740, %rd4738, %rd4739;
	shf.l.wrap.b32 	%r3241, %r3235, %r3236, 25;
	shf.l.wrap.b32 	%r3242, %r3236, %r3235, 25;
	mov.b64 	%rd4741, {%r3242, %r3241};
	xor.b64  	%rd4742, %rd4740, %rd4741;
	and.b64  	%rd4743, %rd4711, %rd4674;
	or.b64  	%rd4744, %rd4711, %rd4674;
	and.b64  	%rd4745, %rd4744, %rd4637;
	or.b64  	%rd4746, %rd4745, %rd4743;
	add.s64 	%rd4747, %rd4746, %rd4742;
	add.s64 	%rd4748, %rd4747, %rd4736;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3243,%dummy}, %rd4687;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3244}, %rd4687;
	}
	shf.r.wrap.b32 	%r3245, %r3244, %r3243, 19;
	shf.r.wrap.b32 	%r3246, %r3243, %r3244, 19;
	mov.b64 	%rd4749, {%r3246, %r3245};
	shf.l.wrap.b32 	%r3247, %r3243, %r3244, 3;
	shf.l.wrap.b32 	%r3248, %r3244, %r3243, 3;
	mov.b64 	%rd4750, {%r3248, %r3247};
	xor.b64  	%rd4751, %rd4749, %rd4750;
	shr.u64 	%rd4752, %rd4687, 6;
	xor.b64  	%rd4753, %rd4751, %rd4752;
	shf.r.wrap.b32 	%r3249, %r2906, %r2905, 1;
	shf.r.wrap.b32 	%r3250, %r2905, %r2906, 1;
	mov.b64 	%rd4754, {%r3250, %r3249};
	shf.r.wrap.b32 	%r3251, %r2906, %r2905, 8;
	shf.r.wrap.b32 	%r3252, %r2905, %r2906, 8;
	mov.b64 	%rd4755, {%r3252, %r3251};
	xor.b64  	%rd4756, %rd4754, %rd4755;
	shr.u64 	%rd4757, %rd4206, 7;
	xor.b64  	%rd4758, %rd4756, %rd4757;
	add.s64 	%rd4759, %rd4753, %rd4169;
	add.s64 	%rd4760, %rd4759, %rd4502;
	add.s64 	%rd4761, %rd4760, %rd4758;
	add.s64 	%rd4762, %rd4761, %rd4626;
	xor.b64  	%rd4763, %rd4700, %rd4663;
	and.b64  	%rd4764, %rd4737, %rd4763;
	xor.b64  	%rd4765, %rd4764, %rd4663;
	add.s64 	%rd4766, %rd4762, %rd4765;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3253,%dummy}, %rd4737;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3254}, %rd4737;
	}
	shf.r.wrap.b32 	%r3255, %r3254, %r3253, 14;
	shf.r.wrap.b32 	%r3256, %r3253, %r3254, 14;
	mov.b64 	%rd4767, {%r3256, %r3255};
	shf.r.wrap.b32 	%r3257, %r3254, %r3253, 18;
	shf.r.wrap.b32 	%r3258, %r3253, %r3254, 18;
	mov.b64 	%rd4768, {%r3258, %r3257};
	xor.b64  	%rd4769, %rd4767, %rd4768;
	shf.l.wrap.b32 	%r3259, %r3253, %r3254, 23;
	shf.l.wrap.b32 	%r3260, %r3254, %r3253, 23;
	mov.b64 	%rd4770, {%r3260, %r3259};
	xor.b64  	%rd4771, %rd4769, %rd4770;
	add.s64 	%rd4772, %rd4766, %rd4771;
	add.s64 	%rd4773, %rd4772, 5681478168544905931;
	add.s64 	%rd4774, %rd4773, %rd4637;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3261,%dummy}, %rd4748;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3262}, %rd4748;
	}
	shf.r.wrap.b32 	%r3263, %r3262, %r3261, 28;
	shf.r.wrap.b32 	%r3264, %r3261, %r3262, 28;
	mov.b64 	%rd4775, {%r3264, %r3263};
	shf.l.wrap.b32 	%r3265, %r3261, %r3262, 30;
	shf.l.wrap.b32 	%r3266, %r3262, %r3261, 30;
	mov.b64 	%rd4776, {%r3266, %r3265};
	xor.b64  	%rd4777, %rd4775, %rd4776;
	shf.l.wrap.b32 	%r3267, %r3261, %r3262, 25;
	shf.l.wrap.b32 	%r3268, %r3262, %r3261, 25;
	mov.b64 	%rd4778, {%r3268, %r3267};
	xor.b64  	%rd4779, %rd4777, %rd4778;
	and.b64  	%rd4780, %rd4748, %rd4711;
	or.b64  	%rd4781, %rd4748, %rd4711;
	and.b64  	%rd4782, %rd4781, %rd4674;
	or.b64  	%rd4783, %rd4782, %rd4780;
	add.s64 	%rd4784, %rd4783, %rd4779;
	add.s64 	%rd4785, %rd4784, %rd4773;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3269,%dummy}, %rd4724;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3270}, %rd4724;
	}
	shf.r.wrap.b32 	%r3271, %r3270, %r3269, 19;
	shf.r.wrap.b32 	%r3272, %r3269, %r3270, 19;
	mov.b64 	%rd4786, {%r3272, %r3271};
	shf.l.wrap.b32 	%r3273, %r3269, %r3270, 3;
	shf.l.wrap.b32 	%r3274, %r3270, %r3269, 3;
	mov.b64 	%rd4787, {%r3274, %r3273};
	xor.b64  	%rd4788, %rd4786, %rd4787;
	shr.u64 	%rd4789, %rd4724, 6;
	xor.b64  	%rd4790, %rd4788, %rd4789;
	shf.r.wrap.b32 	%r3275, %r2932, %r2931, 1;
	shf.r.wrap.b32 	%r3276, %r2931, %r2932, 1;
	mov.b64 	%rd4791, {%r3276, %r3275};
	shf.r.wrap.b32 	%r3277, %r2932, %r2931, 8;
	shf.r.wrap.b32 	%r3278, %r2931, %r2932, 8;
	mov.b64 	%rd4792, {%r3278, %r3277};
	xor.b64  	%rd4793, %rd4791, %rd4792;
	shr.u64 	%rd4794, %rd4243, 7;
	xor.b64  	%rd4795, %rd4793, %rd4794;
	add.s64 	%rd4796, %rd4790, %rd4206;
	add.s64 	%rd4797, %rd4796, %rd4539;
	add.s64 	%rd4798, %rd4797, %rd4795;
	add.s64 	%rd4799, %rd4798, %rd4663;
	xor.b64  	%rd4800, %rd4737, %rd4700;
	and.b64  	%rd4801, %rd4774, %rd4800;
	xor.b64  	%rd4802, %rd4801, %rd4700;
	add.s64 	%rd4803, %rd4799, %rd4802;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3279,%dummy}, %rd4774;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3280}, %rd4774;
	}
	shf.r.wrap.b32 	%r3281, %r3280, %r3279, 14;
	shf.r.wrap.b32 	%r3282, %r3279, %r3280, 14;
	mov.b64 	%rd4804, {%r3282, %r3281};
	shf.r.wrap.b32 	%r3283, %r3280, %r3279, 18;
	shf.r.wrap.b32 	%r3284, %r3279, %r3280, 18;
	mov.b64 	%rd4805, {%r3284, %r3283};
	xor.b64  	%rd4806, %rd4804, %rd4805;
	shf.l.wrap.b32 	%r3285, %r3279, %r3280, 23;
	shf.l.wrap.b32 	%r3286, %r3280, %r3279, 23;
	mov.b64 	%rd4807, {%r3286, %r3285};
	xor.b64  	%rd4808, %rd4806, %rd4807;
	add.s64 	%rd4809, %rd4803, %rd4808;
	add.s64 	%rd4810, %rd4809, 6601373596472566643;
	add.s64 	%rd4811, %rd4810, %rd4674;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3287,%dummy}, %rd4785;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3288}, %rd4785;
	}
	shf.r.wrap.b32 	%r3289, %r3288, %r3287, 28;
	shf.r.wrap.b32 	%r3290, %r3287, %r3288, 28;
	mov.b64 	%rd4812, {%r3290, %r3289};
	shf.l.wrap.b32 	%r3291, %r3287, %r3288, 30;
	shf.l.wrap.b32 	%r3292, %r3288, %r3287, 30;
	mov.b64 	%rd4813, {%r3292, %r3291};
	xor.b64  	%rd4814, %rd4812, %rd4813;
	shf.l.wrap.b32 	%r3293, %r3287, %r3288, 25;
	shf.l.wrap.b32 	%r3294, %r3288, %r3287, 25;
	mov.b64 	%rd4815, {%r3294, %r3293};
	xor.b64  	%rd4816, %rd4814, %rd4815;
	and.b64  	%rd4817, %rd4785, %rd4748;
	or.b64  	%rd4818, %rd4785, %rd4748;
	and.b64  	%rd4819, %rd4818, %rd4711;
	or.b64  	%rd4820, %rd4819, %rd4817;
	add.s64 	%rd4821, %rd4820, %rd4816;
	add.s64 	%rd4822, %rd4821, %rd4810;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3295,%dummy}, %rd4761;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3296}, %rd4761;
	}
	shf.r.wrap.b32 	%r3297, %r3296, %r3295, 19;
	shf.r.wrap.b32 	%r3298, %r3295, %r3296, 19;
	mov.b64 	%rd4823, {%r3298, %r3297};
	shf.l.wrap.b32 	%r3299, %r3295, %r3296, 3;
	shf.l.wrap.b32 	%r3300, %r3296, %r3295, 3;
	mov.b64 	%rd4824, {%r3300, %r3299};
	xor.b64  	%rd4825, %rd4823, %rd4824;
	shr.u64 	%rd4826, %rd4761, 6;
	xor.b64  	%rd4827, %rd4825, %rd4826;
	shf.r.wrap.b32 	%r3301, %r2958, %r2957, 1;
	shf.r.wrap.b32 	%r3302, %r2957, %r2958, 1;
	mov.b64 	%rd4828, {%r3302, %r3301};
	shf.r.wrap.b32 	%r3303, %r2958, %r2957, 8;
	shf.r.wrap.b32 	%r3304, %r2957, %r2958, 8;
	mov.b64 	%rd4829, {%r3304, %r3303};
	xor.b64  	%rd4830, %rd4828, %rd4829;
	shr.u64 	%rd4831, %rd4280, 7;
	xor.b64  	%rd4832, %rd4830, %rd4831;
	add.s64 	%rd4833, %rd4827, %rd4243;
	add.s64 	%rd4834, %rd4833, %rd4576;
	add.s64 	%rd4835, %rd4834, %rd4832;
	add.s64 	%rd4836, %rd4835, %rd4700;
	xor.b64  	%rd4837, %rd4774, %rd4737;
	and.b64  	%rd4838, %rd4811, %rd4837;
	xor.b64  	%rd4839, %rd4838, %rd4737;
	add.s64 	%rd4840, %rd4836, %rd4839;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3305,%dummy}, %rd4811;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3306}, %rd4811;
	}
	shf.r.wrap.b32 	%r3307, %r3306, %r3305, 14;
	shf.r.wrap.b32 	%r3308, %r3305, %r3306, 14;
	mov.b64 	%rd4841, {%r3308, %r3307};
	shf.r.wrap.b32 	%r3309, %r3306, %r3305, 18;
	shf.r.wrap.b32 	%r3310, %r3305, %r3306, 18;
	mov.b64 	%rd4842, {%r3310, %r3309};
	xor.b64  	%rd4843, %rd4841, %rd4842;
	shf.l.wrap.b32 	%r3311, %r3305, %r3306, 23;
	shf.l.wrap.b32 	%r3312, %r3306, %r3305, 23;
	mov.b64 	%rd4844, {%r3312, %r3311};
	xor.b64  	%rd4845, %rd4843, %rd4844;
	add.s64 	%rd4846, %rd4840, %rd4845;
	add.s64 	%rd4847, %rd4846, 7507060721942968483;
	add.s64 	%rd4848, %rd4847, %rd4711;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3313,%dummy}, %rd4822;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3314}, %rd4822;
	}
	shf.r.wrap.b32 	%r3315, %r3314, %r3313, 28;
	shf.r.wrap.b32 	%r3316, %r3313, %r3314, 28;
	mov.b64 	%rd4849, {%r3316, %r3315};
	shf.l.wrap.b32 	%r3317, %r3313, %r3314, 30;
	shf.l.wrap.b32 	%r3318, %r3314, %r3313, 30;
	mov.b64 	%rd4850, {%r3318, %r3317};
	xor.b64  	%rd4851, %rd4849, %rd4850;
	shf.l.wrap.b32 	%r3319, %r3313, %r3314, 25;
	shf.l.wrap.b32 	%r3320, %r3314, %r3313, 25;
	mov.b64 	%rd4852, {%r3320, %r3319};
	xor.b64  	%rd4853, %rd4851, %rd4852;
	and.b64  	%rd4854, %rd4822, %rd4785;
	or.b64  	%rd4855, %rd4822, %rd4785;
	and.b64  	%rd4856, %rd4855, %rd4748;
	or.b64  	%rd4857, %rd4856, %rd4854;
	add.s64 	%rd4858, %rd4857, %rd4853;
	add.s64 	%rd4859, %rd4858, %rd4847;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3321,%dummy}, %rd4798;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3322}, %rd4798;
	}
	shf.r.wrap.b32 	%r3323, %r3322, %r3321, 19;
	shf.r.wrap.b32 	%r3324, %r3321, %r3322, 19;
	mov.b64 	%rd4860, {%r3324, %r3323};
	shf.l.wrap.b32 	%r3325, %r3321, %r3322, 3;
	shf.l.wrap.b32 	%r3326, %r3322, %r3321, 3;
	mov.b64 	%rd4861, {%r3326, %r3325};
	xor.b64  	%rd4862, %rd4860, %rd4861;
	shr.u64 	%rd4863, %rd4798, 6;
	xor.b64  	%rd4864, %rd4862, %rd4863;
	shf.r.wrap.b32 	%r3327, %r2984, %r2983, 1;
	shf.r.wrap.b32 	%r3328, %r2983, %r2984, 1;
	mov.b64 	%rd4865, {%r3328, %r3327};
	shf.r.wrap.b32 	%r3329, %r2984, %r2983, 8;
	shf.r.wrap.b32 	%r3330, %r2983, %r2984, 8;
	mov.b64 	%rd4866, {%r3330, %r3329};
	xor.b64  	%rd4867, %rd4865, %rd4866;
	shr.u64 	%rd4868, %rd4317, 7;
	xor.b64  	%rd4869, %rd4867, %rd4868;
	add.s64 	%rd4870, %rd4864, %rd4280;
	add.s64 	%rd4871, %rd4870, %rd4613;
	add.s64 	%rd4872, %rd4871, %rd4869;
	add.s64 	%rd4873, %rd4872, %rd4737;
	xor.b64  	%rd4874, %rd4811, %rd4774;
	and.b64  	%rd4875, %rd4848, %rd4874;
	xor.b64  	%rd4876, %rd4875, %rd4774;
	add.s64 	%rd4877, %rd4873, %rd4876;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3331,%dummy}, %rd4848;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3332}, %rd4848;
	}
	shf.r.wrap.b32 	%r3333, %r3332, %r3331, 14;
	shf.r.wrap.b32 	%r3334, %r3331, %r3332, 14;
	mov.b64 	%rd4878, {%r3334, %r3333};
	shf.r.wrap.b32 	%r3335, %r3332, %r3331, 18;
	shf.r.wrap.b32 	%r3336, %r3331, %r3332, 18;
	mov.b64 	%rd4879, {%r3336, %r3335};
	xor.b64  	%rd4880, %rd4878, %rd4879;
	shf.l.wrap.b32 	%r3337, %r3331, %r3332, 23;
	shf.l.wrap.b32 	%r3338, %r3332, %r3331, 23;
	mov.b64 	%rd4881, {%r3338, %r3337};
	xor.b64  	%rd4882, %rd4880, %rd4881;
	add.s64 	%rd4883, %rd4877, %rd4882;
	add.s64 	%rd4884, %rd4883, 8399075790359081724;
	add.s64 	%rd4885, %rd4884, %rd4748;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3339,%dummy}, %rd4859;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3340}, %rd4859;
	}
	shf.r.wrap.b32 	%r3341, %r3340, %r3339, 28;
	shf.r.wrap.b32 	%r3342, %r3339, %r3340, 28;
	mov.b64 	%rd4886, {%r3342, %r3341};
	shf.l.wrap.b32 	%r3343, %r3339, %r3340, 30;
	shf.l.wrap.b32 	%r3344, %r3340, %r3339, 30;
	mov.b64 	%rd4887, {%r3344, %r3343};
	xor.b64  	%rd4888, %rd4886, %rd4887;
	shf.l.wrap.b32 	%r3345, %r3339, %r3340, 25;
	shf.l.wrap.b32 	%r3346, %r3340, %r3339, 25;
	mov.b64 	%rd4889, {%r3346, %r3345};
	xor.b64  	%rd4890, %rd4888, %rd4889;
	and.b64  	%rd4891, %rd4859, %rd4822;
	or.b64  	%rd4892, %rd4859, %rd4822;
	and.b64  	%rd4893, %rd4892, %rd4785;
	or.b64  	%rd4894, %rd4893, %rd4891;
	add.s64 	%rd4895, %rd4894, %rd4890;
	add.s64 	%rd4896, %rd4895, %rd4884;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3347,%dummy}, %rd4835;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3348}, %rd4835;
	}
	shf.r.wrap.b32 	%r3349, %r3348, %r3347, 19;
	shf.r.wrap.b32 	%r3350, %r3347, %r3348, 19;
	mov.b64 	%rd4897, {%r3350, %r3349};
	shf.l.wrap.b32 	%r3351, %r3347, %r3348, 3;
	shf.l.wrap.b32 	%r3352, %r3348, %r3347, 3;
	mov.b64 	%rd4898, {%r3352, %r3351};
	xor.b64  	%rd4899, %rd4897, %rd4898;
	shr.u64 	%rd4900, %rd4835, 6;
	xor.b64  	%rd4901, %rd4899, %rd4900;
	shf.r.wrap.b32 	%r3353, %r3010, %r3009, 1;
	shf.r.wrap.b32 	%r3354, %r3009, %r3010, 1;
	mov.b64 	%rd4902, {%r3354, %r3353};
	shf.r.wrap.b32 	%r3355, %r3010, %r3009, 8;
	shf.r.wrap.b32 	%r3356, %r3009, %r3010, 8;
	mov.b64 	%rd4903, {%r3356, %r3355};
	xor.b64  	%rd4904, %rd4902, %rd4903;
	shr.u64 	%rd4905, %rd4354, 7;
	xor.b64  	%rd4906, %rd4904, %rd4905;
	add.s64 	%rd4907, %rd4901, %rd4317;
	add.s64 	%rd4908, %rd4907, %rd4650;
	add.s64 	%rd4909, %rd4908, %rd4906;
	add.s64 	%rd4910, %rd4909, %rd4774;
	xor.b64  	%rd4911, %rd4848, %rd4811;
	and.b64  	%rd4912, %rd4885, %rd4911;
	xor.b64  	%rd4913, %rd4912, %rd4811;
	add.s64 	%rd4914, %rd4910, %rd4913;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3357,%dummy}, %rd4885;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3358}, %rd4885;
	}
	shf.r.wrap.b32 	%r3359, %r3358, %r3357, 14;
	shf.r.wrap.b32 	%r3360, %r3357, %r3358, 14;
	mov.b64 	%rd4915, {%r3360, %r3359};
	shf.r.wrap.b32 	%r3361, %r3358, %r3357, 18;
	shf.r.wrap.b32 	%r3362, %r3357, %r3358, 18;
	mov.b64 	%rd4916, {%r3362, %r3361};
	xor.b64  	%rd4917, %rd4915, %rd4916;
	shf.l.wrap.b32 	%r3363, %r3357, %r3358, 23;
	shf.l.wrap.b32 	%r3364, %r3358, %r3357, 23;
	mov.b64 	%rd4918, {%r3364, %r3363};
	xor.b64  	%rd4919, %rd4917, %rd4918;
	add.s64 	%rd4920, %rd4914, %rd4919;
	add.s64 	%rd4921, %rd4920, 8693463985226723168;
	add.s64 	%rd4922, %rd4921, %rd4785;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3365,%dummy}, %rd4896;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3366}, %rd4896;
	}
	shf.r.wrap.b32 	%r3367, %r3366, %r3365, 28;
	shf.r.wrap.b32 	%r3368, %r3365, %r3366, 28;
	mov.b64 	%rd4923, {%r3368, %r3367};
	shf.l.wrap.b32 	%r3369, %r3365, %r3366, 30;
	shf.l.wrap.b32 	%r3370, %r3366, %r3365, 30;
	mov.b64 	%rd4924, {%r3370, %r3369};
	xor.b64  	%rd4925, %rd4923, %rd4924;
	shf.l.wrap.b32 	%r3371, %r3365, %r3366, 25;
	shf.l.wrap.b32 	%r3372, %r3366, %r3365, 25;
	mov.b64 	%rd4926, {%r3372, %r3371};
	xor.b64  	%rd4927, %rd4925, %rd4926;
	and.b64  	%rd4928, %rd4896, %rd4859;
	or.b64  	%rd4929, %rd4896, %rd4859;
	and.b64  	%rd4930, %rd4929, %rd4822;
	or.b64  	%rd4931, %rd4930, %rd4928;
	add.s64 	%rd4932, %rd4931, %rd4927;
	add.s64 	%rd4933, %rd4932, %rd4921;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3373,%dummy}, %rd4872;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3374}, %rd4872;
	}
	shf.r.wrap.b32 	%r3375, %r3374, %r3373, 19;
	shf.r.wrap.b32 	%r3376, %r3373, %r3374, 19;
	mov.b64 	%rd4934, {%r3376, %r3375};
	shf.l.wrap.b32 	%r3377, %r3373, %r3374, 3;
	shf.l.wrap.b32 	%r3378, %r3374, %r3373, 3;
	mov.b64 	%rd4935, {%r3378, %r3377};
	xor.b64  	%rd4936, %rd4934, %rd4935;
	shr.u64 	%rd4937, %rd4872, 6;
	xor.b64  	%rd4938, %rd4936, %rd4937;
	shf.r.wrap.b32 	%r3379, %r3036, %r3035, 1;
	shf.r.wrap.b32 	%r3380, %r3035, %r3036, 1;
	mov.b64 	%rd4939, {%r3380, %r3379};
	shf.r.wrap.b32 	%r3381, %r3036, %r3035, 8;
	shf.r.wrap.b32 	%r3382, %r3035, %r3036, 8;
	mov.b64 	%rd4940, {%r3382, %r3381};
	xor.b64  	%rd4941, %rd4939, %rd4940;
	shr.u64 	%rd4942, %rd4391, 7;
	xor.b64  	%rd4943, %rd4941, %rd4942;
	add.s64 	%rd4944, %rd4938, %rd4354;
	add.s64 	%rd4945, %rd4944, %rd4687;
	add.s64 	%rd4946, %rd4945, %rd4943;
	add.s64 	%rd4947, %rd4946, %rd4811;
	xor.b64  	%rd4948, %rd4885, %rd4848;
	and.b64  	%rd4949, %rd4922, %rd4948;
	xor.b64  	%rd4950, %rd4949, %rd4848;
	add.s64 	%rd4951, %rd4947, %rd4950;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3383,%dummy}, %rd4922;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3384}, %rd4922;
	}
	shf.r.wrap.b32 	%r3385, %r3384, %r3383, 14;
	shf.r.wrap.b32 	%r3386, %r3383, %r3384, 14;
	mov.b64 	%rd4952, {%r3386, %r3385};
	shf.r.wrap.b32 	%r3387, %r3384, %r3383, 18;
	shf.r.wrap.b32 	%r3388, %r3383, %r3384, 18;
	mov.b64 	%rd4953, {%r3388, %r3387};
	xor.b64  	%rd4954, %rd4952, %rd4953;
	shf.l.wrap.b32 	%r3389, %r3383, %r3384, 23;
	shf.l.wrap.b32 	%r3390, %r3384, %r3383, 23;
	mov.b64 	%rd4955, {%r3390, %r3389};
	xor.b64  	%rd4956, %rd4954, %rd4955;
	add.s64 	%rd4957, %rd4951, %rd4956;
	add.s64 	%rd4958, %rd4957, -8878714635349349518;
	add.s64 	%rd4959, %rd4958, %rd4822;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3391,%dummy}, %rd4933;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3392}, %rd4933;
	}
	shf.r.wrap.b32 	%r3393, %r3392, %r3391, 28;
	shf.r.wrap.b32 	%r3394, %r3391, %r3392, 28;
	mov.b64 	%rd4960, {%r3394, %r3393};
	shf.l.wrap.b32 	%r3395, %r3391, %r3392, 30;
	shf.l.wrap.b32 	%r3396, %r3392, %r3391, 30;
	mov.b64 	%rd4961, {%r3396, %r3395};
	xor.b64  	%rd4962, %rd4960, %rd4961;
	shf.l.wrap.b32 	%r3397, %r3391, %r3392, 25;
	shf.l.wrap.b32 	%r3398, %r3392, %r3391, 25;
	mov.b64 	%rd4963, {%r3398, %r3397};
	xor.b64  	%rd4964, %rd4962, %rd4963;
	and.b64  	%rd4965, %rd4933, %rd4896;
	or.b64  	%rd4966, %rd4933, %rd4896;
	and.b64  	%rd4967, %rd4966, %rd4859;
	or.b64  	%rd4968, %rd4967, %rd4965;
	add.s64 	%rd4969, %rd4968, %rd4964;
	add.s64 	%rd4970, %rd4969, %rd4958;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3399,%dummy}, %rd4909;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3400}, %rd4909;
	}
	shf.r.wrap.b32 	%r3401, %r3400, %r3399, 19;
	shf.r.wrap.b32 	%r3402, %r3399, %r3400, 19;
	mov.b64 	%rd4971, {%r3402, %r3401};
	shf.l.wrap.b32 	%r3403, %r3399, %r3400, 3;
	shf.l.wrap.b32 	%r3404, %r3400, %r3399, 3;
	mov.b64 	%rd4972, {%r3404, %r3403};
	xor.b64  	%rd4973, %rd4971, %rd4972;
	shr.u64 	%rd4974, %rd4909, 6;
	xor.b64  	%rd4975, %rd4973, %rd4974;
	shf.r.wrap.b32 	%r3405, %r3062, %r3061, 1;
	shf.r.wrap.b32 	%r3406, %r3061, %r3062, 1;
	mov.b64 	%rd4976, {%r3406, %r3405};
	shf.r.wrap.b32 	%r3407, %r3062, %r3061, 8;
	shf.r.wrap.b32 	%r3408, %r3061, %r3062, 8;
	mov.b64 	%rd4977, {%r3408, %r3407};
	xor.b64  	%rd4978, %rd4976, %rd4977;
	shr.u64 	%rd4979, %rd4428, 7;
	xor.b64  	%rd4980, %rd4978, %rd4979;
	add.s64 	%rd4981, %rd4975, %rd4391;
	add.s64 	%rd4982, %rd4981, %rd4724;
	add.s64 	%rd4983, %rd4982, %rd4980;
	add.s64 	%rd4984, %rd4983, %rd4848;
	xor.b64  	%rd4985, %rd4922, %rd4885;
	and.b64  	%rd4986, %rd4959, %rd4985;
	xor.b64  	%rd4987, %rd4986, %rd4885;
	add.s64 	%rd4988, %rd4984, %rd4987;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3409,%dummy}, %rd4959;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3410}, %rd4959;
	}
	shf.r.wrap.b32 	%r3411, %r3410, %r3409, 14;
	shf.r.wrap.b32 	%r3412, %r3409, %r3410, 14;
	mov.b64 	%rd4989, {%r3412, %r3411};
	shf.r.wrap.b32 	%r3413, %r3410, %r3409, 18;
	shf.r.wrap.b32 	%r3414, %r3409, %r3410, 18;
	mov.b64 	%rd4990, {%r3414, %r3413};
	xor.b64  	%rd4991, %rd4989, %rd4990;
	shf.l.wrap.b32 	%r3415, %r3409, %r3410, 23;
	shf.l.wrap.b32 	%r3416, %r3410, %r3409, 23;
	mov.b64 	%rd4992, {%r3416, %r3415};
	xor.b64  	%rd4993, %rd4991, %rd4992;
	add.s64 	%rd4994, %rd4988, %rd4993;
	add.s64 	%rd4995, %rd4994, -8302665154208450068;
	add.s64 	%rd4996, %rd4995, %rd4859;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3417,%dummy}, %rd4970;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3418}, %rd4970;
	}
	shf.r.wrap.b32 	%r3419, %r3418, %r3417, 28;
	shf.r.wrap.b32 	%r3420, %r3417, %r3418, 28;
	mov.b64 	%rd4997, {%r3420, %r3419};
	shf.l.wrap.b32 	%r3421, %r3417, %r3418, 30;
	shf.l.wrap.b32 	%r3422, %r3418, %r3417, 30;
	mov.b64 	%rd4998, {%r3422, %r3421};
	xor.b64  	%rd4999, %rd4997, %rd4998;
	shf.l.wrap.b32 	%r3423, %r3417, %r3418, 25;
	shf.l.wrap.b32 	%r3424, %r3418, %r3417, 25;
	mov.b64 	%rd5000, {%r3424, %r3423};
	xor.b64  	%rd5001, %rd4999, %rd5000;
	and.b64  	%rd5002, %rd4970, %rd4933;
	or.b64  	%rd5003, %rd4970, %rd4933;
	and.b64  	%rd5004, %rd5003, %rd4896;
	or.b64  	%rd5005, %rd5004, %rd5002;
	add.s64 	%rd5006, %rd5005, %rd5001;
	add.s64 	%rd5007, %rd5006, %rd4995;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3425,%dummy}, %rd4946;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3426}, %rd4946;
	}
	shf.r.wrap.b32 	%r3427, %r3426, %r3425, 19;
	shf.r.wrap.b32 	%r3428, %r3425, %r3426, 19;
	mov.b64 	%rd5008, {%r3428, %r3427};
	shf.l.wrap.b32 	%r3429, %r3425, %r3426, 3;
	shf.l.wrap.b32 	%r3430, %r3426, %r3425, 3;
	mov.b64 	%rd5009, {%r3430, %r3429};
	xor.b64  	%rd5010, %rd5008, %rd5009;
	shr.u64 	%rd5011, %rd4946, 6;
	xor.b64  	%rd5012, %rd5010, %rd5011;
	shf.r.wrap.b32 	%r3431, %r3088, %r3087, 1;
	shf.r.wrap.b32 	%r3432, %r3087, %r3088, 1;
	mov.b64 	%rd5013, {%r3432, %r3431};
	shf.r.wrap.b32 	%r3433, %r3088, %r3087, 8;
	shf.r.wrap.b32 	%r3434, %r3087, %r3088, 8;
	mov.b64 	%rd5014, {%r3434, %r3433};
	xor.b64  	%rd5015, %rd5013, %rd5014;
	shr.u64 	%rd5016, %rd4465, 7;
	xor.b64  	%rd5017, %rd5015, %rd5016;
	add.s64 	%rd5018, %rd5012, %rd4428;
	add.s64 	%rd5019, %rd5018, %rd4761;
	add.s64 	%rd5020, %rd5019, %rd5017;
	add.s64 	%rd5021, %rd5020, %rd4885;
	xor.b64  	%rd5022, %rd4959, %rd4922;
	and.b64  	%rd5023, %rd4996, %rd5022;
	xor.b64  	%rd5024, %rd5023, %rd4922;
	add.s64 	%rd5025, %rd5021, %rd5024;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3435,%dummy}, %rd4996;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3436}, %rd4996;
	}
	shf.r.wrap.b32 	%r3437, %r3436, %r3435, 14;
	shf.r.wrap.b32 	%r3438, %r3435, %r3436, 14;
	mov.b64 	%rd5026, {%r3438, %r3437};
	shf.r.wrap.b32 	%r3439, %r3436, %r3435, 18;
	shf.r.wrap.b32 	%r3440, %r3435, %r3436, 18;
	mov.b64 	%rd5027, {%r3440, %r3439};
	xor.b64  	%rd5028, %rd5026, %rd5027;
	shf.l.wrap.b32 	%r3441, %r3435, %r3436, 23;
	shf.l.wrap.b32 	%r3442, %r3436, %r3435, 23;
	mov.b64 	%rd5029, {%r3442, %r3441};
	xor.b64  	%rd5030, %rd5028, %rd5029;
	add.s64 	%rd5031, %rd5025, %rd5030;
	add.s64 	%rd5032, %rd5031, -8016688836872298968;
	add.s64 	%rd5033, %rd5032, %rd4896;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3443,%dummy}, %rd5007;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3444}, %rd5007;
	}
	shf.r.wrap.b32 	%r3445, %r3444, %r3443, 28;
	shf.r.wrap.b32 	%r3446, %r3443, %r3444, 28;
	mov.b64 	%rd5034, {%r3446, %r3445};
	shf.l.wrap.b32 	%r3447, %r3443, %r3444, 30;
	shf.l.wrap.b32 	%r3448, %r3444, %r3443, 30;
	mov.b64 	%rd5035, {%r3448, %r3447};
	xor.b64  	%rd5036, %rd5034, %rd5035;
	shf.l.wrap.b32 	%r3449, %r3443, %r3444, 25;
	shf.l.wrap.b32 	%r3450, %r3444, %r3443, 25;
	mov.b64 	%rd5037, {%r3450, %r3449};
	xor.b64  	%rd5038, %rd5036, %rd5037;
	and.b64  	%rd5039, %rd5007, %rd4970;
	or.b64  	%rd5040, %rd5007, %rd4970;
	and.b64  	%rd5041, %rd5040, %rd4933;
	or.b64  	%rd5042, %rd5041, %rd5039;
	add.s64 	%rd5043, %rd5042, %rd5038;
	add.s64 	%rd5044, %rd5043, %rd5032;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3451,%dummy}, %rd4983;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3452}, %rd4983;
	}
	shf.r.wrap.b32 	%r3453, %r3452, %r3451, 19;
	shf.r.wrap.b32 	%r3454, %r3451, %r3452, 19;
	mov.b64 	%rd5045, {%r3454, %r3453};
	shf.l.wrap.b32 	%r3455, %r3451, %r3452, 3;
	shf.l.wrap.b32 	%r3456, %r3452, %r3451, 3;
	mov.b64 	%rd5046, {%r3456, %r3455};
	xor.b64  	%rd5047, %rd5045, %rd5046;
	shr.u64 	%rd5048, %rd4983, 6;
	xor.b64  	%rd5049, %rd5047, %rd5048;
	shf.r.wrap.b32 	%r3457, %r3114, %r3113, 1;
	shf.r.wrap.b32 	%r3458, %r3113, %r3114, 1;
	mov.b64 	%rd5050, {%r3458, %r3457};
	shf.r.wrap.b32 	%r3459, %r3114, %r3113, 8;
	shf.r.wrap.b32 	%r3460, %r3113, %r3114, 8;
	mov.b64 	%rd5051, {%r3460, %r3459};
	xor.b64  	%rd5052, %rd5050, %rd5051;
	shr.u64 	%rd5053, %rd4502, 7;
	xor.b64  	%rd5054, %rd5052, %rd5053;
	add.s64 	%rd5055, %rd5049, %rd4465;
	add.s64 	%rd5056, %rd5055, %rd4798;
	add.s64 	%rd5057, %rd5056, %rd5054;
	add.s64 	%rd5058, %rd5057, %rd4922;
	xor.b64  	%rd5059, %rd4996, %rd4959;
	and.b64  	%rd5060, %rd5033, %rd5059;
	xor.b64  	%rd5061, %rd5060, %rd4959;
	add.s64 	%rd5062, %rd5058, %rd5061;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3461,%dummy}, %rd5033;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3462}, %rd5033;
	}
	shf.r.wrap.b32 	%r3463, %r3462, %r3461, 14;
	shf.r.wrap.b32 	%r3464, %r3461, %r3462, 14;
	mov.b64 	%rd5063, {%r3464, %r3463};
	shf.r.wrap.b32 	%r3465, %r3462, %r3461, 18;
	shf.r.wrap.b32 	%r3466, %r3461, %r3462, 18;
	mov.b64 	%rd5064, {%r3466, %r3465};
	xor.b64  	%rd5065, %rd5063, %rd5064;
	shf.l.wrap.b32 	%r3467, %r3461, %r3462, 23;
	shf.l.wrap.b32 	%r3468, %r3462, %r3461, 23;
	mov.b64 	%rd5066, {%r3468, %r3467};
	xor.b64  	%rd5067, %rd5065, %rd5066;
	add.s64 	%rd5068, %rd5062, %rd5067;
	add.s64 	%rd5069, %rd5068, -6606660893046293015;
	add.s64 	%rd5070, %rd5069, %rd4933;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3469,%dummy}, %rd5044;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3470}, %rd5044;
	}
	shf.r.wrap.b32 	%r3471, %r3470, %r3469, 28;
	shf.r.wrap.b32 	%r3472, %r3469, %r3470, 28;
	mov.b64 	%rd5071, {%r3472, %r3471};
	shf.l.wrap.b32 	%r3473, %r3469, %r3470, 30;
	shf.l.wrap.b32 	%r3474, %r3470, %r3469, 30;
	mov.b64 	%rd5072, {%r3474, %r3473};
	xor.b64  	%rd5073, %rd5071, %rd5072;
	shf.l.wrap.b32 	%r3475, %r3469, %r3470, 25;
	shf.l.wrap.b32 	%r3476, %r3470, %r3469, 25;
	mov.b64 	%rd5074, {%r3476, %r3475};
	xor.b64  	%rd5075, %rd5073, %rd5074;
	and.b64  	%rd5076, %rd5044, %rd5007;
	or.b64  	%rd5077, %rd5044, %rd5007;
	and.b64  	%rd5078, %rd5077, %rd4970;
	or.b64  	%rd5079, %rd5078, %rd5076;
	add.s64 	%rd5080, %rd5079, %rd5075;
	add.s64 	%rd5081, %rd5080, %rd5069;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3477,%dummy}, %rd5020;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3478}, %rd5020;
	}
	shf.r.wrap.b32 	%r3479, %r3478, %r3477, 19;
	shf.r.wrap.b32 	%r3480, %r3477, %r3478, 19;
	mov.b64 	%rd5082, {%r3480, %r3479};
	shf.l.wrap.b32 	%r3481, %r3477, %r3478, 3;
	shf.l.wrap.b32 	%r3482, %r3478, %r3477, 3;
	mov.b64 	%rd5083, {%r3482, %r3481};
	xor.b64  	%rd5084, %rd5082, %rd5083;
	shr.u64 	%rd5085, %rd5020, 6;
	xor.b64  	%rd5086, %rd5084, %rd5085;
	shf.r.wrap.b32 	%r3483, %r3140, %r3139, 1;
	shf.r.wrap.b32 	%r3484, %r3139, %r3140, 1;
	mov.b64 	%rd5087, {%r3484, %r3483};
	shf.r.wrap.b32 	%r3485, %r3140, %r3139, 8;
	shf.r.wrap.b32 	%r3486, %r3139, %r3140, 8;
	mov.b64 	%rd5088, {%r3486, %r3485};
	xor.b64  	%rd5089, %rd5087, %rd5088;
	shr.u64 	%rd5090, %rd4539, 7;
	xor.b64  	%rd5091, %rd5089, %rd5090;
	add.s64 	%rd5092, %rd5086, %rd4502;
	add.s64 	%rd5093, %rd5092, %rd4835;
	add.s64 	%rd5094, %rd5093, %rd5091;
	add.s64 	%rd5095, %rd5094, %rd4959;
	xor.b64  	%rd5096, %rd5033, %rd4996;
	and.b64  	%rd5097, %rd5070, %rd5096;
	xor.b64  	%rd5098, %rd5097, %rd4996;
	add.s64 	%rd5099, %rd5095, %rd5098;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3487,%dummy}, %rd5070;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3488}, %rd5070;
	}
	shf.r.wrap.b32 	%r3489, %r3488, %r3487, 14;
	shf.r.wrap.b32 	%r3490, %r3487, %r3488, 14;
	mov.b64 	%rd5100, {%r3490, %r3489};
	shf.r.wrap.b32 	%r3491, %r3488, %r3487, 18;
	shf.r.wrap.b32 	%r3492, %r3487, %r3488, 18;
	mov.b64 	%rd5101, {%r3492, %r3491};
	xor.b64  	%rd5102, %rd5100, %rd5101;
	shf.l.wrap.b32 	%r3493, %r3487, %r3488, 23;
	shf.l.wrap.b32 	%r3494, %r3488, %r3487, 23;
	mov.b64 	%rd5103, {%r3494, %r3493};
	xor.b64  	%rd5104, %rd5102, %rd5103;
	add.s64 	%rd5105, %rd5099, %rd5104;
	add.s64 	%rd5106, %rd5105, -4685533653050689259;
	add.s64 	%rd5107, %rd5106, %rd4970;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3495,%dummy}, %rd5081;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3496}, %rd5081;
	}
	shf.r.wrap.b32 	%r3497, %r3496, %r3495, 28;
	shf.r.wrap.b32 	%r3498, %r3495, %r3496, 28;
	mov.b64 	%rd5108, {%r3498, %r3497};
	shf.l.wrap.b32 	%r3499, %r3495, %r3496, 30;
	shf.l.wrap.b32 	%r3500, %r3496, %r3495, 30;
	mov.b64 	%rd5109, {%r3500, %r3499};
	xor.b64  	%rd5110, %rd5108, %rd5109;
	shf.l.wrap.b32 	%r3501, %r3495, %r3496, 25;
	shf.l.wrap.b32 	%r3502, %r3496, %r3495, 25;
	mov.b64 	%rd5111, {%r3502, %r3501};
	xor.b64  	%rd5112, %rd5110, %rd5111;
	and.b64  	%rd5113, %rd5081, %rd5044;
	or.b64  	%rd5114, %rd5081, %rd5044;
	and.b64  	%rd5115, %rd5114, %rd5007;
	or.b64  	%rd5116, %rd5115, %rd5113;
	add.s64 	%rd5117, %rd5116, %rd5112;
	add.s64 	%rd5118, %rd5117, %rd5106;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3503,%dummy}, %rd5057;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3504}, %rd5057;
	}
	shf.r.wrap.b32 	%r3505, %r3504, %r3503, 19;
	shf.r.wrap.b32 	%r3506, %r3503, %r3504, 19;
	mov.b64 	%rd5119, {%r3506, %r3505};
	shf.l.wrap.b32 	%r3507, %r3503, %r3504, 3;
	shf.l.wrap.b32 	%r3508, %r3504, %r3503, 3;
	mov.b64 	%rd5120, {%r3508, %r3507};
	xor.b64  	%rd5121, %rd5119, %rd5120;
	shr.u64 	%rd5122, %rd5057, 6;
	xor.b64  	%rd5123, %rd5121, %rd5122;
	shf.r.wrap.b32 	%r3509, %r3166, %r3165, 1;
	shf.r.wrap.b32 	%r3510, %r3165, %r3166, 1;
	mov.b64 	%rd5124, {%r3510, %r3509};
	shf.r.wrap.b32 	%r3511, %r3166, %r3165, 8;
	shf.r.wrap.b32 	%r3512, %r3165, %r3166, 8;
	mov.b64 	%rd5125, {%r3512, %r3511};
	xor.b64  	%rd5126, %rd5124, %rd5125;
	shr.u64 	%rd5127, %rd4576, 7;
	xor.b64  	%rd5128, %rd5126, %rd5127;
	add.s64 	%rd5129, %rd5123, %rd4539;
	add.s64 	%rd5130, %rd5129, %rd4872;
	add.s64 	%rd5131, %rd5130, %rd5128;
	add.s64 	%rd5132, %rd5131, %rd4996;
	xor.b64  	%rd5133, %rd5070, %rd5033;
	and.b64  	%rd5134, %rd5107, %rd5133;
	xor.b64  	%rd5135, %rd5134, %rd5033;
	add.s64 	%rd5136, %rd5132, %rd5135;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3513,%dummy}, %rd5107;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3514}, %rd5107;
	}
	shf.r.wrap.b32 	%r3515, %r3514, %r3513, 14;
	shf.r.wrap.b32 	%r3516, %r3513, %r3514, 14;
	mov.b64 	%rd5137, {%r3516, %r3515};
	shf.r.wrap.b32 	%r3517, %r3514, %r3513, 18;
	shf.r.wrap.b32 	%r3518, %r3513, %r3514, 18;
	mov.b64 	%rd5138, {%r3518, %r3517};
	xor.b64  	%rd5139, %rd5137, %rd5138;
	shf.l.wrap.b32 	%r3519, %r3513, %r3514, 23;
	shf.l.wrap.b32 	%r3520, %r3514, %r3513, 23;
	mov.b64 	%rd5140, {%r3520, %r3519};
	xor.b64  	%rd5141, %rd5139, %rd5140;
	add.s64 	%rd5142, %rd5136, %rd5141;
	add.s64 	%rd5143, %rd5142, -4147400797238176981;
	add.s64 	%rd5144, %rd5143, %rd5007;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3521,%dummy}, %rd5118;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3522}, %rd5118;
	}
	shf.r.wrap.b32 	%r3523, %r3522, %r3521, 28;
	shf.r.wrap.b32 	%r3524, %r3521, %r3522, 28;
	mov.b64 	%rd5145, {%r3524, %r3523};
	shf.l.wrap.b32 	%r3525, %r3521, %r3522, 30;
	shf.l.wrap.b32 	%r3526, %r3522, %r3521, 30;
	mov.b64 	%rd5146, {%r3526, %r3525};
	xor.b64  	%rd5147, %rd5145, %rd5146;
	shf.l.wrap.b32 	%r3527, %r3521, %r3522, 25;
	shf.l.wrap.b32 	%r3528, %r3522, %r3521, 25;
	mov.b64 	%rd5148, {%r3528, %r3527};
	xor.b64  	%rd5149, %rd5147, %rd5148;
	and.b64  	%rd5150, %rd5118, %rd5081;
	or.b64  	%rd5151, %rd5118, %rd5081;
	and.b64  	%rd5152, %rd5151, %rd5044;
	or.b64  	%rd5153, %rd5152, %rd5150;
	add.s64 	%rd5154, %rd5153, %rd5149;
	add.s64 	%rd5155, %rd5154, %rd5143;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3529,%dummy}, %rd5094;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3530}, %rd5094;
	}
	shf.r.wrap.b32 	%r3531, %r3530, %r3529, 19;
	shf.r.wrap.b32 	%r3532, %r3529, %r3530, 19;
	mov.b64 	%rd5156, {%r3532, %r3531};
	shf.l.wrap.b32 	%r3533, %r3529, %r3530, 3;
	shf.l.wrap.b32 	%r3534, %r3530, %r3529, 3;
	mov.b64 	%rd5157, {%r3534, %r3533};
	xor.b64  	%rd5158, %rd5156, %rd5157;
	shr.u64 	%rd5159, %rd5094, 6;
	xor.b64  	%rd5160, %rd5158, %rd5159;
	shf.r.wrap.b32 	%r3535, %r3192, %r3191, 1;
	shf.r.wrap.b32 	%r3536, %r3191, %r3192, 1;
	mov.b64 	%rd5161, {%r3536, %r3535};
	shf.r.wrap.b32 	%r3537, %r3192, %r3191, 8;
	shf.r.wrap.b32 	%r3538, %r3191, %r3192, 8;
	mov.b64 	%rd5162, {%r3538, %r3537};
	xor.b64  	%rd5163, %rd5161, %rd5162;
	shr.u64 	%rd5164, %rd4613, 7;
	xor.b64  	%rd5165, %rd5163, %rd5164;
	add.s64 	%rd5166, %rd5160, %rd4576;
	add.s64 	%rd5167, %rd5166, %rd4909;
	add.s64 	%rd5168, %rd5167, %rd5165;
	add.s64 	%rd5169, %rd5168, %rd5033;
	xor.b64  	%rd5170, %rd5107, %rd5070;
	and.b64  	%rd5171, %rd5144, %rd5170;
	xor.b64  	%rd5172, %rd5171, %rd5070;
	add.s64 	%rd5173, %rd5169, %rd5172;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3539,%dummy}, %rd5144;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3540}, %rd5144;
	}
	shf.r.wrap.b32 	%r3541, %r3540, %r3539, 14;
	shf.r.wrap.b32 	%r3542, %r3539, %r3540, 14;
	mov.b64 	%rd5174, {%r3542, %r3541};
	shf.r.wrap.b32 	%r3543, %r3540, %r3539, 18;
	shf.r.wrap.b32 	%r3544, %r3539, %r3540, 18;
	mov.b64 	%rd5175, {%r3544, %r3543};
	xor.b64  	%rd5176, %rd5174, %rd5175;
	shf.l.wrap.b32 	%r3545, %r3539, %r3540, 23;
	shf.l.wrap.b32 	%r3546, %r3540, %r3539, 23;
	mov.b64 	%rd5177, {%r3546, %r3545};
	xor.b64  	%rd5178, %rd5176, %rd5177;
	add.s64 	%rd5179, %rd5173, %rd5178;
	add.s64 	%rd5180, %rd5179, -3880063495543823972;
	add.s64 	%rd5181, %rd5180, %rd5044;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3547,%dummy}, %rd5155;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3548}, %rd5155;
	}
	shf.r.wrap.b32 	%r3549, %r3548, %r3547, 28;
	shf.r.wrap.b32 	%r3550, %r3547, %r3548, 28;
	mov.b64 	%rd5182, {%r3550, %r3549};
	shf.l.wrap.b32 	%r3551, %r3547, %r3548, 30;
	shf.l.wrap.b32 	%r3552, %r3548, %r3547, 30;
	mov.b64 	%rd5183, {%r3552, %r3551};
	xor.b64  	%rd5184, %rd5182, %rd5183;
	shf.l.wrap.b32 	%r3553, %r3547, %r3548, 25;
	shf.l.wrap.b32 	%r3554, %r3548, %r3547, 25;
	mov.b64 	%rd5185, {%r3554, %r3553};
	xor.b64  	%rd5186, %rd5184, %rd5185;
	and.b64  	%rd5187, %rd5155, %rd5118;
	or.b64  	%rd5188, %rd5155, %rd5118;
	and.b64  	%rd5189, %rd5188, %rd5081;
	or.b64  	%rd5190, %rd5189, %rd5187;
	add.s64 	%rd5191, %rd5190, %rd5186;
	add.s64 	%rd5192, %rd5191, %rd5180;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3555,%dummy}, %rd5131;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3556}, %rd5131;
	}
	shf.r.wrap.b32 	%r3557, %r3556, %r3555, 19;
	shf.r.wrap.b32 	%r3558, %r3555, %r3556, 19;
	mov.b64 	%rd5193, {%r3558, %r3557};
	shf.l.wrap.b32 	%r3559, %r3555, %r3556, 3;
	shf.l.wrap.b32 	%r3560, %r3556, %r3555, 3;
	mov.b64 	%rd5194, {%r3560, %r3559};
	xor.b64  	%rd5195, %rd5193, %rd5194;
	shr.u64 	%rd5196, %rd5131, 6;
	xor.b64  	%rd5197, %rd5195, %rd5196;
	shf.r.wrap.b32 	%r3561, %r3218, %r3217, 1;
	shf.r.wrap.b32 	%r3562, %r3217, %r3218, 1;
	mov.b64 	%rd5198, {%r3562, %r3561};
	shf.r.wrap.b32 	%r3563, %r3218, %r3217, 8;
	shf.r.wrap.b32 	%r3564, %r3217, %r3218, 8;
	mov.b64 	%rd5199, {%r3564, %r3563};
	xor.b64  	%rd5200, %rd5198, %rd5199;
	shr.u64 	%rd5201, %rd4650, 7;
	xor.b64  	%rd5202, %rd5200, %rd5201;
	add.s64 	%rd5203, %rd5197, %rd4613;
	add.s64 	%rd5204, %rd5203, %rd4946;
	add.s64 	%rd5205, %rd5204, %rd5202;
	add.s64 	%rd5206, %rd5205, %rd5070;
	xor.b64  	%rd5207, %rd5144, %rd5107;
	and.b64  	%rd5208, %rd5181, %rd5207;
	xor.b64  	%rd5209, %rd5208, %rd5107;
	add.s64 	%rd5210, %rd5206, %rd5209;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3565,%dummy}, %rd5181;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3566}, %rd5181;
	}
	shf.r.wrap.b32 	%r3567, %r3566, %r3565, 14;
	shf.r.wrap.b32 	%r3568, %r3565, %r3566, 14;
	mov.b64 	%rd5211, {%r3568, %r3567};
	shf.r.wrap.b32 	%r3569, %r3566, %r3565, 18;
	shf.r.wrap.b32 	%r3570, %r3565, %r3566, 18;
	mov.b64 	%rd5212, {%r3570, %r3569};
	xor.b64  	%rd5213, %rd5211, %rd5212;
	shf.l.wrap.b32 	%r3571, %r3565, %r3566, 23;
	shf.l.wrap.b32 	%r3572, %r3566, %r3565, 23;
	mov.b64 	%rd5214, {%r3572, %r3571};
	xor.b64  	%rd5215, %rd5213, %rd5214;
	add.s64 	%rd5216, %rd5210, %rd5215;
	add.s64 	%rd5217, %rd5216, -3348786107499101689;
	add.s64 	%rd5218, %rd5217, %rd5081;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3573,%dummy}, %rd5192;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3574}, %rd5192;
	}
	shf.r.wrap.b32 	%r3575, %r3574, %r3573, 28;
	shf.r.wrap.b32 	%r3576, %r3573, %r3574, 28;
	mov.b64 	%rd5219, {%r3576, %r3575};
	shf.l.wrap.b32 	%r3577, %r3573, %r3574, 30;
	shf.l.wrap.b32 	%r3578, %r3574, %r3573, 30;
	mov.b64 	%rd5220, {%r3578, %r3577};
	xor.b64  	%rd5221, %rd5219, %rd5220;
	shf.l.wrap.b32 	%r3579, %r3573, %r3574, 25;
	shf.l.wrap.b32 	%r3580, %r3574, %r3573, 25;
	mov.b64 	%rd5222, {%r3580, %r3579};
	xor.b64  	%rd5223, %rd5221, %rd5222;
	and.b64  	%rd5224, %rd5192, %rd5155;
	or.b64  	%rd5225, %rd5192, %rd5155;
	and.b64  	%rd5226, %rd5225, %rd5118;
	or.b64  	%rd5227, %rd5226, %rd5224;
	add.s64 	%rd5228, %rd5227, %rd5223;
	add.s64 	%rd5229, %rd5228, %rd5217;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3581,%dummy}, %rd5168;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3582}, %rd5168;
	}
	shf.r.wrap.b32 	%r3583, %r3582, %r3581, 19;
	shf.r.wrap.b32 	%r3584, %r3581, %r3582, 19;
	mov.b64 	%rd5230, {%r3584, %r3583};
	shf.l.wrap.b32 	%r3585, %r3581, %r3582, 3;
	shf.l.wrap.b32 	%r3586, %r3582, %r3581, 3;
	mov.b64 	%rd5231, {%r3586, %r3585};
	xor.b64  	%rd5232, %rd5230, %rd5231;
	shr.u64 	%rd5233, %rd5168, 6;
	xor.b64  	%rd5234, %rd5232, %rd5233;
	shf.r.wrap.b32 	%r3587, %r3244, %r3243, 1;
	shf.r.wrap.b32 	%r3588, %r3243, %r3244, 1;
	mov.b64 	%rd5235, {%r3588, %r3587};
	shf.r.wrap.b32 	%r3589, %r3244, %r3243, 8;
	shf.r.wrap.b32 	%r3590, %r3243, %r3244, 8;
	mov.b64 	%rd5236, {%r3590, %r3589};
	xor.b64  	%rd5237, %rd5235, %rd5236;
	shr.u64 	%rd5238, %rd4687, 7;
	xor.b64  	%rd5239, %rd5237, %rd5238;
	add.s64 	%rd5240, %rd5234, %rd4650;
	add.s64 	%rd5241, %rd5240, %rd4983;
	add.s64 	%rd5242, %rd5241, %rd5239;
	add.s64 	%rd5243, %rd5242, %rd5107;
	xor.b64  	%rd5244, %rd5181, %rd5144;
	and.b64  	%rd5245, %rd5218, %rd5244;
	xor.b64  	%rd5246, %rd5245, %rd5144;
	add.s64 	%rd5247, %rd5243, %rd5246;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3591,%dummy}, %rd5218;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3592}, %rd5218;
	}
	shf.r.wrap.b32 	%r3593, %r3592, %r3591, 14;
	shf.r.wrap.b32 	%r3594, %r3591, %r3592, 14;
	mov.b64 	%rd5248, {%r3594, %r3593};
	shf.r.wrap.b32 	%r3595, %r3592, %r3591, 18;
	shf.r.wrap.b32 	%r3596, %r3591, %r3592, 18;
	mov.b64 	%rd5249, {%r3596, %r3595};
	xor.b64  	%rd5250, %rd5248, %rd5249;
	shf.l.wrap.b32 	%r3597, %r3591, %r3592, 23;
	shf.l.wrap.b32 	%r3598, %r3592, %r3591, 23;
	mov.b64 	%rd5251, {%r3598, %r3597};
	xor.b64  	%rd5252, %rd5250, %rd5251;
	add.s64 	%rd5253, %rd5247, %rd5252;
	add.s64 	%rd5254, %rd5253, -1523767162380948706;
	add.s64 	%rd5255, %rd5254, %rd5118;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3599,%dummy}, %rd5229;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3600}, %rd5229;
	}
	shf.r.wrap.b32 	%r3601, %r3600, %r3599, 28;
	shf.r.wrap.b32 	%r3602, %r3599, %r3600, 28;
	mov.b64 	%rd5256, {%r3602, %r3601};
	shf.l.wrap.b32 	%r3603, %r3599, %r3600, 30;
	shf.l.wrap.b32 	%r3604, %r3600, %r3599, 30;
	mov.b64 	%rd5257, {%r3604, %r3603};
	xor.b64  	%rd5258, %rd5256, %rd5257;
	shf.l.wrap.b32 	%r3605, %r3599, %r3600, 25;
	shf.l.wrap.b32 	%r3606, %r3600, %r3599, 25;
	mov.b64 	%rd5259, {%r3606, %r3605};
	xor.b64  	%rd5260, %rd5258, %rd5259;
	and.b64  	%rd5261, %rd5229, %rd5192;
	or.b64  	%rd5262, %rd5229, %rd5192;
	and.b64  	%rd5263, %rd5262, %rd5155;
	or.b64  	%rd5264, %rd5263, %rd5261;
	add.s64 	%rd5265, %rd5264, %rd5260;
	add.s64 	%rd5266, %rd5265, %rd5254;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3607,%dummy}, %rd5205;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3608}, %rd5205;
	}
	shf.r.wrap.b32 	%r3609, %r3608, %r3607, 19;
	shf.r.wrap.b32 	%r3610, %r3607, %r3608, 19;
	mov.b64 	%rd5267, {%r3610, %r3609};
	shf.l.wrap.b32 	%r3611, %r3607, %r3608, 3;
	shf.l.wrap.b32 	%r3612, %r3608, %r3607, 3;
	mov.b64 	%rd5268, {%r3612, %r3611};
	xor.b64  	%rd5269, %rd5267, %rd5268;
	shr.u64 	%rd5270, %rd5205, 6;
	xor.b64  	%rd5271, %rd5269, %rd5270;
	shf.r.wrap.b32 	%r3613, %r3270, %r3269, 1;
	shf.r.wrap.b32 	%r3614, %r3269, %r3270, 1;
	mov.b64 	%rd5272, {%r3614, %r3613};
	shf.r.wrap.b32 	%r3615, %r3270, %r3269, 8;
	shf.r.wrap.b32 	%r3616, %r3269, %r3270, 8;
	mov.b64 	%rd5273, {%r3616, %r3615};
	xor.b64  	%rd5274, %rd5272, %rd5273;
	shr.u64 	%rd5275, %rd4724, 7;
	xor.b64  	%rd5276, %rd5274, %rd5275;
	add.s64 	%rd5277, %rd5271, %rd4687;
	add.s64 	%rd5278, %rd5277, %rd5020;
	add.s64 	%rd5279, %rd5278, %rd5276;
	add.s64 	%rd5280, %rd5279, %rd5144;
	xor.b64  	%rd5281, %rd5218, %rd5181;
	and.b64  	%rd5282, %rd5255, %rd5281;
	xor.b64  	%rd5283, %rd5282, %rd5181;
	add.s64 	%rd5284, %rd5280, %rd5283;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3617,%dummy}, %rd5255;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3618}, %rd5255;
	}
	shf.r.wrap.b32 	%r3619, %r3618, %r3617, 14;
	shf.r.wrap.b32 	%r3620, %r3617, %r3618, 14;
	mov.b64 	%rd5285, {%r3620, %r3619};
	shf.r.wrap.b32 	%r3621, %r3618, %r3617, 18;
	shf.r.wrap.b32 	%r3622, %r3617, %r3618, 18;
	mov.b64 	%rd5286, {%r3622, %r3621};
	xor.b64  	%rd5287, %rd5285, %rd5286;
	shf.l.wrap.b32 	%r3623, %r3617, %r3618, 23;
	shf.l.wrap.b32 	%r3624, %r3618, %r3617, 23;
	mov.b64 	%rd5288, {%r3624, %r3623};
	xor.b64  	%rd5289, %rd5287, %rd5288;
	add.s64 	%rd5290, %rd5284, %rd5289;
	add.s64 	%rd5291, %rd5290, -757361751448694408;
	add.s64 	%rd5292, %rd5291, %rd5155;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3625,%dummy}, %rd5266;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3626}, %rd5266;
	}
	shf.r.wrap.b32 	%r3627, %r3626, %r3625, 28;
	shf.r.wrap.b32 	%r3628, %r3625, %r3626, 28;
	mov.b64 	%rd5293, {%r3628, %r3627};
	shf.l.wrap.b32 	%r3629, %r3625, %r3626, 30;
	shf.l.wrap.b32 	%r3630, %r3626, %r3625, 30;
	mov.b64 	%rd5294, {%r3630, %r3629};
	xor.b64  	%rd5295, %rd5293, %rd5294;
	shf.l.wrap.b32 	%r3631, %r3625, %r3626, 25;
	shf.l.wrap.b32 	%r3632, %r3626, %r3625, 25;
	mov.b64 	%rd5296, {%r3632, %r3631};
	xor.b64  	%rd5297, %rd5295, %rd5296;
	and.b64  	%rd5298, %rd5266, %rd5229;
	or.b64  	%rd5299, %rd5266, %rd5229;
	and.b64  	%rd5300, %rd5299, %rd5192;
	or.b64  	%rd5301, %rd5300, %rd5298;
	add.s64 	%rd5302, %rd5301, %rd5297;
	add.s64 	%rd5303, %rd5302, %rd5291;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3633,%dummy}, %rd5242;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3634}, %rd5242;
	}
	shf.r.wrap.b32 	%r3635, %r3634, %r3633, 19;
	shf.r.wrap.b32 	%r3636, %r3633, %r3634, 19;
	mov.b64 	%rd5304, {%r3636, %r3635};
	shf.l.wrap.b32 	%r3637, %r3633, %r3634, 3;
	shf.l.wrap.b32 	%r3638, %r3634, %r3633, 3;
	mov.b64 	%rd5305, {%r3638, %r3637};
	xor.b64  	%rd5306, %rd5304, %rd5305;
	shr.u64 	%rd5307, %rd5242, 6;
	xor.b64  	%rd5308, %rd5306, %rd5307;
	shf.r.wrap.b32 	%r3639, %r3296, %r3295, 1;
	shf.r.wrap.b32 	%r3640, %r3295, %r3296, 1;
	mov.b64 	%rd5309, {%r3640, %r3639};
	shf.r.wrap.b32 	%r3641, %r3296, %r3295, 8;
	shf.r.wrap.b32 	%r3642, %r3295, %r3296, 8;
	mov.b64 	%rd5310, {%r3642, %r3641};
	xor.b64  	%rd5311, %rd5309, %rd5310;
	shr.u64 	%rd5312, %rd4761, 7;
	xor.b64  	%rd5313, %rd5311, %rd5312;
	add.s64 	%rd5314, %rd5308, %rd4724;
	add.s64 	%rd5315, %rd5314, %rd5057;
	add.s64 	%rd5316, %rd5315, %rd5313;
	add.s64 	%rd5317, %rd5316, %rd5181;
	xor.b64  	%rd5318, %rd5255, %rd5218;
	and.b64  	%rd5319, %rd5292, %rd5318;
	xor.b64  	%rd5320, %rd5319, %rd5218;
	add.s64 	%rd5321, %rd5317, %rd5320;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3643,%dummy}, %rd5292;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3644}, %rd5292;
	}
	shf.r.wrap.b32 	%r3645, %r3644, %r3643, 14;
	shf.r.wrap.b32 	%r3646, %r3643, %r3644, 14;
	mov.b64 	%rd5322, {%r3646, %r3645};
	shf.r.wrap.b32 	%r3647, %r3644, %r3643, 18;
	shf.r.wrap.b32 	%r3648, %r3643, %r3644, 18;
	mov.b64 	%rd5323, {%r3648, %r3647};
	xor.b64  	%rd5324, %rd5322, %rd5323;
	shf.l.wrap.b32 	%r3649, %r3643, %r3644, 23;
	shf.l.wrap.b32 	%r3650, %r3644, %r3643, 23;
	mov.b64 	%rd5325, {%r3650, %r3649};
	xor.b64  	%rd5326, %rd5324, %rd5325;
	add.s64 	%rd5327, %rd5321, %rd5326;
	add.s64 	%rd5328, %rd5327, 500013540394364858;
	add.s64 	%rd5329, %rd5328, %rd5192;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3651,%dummy}, %rd5303;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3652}, %rd5303;
	}
	shf.r.wrap.b32 	%r3653, %r3652, %r3651, 28;
	shf.r.wrap.b32 	%r3654, %r3651, %r3652, 28;
	mov.b64 	%rd5330, {%r3654, %r3653};
	shf.l.wrap.b32 	%r3655, %r3651, %r3652, 30;
	shf.l.wrap.b32 	%r3656, %r3652, %r3651, 30;
	mov.b64 	%rd5331, {%r3656, %r3655};
	xor.b64  	%rd5332, %rd5330, %rd5331;
	shf.l.wrap.b32 	%r3657, %r3651, %r3652, 25;
	shf.l.wrap.b32 	%r3658, %r3652, %r3651, 25;
	mov.b64 	%rd5333, {%r3658, %r3657};
	xor.b64  	%rd5334, %rd5332, %rd5333;
	and.b64  	%rd5335, %rd5303, %rd5266;
	or.b64  	%rd5336, %rd5303, %rd5266;
	and.b64  	%rd5337, %rd5336, %rd5229;
	or.b64  	%rd5338, %rd5337, %rd5335;
	add.s64 	%rd5339, %rd5338, %rd5334;
	add.s64 	%rd5340, %rd5339, %rd5328;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3659,%dummy}, %rd5279;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3660}, %rd5279;
	}
	shf.r.wrap.b32 	%r3661, %r3660, %r3659, 19;
	shf.r.wrap.b32 	%r3662, %r3659, %r3660, 19;
	mov.b64 	%rd5341, {%r3662, %r3661};
	shf.l.wrap.b32 	%r3663, %r3659, %r3660, 3;
	shf.l.wrap.b32 	%r3664, %r3660, %r3659, 3;
	mov.b64 	%rd5342, {%r3664, %r3663};
	xor.b64  	%rd5343, %rd5341, %rd5342;
	shr.u64 	%rd5344, %rd5279, 6;
	xor.b64  	%rd5345, %rd5343, %rd5344;
	shf.r.wrap.b32 	%r3665, %r3322, %r3321, 1;
	shf.r.wrap.b32 	%r3666, %r3321, %r3322, 1;
	mov.b64 	%rd5346, {%r3666, %r3665};
	shf.r.wrap.b32 	%r3667, %r3322, %r3321, 8;
	shf.r.wrap.b32 	%r3668, %r3321, %r3322, 8;
	mov.b64 	%rd5347, {%r3668, %r3667};
	xor.b64  	%rd5348, %rd5346, %rd5347;
	shr.u64 	%rd5349, %rd4798, 7;
	xor.b64  	%rd5350, %rd5348, %rd5349;
	add.s64 	%rd5351, %rd5345, %rd4761;
	add.s64 	%rd5352, %rd5351, %rd5094;
	add.s64 	%rd5353, %rd5352, %rd5350;
	add.s64 	%rd5354, %rd5353, %rd5218;
	xor.b64  	%rd5355, %rd5292, %rd5255;
	and.b64  	%rd5356, %rd5329, %rd5355;
	xor.b64  	%rd5357, %rd5356, %rd5255;
	add.s64 	%rd5358, %rd5354, %rd5357;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3669,%dummy}, %rd5329;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3670}, %rd5329;
	}
	shf.r.wrap.b32 	%r3671, %r3670, %r3669, 14;
	shf.r.wrap.b32 	%r3672, %r3669, %r3670, 14;
	mov.b64 	%rd5359, {%r3672, %r3671};
	shf.r.wrap.b32 	%r3673, %r3670, %r3669, 18;
	shf.r.wrap.b32 	%r3674, %r3669, %r3670, 18;
	mov.b64 	%rd5360, {%r3674, %r3673};
	xor.b64  	%rd5361, %rd5359, %rd5360;
	shf.l.wrap.b32 	%r3675, %r3669, %r3670, 23;
	shf.l.wrap.b32 	%r3676, %r3670, %r3669, 23;
	mov.b64 	%rd5362, {%r3676, %r3675};
	xor.b64  	%rd5363, %rd5361, %rd5362;
	add.s64 	%rd5364, %rd5358, %rd5363;
	add.s64 	%rd5365, %rd5364, 748580250866718886;
	add.s64 	%rd5366, %rd5365, %rd5229;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3677,%dummy}, %rd5340;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3678}, %rd5340;
	}
	shf.r.wrap.b32 	%r3679, %r3678, %r3677, 28;
	shf.r.wrap.b32 	%r3680, %r3677, %r3678, 28;
	mov.b64 	%rd5367, {%r3680, %r3679};
	shf.l.wrap.b32 	%r3681, %r3677, %r3678, 30;
	shf.l.wrap.b32 	%r3682, %r3678, %r3677, 30;
	mov.b64 	%rd5368, {%r3682, %r3681};
	xor.b64  	%rd5369, %rd5367, %rd5368;
	shf.l.wrap.b32 	%r3683, %r3677, %r3678, 25;
	shf.l.wrap.b32 	%r3684, %r3678, %r3677, 25;
	mov.b64 	%rd5370, {%r3684, %r3683};
	xor.b64  	%rd5371, %rd5369, %rd5370;
	and.b64  	%rd5372, %rd5340, %rd5303;
	or.b64  	%rd5373, %rd5340, %rd5303;
	and.b64  	%rd5374, %rd5373, %rd5266;
	or.b64  	%rd5375, %rd5374, %rd5372;
	add.s64 	%rd5376, %rd5375, %rd5371;
	add.s64 	%rd5377, %rd5376, %rd5365;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3685,%dummy}, %rd5316;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3686}, %rd5316;
	}
	shf.r.wrap.b32 	%r3687, %r3686, %r3685, 19;
	shf.r.wrap.b32 	%r3688, %r3685, %r3686, 19;
	mov.b64 	%rd5378, {%r3688, %r3687};
	shf.l.wrap.b32 	%r3689, %r3685, %r3686, 3;
	shf.l.wrap.b32 	%r3690, %r3686, %r3685, 3;
	mov.b64 	%rd5379, {%r3690, %r3689};
	xor.b64  	%rd5380, %rd5378, %rd5379;
	shr.u64 	%rd5381, %rd5316, 6;
	xor.b64  	%rd5382, %rd5380, %rd5381;
	shf.r.wrap.b32 	%r3691, %r3348, %r3347, 1;
	shf.r.wrap.b32 	%r3692, %r3347, %r3348, 1;
	mov.b64 	%rd5383, {%r3692, %r3691};
	shf.r.wrap.b32 	%r3693, %r3348, %r3347, 8;
	shf.r.wrap.b32 	%r3694, %r3347, %r3348, 8;
	mov.b64 	%rd5384, {%r3694, %r3693};
	xor.b64  	%rd5385, %rd5383, %rd5384;
	shr.u64 	%rd5386, %rd4835, 7;
	xor.b64  	%rd5387, %rd5385, %rd5386;
	add.s64 	%rd5388, %rd5382, %rd4798;
	add.s64 	%rd5389, %rd5388, %rd5131;
	add.s64 	%rd5390, %rd5389, %rd5387;
	add.s64 	%rd5391, %rd5390, %rd5255;
	xor.b64  	%rd5392, %rd5329, %rd5292;
	and.b64  	%rd5393, %rd5366, %rd5392;
	xor.b64  	%rd5394, %rd5393, %rd5292;
	add.s64 	%rd5395, %rd5391, %rd5394;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3695,%dummy}, %rd5366;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3696}, %rd5366;
	}
	shf.r.wrap.b32 	%r3697, %r3696, %r3695, 14;
	shf.r.wrap.b32 	%r3698, %r3695, %r3696, 14;
	mov.b64 	%rd5396, {%r3698, %r3697};
	shf.r.wrap.b32 	%r3699, %r3696, %r3695, 18;
	shf.r.wrap.b32 	%r3700, %r3695, %r3696, 18;
	mov.b64 	%rd5397, {%r3700, %r3699};
	xor.b64  	%rd5398, %rd5396, %rd5397;
	shf.l.wrap.b32 	%r3701, %r3695, %r3696, 23;
	shf.l.wrap.b32 	%r3702, %r3696, %r3695, 23;
	mov.b64 	%rd5399, {%r3702, %r3701};
	xor.b64  	%rd5400, %rd5398, %rd5399;
	add.s64 	%rd5401, %rd5395, %rd5400;
	add.s64 	%rd5402, %rd5401, 1242879168328830382;
	add.s64 	%rd5403, %rd5402, %rd5266;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3703,%dummy}, %rd5377;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3704}, %rd5377;
	}
	shf.r.wrap.b32 	%r3705, %r3704, %r3703, 28;
	shf.r.wrap.b32 	%r3706, %r3703, %r3704, 28;
	mov.b64 	%rd5404, {%r3706, %r3705};
	shf.l.wrap.b32 	%r3707, %r3703, %r3704, 30;
	shf.l.wrap.b32 	%r3708, %r3704, %r3703, 30;
	mov.b64 	%rd5405, {%r3708, %r3707};
	xor.b64  	%rd5406, %rd5404, %rd5405;
	shf.l.wrap.b32 	%r3709, %r3703, %r3704, 25;
	shf.l.wrap.b32 	%r3710, %r3704, %r3703, 25;
	mov.b64 	%rd5407, {%r3710, %r3709};
	xor.b64  	%rd5408, %rd5406, %rd5407;
	and.b64  	%rd5409, %rd5377, %rd5340;
	or.b64  	%rd5410, %rd5377, %rd5340;
	and.b64  	%rd5411, %rd5410, %rd5303;
	or.b64  	%rd5412, %rd5411, %rd5409;
	add.s64 	%rd5413, %rd5412, %rd5408;
	add.s64 	%rd5414, %rd5413, %rd5402;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3711,%dummy}, %rd5353;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3712}, %rd5353;
	}
	shf.r.wrap.b32 	%r3713, %r3712, %r3711, 19;
	shf.r.wrap.b32 	%r3714, %r3711, %r3712, 19;
	mov.b64 	%rd5415, {%r3714, %r3713};
	shf.l.wrap.b32 	%r3715, %r3711, %r3712, 3;
	shf.l.wrap.b32 	%r3716, %r3712, %r3711, 3;
	mov.b64 	%rd5416, {%r3716, %r3715};
	xor.b64  	%rd5417, %rd5415, %rd5416;
	shr.u64 	%rd5418, %rd5353, 6;
	xor.b64  	%rd5419, %rd5417, %rd5418;
	shf.r.wrap.b32 	%r3717, %r3374, %r3373, 1;
	shf.r.wrap.b32 	%r3718, %r3373, %r3374, 1;
	mov.b64 	%rd5420, {%r3718, %r3717};
	shf.r.wrap.b32 	%r3719, %r3374, %r3373, 8;
	shf.r.wrap.b32 	%r3720, %r3373, %r3374, 8;
	mov.b64 	%rd5421, {%r3720, %r3719};
	xor.b64  	%rd5422, %rd5420, %rd5421;
	shr.u64 	%rd5423, %rd4872, 7;
	xor.b64  	%rd5424, %rd5422, %rd5423;
	add.s64 	%rd5425, %rd5419, %rd4835;
	add.s64 	%rd5426, %rd5425, %rd5168;
	add.s64 	%rd5427, %rd5426, %rd5424;
	add.s64 	%rd5428, %rd5427, %rd5292;
	xor.b64  	%rd5429, %rd5366, %rd5329;
	and.b64  	%rd5430, %rd5403, %rd5429;
	xor.b64  	%rd5431, %rd5430, %rd5329;
	add.s64 	%rd5432, %rd5428, %rd5431;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3721,%dummy}, %rd5403;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3722}, %rd5403;
	}
	shf.r.wrap.b32 	%r3723, %r3722, %r3721, 14;
	shf.r.wrap.b32 	%r3724, %r3721, %r3722, 14;
	mov.b64 	%rd5433, {%r3724, %r3723};
	shf.r.wrap.b32 	%r3725, %r3722, %r3721, 18;
	shf.r.wrap.b32 	%r3726, %r3721, %r3722, 18;
	mov.b64 	%rd5434, {%r3726, %r3725};
	xor.b64  	%rd5435, %rd5433, %rd5434;
	shf.l.wrap.b32 	%r3727, %r3721, %r3722, 23;
	shf.l.wrap.b32 	%r3728, %r3722, %r3721, 23;
	mov.b64 	%rd5436, {%r3728, %r3727};
	xor.b64  	%rd5437, %rd5435, %rd5436;
	add.s64 	%rd5438, %rd5432, %rd5437;
	add.s64 	%rd5439, %rd5438, 1977374033974150939;
	add.s64 	%rd5440, %rd5439, %rd5303;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3729,%dummy}, %rd5414;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3730}, %rd5414;
	}
	shf.r.wrap.b32 	%r3731, %r3730, %r3729, 28;
	shf.r.wrap.b32 	%r3732, %r3729, %r3730, 28;
	mov.b64 	%rd5441, {%r3732, %r3731};
	shf.l.wrap.b32 	%r3733, %r3729, %r3730, 30;
	shf.l.wrap.b32 	%r3734, %r3730, %r3729, 30;
	mov.b64 	%rd5442, {%r3734, %r3733};
	xor.b64  	%rd5443, %rd5441, %rd5442;
	shf.l.wrap.b32 	%r3735, %r3729, %r3730, 25;
	shf.l.wrap.b32 	%r3736, %r3730, %r3729, 25;
	mov.b64 	%rd5444, {%r3736, %r3735};
	xor.b64  	%rd5445, %rd5443, %rd5444;
	and.b64  	%rd5446, %rd5414, %rd5377;
	or.b64  	%rd5447, %rd5414, %rd5377;
	and.b64  	%rd5448, %rd5447, %rd5340;
	or.b64  	%rd5449, %rd5448, %rd5446;
	add.s64 	%rd5450, %rd5449, %rd5445;
	add.s64 	%rd5451, %rd5450, %rd5439;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3737,%dummy}, %rd5390;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3738}, %rd5390;
	}
	shf.r.wrap.b32 	%r3739, %r3738, %r3737, 19;
	shf.r.wrap.b32 	%r3740, %r3737, %r3738, 19;
	mov.b64 	%rd5452, {%r3740, %r3739};
	shf.l.wrap.b32 	%r3741, %r3737, %r3738, 3;
	shf.l.wrap.b32 	%r3742, %r3738, %r3737, 3;
	mov.b64 	%rd5453, {%r3742, %r3741};
	xor.b64  	%rd5454, %rd5452, %rd5453;
	shr.u64 	%rd5455, %rd5390, 6;
	xor.b64  	%rd5456, %rd5454, %rd5455;
	shf.r.wrap.b32 	%r3743, %r3400, %r3399, 1;
	shf.r.wrap.b32 	%r3744, %r3399, %r3400, 1;
	mov.b64 	%rd5457, {%r3744, %r3743};
	shf.r.wrap.b32 	%r3745, %r3400, %r3399, 8;
	shf.r.wrap.b32 	%r3746, %r3399, %r3400, 8;
	mov.b64 	%rd5458, {%r3746, %r3745};
	xor.b64  	%rd5459, %rd5457, %rd5458;
	shr.u64 	%rd5460, %rd4909, 7;
	xor.b64  	%rd5461, %rd5459, %rd5460;
	add.s64 	%rd5462, %rd5456, %rd4872;
	add.s64 	%rd5463, %rd5462, %rd5205;
	add.s64 	%rd5464, %rd5463, %rd5461;
	add.s64 	%rd5465, %rd5464, %rd5329;
	xor.b64  	%rd5466, %rd5403, %rd5366;
	and.b64  	%rd5467, %rd5440, %rd5466;
	xor.b64  	%rd5468, %rd5467, %rd5366;
	add.s64 	%rd5469, %rd5465, %rd5468;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3747,%dummy}, %rd5440;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3748}, %rd5440;
	}
	shf.r.wrap.b32 	%r3749, %r3748, %r3747, 14;
	shf.r.wrap.b32 	%r3750, %r3747, %r3748, 14;
	mov.b64 	%rd5470, {%r3750, %r3749};
	shf.r.wrap.b32 	%r3751, %r3748, %r3747, 18;
	shf.r.wrap.b32 	%r3752, %r3747, %r3748, 18;
	mov.b64 	%rd5471, {%r3752, %r3751};
	xor.b64  	%rd5472, %rd5470, %rd5471;
	shf.l.wrap.b32 	%r3753, %r3747, %r3748, 23;
	shf.l.wrap.b32 	%r3754, %r3748, %r3747, 23;
	mov.b64 	%rd5473, {%r3754, %r3753};
	xor.b64  	%rd5474, %rd5472, %rd5473;
	add.s64 	%rd5475, %rd5469, %rd5474;
	add.s64 	%rd5476, %rd5475, 2944078676154940804;
	add.s64 	%rd5477, %rd5476, %rd5340;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3755,%dummy}, %rd5451;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3756}, %rd5451;
	}
	shf.r.wrap.b32 	%r3757, %r3756, %r3755, 28;
	shf.r.wrap.b32 	%r3758, %r3755, %r3756, 28;
	mov.b64 	%rd5478, {%r3758, %r3757};
	shf.l.wrap.b32 	%r3759, %r3755, %r3756, 30;
	shf.l.wrap.b32 	%r3760, %r3756, %r3755, 30;
	mov.b64 	%rd5479, {%r3760, %r3759};
	xor.b64  	%rd5480, %rd5478, %rd5479;
	shf.l.wrap.b32 	%r3761, %r3755, %r3756, 25;
	shf.l.wrap.b32 	%r3762, %r3756, %r3755, 25;
	mov.b64 	%rd5481, {%r3762, %r3761};
	xor.b64  	%rd5482, %rd5480, %rd5481;
	and.b64  	%rd5483, %rd5451, %rd5414;
	or.b64  	%rd5484, %rd5451, %rd5414;
	and.b64  	%rd5485, %rd5484, %rd5377;
	or.b64  	%rd5486, %rd5485, %rd5483;
	add.s64 	%rd5487, %rd5486, %rd5482;
	add.s64 	%rd5488, %rd5487, %rd5476;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3763,%dummy}, %rd5427;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3764}, %rd5427;
	}
	shf.r.wrap.b32 	%r3765, %r3764, %r3763, 19;
	shf.r.wrap.b32 	%r3766, %r3763, %r3764, 19;
	mov.b64 	%rd5489, {%r3766, %r3765};
	shf.l.wrap.b32 	%r3767, %r3763, %r3764, 3;
	shf.l.wrap.b32 	%r3768, %r3764, %r3763, 3;
	mov.b64 	%rd5490, {%r3768, %r3767};
	xor.b64  	%rd5491, %rd5489, %rd5490;
	shr.u64 	%rd5492, %rd5427, 6;
	xor.b64  	%rd5493, %rd5491, %rd5492;
	shf.r.wrap.b32 	%r3769, %r3426, %r3425, 1;
	shf.r.wrap.b32 	%r3770, %r3425, %r3426, 1;
	mov.b64 	%rd5494, {%r3770, %r3769};
	shf.r.wrap.b32 	%r3771, %r3426, %r3425, 8;
	shf.r.wrap.b32 	%r3772, %r3425, %r3426, 8;
	mov.b64 	%rd5495, {%r3772, %r3771};
	xor.b64  	%rd5496, %rd5494, %rd5495;
	shr.u64 	%rd5497, %rd4946, 7;
	xor.b64  	%rd5498, %rd5496, %rd5497;
	add.s64 	%rd5499, %rd5493, %rd4909;
	add.s64 	%rd5500, %rd5499, %rd5242;
	add.s64 	%rd5501, %rd5500, %rd5498;
	add.s64 	%rd5502, %rd5501, %rd5366;
	xor.b64  	%rd5503, %rd5440, %rd5403;
	and.b64  	%rd5504, %rd5477, %rd5503;
	xor.b64  	%rd5505, %rd5504, %rd5403;
	add.s64 	%rd5506, %rd5502, %rd5505;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3773,%dummy}, %rd5477;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3774}, %rd5477;
	}
	shf.r.wrap.b32 	%r3775, %r3774, %r3773, 14;
	shf.r.wrap.b32 	%r3776, %r3773, %r3774, 14;
	mov.b64 	%rd5507, {%r3776, %r3775};
	shf.r.wrap.b32 	%r3777, %r3774, %r3773, 18;
	shf.r.wrap.b32 	%r3778, %r3773, %r3774, 18;
	mov.b64 	%rd5508, {%r3778, %r3777};
	xor.b64  	%rd5509, %rd5507, %rd5508;
	shf.l.wrap.b32 	%r3779, %r3773, %r3774, 23;
	shf.l.wrap.b32 	%r3780, %r3774, %r3773, 23;
	mov.b64 	%rd5510, {%r3780, %r3779};
	xor.b64  	%rd5511, %rd5509, %rd5510;
	add.s64 	%rd5512, %rd5506, %rd5511;
	add.s64 	%rd5513, %rd5512, 3659926193048069267;
	add.s64 	%rd5514, %rd5513, %rd5377;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3781,%dummy}, %rd5488;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3782}, %rd5488;
	}
	shf.r.wrap.b32 	%r3783, %r3782, %r3781, 28;
	shf.r.wrap.b32 	%r3784, %r3781, %r3782, 28;
	mov.b64 	%rd5515, {%r3784, %r3783};
	shf.l.wrap.b32 	%r3785, %r3781, %r3782, 30;
	shf.l.wrap.b32 	%r3786, %r3782, %r3781, 30;
	mov.b64 	%rd5516, {%r3786, %r3785};
	xor.b64  	%rd5517, %rd5515, %rd5516;
	shf.l.wrap.b32 	%r3787, %r3781, %r3782, 25;
	shf.l.wrap.b32 	%r3788, %r3782, %r3781, 25;
	mov.b64 	%rd5518, {%r3788, %r3787};
	xor.b64  	%rd5519, %rd5517, %rd5518;
	and.b64  	%rd5520, %rd5488, %rd5451;
	or.b64  	%rd5521, %rd5488, %rd5451;
	and.b64  	%rd5522, %rd5521, %rd5414;
	or.b64  	%rd5523, %rd5522, %rd5520;
	add.s64 	%rd5524, %rd5523, %rd5519;
	add.s64 	%rd5525, %rd5524, %rd5513;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3789,%dummy}, %rd5464;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3790}, %rd5464;
	}
	shf.r.wrap.b32 	%r3791, %r3790, %r3789, 19;
	shf.r.wrap.b32 	%r3792, %r3789, %r3790, 19;
	mov.b64 	%rd5526, {%r3792, %r3791};
	shf.l.wrap.b32 	%r3793, %r3789, %r3790, 3;
	shf.l.wrap.b32 	%r3794, %r3790, %r3789, 3;
	mov.b64 	%rd5527, {%r3794, %r3793};
	xor.b64  	%rd5528, %rd5526, %rd5527;
	shr.u64 	%rd5529, %rd5464, 6;
	xor.b64  	%rd5530, %rd5528, %rd5529;
	shf.r.wrap.b32 	%r3795, %r3452, %r3451, 1;
	shf.r.wrap.b32 	%r3796, %r3451, %r3452, 1;
	mov.b64 	%rd5531, {%r3796, %r3795};
	shf.r.wrap.b32 	%r3797, %r3452, %r3451, 8;
	shf.r.wrap.b32 	%r3798, %r3451, %r3452, 8;
	mov.b64 	%rd5532, {%r3798, %r3797};
	xor.b64  	%rd5533, %rd5531, %rd5532;
	shr.u64 	%rd5534, %rd4983, 7;
	xor.b64  	%rd5535, %rd5533, %rd5534;
	add.s64 	%rd5536, %rd5530, %rd4946;
	add.s64 	%rd5537, %rd5536, %rd5279;
	add.s64 	%rd5538, %rd5537, %rd5535;
	add.s64 	%rd5539, %rd5538, %rd5403;
	xor.b64  	%rd5540, %rd5477, %rd5440;
	and.b64  	%rd5541, %rd5514, %rd5540;
	xor.b64  	%rd5542, %rd5541, %rd5440;
	add.s64 	%rd5543, %rd5539, %rd5542;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3799,%dummy}, %rd5514;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3800}, %rd5514;
	}
	shf.r.wrap.b32 	%r3801, %r3800, %r3799, 14;
	shf.r.wrap.b32 	%r3802, %r3799, %r3800, 14;
	mov.b64 	%rd5544, {%r3802, %r3801};
	shf.r.wrap.b32 	%r3803, %r3800, %r3799, 18;
	shf.r.wrap.b32 	%r3804, %r3799, %r3800, 18;
	mov.b64 	%rd5545, {%r3804, %r3803};
	xor.b64  	%rd5546, %rd5544, %rd5545;
	shf.l.wrap.b32 	%r3805, %r3799, %r3800, 23;
	shf.l.wrap.b32 	%r3806, %r3800, %r3799, 23;
	mov.b64 	%rd5547, {%r3806, %r3805};
	xor.b64  	%rd5548, %rd5546, %rd5547;
	add.s64 	%rd5549, %rd5543, %rd5548;
	add.s64 	%rd5550, %rd5549, 4368137639120453308;
	add.s64 	%rd5551, %rd5550, %rd5414;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3807,%dummy}, %rd5525;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3808}, %rd5525;
	}
	shf.r.wrap.b32 	%r3809, %r3808, %r3807, 28;
	shf.r.wrap.b32 	%r3810, %r3807, %r3808, 28;
	mov.b64 	%rd5552, {%r3810, %r3809};
	shf.l.wrap.b32 	%r3811, %r3807, %r3808, 30;
	shf.l.wrap.b32 	%r3812, %r3808, %r3807, 30;
	mov.b64 	%rd5553, {%r3812, %r3811};
	xor.b64  	%rd5554, %rd5552, %rd5553;
	shf.l.wrap.b32 	%r3813, %r3807, %r3808, 25;
	shf.l.wrap.b32 	%r3814, %r3808, %r3807, 25;
	mov.b64 	%rd5555, {%r3814, %r3813};
	xor.b64  	%rd5556, %rd5554, %rd5555;
	and.b64  	%rd5557, %rd5525, %rd5488;
	or.b64  	%rd5558, %rd5525, %rd5488;
	and.b64  	%rd5559, %rd5558, %rd5451;
	or.b64  	%rd5560, %rd5559, %rd5557;
	add.s64 	%rd5561, %rd5560, %rd5556;
	add.s64 	%rd5562, %rd5561, %rd5550;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3815,%dummy}, %rd5501;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3816}, %rd5501;
	}
	shf.r.wrap.b32 	%r3817, %r3816, %r3815, 19;
	shf.r.wrap.b32 	%r3818, %r3815, %r3816, 19;
	mov.b64 	%rd5563, {%r3818, %r3817};
	shf.l.wrap.b32 	%r3819, %r3815, %r3816, 3;
	shf.l.wrap.b32 	%r3820, %r3816, %r3815, 3;
	mov.b64 	%rd5564, {%r3820, %r3819};
	xor.b64  	%rd5565, %rd5563, %rd5564;
	shr.u64 	%rd5566, %rd5501, 6;
	xor.b64  	%rd5567, %rd5565, %rd5566;
	shf.r.wrap.b32 	%r3821, %r3478, %r3477, 1;
	shf.r.wrap.b32 	%r3822, %r3477, %r3478, 1;
	mov.b64 	%rd5568, {%r3822, %r3821};
	shf.r.wrap.b32 	%r3823, %r3478, %r3477, 8;
	shf.r.wrap.b32 	%r3824, %r3477, %r3478, 8;
	mov.b64 	%rd5569, {%r3824, %r3823};
	xor.b64  	%rd5570, %rd5568, %rd5569;
	shr.u64 	%rd5571, %rd5020, 7;
	xor.b64  	%rd5572, %rd5570, %rd5571;
	add.s64 	%rd5573, %rd5567, %rd4983;
	add.s64 	%rd5574, %rd5573, %rd5316;
	add.s64 	%rd5575, %rd5574, %rd5572;
	add.s64 	%rd5576, %rd5575, %rd5440;
	xor.b64  	%rd5577, %rd5514, %rd5477;
	and.b64  	%rd5578, %rd5551, %rd5577;
	xor.b64  	%rd5579, %rd5578, %rd5477;
	add.s64 	%rd5580, %rd5576, %rd5579;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3825,%dummy}, %rd5551;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3826}, %rd5551;
	}
	shf.r.wrap.b32 	%r3827, %r3826, %r3825, 14;
	shf.r.wrap.b32 	%r3828, %r3825, %r3826, 14;
	mov.b64 	%rd5581, {%r3828, %r3827};
	shf.r.wrap.b32 	%r3829, %r3826, %r3825, 18;
	shf.r.wrap.b32 	%r3830, %r3825, %r3826, 18;
	mov.b64 	%rd5582, {%r3830, %r3829};
	xor.b64  	%rd5583, %rd5581, %rd5582;
	shf.l.wrap.b32 	%r3831, %r3825, %r3826, 23;
	shf.l.wrap.b32 	%r3832, %r3826, %r3825, 23;
	mov.b64 	%rd5584, {%r3832, %r3831};
	xor.b64  	%rd5585, %rd5583, %rd5584;
	add.s64 	%rd5586, %rd5580, %rd5585;
	add.s64 	%rd5587, %rd5586, 4836135668995329356;
	add.s64 	%rd5588, %rd5587, %rd5451;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3833,%dummy}, %rd5562;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3834}, %rd5562;
	}
	shf.r.wrap.b32 	%r3835, %r3834, %r3833, 28;
	shf.r.wrap.b32 	%r3836, %r3833, %r3834, 28;
	mov.b64 	%rd5589, {%r3836, %r3835};
	shf.l.wrap.b32 	%r3837, %r3833, %r3834, 30;
	shf.l.wrap.b32 	%r3838, %r3834, %r3833, 30;
	mov.b64 	%rd5590, {%r3838, %r3837};
	xor.b64  	%rd5591, %rd5589, %rd5590;
	shf.l.wrap.b32 	%r3839, %r3833, %r3834, 25;
	shf.l.wrap.b32 	%r3840, %r3834, %r3833, 25;
	mov.b64 	%rd5592, {%r3840, %r3839};
	xor.b64  	%rd5593, %rd5591, %rd5592;
	and.b64  	%rd5594, %rd5562, %rd5525;
	or.b64  	%rd5595, %rd5562, %rd5525;
	and.b64  	%rd5596, %rd5595, %rd5488;
	or.b64  	%rd5597, %rd5596, %rd5594;
	add.s64 	%rd5598, %rd5597, %rd5593;
	add.s64 	%rd5599, %rd5598, %rd5587;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3841,%dummy}, %rd5538;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3842}, %rd5538;
	}
	shf.r.wrap.b32 	%r3843, %r3842, %r3841, 19;
	shf.r.wrap.b32 	%r3844, %r3841, %r3842, 19;
	mov.b64 	%rd5600, {%r3844, %r3843};
	shf.l.wrap.b32 	%r3845, %r3841, %r3842, 3;
	shf.l.wrap.b32 	%r3846, %r3842, %r3841, 3;
	mov.b64 	%rd5601, {%r3846, %r3845};
	xor.b64  	%rd5602, %rd5600, %rd5601;
	shr.u64 	%rd5603, %rd5538, 6;
	xor.b64  	%rd5604, %rd5602, %rd5603;
	shf.r.wrap.b32 	%r3847, %r3504, %r3503, 1;
	shf.r.wrap.b32 	%r3848, %r3503, %r3504, 1;
	mov.b64 	%rd5605, {%r3848, %r3847};
	shf.r.wrap.b32 	%r3849, %r3504, %r3503, 8;
	shf.r.wrap.b32 	%r3850, %r3503, %r3504, 8;
	mov.b64 	%rd5606, {%r3850, %r3849};
	xor.b64  	%rd5607, %rd5605, %rd5606;
	shr.u64 	%rd5608, %rd5057, 7;
	xor.b64  	%rd5609, %rd5607, %rd5608;
	add.s64 	%rd5610, %rd5604, %rd5020;
	add.s64 	%rd5611, %rd5610, %rd5353;
	add.s64 	%rd5612, %rd5611, %rd5609;
	add.s64 	%rd5613, %rd5612, %rd5477;
	xor.b64  	%rd5614, %rd5551, %rd5514;
	and.b64  	%rd5615, %rd5588, %rd5614;
	xor.b64  	%rd5616, %rd5615, %rd5514;
	add.s64 	%rd5617, %rd5613, %rd5616;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3851,%dummy}, %rd5588;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3852}, %rd5588;
	}
	shf.r.wrap.b32 	%r3853, %r3852, %r3851, 14;
	shf.r.wrap.b32 	%r3854, %r3851, %r3852, 14;
	mov.b64 	%rd5618, {%r3854, %r3853};
	shf.r.wrap.b32 	%r3855, %r3852, %r3851, 18;
	shf.r.wrap.b32 	%r3856, %r3851, %r3852, 18;
	mov.b64 	%rd5619, {%r3856, %r3855};
	xor.b64  	%rd5620, %rd5618, %rd5619;
	shf.l.wrap.b32 	%r3857, %r3851, %r3852, 23;
	shf.l.wrap.b32 	%r3858, %r3852, %r3851, 23;
	mov.b64 	%rd5621, {%r3858, %r3857};
	xor.b64  	%rd5622, %rd5620, %rd5621;
	add.s64 	%rd5623, %rd5617, %rd5622;
	add.s64 	%rd5624, %rd5623, 5532061633213252278;
	add.s64 	%rd49, %rd5624, %rd5488;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3859,%dummy}, %rd5599;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3860}, %rd5599;
	}
	shf.r.wrap.b32 	%r3861, %r3860, %r3859, 28;
	shf.r.wrap.b32 	%r3862, %r3859, %r3860, 28;
	mov.b64 	%rd5625, {%r3862, %r3861};
	shf.l.wrap.b32 	%r3863, %r3859, %r3860, 30;
	shf.l.wrap.b32 	%r3864, %r3860, %r3859, 30;
	mov.b64 	%rd5626, {%r3864, %r3863};
	xor.b64  	%rd5627, %rd5625, %rd5626;
	shf.l.wrap.b32 	%r3865, %r3859, %r3860, 25;
	shf.l.wrap.b32 	%r3866, %r3860, %r3859, 25;
	mov.b64 	%rd5628, {%r3866, %r3865};
	xor.b64  	%rd5629, %rd5627, %rd5628;
	and.b64  	%rd5630, %rd5599, %rd5562;
	or.b64  	%rd5631, %rd5599, %rd5562;
	and.b64  	%rd5632, %rd5631, %rd5525;
	or.b64  	%rd5633, %rd5632, %rd5630;
	add.s64 	%rd5634, %rd5633, %rd5629;
	add.s64 	%rd5635, %rd5634, %rd5624;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3867,%dummy}, %rd5575;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3868}, %rd5575;
	}
	shf.r.wrap.b32 	%r3869, %r3868, %r3867, 19;
	shf.r.wrap.b32 	%r3870, %r3867, %r3868, 19;
	mov.b64 	%rd5636, {%r3870, %r3869};
	shf.l.wrap.b32 	%r3871, %r3867, %r3868, 3;
	shf.l.wrap.b32 	%r3872, %r3868, %r3867, 3;
	mov.b64 	%rd5637, {%r3872, %r3871};
	xor.b64  	%rd5638, %rd5636, %rd5637;
	shr.u64 	%rd5639, %rd5575, 6;
	xor.b64  	%rd5640, %rd5638, %rd5639;
	shf.r.wrap.b32 	%r3873, %r3530, %r3529, 1;
	shf.r.wrap.b32 	%r3874, %r3529, %r3530, 1;
	mov.b64 	%rd5641, {%r3874, %r3873};
	shf.r.wrap.b32 	%r3875, %r3530, %r3529, 8;
	shf.r.wrap.b32 	%r3876, %r3529, %r3530, 8;
	mov.b64 	%rd5642, {%r3876, %r3875};
	xor.b64  	%rd5643, %rd5641, %rd5642;
	shr.u64 	%rd5644, %rd5094, 7;
	xor.b64  	%rd5645, %rd5643, %rd5644;
	add.s64 	%rd5646, %rd5640, %rd5057;
	add.s64 	%rd5647, %rd5646, %rd5390;
	add.s64 	%rd5648, %rd5647, %rd5645;
	add.s64 	%rd5649, %rd5648, %rd5514;
	xor.b64  	%rd5650, %rd5588, %rd5551;
	and.b64  	%rd5651, %rd49, %rd5650;
	xor.b64  	%rd5652, %rd5651, %rd5551;
	add.s64 	%rd5653, %rd5649, %rd5652;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3877,%dummy}, %rd49;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3878}, %rd49;
	}
	shf.r.wrap.b32 	%r3879, %r3878, %r3877, 14;
	shf.r.wrap.b32 	%r3880, %r3877, %r3878, 14;
	mov.b64 	%rd5654, {%r3880, %r3879};
	shf.r.wrap.b32 	%r3881, %r3878, %r3877, 18;
	shf.r.wrap.b32 	%r3882, %r3877, %r3878, 18;
	mov.b64 	%rd5655, {%r3882, %r3881};
	xor.b64  	%rd5656, %rd5654, %rd5655;
	shf.l.wrap.b32 	%r3883, %r3877, %r3878, 23;
	shf.l.wrap.b32 	%r3884, %r3878, %r3877, 23;
	mov.b64 	%rd5657, {%r3884, %r3883};
	xor.b64  	%rd5658, %rd5656, %rd5657;
	add.s64 	%rd5659, %rd5653, %rd5658;
	add.s64 	%rd5660, %rd5659, 6448918945643986474;
	add.s64 	%rd50, %rd5660, %rd5525;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3885,%dummy}, %rd5635;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3886}, %rd5635;
	}
	shf.r.wrap.b32 	%r3887, %r3886, %r3885, 28;
	shf.r.wrap.b32 	%r3888, %r3885, %r3886, 28;
	mov.b64 	%rd5661, {%r3888, %r3887};
	shf.l.wrap.b32 	%r3889, %r3885, %r3886, 30;
	shf.l.wrap.b32 	%r3890, %r3886, %r3885, 30;
	mov.b64 	%rd5662, {%r3890, %r3889};
	xor.b64  	%rd5663, %rd5661, %rd5662;
	shf.l.wrap.b32 	%r3891, %r3885, %r3886, 25;
	shf.l.wrap.b32 	%r3892, %r3886, %r3885, 25;
	mov.b64 	%rd5664, {%r3892, %r3891};
	xor.b64  	%rd5665, %rd5663, %rd5664;
	and.b64  	%rd5666, %rd5635, %rd5599;
	or.b64  	%rd5667, %rd5635, %rd5599;
	and.b64  	%rd5668, %rd5667, %rd5562;
	or.b64  	%rd5669, %rd5668, %rd5666;
	add.s64 	%rd5670, %rd5669, %rd5665;
	add.s64 	%rd5671, %rd5670, %rd5660;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3893,%dummy}, %rd5612;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3894}, %rd5612;
	}
	shf.r.wrap.b32 	%r3895, %r3894, %r3893, 19;
	shf.r.wrap.b32 	%r3896, %r3893, %r3894, 19;
	mov.b64 	%rd5672, {%r3896, %r3895};
	shf.l.wrap.b32 	%r3897, %r3893, %r3894, 3;
	shf.l.wrap.b32 	%r3898, %r3894, %r3893, 3;
	mov.b64 	%rd5673, {%r3898, %r3897};
	xor.b64  	%rd5674, %rd5672, %rd5673;
	shr.u64 	%rd5675, %rd5612, 6;
	xor.b64  	%rd5676, %rd5674, %rd5675;
	shf.r.wrap.b32 	%r3899, %r3556, %r3555, 1;
	shf.r.wrap.b32 	%r3900, %r3555, %r3556, 1;
	mov.b64 	%rd5677, {%r3900, %r3899};
	shf.r.wrap.b32 	%r3901, %r3556, %r3555, 8;
	shf.r.wrap.b32 	%r3902, %r3555, %r3556, 8;
	mov.b64 	%rd5678, {%r3902, %r3901};
	xor.b64  	%rd5679, %rd5677, %rd5678;
	shr.u64 	%rd5680, %rd5131, 7;
	xor.b64  	%rd5681, %rd5679, %rd5680;
	add.s64 	%rd5682, %rd5676, %rd5094;
	add.s64 	%rd5683, %rd5682, %rd5427;
	add.s64 	%rd5684, %rd5683, %rd5681;
	add.s64 	%rd5685, %rd5684, %rd5551;
	xor.b64  	%rd5686, %rd49, %rd5588;
	and.b64  	%rd5687, %rd50, %rd5686;
	xor.b64  	%rd5688, %rd5687, %rd5588;
	add.s64 	%rd5689, %rd5685, %rd5688;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3903,%dummy}, %rd50;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3904}, %rd50;
	}
	shf.r.wrap.b32 	%r3905, %r3904, %r3903, 14;
	shf.r.wrap.b32 	%r3906, %r3903, %r3904, 14;
	mov.b64 	%rd5690, {%r3906, %r3905};
	shf.r.wrap.b32 	%r3907, %r3904, %r3903, 18;
	shf.r.wrap.b32 	%r3908, %r3903, %r3904, 18;
	mov.b64 	%rd5691, {%r3908, %r3907};
	xor.b64  	%rd5692, %rd5690, %rd5691;
	shf.l.wrap.b32 	%r3909, %r3903, %r3904, 23;
	shf.l.wrap.b32 	%r3910, %r3904, %r3903, 23;
	mov.b64 	%rd5693, {%r3910, %r3909};
	xor.b64  	%rd5694, %rd5692, %rd5693;
	add.s64 	%rd5695, %rd5689, %rd5694;
	add.s64 	%rd5696, %rd5695, 6902733635092675308;
	add.s64 	%rd51, %rd5696, %rd5562;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3911,%dummy}, %rd5671;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3912}, %rd5671;
	}
	shf.r.wrap.b32 	%r3913, %r3912, %r3911, 28;
	shf.r.wrap.b32 	%r3914, %r3911, %r3912, 28;
	mov.b64 	%rd5697, {%r3914, %r3913};
	shf.l.wrap.b32 	%r3915, %r3911, %r3912, 30;
	shf.l.wrap.b32 	%r3916, %r3912, %r3911, 30;
	mov.b64 	%rd5698, {%r3916, %r3915};
	xor.b64  	%rd5699, %rd5697, %rd5698;
	shf.l.wrap.b32 	%r3917, %r3911, %r3912, 25;
	shf.l.wrap.b32 	%r3918, %r3912, %r3911, 25;
	mov.b64 	%rd5700, {%r3918, %r3917};
	xor.b64  	%rd5701, %rd5699, %rd5700;
	and.b64  	%rd5702, %rd5671, %rd5635;
	or.b64  	%rd5703, %rd5671, %rd5635;
	and.b64  	%rd5704, %rd5703, %rd5599;
	or.b64  	%rd5705, %rd5704, %rd5702;
	add.s64 	%rd5706, %rd5705, %rd5701;
	add.s64 	%rd5707, %rd5706, %rd5696;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3919,%dummy}, %rd5648;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3920}, %rd5648;
	}
	shf.r.wrap.b32 	%r3921, %r3920, %r3919, 19;
	shf.r.wrap.b32 	%r3922, %r3919, %r3920, 19;
	mov.b64 	%rd5708, {%r3922, %r3921};
	shf.l.wrap.b32 	%r3923, %r3919, %r3920, 3;
	shf.l.wrap.b32 	%r3924, %r3920, %r3919, 3;
	mov.b64 	%rd5709, {%r3924, %r3923};
	xor.b64  	%rd5710, %rd5708, %rd5709;
	shr.u64 	%rd5711, %rd5648, 6;
	xor.b64  	%rd5712, %rd5710, %rd5711;
	shf.r.wrap.b32 	%r3925, %r3582, %r3581, 1;
	shf.r.wrap.b32 	%r3926, %r3581, %r3582, 1;
	mov.b64 	%rd5713, {%r3926, %r3925};
	shf.r.wrap.b32 	%r3927, %r3582, %r3581, 8;
	shf.r.wrap.b32 	%r3928, %r3581, %r3582, 8;
	mov.b64 	%rd5714, {%r3928, %r3927};
	xor.b64  	%rd5715, %rd5713, %rd5714;
	shr.u64 	%rd5716, %rd5168, 7;
	xor.b64  	%rd5717, %rd5715, %rd5716;
	add.s64 	%rd5718, %rd5712, %rd5131;
	add.s64 	%rd5719, %rd5718, %rd5464;
	add.s64 	%rd5720, %rd5719, %rd5717;
	add.s64 	%rd5721, %rd5720, %rd5588;
	xor.b64  	%rd5722, %rd50, %rd49;
	and.b64  	%rd5723, %rd51, %rd5722;
	xor.b64  	%rd5724, %rd5723, %rd49;
	add.s64 	%rd5725, %rd5721, %rd5724;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3929,%dummy}, %rd51;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3930}, %rd51;
	}
	shf.r.wrap.b32 	%r3931, %r3930, %r3929, 14;
	shf.r.wrap.b32 	%r3932, %r3929, %r3930, 14;
	mov.b64 	%rd5726, {%r3932, %r3931};
	shf.r.wrap.b32 	%r3933, %r3930, %r3929, 18;
	shf.r.wrap.b32 	%r3934, %r3929, %r3930, 18;
	mov.b64 	%rd5727, {%r3934, %r3933};
	xor.b64  	%rd5728, %rd5726, %rd5727;
	shf.l.wrap.b32 	%r3935, %r3929, %r3930, 23;
	shf.l.wrap.b32 	%r3936, %r3930, %r3929, 23;
	mov.b64 	%rd5729, {%r3936, %r3935};
	xor.b64  	%rd5730, %rd5728, %rd5729;
	add.s64 	%rd5731, %rd5725, %rd5730;
	add.s64 	%rd5732, %rd5731, 7801388544844847127;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3937,%dummy}, %rd5707;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3938}, %rd5707;
	}
	shf.r.wrap.b32 	%r3939, %r3938, %r3937, 28;
	shf.r.wrap.b32 	%r3940, %r3937, %r3938, 28;
	mov.b64 	%rd5733, {%r3940, %r3939};
	shf.l.wrap.b32 	%r3941, %r3937, %r3938, 30;
	shf.l.wrap.b32 	%r3942, %r3938, %r3937, 30;
	mov.b64 	%rd5734, {%r3942, %r3941};
	xor.b64  	%rd5735, %rd5733, %rd5734;
	shf.l.wrap.b32 	%r3943, %r3937, %r3938, 25;
	shf.l.wrap.b32 	%r3944, %r3938, %r3937, 25;
	mov.b64 	%rd5736, {%r3944, %r3943};
	xor.b64  	%rd5737, %rd5735, %rd5736;
	and.b64  	%rd5738, %rd5707, %rd5671;
	or.b64  	%rd5739, %rd5707, %rd5671;
	and.b64  	%rd5740, %rd5739, %rd5635;
	or.b64  	%rd5741, %rd5740, %rd5738;
	add.s64 	%rd5742, %rd5737, %rd5741;
	add.s64 	%rd5743, %rd5742, %rd5732;
	add.s64 	%rd52, %rd5743, 7640891576956012808;
	add.s64 	%rd53, %rd5707, -4942790177534073029;
	add.s64 	%rd54, %rd5671, 4354685564936845355;
	add.s64 	%rd55, %rd5635, -6534734903238641935;
	add.s64 	%rd5744, %rd5599, %rd5732;
	add.s64 	%rd56, %rd5744, 5840696475078001361;
	add.s64 	%rd57, %rd51, -7276294671716946913;
	add.s64 	%rd58, %rd50, 2270897969802886507;
	mov.u32 	%r7029, 0;
	st.local.v4.u32 	[%rd4], {%r7029, %r7029, %r7029, %r7029};
	st.local.v4.u32 	[%rd4+16], {%r7029, %r7029, %r7029, %r7029};
	st.local.v4.u32 	[%rd4+32], {%r7029, %r7029, %r7029, %r7029};
	st.local.v4.u32 	[%rd4+48], {%r7029, %r7029, %r7029, %r7029};
	st.local.v4.u32 	[%rd4+64], {%r7029, %r7029, %r7029, %r7029};
	st.local.v4.u32 	[%rd4+80], {%r7029, %r7029, %r7029, %r7029};
	st.local.v4.u32 	[%rd4+96], {%r7029, %r7029, %r7029, %r7029};
	st.local.v4.u32 	[%rd4+112], {%r7029, %r7029, %r7029, %r7029};
	add.s32 	%r3946, %r6, 12;
	shr.u32 	%r30, %r3946, 3;
	setp.eq.s32 	%p19, %r30, 0;
	mov.u64 	%rd10039, %rd2990;
	mov.u64 	%rd10040, %rd2990;
	mov.u64 	%rd10041, %rd2990;
	mov.u64 	%rd10042, %rd2990;
	mov.u64 	%rd10043, %rd2990;
	mov.u64 	%rd10044, %rd2990;
	mov.u64 	%rd10045, %rd2990;
	mov.u64 	%rd10046, %rd2990;
	mov.u64 	%rd10047, %rd2990;
	mov.u64 	%rd10048, %rd2990;
	mov.u64 	%rd10049, %rd2990;
	mov.u64 	%rd10050, %rd2990;
	mov.u64 	%rd10051, %rd2990;
	mov.u64 	%rd10052, %rd2990;
	mov.u64 	%rd10053, %rd2990;
	@%p19 bra 	$L__BB2_29;

$L__BB2_27:
	mul.wide.u32 	%rd5745, %r7029, 8;
	add.s64 	%rd5746, %rd5, %rd5745;
	ld.local.u64 	%rd5747, [%rd5746];
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3948, %temp}, %rd5747;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3949}, %rd5747;
	}
	mov.u32 	%r3950, 291;
	mov.u32 	%r3951, 0;
	prmt.b32 	%r3952, %r3948, %r3951, %r3950;
	prmt.b32 	%r3953, %r3949, %r3951, %r3950;
	mov.b64 	%rd5748, {%r3953, %r3952};
	add.s64 	%rd5749, %rd4, %rd5745;
	st.local.u64 	[%rd5749], %rd5748;
	add.s32 	%r7029, %r7029, 1;
	setp.lt.u32 	%p20, %r7029, %r30;
	@%p20 bra 	$L__BB2_27;

	ld.local.v2.u64 	{%rd10053, %rd10052}, [%rd4];
	ld.local.v2.u64 	{%rd10051, %rd10050}, [%rd4+16];
	ld.local.v2.u64 	{%rd10049, %rd10048}, [%rd4+32];
	ld.local.v2.u64 	{%rd10047, %rd10046}, [%rd4+48];
	ld.local.v2.u64 	{%rd10045, %rd10044}, [%rd4+64];
	ld.local.v2.u64 	{%rd10043, %rd10042}, [%rd4+80];
	ld.local.v2.u64 	{%rd10041, %rd10040}, [%rd4+96];
	ld.local.u64 	%rd10039, [%rd4+112];

$L__BB2_29:
	add.s64 	%rd89, %rd49, 6620516959819538809;
	shl.b32 	%r3955, %r7, 3;
	add.s32 	%r3956, %r3955, 1016;
	cvt.u64.u32 	%rd5765, %r3956;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3957,%dummy}, %rd38;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3958}, %rd38;
	}
	shf.r.wrap.b32 	%r3959, %r3958, %r3957, 18;
	shf.r.wrap.b32 	%r3960, %r3957, %r3958, 18;
	mov.b64 	%rd5766, {%r3960, %r3959};
	shf.r.wrap.b32 	%r3961, %r3958, %r3957, 14;
	shf.r.wrap.b32 	%r3962, %r3957, %r3958, 14;
	mov.b64 	%rd5767, {%r3962, %r3961};
	xor.b64  	%rd5768, %rd5767, %rd5766;
	shf.l.wrap.b32 	%r3963, %r3957, %r3958, 23;
	shf.l.wrap.b32 	%r3964, %r3958, %r3957, 23;
	mov.b64 	%rd5769, {%r3964, %r3963};
	xor.b64  	%rd5770, %rd5768, %rd5769;
	xor.b64  	%rd5771, %rd40, %rd39;
	and.b64  	%rd5772, %rd5771, %rd38;
	xor.b64  	%rd5773, %rd5772, %rd40;
	add.s64 	%rd5774, %rd31, %rd5770;
	add.s64 	%rd5775, %rd5774, %rd10053;
	add.s64 	%rd5776, %rd5775, %rd5773;
	add.s64 	%rd5777, %rd5776, -7031530027109396581;
	add.s64 	%rd5778, %rd5777, %rd37;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3965}, %rd34;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3966,%dummy}, %rd34;
	}
	shf.l.wrap.b32 	%r3967, %r3966, %r3965, 30;
	shf.l.wrap.b32 	%r3968, %r3965, %r3966, 30;
	mov.b64 	%rd5779, {%r3968, %r3967};
	shf.r.wrap.b32 	%r3969, %r3965, %r3966, 28;
	shf.r.wrap.b32 	%r3970, %r3966, %r3965, 28;
	mov.b64 	%rd5780, {%r3970, %r3969};
	xor.b64  	%rd5781, %rd5780, %rd5779;
	shf.l.wrap.b32 	%r3971, %r3966, %r3965, 25;
	shf.l.wrap.b32 	%r3972, %r3965, %r3966, 25;
	mov.b64 	%rd5782, {%r3972, %r3971};
	xor.b64  	%rd5783, %rd5781, %rd5782;
	or.b64  	%rd5784, %rd35, %rd34;
	and.b64  	%rd5785, %rd36, %rd5784;
	and.b64  	%rd5786, %rd35, %rd34;
	or.b64  	%rd5787, %rd5785, %rd5786;
	add.s64 	%rd5788, %rd5787, %rd5783;
	add.s64 	%rd5789, %rd5788, %rd5777;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3973,%dummy}, %rd5778;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3974}, %rd5778;
	}
	shf.r.wrap.b32 	%r3975, %r3974, %r3973, 14;
	shf.r.wrap.b32 	%r3976, %r3973, %r3974, 14;
	mov.b64 	%rd5790, {%r3976, %r3975};
	shf.r.wrap.b32 	%r3977, %r3974, %r3973, 18;
	shf.r.wrap.b32 	%r3978, %r3973, %r3974, 18;
	mov.b64 	%rd5791, {%r3978, %r3977};
	xor.b64  	%rd5792, %rd5790, %rd5791;
	shf.l.wrap.b32 	%r3979, %r3973, %r3974, 23;
	shf.l.wrap.b32 	%r3980, %r3974, %r3973, 23;
	mov.b64 	%rd5793, {%r3980, %r3979};
	xor.b64  	%rd5794, %rd5792, %rd5793;
	xor.b64  	%rd5795, %rd39, %rd38;
	and.b64  	%rd5796, %rd5778, %rd5795;
	xor.b64  	%rd5797, %rd5796, %rd39;
	add.s64 	%rd5798, %rd32, %rd10052;
	add.s64 	%rd5799, %rd5798, %rd5797;
	add.s64 	%rd5800, %rd5799, %rd5794;
	add.s64 	%rd5801, %rd5800, -8017781463737883848;
	add.s64 	%rd5802, %rd5801, %rd36;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3981,%dummy}, %rd5789;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3982}, %rd5789;
	}
	shf.r.wrap.b32 	%r3983, %r3982, %r3981, 28;
	shf.r.wrap.b32 	%r3984, %r3981, %r3982, 28;
	mov.b64 	%rd5803, {%r3984, %r3983};
	shf.l.wrap.b32 	%r3985, %r3981, %r3982, 30;
	shf.l.wrap.b32 	%r3986, %r3982, %r3981, 30;
	mov.b64 	%rd5804, {%r3986, %r3985};
	xor.b64  	%rd5805, %rd5803, %rd5804;
	shf.l.wrap.b32 	%r3987, %r3981, %r3982, 25;
	shf.l.wrap.b32 	%r3988, %r3982, %r3981, 25;
	mov.b64 	%rd5806, {%r3988, %r3987};
	xor.b64  	%rd5807, %rd5805, %rd5806;
	and.b64  	%rd5808, %rd5789, %rd34;
	or.b64  	%rd5809, %rd5789, %rd34;
	and.b64  	%rd5810, %rd5809, %rd35;
	or.b64  	%rd5811, %rd5810, %rd5808;
	add.s64 	%rd5812, %rd5811, %rd5807;
	add.s64 	%rd5813, %rd5812, %rd5801;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3989,%dummy}, %rd5802;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3990}, %rd5802;
	}
	shf.r.wrap.b32 	%r3991, %r3990, %r3989, 14;
	shf.r.wrap.b32 	%r3992, %r3989, %r3990, 14;
	mov.b64 	%rd5814, {%r3992, %r3991};
	shf.r.wrap.b32 	%r3993, %r3990, %r3989, 18;
	shf.r.wrap.b32 	%r3994, %r3989, %r3990, 18;
	mov.b64 	%rd5815, {%r3994, %r3993};
	xor.b64  	%rd5816, %rd5814, %rd5815;
	shf.l.wrap.b32 	%r3995, %r3989, %r3990, 23;
	shf.l.wrap.b32 	%r3996, %r3990, %r3989, 23;
	mov.b64 	%rd5817, {%r3996, %r3995};
	xor.b64  	%rd5818, %rd5816, %rd5817;
	xor.b64  	%rd5819, %rd5778, %rd38;
	and.b64  	%rd5820, %rd5802, %rd5819;
	xor.b64  	%rd5821, %rd5820, %rd38;
	add.s64 	%rd5822, %rd33, %rd10051;
	add.s64 	%rd5823, %rd5822, %rd5821;
	add.s64 	%rd5824, %rd5823, %rd5818;
	add.s64 	%rd5825, %rd5824, 5820449915117741902;
	add.s64 	%rd5826, %rd5825, %rd35;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r3997,%dummy}, %rd5813;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r3998}, %rd5813;
	}
	shf.r.wrap.b32 	%r3999, %r3998, %r3997, 28;
	shf.r.wrap.b32 	%r4000, %r3997, %r3998, 28;
	mov.b64 	%rd5827, {%r4000, %r3999};
	shf.l.wrap.b32 	%r4001, %r3997, %r3998, 30;
	shf.l.wrap.b32 	%r4002, %r3998, %r3997, 30;
	mov.b64 	%rd5828, {%r4002, %r4001};
	xor.b64  	%rd5829, %rd5827, %rd5828;
	shf.l.wrap.b32 	%r4003, %r3997, %r3998, 25;
	shf.l.wrap.b32 	%r4004, %r3998, %r3997, 25;
	mov.b64 	%rd5830, {%r4004, %r4003};
	xor.b64  	%rd5831, %rd5829, %rd5830;
	and.b64  	%rd5832, %rd5813, %rd5789;
	or.b64  	%rd5833, %rd5813, %rd5789;
	and.b64  	%rd5834, %rd5833, %rd34;
	or.b64  	%rd5835, %rd5834, %rd5832;
	add.s64 	%rd5836, %rd5835, %rd5831;
	add.s64 	%rd5837, %rd5836, %rd5825;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4005,%dummy}, %rd5826;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4006}, %rd5826;
	}
	shf.r.wrap.b32 	%r4007, %r4006, %r4005, 14;
	shf.r.wrap.b32 	%r4008, %r4005, %r4006, 14;
	mov.b64 	%rd5838, {%r4008, %r4007};
	shf.r.wrap.b32 	%r4009, %r4006, %r4005, 18;
	shf.r.wrap.b32 	%r4010, %r4005, %r4006, 18;
	mov.b64 	%rd5839, {%r4010, %r4009};
	xor.b64  	%rd5840, %rd5838, %rd5839;
	shf.l.wrap.b32 	%r4011, %r4005, %r4006, 23;
	shf.l.wrap.b32 	%r4012, %r4006, %r4005, 23;
	mov.b64 	%rd5841, {%r4012, %r4011};
	xor.b64  	%rd5842, %rd5840, %rd5841;
	xor.b64  	%rd5843, %rd5802, %rd5778;
	and.b64  	%rd5844, %rd5826, %rd5843;
	xor.b64  	%rd5845, %rd5844, %rd5778;
	add.s64 	%rd5846, %rd38, %rd10050;
	add.s64 	%rd5847, %rd5846, %rd5845;
	add.s64 	%rd5848, %rd5847, %rd5842;
	add.s64 	%rd5849, %rd5848, -1606136188198331460;
	add.s64 	%rd5850, %rd5849, %rd34;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4013,%dummy}, %rd5837;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4014}, %rd5837;
	}
	shf.r.wrap.b32 	%r4015, %r4014, %r4013, 28;
	shf.r.wrap.b32 	%r4016, %r4013, %r4014, 28;
	mov.b64 	%rd5851, {%r4016, %r4015};
	shf.l.wrap.b32 	%r4017, %r4013, %r4014, 30;
	shf.l.wrap.b32 	%r4018, %r4014, %r4013, 30;
	mov.b64 	%rd5852, {%r4018, %r4017};
	xor.b64  	%rd5853, %rd5851, %rd5852;
	shf.l.wrap.b32 	%r4019, %r4013, %r4014, 25;
	shf.l.wrap.b32 	%r4020, %r4014, %r4013, 25;
	mov.b64 	%rd5854, {%r4020, %r4019};
	xor.b64  	%rd5855, %rd5853, %rd5854;
	and.b64  	%rd5856, %rd5837, %rd5813;
	or.b64  	%rd5857, %rd5837, %rd5813;
	and.b64  	%rd5858, %rd5857, %rd5789;
	or.b64  	%rd5859, %rd5858, %rd5856;
	add.s64 	%rd5860, %rd5859, %rd5855;
	add.s64 	%rd5861, %rd5860, %rd5849;
	add.s64 	%rd5862, %rd10049, %rd5778;
	xor.b64  	%rd5863, %rd5826, %rd5802;
	and.b64  	%rd5864, %rd5850, %rd5863;
	xor.b64  	%rd5865, %rd5864, %rd5802;
	add.s64 	%rd5866, %rd5862, %rd5865;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4021,%dummy}, %rd5850;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4022}, %rd5850;
	}
	shf.r.wrap.b32 	%r4023, %r4022, %r4021, 14;
	shf.r.wrap.b32 	%r4024, %r4021, %r4022, 14;
	mov.b64 	%rd5867, {%r4024, %r4023};
	shf.r.wrap.b32 	%r4025, %r4022, %r4021, 18;
	shf.r.wrap.b32 	%r4026, %r4021, %r4022, 18;
	mov.b64 	%rd5868, {%r4026, %r4025};
	xor.b64  	%rd5869, %rd5867, %rd5868;
	shf.l.wrap.b32 	%r4027, %r4021, %r4022, 23;
	shf.l.wrap.b32 	%r4028, %r4022, %r4021, 23;
	mov.b64 	%rd5870, {%r4028, %r4027};
	xor.b64  	%rd5871, %rd5869, %rd5870;
	add.s64 	%rd5872, %rd5866, %rd5871;
	add.s64 	%rd5873, %rd5872, 4131703408338449720;
	add.s64 	%rd5874, %rd5873, %rd5789;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4029,%dummy}, %rd5861;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4030}, %rd5861;
	}
	shf.r.wrap.b32 	%r4031, %r4030, %r4029, 28;
	shf.r.wrap.b32 	%r4032, %r4029, %r4030, 28;
	mov.b64 	%rd5875, {%r4032, %r4031};
	shf.l.wrap.b32 	%r4033, %r4029, %r4030, 30;
	shf.l.wrap.b32 	%r4034, %r4030, %r4029, 30;
	mov.b64 	%rd5876, {%r4034, %r4033};
	xor.b64  	%rd5877, %rd5875, %rd5876;
	shf.l.wrap.b32 	%r4035, %r4029, %r4030, 25;
	shf.l.wrap.b32 	%r4036, %r4030, %r4029, 25;
	mov.b64 	%rd5878, {%r4036, %r4035};
	xor.b64  	%rd5879, %rd5877, %rd5878;
	and.b64  	%rd5880, %rd5861, %rd5837;
	or.b64  	%rd5881, %rd5861, %rd5837;
	and.b64  	%rd5882, %rd5881, %rd5813;
	or.b64  	%rd5883, %rd5882, %rd5880;
	add.s64 	%rd5884, %rd5883, %rd5879;
	add.s64 	%rd5885, %rd5884, %rd5873;
	add.s64 	%rd5886, %rd10048, %rd5802;
	xor.b64  	%rd5887, %rd5850, %rd5826;
	and.b64  	%rd5888, %rd5874, %rd5887;
	xor.b64  	%rd5889, %rd5888, %rd5826;
	add.s64 	%rd5890, %rd5886, %rd5889;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4037,%dummy}, %rd5874;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4038}, %rd5874;
	}
	shf.r.wrap.b32 	%r4039, %r4038, %r4037, 14;
	shf.r.wrap.b32 	%r4040, %r4037, %r4038, 14;
	mov.b64 	%rd5891, {%r4040, %r4039};
	shf.r.wrap.b32 	%r4041, %r4038, %r4037, 18;
	shf.r.wrap.b32 	%r4042, %r4037, %r4038, 18;
	mov.b64 	%rd5892, {%r4042, %r4041};
	xor.b64  	%rd5893, %rd5891, %rd5892;
	shf.l.wrap.b32 	%r4043, %r4037, %r4038, 23;
	shf.l.wrap.b32 	%r4044, %r4038, %r4037, 23;
	mov.b64 	%rd5894, {%r4044, %r4043};
	xor.b64  	%rd5895, %rd5893, %rd5894;
	add.s64 	%rd5896, %rd5890, %rd5895;
	add.s64 	%rd5897, %rd5896, 6480981068601479193;
	add.s64 	%rd5898, %rd5897, %rd5813;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4045,%dummy}, %rd5885;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4046}, %rd5885;
	}
	shf.r.wrap.b32 	%r4047, %r4046, %r4045, 28;
	shf.r.wrap.b32 	%r4048, %r4045, %r4046, 28;
	mov.b64 	%rd5899, {%r4048, %r4047};
	shf.l.wrap.b32 	%r4049, %r4045, %r4046, 30;
	shf.l.wrap.b32 	%r4050, %r4046, %r4045, 30;
	mov.b64 	%rd5900, {%r4050, %r4049};
	xor.b64  	%rd5901, %rd5899, %rd5900;
	shf.l.wrap.b32 	%r4051, %r4045, %r4046, 25;
	shf.l.wrap.b32 	%r4052, %r4046, %r4045, 25;
	mov.b64 	%rd5902, {%r4052, %r4051};
	xor.b64  	%rd5903, %rd5901, %rd5902;
	and.b64  	%rd5904, %rd5885, %rd5861;
	or.b64  	%rd5905, %rd5885, %rd5861;
	and.b64  	%rd5906, %rd5905, %rd5837;
	or.b64  	%rd5907, %rd5906, %rd5904;
	add.s64 	%rd5908, %rd5907, %rd5903;
	add.s64 	%rd5909, %rd5908, %rd5897;
	add.s64 	%rd5910, %rd10047, %rd5826;
	xor.b64  	%rd5911, %rd5874, %rd5850;
	and.b64  	%rd5912, %rd5898, %rd5911;
	xor.b64  	%rd5913, %rd5912, %rd5850;
	add.s64 	%rd5914, %rd5910, %rd5913;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4053,%dummy}, %rd5898;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4054}, %rd5898;
	}
	shf.r.wrap.b32 	%r4055, %r4054, %r4053, 14;
	shf.r.wrap.b32 	%r4056, %r4053, %r4054, 14;
	mov.b64 	%rd5915, {%r4056, %r4055};
	shf.r.wrap.b32 	%r4057, %r4054, %r4053, 18;
	shf.r.wrap.b32 	%r4058, %r4053, %r4054, 18;
	mov.b64 	%rd5916, {%r4058, %r4057};
	xor.b64  	%rd5917, %rd5915, %rd5916;
	shf.l.wrap.b32 	%r4059, %r4053, %r4054, 23;
	shf.l.wrap.b32 	%r4060, %r4054, %r4053, 23;
	mov.b64 	%rd5918, {%r4060, %r4059};
	xor.b64  	%rd5919, %rd5917, %rd5918;
	add.s64 	%rd5920, %rd5914, %rd5919;
	add.s64 	%rd5921, %rd5920, -7908458776815382629;
	add.s64 	%rd5922, %rd5921, %rd5837;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4061,%dummy}, %rd5909;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4062}, %rd5909;
	}
	shf.r.wrap.b32 	%r4063, %r4062, %r4061, 28;
	shf.r.wrap.b32 	%r4064, %r4061, %r4062, 28;
	mov.b64 	%rd5923, {%r4064, %r4063};
	shf.l.wrap.b32 	%r4065, %r4061, %r4062, 30;
	shf.l.wrap.b32 	%r4066, %r4062, %r4061, 30;
	mov.b64 	%rd5924, {%r4066, %r4065};
	xor.b64  	%rd5925, %rd5923, %rd5924;
	shf.l.wrap.b32 	%r4067, %r4061, %r4062, 25;
	shf.l.wrap.b32 	%r4068, %r4062, %r4061, 25;
	mov.b64 	%rd5926, {%r4068, %r4067};
	xor.b64  	%rd5927, %rd5925, %rd5926;
	and.b64  	%rd5928, %rd5909, %rd5885;
	or.b64  	%rd5929, %rd5909, %rd5885;
	and.b64  	%rd5930, %rd5929, %rd5861;
	or.b64  	%rd5931, %rd5930, %rd5928;
	add.s64 	%rd5932, %rd5931, %rd5927;
	add.s64 	%rd5933, %rd5932, %rd5921;
	add.s64 	%rd5934, %rd10046, %rd5850;
	xor.b64  	%rd5935, %rd5898, %rd5874;
	and.b64  	%rd5936, %rd5922, %rd5935;
	xor.b64  	%rd5937, %rd5936, %rd5874;
	add.s64 	%rd5938, %rd5934, %rd5937;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4069,%dummy}, %rd5922;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4070}, %rd5922;
	}
	shf.r.wrap.b32 	%r4071, %r4070, %r4069, 14;
	shf.r.wrap.b32 	%r4072, %r4069, %r4070, 14;
	mov.b64 	%rd5939, {%r4072, %r4071};
	shf.r.wrap.b32 	%r4073, %r4070, %r4069, 18;
	shf.r.wrap.b32 	%r4074, %r4069, %r4070, 18;
	mov.b64 	%rd5940, {%r4074, %r4073};
	xor.b64  	%rd5941, %rd5939, %rd5940;
	shf.l.wrap.b32 	%r4075, %r4069, %r4070, 23;
	shf.l.wrap.b32 	%r4076, %r4070, %r4069, 23;
	mov.b64 	%rd5942, {%r4076, %r4075};
	xor.b64  	%rd5943, %rd5941, %rd5942;
	add.s64 	%rd5944, %rd5938, %rd5943;
	add.s64 	%rd5945, %rd5944, -6116909921290321640;
	add.s64 	%rd5946, %rd5945, %rd5861;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4077,%dummy}, %rd5933;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4078}, %rd5933;
	}
	shf.r.wrap.b32 	%r4079, %r4078, %r4077, 28;
	shf.r.wrap.b32 	%r4080, %r4077, %r4078, 28;
	mov.b64 	%rd5947, {%r4080, %r4079};
	shf.l.wrap.b32 	%r4081, %r4077, %r4078, 30;
	shf.l.wrap.b32 	%r4082, %r4078, %r4077, 30;
	mov.b64 	%rd5948, {%r4082, %r4081};
	xor.b64  	%rd5949, %rd5947, %rd5948;
	shf.l.wrap.b32 	%r4083, %r4077, %r4078, 25;
	shf.l.wrap.b32 	%r4084, %r4078, %r4077, 25;
	mov.b64 	%rd5950, {%r4084, %r4083};
	xor.b64  	%rd5951, %rd5949, %rd5950;
	and.b64  	%rd5952, %rd5933, %rd5909;
	or.b64  	%rd5953, %rd5933, %rd5909;
	and.b64  	%rd5954, %rd5953, %rd5885;
	or.b64  	%rd5955, %rd5954, %rd5952;
	add.s64 	%rd5956, %rd5955, %rd5951;
	add.s64 	%rd5957, %rd5956, %rd5945;
	add.s64 	%rd5958, %rd10045, %rd5874;
	xor.b64  	%rd5959, %rd5922, %rd5898;
	and.b64  	%rd5960, %rd5946, %rd5959;
	xor.b64  	%rd5961, %rd5960, %rd5898;
	add.s64 	%rd5962, %rd5958, %rd5961;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4085,%dummy}, %rd5946;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4086}, %rd5946;
	}
	shf.r.wrap.b32 	%r4087, %r4086, %r4085, 14;
	shf.r.wrap.b32 	%r4088, %r4085, %r4086, 14;
	mov.b64 	%rd5963, {%r4088, %r4087};
	shf.r.wrap.b32 	%r4089, %r4086, %r4085, 18;
	shf.r.wrap.b32 	%r4090, %r4085, %r4086, 18;
	mov.b64 	%rd5964, {%r4090, %r4089};
	xor.b64  	%rd5965, %rd5963, %rd5964;
	shf.l.wrap.b32 	%r4091, %r4085, %r4086, 23;
	shf.l.wrap.b32 	%r4092, %r4086, %r4085, 23;
	mov.b64 	%rd5966, {%r4092, %r4091};
	xor.b64  	%rd5967, %rd5965, %rd5966;
	add.s64 	%rd5968, %rd5962, %rd5967;
	add.s64 	%rd5969, %rd5968, -2880145864133508542;
	add.s64 	%rd5970, %rd5969, %rd5885;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4093,%dummy}, %rd5957;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4094}, %rd5957;
	}
	shf.r.wrap.b32 	%r4095, %r4094, %r4093, 28;
	shf.r.wrap.b32 	%r4096, %r4093, %r4094, 28;
	mov.b64 	%rd5971, {%r4096, %r4095};
	shf.l.wrap.b32 	%r4097, %r4093, %r4094, 30;
	shf.l.wrap.b32 	%r4098, %r4094, %r4093, 30;
	mov.b64 	%rd5972, {%r4098, %r4097};
	xor.b64  	%rd5973, %rd5971, %rd5972;
	shf.l.wrap.b32 	%r4099, %r4093, %r4094, 25;
	shf.l.wrap.b32 	%r4100, %r4094, %r4093, 25;
	mov.b64 	%rd5974, {%r4100, %r4099};
	xor.b64  	%rd5975, %rd5973, %rd5974;
	and.b64  	%rd5976, %rd5957, %rd5933;
	or.b64  	%rd5977, %rd5957, %rd5933;
	and.b64  	%rd5978, %rd5977, %rd5909;
	or.b64  	%rd5979, %rd5978, %rd5976;
	add.s64 	%rd5980, %rd5979, %rd5975;
	add.s64 	%rd5981, %rd5980, %rd5969;
	add.s64 	%rd5982, %rd10044, %rd5898;
	xor.b64  	%rd5983, %rd5946, %rd5922;
	and.b64  	%rd5984, %rd5970, %rd5983;
	xor.b64  	%rd5985, %rd5984, %rd5922;
	add.s64 	%rd5986, %rd5982, %rd5985;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4101,%dummy}, %rd5970;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4102}, %rd5970;
	}
	shf.r.wrap.b32 	%r4103, %r4102, %r4101, 14;
	shf.r.wrap.b32 	%r4104, %r4101, %r4102, 14;
	mov.b64 	%rd5987, {%r4104, %r4103};
	shf.r.wrap.b32 	%r4105, %r4102, %r4101, 18;
	shf.r.wrap.b32 	%r4106, %r4101, %r4102, 18;
	mov.b64 	%rd5988, {%r4106, %r4105};
	xor.b64  	%rd5989, %rd5987, %rd5988;
	shf.l.wrap.b32 	%r4107, %r4101, %r4102, 23;
	shf.l.wrap.b32 	%r4108, %r4102, %r4101, 23;
	mov.b64 	%rd5990, {%r4108, %r4107};
	xor.b64  	%rd5991, %rd5989, %rd5990;
	add.s64 	%rd5992, %rd5986, %rd5991;
	add.s64 	%rd5993, %rd5992, 1334009975649890238;
	add.s64 	%rd5994, %rd5993, %rd5909;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4109,%dummy}, %rd5981;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4110}, %rd5981;
	}
	shf.r.wrap.b32 	%r4111, %r4110, %r4109, 28;
	shf.r.wrap.b32 	%r4112, %r4109, %r4110, 28;
	mov.b64 	%rd5995, {%r4112, %r4111};
	shf.l.wrap.b32 	%r4113, %r4109, %r4110, 30;
	shf.l.wrap.b32 	%r4114, %r4110, %r4109, 30;
	mov.b64 	%rd5996, {%r4114, %r4113};
	xor.b64  	%rd5997, %rd5995, %rd5996;
	shf.l.wrap.b32 	%r4115, %r4109, %r4110, 25;
	shf.l.wrap.b32 	%r4116, %r4110, %r4109, 25;
	mov.b64 	%rd5998, {%r4116, %r4115};
	xor.b64  	%rd5999, %rd5997, %rd5998;
	and.b64  	%rd6000, %rd5981, %rd5957;
	or.b64  	%rd6001, %rd5981, %rd5957;
	and.b64  	%rd6002, %rd6001, %rd5933;
	or.b64  	%rd6003, %rd6002, %rd6000;
	add.s64 	%rd6004, %rd6003, %rd5999;
	add.s64 	%rd6005, %rd6004, %rd5993;
	add.s64 	%rd6006, %rd10043, %rd5922;
	xor.b64  	%rd6007, %rd5970, %rd5946;
	and.b64  	%rd6008, %rd5994, %rd6007;
	xor.b64  	%rd6009, %rd6008, %rd5946;
	add.s64 	%rd6010, %rd6006, %rd6009;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4117,%dummy}, %rd5994;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4118}, %rd5994;
	}
	shf.r.wrap.b32 	%r4119, %r4118, %r4117, 14;
	shf.r.wrap.b32 	%r4120, %r4117, %r4118, 14;
	mov.b64 	%rd6011, {%r4120, %r4119};
	shf.r.wrap.b32 	%r4121, %r4118, %r4117, 18;
	shf.r.wrap.b32 	%r4122, %r4117, %r4118, 18;
	mov.b64 	%rd6012, {%r4122, %r4121};
	xor.b64  	%rd6013, %rd6011, %rd6012;
	shf.l.wrap.b32 	%r4123, %r4117, %r4118, 23;
	shf.l.wrap.b32 	%r4124, %r4118, %r4117, 23;
	mov.b64 	%rd6014, {%r4124, %r4123};
	xor.b64  	%rd6015, %rd6013, %rd6014;
	add.s64 	%rd6016, %rd6010, %rd6015;
	add.s64 	%rd6017, %rd6016, 2608012711638119052;
	add.s64 	%rd6018, %rd6017, %rd5933;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4125,%dummy}, %rd6005;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4126}, %rd6005;
	}
	shf.r.wrap.b32 	%r4127, %r4126, %r4125, 28;
	shf.r.wrap.b32 	%r4128, %r4125, %r4126, 28;
	mov.b64 	%rd6019, {%r4128, %r4127};
	shf.l.wrap.b32 	%r4129, %r4125, %r4126, 30;
	shf.l.wrap.b32 	%r4130, %r4126, %r4125, 30;
	mov.b64 	%rd6020, {%r4130, %r4129};
	xor.b64  	%rd6021, %rd6019, %rd6020;
	shf.l.wrap.b32 	%r4131, %r4125, %r4126, 25;
	shf.l.wrap.b32 	%r4132, %r4126, %r4125, 25;
	mov.b64 	%rd6022, {%r4132, %r4131};
	xor.b64  	%rd6023, %rd6021, %rd6022;
	and.b64  	%rd6024, %rd6005, %rd5981;
	or.b64  	%rd6025, %rd6005, %rd5981;
	and.b64  	%rd6026, %rd6025, %rd5957;
	or.b64  	%rd6027, %rd6026, %rd6024;
	add.s64 	%rd6028, %rd6027, %rd6023;
	add.s64 	%rd6029, %rd6028, %rd6017;
	add.s64 	%rd6030, %rd10042, %rd5946;
	xor.b64  	%rd6031, %rd5994, %rd5970;
	and.b64  	%rd6032, %rd6018, %rd6031;
	xor.b64  	%rd6033, %rd6032, %rd5970;
	add.s64 	%rd6034, %rd6030, %rd6033;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4133,%dummy}, %rd6018;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4134}, %rd6018;
	}
	shf.r.wrap.b32 	%r4135, %r4134, %r4133, 14;
	shf.r.wrap.b32 	%r4136, %r4133, %r4134, 14;
	mov.b64 	%rd6035, {%r4136, %r4135};
	shf.r.wrap.b32 	%r4137, %r4134, %r4133, 18;
	shf.r.wrap.b32 	%r4138, %r4133, %r4134, 18;
	mov.b64 	%rd6036, {%r4138, %r4137};
	xor.b64  	%rd6037, %rd6035, %rd6036;
	shf.l.wrap.b32 	%r4139, %r4133, %r4134, 23;
	shf.l.wrap.b32 	%r4140, %r4134, %r4133, 23;
	mov.b64 	%rd6038, {%r4140, %r4139};
	xor.b64  	%rd6039, %rd6037, %rd6038;
	add.s64 	%rd6040, %rd6034, %rd6039;
	add.s64 	%rd6041, %rd6040, 6128411473006802146;
	add.s64 	%rd6042, %rd6041, %rd5957;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4141,%dummy}, %rd6029;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4142}, %rd6029;
	}
	shf.r.wrap.b32 	%r4143, %r4142, %r4141, 28;
	shf.r.wrap.b32 	%r4144, %r4141, %r4142, 28;
	mov.b64 	%rd6043, {%r4144, %r4143};
	shf.l.wrap.b32 	%r4145, %r4141, %r4142, 30;
	shf.l.wrap.b32 	%r4146, %r4142, %r4141, 30;
	mov.b64 	%rd6044, {%r4146, %r4145};
	xor.b64  	%rd6045, %rd6043, %rd6044;
	shf.l.wrap.b32 	%r4147, %r4141, %r4142, 25;
	shf.l.wrap.b32 	%r4148, %r4142, %r4141, 25;
	mov.b64 	%rd6046, {%r4148, %r4147};
	xor.b64  	%rd6047, %rd6045, %rd6046;
	and.b64  	%rd6048, %rd6029, %rd6005;
	or.b64  	%rd6049, %rd6029, %rd6005;
	and.b64  	%rd6050, %rd6049, %rd5981;
	or.b64  	%rd6051, %rd6050, %rd6048;
	add.s64 	%rd6052, %rd6051, %rd6047;
	add.s64 	%rd6053, %rd6052, %rd6041;
	add.s64 	%rd6054, %rd10041, %rd5970;
	xor.b64  	%rd6055, %rd6018, %rd5994;
	and.b64  	%rd6056, %rd6042, %rd6055;
	xor.b64  	%rd6057, %rd6056, %rd5994;
	add.s64 	%rd6058, %rd6054, %rd6057;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4149,%dummy}, %rd6042;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4150}, %rd6042;
	}
	shf.r.wrap.b32 	%r4151, %r4150, %r4149, 14;
	shf.r.wrap.b32 	%r4152, %r4149, %r4150, 14;
	mov.b64 	%rd6059, {%r4152, %r4151};
	shf.r.wrap.b32 	%r4153, %r4150, %r4149, 18;
	shf.r.wrap.b32 	%r4154, %r4149, %r4150, 18;
	mov.b64 	%rd6060, {%r4154, %r4153};
	xor.b64  	%rd6061, %rd6059, %rd6060;
	shf.l.wrap.b32 	%r4155, %r4149, %r4150, 23;
	shf.l.wrap.b32 	%r4156, %r4150, %r4149, 23;
	mov.b64 	%rd6062, {%r4156, %r4155};
	xor.b64  	%rd6063, %rd6061, %rd6062;
	add.s64 	%rd6064, %rd6058, %rd6063;
	add.s64 	%rd6065, %rd6064, 8268148722764581231;
	add.s64 	%rd6066, %rd6065, %rd5981;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4157,%dummy}, %rd6053;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4158}, %rd6053;
	}
	shf.r.wrap.b32 	%r4159, %r4158, %r4157, 28;
	shf.r.wrap.b32 	%r4160, %r4157, %r4158, 28;
	mov.b64 	%rd6067, {%r4160, %r4159};
	shf.l.wrap.b32 	%r4161, %r4157, %r4158, 30;
	shf.l.wrap.b32 	%r4162, %r4158, %r4157, 30;
	mov.b64 	%rd6068, {%r4162, %r4161};
	xor.b64  	%rd6069, %rd6067, %rd6068;
	shf.l.wrap.b32 	%r4163, %r4157, %r4158, 25;
	shf.l.wrap.b32 	%r4164, %r4158, %r4157, 25;
	mov.b64 	%rd6070, {%r4164, %r4163};
	xor.b64  	%rd6071, %rd6069, %rd6070;
	and.b64  	%rd6072, %rd6053, %rd6029;
	or.b64  	%rd6073, %rd6053, %rd6029;
	and.b64  	%rd6074, %rd6073, %rd6005;
	or.b64  	%rd6075, %rd6074, %rd6072;
	add.s64 	%rd6076, %rd6075, %rd6071;
	add.s64 	%rd6077, %rd6076, %rd6065;
	add.s64 	%rd6078, %rd10040, %rd5994;
	xor.b64  	%rd6079, %rd6042, %rd6018;
	and.b64  	%rd6080, %rd6066, %rd6079;
	xor.b64  	%rd6081, %rd6080, %rd6018;
	add.s64 	%rd6082, %rd6078, %rd6081;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4165,%dummy}, %rd6066;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4166}, %rd6066;
	}
	shf.r.wrap.b32 	%r4167, %r4166, %r4165, 14;
	shf.r.wrap.b32 	%r4168, %r4165, %r4166, 14;
	mov.b64 	%rd6083, {%r4168, %r4167};
	shf.r.wrap.b32 	%r4169, %r4166, %r4165, 18;
	shf.r.wrap.b32 	%r4170, %r4165, %r4166, 18;
	mov.b64 	%rd6084, {%r4170, %r4169};
	xor.b64  	%rd6085, %rd6083, %rd6084;
	shf.l.wrap.b32 	%r4171, %r4165, %r4166, 23;
	shf.l.wrap.b32 	%r4172, %r4166, %r4165, 23;
	mov.b64 	%rd6086, {%r4172, %r4171};
	xor.b64  	%rd6087, %rd6085, %rd6086;
	add.s64 	%rd6088, %rd6082, %rd6087;
	add.s64 	%rd6089, %rd6088, -9160688886553864527;
	add.s64 	%rd6090, %rd6089, %rd6005;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4173,%dummy}, %rd6077;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4174}, %rd6077;
	}
	shf.r.wrap.b32 	%r4175, %r4174, %r4173, 28;
	shf.r.wrap.b32 	%r4176, %r4173, %r4174, 28;
	mov.b64 	%rd6091, {%r4176, %r4175};
	shf.l.wrap.b32 	%r4177, %r4173, %r4174, 30;
	shf.l.wrap.b32 	%r4178, %r4174, %r4173, 30;
	mov.b64 	%rd6092, {%r4178, %r4177};
	xor.b64  	%rd6093, %rd6091, %rd6092;
	shf.l.wrap.b32 	%r4179, %r4173, %r4174, 25;
	shf.l.wrap.b32 	%r4180, %r4174, %r4173, 25;
	mov.b64 	%rd6094, {%r4180, %r4179};
	xor.b64  	%rd6095, %rd6093, %rd6094;
	and.b64  	%rd6096, %rd6077, %rd6053;
	or.b64  	%rd6097, %rd6077, %rd6053;
	and.b64  	%rd6098, %rd6097, %rd6029;
	or.b64  	%rd6099, %rd6098, %rd6096;
	add.s64 	%rd6100, %rd6099, %rd6095;
	add.s64 	%rd6101, %rd6100, %rd6089;
	add.s64 	%rd6102, %rd10039, %rd6018;
	xor.b64  	%rd6103, %rd6066, %rd6042;
	and.b64  	%rd6104, %rd6090, %rd6103;
	xor.b64  	%rd6105, %rd6104, %rd6042;
	add.s64 	%rd6106, %rd6102, %rd6105;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4181,%dummy}, %rd6090;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4182}, %rd6090;
	}
	shf.r.wrap.b32 	%r4183, %r4182, %r4181, 14;
	shf.r.wrap.b32 	%r4184, %r4181, %r4182, 14;
	mov.b64 	%rd6107, {%r4184, %r4183};
	shf.r.wrap.b32 	%r4185, %r4182, %r4181, 18;
	shf.r.wrap.b32 	%r4186, %r4181, %r4182, 18;
	mov.b64 	%rd6108, {%r4186, %r4185};
	xor.b64  	%rd6109, %rd6107, %rd6108;
	shf.l.wrap.b32 	%r4187, %r4181, %r4182, 23;
	shf.l.wrap.b32 	%r4188, %r4182, %r4181, 23;
	mov.b64 	%rd6110, {%r4188, %r4187};
	xor.b64  	%rd6111, %rd6109, %rd6110;
	add.s64 	%rd6112, %rd6106, %rd6111;
	add.s64 	%rd6113, %rd6112, -7215885187991268811;
	add.s64 	%rd6114, %rd6113, %rd6029;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4189,%dummy}, %rd6101;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4190}, %rd6101;
	}
	shf.r.wrap.b32 	%r4191, %r4190, %r4189, 28;
	shf.r.wrap.b32 	%r4192, %r4189, %r4190, 28;
	mov.b64 	%rd6115, {%r4192, %r4191};
	shf.l.wrap.b32 	%r4193, %r4189, %r4190, 30;
	shf.l.wrap.b32 	%r4194, %r4190, %r4189, 30;
	mov.b64 	%rd6116, {%r4194, %r4193};
	xor.b64  	%rd6117, %rd6115, %rd6116;
	shf.l.wrap.b32 	%r4195, %r4189, %r4190, 25;
	shf.l.wrap.b32 	%r4196, %r4190, %r4189, 25;
	mov.b64 	%rd6118, {%r4196, %r4195};
	xor.b64  	%rd6119, %rd6117, %rd6118;
	and.b64  	%rd6120, %rd6101, %rd6077;
	or.b64  	%rd6121, %rd6101, %rd6077;
	and.b64  	%rd6122, %rd6121, %rd6053;
	or.b64  	%rd6123, %rd6122, %rd6120;
	add.s64 	%rd6124, %rd6123, %rd6119;
	add.s64 	%rd6125, %rd6124, %rd6113;
	add.s64 	%rd6126, %rd5765, %rd6042;
	xor.b64  	%rd6127, %rd6090, %rd6066;
	and.b64  	%rd6128, %rd6114, %rd6127;
	xor.b64  	%rd6129, %rd6128, %rd6066;
	add.s64 	%rd6130, %rd6126, %rd6129;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4197,%dummy}, %rd6114;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4198}, %rd6114;
	}
	shf.r.wrap.b32 	%r4199, %r4198, %r4197, 14;
	shf.r.wrap.b32 	%r4200, %r4197, %r4198, 14;
	mov.b64 	%rd6131, {%r4200, %r4199};
	shf.r.wrap.b32 	%r4201, %r4198, %r4197, 18;
	shf.r.wrap.b32 	%r4202, %r4197, %r4198, 18;
	mov.b64 	%rd6132, {%r4202, %r4201};
	xor.b64  	%rd6133, %rd6131, %rd6132;
	shf.l.wrap.b32 	%r4203, %r4197, %r4198, 23;
	shf.l.wrap.b32 	%r4204, %r4198, %r4197, 23;
	mov.b64 	%rd6134, {%r4204, %r4203};
	xor.b64  	%rd6135, %rd6133, %rd6134;
	add.s64 	%rd6136, %rd6130, %rd6135;
	add.s64 	%rd6137, %rd6136, -4495734319001033068;
	add.s64 	%rd6138, %rd6137, %rd6053;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4205,%dummy}, %rd6125;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4206}, %rd6125;
	}
	shf.r.wrap.b32 	%r4207, %r4206, %r4205, 28;
	shf.r.wrap.b32 	%r4208, %r4205, %r4206, 28;
	mov.b64 	%rd6139, {%r4208, %r4207};
	shf.l.wrap.b32 	%r4209, %r4205, %r4206, 30;
	shf.l.wrap.b32 	%r4210, %r4206, %r4205, 30;
	mov.b64 	%rd6140, {%r4210, %r4209};
	xor.b64  	%rd6141, %rd6139, %rd6140;
	shf.l.wrap.b32 	%r4211, %r4205, %r4206, 25;
	shf.l.wrap.b32 	%r4212, %r4206, %r4205, 25;
	mov.b64 	%rd6142, {%r4212, %r4211};
	xor.b64  	%rd6143, %rd6141, %rd6142;
	and.b64  	%rd6144, %rd6125, %rd6101;
	or.b64  	%rd6145, %rd6125, %rd6101;
	and.b64  	%rd6146, %rd6145, %rd6077;
	or.b64  	%rd6147, %rd6146, %rd6144;
	add.s64 	%rd6148, %rd6147, %rd6143;
	add.s64 	%rd6149, %rd6148, %rd6137;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4213}, %rd10039;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4214,%dummy}, %rd10039;
	}
	shf.l.wrap.b32 	%r4215, %r4214, %r4213, 3;
	shf.l.wrap.b32 	%r4216, %r4213, %r4214, 3;
	mov.b64 	%rd6150, {%r4216, %r4215};
	shf.r.wrap.b32 	%r4217, %r4213, %r4214, 19;
	shf.r.wrap.b32 	%r4218, %r4214, %r4213, 19;
	mov.b64 	%rd6151, {%r4218, %r4217};
	xor.b64  	%rd6152, %rd6151, %rd6150;
	shr.u64 	%rd6153, %rd10039, 6;
	xor.b64  	%rd6154, %rd6152, %rd6153;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4219,%dummy}, %rd10052;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4220}, %rd10052;
	}
	shf.r.wrap.b32 	%r4221, %r4220, %r4219, 8;
	shf.r.wrap.b32 	%r4222, %r4219, %r4220, 8;
	mov.b64 	%rd6155, {%r4222, %r4221};
	shf.r.wrap.b32 	%r4223, %r4220, %r4219, 1;
	shf.r.wrap.b32 	%r4224, %r4219, %r4220, 1;
	mov.b64 	%rd6156, {%r4224, %r4223};
	xor.b64  	%rd6157, %rd6156, %rd6155;
	shr.u64 	%rd6158, %rd10052, 7;
	xor.b64  	%rd6159, %rd6157, %rd6158;
	add.s64 	%rd6160, %rd6154, %rd10053;
	add.s64 	%rd6161, %rd6160, %rd10044;
	add.s64 	%rd6162, %rd6161, %rd6159;
	add.s64 	%rd6163, %rd6162, %rd6066;
	xor.b64  	%rd6164, %rd6114, %rd6090;
	and.b64  	%rd6165, %rd6138, %rd6164;
	xor.b64  	%rd6166, %rd6165, %rd6090;
	add.s64 	%rd6167, %rd6163, %rd6166;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4225,%dummy}, %rd6138;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4226}, %rd6138;
	}
	shf.r.wrap.b32 	%r4227, %r4226, %r4225, 14;
	shf.r.wrap.b32 	%r4228, %r4225, %r4226, 14;
	mov.b64 	%rd6168, {%r4228, %r4227};
	shf.r.wrap.b32 	%r4229, %r4226, %r4225, 18;
	shf.r.wrap.b32 	%r4230, %r4225, %r4226, 18;
	mov.b64 	%rd6169, {%r4230, %r4229};
	xor.b64  	%rd6170, %rd6168, %rd6169;
	shf.l.wrap.b32 	%r4231, %r4225, %r4226, 23;
	shf.l.wrap.b32 	%r4232, %r4226, %r4225, 23;
	mov.b64 	%rd6171, {%r4232, %r4231};
	xor.b64  	%rd6172, %rd6170, %rd6171;
	add.s64 	%rd6173, %rd6167, %rd6172;
	add.s64 	%rd6174, %rd6173, -1973867731355612462;
	add.s64 	%rd6175, %rd6174, %rd6077;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4233,%dummy}, %rd6149;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4234}, %rd6149;
	}
	shf.r.wrap.b32 	%r4235, %r4234, %r4233, 28;
	shf.r.wrap.b32 	%r4236, %r4233, %r4234, 28;
	mov.b64 	%rd6176, {%r4236, %r4235};
	shf.l.wrap.b32 	%r4237, %r4233, %r4234, 30;
	shf.l.wrap.b32 	%r4238, %r4234, %r4233, 30;
	mov.b64 	%rd6177, {%r4238, %r4237};
	xor.b64  	%rd6178, %rd6176, %rd6177;
	shf.l.wrap.b32 	%r4239, %r4233, %r4234, 25;
	shf.l.wrap.b32 	%r4240, %r4234, %r4233, 25;
	mov.b64 	%rd6179, {%r4240, %r4239};
	xor.b64  	%rd6180, %rd6178, %rd6179;
	and.b64  	%rd6181, %rd6149, %rd6125;
	or.b64  	%rd6182, %rd6149, %rd6125;
	and.b64  	%rd6183, %rd6182, %rd6101;
	or.b64  	%rd6184, %rd6183, %rd6181;
	add.s64 	%rd6185, %rd6184, %rd6180;
	add.s64 	%rd6186, %rd6185, %rd6174;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4241,%dummy}, %rd5765;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4242}, %rd5765;
	}
	shf.r.wrap.b32 	%r4243, %r4242, %r4241, 19;
	shf.r.wrap.b32 	%r4244, %r4241, %r4242, 19;
	mov.b64 	%rd6187, {%r4244, %r4243};
	shf.l.wrap.b32 	%r4245, %r4241, %r4242, 3;
	shf.l.wrap.b32 	%r4246, %r4242, %r4241, 3;
	mov.b64 	%rd6188, {%r4246, %r4245};
	xor.b64  	%rd6189, %rd6187, %rd6188;
	shr.u64 	%rd6190, %rd5765, 6;
	xor.b64  	%rd6191, %rd6189, %rd6190;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4247,%dummy}, %rd10051;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4248}, %rd10051;
	}
	shf.r.wrap.b32 	%r4249, %r4248, %r4247, 8;
	shf.r.wrap.b32 	%r4250, %r4247, %r4248, 8;
	mov.b64 	%rd6192, {%r4250, %r4249};
	shf.r.wrap.b32 	%r4251, %r4248, %r4247, 1;
	shf.r.wrap.b32 	%r4252, %r4247, %r4248, 1;
	mov.b64 	%rd6193, {%r4252, %r4251};
	xor.b64  	%rd6194, %rd6193, %rd6192;
	shr.u64 	%rd6195, %rd10051, 7;
	xor.b64  	%rd6196, %rd6194, %rd6195;
	add.s64 	%rd6197, %rd6191, %rd10052;
	add.s64 	%rd6198, %rd6197, %rd10043;
	add.s64 	%rd6199, %rd6198, %rd6196;
	add.s64 	%rd6200, %rd6199, %rd6090;
	xor.b64  	%rd6201, %rd6138, %rd6114;
	and.b64  	%rd6202, %rd6175, %rd6201;
	xor.b64  	%rd6203, %rd6202, %rd6114;
	add.s64 	%rd6204, %rd6200, %rd6203;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4253,%dummy}, %rd6175;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4254}, %rd6175;
	}
	shf.r.wrap.b32 	%r4255, %r4254, %r4253, 14;
	shf.r.wrap.b32 	%r4256, %r4253, %r4254, 14;
	mov.b64 	%rd6205, {%r4256, %r4255};
	shf.r.wrap.b32 	%r4257, %r4254, %r4253, 18;
	shf.r.wrap.b32 	%r4258, %r4253, %r4254, 18;
	mov.b64 	%rd6206, {%r4258, %r4257};
	xor.b64  	%rd6207, %rd6205, %rd6206;
	shf.l.wrap.b32 	%r4259, %r4253, %r4254, 23;
	shf.l.wrap.b32 	%r4260, %r4254, %r4253, 23;
	mov.b64 	%rd6208, {%r4260, %r4259};
	xor.b64  	%rd6209, %rd6207, %rd6208;
	add.s64 	%rd6210, %rd6204, %rd6209;
	add.s64 	%rd6211, %rd6210, -1171420211273849373;
	add.s64 	%rd6212, %rd6211, %rd6101;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4261,%dummy}, %rd6186;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4262}, %rd6186;
	}
	shf.r.wrap.b32 	%r4263, %r4262, %r4261, 28;
	shf.r.wrap.b32 	%r4264, %r4261, %r4262, 28;
	mov.b64 	%rd6213, {%r4264, %r4263};
	shf.l.wrap.b32 	%r4265, %r4261, %r4262, 30;
	shf.l.wrap.b32 	%r4266, %r4262, %r4261, 30;
	mov.b64 	%rd6214, {%r4266, %r4265};
	xor.b64  	%rd6215, %rd6213, %rd6214;
	shf.l.wrap.b32 	%r4267, %r4261, %r4262, 25;
	shf.l.wrap.b32 	%r4268, %r4262, %r4261, 25;
	mov.b64 	%rd6216, {%r4268, %r4267};
	xor.b64  	%rd6217, %rd6215, %rd6216;
	and.b64  	%rd6218, %rd6186, %rd6149;
	or.b64  	%rd6219, %rd6186, %rd6149;
	and.b64  	%rd6220, %rd6219, %rd6125;
	or.b64  	%rd6221, %rd6220, %rd6218;
	add.s64 	%rd6222, %rd6221, %rd6217;
	add.s64 	%rd6223, %rd6222, %rd6211;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4269,%dummy}, %rd6162;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4270}, %rd6162;
	}
	shf.r.wrap.b32 	%r4271, %r4270, %r4269, 19;
	shf.r.wrap.b32 	%r4272, %r4269, %r4270, 19;
	mov.b64 	%rd6224, {%r4272, %r4271};
	shf.l.wrap.b32 	%r4273, %r4269, %r4270, 3;
	shf.l.wrap.b32 	%r4274, %r4270, %r4269, 3;
	mov.b64 	%rd6225, {%r4274, %r4273};
	xor.b64  	%rd6226, %rd6224, %rd6225;
	shr.u64 	%rd6227, %rd6162, 6;
	xor.b64  	%rd6228, %rd6226, %rd6227;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4275,%dummy}, %rd10050;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4276}, %rd10050;
	}
	shf.r.wrap.b32 	%r4277, %r4276, %r4275, 8;
	shf.r.wrap.b32 	%r4278, %r4275, %r4276, 8;
	mov.b64 	%rd6229, {%r4278, %r4277};
	shf.r.wrap.b32 	%r4279, %r4276, %r4275, 1;
	shf.r.wrap.b32 	%r4280, %r4275, %r4276, 1;
	mov.b64 	%rd6230, {%r4280, %r4279};
	xor.b64  	%rd6231, %rd6230, %rd6229;
	shr.u64 	%rd6232, %rd10050, 7;
	xor.b64  	%rd6233, %rd6231, %rd6232;
	add.s64 	%rd6234, %rd6228, %rd10051;
	add.s64 	%rd6235, %rd6234, %rd10042;
	add.s64 	%rd6236, %rd6235, %rd6233;
	add.s64 	%rd6237, %rd6236, %rd6114;
	xor.b64  	%rd6238, %rd6175, %rd6138;
	and.b64  	%rd6239, %rd6212, %rd6238;
	xor.b64  	%rd6240, %rd6239, %rd6138;
	add.s64 	%rd6241, %rd6237, %rd6240;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4281,%dummy}, %rd6212;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4282}, %rd6212;
	}
	shf.r.wrap.b32 	%r4283, %r4282, %r4281, 14;
	shf.r.wrap.b32 	%r4284, %r4281, %r4282, 14;
	mov.b64 	%rd6242, {%r4284, %r4283};
	shf.r.wrap.b32 	%r4285, %r4282, %r4281, 18;
	shf.r.wrap.b32 	%r4286, %r4281, %r4282, 18;
	mov.b64 	%rd6243, {%r4286, %r4285};
	xor.b64  	%rd6244, %rd6242, %rd6243;
	shf.l.wrap.b32 	%r4287, %r4281, %r4282, 23;
	shf.l.wrap.b32 	%r4288, %r4282, %r4281, 23;
	mov.b64 	%rd6245, {%r4288, %r4287};
	xor.b64  	%rd6246, %rd6244, %rd6245;
	add.s64 	%rd6247, %rd6241, %rd6246;
	add.s64 	%rd6248, %rd6247, 1135362057144423861;
	add.s64 	%rd6249, %rd6248, %rd6125;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4289,%dummy}, %rd6223;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4290}, %rd6223;
	}
	shf.r.wrap.b32 	%r4291, %r4290, %r4289, 28;
	shf.r.wrap.b32 	%r4292, %r4289, %r4290, 28;
	mov.b64 	%rd6250, {%r4292, %r4291};
	shf.l.wrap.b32 	%r4293, %r4289, %r4290, 30;
	shf.l.wrap.b32 	%r4294, %r4290, %r4289, 30;
	mov.b64 	%rd6251, {%r4294, %r4293};
	xor.b64  	%rd6252, %rd6250, %rd6251;
	shf.l.wrap.b32 	%r4295, %r4289, %r4290, 25;
	shf.l.wrap.b32 	%r4296, %r4290, %r4289, 25;
	mov.b64 	%rd6253, {%r4296, %r4295};
	xor.b64  	%rd6254, %rd6252, %rd6253;
	and.b64  	%rd6255, %rd6223, %rd6186;
	or.b64  	%rd6256, %rd6223, %rd6186;
	and.b64  	%rd6257, %rd6256, %rd6149;
	or.b64  	%rd6258, %rd6257, %rd6255;
	add.s64 	%rd6259, %rd6258, %rd6254;
	add.s64 	%rd6260, %rd6259, %rd6248;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4297,%dummy}, %rd6199;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4298}, %rd6199;
	}
	shf.r.wrap.b32 	%r4299, %r4298, %r4297, 19;
	shf.r.wrap.b32 	%r4300, %r4297, %r4298, 19;
	mov.b64 	%rd6261, {%r4300, %r4299};
	shf.l.wrap.b32 	%r4301, %r4297, %r4298, 3;
	shf.l.wrap.b32 	%r4302, %r4298, %r4297, 3;
	mov.b64 	%rd6262, {%r4302, %r4301};
	xor.b64  	%rd6263, %rd6261, %rd6262;
	shr.u64 	%rd6264, %rd6199, 6;
	xor.b64  	%rd6265, %rd6263, %rd6264;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4303,%dummy}, %rd10049;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4304}, %rd10049;
	}
	shf.r.wrap.b32 	%r4305, %r4304, %r4303, 8;
	shf.r.wrap.b32 	%r4306, %r4303, %r4304, 8;
	mov.b64 	%rd6266, {%r4306, %r4305};
	shf.r.wrap.b32 	%r4307, %r4304, %r4303, 1;
	shf.r.wrap.b32 	%r4308, %r4303, %r4304, 1;
	mov.b64 	%rd6267, {%r4308, %r4307};
	xor.b64  	%rd6268, %rd6267, %rd6266;
	shr.u64 	%rd6269, %rd10049, 7;
	xor.b64  	%rd6270, %rd6268, %rd6269;
	add.s64 	%rd6271, %rd6265, %rd10050;
	add.s64 	%rd6272, %rd6271, %rd10041;
	add.s64 	%rd6273, %rd6272, %rd6270;
	add.s64 	%rd6274, %rd6273, %rd6138;
	xor.b64  	%rd6275, %rd6212, %rd6175;
	and.b64  	%rd6276, %rd6249, %rd6275;
	xor.b64  	%rd6277, %rd6276, %rd6175;
	add.s64 	%rd6278, %rd6274, %rd6277;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4309,%dummy}, %rd6249;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4310}, %rd6249;
	}
	shf.r.wrap.b32 	%r4311, %r4310, %r4309, 14;
	shf.r.wrap.b32 	%r4312, %r4309, %r4310, 14;
	mov.b64 	%rd6279, {%r4312, %r4311};
	shf.r.wrap.b32 	%r4313, %r4310, %r4309, 18;
	shf.r.wrap.b32 	%r4314, %r4309, %r4310, 18;
	mov.b64 	%rd6280, {%r4314, %r4313};
	xor.b64  	%rd6281, %rd6279, %rd6280;
	shf.l.wrap.b32 	%r4315, %r4309, %r4310, 23;
	shf.l.wrap.b32 	%r4316, %r4310, %r4309, 23;
	mov.b64 	%rd6282, {%r4316, %r4315};
	xor.b64  	%rd6283, %rd6281, %rd6282;
	add.s64 	%rd6284, %rd6278, %rd6283;
	add.s64 	%rd6285, %rd6284, 2597628984639134821;
	add.s64 	%rd6286, %rd6285, %rd6149;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4317,%dummy}, %rd6260;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4318}, %rd6260;
	}
	shf.r.wrap.b32 	%r4319, %r4318, %r4317, 28;
	shf.r.wrap.b32 	%r4320, %r4317, %r4318, 28;
	mov.b64 	%rd6287, {%r4320, %r4319};
	shf.l.wrap.b32 	%r4321, %r4317, %r4318, 30;
	shf.l.wrap.b32 	%r4322, %r4318, %r4317, 30;
	mov.b64 	%rd6288, {%r4322, %r4321};
	xor.b64  	%rd6289, %rd6287, %rd6288;
	shf.l.wrap.b32 	%r4323, %r4317, %r4318, 25;
	shf.l.wrap.b32 	%r4324, %r4318, %r4317, 25;
	mov.b64 	%rd6290, {%r4324, %r4323};
	xor.b64  	%rd6291, %rd6289, %rd6290;
	and.b64  	%rd6292, %rd6260, %rd6223;
	or.b64  	%rd6293, %rd6260, %rd6223;
	and.b64  	%rd6294, %rd6293, %rd6186;
	or.b64  	%rd6295, %rd6294, %rd6292;
	add.s64 	%rd6296, %rd6295, %rd6291;
	add.s64 	%rd6297, %rd6296, %rd6285;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4325,%dummy}, %rd6236;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4326}, %rd6236;
	}
	shf.r.wrap.b32 	%r4327, %r4326, %r4325, 19;
	shf.r.wrap.b32 	%r4328, %r4325, %r4326, 19;
	mov.b64 	%rd6298, {%r4328, %r4327};
	shf.l.wrap.b32 	%r4329, %r4325, %r4326, 3;
	shf.l.wrap.b32 	%r4330, %r4326, %r4325, 3;
	mov.b64 	%rd6299, {%r4330, %r4329};
	xor.b64  	%rd6300, %rd6298, %rd6299;
	shr.u64 	%rd6301, %rd6236, 6;
	xor.b64  	%rd6302, %rd6300, %rd6301;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4331,%dummy}, %rd10048;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4332}, %rd10048;
	}
	shf.r.wrap.b32 	%r4333, %r4332, %r4331, 8;
	shf.r.wrap.b32 	%r4334, %r4331, %r4332, 8;
	mov.b64 	%rd6303, {%r4334, %r4333};
	shf.r.wrap.b32 	%r4335, %r4332, %r4331, 1;
	shf.r.wrap.b32 	%r4336, %r4331, %r4332, 1;
	mov.b64 	%rd6304, {%r4336, %r4335};
	xor.b64  	%rd6305, %rd6304, %rd6303;
	shr.u64 	%rd6306, %rd10048, 7;
	xor.b64  	%rd6307, %rd6305, %rd6306;
	add.s64 	%rd6308, %rd6302, %rd10049;
	add.s64 	%rd6309, %rd6308, %rd10040;
	add.s64 	%rd6310, %rd6309, %rd6307;
	add.s64 	%rd6311, %rd6310, %rd6175;
	xor.b64  	%rd6312, %rd6249, %rd6212;
	and.b64  	%rd6313, %rd6286, %rd6312;
	xor.b64  	%rd6314, %rd6313, %rd6212;
	add.s64 	%rd6315, %rd6311, %rd6314;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4337,%dummy}, %rd6286;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4338}, %rd6286;
	}
	shf.r.wrap.b32 	%r4339, %r4338, %r4337, 14;
	shf.r.wrap.b32 	%r4340, %r4337, %r4338, 14;
	mov.b64 	%rd6316, {%r4340, %r4339};
	shf.r.wrap.b32 	%r4341, %r4338, %r4337, 18;
	shf.r.wrap.b32 	%r4342, %r4337, %r4338, 18;
	mov.b64 	%rd6317, {%r4342, %r4341};
	xor.b64  	%rd6318, %rd6316, %rd6317;
	shf.l.wrap.b32 	%r4343, %r4337, %r4338, 23;
	shf.l.wrap.b32 	%r4344, %r4338, %r4337, 23;
	mov.b64 	%rd6319, {%r4344, %r4343};
	xor.b64  	%rd6320, %rd6318, %rd6319;
	add.s64 	%rd6321, %rd6315, %rd6320;
	add.s64 	%rd6322, %rd6321, 3308224258029322869;
	add.s64 	%rd6323, %rd6322, %rd6186;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4345,%dummy}, %rd6297;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4346}, %rd6297;
	}
	shf.r.wrap.b32 	%r4347, %r4346, %r4345, 28;
	shf.r.wrap.b32 	%r4348, %r4345, %r4346, 28;
	mov.b64 	%rd6324, {%r4348, %r4347};
	shf.l.wrap.b32 	%r4349, %r4345, %r4346, 30;
	shf.l.wrap.b32 	%r4350, %r4346, %r4345, 30;
	mov.b64 	%rd6325, {%r4350, %r4349};
	xor.b64  	%rd6326, %rd6324, %rd6325;
	shf.l.wrap.b32 	%r4351, %r4345, %r4346, 25;
	shf.l.wrap.b32 	%r4352, %r4346, %r4345, 25;
	mov.b64 	%rd6327, {%r4352, %r4351};
	xor.b64  	%rd6328, %rd6326, %rd6327;
	and.b64  	%rd6329, %rd6297, %rd6260;
	or.b64  	%rd6330, %rd6297, %rd6260;
	and.b64  	%rd6331, %rd6330, %rd6223;
	or.b64  	%rd6332, %rd6331, %rd6329;
	add.s64 	%rd6333, %rd6332, %rd6328;
	add.s64 	%rd6334, %rd6333, %rd6322;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4353,%dummy}, %rd6273;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4354}, %rd6273;
	}
	shf.r.wrap.b32 	%r4355, %r4354, %r4353, 19;
	shf.r.wrap.b32 	%r4356, %r4353, %r4354, 19;
	mov.b64 	%rd6335, {%r4356, %r4355};
	shf.l.wrap.b32 	%r4357, %r4353, %r4354, 3;
	shf.l.wrap.b32 	%r4358, %r4354, %r4353, 3;
	mov.b64 	%rd6336, {%r4358, %r4357};
	xor.b64  	%rd6337, %rd6335, %rd6336;
	shr.u64 	%rd6338, %rd6273, 6;
	xor.b64  	%rd6339, %rd6337, %rd6338;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4359,%dummy}, %rd10047;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4360}, %rd10047;
	}
	shf.r.wrap.b32 	%r4361, %r4360, %r4359, 8;
	shf.r.wrap.b32 	%r4362, %r4359, %r4360, 8;
	mov.b64 	%rd6340, {%r4362, %r4361};
	shf.r.wrap.b32 	%r4363, %r4360, %r4359, 1;
	shf.r.wrap.b32 	%r4364, %r4359, %r4360, 1;
	mov.b64 	%rd6341, {%r4364, %r4363};
	xor.b64  	%rd6342, %rd6341, %rd6340;
	shr.u64 	%rd6343, %rd10047, 7;
	xor.b64  	%rd6344, %rd6342, %rd6343;
	add.s64 	%rd6345, %rd6339, %rd10048;
	add.s64 	%rd6346, %rd6345, %rd10039;
	add.s64 	%rd6347, %rd6346, %rd6344;
	add.s64 	%rd6348, %rd6347, %rd6212;
	xor.b64  	%rd6349, %rd6286, %rd6249;
	and.b64  	%rd6350, %rd6323, %rd6349;
	xor.b64  	%rd6351, %rd6350, %rd6249;
	add.s64 	%rd6352, %rd6348, %rd6351;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4365,%dummy}, %rd6323;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4366}, %rd6323;
	}
	shf.r.wrap.b32 	%r4367, %r4366, %r4365, 14;
	shf.r.wrap.b32 	%r4368, %r4365, %r4366, 14;
	mov.b64 	%rd6353, {%r4368, %r4367};
	shf.r.wrap.b32 	%r4369, %r4366, %r4365, 18;
	shf.r.wrap.b32 	%r4370, %r4365, %r4366, 18;
	mov.b64 	%rd6354, {%r4370, %r4369};
	xor.b64  	%rd6355, %rd6353, %rd6354;
	shf.l.wrap.b32 	%r4371, %r4365, %r4366, 23;
	shf.l.wrap.b32 	%r4372, %r4366, %r4365, 23;
	mov.b64 	%rd6356, {%r4372, %r4371};
	xor.b64  	%rd6357, %rd6355, %rd6356;
	add.s64 	%rd6358, %rd6352, %rd6357;
	add.s64 	%rd6359, %rd6358, 5365058923640841347;
	add.s64 	%rd6360, %rd6359, %rd6223;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4373,%dummy}, %rd6334;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4374}, %rd6334;
	}
	shf.r.wrap.b32 	%r4375, %r4374, %r4373, 28;
	shf.r.wrap.b32 	%r4376, %r4373, %r4374, 28;
	mov.b64 	%rd6361, {%r4376, %r4375};
	shf.l.wrap.b32 	%r4377, %r4373, %r4374, 30;
	shf.l.wrap.b32 	%r4378, %r4374, %r4373, 30;
	mov.b64 	%rd6362, {%r4378, %r4377};
	xor.b64  	%rd6363, %rd6361, %rd6362;
	shf.l.wrap.b32 	%r4379, %r4373, %r4374, 25;
	shf.l.wrap.b32 	%r4380, %r4374, %r4373, 25;
	mov.b64 	%rd6364, {%r4380, %r4379};
	xor.b64  	%rd6365, %rd6363, %rd6364;
	and.b64  	%rd6366, %rd6334, %rd6297;
	or.b64  	%rd6367, %rd6334, %rd6297;
	and.b64  	%rd6368, %rd6367, %rd6260;
	or.b64  	%rd6369, %rd6368, %rd6366;
	add.s64 	%rd6370, %rd6369, %rd6365;
	add.s64 	%rd6371, %rd6370, %rd6359;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4381,%dummy}, %rd6310;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4382}, %rd6310;
	}
	shf.r.wrap.b32 	%r4383, %r4382, %r4381, 19;
	shf.r.wrap.b32 	%r4384, %r4381, %r4382, 19;
	mov.b64 	%rd6372, {%r4384, %r4383};
	shf.l.wrap.b32 	%r4385, %r4381, %r4382, 3;
	shf.l.wrap.b32 	%r4386, %r4382, %r4381, 3;
	mov.b64 	%rd6373, {%r4386, %r4385};
	xor.b64  	%rd6374, %rd6372, %rd6373;
	shr.u64 	%rd6375, %rd6310, 6;
	xor.b64  	%rd6376, %rd6374, %rd6375;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4387,%dummy}, %rd10046;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4388}, %rd10046;
	}
	shf.r.wrap.b32 	%r4389, %r4388, %r4387, 8;
	shf.r.wrap.b32 	%r4390, %r4387, %r4388, 8;
	mov.b64 	%rd6377, {%r4390, %r4389};
	shf.r.wrap.b32 	%r4391, %r4388, %r4387, 1;
	shf.r.wrap.b32 	%r4392, %r4387, %r4388, 1;
	mov.b64 	%rd6378, {%r4392, %r4391};
	xor.b64  	%rd6379, %rd6378, %rd6377;
	shr.u64 	%rd6380, %rd10046, 7;
	xor.b64  	%rd6381, %rd6379, %rd6380;
	add.s64 	%rd6382, %rd6376, %rd10047;
	add.s64 	%rd6383, %rd6382, %rd5765;
	add.s64 	%rd6384, %rd6383, %rd6381;
	add.s64 	%rd6385, %rd6384, %rd6249;
	xor.b64  	%rd6386, %rd6323, %rd6286;
	and.b64  	%rd6387, %rd6360, %rd6386;
	xor.b64  	%rd6388, %rd6387, %rd6286;
	add.s64 	%rd6389, %rd6385, %rd6388;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4393,%dummy}, %rd6360;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4394}, %rd6360;
	}
	shf.r.wrap.b32 	%r4395, %r4394, %r4393, 14;
	shf.r.wrap.b32 	%r4396, %r4393, %r4394, 14;
	mov.b64 	%rd6390, {%r4396, %r4395};
	shf.r.wrap.b32 	%r4397, %r4394, %r4393, 18;
	shf.r.wrap.b32 	%r4398, %r4393, %r4394, 18;
	mov.b64 	%rd6391, {%r4398, %r4397};
	xor.b64  	%rd6392, %rd6390, %rd6391;
	shf.l.wrap.b32 	%r4399, %r4393, %r4394, 23;
	shf.l.wrap.b32 	%r4400, %r4394, %r4393, 23;
	mov.b64 	%rd6393, {%r4400, %r4399};
	xor.b64  	%rd6394, %rd6392, %rd6393;
	add.s64 	%rd6395, %rd6389, %rd6394;
	add.s64 	%rd6396, %rd6395, 6679025012923562964;
	add.s64 	%rd6397, %rd6396, %rd6260;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4401,%dummy}, %rd6371;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4402}, %rd6371;
	}
	shf.r.wrap.b32 	%r4403, %r4402, %r4401, 28;
	shf.r.wrap.b32 	%r4404, %r4401, %r4402, 28;
	mov.b64 	%rd6398, {%r4404, %r4403};
	shf.l.wrap.b32 	%r4405, %r4401, %r4402, 30;
	shf.l.wrap.b32 	%r4406, %r4402, %r4401, 30;
	mov.b64 	%rd6399, {%r4406, %r4405};
	xor.b64  	%rd6400, %rd6398, %rd6399;
	shf.l.wrap.b32 	%r4407, %r4401, %r4402, 25;
	shf.l.wrap.b32 	%r4408, %r4402, %r4401, 25;
	mov.b64 	%rd6401, {%r4408, %r4407};
	xor.b64  	%rd6402, %rd6400, %rd6401;
	and.b64  	%rd6403, %rd6371, %rd6334;
	or.b64  	%rd6404, %rd6371, %rd6334;
	and.b64  	%rd6405, %rd6404, %rd6297;
	or.b64  	%rd6406, %rd6405, %rd6403;
	add.s64 	%rd6407, %rd6406, %rd6402;
	add.s64 	%rd6408, %rd6407, %rd6396;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4409,%dummy}, %rd6347;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4410}, %rd6347;
	}
	shf.r.wrap.b32 	%r4411, %r4410, %r4409, 19;
	shf.r.wrap.b32 	%r4412, %r4409, %r4410, 19;
	mov.b64 	%rd6409, {%r4412, %r4411};
	shf.l.wrap.b32 	%r4413, %r4409, %r4410, 3;
	shf.l.wrap.b32 	%r4414, %r4410, %r4409, 3;
	mov.b64 	%rd6410, {%r4414, %r4413};
	xor.b64  	%rd6411, %rd6409, %rd6410;
	shr.u64 	%rd6412, %rd6347, 6;
	xor.b64  	%rd6413, %rd6411, %rd6412;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4415,%dummy}, %rd10045;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4416}, %rd10045;
	}
	shf.r.wrap.b32 	%r4417, %r4416, %r4415, 8;
	shf.r.wrap.b32 	%r4418, %r4415, %r4416, 8;
	mov.b64 	%rd6414, {%r4418, %r4417};
	shf.r.wrap.b32 	%r4419, %r4416, %r4415, 1;
	shf.r.wrap.b32 	%r4420, %r4415, %r4416, 1;
	mov.b64 	%rd6415, {%r4420, %r4419};
	xor.b64  	%rd6416, %rd6415, %rd6414;
	shr.u64 	%rd6417, %rd10045, 7;
	xor.b64  	%rd6418, %rd6416, %rd6417;
	add.s64 	%rd6419, %rd6413, %rd10046;
	add.s64 	%rd6420, %rd6419, %rd6162;
	add.s64 	%rd6421, %rd6420, %rd6418;
	add.s64 	%rd6422, %rd6421, %rd6286;
	xor.b64  	%rd6423, %rd6360, %rd6323;
	and.b64  	%rd6424, %rd6397, %rd6423;
	xor.b64  	%rd6425, %rd6424, %rd6323;
	add.s64 	%rd6426, %rd6422, %rd6425;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4421,%dummy}, %rd6397;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4422}, %rd6397;
	}
	shf.r.wrap.b32 	%r4423, %r4422, %r4421, 14;
	shf.r.wrap.b32 	%r4424, %r4421, %r4422, 14;
	mov.b64 	%rd6427, {%r4424, %r4423};
	shf.r.wrap.b32 	%r4425, %r4422, %r4421, 18;
	shf.r.wrap.b32 	%r4426, %r4421, %r4422, 18;
	mov.b64 	%rd6428, {%r4426, %r4425};
	xor.b64  	%rd6429, %rd6427, %rd6428;
	shf.l.wrap.b32 	%r4427, %r4421, %r4422, 23;
	shf.l.wrap.b32 	%r4428, %r4422, %r4421, 23;
	mov.b64 	%rd6430, {%r4428, %r4427};
	xor.b64  	%rd6431, %rd6429, %rd6430;
	add.s64 	%rd6432, %rd6426, %rd6431;
	add.s64 	%rd6433, %rd6432, 8573033837759648693;
	add.s64 	%rd6434, %rd6433, %rd6297;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4429,%dummy}, %rd6408;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4430}, %rd6408;
	}
	shf.r.wrap.b32 	%r4431, %r4430, %r4429, 28;
	shf.r.wrap.b32 	%r4432, %r4429, %r4430, 28;
	mov.b64 	%rd6435, {%r4432, %r4431};
	shf.l.wrap.b32 	%r4433, %r4429, %r4430, 30;
	shf.l.wrap.b32 	%r4434, %r4430, %r4429, 30;
	mov.b64 	%rd6436, {%r4434, %r4433};
	xor.b64  	%rd6437, %rd6435, %rd6436;
	shf.l.wrap.b32 	%r4435, %r4429, %r4430, 25;
	shf.l.wrap.b32 	%r4436, %r4430, %r4429, 25;
	mov.b64 	%rd6438, {%r4436, %r4435};
	xor.b64  	%rd6439, %rd6437, %rd6438;
	and.b64  	%rd6440, %rd6408, %rd6371;
	or.b64  	%rd6441, %rd6408, %rd6371;
	and.b64  	%rd6442, %rd6441, %rd6334;
	or.b64  	%rd6443, %rd6442, %rd6440;
	add.s64 	%rd6444, %rd6443, %rd6439;
	add.s64 	%rd6445, %rd6444, %rd6433;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4437,%dummy}, %rd6384;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4438}, %rd6384;
	}
	shf.r.wrap.b32 	%r4439, %r4438, %r4437, 19;
	shf.r.wrap.b32 	%r4440, %r4437, %r4438, 19;
	mov.b64 	%rd6446, {%r4440, %r4439};
	shf.l.wrap.b32 	%r4441, %r4437, %r4438, 3;
	shf.l.wrap.b32 	%r4442, %r4438, %r4437, 3;
	mov.b64 	%rd6447, {%r4442, %r4441};
	xor.b64  	%rd6448, %rd6446, %rd6447;
	shr.u64 	%rd6449, %rd6384, 6;
	xor.b64  	%rd6450, %rd6448, %rd6449;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4443,%dummy}, %rd10044;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4444}, %rd10044;
	}
	shf.r.wrap.b32 	%r4445, %r4444, %r4443, 8;
	shf.r.wrap.b32 	%r4446, %r4443, %r4444, 8;
	mov.b64 	%rd6451, {%r4446, %r4445};
	shf.r.wrap.b32 	%r4447, %r4444, %r4443, 1;
	shf.r.wrap.b32 	%r4448, %r4443, %r4444, 1;
	mov.b64 	%rd6452, {%r4448, %r4447};
	xor.b64  	%rd6453, %rd6452, %rd6451;
	shr.u64 	%rd6454, %rd10044, 7;
	xor.b64  	%rd6455, %rd6453, %rd6454;
	add.s64 	%rd6456, %rd6450, %rd10045;
	add.s64 	%rd6457, %rd6456, %rd6199;
	add.s64 	%rd6458, %rd6457, %rd6455;
	add.s64 	%rd6459, %rd6458, %rd6323;
	xor.b64  	%rd6460, %rd6397, %rd6360;
	and.b64  	%rd6461, %rd6434, %rd6460;
	xor.b64  	%rd6462, %rd6461, %rd6360;
	add.s64 	%rd6463, %rd6459, %rd6462;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4449,%dummy}, %rd6434;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4450}, %rd6434;
	}
	shf.r.wrap.b32 	%r4451, %r4450, %r4449, 14;
	shf.r.wrap.b32 	%r4452, %r4449, %r4450, 14;
	mov.b64 	%rd6464, {%r4452, %r4451};
	shf.r.wrap.b32 	%r4453, %r4450, %r4449, 18;
	shf.r.wrap.b32 	%r4454, %r4449, %r4450, 18;
	mov.b64 	%rd6465, {%r4454, %r4453};
	xor.b64  	%rd6466, %rd6464, %rd6465;
	shf.l.wrap.b32 	%r4455, %r4449, %r4450, 23;
	shf.l.wrap.b32 	%r4456, %r4450, %r4449, 23;
	mov.b64 	%rd6467, {%r4456, %r4455};
	xor.b64  	%rd6468, %rd6466, %rd6467;
	add.s64 	%rd6469, %rd6463, %rd6468;
	add.s64 	%rd6470, %rd6469, -7476448914759557205;
	add.s64 	%rd6471, %rd6470, %rd6334;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4457,%dummy}, %rd6445;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4458}, %rd6445;
	}
	shf.r.wrap.b32 	%r4459, %r4458, %r4457, 28;
	shf.r.wrap.b32 	%r4460, %r4457, %r4458, 28;
	mov.b64 	%rd6472, {%r4460, %r4459};
	shf.l.wrap.b32 	%r4461, %r4457, %r4458, 30;
	shf.l.wrap.b32 	%r4462, %r4458, %r4457, 30;
	mov.b64 	%rd6473, {%r4462, %r4461};
	xor.b64  	%rd6474, %rd6472, %rd6473;
	shf.l.wrap.b32 	%r4463, %r4457, %r4458, 25;
	shf.l.wrap.b32 	%r4464, %r4458, %r4457, 25;
	mov.b64 	%rd6475, {%r4464, %r4463};
	xor.b64  	%rd6476, %rd6474, %rd6475;
	and.b64  	%rd6477, %rd6445, %rd6408;
	or.b64  	%rd6478, %rd6445, %rd6408;
	and.b64  	%rd6479, %rd6478, %rd6371;
	or.b64  	%rd6480, %rd6479, %rd6477;
	add.s64 	%rd6481, %rd6480, %rd6476;
	add.s64 	%rd6482, %rd6481, %rd6470;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4465,%dummy}, %rd6421;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4466}, %rd6421;
	}
	shf.r.wrap.b32 	%r4467, %r4466, %r4465, 19;
	shf.r.wrap.b32 	%r4468, %r4465, %r4466, 19;
	mov.b64 	%rd6483, {%r4468, %r4467};
	shf.l.wrap.b32 	%r4469, %r4465, %r4466, 3;
	shf.l.wrap.b32 	%r4470, %r4466, %r4465, 3;
	mov.b64 	%rd6484, {%r4470, %r4469};
	xor.b64  	%rd6485, %rd6483, %rd6484;
	shr.u64 	%rd6486, %rd6421, 6;
	xor.b64  	%rd6487, %rd6485, %rd6486;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4471,%dummy}, %rd10043;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4472}, %rd10043;
	}
	shf.r.wrap.b32 	%r4473, %r4472, %r4471, 8;
	shf.r.wrap.b32 	%r4474, %r4471, %r4472, 8;
	mov.b64 	%rd6488, {%r4474, %r4473};
	shf.r.wrap.b32 	%r4475, %r4472, %r4471, 1;
	shf.r.wrap.b32 	%r4476, %r4471, %r4472, 1;
	mov.b64 	%rd6489, {%r4476, %r4475};
	xor.b64  	%rd6490, %rd6489, %rd6488;
	shr.u64 	%rd6491, %rd10043, 7;
	xor.b64  	%rd6492, %rd6490, %rd6491;
	add.s64 	%rd6493, %rd6487, %rd10044;
	add.s64 	%rd6494, %rd6493, %rd6236;
	add.s64 	%rd6495, %rd6494, %rd6492;
	add.s64 	%rd6496, %rd6495, %rd6360;
	xor.b64  	%rd6497, %rd6434, %rd6397;
	and.b64  	%rd6498, %rd6471, %rd6497;
	xor.b64  	%rd6499, %rd6498, %rd6397;
	add.s64 	%rd6500, %rd6496, %rd6499;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4477,%dummy}, %rd6471;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4478}, %rd6471;
	}
	shf.r.wrap.b32 	%r4479, %r4478, %r4477, 14;
	shf.r.wrap.b32 	%r4480, %r4477, %r4478, 14;
	mov.b64 	%rd6501, {%r4480, %r4479};
	shf.r.wrap.b32 	%r4481, %r4478, %r4477, 18;
	shf.r.wrap.b32 	%r4482, %r4477, %r4478, 18;
	mov.b64 	%rd6502, {%r4482, %r4481};
	xor.b64  	%rd6503, %rd6501, %rd6502;
	shf.l.wrap.b32 	%r4483, %r4477, %r4478, 23;
	shf.l.wrap.b32 	%r4484, %r4478, %r4477, 23;
	mov.b64 	%rd6504, {%r4484, %r4483};
	xor.b64  	%rd6505, %rd6503, %rd6504;
	add.s64 	%rd6506, %rd6500, %rd6505;
	add.s64 	%rd6507, %rd6506, -6327057829258317296;
	add.s64 	%rd6508, %rd6507, %rd6371;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4485,%dummy}, %rd6482;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4486}, %rd6482;
	}
	shf.r.wrap.b32 	%r4487, %r4486, %r4485, 28;
	shf.r.wrap.b32 	%r4488, %r4485, %r4486, 28;
	mov.b64 	%rd6509, {%r4488, %r4487};
	shf.l.wrap.b32 	%r4489, %r4485, %r4486, 30;
	shf.l.wrap.b32 	%r4490, %r4486, %r4485, 30;
	mov.b64 	%rd6510, {%r4490, %r4489};
	xor.b64  	%rd6511, %rd6509, %rd6510;
	shf.l.wrap.b32 	%r4491, %r4485, %r4486, 25;
	shf.l.wrap.b32 	%r4492, %r4486, %r4485, 25;
	mov.b64 	%rd6512, {%r4492, %r4491};
	xor.b64  	%rd6513, %rd6511, %rd6512;
	and.b64  	%rd6514, %rd6482, %rd6445;
	or.b64  	%rd6515, %rd6482, %rd6445;
	and.b64  	%rd6516, %rd6515, %rd6408;
	or.b64  	%rd6517, %rd6516, %rd6514;
	add.s64 	%rd6518, %rd6517, %rd6513;
	add.s64 	%rd6519, %rd6518, %rd6507;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4493,%dummy}, %rd6458;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4494}, %rd6458;
	}
	shf.r.wrap.b32 	%r4495, %r4494, %r4493, 19;
	shf.r.wrap.b32 	%r4496, %r4493, %r4494, 19;
	mov.b64 	%rd6520, {%r4496, %r4495};
	shf.l.wrap.b32 	%r4497, %r4493, %r4494, 3;
	shf.l.wrap.b32 	%r4498, %r4494, %r4493, 3;
	mov.b64 	%rd6521, {%r4498, %r4497};
	xor.b64  	%rd6522, %rd6520, %rd6521;
	shr.u64 	%rd6523, %rd6458, 6;
	xor.b64  	%rd6524, %rd6522, %rd6523;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4499,%dummy}, %rd10042;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4500}, %rd10042;
	}
	shf.r.wrap.b32 	%r4501, %r4500, %r4499, 8;
	shf.r.wrap.b32 	%r4502, %r4499, %r4500, 8;
	mov.b64 	%rd6525, {%r4502, %r4501};
	shf.r.wrap.b32 	%r4503, %r4500, %r4499, 1;
	shf.r.wrap.b32 	%r4504, %r4499, %r4500, 1;
	mov.b64 	%rd6526, {%r4504, %r4503};
	xor.b64  	%rd6527, %rd6526, %rd6525;
	shr.u64 	%rd6528, %rd10042, 7;
	xor.b64  	%rd6529, %rd6527, %rd6528;
	add.s64 	%rd6530, %rd6524, %rd10043;
	add.s64 	%rd6531, %rd6530, %rd6273;
	add.s64 	%rd6532, %rd6531, %rd6529;
	add.s64 	%rd6533, %rd6532, %rd6397;
	xor.b64  	%rd6534, %rd6471, %rd6434;
	and.b64  	%rd6535, %rd6508, %rd6534;
	xor.b64  	%rd6536, %rd6535, %rd6434;
	add.s64 	%rd6537, %rd6533, %rd6536;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4505,%dummy}, %rd6508;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4506}, %rd6508;
	}
	shf.r.wrap.b32 	%r4507, %r4506, %r4505, 14;
	shf.r.wrap.b32 	%r4508, %r4505, %r4506, 14;
	mov.b64 	%rd6538, {%r4508, %r4507};
	shf.r.wrap.b32 	%r4509, %r4506, %r4505, 18;
	shf.r.wrap.b32 	%r4510, %r4505, %r4506, 18;
	mov.b64 	%rd6539, {%r4510, %r4509};
	xor.b64  	%rd6540, %rd6538, %rd6539;
	shf.l.wrap.b32 	%r4511, %r4505, %r4506, 23;
	shf.l.wrap.b32 	%r4512, %r4506, %r4505, 23;
	mov.b64 	%rd6541, {%r4512, %r4511};
	xor.b64  	%rd6542, %rd6540, %rd6541;
	add.s64 	%rd6543, %rd6537, %rd6542;
	add.s64 	%rd6544, %rd6543, -5763719355590565569;
	add.s64 	%rd6545, %rd6544, %rd6408;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4513,%dummy}, %rd6519;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4514}, %rd6519;
	}
	shf.r.wrap.b32 	%r4515, %r4514, %r4513, 28;
	shf.r.wrap.b32 	%r4516, %r4513, %r4514, 28;
	mov.b64 	%rd6546, {%r4516, %r4515};
	shf.l.wrap.b32 	%r4517, %r4513, %r4514, 30;
	shf.l.wrap.b32 	%r4518, %r4514, %r4513, 30;
	mov.b64 	%rd6547, {%r4518, %r4517};
	xor.b64  	%rd6548, %rd6546, %rd6547;
	shf.l.wrap.b32 	%r4519, %r4513, %r4514, 25;
	shf.l.wrap.b32 	%r4520, %r4514, %r4513, 25;
	mov.b64 	%rd6549, {%r4520, %r4519};
	xor.b64  	%rd6550, %rd6548, %rd6549;
	and.b64  	%rd6551, %rd6519, %rd6482;
	or.b64  	%rd6552, %rd6519, %rd6482;
	and.b64  	%rd6553, %rd6552, %rd6445;
	or.b64  	%rd6554, %rd6553, %rd6551;
	add.s64 	%rd6555, %rd6554, %rd6550;
	add.s64 	%rd6556, %rd6555, %rd6544;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4521,%dummy}, %rd6495;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4522}, %rd6495;
	}
	shf.r.wrap.b32 	%r4523, %r4522, %r4521, 19;
	shf.r.wrap.b32 	%r4524, %r4521, %r4522, 19;
	mov.b64 	%rd6557, {%r4524, %r4523};
	shf.l.wrap.b32 	%r4525, %r4521, %r4522, 3;
	shf.l.wrap.b32 	%r4526, %r4522, %r4521, 3;
	mov.b64 	%rd6558, {%r4526, %r4525};
	xor.b64  	%rd6559, %rd6557, %rd6558;
	shr.u64 	%rd6560, %rd6495, 6;
	xor.b64  	%rd6561, %rd6559, %rd6560;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4527,%dummy}, %rd10041;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4528}, %rd10041;
	}
	shf.r.wrap.b32 	%r4529, %r4528, %r4527, 8;
	shf.r.wrap.b32 	%r4530, %r4527, %r4528, 8;
	mov.b64 	%rd6562, {%r4530, %r4529};
	shf.r.wrap.b32 	%r4531, %r4528, %r4527, 1;
	shf.r.wrap.b32 	%r4532, %r4527, %r4528, 1;
	mov.b64 	%rd6563, {%r4532, %r4531};
	xor.b64  	%rd6564, %rd6563, %rd6562;
	shr.u64 	%rd6565, %rd10041, 7;
	xor.b64  	%rd6566, %rd6564, %rd6565;
	add.s64 	%rd6567, %rd6561, %rd10042;
	add.s64 	%rd6568, %rd6567, %rd6310;
	add.s64 	%rd6569, %rd6568, %rd6566;
	add.s64 	%rd6570, %rd6569, %rd6434;
	xor.b64  	%rd6571, %rd6508, %rd6471;
	and.b64  	%rd6572, %rd6545, %rd6571;
	xor.b64  	%rd6573, %rd6572, %rd6471;
	add.s64 	%rd6574, %rd6570, %rd6573;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4533,%dummy}, %rd6545;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4534}, %rd6545;
	}
	shf.r.wrap.b32 	%r4535, %r4534, %r4533, 14;
	shf.r.wrap.b32 	%r4536, %r4533, %r4534, 14;
	mov.b64 	%rd6575, {%r4536, %r4535};
	shf.r.wrap.b32 	%r4537, %r4534, %r4533, 18;
	shf.r.wrap.b32 	%r4538, %r4533, %r4534, 18;
	mov.b64 	%rd6576, {%r4538, %r4537};
	xor.b64  	%rd6577, %rd6575, %rd6576;
	shf.l.wrap.b32 	%r4539, %r4533, %r4534, 23;
	shf.l.wrap.b32 	%r4540, %r4534, %r4533, 23;
	mov.b64 	%rd6578, {%r4540, %r4539};
	xor.b64  	%rd6579, %rd6577, %rd6578;
	add.s64 	%rd6580, %rd6574, %rd6579;
	add.s64 	%rd6581, %rd6580, -4658551843659510044;
	add.s64 	%rd6582, %rd6581, %rd6445;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4541,%dummy}, %rd6556;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4542}, %rd6556;
	}
	shf.r.wrap.b32 	%r4543, %r4542, %r4541, 28;
	shf.r.wrap.b32 	%r4544, %r4541, %r4542, 28;
	mov.b64 	%rd6583, {%r4544, %r4543};
	shf.l.wrap.b32 	%r4545, %r4541, %r4542, 30;
	shf.l.wrap.b32 	%r4546, %r4542, %r4541, 30;
	mov.b64 	%rd6584, {%r4546, %r4545};
	xor.b64  	%rd6585, %rd6583, %rd6584;
	shf.l.wrap.b32 	%r4547, %r4541, %r4542, 25;
	shf.l.wrap.b32 	%r4548, %r4542, %r4541, 25;
	mov.b64 	%rd6586, {%r4548, %r4547};
	xor.b64  	%rd6587, %rd6585, %rd6586;
	and.b64  	%rd6588, %rd6556, %rd6519;
	or.b64  	%rd6589, %rd6556, %rd6519;
	and.b64  	%rd6590, %rd6589, %rd6482;
	or.b64  	%rd6591, %rd6590, %rd6588;
	add.s64 	%rd6592, %rd6591, %rd6587;
	add.s64 	%rd6593, %rd6592, %rd6581;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4549,%dummy}, %rd6532;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4550}, %rd6532;
	}
	shf.r.wrap.b32 	%r4551, %r4550, %r4549, 19;
	shf.r.wrap.b32 	%r4552, %r4549, %r4550, 19;
	mov.b64 	%rd6594, {%r4552, %r4551};
	shf.l.wrap.b32 	%r4553, %r4549, %r4550, 3;
	shf.l.wrap.b32 	%r4554, %r4550, %r4549, 3;
	mov.b64 	%rd6595, {%r4554, %r4553};
	xor.b64  	%rd6596, %rd6594, %rd6595;
	shr.u64 	%rd6597, %rd6532, 6;
	xor.b64  	%rd6598, %rd6596, %rd6597;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4555,%dummy}, %rd10040;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4556}, %rd10040;
	}
	shf.r.wrap.b32 	%r4557, %r4556, %r4555, 8;
	shf.r.wrap.b32 	%r4558, %r4555, %r4556, 8;
	mov.b64 	%rd6599, {%r4558, %r4557};
	shf.r.wrap.b32 	%r4559, %r4556, %r4555, 1;
	shf.r.wrap.b32 	%r4560, %r4555, %r4556, 1;
	mov.b64 	%rd6600, {%r4560, %r4559};
	xor.b64  	%rd6601, %rd6600, %rd6599;
	shr.u64 	%rd6602, %rd10040, 7;
	xor.b64  	%rd6603, %rd6601, %rd6602;
	add.s64 	%rd6604, %rd6598, %rd10041;
	add.s64 	%rd6605, %rd6604, %rd6347;
	add.s64 	%rd6606, %rd6605, %rd6603;
	add.s64 	%rd6607, %rd6606, %rd6471;
	xor.b64  	%rd6608, %rd6545, %rd6508;
	and.b64  	%rd6609, %rd6582, %rd6608;
	xor.b64  	%rd6610, %rd6609, %rd6508;
	add.s64 	%rd6611, %rd6607, %rd6610;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4561,%dummy}, %rd6582;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4562}, %rd6582;
	}
	shf.r.wrap.b32 	%r4563, %r4562, %r4561, 14;
	shf.r.wrap.b32 	%r4564, %r4561, %r4562, 14;
	mov.b64 	%rd6612, {%r4564, %r4563};
	shf.r.wrap.b32 	%r4565, %r4562, %r4561, 18;
	shf.r.wrap.b32 	%r4566, %r4561, %r4562, 18;
	mov.b64 	%rd6613, {%r4566, %r4565};
	xor.b64  	%rd6614, %rd6612, %rd6613;
	shf.l.wrap.b32 	%r4567, %r4561, %r4562, 23;
	shf.l.wrap.b32 	%r4568, %r4562, %r4561, 23;
	mov.b64 	%rd6615, {%r4568, %r4567};
	xor.b64  	%rd6616, %rd6614, %rd6615;
	add.s64 	%rd6617, %rd6611, %rd6616;
	add.s64 	%rd6618, %rd6617, -4116276920077217854;
	add.s64 	%rd6619, %rd6618, %rd6482;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4569,%dummy}, %rd6593;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4570}, %rd6593;
	}
	shf.r.wrap.b32 	%r4571, %r4570, %r4569, 28;
	shf.r.wrap.b32 	%r4572, %r4569, %r4570, 28;
	mov.b64 	%rd6620, {%r4572, %r4571};
	shf.l.wrap.b32 	%r4573, %r4569, %r4570, 30;
	shf.l.wrap.b32 	%r4574, %r4570, %r4569, 30;
	mov.b64 	%rd6621, {%r4574, %r4573};
	xor.b64  	%rd6622, %rd6620, %rd6621;
	shf.l.wrap.b32 	%r4575, %r4569, %r4570, 25;
	shf.l.wrap.b32 	%r4576, %r4570, %r4569, 25;
	mov.b64 	%rd6623, {%r4576, %r4575};
	xor.b64  	%rd6624, %rd6622, %rd6623;
	and.b64  	%rd6625, %rd6593, %rd6556;
	or.b64  	%rd6626, %rd6593, %rd6556;
	and.b64  	%rd6627, %rd6626, %rd6519;
	or.b64  	%rd6628, %rd6627, %rd6625;
	add.s64 	%rd6629, %rd6628, %rd6624;
	add.s64 	%rd6630, %rd6629, %rd6618;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4577,%dummy}, %rd6569;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4578}, %rd6569;
	}
	shf.r.wrap.b32 	%r4579, %r4578, %r4577, 19;
	shf.r.wrap.b32 	%r4580, %r4577, %r4578, 19;
	mov.b64 	%rd6631, {%r4580, %r4579};
	shf.l.wrap.b32 	%r4581, %r4577, %r4578, 3;
	shf.l.wrap.b32 	%r4582, %r4578, %r4577, 3;
	mov.b64 	%rd6632, {%r4582, %r4581};
	xor.b64  	%rd6633, %rd6631, %rd6632;
	shr.u64 	%rd6634, %rd6569, 6;
	xor.b64  	%rd6635, %rd6633, %rd6634;
	shf.r.wrap.b32 	%r4583, %r4213, %r4214, 8;
	shf.r.wrap.b32 	%r4584, %r4214, %r4213, 8;
	mov.b64 	%rd6636, {%r4584, %r4583};
	shf.r.wrap.b32 	%r4585, %r4213, %r4214, 1;
	shf.r.wrap.b32 	%r4586, %r4214, %r4213, 1;
	mov.b64 	%rd6637, {%r4586, %r4585};
	xor.b64  	%rd6638, %rd6637, %rd6636;
	shr.u64 	%rd6639, %rd10039, 7;
	xor.b64  	%rd6640, %rd6638, %rd6639;
	add.s64 	%rd6641, %rd6635, %rd10040;
	add.s64 	%rd6642, %rd6641, %rd6384;
	add.s64 	%rd6643, %rd6642, %rd6640;
	add.s64 	%rd6644, %rd6643, %rd6508;
	xor.b64  	%rd6645, %rd6582, %rd6545;
	and.b64  	%rd6646, %rd6619, %rd6645;
	xor.b64  	%rd6647, %rd6646, %rd6545;
	add.s64 	%rd6648, %rd6644, %rd6647;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4587,%dummy}, %rd6619;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4588}, %rd6619;
	}
	shf.r.wrap.b32 	%r4589, %r4588, %r4587, 14;
	shf.r.wrap.b32 	%r4590, %r4587, %r4588, 14;
	mov.b64 	%rd6649, {%r4590, %r4589};
	shf.r.wrap.b32 	%r4591, %r4588, %r4587, 18;
	shf.r.wrap.b32 	%r4592, %r4587, %r4588, 18;
	mov.b64 	%rd6650, {%r4592, %r4591};
	xor.b64  	%rd6651, %rd6649, %rd6650;
	shf.l.wrap.b32 	%r4593, %r4587, %r4588, 23;
	shf.l.wrap.b32 	%r4594, %r4588, %r4587, 23;
	mov.b64 	%rd6652, {%r4594, %r4593};
	xor.b64  	%rd6653, %rd6651, %rd6652;
	add.s64 	%rd6654, %rd6648, %rd6653;
	add.s64 	%rd6655, %rd6654, -3051310485924567259;
	add.s64 	%rd6656, %rd6655, %rd6519;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4595,%dummy}, %rd6630;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4596}, %rd6630;
	}
	shf.r.wrap.b32 	%r4597, %r4596, %r4595, 28;
	shf.r.wrap.b32 	%r4598, %r4595, %r4596, 28;
	mov.b64 	%rd6657, {%r4598, %r4597};
	shf.l.wrap.b32 	%r4599, %r4595, %r4596, 30;
	shf.l.wrap.b32 	%r4600, %r4596, %r4595, 30;
	mov.b64 	%rd6658, {%r4600, %r4599};
	xor.b64  	%rd6659, %rd6657, %rd6658;
	shf.l.wrap.b32 	%r4601, %r4595, %r4596, 25;
	shf.l.wrap.b32 	%r4602, %r4596, %r4595, 25;
	mov.b64 	%rd6660, {%r4602, %r4601};
	xor.b64  	%rd6661, %rd6659, %rd6660;
	and.b64  	%rd6662, %rd6630, %rd6593;
	or.b64  	%rd6663, %rd6630, %rd6593;
	and.b64  	%rd6664, %rd6663, %rd6556;
	or.b64  	%rd6665, %rd6664, %rd6662;
	add.s64 	%rd6666, %rd6665, %rd6661;
	add.s64 	%rd6667, %rd6666, %rd6655;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4603,%dummy}, %rd6606;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4604}, %rd6606;
	}
	shf.r.wrap.b32 	%r4605, %r4604, %r4603, 19;
	shf.r.wrap.b32 	%r4606, %r4603, %r4604, 19;
	mov.b64 	%rd6668, {%r4606, %r4605};
	shf.l.wrap.b32 	%r4607, %r4603, %r4604, 3;
	shf.l.wrap.b32 	%r4608, %r4604, %r4603, 3;
	mov.b64 	%rd6669, {%r4608, %r4607};
	xor.b64  	%rd6670, %rd6668, %rd6669;
	shr.u64 	%rd6671, %rd6606, 6;
	xor.b64  	%rd6672, %rd6670, %rd6671;
	shf.r.wrap.b32 	%r4609, %r4242, %r4241, 1;
	shf.r.wrap.b32 	%r4610, %r4241, %r4242, 1;
	mov.b64 	%rd6673, {%r4610, %r4609};
	shf.r.wrap.b32 	%r4611, %r4242, %r4241, 8;
	shf.r.wrap.b32 	%r4612, %r4241, %r4242, 8;
	mov.b64 	%rd6674, {%r4612, %r4611};
	xor.b64  	%rd6675, %rd6673, %rd6674;
	shr.u64 	%rd6676, %rd5765, 7;
	xor.b64  	%rd6677, %rd6675, %rd6676;
	add.s64 	%rd6678, %rd6672, %rd10039;
	add.s64 	%rd6679, %rd6678, %rd6421;
	add.s64 	%rd6680, %rd6679, %rd6677;
	add.s64 	%rd6681, %rd6680, %rd6545;
	xor.b64  	%rd6682, %rd6619, %rd6582;
	and.b64  	%rd6683, %rd6656, %rd6682;
	xor.b64  	%rd6684, %rd6683, %rd6582;
	add.s64 	%rd6685, %rd6681, %rd6684;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4613,%dummy}, %rd6656;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4614}, %rd6656;
	}
	shf.r.wrap.b32 	%r4615, %r4614, %r4613, 14;
	shf.r.wrap.b32 	%r4616, %r4613, %r4614, 14;
	mov.b64 	%rd6686, {%r4616, %r4615};
	shf.r.wrap.b32 	%r4617, %r4614, %r4613, 18;
	shf.r.wrap.b32 	%r4618, %r4613, %r4614, 18;
	mov.b64 	%rd6687, {%r4618, %r4617};
	xor.b64  	%rd6688, %rd6686, %rd6687;
	shf.l.wrap.b32 	%r4619, %r4613, %r4614, 23;
	shf.l.wrap.b32 	%r4620, %r4614, %r4613, 23;
	mov.b64 	%rd6689, {%r4620, %r4619};
	xor.b64  	%rd6690, %rd6688, %rd6689;
	add.s64 	%rd6691, %rd6685, %rd6690;
	add.s64 	%rd6692, %rd6691, 489312712824947311;
	add.s64 	%rd6693, %rd6692, %rd6556;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4621,%dummy}, %rd6667;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4622}, %rd6667;
	}
	shf.r.wrap.b32 	%r4623, %r4622, %r4621, 28;
	shf.r.wrap.b32 	%r4624, %r4621, %r4622, 28;
	mov.b64 	%rd6694, {%r4624, %r4623};
	shf.l.wrap.b32 	%r4625, %r4621, %r4622, 30;
	shf.l.wrap.b32 	%r4626, %r4622, %r4621, 30;
	mov.b64 	%rd6695, {%r4626, %r4625};
	xor.b64  	%rd6696, %rd6694, %rd6695;
	shf.l.wrap.b32 	%r4627, %r4621, %r4622, 25;
	shf.l.wrap.b32 	%r4628, %r4622, %r4621, 25;
	mov.b64 	%rd6697, {%r4628, %r4627};
	xor.b64  	%rd6698, %rd6696, %rd6697;
	and.b64  	%rd6699, %rd6667, %rd6630;
	or.b64  	%rd6700, %rd6667, %rd6630;
	and.b64  	%rd6701, %rd6700, %rd6593;
	or.b64  	%rd6702, %rd6701, %rd6699;
	add.s64 	%rd6703, %rd6702, %rd6698;
	add.s64 	%rd6704, %rd6703, %rd6692;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4629,%dummy}, %rd6643;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4630}, %rd6643;
	}
	shf.r.wrap.b32 	%r4631, %r4630, %r4629, 19;
	shf.r.wrap.b32 	%r4632, %r4629, %r4630, 19;
	mov.b64 	%rd6705, {%r4632, %r4631};
	shf.l.wrap.b32 	%r4633, %r4629, %r4630, 3;
	shf.l.wrap.b32 	%r4634, %r4630, %r4629, 3;
	mov.b64 	%rd6706, {%r4634, %r4633};
	xor.b64  	%rd6707, %rd6705, %rd6706;
	shr.u64 	%rd6708, %rd6643, 6;
	xor.b64  	%rd6709, %rd6707, %rd6708;
	shf.r.wrap.b32 	%r4635, %r4270, %r4269, 1;
	shf.r.wrap.b32 	%r4636, %r4269, %r4270, 1;
	mov.b64 	%rd6710, {%r4636, %r4635};
	shf.r.wrap.b32 	%r4637, %r4270, %r4269, 8;
	shf.r.wrap.b32 	%r4638, %r4269, %r4270, 8;
	mov.b64 	%rd6711, {%r4638, %r4637};
	xor.b64  	%rd6712, %rd6710, %rd6711;
	shr.u64 	%rd6713, %rd6162, 7;
	xor.b64  	%rd6714, %rd6712, %rd6713;
	add.s64 	%rd6715, %rd6709, %rd5765;
	add.s64 	%rd6716, %rd6715, %rd6458;
	add.s64 	%rd6717, %rd6716, %rd6714;
	add.s64 	%rd6718, %rd6717, %rd6582;
	xor.b64  	%rd6719, %rd6656, %rd6619;
	and.b64  	%rd6720, %rd6693, %rd6719;
	xor.b64  	%rd6721, %rd6720, %rd6619;
	add.s64 	%rd6722, %rd6718, %rd6721;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4639,%dummy}, %rd6693;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4640}, %rd6693;
	}
	shf.r.wrap.b32 	%r4641, %r4640, %r4639, 14;
	shf.r.wrap.b32 	%r4642, %r4639, %r4640, 14;
	mov.b64 	%rd6723, {%r4642, %r4641};
	shf.r.wrap.b32 	%r4643, %r4640, %r4639, 18;
	shf.r.wrap.b32 	%r4644, %r4639, %r4640, 18;
	mov.b64 	%rd6724, {%r4644, %r4643};
	xor.b64  	%rd6725, %rd6723, %rd6724;
	shf.l.wrap.b32 	%r4645, %r4639, %r4640, 23;
	shf.l.wrap.b32 	%r4646, %r4640, %r4639, 23;
	mov.b64 	%rd6726, {%r4646, %r4645};
	xor.b64  	%rd6727, %rd6725, %rd6726;
	add.s64 	%rd6728, %rd6722, %rd6727;
	add.s64 	%rd6729, %rd6728, 1452737877330783856;
	add.s64 	%rd6730, %rd6729, %rd6593;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4647,%dummy}, %rd6704;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4648}, %rd6704;
	}
	shf.r.wrap.b32 	%r4649, %r4648, %r4647, 28;
	shf.r.wrap.b32 	%r4650, %r4647, %r4648, 28;
	mov.b64 	%rd6731, {%r4650, %r4649};
	shf.l.wrap.b32 	%r4651, %r4647, %r4648, 30;
	shf.l.wrap.b32 	%r4652, %r4648, %r4647, 30;
	mov.b64 	%rd6732, {%r4652, %r4651};
	xor.b64  	%rd6733, %rd6731, %rd6732;
	shf.l.wrap.b32 	%r4653, %r4647, %r4648, 25;
	shf.l.wrap.b32 	%r4654, %r4648, %r4647, 25;
	mov.b64 	%rd6734, {%r4654, %r4653};
	xor.b64  	%rd6735, %rd6733, %rd6734;
	and.b64  	%rd6736, %rd6704, %rd6667;
	or.b64  	%rd6737, %rd6704, %rd6667;
	and.b64  	%rd6738, %rd6737, %rd6630;
	or.b64  	%rd6739, %rd6738, %rd6736;
	add.s64 	%rd6740, %rd6739, %rd6735;
	add.s64 	%rd6741, %rd6740, %rd6729;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4655,%dummy}, %rd6680;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4656}, %rd6680;
	}
	shf.r.wrap.b32 	%r4657, %r4656, %r4655, 19;
	shf.r.wrap.b32 	%r4658, %r4655, %r4656, 19;
	mov.b64 	%rd6742, {%r4658, %r4657};
	shf.l.wrap.b32 	%r4659, %r4655, %r4656, 3;
	shf.l.wrap.b32 	%r4660, %r4656, %r4655, 3;
	mov.b64 	%rd6743, {%r4660, %r4659};
	xor.b64  	%rd6744, %rd6742, %rd6743;
	shr.u64 	%rd6745, %rd6680, 6;
	xor.b64  	%rd6746, %rd6744, %rd6745;
	shf.r.wrap.b32 	%r4661, %r4298, %r4297, 1;
	shf.r.wrap.b32 	%r4662, %r4297, %r4298, 1;
	mov.b64 	%rd6747, {%r4662, %r4661};
	shf.r.wrap.b32 	%r4663, %r4298, %r4297, 8;
	shf.r.wrap.b32 	%r4664, %r4297, %r4298, 8;
	mov.b64 	%rd6748, {%r4664, %r4663};
	xor.b64  	%rd6749, %rd6747, %rd6748;
	shr.u64 	%rd6750, %rd6199, 7;
	xor.b64  	%rd6751, %rd6749, %rd6750;
	add.s64 	%rd6752, %rd6746, %rd6162;
	add.s64 	%rd6753, %rd6752, %rd6495;
	add.s64 	%rd6754, %rd6753, %rd6751;
	add.s64 	%rd6755, %rd6754, %rd6619;
	xor.b64  	%rd6756, %rd6693, %rd6656;
	and.b64  	%rd6757, %rd6730, %rd6756;
	xor.b64  	%rd6758, %rd6757, %rd6656;
	add.s64 	%rd6759, %rd6755, %rd6758;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4665,%dummy}, %rd6730;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4666}, %rd6730;
	}
	shf.r.wrap.b32 	%r4667, %r4666, %r4665, 14;
	shf.r.wrap.b32 	%r4668, %r4665, %r4666, 14;
	mov.b64 	%rd6760, {%r4668, %r4667};
	shf.r.wrap.b32 	%r4669, %r4666, %r4665, 18;
	shf.r.wrap.b32 	%r4670, %r4665, %r4666, 18;
	mov.b64 	%rd6761, {%r4670, %r4669};
	xor.b64  	%rd6762, %rd6760, %rd6761;
	shf.l.wrap.b32 	%r4671, %r4665, %r4666, 23;
	shf.l.wrap.b32 	%r4672, %r4666, %r4665, 23;
	mov.b64 	%rd6763, {%r4672, %r4671};
	xor.b64  	%rd6764, %rd6762, %rd6763;
	add.s64 	%rd6765, %rd6759, %rd6764;
	add.s64 	%rd6766, %rd6765, 2861767655752347644;
	add.s64 	%rd6767, %rd6766, %rd6630;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4673,%dummy}, %rd6741;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4674}, %rd6741;
	}
	shf.r.wrap.b32 	%r4675, %r4674, %r4673, 28;
	shf.r.wrap.b32 	%r4676, %r4673, %r4674, 28;
	mov.b64 	%rd6768, {%r4676, %r4675};
	shf.l.wrap.b32 	%r4677, %r4673, %r4674, 30;
	shf.l.wrap.b32 	%r4678, %r4674, %r4673, 30;
	mov.b64 	%rd6769, {%r4678, %r4677};
	xor.b64  	%rd6770, %rd6768, %rd6769;
	shf.l.wrap.b32 	%r4679, %r4673, %r4674, 25;
	shf.l.wrap.b32 	%r4680, %r4674, %r4673, 25;
	mov.b64 	%rd6771, {%r4680, %r4679};
	xor.b64  	%rd6772, %rd6770, %rd6771;
	and.b64  	%rd6773, %rd6741, %rd6704;
	or.b64  	%rd6774, %rd6741, %rd6704;
	and.b64  	%rd6775, %rd6774, %rd6667;
	or.b64  	%rd6776, %rd6775, %rd6773;
	add.s64 	%rd6777, %rd6776, %rd6772;
	add.s64 	%rd6778, %rd6777, %rd6766;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4681,%dummy}, %rd6717;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4682}, %rd6717;
	}
	shf.r.wrap.b32 	%r4683, %r4682, %r4681, 19;
	shf.r.wrap.b32 	%r4684, %r4681, %r4682, 19;
	mov.b64 	%rd6779, {%r4684, %r4683};
	shf.l.wrap.b32 	%r4685, %r4681, %r4682, 3;
	shf.l.wrap.b32 	%r4686, %r4682, %r4681, 3;
	mov.b64 	%rd6780, {%r4686, %r4685};
	xor.b64  	%rd6781, %rd6779, %rd6780;
	shr.u64 	%rd6782, %rd6717, 6;
	xor.b64  	%rd6783, %rd6781, %rd6782;
	shf.r.wrap.b32 	%r4687, %r4326, %r4325, 1;
	shf.r.wrap.b32 	%r4688, %r4325, %r4326, 1;
	mov.b64 	%rd6784, {%r4688, %r4687};
	shf.r.wrap.b32 	%r4689, %r4326, %r4325, 8;
	shf.r.wrap.b32 	%r4690, %r4325, %r4326, 8;
	mov.b64 	%rd6785, {%r4690, %r4689};
	xor.b64  	%rd6786, %rd6784, %rd6785;
	shr.u64 	%rd6787, %rd6236, 7;
	xor.b64  	%rd6788, %rd6786, %rd6787;
	add.s64 	%rd6789, %rd6783, %rd6199;
	add.s64 	%rd6790, %rd6789, %rd6532;
	add.s64 	%rd6791, %rd6790, %rd6788;
	add.s64 	%rd6792, %rd6791, %rd6656;
	xor.b64  	%rd6793, %rd6730, %rd6693;
	and.b64  	%rd6794, %rd6767, %rd6793;
	xor.b64  	%rd6795, %rd6794, %rd6693;
	add.s64 	%rd6796, %rd6792, %rd6795;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4691,%dummy}, %rd6767;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4692}, %rd6767;
	}
	shf.r.wrap.b32 	%r4693, %r4692, %r4691, 14;
	shf.r.wrap.b32 	%r4694, %r4691, %r4692, 14;
	mov.b64 	%rd6797, {%r4694, %r4693};
	shf.r.wrap.b32 	%r4695, %r4692, %r4691, 18;
	shf.r.wrap.b32 	%r4696, %r4691, %r4692, 18;
	mov.b64 	%rd6798, {%r4696, %r4695};
	xor.b64  	%rd6799, %rd6797, %rd6798;
	shf.l.wrap.b32 	%r4697, %r4691, %r4692, 23;
	shf.l.wrap.b32 	%r4698, %r4692, %r4691, 23;
	mov.b64 	%rd6800, {%r4698, %r4697};
	xor.b64  	%rd6801, %rd6799, %rd6800;
	add.s64 	%rd6802, %rd6796, %rd6801;
	add.s64 	%rd6803, %rd6802, 3322285676063803686;
	add.s64 	%rd6804, %rd6803, %rd6667;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4699,%dummy}, %rd6778;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4700}, %rd6778;
	}
	shf.r.wrap.b32 	%r4701, %r4700, %r4699, 28;
	shf.r.wrap.b32 	%r4702, %r4699, %r4700, 28;
	mov.b64 	%rd6805, {%r4702, %r4701};
	shf.l.wrap.b32 	%r4703, %r4699, %r4700, 30;
	shf.l.wrap.b32 	%r4704, %r4700, %r4699, 30;
	mov.b64 	%rd6806, {%r4704, %r4703};
	xor.b64  	%rd6807, %rd6805, %rd6806;
	shf.l.wrap.b32 	%r4705, %r4699, %r4700, 25;
	shf.l.wrap.b32 	%r4706, %r4700, %r4699, 25;
	mov.b64 	%rd6808, {%r4706, %r4705};
	xor.b64  	%rd6809, %rd6807, %rd6808;
	and.b64  	%rd6810, %rd6778, %rd6741;
	or.b64  	%rd6811, %rd6778, %rd6741;
	and.b64  	%rd6812, %rd6811, %rd6704;
	or.b64  	%rd6813, %rd6812, %rd6810;
	add.s64 	%rd6814, %rd6813, %rd6809;
	add.s64 	%rd6815, %rd6814, %rd6803;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4707,%dummy}, %rd6754;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4708}, %rd6754;
	}
	shf.r.wrap.b32 	%r4709, %r4708, %r4707, 19;
	shf.r.wrap.b32 	%r4710, %r4707, %r4708, 19;
	mov.b64 	%rd6816, {%r4710, %r4709};
	shf.l.wrap.b32 	%r4711, %r4707, %r4708, 3;
	shf.l.wrap.b32 	%r4712, %r4708, %r4707, 3;
	mov.b64 	%rd6817, {%r4712, %r4711};
	xor.b64  	%rd6818, %rd6816, %rd6817;
	shr.u64 	%rd6819, %rd6754, 6;
	xor.b64  	%rd6820, %rd6818, %rd6819;
	shf.r.wrap.b32 	%r4713, %r4354, %r4353, 1;
	shf.r.wrap.b32 	%r4714, %r4353, %r4354, 1;
	mov.b64 	%rd6821, {%r4714, %r4713};
	shf.r.wrap.b32 	%r4715, %r4354, %r4353, 8;
	shf.r.wrap.b32 	%r4716, %r4353, %r4354, 8;
	mov.b64 	%rd6822, {%r4716, %r4715};
	xor.b64  	%rd6823, %rd6821, %rd6822;
	shr.u64 	%rd6824, %rd6273, 7;
	xor.b64  	%rd6825, %rd6823, %rd6824;
	add.s64 	%rd6826, %rd6820, %rd6236;
	add.s64 	%rd6827, %rd6826, %rd6569;
	add.s64 	%rd6828, %rd6827, %rd6825;
	add.s64 	%rd6829, %rd6828, %rd6693;
	xor.b64  	%rd6830, %rd6767, %rd6730;
	and.b64  	%rd6831, %rd6804, %rd6830;
	xor.b64  	%rd6832, %rd6831, %rd6730;
	add.s64 	%rd6833, %rd6829, %rd6832;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4717,%dummy}, %rd6804;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4718}, %rd6804;
	}
	shf.r.wrap.b32 	%r4719, %r4718, %r4717, 14;
	shf.r.wrap.b32 	%r4720, %r4717, %r4718, 14;
	mov.b64 	%rd6834, {%r4720, %r4719};
	shf.r.wrap.b32 	%r4721, %r4718, %r4717, 18;
	shf.r.wrap.b32 	%r4722, %r4717, %r4718, 18;
	mov.b64 	%rd6835, {%r4722, %r4721};
	xor.b64  	%rd6836, %rd6834, %rd6835;
	shf.l.wrap.b32 	%r4723, %r4717, %r4718, 23;
	shf.l.wrap.b32 	%r4724, %r4718, %r4717, 23;
	mov.b64 	%rd6837, {%r4724, %r4723};
	xor.b64  	%rd6838, %rd6836, %rd6837;
	add.s64 	%rd6839, %rd6833, %rd6838;
	add.s64 	%rd6840, %rd6839, 5560940570517711597;
	add.s64 	%rd6841, %rd6840, %rd6704;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4725,%dummy}, %rd6815;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4726}, %rd6815;
	}
	shf.r.wrap.b32 	%r4727, %r4726, %r4725, 28;
	shf.r.wrap.b32 	%r4728, %r4725, %r4726, 28;
	mov.b64 	%rd6842, {%r4728, %r4727};
	shf.l.wrap.b32 	%r4729, %r4725, %r4726, 30;
	shf.l.wrap.b32 	%r4730, %r4726, %r4725, 30;
	mov.b64 	%rd6843, {%r4730, %r4729};
	xor.b64  	%rd6844, %rd6842, %rd6843;
	shf.l.wrap.b32 	%r4731, %r4725, %r4726, 25;
	shf.l.wrap.b32 	%r4732, %r4726, %r4725, 25;
	mov.b64 	%rd6845, {%r4732, %r4731};
	xor.b64  	%rd6846, %rd6844, %rd6845;
	and.b64  	%rd6847, %rd6815, %rd6778;
	or.b64  	%rd6848, %rd6815, %rd6778;
	and.b64  	%rd6849, %rd6848, %rd6741;
	or.b64  	%rd6850, %rd6849, %rd6847;
	add.s64 	%rd6851, %rd6850, %rd6846;
	add.s64 	%rd6852, %rd6851, %rd6840;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4733,%dummy}, %rd6791;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4734}, %rd6791;
	}
	shf.r.wrap.b32 	%r4735, %r4734, %r4733, 19;
	shf.r.wrap.b32 	%r4736, %r4733, %r4734, 19;
	mov.b64 	%rd6853, {%r4736, %r4735};
	shf.l.wrap.b32 	%r4737, %r4733, %r4734, 3;
	shf.l.wrap.b32 	%r4738, %r4734, %r4733, 3;
	mov.b64 	%rd6854, {%r4738, %r4737};
	xor.b64  	%rd6855, %rd6853, %rd6854;
	shr.u64 	%rd6856, %rd6791, 6;
	xor.b64  	%rd6857, %rd6855, %rd6856;
	shf.r.wrap.b32 	%r4739, %r4382, %r4381, 1;
	shf.r.wrap.b32 	%r4740, %r4381, %r4382, 1;
	mov.b64 	%rd6858, {%r4740, %r4739};
	shf.r.wrap.b32 	%r4741, %r4382, %r4381, 8;
	shf.r.wrap.b32 	%r4742, %r4381, %r4382, 8;
	mov.b64 	%rd6859, {%r4742, %r4741};
	xor.b64  	%rd6860, %rd6858, %rd6859;
	shr.u64 	%rd6861, %rd6310, 7;
	xor.b64  	%rd6862, %rd6860, %rd6861;
	add.s64 	%rd6863, %rd6857, %rd6273;
	add.s64 	%rd6864, %rd6863, %rd6606;
	add.s64 	%rd6865, %rd6864, %rd6862;
	add.s64 	%rd6866, %rd6865, %rd6730;
	xor.b64  	%rd6867, %rd6804, %rd6767;
	and.b64  	%rd6868, %rd6841, %rd6867;
	xor.b64  	%rd6869, %rd6868, %rd6767;
	add.s64 	%rd6870, %rd6866, %rd6869;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4743,%dummy}, %rd6841;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4744}, %rd6841;
	}
	shf.r.wrap.b32 	%r4745, %r4744, %r4743, 14;
	shf.r.wrap.b32 	%r4746, %r4743, %r4744, 14;
	mov.b64 	%rd6871, {%r4746, %r4745};
	shf.r.wrap.b32 	%r4747, %r4744, %r4743, 18;
	shf.r.wrap.b32 	%r4748, %r4743, %r4744, 18;
	mov.b64 	%rd6872, {%r4748, %r4747};
	xor.b64  	%rd6873, %rd6871, %rd6872;
	shf.l.wrap.b32 	%r4749, %r4743, %r4744, 23;
	shf.l.wrap.b32 	%r4750, %r4744, %r4743, 23;
	mov.b64 	%rd6874, {%r4750, %r4749};
	xor.b64  	%rd6875, %rd6873, %rd6874;
	add.s64 	%rd6876, %rd6870, %rd6875;
	add.s64 	%rd6877, %rd6876, 5996557281743188959;
	add.s64 	%rd6878, %rd6877, %rd6741;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4751,%dummy}, %rd6852;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4752}, %rd6852;
	}
	shf.r.wrap.b32 	%r4753, %r4752, %r4751, 28;
	shf.r.wrap.b32 	%r4754, %r4751, %r4752, 28;
	mov.b64 	%rd6879, {%r4754, %r4753};
	shf.l.wrap.b32 	%r4755, %r4751, %r4752, 30;
	shf.l.wrap.b32 	%r4756, %r4752, %r4751, 30;
	mov.b64 	%rd6880, {%r4756, %r4755};
	xor.b64  	%rd6881, %rd6879, %rd6880;
	shf.l.wrap.b32 	%r4757, %r4751, %r4752, 25;
	shf.l.wrap.b32 	%r4758, %r4752, %r4751, 25;
	mov.b64 	%rd6882, {%r4758, %r4757};
	xor.b64  	%rd6883, %rd6881, %rd6882;
	and.b64  	%rd6884, %rd6852, %rd6815;
	or.b64  	%rd6885, %rd6852, %rd6815;
	and.b64  	%rd6886, %rd6885, %rd6778;
	or.b64  	%rd6887, %rd6886, %rd6884;
	add.s64 	%rd6888, %rd6887, %rd6883;
	add.s64 	%rd6889, %rd6888, %rd6877;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4759,%dummy}, %rd6828;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4760}, %rd6828;
	}
	shf.r.wrap.b32 	%r4761, %r4760, %r4759, 19;
	shf.r.wrap.b32 	%r4762, %r4759, %r4760, 19;
	mov.b64 	%rd6890, {%r4762, %r4761};
	shf.l.wrap.b32 	%r4763, %r4759, %r4760, 3;
	shf.l.wrap.b32 	%r4764, %r4760, %r4759, 3;
	mov.b64 	%rd6891, {%r4764, %r4763};
	xor.b64  	%rd6892, %rd6890, %rd6891;
	shr.u64 	%rd6893, %rd6828, 6;
	xor.b64  	%rd6894, %rd6892, %rd6893;
	shf.r.wrap.b32 	%r4765, %r4410, %r4409, 1;
	shf.r.wrap.b32 	%r4766, %r4409, %r4410, 1;
	mov.b64 	%rd6895, {%r4766, %r4765};
	shf.r.wrap.b32 	%r4767, %r4410, %r4409, 8;
	shf.r.wrap.b32 	%r4768, %r4409, %r4410, 8;
	mov.b64 	%rd6896, {%r4768, %r4767};
	xor.b64  	%rd6897, %rd6895, %rd6896;
	shr.u64 	%rd6898, %rd6347, 7;
	xor.b64  	%rd6899, %rd6897, %rd6898;
	add.s64 	%rd6900, %rd6894, %rd6310;
	add.s64 	%rd6901, %rd6900, %rd6643;
	add.s64 	%rd6902, %rd6901, %rd6899;
	add.s64 	%rd6903, %rd6902, %rd6767;
	xor.b64  	%rd6904, %rd6841, %rd6804;
	and.b64  	%rd6905, %rd6878, %rd6904;
	xor.b64  	%rd6906, %rd6905, %rd6804;
	add.s64 	%rd6907, %rd6903, %rd6906;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4769,%dummy}, %rd6878;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4770}, %rd6878;
	}
	shf.r.wrap.b32 	%r4771, %r4770, %r4769, 14;
	shf.r.wrap.b32 	%r4772, %r4769, %r4770, 14;
	mov.b64 	%rd6908, {%r4772, %r4771};
	shf.r.wrap.b32 	%r4773, %r4770, %r4769, 18;
	shf.r.wrap.b32 	%r4774, %r4769, %r4770, 18;
	mov.b64 	%rd6909, {%r4774, %r4773};
	xor.b64  	%rd6910, %rd6908, %rd6909;
	shf.l.wrap.b32 	%r4775, %r4769, %r4770, 23;
	shf.l.wrap.b32 	%r4776, %r4770, %r4769, 23;
	mov.b64 	%rd6911, {%r4776, %r4775};
	xor.b64  	%rd6912, %rd6910, %rd6911;
	add.s64 	%rd6913, %rd6907, %rd6912;
	add.s64 	%rd6914, %rd6913, 7280758554555802590;
	add.s64 	%rd6915, %rd6914, %rd6778;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4777,%dummy}, %rd6889;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4778}, %rd6889;
	}
	shf.r.wrap.b32 	%r4779, %r4778, %r4777, 28;
	shf.r.wrap.b32 	%r4780, %r4777, %r4778, 28;
	mov.b64 	%rd6916, {%r4780, %r4779};
	shf.l.wrap.b32 	%r4781, %r4777, %r4778, 30;
	shf.l.wrap.b32 	%r4782, %r4778, %r4777, 30;
	mov.b64 	%rd6917, {%r4782, %r4781};
	xor.b64  	%rd6918, %rd6916, %rd6917;
	shf.l.wrap.b32 	%r4783, %r4777, %r4778, 25;
	shf.l.wrap.b32 	%r4784, %r4778, %r4777, 25;
	mov.b64 	%rd6919, {%r4784, %r4783};
	xor.b64  	%rd6920, %rd6918, %rd6919;
	and.b64  	%rd6921, %rd6889, %rd6852;
	or.b64  	%rd6922, %rd6889, %rd6852;
	and.b64  	%rd6923, %rd6922, %rd6815;
	or.b64  	%rd6924, %rd6923, %rd6921;
	add.s64 	%rd6925, %rd6924, %rd6920;
	add.s64 	%rd6926, %rd6925, %rd6914;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4785,%dummy}, %rd6865;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4786}, %rd6865;
	}
	shf.r.wrap.b32 	%r4787, %r4786, %r4785, 19;
	shf.r.wrap.b32 	%r4788, %r4785, %r4786, 19;
	mov.b64 	%rd6927, {%r4788, %r4787};
	shf.l.wrap.b32 	%r4789, %r4785, %r4786, 3;
	shf.l.wrap.b32 	%r4790, %r4786, %r4785, 3;
	mov.b64 	%rd6928, {%r4790, %r4789};
	xor.b64  	%rd6929, %rd6927, %rd6928;
	shr.u64 	%rd6930, %rd6865, 6;
	xor.b64  	%rd6931, %rd6929, %rd6930;
	shf.r.wrap.b32 	%r4791, %r4438, %r4437, 1;
	shf.r.wrap.b32 	%r4792, %r4437, %r4438, 1;
	mov.b64 	%rd6932, {%r4792, %r4791};
	shf.r.wrap.b32 	%r4793, %r4438, %r4437, 8;
	shf.r.wrap.b32 	%r4794, %r4437, %r4438, 8;
	mov.b64 	%rd6933, {%r4794, %r4793};
	xor.b64  	%rd6934, %rd6932, %rd6933;
	shr.u64 	%rd6935, %rd6384, 7;
	xor.b64  	%rd6936, %rd6934, %rd6935;
	add.s64 	%rd6937, %rd6931, %rd6347;
	add.s64 	%rd6938, %rd6937, %rd6680;
	add.s64 	%rd6939, %rd6938, %rd6936;
	add.s64 	%rd6940, %rd6939, %rd6804;
	xor.b64  	%rd6941, %rd6878, %rd6841;
	and.b64  	%rd6942, %rd6915, %rd6941;
	xor.b64  	%rd6943, %rd6942, %rd6841;
	add.s64 	%rd6944, %rd6940, %rd6943;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4795,%dummy}, %rd6915;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4796}, %rd6915;
	}
	shf.r.wrap.b32 	%r4797, %r4796, %r4795, 14;
	shf.r.wrap.b32 	%r4798, %r4795, %r4796, 14;
	mov.b64 	%rd6945, {%r4798, %r4797};
	shf.r.wrap.b32 	%r4799, %r4796, %r4795, 18;
	shf.r.wrap.b32 	%r4800, %r4795, %r4796, 18;
	mov.b64 	%rd6946, {%r4800, %r4799};
	xor.b64  	%rd6947, %rd6945, %rd6946;
	shf.l.wrap.b32 	%r4801, %r4795, %r4796, 23;
	shf.l.wrap.b32 	%r4802, %r4796, %r4795, 23;
	mov.b64 	%rd6948, {%r4802, %r4801};
	xor.b64  	%rd6949, %rd6947, %rd6948;
	add.s64 	%rd6950, %rd6944, %rd6949;
	add.s64 	%rd6951, %rd6950, 8532644243296465576;
	add.s64 	%rd6952, %rd6951, %rd6815;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4803,%dummy}, %rd6926;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4804}, %rd6926;
	}
	shf.r.wrap.b32 	%r4805, %r4804, %r4803, 28;
	shf.r.wrap.b32 	%r4806, %r4803, %r4804, 28;
	mov.b64 	%rd6953, {%r4806, %r4805};
	shf.l.wrap.b32 	%r4807, %r4803, %r4804, 30;
	shf.l.wrap.b32 	%r4808, %r4804, %r4803, 30;
	mov.b64 	%rd6954, {%r4808, %r4807};
	xor.b64  	%rd6955, %rd6953, %rd6954;
	shf.l.wrap.b32 	%r4809, %r4803, %r4804, 25;
	shf.l.wrap.b32 	%r4810, %r4804, %r4803, 25;
	mov.b64 	%rd6956, {%r4810, %r4809};
	xor.b64  	%rd6957, %rd6955, %rd6956;
	and.b64  	%rd6958, %rd6926, %rd6889;
	or.b64  	%rd6959, %rd6926, %rd6889;
	and.b64  	%rd6960, %rd6959, %rd6852;
	or.b64  	%rd6961, %rd6960, %rd6958;
	add.s64 	%rd6962, %rd6961, %rd6957;
	add.s64 	%rd6963, %rd6962, %rd6951;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4811,%dummy}, %rd6902;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4812}, %rd6902;
	}
	shf.r.wrap.b32 	%r4813, %r4812, %r4811, 19;
	shf.r.wrap.b32 	%r4814, %r4811, %r4812, 19;
	mov.b64 	%rd6964, {%r4814, %r4813};
	shf.l.wrap.b32 	%r4815, %r4811, %r4812, 3;
	shf.l.wrap.b32 	%r4816, %r4812, %r4811, 3;
	mov.b64 	%rd6965, {%r4816, %r4815};
	xor.b64  	%rd6966, %rd6964, %rd6965;
	shr.u64 	%rd6967, %rd6902, 6;
	xor.b64  	%rd6968, %rd6966, %rd6967;
	shf.r.wrap.b32 	%r4817, %r4466, %r4465, 1;
	shf.r.wrap.b32 	%r4818, %r4465, %r4466, 1;
	mov.b64 	%rd6969, {%r4818, %r4817};
	shf.r.wrap.b32 	%r4819, %r4466, %r4465, 8;
	shf.r.wrap.b32 	%r4820, %r4465, %r4466, 8;
	mov.b64 	%rd6970, {%r4820, %r4819};
	xor.b64  	%rd6971, %rd6969, %rd6970;
	shr.u64 	%rd6972, %rd6421, 7;
	xor.b64  	%rd6973, %rd6971, %rd6972;
	add.s64 	%rd6974, %rd6968, %rd6384;
	add.s64 	%rd6975, %rd6974, %rd6717;
	add.s64 	%rd6976, %rd6975, %rd6973;
	add.s64 	%rd6977, %rd6976, %rd6841;
	xor.b64  	%rd6978, %rd6915, %rd6878;
	and.b64  	%rd6979, %rd6952, %rd6978;
	xor.b64  	%rd6980, %rd6979, %rd6878;
	add.s64 	%rd6981, %rd6977, %rd6980;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4821,%dummy}, %rd6952;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4822}, %rd6952;
	}
	shf.r.wrap.b32 	%r4823, %r4822, %r4821, 14;
	shf.r.wrap.b32 	%r4824, %r4821, %r4822, 14;
	mov.b64 	%rd6982, {%r4824, %r4823};
	shf.r.wrap.b32 	%r4825, %r4822, %r4821, 18;
	shf.r.wrap.b32 	%r4826, %r4821, %r4822, 18;
	mov.b64 	%rd6983, {%r4826, %r4825};
	xor.b64  	%rd6984, %rd6982, %rd6983;
	shf.l.wrap.b32 	%r4827, %r4821, %r4822, 23;
	shf.l.wrap.b32 	%r4828, %r4822, %r4821, 23;
	mov.b64 	%rd6985, {%r4828, %r4827};
	xor.b64  	%rd6986, %rd6984, %rd6985;
	add.s64 	%rd6987, %rd6981, %rd6986;
	add.s64 	%rd6988, %rd6987, -9096487096722542874;
	add.s64 	%rd6989, %rd6988, %rd6852;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4829,%dummy}, %rd6963;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4830}, %rd6963;
	}
	shf.r.wrap.b32 	%r4831, %r4830, %r4829, 28;
	shf.r.wrap.b32 	%r4832, %r4829, %r4830, 28;
	mov.b64 	%rd6990, {%r4832, %r4831};
	shf.l.wrap.b32 	%r4833, %r4829, %r4830, 30;
	shf.l.wrap.b32 	%r4834, %r4830, %r4829, 30;
	mov.b64 	%rd6991, {%r4834, %r4833};
	xor.b64  	%rd6992, %rd6990, %rd6991;
	shf.l.wrap.b32 	%r4835, %r4829, %r4830, 25;
	shf.l.wrap.b32 	%r4836, %r4830, %r4829, 25;
	mov.b64 	%rd6993, {%r4836, %r4835};
	xor.b64  	%rd6994, %rd6992, %rd6993;
	and.b64  	%rd6995, %rd6963, %rd6926;
	or.b64  	%rd6996, %rd6963, %rd6926;
	and.b64  	%rd6997, %rd6996, %rd6889;
	or.b64  	%rd6998, %rd6997, %rd6995;
	add.s64 	%rd6999, %rd6998, %rd6994;
	add.s64 	%rd7000, %rd6999, %rd6988;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4837,%dummy}, %rd6939;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4838}, %rd6939;
	}
	shf.r.wrap.b32 	%r4839, %r4838, %r4837, 19;
	shf.r.wrap.b32 	%r4840, %r4837, %r4838, 19;
	mov.b64 	%rd7001, {%r4840, %r4839};
	shf.l.wrap.b32 	%r4841, %r4837, %r4838, 3;
	shf.l.wrap.b32 	%r4842, %r4838, %r4837, 3;
	mov.b64 	%rd7002, {%r4842, %r4841};
	xor.b64  	%rd7003, %rd7001, %rd7002;
	shr.u64 	%rd7004, %rd6939, 6;
	xor.b64  	%rd7005, %rd7003, %rd7004;
	shf.r.wrap.b32 	%r4843, %r4494, %r4493, 1;
	shf.r.wrap.b32 	%r4844, %r4493, %r4494, 1;
	mov.b64 	%rd7006, {%r4844, %r4843};
	shf.r.wrap.b32 	%r4845, %r4494, %r4493, 8;
	shf.r.wrap.b32 	%r4846, %r4493, %r4494, 8;
	mov.b64 	%rd7007, {%r4846, %r4845};
	xor.b64  	%rd7008, %rd7006, %rd7007;
	shr.u64 	%rd7009, %rd6458, 7;
	xor.b64  	%rd7010, %rd7008, %rd7009;
	add.s64 	%rd7011, %rd7005, %rd6421;
	add.s64 	%rd7012, %rd7011, %rd6754;
	add.s64 	%rd7013, %rd7012, %rd7010;
	add.s64 	%rd7014, %rd7013, %rd6878;
	xor.b64  	%rd7015, %rd6952, %rd6915;
	and.b64  	%rd7016, %rd6989, %rd7015;
	xor.b64  	%rd7017, %rd7016, %rd6915;
	add.s64 	%rd7018, %rd7014, %rd7017;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4847,%dummy}, %rd6989;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4848}, %rd6989;
	}
	shf.r.wrap.b32 	%r4849, %r4848, %r4847, 14;
	shf.r.wrap.b32 	%r4850, %r4847, %r4848, 14;
	mov.b64 	%rd7019, {%r4850, %r4849};
	shf.r.wrap.b32 	%r4851, %r4848, %r4847, 18;
	shf.r.wrap.b32 	%r4852, %r4847, %r4848, 18;
	mov.b64 	%rd7020, {%r4852, %r4851};
	xor.b64  	%rd7021, %rd7019, %rd7020;
	shf.l.wrap.b32 	%r4853, %r4847, %r4848, 23;
	shf.l.wrap.b32 	%r4854, %r4848, %r4847, 23;
	mov.b64 	%rd7022, {%r4854, %r4853};
	xor.b64  	%rd7023, %rd7021, %rd7022;
	add.s64 	%rd7024, %rd7018, %rd7023;
	add.s64 	%rd7025, %rd7024, -7894198246740708037;
	add.s64 	%rd7026, %rd7025, %rd6889;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4855,%dummy}, %rd7000;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4856}, %rd7000;
	}
	shf.r.wrap.b32 	%r4857, %r4856, %r4855, 28;
	shf.r.wrap.b32 	%r4858, %r4855, %r4856, 28;
	mov.b64 	%rd7027, {%r4858, %r4857};
	shf.l.wrap.b32 	%r4859, %r4855, %r4856, 30;
	shf.l.wrap.b32 	%r4860, %r4856, %r4855, 30;
	mov.b64 	%rd7028, {%r4860, %r4859};
	xor.b64  	%rd7029, %rd7027, %rd7028;
	shf.l.wrap.b32 	%r4861, %r4855, %r4856, 25;
	shf.l.wrap.b32 	%r4862, %r4856, %r4855, 25;
	mov.b64 	%rd7030, {%r4862, %r4861};
	xor.b64  	%rd7031, %rd7029, %rd7030;
	and.b64  	%rd7032, %rd7000, %rd6963;
	or.b64  	%rd7033, %rd7000, %rd6963;
	and.b64  	%rd7034, %rd7033, %rd6926;
	or.b64  	%rd7035, %rd7034, %rd7032;
	add.s64 	%rd7036, %rd7035, %rd7031;
	add.s64 	%rd7037, %rd7036, %rd7025;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4863,%dummy}, %rd6976;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4864}, %rd6976;
	}
	shf.r.wrap.b32 	%r4865, %r4864, %r4863, 19;
	shf.r.wrap.b32 	%r4866, %r4863, %r4864, 19;
	mov.b64 	%rd7038, {%r4866, %r4865};
	shf.l.wrap.b32 	%r4867, %r4863, %r4864, 3;
	shf.l.wrap.b32 	%r4868, %r4864, %r4863, 3;
	mov.b64 	%rd7039, {%r4868, %r4867};
	xor.b64  	%rd7040, %rd7038, %rd7039;
	shr.u64 	%rd7041, %rd6976, 6;
	xor.b64  	%rd7042, %rd7040, %rd7041;
	shf.r.wrap.b32 	%r4869, %r4522, %r4521, 1;
	shf.r.wrap.b32 	%r4870, %r4521, %r4522, 1;
	mov.b64 	%rd7043, {%r4870, %r4869};
	shf.r.wrap.b32 	%r4871, %r4522, %r4521, 8;
	shf.r.wrap.b32 	%r4872, %r4521, %r4522, 8;
	mov.b64 	%rd7044, {%r4872, %r4871};
	xor.b64  	%rd7045, %rd7043, %rd7044;
	shr.u64 	%rd7046, %rd6495, 7;
	xor.b64  	%rd7047, %rd7045, %rd7046;
	add.s64 	%rd7048, %rd7042, %rd6458;
	add.s64 	%rd7049, %rd7048, %rd6791;
	add.s64 	%rd7050, %rd7049, %rd7047;
	add.s64 	%rd7051, %rd7050, %rd6915;
	xor.b64  	%rd7052, %rd6989, %rd6952;
	and.b64  	%rd7053, %rd7026, %rd7052;
	xor.b64  	%rd7054, %rd7053, %rd6952;
	add.s64 	%rd7055, %rd7051, %rd7054;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4873,%dummy}, %rd7026;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4874}, %rd7026;
	}
	shf.r.wrap.b32 	%r4875, %r4874, %r4873, 14;
	shf.r.wrap.b32 	%r4876, %r4873, %r4874, 14;
	mov.b64 	%rd7056, {%r4876, %r4875};
	shf.r.wrap.b32 	%r4877, %r4874, %r4873, 18;
	shf.r.wrap.b32 	%r4878, %r4873, %r4874, 18;
	mov.b64 	%rd7057, {%r4878, %r4877};
	xor.b64  	%rd7058, %rd7056, %rd7057;
	shf.l.wrap.b32 	%r4879, %r4873, %r4874, 23;
	shf.l.wrap.b32 	%r4880, %r4874, %r4873, 23;
	mov.b64 	%rd7059, {%r4880, %r4879};
	xor.b64  	%rd7060, %rd7058, %rd7059;
	add.s64 	%rd7061, %rd7055, %rd7060;
	add.s64 	%rd7062, %rd7061, -6719396339535248540;
	add.s64 	%rd7063, %rd7062, %rd6926;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4881,%dummy}, %rd7037;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4882}, %rd7037;
	}
	shf.r.wrap.b32 	%r4883, %r4882, %r4881, 28;
	shf.r.wrap.b32 	%r4884, %r4881, %r4882, 28;
	mov.b64 	%rd7064, {%r4884, %r4883};
	shf.l.wrap.b32 	%r4885, %r4881, %r4882, 30;
	shf.l.wrap.b32 	%r4886, %r4882, %r4881, 30;
	mov.b64 	%rd7065, {%r4886, %r4885};
	xor.b64  	%rd7066, %rd7064, %rd7065;
	shf.l.wrap.b32 	%r4887, %r4881, %r4882, 25;
	shf.l.wrap.b32 	%r4888, %r4882, %r4881, 25;
	mov.b64 	%rd7067, {%r4888, %r4887};
	xor.b64  	%rd7068, %rd7066, %rd7067;
	and.b64  	%rd7069, %rd7037, %rd7000;
	or.b64  	%rd7070, %rd7037, %rd7000;
	and.b64  	%rd7071, %rd7070, %rd6963;
	or.b64  	%rd7072, %rd7071, %rd7069;
	add.s64 	%rd7073, %rd7072, %rd7068;
	add.s64 	%rd7074, %rd7073, %rd7062;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4889,%dummy}, %rd7013;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4890}, %rd7013;
	}
	shf.r.wrap.b32 	%r4891, %r4890, %r4889, 19;
	shf.r.wrap.b32 	%r4892, %r4889, %r4890, 19;
	mov.b64 	%rd7075, {%r4892, %r4891};
	shf.l.wrap.b32 	%r4893, %r4889, %r4890, 3;
	shf.l.wrap.b32 	%r4894, %r4890, %r4889, 3;
	mov.b64 	%rd7076, {%r4894, %r4893};
	xor.b64  	%rd7077, %rd7075, %rd7076;
	shr.u64 	%rd7078, %rd7013, 6;
	xor.b64  	%rd7079, %rd7077, %rd7078;
	shf.r.wrap.b32 	%r4895, %r4550, %r4549, 1;
	shf.r.wrap.b32 	%r4896, %r4549, %r4550, 1;
	mov.b64 	%rd7080, {%r4896, %r4895};
	shf.r.wrap.b32 	%r4897, %r4550, %r4549, 8;
	shf.r.wrap.b32 	%r4898, %r4549, %r4550, 8;
	mov.b64 	%rd7081, {%r4898, %r4897};
	xor.b64  	%rd7082, %rd7080, %rd7081;
	shr.u64 	%rd7083, %rd6532, 7;
	xor.b64  	%rd7084, %rd7082, %rd7083;
	add.s64 	%rd7085, %rd7079, %rd6495;
	add.s64 	%rd7086, %rd7085, %rd6828;
	add.s64 	%rd7087, %rd7086, %rd7084;
	add.s64 	%rd7088, %rd7087, %rd6952;
	xor.b64  	%rd7089, %rd7026, %rd6989;
	and.b64  	%rd7090, %rd7063, %rd7089;
	xor.b64  	%rd7091, %rd7090, %rd6989;
	add.s64 	%rd7092, %rd7088, %rd7091;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4899,%dummy}, %rd7063;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4900}, %rd7063;
	}
	shf.r.wrap.b32 	%r4901, %r4900, %r4899, 14;
	shf.r.wrap.b32 	%r4902, %r4899, %r4900, 14;
	mov.b64 	%rd7093, {%r4902, %r4901};
	shf.r.wrap.b32 	%r4903, %r4900, %r4899, 18;
	shf.r.wrap.b32 	%r4904, %r4899, %r4900, 18;
	mov.b64 	%rd7094, {%r4904, %r4903};
	xor.b64  	%rd7095, %rd7093, %rd7094;
	shf.l.wrap.b32 	%r4905, %r4899, %r4900, 23;
	shf.l.wrap.b32 	%r4906, %r4900, %r4899, 23;
	mov.b64 	%rd7096, {%r4906, %r4905};
	xor.b64  	%rd7097, %rd7095, %rd7096;
	add.s64 	%rd7098, %rd7092, %rd7097;
	add.s64 	%rd7099, %rd7098, -6333637450476146687;
	add.s64 	%rd7100, %rd7099, %rd6963;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4907,%dummy}, %rd7074;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4908}, %rd7074;
	}
	shf.r.wrap.b32 	%r4909, %r4908, %r4907, 28;
	shf.r.wrap.b32 	%r4910, %r4907, %r4908, 28;
	mov.b64 	%rd7101, {%r4910, %r4909};
	shf.l.wrap.b32 	%r4911, %r4907, %r4908, 30;
	shf.l.wrap.b32 	%r4912, %r4908, %r4907, 30;
	mov.b64 	%rd7102, {%r4912, %r4911};
	xor.b64  	%rd7103, %rd7101, %rd7102;
	shf.l.wrap.b32 	%r4913, %r4907, %r4908, 25;
	shf.l.wrap.b32 	%r4914, %r4908, %r4907, 25;
	mov.b64 	%rd7104, {%r4914, %r4913};
	xor.b64  	%rd7105, %rd7103, %rd7104;
	and.b64  	%rd7106, %rd7074, %rd7037;
	or.b64  	%rd7107, %rd7074, %rd7037;
	and.b64  	%rd7108, %rd7107, %rd7000;
	or.b64  	%rd7109, %rd7108, %rd7106;
	add.s64 	%rd7110, %rd7109, %rd7105;
	add.s64 	%rd7111, %rd7110, %rd7099;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4915,%dummy}, %rd7050;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4916}, %rd7050;
	}
	shf.r.wrap.b32 	%r4917, %r4916, %r4915, 19;
	shf.r.wrap.b32 	%r4918, %r4915, %r4916, 19;
	mov.b64 	%rd7112, {%r4918, %r4917};
	shf.l.wrap.b32 	%r4919, %r4915, %r4916, 3;
	shf.l.wrap.b32 	%r4920, %r4916, %r4915, 3;
	mov.b64 	%rd7113, {%r4920, %r4919};
	xor.b64  	%rd7114, %rd7112, %rd7113;
	shr.u64 	%rd7115, %rd7050, 6;
	xor.b64  	%rd7116, %rd7114, %rd7115;
	shf.r.wrap.b32 	%r4921, %r4578, %r4577, 1;
	shf.r.wrap.b32 	%r4922, %r4577, %r4578, 1;
	mov.b64 	%rd7117, {%r4922, %r4921};
	shf.r.wrap.b32 	%r4923, %r4578, %r4577, 8;
	shf.r.wrap.b32 	%r4924, %r4577, %r4578, 8;
	mov.b64 	%rd7118, {%r4924, %r4923};
	xor.b64  	%rd7119, %rd7117, %rd7118;
	shr.u64 	%rd7120, %rd6569, 7;
	xor.b64  	%rd7121, %rd7119, %rd7120;
	add.s64 	%rd7122, %rd7116, %rd6532;
	add.s64 	%rd7123, %rd7122, %rd6865;
	add.s64 	%rd7124, %rd7123, %rd7121;
	add.s64 	%rd7125, %rd7124, %rd6989;
	xor.b64  	%rd7126, %rd7063, %rd7026;
	and.b64  	%rd7127, %rd7100, %rd7126;
	xor.b64  	%rd7128, %rd7127, %rd7026;
	add.s64 	%rd7129, %rd7125, %rd7128;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4925,%dummy}, %rd7100;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4926}, %rd7100;
	}
	shf.r.wrap.b32 	%r4927, %r4926, %r4925, 14;
	shf.r.wrap.b32 	%r4928, %r4925, %r4926, 14;
	mov.b64 	%rd7130, {%r4928, %r4927};
	shf.r.wrap.b32 	%r4929, %r4926, %r4925, 18;
	shf.r.wrap.b32 	%r4930, %r4925, %r4926, 18;
	mov.b64 	%rd7131, {%r4930, %r4929};
	xor.b64  	%rd7132, %rd7130, %rd7131;
	shf.l.wrap.b32 	%r4931, %r4925, %r4926, 23;
	shf.l.wrap.b32 	%r4932, %r4926, %r4925, 23;
	mov.b64 	%rd7133, {%r4932, %r4931};
	xor.b64  	%rd7134, %rd7132, %rd7133;
	add.s64 	%rd7135, %rd7129, %rd7134;
	add.s64 	%rd7136, %rd7135, -4446306890439682159;
	add.s64 	%rd7137, %rd7136, %rd7000;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4933,%dummy}, %rd7111;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4934}, %rd7111;
	}
	shf.r.wrap.b32 	%r4935, %r4934, %r4933, 28;
	shf.r.wrap.b32 	%r4936, %r4933, %r4934, 28;
	mov.b64 	%rd7138, {%r4936, %r4935};
	shf.l.wrap.b32 	%r4937, %r4933, %r4934, 30;
	shf.l.wrap.b32 	%r4938, %r4934, %r4933, 30;
	mov.b64 	%rd7139, {%r4938, %r4937};
	xor.b64  	%rd7140, %rd7138, %rd7139;
	shf.l.wrap.b32 	%r4939, %r4933, %r4934, 25;
	shf.l.wrap.b32 	%r4940, %r4934, %r4933, 25;
	mov.b64 	%rd7141, {%r4940, %r4939};
	xor.b64  	%rd7142, %rd7140, %rd7141;
	and.b64  	%rd7143, %rd7111, %rd7074;
	or.b64  	%rd7144, %rd7111, %rd7074;
	and.b64  	%rd7145, %rd7144, %rd7037;
	or.b64  	%rd7146, %rd7145, %rd7143;
	add.s64 	%rd7147, %rd7146, %rd7142;
	add.s64 	%rd7148, %rd7147, %rd7136;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4941,%dummy}, %rd7087;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4942}, %rd7087;
	}
	shf.r.wrap.b32 	%r4943, %r4942, %r4941, 19;
	shf.r.wrap.b32 	%r4944, %r4941, %r4942, 19;
	mov.b64 	%rd7149, {%r4944, %r4943};
	shf.l.wrap.b32 	%r4945, %r4941, %r4942, 3;
	shf.l.wrap.b32 	%r4946, %r4942, %r4941, 3;
	mov.b64 	%rd7150, {%r4946, %r4945};
	xor.b64  	%rd7151, %rd7149, %rd7150;
	shr.u64 	%rd7152, %rd7087, 6;
	xor.b64  	%rd7153, %rd7151, %rd7152;
	shf.r.wrap.b32 	%r4947, %r4604, %r4603, 1;
	shf.r.wrap.b32 	%r4948, %r4603, %r4604, 1;
	mov.b64 	%rd7154, {%r4948, %r4947};
	shf.r.wrap.b32 	%r4949, %r4604, %r4603, 8;
	shf.r.wrap.b32 	%r4950, %r4603, %r4604, 8;
	mov.b64 	%rd7155, {%r4950, %r4949};
	xor.b64  	%rd7156, %rd7154, %rd7155;
	shr.u64 	%rd7157, %rd6606, 7;
	xor.b64  	%rd7158, %rd7156, %rd7157;
	add.s64 	%rd7159, %rd7153, %rd6569;
	add.s64 	%rd7160, %rd7159, %rd6902;
	add.s64 	%rd7161, %rd7160, %rd7158;
	add.s64 	%rd7162, %rd7161, %rd7026;
	xor.b64  	%rd7163, %rd7100, %rd7063;
	and.b64  	%rd7164, %rd7137, %rd7163;
	xor.b64  	%rd7165, %rd7164, %rd7063;
	add.s64 	%rd7166, %rd7162, %rd7165;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4951,%dummy}, %rd7137;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4952}, %rd7137;
	}
	shf.r.wrap.b32 	%r4953, %r4952, %r4951, 14;
	shf.r.wrap.b32 	%r4954, %r4951, %r4952, 14;
	mov.b64 	%rd7167, {%r4954, %r4953};
	shf.r.wrap.b32 	%r4955, %r4952, %r4951, 18;
	shf.r.wrap.b32 	%r4956, %r4951, %r4952, 18;
	mov.b64 	%rd7168, {%r4956, %r4955};
	xor.b64  	%rd7169, %rd7167, %rd7168;
	shf.l.wrap.b32 	%r4957, %r4951, %r4952, 23;
	shf.l.wrap.b32 	%r4958, %r4952, %r4951, 23;
	mov.b64 	%rd7170, {%r4958, %r4957};
	xor.b64  	%rd7171, %rd7169, %rd7170;
	add.s64 	%rd7172, %rd7166, %rd7171;
	add.s64 	%rd7173, %rd7172, -4076793802049405392;
	add.s64 	%rd7174, %rd7173, %rd7037;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4959,%dummy}, %rd7148;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4960}, %rd7148;
	}
	shf.r.wrap.b32 	%r4961, %r4960, %r4959, 28;
	shf.r.wrap.b32 	%r4962, %r4959, %r4960, 28;
	mov.b64 	%rd7175, {%r4962, %r4961};
	shf.l.wrap.b32 	%r4963, %r4959, %r4960, 30;
	shf.l.wrap.b32 	%r4964, %r4960, %r4959, 30;
	mov.b64 	%rd7176, {%r4964, %r4963};
	xor.b64  	%rd7177, %rd7175, %rd7176;
	shf.l.wrap.b32 	%r4965, %r4959, %r4960, 25;
	shf.l.wrap.b32 	%r4966, %r4960, %r4959, 25;
	mov.b64 	%rd7178, {%r4966, %r4965};
	xor.b64  	%rd7179, %rd7177, %rd7178;
	and.b64  	%rd7180, %rd7148, %rd7111;
	or.b64  	%rd7181, %rd7148, %rd7111;
	and.b64  	%rd7182, %rd7181, %rd7074;
	or.b64  	%rd7183, %rd7182, %rd7180;
	add.s64 	%rd7184, %rd7183, %rd7179;
	add.s64 	%rd7185, %rd7184, %rd7173;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4967,%dummy}, %rd7124;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4968}, %rd7124;
	}
	shf.r.wrap.b32 	%r4969, %r4968, %r4967, 19;
	shf.r.wrap.b32 	%r4970, %r4967, %r4968, 19;
	mov.b64 	%rd7186, {%r4970, %r4969};
	shf.l.wrap.b32 	%r4971, %r4967, %r4968, 3;
	shf.l.wrap.b32 	%r4972, %r4968, %r4967, 3;
	mov.b64 	%rd7187, {%r4972, %r4971};
	xor.b64  	%rd7188, %rd7186, %rd7187;
	shr.u64 	%rd7189, %rd7124, 6;
	xor.b64  	%rd7190, %rd7188, %rd7189;
	shf.r.wrap.b32 	%r4973, %r4630, %r4629, 1;
	shf.r.wrap.b32 	%r4974, %r4629, %r4630, 1;
	mov.b64 	%rd7191, {%r4974, %r4973};
	shf.r.wrap.b32 	%r4975, %r4630, %r4629, 8;
	shf.r.wrap.b32 	%r4976, %r4629, %r4630, 8;
	mov.b64 	%rd7192, {%r4976, %r4975};
	xor.b64  	%rd7193, %rd7191, %rd7192;
	shr.u64 	%rd7194, %rd6643, 7;
	xor.b64  	%rd7195, %rd7193, %rd7194;
	add.s64 	%rd7196, %rd7190, %rd6606;
	add.s64 	%rd7197, %rd7196, %rd6939;
	add.s64 	%rd7198, %rd7197, %rd7195;
	add.s64 	%rd7199, %rd7198, %rd7063;
	xor.b64  	%rd7200, %rd7137, %rd7100;
	and.b64  	%rd7201, %rd7174, %rd7200;
	xor.b64  	%rd7202, %rd7201, %rd7100;
	add.s64 	%rd7203, %rd7199, %rd7202;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4977,%dummy}, %rd7174;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4978}, %rd7174;
	}
	shf.r.wrap.b32 	%r4979, %r4978, %r4977, 14;
	shf.r.wrap.b32 	%r4980, %r4977, %r4978, 14;
	mov.b64 	%rd7204, {%r4980, %r4979};
	shf.r.wrap.b32 	%r4981, %r4978, %r4977, 18;
	shf.r.wrap.b32 	%r4982, %r4977, %r4978, 18;
	mov.b64 	%rd7205, {%r4982, %r4981};
	xor.b64  	%rd7206, %rd7204, %rd7205;
	shf.l.wrap.b32 	%r4983, %r4977, %r4978, 23;
	shf.l.wrap.b32 	%r4984, %r4978, %r4977, 23;
	mov.b64 	%rd7207, {%r4984, %r4983};
	xor.b64  	%rd7208, %rd7206, %rd7207;
	add.s64 	%rd7209, %rd7203, %rd7208;
	add.s64 	%rd7210, %rd7209, -3345356375505022440;
	add.s64 	%rd7211, %rd7210, %rd7074;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4985,%dummy}, %rd7185;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4986}, %rd7185;
	}
	shf.r.wrap.b32 	%r4987, %r4986, %r4985, 28;
	shf.r.wrap.b32 	%r4988, %r4985, %r4986, 28;
	mov.b64 	%rd7212, {%r4988, %r4987};
	shf.l.wrap.b32 	%r4989, %r4985, %r4986, 30;
	shf.l.wrap.b32 	%r4990, %r4986, %r4985, 30;
	mov.b64 	%rd7213, {%r4990, %r4989};
	xor.b64  	%rd7214, %rd7212, %rd7213;
	shf.l.wrap.b32 	%r4991, %r4985, %r4986, 25;
	shf.l.wrap.b32 	%r4992, %r4986, %r4985, 25;
	mov.b64 	%rd7215, {%r4992, %r4991};
	xor.b64  	%rd7216, %rd7214, %rd7215;
	and.b64  	%rd7217, %rd7185, %rd7148;
	or.b64  	%rd7218, %rd7185, %rd7148;
	and.b64  	%rd7219, %rd7218, %rd7111;
	or.b64  	%rd7220, %rd7219, %rd7217;
	add.s64 	%rd7221, %rd7220, %rd7216;
	add.s64 	%rd7222, %rd7221, %rd7210;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r4993,%dummy}, %rd7161;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r4994}, %rd7161;
	}
	shf.r.wrap.b32 	%r4995, %r4994, %r4993, 19;
	shf.r.wrap.b32 	%r4996, %r4993, %r4994, 19;
	mov.b64 	%rd7223, {%r4996, %r4995};
	shf.l.wrap.b32 	%r4997, %r4993, %r4994, 3;
	shf.l.wrap.b32 	%r4998, %r4994, %r4993, 3;
	mov.b64 	%rd7224, {%r4998, %r4997};
	xor.b64  	%rd7225, %rd7223, %rd7224;
	shr.u64 	%rd7226, %rd7161, 6;
	xor.b64  	%rd7227, %rd7225, %rd7226;
	shf.r.wrap.b32 	%r4999, %r4656, %r4655, 1;
	shf.r.wrap.b32 	%r5000, %r4655, %r4656, 1;
	mov.b64 	%rd7228, {%r5000, %r4999};
	shf.r.wrap.b32 	%r5001, %r4656, %r4655, 8;
	shf.r.wrap.b32 	%r5002, %r4655, %r4656, 8;
	mov.b64 	%rd7229, {%r5002, %r5001};
	xor.b64  	%rd7230, %rd7228, %rd7229;
	shr.u64 	%rd7231, %rd6680, 7;
	xor.b64  	%rd7232, %rd7230, %rd7231;
	add.s64 	%rd7233, %rd7227, %rd6643;
	add.s64 	%rd7234, %rd7233, %rd6976;
	add.s64 	%rd7235, %rd7234, %rd7232;
	add.s64 	%rd7236, %rd7235, %rd7100;
	xor.b64  	%rd7237, %rd7174, %rd7137;
	and.b64  	%rd7238, %rd7211, %rd7237;
	xor.b64  	%rd7239, %rd7238, %rd7137;
	add.s64 	%rd7240, %rd7236, %rd7239;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5003,%dummy}, %rd7211;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5004}, %rd7211;
	}
	shf.r.wrap.b32 	%r5005, %r5004, %r5003, 14;
	shf.r.wrap.b32 	%r5006, %r5003, %r5004, 14;
	mov.b64 	%rd7241, {%r5006, %r5005};
	shf.r.wrap.b32 	%r5007, %r5004, %r5003, 18;
	shf.r.wrap.b32 	%r5008, %r5003, %r5004, 18;
	mov.b64 	%rd7242, {%r5008, %r5007};
	xor.b64  	%rd7243, %rd7241, %rd7242;
	shf.l.wrap.b32 	%r5009, %r5003, %r5004, 23;
	shf.l.wrap.b32 	%r5010, %r5004, %r5003, 23;
	mov.b64 	%rd7244, {%r5010, %r5009};
	xor.b64  	%rd7245, %rd7243, %rd7244;
	add.s64 	%rd7246, %rd7240, %rd7245;
	add.s64 	%rd7247, %rd7246, -2983346525034927856;
	add.s64 	%rd7248, %rd7247, %rd7111;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5011,%dummy}, %rd7222;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5012}, %rd7222;
	}
	shf.r.wrap.b32 	%r5013, %r5012, %r5011, 28;
	shf.r.wrap.b32 	%r5014, %r5011, %r5012, 28;
	mov.b64 	%rd7249, {%r5014, %r5013};
	shf.l.wrap.b32 	%r5015, %r5011, %r5012, 30;
	shf.l.wrap.b32 	%r5016, %r5012, %r5011, 30;
	mov.b64 	%rd7250, {%r5016, %r5015};
	xor.b64  	%rd7251, %rd7249, %rd7250;
	shf.l.wrap.b32 	%r5017, %r5011, %r5012, 25;
	shf.l.wrap.b32 	%r5018, %r5012, %r5011, 25;
	mov.b64 	%rd7252, {%r5018, %r5017};
	xor.b64  	%rd7253, %rd7251, %rd7252;
	and.b64  	%rd7254, %rd7222, %rd7185;
	or.b64  	%rd7255, %rd7222, %rd7185;
	and.b64  	%rd7256, %rd7255, %rd7148;
	or.b64  	%rd7257, %rd7256, %rd7254;
	add.s64 	%rd7258, %rd7257, %rd7253;
	add.s64 	%rd7259, %rd7258, %rd7247;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5019,%dummy}, %rd7198;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5020}, %rd7198;
	}
	shf.r.wrap.b32 	%r5021, %r5020, %r5019, 19;
	shf.r.wrap.b32 	%r5022, %r5019, %r5020, 19;
	mov.b64 	%rd7260, {%r5022, %r5021};
	shf.l.wrap.b32 	%r5023, %r5019, %r5020, 3;
	shf.l.wrap.b32 	%r5024, %r5020, %r5019, 3;
	mov.b64 	%rd7261, {%r5024, %r5023};
	xor.b64  	%rd7262, %rd7260, %rd7261;
	shr.u64 	%rd7263, %rd7198, 6;
	xor.b64  	%rd7264, %rd7262, %rd7263;
	shf.r.wrap.b32 	%r5025, %r4682, %r4681, 1;
	shf.r.wrap.b32 	%r5026, %r4681, %r4682, 1;
	mov.b64 	%rd7265, {%r5026, %r5025};
	shf.r.wrap.b32 	%r5027, %r4682, %r4681, 8;
	shf.r.wrap.b32 	%r5028, %r4681, %r4682, 8;
	mov.b64 	%rd7266, {%r5028, %r5027};
	xor.b64  	%rd7267, %rd7265, %rd7266;
	shr.u64 	%rd7268, %rd6717, 7;
	xor.b64  	%rd7269, %rd7267, %rd7268;
	add.s64 	%rd7270, %rd7264, %rd6680;
	add.s64 	%rd7271, %rd7270, %rd7013;
	add.s64 	%rd7272, %rd7271, %rd7269;
	add.s64 	%rd7273, %rd7272, %rd7137;
	xor.b64  	%rd7274, %rd7211, %rd7174;
	and.b64  	%rd7275, %rd7248, %rd7274;
	xor.b64  	%rd7276, %rd7275, %rd7174;
	add.s64 	%rd7277, %rd7273, %rd7276;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5029,%dummy}, %rd7248;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5030}, %rd7248;
	}
	shf.r.wrap.b32 	%r5031, %r5030, %r5029, 14;
	shf.r.wrap.b32 	%r5032, %r5029, %r5030, 14;
	mov.b64 	%rd7278, {%r5032, %r5031};
	shf.r.wrap.b32 	%r5033, %r5030, %r5029, 18;
	shf.r.wrap.b32 	%r5034, %r5029, %r5030, 18;
	mov.b64 	%rd7279, {%r5034, %r5033};
	xor.b64  	%rd7280, %rd7278, %rd7279;
	shf.l.wrap.b32 	%r5035, %r5029, %r5030, 23;
	shf.l.wrap.b32 	%r5036, %r5030, %r5029, 23;
	mov.b64 	%rd7281, {%r5036, %r5035};
	xor.b64  	%rd7282, %rd7280, %rd7281;
	add.s64 	%rd7283, %rd7277, %rd7282;
	add.s64 	%rd7284, %rd7283, -860691631967231958;
	add.s64 	%rd7285, %rd7284, %rd7148;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5037,%dummy}, %rd7259;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5038}, %rd7259;
	}
	shf.r.wrap.b32 	%r5039, %r5038, %r5037, 28;
	shf.r.wrap.b32 	%r5040, %r5037, %r5038, 28;
	mov.b64 	%rd7286, {%r5040, %r5039};
	shf.l.wrap.b32 	%r5041, %r5037, %r5038, 30;
	shf.l.wrap.b32 	%r5042, %r5038, %r5037, 30;
	mov.b64 	%rd7287, {%r5042, %r5041};
	xor.b64  	%rd7288, %rd7286, %rd7287;
	shf.l.wrap.b32 	%r5043, %r5037, %r5038, 25;
	shf.l.wrap.b32 	%r5044, %r5038, %r5037, 25;
	mov.b64 	%rd7289, {%r5044, %r5043};
	xor.b64  	%rd7290, %rd7288, %rd7289;
	and.b64  	%rd7291, %rd7259, %rd7222;
	or.b64  	%rd7292, %rd7259, %rd7222;
	and.b64  	%rd7293, %rd7292, %rd7185;
	or.b64  	%rd7294, %rd7293, %rd7291;
	add.s64 	%rd7295, %rd7294, %rd7290;
	add.s64 	%rd7296, %rd7295, %rd7284;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5045,%dummy}, %rd7235;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5046}, %rd7235;
	}
	shf.r.wrap.b32 	%r5047, %r5046, %r5045, 19;
	shf.r.wrap.b32 	%r5048, %r5045, %r5046, 19;
	mov.b64 	%rd7297, {%r5048, %r5047};
	shf.l.wrap.b32 	%r5049, %r5045, %r5046, 3;
	shf.l.wrap.b32 	%r5050, %r5046, %r5045, 3;
	mov.b64 	%rd7298, {%r5050, %r5049};
	xor.b64  	%rd7299, %rd7297, %rd7298;
	shr.u64 	%rd7300, %rd7235, 6;
	xor.b64  	%rd7301, %rd7299, %rd7300;
	shf.r.wrap.b32 	%r5051, %r4708, %r4707, 1;
	shf.r.wrap.b32 	%r5052, %r4707, %r4708, 1;
	mov.b64 	%rd7302, {%r5052, %r5051};
	shf.r.wrap.b32 	%r5053, %r4708, %r4707, 8;
	shf.r.wrap.b32 	%r5054, %r4707, %r4708, 8;
	mov.b64 	%rd7303, {%r5054, %r5053};
	xor.b64  	%rd7304, %rd7302, %rd7303;
	shr.u64 	%rd7305, %rd6754, 7;
	xor.b64  	%rd7306, %rd7304, %rd7305;
	add.s64 	%rd7307, %rd7301, %rd6717;
	add.s64 	%rd7308, %rd7307, %rd7050;
	add.s64 	%rd7309, %rd7308, %rd7306;
	add.s64 	%rd7310, %rd7309, %rd7174;
	xor.b64  	%rd7311, %rd7248, %rd7211;
	and.b64  	%rd7312, %rd7285, %rd7311;
	xor.b64  	%rd7313, %rd7312, %rd7211;
	add.s64 	%rd7314, %rd7310, %rd7313;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5055,%dummy}, %rd7285;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5056}, %rd7285;
	}
	shf.r.wrap.b32 	%r5057, %r5056, %r5055, 14;
	shf.r.wrap.b32 	%r5058, %r5055, %r5056, 14;
	mov.b64 	%rd7315, {%r5058, %r5057};
	shf.r.wrap.b32 	%r5059, %r5056, %r5055, 18;
	shf.r.wrap.b32 	%r5060, %r5055, %r5056, 18;
	mov.b64 	%rd7316, {%r5060, %r5059};
	xor.b64  	%rd7317, %rd7315, %rd7316;
	shf.l.wrap.b32 	%r5061, %r5055, %r5056, 23;
	shf.l.wrap.b32 	%r5062, %r5056, %r5055, 23;
	mov.b64 	%rd7318, {%r5062, %r5061};
	xor.b64  	%rd7319, %rd7317, %rd7318;
	add.s64 	%rd7320, %rd7314, %rd7319;
	add.s64 	%rd7321, %rd7320, 1182934255886127544;
	add.s64 	%rd7322, %rd7321, %rd7185;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5063,%dummy}, %rd7296;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5064}, %rd7296;
	}
	shf.r.wrap.b32 	%r5065, %r5064, %r5063, 28;
	shf.r.wrap.b32 	%r5066, %r5063, %r5064, 28;
	mov.b64 	%rd7323, {%r5066, %r5065};
	shf.l.wrap.b32 	%r5067, %r5063, %r5064, 30;
	shf.l.wrap.b32 	%r5068, %r5064, %r5063, 30;
	mov.b64 	%rd7324, {%r5068, %r5067};
	xor.b64  	%rd7325, %rd7323, %rd7324;
	shf.l.wrap.b32 	%r5069, %r5063, %r5064, 25;
	shf.l.wrap.b32 	%r5070, %r5064, %r5063, 25;
	mov.b64 	%rd7326, {%r5070, %r5069};
	xor.b64  	%rd7327, %rd7325, %rd7326;
	and.b64  	%rd7328, %rd7296, %rd7259;
	or.b64  	%rd7329, %rd7296, %rd7259;
	and.b64  	%rd7330, %rd7329, %rd7222;
	or.b64  	%rd7331, %rd7330, %rd7328;
	add.s64 	%rd7332, %rd7331, %rd7327;
	add.s64 	%rd7333, %rd7332, %rd7321;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5071,%dummy}, %rd7272;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5072}, %rd7272;
	}
	shf.r.wrap.b32 	%r5073, %r5072, %r5071, 19;
	shf.r.wrap.b32 	%r5074, %r5071, %r5072, 19;
	mov.b64 	%rd7334, {%r5074, %r5073};
	shf.l.wrap.b32 	%r5075, %r5071, %r5072, 3;
	shf.l.wrap.b32 	%r5076, %r5072, %r5071, 3;
	mov.b64 	%rd7335, {%r5076, %r5075};
	xor.b64  	%rd7336, %rd7334, %rd7335;
	shr.u64 	%rd7337, %rd7272, 6;
	xor.b64  	%rd7338, %rd7336, %rd7337;
	shf.r.wrap.b32 	%r5077, %r4734, %r4733, 1;
	shf.r.wrap.b32 	%r5078, %r4733, %r4734, 1;
	mov.b64 	%rd7339, {%r5078, %r5077};
	shf.r.wrap.b32 	%r5079, %r4734, %r4733, 8;
	shf.r.wrap.b32 	%r5080, %r4733, %r4734, 8;
	mov.b64 	%rd7340, {%r5080, %r5079};
	xor.b64  	%rd7341, %rd7339, %rd7340;
	shr.u64 	%rd7342, %rd6791, 7;
	xor.b64  	%rd7343, %rd7341, %rd7342;
	add.s64 	%rd7344, %rd7338, %rd6754;
	add.s64 	%rd7345, %rd7344, %rd7087;
	add.s64 	%rd7346, %rd7345, %rd7343;
	add.s64 	%rd7347, %rd7346, %rd7211;
	xor.b64  	%rd7348, %rd7285, %rd7248;
	and.b64  	%rd7349, %rd7322, %rd7348;
	xor.b64  	%rd7350, %rd7349, %rd7248;
	add.s64 	%rd7351, %rd7347, %rd7350;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5081,%dummy}, %rd7322;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5082}, %rd7322;
	}
	shf.r.wrap.b32 	%r5083, %r5082, %r5081, 14;
	shf.r.wrap.b32 	%r5084, %r5081, %r5082, 14;
	mov.b64 	%rd7352, {%r5084, %r5083};
	shf.r.wrap.b32 	%r5085, %r5082, %r5081, 18;
	shf.r.wrap.b32 	%r5086, %r5081, %r5082, 18;
	mov.b64 	%rd7353, {%r5086, %r5085};
	xor.b64  	%rd7354, %rd7352, %rd7353;
	shf.l.wrap.b32 	%r5087, %r5081, %r5082, 23;
	shf.l.wrap.b32 	%r5088, %r5082, %r5081, 23;
	mov.b64 	%rd7355, {%r5088, %r5087};
	xor.b64  	%rd7356, %rd7354, %rd7355;
	add.s64 	%rd7357, %rd7351, %rd7356;
	add.s64 	%rd7358, %rd7357, 1847814050463011016;
	add.s64 	%rd7359, %rd7358, %rd7222;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5089,%dummy}, %rd7333;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5090}, %rd7333;
	}
	shf.r.wrap.b32 	%r5091, %r5090, %r5089, 28;
	shf.r.wrap.b32 	%r5092, %r5089, %r5090, 28;
	mov.b64 	%rd7360, {%r5092, %r5091};
	shf.l.wrap.b32 	%r5093, %r5089, %r5090, 30;
	shf.l.wrap.b32 	%r5094, %r5090, %r5089, 30;
	mov.b64 	%rd7361, {%r5094, %r5093};
	xor.b64  	%rd7362, %rd7360, %rd7361;
	shf.l.wrap.b32 	%r5095, %r5089, %r5090, 25;
	shf.l.wrap.b32 	%r5096, %r5090, %r5089, 25;
	mov.b64 	%rd7363, {%r5096, %r5095};
	xor.b64  	%rd7364, %rd7362, %rd7363;
	and.b64  	%rd7365, %rd7333, %rd7296;
	or.b64  	%rd7366, %rd7333, %rd7296;
	and.b64  	%rd7367, %rd7366, %rd7259;
	or.b64  	%rd7368, %rd7367, %rd7365;
	add.s64 	%rd7369, %rd7368, %rd7364;
	add.s64 	%rd7370, %rd7369, %rd7358;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5097,%dummy}, %rd7309;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5098}, %rd7309;
	}
	shf.r.wrap.b32 	%r5099, %r5098, %r5097, 19;
	shf.r.wrap.b32 	%r5100, %r5097, %r5098, 19;
	mov.b64 	%rd7371, {%r5100, %r5099};
	shf.l.wrap.b32 	%r5101, %r5097, %r5098, 3;
	shf.l.wrap.b32 	%r5102, %r5098, %r5097, 3;
	mov.b64 	%rd7372, {%r5102, %r5101};
	xor.b64  	%rd7373, %rd7371, %rd7372;
	shr.u64 	%rd7374, %rd7309, 6;
	xor.b64  	%rd7375, %rd7373, %rd7374;
	shf.r.wrap.b32 	%r5103, %r4760, %r4759, 1;
	shf.r.wrap.b32 	%r5104, %r4759, %r4760, 1;
	mov.b64 	%rd7376, {%r5104, %r5103};
	shf.r.wrap.b32 	%r5105, %r4760, %r4759, 8;
	shf.r.wrap.b32 	%r5106, %r4759, %r4760, 8;
	mov.b64 	%rd7377, {%r5106, %r5105};
	xor.b64  	%rd7378, %rd7376, %rd7377;
	shr.u64 	%rd7379, %rd6828, 7;
	xor.b64  	%rd7380, %rd7378, %rd7379;
	add.s64 	%rd7381, %rd7375, %rd6791;
	add.s64 	%rd7382, %rd7381, %rd7124;
	add.s64 	%rd7383, %rd7382, %rd7380;
	add.s64 	%rd7384, %rd7383, %rd7248;
	xor.b64  	%rd7385, %rd7322, %rd7285;
	and.b64  	%rd7386, %rd7359, %rd7385;
	xor.b64  	%rd7387, %rd7386, %rd7285;
	add.s64 	%rd7388, %rd7384, %rd7387;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5107,%dummy}, %rd7359;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5108}, %rd7359;
	}
	shf.r.wrap.b32 	%r5109, %r5108, %r5107, 14;
	shf.r.wrap.b32 	%r5110, %r5107, %r5108, 14;
	mov.b64 	%rd7389, {%r5110, %r5109};
	shf.r.wrap.b32 	%r5111, %r5108, %r5107, 18;
	shf.r.wrap.b32 	%r5112, %r5107, %r5108, 18;
	mov.b64 	%rd7390, {%r5112, %r5111};
	xor.b64  	%rd7391, %rd7389, %rd7390;
	shf.l.wrap.b32 	%r5113, %r5107, %r5108, 23;
	shf.l.wrap.b32 	%r5114, %r5108, %r5107, 23;
	mov.b64 	%rd7392, {%r5114, %r5113};
	xor.b64  	%rd7393, %rd7391, %rd7392;
	add.s64 	%rd7394, %rd7388, %rd7393;
	add.s64 	%rd7395, %rd7394, 2177327727835720531;
	add.s64 	%rd7396, %rd7395, %rd7259;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5115,%dummy}, %rd7370;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5116}, %rd7370;
	}
	shf.r.wrap.b32 	%r5117, %r5116, %r5115, 28;
	shf.r.wrap.b32 	%r5118, %r5115, %r5116, 28;
	mov.b64 	%rd7397, {%r5118, %r5117};
	shf.l.wrap.b32 	%r5119, %r5115, %r5116, 30;
	shf.l.wrap.b32 	%r5120, %r5116, %r5115, 30;
	mov.b64 	%rd7398, {%r5120, %r5119};
	xor.b64  	%rd7399, %rd7397, %rd7398;
	shf.l.wrap.b32 	%r5121, %r5115, %r5116, 25;
	shf.l.wrap.b32 	%r5122, %r5116, %r5115, 25;
	mov.b64 	%rd7400, {%r5122, %r5121};
	xor.b64  	%rd7401, %rd7399, %rd7400;
	and.b64  	%rd7402, %rd7370, %rd7333;
	or.b64  	%rd7403, %rd7370, %rd7333;
	and.b64  	%rd7404, %rd7403, %rd7296;
	or.b64  	%rd7405, %rd7404, %rd7402;
	add.s64 	%rd7406, %rd7405, %rd7401;
	add.s64 	%rd7407, %rd7406, %rd7395;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5123,%dummy}, %rd7346;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5124}, %rd7346;
	}
	shf.r.wrap.b32 	%r5125, %r5124, %r5123, 19;
	shf.r.wrap.b32 	%r5126, %r5123, %r5124, 19;
	mov.b64 	%rd7408, {%r5126, %r5125};
	shf.l.wrap.b32 	%r5127, %r5123, %r5124, 3;
	shf.l.wrap.b32 	%r5128, %r5124, %r5123, 3;
	mov.b64 	%rd7409, {%r5128, %r5127};
	xor.b64  	%rd7410, %rd7408, %rd7409;
	shr.u64 	%rd7411, %rd7346, 6;
	xor.b64  	%rd7412, %rd7410, %rd7411;
	shf.r.wrap.b32 	%r5129, %r4786, %r4785, 1;
	shf.r.wrap.b32 	%r5130, %r4785, %r4786, 1;
	mov.b64 	%rd7413, {%r5130, %r5129};
	shf.r.wrap.b32 	%r5131, %r4786, %r4785, 8;
	shf.r.wrap.b32 	%r5132, %r4785, %r4786, 8;
	mov.b64 	%rd7414, {%r5132, %r5131};
	xor.b64  	%rd7415, %rd7413, %rd7414;
	shr.u64 	%rd7416, %rd6865, 7;
	xor.b64  	%rd7417, %rd7415, %rd7416;
	add.s64 	%rd7418, %rd7412, %rd6828;
	add.s64 	%rd7419, %rd7418, %rd7161;
	add.s64 	%rd7420, %rd7419, %rd7417;
	add.s64 	%rd7421, %rd7420, %rd7285;
	xor.b64  	%rd7422, %rd7359, %rd7322;
	and.b64  	%rd7423, %rd7396, %rd7422;
	xor.b64  	%rd7424, %rd7423, %rd7322;
	add.s64 	%rd7425, %rd7421, %rd7424;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5133,%dummy}, %rd7396;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5134}, %rd7396;
	}
	shf.r.wrap.b32 	%r5135, %r5134, %r5133, 14;
	shf.r.wrap.b32 	%r5136, %r5133, %r5134, 14;
	mov.b64 	%rd7426, {%r5136, %r5135};
	shf.r.wrap.b32 	%r5137, %r5134, %r5133, 18;
	shf.r.wrap.b32 	%r5138, %r5133, %r5134, 18;
	mov.b64 	%rd7427, {%r5138, %r5137};
	xor.b64  	%rd7428, %rd7426, %rd7427;
	shf.l.wrap.b32 	%r5139, %r5133, %r5134, 23;
	shf.l.wrap.b32 	%r5140, %r5134, %r5133, 23;
	mov.b64 	%rd7429, {%r5140, %r5139};
	xor.b64  	%rd7430, %rd7428, %rd7429;
	add.s64 	%rd7431, %rd7425, %rd7430;
	add.s64 	%rd7432, %rd7431, 2830643537854262169;
	add.s64 	%rd7433, %rd7432, %rd7296;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5141,%dummy}, %rd7407;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5142}, %rd7407;
	}
	shf.r.wrap.b32 	%r5143, %r5142, %r5141, 28;
	shf.r.wrap.b32 	%r5144, %r5141, %r5142, 28;
	mov.b64 	%rd7434, {%r5144, %r5143};
	shf.l.wrap.b32 	%r5145, %r5141, %r5142, 30;
	shf.l.wrap.b32 	%r5146, %r5142, %r5141, 30;
	mov.b64 	%rd7435, {%r5146, %r5145};
	xor.b64  	%rd7436, %rd7434, %rd7435;
	shf.l.wrap.b32 	%r5147, %r5141, %r5142, 25;
	shf.l.wrap.b32 	%r5148, %r5142, %r5141, 25;
	mov.b64 	%rd7437, {%r5148, %r5147};
	xor.b64  	%rd7438, %rd7436, %rd7437;
	and.b64  	%rd7439, %rd7407, %rd7370;
	or.b64  	%rd7440, %rd7407, %rd7370;
	and.b64  	%rd7441, %rd7440, %rd7333;
	or.b64  	%rd7442, %rd7441, %rd7439;
	add.s64 	%rd7443, %rd7442, %rd7438;
	add.s64 	%rd7444, %rd7443, %rd7432;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5149,%dummy}, %rd7383;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5150}, %rd7383;
	}
	shf.r.wrap.b32 	%r5151, %r5150, %r5149, 19;
	shf.r.wrap.b32 	%r5152, %r5149, %r5150, 19;
	mov.b64 	%rd7445, {%r5152, %r5151};
	shf.l.wrap.b32 	%r5153, %r5149, %r5150, 3;
	shf.l.wrap.b32 	%r5154, %r5150, %r5149, 3;
	mov.b64 	%rd7446, {%r5154, %r5153};
	xor.b64  	%rd7447, %rd7445, %rd7446;
	shr.u64 	%rd7448, %rd7383, 6;
	xor.b64  	%rd7449, %rd7447, %rd7448;
	shf.r.wrap.b32 	%r5155, %r4812, %r4811, 1;
	shf.r.wrap.b32 	%r5156, %r4811, %r4812, 1;
	mov.b64 	%rd7450, {%r5156, %r5155};
	shf.r.wrap.b32 	%r5157, %r4812, %r4811, 8;
	shf.r.wrap.b32 	%r5158, %r4811, %r4812, 8;
	mov.b64 	%rd7451, {%r5158, %r5157};
	xor.b64  	%rd7452, %rd7450, %rd7451;
	shr.u64 	%rd7453, %rd6902, 7;
	xor.b64  	%rd7454, %rd7452, %rd7453;
	add.s64 	%rd7455, %rd7449, %rd6865;
	add.s64 	%rd7456, %rd7455, %rd7198;
	add.s64 	%rd7457, %rd7456, %rd7454;
	add.s64 	%rd7458, %rd7457, %rd7322;
	xor.b64  	%rd7459, %rd7396, %rd7359;
	and.b64  	%rd7460, %rd7433, %rd7459;
	xor.b64  	%rd7461, %rd7460, %rd7359;
	add.s64 	%rd7462, %rd7458, %rd7461;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5159,%dummy}, %rd7433;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5160}, %rd7433;
	}
	shf.r.wrap.b32 	%r5161, %r5160, %r5159, 14;
	shf.r.wrap.b32 	%r5162, %r5159, %r5160, 14;
	mov.b64 	%rd7463, {%r5162, %r5161};
	shf.r.wrap.b32 	%r5163, %r5160, %r5159, 18;
	shf.r.wrap.b32 	%r5164, %r5159, %r5160, 18;
	mov.b64 	%rd7464, {%r5164, %r5163};
	xor.b64  	%rd7465, %rd7463, %rd7464;
	shf.l.wrap.b32 	%r5165, %r5159, %r5160, 23;
	shf.l.wrap.b32 	%r5166, %r5160, %r5159, 23;
	mov.b64 	%rd7466, {%r5166, %r5165};
	xor.b64  	%rd7467, %rd7465, %rd7466;
	add.s64 	%rd7468, %rd7462, %rd7467;
	add.s64 	%rd7469, %rd7468, 3796741975233480872;
	add.s64 	%rd7470, %rd7469, %rd7333;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5167,%dummy}, %rd7444;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5168}, %rd7444;
	}
	shf.r.wrap.b32 	%r5169, %r5168, %r5167, 28;
	shf.r.wrap.b32 	%r5170, %r5167, %r5168, 28;
	mov.b64 	%rd7471, {%r5170, %r5169};
	shf.l.wrap.b32 	%r5171, %r5167, %r5168, 30;
	shf.l.wrap.b32 	%r5172, %r5168, %r5167, 30;
	mov.b64 	%rd7472, {%r5172, %r5171};
	xor.b64  	%rd7473, %rd7471, %rd7472;
	shf.l.wrap.b32 	%r5173, %r5167, %r5168, 25;
	shf.l.wrap.b32 	%r5174, %r5168, %r5167, 25;
	mov.b64 	%rd7474, {%r5174, %r5173};
	xor.b64  	%rd7475, %rd7473, %rd7474;
	and.b64  	%rd7476, %rd7444, %rd7407;
	or.b64  	%rd7477, %rd7444, %rd7407;
	and.b64  	%rd7478, %rd7477, %rd7370;
	or.b64  	%rd7479, %rd7478, %rd7476;
	add.s64 	%rd7480, %rd7479, %rd7475;
	add.s64 	%rd7481, %rd7480, %rd7469;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5175,%dummy}, %rd7420;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5176}, %rd7420;
	}
	shf.r.wrap.b32 	%r5177, %r5176, %r5175, 19;
	shf.r.wrap.b32 	%r5178, %r5175, %r5176, 19;
	mov.b64 	%rd7482, {%r5178, %r5177};
	shf.l.wrap.b32 	%r5179, %r5175, %r5176, 3;
	shf.l.wrap.b32 	%r5180, %r5176, %r5175, 3;
	mov.b64 	%rd7483, {%r5180, %r5179};
	xor.b64  	%rd7484, %rd7482, %rd7483;
	shr.u64 	%rd7485, %rd7420, 6;
	xor.b64  	%rd7486, %rd7484, %rd7485;
	shf.r.wrap.b32 	%r5181, %r4838, %r4837, 1;
	shf.r.wrap.b32 	%r5182, %r4837, %r4838, 1;
	mov.b64 	%rd7487, {%r5182, %r5181};
	shf.r.wrap.b32 	%r5183, %r4838, %r4837, 8;
	shf.r.wrap.b32 	%r5184, %r4837, %r4838, 8;
	mov.b64 	%rd7488, {%r5184, %r5183};
	xor.b64  	%rd7489, %rd7487, %rd7488;
	shr.u64 	%rd7490, %rd6939, 7;
	xor.b64  	%rd7491, %rd7489, %rd7490;
	add.s64 	%rd7492, %rd7486, %rd6902;
	add.s64 	%rd7493, %rd7492, %rd7235;
	add.s64 	%rd7494, %rd7493, %rd7491;
	add.s64 	%rd7495, %rd7494, %rd7359;
	xor.b64  	%rd7496, %rd7433, %rd7396;
	and.b64  	%rd7497, %rd7470, %rd7496;
	xor.b64  	%rd7498, %rd7497, %rd7396;
	add.s64 	%rd7499, %rd7495, %rd7498;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5185,%dummy}, %rd7470;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5186}, %rd7470;
	}
	shf.r.wrap.b32 	%r5187, %r5186, %r5185, 14;
	shf.r.wrap.b32 	%r5188, %r5185, %r5186, 14;
	mov.b64 	%rd7500, {%r5188, %r5187};
	shf.r.wrap.b32 	%r5189, %r5186, %r5185, 18;
	shf.r.wrap.b32 	%r5190, %r5185, %r5186, 18;
	mov.b64 	%rd7501, {%r5190, %r5189};
	xor.b64  	%rd7502, %rd7500, %rd7501;
	shf.l.wrap.b32 	%r5191, %r5185, %r5186, 23;
	shf.l.wrap.b32 	%r5192, %r5186, %r5185, 23;
	mov.b64 	%rd7503, {%r5192, %r5191};
	xor.b64  	%rd7504, %rd7502, %rd7503;
	add.s64 	%rd7505, %rd7499, %rd7504;
	add.s64 	%rd7506, %rd7505, 4115178125766777443;
	add.s64 	%rd7507, %rd7506, %rd7370;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5193,%dummy}, %rd7481;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5194}, %rd7481;
	}
	shf.r.wrap.b32 	%r5195, %r5194, %r5193, 28;
	shf.r.wrap.b32 	%r5196, %r5193, %r5194, 28;
	mov.b64 	%rd7508, {%r5196, %r5195};
	shf.l.wrap.b32 	%r5197, %r5193, %r5194, 30;
	shf.l.wrap.b32 	%r5198, %r5194, %r5193, 30;
	mov.b64 	%rd7509, {%r5198, %r5197};
	xor.b64  	%rd7510, %rd7508, %rd7509;
	shf.l.wrap.b32 	%r5199, %r5193, %r5194, 25;
	shf.l.wrap.b32 	%r5200, %r5194, %r5193, 25;
	mov.b64 	%rd7511, {%r5200, %r5199};
	xor.b64  	%rd7512, %rd7510, %rd7511;
	and.b64  	%rd7513, %rd7481, %rd7444;
	or.b64  	%rd7514, %rd7481, %rd7444;
	and.b64  	%rd7515, %rd7514, %rd7407;
	or.b64  	%rd7516, %rd7515, %rd7513;
	add.s64 	%rd7517, %rd7516, %rd7512;
	add.s64 	%rd7518, %rd7517, %rd7506;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5201,%dummy}, %rd7457;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5202}, %rd7457;
	}
	shf.r.wrap.b32 	%r5203, %r5202, %r5201, 19;
	shf.r.wrap.b32 	%r5204, %r5201, %r5202, 19;
	mov.b64 	%rd7519, {%r5204, %r5203};
	shf.l.wrap.b32 	%r5205, %r5201, %r5202, 3;
	shf.l.wrap.b32 	%r5206, %r5202, %r5201, 3;
	mov.b64 	%rd7520, {%r5206, %r5205};
	xor.b64  	%rd7521, %rd7519, %rd7520;
	shr.u64 	%rd7522, %rd7457, 6;
	xor.b64  	%rd7523, %rd7521, %rd7522;
	shf.r.wrap.b32 	%r5207, %r4864, %r4863, 1;
	shf.r.wrap.b32 	%r5208, %r4863, %r4864, 1;
	mov.b64 	%rd7524, {%r5208, %r5207};
	shf.r.wrap.b32 	%r5209, %r4864, %r4863, 8;
	shf.r.wrap.b32 	%r5210, %r4863, %r4864, 8;
	mov.b64 	%rd7525, {%r5210, %r5209};
	xor.b64  	%rd7526, %rd7524, %rd7525;
	shr.u64 	%rd7527, %rd6976, 7;
	xor.b64  	%rd7528, %rd7526, %rd7527;
	add.s64 	%rd7529, %rd7523, %rd6939;
	add.s64 	%rd7530, %rd7529, %rd7272;
	add.s64 	%rd7531, %rd7530, %rd7528;
	add.s64 	%rd7532, %rd7531, %rd7396;
	xor.b64  	%rd7533, %rd7470, %rd7433;
	and.b64  	%rd7534, %rd7507, %rd7533;
	xor.b64  	%rd7535, %rd7534, %rd7433;
	add.s64 	%rd7536, %rd7532, %rd7535;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5211,%dummy}, %rd7507;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5212}, %rd7507;
	}
	shf.r.wrap.b32 	%r5213, %r5212, %r5211, 14;
	shf.r.wrap.b32 	%r5214, %r5211, %r5212, 14;
	mov.b64 	%rd7537, {%r5214, %r5213};
	shf.r.wrap.b32 	%r5215, %r5212, %r5211, 18;
	shf.r.wrap.b32 	%r5216, %r5211, %r5212, 18;
	mov.b64 	%rd7538, {%r5216, %r5215};
	xor.b64  	%rd7539, %rd7537, %rd7538;
	shf.l.wrap.b32 	%r5217, %r5211, %r5212, 23;
	shf.l.wrap.b32 	%r5218, %r5212, %r5211, 23;
	mov.b64 	%rd7540, {%r5218, %r5217};
	xor.b64  	%rd7541, %rd7539, %rd7540;
	add.s64 	%rd7542, %rd7536, %rd7541;
	add.s64 	%rd7543, %rd7542, 5681478168544905931;
	add.s64 	%rd7544, %rd7543, %rd7407;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5219,%dummy}, %rd7518;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5220}, %rd7518;
	}
	shf.r.wrap.b32 	%r5221, %r5220, %r5219, 28;
	shf.r.wrap.b32 	%r5222, %r5219, %r5220, 28;
	mov.b64 	%rd7545, {%r5222, %r5221};
	shf.l.wrap.b32 	%r5223, %r5219, %r5220, 30;
	shf.l.wrap.b32 	%r5224, %r5220, %r5219, 30;
	mov.b64 	%rd7546, {%r5224, %r5223};
	xor.b64  	%rd7547, %rd7545, %rd7546;
	shf.l.wrap.b32 	%r5225, %r5219, %r5220, 25;
	shf.l.wrap.b32 	%r5226, %r5220, %r5219, 25;
	mov.b64 	%rd7548, {%r5226, %r5225};
	xor.b64  	%rd7549, %rd7547, %rd7548;
	and.b64  	%rd7550, %rd7518, %rd7481;
	or.b64  	%rd7551, %rd7518, %rd7481;
	and.b64  	%rd7552, %rd7551, %rd7444;
	or.b64  	%rd7553, %rd7552, %rd7550;
	add.s64 	%rd7554, %rd7553, %rd7549;
	add.s64 	%rd7555, %rd7554, %rd7543;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5227,%dummy}, %rd7494;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5228}, %rd7494;
	}
	shf.r.wrap.b32 	%r5229, %r5228, %r5227, 19;
	shf.r.wrap.b32 	%r5230, %r5227, %r5228, 19;
	mov.b64 	%rd7556, {%r5230, %r5229};
	shf.l.wrap.b32 	%r5231, %r5227, %r5228, 3;
	shf.l.wrap.b32 	%r5232, %r5228, %r5227, 3;
	mov.b64 	%rd7557, {%r5232, %r5231};
	xor.b64  	%rd7558, %rd7556, %rd7557;
	shr.u64 	%rd7559, %rd7494, 6;
	xor.b64  	%rd7560, %rd7558, %rd7559;
	shf.r.wrap.b32 	%r5233, %r4890, %r4889, 1;
	shf.r.wrap.b32 	%r5234, %r4889, %r4890, 1;
	mov.b64 	%rd7561, {%r5234, %r5233};
	shf.r.wrap.b32 	%r5235, %r4890, %r4889, 8;
	shf.r.wrap.b32 	%r5236, %r4889, %r4890, 8;
	mov.b64 	%rd7562, {%r5236, %r5235};
	xor.b64  	%rd7563, %rd7561, %rd7562;
	shr.u64 	%rd7564, %rd7013, 7;
	xor.b64  	%rd7565, %rd7563, %rd7564;
	add.s64 	%rd7566, %rd7560, %rd6976;
	add.s64 	%rd7567, %rd7566, %rd7309;
	add.s64 	%rd7568, %rd7567, %rd7565;
	add.s64 	%rd7569, %rd7568, %rd7433;
	xor.b64  	%rd7570, %rd7507, %rd7470;
	and.b64  	%rd7571, %rd7544, %rd7570;
	xor.b64  	%rd7572, %rd7571, %rd7470;
	add.s64 	%rd7573, %rd7569, %rd7572;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5237,%dummy}, %rd7544;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5238}, %rd7544;
	}
	shf.r.wrap.b32 	%r5239, %r5238, %r5237, 14;
	shf.r.wrap.b32 	%r5240, %r5237, %r5238, 14;
	mov.b64 	%rd7574, {%r5240, %r5239};
	shf.r.wrap.b32 	%r5241, %r5238, %r5237, 18;
	shf.r.wrap.b32 	%r5242, %r5237, %r5238, 18;
	mov.b64 	%rd7575, {%r5242, %r5241};
	xor.b64  	%rd7576, %rd7574, %rd7575;
	shf.l.wrap.b32 	%r5243, %r5237, %r5238, 23;
	shf.l.wrap.b32 	%r5244, %r5238, %r5237, 23;
	mov.b64 	%rd7577, {%r5244, %r5243};
	xor.b64  	%rd7578, %rd7576, %rd7577;
	add.s64 	%rd7579, %rd7573, %rd7578;
	add.s64 	%rd7580, %rd7579, 6601373596472566643;
	add.s64 	%rd7581, %rd7580, %rd7444;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5245,%dummy}, %rd7555;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5246}, %rd7555;
	}
	shf.r.wrap.b32 	%r5247, %r5246, %r5245, 28;
	shf.r.wrap.b32 	%r5248, %r5245, %r5246, 28;
	mov.b64 	%rd7582, {%r5248, %r5247};
	shf.l.wrap.b32 	%r5249, %r5245, %r5246, 30;
	shf.l.wrap.b32 	%r5250, %r5246, %r5245, 30;
	mov.b64 	%rd7583, {%r5250, %r5249};
	xor.b64  	%rd7584, %rd7582, %rd7583;
	shf.l.wrap.b32 	%r5251, %r5245, %r5246, 25;
	shf.l.wrap.b32 	%r5252, %r5246, %r5245, 25;
	mov.b64 	%rd7585, {%r5252, %r5251};
	xor.b64  	%rd7586, %rd7584, %rd7585;
	and.b64  	%rd7587, %rd7555, %rd7518;
	or.b64  	%rd7588, %rd7555, %rd7518;
	and.b64  	%rd7589, %rd7588, %rd7481;
	or.b64  	%rd7590, %rd7589, %rd7587;
	add.s64 	%rd7591, %rd7590, %rd7586;
	add.s64 	%rd7592, %rd7591, %rd7580;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5253,%dummy}, %rd7531;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5254}, %rd7531;
	}
	shf.r.wrap.b32 	%r5255, %r5254, %r5253, 19;
	shf.r.wrap.b32 	%r5256, %r5253, %r5254, 19;
	mov.b64 	%rd7593, {%r5256, %r5255};
	shf.l.wrap.b32 	%r5257, %r5253, %r5254, 3;
	shf.l.wrap.b32 	%r5258, %r5254, %r5253, 3;
	mov.b64 	%rd7594, {%r5258, %r5257};
	xor.b64  	%rd7595, %rd7593, %rd7594;
	shr.u64 	%rd7596, %rd7531, 6;
	xor.b64  	%rd7597, %rd7595, %rd7596;
	shf.r.wrap.b32 	%r5259, %r4916, %r4915, 1;
	shf.r.wrap.b32 	%r5260, %r4915, %r4916, 1;
	mov.b64 	%rd7598, {%r5260, %r5259};
	shf.r.wrap.b32 	%r5261, %r4916, %r4915, 8;
	shf.r.wrap.b32 	%r5262, %r4915, %r4916, 8;
	mov.b64 	%rd7599, {%r5262, %r5261};
	xor.b64  	%rd7600, %rd7598, %rd7599;
	shr.u64 	%rd7601, %rd7050, 7;
	xor.b64  	%rd7602, %rd7600, %rd7601;
	add.s64 	%rd7603, %rd7597, %rd7013;
	add.s64 	%rd7604, %rd7603, %rd7346;
	add.s64 	%rd7605, %rd7604, %rd7602;
	add.s64 	%rd7606, %rd7605, %rd7470;
	xor.b64  	%rd7607, %rd7544, %rd7507;
	and.b64  	%rd7608, %rd7581, %rd7607;
	xor.b64  	%rd7609, %rd7608, %rd7507;
	add.s64 	%rd7610, %rd7606, %rd7609;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5263,%dummy}, %rd7581;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5264}, %rd7581;
	}
	shf.r.wrap.b32 	%r5265, %r5264, %r5263, 14;
	shf.r.wrap.b32 	%r5266, %r5263, %r5264, 14;
	mov.b64 	%rd7611, {%r5266, %r5265};
	shf.r.wrap.b32 	%r5267, %r5264, %r5263, 18;
	shf.r.wrap.b32 	%r5268, %r5263, %r5264, 18;
	mov.b64 	%rd7612, {%r5268, %r5267};
	xor.b64  	%rd7613, %rd7611, %rd7612;
	shf.l.wrap.b32 	%r5269, %r5263, %r5264, 23;
	shf.l.wrap.b32 	%r5270, %r5264, %r5263, 23;
	mov.b64 	%rd7614, {%r5270, %r5269};
	xor.b64  	%rd7615, %rd7613, %rd7614;
	add.s64 	%rd7616, %rd7610, %rd7615;
	add.s64 	%rd7617, %rd7616, 7507060721942968483;
	add.s64 	%rd7618, %rd7617, %rd7481;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5271,%dummy}, %rd7592;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5272}, %rd7592;
	}
	shf.r.wrap.b32 	%r5273, %r5272, %r5271, 28;
	shf.r.wrap.b32 	%r5274, %r5271, %r5272, 28;
	mov.b64 	%rd7619, {%r5274, %r5273};
	shf.l.wrap.b32 	%r5275, %r5271, %r5272, 30;
	shf.l.wrap.b32 	%r5276, %r5272, %r5271, 30;
	mov.b64 	%rd7620, {%r5276, %r5275};
	xor.b64  	%rd7621, %rd7619, %rd7620;
	shf.l.wrap.b32 	%r5277, %r5271, %r5272, 25;
	shf.l.wrap.b32 	%r5278, %r5272, %r5271, 25;
	mov.b64 	%rd7622, {%r5278, %r5277};
	xor.b64  	%rd7623, %rd7621, %rd7622;
	and.b64  	%rd7624, %rd7592, %rd7555;
	or.b64  	%rd7625, %rd7592, %rd7555;
	and.b64  	%rd7626, %rd7625, %rd7518;
	or.b64  	%rd7627, %rd7626, %rd7624;
	add.s64 	%rd7628, %rd7627, %rd7623;
	add.s64 	%rd7629, %rd7628, %rd7617;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5279,%dummy}, %rd7568;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5280}, %rd7568;
	}
	shf.r.wrap.b32 	%r5281, %r5280, %r5279, 19;
	shf.r.wrap.b32 	%r5282, %r5279, %r5280, 19;
	mov.b64 	%rd7630, {%r5282, %r5281};
	shf.l.wrap.b32 	%r5283, %r5279, %r5280, 3;
	shf.l.wrap.b32 	%r5284, %r5280, %r5279, 3;
	mov.b64 	%rd7631, {%r5284, %r5283};
	xor.b64  	%rd7632, %rd7630, %rd7631;
	shr.u64 	%rd7633, %rd7568, 6;
	xor.b64  	%rd7634, %rd7632, %rd7633;
	shf.r.wrap.b32 	%r5285, %r4942, %r4941, 1;
	shf.r.wrap.b32 	%r5286, %r4941, %r4942, 1;
	mov.b64 	%rd7635, {%r5286, %r5285};
	shf.r.wrap.b32 	%r5287, %r4942, %r4941, 8;
	shf.r.wrap.b32 	%r5288, %r4941, %r4942, 8;
	mov.b64 	%rd7636, {%r5288, %r5287};
	xor.b64  	%rd7637, %rd7635, %rd7636;
	shr.u64 	%rd7638, %rd7087, 7;
	xor.b64  	%rd7639, %rd7637, %rd7638;
	add.s64 	%rd7640, %rd7634, %rd7050;
	add.s64 	%rd7641, %rd7640, %rd7383;
	add.s64 	%rd7642, %rd7641, %rd7639;
	add.s64 	%rd7643, %rd7642, %rd7507;
	xor.b64  	%rd7644, %rd7581, %rd7544;
	and.b64  	%rd7645, %rd7618, %rd7644;
	xor.b64  	%rd7646, %rd7645, %rd7544;
	add.s64 	%rd7647, %rd7643, %rd7646;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5289,%dummy}, %rd7618;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5290}, %rd7618;
	}
	shf.r.wrap.b32 	%r5291, %r5290, %r5289, 14;
	shf.r.wrap.b32 	%r5292, %r5289, %r5290, 14;
	mov.b64 	%rd7648, {%r5292, %r5291};
	shf.r.wrap.b32 	%r5293, %r5290, %r5289, 18;
	shf.r.wrap.b32 	%r5294, %r5289, %r5290, 18;
	mov.b64 	%rd7649, {%r5294, %r5293};
	xor.b64  	%rd7650, %rd7648, %rd7649;
	shf.l.wrap.b32 	%r5295, %r5289, %r5290, 23;
	shf.l.wrap.b32 	%r5296, %r5290, %r5289, 23;
	mov.b64 	%rd7651, {%r5296, %r5295};
	xor.b64  	%rd7652, %rd7650, %rd7651;
	add.s64 	%rd7653, %rd7647, %rd7652;
	add.s64 	%rd7654, %rd7653, 8399075790359081724;
	add.s64 	%rd7655, %rd7654, %rd7518;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5297,%dummy}, %rd7629;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5298}, %rd7629;
	}
	shf.r.wrap.b32 	%r5299, %r5298, %r5297, 28;
	shf.r.wrap.b32 	%r5300, %r5297, %r5298, 28;
	mov.b64 	%rd7656, {%r5300, %r5299};
	shf.l.wrap.b32 	%r5301, %r5297, %r5298, 30;
	shf.l.wrap.b32 	%r5302, %r5298, %r5297, 30;
	mov.b64 	%rd7657, {%r5302, %r5301};
	xor.b64  	%rd7658, %rd7656, %rd7657;
	shf.l.wrap.b32 	%r5303, %r5297, %r5298, 25;
	shf.l.wrap.b32 	%r5304, %r5298, %r5297, 25;
	mov.b64 	%rd7659, {%r5304, %r5303};
	xor.b64  	%rd7660, %rd7658, %rd7659;
	and.b64  	%rd7661, %rd7629, %rd7592;
	or.b64  	%rd7662, %rd7629, %rd7592;
	and.b64  	%rd7663, %rd7662, %rd7555;
	or.b64  	%rd7664, %rd7663, %rd7661;
	add.s64 	%rd7665, %rd7664, %rd7660;
	add.s64 	%rd7666, %rd7665, %rd7654;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5305,%dummy}, %rd7605;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5306}, %rd7605;
	}
	shf.r.wrap.b32 	%r5307, %r5306, %r5305, 19;
	shf.r.wrap.b32 	%r5308, %r5305, %r5306, 19;
	mov.b64 	%rd7667, {%r5308, %r5307};
	shf.l.wrap.b32 	%r5309, %r5305, %r5306, 3;
	shf.l.wrap.b32 	%r5310, %r5306, %r5305, 3;
	mov.b64 	%rd7668, {%r5310, %r5309};
	xor.b64  	%rd7669, %rd7667, %rd7668;
	shr.u64 	%rd7670, %rd7605, 6;
	xor.b64  	%rd7671, %rd7669, %rd7670;
	shf.r.wrap.b32 	%r5311, %r4968, %r4967, 1;
	shf.r.wrap.b32 	%r5312, %r4967, %r4968, 1;
	mov.b64 	%rd7672, {%r5312, %r5311};
	shf.r.wrap.b32 	%r5313, %r4968, %r4967, 8;
	shf.r.wrap.b32 	%r5314, %r4967, %r4968, 8;
	mov.b64 	%rd7673, {%r5314, %r5313};
	xor.b64  	%rd7674, %rd7672, %rd7673;
	shr.u64 	%rd7675, %rd7124, 7;
	xor.b64  	%rd7676, %rd7674, %rd7675;
	add.s64 	%rd7677, %rd7671, %rd7087;
	add.s64 	%rd7678, %rd7677, %rd7420;
	add.s64 	%rd7679, %rd7678, %rd7676;
	add.s64 	%rd7680, %rd7679, %rd7544;
	xor.b64  	%rd7681, %rd7618, %rd7581;
	and.b64  	%rd7682, %rd7655, %rd7681;
	xor.b64  	%rd7683, %rd7682, %rd7581;
	add.s64 	%rd7684, %rd7680, %rd7683;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5315,%dummy}, %rd7655;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5316}, %rd7655;
	}
	shf.r.wrap.b32 	%r5317, %r5316, %r5315, 14;
	shf.r.wrap.b32 	%r5318, %r5315, %r5316, 14;
	mov.b64 	%rd7685, {%r5318, %r5317};
	shf.r.wrap.b32 	%r5319, %r5316, %r5315, 18;
	shf.r.wrap.b32 	%r5320, %r5315, %r5316, 18;
	mov.b64 	%rd7686, {%r5320, %r5319};
	xor.b64  	%rd7687, %rd7685, %rd7686;
	shf.l.wrap.b32 	%r5321, %r5315, %r5316, 23;
	shf.l.wrap.b32 	%r5322, %r5316, %r5315, 23;
	mov.b64 	%rd7688, {%r5322, %r5321};
	xor.b64  	%rd7689, %rd7687, %rd7688;
	add.s64 	%rd7690, %rd7684, %rd7689;
	add.s64 	%rd7691, %rd7690, 8693463985226723168;
	add.s64 	%rd7692, %rd7691, %rd7555;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5323,%dummy}, %rd7666;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5324}, %rd7666;
	}
	shf.r.wrap.b32 	%r5325, %r5324, %r5323, 28;
	shf.r.wrap.b32 	%r5326, %r5323, %r5324, 28;
	mov.b64 	%rd7693, {%r5326, %r5325};
	shf.l.wrap.b32 	%r5327, %r5323, %r5324, 30;
	shf.l.wrap.b32 	%r5328, %r5324, %r5323, 30;
	mov.b64 	%rd7694, {%r5328, %r5327};
	xor.b64  	%rd7695, %rd7693, %rd7694;
	shf.l.wrap.b32 	%r5329, %r5323, %r5324, 25;
	shf.l.wrap.b32 	%r5330, %r5324, %r5323, 25;
	mov.b64 	%rd7696, {%r5330, %r5329};
	xor.b64  	%rd7697, %rd7695, %rd7696;
	and.b64  	%rd7698, %rd7666, %rd7629;
	or.b64  	%rd7699, %rd7666, %rd7629;
	and.b64  	%rd7700, %rd7699, %rd7592;
	or.b64  	%rd7701, %rd7700, %rd7698;
	add.s64 	%rd7702, %rd7701, %rd7697;
	add.s64 	%rd7703, %rd7702, %rd7691;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5331,%dummy}, %rd7642;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5332}, %rd7642;
	}
	shf.r.wrap.b32 	%r5333, %r5332, %r5331, 19;
	shf.r.wrap.b32 	%r5334, %r5331, %r5332, 19;
	mov.b64 	%rd7704, {%r5334, %r5333};
	shf.l.wrap.b32 	%r5335, %r5331, %r5332, 3;
	shf.l.wrap.b32 	%r5336, %r5332, %r5331, 3;
	mov.b64 	%rd7705, {%r5336, %r5335};
	xor.b64  	%rd7706, %rd7704, %rd7705;
	shr.u64 	%rd7707, %rd7642, 6;
	xor.b64  	%rd7708, %rd7706, %rd7707;
	shf.r.wrap.b32 	%r5337, %r4994, %r4993, 1;
	shf.r.wrap.b32 	%r5338, %r4993, %r4994, 1;
	mov.b64 	%rd7709, {%r5338, %r5337};
	shf.r.wrap.b32 	%r5339, %r4994, %r4993, 8;
	shf.r.wrap.b32 	%r5340, %r4993, %r4994, 8;
	mov.b64 	%rd7710, {%r5340, %r5339};
	xor.b64  	%rd7711, %rd7709, %rd7710;
	shr.u64 	%rd7712, %rd7161, 7;
	xor.b64  	%rd7713, %rd7711, %rd7712;
	add.s64 	%rd7714, %rd7708, %rd7124;
	add.s64 	%rd7715, %rd7714, %rd7457;
	add.s64 	%rd7716, %rd7715, %rd7713;
	add.s64 	%rd7717, %rd7716, %rd7581;
	xor.b64  	%rd7718, %rd7655, %rd7618;
	and.b64  	%rd7719, %rd7692, %rd7718;
	xor.b64  	%rd7720, %rd7719, %rd7618;
	add.s64 	%rd7721, %rd7717, %rd7720;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5341,%dummy}, %rd7692;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5342}, %rd7692;
	}
	shf.r.wrap.b32 	%r5343, %r5342, %r5341, 14;
	shf.r.wrap.b32 	%r5344, %r5341, %r5342, 14;
	mov.b64 	%rd7722, {%r5344, %r5343};
	shf.r.wrap.b32 	%r5345, %r5342, %r5341, 18;
	shf.r.wrap.b32 	%r5346, %r5341, %r5342, 18;
	mov.b64 	%rd7723, {%r5346, %r5345};
	xor.b64  	%rd7724, %rd7722, %rd7723;
	shf.l.wrap.b32 	%r5347, %r5341, %r5342, 23;
	shf.l.wrap.b32 	%r5348, %r5342, %r5341, 23;
	mov.b64 	%rd7725, {%r5348, %r5347};
	xor.b64  	%rd7726, %rd7724, %rd7725;
	add.s64 	%rd7727, %rd7721, %rd7726;
	add.s64 	%rd7728, %rd7727, -8878714635349349518;
	add.s64 	%rd7729, %rd7728, %rd7592;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5349,%dummy}, %rd7703;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5350}, %rd7703;
	}
	shf.r.wrap.b32 	%r5351, %r5350, %r5349, 28;
	shf.r.wrap.b32 	%r5352, %r5349, %r5350, 28;
	mov.b64 	%rd7730, {%r5352, %r5351};
	shf.l.wrap.b32 	%r5353, %r5349, %r5350, 30;
	shf.l.wrap.b32 	%r5354, %r5350, %r5349, 30;
	mov.b64 	%rd7731, {%r5354, %r5353};
	xor.b64  	%rd7732, %rd7730, %rd7731;
	shf.l.wrap.b32 	%r5355, %r5349, %r5350, 25;
	shf.l.wrap.b32 	%r5356, %r5350, %r5349, 25;
	mov.b64 	%rd7733, {%r5356, %r5355};
	xor.b64  	%rd7734, %rd7732, %rd7733;
	and.b64  	%rd7735, %rd7703, %rd7666;
	or.b64  	%rd7736, %rd7703, %rd7666;
	and.b64  	%rd7737, %rd7736, %rd7629;
	or.b64  	%rd7738, %rd7737, %rd7735;
	add.s64 	%rd7739, %rd7738, %rd7734;
	add.s64 	%rd7740, %rd7739, %rd7728;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5357,%dummy}, %rd7679;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5358}, %rd7679;
	}
	shf.r.wrap.b32 	%r5359, %r5358, %r5357, 19;
	shf.r.wrap.b32 	%r5360, %r5357, %r5358, 19;
	mov.b64 	%rd7741, {%r5360, %r5359};
	shf.l.wrap.b32 	%r5361, %r5357, %r5358, 3;
	shf.l.wrap.b32 	%r5362, %r5358, %r5357, 3;
	mov.b64 	%rd7742, {%r5362, %r5361};
	xor.b64  	%rd7743, %rd7741, %rd7742;
	shr.u64 	%rd7744, %rd7679, 6;
	xor.b64  	%rd7745, %rd7743, %rd7744;
	shf.r.wrap.b32 	%r5363, %r5020, %r5019, 1;
	shf.r.wrap.b32 	%r5364, %r5019, %r5020, 1;
	mov.b64 	%rd7746, {%r5364, %r5363};
	shf.r.wrap.b32 	%r5365, %r5020, %r5019, 8;
	shf.r.wrap.b32 	%r5366, %r5019, %r5020, 8;
	mov.b64 	%rd7747, {%r5366, %r5365};
	xor.b64  	%rd7748, %rd7746, %rd7747;
	shr.u64 	%rd7749, %rd7198, 7;
	xor.b64  	%rd7750, %rd7748, %rd7749;
	add.s64 	%rd7751, %rd7745, %rd7161;
	add.s64 	%rd7752, %rd7751, %rd7494;
	add.s64 	%rd7753, %rd7752, %rd7750;
	add.s64 	%rd7754, %rd7753, %rd7618;
	xor.b64  	%rd7755, %rd7692, %rd7655;
	and.b64  	%rd7756, %rd7729, %rd7755;
	xor.b64  	%rd7757, %rd7756, %rd7655;
	add.s64 	%rd7758, %rd7754, %rd7757;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5367,%dummy}, %rd7729;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5368}, %rd7729;
	}
	shf.r.wrap.b32 	%r5369, %r5368, %r5367, 14;
	shf.r.wrap.b32 	%r5370, %r5367, %r5368, 14;
	mov.b64 	%rd7759, {%r5370, %r5369};
	shf.r.wrap.b32 	%r5371, %r5368, %r5367, 18;
	shf.r.wrap.b32 	%r5372, %r5367, %r5368, 18;
	mov.b64 	%rd7760, {%r5372, %r5371};
	xor.b64  	%rd7761, %rd7759, %rd7760;
	shf.l.wrap.b32 	%r5373, %r5367, %r5368, 23;
	shf.l.wrap.b32 	%r5374, %r5368, %r5367, 23;
	mov.b64 	%rd7762, {%r5374, %r5373};
	xor.b64  	%rd7763, %rd7761, %rd7762;
	add.s64 	%rd7764, %rd7758, %rd7763;
	add.s64 	%rd7765, %rd7764, -8302665154208450068;
	add.s64 	%rd7766, %rd7765, %rd7629;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5375,%dummy}, %rd7740;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5376}, %rd7740;
	}
	shf.r.wrap.b32 	%r5377, %r5376, %r5375, 28;
	shf.r.wrap.b32 	%r5378, %r5375, %r5376, 28;
	mov.b64 	%rd7767, {%r5378, %r5377};
	shf.l.wrap.b32 	%r5379, %r5375, %r5376, 30;
	shf.l.wrap.b32 	%r5380, %r5376, %r5375, 30;
	mov.b64 	%rd7768, {%r5380, %r5379};
	xor.b64  	%rd7769, %rd7767, %rd7768;
	shf.l.wrap.b32 	%r5381, %r5375, %r5376, 25;
	shf.l.wrap.b32 	%r5382, %r5376, %r5375, 25;
	mov.b64 	%rd7770, {%r5382, %r5381};
	xor.b64  	%rd7771, %rd7769, %rd7770;
	and.b64  	%rd7772, %rd7740, %rd7703;
	or.b64  	%rd7773, %rd7740, %rd7703;
	and.b64  	%rd7774, %rd7773, %rd7666;
	or.b64  	%rd7775, %rd7774, %rd7772;
	add.s64 	%rd7776, %rd7775, %rd7771;
	add.s64 	%rd7777, %rd7776, %rd7765;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5383,%dummy}, %rd7716;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5384}, %rd7716;
	}
	shf.r.wrap.b32 	%r5385, %r5384, %r5383, 19;
	shf.r.wrap.b32 	%r5386, %r5383, %r5384, 19;
	mov.b64 	%rd7778, {%r5386, %r5385};
	shf.l.wrap.b32 	%r5387, %r5383, %r5384, 3;
	shf.l.wrap.b32 	%r5388, %r5384, %r5383, 3;
	mov.b64 	%rd7779, {%r5388, %r5387};
	xor.b64  	%rd7780, %rd7778, %rd7779;
	shr.u64 	%rd7781, %rd7716, 6;
	xor.b64  	%rd7782, %rd7780, %rd7781;
	shf.r.wrap.b32 	%r5389, %r5046, %r5045, 1;
	shf.r.wrap.b32 	%r5390, %r5045, %r5046, 1;
	mov.b64 	%rd7783, {%r5390, %r5389};
	shf.r.wrap.b32 	%r5391, %r5046, %r5045, 8;
	shf.r.wrap.b32 	%r5392, %r5045, %r5046, 8;
	mov.b64 	%rd7784, {%r5392, %r5391};
	xor.b64  	%rd7785, %rd7783, %rd7784;
	shr.u64 	%rd7786, %rd7235, 7;
	xor.b64  	%rd7787, %rd7785, %rd7786;
	add.s64 	%rd7788, %rd7782, %rd7198;
	add.s64 	%rd7789, %rd7788, %rd7531;
	add.s64 	%rd7790, %rd7789, %rd7787;
	add.s64 	%rd7791, %rd7790, %rd7655;
	xor.b64  	%rd7792, %rd7729, %rd7692;
	and.b64  	%rd7793, %rd7766, %rd7792;
	xor.b64  	%rd7794, %rd7793, %rd7692;
	add.s64 	%rd7795, %rd7791, %rd7794;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5393,%dummy}, %rd7766;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5394}, %rd7766;
	}
	shf.r.wrap.b32 	%r5395, %r5394, %r5393, 14;
	shf.r.wrap.b32 	%r5396, %r5393, %r5394, 14;
	mov.b64 	%rd7796, {%r5396, %r5395};
	shf.r.wrap.b32 	%r5397, %r5394, %r5393, 18;
	shf.r.wrap.b32 	%r5398, %r5393, %r5394, 18;
	mov.b64 	%rd7797, {%r5398, %r5397};
	xor.b64  	%rd7798, %rd7796, %rd7797;
	shf.l.wrap.b32 	%r5399, %r5393, %r5394, 23;
	shf.l.wrap.b32 	%r5400, %r5394, %r5393, 23;
	mov.b64 	%rd7799, {%r5400, %r5399};
	xor.b64  	%rd7800, %rd7798, %rd7799;
	add.s64 	%rd7801, %rd7795, %rd7800;
	add.s64 	%rd7802, %rd7801, -8016688836872298968;
	add.s64 	%rd7803, %rd7802, %rd7666;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5401,%dummy}, %rd7777;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5402}, %rd7777;
	}
	shf.r.wrap.b32 	%r5403, %r5402, %r5401, 28;
	shf.r.wrap.b32 	%r5404, %r5401, %r5402, 28;
	mov.b64 	%rd7804, {%r5404, %r5403};
	shf.l.wrap.b32 	%r5405, %r5401, %r5402, 30;
	shf.l.wrap.b32 	%r5406, %r5402, %r5401, 30;
	mov.b64 	%rd7805, {%r5406, %r5405};
	xor.b64  	%rd7806, %rd7804, %rd7805;
	shf.l.wrap.b32 	%r5407, %r5401, %r5402, 25;
	shf.l.wrap.b32 	%r5408, %r5402, %r5401, 25;
	mov.b64 	%rd7807, {%r5408, %r5407};
	xor.b64  	%rd7808, %rd7806, %rd7807;
	and.b64  	%rd7809, %rd7777, %rd7740;
	or.b64  	%rd7810, %rd7777, %rd7740;
	and.b64  	%rd7811, %rd7810, %rd7703;
	or.b64  	%rd7812, %rd7811, %rd7809;
	add.s64 	%rd7813, %rd7812, %rd7808;
	add.s64 	%rd7814, %rd7813, %rd7802;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5409,%dummy}, %rd7753;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5410}, %rd7753;
	}
	shf.r.wrap.b32 	%r5411, %r5410, %r5409, 19;
	shf.r.wrap.b32 	%r5412, %r5409, %r5410, 19;
	mov.b64 	%rd7815, {%r5412, %r5411};
	shf.l.wrap.b32 	%r5413, %r5409, %r5410, 3;
	shf.l.wrap.b32 	%r5414, %r5410, %r5409, 3;
	mov.b64 	%rd7816, {%r5414, %r5413};
	xor.b64  	%rd7817, %rd7815, %rd7816;
	shr.u64 	%rd7818, %rd7753, 6;
	xor.b64  	%rd7819, %rd7817, %rd7818;
	shf.r.wrap.b32 	%r5415, %r5072, %r5071, 1;
	shf.r.wrap.b32 	%r5416, %r5071, %r5072, 1;
	mov.b64 	%rd7820, {%r5416, %r5415};
	shf.r.wrap.b32 	%r5417, %r5072, %r5071, 8;
	shf.r.wrap.b32 	%r5418, %r5071, %r5072, 8;
	mov.b64 	%rd7821, {%r5418, %r5417};
	xor.b64  	%rd7822, %rd7820, %rd7821;
	shr.u64 	%rd7823, %rd7272, 7;
	xor.b64  	%rd7824, %rd7822, %rd7823;
	add.s64 	%rd7825, %rd7819, %rd7235;
	add.s64 	%rd7826, %rd7825, %rd7568;
	add.s64 	%rd7827, %rd7826, %rd7824;
	add.s64 	%rd7828, %rd7827, %rd7692;
	xor.b64  	%rd7829, %rd7766, %rd7729;
	and.b64  	%rd7830, %rd7803, %rd7829;
	xor.b64  	%rd7831, %rd7830, %rd7729;
	add.s64 	%rd7832, %rd7828, %rd7831;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5419,%dummy}, %rd7803;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5420}, %rd7803;
	}
	shf.r.wrap.b32 	%r5421, %r5420, %r5419, 14;
	shf.r.wrap.b32 	%r5422, %r5419, %r5420, 14;
	mov.b64 	%rd7833, {%r5422, %r5421};
	shf.r.wrap.b32 	%r5423, %r5420, %r5419, 18;
	shf.r.wrap.b32 	%r5424, %r5419, %r5420, 18;
	mov.b64 	%rd7834, {%r5424, %r5423};
	xor.b64  	%rd7835, %rd7833, %rd7834;
	shf.l.wrap.b32 	%r5425, %r5419, %r5420, 23;
	shf.l.wrap.b32 	%r5426, %r5420, %r5419, 23;
	mov.b64 	%rd7836, {%r5426, %r5425};
	xor.b64  	%rd7837, %rd7835, %rd7836;
	add.s64 	%rd7838, %rd7832, %rd7837;
	add.s64 	%rd7839, %rd7838, -6606660893046293015;
	add.s64 	%rd7840, %rd7839, %rd7703;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5427,%dummy}, %rd7814;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5428}, %rd7814;
	}
	shf.r.wrap.b32 	%r5429, %r5428, %r5427, 28;
	shf.r.wrap.b32 	%r5430, %r5427, %r5428, 28;
	mov.b64 	%rd7841, {%r5430, %r5429};
	shf.l.wrap.b32 	%r5431, %r5427, %r5428, 30;
	shf.l.wrap.b32 	%r5432, %r5428, %r5427, 30;
	mov.b64 	%rd7842, {%r5432, %r5431};
	xor.b64  	%rd7843, %rd7841, %rd7842;
	shf.l.wrap.b32 	%r5433, %r5427, %r5428, 25;
	shf.l.wrap.b32 	%r5434, %r5428, %r5427, 25;
	mov.b64 	%rd7844, {%r5434, %r5433};
	xor.b64  	%rd7845, %rd7843, %rd7844;
	and.b64  	%rd7846, %rd7814, %rd7777;
	or.b64  	%rd7847, %rd7814, %rd7777;
	and.b64  	%rd7848, %rd7847, %rd7740;
	or.b64  	%rd7849, %rd7848, %rd7846;
	add.s64 	%rd7850, %rd7849, %rd7845;
	add.s64 	%rd7851, %rd7850, %rd7839;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5435,%dummy}, %rd7790;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5436}, %rd7790;
	}
	shf.r.wrap.b32 	%r5437, %r5436, %r5435, 19;
	shf.r.wrap.b32 	%r5438, %r5435, %r5436, 19;
	mov.b64 	%rd7852, {%r5438, %r5437};
	shf.l.wrap.b32 	%r5439, %r5435, %r5436, 3;
	shf.l.wrap.b32 	%r5440, %r5436, %r5435, 3;
	mov.b64 	%rd7853, {%r5440, %r5439};
	xor.b64  	%rd7854, %rd7852, %rd7853;
	shr.u64 	%rd7855, %rd7790, 6;
	xor.b64  	%rd7856, %rd7854, %rd7855;
	shf.r.wrap.b32 	%r5441, %r5098, %r5097, 1;
	shf.r.wrap.b32 	%r5442, %r5097, %r5098, 1;
	mov.b64 	%rd7857, {%r5442, %r5441};
	shf.r.wrap.b32 	%r5443, %r5098, %r5097, 8;
	shf.r.wrap.b32 	%r5444, %r5097, %r5098, 8;
	mov.b64 	%rd7858, {%r5444, %r5443};
	xor.b64  	%rd7859, %rd7857, %rd7858;
	shr.u64 	%rd7860, %rd7309, 7;
	xor.b64  	%rd7861, %rd7859, %rd7860;
	add.s64 	%rd7862, %rd7856, %rd7272;
	add.s64 	%rd7863, %rd7862, %rd7605;
	add.s64 	%rd7864, %rd7863, %rd7861;
	add.s64 	%rd7865, %rd7864, %rd7729;
	xor.b64  	%rd7866, %rd7803, %rd7766;
	and.b64  	%rd7867, %rd7840, %rd7866;
	xor.b64  	%rd7868, %rd7867, %rd7766;
	add.s64 	%rd7869, %rd7865, %rd7868;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5445,%dummy}, %rd7840;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5446}, %rd7840;
	}
	shf.r.wrap.b32 	%r5447, %r5446, %r5445, 14;
	shf.r.wrap.b32 	%r5448, %r5445, %r5446, 14;
	mov.b64 	%rd7870, {%r5448, %r5447};
	shf.r.wrap.b32 	%r5449, %r5446, %r5445, 18;
	shf.r.wrap.b32 	%r5450, %r5445, %r5446, 18;
	mov.b64 	%rd7871, {%r5450, %r5449};
	xor.b64  	%rd7872, %rd7870, %rd7871;
	shf.l.wrap.b32 	%r5451, %r5445, %r5446, 23;
	shf.l.wrap.b32 	%r5452, %r5446, %r5445, 23;
	mov.b64 	%rd7873, {%r5452, %r5451};
	xor.b64  	%rd7874, %rd7872, %rd7873;
	add.s64 	%rd7875, %rd7869, %rd7874;
	add.s64 	%rd7876, %rd7875, -4685533653050689259;
	add.s64 	%rd7877, %rd7876, %rd7740;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5453,%dummy}, %rd7851;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5454}, %rd7851;
	}
	shf.r.wrap.b32 	%r5455, %r5454, %r5453, 28;
	shf.r.wrap.b32 	%r5456, %r5453, %r5454, 28;
	mov.b64 	%rd7878, {%r5456, %r5455};
	shf.l.wrap.b32 	%r5457, %r5453, %r5454, 30;
	shf.l.wrap.b32 	%r5458, %r5454, %r5453, 30;
	mov.b64 	%rd7879, {%r5458, %r5457};
	xor.b64  	%rd7880, %rd7878, %rd7879;
	shf.l.wrap.b32 	%r5459, %r5453, %r5454, 25;
	shf.l.wrap.b32 	%r5460, %r5454, %r5453, 25;
	mov.b64 	%rd7881, {%r5460, %r5459};
	xor.b64  	%rd7882, %rd7880, %rd7881;
	and.b64  	%rd7883, %rd7851, %rd7814;
	or.b64  	%rd7884, %rd7851, %rd7814;
	and.b64  	%rd7885, %rd7884, %rd7777;
	or.b64  	%rd7886, %rd7885, %rd7883;
	add.s64 	%rd7887, %rd7886, %rd7882;
	add.s64 	%rd7888, %rd7887, %rd7876;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5461,%dummy}, %rd7827;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5462}, %rd7827;
	}
	shf.r.wrap.b32 	%r5463, %r5462, %r5461, 19;
	shf.r.wrap.b32 	%r5464, %r5461, %r5462, 19;
	mov.b64 	%rd7889, {%r5464, %r5463};
	shf.l.wrap.b32 	%r5465, %r5461, %r5462, 3;
	shf.l.wrap.b32 	%r5466, %r5462, %r5461, 3;
	mov.b64 	%rd7890, {%r5466, %r5465};
	xor.b64  	%rd7891, %rd7889, %rd7890;
	shr.u64 	%rd7892, %rd7827, 6;
	xor.b64  	%rd7893, %rd7891, %rd7892;
	shf.r.wrap.b32 	%r5467, %r5124, %r5123, 1;
	shf.r.wrap.b32 	%r5468, %r5123, %r5124, 1;
	mov.b64 	%rd7894, {%r5468, %r5467};
	shf.r.wrap.b32 	%r5469, %r5124, %r5123, 8;
	shf.r.wrap.b32 	%r5470, %r5123, %r5124, 8;
	mov.b64 	%rd7895, {%r5470, %r5469};
	xor.b64  	%rd7896, %rd7894, %rd7895;
	shr.u64 	%rd7897, %rd7346, 7;
	xor.b64  	%rd7898, %rd7896, %rd7897;
	add.s64 	%rd7899, %rd7893, %rd7309;
	add.s64 	%rd7900, %rd7899, %rd7642;
	add.s64 	%rd7901, %rd7900, %rd7898;
	add.s64 	%rd7902, %rd7901, %rd7766;
	xor.b64  	%rd7903, %rd7840, %rd7803;
	and.b64  	%rd7904, %rd7877, %rd7903;
	xor.b64  	%rd7905, %rd7904, %rd7803;
	add.s64 	%rd7906, %rd7902, %rd7905;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5471,%dummy}, %rd7877;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5472}, %rd7877;
	}
	shf.r.wrap.b32 	%r5473, %r5472, %r5471, 14;
	shf.r.wrap.b32 	%r5474, %r5471, %r5472, 14;
	mov.b64 	%rd7907, {%r5474, %r5473};
	shf.r.wrap.b32 	%r5475, %r5472, %r5471, 18;
	shf.r.wrap.b32 	%r5476, %r5471, %r5472, 18;
	mov.b64 	%rd7908, {%r5476, %r5475};
	xor.b64  	%rd7909, %rd7907, %rd7908;
	shf.l.wrap.b32 	%r5477, %r5471, %r5472, 23;
	shf.l.wrap.b32 	%r5478, %r5472, %r5471, 23;
	mov.b64 	%rd7910, {%r5478, %r5477};
	xor.b64  	%rd7911, %rd7909, %rd7910;
	add.s64 	%rd7912, %rd7906, %rd7911;
	add.s64 	%rd7913, %rd7912, -4147400797238176981;
	add.s64 	%rd7914, %rd7913, %rd7777;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5479,%dummy}, %rd7888;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5480}, %rd7888;
	}
	shf.r.wrap.b32 	%r5481, %r5480, %r5479, 28;
	shf.r.wrap.b32 	%r5482, %r5479, %r5480, 28;
	mov.b64 	%rd7915, {%r5482, %r5481};
	shf.l.wrap.b32 	%r5483, %r5479, %r5480, 30;
	shf.l.wrap.b32 	%r5484, %r5480, %r5479, 30;
	mov.b64 	%rd7916, {%r5484, %r5483};
	xor.b64  	%rd7917, %rd7915, %rd7916;
	shf.l.wrap.b32 	%r5485, %r5479, %r5480, 25;
	shf.l.wrap.b32 	%r5486, %r5480, %r5479, 25;
	mov.b64 	%rd7918, {%r5486, %r5485};
	xor.b64  	%rd7919, %rd7917, %rd7918;
	and.b64  	%rd7920, %rd7888, %rd7851;
	or.b64  	%rd7921, %rd7888, %rd7851;
	and.b64  	%rd7922, %rd7921, %rd7814;
	or.b64  	%rd7923, %rd7922, %rd7920;
	add.s64 	%rd7924, %rd7923, %rd7919;
	add.s64 	%rd7925, %rd7924, %rd7913;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5487,%dummy}, %rd7864;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5488}, %rd7864;
	}
	shf.r.wrap.b32 	%r5489, %r5488, %r5487, 19;
	shf.r.wrap.b32 	%r5490, %r5487, %r5488, 19;
	mov.b64 	%rd7926, {%r5490, %r5489};
	shf.l.wrap.b32 	%r5491, %r5487, %r5488, 3;
	shf.l.wrap.b32 	%r5492, %r5488, %r5487, 3;
	mov.b64 	%rd7927, {%r5492, %r5491};
	xor.b64  	%rd7928, %rd7926, %rd7927;
	shr.u64 	%rd7929, %rd7864, 6;
	xor.b64  	%rd7930, %rd7928, %rd7929;
	shf.r.wrap.b32 	%r5493, %r5150, %r5149, 1;
	shf.r.wrap.b32 	%r5494, %r5149, %r5150, 1;
	mov.b64 	%rd7931, {%r5494, %r5493};
	shf.r.wrap.b32 	%r5495, %r5150, %r5149, 8;
	shf.r.wrap.b32 	%r5496, %r5149, %r5150, 8;
	mov.b64 	%rd7932, {%r5496, %r5495};
	xor.b64  	%rd7933, %rd7931, %rd7932;
	shr.u64 	%rd7934, %rd7383, 7;
	xor.b64  	%rd7935, %rd7933, %rd7934;
	add.s64 	%rd7936, %rd7930, %rd7346;
	add.s64 	%rd7937, %rd7936, %rd7679;
	add.s64 	%rd7938, %rd7937, %rd7935;
	add.s64 	%rd7939, %rd7938, %rd7803;
	xor.b64  	%rd7940, %rd7877, %rd7840;
	and.b64  	%rd7941, %rd7914, %rd7940;
	xor.b64  	%rd7942, %rd7941, %rd7840;
	add.s64 	%rd7943, %rd7939, %rd7942;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5497,%dummy}, %rd7914;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5498}, %rd7914;
	}
	shf.r.wrap.b32 	%r5499, %r5498, %r5497, 14;
	shf.r.wrap.b32 	%r5500, %r5497, %r5498, 14;
	mov.b64 	%rd7944, {%r5500, %r5499};
	shf.r.wrap.b32 	%r5501, %r5498, %r5497, 18;
	shf.r.wrap.b32 	%r5502, %r5497, %r5498, 18;
	mov.b64 	%rd7945, {%r5502, %r5501};
	xor.b64  	%rd7946, %rd7944, %rd7945;
	shf.l.wrap.b32 	%r5503, %r5497, %r5498, 23;
	shf.l.wrap.b32 	%r5504, %r5498, %r5497, 23;
	mov.b64 	%rd7947, {%r5504, %r5503};
	xor.b64  	%rd7948, %rd7946, %rd7947;
	add.s64 	%rd7949, %rd7943, %rd7948;
	add.s64 	%rd7950, %rd7949, -3880063495543823972;
	add.s64 	%rd7951, %rd7950, %rd7814;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5505,%dummy}, %rd7925;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5506}, %rd7925;
	}
	shf.r.wrap.b32 	%r5507, %r5506, %r5505, 28;
	shf.r.wrap.b32 	%r5508, %r5505, %r5506, 28;
	mov.b64 	%rd7952, {%r5508, %r5507};
	shf.l.wrap.b32 	%r5509, %r5505, %r5506, 30;
	shf.l.wrap.b32 	%r5510, %r5506, %r5505, 30;
	mov.b64 	%rd7953, {%r5510, %r5509};
	xor.b64  	%rd7954, %rd7952, %rd7953;
	shf.l.wrap.b32 	%r5511, %r5505, %r5506, 25;
	shf.l.wrap.b32 	%r5512, %r5506, %r5505, 25;
	mov.b64 	%rd7955, {%r5512, %r5511};
	xor.b64  	%rd7956, %rd7954, %rd7955;
	and.b64  	%rd7957, %rd7925, %rd7888;
	or.b64  	%rd7958, %rd7925, %rd7888;
	and.b64  	%rd7959, %rd7958, %rd7851;
	or.b64  	%rd7960, %rd7959, %rd7957;
	add.s64 	%rd7961, %rd7960, %rd7956;
	add.s64 	%rd7962, %rd7961, %rd7950;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5513,%dummy}, %rd7901;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5514}, %rd7901;
	}
	shf.r.wrap.b32 	%r5515, %r5514, %r5513, 19;
	shf.r.wrap.b32 	%r5516, %r5513, %r5514, 19;
	mov.b64 	%rd7963, {%r5516, %r5515};
	shf.l.wrap.b32 	%r5517, %r5513, %r5514, 3;
	shf.l.wrap.b32 	%r5518, %r5514, %r5513, 3;
	mov.b64 	%rd7964, {%r5518, %r5517};
	xor.b64  	%rd7965, %rd7963, %rd7964;
	shr.u64 	%rd7966, %rd7901, 6;
	xor.b64  	%rd7967, %rd7965, %rd7966;
	shf.r.wrap.b32 	%r5519, %r5176, %r5175, 1;
	shf.r.wrap.b32 	%r5520, %r5175, %r5176, 1;
	mov.b64 	%rd7968, {%r5520, %r5519};
	shf.r.wrap.b32 	%r5521, %r5176, %r5175, 8;
	shf.r.wrap.b32 	%r5522, %r5175, %r5176, 8;
	mov.b64 	%rd7969, {%r5522, %r5521};
	xor.b64  	%rd7970, %rd7968, %rd7969;
	shr.u64 	%rd7971, %rd7420, 7;
	xor.b64  	%rd7972, %rd7970, %rd7971;
	add.s64 	%rd7973, %rd7967, %rd7383;
	add.s64 	%rd7974, %rd7973, %rd7716;
	add.s64 	%rd7975, %rd7974, %rd7972;
	add.s64 	%rd7976, %rd7975, %rd7840;
	xor.b64  	%rd7977, %rd7914, %rd7877;
	and.b64  	%rd7978, %rd7951, %rd7977;
	xor.b64  	%rd7979, %rd7978, %rd7877;
	add.s64 	%rd7980, %rd7976, %rd7979;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5523,%dummy}, %rd7951;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5524}, %rd7951;
	}
	shf.r.wrap.b32 	%r5525, %r5524, %r5523, 14;
	shf.r.wrap.b32 	%r5526, %r5523, %r5524, 14;
	mov.b64 	%rd7981, {%r5526, %r5525};
	shf.r.wrap.b32 	%r5527, %r5524, %r5523, 18;
	shf.r.wrap.b32 	%r5528, %r5523, %r5524, 18;
	mov.b64 	%rd7982, {%r5528, %r5527};
	xor.b64  	%rd7983, %rd7981, %rd7982;
	shf.l.wrap.b32 	%r5529, %r5523, %r5524, 23;
	shf.l.wrap.b32 	%r5530, %r5524, %r5523, 23;
	mov.b64 	%rd7984, {%r5530, %r5529};
	xor.b64  	%rd7985, %rd7983, %rd7984;
	add.s64 	%rd7986, %rd7980, %rd7985;
	add.s64 	%rd7987, %rd7986, -3348786107499101689;
	add.s64 	%rd7988, %rd7987, %rd7851;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5531,%dummy}, %rd7962;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5532}, %rd7962;
	}
	shf.r.wrap.b32 	%r5533, %r5532, %r5531, 28;
	shf.r.wrap.b32 	%r5534, %r5531, %r5532, 28;
	mov.b64 	%rd7989, {%r5534, %r5533};
	shf.l.wrap.b32 	%r5535, %r5531, %r5532, 30;
	shf.l.wrap.b32 	%r5536, %r5532, %r5531, 30;
	mov.b64 	%rd7990, {%r5536, %r5535};
	xor.b64  	%rd7991, %rd7989, %rd7990;
	shf.l.wrap.b32 	%r5537, %r5531, %r5532, 25;
	shf.l.wrap.b32 	%r5538, %r5532, %r5531, 25;
	mov.b64 	%rd7992, {%r5538, %r5537};
	xor.b64  	%rd7993, %rd7991, %rd7992;
	and.b64  	%rd7994, %rd7962, %rd7925;
	or.b64  	%rd7995, %rd7962, %rd7925;
	and.b64  	%rd7996, %rd7995, %rd7888;
	or.b64  	%rd7997, %rd7996, %rd7994;
	add.s64 	%rd7998, %rd7997, %rd7993;
	add.s64 	%rd7999, %rd7998, %rd7987;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5539,%dummy}, %rd7938;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5540}, %rd7938;
	}
	shf.r.wrap.b32 	%r5541, %r5540, %r5539, 19;
	shf.r.wrap.b32 	%r5542, %r5539, %r5540, 19;
	mov.b64 	%rd8000, {%r5542, %r5541};
	shf.l.wrap.b32 	%r5543, %r5539, %r5540, 3;
	shf.l.wrap.b32 	%r5544, %r5540, %r5539, 3;
	mov.b64 	%rd8001, {%r5544, %r5543};
	xor.b64  	%rd8002, %rd8000, %rd8001;
	shr.u64 	%rd8003, %rd7938, 6;
	xor.b64  	%rd8004, %rd8002, %rd8003;
	shf.r.wrap.b32 	%r5545, %r5202, %r5201, 1;
	shf.r.wrap.b32 	%r5546, %r5201, %r5202, 1;
	mov.b64 	%rd8005, {%r5546, %r5545};
	shf.r.wrap.b32 	%r5547, %r5202, %r5201, 8;
	shf.r.wrap.b32 	%r5548, %r5201, %r5202, 8;
	mov.b64 	%rd8006, {%r5548, %r5547};
	xor.b64  	%rd8007, %rd8005, %rd8006;
	shr.u64 	%rd8008, %rd7457, 7;
	xor.b64  	%rd8009, %rd8007, %rd8008;
	add.s64 	%rd8010, %rd8004, %rd7420;
	add.s64 	%rd8011, %rd8010, %rd7753;
	add.s64 	%rd8012, %rd8011, %rd8009;
	add.s64 	%rd8013, %rd8012, %rd7877;
	xor.b64  	%rd8014, %rd7951, %rd7914;
	and.b64  	%rd8015, %rd7988, %rd8014;
	xor.b64  	%rd8016, %rd8015, %rd7914;
	add.s64 	%rd8017, %rd8013, %rd8016;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5549,%dummy}, %rd7988;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5550}, %rd7988;
	}
	shf.r.wrap.b32 	%r5551, %r5550, %r5549, 14;
	shf.r.wrap.b32 	%r5552, %r5549, %r5550, 14;
	mov.b64 	%rd8018, {%r5552, %r5551};
	shf.r.wrap.b32 	%r5553, %r5550, %r5549, 18;
	shf.r.wrap.b32 	%r5554, %r5549, %r5550, 18;
	mov.b64 	%rd8019, {%r5554, %r5553};
	xor.b64  	%rd8020, %rd8018, %rd8019;
	shf.l.wrap.b32 	%r5555, %r5549, %r5550, 23;
	shf.l.wrap.b32 	%r5556, %r5550, %r5549, 23;
	mov.b64 	%rd8021, {%r5556, %r5555};
	xor.b64  	%rd8022, %rd8020, %rd8021;
	add.s64 	%rd8023, %rd8017, %rd8022;
	add.s64 	%rd8024, %rd8023, -1523767162380948706;
	add.s64 	%rd8025, %rd8024, %rd7888;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5557,%dummy}, %rd7999;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5558}, %rd7999;
	}
	shf.r.wrap.b32 	%r5559, %r5558, %r5557, 28;
	shf.r.wrap.b32 	%r5560, %r5557, %r5558, 28;
	mov.b64 	%rd8026, {%r5560, %r5559};
	shf.l.wrap.b32 	%r5561, %r5557, %r5558, 30;
	shf.l.wrap.b32 	%r5562, %r5558, %r5557, 30;
	mov.b64 	%rd8027, {%r5562, %r5561};
	xor.b64  	%rd8028, %rd8026, %rd8027;
	shf.l.wrap.b32 	%r5563, %r5557, %r5558, 25;
	shf.l.wrap.b32 	%r5564, %r5558, %r5557, 25;
	mov.b64 	%rd8029, {%r5564, %r5563};
	xor.b64  	%rd8030, %rd8028, %rd8029;
	and.b64  	%rd8031, %rd7999, %rd7962;
	or.b64  	%rd8032, %rd7999, %rd7962;
	and.b64  	%rd8033, %rd8032, %rd7925;
	or.b64  	%rd8034, %rd8033, %rd8031;
	add.s64 	%rd8035, %rd8034, %rd8030;
	add.s64 	%rd8036, %rd8035, %rd8024;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5565,%dummy}, %rd7975;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5566}, %rd7975;
	}
	shf.r.wrap.b32 	%r5567, %r5566, %r5565, 19;
	shf.r.wrap.b32 	%r5568, %r5565, %r5566, 19;
	mov.b64 	%rd8037, {%r5568, %r5567};
	shf.l.wrap.b32 	%r5569, %r5565, %r5566, 3;
	shf.l.wrap.b32 	%r5570, %r5566, %r5565, 3;
	mov.b64 	%rd8038, {%r5570, %r5569};
	xor.b64  	%rd8039, %rd8037, %rd8038;
	shr.u64 	%rd8040, %rd7975, 6;
	xor.b64  	%rd8041, %rd8039, %rd8040;
	shf.r.wrap.b32 	%r5571, %r5228, %r5227, 1;
	shf.r.wrap.b32 	%r5572, %r5227, %r5228, 1;
	mov.b64 	%rd8042, {%r5572, %r5571};
	shf.r.wrap.b32 	%r5573, %r5228, %r5227, 8;
	shf.r.wrap.b32 	%r5574, %r5227, %r5228, 8;
	mov.b64 	%rd8043, {%r5574, %r5573};
	xor.b64  	%rd8044, %rd8042, %rd8043;
	shr.u64 	%rd8045, %rd7494, 7;
	xor.b64  	%rd8046, %rd8044, %rd8045;
	add.s64 	%rd8047, %rd8041, %rd7457;
	add.s64 	%rd8048, %rd8047, %rd7790;
	add.s64 	%rd8049, %rd8048, %rd8046;
	add.s64 	%rd8050, %rd8049, %rd7914;
	xor.b64  	%rd8051, %rd7988, %rd7951;
	and.b64  	%rd8052, %rd8025, %rd8051;
	xor.b64  	%rd8053, %rd8052, %rd7951;
	add.s64 	%rd8054, %rd8050, %rd8053;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5575,%dummy}, %rd8025;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5576}, %rd8025;
	}
	shf.r.wrap.b32 	%r5577, %r5576, %r5575, 14;
	shf.r.wrap.b32 	%r5578, %r5575, %r5576, 14;
	mov.b64 	%rd8055, {%r5578, %r5577};
	shf.r.wrap.b32 	%r5579, %r5576, %r5575, 18;
	shf.r.wrap.b32 	%r5580, %r5575, %r5576, 18;
	mov.b64 	%rd8056, {%r5580, %r5579};
	xor.b64  	%rd8057, %rd8055, %rd8056;
	shf.l.wrap.b32 	%r5581, %r5575, %r5576, 23;
	shf.l.wrap.b32 	%r5582, %r5576, %r5575, 23;
	mov.b64 	%rd8058, {%r5582, %r5581};
	xor.b64  	%rd8059, %rd8057, %rd8058;
	add.s64 	%rd8060, %rd8054, %rd8059;
	add.s64 	%rd8061, %rd8060, -757361751448694408;
	add.s64 	%rd8062, %rd8061, %rd7925;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5583,%dummy}, %rd8036;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5584}, %rd8036;
	}
	shf.r.wrap.b32 	%r5585, %r5584, %r5583, 28;
	shf.r.wrap.b32 	%r5586, %r5583, %r5584, 28;
	mov.b64 	%rd8063, {%r5586, %r5585};
	shf.l.wrap.b32 	%r5587, %r5583, %r5584, 30;
	shf.l.wrap.b32 	%r5588, %r5584, %r5583, 30;
	mov.b64 	%rd8064, {%r5588, %r5587};
	xor.b64  	%rd8065, %rd8063, %rd8064;
	shf.l.wrap.b32 	%r5589, %r5583, %r5584, 25;
	shf.l.wrap.b32 	%r5590, %r5584, %r5583, 25;
	mov.b64 	%rd8066, {%r5590, %r5589};
	xor.b64  	%rd8067, %rd8065, %rd8066;
	and.b64  	%rd8068, %rd8036, %rd7999;
	or.b64  	%rd8069, %rd8036, %rd7999;
	and.b64  	%rd8070, %rd8069, %rd7962;
	or.b64  	%rd8071, %rd8070, %rd8068;
	add.s64 	%rd8072, %rd8071, %rd8067;
	add.s64 	%rd8073, %rd8072, %rd8061;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5591,%dummy}, %rd8012;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5592}, %rd8012;
	}
	shf.r.wrap.b32 	%r5593, %r5592, %r5591, 19;
	shf.r.wrap.b32 	%r5594, %r5591, %r5592, 19;
	mov.b64 	%rd8074, {%r5594, %r5593};
	shf.l.wrap.b32 	%r5595, %r5591, %r5592, 3;
	shf.l.wrap.b32 	%r5596, %r5592, %r5591, 3;
	mov.b64 	%rd8075, {%r5596, %r5595};
	xor.b64  	%rd8076, %rd8074, %rd8075;
	shr.u64 	%rd8077, %rd8012, 6;
	xor.b64  	%rd8078, %rd8076, %rd8077;
	shf.r.wrap.b32 	%r5597, %r5254, %r5253, 1;
	shf.r.wrap.b32 	%r5598, %r5253, %r5254, 1;
	mov.b64 	%rd8079, {%r5598, %r5597};
	shf.r.wrap.b32 	%r5599, %r5254, %r5253, 8;
	shf.r.wrap.b32 	%r5600, %r5253, %r5254, 8;
	mov.b64 	%rd8080, {%r5600, %r5599};
	xor.b64  	%rd8081, %rd8079, %rd8080;
	shr.u64 	%rd8082, %rd7531, 7;
	xor.b64  	%rd8083, %rd8081, %rd8082;
	add.s64 	%rd8084, %rd8078, %rd7494;
	add.s64 	%rd8085, %rd8084, %rd7827;
	add.s64 	%rd8086, %rd8085, %rd8083;
	add.s64 	%rd8087, %rd8086, %rd7951;
	xor.b64  	%rd8088, %rd8025, %rd7988;
	and.b64  	%rd8089, %rd8062, %rd8088;
	xor.b64  	%rd8090, %rd8089, %rd7988;
	add.s64 	%rd8091, %rd8087, %rd8090;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5601,%dummy}, %rd8062;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5602}, %rd8062;
	}
	shf.r.wrap.b32 	%r5603, %r5602, %r5601, 14;
	shf.r.wrap.b32 	%r5604, %r5601, %r5602, 14;
	mov.b64 	%rd8092, {%r5604, %r5603};
	shf.r.wrap.b32 	%r5605, %r5602, %r5601, 18;
	shf.r.wrap.b32 	%r5606, %r5601, %r5602, 18;
	mov.b64 	%rd8093, {%r5606, %r5605};
	xor.b64  	%rd8094, %rd8092, %rd8093;
	shf.l.wrap.b32 	%r5607, %r5601, %r5602, 23;
	shf.l.wrap.b32 	%r5608, %r5602, %r5601, 23;
	mov.b64 	%rd8095, {%r5608, %r5607};
	xor.b64  	%rd8096, %rd8094, %rd8095;
	add.s64 	%rd8097, %rd8091, %rd8096;
	add.s64 	%rd8098, %rd8097, 500013540394364858;
	add.s64 	%rd8099, %rd8098, %rd7962;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5609,%dummy}, %rd8073;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5610}, %rd8073;
	}
	shf.r.wrap.b32 	%r5611, %r5610, %r5609, 28;
	shf.r.wrap.b32 	%r5612, %r5609, %r5610, 28;
	mov.b64 	%rd8100, {%r5612, %r5611};
	shf.l.wrap.b32 	%r5613, %r5609, %r5610, 30;
	shf.l.wrap.b32 	%r5614, %r5610, %r5609, 30;
	mov.b64 	%rd8101, {%r5614, %r5613};
	xor.b64  	%rd8102, %rd8100, %rd8101;
	shf.l.wrap.b32 	%r5615, %r5609, %r5610, 25;
	shf.l.wrap.b32 	%r5616, %r5610, %r5609, 25;
	mov.b64 	%rd8103, {%r5616, %r5615};
	xor.b64  	%rd8104, %rd8102, %rd8103;
	and.b64  	%rd8105, %rd8073, %rd8036;
	or.b64  	%rd8106, %rd8073, %rd8036;
	and.b64  	%rd8107, %rd8106, %rd7999;
	or.b64  	%rd8108, %rd8107, %rd8105;
	add.s64 	%rd8109, %rd8108, %rd8104;
	add.s64 	%rd8110, %rd8109, %rd8098;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5617,%dummy}, %rd8049;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5618}, %rd8049;
	}
	shf.r.wrap.b32 	%r5619, %r5618, %r5617, 19;
	shf.r.wrap.b32 	%r5620, %r5617, %r5618, 19;
	mov.b64 	%rd8111, {%r5620, %r5619};
	shf.l.wrap.b32 	%r5621, %r5617, %r5618, 3;
	shf.l.wrap.b32 	%r5622, %r5618, %r5617, 3;
	mov.b64 	%rd8112, {%r5622, %r5621};
	xor.b64  	%rd8113, %rd8111, %rd8112;
	shr.u64 	%rd8114, %rd8049, 6;
	xor.b64  	%rd8115, %rd8113, %rd8114;
	shf.r.wrap.b32 	%r5623, %r5280, %r5279, 1;
	shf.r.wrap.b32 	%r5624, %r5279, %r5280, 1;
	mov.b64 	%rd8116, {%r5624, %r5623};
	shf.r.wrap.b32 	%r5625, %r5280, %r5279, 8;
	shf.r.wrap.b32 	%r5626, %r5279, %r5280, 8;
	mov.b64 	%rd8117, {%r5626, %r5625};
	xor.b64  	%rd8118, %rd8116, %rd8117;
	shr.u64 	%rd8119, %rd7568, 7;
	xor.b64  	%rd8120, %rd8118, %rd8119;
	add.s64 	%rd8121, %rd8115, %rd7531;
	add.s64 	%rd8122, %rd8121, %rd7864;
	add.s64 	%rd8123, %rd8122, %rd8120;
	add.s64 	%rd8124, %rd8123, %rd7988;
	xor.b64  	%rd8125, %rd8062, %rd8025;
	and.b64  	%rd8126, %rd8099, %rd8125;
	xor.b64  	%rd8127, %rd8126, %rd8025;
	add.s64 	%rd8128, %rd8124, %rd8127;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5627,%dummy}, %rd8099;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5628}, %rd8099;
	}
	shf.r.wrap.b32 	%r5629, %r5628, %r5627, 14;
	shf.r.wrap.b32 	%r5630, %r5627, %r5628, 14;
	mov.b64 	%rd8129, {%r5630, %r5629};
	shf.r.wrap.b32 	%r5631, %r5628, %r5627, 18;
	shf.r.wrap.b32 	%r5632, %r5627, %r5628, 18;
	mov.b64 	%rd8130, {%r5632, %r5631};
	xor.b64  	%rd8131, %rd8129, %rd8130;
	shf.l.wrap.b32 	%r5633, %r5627, %r5628, 23;
	shf.l.wrap.b32 	%r5634, %r5628, %r5627, 23;
	mov.b64 	%rd8132, {%r5634, %r5633};
	xor.b64  	%rd8133, %rd8131, %rd8132;
	add.s64 	%rd8134, %rd8128, %rd8133;
	add.s64 	%rd8135, %rd8134, 748580250866718886;
	add.s64 	%rd8136, %rd8135, %rd7999;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5635,%dummy}, %rd8110;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5636}, %rd8110;
	}
	shf.r.wrap.b32 	%r5637, %r5636, %r5635, 28;
	shf.r.wrap.b32 	%r5638, %r5635, %r5636, 28;
	mov.b64 	%rd8137, {%r5638, %r5637};
	shf.l.wrap.b32 	%r5639, %r5635, %r5636, 30;
	shf.l.wrap.b32 	%r5640, %r5636, %r5635, 30;
	mov.b64 	%rd8138, {%r5640, %r5639};
	xor.b64  	%rd8139, %rd8137, %rd8138;
	shf.l.wrap.b32 	%r5641, %r5635, %r5636, 25;
	shf.l.wrap.b32 	%r5642, %r5636, %r5635, 25;
	mov.b64 	%rd8140, {%r5642, %r5641};
	xor.b64  	%rd8141, %rd8139, %rd8140;
	and.b64  	%rd8142, %rd8110, %rd8073;
	or.b64  	%rd8143, %rd8110, %rd8073;
	and.b64  	%rd8144, %rd8143, %rd8036;
	or.b64  	%rd8145, %rd8144, %rd8142;
	add.s64 	%rd8146, %rd8145, %rd8141;
	add.s64 	%rd8147, %rd8146, %rd8135;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5643,%dummy}, %rd8086;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5644}, %rd8086;
	}
	shf.r.wrap.b32 	%r5645, %r5644, %r5643, 19;
	shf.r.wrap.b32 	%r5646, %r5643, %r5644, 19;
	mov.b64 	%rd8148, {%r5646, %r5645};
	shf.l.wrap.b32 	%r5647, %r5643, %r5644, 3;
	shf.l.wrap.b32 	%r5648, %r5644, %r5643, 3;
	mov.b64 	%rd8149, {%r5648, %r5647};
	xor.b64  	%rd8150, %rd8148, %rd8149;
	shr.u64 	%rd8151, %rd8086, 6;
	xor.b64  	%rd8152, %rd8150, %rd8151;
	shf.r.wrap.b32 	%r5649, %r5306, %r5305, 1;
	shf.r.wrap.b32 	%r5650, %r5305, %r5306, 1;
	mov.b64 	%rd8153, {%r5650, %r5649};
	shf.r.wrap.b32 	%r5651, %r5306, %r5305, 8;
	shf.r.wrap.b32 	%r5652, %r5305, %r5306, 8;
	mov.b64 	%rd8154, {%r5652, %r5651};
	xor.b64  	%rd8155, %rd8153, %rd8154;
	shr.u64 	%rd8156, %rd7605, 7;
	xor.b64  	%rd8157, %rd8155, %rd8156;
	add.s64 	%rd8158, %rd8152, %rd7568;
	add.s64 	%rd8159, %rd8158, %rd7901;
	add.s64 	%rd8160, %rd8159, %rd8157;
	add.s64 	%rd8161, %rd8160, %rd8025;
	xor.b64  	%rd8162, %rd8099, %rd8062;
	and.b64  	%rd8163, %rd8136, %rd8162;
	xor.b64  	%rd8164, %rd8163, %rd8062;
	add.s64 	%rd8165, %rd8161, %rd8164;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5653,%dummy}, %rd8136;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5654}, %rd8136;
	}
	shf.r.wrap.b32 	%r5655, %r5654, %r5653, 14;
	shf.r.wrap.b32 	%r5656, %r5653, %r5654, 14;
	mov.b64 	%rd8166, {%r5656, %r5655};
	shf.r.wrap.b32 	%r5657, %r5654, %r5653, 18;
	shf.r.wrap.b32 	%r5658, %r5653, %r5654, 18;
	mov.b64 	%rd8167, {%r5658, %r5657};
	xor.b64  	%rd8168, %rd8166, %rd8167;
	shf.l.wrap.b32 	%r5659, %r5653, %r5654, 23;
	shf.l.wrap.b32 	%r5660, %r5654, %r5653, 23;
	mov.b64 	%rd8169, {%r5660, %r5659};
	xor.b64  	%rd8170, %rd8168, %rd8169;
	add.s64 	%rd8171, %rd8165, %rd8170;
	add.s64 	%rd8172, %rd8171, 1242879168328830382;
	add.s64 	%rd8173, %rd8172, %rd8036;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5661,%dummy}, %rd8147;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5662}, %rd8147;
	}
	shf.r.wrap.b32 	%r5663, %r5662, %r5661, 28;
	shf.r.wrap.b32 	%r5664, %r5661, %r5662, 28;
	mov.b64 	%rd8174, {%r5664, %r5663};
	shf.l.wrap.b32 	%r5665, %r5661, %r5662, 30;
	shf.l.wrap.b32 	%r5666, %r5662, %r5661, 30;
	mov.b64 	%rd8175, {%r5666, %r5665};
	xor.b64  	%rd8176, %rd8174, %rd8175;
	shf.l.wrap.b32 	%r5667, %r5661, %r5662, 25;
	shf.l.wrap.b32 	%r5668, %r5662, %r5661, 25;
	mov.b64 	%rd8177, {%r5668, %r5667};
	xor.b64  	%rd8178, %rd8176, %rd8177;
	and.b64  	%rd8179, %rd8147, %rd8110;
	or.b64  	%rd8180, %rd8147, %rd8110;
	and.b64  	%rd8181, %rd8180, %rd8073;
	or.b64  	%rd8182, %rd8181, %rd8179;
	add.s64 	%rd8183, %rd8182, %rd8178;
	add.s64 	%rd8184, %rd8183, %rd8172;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5669,%dummy}, %rd8123;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5670}, %rd8123;
	}
	shf.r.wrap.b32 	%r5671, %r5670, %r5669, 19;
	shf.r.wrap.b32 	%r5672, %r5669, %r5670, 19;
	mov.b64 	%rd8185, {%r5672, %r5671};
	shf.l.wrap.b32 	%r5673, %r5669, %r5670, 3;
	shf.l.wrap.b32 	%r5674, %r5670, %r5669, 3;
	mov.b64 	%rd8186, {%r5674, %r5673};
	xor.b64  	%rd8187, %rd8185, %rd8186;
	shr.u64 	%rd8188, %rd8123, 6;
	xor.b64  	%rd8189, %rd8187, %rd8188;
	shf.r.wrap.b32 	%r5675, %r5332, %r5331, 1;
	shf.r.wrap.b32 	%r5676, %r5331, %r5332, 1;
	mov.b64 	%rd8190, {%r5676, %r5675};
	shf.r.wrap.b32 	%r5677, %r5332, %r5331, 8;
	shf.r.wrap.b32 	%r5678, %r5331, %r5332, 8;
	mov.b64 	%rd8191, {%r5678, %r5677};
	xor.b64  	%rd8192, %rd8190, %rd8191;
	shr.u64 	%rd8193, %rd7642, 7;
	xor.b64  	%rd8194, %rd8192, %rd8193;
	add.s64 	%rd8195, %rd8189, %rd7605;
	add.s64 	%rd8196, %rd8195, %rd7938;
	add.s64 	%rd8197, %rd8196, %rd8194;
	add.s64 	%rd8198, %rd8197, %rd8062;
	xor.b64  	%rd8199, %rd8136, %rd8099;
	and.b64  	%rd8200, %rd8173, %rd8199;
	xor.b64  	%rd8201, %rd8200, %rd8099;
	add.s64 	%rd8202, %rd8198, %rd8201;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5679,%dummy}, %rd8173;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5680}, %rd8173;
	}
	shf.r.wrap.b32 	%r5681, %r5680, %r5679, 14;
	shf.r.wrap.b32 	%r5682, %r5679, %r5680, 14;
	mov.b64 	%rd8203, {%r5682, %r5681};
	shf.r.wrap.b32 	%r5683, %r5680, %r5679, 18;
	shf.r.wrap.b32 	%r5684, %r5679, %r5680, 18;
	mov.b64 	%rd8204, {%r5684, %r5683};
	xor.b64  	%rd8205, %rd8203, %rd8204;
	shf.l.wrap.b32 	%r5685, %r5679, %r5680, 23;
	shf.l.wrap.b32 	%r5686, %r5680, %r5679, 23;
	mov.b64 	%rd8206, {%r5686, %r5685};
	xor.b64  	%rd8207, %rd8205, %rd8206;
	add.s64 	%rd8208, %rd8202, %rd8207;
	add.s64 	%rd8209, %rd8208, 1977374033974150939;
	add.s64 	%rd8210, %rd8209, %rd8073;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5687,%dummy}, %rd8184;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5688}, %rd8184;
	}
	shf.r.wrap.b32 	%r5689, %r5688, %r5687, 28;
	shf.r.wrap.b32 	%r5690, %r5687, %r5688, 28;
	mov.b64 	%rd8211, {%r5690, %r5689};
	shf.l.wrap.b32 	%r5691, %r5687, %r5688, 30;
	shf.l.wrap.b32 	%r5692, %r5688, %r5687, 30;
	mov.b64 	%rd8212, {%r5692, %r5691};
	xor.b64  	%rd8213, %rd8211, %rd8212;
	shf.l.wrap.b32 	%r5693, %r5687, %r5688, 25;
	shf.l.wrap.b32 	%r5694, %r5688, %r5687, 25;
	mov.b64 	%rd8214, {%r5694, %r5693};
	xor.b64  	%rd8215, %rd8213, %rd8214;
	and.b64  	%rd8216, %rd8184, %rd8147;
	or.b64  	%rd8217, %rd8184, %rd8147;
	and.b64  	%rd8218, %rd8217, %rd8110;
	or.b64  	%rd8219, %rd8218, %rd8216;
	add.s64 	%rd8220, %rd8219, %rd8215;
	add.s64 	%rd8221, %rd8220, %rd8209;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5695,%dummy}, %rd8160;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5696}, %rd8160;
	}
	shf.r.wrap.b32 	%r5697, %r5696, %r5695, 19;
	shf.r.wrap.b32 	%r5698, %r5695, %r5696, 19;
	mov.b64 	%rd8222, {%r5698, %r5697};
	shf.l.wrap.b32 	%r5699, %r5695, %r5696, 3;
	shf.l.wrap.b32 	%r5700, %r5696, %r5695, 3;
	mov.b64 	%rd8223, {%r5700, %r5699};
	xor.b64  	%rd8224, %rd8222, %rd8223;
	shr.u64 	%rd8225, %rd8160, 6;
	xor.b64  	%rd8226, %rd8224, %rd8225;
	shf.r.wrap.b32 	%r5701, %r5358, %r5357, 1;
	shf.r.wrap.b32 	%r5702, %r5357, %r5358, 1;
	mov.b64 	%rd8227, {%r5702, %r5701};
	shf.r.wrap.b32 	%r5703, %r5358, %r5357, 8;
	shf.r.wrap.b32 	%r5704, %r5357, %r5358, 8;
	mov.b64 	%rd8228, {%r5704, %r5703};
	xor.b64  	%rd8229, %rd8227, %rd8228;
	shr.u64 	%rd8230, %rd7679, 7;
	xor.b64  	%rd8231, %rd8229, %rd8230;
	add.s64 	%rd8232, %rd8226, %rd7642;
	add.s64 	%rd8233, %rd8232, %rd7975;
	add.s64 	%rd8234, %rd8233, %rd8231;
	add.s64 	%rd8235, %rd8234, %rd8099;
	xor.b64  	%rd8236, %rd8173, %rd8136;
	and.b64  	%rd8237, %rd8210, %rd8236;
	xor.b64  	%rd8238, %rd8237, %rd8136;
	add.s64 	%rd8239, %rd8235, %rd8238;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5705,%dummy}, %rd8210;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5706}, %rd8210;
	}
	shf.r.wrap.b32 	%r5707, %r5706, %r5705, 14;
	shf.r.wrap.b32 	%r5708, %r5705, %r5706, 14;
	mov.b64 	%rd8240, {%r5708, %r5707};
	shf.r.wrap.b32 	%r5709, %r5706, %r5705, 18;
	shf.r.wrap.b32 	%r5710, %r5705, %r5706, 18;
	mov.b64 	%rd8241, {%r5710, %r5709};
	xor.b64  	%rd8242, %rd8240, %rd8241;
	shf.l.wrap.b32 	%r5711, %r5705, %r5706, 23;
	shf.l.wrap.b32 	%r5712, %r5706, %r5705, 23;
	mov.b64 	%rd8243, {%r5712, %r5711};
	xor.b64  	%rd8244, %rd8242, %rd8243;
	add.s64 	%rd8245, %rd8239, %rd8244;
	add.s64 	%rd8246, %rd8245, 2944078676154940804;
	add.s64 	%rd8247, %rd8246, %rd8110;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5713,%dummy}, %rd8221;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5714}, %rd8221;
	}
	shf.r.wrap.b32 	%r5715, %r5714, %r5713, 28;
	shf.r.wrap.b32 	%r5716, %r5713, %r5714, 28;
	mov.b64 	%rd8248, {%r5716, %r5715};
	shf.l.wrap.b32 	%r5717, %r5713, %r5714, 30;
	shf.l.wrap.b32 	%r5718, %r5714, %r5713, 30;
	mov.b64 	%rd8249, {%r5718, %r5717};
	xor.b64  	%rd8250, %rd8248, %rd8249;
	shf.l.wrap.b32 	%r5719, %r5713, %r5714, 25;
	shf.l.wrap.b32 	%r5720, %r5714, %r5713, 25;
	mov.b64 	%rd8251, {%r5720, %r5719};
	xor.b64  	%rd8252, %rd8250, %rd8251;
	and.b64  	%rd8253, %rd8221, %rd8184;
	or.b64  	%rd8254, %rd8221, %rd8184;
	and.b64  	%rd8255, %rd8254, %rd8147;
	or.b64  	%rd8256, %rd8255, %rd8253;
	add.s64 	%rd8257, %rd8256, %rd8252;
	add.s64 	%rd8258, %rd8257, %rd8246;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5721,%dummy}, %rd8197;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5722}, %rd8197;
	}
	shf.r.wrap.b32 	%r5723, %r5722, %r5721, 19;
	shf.r.wrap.b32 	%r5724, %r5721, %r5722, 19;
	mov.b64 	%rd8259, {%r5724, %r5723};
	shf.l.wrap.b32 	%r5725, %r5721, %r5722, 3;
	shf.l.wrap.b32 	%r5726, %r5722, %r5721, 3;
	mov.b64 	%rd8260, {%r5726, %r5725};
	xor.b64  	%rd8261, %rd8259, %rd8260;
	shr.u64 	%rd8262, %rd8197, 6;
	xor.b64  	%rd8263, %rd8261, %rd8262;
	shf.r.wrap.b32 	%r5727, %r5384, %r5383, 1;
	shf.r.wrap.b32 	%r5728, %r5383, %r5384, 1;
	mov.b64 	%rd8264, {%r5728, %r5727};
	shf.r.wrap.b32 	%r5729, %r5384, %r5383, 8;
	shf.r.wrap.b32 	%r5730, %r5383, %r5384, 8;
	mov.b64 	%rd8265, {%r5730, %r5729};
	xor.b64  	%rd8266, %rd8264, %rd8265;
	shr.u64 	%rd8267, %rd7716, 7;
	xor.b64  	%rd8268, %rd8266, %rd8267;
	add.s64 	%rd8269, %rd8263, %rd7679;
	add.s64 	%rd8270, %rd8269, %rd8012;
	add.s64 	%rd8271, %rd8270, %rd8268;
	add.s64 	%rd8272, %rd8271, %rd8136;
	xor.b64  	%rd8273, %rd8210, %rd8173;
	and.b64  	%rd8274, %rd8247, %rd8273;
	xor.b64  	%rd8275, %rd8274, %rd8173;
	add.s64 	%rd8276, %rd8272, %rd8275;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5731,%dummy}, %rd8247;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5732}, %rd8247;
	}
	shf.r.wrap.b32 	%r5733, %r5732, %r5731, 14;
	shf.r.wrap.b32 	%r5734, %r5731, %r5732, 14;
	mov.b64 	%rd8277, {%r5734, %r5733};
	shf.r.wrap.b32 	%r5735, %r5732, %r5731, 18;
	shf.r.wrap.b32 	%r5736, %r5731, %r5732, 18;
	mov.b64 	%rd8278, {%r5736, %r5735};
	xor.b64  	%rd8279, %rd8277, %rd8278;
	shf.l.wrap.b32 	%r5737, %r5731, %r5732, 23;
	shf.l.wrap.b32 	%r5738, %r5732, %r5731, 23;
	mov.b64 	%rd8280, {%r5738, %r5737};
	xor.b64  	%rd8281, %rd8279, %rd8280;
	add.s64 	%rd8282, %rd8276, %rd8281;
	add.s64 	%rd8283, %rd8282, 3659926193048069267;
	add.s64 	%rd8284, %rd8283, %rd8147;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5739,%dummy}, %rd8258;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5740}, %rd8258;
	}
	shf.r.wrap.b32 	%r5741, %r5740, %r5739, 28;
	shf.r.wrap.b32 	%r5742, %r5739, %r5740, 28;
	mov.b64 	%rd8285, {%r5742, %r5741};
	shf.l.wrap.b32 	%r5743, %r5739, %r5740, 30;
	shf.l.wrap.b32 	%r5744, %r5740, %r5739, 30;
	mov.b64 	%rd8286, {%r5744, %r5743};
	xor.b64  	%rd8287, %rd8285, %rd8286;
	shf.l.wrap.b32 	%r5745, %r5739, %r5740, 25;
	shf.l.wrap.b32 	%r5746, %r5740, %r5739, 25;
	mov.b64 	%rd8288, {%r5746, %r5745};
	xor.b64  	%rd8289, %rd8287, %rd8288;
	and.b64  	%rd8290, %rd8258, %rd8221;
	or.b64  	%rd8291, %rd8258, %rd8221;
	and.b64  	%rd8292, %rd8291, %rd8184;
	or.b64  	%rd8293, %rd8292, %rd8290;
	add.s64 	%rd8294, %rd8293, %rd8289;
	add.s64 	%rd8295, %rd8294, %rd8283;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5747,%dummy}, %rd8234;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5748}, %rd8234;
	}
	shf.r.wrap.b32 	%r5749, %r5748, %r5747, 19;
	shf.r.wrap.b32 	%r5750, %r5747, %r5748, 19;
	mov.b64 	%rd8296, {%r5750, %r5749};
	shf.l.wrap.b32 	%r5751, %r5747, %r5748, 3;
	shf.l.wrap.b32 	%r5752, %r5748, %r5747, 3;
	mov.b64 	%rd8297, {%r5752, %r5751};
	xor.b64  	%rd8298, %rd8296, %rd8297;
	shr.u64 	%rd8299, %rd8234, 6;
	xor.b64  	%rd8300, %rd8298, %rd8299;
	shf.r.wrap.b32 	%r5753, %r5410, %r5409, 1;
	shf.r.wrap.b32 	%r5754, %r5409, %r5410, 1;
	mov.b64 	%rd8301, {%r5754, %r5753};
	shf.r.wrap.b32 	%r5755, %r5410, %r5409, 8;
	shf.r.wrap.b32 	%r5756, %r5409, %r5410, 8;
	mov.b64 	%rd8302, {%r5756, %r5755};
	xor.b64  	%rd8303, %rd8301, %rd8302;
	shr.u64 	%rd8304, %rd7753, 7;
	xor.b64  	%rd8305, %rd8303, %rd8304;
	add.s64 	%rd8306, %rd8300, %rd7716;
	add.s64 	%rd8307, %rd8306, %rd8049;
	add.s64 	%rd8308, %rd8307, %rd8305;
	add.s64 	%rd8309, %rd8308, %rd8173;
	xor.b64  	%rd8310, %rd8247, %rd8210;
	and.b64  	%rd8311, %rd8284, %rd8310;
	xor.b64  	%rd8312, %rd8311, %rd8210;
	add.s64 	%rd8313, %rd8309, %rd8312;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5757,%dummy}, %rd8284;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5758}, %rd8284;
	}
	shf.r.wrap.b32 	%r5759, %r5758, %r5757, 14;
	shf.r.wrap.b32 	%r5760, %r5757, %r5758, 14;
	mov.b64 	%rd8314, {%r5760, %r5759};
	shf.r.wrap.b32 	%r5761, %r5758, %r5757, 18;
	shf.r.wrap.b32 	%r5762, %r5757, %r5758, 18;
	mov.b64 	%rd8315, {%r5762, %r5761};
	xor.b64  	%rd8316, %rd8314, %rd8315;
	shf.l.wrap.b32 	%r5763, %r5757, %r5758, 23;
	shf.l.wrap.b32 	%r5764, %r5758, %r5757, 23;
	mov.b64 	%rd8317, {%r5764, %r5763};
	xor.b64  	%rd8318, %rd8316, %rd8317;
	add.s64 	%rd8319, %rd8313, %rd8318;
	add.s64 	%rd8320, %rd8319, 4368137639120453308;
	add.s64 	%rd8321, %rd8320, %rd8184;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5765,%dummy}, %rd8295;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5766}, %rd8295;
	}
	shf.r.wrap.b32 	%r5767, %r5766, %r5765, 28;
	shf.r.wrap.b32 	%r5768, %r5765, %r5766, 28;
	mov.b64 	%rd8322, {%r5768, %r5767};
	shf.l.wrap.b32 	%r5769, %r5765, %r5766, 30;
	shf.l.wrap.b32 	%r5770, %r5766, %r5765, 30;
	mov.b64 	%rd8323, {%r5770, %r5769};
	xor.b64  	%rd8324, %rd8322, %rd8323;
	shf.l.wrap.b32 	%r5771, %r5765, %r5766, 25;
	shf.l.wrap.b32 	%r5772, %r5766, %r5765, 25;
	mov.b64 	%rd8325, {%r5772, %r5771};
	xor.b64  	%rd8326, %rd8324, %rd8325;
	and.b64  	%rd8327, %rd8295, %rd8258;
	or.b64  	%rd8328, %rd8295, %rd8258;
	and.b64  	%rd8329, %rd8328, %rd8221;
	or.b64  	%rd8330, %rd8329, %rd8327;
	add.s64 	%rd8331, %rd8330, %rd8326;
	add.s64 	%rd8332, %rd8331, %rd8320;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5773,%dummy}, %rd8271;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5774}, %rd8271;
	}
	shf.r.wrap.b32 	%r5775, %r5774, %r5773, 19;
	shf.r.wrap.b32 	%r5776, %r5773, %r5774, 19;
	mov.b64 	%rd8333, {%r5776, %r5775};
	shf.l.wrap.b32 	%r5777, %r5773, %r5774, 3;
	shf.l.wrap.b32 	%r5778, %r5774, %r5773, 3;
	mov.b64 	%rd8334, {%r5778, %r5777};
	xor.b64  	%rd8335, %rd8333, %rd8334;
	shr.u64 	%rd8336, %rd8271, 6;
	xor.b64  	%rd8337, %rd8335, %rd8336;
	shf.r.wrap.b32 	%r5779, %r5436, %r5435, 1;
	shf.r.wrap.b32 	%r5780, %r5435, %r5436, 1;
	mov.b64 	%rd8338, {%r5780, %r5779};
	shf.r.wrap.b32 	%r5781, %r5436, %r5435, 8;
	shf.r.wrap.b32 	%r5782, %r5435, %r5436, 8;
	mov.b64 	%rd8339, {%r5782, %r5781};
	xor.b64  	%rd8340, %rd8338, %rd8339;
	shr.u64 	%rd8341, %rd7790, 7;
	xor.b64  	%rd8342, %rd8340, %rd8341;
	add.s64 	%rd8343, %rd8337, %rd7753;
	add.s64 	%rd8344, %rd8343, %rd8086;
	add.s64 	%rd8345, %rd8344, %rd8342;
	add.s64 	%rd8346, %rd8345, %rd8210;
	xor.b64  	%rd8347, %rd8284, %rd8247;
	and.b64  	%rd8348, %rd8321, %rd8347;
	xor.b64  	%rd8349, %rd8348, %rd8247;
	add.s64 	%rd8350, %rd8346, %rd8349;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5783,%dummy}, %rd8321;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5784}, %rd8321;
	}
	shf.r.wrap.b32 	%r5785, %r5784, %r5783, 14;
	shf.r.wrap.b32 	%r5786, %r5783, %r5784, 14;
	mov.b64 	%rd8351, {%r5786, %r5785};
	shf.r.wrap.b32 	%r5787, %r5784, %r5783, 18;
	shf.r.wrap.b32 	%r5788, %r5783, %r5784, 18;
	mov.b64 	%rd8352, {%r5788, %r5787};
	xor.b64  	%rd8353, %rd8351, %rd8352;
	shf.l.wrap.b32 	%r5789, %r5783, %r5784, 23;
	shf.l.wrap.b32 	%r5790, %r5784, %r5783, 23;
	mov.b64 	%rd8354, {%r5790, %r5789};
	xor.b64  	%rd8355, %rd8353, %rd8354;
	add.s64 	%rd8356, %rd8350, %rd8355;
	add.s64 	%rd8357, %rd8356, 4836135668995329356;
	add.s64 	%rd8358, %rd8357, %rd8221;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5791,%dummy}, %rd8332;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5792}, %rd8332;
	}
	shf.r.wrap.b32 	%r5793, %r5792, %r5791, 28;
	shf.r.wrap.b32 	%r5794, %r5791, %r5792, 28;
	mov.b64 	%rd8359, {%r5794, %r5793};
	shf.l.wrap.b32 	%r5795, %r5791, %r5792, 30;
	shf.l.wrap.b32 	%r5796, %r5792, %r5791, 30;
	mov.b64 	%rd8360, {%r5796, %r5795};
	xor.b64  	%rd8361, %rd8359, %rd8360;
	shf.l.wrap.b32 	%r5797, %r5791, %r5792, 25;
	shf.l.wrap.b32 	%r5798, %r5792, %r5791, 25;
	mov.b64 	%rd8362, {%r5798, %r5797};
	xor.b64  	%rd8363, %rd8361, %rd8362;
	and.b64  	%rd8364, %rd8332, %rd8295;
	or.b64  	%rd8365, %rd8332, %rd8295;
	and.b64  	%rd8366, %rd8365, %rd8258;
	or.b64  	%rd8367, %rd8366, %rd8364;
	add.s64 	%rd8368, %rd8367, %rd8363;
	add.s64 	%rd8369, %rd8368, %rd8357;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5799,%dummy}, %rd8308;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5800}, %rd8308;
	}
	shf.r.wrap.b32 	%r5801, %r5800, %r5799, 19;
	shf.r.wrap.b32 	%r5802, %r5799, %r5800, 19;
	mov.b64 	%rd8370, {%r5802, %r5801};
	shf.l.wrap.b32 	%r5803, %r5799, %r5800, 3;
	shf.l.wrap.b32 	%r5804, %r5800, %r5799, 3;
	mov.b64 	%rd8371, {%r5804, %r5803};
	xor.b64  	%rd8372, %rd8370, %rd8371;
	shr.u64 	%rd8373, %rd8308, 6;
	xor.b64  	%rd8374, %rd8372, %rd8373;
	shf.r.wrap.b32 	%r5805, %r5462, %r5461, 1;
	shf.r.wrap.b32 	%r5806, %r5461, %r5462, 1;
	mov.b64 	%rd8375, {%r5806, %r5805};
	shf.r.wrap.b32 	%r5807, %r5462, %r5461, 8;
	shf.r.wrap.b32 	%r5808, %r5461, %r5462, 8;
	mov.b64 	%rd8376, {%r5808, %r5807};
	xor.b64  	%rd8377, %rd8375, %rd8376;
	shr.u64 	%rd8378, %rd7827, 7;
	xor.b64  	%rd8379, %rd8377, %rd8378;
	add.s64 	%rd8380, %rd8374, %rd7790;
	add.s64 	%rd8381, %rd8380, %rd8123;
	add.s64 	%rd8382, %rd8381, %rd8379;
	add.s64 	%rd8383, %rd8382, %rd8247;
	xor.b64  	%rd8384, %rd8321, %rd8284;
	and.b64  	%rd8385, %rd8358, %rd8384;
	xor.b64  	%rd8386, %rd8385, %rd8284;
	add.s64 	%rd8387, %rd8383, %rd8386;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5809,%dummy}, %rd8358;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5810}, %rd8358;
	}
	shf.r.wrap.b32 	%r5811, %r5810, %r5809, 14;
	shf.r.wrap.b32 	%r5812, %r5809, %r5810, 14;
	mov.b64 	%rd8388, {%r5812, %r5811};
	shf.r.wrap.b32 	%r5813, %r5810, %r5809, 18;
	shf.r.wrap.b32 	%r5814, %r5809, %r5810, 18;
	mov.b64 	%rd8389, {%r5814, %r5813};
	xor.b64  	%rd8390, %rd8388, %rd8389;
	shf.l.wrap.b32 	%r5815, %r5809, %r5810, 23;
	shf.l.wrap.b32 	%r5816, %r5810, %r5809, 23;
	mov.b64 	%rd8391, {%r5816, %r5815};
	xor.b64  	%rd8392, %rd8390, %rd8391;
	add.s64 	%rd8393, %rd8387, %rd8392;
	add.s64 	%rd8394, %rd8393, 5532061633213252278;
	add.s64 	%rd8395, %rd8394, %rd8258;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5817,%dummy}, %rd8369;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5818}, %rd8369;
	}
	shf.r.wrap.b32 	%r5819, %r5818, %r5817, 28;
	shf.r.wrap.b32 	%r5820, %r5817, %r5818, 28;
	mov.b64 	%rd8396, {%r5820, %r5819};
	shf.l.wrap.b32 	%r5821, %r5817, %r5818, 30;
	shf.l.wrap.b32 	%r5822, %r5818, %r5817, 30;
	mov.b64 	%rd8397, {%r5822, %r5821};
	xor.b64  	%rd8398, %rd8396, %rd8397;
	shf.l.wrap.b32 	%r5823, %r5817, %r5818, 25;
	shf.l.wrap.b32 	%r5824, %r5818, %r5817, 25;
	mov.b64 	%rd8399, {%r5824, %r5823};
	xor.b64  	%rd8400, %rd8398, %rd8399;
	and.b64  	%rd8401, %rd8369, %rd8332;
	or.b64  	%rd8402, %rd8369, %rd8332;
	and.b64  	%rd8403, %rd8402, %rd8295;
	or.b64  	%rd8404, %rd8403, %rd8401;
	add.s64 	%rd8405, %rd8404, %rd8400;
	add.s64 	%rd8406, %rd8405, %rd8394;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5825,%dummy}, %rd8345;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5826}, %rd8345;
	}
	shf.r.wrap.b32 	%r5827, %r5826, %r5825, 19;
	shf.r.wrap.b32 	%r5828, %r5825, %r5826, 19;
	mov.b64 	%rd8407, {%r5828, %r5827};
	shf.l.wrap.b32 	%r5829, %r5825, %r5826, 3;
	shf.l.wrap.b32 	%r5830, %r5826, %r5825, 3;
	mov.b64 	%rd8408, {%r5830, %r5829};
	xor.b64  	%rd8409, %rd8407, %rd8408;
	shr.u64 	%rd8410, %rd8345, 6;
	xor.b64  	%rd8411, %rd8409, %rd8410;
	shf.r.wrap.b32 	%r5831, %r5488, %r5487, 1;
	shf.r.wrap.b32 	%r5832, %r5487, %r5488, 1;
	mov.b64 	%rd8412, {%r5832, %r5831};
	shf.r.wrap.b32 	%r5833, %r5488, %r5487, 8;
	shf.r.wrap.b32 	%r5834, %r5487, %r5488, 8;
	mov.b64 	%rd8413, {%r5834, %r5833};
	xor.b64  	%rd8414, %rd8412, %rd8413;
	shr.u64 	%rd8415, %rd7864, 7;
	xor.b64  	%rd8416, %rd8414, %rd8415;
	add.s64 	%rd8417, %rd8411, %rd7827;
	add.s64 	%rd8418, %rd8417, %rd8160;
	add.s64 	%rd8419, %rd8418, %rd8416;
	add.s64 	%rd8420, %rd8419, %rd8284;
	xor.b64  	%rd8421, %rd8358, %rd8321;
	and.b64  	%rd8422, %rd8395, %rd8421;
	xor.b64  	%rd8423, %rd8422, %rd8321;
	add.s64 	%rd8424, %rd8420, %rd8423;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5835,%dummy}, %rd8395;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5836}, %rd8395;
	}
	shf.r.wrap.b32 	%r5837, %r5836, %r5835, 14;
	shf.r.wrap.b32 	%r5838, %r5835, %r5836, 14;
	mov.b64 	%rd8425, {%r5838, %r5837};
	shf.r.wrap.b32 	%r5839, %r5836, %r5835, 18;
	shf.r.wrap.b32 	%r5840, %r5835, %r5836, 18;
	mov.b64 	%rd8426, {%r5840, %r5839};
	xor.b64  	%rd8427, %rd8425, %rd8426;
	shf.l.wrap.b32 	%r5841, %r5835, %r5836, 23;
	shf.l.wrap.b32 	%r5842, %r5836, %r5835, 23;
	mov.b64 	%rd8428, {%r5842, %r5841};
	xor.b64  	%rd8429, %rd8427, %rd8428;
	add.s64 	%rd8430, %rd8424, %rd8429;
	add.s64 	%rd8431, %rd8430, 6448918945643986474;
	add.s64 	%rd8432, %rd8431, %rd8295;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5843,%dummy}, %rd8406;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5844}, %rd8406;
	}
	shf.r.wrap.b32 	%r5845, %r5844, %r5843, 28;
	shf.r.wrap.b32 	%r5846, %r5843, %r5844, 28;
	mov.b64 	%rd8433, {%r5846, %r5845};
	shf.l.wrap.b32 	%r5847, %r5843, %r5844, 30;
	shf.l.wrap.b32 	%r5848, %r5844, %r5843, 30;
	mov.b64 	%rd8434, {%r5848, %r5847};
	xor.b64  	%rd8435, %rd8433, %rd8434;
	shf.l.wrap.b32 	%r5849, %r5843, %r5844, 25;
	shf.l.wrap.b32 	%r5850, %r5844, %r5843, 25;
	mov.b64 	%rd8436, {%r5850, %r5849};
	xor.b64  	%rd8437, %rd8435, %rd8436;
	and.b64  	%rd8438, %rd8406, %rd8369;
	or.b64  	%rd8439, %rd8406, %rd8369;
	and.b64  	%rd8440, %rd8439, %rd8332;
	or.b64  	%rd8441, %rd8440, %rd8438;
	add.s64 	%rd8442, %rd8441, %rd8437;
	add.s64 	%rd8443, %rd8442, %rd8431;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5851,%dummy}, %rd8382;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5852}, %rd8382;
	}
	shf.r.wrap.b32 	%r5853, %r5852, %r5851, 19;
	shf.r.wrap.b32 	%r5854, %r5851, %r5852, 19;
	mov.b64 	%rd8444, {%r5854, %r5853};
	shf.l.wrap.b32 	%r5855, %r5851, %r5852, 3;
	shf.l.wrap.b32 	%r5856, %r5852, %r5851, 3;
	mov.b64 	%rd8445, {%r5856, %r5855};
	xor.b64  	%rd8446, %rd8444, %rd8445;
	shr.u64 	%rd8447, %rd8382, 6;
	xor.b64  	%rd8448, %rd8446, %rd8447;
	shf.r.wrap.b32 	%r5857, %r5514, %r5513, 1;
	shf.r.wrap.b32 	%r5858, %r5513, %r5514, 1;
	mov.b64 	%rd8449, {%r5858, %r5857};
	shf.r.wrap.b32 	%r5859, %r5514, %r5513, 8;
	shf.r.wrap.b32 	%r5860, %r5513, %r5514, 8;
	mov.b64 	%rd8450, {%r5860, %r5859};
	xor.b64  	%rd8451, %rd8449, %rd8450;
	shr.u64 	%rd8452, %rd7901, 7;
	xor.b64  	%rd8453, %rd8451, %rd8452;
	add.s64 	%rd8454, %rd8448, %rd7864;
	add.s64 	%rd8455, %rd8454, %rd8197;
	add.s64 	%rd8456, %rd8455, %rd8453;
	add.s64 	%rd8457, %rd8456, %rd8321;
	xor.b64  	%rd8458, %rd8395, %rd8358;
	and.b64  	%rd8459, %rd8432, %rd8458;
	xor.b64  	%rd8460, %rd8459, %rd8358;
	add.s64 	%rd8461, %rd8457, %rd8460;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5861,%dummy}, %rd8432;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5862}, %rd8432;
	}
	shf.r.wrap.b32 	%r5863, %r5862, %r5861, 14;
	shf.r.wrap.b32 	%r5864, %r5861, %r5862, 14;
	mov.b64 	%rd8462, {%r5864, %r5863};
	shf.r.wrap.b32 	%r5865, %r5862, %r5861, 18;
	shf.r.wrap.b32 	%r5866, %r5861, %r5862, 18;
	mov.b64 	%rd8463, {%r5866, %r5865};
	xor.b64  	%rd8464, %rd8462, %rd8463;
	shf.l.wrap.b32 	%r5867, %r5861, %r5862, 23;
	shf.l.wrap.b32 	%r5868, %r5862, %r5861, 23;
	mov.b64 	%rd8465, {%r5868, %r5867};
	xor.b64  	%rd8466, %rd8464, %rd8465;
	add.s64 	%rd8467, %rd8461, %rd8466;
	add.s64 	%rd8468, %rd8467, 6902733635092675308;
	add.s64 	%rd8469, %rd8468, %rd8332;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5869,%dummy}, %rd8443;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5870}, %rd8443;
	}
	shf.r.wrap.b32 	%r5871, %r5870, %r5869, 28;
	shf.r.wrap.b32 	%r5872, %r5869, %r5870, 28;
	mov.b64 	%rd8470, {%r5872, %r5871};
	shf.l.wrap.b32 	%r5873, %r5869, %r5870, 30;
	shf.l.wrap.b32 	%r5874, %r5870, %r5869, 30;
	mov.b64 	%rd8471, {%r5874, %r5873};
	xor.b64  	%rd8472, %rd8470, %rd8471;
	shf.l.wrap.b32 	%r5875, %r5869, %r5870, 25;
	shf.l.wrap.b32 	%r5876, %r5870, %r5869, 25;
	mov.b64 	%rd8473, {%r5876, %r5875};
	xor.b64  	%rd8474, %rd8472, %rd8473;
	and.b64  	%rd8475, %rd8443, %rd8406;
	or.b64  	%rd8476, %rd8443, %rd8406;
	and.b64  	%rd8477, %rd8476, %rd8369;
	or.b64  	%rd8478, %rd8477, %rd8475;
	add.s64 	%rd8479, %rd8478, %rd8474;
	add.s64 	%rd8480, %rd8479, %rd8468;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5877,%dummy}, %rd8419;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5878}, %rd8419;
	}
	shf.r.wrap.b32 	%r5879, %r5878, %r5877, 19;
	shf.r.wrap.b32 	%r5880, %r5877, %r5878, 19;
	mov.b64 	%rd8481, {%r5880, %r5879};
	shf.l.wrap.b32 	%r5881, %r5877, %r5878, 3;
	shf.l.wrap.b32 	%r5882, %r5878, %r5877, 3;
	mov.b64 	%rd8482, {%r5882, %r5881};
	xor.b64  	%rd8483, %rd8481, %rd8482;
	shr.u64 	%rd8484, %rd8419, 6;
	xor.b64  	%rd8485, %rd8483, %rd8484;
	shf.r.wrap.b32 	%r5883, %r5540, %r5539, 1;
	shf.r.wrap.b32 	%r5884, %r5539, %r5540, 1;
	mov.b64 	%rd8486, {%r5884, %r5883};
	shf.r.wrap.b32 	%r5885, %r5540, %r5539, 8;
	shf.r.wrap.b32 	%r5886, %r5539, %r5540, 8;
	mov.b64 	%rd8487, {%r5886, %r5885};
	xor.b64  	%rd8488, %rd8486, %rd8487;
	shr.u64 	%rd8489, %rd7938, 7;
	xor.b64  	%rd8490, %rd8488, %rd8489;
	add.s64 	%rd8491, %rd8485, %rd7901;
	add.s64 	%rd8492, %rd8491, %rd8234;
	add.s64 	%rd8493, %rd8492, %rd8490;
	add.s64 	%rd8494, %rd8493, %rd8358;
	xor.b64  	%rd8495, %rd8432, %rd8395;
	and.b64  	%rd8496, %rd8469, %rd8495;
	xor.b64  	%rd8497, %rd8496, %rd8395;
	add.s64 	%rd8498, %rd8494, %rd8497;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5887,%dummy}, %rd8469;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5888}, %rd8469;
	}
	shf.r.wrap.b32 	%r5889, %r5888, %r5887, 14;
	shf.r.wrap.b32 	%r5890, %r5887, %r5888, 14;
	mov.b64 	%rd8499, {%r5890, %r5889};
	shf.r.wrap.b32 	%r5891, %r5888, %r5887, 18;
	shf.r.wrap.b32 	%r5892, %r5887, %r5888, 18;
	mov.b64 	%rd8500, {%r5892, %r5891};
	xor.b64  	%rd8501, %rd8499, %rd8500;
	shf.l.wrap.b32 	%r5893, %r5887, %r5888, 23;
	shf.l.wrap.b32 	%r5894, %r5888, %r5887, 23;
	mov.b64 	%rd8502, {%r5894, %r5893};
	xor.b64  	%rd8503, %rd8501, %rd8502;
	add.s64 	%rd8504, %rd8498, %rd8503;
	add.s64 	%rd8505, %rd8504, 7801388544844847127;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5895,%dummy}, %rd8480;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5896}, %rd8480;
	}
	shf.r.wrap.b32 	%r5897, %r5896, %r5895, 28;
	shf.r.wrap.b32 	%r5898, %r5895, %r5896, 28;
	mov.b64 	%rd8506, {%r5898, %r5897};
	shf.l.wrap.b32 	%r5899, %r5895, %r5896, 30;
	shf.l.wrap.b32 	%r5900, %r5896, %r5895, 30;
	mov.b64 	%rd8507, {%r5900, %r5899};
	xor.b64  	%rd8508, %rd8506, %rd8507;
	shf.l.wrap.b32 	%r5901, %r5895, %r5896, 25;
	shf.l.wrap.b32 	%r5902, %r5896, %r5895, 25;
	mov.b64 	%rd8509, {%r5902, %r5901};
	xor.b64  	%rd8510, %rd8508, %rd8509;
	and.b64  	%rd8511, %rd8480, %rd8443;
	or.b64  	%rd8512, %rd8480, %rd8443;
	and.b64  	%rd8513, %rd8512, %rd8406;
	or.b64  	%rd8514, %rd8513, %rd8511;
	add.s64 	%rd8515, %rd8510, %rd34;
	add.s64 	%rd8516, %rd8515, %rd8514;
	add.s64 	%rd8517, %rd8516, %rd8505;
	add.s64 	%rd8518, %rd8480, %rd35;
	add.s64 	%rd8519, %rd8443, %rd36;
	add.s64 	%rd8520, %rd8406, %rd37;
	add.s64 	%rd8521, %rd8369, %rd38;
	add.s64 	%rd8522, %rd8521, %rd8505;
	add.s64 	%rd8523, %rd8469, %rd39;
	add.s64 	%rd8524, %rd8432, %rd40;
	add.s64 	%rd8525, %rd8395, %rd41;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5903,%dummy}, %rd56;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5904}, %rd56;
	}
	shf.r.wrap.b32 	%r5905, %r5904, %r5903, 18;
	shf.r.wrap.b32 	%r5906, %r5903, %r5904, 18;
	mov.b64 	%rd8526, {%r5906, %r5905};
	shf.r.wrap.b32 	%r5907, %r5904, %r5903, 14;
	shf.r.wrap.b32 	%r5908, %r5903, %r5904, 14;
	mov.b64 	%rd8527, {%r5908, %r5907};
	xor.b64  	%rd8528, %rd8527, %rd8526;
	shf.l.wrap.b32 	%r5909, %r5903, %r5904, 23;
	shf.l.wrap.b32 	%r5910, %r5904, %r5903, 23;
	mov.b64 	%rd8529, {%r5910, %r5909};
	xor.b64  	%rd8530, %rd8528, %rd8529;
	xor.b64  	%rd8531, %rd58, %rd57;
	and.b64  	%rd8532, %rd8531, %rd56;
	xor.b64  	%rd8533, %rd8532, %rd58;
	add.s64 	%rd8534, %rd49, %rd8530;
	add.s64 	%rd8535, %rd8534, %rd8517;
	add.s64 	%rd8536, %rd8535, %rd8533;
	add.s64 	%rd8537, %rd8536, -7031530027109396581;
	add.s64 	%rd8538, %rd8537, %rd55;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5911}, %rd52;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5912,%dummy}, %rd52;
	}
	shf.l.wrap.b32 	%r5913, %r5912, %r5911, 30;
	shf.l.wrap.b32 	%r5914, %r5911, %r5912, 30;
	mov.b64 	%rd8539, {%r5914, %r5913};
	shf.r.wrap.b32 	%r5915, %r5911, %r5912, 28;
	shf.r.wrap.b32 	%r5916, %r5912, %r5911, 28;
	mov.b64 	%rd8540, {%r5916, %r5915};
	xor.b64  	%rd8541, %rd8540, %rd8539;
	shf.l.wrap.b32 	%r5917, %r5912, %r5911, 25;
	shf.l.wrap.b32 	%r5918, %r5911, %r5912, 25;
	mov.b64 	%rd8542, {%r5918, %r5917};
	xor.b64  	%rd8543, %rd8541, %rd8542;
	or.b64  	%rd8544, %rd53, %rd52;
	and.b64  	%rd8545, %rd54, %rd8544;
	and.b64  	%rd8546, %rd53, %rd52;
	or.b64  	%rd8547, %rd8545, %rd8546;
	add.s64 	%rd8548, %rd8547, %rd8543;
	add.s64 	%rd8549, %rd8548, %rd8537;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5919,%dummy}, %rd8538;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5920}, %rd8538;
	}
	shf.r.wrap.b32 	%r5921, %r5920, %r5919, 14;
	shf.r.wrap.b32 	%r5922, %r5919, %r5920, 14;
	mov.b64 	%rd8550, {%r5922, %r5921};
	shf.r.wrap.b32 	%r5923, %r5920, %r5919, 18;
	shf.r.wrap.b32 	%r5924, %r5919, %r5920, 18;
	mov.b64 	%rd8551, {%r5924, %r5923};
	xor.b64  	%rd8552, %rd8550, %rd8551;
	shf.l.wrap.b32 	%r5925, %r5919, %r5920, 23;
	shf.l.wrap.b32 	%r5926, %r5920, %r5919, 23;
	mov.b64 	%rd8553, {%r5926, %r5925};
	xor.b64  	%rd8554, %rd8552, %rd8553;
	xor.b64  	%rd8555, %rd57, %rd56;
	and.b64  	%rd8556, %rd8538, %rd8555;
	xor.b64  	%rd8557, %rd8556, %rd57;
	add.s64 	%rd8558, %rd50, %rd8518;
	add.s64 	%rd8559, %rd8558, %rd8557;
	add.s64 	%rd8560, %rd8559, %rd8554;
	add.s64 	%rd8561, %rd8560, -8017781463737883848;
	add.s64 	%rd8562, %rd8561, %rd54;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5927,%dummy}, %rd8549;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5928}, %rd8549;
	}
	shf.r.wrap.b32 	%r5929, %r5928, %r5927, 28;
	shf.r.wrap.b32 	%r5930, %r5927, %r5928, 28;
	mov.b64 	%rd8563, {%r5930, %r5929};
	shf.l.wrap.b32 	%r5931, %r5927, %r5928, 30;
	shf.l.wrap.b32 	%r5932, %r5928, %r5927, 30;
	mov.b64 	%rd8564, {%r5932, %r5931};
	xor.b64  	%rd8565, %rd8563, %rd8564;
	shf.l.wrap.b32 	%r5933, %r5927, %r5928, 25;
	shf.l.wrap.b32 	%r5934, %r5928, %r5927, 25;
	mov.b64 	%rd8566, {%r5934, %r5933};
	xor.b64  	%rd8567, %rd8565, %rd8566;
	and.b64  	%rd8568, %rd8549, %rd52;
	or.b64  	%rd8569, %rd8549, %rd52;
	and.b64  	%rd8570, %rd8569, %rd53;
	or.b64  	%rd8571, %rd8570, %rd8568;
	add.s64 	%rd8572, %rd8571, %rd8567;
	add.s64 	%rd8573, %rd8572, %rd8561;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5935,%dummy}, %rd8562;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5936}, %rd8562;
	}
	shf.r.wrap.b32 	%r5937, %r5936, %r5935, 14;
	shf.r.wrap.b32 	%r5938, %r5935, %r5936, 14;
	mov.b64 	%rd8574, {%r5938, %r5937};
	shf.r.wrap.b32 	%r5939, %r5936, %r5935, 18;
	shf.r.wrap.b32 	%r5940, %r5935, %r5936, 18;
	mov.b64 	%rd8575, {%r5940, %r5939};
	xor.b64  	%rd8576, %rd8574, %rd8575;
	shf.l.wrap.b32 	%r5941, %r5935, %r5936, 23;
	shf.l.wrap.b32 	%r5942, %r5936, %r5935, 23;
	mov.b64 	%rd8577, {%r5942, %r5941};
	xor.b64  	%rd8578, %rd8576, %rd8577;
	xor.b64  	%rd8579, %rd8538, %rd56;
	and.b64  	%rd8580, %rd8562, %rd8579;
	xor.b64  	%rd8581, %rd8580, %rd56;
	add.s64 	%rd8582, %rd51, %rd8519;
	add.s64 	%rd8583, %rd8582, %rd8581;
	add.s64 	%rd8584, %rd8583, %rd8578;
	add.s64 	%rd8585, %rd8584, 5820449915117741902;
	add.s64 	%rd8586, %rd8585, %rd53;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5943,%dummy}, %rd8573;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5944}, %rd8573;
	}
	shf.r.wrap.b32 	%r5945, %r5944, %r5943, 28;
	shf.r.wrap.b32 	%r5946, %r5943, %r5944, 28;
	mov.b64 	%rd8587, {%r5946, %r5945};
	shf.l.wrap.b32 	%r5947, %r5943, %r5944, 30;
	shf.l.wrap.b32 	%r5948, %r5944, %r5943, 30;
	mov.b64 	%rd8588, {%r5948, %r5947};
	xor.b64  	%rd8589, %rd8587, %rd8588;
	shf.l.wrap.b32 	%r5949, %r5943, %r5944, 25;
	shf.l.wrap.b32 	%r5950, %r5944, %r5943, 25;
	mov.b64 	%rd8590, {%r5950, %r5949};
	xor.b64  	%rd8591, %rd8589, %rd8590;
	and.b64  	%rd8592, %rd8573, %rd8549;
	or.b64  	%rd8593, %rd8573, %rd8549;
	and.b64  	%rd8594, %rd8593, %rd52;
	or.b64  	%rd8595, %rd8594, %rd8592;
	add.s64 	%rd8596, %rd8595, %rd8591;
	add.s64 	%rd8597, %rd8596, %rd8585;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5951,%dummy}, %rd8586;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5952}, %rd8586;
	}
	shf.r.wrap.b32 	%r5953, %r5952, %r5951, 14;
	shf.r.wrap.b32 	%r5954, %r5951, %r5952, 14;
	mov.b64 	%rd8598, {%r5954, %r5953};
	shf.r.wrap.b32 	%r5955, %r5952, %r5951, 18;
	shf.r.wrap.b32 	%r5956, %r5951, %r5952, 18;
	mov.b64 	%rd8599, {%r5956, %r5955};
	xor.b64  	%rd8600, %rd8598, %rd8599;
	shf.l.wrap.b32 	%r5957, %r5951, %r5952, 23;
	shf.l.wrap.b32 	%r5958, %r5952, %r5951, 23;
	mov.b64 	%rd8601, {%r5958, %r5957};
	xor.b64  	%rd8602, %rd8600, %rd8601;
	xor.b64  	%rd8603, %rd8562, %rd8538;
	and.b64  	%rd8604, %rd8586, %rd8603;
	xor.b64  	%rd8605, %rd8604, %rd8538;
	add.s64 	%rd8606, %rd56, %rd8520;
	add.s64 	%rd8607, %rd8606, %rd8605;
	add.s64 	%rd8608, %rd8607, %rd8602;
	add.s64 	%rd8609, %rd8608, -1606136188198331460;
	add.s64 	%rd8610, %rd8609, %rd52;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5959,%dummy}, %rd8597;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5960}, %rd8597;
	}
	shf.r.wrap.b32 	%r5961, %r5960, %r5959, 28;
	shf.r.wrap.b32 	%r5962, %r5959, %r5960, 28;
	mov.b64 	%rd8611, {%r5962, %r5961};
	shf.l.wrap.b32 	%r5963, %r5959, %r5960, 30;
	shf.l.wrap.b32 	%r5964, %r5960, %r5959, 30;
	mov.b64 	%rd8612, {%r5964, %r5963};
	xor.b64  	%rd8613, %rd8611, %rd8612;
	shf.l.wrap.b32 	%r5965, %r5959, %r5960, 25;
	shf.l.wrap.b32 	%r5966, %r5960, %r5959, 25;
	mov.b64 	%rd8614, {%r5966, %r5965};
	xor.b64  	%rd8615, %rd8613, %rd8614;
	and.b64  	%rd8616, %rd8597, %rd8573;
	or.b64  	%rd8617, %rd8597, %rd8573;
	and.b64  	%rd8618, %rd8617, %rd8549;
	or.b64  	%rd8619, %rd8618, %rd8616;
	add.s64 	%rd8620, %rd8619, %rd8615;
	add.s64 	%rd8621, %rd8620, %rd8609;
	add.s64 	%rd8622, %rd8522, %rd8538;
	xor.b64  	%rd8623, %rd8586, %rd8562;
	and.b64  	%rd8624, %rd8610, %rd8623;
	xor.b64  	%rd8625, %rd8624, %rd8562;
	add.s64 	%rd8626, %rd8622, %rd8625;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5967,%dummy}, %rd8610;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5968}, %rd8610;
	}
	shf.r.wrap.b32 	%r5969, %r5968, %r5967, 14;
	shf.r.wrap.b32 	%r5970, %r5967, %r5968, 14;
	mov.b64 	%rd8627, {%r5970, %r5969};
	shf.r.wrap.b32 	%r5971, %r5968, %r5967, 18;
	shf.r.wrap.b32 	%r5972, %r5967, %r5968, 18;
	mov.b64 	%rd8628, {%r5972, %r5971};
	xor.b64  	%rd8629, %rd8627, %rd8628;
	shf.l.wrap.b32 	%r5973, %r5967, %r5968, 23;
	shf.l.wrap.b32 	%r5974, %r5968, %r5967, 23;
	mov.b64 	%rd8630, {%r5974, %r5973};
	xor.b64  	%rd8631, %rd8629, %rd8630;
	add.s64 	%rd8632, %rd8626, %rd8631;
	add.s64 	%rd8633, %rd8632, 4131703408338449720;
	add.s64 	%rd8634, %rd8633, %rd8549;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5975,%dummy}, %rd8621;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5976}, %rd8621;
	}
	shf.r.wrap.b32 	%r5977, %r5976, %r5975, 28;
	shf.r.wrap.b32 	%r5978, %r5975, %r5976, 28;
	mov.b64 	%rd8635, {%r5978, %r5977};
	shf.l.wrap.b32 	%r5979, %r5975, %r5976, 30;
	shf.l.wrap.b32 	%r5980, %r5976, %r5975, 30;
	mov.b64 	%rd8636, {%r5980, %r5979};
	xor.b64  	%rd8637, %rd8635, %rd8636;
	shf.l.wrap.b32 	%r5981, %r5975, %r5976, 25;
	shf.l.wrap.b32 	%r5982, %r5976, %r5975, 25;
	mov.b64 	%rd8638, {%r5982, %r5981};
	xor.b64  	%rd8639, %rd8637, %rd8638;
	and.b64  	%rd8640, %rd8621, %rd8597;
	or.b64  	%rd8641, %rd8621, %rd8597;
	and.b64  	%rd8642, %rd8641, %rd8573;
	or.b64  	%rd8643, %rd8642, %rd8640;
	add.s64 	%rd8644, %rd8643, %rd8639;
	add.s64 	%rd8645, %rd8644, %rd8633;
	add.s64 	%rd8646, %rd8523, %rd8562;
	xor.b64  	%rd8647, %rd8610, %rd8586;
	and.b64  	%rd8648, %rd8634, %rd8647;
	xor.b64  	%rd8649, %rd8648, %rd8586;
	add.s64 	%rd8650, %rd8646, %rd8649;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5983,%dummy}, %rd8634;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5984}, %rd8634;
	}
	shf.r.wrap.b32 	%r5985, %r5984, %r5983, 14;
	shf.r.wrap.b32 	%r5986, %r5983, %r5984, 14;
	mov.b64 	%rd8651, {%r5986, %r5985};
	shf.r.wrap.b32 	%r5987, %r5984, %r5983, 18;
	shf.r.wrap.b32 	%r5988, %r5983, %r5984, 18;
	mov.b64 	%rd8652, {%r5988, %r5987};
	xor.b64  	%rd8653, %rd8651, %rd8652;
	shf.l.wrap.b32 	%r5989, %r5983, %r5984, 23;
	shf.l.wrap.b32 	%r5990, %r5984, %r5983, 23;
	mov.b64 	%rd8654, {%r5990, %r5989};
	xor.b64  	%rd8655, %rd8653, %rd8654;
	add.s64 	%rd8656, %rd8650, %rd8655;
	add.s64 	%rd8657, %rd8656, 6480981068601479193;
	add.s64 	%rd8658, %rd8657, %rd8573;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5991,%dummy}, %rd8645;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r5992}, %rd8645;
	}
	shf.r.wrap.b32 	%r5993, %r5992, %r5991, 28;
	shf.r.wrap.b32 	%r5994, %r5991, %r5992, 28;
	mov.b64 	%rd8659, {%r5994, %r5993};
	shf.l.wrap.b32 	%r5995, %r5991, %r5992, 30;
	shf.l.wrap.b32 	%r5996, %r5992, %r5991, 30;
	mov.b64 	%rd8660, {%r5996, %r5995};
	xor.b64  	%rd8661, %rd8659, %rd8660;
	shf.l.wrap.b32 	%r5997, %r5991, %r5992, 25;
	shf.l.wrap.b32 	%r5998, %r5992, %r5991, 25;
	mov.b64 	%rd8662, {%r5998, %r5997};
	xor.b64  	%rd8663, %rd8661, %rd8662;
	and.b64  	%rd8664, %rd8645, %rd8621;
	or.b64  	%rd8665, %rd8645, %rd8621;
	and.b64  	%rd8666, %rd8665, %rd8597;
	or.b64  	%rd8667, %rd8666, %rd8664;
	add.s64 	%rd8668, %rd8667, %rd8663;
	add.s64 	%rd8669, %rd8668, %rd8657;
	add.s64 	%rd8670, %rd8524, %rd8586;
	xor.b64  	%rd8671, %rd8634, %rd8610;
	and.b64  	%rd8672, %rd8658, %rd8671;
	xor.b64  	%rd8673, %rd8672, %rd8610;
	add.s64 	%rd8674, %rd8670, %rd8673;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r5999,%dummy}, %rd8658;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6000}, %rd8658;
	}
	shf.r.wrap.b32 	%r6001, %r6000, %r5999, 14;
	shf.r.wrap.b32 	%r6002, %r5999, %r6000, 14;
	mov.b64 	%rd8675, {%r6002, %r6001};
	shf.r.wrap.b32 	%r6003, %r6000, %r5999, 18;
	shf.r.wrap.b32 	%r6004, %r5999, %r6000, 18;
	mov.b64 	%rd8676, {%r6004, %r6003};
	xor.b64  	%rd8677, %rd8675, %rd8676;
	shf.l.wrap.b32 	%r6005, %r5999, %r6000, 23;
	shf.l.wrap.b32 	%r6006, %r6000, %r5999, 23;
	mov.b64 	%rd8678, {%r6006, %r6005};
	xor.b64  	%rd8679, %rd8677, %rd8678;
	add.s64 	%rd8680, %rd8674, %rd8679;
	add.s64 	%rd8681, %rd8680, -7908458776815382629;
	add.s64 	%rd8682, %rd8681, %rd8597;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6007,%dummy}, %rd8669;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6008}, %rd8669;
	}
	shf.r.wrap.b32 	%r6009, %r6008, %r6007, 28;
	shf.r.wrap.b32 	%r6010, %r6007, %r6008, 28;
	mov.b64 	%rd8683, {%r6010, %r6009};
	shf.l.wrap.b32 	%r6011, %r6007, %r6008, 30;
	shf.l.wrap.b32 	%r6012, %r6008, %r6007, 30;
	mov.b64 	%rd8684, {%r6012, %r6011};
	xor.b64  	%rd8685, %rd8683, %rd8684;
	shf.l.wrap.b32 	%r6013, %r6007, %r6008, 25;
	shf.l.wrap.b32 	%r6014, %r6008, %r6007, 25;
	mov.b64 	%rd8686, {%r6014, %r6013};
	xor.b64  	%rd8687, %rd8685, %rd8686;
	and.b64  	%rd8688, %rd8669, %rd8645;
	or.b64  	%rd8689, %rd8669, %rd8645;
	and.b64  	%rd8690, %rd8689, %rd8621;
	or.b64  	%rd8691, %rd8690, %rd8688;
	add.s64 	%rd8692, %rd8691, %rd8687;
	add.s64 	%rd8693, %rd8692, %rd8681;
	add.s64 	%rd8694, %rd8525, %rd8610;
	xor.b64  	%rd8695, %rd8658, %rd8634;
	and.b64  	%rd8696, %rd8682, %rd8695;
	xor.b64  	%rd8697, %rd8696, %rd8634;
	add.s64 	%rd8698, %rd8694, %rd8697;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6015,%dummy}, %rd8682;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6016}, %rd8682;
	}
	shf.r.wrap.b32 	%r6017, %r6016, %r6015, 14;
	shf.r.wrap.b32 	%r6018, %r6015, %r6016, 14;
	mov.b64 	%rd8699, {%r6018, %r6017};
	shf.r.wrap.b32 	%r6019, %r6016, %r6015, 18;
	shf.r.wrap.b32 	%r6020, %r6015, %r6016, 18;
	mov.b64 	%rd8700, {%r6020, %r6019};
	xor.b64  	%rd8701, %rd8699, %rd8700;
	shf.l.wrap.b32 	%r6021, %r6015, %r6016, 23;
	shf.l.wrap.b32 	%r6022, %r6016, %r6015, 23;
	mov.b64 	%rd8702, {%r6022, %r6021};
	xor.b64  	%rd8703, %rd8701, %rd8702;
	add.s64 	%rd8704, %rd8698, %rd8703;
	add.s64 	%rd8705, %rd8704, -6116909921290321640;
	add.s64 	%rd8706, %rd8705, %rd8621;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6023,%dummy}, %rd8693;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6024}, %rd8693;
	}
	shf.r.wrap.b32 	%r6025, %r6024, %r6023, 28;
	shf.r.wrap.b32 	%r6026, %r6023, %r6024, 28;
	mov.b64 	%rd8707, {%r6026, %r6025};
	shf.l.wrap.b32 	%r6027, %r6023, %r6024, 30;
	shf.l.wrap.b32 	%r6028, %r6024, %r6023, 30;
	mov.b64 	%rd8708, {%r6028, %r6027};
	xor.b64  	%rd8709, %rd8707, %rd8708;
	shf.l.wrap.b32 	%r6029, %r6023, %r6024, 25;
	shf.l.wrap.b32 	%r6030, %r6024, %r6023, 25;
	mov.b64 	%rd8710, {%r6030, %r6029};
	xor.b64  	%rd8711, %rd8709, %rd8710;
	and.b64  	%rd8712, %rd8693, %rd8669;
	or.b64  	%rd8713, %rd8693, %rd8669;
	and.b64  	%rd8714, %rd8713, %rd8645;
	or.b64  	%rd8715, %rd8714, %rd8712;
	add.s64 	%rd8716, %rd8715, %rd8711;
	add.s64 	%rd8717, %rd8716, %rd8705;
	xor.b64  	%rd8718, %rd8682, %rd8658;
	and.b64  	%rd8719, %rd8706, %rd8718;
	xor.b64  	%rd8720, %rd8719, %rd8658;
	add.s64 	%rd8721, %rd8634, %rd8720;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6031,%dummy}, %rd8706;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6032}, %rd8706;
	}
	shf.r.wrap.b32 	%r6033, %r6032, %r6031, 14;
	shf.r.wrap.b32 	%r6034, %r6031, %r6032, 14;
	mov.b64 	%rd8722, {%r6034, %r6033};
	shf.r.wrap.b32 	%r6035, %r6032, %r6031, 18;
	shf.r.wrap.b32 	%r6036, %r6031, %r6032, 18;
	mov.b64 	%rd8723, {%r6036, %r6035};
	xor.b64  	%rd8724, %rd8722, %rd8723;
	shf.l.wrap.b32 	%r6037, %r6031, %r6032, 23;
	shf.l.wrap.b32 	%r6038, %r6032, %r6031, 23;
	mov.b64 	%rd8725, {%r6038, %r6037};
	xor.b64  	%rd8726, %rd8724, %rd8725;
	add.s64 	%rd8727, %rd8721, %rd8726;
	add.s64 	%rd8728, %rd8727, 6343226172721267266;
	add.s64 	%rd8729, %rd8728, %rd8645;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6039,%dummy}, %rd8717;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6040}, %rd8717;
	}
	shf.r.wrap.b32 	%r6041, %r6040, %r6039, 28;
	shf.r.wrap.b32 	%r6042, %r6039, %r6040, 28;
	mov.b64 	%rd8730, {%r6042, %r6041};
	shf.l.wrap.b32 	%r6043, %r6039, %r6040, 30;
	shf.l.wrap.b32 	%r6044, %r6040, %r6039, 30;
	mov.b64 	%rd8731, {%r6044, %r6043};
	xor.b64  	%rd8732, %rd8730, %rd8731;
	shf.l.wrap.b32 	%r6045, %r6039, %r6040, 25;
	shf.l.wrap.b32 	%r6046, %r6040, %r6039, 25;
	mov.b64 	%rd8733, {%r6046, %r6045};
	xor.b64  	%rd8734, %rd8732, %rd8733;
	and.b64  	%rd8735, %rd8717, %rd8693;
	or.b64  	%rd8736, %rd8717, %rd8693;
	and.b64  	%rd8737, %rd8736, %rd8669;
	or.b64  	%rd8738, %rd8737, %rd8735;
	add.s64 	%rd8739, %rd8738, %rd8734;
	add.s64 	%rd8740, %rd8739, %rd8728;
	xor.b64  	%rd8741, %rd8706, %rd8682;
	and.b64  	%rd8742, %rd8729, %rd8741;
	xor.b64  	%rd8743, %rd8742, %rd8682;
	add.s64 	%rd8744, %rd8658, %rd8743;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6047,%dummy}, %rd8729;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6048}, %rd8729;
	}
	shf.r.wrap.b32 	%r6049, %r6048, %r6047, 14;
	shf.r.wrap.b32 	%r6050, %r6047, %r6048, 14;
	mov.b64 	%rd8745, {%r6050, %r6049};
	shf.r.wrap.b32 	%r6051, %r6048, %r6047, 18;
	shf.r.wrap.b32 	%r6052, %r6047, %r6048, 18;
	mov.b64 	%rd8746, {%r6052, %r6051};
	xor.b64  	%rd8747, %rd8745, %rd8746;
	shf.l.wrap.b32 	%r6053, %r6047, %r6048, 23;
	shf.l.wrap.b32 	%r6054, %r6048, %r6047, 23;
	mov.b64 	%rd8748, {%r6054, %r6053};
	xor.b64  	%rd8749, %rd8747, %rd8748;
	add.s64 	%rd8750, %rd8744, %rd8749;
	add.s64 	%rd8751, %rd8750, 1334009975649890238;
	add.s64 	%rd8752, %rd8751, %rd8669;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6055,%dummy}, %rd8740;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6056}, %rd8740;
	}
	shf.r.wrap.b32 	%r6057, %r6056, %r6055, 28;
	shf.r.wrap.b32 	%r6058, %r6055, %r6056, 28;
	mov.b64 	%rd8753, {%r6058, %r6057};
	shf.l.wrap.b32 	%r6059, %r6055, %r6056, 30;
	shf.l.wrap.b32 	%r6060, %r6056, %r6055, 30;
	mov.b64 	%rd8754, {%r6060, %r6059};
	xor.b64  	%rd8755, %rd8753, %rd8754;
	shf.l.wrap.b32 	%r6061, %r6055, %r6056, 25;
	shf.l.wrap.b32 	%r6062, %r6056, %r6055, 25;
	mov.b64 	%rd8756, {%r6062, %r6061};
	xor.b64  	%rd8757, %rd8755, %rd8756;
	and.b64  	%rd8758, %rd8740, %rd8717;
	or.b64  	%rd8759, %rd8740, %rd8717;
	and.b64  	%rd8760, %rd8759, %rd8693;
	or.b64  	%rd8761, %rd8760, %rd8758;
	add.s64 	%rd8762, %rd8761, %rd8757;
	add.s64 	%rd8763, %rd8762, %rd8751;
	xor.b64  	%rd8764, %rd8729, %rd8706;
	and.b64  	%rd8765, %rd8752, %rd8764;
	xor.b64  	%rd8766, %rd8765, %rd8706;
	add.s64 	%rd8767, %rd8682, %rd8766;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6063,%dummy}, %rd8752;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6064}, %rd8752;
	}
	shf.r.wrap.b32 	%r6065, %r6064, %r6063, 14;
	shf.r.wrap.b32 	%r6066, %r6063, %r6064, 14;
	mov.b64 	%rd8768, {%r6066, %r6065};
	shf.r.wrap.b32 	%r6067, %r6064, %r6063, 18;
	shf.r.wrap.b32 	%r6068, %r6063, %r6064, 18;
	mov.b64 	%rd8769, {%r6068, %r6067};
	xor.b64  	%rd8770, %rd8768, %rd8769;
	shf.l.wrap.b32 	%r6069, %r6063, %r6064, 23;
	shf.l.wrap.b32 	%r6070, %r6064, %r6063, 23;
	mov.b64 	%rd8771, {%r6070, %r6069};
	xor.b64  	%rd8772, %rd8770, %rd8771;
	add.s64 	%rd8773, %rd8767, %rd8772;
	add.s64 	%rd8774, %rd8773, 2608012711638119052;
	add.s64 	%rd8775, %rd8774, %rd8693;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6071,%dummy}, %rd8763;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6072}, %rd8763;
	}
	shf.r.wrap.b32 	%r6073, %r6072, %r6071, 28;
	shf.r.wrap.b32 	%r6074, %r6071, %r6072, 28;
	mov.b64 	%rd8776, {%r6074, %r6073};
	shf.l.wrap.b32 	%r6075, %r6071, %r6072, 30;
	shf.l.wrap.b32 	%r6076, %r6072, %r6071, 30;
	mov.b64 	%rd8777, {%r6076, %r6075};
	xor.b64  	%rd8778, %rd8776, %rd8777;
	shf.l.wrap.b32 	%r6077, %r6071, %r6072, 25;
	shf.l.wrap.b32 	%r6078, %r6072, %r6071, 25;
	mov.b64 	%rd8779, {%r6078, %r6077};
	xor.b64  	%rd8780, %rd8778, %rd8779;
	and.b64  	%rd8781, %rd8763, %rd8740;
	or.b64  	%rd8782, %rd8763, %rd8740;
	and.b64  	%rd8783, %rd8782, %rd8717;
	or.b64  	%rd8784, %rd8783, %rd8781;
	add.s64 	%rd8785, %rd8784, %rd8780;
	add.s64 	%rd8786, %rd8785, %rd8774;
	xor.b64  	%rd8787, %rd8752, %rd8729;
	and.b64  	%rd8788, %rd8775, %rd8787;
	xor.b64  	%rd8789, %rd8788, %rd8729;
	add.s64 	%rd8790, %rd8706, %rd8789;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6079,%dummy}, %rd8775;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6080}, %rd8775;
	}
	shf.r.wrap.b32 	%r6081, %r6080, %r6079, 14;
	shf.r.wrap.b32 	%r6082, %r6079, %r6080, 14;
	mov.b64 	%rd8791, {%r6082, %r6081};
	shf.r.wrap.b32 	%r6083, %r6080, %r6079, 18;
	shf.r.wrap.b32 	%r6084, %r6079, %r6080, 18;
	mov.b64 	%rd8792, {%r6084, %r6083};
	xor.b64  	%rd8793, %rd8791, %rd8792;
	shf.l.wrap.b32 	%r6085, %r6079, %r6080, 23;
	shf.l.wrap.b32 	%r6086, %r6080, %r6079, 23;
	mov.b64 	%rd8794, {%r6086, %r6085};
	xor.b64  	%rd8795, %rd8793, %rd8794;
	add.s64 	%rd8796, %rd8790, %rd8795;
	add.s64 	%rd8797, %rd8796, 6128411473006802146;
	add.s64 	%rd8798, %rd8797, %rd8717;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6087,%dummy}, %rd8786;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6088}, %rd8786;
	}
	shf.r.wrap.b32 	%r6089, %r6088, %r6087, 28;
	shf.r.wrap.b32 	%r6090, %r6087, %r6088, 28;
	mov.b64 	%rd8799, {%r6090, %r6089};
	shf.l.wrap.b32 	%r6091, %r6087, %r6088, 30;
	shf.l.wrap.b32 	%r6092, %r6088, %r6087, 30;
	mov.b64 	%rd8800, {%r6092, %r6091};
	xor.b64  	%rd8801, %rd8799, %rd8800;
	shf.l.wrap.b32 	%r6093, %r6087, %r6088, 25;
	shf.l.wrap.b32 	%r6094, %r6088, %r6087, 25;
	mov.b64 	%rd8802, {%r6094, %r6093};
	xor.b64  	%rd8803, %rd8801, %rd8802;
	and.b64  	%rd8804, %rd8786, %rd8763;
	or.b64  	%rd8805, %rd8786, %rd8763;
	and.b64  	%rd8806, %rd8805, %rd8740;
	or.b64  	%rd8807, %rd8806, %rd8804;
	add.s64 	%rd8808, %rd8807, %rd8803;
	add.s64 	%rd8809, %rd8808, %rd8797;
	xor.b64  	%rd8810, %rd8775, %rd8752;
	and.b64  	%rd8811, %rd8798, %rd8810;
	xor.b64  	%rd8812, %rd8811, %rd8752;
	add.s64 	%rd8813, %rd8729, %rd8812;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6095,%dummy}, %rd8798;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6096}, %rd8798;
	}
	shf.r.wrap.b32 	%r6097, %r6096, %r6095, 14;
	shf.r.wrap.b32 	%r6098, %r6095, %r6096, 14;
	mov.b64 	%rd8814, {%r6098, %r6097};
	shf.r.wrap.b32 	%r6099, %r6096, %r6095, 18;
	shf.r.wrap.b32 	%r6100, %r6095, %r6096, 18;
	mov.b64 	%rd8815, {%r6100, %r6099};
	xor.b64  	%rd8816, %rd8814, %rd8815;
	shf.l.wrap.b32 	%r6101, %r6095, %r6096, 23;
	shf.l.wrap.b32 	%r6102, %r6096, %r6095, 23;
	mov.b64 	%rd8817, {%r6102, %r6101};
	xor.b64  	%rd8818, %rd8816, %rd8817;
	add.s64 	%rd8819, %rd8813, %rd8818;
	add.s64 	%rd8820, %rd8819, 8268148722764581231;
	add.s64 	%rd8821, %rd8820, %rd8740;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6103,%dummy}, %rd8809;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6104}, %rd8809;
	}
	shf.r.wrap.b32 	%r6105, %r6104, %r6103, 28;
	shf.r.wrap.b32 	%r6106, %r6103, %r6104, 28;
	mov.b64 	%rd8822, {%r6106, %r6105};
	shf.l.wrap.b32 	%r6107, %r6103, %r6104, 30;
	shf.l.wrap.b32 	%r6108, %r6104, %r6103, 30;
	mov.b64 	%rd8823, {%r6108, %r6107};
	xor.b64  	%rd8824, %rd8822, %rd8823;
	shf.l.wrap.b32 	%r6109, %r6103, %r6104, 25;
	shf.l.wrap.b32 	%r6110, %r6104, %r6103, 25;
	mov.b64 	%rd8825, {%r6110, %r6109};
	xor.b64  	%rd8826, %rd8824, %rd8825;
	and.b64  	%rd8827, %rd8809, %rd8786;
	or.b64  	%rd8828, %rd8809, %rd8786;
	and.b64  	%rd8829, %rd8828, %rd8763;
	or.b64  	%rd8830, %rd8829, %rd8827;
	add.s64 	%rd8831, %rd8830, %rd8826;
	add.s64 	%rd8832, %rd8831, %rd8820;
	xor.b64  	%rd8833, %rd8798, %rd8775;
	and.b64  	%rd8834, %rd8821, %rd8833;
	xor.b64  	%rd8835, %rd8834, %rd8775;
	add.s64 	%rd8836, %rd8752, %rd8835;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6111,%dummy}, %rd8821;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6112}, %rd8821;
	}
	shf.r.wrap.b32 	%r6113, %r6112, %r6111, 14;
	shf.r.wrap.b32 	%r6114, %r6111, %r6112, 14;
	mov.b64 	%rd8837, {%r6114, %r6113};
	shf.r.wrap.b32 	%r6115, %r6112, %r6111, 18;
	shf.r.wrap.b32 	%r6116, %r6111, %r6112, 18;
	mov.b64 	%rd8838, {%r6116, %r6115};
	xor.b64  	%rd8839, %rd8837, %rd8838;
	shf.l.wrap.b32 	%r6117, %r6111, %r6112, 23;
	shf.l.wrap.b32 	%r6118, %r6112, %r6111, 23;
	mov.b64 	%rd8840, {%r6118, %r6117};
	xor.b64  	%rd8841, %rd8839, %rd8840;
	add.s64 	%rd8842, %rd8836, %rd8841;
	add.s64 	%rd8843, %rd8842, -9160688886553864527;
	add.s64 	%rd8844, %rd8843, %rd8763;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6119,%dummy}, %rd8832;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6120}, %rd8832;
	}
	shf.r.wrap.b32 	%r6121, %r6120, %r6119, 28;
	shf.r.wrap.b32 	%r6122, %r6119, %r6120, 28;
	mov.b64 	%rd8845, {%r6122, %r6121};
	shf.l.wrap.b32 	%r6123, %r6119, %r6120, 30;
	shf.l.wrap.b32 	%r6124, %r6120, %r6119, 30;
	mov.b64 	%rd8846, {%r6124, %r6123};
	xor.b64  	%rd8847, %rd8845, %rd8846;
	shf.l.wrap.b32 	%r6125, %r6119, %r6120, 25;
	shf.l.wrap.b32 	%r6126, %r6120, %r6119, 25;
	mov.b64 	%rd8848, {%r6126, %r6125};
	xor.b64  	%rd8849, %rd8847, %rd8848;
	and.b64  	%rd8850, %rd8832, %rd8809;
	or.b64  	%rd8851, %rd8832, %rd8809;
	and.b64  	%rd8852, %rd8851, %rd8786;
	or.b64  	%rd8853, %rd8852, %rd8850;
	add.s64 	%rd8854, %rd8853, %rd8849;
	add.s64 	%rd8855, %rd8854, %rd8843;
	xor.b64  	%rd8856, %rd8821, %rd8798;
	and.b64  	%rd8857, %rd8844, %rd8856;
	xor.b64  	%rd8858, %rd8857, %rd8798;
	add.s64 	%rd8859, %rd8775, %rd8858;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6127,%dummy}, %rd8844;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6128}, %rd8844;
	}
	shf.r.wrap.b32 	%r6129, %r6128, %r6127, 14;
	shf.r.wrap.b32 	%r6130, %r6127, %r6128, 14;
	mov.b64 	%rd8860, {%r6130, %r6129};
	shf.r.wrap.b32 	%r6131, %r6128, %r6127, 18;
	shf.r.wrap.b32 	%r6132, %r6127, %r6128, 18;
	mov.b64 	%rd8861, {%r6132, %r6131};
	xor.b64  	%rd8862, %rd8860, %rd8861;
	shf.l.wrap.b32 	%r6133, %r6127, %r6128, 23;
	shf.l.wrap.b32 	%r6134, %r6128, %r6127, 23;
	mov.b64 	%rd8863, {%r6134, %r6133};
	xor.b64  	%rd8864, %rd8862, %rd8863;
	add.s64 	%rd8865, %rd8859, %rd8864;
	add.s64 	%rd8866, %rd8865, -7215885187991268811;
	add.s64 	%rd8867, %rd8866, %rd8786;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6135,%dummy}, %rd8855;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6136}, %rd8855;
	}
	shf.r.wrap.b32 	%r6137, %r6136, %r6135, 28;
	shf.r.wrap.b32 	%r6138, %r6135, %r6136, 28;
	mov.b64 	%rd8868, {%r6138, %r6137};
	shf.l.wrap.b32 	%r6139, %r6135, %r6136, 30;
	shf.l.wrap.b32 	%r6140, %r6136, %r6135, 30;
	mov.b64 	%rd8869, {%r6140, %r6139};
	xor.b64  	%rd8870, %rd8868, %rd8869;
	shf.l.wrap.b32 	%r6141, %r6135, %r6136, 25;
	shf.l.wrap.b32 	%r6142, %r6136, %r6135, 25;
	mov.b64 	%rd8871, {%r6142, %r6141};
	xor.b64  	%rd8872, %rd8870, %rd8871;
	and.b64  	%rd8873, %rd8855, %rd8832;
	or.b64  	%rd8874, %rd8855, %rd8832;
	and.b64  	%rd8875, %rd8874, %rd8809;
	or.b64  	%rd8876, %rd8875, %rd8873;
	add.s64 	%rd8877, %rd8876, %rd8872;
	add.s64 	%rd8878, %rd8877, %rd8866;
	xor.b64  	%rd8879, %rd8844, %rd8821;
	and.b64  	%rd8880, %rd8867, %rd8879;
	xor.b64  	%rd8881, %rd8880, %rd8821;
	add.s64 	%rd8882, %rd8798, %rd8881;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6143,%dummy}, %rd8867;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6144}, %rd8867;
	}
	shf.r.wrap.b32 	%r6145, %r6144, %r6143, 14;
	shf.r.wrap.b32 	%r6146, %r6143, %r6144, 14;
	mov.b64 	%rd8883, {%r6146, %r6145};
	shf.r.wrap.b32 	%r6147, %r6144, %r6143, 18;
	shf.r.wrap.b32 	%r6148, %r6143, %r6144, 18;
	mov.b64 	%rd8884, {%r6148, %r6147};
	xor.b64  	%rd8885, %rd8883, %rd8884;
	shf.l.wrap.b32 	%r6149, %r6143, %r6144, 23;
	shf.l.wrap.b32 	%r6150, %r6144, %r6143, 23;
	mov.b64 	%rd8886, {%r6150, %r6149};
	xor.b64  	%rd8887, %rd8885, %rd8886;
	add.s64 	%rd8888, %rd8882, %rd8887;
	add.s64 	%rd8889, %rd8888, -4495734319001031532;
	add.s64 	%rd8890, %rd8889, %rd8809;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6151,%dummy}, %rd8878;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6152}, %rd8878;
	}
	shf.r.wrap.b32 	%r6153, %r6152, %r6151, 28;
	shf.r.wrap.b32 	%r6154, %r6151, %r6152, 28;
	mov.b64 	%rd8891, {%r6154, %r6153};
	shf.l.wrap.b32 	%r6155, %r6151, %r6152, 30;
	shf.l.wrap.b32 	%r6156, %r6152, %r6151, 30;
	mov.b64 	%rd8892, {%r6156, %r6155};
	xor.b64  	%rd8893, %rd8891, %rd8892;
	shf.l.wrap.b32 	%r6157, %r6151, %r6152, 25;
	shf.l.wrap.b32 	%r6158, %r6152, %r6151, 25;
	mov.b64 	%rd8894, {%r6158, %r6157};
	xor.b64  	%rd8895, %rd8893, %rd8894;
	and.b64  	%rd8896, %rd8878, %rd8855;
	or.b64  	%rd8897, %rd8878, %rd8855;
	and.b64  	%rd8898, %rd8897, %rd8832;
	or.b64  	%rd8899, %rd8898, %rd8896;
	add.s64 	%rd8900, %rd8899, %rd8895;
	add.s64 	%rd8901, %rd8900, %rd8889;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6159}, %rd2990;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6160,%dummy}, %rd2990;
	}
	shf.l.wrap.b32 	%r6161, %r6160, %r6159, 3;
	shf.l.wrap.b32 	%r6162, %r6159, %r6160, 3;
	mov.b64 	%rd8903, {%r6162, %r6161};
	shf.r.wrap.b32 	%r6163, %r6159, %r6160, 19;
	shf.r.wrap.b32 	%r6164, %r6160, %r6159, 19;
	mov.b64 	%rd8904, {%r6164, %r6163};
	xor.b64  	%rd8905, %rd8904, %rd8903;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6165,%dummy}, %rd8518;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6166}, %rd8518;
	}
	shf.r.wrap.b32 	%r6167, %r6166, %r6165, 1;
	shf.r.wrap.b32 	%r6168, %r6165, %r6166, 1;
	mov.b64 	%rd8906, {%r6168, %r6167};
	shf.r.wrap.b32 	%r6169, %r6166, %r6165, 8;
	shf.r.wrap.b32 	%r6170, %r6165, %r6166, 8;
	mov.b64 	%rd8907, {%r6170, %r6169};
	xor.b64  	%rd8908, %rd8906, %rd8907;
	shr.u64 	%rd8909, %rd8518, 7;
	xor.b64  	%rd8910, %rd8908, %rd8909;
	add.s64 	%rd8911, %rd8517, %rd8905;
	add.s64 	%rd10068, %rd8911, %rd8910;
	add.s64 	%rd8912, %rd10068, %rd8821;
	xor.b64  	%rd8913, %rd8867, %rd8844;
	and.b64  	%rd8914, %rd8890, %rd8913;
	xor.b64  	%rd8915, %rd8914, %rd8844;
	add.s64 	%rd8916, %rd8912, %rd8915;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6171,%dummy}, %rd8890;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6172}, %rd8890;
	}
	shf.r.wrap.b32 	%r6173, %r6172, %r6171, 14;
	shf.r.wrap.b32 	%r6174, %r6171, %r6172, 14;
	mov.b64 	%rd8917, {%r6174, %r6173};
	shf.r.wrap.b32 	%r6175, %r6172, %r6171, 18;
	shf.r.wrap.b32 	%r6176, %r6171, %r6172, 18;
	mov.b64 	%rd8918, {%r6176, %r6175};
	xor.b64  	%rd8919, %rd8917, %rd8918;
	shf.l.wrap.b32 	%r6177, %r6171, %r6172, 23;
	shf.l.wrap.b32 	%r6178, %r6172, %r6171, 23;
	mov.b64 	%rd8920, {%r6178, %r6177};
	xor.b64  	%rd8921, %rd8919, %rd8920;
	add.s64 	%rd8922, %rd8916, %rd8921;
	add.s64 	%rd8923, %rd8922, -1973867731355612462;
	add.s64 	%rd8924, %rd8923, %rd8832;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6179,%dummy}, %rd8901;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6180}, %rd8901;
	}
	shf.r.wrap.b32 	%r6181, %r6180, %r6179, 28;
	shf.r.wrap.b32 	%r6182, %r6179, %r6180, 28;
	mov.b64 	%rd8925, {%r6182, %r6181};
	shf.l.wrap.b32 	%r6183, %r6179, %r6180, 30;
	shf.l.wrap.b32 	%r6184, %r6180, %r6179, 30;
	mov.b64 	%rd8926, {%r6184, %r6183};
	xor.b64  	%rd8927, %rd8925, %rd8926;
	shf.l.wrap.b32 	%r6185, %r6179, %r6180, 25;
	shf.l.wrap.b32 	%r6186, %r6180, %r6179, 25;
	mov.b64 	%rd8928, {%r6186, %r6185};
	xor.b64  	%rd8929, %rd8927, %rd8928;
	and.b64  	%rd8930, %rd8901, %rd8878;
	or.b64  	%rd8931, %rd8901, %rd8878;
	and.b64  	%rd8932, %rd8931, %rd8855;
	or.b64  	%rd8933, %rd8932, %rd8930;
	add.s64 	%rd8934, %rd8933, %rd8929;
	add.s64 	%rd8935, %rd8934, %rd8923;
	mov.u64 	%rd8936, 1536;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6187}, %rd8936;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6188,%dummy}, %rd8936;
	}
	shf.l.wrap.b32 	%r6189, %r6188, %r6187, 3;
	shf.l.wrap.b32 	%r6190, %r6187, %r6188, 3;
	mov.b64 	%rd8937, {%r6190, %r6189};
	shf.r.wrap.b32 	%r6191, %r6187, %r6188, 19;
	shf.r.wrap.b32 	%r6192, %r6188, %r6187, 19;
	mov.b64 	%rd8938, {%r6192, %r6191};
	xor.b64  	%rd8939, %rd8938, %rd8937;
	xor.b64  	%rd8940, %rd8939, 24;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6193,%dummy}, %rd8519;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6194}, %rd8519;
	}
	shf.r.wrap.b32 	%r6195, %r6194, %r6193, 1;
	shf.r.wrap.b32 	%r6196, %r6193, %r6194, 1;
	mov.b64 	%rd8941, {%r6196, %r6195};
	shf.r.wrap.b32 	%r6197, %r6194, %r6193, 8;
	shf.r.wrap.b32 	%r6198, %r6193, %r6194, 8;
	mov.b64 	%rd8942, {%r6198, %r6197};
	xor.b64  	%rd8943, %rd8941, %rd8942;
	shr.u64 	%rd8944, %rd8519, 7;
	xor.b64  	%rd8945, %rd8943, %rd8944;
	add.s64 	%rd8946, %rd8940, %rd8518;
	add.s64 	%rd10069, %rd8946, %rd8945;
	st.local.v2.u64 	[%rd4], {%rd10068, %rd10069};
	add.s64 	%rd8947, %rd10069, %rd8844;
	xor.b64  	%rd8948, %rd8890, %rd8867;
	and.b64  	%rd8949, %rd8924, %rd8948;
	xor.b64  	%rd8950, %rd8949, %rd8867;
	add.s64 	%rd8951, %rd8947, %rd8950;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6199,%dummy}, %rd8924;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6200}, %rd8924;
	}
	shf.r.wrap.b32 	%r6201, %r6200, %r6199, 14;
	shf.r.wrap.b32 	%r6202, %r6199, %r6200, 14;
	mov.b64 	%rd8952, {%r6202, %r6201};
	shf.r.wrap.b32 	%r6203, %r6200, %r6199, 18;
	shf.r.wrap.b32 	%r6204, %r6199, %r6200, 18;
	mov.b64 	%rd8953, {%r6204, %r6203};
	xor.b64  	%rd8954, %rd8952, %rd8953;
	shf.l.wrap.b32 	%r6205, %r6199, %r6200, 23;
	shf.l.wrap.b32 	%r6206, %r6200, %r6199, 23;
	mov.b64 	%rd8955, {%r6206, %r6205};
	xor.b64  	%rd8956, %rd8954, %rd8955;
	add.s64 	%rd8957, %rd8951, %rd8956;
	add.s64 	%rd8958, %rd8957, -1171420211273849373;
	add.s64 	%rd8959, %rd8958, %rd8855;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6207,%dummy}, %rd8935;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6208}, %rd8935;
	}
	shf.r.wrap.b32 	%r6209, %r6208, %r6207, 28;
	shf.r.wrap.b32 	%r6210, %r6207, %r6208, 28;
	mov.b64 	%rd8960, {%r6210, %r6209};
	shf.l.wrap.b32 	%r6211, %r6207, %r6208, 30;
	shf.l.wrap.b32 	%r6212, %r6208, %r6207, 30;
	mov.b64 	%rd8961, {%r6212, %r6211};
	xor.b64  	%rd8962, %rd8960, %rd8961;
	shf.l.wrap.b32 	%r6213, %r6207, %r6208, 25;
	shf.l.wrap.b32 	%r6214, %r6208, %r6207, 25;
	mov.b64 	%rd8963, {%r6214, %r6213};
	xor.b64  	%rd8964, %rd8962, %rd8963;
	and.b64  	%rd8965, %rd8935, %rd8901;
	or.b64  	%rd8966, %rd8935, %rd8901;
	and.b64  	%rd8967, %rd8966, %rd8878;
	or.b64  	%rd8968, %rd8967, %rd8965;
	add.s64 	%rd8969, %rd8968, %rd8964;
	add.s64 	%rd8970, %rd8969, %rd8958;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6215,%dummy}, %rd10068;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6216}, %rd10068;
	}
	shf.r.wrap.b32 	%r6217, %r6216, %r6215, 19;
	shf.r.wrap.b32 	%r6218, %r6215, %r6216, 19;
	mov.b64 	%rd8971, {%r6218, %r6217};
	shf.l.wrap.b32 	%r6219, %r6215, %r6216, 3;
	shf.l.wrap.b32 	%r6220, %r6216, %r6215, 3;
	mov.b64 	%rd8972, {%r6220, %r6219};
	xor.b64  	%rd8973, %rd8971, %rd8972;
	shr.u64 	%rd8974, %rd10068, 6;
	xor.b64  	%rd8975, %rd8973, %rd8974;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6221,%dummy}, %rd8520;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6222}, %rd8520;
	}
	shf.r.wrap.b32 	%r6223, %r6222, %r6221, 1;
	shf.r.wrap.b32 	%r6224, %r6221, %r6222, 1;
	mov.b64 	%rd8976, {%r6224, %r6223};
	shf.r.wrap.b32 	%r6225, %r6222, %r6221, 8;
	shf.r.wrap.b32 	%r6226, %r6221, %r6222, 8;
	mov.b64 	%rd8977, {%r6226, %r6225};
	xor.b64  	%rd8978, %rd8976, %rd8977;
	shr.u64 	%rd8979, %rd8520, 7;
	xor.b64  	%rd8980, %rd8978, %rd8979;
	add.s64 	%rd8981, %rd8975, %rd8519;
	add.s64 	%rd10065, %rd8981, %rd8980;
	add.s64 	%rd8982, %rd10065, %rd8867;
	xor.b64  	%rd8983, %rd8924, %rd8890;
	and.b64  	%rd8984, %rd8959, %rd8983;
	xor.b64  	%rd8985, %rd8984, %rd8890;
	add.s64 	%rd8986, %rd8982, %rd8985;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6227,%dummy}, %rd8959;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6228}, %rd8959;
	}
	shf.r.wrap.b32 	%r6229, %r6228, %r6227, 14;
	shf.r.wrap.b32 	%r6230, %r6227, %r6228, 14;
	mov.b64 	%rd8987, {%r6230, %r6229};
	shf.r.wrap.b32 	%r6231, %r6228, %r6227, 18;
	shf.r.wrap.b32 	%r6232, %r6227, %r6228, 18;
	mov.b64 	%rd8988, {%r6232, %r6231};
	xor.b64  	%rd8989, %rd8987, %rd8988;
	shf.l.wrap.b32 	%r6233, %r6227, %r6228, 23;
	shf.l.wrap.b32 	%r6234, %r6228, %r6227, 23;
	mov.b64 	%rd8990, {%r6234, %r6233};
	xor.b64  	%rd8991, %rd8989, %rd8990;
	add.s64 	%rd8992, %rd8986, %rd8991;
	add.s64 	%rd8993, %rd8992, 1135362057144423861;
	add.s64 	%rd8994, %rd8993, %rd8878;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6235,%dummy}, %rd8970;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6236}, %rd8970;
	}
	shf.r.wrap.b32 	%r6237, %r6236, %r6235, 28;
	shf.r.wrap.b32 	%r6238, %r6235, %r6236, 28;
	mov.b64 	%rd8995, {%r6238, %r6237};
	shf.l.wrap.b32 	%r6239, %r6235, %r6236, 30;
	shf.l.wrap.b32 	%r6240, %r6236, %r6235, 30;
	mov.b64 	%rd8996, {%r6240, %r6239};
	xor.b64  	%rd8997, %rd8995, %rd8996;
	shf.l.wrap.b32 	%r6241, %r6235, %r6236, 25;
	shf.l.wrap.b32 	%r6242, %r6236, %r6235, 25;
	mov.b64 	%rd8998, {%r6242, %r6241};
	xor.b64  	%rd8999, %rd8997, %rd8998;
	and.b64  	%rd9000, %rd8970, %rd8935;
	or.b64  	%rd9001, %rd8970, %rd8935;
	and.b64  	%rd9002, %rd9001, %rd8901;
	or.b64  	%rd9003, %rd9002, %rd9000;
	add.s64 	%rd9004, %rd9003, %rd8999;
	add.s64 	%rd9005, %rd9004, %rd8993;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6243,%dummy}, %rd10069;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6244}, %rd10069;
	}
	shf.r.wrap.b32 	%r6245, %r6244, %r6243, 19;
	shf.r.wrap.b32 	%r6246, %r6243, %r6244, 19;
	mov.b64 	%rd9006, {%r6246, %r6245};
	shf.l.wrap.b32 	%r6247, %r6243, %r6244, 3;
	shf.l.wrap.b32 	%r6248, %r6244, %r6243, 3;
	mov.b64 	%rd9007, {%r6248, %r6247};
	xor.b64  	%rd9008, %rd9006, %rd9007;
	shr.u64 	%rd9009, %rd10069, 6;
	xor.b64  	%rd9010, %rd9008, %rd9009;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6249,%dummy}, %rd8522;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6250}, %rd8522;
	}
	shf.r.wrap.b32 	%r6251, %r6250, %r6249, 1;
	shf.r.wrap.b32 	%r6252, %r6249, %r6250, 1;
	mov.b64 	%rd9011, {%r6252, %r6251};
	shf.r.wrap.b32 	%r6253, %r6250, %r6249, 8;
	shf.r.wrap.b32 	%r6254, %r6249, %r6250, 8;
	mov.b64 	%rd9012, {%r6254, %r6253};
	xor.b64  	%rd9013, %rd9011, %rd9012;
	shr.u64 	%rd9014, %rd8522, 7;
	xor.b64  	%rd9015, %rd9013, %rd9014;
	add.s64 	%rd9016, %rd9010, %rd8520;
	add.s64 	%rd10063, %rd9016, %rd9015;
	st.local.v2.u64 	[%rd4+16], {%rd10065, %rd10063};
	add.s64 	%rd9017, %rd10063, %rd8890;
	xor.b64  	%rd9018, %rd8959, %rd8924;
	and.b64  	%rd9019, %rd8994, %rd9018;
	xor.b64  	%rd9020, %rd9019, %rd8924;
	add.s64 	%rd9021, %rd9017, %rd9020;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6255,%dummy}, %rd8994;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6256}, %rd8994;
	}
	shf.r.wrap.b32 	%r6257, %r6256, %r6255, 14;
	shf.r.wrap.b32 	%r6258, %r6255, %r6256, 14;
	mov.b64 	%rd9022, {%r6258, %r6257};
	shf.r.wrap.b32 	%r6259, %r6256, %r6255, 18;
	shf.r.wrap.b32 	%r6260, %r6255, %r6256, 18;
	mov.b64 	%rd9023, {%r6260, %r6259};
	xor.b64  	%rd9024, %rd9022, %rd9023;
	shf.l.wrap.b32 	%r6261, %r6255, %r6256, 23;
	shf.l.wrap.b32 	%r6262, %r6256, %r6255, 23;
	mov.b64 	%rd9025, {%r6262, %r6261};
	xor.b64  	%rd9026, %rd9024, %rd9025;
	add.s64 	%rd9027, %rd9021, %rd9026;
	add.s64 	%rd9028, %rd9027, 2597628984639134821;
	add.s64 	%rd9029, %rd9028, %rd8901;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6263,%dummy}, %rd9005;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6264}, %rd9005;
	}
	shf.r.wrap.b32 	%r6265, %r6264, %r6263, 28;
	shf.r.wrap.b32 	%r6266, %r6263, %r6264, 28;
	mov.b64 	%rd9030, {%r6266, %r6265};
	shf.l.wrap.b32 	%r6267, %r6263, %r6264, 30;
	shf.l.wrap.b32 	%r6268, %r6264, %r6263, 30;
	mov.b64 	%rd9031, {%r6268, %r6267};
	xor.b64  	%rd9032, %rd9030, %rd9031;
	shf.l.wrap.b32 	%r6269, %r6263, %r6264, 25;
	shf.l.wrap.b32 	%r6270, %r6264, %r6263, 25;
	mov.b64 	%rd9033, {%r6270, %r6269};
	xor.b64  	%rd9034, %rd9032, %rd9033;
	and.b64  	%rd9035, %rd9005, %rd8970;
	or.b64  	%rd9036, %rd9005, %rd8970;
	and.b64  	%rd9037, %rd9036, %rd8935;
	or.b64  	%rd9038, %rd9037, %rd9035;
	add.s64 	%rd9039, %rd9038, %rd9034;
	add.s64 	%rd9040, %rd9039, %rd9028;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6271,%dummy}, %rd10065;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6272}, %rd10065;
	}
	shf.r.wrap.b32 	%r6273, %r6272, %r6271, 19;
	shf.r.wrap.b32 	%r6274, %r6271, %r6272, 19;
	mov.b64 	%rd9041, {%r6274, %r6273};
	shf.l.wrap.b32 	%r6275, %r6271, %r6272, 3;
	shf.l.wrap.b32 	%r6276, %r6272, %r6271, 3;
	mov.b64 	%rd9042, {%r6276, %r6275};
	xor.b64  	%rd9043, %rd9041, %rd9042;
	shr.u64 	%rd9044, %rd10065, 6;
	xor.b64  	%rd9045, %rd9043, %rd9044;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6277,%dummy}, %rd8523;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6278}, %rd8523;
	}
	shf.r.wrap.b32 	%r6279, %r6278, %r6277, 1;
	shf.r.wrap.b32 	%r6280, %r6277, %r6278, 1;
	mov.b64 	%rd9046, {%r6280, %r6279};
	shf.r.wrap.b32 	%r6281, %r6278, %r6277, 8;
	shf.r.wrap.b32 	%r6282, %r6277, %r6278, 8;
	mov.b64 	%rd9047, {%r6282, %r6281};
	xor.b64  	%rd9048, %rd9046, %rd9047;
	shr.u64 	%rd9049, %rd8523, 7;
	xor.b64  	%rd9050, %rd9048, %rd9049;
	add.s64 	%rd9051, %rd9045, %rd8522;
	add.s64 	%rd10061, %rd9051, %rd9050;
	add.s64 	%rd9052, %rd10061, %rd8924;
	xor.b64  	%rd9053, %rd8994, %rd8959;
	and.b64  	%rd9054, %rd9029, %rd9053;
	xor.b64  	%rd9055, %rd9054, %rd8959;
	add.s64 	%rd9056, %rd9052, %rd9055;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6283,%dummy}, %rd9029;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6284}, %rd9029;
	}
	shf.r.wrap.b32 	%r6285, %r6284, %r6283, 14;
	shf.r.wrap.b32 	%r6286, %r6283, %r6284, 14;
	mov.b64 	%rd9057, {%r6286, %r6285};
	shf.r.wrap.b32 	%r6287, %r6284, %r6283, 18;
	shf.r.wrap.b32 	%r6288, %r6283, %r6284, 18;
	mov.b64 	%rd9058, {%r6288, %r6287};
	xor.b64  	%rd9059, %rd9057, %rd9058;
	shf.l.wrap.b32 	%r6289, %r6283, %r6284, 23;
	shf.l.wrap.b32 	%r6290, %r6284, %r6283, 23;
	mov.b64 	%rd9060, {%r6290, %r6289};
	xor.b64  	%rd9061, %rd9059, %rd9060;
	add.s64 	%rd9062, %rd9056, %rd9061;
	add.s64 	%rd9063, %rd9062, 3308224258029322869;
	add.s64 	%rd9064, %rd9063, %rd8935;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6291,%dummy}, %rd9040;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6292}, %rd9040;
	}
	shf.r.wrap.b32 	%r6293, %r6292, %r6291, 28;
	shf.r.wrap.b32 	%r6294, %r6291, %r6292, 28;
	mov.b64 	%rd9065, {%r6294, %r6293};
	shf.l.wrap.b32 	%r6295, %r6291, %r6292, 30;
	shf.l.wrap.b32 	%r6296, %r6292, %r6291, 30;
	mov.b64 	%rd9066, {%r6296, %r6295};
	xor.b64  	%rd9067, %rd9065, %rd9066;
	shf.l.wrap.b32 	%r6297, %r6291, %r6292, 25;
	shf.l.wrap.b32 	%r6298, %r6292, %r6291, 25;
	mov.b64 	%rd9068, {%r6298, %r6297};
	xor.b64  	%rd9069, %rd9067, %rd9068;
	and.b64  	%rd9070, %rd9040, %rd9005;
	or.b64  	%rd9071, %rd9040, %rd9005;
	and.b64  	%rd9072, %rd9071, %rd8970;
	or.b64  	%rd9073, %rd9072, %rd9070;
	add.s64 	%rd9074, %rd9073, %rd9069;
	add.s64 	%rd9075, %rd9074, %rd9063;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6299,%dummy}, %rd10063;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6300}, %rd10063;
	}
	shf.r.wrap.b32 	%r6301, %r6300, %r6299, 19;
	shf.r.wrap.b32 	%r6302, %r6299, %r6300, 19;
	mov.b64 	%rd9076, {%r6302, %r6301};
	shf.l.wrap.b32 	%r6303, %r6299, %r6300, 3;
	shf.l.wrap.b32 	%r6304, %r6300, %r6299, 3;
	mov.b64 	%rd9077, {%r6304, %r6303};
	xor.b64  	%rd9078, %rd9076, %rd9077;
	shr.u64 	%rd9079, %rd10063, 6;
	xor.b64  	%rd9080, %rd9078, %rd9079;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6305,%dummy}, %rd8524;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6306}, %rd8524;
	}
	shf.r.wrap.b32 	%r6307, %r6306, %r6305, 1;
	shf.r.wrap.b32 	%r6308, %r6305, %r6306, 1;
	mov.b64 	%rd9081, {%r6308, %r6307};
	shf.r.wrap.b32 	%r6309, %r6306, %r6305, 8;
	shf.r.wrap.b32 	%r6310, %r6305, %r6306, 8;
	mov.b64 	%rd9082, {%r6310, %r6309};
	xor.b64  	%rd9083, %rd9081, %rd9082;
	shr.u64 	%rd9084, %rd8524, 7;
	xor.b64  	%rd9085, %rd9083, %rd9084;
	add.s64 	%rd9086, %rd9080, %rd8523;
	add.s64 	%rd10059, %rd9086, %rd9085;
	st.local.v2.u64 	[%rd4+32], {%rd10061, %rd10059};
	add.s64 	%rd9087, %rd10059, %rd8959;
	xor.b64  	%rd9088, %rd9029, %rd8994;
	and.b64  	%rd9089, %rd9064, %rd9088;
	xor.b64  	%rd9090, %rd9089, %rd8994;
	add.s64 	%rd9091, %rd9087, %rd9090;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6311,%dummy}, %rd9064;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6312}, %rd9064;
	}
	shf.r.wrap.b32 	%r6313, %r6312, %r6311, 14;
	shf.r.wrap.b32 	%r6314, %r6311, %r6312, 14;
	mov.b64 	%rd9092, {%r6314, %r6313};
	shf.r.wrap.b32 	%r6315, %r6312, %r6311, 18;
	shf.r.wrap.b32 	%r6316, %r6311, %r6312, 18;
	mov.b64 	%rd9093, {%r6316, %r6315};
	xor.b64  	%rd9094, %rd9092, %rd9093;
	shf.l.wrap.b32 	%r6317, %r6311, %r6312, 23;
	shf.l.wrap.b32 	%r6318, %r6312, %r6311, 23;
	mov.b64 	%rd9095, {%r6318, %r6317};
	xor.b64  	%rd9096, %rd9094, %rd9095;
	add.s64 	%rd9097, %rd9091, %rd9096;
	add.s64 	%rd9098, %rd9097, 5365058923640841347;
	add.s64 	%rd9099, %rd9098, %rd8970;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6319,%dummy}, %rd9075;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6320}, %rd9075;
	}
	shf.r.wrap.b32 	%r6321, %r6320, %r6319, 28;
	shf.r.wrap.b32 	%r6322, %r6319, %r6320, 28;
	mov.b64 	%rd9100, {%r6322, %r6321};
	shf.l.wrap.b32 	%r6323, %r6319, %r6320, 30;
	shf.l.wrap.b32 	%r6324, %r6320, %r6319, 30;
	mov.b64 	%rd9101, {%r6324, %r6323};
	xor.b64  	%rd9102, %rd9100, %rd9101;
	shf.l.wrap.b32 	%r6325, %r6319, %r6320, 25;
	shf.l.wrap.b32 	%r6326, %r6320, %r6319, 25;
	mov.b64 	%rd9103, {%r6326, %r6325};
	xor.b64  	%rd9104, %rd9102, %rd9103;
	and.b64  	%rd9105, %rd9075, %rd9040;
	or.b64  	%rd9106, %rd9075, %rd9040;
	and.b64  	%rd9107, %rd9106, %rd9005;
	or.b64  	%rd9108, %rd9107, %rd9105;
	add.s64 	%rd9109, %rd9108, %rd9104;
	add.s64 	%rd9110, %rd9109, %rd9098;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6327,%dummy}, %rd10061;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6328}, %rd10061;
	}
	shf.r.wrap.b32 	%r6329, %r6328, %r6327, 19;
	shf.r.wrap.b32 	%r6330, %r6327, %r6328, 19;
	mov.b64 	%rd9111, {%r6330, %r6329};
	shf.l.wrap.b32 	%r6331, %r6327, %r6328, 3;
	shf.l.wrap.b32 	%r6332, %r6328, %r6327, 3;
	mov.b64 	%rd9112, {%r6332, %r6331};
	xor.b64  	%rd9113, %rd9111, %rd9112;
	shr.u64 	%rd9114, %rd10061, 6;
	xor.b64  	%rd9115, %rd9113, %rd9114;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6333,%dummy}, %rd8525;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6334}, %rd8525;
	}
	shf.r.wrap.b32 	%r6335, %r6334, %r6333, 1;
	shf.r.wrap.b32 	%r6336, %r6333, %r6334, 1;
	mov.b64 	%rd9116, {%r6336, %r6335};
	shf.r.wrap.b32 	%r6337, %r6334, %r6333, 8;
	shf.r.wrap.b32 	%r6338, %r6333, %r6334, 8;
	mov.b64 	%rd9117, {%r6338, %r6337};
	xor.b64  	%rd9118, %rd9116, %rd9117;
	shr.u64 	%rd9119, %rd8525, 7;
	xor.b64  	%rd9120, %rd9118, %rd9119;
	add.s64 	%rd9121, %rd9115, %rd8524;
	add.s64 	%rd9122, %rd9121, %rd9120;
	add.s64 	%rd10057, %rd9122, 1536;
	add.s64 	%rd9123, %rd10057, %rd8994;
	xor.b64  	%rd9124, %rd9064, %rd9029;
	and.b64  	%rd9125, %rd9099, %rd9124;
	xor.b64  	%rd9126, %rd9125, %rd9029;
	add.s64 	%rd9127, %rd9123, %rd9126;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6339,%dummy}, %rd9099;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6340}, %rd9099;
	}
	shf.r.wrap.b32 	%r6341, %r6340, %r6339, 14;
	shf.r.wrap.b32 	%r6342, %r6339, %r6340, 14;
	mov.b64 	%rd9128, {%r6342, %r6341};
	shf.r.wrap.b32 	%r6343, %r6340, %r6339, 18;
	shf.r.wrap.b32 	%r6344, %r6339, %r6340, 18;
	mov.b64 	%rd9129, {%r6344, %r6343};
	xor.b64  	%rd9130, %rd9128, %rd9129;
	shf.l.wrap.b32 	%r6345, %r6339, %r6340, 23;
	shf.l.wrap.b32 	%r6346, %r6340, %r6339, 23;
	mov.b64 	%rd9131, {%r6346, %r6345};
	xor.b64  	%rd9132, %rd9130, %rd9131;
	add.s64 	%rd9133, %rd9127, %rd9132;
	add.s64 	%rd9134, %rd9133, 6679025012923562964;
	add.s64 	%rd9135, %rd9134, %rd9005;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6347,%dummy}, %rd9110;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6348}, %rd9110;
	}
	shf.r.wrap.b32 	%r6349, %r6348, %r6347, 28;
	shf.r.wrap.b32 	%r6350, %r6347, %r6348, 28;
	mov.b64 	%rd9136, {%r6350, %r6349};
	shf.l.wrap.b32 	%r6351, %r6347, %r6348, 30;
	shf.l.wrap.b32 	%r6352, %r6348, %r6347, 30;
	mov.b64 	%rd9137, {%r6352, %r6351};
	xor.b64  	%rd9138, %rd9136, %rd9137;
	shf.l.wrap.b32 	%r6353, %r6347, %r6348, 25;
	shf.l.wrap.b32 	%r6354, %r6348, %r6347, 25;
	mov.b64 	%rd9139, {%r6354, %r6353};
	xor.b64  	%rd9140, %rd9138, %rd9139;
	and.b64  	%rd9141, %rd9110, %rd9075;
	or.b64  	%rd9142, %rd9110, %rd9075;
	and.b64  	%rd9143, %rd9142, %rd9040;
	or.b64  	%rd9144, %rd9143, %rd9141;
	add.s64 	%rd9145, %rd9144, %rd9140;
	add.s64 	%rd9146, %rd9145, %rd9134;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6355,%dummy}, %rd10059;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6356}, %rd10059;
	}
	shf.r.wrap.b32 	%r6357, %r6356, %r6355, 19;
	shf.r.wrap.b32 	%r6358, %r6355, %r6356, 19;
	mov.b64 	%rd9147, {%r6358, %r6357};
	shf.l.wrap.b32 	%r6359, %r6355, %r6356, 3;
	shf.l.wrap.b32 	%r6360, %r6356, %r6355, 3;
	mov.b64 	%rd9148, {%r6360, %r6359};
	xor.b64  	%rd9149, %rd9147, %rd9148;
	shr.u64 	%rd9150, %rd10059, 6;
	xor.b64  	%rd9151, %rd9149, %rd9150;
	mov.u64 	%rd9152, -9223372036854775808;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6361,%dummy}, %rd9152;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6362}, %rd9152;
	}
	shf.r.wrap.b32 	%r6363, %r6362, %r6361, 8;
	shf.r.wrap.b32 	%r6364, %r6361, %r6362, 8;
	mov.b64 	%rd9153, {%r6364, %r6363};
	shf.r.wrap.b32 	%r6365, %r6362, %r6361, 1;
	shf.r.wrap.b32 	%r6366, %r6361, %r6362, 1;
	mov.b64 	%rd9154, {%r6366, %r6365};
	xor.b64  	%rd9155, %rd9154, %rd9153;
	xor.b64  	%rd9156, %rd9155, 72057594037927936;
	add.s64 	%rd9157, %rd9151, %rd8525;
	add.s64 	%rd9158, %rd9157, %rd10068;
	add.s64 	%rd10056, %rd9158, %rd9156;
	st.local.v2.u64 	[%rd4+48], {%rd10057, %rd10056};
	add.s64 	%rd9159, %rd10056, %rd9029;
	xor.b64  	%rd9160, %rd9099, %rd9064;
	and.b64  	%rd9161, %rd9135, %rd9160;
	xor.b64  	%rd9162, %rd9161, %rd9064;
	add.s64 	%rd9163, %rd9159, %rd9162;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6367,%dummy}, %rd9135;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6368}, %rd9135;
	}
	shf.r.wrap.b32 	%r6369, %r6368, %r6367, 14;
	shf.r.wrap.b32 	%r6370, %r6367, %r6368, 14;
	mov.b64 	%rd9164, {%r6370, %r6369};
	shf.r.wrap.b32 	%r6371, %r6368, %r6367, 18;
	shf.r.wrap.b32 	%r6372, %r6367, %r6368, 18;
	mov.b64 	%rd9165, {%r6372, %r6371};
	xor.b64  	%rd9166, %rd9164, %rd9165;
	shf.l.wrap.b32 	%r6373, %r6367, %r6368, 23;
	shf.l.wrap.b32 	%r6374, %r6368, %r6367, 23;
	mov.b64 	%rd9167, {%r6374, %r6373};
	xor.b64  	%rd9168, %rd9166, %rd9167;
	add.s64 	%rd9169, %rd9163, %rd9168;
	add.s64 	%rd9170, %rd9169, 8573033837759648693;
	add.s64 	%rd9171, %rd9170, %rd9040;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6375,%dummy}, %rd9146;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6376}, %rd9146;
	}
	shf.r.wrap.b32 	%r6377, %r6376, %r6375, 28;
	shf.r.wrap.b32 	%r6378, %r6375, %r6376, 28;
	mov.b64 	%rd9172, {%r6378, %r6377};
	shf.l.wrap.b32 	%r6379, %r6375, %r6376, 30;
	shf.l.wrap.b32 	%r6380, %r6376, %r6375, 30;
	mov.b64 	%rd9173, {%r6380, %r6379};
	xor.b64  	%rd9174, %rd9172, %rd9173;
	shf.l.wrap.b32 	%r6381, %r6375, %r6376, 25;
	shf.l.wrap.b32 	%r6382, %r6376, %r6375, 25;
	mov.b64 	%rd9175, {%r6382, %r6381};
	xor.b64  	%rd9176, %rd9174, %rd9175;
	and.b64  	%rd9177, %rd9146, %rd9110;
	or.b64  	%rd9178, %rd9146, %rd9110;
	and.b64  	%rd9179, %rd9178, %rd9075;
	or.b64  	%rd9180, %rd9179, %rd9177;
	add.s64 	%rd9181, %rd9180, %rd9176;
	add.s64 	%rd9182, %rd9181, %rd9170;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6383,%dummy}, %rd10057;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6384}, %rd10057;
	}
	shf.r.wrap.b32 	%r6385, %r6384, %r6383, 19;
	shf.r.wrap.b32 	%r6386, %r6383, %r6384, 19;
	mov.b64 	%rd9183, {%r6386, %r6385};
	shf.l.wrap.b32 	%r6387, %r6383, %r6384, 3;
	shf.l.wrap.b32 	%r6388, %r6384, %r6383, 3;
	mov.b64 	%rd9184, {%r6388, %r6387};
	xor.b64  	%rd9185, %rd9183, %rd9184;
	shr.u64 	%rd9186, %rd10057, 6;
	xor.b64  	%rd9187, %rd9185, %rd9186;
	shf.r.wrap.b32 	%r6389, %r6159, %r6160, 8;
	shf.r.wrap.b32 	%r6390, %r6160, %r6159, 8;
	mov.b64 	%rd9188, {%r6390, %r6389};
	shf.r.wrap.b32 	%r6391, %r6159, %r6160, 1;
	shf.r.wrap.b32 	%r6392, %r6160, %r6159, 1;
	mov.b64 	%rd9189, {%r6392, %r6391};
	xor.b64  	%rd9190, %rd9189, %rd9188;
	xor.b64  	%rd9191, %rd9190, -9223372036854775808;
	add.s64 	%rd9192, %rd9191, %rd10069;
	add.s64 	%rd10055, %rd9192, %rd9187;
	add.s64 	%rd9193, %rd10055, %rd9064;
	xor.b64  	%rd9194, %rd9135, %rd9099;
	and.b64  	%rd9195, %rd9171, %rd9194;
	xor.b64  	%rd9196, %rd9195, %rd9099;
	add.s64 	%rd9197, %rd9193, %rd9196;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6393,%dummy}, %rd9171;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6394}, %rd9171;
	}
	shf.r.wrap.b32 	%r6395, %r6394, %r6393, 14;
	shf.r.wrap.b32 	%r6396, %r6393, %r6394, 14;
	mov.b64 	%rd9198, {%r6396, %r6395};
	shf.r.wrap.b32 	%r6397, %r6394, %r6393, 18;
	shf.r.wrap.b32 	%r6398, %r6393, %r6394, 18;
	mov.b64 	%rd9199, {%r6398, %r6397};
	xor.b64  	%rd9200, %rd9198, %rd9199;
	shf.l.wrap.b32 	%r6399, %r6393, %r6394, 23;
	shf.l.wrap.b32 	%r6400, %r6394, %r6393, 23;
	mov.b64 	%rd9201, {%r6400, %r6399};
	xor.b64  	%rd9202, %rd9200, %rd9201;
	add.s64 	%rd9203, %rd9197, %rd9202;
	add.s64 	%rd9204, %rd9203, -7476448914759557205;
	add.s64 	%rd9205, %rd9204, %rd9075;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6401,%dummy}, %rd9182;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6402}, %rd9182;
	}
	shf.r.wrap.b32 	%r6403, %r6402, %r6401, 28;
	shf.r.wrap.b32 	%r6404, %r6401, %r6402, 28;
	mov.b64 	%rd9206, {%r6404, %r6403};
	shf.l.wrap.b32 	%r6405, %r6401, %r6402, 30;
	shf.l.wrap.b32 	%r6406, %r6402, %r6401, 30;
	mov.b64 	%rd9207, {%r6406, %r6405};
	xor.b64  	%rd9208, %rd9206, %rd9207;
	shf.l.wrap.b32 	%r6407, %r6401, %r6402, 25;
	shf.l.wrap.b32 	%r6408, %r6402, %r6401, 25;
	mov.b64 	%rd9209, {%r6408, %r6407};
	xor.b64  	%rd9210, %rd9208, %rd9209;
	and.b64  	%rd9211, %rd9182, %rd9146;
	or.b64  	%rd9212, %rd9182, %rd9146;
	and.b64  	%rd9213, %rd9212, %rd9110;
	or.b64  	%rd9214, %rd9213, %rd9211;
	add.s64 	%rd9215, %rd9214, %rd9210;
	add.s64 	%rd9216, %rd9215, %rd9204;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6409,%dummy}, %rd10056;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6410}, %rd10056;
	}
	shf.r.wrap.b32 	%r6411, %r6410, %r6409, 19;
	shf.r.wrap.b32 	%r6412, %r6409, %r6410, 19;
	mov.b64 	%rd9217, {%r6412, %r6411};
	shf.l.wrap.b32 	%r6413, %r6409, %r6410, 3;
	shf.l.wrap.b32 	%r6414, %r6410, %r6409, 3;
	mov.b64 	%rd9218, {%r6414, %r6413};
	xor.b64  	%rd9219, %rd9217, %rd9218;
	shr.u64 	%rd9220, %rd10056, 6;
	xor.b64  	%rd9221, %rd9219, %rd9220;
	add.s64 	%rd9222, %rd10065, %rd9190;
	add.s64 	%rd10067, %rd9222, %rd9221;
	st.local.v2.u64 	[%rd4+64], {%rd10055, %rd10067};
	add.s64 	%rd9223, %rd10067, %rd9099;
	xor.b64  	%rd9224, %rd9171, %rd9135;
	and.b64  	%rd9225, %rd9205, %rd9224;
	xor.b64  	%rd9226, %rd9225, %rd9135;
	add.s64 	%rd9227, %rd9223, %rd9226;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6415,%dummy}, %rd9205;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6416}, %rd9205;
	}
	shf.r.wrap.b32 	%r6417, %r6416, %r6415, 14;
	shf.r.wrap.b32 	%r6418, %r6415, %r6416, 14;
	mov.b64 	%rd9228, {%r6418, %r6417};
	shf.r.wrap.b32 	%r6419, %r6416, %r6415, 18;
	shf.r.wrap.b32 	%r6420, %r6415, %r6416, 18;
	mov.b64 	%rd9229, {%r6420, %r6419};
	xor.b64  	%rd9230, %rd9228, %rd9229;
	shf.l.wrap.b32 	%r6421, %r6415, %r6416, 23;
	shf.l.wrap.b32 	%r6422, %r6416, %r6415, 23;
	mov.b64 	%rd9231, {%r6422, %r6421};
	xor.b64  	%rd9232, %rd9230, %rd9231;
	add.s64 	%rd9233, %rd9227, %rd9232;
	add.s64 	%rd9234, %rd9233, -6327057829258317296;
	add.s64 	%rd9235, %rd9234, %rd9110;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6423,%dummy}, %rd9216;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6424}, %rd9216;
	}
	shf.r.wrap.b32 	%r6425, %r6424, %r6423, 28;
	shf.r.wrap.b32 	%r6426, %r6423, %r6424, 28;
	mov.b64 	%rd9236, {%r6426, %r6425};
	shf.l.wrap.b32 	%r6427, %r6423, %r6424, 30;
	shf.l.wrap.b32 	%r6428, %r6424, %r6423, 30;
	mov.b64 	%rd9237, {%r6428, %r6427};
	xor.b64  	%rd9238, %rd9236, %rd9237;
	shf.l.wrap.b32 	%r6429, %r6423, %r6424, 25;
	shf.l.wrap.b32 	%r6430, %r6424, %r6423, 25;
	mov.b64 	%rd9239, {%r6430, %r6429};
	xor.b64  	%rd9240, %rd9238, %rd9239;
	and.b64  	%rd9241, %rd9216, %rd9182;
	or.b64  	%rd9242, %rd9216, %rd9182;
	and.b64  	%rd9243, %rd9242, %rd9146;
	or.b64  	%rd9244, %rd9243, %rd9241;
	add.s64 	%rd9245, %rd9244, %rd9240;
	add.s64 	%rd9246, %rd9245, %rd9234;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6431,%dummy}, %rd10055;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6432}, %rd10055;
	}
	shf.r.wrap.b32 	%r6433, %r6432, %r6431, 19;
	shf.r.wrap.b32 	%r6434, %r6431, %r6432, 19;
	mov.b64 	%rd9247, {%r6434, %r6433};
	shf.l.wrap.b32 	%r6435, %r6431, %r6432, 3;
	shf.l.wrap.b32 	%r6436, %r6432, %r6431, 3;
	mov.b64 	%rd9248, {%r6436, %r6435};
	xor.b64  	%rd9249, %rd9247, %rd9248;
	shr.u64 	%rd9250, %rd10055, 6;
	xor.b64  	%rd9251, %rd9249, %rd9250;
	add.s64 	%rd9252, %rd10063, %rd9190;
	add.s64 	%rd10064, %rd9252, %rd9251;
	add.s64 	%rd9253, %rd10064, %rd9135;
	xor.b64  	%rd9254, %rd9205, %rd9171;
	and.b64  	%rd9255, %rd9235, %rd9254;
	xor.b64  	%rd9256, %rd9255, %rd9171;
	add.s64 	%rd9257, %rd9253, %rd9256;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6437,%dummy}, %rd9235;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6438}, %rd9235;
	}
	shf.r.wrap.b32 	%r6439, %r6438, %r6437, 14;
	shf.r.wrap.b32 	%r6440, %r6437, %r6438, 14;
	mov.b64 	%rd9258, {%r6440, %r6439};
	shf.r.wrap.b32 	%r6441, %r6438, %r6437, 18;
	shf.r.wrap.b32 	%r6442, %r6437, %r6438, 18;
	mov.b64 	%rd9259, {%r6442, %r6441};
	xor.b64  	%rd9260, %rd9258, %rd9259;
	shf.l.wrap.b32 	%r6443, %r6437, %r6438, 23;
	shf.l.wrap.b32 	%r6444, %r6438, %r6437, 23;
	mov.b64 	%rd9261, {%r6444, %r6443};
	xor.b64  	%rd9262, %rd9260, %rd9261;
	add.s64 	%rd9263, %rd9257, %rd9262;
	add.s64 	%rd9264, %rd9263, -5763719355590565569;
	add.s64 	%rd9265, %rd9264, %rd9146;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6445,%dummy}, %rd9246;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6446}, %rd9246;
	}
	shf.r.wrap.b32 	%r6447, %r6446, %r6445, 28;
	shf.r.wrap.b32 	%r6448, %r6445, %r6446, 28;
	mov.b64 	%rd9266, {%r6448, %r6447};
	shf.l.wrap.b32 	%r6449, %r6445, %r6446, 30;
	shf.l.wrap.b32 	%r6450, %r6446, %r6445, 30;
	mov.b64 	%rd9267, {%r6450, %r6449};
	xor.b64  	%rd9268, %rd9266, %rd9267;
	shf.l.wrap.b32 	%r6451, %r6445, %r6446, 25;
	shf.l.wrap.b32 	%r6452, %r6446, %r6445, 25;
	mov.b64 	%rd9269, {%r6452, %r6451};
	xor.b64  	%rd9270, %rd9268, %rd9269;
	and.b64  	%rd9271, %rd9246, %rd9216;
	or.b64  	%rd9272, %rd9246, %rd9216;
	and.b64  	%rd9273, %rd9272, %rd9182;
	or.b64  	%rd9274, %rd9273, %rd9271;
	add.s64 	%rd9275, %rd9274, %rd9270;
	add.s64 	%rd9276, %rd9275, %rd9264;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6453,%dummy}, %rd10067;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6454}, %rd10067;
	}
	shf.r.wrap.b32 	%r6455, %r6454, %r6453, 19;
	shf.r.wrap.b32 	%r6456, %r6453, %r6454, 19;
	mov.b64 	%rd9277, {%r6456, %r6455};
	shf.l.wrap.b32 	%r6457, %r6453, %r6454, 3;
	shf.l.wrap.b32 	%r6458, %r6454, %r6453, 3;
	mov.b64 	%rd9278, {%r6458, %r6457};
	xor.b64  	%rd9279, %rd9277, %rd9278;
	shr.u64 	%rd9280, %rd10067, 6;
	xor.b64  	%rd9281, %rd9279, %rd9280;
	add.s64 	%rd9282, %rd10061, %rd9190;
	add.s64 	%rd10062, %rd9282, %rd9281;
	st.local.v2.u64 	[%rd4+80], {%rd10064, %rd10062};
	add.s64 	%rd9283, %rd10062, %rd9171;
	xor.b64  	%rd9284, %rd9235, %rd9205;
	and.b64  	%rd9285, %rd9265, %rd9284;
	xor.b64  	%rd9286, %rd9285, %rd9205;
	add.s64 	%rd9287, %rd9283, %rd9286;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6459,%dummy}, %rd9265;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6460}, %rd9265;
	}
	shf.r.wrap.b32 	%r6461, %r6460, %r6459, 14;
	shf.r.wrap.b32 	%r6462, %r6459, %r6460, 14;
	mov.b64 	%rd9288, {%r6462, %r6461};
	shf.r.wrap.b32 	%r6463, %r6460, %r6459, 18;
	shf.r.wrap.b32 	%r6464, %r6459, %r6460, 18;
	mov.b64 	%rd9289, {%r6464, %r6463};
	xor.b64  	%rd9290, %rd9288, %rd9289;
	shf.l.wrap.b32 	%r6465, %r6459, %r6460, 23;
	shf.l.wrap.b32 	%r6466, %r6460, %r6459, 23;
	mov.b64 	%rd9291, {%r6466, %r6465};
	xor.b64  	%rd9292, %rd9290, %rd9291;
	add.s64 	%rd9293, %rd9287, %rd9292;
	add.s64 	%rd9294, %rd9293, -4658551843659510044;
	add.s64 	%rd9295, %rd9294, %rd9182;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6467,%dummy}, %rd9276;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6468}, %rd9276;
	}
	shf.r.wrap.b32 	%r6469, %r6468, %r6467, 28;
	shf.r.wrap.b32 	%r6470, %r6467, %r6468, 28;
	mov.b64 	%rd9296, {%r6470, %r6469};
	shf.l.wrap.b32 	%r6471, %r6467, %r6468, 30;
	shf.l.wrap.b32 	%r6472, %r6468, %r6467, 30;
	mov.b64 	%rd9297, {%r6472, %r6471};
	xor.b64  	%rd9298, %rd9296, %rd9297;
	shf.l.wrap.b32 	%r6473, %r6467, %r6468, 25;
	shf.l.wrap.b32 	%r6474, %r6468, %r6467, 25;
	mov.b64 	%rd9299, {%r6474, %r6473};
	xor.b64  	%rd9300, %rd9298, %rd9299;
	and.b64  	%rd9301, %rd9276, %rd9246;
	or.b64  	%rd9302, %rd9276, %rd9246;
	and.b64  	%rd9303, %rd9302, %rd9216;
	or.b64  	%rd9304, %rd9303, %rd9301;
	add.s64 	%rd9305, %rd9304, %rd9300;
	add.s64 	%rd9306, %rd9305, %rd9294;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6475,%dummy}, %rd10064;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6476}, %rd10064;
	}
	shf.r.wrap.b32 	%r6477, %r6476, %r6475, 19;
	shf.r.wrap.b32 	%r6478, %r6475, %r6476, 19;
	mov.b64 	%rd9307, {%r6478, %r6477};
	shf.l.wrap.b32 	%r6479, %r6475, %r6476, 3;
	shf.l.wrap.b32 	%r6480, %r6476, %r6475, 3;
	mov.b64 	%rd9308, {%r6480, %r6479};
	xor.b64  	%rd9309, %rd9307, %rd9308;
	shr.u64 	%rd9310, %rd10064, 6;
	xor.b64  	%rd9311, %rd9309, %rd9310;
	add.s64 	%rd9312, %rd10059, %rd9190;
	add.s64 	%rd10060, %rd9312, %rd9311;
	add.s64 	%rd9313, %rd10060, %rd9205;
	xor.b64  	%rd9314, %rd9265, %rd9235;
	and.b64  	%rd9315, %rd9295, %rd9314;
	xor.b64  	%rd9316, %rd9315, %rd9235;
	add.s64 	%rd9317, %rd9313, %rd9316;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6481,%dummy}, %rd9295;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6482}, %rd9295;
	}
	shf.r.wrap.b32 	%r6483, %r6482, %r6481, 14;
	shf.r.wrap.b32 	%r6484, %r6481, %r6482, 14;
	mov.b64 	%rd9318, {%r6484, %r6483};
	shf.r.wrap.b32 	%r6485, %r6482, %r6481, 18;
	shf.r.wrap.b32 	%r6486, %r6481, %r6482, 18;
	mov.b64 	%rd9319, {%r6486, %r6485};
	xor.b64  	%rd9320, %rd9318, %rd9319;
	shf.l.wrap.b32 	%r6487, %r6481, %r6482, 23;
	shf.l.wrap.b32 	%r6488, %r6482, %r6481, 23;
	mov.b64 	%rd9321, {%r6488, %r6487};
	xor.b64  	%rd9322, %rd9320, %rd9321;
	add.s64 	%rd9323, %rd9317, %rd9322;
	add.s64 	%rd9324, %rd9323, -4116276920077217854;
	add.s64 	%rd10071, %rd9324, %rd9216;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6489,%dummy}, %rd9306;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6490}, %rd9306;
	}
	shf.r.wrap.b32 	%r6491, %r6490, %r6489, 28;
	shf.r.wrap.b32 	%r6492, %r6489, %r6490, 28;
	mov.b64 	%rd9325, {%r6492, %r6491};
	shf.l.wrap.b32 	%r6493, %r6489, %r6490, 30;
	shf.l.wrap.b32 	%r6494, %r6490, %r6489, 30;
	mov.b64 	%rd9326, {%r6494, %r6493};
	xor.b64  	%rd9327, %rd9325, %rd9326;
	shf.l.wrap.b32 	%r6495, %r6489, %r6490, 25;
	shf.l.wrap.b32 	%r6496, %r6490, %r6489, 25;
	mov.b64 	%rd9328, {%r6496, %r6495};
	xor.b64  	%rd9329, %rd9327, %rd9328;
	and.b64  	%rd9330, %rd9306, %rd9276;
	or.b64  	%rd9331, %rd9306, %rd9276;
	and.b64  	%rd9332, %rd9331, %rd9246;
	or.b64  	%rd9333, %rd9332, %rd9330;
	add.s64 	%rd9334, %rd9333, %rd9329;
	add.s64 	%rd10078, %rd9334, %rd9324;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6497,%dummy}, %rd10062;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6498}, %rd10062;
	}
	shf.r.wrap.b32 	%r6499, %r6498, %r6497, 19;
	shf.r.wrap.b32 	%r6500, %r6497, %r6498, 19;
	mov.b64 	%rd9335, {%r6500, %r6499};
	shf.l.wrap.b32 	%r6501, %r6497, %r6498, 3;
	shf.l.wrap.b32 	%r6502, %r6498, %r6497, 3;
	mov.b64 	%rd9336, {%r6502, %r6501};
	xor.b64  	%rd9337, %rd9335, %rd9336;
	shr.u64 	%rd9338, %rd10062, 6;
	xor.b64  	%rd9339, %rd9337, %rd9338;
	add.s64 	%rd9340, %rd10057, %rd9190;
	add.s64 	%rd10058, %rd9340, %rd9339;
	st.local.v2.u64 	[%rd4+96], {%rd10060, %rd10058};
	add.s64 	%rd9341, %rd10058, %rd9235;
	xor.b64  	%rd9342, %rd9295, %rd9265;
	and.b64  	%rd9343, %rd10071, %rd9342;
	xor.b64  	%rd9344, %rd9343, %rd9265;
	add.s64 	%rd9345, %rd9341, %rd9344;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6503,%dummy}, %rd10071;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6504}, %rd10071;
	}
	shf.r.wrap.b32 	%r6505, %r6504, %r6503, 14;
	shf.r.wrap.b32 	%r6506, %r6503, %r6504, 14;
	mov.b64 	%rd9346, {%r6506, %r6505};
	shf.r.wrap.b32 	%r6507, %r6504, %r6503, 18;
	shf.r.wrap.b32 	%r6508, %r6503, %r6504, 18;
	mov.b64 	%rd9347, {%r6508, %r6507};
	xor.b64  	%rd9348, %rd9346, %rd9347;
	shf.l.wrap.b32 	%r6509, %r6503, %r6504, 23;
	shf.l.wrap.b32 	%r6510, %r6504, %r6503, 23;
	mov.b64 	%rd9349, {%r6510, %r6509};
	xor.b64  	%rd9350, %rd9348, %rd9349;
	add.s64 	%rd9351, %rd9345, %rd9350;
	add.s64 	%rd9352, %rd9351, -3051310485924567259;
	add.s64 	%rd10072, %rd9352, %rd9246;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6511,%dummy}, %rd10078;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6512}, %rd10078;
	}
	shf.r.wrap.b32 	%r6513, %r6512, %r6511, 28;
	shf.r.wrap.b32 	%r6514, %r6511, %r6512, 28;
	mov.b64 	%rd9353, {%r6514, %r6513};
	shf.l.wrap.b32 	%r6515, %r6511, %r6512, 30;
	shf.l.wrap.b32 	%r6516, %r6512, %r6511, 30;
	mov.b64 	%rd9354, {%r6516, %r6515};
	xor.b64  	%rd9355, %rd9353, %rd9354;
	shf.l.wrap.b32 	%r6517, %r6511, %r6512, 25;
	shf.l.wrap.b32 	%r6518, %r6512, %r6511, 25;
	mov.b64 	%rd9356, {%r6518, %r6517};
	xor.b64  	%rd9357, %rd9355, %rd9356;
	and.b64  	%rd9358, %rd10078, %rd9306;
	or.b64  	%rd9359, %rd10078, %rd9306;
	and.b64  	%rd9360, %rd9359, %rd9276;
	or.b64  	%rd9361, %rd9360, %rd9358;
	add.s64 	%rd9362, %rd9361, %rd9357;
	add.s64 	%rd10077, %rd9362, %rd9352;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6519,%dummy}, %rd10060;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6520}, %rd10060;
	}
	shf.r.wrap.b32 	%r6521, %r6520, %r6519, 19;
	shf.r.wrap.b32 	%r6522, %r6519, %r6520, 19;
	mov.b64 	%rd9363, {%r6522, %r6521};
	shf.l.wrap.b32 	%r6523, %r6519, %r6520, 3;
	shf.l.wrap.b32 	%r6524, %r6520, %r6519, 3;
	mov.b64 	%rd9364, {%r6524, %r6523};
	xor.b64  	%rd9365, %rd9363, %rd9364;
	shr.u64 	%rd9366, %rd10060, 6;
	xor.b64  	%rd9367, %rd9365, %rd9366;
	shf.r.wrap.b32 	%r6525, %r6187, %r6188, 8;
	shf.r.wrap.b32 	%r6526, %r6188, %r6187, 8;
	mov.b64 	%rd9368, {%r6526, %r6525};
	shf.r.wrap.b32 	%r6527, %r6187, %r6188, 1;
	shf.r.wrap.b32 	%r6528, %r6188, %r6187, 1;
	mov.b64 	%rd9369, {%r6528, %r6527};
	xor.b64  	%rd9370, %rd9369, %rd9368;
	xor.b64  	%rd9371, %rd9370, 12;
	add.s64 	%rd9372, %rd9367, %rd10056;
	add.s64 	%rd10070, %rd9372, %rd9371;
	add.s64 	%rd9373, %rd10070, %rd9265;
	xor.b64  	%rd9374, %rd10071, %rd9295;
	and.b64  	%rd9375, %rd10072, %rd9374;
	xor.b64  	%rd9376, %rd9375, %rd9295;
	add.s64 	%rd9377, %rd9373, %rd9376;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6529,%dummy}, %rd10072;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6530}, %rd10072;
	}
	shf.r.wrap.b32 	%r6531, %r6530, %r6529, 14;
	shf.r.wrap.b32 	%r6532, %r6529, %r6530, 14;
	mov.b64 	%rd9378, {%r6532, %r6531};
	shf.r.wrap.b32 	%r6533, %r6530, %r6529, 18;
	shf.r.wrap.b32 	%r6534, %r6529, %r6530, 18;
	mov.b64 	%rd9379, {%r6534, %r6533};
	xor.b64  	%rd9380, %rd9378, %rd9379;
	shf.l.wrap.b32 	%r6535, %r6529, %r6530, 23;
	shf.l.wrap.b32 	%r6536, %r6530, %r6529, 23;
	mov.b64 	%rd9381, {%r6536, %r6535};
	xor.b64  	%rd9382, %rd9380, %rd9381;
	add.s64 	%rd9383, %rd9377, %rd9382;
	add.s64 	%rd9384, %rd9383, 489312712824947311;
	add.s64 	%rd10073, %rd9384, %rd9276;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6537,%dummy}, %rd10077;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6538}, %rd10077;
	}
	shf.r.wrap.b32 	%r6539, %r6538, %r6537, 28;
	shf.r.wrap.b32 	%r6540, %r6537, %r6538, 28;
	mov.b64 	%rd9385, {%r6540, %r6539};
	shf.l.wrap.b32 	%r6541, %r6537, %r6538, 30;
	shf.l.wrap.b32 	%r6542, %r6538, %r6537, 30;
	mov.b64 	%rd9386, {%r6542, %r6541};
	xor.b64  	%rd9387, %rd9385, %rd9386;
	shf.l.wrap.b32 	%r6543, %r6537, %r6538, 25;
	shf.l.wrap.b32 	%r6544, %r6538, %r6537, 25;
	mov.b64 	%rd9388, {%r6544, %r6543};
	xor.b64  	%rd9389, %rd9387, %rd9388;
	and.b64  	%rd9390, %rd10077, %rd10078;
	or.b64  	%rd9391, %rd10077, %rd10078;
	and.b64  	%rd9392, %rd9391, %rd9306;
	or.b64  	%rd9393, %rd9392, %rd9390;
	add.s64 	%rd9394, %rd9393, %rd9389;
	add.s64 	%rd10076, %rd9394, %rd9384;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6545,%dummy}, %rd10058;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6546}, %rd10058;
	}
	shf.r.wrap.b32 	%r6547, %r6546, %r6545, 19;
	shf.r.wrap.b32 	%r6548, %r6545, %r6546, 19;
	mov.b64 	%rd9395, {%r6548, %r6547};
	shf.l.wrap.b32 	%r6549, %r6545, %r6546, 3;
	shf.l.wrap.b32 	%r6550, %r6546, %r6545, 3;
	mov.b64 	%rd9396, {%r6550, %r6549};
	xor.b64  	%rd9397, %rd9395, %rd9396;
	shr.u64 	%rd9398, %rd10058, 6;
	xor.b64  	%rd9399, %rd9397, %rd9398;
	shf.r.wrap.b32 	%r6551, %r6216, %r6215, 1;
	shf.r.wrap.b32 	%r6552, %r6215, %r6216, 1;
	mov.b64 	%rd9400, {%r6552, %r6551};
	shf.r.wrap.b32 	%r6553, %r6216, %r6215, 8;
	shf.r.wrap.b32 	%r6554, %r6215, %r6216, 8;
	mov.b64 	%rd9401, {%r6554, %r6553};
	xor.b64  	%rd9402, %rd9400, %rd9401;
	shr.u64 	%rd9403, %rd10068, 7;
	xor.b64  	%rd9404, %rd9402, %rd9403;
	add.s64 	%rd9405, %rd9399, %rd10055;
	add.s64 	%rd9406, %rd9405, %rd9404;
	add.s64 	%rd10066, %rd9406, 1536;
	st.local.v2.u64 	[%rd4+112], {%rd10070, %rd10066};
	add.s64 	%rd9407, %rd10066, %rd9295;
	xor.b64  	%rd9408, %rd10072, %rd10071;
	and.b64  	%rd9409, %rd10073, %rd9408;
	xor.b64  	%rd9410, %rd9409, %rd10071;
	add.s64 	%rd9411, %rd9407, %rd9410;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6555,%dummy}, %rd10073;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6556}, %rd10073;
	}
	shf.r.wrap.b32 	%r6557, %r6556, %r6555, 14;
	shf.r.wrap.b32 	%r6558, %r6555, %r6556, 14;
	mov.b64 	%rd9412, {%r6558, %r6557};
	shf.r.wrap.b32 	%r6559, %r6556, %r6555, 18;
	shf.r.wrap.b32 	%r6560, %r6555, %r6556, 18;
	mov.b64 	%rd9413, {%r6560, %r6559};
	xor.b64  	%rd9414, %rd9412, %rd9413;
	shf.l.wrap.b32 	%r6561, %r6555, %r6556, 23;
	shf.l.wrap.b32 	%r6562, %r6556, %r6555, 23;
	mov.b64 	%rd9415, {%r6562, %r6561};
	xor.b64  	%rd9416, %rd9414, %rd9415;
	add.s64 	%rd9417, %rd9411, %rd9416;
	add.s64 	%rd9418, %rd9417, 1452737877330783856;
	add.s64 	%rd10074, %rd9418, %rd9306;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6563,%dummy}, %rd10076;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6564}, %rd10076;
	}
	shf.r.wrap.b32 	%r6565, %r6564, %r6563, 28;
	shf.r.wrap.b32 	%r6566, %r6563, %r6564, 28;
	mov.b64 	%rd9419, {%r6566, %r6565};
	shf.l.wrap.b32 	%r6567, %r6563, %r6564, 30;
	shf.l.wrap.b32 	%r6568, %r6564, %r6563, 30;
	mov.b64 	%rd9420, {%r6568, %r6567};
	xor.b64  	%rd9421, %rd9419, %rd9420;
	shf.l.wrap.b32 	%r6569, %r6563, %r6564, 25;
	shf.l.wrap.b32 	%r6570, %r6564, %r6563, 25;
	mov.b64 	%rd9422, {%r6570, %r6569};
	xor.b64  	%rd9423, %rd9421, %rd9422;
	and.b64  	%rd9424, %rd10076, %rd10077;
	or.b64  	%rd9425, %rd10076, %rd10077;
	and.b64  	%rd9426, %rd9425, %rd10078;
	or.b64  	%rd9427, %rd9426, %rd9424;
	add.s64 	%rd9428, %rd9427, %rd9423;
	add.s64 	%rd10075, %rd9428, %rd9418;
	mov.u32 	%r7030, 32;
	mov.u64 	%rd10054, K;

$L__BB2_30:
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6571}, %rd10070;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6572,%dummy}, %rd10070;
	}
	shf.l.wrap.b32 	%r6573, %r6572, %r6571, 3;
	shf.l.wrap.b32 	%r6574, %r6571, %r6572, 3;
	mov.b64 	%rd9429, {%r6574, %r6573};
	shf.r.wrap.b32 	%r6575, %r6571, %r6572, 19;
	shf.r.wrap.b32 	%r6576, %r6572, %r6571, 19;
	mov.b64 	%rd9430, {%r6576, %r6575};
	xor.b64  	%rd9431, %rd9430, %rd9429;
	shr.u64 	%rd9432, %rd10070, 6;
	xor.b64  	%rd9433, %rd9431, %rd9432;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6577,%dummy}, %rd10069;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6578}, %rd10069;
	}
	shf.r.wrap.b32 	%r6579, %r6578, %r6577, 8;
	shf.r.wrap.b32 	%r6580, %r6577, %r6578, 8;
	mov.b64 	%rd9434, {%r6580, %r6579};
	shf.r.wrap.b32 	%r6581, %r6578, %r6577, 1;
	shf.r.wrap.b32 	%r6582, %r6577, %r6578, 1;
	mov.b64 	%rd9435, {%r6582, %r6581};
	xor.b64  	%rd9436, %rd9435, %rd9434;
	shr.u64 	%rd9437, %rd10069, 7;
	xor.b64  	%rd9438, %rd9436, %rd9437;
	add.s64 	%rd9439, %rd9433, %rd10068;
	add.s64 	%rd9440, %rd9439, %rd10067;
	add.s64 	%rd10068, %rd9440, %rd9438;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6583,%dummy}, %rd10074;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6584}, %rd10074;
	}
	shf.r.wrap.b32 	%r6585, %r6584, %r6583, 18;
	shf.r.wrap.b32 	%r6586, %r6583, %r6584, 18;
	mov.b64 	%rd9441, {%r6586, %r6585};
	shf.r.wrap.b32 	%r6587, %r6584, %r6583, 14;
	shf.r.wrap.b32 	%r6588, %r6583, %r6584, 14;
	mov.b64 	%rd9442, {%r6588, %r6587};
	xor.b64  	%rd9443, %rd9442, %rd9441;
	shf.l.wrap.b32 	%r6589, %r6583, %r6584, 23;
	shf.l.wrap.b32 	%r6590, %r6584, %r6583, 23;
	mov.b64 	%rd9444, {%r6590, %r6589};
	xor.b64  	%rd9445, %rd9443, %rd9444;
	xor.b64  	%rd9446, %rd10072, %rd10073;
	and.b64  	%rd9447, %rd9446, %rd10074;
	xor.b64  	%rd9448, %rd9447, %rd10072;
	add.s64 	%rd9449, %rd9445, %rd10071;
	add.s64 	%rd9450, %rd9449, %rd9448;
	ld.const.u64 	%rd9451, [%rd10054+256];
	add.s64 	%rd9452, %rd9450, %rd9451;
	add.s64 	%rd9453, %rd9452, %rd10068;
	add.s64 	%rd9454, %rd9453, %rd10078;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6591}, %rd10075;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6592,%dummy}, %rd10075;
	}
	shf.l.wrap.b32 	%r6593, %r6592, %r6591, 30;
	shf.l.wrap.b32 	%r6594, %r6591, %r6592, 30;
	mov.b64 	%rd9455, {%r6594, %r6593};
	shf.r.wrap.b32 	%r6595, %r6591, %r6592, 28;
	shf.r.wrap.b32 	%r6596, %r6592, %r6591, 28;
	mov.b64 	%rd9456, {%r6596, %r6595};
	xor.b64  	%rd9457, %rd9456, %rd9455;
	shf.l.wrap.b32 	%r6597, %r6592, %r6591, 25;
	shf.l.wrap.b32 	%r6598, %r6591, %r6592, 25;
	mov.b64 	%rd9458, {%r6598, %r6597};
	xor.b64  	%rd9459, %rd9457, %rd9458;
	or.b64  	%rd9460, %rd10075, %rd10076;
	and.b64  	%rd9461, %rd9460, %rd10077;
	and.b64  	%rd9462, %rd10075, %rd10076;
	or.b64  	%rd9463, %rd9461, %rd9462;
	add.s64 	%rd9464, %rd9463, %rd9459;
	add.s64 	%rd9465, %rd9464, %rd9453;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6599}, %rd10066;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6600,%dummy}, %rd10066;
	}
	shf.l.wrap.b32 	%r6601, %r6600, %r6599, 3;
	shf.l.wrap.b32 	%r6602, %r6599, %r6600, 3;
	mov.b64 	%rd9466, {%r6602, %r6601};
	shf.r.wrap.b32 	%r6603, %r6599, %r6600, 19;
	shf.r.wrap.b32 	%r6604, %r6600, %r6599, 19;
	mov.b64 	%rd9467, {%r6604, %r6603};
	xor.b64  	%rd9468, %rd9467, %rd9466;
	shr.u64 	%rd9469, %rd10066, 6;
	xor.b64  	%rd9470, %rd9468, %rd9469;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6605,%dummy}, %rd10065;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6606}, %rd10065;
	}
	shf.r.wrap.b32 	%r6607, %r6606, %r6605, 8;
	shf.r.wrap.b32 	%r6608, %r6605, %r6606, 8;
	mov.b64 	%rd9471, {%r6608, %r6607};
	shf.r.wrap.b32 	%r6609, %r6606, %r6605, 1;
	shf.r.wrap.b32 	%r6610, %r6605, %r6606, 1;
	mov.b64 	%rd9472, {%r6610, %r6609};
	xor.b64  	%rd9473, %rd9472, %rd9471;
	shr.u64 	%rd9474, %rd10065, 7;
	xor.b64  	%rd9475, %rd9473, %rd9474;
	add.s64 	%rd9476, %rd9470, %rd10069;
	add.s64 	%rd9477, %rd9476, %rd10064;
	add.s64 	%rd10069, %rd9477, %rd9475;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6611,%dummy}, %rd9454;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6612}, %rd9454;
	}
	shf.r.wrap.b32 	%r6613, %r6612, %r6611, 14;
	shf.r.wrap.b32 	%r6614, %r6611, %r6612, 14;
	mov.b64 	%rd9478, {%r6614, %r6613};
	shf.r.wrap.b32 	%r6615, %r6612, %r6611, 18;
	shf.r.wrap.b32 	%r6616, %r6611, %r6612, 18;
	mov.b64 	%rd9479, {%r6616, %r6615};
	xor.b64  	%rd9480, %rd9478, %rd9479;
	shf.l.wrap.b32 	%r6617, %r6611, %r6612, 23;
	shf.l.wrap.b32 	%r6618, %r6612, %r6611, 23;
	mov.b64 	%rd9481, {%r6618, %r6617};
	xor.b64  	%rd9482, %rd9480, %rd9481;
	xor.b64  	%rd9483, %rd10073, %rd10074;
	and.b64  	%rd9484, %rd9454, %rd9483;
	xor.b64  	%rd9485, %rd9484, %rd10073;
	ld.const.u64 	%rd9486, [%rd10054+264];
	add.s64 	%rd9487, %rd9486, %rd10072;
	add.s64 	%rd9488, %rd9487, %rd10069;
	add.s64 	%rd9489, %rd9488, %rd9485;
	add.s64 	%rd9490, %rd9489, %rd9482;
	add.s64 	%rd9491, %rd9490, %rd10077;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6619,%dummy}, %rd9465;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6620}, %rd9465;
	}
	shf.r.wrap.b32 	%r6621, %r6620, %r6619, 28;
	shf.r.wrap.b32 	%r6622, %r6619, %r6620, 28;
	mov.b64 	%rd9492, {%r6622, %r6621};
	shf.l.wrap.b32 	%r6623, %r6619, %r6620, 30;
	shf.l.wrap.b32 	%r6624, %r6620, %r6619, 30;
	mov.b64 	%rd9493, {%r6624, %r6623};
	xor.b64  	%rd9494, %rd9492, %rd9493;
	shf.l.wrap.b32 	%r6625, %r6619, %r6620, 25;
	shf.l.wrap.b32 	%r6626, %r6620, %r6619, 25;
	mov.b64 	%rd9495, {%r6626, %r6625};
	xor.b64  	%rd9496, %rd9494, %rd9495;
	and.b64  	%rd9497, %rd9465, %rd10075;
	or.b64  	%rd9498, %rd9465, %rd10075;
	and.b64  	%rd9499, %rd9498, %rd10076;
	or.b64  	%rd9500, %rd9499, %rd9497;
	add.s64 	%rd9501, %rd9500, %rd9496;
	add.s64 	%rd9502, %rd9501, %rd9490;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6627,%dummy}, %rd10068;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6628}, %rd10068;
	}
	shf.r.wrap.b32 	%r6629, %r6628, %r6627, 19;
	shf.r.wrap.b32 	%r6630, %r6627, %r6628, 19;
	mov.b64 	%rd9503, {%r6630, %r6629};
	shf.l.wrap.b32 	%r6631, %r6627, %r6628, 3;
	shf.l.wrap.b32 	%r6632, %r6628, %r6627, 3;
	mov.b64 	%rd9504, {%r6632, %r6631};
	xor.b64  	%rd9505, %rd9503, %rd9504;
	shr.u64 	%rd9506, %rd10068, 6;
	xor.b64  	%rd9507, %rd9505, %rd9506;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6633,%dummy}, %rd10063;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6634}, %rd10063;
	}
	shf.r.wrap.b32 	%r6635, %r6634, %r6633, 8;
	shf.r.wrap.b32 	%r6636, %r6633, %r6634, 8;
	mov.b64 	%rd9508, {%r6636, %r6635};
	shf.r.wrap.b32 	%r6637, %r6634, %r6633, 1;
	shf.r.wrap.b32 	%r6638, %r6633, %r6634, 1;
	mov.b64 	%rd9509, {%r6638, %r6637};
	xor.b64  	%rd9510, %rd9509, %rd9508;
	shr.u64 	%rd9511, %rd10063, 7;
	xor.b64  	%rd9512, %rd9510, %rd9511;
	add.s64 	%rd9513, %rd9507, %rd10065;
	add.s64 	%rd9514, %rd9513, %rd10062;
	add.s64 	%rd10065, %rd9514, %rd9512;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6639,%dummy}, %rd9491;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6640}, %rd9491;
	}
	shf.r.wrap.b32 	%r6641, %r6640, %r6639, 14;
	shf.r.wrap.b32 	%r6642, %r6639, %r6640, 14;
	mov.b64 	%rd9515, {%r6642, %r6641};
	shf.r.wrap.b32 	%r6643, %r6640, %r6639, 18;
	shf.r.wrap.b32 	%r6644, %r6639, %r6640, 18;
	mov.b64 	%rd9516, {%r6644, %r6643};
	xor.b64  	%rd9517, %rd9515, %rd9516;
	shf.l.wrap.b32 	%r6645, %r6639, %r6640, 23;
	shf.l.wrap.b32 	%r6646, %r6640, %r6639, 23;
	mov.b64 	%rd9518, {%r6646, %r6645};
	xor.b64  	%rd9519, %rd9517, %rd9518;
	xor.b64  	%rd9520, %rd9454, %rd10074;
	and.b64  	%rd9521, %rd9491, %rd9520;
	xor.b64  	%rd9522, %rd9521, %rd10074;
	ld.const.u64 	%rd9523, [%rd10054+272];
	add.s64 	%rd9524, %rd9523, %rd10073;
	add.s64 	%rd9525, %rd9524, %rd10065;
	add.s64 	%rd9526, %rd9525, %rd9522;
	add.s64 	%rd9527, %rd9526, %rd9519;
	add.s64 	%rd9528, %rd9527, %rd10076;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6647,%dummy}, %rd9502;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6648}, %rd9502;
	}
	shf.r.wrap.b32 	%r6649, %r6648, %r6647, 28;
	shf.r.wrap.b32 	%r6650, %r6647, %r6648, 28;
	mov.b64 	%rd9529, {%r6650, %r6649};
	shf.l.wrap.b32 	%r6651, %r6647, %r6648, 30;
	shf.l.wrap.b32 	%r6652, %r6648, %r6647, 30;
	mov.b64 	%rd9530, {%r6652, %r6651};
	xor.b64  	%rd9531, %rd9529, %rd9530;
	shf.l.wrap.b32 	%r6653, %r6647, %r6648, 25;
	shf.l.wrap.b32 	%r6654, %r6648, %r6647, 25;
	mov.b64 	%rd9532, {%r6654, %r6653};
	xor.b64  	%rd9533, %rd9531, %rd9532;
	and.b64  	%rd9534, %rd9502, %rd9465;
	or.b64  	%rd9535, %rd9502, %rd9465;
	and.b64  	%rd9536, %rd9535, %rd10075;
	or.b64  	%rd9537, %rd9536, %rd9534;
	add.s64 	%rd9538, %rd9537, %rd9533;
	add.s64 	%rd9539, %rd9538, %rd9527;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6655,%dummy}, %rd10069;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6656}, %rd10069;
	}
	shf.r.wrap.b32 	%r6657, %r6656, %r6655, 19;
	shf.r.wrap.b32 	%r6658, %r6655, %r6656, 19;
	mov.b64 	%rd9540, {%r6658, %r6657};
	shf.l.wrap.b32 	%r6659, %r6655, %r6656, 3;
	shf.l.wrap.b32 	%r6660, %r6656, %r6655, 3;
	mov.b64 	%rd9541, {%r6660, %r6659};
	xor.b64  	%rd9542, %rd9540, %rd9541;
	shr.u64 	%rd9543, %rd10069, 6;
	xor.b64  	%rd9544, %rd9542, %rd9543;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6661,%dummy}, %rd10061;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6662}, %rd10061;
	}
	shf.r.wrap.b32 	%r6663, %r6662, %r6661, 8;
	shf.r.wrap.b32 	%r6664, %r6661, %r6662, 8;
	mov.b64 	%rd9545, {%r6664, %r6663};
	shf.r.wrap.b32 	%r6665, %r6662, %r6661, 1;
	shf.r.wrap.b32 	%r6666, %r6661, %r6662, 1;
	mov.b64 	%rd9546, {%r6666, %r6665};
	xor.b64  	%rd9547, %rd9546, %rd9545;
	shr.u64 	%rd9548, %rd10061, 7;
	xor.b64  	%rd9549, %rd9547, %rd9548;
	add.s64 	%rd9550, %rd9544, %rd10063;
	add.s64 	%rd9551, %rd9550, %rd10060;
	add.s64 	%rd10063, %rd9551, %rd9549;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6667,%dummy}, %rd9528;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6668}, %rd9528;
	}
	shf.r.wrap.b32 	%r6669, %r6668, %r6667, 14;
	shf.r.wrap.b32 	%r6670, %r6667, %r6668, 14;
	mov.b64 	%rd9552, {%r6670, %r6669};
	shf.r.wrap.b32 	%r6671, %r6668, %r6667, 18;
	shf.r.wrap.b32 	%r6672, %r6667, %r6668, 18;
	mov.b64 	%rd9553, {%r6672, %r6671};
	xor.b64  	%rd9554, %rd9552, %rd9553;
	shf.l.wrap.b32 	%r6673, %r6667, %r6668, 23;
	shf.l.wrap.b32 	%r6674, %r6668, %r6667, 23;
	mov.b64 	%rd9555, {%r6674, %r6673};
	xor.b64  	%rd9556, %rd9554, %rd9555;
	xor.b64  	%rd9557, %rd9491, %rd9454;
	and.b64  	%rd9558, %rd9528, %rd9557;
	xor.b64  	%rd9559, %rd9558, %rd9454;
	ld.const.u64 	%rd9560, [%rd10054+280];
	add.s64 	%rd9561, %rd9560, %rd10074;
	add.s64 	%rd9562, %rd9561, %rd10063;
	add.s64 	%rd9563, %rd9562, %rd9559;
	add.s64 	%rd9564, %rd9563, %rd9556;
	add.s64 	%rd9565, %rd9564, %rd10075;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6675,%dummy}, %rd9539;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6676}, %rd9539;
	}
	shf.r.wrap.b32 	%r6677, %r6676, %r6675, 28;
	shf.r.wrap.b32 	%r6678, %r6675, %r6676, 28;
	mov.b64 	%rd9566, {%r6678, %r6677};
	shf.l.wrap.b32 	%r6679, %r6675, %r6676, 30;
	shf.l.wrap.b32 	%r6680, %r6676, %r6675, 30;
	mov.b64 	%rd9567, {%r6680, %r6679};
	xor.b64  	%rd9568, %rd9566, %rd9567;
	shf.l.wrap.b32 	%r6681, %r6675, %r6676, 25;
	shf.l.wrap.b32 	%r6682, %r6676, %r6675, 25;
	mov.b64 	%rd9569, {%r6682, %r6681};
	xor.b64  	%rd9570, %rd9568, %rd9569;
	and.b64  	%rd9571, %rd9539, %rd9502;
	or.b64  	%rd9572, %rd9539, %rd9502;
	and.b64  	%rd9573, %rd9572, %rd9465;
	or.b64  	%rd9574, %rd9573, %rd9571;
	add.s64 	%rd9575, %rd9574, %rd9570;
	add.s64 	%rd9576, %rd9575, %rd9564;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6683,%dummy}, %rd10065;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6684}, %rd10065;
	}
	shf.r.wrap.b32 	%r6685, %r6684, %r6683, 19;
	shf.r.wrap.b32 	%r6686, %r6683, %r6684, 19;
	mov.b64 	%rd9577, {%r6686, %r6685};
	shf.l.wrap.b32 	%r6687, %r6683, %r6684, 3;
	shf.l.wrap.b32 	%r6688, %r6684, %r6683, 3;
	mov.b64 	%rd9578, {%r6688, %r6687};
	xor.b64  	%rd9579, %rd9577, %rd9578;
	shr.u64 	%rd9580, %rd10065, 6;
	xor.b64  	%rd9581, %rd9579, %rd9580;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6689,%dummy}, %rd10059;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6690}, %rd10059;
	}
	shf.r.wrap.b32 	%r6691, %r6690, %r6689, 8;
	shf.r.wrap.b32 	%r6692, %r6689, %r6690, 8;
	mov.b64 	%rd9582, {%r6692, %r6691};
	shf.r.wrap.b32 	%r6693, %r6690, %r6689, 1;
	shf.r.wrap.b32 	%r6694, %r6689, %r6690, 1;
	mov.b64 	%rd9583, {%r6694, %r6693};
	xor.b64  	%rd9584, %rd9583, %rd9582;
	shr.u64 	%rd9585, %rd10059, 7;
	xor.b64  	%rd9586, %rd9584, %rd9585;
	add.s64 	%rd9587, %rd9581, %rd10061;
	add.s64 	%rd9588, %rd9587, %rd10058;
	add.s64 	%rd10061, %rd9588, %rd9586;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6695,%dummy}, %rd9565;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6696}, %rd9565;
	}
	shf.r.wrap.b32 	%r6697, %r6696, %r6695, 14;
	shf.r.wrap.b32 	%r6698, %r6695, %r6696, 14;
	mov.b64 	%rd9589, {%r6698, %r6697};
	shf.r.wrap.b32 	%r6699, %r6696, %r6695, 18;
	shf.r.wrap.b32 	%r6700, %r6695, %r6696, 18;
	mov.b64 	%rd9590, {%r6700, %r6699};
	xor.b64  	%rd9591, %rd9589, %rd9590;
	shf.l.wrap.b32 	%r6701, %r6695, %r6696, 23;
	shf.l.wrap.b32 	%r6702, %r6696, %r6695, 23;
	mov.b64 	%rd9592, {%r6702, %r6701};
	xor.b64  	%rd9593, %rd9591, %rd9592;
	xor.b64  	%rd9594, %rd9528, %rd9491;
	and.b64  	%rd9595, %rd9565, %rd9594;
	xor.b64  	%rd9596, %rd9595, %rd9491;
	ld.const.u64 	%rd9597, [%rd10054+288];
	add.s64 	%rd9598, %rd9597, %rd9454;
	add.s64 	%rd9599, %rd9598, %rd10061;
	add.s64 	%rd9600, %rd9599, %rd9596;
	add.s64 	%rd9601, %rd9600, %rd9593;
	add.s64 	%rd9602, %rd9601, %rd9465;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6703,%dummy}, %rd9576;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6704}, %rd9576;
	}
	shf.r.wrap.b32 	%r6705, %r6704, %r6703, 28;
	shf.r.wrap.b32 	%r6706, %r6703, %r6704, 28;
	mov.b64 	%rd9603, {%r6706, %r6705};
	shf.l.wrap.b32 	%r6707, %r6703, %r6704, 30;
	shf.l.wrap.b32 	%r6708, %r6704, %r6703, 30;
	mov.b64 	%rd9604, {%r6708, %r6707};
	xor.b64  	%rd9605, %rd9603, %rd9604;
	shf.l.wrap.b32 	%r6709, %r6703, %r6704, 25;
	shf.l.wrap.b32 	%r6710, %r6704, %r6703, 25;
	mov.b64 	%rd9606, {%r6710, %r6709};
	xor.b64  	%rd9607, %rd9605, %rd9606;
	and.b64  	%rd9608, %rd9576, %rd9539;
	or.b64  	%rd9609, %rd9576, %rd9539;
	and.b64  	%rd9610, %rd9609, %rd9502;
	or.b64  	%rd9611, %rd9610, %rd9608;
	add.s64 	%rd9612, %rd9611, %rd9607;
	add.s64 	%rd9613, %rd9612, %rd9601;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6711,%dummy}, %rd10063;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6712}, %rd10063;
	}
	shf.r.wrap.b32 	%r6713, %r6712, %r6711, 19;
	shf.r.wrap.b32 	%r6714, %r6711, %r6712, 19;
	mov.b64 	%rd9614, {%r6714, %r6713};
	shf.l.wrap.b32 	%r6715, %r6711, %r6712, 3;
	shf.l.wrap.b32 	%r6716, %r6712, %r6711, 3;
	mov.b64 	%rd9615, {%r6716, %r6715};
	xor.b64  	%rd9616, %rd9614, %rd9615;
	shr.u64 	%rd9617, %rd10063, 6;
	xor.b64  	%rd9618, %rd9616, %rd9617;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6717,%dummy}, %rd10057;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6718}, %rd10057;
	}
	shf.r.wrap.b32 	%r6719, %r6718, %r6717, 8;
	shf.r.wrap.b32 	%r6720, %r6717, %r6718, 8;
	mov.b64 	%rd9619, {%r6720, %r6719};
	shf.r.wrap.b32 	%r6721, %r6718, %r6717, 1;
	shf.r.wrap.b32 	%r6722, %r6717, %r6718, 1;
	mov.b64 	%rd9620, {%r6722, %r6721};
	xor.b64  	%rd9621, %rd9620, %rd9619;
	shr.u64 	%rd9622, %rd10057, 7;
	xor.b64  	%rd9623, %rd9621, %rd9622;
	add.s64 	%rd9624, %rd9618, %rd10059;
	add.s64 	%rd9625, %rd9624, %rd10070;
	add.s64 	%rd10059, %rd9625, %rd9623;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6723,%dummy}, %rd9602;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6724}, %rd9602;
	}
	shf.r.wrap.b32 	%r6725, %r6724, %r6723, 14;
	shf.r.wrap.b32 	%r6726, %r6723, %r6724, 14;
	mov.b64 	%rd9626, {%r6726, %r6725};
	shf.r.wrap.b32 	%r6727, %r6724, %r6723, 18;
	shf.r.wrap.b32 	%r6728, %r6723, %r6724, 18;
	mov.b64 	%rd9627, {%r6728, %r6727};
	xor.b64  	%rd9628, %rd9626, %rd9627;
	shf.l.wrap.b32 	%r6729, %r6723, %r6724, 23;
	shf.l.wrap.b32 	%r6730, %r6724, %r6723, 23;
	mov.b64 	%rd9629, {%r6730, %r6729};
	xor.b64  	%rd9630, %rd9628, %rd9629;
	xor.b64  	%rd9631, %rd9565, %rd9528;
	and.b64  	%rd9632, %rd9602, %rd9631;
	xor.b64  	%rd9633, %rd9632, %rd9528;
	ld.const.u64 	%rd9634, [%rd10054+296];
	add.s64 	%rd9635, %rd9634, %rd9491;
	add.s64 	%rd9636, %rd9635, %rd10059;
	add.s64 	%rd9637, %rd9636, %rd9633;
	add.s64 	%rd9638, %rd9637, %rd9630;
	add.s64 	%rd9639, %rd9638, %rd9502;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6731,%dummy}, %rd9613;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6732}, %rd9613;
	}
	shf.r.wrap.b32 	%r6733, %r6732, %r6731, 28;
	shf.r.wrap.b32 	%r6734, %r6731, %r6732, 28;
	mov.b64 	%rd9640, {%r6734, %r6733};
	shf.l.wrap.b32 	%r6735, %r6731, %r6732, 30;
	shf.l.wrap.b32 	%r6736, %r6732, %r6731, 30;
	mov.b64 	%rd9641, {%r6736, %r6735};
	xor.b64  	%rd9642, %rd9640, %rd9641;
	shf.l.wrap.b32 	%r6737, %r6731, %r6732, 25;
	shf.l.wrap.b32 	%r6738, %r6732, %r6731, 25;
	mov.b64 	%rd9643, {%r6738, %r6737};
	xor.b64  	%rd9644, %rd9642, %rd9643;
	and.b64  	%rd9645, %rd9613, %rd9576;
	or.b64  	%rd9646, %rd9613, %rd9576;
	and.b64  	%rd9647, %rd9646, %rd9539;
	or.b64  	%rd9648, %rd9647, %rd9645;
	add.s64 	%rd9649, %rd9648, %rd9644;
	add.s64 	%rd9650, %rd9649, %rd9638;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6739,%dummy}, %rd10061;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6740}, %rd10061;
	}
	shf.r.wrap.b32 	%r6741, %r6740, %r6739, 19;
	shf.r.wrap.b32 	%r6742, %r6739, %r6740, 19;
	mov.b64 	%rd9651, {%r6742, %r6741};
	shf.l.wrap.b32 	%r6743, %r6739, %r6740, 3;
	shf.l.wrap.b32 	%r6744, %r6740, %r6739, 3;
	mov.b64 	%rd9652, {%r6744, %r6743};
	xor.b64  	%rd9653, %rd9651, %rd9652;
	shr.u64 	%rd9654, %rd10061, 6;
	xor.b64  	%rd9655, %rd9653, %rd9654;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6745,%dummy}, %rd10056;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6746}, %rd10056;
	}
	shf.r.wrap.b32 	%r6747, %r6746, %r6745, 8;
	shf.r.wrap.b32 	%r6748, %r6745, %r6746, 8;
	mov.b64 	%rd9656, {%r6748, %r6747};
	shf.r.wrap.b32 	%r6749, %r6746, %r6745, 1;
	shf.r.wrap.b32 	%r6750, %r6745, %r6746, 1;
	mov.b64 	%rd9657, {%r6750, %r6749};
	xor.b64  	%rd9658, %rd9657, %rd9656;
	shr.u64 	%rd9659, %rd10056, 7;
	xor.b64  	%rd9660, %rd9658, %rd9659;
	add.s64 	%rd9661, %rd9655, %rd10057;
	add.s64 	%rd9662, %rd9661, %rd10066;
	add.s64 	%rd10057, %rd9662, %rd9660;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6751,%dummy}, %rd9639;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6752}, %rd9639;
	}
	shf.r.wrap.b32 	%r6753, %r6752, %r6751, 14;
	shf.r.wrap.b32 	%r6754, %r6751, %r6752, 14;
	mov.b64 	%rd9663, {%r6754, %r6753};
	shf.r.wrap.b32 	%r6755, %r6752, %r6751, 18;
	shf.r.wrap.b32 	%r6756, %r6751, %r6752, 18;
	mov.b64 	%rd9664, {%r6756, %r6755};
	xor.b64  	%rd9665, %rd9663, %rd9664;
	shf.l.wrap.b32 	%r6757, %r6751, %r6752, 23;
	shf.l.wrap.b32 	%r6758, %r6752, %r6751, 23;
	mov.b64 	%rd9666, {%r6758, %r6757};
	xor.b64  	%rd9667, %rd9665, %rd9666;
	xor.b64  	%rd9668, %rd9602, %rd9565;
	and.b64  	%rd9669, %rd9639, %rd9668;
	xor.b64  	%rd9670, %rd9669, %rd9565;
	ld.const.u64 	%rd9671, [%rd10054+304];
	add.s64 	%rd9672, %rd9671, %rd9528;
	add.s64 	%rd9673, %rd9672, %rd10057;
	add.s64 	%rd9674, %rd9673, %rd9670;
	add.s64 	%rd9675, %rd9674, %rd9667;
	add.s64 	%rd9676, %rd9675, %rd9539;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6759,%dummy}, %rd9650;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6760}, %rd9650;
	}
	shf.r.wrap.b32 	%r6761, %r6760, %r6759, 28;
	shf.r.wrap.b32 	%r6762, %r6759, %r6760, 28;
	mov.b64 	%rd9677, {%r6762, %r6761};
	shf.l.wrap.b32 	%r6763, %r6759, %r6760, 30;
	shf.l.wrap.b32 	%r6764, %r6760, %r6759, 30;
	mov.b64 	%rd9678, {%r6764, %r6763};
	xor.b64  	%rd9679, %rd9677, %rd9678;
	shf.l.wrap.b32 	%r6765, %r6759, %r6760, 25;
	shf.l.wrap.b32 	%r6766, %r6760, %r6759, 25;
	mov.b64 	%rd9680, {%r6766, %r6765};
	xor.b64  	%rd9681, %rd9679, %rd9680;
	and.b64  	%rd9682, %rd9650, %rd9613;
	or.b64  	%rd9683, %rd9650, %rd9613;
	and.b64  	%rd9684, %rd9683, %rd9576;
	or.b64  	%rd9685, %rd9684, %rd9682;
	add.s64 	%rd9686, %rd9685, %rd9681;
	add.s64 	%rd9687, %rd9686, %rd9675;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6767,%dummy}, %rd10059;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6768}, %rd10059;
	}
	shf.r.wrap.b32 	%r6769, %r6768, %r6767, 19;
	shf.r.wrap.b32 	%r6770, %r6767, %r6768, 19;
	mov.b64 	%rd9688, {%r6770, %r6769};
	shf.l.wrap.b32 	%r6771, %r6767, %r6768, 3;
	shf.l.wrap.b32 	%r6772, %r6768, %r6767, 3;
	mov.b64 	%rd9689, {%r6772, %r6771};
	xor.b64  	%rd9690, %rd9688, %rd9689;
	shr.u64 	%rd9691, %rd10059, 6;
	xor.b64  	%rd9692, %rd9690, %rd9691;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6773,%dummy}, %rd10055;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6774}, %rd10055;
	}
	shf.r.wrap.b32 	%r6775, %r6774, %r6773, 8;
	shf.r.wrap.b32 	%r6776, %r6773, %r6774, 8;
	mov.b64 	%rd9693, {%r6776, %r6775};
	shf.r.wrap.b32 	%r6777, %r6774, %r6773, 1;
	shf.r.wrap.b32 	%r6778, %r6773, %r6774, 1;
	mov.b64 	%rd9694, {%r6778, %r6777};
	xor.b64  	%rd9695, %rd9694, %rd9693;
	shr.u64 	%rd9696, %rd10055, 7;
	xor.b64  	%rd9697, %rd9695, %rd9696;
	add.s64 	%rd9698, %rd9692, %rd10056;
	add.s64 	%rd9699, %rd9698, %rd10068;
	add.s64 	%rd10056, %rd9699, %rd9697;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6779,%dummy}, %rd9676;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6780}, %rd9676;
	}
	shf.r.wrap.b32 	%r6781, %r6780, %r6779, 14;
	shf.r.wrap.b32 	%r6782, %r6779, %r6780, 14;
	mov.b64 	%rd9700, {%r6782, %r6781};
	shf.r.wrap.b32 	%r6783, %r6780, %r6779, 18;
	shf.r.wrap.b32 	%r6784, %r6779, %r6780, 18;
	mov.b64 	%rd9701, {%r6784, %r6783};
	xor.b64  	%rd9702, %rd9700, %rd9701;
	shf.l.wrap.b32 	%r6785, %r6779, %r6780, 23;
	shf.l.wrap.b32 	%r6786, %r6780, %r6779, 23;
	mov.b64 	%rd9703, {%r6786, %r6785};
	xor.b64  	%rd9704, %rd9702, %rd9703;
	xor.b64  	%rd9705, %rd9639, %rd9602;
	and.b64  	%rd9706, %rd9676, %rd9705;
	xor.b64  	%rd9707, %rd9706, %rd9602;
	ld.const.u64 	%rd9708, [%rd10054+312];
	add.s64 	%rd9709, %rd9708, %rd9565;
	add.s64 	%rd9710, %rd9709, %rd10056;
	add.s64 	%rd9711, %rd9710, %rd9707;
	add.s64 	%rd9712, %rd9711, %rd9704;
	add.s64 	%rd9713, %rd9712, %rd9576;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6787,%dummy}, %rd9687;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6788}, %rd9687;
	}
	shf.r.wrap.b32 	%r6789, %r6788, %r6787, 28;
	shf.r.wrap.b32 	%r6790, %r6787, %r6788, 28;
	mov.b64 	%rd9714, {%r6790, %r6789};
	shf.l.wrap.b32 	%r6791, %r6787, %r6788, 30;
	shf.l.wrap.b32 	%r6792, %r6788, %r6787, 30;
	mov.b64 	%rd9715, {%r6792, %r6791};
	xor.b64  	%rd9716, %rd9714, %rd9715;
	shf.l.wrap.b32 	%r6793, %r6787, %r6788, 25;
	shf.l.wrap.b32 	%r6794, %r6788, %r6787, 25;
	mov.b64 	%rd9717, {%r6794, %r6793};
	xor.b64  	%rd9718, %rd9716, %rd9717;
	and.b64  	%rd9719, %rd9687, %rd9650;
	or.b64  	%rd9720, %rd9687, %rd9650;
	and.b64  	%rd9721, %rd9720, %rd9613;
	or.b64  	%rd9722, %rd9721, %rd9719;
	add.s64 	%rd9723, %rd9722, %rd9718;
	add.s64 	%rd9724, %rd9723, %rd9712;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6795,%dummy}, %rd10057;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6796}, %rd10057;
	}
	shf.r.wrap.b32 	%r6797, %r6796, %r6795, 19;
	shf.r.wrap.b32 	%r6798, %r6795, %r6796, 19;
	mov.b64 	%rd9725, {%r6798, %r6797};
	shf.l.wrap.b32 	%r6799, %r6795, %r6796, 3;
	shf.l.wrap.b32 	%r6800, %r6796, %r6795, 3;
	mov.b64 	%rd9726, {%r6800, %r6799};
	xor.b64  	%rd9727, %rd9725, %rd9726;
	shr.u64 	%rd9728, %rd10057, 6;
	xor.b64  	%rd9729, %rd9727, %rd9728;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6801,%dummy}, %rd10067;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6802}, %rd10067;
	}
	shf.r.wrap.b32 	%r6803, %r6802, %r6801, 8;
	shf.r.wrap.b32 	%r6804, %r6801, %r6802, 8;
	mov.b64 	%rd9730, {%r6804, %r6803};
	shf.r.wrap.b32 	%r6805, %r6802, %r6801, 1;
	shf.r.wrap.b32 	%r6806, %r6801, %r6802, 1;
	mov.b64 	%rd9731, {%r6806, %r6805};
	xor.b64  	%rd9732, %rd9731, %rd9730;
	shr.u64 	%rd9733, %rd10067, 7;
	xor.b64  	%rd9734, %rd9732, %rd9733;
	add.s64 	%rd9735, %rd9729, %rd10055;
	add.s64 	%rd9736, %rd9735, %rd10069;
	add.s64 	%rd10055, %rd9736, %rd9734;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6807,%dummy}, %rd9713;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6808}, %rd9713;
	}
	shf.r.wrap.b32 	%r6809, %r6808, %r6807, 14;
	shf.r.wrap.b32 	%r6810, %r6807, %r6808, 14;
	mov.b64 	%rd9737, {%r6810, %r6809};
	shf.r.wrap.b32 	%r6811, %r6808, %r6807, 18;
	shf.r.wrap.b32 	%r6812, %r6807, %r6808, 18;
	mov.b64 	%rd9738, {%r6812, %r6811};
	xor.b64  	%rd9739, %rd9737, %rd9738;
	shf.l.wrap.b32 	%r6813, %r6807, %r6808, 23;
	shf.l.wrap.b32 	%r6814, %r6808, %r6807, 23;
	mov.b64 	%rd9740, {%r6814, %r6813};
	xor.b64  	%rd9741, %rd9739, %rd9740;
	xor.b64  	%rd9742, %rd9676, %rd9639;
	and.b64  	%rd9743, %rd9713, %rd9742;
	xor.b64  	%rd9744, %rd9743, %rd9639;
	ld.const.u64 	%rd9745, [%rd10054+320];
	add.s64 	%rd9746, %rd9745, %rd9602;
	add.s64 	%rd9747, %rd9746, %rd10055;
	add.s64 	%rd9748, %rd9747, %rd9744;
	add.s64 	%rd9749, %rd9748, %rd9741;
	add.s64 	%rd9750, %rd9749, %rd9613;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6815,%dummy}, %rd9724;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6816}, %rd9724;
	}
	shf.r.wrap.b32 	%r6817, %r6816, %r6815, 28;
	shf.r.wrap.b32 	%r6818, %r6815, %r6816, 28;
	mov.b64 	%rd9751, {%r6818, %r6817};
	shf.l.wrap.b32 	%r6819, %r6815, %r6816, 30;
	shf.l.wrap.b32 	%r6820, %r6816, %r6815, 30;
	mov.b64 	%rd9752, {%r6820, %r6819};
	xor.b64  	%rd9753, %rd9751, %rd9752;
	shf.l.wrap.b32 	%r6821, %r6815, %r6816, 25;
	shf.l.wrap.b32 	%r6822, %r6816, %r6815, 25;
	mov.b64 	%rd9754, {%r6822, %r6821};
	xor.b64  	%rd9755, %rd9753, %rd9754;
	and.b64  	%rd9756, %rd9724, %rd9687;
	or.b64  	%rd9757, %rd9724, %rd9687;
	and.b64  	%rd9758, %rd9757, %rd9650;
	or.b64  	%rd9759, %rd9758, %rd9756;
	add.s64 	%rd9760, %rd9759, %rd9755;
	add.s64 	%rd9761, %rd9760, %rd9749;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6823,%dummy}, %rd10056;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6824}, %rd10056;
	}
	shf.r.wrap.b32 	%r6825, %r6824, %r6823, 19;
	shf.r.wrap.b32 	%r6826, %r6823, %r6824, 19;
	mov.b64 	%rd9762, {%r6826, %r6825};
	shf.l.wrap.b32 	%r6827, %r6823, %r6824, 3;
	shf.l.wrap.b32 	%r6828, %r6824, %r6823, 3;
	mov.b64 	%rd9763, {%r6828, %r6827};
	xor.b64  	%rd9764, %rd9762, %rd9763;
	shr.u64 	%rd9765, %rd10056, 6;
	xor.b64  	%rd9766, %rd9764, %rd9765;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6829,%dummy}, %rd10064;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6830}, %rd10064;
	}
	shf.r.wrap.b32 	%r6831, %r6830, %r6829, 8;
	shf.r.wrap.b32 	%r6832, %r6829, %r6830, 8;
	mov.b64 	%rd9767, {%r6832, %r6831};
	shf.r.wrap.b32 	%r6833, %r6830, %r6829, 1;
	shf.r.wrap.b32 	%r6834, %r6829, %r6830, 1;
	mov.b64 	%rd9768, {%r6834, %r6833};
	xor.b64  	%rd9769, %rd9768, %rd9767;
	shr.u64 	%rd9770, %rd10064, 7;
	xor.b64  	%rd9771, %rd9769, %rd9770;
	add.s64 	%rd9772, %rd9766, %rd10067;
	add.s64 	%rd9773, %rd9772, %rd10065;
	add.s64 	%rd10067, %rd9773, %rd9771;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6835,%dummy}, %rd9750;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6836}, %rd9750;
	}
	shf.r.wrap.b32 	%r6837, %r6836, %r6835, 14;
	shf.r.wrap.b32 	%r6838, %r6835, %r6836, 14;
	mov.b64 	%rd9774, {%r6838, %r6837};
	shf.r.wrap.b32 	%r6839, %r6836, %r6835, 18;
	shf.r.wrap.b32 	%r6840, %r6835, %r6836, 18;
	mov.b64 	%rd9775, {%r6840, %r6839};
	xor.b64  	%rd9776, %rd9774, %rd9775;
	shf.l.wrap.b32 	%r6841, %r6835, %r6836, 23;
	shf.l.wrap.b32 	%r6842, %r6836, %r6835, 23;
	mov.b64 	%rd9777, {%r6842, %r6841};
	xor.b64  	%rd9778, %rd9776, %rd9777;
	xor.b64  	%rd9779, %rd9713, %rd9676;
	and.b64  	%rd9780, %rd9750, %rd9779;
	xor.b64  	%rd9781, %rd9780, %rd9676;
	ld.const.u64 	%rd9782, [%rd10054+328];
	add.s64 	%rd9783, %rd9782, %rd9639;
	add.s64 	%rd9784, %rd9783, %rd10067;
	add.s64 	%rd9785, %rd9784, %rd9781;
	add.s64 	%rd9786, %rd9785, %rd9778;
	add.s64 	%rd9787, %rd9786, %rd9650;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6843,%dummy}, %rd9761;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6844}, %rd9761;
	}
	shf.r.wrap.b32 	%r6845, %r6844, %r6843, 28;
	shf.r.wrap.b32 	%r6846, %r6843, %r6844, 28;
	mov.b64 	%rd9788, {%r6846, %r6845};
	shf.l.wrap.b32 	%r6847, %r6843, %r6844, 30;
	shf.l.wrap.b32 	%r6848, %r6844, %r6843, 30;
	mov.b64 	%rd9789, {%r6848, %r6847};
	xor.b64  	%rd9790, %rd9788, %rd9789;
	shf.l.wrap.b32 	%r6849, %r6843, %r6844, 25;
	shf.l.wrap.b32 	%r6850, %r6844, %r6843, 25;
	mov.b64 	%rd9791, {%r6850, %r6849};
	xor.b64  	%rd9792, %rd9790, %rd9791;
	and.b64  	%rd9793, %rd9761, %rd9724;
	or.b64  	%rd9794, %rd9761, %rd9724;
	and.b64  	%rd9795, %rd9794, %rd9687;
	or.b64  	%rd9796, %rd9795, %rd9793;
	add.s64 	%rd9797, %rd9796, %rd9792;
	add.s64 	%rd9798, %rd9797, %rd9786;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6851,%dummy}, %rd10055;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6852}, %rd10055;
	}
	shf.r.wrap.b32 	%r6853, %r6852, %r6851, 19;
	shf.r.wrap.b32 	%r6854, %r6851, %r6852, 19;
	mov.b64 	%rd9799, {%r6854, %r6853};
	shf.l.wrap.b32 	%r6855, %r6851, %r6852, 3;
	shf.l.wrap.b32 	%r6856, %r6852, %r6851, 3;
	mov.b64 	%rd9800, {%r6856, %r6855};
	xor.b64  	%rd9801, %rd9799, %rd9800;
	shr.u64 	%rd9802, %rd10055, 6;
	xor.b64  	%rd9803, %rd9801, %rd9802;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6857,%dummy}, %rd10062;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6858}, %rd10062;
	}
	shf.r.wrap.b32 	%r6859, %r6858, %r6857, 8;
	shf.r.wrap.b32 	%r6860, %r6857, %r6858, 8;
	mov.b64 	%rd9804, {%r6860, %r6859};
	shf.r.wrap.b32 	%r6861, %r6858, %r6857, 1;
	shf.r.wrap.b32 	%r6862, %r6857, %r6858, 1;
	mov.b64 	%rd9805, {%r6862, %r6861};
	xor.b64  	%rd9806, %rd9805, %rd9804;
	shr.u64 	%rd9807, %rd10062, 7;
	xor.b64  	%rd9808, %rd9806, %rd9807;
	add.s64 	%rd9809, %rd9803, %rd10064;
	add.s64 	%rd9810, %rd9809, %rd10063;
	add.s64 	%rd10064, %rd9810, %rd9808;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6863,%dummy}, %rd9787;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6864}, %rd9787;
	}
	shf.r.wrap.b32 	%r6865, %r6864, %r6863, 14;
	shf.r.wrap.b32 	%r6866, %r6863, %r6864, 14;
	mov.b64 	%rd9811, {%r6866, %r6865};
	shf.r.wrap.b32 	%r6867, %r6864, %r6863, 18;
	shf.r.wrap.b32 	%r6868, %r6863, %r6864, 18;
	mov.b64 	%rd9812, {%r6868, %r6867};
	xor.b64  	%rd9813, %rd9811, %rd9812;
	shf.l.wrap.b32 	%r6869, %r6863, %r6864, 23;
	shf.l.wrap.b32 	%r6870, %r6864, %r6863, 23;
	mov.b64 	%rd9814, {%r6870, %r6869};
	xor.b64  	%rd9815, %rd9813, %rd9814;
	xor.b64  	%rd9816, %rd9750, %rd9713;
	and.b64  	%rd9817, %rd9787, %rd9816;
	xor.b64  	%rd9818, %rd9817, %rd9713;
	ld.const.u64 	%rd9819, [%rd10054+336];
	add.s64 	%rd9820, %rd9819, %rd9676;
	add.s64 	%rd9821, %rd9820, %rd10064;
	add.s64 	%rd9822, %rd9821, %rd9818;
	add.s64 	%rd9823, %rd9822, %rd9815;
	add.s64 	%rd9824, %rd9823, %rd9687;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6871,%dummy}, %rd9798;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6872}, %rd9798;
	}
	shf.r.wrap.b32 	%r6873, %r6872, %r6871, 28;
	shf.r.wrap.b32 	%r6874, %r6871, %r6872, 28;
	mov.b64 	%rd9825, {%r6874, %r6873};
	shf.l.wrap.b32 	%r6875, %r6871, %r6872, 30;
	shf.l.wrap.b32 	%r6876, %r6872, %r6871, 30;
	mov.b64 	%rd9826, {%r6876, %r6875};
	xor.b64  	%rd9827, %rd9825, %rd9826;
	shf.l.wrap.b32 	%r6877, %r6871, %r6872, 25;
	shf.l.wrap.b32 	%r6878, %r6872, %r6871, 25;
	mov.b64 	%rd9828, {%r6878, %r6877};
	xor.b64  	%rd9829, %rd9827, %rd9828;
	and.b64  	%rd9830, %rd9798, %rd9761;
	or.b64  	%rd9831, %rd9798, %rd9761;
	and.b64  	%rd9832, %rd9831, %rd9724;
	or.b64  	%rd9833, %rd9832, %rd9830;
	add.s64 	%rd9834, %rd9833, %rd9829;
	add.s64 	%rd9835, %rd9834, %rd9823;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6879,%dummy}, %rd10067;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6880}, %rd10067;
	}
	shf.r.wrap.b32 	%r6881, %r6880, %r6879, 19;
	shf.r.wrap.b32 	%r6882, %r6879, %r6880, 19;
	mov.b64 	%rd9836, {%r6882, %r6881};
	shf.l.wrap.b32 	%r6883, %r6879, %r6880, 3;
	shf.l.wrap.b32 	%r6884, %r6880, %r6879, 3;
	mov.b64 	%rd9837, {%r6884, %r6883};
	xor.b64  	%rd9838, %rd9836, %rd9837;
	shr.u64 	%rd9839, %rd10067, 6;
	xor.b64  	%rd9840, %rd9838, %rd9839;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6885,%dummy}, %rd10060;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6886}, %rd10060;
	}
	shf.r.wrap.b32 	%r6887, %r6886, %r6885, 8;
	shf.r.wrap.b32 	%r6888, %r6885, %r6886, 8;
	mov.b64 	%rd9841, {%r6888, %r6887};
	shf.r.wrap.b32 	%r6889, %r6886, %r6885, 1;
	shf.r.wrap.b32 	%r6890, %r6885, %r6886, 1;
	mov.b64 	%rd9842, {%r6890, %r6889};
	xor.b64  	%rd9843, %rd9842, %rd9841;
	shr.u64 	%rd9844, %rd10060, 7;
	xor.b64  	%rd9845, %rd9843, %rd9844;
	add.s64 	%rd9846, %rd9840, %rd10062;
	add.s64 	%rd9847, %rd9846, %rd10061;
	add.s64 	%rd10062, %rd9847, %rd9845;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6891,%dummy}, %rd9824;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6892}, %rd9824;
	}
	shf.r.wrap.b32 	%r6893, %r6892, %r6891, 14;
	shf.r.wrap.b32 	%r6894, %r6891, %r6892, 14;
	mov.b64 	%rd9848, {%r6894, %r6893};
	shf.r.wrap.b32 	%r6895, %r6892, %r6891, 18;
	shf.r.wrap.b32 	%r6896, %r6891, %r6892, 18;
	mov.b64 	%rd9849, {%r6896, %r6895};
	xor.b64  	%rd9850, %rd9848, %rd9849;
	shf.l.wrap.b32 	%r6897, %r6891, %r6892, 23;
	shf.l.wrap.b32 	%r6898, %r6892, %r6891, 23;
	mov.b64 	%rd9851, {%r6898, %r6897};
	xor.b64  	%rd9852, %rd9850, %rd9851;
	xor.b64  	%rd9853, %rd9787, %rd9750;
	and.b64  	%rd9854, %rd9824, %rd9853;
	xor.b64  	%rd9855, %rd9854, %rd9750;
	ld.const.u64 	%rd9856, [%rd10054+344];
	add.s64 	%rd9857, %rd9856, %rd9713;
	add.s64 	%rd9858, %rd9857, %rd10062;
	add.s64 	%rd9859, %rd9858, %rd9855;
	add.s64 	%rd9860, %rd9859, %rd9852;
	add.s64 	%rd9861, %rd9860, %rd9724;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6899,%dummy}, %rd9835;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6900}, %rd9835;
	}
	shf.r.wrap.b32 	%r6901, %r6900, %r6899, 28;
	shf.r.wrap.b32 	%r6902, %r6899, %r6900, 28;
	mov.b64 	%rd9862, {%r6902, %r6901};
	shf.l.wrap.b32 	%r6903, %r6899, %r6900, 30;
	shf.l.wrap.b32 	%r6904, %r6900, %r6899, 30;
	mov.b64 	%rd9863, {%r6904, %r6903};
	xor.b64  	%rd9864, %rd9862, %rd9863;
	shf.l.wrap.b32 	%r6905, %r6899, %r6900, 25;
	shf.l.wrap.b32 	%r6906, %r6900, %r6899, 25;
	mov.b64 	%rd9865, {%r6906, %r6905};
	xor.b64  	%rd9866, %rd9864, %rd9865;
	and.b64  	%rd9867, %rd9835, %rd9798;
	or.b64  	%rd9868, %rd9835, %rd9798;
	and.b64  	%rd9869, %rd9868, %rd9761;
	or.b64  	%rd9870, %rd9869, %rd9867;
	add.s64 	%rd9871, %rd9870, %rd9866;
	add.s64 	%rd9872, %rd9871, %rd9860;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6907,%dummy}, %rd10064;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6908}, %rd10064;
	}
	shf.r.wrap.b32 	%r6909, %r6908, %r6907, 19;
	shf.r.wrap.b32 	%r6910, %r6907, %r6908, 19;
	mov.b64 	%rd9873, {%r6910, %r6909};
	shf.l.wrap.b32 	%r6911, %r6907, %r6908, 3;
	shf.l.wrap.b32 	%r6912, %r6908, %r6907, 3;
	mov.b64 	%rd9874, {%r6912, %r6911};
	xor.b64  	%rd9875, %rd9873, %rd9874;
	shr.u64 	%rd9876, %rd10064, 6;
	xor.b64  	%rd9877, %rd9875, %rd9876;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6913,%dummy}, %rd10058;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6914}, %rd10058;
	}
	shf.r.wrap.b32 	%r6915, %r6914, %r6913, 8;
	shf.r.wrap.b32 	%r6916, %r6913, %r6914, 8;
	mov.b64 	%rd9878, {%r6916, %r6915};
	shf.r.wrap.b32 	%r6917, %r6914, %r6913, 1;
	shf.r.wrap.b32 	%r6918, %r6913, %r6914, 1;
	mov.b64 	%rd9879, {%r6918, %r6917};
	xor.b64  	%rd9880, %rd9879, %rd9878;
	shr.u64 	%rd9881, %rd10058, 7;
	xor.b64  	%rd9882, %rd9880, %rd9881;
	add.s64 	%rd9883, %rd9877, %rd10060;
	add.s64 	%rd9884, %rd9883, %rd10059;
	add.s64 	%rd10060, %rd9884, %rd9882;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6919,%dummy}, %rd9861;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6920}, %rd9861;
	}
	shf.r.wrap.b32 	%r6921, %r6920, %r6919, 14;
	shf.r.wrap.b32 	%r6922, %r6919, %r6920, 14;
	mov.b64 	%rd9885, {%r6922, %r6921};
	shf.r.wrap.b32 	%r6923, %r6920, %r6919, 18;
	shf.r.wrap.b32 	%r6924, %r6919, %r6920, 18;
	mov.b64 	%rd9886, {%r6924, %r6923};
	xor.b64  	%rd9887, %rd9885, %rd9886;
	shf.l.wrap.b32 	%r6925, %r6919, %r6920, 23;
	shf.l.wrap.b32 	%r6926, %r6920, %r6919, 23;
	mov.b64 	%rd9888, {%r6926, %r6925};
	xor.b64  	%rd9889, %rd9887, %rd9888;
	xor.b64  	%rd9890, %rd9824, %rd9787;
	and.b64  	%rd9891, %rd9861, %rd9890;
	xor.b64  	%rd9892, %rd9891, %rd9787;
	ld.const.u64 	%rd9893, [%rd10054+352];
	add.s64 	%rd9894, %rd9893, %rd9750;
	add.s64 	%rd9895, %rd9894, %rd10060;
	add.s64 	%rd9896, %rd9895, %rd9892;
	add.s64 	%rd9897, %rd9896, %rd9889;
	add.s64 	%rd10071, %rd9897, %rd9761;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6927,%dummy}, %rd9872;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6928}, %rd9872;
	}
	shf.r.wrap.b32 	%r6929, %r6928, %r6927, 28;
	shf.r.wrap.b32 	%r6930, %r6927, %r6928, 28;
	mov.b64 	%rd9898, {%r6930, %r6929};
	shf.l.wrap.b32 	%r6931, %r6927, %r6928, 30;
	shf.l.wrap.b32 	%r6932, %r6928, %r6927, 30;
	mov.b64 	%rd9899, {%r6932, %r6931};
	xor.b64  	%rd9900, %rd9898, %rd9899;
	shf.l.wrap.b32 	%r6933, %r6927, %r6928, 25;
	shf.l.wrap.b32 	%r6934, %r6928, %r6927, 25;
	mov.b64 	%rd9901, {%r6934, %r6933};
	xor.b64  	%rd9902, %rd9900, %rd9901;
	and.b64  	%rd9903, %rd9872, %rd9835;
	or.b64  	%rd9904, %rd9872, %rd9835;
	and.b64  	%rd9905, %rd9904, %rd9798;
	or.b64  	%rd9906, %rd9905, %rd9903;
	add.s64 	%rd9907, %rd9906, %rd9902;
	add.s64 	%rd10078, %rd9907, %rd9897;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6935,%dummy}, %rd10062;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6936}, %rd10062;
	}
	shf.r.wrap.b32 	%r6937, %r6936, %r6935, 19;
	shf.r.wrap.b32 	%r6938, %r6935, %r6936, 19;
	mov.b64 	%rd9908, {%r6938, %r6937};
	shf.l.wrap.b32 	%r6939, %r6935, %r6936, 3;
	shf.l.wrap.b32 	%r6940, %r6936, %r6935, 3;
	mov.b64 	%rd9909, {%r6940, %r6939};
	xor.b64  	%rd9910, %rd9908, %rd9909;
	shr.u64 	%rd9911, %rd10062, 6;
	xor.b64  	%rd9912, %rd9910, %rd9911;
	shf.r.wrap.b32 	%r6941, %r6571, %r6572, 8;
	shf.r.wrap.b32 	%r6942, %r6572, %r6571, 8;
	mov.b64 	%rd9913, {%r6942, %r6941};
	shf.r.wrap.b32 	%r6943, %r6571, %r6572, 1;
	shf.r.wrap.b32 	%r6944, %r6572, %r6571, 1;
	mov.b64 	%rd9914, {%r6944, %r6943};
	xor.b64  	%rd9915, %rd9914, %rd9913;
	shr.u64 	%rd9916, %rd10070, 7;
	xor.b64  	%rd9917, %rd9915, %rd9916;
	add.s64 	%rd9918, %rd9912, %rd10058;
	add.s64 	%rd9919, %rd9918, %rd10057;
	add.s64 	%rd10058, %rd9919, %rd9917;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6945,%dummy}, %rd10071;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6946}, %rd10071;
	}
	shf.r.wrap.b32 	%r6947, %r6946, %r6945, 14;
	shf.r.wrap.b32 	%r6948, %r6945, %r6946, 14;
	mov.b64 	%rd9920, {%r6948, %r6947};
	shf.r.wrap.b32 	%r6949, %r6946, %r6945, 18;
	shf.r.wrap.b32 	%r6950, %r6945, %r6946, 18;
	mov.b64 	%rd9921, {%r6950, %r6949};
	xor.b64  	%rd9922, %rd9920, %rd9921;
	shf.l.wrap.b32 	%r6951, %r6945, %r6946, 23;
	shf.l.wrap.b32 	%r6952, %r6946, %r6945, 23;
	mov.b64 	%rd9923, {%r6952, %r6951};
	xor.b64  	%rd9924, %rd9922, %rd9923;
	xor.b64  	%rd9925, %rd9861, %rd9824;
	and.b64  	%rd9926, %rd10071, %rd9925;
	xor.b64  	%rd9927, %rd9926, %rd9824;
	ld.const.u64 	%rd9928, [%rd10054+360];
	add.s64 	%rd9929, %rd9928, %rd9787;
	add.s64 	%rd9930, %rd9929, %rd10058;
	add.s64 	%rd9931, %rd9930, %rd9927;
	add.s64 	%rd9932, %rd9931, %rd9924;
	add.s64 	%rd10072, %rd9932, %rd9798;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6953,%dummy}, %rd10078;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6954}, %rd10078;
	}
	shf.r.wrap.b32 	%r6955, %r6954, %r6953, 28;
	shf.r.wrap.b32 	%r6956, %r6953, %r6954, 28;
	mov.b64 	%rd9933, {%r6956, %r6955};
	shf.l.wrap.b32 	%r6957, %r6953, %r6954, 30;
	shf.l.wrap.b32 	%r6958, %r6954, %r6953, 30;
	mov.b64 	%rd9934, {%r6958, %r6957};
	xor.b64  	%rd9935, %rd9933, %rd9934;
	shf.l.wrap.b32 	%r6959, %r6953, %r6954, 25;
	shf.l.wrap.b32 	%r6960, %r6954, %r6953, 25;
	mov.b64 	%rd9936, {%r6960, %r6959};
	xor.b64  	%rd9937, %rd9935, %rd9936;
	and.b64  	%rd9938, %rd10078, %rd9872;
	or.b64  	%rd9939, %rd10078, %rd9872;
	and.b64  	%rd9940, %rd9939, %rd9835;
	or.b64  	%rd9941, %rd9940, %rd9938;
	add.s64 	%rd9942, %rd9941, %rd9937;
	add.s64 	%rd10077, %rd9942, %rd9932;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6961,%dummy}, %rd10060;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6962}, %rd10060;
	}
	shf.r.wrap.b32 	%r6963, %r6962, %r6961, 19;
	shf.r.wrap.b32 	%r6964, %r6961, %r6962, 19;
	mov.b64 	%rd9943, {%r6964, %r6963};
	shf.l.wrap.b32 	%r6965, %r6961, %r6962, 3;
	shf.l.wrap.b32 	%r6966, %r6962, %r6961, 3;
	mov.b64 	%rd9944, {%r6966, %r6965};
	xor.b64  	%rd9945, %rd9943, %rd9944;
	shr.u64 	%rd9946, %rd10060, 6;
	xor.b64  	%rd9947, %rd9945, %rd9946;
	shf.r.wrap.b32 	%r6967, %r6599, %r6600, 8;
	shf.r.wrap.b32 	%r6968, %r6600, %r6599, 8;
	mov.b64 	%rd9948, {%r6968, %r6967};
	shf.r.wrap.b32 	%r6969, %r6599, %r6600, 1;
	shf.r.wrap.b32 	%r6970, %r6600, %r6599, 1;
	mov.b64 	%rd9949, {%r6970, %r6969};
	xor.b64  	%rd9950, %rd9949, %rd9948;
	shr.u64 	%rd9951, %rd10066, 7;
	xor.b64  	%rd9952, %rd9950, %rd9951;
	add.s64 	%rd9953, %rd9947, %rd10070;
	add.s64 	%rd9954, %rd9953, %rd10056;
	add.s64 	%rd10070, %rd9954, %rd9952;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6971,%dummy}, %rd10072;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6972}, %rd10072;
	}
	shf.r.wrap.b32 	%r6973, %r6972, %r6971, 14;
	shf.r.wrap.b32 	%r6974, %r6971, %r6972, 14;
	mov.b64 	%rd9955, {%r6974, %r6973};
	shf.r.wrap.b32 	%r6975, %r6972, %r6971, 18;
	shf.r.wrap.b32 	%r6976, %r6971, %r6972, 18;
	mov.b64 	%rd9956, {%r6976, %r6975};
	xor.b64  	%rd9957, %rd9955, %rd9956;
	shf.l.wrap.b32 	%r6977, %r6971, %r6972, 23;
	shf.l.wrap.b32 	%r6978, %r6972, %r6971, 23;
	mov.b64 	%rd9958, {%r6978, %r6977};
	xor.b64  	%rd9959, %rd9957, %rd9958;
	xor.b64  	%rd9960, %rd10071, %rd9861;
	and.b64  	%rd9961, %rd10072, %rd9960;
	xor.b64  	%rd9962, %rd9961, %rd9861;
	ld.const.u64 	%rd9963, [%rd10054+368];
	add.s64 	%rd9964, %rd9963, %rd9824;
	add.s64 	%rd9965, %rd9964, %rd10070;
	add.s64 	%rd9966, %rd9965, %rd9962;
	add.s64 	%rd9967, %rd9966, %rd9959;
	add.s64 	%rd10073, %rd9967, %rd9835;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6979,%dummy}, %rd10077;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6980}, %rd10077;
	}
	shf.r.wrap.b32 	%r6981, %r6980, %r6979, 28;
	shf.r.wrap.b32 	%r6982, %r6979, %r6980, 28;
	mov.b64 	%rd9968, {%r6982, %r6981};
	shf.l.wrap.b32 	%r6983, %r6979, %r6980, 30;
	shf.l.wrap.b32 	%r6984, %r6980, %r6979, 30;
	mov.b64 	%rd9969, {%r6984, %r6983};
	xor.b64  	%rd9970, %rd9968, %rd9969;
	shf.l.wrap.b32 	%r6985, %r6979, %r6980, 25;
	shf.l.wrap.b32 	%r6986, %r6980, %r6979, 25;
	mov.b64 	%rd9971, {%r6986, %r6985};
	xor.b64  	%rd9972, %rd9970, %rd9971;
	and.b64  	%rd9973, %rd10077, %rd10078;
	or.b64  	%rd9974, %rd10077, %rd10078;
	and.b64  	%rd9975, %rd9974, %rd9872;
	or.b64  	%rd9976, %rd9975, %rd9973;
	add.s64 	%rd9977, %rd9976, %rd9972;
	add.s64 	%rd10076, %rd9977, %rd9967;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6987,%dummy}, %rd10058;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6988}, %rd10058;
	}
	shf.r.wrap.b32 	%r6989, %r6988, %r6987, 19;
	shf.r.wrap.b32 	%r6990, %r6987, %r6988, 19;
	mov.b64 	%rd9978, {%r6990, %r6989};
	shf.l.wrap.b32 	%r6991, %r6987, %r6988, 3;
	shf.l.wrap.b32 	%r6992, %r6988, %r6987, 3;
	mov.b64 	%rd9979, {%r6992, %r6991};
	xor.b64  	%rd9980, %rd9978, %rd9979;
	shr.u64 	%rd9981, %rd10058, 6;
	xor.b64  	%rd9982, %rd9980, %rd9981;
	shf.r.wrap.b32 	%r6993, %r6628, %r6627, 1;
	shf.r.wrap.b32 	%r6994, %r6627, %r6628, 1;
	mov.b64 	%rd9983, {%r6994, %r6993};
	shf.r.wrap.b32 	%r6995, %r6628, %r6627, 8;
	shf.r.wrap.b32 	%r6996, %r6627, %r6628, 8;
	mov.b64 	%rd9984, {%r6996, %r6995};
	xor.b64  	%rd9985, %rd9983, %rd9984;
	shr.u64 	%rd9986, %rd10068, 7;
	xor.b64  	%rd9987, %rd9985, %rd9986;
	add.s64 	%rd9988, %rd9982, %rd10066;
	add.s64 	%rd9989, %rd9988, %rd10055;
	add.s64 	%rd10066, %rd9989, %rd9987;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r6997,%dummy}, %rd10073;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r6998}, %rd10073;
	}
	shf.r.wrap.b32 	%r6999, %r6998, %r6997, 14;
	shf.r.wrap.b32 	%r7000, %r6997, %r6998, 14;
	mov.b64 	%rd9990, {%r7000, %r6999};
	shf.r.wrap.b32 	%r7001, %r6998, %r6997, 18;
	shf.r.wrap.b32 	%r7002, %r6997, %r6998, 18;
	mov.b64 	%rd9991, {%r7002, %r7001};
	xor.b64  	%rd9992, %rd9990, %rd9991;
	shf.l.wrap.b32 	%r7003, %r6997, %r6998, 23;
	shf.l.wrap.b32 	%r7004, %r6998, %r6997, 23;
	mov.b64 	%rd9993, {%r7004, %r7003};
	xor.b64  	%rd9994, %rd9992, %rd9993;
	xor.b64  	%rd9995, %rd10072, %rd10071;
	and.b64  	%rd9996, %rd10073, %rd9995;
	xor.b64  	%rd9997, %rd9996, %rd10071;
	ld.const.u64 	%rd9998, [%rd10054+376];
	add.s64 	%rd9999, %rd9998, %rd9861;
	add.s64 	%rd10000, %rd9999, %rd10066;
	add.s64 	%rd10001, %rd10000, %rd9997;
	add.s64 	%rd10002, %rd10001, %rd9994;
	add.s64 	%rd10074, %rd10002, %rd9872;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7005,%dummy}, %rd10076;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7006}, %rd10076;
	}
	shf.r.wrap.b32 	%r7007, %r7006, %r7005, 28;
	shf.r.wrap.b32 	%r7008, %r7005, %r7006, 28;
	mov.b64 	%rd10003, {%r7008, %r7007};
	shf.l.wrap.b32 	%r7009, %r7005, %r7006, 30;
	shf.l.wrap.b32 	%r7010, %r7006, %r7005, 30;
	mov.b64 	%rd10004, {%r7010, %r7009};
	xor.b64  	%rd10005, %rd10003, %rd10004;
	shf.l.wrap.b32 	%r7011, %r7005, %r7006, 25;
	shf.l.wrap.b32 	%r7012, %r7006, %r7005, 25;
	mov.b64 	%rd10006, {%r7012, %r7011};
	xor.b64  	%rd10007, %rd10005, %rd10006;
	and.b64  	%rd10008, %rd10076, %rd10077;
	or.b64  	%rd10009, %rd10076, %rd10077;
	and.b64  	%rd10010, %rd10009, %rd10078;
	or.b64  	%rd10011, %rd10010, %rd10008;
	add.s64 	%rd10012, %rd10011, %rd10007;
	add.s64 	%rd10075, %rd10012, %rd10002;
	add.s64 	%rd10054, %rd10054, 128;
	add.s32 	%r7030, %r7030, 16;
	setp.lt.u32 	%p21, %r7030, 65;
	@%p21 bra 	$L__BB2_30;

	mov.b32 	%r7018, %envreg3;
	mov.u32 	%r7017, %tid.x;
	add.s32 	%r7016, %r7017, %r7018;
	mov.u32 	%r7015, %ctaid.x;
	mov.u32 	%r7014, %ntid.x;
	mad.lo.s32 	%r7013, %r7014, %r7015, %r7016;
	cvt.u64.u32 	%rd10026, %r7013;
	mul.lo.s64 	%rd10025, %rd10026, 264;
	ld.param.u64 	%rd10024, [pbkdf2_sha512_tezos_init_param_2];
	add.s64 	%rd10023, %rd10024, %rd10025;
	st.global.u64 	[%rd10023], %rd34;
	st.global.u64 	[%rd10023+64], %rd52;
	add.s64 	%rd10015, %rd52, %rd10075;
	st.global.u64 	[%rd10023+128], %rd10015;
	st.global.u64 	[%rd10023+192], %rd10015;
	st.global.u64 	[%rd10023+8], %rd35;
	st.global.u64 	[%rd10023+72], %rd53;
	add.s64 	%rd10016, %rd53, %rd10076;
	st.global.u64 	[%rd10023+136], %rd10016;
	st.global.u64 	[%rd10023+200], %rd10016;
	st.global.u64 	[%rd10023+16], %rd36;
	st.global.u64 	[%rd10023+80], %rd54;
	add.s64 	%rd10017, %rd54, %rd10077;
	st.global.u64 	[%rd10023+144], %rd10017;
	st.global.u64 	[%rd10023+208], %rd10017;
	st.global.u64 	[%rd10023+24], %rd37;
	st.global.u64 	[%rd10023+88], %rd55;
	add.s64 	%rd10018, %rd55, %rd10078;
	st.global.u64 	[%rd10023+152], %rd10018;
	st.global.u64 	[%rd10023+216], %rd10018;
	st.global.u64 	[%rd10023+32], %rd38;
	st.global.u64 	[%rd10023+96], %rd56;
	add.s64 	%rd10019, %rd56, %rd10074;
	st.global.u64 	[%rd10023+160], %rd10019;
	st.global.u64 	[%rd10023+224], %rd10019;
	st.global.u64 	[%rd10023+40], %rd39;
	st.global.u64 	[%rd10023+104], %rd57;
	add.s64 	%rd10020, %rd57, %rd10073;
	st.global.u64 	[%rd10023+168], %rd10020;
	st.global.u64 	[%rd10023+232], %rd10020;
	st.global.u64 	[%rd10023+48], %rd40;
	st.global.u64 	[%rd10023+112], %rd58;
	add.s64 	%rd10021, %rd58, %rd10072;
	st.global.u64 	[%rd10023+176], %rd10021;
	st.global.u64 	[%rd10023+240], %rd10021;
	st.global.u64 	[%rd10023+56], %rd41;
	st.global.u64 	[%rd10023+120], %rd89;
	add.s64 	%rd10022, %rd89, %rd10071;
	st.global.u64 	[%rd10023+184], %rd10022;
	st.global.u64 	[%rd10023+248], %rd10022;
	ret;

}
	// .globl	pbkdf2_sha512_tezos_final
.entry pbkdf2_sha512_tezos_final(
	.param .u64 .ptr .global .align 8 pbkdf2_sha512_tezos_final_param_0,
	.param .u64 .ptr .const .align 8 pbkdf2_sha512_tezos_final_param_1,
	.param .u64 .ptr .global .align 4 pbkdf2_sha512_tezos_final_param_2
)
{
	.local .align 16 .b8 	__local_depot3[224];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<26>;
	.reg .b16 	%rs<944>;
	.reg .b32 	%r<9298>;
	.reg .b64 	%rd<17860>;


	mov.u64 	%SPL, __local_depot3;
	ld.param.u64 	%rd233, [pbkdf2_sha512_tezos_final_param_0];
	mov.u32 	%r708, %ctaid.x;
	mov.u32 	%r709, %ntid.x;
	mov.u32 	%r710, %tid.x;
	mov.b32 	%r711, %envreg3;
	add.s32 	%r712, %r710, %r711;
	mad.lo.s32 	%r713, %r709, %r708, %r712;
	mul.wide.s32 	%rd234, %r713, 64;
	and.b64  	%rd235, %rd234, 274877906880;
	add.s64 	%rd236, %rd233, %rd235;
	add.u64 	%rd2, %SPL, 0;
	add.u64 	%rd17858, %SPL, 0;
	ld.global.u64 	%rd239, [%rd236];
	mov.u64 	%rd240, 0;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r714, %temp}, %rd239;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r715}, %rd239;
	}
	mov.u32 	%r716, 291;
	mov.u32 	%r717, 0;
	prmt.b32 	%r718, %r714, %r717, %r716;
	prmt.b32 	%r719, %r715, %r717, %r716;
	mov.b64 	%rd241, {%r719, %r718};
	ld.global.u64 	%rd242, [%rd236+8];
	{
	.reg .b32 %temp; 
	mov.b64 	{%r720, %temp}, %rd242;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r721}, %rd242;
	}
	prmt.b32 	%r722, %r720, %r717, %r716;
	prmt.b32 	%r723, %r721, %r717, %r716;
	mov.b64 	%rd243, {%r723, %r722};
	ld.global.u64 	%rd244, [%rd236+16];
	{
	.reg .b32 %temp; 
	mov.b64 	{%r724, %temp}, %rd244;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r725}, %rd244;
	}
	prmt.b32 	%r726, %r724, %r717, %r716;
	prmt.b32 	%r727, %r725, %r717, %r716;
	mov.b64 	%rd245, {%r727, %r726};
	ld.global.u64 	%rd246, [%rd236+24];
	{
	.reg .b32 %temp; 
	mov.b64 	{%r728, %temp}, %rd246;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r729}, %rd246;
	}
	prmt.b32 	%r730, %r728, %r717, %r716;
	prmt.b32 	%r731, %r729, %r717, %r716;
	mov.b64 	%rd247, {%r731, %r730};
	{
	.reg .b32 %temp; 
	mov.b64 	{%r732, %temp}, %rd241;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r733}, %rd241;
	}
	prmt.b32 	%r734, %r732, %r717, %r716;
	prmt.b32 	%r735, %r733, %r717, %r716;
	mov.b64 	%rd248, {%r735, %r734};
	{
	.reg .b32 %temp; 
	mov.b64 	{%r736, %temp}, %rd243;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r737}, %rd243;
	}
	prmt.b32 	%r738, %r736, %r717, %r716;
	prmt.b32 	%r739, %r737, %r717, %r716;
	mov.b64 	%rd249, {%r739, %r738};
	{
	.reg .b32 %temp; 
	mov.b64 	{%r740, %temp}, %rd245;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r741}, %rd245;
	}
	prmt.b32 	%r742, %r740, %r717, %r716;
	prmt.b32 	%r743, %r741, %r717, %r716;
	mov.b64 	%rd250, {%r743, %r742};
	{
	.reg .b32 %temp; 
	mov.b64 	{%r744, %temp}, %rd247;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r745}, %rd247;
	}
	prmt.b32 	%r746, %r744, %r717, %r716;
	prmt.b32 	%r747, %r745, %r717, %r716;
	mov.b64 	%rd251, {%r747, %r746};
	mov.u64 	%rd252, 5840696475078001361;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r748,%dummy}, %rd252;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r749}, %rd252;
	}
	shf.r.wrap.b32 	%r750, %r749, %r748, 18;
	shf.r.wrap.b32 	%r751, %r748, %r749, 18;
	mov.b64 	%rd253, {%r751, %r750};
	shf.r.wrap.b32 	%r752, %r749, %r748, 14;
	shf.r.wrap.b32 	%r753, %r748, %r749, 14;
	mov.b64 	%rd254, {%r753, %r752};
	xor.b64  	%rd255, %rd254, %rd253;
	shf.l.wrap.b32 	%r754, %r748, %r749, 23;
	shf.l.wrap.b32 	%r755, %r749, %r748, 23;
	mov.b64 	%rd256, {%r755, %r754};
	xor.b64  	%rd257, %rd255, %rd256;
	add.s64 	%rd258, %rd257, %rd248;
	add.s64 	%rd259, %rd258, -7031530027109396581;
	add.s64 	%rd260, %rd258, 7151922335638569927;
	mov.u64 	%rd261, 7640891576956012808;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r756}, %rd261;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r757,%dummy}, %rd261;
	}
	shf.l.wrap.b32 	%r758, %r757, %r756, 30;
	shf.l.wrap.b32 	%r759, %r756, %r757, 30;
	mov.b64 	%rd262, {%r759, %r758};
	shf.r.wrap.b32 	%r760, %r756, %r757, 28;
	shf.r.wrap.b32 	%r761, %r757, %r756, 28;
	mov.b64 	%rd263, {%r761, %r760};
	xor.b64  	%rd264, %rd263, %rd262;
	shf.l.wrap.b32 	%r762, %r757, %r756, 25;
	shf.l.wrap.b32 	%r763, %r756, %r757, 25;
	mov.b64 	%rd265, {%r763, %r762};
	xor.b64  	%rd266, %rd264, %rd265;
	add.s64 	%rd267, %rd266, %rd259;
	add.s64 	%rd268, %rd267, 6482280703085258342;
	and.b64  	%rd269, %rd260, -3887949035690463538;
	xor.b64  	%rd270, %rd269, -7276294671716946913;
	add.s64 	%rd271, %rd249, %rd270;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r764,%dummy}, %rd260;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r765}, %rd260;
	}
	shf.r.wrap.b32 	%r766, %r765, %r764, 14;
	shf.r.wrap.b32 	%r767, %r764, %r765, 14;
	mov.b64 	%rd272, {%r767, %r766};
	shf.r.wrap.b32 	%r768, %r765, %r764, 18;
	shf.r.wrap.b32 	%r769, %r764, %r765, 18;
	mov.b64 	%rd273, {%r769, %r768};
	xor.b64  	%rd274, %rd272, %rd273;
	shf.l.wrap.b32 	%r770, %r764, %r765, 23;
	shf.l.wrap.b32 	%r771, %r765, %r764, 23;
	mov.b64 	%rd275, {%r771, %r770};
	xor.b64  	%rd276, %rd274, %rd275;
	add.s64 	%rd277, %rd271, %rd276;
	add.s64 	%rd278, %rd277, -8017781463737883848;
	add.s64 	%rd279, %rd277, -3663095898801038493;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r772,%dummy}, %rd268;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r773}, %rd268;
	}
	shf.r.wrap.b32 	%r774, %r773, %r772, 28;
	shf.r.wrap.b32 	%r775, %r772, %r773, 28;
	mov.b64 	%rd280, {%r775, %r774};
	shf.l.wrap.b32 	%r776, %r772, %r773, 30;
	shf.l.wrap.b32 	%r777, %r773, %r772, 30;
	mov.b64 	%rd281, {%r777, %r776};
	xor.b64  	%rd282, %rd280, %rd281;
	shf.l.wrap.b32 	%r778, %r772, %r773, 25;
	shf.l.wrap.b32 	%r779, %r773, %r772, 25;
	mov.b64 	%rd283, {%r779, %r778};
	xor.b64  	%rd284, %rd282, %rd283;
	and.b64  	%rd285, %rd268, -3355664534840381901;
	or.b64  	%rd286, %rd285, 3026882967131160840;
	add.s64 	%rd287, %rd286, %rd284;
	add.s64 	%rd288, %rd287, %rd278;
	xor.b64  	%rd289, %rd260, 5840696475078001361;
	and.b64  	%rd290, %rd279, %rd289;
	xor.b64  	%rd291, %rd290, 5840696475078001361;
	add.s64 	%rd292, %rd250, %rd291;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r780,%dummy}, %rd279;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r781}, %rd279;
	}
	shf.r.wrap.b32 	%r782, %r781, %r780, 14;
	shf.r.wrap.b32 	%r783, %r780, %r781, 14;
	mov.b64 	%rd293, {%r783, %r782};
	shf.r.wrap.b32 	%r784, %r781, %r780, 18;
	shf.r.wrap.b32 	%r785, %r780, %r781, 18;
	mov.b64 	%rd294, {%r785, %r784};
	xor.b64  	%rd295, %rd293, %rd294;
	shf.l.wrap.b32 	%r786, %r780, %r781, 23;
	shf.l.wrap.b32 	%r787, %r781, %r780, 23;
	mov.b64 	%rd296, {%r787, %r786};
	xor.b64  	%rd297, %rd295, %rd296;
	add.s64 	%rd298, %rd292, %rd297;
	add.s64 	%rd299, %rd298, 5820449915117741902;
	add.s64 	%rd300, %rd298, 877659737583668873;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r788,%dummy}, %rd288;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r789}, %rd288;
	}
	shf.r.wrap.b32 	%r790, %r789, %r788, 28;
	shf.r.wrap.b32 	%r791, %r788, %r789, 28;
	mov.b64 	%rd301, {%r791, %r790};
	shf.l.wrap.b32 	%r792, %r788, %r789, 30;
	shf.l.wrap.b32 	%r793, %r789, %r788, 30;
	mov.b64 	%rd302, {%r793, %r792};
	xor.b64  	%rd303, %rd301, %rd302;
	shf.l.wrap.b32 	%r794, %r788, %r789, 25;
	shf.l.wrap.b32 	%r795, %r789, %r788, 25;
	mov.b64 	%rd304, {%r795, %r794};
	xor.b64  	%rd305, %rd303, %rd304;
	and.b64  	%rd306, %rd288, %rd268;
	or.b64  	%rd307, %rd288, %rd268;
	and.b64  	%rd308, %rd307, 7640891576956012808;
	or.b64  	%rd309, %rd308, %rd306;
	add.s64 	%rd310, %rd309, %rd305;
	add.s64 	%rd311, %rd310, %rd299;
	xor.b64  	%rd312, %rd279, %rd260;
	and.b64  	%rd313, %rd300, %rd312;
	xor.b64  	%rd314, %rd313, %rd260;
	add.s64 	%rd315, %rd251, %rd314;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r796,%dummy}, %rd300;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r797}, %rd300;
	}
	shf.r.wrap.b32 	%r798, %r797, %r796, 14;
	shf.r.wrap.b32 	%r799, %r796, %r797, 14;
	mov.b64 	%rd316, {%r799, %r798};
	shf.r.wrap.b32 	%r800, %r797, %r796, 18;
	shf.r.wrap.b32 	%r801, %r796, %r797, 18;
	mov.b64 	%rd317, {%r801, %r800};
	xor.b64  	%rd318, %rd316, %rd317;
	shf.l.wrap.b32 	%r802, %r796, %r797, 23;
	shf.l.wrap.b32 	%r803, %r797, %r796, 23;
	mov.b64 	%rd319, {%r803, %r802};
	xor.b64  	%rd320, %rd318, %rd319;
	add.s64 	%rd321, %rd315, %rd320;
	add.s64 	%rd322, %rd321, 4234560286879669901;
	add.s64 	%rd323, %rd321, -6571292209873868907;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r804,%dummy}, %rd311;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r805}, %rd311;
	}
	shf.r.wrap.b32 	%r806, %r805, %r804, 28;
	shf.r.wrap.b32 	%r807, %r804, %r805, 28;
	mov.b64 	%rd324, {%r807, %r806};
	shf.l.wrap.b32 	%r808, %r804, %r805, 30;
	shf.l.wrap.b32 	%r809, %r805, %r804, 30;
	mov.b64 	%rd325, {%r809, %r808};
	xor.b64  	%rd326, %rd324, %rd325;
	shf.l.wrap.b32 	%r810, %r804, %r805, 25;
	shf.l.wrap.b32 	%r811, %r805, %r804, 25;
	mov.b64 	%rd327, {%r811, %r810};
	xor.b64  	%rd328, %rd326, %rd327;
	and.b64  	%rd329, %rd311, %rd288;
	or.b64  	%rd330, %rd311, %rd288;
	and.b64  	%rd331, %rd330, %rd268;
	or.b64  	%rd332, %rd331, %rd329;
	add.s64 	%rd333, %rd332, %rd328;
	add.s64 	%rd334, %rd333, %rd322;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r812,%dummy}, %rd323;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r813}, %rd323;
	}
	shf.r.wrap.b32 	%r814, %r813, %r812, 14;
	shf.r.wrap.b32 	%r815, %r812, %r813, 14;
	mov.b64 	%rd335, {%r815, %r814};
	shf.r.wrap.b32 	%r816, %r813, %r812, 18;
	shf.r.wrap.b32 	%r817, %r812, %r813, 18;
	mov.b64 	%rd336, {%r817, %r816};
	xor.b64  	%rd337, %rd335, %rd336;
	shf.l.wrap.b32 	%r818, %r812, %r813, 23;
	shf.l.wrap.b32 	%r819, %r813, %r812, 23;
	mov.b64 	%rd338, {%r819, %r818};
	xor.b64  	%rd339, %rd337, %rd338;
	xor.b64  	%rd340, %rd300, %rd279;
	and.b64  	%rd341, %rd323, %rd340;
	xor.b64  	%rd342, %rd341, %rd279;
	add.s64 	%rd343, %rd259, %rd342;
	add.s64 	%rd344, %rd343, %rd339;
	add.s64 	%rd345, %rd344, 9091783734231640420;
	add.s64 	%rd346, %rd345, %rd268;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r820,%dummy}, %rd334;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r821}, %rd334;
	}
	shf.r.wrap.b32 	%r822, %r821, %r820, 28;
	shf.r.wrap.b32 	%r823, %r820, %r821, 28;
	mov.b64 	%rd347, {%r823, %r822};
	shf.l.wrap.b32 	%r824, %r820, %r821, 30;
	shf.l.wrap.b32 	%r825, %r821, %r820, 30;
	mov.b64 	%rd348, {%r825, %r824};
	xor.b64  	%rd349, %rd347, %rd348;
	shf.l.wrap.b32 	%r826, %r820, %r821, 25;
	shf.l.wrap.b32 	%r827, %r821, %r820, 25;
	mov.b64 	%rd350, {%r827, %r826};
	xor.b64  	%rd351, %rd349, %rd350;
	and.b64  	%rd352, %rd334, %rd311;
	or.b64  	%rd353, %rd334, %rd311;
	and.b64  	%rd354, %rd353, %rd288;
	or.b64  	%rd355, %rd354, %rd352;
	add.s64 	%rd356, %rd355, %rd351;
	add.s64 	%rd357, %rd356, %rd345;
	xor.b64  	%rd358, %rd323, %rd300;
	and.b64  	%rd359, %rd346, %rd358;
	xor.b64  	%rd360, %rd359, %rd300;
	add.s64 	%rd361, %rd278, %rd360;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r828,%dummy}, %rd346;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r829}, %rd346;
	}
	shf.r.wrap.b32 	%r830, %r829, %r828, 14;
	shf.r.wrap.b32 	%r831, %r828, %r829, 14;
	mov.b64 	%rd362, {%r831, %r830};
	shf.r.wrap.b32 	%r832, %r829, %r828, 18;
	shf.r.wrap.b32 	%r833, %r828, %r829, 18;
	mov.b64 	%rd363, {%r833, %r832};
	xor.b64  	%rd364, %rd362, %rd363;
	shf.l.wrap.b32 	%r834, %r828, %r829, 23;
	shf.l.wrap.b32 	%r835, %r829, %r828, 23;
	mov.b64 	%rd365, {%r835, %r834};
	xor.b64  	%rd366, %rd364, %rd365;
	add.s64 	%rd367, %rd361, %rd366;
	add.s64 	%rd368, %rd367, -7611077440171227068;
	add.s64 	%rd369, %rd368, %rd288;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r836,%dummy}, %rd357;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r837}, %rd357;
	}
	shf.r.wrap.b32 	%r838, %r837, %r836, 28;
	shf.r.wrap.b32 	%r839, %r836, %r837, 28;
	mov.b64 	%rd370, {%r839, %r838};
	shf.l.wrap.b32 	%r840, %r836, %r837, 30;
	shf.l.wrap.b32 	%r841, %r837, %r836, 30;
	mov.b64 	%rd371, {%r841, %r840};
	xor.b64  	%rd372, %rd370, %rd371;
	shf.l.wrap.b32 	%r842, %r836, %r837, 25;
	shf.l.wrap.b32 	%r843, %r837, %r836, 25;
	mov.b64 	%rd373, {%r843, %r842};
	xor.b64  	%rd374, %rd372, %rd373;
	and.b64  	%rd375, %rd357, %rd334;
	or.b64  	%rd376, %rd357, %rd334;
	and.b64  	%rd377, %rd376, %rd311;
	or.b64  	%rd378, %rd377, %rd375;
	add.s64 	%rd379, %rd378, %rd374;
	add.s64 	%rd380, %rd379, %rd368;
	xor.b64  	%rd381, %rd346, %rd323;
	and.b64  	%rd382, %rd369, %rd381;
	xor.b64  	%rd383, %rd382, %rd323;
	add.s64 	%rd384, %rd299, %rd383;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r844,%dummy}, %rd369;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r845}, %rd369;
	}
	shf.r.wrap.b32 	%r846, %r845, %r844, 14;
	shf.r.wrap.b32 	%r847, %r844, %r845, 14;
	mov.b64 	%rd385, {%r847, %r846};
	shf.r.wrap.b32 	%r848, %r845, %r844, 18;
	shf.r.wrap.b32 	%r849, %r844, %r845, 18;
	mov.b64 	%rd386, {%r849, %r848};
	xor.b64  	%rd387, %rd385, %rd386;
	shf.l.wrap.b32 	%r850, %r844, %r845, 23;
	shf.l.wrap.b32 	%r851, %r845, %r844, 23;
	mov.b64 	%rd388, {%r851, %r850};
	xor.b64  	%rd389, %rd387, %rd388;
	add.s64 	%rd390, %rd384, %rd389;
	add.s64 	%rd391, %rd390, 5595495119360095958;
	add.s64 	%rd392, %rd391, %rd311;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r852,%dummy}, %rd380;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r853}, %rd380;
	}
	shf.r.wrap.b32 	%r854, %r853, %r852, 28;
	shf.r.wrap.b32 	%r855, %r852, %r853, 28;
	mov.b64 	%rd393, {%r855, %r854};
	shf.l.wrap.b32 	%r856, %r852, %r853, 30;
	shf.l.wrap.b32 	%r857, %r853, %r852, 30;
	mov.b64 	%rd394, {%r857, %r856};
	xor.b64  	%rd395, %rd393, %rd394;
	shf.l.wrap.b32 	%r858, %r852, %r853, 25;
	shf.l.wrap.b32 	%r859, %r853, %r852, 25;
	mov.b64 	%rd396, {%r859, %r858};
	xor.b64  	%rd397, %rd395, %rd396;
	and.b64  	%rd398, %rd380, %rd357;
	or.b64  	%rd399, %rd380, %rd357;
	and.b64  	%rd400, %rd399, %rd334;
	or.b64  	%rd401, %rd400, %rd398;
	add.s64 	%rd402, %rd401, %rd397;
	add.s64 	%rd403, %rd402, %rd391;
	xor.b64  	%rd404, %rd369, %rd346;
	and.b64  	%rd405, %rd392, %rd404;
	xor.b64  	%rd406, %rd405, %rd346;
	add.s64 	%rd407, %rd322, %rd406;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r860,%dummy}, %rd392;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r861}, %rd392;
	}
	shf.r.wrap.b32 	%r862, %r861, %r860, 14;
	shf.r.wrap.b32 	%r863, %r860, %r861, 14;
	mov.b64 	%rd408, {%r863, %r862};
	shf.r.wrap.b32 	%r864, %r861, %r860, 18;
	shf.r.wrap.b32 	%r865, %r860, %r861, 18;
	mov.b64 	%rd409, {%r865, %r864};
	xor.b64  	%rd410, %rd408, %rd409;
	shf.l.wrap.b32 	%r866, %r860, %r861, 23;
	shf.l.wrap.b32 	%r867, %r861, %r860, 23;
	mov.b64 	%rd411, {%r867, %r866};
	xor.b64  	%rd412, %rd410, %rd411;
	add.s64 	%rd413, %rd407, %rd412;
	add.s64 	%rd414, %rd413, 1523981655665691168;
	add.s64 	%rd415, %rd414, %rd334;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r868,%dummy}, %rd403;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r869}, %rd403;
	}
	shf.r.wrap.b32 	%r870, %r869, %r868, 28;
	shf.r.wrap.b32 	%r871, %r868, %r869, 28;
	mov.b64 	%rd416, {%r871, %r870};
	shf.l.wrap.b32 	%r872, %r868, %r869, 30;
	shf.l.wrap.b32 	%r873, %r869, %r868, 30;
	mov.b64 	%rd417, {%r873, %r872};
	xor.b64  	%rd418, %rd416, %rd417;
	shf.l.wrap.b32 	%r874, %r868, %r869, 25;
	shf.l.wrap.b32 	%r875, %r869, %r868, 25;
	mov.b64 	%rd419, {%r875, %r874};
	xor.b64  	%rd420, %rd418, %rd419;
	and.b64  	%rd421, %rd403, %rd380;
	or.b64  	%rd422, %rd403, %rd380;
	and.b64  	%rd423, %rd422, %rd357;
	or.b64  	%rd424, %rd423, %rd421;
	add.s64 	%rd425, %rd424, %rd420;
	add.s64 	%rd426, %rd425, %rd414;
	xor.b64  	%rd427, %rd392, %rd369;
	and.b64  	%rd428, %rd415, %rd427;
	xor.b64  	%rd429, %rd428, %rd369;
	add.s64 	%rd430, %rd346, %rd429;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r876,%dummy}, %rd415;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r877}, %rd415;
	}
	shf.r.wrap.b32 	%r878, %r877, %r876, 14;
	shf.r.wrap.b32 	%r879, %r876, %r877, 14;
	mov.b64 	%rd431, {%r879, %r878};
	shf.r.wrap.b32 	%r880, %r877, %r876, 18;
	shf.r.wrap.b32 	%r881, %r876, %r877, 18;
	mov.b64 	%rd432, {%r881, %r880};
	xor.b64  	%rd433, %rd431, %rd432;
	shf.l.wrap.b32 	%r882, %r876, %r877, 23;
	shf.l.wrap.b32 	%r883, %r877, %r876, 23;
	mov.b64 	%rd434, {%r883, %r882};
	xor.b64  	%rd435, %rd433, %rd434;
	add.s64 	%rd436, %rd430, %rd435;
	add.s64 	%rd437, %rd436, -2880145864133508542;
	add.s64 	%rd438, %rd437, %rd357;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r884,%dummy}, %rd426;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r885}, %rd426;
	}
	shf.r.wrap.b32 	%r886, %r885, %r884, 28;
	shf.r.wrap.b32 	%r887, %r884, %r885, 28;
	mov.b64 	%rd439, {%r887, %r886};
	shf.l.wrap.b32 	%r888, %r884, %r885, 30;
	shf.l.wrap.b32 	%r889, %r885, %r884, 30;
	mov.b64 	%rd440, {%r889, %r888};
	xor.b64  	%rd441, %rd439, %rd440;
	shf.l.wrap.b32 	%r890, %r884, %r885, 25;
	shf.l.wrap.b32 	%r891, %r885, %r884, 25;
	mov.b64 	%rd442, {%r891, %r890};
	xor.b64  	%rd443, %rd441, %rd442;
	and.b64  	%rd444, %rd426, %rd403;
	or.b64  	%rd445, %rd426, %rd403;
	and.b64  	%rd446, %rd445, %rd380;
	or.b64  	%rd447, %rd446, %rd444;
	add.s64 	%rd448, %rd447, %rd443;
	add.s64 	%rd449, %rd448, %rd437;
	xor.b64  	%rd450, %rd415, %rd392;
	and.b64  	%rd451, %rd438, %rd450;
	xor.b64  	%rd452, %rd451, %rd392;
	add.s64 	%rd453, %rd369, %rd452;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r892,%dummy}, %rd438;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r893}, %rd438;
	}
	shf.r.wrap.b32 	%r894, %r893, %r892, 14;
	shf.r.wrap.b32 	%r895, %r892, %r893, 14;
	mov.b64 	%rd454, {%r895, %r894};
	shf.r.wrap.b32 	%r896, %r893, %r892, 18;
	shf.r.wrap.b32 	%r897, %r892, %r893, 18;
	mov.b64 	%rd455, {%r897, %r896};
	xor.b64  	%rd456, %rd454, %rd455;
	shf.l.wrap.b32 	%r898, %r892, %r893, 23;
	shf.l.wrap.b32 	%r899, %r893, %r892, 23;
	mov.b64 	%rd457, {%r899, %r898};
	xor.b64  	%rd458, %rd456, %rd457;
	add.s64 	%rd459, %rd453, %rd458;
	add.s64 	%rd460, %rd459, 1334009975649890238;
	add.s64 	%rd461, %rd460, %rd380;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r900,%dummy}, %rd449;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r901}, %rd449;
	}
	shf.r.wrap.b32 	%r902, %r901, %r900, 28;
	shf.r.wrap.b32 	%r903, %r900, %r901, 28;
	mov.b64 	%rd462, {%r903, %r902};
	shf.l.wrap.b32 	%r904, %r900, %r901, 30;
	shf.l.wrap.b32 	%r905, %r901, %r900, 30;
	mov.b64 	%rd463, {%r905, %r904};
	xor.b64  	%rd464, %rd462, %rd463;
	shf.l.wrap.b32 	%r906, %r900, %r901, 25;
	shf.l.wrap.b32 	%r907, %r901, %r900, 25;
	mov.b64 	%rd465, {%r907, %r906};
	xor.b64  	%rd466, %rd464, %rd465;
	and.b64  	%rd467, %rd449, %rd426;
	or.b64  	%rd468, %rd449, %rd426;
	and.b64  	%rd469, %rd468, %rd403;
	or.b64  	%rd470, %rd469, %rd467;
	add.s64 	%rd471, %rd470, %rd466;
	add.s64 	%rd472, %rd471, %rd460;
	xor.b64  	%rd473, %rd438, %rd415;
	and.b64  	%rd474, %rd461, %rd473;
	xor.b64  	%rd475, %rd474, %rd415;
	add.s64 	%rd476, %rd392, %rd475;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r908,%dummy}, %rd461;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r909}, %rd461;
	}
	shf.r.wrap.b32 	%r910, %r909, %r908, 14;
	shf.r.wrap.b32 	%r911, %r908, %r909, 14;
	mov.b64 	%rd477, {%r911, %r910};
	shf.r.wrap.b32 	%r912, %r909, %r908, 18;
	shf.r.wrap.b32 	%r913, %r908, %r909, 18;
	mov.b64 	%rd478, {%r913, %r912};
	xor.b64  	%rd479, %rd477, %rd478;
	shf.l.wrap.b32 	%r914, %r908, %r909, 23;
	shf.l.wrap.b32 	%r915, %r909, %r908, 23;
	mov.b64 	%rd480, {%r915, %r914};
	xor.b64  	%rd481, %rd479, %rd480;
	add.s64 	%rd482, %rd476, %rd481;
	add.s64 	%rd483, %rd482, 2608012711638119052;
	add.s64 	%rd484, %rd483, %rd403;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r916,%dummy}, %rd472;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r917}, %rd472;
	}
	shf.r.wrap.b32 	%r918, %r917, %r916, 28;
	shf.r.wrap.b32 	%r919, %r916, %r917, 28;
	mov.b64 	%rd485, {%r919, %r918};
	shf.l.wrap.b32 	%r920, %r916, %r917, 30;
	shf.l.wrap.b32 	%r921, %r917, %r916, 30;
	mov.b64 	%rd486, {%r921, %r920};
	xor.b64  	%rd487, %rd485, %rd486;
	shf.l.wrap.b32 	%r922, %r916, %r917, 25;
	shf.l.wrap.b32 	%r923, %r917, %r916, 25;
	mov.b64 	%rd488, {%r923, %r922};
	xor.b64  	%rd489, %rd487, %rd488;
	and.b64  	%rd490, %rd472, %rd449;
	or.b64  	%rd491, %rd472, %rd449;
	and.b64  	%rd492, %rd491, %rd426;
	or.b64  	%rd493, %rd492, %rd490;
	add.s64 	%rd494, %rd493, %rd489;
	add.s64 	%rd495, %rd494, %rd483;
	xor.b64  	%rd496, %rd461, %rd438;
	and.b64  	%rd497, %rd484, %rd496;
	xor.b64  	%rd498, %rd497, %rd438;
	add.s64 	%rd499, %rd415, %rd498;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r924,%dummy}, %rd484;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r925}, %rd484;
	}
	shf.r.wrap.b32 	%r926, %r925, %r924, 14;
	shf.r.wrap.b32 	%r927, %r924, %r925, 14;
	mov.b64 	%rd500, {%r927, %r926};
	shf.r.wrap.b32 	%r928, %r925, %r924, 18;
	shf.r.wrap.b32 	%r929, %r924, %r925, 18;
	mov.b64 	%rd501, {%r929, %r928};
	xor.b64  	%rd502, %rd500, %rd501;
	shf.l.wrap.b32 	%r930, %r924, %r925, 23;
	shf.l.wrap.b32 	%r931, %r925, %r924, 23;
	mov.b64 	%rd503, {%r931, %r930};
	xor.b64  	%rd504, %rd502, %rd503;
	add.s64 	%rd505, %rd499, %rd504;
	add.s64 	%rd506, %rd505, 6128411473006802146;
	add.s64 	%rd507, %rd506, %rd426;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r932,%dummy}, %rd495;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r933}, %rd495;
	}
	shf.r.wrap.b32 	%r934, %r933, %r932, 28;
	shf.r.wrap.b32 	%r935, %r932, %r933, 28;
	mov.b64 	%rd508, {%r935, %r934};
	shf.l.wrap.b32 	%r936, %r932, %r933, 30;
	shf.l.wrap.b32 	%r937, %r933, %r932, 30;
	mov.b64 	%rd509, {%r937, %r936};
	xor.b64  	%rd510, %rd508, %rd509;
	shf.l.wrap.b32 	%r938, %r932, %r933, 25;
	shf.l.wrap.b32 	%r939, %r933, %r932, 25;
	mov.b64 	%rd511, {%r939, %r938};
	xor.b64  	%rd512, %rd510, %rd511;
	and.b64  	%rd513, %rd495, %rd472;
	or.b64  	%rd514, %rd495, %rd472;
	and.b64  	%rd515, %rd514, %rd449;
	or.b64  	%rd516, %rd515, %rd513;
	add.s64 	%rd517, %rd516, %rd512;
	add.s64 	%rd518, %rd517, %rd506;
	xor.b64  	%rd519, %rd484, %rd461;
	and.b64  	%rd520, %rd507, %rd519;
	xor.b64  	%rd521, %rd520, %rd461;
	add.s64 	%rd522, %rd438, %rd521;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r940,%dummy}, %rd507;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r941}, %rd507;
	}
	shf.r.wrap.b32 	%r942, %r941, %r940, 14;
	shf.r.wrap.b32 	%r943, %r940, %r941, 14;
	mov.b64 	%rd523, {%r943, %r942};
	shf.r.wrap.b32 	%r944, %r941, %r940, 18;
	shf.r.wrap.b32 	%r945, %r940, %r941, 18;
	mov.b64 	%rd524, {%r945, %r944};
	xor.b64  	%rd525, %rd523, %rd524;
	shf.l.wrap.b32 	%r946, %r940, %r941, 23;
	shf.l.wrap.b32 	%r947, %r941, %r940, 23;
	mov.b64 	%rd526, {%r947, %r946};
	xor.b64  	%rd527, %rd525, %rd526;
	add.s64 	%rd528, %rd522, %rd527;
	add.s64 	%rd529, %rd528, 8268148722764581231;
	add.s64 	%rd530, %rd529, %rd449;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r948,%dummy}, %rd518;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r949}, %rd518;
	}
	shf.r.wrap.b32 	%r950, %r949, %r948, 28;
	shf.r.wrap.b32 	%r951, %r948, %r949, 28;
	mov.b64 	%rd531, {%r951, %r950};
	shf.l.wrap.b32 	%r952, %r948, %r949, 30;
	shf.l.wrap.b32 	%r953, %r949, %r948, 30;
	mov.b64 	%rd532, {%r953, %r952};
	xor.b64  	%rd533, %rd531, %rd532;
	shf.l.wrap.b32 	%r954, %r948, %r949, 25;
	shf.l.wrap.b32 	%r955, %r949, %r948, 25;
	mov.b64 	%rd534, {%r955, %r954};
	xor.b64  	%rd535, %rd533, %rd534;
	and.b64  	%rd536, %rd518, %rd495;
	or.b64  	%rd537, %rd518, %rd495;
	and.b64  	%rd538, %rd537, %rd472;
	or.b64  	%rd539, %rd538, %rd536;
	add.s64 	%rd540, %rd539, %rd535;
	add.s64 	%rd541, %rd540, %rd529;
	xor.b64  	%rd542, %rd507, %rd484;
	and.b64  	%rd543, %rd530, %rd542;
	xor.b64  	%rd544, %rd543, %rd484;
	add.s64 	%rd545, %rd461, %rd544;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r956,%dummy}, %rd530;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r957}, %rd530;
	}
	shf.r.wrap.b32 	%r958, %r957, %r956, 14;
	shf.r.wrap.b32 	%r959, %r956, %r957, 14;
	mov.b64 	%rd546, {%r959, %r958};
	shf.r.wrap.b32 	%r960, %r957, %r956, 18;
	shf.r.wrap.b32 	%r961, %r956, %r957, 18;
	mov.b64 	%rd547, {%r961, %r960};
	xor.b64  	%rd548, %rd546, %rd547;
	shf.l.wrap.b32 	%r962, %r956, %r957, 23;
	shf.l.wrap.b32 	%r963, %r957, %r956, 23;
	mov.b64 	%rd549, {%r963, %r962};
	xor.b64  	%rd550, %rd548, %rd549;
	add.s64 	%rd551, %rd545, %rd550;
	add.s64 	%rd552, %rd551, -9160688886553864527;
	add.s64 	%rd553, %rd552, %rd472;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r964,%dummy}, %rd541;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r965}, %rd541;
	}
	shf.r.wrap.b32 	%r966, %r965, %r964, 28;
	shf.r.wrap.b32 	%r967, %r964, %r965, 28;
	mov.b64 	%rd554, {%r967, %r966};
	shf.l.wrap.b32 	%r968, %r964, %r965, 30;
	shf.l.wrap.b32 	%r969, %r965, %r964, 30;
	mov.b64 	%rd555, {%r969, %r968};
	xor.b64  	%rd556, %rd554, %rd555;
	shf.l.wrap.b32 	%r970, %r964, %r965, 25;
	shf.l.wrap.b32 	%r971, %r965, %r964, 25;
	mov.b64 	%rd557, {%r971, %r970};
	xor.b64  	%rd558, %rd556, %rd557;
	and.b64  	%rd559, %rd541, %rd518;
	or.b64  	%rd560, %rd541, %rd518;
	and.b64  	%rd561, %rd560, %rd495;
	or.b64  	%rd562, %rd561, %rd559;
	add.s64 	%rd563, %rd562, %rd558;
	add.s64 	%rd564, %rd563, %rd552;
	xor.b64  	%rd565, %rd530, %rd507;
	and.b64  	%rd566, %rd553, %rd565;
	xor.b64  	%rd567, %rd566, %rd507;
	add.s64 	%rd568, %rd484, %rd567;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r972,%dummy}, %rd553;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r973}, %rd553;
	}
	shf.r.wrap.b32 	%r974, %r973, %r972, 14;
	shf.r.wrap.b32 	%r975, %r972, %r973, 14;
	mov.b64 	%rd569, {%r975, %r974};
	shf.r.wrap.b32 	%r976, %r973, %r972, 18;
	shf.r.wrap.b32 	%r977, %r972, %r973, 18;
	mov.b64 	%rd570, {%r977, %r976};
	xor.b64  	%rd571, %rd569, %rd570;
	shf.l.wrap.b32 	%r978, %r972, %r973, 23;
	shf.l.wrap.b32 	%r979, %r973, %r972, 23;
	mov.b64 	%rd572, {%r979, %r978};
	xor.b64  	%rd573, %rd571, %rd572;
	add.s64 	%rd574, %rd568, %rd573;
	add.s64 	%rd575, %rd574, -7215885187991268811;
	add.s64 	%rd576, %rd575, %rd495;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r980,%dummy}, %rd564;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r981}, %rd564;
	}
	shf.r.wrap.b32 	%r982, %r981, %r980, 28;
	shf.r.wrap.b32 	%r983, %r980, %r981, 28;
	mov.b64 	%rd577, {%r983, %r982};
	shf.l.wrap.b32 	%r984, %r980, %r981, 30;
	shf.l.wrap.b32 	%r985, %r981, %r980, 30;
	mov.b64 	%rd578, {%r985, %r984};
	xor.b64  	%rd579, %rd577, %rd578;
	shf.l.wrap.b32 	%r986, %r980, %r981, 25;
	shf.l.wrap.b32 	%r987, %r981, %r980, 25;
	mov.b64 	%rd580, {%r987, %r986};
	xor.b64  	%rd581, %rd579, %rd580;
	and.b64  	%rd582, %rd564, %rd541;
	or.b64  	%rd583, %rd564, %rd541;
	and.b64  	%rd584, %rd583, %rd518;
	or.b64  	%rd585, %rd584, %rd582;
	add.s64 	%rd586, %rd585, %rd581;
	add.s64 	%rd587, %rd586, %rd575;
	xor.b64  	%rd588, %rd553, %rd530;
	and.b64  	%rd589, %rd576, %rd588;
	xor.b64  	%rd590, %rd589, %rd530;
	add.s64 	%rd591, %rd507, %rd590;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r988,%dummy}, %rd576;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r989}, %rd576;
	}
	shf.r.wrap.b32 	%r990, %r989, %r988, 14;
	shf.r.wrap.b32 	%r991, %r988, %r989, 14;
	mov.b64 	%rd592, {%r991, %r990};
	shf.r.wrap.b32 	%r992, %r989, %r988, 18;
	shf.r.wrap.b32 	%r993, %r988, %r989, 18;
	mov.b64 	%rd593, {%r993, %r992};
	xor.b64  	%rd594, %rd592, %rd593;
	shf.l.wrap.b32 	%r994, %r988, %r989, 23;
	shf.l.wrap.b32 	%r995, %r989, %r988, 23;
	mov.b64 	%rd595, {%r995, %r994};
	xor.b64  	%rd596, %rd594, %rd595;
	add.s64 	%rd597, %rd591, %rd596;
	add.s64 	%rd598, %rd597, -4495734319001032812;
	add.s64 	%rd599, %rd598, %rd518;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r996,%dummy}, %rd587;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r997}, %rd587;
	}
	shf.r.wrap.b32 	%r998, %r997, %r996, 28;
	shf.r.wrap.b32 	%r999, %r996, %r997, 28;
	mov.b64 	%rd600, {%r999, %r998};
	shf.l.wrap.b32 	%r1000, %r996, %r997, 30;
	shf.l.wrap.b32 	%r1001, %r997, %r996, 30;
	mov.b64 	%rd601, {%r1001, %r1000};
	xor.b64  	%rd602, %rd600, %rd601;
	shf.l.wrap.b32 	%r1002, %r996, %r997, 25;
	shf.l.wrap.b32 	%r1003, %r997, %r996, 25;
	mov.b64 	%rd603, {%r1003, %r1002};
	xor.b64  	%rd604, %rd602, %rd603;
	and.b64  	%rd605, %rd587, %rd564;
	or.b64  	%rd606, %rd587, %rd564;
	and.b64  	%rd607, %rd606, %rd541;
	or.b64  	%rd608, %rd607, %rd605;
	add.s64 	%rd609, %rd608, %rd604;
	add.s64 	%rd610, %rd609, %rd598;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1004}, %rd240;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1005,%dummy}, %rd240;
	}
	shf.l.wrap.b32 	%r1006, %r1005, %r1004, 3;
	shf.l.wrap.b32 	%r1007, %r1004, %r1005, 3;
	mov.b64 	%rd611, {%r1007, %r1006};
	shf.r.wrap.b32 	%r1008, %r1004, %r1005, 19;
	shf.r.wrap.b32 	%r1009, %r1005, %r1004, 19;
	mov.b64 	%rd612, {%r1009, %r1008};
	xor.b64  	%rd613, %rd612, %rd611;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1010,%dummy}, %rd249;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1011}, %rd249;
	}
	shf.r.wrap.b32 	%r1012, %r1011, %r1010, 1;
	shf.r.wrap.b32 	%r1013, %r1010, %r1011, 1;
	mov.b64 	%rd614, {%r1013, %r1012};
	shf.r.wrap.b32 	%r1014, %r1011, %r1010, 8;
	shf.r.wrap.b32 	%r1015, %r1010, %r1011, 8;
	mov.b64 	%rd615, {%r1015, %r1014};
	xor.b64  	%rd616, %rd614, %rd615;
	shr.u64 	%rd617, %rd249, 7;
	xor.b64  	%rd618, %rd616, %rd617;
	add.s64 	%rd619, %rd248, %rd613;
	add.s64 	%rd17827, %rd619, %rd618;
	add.s64 	%rd620, %rd17827, %rd530;
	xor.b64  	%rd621, %rd576, %rd553;
	and.b64  	%rd622, %rd599, %rd621;
	xor.b64  	%rd623, %rd622, %rd553;
	add.s64 	%rd624, %rd620, %rd623;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1016,%dummy}, %rd599;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1017}, %rd599;
	}
	shf.r.wrap.b32 	%r1018, %r1017, %r1016, 14;
	shf.r.wrap.b32 	%r1019, %r1016, %r1017, 14;
	mov.b64 	%rd625, {%r1019, %r1018};
	shf.r.wrap.b32 	%r1020, %r1017, %r1016, 18;
	shf.r.wrap.b32 	%r1021, %r1016, %r1017, 18;
	mov.b64 	%rd626, {%r1021, %r1020};
	xor.b64  	%rd627, %rd625, %rd626;
	shf.l.wrap.b32 	%r1022, %r1016, %r1017, 23;
	shf.l.wrap.b32 	%r1023, %r1017, %r1016, 23;
	mov.b64 	%rd628, {%r1023, %r1022};
	xor.b64  	%rd629, %rd627, %rd628;
	add.s64 	%rd630, %rd624, %rd629;
	add.s64 	%rd631, %rd630, -1973867731355612462;
	add.s64 	%rd632, %rd631, %rd541;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1024,%dummy}, %rd610;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1025}, %rd610;
	}
	shf.r.wrap.b32 	%r1026, %r1025, %r1024, 28;
	shf.r.wrap.b32 	%r1027, %r1024, %r1025, 28;
	mov.b64 	%rd633, {%r1027, %r1026};
	shf.l.wrap.b32 	%r1028, %r1024, %r1025, 30;
	shf.l.wrap.b32 	%r1029, %r1025, %r1024, 30;
	mov.b64 	%rd634, {%r1029, %r1028};
	xor.b64  	%rd635, %rd633, %rd634;
	shf.l.wrap.b32 	%r1030, %r1024, %r1025, 25;
	shf.l.wrap.b32 	%r1031, %r1025, %r1024, 25;
	mov.b64 	%rd636, {%r1031, %r1030};
	xor.b64  	%rd637, %rd635, %rd636;
	and.b64  	%rd638, %rd610, %rd587;
	or.b64  	%rd639, %rd610, %rd587;
	and.b64  	%rd640, %rd639, %rd564;
	or.b64  	%rd641, %rd640, %rd638;
	add.s64 	%rd642, %rd641, %rd637;
	add.s64 	%rd643, %rd642, %rd631;
	mov.u64 	%rd644, 256;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1032}, %rd644;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1033,%dummy}, %rd644;
	}
	shf.l.wrap.b32 	%r1034, %r1033, %r1032, 3;
	shf.l.wrap.b32 	%r1035, %r1032, %r1033, 3;
	mov.b64 	%rd645, {%r1035, %r1034};
	shf.r.wrap.b32 	%r1036, %r1032, %r1033, 19;
	shf.r.wrap.b32 	%r1037, %r1033, %r1032, 19;
	mov.b64 	%rd646, {%r1037, %r1036};
	xor.b64  	%rd647, %rd646, %rd645;
	xor.b64  	%rd648, %rd647, 4;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1038,%dummy}, %rd250;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1039}, %rd250;
	}
	shf.r.wrap.b32 	%r1040, %r1039, %r1038, 1;
	shf.r.wrap.b32 	%r1041, %r1038, %r1039, 1;
	mov.b64 	%rd649, {%r1041, %r1040};
	shf.r.wrap.b32 	%r1042, %r1039, %r1038, 8;
	shf.r.wrap.b32 	%r1043, %r1038, %r1039, 8;
	mov.b64 	%rd650, {%r1043, %r1042};
	xor.b64  	%rd651, %rd649, %rd650;
	shr.u64 	%rd652, %rd250, 7;
	xor.b64  	%rd653, %rd651, %rd652;
	add.s64 	%rd654, %rd648, %rd249;
	add.s64 	%rd17828, %rd654, %rd653;
	add.s64 	%rd655, %rd17828, %rd553;
	xor.b64  	%rd656, %rd599, %rd576;
	and.b64  	%rd657, %rd632, %rd656;
	xor.b64  	%rd658, %rd657, %rd576;
	add.s64 	%rd659, %rd655, %rd658;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1044,%dummy}, %rd632;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1045}, %rd632;
	}
	shf.r.wrap.b32 	%r1046, %r1045, %r1044, 14;
	shf.r.wrap.b32 	%r1047, %r1044, %r1045, 14;
	mov.b64 	%rd660, {%r1047, %r1046};
	shf.r.wrap.b32 	%r1048, %r1045, %r1044, 18;
	shf.r.wrap.b32 	%r1049, %r1044, %r1045, 18;
	mov.b64 	%rd661, {%r1049, %r1048};
	xor.b64  	%rd662, %rd660, %rd661;
	shf.l.wrap.b32 	%r1050, %r1044, %r1045, 23;
	shf.l.wrap.b32 	%r1051, %r1045, %r1044, 23;
	mov.b64 	%rd663, {%r1051, %r1050};
	xor.b64  	%rd664, %rd662, %rd663;
	add.s64 	%rd665, %rd659, %rd664;
	add.s64 	%rd666, %rd665, -1171420211273849373;
	add.s64 	%rd667, %rd666, %rd564;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1052,%dummy}, %rd643;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1053}, %rd643;
	}
	shf.r.wrap.b32 	%r1054, %r1053, %r1052, 28;
	shf.r.wrap.b32 	%r1055, %r1052, %r1053, 28;
	mov.b64 	%rd668, {%r1055, %r1054};
	shf.l.wrap.b32 	%r1056, %r1052, %r1053, 30;
	shf.l.wrap.b32 	%r1057, %r1053, %r1052, 30;
	mov.b64 	%rd669, {%r1057, %r1056};
	xor.b64  	%rd670, %rd668, %rd669;
	shf.l.wrap.b32 	%r1058, %r1052, %r1053, 25;
	shf.l.wrap.b32 	%r1059, %r1053, %r1052, 25;
	mov.b64 	%rd671, {%r1059, %r1058};
	xor.b64  	%rd672, %rd670, %rd671;
	and.b64  	%rd673, %rd643, %rd610;
	or.b64  	%rd674, %rd643, %rd610;
	and.b64  	%rd675, %rd674, %rd587;
	or.b64  	%rd676, %rd675, %rd673;
	add.s64 	%rd677, %rd676, %rd672;
	add.s64 	%rd678, %rd677, %rd666;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1060,%dummy}, %rd17827;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1061}, %rd17827;
	}
	shf.r.wrap.b32 	%r1062, %r1061, %r1060, 19;
	shf.r.wrap.b32 	%r1063, %r1060, %r1061, 19;
	mov.b64 	%rd679, {%r1063, %r1062};
	shf.l.wrap.b32 	%r1064, %r1060, %r1061, 3;
	shf.l.wrap.b32 	%r1065, %r1061, %r1060, 3;
	mov.b64 	%rd680, {%r1065, %r1064};
	xor.b64  	%rd681, %rd679, %rd680;
	shr.u64 	%rd682, %rd17827, 6;
	xor.b64  	%rd683, %rd681, %rd682;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1066,%dummy}, %rd251;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1067}, %rd251;
	}
	shf.r.wrap.b32 	%r1068, %r1067, %r1066, 1;
	shf.r.wrap.b32 	%r1069, %r1066, %r1067, 1;
	mov.b64 	%rd684, {%r1069, %r1068};
	shf.r.wrap.b32 	%r1070, %r1067, %r1066, 8;
	shf.r.wrap.b32 	%r1071, %r1066, %r1067, 8;
	mov.b64 	%rd685, {%r1071, %r1070};
	xor.b64  	%rd686, %rd684, %rd685;
	shr.u64 	%rd687, %rd251, 7;
	xor.b64  	%rd688, %rd686, %rd687;
	add.s64 	%rd689, %rd683, %rd250;
	add.s64 	%rd17824, %rd689, %rd688;
	add.s64 	%rd690, %rd17824, %rd576;
	xor.b64  	%rd691, %rd632, %rd599;
	and.b64  	%rd692, %rd667, %rd691;
	xor.b64  	%rd693, %rd692, %rd599;
	add.s64 	%rd694, %rd690, %rd693;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1072,%dummy}, %rd667;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1073}, %rd667;
	}
	shf.r.wrap.b32 	%r1074, %r1073, %r1072, 14;
	shf.r.wrap.b32 	%r1075, %r1072, %r1073, 14;
	mov.b64 	%rd695, {%r1075, %r1074};
	shf.r.wrap.b32 	%r1076, %r1073, %r1072, 18;
	shf.r.wrap.b32 	%r1077, %r1072, %r1073, 18;
	mov.b64 	%rd696, {%r1077, %r1076};
	xor.b64  	%rd697, %rd695, %rd696;
	shf.l.wrap.b32 	%r1078, %r1072, %r1073, 23;
	shf.l.wrap.b32 	%r1079, %r1073, %r1072, 23;
	mov.b64 	%rd698, {%r1079, %r1078};
	xor.b64  	%rd699, %rd697, %rd698;
	add.s64 	%rd700, %rd694, %rd699;
	add.s64 	%rd701, %rd700, 1135362057144423861;
	add.s64 	%rd702, %rd701, %rd587;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1080,%dummy}, %rd678;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1081}, %rd678;
	}
	shf.r.wrap.b32 	%r1082, %r1081, %r1080, 28;
	shf.r.wrap.b32 	%r1083, %r1080, %r1081, 28;
	mov.b64 	%rd703, {%r1083, %r1082};
	shf.l.wrap.b32 	%r1084, %r1080, %r1081, 30;
	shf.l.wrap.b32 	%r1085, %r1081, %r1080, 30;
	mov.b64 	%rd704, {%r1085, %r1084};
	xor.b64  	%rd705, %rd703, %rd704;
	shf.l.wrap.b32 	%r1086, %r1080, %r1081, 25;
	shf.l.wrap.b32 	%r1087, %r1081, %r1080, 25;
	mov.b64 	%rd706, {%r1087, %r1086};
	xor.b64  	%rd707, %rd705, %rd706;
	and.b64  	%rd708, %rd678, %rd643;
	or.b64  	%rd709, %rd678, %rd643;
	and.b64  	%rd710, %rd709, %rd610;
	or.b64  	%rd711, %rd710, %rd708;
	add.s64 	%rd712, %rd711, %rd707;
	add.s64 	%rd713, %rd712, %rd701;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1088,%dummy}, %rd17828;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1089}, %rd17828;
	}
	shf.r.wrap.b32 	%r1090, %r1089, %r1088, 19;
	shf.r.wrap.b32 	%r1091, %r1088, %r1089, 19;
	mov.b64 	%rd714, {%r1091, %r1090};
	shf.l.wrap.b32 	%r1092, %r1088, %r1089, 3;
	shf.l.wrap.b32 	%r1093, %r1089, %r1088, 3;
	mov.b64 	%rd715, {%r1093, %r1092};
	xor.b64  	%rd716, %rd714, %rd715;
	shr.u64 	%rd717, %rd17828, 6;
	xor.b64  	%rd718, %rd716, %rd717;
	mov.u64 	%rd719, -9223372036854775808;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1094,%dummy}, %rd719;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1095}, %rd719;
	}
	shf.r.wrap.b32 	%r1096, %r1095, %r1094, 8;
	shf.r.wrap.b32 	%r1097, %r1094, %r1095, 8;
	mov.b64 	%rd720, {%r1097, %r1096};
	shf.r.wrap.b32 	%r1098, %r1095, %r1094, 1;
	shf.r.wrap.b32 	%r1099, %r1094, %r1095, 1;
	mov.b64 	%rd721, {%r1099, %r1098};
	xor.b64  	%rd722, %rd721, %rd720;
	xor.b64  	%rd723, %rd722, 72057594037927936;
	add.s64 	%rd724, %rd718, %rd251;
	add.s64 	%rd17822, %rd724, %rd723;
	add.s64 	%rd725, %rd17822, %rd599;
	xor.b64  	%rd726, %rd667, %rd632;
	and.b64  	%rd727, %rd702, %rd726;
	xor.b64  	%rd728, %rd727, %rd632;
	add.s64 	%rd729, %rd725, %rd728;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1100,%dummy}, %rd702;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1101}, %rd702;
	}
	shf.r.wrap.b32 	%r1102, %r1101, %r1100, 14;
	shf.r.wrap.b32 	%r1103, %r1100, %r1101, 14;
	mov.b64 	%rd730, {%r1103, %r1102};
	shf.r.wrap.b32 	%r1104, %r1101, %r1100, 18;
	shf.r.wrap.b32 	%r1105, %r1100, %r1101, 18;
	mov.b64 	%rd731, {%r1105, %r1104};
	xor.b64  	%rd732, %rd730, %rd731;
	shf.l.wrap.b32 	%r1106, %r1100, %r1101, 23;
	shf.l.wrap.b32 	%r1107, %r1101, %r1100, 23;
	mov.b64 	%rd733, {%r1107, %r1106};
	xor.b64  	%rd734, %rd732, %rd733;
	add.s64 	%rd735, %rd729, %rd734;
	add.s64 	%rd736, %rd735, 2597628984639134821;
	add.s64 	%rd737, %rd736, %rd610;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1108,%dummy}, %rd713;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1109}, %rd713;
	}
	shf.r.wrap.b32 	%r1110, %r1109, %r1108, 28;
	shf.r.wrap.b32 	%r1111, %r1108, %r1109, 28;
	mov.b64 	%rd738, {%r1111, %r1110};
	shf.l.wrap.b32 	%r1112, %r1108, %r1109, 30;
	shf.l.wrap.b32 	%r1113, %r1109, %r1108, 30;
	mov.b64 	%rd739, {%r1113, %r1112};
	xor.b64  	%rd740, %rd738, %rd739;
	shf.l.wrap.b32 	%r1114, %r1108, %r1109, 25;
	shf.l.wrap.b32 	%r1115, %r1109, %r1108, 25;
	mov.b64 	%rd741, {%r1115, %r1114};
	xor.b64  	%rd742, %rd740, %rd741;
	and.b64  	%rd743, %rd713, %rd678;
	or.b64  	%rd744, %rd713, %rd678;
	and.b64  	%rd745, %rd744, %rd643;
	or.b64  	%rd746, %rd745, %rd743;
	add.s64 	%rd747, %rd746, %rd742;
	add.s64 	%rd748, %rd747, %rd736;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1116,%dummy}, %rd17824;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1117}, %rd17824;
	}
	shf.r.wrap.b32 	%r1118, %r1117, %r1116, 19;
	shf.r.wrap.b32 	%r1119, %r1116, %r1117, 19;
	mov.b64 	%rd749, {%r1119, %r1118};
	shf.l.wrap.b32 	%r1120, %r1116, %r1117, 3;
	shf.l.wrap.b32 	%r1121, %r1117, %r1116, 3;
	mov.b64 	%rd750, {%r1121, %r1120};
	xor.b64  	%rd751, %rd749, %rd750;
	shr.u64 	%rd752, %rd17824, 6;
	xor.b64  	%rd753, %rd751, %rd752;
	shf.r.wrap.b32 	%r1122, %r1004, %r1005, 8;
	shf.r.wrap.b32 	%r1123, %r1005, %r1004, 8;
	mov.b64 	%rd754, {%r1123, %r1122};
	shf.r.wrap.b32 	%r1124, %r1004, %r1005, 1;
	shf.r.wrap.b32 	%r1125, %r1005, %r1004, 1;
	mov.b64 	%rd755, {%r1125, %r1124};
	xor.b64  	%rd756, %rd755, %rd754;
	xor.b64  	%rd757, %rd753, -9223372036854775808;
	add.s64 	%rd17820, %rd757, %rd756;
	add.s64 	%rd758, %rd17820, %rd632;
	xor.b64  	%rd759, %rd702, %rd667;
	and.b64  	%rd760, %rd737, %rd759;
	xor.b64  	%rd761, %rd760, %rd667;
	add.s64 	%rd762, %rd758, %rd761;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1126,%dummy}, %rd737;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1127}, %rd737;
	}
	shf.r.wrap.b32 	%r1128, %r1127, %r1126, 14;
	shf.r.wrap.b32 	%r1129, %r1126, %r1127, 14;
	mov.b64 	%rd763, {%r1129, %r1128};
	shf.r.wrap.b32 	%r1130, %r1127, %r1126, 18;
	shf.r.wrap.b32 	%r1131, %r1126, %r1127, 18;
	mov.b64 	%rd764, {%r1131, %r1130};
	xor.b64  	%rd765, %rd763, %rd764;
	shf.l.wrap.b32 	%r1132, %r1126, %r1127, 23;
	shf.l.wrap.b32 	%r1133, %r1127, %r1126, 23;
	mov.b64 	%rd766, {%r1133, %r1132};
	xor.b64  	%rd767, %rd765, %rd766;
	add.s64 	%rd768, %rd762, %rd767;
	add.s64 	%rd769, %rd768, 3308224258029322869;
	add.s64 	%rd770, %rd769, %rd643;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1134,%dummy}, %rd748;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1135}, %rd748;
	}
	shf.r.wrap.b32 	%r1136, %r1135, %r1134, 28;
	shf.r.wrap.b32 	%r1137, %r1134, %r1135, 28;
	mov.b64 	%rd771, {%r1137, %r1136};
	shf.l.wrap.b32 	%r1138, %r1134, %r1135, 30;
	shf.l.wrap.b32 	%r1139, %r1135, %r1134, 30;
	mov.b64 	%rd772, {%r1139, %r1138};
	xor.b64  	%rd773, %rd771, %rd772;
	shf.l.wrap.b32 	%r1140, %r1134, %r1135, 25;
	shf.l.wrap.b32 	%r1141, %r1135, %r1134, 25;
	mov.b64 	%rd774, {%r1141, %r1140};
	xor.b64  	%rd775, %rd773, %rd774;
	and.b64  	%rd776, %rd748, %rd713;
	or.b64  	%rd777, %rd748, %rd713;
	and.b64  	%rd778, %rd777, %rd678;
	or.b64  	%rd779, %rd778, %rd776;
	add.s64 	%rd780, %rd779, %rd775;
	add.s64 	%rd781, %rd780, %rd769;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1142,%dummy}, %rd17822;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1143}, %rd17822;
	}
	shf.r.wrap.b32 	%r1144, %r1143, %r1142, 19;
	shf.r.wrap.b32 	%r1145, %r1142, %r1143, 19;
	mov.b64 	%rd782, {%r1145, %r1144};
	shf.l.wrap.b32 	%r1146, %r1142, %r1143, 3;
	shf.l.wrap.b32 	%r1147, %r1143, %r1142, 3;
	mov.b64 	%rd783, {%r1147, %r1146};
	xor.b64  	%rd784, %rd782, %rd783;
	shr.u64 	%rd785, %rd17822, 6;
	xor.b64  	%rd786, %rd784, %rd785;
	add.s64 	%rd17818, %rd786, %rd756;
	add.s64 	%rd787, %rd17818, %rd667;
	xor.b64  	%rd788, %rd737, %rd702;
	and.b64  	%rd789, %rd770, %rd788;
	xor.b64  	%rd790, %rd789, %rd702;
	add.s64 	%rd791, %rd787, %rd790;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1148,%dummy}, %rd770;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1149}, %rd770;
	}
	shf.r.wrap.b32 	%r1150, %r1149, %r1148, 14;
	shf.r.wrap.b32 	%r1151, %r1148, %r1149, 14;
	mov.b64 	%rd792, {%r1151, %r1150};
	shf.r.wrap.b32 	%r1152, %r1149, %r1148, 18;
	shf.r.wrap.b32 	%r1153, %r1148, %r1149, 18;
	mov.b64 	%rd793, {%r1153, %r1152};
	xor.b64  	%rd794, %rd792, %rd793;
	shf.l.wrap.b32 	%r1154, %r1148, %r1149, 23;
	shf.l.wrap.b32 	%r1155, %r1149, %r1148, 23;
	mov.b64 	%rd795, {%r1155, %r1154};
	xor.b64  	%rd796, %rd794, %rd795;
	add.s64 	%rd797, %rd791, %rd796;
	add.s64 	%rd798, %rd797, 5365058923640841347;
	add.s64 	%rd799, %rd798, %rd678;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1156,%dummy}, %rd781;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1157}, %rd781;
	}
	shf.r.wrap.b32 	%r1158, %r1157, %r1156, 28;
	shf.r.wrap.b32 	%r1159, %r1156, %r1157, 28;
	mov.b64 	%rd800, {%r1159, %r1158};
	shf.l.wrap.b32 	%r1160, %r1156, %r1157, 30;
	shf.l.wrap.b32 	%r1161, %r1157, %r1156, 30;
	mov.b64 	%rd801, {%r1161, %r1160};
	xor.b64  	%rd802, %rd800, %rd801;
	shf.l.wrap.b32 	%r1162, %r1156, %r1157, 25;
	shf.l.wrap.b32 	%r1163, %r1157, %r1156, 25;
	mov.b64 	%rd803, {%r1163, %r1162};
	xor.b64  	%rd804, %rd802, %rd803;
	and.b64  	%rd805, %rd781, %rd748;
	or.b64  	%rd806, %rd781, %rd748;
	and.b64  	%rd807, %rd806, %rd713;
	or.b64  	%rd808, %rd807, %rd805;
	add.s64 	%rd809, %rd808, %rd804;
	add.s64 	%rd810, %rd809, %rd798;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1164,%dummy}, %rd17820;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1165}, %rd17820;
	}
	shf.r.wrap.b32 	%r1166, %r1165, %r1164, 19;
	shf.r.wrap.b32 	%r1167, %r1164, %r1165, 19;
	mov.b64 	%rd811, {%r1167, %r1166};
	shf.l.wrap.b32 	%r1168, %r1164, %r1165, 3;
	shf.l.wrap.b32 	%r1169, %r1165, %r1164, 3;
	mov.b64 	%rd812, {%r1169, %r1168};
	xor.b64  	%rd813, %rd811, %rd812;
	shr.u64 	%rd814, %rd17820, 6;
	xor.b64  	%rd815, %rd813, %rd814;
	add.s64 	%rd816, %rd815, %rd756;
	add.s64 	%rd17816, %rd816, 256;
	add.s64 	%rd817, %rd17816, %rd702;
	xor.b64  	%rd818, %rd770, %rd737;
	and.b64  	%rd819, %rd799, %rd818;
	xor.b64  	%rd820, %rd819, %rd737;
	add.s64 	%rd821, %rd817, %rd820;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1170,%dummy}, %rd799;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1171}, %rd799;
	}
	shf.r.wrap.b32 	%r1172, %r1171, %r1170, 14;
	shf.r.wrap.b32 	%r1173, %r1170, %r1171, 14;
	mov.b64 	%rd822, {%r1173, %r1172};
	shf.r.wrap.b32 	%r1174, %r1171, %r1170, 18;
	shf.r.wrap.b32 	%r1175, %r1170, %r1171, 18;
	mov.b64 	%rd823, {%r1175, %r1174};
	xor.b64  	%rd824, %rd822, %rd823;
	shf.l.wrap.b32 	%r1176, %r1170, %r1171, 23;
	shf.l.wrap.b32 	%r1177, %r1171, %r1170, 23;
	mov.b64 	%rd825, {%r1177, %r1176};
	xor.b64  	%rd826, %rd824, %rd825;
	add.s64 	%rd827, %rd821, %rd826;
	add.s64 	%rd828, %rd827, 6679025012923562964;
	add.s64 	%rd829, %rd828, %rd713;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1178,%dummy}, %rd810;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1179}, %rd810;
	}
	shf.r.wrap.b32 	%r1180, %r1179, %r1178, 28;
	shf.r.wrap.b32 	%r1181, %r1178, %r1179, 28;
	mov.b64 	%rd830, {%r1181, %r1180};
	shf.l.wrap.b32 	%r1182, %r1178, %r1179, 30;
	shf.l.wrap.b32 	%r1183, %r1179, %r1178, 30;
	mov.b64 	%rd831, {%r1183, %r1182};
	xor.b64  	%rd832, %rd830, %rd831;
	shf.l.wrap.b32 	%r1184, %r1178, %r1179, 25;
	shf.l.wrap.b32 	%r1185, %r1179, %r1178, 25;
	mov.b64 	%rd833, {%r1185, %r1184};
	xor.b64  	%rd834, %rd832, %rd833;
	and.b64  	%rd835, %rd810, %rd781;
	or.b64  	%rd836, %rd810, %rd781;
	and.b64  	%rd837, %rd836, %rd748;
	or.b64  	%rd838, %rd837, %rd835;
	add.s64 	%rd839, %rd838, %rd834;
	add.s64 	%rd840, %rd839, %rd828;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1186,%dummy}, %rd17818;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1187}, %rd17818;
	}
	shf.r.wrap.b32 	%r1188, %r1187, %r1186, 19;
	shf.r.wrap.b32 	%r1189, %r1186, %r1187, 19;
	mov.b64 	%rd841, {%r1189, %r1188};
	shf.l.wrap.b32 	%r1190, %r1186, %r1187, 3;
	shf.l.wrap.b32 	%r1191, %r1187, %r1186, 3;
	mov.b64 	%rd842, {%r1191, %r1190};
	xor.b64  	%rd843, %rd841, %rd842;
	shr.u64 	%rd844, %rd17818, 6;
	xor.b64  	%rd845, %rd843, %rd844;
	add.s64 	%rd846, %rd845, %rd17827;
	add.s64 	%rd17815, %rd846, %rd756;
	add.s64 	%rd847, %rd17815, %rd737;
	xor.b64  	%rd848, %rd799, %rd770;
	and.b64  	%rd849, %rd829, %rd848;
	xor.b64  	%rd850, %rd849, %rd770;
	add.s64 	%rd851, %rd847, %rd850;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1192,%dummy}, %rd829;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1193}, %rd829;
	}
	shf.r.wrap.b32 	%r1194, %r1193, %r1192, 14;
	shf.r.wrap.b32 	%r1195, %r1192, %r1193, 14;
	mov.b64 	%rd852, {%r1195, %r1194};
	shf.r.wrap.b32 	%r1196, %r1193, %r1192, 18;
	shf.r.wrap.b32 	%r1197, %r1192, %r1193, 18;
	mov.b64 	%rd853, {%r1197, %r1196};
	xor.b64  	%rd854, %rd852, %rd853;
	shf.l.wrap.b32 	%r1198, %r1192, %r1193, 23;
	shf.l.wrap.b32 	%r1199, %r1193, %r1192, 23;
	mov.b64 	%rd855, {%r1199, %r1198};
	xor.b64  	%rd856, %rd854, %rd855;
	add.s64 	%rd857, %rd851, %rd856;
	add.s64 	%rd858, %rd857, 8573033837759648693;
	add.s64 	%rd859, %rd858, %rd748;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1200,%dummy}, %rd840;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1201}, %rd840;
	}
	shf.r.wrap.b32 	%r1202, %r1201, %r1200, 28;
	shf.r.wrap.b32 	%r1203, %r1200, %r1201, 28;
	mov.b64 	%rd860, {%r1203, %r1202};
	shf.l.wrap.b32 	%r1204, %r1200, %r1201, 30;
	shf.l.wrap.b32 	%r1205, %r1201, %r1200, 30;
	mov.b64 	%rd861, {%r1205, %r1204};
	xor.b64  	%rd862, %rd860, %rd861;
	shf.l.wrap.b32 	%r1206, %r1200, %r1201, 25;
	shf.l.wrap.b32 	%r1207, %r1201, %r1200, 25;
	mov.b64 	%rd863, {%r1207, %r1206};
	xor.b64  	%rd864, %rd862, %rd863;
	and.b64  	%rd865, %rd840, %rd810;
	or.b64  	%rd866, %rd840, %rd810;
	and.b64  	%rd867, %rd866, %rd781;
	or.b64  	%rd868, %rd867, %rd865;
	add.s64 	%rd869, %rd868, %rd864;
	add.s64 	%rd870, %rd869, %rd858;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1208,%dummy}, %rd17816;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1209}, %rd17816;
	}
	shf.r.wrap.b32 	%r1210, %r1209, %r1208, 19;
	shf.r.wrap.b32 	%r1211, %r1208, %r1209, 19;
	mov.b64 	%rd871, {%r1211, %r1210};
	shf.l.wrap.b32 	%r1212, %r1208, %r1209, 3;
	shf.l.wrap.b32 	%r1213, %r1209, %r1208, 3;
	mov.b64 	%rd872, {%r1213, %r1212};
	xor.b64  	%rd873, %rd871, %rd872;
	shr.u64 	%rd874, %rd17816, 6;
	xor.b64  	%rd875, %rd873, %rd874;
	add.s64 	%rd876, %rd756, %rd17828;
	add.s64 	%rd17814, %rd876, %rd875;
	add.s64 	%rd877, %rd17814, %rd770;
	xor.b64  	%rd878, %rd829, %rd799;
	and.b64  	%rd879, %rd859, %rd878;
	xor.b64  	%rd880, %rd879, %rd799;
	add.s64 	%rd881, %rd877, %rd880;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1214,%dummy}, %rd859;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1215}, %rd859;
	}
	shf.r.wrap.b32 	%r1216, %r1215, %r1214, 14;
	shf.r.wrap.b32 	%r1217, %r1214, %r1215, 14;
	mov.b64 	%rd882, {%r1217, %r1216};
	shf.r.wrap.b32 	%r1218, %r1215, %r1214, 18;
	shf.r.wrap.b32 	%r1219, %r1214, %r1215, 18;
	mov.b64 	%rd883, {%r1219, %r1218};
	xor.b64  	%rd884, %rd882, %rd883;
	shf.l.wrap.b32 	%r1220, %r1214, %r1215, 23;
	shf.l.wrap.b32 	%r1221, %r1215, %r1214, 23;
	mov.b64 	%rd885, {%r1221, %r1220};
	xor.b64  	%rd886, %rd884, %rd885;
	add.s64 	%rd887, %rd881, %rd886;
	add.s64 	%rd888, %rd887, -7476448914759557205;
	add.s64 	%rd889, %rd888, %rd781;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1222,%dummy}, %rd870;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1223}, %rd870;
	}
	shf.r.wrap.b32 	%r1224, %r1223, %r1222, 28;
	shf.r.wrap.b32 	%r1225, %r1222, %r1223, 28;
	mov.b64 	%rd890, {%r1225, %r1224};
	shf.l.wrap.b32 	%r1226, %r1222, %r1223, 30;
	shf.l.wrap.b32 	%r1227, %r1223, %r1222, 30;
	mov.b64 	%rd891, {%r1227, %r1226};
	xor.b64  	%rd892, %rd890, %rd891;
	shf.l.wrap.b32 	%r1228, %r1222, %r1223, 25;
	shf.l.wrap.b32 	%r1229, %r1223, %r1222, 25;
	mov.b64 	%rd893, {%r1229, %r1228};
	xor.b64  	%rd894, %rd892, %rd893;
	and.b64  	%rd895, %rd870, %rd840;
	or.b64  	%rd896, %rd870, %rd840;
	and.b64  	%rd897, %rd896, %rd810;
	or.b64  	%rd898, %rd897, %rd895;
	add.s64 	%rd899, %rd898, %rd894;
	add.s64 	%rd900, %rd899, %rd888;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1230,%dummy}, %rd17815;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1231}, %rd17815;
	}
	shf.r.wrap.b32 	%r1232, %r1231, %r1230, 19;
	shf.r.wrap.b32 	%r1233, %r1230, %r1231, 19;
	mov.b64 	%rd901, {%r1233, %r1232};
	shf.l.wrap.b32 	%r1234, %r1230, %r1231, 3;
	shf.l.wrap.b32 	%r1235, %r1231, %r1230, 3;
	mov.b64 	%rd902, {%r1235, %r1234};
	xor.b64  	%rd903, %rd901, %rd902;
	shr.u64 	%rd904, %rd17815, 6;
	xor.b64  	%rd905, %rd903, %rd904;
	add.s64 	%rd906, %rd17824, %rd756;
	add.s64 	%rd17826, %rd906, %rd905;
	add.s64 	%rd907, %rd17826, %rd799;
	xor.b64  	%rd908, %rd859, %rd829;
	and.b64  	%rd909, %rd889, %rd908;
	xor.b64  	%rd910, %rd909, %rd829;
	add.s64 	%rd911, %rd907, %rd910;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1236,%dummy}, %rd889;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1237}, %rd889;
	}
	shf.r.wrap.b32 	%r1238, %r1237, %r1236, 14;
	shf.r.wrap.b32 	%r1239, %r1236, %r1237, 14;
	mov.b64 	%rd912, {%r1239, %r1238};
	shf.r.wrap.b32 	%r1240, %r1237, %r1236, 18;
	shf.r.wrap.b32 	%r1241, %r1236, %r1237, 18;
	mov.b64 	%rd913, {%r1241, %r1240};
	xor.b64  	%rd914, %rd912, %rd913;
	shf.l.wrap.b32 	%r1242, %r1236, %r1237, 23;
	shf.l.wrap.b32 	%r1243, %r1237, %r1236, 23;
	mov.b64 	%rd915, {%r1243, %r1242};
	xor.b64  	%rd916, %rd914, %rd915;
	add.s64 	%rd917, %rd911, %rd916;
	add.s64 	%rd918, %rd917, -6327057829258317296;
	add.s64 	%rd919, %rd918, %rd810;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1244,%dummy}, %rd900;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1245}, %rd900;
	}
	shf.r.wrap.b32 	%r1246, %r1245, %r1244, 28;
	shf.r.wrap.b32 	%r1247, %r1244, %r1245, 28;
	mov.b64 	%rd920, {%r1247, %r1246};
	shf.l.wrap.b32 	%r1248, %r1244, %r1245, 30;
	shf.l.wrap.b32 	%r1249, %r1245, %r1244, 30;
	mov.b64 	%rd921, {%r1249, %r1248};
	xor.b64  	%rd922, %rd920, %rd921;
	shf.l.wrap.b32 	%r1250, %r1244, %r1245, 25;
	shf.l.wrap.b32 	%r1251, %r1245, %r1244, 25;
	mov.b64 	%rd923, {%r1251, %r1250};
	xor.b64  	%rd924, %rd922, %rd923;
	and.b64  	%rd925, %rd900, %rd870;
	or.b64  	%rd926, %rd900, %rd870;
	and.b64  	%rd927, %rd926, %rd840;
	or.b64  	%rd928, %rd927, %rd925;
	add.s64 	%rd929, %rd928, %rd924;
	add.s64 	%rd930, %rd929, %rd918;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1252,%dummy}, %rd17814;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1253}, %rd17814;
	}
	shf.r.wrap.b32 	%r1254, %r1253, %r1252, 19;
	shf.r.wrap.b32 	%r1255, %r1252, %r1253, 19;
	mov.b64 	%rd931, {%r1255, %r1254};
	shf.l.wrap.b32 	%r1256, %r1252, %r1253, 3;
	shf.l.wrap.b32 	%r1257, %r1253, %r1252, 3;
	mov.b64 	%rd932, {%r1257, %r1256};
	xor.b64  	%rd933, %rd931, %rd932;
	shr.u64 	%rd934, %rd17814, 6;
	xor.b64  	%rd935, %rd933, %rd934;
	add.s64 	%rd936, %rd17822, %rd756;
	add.s64 	%rd17823, %rd936, %rd935;
	add.s64 	%rd937, %rd17823, %rd829;
	xor.b64  	%rd938, %rd889, %rd859;
	and.b64  	%rd939, %rd919, %rd938;
	xor.b64  	%rd940, %rd939, %rd859;
	add.s64 	%rd941, %rd937, %rd940;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1258,%dummy}, %rd919;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1259}, %rd919;
	}
	shf.r.wrap.b32 	%r1260, %r1259, %r1258, 14;
	shf.r.wrap.b32 	%r1261, %r1258, %r1259, 14;
	mov.b64 	%rd942, {%r1261, %r1260};
	shf.r.wrap.b32 	%r1262, %r1259, %r1258, 18;
	shf.r.wrap.b32 	%r1263, %r1258, %r1259, 18;
	mov.b64 	%rd943, {%r1263, %r1262};
	xor.b64  	%rd944, %rd942, %rd943;
	shf.l.wrap.b32 	%r1264, %r1258, %r1259, 23;
	shf.l.wrap.b32 	%r1265, %r1259, %r1258, 23;
	mov.b64 	%rd945, {%r1265, %r1264};
	xor.b64  	%rd946, %rd944, %rd945;
	add.s64 	%rd947, %rd941, %rd946;
	add.s64 	%rd948, %rd947, -5763719355590565569;
	add.s64 	%rd949, %rd948, %rd840;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1266,%dummy}, %rd930;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1267}, %rd930;
	}
	shf.r.wrap.b32 	%r1268, %r1267, %r1266, 28;
	shf.r.wrap.b32 	%r1269, %r1266, %r1267, 28;
	mov.b64 	%rd950, {%r1269, %r1268};
	shf.l.wrap.b32 	%r1270, %r1266, %r1267, 30;
	shf.l.wrap.b32 	%r1271, %r1267, %r1266, 30;
	mov.b64 	%rd951, {%r1271, %r1270};
	xor.b64  	%rd952, %rd950, %rd951;
	shf.l.wrap.b32 	%r1272, %r1266, %r1267, 25;
	shf.l.wrap.b32 	%r1273, %r1267, %r1266, 25;
	mov.b64 	%rd953, {%r1273, %r1272};
	xor.b64  	%rd954, %rd952, %rd953;
	and.b64  	%rd955, %rd930, %rd900;
	or.b64  	%rd956, %rd930, %rd900;
	and.b64  	%rd957, %rd956, %rd870;
	or.b64  	%rd958, %rd957, %rd955;
	add.s64 	%rd959, %rd958, %rd954;
	add.s64 	%rd960, %rd959, %rd948;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1274,%dummy}, %rd17826;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1275}, %rd17826;
	}
	shf.r.wrap.b32 	%r1276, %r1275, %r1274, 19;
	shf.r.wrap.b32 	%r1277, %r1274, %r1275, 19;
	mov.b64 	%rd961, {%r1277, %r1276};
	shf.l.wrap.b32 	%r1278, %r1274, %r1275, 3;
	shf.l.wrap.b32 	%r1279, %r1275, %r1274, 3;
	mov.b64 	%rd962, {%r1279, %r1278};
	xor.b64  	%rd963, %rd961, %rd962;
	shr.u64 	%rd964, %rd17826, 6;
	xor.b64  	%rd965, %rd963, %rd964;
	add.s64 	%rd966, %rd17820, %rd756;
	add.s64 	%rd17821, %rd966, %rd965;
	add.s64 	%rd967, %rd17821, %rd859;
	xor.b64  	%rd968, %rd919, %rd889;
	and.b64  	%rd969, %rd949, %rd968;
	xor.b64  	%rd970, %rd969, %rd889;
	add.s64 	%rd971, %rd967, %rd970;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1280,%dummy}, %rd949;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1281}, %rd949;
	}
	shf.r.wrap.b32 	%r1282, %r1281, %r1280, 14;
	shf.r.wrap.b32 	%r1283, %r1280, %r1281, 14;
	mov.b64 	%rd972, {%r1283, %r1282};
	shf.r.wrap.b32 	%r1284, %r1281, %r1280, 18;
	shf.r.wrap.b32 	%r1285, %r1280, %r1281, 18;
	mov.b64 	%rd973, {%r1285, %r1284};
	xor.b64  	%rd974, %rd972, %rd973;
	shf.l.wrap.b32 	%r1286, %r1280, %r1281, 23;
	shf.l.wrap.b32 	%r1287, %r1281, %r1280, 23;
	mov.b64 	%rd975, {%r1287, %r1286};
	xor.b64  	%rd976, %rd974, %rd975;
	add.s64 	%rd977, %rd971, %rd976;
	add.s64 	%rd978, %rd977, -4658551843659510044;
	add.s64 	%rd979, %rd978, %rd870;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1288,%dummy}, %rd960;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1289}, %rd960;
	}
	shf.r.wrap.b32 	%r1290, %r1289, %r1288, 28;
	shf.r.wrap.b32 	%r1291, %r1288, %r1289, 28;
	mov.b64 	%rd980, {%r1291, %r1290};
	shf.l.wrap.b32 	%r1292, %r1288, %r1289, 30;
	shf.l.wrap.b32 	%r1293, %r1289, %r1288, 30;
	mov.b64 	%rd981, {%r1293, %r1292};
	xor.b64  	%rd982, %rd980, %rd981;
	shf.l.wrap.b32 	%r1294, %r1288, %r1289, 25;
	shf.l.wrap.b32 	%r1295, %r1289, %r1288, 25;
	mov.b64 	%rd983, {%r1295, %r1294};
	xor.b64  	%rd984, %rd982, %rd983;
	and.b64  	%rd985, %rd960, %rd930;
	or.b64  	%rd986, %rd960, %rd930;
	and.b64  	%rd987, %rd986, %rd900;
	or.b64  	%rd988, %rd987, %rd985;
	add.s64 	%rd989, %rd988, %rd984;
	add.s64 	%rd990, %rd989, %rd978;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1296,%dummy}, %rd17823;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1297}, %rd17823;
	}
	shf.r.wrap.b32 	%r1298, %r1297, %r1296, 19;
	shf.r.wrap.b32 	%r1299, %r1296, %r1297, 19;
	mov.b64 	%rd991, {%r1299, %r1298};
	shf.l.wrap.b32 	%r1300, %r1296, %r1297, 3;
	shf.l.wrap.b32 	%r1301, %r1297, %r1296, 3;
	mov.b64 	%rd992, {%r1301, %r1300};
	xor.b64  	%rd993, %rd991, %rd992;
	shr.u64 	%rd994, %rd17823, 6;
	xor.b64  	%rd995, %rd993, %rd994;
	add.s64 	%rd996, %rd17818, %rd756;
	add.s64 	%rd17819, %rd996, %rd995;
	add.s64 	%rd997, %rd17819, %rd889;
	xor.b64  	%rd998, %rd949, %rd919;
	and.b64  	%rd999, %rd979, %rd998;
	xor.b64  	%rd1000, %rd999, %rd919;
	add.s64 	%rd1001, %rd997, %rd1000;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1302,%dummy}, %rd979;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1303}, %rd979;
	}
	shf.r.wrap.b32 	%r1304, %r1303, %r1302, 14;
	shf.r.wrap.b32 	%r1305, %r1302, %r1303, 14;
	mov.b64 	%rd1002, {%r1305, %r1304};
	shf.r.wrap.b32 	%r1306, %r1303, %r1302, 18;
	shf.r.wrap.b32 	%r1307, %r1302, %r1303, 18;
	mov.b64 	%rd1003, {%r1307, %r1306};
	xor.b64  	%rd1004, %rd1002, %rd1003;
	shf.l.wrap.b32 	%r1308, %r1302, %r1303, 23;
	shf.l.wrap.b32 	%r1309, %r1303, %r1302, 23;
	mov.b64 	%rd1005, {%r1309, %r1308};
	xor.b64  	%rd1006, %rd1004, %rd1005;
	add.s64 	%rd1007, %rd1001, %rd1006;
	add.s64 	%rd1008, %rd1007, -4116276920077217854;
	add.s64 	%rd17830, %rd1008, %rd900;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1310,%dummy}, %rd990;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1311}, %rd990;
	}
	shf.r.wrap.b32 	%r1312, %r1311, %r1310, 28;
	shf.r.wrap.b32 	%r1313, %r1310, %r1311, 28;
	mov.b64 	%rd1009, {%r1313, %r1312};
	shf.l.wrap.b32 	%r1314, %r1310, %r1311, 30;
	shf.l.wrap.b32 	%r1315, %r1311, %r1310, 30;
	mov.b64 	%rd1010, {%r1315, %r1314};
	xor.b64  	%rd1011, %rd1009, %rd1010;
	shf.l.wrap.b32 	%r1316, %r1310, %r1311, 25;
	shf.l.wrap.b32 	%r1317, %r1311, %r1310, 25;
	mov.b64 	%rd1012, {%r1317, %r1316};
	xor.b64  	%rd1013, %rd1011, %rd1012;
	and.b64  	%rd1014, %rd990, %rd960;
	or.b64  	%rd1015, %rd990, %rd960;
	and.b64  	%rd1016, %rd1015, %rd930;
	or.b64  	%rd1017, %rd1016, %rd1014;
	add.s64 	%rd1018, %rd1017, %rd1013;
	add.s64 	%rd17834, %rd1018, %rd1008;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1318,%dummy}, %rd17821;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1319}, %rd17821;
	}
	shf.r.wrap.b32 	%r1320, %r1319, %r1318, 19;
	shf.r.wrap.b32 	%r1321, %r1318, %r1319, 19;
	mov.b64 	%rd1019, {%r1321, %r1320};
	shf.l.wrap.b32 	%r1322, %r1318, %r1319, 3;
	shf.l.wrap.b32 	%r1323, %r1319, %r1318, 3;
	mov.b64 	%rd1020, {%r1323, %r1322};
	xor.b64  	%rd1021, %rd1019, %rd1020;
	shr.u64 	%rd1022, %rd17821, 6;
	xor.b64  	%rd1023, %rd1021, %rd1022;
	add.s64 	%rd1024, %rd17816, %rd756;
	add.s64 	%rd17817, %rd1024, %rd1023;
	add.s64 	%rd1025, %rd17817, %rd919;
	xor.b64  	%rd1026, %rd979, %rd949;
	and.b64  	%rd1027, %rd17830, %rd1026;
	xor.b64  	%rd1028, %rd1027, %rd949;
	add.s64 	%rd1029, %rd1025, %rd1028;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1324,%dummy}, %rd17830;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1325}, %rd17830;
	}
	shf.r.wrap.b32 	%r1326, %r1325, %r1324, 14;
	shf.r.wrap.b32 	%r1327, %r1324, %r1325, 14;
	mov.b64 	%rd1030, {%r1327, %r1326};
	shf.r.wrap.b32 	%r1328, %r1325, %r1324, 18;
	shf.r.wrap.b32 	%r1329, %r1324, %r1325, 18;
	mov.b64 	%rd1031, {%r1329, %r1328};
	xor.b64  	%rd1032, %rd1030, %rd1031;
	shf.l.wrap.b32 	%r1330, %r1324, %r1325, 23;
	shf.l.wrap.b32 	%r1331, %r1325, %r1324, 23;
	mov.b64 	%rd1033, {%r1331, %r1330};
	xor.b64  	%rd1034, %rd1032, %rd1033;
	add.s64 	%rd1035, %rd1029, %rd1034;
	add.s64 	%rd1036, %rd1035, -3051310485924567259;
	add.s64 	%rd17837, %rd1036, %rd930;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1332,%dummy}, %rd17834;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1333}, %rd17834;
	}
	shf.r.wrap.b32 	%r1334, %r1333, %r1332, 28;
	shf.r.wrap.b32 	%r1335, %r1332, %r1333, 28;
	mov.b64 	%rd1037, {%r1335, %r1334};
	shf.l.wrap.b32 	%r1336, %r1332, %r1333, 30;
	shf.l.wrap.b32 	%r1337, %r1333, %r1332, 30;
	mov.b64 	%rd1038, {%r1337, %r1336};
	xor.b64  	%rd1039, %rd1037, %rd1038;
	shf.l.wrap.b32 	%r1338, %r1332, %r1333, 25;
	shf.l.wrap.b32 	%r1339, %r1333, %r1332, 25;
	mov.b64 	%rd1040, {%r1339, %r1338};
	xor.b64  	%rd1041, %rd1039, %rd1040;
	and.b64  	%rd1042, %rd17834, %rd990;
	or.b64  	%rd1043, %rd17834, %rd990;
	and.b64  	%rd1044, %rd1043, %rd960;
	or.b64  	%rd1045, %rd1044, %rd1042;
	add.s64 	%rd1046, %rd1045, %rd1041;
	add.s64 	%rd17833, %rd1046, %rd1036;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1340,%dummy}, %rd17819;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1341}, %rd17819;
	}
	shf.r.wrap.b32 	%r1342, %r1341, %r1340, 19;
	shf.r.wrap.b32 	%r1343, %r1340, %r1341, 19;
	mov.b64 	%rd1047, {%r1343, %r1342};
	shf.l.wrap.b32 	%r1344, %r1340, %r1341, 3;
	shf.l.wrap.b32 	%r1345, %r1341, %r1340, 3;
	mov.b64 	%rd1048, {%r1345, %r1344};
	xor.b64  	%rd1049, %rd1047, %rd1048;
	shr.u64 	%rd1050, %rd17819, 6;
	xor.b64  	%rd1051, %rd1049, %rd1050;
	shf.r.wrap.b32 	%r1346, %r1032, %r1033, 8;
	shf.r.wrap.b32 	%r1347, %r1033, %r1032, 8;
	mov.b64 	%rd1052, {%r1347, %r1346};
	shf.r.wrap.b32 	%r1348, %r1032, %r1033, 1;
	shf.r.wrap.b32 	%r1349, %r1033, %r1032, 1;
	mov.b64 	%rd1053, {%r1349, %r1348};
	xor.b64  	%rd1054, %rd1053, %rd1052;
	xor.b64  	%rd1055, %rd1054, 2;
	add.s64 	%rd1056, %rd1051, %rd17815;
	add.s64 	%rd17829, %rd1056, %rd1055;
	add.s64 	%rd1057, %rd17829, %rd949;
	xor.b64  	%rd1058, %rd17830, %rd979;
	and.b64  	%rd1059, %rd17837, %rd1058;
	xor.b64  	%rd1060, %rd1059, %rd979;
	add.s64 	%rd1061, %rd1057, %rd1060;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1350,%dummy}, %rd17837;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1351}, %rd17837;
	}
	shf.r.wrap.b32 	%r1352, %r1351, %r1350, 14;
	shf.r.wrap.b32 	%r1353, %r1350, %r1351, 14;
	mov.b64 	%rd1062, {%r1353, %r1352};
	shf.r.wrap.b32 	%r1354, %r1351, %r1350, 18;
	shf.r.wrap.b32 	%r1355, %r1350, %r1351, 18;
	mov.b64 	%rd1063, {%r1355, %r1354};
	xor.b64  	%rd1064, %rd1062, %rd1063;
	shf.l.wrap.b32 	%r1356, %r1350, %r1351, 23;
	shf.l.wrap.b32 	%r1357, %r1351, %r1350, 23;
	mov.b64 	%rd1065, {%r1357, %r1356};
	xor.b64  	%rd1066, %rd1064, %rd1065;
	add.s64 	%rd1067, %rd1061, %rd1066;
	add.s64 	%rd1068, %rd1067, 489312712824947311;
	add.s64 	%rd17836, %rd1068, %rd960;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1358,%dummy}, %rd17833;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1359}, %rd17833;
	}
	shf.r.wrap.b32 	%r1360, %r1359, %r1358, 28;
	shf.r.wrap.b32 	%r1361, %r1358, %r1359, 28;
	mov.b64 	%rd1069, {%r1361, %r1360};
	shf.l.wrap.b32 	%r1362, %r1358, %r1359, 30;
	shf.l.wrap.b32 	%r1363, %r1359, %r1358, 30;
	mov.b64 	%rd1070, {%r1363, %r1362};
	xor.b64  	%rd1071, %rd1069, %rd1070;
	shf.l.wrap.b32 	%r1364, %r1358, %r1359, 25;
	shf.l.wrap.b32 	%r1365, %r1359, %r1358, 25;
	mov.b64 	%rd1072, {%r1365, %r1364};
	xor.b64  	%rd1073, %rd1071, %rd1072;
	and.b64  	%rd1074, %rd17833, %rd17834;
	or.b64  	%rd1075, %rd17833, %rd17834;
	and.b64  	%rd1076, %rd1075, %rd990;
	or.b64  	%rd1077, %rd1076, %rd1074;
	add.s64 	%rd1078, %rd1077, %rd1073;
	add.s64 	%rd17832, %rd1078, %rd1068;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1366,%dummy}, %rd17817;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1367}, %rd17817;
	}
	shf.r.wrap.b32 	%r1368, %r1367, %r1366, 19;
	shf.r.wrap.b32 	%r1369, %r1366, %r1367, 19;
	mov.b64 	%rd1079, {%r1369, %r1368};
	shf.l.wrap.b32 	%r1370, %r1366, %r1367, 3;
	shf.l.wrap.b32 	%r1371, %r1367, %r1366, 3;
	mov.b64 	%rd1080, {%r1371, %r1370};
	xor.b64  	%rd1081, %rd1079, %rd1080;
	shr.u64 	%rd1082, %rd17817, 6;
	xor.b64  	%rd1083, %rd1081, %rd1082;
	shf.r.wrap.b32 	%r1372, %r1061, %r1060, 1;
	shf.r.wrap.b32 	%r1373, %r1060, %r1061, 1;
	mov.b64 	%rd1084, {%r1373, %r1372};
	shf.r.wrap.b32 	%r1374, %r1061, %r1060, 8;
	shf.r.wrap.b32 	%r1375, %r1060, %r1061, 8;
	mov.b64 	%rd1085, {%r1375, %r1374};
	xor.b64  	%rd1086, %rd1084, %rd1085;
	shr.u64 	%rd1087, %rd17827, 7;
	xor.b64  	%rd1088, %rd1086, %rd1087;
	add.s64 	%rd1089, %rd1083, %rd17814;
	add.s64 	%rd1090, %rd1089, %rd1088;
	add.s64 	%rd17825, %rd1090, 256;
	add.s64 	%rd1091, %rd17825, %rd979;
	xor.b64  	%rd1092, %rd17837, %rd17830;
	and.b64  	%rd1093, %rd17836, %rd1092;
	xor.b64  	%rd1094, %rd1093, %rd17830;
	add.s64 	%rd1095, %rd1091, %rd1094;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1376,%dummy}, %rd17836;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1377}, %rd17836;
	}
	shf.r.wrap.b32 	%r1378, %r1377, %r1376, 14;
	shf.r.wrap.b32 	%r1379, %r1376, %r1377, 14;
	mov.b64 	%rd1096, {%r1379, %r1378};
	shf.r.wrap.b32 	%r1380, %r1377, %r1376, 18;
	shf.r.wrap.b32 	%r1381, %r1376, %r1377, 18;
	mov.b64 	%rd1097, {%r1381, %r1380};
	xor.b64  	%rd1098, %rd1096, %rd1097;
	shf.l.wrap.b32 	%r1382, %r1376, %r1377, 23;
	shf.l.wrap.b32 	%r1383, %r1377, %r1376, 23;
	mov.b64 	%rd1099, {%r1383, %r1382};
	xor.b64  	%rd1100, %rd1098, %rd1099;
	add.s64 	%rd1101, %rd1095, %rd1100;
	add.s64 	%rd1102, %rd1101, 1452737877330783856;
	add.s64 	%rd17835, %rd1102, %rd990;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1384,%dummy}, %rd17832;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1385}, %rd17832;
	}
	shf.r.wrap.b32 	%r1386, %r1385, %r1384, 28;
	shf.r.wrap.b32 	%r1387, %r1384, %r1385, 28;
	mov.b64 	%rd1103, {%r1387, %r1386};
	shf.l.wrap.b32 	%r1388, %r1384, %r1385, 30;
	shf.l.wrap.b32 	%r1389, %r1385, %r1384, 30;
	mov.b64 	%rd1104, {%r1389, %r1388};
	xor.b64  	%rd1105, %rd1103, %rd1104;
	shf.l.wrap.b32 	%r1390, %r1384, %r1385, 25;
	shf.l.wrap.b32 	%r1391, %r1385, %r1384, 25;
	mov.b64 	%rd1106, {%r1391, %r1390};
	xor.b64  	%rd1107, %rd1105, %rd1106;
	and.b64  	%rd1108, %rd17832, %rd17833;
	or.b64  	%rd1109, %rd17832, %rd17833;
	and.b64  	%rd1110, %rd1109, %rd17834;
	or.b64  	%rd1111, %rd1110, %rd1108;
	add.s64 	%rd1112, %rd1111, %rd1107;
	add.s64 	%rd17831, %rd1112, %rd1102;
	mov.u32 	%r9036, 32;
	mov.u64 	%rd17813, K;

$L__BB3_1:
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1392}, %rd17829;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1393,%dummy}, %rd17829;
	}
	shf.l.wrap.b32 	%r1394, %r1393, %r1392, 3;
	shf.l.wrap.b32 	%r1395, %r1392, %r1393, 3;
	mov.b64 	%rd1113, {%r1395, %r1394};
	shf.r.wrap.b32 	%r1396, %r1392, %r1393, 19;
	shf.r.wrap.b32 	%r1397, %r1393, %r1392, 19;
	mov.b64 	%rd1114, {%r1397, %r1396};
	xor.b64  	%rd1115, %rd1114, %rd1113;
	shr.u64 	%rd1116, %rd17829, 6;
	xor.b64  	%rd1117, %rd1115, %rd1116;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1398,%dummy}, %rd17828;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1399}, %rd17828;
	}
	shf.r.wrap.b32 	%r1400, %r1399, %r1398, 8;
	shf.r.wrap.b32 	%r1401, %r1398, %r1399, 8;
	mov.b64 	%rd1118, {%r1401, %r1400};
	shf.r.wrap.b32 	%r1402, %r1399, %r1398, 1;
	shf.r.wrap.b32 	%r1403, %r1398, %r1399, 1;
	mov.b64 	%rd1119, {%r1403, %r1402};
	xor.b64  	%rd1120, %rd1119, %rd1118;
	shr.u64 	%rd1121, %rd17828, 7;
	xor.b64  	%rd1122, %rd1120, %rd1121;
	add.s64 	%rd1123, %rd1117, %rd17827;
	add.s64 	%rd1124, %rd1123, %rd17826;
	add.s64 	%rd17827, %rd1124, %rd1122;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1404,%dummy}, %rd17835;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1405}, %rd17835;
	}
	shf.r.wrap.b32 	%r1406, %r1405, %r1404, 18;
	shf.r.wrap.b32 	%r1407, %r1404, %r1405, 18;
	mov.b64 	%rd1125, {%r1407, %r1406};
	shf.r.wrap.b32 	%r1408, %r1405, %r1404, 14;
	shf.r.wrap.b32 	%r1409, %r1404, %r1405, 14;
	mov.b64 	%rd1126, {%r1409, %r1408};
	xor.b64  	%rd1127, %rd1126, %rd1125;
	shf.l.wrap.b32 	%r1410, %r1404, %r1405, 23;
	shf.l.wrap.b32 	%r1411, %r1405, %r1404, 23;
	mov.b64 	%rd1128, {%r1411, %r1410};
	xor.b64  	%rd1129, %rd1127, %rd1128;
	xor.b64  	%rd1130, %rd17836, %rd17837;
	and.b64  	%rd1131, %rd17835, %rd1130;
	xor.b64  	%rd1132, %rd1131, %rd17837;
	add.s64 	%rd1133, %rd1129, %rd1132;
	add.s64 	%rd1134, %rd1133, %rd17830;
	ld.const.u64 	%rd1135, [%rd17813+256];
	add.s64 	%rd1136, %rd1134, %rd1135;
	add.s64 	%rd1137, %rd1136, %rd17827;
	add.s64 	%rd1138, %rd1137, %rd17834;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1412}, %rd17831;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1413,%dummy}, %rd17831;
	}
	shf.l.wrap.b32 	%r1414, %r1413, %r1412, 30;
	shf.l.wrap.b32 	%r1415, %r1412, %r1413, 30;
	mov.b64 	%rd1139, {%r1415, %r1414};
	shf.r.wrap.b32 	%r1416, %r1412, %r1413, 28;
	shf.r.wrap.b32 	%r1417, %r1413, %r1412, 28;
	mov.b64 	%rd1140, {%r1417, %r1416};
	xor.b64  	%rd1141, %rd1140, %rd1139;
	shf.l.wrap.b32 	%r1418, %r1413, %r1412, 25;
	shf.l.wrap.b32 	%r1419, %r1412, %r1413, 25;
	mov.b64 	%rd1142, {%r1419, %r1418};
	xor.b64  	%rd1143, %rd1141, %rd1142;
	or.b64  	%rd1144, %rd17831, %rd17832;
	and.b64  	%rd1145, %rd1144, %rd17833;
	and.b64  	%rd1146, %rd17831, %rd17832;
	or.b64  	%rd1147, %rd1145, %rd1146;
	add.s64 	%rd1148, %rd1147, %rd1143;
	add.s64 	%rd1149, %rd1148, %rd1137;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1420}, %rd17825;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1421,%dummy}, %rd17825;
	}
	shf.l.wrap.b32 	%r1422, %r1421, %r1420, 3;
	shf.l.wrap.b32 	%r1423, %r1420, %r1421, 3;
	mov.b64 	%rd1150, {%r1423, %r1422};
	shf.r.wrap.b32 	%r1424, %r1420, %r1421, 19;
	shf.r.wrap.b32 	%r1425, %r1421, %r1420, 19;
	mov.b64 	%rd1151, {%r1425, %r1424};
	xor.b64  	%rd1152, %rd1151, %rd1150;
	shr.u64 	%rd1153, %rd17825, 6;
	xor.b64  	%rd1154, %rd1152, %rd1153;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1426,%dummy}, %rd17824;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1427}, %rd17824;
	}
	shf.r.wrap.b32 	%r1428, %r1427, %r1426, 8;
	shf.r.wrap.b32 	%r1429, %r1426, %r1427, 8;
	mov.b64 	%rd1155, {%r1429, %r1428};
	shf.r.wrap.b32 	%r1430, %r1427, %r1426, 1;
	shf.r.wrap.b32 	%r1431, %r1426, %r1427, 1;
	mov.b64 	%rd1156, {%r1431, %r1430};
	xor.b64  	%rd1157, %rd1156, %rd1155;
	shr.u64 	%rd1158, %rd17824, 7;
	xor.b64  	%rd1159, %rd1157, %rd1158;
	add.s64 	%rd1160, %rd1154, %rd17828;
	add.s64 	%rd1161, %rd1160, %rd17823;
	add.s64 	%rd17828, %rd1161, %rd1159;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1432,%dummy}, %rd1138;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1433}, %rd1138;
	}
	shf.r.wrap.b32 	%r1434, %r1433, %r1432, 14;
	shf.r.wrap.b32 	%r1435, %r1432, %r1433, 14;
	mov.b64 	%rd1162, {%r1435, %r1434};
	shf.r.wrap.b32 	%r1436, %r1433, %r1432, 18;
	shf.r.wrap.b32 	%r1437, %r1432, %r1433, 18;
	mov.b64 	%rd1163, {%r1437, %r1436};
	xor.b64  	%rd1164, %rd1162, %rd1163;
	shf.l.wrap.b32 	%r1438, %r1432, %r1433, 23;
	shf.l.wrap.b32 	%r1439, %r1433, %r1432, 23;
	mov.b64 	%rd1165, {%r1439, %r1438};
	xor.b64  	%rd1166, %rd1164, %rd1165;
	xor.b64  	%rd1167, %rd17835, %rd17836;
	and.b64  	%rd1168, %rd1138, %rd1167;
	xor.b64  	%rd1169, %rd1168, %rd17836;
	ld.const.u64 	%rd1170, [%rd17813+264];
	add.s64 	%rd1171, %rd1170, %rd17837;
	add.s64 	%rd1172, %rd1171, %rd17828;
	add.s64 	%rd1173, %rd1172, %rd1169;
	add.s64 	%rd1174, %rd1173, %rd1166;
	add.s64 	%rd1175, %rd1174, %rd17833;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1440,%dummy}, %rd1149;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1441}, %rd1149;
	}
	shf.r.wrap.b32 	%r1442, %r1441, %r1440, 28;
	shf.r.wrap.b32 	%r1443, %r1440, %r1441, 28;
	mov.b64 	%rd1176, {%r1443, %r1442};
	shf.l.wrap.b32 	%r1444, %r1440, %r1441, 30;
	shf.l.wrap.b32 	%r1445, %r1441, %r1440, 30;
	mov.b64 	%rd1177, {%r1445, %r1444};
	xor.b64  	%rd1178, %rd1176, %rd1177;
	shf.l.wrap.b32 	%r1446, %r1440, %r1441, 25;
	shf.l.wrap.b32 	%r1447, %r1441, %r1440, 25;
	mov.b64 	%rd1179, {%r1447, %r1446};
	xor.b64  	%rd1180, %rd1178, %rd1179;
	and.b64  	%rd1181, %rd1149, %rd17831;
	or.b64  	%rd1182, %rd1149, %rd17831;
	and.b64  	%rd1183, %rd1182, %rd17832;
	or.b64  	%rd1184, %rd1183, %rd1181;
	add.s64 	%rd1185, %rd1184, %rd1180;
	add.s64 	%rd1186, %rd1185, %rd1174;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1448,%dummy}, %rd17827;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1449}, %rd17827;
	}
	shf.r.wrap.b32 	%r1450, %r1449, %r1448, 19;
	shf.r.wrap.b32 	%r1451, %r1448, %r1449, 19;
	mov.b64 	%rd1187, {%r1451, %r1450};
	shf.l.wrap.b32 	%r1452, %r1448, %r1449, 3;
	shf.l.wrap.b32 	%r1453, %r1449, %r1448, 3;
	mov.b64 	%rd1188, {%r1453, %r1452};
	xor.b64  	%rd1189, %rd1187, %rd1188;
	shr.u64 	%rd1190, %rd17827, 6;
	xor.b64  	%rd1191, %rd1189, %rd1190;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1454,%dummy}, %rd17822;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1455}, %rd17822;
	}
	shf.r.wrap.b32 	%r1456, %r1455, %r1454, 8;
	shf.r.wrap.b32 	%r1457, %r1454, %r1455, 8;
	mov.b64 	%rd1192, {%r1457, %r1456};
	shf.r.wrap.b32 	%r1458, %r1455, %r1454, 1;
	shf.r.wrap.b32 	%r1459, %r1454, %r1455, 1;
	mov.b64 	%rd1193, {%r1459, %r1458};
	xor.b64  	%rd1194, %rd1193, %rd1192;
	shr.u64 	%rd1195, %rd17822, 7;
	xor.b64  	%rd1196, %rd1194, %rd1195;
	add.s64 	%rd1197, %rd1191, %rd17824;
	add.s64 	%rd1198, %rd1197, %rd17821;
	add.s64 	%rd17824, %rd1198, %rd1196;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1460,%dummy}, %rd1175;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1461}, %rd1175;
	}
	shf.r.wrap.b32 	%r1462, %r1461, %r1460, 14;
	shf.r.wrap.b32 	%r1463, %r1460, %r1461, 14;
	mov.b64 	%rd1199, {%r1463, %r1462};
	shf.r.wrap.b32 	%r1464, %r1461, %r1460, 18;
	shf.r.wrap.b32 	%r1465, %r1460, %r1461, 18;
	mov.b64 	%rd1200, {%r1465, %r1464};
	xor.b64  	%rd1201, %rd1199, %rd1200;
	shf.l.wrap.b32 	%r1466, %r1460, %r1461, 23;
	shf.l.wrap.b32 	%r1467, %r1461, %r1460, 23;
	mov.b64 	%rd1202, {%r1467, %r1466};
	xor.b64  	%rd1203, %rd1201, %rd1202;
	xor.b64  	%rd1204, %rd1138, %rd17835;
	and.b64  	%rd1205, %rd1175, %rd1204;
	xor.b64  	%rd1206, %rd1205, %rd17835;
	ld.const.u64 	%rd1207, [%rd17813+272];
	add.s64 	%rd1208, %rd1207, %rd17836;
	add.s64 	%rd1209, %rd1208, %rd17824;
	add.s64 	%rd1210, %rd1209, %rd1206;
	add.s64 	%rd1211, %rd1210, %rd1203;
	add.s64 	%rd1212, %rd1211, %rd17832;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1468,%dummy}, %rd1186;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1469}, %rd1186;
	}
	shf.r.wrap.b32 	%r1470, %r1469, %r1468, 28;
	shf.r.wrap.b32 	%r1471, %r1468, %r1469, 28;
	mov.b64 	%rd1213, {%r1471, %r1470};
	shf.l.wrap.b32 	%r1472, %r1468, %r1469, 30;
	shf.l.wrap.b32 	%r1473, %r1469, %r1468, 30;
	mov.b64 	%rd1214, {%r1473, %r1472};
	xor.b64  	%rd1215, %rd1213, %rd1214;
	shf.l.wrap.b32 	%r1474, %r1468, %r1469, 25;
	shf.l.wrap.b32 	%r1475, %r1469, %r1468, 25;
	mov.b64 	%rd1216, {%r1475, %r1474};
	xor.b64  	%rd1217, %rd1215, %rd1216;
	and.b64  	%rd1218, %rd1186, %rd1149;
	or.b64  	%rd1219, %rd1186, %rd1149;
	and.b64  	%rd1220, %rd1219, %rd17831;
	or.b64  	%rd1221, %rd1220, %rd1218;
	add.s64 	%rd1222, %rd1221, %rd1217;
	add.s64 	%rd1223, %rd1222, %rd1211;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1476,%dummy}, %rd17828;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1477}, %rd17828;
	}
	shf.r.wrap.b32 	%r1478, %r1477, %r1476, 19;
	shf.r.wrap.b32 	%r1479, %r1476, %r1477, 19;
	mov.b64 	%rd1224, {%r1479, %r1478};
	shf.l.wrap.b32 	%r1480, %r1476, %r1477, 3;
	shf.l.wrap.b32 	%r1481, %r1477, %r1476, 3;
	mov.b64 	%rd1225, {%r1481, %r1480};
	xor.b64  	%rd1226, %rd1224, %rd1225;
	shr.u64 	%rd1227, %rd17828, 6;
	xor.b64  	%rd1228, %rd1226, %rd1227;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1482,%dummy}, %rd17820;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1483}, %rd17820;
	}
	shf.r.wrap.b32 	%r1484, %r1483, %r1482, 8;
	shf.r.wrap.b32 	%r1485, %r1482, %r1483, 8;
	mov.b64 	%rd1229, {%r1485, %r1484};
	shf.r.wrap.b32 	%r1486, %r1483, %r1482, 1;
	shf.r.wrap.b32 	%r1487, %r1482, %r1483, 1;
	mov.b64 	%rd1230, {%r1487, %r1486};
	xor.b64  	%rd1231, %rd1230, %rd1229;
	shr.u64 	%rd1232, %rd17820, 7;
	xor.b64  	%rd1233, %rd1231, %rd1232;
	add.s64 	%rd1234, %rd1228, %rd17822;
	add.s64 	%rd1235, %rd1234, %rd17819;
	add.s64 	%rd17822, %rd1235, %rd1233;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1488,%dummy}, %rd1212;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1489}, %rd1212;
	}
	shf.r.wrap.b32 	%r1490, %r1489, %r1488, 14;
	shf.r.wrap.b32 	%r1491, %r1488, %r1489, 14;
	mov.b64 	%rd1236, {%r1491, %r1490};
	shf.r.wrap.b32 	%r1492, %r1489, %r1488, 18;
	shf.r.wrap.b32 	%r1493, %r1488, %r1489, 18;
	mov.b64 	%rd1237, {%r1493, %r1492};
	xor.b64  	%rd1238, %rd1236, %rd1237;
	shf.l.wrap.b32 	%r1494, %r1488, %r1489, 23;
	shf.l.wrap.b32 	%r1495, %r1489, %r1488, 23;
	mov.b64 	%rd1239, {%r1495, %r1494};
	xor.b64  	%rd1240, %rd1238, %rd1239;
	xor.b64  	%rd1241, %rd1175, %rd1138;
	and.b64  	%rd1242, %rd1212, %rd1241;
	xor.b64  	%rd1243, %rd1242, %rd1138;
	ld.const.u64 	%rd1244, [%rd17813+280];
	add.s64 	%rd1245, %rd1244, %rd17835;
	add.s64 	%rd1246, %rd1245, %rd17822;
	add.s64 	%rd1247, %rd1246, %rd1243;
	add.s64 	%rd1248, %rd1247, %rd1240;
	add.s64 	%rd1249, %rd1248, %rd17831;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1496,%dummy}, %rd1223;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1497}, %rd1223;
	}
	shf.r.wrap.b32 	%r1498, %r1497, %r1496, 28;
	shf.r.wrap.b32 	%r1499, %r1496, %r1497, 28;
	mov.b64 	%rd1250, {%r1499, %r1498};
	shf.l.wrap.b32 	%r1500, %r1496, %r1497, 30;
	shf.l.wrap.b32 	%r1501, %r1497, %r1496, 30;
	mov.b64 	%rd1251, {%r1501, %r1500};
	xor.b64  	%rd1252, %rd1250, %rd1251;
	shf.l.wrap.b32 	%r1502, %r1496, %r1497, 25;
	shf.l.wrap.b32 	%r1503, %r1497, %r1496, 25;
	mov.b64 	%rd1253, {%r1503, %r1502};
	xor.b64  	%rd1254, %rd1252, %rd1253;
	and.b64  	%rd1255, %rd1223, %rd1186;
	or.b64  	%rd1256, %rd1223, %rd1186;
	and.b64  	%rd1257, %rd1256, %rd1149;
	or.b64  	%rd1258, %rd1257, %rd1255;
	add.s64 	%rd1259, %rd1258, %rd1254;
	add.s64 	%rd1260, %rd1259, %rd1248;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1504,%dummy}, %rd17824;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1505}, %rd17824;
	}
	shf.r.wrap.b32 	%r1506, %r1505, %r1504, 19;
	shf.r.wrap.b32 	%r1507, %r1504, %r1505, 19;
	mov.b64 	%rd1261, {%r1507, %r1506};
	shf.l.wrap.b32 	%r1508, %r1504, %r1505, 3;
	shf.l.wrap.b32 	%r1509, %r1505, %r1504, 3;
	mov.b64 	%rd1262, {%r1509, %r1508};
	xor.b64  	%rd1263, %rd1261, %rd1262;
	shr.u64 	%rd1264, %rd17824, 6;
	xor.b64  	%rd1265, %rd1263, %rd1264;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1510,%dummy}, %rd17818;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1511}, %rd17818;
	}
	shf.r.wrap.b32 	%r1512, %r1511, %r1510, 8;
	shf.r.wrap.b32 	%r1513, %r1510, %r1511, 8;
	mov.b64 	%rd1266, {%r1513, %r1512};
	shf.r.wrap.b32 	%r1514, %r1511, %r1510, 1;
	shf.r.wrap.b32 	%r1515, %r1510, %r1511, 1;
	mov.b64 	%rd1267, {%r1515, %r1514};
	xor.b64  	%rd1268, %rd1267, %rd1266;
	shr.u64 	%rd1269, %rd17818, 7;
	xor.b64  	%rd1270, %rd1268, %rd1269;
	add.s64 	%rd1271, %rd1265, %rd17820;
	add.s64 	%rd1272, %rd1271, %rd17817;
	add.s64 	%rd17820, %rd1272, %rd1270;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1516,%dummy}, %rd1249;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1517}, %rd1249;
	}
	shf.r.wrap.b32 	%r1518, %r1517, %r1516, 14;
	shf.r.wrap.b32 	%r1519, %r1516, %r1517, 14;
	mov.b64 	%rd1273, {%r1519, %r1518};
	shf.r.wrap.b32 	%r1520, %r1517, %r1516, 18;
	shf.r.wrap.b32 	%r1521, %r1516, %r1517, 18;
	mov.b64 	%rd1274, {%r1521, %r1520};
	xor.b64  	%rd1275, %rd1273, %rd1274;
	shf.l.wrap.b32 	%r1522, %r1516, %r1517, 23;
	shf.l.wrap.b32 	%r1523, %r1517, %r1516, 23;
	mov.b64 	%rd1276, {%r1523, %r1522};
	xor.b64  	%rd1277, %rd1275, %rd1276;
	xor.b64  	%rd1278, %rd1212, %rd1175;
	and.b64  	%rd1279, %rd1249, %rd1278;
	xor.b64  	%rd1280, %rd1279, %rd1175;
	ld.const.u64 	%rd1281, [%rd17813+288];
	add.s64 	%rd1282, %rd1281, %rd1138;
	add.s64 	%rd1283, %rd1282, %rd17820;
	add.s64 	%rd1284, %rd1283, %rd1280;
	add.s64 	%rd1285, %rd1284, %rd1277;
	add.s64 	%rd1286, %rd1285, %rd1149;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1524,%dummy}, %rd1260;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1525}, %rd1260;
	}
	shf.r.wrap.b32 	%r1526, %r1525, %r1524, 28;
	shf.r.wrap.b32 	%r1527, %r1524, %r1525, 28;
	mov.b64 	%rd1287, {%r1527, %r1526};
	shf.l.wrap.b32 	%r1528, %r1524, %r1525, 30;
	shf.l.wrap.b32 	%r1529, %r1525, %r1524, 30;
	mov.b64 	%rd1288, {%r1529, %r1528};
	xor.b64  	%rd1289, %rd1287, %rd1288;
	shf.l.wrap.b32 	%r1530, %r1524, %r1525, 25;
	shf.l.wrap.b32 	%r1531, %r1525, %r1524, 25;
	mov.b64 	%rd1290, {%r1531, %r1530};
	xor.b64  	%rd1291, %rd1289, %rd1290;
	and.b64  	%rd1292, %rd1260, %rd1223;
	or.b64  	%rd1293, %rd1260, %rd1223;
	and.b64  	%rd1294, %rd1293, %rd1186;
	or.b64  	%rd1295, %rd1294, %rd1292;
	add.s64 	%rd1296, %rd1295, %rd1291;
	add.s64 	%rd1297, %rd1296, %rd1285;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1532,%dummy}, %rd17822;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1533}, %rd17822;
	}
	shf.r.wrap.b32 	%r1534, %r1533, %r1532, 19;
	shf.r.wrap.b32 	%r1535, %r1532, %r1533, 19;
	mov.b64 	%rd1298, {%r1535, %r1534};
	shf.l.wrap.b32 	%r1536, %r1532, %r1533, 3;
	shf.l.wrap.b32 	%r1537, %r1533, %r1532, 3;
	mov.b64 	%rd1299, {%r1537, %r1536};
	xor.b64  	%rd1300, %rd1298, %rd1299;
	shr.u64 	%rd1301, %rd17822, 6;
	xor.b64  	%rd1302, %rd1300, %rd1301;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1538,%dummy}, %rd17816;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1539}, %rd17816;
	}
	shf.r.wrap.b32 	%r1540, %r1539, %r1538, 8;
	shf.r.wrap.b32 	%r1541, %r1538, %r1539, 8;
	mov.b64 	%rd1303, {%r1541, %r1540};
	shf.r.wrap.b32 	%r1542, %r1539, %r1538, 1;
	shf.r.wrap.b32 	%r1543, %r1538, %r1539, 1;
	mov.b64 	%rd1304, {%r1543, %r1542};
	xor.b64  	%rd1305, %rd1304, %rd1303;
	shr.u64 	%rd1306, %rd17816, 7;
	xor.b64  	%rd1307, %rd1305, %rd1306;
	add.s64 	%rd1308, %rd1302, %rd17818;
	add.s64 	%rd1309, %rd1308, %rd17829;
	add.s64 	%rd17818, %rd1309, %rd1307;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1544,%dummy}, %rd1286;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1545}, %rd1286;
	}
	shf.r.wrap.b32 	%r1546, %r1545, %r1544, 14;
	shf.r.wrap.b32 	%r1547, %r1544, %r1545, 14;
	mov.b64 	%rd1310, {%r1547, %r1546};
	shf.r.wrap.b32 	%r1548, %r1545, %r1544, 18;
	shf.r.wrap.b32 	%r1549, %r1544, %r1545, 18;
	mov.b64 	%rd1311, {%r1549, %r1548};
	xor.b64  	%rd1312, %rd1310, %rd1311;
	shf.l.wrap.b32 	%r1550, %r1544, %r1545, 23;
	shf.l.wrap.b32 	%r1551, %r1545, %r1544, 23;
	mov.b64 	%rd1313, {%r1551, %r1550};
	xor.b64  	%rd1314, %rd1312, %rd1313;
	xor.b64  	%rd1315, %rd1249, %rd1212;
	and.b64  	%rd1316, %rd1286, %rd1315;
	xor.b64  	%rd1317, %rd1316, %rd1212;
	ld.const.u64 	%rd1318, [%rd17813+296];
	add.s64 	%rd1319, %rd1318, %rd1175;
	add.s64 	%rd1320, %rd1319, %rd17818;
	add.s64 	%rd1321, %rd1320, %rd1317;
	add.s64 	%rd1322, %rd1321, %rd1314;
	add.s64 	%rd1323, %rd1322, %rd1186;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1552,%dummy}, %rd1297;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1553}, %rd1297;
	}
	shf.r.wrap.b32 	%r1554, %r1553, %r1552, 28;
	shf.r.wrap.b32 	%r1555, %r1552, %r1553, 28;
	mov.b64 	%rd1324, {%r1555, %r1554};
	shf.l.wrap.b32 	%r1556, %r1552, %r1553, 30;
	shf.l.wrap.b32 	%r1557, %r1553, %r1552, 30;
	mov.b64 	%rd1325, {%r1557, %r1556};
	xor.b64  	%rd1326, %rd1324, %rd1325;
	shf.l.wrap.b32 	%r1558, %r1552, %r1553, 25;
	shf.l.wrap.b32 	%r1559, %r1553, %r1552, 25;
	mov.b64 	%rd1327, {%r1559, %r1558};
	xor.b64  	%rd1328, %rd1326, %rd1327;
	and.b64  	%rd1329, %rd1297, %rd1260;
	or.b64  	%rd1330, %rd1297, %rd1260;
	and.b64  	%rd1331, %rd1330, %rd1223;
	or.b64  	%rd1332, %rd1331, %rd1329;
	add.s64 	%rd1333, %rd1332, %rd1328;
	add.s64 	%rd1334, %rd1333, %rd1322;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1560,%dummy}, %rd17820;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1561}, %rd17820;
	}
	shf.r.wrap.b32 	%r1562, %r1561, %r1560, 19;
	shf.r.wrap.b32 	%r1563, %r1560, %r1561, 19;
	mov.b64 	%rd1335, {%r1563, %r1562};
	shf.l.wrap.b32 	%r1564, %r1560, %r1561, 3;
	shf.l.wrap.b32 	%r1565, %r1561, %r1560, 3;
	mov.b64 	%rd1336, {%r1565, %r1564};
	xor.b64  	%rd1337, %rd1335, %rd1336;
	shr.u64 	%rd1338, %rd17820, 6;
	xor.b64  	%rd1339, %rd1337, %rd1338;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1566,%dummy}, %rd17815;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1567}, %rd17815;
	}
	shf.r.wrap.b32 	%r1568, %r1567, %r1566, 8;
	shf.r.wrap.b32 	%r1569, %r1566, %r1567, 8;
	mov.b64 	%rd1340, {%r1569, %r1568};
	shf.r.wrap.b32 	%r1570, %r1567, %r1566, 1;
	shf.r.wrap.b32 	%r1571, %r1566, %r1567, 1;
	mov.b64 	%rd1341, {%r1571, %r1570};
	xor.b64  	%rd1342, %rd1341, %rd1340;
	shr.u64 	%rd1343, %rd17815, 7;
	xor.b64  	%rd1344, %rd1342, %rd1343;
	add.s64 	%rd1345, %rd1339, %rd17816;
	add.s64 	%rd1346, %rd1345, %rd17825;
	add.s64 	%rd17816, %rd1346, %rd1344;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1572,%dummy}, %rd1323;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1573}, %rd1323;
	}
	shf.r.wrap.b32 	%r1574, %r1573, %r1572, 14;
	shf.r.wrap.b32 	%r1575, %r1572, %r1573, 14;
	mov.b64 	%rd1347, {%r1575, %r1574};
	shf.r.wrap.b32 	%r1576, %r1573, %r1572, 18;
	shf.r.wrap.b32 	%r1577, %r1572, %r1573, 18;
	mov.b64 	%rd1348, {%r1577, %r1576};
	xor.b64  	%rd1349, %rd1347, %rd1348;
	shf.l.wrap.b32 	%r1578, %r1572, %r1573, 23;
	shf.l.wrap.b32 	%r1579, %r1573, %r1572, 23;
	mov.b64 	%rd1350, {%r1579, %r1578};
	xor.b64  	%rd1351, %rd1349, %rd1350;
	xor.b64  	%rd1352, %rd1286, %rd1249;
	and.b64  	%rd1353, %rd1323, %rd1352;
	xor.b64  	%rd1354, %rd1353, %rd1249;
	ld.const.u64 	%rd1355, [%rd17813+304];
	add.s64 	%rd1356, %rd1355, %rd1212;
	add.s64 	%rd1357, %rd1356, %rd17816;
	add.s64 	%rd1358, %rd1357, %rd1354;
	add.s64 	%rd1359, %rd1358, %rd1351;
	add.s64 	%rd1360, %rd1359, %rd1223;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1580,%dummy}, %rd1334;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1581}, %rd1334;
	}
	shf.r.wrap.b32 	%r1582, %r1581, %r1580, 28;
	shf.r.wrap.b32 	%r1583, %r1580, %r1581, 28;
	mov.b64 	%rd1361, {%r1583, %r1582};
	shf.l.wrap.b32 	%r1584, %r1580, %r1581, 30;
	shf.l.wrap.b32 	%r1585, %r1581, %r1580, 30;
	mov.b64 	%rd1362, {%r1585, %r1584};
	xor.b64  	%rd1363, %rd1361, %rd1362;
	shf.l.wrap.b32 	%r1586, %r1580, %r1581, 25;
	shf.l.wrap.b32 	%r1587, %r1581, %r1580, 25;
	mov.b64 	%rd1364, {%r1587, %r1586};
	xor.b64  	%rd1365, %rd1363, %rd1364;
	and.b64  	%rd1366, %rd1334, %rd1297;
	or.b64  	%rd1367, %rd1334, %rd1297;
	and.b64  	%rd1368, %rd1367, %rd1260;
	or.b64  	%rd1369, %rd1368, %rd1366;
	add.s64 	%rd1370, %rd1369, %rd1365;
	add.s64 	%rd1371, %rd1370, %rd1359;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1588,%dummy}, %rd17818;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1589}, %rd17818;
	}
	shf.r.wrap.b32 	%r1590, %r1589, %r1588, 19;
	shf.r.wrap.b32 	%r1591, %r1588, %r1589, 19;
	mov.b64 	%rd1372, {%r1591, %r1590};
	shf.l.wrap.b32 	%r1592, %r1588, %r1589, 3;
	shf.l.wrap.b32 	%r1593, %r1589, %r1588, 3;
	mov.b64 	%rd1373, {%r1593, %r1592};
	xor.b64  	%rd1374, %rd1372, %rd1373;
	shr.u64 	%rd1375, %rd17818, 6;
	xor.b64  	%rd1376, %rd1374, %rd1375;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1594,%dummy}, %rd17814;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1595}, %rd17814;
	}
	shf.r.wrap.b32 	%r1596, %r1595, %r1594, 8;
	shf.r.wrap.b32 	%r1597, %r1594, %r1595, 8;
	mov.b64 	%rd1377, {%r1597, %r1596};
	shf.r.wrap.b32 	%r1598, %r1595, %r1594, 1;
	shf.r.wrap.b32 	%r1599, %r1594, %r1595, 1;
	mov.b64 	%rd1378, {%r1599, %r1598};
	xor.b64  	%rd1379, %rd1378, %rd1377;
	shr.u64 	%rd1380, %rd17814, 7;
	xor.b64  	%rd1381, %rd1379, %rd1380;
	add.s64 	%rd1382, %rd1376, %rd17815;
	add.s64 	%rd1383, %rd1382, %rd17827;
	add.s64 	%rd17815, %rd1383, %rd1381;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1600,%dummy}, %rd1360;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1601}, %rd1360;
	}
	shf.r.wrap.b32 	%r1602, %r1601, %r1600, 14;
	shf.r.wrap.b32 	%r1603, %r1600, %r1601, 14;
	mov.b64 	%rd1384, {%r1603, %r1602};
	shf.r.wrap.b32 	%r1604, %r1601, %r1600, 18;
	shf.r.wrap.b32 	%r1605, %r1600, %r1601, 18;
	mov.b64 	%rd1385, {%r1605, %r1604};
	xor.b64  	%rd1386, %rd1384, %rd1385;
	shf.l.wrap.b32 	%r1606, %r1600, %r1601, 23;
	shf.l.wrap.b32 	%r1607, %r1601, %r1600, 23;
	mov.b64 	%rd1387, {%r1607, %r1606};
	xor.b64  	%rd1388, %rd1386, %rd1387;
	xor.b64  	%rd1389, %rd1323, %rd1286;
	and.b64  	%rd1390, %rd1360, %rd1389;
	xor.b64  	%rd1391, %rd1390, %rd1286;
	ld.const.u64 	%rd1392, [%rd17813+312];
	add.s64 	%rd1393, %rd1392, %rd1249;
	add.s64 	%rd1394, %rd1393, %rd17815;
	add.s64 	%rd1395, %rd1394, %rd1391;
	add.s64 	%rd1396, %rd1395, %rd1388;
	add.s64 	%rd1397, %rd1396, %rd1260;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1608,%dummy}, %rd1371;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1609}, %rd1371;
	}
	shf.r.wrap.b32 	%r1610, %r1609, %r1608, 28;
	shf.r.wrap.b32 	%r1611, %r1608, %r1609, 28;
	mov.b64 	%rd1398, {%r1611, %r1610};
	shf.l.wrap.b32 	%r1612, %r1608, %r1609, 30;
	shf.l.wrap.b32 	%r1613, %r1609, %r1608, 30;
	mov.b64 	%rd1399, {%r1613, %r1612};
	xor.b64  	%rd1400, %rd1398, %rd1399;
	shf.l.wrap.b32 	%r1614, %r1608, %r1609, 25;
	shf.l.wrap.b32 	%r1615, %r1609, %r1608, 25;
	mov.b64 	%rd1401, {%r1615, %r1614};
	xor.b64  	%rd1402, %rd1400, %rd1401;
	and.b64  	%rd1403, %rd1371, %rd1334;
	or.b64  	%rd1404, %rd1371, %rd1334;
	and.b64  	%rd1405, %rd1404, %rd1297;
	or.b64  	%rd1406, %rd1405, %rd1403;
	add.s64 	%rd1407, %rd1406, %rd1402;
	add.s64 	%rd1408, %rd1407, %rd1396;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1616,%dummy}, %rd17816;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1617}, %rd17816;
	}
	shf.r.wrap.b32 	%r1618, %r1617, %r1616, 19;
	shf.r.wrap.b32 	%r1619, %r1616, %r1617, 19;
	mov.b64 	%rd1409, {%r1619, %r1618};
	shf.l.wrap.b32 	%r1620, %r1616, %r1617, 3;
	shf.l.wrap.b32 	%r1621, %r1617, %r1616, 3;
	mov.b64 	%rd1410, {%r1621, %r1620};
	xor.b64  	%rd1411, %rd1409, %rd1410;
	shr.u64 	%rd1412, %rd17816, 6;
	xor.b64  	%rd1413, %rd1411, %rd1412;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1622,%dummy}, %rd17826;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1623}, %rd17826;
	}
	shf.r.wrap.b32 	%r1624, %r1623, %r1622, 8;
	shf.r.wrap.b32 	%r1625, %r1622, %r1623, 8;
	mov.b64 	%rd1414, {%r1625, %r1624};
	shf.r.wrap.b32 	%r1626, %r1623, %r1622, 1;
	shf.r.wrap.b32 	%r1627, %r1622, %r1623, 1;
	mov.b64 	%rd1415, {%r1627, %r1626};
	xor.b64  	%rd1416, %rd1415, %rd1414;
	shr.u64 	%rd1417, %rd17826, 7;
	xor.b64  	%rd1418, %rd1416, %rd1417;
	add.s64 	%rd1419, %rd1413, %rd17814;
	add.s64 	%rd1420, %rd1419, %rd17828;
	add.s64 	%rd17814, %rd1420, %rd1418;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1628,%dummy}, %rd1397;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1629}, %rd1397;
	}
	shf.r.wrap.b32 	%r1630, %r1629, %r1628, 14;
	shf.r.wrap.b32 	%r1631, %r1628, %r1629, 14;
	mov.b64 	%rd1421, {%r1631, %r1630};
	shf.r.wrap.b32 	%r1632, %r1629, %r1628, 18;
	shf.r.wrap.b32 	%r1633, %r1628, %r1629, 18;
	mov.b64 	%rd1422, {%r1633, %r1632};
	xor.b64  	%rd1423, %rd1421, %rd1422;
	shf.l.wrap.b32 	%r1634, %r1628, %r1629, 23;
	shf.l.wrap.b32 	%r1635, %r1629, %r1628, 23;
	mov.b64 	%rd1424, {%r1635, %r1634};
	xor.b64  	%rd1425, %rd1423, %rd1424;
	xor.b64  	%rd1426, %rd1360, %rd1323;
	and.b64  	%rd1427, %rd1397, %rd1426;
	xor.b64  	%rd1428, %rd1427, %rd1323;
	ld.const.u64 	%rd1429, [%rd17813+320];
	add.s64 	%rd1430, %rd1429, %rd1286;
	add.s64 	%rd1431, %rd1430, %rd17814;
	add.s64 	%rd1432, %rd1431, %rd1428;
	add.s64 	%rd1433, %rd1432, %rd1425;
	add.s64 	%rd1434, %rd1433, %rd1297;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1636,%dummy}, %rd1408;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1637}, %rd1408;
	}
	shf.r.wrap.b32 	%r1638, %r1637, %r1636, 28;
	shf.r.wrap.b32 	%r1639, %r1636, %r1637, 28;
	mov.b64 	%rd1435, {%r1639, %r1638};
	shf.l.wrap.b32 	%r1640, %r1636, %r1637, 30;
	shf.l.wrap.b32 	%r1641, %r1637, %r1636, 30;
	mov.b64 	%rd1436, {%r1641, %r1640};
	xor.b64  	%rd1437, %rd1435, %rd1436;
	shf.l.wrap.b32 	%r1642, %r1636, %r1637, 25;
	shf.l.wrap.b32 	%r1643, %r1637, %r1636, 25;
	mov.b64 	%rd1438, {%r1643, %r1642};
	xor.b64  	%rd1439, %rd1437, %rd1438;
	and.b64  	%rd1440, %rd1408, %rd1371;
	or.b64  	%rd1441, %rd1408, %rd1371;
	and.b64  	%rd1442, %rd1441, %rd1334;
	or.b64  	%rd1443, %rd1442, %rd1440;
	add.s64 	%rd1444, %rd1443, %rd1439;
	add.s64 	%rd1445, %rd1444, %rd1433;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1644,%dummy}, %rd17815;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1645}, %rd17815;
	}
	shf.r.wrap.b32 	%r1646, %r1645, %r1644, 19;
	shf.r.wrap.b32 	%r1647, %r1644, %r1645, 19;
	mov.b64 	%rd1446, {%r1647, %r1646};
	shf.l.wrap.b32 	%r1648, %r1644, %r1645, 3;
	shf.l.wrap.b32 	%r1649, %r1645, %r1644, 3;
	mov.b64 	%rd1447, {%r1649, %r1648};
	xor.b64  	%rd1448, %rd1446, %rd1447;
	shr.u64 	%rd1449, %rd17815, 6;
	xor.b64  	%rd1450, %rd1448, %rd1449;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1650,%dummy}, %rd17823;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1651}, %rd17823;
	}
	shf.r.wrap.b32 	%r1652, %r1651, %r1650, 8;
	shf.r.wrap.b32 	%r1653, %r1650, %r1651, 8;
	mov.b64 	%rd1451, {%r1653, %r1652};
	shf.r.wrap.b32 	%r1654, %r1651, %r1650, 1;
	shf.r.wrap.b32 	%r1655, %r1650, %r1651, 1;
	mov.b64 	%rd1452, {%r1655, %r1654};
	xor.b64  	%rd1453, %rd1452, %rd1451;
	shr.u64 	%rd1454, %rd17823, 7;
	xor.b64  	%rd1455, %rd1453, %rd1454;
	add.s64 	%rd1456, %rd1450, %rd17826;
	add.s64 	%rd1457, %rd1456, %rd17824;
	add.s64 	%rd17826, %rd1457, %rd1455;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1656,%dummy}, %rd1434;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1657}, %rd1434;
	}
	shf.r.wrap.b32 	%r1658, %r1657, %r1656, 14;
	shf.r.wrap.b32 	%r1659, %r1656, %r1657, 14;
	mov.b64 	%rd1458, {%r1659, %r1658};
	shf.r.wrap.b32 	%r1660, %r1657, %r1656, 18;
	shf.r.wrap.b32 	%r1661, %r1656, %r1657, 18;
	mov.b64 	%rd1459, {%r1661, %r1660};
	xor.b64  	%rd1460, %rd1458, %rd1459;
	shf.l.wrap.b32 	%r1662, %r1656, %r1657, 23;
	shf.l.wrap.b32 	%r1663, %r1657, %r1656, 23;
	mov.b64 	%rd1461, {%r1663, %r1662};
	xor.b64  	%rd1462, %rd1460, %rd1461;
	xor.b64  	%rd1463, %rd1397, %rd1360;
	and.b64  	%rd1464, %rd1434, %rd1463;
	xor.b64  	%rd1465, %rd1464, %rd1360;
	ld.const.u64 	%rd1466, [%rd17813+328];
	add.s64 	%rd1467, %rd1466, %rd1323;
	add.s64 	%rd1468, %rd1467, %rd17826;
	add.s64 	%rd1469, %rd1468, %rd1465;
	add.s64 	%rd1470, %rd1469, %rd1462;
	add.s64 	%rd1471, %rd1470, %rd1334;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1664,%dummy}, %rd1445;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1665}, %rd1445;
	}
	shf.r.wrap.b32 	%r1666, %r1665, %r1664, 28;
	shf.r.wrap.b32 	%r1667, %r1664, %r1665, 28;
	mov.b64 	%rd1472, {%r1667, %r1666};
	shf.l.wrap.b32 	%r1668, %r1664, %r1665, 30;
	shf.l.wrap.b32 	%r1669, %r1665, %r1664, 30;
	mov.b64 	%rd1473, {%r1669, %r1668};
	xor.b64  	%rd1474, %rd1472, %rd1473;
	shf.l.wrap.b32 	%r1670, %r1664, %r1665, 25;
	shf.l.wrap.b32 	%r1671, %r1665, %r1664, 25;
	mov.b64 	%rd1475, {%r1671, %r1670};
	xor.b64  	%rd1476, %rd1474, %rd1475;
	and.b64  	%rd1477, %rd1445, %rd1408;
	or.b64  	%rd1478, %rd1445, %rd1408;
	and.b64  	%rd1479, %rd1478, %rd1371;
	or.b64  	%rd1480, %rd1479, %rd1477;
	add.s64 	%rd1481, %rd1480, %rd1476;
	add.s64 	%rd1482, %rd1481, %rd1470;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1672,%dummy}, %rd17814;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1673}, %rd17814;
	}
	shf.r.wrap.b32 	%r1674, %r1673, %r1672, 19;
	shf.r.wrap.b32 	%r1675, %r1672, %r1673, 19;
	mov.b64 	%rd1483, {%r1675, %r1674};
	shf.l.wrap.b32 	%r1676, %r1672, %r1673, 3;
	shf.l.wrap.b32 	%r1677, %r1673, %r1672, 3;
	mov.b64 	%rd1484, {%r1677, %r1676};
	xor.b64  	%rd1485, %rd1483, %rd1484;
	shr.u64 	%rd1486, %rd17814, 6;
	xor.b64  	%rd1487, %rd1485, %rd1486;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1678,%dummy}, %rd17821;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1679}, %rd17821;
	}
	shf.r.wrap.b32 	%r1680, %r1679, %r1678, 8;
	shf.r.wrap.b32 	%r1681, %r1678, %r1679, 8;
	mov.b64 	%rd1488, {%r1681, %r1680};
	shf.r.wrap.b32 	%r1682, %r1679, %r1678, 1;
	shf.r.wrap.b32 	%r1683, %r1678, %r1679, 1;
	mov.b64 	%rd1489, {%r1683, %r1682};
	xor.b64  	%rd1490, %rd1489, %rd1488;
	shr.u64 	%rd1491, %rd17821, 7;
	xor.b64  	%rd1492, %rd1490, %rd1491;
	add.s64 	%rd1493, %rd1487, %rd17823;
	add.s64 	%rd1494, %rd1493, %rd17822;
	add.s64 	%rd17823, %rd1494, %rd1492;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1684,%dummy}, %rd1471;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1685}, %rd1471;
	}
	shf.r.wrap.b32 	%r1686, %r1685, %r1684, 14;
	shf.r.wrap.b32 	%r1687, %r1684, %r1685, 14;
	mov.b64 	%rd1495, {%r1687, %r1686};
	shf.r.wrap.b32 	%r1688, %r1685, %r1684, 18;
	shf.r.wrap.b32 	%r1689, %r1684, %r1685, 18;
	mov.b64 	%rd1496, {%r1689, %r1688};
	xor.b64  	%rd1497, %rd1495, %rd1496;
	shf.l.wrap.b32 	%r1690, %r1684, %r1685, 23;
	shf.l.wrap.b32 	%r1691, %r1685, %r1684, 23;
	mov.b64 	%rd1498, {%r1691, %r1690};
	xor.b64  	%rd1499, %rd1497, %rd1498;
	xor.b64  	%rd1500, %rd1434, %rd1397;
	and.b64  	%rd1501, %rd1471, %rd1500;
	xor.b64  	%rd1502, %rd1501, %rd1397;
	ld.const.u64 	%rd1503, [%rd17813+336];
	add.s64 	%rd1504, %rd1503, %rd1360;
	add.s64 	%rd1505, %rd1504, %rd17823;
	add.s64 	%rd1506, %rd1505, %rd1502;
	add.s64 	%rd1507, %rd1506, %rd1499;
	add.s64 	%rd1508, %rd1507, %rd1371;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1692,%dummy}, %rd1482;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1693}, %rd1482;
	}
	shf.r.wrap.b32 	%r1694, %r1693, %r1692, 28;
	shf.r.wrap.b32 	%r1695, %r1692, %r1693, 28;
	mov.b64 	%rd1509, {%r1695, %r1694};
	shf.l.wrap.b32 	%r1696, %r1692, %r1693, 30;
	shf.l.wrap.b32 	%r1697, %r1693, %r1692, 30;
	mov.b64 	%rd1510, {%r1697, %r1696};
	xor.b64  	%rd1511, %rd1509, %rd1510;
	shf.l.wrap.b32 	%r1698, %r1692, %r1693, 25;
	shf.l.wrap.b32 	%r1699, %r1693, %r1692, 25;
	mov.b64 	%rd1512, {%r1699, %r1698};
	xor.b64  	%rd1513, %rd1511, %rd1512;
	and.b64  	%rd1514, %rd1482, %rd1445;
	or.b64  	%rd1515, %rd1482, %rd1445;
	and.b64  	%rd1516, %rd1515, %rd1408;
	or.b64  	%rd1517, %rd1516, %rd1514;
	add.s64 	%rd1518, %rd1517, %rd1513;
	add.s64 	%rd1519, %rd1518, %rd1507;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1700,%dummy}, %rd17826;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1701}, %rd17826;
	}
	shf.r.wrap.b32 	%r1702, %r1701, %r1700, 19;
	shf.r.wrap.b32 	%r1703, %r1700, %r1701, 19;
	mov.b64 	%rd1520, {%r1703, %r1702};
	shf.l.wrap.b32 	%r1704, %r1700, %r1701, 3;
	shf.l.wrap.b32 	%r1705, %r1701, %r1700, 3;
	mov.b64 	%rd1521, {%r1705, %r1704};
	xor.b64  	%rd1522, %rd1520, %rd1521;
	shr.u64 	%rd1523, %rd17826, 6;
	xor.b64  	%rd1524, %rd1522, %rd1523;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1706,%dummy}, %rd17819;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1707}, %rd17819;
	}
	shf.r.wrap.b32 	%r1708, %r1707, %r1706, 8;
	shf.r.wrap.b32 	%r1709, %r1706, %r1707, 8;
	mov.b64 	%rd1525, {%r1709, %r1708};
	shf.r.wrap.b32 	%r1710, %r1707, %r1706, 1;
	shf.r.wrap.b32 	%r1711, %r1706, %r1707, 1;
	mov.b64 	%rd1526, {%r1711, %r1710};
	xor.b64  	%rd1527, %rd1526, %rd1525;
	shr.u64 	%rd1528, %rd17819, 7;
	xor.b64  	%rd1529, %rd1527, %rd1528;
	add.s64 	%rd1530, %rd1524, %rd17821;
	add.s64 	%rd1531, %rd1530, %rd17820;
	add.s64 	%rd17821, %rd1531, %rd1529;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1712,%dummy}, %rd1508;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1713}, %rd1508;
	}
	shf.r.wrap.b32 	%r1714, %r1713, %r1712, 14;
	shf.r.wrap.b32 	%r1715, %r1712, %r1713, 14;
	mov.b64 	%rd1532, {%r1715, %r1714};
	shf.r.wrap.b32 	%r1716, %r1713, %r1712, 18;
	shf.r.wrap.b32 	%r1717, %r1712, %r1713, 18;
	mov.b64 	%rd1533, {%r1717, %r1716};
	xor.b64  	%rd1534, %rd1532, %rd1533;
	shf.l.wrap.b32 	%r1718, %r1712, %r1713, 23;
	shf.l.wrap.b32 	%r1719, %r1713, %r1712, 23;
	mov.b64 	%rd1535, {%r1719, %r1718};
	xor.b64  	%rd1536, %rd1534, %rd1535;
	xor.b64  	%rd1537, %rd1471, %rd1434;
	and.b64  	%rd1538, %rd1508, %rd1537;
	xor.b64  	%rd1539, %rd1538, %rd1434;
	ld.const.u64 	%rd1540, [%rd17813+344];
	add.s64 	%rd1541, %rd1540, %rd1397;
	add.s64 	%rd1542, %rd1541, %rd17821;
	add.s64 	%rd1543, %rd1542, %rd1539;
	add.s64 	%rd1544, %rd1543, %rd1536;
	add.s64 	%rd1545, %rd1544, %rd1408;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1720,%dummy}, %rd1519;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1721}, %rd1519;
	}
	shf.r.wrap.b32 	%r1722, %r1721, %r1720, 28;
	shf.r.wrap.b32 	%r1723, %r1720, %r1721, 28;
	mov.b64 	%rd1546, {%r1723, %r1722};
	shf.l.wrap.b32 	%r1724, %r1720, %r1721, 30;
	shf.l.wrap.b32 	%r1725, %r1721, %r1720, 30;
	mov.b64 	%rd1547, {%r1725, %r1724};
	xor.b64  	%rd1548, %rd1546, %rd1547;
	shf.l.wrap.b32 	%r1726, %r1720, %r1721, 25;
	shf.l.wrap.b32 	%r1727, %r1721, %r1720, 25;
	mov.b64 	%rd1549, {%r1727, %r1726};
	xor.b64  	%rd1550, %rd1548, %rd1549;
	and.b64  	%rd1551, %rd1519, %rd1482;
	or.b64  	%rd1552, %rd1519, %rd1482;
	and.b64  	%rd1553, %rd1552, %rd1445;
	or.b64  	%rd1554, %rd1553, %rd1551;
	add.s64 	%rd1555, %rd1554, %rd1550;
	add.s64 	%rd1556, %rd1555, %rd1544;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1728,%dummy}, %rd17823;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1729}, %rd17823;
	}
	shf.r.wrap.b32 	%r1730, %r1729, %r1728, 19;
	shf.r.wrap.b32 	%r1731, %r1728, %r1729, 19;
	mov.b64 	%rd1557, {%r1731, %r1730};
	shf.l.wrap.b32 	%r1732, %r1728, %r1729, 3;
	shf.l.wrap.b32 	%r1733, %r1729, %r1728, 3;
	mov.b64 	%rd1558, {%r1733, %r1732};
	xor.b64  	%rd1559, %rd1557, %rd1558;
	shr.u64 	%rd1560, %rd17823, 6;
	xor.b64  	%rd1561, %rd1559, %rd1560;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1734,%dummy}, %rd17817;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1735}, %rd17817;
	}
	shf.r.wrap.b32 	%r1736, %r1735, %r1734, 8;
	shf.r.wrap.b32 	%r1737, %r1734, %r1735, 8;
	mov.b64 	%rd1562, {%r1737, %r1736};
	shf.r.wrap.b32 	%r1738, %r1735, %r1734, 1;
	shf.r.wrap.b32 	%r1739, %r1734, %r1735, 1;
	mov.b64 	%rd1563, {%r1739, %r1738};
	xor.b64  	%rd1564, %rd1563, %rd1562;
	shr.u64 	%rd1565, %rd17817, 7;
	xor.b64  	%rd1566, %rd1564, %rd1565;
	add.s64 	%rd1567, %rd1561, %rd17819;
	add.s64 	%rd1568, %rd1567, %rd17818;
	add.s64 	%rd17819, %rd1568, %rd1566;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1740,%dummy}, %rd1545;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1741}, %rd1545;
	}
	shf.r.wrap.b32 	%r1742, %r1741, %r1740, 14;
	shf.r.wrap.b32 	%r1743, %r1740, %r1741, 14;
	mov.b64 	%rd1569, {%r1743, %r1742};
	shf.r.wrap.b32 	%r1744, %r1741, %r1740, 18;
	shf.r.wrap.b32 	%r1745, %r1740, %r1741, 18;
	mov.b64 	%rd1570, {%r1745, %r1744};
	xor.b64  	%rd1571, %rd1569, %rd1570;
	shf.l.wrap.b32 	%r1746, %r1740, %r1741, 23;
	shf.l.wrap.b32 	%r1747, %r1741, %r1740, 23;
	mov.b64 	%rd1572, {%r1747, %r1746};
	xor.b64  	%rd1573, %rd1571, %rd1572;
	xor.b64  	%rd1574, %rd1508, %rd1471;
	and.b64  	%rd1575, %rd1545, %rd1574;
	xor.b64  	%rd1576, %rd1575, %rd1471;
	ld.const.u64 	%rd1577, [%rd17813+352];
	add.s64 	%rd1578, %rd1577, %rd1434;
	add.s64 	%rd1579, %rd1578, %rd17819;
	add.s64 	%rd1580, %rd1579, %rd1576;
	add.s64 	%rd1581, %rd1580, %rd1573;
	add.s64 	%rd17830, %rd1581, %rd1445;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1748,%dummy}, %rd1556;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1749}, %rd1556;
	}
	shf.r.wrap.b32 	%r1750, %r1749, %r1748, 28;
	shf.r.wrap.b32 	%r1751, %r1748, %r1749, 28;
	mov.b64 	%rd1582, {%r1751, %r1750};
	shf.l.wrap.b32 	%r1752, %r1748, %r1749, 30;
	shf.l.wrap.b32 	%r1753, %r1749, %r1748, 30;
	mov.b64 	%rd1583, {%r1753, %r1752};
	xor.b64  	%rd1584, %rd1582, %rd1583;
	shf.l.wrap.b32 	%r1754, %r1748, %r1749, 25;
	shf.l.wrap.b32 	%r1755, %r1749, %r1748, 25;
	mov.b64 	%rd1585, {%r1755, %r1754};
	xor.b64  	%rd1586, %rd1584, %rd1585;
	and.b64  	%rd1587, %rd1556, %rd1519;
	or.b64  	%rd1588, %rd1556, %rd1519;
	and.b64  	%rd1589, %rd1588, %rd1482;
	or.b64  	%rd1590, %rd1589, %rd1587;
	add.s64 	%rd1591, %rd1590, %rd1586;
	add.s64 	%rd17834, %rd1591, %rd1581;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1756,%dummy}, %rd17821;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1757}, %rd17821;
	}
	shf.r.wrap.b32 	%r1758, %r1757, %r1756, 19;
	shf.r.wrap.b32 	%r1759, %r1756, %r1757, 19;
	mov.b64 	%rd1592, {%r1759, %r1758};
	shf.l.wrap.b32 	%r1760, %r1756, %r1757, 3;
	shf.l.wrap.b32 	%r1761, %r1757, %r1756, 3;
	mov.b64 	%rd1593, {%r1761, %r1760};
	xor.b64  	%rd1594, %rd1592, %rd1593;
	shr.u64 	%rd1595, %rd17821, 6;
	xor.b64  	%rd1596, %rd1594, %rd1595;
	shf.r.wrap.b32 	%r1762, %r1392, %r1393, 8;
	shf.r.wrap.b32 	%r1763, %r1393, %r1392, 8;
	mov.b64 	%rd1597, {%r1763, %r1762};
	shf.r.wrap.b32 	%r1764, %r1392, %r1393, 1;
	shf.r.wrap.b32 	%r1765, %r1393, %r1392, 1;
	mov.b64 	%rd1598, {%r1765, %r1764};
	xor.b64  	%rd1599, %rd1598, %rd1597;
	shr.u64 	%rd1600, %rd17829, 7;
	xor.b64  	%rd1601, %rd1599, %rd1600;
	add.s64 	%rd1602, %rd1596, %rd17817;
	add.s64 	%rd1603, %rd1602, %rd17816;
	add.s64 	%rd17817, %rd1603, %rd1601;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1766,%dummy}, %rd17830;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1767}, %rd17830;
	}
	shf.r.wrap.b32 	%r1768, %r1767, %r1766, 14;
	shf.r.wrap.b32 	%r1769, %r1766, %r1767, 14;
	mov.b64 	%rd1604, {%r1769, %r1768};
	shf.r.wrap.b32 	%r1770, %r1767, %r1766, 18;
	shf.r.wrap.b32 	%r1771, %r1766, %r1767, 18;
	mov.b64 	%rd1605, {%r1771, %r1770};
	xor.b64  	%rd1606, %rd1604, %rd1605;
	shf.l.wrap.b32 	%r1772, %r1766, %r1767, 23;
	shf.l.wrap.b32 	%r1773, %r1767, %r1766, 23;
	mov.b64 	%rd1607, {%r1773, %r1772};
	xor.b64  	%rd1608, %rd1606, %rd1607;
	xor.b64  	%rd1609, %rd1545, %rd1508;
	and.b64  	%rd1610, %rd17830, %rd1609;
	xor.b64  	%rd1611, %rd1610, %rd1508;
	ld.const.u64 	%rd1612, [%rd17813+360];
	add.s64 	%rd1613, %rd1612, %rd1471;
	add.s64 	%rd1614, %rd1613, %rd17817;
	add.s64 	%rd1615, %rd1614, %rd1611;
	add.s64 	%rd1616, %rd1615, %rd1608;
	add.s64 	%rd17837, %rd1616, %rd1482;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1774,%dummy}, %rd17834;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1775}, %rd17834;
	}
	shf.r.wrap.b32 	%r1776, %r1775, %r1774, 28;
	shf.r.wrap.b32 	%r1777, %r1774, %r1775, 28;
	mov.b64 	%rd1617, {%r1777, %r1776};
	shf.l.wrap.b32 	%r1778, %r1774, %r1775, 30;
	shf.l.wrap.b32 	%r1779, %r1775, %r1774, 30;
	mov.b64 	%rd1618, {%r1779, %r1778};
	xor.b64  	%rd1619, %rd1617, %rd1618;
	shf.l.wrap.b32 	%r1780, %r1774, %r1775, 25;
	shf.l.wrap.b32 	%r1781, %r1775, %r1774, 25;
	mov.b64 	%rd1620, {%r1781, %r1780};
	xor.b64  	%rd1621, %rd1619, %rd1620;
	and.b64  	%rd1622, %rd17834, %rd1556;
	or.b64  	%rd1623, %rd17834, %rd1556;
	and.b64  	%rd1624, %rd1623, %rd1519;
	or.b64  	%rd1625, %rd1624, %rd1622;
	add.s64 	%rd1626, %rd1625, %rd1621;
	add.s64 	%rd17833, %rd1626, %rd1616;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1782,%dummy}, %rd17819;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1783}, %rd17819;
	}
	shf.r.wrap.b32 	%r1784, %r1783, %r1782, 19;
	shf.r.wrap.b32 	%r1785, %r1782, %r1783, 19;
	mov.b64 	%rd1627, {%r1785, %r1784};
	shf.l.wrap.b32 	%r1786, %r1782, %r1783, 3;
	shf.l.wrap.b32 	%r1787, %r1783, %r1782, 3;
	mov.b64 	%rd1628, {%r1787, %r1786};
	xor.b64  	%rd1629, %rd1627, %rd1628;
	shr.u64 	%rd1630, %rd17819, 6;
	xor.b64  	%rd1631, %rd1629, %rd1630;
	shf.r.wrap.b32 	%r1788, %r1420, %r1421, 8;
	shf.r.wrap.b32 	%r1789, %r1421, %r1420, 8;
	mov.b64 	%rd1632, {%r1789, %r1788};
	shf.r.wrap.b32 	%r1790, %r1420, %r1421, 1;
	shf.r.wrap.b32 	%r1791, %r1421, %r1420, 1;
	mov.b64 	%rd1633, {%r1791, %r1790};
	xor.b64  	%rd1634, %rd1633, %rd1632;
	shr.u64 	%rd1635, %rd17825, 7;
	xor.b64  	%rd1636, %rd1634, %rd1635;
	add.s64 	%rd1637, %rd1631, %rd17829;
	add.s64 	%rd1638, %rd1637, %rd17815;
	add.s64 	%rd17829, %rd1638, %rd1636;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1792,%dummy}, %rd17837;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1793}, %rd17837;
	}
	shf.r.wrap.b32 	%r1794, %r1793, %r1792, 14;
	shf.r.wrap.b32 	%r1795, %r1792, %r1793, 14;
	mov.b64 	%rd1639, {%r1795, %r1794};
	shf.r.wrap.b32 	%r1796, %r1793, %r1792, 18;
	shf.r.wrap.b32 	%r1797, %r1792, %r1793, 18;
	mov.b64 	%rd1640, {%r1797, %r1796};
	xor.b64  	%rd1641, %rd1639, %rd1640;
	shf.l.wrap.b32 	%r1798, %r1792, %r1793, 23;
	shf.l.wrap.b32 	%r1799, %r1793, %r1792, 23;
	mov.b64 	%rd1642, {%r1799, %r1798};
	xor.b64  	%rd1643, %rd1641, %rd1642;
	xor.b64  	%rd1644, %rd17830, %rd1545;
	and.b64  	%rd1645, %rd17837, %rd1644;
	xor.b64  	%rd1646, %rd1645, %rd1545;
	ld.const.u64 	%rd1647, [%rd17813+368];
	add.s64 	%rd1648, %rd1647, %rd1508;
	add.s64 	%rd1649, %rd1648, %rd17829;
	add.s64 	%rd1650, %rd1649, %rd1646;
	add.s64 	%rd1651, %rd1650, %rd1643;
	add.s64 	%rd17836, %rd1651, %rd1519;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1800,%dummy}, %rd17833;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1801}, %rd17833;
	}
	shf.r.wrap.b32 	%r1802, %r1801, %r1800, 28;
	shf.r.wrap.b32 	%r1803, %r1800, %r1801, 28;
	mov.b64 	%rd1652, {%r1803, %r1802};
	shf.l.wrap.b32 	%r1804, %r1800, %r1801, 30;
	shf.l.wrap.b32 	%r1805, %r1801, %r1800, 30;
	mov.b64 	%rd1653, {%r1805, %r1804};
	xor.b64  	%rd1654, %rd1652, %rd1653;
	shf.l.wrap.b32 	%r1806, %r1800, %r1801, 25;
	shf.l.wrap.b32 	%r1807, %r1801, %r1800, 25;
	mov.b64 	%rd1655, {%r1807, %r1806};
	xor.b64  	%rd1656, %rd1654, %rd1655;
	and.b64  	%rd1657, %rd17833, %rd17834;
	or.b64  	%rd1658, %rd17833, %rd17834;
	and.b64  	%rd1659, %rd1658, %rd1556;
	or.b64  	%rd1660, %rd1659, %rd1657;
	add.s64 	%rd1661, %rd1660, %rd1656;
	add.s64 	%rd17832, %rd1661, %rd1651;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1808,%dummy}, %rd17817;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1809}, %rd17817;
	}
	shf.r.wrap.b32 	%r1810, %r1809, %r1808, 19;
	shf.r.wrap.b32 	%r1811, %r1808, %r1809, 19;
	mov.b64 	%rd1662, {%r1811, %r1810};
	shf.l.wrap.b32 	%r1812, %r1808, %r1809, 3;
	shf.l.wrap.b32 	%r1813, %r1809, %r1808, 3;
	mov.b64 	%rd1663, {%r1813, %r1812};
	xor.b64  	%rd1664, %rd1662, %rd1663;
	shr.u64 	%rd1665, %rd17817, 6;
	xor.b64  	%rd1666, %rd1664, %rd1665;
	shf.r.wrap.b32 	%r1814, %r1449, %r1448, 1;
	shf.r.wrap.b32 	%r1815, %r1448, %r1449, 1;
	mov.b64 	%rd1667, {%r1815, %r1814};
	shf.r.wrap.b32 	%r1816, %r1449, %r1448, 8;
	shf.r.wrap.b32 	%r1817, %r1448, %r1449, 8;
	mov.b64 	%rd1668, {%r1817, %r1816};
	xor.b64  	%rd1669, %rd1667, %rd1668;
	shr.u64 	%rd1670, %rd17827, 7;
	xor.b64  	%rd1671, %rd1669, %rd1670;
	add.s64 	%rd1672, %rd1666, %rd17825;
	add.s64 	%rd1673, %rd1672, %rd17814;
	add.s64 	%rd17825, %rd1673, %rd1671;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1818,%dummy}, %rd17836;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1819}, %rd17836;
	}
	shf.r.wrap.b32 	%r1820, %r1819, %r1818, 14;
	shf.r.wrap.b32 	%r1821, %r1818, %r1819, 14;
	mov.b64 	%rd1674, {%r1821, %r1820};
	shf.r.wrap.b32 	%r1822, %r1819, %r1818, 18;
	shf.r.wrap.b32 	%r1823, %r1818, %r1819, 18;
	mov.b64 	%rd1675, {%r1823, %r1822};
	xor.b64  	%rd1676, %rd1674, %rd1675;
	shf.l.wrap.b32 	%r1824, %r1818, %r1819, 23;
	shf.l.wrap.b32 	%r1825, %r1819, %r1818, 23;
	mov.b64 	%rd1677, {%r1825, %r1824};
	xor.b64  	%rd1678, %rd1676, %rd1677;
	xor.b64  	%rd1679, %rd17837, %rd17830;
	and.b64  	%rd1680, %rd17836, %rd1679;
	xor.b64  	%rd1681, %rd1680, %rd17830;
	ld.const.u64 	%rd1682, [%rd17813+376];
	add.s64 	%rd1683, %rd1682, %rd1545;
	add.s64 	%rd1684, %rd1683, %rd17825;
	add.s64 	%rd1685, %rd1684, %rd1681;
	add.s64 	%rd1686, %rd1685, %rd1678;
	add.s64 	%rd17835, %rd1686, %rd1556;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r1826,%dummy}, %rd17832;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r1827}, %rd17832;
	}
	shf.r.wrap.b32 	%r1828, %r1827, %r1826, 28;
	shf.r.wrap.b32 	%r1829, %r1826, %r1827, 28;
	mov.b64 	%rd1687, {%r1829, %r1828};
	shf.l.wrap.b32 	%r1830, %r1826, %r1827, 30;
	shf.l.wrap.b32 	%r1831, %r1827, %r1826, 30;
	mov.b64 	%rd1688, {%r1831, %r1830};
	xor.b64  	%rd1689, %rd1687, %rd1688;
	shf.l.wrap.b32 	%r1832, %r1826, %r1827, 25;
	shf.l.wrap.b32 	%r1833, %r1827, %r1826, 25;
	mov.b64 	%rd1690, {%r1833, %r1832};
	xor.b64  	%rd1691, %rd1689, %rd1690;
	and.b64  	%rd1692, %rd17832, %rd17833;
	or.b64  	%rd1693, %rd17832, %rd17833;
	and.b64  	%rd1694, %rd1693, %rd17834;
	or.b64  	%rd1695, %rd1694, %rd1692;
	add.s64 	%rd1696, %rd1695, %rd1691;
	add.s64 	%rd17831, %rd1696, %rd1686;
	add.s64 	%rd17813, %rd17813, 128;
	add.s32 	%r9036, %r9036, 16;
	setp.lt.u32 	%p1, %r9036, 65;
	@%p1 bra 	$L__BB3_1;

	add.s64 	%rd1697, %rd17831, 7640891576956012808;
	shr.u64 	%rd1698, %rd1697, 56;
	cvt.u32.u64 	%r1859, %rd1698;
	add.s64 	%rd1699, %rd17831, 2786608935651592;
	shr.u64 	%rd1700, %rd1699, 48;
	cvt.u32.u64 	%r1860, %rd1700;
	add.s64 	%rd1701, %rd17831, 253334145255688;
	shr.u64 	%rd1702, %rd1701, 40;
	cvt.u32.u64 	%r1861, %rd1702;
	add.s64 	%rd1703, %rd17831, 446470867208;
	shr.u64 	%rd1704, %rd1703, 32;
	cvt.u32.u64 	%r1862, %rd1704;
	add.s64 	%rd1705, %rd17831, 4089235720;
	shr.u64 	%rd1706, %rd1705, 24;
	cvt.u32.u64 	%r1863, %rd1706;
	add.s64 	%rd1707, %rd17831, 12372232;
	shr.u64 	%rd1708, %rd1707, 16;
	cvt.u32.u64 	%r1864, %rd1708;
	add.s64 	%rd1709, %rd17831, 51464;
	shr.u64 	%rd1710, %rd1709, 8;
	cvt.u32.u64 	%r1865, %rd1710;
	cvt.u32.u64 	%r1866, %rd17831;
	add.s32 	%r1867, %r1866, 8;
	add.s64 	%rd1711, %rd17832, -4942790177534073029;
	shr.u64 	%rd1712, %rd1711, 56;
	cvt.u32.u64 	%r1868, %rd1712;
	add.s64 	%rd1713, %rd17832, 29183811082954555;
	shr.u64 	%rd1714, %rd1713, 48;
	cvt.u32.u64 	%r1869, %rd1714;
	add.s64 	%rd1715, %rd17832, 191888481756987;
	shr.u64 	%rd1716, %rd1715, 40;
	cvt.u32.u64 	%r1870, %rd1716;
	add.s64 	%rd1717, %rd17832, 573458523963;
	shr.u64 	%rd1718, %rd1717, 32;
	cvt.u32.u64 	%r1871, %rd1718;
	add.s64 	%rd1719, %rd17832, 2227873595;
	cvt.u32.u64 	%r1872, %rd1719;
	add.s64 	%rd1720, %rd17832, 13281083;
	cvt.u32.u64 	%r1873, %rd1720;
	add.s64 	%rd1721, %rd17832, 42811;
	cvt.u32.u64 	%r1874, %rd1721;
	cvt.u32.u64 	%r1875, %rd17832;
	add.s32 	%r1876, %r1875, 59;
	add.s64 	%rd1722, %rd17833, 4354685564936845355;
	shr.u64 	%rd1723, %rd1722, 56;
	cvt.u32.u64 	%r1877, %rd1723;
	add.s64 	%rd1724, %rd17833, 31229922661169195;
	shr.u64 	%rd1725, %rd1724, 48;
	cvt.u32.u64 	%r1878, %rd1725;
	add.s64 	%rd1726, %rd17833, 267675222997035;
	shr.u64 	%rd1727, %rd1726, 40;
	cvt.u32.u64 	%r1879, %rd1727;
	add.s64 	%rd1728, %rd17833, 493897447467;
	shr.u64 	%rd1729, %rd1728, 32;
	add.s64 	%rd1730, %rd17833, 4271175723;
	cvt.u32.u64 	%r1880, %rd1730;
	add.s64 	%rd1731, %rd17833, 9762859;
	cvt.u32.u64 	%r1881, %rd1731;
	add.s64 	%rd1732, %rd17833, 63531;
	cvt.u32.u64 	%r1882, %rd1732;
	cvt.u32.u64 	%r1883, %rd17833;
	add.s64 	%rd1733, %rd17834, -6534734903238641935;
	shr.u64 	%rd1734, %rd1733, 56;
	cvt.u32.u64 	%r1884, %rd1734;
	add.s64 	%rd1735, %rd17834, 22506154212800241;
	shr.u64 	%rd1736, %rd1735, 48;
	cvt.u32.u64 	%r1885, %rd1736;
	add.s64 	%rd1737, %rd17834, 269631052658417;
	shr.u64 	%rd1738, %rd1737, 40;
	cvt.u32.u64 	%r1886, %rd1738;
	add.s64 	%rd1739, %rd17834, 250703853297;
	shr.u64 	%rd1740, %rd1739, 32;
	add.s64 	%rd1741, %rd17834, 1595750129;
	cvt.u32.u64 	%r1887, %rd1741;
	add.s64 	%rd1742, %rd17834, 1914609;
	cvt.u32.u64 	%r1888, %rd1742;
	add.s64 	%rd1743, %rd17834, 14065;
	cvt.u32.u64 	%r1889, %rd1743;
	shr.u32 	%r1890, %r1889, 8;
	cvt.u32.u64 	%r1891, %rd17834;
	add.s32 	%r1892, %r1891, 49;
	and.b32  	%r1893, %r1892, 63;
	or.b32  	%r1894, %r1893, 64;
	mov.u32 	%r1895, 64;
	shl.b32 	%r1896, %r1860, 8;
	or.b32  	%r1897, %r1896, %r1859;
	and.b32  	%r1898, %r1897, 65528;
	shl.b32 	%r1899, %r1861, 16;
	and.b32  	%r1900, %r1899, 16711680;
	or.b32  	%r1901, %r1898, %r1900;
	and.b32  	%r1902, %r1862, 192;
	shl.b32 	%r1903, %r1862, 24;
	and.b32  	%r1904, %r1867, 240;
	prmt.b32 	%r1905, %r1863, %r1864, %r1895;
	mov.u32 	%r1906, 1040;
	prmt.b32 	%r1907, %r1905, %r1865, %r1906;
	mov.u32 	%r1908, 16912;
	prmt.b32 	%r1909, %r1907, %r1867, %r1908;
	shl.b32 	%r1910, %r1869, 8;
	and.b32  	%r1911, %r1910, 65280;
	or.b32  	%r1912, %r1911, %r1868;
	shl.b32 	%r1913, %r1870, 16;
	and.b32  	%r1914, %r1913, 16711680;
	or.b32  	%r1915, %r1912, %r1914;
	and.b32  	%r1916, %r1871, 252;
	shl.b32 	%r1917, %r1871, 24;
	or.b32  	%r1918, %r1915, %r1917;
	shr.u32 	%r1919, %r1872, 24;
	shr.u32 	%r1920, %r1873, 8;
	and.b32  	%r1921, %r1920, 65280;
	or.b32  	%r1922, %r1921, %r1919;
	shl.b32 	%r1923, %r1874, 8;
	and.b32  	%r1924, %r1923, 16711680;
	or.b32  	%r1925, %r1922, %r1924;
	and.b32  	%r1926, %r1876, 255;
	shl.b32 	%r1927, %r1878, 8;
	and.b32  	%r1928, %r1927, 65280;
	or.b32  	%r1929, %r1928, %r1877;
	shl.b32 	%r1930, %r1879, 16;
	and.b32  	%r1931, %r1930, 16711680;
	or.b32  	%r1932, %r1929, %r1931;
	cvt.u32.u64 	%r1933, %rd1729;
	shl.b32 	%r1934, %r1933, 24;
	or.b32  	%r1935, %r1934, %r1931;
	shr.u32 	%r1936, %r1880, 24;
	shr.u32 	%r1937, %r1881, 8;
	and.b32  	%r1938, %r1937, 65280;
	or.b32  	%r1939, %r1938, %r1936;
	shl.b32 	%r1940, %r1882, 8;
	and.b32  	%r1941, %r1940, 16711680;
	or.b32  	%r1942, %r1939, %r1941;
	shl.b32 	%r1943, %r1883, 24;
	add.s32 	%r1944, %r1943, 721420288;
	or.b32  	%r1945, %r1944, %r1941;
	shl.b32 	%r1946, %r1885, 8;
	and.b32  	%r1947, %r1946, 65280;
	or.b32  	%r1948, %r1947, %r1884;
	shl.b32 	%r1949, %r1886, 16;
	and.b32  	%r1950, %r1949, 16711680;
	or.b32  	%r1951, %r1948, %r1950;
	cvt.u32.u64 	%r1952, %rd1740;
	shl.b32 	%r1953, %r1952, 24;
	or.b32  	%r1954, %r1953, %r1950;
	shr.u32 	%r1955, %r1887, 24;
	shr.u32 	%r1956, %r1888, 8;
	and.b32  	%r1957, %r1956, 65280;
	or.b32  	%r1958, %r1957, %r1955;
	and.b32  	%r1959, %r1890, 255;
	prmt.b32 	%r1960, %r1894, %r1959, 8452;
	and.b32  	%r1961, %r1903, 1056964608;
	or.b32  	%r1962, %r1901, %r1961;
	shr.u32 	%r1963, %r1902, 6;
	shl.b32 	%r1964, %r1909, 2;
	and.b32  	%r1965, %r1964, 1073741820;
	or.b32  	%r1966, %r1965, %r1963;
	shr.u32 	%r1967, %r1904, 4;
	shl.b32 	%r1968, %r1918, 4;
	and.b32  	%r1969, %r1968, 1073741808;
	or.b32  	%r1970, %r1969, %r1967;
	shr.u32 	%r1971, %r1916, 2;
	shl.b32 	%r1972, %r1925, 6;
	or.b32  	%r1973, %r1972, %r1971;
	shl.b32 	%r1974, %r1932, 8;
	and.b32  	%r1975, %r1974, 1073741568;
	or.b32  	%r1976, %r1975, %r1926;
	shr.u32 	%r1977, %r1935, 22;
	shl.b32 	%r1978, %r1942, 10;
	and.b32  	%r1979, %r1978, 1073740800;
	or.b32  	%r1980, %r1979, %r1977;
	shr.u32 	%r1981, %r1945, 20;
	shl.b32 	%r1982, %r1951, 12;
	and.b32  	%r1983, %r1982, 1073737728;
	or.b32  	%r1984, %r1983, %r1981;
	shr.u32 	%r1985, %r1954, 18;
	shl.b32 	%r1986, %r1958, 14;
	or.b32  	%r1987, %r1986, %r1985;
	mul.wide.u32 	%rd1744, %r1894, 1073741823;
	shr.u64 	%rd1745, %rd1744, 30;
	mul.wide.u32 	%rd1746, %r1894, 1048575;
	add.s64 	%rd1747, %rd1746, %rd1745;
	cvt.u32.u64 	%r1988, %rd1747;
	shr.u32 	%r1989, %r1988, 24;
	and.b32  	%r1990, %r1989, 63;
	shr.u64 	%rd1748, %rd1747, 24;
	cvt.u32.u64 	%r1991, %rd1748;
	and.b32  	%r1992, %r1991, 536870848;
	or.b32  	%r1993, %r1992, %r1990;
	mul.wide.u32 	%rd1749, %r1993, 485872621;
	mul.lo.s32 	%r1994, %r1993, 485872621;
	and.b32  	%r1995, %r1994, 1073741823;
	shr.u64 	%rd1750, %rd1749, 30;
	mul.wide.u32 	%rd1751, %r1993, 541690985;
	add.s64 	%rd1752, %rd1751, %rd1750;
	cvt.u32.u64 	%r1996, %rd1752;
	and.b32  	%r1997, %r1996, 1073741823;
	shr.u64 	%rd1753, %rd1752, 30;
	mul.wide.u32 	%rd1754, %r1993, 796511589;
	add.s64 	%rd1755, %rd1754, %rd1753;
	cvt.u32.u64 	%r1998, %rd1755;
	and.b32  	%r1999, %r1998, 1073741823;
	shr.u64 	%rd1756, %rd1755, 30;
	mul.wide.u32 	%rd1757, %r1993, 935229352;
	add.s64 	%rd1758, %rd1757, %rd1756;
	cvt.u32.u64 	%r2000, %rd1758;
	and.b32  	%r2001, %r2000, 1073741823;
	shr.u64 	%rd1759, %rd1758, 30;
	mul.wide.u32 	%rd1760, %r1993, 20;
	add.s64 	%rd1761, %rd1760, %rd1759;
	cvt.u32.u64 	%r2002, %rd1761;
	and.b32  	%r2003, %r2002, 1073741823;
	shr.u64 	%rd1762, %rd1761, 30;
	cvt.u32.u64 	%r2004, %rd1762;
	shl.b32 	%r2005, %r1993, 12;
	and.b32  	%r2006, %r2005, 16773120;
	sub.s32 	%r2007, %r1962, %r1995;
	shr.u32 	%r2008, %r2007, 31;
	shl.b32 	%r2009, %r2008, 30;
	add.s32 	%r2010, %r2009, %r2007;
	add.s32 	%r2011, %r1997, %r2008;
	sub.s32 	%r2012, %r1966, %r2011;
	shr.u32 	%r2013, %r2012, 31;
	shl.b32 	%r2014, %r2013, 30;
	add.s32 	%r2015, %r2014, %r2012;
	add.s32 	%r2016, %r2013, %r1999;
	sub.s32 	%r2017, %r1970, %r2016;
	shr.u32 	%r2018, %r2017, 31;
	shl.b32 	%r2019, %r2018, 30;
	add.s32 	%r2020, %r2019, %r2017;
	add.s32 	%r2021, %r2018, %r2001;
	sub.s32 	%r2022, %r1973, %r2021;
	shr.u32 	%r2023, %r2022, 31;
	shl.b32 	%r2024, %r2023, 30;
	add.s32 	%r2025, %r2024, %r2022;
	add.s32 	%r2026, %r2023, %r2003;
	sub.s32 	%r2027, %r1976, %r2026;
	shr.u32 	%r2028, %r2027, 31;
	shl.b32 	%r2029, %r2028, 30;
	add.s32 	%r2030, %r2029, %r2027;
	add.s32 	%r2031, %r2028, %r2004;
	sub.s32 	%r2032, %r1980, %r2031;
	shr.u32 	%r2033, %r2032, 31;
	shl.b32 	%r2034, %r2033, 30;
	add.s32 	%r2035, %r2034, %r2032;
	sub.s32 	%r2036, %r1984, %r2033;
	shr.u32 	%r2037, %r2036, 31;
	shl.b32 	%r2038, %r2037, 30;
	add.s32 	%r2039, %r2038, %r2036;
	sub.s32 	%r2040, %r1987, %r2037;
	shr.u32 	%r2041, %r2040, 31;
	shl.b32 	%r2042, %r2041, 30;
	add.s32 	%r2043, %r2042, %r2040;
	or.b32  	%r2044, %r2041, %r2006;
	sub.s32 	%r2045, %r1960, %r2044;
	shr.u32 	%r2046, %r2045, 7;
	and.b32  	%r2047, %r2046, 16777216;
	add.s32 	%r2048, %r2047, %r2045;
	add.s32 	%r2049, %r2010, -485872621;
	shr.u32 	%r2050, %r2049, 31;
	shl.b32 	%r2051, %r2050, 30;
	add.s32 	%r2052, %r2049, %r2051;
	add.s32 	%r2053, %r2050, 541690985;
	sub.s32 	%r2054, %r2015, %r2053;
	shr.u32 	%r2055, %r2054, 31;
	mov.u32 	%r2056, -541690985;
	sub.s32 	%r2057, %r2056, %r2050;
	add.s32 	%r2058, %r2015, %r2057;
	shl.b32 	%r2059, %r2055, 30;
	add.s32 	%r2060, %r2058, %r2059;
	add.s32 	%r2061, %r2055, 796511589;
	sub.s32 	%r2062, %r2020, %r2061;
	shr.u32 	%r2063, %r2062, 31;
	mov.u32 	%r2064, -796511589;
	sub.s32 	%r2065, %r2064, %r2055;
	add.s32 	%r2066, %r2020, %r2065;
	shl.b32 	%r2067, %r2063, 30;
	add.s32 	%r2068, %r2066, %r2067;
	or.b32  	%r2069, %r2063, 935229352;
	sub.s32 	%r2070, %r2025, %r2069;
	shr.u32 	%r2071, %r2070, 31;
	mov.u32 	%r2072, -935229352;
	sub.s32 	%r2073, %r2072, %r2063;
	add.s32 	%r2074, %r2025, %r2073;
	shl.b32 	%r2075, %r2071, 30;
	add.s32 	%r2076, %r2074, %r2075;
	or.b32  	%r2077, %r2071, 20;
	sub.s32 	%r2078, %r2030, %r2077;
	shr.u32 	%r2079, %r2078, 31;
	mov.u32 	%r2080, -20;
	sub.s32 	%r2081, %r2080, %r2071;
	add.s32 	%r2082, %r2030, %r2081;
	shl.b32 	%r2083, %r2079, 30;
	add.s32 	%r2084, %r2082, %r2083;
	sub.s32 	%r2085, %r2035, %r2079;
	shr.u32 	%r2086, %r2085, 31;
	shr.s32 	%r2087, %r2078, 31;
	add.s32 	%r2088, %r2035, %r2087;
	shl.b32 	%r2089, %r2086, 30;
	add.s32 	%r2090, %r2088, %r2089;
	sub.s32 	%r2091, %r2039, %r2086;
	shr.u32 	%r2092, %r2091, 31;
	shr.s32 	%r2093, %r2085, 31;
	add.s32 	%r2094, %r2039, %r2093;
	shl.b32 	%r2095, %r2092, 30;
	add.s32 	%r2096, %r2094, %r2095;
	sub.s32 	%r2097, %r2043, %r2092;
	shr.u32 	%r2098, %r2097, 31;
	shr.s32 	%r2099, %r2091, 31;
	add.s32 	%r2100, %r2043, %r2099;
	shl.b32 	%r2101, %r2098, 30;
	add.s32 	%r2102, %r2100, %r2101;
	or.b32  	%r2103, %r2098, 4096;
	sub.s32 	%r2104, %r2048, %r2103;
	shr.u32 	%r2105, %r2104, 31;
	mov.u32 	%r2106, -4096;
	sub.s32 	%r2107, %r2106, %r2098;
	add.s32 	%r2108, %r2048, %r2107;
	shl.b32 	%r2109, %r2105, 16;
	add.s32 	%r2110, %r2108, %r2109;
	add.s32 	%r2111, %r2105, -1;
	xor.b32  	%r2112, %r2052, %r2010;
	and.b32  	%r2113, %r2111, %r2112;
	xor.b32  	%r2114, %r2113, %r2010;
	xor.b32  	%r2115, %r2060, %r2015;
	and.b32  	%r2116, %r2111, %r2115;
	xor.b32  	%r2117, %r2116, %r2015;
	xor.b32  	%r2118, %r2068, %r2020;
	and.b32  	%r2119, %r2111, %r2118;
	xor.b32  	%r2120, %r2119, %r2020;
	xor.b32  	%r2121, %r2076, %r2025;
	and.b32  	%r2122, %r2111, %r2121;
	xor.b32  	%r2123, %r2122, %r2025;
	xor.b32  	%r2124, %r2084, %r2030;
	and.b32  	%r2125, %r2111, %r2124;
	xor.b32  	%r2126, %r2125, %r2030;
	xor.b32  	%r2127, %r2090, %r2035;
	and.b32  	%r2128, %r2111, %r2127;
	xor.b32  	%r2129, %r2128, %r2035;
	xor.b32  	%r2130, %r2096, %r2039;
	and.b32  	%r2131, %r2111, %r2130;
	xor.b32  	%r2132, %r2131, %r2039;
	xor.b32  	%r2133, %r2102, %r2043;
	and.b32  	%r2134, %r2111, %r2133;
	xor.b32  	%r2135, %r2134, %r2043;
	xor.b32  	%r2136, %r2110, %r2048;
	and.b32  	%r2137, %r2136, %r2111;
	xor.b32  	%r2138, %r2137, %r2048;
	add.s32 	%r2139, %r2114, -485872621;
	shr.u32 	%r2140, %r2139, 31;
	shl.b32 	%r2141, %r2140, 30;
	add.s32 	%r2142, %r2139, %r2141;
	add.s32 	%r2143, %r2140, 541690985;
	sub.s32 	%r2144, %r2117, %r2143;
	shr.u32 	%r2145, %r2144, 31;
	sub.s32 	%r2146, %r2056, %r2140;
	add.s32 	%r2147, %r2146, %r2117;
	shl.b32 	%r2148, %r2145, 30;
	add.s32 	%r2149, %r2147, %r2148;
	add.s32 	%r2150, %r2145, 796511589;
	sub.s32 	%r2151, %r2120, %r2150;
	shr.u32 	%r2152, %r2151, 31;
	sub.s32 	%r2153, %r2064, %r2145;
	add.s32 	%r2154, %r2153, %r2120;
	shl.b32 	%r2155, %r2152, 30;
	add.s32 	%r2156, %r2154, %r2155;
	or.b32  	%r2157, %r2152, 935229352;
	sub.s32 	%r2158, %r2123, %r2157;
	shr.u32 	%r2159, %r2158, 31;
	sub.s32 	%r2160, %r2072, %r2152;
	add.s32 	%r2161, %r2160, %r2123;
	shl.b32 	%r2162, %r2159, 30;
	add.s32 	%r2163, %r2161, %r2162;
	or.b32  	%r2164, %r2159, 20;
	sub.s32 	%r2165, %r2126, %r2164;
	shr.u32 	%r2166, %r2165, 31;
	sub.s32 	%r2167, %r2080, %r2159;
	add.s32 	%r2168, %r2167, %r2126;
	shl.b32 	%r2169, %r2166, 30;
	add.s32 	%r2170, %r2168, %r2169;
	sub.s32 	%r2171, %r2129, %r2166;
	shr.u32 	%r2172, %r2171, 31;
	shr.s32 	%r2173, %r2165, 31;
	add.s32 	%r2174, %r2173, %r2129;
	shl.b32 	%r2175, %r2172, 30;
	add.s32 	%r2176, %r2174, %r2175;
	sub.s32 	%r2177, %r2132, %r2172;
	shr.u32 	%r2178, %r2177, 31;
	shr.s32 	%r2179, %r2171, 31;
	add.s32 	%r2180, %r2179, %r2132;
	shl.b32 	%r2181, %r2178, 30;
	add.s32 	%r2182, %r2180, %r2181;
	sub.s32 	%r2183, %r2135, %r2178;
	shr.u32 	%r2184, %r2183, 31;
	shr.s32 	%r2185, %r2177, 31;
	add.s32 	%r2186, %r2185, %r2135;
	shl.b32 	%r2187, %r2184, 30;
	add.s32 	%r2188, %r2186, %r2187;
	or.b32  	%r2189, %r2184, 4096;
	sub.s32 	%r2190, %r2138, %r2189;
	shr.u32 	%r2191, %r2190, 31;
	sub.s32 	%r2192, %r2106, %r2184;
	mov.u32 	%r9037, 0;
	add.s32 	%r2193, %r2192, %r2138;
	add.s32 	%r2194, %r2191, -1;
	xor.b32  	%r2195, %r2142, %r2114;
	and.b32  	%r2196, %r2194, %r2195;
	xor.b32  	%r2197, %r2196, %r2114;
	xor.b32  	%r2198, %r2149, %r2117;
	and.b32  	%r2199, %r2194, %r2198;
	xor.b32  	%r2200, %r2199, %r2117;
	xor.b32  	%r2201, %r2156, %r2120;
	and.b32  	%r2202, %r2194, %r2201;
	xor.b32  	%r2203, %r2202, %r2120;
	xor.b32  	%r2204, %r2163, %r2123;
	and.b32  	%r2205, %r2194, %r2204;
	xor.b32  	%r2206, %r2205, %r2123;
	xor.b32  	%r2207, %r2170, %r2126;
	and.b32  	%r2208, %r2194, %r2207;
	xor.b32  	%r2209, %r2208, %r2126;
	xor.b32  	%r2210, %r2176, %r2129;
	and.b32  	%r2211, %r2194, %r2210;
	xor.b32  	%r2212, %r2211, %r2129;
	xor.b32  	%r2213, %r2182, %r2132;
	and.b32  	%r2214, %r2194, %r2213;
	xor.b32  	%r2215, %r2214, %r2132;
	xor.b32  	%r2216, %r2188, %r2135;
	and.b32  	%r2217, %r2194, %r2216;
	xor.b32  	%r2218, %r2217, %r2135;
	cvt.u16.u32 	%rs33, %r2197;
	and.b16  	%rs34, %rs33, 240;
	and.b16  	%rs35, %rs33, 15;
	and.b16  	%rs36, %rs33, 8;
	shr.u16 	%rs37, %rs34, 4;
	shr.u16 	%rs38, %rs33, 8;
	and.b16  	%rs39, %rs38, 15;
	shr.u16 	%rs40, %rs33, 12;
	shr.u32 	%r2219, %r2197, 16;
	cvt.u16.u32 	%rs41, %r2219;
	and.b16  	%rs42, %rs41, 15;
	shr.u32 	%r2220, %r2197, 20;
	cvt.u16.u32 	%rs43, %r2220;
	and.b16  	%rs44, %rs43, 15;
	shr.u32 	%r2221, %r2197, 24;
	cvt.u16.u32 	%rs45, %r2221;
	and.b16  	%rs46, %rs45, 15;
	shr.u32 	%r2222, %r2197, 28;
	cvt.u16.u32 	%rs47, %r2200;
	shl.b16 	%rs48, %rs47, 2;
	cvt.u16.u32 	%rs49, %r2222;
	or.b16  	%rs50, %rs48, %rs49;
	and.b16  	%rs51, %rs50, 15;
	shr.u16 	%rs52, %rs47, 2;
	and.b16  	%rs53, %rs52, 15;
	shr.u16 	%rs54, %rs47, 6;
	and.b16  	%rs55, %rs54, 15;
	shr.u16 	%rs56, %rs47, 10;
	and.b16  	%rs57, %rs56, 15;
	shr.u32 	%r2223, %r2200, 14;
	cvt.u16.u32 	%rs58, %r2223;
	and.b16  	%rs59, %rs58, 15;
	shr.u32 	%r2224, %r2200, 18;
	cvt.u16.u32 	%rs60, %r2224;
	and.b16  	%rs61, %rs60, 15;
	shr.u32 	%r2225, %r2200, 22;
	cvt.u16.u32 	%rs62, %r2225;
	and.b16  	%rs63, %rs62, 15;
	shr.u32 	%r2226, %r2200, 26;
	cvt.u16.u32 	%rs64, %r2226;
	and.b16  	%rs65, %rs64, 15;
	cvt.u16.u32 	%rs66, %r2203;
	and.b16  	%rs67, %rs66, 240;
	and.b16  	%rs68, %rs66, 15;
	shr.u16 	%rs69, %rs67, 4;
	shr.u16 	%rs70, %rs66, 8;
	and.b16  	%rs71, %rs70, 15;
	shr.u16 	%rs72, %rs66, 12;
	shr.u32 	%r2227, %r2203, 16;
	cvt.u16.u32 	%rs73, %r2227;
	and.b16  	%rs74, %rs73, 15;
	shr.u32 	%r2228, %r2203, 20;
	cvt.u16.u32 	%rs75, %r2228;
	and.b16  	%rs76, %rs75, 15;
	shr.u32 	%r2229, %r2203, 24;
	cvt.u16.u32 	%rs77, %r2229;
	and.b16  	%rs78, %rs77, 15;
	shr.u32 	%r2230, %r2203, 28;
	cvt.u16.u32 	%rs79, %r2230;
	cvt.u16.u32 	%rs80, %r2206;
	shl.b16 	%rs81, %rs80, 2;
	or.b16  	%rs82, %rs81, %rs79;
	and.b16  	%rs83, %rs82, 15;
	shr.u16 	%rs84, %rs80, 2;
	and.b16  	%rs85, %rs84, 15;
	shr.u16 	%rs86, %rs80, 6;
	and.b16  	%rs87, %rs86, 15;
	shr.u16 	%rs88, %rs80, 10;
	and.b16  	%rs89, %rs88, 15;
	shr.u32 	%r2231, %r2206, 14;
	cvt.u16.u32 	%rs90, %r2231;
	and.b16  	%rs91, %rs90, 15;
	shr.u32 	%r2232, %r2206, 18;
	cvt.u16.u32 	%rs92, %r2232;
	and.b16  	%rs93, %rs92, 15;
	shr.u32 	%r2233, %r2206, 22;
	cvt.u16.u32 	%rs94, %r2233;
	and.b16  	%rs95, %rs94, 15;
	shr.u32 	%r2234, %r2206, 26;
	cvt.u16.u32 	%rs96, %r2234;
	and.b16  	%rs97, %rs96, 15;
	cvt.u16.u32 	%rs98, %r2209;
	and.b16  	%rs99, %rs98, 240;
	and.b16  	%rs100, %rs98, 15;
	shr.u16 	%rs101, %rs99, 4;
	shr.u16 	%rs102, %rs98, 8;
	and.b16  	%rs103, %rs102, 15;
	shr.u16 	%rs104, %rs98, 12;
	shr.u32 	%r2235, %r2209, 16;
	cvt.u16.u32 	%rs105, %r2235;
	and.b16  	%rs106, %rs105, 15;
	shr.u32 	%r2236, %r2209, 20;
	cvt.u16.u32 	%rs107, %r2236;
	and.b16  	%rs108, %rs107, 15;
	shr.u32 	%r2237, %r2209, 24;
	cvt.u16.u32 	%rs109, %r2237;
	and.b16  	%rs110, %rs109, 15;
	shr.u32 	%r2238, %r2209, 28;
	cvt.u16.u32 	%rs111, %r2238;
	cvt.u16.u32 	%rs112, %r2212;
	shl.b16 	%rs113, %rs112, 2;
	or.b16  	%rs114, %rs113, %rs111;
	and.b16  	%rs115, %rs114, 15;
	shr.u16 	%rs116, %rs112, 2;
	and.b16  	%rs117, %rs116, 15;
	shr.u16 	%rs118, %rs112, 6;
	and.b16  	%rs119, %rs118, 15;
	shr.u16 	%rs120, %rs112, 10;
	and.b16  	%rs121, %rs120, 15;
	shr.u32 	%r2239, %r2212, 14;
	cvt.u16.u32 	%rs122, %r2239;
	and.b16  	%rs123, %rs122, 15;
	shr.u32 	%r2240, %r2212, 18;
	cvt.u16.u32 	%rs124, %r2240;
	and.b16  	%rs125, %rs124, 15;
	shr.u32 	%r2241, %r2212, 22;
	cvt.u16.u32 	%rs126, %r2241;
	and.b16  	%rs127, %rs126, 15;
	shr.u32 	%r2242, %r2212, 26;
	cvt.u16.u32 	%rs128, %r2242;
	and.b16  	%rs129, %rs128, 15;
	cvt.u16.u32 	%rs130, %r2215;
	and.b16  	%rs131, %rs130, 240;
	and.b16  	%rs132, %rs130, 15;
	shr.u16 	%rs133, %rs131, 4;
	shr.u16 	%rs134, %rs130, 8;
	and.b16  	%rs135, %rs134, 15;
	shr.u16 	%rs136, %rs130, 12;
	shr.u32 	%r2243, %r2215, 16;
	cvt.u16.u32 	%rs137, %r2243;
	and.b16  	%rs138, %rs137, 15;
	shr.u32 	%r2244, %r2215, 20;
	cvt.u16.u32 	%rs139, %r2244;
	and.b16  	%rs140, %rs139, 15;
	shr.u32 	%r2245, %r2215, 24;
	cvt.u16.u32 	%rs141, %r2245;
	and.b16  	%rs142, %rs141, 15;
	shr.u32 	%r2246, %r2215, 28;
	cvt.u16.u32 	%rs143, %r2246;
	cvt.u16.u32 	%rs144, %r2218;
	shl.b16 	%rs145, %rs144, 2;
	or.b16  	%rs146, %rs145, %rs143;
	and.b16  	%rs147, %rs146, 15;
	shr.u16 	%rs148, %rs144, 2;
	and.b16  	%rs149, %rs148, 15;
	shr.u16 	%rs150, %rs144, 6;
	and.b16  	%rs151, %rs150, 15;
	shr.u16 	%rs152, %rs144, 10;
	and.b16  	%rs153, %rs152, 15;
	shr.u32 	%r2247, %r2218, 14;
	cvt.u16.u32 	%rs154, %r2247;
	and.b16  	%rs155, %rs154, 15;
	shr.u32 	%r2248, %r2218, 18;
	cvt.u16.u32 	%rs156, %r2248;
	and.b16  	%rs157, %rs156, 15;
	shr.u32 	%r2249, %r2218, 22;
	cvt.u16.u32 	%rs158, %r2249;
	and.b16  	%rs159, %rs158, 15;
	shr.u32 	%r2250, %r2218, 26;
	cvt.u16.u32 	%rs160, %r2250;
	and.b16  	%rs161, %rs160, 15;
	cvt.u16.u32 	%rs162, %r2193;
	cvt.u16.u32 	%rs163, %r2138;
	xor.b16  	%rs164, %rs162, %rs163;
	cvt.u16.u32 	%rs165, %r2194;
	and.b16  	%rs166, %rs164, %rs165;
	xor.b16  	%rs167, %rs166, %rs163;
	and.b16  	%rs168, %rs167, 240;
	and.b16  	%rs169, %rs167, 15;
	shr.u16 	%rs170, %rs168, 4;
	shr.u16 	%rs171, %rs167, 8;
	and.b16  	%rs172, %rs171, 15;
	shr.u16 	%rs173, %rs167, 12;
	shr.u16 	%rs174, %rs36, 3;
	shl.b16 	%rs175, %rs174, 4;
	add.s16 	%rs176, %rs37, %rs174;
	shr.u16 	%rs177, %rs176, 4;
	add.s16 	%rs178, %rs177, %rs39;
	and.b16  	%rs179, %rs176, 15;
	and.b16  	%rs180, %rs176, 8;
	shr.u16 	%rs181, %rs180, 3;
	shl.b16 	%rs182, %rs181, 4;
	sub.s16 	%rs183, %rs179, %rs182;
	and.b16  	%rs184, %rs183, 128;
	add.s16 	%rs185, %rs178, %rs181;
	shr.u16 	%rs186, %rs185, 4;
	add.s16 	%rs187, %rs186, %rs40;
	and.b16  	%rs188, %rs185, 15;
	and.b16  	%rs189, %rs185, 8;
	shr.u16 	%rs190, %rs189, 3;
	shl.b16 	%rs191, %rs190, 4;
	add.s16 	%rs192, %rs187, %rs190;
	shr.u16 	%rs193, %rs192, 4;
	add.s16 	%rs194, %rs193, %rs42;
	and.b16  	%rs195, %rs192, 15;
	and.b16  	%rs196, %rs192, 8;
	shr.u16 	%rs197, %rs196, 3;
	shl.b16 	%rs198, %rs197, 4;
	add.s16 	%rs199, %rs194, %rs197;
	shr.u16 	%rs200, %rs199, 4;
	add.s16 	%rs201, %rs200, %rs44;
	and.b16  	%rs202, %rs199, 15;
	and.b16  	%rs203, %rs199, 8;
	shr.u16 	%rs204, %rs203, 3;
	shl.b16 	%rs205, %rs204, 4;
	add.s16 	%rs206, %rs201, %rs204;
	shr.u16 	%rs207, %rs206, 4;
	add.s16 	%rs208, %rs207, %rs46;
	and.b16  	%rs209, %rs206, 15;
	and.b16  	%rs210, %rs206, 8;
	shr.u16 	%rs211, %rs210, 3;
	shl.b16 	%rs212, %rs211, 4;
	add.s16 	%rs213, %rs208, %rs211;
	shr.u16 	%rs214, %rs213, 4;
	add.s16 	%rs215, %rs214, %rs51;
	and.b16  	%rs216, %rs213, 15;
	and.b16  	%rs217, %rs213, 8;
	shr.u16 	%rs218, %rs217, 3;
	shl.b16 	%rs219, %rs218, 4;
	add.s16 	%rs220, %rs215, %rs218;
	shr.u16 	%rs221, %rs220, 4;
	add.s16 	%rs222, %rs221, %rs53;
	and.b16  	%rs223, %rs220, 15;
	and.b16  	%rs224, %rs220, 8;
	shr.u16 	%rs225, %rs224, 3;
	shl.b16 	%rs226, %rs225, 4;
	add.s16 	%rs227, %rs222, %rs225;
	shr.u16 	%rs228, %rs227, 4;
	add.s16 	%rs229, %rs228, %rs55;
	and.b16  	%rs230, %rs227, 15;
	and.b16  	%rs231, %rs227, 8;
	shr.u16 	%rs232, %rs231, 3;
	shl.b16 	%rs233, %rs232, 4;
	add.s16 	%rs234, %rs229, %rs232;
	shr.u16 	%rs235, %rs234, 4;
	add.s16 	%rs236, %rs235, %rs57;
	and.b16  	%rs237, %rs234, 15;
	and.b16  	%rs238, %rs234, 8;
	shr.u16 	%rs239, %rs238, 3;
	shl.b16 	%rs240, %rs239, 4;
	add.s16 	%rs241, %rs236, %rs239;
	shr.u16 	%rs242, %rs241, 4;
	add.s16 	%rs243, %rs242, %rs59;
	and.b16  	%rs244, %rs241, 15;
	and.b16  	%rs245, %rs241, 8;
	shr.u16 	%rs246, %rs245, 3;
	shl.b16 	%rs247, %rs246, 4;
	add.s16 	%rs248, %rs243, %rs246;
	shr.u16 	%rs249, %rs248, 4;
	add.s16 	%rs250, %rs249, %rs61;
	and.b16  	%rs251, %rs248, 15;
	and.b16  	%rs252, %rs248, 8;
	shr.u16 	%rs253, %rs252, 3;
	shl.b16 	%rs254, %rs253, 4;
	add.s16 	%rs255, %rs250, %rs253;
	shr.u16 	%rs256, %rs255, 4;
	add.s16 	%rs257, %rs256, %rs63;
	and.b16  	%rs258, %rs255, 15;
	and.b16  	%rs259, %rs255, 8;
	shr.u16 	%rs260, %rs259, 3;
	shl.b16 	%rs261, %rs260, 4;
	add.s16 	%rs262, %rs257, %rs260;
	shr.u16 	%rs263, %rs262, 4;
	add.s16 	%rs264, %rs263, %rs65;
	and.b16  	%rs265, %rs262, 15;
	and.b16  	%rs266, %rs262, 8;
	shr.u16 	%rs267, %rs266, 3;
	shl.b16 	%rs268, %rs267, 4;
	add.s16 	%rs269, %rs264, %rs267;
	shr.u16 	%rs270, %rs269, 4;
	add.s16 	%rs271, %rs270, %rs68;
	and.b16  	%rs272, %rs269, 15;
	and.b16  	%rs273, %rs269, 8;
	shr.u16 	%rs274, %rs273, 3;
	shl.b16 	%rs275, %rs274, 4;
	add.s16 	%rs276, %rs271, %rs274;
	shr.u16 	%rs277, %rs276, 4;
	add.s16 	%rs278, %rs277, %rs69;
	and.b16  	%rs279, %rs276, 15;
	and.b16  	%rs280, %rs276, 8;
	shr.u16 	%rs281, %rs280, 3;
	shl.b16 	%rs282, %rs281, 4;
	mov.u32 	%r9038, 1;
	sub.s16 	%rs283, %rs279, %rs282;
	cvt.u32.u16 	%r2251, %rs283;
	sub.s16 	%rs284, %rs272, %rs275;
	and.b16  	%rs285, %rs284, 255;
	cvt.u32.u16 	%r2252, %rs285;
	prmt.b32 	%r2253, %r2251, %r2252, 30212;
	sub.s16 	%rs286, %rs265, %rs268;
	cvt.u32.u16 	%r2254, %rs286;
	sub.s16 	%rs287, %rs258, %rs261;
	and.b16  	%rs288, %rs287, 255;
	cvt.u32.u16 	%r2255, %rs288;
	prmt.b32 	%r2256, %r2254, %r2255, 30212;
	sub.s16 	%rs289, %rs251, %rs254;
	cvt.u32.u16 	%r2257, %rs289;
	sub.s16 	%rs290, %rs244, %rs247;
	and.b16  	%rs291, %rs290, 255;
	cvt.u32.u16 	%r2258, %rs291;
	prmt.b32 	%r2259, %r2257, %r2258, 30212;
	sub.s16 	%rs292, %rs237, %rs240;
	cvt.u32.u16 	%r2260, %rs292;
	sub.s16 	%rs293, %rs230, %rs233;
	and.b16  	%rs294, %rs293, 255;
	cvt.u32.u16 	%r2261, %rs294;
	prmt.b32 	%r2262, %r2260, %r2261, 30212;
	sub.s16 	%rs295, %rs223, %rs226;
	cvt.u32.u16 	%r2263, %rs295;
	sub.s16 	%rs296, %rs216, %rs219;
	and.b16  	%rs297, %rs296, 255;
	cvt.u32.u16 	%r2264, %rs297;
	prmt.b32 	%r2265, %r2263, %r2264, 30212;
	sub.s16 	%rs298, %rs209, %rs212;
	cvt.u32.u16 	%r2266, %rs298;
	sub.s16 	%rs299, %rs202, %rs205;
	and.b16  	%rs300, %rs299, 255;
	cvt.u32.u16 	%r2267, %rs300;
	prmt.b32 	%r2268, %r2266, %r2267, 30212;
	sub.s16 	%rs301, %rs195, %rs198;
	cvt.u32.u16 	%r2269, %rs301;
	sub.s16 	%rs302, %rs188, %rs191;
	and.b16  	%rs303, %rs302, 255;
	cvt.u32.u16 	%r2270, %rs303;
	prmt.b32 	%r2271, %r2269, %r2270, 30212;
	sub.s16 	%rs304, %rs35, %rs175;
	and.b16  	%rs305, %rs304, 255;
	cvt.u32.u16 	%r2272, %rs305;
	cvt.u32.u16 	%r2273, %rs183;
	prmt.b32 	%r2274, %r2273, %r2272, 30212;
	prmt.b32 	%r2275, %r2253, %r2256, 4180;
	prmt.b32 	%r2276, %r2259, %r2262, 4180;
	prmt.b32 	%r2277, %r2265, %r2268, 4180;
	prmt.b32 	%r2278, %r2271, %r2274, 4180;
	st.local.v4.u32 	[%rd17858], {%r2278, %r2277, %r2276, %r2275};
	add.s16 	%rs306, %rs278, %rs281;
	shr.u16 	%rs307, %rs306, 4;
	add.s16 	%rs308, %rs307, %rs71;
	and.b16  	%rs309, %rs306, 15;
	and.b16  	%rs310, %rs306, 8;
	shr.u16 	%rs311, %rs310, 3;
	shl.b16 	%rs312, %rs311, 4;
	add.s16 	%rs313, %rs308, %rs311;
	shr.u16 	%rs314, %rs313, 4;
	add.s16 	%rs315, %rs314, %rs72;
	and.b16  	%rs316, %rs313, 15;
	and.b16  	%rs317, %rs313, 8;
	shr.u16 	%rs318, %rs317, 3;
	shl.b16 	%rs319, %rs318, 4;
	add.s16 	%rs320, %rs315, %rs318;
	shr.u16 	%rs321, %rs320, 4;
	add.s16 	%rs322, %rs321, %rs74;
	and.b16  	%rs323, %rs320, 15;
	and.b16  	%rs324, %rs320, 8;
	shr.u16 	%rs325, %rs324, 3;
	shl.b16 	%rs326, %rs325, 4;
	add.s16 	%rs327, %rs322, %rs325;
	shr.u16 	%rs328, %rs327, 4;
	add.s16 	%rs329, %rs328, %rs76;
	and.b16  	%rs330, %rs327, 15;
	and.b16  	%rs331, %rs327, 8;
	shr.u16 	%rs332, %rs331, 3;
	shl.b16 	%rs333, %rs332, 4;
	add.s16 	%rs334, %rs329, %rs332;
	shr.u16 	%rs335, %rs334, 4;
	add.s16 	%rs336, %rs335, %rs78;
	and.b16  	%rs337, %rs334, 15;
	and.b16  	%rs338, %rs334, 8;
	shr.u16 	%rs339, %rs338, 3;
	shl.b16 	%rs340, %rs339, 4;
	add.s16 	%rs341, %rs336, %rs339;
	shr.u16 	%rs342, %rs341, 4;
	add.s16 	%rs343, %rs342, %rs83;
	and.b16  	%rs344, %rs341, 15;
	and.b16  	%rs345, %rs341, 8;
	shr.u16 	%rs346, %rs345, 3;
	shl.b16 	%rs347, %rs346, 4;
	add.s16 	%rs348, %rs343, %rs346;
	shr.u16 	%rs349, %rs348, 4;
	add.s16 	%rs350, %rs349, %rs85;
	and.b16  	%rs351, %rs348, 15;
	and.b16  	%rs352, %rs348, 8;
	shr.u16 	%rs353, %rs352, 3;
	shl.b16 	%rs354, %rs353, 4;
	add.s16 	%rs355, %rs350, %rs353;
	shr.u16 	%rs356, %rs355, 4;
	add.s16 	%rs357, %rs356, %rs87;
	and.b16  	%rs358, %rs355, 15;
	and.b16  	%rs359, %rs355, 8;
	shr.u16 	%rs360, %rs359, 3;
	shl.b16 	%rs361, %rs360, 4;
	add.s16 	%rs362, %rs357, %rs360;
	shr.u16 	%rs363, %rs362, 4;
	add.s16 	%rs364, %rs363, %rs89;
	and.b16  	%rs365, %rs362, 15;
	and.b16  	%rs366, %rs362, 8;
	shr.u16 	%rs367, %rs366, 3;
	shl.b16 	%rs368, %rs367, 4;
	add.s16 	%rs369, %rs364, %rs367;
	shr.u16 	%rs370, %rs369, 4;
	add.s16 	%rs371, %rs370, %rs91;
	and.b16  	%rs372, %rs369, 15;
	and.b16  	%rs373, %rs369, 8;
	shr.u16 	%rs374, %rs373, 3;
	shl.b16 	%rs375, %rs374, 4;
	add.s16 	%rs376, %rs371, %rs374;
	shr.u16 	%rs377, %rs376, 4;
	add.s16 	%rs378, %rs377, %rs93;
	and.b16  	%rs379, %rs376, 15;
	and.b16  	%rs380, %rs376, 8;
	shr.u16 	%rs381, %rs380, 3;
	shl.b16 	%rs382, %rs381, 4;
	add.s16 	%rs383, %rs378, %rs381;
	shr.u16 	%rs384, %rs383, 4;
	add.s16 	%rs385, %rs384, %rs95;
	and.b16  	%rs386, %rs383, 15;
	and.b16  	%rs387, %rs383, 8;
	shr.u16 	%rs388, %rs387, 3;
	shl.b16 	%rs389, %rs388, 4;
	add.s16 	%rs390, %rs385, %rs388;
	shr.u16 	%rs391, %rs390, 4;
	add.s16 	%rs392, %rs391, %rs97;
	and.b16  	%rs393, %rs390, 15;
	and.b16  	%rs394, %rs390, 8;
	shr.u16 	%rs395, %rs394, 3;
	shl.b16 	%rs396, %rs395, 4;
	add.s16 	%rs397, %rs392, %rs395;
	shr.u16 	%rs398, %rs397, 4;
	add.s16 	%rs399, %rs398, %rs100;
	and.b16  	%rs400, %rs397, 15;
	and.b16  	%rs401, %rs397, 8;
	shr.u16 	%rs402, %rs401, 3;
	shl.b16 	%rs403, %rs402, 4;
	add.s16 	%rs404, %rs399, %rs402;
	shr.u16 	%rs405, %rs404, 4;
	add.s16 	%rs406, %rs405, %rs101;
	and.b16  	%rs407, %rs404, 15;
	and.b16  	%rs408, %rs404, 8;
	shr.u16 	%rs409, %rs408, 3;
	shl.b16 	%rs410, %rs409, 4;
	add.s16 	%rs411, %rs406, %rs409;
	shr.u16 	%rs412, %rs411, 4;
	add.s16 	%rs413, %rs412, %rs103;
	and.b16  	%rs414, %rs411, 15;
	and.b16  	%rs415, %rs411, 8;
	shr.u16 	%rs416, %rs415, 3;
	shl.b16 	%rs417, %rs416, 4;
	sub.s16 	%rs418, %rs414, %rs417;
	cvt.u32.u16 	%r2279, %rs418;
	sub.s16 	%rs419, %rs407, %rs410;
	and.b16  	%rs420, %rs419, 255;
	cvt.u32.u16 	%r2280, %rs420;
	prmt.b32 	%r2281, %r2279, %r2280, 30212;
	sub.s16 	%rs421, %rs400, %rs403;
	cvt.u32.u16 	%r2282, %rs421;
	sub.s16 	%rs422, %rs393, %rs396;
	and.b16  	%rs423, %rs422, 255;
	cvt.u32.u16 	%r2283, %rs423;
	prmt.b32 	%r2284, %r2282, %r2283, 30212;
	sub.s16 	%rs424, %rs386, %rs389;
	cvt.u32.u16 	%r2285, %rs424;
	sub.s16 	%rs425, %rs379, %rs382;
	and.b16  	%rs426, %rs425, 255;
	cvt.u32.u16 	%r2286, %rs426;
	prmt.b32 	%r2287, %r2285, %r2286, 30212;
	sub.s16 	%rs427, %rs372, %rs375;
	cvt.u32.u16 	%r2288, %rs427;
	sub.s16 	%rs428, %rs365, %rs368;
	and.b16  	%rs429, %rs428, 255;
	cvt.u32.u16 	%r2289, %rs429;
	prmt.b32 	%r2290, %r2288, %r2289, 30212;
	sub.s16 	%rs430, %rs358, %rs361;
	cvt.u32.u16 	%r2291, %rs430;
	sub.s16 	%rs431, %rs351, %rs354;
	and.b16  	%rs432, %rs431, 255;
	cvt.u32.u16 	%r2292, %rs432;
	prmt.b32 	%r2293, %r2291, %r2292, 30212;
	sub.s16 	%rs433, %rs344, %rs347;
	cvt.u32.u16 	%r2294, %rs433;
	sub.s16 	%rs434, %rs337, %rs340;
	and.b16  	%rs435, %rs434, 255;
	cvt.u32.u16 	%r2295, %rs435;
	prmt.b32 	%r2296, %r2294, %r2295, 30212;
	sub.s16 	%rs436, %rs330, %rs333;
	cvt.u32.u16 	%r2297, %rs436;
	sub.s16 	%rs437, %rs323, %rs326;
	and.b16  	%rs438, %rs437, 255;
	cvt.u32.u16 	%r2298, %rs438;
	prmt.b32 	%r2299, %r2297, %r2298, 30212;
	sub.s16 	%rs439, %rs316, %rs319;
	cvt.u32.u16 	%r2300, %rs439;
	sub.s16 	%rs440, %rs309, %rs312;
	and.b16  	%rs441, %rs440, 255;
	cvt.u32.u16 	%r2301, %rs441;
	prmt.b32 	%r2302, %r2300, %r2301, 30212;
	prmt.b32 	%r2303, %r2281, %r2284, 4180;
	prmt.b32 	%r2304, %r2287, %r2290, 4180;
	prmt.b32 	%r2305, %r2293, %r2296, 4180;
	prmt.b32 	%r2306, %r2299, %r2302, 4180;
	st.local.v4.u32 	[%rd17858+16], {%r2306, %r2305, %r2304, %r2303};
	add.s16 	%rs442, %rs413, %rs416;
	shr.u16 	%rs443, %rs442, 4;
	add.s16 	%rs444, %rs443, %rs104;
	and.b16  	%rs445, %rs442, 15;
	and.b16  	%rs446, %rs442, 8;
	shr.u16 	%rs447, %rs446, 3;
	shl.b16 	%rs448, %rs447, 4;
	add.s16 	%rs449, %rs444, %rs447;
	shr.u16 	%rs450, %rs449, 4;
	add.s16 	%rs451, %rs450, %rs106;
	and.b16  	%rs452, %rs449, 15;
	and.b16  	%rs453, %rs449, 8;
	shr.u16 	%rs454, %rs453, 3;
	shl.b16 	%rs455, %rs454, 4;
	add.s16 	%rs456, %rs451, %rs454;
	shr.u16 	%rs457, %rs456, 4;
	add.s16 	%rs458, %rs457, %rs108;
	and.b16  	%rs459, %rs456, 15;
	and.b16  	%rs460, %rs456, 8;
	shr.u16 	%rs461, %rs460, 3;
	shl.b16 	%rs462, %rs461, 4;
	add.s16 	%rs463, %rs458, %rs461;
	shr.u16 	%rs464, %rs463, 4;
	add.s16 	%rs465, %rs464, %rs110;
	and.b16  	%rs466, %rs463, 15;
	and.b16  	%rs467, %rs463, 8;
	shr.u16 	%rs468, %rs467, 3;
	shl.b16 	%rs469, %rs468, 4;
	add.s16 	%rs470, %rs465, %rs468;
	shr.u16 	%rs471, %rs470, 4;
	add.s16 	%rs472, %rs471, %rs115;
	and.b16  	%rs473, %rs470, 15;
	and.b16  	%rs474, %rs470, 8;
	shr.u16 	%rs475, %rs474, 3;
	shl.b16 	%rs476, %rs475, 4;
	add.s16 	%rs477, %rs472, %rs475;
	shr.u16 	%rs478, %rs477, 4;
	add.s16 	%rs479, %rs478, %rs117;
	and.b16  	%rs480, %rs477, 15;
	and.b16  	%rs481, %rs477, 8;
	shr.u16 	%rs482, %rs481, 3;
	shl.b16 	%rs483, %rs482, 4;
	add.s16 	%rs484, %rs479, %rs482;
	shr.u16 	%rs485, %rs484, 4;
	add.s16 	%rs486, %rs485, %rs119;
	and.b16  	%rs487, %rs484, 15;
	and.b16  	%rs488, %rs484, 8;
	shr.u16 	%rs489, %rs488, 3;
	shl.b16 	%rs490, %rs489, 4;
	add.s16 	%rs491, %rs486, %rs489;
	shr.u16 	%rs492, %rs491, 4;
	add.s16 	%rs493, %rs492, %rs121;
	and.b16  	%rs494, %rs491, 15;
	and.b16  	%rs495, %rs491, 8;
	shr.u16 	%rs496, %rs495, 3;
	shl.b16 	%rs497, %rs496, 4;
	add.s16 	%rs498, %rs493, %rs496;
	shr.u16 	%rs499, %rs498, 4;
	add.s16 	%rs500, %rs499, %rs123;
	and.b16  	%rs501, %rs498, 15;
	and.b16  	%rs502, %rs498, 8;
	shr.u16 	%rs503, %rs502, 3;
	shl.b16 	%rs504, %rs503, 4;
	add.s16 	%rs505, %rs500, %rs503;
	shr.u16 	%rs506, %rs505, 4;
	add.s16 	%rs507, %rs506, %rs125;
	and.b16  	%rs508, %rs505, 15;
	and.b16  	%rs509, %rs505, 8;
	shr.u16 	%rs510, %rs509, 3;
	shl.b16 	%rs511, %rs510, 4;
	add.s16 	%rs512, %rs507, %rs510;
	shr.u16 	%rs513, %rs512, 4;
	add.s16 	%rs514, %rs513, %rs127;
	and.b16  	%rs515, %rs512, 15;
	and.b16  	%rs516, %rs512, 8;
	shr.u16 	%rs517, %rs516, 3;
	shl.b16 	%rs518, %rs517, 4;
	add.s16 	%rs519, %rs514, %rs517;
	shr.u16 	%rs520, %rs519, 4;
	add.s16 	%rs521, %rs520, %rs129;
	and.b16  	%rs522, %rs519, 15;
	and.b16  	%rs523, %rs519, 8;
	shr.u16 	%rs524, %rs523, 3;
	shl.b16 	%rs525, %rs524, 4;
	add.s16 	%rs526, %rs521, %rs524;
	shr.u16 	%rs527, %rs526, 4;
	add.s16 	%rs528, %rs527, %rs132;
	and.b16  	%rs529, %rs526, 15;
	and.b16  	%rs530, %rs526, 8;
	shr.u16 	%rs531, %rs530, 3;
	shl.b16 	%rs532, %rs531, 4;
	add.s16 	%rs533, %rs528, %rs531;
	shr.u16 	%rs534, %rs533, 4;
	add.s16 	%rs535, %rs534, %rs133;
	and.b16  	%rs536, %rs533, 15;
	and.b16  	%rs537, %rs533, 8;
	shr.u16 	%rs538, %rs537, 3;
	shl.b16 	%rs539, %rs538, 4;
	add.s16 	%rs540, %rs535, %rs538;
	shr.u16 	%rs541, %rs540, 4;
	add.s16 	%rs542, %rs541, %rs135;
	and.b16  	%rs543, %rs540, 15;
	and.b16  	%rs544, %rs540, 8;
	shr.u16 	%rs545, %rs544, 3;
	shl.b16 	%rs546, %rs545, 4;
	add.s16 	%rs547, %rs542, %rs545;
	shr.u16 	%rs548, %rs547, 4;
	add.s16 	%rs549, %rs548, %rs136;
	and.b16  	%rs550, %rs547, 15;
	and.b16  	%rs551, %rs547, 8;
	shr.u16 	%rs552, %rs551, 3;
	shl.b16 	%rs553, %rs552, 4;
	sub.s16 	%rs554, %rs550, %rs553;
	cvt.u32.u16 	%r2307, %rs554;
	sub.s16 	%rs555, %rs543, %rs546;
	and.b16  	%rs556, %rs555, 255;
	cvt.u32.u16 	%r2308, %rs556;
	prmt.b32 	%r2309, %r2307, %r2308, 30212;
	sub.s16 	%rs557, %rs536, %rs539;
	cvt.u32.u16 	%r2310, %rs557;
	sub.s16 	%rs558, %rs529, %rs532;
	and.b16  	%rs559, %rs558, 255;
	cvt.u32.u16 	%r2311, %rs559;
	prmt.b32 	%r2312, %r2310, %r2311, 30212;
	sub.s16 	%rs560, %rs522, %rs525;
	cvt.u32.u16 	%r2313, %rs560;
	sub.s16 	%rs561, %rs515, %rs518;
	and.b16  	%rs562, %rs561, 255;
	cvt.u32.u16 	%r2314, %rs562;
	prmt.b32 	%r2315, %r2313, %r2314, 30212;
	sub.s16 	%rs563, %rs508, %rs511;
	cvt.u32.u16 	%r2316, %rs563;
	sub.s16 	%rs564, %rs501, %rs504;
	and.b16  	%rs565, %rs564, 255;
	cvt.u32.u16 	%r2317, %rs565;
	prmt.b32 	%r2318, %r2316, %r2317, 30212;
	sub.s16 	%rs566, %rs494, %rs497;
	cvt.u32.u16 	%r2319, %rs566;
	sub.s16 	%rs567, %rs487, %rs490;
	and.b16  	%rs568, %rs567, 255;
	cvt.u32.u16 	%r2320, %rs568;
	prmt.b32 	%r2321, %r2319, %r2320, 30212;
	sub.s16 	%rs569, %rs480, %rs483;
	cvt.u32.u16 	%r2322, %rs569;
	sub.s16 	%rs570, %rs473, %rs476;
	and.b16  	%rs571, %rs570, 255;
	cvt.u32.u16 	%r2323, %rs571;
	prmt.b32 	%r2324, %r2322, %r2323, 30212;
	sub.s16 	%rs572, %rs466, %rs469;
	cvt.u32.u16 	%r2325, %rs572;
	sub.s16 	%rs573, %rs459, %rs462;
	and.b16  	%rs574, %rs573, 255;
	cvt.u32.u16 	%r2326, %rs574;
	prmt.b32 	%r2327, %r2325, %r2326, 30212;
	sub.s16 	%rs575, %rs452, %rs455;
	cvt.u32.u16 	%r2328, %rs575;
	sub.s16 	%rs576, %rs445, %rs448;
	and.b16  	%rs577, %rs576, 255;
	cvt.u32.u16 	%r2329, %rs577;
	prmt.b32 	%r2330, %r2328, %r2329, 30212;
	prmt.b32 	%r2331, %r2309, %r2312, 4180;
	prmt.b32 	%r2332, %r2315, %r2318, 4180;
	prmt.b32 	%r2333, %r2321, %r2324, 4180;
	prmt.b32 	%r2334, %r2327, %r2330, 4180;
	st.local.v4.u32 	[%rd17858+32], {%r2334, %r2333, %r2332, %r2331};
	add.s16 	%rs578, %rs549, %rs552;
	shr.u16 	%rs579, %rs578, 4;
	add.s16 	%rs580, %rs579, %rs138;
	and.b16  	%rs581, %rs578, 15;
	and.b16  	%rs582, %rs578, 8;
	shr.u16 	%rs583, %rs582, 3;
	shl.b16 	%rs584, %rs583, 4;
	add.s16 	%rs585, %rs580, %rs583;
	shr.u16 	%rs586, %rs585, 4;
	add.s16 	%rs587, %rs586, %rs140;
	and.b16  	%rs588, %rs585, 15;
	and.b16  	%rs589, %rs585, 8;
	shr.u16 	%rs590, %rs589, 3;
	shl.b16 	%rs591, %rs590, 4;
	add.s16 	%rs592, %rs587, %rs590;
	shr.u16 	%rs593, %rs592, 4;
	add.s16 	%rs594, %rs593, %rs142;
	and.b16  	%rs595, %rs592, 15;
	and.b16  	%rs596, %rs592, 8;
	shr.u16 	%rs597, %rs596, 3;
	shl.b16 	%rs598, %rs597, 4;
	add.s16 	%rs599, %rs594, %rs597;
	shr.u16 	%rs600, %rs599, 4;
	add.s16 	%rs601, %rs600, %rs147;
	and.b16  	%rs602, %rs599, 15;
	and.b16  	%rs603, %rs599, 8;
	shr.u16 	%rs604, %rs603, 3;
	shl.b16 	%rs605, %rs604, 4;
	add.s16 	%rs606, %rs601, %rs604;
	shr.u16 	%rs607, %rs606, 4;
	add.s16 	%rs608, %rs607, %rs149;
	and.b16  	%rs609, %rs606, 15;
	and.b16  	%rs610, %rs606, 8;
	shr.u16 	%rs611, %rs610, 3;
	shl.b16 	%rs612, %rs611, 4;
	add.s16 	%rs613, %rs608, %rs611;
	shr.u16 	%rs614, %rs613, 4;
	add.s16 	%rs615, %rs614, %rs151;
	and.b16  	%rs616, %rs613, 15;
	and.b16  	%rs617, %rs613, 8;
	shr.u16 	%rs618, %rs617, 3;
	shl.b16 	%rs619, %rs618, 4;
	add.s16 	%rs620, %rs615, %rs618;
	shr.u16 	%rs621, %rs620, 4;
	add.s16 	%rs622, %rs621, %rs153;
	and.b16  	%rs623, %rs620, 15;
	and.b16  	%rs624, %rs620, 8;
	shr.u16 	%rs625, %rs624, 3;
	shl.b16 	%rs626, %rs625, 4;
	add.s16 	%rs627, %rs622, %rs625;
	shr.u16 	%rs628, %rs627, 4;
	add.s16 	%rs629, %rs628, %rs155;
	and.b16  	%rs630, %rs627, 15;
	and.b16  	%rs631, %rs627, 8;
	shr.u16 	%rs632, %rs631, 3;
	shl.b16 	%rs633, %rs632, 4;
	add.s16 	%rs634, %rs629, %rs632;
	shr.u16 	%rs635, %rs634, 4;
	add.s16 	%rs636, %rs635, %rs157;
	and.b16  	%rs637, %rs634, 15;
	and.b16  	%rs638, %rs634, 8;
	shr.u16 	%rs639, %rs638, 3;
	shl.b16 	%rs640, %rs639, 4;
	add.s16 	%rs641, %rs636, %rs639;
	shr.u16 	%rs642, %rs641, 4;
	add.s16 	%rs643, %rs642, %rs159;
	and.b16  	%rs644, %rs641, 15;
	and.b16  	%rs645, %rs641, 8;
	shr.u16 	%rs646, %rs645, 3;
	shl.b16 	%rs647, %rs646, 4;
	add.s16 	%rs648, %rs643, %rs646;
	shr.u16 	%rs649, %rs648, 4;
	add.s16 	%rs650, %rs649, %rs161;
	and.b16  	%rs651, %rs648, 15;
	and.b16  	%rs652, %rs648, 8;
	shr.u16 	%rs653, %rs652, 3;
	shl.b16 	%rs654, %rs653, 4;
	add.s16 	%rs655, %rs650, %rs653;
	shr.u16 	%rs656, %rs655, 4;
	add.s16 	%rs657, %rs656, %rs169;
	and.b16  	%rs658, %rs655, 15;
	and.b16  	%rs659, %rs655, 8;
	shr.u16 	%rs660, %rs659, 3;
	shl.b16 	%rs661, %rs660, 4;
	add.s16 	%rs662, %rs657, %rs660;
	shr.u16 	%rs663, %rs662, 4;
	add.s16 	%rs664, %rs663, %rs170;
	and.b16  	%rs665, %rs662, 15;
	and.b16  	%rs666, %rs662, 8;
	shr.u16 	%rs667, %rs666, 3;
	shl.b16 	%rs668, %rs667, 4;
	add.s16 	%rs669, %rs664, %rs667;
	shr.u16 	%rs670, %rs669, 4;
	add.s16 	%rs671, %rs670, %rs172;
	and.b16  	%rs672, %rs669, 15;
	and.b16  	%rs673, %rs669, 8;
	shr.u16 	%rs674, %rs673, 3;
	shl.b16 	%rs675, %rs674, 4;
	add.s16 	%rs676, %rs671, %rs674;
	shr.u16 	%rs677, %rs676, 4;
	add.s16 	%rs678, %rs677, %rs173;
	and.b16  	%rs679, %rs676, 15;
	and.b16  	%rs680, %rs676, 8;
	shr.u16 	%rs681, %rs680, 3;
	shl.b16 	%rs682, %rs681, 4;
	add.s16 	%rs683, %rs678, %rs681;
	cvt.u32.u16 	%r2335, %rs683;
	sub.s16 	%rs684, %rs679, %rs682;
	and.b16  	%rs685, %rs684, 255;
	cvt.u32.u16 	%r2336, %rs685;
	prmt.b32 	%r2337, %r2335, %r2336, 30212;
	sub.s16 	%rs686, %rs672, %rs675;
	cvt.u32.u16 	%r2338, %rs686;
	sub.s16 	%rs687, %rs665, %rs668;
	and.b16  	%rs688, %rs687, 255;
	cvt.u32.u16 	%r2339, %rs688;
	prmt.b32 	%r2340, %r2338, %r2339, 30212;
	sub.s16 	%rs689, %rs658, %rs661;
	cvt.u32.u16 	%r2341, %rs689;
	sub.s16 	%rs690, %rs651, %rs654;
	and.b16  	%rs691, %rs690, 255;
	cvt.u32.u16 	%r2342, %rs691;
	prmt.b32 	%r2343, %r2341, %r2342, 30212;
	sub.s16 	%rs692, %rs644, %rs647;
	cvt.u32.u16 	%r2344, %rs692;
	sub.s16 	%rs693, %rs637, %rs640;
	and.b16  	%rs694, %rs693, 255;
	cvt.u32.u16 	%r2345, %rs694;
	prmt.b32 	%r2346, %r2344, %r2345, 30212;
	sub.s16 	%rs695, %rs630, %rs633;
	cvt.u32.u16 	%r2347, %rs695;
	sub.s16 	%rs696, %rs623, %rs626;
	and.b16  	%rs697, %rs696, 255;
	cvt.u32.u16 	%r2348, %rs697;
	prmt.b32 	%r2349, %r2347, %r2348, 30212;
	sub.s16 	%rs698, %rs616, %rs619;
	cvt.u32.u16 	%r2350, %rs698;
	sub.s16 	%rs699, %rs609, %rs612;
	and.b16  	%rs700, %rs699, 255;
	cvt.u32.u16 	%r2351, %rs700;
	prmt.b32 	%r2352, %r2350, %r2351, 30212;
	sub.s16 	%rs701, %rs602, %rs605;
	cvt.u32.u16 	%r2353, %rs701;
	sub.s16 	%rs702, %rs595, %rs598;
	and.b16  	%rs703, %rs702, 255;
	cvt.u32.u16 	%r2354, %rs703;
	prmt.b32 	%r2355, %r2353, %r2354, 30212;
	sub.s16 	%rs704, %rs588, %rs591;
	cvt.u32.u16 	%r2356, %rs704;
	sub.s16 	%rs705, %rs581, %rs584;
	and.b16  	%rs706, %rs705, 255;
	cvt.u32.u16 	%r2357, %rs706;
	prmt.b32 	%r2358, %r2356, %r2357, 30212;
	prmt.b32 	%r2359, %r2337, %r2340, 4180;
	prmt.b32 	%r2360, %r2343, %r2346, 4180;
	prmt.b32 	%r2361, %r2349, %r2352, 4180;
	prmt.b32 	%r2362, %r2355, %r2358, 4180;
	st.local.v4.u32 	[%rd17858+48], {%r2362, %r2361, %r2360, %r2359};
	shr.u16 	%rs707, %rs184, 7;
	cvt.u32.u16 	%r2363, %rs707;
	neg.s32 	%r3, %r2363;
	cvt.s32.s8 	%r2364, %r2273;
	sub.s32 	%r2365, %r2364, %r2363;
	xor.b32  	%r4, %r2365, %r3;
	mov.u32 	%r9039, %r9037;
	mov.u32 	%r9040, %r9037;
	mov.u32 	%r9041, %r9037;
	mov.u32 	%r9042, %r9037;
	mov.u32 	%r9043, %r9037;
	mov.u32 	%r9044, %r9037;
	mov.u32 	%r9045, %r9037;
	mov.u32 	%r9046, %r9038;
	mov.u32 	%r9047, %r9037;
	mov.u32 	%r9048, %r9037;
	mov.u32 	%r9049, %r9037;
	mov.u32 	%r9050, %r9037;
	mov.u32 	%r9051, %r9037;
	mov.u32 	%r9052, %r9037;
	mov.u32 	%r9053, %r9037;
	mov.u32 	%r9054, %r9037;
	mov.u32 	%r9055, %r9037;
	mov.u32 	%r9056, %r9037;
	mov.u32 	%r9057, %r9037;
	mov.u32 	%r9058, %r9037;
	mov.u32 	%r9059, %r9037;
	mov.u32 	%r9060, %r9037;
	mov.u32 	%r9061, %r9037;

$L__BB3_3:
	mul.wide.u32 	%rd1763, %r9037, 96;
	mov.u64 	%rd1764, ge25519_niels_base_multiples;
	add.s64 	%rd1765, %rd1764, %rd1763;
	add.s32 	%r9037, %r9037, 1;
	xor.b32  	%r2366, %r4, %r9037;
	add.s32 	%r2367, %r2366, -1;
	shr.u32 	%r2368, %r2367, 31;
	add.s32 	%r2369, %r2368, -1;
	shr.s32 	%r2370, %r2367, 31;
	and.b32  	%r2371, %r2369, %r9038;
	ld.const.v4.u32 	{%r2372, %r2373, %r2374, %r2375}, [%rd1765];
	and.b32  	%r2380, %r2372, %r2370;
	or.b32  	%r9038, %r2380, %r2371;
	and.b32  	%r2381, %r2369, %r9039;
	and.b32  	%r2382, %r2373, %r2370;
	or.b32  	%r9039, %r2382, %r2381;
	and.b32  	%r2383, %r2369, %r9040;
	and.b32  	%r2384, %r2374, %r2370;
	or.b32  	%r9040, %r2384, %r2383;
	and.b32  	%r2385, %r2369, %r9041;
	and.b32  	%r2386, %r2375, %r2370;
	or.b32  	%r9041, %r2386, %r2385;
	and.b32  	%r2387, %r2369, %r9042;
	ld.const.v4.u32 	{%r2388, %r2389, %r2390, %r2391}, [%rd1765+16];
	and.b32  	%r2396, %r2388, %r2370;
	or.b32  	%r9042, %r2396, %r2387;
	and.b32  	%r2397, %r9043, %r2369;
	and.b32  	%r2398, %r2389, %r2370;
	or.b32  	%r9043, %r2398, %r2397;
	and.b32  	%r2399, %r9044, %r2369;
	and.b32  	%r2400, %r2390, %r2370;
	or.b32  	%r9044, %r2400, %r2399;
	and.b32  	%r2401, %r9045, %r2369;
	and.b32  	%r2402, %r2391, %r2370;
	or.b32  	%r9045, %r2402, %r2401;
	and.b32  	%r2403, %r9046, %r2369;
	ld.const.v4.u32 	{%r2404, %r2405, %r2406, %r2407}, [%rd1765+32];
	and.b32  	%r2412, %r2404, %r2370;
	or.b32  	%r9046, %r2412, %r2403;
	and.b32  	%r2413, %r9047, %r2369;
	and.b32  	%r2414, %r2405, %r2370;
	or.b32  	%r9047, %r2414, %r2413;
	and.b32  	%r2415, %r9048, %r2369;
	and.b32  	%r2416, %r2406, %r2370;
	or.b32  	%r9048, %r2416, %r2415;
	and.b32  	%r2417, %r9049, %r2369;
	and.b32  	%r2418, %r2407, %r2370;
	or.b32  	%r9049, %r2418, %r2417;
	and.b32  	%r2419, %r9050, %r2369;
	ld.const.v4.u32 	{%r2420, %r2421, %r2422, %r2423}, [%rd1765+48];
	and.b32  	%r2428, %r2420, %r2370;
	or.b32  	%r9050, %r2428, %r2419;
	and.b32  	%r2429, %r9051, %r2369;
	and.b32  	%r2430, %r2421, %r2370;
	or.b32  	%r9051, %r2430, %r2429;
	and.b32  	%r2431, %r9052, %r2369;
	and.b32  	%r2432, %r2422, %r2370;
	or.b32  	%r9052, %r2432, %r2431;
	and.b32  	%r2433, %r9053, %r2369;
	and.b32  	%r2434, %r2423, %r2370;
	or.b32  	%r9053, %r2434, %r2433;
	and.b32  	%r2435, %r9054, %r2369;
	ld.const.v4.u32 	{%r2436, %r2437, %r2438, %r2439}, [%rd1765+64];
	and.b32  	%r2444, %r2436, %r2370;
	or.b32  	%r9054, %r2444, %r2435;
	and.b32  	%r2445, %r9055, %r2369;
	and.b32  	%r2446, %r2437, %r2370;
	or.b32  	%r9055, %r2446, %r2445;
	and.b32  	%r2447, %r9056, %r2369;
	and.b32  	%r2448, %r2438, %r2370;
	or.b32  	%r9056, %r2448, %r2447;
	and.b32  	%r2449, %r9057, %r2369;
	and.b32  	%r2450, %r2439, %r2370;
	or.b32  	%r9057, %r2450, %r2449;
	and.b32  	%r2451, %r9058, %r2369;
	ld.const.v4.u32 	{%r2452, %r2453, %r2454, %r2455}, [%rd1765+80];
	and.b32  	%r2460, %r2452, %r2370;
	or.b32  	%r9058, %r2460, %r2451;
	and.b32  	%r2461, %r9059, %r2369;
	and.b32  	%r2462, %r2453, %r2370;
	or.b32  	%r9059, %r2462, %r2461;
	and.b32  	%r2463, %r9060, %r2369;
	and.b32  	%r2464, %r2454, %r2370;
	or.b32  	%r9060, %r2464, %r2463;
	and.b32  	%r2465, %r9061, %r2369;
	and.b32  	%r2466, %r2455, %r2370;
	or.b32  	%r9061, %r2466, %r2465;
	setp.ne.s32 	%p2, %r9037, 8;
	@%p2 bra 	$L__BB3_3;

	cvt.u64.u32 	%rd1766, %r9038;
	cvt.u64.u32 	%rd1767, %r9039;
	bfi.b64 	%rd1768, %rd1767, %rd1766, 32, 32;
	shr.u64 	%rd1769, %rd1768, 26;
	cvt.u32.u64 	%r2478, %rd1769;
	cvt.u64.u32 	%rd1770, %r9040;
	bfi.b64 	%rd1771, %rd1770, %rd1767, 32, 32;
	shr.u64 	%rd1772, %rd1771, 19;
	cvt.u32.u64 	%r2479, %rd1772;
	cvt.u64.u32 	%rd1773, %r9041;
	bfi.b64 	%rd1774, %rd1773, %rd1770, 32, 32;
	shr.u64 	%rd1775, %rd1774, 13;
	cvt.u32.u64 	%r2480, %rd1775;
	cvt.u64.u32 	%rd1776, %r9042;
	cvt.u64.u32 	%rd1777, %r9043;
	bfi.b64 	%rd1778, %rd1777, %rd1776, 32, 32;
	shr.u64 	%rd1779, %rd1778, 25;
	cvt.u32.u64 	%r2481, %rd1779;
	cvt.u64.u32 	%rd1780, %r9044;
	bfi.b64 	%rd1781, %rd1780, %rd1777, 32, 32;
	shr.u64 	%rd1782, %rd1781, 19;
	cvt.u32.u64 	%r2482, %rd1782;
	cvt.u64.u32 	%rd1783, %r9045;
	bfi.b64 	%rd1784, %rd1783, %rd1780, 32, 32;
	shr.u64 	%rd1785, %rd1784, 12;
	cvt.u32.u64 	%r2483, %rd1785;
	shr.u32 	%r2484, %r9045, 6;
	cvt.u64.u32 	%rd1786, %r9046;
	cvt.u64.u32 	%rd1787, %r9047;
	bfi.b64 	%rd1788, %rd1787, %rd1786, 32, 32;
	shr.u64 	%rd1789, %rd1788, 26;
	cvt.u32.u64 	%r2485, %rd1789;
	xor.b32  	%r2486, %r2485, %r2478;
	cvt.u64.u32 	%rd1790, %r9048;
	bfi.b64 	%rd1791, %rd1790, %rd1787, 32, 32;
	shr.u64 	%rd1792, %rd1791, 19;
	cvt.u32.u64 	%r2487, %rd1792;
	xor.b32  	%r2488, %r2487, %r2479;
	cvt.u64.u32 	%rd1793, %r9049;
	bfi.b64 	%rd1794, %rd1793, %rd1790, 32, 32;
	shr.u64 	%rd1795, %rd1794, 13;
	cvt.u32.u64 	%r2489, %rd1795;
	xor.b32  	%r2490, %r2489, %r2480;
	cvt.u64.u32 	%rd1796, %r9050;
	cvt.u64.u32 	%rd1797, %r9051;
	bfi.b64 	%rd1798, %rd1797, %rd1796, 32, 32;
	shr.u64 	%rd1799, %rd1798, 25;
	cvt.u32.u64 	%r2491, %rd1799;
	xor.b32  	%r2492, %r2491, %r2481;
	cvt.u64.u32 	%rd1800, %r9052;
	bfi.b64 	%rd1801, %rd1800, %rd1797, 32, 32;
	shr.u64 	%rd1802, %rd1801, 19;
	cvt.u32.u64 	%r2493, %rd1802;
	xor.b32  	%r2494, %r2493, %r2482;
	cvt.u64.u32 	%rd1803, %r9053;
	bfi.b64 	%rd1804, %rd1803, %rd1800, 32, 32;
	shr.u64 	%rd1805, %rd1804, 12;
	cvt.u32.u64 	%r2495, %rd1805;
	xor.b32  	%r2496, %r2495, %r2483;
	xor.b32  	%r2497, %r9053, %r9045;
	shr.u32 	%r2498, %r9053, 6;
	shr.u32 	%r2499, %r2497, 6;
	cvt.u64.u32 	%rd1806, %r9054;
	cvt.u64.u32 	%rd1807, %r9055;
	bfi.b64 	%rd1808, %rd1807, %rd1806, 32, 32;
	shr.u64 	%rd1809, %rd1808, 26;
	cvt.u32.u64 	%r2500, %rd1809;
	and.b32  	%r2501, %r2500, 33554431;
	cvt.u64.u32 	%rd1810, %r9056;
	bfi.b64 	%rd1811, %rd1810, %rd1807, 32, 32;
	shr.u64 	%rd1812, %rd1811, 19;
	cvt.u32.u64 	%r2502, %rd1812;
	and.b32  	%r2503, %r2502, 67108863;
	cvt.u64.u32 	%rd1813, %r9057;
	bfi.b64 	%rd1814, %rd1813, %rd1810, 32, 32;
	shr.u64 	%rd1815, %rd1814, 13;
	cvt.u32.u64 	%r2504, %rd1815;
	and.b32  	%r2505, %r2504, 33554431;
	cvt.u64.u32 	%rd1816, %r9058;
	cvt.u64.u32 	%rd1817, %r9059;
	bfi.b64 	%rd1818, %rd1817, %rd1816, 32, 32;
	shr.u64 	%rd1819, %rd1818, 25;
	cvt.u32.u64 	%r2506, %rd1819;
	and.b32  	%r2507, %r2506, 67108863;
	cvt.u64.u32 	%rd1820, %r9060;
	bfi.b64 	%rd1821, %rd1820, %rd1817, 32, 32;
	shr.u64 	%rd1822, %rd1821, 19;
	cvt.u32.u64 	%r2508, %rd1822;
	and.b32  	%r2509, %r2508, 33554431;
	cvt.u64.u32 	%rd1823, %r9061;
	bfi.b64 	%rd1824, %rd1823, %rd1820, 32, 32;
	shr.u64 	%rd1825, %rd1824, 12;
	cvt.u32.u64 	%r2510, %rd1825;
	and.b32  	%r2511, %r2510, 67108863;
	shr.u32 	%r2512, %r9061, 6;
	and.b32  	%r2513, %r2512, 33554431;
	xor.b32  	%r2514, %r9046, %r9038;
	and.b32  	%r2515, %r2514, %r3;
	xor.b32  	%r2516, %r2515, %r9046;
	xor.b32  	%r2517, %r2515, %r9038;
	and.b32  	%r2518, %r2517, 67108863;
	and.b32  	%r2519, %r2516, 67108863;
	and.b32  	%r2520, %r2486, %r3;
	xor.b32  	%r2521, %r2520, %r2485;
	xor.b32  	%r2522, %r2520, %r2478;
	and.b32  	%r2523, %r2522, 33554431;
	and.b32  	%r2524, %r2521, 33554431;
	and.b32  	%r2525, %r2488, %r3;
	xor.b32  	%r2526, %r2525, %r2487;
	xor.b32  	%r2527, %r2525, %r2479;
	and.b32  	%r2528, %r2527, 67108863;
	and.b32  	%r2529, %r2526, 67108863;
	and.b32  	%r2530, %r2490, %r3;
	xor.b32  	%r2531, %r2530, %r2489;
	xor.b32  	%r2532, %r2530, %r2480;
	and.b32  	%r2533, %r2532, 33554431;
	and.b32  	%r2534, %r2531, 33554431;
	xor.b32  	%r2535, %r9049, %r9041;
	shr.u32 	%r2536, %r9049, 6;
	shr.u32 	%r2537, %r9041, 6;
	shr.u32 	%r2538, %r2535, 6;
	and.b32  	%r2539, %r2538, %r3;
	xor.b32  	%r2540, %r2539, %r2537;
	xor.b32  	%r2541, %r2539, %r2536;
	xor.b32  	%r2542, %r9050, %r9042;
	and.b32  	%r2543, %r2542, %r3;
	xor.b32  	%r2544, %r2543, %r9050;
	xor.b32  	%r2545, %r2543, %r9042;
	and.b32  	%r2546, %r2545, 33554431;
	and.b32  	%r2547, %r2544, 33554431;
	and.b32  	%r2548, %r2492, %r3;
	xor.b32  	%r2549, %r2548, %r2491;
	xor.b32  	%r2550, %r2548, %r2481;
	and.b32  	%r2551, %r2550, 67108863;
	and.b32  	%r2552, %r2549, 67108863;
	and.b32  	%r2553, %r2494, %r3;
	xor.b32  	%r2554, %r2553, %r2493;
	xor.b32  	%r2555, %r2553, %r2482;
	and.b32  	%r2556, %r2555, 33554431;
	and.b32  	%r2557, %r2554, 33554431;
	and.b32  	%r2558, %r2496, %r3;
	xor.b32  	%r2559, %r2558, %r2495;
	xor.b32  	%r2560, %r2558, %r2483;
	and.b32  	%r2561, %r2560, 67108863;
	and.b32  	%r2562, %r2559, 67108863;
	and.b32  	%r2563, %r2499, %r3;
	xor.b32  	%r2564, %r2563, %r2498;
	xor.b32  	%r2565, %r2563, %r2484;
	and.b32  	%r2566, %r2565, 33554431;
	and.b32  	%r2567, %r2564, 33554431;
	and.b32  	%r2568, %r9054, 67108863;
	mov.u32 	%r2569, 134217690;
	sub.s32 	%r2570, %r2569, %r2568;
	shr.u32 	%r2571, %r2570, 26;
	and.b32  	%r2572, %r2570, 67108863;
	mov.u32 	%r2573, 67108862;
	sub.s32 	%r2574, %r2573, %r2501;
	add.s32 	%r2575, %r2574, %r2571;
	shr.u32 	%r2576, %r2575, 25;
	xor.b32  	%r2577, %r2575, %r2500;
	mov.u32 	%r2578, 134217726;
	sub.s32 	%r2579, %r2578, %r2503;
	add.s32 	%r2580, %r2576, %r2579;
	shr.u32 	%r2581, %r2580, 26;
	xor.b32  	%r2582, %r2580, %r2502;
	sub.s32 	%r2583, %r2573, %r2505;
	add.s32 	%r2584, %r2581, %r2583;
	shr.u32 	%r2585, %r2584, 25;
	xor.b32  	%r2586, %r2584, %r2504;
	shr.u32 	%r2587, %r9057, 6;
	sub.s32 	%r2588, %r2578, %r2587;
	add.s32 	%r2589, %r2585, %r2588;
	shr.u32 	%r2590, %r2589, 26;
	and.b32  	%r2591, %r2589, 67108863;
	and.b32  	%r2592, %r9058, 33554431;
	sub.s32 	%r2593, %r2573, %r2592;
	add.s32 	%r2594, %r2590, %r2593;
	shr.u32 	%r2595, %r2594, 25;
	xor.b32  	%r2596, %r2594, %r9058;
	sub.s32 	%r2597, %r2578, %r2507;
	add.s32 	%r2598, %r2595, %r2597;
	shr.u32 	%r2599, %r2598, 26;
	xor.b32  	%r2600, %r2598, %r2506;
	sub.s32 	%r2601, %r2573, %r2509;
	add.s32 	%r2602, %r2599, %r2601;
	shr.u32 	%r2603, %r2602, 25;
	xor.b32  	%r2604, %r2602, %r2508;
	sub.s32 	%r2605, %r2578, %r2511;
	add.s32 	%r2606, %r2603, %r2605;
	shr.u32 	%r2607, %r2606, 26;
	xor.b32  	%r2608, %r2606, %r2510;
	sub.s32 	%r2609, %r2573, %r2513;
	add.s32 	%r2610, %r2607, %r2609;
	shr.u32 	%r2611, %r2610, 25;
	xor.b32  	%r2612, %r2610, %r2512;
	mad.lo.s32 	%r2613, %r2611, 19, %r2572;
	xor.b32  	%r2614, %r2613, %r2568;
	and.b32  	%r2615, %r2614, %r3;
	and.b32  	%r2616, %r2577, %r3;
	xor.b32  	%r2617, %r2616, %r2500;
	and.b32  	%r2618, %r2582, %r3;
	xor.b32  	%r2619, %r2618, %r2502;
	and.b32  	%r2620, %r2586, %r3;
	xor.b32  	%r2621, %r2620, %r2504;
	xor.b32  	%r2622, %r2591, %r2587;
	and.b32  	%r2623, %r2622, %r3;
	and.b32  	%r2624, %r2596, %r3;
	xor.b32  	%r2625, %r2624, %r9058;
	and.b32  	%r2626, %r2600, %r3;
	xor.b32  	%r2627, %r2626, %r2506;
	and.b32  	%r2628, %r2604, %r3;
	xor.b32  	%r2629, %r2628, %r2508;
	and.b32  	%r2630, %r2608, %r3;
	xor.b32  	%r2631, %r2630, %r2510;
	and.b32  	%r2632, %r2612, %r3;
	xor.b32  	%r2633, %r2632, %r2512;
	add.s32 	%r2634, %r2519, 268435380;
	sub.s32 	%r2635, %r2634, %r2518;
	shr.u32 	%r2636, %r2635, 26;
	and.b32  	%r2637, %r2635, 67108863;
	add.s32 	%r2638, %r2636, %r2524;
	add.s32 	%r2639, %r2638, 134217724;
	sub.s32 	%r2640, %r2639, %r2523;
	shr.u32 	%r2641, %r2640, 25;
	and.b32  	%r9098, %r2640, 33554431;
	add.s32 	%r2642, %r2529, 268435452;
	sub.s32 	%r2643, %r2642, %r2528;
	add.s32 	%r2644, %r2643, %r2641;
	shr.u32 	%r2645, %r2644, 26;
	and.b32  	%r9096, %r2644, 67108863;
	add.s32 	%r2646, %r2534, 134217724;
	sub.s32 	%r2647, %r2646, %r2533;
	add.s32 	%r2648, %r2647, %r2645;
	shr.u32 	%r2649, %r2648, 25;
	and.b32  	%r9094, %r2648, 33554431;
	add.s32 	%r2650, %r2541, 268435452;
	sub.s32 	%r2651, %r2650, %r2540;
	add.s32 	%r2652, %r2651, %r2649;
	shr.u32 	%r2653, %r2652, 26;
	and.b32  	%r9092, %r2652, 67108863;
	add.s32 	%r2654, %r2547, 134217724;
	sub.s32 	%r2655, %r2654, %r2546;
	add.s32 	%r2656, %r2655, %r2653;
	shr.u32 	%r2657, %r2656, 25;
	and.b32  	%r9090, %r2656, 33554431;
	add.s32 	%r2658, %r2552, 268435452;
	sub.s32 	%r2659, %r2658, %r2551;
	add.s32 	%r2660, %r2659, %r2657;
	shr.u32 	%r2661, %r2660, 26;
	and.b32  	%r9088, %r2660, 67108863;
	add.s32 	%r2662, %r2557, 134217724;
	sub.s32 	%r2663, %r2662, %r2556;
	add.s32 	%r2664, %r2663, %r2661;
	shr.u32 	%r2665, %r2664, 25;
	and.b32  	%r9086, %r2664, 33554431;
	add.s32 	%r2666, %r2562, 268435452;
	sub.s32 	%r2667, %r2666, %r2561;
	add.s32 	%r2668, %r2667, %r2665;
	shr.u32 	%r2669, %r2668, 26;
	and.b32  	%r9084, %r2668, 67108863;
	add.s32 	%r2670, %r2567, 134217724;
	sub.s32 	%r2671, %r2670, %r2566;
	add.s32 	%r2672, %r2671, %r2669;
	shr.u32 	%r2673, %r2672, 25;
	and.b32  	%r9082, %r2672, 33554431;
	mad.lo.s32 	%r9100, %r2673, 19, %r2637;
	add.s32 	%r2674, %r2519, %r2518;
	shr.u32 	%r2675, %r2674, 26;
	and.b32  	%r2676, %r2674, 67108863;
	add.s32 	%r2677, %r2523, %r2675;
	add.s32 	%r2678, %r2677, %r2524;
	shr.u32 	%r2679, %r2678, 25;
	and.b32  	%r9099, %r2678, 33554431;
	add.s32 	%r2680, %r2529, %r2528;
	add.s32 	%r2681, %r2680, %r2679;
	shr.u32 	%r2682, %r2681, 26;
	and.b32  	%r9097, %r2681, 67108863;
	add.s32 	%r2683, %r2534, %r2533;
	add.s32 	%r2684, %r2683, %r2682;
	shr.u32 	%r2685, %r2684, 25;
	and.b32  	%r9095, %r2684, 33554431;
	add.s32 	%r2686, %r2541, %r2540;
	add.s32 	%r2687, %r2686, %r2685;
	shr.u32 	%r2688, %r2687, 26;
	and.b32  	%r9093, %r2687, 67108863;
	add.s32 	%r2689, %r2547, %r2546;
	add.s32 	%r2690, %r2689, %r2688;
	shr.u32 	%r2691, %r2690, 25;
	and.b32  	%r9091, %r2690, 33554431;
	add.s32 	%r2692, %r2552, %r2551;
	add.s32 	%r2693, %r2692, %r2691;
	shr.u32 	%r2694, %r2693, 26;
	and.b32  	%r9089, %r2693, 67108863;
	add.s32 	%r2695, %r2557, %r2556;
	add.s32 	%r2696, %r2695, %r2694;
	shr.u32 	%r2697, %r2696, 25;
	and.b32  	%r9087, %r2696, 33554431;
	add.s32 	%r2698, %r2562, %r2561;
	add.s32 	%r2699, %r2698, %r2697;
	shr.u32 	%r2700, %r2699, 26;
	and.b32  	%r9085, %r2699, 67108863;
	add.s32 	%r2701, %r2567, %r2566;
	add.s32 	%r2702, %r2701, %r2700;
	shr.u32 	%r2703, %r2702, 25;
	and.b32  	%r9083, %r2702, 33554431;
	mad.lo.s32 	%r9101, %r2703, 19, %r2676;
	xor.b32  	%r9081, %r2615, %r2568;
	and.b32  	%r9080, %r2617, 33554431;
	and.b32  	%r9079, %r2619, 67108863;
	and.b32  	%r9078, %r2621, 33554431;
	xor.b32  	%r9077, %r2623, %r2587;
	and.b32  	%r9076, %r2625, 33554431;
	and.b32  	%r9075, %r2627, 67108863;
	and.b32  	%r9074, %r2629, 33554431;
	and.b32  	%r9073, %r2631, 67108863;
	and.b32  	%r9072, %r2633, 33554431;
	mov.u32 	%r9102, 3;
	mov.u32 	%r9071, 2;
	mov.u32 	%r2475, 0;
	mov.u32 	%r9062, %r2475;
	mov.u32 	%r9063, %r2475;
	mov.u32 	%r9064, %r2475;
	mov.u32 	%r9065, %r2475;
	mov.u32 	%r9066, %r2475;
	mov.u32 	%r9067, %r2475;
	mov.u32 	%r9068, %r2475;
	mov.u32 	%r9069, %r2475;
	mov.u32 	%r9070, %r2475;

$L__BB3_5:
	cvt.u64.u32 	%rd1826, %r9102;
	add.s64 	%rd1827, %rd17858, %rd1826;
	ld.local.u8 	%rs708, [%rd1827];
	shr.u16 	%rs709, %rs708, 7;
	cvt.u32.u16 	%r2729, %rs709;
	neg.s32 	%r126, %r2729;
	cvt.u32.u16 	%r2730, %rs708;
	cvt.s32.s8 	%r2731, %r2730;
	sub.s32 	%r2732, %r2731, %r2729;
	xor.b32  	%r127, %r2732, %r126;
	mov.u32 	%r9104, 1;
	shl.b32 	%r2733, %r9102, 2;
	and.b32  	%r128, %r2733, -8;
	mov.u32 	%r9103, %r2475;
	mov.u32 	%r9105, %r2475;
	mov.u32 	%r9106, %r2475;
	mov.u32 	%r9107, %r2475;
	mov.u32 	%r9108, %r2475;
	mov.u32 	%r9109, %r2475;
	mov.u32 	%r9110, %r2475;
	mov.u32 	%r9111, %r2475;
	mov.u32 	%r9112, %r9104;
	mov.u32 	%r9113, %r2475;
	mov.u32 	%r9114, %r2475;
	mov.u32 	%r9115, %r2475;
	mov.u32 	%r9116, %r2475;
	mov.u32 	%r9117, %r2475;
	mov.u32 	%r9118, %r2475;
	mov.u32 	%r9119, %r2475;
	mov.u32 	%r9120, %r2475;
	mov.u32 	%r9121, %r2475;
	mov.u32 	%r9122, %r2475;
	mov.u32 	%r9123, %r2475;
	mov.u32 	%r9124, %r2475;
	mov.u32 	%r9125, %r2475;
	mov.u32 	%r9126, %r2475;
	mov.u32 	%r9127, %r2475;

$L__BB3_6:
	add.s32 	%r2734, %r9103, %r128;
	mul.wide.u32 	%rd1828, %r2734, 96;
	add.s64 	%rd1830, %rd1764, %rd1828;
	add.s32 	%r9103, %r9103, 1;
	xor.b32  	%r2735, %r127, %r9103;
	add.s32 	%r2736, %r2735, -1;
	shr.u32 	%r2737, %r2736, 31;
	add.s32 	%r2738, %r2737, -1;
	shr.s32 	%r2739, %r2736, 31;
	and.b32  	%r2740, %r2738, %r9104;
	ld.const.v4.u32 	{%r2741, %r2742, %r2743, %r2744}, [%rd1830];
	and.b32  	%r2749, %r2741, %r2739;
	or.b32  	%r9104, %r2749, %r2740;
	and.b32  	%r2750, %r2738, %r9105;
	and.b32  	%r2751, %r2742, %r2739;
	or.b32  	%r9105, %r2751, %r2750;
	and.b32  	%r2752, %r2738, %r9106;
	and.b32  	%r2753, %r2743, %r2739;
	or.b32  	%r9106, %r2753, %r2752;
	and.b32  	%r2754, %r2738, %r9107;
	and.b32  	%r2755, %r2744, %r2739;
	or.b32  	%r9107, %r2755, %r2754;
	and.b32  	%r2756, %r2738, %r9108;
	ld.const.v4.u32 	{%r2757, %r2758, %r2759, %r2760}, [%rd1830+16];
	and.b32  	%r2765, %r2757, %r2739;
	or.b32  	%r9108, %r2765, %r2756;
	and.b32  	%r2766, %r9109, %r2738;
	and.b32  	%r2767, %r2758, %r2739;
	or.b32  	%r9109, %r2767, %r2766;
	and.b32  	%r2768, %r9110, %r2738;
	and.b32  	%r2769, %r2759, %r2739;
	or.b32  	%r9110, %r2769, %r2768;
	and.b32  	%r2770, %r9111, %r2738;
	and.b32  	%r2771, %r2760, %r2739;
	or.b32  	%r9111, %r2771, %r2770;
	and.b32  	%r2772, %r9112, %r2738;
	ld.const.v4.u32 	{%r2773, %r2774, %r2775, %r2776}, [%rd1830+32];
	and.b32  	%r2781, %r2773, %r2739;
	or.b32  	%r9112, %r2781, %r2772;
	and.b32  	%r2782, %r9113, %r2738;
	and.b32  	%r2783, %r2774, %r2739;
	or.b32  	%r9113, %r2783, %r2782;
	and.b32  	%r2784, %r9114, %r2738;
	and.b32  	%r2785, %r2775, %r2739;
	or.b32  	%r9114, %r2785, %r2784;
	and.b32  	%r2786, %r9115, %r2738;
	and.b32  	%r2787, %r2776, %r2739;
	or.b32  	%r9115, %r2787, %r2786;
	and.b32  	%r2788, %r9116, %r2738;
	ld.const.v4.u32 	{%r2789, %r2790, %r2791, %r2792}, [%rd1830+48];
	and.b32  	%r2797, %r2789, %r2739;
	or.b32  	%r9116, %r2797, %r2788;
	and.b32  	%r2798, %r9117, %r2738;
	and.b32  	%r2799, %r2790, %r2739;
	or.b32  	%r9117, %r2799, %r2798;
	and.b32  	%r2800, %r9118, %r2738;
	and.b32  	%r2801, %r2791, %r2739;
	or.b32  	%r9118, %r2801, %r2800;
	and.b32  	%r2802, %r9119, %r2738;
	and.b32  	%r2803, %r2792, %r2739;
	or.b32  	%r9119, %r2803, %r2802;
	and.b32  	%r2804, %r9120, %r2738;
	ld.const.v4.u32 	{%r2805, %r2806, %r2807, %r2808}, [%rd1830+64];
	and.b32  	%r2813, %r2805, %r2739;
	or.b32  	%r9120, %r2813, %r2804;
	and.b32  	%r2814, %r9121, %r2738;
	and.b32  	%r2815, %r2806, %r2739;
	or.b32  	%r9121, %r2815, %r2814;
	and.b32  	%r2816, %r9122, %r2738;
	and.b32  	%r2817, %r2807, %r2739;
	or.b32  	%r9122, %r2817, %r2816;
	and.b32  	%r2818, %r9123, %r2738;
	and.b32  	%r2819, %r2808, %r2739;
	or.b32  	%r9123, %r2819, %r2818;
	and.b32  	%r2820, %r9124, %r2738;
	ld.const.v4.u32 	{%r2821, %r2822, %r2823, %r2824}, [%rd1830+80];
	and.b32  	%r2829, %r2821, %r2739;
	or.b32  	%r9124, %r2829, %r2820;
	and.b32  	%r2830, %r9125, %r2738;
	and.b32  	%r2831, %r2822, %r2739;
	or.b32  	%r9125, %r2831, %r2830;
	and.b32  	%r2832, %r9126, %r2738;
	and.b32  	%r2833, %r2823, %r2739;
	or.b32  	%r9126, %r2833, %r2832;
	and.b32  	%r2834, %r9127, %r2738;
	and.b32  	%r2835, %r2824, %r2739;
	or.b32  	%r9127, %r2835, %r2834;
	setp.ne.s32 	%p3, %r9103, 8;
	@%p3 bra 	$L__BB3_6;

	cvt.u64.u32 	%rd1831, %r9104;
	cvt.u64.u32 	%rd1832, %r9105;
	bfi.b64 	%rd1833, %rd1832, %rd1831, 32, 32;
	shr.u64 	%rd1834, %rd1833, 26;
	cvt.u32.u64 	%r2836, %rd1834;
	cvt.u64.u32 	%rd1835, %r9106;
	bfi.b64 	%rd1836, %rd1835, %rd1832, 32, 32;
	shr.u64 	%rd1837, %rd1836, 19;
	cvt.u32.u64 	%r2837, %rd1837;
	cvt.u64.u32 	%rd1838, %r9107;
	bfi.b64 	%rd1839, %rd1838, %rd1835, 32, 32;
	shr.u64 	%rd1840, %rd1839, 13;
	cvt.u32.u64 	%r2838, %rd1840;
	cvt.u64.u32 	%rd1841, %r9108;
	cvt.u64.u32 	%rd1842, %r9109;
	bfi.b64 	%rd1843, %rd1842, %rd1841, 32, 32;
	shr.u64 	%rd1844, %rd1843, 25;
	cvt.u32.u64 	%r2839, %rd1844;
	cvt.u64.u32 	%rd1845, %r9110;
	bfi.b64 	%rd1846, %rd1845, %rd1842, 32, 32;
	shr.u64 	%rd1847, %rd1846, 19;
	cvt.u32.u64 	%r2840, %rd1847;
	cvt.u64.u32 	%rd1848, %r9111;
	bfi.b64 	%rd1849, %rd1848, %rd1845, 32, 32;
	shr.u64 	%rd1850, %rd1849, 12;
	cvt.u32.u64 	%r2841, %rd1850;
	shr.u32 	%r2842, %r9111, 6;
	cvt.u64.u32 	%rd1851, %r9112;
	cvt.u64.u32 	%rd1852, %r9113;
	bfi.b64 	%rd1853, %rd1852, %rd1851, 32, 32;
	shr.u64 	%rd1854, %rd1853, 26;
	cvt.u32.u64 	%r2843, %rd1854;
	xor.b32  	%r2844, %r2843, %r2836;
	cvt.u64.u32 	%rd1855, %r9114;
	bfi.b64 	%rd1856, %rd1855, %rd1852, 32, 32;
	shr.u64 	%rd1857, %rd1856, 19;
	cvt.u32.u64 	%r2845, %rd1857;
	xor.b32  	%r2846, %r2845, %r2837;
	cvt.u64.u32 	%rd1858, %r9115;
	bfi.b64 	%rd1859, %rd1858, %rd1855, 32, 32;
	shr.u64 	%rd1860, %rd1859, 13;
	cvt.u32.u64 	%r2847, %rd1860;
	xor.b32  	%r2848, %r2847, %r2838;
	cvt.u64.u32 	%rd1861, %r9116;
	cvt.u64.u32 	%rd1862, %r9117;
	bfi.b64 	%rd1863, %rd1862, %rd1861, 32, 32;
	shr.u64 	%rd1864, %rd1863, 25;
	cvt.u32.u64 	%r2849, %rd1864;
	xor.b32  	%r2850, %r2849, %r2839;
	cvt.u64.u32 	%rd1865, %r9118;
	bfi.b64 	%rd1866, %rd1865, %rd1862, 32, 32;
	shr.u64 	%rd1867, %rd1866, 19;
	cvt.u32.u64 	%r2851, %rd1867;
	xor.b32  	%r2852, %r2851, %r2840;
	cvt.u64.u32 	%rd1868, %r9119;
	bfi.b64 	%rd1869, %rd1868, %rd1865, 32, 32;
	shr.u64 	%rd1870, %rd1869, 12;
	cvt.u32.u64 	%r2853, %rd1870;
	xor.b32  	%r2854, %r2853, %r2841;
	xor.b32  	%r2855, %r9119, %r9111;
	shr.u32 	%r2856, %r9119, 6;
	shr.u32 	%r2857, %r2855, 6;
	cvt.u64.u32 	%rd1871, %r9120;
	cvt.u64.u32 	%rd1872, %r9121;
	bfi.b64 	%rd1873, %rd1872, %rd1871, 32, 32;
	shr.u64 	%rd1874, %rd1873, 26;
	cvt.u32.u64 	%r2858, %rd1874;
	and.b32  	%r2859, %r2858, 33554431;
	cvt.u64.u32 	%rd1875, %r9122;
	bfi.b64 	%rd1876, %rd1875, %rd1872, 32, 32;
	shr.u64 	%rd1877, %rd1876, 19;
	cvt.u32.u64 	%r2860, %rd1877;
	and.b32  	%r2861, %r2860, 67108863;
	cvt.u64.u32 	%rd1878, %r9123;
	bfi.b64 	%rd1879, %rd1878, %rd1875, 32, 32;
	shr.u64 	%rd1880, %rd1879, 13;
	cvt.u32.u64 	%r2862, %rd1880;
	and.b32  	%r2863, %r2862, 33554431;
	cvt.u64.u32 	%rd1881, %r9124;
	cvt.u64.u32 	%rd1882, %r9125;
	bfi.b64 	%rd1883, %rd1882, %rd1881, 32, 32;
	shr.u64 	%rd1884, %rd1883, 25;
	cvt.u32.u64 	%r2864, %rd1884;
	and.b32  	%r2865, %r2864, 67108863;
	cvt.u64.u32 	%rd1885, %r9126;
	bfi.b64 	%rd1886, %rd1885, %rd1882, 32, 32;
	shr.u64 	%rd1887, %rd1886, 19;
	cvt.u32.u64 	%r2866, %rd1887;
	and.b32  	%r2867, %r2866, 33554431;
	cvt.u64.u32 	%rd1888, %r9127;
	bfi.b64 	%rd1889, %rd1888, %rd1885, 32, 32;
	shr.u64 	%rd1890, %rd1889, 12;
	cvt.u32.u64 	%r2868, %rd1890;
	and.b32  	%r2869, %r2868, 67108863;
	shr.u32 	%r2870, %r9127, 6;
	and.b32  	%r2871, %r2870, 33554431;
	xor.b32  	%r2872, %r9112, %r9104;
	and.b32  	%r2873, %r2872, %r126;
	xor.b32  	%r2874, %r2873, %r9112;
	xor.b32  	%r2875, %r2873, %r9104;
	and.b32  	%r2876, %r2875, 67108863;
	and.b32  	%r2877, %r2874, 67108863;
	and.b32  	%r2878, %r2844, %r126;
	xor.b32  	%r2879, %r2878, %r2843;
	xor.b32  	%r2880, %r2878, %r2836;
	and.b32  	%r2881, %r2880, 33554431;
	and.b32  	%r2882, %r2879, 33554431;
	and.b32  	%r2883, %r2846, %r126;
	xor.b32  	%r2884, %r2883, %r2845;
	xor.b32  	%r2885, %r2883, %r2837;
	and.b32  	%r2886, %r2885, 67108863;
	and.b32  	%r2887, %r2884, 67108863;
	and.b32  	%r2888, %r2848, %r126;
	xor.b32  	%r2889, %r2888, %r2847;
	xor.b32  	%r2890, %r2888, %r2838;
	and.b32  	%r2891, %r2890, 33554431;
	and.b32  	%r2892, %r2889, 33554431;
	xor.b32  	%r2893, %r9115, %r9107;
	shr.u32 	%r2894, %r9115, 6;
	shr.u32 	%r2895, %r9107, 6;
	shr.u32 	%r2896, %r2893, 6;
	and.b32  	%r2897, %r2896, %r126;
	xor.b32  	%r2898, %r2897, %r2895;
	xor.b32  	%r2899, %r2897, %r2894;
	xor.b32  	%r2900, %r9116, %r9108;
	and.b32  	%r2901, %r2900, %r126;
	xor.b32  	%r2902, %r2901, %r9116;
	xor.b32  	%r2903, %r2901, %r9108;
	and.b32  	%r2904, %r2903, 33554431;
	and.b32  	%r2905, %r2902, 33554431;
	and.b32  	%r2906, %r2850, %r126;
	xor.b32  	%r2907, %r2906, %r2849;
	xor.b32  	%r2908, %r2906, %r2839;
	and.b32  	%r2909, %r2908, 67108863;
	and.b32  	%r2910, %r2907, 67108863;
	and.b32  	%r2911, %r2852, %r126;
	xor.b32  	%r2912, %r2911, %r2851;
	xor.b32  	%r2913, %r2911, %r2840;
	and.b32  	%r2914, %r2913, 33554431;
	and.b32  	%r2915, %r2912, 33554431;
	and.b32  	%r2916, %r2854, %r126;
	xor.b32  	%r2917, %r2916, %r2853;
	xor.b32  	%r2918, %r2916, %r2841;
	and.b32  	%r2919, %r2918, 67108863;
	and.b32  	%r2920, %r2917, 67108863;
	and.b32  	%r2921, %r2857, %r126;
	xor.b32  	%r2922, %r2921, %r2856;
	xor.b32  	%r2923, %r2921, %r2842;
	and.b32  	%r2924, %r2923, 33554431;
	and.b32  	%r2925, %r2922, 33554431;
	and.b32  	%r2926, %r9120, 67108863;
	mov.u32 	%r2927, 134217690;
	sub.s32 	%r2928, %r2927, %r2926;
	shr.u32 	%r2929, %r2928, 26;
	and.b32  	%r2930, %r2928, 67108863;
	mov.u32 	%r2931, 67108862;
	sub.s32 	%r2932, %r2931, %r2859;
	add.s32 	%r2933, %r2932, %r2929;
	shr.u32 	%r2934, %r2933, 25;
	xor.b32  	%r2935, %r2933, %r2858;
	mov.u32 	%r2936, 134217726;
	sub.s32 	%r2937, %r2936, %r2861;
	add.s32 	%r2938, %r2934, %r2937;
	shr.u32 	%r2939, %r2938, 26;
	xor.b32  	%r2940, %r2938, %r2860;
	sub.s32 	%r2941, %r2931, %r2863;
	add.s32 	%r2942, %r2939, %r2941;
	shr.u32 	%r2943, %r2942, 25;
	xor.b32  	%r2944, %r2942, %r2862;
	shr.u32 	%r2945, %r9123, 6;
	sub.s32 	%r2946, %r2936, %r2945;
	add.s32 	%r2947, %r2943, %r2946;
	shr.u32 	%r2948, %r2947, 26;
	and.b32  	%r2949, %r2947, 67108863;
	and.b32  	%r2950, %r9124, 33554431;
	sub.s32 	%r2951, %r2931, %r2950;
	add.s32 	%r2952, %r2948, %r2951;
	shr.u32 	%r2953, %r2952, 25;
	xor.b32  	%r2954, %r2952, %r9124;
	sub.s32 	%r2955, %r2936, %r2865;
	add.s32 	%r2956, %r2953, %r2955;
	shr.u32 	%r2957, %r2956, 26;
	xor.b32  	%r2958, %r2956, %r2864;
	sub.s32 	%r2959, %r2931, %r2867;
	add.s32 	%r2960, %r2957, %r2959;
	shr.u32 	%r2961, %r2960, 25;
	xor.b32  	%r2962, %r2960, %r2866;
	sub.s32 	%r2963, %r2936, %r2869;
	add.s32 	%r2964, %r2961, %r2963;
	shr.u32 	%r2965, %r2964, 26;
	xor.b32  	%r2966, %r2964, %r2868;
	sub.s32 	%r2967, %r2931, %r2871;
	add.s32 	%r2968, %r2965, %r2967;
	shr.u32 	%r2969, %r2968, 25;
	xor.b32  	%r2970, %r2968, %r2870;
	mad.lo.s32 	%r2971, %r2969, 19, %r2930;
	xor.b32  	%r2972, %r2971, %r2926;
	and.b32  	%r2973, %r2972, %r126;
	xor.b32  	%r2974, %r2973, %r2926;
	and.b32  	%r2975, %r2935, %r126;
	xor.b32  	%r2976, %r2975, %r2858;
	and.b32  	%r2977, %r2976, 33554431;
	and.b32  	%r2978, %r2940, %r126;
	xor.b32  	%r2979, %r2978, %r2860;
	and.b32  	%r2980, %r2979, 67108863;
	and.b32  	%r2981, %r2944, %r126;
	xor.b32  	%r2982, %r2981, %r2862;
	and.b32  	%r2983, %r2982, 33554431;
	xor.b32  	%r2984, %r2949, %r2945;
	and.b32  	%r2985, %r2984, %r126;
	xor.b32  	%r2986, %r2985, %r2945;
	and.b32  	%r2987, %r2954, %r126;
	xor.b32  	%r2988, %r2987, %r9124;
	and.b32  	%r2989, %r2988, 33554431;
	and.b32  	%r2990, %r2958, %r126;
	xor.b32  	%r2991, %r2990, %r2864;
	and.b32  	%r2992, %r2991, 67108863;
	and.b32  	%r2993, %r2962, %r126;
	xor.b32  	%r2994, %r2993, %r2866;
	and.b32  	%r2995, %r2994, 33554431;
	and.b32  	%r2996, %r2966, %r126;
	xor.b32  	%r2997, %r2996, %r2868;
	and.b32  	%r2998, %r2997, 67108863;
	and.b32  	%r2999, %r2970, %r126;
	xor.b32  	%r3000, %r2999, %r2870;
	and.b32  	%r3001, %r3000, 33554431;
	sub.s32 	%r3002, %r2927, %r9100;
	add.s32 	%r3003, %r3002, %r9101;
	shr.u32 	%r3004, %r3003, 26;
	and.b32  	%r3005, %r3003, 67108863;
	sub.s32 	%r3006, %r2931, %r9098;
	add.s32 	%r3007, %r3006, %r9099;
	add.s32 	%r3008, %r3007, %r3004;
	shr.u32 	%r3009, %r3008, 25;
	and.b32  	%r3010, %r3008, 33554431;
	sub.s32 	%r3011, %r2936, %r9096;
	add.s32 	%r3012, %r3011, %r9097;
	add.s32 	%r3013, %r3012, %r3009;
	shr.u32 	%r3014, %r3013, 26;
	and.b32  	%r3015, %r3013, 67108863;
	sub.s32 	%r3016, %r2931, %r9094;
	add.s32 	%r3017, %r3016, %r9095;
	add.s32 	%r3018, %r3017, %r3014;
	shr.u32 	%r3019, %r3018, 25;
	and.b32  	%r3020, %r3018, 33554431;
	sub.s32 	%r3021, %r2936, %r9092;
	add.s32 	%r3022, %r3021, %r9093;
	add.s32 	%r3023, %r3022, %r3019;
	sub.s32 	%r3024, %r2931, %r9090;
	add.s32 	%r3025, %r3024, %r9091;
	sub.s32 	%r3026, %r2936, %r9088;
	add.s32 	%r3027, %r3026, %r9089;
	sub.s32 	%r3028, %r2931, %r9086;
	add.s32 	%r3029, %r3028, %r9087;
	sub.s32 	%r3030, %r2936, %r9084;
	add.s32 	%r3031, %r3030, %r9085;
	sub.s32 	%r3032, %r2931, %r9082;
	add.s32 	%r3033, %r3032, %r9083;
	mul.wide.u32 	%rd1891, %r2876, %r3010;
	mul.wide.u32 	%rd1892, %r2881, %r3005;
	mul.wide.u32 	%rd1893, %r2876, %r3020;
	mul.wide.u32 	%rd1894, %r2881, %r3015;
	mul.wide.u32 	%rd1895, %r2886, %r3010;
	mul.wide.u32 	%rd1896, %r2891, %r3005;
	mul.wide.u32 	%rd1897, %r2876, %r3025;
	mul.wide.u32 	%rd1898, %r2881, %r3023;
	mul.wide.u32 	%rd1899, %r2886, %r3020;
	mul.wide.u32 	%rd1900, %r2891, %r3015;
	mul.wide.u32 	%rd1901, %r2898, %r3010;
	mul.wide.u32 	%rd1902, %r2904, %r3005;
	mul.wide.u32 	%rd1903, %r2876, %r3029;
	mul.wide.u32 	%rd1904, %r2881, %r3027;
	mul.wide.u32 	%rd1905, %r2886, %r3025;
	mul.wide.u32 	%rd1906, %r2891, %r3023;
	mul.wide.u32 	%rd1907, %r2898, %r3020;
	mul.wide.u32 	%rd1908, %r2904, %r3015;
	mul.wide.u32 	%rd1909, %r2909, %r3010;
	mul.wide.u32 	%rd1910, %r2914, %r3005;
	mul.wide.u32 	%rd1911, %r2876, %r3033;
	mul.wide.u32 	%rd1912, %r2881, %r3031;
	mul.wide.u32 	%rd1913, %r2886, %r3029;
	mul.wide.u32 	%rd1914, %r2891, %r3027;
	mul.wide.u32 	%rd1915, %r2898, %r3025;
	mul.wide.u32 	%rd1916, %r2904, %r3023;
	mul.wide.u32 	%rd1917, %r2909, %r3020;
	mul.wide.u32 	%rd1918, %r2914, %r3015;
	mul.wide.u32 	%rd1919, %r2919, %r3010;
	mul.wide.u32 	%rd1920, %r2924, %r3005;
	shl.b32 	%r3034, %r2880, 1;
	and.b32  	%r3035, %r3034, 67108862;
	shl.b32 	%r3036, %r2890, 1;
	and.b32  	%r3037, %r3036, 67108862;
	shl.b32 	%r3038, %r2903, 1;
	and.b32  	%r3039, %r3038, 67108862;
	shl.b32 	%r3040, %r2913, 1;
	and.b32  	%r3041, %r3040, 67108862;
	mul.wide.u32 	%rd1921, %r2876, %r3005;
	mul.wide.u32 	%rd1922, %r2876, %r3015;
	mul.wide.u32 	%rd1923, %r3035, %r3010;
	mul.wide.u32 	%rd1924, %r2886, %r3005;
	mul.wide.u32 	%rd1925, %r2876, %r3023;
	mul.wide.u32 	%rd1926, %r3035, %r3020;
	mul.wide.u32 	%rd1927, %r2886, %r3015;
	mul.wide.u32 	%rd1928, %r3037, %r3010;
	mul.wide.u32 	%rd1929, %r2898, %r3005;
	mul.wide.u32 	%rd1930, %r2876, %r3027;
	mul.wide.u32 	%rd1931, %r3035, %r3025;
	mul.wide.u32 	%rd1932, %r2886, %r3023;
	mul.wide.u32 	%rd1933, %r3037, %r3020;
	mul.wide.u32 	%rd1934, %r2898, %r3015;
	mul.wide.u32 	%rd1935, %r3039, %r3010;
	mul.wide.u32 	%rd1936, %r2909, %r3005;
	mul.wide.u32 	%rd1937, %r2876, %r3031;
	mul.wide.u32 	%rd1938, %r3035, %r3029;
	mul.wide.u32 	%rd1939, %r2886, %r3027;
	mul.wide.u32 	%rd1940, %r3037, %r3025;
	mul.wide.u32 	%rd1941, %r2898, %r3023;
	mul.wide.u32 	%rd1942, %r3039, %r3020;
	mul.wide.u32 	%rd1943, %r2909, %r3015;
	mul.wide.u32 	%rd1944, %r3041, %r3010;
	mul.wide.u32 	%rd1945, %r2919, %r3005;
	mul.lo.s32 	%r3042, %r2881, 38;
	mul.lo.s32 	%r3043, %r2886, 19;
	mul.lo.s32 	%r3044, %r2891, 19;
	mul.lo.s32 	%r3045, %r2898, 19;
	mul.lo.s32 	%r3046, %r2904, 19;
	mul.lo.s32 	%r3047, %r2909, 19;
	mul.lo.s32 	%r3048, %r2914, 19;
	mul.lo.s32 	%r3049, %r2919, 19;
	mul.lo.s32 	%r3050, %r2924, 19;
	mul.wide.u32 	%rd1946, %r3050, %r3015;
	mul.wide.u32 	%rd1947, %r3049, %r3020;
	mul.wide.u32 	%rd1948, %r3048, %r3023;
	mul.wide.u32 	%rd1949, %r3047, %r3025;
	mul.wide.u32 	%rd1950, %r3046, %r3027;
	mul.wide.u32 	%rd1951, %r3045, %r3029;
	mul.wide.u32 	%rd1952, %r3044, %r3031;
	mul.wide.u32 	%rd1953, %r3043, %r3033;
	mul.wide.u32 	%rd1954, %r3050, %r3023;
	mul.wide.u32 	%rd1955, %r3049, %r3025;
	mul.wide.u32 	%rd1956, %r3048, %r3027;
	mul.wide.u32 	%rd1957, %r3047, %r3029;
	mul.wide.u32 	%rd1958, %r3046, %r3031;
	mul.wide.u32 	%rd1959, %r3045, %r3033;
	mul.wide.u32 	%rd1960, %r3050, %r3027;
	mul.wide.u32 	%rd1961, %r3049, %r3029;
	mul.wide.u32 	%rd1962, %r3048, %r3031;
	mul.wide.u32 	%rd1963, %r3047, %r3033;
	mul.wide.u32 	%rd1964, %r3050, %r3031;
	mul.wide.u32 	%rd1965, %r3049, %r3033;
	mul.lo.s32 	%r3051, %r2891, 38;
	mul.lo.s32 	%r3052, %r2904, 38;
	mul.lo.s32 	%r3053, %r2914, 38;
	mul.lo.s32 	%r3054, %r2924, 38;
	mul.wide.u32 	%rd1966, %r3054, %r3010;
	mul.wide.u32 	%rd1967, %r3049, %r3015;
	mul.wide.u32 	%rd1968, %r3053, %r3020;
	mul.wide.u32 	%rd1969, %r3047, %r3023;
	mul.wide.u32 	%rd1970, %r3052, %r3025;
	mul.wide.u32 	%rd1971, %r3045, %r3027;
	mul.wide.u32 	%rd1972, %r3051, %r3029;
	mul.wide.u32 	%rd1973, %r3043, %r3031;
	mul.wide.u32 	%rd1974, %r3042, %r3033;
	add.s64 	%rd1975, %rd1971, %rd1921;
	add.s64 	%rd1976, %rd1975, %rd1970;
	add.s64 	%rd1977, %rd1976, %rd1974;
	add.s64 	%rd1978, %rd1977, %rd1973;
	add.s64 	%rd1979, %rd1978, %rd1966;
	add.s64 	%rd1980, %rd1979, %rd1972;
	add.s64 	%rd1981, %rd1980, %rd1969;
	add.s64 	%rd1982, %rd1981, %rd1968;
	add.s64 	%rd1983, %rd1982, %rd1967;
	mul.wide.u32 	%rd1984, %r3054, %r3020;
	mul.wide.u32 	%rd1985, %r3049, %r3023;
	mul.wide.u32 	%rd1986, %r3053, %r3025;
	mul.wide.u32 	%rd1987, %r3047, %r3027;
	mul.wide.u32 	%rd1988, %r3052, %r3029;
	mul.wide.u32 	%rd1989, %r3045, %r3031;
	mul.wide.u32 	%rd1990, %r3051, %r3033;
	mul.wide.u32 	%rd1991, %r3054, %r3025;
	mul.wide.u32 	%rd1992, %r3049, %r3027;
	mul.wide.u32 	%rd1993, %r3053, %r3029;
	mul.wide.u32 	%rd1994, %r3047, %r3031;
	mul.wide.u32 	%rd1995, %r3052, %r3033;
	mul.wide.u32 	%rd1996, %r3054, %r3029;
	mul.wide.u32 	%rd1997, %r3049, %r3031;
	mul.wide.u32 	%rd1998, %r3053, %r3033;
	mul.wide.u32 	%rd1999, %r3054, %r3033;
	and.b64  	%rd2000, %rd1983, 67108863;
	shr.u64 	%rd2001, %rd1983, 26;
	add.s64 	%rd2002, %rd1951, %rd1891;
	add.s64 	%rd2003, %rd2002, %rd1950;
	add.s64 	%rd2004, %rd2003, %rd1892;
	add.s64 	%rd2005, %rd2004, %rd1953;
	add.s64 	%rd2006, %rd2005, %rd1946;
	add.s64 	%rd2007, %rd2006, %rd1952;
	add.s64 	%rd2008, %rd2007, %rd1949;
	add.s64 	%rd2009, %rd2008, %rd1948;
	add.s64 	%rd2010, %rd2009, %rd1947;
	add.s64 	%rd2011, %rd2010, %rd2001;
	cvt.u32.u64 	%r3055, %rd2011;
	and.b32  	%r3056, %r3055, 33554431;
	shr.u64 	%rd2012, %rd2011, 25;
	add.s64 	%rd2013, %rd1989, %rd1922;
	add.s64 	%rd2014, %rd2013, %rd1988;
	add.s64 	%rd2015, %rd2014, %rd1924;
	add.s64 	%rd2016, %rd2015, %rd1923;
	add.s64 	%rd2017, %rd2016, %rd1984;
	add.s64 	%rd2018, %rd2017, %rd1990;
	add.s64 	%rd2019, %rd2018, %rd1987;
	add.s64 	%rd2020, %rd2019, %rd1986;
	add.s64 	%rd2021, %rd2020, %rd1985;
	add.s64 	%rd2022, %rd2021, %rd2012;
	cvt.u32.u64 	%r3057, %rd2022;
	and.b32  	%r3058, %r3057, 67108863;
	shr.u64 	%rd2023, %rd2022, 26;
	add.s64 	%rd2024, %rd1959, %rd1893;
	add.s64 	%rd2025, %rd2024, %rd1958;
	add.s64 	%rd2026, %rd2025, %rd1894;
	add.s64 	%rd2027, %rd2026, %rd1895;
	add.s64 	%rd2028, %rd2027, %rd1896;
	add.s64 	%rd2029, %rd2028, %rd1954;
	add.s64 	%rd2030, %rd2029, %rd1957;
	add.s64 	%rd2031, %rd2030, %rd1956;
	add.s64 	%rd2032, %rd2031, %rd1955;
	add.s64 	%rd2033, %rd2032, %rd2023;
	cvt.u32.u64 	%r3059, %rd2033;
	and.b32  	%r3060, %r3059, 33554431;
	shr.u64 	%rd2034, %rd2033, 25;
	add.s64 	%rd2035, %rd1929, %rd1925;
	add.s64 	%rd2036, %rd2035, %rd1995;
	add.s64 	%rd2037, %rd2036, %rd1927;
	add.s64 	%rd2038, %rd2037, %rd1926;
	add.s64 	%rd2039, %rd2038, %rd1928;
	add.s64 	%rd2040, %rd2039, %rd1991;
	add.s64 	%rd2041, %rd2040, %rd1994;
	add.s64 	%rd2042, %rd2041, %rd1993;
	add.s64 	%rd2043, %rd2042, %rd1992;
	add.s64 	%rd2044, %rd2043, %rd2034;
	cvt.u32.u64 	%r3061, %rd2044;
	and.b32  	%r3062, %r3061, 67108863;
	shr.u64 	%rd2045, %rd2044, 26;
	add.s64 	%rd2046, %rd1901, %rd1897;
	add.s64 	%rd2047, %rd2046, %rd1902;
	add.s64 	%rd2048, %rd2047, %rd1898;
	add.s64 	%rd2049, %rd2048, %rd1899;
	add.s64 	%rd2050, %rd2049, %rd1900;
	add.s64 	%rd2051, %rd2050, %rd1960;
	add.s64 	%rd2052, %rd2051, %rd1963;
	add.s64 	%rd2053, %rd2052, %rd1962;
	add.s64 	%rd2054, %rd2053, %rd1961;
	add.s64 	%rd2055, %rd2054, %rd2045;
	cvt.u32.u64 	%r3063, %rd2055;
	and.b32  	%r3064, %r3063, 33554431;
	shr.u64 	%rd2056, %rd2055, 25;
	add.s64 	%rd2057, %rd1934, %rd1930;
	add.s64 	%rd2058, %rd2057, %rd1935;
	add.s64 	%rd2059, %rd2058, %rd1932;
	add.s64 	%rd2060, %rd2059, %rd1931;
	add.s64 	%rd2061, %rd2060, %rd1933;
	add.s64 	%rd2062, %rd2061, %rd1996;
	add.s64 	%rd2063, %rd2062, %rd1936;
	add.s64 	%rd2064, %rd2063, %rd1998;
	add.s64 	%rd2065, %rd2064, %rd1997;
	add.s64 	%rd2066, %rd2065, %rd2056;
	cvt.u32.u64 	%r3065, %rd2066;
	and.b32  	%r3066, %r3065, 67108863;
	shr.u64 	%rd2067, %rd2066, 26;
	add.s64 	%rd2068, %rd1907, %rd1903;
	add.s64 	%rd2069, %rd2068, %rd1908;
	add.s64 	%rd2070, %rd2069, %rd1904;
	add.s64 	%rd2071, %rd2070, %rd1905;
	add.s64 	%rd2072, %rd2071, %rd1906;
	add.s64 	%rd2073, %rd2072, %rd1964;
	add.s64 	%rd2074, %rd2073, %rd1909;
	add.s64 	%rd2075, %rd2074, %rd1910;
	add.s64 	%rd2076, %rd2075, %rd1965;
	add.s64 	%rd2077, %rd2076, %rd2067;
	cvt.u32.u64 	%r3067, %rd2077;
	and.b32  	%r3068, %r3067, 33554431;
	shr.u64 	%rd2078, %rd2077, 25;
	add.s64 	%rd2079, %rd1941, %rd1937;
	add.s64 	%rd2080, %rd2079, %rd1942;
	add.s64 	%rd2081, %rd2080, %rd1939;
	add.s64 	%rd2082, %rd2081, %rd1938;
	add.s64 	%rd2083, %rd2082, %rd1940;
	add.s64 	%rd2084, %rd2083, %rd1999;
	add.s64 	%rd2085, %rd2084, %rd1943;
	add.s64 	%rd2086, %rd2085, %rd1945;
	add.s64 	%rd2087, %rd2086, %rd1944;
	add.s64 	%rd2088, %rd2087, %rd2078;
	cvt.u32.u64 	%r3069, %rd2088;
	and.b32  	%r3070, %r3069, 67108863;
	shr.u64 	%rd2089, %rd2088, 26;
	add.s64 	%rd2090, %rd1915, %rd1911;
	add.s64 	%rd2091, %rd2090, %rd1916;
	add.s64 	%rd2092, %rd2091, %rd1912;
	add.s64 	%rd2093, %rd2092, %rd1913;
	add.s64 	%rd2094, %rd2093, %rd1920;
	add.s64 	%rd2095, %rd2094, %rd1914;
	add.s64 	%rd2096, %rd2095, %rd1917;
	add.s64 	%rd2097, %rd2096, %rd1918;
	add.s64 	%rd2098, %rd2097, %rd1919;
	add.s64 	%rd2099, %rd2098, %rd2089;
	cvt.u32.u64 	%r3071, %rd2099;
	and.b32  	%r3072, %r3071, 33554431;
	shr.u64 	%rd2100, %rd2099, 25;
	and.b64  	%rd2101, %rd2100, 4294967295;
	mul.lo.s64 	%rd2102, %rd2101, 19;
	add.s64 	%rd2103, %rd2102, %rd2000;
	cvt.u32.u64 	%r3073, %rd2103;
	and.b32  	%r3074, %r3073, 67108863;
	shr.u64 	%rd2104, %rd2103, 26;
	cvt.u32.u64 	%r3075, %rd2104;
	add.s32 	%r3076, %r3056, %r3075;
	add.s32 	%r3077, %r9099, %r9098;
	mul.wide.u32 	%rd2105, %r2877, %r3077;
	add.s32 	%r3078, %r9101, %r9100;
	mul.wide.u32 	%rd2106, %r2882, %r3078;
	add.s32 	%r3079, %r9095, %r9094;
	mul.wide.u32 	%rd2107, %r2877, %r3079;
	add.s32 	%r3080, %r9097, %r9096;
	mul.wide.u32 	%rd2108, %r2882, %r3080;
	mul.wide.u32 	%rd2109, %r2887, %r3077;
	mul.wide.u32 	%rd2110, %r2892, %r3078;
	add.s32 	%r3081, %r9091, %r9090;
	mul.wide.u32 	%rd2111, %r2877, %r3081;
	add.s32 	%r3082, %r9093, %r9092;
	mul.wide.u32 	%rd2112, %r2882, %r3082;
	mul.wide.u32 	%rd2113, %r2887, %r3079;
	mul.wide.u32 	%rd2114, %r2892, %r3080;
	mul.wide.u32 	%rd2115, %r2899, %r3077;
	mul.wide.u32 	%rd2116, %r2905, %r3078;
	add.s32 	%r3083, %r9087, %r9086;
	mul.wide.u32 	%rd2117, %r2877, %r3083;
	add.s32 	%r3084, %r9089, %r9088;
	mul.wide.u32 	%rd2118, %r2882, %r3084;
	mul.wide.u32 	%rd2119, %r2887, %r3081;
	mul.wide.u32 	%rd2120, %r2892, %r3082;
	mul.wide.u32 	%rd2121, %r2899, %r3079;
	mul.wide.u32 	%rd2122, %r2905, %r3080;
	mul.wide.u32 	%rd2123, %r2910, %r3077;
	mul.wide.u32 	%rd2124, %r2915, %r3078;
	add.s32 	%r3085, %r9083, %r9082;
	mul.wide.u32 	%rd2125, %r2877, %r3085;
	add.s32 	%r3086, %r9085, %r9084;
	mul.wide.u32 	%rd2126, %r2882, %r3086;
	mul.wide.u32 	%rd2127, %r2887, %r3083;
	mul.wide.u32 	%rd2128, %r2892, %r3084;
	mul.wide.u32 	%rd2129, %r2899, %r3081;
	mul.wide.u32 	%rd2130, %r2905, %r3082;
	mul.wide.u32 	%rd2131, %r2910, %r3079;
	mul.wide.u32 	%rd2132, %r2915, %r3080;
	mul.wide.u32 	%rd2133, %r2920, %r3077;
	mul.wide.u32 	%rd2134, %r2925, %r3078;
	shl.b32 	%r3087, %r2879, 1;
	and.b32  	%r3088, %r3087, 67108862;
	shl.b32 	%r3089, %r2889, 1;
	and.b32  	%r3090, %r3089, 67108862;
	shl.b32 	%r3091, %r2902, 1;
	and.b32  	%r3092, %r3091, 67108862;
	shl.b32 	%r3093, %r2912, 1;
	and.b32  	%r3094, %r3093, 67108862;
	mul.wide.u32 	%rd2135, %r2877, %r3078;
	mul.wide.u32 	%rd2136, %r2877, %r3080;
	mul.wide.u32 	%rd2137, %r3088, %r3077;
	mul.wide.u32 	%rd2138, %r2887, %r3078;
	mul.wide.u32 	%rd2139, %r2877, %r3082;
	mul.wide.u32 	%rd2140, %r3088, %r3079;
	mul.wide.u32 	%rd2141, %r2887, %r3080;
	mul.wide.u32 	%rd2142, %r3090, %r3077;
	mul.wide.u32 	%rd2143, %r2899, %r3078;
	mul.wide.u32 	%rd2144, %r2877, %r3084;
	mul.wide.u32 	%rd2145, %r3088, %r3081;
	mul.wide.u32 	%rd2146, %r2887, %r3082;
	mul.wide.u32 	%rd2147, %r3090, %r3079;
	mul.wide.u32 	%rd2148, %r2899, %r3080;
	mul.wide.u32 	%rd2149, %r3092, %r3077;
	mul.wide.u32 	%rd2150, %r2910, %r3078;
	mul.wide.u32 	%rd2151, %r2877, %r3086;
	mul.wide.u32 	%rd2152, %r3088, %r3083;
	mul.wide.u32 	%rd2153, %r2887, %r3084;
	mul.wide.u32 	%rd2154, %r3090, %r3081;
	mul.wide.u32 	%rd2155, %r2899, %r3082;
	mul.wide.u32 	%rd2156, %r3092, %r3079;
	mul.wide.u32 	%rd2157, %r2910, %r3080;
	mul.wide.u32 	%rd2158, %r3094, %r3077;
	mul.wide.u32 	%rd2159, %r2920, %r3078;
	mul.lo.s32 	%r3095, %r2882, 38;
	mul.lo.s32 	%r3096, %r2887, 19;
	mul.lo.s32 	%r3097, %r2892, 19;
	mul.lo.s32 	%r3098, %r2899, 19;
	mul.lo.s32 	%r3099, %r2905, 19;
	mul.lo.s32 	%r3100, %r2910, 19;
	mul.lo.s32 	%r3101, %r2915, 19;
	mul.lo.s32 	%r3102, %r2920, 19;
	mul.lo.s32 	%r3103, %r2925, 19;
	mul.wide.u32 	%rd2160, %r3103, %r3080;
	mul.wide.u32 	%rd2161, %r3102, %r3079;
	mul.wide.u32 	%rd2162, %r3101, %r3082;
	mul.wide.u32 	%rd2163, %r3100, %r3081;
	mul.wide.u32 	%rd2164, %r3099, %r3084;
	mul.wide.u32 	%rd2165, %r3098, %r3083;
	mul.wide.u32 	%rd2166, %r3097, %r3086;
	mul.wide.u32 	%rd2167, %r3096, %r3085;
	mul.wide.u32 	%rd2168, %r3103, %r3082;
	mul.wide.u32 	%rd2169, %r3102, %r3081;
	mul.wide.u32 	%rd2170, %r3101, %r3084;
	mul.wide.u32 	%rd2171, %r3100, %r3083;
	mul.wide.u32 	%rd2172, %r3099, %r3086;
	mul.wide.u32 	%rd2173, %r3098, %r3085;
	mul.wide.u32 	%rd2174, %r3103, %r3084;
	mul.wide.u32 	%rd2175, %r3102, %r3083;
	mul.wide.u32 	%rd2176, %r3101, %r3086;
	mul.wide.u32 	%rd2177, %r3100, %r3085;
	mul.wide.u32 	%rd2178, %r3103, %r3086;
	mul.wide.u32 	%rd2179, %r3102, %r3085;
	mul.lo.s32 	%r3104, %r2892, 38;
	mul.lo.s32 	%r3105, %r2905, 38;
	mul.lo.s32 	%r3106, %r2915, 38;
	mul.lo.s32 	%r3107, %r2925, 38;
	mul.wide.u32 	%rd2180, %r3107, %r3077;
	mul.wide.u32 	%rd2181, %r3102, %r3080;
	mul.wide.u32 	%rd2182, %r3106, %r3079;
	mul.wide.u32 	%rd2183, %r3100, %r3082;
	mul.wide.u32 	%rd2184, %r3105, %r3081;
	mul.wide.u32 	%rd2185, %r3098, %r3084;
	mul.wide.u32 	%rd2186, %r3104, %r3083;
	mul.wide.u32 	%rd2187, %r3096, %r3086;
	mul.wide.u32 	%rd2188, %r3095, %r3085;
	add.s64 	%rd2189, %rd2185, %rd2135;
	add.s64 	%rd2190, %rd2189, %rd2184;
	add.s64 	%rd2191, %rd2190, %rd2188;
	add.s64 	%rd2192, %rd2191, %rd2187;
	add.s64 	%rd2193, %rd2192, %rd2180;
	add.s64 	%rd2194, %rd2193, %rd2186;
	add.s64 	%rd2195, %rd2194, %rd2183;
	add.s64 	%rd2196, %rd2195, %rd2182;
	add.s64 	%rd2197, %rd2196, %rd2181;
	mul.wide.u32 	%rd2198, %r3107, %r3079;
	mul.wide.u32 	%rd2199, %r3102, %r3082;
	mul.wide.u32 	%rd2200, %r3106, %r3081;
	mul.wide.u32 	%rd2201, %r3100, %r3084;
	mul.wide.u32 	%rd2202, %r3105, %r3083;
	mul.wide.u32 	%rd2203, %r3098, %r3086;
	mul.wide.u32 	%rd2204, %r3104, %r3085;
	mul.wide.u32 	%rd2205, %r3107, %r3081;
	mul.wide.u32 	%rd2206, %r3102, %r3084;
	mul.wide.u32 	%rd2207, %r3106, %r3083;
	mul.wide.u32 	%rd2208, %r3100, %r3086;
	mul.wide.u32 	%rd2209, %r3105, %r3085;
	mul.wide.u32 	%rd2210, %r3107, %r3083;
	mul.wide.u32 	%rd2211, %r3102, %r3086;
	mul.wide.u32 	%rd2212, %r3106, %r3085;
	mul.wide.u32 	%rd2213, %r3107, %r3085;
	and.b64  	%rd2214, %rd2197, 67108863;
	shr.u64 	%rd2215, %rd2197, 26;
	add.s64 	%rd2216, %rd2165, %rd2105;
	add.s64 	%rd2217, %rd2216, %rd2164;
	add.s64 	%rd2218, %rd2217, %rd2106;
	add.s64 	%rd2219, %rd2218, %rd2167;
	add.s64 	%rd2220, %rd2219, %rd2160;
	add.s64 	%rd2221, %rd2220, %rd2166;
	add.s64 	%rd2222, %rd2221, %rd2163;
	add.s64 	%rd2223, %rd2222, %rd2162;
	add.s64 	%rd2224, %rd2223, %rd2161;
	add.s64 	%rd2225, %rd2224, %rd2215;
	cvt.u32.u64 	%r3108, %rd2225;
	and.b32  	%r3109, %r3108, 33554431;
	shr.u64 	%rd2226, %rd2225, 25;
	add.s64 	%rd2227, %rd2203, %rd2136;
	add.s64 	%rd2228, %rd2227, %rd2202;
	add.s64 	%rd2229, %rd2228, %rd2138;
	add.s64 	%rd2230, %rd2229, %rd2137;
	add.s64 	%rd2231, %rd2230, %rd2198;
	add.s64 	%rd2232, %rd2231, %rd2204;
	add.s64 	%rd2233, %rd2232, %rd2201;
	add.s64 	%rd2234, %rd2233, %rd2200;
	add.s64 	%rd2235, %rd2234, %rd2199;
	add.s64 	%rd2236, %rd2235, %rd2226;
	cvt.u32.u64 	%r3110, %rd2236;
	and.b32  	%r3111, %r3110, 67108863;
	shr.u64 	%rd2237, %rd2236, 26;
	add.s64 	%rd2238, %rd2173, %rd2107;
	add.s64 	%rd2239, %rd2238, %rd2172;
	add.s64 	%rd2240, %rd2239, %rd2108;
	add.s64 	%rd2241, %rd2240, %rd2109;
	add.s64 	%rd2242, %rd2241, %rd2110;
	add.s64 	%rd2243, %rd2242, %rd2168;
	add.s64 	%rd2244, %rd2243, %rd2171;
	add.s64 	%rd2245, %rd2244, %rd2170;
	add.s64 	%rd2246, %rd2245, %rd2169;
	add.s64 	%rd2247, %rd2246, %rd2237;
	cvt.u32.u64 	%r3112, %rd2247;
	and.b32  	%r3113, %r3112, 33554431;
	shr.u64 	%rd2248, %rd2247, 25;
	add.s64 	%rd2249, %rd2143, %rd2139;
	add.s64 	%rd2250, %rd2249, %rd2209;
	add.s64 	%rd2251, %rd2250, %rd2141;
	add.s64 	%rd2252, %rd2251, %rd2140;
	add.s64 	%rd2253, %rd2252, %rd2142;
	add.s64 	%rd2254, %rd2253, %rd2205;
	add.s64 	%rd2255, %rd2254, %rd2208;
	add.s64 	%rd2256, %rd2255, %rd2207;
	add.s64 	%rd2257, %rd2256, %rd2206;
	add.s64 	%rd2258, %rd2257, %rd2248;
	cvt.u32.u64 	%r3114, %rd2258;
	and.b32  	%r3115, %r3114, 67108863;
	shr.u64 	%rd2259, %rd2258, 26;
	add.s64 	%rd2260, %rd2115, %rd2111;
	add.s64 	%rd2261, %rd2260, %rd2116;
	add.s64 	%rd2262, %rd2261, %rd2112;
	add.s64 	%rd2263, %rd2262, %rd2113;
	add.s64 	%rd2264, %rd2263, %rd2114;
	add.s64 	%rd2265, %rd2264, %rd2174;
	add.s64 	%rd2266, %rd2265, %rd2177;
	add.s64 	%rd2267, %rd2266, %rd2176;
	add.s64 	%rd2268, %rd2267, %rd2175;
	add.s64 	%rd2269, %rd2268, %rd2259;
	cvt.u32.u64 	%r3116, %rd2269;
	and.b32  	%r3117, %r3116, 33554431;
	shr.u64 	%rd2270, %rd2269, 25;
	add.s64 	%rd2271, %rd2148, %rd2144;
	add.s64 	%rd2272, %rd2271, %rd2149;
	add.s64 	%rd2273, %rd2272, %rd2146;
	add.s64 	%rd2274, %rd2273, %rd2145;
	add.s64 	%rd2275, %rd2274, %rd2147;
	add.s64 	%rd2276, %rd2275, %rd2210;
	add.s64 	%rd2277, %rd2276, %rd2150;
	add.s64 	%rd2278, %rd2277, %rd2212;
	add.s64 	%rd2279, %rd2278, %rd2211;
	add.s64 	%rd2280, %rd2279, %rd2270;
	cvt.u32.u64 	%r3118, %rd2280;
	and.b32  	%r3119, %r3118, 67108863;
	shr.u64 	%rd2281, %rd2280, 26;
	add.s64 	%rd2282, %rd2121, %rd2117;
	add.s64 	%rd2283, %rd2282, %rd2122;
	add.s64 	%rd2284, %rd2283, %rd2118;
	add.s64 	%rd2285, %rd2284, %rd2119;
	add.s64 	%rd2286, %rd2285, %rd2120;
	add.s64 	%rd2287, %rd2286, %rd2178;
	add.s64 	%rd2288, %rd2287, %rd2123;
	add.s64 	%rd2289, %rd2288, %rd2124;
	add.s64 	%rd2290, %rd2289, %rd2179;
	add.s64 	%rd2291, %rd2290, %rd2281;
	cvt.u32.u64 	%r3120, %rd2291;
	and.b32  	%r3121, %r3120, 33554431;
	shr.u64 	%rd2292, %rd2291, 25;
	add.s64 	%rd2293, %rd2155, %rd2151;
	add.s64 	%rd2294, %rd2293, %rd2156;
	add.s64 	%rd2295, %rd2294, %rd2153;
	add.s64 	%rd2296, %rd2295, %rd2152;
	add.s64 	%rd2297, %rd2296, %rd2154;
	add.s64 	%rd2298, %rd2297, %rd2213;
	add.s64 	%rd2299, %rd2298, %rd2157;
	add.s64 	%rd2300, %rd2299, %rd2159;
	add.s64 	%rd2301, %rd2300, %rd2158;
	add.s64 	%rd2302, %rd2301, %rd2292;
	cvt.u32.u64 	%r3122, %rd2302;
	and.b32  	%r3123, %r3122, 67108863;
	shr.u64 	%rd2303, %rd2302, 26;
	add.s64 	%rd2304, %rd2129, %rd2125;
	add.s64 	%rd2305, %rd2304, %rd2130;
	add.s64 	%rd2306, %rd2305, %rd2126;
	add.s64 	%rd2307, %rd2306, %rd2127;
	add.s64 	%rd2308, %rd2307, %rd2134;
	add.s64 	%rd2309, %rd2308, %rd2128;
	add.s64 	%rd2310, %rd2309, %rd2131;
	add.s64 	%rd2311, %rd2310, %rd2132;
	add.s64 	%rd2312, %rd2311, %rd2133;
	add.s64 	%rd2313, %rd2312, %rd2303;
	cvt.u32.u64 	%r3124, %rd2313;
	and.b32  	%r3125, %r3124, 33554431;
	shr.u64 	%rd2314, %rd2313, 25;
	and.b64  	%rd2315, %rd2314, 4294967295;
	mul.lo.s64 	%rd2316, %rd2315, 19;
	add.s64 	%rd2317, %rd2316, %rd2214;
	cvt.u32.u64 	%r3126, %rd2317;
	and.b32  	%r3127, %r3126, 67108863;
	shr.u64 	%rd2318, %rd2317, 26;
	cvt.u32.u64 	%r3128, %rd2318;
	add.s32 	%r3129, %r3109, %r3128;
	add.s32 	%r3130, %r3127, %r3074;
	add.s32 	%r3131, %r3129, %r3076;
	add.s32 	%r3132, %r3058, %r3111;
	add.s32 	%r3133, %r3060, %r3113;
	add.s32 	%r3134, %r3062, %r3115;
	add.s32 	%r3135, %r3064, %r3117;
	add.s32 	%r3136, %r3066, %r3119;
	add.s32 	%r3137, %r3068, %r3121;
	add.s32 	%r3138, %r3070, %r3123;
	add.s32 	%r3139, %r3072, %r3125;
	add.s32 	%r3140, %r3127, 134217690;
	sub.s32 	%r3141, %r3140, %r3074;
	shr.u32 	%r3142, %r3141, 26;
	and.b32  	%r3143, %r3141, 67108863;
	add.s32 	%r3144, %r3129, 67108862;
	sub.s32 	%r3145, %r3144, %r3076;
	add.s32 	%r3146, %r3145, %r3142;
	shr.u32 	%r3147, %r3146, 25;
	and.b32  	%r3148, %r3146, 33554431;
	add.s32 	%r3149, %r3111, 134217726;
	sub.s32 	%r3150, %r3149, %r3058;
	add.s32 	%r3151, %r3150, %r3147;
	shr.u32 	%r3152, %r3151, 26;
	and.b32  	%r3153, %r3151, 67108863;
	add.s32 	%r3154, %r3113, 67108862;
	sub.s32 	%r3155, %r3154, %r3060;
	add.s32 	%r3156, %r3155, %r3152;
	shr.u32 	%r3157, %r3156, 25;
	and.b32  	%r3158, %r3156, 33554431;
	add.s32 	%r3159, %r3115, 134217726;
	sub.s32 	%r3160, %r3159, %r3062;
	add.s32 	%r3161, %r3160, %r3157;
	add.s32 	%r3162, %r3117, 67108862;
	sub.s32 	%r3163, %r3162, %r3064;
	add.s32 	%r3164, %r3119, 134217726;
	sub.s32 	%r3165, %r3164, %r3066;
	add.s32 	%r3166, %r3121, 67108862;
	sub.s32 	%r3167, %r3166, %r3068;
	add.s32 	%r3168, %r3123, 134217726;
	sub.s32 	%r3169, %r3168, %r3070;
	add.s32 	%r3170, %r3125, 67108862;
	sub.s32 	%r3171, %r3170, %r3072;
	mul.wide.u32 	%rd2319, %r2974, %r9080;
	mul.wide.u32 	%rd2320, %r2977, %r9081;
	mul.wide.u32 	%rd2321, %r2974, %r9078;
	mul.wide.u32 	%rd2322, %r2977, %r9079;
	mul.wide.u32 	%rd2323, %r2980, %r9080;
	mul.wide.u32 	%rd2324, %r2983, %r9081;
	mul.wide.u32 	%rd2325, %r2974, %r9076;
	mul.wide.u32 	%rd2326, %r2977, %r9077;
	mul.wide.u32 	%rd2327, %r2980, %r9078;
	mul.wide.u32 	%rd2328, %r2983, %r9079;
	mul.wide.u32 	%rd2329, %r2986, %r9080;
	mul.wide.u32 	%rd2330, %r2989, %r9081;
	mul.wide.u32 	%rd2331, %r2974, %r9074;
	mul.wide.u32 	%rd2332, %r2977, %r9075;
	mul.wide.u32 	%rd2333, %r2980, %r9076;
	mul.wide.u32 	%rd2334, %r2983, %r9077;
	mul.wide.u32 	%rd2335, %r2986, %r9078;
	mul.wide.u32 	%rd2336, %r2989, %r9079;
	mul.wide.u32 	%rd2337, %r2992, %r9080;
	mul.wide.u32 	%rd2338, %r2995, %r9081;
	mul.wide.u32 	%rd2339, %r2974, %r9072;
	mul.wide.u32 	%rd2340, %r2977, %r9073;
	mul.wide.u32 	%rd2341, %r2980, %r9074;
	mul.wide.u32 	%rd2342, %r2983, %r9075;
	mul.wide.u32 	%rd2343, %r2986, %r9076;
	mul.wide.u32 	%rd2344, %r2989, %r9077;
	mul.wide.u32 	%rd2345, %r2992, %r9078;
	mul.wide.u32 	%rd2346, %r2995, %r9079;
	mul.wide.u32 	%rd2347, %r2998, %r9080;
	mul.wide.u32 	%rd2348, %r3001, %r9081;
	shl.b32 	%r3172, %r2976, 1;
	and.b32  	%r3173, %r3172, 67108862;
	shl.b32 	%r3174, %r2982, 1;
	and.b32  	%r3175, %r3174, 67108862;
	shl.b32 	%r3176, %r2988, 1;
	and.b32  	%r3177, %r3176, 67108862;
	shl.b32 	%r3178, %r2994, 1;
	and.b32  	%r3179, %r3178, 67108862;
	mul.wide.u32 	%rd2349, %r2974, %r9081;
	mul.wide.u32 	%rd2350, %r2974, %r9079;
	mul.wide.u32 	%rd2351, %r3173, %r9080;
	mul.wide.u32 	%rd2352, %r2980, %r9081;
	mul.wide.u32 	%rd2353, %r2974, %r9077;
	mul.wide.u32 	%rd2354, %r3173, %r9078;
	mul.wide.u32 	%rd2355, %r2980, %r9079;
	mul.wide.u32 	%rd2356, %r3175, %r9080;
	mul.wide.u32 	%rd2357, %r2986, %r9081;
	mul.wide.u32 	%rd2358, %r2974, %r9075;
	mul.wide.u32 	%rd2359, %r3173, %r9076;
	mul.wide.u32 	%rd2360, %r2980, %r9077;
	mul.wide.u32 	%rd2361, %r3175, %r9078;
	mul.wide.u32 	%rd2362, %r2986, %r9079;
	mul.wide.u32 	%rd2363, %r3177, %r9080;
	mul.wide.u32 	%rd2364, %r2992, %r9081;
	mul.wide.u32 	%rd2365, %r2974, %r9073;
	mul.wide.u32 	%rd2366, %r3173, %r9074;
	mul.wide.u32 	%rd2367, %r2980, %r9075;
	mul.wide.u32 	%rd2368, %r3175, %r9076;
	mul.wide.u32 	%rd2369, %r2986, %r9077;
	mul.wide.u32 	%rd2370, %r3177, %r9078;
	mul.wide.u32 	%rd2371, %r2992, %r9079;
	mul.wide.u32 	%rd2372, %r3179, %r9080;
	mul.wide.u32 	%rd2373, %r2998, %r9081;
	mul.lo.s32 	%r3180, %r2977, 38;
	mul.lo.s32 	%r3181, %r2980, 19;
	mul.lo.s32 	%r3182, %r2983, 19;
	mul.lo.s32 	%r3183, %r2986, 19;
	mul.lo.s32 	%r3184, %r2989, 19;
	mul.lo.s32 	%r3185, %r2992, 19;
	mul.lo.s32 	%r3186, %r2995, 19;
	mul.lo.s32 	%r3187, %r2998, 19;
	mul.lo.s32 	%r3188, %r3001, 19;
	mul.wide.u32 	%rd2374, %r3188, %r9079;
	mul.wide.u32 	%rd2375, %r3187, %r9078;
	mul.wide.u32 	%rd2376, %r3186, %r9077;
	mul.wide.u32 	%rd2377, %r3185, %r9076;
	mul.wide.u32 	%rd2378, %r3184, %r9075;
	mul.wide.u32 	%rd2379, %r3183, %r9074;
	mul.wide.u32 	%rd2380, %r3182, %r9073;
	mul.wide.u32 	%rd2381, %r3181, %r9072;
	mul.wide.u32 	%rd2382, %r3188, %r9077;
	mul.wide.u32 	%rd2383, %r3187, %r9076;
	mul.wide.u32 	%rd2384, %r3186, %r9075;
	mul.wide.u32 	%rd2385, %r3185, %r9074;
	mul.wide.u32 	%rd2386, %r3184, %r9073;
	mul.wide.u32 	%rd2387, %r3183, %r9072;
	mul.wide.u32 	%rd2388, %r3188, %r9075;
	mul.wide.u32 	%rd2389, %r3187, %r9074;
	mul.wide.u32 	%rd2390, %r3186, %r9073;
	mul.wide.u32 	%rd2391, %r3185, %r9072;
	mul.wide.u32 	%rd2392, %r3188, %r9073;
	mul.wide.u32 	%rd2393, %r3187, %r9072;
	mul.lo.s32 	%r3189, %r2983, 38;
	mul.lo.s32 	%r3190, %r2989, 38;
	mul.lo.s32 	%r3191, %r2995, 38;
	mul.lo.s32 	%r3192, %r3001, 38;
	mul.wide.u32 	%rd2394, %r3192, %r9080;
	mul.wide.u32 	%rd2395, %r3187, %r9079;
	mul.wide.u32 	%rd2396, %r3191, %r9078;
	mul.wide.u32 	%rd2397, %r3185, %r9077;
	mul.wide.u32 	%rd2398, %r3190, %r9076;
	mul.wide.u32 	%rd2399, %r3183, %r9075;
	mul.wide.u32 	%rd2400, %r3189, %r9074;
	mul.wide.u32 	%rd2401, %r3181, %r9073;
	mul.wide.u32 	%rd2402, %r3180, %r9072;
	add.s64 	%rd2403, %rd2401, %rd2402;
	add.s64 	%rd2404, %rd2403, %rd2400;
	add.s64 	%rd2405, %rd2404, %rd2399;
	add.s64 	%rd2406, %rd2405, %rd2398;
	add.s64 	%rd2407, %rd2406, %rd2397;
	add.s64 	%rd2408, %rd2407, %rd2396;
	add.s64 	%rd2409, %rd2408, %rd2395;
	add.s64 	%rd2410, %rd2409, %rd2394;
	add.s64 	%rd2411, %rd2410, %rd2349;
	mul.wide.u32 	%rd2412, %r3192, %r9078;
	mul.wide.u32 	%rd2413, %r3187, %r9077;
	mul.wide.u32 	%rd2414, %r3191, %r9076;
	mul.wide.u32 	%rd2415, %r3185, %r9075;
	mul.wide.u32 	%rd2416, %r3190, %r9074;
	mul.wide.u32 	%rd2417, %r3183, %r9073;
	mul.wide.u32 	%rd2418, %r3189, %r9072;
	mul.wide.u32 	%rd2419, %r3192, %r9076;
	mul.wide.u32 	%rd2420, %r3187, %r9075;
	mul.wide.u32 	%rd2421, %r3191, %r9074;
	mul.wide.u32 	%rd2422, %r3185, %r9073;
	mul.wide.u32 	%rd2423, %r3190, %r9072;
	mul.wide.u32 	%rd2424, %r3192, %r9074;
	mul.wide.u32 	%rd2425, %r3187, %r9073;
	mul.wide.u32 	%rd2426, %r3191, %r9072;
	mul.wide.u32 	%rd2427, %r3192, %r9072;
	and.b64  	%rd2428, %rd2411, 67108863;
	shr.u64 	%rd2429, %rd2411, 26;
	add.s64 	%rd2430, %rd2381, %rd2320;
	add.s64 	%rd2431, %rd2430, %rd2380;
	add.s64 	%rd2432, %rd2431, %rd2379;
	add.s64 	%rd2433, %rd2432, %rd2378;
	add.s64 	%rd2434, %rd2433, %rd2377;
	add.s64 	%rd2435, %rd2434, %rd2376;
	add.s64 	%rd2436, %rd2435, %rd2375;
	add.s64 	%rd2437, %rd2436, %rd2374;
	add.s64 	%rd2438, %rd2437, %rd2319;
	add.s64 	%rd2439, %rd2438, %rd2429;
	cvt.u32.u64 	%r3193, %rd2439;
	and.b32  	%r3194, %r3193, 33554431;
	shr.u64 	%rd2440, %rd2439, 25;
	add.s64 	%rd2441, %rd2352, %rd2351;
	add.s64 	%rd2442, %rd2441, %rd2418;
	add.s64 	%rd2443, %rd2442, %rd2417;
	add.s64 	%rd2444, %rd2443, %rd2416;
	add.s64 	%rd2445, %rd2444, %rd2415;
	add.s64 	%rd2446, %rd2445, %rd2414;
	add.s64 	%rd2447, %rd2446, %rd2413;
	add.s64 	%rd2448, %rd2447, %rd2412;
	add.s64 	%rd2449, %rd2448, %rd2350;
	add.s64 	%rd2450, %rd2449, %rd2440;
	cvt.u32.u64 	%r3195, %rd2450;
	and.b32  	%r3196, %r3195, 67108863;
	shr.u64 	%rd2451, %rd2450, 26;
	add.s64 	%rd2452, %rd2323, %rd2322;
	add.s64 	%rd2453, %rd2452, %rd2324;
	add.s64 	%rd2454, %rd2453, %rd2387;
	add.s64 	%rd2455, %rd2454, %rd2386;
	add.s64 	%rd2456, %rd2455, %rd2385;
	add.s64 	%rd2457, %rd2456, %rd2384;
	add.s64 	%rd2458, %rd2457, %rd2383;
	add.s64 	%rd2459, %rd2458, %rd2382;
	add.s64 	%rd2460, %rd2459, %rd2321;
	add.s64 	%rd2461, %rd2460, %rd2451;
	cvt.u32.u64 	%r3197, %rd2461;
	and.b32  	%r3198, %r3197, 33554431;
	shr.u64 	%rd2462, %rd2461, 25;
	add.s64 	%rd2463, %rd2355, %rd2354;
	add.s64 	%rd2464, %rd2463, %rd2356;
	add.s64 	%rd2465, %rd2464, %rd2357;
	add.s64 	%rd2466, %rd2465, %rd2423;
	add.s64 	%rd2467, %rd2466, %rd2422;
	add.s64 	%rd2468, %rd2467, %rd2421;
	add.s64 	%rd2469, %rd2468, %rd2420;
	add.s64 	%rd2470, %rd2469, %rd2419;
	add.s64 	%rd2471, %rd2470, %rd2353;
	add.s64 	%rd2472, %rd2471, %rd2462;
	cvt.u32.u64 	%r3199, %rd2472;
	and.b32  	%r3200, %r3199, 67108863;
	shr.u64 	%rd2473, %rd2472, 26;
	add.s64 	%rd2474, %rd2327, %rd2326;
	add.s64 	%rd2475, %rd2474, %rd2328;
	add.s64 	%rd2476, %rd2475, %rd2329;
	add.s64 	%rd2477, %rd2476, %rd2330;
	add.s64 	%rd2478, %rd2477, %rd2391;
	add.s64 	%rd2479, %rd2478, %rd2390;
	add.s64 	%rd2480, %rd2479, %rd2389;
	add.s64 	%rd2481, %rd2480, %rd2388;
	add.s64 	%rd2482, %rd2481, %rd2325;
	add.s64 	%rd2483, %rd2482, %rd2473;
	cvt.u32.u64 	%r3201, %rd2483;
	and.b32  	%r3202, %r3201, 33554431;
	shr.u64 	%rd2484, %rd2483, 25;
	add.s64 	%rd2485, %rd2360, %rd2359;
	add.s64 	%rd2486, %rd2485, %rd2361;
	add.s64 	%rd2487, %rd2486, %rd2362;
	add.s64 	%rd2488, %rd2487, %rd2363;
	add.s64 	%rd2489, %rd2488, %rd2364;
	add.s64 	%rd2490, %rd2489, %rd2426;
	add.s64 	%rd2491, %rd2490, %rd2425;
	add.s64 	%rd2492, %rd2491, %rd2424;
	add.s64 	%rd2493, %rd2492, %rd2358;
	add.s64 	%rd2494, %rd2493, %rd2484;
	cvt.u32.u64 	%r3203, %rd2494;
	and.b32  	%r3204, %r3203, 67108863;
	shr.u64 	%rd2495, %rd2494, 26;
	add.s64 	%rd2496, %rd2333, %rd2332;
	add.s64 	%rd2497, %rd2496, %rd2334;
	add.s64 	%rd2498, %rd2497, %rd2335;
	add.s64 	%rd2499, %rd2498, %rd2336;
	add.s64 	%rd2500, %rd2499, %rd2337;
	add.s64 	%rd2501, %rd2500, %rd2338;
	add.s64 	%rd2502, %rd2501, %rd2393;
	add.s64 	%rd2503, %rd2502, %rd2392;
	add.s64 	%rd2504, %rd2503, %rd2331;
	add.s64 	%rd2505, %rd2504, %rd2495;
	cvt.u32.u64 	%r3205, %rd2505;
	and.b32  	%r3206, %r3205, 33554431;
	shr.u64 	%rd2506, %rd2505, 25;
	add.s64 	%rd2507, %rd2367, %rd2366;
	add.s64 	%rd2508, %rd2507, %rd2368;
	add.s64 	%rd2509, %rd2508, %rd2369;
	add.s64 	%rd2510, %rd2509, %rd2370;
	add.s64 	%rd2511, %rd2510, %rd2371;
	add.s64 	%rd2512, %rd2511, %rd2372;
	add.s64 	%rd2513, %rd2512, %rd2373;
	add.s64 	%rd2514, %rd2513, %rd2427;
	add.s64 	%rd2515, %rd2514, %rd2365;
	add.s64 	%rd2516, %rd2515, %rd2506;
	cvt.u32.u64 	%r3207, %rd2516;
	and.b32  	%r3208, %r3207, 67108863;
	shr.u64 	%rd2517, %rd2516, 26;
	add.s64 	%rd2518, %rd2341, %rd2340;
	add.s64 	%rd2519, %rd2518, %rd2342;
	add.s64 	%rd2520, %rd2519, %rd2343;
	add.s64 	%rd2521, %rd2520, %rd2344;
	add.s64 	%rd2522, %rd2521, %rd2345;
	add.s64 	%rd2523, %rd2522, %rd2346;
	add.s64 	%rd2524, %rd2523, %rd2347;
	add.s64 	%rd2525, %rd2524, %rd2348;
	add.s64 	%rd2526, %rd2525, %rd2339;
	add.s64 	%rd2527, %rd2526, %rd2517;
	cvt.u32.u64 	%r3209, %rd2527;
	and.b32  	%r3210, %r3209, 33554431;
	shr.u64 	%rd2528, %rd2527, 25;
	and.b64  	%rd2529, %rd2528, 4294967295;
	mul.lo.s64 	%rd2530, %rd2529, 19;
	add.s64 	%rd2531, %rd2530, %rd2428;
	cvt.u32.u64 	%r3211, %rd2531;
	and.b32  	%r3212, %r3211, 67108863;
	shr.u64 	%rd2532, %rd2531, 26;
	cvt.u32.u64 	%r3213, %rd2532;
	add.s32 	%r3214, %r3194, %r3213;
	shl.b32 	%r3215, %r9071, 1;
	add.s32 	%r3216, %r3212, %r3215;
	shr.u32 	%r3217, %r3216, 26;
	and.b32  	%r3218, %r3216, 67108863;
	shl.b32 	%r3219, %r9070, 1;
	add.s32 	%r3220, %r3214, %r3219;
	add.s32 	%r3221, %r3220, %r3217;
	shr.u32 	%r3222, %r3221, 25;
	and.b32  	%r3223, %r3221, 33554431;
	shl.b32 	%r3224, %r9069, 1;
	add.s32 	%r3225, %r3196, %r3224;
	add.s32 	%r3226, %r3225, %r3222;
	shr.u32 	%r3227, %r3226, 26;
	and.b32  	%r3228, %r3226, 67108863;
	shl.b32 	%r3229, %r9068, 1;
	add.s32 	%r3230, %r3198, %r3229;
	add.s32 	%r3231, %r3230, %r3227;
	shr.u32 	%r3232, %r3231, 25;
	and.b32  	%r3233, %r3231, 33554431;
	shl.b32 	%r3234, %r9067, 1;
	add.s32 	%r3235, %r3200, %r3234;
	add.s32 	%r3236, %r3235, %r3232;
	shr.u32 	%r3237, %r3236, 26;
	and.b32  	%r3238, %r3236, 67108863;
	shl.b32 	%r3239, %r9066, 1;
	add.s32 	%r3240, %r3202, %r3239;
	add.s32 	%r3241, %r3240, %r3237;
	shr.u32 	%r3242, %r3241, 25;
	and.b32  	%r3243, %r3241, 33554431;
	shl.b32 	%r3244, %r9065, 1;
	add.s32 	%r3245, %r3204, %r3244;
	add.s32 	%r3246, %r3245, %r3242;
	shr.u32 	%r3247, %r3246, 26;
	and.b32  	%r3248, %r3246, 67108863;
	shl.b32 	%r3249, %r9064, 1;
	add.s32 	%r3250, %r3206, %r3249;
	add.s32 	%r3251, %r3250, %r3247;
	shr.u32 	%r3252, %r3251, 25;
	and.b32  	%r3253, %r3251, 33554431;
	shl.b32 	%r3254, %r9063, 1;
	add.s32 	%r3255, %r3208, %r3254;
	add.s32 	%r3256, %r3255, %r3252;
	shr.u32 	%r3257, %r3256, 26;
	and.b32  	%r3258, %r3256, 67108863;
	shl.b32 	%r3259, %r9062, 1;
	add.s32 	%r3260, %r3210, %r3259;
	add.s32 	%r3261, %r3260, %r3257;
	shr.u32 	%r3262, %r3261, 25;
	and.b32  	%r3263, %r3261, 33554431;
	mad.lo.s32 	%r3264, %r3262, 19, %r3218;
	add.s32 	%r3265, %r3215, 268435380;
	sub.s32 	%r3266, %r3265, %r3212;
	shr.u32 	%r3267, %r3266, 26;
	and.b32  	%r3268, %r3266, 67108863;
	add.s32 	%r3269, %r3219, 134217724;
	sub.s32 	%r3270, %r3269, %r3214;
	add.s32 	%r3271, %r3270, %r3267;
	shr.u32 	%r3272, %r3271, 25;
	and.b32  	%r3273, %r3271, 33554431;
	add.s32 	%r3274, %r3224, 268435452;
	sub.s32 	%r3275, %r3274, %r3196;
	add.s32 	%r3276, %r3275, %r3272;
	shr.u32 	%r3277, %r3276, 26;
	and.b32  	%r3278, %r3276, 67108863;
	add.s32 	%r3279, %r3229, 134217724;
	sub.s32 	%r3280, %r3279, %r3198;
	add.s32 	%r3281, %r3280, %r3277;
	shr.u32 	%r3282, %r3281, 25;
	and.b32  	%r3283, %r3281, 33554431;
	add.s32 	%r3284, %r3234, 268435452;
	sub.s32 	%r3285, %r3284, %r3200;
	add.s32 	%r3286, %r3285, %r3282;
	shr.u32 	%r3287, %r3286, 26;
	and.b32  	%r3288, %r3286, 67108863;
	add.s32 	%r3289, %r3239, 134217724;
	sub.s32 	%r3290, %r3289, %r3202;
	add.s32 	%r3291, %r3290, %r3287;
	shr.u32 	%r3292, %r3291, 25;
	and.b32  	%r3293, %r3291, 33554431;
	add.s32 	%r3294, %r3244, 268435452;
	sub.s32 	%r3295, %r3294, %r3204;
	add.s32 	%r3296, %r3295, %r3292;
	shr.u32 	%r3297, %r3296, 26;
	and.b32  	%r3298, %r3296, 67108863;
	add.s32 	%r3299, %r3249, 134217724;
	sub.s32 	%r3300, %r3299, %r3206;
	add.s32 	%r3301, %r3300, %r3297;
	shr.u32 	%r3302, %r3301, 25;
	and.b32  	%r3303, %r3301, 33554431;
	add.s32 	%r3304, %r3254, 268435452;
	sub.s32 	%r3305, %r3304, %r3208;
	add.s32 	%r3306, %r3305, %r3302;
	shr.u32 	%r3307, %r3306, 26;
	and.b32  	%r3308, %r3306, 67108863;
	add.s32 	%r3309, %r3259, 134217724;
	sub.s32 	%r3310, %r3309, %r3210;
	add.s32 	%r3311, %r3310, %r3307;
	shr.u32 	%r3312, %r3311, 25;
	and.b32  	%r3313, %r3311, 33554431;
	mad.lo.s32 	%r3314, %r3312, 19, %r3268;
	mul.wide.u32 	%rd2533, %r3314, %r3148;
	mul.wide.u32 	%rd2534, %r3273, %r3143;
	mul.wide.u32 	%rd2535, %r3314, %r3158;
	mul.wide.u32 	%rd2536, %r3273, %r3153;
	mul.wide.u32 	%rd2537, %r3278, %r3148;
	mul.wide.u32 	%rd2538, %r3283, %r3143;
	mul.wide.u32 	%rd2539, %r3314, %r3163;
	mul.wide.u32 	%rd2540, %r3273, %r3161;
	mul.wide.u32 	%rd2541, %r3278, %r3158;
	mul.wide.u32 	%rd2542, %r3283, %r3153;
	mul.wide.u32 	%rd2543, %r3288, %r3148;
	mul.wide.u32 	%rd2544, %r3293, %r3143;
	mul.wide.u32 	%rd2545, %r3314, %r3167;
	mul.wide.u32 	%rd2546, %r3273, %r3165;
	mul.wide.u32 	%rd2547, %r3278, %r3163;
	mul.wide.u32 	%rd2548, %r3283, %r3161;
	mul.wide.u32 	%rd2549, %r3288, %r3158;
	mul.wide.u32 	%rd2550, %r3293, %r3153;
	mul.wide.u32 	%rd2551, %r3298, %r3148;
	mul.wide.u32 	%rd2552, %r3303, %r3143;
	mul.wide.u32 	%rd2553, %r3314, %r3171;
	mul.wide.u32 	%rd2554, %r3273, %r3169;
	mul.wide.u32 	%rd2555, %r3278, %r3167;
	mul.wide.u32 	%rd2556, %r3283, %r3165;
	mul.wide.u32 	%rd2557, %r3288, %r3163;
	mul.wide.u32 	%rd2558, %r3293, %r3161;
	mul.wide.u32 	%rd2559, %r3298, %r3158;
	mul.wide.u32 	%rd2560, %r3303, %r3153;
	mul.wide.u32 	%rd2561, %r3308, %r3148;
	mul.wide.u32 	%rd2562, %r3313, %r3143;
	shl.b32 	%r3315, %r3271, 1;
	and.b32  	%r3316, %r3315, 67108862;
	shl.b32 	%r3317, %r3281, 1;
	and.b32  	%r3318, %r3317, 67108862;
	shl.b32 	%r3319, %r3291, 1;
	and.b32  	%r3320, %r3319, 67108862;
	shl.b32 	%r3321, %r3301, 1;
	and.b32  	%r3322, %r3321, 67108862;
	mul.wide.u32 	%rd2563, %r3314, %r3143;
	mul.wide.u32 	%rd2564, %r3314, %r3153;
	mul.wide.u32 	%rd2565, %r3316, %r3148;
	mul.wide.u32 	%rd2566, %r3278, %r3143;
	mul.wide.u32 	%rd2567, %r3314, %r3161;
	mul.wide.u32 	%rd2568, %r3316, %r3158;
	mul.wide.u32 	%rd2569, %r3278, %r3153;
	mul.wide.u32 	%rd2570, %r3318, %r3148;
	mul.wide.u32 	%rd2571, %r3288, %r3143;
	mul.wide.u32 	%rd2572, %r3314, %r3165;
	mul.wide.u32 	%rd2573, %r3316, %r3163;
	mul.wide.u32 	%rd2574, %r3278, %r3161;
	mul.wide.u32 	%rd2575, %r3318, %r3158;
	mul.wide.u32 	%rd2576, %r3288, %r3153;
	mul.wide.u32 	%rd2577, %r3320, %r3148;
	mul.wide.u32 	%rd2578, %r3298, %r3143;
	mul.wide.u32 	%rd2579, %r3314, %r3169;
	mul.wide.u32 	%rd2580, %r3316, %r3167;
	mul.wide.u32 	%rd2581, %r3278, %r3165;
	mul.wide.u32 	%rd2582, %r3318, %r3163;
	mul.wide.u32 	%rd2583, %r3288, %r3161;
	mul.wide.u32 	%rd2584, %r3320, %r3158;
	mul.wide.u32 	%rd2585, %r3298, %r3153;
	mul.wide.u32 	%rd2586, %r3322, %r3148;
	mul.wide.u32 	%rd2587, %r3308, %r3143;
	mul.lo.s32 	%r3323, %r3273, 38;
	mul.lo.s32 	%r3324, %r3278, 19;
	mul.lo.s32 	%r3325, %r3283, 19;
	mul.lo.s32 	%r3326, %r3288, 19;
	mul.lo.s32 	%r3327, %r3293, 19;
	mul.lo.s32 	%r3328, %r3298, 19;
	mul.lo.s32 	%r3329, %r3303, 19;
	mul.lo.s32 	%r3330, %r3308, 19;
	mul.lo.s32 	%r3331, %r3313, 19;
	mul.wide.u32 	%rd2588, %r3331, %r3153;
	mul.wide.u32 	%rd2589, %r3330, %r3158;
	mul.wide.u32 	%rd2590, %r3329, %r3161;
	mul.wide.u32 	%rd2591, %r3328, %r3163;
	mul.wide.u32 	%rd2592, %r3327, %r3165;
	mul.wide.u32 	%rd2593, %r3326, %r3167;
	mul.wide.u32 	%rd2594, %r3325, %r3169;
	mul.wide.u32 	%rd2595, %r3324, %r3171;
	mul.wide.u32 	%rd2596, %r3331, %r3161;
	mul.wide.u32 	%rd2597, %r3330, %r3163;
	mul.wide.u32 	%rd2598, %r3329, %r3165;
	mul.wide.u32 	%rd2599, %r3328, %r3167;
	mul.wide.u32 	%rd2600, %r3327, %r3169;
	mul.wide.u32 	%rd2601, %r3326, %r3171;
	mul.wide.u32 	%rd2602, %r3331, %r3165;
	mul.wide.u32 	%rd2603, %r3330, %r3167;
	mul.wide.u32 	%rd2604, %r3329, %r3169;
	mul.wide.u32 	%rd2605, %r3328, %r3171;
	mul.wide.u32 	%rd2606, %r3331, %r3169;
	mul.wide.u32 	%rd2607, %r3330, %r3171;
	mul.lo.s32 	%r3332, %r3283, 38;
	mul.lo.s32 	%r3333, %r3293, 38;
	mul.lo.s32 	%r3334, %r3303, 38;
	mul.lo.s32 	%r3335, %r3313, 38;
	mul.wide.u32 	%rd2608, %r3335, %r3148;
	mul.wide.u32 	%rd2609, %r3330, %r3153;
	mul.wide.u32 	%rd2610, %r3334, %r3158;
	mul.wide.u32 	%rd2611, %r3328, %r3161;
	mul.wide.u32 	%rd2612, %r3333, %r3163;
	mul.wide.u32 	%rd2613, %r3326, %r3165;
	mul.wide.u32 	%rd2614, %r3332, %r3167;
	mul.wide.u32 	%rd2615, %r3324, %r3169;
	mul.wide.u32 	%rd2616, %r3323, %r3171;
	add.s64 	%rd2617, %rd2615, %rd2616;
	add.s64 	%rd2618, %rd2617, %rd2614;
	add.s64 	%rd2619, %rd2618, %rd2613;
	add.s64 	%rd2620, %rd2619, %rd2612;
	add.s64 	%rd2621, %rd2620, %rd2611;
	add.s64 	%rd2622, %rd2621, %rd2610;
	add.s64 	%rd2623, %rd2622, %rd2609;
	add.s64 	%rd2624, %rd2623, %rd2608;
	add.s64 	%rd2625, %rd2624, %rd2563;
	mul.wide.u32 	%rd2626, %r3335, %r3158;
	mul.wide.u32 	%rd2627, %r3330, %r3161;
	mul.wide.u32 	%rd2628, %r3334, %r3163;
	mul.wide.u32 	%rd2629, %r3328, %r3165;
	mul.wide.u32 	%rd2630, %r3333, %r3167;
	mul.wide.u32 	%rd2631, %r3326, %r3169;
	mul.wide.u32 	%rd2632, %r3332, %r3171;
	mul.wide.u32 	%rd2633, %r3335, %r3163;
	mul.wide.u32 	%rd2634, %r3330, %r3165;
	mul.wide.u32 	%rd2635, %r3334, %r3167;
	mul.wide.u32 	%rd2636, %r3328, %r3169;
	mul.wide.u32 	%rd2637, %r3333, %r3171;
	mul.wide.u32 	%rd2638, %r3335, %r3167;
	mul.wide.u32 	%rd2639, %r3330, %r3169;
	mul.wide.u32 	%rd2640, %r3334, %r3171;
	mul.wide.u32 	%rd2641, %r3335, %r3171;
	and.b64  	%rd2642, %rd2625, 67108863;
	shr.u64 	%rd2643, %rd2625, 26;
	add.s64 	%rd2644, %rd2595, %rd2534;
	add.s64 	%rd2645, %rd2644, %rd2594;
	add.s64 	%rd2646, %rd2645, %rd2593;
	add.s64 	%rd2647, %rd2646, %rd2592;
	add.s64 	%rd2648, %rd2647, %rd2591;
	add.s64 	%rd2649, %rd2648, %rd2590;
	add.s64 	%rd2650, %rd2649, %rd2589;
	add.s64 	%rd2651, %rd2650, %rd2588;
	add.s64 	%rd2652, %rd2651, %rd2533;
	add.s64 	%rd2653, %rd2652, %rd2643;
	cvt.u32.u64 	%r3336, %rd2653;
	and.b32  	%r3337, %r3336, 33554431;
	shr.u64 	%rd2654, %rd2653, 25;
	add.s64 	%rd2655, %rd2566, %rd2565;
	add.s64 	%rd2656, %rd2655, %rd2632;
	add.s64 	%rd2657, %rd2656, %rd2631;
	add.s64 	%rd2658, %rd2657, %rd2630;
	add.s64 	%rd2659, %rd2658, %rd2629;
	add.s64 	%rd2660, %rd2659, %rd2628;
	add.s64 	%rd2661, %rd2660, %rd2627;
	add.s64 	%rd2662, %rd2661, %rd2626;
	add.s64 	%rd2663, %rd2662, %rd2564;
	add.s64 	%rd2664, %rd2663, %rd2654;
	cvt.u32.u64 	%r3338, %rd2664;
	and.b32  	%r9096, %r3338, 67108863;
	shr.u64 	%rd2665, %rd2664, 26;
	add.s64 	%rd2666, %rd2537, %rd2536;
	add.s64 	%rd2667, %rd2666, %rd2538;
	add.s64 	%rd2668, %rd2667, %rd2601;
	add.s64 	%rd2669, %rd2668, %rd2600;
	add.s64 	%rd2670, %rd2669, %rd2599;
	add.s64 	%rd2671, %rd2670, %rd2598;
	add.s64 	%rd2672, %rd2671, %rd2597;
	add.s64 	%rd2673, %rd2672, %rd2596;
	add.s64 	%rd2674, %rd2673, %rd2535;
	add.s64 	%rd2675, %rd2674, %rd2665;
	cvt.u32.u64 	%r3339, %rd2675;
	and.b32  	%r9094, %r3339, 33554431;
	shr.u64 	%rd2676, %rd2675, 25;
	add.s64 	%rd2677, %rd2569, %rd2568;
	add.s64 	%rd2678, %rd2677, %rd2570;
	add.s64 	%rd2679, %rd2678, %rd2571;
	add.s64 	%rd2680, %rd2679, %rd2637;
	add.s64 	%rd2681, %rd2680, %rd2636;
	add.s64 	%rd2682, %rd2681, %rd2635;
	add.s64 	%rd2683, %rd2682, %rd2634;
	add.s64 	%rd2684, %rd2683, %rd2633;
	add.s64 	%rd2685, %rd2684, %rd2567;
	add.s64 	%rd2686, %rd2685, %rd2676;
	cvt.u32.u64 	%r3340, %rd2686;
	and.b32  	%r9092, %r3340, 67108863;
	shr.u64 	%rd2687, %rd2686, 26;
	add.s64 	%rd2688, %rd2541, %rd2540;
	add.s64 	%rd2689, %rd2688, %rd2542;
	add.s64 	%rd2690, %rd2689, %rd2543;
	add.s64 	%rd2691, %rd2690, %rd2544;
	add.s64 	%rd2692, %rd2691, %rd2605;
	add.s64 	%rd2693, %rd2692, %rd2604;
	add.s64 	%rd2694, %rd2693, %rd2603;
	add.s64 	%rd2695, %rd2694, %rd2602;
	add.s64 	%rd2696, %rd2695, %rd2539;
	add.s64 	%rd2697, %rd2696, %rd2687;
	cvt.u32.u64 	%r3341, %rd2697;
	and.b32  	%r9090, %r3341, 33554431;
	shr.u64 	%rd2698, %rd2697, 25;
	add.s64 	%rd2699, %rd2574, %rd2573;
	add.s64 	%rd2700, %rd2699, %rd2575;
	add.s64 	%rd2701, %rd2700, %rd2576;
	add.s64 	%rd2702, %rd2701, %rd2577;
	add.s64 	%rd2703, %rd2702, %rd2578;
	add.s64 	%rd2704, %rd2703, %rd2640;
	add.s64 	%rd2705, %rd2704, %rd2639;
	add.s64 	%rd2706, %rd2705, %rd2638;
	add.s64 	%rd2707, %rd2706, %rd2572;
	add.s64 	%rd2708, %rd2707, %rd2698;
	cvt.u32.u64 	%r3342, %rd2708;
	and.b32  	%r9088, %r3342, 67108863;
	shr.u64 	%rd2709, %rd2708, 26;
	add.s64 	%rd2710, %rd2547, %rd2546;
	add.s64 	%rd2711, %rd2710, %rd2548;
	add.s64 	%rd2712, %rd2711, %rd2549;
	add.s64 	%rd2713, %rd2712, %rd2550;
	add.s64 	%rd2714, %rd2713, %rd2551;
	add.s64 	%rd2715, %rd2714, %rd2552;
	add.s64 	%rd2716, %rd2715, %rd2607;
	add.s64 	%rd2717, %rd2716, %rd2606;
	add.s64 	%rd2718, %rd2717, %rd2545;
	add.s64 	%rd2719, %rd2718, %rd2709;
	cvt.u32.u64 	%r3343, %rd2719;
	and.b32  	%r9086, %r3343, 33554431;
	shr.u64 	%rd2720, %rd2719, 25;
	add.s64 	%rd2721, %rd2581, %rd2580;
	add.s64 	%rd2722, %rd2721, %rd2582;
	add.s64 	%rd2723, %rd2722, %rd2583;
	add.s64 	%rd2724, %rd2723, %rd2584;
	add.s64 	%rd2725, %rd2724, %rd2585;
	add.s64 	%rd2726, %rd2725, %rd2586;
	add.s64 	%rd2727, %rd2726, %rd2587;
	add.s64 	%rd2728, %rd2727, %rd2641;
	add.s64 	%rd2729, %rd2728, %rd2579;
	add.s64 	%rd2730, %rd2729, %rd2720;
	cvt.u32.u64 	%r3344, %rd2730;
	and.b32  	%r9084, %r3344, 67108863;
	shr.u64 	%rd2731, %rd2730, 26;
	add.s64 	%rd2732, %rd2555, %rd2554;
	add.s64 	%rd2733, %rd2732, %rd2556;
	add.s64 	%rd2734, %rd2733, %rd2557;
	add.s64 	%rd2735, %rd2734, %rd2558;
	add.s64 	%rd2736, %rd2735, %rd2559;
	add.s64 	%rd2737, %rd2736, %rd2560;
	add.s64 	%rd2738, %rd2737, %rd2561;
	add.s64 	%rd2739, %rd2738, %rd2562;
	add.s64 	%rd2740, %rd2739, %rd2553;
	add.s64 	%rd2741, %rd2740, %rd2731;
	cvt.u32.u64 	%r3345, %rd2741;
	and.b32  	%r9082, %r3345, 33554431;
	shr.u64 	%rd2742, %rd2741, 25;
	and.b64  	%rd2743, %rd2742, 4294967295;
	mul.lo.s64 	%rd2744, %rd2743, 19;
	add.s64 	%rd2745, %rd2744, %rd2642;
	cvt.u32.u64 	%r3346, %rd2745;
	and.b32  	%r9100, %r3346, 67108863;
	shr.u64 	%rd2746, %rd2745, 26;
	cvt.u32.u64 	%r3347, %rd2746;
	add.s32 	%r9098, %r3337, %r3347;
	mul.wide.u32 	%rd2747, %r3264, %r3131;
	mul.wide.u32 	%rd2748, %r3223, %r3130;
	mul.wide.u32 	%rd2749, %r3264, %r3133;
	mul.wide.u32 	%rd2750, %r3223, %r3132;
	mul.wide.u32 	%rd2751, %r3228, %r3131;
	mul.wide.u32 	%rd2752, %r3233, %r3130;
	mul.wide.u32 	%rd2753, %r3264, %r3135;
	mul.wide.u32 	%rd2754, %r3223, %r3134;
	mul.wide.u32 	%rd2755, %r3228, %r3133;
	mul.wide.u32 	%rd2756, %r3233, %r3132;
	mul.wide.u32 	%rd2757, %r3238, %r3131;
	mul.wide.u32 	%rd2758, %r3243, %r3130;
	mul.wide.u32 	%rd2759, %r3264, %r3137;
	mul.wide.u32 	%rd2760, %r3223, %r3136;
	mul.wide.u32 	%rd2761, %r3228, %r3135;
	mul.wide.u32 	%rd2762, %r3233, %r3134;
	mul.wide.u32 	%rd2763, %r3238, %r3133;
	mul.wide.u32 	%rd2764, %r3243, %r3132;
	mul.wide.u32 	%rd2765, %r3248, %r3131;
	mul.wide.u32 	%rd2766, %r3253, %r3130;
	mul.wide.u32 	%rd2767, %r3264, %r3139;
	mul.wide.u32 	%rd2768, %r3223, %r3138;
	mul.wide.u32 	%rd2769, %r3228, %r3137;
	mul.wide.u32 	%rd2770, %r3233, %r3136;
	mul.wide.u32 	%rd2771, %r3238, %r3135;
	mul.wide.u32 	%rd2772, %r3243, %r3134;
	mul.wide.u32 	%rd2773, %r3248, %r3133;
	mul.wide.u32 	%rd2774, %r3253, %r3132;
	mul.wide.u32 	%rd2775, %r3258, %r3131;
	mul.wide.u32 	%rd2776, %r3263, %r3130;
	shl.b32 	%r3348, %r3221, 1;
	and.b32  	%r3349, %r3348, 67108862;
	shl.b32 	%r3350, %r3231, 1;
	and.b32  	%r3351, %r3350, 67108862;
	shl.b32 	%r3352, %r3241, 1;
	and.b32  	%r3353, %r3352, 67108862;
	shl.b32 	%r3354, %r3251, 1;
	and.b32  	%r3355, %r3354, 67108862;
	mul.wide.u32 	%rd2777, %r3264, %r3130;
	mul.wide.u32 	%rd2778, %r3264, %r3132;
	mul.wide.u32 	%rd2779, %r3349, %r3131;
	mul.wide.u32 	%rd2780, %r3228, %r3130;
	mul.wide.u32 	%rd2781, %r3264, %r3134;
	mul.wide.u32 	%rd2782, %r3349, %r3133;
	mul.wide.u32 	%rd2783, %r3228, %r3132;
	mul.wide.u32 	%rd2784, %r3351, %r3131;
	mul.wide.u32 	%rd2785, %r3238, %r3130;
	mul.wide.u32 	%rd2786, %r3264, %r3136;
	mul.wide.u32 	%rd2787, %r3349, %r3135;
	mul.wide.u32 	%rd2788, %r3228, %r3134;
	mul.wide.u32 	%rd2789, %r3351, %r3133;
	mul.wide.u32 	%rd2790, %r3238, %r3132;
	mul.wide.u32 	%rd2791, %r3353, %r3131;
	mul.wide.u32 	%rd2792, %r3248, %r3130;
	mul.wide.u32 	%rd2793, %r3264, %r3138;
	mul.wide.u32 	%rd2794, %r3349, %r3137;
	mul.wide.u32 	%rd2795, %r3228, %r3136;
	mul.wide.u32 	%rd2796, %r3351, %r3135;
	mul.wide.u32 	%rd2797, %r3238, %r3134;
	mul.wide.u32 	%rd2798, %r3353, %r3133;
	mul.wide.u32 	%rd2799, %r3248, %r3132;
	mul.wide.u32 	%rd2800, %r3355, %r3131;
	mul.wide.u32 	%rd2801, %r3258, %r3130;
	mul.lo.s32 	%r3356, %r3223, 38;
	mul.lo.s32 	%r3357, %r3228, 19;
	mul.lo.s32 	%r3358, %r3233, 19;
	mul.lo.s32 	%r3359, %r3238, 19;
	mul.lo.s32 	%r3360, %r3243, 19;
	mul.lo.s32 	%r3361, %r3248, 19;
	mul.lo.s32 	%r3362, %r3253, 19;
	mul.lo.s32 	%r3363, %r3258, 19;
	mul.lo.s32 	%r3364, %r3263, 19;
	mul.wide.u32 	%rd2802, %r3364, %r3132;
	mul.wide.u32 	%rd2803, %r3363, %r3133;
	mul.wide.u32 	%rd2804, %r3362, %r3134;
	mul.wide.u32 	%rd2805, %r3361, %r3135;
	mul.wide.u32 	%rd2806, %r3360, %r3136;
	mul.wide.u32 	%rd2807, %r3359, %r3137;
	mul.wide.u32 	%rd2808, %r3358, %r3138;
	mul.wide.u32 	%rd2809, %r3357, %r3139;
	mul.wide.u32 	%rd2810, %r3364, %r3134;
	mul.wide.u32 	%rd2811, %r3363, %r3135;
	mul.wide.u32 	%rd2812, %r3362, %r3136;
	mul.wide.u32 	%rd2813, %r3361, %r3137;
	mul.wide.u32 	%rd2814, %r3360, %r3138;
	mul.wide.u32 	%rd2815, %r3359, %r3139;
	mul.wide.u32 	%rd2816, %r3364, %r3136;
	mul.wide.u32 	%rd2817, %r3363, %r3137;
	mul.wide.u32 	%rd2818, %r3362, %r3138;
	mul.wide.u32 	%rd2819, %r3361, %r3139;
	mul.wide.u32 	%rd2820, %r3364, %r3138;
	mul.wide.u32 	%rd2821, %r3363, %r3139;
	mul.lo.s32 	%r3365, %r3233, 38;
	mul.lo.s32 	%r3366, %r3243, 38;
	mul.lo.s32 	%r3367, %r3253, 38;
	mul.lo.s32 	%r3368, %r3263, 38;
	mul.wide.u32 	%rd2822, %r3368, %r3131;
	mul.wide.u32 	%rd2823, %r3363, %r3132;
	mul.wide.u32 	%rd2824, %r3367, %r3133;
	mul.wide.u32 	%rd2825, %r3361, %r3134;
	mul.wide.u32 	%rd2826, %r3366, %r3135;
	mul.wide.u32 	%rd2827, %r3359, %r3136;
	mul.wide.u32 	%rd2828, %r3365, %r3137;
	mul.wide.u32 	%rd2829, %r3357, %r3138;
	mul.wide.u32 	%rd2830, %r3356, %r3139;
	add.s64 	%rd2831, %rd2829, %rd2830;
	add.s64 	%rd2832, %rd2831, %rd2828;
	add.s64 	%rd2833, %rd2832, %rd2827;
	add.s64 	%rd2834, %rd2833, %rd2826;
	add.s64 	%rd2835, %rd2834, %rd2825;
	add.s64 	%rd2836, %rd2835, %rd2824;
	add.s64 	%rd2837, %rd2836, %rd2823;
	add.s64 	%rd2838, %rd2837, %rd2822;
	add.s64 	%rd2839, %rd2838, %rd2777;
	mul.wide.u32 	%rd2840, %r3368, %r3133;
	mul.wide.u32 	%rd2841, %r3363, %r3134;
	mul.wide.u32 	%rd2842, %r3367, %r3135;
	mul.wide.u32 	%rd2843, %r3361, %r3136;
	mul.wide.u32 	%rd2844, %r3366, %r3137;
	mul.wide.u32 	%rd2845, %r3359, %r3138;
	mul.wide.u32 	%rd2846, %r3365, %r3139;
	mul.wide.u32 	%rd2847, %r3368, %r3135;
	mul.wide.u32 	%rd2848, %r3363, %r3136;
	mul.wide.u32 	%rd2849, %r3367, %r3137;
	mul.wide.u32 	%rd2850, %r3361, %r3138;
	mul.wide.u32 	%rd2851, %r3366, %r3139;
	mul.wide.u32 	%rd2852, %r3368, %r3137;
	mul.wide.u32 	%rd2853, %r3363, %r3138;
	mul.wide.u32 	%rd2854, %r3367, %r3139;
	mul.wide.u32 	%rd2855, %r3368, %r3139;
	and.b64  	%rd2856, %rd2839, 67108863;
	shr.u64 	%rd2857, %rd2839, 26;
	add.s64 	%rd2858, %rd2809, %rd2748;
	add.s64 	%rd2859, %rd2858, %rd2808;
	add.s64 	%rd2860, %rd2859, %rd2807;
	add.s64 	%rd2861, %rd2860, %rd2806;
	add.s64 	%rd2862, %rd2861, %rd2805;
	add.s64 	%rd2863, %rd2862, %rd2804;
	add.s64 	%rd2864, %rd2863, %rd2803;
	add.s64 	%rd2865, %rd2864, %rd2802;
	add.s64 	%rd2866, %rd2865, %rd2747;
	add.s64 	%rd2867, %rd2866, %rd2857;
	cvt.u32.u64 	%r3369, %rd2867;
	and.b32  	%r3370, %r3369, 33554431;
	shr.u64 	%rd2868, %rd2867, 25;
	add.s64 	%rd2869, %rd2780, %rd2779;
	add.s64 	%rd2870, %rd2869, %rd2846;
	add.s64 	%rd2871, %rd2870, %rd2845;
	add.s64 	%rd2872, %rd2871, %rd2844;
	add.s64 	%rd2873, %rd2872, %rd2843;
	add.s64 	%rd2874, %rd2873, %rd2842;
	add.s64 	%rd2875, %rd2874, %rd2841;
	add.s64 	%rd2876, %rd2875, %rd2840;
	add.s64 	%rd2877, %rd2876, %rd2778;
	add.s64 	%rd2878, %rd2877, %rd2868;
	cvt.u32.u64 	%r3371, %rd2878;
	and.b32  	%r9097, %r3371, 67108863;
	shr.u64 	%rd2879, %rd2878, 26;
	add.s64 	%rd2880, %rd2751, %rd2750;
	add.s64 	%rd2881, %rd2880, %rd2752;
	add.s64 	%rd2882, %rd2881, %rd2815;
	add.s64 	%rd2883, %rd2882, %rd2814;
	add.s64 	%rd2884, %rd2883, %rd2813;
	add.s64 	%rd2885, %rd2884, %rd2812;
	add.s64 	%rd2886, %rd2885, %rd2811;
	add.s64 	%rd2887, %rd2886, %rd2810;
	add.s64 	%rd2888, %rd2887, %rd2749;
	add.s64 	%rd2889, %rd2888, %rd2879;
	cvt.u32.u64 	%r3372, %rd2889;
	and.b32  	%r9095, %r3372, 33554431;
	shr.u64 	%rd2890, %rd2889, 25;
	add.s64 	%rd2891, %rd2783, %rd2782;
	add.s64 	%rd2892, %rd2891, %rd2784;
	add.s64 	%rd2893, %rd2892, %rd2785;
	add.s64 	%rd2894, %rd2893, %rd2851;
	add.s64 	%rd2895, %rd2894, %rd2850;
	add.s64 	%rd2896, %rd2895, %rd2849;
	add.s64 	%rd2897, %rd2896, %rd2848;
	add.s64 	%rd2898, %rd2897, %rd2847;
	add.s64 	%rd2899, %rd2898, %rd2781;
	add.s64 	%rd2900, %rd2899, %rd2890;
	cvt.u32.u64 	%r3373, %rd2900;
	and.b32  	%r9093, %r3373, 67108863;
	shr.u64 	%rd2901, %rd2900, 26;
	add.s64 	%rd2902, %rd2755, %rd2754;
	add.s64 	%rd2903, %rd2902, %rd2756;
	add.s64 	%rd2904, %rd2903, %rd2757;
	add.s64 	%rd2905, %rd2904, %rd2758;
	add.s64 	%rd2906, %rd2905, %rd2819;
	add.s64 	%rd2907, %rd2906, %rd2818;
	add.s64 	%rd2908, %rd2907, %rd2817;
	add.s64 	%rd2909, %rd2908, %rd2816;
	add.s64 	%rd2910, %rd2909, %rd2753;
	add.s64 	%rd2911, %rd2910, %rd2901;
	cvt.u32.u64 	%r3374, %rd2911;
	and.b32  	%r9091, %r3374, 33554431;
	shr.u64 	%rd2912, %rd2911, 25;
	add.s64 	%rd2913, %rd2788, %rd2787;
	add.s64 	%rd2914, %rd2913, %rd2789;
	add.s64 	%rd2915, %rd2914, %rd2790;
	add.s64 	%rd2916, %rd2915, %rd2791;
	add.s64 	%rd2917, %rd2916, %rd2792;
	add.s64 	%rd2918, %rd2917, %rd2854;
	add.s64 	%rd2919, %rd2918, %rd2853;
	add.s64 	%rd2920, %rd2919, %rd2852;
	add.s64 	%rd2921, %rd2920, %rd2786;
	add.s64 	%rd2922, %rd2921, %rd2912;
	cvt.u32.u64 	%r3375, %rd2922;
	and.b32  	%r9089, %r3375, 67108863;
	shr.u64 	%rd2923, %rd2922, 26;
	add.s64 	%rd2924, %rd2761, %rd2760;
	add.s64 	%rd2925, %rd2924, %rd2762;
	add.s64 	%rd2926, %rd2925, %rd2763;
	add.s64 	%rd2927, %rd2926, %rd2764;
	add.s64 	%rd2928, %rd2927, %rd2765;
	add.s64 	%rd2929, %rd2928, %rd2766;
	add.s64 	%rd2930, %rd2929, %rd2821;
	add.s64 	%rd2931, %rd2930, %rd2820;
	add.s64 	%rd2932, %rd2931, %rd2759;
	add.s64 	%rd2933, %rd2932, %rd2923;
	cvt.u32.u64 	%r3376, %rd2933;
	and.b32  	%r9087, %r3376, 33554431;
	shr.u64 	%rd2934, %rd2933, 25;
	add.s64 	%rd2935, %rd2795, %rd2794;
	add.s64 	%rd2936, %rd2935, %rd2796;
	add.s64 	%rd2937, %rd2936, %rd2797;
	add.s64 	%rd2938, %rd2937, %rd2798;
	add.s64 	%rd2939, %rd2938, %rd2799;
	add.s64 	%rd2940, %rd2939, %rd2800;
	add.s64 	%rd2941, %rd2940, %rd2801;
	add.s64 	%rd2942, %rd2941, %rd2855;
	add.s64 	%rd2943, %rd2942, %rd2793;
	add.s64 	%rd2944, %rd2943, %rd2934;
	cvt.u32.u64 	%r3377, %rd2944;
	and.b32  	%r9085, %r3377, 67108863;
	shr.u64 	%rd2945, %rd2944, 26;
	add.s64 	%rd2946, %rd2769, %rd2768;
	add.s64 	%rd2947, %rd2946, %rd2770;
	add.s64 	%rd2948, %rd2947, %rd2771;
	add.s64 	%rd2949, %rd2948, %rd2772;
	add.s64 	%rd2950, %rd2949, %rd2773;
	add.s64 	%rd2951, %rd2950, %rd2774;
	add.s64 	%rd2952, %rd2951, %rd2775;
	add.s64 	%rd2953, %rd2952, %rd2776;
	add.s64 	%rd2954, %rd2953, %rd2767;
	add.s64 	%rd2955, %rd2954, %rd2945;
	cvt.u32.u64 	%r3378, %rd2955;
	and.b32  	%r9083, %r3378, 33554431;
	shr.u64 	%rd2956, %rd2955, 25;
	and.b64  	%rd2957, %rd2956, 4294967295;
	mul.lo.s64 	%rd2958, %rd2957, 19;
	add.s64 	%rd2959, %rd2958, %rd2856;
	cvt.u32.u64 	%r3379, %rd2959;
	and.b32  	%r9101, %r3379, 67108863;
	shr.u64 	%rd2960, %rd2959, 26;
	cvt.u32.u64 	%r3380, %rd2960;
	add.s32 	%r9099, %r3370, %r3380;
	mul.wide.u32 	%rd2961, %r3314, %r3223;
	mul.wide.u32 	%rd2962, %r3264, %r3273;
	mul.wide.u32 	%rd2963, %r3314, %r3233;
	mul.wide.u32 	%rd2964, %r3228, %r3273;
	mul.wide.u32 	%rd2965, %r3278, %r3223;
	mul.wide.u32 	%rd2966, %r3264, %r3283;
	mul.wide.u32 	%rd2967, %r3314, %r3243;
	mul.wide.u32 	%rd2968, %r3238, %r3273;
	mul.wide.u32 	%rd2969, %r3233, %r3278;
	mul.wide.u32 	%rd2970, %r3283, %r3228;
	mul.wide.u32 	%rd2971, %r3288, %r3223;
	mul.wide.u32 	%rd2972, %r3264, %r3293;
	mul.wide.u32 	%rd2973, %r3314, %r3253;
	mul.wide.u32 	%rd2974, %r3248, %r3273;
	mul.wide.u32 	%rd2975, %r3243, %r3278;
	mul.wide.u32 	%rd2976, %r3238, %r3283;
	mul.wide.u32 	%rd2977, %r3288, %r3233;
	mul.wide.u32 	%rd2978, %r3293, %r3228;
	mul.wide.u32 	%rd2979, %r3298, %r3223;
	mul.wide.u32 	%rd2980, %r3264, %r3303;
	mul.wide.u32 	%rd2981, %r3314, %r3263;
	mul.wide.u32 	%rd2982, %r3258, %r3273;
	mul.wide.u32 	%rd2983, %r3253, %r3278;
	mul.wide.u32 	%rd2984, %r3248, %r3283;
	mul.wide.u32 	%rd2985, %r3243, %r3288;
	mul.wide.u32 	%rd2986, %r3293, %r3238;
	mul.wide.u32 	%rd2987, %r3298, %r3233;
	mul.wide.u32 	%rd2988, %r3303, %r3228;
	mul.wide.u32 	%rd2989, %r3308, %r3223;
	mul.wide.u32 	%rd2990, %r3264, %r3313;
	mul.wide.u32 	%rd2991, %r3314, %r3264;
	mul.wide.u32 	%rd2992, %r3314, %r3228;
	mul.wide.u32 	%rd2993, %r3316, %r3223;
	mul.wide.u32 	%rd2994, %r3264, %r3278;
	mul.wide.u32 	%rd2995, %r3314, %r3238;
	mul.wide.u32 	%rd2996, %r3233, %r3316;
	mul.wide.u32 	%rd2997, %r3278, %r3228;
	mul.wide.u32 	%rd2998, %r3318, %r3223;
	mul.wide.u32 	%rd2999, %r3264, %r3288;
	mul.wide.u32 	%rd3000, %r3314, %r3248;
	mul.wide.u32 	%rd3001, %r3243, %r3316;
	mul.wide.u32 	%rd3002, %r3238, %r3278;
	mul.wide.u32 	%rd3003, %r3318, %r3233;
	mul.wide.u32 	%rd3004, %r3288, %r3228;
	mul.wide.u32 	%rd3005, %r3320, %r3223;
	mul.wide.u32 	%rd3006, %r3264, %r3298;
	mul.wide.u32 	%rd3007, %r3314, %r3258;
	mul.wide.u32 	%rd3008, %r3253, %r3316;
	mul.wide.u32 	%rd3009, %r3248, %r3278;
	mul.wide.u32 	%rd3010, %r3243, %r3318;
	mul.wide.u32 	%rd3011, %r3288, %r3238;
	mul.wide.u32 	%rd3012, %r3320, %r3233;
	mul.wide.u32 	%rd3013, %r3298, %r3228;
	mul.wide.u32 	%rd3014, %r3322, %r3223;
	mul.wide.u32 	%rd3015, %r3264, %r3308;
	mul.wide.u32 	%rd3016, %r3331, %r3228;
	mul.wide.u32 	%rd3017, %r3330, %r3233;
	mul.wide.u32 	%rd3018, %r3329, %r3238;
	mul.wide.u32 	%rd3019, %r3328, %r3243;
	mul.wide.u32 	%rd3020, %r3248, %r3327;
	mul.wide.u32 	%rd3021, %r3253, %r3326;
	mul.wide.u32 	%rd3022, %r3258, %r3325;
	mul.wide.u32 	%rd3023, %r3263, %r3324;
	mul.wide.u32 	%rd3024, %r3331, %r3238;
	mul.wide.u32 	%rd3025, %r3330, %r3243;
	mul.wide.u32 	%rd3026, %r3329, %r3248;
	mul.wide.u32 	%rd3027, %r3253, %r3328;
	mul.wide.u32 	%rd3028, %r3258, %r3327;
	mul.wide.u32 	%rd3029, %r3263, %r3326;
	mul.wide.u32 	%rd3030, %r3331, %r3248;
	mul.wide.u32 	%rd3031, %r3330, %r3253;
	mul.wide.u32 	%rd3032, %r3258, %r3329;
	mul.wide.u32 	%rd3033, %r3263, %r3328;
	mul.wide.u32 	%rd3034, %r3331, %r3258;
	mul.wide.u32 	%rd3035, %r3263, %r3330;
	mul.wide.u32 	%rd3036, %r3335, %r3223;
	mul.wide.u32 	%rd3037, %r3330, %r3228;
	mul.wide.u32 	%rd3038, %r3334, %r3233;
	mul.wide.u32 	%rd3039, %r3328, %r3238;
	mul.wide.u32 	%rd3040, %r3333, %r3243;
	mul.wide.u32 	%rd3041, %r3248, %r3326;
	mul.wide.u32 	%rd3042, %r3253, %r3332;
	mul.wide.u32 	%rd3043, %r3258, %r3324;
	mul.wide.u32 	%rd3044, %r3263, %r3323;
	add.s64 	%rd3045, %rd3041, %rd3040;
	add.s64 	%rd3046, %rd3045, %rd3039;
	add.s64 	%rd3047, %rd3046, %rd3042;
	add.s64 	%rd3048, %rd3047, %rd3038;
	add.s64 	%rd3049, %rd3048, %rd3043;
	add.s64 	%rd3050, %rd3049, %rd3037;
	add.s64 	%rd3051, %rd3050, %rd3044;
	add.s64 	%rd3052, %rd3051, %rd3036;
	add.s64 	%rd3053, %rd3052, %rd2991;
	mul.wide.u32 	%rd3054, %r3335, %r3233;
	mul.wide.u32 	%rd3055, %r3330, %r3238;
	mul.wide.u32 	%rd3056, %r3334, %r3243;
	mul.wide.u32 	%rd3057, %r3328, %r3248;
	mul.wide.u32 	%rd3058, %r3253, %r3333;
	mul.wide.u32 	%rd3059, %r3258, %r3326;
	mul.wide.u32 	%rd3060, %r3263, %r3332;
	mul.wide.u32 	%rd3061, %r3335, %r3243;
	mul.wide.u32 	%rd3062, %r3330, %r3248;
	mul.wide.u32 	%rd3063, %r3334, %r3253;
	mul.wide.u32 	%rd3064, %r3258, %r3328;
	mul.wide.u32 	%rd3065, %r3263, %r3333;
	mul.wide.u32 	%rd3066, %r3335, %r3253;
	mul.wide.u32 	%rd3067, %r3330, %r3258;
	mul.wide.u32 	%rd3068, %r3263, %r3334;
	mul.wide.u32 	%rd3069, %r3335, %r3263;
	and.b64  	%rd3070, %rd3053, 67108863;
	shr.u64 	%rd3071, %rd3053, 26;
	add.s64 	%rd3072, %rd3019, %rd3020;
	add.s64 	%rd3073, %rd3072, %rd3021;
	add.s64 	%rd3074, %rd3073, %rd3018;
	add.s64 	%rd3075, %rd3074, %rd3022;
	add.s64 	%rd3076, %rd3075, %rd3017;
	add.s64 	%rd3077, %rd3076, %rd3023;
	add.s64 	%rd3078, %rd3077, %rd3016;
	add.s64 	%rd3079, %rd3078, %rd2962;
	add.s64 	%rd3080, %rd3079, %rd2961;
	add.s64 	%rd3081, %rd3080, %rd3071;
	cvt.u32.u64 	%r3381, %rd3081;
	and.b32  	%r3382, %r3381, 33554431;
	shr.u64 	%rd3082, %rd3081, 25;
	add.s64 	%rd3083, %rd3057, %rd2993;
	add.s64 	%rd3084, %rd3083, %rd3058;
	add.s64 	%rd3085, %rd3084, %rd3056;
	add.s64 	%rd3086, %rd3085, %rd3059;
	add.s64 	%rd3087, %rd3086, %rd3055;
	add.s64 	%rd3088, %rd3087, %rd3060;
	add.s64 	%rd3089, %rd3088, %rd3054;
	add.s64 	%rd3090, %rd3089, %rd2992;
	add.s64 	%rd3091, %rd3090, %rd2994;
	add.s64 	%rd3092, %rd3091, %rd3082;
	cvt.u32.u64 	%r3383, %rd3092;
	and.b32  	%r9069, %r3383, 67108863;
	shr.u64 	%rd3093, %rd3092, 26;
	add.s64 	%rd3094, %rd2965, %rd2964;
	add.s64 	%rd3095, %rd3094, %rd3027;
	add.s64 	%rd3096, %rd3095, %rd3026;
	add.s64 	%rd3097, %rd3096, %rd3028;
	add.s64 	%rd3098, %rd3097, %rd3025;
	add.s64 	%rd3099, %rd3098, %rd3029;
	add.s64 	%rd3100, %rd3099, %rd3024;
	add.s64 	%rd3101, %rd3100, %rd2963;
	add.s64 	%rd3102, %rd3101, %rd2966;
	add.s64 	%rd3103, %rd3102, %rd3093;
	cvt.u32.u64 	%r3384, %rd3103;
	and.b32  	%r9068, %r3384, 33554431;
	shr.u64 	%rd3104, %rd3103, 25;
	add.s64 	%rd3105, %rd2996, %rd2997;
	add.s64 	%rd3106, %rd3105, %rd2998;
	add.s64 	%rd3107, %rd3106, %rd3063;
	add.s64 	%rd3108, %rd3107, %rd3064;
	add.s64 	%rd3109, %rd3108, %rd3062;
	add.s64 	%rd3110, %rd3109, %rd3065;
	add.s64 	%rd3111, %rd3110, %rd3061;
	add.s64 	%rd3112, %rd3111, %rd2995;
	add.s64 	%rd3113, %rd3112, %rd2999;
	add.s64 	%rd3114, %rd3113, %rd3104;
	cvt.u32.u64 	%r3385, %rd3114;
	and.b32  	%r9067, %r3385, 67108863;
	shr.u64 	%rd3115, %rd3114, 26;
	add.s64 	%rd3116, %rd2970, %rd2969;
	add.s64 	%rd3117, %rd3116, %rd2968;
	add.s64 	%rd3118, %rd3117, %rd2971;
	add.s64 	%rd3119, %rd3118, %rd3032;
	add.s64 	%rd3120, %rd3119, %rd3031;
	add.s64 	%rd3121, %rd3120, %rd3033;
	add.s64 	%rd3122, %rd3121, %rd3030;
	add.s64 	%rd3123, %rd3122, %rd2967;
	add.s64 	%rd3124, %rd3123, %rd2972;
	add.s64 	%rd3125, %rd3124, %rd3115;
	cvt.u32.u64 	%r3386, %rd3125;
	and.b32  	%r9066, %r3386, 33554431;
	shr.u64 	%rd3126, %rd3125, 25;
	add.s64 	%rd3127, %rd3002, %rd3003;
	add.s64 	%rd3128, %rd3127, %rd3004;
	add.s64 	%rd3129, %rd3128, %rd3001;
	add.s64 	%rd3130, %rd3129, %rd3005;
	add.s64 	%rd3131, %rd3130, %rd3067;
	add.s64 	%rd3132, %rd3131, %rd3068;
	add.s64 	%rd3133, %rd3132, %rd3066;
	add.s64 	%rd3134, %rd3133, %rd3000;
	add.s64 	%rd3135, %rd3134, %rd3006;
	add.s64 	%rd3136, %rd3135, %rd3126;
	cvt.u32.u64 	%r3387, %rd3136;
	and.b32  	%r9065, %r3387, 67108863;
	shr.u64 	%rd3137, %rd3136, 26;
	add.s64 	%rd3138, %rd2977, %rd2976;
	add.s64 	%rd3139, %rd3138, %rd2975;
	add.s64 	%rd3140, %rd3139, %rd2978;
	add.s64 	%rd3141, %rd3140, %rd2974;
	add.s64 	%rd3142, %rd3141, %rd2979;
	add.s64 	%rd3143, %rd3142, %rd3035;
	add.s64 	%rd3144, %rd3143, %rd3034;
	add.s64 	%rd3145, %rd3144, %rd2973;
	add.s64 	%rd3146, %rd3145, %rd2980;
	add.s64 	%rd3147, %rd3146, %rd3137;
	cvt.u32.u64 	%r3388, %rd3147;
	and.b32  	%r9064, %r3388, 33554431;
	shr.u64 	%rd3148, %rd3147, 25;
	add.s64 	%rd3149, %rd3010, %rd3011;
	add.s64 	%rd3150, %rd3149, %rd3012;
	add.s64 	%rd3151, %rd3150, %rd3009;
	add.s64 	%rd3152, %rd3151, %rd3013;
	add.s64 	%rd3153, %rd3152, %rd3008;
	add.s64 	%rd3154, %rd3153, %rd3014;
	add.s64 	%rd3155, %rd3154, %rd3069;
	add.s64 	%rd3156, %rd3155, %rd3007;
	add.s64 	%rd3157, %rd3156, %rd3015;
	add.s64 	%rd3158, %rd3157, %rd3148;
	cvt.u32.u64 	%r3389, %rd3158;
	and.b32  	%r9063, %r3389, 67108863;
	shr.u64 	%rd3159, %rd3158, 26;
	add.s64 	%rd3160, %rd2986, %rd2985;
	add.s64 	%rd3161, %rd3160, %rd2984;
	add.s64 	%rd3162, %rd3161, %rd2987;
	add.s64 	%rd3163, %rd3162, %rd2983;
	add.s64 	%rd3164, %rd3163, %rd2988;
	add.s64 	%rd3165, %rd3164, %rd2982;
	add.s64 	%rd3166, %rd3165, %rd2989;
	add.s64 	%rd3167, %rd3166, %rd2981;
	add.s64 	%rd3168, %rd3167, %rd2990;
	add.s64 	%rd3169, %rd3168, %rd3159;
	cvt.u32.u64 	%r3390, %rd3169;
	and.b32  	%r9062, %r3390, 33554431;
	shr.u64 	%rd3170, %rd3169, 25;
	and.b64  	%rd3171, %rd3170, 4294967295;
	mul.lo.s64 	%rd3172, %rd3171, 19;
	add.s64 	%rd3173, %rd3172, %rd3070;
	cvt.u32.u64 	%r3391, %rd3173;
	and.b32  	%r9071, %r3391, 67108863;
	shr.u64 	%rd3174, %rd3173, 26;
	cvt.u32.u64 	%r3392, %rd3174;
	add.s32 	%r9070, %r3382, %r3392;
	mul.wide.u32 	%rd3175, %r3148, %r3130;
	mul.wide.u32 	%rd3176, %r3143, %r3131;
	mul.wide.u32 	%rd3177, %r3158, %r3130;
	mul.wide.u32 	%rd3178, %r3153, %r3131;
	mul.wide.u32 	%rd3179, %r3148, %r3132;
	mul.wide.u32 	%rd3180, %r3143, %r3133;
	mul.wide.u32 	%rd3181, %r3130, %r3163;
	mul.wide.u32 	%rd3182, %r3161, %r3131;
	mul.wide.u32 	%rd3183, %r3158, %r3132;
	mul.wide.u32 	%rd3184, %r3153, %r3133;
	mul.wide.u32 	%rd3185, %r3148, %r3134;
	mul.wide.u32 	%rd3186, %r3143, %r3135;
	mul.wide.u32 	%rd3187, %r3130, %r3167;
	mul.wide.u32 	%rd3188, %r3131, %r3165;
	mul.wide.u32 	%rd3189, %r3163, %r3132;
	mul.wide.u32 	%rd3190, %r3161, %r3133;
	mul.wide.u32 	%rd3191, %r3158, %r3134;
	mul.wide.u32 	%rd3192, %r3153, %r3135;
	mul.wide.u32 	%rd3193, %r3148, %r3136;
	mul.wide.u32 	%rd3194, %r3143, %r3137;
	mul.wide.u32 	%rd3195, %r3130, %r3171;
	mul.wide.u32 	%rd3196, %r3131, %r3169;
	mul.wide.u32 	%rd3197, %r3167, %r3132;
	mul.wide.u32 	%rd3198, %r3165, %r3133;
	mul.wide.u32 	%rd3199, %r3163, %r3134;
	mul.wide.u32 	%rd3200, %r3161, %r3135;
	mul.wide.u32 	%rd3201, %r3158, %r3136;
	mul.wide.u32 	%rd3202, %r3153, %r3137;
	mul.wide.u32 	%rd3203, %r3148, %r3138;
	mul.wide.u32 	%rd3204, %r3143, %r3139;
	shl.b32 	%r3393, %r3131, 1;
	shl.b32 	%r3394, %r3133, 1;
	shl.b32 	%r3395, %r3135, 1;
	shl.b32 	%r3396, %r3137, 1;
	mul.wide.u32 	%rd3205, %r3143, %r3130;
	mul.wide.u32 	%rd3206, %r3153, %r3130;
	mul.wide.u32 	%rd3207, %r3148, %r3393;
	mul.wide.u32 	%rd3208, %r3143, %r3132;
	mul.wide.u32 	%rd3209, %r3161, %r3130;
	mul.wide.u32 	%rd3210, %r3158, %r3393;
	mul.wide.u32 	%rd3211, %r3153, %r3132;
	mul.wide.u32 	%rd3212, %r3148, %r3394;
	mul.wide.u32 	%rd3213, %r3143, %r3134;
	mul.wide.u32 	%rd3214, %r3130, %r3165;
	mul.wide.u32 	%rd3215, %r3393, %r3163;
	mul.wide.u32 	%rd3216, %r3161, %r3132;
	mul.wide.u32 	%rd3217, %r3158, %r3394;
	mul.wide.u32 	%rd3218, %r3153, %r3134;
	mul.wide.u32 	%rd3219, %r3148, %r3395;
	mul.wide.u32 	%rd3220, %r3143, %r3136;
	mul.wide.u32 	%rd3221, %r3130, %r3169;
	mul.wide.u32 	%rd3222, %r3393, %r3167;
	mul.wide.u32 	%rd3223, %r3165, %r3132;
	mul.wide.u32 	%rd3224, %r3163, %r3394;
	mul.wide.u32 	%rd3225, %r3161, %r3134;
	mul.wide.u32 	%rd3226, %r3158, %r3395;
	mul.wide.u32 	%rd3227, %r3153, %r3136;
	mul.wide.u32 	%rd3228, %r3148, %r3396;
	mul.wide.u32 	%rd3229, %r3143, %r3138;
	mul.lo.s32 	%r3397, %r3131, 38;
	mul.lo.s32 	%r3398, %r3132, 19;
	mul.lo.s32 	%r3399, %r3133, 19;
	mul.lo.s32 	%r3400, %r3134, 19;
	mul.lo.s32 	%r3401, %r3135, 19;
	mul.lo.s32 	%r3402, %r3136, 19;
	mul.lo.s32 	%r3403, %r3137, 19;
	mul.lo.s32 	%r3404, %r3138, 19;
	mul.lo.s32 	%r3405, %r3139, 19;
	mul.wide.u32 	%rd3230, %r3153, %r3405;
	mul.wide.u32 	%rd3231, %r3158, %r3404;
	mul.wide.u32 	%rd3232, %r3161, %r3403;
	mul.wide.u32 	%rd3233, %r3402, %r3163;
	mul.wide.u32 	%rd3234, %r3165, %r3401;
	mul.wide.u32 	%rd3235, %r3167, %r3400;
	mul.wide.u32 	%rd3236, %r3169, %r3399;
	mul.wide.u32 	%rd3237, %r3171, %r3398;
	mul.wide.u32 	%rd3238, %r3161, %r3405;
	mul.wide.u32 	%rd3239, %r3404, %r3163;
	mul.wide.u32 	%rd3240, %r3403, %r3165;
	mul.wide.u32 	%rd3241, %r3167, %r3402;
	mul.wide.u32 	%rd3242, %r3169, %r3401;
	mul.wide.u32 	%rd3243, %r3171, %r3400;
	mul.wide.u32 	%rd3244, %r3405, %r3165;
	mul.wide.u32 	%rd3245, %r3404, %r3167;
	mul.wide.u32 	%rd3246, %r3169, %r3403;
	mul.wide.u32 	%rd3247, %r3171, %r3402;
	mul.wide.u32 	%rd3248, %r3405, %r3169;
	mul.wide.u32 	%rd3249, %r3171, %r3404;
	mul.lo.s32 	%r3406, %r3133, 38;
	mul.lo.s32 	%r3407, %r3135, 38;
	mul.lo.s32 	%r3408, %r3137, 38;
	mul.lo.s32 	%r3409, %r3139, 38;
	mul.wide.u32 	%rd3250, %r3148, %r3409;
	mul.wide.u32 	%rd3251, %r3153, %r3404;
	mul.wide.u32 	%rd3252, %r3158, %r3408;
	mul.wide.u32 	%rd3253, %r3161, %r3402;
	mul.wide.u32 	%rd3254, %r3163, %r3407;
	mul.wide.u32 	%rd3255, %r3165, %r3400;
	mul.wide.u32 	%rd3256, %r3167, %r3406;
	mul.wide.u32 	%rd3257, %r3169, %r3398;
	mul.wide.u32 	%rd3258, %r3397, %r3171;
	add.s64 	%rd3259, %rd3255, %rd3254;
	add.s64 	%rd3260, %rd3259, %rd3256;
	add.s64 	%rd3261, %rd3260, %rd3257;
	add.s64 	%rd3262, %rd3261, %rd3205;
	add.s64 	%rd3263, %rd3262, %rd3258;
	add.s64 	%rd3264, %rd3263, %rd3250;
	add.s64 	%rd3265, %rd3264, %rd3251;
	add.s64 	%rd3266, %rd3265, %rd3252;
	add.s64 	%rd3267, %rd3266, %rd3253;
	mul.wide.u32 	%rd3268, %r3158, %r3409;
	mul.wide.u32 	%rd3269, %r3161, %r3404;
	mul.wide.u32 	%rd3270, %r3408, %r3163;
	mul.wide.u32 	%rd3271, %r3165, %r3402;
	mul.wide.u32 	%rd3272, %r3167, %r3407;
	mul.wide.u32 	%rd3273, %r3169, %r3400;
	mul.wide.u32 	%rd3274, %r3171, %r3406;
	mul.wide.u32 	%rd3275, %r3409, %r3163;
	mul.wide.u32 	%rd3276, %r3404, %r3165;
	mul.wide.u32 	%rd3277, %r3167, %r3408;
	mul.wide.u32 	%rd3278, %r3169, %r3402;
	mul.wide.u32 	%rd3279, %r3171, %r3407;
	mul.wide.u32 	%rd3280, %r3409, %r3167;
	mul.wide.u32 	%rd3281, %r3169, %r3404;
	mul.wide.u32 	%rd3282, %r3171, %r3408;
	mul.wide.u32 	%rd3283, %r3171, %r3409;
	and.b64  	%rd3284, %rd3267, 67108863;
	shr.u64 	%rd3285, %rd3267, 26;
	add.s64 	%rd3286, %rd3234, %rd3233;
	add.s64 	%rd3287, %rd3286, %rd3235;
	add.s64 	%rd3288, %rd3287, %rd3236;
	add.s64 	%rd3289, %rd3288, %rd3237;
	add.s64 	%rd3290, %rd3289, %rd3176;
	add.s64 	%rd3291, %rd3290, %rd3175;
	add.s64 	%rd3292, %rd3291, %rd3230;
	add.s64 	%rd3293, %rd3292, %rd3231;
	add.s64 	%rd3294, %rd3293, %rd3232;
	add.s64 	%rd3295, %rd3294, %rd3285;
	cvt.u32.u64 	%r3410, %rd3295;
	and.b32  	%r3411, %r3410, 33554431;
	shr.u64 	%rd3296, %rd3295, 25;
	add.s64 	%rd3297, %rd3270, %rd3271;
	add.s64 	%rd3298, %rd3297, %rd3272;
	add.s64 	%rd3299, %rd3298, %rd3273;
	add.s64 	%rd3300, %rd3299, %rd3274;
	add.s64 	%rd3301, %rd3300, %rd3208;
	add.s64 	%rd3302, %rd3301, %rd3207;
	add.s64 	%rd3303, %rd3302, %rd3206;
	add.s64 	%rd3304, %rd3303, %rd3268;
	add.s64 	%rd3305, %rd3304, %rd3269;
	add.s64 	%rd3306, %rd3305, %rd3296;
	cvt.u32.u64 	%r3412, %rd3306;
	and.b32  	%r9079, %r3412, 67108863;
	shr.u64 	%rd3307, %rd3306, 26;
	add.s64 	%rd3308, %rd3241, %rd3240;
	add.s64 	%rd3309, %rd3308, %rd3239;
	add.s64 	%rd3310, %rd3309, %rd3242;
	add.s64 	%rd3311, %rd3310, %rd3243;
	add.s64 	%rd3312, %rd3311, %rd3180;
	add.s64 	%rd3313, %rd3312, %rd3179;
	add.s64 	%rd3314, %rd3313, %rd3178;
	add.s64 	%rd3315, %rd3314, %rd3177;
	add.s64 	%rd3316, %rd3315, %rd3238;
	add.s64 	%rd3317, %rd3316, %rd3307;
	cvt.u32.u64 	%r3413, %rd3317;
	and.b32  	%r9078, %r3413, 33554431;
	shr.u64 	%rd3318, %rd3317, 25;
	add.s64 	%rd3319, %rd3276, %rd3277;
	add.s64 	%rd3320, %rd3319, %rd3278;
	add.s64 	%rd3321, %rd3320, %rd3275;
	add.s64 	%rd3322, %rd3321, %rd3279;
	add.s64 	%rd3323, %rd3322, %rd3213;
	add.s64 	%rd3324, %rd3323, %rd3212;
	add.s64 	%rd3325, %rd3324, %rd3211;
	add.s64 	%rd3326, %rd3325, %rd3210;
	add.s64 	%rd3327, %rd3326, %rd3209;
	add.s64 	%rd3328, %rd3327, %rd3318;
	cvt.u32.u64 	%r3414, %rd3328;
	and.b32  	%r9077, %r3414, 67108863;
	shr.u64 	%rd3329, %rd3328, 26;
	add.s64 	%rd3330, %rd3246, %rd3245;
	add.s64 	%rd3331, %rd3330, %rd3244;
	add.s64 	%rd3332, %rd3331, %rd3247;
	add.s64 	%rd3333, %rd3332, %rd3181;
	add.s64 	%rd3334, %rd3333, %rd3186;
	add.s64 	%rd3335, %rd3334, %rd3185;
	add.s64 	%rd3336, %rd3335, %rd3184;
	add.s64 	%rd3337, %rd3336, %rd3183;
	add.s64 	%rd3338, %rd3337, %rd3182;
	add.s64 	%rd3339, %rd3338, %rd3329;
	cvt.u32.u64 	%r3415, %rd3339;
	and.b32  	%r9076, %r3415, 33554431;
	shr.u64 	%rd3340, %rd3339, 25;
	add.s64 	%rd3341, %rd3280, %rd3281;
	add.s64 	%rd3342, %rd3341, %rd3282;
	add.s64 	%rd3343, %rd3342, %rd3214;
	add.s64 	%rd3344, %rd3343, %rd3220;
	add.s64 	%rd3345, %rd3344, %rd3215;
	add.s64 	%rd3346, %rd3345, %rd3219;
	add.s64 	%rd3347, %rd3346, %rd3218;
	add.s64 	%rd3348, %rd3347, %rd3217;
	add.s64 	%rd3349, %rd3348, %rd3216;
	add.s64 	%rd3350, %rd3349, %rd3340;
	cvt.u32.u64 	%r3416, %rd3350;
	and.b32  	%r9075, %r3416, 67108863;
	shr.u64 	%rd3351, %rd3350, 26;
	add.s64 	%rd3352, %rd3248, %rd3189;
	add.s64 	%rd3353, %rd3352, %rd3249;
	add.s64 	%rd3354, %rd3353, %rd3187;
	add.s64 	%rd3355, %rd3354, %rd3188;
	add.s64 	%rd3356, %rd3355, %rd3194;
	add.s64 	%rd3357, %rd3356, %rd3193;
	add.s64 	%rd3358, %rd3357, %rd3192;
	add.s64 	%rd3359, %rd3358, %rd3191;
	add.s64 	%rd3360, %rd3359, %rd3190;
	add.s64 	%rd3361, %rd3360, %rd3351;
	cvt.u32.u64 	%r3417, %rd3361;
	and.b32  	%r9074, %r3417, 33554431;
	shr.u64 	%rd3362, %rd3361, 25;
	add.s64 	%rd3363, %rd3223, %rd3224;
	add.s64 	%rd3364, %rd3363, %rd3283;
	add.s64 	%rd3365, %rd3364, %rd3221;
	add.s64 	%rd3366, %rd3365, %rd3229;
	add.s64 	%rd3367, %rd3366, %rd3222;
	add.s64 	%rd3368, %rd3367, %rd3228;
	add.s64 	%rd3369, %rd3368, %rd3227;
	add.s64 	%rd3370, %rd3369, %rd3226;
	add.s64 	%rd3371, %rd3370, %rd3225;
	add.s64 	%rd3372, %rd3371, %rd3362;
	cvt.u32.u64 	%r3418, %rd3372;
	and.b32  	%r9073, %r3418, 67108863;
	shr.u64 	%rd3373, %rd3372, 26;
	add.s64 	%rd3374, %rd3198, %rd3199;
	add.s64 	%rd3375, %rd3374, %rd3197;
	add.s64 	%rd3376, %rd3375, %rd3195;
	add.s64 	%rd3377, %rd3376, %rd3196;
	add.s64 	%rd3378, %rd3377, %rd3204;
	add.s64 	%rd3379, %rd3378, %rd3203;
	add.s64 	%rd3380, %rd3379, %rd3202;
	add.s64 	%rd3381, %rd3380, %rd3201;
	add.s64 	%rd3382, %rd3381, %rd3200;
	add.s64 	%rd3383, %rd3382, %rd3373;
	cvt.u32.u64 	%r3419, %rd3383;
	and.b32  	%r9072, %r3419, 33554431;
	shr.u64 	%rd3384, %rd3383, 25;
	and.b64  	%rd3385, %rd3384, 4294967295;
	mul.lo.s64 	%rd3386, %rd3385, 19;
	add.s64 	%rd3387, %rd3386, %rd3284;
	cvt.u32.u64 	%r3420, %rd3387;
	and.b32  	%r9081, %r3420, 67108863;
	shr.u64 	%rd3388, %rd3387, 26;
	cvt.u32.u64 	%r3421, %rd3388;
	add.s32 	%r9080, %r3411, %r3421;
	add.s32 	%r9102, %r9102, 2;
	setp.lt.u32 	%p4, %r9102, 64;
	@%p4 bra 	$L__BB3_5;

	mul.wide.u32 	%rd3389, %r9100, %r9100;
	shl.b32 	%r3447, %r9100, 1;
	mov.u32 	%r9129, 1;
	mul.wide.u32 	%rd3390, %r3447, %r9098;
	mul.wide.u32 	%rd3391, %r3447, %r9096;
	shl.b32 	%r3448, %r9098, 1;
	mul.wide.u32 	%rd3392, %r3448, %r9098;
	mul.wide.u32 	%rd3393, %r3447, %r9094;
	mul.wide.u32 	%rd3394, %r3448, %r9096;
	mul.wide.u32 	%rd3395, %r3447, %r9092;
	shl.b32 	%r3449, %r9094, 1;
	mul.wide.u32 	%rd3396, %r3448, %r3449;
	mul.wide.u32 	%rd3397, %r9096, %r9096;
	mul.wide.u32 	%rd3398, %r3447, %r9090;
	mul.wide.u32 	%rd3399, %r3448, %r9092;
	shl.b32 	%r3450, %r9096, 1;
	mul.wide.u32 	%rd3400, %r9094, %r3450;
	mul.wide.u32 	%rd3401, %r3447, %r9088;
	shl.b32 	%r3451, %r9090, 1;
	mul.wide.u32 	%rd3402, %r3448, %r3451;
	mul.wide.u32 	%rd3403, %r9092, %r3450;
	mul.wide.u32 	%rd3404, %r3449, %r9094;
	mul.wide.u32 	%rd3405, %r3447, %r9086;
	mul.wide.u32 	%rd3406, %r3448, %r9088;
	mul.wide.u32 	%rd3407, %r9090, %r3450;
	mul.wide.u32 	%rd3408, %r9092, %r3449;
	mul.wide.u32 	%rd3409, %r3447, %r9084;
	shl.b32 	%r3452, %r9086, 1;
	mul.wide.u32 	%rd3410, %r3448, %r3452;
	mul.wide.u32 	%rd3411, %r9088, %r3450;
	mul.wide.u32 	%rd3412, %r3451, %r3449;
	mul.wide.u32 	%rd3413, %r9092, %r9092;
	mul.wide.u32 	%rd3414, %r3447, %r9082;
	mul.wide.u32 	%rd3415, %r3448, %r9084;
	mul.wide.u32 	%rd3416, %r9086, %r3450;
	mul.wide.u32 	%rd3417, %r9088, %r3449;
	mul.wide.u32 	%rd3418, %r3451, %r9092;
	mul.lo.s32 	%r3453, %r9082, 38;
	mul.wide.u32 	%rd3419, %r3448, %r3453;
	mul.lo.s32 	%r3454, %r9084, 19;
	mul.wide.u32 	%rd3420, %r3454, %r3450;
	mul.lo.s32 	%r3455, %r9086, 38;
	mul.wide.u32 	%rd3421, %r3455, %r3449;
	mul.lo.s32 	%r3456, %r9088, 19;
	shl.b32 	%r3457, %r9092, 1;
	mul.wide.u32 	%rd3422, %r3456, %r3457;
	mul.lo.s32 	%r3458, %r9090, 38;
	mul.wide.u32 	%rd3423, %r3458, %r9090;
	add.s64 	%rd3424, %rd3422, %rd3423;
	add.s64 	%rd3425, %rd3424, %rd3421;
	add.s64 	%rd3426, %rd3425, %rd3420;
	add.s64 	%rd3427, %rd3426, %rd3389;
	add.s64 	%rd3428, %rd3427, %rd3419;
	mul.wide.u32 	%rd3429, %r3453, %r9096;
	mul.wide.u32 	%rd3430, %r3454, %r3449;
	mul.wide.u32 	%rd3431, %r3455, %r9092;
	mul.wide.u32 	%rd3432, %r3456, %r3451;
	mul.wide.u32 	%rd3433, %r3453, %r3449;
	mul.wide.u32 	%rd3434, %r3454, %r3457;
	mul.wide.u32 	%rd3435, %r3455, %r3451;
	mul.wide.u32 	%rd3436, %r3456, %r9088;
	mul.wide.u32 	%rd3437, %r3453, %r9092;
	mul.wide.u32 	%rd3438, %r3454, %r3451;
	mul.wide.u32 	%rd3439, %r3455, %r9088;
	mul.wide.u32 	%rd3440, %r3453, %r3451;
	shl.b32 	%r3459, %r9088, 1;
	mul.wide.u32 	%rd3441, %r3454, %r3459;
	mul.wide.u32 	%rd3442, %r3455, %r9086;
	mul.wide.u32 	%rd3443, %r3453, %r9088;
	mul.wide.u32 	%rd3444, %r3454, %r3452;
	mul.wide.u32 	%rd3445, %r3453, %r3452;
	mul.wide.u32 	%rd3446, %r3454, %r9084;
	mul.wide.u32 	%rd3447, %r3453, %r9084;
	mul.wide.u32 	%rd3448, %r3453, %r9082;
	and.b64  	%rd3449, %rd3428, 67108863;
	shr.u64 	%rd3450, %rd3428, 26;
	add.s64 	%rd3451, %rd3431, %rd3432;
	add.s64 	%rd3452, %rd3451, %rd3430;
	add.s64 	%rd3453, %rd3452, %rd3429;
	add.s64 	%rd3454, %rd3453, %rd3390;
	add.s64 	%rd3455, %rd3454, %rd3450;
	cvt.u32.u64 	%r3460, %rd3455;
	and.b32  	%r3461, %r3460, 33554431;
	shr.u64 	%rd3456, %rd3455, 25;
	add.s64 	%rd3457, %rd3435, %rd3436;
	add.s64 	%rd3458, %rd3457, %rd3434;
	add.s64 	%rd3459, %rd3458, %rd3433;
	add.s64 	%rd3460, %rd3459, %rd3391;
	add.s64 	%rd3461, %rd3460, %rd3392;
	add.s64 	%rd3462, %rd3461, %rd3456;
	cvt.u32.u64 	%r3462, %rd3462;
	and.b32  	%r3463, %r3462, 67108863;
	shr.u64 	%rd3463, %rd3462, 26;
	add.s64 	%rd3464, %rd3438, %rd3439;
	add.s64 	%rd3465, %rd3464, %rd3437;
	add.s64 	%rd3466, %rd3465, %rd3393;
	add.s64 	%rd3467, %rd3466, %rd3394;
	add.s64 	%rd3468, %rd3467, %rd3463;
	cvt.u32.u64 	%r3464, %rd3468;
	and.b32  	%r3465, %r3464, 33554431;
	shr.u64 	%rd3469, %rd3468, 25;
	add.s64 	%rd3470, %rd3442, %rd3397;
	add.s64 	%rd3471, %rd3470, %rd3441;
	add.s64 	%rd3472, %rd3471, %rd3440;
	add.s64 	%rd3473, %rd3472, %rd3395;
	add.s64 	%rd3474, %rd3473, %rd3396;
	add.s64 	%rd3475, %rd3474, %rd3469;
	cvt.u32.u64 	%r3466, %rd3475;
	and.b32  	%r3467, %r3466, 67108863;
	shr.u64 	%rd3476, %rd3475, 26;
	add.s64 	%rd3477, %rd3444, %rd3400;
	add.s64 	%rd3478, %rd3477, %rd3443;
	add.s64 	%rd3479, %rd3478, %rd3398;
	add.s64 	%rd3480, %rd3479, %rd3399;
	add.s64 	%rd3481, %rd3480, %rd3476;
	cvt.u32.u64 	%r3468, %rd3481;
	and.b32  	%r3469, %r3468, 33554431;
	shr.u64 	%rd3482, %rd3481, 25;
	add.s64 	%rd3483, %rd3403, %rd3404;
	add.s64 	%rd3484, %rd3483, %rd3446;
	add.s64 	%rd3485, %rd3484, %rd3445;
	add.s64 	%rd3486, %rd3485, %rd3401;
	add.s64 	%rd3487, %rd3486, %rd3402;
	add.s64 	%rd3488, %rd3487, %rd3482;
	cvt.u32.u64 	%r3470, %rd3488;
	and.b32  	%r3471, %r3470, 67108863;
	shr.u64 	%rd3489, %rd3488, 26;
	add.s64 	%rd3490, %rd3407, %rd3408;
	add.s64 	%rd3491, %rd3490, %rd3447;
	add.s64 	%rd3492, %rd3491, %rd3405;
	add.s64 	%rd3493, %rd3492, %rd3406;
	add.s64 	%rd3494, %rd3493, %rd3489;
	cvt.u32.u64 	%r3472, %rd3494;
	and.b32  	%r3473, %r3472, 33554431;
	shr.u64 	%rd3495, %rd3494, 25;
	add.s64 	%rd3496, %rd3412, %rd3413;
	add.s64 	%rd3497, %rd3496, %rd3411;
	add.s64 	%rd3498, %rd3497, %rd3448;
	add.s64 	%rd3499, %rd3498, %rd3409;
	add.s64 	%rd3500, %rd3499, %rd3410;
	add.s64 	%rd3501, %rd3500, %rd3495;
	cvt.u32.u64 	%r3474, %rd3501;
	and.b32  	%r3475, %r3474, 67108863;
	shr.u64 	%rd3502, %rd3501, 26;
	add.s64 	%rd3503, %rd3417, %rd3418;
	add.s64 	%rd3504, %rd3503, %rd3416;
	add.s64 	%rd3505, %rd3504, %rd3414;
	add.s64 	%rd3506, %rd3505, %rd3415;
	add.s64 	%rd3507, %rd3506, %rd3502;
	cvt.u32.u64 	%r3476, %rd3507;
	and.b32  	%r3477, %r3476, 33554431;
	shr.u64 	%rd3508, %rd3507, 25;
	and.b64  	%rd3509, %rd3508, 4294967295;
	mul.lo.s64 	%rd3510, %rd3509, 19;
	add.s64 	%rd3511, %rd3510, %rd3449;
	cvt.u32.u64 	%r3478, %rd3511;
	and.b32  	%r3479, %r3478, 67108863;
	shr.u64 	%rd3512, %rd3511, 26;
	cvt.u32.u64 	%r3480, %rd3512;
	add.s32 	%r3481, %r3461, %r3480;
	mul.wide.u32 	%rd3513, %r9101, %r9101;
	shl.b32 	%r3482, %r9101, 1;
	mul.wide.u32 	%rd3514, %r3482, %r9099;
	mul.wide.u32 	%rd3515, %r3482, %r9097;
	shl.b32 	%r3483, %r9099, 1;
	mul.wide.u32 	%rd3516, %r3483, %r9099;
	mul.wide.u32 	%rd3517, %r3482, %r9095;
	mul.wide.u32 	%rd3518, %r3483, %r9097;
	mul.wide.u32 	%rd3519, %r3482, %r9093;
	shl.b32 	%r3484, %r9095, 1;
	mul.wide.u32 	%rd3520, %r3483, %r3484;
	mul.wide.u32 	%rd3521, %r9097, %r9097;
	mul.wide.u32 	%rd3522, %r3482, %r9091;
	mul.wide.u32 	%rd3523, %r3483, %r9093;
	shl.b32 	%r3485, %r9097, 1;
	mul.wide.u32 	%rd3524, %r9095, %r3485;
	mul.wide.u32 	%rd3525, %r3482, %r9089;
	shl.b32 	%r3486, %r9091, 1;
	mul.wide.u32 	%rd3526, %r3483, %r3486;
	mul.wide.u32 	%rd3527, %r9093, %r3485;
	mul.wide.u32 	%rd3528, %r3484, %r9095;
	mul.wide.u32 	%rd3529, %r3482, %r9087;
	mul.wide.u32 	%rd3530, %r3483, %r9089;
	mul.wide.u32 	%rd3531, %r9091, %r3485;
	mul.wide.u32 	%rd3532, %r9093, %r3484;
	mul.wide.u32 	%rd3533, %r3482, %r9085;
	shl.b32 	%r3487, %r9087, 1;
	mul.wide.u32 	%rd3534, %r3483, %r3487;
	mul.wide.u32 	%rd3535, %r9089, %r3485;
	mul.wide.u32 	%rd3536, %r3486, %r3484;
	mul.wide.u32 	%rd3537, %r9093, %r9093;
	mul.wide.u32 	%rd3538, %r3482, %r9083;
	mul.wide.u32 	%rd3539, %r3483, %r9085;
	mul.wide.u32 	%rd3540, %r9087, %r3485;
	mul.wide.u32 	%rd3541, %r9089, %r3484;
	mul.wide.u32 	%rd3542, %r3486, %r9093;
	mul.lo.s32 	%r3488, %r9083, 38;
	mul.wide.u32 	%rd3543, %r3483, %r3488;
	mul.lo.s32 	%r3489, %r9085, 19;
	mul.wide.u32 	%rd3544, %r3489, %r3485;
	mul.lo.s32 	%r3490, %r9087, 38;
	mul.wide.u32 	%rd3545, %r3490, %r3484;
	mul.lo.s32 	%r3491, %r9089, 19;
	shl.b32 	%r3492, %r9093, 1;
	mul.wide.u32 	%rd3546, %r3491, %r3492;
	mul.lo.s32 	%r3493, %r9091, 38;
	mul.wide.u32 	%rd3547, %r3493, %r9091;
	add.s64 	%rd3548, %rd3546, %rd3547;
	add.s64 	%rd3549, %rd3548, %rd3545;
	add.s64 	%rd3550, %rd3549, %rd3544;
	add.s64 	%rd3551, %rd3550, %rd3513;
	add.s64 	%rd3552, %rd3551, %rd3543;
	mul.wide.u32 	%rd3553, %r3488, %r9097;
	mul.wide.u32 	%rd3554, %r3489, %r3484;
	mul.wide.u32 	%rd3555, %r3490, %r9093;
	mul.wide.u32 	%rd3556, %r3491, %r3486;
	mul.wide.u32 	%rd3557, %r3488, %r3484;
	mul.wide.u32 	%rd3558, %r3489, %r3492;
	mul.wide.u32 	%rd3559, %r3490, %r3486;
	mul.wide.u32 	%rd3560, %r3491, %r9089;
	mul.wide.u32 	%rd3561, %r3488, %r9093;
	mul.wide.u32 	%rd3562, %r3489, %r3486;
	mul.wide.u32 	%rd3563, %r3490, %r9089;
	mul.wide.u32 	%rd3564, %r3488, %r3486;
	shl.b32 	%r3494, %r9089, 1;
	mul.wide.u32 	%rd3565, %r3489, %r3494;
	mul.wide.u32 	%rd3566, %r3490, %r9087;
	mul.wide.u32 	%rd3567, %r3488, %r9089;
	mul.wide.u32 	%rd3568, %r3489, %r3487;
	mul.wide.u32 	%rd3569, %r3488, %r3487;
	mul.wide.u32 	%rd3570, %r3489, %r9085;
	mul.wide.u32 	%rd3571, %r3488, %r9085;
	mul.wide.u32 	%rd3572, %r3488, %r9083;
	and.b64  	%rd3573, %rd3552, 67108863;
	shr.u64 	%rd3574, %rd3552, 26;
	add.s64 	%rd3575, %rd3555, %rd3556;
	add.s64 	%rd3576, %rd3575, %rd3554;
	add.s64 	%rd3577, %rd3576, %rd3553;
	add.s64 	%rd3578, %rd3577, %rd3514;
	add.s64 	%rd3579, %rd3578, %rd3574;
	cvt.u32.u64 	%r3495, %rd3579;
	and.b32  	%r3496, %r3495, 33554431;
	shr.u64 	%rd3580, %rd3579, 25;
	add.s64 	%rd3581, %rd3559, %rd3560;
	add.s64 	%rd3582, %rd3581, %rd3558;
	add.s64 	%rd3583, %rd3582, %rd3557;
	add.s64 	%rd3584, %rd3583, %rd3515;
	add.s64 	%rd3585, %rd3584, %rd3516;
	add.s64 	%rd3586, %rd3585, %rd3580;
	cvt.u32.u64 	%r3497, %rd3586;
	and.b32  	%r3498, %r3497, 67108863;
	shr.u64 	%rd3587, %rd3586, 26;
	add.s64 	%rd3588, %rd3562, %rd3563;
	add.s64 	%rd3589, %rd3588, %rd3561;
	add.s64 	%rd3590, %rd3589, %rd3517;
	add.s64 	%rd3591, %rd3590, %rd3518;
	add.s64 	%rd3592, %rd3591, %rd3587;
	cvt.u32.u64 	%r3499, %rd3592;
	and.b32  	%r3500, %r3499, 33554431;
	shr.u64 	%rd3593, %rd3592, 25;
	add.s64 	%rd3594, %rd3566, %rd3521;
	add.s64 	%rd3595, %rd3594, %rd3565;
	add.s64 	%rd3596, %rd3595, %rd3564;
	add.s64 	%rd3597, %rd3596, %rd3519;
	add.s64 	%rd3598, %rd3597, %rd3520;
	add.s64 	%rd3599, %rd3598, %rd3593;
	cvt.u32.u64 	%r3501, %rd3599;
	and.b32  	%r3502, %r3501, 67108863;
	shr.u64 	%rd3600, %rd3599, 26;
	add.s64 	%rd3601, %rd3568, %rd3524;
	add.s64 	%rd3602, %rd3601, %rd3567;
	add.s64 	%rd3603, %rd3602, %rd3522;
	add.s64 	%rd3604, %rd3603, %rd3523;
	add.s64 	%rd3605, %rd3604, %rd3600;
	cvt.u32.u64 	%r3503, %rd3605;
	and.b32  	%r3504, %r3503, 33554431;
	shr.u64 	%rd3606, %rd3605, 25;
	add.s64 	%rd3607, %rd3527, %rd3528;
	add.s64 	%rd3608, %rd3607, %rd3570;
	add.s64 	%rd3609, %rd3608, %rd3569;
	add.s64 	%rd3610, %rd3609, %rd3525;
	add.s64 	%rd3611, %rd3610, %rd3526;
	add.s64 	%rd3612, %rd3611, %rd3606;
	cvt.u32.u64 	%r3505, %rd3612;
	and.b32  	%r3506, %r3505, 67108863;
	shr.u64 	%rd3613, %rd3612, 26;
	add.s64 	%rd3614, %rd3531, %rd3532;
	add.s64 	%rd3615, %rd3614, %rd3571;
	add.s64 	%rd3616, %rd3615, %rd3529;
	add.s64 	%rd3617, %rd3616, %rd3530;
	add.s64 	%rd3618, %rd3617, %rd3613;
	cvt.u32.u64 	%r3507, %rd3618;
	and.b32  	%r3508, %r3507, 33554431;
	shr.u64 	%rd3619, %rd3618, 25;
	add.s64 	%rd3620, %rd3536, %rd3537;
	add.s64 	%rd3621, %rd3620, %rd3535;
	add.s64 	%rd3622, %rd3621, %rd3572;
	add.s64 	%rd3623, %rd3622, %rd3533;
	add.s64 	%rd3624, %rd3623, %rd3534;
	add.s64 	%rd3625, %rd3624, %rd3619;
	cvt.u32.u64 	%r3509, %rd3625;
	and.b32  	%r3510, %r3509, 67108863;
	shr.u64 	%rd3626, %rd3625, 26;
	add.s64 	%rd3627, %rd3541, %rd3542;
	add.s64 	%rd3628, %rd3627, %rd3540;
	add.s64 	%rd3629, %rd3628, %rd3538;
	add.s64 	%rd3630, %rd3629, %rd3539;
	add.s64 	%rd3631, %rd3630, %rd3626;
	cvt.u32.u64 	%r3511, %rd3631;
	and.b32  	%r3512, %r3511, 33554431;
	shr.u64 	%rd3632, %rd3631, 25;
	and.b64  	%rd3633, %rd3632, 4294967295;
	mul.lo.s64 	%rd3634, %rd3633, 19;
	add.s64 	%rd3635, %rd3634, %rd3573;
	cvt.u32.u64 	%r3513, %rd3635;
	and.b32  	%r3514, %r3513, 67108863;
	shr.u64 	%rd3636, %rd3635, 26;
	cvt.u32.u64 	%r3515, %rd3636;
	add.s32 	%r3516, %r3496, %r3515;
	mul.wide.u32 	%rd3637, %r9071, %r9071;
	shl.b32 	%r3517, %r9071, 1;
	mul.wide.u32 	%rd3638, %r3517, %r9070;
	mul.wide.u32 	%rd3639, %r3517, %r9069;
	shl.b32 	%r3518, %r9070, 1;
	mul.wide.u32 	%rd3640, %r3518, %r9070;
	mul.wide.u32 	%rd3641, %r3517, %r9068;
	mul.wide.u32 	%rd3642, %r3518, %r9069;
	mul.wide.u32 	%rd3643, %r3517, %r9067;
	shl.b32 	%r3519, %r9068, 1;
	mul.wide.u32 	%rd3644, %r3518, %r3519;
	mul.wide.u32 	%rd3645, %r9069, %r9069;
	mul.wide.u32 	%rd3646, %r3517, %r9066;
	mul.wide.u32 	%rd3647, %r3518, %r9067;
	shl.b32 	%r3520, %r9069, 1;
	mul.wide.u32 	%rd3648, %r9068, %r3520;
	mul.wide.u32 	%rd3649, %r3517, %r9065;
	shl.b32 	%r3521, %r9066, 1;
	mul.wide.u32 	%rd3650, %r3518, %r3521;
	mul.wide.u32 	%rd3651, %r9067, %r3520;
	mul.wide.u32 	%rd3652, %r3519, %r9068;
	mul.wide.u32 	%rd3653, %r3517, %r9064;
	mul.wide.u32 	%rd3654, %r3518, %r9065;
	mul.wide.u32 	%rd3655, %r9066, %r3520;
	mul.wide.u32 	%rd3656, %r9067, %r3519;
	mul.wide.u32 	%rd3657, %r3517, %r9063;
	shl.b32 	%r3522, %r9064, 1;
	mul.wide.u32 	%rd3658, %r3518, %r3522;
	mul.wide.u32 	%rd3659, %r9065, %r3520;
	mul.wide.u32 	%rd3660, %r3521, %r3519;
	mul.wide.u32 	%rd3661, %r9067, %r9067;
	mul.wide.u32 	%rd3662, %r3517, %r9062;
	mul.wide.u32 	%rd3663, %r3518, %r9063;
	mul.wide.u32 	%rd3664, %r9064, %r3520;
	mul.wide.u32 	%rd3665, %r9065, %r3519;
	mul.wide.u32 	%rd3666, %r3521, %r9067;
	mul.lo.s32 	%r3523, %r9062, 38;
	mul.wide.u32 	%rd3667, %r3518, %r3523;
	mul.lo.s32 	%r3524, %r9063, 19;
	mul.wide.u32 	%rd3668, %r3524, %r3520;
	mul.lo.s32 	%r3525, %r9064, 38;
	mul.wide.u32 	%rd3669, %r3525, %r3519;
	mul.lo.s32 	%r3526, %r9065, 19;
	shl.b32 	%r3527, %r9067, 1;
	mul.wide.u32 	%rd3670, %r3526, %r3527;
	mul.lo.s32 	%r3528, %r9066, 38;
	mul.wide.u32 	%rd3671, %r3528, %r9066;
	add.s64 	%rd3672, %rd3670, %rd3671;
	add.s64 	%rd3673, %rd3672, %rd3669;
	add.s64 	%rd3674, %rd3673, %rd3668;
	add.s64 	%rd3675, %rd3674, %rd3637;
	add.s64 	%rd3676, %rd3675, %rd3667;
	mul.wide.u32 	%rd3677, %r3523, %r9069;
	mul.wide.u32 	%rd3678, %r3524, %r3519;
	mul.wide.u32 	%rd3679, %r3525, %r9067;
	mul.wide.u32 	%rd3680, %r3526, %r3521;
	mul.wide.u32 	%rd3681, %r3523, %r3519;
	mul.wide.u32 	%rd3682, %r3524, %r3527;
	mul.wide.u32 	%rd3683, %r3525, %r3521;
	mul.wide.u32 	%rd3684, %r3526, %r9065;
	mul.wide.u32 	%rd3685, %r3523, %r9067;
	mul.wide.u32 	%rd3686, %r3524, %r3521;
	mul.wide.u32 	%rd3687, %r3525, %r9065;
	mul.wide.u32 	%rd3688, %r3523, %r3521;
	shl.b32 	%r3529, %r9065, 1;
	mul.wide.u32 	%rd3689, %r3524, %r3529;
	mul.wide.u32 	%rd3690, %r3525, %r9064;
	mul.wide.u32 	%rd3691, %r3523, %r9065;
	mul.wide.u32 	%rd3692, %r3524, %r3522;
	mul.wide.u32 	%rd3693, %r3523, %r3522;
	mul.wide.u32 	%rd3694, %r3524, %r9063;
	mul.wide.u32 	%rd3695, %r3523, %r9063;
	mul.wide.u32 	%rd3696, %r3523, %r9062;
	and.b64  	%rd3697, %rd3676, 67108863;
	shr.u64 	%rd3698, %rd3676, 26;
	add.s64 	%rd3699, %rd3679, %rd3680;
	add.s64 	%rd3700, %rd3699, %rd3678;
	add.s64 	%rd3701, %rd3700, %rd3677;
	add.s64 	%rd3702, %rd3701, %rd3638;
	add.s64 	%rd3703, %rd3702, %rd3698;
	cvt.u32.u64 	%r3530, %rd3703;
	and.b32  	%r3531, %r3530, 33554431;
	shr.u64 	%rd3704, %rd3703, 25;
	add.s64 	%rd3705, %rd3683, %rd3684;
	add.s64 	%rd3706, %rd3705, %rd3682;
	add.s64 	%rd3707, %rd3706, %rd3681;
	add.s64 	%rd3708, %rd3707, %rd3639;
	add.s64 	%rd3709, %rd3708, %rd3640;
	add.s64 	%rd3710, %rd3709, %rd3704;
	cvt.u32.u64 	%r3532, %rd3710;
	shr.u64 	%rd3711, %rd3710, 26;
	add.s64 	%rd3712, %rd3686, %rd3687;
	add.s64 	%rd3713, %rd3712, %rd3685;
	add.s64 	%rd3714, %rd3713, %rd3641;
	add.s64 	%rd3715, %rd3714, %rd3642;
	add.s64 	%rd3716, %rd3715, %rd3711;
	cvt.u32.u64 	%r3533, %rd3716;
	shr.u64 	%rd3717, %rd3716, 25;
	add.s64 	%rd3718, %rd3690, %rd3645;
	add.s64 	%rd3719, %rd3718, %rd3689;
	add.s64 	%rd3720, %rd3719, %rd3688;
	add.s64 	%rd3721, %rd3720, %rd3643;
	add.s64 	%rd3722, %rd3721, %rd3644;
	add.s64 	%rd3723, %rd3722, %rd3717;
	cvt.u32.u64 	%r3534, %rd3723;
	shr.u64 	%rd3724, %rd3723, 26;
	add.s64 	%rd3725, %rd3692, %rd3648;
	add.s64 	%rd3726, %rd3725, %rd3691;
	add.s64 	%rd3727, %rd3726, %rd3646;
	add.s64 	%rd3728, %rd3727, %rd3647;
	add.s64 	%rd3729, %rd3728, %rd3724;
	cvt.u32.u64 	%r3535, %rd3729;
	shr.u64 	%rd3730, %rd3729, 25;
	add.s64 	%rd3731, %rd3651, %rd3652;
	add.s64 	%rd3732, %rd3731, %rd3694;
	add.s64 	%rd3733, %rd3732, %rd3693;
	add.s64 	%rd3734, %rd3733, %rd3649;
	add.s64 	%rd3735, %rd3734, %rd3650;
	add.s64 	%rd3736, %rd3735, %rd3730;
	cvt.u32.u64 	%r3536, %rd3736;
	shr.u64 	%rd3737, %rd3736, 26;
	add.s64 	%rd3738, %rd3655, %rd3656;
	add.s64 	%rd3739, %rd3738, %rd3695;
	add.s64 	%rd3740, %rd3739, %rd3653;
	add.s64 	%rd3741, %rd3740, %rd3654;
	add.s64 	%rd3742, %rd3741, %rd3737;
	cvt.u32.u64 	%r3537, %rd3742;
	shr.u64 	%rd3743, %rd3742, 25;
	add.s64 	%rd3744, %rd3660, %rd3661;
	add.s64 	%rd3745, %rd3744, %rd3659;
	add.s64 	%rd3746, %rd3745, %rd3696;
	add.s64 	%rd3747, %rd3746, %rd3657;
	add.s64 	%rd3748, %rd3747, %rd3658;
	add.s64 	%rd3749, %rd3748, %rd3743;
	cvt.u32.u64 	%r3538, %rd3749;
	shr.u64 	%rd3750, %rd3749, 26;
	add.s64 	%rd3751, %rd3665, %rd3666;
	add.s64 	%rd3752, %rd3751, %rd3664;
	add.s64 	%rd3753, %rd3752, %rd3662;
	add.s64 	%rd3754, %rd3753, %rd3663;
	add.s64 	%rd3755, %rd3754, %rd3750;
	cvt.u32.u64 	%r3539, %rd3755;
	shr.u64 	%rd3756, %rd3755, 25;
	and.b64  	%rd3757, %rd3756, 4294967295;
	mul.lo.s64 	%rd3758, %rd3757, 19;
	add.s64 	%rd3759, %rd3758, %rd3697;
	cvt.u32.u64 	%r3540, %rd3759;
	and.b32  	%r3541, %r3540, 33554432;
	shr.u64 	%rd3760, %rd3759, 26;
	cvt.u32.u64 	%r3542, %rd3760;
	add.s32 	%r3543, %r3531, %r3542;
	shl.b32 	%r3544, %r3540, 1;
	shr.u32 	%r3545, %r3541, 25;
	and.b32  	%r3546, %r3544, 67108862;
	shl.b32 	%r3548, %r3543, 1;
	or.b32  	%r3549, %r3548, %r3545;
	shr.u32 	%r3550, %r3549, 25;
	and.b32  	%r3551, %r3549, 33554431;
	shl.b32 	%r3552, %r3532, 1;
	and.b32  	%r3553, %r3552, 134217726;
	add.s32 	%r3554, %r3550, %r3553;
	shr.u32 	%r3555, %r3554, 26;
	and.b32  	%r3556, %r3554, 67108863;
	shl.b32 	%r3557, %r3533, 1;
	and.b32  	%r3558, %r3557, 67108862;
	add.s32 	%r3559, %r3555, %r3558;
	shr.u32 	%r3560, %r3559, 25;
	and.b32  	%r3561, %r3559, 33554431;
	shl.b32 	%r3562, %r3534, 1;
	and.b32  	%r3563, %r3562, 134217726;
	add.s32 	%r3564, %r3560, %r3563;
	shr.u32 	%r3565, %r3564, 26;
	and.b32  	%r3566, %r3564, 67108863;
	shl.b32 	%r3567, %r3535, 1;
	and.b32  	%r3568, %r3567, 67108862;
	add.s32 	%r3569, %r3565, %r3568;
	shr.u32 	%r3570, %r3569, 25;
	and.b32  	%r3571, %r3569, 33554431;
	shl.b32 	%r3572, %r3536, 1;
	and.b32  	%r3573, %r3572, 134217726;
	add.s32 	%r3574, %r3570, %r3573;
	shr.u32 	%r3575, %r3574, 26;
	and.b32  	%r3576, %r3574, 67108863;
	shl.b32 	%r3577, %r3537, 1;
	and.b32  	%r3578, %r3577, 67108862;
	add.s32 	%r3579, %r3575, %r3578;
	shr.u32 	%r3580, %r3579, 25;
	and.b32  	%r3581, %r3579, 33554431;
	shl.b32 	%r3582, %r3538, 1;
	and.b32  	%r3583, %r3582, 134217726;
	add.s32 	%r3584, %r3580, %r3583;
	shr.u32 	%r3585, %r3584, 26;
	and.b32  	%r3586, %r3584, 67108863;
	shl.b32 	%r3587, %r3539, 1;
	and.b32  	%r3588, %r3587, 67108862;
	add.s32 	%r3589, %r3585, %r3588;
	shr.u32 	%r3590, %r3589, 25;
	and.b32  	%r3591, %r3589, 33554431;
	add.s32 	%r3592, %r9101, %r9100;
	mul.wide.u32 	%rd3761, %r3592, %r3592;
	shl.b32 	%r3593, %r3592, 1;
	add.s32 	%r3594, %r9099, %r9098;
	mul.wide.u32 	%rd3762, %r3594, %r3593;
	add.s32 	%r3595, %r9097, %r9096;
	mul.wide.u32 	%rd3763, %r3593, %r3595;
	shl.b32 	%r3596, %r3594, 1;
	mul.wide.u32 	%rd3764, %r3596, %r3594;
	add.s32 	%r3597, %r9095, %r9094;
	mul.wide.u32 	%rd3765, %r3593, %r3597;
	mul.wide.u32 	%rd3766, %r3596, %r3595;
	add.s32 	%r3598, %r9093, %r9092;
	mul.wide.u32 	%rd3767, %r3593, %r3598;
	shl.b32 	%r3599, %r3597, 1;
	mul.wide.u32 	%rd3768, %r3596, %r3599;
	mul.wide.u32 	%rd3769, %r3595, %r3595;
	shl.b32 	%r3600, %r3595, 1;
	add.s32 	%r3601, %r9091, %r9090;
	mul.wide.u32 	%rd3770, %r3593, %r3601;
	mul.wide.u32 	%rd3771, %r3596, %r3598;
	mul.wide.u32 	%rd3772, %r3597, %r3600;
	add.s32 	%r3602, %r9089, %r9088;
	mul.wide.u32 	%rd3773, %r3593, %r3602;
	shl.b32 	%r3603, %r3601, 1;
	mul.wide.u32 	%rd3774, %r3596, %r3603;
	mul.wide.u32 	%rd3775, %r3598, %r3600;
	mul.wide.u32 	%rd3776, %r3599, %r3597;
	add.s32 	%r3604, %r9087, %r9086;
	mul.wide.u32 	%rd3777, %r3593, %r3604;
	mul.wide.u32 	%rd3778, %r3596, %r3602;
	mul.wide.u32 	%rd3779, %r3601, %r3600;
	mul.wide.u32 	%rd3780, %r3598, %r3599;
	add.s32 	%r3605, %r9085, %r9084;
	mul.wide.u32 	%rd3781, %r3593, %r3605;
	shl.b32 	%r3606, %r3604, 1;
	mul.wide.u32 	%rd3782, %r3596, %r3606;
	mul.wide.u32 	%rd3783, %r3602, %r3600;
	mul.wide.u32 	%rd3784, %r3603, %r3599;
	mul.wide.u32 	%rd3785, %r3598, %r3598;
	add.s32 	%r3607, %r9083, %r9082;
	mul.wide.u32 	%rd3786, %r3593, %r3607;
	mul.wide.u32 	%rd3787, %r3596, %r3605;
	mul.wide.u32 	%rd3788, %r3604, %r3600;
	mul.wide.u32 	%rd3789, %r3602, %r3599;
	mul.wide.u32 	%rd3790, %r3603, %r3598;
	mul.lo.s32 	%r3608, %r3602, 19;
	mul.lo.s32 	%r3609, %r3604, 38;
	mul.lo.s32 	%r3610, %r3605, 19;
	mul.lo.s32 	%r3611, %r3607, 38;
	mul.wide.u32 	%rd3791, %r3596, %r3611;
	mul.wide.u32 	%rd3792, %r3610, %r3600;
	mul.wide.u32 	%rd3793, %r3609, %r3599;
	shl.b32 	%r3612, %r3598, 1;
	mul.wide.u32 	%rd3794, %r3608, %r3612;
	mul.lo.s32 	%r3613, %r3601, 38;
	mul.wide.u32 	%rd3795, %r3613, %r3601;
	add.s64 	%rd3796, %rd3794, %rd3795;
	add.s64 	%rd3797, %rd3796, %rd3793;
	add.s64 	%rd3798, %rd3797, %rd3792;
	add.s64 	%rd3799, %rd3798, %rd3761;
	add.s64 	%rd3800, %rd3799, %rd3791;
	mul.wide.u32 	%rd3801, %r3611, %r3595;
	mul.wide.u32 	%rd3802, %r3610, %r3599;
	mul.wide.u32 	%rd3803, %r3609, %r3598;
	mul.wide.u32 	%rd3804, %r3608, %r3603;
	mul.wide.u32 	%rd3805, %r3611, %r3599;
	mul.wide.u32 	%rd3806, %r3610, %r3612;
	mul.wide.u32 	%rd3807, %r3609, %r3603;
	mul.wide.u32 	%rd3808, %r3608, %r3602;
	mul.wide.u32 	%rd3809, %r3611, %r3598;
	mul.wide.u32 	%rd3810, %r3610, %r3603;
	mul.wide.u32 	%rd3811, %r3609, %r3602;
	mul.wide.u32 	%rd3812, %r3611, %r3603;
	shl.b32 	%r3614, %r3602, 1;
	mul.wide.u32 	%rd3813, %r3610, %r3614;
	mul.wide.u32 	%rd3814, %r3609, %r3604;
	mul.wide.u32 	%rd3815, %r3611, %r3602;
	mul.wide.u32 	%rd3816, %r3610, %r3606;
	mul.wide.u32 	%rd3817, %r3611, %r3606;
	mul.wide.u32 	%rd3818, %r3610, %r3605;
	mul.wide.u32 	%rd3819, %r3611, %r3605;
	mul.wide.u32 	%rd3820, %r3611, %r3607;
	and.b64  	%rd3821, %rd3800, 67108863;
	shr.u64 	%rd3822, %rd3800, 26;
	add.s64 	%rd3823, %rd3803, %rd3804;
	add.s64 	%rd3824, %rd3823, %rd3802;
	add.s64 	%rd3825, %rd3824, %rd3801;
	add.s64 	%rd3826, %rd3825, %rd3762;
	add.s64 	%rd3827, %rd3826, %rd3822;
	cvt.u32.u64 	%r3615, %rd3827;
	and.b32  	%r3616, %r3615, 33554431;
	shr.u64 	%rd3828, %rd3827, 25;
	add.s64 	%rd3829, %rd3807, %rd3808;
	add.s64 	%rd3830, %rd3829, %rd3806;
	add.s64 	%rd3831, %rd3830, %rd3805;
	add.s64 	%rd3832, %rd3831, %rd3763;
	add.s64 	%rd3833, %rd3832, %rd3764;
	add.s64 	%rd3834, %rd3833, %rd3828;
	cvt.u32.u64 	%r3617, %rd3834;
	and.b32  	%r3618, %r3617, 67108863;
	shr.u64 	%rd3835, %rd3834, 26;
	add.s64 	%rd3836, %rd3810, %rd3811;
	add.s64 	%rd3837, %rd3836, %rd3809;
	add.s64 	%rd3838, %rd3837, %rd3765;
	add.s64 	%rd3839, %rd3838, %rd3766;
	add.s64 	%rd3840, %rd3839, %rd3835;
	cvt.u32.u64 	%r3619, %rd3840;
	and.b32  	%r3620, %r3619, 33554431;
	shr.u64 	%rd3841, %rd3840, 25;
	add.s64 	%rd3842, %rd3814, %rd3769;
	add.s64 	%rd3843, %rd3842, %rd3813;
	add.s64 	%rd3844, %rd3843, %rd3812;
	add.s64 	%rd3845, %rd3844, %rd3767;
	add.s64 	%rd3846, %rd3845, %rd3768;
	add.s64 	%rd3847, %rd3846, %rd3841;
	cvt.u32.u64 	%r3621, %rd3847;
	and.b32  	%r3622, %r3621, 67108863;
	shr.u64 	%rd3848, %rd3847, 26;
	add.s64 	%rd3849, %rd3816, %rd3772;
	add.s64 	%rd3850, %rd3849, %rd3815;
	add.s64 	%rd3851, %rd3850, %rd3770;
	add.s64 	%rd3852, %rd3851, %rd3771;
	add.s64 	%rd3853, %rd3852, %rd3848;
	cvt.u32.u64 	%r3623, %rd3853;
	and.b32  	%r3624, %r3623, 33554431;
	shr.u64 	%rd3854, %rd3853, 25;
	add.s64 	%rd3855, %rd3775, %rd3776;
	add.s64 	%rd3856, %rd3855, %rd3818;
	add.s64 	%rd3857, %rd3856, %rd3817;
	add.s64 	%rd3858, %rd3857, %rd3773;
	add.s64 	%rd3859, %rd3858, %rd3774;
	add.s64 	%rd3860, %rd3859, %rd3854;
	cvt.u32.u64 	%r3625, %rd3860;
	and.b32  	%r3626, %r3625, 67108863;
	shr.u64 	%rd3861, %rd3860, 26;
	add.s64 	%rd3862, %rd3779, %rd3780;
	add.s64 	%rd3863, %rd3862, %rd3819;
	add.s64 	%rd3864, %rd3863, %rd3777;
	add.s64 	%rd3865, %rd3864, %rd3778;
	add.s64 	%rd3866, %rd3865, %rd3861;
	cvt.u32.u64 	%r3627, %rd3866;
	and.b32  	%r3628, %r3627, 33554431;
	shr.u64 	%rd3867, %rd3866, 25;
	add.s64 	%rd3868, %rd3784, %rd3785;
	add.s64 	%rd3869, %rd3868, %rd3783;
	add.s64 	%rd3870, %rd3869, %rd3820;
	add.s64 	%rd3871, %rd3870, %rd3781;
	add.s64 	%rd3872, %rd3871, %rd3782;
	add.s64 	%rd3873, %rd3872, %rd3867;
	cvt.u32.u64 	%r3629, %rd3873;
	and.b32  	%r3630, %r3629, 67108863;
	shr.u64 	%rd3874, %rd3873, 26;
	add.s64 	%rd3875, %rd3789, %rd3790;
	add.s64 	%rd3876, %rd3875, %rd3788;
	add.s64 	%rd3877, %rd3876, %rd3786;
	add.s64 	%rd3878, %rd3877, %rd3787;
	add.s64 	%rd3879, %rd3878, %rd3874;
	cvt.u32.u64 	%r3631, %rd3879;
	and.b32  	%r3632, %r3631, 33554431;
	shr.u64 	%rd3880, %rd3879, 25;
	and.b64  	%rd3881, %rd3880, 4294967295;
	mul.lo.s64 	%rd3882, %rd3881, 19;
	add.s64 	%rd3883, %rd3882, %rd3821;
	cvt.u32.u64 	%r3633, %rd3883;
	and.b32  	%r3634, %r3633, 67108863;
	shr.u64 	%rd3884, %rd3883, 26;
	cvt.u32.u64 	%r3635, %rd3884;
	add.s32 	%r3636, %r3514, %r3479;
	add.s32 	%r3637, %r3516, %r3481;
	add.s32 	%r3638, %r3498, %r3463;
	add.s32 	%r3639, %r3500, %r3465;
	add.s32 	%r3640, %r3502, %r3467;
	add.s32 	%r3641, %r3504, %r3469;
	add.s32 	%r3642, %r3506, %r3471;
	add.s32 	%r3643, %r3508, %r3473;
	add.s32 	%r3644, %r3510, %r3475;
	add.s32 	%r3645, %r3512, %r3477;
	sub.s32 	%r3647, %r2927, %r3479;
	add.s32 	%r3648, %r3647, %r3514;
	shr.u32 	%r3649, %r3648, 26;
	and.b32  	%r3650, %r3648, 67108863;
	sub.s32 	%r3651, %r2931, %r3481;
	add.s32 	%r3652, %r3651, %r3516;
	add.s32 	%r3653, %r3652, %r3649;
	shr.u32 	%r3654, %r3653, 25;
	and.b32  	%r3655, %r3653, 33554431;
	sub.s32 	%r3657, %r2936, %r3463;
	add.s32 	%r3658, %r3657, %r3498;
	add.s32 	%r3659, %r3658, %r3654;
	shr.u32 	%r3660, %r3659, 26;
	and.b32  	%r3661, %r3659, 67108863;
	sub.s32 	%r3662, %r2931, %r3465;
	add.s32 	%r3663, %r3662, %r3500;
	add.s32 	%r3664, %r3663, %r3660;
	shr.u32 	%r3665, %r3664, 25;
	and.b32  	%r3666, %r3664, 33554431;
	sub.s32 	%r3667, %r2936, %r3467;
	add.s32 	%r3668, %r3667, %r3502;
	add.s32 	%r3669, %r3668, %r3665;
	sub.s32 	%r3670, %r2931, %r3469;
	add.s32 	%r3671, %r3670, %r3504;
	sub.s32 	%r3672, %r2936, %r3471;
	add.s32 	%r3673, %r3672, %r3506;
	sub.s32 	%r3674, %r2931, %r3473;
	add.s32 	%r3675, %r3674, %r3508;
	sub.s32 	%r3676, %r2936, %r3475;
	add.s32 	%r3677, %r3676, %r3510;
	sub.s32 	%r3678, %r2931, %r3477;
	add.s32 	%r3679, %r3678, %r3512;
	mov.u32 	%r3680, 268435380;
	sub.s32 	%r3681, %r3680, %r3636;
	add.s32 	%r3682, %r3681, %r3634;
	shr.u32 	%r3683, %r3682, 26;
	and.b32  	%r3684, %r3682, 67108863;
	add.s32 	%r3685, %r3616, %r3635;
	mov.u32 	%r3686, 134217724;
	add.s32 	%r3687, %r3685, 134217724;
	sub.s32 	%r3688, %r3687, %r3637;
	add.s32 	%r3689, %r3688, %r3683;
	shr.u32 	%r3690, %r3689, 25;
	and.b32  	%r3691, %r3689, 33554431;
	mov.u32 	%r3692, 268435452;
	sub.s32 	%r3693, %r3692, %r3638;
	add.s32 	%r3694, %r3693, %r3618;
	add.s32 	%r3695, %r3694, %r3690;
	shr.u32 	%r3696, %r3695, 26;
	and.b32  	%r3697, %r3695, 67108863;
	sub.s32 	%r3698, %r3686, %r3639;
	add.s32 	%r3699, %r3698, %r3620;
	add.s32 	%r3700, %r3699, %r3696;
	shr.u32 	%r3701, %r3700, 25;
	and.b32  	%r3702, %r3700, 33554431;
	sub.s32 	%r3703, %r3692, %r3640;
	add.s32 	%r3704, %r3703, %r3622;
	add.s32 	%r3705, %r3704, %r3701;
	shr.u32 	%r3706, %r3705, 26;
	and.b32  	%r3707, %r3705, 67108863;
	sub.s32 	%r3708, %r3686, %r3641;
	add.s32 	%r3709, %r3708, %r3624;
	add.s32 	%r3710, %r3709, %r3706;
	shr.u32 	%r3711, %r3710, 25;
	and.b32  	%r3712, %r3710, 33554431;
	sub.s32 	%r3713, %r3692, %r3642;
	add.s32 	%r3714, %r3713, %r3626;
	add.s32 	%r3715, %r3714, %r3711;
	shr.u32 	%r3716, %r3715, 26;
	and.b32  	%r3717, %r3715, 67108863;
	sub.s32 	%r3718, %r3686, %r3643;
	add.s32 	%r3719, %r3718, %r3628;
	add.s32 	%r3720, %r3719, %r3716;
	shr.u32 	%r3721, %r3720, 25;
	and.b32  	%r3722, %r3720, 33554431;
	sub.s32 	%r3723, %r3692, %r3644;
	add.s32 	%r3724, %r3723, %r3630;
	add.s32 	%r3725, %r3724, %r3721;
	shr.u32 	%r3726, %r3725, 26;
	and.b32  	%r3727, %r3725, 67108863;
	sub.s32 	%r3728, %r3686, %r3645;
	add.s32 	%r3729, %r3728, %r3632;
	add.s32 	%r3730, %r3729, %r3726;
	shr.u32 	%r3731, %r3730, 25;
	and.b32  	%r3732, %r3730, 33554431;
	mad.lo.s32 	%r3733, %r3731, 19, %r3684;
	add.s32 	%r3734, %r3546, 268435380;
	sub.s32 	%r3735, %r3734, %r3650;
	mad.lo.s32 	%r3736, %r3590, 19, %r3735;
	shr.u32 	%r3737, %r3736, 26;
	and.b32  	%r3738, %r3736, 67108863;
	add.s32 	%r3739, %r3551, 134217724;
	sub.s32 	%r3740, %r3739, %r3655;
	add.s32 	%r3741, %r3740, %r3737;
	shr.u32 	%r3742, %r3741, 25;
	and.b32  	%r3743, %r3741, 33554431;
	add.s32 	%r3744, %r3556, 268435452;
	sub.s32 	%r3745, %r3744, %r3661;
	add.s32 	%r3746, %r3745, %r3742;
	shr.u32 	%r3747, %r3746, 26;
	and.b32  	%r3748, %r3746, 67108863;
	add.s32 	%r3749, %r3561, 134217724;
	sub.s32 	%r3750, %r3749, %r3666;
	add.s32 	%r3751, %r3750, %r3747;
	shr.u32 	%r3752, %r3751, 25;
	and.b32  	%r3753, %r3751, 33554431;
	sub.s32 	%r3754, %r3692, %r3669;
	add.s32 	%r3755, %r3754, %r3566;
	add.s32 	%r3756, %r3755, %r3752;
	shr.u32 	%r3757, %r3756, 26;
	and.b32  	%r3758, %r3756, 67108863;
	sub.s32 	%r3759, %r3686, %r3671;
	add.s32 	%r3760, %r3759, %r3571;
	add.s32 	%r3761, %r3760, %r3757;
	shr.u32 	%r3762, %r3761, 25;
	and.b32  	%r3763, %r3761, 33554431;
	sub.s32 	%r3764, %r3692, %r3673;
	add.s32 	%r3765, %r3764, %r3576;
	add.s32 	%r3766, %r3765, %r3762;
	shr.u32 	%r3767, %r3766, 26;
	and.b32  	%r3768, %r3766, 67108863;
	sub.s32 	%r3769, %r3686, %r3675;
	add.s32 	%r3770, %r3769, %r3581;
	add.s32 	%r3771, %r3770, %r3767;
	shr.u32 	%r3772, %r3771, 25;
	and.b32  	%r3773, %r3771, 33554431;
	sub.s32 	%r3774, %r3692, %r3677;
	add.s32 	%r3775, %r3774, %r3586;
	add.s32 	%r3776, %r3775, %r3772;
	shr.u32 	%r3777, %r3776, 26;
	and.b32  	%r3778, %r3776, 67108863;
	sub.s32 	%r3779, %r3686, %r3679;
	add.s32 	%r3780, %r3779, %r3591;
	add.s32 	%r3781, %r3780, %r3777;
	shr.u32 	%r3782, %r3781, 25;
	and.b32  	%r3783, %r3781, 33554431;
	mad.lo.s32 	%r3784, %r3782, 19, %r3738;
	mul.wide.u32 	%rd3885, %r3784, %r3691;
	mul.wide.u32 	%rd3886, %r3743, %r3733;
	mul.wide.u32 	%rd3887, %r3784, %r3702;
	mul.wide.u32 	%rd3888, %r3743, %r3697;
	mul.wide.u32 	%rd3889, %r3748, %r3691;
	mul.wide.u32 	%rd3890, %r3753, %r3733;
	mul.wide.u32 	%rd3891, %r3784, %r3712;
	mul.wide.u32 	%rd3892, %r3743, %r3707;
	mul.wide.u32 	%rd3893, %r3748, %r3702;
	mul.wide.u32 	%rd3894, %r3753, %r3697;
	mul.wide.u32 	%rd3895, %r3758, %r3691;
	mul.wide.u32 	%rd3896, %r3763, %r3733;
	mul.wide.u32 	%rd3897, %r3784, %r3722;
	mul.wide.u32 	%rd3898, %r3743, %r3717;
	mul.wide.u32 	%rd3899, %r3748, %r3712;
	mul.wide.u32 	%rd3900, %r3753, %r3707;
	mul.wide.u32 	%rd3901, %r3758, %r3702;
	mul.wide.u32 	%rd3902, %r3763, %r3697;
	mul.wide.u32 	%rd3903, %r3768, %r3691;
	mul.wide.u32 	%rd3904, %r3773, %r3733;
	mul.wide.u32 	%rd3905, %r3784, %r3732;
	mul.wide.u32 	%rd3906, %r3743, %r3727;
	mul.wide.u32 	%rd3907, %r3748, %r3722;
	mul.wide.u32 	%rd3908, %r3753, %r3717;
	mul.wide.u32 	%rd3909, %r3758, %r3712;
	mul.wide.u32 	%rd3910, %r3763, %r3707;
	mul.wide.u32 	%rd3911, %r3768, %r3702;
	mul.wide.u32 	%rd3912, %r3773, %r3697;
	mul.wide.u32 	%rd3913, %r3778, %r3691;
	mul.wide.u32 	%rd3914, %r3783, %r3733;
	shl.b32 	%r3785, %r3741, 1;
	and.b32  	%r3786, %r3785, 67108862;
	shl.b32 	%r3787, %r3751, 1;
	and.b32  	%r3788, %r3787, 67108862;
	shl.b32 	%r3789, %r3761, 1;
	and.b32  	%r3790, %r3789, 67108862;
	shl.b32 	%r3791, %r3771, 1;
	and.b32  	%r3792, %r3791, 67108862;
	mul.wide.u32 	%rd3915, %r3784, %r3733;
	mul.wide.u32 	%rd3916, %r3784, %r3697;
	mul.wide.u32 	%rd3917, %r3786, %r3691;
	mul.wide.u32 	%rd3918, %r3748, %r3733;
	mul.wide.u32 	%rd3919, %r3784, %r3707;
	mul.wide.u32 	%rd3920, %r3786, %r3702;
	mul.wide.u32 	%rd3921, %r3748, %r3697;
	mul.wide.u32 	%rd3922, %r3788, %r3691;
	mul.wide.u32 	%rd3923, %r3758, %r3733;
	mul.wide.u32 	%rd3924, %r3784, %r3717;
	mul.wide.u32 	%rd3925, %r3786, %r3712;
	mul.wide.u32 	%rd3926, %r3748, %r3707;
	mul.wide.u32 	%rd3927, %r3788, %r3702;
	mul.wide.u32 	%rd3928, %r3758, %r3697;
	mul.wide.u32 	%rd3929, %r3790, %r3691;
	mul.wide.u32 	%rd3930, %r3768, %r3733;
	mul.wide.u32 	%rd3931, %r3784, %r3727;
	mul.wide.u32 	%rd3932, %r3786, %r3722;
	mul.wide.u32 	%rd3933, %r3748, %r3717;
	mul.wide.u32 	%rd3934, %r3788, %r3712;
	mul.wide.u32 	%rd3935, %r3758, %r3707;
	mul.wide.u32 	%rd3936, %r3790, %r3702;
	mul.wide.u32 	%rd3937, %r3768, %r3697;
	mul.wide.u32 	%rd3938, %r3792, %r3691;
	mul.wide.u32 	%rd3939, %r3778, %r3733;
	mul.lo.s32 	%r3793, %r3743, 38;
	mul.lo.s32 	%r3794, %r3748, 19;
	mul.lo.s32 	%r3795, %r3753, 19;
	mul.lo.s32 	%r3796, %r3758, 19;
	mul.lo.s32 	%r3797, %r3763, 19;
	mul.lo.s32 	%r3798, %r3768, 19;
	mul.lo.s32 	%r3799, %r3773, 19;
	mul.lo.s32 	%r3800, %r3778, 19;
	mul.lo.s32 	%r3801, %r3783, 19;
	mul.wide.u32 	%rd3940, %r3801, %r3697;
	mul.wide.u32 	%rd3941, %r3800, %r3702;
	mul.wide.u32 	%rd3942, %r3799, %r3707;
	mul.wide.u32 	%rd3943, %r3798, %r3712;
	mul.wide.u32 	%rd3944, %r3797, %r3717;
	mul.wide.u32 	%rd3945, %r3796, %r3722;
	mul.wide.u32 	%rd3946, %r3795, %r3727;
	mul.wide.u32 	%rd3947, %r3794, %r3732;
	mul.wide.u32 	%rd3948, %r3801, %r3707;
	mul.wide.u32 	%rd3949, %r3800, %r3712;
	mul.wide.u32 	%rd3950, %r3799, %r3717;
	mul.wide.u32 	%rd3951, %r3798, %r3722;
	mul.wide.u32 	%rd3952, %r3797, %r3727;
	mul.wide.u32 	%rd3953, %r3796, %r3732;
	mul.wide.u32 	%rd3954, %r3801, %r3717;
	mul.wide.u32 	%rd3955, %r3800, %r3722;
	mul.wide.u32 	%rd3956, %r3799, %r3727;
	mul.wide.u32 	%rd3957, %r3798, %r3732;
	mul.wide.u32 	%rd3958, %r3801, %r3727;
	mul.wide.u32 	%rd3959, %r3800, %r3732;
	mul.lo.s32 	%r3802, %r3753, 38;
	mul.lo.s32 	%r3803, %r3763, 38;
	mul.lo.s32 	%r3804, %r3773, 38;
	mul.lo.s32 	%r3805, %r3783, 38;
	mul.wide.u32 	%rd3960, %r3805, %r3691;
	mul.wide.u32 	%rd3961, %r3800, %r3697;
	mul.wide.u32 	%rd3962, %r3804, %r3702;
	mul.wide.u32 	%rd3963, %r3798, %r3707;
	mul.wide.u32 	%rd3964, %r3803, %r3712;
	mul.wide.u32 	%rd3965, %r3796, %r3717;
	mul.wide.u32 	%rd3966, %r3802, %r3722;
	mul.wide.u32 	%rd3967, %r3794, %r3727;
	mul.wide.u32 	%rd3968, %r3793, %r3732;
	add.s64 	%rd3969, %rd3967, %rd3968;
	add.s64 	%rd3970, %rd3969, %rd3966;
	add.s64 	%rd3971, %rd3970, %rd3965;
	add.s64 	%rd3972, %rd3971, %rd3964;
	add.s64 	%rd3973, %rd3972, %rd3963;
	add.s64 	%rd3974, %rd3973, %rd3962;
	add.s64 	%rd3975, %rd3974, %rd3961;
	add.s64 	%rd3976, %rd3975, %rd3960;
	add.s64 	%rd3977, %rd3976, %rd3915;
	mul.wide.u32 	%rd3978, %r3805, %r3702;
	mul.wide.u32 	%rd3979, %r3800, %r3707;
	mul.wide.u32 	%rd3980, %r3804, %r3712;
	mul.wide.u32 	%rd3981, %r3798, %r3717;
	mul.wide.u32 	%rd3982, %r3803, %r3722;
	mul.wide.u32 	%rd3983, %r3796, %r3727;
	mul.wide.u32 	%rd3984, %r3802, %r3732;
	mul.wide.u32 	%rd3985, %r3805, %r3712;
	mul.wide.u32 	%rd3986, %r3800, %r3717;
	mul.wide.u32 	%rd3987, %r3804, %r3722;
	mul.wide.u32 	%rd3988, %r3798, %r3727;
	mul.wide.u32 	%rd3989, %r3803, %r3732;
	mul.wide.u32 	%rd3990, %r3805, %r3722;
	mul.wide.u32 	%rd3991, %r3800, %r3727;
	mul.wide.u32 	%rd3992, %r3804, %r3732;
	mul.wide.u32 	%rd3993, %r3805, %r3732;
	and.b64  	%rd3994, %rd3977, 67108863;
	shr.u64 	%rd3995, %rd3977, 26;
	add.s64 	%rd3996, %rd3947, %rd3886;
	add.s64 	%rd3997, %rd3996, %rd3946;
	add.s64 	%rd3998, %rd3997, %rd3945;
	add.s64 	%rd3999, %rd3998, %rd3944;
	add.s64 	%rd4000, %rd3999, %rd3943;
	add.s64 	%rd4001, %rd4000, %rd3942;
	add.s64 	%rd4002, %rd4001, %rd3941;
	add.s64 	%rd4003, %rd4002, %rd3940;
	add.s64 	%rd4004, %rd4003, %rd3885;
	add.s64 	%rd4005, %rd4004, %rd3995;
	cvt.u32.u64 	%r3806, %rd4005;
	and.b32  	%r3807, %r3806, 33554431;
	shr.u64 	%rd4006, %rd4005, 25;
	add.s64 	%rd4007, %rd3918, %rd3917;
	add.s64 	%rd4008, %rd4007, %rd3984;
	add.s64 	%rd4009, %rd4008, %rd3983;
	add.s64 	%rd4010, %rd4009, %rd3982;
	add.s64 	%rd4011, %rd4010, %rd3981;
	add.s64 	%rd4012, %rd4011, %rd3980;
	add.s64 	%rd4013, %rd4012, %rd3979;
	add.s64 	%rd4014, %rd4013, %rd3978;
	add.s64 	%rd4015, %rd4014, %rd3916;
	add.s64 	%rd4016, %rd4015, %rd4006;
	cvt.u32.u64 	%r3808, %rd4016;
	and.b32  	%r3809, %r3808, 67108863;
	shr.u64 	%rd4017, %rd4016, 26;
	add.s64 	%rd4018, %rd3889, %rd3888;
	add.s64 	%rd4019, %rd4018, %rd3890;
	add.s64 	%rd4020, %rd4019, %rd3953;
	add.s64 	%rd4021, %rd4020, %rd3952;
	add.s64 	%rd4022, %rd4021, %rd3951;
	add.s64 	%rd4023, %rd4022, %rd3950;
	add.s64 	%rd4024, %rd4023, %rd3949;
	add.s64 	%rd4025, %rd4024, %rd3948;
	add.s64 	%rd4026, %rd4025, %rd3887;
	add.s64 	%rd4027, %rd4026, %rd4017;
	cvt.u32.u64 	%r3810, %rd4027;
	and.b32  	%r3811, %r3810, 33554431;
	shr.u64 	%rd4028, %rd4027, 25;
	add.s64 	%rd4029, %rd3921, %rd3920;
	add.s64 	%rd4030, %rd4029, %rd3922;
	add.s64 	%rd4031, %rd4030, %rd3923;
	add.s64 	%rd4032, %rd4031, %rd3989;
	add.s64 	%rd4033, %rd4032, %rd3988;
	add.s64 	%rd4034, %rd4033, %rd3987;
	add.s64 	%rd4035, %rd4034, %rd3986;
	add.s64 	%rd4036, %rd4035, %rd3985;
	add.s64 	%rd4037, %rd4036, %rd3919;
	add.s64 	%rd4038, %rd4037, %rd4028;
	cvt.u32.u64 	%r3812, %rd4038;
	and.b32  	%r3813, %r3812, 67108863;
	shr.u64 	%rd4039, %rd4038, 26;
	add.s64 	%rd4040, %rd3893, %rd3892;
	add.s64 	%rd4041, %rd4040, %rd3894;
	add.s64 	%rd4042, %rd4041, %rd3895;
	add.s64 	%rd4043, %rd4042, %rd3896;
	add.s64 	%rd4044, %rd4043, %rd3957;
	add.s64 	%rd4045, %rd4044, %rd3956;
	add.s64 	%rd4046, %rd4045, %rd3955;
	add.s64 	%rd4047, %rd4046, %rd3954;
	add.s64 	%rd4048, %rd4047, %rd3891;
	add.s64 	%rd4049, %rd4048, %rd4039;
	cvt.u32.u64 	%r3814, %rd4049;
	and.b32  	%r3815, %r3814, 33554431;
	shr.u64 	%rd4050, %rd4049, 25;
	add.s64 	%rd4051, %rd3926, %rd3925;
	add.s64 	%rd4052, %rd4051, %rd3927;
	add.s64 	%rd4053, %rd4052, %rd3928;
	add.s64 	%rd4054, %rd4053, %rd3929;
	add.s64 	%rd4055, %rd4054, %rd3930;
	add.s64 	%rd4056, %rd4055, %rd3992;
	add.s64 	%rd4057, %rd4056, %rd3991;
	add.s64 	%rd4058, %rd4057, %rd3990;
	add.s64 	%rd4059, %rd4058, %rd3924;
	add.s64 	%rd4060, %rd4059, %rd4050;
	cvt.u32.u64 	%r3816, %rd4060;
	and.b32  	%r3817, %r3816, 67108863;
	shr.u64 	%rd4061, %rd4060, 26;
	add.s64 	%rd4062, %rd3899, %rd3898;
	add.s64 	%rd4063, %rd4062, %rd3900;
	add.s64 	%rd4064, %rd4063, %rd3901;
	add.s64 	%rd4065, %rd4064, %rd3902;
	add.s64 	%rd4066, %rd4065, %rd3903;
	add.s64 	%rd4067, %rd4066, %rd3904;
	add.s64 	%rd4068, %rd4067, %rd3959;
	add.s64 	%rd4069, %rd4068, %rd3958;
	add.s64 	%rd4070, %rd4069, %rd3897;
	add.s64 	%rd4071, %rd4070, %rd4061;
	cvt.u32.u64 	%r3818, %rd4071;
	and.b32  	%r3819, %r3818, 33554431;
	shr.u64 	%rd4072, %rd4071, 25;
	add.s64 	%rd4073, %rd3933, %rd3932;
	add.s64 	%rd4074, %rd4073, %rd3934;
	add.s64 	%rd4075, %rd4074, %rd3935;
	add.s64 	%rd4076, %rd4075, %rd3936;
	add.s64 	%rd4077, %rd4076, %rd3937;
	add.s64 	%rd4078, %rd4077, %rd3938;
	add.s64 	%rd4079, %rd4078, %rd3939;
	add.s64 	%rd4080, %rd4079, %rd3993;
	add.s64 	%rd4081, %rd4080, %rd3931;
	add.s64 	%rd4082, %rd4081, %rd4072;
	cvt.u32.u64 	%r3820, %rd4082;
	and.b32  	%r3821, %r3820, 67108863;
	shr.u64 	%rd4083, %rd4082, 26;
	add.s64 	%rd4084, %rd3907, %rd3906;
	add.s64 	%rd4085, %rd4084, %rd3908;
	add.s64 	%rd4086, %rd4085, %rd3909;
	add.s64 	%rd4087, %rd4086, %rd3910;
	add.s64 	%rd4088, %rd4087, %rd3911;
	add.s64 	%rd4089, %rd4088, %rd3912;
	add.s64 	%rd4090, %rd4089, %rd3913;
	add.s64 	%rd4091, %rd4090, %rd3914;
	add.s64 	%rd4092, %rd4091, %rd3905;
	add.s64 	%rd4093, %rd4092, %rd4083;
	cvt.u32.u64 	%r3822, %rd4093;
	and.b32  	%r3823, %r3822, 33554431;
	shr.u64 	%rd4094, %rd4093, 25;
	and.b64  	%rd4095, %rd4094, 4294967295;
	mul.lo.s64 	%rd4096, %rd4095, 19;
	add.s64 	%rd4097, %rd4096, %rd3994;
	cvt.u32.u64 	%r3824, %rd4097;
	and.b32  	%r3825, %r3824, 67108863;
	shr.u64 	%rd4098, %rd4097, 26;
	cvt.u32.u64 	%r3826, %rd4098;
	add.s32 	%r3827, %r3807, %r3826;
	mul.wide.u32 	%rd4099, %r3650, %r3637;
	mul.wide.u32 	%rd4100, %r3655, %r3636;
	mul.wide.u32 	%rd4101, %r3650, %r3639;
	mul.wide.u32 	%rd4102, %r3655, %r3638;
	mul.wide.u32 	%rd4103, %r3661, %r3637;
	mul.wide.u32 	%rd4104, %r3666, %r3636;
	mul.wide.u32 	%rd4105, %r3650, %r3641;
	mul.wide.u32 	%rd4106, %r3655, %r3640;
	mul.wide.u32 	%rd4107, %r3661, %r3639;
	mul.wide.u32 	%rd4108, %r3666, %r3638;
	mul.wide.u32 	%rd4109, %r3669, %r3637;
	mul.wide.u32 	%rd4110, %r3636, %r3671;
	mul.wide.u32 	%rd4111, %r3650, %r3643;
	mul.wide.u32 	%rd4112, %r3655, %r3642;
	mul.wide.u32 	%rd4113, %r3661, %r3641;
	mul.wide.u32 	%rd4114, %r3666, %r3640;
	mul.wide.u32 	%rd4115, %r3669, %r3639;
	mul.wide.u32 	%rd4116, %r3671, %r3638;
	mul.wide.u32 	%rd4117, %r3637, %r3673;
	mul.wide.u32 	%rd4118, %r3636, %r3675;
	mul.wide.u32 	%rd4119, %r3650, %r3645;
	mul.wide.u32 	%rd4120, %r3655, %r3644;
	mul.wide.u32 	%rd4121, %r3661, %r3643;
	mul.wide.u32 	%rd4122, %r3666, %r3642;
	mul.wide.u32 	%rd4123, %r3669, %r3641;
	mul.wide.u32 	%rd4124, %r3671, %r3640;
	mul.wide.u32 	%rd4125, %r3673, %r3639;
	mul.wide.u32 	%rd4126, %r3675, %r3638;
	mul.wide.u32 	%rd4127, %r3637, %r3677;
	mul.wide.u32 	%rd4128, %r3636, %r3679;
	shl.b32 	%r3828, %r3653, 1;
	and.b32  	%r3829, %r3828, 67108862;
	shl.b32 	%r3830, %r3664, 1;
	and.b32  	%r3831, %r3830, 67108862;
	shl.b32 	%r3832, %r3671, 1;
	shl.b32 	%r3833, %r3675, 1;
	mul.wide.u32 	%rd4129, %r3650, %r3636;
	mul.wide.u32 	%rd4130, %r3650, %r3638;
	mul.wide.u32 	%rd4131, %r3829, %r3637;
	mul.wide.u32 	%rd4132, %r3661, %r3636;
	mul.wide.u32 	%rd4133, %r3650, %r3640;
	mul.wide.u32 	%rd4134, %r3829, %r3639;
	mul.wide.u32 	%rd4135, %r3661, %r3638;
	mul.wide.u32 	%rd4136, %r3831, %r3637;
	mul.wide.u32 	%rd4137, %r3669, %r3636;
	mul.wide.u32 	%rd4138, %r3650, %r3642;
	mul.wide.u32 	%rd4139, %r3829, %r3641;
	mul.wide.u32 	%rd4140, %r3661, %r3640;
	mul.wide.u32 	%rd4141, %r3831, %r3639;
	mul.wide.u32 	%rd4142, %r3669, %r3638;
	mul.wide.u32 	%rd4143, %r3637, %r3832;
	mul.wide.u32 	%rd4144, %r3636, %r3673;
	mul.wide.u32 	%rd4145, %r3650, %r3644;
	mul.wide.u32 	%rd4146, %r3829, %r3643;
	mul.wide.u32 	%rd4147, %r3661, %r3642;
	mul.wide.u32 	%rd4148, %r3831, %r3641;
	mul.wide.u32 	%rd4149, %r3669, %r3640;
	mul.wide.u32 	%rd4150, %r3832, %r3639;
	mul.wide.u32 	%rd4151, %r3673, %r3638;
	mul.wide.u32 	%rd4152, %r3637, %r3833;
	mul.wide.u32 	%rd4153, %r3636, %r3677;
	mul.lo.s32 	%r3834, %r3655, 38;
	mul.lo.s32 	%r3835, %r3661, 19;
	mul.lo.s32 	%r3836, %r3666, 19;
	mul.lo.s32 	%r3837, %r3669, 19;
	mul.lo.s32 	%r3838, %r3671, 19;
	mul.lo.s32 	%r3839, %r3673, 19;
	mul.lo.s32 	%r3840, %r3675, 19;
	mul.lo.s32 	%r3841, %r3677, 19;
	mul.lo.s32 	%r3842, %r3679, 19;
	mul.wide.u32 	%rd4154, %r3842, %r3638;
	mul.wide.u32 	%rd4155, %r3841, %r3639;
	mul.wide.u32 	%rd4156, %r3840, %r3640;
	mul.wide.u32 	%rd4157, %r3839, %r3641;
	mul.wide.u32 	%rd4158, %r3642, %r3838;
	mul.wide.u32 	%rd4159, %r3837, %r3643;
	mul.wide.u32 	%rd4160, %r3836, %r3644;
	mul.wide.u32 	%rd4161, %r3835, %r3645;
	mul.wide.u32 	%rd4162, %r3842, %r3640;
	mul.wide.u32 	%rd4163, %r3841, %r3641;
	mul.wide.u32 	%rd4164, %r3840, %r3642;
	mul.wide.u32 	%rd4165, %r3643, %r3839;
	mul.wide.u32 	%rd4166, %r3644, %r3838;
	mul.wide.u32 	%rd4167, %r3837, %r3645;
	mul.wide.u32 	%rd4168, %r3842, %r3642;
	mul.wide.u32 	%rd4169, %r3841, %r3643;
	mul.wide.u32 	%rd4170, %r3644, %r3840;
	mul.wide.u32 	%rd4171, %r3645, %r3839;
	mul.wide.u32 	%rd4172, %r3842, %r3644;
	mul.wide.u32 	%rd4173, %r3645, %r3841;
	mul.lo.s32 	%r3843, %r3666, 38;
	mul.lo.s32 	%r3844, %r3671, 38;
	mul.lo.s32 	%r3845, %r3675, 38;
	mul.lo.s32 	%r3846, %r3679, 38;
	mul.wide.u32 	%rd4174, %r3637, %r3846;
	mul.wide.u32 	%rd4175, %r3841, %r3638;
	mul.wide.u32 	%rd4176, %r3845, %r3639;
	mul.wide.u32 	%rd4177, %r3839, %r3640;
	mul.wide.u32 	%rd4178, %r3844, %r3641;
	mul.wide.u32 	%rd4179, %r3837, %r3642;
	mul.wide.u32 	%rd4180, %r3843, %r3643;
	mul.wide.u32 	%rd4181, %r3835, %r3644;
	mul.wide.u32 	%rd4182, %r3834, %r3645;
	add.s64 	%rd4183, %rd4177, %rd4178;
	add.s64 	%rd4184, %rd4183, %rd4176;
	add.s64 	%rd4185, %rd4184, %rd4175;
	add.s64 	%rd4186, %rd4185, %rd4174;
	add.s64 	%rd4187, %rd4186, %rd4129;
	add.s64 	%rd4188, %rd4187, %rd4182;
	add.s64 	%rd4189, %rd4188, %rd4181;
	add.s64 	%rd4190, %rd4189, %rd4180;
	add.s64 	%rd4191, %rd4190, %rd4179;
	mul.wide.u32 	%rd4192, %r3846, %r3639;
	mul.wide.u32 	%rd4193, %r3841, %r3640;
	mul.wide.u32 	%rd4194, %r3845, %r3641;
	mul.wide.u32 	%rd4195, %r3839, %r3642;
	mul.wide.u32 	%rd4196, %r3643, %r3844;
	mul.wide.u32 	%rd4197, %r3837, %r3644;
	mul.wide.u32 	%rd4198, %r3843, %r3645;
	mul.wide.u32 	%rd4199, %r3846, %r3641;
	mul.wide.u32 	%rd4200, %r3841, %r3642;
	mul.wide.u32 	%rd4201, %r3845, %r3643;
	mul.wide.u32 	%rd4202, %r3644, %r3839;
	mul.wide.u32 	%rd4203, %r3645, %r3844;
	mul.wide.u32 	%rd4204, %r3846, %r3643;
	mul.wide.u32 	%rd4205, %r3841, %r3644;
	mul.wide.u32 	%rd4206, %r3645, %r3845;
	mul.wide.u32 	%rd4207, %r3846, %r3645;
	and.b64  	%rd4208, %rd4191, 67108863;
	shr.u64 	%rd4209, %rd4191, 26;
	add.s64 	%rd4210, %rd4157, %rd4158;
	add.s64 	%rd4211, %rd4210, %rd4156;
	add.s64 	%rd4212, %rd4211, %rd4155;
	add.s64 	%rd4213, %rd4212, %rd4154;
	add.s64 	%rd4214, %rd4213, %rd4099;
	add.s64 	%rd4215, %rd4214, %rd4100;
	add.s64 	%rd4216, %rd4215, %rd4161;
	add.s64 	%rd4217, %rd4216, %rd4160;
	add.s64 	%rd4218, %rd4217, %rd4159;
	add.s64 	%rd4219, %rd4218, %rd4209;
	cvt.u32.u64 	%r3847, %rd4219;
	and.b32  	%r3848, %r3847, 33554431;
	shr.u64 	%rd4220, %rd4219, 25;
	add.s64 	%rd4221, %rd4196, %rd4195;
	add.s64 	%rd4222, %rd4221, %rd4194;
	add.s64 	%rd4223, %rd4222, %rd4193;
	add.s64 	%rd4224, %rd4223, %rd4192;
	add.s64 	%rd4225, %rd4224, %rd4130;
	add.s64 	%rd4226, %rd4225, %rd4131;
	add.s64 	%rd4227, %rd4226, %rd4132;
	add.s64 	%rd4228, %rd4227, %rd4198;
	add.s64 	%rd4229, %rd4228, %rd4197;
	add.s64 	%rd4230, %rd4229, %rd4220;
	cvt.u32.u64 	%r3849, %rd4230;
	and.b32  	%r3850, %r3849, 67108863;
	shr.u64 	%rd4231, %rd4230, 26;
	add.s64 	%rd4232, %rd4164, %rd4165;
	add.s64 	%rd4233, %rd4232, %rd4166;
	add.s64 	%rd4234, %rd4233, %rd4163;
	add.s64 	%rd4235, %rd4234, %rd4162;
	add.s64 	%rd4236, %rd4235, %rd4101;
	add.s64 	%rd4237, %rd4236, %rd4102;
	add.s64 	%rd4238, %rd4237, %rd4103;
	add.s64 	%rd4239, %rd4238, %rd4104;
	add.s64 	%rd4240, %rd4239, %rd4167;
	add.s64 	%rd4241, %rd4240, %rd4231;
	cvt.u32.u64 	%r3851, %rd4241;
	and.b32  	%r3852, %r3851, 33554431;
	shr.u64 	%rd4242, %rd4241, 25;
	add.s64 	%rd4243, %rd4202, %rd4201;
	add.s64 	%rd4244, %rd4243, %rd4200;
	add.s64 	%rd4245, %rd4244, %rd4203;
	add.s64 	%rd4246, %rd4245, %rd4199;
	add.s64 	%rd4247, %rd4246, %rd4133;
	add.s64 	%rd4248, %rd4247, %rd4134;
	add.s64 	%rd4249, %rd4248, %rd4135;
	add.s64 	%rd4250, %rd4249, %rd4136;
	add.s64 	%rd4251, %rd4250, %rd4137;
	add.s64 	%rd4252, %rd4251, %rd4242;
	cvt.u32.u64 	%r3853, %rd4252;
	and.b32  	%r3854, %r3853, 67108863;
	shr.u64 	%rd4253, %rd4252, 26;
	add.s64 	%rd4254, %rd4169, %rd4170;
	add.s64 	%rd4255, %rd4254, %rd4171;
	add.s64 	%rd4256, %rd4255, %rd4168;
	add.s64 	%rd4257, %rd4256, %rd4110;
	add.s64 	%rd4258, %rd4257, %rd4105;
	add.s64 	%rd4259, %rd4258, %rd4106;
	add.s64 	%rd4260, %rd4259, %rd4107;
	add.s64 	%rd4261, %rd4260, %rd4108;
	add.s64 	%rd4262, %rd4261, %rd4109;
	add.s64 	%rd4263, %rd4262, %rd4253;
	cvt.u32.u64 	%r3855, %rd4263;
	and.b32  	%r3856, %r3855, 33554431;
	shr.u64 	%rd4264, %rd4263, 25;
	add.s64 	%rd4265, %rd4206, %rd4205;
	add.s64 	%rd4266, %rd4265, %rd4204;
	add.s64 	%rd4267, %rd4266, %rd4144;
	add.s64 	%rd4268, %rd4267, %rd4143;
	add.s64 	%rd4269, %rd4268, %rd4138;
	add.s64 	%rd4270, %rd4269, %rd4139;
	add.s64 	%rd4271, %rd4270, %rd4140;
	add.s64 	%rd4272, %rd4271, %rd4141;
	add.s64 	%rd4273, %rd4272, %rd4142;
	add.s64 	%rd4274, %rd4273, %rd4264;
	cvt.u32.u64 	%r3857, %rd4274;
	and.b32  	%r3858, %r3857, 67108863;
	shr.u64 	%rd4275, %rd4274, 26;
	add.s64 	%rd4276, %rd4173, %rd4116;
	add.s64 	%rd4277, %rd4276, %rd4172;
	add.s64 	%rd4278, %rd4277, %rd4118;
	add.s64 	%rd4279, %rd4278, %rd4117;
	add.s64 	%rd4280, %rd4279, %rd4111;
	add.s64 	%rd4281, %rd4280, %rd4112;
	add.s64 	%rd4282, %rd4281, %rd4113;
	add.s64 	%rd4283, %rd4282, %rd4114;
	add.s64 	%rd4284, %rd4283, %rd4115;
	add.s64 	%rd4285, %rd4284, %rd4275;
	cvt.u32.u64 	%r3859, %rd4285;
	and.b32  	%r3860, %r3859, 33554431;
	shr.u64 	%rd4286, %rd4285, 25;
	add.s64 	%rd4287, %rd4151, %rd4150;
	add.s64 	%rd4288, %rd4287, %rd4207;
	add.s64 	%rd4289, %rd4288, %rd4153;
	add.s64 	%rd4290, %rd4289, %rd4152;
	add.s64 	%rd4291, %rd4290, %rd4145;
	add.s64 	%rd4292, %rd4291, %rd4146;
	add.s64 	%rd4293, %rd4292, %rd4147;
	add.s64 	%rd4294, %rd4293, %rd4148;
	add.s64 	%rd4295, %rd4294, %rd4149;
	add.s64 	%rd4296, %rd4295, %rd4286;
	cvt.u32.u64 	%r3861, %rd4296;
	and.b32  	%r3862, %r3861, 67108863;
	shr.u64 	%rd4297, %rd4296, 26;
	add.s64 	%rd4298, %rd4125, %rd4124;
	add.s64 	%rd4299, %rd4298, %rd4126;
	add.s64 	%rd4300, %rd4299, %rd4128;
	add.s64 	%rd4301, %rd4300, %rd4127;
	add.s64 	%rd4302, %rd4301, %rd4119;
	add.s64 	%rd4303, %rd4302, %rd4120;
	add.s64 	%rd4304, %rd4303, %rd4121;
	add.s64 	%rd4305, %rd4304, %rd4122;
	add.s64 	%rd4306, %rd4305, %rd4123;
	add.s64 	%rd4307, %rd4306, %rd4297;
	cvt.u32.u64 	%r3863, %rd4307;
	and.b32  	%r3864, %r3863, 33554431;
	shr.u64 	%rd4308, %rd4307, 25;
	and.b64  	%rd4309, %rd4308, 4294967295;
	mul.lo.s64 	%rd4310, %rd4309, 19;
	add.s64 	%rd4311, %rd4310, %rd4208;
	cvt.u32.u64 	%r3865, %rd4311;
	and.b32  	%r3866, %r3865, 67108863;
	shr.u64 	%rd4312, %rd4311, 26;
	cvt.u32.u64 	%r3867, %rd4312;
	add.s32 	%r3868, %r3848, %r3867;
	mul.wide.u32 	%rd4313, %r3784, %r3655;
	mul.wide.u32 	%rd4314, %r3743, %r3650;
	mul.wide.u32 	%rd4315, %r3784, %r3666;
	mul.wide.u32 	%rd4316, %r3743, %r3661;
	mul.wide.u32 	%rd4317, %r3748, %r3655;
	mul.wide.u32 	%rd4318, %r3753, %r3650;
	mul.wide.u32 	%rd4319, %r3784, %r3671;
	mul.wide.u32 	%rd4320, %r3743, %r3669;
	mul.wide.u32 	%rd4321, %r3748, %r3666;
	mul.wide.u32 	%rd4322, %r3753, %r3661;
	mul.wide.u32 	%rd4323, %r3758, %r3655;
	mul.wide.u32 	%rd4324, %r3763, %r3650;
	mul.wide.u32 	%rd4325, %r3784, %r3675;
	mul.wide.u32 	%rd4326, %r3743, %r3673;
	mul.wide.u32 	%rd4327, %r3748, %r3671;
	mul.wide.u32 	%rd4328, %r3753, %r3669;
	mul.wide.u32 	%rd4329, %r3758, %r3666;
	mul.wide.u32 	%rd4330, %r3763, %r3661;
	mul.wide.u32 	%rd4331, %r3768, %r3655;
	mul.wide.u32 	%rd4332, %r3773, %r3650;
	mul.wide.u32 	%rd4333, %r3784, %r3679;
	mul.wide.u32 	%rd4334, %r3743, %r3677;
	mul.wide.u32 	%rd4335, %r3748, %r3675;
	mul.wide.u32 	%rd4336, %r3753, %r3673;
	mul.wide.u32 	%rd4337, %r3758, %r3671;
	mul.wide.u32 	%rd4338, %r3763, %r3669;
	mul.wide.u32 	%rd4339, %r3768, %r3666;
	mul.wide.u32 	%rd4340, %r3773, %r3661;
	mul.wide.u32 	%rd4341, %r3778, %r3655;
	mul.wide.u32 	%rd4342, %r3783, %r3650;
	mul.wide.u32 	%rd4343, %r3784, %r3650;
	mul.wide.u32 	%rd4344, %r3784, %r3661;
	mul.wide.u32 	%rd4345, %r3786, %r3655;
	mul.wide.u32 	%rd4346, %r3748, %r3650;
	mul.wide.u32 	%rd4347, %r3784, %r3669;
	mul.wide.u32 	%rd4348, %r3786, %r3666;
	mul.wide.u32 	%rd4349, %r3748, %r3661;
	mul.wide.u32 	%rd4350, %r3788, %r3655;
	mul.wide.u32 	%rd4351, %r3758, %r3650;
	mul.wide.u32 	%rd4352, %r3784, %r3673;
	mul.wide.u32 	%rd4353, %r3786, %r3671;
	mul.wide.u32 	%rd4354, %r3748, %r3669;
	mul.wide.u32 	%rd4355, %r3788, %r3666;
	mul.wide.u32 	%rd4356, %r3758, %r3661;
	mul.wide.u32 	%rd4357, %r3790, %r3655;
	mul.wide.u32 	%rd4358, %r3768, %r3650;
	mul.wide.u32 	%rd4359, %r3784, %r3677;
	mul.wide.u32 	%rd4360, %r3786, %r3675;
	mul.wide.u32 	%rd4361, %r3748, %r3673;
	mul.wide.u32 	%rd4362, %r3788, %r3671;
	mul.wide.u32 	%rd4363, %r3758, %r3669;
	mul.wide.u32 	%rd4364, %r3790, %r3666;
	mul.wide.u32 	%rd4365, %r3768, %r3661;
	mul.wide.u32 	%rd4366, %r3792, %r3655;
	mul.wide.u32 	%rd4367, %r3778, %r3650;
	mul.wide.u32 	%rd4368, %r3801, %r3661;
	mul.wide.u32 	%rd4369, %r3800, %r3666;
	mul.wide.u32 	%rd4370, %r3799, %r3669;
	mul.wide.u32 	%rd4371, %r3798, %r3671;
	mul.wide.u32 	%rd4372, %r3797, %r3673;
	mul.wide.u32 	%rd4373, %r3796, %r3675;
	mul.wide.u32 	%rd4374, %r3795, %r3677;
	mul.wide.u32 	%rd4375, %r3794, %r3679;
	mul.wide.u32 	%rd4376, %r3801, %r3669;
	mul.wide.u32 	%rd4377, %r3800, %r3671;
	mul.wide.u32 	%rd4378, %r3799, %r3673;
	mul.wide.u32 	%rd4379, %r3798, %r3675;
	mul.wide.u32 	%rd4380, %r3797, %r3677;
	mul.wide.u32 	%rd4381, %r3796, %r3679;
	mul.wide.u32 	%rd4382, %r3801, %r3673;
	mul.wide.u32 	%rd4383, %r3800, %r3675;
	mul.wide.u32 	%rd4384, %r3799, %r3677;
	mul.wide.u32 	%rd4385, %r3798, %r3679;
	mul.wide.u32 	%rd4386, %r3801, %r3677;
	mul.wide.u32 	%rd4387, %r3800, %r3679;
	mul.wide.u32 	%rd4388, %r3805, %r3655;
	mul.wide.u32 	%rd4389, %r3800, %r3661;
	mul.wide.u32 	%rd4390, %r3804, %r3666;
	mul.wide.u32 	%rd4391, %r3798, %r3669;
	mul.wide.u32 	%rd4392, %r3803, %r3671;
	mul.wide.u32 	%rd4393, %r3796, %r3673;
	mul.wide.u32 	%rd4394, %r3802, %r3675;
	mul.wide.u32 	%rd4395, %r3794, %r3677;
	mul.wide.u32 	%rd4396, %r3793, %r3679;
	add.s64 	%rd4397, %rd4395, %rd4396;
	add.s64 	%rd4398, %rd4397, %rd4394;
	add.s64 	%rd4399, %rd4398, %rd4393;
	add.s64 	%rd4400, %rd4399, %rd4392;
	add.s64 	%rd4401, %rd4400, %rd4391;
	add.s64 	%rd4402, %rd4401, %rd4390;
	add.s64 	%rd4403, %rd4402, %rd4389;
	add.s64 	%rd4404, %rd4403, %rd4388;
	add.s64 	%rd4405, %rd4404, %rd4343;
	mul.wide.u32 	%rd4406, %r3805, %r3666;
	mul.wide.u32 	%rd4407, %r3800, %r3669;
	mul.wide.u32 	%rd4408, %r3804, %r3671;
	mul.wide.u32 	%rd4409, %r3798, %r3673;
	mul.wide.u32 	%rd4410, %r3803, %r3675;
	mul.wide.u32 	%rd4411, %r3796, %r3677;
	mul.wide.u32 	%rd4412, %r3802, %r3679;
	mul.wide.u32 	%rd4413, %r3805, %r3671;
	mul.wide.u32 	%rd4414, %r3800, %r3673;
	mul.wide.u32 	%rd4415, %r3804, %r3675;
	mul.wide.u32 	%rd4416, %r3798, %r3677;
	mul.wide.u32 	%rd4417, %r3803, %r3679;
	mul.wide.u32 	%rd4418, %r3805, %r3675;
	mul.wide.u32 	%rd4419, %r3800, %r3677;
	mul.wide.u32 	%rd4420, %r3804, %r3679;
	mul.wide.u32 	%rd4421, %r3805, %r3679;
	and.b64  	%rd4422, %rd4405, 67108863;
	shr.u64 	%rd4423, %rd4405, 26;
	add.s64 	%rd4424, %rd4375, %rd4314;
	add.s64 	%rd4425, %rd4424, %rd4374;
	add.s64 	%rd4426, %rd4425, %rd4373;
	add.s64 	%rd4427, %rd4426, %rd4372;
	add.s64 	%rd4428, %rd4427, %rd4371;
	add.s64 	%rd4429, %rd4428, %rd4370;
	add.s64 	%rd4430, %rd4429, %rd4369;
	add.s64 	%rd4431, %rd4430, %rd4368;
	add.s64 	%rd4432, %rd4431, %rd4313;
	add.s64 	%rd4433, %rd4432, %rd4423;
	cvt.u32.u64 	%r3869, %rd4433;
	and.b32  	%r3870, %r3869, 33554431;
	shr.u64 	%rd4434, %rd4433, 25;
	add.s64 	%rd4435, %rd4346, %rd4345;
	add.s64 	%rd4436, %rd4435, %rd4412;
	add.s64 	%rd4437, %rd4436, %rd4411;
	add.s64 	%rd4438, %rd4437, %rd4410;
	add.s64 	%rd4439, %rd4438, %rd4409;
	add.s64 	%rd4440, %rd4439, %rd4408;
	add.s64 	%rd4441, %rd4440, %rd4407;
	add.s64 	%rd4442, %rd4441, %rd4406;
	add.s64 	%rd4443, %rd4442, %rd4344;
	add.s64 	%rd4444, %rd4443, %rd4434;
	cvt.u32.u64 	%r3871, %rd4444;
	and.b32  	%r3872, %r3871, 67108863;
	shr.u64 	%rd4445, %rd4444, 26;
	add.s64 	%rd4446, %rd4317, %rd4316;
	add.s64 	%rd4447, %rd4446, %rd4318;
	add.s64 	%rd4448, %rd4447, %rd4381;
	add.s64 	%rd4449, %rd4448, %rd4380;
	add.s64 	%rd4450, %rd4449, %rd4379;
	add.s64 	%rd4451, %rd4450, %rd4378;
	add.s64 	%rd4452, %rd4451, %rd4377;
	add.s64 	%rd4453, %rd4452, %rd4376;
	add.s64 	%rd4454, %rd4453, %rd4315;
	add.s64 	%rd4455, %rd4454, %rd4445;
	cvt.u32.u64 	%r3873, %rd4455;
	and.b32  	%r3874, %r3873, 33554431;
	shr.u64 	%rd4456, %rd4455, 25;
	add.s64 	%rd4457, %rd4349, %rd4348;
	add.s64 	%rd4458, %rd4457, %rd4350;
	add.s64 	%rd4459, %rd4458, %rd4351;
	add.s64 	%rd4460, %rd4459, %rd4417;
	add.s64 	%rd4461, %rd4460, %rd4416;
	add.s64 	%rd4462, %rd4461, %rd4415;
	add.s64 	%rd4463, %rd4462, %rd4414;
	add.s64 	%rd4464, %rd4463, %rd4413;
	add.s64 	%rd4465, %rd4464, %rd4347;
	add.s64 	%rd4466, %rd4465, %rd4456;
	cvt.u32.u64 	%r3875, %rd4466;
	and.b32  	%r3876, %r3875, 67108863;
	shr.u64 	%rd4467, %rd4466, 26;
	add.s64 	%rd4468, %rd4321, %rd4320;
	add.s64 	%rd4469, %rd4468, %rd4322;
	add.s64 	%rd4470, %rd4469, %rd4323;
	add.s64 	%rd4471, %rd4470, %rd4324;
	add.s64 	%rd4472, %rd4471, %rd4385;
	add.s64 	%rd4473, %rd4472, %rd4384;
	add.s64 	%rd4474, %rd4473, %rd4383;
	add.s64 	%rd4475, %rd4474, %rd4382;
	add.s64 	%rd4476, %rd4475, %rd4319;
	add.s64 	%rd4477, %rd4476, %rd4467;
	cvt.u32.u64 	%r3877, %rd4477;
	and.b32  	%r3878, %r3877, 33554431;
	shr.u64 	%rd4478, %rd4477, 25;
	add.s64 	%rd4479, %rd4354, %rd4353;
	add.s64 	%rd4480, %rd4479, %rd4355;
	add.s64 	%rd4481, %rd4480, %rd4356;
	add.s64 	%rd4482, %rd4481, %rd4357;
	add.s64 	%rd4483, %rd4482, %rd4358;
	add.s64 	%rd4484, %rd4483, %rd4420;
	add.s64 	%rd4485, %rd4484, %rd4419;
	add.s64 	%rd4486, %rd4485, %rd4418;
	add.s64 	%rd4487, %rd4486, %rd4352;
	add.s64 	%rd4488, %rd4487, %rd4478;
	cvt.u32.u64 	%r3879, %rd4488;
	and.b32  	%r3880, %r3879, 67108863;
	shr.u64 	%rd4489, %rd4488, 26;
	add.s64 	%rd4490, %rd4327, %rd4326;
	add.s64 	%rd4491, %rd4490, %rd4328;
	add.s64 	%rd4492, %rd4491, %rd4329;
	add.s64 	%rd4493, %rd4492, %rd4330;
	add.s64 	%rd4494, %rd4493, %rd4331;
	add.s64 	%rd4495, %rd4494, %rd4332;
	add.s64 	%rd4496, %rd4495, %rd4387;
	add.s64 	%rd4497, %rd4496, %rd4386;
	add.s64 	%rd4498, %rd4497, %rd4325;
	add.s64 	%rd4499, %rd4498, %rd4489;
	cvt.u32.u64 	%r3881, %rd4499;
	and.b32  	%r3882, %r3881, 33554431;
	shr.u64 	%rd4500, %rd4499, 25;
	add.s64 	%rd4501, %rd4361, %rd4360;
	add.s64 	%rd4502, %rd4501, %rd4362;
	add.s64 	%rd4503, %rd4502, %rd4363;
	add.s64 	%rd4504, %rd4503, %rd4364;
	add.s64 	%rd4505, %rd4504, %rd4365;
	add.s64 	%rd4506, %rd4505, %rd4366;
	add.s64 	%rd4507, %rd4506, %rd4367;
	add.s64 	%rd4508, %rd4507, %rd4421;
	add.s64 	%rd4509, %rd4508, %rd4359;
	add.s64 	%rd4510, %rd4509, %rd4500;
	cvt.u32.u64 	%r3883, %rd4510;
	and.b32  	%r3884, %r3883, 67108863;
	shr.u64 	%rd4511, %rd4510, 26;
	add.s64 	%rd4512, %rd4335, %rd4334;
	add.s64 	%rd4513, %rd4512, %rd4336;
	add.s64 	%rd4514, %rd4513, %rd4337;
	add.s64 	%rd4515, %rd4514, %rd4338;
	add.s64 	%rd4516, %rd4515, %rd4339;
	add.s64 	%rd4517, %rd4516, %rd4340;
	add.s64 	%rd4518, %rd4517, %rd4341;
	add.s64 	%rd4519, %rd4518, %rd4342;
	add.s64 	%rd4520, %rd4519, %rd4333;
	add.s64 	%rd4521, %rd4520, %rd4511;
	cvt.u32.u64 	%r3885, %rd4521;
	and.b32  	%r3886, %r3885, 33554431;
	shr.u64 	%rd4522, %rd4521, 25;
	and.b64  	%rd4523, %rd4522, 4294967295;
	mul.lo.s64 	%rd4524, %rd4523, 19;
	add.s64 	%rd4525, %rd4524, %rd4422;
	cvt.u32.u64 	%r3887, %rd4525;
	and.b32  	%r3888, %r3887, 67108863;
	shr.u64 	%rd4526, %rd4525, 26;
	cvt.u32.u64 	%r3889, %rd4526;
	add.s32 	%r3890, %r3870, %r3889;
	mul.wide.u32 	%rd4527, %r3825, %r3825;
	shl.b32 	%r3891, %r3824, 1;
	and.b32  	%r3892, %r3891, 134217726;
	mul.wide.u32 	%rd4528, %r3892, %r3827;
	mul.wide.u32 	%rd4529, %r3892, %r3809;
	shl.b32 	%r3893, %r3827, 1;
	mul.wide.u32 	%rd4530, %r3893, %r3827;
	mul.wide.u32 	%rd4531, %r3892, %r3811;
	mul.wide.u32 	%rd4532, %r3893, %r3809;
	mul.wide.u32 	%rd4533, %r3892, %r3813;
	shl.b32 	%r3894, %r3810, 1;
	and.b32  	%r3895, %r3894, 67108862;
	mul.wide.u32 	%rd4534, %r3893, %r3895;
	mul.wide.u32 	%rd4535, %r3809, %r3809;
	shl.b32 	%r3896, %r3808, 1;
	and.b32  	%r3897, %r3896, 134217726;
	mul.wide.u32 	%rd4536, %r3892, %r3815;
	mul.wide.u32 	%rd4537, %r3893, %r3813;
	mul.wide.u32 	%rd4538, %r3811, %r3897;
	mul.wide.u32 	%rd4539, %r3892, %r3817;
	shl.b32 	%r3898, %r3814, 1;
	and.b32  	%r3899, %r3898, 67108862;
	mul.wide.u32 	%rd4540, %r3893, %r3899;
	mul.wide.u32 	%rd4541, %r3813, %r3897;
	mul.wide.u32 	%rd4542, %r3895, %r3811;
	mul.wide.u32 	%rd4543, %r3892, %r3819;
	mul.wide.u32 	%rd4544, %r3893, %r3817;
	mul.wide.u32 	%rd4545, %r3815, %r3897;
	mul.wide.u32 	%rd4546, %r3813, %r3895;
	mul.wide.u32 	%rd4547, %r3892, %r3821;
	shl.b32 	%r3900, %r3818, 1;
	and.b32  	%r3901, %r3900, 67108862;
	mul.wide.u32 	%rd4548, %r3893, %r3901;
	mul.wide.u32 	%rd4549, %r3817, %r3897;
	mul.wide.u32 	%rd4550, %r3899, %r3895;
	mul.wide.u32 	%rd4551, %r3813, %r3813;
	mul.wide.u32 	%rd4552, %r3892, %r3823;
	mul.wide.u32 	%rd4553, %r3893, %r3821;
	mul.wide.u32 	%rd4554, %r3819, %r3897;
	mul.wide.u32 	%rd4555, %r3817, %r3895;
	mul.wide.u32 	%rd4556, %r3899, %r3813;
	mul.lo.s32 	%r3902, %r3817, 19;
	mul.lo.s32 	%r3903, %r3819, 38;
	mul.lo.s32 	%r3904, %r3821, 19;
	mul.lo.s32 	%r3905, %r3823, 38;
	mul.wide.u32 	%rd4557, %r3893, %r3905;
	mul.wide.u32 	%rd4558, %r3904, %r3897;
	mul.wide.u32 	%rd4559, %r3903, %r3895;
	shl.b32 	%r3906, %r3812, 1;
	and.b32  	%r3907, %r3906, 134217726;
	mul.wide.u32 	%rd4560, %r3902, %r3907;
	mul.lo.s32 	%r3908, %r3815, 38;
	mul.wide.u32 	%rd4561, %r3908, %r3815;
	add.s64 	%rd4562, %rd4560, %rd4561;
	add.s64 	%rd4563, %rd4562, %rd4559;
	add.s64 	%rd4564, %rd4563, %rd4558;
	add.s64 	%rd4565, %rd4564, %rd4527;
	add.s64 	%rd4566, %rd4565, %rd4557;
	mul.wide.u32 	%rd4567, %r3905, %r3809;
	mul.wide.u32 	%rd4568, %r3904, %r3895;
	mul.wide.u32 	%rd4569, %r3903, %r3813;
	mul.wide.u32 	%rd4570, %r3902, %r3899;
	mul.wide.u32 	%rd4571, %r3905, %r3895;
	mul.wide.u32 	%rd4572, %r3904, %r3907;
	mul.wide.u32 	%rd4573, %r3903, %r3899;
	mul.wide.u32 	%rd4574, %r3902, %r3817;
	mul.wide.u32 	%rd4575, %r3905, %r3813;
	mul.wide.u32 	%rd4576, %r3904, %r3899;
	mul.wide.u32 	%rd4577, %r3903, %r3817;
	mul.wide.u32 	%rd4578, %r3905, %r3899;
	shl.b32 	%r3909, %r3816, 1;
	and.b32  	%r3910, %r3909, 134217726;
	mul.wide.u32 	%rd4579, %r3904, %r3910;
	mul.wide.u32 	%rd4580, %r3903, %r3819;
	mul.wide.u32 	%rd4581, %r3905, %r3817;
	mul.wide.u32 	%rd4582, %r3904, %r3901;
	mul.wide.u32 	%rd4583, %r3905, %r3901;
	mul.wide.u32 	%rd4584, %r3904, %r3821;
	mul.wide.u32 	%rd4585, %r3905, %r3821;
	mul.wide.u32 	%rd4586, %r3905, %r3823;
	and.b64  	%rd4587, %rd4566, 67108863;
	shr.u64 	%rd4588, %rd4566, 26;
	add.s64 	%rd4589, %rd4569, %rd4570;
	add.s64 	%rd4590, %rd4589, %rd4568;
	add.s64 	%rd4591, %rd4590, %rd4567;
	add.s64 	%rd4592, %rd4591, %rd4528;
	add.s64 	%rd4593, %rd4592, %rd4588;
	cvt.u32.u64 	%r3911, %rd4593;
	and.b32  	%r3912, %r3911, 33554431;
	shr.u64 	%rd4594, %rd4593, 25;
	add.s64 	%rd4595, %rd4573, %rd4574;
	add.s64 	%rd4596, %rd4595, %rd4572;
	add.s64 	%rd4597, %rd4596, %rd4571;
	add.s64 	%rd4598, %rd4597, %rd4529;
	add.s64 	%rd4599, %rd4598, %rd4530;
	add.s64 	%rd4600, %rd4599, %rd4594;
	cvt.u32.u64 	%r3913, %rd4600;
	and.b32  	%r3914, %r3913, 67108863;
	shr.u64 	%rd4601, %rd4600, 26;
	add.s64 	%rd4602, %rd4576, %rd4577;
	add.s64 	%rd4603, %rd4602, %rd4575;
	add.s64 	%rd4604, %rd4603, %rd4531;
	add.s64 	%rd4605, %rd4604, %rd4532;
	add.s64 	%rd4606, %rd4605, %rd4601;
	cvt.u32.u64 	%r3915, %rd4606;
	and.b32  	%r3916, %r3915, 33554431;
	shr.u64 	%rd4607, %rd4606, 25;
	add.s64 	%rd4608, %rd4580, %rd4535;
	add.s64 	%rd4609, %rd4608, %rd4579;
	add.s64 	%rd4610, %rd4609, %rd4578;
	add.s64 	%rd4611, %rd4610, %rd4533;
	add.s64 	%rd4612, %rd4611, %rd4534;
	add.s64 	%rd4613, %rd4612, %rd4607;
	cvt.u32.u64 	%r3917, %rd4613;
	and.b32  	%r3918, %r3917, 67108863;
	shr.u64 	%rd4614, %rd4613, 26;
	add.s64 	%rd4615, %rd4582, %rd4538;
	add.s64 	%rd4616, %rd4615, %rd4581;
	add.s64 	%rd4617, %rd4616, %rd4536;
	add.s64 	%rd4618, %rd4617, %rd4537;
	add.s64 	%rd4619, %rd4618, %rd4614;
	cvt.u32.u64 	%r3919, %rd4619;
	and.b32  	%r3920, %r3919, 33554431;
	shr.u64 	%rd4620, %rd4619, 25;
	add.s64 	%rd4621, %rd4541, %rd4542;
	add.s64 	%rd4622, %rd4621, %rd4584;
	add.s64 	%rd4623, %rd4622, %rd4583;
	add.s64 	%rd4624, %rd4623, %rd4539;
	add.s64 	%rd4625, %rd4624, %rd4540;
	add.s64 	%rd4626, %rd4625, %rd4620;
	cvt.u32.u64 	%r3921, %rd4626;
	and.b32  	%r3922, %r3921, 67108863;
	shr.u64 	%rd4627, %rd4626, 26;
	add.s64 	%rd4628, %rd4545, %rd4546;
	add.s64 	%rd4629, %rd4628, %rd4585;
	add.s64 	%rd4630, %rd4629, %rd4543;
	add.s64 	%rd4631, %rd4630, %rd4544;
	add.s64 	%rd4632, %rd4631, %rd4627;
	cvt.u32.u64 	%r3923, %rd4632;
	and.b32  	%r3924, %r3923, 33554431;
	shr.u64 	%rd4633, %rd4632, 25;
	add.s64 	%rd4634, %rd4550, %rd4551;
	add.s64 	%rd4635, %rd4634, %rd4549;
	add.s64 	%rd4636, %rd4635, %rd4586;
	add.s64 	%rd4637, %rd4636, %rd4547;
	add.s64 	%rd4638, %rd4637, %rd4548;
	add.s64 	%rd4639, %rd4638, %rd4633;
	cvt.u32.u64 	%r3925, %rd4639;
	and.b32  	%r3926, %r3925, 67108863;
	shr.u64 	%rd4640, %rd4639, 26;
	add.s64 	%rd4641, %rd4555, %rd4556;
	add.s64 	%rd4642, %rd4641, %rd4554;
	add.s64 	%rd4643, %rd4642, %rd4552;
	add.s64 	%rd4644, %rd4643, %rd4553;
	add.s64 	%rd4645, %rd4644, %rd4640;
	cvt.u32.u64 	%r3927, %rd4645;
	and.b32  	%r3928, %r3927, 33554431;
	shr.u64 	%rd4646, %rd4645, 25;
	and.b64  	%rd4647, %rd4646, 4294967295;
	mul.lo.s64 	%rd4648, %rd4647, 19;
	add.s64 	%rd4649, %rd4648, %rd4587;
	cvt.u32.u64 	%r3929, %rd4649;
	and.b32  	%r3930, %r3929, 67108863;
	shr.u64 	%rd4650, %rd4649, 26;
	cvt.u32.u64 	%r3931, %rd4650;
	add.s32 	%r3932, %r3912, %r3931;
	mul.wide.u32 	%rd4651, %r3866, %r3866;
	shl.b32 	%r3933, %r3865, 1;
	and.b32  	%r3934, %r3933, 134217726;
	mul.wide.u32 	%rd4652, %r3934, %r3868;
	mul.wide.u32 	%rd4653, %r3934, %r3850;
	shl.b32 	%r3935, %r3868, 1;
	mul.wide.u32 	%rd4654, %r3935, %r3868;
	mul.wide.u32 	%rd4655, %r3934, %r3852;
	mul.wide.u32 	%rd4656, %r3935, %r3850;
	mul.wide.u32 	%rd4657, %r3934, %r3854;
	shl.b32 	%r3936, %r3851, 1;
	and.b32  	%r3937, %r3936, 67108862;
	mul.wide.u32 	%rd4658, %r3935, %r3937;
	mul.wide.u32 	%rd4659, %r3850, %r3850;
	shl.b32 	%r3938, %r3849, 1;
	and.b32  	%r3939, %r3938, 134217726;
	mul.wide.u32 	%rd4660, %r3934, %r3856;
	mul.wide.u32 	%rd4661, %r3935, %r3854;
	mul.wide.u32 	%rd4662, %r3852, %r3939;
	mul.wide.u32 	%rd4663, %r3934, %r3858;
	shl.b32 	%r3940, %r3855, 1;
	and.b32  	%r3941, %r3940, 67108862;
	mul.wide.u32 	%rd4664, %r3935, %r3941;
	mul.wide.u32 	%rd4665, %r3854, %r3939;
	mul.wide.u32 	%rd4666, %r3937, %r3852;
	mul.wide.u32 	%rd4667, %r3934, %r3860;
	mul.wide.u32 	%rd4668, %r3935, %r3858;
	mul.wide.u32 	%rd4669, %r3856, %r3939;
	mul.wide.u32 	%rd4670, %r3854, %r3937;
	mul.wide.u32 	%rd4671, %r3934, %r3862;
	shl.b32 	%r3942, %r3859, 1;
	and.b32  	%r3943, %r3942, 67108862;
	mul.wide.u32 	%rd4672, %r3935, %r3943;
	mul.wide.u32 	%rd4673, %r3858, %r3939;
	mul.wide.u32 	%rd4674, %r3941, %r3937;
	mul.wide.u32 	%rd4675, %r3854, %r3854;
	mul.wide.u32 	%rd4676, %r3934, %r3864;
	mul.wide.u32 	%rd4677, %r3935, %r3862;
	mul.wide.u32 	%rd4678, %r3860, %r3939;
	mul.wide.u32 	%rd4679, %r3858, %r3937;
	mul.wide.u32 	%rd4680, %r3941, %r3854;
	mul.lo.s32 	%r3944, %r3858, 19;
	mul.lo.s32 	%r3945, %r3860, 38;
	mul.lo.s32 	%r3946, %r3862, 19;
	mul.lo.s32 	%r3947, %r3864, 38;
	mul.wide.u32 	%rd4681, %r3935, %r3947;
	mul.wide.u32 	%rd4682, %r3946, %r3939;
	mul.wide.u32 	%rd4683, %r3945, %r3937;
	shl.b32 	%r3948, %r3853, 1;
	and.b32  	%r3949, %r3948, 134217726;
	mul.wide.u32 	%rd4684, %r3944, %r3949;
	mul.lo.s32 	%r3950, %r3856, 38;
	mul.wide.u32 	%rd4685, %r3950, %r3856;
	add.s64 	%rd4686, %rd4684, %rd4685;
	add.s64 	%rd4687, %rd4686, %rd4683;
	add.s64 	%rd4688, %rd4687, %rd4682;
	add.s64 	%rd4689, %rd4688, %rd4651;
	add.s64 	%rd4690, %rd4689, %rd4681;
	mul.wide.u32 	%rd4691, %r3947, %r3850;
	mul.wide.u32 	%rd4692, %r3946, %r3937;
	mul.wide.u32 	%rd4693, %r3945, %r3854;
	mul.wide.u32 	%rd4694, %r3944, %r3941;
	mul.wide.u32 	%rd4695, %r3947, %r3937;
	mul.wide.u32 	%rd4696, %r3946, %r3949;
	mul.wide.u32 	%rd4697, %r3945, %r3941;
	mul.wide.u32 	%rd4698, %r3944, %r3858;
	mul.wide.u32 	%rd4699, %r3947, %r3854;
	mul.wide.u32 	%rd4700, %r3946, %r3941;
	mul.wide.u32 	%rd4701, %r3945, %r3858;
	mul.wide.u32 	%rd4702, %r3947, %r3941;
	shl.b32 	%r3951, %r3857, 1;
	and.b32  	%r3952, %r3951, 134217726;
	mul.wide.u32 	%rd4703, %r3946, %r3952;
	mul.wide.u32 	%rd4704, %r3945, %r3860;
	mul.wide.u32 	%rd4705, %r3947, %r3858;
	mul.wide.u32 	%rd4706, %r3946, %r3943;
	mul.wide.u32 	%rd4707, %r3947, %r3943;
	mul.wide.u32 	%rd4708, %r3946, %r3862;
	mul.wide.u32 	%rd4709, %r3947, %r3862;
	mul.wide.u32 	%rd4710, %r3947, %r3864;
	and.b64  	%rd4711, %rd4690, 67108863;
	shr.u64 	%rd4712, %rd4690, 26;
	add.s64 	%rd4713, %rd4693, %rd4694;
	add.s64 	%rd4714, %rd4713, %rd4692;
	add.s64 	%rd4715, %rd4714, %rd4691;
	add.s64 	%rd4716, %rd4715, %rd4652;
	add.s64 	%rd4717, %rd4716, %rd4712;
	cvt.u32.u64 	%r3953, %rd4717;
	and.b32  	%r3954, %r3953, 33554431;
	shr.u64 	%rd4718, %rd4717, 25;
	add.s64 	%rd4719, %rd4697, %rd4698;
	add.s64 	%rd4720, %rd4719, %rd4696;
	add.s64 	%rd4721, %rd4720, %rd4695;
	add.s64 	%rd4722, %rd4721, %rd4653;
	add.s64 	%rd4723, %rd4722, %rd4654;
	add.s64 	%rd4724, %rd4723, %rd4718;
	cvt.u32.u64 	%r3955, %rd4724;
	and.b32  	%r3956, %r3955, 67108863;
	shr.u64 	%rd4725, %rd4724, 26;
	add.s64 	%rd4726, %rd4700, %rd4701;
	add.s64 	%rd4727, %rd4726, %rd4699;
	add.s64 	%rd4728, %rd4727, %rd4655;
	add.s64 	%rd4729, %rd4728, %rd4656;
	add.s64 	%rd4730, %rd4729, %rd4725;
	cvt.u32.u64 	%r3957, %rd4730;
	and.b32  	%r3958, %r3957, 33554431;
	shr.u64 	%rd4731, %rd4730, 25;
	add.s64 	%rd4732, %rd4704, %rd4659;
	add.s64 	%rd4733, %rd4732, %rd4703;
	add.s64 	%rd4734, %rd4733, %rd4702;
	add.s64 	%rd4735, %rd4734, %rd4657;
	add.s64 	%rd4736, %rd4735, %rd4658;
	add.s64 	%rd4737, %rd4736, %rd4731;
	cvt.u32.u64 	%r3959, %rd4737;
	and.b32  	%r3960, %r3959, 67108863;
	shr.u64 	%rd4738, %rd4737, 26;
	add.s64 	%rd4739, %rd4706, %rd4662;
	add.s64 	%rd4740, %rd4739, %rd4705;
	add.s64 	%rd4741, %rd4740, %rd4660;
	add.s64 	%rd4742, %rd4741, %rd4661;
	add.s64 	%rd4743, %rd4742, %rd4738;
	cvt.u32.u64 	%r3961, %rd4743;
	and.b32  	%r3962, %r3961, 33554431;
	shr.u64 	%rd4744, %rd4743, 25;
	add.s64 	%rd4745, %rd4665, %rd4666;
	add.s64 	%rd4746, %rd4745, %rd4708;
	add.s64 	%rd4747, %rd4746, %rd4707;
	add.s64 	%rd4748, %rd4747, %rd4663;
	add.s64 	%rd4749, %rd4748, %rd4664;
	add.s64 	%rd4750, %rd4749, %rd4744;
	cvt.u32.u64 	%r3963, %rd4750;
	and.b32  	%r3964, %r3963, 67108863;
	shr.u64 	%rd4751, %rd4750, 26;
	add.s64 	%rd4752, %rd4669, %rd4670;
	add.s64 	%rd4753, %rd4752, %rd4709;
	add.s64 	%rd4754, %rd4753, %rd4667;
	add.s64 	%rd4755, %rd4754, %rd4668;
	add.s64 	%rd4756, %rd4755, %rd4751;
	cvt.u32.u64 	%r3965, %rd4756;
	and.b32  	%r3966, %r3965, 33554431;
	shr.u64 	%rd4757, %rd4756, 25;
	add.s64 	%rd4758, %rd4674, %rd4675;
	add.s64 	%rd4759, %rd4758, %rd4673;
	add.s64 	%rd4760, %rd4759, %rd4710;
	add.s64 	%rd4761, %rd4760, %rd4671;
	add.s64 	%rd4762, %rd4761, %rd4672;
	add.s64 	%rd4763, %rd4762, %rd4757;
	cvt.u32.u64 	%r3967, %rd4763;
	and.b32  	%r3968, %r3967, 67108863;
	shr.u64 	%rd4764, %rd4763, 26;
	add.s64 	%rd4765, %rd4679, %rd4680;
	add.s64 	%rd4766, %rd4765, %rd4678;
	add.s64 	%rd4767, %rd4766, %rd4676;
	add.s64 	%rd4768, %rd4767, %rd4677;
	add.s64 	%rd4769, %rd4768, %rd4764;
	cvt.u32.u64 	%r3969, %rd4769;
	and.b32  	%r3970, %r3969, 33554431;
	shr.u64 	%rd4770, %rd4769, 25;
	and.b64  	%rd4771, %rd4770, 4294967295;
	mul.lo.s64 	%rd4772, %rd4771, 19;
	add.s64 	%rd4773, %rd4772, %rd4711;
	cvt.u32.u64 	%r3971, %rd4773;
	and.b32  	%r3972, %r3971, 67108863;
	shr.u64 	%rd4774, %rd4773, 26;
	cvt.u32.u64 	%r3973, %rd4774;
	add.s32 	%r3974, %r3954, %r3973;
	mul.wide.u32 	%rd4775, %r3888, %r3888;
	shl.b32 	%r3975, %r3887, 1;
	and.b32  	%r3976, %r3975, 134217726;
	mul.wide.u32 	%rd4776, %r3976, %r3890;
	mul.wide.u32 	%rd4777, %r3976, %r3872;
	shl.b32 	%r3977, %r3890, 1;
	mul.wide.u32 	%rd4778, %r3977, %r3890;
	mul.wide.u32 	%rd4779, %r3976, %r3874;
	mul.wide.u32 	%rd4780, %r3977, %r3872;
	mul.wide.u32 	%rd4781, %r3976, %r3876;
	shl.b32 	%r3978, %r3873, 1;
	and.b32  	%r3979, %r3978, 67108862;
	mul.wide.u32 	%rd4782, %r3977, %r3979;
	mul.wide.u32 	%rd4783, %r3872, %r3872;
	shl.b32 	%r3980, %r3871, 1;
	and.b32  	%r3981, %r3980, 134217726;
	mul.wide.u32 	%rd4784, %r3976, %r3878;
	mul.wide.u32 	%rd4785, %r3977, %r3876;
	mul.wide.u32 	%rd4786, %r3874, %r3981;
	mul.wide.u32 	%rd4787, %r3976, %r3880;
	shl.b32 	%r3982, %r3877, 1;
	and.b32  	%r3983, %r3982, 67108862;
	mul.wide.u32 	%rd4788, %r3977, %r3983;
	mul.wide.u32 	%rd4789, %r3876, %r3981;
	mul.wide.u32 	%rd4790, %r3979, %r3874;
	mul.wide.u32 	%rd4791, %r3976, %r3882;
	mul.wide.u32 	%rd4792, %r3977, %r3880;
	mul.wide.u32 	%rd4793, %r3878, %r3981;
	mul.wide.u32 	%rd4794, %r3876, %r3979;
	mul.wide.u32 	%rd4795, %r3976, %r3884;
	shl.b32 	%r3984, %r3881, 1;
	and.b32  	%r3985, %r3984, 67108862;
	mul.wide.u32 	%rd4796, %r3977, %r3985;
	mul.wide.u32 	%rd4797, %r3880, %r3981;
	mul.wide.u32 	%rd4798, %r3983, %r3979;
	mul.wide.u32 	%rd4799, %r3876, %r3876;
	mul.wide.u32 	%rd4800, %r3976, %r3886;
	mul.wide.u32 	%rd4801, %r3977, %r3884;
	mul.wide.u32 	%rd4802, %r3882, %r3981;
	mul.wide.u32 	%rd4803, %r3880, %r3979;
	mul.wide.u32 	%rd4804, %r3983, %r3876;
	mul.lo.s32 	%r3986, %r3880, 19;
	mul.lo.s32 	%r3987, %r3882, 38;
	mul.lo.s32 	%r3988, %r3884, 19;
	mul.lo.s32 	%r3989, %r3886, 38;
	mul.wide.u32 	%rd4805, %r3977, %r3989;
	mul.wide.u32 	%rd4806, %r3988, %r3981;
	mul.wide.u32 	%rd4807, %r3987, %r3979;
	shl.b32 	%r3990, %r3875, 1;
	and.b32  	%r3991, %r3990, 134217726;
	mul.wide.u32 	%rd4808, %r3986, %r3991;
	mul.lo.s32 	%r3992, %r3878, 38;
	mul.wide.u32 	%rd4809, %r3992, %r3878;
	add.s64 	%rd4810, %rd4808, %rd4809;
	add.s64 	%rd4811, %rd4810, %rd4807;
	add.s64 	%rd4812, %rd4811, %rd4806;
	add.s64 	%rd4813, %rd4812, %rd4775;
	add.s64 	%rd4814, %rd4813, %rd4805;
	mul.wide.u32 	%rd4815, %r3989, %r3872;
	mul.wide.u32 	%rd4816, %r3988, %r3979;
	mul.wide.u32 	%rd4817, %r3987, %r3876;
	mul.wide.u32 	%rd4818, %r3986, %r3983;
	mul.wide.u32 	%rd4819, %r3989, %r3979;
	mul.wide.u32 	%rd4820, %r3988, %r3991;
	mul.wide.u32 	%rd4821, %r3987, %r3983;
	mul.wide.u32 	%rd4822, %r3986, %r3880;
	mul.wide.u32 	%rd4823, %r3989, %r3876;
	mul.wide.u32 	%rd4824, %r3988, %r3983;
	mul.wide.u32 	%rd4825, %r3987, %r3880;
	mul.wide.u32 	%rd4826, %r3989, %r3983;
	shl.b32 	%r3993, %r3879, 1;
	and.b32  	%r3994, %r3993, 134217726;
	mul.wide.u32 	%rd4827, %r3988, %r3994;
	mul.wide.u32 	%rd4828, %r3987, %r3882;
	mul.wide.u32 	%rd4829, %r3989, %r3880;
	mul.wide.u32 	%rd4830, %r3988, %r3985;
	mul.wide.u32 	%rd4831, %r3989, %r3985;
	mul.wide.u32 	%rd4832, %r3988, %r3884;
	mul.wide.u32 	%rd4833, %r3989, %r3884;
	mul.wide.u32 	%rd4834, %r3989, %r3886;
	and.b64  	%rd4835, %rd4814, 67108863;
	shr.u64 	%rd4836, %rd4814, 26;
	add.s64 	%rd4837, %rd4817, %rd4818;
	add.s64 	%rd4838, %rd4837, %rd4816;
	add.s64 	%rd4839, %rd4838, %rd4815;
	add.s64 	%rd4840, %rd4839, %rd4776;
	add.s64 	%rd4841, %rd4840, %rd4836;
	cvt.u32.u64 	%r3995, %rd4841;
	and.b32  	%r3996, %r3995, 33554431;
	shr.u64 	%rd4842, %rd4841, 25;
	add.s64 	%rd4843, %rd4821, %rd4822;
	add.s64 	%rd4844, %rd4843, %rd4820;
	add.s64 	%rd4845, %rd4844, %rd4819;
	add.s64 	%rd4846, %rd4845, %rd4777;
	add.s64 	%rd4847, %rd4846, %rd4778;
	add.s64 	%rd4848, %rd4847, %rd4842;
	cvt.u32.u64 	%r3997, %rd4848;
	shr.u64 	%rd4849, %rd4848, 26;
	add.s64 	%rd4850, %rd4824, %rd4825;
	add.s64 	%rd4851, %rd4850, %rd4823;
	add.s64 	%rd4852, %rd4851, %rd4779;
	add.s64 	%rd4853, %rd4852, %rd4780;
	add.s64 	%rd4854, %rd4853, %rd4849;
	cvt.u32.u64 	%r3998, %rd4854;
	shr.u64 	%rd4855, %rd4854, 25;
	add.s64 	%rd4856, %rd4828, %rd4783;
	add.s64 	%rd4857, %rd4856, %rd4827;
	add.s64 	%rd4858, %rd4857, %rd4826;
	add.s64 	%rd4859, %rd4858, %rd4781;
	add.s64 	%rd4860, %rd4859, %rd4782;
	add.s64 	%rd4861, %rd4860, %rd4855;
	cvt.u32.u64 	%r3999, %rd4861;
	shr.u64 	%rd4862, %rd4861, 26;
	add.s64 	%rd4863, %rd4830, %rd4786;
	add.s64 	%rd4864, %rd4863, %rd4829;
	add.s64 	%rd4865, %rd4864, %rd4784;
	add.s64 	%rd4866, %rd4865, %rd4785;
	add.s64 	%rd4867, %rd4866, %rd4862;
	cvt.u32.u64 	%r4000, %rd4867;
	shr.u64 	%rd4868, %rd4867, 25;
	add.s64 	%rd4869, %rd4789, %rd4790;
	add.s64 	%rd4870, %rd4869, %rd4832;
	add.s64 	%rd4871, %rd4870, %rd4831;
	add.s64 	%rd4872, %rd4871, %rd4787;
	add.s64 	%rd4873, %rd4872, %rd4788;
	add.s64 	%rd4874, %rd4873, %rd4868;
	cvt.u32.u64 	%r4001, %rd4874;
	shr.u64 	%rd4875, %rd4874, 26;
	add.s64 	%rd4876, %rd4793, %rd4794;
	add.s64 	%rd4877, %rd4876, %rd4833;
	add.s64 	%rd4878, %rd4877, %rd4791;
	add.s64 	%rd4879, %rd4878, %rd4792;
	add.s64 	%rd4880, %rd4879, %rd4875;
	cvt.u32.u64 	%r4002, %rd4880;
	shr.u64 	%rd4881, %rd4880, 25;
	add.s64 	%rd4882, %rd4798, %rd4799;
	add.s64 	%rd4883, %rd4882, %rd4797;
	add.s64 	%rd4884, %rd4883, %rd4834;
	add.s64 	%rd4885, %rd4884, %rd4795;
	add.s64 	%rd4886, %rd4885, %rd4796;
	add.s64 	%rd4887, %rd4886, %rd4881;
	cvt.u32.u64 	%r4003, %rd4887;
	shr.u64 	%rd4888, %rd4887, 26;
	add.s64 	%rd4889, %rd4803, %rd4804;
	add.s64 	%rd4890, %rd4889, %rd4802;
	add.s64 	%rd4891, %rd4890, %rd4800;
	add.s64 	%rd4892, %rd4891, %rd4801;
	add.s64 	%rd4893, %rd4892, %rd4888;
	cvt.u32.u64 	%r4004, %rd4893;
	shr.u64 	%rd4894, %rd4893, 25;
	and.b64  	%rd4895, %rd4894, 4294967295;
	mul.lo.s64 	%rd4896, %rd4895, 19;
	add.s64 	%rd4897, %rd4896, %rd4835;
	cvt.u32.u64 	%r4005, %rd4897;
	and.b32  	%r4006, %r4005, 33554432;
	shr.u64 	%rd4898, %rd4897, 26;
	cvt.u32.u64 	%r4007, %rd4898;
	add.s32 	%r4008, %r3996, %r4007;
	shl.b32 	%r4009, %r4005, 1;
	shr.u32 	%r4010, %r4006, 25;
	and.b32  	%r4011, %r4009, 67108862;
	shl.b32 	%r4012, %r4008, 1;
	or.b32  	%r4013, %r4012, %r4010;
	shr.u32 	%r4014, %r4013, 25;
	and.b32  	%r4015, %r4013, 33554431;
	shl.b32 	%r4016, %r3997, 1;
	and.b32  	%r4017, %r4016, 134217726;
	add.s32 	%r4018, %r4014, %r4017;
	shr.u32 	%r4019, %r4018, 26;
	and.b32  	%r4020, %r4018, 67108863;
	shl.b32 	%r4021, %r3998, 1;
	and.b32  	%r4022, %r4021, 67108862;
	add.s32 	%r4023, %r4019, %r4022;
	shr.u32 	%r4024, %r4023, 25;
	and.b32  	%r4025, %r4023, 33554431;
	shl.b32 	%r4026, %r3999, 1;
	and.b32  	%r4027, %r4026, 134217726;
	add.s32 	%r4028, %r4024, %r4027;
	shr.u32 	%r4029, %r4028, 26;
	and.b32  	%r4030, %r4028, 67108863;
	shl.b32 	%r4031, %r4000, 1;
	and.b32  	%r4032, %r4031, 67108862;
	add.s32 	%r4033, %r4029, %r4032;
	shr.u32 	%r4034, %r4033, 25;
	and.b32  	%r4035, %r4033, 33554431;
	shl.b32 	%r4036, %r4001, 1;
	and.b32  	%r4037, %r4036, 134217726;
	add.s32 	%r4038, %r4034, %r4037;
	shr.u32 	%r4039, %r4038, 26;
	and.b32  	%r4040, %r4038, 67108863;
	shl.b32 	%r4041, %r4002, 1;
	and.b32  	%r4042, %r4041, 67108862;
	add.s32 	%r4043, %r4039, %r4042;
	shr.u32 	%r4044, %r4043, 25;
	and.b32  	%r4045, %r4043, 33554431;
	shl.b32 	%r4046, %r4003, 1;
	and.b32  	%r4047, %r4046, 134217726;
	add.s32 	%r4048, %r4044, %r4047;
	shr.u32 	%r4049, %r4048, 26;
	and.b32  	%r4050, %r4048, 67108863;
	shl.b32 	%r4051, %r4004, 1;
	and.b32  	%r4052, %r4051, 67108862;
	add.s32 	%r4053, %r4049, %r4052;
	shr.u32 	%r4054, %r4053, 25;
	and.b32  	%r4055, %r4053, 33554431;
	add.s32 	%r4056, %r3825, %r3866;
	add.s32 	%r4057, %r3827, %r3868;
	add.s32 	%r4058, %r3809, %r3850;
	add.s32 	%r4059, %r3811, %r3852;
	add.s32 	%r4060, %r3813, %r3854;
	add.s32 	%r4061, %r3815, %r3856;
	add.s32 	%r4062, %r3817, %r3858;
	add.s32 	%r4063, %r3819, %r3860;
	add.s32 	%r4064, %r3821, %r3862;
	add.s32 	%r4065, %r3823, %r3864;
	mul.wide.u32 	%rd4899, %r4056, %r4056;
	shl.b32 	%r4066, %r4056, 1;
	mul.wide.u32 	%rd4900, %r4057, %r4066;
	mul.wide.u32 	%rd4901, %r4066, %r4058;
	shl.b32 	%r4067, %r4057, 1;
	mul.wide.u32 	%rd4902, %r4067, %r4057;
	mul.wide.u32 	%rd4903, %r4066, %r4059;
	mul.wide.u32 	%rd4904, %r4067, %r4058;
	mul.wide.u32 	%rd4905, %r4066, %r4060;
	shl.b32 	%r4068, %r4059, 1;
	mul.wide.u32 	%rd4906, %r4067, %r4068;
	mul.wide.u32 	%rd4907, %r4058, %r4058;
	shl.b32 	%r4069, %r4058, 1;
	mul.wide.u32 	%rd4908, %r4066, %r4061;
	mul.wide.u32 	%rd4909, %r4067, %r4060;
	mul.wide.u32 	%rd4910, %r4059, %r4069;
	mul.wide.u32 	%rd4911, %r4066, %r4062;
	shl.b32 	%r4070, %r4061, 1;
	mul.wide.u32 	%rd4912, %r4067, %r4070;
	mul.wide.u32 	%rd4913, %r4060, %r4069;
	mul.wide.u32 	%rd4914, %r4068, %r4059;
	mul.wide.u32 	%rd4915, %r4066, %r4063;
	mul.wide.u32 	%rd4916, %r4067, %r4062;
	mul.wide.u32 	%rd4917, %r4061, %r4069;
	mul.wide.u32 	%rd4918, %r4060, %r4068;
	mul.wide.u32 	%rd4919, %r4066, %r4064;
	shl.b32 	%r4071, %r4063, 1;
	mul.wide.u32 	%rd4920, %r4067, %r4071;
	mul.wide.u32 	%rd4921, %r4062, %r4069;
	mul.wide.u32 	%rd4922, %r4070, %r4068;
	mul.wide.u32 	%rd4923, %r4060, %r4060;
	mul.wide.u32 	%rd4924, %r4066, %r4065;
	mul.wide.u32 	%rd4925, %r4067, %r4064;
	mul.wide.u32 	%rd4926, %r4063, %r4069;
	mul.wide.u32 	%rd4927, %r4062, %r4068;
	mul.wide.u32 	%rd4928, %r4070, %r4060;
	mul.lo.s32 	%r4072, %r4062, 19;
	mul.lo.s32 	%r4073, %r4063, 38;
	mul.lo.s32 	%r4074, %r4064, 19;
	mul.lo.s32 	%r4075, %r4065, 38;
	mul.wide.u32 	%rd4929, %r4067, %r4075;
	mul.wide.u32 	%rd4930, %r4074, %r4069;
	mul.wide.u32 	%rd4931, %r4073, %r4068;
	shl.b32 	%r4076, %r4060, 1;
	mul.wide.u32 	%rd4932, %r4072, %r4076;
	mul.lo.s32 	%r4077, %r4061, 38;
	mul.wide.u32 	%rd4933, %r4077, %r4061;
	add.s64 	%rd4934, %rd4932, %rd4933;
	add.s64 	%rd4935, %rd4934, %rd4931;
	add.s64 	%rd4936, %rd4935, %rd4930;
	add.s64 	%rd4937, %rd4936, %rd4899;
	add.s64 	%rd4938, %rd4937, %rd4929;
	mul.wide.u32 	%rd4939, %r4075, %r4058;
	mul.wide.u32 	%rd4940, %r4074, %r4068;
	mul.wide.u32 	%rd4941, %r4073, %r4060;
	mul.wide.u32 	%rd4942, %r4072, %r4070;
	mul.wide.u32 	%rd4943, %r4075, %r4068;
	mul.wide.u32 	%rd4944, %r4074, %r4076;
	mul.wide.u32 	%rd4945, %r4073, %r4070;
	mul.wide.u32 	%rd4946, %r4072, %r4062;
	mul.wide.u32 	%rd4947, %r4075, %r4060;
	mul.wide.u32 	%rd4948, %r4074, %r4070;
	mul.wide.u32 	%rd4949, %r4073, %r4062;
	mul.wide.u32 	%rd4950, %r4075, %r4070;
	shl.b32 	%r4078, %r4062, 1;
	mul.wide.u32 	%rd4951, %r4074, %r4078;
	mul.wide.u32 	%rd4952, %r4073, %r4063;
	mul.wide.u32 	%rd4953, %r4075, %r4062;
	mul.wide.u32 	%rd4954, %r4074, %r4071;
	mul.wide.u32 	%rd4955, %r4075, %r4071;
	mul.wide.u32 	%rd4956, %r4074, %r4064;
	mul.wide.u32 	%rd4957, %r4075, %r4064;
	mul.wide.u32 	%rd4958, %r4075, %r4065;
	and.b64  	%rd4959, %rd4938, 67108863;
	shr.u64 	%rd4960, %rd4938, 26;
	add.s64 	%rd4961, %rd4941, %rd4942;
	add.s64 	%rd4962, %rd4961, %rd4940;
	add.s64 	%rd4963, %rd4962, %rd4939;
	add.s64 	%rd4964, %rd4963, %rd4900;
	add.s64 	%rd4965, %rd4964, %rd4960;
	cvt.u32.u64 	%r4079, %rd4965;
	and.b32  	%r4080, %r4079, 33554431;
	shr.u64 	%rd4966, %rd4965, 25;
	add.s64 	%rd4967, %rd4945, %rd4946;
	add.s64 	%rd4968, %rd4967, %rd4944;
	add.s64 	%rd4969, %rd4968, %rd4943;
	add.s64 	%rd4970, %rd4969, %rd4901;
	add.s64 	%rd4971, %rd4970, %rd4902;
	add.s64 	%rd4972, %rd4971, %rd4966;
	cvt.u32.u64 	%r4081, %rd4972;
	and.b32  	%r4082, %r4081, 67108863;
	shr.u64 	%rd4973, %rd4972, 26;
	add.s64 	%rd4974, %rd4948, %rd4949;
	add.s64 	%rd4975, %rd4974, %rd4947;
	add.s64 	%rd4976, %rd4975, %rd4903;
	add.s64 	%rd4977, %rd4976, %rd4904;
	add.s64 	%rd4978, %rd4977, %rd4973;
	cvt.u32.u64 	%r4083, %rd4978;
	and.b32  	%r4084, %r4083, 33554431;
	shr.u64 	%rd4979, %rd4978, 25;
	add.s64 	%rd4980, %rd4952, %rd4907;
	add.s64 	%rd4981, %rd4980, %rd4951;
	add.s64 	%rd4982, %rd4981, %rd4950;
	add.s64 	%rd4983, %rd4982, %rd4905;
	add.s64 	%rd4984, %rd4983, %rd4906;
	add.s64 	%rd4985, %rd4984, %rd4979;
	cvt.u32.u64 	%r4085, %rd4985;
	and.b32  	%r4086, %r4085, 67108863;
	shr.u64 	%rd4986, %rd4985, 26;
	add.s64 	%rd4987, %rd4954, %rd4910;
	add.s64 	%rd4988, %rd4987, %rd4953;
	add.s64 	%rd4989, %rd4988, %rd4908;
	add.s64 	%rd4990, %rd4989, %rd4909;
	add.s64 	%rd4991, %rd4990, %rd4986;
	cvt.u32.u64 	%r4087, %rd4991;
	and.b32  	%r4088, %r4087, 33554431;
	shr.u64 	%rd4992, %rd4991, 25;
	add.s64 	%rd4993, %rd4913, %rd4914;
	add.s64 	%rd4994, %rd4993, %rd4956;
	add.s64 	%rd4995, %rd4994, %rd4955;
	add.s64 	%rd4996, %rd4995, %rd4911;
	add.s64 	%rd4997, %rd4996, %rd4912;
	add.s64 	%rd4998, %rd4997, %rd4992;
	cvt.u32.u64 	%r4089, %rd4998;
	and.b32  	%r4090, %r4089, 67108863;
	shr.u64 	%rd4999, %rd4998, 26;
	add.s64 	%rd5000, %rd4917, %rd4918;
	add.s64 	%rd5001, %rd5000, %rd4957;
	add.s64 	%rd5002, %rd5001, %rd4915;
	add.s64 	%rd5003, %rd5002, %rd4916;
	add.s64 	%rd5004, %rd5003, %rd4999;
	cvt.u32.u64 	%r4091, %rd5004;
	and.b32  	%r4092, %r4091, 33554431;
	shr.u64 	%rd5005, %rd5004, 25;
	add.s64 	%rd5006, %rd4922, %rd4923;
	add.s64 	%rd5007, %rd5006, %rd4921;
	add.s64 	%rd5008, %rd5007, %rd4958;
	add.s64 	%rd5009, %rd5008, %rd4919;
	add.s64 	%rd5010, %rd5009, %rd4920;
	add.s64 	%rd5011, %rd5010, %rd5005;
	cvt.u32.u64 	%r4093, %rd5011;
	and.b32  	%r4094, %r4093, 67108863;
	shr.u64 	%rd5012, %rd5011, 26;
	add.s64 	%rd5013, %rd4927, %rd4928;
	add.s64 	%rd5014, %rd5013, %rd4926;
	add.s64 	%rd5015, %rd5014, %rd4924;
	add.s64 	%rd5016, %rd5015, %rd4925;
	add.s64 	%rd5017, %rd5016, %rd5012;
	cvt.u32.u64 	%r4095, %rd5017;
	and.b32  	%r4096, %r4095, 33554431;
	shr.u64 	%rd5018, %rd5017, 25;
	and.b64  	%rd5019, %rd5018, 4294967295;
	mul.lo.s64 	%rd5020, %rd5019, 19;
	add.s64 	%rd5021, %rd5020, %rd4959;
	cvt.u32.u64 	%r4097, %rd5021;
	and.b32  	%r4098, %r4097, 67108863;
	shr.u64 	%rd5022, %rd5021, 26;
	cvt.u32.u64 	%r4099, %rd5022;
	add.s32 	%r4100, %r3930, %r3972;
	add.s32 	%r4101, %r3932, %r3974;
	add.s32 	%r4102, %r3914, %r3956;
	add.s32 	%r4103, %r3916, %r3958;
	add.s32 	%r4104, %r3918, %r3960;
	add.s32 	%r4105, %r3920, %r3962;
	add.s32 	%r4106, %r3922, %r3964;
	add.s32 	%r4107, %r3924, %r3966;
	add.s32 	%r4108, %r3926, %r3968;
	add.s32 	%r4109, %r3928, %r3970;
	sub.s32 	%r4110, %r2927, %r3930;
	add.s32 	%r4111, %r4110, %r3972;
	shr.u32 	%r4112, %r4111, 26;
	and.b32  	%r4113, %r4111, 67108863;
	add.s32 	%r4114, %r3974, 67108862;
	sub.s32 	%r4115, %r4114, %r3932;
	add.s32 	%r4116, %r4115, %r4112;
	shr.u32 	%r4117, %r4116, 25;
	and.b32  	%r4118, %r4116, 33554431;
	add.s32 	%r4119, %r3956, 134217726;
	sub.s32 	%r4120, %r4119, %r3914;
	add.s32 	%r4121, %r4120, %r4117;
	shr.u32 	%r4122, %r4121, 26;
	and.b32  	%r4123, %r4121, 67108863;
	add.s32 	%r4124, %r3958, 67108862;
	sub.s32 	%r4125, %r4124, %r3916;
	add.s32 	%r4126, %r4125, %r4122;
	shr.u32 	%r4127, %r4126, 25;
	and.b32  	%r4128, %r4126, 33554431;
	add.s32 	%r4129, %r3960, 134217726;
	sub.s32 	%r4130, %r4129, %r3918;
	add.s32 	%r4131, %r4130, %r4127;
	sub.s32 	%r4132, %r2931, %r3920;
	add.s32 	%r4133, %r4132, %r3962;
	sub.s32 	%r4134, %r2936, %r3922;
	add.s32 	%r4135, %r4134, %r3964;
	sub.s32 	%r4136, %r2931, %r3924;
	add.s32 	%r4137, %r4136, %r3966;
	sub.s32 	%r4138, %r2936, %r3926;
	add.s32 	%r4139, %r4138, %r3968;
	sub.s32 	%r4140, %r2931, %r3928;
	add.s32 	%r4141, %r4140, %r3970;
	sub.s32 	%r4142, %r3680, %r4100;
	add.s32 	%r4143, %r4142, %r4098;
	shr.u32 	%r4144, %r4143, 26;
	and.b32  	%r4145, %r4143, 67108863;
	add.s32 	%r4146, %r4080, %r4099;
	add.s32 	%r4147, %r4146, 134217724;
	sub.s32 	%r4148, %r4147, %r4101;
	add.s32 	%r4149, %r4148, %r4144;
	shr.u32 	%r4150, %r4149, 25;
	and.b32  	%r4151, %r4149, 33554431;
	sub.s32 	%r4152, %r3692, %r4102;
	add.s32 	%r4153, %r4152, %r4082;
	add.s32 	%r4154, %r4153, %r4150;
	shr.u32 	%r4155, %r4154, 26;
	and.b32  	%r4156, %r4154, 67108863;
	sub.s32 	%r4157, %r3686, %r4103;
	add.s32 	%r4158, %r4157, %r4084;
	add.s32 	%r4159, %r4158, %r4155;
	shr.u32 	%r4160, %r4159, 25;
	and.b32  	%r4161, %r4159, 33554431;
	sub.s32 	%r4162, %r3692, %r4104;
	add.s32 	%r4163, %r4162, %r4086;
	add.s32 	%r4164, %r4163, %r4160;
	shr.u32 	%r4165, %r4164, 26;
	and.b32  	%r4166, %r4164, 67108863;
	sub.s32 	%r4167, %r3686, %r4105;
	add.s32 	%r4168, %r4167, %r4088;
	add.s32 	%r4169, %r4168, %r4165;
	shr.u32 	%r4170, %r4169, 25;
	and.b32  	%r4171, %r4169, 33554431;
	sub.s32 	%r4172, %r3692, %r4106;
	add.s32 	%r4173, %r4172, %r4090;
	add.s32 	%r4174, %r4173, %r4170;
	shr.u32 	%r4175, %r4174, 26;
	and.b32  	%r4176, %r4174, 67108863;
	sub.s32 	%r4177, %r3686, %r4107;
	add.s32 	%r4178, %r4177, %r4092;
	add.s32 	%r4179, %r4178, %r4175;
	shr.u32 	%r4180, %r4179, 25;
	and.b32  	%r4181, %r4179, 33554431;
	sub.s32 	%r4182, %r3692, %r4108;
	add.s32 	%r4183, %r4182, %r4094;
	add.s32 	%r4184, %r4183, %r4180;
	shr.u32 	%r4185, %r4184, 26;
	and.b32  	%r4186, %r4184, 67108863;
	sub.s32 	%r4187, %r3686, %r4109;
	add.s32 	%r4188, %r4187, %r4096;
	add.s32 	%r4189, %r4188, %r4185;
	shr.u32 	%r4190, %r4189, 25;
	and.b32  	%r4191, %r4189, 33554431;
	mad.lo.s32 	%r4192, %r4190, 19, %r4145;
	add.s32 	%r4193, %r4011, 268435380;
	sub.s32 	%r4194, %r4193, %r4113;
	mad.lo.s32 	%r4195, %r4054, 19, %r4194;
	shr.u32 	%r4196, %r4195, 26;
	and.b32  	%r4197, %r4195, 67108863;
	add.s32 	%r4198, %r4015, 134217724;
	sub.s32 	%r4199, %r4198, %r4118;
	add.s32 	%r4200, %r4199, %r4196;
	shr.u32 	%r4201, %r4200, 25;
	and.b32  	%r4202, %r4200, 33554431;
	add.s32 	%r4203, %r4020, 268435452;
	sub.s32 	%r4204, %r4203, %r4123;
	add.s32 	%r4205, %r4204, %r4201;
	shr.u32 	%r4206, %r4205, 26;
	and.b32  	%r4207, %r4205, 67108863;
	add.s32 	%r4208, %r4025, 134217724;
	sub.s32 	%r4209, %r4208, %r4128;
	add.s32 	%r4210, %r4209, %r4206;
	shr.u32 	%r4211, %r4210, 25;
	and.b32  	%r4212, %r4210, 33554431;
	sub.s32 	%r4213, %r3692, %r4131;
	add.s32 	%r4214, %r4213, %r4030;
	add.s32 	%r4215, %r4214, %r4211;
	shr.u32 	%r4216, %r4215, 26;
	and.b32  	%r4217, %r4215, 67108863;
	sub.s32 	%r4218, %r3686, %r4133;
	add.s32 	%r4219, %r4218, %r4035;
	add.s32 	%r4220, %r4219, %r4216;
	shr.u32 	%r4221, %r4220, 25;
	and.b32  	%r4222, %r4220, 33554431;
	sub.s32 	%r4223, %r3692, %r4135;
	add.s32 	%r4224, %r4223, %r4040;
	add.s32 	%r4225, %r4224, %r4221;
	shr.u32 	%r4226, %r4225, 26;
	and.b32  	%r4227, %r4225, 67108863;
	sub.s32 	%r4228, %r3686, %r4137;
	add.s32 	%r4229, %r4228, %r4045;
	add.s32 	%r4230, %r4229, %r4226;
	shr.u32 	%r4231, %r4230, 25;
	and.b32  	%r4232, %r4230, 33554431;
	sub.s32 	%r4233, %r3692, %r4139;
	add.s32 	%r4234, %r4233, %r4050;
	add.s32 	%r4235, %r4234, %r4231;
	shr.u32 	%r4236, %r4235, 26;
	and.b32  	%r4237, %r4235, 67108863;
	sub.s32 	%r4238, %r3686, %r4141;
	add.s32 	%r4239, %r4238, %r4055;
	add.s32 	%r4240, %r4239, %r4236;
	shr.u32 	%r4241, %r4240, 25;
	and.b32  	%r4242, %r4240, 33554431;
	mad.lo.s32 	%r4243, %r4241, 19, %r4197;
	mul.wide.u32 	%rd5023, %r4243, %r4151;
	mul.wide.u32 	%rd5024, %r4202, %r4192;
	mul.wide.u32 	%rd5025, %r4243, %r4161;
	mul.wide.u32 	%rd5026, %r4202, %r4156;
	mul.wide.u32 	%rd5027, %r4207, %r4151;
	mul.wide.u32 	%rd5028, %r4212, %r4192;
	mul.wide.u32 	%rd5029, %r4243, %r4171;
	mul.wide.u32 	%rd5030, %r4202, %r4166;
	mul.wide.u32 	%rd5031, %r4207, %r4161;
	mul.wide.u32 	%rd5032, %r4212, %r4156;
	mul.wide.u32 	%rd5033, %r4217, %r4151;
	mul.wide.u32 	%rd5034, %r4222, %r4192;
	mul.wide.u32 	%rd5035, %r4243, %r4181;
	mul.wide.u32 	%rd5036, %r4202, %r4176;
	mul.wide.u32 	%rd5037, %r4207, %r4171;
	mul.wide.u32 	%rd5038, %r4212, %r4166;
	mul.wide.u32 	%rd5039, %r4217, %r4161;
	mul.wide.u32 	%rd5040, %r4222, %r4156;
	mul.wide.u32 	%rd5041, %r4227, %r4151;
	mul.wide.u32 	%rd5042, %r4232, %r4192;
	mul.wide.u32 	%rd5043, %r4243, %r4191;
	mul.wide.u32 	%rd5044, %r4202, %r4186;
	mul.wide.u32 	%rd5045, %r4207, %r4181;
	mul.wide.u32 	%rd5046, %r4212, %r4176;
	mul.wide.u32 	%rd5047, %r4217, %r4171;
	mul.wide.u32 	%rd5048, %r4222, %r4166;
	mul.wide.u32 	%rd5049, %r4227, %r4161;
	mul.wide.u32 	%rd5050, %r4232, %r4156;
	mul.wide.u32 	%rd5051, %r4237, %r4151;
	mul.wide.u32 	%rd5052, %r4242, %r4192;
	shl.b32 	%r4244, %r4200, 1;
	and.b32  	%r4245, %r4244, 67108862;
	shl.b32 	%r4246, %r4210, 1;
	and.b32  	%r4247, %r4246, 67108862;
	shl.b32 	%r4248, %r4220, 1;
	and.b32  	%r4249, %r4248, 67108862;
	shl.b32 	%r4250, %r4230, 1;
	and.b32  	%r4251, %r4250, 67108862;
	mul.wide.u32 	%rd5053, %r4243, %r4192;
	mul.wide.u32 	%rd5054, %r4243, %r4156;
	mul.wide.u32 	%rd5055, %r4245, %r4151;
	mul.wide.u32 	%rd5056, %r4207, %r4192;
	mul.wide.u32 	%rd5057, %r4243, %r4166;
	mul.wide.u32 	%rd5058, %r4245, %r4161;
	mul.wide.u32 	%rd5059, %r4207, %r4156;
	mul.wide.u32 	%rd5060, %r4247, %r4151;
	mul.wide.u32 	%rd5061, %r4217, %r4192;
	mul.wide.u32 	%rd5062, %r4243, %r4176;
	mul.wide.u32 	%rd5063, %r4245, %r4171;
	mul.wide.u32 	%rd5064, %r4207, %r4166;
	mul.wide.u32 	%rd5065, %r4247, %r4161;
	mul.wide.u32 	%rd5066, %r4217, %r4156;
	mul.wide.u32 	%rd5067, %r4249, %r4151;
	mul.wide.u32 	%rd5068, %r4227, %r4192;
	mul.wide.u32 	%rd5069, %r4243, %r4186;
	mul.wide.u32 	%rd5070, %r4245, %r4181;
	mul.wide.u32 	%rd5071, %r4207, %r4176;
	mul.wide.u32 	%rd5072, %r4247, %r4171;
	mul.wide.u32 	%rd5073, %r4217, %r4166;
	mul.wide.u32 	%rd5074, %r4249, %r4161;
	mul.wide.u32 	%rd5075, %r4227, %r4156;
	mul.wide.u32 	%rd5076, %r4251, %r4151;
	mul.wide.u32 	%rd5077, %r4237, %r4192;
	mul.lo.s32 	%r4252, %r4202, 38;
	mul.lo.s32 	%r4253, %r4207, 19;
	mul.lo.s32 	%r4254, %r4212, 19;
	mul.lo.s32 	%r4255, %r4217, 19;
	mul.lo.s32 	%r4256, %r4222, 19;
	mul.lo.s32 	%r4257, %r4227, 19;
	mul.lo.s32 	%r4258, %r4232, 19;
	mul.lo.s32 	%r4259, %r4237, 19;
	mul.lo.s32 	%r4260, %r4242, 19;
	mul.wide.u32 	%rd5078, %r4260, %r4156;
	mul.wide.u32 	%rd5079, %r4259, %r4161;
	mul.wide.u32 	%rd5080, %r4258, %r4166;
	mul.wide.u32 	%rd5081, %r4257, %r4171;
	mul.wide.u32 	%rd5082, %r4256, %r4176;
	mul.wide.u32 	%rd5083, %r4255, %r4181;
	mul.wide.u32 	%rd5084, %r4254, %r4186;
	mul.wide.u32 	%rd5085, %r4253, %r4191;
	mul.wide.u32 	%rd5086, %r4260, %r4166;
	mul.wide.u32 	%rd5087, %r4259, %r4171;
	mul.wide.u32 	%rd5088, %r4258, %r4176;
	mul.wide.u32 	%rd5089, %r4257, %r4181;
	mul.wide.u32 	%rd5090, %r4256, %r4186;
	mul.wide.u32 	%rd5091, %r4255, %r4191;
	mul.wide.u32 	%rd5092, %r4260, %r4176;
	mul.wide.u32 	%rd5093, %r4259, %r4181;
	mul.wide.u32 	%rd5094, %r4258, %r4186;
	mul.wide.u32 	%rd5095, %r4257, %r4191;
	mul.wide.u32 	%rd5096, %r4260, %r4186;
	mul.wide.u32 	%rd5097, %r4259, %r4191;
	mul.lo.s32 	%r4261, %r4212, 38;
	mul.lo.s32 	%r4262, %r4222, 38;
	mul.lo.s32 	%r4263, %r4232, 38;
	mul.lo.s32 	%r4264, %r4242, 38;
	mul.wide.u32 	%rd5098, %r4264, %r4151;
	mul.wide.u32 	%rd5099, %r4259, %r4156;
	mul.wide.u32 	%rd5100, %r4263, %r4161;
	mul.wide.u32 	%rd5101, %r4257, %r4166;
	mul.wide.u32 	%rd5102, %r4262, %r4171;
	mul.wide.u32 	%rd5103, %r4255, %r4176;
	mul.wide.u32 	%rd5104, %r4261, %r4181;
	mul.wide.u32 	%rd5105, %r4253, %r4186;
	mul.wide.u32 	%rd5106, %r4252, %r4191;
	add.s64 	%rd5107, %rd5105, %rd5106;
	add.s64 	%rd5108, %rd5107, %rd5104;
	add.s64 	%rd5109, %rd5108, %rd5103;
	add.s64 	%rd5110, %rd5109, %rd5102;
	add.s64 	%rd5111, %rd5110, %rd5101;
	add.s64 	%rd5112, %rd5111, %rd5100;
	add.s64 	%rd5113, %rd5112, %rd5099;
	add.s64 	%rd5114, %rd5113, %rd5098;
	add.s64 	%rd5115, %rd5114, %rd5053;
	mul.wide.u32 	%rd5116, %r4264, %r4161;
	mul.wide.u32 	%rd5117, %r4259, %r4166;
	mul.wide.u32 	%rd5118, %r4263, %r4171;
	mul.wide.u32 	%rd5119, %r4257, %r4176;
	mul.wide.u32 	%rd5120, %r4262, %r4181;
	mul.wide.u32 	%rd5121, %r4255, %r4186;
	mul.wide.u32 	%rd5122, %r4261, %r4191;
	mul.wide.u32 	%rd5123, %r4264, %r4171;
	mul.wide.u32 	%rd5124, %r4259, %r4176;
	mul.wide.u32 	%rd5125, %r4263, %r4181;
	mul.wide.u32 	%rd5126, %r4257, %r4186;
	mul.wide.u32 	%rd5127, %r4262, %r4191;
	mul.wide.u32 	%rd5128, %r4264, %r4181;
	mul.wide.u32 	%rd5129, %r4259, %r4186;
	mul.wide.u32 	%rd5130, %r4263, %r4191;
	mul.wide.u32 	%rd5131, %r4264, %r4191;
	and.b64  	%rd5132, %rd5115, 67108863;
	shr.u64 	%rd5133, %rd5115, 26;
	add.s64 	%rd5134, %rd5085, %rd5024;
	add.s64 	%rd5135, %rd5134, %rd5084;
	add.s64 	%rd5136, %rd5135, %rd5083;
	add.s64 	%rd5137, %rd5136, %rd5082;
	add.s64 	%rd5138, %rd5137, %rd5081;
	add.s64 	%rd5139, %rd5138, %rd5080;
	add.s64 	%rd5140, %rd5139, %rd5079;
	add.s64 	%rd5141, %rd5140, %rd5078;
	add.s64 	%rd5142, %rd5141, %rd5023;
	add.s64 	%rd5143, %rd5142, %rd5133;
	cvt.u32.u64 	%r4265, %rd5143;
	and.b32  	%r4266, %r4265, 33554431;
	shr.u64 	%rd5144, %rd5143, 25;
	add.s64 	%rd5145, %rd5056, %rd5055;
	add.s64 	%rd5146, %rd5145, %rd5122;
	add.s64 	%rd5147, %rd5146, %rd5121;
	add.s64 	%rd5148, %rd5147, %rd5120;
	add.s64 	%rd5149, %rd5148, %rd5119;
	add.s64 	%rd5150, %rd5149, %rd5118;
	add.s64 	%rd5151, %rd5150, %rd5117;
	add.s64 	%rd5152, %rd5151, %rd5116;
	add.s64 	%rd5153, %rd5152, %rd5054;
	add.s64 	%rd5154, %rd5153, %rd5144;
	cvt.u32.u64 	%r4267, %rd5154;
	and.b32  	%r4268, %r4267, 67108863;
	shr.u64 	%rd5155, %rd5154, 26;
	add.s64 	%rd5156, %rd5027, %rd5026;
	add.s64 	%rd5157, %rd5156, %rd5028;
	add.s64 	%rd5158, %rd5157, %rd5091;
	add.s64 	%rd5159, %rd5158, %rd5090;
	add.s64 	%rd5160, %rd5159, %rd5089;
	add.s64 	%rd5161, %rd5160, %rd5088;
	add.s64 	%rd5162, %rd5161, %rd5087;
	add.s64 	%rd5163, %rd5162, %rd5086;
	add.s64 	%rd5164, %rd5163, %rd5025;
	add.s64 	%rd5165, %rd5164, %rd5155;
	cvt.u32.u64 	%r4269, %rd5165;
	and.b32  	%r4270, %r4269, 33554431;
	shr.u64 	%rd5166, %rd5165, 25;
	add.s64 	%rd5167, %rd5059, %rd5058;
	add.s64 	%rd5168, %rd5167, %rd5060;
	add.s64 	%rd5169, %rd5168, %rd5061;
	add.s64 	%rd5170, %rd5169, %rd5127;
	add.s64 	%rd5171, %rd5170, %rd5126;
	add.s64 	%rd5172, %rd5171, %rd5125;
	add.s64 	%rd5173, %rd5172, %rd5124;
	add.s64 	%rd5174, %rd5173, %rd5123;
	add.s64 	%rd5175, %rd5174, %rd5057;
	add.s64 	%rd5176, %rd5175, %rd5166;
	cvt.u32.u64 	%r4271, %rd5176;
	and.b32  	%r4272, %r4271, 67108863;
	shr.u64 	%rd5177, %rd5176, 26;
	add.s64 	%rd5178, %rd5031, %rd5030;
	add.s64 	%rd5179, %rd5178, %rd5032;
	add.s64 	%rd5180, %rd5179, %rd5033;
	add.s64 	%rd5181, %rd5180, %rd5034;
	add.s64 	%rd5182, %rd5181, %rd5095;
	add.s64 	%rd5183, %rd5182, %rd5094;
	add.s64 	%rd5184, %rd5183, %rd5093;
	add.s64 	%rd5185, %rd5184, %rd5092;
	add.s64 	%rd5186, %rd5185, %rd5029;
	add.s64 	%rd5187, %rd5186, %rd5177;
	cvt.u32.u64 	%r4273, %rd5187;
	and.b32  	%r4274, %r4273, 33554431;
	shr.u64 	%rd5188, %rd5187, 25;
	add.s64 	%rd5189, %rd5064, %rd5063;
	add.s64 	%rd5190, %rd5189, %rd5065;
	add.s64 	%rd5191, %rd5190, %rd5066;
	add.s64 	%rd5192, %rd5191, %rd5067;
	add.s64 	%rd5193, %rd5192, %rd5068;
	add.s64 	%rd5194, %rd5193, %rd5130;
	add.s64 	%rd5195, %rd5194, %rd5129;
	add.s64 	%rd5196, %rd5195, %rd5128;
	add.s64 	%rd5197, %rd5196, %rd5062;
	add.s64 	%rd5198, %rd5197, %rd5188;
	cvt.u32.u64 	%r4275, %rd5198;
	and.b32  	%r4276, %r4275, 67108863;
	shr.u64 	%rd5199, %rd5198, 26;
	add.s64 	%rd5200, %rd5037, %rd5036;
	add.s64 	%rd5201, %rd5200, %rd5038;
	add.s64 	%rd5202, %rd5201, %rd5039;
	add.s64 	%rd5203, %rd5202, %rd5040;
	add.s64 	%rd5204, %rd5203, %rd5041;
	add.s64 	%rd5205, %rd5204, %rd5042;
	add.s64 	%rd5206, %rd5205, %rd5097;
	add.s64 	%rd5207, %rd5206, %rd5096;
	add.s64 	%rd5208, %rd5207, %rd5035;
	add.s64 	%rd5209, %rd5208, %rd5199;
	cvt.u32.u64 	%r4277, %rd5209;
	and.b32  	%r4278, %r4277, 33554431;
	shr.u64 	%rd5210, %rd5209, 25;
	add.s64 	%rd5211, %rd5071, %rd5070;
	add.s64 	%rd5212, %rd5211, %rd5072;
	add.s64 	%rd5213, %rd5212, %rd5073;
	add.s64 	%rd5214, %rd5213, %rd5074;
	add.s64 	%rd5215, %rd5214, %rd5075;
	add.s64 	%rd5216, %rd5215, %rd5076;
	add.s64 	%rd5217, %rd5216, %rd5077;
	add.s64 	%rd5218, %rd5217, %rd5131;
	add.s64 	%rd5219, %rd5218, %rd5069;
	add.s64 	%rd5220, %rd5219, %rd5210;
	cvt.u32.u64 	%r4279, %rd5220;
	and.b32  	%r4280, %r4279, 67108863;
	shr.u64 	%rd5221, %rd5220, 26;
	add.s64 	%rd5222, %rd5045, %rd5044;
	add.s64 	%rd5223, %rd5222, %rd5046;
	add.s64 	%rd5224, %rd5223, %rd5047;
	add.s64 	%rd5225, %rd5224, %rd5048;
	add.s64 	%rd5226, %rd5225, %rd5049;
	add.s64 	%rd5227, %rd5226, %rd5050;
	add.s64 	%rd5228, %rd5227, %rd5051;
	add.s64 	%rd5229, %rd5228, %rd5052;
	add.s64 	%rd5230, %rd5229, %rd5043;
	add.s64 	%rd5231, %rd5230, %rd5221;
	cvt.u32.u64 	%r4281, %rd5231;
	and.b32  	%r4282, %r4281, 33554431;
	shr.u64 	%rd5232, %rd5231, 25;
	and.b64  	%rd5233, %rd5232, 4294967295;
	mul.lo.s64 	%rd5234, %rd5233, 19;
	add.s64 	%rd5235, %rd5234, %rd5132;
	cvt.u32.u64 	%r4283, %rd5235;
	and.b32  	%r4284, %r4283, 67108863;
	shr.u64 	%rd5236, %rd5235, 26;
	cvt.u32.u64 	%r4285, %rd5236;
	add.s32 	%r4286, %r4266, %r4285;
	mul.wide.u32 	%rd5237, %r4113, %r4101;
	mul.wide.u32 	%rd5238, %r4118, %r4100;
	mul.wide.u32 	%rd5239, %r4113, %r4103;
	mul.wide.u32 	%rd5240, %r4118, %r4102;
	mul.wide.u32 	%rd5241, %r4123, %r4101;
	mul.wide.u32 	%rd5242, %r4128, %r4100;
	mul.wide.u32 	%rd5243, %r4113, %r4105;
	mul.wide.u32 	%rd5244, %r4118, %r4104;
	mul.wide.u32 	%rd5245, %r4123, %r4103;
	mul.wide.u32 	%rd5246, %r4128, %r4102;
	mul.wide.u32 	%rd5247, %r4131, %r4101;
	mul.wide.u32 	%rd5248, %r4100, %r4133;
	mul.wide.u32 	%rd5249, %r4113, %r4107;
	mul.wide.u32 	%rd5250, %r4118, %r4106;
	mul.wide.u32 	%rd5251, %r4123, %r4105;
	mul.wide.u32 	%rd5252, %r4128, %r4104;
	mul.wide.u32 	%rd5253, %r4131, %r4103;
	mul.wide.u32 	%rd5254, %r4133, %r4102;
	mul.wide.u32 	%rd5255, %r4101, %r4135;
	mul.wide.u32 	%rd5256, %r4100, %r4137;
	mul.wide.u32 	%rd5257, %r4113, %r4109;
	mul.wide.u32 	%rd5258, %r4118, %r4108;
	mul.wide.u32 	%rd5259, %r4123, %r4107;
	mul.wide.u32 	%rd5260, %r4128, %r4106;
	mul.wide.u32 	%rd5261, %r4131, %r4105;
	mul.wide.u32 	%rd5262, %r4133, %r4104;
	mul.wide.u32 	%rd5263, %r4135, %r4103;
	mul.wide.u32 	%rd5264, %r4137, %r4102;
	mul.wide.u32 	%rd5265, %r4101, %r4139;
	mul.wide.u32 	%rd5266, %r4100, %r4141;
	shl.b32 	%r4287, %r4116, 1;
	and.b32  	%r4288, %r4287, 67108862;
	shl.b32 	%r4289, %r4126, 1;
	and.b32  	%r4290, %r4289, 67108862;
	shl.b32 	%r4291, %r4133, 1;
	shl.b32 	%r4292, %r4137, 1;
	mul.wide.u32 	%rd5267, %r4113, %r4100;
	mul.wide.u32 	%rd5268, %r4113, %r4102;
	mul.wide.u32 	%rd5269, %r4288, %r4101;
	mul.wide.u32 	%rd5270, %r4123, %r4100;
	mul.wide.u32 	%rd5271, %r4113, %r4104;
	mul.wide.u32 	%rd5272, %r4288, %r4103;
	mul.wide.u32 	%rd5273, %r4123, %r4102;
	mul.wide.u32 	%rd5274, %r4290, %r4101;
	mul.wide.u32 	%rd5275, %r4131, %r4100;
	mul.wide.u32 	%rd5276, %r4113, %r4106;
	mul.wide.u32 	%rd5277, %r4288, %r4105;
	mul.wide.u32 	%rd5278, %r4123, %r4104;
	mul.wide.u32 	%rd5279, %r4290, %r4103;
	mul.wide.u32 	%rd5280, %r4131, %r4102;
	mul.wide.u32 	%rd5281, %r4101, %r4291;
	mul.wide.u32 	%rd5282, %r4100, %r4135;
	mul.wide.u32 	%rd5283, %r4113, %r4108;
	mul.wide.u32 	%rd5284, %r4288, %r4107;
	mul.wide.u32 	%rd5285, %r4123, %r4106;
	mul.wide.u32 	%rd5286, %r4290, %r4105;
	mul.wide.u32 	%rd5287, %r4131, %r4104;
	mul.wide.u32 	%rd5288, %r4291, %r4103;
	mul.wide.u32 	%rd5289, %r4135, %r4102;
	mul.wide.u32 	%rd5290, %r4101, %r4292;
	mul.wide.u32 	%rd5291, %r4100, %r4139;
	mul.lo.s32 	%r4293, %r4118, 38;
	mul.lo.s32 	%r4294, %r4123, 19;
	mul.lo.s32 	%r4295, %r4128, 19;
	mul.lo.s32 	%r4296, %r4131, 19;
	mul.lo.s32 	%r4297, %r4133, 19;
	mul.lo.s32 	%r4298, %r4135, 19;
	mul.lo.s32 	%r4299, %r4137, 19;
	mul.lo.s32 	%r4300, %r4139, 19;
	mul.lo.s32 	%r4301, %r4141, 19;
	mul.wide.u32 	%rd5292, %r4301, %r4102;
	mul.wide.u32 	%rd5293, %r4300, %r4103;
	mul.wide.u32 	%rd5294, %r4299, %r4104;
	mul.wide.u32 	%rd5295, %r4298, %r4105;
	mul.wide.u32 	%rd5296, %r4106, %r4297;
	mul.wide.u32 	%rd5297, %r4296, %r4107;
	mul.wide.u32 	%rd5298, %r4295, %r4108;
	mul.wide.u32 	%rd5299, %r4294, %r4109;
	mul.wide.u32 	%rd5300, %r4301, %r4104;
	mul.wide.u32 	%rd5301, %r4300, %r4105;
	mul.wide.u32 	%rd5302, %r4299, %r4106;
	mul.wide.u32 	%rd5303, %r4107, %r4298;
	mul.wide.u32 	%rd5304, %r4108, %r4297;
	mul.wide.u32 	%rd5305, %r4296, %r4109;
	mul.wide.u32 	%rd5306, %r4301, %r4106;
	mul.wide.u32 	%rd5307, %r4300, %r4107;
	mul.wide.u32 	%rd5308, %r4108, %r4299;
	mul.wide.u32 	%rd5309, %r4109, %r4298;
	mul.wide.u32 	%rd5310, %r4301, %r4108;
	mul.wide.u32 	%rd5311, %r4109, %r4300;
	mul.lo.s32 	%r4302, %r4128, 38;
	mul.lo.s32 	%r4303, %r4133, 38;
	mul.lo.s32 	%r4304, %r4137, 38;
	mul.lo.s32 	%r4305, %r4141, 38;
	mul.wide.u32 	%rd5312, %r4101, %r4305;
	mul.wide.u32 	%rd5313, %r4300, %r4102;
	mul.wide.u32 	%rd5314, %r4304, %r4103;
	mul.wide.u32 	%rd5315, %r4298, %r4104;
	mul.wide.u32 	%rd5316, %r4303, %r4105;
	mul.wide.u32 	%rd5317, %r4296, %r4106;
	mul.wide.u32 	%rd5318, %r4302, %r4107;
	mul.wide.u32 	%rd5319, %r4294, %r4108;
	mul.wide.u32 	%rd5320, %r4293, %r4109;
	add.s64 	%rd5321, %rd5315, %rd5316;
	add.s64 	%rd5322, %rd5321, %rd5314;
	add.s64 	%rd5323, %rd5322, %rd5313;
	add.s64 	%rd5324, %rd5323, %rd5312;
	add.s64 	%rd5325, %rd5324, %rd5267;
	add.s64 	%rd5326, %rd5325, %rd5320;
	add.s64 	%rd5327, %rd5326, %rd5319;
	add.s64 	%rd5328, %rd5327, %rd5318;
	add.s64 	%rd5329, %rd5328, %rd5317;
	mul.wide.u32 	%rd5330, %r4305, %r4103;
	mul.wide.u32 	%rd5331, %r4300, %r4104;
	mul.wide.u32 	%rd5332, %r4304, %r4105;
	mul.wide.u32 	%rd5333, %r4298, %r4106;
	mul.wide.u32 	%rd5334, %r4107, %r4303;
	mul.wide.u32 	%rd5335, %r4296, %r4108;
	mul.wide.u32 	%rd5336, %r4302, %r4109;
	mul.wide.u32 	%rd5337, %r4305, %r4105;
	mul.wide.u32 	%rd5338, %r4300, %r4106;
	mul.wide.u32 	%rd5339, %r4304, %r4107;
	mul.wide.u32 	%rd5340, %r4108, %r4298;
	mul.wide.u32 	%rd5341, %r4109, %r4303;
	mul.wide.u32 	%rd5342, %r4305, %r4107;
	mul.wide.u32 	%rd5343, %r4300, %r4108;
	mul.wide.u32 	%rd5344, %r4109, %r4304;
	mul.wide.u32 	%rd5345, %r4305, %r4109;
	and.b64  	%rd5346, %rd5329, 67108863;
	shr.u64 	%rd5347, %rd5329, 26;
	add.s64 	%rd5348, %rd5295, %rd5296;
	add.s64 	%rd5349, %rd5348, %rd5294;
	add.s64 	%rd5350, %rd5349, %rd5293;
	add.s64 	%rd5351, %rd5350, %rd5292;
	add.s64 	%rd5352, %rd5351, %rd5237;
	add.s64 	%rd5353, %rd5352, %rd5238;
	add.s64 	%rd5354, %rd5353, %rd5299;
	add.s64 	%rd5355, %rd5354, %rd5298;
	add.s64 	%rd5356, %rd5355, %rd5297;
	add.s64 	%rd5357, %rd5356, %rd5347;
	cvt.u32.u64 	%r4306, %rd5357;
	and.b32  	%r4307, %r4306, 33554431;
	shr.u64 	%rd5358, %rd5357, 25;
	add.s64 	%rd5359, %rd5334, %rd5333;
	add.s64 	%rd5360, %rd5359, %rd5332;
	add.s64 	%rd5361, %rd5360, %rd5331;
	add.s64 	%rd5362, %rd5361, %rd5330;
	add.s64 	%rd5363, %rd5362, %rd5268;
	add.s64 	%rd5364, %rd5363, %rd5269;
	add.s64 	%rd5365, %rd5364, %rd5270;
	add.s64 	%rd5366, %rd5365, %rd5336;
	add.s64 	%rd5367, %rd5366, %rd5335;
	add.s64 	%rd5368, %rd5367, %rd5358;
	cvt.u32.u64 	%r4308, %rd5368;
	and.b32  	%r4309, %r4308, 67108863;
	shr.u64 	%rd5369, %rd5368, 26;
	add.s64 	%rd5370, %rd5302, %rd5303;
	add.s64 	%rd5371, %rd5370, %rd5304;
	add.s64 	%rd5372, %rd5371, %rd5301;
	add.s64 	%rd5373, %rd5372, %rd5300;
	add.s64 	%rd5374, %rd5373, %rd5239;
	add.s64 	%rd5375, %rd5374, %rd5240;
	add.s64 	%rd5376, %rd5375, %rd5241;
	add.s64 	%rd5377, %rd5376, %rd5242;
	add.s64 	%rd5378, %rd5377, %rd5305;
	add.s64 	%rd5379, %rd5378, %rd5369;
	cvt.u32.u64 	%r4310, %rd5379;
	and.b32  	%r4311, %r4310, 33554431;
	shr.u64 	%rd5380, %rd5379, 25;
	add.s64 	%rd5381, %rd5340, %rd5339;
	add.s64 	%rd5382, %rd5381, %rd5338;
	add.s64 	%rd5383, %rd5382, %rd5341;
	add.s64 	%rd5384, %rd5383, %rd5337;
	add.s64 	%rd5385, %rd5384, %rd5271;
	add.s64 	%rd5386, %rd5385, %rd5272;
	add.s64 	%rd5387, %rd5386, %rd5273;
	add.s64 	%rd5388, %rd5387, %rd5274;
	add.s64 	%rd5389, %rd5388, %rd5275;
	add.s64 	%rd5390, %rd5389, %rd5380;
	cvt.u32.u64 	%r4312, %rd5390;
	and.b32  	%r4313, %r4312, 67108863;
	shr.u64 	%rd5391, %rd5390, 26;
	add.s64 	%rd5392, %rd5307, %rd5308;
	add.s64 	%rd5393, %rd5392, %rd5309;
	add.s64 	%rd5394, %rd5393, %rd5306;
	add.s64 	%rd5395, %rd5394, %rd5248;
	add.s64 	%rd5396, %rd5395, %rd5243;
	add.s64 	%rd5397, %rd5396, %rd5244;
	add.s64 	%rd5398, %rd5397, %rd5245;
	add.s64 	%rd5399, %rd5398, %rd5246;
	add.s64 	%rd5400, %rd5399, %rd5247;
	add.s64 	%rd5401, %rd5400, %rd5391;
	cvt.u32.u64 	%r4314, %rd5401;
	and.b32  	%r4315, %r4314, 33554431;
	shr.u64 	%rd5402, %rd5401, 25;
	add.s64 	%rd5403, %rd5344, %rd5343;
	add.s64 	%rd5404, %rd5403, %rd5342;
	add.s64 	%rd5405, %rd5404, %rd5282;
	add.s64 	%rd5406, %rd5405, %rd5281;
	add.s64 	%rd5407, %rd5406, %rd5276;
	add.s64 	%rd5408, %rd5407, %rd5277;
	add.s64 	%rd5409, %rd5408, %rd5278;
	add.s64 	%rd5410, %rd5409, %rd5279;
	add.s64 	%rd5411, %rd5410, %rd5280;
	add.s64 	%rd5412, %rd5411, %rd5402;
	cvt.u32.u64 	%r4316, %rd5412;
	and.b32  	%r4317, %r4316, 67108863;
	shr.u64 	%rd5413, %rd5412, 26;
	add.s64 	%rd5414, %rd5311, %rd5254;
	add.s64 	%rd5415, %rd5414, %rd5310;
	add.s64 	%rd5416, %rd5415, %rd5256;
	add.s64 	%rd5417, %rd5416, %rd5255;
	add.s64 	%rd5418, %rd5417, %rd5249;
	add.s64 	%rd5419, %rd5418, %rd5250;
	add.s64 	%rd5420, %rd5419, %rd5251;
	add.s64 	%rd5421, %rd5420, %rd5252;
	add.s64 	%rd5422, %rd5421, %rd5253;
	add.s64 	%rd5423, %rd5422, %rd5413;
	cvt.u32.u64 	%r4318, %rd5423;
	and.b32  	%r4319, %r4318, 33554431;
	shr.u64 	%rd5424, %rd5423, 25;
	add.s64 	%rd5425, %rd5289, %rd5288;
	add.s64 	%rd5426, %rd5425, %rd5345;
	add.s64 	%rd5427, %rd5426, %rd5291;
	add.s64 	%rd5428, %rd5427, %rd5290;
	add.s64 	%rd5429, %rd5428, %rd5283;
	add.s64 	%rd5430, %rd5429, %rd5284;
	add.s64 	%rd5431, %rd5430, %rd5285;
	add.s64 	%rd5432, %rd5431, %rd5286;
	add.s64 	%rd5433, %rd5432, %rd5287;
	add.s64 	%rd5434, %rd5433, %rd5424;
	cvt.u32.u64 	%r4320, %rd5434;
	and.b32  	%r4321, %r4320, 67108863;
	shr.u64 	%rd5435, %rd5434, 26;
	add.s64 	%rd5436, %rd5263, %rd5262;
	add.s64 	%rd5437, %rd5436, %rd5264;
	add.s64 	%rd5438, %rd5437, %rd5266;
	add.s64 	%rd5439, %rd5438, %rd5265;
	add.s64 	%rd5440, %rd5439, %rd5257;
	add.s64 	%rd5441, %rd5440, %rd5258;
	add.s64 	%rd5442, %rd5441, %rd5259;
	add.s64 	%rd5443, %rd5442, %rd5260;
	add.s64 	%rd5444, %rd5443, %rd5261;
	add.s64 	%rd5445, %rd5444, %rd5435;
	cvt.u32.u64 	%r4322, %rd5445;
	and.b32  	%r4323, %r4322, 33554431;
	shr.u64 	%rd5446, %rd5445, 25;
	and.b64  	%rd5447, %rd5446, 4294967295;
	mul.lo.s64 	%rd5448, %rd5447, 19;
	add.s64 	%rd5449, %rd5448, %rd5346;
	cvt.u32.u64 	%r4324, %rd5449;
	and.b32  	%r4325, %r4324, 67108863;
	shr.u64 	%rd5450, %rd5449, 26;
	cvt.u32.u64 	%r4326, %rd5450;
	add.s32 	%r4327, %r4307, %r4326;
	mul.wide.u32 	%rd5451, %r4243, %r4118;
	mul.wide.u32 	%rd5452, %r4202, %r4113;
	mul.wide.u32 	%rd5453, %r4243, %r4128;
	mul.wide.u32 	%rd5454, %r4202, %r4123;
	mul.wide.u32 	%rd5455, %r4207, %r4118;
	mul.wide.u32 	%rd5456, %r4212, %r4113;
	mul.wide.u32 	%rd5457, %r4243, %r4133;
	mul.wide.u32 	%rd5458, %r4202, %r4131;
	mul.wide.u32 	%rd5459, %r4207, %r4128;
	mul.wide.u32 	%rd5460, %r4212, %r4123;
	mul.wide.u32 	%rd5461, %r4217, %r4118;
	mul.wide.u32 	%rd5462, %r4222, %r4113;
	mul.wide.u32 	%rd5463, %r4243, %r4137;
	mul.wide.u32 	%rd5464, %r4202, %r4135;
	mul.wide.u32 	%rd5465, %r4207, %r4133;
	mul.wide.u32 	%rd5466, %r4212, %r4131;
	mul.wide.u32 	%rd5467, %r4217, %r4128;
	mul.wide.u32 	%rd5468, %r4222, %r4123;
	mul.wide.u32 	%rd5469, %r4227, %r4118;
	mul.wide.u32 	%rd5470, %r4232, %r4113;
	mul.wide.u32 	%rd5471, %r4243, %r4141;
	mul.wide.u32 	%rd5472, %r4202, %r4139;
	mul.wide.u32 	%rd5473, %r4207, %r4137;
	mul.wide.u32 	%rd5474, %r4212, %r4135;
	mul.wide.u32 	%rd5475, %r4217, %r4133;
	mul.wide.u32 	%rd5476, %r4222, %r4131;
	mul.wide.u32 	%rd5477, %r4227, %r4128;
	mul.wide.u32 	%rd5478, %r4232, %r4123;
	mul.wide.u32 	%rd5479, %r4237, %r4118;
	mul.wide.u32 	%rd5480, %r4242, %r4113;
	mul.wide.u32 	%rd5481, %r4243, %r4113;
	mul.wide.u32 	%rd5482, %r4243, %r4123;
	mul.wide.u32 	%rd5483, %r4245, %r4118;
	mul.wide.u32 	%rd5484, %r4207, %r4113;
	mul.wide.u32 	%rd5485, %r4243, %r4131;
	mul.wide.u32 	%rd5486, %r4245, %r4128;
	mul.wide.u32 	%rd5487, %r4207, %r4123;
	mul.wide.u32 	%rd5488, %r4247, %r4118;
	mul.wide.u32 	%rd5489, %r4217, %r4113;
	mul.wide.u32 	%rd5490, %r4243, %r4135;
	mul.wide.u32 	%rd5491, %r4245, %r4133;
	mul.wide.u32 	%rd5492, %r4207, %r4131;
	mul.wide.u32 	%rd5493, %r4247, %r4128;
	mul.wide.u32 	%rd5494, %r4217, %r4123;
	mul.wide.u32 	%rd5495, %r4249, %r4118;
	mul.wide.u32 	%rd5496, %r4227, %r4113;
	mul.wide.u32 	%rd5497, %r4243, %r4139;
	mul.wide.u32 	%rd5498, %r4245, %r4137;
	mul.wide.u32 	%rd5499, %r4207, %r4135;
	mul.wide.u32 	%rd5500, %r4247, %r4133;
	mul.wide.u32 	%rd5501, %r4217, %r4131;
	mul.wide.u32 	%rd5502, %r4249, %r4128;
	mul.wide.u32 	%rd5503, %r4227, %r4123;
	mul.wide.u32 	%rd5504, %r4251, %r4118;
	mul.wide.u32 	%rd5505, %r4237, %r4113;
	mul.wide.u32 	%rd5506, %r4260, %r4123;
	mul.wide.u32 	%rd5507, %r4259, %r4128;
	mul.wide.u32 	%rd5508, %r4258, %r4131;
	mul.wide.u32 	%rd5509, %r4257, %r4133;
	mul.wide.u32 	%rd5510, %r4256, %r4135;
	mul.wide.u32 	%rd5511, %r4255, %r4137;
	mul.wide.u32 	%rd5512, %r4254, %r4139;
	mul.wide.u32 	%rd5513, %r4253, %r4141;
	mul.wide.u32 	%rd5514, %r4260, %r4131;
	mul.wide.u32 	%rd5515, %r4259, %r4133;
	mul.wide.u32 	%rd5516, %r4258, %r4135;
	mul.wide.u32 	%rd5517, %r4257, %r4137;
	mul.wide.u32 	%rd5518, %r4256, %r4139;
	mul.wide.u32 	%rd5519, %r4255, %r4141;
	mul.wide.u32 	%rd5520, %r4260, %r4135;
	mul.wide.u32 	%rd5521, %r4259, %r4137;
	mul.wide.u32 	%rd5522, %r4258, %r4139;
	mul.wide.u32 	%rd5523, %r4257, %r4141;
	mul.wide.u32 	%rd5524, %r4260, %r4139;
	mul.wide.u32 	%rd5525, %r4259, %r4141;
	mul.wide.u32 	%rd5526, %r4264, %r4118;
	mul.wide.u32 	%rd5527, %r4259, %r4123;
	mul.wide.u32 	%rd5528, %r4263, %r4128;
	mul.wide.u32 	%rd5529, %r4257, %r4131;
	mul.wide.u32 	%rd5530, %r4262, %r4133;
	mul.wide.u32 	%rd5531, %r4255, %r4135;
	mul.wide.u32 	%rd5532, %r4261, %r4137;
	mul.wide.u32 	%rd5533, %r4253, %r4139;
	mul.wide.u32 	%rd5534, %r4252, %r4141;
	add.s64 	%rd5535, %rd5533, %rd5534;
	add.s64 	%rd5536, %rd5535, %rd5532;
	add.s64 	%rd5537, %rd5536, %rd5531;
	add.s64 	%rd5538, %rd5537, %rd5530;
	add.s64 	%rd5539, %rd5538, %rd5529;
	add.s64 	%rd5540, %rd5539, %rd5528;
	add.s64 	%rd5541, %rd5540, %rd5527;
	add.s64 	%rd5542, %rd5541, %rd5526;
	add.s64 	%rd5543, %rd5542, %rd5481;
	mul.wide.u32 	%rd5544, %r4264, %r4128;
	mul.wide.u32 	%rd5545, %r4259, %r4131;
	mul.wide.u32 	%rd5546, %r4263, %r4133;
	mul.wide.u32 	%rd5547, %r4257, %r4135;
	mul.wide.u32 	%rd5548, %r4262, %r4137;
	mul.wide.u32 	%rd5549, %r4255, %r4139;
	mul.wide.u32 	%rd5550, %r4261, %r4141;
	mul.wide.u32 	%rd5551, %r4264, %r4133;
	mul.wide.u32 	%rd5552, %r4259, %r4135;
	mul.wide.u32 	%rd5553, %r4263, %r4137;
	mul.wide.u32 	%rd5554, %r4257, %r4139;
	mul.wide.u32 	%rd5555, %r4262, %r4141;
	mul.wide.u32 	%rd5556, %r4264, %r4137;
	mul.wide.u32 	%rd5557, %r4259, %r4139;
	mul.wide.u32 	%rd5558, %r4263, %r4141;
	mul.wide.u32 	%rd5559, %r4264, %r4141;
	and.b64  	%rd5560, %rd5543, 67108863;
	shr.u64 	%rd5561, %rd5543, 26;
	add.s64 	%rd5562, %rd5513, %rd5452;
	add.s64 	%rd5563, %rd5562, %rd5512;
	add.s64 	%rd5564, %rd5563, %rd5511;
	add.s64 	%rd5565, %rd5564, %rd5510;
	add.s64 	%rd5566, %rd5565, %rd5509;
	add.s64 	%rd5567, %rd5566, %rd5508;
	add.s64 	%rd5568, %rd5567, %rd5507;
	add.s64 	%rd5569, %rd5568, %rd5506;
	add.s64 	%rd5570, %rd5569, %rd5451;
	add.s64 	%rd5571, %rd5570, %rd5561;
	cvt.u32.u64 	%r4328, %rd5571;
	and.b32  	%r4329, %r4328, 33554431;
	shr.u64 	%rd5572, %rd5571, 25;
	add.s64 	%rd5573, %rd5484, %rd5483;
	add.s64 	%rd5574, %rd5573, %rd5550;
	add.s64 	%rd5575, %rd5574, %rd5549;
	add.s64 	%rd5576, %rd5575, %rd5548;
	add.s64 	%rd5577, %rd5576, %rd5547;
	add.s64 	%rd5578, %rd5577, %rd5546;
	add.s64 	%rd5579, %rd5578, %rd5545;
	add.s64 	%rd5580, %rd5579, %rd5544;
	add.s64 	%rd5581, %rd5580, %rd5482;
	add.s64 	%rd5582, %rd5581, %rd5572;
	cvt.u32.u64 	%r4330, %rd5582;
	and.b32  	%r4331, %r4330, 67108863;
	shr.u64 	%rd5583, %rd5582, 26;
	add.s64 	%rd5584, %rd5455, %rd5454;
	add.s64 	%rd5585, %rd5584, %rd5456;
	add.s64 	%rd5586, %rd5585, %rd5519;
	add.s64 	%rd5587, %rd5586, %rd5518;
	add.s64 	%rd5588, %rd5587, %rd5517;
	add.s64 	%rd5589, %rd5588, %rd5516;
	add.s64 	%rd5590, %rd5589, %rd5515;
	add.s64 	%rd5591, %rd5590, %rd5514;
	add.s64 	%rd5592, %rd5591, %rd5453;
	add.s64 	%rd5593, %rd5592, %rd5583;
	cvt.u32.u64 	%r4332, %rd5593;
	and.b32  	%r4333, %r4332, 33554431;
	shr.u64 	%rd5594, %rd5593, 25;
	add.s64 	%rd5595, %rd5487, %rd5486;
	add.s64 	%rd5596, %rd5595, %rd5488;
	add.s64 	%rd5597, %rd5596, %rd5489;
	add.s64 	%rd5598, %rd5597, %rd5555;
	add.s64 	%rd5599, %rd5598, %rd5554;
	add.s64 	%rd5600, %rd5599, %rd5553;
	add.s64 	%rd5601, %rd5600, %rd5552;
	add.s64 	%rd5602, %rd5601, %rd5551;
	add.s64 	%rd5603, %rd5602, %rd5485;
	add.s64 	%rd5604, %rd5603, %rd5594;
	cvt.u32.u64 	%r4334, %rd5604;
	and.b32  	%r4335, %r4334, 67108863;
	shr.u64 	%rd5605, %rd5604, 26;
	add.s64 	%rd5606, %rd5459, %rd5458;
	add.s64 	%rd5607, %rd5606, %rd5460;
	add.s64 	%rd5608, %rd5607, %rd5461;
	add.s64 	%rd5609, %rd5608, %rd5462;
	add.s64 	%rd5610, %rd5609, %rd5523;
	add.s64 	%rd5611, %rd5610, %rd5522;
	add.s64 	%rd5612, %rd5611, %rd5521;
	add.s64 	%rd5613, %rd5612, %rd5520;
	add.s64 	%rd5614, %rd5613, %rd5457;
	add.s64 	%rd5615, %rd5614, %rd5605;
	cvt.u32.u64 	%r4336, %rd5615;
	and.b32  	%r4337, %r4336, 33554431;
	shr.u64 	%rd5616, %rd5615, 25;
	add.s64 	%rd5617, %rd5492, %rd5491;
	add.s64 	%rd5618, %rd5617, %rd5493;
	add.s64 	%rd5619, %rd5618, %rd5494;
	add.s64 	%rd5620, %rd5619, %rd5495;
	add.s64 	%rd5621, %rd5620, %rd5496;
	add.s64 	%rd5622, %rd5621, %rd5558;
	add.s64 	%rd5623, %rd5622, %rd5557;
	add.s64 	%rd5624, %rd5623, %rd5556;
	add.s64 	%rd5625, %rd5624, %rd5490;
	add.s64 	%rd5626, %rd5625, %rd5616;
	cvt.u32.u64 	%r4338, %rd5626;
	and.b32  	%r4339, %r4338, 67108863;
	shr.u64 	%rd5627, %rd5626, 26;
	add.s64 	%rd5628, %rd5465, %rd5464;
	add.s64 	%rd5629, %rd5628, %rd5466;
	add.s64 	%rd5630, %rd5629, %rd5467;
	add.s64 	%rd5631, %rd5630, %rd5468;
	add.s64 	%rd5632, %rd5631, %rd5469;
	add.s64 	%rd5633, %rd5632, %rd5470;
	add.s64 	%rd5634, %rd5633, %rd5525;
	add.s64 	%rd5635, %rd5634, %rd5524;
	add.s64 	%rd5636, %rd5635, %rd5463;
	add.s64 	%rd5637, %rd5636, %rd5627;
	cvt.u32.u64 	%r4340, %rd5637;
	and.b32  	%r4341, %r4340, 33554431;
	shr.u64 	%rd5638, %rd5637, 25;
	add.s64 	%rd5639, %rd5499, %rd5498;
	add.s64 	%rd5640, %rd5639, %rd5500;
	add.s64 	%rd5641, %rd5640, %rd5501;
	add.s64 	%rd5642, %rd5641, %rd5502;
	add.s64 	%rd5643, %rd5642, %rd5503;
	add.s64 	%rd5644, %rd5643, %rd5504;
	add.s64 	%rd5645, %rd5644, %rd5505;
	add.s64 	%rd5646, %rd5645, %rd5559;
	add.s64 	%rd5647, %rd5646, %rd5497;
	add.s64 	%rd5648, %rd5647, %rd5638;
	cvt.u32.u64 	%r4342, %rd5648;
	and.b32  	%r4343, %r4342, 67108863;
	shr.u64 	%rd5649, %rd5648, 26;
	add.s64 	%rd5650, %rd5473, %rd5472;
	add.s64 	%rd5651, %rd5650, %rd5474;
	add.s64 	%rd5652, %rd5651, %rd5475;
	add.s64 	%rd5653, %rd5652, %rd5476;
	add.s64 	%rd5654, %rd5653, %rd5477;
	add.s64 	%rd5655, %rd5654, %rd5478;
	add.s64 	%rd5656, %rd5655, %rd5479;
	add.s64 	%rd5657, %rd5656, %rd5480;
	add.s64 	%rd5658, %rd5657, %rd5471;
	add.s64 	%rd5659, %rd5658, %rd5649;
	cvt.u32.u64 	%r4344, %rd5659;
	and.b32  	%r4345, %r4344, 33554431;
	shr.u64 	%rd5660, %rd5659, 25;
	and.b64  	%rd5661, %rd5660, 4294967295;
	mul.lo.s64 	%rd5662, %rd5661, 19;
	add.s64 	%rd5663, %rd5662, %rd5560;
	cvt.u32.u64 	%r4346, %rd5663;
	and.b32  	%r4347, %r4346, 67108863;
	shr.u64 	%rd5664, %rd5663, 26;
	cvt.u32.u64 	%r4348, %rd5664;
	add.s32 	%r4349, %r4329, %r4348;
	mul.wide.u32 	%rd5665, %r4284, %r4284;
	shl.b32 	%r4350, %r4283, 1;
	and.b32  	%r4351, %r4350, 134217726;
	mul.wide.u32 	%rd5666, %r4351, %r4286;
	mul.wide.u32 	%rd5667, %r4351, %r4268;
	shl.b32 	%r4352, %r4286, 1;
	mul.wide.u32 	%rd5668, %r4352, %r4286;
	mul.wide.u32 	%rd5669, %r4351, %r4270;
	mul.wide.u32 	%rd5670, %r4352, %r4268;
	mul.wide.u32 	%rd5671, %r4351, %r4272;
	shl.b32 	%r4353, %r4269, 1;
	and.b32  	%r4354, %r4353, 67108862;
	mul.wide.u32 	%rd5672, %r4352, %r4354;
	mul.wide.u32 	%rd5673, %r4268, %r4268;
	shl.b32 	%r4355, %r4267, 1;
	and.b32  	%r4356, %r4355, 134217726;
	mul.wide.u32 	%rd5674, %r4351, %r4274;
	mul.wide.u32 	%rd5675, %r4352, %r4272;
	mul.wide.u32 	%rd5676, %r4270, %r4356;
	mul.wide.u32 	%rd5677, %r4351, %r4276;
	shl.b32 	%r4357, %r4273, 1;
	and.b32  	%r4358, %r4357, 67108862;
	mul.wide.u32 	%rd5678, %r4352, %r4358;
	mul.wide.u32 	%rd5679, %r4272, %r4356;
	mul.wide.u32 	%rd5680, %r4354, %r4270;
	mul.wide.u32 	%rd5681, %r4351, %r4278;
	mul.wide.u32 	%rd5682, %r4352, %r4276;
	mul.wide.u32 	%rd5683, %r4274, %r4356;
	mul.wide.u32 	%rd5684, %r4272, %r4354;
	mul.wide.u32 	%rd5685, %r4351, %r4280;
	shl.b32 	%r4359, %r4277, 1;
	and.b32  	%r4360, %r4359, 67108862;
	mul.wide.u32 	%rd5686, %r4352, %r4360;
	mul.wide.u32 	%rd5687, %r4276, %r4356;
	mul.wide.u32 	%rd5688, %r4358, %r4354;
	mul.wide.u32 	%rd5689, %r4272, %r4272;
	mul.wide.u32 	%rd5690, %r4351, %r4282;
	mul.wide.u32 	%rd5691, %r4352, %r4280;
	mul.wide.u32 	%rd5692, %r4278, %r4356;
	mul.wide.u32 	%rd5693, %r4276, %r4354;
	mul.wide.u32 	%rd5694, %r4358, %r4272;
	mul.lo.s32 	%r4361, %r4276, 19;
	mul.lo.s32 	%r4362, %r4278, 38;
	mul.lo.s32 	%r4363, %r4280, 19;
	mul.lo.s32 	%r4364, %r4282, 38;
	mul.wide.u32 	%rd5695, %r4352, %r4364;
	mul.wide.u32 	%rd5696, %r4363, %r4356;
	mul.wide.u32 	%rd5697, %r4362, %r4354;
	shl.b32 	%r4365, %r4271, 1;
	and.b32  	%r4366, %r4365, 134217726;
	mul.wide.u32 	%rd5698, %r4361, %r4366;
	mul.lo.s32 	%r4367, %r4274, 38;
	mul.wide.u32 	%rd5699, %r4367, %r4274;
	add.s64 	%rd5700, %rd5698, %rd5699;
	add.s64 	%rd5701, %rd5700, %rd5697;
	add.s64 	%rd5702, %rd5701, %rd5696;
	add.s64 	%rd5703, %rd5702, %rd5665;
	add.s64 	%rd5704, %rd5703, %rd5695;
	mul.wide.u32 	%rd5705, %r4364, %r4268;
	mul.wide.u32 	%rd5706, %r4363, %r4354;
	mul.wide.u32 	%rd5707, %r4362, %r4272;
	mul.wide.u32 	%rd5708, %r4361, %r4358;
	mul.wide.u32 	%rd5709, %r4364, %r4354;
	mul.wide.u32 	%rd5710, %r4363, %r4366;
	mul.wide.u32 	%rd5711, %r4362, %r4358;
	mul.wide.u32 	%rd5712, %r4361, %r4276;
	mul.wide.u32 	%rd5713, %r4364, %r4272;
	mul.wide.u32 	%rd5714, %r4363, %r4358;
	mul.wide.u32 	%rd5715, %r4362, %r4276;
	mul.wide.u32 	%rd5716, %r4364, %r4358;
	shl.b32 	%r4368, %r4275, 1;
	and.b32  	%r4369, %r4368, 134217726;
	mul.wide.u32 	%rd5717, %r4363, %r4369;
	mul.wide.u32 	%rd5718, %r4362, %r4278;
	mul.wide.u32 	%rd5719, %r4364, %r4276;
	mul.wide.u32 	%rd5720, %r4363, %r4360;
	mul.wide.u32 	%rd5721, %r4364, %r4360;
	mul.wide.u32 	%rd5722, %r4363, %r4280;
	mul.wide.u32 	%rd5723, %r4364, %r4280;
	mul.wide.u32 	%rd5724, %r4364, %r4282;
	and.b64  	%rd5725, %rd5704, 67108863;
	shr.u64 	%rd5726, %rd5704, 26;
	add.s64 	%rd5727, %rd5707, %rd5708;
	add.s64 	%rd5728, %rd5727, %rd5706;
	add.s64 	%rd5729, %rd5728, %rd5705;
	add.s64 	%rd5730, %rd5729, %rd5666;
	add.s64 	%rd5731, %rd5730, %rd5726;
	cvt.u32.u64 	%r4370, %rd5731;
	and.b32  	%r4371, %r4370, 33554431;
	shr.u64 	%rd5732, %rd5731, 25;
	add.s64 	%rd5733, %rd5711, %rd5712;
	add.s64 	%rd5734, %rd5733, %rd5710;
	add.s64 	%rd5735, %rd5734, %rd5709;
	add.s64 	%rd5736, %rd5735, %rd5667;
	add.s64 	%rd5737, %rd5736, %rd5668;
	add.s64 	%rd5738, %rd5737, %rd5732;
	cvt.u32.u64 	%r4372, %rd5738;
	and.b32  	%r4373, %r4372, 67108863;
	shr.u64 	%rd5739, %rd5738, 26;
	add.s64 	%rd5740, %rd5714, %rd5715;
	add.s64 	%rd5741, %rd5740, %rd5713;
	add.s64 	%rd5742, %rd5741, %rd5669;
	add.s64 	%rd5743, %rd5742, %rd5670;
	add.s64 	%rd5744, %rd5743, %rd5739;
	cvt.u32.u64 	%r4374, %rd5744;
	and.b32  	%r4375, %r4374, 33554431;
	shr.u64 	%rd5745, %rd5744, 25;
	add.s64 	%rd5746, %rd5718, %rd5673;
	add.s64 	%rd5747, %rd5746, %rd5717;
	add.s64 	%rd5748, %rd5747, %rd5716;
	add.s64 	%rd5749, %rd5748, %rd5671;
	add.s64 	%rd5750, %rd5749, %rd5672;
	add.s64 	%rd5751, %rd5750, %rd5745;
	cvt.u32.u64 	%r4376, %rd5751;
	and.b32  	%r4377, %r4376, 67108863;
	shr.u64 	%rd5752, %rd5751, 26;
	add.s64 	%rd5753, %rd5720, %rd5676;
	add.s64 	%rd5754, %rd5753, %rd5719;
	add.s64 	%rd5755, %rd5754, %rd5674;
	add.s64 	%rd5756, %rd5755, %rd5675;
	add.s64 	%rd5757, %rd5756, %rd5752;
	cvt.u32.u64 	%r4378, %rd5757;
	and.b32  	%r4379, %r4378, 33554431;
	shr.u64 	%rd5758, %rd5757, 25;
	add.s64 	%rd5759, %rd5679, %rd5680;
	add.s64 	%rd5760, %rd5759, %rd5722;
	add.s64 	%rd5761, %rd5760, %rd5721;
	add.s64 	%rd5762, %rd5761, %rd5677;
	add.s64 	%rd5763, %rd5762, %rd5678;
	add.s64 	%rd5764, %rd5763, %rd5758;
	cvt.u32.u64 	%r4380, %rd5764;
	and.b32  	%r4381, %r4380, 67108863;
	shr.u64 	%rd5765, %rd5764, 26;
	add.s64 	%rd5766, %rd5683, %rd5684;
	add.s64 	%rd5767, %rd5766, %rd5723;
	add.s64 	%rd5768, %rd5767, %rd5681;
	add.s64 	%rd5769, %rd5768, %rd5682;
	add.s64 	%rd5770, %rd5769, %rd5765;
	cvt.u32.u64 	%r4382, %rd5770;
	and.b32  	%r4383, %r4382, 33554431;
	shr.u64 	%rd5771, %rd5770, 25;
	add.s64 	%rd5772, %rd5688, %rd5689;
	add.s64 	%rd5773, %rd5772, %rd5687;
	add.s64 	%rd5774, %rd5773, %rd5724;
	add.s64 	%rd5775, %rd5774, %rd5685;
	add.s64 	%rd5776, %rd5775, %rd5686;
	add.s64 	%rd5777, %rd5776, %rd5771;
	cvt.u32.u64 	%r4384, %rd5777;
	and.b32  	%r4385, %r4384, 67108863;
	shr.u64 	%rd5778, %rd5777, 26;
	add.s64 	%rd5779, %rd5693, %rd5694;
	add.s64 	%rd5780, %rd5779, %rd5692;
	add.s64 	%rd5781, %rd5780, %rd5690;
	add.s64 	%rd5782, %rd5781, %rd5691;
	add.s64 	%rd5783, %rd5782, %rd5778;
	cvt.u32.u64 	%r4386, %rd5783;
	and.b32  	%r4387, %r4386, 33554431;
	shr.u64 	%rd5784, %rd5783, 25;
	and.b64  	%rd5785, %rd5784, 4294967295;
	mul.lo.s64 	%rd5786, %rd5785, 19;
	add.s64 	%rd5787, %rd5786, %rd5725;
	cvt.u32.u64 	%r4388, %rd5787;
	and.b32  	%r4389, %r4388, 67108863;
	shr.u64 	%rd5788, %rd5787, 26;
	cvt.u32.u64 	%r4390, %rd5788;
	add.s32 	%r4391, %r4371, %r4390;
	mul.wide.u32 	%rd5789, %r4325, %r4325;
	shl.b32 	%r4392, %r4324, 1;
	and.b32  	%r4393, %r4392, 134217726;
	mul.wide.u32 	%rd5790, %r4393, %r4327;
	mul.wide.u32 	%rd5791, %r4393, %r4309;
	shl.b32 	%r4394, %r4327, 1;
	mul.wide.u32 	%rd5792, %r4394, %r4327;
	mul.wide.u32 	%rd5793, %r4393, %r4311;
	mul.wide.u32 	%rd5794, %r4394, %r4309;
	mul.wide.u32 	%rd5795, %r4393, %r4313;
	shl.b32 	%r4395, %r4310, 1;
	and.b32  	%r4396, %r4395, 67108862;
	mul.wide.u32 	%rd5796, %r4394, %r4396;
	mul.wide.u32 	%rd5797, %r4309, %r4309;
	shl.b32 	%r4397, %r4308, 1;
	and.b32  	%r4398, %r4397, 134217726;
	mul.wide.u32 	%rd5798, %r4393, %r4315;
	mul.wide.u32 	%rd5799, %r4394, %r4313;
	mul.wide.u32 	%rd5800, %r4311, %r4398;
	mul.wide.u32 	%rd5801, %r4393, %r4317;
	shl.b32 	%r4399, %r4314, 1;
	and.b32  	%r4400, %r4399, 67108862;
	mul.wide.u32 	%rd5802, %r4394, %r4400;
	mul.wide.u32 	%rd5803, %r4313, %r4398;
	mul.wide.u32 	%rd5804, %r4396, %r4311;
	mul.wide.u32 	%rd5805, %r4393, %r4319;
	mul.wide.u32 	%rd5806, %r4394, %r4317;
	mul.wide.u32 	%rd5807, %r4315, %r4398;
	mul.wide.u32 	%rd5808, %r4313, %r4396;
	mul.wide.u32 	%rd5809, %r4393, %r4321;
	shl.b32 	%r4401, %r4318, 1;
	and.b32  	%r4402, %r4401, 67108862;
	mul.wide.u32 	%rd5810, %r4394, %r4402;
	mul.wide.u32 	%rd5811, %r4317, %r4398;
	mul.wide.u32 	%rd5812, %r4400, %r4396;
	mul.wide.u32 	%rd5813, %r4313, %r4313;
	mul.wide.u32 	%rd5814, %r4393, %r4323;
	mul.wide.u32 	%rd5815, %r4394, %r4321;
	mul.wide.u32 	%rd5816, %r4319, %r4398;
	mul.wide.u32 	%rd5817, %r4317, %r4396;
	mul.wide.u32 	%rd5818, %r4400, %r4313;
	mul.lo.s32 	%r4403, %r4317, 19;
	mul.lo.s32 	%r4404, %r4319, 38;
	mul.lo.s32 	%r4405, %r4321, 19;
	mul.lo.s32 	%r4406, %r4323, 38;
	mul.wide.u32 	%rd5819, %r4394, %r4406;
	mul.wide.u32 	%rd5820, %r4405, %r4398;
	mul.wide.u32 	%rd5821, %r4404, %r4396;
	shl.b32 	%r4407, %r4312, 1;
	and.b32  	%r4408, %r4407, 134217726;
	mul.wide.u32 	%rd5822, %r4403, %r4408;
	mul.lo.s32 	%r4409, %r4315, 38;
	mul.wide.u32 	%rd5823, %r4409, %r4315;
	add.s64 	%rd5824, %rd5822, %rd5823;
	add.s64 	%rd5825, %rd5824, %rd5821;
	add.s64 	%rd5826, %rd5825, %rd5820;
	add.s64 	%rd5827, %rd5826, %rd5789;
	add.s64 	%rd5828, %rd5827, %rd5819;
	mul.wide.u32 	%rd5829, %r4406, %r4309;
	mul.wide.u32 	%rd5830, %r4405, %r4396;
	mul.wide.u32 	%rd5831, %r4404, %r4313;
	mul.wide.u32 	%rd5832, %r4403, %r4400;
	mul.wide.u32 	%rd5833, %r4406, %r4396;
	mul.wide.u32 	%rd5834, %r4405, %r4408;
	mul.wide.u32 	%rd5835, %r4404, %r4400;
	mul.wide.u32 	%rd5836, %r4403, %r4317;
	mul.wide.u32 	%rd5837, %r4406, %r4313;
	mul.wide.u32 	%rd5838, %r4405, %r4400;
	mul.wide.u32 	%rd5839, %r4404, %r4317;
	mul.wide.u32 	%rd5840, %r4406, %r4400;
	shl.b32 	%r4410, %r4316, 1;
	and.b32  	%r4411, %r4410, 134217726;
	mul.wide.u32 	%rd5841, %r4405, %r4411;
	mul.wide.u32 	%rd5842, %r4404, %r4319;
	mul.wide.u32 	%rd5843, %r4406, %r4317;
	mul.wide.u32 	%rd5844, %r4405, %r4402;
	mul.wide.u32 	%rd5845, %r4406, %r4402;
	mul.wide.u32 	%rd5846, %r4405, %r4321;
	mul.wide.u32 	%rd5847, %r4406, %r4321;
	mul.wide.u32 	%rd5848, %r4406, %r4323;
	and.b64  	%rd5849, %rd5828, 67108863;
	shr.u64 	%rd5850, %rd5828, 26;
	add.s64 	%rd5851, %rd5831, %rd5832;
	add.s64 	%rd5852, %rd5851, %rd5830;
	add.s64 	%rd5853, %rd5852, %rd5829;
	add.s64 	%rd5854, %rd5853, %rd5790;
	add.s64 	%rd5855, %rd5854, %rd5850;
	cvt.u32.u64 	%r4412, %rd5855;
	and.b32  	%r4413, %r4412, 33554431;
	shr.u64 	%rd5856, %rd5855, 25;
	add.s64 	%rd5857, %rd5835, %rd5836;
	add.s64 	%rd5858, %rd5857, %rd5834;
	add.s64 	%rd5859, %rd5858, %rd5833;
	add.s64 	%rd5860, %rd5859, %rd5791;
	add.s64 	%rd5861, %rd5860, %rd5792;
	add.s64 	%rd5862, %rd5861, %rd5856;
	cvt.u32.u64 	%r4414, %rd5862;
	and.b32  	%r4415, %r4414, 67108863;
	shr.u64 	%rd5863, %rd5862, 26;
	add.s64 	%rd5864, %rd5838, %rd5839;
	add.s64 	%rd5865, %rd5864, %rd5837;
	add.s64 	%rd5866, %rd5865, %rd5793;
	add.s64 	%rd5867, %rd5866, %rd5794;
	add.s64 	%rd5868, %rd5867, %rd5863;
	cvt.u32.u64 	%r4416, %rd5868;
	and.b32  	%r4417, %r4416, 33554431;
	shr.u64 	%rd5869, %rd5868, 25;
	add.s64 	%rd5870, %rd5842, %rd5797;
	add.s64 	%rd5871, %rd5870, %rd5841;
	add.s64 	%rd5872, %rd5871, %rd5840;
	add.s64 	%rd5873, %rd5872, %rd5795;
	add.s64 	%rd5874, %rd5873, %rd5796;
	add.s64 	%rd5875, %rd5874, %rd5869;
	cvt.u32.u64 	%r4418, %rd5875;
	and.b32  	%r4419, %r4418, 67108863;
	shr.u64 	%rd5876, %rd5875, 26;
	add.s64 	%rd5877, %rd5844, %rd5800;
	add.s64 	%rd5878, %rd5877, %rd5843;
	add.s64 	%rd5879, %rd5878, %rd5798;
	add.s64 	%rd5880, %rd5879, %rd5799;
	add.s64 	%rd5881, %rd5880, %rd5876;
	cvt.u32.u64 	%r4420, %rd5881;
	and.b32  	%r4421, %r4420, 33554431;
	shr.u64 	%rd5882, %rd5881, 25;
	add.s64 	%rd5883, %rd5803, %rd5804;
	add.s64 	%rd5884, %rd5883, %rd5846;
	add.s64 	%rd5885, %rd5884, %rd5845;
	add.s64 	%rd5886, %rd5885, %rd5801;
	add.s64 	%rd5887, %rd5886, %rd5802;
	add.s64 	%rd5888, %rd5887, %rd5882;
	cvt.u32.u64 	%r4422, %rd5888;
	and.b32  	%r4423, %r4422, 67108863;
	shr.u64 	%rd5889, %rd5888, 26;
	add.s64 	%rd5890, %rd5807, %rd5808;
	add.s64 	%rd5891, %rd5890, %rd5847;
	add.s64 	%rd5892, %rd5891, %rd5805;
	add.s64 	%rd5893, %rd5892, %rd5806;
	add.s64 	%rd5894, %rd5893, %rd5889;
	cvt.u32.u64 	%r4424, %rd5894;
	and.b32  	%r4425, %r4424, 33554431;
	shr.u64 	%rd5895, %rd5894, 25;
	add.s64 	%rd5896, %rd5812, %rd5813;
	add.s64 	%rd5897, %rd5896, %rd5811;
	add.s64 	%rd5898, %rd5897, %rd5848;
	add.s64 	%rd5899, %rd5898, %rd5809;
	add.s64 	%rd5900, %rd5899, %rd5810;
	add.s64 	%rd5901, %rd5900, %rd5895;
	cvt.u32.u64 	%r4426, %rd5901;
	and.b32  	%r4427, %r4426, 67108863;
	shr.u64 	%rd5902, %rd5901, 26;
	add.s64 	%rd5903, %rd5817, %rd5818;
	add.s64 	%rd5904, %rd5903, %rd5816;
	add.s64 	%rd5905, %rd5904, %rd5814;
	add.s64 	%rd5906, %rd5905, %rd5815;
	add.s64 	%rd5907, %rd5906, %rd5902;
	cvt.u32.u64 	%r4428, %rd5907;
	and.b32  	%r4429, %r4428, 33554431;
	shr.u64 	%rd5908, %rd5907, 25;
	and.b64  	%rd5909, %rd5908, 4294967295;
	mul.lo.s64 	%rd5910, %rd5909, 19;
	add.s64 	%rd5911, %rd5910, %rd5849;
	cvt.u32.u64 	%r4430, %rd5911;
	and.b32  	%r4431, %r4430, 67108863;
	shr.u64 	%rd5912, %rd5911, 26;
	cvt.u32.u64 	%r4432, %rd5912;
	add.s32 	%r4433, %r4413, %r4432;
	mul.wide.u32 	%rd5913, %r4347, %r4347;
	shl.b32 	%r4434, %r4346, 1;
	and.b32  	%r4435, %r4434, 134217726;
	mul.wide.u32 	%rd5914, %r4435, %r4349;
	mul.wide.u32 	%rd5915, %r4435, %r4331;
	shl.b32 	%r4436, %r4349, 1;
	mul.wide.u32 	%rd5916, %r4436, %r4349;
	mul.wide.u32 	%rd5917, %r4435, %r4333;
	mul.wide.u32 	%rd5918, %r4436, %r4331;
	mul.wide.u32 	%rd5919, %r4435, %r4335;
	shl.b32 	%r4437, %r4332, 1;
	and.b32  	%r4438, %r4437, 67108862;
	mul.wide.u32 	%rd5920, %r4436, %r4438;
	mul.wide.u32 	%rd5921, %r4331, %r4331;
	shl.b32 	%r4439, %r4330, 1;
	and.b32  	%r4440, %r4439, 134217726;
	mul.wide.u32 	%rd5922, %r4435, %r4337;
	mul.wide.u32 	%rd5923, %r4436, %r4335;
	mul.wide.u32 	%rd5924, %r4333, %r4440;
	mul.wide.u32 	%rd5925, %r4435, %r4339;
	shl.b32 	%r4441, %r4336, 1;
	and.b32  	%r4442, %r4441, 67108862;
	mul.wide.u32 	%rd5926, %r4436, %r4442;
	mul.wide.u32 	%rd5927, %r4335, %r4440;
	mul.wide.u32 	%rd5928, %r4438, %r4333;
	mul.wide.u32 	%rd5929, %r4435, %r4341;
	mul.wide.u32 	%rd5930, %r4436, %r4339;
	mul.wide.u32 	%rd5931, %r4337, %r4440;
	mul.wide.u32 	%rd5932, %r4335, %r4438;
	mul.wide.u32 	%rd5933, %r4435, %r4343;
	shl.b32 	%r4443, %r4340, 1;
	and.b32  	%r4444, %r4443, 67108862;
	mul.wide.u32 	%rd5934, %r4436, %r4444;
	mul.wide.u32 	%rd5935, %r4339, %r4440;
	mul.wide.u32 	%rd5936, %r4442, %r4438;
	mul.wide.u32 	%rd5937, %r4335, %r4335;
	mul.wide.u32 	%rd5938, %r4435, %r4345;
	mul.wide.u32 	%rd5939, %r4436, %r4343;
	mul.wide.u32 	%rd5940, %r4341, %r4440;
	mul.wide.u32 	%rd5941, %r4339, %r4438;
	mul.wide.u32 	%rd5942, %r4442, %r4335;
	mul.lo.s32 	%r4445, %r4339, 19;
	mul.lo.s32 	%r4446, %r4341, 38;
	mul.lo.s32 	%r4447, %r4343, 19;
	mul.lo.s32 	%r4448, %r4345, 38;
	mul.wide.u32 	%rd5943, %r4436, %r4448;
	mul.wide.u32 	%rd5944, %r4447, %r4440;
	mul.wide.u32 	%rd5945, %r4446, %r4438;
	shl.b32 	%r4449, %r4334, 1;
	and.b32  	%r4450, %r4449, 134217726;
	mul.wide.u32 	%rd5946, %r4445, %r4450;
	mul.lo.s32 	%r4451, %r4337, 38;
	mul.wide.u32 	%rd5947, %r4451, %r4337;
	add.s64 	%rd5948, %rd5946, %rd5947;
	add.s64 	%rd5949, %rd5948, %rd5945;
	add.s64 	%rd5950, %rd5949, %rd5944;
	add.s64 	%rd5951, %rd5950, %rd5913;
	add.s64 	%rd5952, %rd5951, %rd5943;
	mul.wide.u32 	%rd5953, %r4448, %r4331;
	mul.wide.u32 	%rd5954, %r4447, %r4438;
	mul.wide.u32 	%rd5955, %r4446, %r4335;
	mul.wide.u32 	%rd5956, %r4445, %r4442;
	mul.wide.u32 	%rd5957, %r4448, %r4438;
	mul.wide.u32 	%rd5958, %r4447, %r4450;
	mul.wide.u32 	%rd5959, %r4446, %r4442;
	mul.wide.u32 	%rd5960, %r4445, %r4339;
	mul.wide.u32 	%rd5961, %r4448, %r4335;
	mul.wide.u32 	%rd5962, %r4447, %r4442;
	mul.wide.u32 	%rd5963, %r4446, %r4339;
	mul.wide.u32 	%rd5964, %r4448, %r4442;
	shl.b32 	%r4452, %r4338, 1;
	and.b32  	%r4453, %r4452, 134217726;
	mul.wide.u32 	%rd5965, %r4447, %r4453;
	mul.wide.u32 	%rd5966, %r4446, %r4341;
	mul.wide.u32 	%rd5967, %r4448, %r4339;
	mul.wide.u32 	%rd5968, %r4447, %r4444;
	mul.wide.u32 	%rd5969, %r4448, %r4444;
	mul.wide.u32 	%rd5970, %r4447, %r4343;
	mul.wide.u32 	%rd5971, %r4448, %r4343;
	mul.wide.u32 	%rd5972, %r4448, %r4345;
	and.b64  	%rd5973, %rd5952, 67108863;
	shr.u64 	%rd5974, %rd5952, 26;
	add.s64 	%rd5975, %rd5955, %rd5956;
	add.s64 	%rd5976, %rd5975, %rd5954;
	add.s64 	%rd5977, %rd5976, %rd5953;
	add.s64 	%rd5978, %rd5977, %rd5914;
	add.s64 	%rd5979, %rd5978, %rd5974;
	cvt.u32.u64 	%r4454, %rd5979;
	and.b32  	%r4455, %r4454, 33554431;
	shr.u64 	%rd5980, %rd5979, 25;
	add.s64 	%rd5981, %rd5959, %rd5960;
	add.s64 	%rd5982, %rd5981, %rd5958;
	add.s64 	%rd5983, %rd5982, %rd5957;
	add.s64 	%rd5984, %rd5983, %rd5915;
	add.s64 	%rd5985, %rd5984, %rd5916;
	add.s64 	%rd5986, %rd5985, %rd5980;
	cvt.u32.u64 	%r4456, %rd5986;
	shr.u64 	%rd5987, %rd5986, 26;
	add.s64 	%rd5988, %rd5962, %rd5963;
	add.s64 	%rd5989, %rd5988, %rd5961;
	add.s64 	%rd5990, %rd5989, %rd5917;
	add.s64 	%rd5991, %rd5990, %rd5918;
	add.s64 	%rd5992, %rd5991, %rd5987;
	cvt.u32.u64 	%r4457, %rd5992;
	shr.u64 	%rd5993, %rd5992, 25;
	add.s64 	%rd5994, %rd5966, %rd5921;
	add.s64 	%rd5995, %rd5994, %rd5965;
	add.s64 	%rd5996, %rd5995, %rd5964;
	add.s64 	%rd5997, %rd5996, %rd5919;
	add.s64 	%rd5998, %rd5997, %rd5920;
	add.s64 	%rd5999, %rd5998, %rd5993;
	cvt.u32.u64 	%r4458, %rd5999;
	shr.u64 	%rd6000, %rd5999, 26;
	add.s64 	%rd6001, %rd5968, %rd5924;
	add.s64 	%rd6002, %rd6001, %rd5967;
	add.s64 	%rd6003, %rd6002, %rd5922;
	add.s64 	%rd6004, %rd6003, %rd5923;
	add.s64 	%rd6005, %rd6004, %rd6000;
	cvt.u32.u64 	%r4459, %rd6005;
	shr.u64 	%rd6006, %rd6005, 25;
	add.s64 	%rd6007, %rd5927, %rd5928;
	add.s64 	%rd6008, %rd6007, %rd5970;
	add.s64 	%rd6009, %rd6008, %rd5969;
	add.s64 	%rd6010, %rd6009, %rd5925;
	add.s64 	%rd6011, %rd6010, %rd5926;
	add.s64 	%rd6012, %rd6011, %rd6006;
	cvt.u32.u64 	%r4460, %rd6012;
	shr.u64 	%rd6013, %rd6012, 26;
	add.s64 	%rd6014, %rd5931, %rd5932;
	add.s64 	%rd6015, %rd6014, %rd5971;
	add.s64 	%rd6016, %rd6015, %rd5929;
	add.s64 	%rd6017, %rd6016, %rd5930;
	add.s64 	%rd6018, %rd6017, %rd6013;
	cvt.u32.u64 	%r4461, %rd6018;
	shr.u64 	%rd6019, %rd6018, 25;
	add.s64 	%rd6020, %rd5936, %rd5937;
	add.s64 	%rd6021, %rd6020, %rd5935;
	add.s64 	%rd6022, %rd6021, %rd5972;
	add.s64 	%rd6023, %rd6022, %rd5933;
	add.s64 	%rd6024, %rd6023, %rd5934;
	add.s64 	%rd6025, %rd6024, %rd6019;
	cvt.u32.u64 	%r4462, %rd6025;
	shr.u64 	%rd6026, %rd6025, 26;
	add.s64 	%rd6027, %rd5941, %rd5942;
	add.s64 	%rd6028, %rd6027, %rd5940;
	add.s64 	%rd6029, %rd6028, %rd5938;
	add.s64 	%rd6030, %rd6029, %rd5939;
	add.s64 	%rd6031, %rd6030, %rd6026;
	cvt.u32.u64 	%r4463, %rd6031;
	shr.u64 	%rd6032, %rd6031, 25;
	and.b64  	%rd6033, %rd6032, 4294967295;
	mul.lo.s64 	%rd6034, %rd6033, 19;
	add.s64 	%rd6035, %rd6034, %rd5973;
	cvt.u32.u64 	%r4464, %rd6035;
	and.b32  	%r4465, %r4464, 33554432;
	shr.u64 	%rd6036, %rd6035, 26;
	cvt.u32.u64 	%r4466, %rd6036;
	add.s32 	%r4467, %r4455, %r4466;
	shl.b32 	%r4468, %r4464, 1;
	shr.u32 	%r4469, %r4465, 25;
	and.b32  	%r4470, %r4468, 67108862;
	shl.b32 	%r4471, %r4467, 1;
	or.b32  	%r4472, %r4471, %r4469;
	shr.u32 	%r4473, %r4472, 25;
	and.b32  	%r4474, %r4472, 33554431;
	shl.b32 	%r4475, %r4456, 1;
	and.b32  	%r4476, %r4475, 134217726;
	add.s32 	%r4477, %r4473, %r4476;
	shr.u32 	%r4478, %r4477, 26;
	and.b32  	%r4479, %r4477, 67108863;
	shl.b32 	%r4480, %r4457, 1;
	and.b32  	%r4481, %r4480, 67108862;
	add.s32 	%r4482, %r4478, %r4481;
	shr.u32 	%r4483, %r4482, 25;
	and.b32  	%r4484, %r4482, 33554431;
	shl.b32 	%r4485, %r4458, 1;
	and.b32  	%r4486, %r4485, 134217726;
	add.s32 	%r4487, %r4483, %r4486;
	shr.u32 	%r4488, %r4487, 26;
	and.b32  	%r4489, %r4487, 67108863;
	shl.b32 	%r4490, %r4459, 1;
	and.b32  	%r4491, %r4490, 67108862;
	add.s32 	%r4492, %r4488, %r4491;
	shr.u32 	%r4493, %r4492, 25;
	and.b32  	%r4494, %r4492, 33554431;
	shl.b32 	%r4495, %r4460, 1;
	and.b32  	%r4496, %r4495, 134217726;
	add.s32 	%r4497, %r4493, %r4496;
	shr.u32 	%r4498, %r4497, 26;
	and.b32  	%r4499, %r4497, 67108863;
	shl.b32 	%r4500, %r4461, 1;
	and.b32  	%r4501, %r4500, 67108862;
	add.s32 	%r4502, %r4498, %r4501;
	shr.u32 	%r4503, %r4502, 25;
	and.b32  	%r4504, %r4502, 33554431;
	shl.b32 	%r4505, %r4462, 1;
	and.b32  	%r4506, %r4505, 134217726;
	add.s32 	%r4507, %r4503, %r4506;
	shr.u32 	%r4508, %r4507, 26;
	and.b32  	%r4509, %r4507, 67108863;
	shl.b32 	%r4510, %r4463, 1;
	and.b32  	%r4511, %r4510, 67108862;
	add.s32 	%r4512, %r4508, %r4511;
	shr.u32 	%r4513, %r4512, 25;
	and.b32  	%r4514, %r4512, 33554431;
	add.s32 	%r4515, %r4284, %r4325;
	add.s32 	%r4516, %r4286, %r4327;
	add.s32 	%r4517, %r4268, %r4309;
	add.s32 	%r4518, %r4270, %r4311;
	add.s32 	%r4519, %r4272, %r4313;
	add.s32 	%r4520, %r4274, %r4315;
	add.s32 	%r4521, %r4276, %r4317;
	add.s32 	%r4522, %r4278, %r4319;
	add.s32 	%r4523, %r4280, %r4321;
	add.s32 	%r4524, %r4282, %r4323;
	mul.wide.u32 	%rd6037, %r4515, %r4515;
	shl.b32 	%r4525, %r4515, 1;
	mul.wide.u32 	%rd6038, %r4516, %r4525;
	mul.wide.u32 	%rd6039, %r4525, %r4517;
	shl.b32 	%r4526, %r4516, 1;
	mul.wide.u32 	%rd6040, %r4526, %r4516;
	mul.wide.u32 	%rd6041, %r4525, %r4518;
	mul.wide.u32 	%rd6042, %r4526, %r4517;
	mul.wide.u32 	%rd6043, %r4525, %r4519;
	shl.b32 	%r4527, %r4518, 1;
	mul.wide.u32 	%rd6044, %r4526, %r4527;
	mul.wide.u32 	%rd6045, %r4517, %r4517;
	shl.b32 	%r4528, %r4517, 1;
	mul.wide.u32 	%rd6046, %r4525, %r4520;
	mul.wide.u32 	%rd6047, %r4526, %r4519;
	mul.wide.u32 	%rd6048, %r4518, %r4528;
	mul.wide.u32 	%rd6049, %r4525, %r4521;
	shl.b32 	%r4529, %r4520, 1;
	mul.wide.u32 	%rd6050, %r4526, %r4529;
	mul.wide.u32 	%rd6051, %r4519, %r4528;
	mul.wide.u32 	%rd6052, %r4527, %r4518;
	mul.wide.u32 	%rd6053, %r4525, %r4522;
	mul.wide.u32 	%rd6054, %r4526, %r4521;
	mul.wide.u32 	%rd6055, %r4520, %r4528;
	mul.wide.u32 	%rd6056, %r4519, %r4527;
	mul.wide.u32 	%rd6057, %r4525, %r4523;
	shl.b32 	%r4530, %r4522, 1;
	mul.wide.u32 	%rd6058, %r4526, %r4530;
	mul.wide.u32 	%rd6059, %r4521, %r4528;
	mul.wide.u32 	%rd6060, %r4529, %r4527;
	mul.wide.u32 	%rd6061, %r4519, %r4519;
	mul.wide.u32 	%rd6062, %r4525, %r4524;
	mul.wide.u32 	%rd6063, %r4526, %r4523;
	mul.wide.u32 	%rd6064, %r4522, %r4528;
	mul.wide.u32 	%rd6065, %r4521, %r4527;
	mul.wide.u32 	%rd6066, %r4529, %r4519;
	mul.lo.s32 	%r4531, %r4521, 19;
	mul.lo.s32 	%r4532, %r4522, 38;
	mul.lo.s32 	%r4533, %r4523, 19;
	mul.lo.s32 	%r4534, %r4524, 38;
	mul.wide.u32 	%rd6067, %r4526, %r4534;
	mul.wide.u32 	%rd6068, %r4533, %r4528;
	mul.wide.u32 	%rd6069, %r4532, %r4527;
	shl.b32 	%r4535, %r4519, 1;
	mul.wide.u32 	%rd6070, %r4531, %r4535;
	mul.lo.s32 	%r4536, %r4520, 38;
	mul.wide.u32 	%rd6071, %r4536, %r4520;
	add.s64 	%rd6072, %rd6070, %rd6071;
	add.s64 	%rd6073, %rd6072, %rd6069;
	add.s64 	%rd6074, %rd6073, %rd6068;
	add.s64 	%rd6075, %rd6074, %rd6037;
	add.s64 	%rd6076, %rd6075, %rd6067;
	mul.wide.u32 	%rd6077, %r4534, %r4517;
	mul.wide.u32 	%rd6078, %r4533, %r4527;
	mul.wide.u32 	%rd6079, %r4532, %r4519;
	mul.wide.u32 	%rd6080, %r4531, %r4529;
	mul.wide.u32 	%rd6081, %r4534, %r4527;
	mul.wide.u32 	%rd6082, %r4533, %r4535;
	mul.wide.u32 	%rd6083, %r4532, %r4529;
	mul.wide.u32 	%rd6084, %r4531, %r4521;
	mul.wide.u32 	%rd6085, %r4534, %r4519;
	mul.wide.u32 	%rd6086, %r4533, %r4529;
	mul.wide.u32 	%rd6087, %r4532, %r4521;
	mul.wide.u32 	%rd6088, %r4534, %r4529;
	shl.b32 	%r4537, %r4521, 1;
	mul.wide.u32 	%rd6089, %r4533, %r4537;
	mul.wide.u32 	%rd6090, %r4532, %r4522;
	mul.wide.u32 	%rd6091, %r4534, %r4521;
	mul.wide.u32 	%rd6092, %r4533, %r4530;
	mul.wide.u32 	%rd6093, %r4534, %r4530;
	mul.wide.u32 	%rd6094, %r4533, %r4523;
	mul.wide.u32 	%rd6095, %r4534, %r4523;
	mul.wide.u32 	%rd6096, %r4534, %r4524;
	and.b64  	%rd6097, %rd6076, 67108863;
	shr.u64 	%rd6098, %rd6076, 26;
	add.s64 	%rd6099, %rd6079, %rd6080;
	add.s64 	%rd6100, %rd6099, %rd6078;
	add.s64 	%rd6101, %rd6100, %rd6077;
	add.s64 	%rd6102, %rd6101, %rd6038;
	add.s64 	%rd6103, %rd6102, %rd6098;
	cvt.u32.u64 	%r4538, %rd6103;
	and.b32  	%r4539, %r4538, 33554431;
	shr.u64 	%rd6104, %rd6103, 25;
	add.s64 	%rd6105, %rd6083, %rd6084;
	add.s64 	%rd6106, %rd6105, %rd6082;
	add.s64 	%rd6107, %rd6106, %rd6081;
	add.s64 	%rd6108, %rd6107, %rd6039;
	add.s64 	%rd6109, %rd6108, %rd6040;
	add.s64 	%rd6110, %rd6109, %rd6104;
	cvt.u32.u64 	%r4540, %rd6110;
	and.b32  	%r4541, %r4540, 67108863;
	shr.u64 	%rd6111, %rd6110, 26;
	add.s64 	%rd6112, %rd6086, %rd6087;
	add.s64 	%rd6113, %rd6112, %rd6085;
	add.s64 	%rd6114, %rd6113, %rd6041;
	add.s64 	%rd6115, %rd6114, %rd6042;
	add.s64 	%rd6116, %rd6115, %rd6111;
	cvt.u32.u64 	%r4542, %rd6116;
	and.b32  	%r4543, %r4542, 33554431;
	shr.u64 	%rd6117, %rd6116, 25;
	add.s64 	%rd6118, %rd6090, %rd6045;
	add.s64 	%rd6119, %rd6118, %rd6089;
	add.s64 	%rd6120, %rd6119, %rd6088;
	add.s64 	%rd6121, %rd6120, %rd6043;
	add.s64 	%rd6122, %rd6121, %rd6044;
	add.s64 	%rd6123, %rd6122, %rd6117;
	cvt.u32.u64 	%r4544, %rd6123;
	and.b32  	%r4545, %r4544, 67108863;
	shr.u64 	%rd6124, %rd6123, 26;
	add.s64 	%rd6125, %rd6092, %rd6048;
	add.s64 	%rd6126, %rd6125, %rd6091;
	add.s64 	%rd6127, %rd6126, %rd6046;
	add.s64 	%rd6128, %rd6127, %rd6047;
	add.s64 	%rd6129, %rd6128, %rd6124;
	cvt.u32.u64 	%r4546, %rd6129;
	and.b32  	%r4547, %r4546, 33554431;
	shr.u64 	%rd6130, %rd6129, 25;
	add.s64 	%rd6131, %rd6051, %rd6052;
	add.s64 	%rd6132, %rd6131, %rd6094;
	add.s64 	%rd6133, %rd6132, %rd6093;
	add.s64 	%rd6134, %rd6133, %rd6049;
	add.s64 	%rd6135, %rd6134, %rd6050;
	add.s64 	%rd6136, %rd6135, %rd6130;
	cvt.u32.u64 	%r4548, %rd6136;
	and.b32  	%r4549, %r4548, 67108863;
	shr.u64 	%rd6137, %rd6136, 26;
	add.s64 	%rd6138, %rd6055, %rd6056;
	add.s64 	%rd6139, %rd6138, %rd6095;
	add.s64 	%rd6140, %rd6139, %rd6053;
	add.s64 	%rd6141, %rd6140, %rd6054;
	add.s64 	%rd6142, %rd6141, %rd6137;
	cvt.u32.u64 	%r4550, %rd6142;
	and.b32  	%r4551, %r4550, 33554431;
	shr.u64 	%rd6143, %rd6142, 25;
	add.s64 	%rd6144, %rd6060, %rd6061;
	add.s64 	%rd6145, %rd6144, %rd6059;
	add.s64 	%rd6146, %rd6145, %rd6096;
	add.s64 	%rd6147, %rd6146, %rd6057;
	add.s64 	%rd6148, %rd6147, %rd6058;
	add.s64 	%rd6149, %rd6148, %rd6143;
	cvt.u32.u64 	%r4552, %rd6149;
	and.b32  	%r4553, %r4552, 67108863;
	shr.u64 	%rd6150, %rd6149, 26;
	add.s64 	%rd6151, %rd6065, %rd6066;
	add.s64 	%rd6152, %rd6151, %rd6064;
	add.s64 	%rd6153, %rd6152, %rd6062;
	add.s64 	%rd6154, %rd6153, %rd6063;
	add.s64 	%rd6155, %rd6154, %rd6150;
	cvt.u32.u64 	%r4554, %rd6155;
	and.b32  	%r4555, %r4554, 33554431;
	shr.u64 	%rd6156, %rd6155, 25;
	and.b64  	%rd6157, %rd6156, 4294967295;
	mul.lo.s64 	%rd6158, %rd6157, 19;
	add.s64 	%rd6159, %rd6158, %rd6097;
	cvt.u32.u64 	%r4556, %rd6159;
	and.b32  	%r4557, %r4556, 67108863;
	shr.u64 	%rd6160, %rd6159, 26;
	cvt.u32.u64 	%r4558, %rd6160;
	add.s32 	%r4559, %r4389, %r4431;
	add.s32 	%r4560, %r4391, %r4433;
	add.s32 	%r4561, %r4373, %r4415;
	add.s32 	%r4562, %r4375, %r4417;
	add.s32 	%r4563, %r4377, %r4419;
	add.s32 	%r4564, %r4379, %r4421;
	add.s32 	%r4565, %r4381, %r4423;
	add.s32 	%r4566, %r4383, %r4425;
	add.s32 	%r4567, %r4385, %r4427;
	add.s32 	%r4568, %r4387, %r4429;
	add.s32 	%r4569, %r4431, 134217690;
	sub.s32 	%r4570, %r4569, %r4389;
	shr.u32 	%r4571, %r4570, 26;
	and.b32  	%r4572, %r4570, 67108863;
	add.s32 	%r4573, %r4433, 67108862;
	sub.s32 	%r4574, %r4573, %r4391;
	add.s32 	%r4575, %r4574, %r4571;
	shr.u32 	%r4576, %r4575, 25;
	and.b32  	%r4577, %r4575, 33554431;
	add.s32 	%r4578, %r4415, 134217726;
	sub.s32 	%r4579, %r4578, %r4373;
	add.s32 	%r4580, %r4579, %r4576;
	shr.u32 	%r4581, %r4580, 26;
	and.b32  	%r4582, %r4580, 67108863;
	add.s32 	%r4583, %r4417, 67108862;
	sub.s32 	%r4584, %r4583, %r4375;
	add.s32 	%r4585, %r4584, %r4581;
	shr.u32 	%r4586, %r4585, 25;
	and.b32  	%r4587, %r4585, 33554431;
	add.s32 	%r4588, %r4419, 134217726;
	sub.s32 	%r4589, %r4588, %r4377;
	add.s32 	%r4590, %r4589, %r4586;
	add.s32 	%r4591, %r4421, 67108862;
	sub.s32 	%r4592, %r4591, %r4379;
	add.s32 	%r4593, %r4423, 134217726;
	sub.s32 	%r4594, %r4593, %r4381;
	add.s32 	%r4595, %r4425, 67108862;
	sub.s32 	%r4596, %r4595, %r4383;
	add.s32 	%r4597, %r4427, 134217726;
	sub.s32 	%r4598, %r4597, %r4385;
	add.s32 	%r4599, %r4429, 67108862;
	sub.s32 	%r4600, %r4599, %r4387;
	sub.s32 	%r4601, %r3680, %r4559;
	add.s32 	%r4602, %r4601, %r4557;
	shr.u32 	%r4603, %r4602, 26;
	and.b32  	%r4604, %r4602, 67108863;
	add.s32 	%r4605, %r4539, %r4558;
	add.s32 	%r4606, %r4605, 134217724;
	sub.s32 	%r4607, %r4606, %r4560;
	add.s32 	%r4608, %r4607, %r4603;
	shr.u32 	%r4609, %r4608, 25;
	and.b32  	%r4610, %r4608, 33554431;
	sub.s32 	%r4611, %r3692, %r4561;
	add.s32 	%r4612, %r4611, %r4541;
	add.s32 	%r4613, %r4612, %r4609;
	shr.u32 	%r4614, %r4613, 26;
	and.b32  	%r4615, %r4613, 67108863;
	sub.s32 	%r4616, %r3686, %r4562;
	add.s32 	%r4617, %r4616, %r4543;
	add.s32 	%r4618, %r4617, %r4614;
	shr.u32 	%r4619, %r4618, 25;
	and.b32  	%r4620, %r4618, 33554431;
	sub.s32 	%r4621, %r3692, %r4563;
	add.s32 	%r4622, %r4621, %r4545;
	add.s32 	%r4623, %r4622, %r4619;
	shr.u32 	%r4624, %r4623, 26;
	and.b32  	%r4625, %r4623, 67108863;
	sub.s32 	%r4626, %r3686, %r4564;
	add.s32 	%r4627, %r4626, %r4547;
	add.s32 	%r4628, %r4627, %r4624;
	shr.u32 	%r4629, %r4628, 25;
	and.b32  	%r4630, %r4628, 33554431;
	sub.s32 	%r4631, %r3692, %r4565;
	add.s32 	%r4632, %r4631, %r4549;
	add.s32 	%r4633, %r4632, %r4629;
	shr.u32 	%r4634, %r4633, 26;
	and.b32  	%r4635, %r4633, 67108863;
	sub.s32 	%r4636, %r3686, %r4566;
	add.s32 	%r4637, %r4636, %r4551;
	add.s32 	%r4638, %r4637, %r4634;
	shr.u32 	%r4639, %r4638, 25;
	and.b32  	%r4640, %r4638, 33554431;
	sub.s32 	%r4641, %r3692, %r4567;
	add.s32 	%r4642, %r4641, %r4553;
	add.s32 	%r4643, %r4642, %r4639;
	shr.u32 	%r4644, %r4643, 26;
	and.b32  	%r4645, %r4643, 67108863;
	sub.s32 	%r4646, %r3686, %r4568;
	add.s32 	%r4647, %r4646, %r4555;
	add.s32 	%r4648, %r4647, %r4644;
	shr.u32 	%r4649, %r4648, 25;
	and.b32  	%r4650, %r4648, 33554431;
	mad.lo.s32 	%r4651, %r4649, 19, %r4604;
	sub.s32 	%r4652, %r3680, %r4572;
	add.s32 	%r4653, %r4652, %r4470;
	mad.lo.s32 	%r4654, %r4513, 19, %r4653;
	shr.u32 	%r4655, %r4654, 26;
	and.b32  	%r4656, %r4654, 67108863;
	sub.s32 	%r4657, %r3686, %r4577;
	add.s32 	%r4658, %r4657, %r4474;
	add.s32 	%r4659, %r4658, %r4655;
	shr.u32 	%r4660, %r4659, 25;
	and.b32  	%r4661, %r4659, 33554431;
	sub.s32 	%r4662, %r3692, %r4582;
	add.s32 	%r4663, %r4662, %r4479;
	add.s32 	%r4664, %r4663, %r4660;
	shr.u32 	%r4665, %r4664, 26;
	and.b32  	%r4666, %r4664, 67108863;
	sub.s32 	%r4667, %r3686, %r4587;
	add.s32 	%r4668, %r4667, %r4484;
	add.s32 	%r4669, %r4668, %r4665;
	shr.u32 	%r4670, %r4669, 25;
	and.b32  	%r4671, %r4669, 33554431;
	sub.s32 	%r4672, %r3692, %r4590;
	add.s32 	%r4673, %r4672, %r4489;
	add.s32 	%r4674, %r4673, %r4670;
	shr.u32 	%r4675, %r4674, 26;
	and.b32  	%r4676, %r4674, 67108863;
	sub.s32 	%r4677, %r3686, %r4592;
	add.s32 	%r4678, %r4677, %r4494;
	add.s32 	%r4679, %r4678, %r4675;
	shr.u32 	%r4680, %r4679, 25;
	and.b32  	%r4681, %r4679, 33554431;
	sub.s32 	%r4682, %r3692, %r4594;
	add.s32 	%r4683, %r4682, %r4499;
	add.s32 	%r4684, %r4683, %r4680;
	shr.u32 	%r4685, %r4684, 26;
	and.b32  	%r4686, %r4684, 67108863;
	sub.s32 	%r4687, %r3686, %r4596;
	add.s32 	%r4688, %r4687, %r4504;
	add.s32 	%r4689, %r4688, %r4685;
	shr.u32 	%r4690, %r4689, 25;
	and.b32  	%r4691, %r4689, 33554431;
	sub.s32 	%r4692, %r3692, %r4598;
	add.s32 	%r4693, %r4692, %r4509;
	add.s32 	%r4694, %r4693, %r4690;
	shr.u32 	%r4695, %r4694, 26;
	and.b32  	%r4696, %r4694, 67108863;
	sub.s32 	%r4697, %r3686, %r4600;
	add.s32 	%r4698, %r4697, %r4514;
	add.s32 	%r4699, %r4698, %r4695;
	shr.u32 	%r4700, %r4699, 25;
	and.b32  	%r4701, %r4699, 33554431;
	mad.lo.s32 	%r4702, %r4700, 19, %r4656;
	mul.wide.u32 	%rd6161, %r4702, %r4610;
	mul.wide.u32 	%rd6162, %r4651, %r4661;
	mul.wide.u32 	%rd6163, %r4702, %r4620;
	mul.wide.u32 	%rd6164, %r4661, %r4615;
	mul.wide.u32 	%rd6165, %r4666, %r4610;
	mul.wide.u32 	%rd6166, %r4671, %r4651;
	mul.wide.u32 	%rd6167, %r4702, %r4630;
	mul.wide.u32 	%rd6168, %r4661, %r4625;
	mul.wide.u32 	%rd6169, %r4666, %r4620;
	mul.wide.u32 	%rd6170, %r4671, %r4615;
	mul.wide.u32 	%rd6171, %r4676, %r4610;
	mul.wide.u32 	%rd6172, %r4681, %r4651;
	mul.wide.u32 	%rd6173, %r4702, %r4640;
	mul.wide.u32 	%rd6174, %r4661, %r4635;
	mul.wide.u32 	%rd6175, %r4666, %r4630;
	mul.wide.u32 	%rd6176, %r4671, %r4625;
	mul.wide.u32 	%rd6177, %r4676, %r4620;
	mul.wide.u32 	%rd6178, %r4681, %r4615;
	mul.wide.u32 	%rd6179, %r4686, %r4610;
	mul.wide.u32 	%rd6180, %r4691, %r4651;
	mul.wide.u32 	%rd6181, %r4702, %r4650;
	mul.wide.u32 	%rd6182, %r4661, %r4645;
	mul.wide.u32 	%rd6183, %r4666, %r4640;
	mul.wide.u32 	%rd6184, %r4671, %r4635;
	mul.wide.u32 	%rd6185, %r4676, %r4630;
	mul.wide.u32 	%rd6186, %r4681, %r4625;
	mul.wide.u32 	%rd6187, %r4686, %r4620;
	mul.wide.u32 	%rd6188, %r4691, %r4615;
	mul.wide.u32 	%rd6189, %r4696, %r4610;
	mul.wide.u32 	%rd6190, %r4701, %r4651;
	shl.b32 	%r4703, %r4659, 1;
	and.b32  	%r4704, %r4703, 67108862;
	shl.b32 	%r4705, %r4669, 1;
	and.b32  	%r4706, %r4705, 67108862;
	shl.b32 	%r4707, %r4679, 1;
	and.b32  	%r4708, %r4707, 67108862;
	shl.b32 	%r4709, %r4689, 1;
	and.b32  	%r4710, %r4709, 67108862;
	mul.wide.u32 	%rd6191, %r4702, %r4651;
	mul.wide.u32 	%rd6192, %r4702, %r4615;
	mul.wide.u32 	%rd6193, %r4704, %r4610;
	mul.wide.u32 	%rd6194, %r4666, %r4651;
	mul.wide.u32 	%rd6195, %r4702, %r4625;
	mul.wide.u32 	%rd6196, %r4704, %r4620;
	mul.wide.u32 	%rd6197, %r4666, %r4615;
	mul.wide.u32 	%rd6198, %r4706, %r4610;
	mul.wide.u32 	%rd6199, %r4676, %r4651;
	mul.wide.u32 	%rd6200, %r4702, %r4635;
	mul.wide.u32 	%rd6201, %r4704, %r4630;
	mul.wide.u32 	%rd6202, %r4666, %r4625;
	mul.wide.u32 	%rd6203, %r4706, %r4620;
	mul.wide.u32 	%rd6204, %r4676, %r4615;
	mul.wide.u32 	%rd6205, %r4708, %r4610;
	mul.wide.u32 	%rd6206, %r4686, %r4651;
	mul.wide.u32 	%rd6207, %r4702, %r4645;
	mul.wide.u32 	%rd6208, %r4704, %r4640;
	mul.wide.u32 	%rd6209, %r4666, %r4635;
	mul.wide.u32 	%rd6210, %r4706, %r4630;
	mul.wide.u32 	%rd6211, %r4676, %r4625;
	mul.wide.u32 	%rd6212, %r4708, %r4620;
	mul.wide.u32 	%rd6213, %r4686, %r4615;
	mul.wide.u32 	%rd6214, %r4710, %r4610;
	mul.wide.u32 	%rd6215, %r4696, %r4651;
	mul.lo.s32 	%r4711, %r4661, 38;
	mul.lo.s32 	%r4712, %r4666, 19;
	mul.lo.s32 	%r4713, %r4671, 19;
	mul.lo.s32 	%r4714, %r4676, 19;
	mul.lo.s32 	%r4715, %r4681, 19;
	mul.lo.s32 	%r4716, %r4686, 19;
	mul.lo.s32 	%r4717, %r4691, 19;
	mul.lo.s32 	%r4718, %r4696, 19;
	mul.lo.s32 	%r4719, %r4701, 19;
	mul.wide.u32 	%rd6216, %r4719, %r4615;
	mul.wide.u32 	%rd6217, %r4718, %r4620;
	mul.wide.u32 	%rd6218, %r4717, %r4625;
	mul.wide.u32 	%rd6219, %r4716, %r4630;
	mul.wide.u32 	%rd6220, %r4715, %r4635;
	mul.wide.u32 	%rd6221, %r4714, %r4640;
	mul.wide.u32 	%rd6222, %r4713, %r4645;
	mul.wide.u32 	%rd6223, %r4712, %r4650;
	mul.wide.u32 	%rd6224, %r4719, %r4625;
	mul.wide.u32 	%rd6225, %r4718, %r4630;
	mul.wide.u32 	%rd6226, %r4717, %r4635;
	mul.wide.u32 	%rd6227, %r4716, %r4640;
	mul.wide.u32 	%rd6228, %r4715, %r4645;
	mul.wide.u32 	%rd6229, %r4714, %r4650;
	mul.wide.u32 	%rd6230, %r4719, %r4635;
	mul.wide.u32 	%rd6231, %r4718, %r4640;
	mul.wide.u32 	%rd6232, %r4717, %r4645;
	mul.wide.u32 	%rd6233, %r4716, %r4650;
	mul.wide.u32 	%rd6234, %r4719, %r4645;
	mul.wide.u32 	%rd6235, %r4718, %r4650;
	mul.lo.s32 	%r4720, %r4671, 38;
	mul.lo.s32 	%r4721, %r4681, 38;
	mul.lo.s32 	%r4722, %r4691, 38;
	mul.lo.s32 	%r4723, %r4701, 38;
	mul.wide.u32 	%rd6236, %r4723, %r4610;
	mul.wide.u32 	%rd6237, %r4718, %r4615;
	mul.wide.u32 	%rd6238, %r4722, %r4620;
	mul.wide.u32 	%rd6239, %r4716, %r4625;
	mul.wide.u32 	%rd6240, %r4721, %r4630;
	mul.wide.u32 	%rd6241, %r4714, %r4635;
	mul.wide.u32 	%rd6242, %r4720, %r4640;
	mul.wide.u32 	%rd6243, %r4712, %r4645;
	mul.wide.u32 	%rd6244, %r4711, %r4650;
	add.s64 	%rd6245, %rd6243, %rd6244;
	add.s64 	%rd6246, %rd6245, %rd6242;
	add.s64 	%rd6247, %rd6246, %rd6241;
	add.s64 	%rd6248, %rd6247, %rd6240;
	add.s64 	%rd6249, %rd6248, %rd6239;
	add.s64 	%rd6250, %rd6249, %rd6238;
	add.s64 	%rd6251, %rd6250, %rd6237;
	add.s64 	%rd6252, %rd6251, %rd6236;
	add.s64 	%rd6253, %rd6252, %rd6191;
	mul.wide.u32 	%rd6254, %r4723, %r4620;
	mul.wide.u32 	%rd6255, %r4718, %r4625;
	mul.wide.u32 	%rd6256, %r4722, %r4630;
	mul.wide.u32 	%rd6257, %r4716, %r4635;
	mul.wide.u32 	%rd6258, %r4721, %r4640;
	mul.wide.u32 	%rd6259, %r4714, %r4645;
	mul.wide.u32 	%rd6260, %r4720, %r4650;
	mul.wide.u32 	%rd6261, %r4723, %r4630;
	mul.wide.u32 	%rd6262, %r4718, %r4635;
	mul.wide.u32 	%rd6263, %r4722, %r4640;
	mul.wide.u32 	%rd6264, %r4716, %r4645;
	mul.wide.u32 	%rd6265, %r4721, %r4650;
	mul.wide.u32 	%rd6266, %r4723, %r4640;
	mul.wide.u32 	%rd6267, %r4718, %r4645;
	mul.wide.u32 	%rd6268, %r4722, %r4650;
	mul.wide.u32 	%rd6269, %r4723, %r4650;
	and.b64  	%rd6270, %rd6253, 67108863;
	shr.u64 	%rd6271, %rd6253, 26;
	add.s64 	%rd6272, %rd6223, %rd6162;
	add.s64 	%rd6273, %rd6272, %rd6222;
	add.s64 	%rd6274, %rd6273, %rd6221;
	add.s64 	%rd6275, %rd6274, %rd6220;
	add.s64 	%rd6276, %rd6275, %rd6219;
	add.s64 	%rd6277, %rd6276, %rd6218;
	add.s64 	%rd6278, %rd6277, %rd6217;
	add.s64 	%rd6279, %rd6278, %rd6216;
	add.s64 	%rd6280, %rd6279, %rd6161;
	add.s64 	%rd6281, %rd6280, %rd6271;
	cvt.u32.u64 	%r4724, %rd6281;
	and.b32  	%r4725, %r4724, 33554431;
	shr.u64 	%rd6282, %rd6281, 25;
	add.s64 	%rd6283, %rd6194, %rd6193;
	add.s64 	%rd6284, %rd6283, %rd6260;
	add.s64 	%rd6285, %rd6284, %rd6259;
	add.s64 	%rd6286, %rd6285, %rd6258;
	add.s64 	%rd6287, %rd6286, %rd6257;
	add.s64 	%rd6288, %rd6287, %rd6256;
	add.s64 	%rd6289, %rd6288, %rd6255;
	add.s64 	%rd6290, %rd6289, %rd6254;
	add.s64 	%rd6291, %rd6290, %rd6192;
	add.s64 	%rd6292, %rd6291, %rd6282;
	cvt.u32.u64 	%r4726, %rd6292;
	and.b32  	%r4727, %r4726, 67108863;
	shr.u64 	%rd6293, %rd6292, 26;
	add.s64 	%rd6294, %rd6165, %rd6164;
	add.s64 	%rd6295, %rd6294, %rd6166;
	add.s64 	%rd6296, %rd6295, %rd6229;
	add.s64 	%rd6297, %rd6296, %rd6228;
	add.s64 	%rd6298, %rd6297, %rd6227;
	add.s64 	%rd6299, %rd6298, %rd6226;
	add.s64 	%rd6300, %rd6299, %rd6225;
	add.s64 	%rd6301, %rd6300, %rd6224;
	add.s64 	%rd6302, %rd6301, %rd6163;
	add.s64 	%rd6303, %rd6302, %rd6293;
	cvt.u32.u64 	%r4728, %rd6303;
	and.b32  	%r4729, %r4728, 33554431;
	shr.u64 	%rd6304, %rd6303, 25;
	add.s64 	%rd6305, %rd6197, %rd6196;
	add.s64 	%rd6306, %rd6305, %rd6198;
	add.s64 	%rd6307, %rd6306, %rd6199;
	add.s64 	%rd6308, %rd6307, %rd6265;
	add.s64 	%rd6309, %rd6308, %rd6264;
	add.s64 	%rd6310, %rd6309, %rd6263;
	add.s64 	%rd6311, %rd6310, %rd6262;
	add.s64 	%rd6312, %rd6311, %rd6261;
	add.s64 	%rd6313, %rd6312, %rd6195;
	add.s64 	%rd6314, %rd6313, %rd6304;
	cvt.u32.u64 	%r4730, %rd6314;
	and.b32  	%r4731, %r4730, 67108863;
	shr.u64 	%rd6315, %rd6314, 26;
	add.s64 	%rd6316, %rd6169, %rd6168;
	add.s64 	%rd6317, %rd6316, %rd6170;
	add.s64 	%rd6318, %rd6317, %rd6171;
	add.s64 	%rd6319, %rd6318, %rd6172;
	add.s64 	%rd6320, %rd6319, %rd6233;
	add.s64 	%rd6321, %rd6320, %rd6232;
	add.s64 	%rd6322, %rd6321, %rd6231;
	add.s64 	%rd6323, %rd6322, %rd6230;
	add.s64 	%rd6324, %rd6323, %rd6167;
	add.s64 	%rd6325, %rd6324, %rd6315;
	cvt.u32.u64 	%r4732, %rd6325;
	and.b32  	%r4733, %r4732, 33554431;
	shr.u64 	%rd6326, %rd6325, 25;
	add.s64 	%rd6327, %rd6202, %rd6201;
	add.s64 	%rd6328, %rd6327, %rd6203;
	add.s64 	%rd6329, %rd6328, %rd6204;
	add.s64 	%rd6330, %rd6329, %rd6205;
	add.s64 	%rd6331, %rd6330, %rd6206;
	add.s64 	%rd6332, %rd6331, %rd6268;
	add.s64 	%rd6333, %rd6332, %rd6267;
	add.s64 	%rd6334, %rd6333, %rd6266;
	add.s64 	%rd6335, %rd6334, %rd6200;
	add.s64 	%rd6336, %rd6335, %rd6326;
	cvt.u32.u64 	%r4734, %rd6336;
	and.b32  	%r4735, %r4734, 67108863;
	shr.u64 	%rd6337, %rd6336, 26;
	add.s64 	%rd6338, %rd6175, %rd6174;
	add.s64 	%rd6339, %rd6338, %rd6176;
	add.s64 	%rd6340, %rd6339, %rd6177;
	add.s64 	%rd6341, %rd6340, %rd6178;
	add.s64 	%rd6342, %rd6341, %rd6179;
	add.s64 	%rd6343, %rd6342, %rd6180;
	add.s64 	%rd6344, %rd6343, %rd6235;
	add.s64 	%rd6345, %rd6344, %rd6234;
	add.s64 	%rd6346, %rd6345, %rd6173;
	add.s64 	%rd6347, %rd6346, %rd6337;
	cvt.u32.u64 	%r4736, %rd6347;
	and.b32  	%r4737, %r4736, 33554431;
	shr.u64 	%rd6348, %rd6347, 25;
	add.s64 	%rd6349, %rd6209, %rd6208;
	add.s64 	%rd6350, %rd6349, %rd6210;
	add.s64 	%rd6351, %rd6350, %rd6211;
	add.s64 	%rd6352, %rd6351, %rd6212;
	add.s64 	%rd6353, %rd6352, %rd6213;
	add.s64 	%rd6354, %rd6353, %rd6214;
	add.s64 	%rd6355, %rd6354, %rd6215;
	add.s64 	%rd6356, %rd6355, %rd6269;
	add.s64 	%rd6357, %rd6356, %rd6207;
	add.s64 	%rd6358, %rd6357, %rd6348;
	cvt.u32.u64 	%r4738, %rd6358;
	and.b32  	%r4739, %r4738, 67108863;
	shr.u64 	%rd6359, %rd6358, 26;
	add.s64 	%rd6360, %rd6183, %rd6182;
	add.s64 	%rd6361, %rd6360, %rd6184;
	add.s64 	%rd6362, %rd6361, %rd6185;
	add.s64 	%rd6363, %rd6362, %rd6186;
	add.s64 	%rd6364, %rd6363, %rd6187;
	add.s64 	%rd6365, %rd6364, %rd6188;
	add.s64 	%rd6366, %rd6365, %rd6189;
	add.s64 	%rd6367, %rd6366, %rd6190;
	add.s64 	%rd6368, %rd6367, %rd6181;
	add.s64 	%rd6369, %rd6368, %rd6359;
	cvt.u32.u64 	%r4740, %rd6369;
	and.b32  	%r4741, %r4740, 33554431;
	shr.u64 	%rd6370, %rd6369, 25;
	and.b64  	%rd6371, %rd6370, 4294967295;
	mul.lo.s64 	%rd6372, %rd6371, 19;
	add.s64 	%rd6373, %rd6372, %rd6270;
	cvt.u32.u64 	%r4742, %rd6373;
	and.b32  	%r4743, %r4742, 67108863;
	shr.u64 	%rd6374, %rd6373, 26;
	cvt.u32.u64 	%r4744, %rd6374;
	add.s32 	%r4745, %r4725, %r4744;
	mul.wide.u32 	%rd6375, %r4572, %r4560;
	mul.wide.u32 	%rd6376, %r4577, %r4559;
	mul.wide.u32 	%rd6377, %r4572, %r4562;
	mul.wide.u32 	%rd6378, %r4577, %r4561;
	mul.wide.u32 	%rd6379, %r4582, %r4560;
	mul.wide.u32 	%rd6380, %r4587, %r4559;
	mul.wide.u32 	%rd6381, %r4572, %r4564;
	mul.wide.u32 	%rd6382, %r4577, %r4563;
	mul.wide.u32 	%rd6383, %r4582, %r4562;
	mul.wide.u32 	%rd6384, %r4587, %r4561;
	mul.wide.u32 	%rd6385, %r4590, %r4560;
	mul.wide.u32 	%rd6386, %r4559, %r4592;
	mul.wide.u32 	%rd6387, %r4572, %r4566;
	mul.wide.u32 	%rd6388, %r4577, %r4565;
	mul.wide.u32 	%rd6389, %r4582, %r4564;
	mul.wide.u32 	%rd6390, %r4587, %r4563;
	mul.wide.u32 	%rd6391, %r4590, %r4562;
	mul.wide.u32 	%rd6392, %r4592, %r4561;
	mul.wide.u32 	%rd6393, %r4560, %r4594;
	mul.wide.u32 	%rd6394, %r4559, %r4596;
	mul.wide.u32 	%rd6395, %r4572, %r4568;
	mul.wide.u32 	%rd6396, %r4577, %r4567;
	mul.wide.u32 	%rd6397, %r4582, %r4566;
	mul.wide.u32 	%rd6398, %r4587, %r4565;
	mul.wide.u32 	%rd6399, %r4590, %r4564;
	mul.wide.u32 	%rd6400, %r4592, %r4563;
	mul.wide.u32 	%rd6401, %r4594, %r4562;
	mul.wide.u32 	%rd6402, %r4596, %r4561;
	mul.wide.u32 	%rd6403, %r4560, %r4598;
	mul.wide.u32 	%rd6404, %r4559, %r4600;
	shl.b32 	%r4746, %r4575, 1;
	and.b32  	%r4747, %r4746, 67108862;
	shl.b32 	%r4748, %r4585, 1;
	and.b32  	%r4749, %r4748, 67108862;
	shl.b32 	%r4750, %r4592, 1;
	shl.b32 	%r4751, %r4596, 1;
	mul.wide.u32 	%rd6405, %r4572, %r4559;
	mul.wide.u32 	%rd6406, %r4572, %r4561;
	mul.wide.u32 	%rd6407, %r4747, %r4560;
	mul.wide.u32 	%rd6408, %r4582, %r4559;
	mul.wide.u32 	%rd6409, %r4572, %r4563;
	mul.wide.u32 	%rd6410, %r4747, %r4562;
	mul.wide.u32 	%rd6411, %r4582, %r4561;
	mul.wide.u32 	%rd6412, %r4749, %r4560;
	mul.wide.u32 	%rd6413, %r4590, %r4559;
	mul.wide.u32 	%rd6414, %r4572, %r4565;
	mul.wide.u32 	%rd6415, %r4747, %r4564;
	mul.wide.u32 	%rd6416, %r4582, %r4563;
	mul.wide.u32 	%rd6417, %r4749, %r4562;
	mul.wide.u32 	%rd6418, %r4590, %r4561;
	mul.wide.u32 	%rd6419, %r4560, %r4750;
	mul.wide.u32 	%rd6420, %r4559, %r4594;
	mul.wide.u32 	%rd6421, %r4572, %r4567;
	mul.wide.u32 	%rd6422, %r4747, %r4566;
	mul.wide.u32 	%rd6423, %r4582, %r4565;
	mul.wide.u32 	%rd6424, %r4749, %r4564;
	mul.wide.u32 	%rd6425, %r4590, %r4563;
	mul.wide.u32 	%rd6426, %r4750, %r4562;
	mul.wide.u32 	%rd6427, %r4594, %r4561;
	mul.wide.u32 	%rd6428, %r4560, %r4751;
	mul.wide.u32 	%rd6429, %r4559, %r4598;
	mul.lo.s32 	%r4752, %r4577, 38;
	mul.lo.s32 	%r4753, %r4582, 19;
	mul.lo.s32 	%r4754, %r4587, 19;
	mul.lo.s32 	%r4755, %r4590, 19;
	and.b32  	%r4756, %r4592, 2147483647;
	mul.lo.s32 	%r4757, %r4756, 19;
	mul.lo.s32 	%r4758, %r4594, 19;
	and.b32  	%r4759, %r4596, 2147483647;
	mul.lo.s32 	%r4760, %r4759, 19;
	mul.lo.s32 	%r4761, %r4598, 19;
	mul.lo.s32 	%r4762, %r4600, 19;
	mul.wide.u32 	%rd6430, %r4762, %r4561;
	mul.wide.u32 	%rd6431, %r4761, %r4562;
	mul.wide.u32 	%rd6432, %r4760, %r4563;
	mul.wide.u32 	%rd6433, %r4758, %r4564;
	mul.wide.u32 	%rd6434, %r4757, %r4565;
	mul.wide.u32 	%rd6435, %r4755, %r4566;
	mul.wide.u32 	%rd6436, %r4754, %r4567;
	mul.wide.u32 	%rd6437, %r4753, %r4568;
	mul.wide.u32 	%rd6438, %r4762, %r4563;
	mul.wide.u32 	%rd6439, %r4761, %r4564;
	mul.wide.u32 	%rd6440, %r4760, %r4565;
	mul.wide.u32 	%rd6441, %r4566, %r4758;
	mul.wide.u32 	%rd6442, %r4567, %r4757;
	mul.wide.u32 	%rd6443, %r4755, %r4568;
	mul.wide.u32 	%rd6444, %r4762, %r4565;
	mul.wide.u32 	%rd6445, %r4761, %r4566;
	mul.wide.u32 	%rd6446, %r4760, %r4567;
	mul.wide.u32 	%rd6447, %r4568, %r4758;
	mul.wide.u32 	%rd6448, %r4762, %r4567;
	mul.wide.u32 	%rd6449, %r4568, %r4761;
	mul.lo.s32 	%r4763, %r4587, 38;
	mul.lo.s32 	%r4764, %r4756, 38;
	mul.lo.s32 	%r4765, %r4759, 38;
	mul.lo.s32 	%r4766, %r4600, 38;
	mul.wide.u32 	%rd6450, %r4560, %r4766;
	mul.wide.u32 	%rd6451, %r4761, %r4561;
	mul.wide.u32 	%rd6452, %r4765, %r4562;
	mul.wide.u32 	%rd6453, %r4758, %r4563;
	mul.wide.u32 	%rd6454, %r4764, %r4564;
	mul.wide.u32 	%rd6455, %r4755, %r4565;
	mul.wide.u32 	%rd6456, %r4763, %r4566;
	mul.wide.u32 	%rd6457, %r4753, %r4567;
	mul.wide.u32 	%rd6458, %r4752, %r4568;
	add.s64 	%rd6459, %rd6453, %rd6454;
	add.s64 	%rd6460, %rd6459, %rd6452;
	add.s64 	%rd6461, %rd6460, %rd6451;
	add.s64 	%rd6462, %rd6461, %rd6405;
	add.s64 	%rd6463, %rd6462, %rd6450;
	add.s64 	%rd6464, %rd6463, %rd6458;
	add.s64 	%rd6465, %rd6464, %rd6457;
	add.s64 	%rd6466, %rd6465, %rd6456;
	add.s64 	%rd6467, %rd6466, %rd6455;
	mul.wide.u32 	%rd6468, %r4766, %r4562;
	mul.wide.u32 	%rd6469, %r4761, %r4563;
	mul.wide.u32 	%rd6470, %r4765, %r4564;
	mul.wide.u32 	%rd6471, %r4758, %r4565;
	mul.wide.u32 	%rd6472, %r4566, %r4764;
	mul.wide.u32 	%rd6473, %r4755, %r4567;
	mul.wide.u32 	%rd6474, %r4763, %r4568;
	mul.wide.u32 	%rd6475, %r4766, %r4564;
	mul.wide.u32 	%rd6476, %r4761, %r4565;
	mul.wide.u32 	%rd6477, %r4765, %r4566;
	mul.wide.u32 	%rd6478, %r4567, %r4758;
	mul.wide.u32 	%rd6479, %r4568, %r4764;
	mul.wide.u32 	%rd6480, %r4766, %r4566;
	mul.wide.u32 	%rd6481, %r4761, %r4567;
	mul.wide.u32 	%rd6482, %r4568, %r4765;
	mul.wide.u32 	%rd6483, %r4766, %r4568;
	and.b64  	%rd6484, %rd6467, 67108863;
	shr.u64 	%rd6485, %rd6467, 26;
	add.s64 	%rd6486, %rd6433, %rd6434;
	add.s64 	%rd6487, %rd6486, %rd6432;
	add.s64 	%rd6488, %rd6487, %rd6431;
	add.s64 	%rd6489, %rd6488, %rd6430;
	add.s64 	%rd6490, %rd6489, %rd6375;
	add.s64 	%rd6491, %rd6490, %rd6376;
	add.s64 	%rd6492, %rd6491, %rd6437;
	add.s64 	%rd6493, %rd6492, %rd6436;
	add.s64 	%rd6494, %rd6493, %rd6435;
	add.s64 	%rd6495, %rd6494, %rd6485;
	cvt.u32.u64 	%r4767, %rd6495;
	and.b32  	%r4768, %r4767, 33554431;
	shr.u64 	%rd6496, %rd6495, 25;
	add.s64 	%rd6497, %rd6472, %rd6471;
	add.s64 	%rd6498, %rd6497, %rd6470;
	add.s64 	%rd6499, %rd6498, %rd6469;
	add.s64 	%rd6500, %rd6499, %rd6468;
	add.s64 	%rd6501, %rd6500, %rd6406;
	add.s64 	%rd6502, %rd6501, %rd6407;
	add.s64 	%rd6503, %rd6502, %rd6408;
	add.s64 	%rd6504, %rd6503, %rd6474;
	add.s64 	%rd6505, %rd6504, %rd6473;
	add.s64 	%rd6506, %rd6505, %rd6496;
	cvt.u32.u64 	%r4769, %rd6506;
	and.b32  	%r4770, %r4769, 67108863;
	shr.u64 	%rd6507, %rd6506, 26;
	add.s64 	%rd6508, %rd6442, %rd6441;
	add.s64 	%rd6509, %rd6508, %rd6440;
	add.s64 	%rd6510, %rd6509, %rd6439;
	add.s64 	%rd6511, %rd6510, %rd6438;
	add.s64 	%rd6512, %rd6511, %rd6377;
	add.s64 	%rd6513, %rd6512, %rd6378;
	add.s64 	%rd6514, %rd6513, %rd6379;
	add.s64 	%rd6515, %rd6514, %rd6380;
	add.s64 	%rd6516, %rd6515, %rd6443;
	add.s64 	%rd6517, %rd6516, %rd6507;
	cvt.u32.u64 	%r4771, %rd6517;
	and.b32  	%r4772, %r4771, 33554431;
	shr.u64 	%rd6518, %rd6517, 25;
	add.s64 	%rd6519, %rd6477, %rd6478;
	add.s64 	%rd6520, %rd6519, %rd6476;
	add.s64 	%rd6521, %rd6520, %rd6479;
	add.s64 	%rd6522, %rd6521, %rd6475;
	add.s64 	%rd6523, %rd6522, %rd6409;
	add.s64 	%rd6524, %rd6523, %rd6410;
	add.s64 	%rd6525, %rd6524, %rd6411;
	add.s64 	%rd6526, %rd6525, %rd6412;
	add.s64 	%rd6527, %rd6526, %rd6413;
	add.s64 	%rd6528, %rd6527, %rd6518;
	cvt.u32.u64 	%r4773, %rd6528;
	and.b32  	%r4774, %r4773, 67108863;
	shr.u64 	%rd6529, %rd6528, 26;
	add.s64 	%rd6530, %rd6445, %rd6446;
	add.s64 	%rd6531, %rd6530, %rd6447;
	add.s64 	%rd6532, %rd6531, %rd6444;
	add.s64 	%rd6533, %rd6532, %rd6386;
	add.s64 	%rd6534, %rd6533, %rd6381;
	add.s64 	%rd6535, %rd6534, %rd6382;
	add.s64 	%rd6536, %rd6535, %rd6383;
	add.s64 	%rd6537, %rd6536, %rd6384;
	add.s64 	%rd6538, %rd6537, %rd6385;
	add.s64 	%rd6539, %rd6538, %rd6529;
	cvt.u32.u64 	%r4775, %rd6539;
	and.b32  	%r4776, %r4775, 33554431;
	shr.u64 	%rd6540, %rd6539, 25;
	add.s64 	%rd6541, %rd6482, %rd6481;
	add.s64 	%rd6542, %rd6541, %rd6480;
	add.s64 	%rd6543, %rd6542, %rd6420;
	add.s64 	%rd6544, %rd6543, %rd6414;
	add.s64 	%rd6545, %rd6544, %rd6419;
	add.s64 	%rd6546, %rd6545, %rd6415;
	add.s64 	%rd6547, %rd6546, %rd6416;
	add.s64 	%rd6548, %rd6547, %rd6417;
	add.s64 	%rd6549, %rd6548, %rd6418;
	add.s64 	%rd6550, %rd6549, %rd6540;
	cvt.u32.u64 	%r4777, %rd6550;
	and.b32  	%r4778, %r4777, 67108863;
	shr.u64 	%rd6551, %rd6550, 26;
	add.s64 	%rd6552, %rd6449, %rd6392;
	add.s64 	%rd6553, %rd6552, %rd6448;
	add.s64 	%rd6554, %rd6553, %rd6394;
	add.s64 	%rd6555, %rd6554, %rd6387;
	add.s64 	%rd6556, %rd6555, %rd6393;
	add.s64 	%rd6557, %rd6556, %rd6388;
	add.s64 	%rd6558, %rd6557, %rd6389;
	add.s64 	%rd6559, %rd6558, %rd6390;
	add.s64 	%rd6560, %rd6559, %rd6391;
	add.s64 	%rd6561, %rd6560, %rd6551;
	cvt.u32.u64 	%r4779, %rd6561;
	and.b32  	%r4780, %r4779, 33554431;
	shr.u64 	%rd6562, %rd6561, 25;
	add.s64 	%rd6563, %rd6427, %rd6426;
	add.s64 	%rd6564, %rd6563, %rd6483;
	add.s64 	%rd6565, %rd6564, %rd6429;
	add.s64 	%rd6566, %rd6565, %rd6421;
	add.s64 	%rd6567, %rd6566, %rd6428;
	add.s64 	%rd6568, %rd6567, %rd6422;
	add.s64 	%rd6569, %rd6568, %rd6423;
	add.s64 	%rd6570, %rd6569, %rd6424;
	add.s64 	%rd6571, %rd6570, %rd6425;
	add.s64 	%rd6572, %rd6571, %rd6562;
	cvt.u32.u64 	%r4781, %rd6572;
	and.b32  	%r4782, %r4781, 67108863;
	shr.u64 	%rd6573, %rd6572, 26;
	add.s64 	%rd6574, %rd6401, %rd6400;
	add.s64 	%rd6575, %rd6574, %rd6402;
	add.s64 	%rd6576, %rd6575, %rd6404;
	add.s64 	%rd6577, %rd6576, %rd6395;
	add.s64 	%rd6578, %rd6577, %rd6403;
	add.s64 	%rd6579, %rd6578, %rd6396;
	add.s64 	%rd6580, %rd6579, %rd6397;
	add.s64 	%rd6581, %rd6580, %rd6398;
	add.s64 	%rd6582, %rd6581, %rd6399;
	add.s64 	%rd6583, %rd6582, %rd6573;
	cvt.u32.u64 	%r4783, %rd6583;
	and.b32  	%r4784, %r4783, 33554431;
	shr.u64 	%rd6584, %rd6583, 25;
	and.b64  	%rd6585, %rd6584, 4294967295;
	mul.lo.s64 	%rd6586, %rd6585, 19;
	add.s64 	%rd6587, %rd6586, %rd6484;
	cvt.u32.u64 	%r4785, %rd6587;
	and.b32  	%r4786, %r4785, 67108863;
	shr.u64 	%rd6588, %rd6587, 26;
	cvt.u32.u64 	%r4787, %rd6588;
	add.s32 	%r4788, %r4768, %r4787;
	mul.wide.u32 	%rd6589, %r4702, %r4577;
	mul.wide.u32 	%rd6590, %r4661, %r4572;
	mul.wide.u32 	%rd6591, %r4702, %r4587;
	mul.wide.u32 	%rd6592, %r4661, %r4582;
	mul.wide.u32 	%rd6593, %r4666, %r4577;
	mul.wide.u32 	%rd6594, %r4671, %r4572;
	mul.wide.u32 	%rd6595, %r4702, %r4592;
	mul.wide.u32 	%rd6596, %r4661, %r4590;
	mul.wide.u32 	%rd6597, %r4666, %r4587;
	mul.wide.u32 	%rd6598, %r4671, %r4582;
	mul.wide.u32 	%rd6599, %r4676, %r4577;
	mul.wide.u32 	%rd6600, %r4681, %r4572;
	mul.wide.u32 	%rd6601, %r4702, %r4596;
	mul.wide.u32 	%rd6602, %r4661, %r4594;
	mul.wide.u32 	%rd6603, %r4666, %r4592;
	mul.wide.u32 	%rd6604, %r4671, %r4590;
	mul.wide.u32 	%rd6605, %r4676, %r4587;
	mul.wide.u32 	%rd6606, %r4681, %r4582;
	mul.wide.u32 	%rd6607, %r4686, %r4577;
	mul.wide.u32 	%rd6608, %r4691, %r4572;
	mul.wide.u32 	%rd6609, %r4702, %r4600;
	mul.wide.u32 	%rd6610, %r4661, %r4598;
	mul.wide.u32 	%rd6611, %r4666, %r4596;
	mul.wide.u32 	%rd6612, %r4671, %r4594;
	mul.wide.u32 	%rd6613, %r4676, %r4592;
	mul.wide.u32 	%rd6614, %r4681, %r4590;
	mul.wide.u32 	%rd6615, %r4686, %r4587;
	mul.wide.u32 	%rd6616, %r4691, %r4582;
	mul.wide.u32 	%rd6617, %r4696, %r4577;
	mul.wide.u32 	%rd6618, %r4701, %r4572;
	mul.wide.u32 	%rd6619, %r4702, %r4572;
	mul.wide.u32 	%rd6620, %r4702, %r4582;
	mul.wide.u32 	%rd6621, %r4704, %r4577;
	mul.wide.u32 	%rd6622, %r4666, %r4572;
	mul.wide.u32 	%rd6623, %r4702, %r4590;
	mul.wide.u32 	%rd6624, %r4704, %r4587;
	mul.wide.u32 	%rd6625, %r4666, %r4582;
	mul.wide.u32 	%rd6626, %r4706, %r4577;
	mul.wide.u32 	%rd6627, %r4676, %r4572;
	mul.wide.u32 	%rd6628, %r4702, %r4594;
	mul.wide.u32 	%rd6629, %r4704, %r4592;
	mul.wide.u32 	%rd6630, %r4666, %r4590;
	mul.wide.u32 	%rd6631, %r4706, %r4587;
	mul.wide.u32 	%rd6632, %r4676, %r4582;
	mul.wide.u32 	%rd6633, %r4708, %r4577;
	mul.wide.u32 	%rd6634, %r4686, %r4572;
	mul.wide.u32 	%rd6635, %r4702, %r4598;
	mul.wide.u32 	%rd6636, %r4704, %r4596;
	mul.wide.u32 	%rd6637, %r4666, %r4594;
	mul.wide.u32 	%rd6638, %r4706, %r4592;
	mul.wide.u32 	%rd6639, %r4676, %r4590;
	mul.wide.u32 	%rd6640, %r4708, %r4587;
	mul.wide.u32 	%rd6641, %r4686, %r4582;
	mul.wide.u32 	%rd6642, %r4710, %r4577;
	mul.wide.u32 	%rd6643, %r4696, %r4572;
	mul.wide.u32 	%rd6644, %r4719, %r4582;
	mul.wide.u32 	%rd6645, %r4718, %r4587;
	mul.wide.u32 	%rd6646, %r4717, %r4590;
	mul.wide.u32 	%rd6647, %r4716, %r4592;
	mul.wide.u32 	%rd6648, %r4715, %r4594;
	mul.wide.u32 	%rd6649, %r4714, %r4596;
	mul.wide.u32 	%rd6650, %r4713, %r4598;
	mul.wide.u32 	%rd6651, %r4712, %r4600;
	mul.wide.u32 	%rd6652, %r4719, %r4590;
	mul.wide.u32 	%rd6653, %r4718, %r4592;
	mul.wide.u32 	%rd6654, %r4717, %r4594;
	mul.wide.u32 	%rd6655, %r4716, %r4596;
	mul.wide.u32 	%rd6656, %r4715, %r4598;
	mul.wide.u32 	%rd6657, %r4714, %r4600;
	mul.wide.u32 	%rd6658, %r4719, %r4594;
	mul.wide.u32 	%rd6659, %r4718, %r4596;
	mul.wide.u32 	%rd6660, %r4717, %r4598;
	mul.wide.u32 	%rd6661, %r4716, %r4600;
	mul.wide.u32 	%rd6662, %r4719, %r4598;
	mul.wide.u32 	%rd6663, %r4718, %r4600;
	mul.wide.u32 	%rd6664, %r4723, %r4577;
	mul.wide.u32 	%rd6665, %r4718, %r4582;
	mul.wide.u32 	%rd6666, %r4722, %r4587;
	mul.wide.u32 	%rd6667, %r4716, %r4590;
	mul.wide.u32 	%rd6668, %r4721, %r4592;
	mul.wide.u32 	%rd6669, %r4714, %r4594;
	mul.wide.u32 	%rd6670, %r4720, %r4596;
	mul.wide.u32 	%rd6671, %r4712, %r4598;
	mul.wide.u32 	%rd6672, %r4711, %r4600;
	add.s64 	%rd6673, %rd6671, %rd6672;
	add.s64 	%rd6674, %rd6673, %rd6670;
	add.s64 	%rd6675, %rd6674, %rd6669;
	add.s64 	%rd6676, %rd6675, %rd6668;
	add.s64 	%rd6677, %rd6676, %rd6667;
	add.s64 	%rd6678, %rd6677, %rd6666;
	add.s64 	%rd6679, %rd6678, %rd6665;
	add.s64 	%rd6680, %rd6679, %rd6664;
	add.s64 	%rd6681, %rd6680, %rd6619;
	mul.wide.u32 	%rd6682, %r4723, %r4587;
	mul.wide.u32 	%rd6683, %r4718, %r4590;
	mul.wide.u32 	%rd6684, %r4722, %r4592;
	mul.wide.u32 	%rd6685, %r4716, %r4594;
	mul.wide.u32 	%rd6686, %r4721, %r4596;
	mul.wide.u32 	%rd6687, %r4714, %r4598;
	mul.wide.u32 	%rd6688, %r4720, %r4600;
	mul.wide.u32 	%rd6689, %r4723, %r4592;
	mul.wide.u32 	%rd6690, %r4718, %r4594;
	mul.wide.u32 	%rd6691, %r4722, %r4596;
	mul.wide.u32 	%rd6692, %r4716, %r4598;
	mul.wide.u32 	%rd6693, %r4721, %r4600;
	mul.wide.u32 	%rd6694, %r4723, %r4596;
	mul.wide.u32 	%rd6695, %r4718, %r4598;
	mul.wide.u32 	%rd6696, %r4722, %r4600;
	mul.wide.u32 	%rd6697, %r4723, %r4600;
	and.b64  	%rd6698, %rd6681, 67108863;
	shr.u64 	%rd6699, %rd6681, 26;
	add.s64 	%rd6700, %rd6651, %rd6590;
	add.s64 	%rd6701, %rd6700, %rd6650;
	add.s64 	%rd6702, %rd6701, %rd6649;
	add.s64 	%rd6703, %rd6702, %rd6648;
	add.s64 	%rd6704, %rd6703, %rd6647;
	add.s64 	%rd6705, %rd6704, %rd6646;
	add.s64 	%rd6706, %rd6705, %rd6645;
	add.s64 	%rd6707, %rd6706, %rd6644;
	add.s64 	%rd6708, %rd6707, %rd6589;
	add.s64 	%rd6709, %rd6708, %rd6699;
	cvt.u32.u64 	%r4789, %rd6709;
	and.b32  	%r4790, %r4789, 33554431;
	shr.u64 	%rd6710, %rd6709, 25;
	add.s64 	%rd6711, %rd6622, %rd6621;
	add.s64 	%rd6712, %rd6711, %rd6688;
	add.s64 	%rd6713, %rd6712, %rd6687;
	add.s64 	%rd6714, %rd6713, %rd6686;
	add.s64 	%rd6715, %rd6714, %rd6685;
	add.s64 	%rd6716, %rd6715, %rd6684;
	add.s64 	%rd6717, %rd6716, %rd6683;
	add.s64 	%rd6718, %rd6717, %rd6682;
	add.s64 	%rd6719, %rd6718, %rd6620;
	add.s64 	%rd6720, %rd6719, %rd6710;
	cvt.u32.u64 	%r4791, %rd6720;
	and.b32  	%r4792, %r4791, 67108863;
	shr.u64 	%rd6721, %rd6720, 26;
	add.s64 	%rd6722, %rd6593, %rd6592;
	add.s64 	%rd6723, %rd6722, %rd6594;
	add.s64 	%rd6724, %rd6723, %rd6657;
	add.s64 	%rd6725, %rd6724, %rd6656;
	add.s64 	%rd6726, %rd6725, %rd6655;
	add.s64 	%rd6727, %rd6726, %rd6654;
	add.s64 	%rd6728, %rd6727, %rd6653;
	add.s64 	%rd6729, %rd6728, %rd6652;
	add.s64 	%rd6730, %rd6729, %rd6591;
	add.s64 	%rd6731, %rd6730, %rd6721;
	cvt.u32.u64 	%r4793, %rd6731;
	and.b32  	%r4794, %r4793, 33554431;
	shr.u64 	%rd6732, %rd6731, 25;
	add.s64 	%rd6733, %rd6625, %rd6624;
	add.s64 	%rd6734, %rd6733, %rd6626;
	add.s64 	%rd6735, %rd6734, %rd6627;
	add.s64 	%rd6736, %rd6735, %rd6693;
	add.s64 	%rd6737, %rd6736, %rd6692;
	add.s64 	%rd6738, %rd6737, %rd6691;
	add.s64 	%rd6739, %rd6738, %rd6690;
	add.s64 	%rd6740, %rd6739, %rd6689;
	add.s64 	%rd6741, %rd6740, %rd6623;
	add.s64 	%rd6742, %rd6741, %rd6732;
	cvt.u32.u64 	%r4795, %rd6742;
	and.b32  	%r4796, %r4795, 67108863;
	shr.u64 	%rd6743, %rd6742, 26;
	add.s64 	%rd6744, %rd6597, %rd6596;
	add.s64 	%rd6745, %rd6744, %rd6598;
	add.s64 	%rd6746, %rd6745, %rd6599;
	add.s64 	%rd6747, %rd6746, %rd6600;
	add.s64 	%rd6748, %rd6747, %rd6661;
	add.s64 	%rd6749, %rd6748, %rd6660;
	add.s64 	%rd6750, %rd6749, %rd6659;
	add.s64 	%rd6751, %rd6750, %rd6658;
	add.s64 	%rd6752, %rd6751, %rd6595;
	add.s64 	%rd6753, %rd6752, %rd6743;
	cvt.u32.u64 	%r4797, %rd6753;
	and.b32  	%r4798, %r4797, 33554431;
	shr.u64 	%rd6754, %rd6753, 25;
	add.s64 	%rd6755, %rd6630, %rd6629;
	add.s64 	%rd6756, %rd6755, %rd6631;
	add.s64 	%rd6757, %rd6756, %rd6632;
	add.s64 	%rd6758, %rd6757, %rd6633;
	add.s64 	%rd6759, %rd6758, %rd6634;
	add.s64 	%rd6760, %rd6759, %rd6696;
	add.s64 	%rd6761, %rd6760, %rd6695;
	add.s64 	%rd6762, %rd6761, %rd6694;
	add.s64 	%rd6763, %rd6762, %rd6628;
	add.s64 	%rd6764, %rd6763, %rd6754;
	cvt.u32.u64 	%r4799, %rd6764;
	and.b32  	%r4800, %r4799, 67108863;
	shr.u64 	%rd6765, %rd6764, 26;
	add.s64 	%rd6766, %rd6603, %rd6602;
	add.s64 	%rd6767, %rd6766, %rd6604;
	add.s64 	%rd6768, %rd6767, %rd6605;
	add.s64 	%rd6769, %rd6768, %rd6606;
	add.s64 	%rd6770, %rd6769, %rd6607;
	add.s64 	%rd6771, %rd6770, %rd6608;
	add.s64 	%rd6772, %rd6771, %rd6663;
	add.s64 	%rd6773, %rd6772, %rd6662;
	add.s64 	%rd6774, %rd6773, %rd6601;
	add.s64 	%rd6775, %rd6774, %rd6765;
	cvt.u32.u64 	%r4801, %rd6775;
	and.b32  	%r4802, %r4801, 33554431;
	shr.u64 	%rd6776, %rd6775, 25;
	add.s64 	%rd6777, %rd6637, %rd6636;
	add.s64 	%rd6778, %rd6777, %rd6638;
	add.s64 	%rd6779, %rd6778, %rd6639;
	add.s64 	%rd6780, %rd6779, %rd6640;
	add.s64 	%rd6781, %rd6780, %rd6641;
	add.s64 	%rd6782, %rd6781, %rd6642;
	add.s64 	%rd6783, %rd6782, %rd6643;
	add.s64 	%rd6784, %rd6783, %rd6697;
	add.s64 	%rd6785, %rd6784, %rd6635;
	add.s64 	%rd6786, %rd6785, %rd6776;
	cvt.u32.u64 	%r4803, %rd6786;
	and.b32  	%r4804, %r4803, 67108863;
	shr.u64 	%rd6787, %rd6786, 26;
	add.s64 	%rd6788, %rd6611, %rd6610;
	add.s64 	%rd6789, %rd6788, %rd6612;
	add.s64 	%rd6790, %rd6789, %rd6613;
	add.s64 	%rd6791, %rd6790, %rd6614;
	add.s64 	%rd6792, %rd6791, %rd6615;
	add.s64 	%rd6793, %rd6792, %rd6616;
	add.s64 	%rd6794, %rd6793, %rd6617;
	add.s64 	%rd6795, %rd6794, %rd6618;
	add.s64 	%rd6796, %rd6795, %rd6609;
	add.s64 	%rd6797, %rd6796, %rd6787;
	cvt.u32.u64 	%r4805, %rd6797;
	and.b32  	%r4806, %r4805, 33554431;
	shr.u64 	%rd6798, %rd6797, 25;
	and.b64  	%rd6799, %rd6798, 4294967295;
	mul.lo.s64 	%rd6800, %rd6799, 19;
	add.s64 	%rd6801, %rd6800, %rd6698;
	cvt.u32.u64 	%r4807, %rd6801;
	and.b32  	%r4808, %r4807, 67108863;
	shr.u64 	%rd6802, %rd6801, 26;
	cvt.u32.u64 	%r4809, %rd6802;
	add.s32 	%r4810, %r4790, %r4809;
	mul.wide.u32 	%rd6803, %r4743, %r4743;
	shl.b32 	%r4811, %r4742, 1;
	and.b32  	%r4812, %r4811, 134217726;
	mul.wide.u32 	%rd6804, %r4812, %r4745;
	mul.wide.u32 	%rd6805, %r4812, %r4727;
	shl.b32 	%r4813, %r4745, 1;
	mul.wide.u32 	%rd6806, %r4813, %r4745;
	mul.wide.u32 	%rd6807, %r4812, %r4729;
	mul.wide.u32 	%rd6808, %r4813, %r4727;
	mul.wide.u32 	%rd6809, %r4812, %r4731;
	shl.b32 	%r4814, %r4728, 1;
	and.b32  	%r4815, %r4814, 67108862;
	mul.wide.u32 	%rd6810, %r4813, %r4815;
	mul.wide.u32 	%rd6811, %r4727, %r4727;
	shl.b32 	%r4816, %r4726, 1;
	and.b32  	%r4817, %r4816, 134217726;
	mul.wide.u32 	%rd6812, %r4812, %r4733;
	mul.wide.u32 	%rd6813, %r4813, %r4731;
	mul.wide.u32 	%rd6814, %r4729, %r4817;
	mul.wide.u32 	%rd6815, %r4812, %r4735;
	shl.b32 	%r4818, %r4732, 1;
	and.b32  	%r4819, %r4818, 67108862;
	mul.wide.u32 	%rd6816, %r4813, %r4819;
	mul.wide.u32 	%rd6817, %r4731, %r4817;
	mul.wide.u32 	%rd6818, %r4815, %r4729;
	mul.wide.u32 	%rd6819, %r4812, %r4737;
	mul.wide.u32 	%rd6820, %r4813, %r4735;
	mul.wide.u32 	%rd6821, %r4733, %r4817;
	mul.wide.u32 	%rd6822, %r4731, %r4815;
	mul.wide.u32 	%rd6823, %r4812, %r4739;
	shl.b32 	%r4820, %r4736, 1;
	and.b32  	%r4821, %r4820, 67108862;
	mul.wide.u32 	%rd6824, %r4813, %r4821;
	mul.wide.u32 	%rd6825, %r4735, %r4817;
	mul.wide.u32 	%rd6826, %r4819, %r4815;
	mul.wide.u32 	%rd6827, %r4731, %r4731;
	mul.wide.u32 	%rd6828, %r4812, %r4741;
	mul.wide.u32 	%rd6829, %r4813, %r4739;
	mul.wide.u32 	%rd6830, %r4737, %r4817;
	mul.wide.u32 	%rd6831, %r4735, %r4815;
	mul.wide.u32 	%rd6832, %r4819, %r4731;
	mul.lo.s32 	%r4822, %r4735, 19;
	mul.lo.s32 	%r4823, %r4737, 38;
	mul.lo.s32 	%r4824, %r4739, 19;
	mul.lo.s32 	%r4825, %r4741, 38;
	mul.wide.u32 	%rd6833, %r4813, %r4825;
	mul.wide.u32 	%rd6834, %r4824, %r4817;
	mul.wide.u32 	%rd6835, %r4823, %r4815;
	shl.b32 	%r4826, %r4730, 1;
	and.b32  	%r4827, %r4826, 134217726;
	mul.wide.u32 	%rd6836, %r4822, %r4827;
	mul.lo.s32 	%r4828, %r4733, 38;
	mul.wide.u32 	%rd6837, %r4828, %r4733;
	add.s64 	%rd6838, %rd6836, %rd6837;
	add.s64 	%rd6839, %rd6838, %rd6835;
	add.s64 	%rd6840, %rd6839, %rd6834;
	add.s64 	%rd6841, %rd6840, %rd6803;
	add.s64 	%rd6842, %rd6841, %rd6833;
	mul.wide.u32 	%rd6843, %r4825, %r4727;
	mul.wide.u32 	%rd6844, %r4824, %r4815;
	mul.wide.u32 	%rd6845, %r4823, %r4731;
	mul.wide.u32 	%rd6846, %r4822, %r4819;
	mul.wide.u32 	%rd6847, %r4825, %r4815;
	mul.wide.u32 	%rd6848, %r4824, %r4827;
	mul.wide.u32 	%rd6849, %r4823, %r4819;
	mul.wide.u32 	%rd6850, %r4822, %r4735;
	mul.wide.u32 	%rd6851, %r4825, %r4731;
	mul.wide.u32 	%rd6852, %r4824, %r4819;
	mul.wide.u32 	%rd6853, %r4823, %r4735;
	mul.wide.u32 	%rd6854, %r4825, %r4819;
	shl.b32 	%r4829, %r4734, 1;
	and.b32  	%r4830, %r4829, 134217726;
	mul.wide.u32 	%rd6855, %r4824, %r4830;
	mul.wide.u32 	%rd6856, %r4823, %r4737;
	mul.wide.u32 	%rd6857, %r4825, %r4735;
	mul.wide.u32 	%rd6858, %r4824, %r4821;
	mul.wide.u32 	%rd6859, %r4825, %r4821;
	mul.wide.u32 	%rd6860, %r4824, %r4739;
	mul.wide.u32 	%rd6861, %r4825, %r4739;
	mul.wide.u32 	%rd6862, %r4825, %r4741;
	and.b64  	%rd6863, %rd6842, 67108863;
	shr.u64 	%rd6864, %rd6842, 26;
	add.s64 	%rd6865, %rd6845, %rd6846;
	add.s64 	%rd6866, %rd6865, %rd6844;
	add.s64 	%rd6867, %rd6866, %rd6843;
	add.s64 	%rd6868, %rd6867, %rd6804;
	add.s64 	%rd6869, %rd6868, %rd6864;
	cvt.u32.u64 	%r4831, %rd6869;
	and.b32  	%r4832, %r4831, 33554431;
	shr.u64 	%rd6870, %rd6869, 25;
	add.s64 	%rd6871, %rd6849, %rd6850;
	add.s64 	%rd6872, %rd6871, %rd6848;
	add.s64 	%rd6873, %rd6872, %rd6847;
	add.s64 	%rd6874, %rd6873, %rd6805;
	add.s64 	%rd6875, %rd6874, %rd6806;
	add.s64 	%rd6876, %rd6875, %rd6870;
	cvt.u32.u64 	%r4833, %rd6876;
	and.b32  	%r4834, %r4833, 67108863;
	shr.u64 	%rd6877, %rd6876, 26;
	add.s64 	%rd6878, %rd6852, %rd6853;
	add.s64 	%rd6879, %rd6878, %rd6851;
	add.s64 	%rd6880, %rd6879, %rd6807;
	add.s64 	%rd6881, %rd6880, %rd6808;
	add.s64 	%rd6882, %rd6881, %rd6877;
	cvt.u32.u64 	%r4835, %rd6882;
	and.b32  	%r4836, %r4835, 33554431;
	shr.u64 	%rd6883, %rd6882, 25;
	add.s64 	%rd6884, %rd6856, %rd6811;
	add.s64 	%rd6885, %rd6884, %rd6855;
	add.s64 	%rd6886, %rd6885, %rd6854;
	add.s64 	%rd6887, %rd6886, %rd6809;
	add.s64 	%rd6888, %rd6887, %rd6810;
	add.s64 	%rd6889, %rd6888, %rd6883;
	cvt.u32.u64 	%r4837, %rd6889;
	and.b32  	%r4838, %r4837, 67108863;
	shr.u64 	%rd6890, %rd6889, 26;
	add.s64 	%rd6891, %rd6858, %rd6814;
	add.s64 	%rd6892, %rd6891, %rd6857;
	add.s64 	%rd6893, %rd6892, %rd6812;
	add.s64 	%rd6894, %rd6893, %rd6813;
	add.s64 	%rd6895, %rd6894, %rd6890;
	cvt.u32.u64 	%r4839, %rd6895;
	and.b32  	%r4840, %r4839, 33554431;
	shr.u64 	%rd6896, %rd6895, 25;
	add.s64 	%rd6897, %rd6817, %rd6818;
	add.s64 	%rd6898, %rd6897, %rd6860;
	add.s64 	%rd6899, %rd6898, %rd6859;
	add.s64 	%rd6900, %rd6899, %rd6815;
	add.s64 	%rd6901, %rd6900, %rd6816;
	add.s64 	%rd6902, %rd6901, %rd6896;
	cvt.u32.u64 	%r4841, %rd6902;
	and.b32  	%r4842, %r4841, 67108863;
	shr.u64 	%rd6903, %rd6902, 26;
	add.s64 	%rd6904, %rd6821, %rd6822;
	add.s64 	%rd6905, %rd6904, %rd6861;
	add.s64 	%rd6906, %rd6905, %rd6819;
	add.s64 	%rd6907, %rd6906, %rd6820;
	add.s64 	%rd6908, %rd6907, %rd6903;
	cvt.u32.u64 	%r4843, %rd6908;
	and.b32  	%r4844, %r4843, 33554431;
	shr.u64 	%rd6909, %rd6908, 25;
	add.s64 	%rd6910, %rd6826, %rd6827;
	add.s64 	%rd6911, %rd6910, %rd6825;
	add.s64 	%rd6912, %rd6911, %rd6862;
	add.s64 	%rd6913, %rd6912, %rd6823;
	add.s64 	%rd6914, %rd6913, %rd6824;
	add.s64 	%rd6915, %rd6914, %rd6909;
	cvt.u32.u64 	%r4845, %rd6915;
	and.b32  	%r4846, %r4845, 67108863;
	shr.u64 	%rd6916, %rd6915, 26;
	add.s64 	%rd6917, %rd6831, %rd6832;
	add.s64 	%rd6918, %rd6917, %rd6830;
	add.s64 	%rd6919, %rd6918, %rd6828;
	add.s64 	%rd6920, %rd6919, %rd6829;
	add.s64 	%rd6921, %rd6920, %rd6916;
	cvt.u32.u64 	%r4847, %rd6921;
	and.b32  	%r4848, %r4847, 33554431;
	shr.u64 	%rd6922, %rd6921, 25;
	and.b64  	%rd6923, %rd6922, 4294967295;
	mul.lo.s64 	%rd6924, %rd6923, 19;
	add.s64 	%rd6925, %rd6924, %rd6863;
	cvt.u32.u64 	%r4849, %rd6925;
	and.b32  	%r4850, %r4849, 67108863;
	shr.u64 	%rd6926, %rd6925, 26;
	cvt.u32.u64 	%r4851, %rd6926;
	add.s32 	%r4852, %r4832, %r4851;
	mul.wide.u32 	%rd6927, %r4786, %r4786;
	shl.b32 	%r4853, %r4785, 1;
	and.b32  	%r4854, %r4853, 134217726;
	mul.wide.u32 	%rd6928, %r4854, %r4788;
	mul.wide.u32 	%rd6929, %r4854, %r4770;
	shl.b32 	%r4855, %r4788, 1;
	mul.wide.u32 	%rd6930, %r4855, %r4788;
	mul.wide.u32 	%rd6931, %r4854, %r4772;
	mul.wide.u32 	%rd6932, %r4855, %r4770;
	mul.wide.u32 	%rd6933, %r4854, %r4774;
	shl.b32 	%r4856, %r4771, 1;
	and.b32  	%r4857, %r4856, 67108862;
	mul.wide.u32 	%rd6934, %r4855, %r4857;
	mul.wide.u32 	%rd6935, %r4770, %r4770;
	shl.b32 	%r4858, %r4769, 1;
	and.b32  	%r4859, %r4858, 134217726;
	mul.wide.u32 	%rd6936, %r4854, %r4776;
	mul.wide.u32 	%rd6937, %r4855, %r4774;
	mul.wide.u32 	%rd6938, %r4772, %r4859;
	mul.wide.u32 	%rd6939, %r4854, %r4778;
	shl.b32 	%r4860, %r4775, 1;
	and.b32  	%r4861, %r4860, 67108862;
	mul.wide.u32 	%rd6940, %r4855, %r4861;
	mul.wide.u32 	%rd6941, %r4774, %r4859;
	mul.wide.u32 	%rd6942, %r4857, %r4772;
	mul.wide.u32 	%rd6943, %r4854, %r4780;
	mul.wide.u32 	%rd6944, %r4855, %r4778;
	mul.wide.u32 	%rd6945, %r4776, %r4859;
	mul.wide.u32 	%rd6946, %r4774, %r4857;
	mul.wide.u32 	%rd6947, %r4854, %r4782;
	shl.b32 	%r4862, %r4779, 1;
	and.b32  	%r4863, %r4862, 67108862;
	mul.wide.u32 	%rd6948, %r4855, %r4863;
	mul.wide.u32 	%rd6949, %r4778, %r4859;
	mul.wide.u32 	%rd6950, %r4861, %r4857;
	mul.wide.u32 	%rd6951, %r4774, %r4774;
	mul.wide.u32 	%rd6952, %r4854, %r4784;
	mul.wide.u32 	%rd6953, %r4855, %r4782;
	mul.wide.u32 	%rd6954, %r4780, %r4859;
	mul.wide.u32 	%rd6955, %r4778, %r4857;
	mul.wide.u32 	%rd6956, %r4861, %r4774;
	mul.lo.s32 	%r4864, %r4778, 19;
	mul.lo.s32 	%r4865, %r4780, 38;
	mul.lo.s32 	%r4866, %r4782, 19;
	mul.lo.s32 	%r4867, %r4784, 38;
	mul.wide.u32 	%rd6957, %r4855, %r4867;
	mul.wide.u32 	%rd6958, %r4866, %r4859;
	mul.wide.u32 	%rd6959, %r4865, %r4857;
	shl.b32 	%r4868, %r4773, 1;
	and.b32  	%r4869, %r4868, 134217726;
	mul.wide.u32 	%rd6960, %r4864, %r4869;
	mul.lo.s32 	%r4870, %r4776, 38;
	mul.wide.u32 	%rd6961, %r4870, %r4776;
	add.s64 	%rd6962, %rd6960, %rd6961;
	add.s64 	%rd6963, %rd6962, %rd6959;
	add.s64 	%rd6964, %rd6963, %rd6958;
	add.s64 	%rd6965, %rd6964, %rd6927;
	add.s64 	%rd6966, %rd6965, %rd6957;
	mul.wide.u32 	%rd6967, %r4867, %r4770;
	mul.wide.u32 	%rd6968, %r4866, %r4857;
	mul.wide.u32 	%rd6969, %r4865, %r4774;
	mul.wide.u32 	%rd6970, %r4864, %r4861;
	mul.wide.u32 	%rd6971, %r4867, %r4857;
	mul.wide.u32 	%rd6972, %r4866, %r4869;
	mul.wide.u32 	%rd6973, %r4865, %r4861;
	mul.wide.u32 	%rd6974, %r4864, %r4778;
	mul.wide.u32 	%rd6975, %r4867, %r4774;
	mul.wide.u32 	%rd6976, %r4866, %r4861;
	mul.wide.u32 	%rd6977, %r4865, %r4778;
	mul.wide.u32 	%rd6978, %r4867, %r4861;
	shl.b32 	%r4871, %r4777, 1;
	and.b32  	%r4872, %r4871, 134217726;
	mul.wide.u32 	%rd6979, %r4866, %r4872;
	mul.wide.u32 	%rd6980, %r4865, %r4780;
	mul.wide.u32 	%rd6981, %r4867, %r4778;
	mul.wide.u32 	%rd6982, %r4866, %r4863;
	mul.wide.u32 	%rd6983, %r4867, %r4863;
	mul.wide.u32 	%rd6984, %r4866, %r4782;
	mul.wide.u32 	%rd6985, %r4867, %r4782;
	mul.wide.u32 	%rd6986, %r4867, %r4784;
	and.b64  	%rd6987, %rd6966, 67108863;
	shr.u64 	%rd6988, %rd6966, 26;
	add.s64 	%rd6989, %rd6969, %rd6970;
	add.s64 	%rd6990, %rd6989, %rd6968;
	add.s64 	%rd6991, %rd6990, %rd6967;
	add.s64 	%rd6992, %rd6991, %rd6928;
	add.s64 	%rd6993, %rd6992, %rd6988;
	cvt.u32.u64 	%r4873, %rd6993;
	and.b32  	%r4874, %r4873, 33554431;
	shr.u64 	%rd6994, %rd6993, 25;
	add.s64 	%rd6995, %rd6973, %rd6974;
	add.s64 	%rd6996, %rd6995, %rd6972;
	add.s64 	%rd6997, %rd6996, %rd6971;
	add.s64 	%rd6998, %rd6997, %rd6929;
	add.s64 	%rd6999, %rd6998, %rd6930;
	add.s64 	%rd7000, %rd6999, %rd6994;
	cvt.u32.u64 	%r4875, %rd7000;
	and.b32  	%r4876, %r4875, 67108863;
	shr.u64 	%rd7001, %rd7000, 26;
	add.s64 	%rd7002, %rd6976, %rd6977;
	add.s64 	%rd7003, %rd7002, %rd6975;
	add.s64 	%rd7004, %rd7003, %rd6931;
	add.s64 	%rd7005, %rd7004, %rd6932;
	add.s64 	%rd7006, %rd7005, %rd7001;
	cvt.u32.u64 	%r4877, %rd7006;
	and.b32  	%r4878, %r4877, 33554431;
	shr.u64 	%rd7007, %rd7006, 25;
	add.s64 	%rd7008, %rd6980, %rd6935;
	add.s64 	%rd7009, %rd7008, %rd6979;
	add.s64 	%rd7010, %rd7009, %rd6978;
	add.s64 	%rd7011, %rd7010, %rd6933;
	add.s64 	%rd7012, %rd7011, %rd6934;
	add.s64 	%rd7013, %rd7012, %rd7007;
	cvt.u32.u64 	%r4879, %rd7013;
	and.b32  	%r4880, %r4879, 67108863;
	shr.u64 	%rd7014, %rd7013, 26;
	add.s64 	%rd7015, %rd6982, %rd6938;
	add.s64 	%rd7016, %rd7015, %rd6981;
	add.s64 	%rd7017, %rd7016, %rd6936;
	add.s64 	%rd7018, %rd7017, %rd6937;
	add.s64 	%rd7019, %rd7018, %rd7014;
	cvt.u32.u64 	%r4881, %rd7019;
	and.b32  	%r4882, %r4881, 33554431;
	shr.u64 	%rd7020, %rd7019, 25;
	add.s64 	%rd7021, %rd6941, %rd6942;
	add.s64 	%rd7022, %rd7021, %rd6984;
	add.s64 	%rd7023, %rd7022, %rd6983;
	add.s64 	%rd7024, %rd7023, %rd6939;
	add.s64 	%rd7025, %rd7024, %rd6940;
	add.s64 	%rd7026, %rd7025, %rd7020;
	cvt.u32.u64 	%r4883, %rd7026;
	and.b32  	%r4884, %r4883, 67108863;
	shr.u64 	%rd7027, %rd7026, 26;
	add.s64 	%rd7028, %rd6945, %rd6946;
	add.s64 	%rd7029, %rd7028, %rd6985;
	add.s64 	%rd7030, %rd7029, %rd6943;
	add.s64 	%rd7031, %rd7030, %rd6944;
	add.s64 	%rd7032, %rd7031, %rd7027;
	cvt.u32.u64 	%r4885, %rd7032;
	and.b32  	%r4886, %r4885, 33554431;
	shr.u64 	%rd7033, %rd7032, 25;
	add.s64 	%rd7034, %rd6950, %rd6951;
	add.s64 	%rd7035, %rd7034, %rd6949;
	add.s64 	%rd7036, %rd7035, %rd6986;
	add.s64 	%rd7037, %rd7036, %rd6947;
	add.s64 	%rd7038, %rd7037, %rd6948;
	add.s64 	%rd7039, %rd7038, %rd7033;
	cvt.u32.u64 	%r4887, %rd7039;
	and.b32  	%r4888, %r4887, 67108863;
	shr.u64 	%rd7040, %rd7039, 26;
	add.s64 	%rd7041, %rd6955, %rd6956;
	add.s64 	%rd7042, %rd7041, %rd6954;
	add.s64 	%rd7043, %rd7042, %rd6952;
	add.s64 	%rd7044, %rd7043, %rd6953;
	add.s64 	%rd7045, %rd7044, %rd7040;
	cvt.u32.u64 	%r4889, %rd7045;
	and.b32  	%r4890, %r4889, 33554431;
	shr.u64 	%rd7046, %rd7045, 25;
	and.b64  	%rd7047, %rd7046, 4294967295;
	mul.lo.s64 	%rd7048, %rd7047, 19;
	add.s64 	%rd7049, %rd7048, %rd6987;
	cvt.u32.u64 	%r4891, %rd7049;
	and.b32  	%r4892, %r4891, 67108863;
	shr.u64 	%rd7050, %rd7049, 26;
	cvt.u32.u64 	%r4893, %rd7050;
	add.s32 	%r4894, %r4874, %r4893;
	mul.wide.u32 	%rd7051, %r4808, %r4808;
	shl.b32 	%r4895, %r4807, 1;
	and.b32  	%r4896, %r4895, 134217726;
	mul.wide.u32 	%rd7052, %r4896, %r4810;
	mul.wide.u32 	%rd7053, %r4896, %r4792;
	shl.b32 	%r4897, %r4810, 1;
	mul.wide.u32 	%rd7054, %r4897, %r4810;
	mul.wide.u32 	%rd7055, %r4896, %r4794;
	mul.wide.u32 	%rd7056, %r4897, %r4792;
	mul.wide.u32 	%rd7057, %r4896, %r4796;
	shl.b32 	%r4898, %r4793, 1;
	and.b32  	%r4899, %r4898, 67108862;
	mul.wide.u32 	%rd7058, %r4897, %r4899;
	mul.wide.u32 	%rd7059, %r4792, %r4792;
	shl.b32 	%r4900, %r4791, 1;
	and.b32  	%r4901, %r4900, 134217726;
	mul.wide.u32 	%rd7060, %r4896, %r4798;
	mul.wide.u32 	%rd7061, %r4897, %r4796;
	mul.wide.u32 	%rd7062, %r4794, %r4901;
	mul.wide.u32 	%rd7063, %r4896, %r4800;
	shl.b32 	%r4902, %r4797, 1;
	and.b32  	%r4903, %r4902, 67108862;
	mul.wide.u32 	%rd7064, %r4897, %r4903;
	mul.wide.u32 	%rd7065, %r4796, %r4901;
	mul.wide.u32 	%rd7066, %r4899, %r4794;
	mul.wide.u32 	%rd7067, %r4896, %r4802;
	mul.wide.u32 	%rd7068, %r4897, %r4800;
	mul.wide.u32 	%rd7069, %r4798, %r4901;
	mul.wide.u32 	%rd7070, %r4796, %r4899;
	mul.wide.u32 	%rd7071, %r4896, %r4804;
	shl.b32 	%r4904, %r4801, 1;
	and.b32  	%r4905, %r4904, 67108862;
	mul.wide.u32 	%rd7072, %r4897, %r4905;
	mul.wide.u32 	%rd7073, %r4800, %r4901;
	mul.wide.u32 	%rd7074, %r4903, %r4899;
	mul.wide.u32 	%rd7075, %r4796, %r4796;
	mul.wide.u32 	%rd7076, %r4896, %r4806;
	mul.wide.u32 	%rd7077, %r4897, %r4804;
	mul.wide.u32 	%rd7078, %r4802, %r4901;
	mul.wide.u32 	%rd7079, %r4800, %r4899;
	mul.wide.u32 	%rd7080, %r4903, %r4796;
	mul.lo.s32 	%r4906, %r4800, 19;
	mul.lo.s32 	%r4907, %r4802, 38;
	mul.lo.s32 	%r4908, %r4804, 19;
	mul.lo.s32 	%r4909, %r4806, 38;
	mul.wide.u32 	%rd7081, %r4897, %r4909;
	mul.wide.u32 	%rd7082, %r4908, %r4901;
	mul.wide.u32 	%rd7083, %r4907, %r4899;
	shl.b32 	%r4910, %r4795, 1;
	and.b32  	%r4911, %r4910, 134217726;
	mul.wide.u32 	%rd7084, %r4906, %r4911;
	mul.lo.s32 	%r4912, %r4798, 38;
	mul.wide.u32 	%rd7085, %r4912, %r4798;
	add.s64 	%rd7086, %rd7084, %rd7085;
	add.s64 	%rd7087, %rd7086, %rd7083;
	add.s64 	%rd7088, %rd7087, %rd7082;
	add.s64 	%rd7089, %rd7088, %rd7051;
	add.s64 	%rd7090, %rd7089, %rd7081;
	mul.wide.u32 	%rd7091, %r4909, %r4792;
	mul.wide.u32 	%rd7092, %r4908, %r4899;
	mul.wide.u32 	%rd7093, %r4907, %r4796;
	mul.wide.u32 	%rd7094, %r4906, %r4903;
	mul.wide.u32 	%rd7095, %r4909, %r4899;
	mul.wide.u32 	%rd7096, %r4908, %r4911;
	mul.wide.u32 	%rd7097, %r4907, %r4903;
	mul.wide.u32 	%rd7098, %r4906, %r4800;
	mul.wide.u32 	%rd7099, %r4909, %r4796;
	mul.wide.u32 	%rd7100, %r4908, %r4903;
	mul.wide.u32 	%rd7101, %r4907, %r4800;
	mul.wide.u32 	%rd7102, %r4909, %r4903;
	shl.b32 	%r4913, %r4799, 1;
	and.b32  	%r4914, %r4913, 134217726;
	mul.wide.u32 	%rd7103, %r4908, %r4914;
	mul.wide.u32 	%rd7104, %r4907, %r4802;
	mul.wide.u32 	%rd7105, %r4909, %r4800;
	mul.wide.u32 	%rd7106, %r4908, %r4905;
	mul.wide.u32 	%rd7107, %r4909, %r4905;
	mul.wide.u32 	%rd7108, %r4908, %r4804;
	mul.wide.u32 	%rd7109, %r4909, %r4804;
	mul.wide.u32 	%rd7110, %r4909, %r4806;
	and.b64  	%rd7111, %rd7090, 67108863;
	shr.u64 	%rd7112, %rd7090, 26;
	add.s64 	%rd7113, %rd7093, %rd7094;
	add.s64 	%rd7114, %rd7113, %rd7092;
	add.s64 	%rd7115, %rd7114, %rd7091;
	add.s64 	%rd7116, %rd7115, %rd7052;
	add.s64 	%rd7117, %rd7116, %rd7112;
	cvt.u32.u64 	%r4915, %rd7117;
	and.b32  	%r4916, %r4915, 33554431;
	shr.u64 	%rd7118, %rd7117, 25;
	add.s64 	%rd7119, %rd7097, %rd7098;
	add.s64 	%rd7120, %rd7119, %rd7096;
	add.s64 	%rd7121, %rd7120, %rd7095;
	add.s64 	%rd7122, %rd7121, %rd7053;
	add.s64 	%rd7123, %rd7122, %rd7054;
	add.s64 	%rd7124, %rd7123, %rd7118;
	cvt.u32.u64 	%r4917, %rd7124;
	shr.u64 	%rd7125, %rd7124, 26;
	add.s64 	%rd7126, %rd7100, %rd7101;
	add.s64 	%rd7127, %rd7126, %rd7099;
	add.s64 	%rd7128, %rd7127, %rd7055;
	add.s64 	%rd7129, %rd7128, %rd7056;
	add.s64 	%rd7130, %rd7129, %rd7125;
	cvt.u32.u64 	%r4918, %rd7130;
	shr.u64 	%rd7131, %rd7130, 25;
	add.s64 	%rd7132, %rd7104, %rd7059;
	add.s64 	%rd7133, %rd7132, %rd7103;
	add.s64 	%rd7134, %rd7133, %rd7102;
	add.s64 	%rd7135, %rd7134, %rd7057;
	add.s64 	%rd7136, %rd7135, %rd7058;
	add.s64 	%rd7137, %rd7136, %rd7131;
	cvt.u32.u64 	%r4919, %rd7137;
	shr.u64 	%rd7138, %rd7137, 26;
	add.s64 	%rd7139, %rd7106, %rd7062;
	add.s64 	%rd7140, %rd7139, %rd7105;
	add.s64 	%rd7141, %rd7140, %rd7060;
	add.s64 	%rd7142, %rd7141, %rd7061;
	add.s64 	%rd7143, %rd7142, %rd7138;
	cvt.u32.u64 	%r4920, %rd7143;
	shr.u64 	%rd7144, %rd7143, 25;
	add.s64 	%rd7145, %rd7065, %rd7066;
	add.s64 	%rd7146, %rd7145, %rd7108;
	add.s64 	%rd7147, %rd7146, %rd7107;
	add.s64 	%rd7148, %rd7147, %rd7063;
	add.s64 	%rd7149, %rd7148, %rd7064;
	add.s64 	%rd7150, %rd7149, %rd7144;
	cvt.u32.u64 	%r4921, %rd7150;
	shr.u64 	%rd7151, %rd7150, 26;
	add.s64 	%rd7152, %rd7069, %rd7070;
	add.s64 	%rd7153, %rd7152, %rd7109;
	add.s64 	%rd7154, %rd7153, %rd7067;
	add.s64 	%rd7155, %rd7154, %rd7068;
	add.s64 	%rd7156, %rd7155, %rd7151;
	cvt.u32.u64 	%r4922, %rd7156;
	shr.u64 	%rd7157, %rd7156, 25;
	add.s64 	%rd7158, %rd7074, %rd7075;
	add.s64 	%rd7159, %rd7158, %rd7073;
	add.s64 	%rd7160, %rd7159, %rd7110;
	add.s64 	%rd7161, %rd7160, %rd7071;
	add.s64 	%rd7162, %rd7161, %rd7072;
	add.s64 	%rd7163, %rd7162, %rd7157;
	cvt.u32.u64 	%r4923, %rd7163;
	shr.u64 	%rd7164, %rd7163, 26;
	add.s64 	%rd7165, %rd7079, %rd7080;
	add.s64 	%rd7166, %rd7165, %rd7078;
	add.s64 	%rd7167, %rd7166, %rd7076;
	add.s64 	%rd7168, %rd7167, %rd7077;
	add.s64 	%rd7169, %rd7168, %rd7164;
	cvt.u32.u64 	%r4924, %rd7169;
	shr.u64 	%rd7170, %rd7169, 25;
	and.b64  	%rd7171, %rd7170, 4294967295;
	mul.lo.s64 	%rd7172, %rd7171, 19;
	add.s64 	%rd7173, %rd7172, %rd7111;
	cvt.u32.u64 	%r4925, %rd7173;
	and.b32  	%r4926, %r4925, 33554432;
	shr.u64 	%rd7174, %rd7173, 26;
	cvt.u32.u64 	%r4927, %rd7174;
	add.s32 	%r4928, %r4916, %r4927;
	shl.b32 	%r4929, %r4925, 1;
	shr.u32 	%r4930, %r4926, 25;
	and.b32  	%r4931, %r4929, 67108862;
	shl.b32 	%r4932, %r4928, 1;
	or.b32  	%r4933, %r4932, %r4930;
	shr.u32 	%r4934, %r4933, 25;
	and.b32  	%r4935, %r4933, 33554431;
	shl.b32 	%r4936, %r4917, 1;
	and.b32  	%r4937, %r4936, 134217726;
	add.s32 	%r4938, %r4934, %r4937;
	shr.u32 	%r4939, %r4938, 26;
	and.b32  	%r4940, %r4938, 67108863;
	shl.b32 	%r4941, %r4918, 1;
	and.b32  	%r4942, %r4941, 67108862;
	add.s32 	%r4943, %r4939, %r4942;
	shr.u32 	%r4944, %r4943, 25;
	and.b32  	%r4945, %r4943, 33554431;
	shl.b32 	%r4946, %r4919, 1;
	and.b32  	%r4947, %r4946, 134217726;
	add.s32 	%r4948, %r4944, %r4947;
	shr.u32 	%r4949, %r4948, 26;
	and.b32  	%r4950, %r4948, 67108863;
	shl.b32 	%r4951, %r4920, 1;
	and.b32  	%r4952, %r4951, 67108862;
	add.s32 	%r4953, %r4949, %r4952;
	shr.u32 	%r4954, %r4953, 25;
	and.b32  	%r4955, %r4953, 33554431;
	shl.b32 	%r4956, %r4921, 1;
	and.b32  	%r4957, %r4956, 134217726;
	add.s32 	%r4958, %r4954, %r4957;
	shr.u32 	%r4959, %r4958, 26;
	and.b32  	%r4960, %r4958, 67108863;
	shl.b32 	%r4961, %r4922, 1;
	and.b32  	%r4962, %r4961, 67108862;
	add.s32 	%r4963, %r4959, %r4962;
	shr.u32 	%r4964, %r4963, 25;
	and.b32  	%r4965, %r4963, 33554431;
	shl.b32 	%r4966, %r4923, 1;
	and.b32  	%r4967, %r4966, 134217726;
	add.s32 	%r4968, %r4964, %r4967;
	shr.u32 	%r4969, %r4968, 26;
	and.b32  	%r4970, %r4968, 67108863;
	shl.b32 	%r4971, %r4924, 1;
	and.b32  	%r4972, %r4971, 67108862;
	add.s32 	%r4973, %r4969, %r4972;
	shr.u32 	%r4974, %r4973, 25;
	and.b32  	%r4975, %r4973, 33554431;
	add.s32 	%r4976, %r4743, %r4786;
	add.s32 	%r4977, %r4745, %r4788;
	add.s32 	%r4978, %r4727, %r4770;
	add.s32 	%r4979, %r4729, %r4772;
	add.s32 	%r4980, %r4731, %r4774;
	add.s32 	%r4981, %r4733, %r4776;
	add.s32 	%r4982, %r4735, %r4778;
	add.s32 	%r4983, %r4737, %r4780;
	add.s32 	%r4984, %r4739, %r4782;
	add.s32 	%r4985, %r4741, %r4784;
	mul.wide.u32 	%rd7175, %r4976, %r4976;
	shl.b32 	%r4986, %r4976, 1;
	mul.wide.u32 	%rd7176, %r4977, %r4986;
	mul.wide.u32 	%rd7177, %r4986, %r4978;
	shl.b32 	%r4987, %r4977, 1;
	mul.wide.u32 	%rd7178, %r4987, %r4977;
	mul.wide.u32 	%rd7179, %r4986, %r4979;
	mul.wide.u32 	%rd7180, %r4987, %r4978;
	mul.wide.u32 	%rd7181, %r4986, %r4980;
	shl.b32 	%r4988, %r4979, 1;
	mul.wide.u32 	%rd7182, %r4987, %r4988;
	mul.wide.u32 	%rd7183, %r4978, %r4978;
	shl.b32 	%r4989, %r4978, 1;
	mul.wide.u32 	%rd7184, %r4986, %r4981;
	mul.wide.u32 	%rd7185, %r4987, %r4980;
	mul.wide.u32 	%rd7186, %r4979, %r4989;
	mul.wide.u32 	%rd7187, %r4986, %r4982;
	shl.b32 	%r4990, %r4981, 1;
	mul.wide.u32 	%rd7188, %r4987, %r4990;
	mul.wide.u32 	%rd7189, %r4980, %r4989;
	mul.wide.u32 	%rd7190, %r4988, %r4979;
	mul.wide.u32 	%rd7191, %r4986, %r4983;
	mul.wide.u32 	%rd7192, %r4987, %r4982;
	mul.wide.u32 	%rd7193, %r4981, %r4989;
	mul.wide.u32 	%rd7194, %r4980, %r4988;
	mul.wide.u32 	%rd7195, %r4986, %r4984;
	shl.b32 	%r4991, %r4983, 1;
	mul.wide.u32 	%rd7196, %r4987, %r4991;
	mul.wide.u32 	%rd7197, %r4982, %r4989;
	mul.wide.u32 	%rd7198, %r4990, %r4988;
	mul.wide.u32 	%rd7199, %r4980, %r4980;
	mul.wide.u32 	%rd7200, %r4986, %r4985;
	mul.wide.u32 	%rd7201, %r4987, %r4984;
	mul.wide.u32 	%rd7202, %r4983, %r4989;
	mul.wide.u32 	%rd7203, %r4982, %r4988;
	mul.wide.u32 	%rd7204, %r4990, %r4980;
	mul.lo.s32 	%r4992, %r4982, 19;
	mul.lo.s32 	%r4993, %r4983, 38;
	mul.lo.s32 	%r4994, %r4984, 19;
	mul.lo.s32 	%r4995, %r4985, 38;
	mul.wide.u32 	%rd7205, %r4987, %r4995;
	mul.wide.u32 	%rd7206, %r4994, %r4989;
	mul.wide.u32 	%rd7207, %r4993, %r4988;
	shl.b32 	%r4996, %r4980, 1;
	mul.wide.u32 	%rd7208, %r4992, %r4996;
	mul.lo.s32 	%r4997, %r4981, 38;
	mul.wide.u32 	%rd7209, %r4997, %r4981;
	add.s64 	%rd7210, %rd7208, %rd7209;
	add.s64 	%rd7211, %rd7210, %rd7207;
	add.s64 	%rd7212, %rd7211, %rd7206;
	add.s64 	%rd7213, %rd7212, %rd7175;
	add.s64 	%rd7214, %rd7213, %rd7205;
	mul.wide.u32 	%rd7215, %r4995, %r4978;
	mul.wide.u32 	%rd7216, %r4994, %r4988;
	mul.wide.u32 	%rd7217, %r4993, %r4980;
	mul.wide.u32 	%rd7218, %r4992, %r4990;
	mul.wide.u32 	%rd7219, %r4995, %r4988;
	mul.wide.u32 	%rd7220, %r4994, %r4996;
	mul.wide.u32 	%rd7221, %r4993, %r4990;
	mul.wide.u32 	%rd7222, %r4992, %r4982;
	mul.wide.u32 	%rd7223, %r4995, %r4980;
	mul.wide.u32 	%rd7224, %r4994, %r4990;
	mul.wide.u32 	%rd7225, %r4993, %r4982;
	mul.wide.u32 	%rd7226, %r4995, %r4990;
	shl.b32 	%r4998, %r4982, 1;
	mul.wide.u32 	%rd7227, %r4994, %r4998;
	mul.wide.u32 	%rd7228, %r4993, %r4983;
	mul.wide.u32 	%rd7229, %r4995, %r4982;
	mul.wide.u32 	%rd7230, %r4994, %r4991;
	mul.wide.u32 	%rd7231, %r4995, %r4991;
	mul.wide.u32 	%rd7232, %r4994, %r4984;
	mul.wide.u32 	%rd7233, %r4995, %r4984;
	mul.wide.u32 	%rd7234, %r4995, %r4985;
	and.b64  	%rd7235, %rd7214, 67108863;
	shr.u64 	%rd7236, %rd7214, 26;
	add.s64 	%rd7237, %rd7217, %rd7218;
	add.s64 	%rd7238, %rd7237, %rd7216;
	add.s64 	%rd7239, %rd7238, %rd7215;
	add.s64 	%rd7240, %rd7239, %rd7176;
	add.s64 	%rd7241, %rd7240, %rd7236;
	cvt.u32.u64 	%r4999, %rd7241;
	and.b32  	%r5000, %r4999, 33554431;
	shr.u64 	%rd7242, %rd7241, 25;
	add.s64 	%rd7243, %rd7221, %rd7222;
	add.s64 	%rd7244, %rd7243, %rd7220;
	add.s64 	%rd7245, %rd7244, %rd7219;
	add.s64 	%rd7246, %rd7245, %rd7177;
	add.s64 	%rd7247, %rd7246, %rd7178;
	add.s64 	%rd7248, %rd7247, %rd7242;
	cvt.u32.u64 	%r5001, %rd7248;
	and.b32  	%r5002, %r5001, 67108863;
	shr.u64 	%rd7249, %rd7248, 26;
	add.s64 	%rd7250, %rd7224, %rd7225;
	add.s64 	%rd7251, %rd7250, %rd7223;
	add.s64 	%rd7252, %rd7251, %rd7179;
	add.s64 	%rd7253, %rd7252, %rd7180;
	add.s64 	%rd7254, %rd7253, %rd7249;
	cvt.u32.u64 	%r5003, %rd7254;
	and.b32  	%r5004, %r5003, 33554431;
	shr.u64 	%rd7255, %rd7254, 25;
	add.s64 	%rd7256, %rd7228, %rd7183;
	add.s64 	%rd7257, %rd7256, %rd7227;
	add.s64 	%rd7258, %rd7257, %rd7226;
	add.s64 	%rd7259, %rd7258, %rd7181;
	add.s64 	%rd7260, %rd7259, %rd7182;
	add.s64 	%rd7261, %rd7260, %rd7255;
	cvt.u32.u64 	%r5005, %rd7261;
	and.b32  	%r5006, %r5005, 67108863;
	shr.u64 	%rd7262, %rd7261, 26;
	add.s64 	%rd7263, %rd7230, %rd7186;
	add.s64 	%rd7264, %rd7263, %rd7229;
	add.s64 	%rd7265, %rd7264, %rd7184;
	add.s64 	%rd7266, %rd7265, %rd7185;
	add.s64 	%rd7267, %rd7266, %rd7262;
	cvt.u32.u64 	%r5007, %rd7267;
	and.b32  	%r5008, %r5007, 33554431;
	shr.u64 	%rd7268, %rd7267, 25;
	add.s64 	%rd7269, %rd7189, %rd7190;
	add.s64 	%rd7270, %rd7269, %rd7232;
	add.s64 	%rd7271, %rd7270, %rd7231;
	add.s64 	%rd7272, %rd7271, %rd7187;
	add.s64 	%rd7273, %rd7272, %rd7188;
	add.s64 	%rd7274, %rd7273, %rd7268;
	cvt.u32.u64 	%r5009, %rd7274;
	and.b32  	%r5010, %r5009, 67108863;
	shr.u64 	%rd7275, %rd7274, 26;
	add.s64 	%rd7276, %rd7193, %rd7194;
	add.s64 	%rd7277, %rd7276, %rd7233;
	add.s64 	%rd7278, %rd7277, %rd7191;
	add.s64 	%rd7279, %rd7278, %rd7192;
	add.s64 	%rd7280, %rd7279, %rd7275;
	cvt.u32.u64 	%r5011, %rd7280;
	and.b32  	%r5012, %r5011, 33554431;
	shr.u64 	%rd7281, %rd7280, 25;
	add.s64 	%rd7282, %rd7198, %rd7199;
	add.s64 	%rd7283, %rd7282, %rd7197;
	add.s64 	%rd7284, %rd7283, %rd7234;
	add.s64 	%rd7285, %rd7284, %rd7195;
	add.s64 	%rd7286, %rd7285, %rd7196;
	add.s64 	%rd7287, %rd7286, %rd7281;
	cvt.u32.u64 	%r5013, %rd7287;
	and.b32  	%r5014, %r5013, 67108863;
	shr.u64 	%rd7288, %rd7287, 26;
	add.s64 	%rd7289, %rd7203, %rd7204;
	add.s64 	%rd7290, %rd7289, %rd7202;
	add.s64 	%rd7291, %rd7290, %rd7200;
	add.s64 	%rd7292, %rd7291, %rd7201;
	add.s64 	%rd7293, %rd7292, %rd7288;
	cvt.u32.u64 	%r5015, %rd7293;
	and.b32  	%r5016, %r5015, 33554431;
	shr.u64 	%rd7294, %rd7293, 25;
	and.b64  	%rd7295, %rd7294, 4294967295;
	mul.lo.s64 	%rd7296, %rd7295, 19;
	add.s64 	%rd7297, %rd7296, %rd7235;
	cvt.u32.u64 	%r5017, %rd7297;
	and.b32  	%r5018, %r5017, 67108863;
	shr.u64 	%rd7298, %rd7297, 26;
	cvt.u32.u64 	%r5019, %rd7298;
	add.s32 	%r5020, %r4850, %r4892;
	add.s32 	%r5021, %r4852, %r4894;
	add.s32 	%r5022, %r4834, %r4876;
	add.s32 	%r5023, %r4836, %r4878;
	add.s32 	%r5024, %r4838, %r4880;
	add.s32 	%r5025, %r4840, %r4882;
	add.s32 	%r5026, %r4842, %r4884;
	add.s32 	%r5027, %r4844, %r4886;
	add.s32 	%r5028, %r4846, %r4888;
	add.s32 	%r5029, %r4848, %r4890;
	add.s32 	%r5030, %r4892, 134217690;
	sub.s32 	%r5031, %r5030, %r4850;
	shr.u32 	%r5032, %r5031, 26;
	and.b32  	%r5033, %r5031, 67108863;
	add.s32 	%r5034, %r4894, 67108862;
	sub.s32 	%r5035, %r5034, %r4852;
	add.s32 	%r5036, %r5035, %r5032;
	shr.u32 	%r5037, %r5036, 25;
	and.b32  	%r5038, %r5036, 33554431;
	add.s32 	%r5039, %r4876, 134217726;
	sub.s32 	%r5040, %r5039, %r4834;
	add.s32 	%r5041, %r5040, %r5037;
	shr.u32 	%r5042, %r5041, 26;
	and.b32  	%r5043, %r5041, 67108863;
	add.s32 	%r5044, %r4878, 67108862;
	sub.s32 	%r5045, %r5044, %r4836;
	add.s32 	%r5046, %r5045, %r5042;
	shr.u32 	%r5047, %r5046, 25;
	and.b32  	%r5048, %r5046, 33554431;
	add.s32 	%r5049, %r4880, 134217726;
	sub.s32 	%r5050, %r5049, %r4838;
	add.s32 	%r5051, %r5050, %r5047;
	add.s32 	%r5052, %r4882, 67108862;
	sub.s32 	%r5053, %r5052, %r4840;
	add.s32 	%r5054, %r4884, 134217726;
	sub.s32 	%r5055, %r5054, %r4842;
	add.s32 	%r5056, %r4886, 67108862;
	sub.s32 	%r5057, %r5056, %r4844;
	add.s32 	%r5058, %r4888, 134217726;
	sub.s32 	%r5059, %r5058, %r4846;
	add.s32 	%r5060, %r4890, 67108862;
	sub.s32 	%r5061, %r5060, %r4848;
	sub.s32 	%r5062, %r3680, %r5020;
	add.s32 	%r5063, %r5062, %r5018;
	shr.u32 	%r5064, %r5063, 26;
	and.b32  	%r5065, %r5063, 67108863;
	add.s32 	%r5066, %r5000, %r5019;
	add.s32 	%r5067, %r5066, 134217724;
	sub.s32 	%r5068, %r5067, %r5021;
	add.s32 	%r5069, %r5068, %r5064;
	shr.u32 	%r5070, %r5069, 25;
	and.b32  	%r5071, %r5069, 33554431;
	sub.s32 	%r5072, %r3692, %r5022;
	add.s32 	%r5073, %r5072, %r5002;
	add.s32 	%r5074, %r5073, %r5070;
	shr.u32 	%r5075, %r5074, 26;
	and.b32  	%r5076, %r5074, 67108863;
	sub.s32 	%r5077, %r3686, %r5023;
	add.s32 	%r5078, %r5077, %r5004;
	add.s32 	%r5079, %r5078, %r5075;
	shr.u32 	%r5080, %r5079, 25;
	and.b32  	%r5081, %r5079, 33554431;
	sub.s32 	%r5082, %r3692, %r5024;
	add.s32 	%r5083, %r5082, %r5006;
	add.s32 	%r5084, %r5083, %r5080;
	shr.u32 	%r5085, %r5084, 26;
	and.b32  	%r5086, %r5084, 67108863;
	sub.s32 	%r5087, %r3686, %r5025;
	add.s32 	%r5088, %r5087, %r5008;
	add.s32 	%r5089, %r5088, %r5085;
	shr.u32 	%r5090, %r5089, 25;
	and.b32  	%r5091, %r5089, 33554431;
	sub.s32 	%r5092, %r3692, %r5026;
	add.s32 	%r5093, %r5092, %r5010;
	add.s32 	%r5094, %r5093, %r5090;
	shr.u32 	%r5095, %r5094, 26;
	and.b32  	%r5096, %r5094, 67108863;
	sub.s32 	%r5097, %r3686, %r5027;
	add.s32 	%r5098, %r5097, %r5012;
	add.s32 	%r5099, %r5098, %r5095;
	shr.u32 	%r5100, %r5099, 25;
	and.b32  	%r5101, %r5099, 33554431;
	sub.s32 	%r5102, %r3692, %r5028;
	add.s32 	%r5103, %r5102, %r5014;
	add.s32 	%r5104, %r5103, %r5100;
	shr.u32 	%r5105, %r5104, 26;
	and.b32  	%r5106, %r5104, 67108863;
	sub.s32 	%r5107, %r3686, %r5029;
	add.s32 	%r5108, %r5107, %r5016;
	add.s32 	%r5109, %r5108, %r5105;
	shr.u32 	%r5110, %r5109, 25;
	and.b32  	%r5111, %r5109, 33554431;
	mad.lo.s32 	%r5112, %r5110, 19, %r5065;
	add.s32 	%r5113, %r4931, 268435380;
	sub.s32 	%r5114, %r5113, %r5033;
	mad.lo.s32 	%r5115, %r4974, 19, %r5114;
	shr.u32 	%r5116, %r5115, 26;
	and.b32  	%r5117, %r5115, 67108863;
	add.s32 	%r5118, %r4935, 134217724;
	sub.s32 	%r5119, %r5118, %r5038;
	add.s32 	%r5120, %r5119, %r5116;
	shr.u32 	%r5121, %r5120, 25;
	and.b32  	%r5122, %r5120, 33554431;
	add.s32 	%r5123, %r4940, 268435452;
	sub.s32 	%r5124, %r5123, %r5043;
	add.s32 	%r5125, %r5124, %r5121;
	shr.u32 	%r5126, %r5125, 26;
	and.b32  	%r5127, %r5125, 67108863;
	add.s32 	%r5128, %r4945, 134217724;
	sub.s32 	%r5129, %r5128, %r5048;
	add.s32 	%r5130, %r5129, %r5126;
	shr.u32 	%r5131, %r5130, 25;
	and.b32  	%r5132, %r5130, 33554431;
	sub.s32 	%r5133, %r3692, %r5051;
	add.s32 	%r5134, %r5133, %r4950;
	add.s32 	%r5135, %r5134, %r5131;
	shr.u32 	%r5136, %r5135, 26;
	and.b32  	%r5137, %r5135, 67108863;
	sub.s32 	%r5138, %r3686, %r5053;
	add.s32 	%r5139, %r5138, %r4955;
	add.s32 	%r5140, %r5139, %r5136;
	shr.u32 	%r5141, %r5140, 25;
	and.b32  	%r5142, %r5140, 33554431;
	sub.s32 	%r5143, %r3692, %r5055;
	add.s32 	%r5144, %r5143, %r4960;
	add.s32 	%r5145, %r5144, %r5141;
	shr.u32 	%r5146, %r5145, 26;
	and.b32  	%r5147, %r5145, 67108863;
	sub.s32 	%r5148, %r3686, %r5057;
	add.s32 	%r5149, %r5148, %r4965;
	add.s32 	%r5150, %r5149, %r5146;
	shr.u32 	%r5151, %r5150, 25;
	and.b32  	%r5152, %r5150, 33554431;
	sub.s32 	%r5153, %r3692, %r5059;
	add.s32 	%r5154, %r5153, %r4970;
	add.s32 	%r5155, %r5154, %r5151;
	shr.u32 	%r5156, %r5155, 26;
	and.b32  	%r5157, %r5155, 67108863;
	sub.s32 	%r5158, %r3686, %r5061;
	add.s32 	%r5159, %r5158, %r4975;
	add.s32 	%r5160, %r5159, %r5156;
	shr.u32 	%r5161, %r5160, 25;
	and.b32  	%r5162, %r5160, 33554431;
	mad.lo.s32 	%r5163, %r5161, 19, %r5117;
	mul.wide.u32 	%rd7299, %r5163, %r5071;
	mul.wide.u32 	%rd7300, %r5112, %r5122;
	mul.wide.u32 	%rd7301, %r5163, %r5081;
	mul.wide.u32 	%rd7302, %r5122, %r5076;
	mul.wide.u32 	%rd7303, %r5127, %r5071;
	mul.wide.u32 	%rd7304, %r5132, %r5112;
	mul.wide.u32 	%rd7305, %r5163, %r5091;
	mul.wide.u32 	%rd7306, %r5122, %r5086;
	mul.wide.u32 	%rd7307, %r5127, %r5081;
	mul.wide.u32 	%rd7308, %r5132, %r5076;
	mul.wide.u32 	%rd7309, %r5137, %r5071;
	mul.wide.u32 	%rd7310, %r5142, %r5112;
	mul.wide.u32 	%rd7311, %r5163, %r5101;
	mul.wide.u32 	%rd7312, %r5122, %r5096;
	mul.wide.u32 	%rd7313, %r5127, %r5091;
	mul.wide.u32 	%rd7314, %r5132, %r5086;
	mul.wide.u32 	%rd7315, %r5137, %r5081;
	mul.wide.u32 	%rd7316, %r5142, %r5076;
	mul.wide.u32 	%rd7317, %r5147, %r5071;
	mul.wide.u32 	%rd7318, %r5152, %r5112;
	mul.wide.u32 	%rd7319, %r5163, %r5111;
	mul.wide.u32 	%rd7320, %r5122, %r5106;
	mul.wide.u32 	%rd7321, %r5127, %r5101;
	mul.wide.u32 	%rd7322, %r5132, %r5096;
	mul.wide.u32 	%rd7323, %r5137, %r5091;
	mul.wide.u32 	%rd7324, %r5142, %r5086;
	mul.wide.u32 	%rd7325, %r5147, %r5081;
	mul.wide.u32 	%rd7326, %r5152, %r5076;
	mul.wide.u32 	%rd7327, %r5157, %r5071;
	mul.wide.u32 	%rd7328, %r5162, %r5112;
	shl.b32 	%r5164, %r5120, 1;
	and.b32  	%r5165, %r5164, 67108862;
	shl.b32 	%r5166, %r5130, 1;
	and.b32  	%r5167, %r5166, 67108862;
	shl.b32 	%r5168, %r5140, 1;
	and.b32  	%r5169, %r5168, 67108862;
	shl.b32 	%r5170, %r5150, 1;
	and.b32  	%r5171, %r5170, 67108862;
	mul.wide.u32 	%rd7329, %r5163, %r5112;
	mul.wide.u32 	%rd7330, %r5163, %r5076;
	mul.wide.u32 	%rd7331, %r5165, %r5071;
	mul.wide.u32 	%rd7332, %r5127, %r5112;
	mul.wide.u32 	%rd7333, %r5163, %r5086;
	mul.wide.u32 	%rd7334, %r5165, %r5081;
	mul.wide.u32 	%rd7335, %r5127, %r5076;
	mul.wide.u32 	%rd7336, %r5167, %r5071;
	mul.wide.u32 	%rd7337, %r5137, %r5112;
	mul.wide.u32 	%rd7338, %r5163, %r5096;
	mul.wide.u32 	%rd7339, %r5165, %r5091;
	mul.wide.u32 	%rd7340, %r5127, %r5086;
	mul.wide.u32 	%rd7341, %r5167, %r5081;
	mul.wide.u32 	%rd7342, %r5137, %r5076;
	mul.wide.u32 	%rd7343, %r5169, %r5071;
	mul.wide.u32 	%rd7344, %r5147, %r5112;
	mul.wide.u32 	%rd7345, %r5163, %r5106;
	mul.wide.u32 	%rd7346, %r5165, %r5101;
	mul.wide.u32 	%rd7347, %r5127, %r5096;
	mul.wide.u32 	%rd7348, %r5167, %r5091;
	mul.wide.u32 	%rd7349, %r5137, %r5086;
	mul.wide.u32 	%rd7350, %r5169, %r5081;
	mul.wide.u32 	%rd7351, %r5147, %r5076;
	mul.wide.u32 	%rd7352, %r5171, %r5071;
	mul.wide.u32 	%rd7353, %r5157, %r5112;
	mul.lo.s32 	%r5172, %r5122, 38;
	mul.lo.s32 	%r5173, %r5127, 19;
	mul.lo.s32 	%r5174, %r5132, 19;
	mul.lo.s32 	%r5175, %r5137, 19;
	mul.lo.s32 	%r5176, %r5142, 19;
	mul.lo.s32 	%r5177, %r5147, 19;
	mul.lo.s32 	%r5178, %r5152, 19;
	mul.lo.s32 	%r5179, %r5157, 19;
	mul.lo.s32 	%r5180, %r5162, 19;
	mul.wide.u32 	%rd7354, %r5180, %r5076;
	mul.wide.u32 	%rd7355, %r5179, %r5081;
	mul.wide.u32 	%rd7356, %r5178, %r5086;
	mul.wide.u32 	%rd7357, %r5177, %r5091;
	mul.wide.u32 	%rd7358, %r5176, %r5096;
	mul.wide.u32 	%rd7359, %r5175, %r5101;
	mul.wide.u32 	%rd7360, %r5174, %r5106;
	mul.wide.u32 	%rd7361, %r5173, %r5111;
	mul.wide.u32 	%rd7362, %r5180, %r5086;
	mul.wide.u32 	%rd7363, %r5179, %r5091;
	mul.wide.u32 	%rd7364, %r5178, %r5096;
	mul.wide.u32 	%rd7365, %r5177, %r5101;
	mul.wide.u32 	%rd7366, %r5176, %r5106;
	mul.wide.u32 	%rd7367, %r5175, %r5111;
	mul.wide.u32 	%rd7368, %r5180, %r5096;
	mul.wide.u32 	%rd7369, %r5179, %r5101;
	mul.wide.u32 	%rd7370, %r5178, %r5106;
	mul.wide.u32 	%rd7371, %r5177, %r5111;
	mul.wide.u32 	%rd7372, %r5180, %r5106;
	mul.wide.u32 	%rd7373, %r5179, %r5111;
	mul.lo.s32 	%r5181, %r5132, 38;
	mul.lo.s32 	%r5182, %r5142, 38;
	mul.lo.s32 	%r5183, %r5152, 38;
	mul.lo.s32 	%r5184, %r5162, 38;
	mul.wide.u32 	%rd7374, %r5184, %r5071;
	mul.wide.u32 	%rd7375, %r5179, %r5076;
	mul.wide.u32 	%rd7376, %r5183, %r5081;
	mul.wide.u32 	%rd7377, %r5177, %r5086;
	mul.wide.u32 	%rd7378, %r5182, %r5091;
	mul.wide.u32 	%rd7379, %r5175, %r5096;
	mul.wide.u32 	%rd7380, %r5181, %r5101;
	mul.wide.u32 	%rd7381, %r5173, %r5106;
	mul.wide.u32 	%rd7382, %r5172, %r5111;
	add.s64 	%rd7383, %rd7381, %rd7382;
	add.s64 	%rd7384, %rd7383, %rd7380;
	add.s64 	%rd7385, %rd7384, %rd7379;
	add.s64 	%rd7386, %rd7385, %rd7378;
	add.s64 	%rd7387, %rd7386, %rd7377;
	add.s64 	%rd7388, %rd7387, %rd7376;
	add.s64 	%rd7389, %rd7388, %rd7375;
	add.s64 	%rd7390, %rd7389, %rd7374;
	add.s64 	%rd7391, %rd7390, %rd7329;
	mul.wide.u32 	%rd7392, %r5184, %r5081;
	mul.wide.u32 	%rd7393, %r5179, %r5086;
	mul.wide.u32 	%rd7394, %r5183, %r5091;
	mul.wide.u32 	%rd7395, %r5177, %r5096;
	mul.wide.u32 	%rd7396, %r5182, %r5101;
	mul.wide.u32 	%rd7397, %r5175, %r5106;
	mul.wide.u32 	%rd7398, %r5181, %r5111;
	mul.wide.u32 	%rd7399, %r5184, %r5091;
	mul.wide.u32 	%rd7400, %r5179, %r5096;
	mul.wide.u32 	%rd7401, %r5183, %r5101;
	mul.wide.u32 	%rd7402, %r5177, %r5106;
	mul.wide.u32 	%rd7403, %r5182, %r5111;
	mul.wide.u32 	%rd7404, %r5184, %r5101;
	mul.wide.u32 	%rd7405, %r5179, %r5106;
	mul.wide.u32 	%rd7406, %r5183, %r5111;
	mul.wide.u32 	%rd7407, %r5184, %r5111;
	and.b64  	%rd7408, %rd7391, 67108863;
	shr.u64 	%rd7409, %rd7391, 26;
	add.s64 	%rd7410, %rd7361, %rd7300;
	add.s64 	%rd7411, %rd7410, %rd7360;
	add.s64 	%rd7412, %rd7411, %rd7359;
	add.s64 	%rd7413, %rd7412, %rd7358;
	add.s64 	%rd7414, %rd7413, %rd7357;
	add.s64 	%rd7415, %rd7414, %rd7356;
	add.s64 	%rd7416, %rd7415, %rd7355;
	add.s64 	%rd7417, %rd7416, %rd7354;
	add.s64 	%rd7418, %rd7417, %rd7299;
	add.s64 	%rd7419, %rd7418, %rd7409;
	cvt.u32.u64 	%r5185, %rd7419;
	and.b32  	%r220, %r5185, 33554431;
	shr.u64 	%rd7420, %rd7419, 25;
	add.s64 	%rd7421, %rd7332, %rd7331;
	add.s64 	%rd7422, %rd7421, %rd7398;
	add.s64 	%rd7423, %rd7422, %rd7397;
	add.s64 	%rd7424, %rd7423, %rd7396;
	add.s64 	%rd7425, %rd7424, %rd7395;
	add.s64 	%rd7426, %rd7425, %rd7394;
	add.s64 	%rd7427, %rd7426, %rd7393;
	add.s64 	%rd7428, %rd7427, %rd7392;
	add.s64 	%rd7429, %rd7428, %rd7330;
	add.s64 	%rd7430, %rd7429, %rd7420;
	cvt.u32.u64 	%r221, %rd7430;
	shr.u64 	%rd7431, %rd7430, 26;
	add.s64 	%rd7432, %rd7303, %rd7302;
	add.s64 	%rd7433, %rd7432, %rd7304;
	add.s64 	%rd7434, %rd7433, %rd7367;
	add.s64 	%rd7435, %rd7434, %rd7366;
	add.s64 	%rd7436, %rd7435, %rd7365;
	add.s64 	%rd7437, %rd7436, %rd7364;
	add.s64 	%rd7438, %rd7437, %rd7363;
	add.s64 	%rd7439, %rd7438, %rd7362;
	add.s64 	%rd7440, %rd7439, %rd7301;
	add.s64 	%rd7441, %rd7440, %rd7431;
	cvt.u32.u64 	%r222, %rd7441;
	shr.u64 	%rd7442, %rd7441, 25;
	add.s64 	%rd7443, %rd7335, %rd7334;
	add.s64 	%rd7444, %rd7443, %rd7336;
	add.s64 	%rd7445, %rd7444, %rd7337;
	add.s64 	%rd7446, %rd7445, %rd7403;
	add.s64 	%rd7447, %rd7446, %rd7402;
	add.s64 	%rd7448, %rd7447, %rd7401;
	add.s64 	%rd7449, %rd7448, %rd7400;
	add.s64 	%rd7450, %rd7449, %rd7399;
	add.s64 	%rd7451, %rd7450, %rd7333;
	add.s64 	%rd7452, %rd7451, %rd7442;
	cvt.u32.u64 	%r223, %rd7452;
	shr.u64 	%rd7453, %rd7452, 26;
	add.s64 	%rd7454, %rd7307, %rd7306;
	add.s64 	%rd7455, %rd7454, %rd7308;
	add.s64 	%rd7456, %rd7455, %rd7309;
	add.s64 	%rd7457, %rd7456, %rd7310;
	add.s64 	%rd7458, %rd7457, %rd7371;
	add.s64 	%rd7459, %rd7458, %rd7370;
	add.s64 	%rd7460, %rd7459, %rd7369;
	add.s64 	%rd7461, %rd7460, %rd7368;
	add.s64 	%rd7462, %rd7461, %rd7305;
	add.s64 	%rd7463, %rd7462, %rd7453;
	cvt.u32.u64 	%r224, %rd7463;
	shr.u64 	%rd7464, %rd7463, 25;
	add.s64 	%rd7465, %rd7340, %rd7339;
	add.s64 	%rd7466, %rd7465, %rd7341;
	add.s64 	%rd7467, %rd7466, %rd7342;
	add.s64 	%rd7468, %rd7467, %rd7343;
	add.s64 	%rd7469, %rd7468, %rd7344;
	add.s64 	%rd7470, %rd7469, %rd7406;
	add.s64 	%rd7471, %rd7470, %rd7405;
	add.s64 	%rd7472, %rd7471, %rd7404;
	add.s64 	%rd7473, %rd7472, %rd7338;
	add.s64 	%rd7474, %rd7473, %rd7464;
	cvt.u32.u64 	%r225, %rd7474;
	shr.u64 	%rd7475, %rd7474, 26;
	add.s64 	%rd7476, %rd7313, %rd7312;
	add.s64 	%rd7477, %rd7476, %rd7314;
	add.s64 	%rd7478, %rd7477, %rd7315;
	add.s64 	%rd7479, %rd7478, %rd7316;
	add.s64 	%rd7480, %rd7479, %rd7317;
	add.s64 	%rd7481, %rd7480, %rd7318;
	add.s64 	%rd7482, %rd7481, %rd7373;
	add.s64 	%rd7483, %rd7482, %rd7372;
	add.s64 	%rd7484, %rd7483, %rd7311;
	add.s64 	%rd7485, %rd7484, %rd7475;
	cvt.u32.u64 	%r226, %rd7485;
	shr.u64 	%rd7486, %rd7485, 25;
	add.s64 	%rd7487, %rd7347, %rd7346;
	add.s64 	%rd7488, %rd7487, %rd7348;
	add.s64 	%rd7489, %rd7488, %rd7349;
	add.s64 	%rd7490, %rd7489, %rd7350;
	add.s64 	%rd7491, %rd7490, %rd7351;
	add.s64 	%rd7492, %rd7491, %rd7352;
	add.s64 	%rd7493, %rd7492, %rd7353;
	add.s64 	%rd7494, %rd7493, %rd7407;
	add.s64 	%rd7495, %rd7494, %rd7345;
	add.s64 	%rd7496, %rd7495, %rd7486;
	cvt.u32.u64 	%r227, %rd7496;
	shr.u64 	%rd7497, %rd7496, 26;
	add.s64 	%rd7498, %rd7321, %rd7320;
	add.s64 	%rd7499, %rd7498, %rd7322;
	add.s64 	%rd7500, %rd7499, %rd7323;
	add.s64 	%rd7501, %rd7500, %rd7324;
	add.s64 	%rd7502, %rd7501, %rd7325;
	add.s64 	%rd7503, %rd7502, %rd7326;
	add.s64 	%rd7504, %rd7503, %rd7327;
	add.s64 	%rd7505, %rd7504, %rd7328;
	add.s64 	%rd7506, %rd7505, %rd7319;
	add.s64 	%rd7507, %rd7506, %rd7497;
	cvt.u32.u64 	%r228, %rd7507;
	shr.u64 	%rd7508, %rd7507, 25;
	and.b64  	%rd7509, %rd7508, 4294967295;
	mul.lo.s64 	%rd7510, %rd7509, 19;
	add.s64 	%rd7511, %rd7510, %rd7408;
	cvt.u32.u64 	%r229, %rd7511;
	shr.u64 	%rd7512, %rd7511, 26;
	cvt.u32.u64 	%r230, %rd7512;
	mul.wide.u32 	%rd7513, %r5033, %r5021;
	mul.wide.u32 	%rd7514, %r5038, %r5020;
	mul.wide.u32 	%rd7515, %r5033, %r5023;
	mul.wide.u32 	%rd7516, %r5038, %r5022;
	mul.wide.u32 	%rd7517, %r5043, %r5021;
	mul.wide.u32 	%rd7518, %r5048, %r5020;
	mul.wide.u32 	%rd7519, %r5033, %r5025;
	mul.wide.u32 	%rd7520, %r5038, %r5024;
	mul.wide.u32 	%rd7521, %r5043, %r5023;
	mul.wide.u32 	%rd7522, %r5048, %r5022;
	mul.wide.u32 	%rd7523, %r5051, %r5021;
	mul.wide.u32 	%rd7524, %r5020, %r5053;
	mul.wide.u32 	%rd7525, %r5033, %r5027;
	mul.wide.u32 	%rd7526, %r5038, %r5026;
	mul.wide.u32 	%rd7527, %r5043, %r5025;
	mul.wide.u32 	%rd7528, %r5048, %r5024;
	mul.wide.u32 	%rd7529, %r5051, %r5023;
	mul.wide.u32 	%rd7530, %r5053, %r5022;
	mul.wide.u32 	%rd7531, %r5021, %r5055;
	mul.wide.u32 	%rd7532, %r5020, %r5057;
	mul.wide.u32 	%rd7533, %r5033, %r5029;
	mul.wide.u32 	%rd7534, %r5038, %r5028;
	mul.wide.u32 	%rd7535, %r5043, %r5027;
	mul.wide.u32 	%rd7536, %r5048, %r5026;
	mul.wide.u32 	%rd7537, %r5051, %r5025;
	mul.wide.u32 	%rd7538, %r5053, %r5024;
	mul.wide.u32 	%rd7539, %r5055, %r5023;
	mul.wide.u32 	%rd7540, %r5057, %r5022;
	mul.wide.u32 	%rd7541, %r5021, %r5059;
	mul.wide.u32 	%rd7542, %r5020, %r5061;
	shl.b32 	%r5186, %r5036, 1;
	and.b32  	%r5187, %r5186, 67108862;
	shl.b32 	%r5188, %r5046, 1;
	and.b32  	%r5189, %r5188, 67108862;
	shl.b32 	%r5190, %r5053, 1;
	shl.b32 	%r5191, %r5057, 1;
	mul.wide.u32 	%rd7543, %r5033, %r5020;
	mul.wide.u32 	%rd7544, %r5033, %r5022;
	mul.wide.u32 	%rd7545, %r5187, %r5021;
	mul.wide.u32 	%rd7546, %r5043, %r5020;
	mul.wide.u32 	%rd7547, %r5033, %r5024;
	mul.wide.u32 	%rd7548, %r5187, %r5023;
	mul.wide.u32 	%rd7549, %r5043, %r5022;
	mul.wide.u32 	%rd7550, %r5189, %r5021;
	mul.wide.u32 	%rd7551, %r5051, %r5020;
	mul.wide.u32 	%rd7552, %r5033, %r5026;
	mul.wide.u32 	%rd7553, %r5187, %r5025;
	mul.wide.u32 	%rd7554, %r5043, %r5024;
	mul.wide.u32 	%rd7555, %r5189, %r5023;
	mul.wide.u32 	%rd7556, %r5051, %r5022;
	mul.wide.u32 	%rd7557, %r5021, %r5190;
	mul.wide.u32 	%rd7558, %r5020, %r5055;
	mul.wide.u32 	%rd7559, %r5033, %r5028;
	mul.wide.u32 	%rd7560, %r5187, %r5027;
	mul.wide.u32 	%rd7561, %r5043, %r5026;
	mul.wide.u32 	%rd7562, %r5189, %r5025;
	mul.wide.u32 	%rd7563, %r5051, %r5024;
	mul.wide.u32 	%rd7564, %r5190, %r5023;
	mul.wide.u32 	%rd7565, %r5055, %r5022;
	mul.wide.u32 	%rd7566, %r5021, %r5191;
	mul.wide.u32 	%rd7567, %r5020, %r5059;
	mul.lo.s32 	%r5192, %r5038, 38;
	mul.lo.s32 	%r5193, %r5043, 19;
	mul.lo.s32 	%r5194, %r5048, 19;
	mul.lo.s32 	%r5195, %r5051, 19;
	and.b32  	%r5196, %r5053, 2147483647;
	mul.lo.s32 	%r5197, %r5196, 19;
	mul.lo.s32 	%r5198, %r5055, 19;
	and.b32  	%r5199, %r5057, 2147483647;
	mul.lo.s32 	%r5200, %r5199, 19;
	mul.lo.s32 	%r5201, %r5059, 19;
	mul.lo.s32 	%r5202, %r5061, 19;
	mul.wide.u32 	%rd7568, %r5202, %r5022;
	mul.wide.u32 	%rd7569, %r5201, %r5023;
	mul.wide.u32 	%rd7570, %r5200, %r5024;
	mul.wide.u32 	%rd7571, %r5198, %r5025;
	mul.wide.u32 	%rd7572, %r5197, %r5026;
	mul.wide.u32 	%rd7573, %r5195, %r5027;
	mul.wide.u32 	%rd7574, %r5194, %r5028;
	mul.wide.u32 	%rd7575, %r5193, %r5029;
	mul.wide.u32 	%rd7576, %r5202, %r5024;
	mul.wide.u32 	%rd7577, %r5201, %r5025;
	mul.wide.u32 	%rd7578, %r5200, %r5026;
	mul.wide.u32 	%rd7579, %r5027, %r5198;
	mul.wide.u32 	%rd7580, %r5028, %r5197;
	mul.wide.u32 	%rd7581, %r5195, %r5029;
	mul.wide.u32 	%rd7582, %r5202, %r5026;
	mul.wide.u32 	%rd7583, %r5201, %r5027;
	mul.wide.u32 	%rd7584, %r5200, %r5028;
	mul.wide.u32 	%rd7585, %r5029, %r5198;
	mul.wide.u32 	%rd7586, %r5202, %r5028;
	mul.wide.u32 	%rd7587, %r5029, %r5201;
	mul.lo.s32 	%r5203, %r5048, 38;
	mul.lo.s32 	%r5204, %r5196, 38;
	mul.lo.s32 	%r5205, %r5199, 38;
	mul.lo.s32 	%r5206, %r5061, 38;
	mul.wide.u32 	%rd7588, %r5021, %r5206;
	mul.wide.u32 	%rd7589, %r5201, %r5022;
	mul.wide.u32 	%rd7590, %r5205, %r5023;
	mul.wide.u32 	%rd7591, %r5198, %r5024;
	mul.wide.u32 	%rd7592, %r5204, %r5025;
	mul.wide.u32 	%rd7593, %r5195, %r5026;
	mul.wide.u32 	%rd7594, %r5203, %r5027;
	mul.wide.u32 	%rd7595, %r5193, %r5028;
	mul.wide.u32 	%rd7596, %r5192, %r5029;
	add.s64 	%rd7597, %rd7591, %rd7592;
	add.s64 	%rd7598, %rd7597, %rd7590;
	add.s64 	%rd7599, %rd7598, %rd7589;
	add.s64 	%rd7600, %rd7599, %rd7543;
	add.s64 	%rd7601, %rd7600, %rd7588;
	add.s64 	%rd7602, %rd7601, %rd7596;
	add.s64 	%rd7603, %rd7602, %rd7595;
	add.s64 	%rd7604, %rd7603, %rd7594;
	add.s64 	%rd7605, %rd7604, %rd7593;
	mul.wide.u32 	%rd7606, %r5206, %r5023;
	mul.wide.u32 	%rd7607, %r5201, %r5024;
	mul.wide.u32 	%rd7608, %r5205, %r5025;
	mul.wide.u32 	%rd7609, %r5198, %r5026;
	mul.wide.u32 	%rd7610, %r5027, %r5204;
	mul.wide.u32 	%rd7611, %r5195, %r5028;
	mul.wide.u32 	%rd7612, %r5203, %r5029;
	mul.wide.u32 	%rd7613, %r5206, %r5025;
	mul.wide.u32 	%rd7614, %r5201, %r5026;
	mul.wide.u32 	%rd7615, %r5205, %r5027;
	mul.wide.u32 	%rd7616, %r5028, %r5198;
	mul.wide.u32 	%rd7617, %r5029, %r5204;
	mul.wide.u32 	%rd7618, %r5206, %r5027;
	mul.wide.u32 	%rd7619, %r5201, %r5028;
	mul.wide.u32 	%rd7620, %r5029, %r5205;
	mul.wide.u32 	%rd7621, %r5206, %r5029;
	and.b64  	%rd7622, %rd7605, 67108863;
	shr.u64 	%rd7623, %rd7605, 26;
	add.s64 	%rd7624, %rd7571, %rd7572;
	add.s64 	%rd7625, %rd7624, %rd7570;
	add.s64 	%rd7626, %rd7625, %rd7569;
	add.s64 	%rd7627, %rd7626, %rd7568;
	add.s64 	%rd7628, %rd7627, %rd7513;
	add.s64 	%rd7629, %rd7628, %rd7514;
	add.s64 	%rd7630, %rd7629, %rd7575;
	add.s64 	%rd7631, %rd7630, %rd7574;
	add.s64 	%rd7632, %rd7631, %rd7573;
	add.s64 	%rd7633, %rd7632, %rd7623;
	cvt.u32.u64 	%r5207, %rd7633;
	and.b32  	%r231, %r5207, 33554431;
	shr.u64 	%rd7634, %rd7633, 25;
	add.s64 	%rd7635, %rd7610, %rd7609;
	add.s64 	%rd7636, %rd7635, %rd7608;
	add.s64 	%rd7637, %rd7636, %rd7607;
	add.s64 	%rd7638, %rd7637, %rd7606;
	add.s64 	%rd7639, %rd7638, %rd7544;
	add.s64 	%rd7640, %rd7639, %rd7545;
	add.s64 	%rd7641, %rd7640, %rd7546;
	add.s64 	%rd7642, %rd7641, %rd7612;
	add.s64 	%rd7643, %rd7642, %rd7611;
	add.s64 	%rd7644, %rd7643, %rd7634;
	cvt.u32.u64 	%r232, %rd7644;
	shr.u64 	%rd7645, %rd7644, 26;
	add.s64 	%rd7646, %rd7580, %rd7579;
	add.s64 	%rd7647, %rd7646, %rd7578;
	add.s64 	%rd7648, %rd7647, %rd7577;
	add.s64 	%rd7649, %rd7648, %rd7576;
	add.s64 	%rd7650, %rd7649, %rd7515;
	add.s64 	%rd7651, %rd7650, %rd7516;
	add.s64 	%rd7652, %rd7651, %rd7517;
	add.s64 	%rd7653, %rd7652, %rd7518;
	add.s64 	%rd7654, %rd7653, %rd7581;
	add.s64 	%rd7655, %rd7654, %rd7645;
	cvt.u32.u64 	%r233, %rd7655;
	shr.u64 	%rd7656, %rd7655, 25;
	add.s64 	%rd7657, %rd7615, %rd7616;
	add.s64 	%rd7658, %rd7657, %rd7614;
	add.s64 	%rd7659, %rd7658, %rd7617;
	add.s64 	%rd7660, %rd7659, %rd7613;
	add.s64 	%rd7661, %rd7660, %rd7547;
	add.s64 	%rd7662, %rd7661, %rd7548;
	add.s64 	%rd7663, %rd7662, %rd7549;
	add.s64 	%rd7664, %rd7663, %rd7550;
	add.s64 	%rd7665, %rd7664, %rd7551;
	add.s64 	%rd7666, %rd7665, %rd7656;
	cvt.u32.u64 	%r234, %rd7666;
	shr.u64 	%rd7667, %rd7666, 26;
	add.s64 	%rd7668, %rd7583, %rd7584;
	add.s64 	%rd7669, %rd7668, %rd7585;
	add.s64 	%rd7670, %rd7669, %rd7582;
	add.s64 	%rd7671, %rd7670, %rd7524;
	add.s64 	%rd7672, %rd7671, %rd7519;
	add.s64 	%rd7673, %rd7672, %rd7520;
	add.s64 	%rd7674, %rd7673, %rd7521;
	add.s64 	%rd7675, %rd7674, %rd7522;
	add.s64 	%rd7676, %rd7675, %rd7523;
	add.s64 	%rd7677, %rd7676, %rd7667;
	cvt.u32.u64 	%r235, %rd7677;
	shr.u64 	%rd7678, %rd7677, 25;
	add.s64 	%rd7679, %rd7620, %rd7619;
	add.s64 	%rd7680, %rd7679, %rd7618;
	add.s64 	%rd7681, %rd7680, %rd7558;
	add.s64 	%rd7682, %rd7681, %rd7552;
	add.s64 	%rd7683, %rd7682, %rd7557;
	add.s64 	%rd7684, %rd7683, %rd7553;
	add.s64 	%rd7685, %rd7684, %rd7554;
	add.s64 	%rd7686, %rd7685, %rd7555;
	add.s64 	%rd7687, %rd7686, %rd7556;
	add.s64 	%rd7688, %rd7687, %rd7678;
	cvt.u32.u64 	%r236, %rd7688;
	shr.u64 	%rd7689, %rd7688, 26;
	add.s64 	%rd7690, %rd7587, %rd7530;
	add.s64 	%rd7691, %rd7690, %rd7586;
	add.s64 	%rd7692, %rd7691, %rd7532;
	add.s64 	%rd7693, %rd7692, %rd7525;
	add.s64 	%rd7694, %rd7693, %rd7531;
	add.s64 	%rd7695, %rd7694, %rd7526;
	add.s64 	%rd7696, %rd7695, %rd7527;
	add.s64 	%rd7697, %rd7696, %rd7528;
	add.s64 	%rd7698, %rd7697, %rd7529;
	add.s64 	%rd7699, %rd7698, %rd7689;
	cvt.u32.u64 	%r237, %rd7699;
	shr.u64 	%rd7700, %rd7699, 25;
	add.s64 	%rd7701, %rd7565, %rd7564;
	add.s64 	%rd7702, %rd7701, %rd7621;
	add.s64 	%rd7703, %rd7702, %rd7567;
	add.s64 	%rd7704, %rd7703, %rd7559;
	add.s64 	%rd7705, %rd7704, %rd7566;
	add.s64 	%rd7706, %rd7705, %rd7560;
	add.s64 	%rd7707, %rd7706, %rd7561;
	add.s64 	%rd7708, %rd7707, %rd7562;
	add.s64 	%rd7709, %rd7708, %rd7563;
	add.s64 	%rd7710, %rd7709, %rd7700;
	cvt.u32.u64 	%r238, %rd7710;
	shr.u64 	%rd7711, %rd7710, 26;
	add.s64 	%rd7712, %rd7539, %rd7538;
	add.s64 	%rd7713, %rd7712, %rd7540;
	add.s64 	%rd7714, %rd7713, %rd7542;
	add.s64 	%rd7715, %rd7714, %rd7533;
	add.s64 	%rd7716, %rd7715, %rd7541;
	add.s64 	%rd7717, %rd7716, %rd7534;
	add.s64 	%rd7718, %rd7717, %rd7535;
	add.s64 	%rd7719, %rd7718, %rd7536;
	add.s64 	%rd7720, %rd7719, %rd7537;
	add.s64 	%rd7721, %rd7720, %rd7711;
	cvt.u32.u64 	%r239, %rd7721;
	shr.u64 	%rd7722, %rd7721, 25;
	and.b64  	%rd7723, %rd7722, 4294967295;
	mul.lo.s64 	%rd7724, %rd7723, 19;
	add.s64 	%rd7725, %rd7724, %rd7622;
	cvt.u32.u64 	%r240, %rd7725;
	shr.u64 	%rd7726, %rd7725, 26;
	cvt.u32.u64 	%r241, %rd7726;
	mul.wide.u32 	%rd7727, %r5163, %r5038;
	mul.wide.u32 	%rd7728, %r5122, %r5033;
	mul.wide.u32 	%rd7729, %r5163, %r5048;
	mul.wide.u32 	%rd7730, %r5122, %r5043;
	mul.wide.u32 	%rd7731, %r5127, %r5038;
	mul.wide.u32 	%rd7732, %r5132, %r5033;
	mul.wide.u32 	%rd7733, %r5163, %r5053;
	mul.wide.u32 	%rd7734, %r5122, %r5051;
	mul.wide.u32 	%rd7735, %r5127, %r5048;
	mul.wide.u32 	%rd7736, %r5132, %r5043;
	mul.wide.u32 	%rd7737, %r5137, %r5038;
	mul.wide.u32 	%rd7738, %r5142, %r5033;
	mul.wide.u32 	%rd7739, %r5163, %r5057;
	mul.wide.u32 	%rd7740, %r5122, %r5055;
	mul.wide.u32 	%rd7741, %r5127, %r5053;
	mul.wide.u32 	%rd7742, %r5132, %r5051;
	mul.wide.u32 	%rd7743, %r5137, %r5048;
	mul.wide.u32 	%rd7744, %r5142, %r5043;
	mul.wide.u32 	%rd7745, %r5147, %r5038;
	mul.wide.u32 	%rd7746, %r5152, %r5033;
	mul.wide.u32 	%rd7747, %r5163, %r5061;
	mul.wide.u32 	%rd7748, %r5122, %r5059;
	mul.wide.u32 	%rd7749, %r5127, %r5057;
	mul.wide.u32 	%rd7750, %r5132, %r5055;
	mul.wide.u32 	%rd7751, %r5137, %r5053;
	mul.wide.u32 	%rd7752, %r5142, %r5051;
	mul.wide.u32 	%rd7753, %r5147, %r5048;
	mul.wide.u32 	%rd7754, %r5152, %r5043;
	mul.wide.u32 	%rd7755, %r5157, %r5038;
	mul.wide.u32 	%rd7756, %r5162, %r5033;
	mul.wide.u32 	%rd7757, %r5163, %r5033;
	mul.wide.u32 	%rd7758, %r5163, %r5043;
	mul.wide.u32 	%rd7759, %r5165, %r5038;
	mul.wide.u32 	%rd7760, %r5127, %r5033;
	mul.wide.u32 	%rd7761, %r5163, %r5051;
	mul.wide.u32 	%rd7762, %r5165, %r5048;
	mul.wide.u32 	%rd7763, %r5127, %r5043;
	mul.wide.u32 	%rd7764, %r5167, %r5038;
	mul.wide.u32 	%rd7765, %r5137, %r5033;
	mul.wide.u32 	%rd7766, %r5163, %r5055;
	mul.wide.u32 	%rd7767, %r5165, %r5053;
	mul.wide.u32 	%rd7768, %r5127, %r5051;
	mul.wide.u32 	%rd7769, %r5167, %r5048;
	mul.wide.u32 	%rd7770, %r5137, %r5043;
	mul.wide.u32 	%rd7771, %r5169, %r5038;
	mul.wide.u32 	%rd7772, %r5147, %r5033;
	mul.wide.u32 	%rd7773, %r5163, %r5059;
	mul.wide.u32 	%rd7774, %r5165, %r5057;
	mul.wide.u32 	%rd7775, %r5127, %r5055;
	mul.wide.u32 	%rd7776, %r5167, %r5053;
	mul.wide.u32 	%rd7777, %r5137, %r5051;
	mul.wide.u32 	%rd7778, %r5169, %r5048;
	mul.wide.u32 	%rd7779, %r5147, %r5043;
	mul.wide.u32 	%rd7780, %r5171, %r5038;
	mul.wide.u32 	%rd7781, %r5157, %r5033;
	mul.wide.u32 	%rd7782, %r5180, %r5043;
	mul.wide.u32 	%rd7783, %r5179, %r5048;
	mul.wide.u32 	%rd7784, %r5178, %r5051;
	mul.wide.u32 	%rd7785, %r5177, %r5053;
	mul.wide.u32 	%rd7786, %r5176, %r5055;
	mul.wide.u32 	%rd7787, %r5175, %r5057;
	mul.wide.u32 	%rd7788, %r5174, %r5059;
	mul.wide.u32 	%rd7789, %r5173, %r5061;
	mul.wide.u32 	%rd7790, %r5180, %r5051;
	mul.wide.u32 	%rd7791, %r5179, %r5053;
	mul.wide.u32 	%rd7792, %r5178, %r5055;
	mul.wide.u32 	%rd7793, %r5177, %r5057;
	mul.wide.u32 	%rd7794, %r5176, %r5059;
	mul.wide.u32 	%rd7795, %r5175, %r5061;
	mul.wide.u32 	%rd7796, %r5180, %r5055;
	mul.wide.u32 	%rd7797, %r5179, %r5057;
	mul.wide.u32 	%rd7798, %r5178, %r5059;
	mul.wide.u32 	%rd7799, %r5177, %r5061;
	mul.wide.u32 	%rd7800, %r5180, %r5059;
	mul.wide.u32 	%rd7801, %r5179, %r5061;
	mul.wide.u32 	%rd7802, %r5184, %r5038;
	mul.wide.u32 	%rd7803, %r5179, %r5043;
	mul.wide.u32 	%rd7804, %r5183, %r5048;
	mul.wide.u32 	%rd7805, %r5177, %r5051;
	mul.wide.u32 	%rd7806, %r5182, %r5053;
	mul.wide.u32 	%rd7807, %r5175, %r5055;
	mul.wide.u32 	%rd7808, %r5181, %r5057;
	mul.wide.u32 	%rd7809, %r5173, %r5059;
	mul.wide.u32 	%rd7810, %r5172, %r5061;
	add.s64 	%rd7811, %rd7809, %rd7810;
	add.s64 	%rd7812, %rd7811, %rd7808;
	add.s64 	%rd7813, %rd7812, %rd7807;
	add.s64 	%rd7814, %rd7813, %rd7806;
	add.s64 	%rd7815, %rd7814, %rd7805;
	add.s64 	%rd7816, %rd7815, %rd7804;
	add.s64 	%rd7817, %rd7816, %rd7803;
	add.s64 	%rd7818, %rd7817, %rd7802;
	add.s64 	%rd7819, %rd7818, %rd7757;
	mul.wide.u32 	%rd7820, %r5184, %r5048;
	mul.wide.u32 	%rd7821, %r5179, %r5051;
	mul.wide.u32 	%rd7822, %r5183, %r5053;
	mul.wide.u32 	%rd7823, %r5177, %r5055;
	mul.wide.u32 	%rd7824, %r5182, %r5057;
	mul.wide.u32 	%rd7825, %r5175, %r5059;
	mul.wide.u32 	%rd7826, %r5181, %r5061;
	mul.wide.u32 	%rd7827, %r5184, %r5053;
	mul.wide.u32 	%rd7828, %r5179, %r5055;
	mul.wide.u32 	%rd7829, %r5183, %r5057;
	mul.wide.u32 	%rd7830, %r5177, %r5059;
	mul.wide.u32 	%rd7831, %r5182, %r5061;
	mul.wide.u32 	%rd7832, %r5184, %r5057;
	mul.wide.u32 	%rd7833, %r5179, %r5059;
	mul.wide.u32 	%rd7834, %r5183, %r5061;
	mul.wide.u32 	%rd7835, %r5184, %r5061;
	and.b64  	%rd7836, %rd7819, 67108863;
	shr.u64 	%rd7837, %rd7819, 26;
	add.s64 	%rd7838, %rd7789, %rd7728;
	add.s64 	%rd7839, %rd7838, %rd7788;
	add.s64 	%rd7840, %rd7839, %rd7787;
	add.s64 	%rd7841, %rd7840, %rd7786;
	add.s64 	%rd7842, %rd7841, %rd7785;
	add.s64 	%rd7843, %rd7842, %rd7784;
	add.s64 	%rd7844, %rd7843, %rd7783;
	add.s64 	%rd7845, %rd7844, %rd7782;
	add.s64 	%rd7846, %rd7845, %rd7727;
	add.s64 	%rd7847, %rd7846, %rd7837;
	cvt.u32.u64 	%r5208, %rd7847;
	and.b32  	%r242, %r5208, 33554431;
	shr.u64 	%rd7848, %rd7847, 25;
	add.s64 	%rd7849, %rd7760, %rd7759;
	add.s64 	%rd7850, %rd7849, %rd7826;
	add.s64 	%rd7851, %rd7850, %rd7825;
	add.s64 	%rd7852, %rd7851, %rd7824;
	add.s64 	%rd7853, %rd7852, %rd7823;
	add.s64 	%rd7854, %rd7853, %rd7822;
	add.s64 	%rd7855, %rd7854, %rd7821;
	add.s64 	%rd7856, %rd7855, %rd7820;
	add.s64 	%rd7857, %rd7856, %rd7758;
	add.s64 	%rd7858, %rd7857, %rd7848;
	cvt.u32.u64 	%r243, %rd7858;
	shr.u64 	%rd7859, %rd7858, 26;
	add.s64 	%rd7860, %rd7731, %rd7730;
	add.s64 	%rd7861, %rd7860, %rd7732;
	add.s64 	%rd7862, %rd7861, %rd7795;
	add.s64 	%rd7863, %rd7862, %rd7794;
	add.s64 	%rd7864, %rd7863, %rd7793;
	add.s64 	%rd7865, %rd7864, %rd7792;
	add.s64 	%rd7866, %rd7865, %rd7791;
	add.s64 	%rd7867, %rd7866, %rd7790;
	add.s64 	%rd7868, %rd7867, %rd7729;
	add.s64 	%rd7869, %rd7868, %rd7859;
	cvt.u32.u64 	%r244, %rd7869;
	shr.u64 	%rd7870, %rd7869, 25;
	add.s64 	%rd7871, %rd7763, %rd7762;
	add.s64 	%rd7872, %rd7871, %rd7764;
	add.s64 	%rd7873, %rd7872, %rd7765;
	add.s64 	%rd7874, %rd7873, %rd7831;
	add.s64 	%rd7875, %rd7874, %rd7830;
	add.s64 	%rd7876, %rd7875, %rd7829;
	add.s64 	%rd7877, %rd7876, %rd7828;
	add.s64 	%rd7878, %rd7877, %rd7827;
	add.s64 	%rd7879, %rd7878, %rd7761;
	add.s64 	%rd7880, %rd7879, %rd7870;
	cvt.u32.u64 	%r245, %rd7880;
	shr.u64 	%rd7881, %rd7880, 26;
	add.s64 	%rd7882, %rd7735, %rd7734;
	add.s64 	%rd7883, %rd7882, %rd7736;
	add.s64 	%rd7884, %rd7883, %rd7737;
	add.s64 	%rd7885, %rd7884, %rd7738;
	add.s64 	%rd7886, %rd7885, %rd7799;
	add.s64 	%rd7887, %rd7886, %rd7798;
	add.s64 	%rd7888, %rd7887, %rd7797;
	add.s64 	%rd7889, %rd7888, %rd7796;
	add.s64 	%rd7890, %rd7889, %rd7733;
	add.s64 	%rd7891, %rd7890, %rd7881;
	cvt.u32.u64 	%r246, %rd7891;
	shr.u64 	%rd7892, %rd7891, 25;
	add.s64 	%rd7893, %rd7768, %rd7767;
	add.s64 	%rd7894, %rd7893, %rd7769;
	add.s64 	%rd7895, %rd7894, %rd7770;
	add.s64 	%rd7896, %rd7895, %rd7771;
	add.s64 	%rd7897, %rd7896, %rd7772;
	add.s64 	%rd7898, %rd7897, %rd7834;
	add.s64 	%rd7899, %rd7898, %rd7833;
	add.s64 	%rd7900, %rd7899, %rd7832;
	add.s64 	%rd7901, %rd7900, %rd7766;
	add.s64 	%rd7902, %rd7901, %rd7892;
	cvt.u32.u64 	%r247, %rd7902;
	shr.u64 	%rd7903, %rd7902, 26;
	add.s64 	%rd7904, %rd7741, %rd7740;
	add.s64 	%rd7905, %rd7904, %rd7742;
	add.s64 	%rd7906, %rd7905, %rd7743;
	add.s64 	%rd7907, %rd7906, %rd7744;
	add.s64 	%rd7908, %rd7907, %rd7745;
	add.s64 	%rd7909, %rd7908, %rd7746;
	add.s64 	%rd7910, %rd7909, %rd7801;
	add.s64 	%rd7911, %rd7910, %rd7800;
	add.s64 	%rd7912, %rd7911, %rd7739;
	add.s64 	%rd7913, %rd7912, %rd7903;
	cvt.u32.u64 	%r248, %rd7913;
	shr.u64 	%rd7914, %rd7913, 25;
	add.s64 	%rd7915, %rd7775, %rd7774;
	add.s64 	%rd7916, %rd7915, %rd7776;
	add.s64 	%rd7917, %rd7916, %rd7777;
	add.s64 	%rd7918, %rd7917, %rd7778;
	add.s64 	%rd7919, %rd7918, %rd7779;
	add.s64 	%rd7920, %rd7919, %rd7780;
	add.s64 	%rd7921, %rd7920, %rd7781;
	add.s64 	%rd7922, %rd7921, %rd7835;
	add.s64 	%rd7923, %rd7922, %rd7773;
	add.s64 	%rd7924, %rd7923, %rd7914;
	cvt.u32.u64 	%r249, %rd7924;
	shr.u64 	%rd7925, %rd7924, 26;
	add.s64 	%rd7926, %rd7749, %rd7748;
	add.s64 	%rd7927, %rd7926, %rd7750;
	add.s64 	%rd7928, %rd7927, %rd7751;
	add.s64 	%rd7929, %rd7928, %rd7752;
	add.s64 	%rd7930, %rd7929, %rd7753;
	add.s64 	%rd7931, %rd7930, %rd7754;
	add.s64 	%rd7932, %rd7931, %rd7755;
	add.s64 	%rd7933, %rd7932, %rd7756;
	add.s64 	%rd7934, %rd7933, %rd7747;
	add.s64 	%rd7935, %rd7934, %rd7925;
	cvt.u32.u64 	%r250, %rd7935;
	shr.u64 	%rd7936, %rd7935, 25;
	and.b64  	%rd7937, %rd7936, 4294967295;
	mul.lo.s64 	%rd7938, %rd7937, 19;
	add.s64 	%rd7939, %rd7938, %rd7836;
	cvt.u32.u64 	%r251, %rd7939;
	shr.u64 	%rd7940, %rd7939, 26;
	cvt.u32.u64 	%r252, %rd7940;
	mul.wide.u32 	%rd7941, %r5071, %r5020;
	mul.wide.u32 	%rd7942, %r5112, %r5021;
	mul.wide.u32 	%rd7943, %r5081, %r5020;
	mul.wide.u32 	%rd7944, %r5076, %r5021;
	mul.wide.u32 	%rd7945, %r5071, %r5022;
	mul.wide.u32 	%rd7946, %r5112, %r5023;
	mul.wide.u32 	%rd7947, %r5091, %r5020;
	mul.wide.u32 	%rd7948, %r5086, %r5021;
	mul.wide.u32 	%rd7949, %r5081, %r5022;
	mul.wide.u32 	%rd7950, %r5076, %r5023;
	mul.wide.u32 	%rd7951, %r5071, %r5024;
	mul.wide.u32 	%rd7952, %r5112, %r5025;
	mul.wide.u32 	%rd7953, %r5101, %r5020;
	mul.wide.u32 	%rd7954, %r5096, %r5021;
	mul.wide.u32 	%rd7955, %r5091, %r5022;
	mul.wide.u32 	%rd7956, %r5086, %r5023;
	mul.wide.u32 	%rd7957, %r5081, %r5024;
	mul.wide.u32 	%rd7958, %r5076, %r5025;
	mul.wide.u32 	%rd7959, %r5071, %r5026;
	mul.wide.u32 	%rd7960, %r5112, %r5027;
	mul.wide.u32 	%rd7961, %r5111, %r5020;
	mul.wide.u32 	%rd7962, %r5106, %r5021;
	mul.wide.u32 	%rd7963, %r5101, %r5022;
	mul.wide.u32 	%rd7964, %r5096, %r5023;
	mul.wide.u32 	%rd7965, %r5091, %r5024;
	mul.wide.u32 	%rd7966, %r5086, %r5025;
	mul.wide.u32 	%rd7967, %r5081, %r5026;
	mul.wide.u32 	%rd7968, %r5076, %r5027;
	mul.wide.u32 	%rd7969, %r5071, %r5028;
	mul.wide.u32 	%rd7970, %r5112, %r5029;
	shl.b32 	%r5209, %r5021, 1;
	shl.b32 	%r5210, %r5023, 1;
	shl.b32 	%r5211, %r5025, 1;
	shl.b32 	%r5212, %r5027, 1;
	mul.wide.u32 	%rd7971, %r5112, %r5020;
	mul.wide.u32 	%rd7972, %r5076, %r5020;
	mul.wide.u32 	%rd7973, %r5071, %r5209;
	add.s64 	%rd7974, %rd7972, %rd7973;
	mul.wide.u32 	%rd7975, %r5112, %r5022;
	mul.wide.u32 	%rd7976, %r5086, %r5020;
	mul.wide.u32 	%rd7977, %r5081, %r5209;
	mul.wide.u32 	%rd7978, %r5076, %r5022;
	mul.wide.u32 	%rd7979, %r5071, %r5210;
	mul.wide.u32 	%rd7980, %r5112, %r5024;
	mul.wide.u32 	%rd7981, %r5096, %r5020;
	mul.wide.u32 	%rd7982, %r5091, %r5209;
	mul.wide.u32 	%rd7983, %r5086, %r5022;
	mul.wide.u32 	%rd7984, %r5081, %r5210;
	mul.wide.u32 	%rd7985, %r5076, %r5024;
	mul.wide.u32 	%rd7986, %r5071, %r5211;
	mul.wide.u32 	%rd7987, %r5112, %r5026;
	mul.wide.u32 	%rd7988, %r5106, %r5020;
	mul.wide.u32 	%rd7989, %r5101, %r5209;
	mul.wide.u32 	%rd7990, %r5096, %r5022;
	mul.wide.u32 	%rd7991, %r5091, %r5210;
	mul.wide.u32 	%rd7992, %r5086, %r5024;
	mul.wide.u32 	%rd7993, %r5081, %r5211;
	mul.wide.u32 	%rd7994, %r5076, %r5026;
	mul.wide.u32 	%rd7995, %r5071, %r5212;
	mul.wide.u32 	%rd7996, %r5112, %r5028;
	mul.lo.s32 	%r5213, %r5021, 38;
	mul.lo.s32 	%r5214, %r5022, 19;
	mul.lo.s32 	%r5215, %r5023, 19;
	mul.lo.s32 	%r5216, %r5024, 19;
	mul.lo.s32 	%r5217, %r5025, 19;
	mul.lo.s32 	%r5218, %r5026, 19;
	mul.lo.s32 	%r5219, %r5027, 19;
	mul.lo.s32 	%r5220, %r5028, 19;
	mul.lo.s32 	%r5221, %r5029, 19;
	mul.wide.u32 	%rd7997, %r5076, %r5221;
	mul.wide.u32 	%rd7998, %r5081, %r5220;
	mul.wide.u32 	%rd7999, %r5086, %r5219;
	mul.wide.u32 	%rd8000, %r5091, %r5218;
	mul.wide.u32 	%rd8001, %r5096, %r5217;
	mul.wide.u32 	%rd8002, %r5101, %r5216;
	mul.wide.u32 	%rd8003, %r5106, %r5215;
	mul.wide.u32 	%rd8004, %r5111, %r5214;
	mul.wide.u32 	%rd8005, %r5086, %r5221;
	mul.wide.u32 	%rd8006, %r5091, %r5220;
	mul.wide.u32 	%rd8007, %r5096, %r5219;
	mul.wide.u32 	%rd8008, %r5101, %r5218;
	mul.wide.u32 	%rd8009, %r5106, %r5217;
	mul.wide.u32 	%rd8010, %r5111, %r5216;
	mul.wide.u32 	%rd8011, %r5096, %r5221;
	mul.wide.u32 	%rd8012, %r5101, %r5220;
	mul.wide.u32 	%rd8013, %r5106, %r5219;
	mul.wide.u32 	%rd8014, %r5111, %r5218;
	mul.wide.u32 	%rd8015, %r5106, %r5221;
	mul.wide.u32 	%rd8016, %r5111, %r5220;
	mul.lo.s32 	%r5222, %r5023, 38;
	mul.lo.s32 	%r5223, %r5025, 38;
	mul.lo.s32 	%r5224, %r5027, 38;
	mul.lo.s32 	%r5225, %r5029, 38;
	mul.wide.u32 	%rd8017, %r5071, %r5225;
	mul.wide.u32 	%rd8018, %r5076, %r5220;
	add.s64 	%rd8019, %rd8018, %rd8017;
	mul.wide.u32 	%rd8020, %r5081, %r5224;
	add.s64 	%rd8021, %rd8019, %rd8020;
	mul.wide.u32 	%rd8022, %r5086, %r5218;
	add.s64 	%rd8023, %rd8021, %rd8022;
	mul.wide.u32 	%rd8024, %r5091, %r5223;
	add.s64 	%rd8025, %rd8023, %rd8024;
	mul.wide.u32 	%rd8026, %r5096, %r5216;
	add.s64 	%rd8027, %rd8025, %rd8026;
	mul.wide.u32 	%rd8028, %r5101, %r5222;
	add.s64 	%rd8029, %rd8027, %rd8028;
	mul.wide.u32 	%rd8030, %r5106, %r5214;
	add.s64 	%rd8031, %rd8029, %rd8030;
	mul.wide.u32 	%rd8032, %r5111, %r5213;
	add.s64 	%rd8033, %rd8031, %rd8032;
	add.s64 	%rd8034, %rd8033, %rd7971;
	mul.wide.u32 	%rd8035, %r5081, %r5225;
	mul.wide.u32 	%rd8036, %r5086, %r5220;
	mul.wide.u32 	%rd8037, %r5091, %r5224;
	mul.wide.u32 	%rd8038, %r5096, %r5218;
	mul.wide.u32 	%rd8039, %r5101, %r5223;
	mul.wide.u32 	%rd8040, %r5106, %r5216;
	mul.wide.u32 	%rd8041, %r5111, %r5222;
	mul.wide.u32 	%rd8042, %r5091, %r5225;
	mul.wide.u32 	%rd8043, %r5096, %r5220;
	mul.wide.u32 	%rd8044, %r5101, %r5224;
	mul.wide.u32 	%rd8045, %r5106, %r5218;
	mul.wide.u32 	%rd8046, %r5111, %r5223;
	mul.wide.u32 	%rd8047, %r5101, %r5225;
	mul.wide.u32 	%rd8048, %r5106, %r5220;
	mul.wide.u32 	%rd8049, %r5111, %r5224;
	mul.wide.u32 	%rd8050, %r5111, %r5225;
	and.b64  	%rd8051, %rd8034, 67108863;
	shr.u64 	%rd8052, %rd8034, 26;
	add.s64 	%rd8053, %rd7997, %rd7941;
	add.s64 	%rd8054, %rd8053, %rd7998;
	add.s64 	%rd8055, %rd8054, %rd7999;
	add.s64 	%rd8056, %rd8055, %rd8000;
	add.s64 	%rd8057, %rd8056, %rd8001;
	add.s64 	%rd8058, %rd8057, %rd8002;
	add.s64 	%rd8059, %rd8058, %rd8003;
	add.s64 	%rd8060, %rd8059, %rd8004;
	add.s64 	%rd8061, %rd8060, %rd7942;
	add.s64 	%rd8062, %rd8061, %rd8052;
	and.b64  	%rd79, %rd8062, 33554431;
	shr.u64 	%rd8063, %rd8062, 25;
	add.s64 	%rd8064, %rd7974, %rd8035;
	add.s64 	%rd8065, %rd8064, %rd8036;
	add.s64 	%rd8066, %rd8065, %rd8037;
	add.s64 	%rd8067, %rd8066, %rd8038;
	add.s64 	%rd8068, %rd8067, %rd8039;
	add.s64 	%rd8069, %rd8068, %rd8040;
	add.s64 	%rd8070, %rd8069, %rd8041;
	add.s64 	%rd8071, %rd8070, %rd7975;
	add.s64 	%rd80, %rd8071, %rd8063;
	shr.u64 	%rd8072, %rd80, 26;
	add.s64 	%rd8073, %rd7944, %rd7945;
	add.s64 	%rd8074, %rd8073, %rd7943;
	add.s64 	%rd8075, %rd8074, %rd8005;
	add.s64 	%rd8076, %rd8075, %rd8006;
	add.s64 	%rd8077, %rd8076, %rd8007;
	add.s64 	%rd8078, %rd8077, %rd8008;
	add.s64 	%rd8079, %rd8078, %rd8009;
	add.s64 	%rd8080, %rd8079, %rd8010;
	add.s64 	%rd8081, %rd8080, %rd7946;
	add.s64 	%rd81, %rd8081, %rd8072;
	shr.u64 	%rd8082, %rd81, 25;
	add.s64 	%rd8083, %rd7978, %rd7979;
	add.s64 	%rd8084, %rd8083, %rd7977;
	add.s64 	%rd8085, %rd8084, %rd7976;
	add.s64 	%rd8086, %rd8085, %rd8042;
	add.s64 	%rd8087, %rd8086, %rd8043;
	add.s64 	%rd8088, %rd8087, %rd8044;
	add.s64 	%rd8089, %rd8088, %rd8045;
	add.s64 	%rd8090, %rd8089, %rd8046;
	add.s64 	%rd8091, %rd8090, %rd7980;
	add.s64 	%rd82, %rd8091, %rd8082;
	shr.u64 	%rd8092, %rd82, 26;
	add.s64 	%rd8093, %rd7950, %rd7951;
	add.s64 	%rd8094, %rd8093, %rd7949;
	add.s64 	%rd8095, %rd8094, %rd7948;
	add.s64 	%rd8096, %rd8095, %rd7947;
	add.s64 	%rd8097, %rd8096, %rd8011;
	add.s64 	%rd8098, %rd8097, %rd8012;
	add.s64 	%rd8099, %rd8098, %rd8013;
	add.s64 	%rd8100, %rd8099, %rd8014;
	add.s64 	%rd8101, %rd8100, %rd7952;
	add.s64 	%rd83, %rd8101, %rd8092;
	shr.u64 	%rd8102, %rd83, 25;
	add.s64 	%rd8103, %rd7985, %rd7986;
	add.s64 	%rd8104, %rd8103, %rd7984;
	add.s64 	%rd8105, %rd8104, %rd7983;
	add.s64 	%rd8106, %rd8105, %rd7982;
	add.s64 	%rd8107, %rd8106, %rd7981;
	add.s64 	%rd8108, %rd8107, %rd8047;
	add.s64 	%rd8109, %rd8108, %rd8048;
	add.s64 	%rd8110, %rd8109, %rd8049;
	add.s64 	%rd8111, %rd8110, %rd7987;
	add.s64 	%rd84, %rd8111, %rd8102;
	shr.u64 	%rd8112, %rd84, 26;
	add.s64 	%rd8113, %rd7958, %rd7959;
	add.s64 	%rd8114, %rd8113, %rd7957;
	add.s64 	%rd8115, %rd8114, %rd7956;
	add.s64 	%rd8116, %rd8115, %rd7955;
	add.s64 	%rd8117, %rd8116, %rd7954;
	add.s64 	%rd8118, %rd8117, %rd7953;
	add.s64 	%rd8119, %rd8118, %rd8015;
	add.s64 	%rd8120, %rd8119, %rd8016;
	add.s64 	%rd8121, %rd8120, %rd7960;
	add.s64 	%rd85, %rd8121, %rd8112;
	shr.u64 	%rd8122, %rd85, 25;
	add.s64 	%rd8123, %rd7994, %rd7995;
	add.s64 	%rd8124, %rd8123, %rd7993;
	add.s64 	%rd8125, %rd8124, %rd7992;
	add.s64 	%rd8126, %rd8125, %rd7991;
	add.s64 	%rd8127, %rd8126, %rd7990;
	add.s64 	%rd8128, %rd8127, %rd7989;
	add.s64 	%rd8129, %rd8128, %rd7988;
	add.s64 	%rd8130, %rd8129, %rd8050;
	add.s64 	%rd8131, %rd8130, %rd7996;
	add.s64 	%rd86, %rd8131, %rd8122;
	shr.u64 	%rd8132, %rd86, 26;
	add.s64 	%rd8133, %rd7968, %rd7969;
	add.s64 	%rd8134, %rd8133, %rd7967;
	add.s64 	%rd8135, %rd8134, %rd7966;
	add.s64 	%rd8136, %rd8135, %rd7965;
	add.s64 	%rd8137, %rd8136, %rd7964;
	add.s64 	%rd8138, %rd8137, %rd7963;
	add.s64 	%rd8139, %rd8138, %rd7962;
	add.s64 	%rd8140, %rd8139, %rd7961;
	add.s64 	%rd8141, %rd8140, %rd7970;
	add.s64 	%rd87, %rd8141, %rd8132;
	shr.u64 	%rd8142, %rd87, 25;
	and.b64  	%rd8143, %rd8142, 4294967295;
	mul.lo.s64 	%rd8144, %rd8143, 19;
	add.s64 	%rd88, %rd8144, %rd8051;
	shr.u64 	%rd89, %rd88, 26;
	ld.local.u8 	%rs710, [%rd17858];
	shr.u16 	%rs711, %rs710, 7;
	cvt.u32.u16 	%r5226, %rs711;
	neg.s32 	%r253, %r5226;
	mov.u32 	%r9128, 0;
	cvt.u32.u16 	%r5227, %rs710;
	cvt.s32.s8 	%r5228, %r5227;
	sub.s32 	%r5229, %r5228, %r5226;
	xor.b32  	%r254, %r5229, %r253;
	mov.u32 	%r9130, %r9128;
	mov.u32 	%r9131, %r9128;
	mov.u32 	%r9132, %r9128;
	mov.u32 	%r9133, %r9128;
	mov.u32 	%r9134, %r9128;
	mov.u32 	%r9135, %r9128;
	mov.u32 	%r9136, %r9128;
	mov.u32 	%r9137, %r9129;
	mov.u32 	%r9138, %r9128;
	mov.u32 	%r9139, %r9128;
	mov.u32 	%r9140, %r9128;
	mov.u32 	%r9141, %r9128;
	mov.u32 	%r9142, %r9128;
	mov.u32 	%r9143, %r9128;
	mov.u32 	%r9144, %r9128;
	mov.u32 	%r9145, %r9128;
	mov.u32 	%r9146, %r9128;
	mov.u32 	%r9147, %r9128;
	mov.u32 	%r9148, %r9128;
	mov.u32 	%r9149, %r9128;
	mov.u32 	%r9150, %r9128;
	mov.u32 	%r9151, %r9128;
	mov.u32 	%r9152, %r9128;

$L__BB3_9:
	mul.wide.u32 	%rd8145, %r9128, 96;
	add.s64 	%rd8147, %rd1764, %rd8145;
	add.s32 	%r9128, %r9128, 1;
	xor.b32  	%r5230, %r254, %r9128;
	add.s32 	%r5231, %r5230, -1;
	shr.u32 	%r5232, %r5231, 31;
	add.s32 	%r5233, %r5232, -1;
	shr.s32 	%r5234, %r5231, 31;
	and.b32  	%r5235, %r5233, %r9129;
	ld.const.v4.u32 	{%r5236, %r5237, %r5238, %r5239}, [%rd8147];
	and.b32  	%r5244, %r5236, %r5234;
	or.b32  	%r9129, %r5244, %r5235;
	and.b32  	%r5245, %r5233, %r9130;
	and.b32  	%r5246, %r5237, %r5234;
	or.b32  	%r9130, %r5246, %r5245;
	and.b32  	%r5247, %r5233, %r9131;
	and.b32  	%r5248, %r5238, %r5234;
	or.b32  	%r9131, %r5248, %r5247;
	and.b32  	%r5249, %r5233, %r9132;
	and.b32  	%r5250, %r5239, %r5234;
	or.b32  	%r9132, %r5250, %r5249;
	and.b32  	%r5251, %r5233, %r9133;
	ld.const.v4.u32 	{%r5252, %r5253, %r5254, %r5255}, [%rd8147+16];
	and.b32  	%r5260, %r5252, %r5234;
	or.b32  	%r9133, %r5260, %r5251;
	and.b32  	%r5261, %r9134, %r5233;
	and.b32  	%r5262, %r5253, %r5234;
	or.b32  	%r9134, %r5262, %r5261;
	and.b32  	%r5263, %r9135, %r5233;
	and.b32  	%r5264, %r5254, %r5234;
	or.b32  	%r9135, %r5264, %r5263;
	and.b32  	%r5265, %r9136, %r5233;
	and.b32  	%r5266, %r5255, %r5234;
	or.b32  	%r9136, %r5266, %r5265;
	and.b32  	%r5267, %r9137, %r5233;
	ld.const.v4.u32 	{%r5268, %r5269, %r5270, %r5271}, [%rd8147+32];
	and.b32  	%r5276, %r5268, %r5234;
	or.b32  	%r9137, %r5276, %r5267;
	and.b32  	%r5277, %r9138, %r5233;
	and.b32  	%r5278, %r5269, %r5234;
	or.b32  	%r9138, %r5278, %r5277;
	and.b32  	%r5279, %r9139, %r5233;
	and.b32  	%r5280, %r5270, %r5234;
	or.b32  	%r9139, %r5280, %r5279;
	and.b32  	%r5281, %r9140, %r5233;
	and.b32  	%r5282, %r5271, %r5234;
	or.b32  	%r9140, %r5282, %r5281;
	and.b32  	%r5283, %r9141, %r5233;
	ld.const.v4.u32 	{%r5284, %r5285, %r5286, %r5287}, [%rd8147+48];
	and.b32  	%r5292, %r5284, %r5234;
	or.b32  	%r9141, %r5292, %r5283;
	and.b32  	%r5293, %r9142, %r5233;
	and.b32  	%r5294, %r5285, %r5234;
	or.b32  	%r9142, %r5294, %r5293;
	and.b32  	%r5295, %r9143, %r5233;
	and.b32  	%r5296, %r5286, %r5234;
	or.b32  	%r9143, %r5296, %r5295;
	and.b32  	%r5297, %r9144, %r5233;
	and.b32  	%r5298, %r5287, %r5234;
	or.b32  	%r9144, %r5298, %r5297;
	and.b32  	%r5299, %r9145, %r5233;
	ld.const.v4.u32 	{%r5300, %r5301, %r5302, %r5303}, [%rd8147+64];
	and.b32  	%r5308, %r5300, %r5234;
	or.b32  	%r9145, %r5308, %r5299;
	and.b32  	%r5309, %r9146, %r5233;
	and.b32  	%r5310, %r5301, %r5234;
	or.b32  	%r9146, %r5310, %r5309;
	and.b32  	%r5311, %r9147, %r5233;
	and.b32  	%r5312, %r5302, %r5234;
	or.b32  	%r9147, %r5312, %r5311;
	and.b32  	%r5313, %r9148, %r5233;
	and.b32  	%r5314, %r5303, %r5234;
	or.b32  	%r9148, %r5314, %r5313;
	and.b32  	%r5315, %r9149, %r5233;
	ld.const.v4.u32 	{%r5316, %r5317, %r5318, %r5319}, [%rd8147+80];
	and.b32  	%r5324, %r5316, %r5234;
	or.b32  	%r9149, %r5324, %r5315;
	and.b32  	%r5325, %r9150, %r5233;
	and.b32  	%r5326, %r5317, %r5234;
	or.b32  	%r9150, %r5326, %r5325;
	and.b32  	%r5327, %r9151, %r5233;
	and.b32  	%r5328, %r5318, %r5234;
	or.b32  	%r9151, %r5328, %r5327;
	and.b32  	%r5329, %r9152, %r5233;
	and.b32  	%r5330, %r5319, %r5234;
	or.b32  	%r9152, %r5330, %r5329;
	setp.ne.s32 	%p5, %r9128, 8;
	@%p5 bra 	$L__BB3_9;

	add.s32 	%r5332, %r220, %r230;
	cvt.u64.u32 	%rd8148, %r9129;
	cvt.u64.u32 	%rd8149, %r9130;
	bfi.b64 	%rd8150, %rd8149, %rd8148, 32, 32;
	shr.u64 	%rd8151, %rd8150, 26;
	cvt.u32.u64 	%r5333, %rd8151;
	cvt.u64.u32 	%rd8152, %r9131;
	bfi.b64 	%rd8153, %rd8152, %rd8149, 32, 32;
	shr.u64 	%rd8154, %rd8153, 19;
	cvt.u32.u64 	%r5334, %rd8154;
	cvt.u64.u32 	%rd8155, %r9132;
	bfi.b64 	%rd8156, %rd8155, %rd8152, 32, 32;
	shr.u64 	%rd8157, %rd8156, 13;
	cvt.u32.u64 	%r5335, %rd8157;
	cvt.u64.u32 	%rd8158, %r9133;
	cvt.u64.u32 	%rd8159, %r9134;
	bfi.b64 	%rd8160, %rd8159, %rd8158, 32, 32;
	shr.u64 	%rd8161, %rd8160, 25;
	cvt.u32.u64 	%r5336, %rd8161;
	cvt.u64.u32 	%rd8162, %r9135;
	bfi.b64 	%rd8163, %rd8162, %rd8159, 32, 32;
	shr.u64 	%rd8164, %rd8163, 19;
	cvt.u32.u64 	%r5337, %rd8164;
	cvt.u64.u32 	%rd8165, %r9136;
	bfi.b64 	%rd8166, %rd8165, %rd8162, 32, 32;
	shr.u64 	%rd8167, %rd8166, 12;
	cvt.u32.u64 	%r5338, %rd8167;
	shr.u32 	%r5339, %r9136, 6;
	cvt.u64.u32 	%rd8168, %r9137;
	cvt.u64.u32 	%rd8169, %r9138;
	bfi.b64 	%rd8170, %rd8169, %rd8168, 32, 32;
	shr.u64 	%rd8171, %rd8170, 26;
	cvt.u32.u64 	%r5340, %rd8171;
	xor.b32  	%r5341, %r5340, %r5333;
	cvt.u64.u32 	%rd8172, %r9139;
	bfi.b64 	%rd8173, %rd8172, %rd8169, 32, 32;
	shr.u64 	%rd8174, %rd8173, 19;
	cvt.u32.u64 	%r5342, %rd8174;
	xor.b32  	%r5343, %r5342, %r5334;
	cvt.u64.u32 	%rd8175, %r9140;
	bfi.b64 	%rd8176, %rd8175, %rd8172, 32, 32;
	shr.u64 	%rd8177, %rd8176, 13;
	cvt.u32.u64 	%r5344, %rd8177;
	xor.b32  	%r5345, %r5344, %r5335;
	cvt.u64.u32 	%rd8178, %r9141;
	cvt.u64.u32 	%rd8179, %r9142;
	bfi.b64 	%rd8180, %rd8179, %rd8178, 32, 32;
	shr.u64 	%rd8181, %rd8180, 25;
	cvt.u32.u64 	%r5346, %rd8181;
	xor.b32  	%r5347, %r5346, %r5336;
	cvt.u64.u32 	%rd8182, %r9143;
	bfi.b64 	%rd8183, %rd8182, %rd8179, 32, 32;
	shr.u64 	%rd8184, %rd8183, 19;
	cvt.u32.u64 	%r5348, %rd8184;
	xor.b32  	%r5349, %r5348, %r5337;
	cvt.u64.u32 	%rd8185, %r9144;
	bfi.b64 	%rd8186, %rd8185, %rd8182, 32, 32;
	shr.u64 	%rd8187, %rd8186, 12;
	cvt.u32.u64 	%r5350, %rd8187;
	xor.b32  	%r5351, %r5350, %r5338;
	xor.b32  	%r5352, %r9144, %r9136;
	shr.u32 	%r5353, %r9144, 6;
	shr.u32 	%r5354, %r5352, 6;
	cvt.u64.u32 	%rd8188, %r9145;
	cvt.u64.u32 	%rd8189, %r9146;
	bfi.b64 	%rd8190, %rd8189, %rd8188, 32, 32;
	shr.u64 	%rd8191, %rd8190, 26;
	cvt.u32.u64 	%r5355, %rd8191;
	and.b32  	%r5356, %r5355, 33554431;
	cvt.u64.u32 	%rd8192, %r9147;
	bfi.b64 	%rd8193, %rd8192, %rd8189, 32, 32;
	shr.u64 	%rd8194, %rd8193, 19;
	cvt.u32.u64 	%r5357, %rd8194;
	and.b32  	%r5358, %r5357, 67108863;
	cvt.u64.u32 	%rd8195, %r9148;
	bfi.b64 	%rd8196, %rd8195, %rd8192, 32, 32;
	shr.u64 	%rd8197, %rd8196, 13;
	cvt.u32.u64 	%r5359, %rd8197;
	and.b32  	%r5360, %r5359, 33554431;
	cvt.u64.u32 	%rd8198, %r9149;
	cvt.u64.u32 	%rd8199, %r9150;
	bfi.b64 	%rd8200, %rd8199, %rd8198, 32, 32;
	shr.u64 	%rd8201, %rd8200, 25;
	cvt.u32.u64 	%r5361, %rd8201;
	and.b32  	%r5362, %r5361, 67108863;
	cvt.u64.u32 	%rd8202, %r9151;
	bfi.b64 	%rd8203, %rd8202, %rd8199, 32, 32;
	shr.u64 	%rd8204, %rd8203, 19;
	cvt.u32.u64 	%r5363, %rd8204;
	and.b32  	%r5364, %r5363, 33554431;
	cvt.u64.u32 	%rd8205, %r9152;
	bfi.b64 	%rd8206, %rd8205, %rd8202, 32, 32;
	shr.u64 	%rd8207, %rd8206, 12;
	cvt.u32.u64 	%r5365, %rd8207;
	and.b32  	%r5366, %r5365, 67108863;
	shr.u32 	%r5367, %r9152, 6;
	and.b32  	%r5368, %r5367, 33554431;
	xor.b32  	%r5369, %r9137, %r9129;
	and.b32  	%r5370, %r5369, %r253;
	xor.b32  	%r5371, %r5370, %r9137;
	xor.b32  	%r5372, %r5370, %r9129;
	and.b32  	%r5373, %r5341, %r253;
	xor.b32  	%r5374, %r5373, %r5340;
	xor.b32  	%r5375, %r5373, %r5333;
	and.b32  	%r5376, %r5343, %r253;
	xor.b32  	%r5377, %r5376, %r5342;
	xor.b32  	%r5378, %r5376, %r5334;
	and.b32  	%r5379, %r5345, %r253;
	xor.b32  	%r5380, %r5379, %r5344;
	xor.b32  	%r5381, %r5379, %r5335;
	xor.b32  	%r5382, %r9140, %r9132;
	shr.u32 	%r5383, %r9140, 6;
	shr.u32 	%r5384, %r9132, 6;
	shr.u32 	%r5385, %r5382, 6;
	and.b32  	%r5386, %r5385, %r253;
	xor.b32  	%r5387, %r9141, %r9133;
	and.b32  	%r5388, %r5387, %r253;
	xor.b32  	%r5389, %r5388, %r9141;
	xor.b32  	%r5390, %r5388, %r9133;
	and.b32  	%r5391, %r5347, %r253;
	xor.b32  	%r5392, %r5391, %r5346;
	xor.b32  	%r5393, %r5391, %r5336;
	and.b32  	%r5394, %r5349, %r253;
	xor.b32  	%r5395, %r5394, %r5348;
	xor.b32  	%r5396, %r5394, %r5337;
	and.b32  	%r5397, %r5351, %r253;
	xor.b32  	%r5398, %r5397, %r5350;
	xor.b32  	%r5399, %r5397, %r5338;
	and.b32  	%r5400, %r5354, %r253;
	xor.b32  	%r5401, %r5400, %r5353;
	xor.b32  	%r5402, %r5400, %r5339;
	and.b32  	%r5403, %r9145, 67108863;
	mov.u32 	%r5404, 134217690;
	sub.s32 	%r5405, %r5404, %r5403;
	shr.u32 	%r5406, %r5405, 26;
	and.b32  	%r5407, %r5405, 67108863;
	mov.u32 	%r5408, 67108862;
	sub.s32 	%r5409, %r5408, %r5356;
	add.s32 	%r5410, %r5409, %r5406;
	shr.u32 	%r5411, %r5410, 25;
	xor.b32  	%r5412, %r5410, %r5355;
	mov.u32 	%r5413, 134217726;
	sub.s32 	%r5414, %r5413, %r5358;
	add.s32 	%r5415, %r5411, %r5414;
	shr.u32 	%r5416, %r5415, 26;
	xor.b32  	%r5417, %r5415, %r5357;
	sub.s32 	%r5418, %r5408, %r5360;
	add.s32 	%r5419, %r5416, %r5418;
	shr.u32 	%r5420, %r5419, 25;
	xor.b32  	%r5421, %r5419, %r5359;
	shr.u32 	%r5422, %r9148, 6;
	sub.s32 	%r5423, %r5413, %r5422;
	add.s32 	%r5424, %r5420, %r5423;
	shr.u32 	%r5425, %r5424, 26;
	and.b32  	%r5426, %r5424, 67108863;
	and.b32  	%r5427, %r9149, 33554431;
	sub.s32 	%r5428, %r5408, %r5427;
	add.s32 	%r5429, %r5425, %r5428;
	shr.u32 	%r5430, %r5429, 25;
	xor.b32  	%r5431, %r5429, %r9149;
	sub.s32 	%r5432, %r5413, %r5362;
	add.s32 	%r5433, %r5430, %r5432;
	shr.u32 	%r5434, %r5433, 26;
	xor.b32  	%r5435, %r5433, %r5361;
	sub.s32 	%r5436, %r5408, %r5364;
	add.s32 	%r5437, %r5434, %r5436;
	shr.u32 	%r5438, %r5437, 25;
	xor.b32  	%r5439, %r5437, %r5363;
	sub.s32 	%r5440, %r5413, %r5366;
	add.s32 	%r5441, %r5438, %r5440;
	shr.u32 	%r5442, %r5441, 26;
	xor.b32  	%r5443, %r5441, %r5365;
	sub.s32 	%r5444, %r5408, %r5368;
	add.s32 	%r5445, %r5442, %r5444;
	shr.u32 	%r5446, %r5445, 25;
	xor.b32  	%r5447, %r5445, %r5367;
	mad.lo.s32 	%r5448, %r5446, 19, %r5407;
	xor.b32  	%r5449, %r5448, %r5403;
	and.b32  	%r5450, %r5449, %r253;
	and.b32  	%r5451, %r5412, %r253;
	xor.b32  	%r5452, %r5451, %r5355;
	and.b32  	%r5453, %r5417, %r253;
	xor.b32  	%r5454, %r5453, %r5357;
	and.b32  	%r5455, %r5421, %r253;
	xor.b32  	%r5456, %r5455, %r5359;
	xor.b32  	%r5457, %r5426, %r5422;
	and.b32  	%r5458, %r5457, %r253;
	and.b32  	%r5459, %r5431, %r253;
	xor.b32  	%r5460, %r5459, %r9149;
	and.b32  	%r5461, %r5435, %r253;
	xor.b32  	%r5462, %r5461, %r5361;
	and.b32  	%r5463, %r5439, %r253;
	xor.b32  	%r5464, %r5463, %r5363;
	and.b32  	%r5465, %r5443, %r253;
	xor.b32  	%r5466, %r5465, %r5365;
	and.b32  	%r5467, %r5447, %r253;
	xor.b32  	%r5468, %r5467, %r5367;
	and.b32  	%r5469, %r5372, 67108863;
	and.b32  	%r5470, %r5371, 67108863;
	and.b32  	%r5471, %r5375, 33554431;
	and.b32  	%r5472, %r5374, 33554431;
	and.b32  	%r5473, %r5378, 67108863;
	and.b32  	%r5474, %r5377, 67108863;
	and.b32  	%r5475, %r5381, 33554431;
	and.b32  	%r5476, %r5380, 33554431;
	xor.b32  	%r5477, %r5386, %r5384;
	xor.b32  	%r5478, %r5386, %r5383;
	and.b32  	%r5479, %r5390, 33554431;
	and.b32  	%r5480, %r5389, 33554431;
	and.b32  	%r5481, %r5393, 67108863;
	and.b32  	%r5482, %r5392, 67108863;
	and.b32  	%r5483, %r5396, 33554431;
	and.b32  	%r5484, %r5395, 33554431;
	and.b32  	%r5485, %r5399, 67108863;
	and.b32  	%r5486, %r5398, 67108863;
	and.b32  	%r5487, %r5402, 33554431;
	and.b32  	%r5488, %r5401, 33554431;
	xor.b32  	%r5489, %r5450, %r5403;
	and.b32  	%r5490, %r5452, 33554431;
	and.b32  	%r5491, %r5454, 67108863;
	and.b32  	%r5492, %r5456, 33554431;
	xor.b32  	%r5493, %r5458, %r5422;
	and.b32  	%r5494, %r5460, 33554431;
	and.b32  	%r5495, %r5462, 67108863;
	and.b32  	%r5496, %r5464, 33554431;
	and.b32  	%r5497, %r5466, 67108863;
	and.b32  	%r5498, %r5468, 33554431;
	mul.wide.u32 	%rd8208, %r5490, 56195235;
	mul.wide.u32 	%rd8209, %r5489, 13857412;
	mul.wide.u32 	%rd8210, %r5492, 56195235;
	mul.wide.u32 	%rd8211, %r5491, 13857412;
	mul.wide.u32 	%rd8212, %r5490, 51736253;
	mul.wide.u32 	%rd8213, %r5489, 6949390;
	mul.wide.u32 	%rd8214, %r5494, 56195235;
	mul.wide.u32 	%rd8215, %r5493, 13857412;
	mul.wide.u32 	%rd8216, %r5492, 51736253;
	mul.wide.u32 	%rd8217, %r5491, 6949390;
	mul.wide.u32 	%rd8218, %r5490, 114729;
	mul.wide.u32 	%rd8219, %r5489, 24766616;
	mul.wide.u32 	%rd8220, %r5496, 56195235;
	mul.wide.u32 	%rd8221, %r5495, 13857412;
	mul.wide.u32 	%rd8222, %r5494, 51736253;
	mul.wide.u32 	%rd8223, %r5493, 6949390;
	mul.wide.u32 	%rd8224, %r5492, 114729;
	mul.wide.u32 	%rd8225, %r5491, 24766616;
	mul.wide.u32 	%rd8226, %r5490, 60832955;
	mul.wide.u32 	%rd8227, %r5489, 30306712;
	mul.wide.u32 	%rd8228, %r5498, 56195235;
	mul.wide.u32 	%rd8229, %r5497, 13857412;
	mul.wide.u32 	%rd8230, %r5496, 51736253;
	mul.wide.u32 	%rd8231, %r5495, 6949390;
	mul.wide.u32 	%rd8232, %r5494, 114729;
	mul.wide.u32 	%rd8233, %r5493, 24766616;
	mul.wide.u32 	%rd8234, %r5492, 60832955;
	mul.wide.u32 	%rd8235, %r5491, 30306712;
	mul.wide.u32 	%rd8236, %r5490, 48412415;
	mul.wide.u32 	%rd8237, %r5489, 21499315;
	mul.wide.u32 	%rd8238, %r5489, 56195235;
	mul.wide.u32 	%rd8239, %r5491, 56195235;
	mul.wide.u32 	%rd8240, %r5490, 27714824;
	mul.wide.u32 	%rd8241, %r5489, 51736253;
	mul.wide.u32 	%rd8242, %r5493, 56195235;
	mul.wide.u32 	%rd8243, %r5492, 27714824;
	mul.wide.u32 	%rd8244, %r5491, 51736253;
	mul.wide.u32 	%rd8245, %r5490, 13898780;
	mul.wide.u32 	%rd8246, %r5489, 114729;
	mul.wide.u32 	%rd8247, %r5495, 56195235;
	mul.wide.u32 	%rd8248, %r5494, 27714824;
	mul.wide.u32 	%rd8249, %r5493, 51736253;
	mul.wide.u32 	%rd8250, %r5492, 13898780;
	mul.wide.u32 	%rd8251, %r5491, 114729;
	mul.wide.u32 	%rd8252, %r5490, 49533232;
	mul.wide.u32 	%rd8253, %r5489, 60832955;
	mul.wide.u32 	%rd8254, %r5497, 56195235;
	mul.wide.u32 	%rd8255, %r5496, 27714824;
	mul.wide.u32 	%rd8256, %r5495, 51736253;
	mul.wide.u32 	%rd8257, %r5494, 13898780;
	mul.wide.u32 	%rd8258, %r5493, 114729;
	mul.wide.u32 	%rd8259, %r5492, 49533232;
	mul.wide.u32 	%rd8260, %r5491, 60832955;
	mul.wide.u32 	%rd8261, %r5490, 60613424;
	mul.wide.u32 	%rd8262, %r5489, 48412415;
	mul.wide.u32 	%rd8263, %r5491, 408486985;
	mul.wide.u32 	%rd8264, %r5492, 919835885;
	mul.wide.u32 	%rd8265, %r5493, 575827528;
	mul.wide.u32 	%rd8266, %r5494, 1155826145;
	mul.wide.u32 	%rd8267, %r5495, 470565704;
	mul.wide.u32 	%rd8268, %r5496, 2179851;
	mul.wide.u32 	%rd8269, %r5497, 132038410;
	mul.wide.u32 	%rd8270, %r5498, 982988807;
	mul.wide.u32 	%rd8271, %r5493, 408486985;
	mul.wide.u32 	%rd8272, %r5494, 919835885;
	mul.wide.u32 	%rd8273, %r5495, 575827528;
	mul.wide.u32 	%rd8274, %r5496, 1155826145;
	mul.wide.u32 	%rd8275, %r5497, 470565704;
	mul.wide.u32 	%rd8276, %r5498, 2179851;
	mul.wide.u32 	%rd8277, %r5495, 408486985;
	mul.wide.u32 	%rd8278, %r5496, 919835885;
	mul.wide.u32 	%rd8279, %r5497, 575827528;
	mul.wide.u32 	%rd8280, %r5498, 1155826145;
	mul.wide.u32 	%rd8281, %r5497, 408486985;
	mul.wide.u32 	%rd8282, %r5498, 919835885;
	mul.wide.u32 	%rd8283, %r5490, 816973970;
	mul.wide.u32 	%rd8284, %r5491, 919835885;
	mul.wide.u32 	%rd8285, %r5492, 1151655056;
	mul.wide.u32 	%rd8286, %r5493, 1155826145;
	mul.wide.u32 	%rd8287, %r5494, 941131408;
	mul.wide.u32 	%rd8288, %r5495, 2179851;
	mul.wide.u32 	%rd8289, %r5496, 264076820;
	mul.wide.u32 	%rd8290, %r5497, 982988807;
	mul.wide.u32 	%rd8291, %r5498, 526581656;
	add.s64 	%rd8292, %rd8284, %rd8283;
	add.s64 	%rd8293, %rd8292, %rd8285;
	add.s64 	%rd8294, %rd8293, %rd8286;
	add.s64 	%rd8295, %rd8294, %rd8287;
	add.s64 	%rd8296, %rd8295, %rd8288;
	add.s64 	%rd8297, %rd8296, %rd8289;
	add.s64 	%rd8298, %rd8297, %rd8290;
	add.s64 	%rd8299, %rd8298, %rd8291;
	add.s64 	%rd8300, %rd8299, %rd8238;
	mul.wide.u32 	%rd8301, %r5492, 816973970;
	mul.wide.u32 	%rd8302, %r5493, 919835885;
	mul.wide.u32 	%rd8303, %r5494, 1151655056;
	mul.wide.u32 	%rd8304, %r5495, 1155826145;
	mul.wide.u32 	%rd8305, %r5496, 941131408;
	mul.wide.u32 	%rd8306, %r5497, 2179851;
	mul.wide.u32 	%rd8307, %r5498, 264076820;
	mul.wide.u32 	%rd8308, %r5494, 816973970;
	mul.wide.u32 	%rd8309, %r5495, 919835885;
	mul.wide.u32 	%rd8310, %r5496, 1151655056;
	mul.wide.u32 	%rd8311, %r5497, 1155826145;
	mul.wide.u32 	%rd8312, %r5498, 941131408;
	mul.wide.u32 	%rd8313, %r5496, 816973970;
	mul.wide.u32 	%rd8314, %r5497, 919835885;
	mul.wide.u32 	%rd8315, %r5498, 1151655056;
	mul.wide.u32 	%rd8316, %r5498, 816973970;
	and.b64  	%rd8317, %rd8300, 67108863;
	shr.u64 	%rd8318, %rd8300, 26;
	add.s64 	%rd8319, %rd8263, %rd8208;
	add.s64 	%rd8320, %rd8319, %rd8264;
	add.s64 	%rd8321, %rd8320, %rd8265;
	add.s64 	%rd8322, %rd8321, %rd8266;
	add.s64 	%rd8323, %rd8322, %rd8267;
	add.s64 	%rd8324, %rd8323, %rd8268;
	add.s64 	%rd8325, %rd8324, %rd8269;
	add.s64 	%rd8326, %rd8325, %rd8270;
	add.s64 	%rd8327, %rd8326, %rd8209;
	add.s64 	%rd8328, %rd8327, %rd8318;
	cvt.u32.u64 	%r5499, %rd8328;
	and.b32  	%r5500, %r5499, 33554431;
	shr.u64 	%rd8329, %rd8328, 25;
	add.s64 	%rd8330, %rd8239, %rd8240;
	add.s64 	%rd8331, %rd8330, %rd8301;
	add.s64 	%rd8332, %rd8331, %rd8302;
	add.s64 	%rd8333, %rd8332, %rd8303;
	add.s64 	%rd8334, %rd8333, %rd8304;
	add.s64 	%rd8335, %rd8334, %rd8305;
	add.s64 	%rd8336, %rd8335, %rd8306;
	add.s64 	%rd8337, %rd8336, %rd8307;
	add.s64 	%rd8338, %rd8337, %rd8241;
	add.s64 	%rd8339, %rd8338, %rd8329;
	cvt.u32.u64 	%r5501, %rd8339;
	and.b32  	%r5502, %r5501, 67108863;
	shr.u64 	%rd8340, %rd8339, 26;
	add.s64 	%rd8341, %rd8211, %rd8212;
	add.s64 	%rd8342, %rd8341, %rd8210;
	add.s64 	%rd8343, %rd8342, %rd8271;
	add.s64 	%rd8344, %rd8343, %rd8272;
	add.s64 	%rd8345, %rd8344, %rd8273;
	add.s64 	%rd8346, %rd8345, %rd8274;
	add.s64 	%rd8347, %rd8346, %rd8275;
	add.s64 	%rd8348, %rd8347, %rd8276;
	add.s64 	%rd8349, %rd8348, %rd8213;
	add.s64 	%rd8350, %rd8349, %rd8340;
	cvt.u32.u64 	%r5503, %rd8350;
	and.b32  	%r5504, %r5503, 33554431;
	shr.u64 	%rd8351, %rd8350, 25;
	add.s64 	%rd8352, %rd8244, %rd8245;
	add.s64 	%rd8353, %rd8352, %rd8243;
	add.s64 	%rd8354, %rd8353, %rd8242;
	add.s64 	%rd8355, %rd8354, %rd8308;
	add.s64 	%rd8356, %rd8355, %rd8309;
	add.s64 	%rd8357, %rd8356, %rd8310;
	add.s64 	%rd8358, %rd8357, %rd8311;
	add.s64 	%rd8359, %rd8358, %rd8312;
	add.s64 	%rd8360, %rd8359, %rd8246;
	add.s64 	%rd8361, %rd8360, %rd8351;
	cvt.u32.u64 	%r5505, %rd8361;
	and.b32  	%r5506, %r5505, 67108863;
	shr.u64 	%rd8362, %rd8361, 26;
	add.s64 	%rd8363, %rd8217, %rd8218;
	add.s64 	%rd8364, %rd8363, %rd8216;
	add.s64 	%rd8365, %rd8364, %rd8215;
	add.s64 	%rd8366, %rd8365, %rd8214;
	add.s64 	%rd8367, %rd8366, %rd8277;
	add.s64 	%rd8368, %rd8367, %rd8278;
	add.s64 	%rd8369, %rd8368, %rd8279;
	add.s64 	%rd8370, %rd8369, %rd8280;
	add.s64 	%rd8371, %rd8370, %rd8219;
	add.s64 	%rd8372, %rd8371, %rd8362;
	cvt.u32.u64 	%r5507, %rd8372;
	and.b32  	%r5508, %r5507, 33554431;
	shr.u64 	%rd8373, %rd8372, 25;
	add.s64 	%rd8374, %rd8251, %rd8252;
	add.s64 	%rd8375, %rd8374, %rd8250;
	add.s64 	%rd8376, %rd8375, %rd8249;
	add.s64 	%rd8377, %rd8376, %rd8248;
	add.s64 	%rd8378, %rd8377, %rd8247;
	add.s64 	%rd8379, %rd8378, %rd8313;
	add.s64 	%rd8380, %rd8379, %rd8314;
	add.s64 	%rd8381, %rd8380, %rd8315;
	add.s64 	%rd8382, %rd8381, %rd8253;
	add.s64 	%rd8383, %rd8382, %rd8373;
	cvt.u32.u64 	%r5509, %rd8383;
	and.b32  	%r5510, %r5509, 67108863;
	shr.u64 	%rd8384, %rd8383, 26;
	add.s64 	%rd8385, %rd8225, %rd8226;
	add.s64 	%rd8386, %rd8385, %rd8224;
	add.s64 	%rd8387, %rd8386, %rd8223;
	add.s64 	%rd8388, %rd8387, %rd8222;
	add.s64 	%rd8389, %rd8388, %rd8221;
	add.s64 	%rd8390, %rd8389, %rd8220;
	add.s64 	%rd8391, %rd8390, %rd8281;
	add.s64 	%rd8392, %rd8391, %rd8282;
	add.s64 	%rd8393, %rd8392, %rd8227;
	add.s64 	%rd8394, %rd8393, %rd8384;
	cvt.u32.u64 	%r5511, %rd8394;
	and.b32  	%r5512, %r5511, 33554431;
	shr.u64 	%rd8395, %rd8394, 25;
	add.s64 	%rd8396, %rd8260, %rd8261;
	add.s64 	%rd8397, %rd8396, %rd8259;
	add.s64 	%rd8398, %rd8397, %rd8258;
	add.s64 	%rd8399, %rd8398, %rd8257;
	add.s64 	%rd8400, %rd8399, %rd8256;
	add.s64 	%rd8401, %rd8400, %rd8255;
	add.s64 	%rd8402, %rd8401, %rd8254;
	add.s64 	%rd8403, %rd8402, %rd8316;
	add.s64 	%rd8404, %rd8403, %rd8262;
	add.s64 	%rd8405, %rd8404, %rd8395;
	cvt.u32.u64 	%r5513, %rd8405;
	and.b32  	%r5514, %r5513, 67108863;
	shr.u64 	%rd8406, %rd8405, 26;
	add.s64 	%rd8407, %rd8235, %rd8236;
	add.s64 	%rd8408, %rd8407, %rd8234;
	add.s64 	%rd8409, %rd8408, %rd8233;
	add.s64 	%rd8410, %rd8409, %rd8232;
	add.s64 	%rd8411, %rd8410, %rd8231;
	add.s64 	%rd8412, %rd8411, %rd8230;
	add.s64 	%rd8413, %rd8412, %rd8229;
	add.s64 	%rd8414, %rd8413, %rd8228;
	add.s64 	%rd8415, %rd8414, %rd8237;
	add.s64 	%rd8416, %rd8415, %rd8406;
	cvt.u32.u64 	%r5515, %rd8416;
	and.b32  	%r5516, %r5515, 33554431;
	shr.u64 	%rd8417, %rd8416, 25;
	and.b64  	%rd8418, %rd8417, 4294967295;
	mul.lo.s64 	%rd8419, %rd8418, 19;
	add.s64 	%rd8420, %rd8419, %rd8317;
	and.b64  	%rd8421, %rd8420, 67108863;
	shr.u64 	%rd8422, %rd8420, 26;
	cvt.u32.u64 	%r5517, %rd8422;
	add.s32 	%r5518, %r5500, %r5517;
	and.b32  	%r5519, %r240, 67108863;
	add.s32 	%r5520, %r5519, 134217690;
	and.b32  	%r5521, %r229, 67108863;
	sub.s32 	%r5522, %r5520, %r5521;
	shr.u32 	%r5523, %r5522, 26;
	and.b32  	%r5524, %r5522, 67108863;
	add.s32 	%r5525, %r231, %r241;
	add.s32 	%r5526, %r5525, 67108862;
	sub.s32 	%r5527, %r5526, %r5332;
	add.s32 	%r5528, %r5527, %r5523;
	shr.u32 	%r5529, %r5528, 25;
	and.b32  	%r5530, %r5528, 33554431;
	and.b32  	%r5531, %r232, 67108863;
	add.s32 	%r5532, %r5531, 134217726;
	and.b32  	%r5533, %r221, 67108863;
	sub.s32 	%r5534, %r5532, %r5533;
	add.s32 	%r5535, %r5534, %r5529;
	shr.u32 	%r5536, %r5535, 26;
	and.b32  	%r5537, %r5535, 67108863;
	and.b32  	%r5538, %r233, 33554431;
	add.s32 	%r5539, %r5538, 67108862;
	and.b32  	%r5540, %r222, 33554431;
	sub.s32 	%r5541, %r5539, %r5540;
	add.s32 	%r5542, %r5541, %r5536;
	shr.u32 	%r5543, %r5542, 25;
	and.b32  	%r5544, %r5542, 33554431;
	and.b32  	%r5545, %r234, 67108863;
	add.s32 	%r5546, %r5545, 134217726;
	and.b32  	%r5547, %r223, 67108863;
	sub.s32 	%r5548, %r5546, %r5547;
	add.s32 	%r5549, %r5548, %r5543;
	and.b32  	%r5550, %r235, 33554431;
	add.s32 	%r5551, %r5550, 67108862;
	and.b32  	%r5552, %r224, 33554431;
	sub.s32 	%r5553, %r5551, %r5552;
	and.b32  	%r5554, %r236, 67108863;
	add.s32 	%r5555, %r5554, 134217726;
	and.b32  	%r5556, %r225, 67108863;
	sub.s32 	%r5557, %r5555, %r5556;
	and.b32  	%r5558, %r237, 33554431;
	add.s32 	%r5559, %r5558, 67108862;
	and.b32  	%r5560, %r226, 33554431;
	sub.s32 	%r5561, %r5559, %r5560;
	and.b32  	%r5562, %r238, 67108863;
	add.s32 	%r5563, %r5562, 134217726;
	and.b32  	%r5564, %r227, 67108863;
	sub.s32 	%r5565, %r5563, %r5564;
	and.b32  	%r5566, %r239, 33554431;
	add.s32 	%r5567, %r5566, 67108862;
	and.b32  	%r5568, %r228, 33554431;
	sub.s32 	%r5569, %r5567, %r5568;
	add.s32 	%r5570, %r5521, %r5519;
	add.s32 	%r5571, %r5332, %r5525;
	add.s32 	%r5572, %r5533, %r5531;
	add.s32 	%r5573, %r5540, %r5538;
	add.s32 	%r5574, %r5547, %r5545;
	add.s32 	%r5575, %r5552, %r5550;
	add.s32 	%r5576, %r5556, %r5554;
	add.s32 	%r5577, %r5560, %r5558;
	add.s32 	%r5578, %r5564, %r5562;
	add.s32 	%r5579, %r5568, %r5566;
	mul.wide.u32 	%rd8423, %r5469, %r5530;
	mul.wide.u32 	%rd8424, %r5471, %r5524;
	mul.wide.u32 	%rd8425, %r5469, %r5544;
	mul.wide.u32 	%rd8426, %r5471, %r5537;
	mul.wide.u32 	%rd8427, %r5473, %r5530;
	mul.wide.u32 	%rd8428, %r5475, %r5524;
	mul.wide.u32 	%rd8429, %r5469, %r5553;
	mul.wide.u32 	%rd8430, %r5471, %r5549;
	mul.wide.u32 	%rd8431, %r5473, %r5544;
	mul.wide.u32 	%rd8432, %r5475, %r5537;
	mul.wide.u32 	%rd8433, %r5477, %r5530;
	mul.wide.u32 	%rd8434, %r5479, %r5524;
	mul.wide.u32 	%rd8435, %r5469, %r5561;
	mul.wide.u32 	%rd8436, %r5471, %r5557;
	mul.wide.u32 	%rd8437, %r5473, %r5553;
	mul.wide.u32 	%rd8438, %r5475, %r5549;
	mul.wide.u32 	%rd8439, %r5477, %r5544;
	mul.wide.u32 	%rd8440, %r5479, %r5537;
	mul.wide.u32 	%rd8441, %r5481, %r5530;
	mul.wide.u32 	%rd8442, %r5483, %r5524;
	mul.wide.u32 	%rd8443, %r5469, %r5569;
	mul.wide.u32 	%rd8444, %r5471, %r5565;
	mul.wide.u32 	%rd8445, %r5473, %r5561;
	mul.wide.u32 	%rd8446, %r5475, %r5557;
	mul.wide.u32 	%rd8447, %r5477, %r5553;
	mul.wide.u32 	%rd8448, %r5479, %r5549;
	mul.wide.u32 	%rd8449, %r5481, %r5544;
	mul.wide.u32 	%rd8450, %r5483, %r5537;
	mul.wide.u32 	%rd8451, %r5485, %r5530;
	mul.wide.u32 	%rd8452, %r5487, %r5524;
	shl.b32 	%r5580, %r5375, 1;
	and.b32  	%r5581, %r5580, 67108862;
	shl.b32 	%r5582, %r5381, 1;
	and.b32  	%r5583, %r5582, 67108862;
	shl.b32 	%r5584, %r5390, 1;
	and.b32  	%r5585, %r5584, 67108862;
	shl.b32 	%r5586, %r5396, 1;
	and.b32  	%r5587, %r5586, 67108862;
	mul.wide.u32 	%rd8453, %r5469, %r5524;
	mul.wide.u32 	%rd8454, %r5469, %r5537;
	mul.wide.u32 	%rd8455, %r5581, %r5530;
	mul.wide.u32 	%rd8456, %r5473, %r5524;
	mul.wide.u32 	%rd8457, %r5469, %r5549;
	mul.wide.u32 	%rd8458, %r5581, %r5544;
	mul.wide.u32 	%rd8459, %r5473, %r5537;
	mul.wide.u32 	%rd8460, %r5583, %r5530;
	mul.wide.u32 	%rd8461, %r5477, %r5524;
	mul.wide.u32 	%rd8462, %r5469, %r5557;
	mul.wide.u32 	%rd8463, %r5581, %r5553;
	mul.wide.u32 	%rd8464, %r5473, %r5549;
	mul.wide.u32 	%rd8465, %r5583, %r5544;
	mul.wide.u32 	%rd8466, %r5477, %r5537;
	mul.wide.u32 	%rd8467, %r5585, %r5530;
	mul.wide.u32 	%rd8468, %r5481, %r5524;
	mul.wide.u32 	%rd8469, %r5469, %r5565;
	mul.wide.u32 	%rd8470, %r5581, %r5561;
	mul.wide.u32 	%rd8471, %r5473, %r5557;
	mul.wide.u32 	%rd8472, %r5583, %r5553;
	mul.wide.u32 	%rd8473, %r5477, %r5549;
	mul.wide.u32 	%rd8474, %r5585, %r5544;
	mul.wide.u32 	%rd8475, %r5481, %r5537;
	mul.wide.u32 	%rd8476, %r5587, %r5530;
	mul.wide.u32 	%rd8477, %r5485, %r5524;
	mul.lo.s32 	%r5588, %r5471, 38;
	mul.lo.s32 	%r5589, %r5473, 19;
	mul.lo.s32 	%r5590, %r5475, 19;
	mul.lo.s32 	%r5591, %r5477, 19;
	mul.lo.s32 	%r5592, %r5479, 19;
	mul.lo.s32 	%r5593, %r5481, 19;
	mul.lo.s32 	%r5594, %r5483, 19;
	mul.lo.s32 	%r5595, %r5485, 19;
	mul.lo.s32 	%r5596, %r5487, 19;
	mul.wide.u32 	%rd8478, %r5596, %r5537;
	mul.wide.u32 	%rd8479, %r5595, %r5544;
	mul.wide.u32 	%rd8480, %r5594, %r5549;
	mul.wide.u32 	%rd8481, %r5593, %r5553;
	mul.wide.u32 	%rd8482, %r5592, %r5557;
	mul.wide.u32 	%rd8483, %r5591, %r5561;
	mul.wide.u32 	%rd8484, %r5590, %r5565;
	mul.wide.u32 	%rd8485, %r5589, %r5569;
	mul.wide.u32 	%rd8486, %r5596, %r5549;
	mul.wide.u32 	%rd8487, %r5595, %r5553;
	mul.wide.u32 	%rd8488, %r5594, %r5557;
	mul.wide.u32 	%rd8489, %r5593, %r5561;
	mul.wide.u32 	%rd8490, %r5592, %r5565;
	mul.wide.u32 	%rd8491, %r5591, %r5569;
	mul.wide.u32 	%rd8492, %r5596, %r5557;
	mul.wide.u32 	%rd8493, %r5595, %r5561;
	mul.wide.u32 	%rd8494, %r5594, %r5565;
	mul.wide.u32 	%rd8495, %r5593, %r5569;
	mul.wide.u32 	%rd8496, %r5596, %r5565;
	mul.wide.u32 	%rd8497, %r5595, %r5569;
	mul.lo.s32 	%r5597, %r5475, 38;
	mul.lo.s32 	%r5598, %r5479, 38;
	mul.lo.s32 	%r5599, %r5483, 38;
	mul.lo.s32 	%r5600, %r5487, 38;
	mul.wide.u32 	%rd8498, %r5600, %r5530;
	mul.wide.u32 	%rd8499, %r5595, %r5537;
	mul.wide.u32 	%rd8500, %r5599, %r5544;
	mul.wide.u32 	%rd8501, %r5593, %r5549;
	mul.wide.u32 	%rd8502, %r5598, %r5553;
	mul.wide.u32 	%rd8503, %r5591, %r5557;
	mul.wide.u32 	%rd8504, %r5597, %r5561;
	mul.wide.u32 	%rd8505, %r5589, %r5565;
	mul.wide.u32 	%rd8506, %r5588, %r5569;
	add.s64 	%rd8507, %rd8503, %rd8453;
	add.s64 	%rd8508, %rd8507, %rd8502;
	add.s64 	%rd8509, %rd8508, %rd8506;
	add.s64 	%rd8510, %rd8509, %rd8505;
	add.s64 	%rd8511, %rd8510, %rd8498;
	add.s64 	%rd8512, %rd8511, %rd8504;
	add.s64 	%rd8513, %rd8512, %rd8501;
	add.s64 	%rd8514, %rd8513, %rd8500;
	add.s64 	%rd8515, %rd8514, %rd8499;
	mul.wide.u32 	%rd8516, %r5600, %r5544;
	mul.wide.u32 	%rd8517, %r5595, %r5549;
	mul.wide.u32 	%rd8518, %r5599, %r5553;
	mul.wide.u32 	%rd8519, %r5593, %r5557;
	mul.wide.u32 	%rd8520, %r5598, %r5561;
	mul.wide.u32 	%rd8521, %r5591, %r5565;
	mul.wide.u32 	%rd8522, %r5597, %r5569;
	mul.wide.u32 	%rd8523, %r5600, %r5553;
	mul.wide.u32 	%rd8524, %r5595, %r5557;
	mul.wide.u32 	%rd8525, %r5599, %r5561;
	mul.wide.u32 	%rd8526, %r5593, %r5565;
	mul.wide.u32 	%rd8527, %r5598, %r5569;
	mul.wide.u32 	%rd8528, %r5600, %r5561;
	mul.wide.u32 	%rd8529, %r5595, %r5565;
	mul.wide.u32 	%rd8530, %r5599, %r5569;
	mul.wide.u32 	%rd8531, %r5600, %r5569;
	and.b64  	%rd8532, %rd8515, 67108863;
	shr.u64 	%rd8533, %rd8515, 26;
	add.s64 	%rd8534, %rd8483, %rd8423;
	add.s64 	%rd8535, %rd8534, %rd8482;
	add.s64 	%rd8536, %rd8535, %rd8424;
	add.s64 	%rd8537, %rd8536, %rd8485;
	add.s64 	%rd8538, %rd8537, %rd8478;
	add.s64 	%rd8539, %rd8538, %rd8484;
	add.s64 	%rd8540, %rd8539, %rd8481;
	add.s64 	%rd8541, %rd8540, %rd8480;
	add.s64 	%rd8542, %rd8541, %rd8479;
	add.s64 	%rd8543, %rd8542, %rd8533;
	cvt.u32.u64 	%r5601, %rd8543;
	and.b32  	%r5602, %r5601, 33554431;
	shr.u64 	%rd8544, %rd8543, 25;
	add.s64 	%rd8545, %rd8521, %rd8454;
	add.s64 	%rd8546, %rd8545, %rd8520;
	add.s64 	%rd8547, %rd8546, %rd8456;
	add.s64 	%rd8548, %rd8547, %rd8455;
	add.s64 	%rd8549, %rd8548, %rd8516;
	add.s64 	%rd8550, %rd8549, %rd8522;
	add.s64 	%rd8551, %rd8550, %rd8519;
	add.s64 	%rd8552, %rd8551, %rd8518;
	add.s64 	%rd8553, %rd8552, %rd8517;
	add.s64 	%rd8554, %rd8553, %rd8544;
	cvt.u32.u64 	%r5603, %rd8554;
	and.b32  	%r5604, %r5603, 67108863;
	shr.u64 	%rd8555, %rd8554, 26;
	add.s64 	%rd8556, %rd8491, %rd8425;
	add.s64 	%rd8557, %rd8556, %rd8490;
	add.s64 	%rd8558, %rd8557, %rd8426;
	add.s64 	%rd8559, %rd8558, %rd8427;
	add.s64 	%rd8560, %rd8559, %rd8428;
	add.s64 	%rd8561, %rd8560, %rd8486;
	add.s64 	%rd8562, %rd8561, %rd8489;
	add.s64 	%rd8563, %rd8562, %rd8488;
	add.s64 	%rd8564, %rd8563, %rd8487;
	add.s64 	%rd8565, %rd8564, %rd8555;
	cvt.u32.u64 	%r5605, %rd8565;
	and.b32  	%r5606, %r5605, 33554431;
	shr.u64 	%rd8566, %rd8565, 25;
	add.s64 	%rd8567, %rd8461, %rd8457;
	add.s64 	%rd8568, %rd8567, %rd8527;
	add.s64 	%rd8569, %rd8568, %rd8459;
	add.s64 	%rd8570, %rd8569, %rd8458;
	add.s64 	%rd8571, %rd8570, %rd8460;
	add.s64 	%rd8572, %rd8571, %rd8523;
	add.s64 	%rd8573, %rd8572, %rd8526;
	add.s64 	%rd8574, %rd8573, %rd8525;
	add.s64 	%rd8575, %rd8574, %rd8524;
	add.s64 	%rd8576, %rd8575, %rd8566;
	cvt.u32.u64 	%r5607, %rd8576;
	and.b32  	%r5608, %r5607, 67108863;
	shr.u64 	%rd8577, %rd8576, 26;
	add.s64 	%rd8578, %rd8433, %rd8429;
	add.s64 	%rd8579, %rd8578, %rd8434;
	add.s64 	%rd8580, %rd8579, %rd8430;
	add.s64 	%rd8581, %rd8580, %rd8431;
	add.s64 	%rd8582, %rd8581, %rd8432;
	add.s64 	%rd8583, %rd8582, %rd8492;
	add.s64 	%rd8584, %rd8583, %rd8495;
	add.s64 	%rd8585, %rd8584, %rd8494;
	add.s64 	%rd8586, %rd8585, %rd8493;
	add.s64 	%rd8587, %rd8586, %rd8577;
	cvt.u32.u64 	%r5609, %rd8587;
	and.b32  	%r5610, %r5609, 33554431;
	shr.u64 	%rd8588, %rd8587, 25;
	add.s64 	%rd8589, %rd8466, %rd8462;
	add.s64 	%rd8590, %rd8589, %rd8467;
	add.s64 	%rd8591, %rd8590, %rd8464;
	add.s64 	%rd8592, %rd8591, %rd8463;
	add.s64 	%rd8593, %rd8592, %rd8465;
	add.s64 	%rd8594, %rd8593, %rd8528;
	add.s64 	%rd8595, %rd8594, %rd8468;
	add.s64 	%rd8596, %rd8595, %rd8530;
	add.s64 	%rd8597, %rd8596, %rd8529;
	add.s64 	%rd8598, %rd8597, %rd8588;
	cvt.u32.u64 	%r5611, %rd8598;
	and.b32  	%r5612, %r5611, 67108863;
	shr.u64 	%rd8599, %rd8598, 26;
	add.s64 	%rd8600, %rd8439, %rd8435;
	add.s64 	%rd8601, %rd8600, %rd8440;
	add.s64 	%rd8602, %rd8601, %rd8436;
	add.s64 	%rd8603, %rd8602, %rd8437;
	add.s64 	%rd8604, %rd8603, %rd8438;
	add.s64 	%rd8605, %rd8604, %rd8496;
	add.s64 	%rd8606, %rd8605, %rd8441;
	add.s64 	%rd8607, %rd8606, %rd8442;
	add.s64 	%rd8608, %rd8607, %rd8497;
	add.s64 	%rd8609, %rd8608, %rd8599;
	cvt.u32.u64 	%r5613, %rd8609;
	and.b32  	%r5614, %r5613, 33554431;
	shr.u64 	%rd8610, %rd8609, 25;
	add.s64 	%rd8611, %rd8473, %rd8469;
	add.s64 	%rd8612, %rd8611, %rd8474;
	add.s64 	%rd8613, %rd8612, %rd8471;
	add.s64 	%rd8614, %rd8613, %rd8470;
	add.s64 	%rd8615, %rd8614, %rd8472;
	add.s64 	%rd8616, %rd8615, %rd8531;
	add.s64 	%rd8617, %rd8616, %rd8475;
	add.s64 	%rd8618, %rd8617, %rd8477;
	add.s64 	%rd8619, %rd8618, %rd8476;
	add.s64 	%rd8620, %rd8619, %rd8610;
	cvt.u32.u64 	%r5615, %rd8620;
	and.b32  	%r5616, %r5615, 67108863;
	shr.u64 	%rd8621, %rd8620, 26;
	add.s64 	%rd8622, %rd8447, %rd8443;
	add.s64 	%rd8623, %rd8622, %rd8448;
	add.s64 	%rd8624, %rd8623, %rd8444;
	add.s64 	%rd8625, %rd8624, %rd8445;
	add.s64 	%rd8626, %rd8625, %rd8452;
	add.s64 	%rd8627, %rd8626, %rd8446;
	add.s64 	%rd8628, %rd8627, %rd8449;
	add.s64 	%rd8629, %rd8628, %rd8450;
	add.s64 	%rd8630, %rd8629, %rd8451;
	add.s64 	%rd8631, %rd8630, %rd8621;
	cvt.u32.u64 	%r5617, %rd8631;
	and.b32  	%r5618, %r5617, 33554431;
	shr.u64 	%rd8632, %rd8631, 25;
	and.b64  	%rd8633, %rd8632, 4294967295;
	mul.lo.s64 	%rd8634, %rd8633, 19;
	add.s64 	%rd8635, %rd8634, %rd8532;
	cvt.u32.u64 	%r5619, %rd8635;
	and.b32  	%r5620, %r5619, 67108863;
	shr.u64 	%rd8636, %rd8635, 26;
	cvt.u32.u64 	%r5621, %rd8636;
	add.s32 	%r5622, %r5602, %r5621;
	mul.wide.u32 	%rd8637, %r5470, %r5571;
	mul.wide.u32 	%rd8638, %r5472, %r5570;
	mul.wide.u32 	%rd8639, %r5470, %r5573;
	mul.wide.u32 	%rd8640, %r5472, %r5572;
	mul.wide.u32 	%rd8641, %r5474, %r5571;
	mul.wide.u32 	%rd8642, %r5476, %r5570;
	mul.wide.u32 	%rd8643, %r5470, %r5575;
	mul.wide.u32 	%rd8644, %r5472, %r5574;
	mul.wide.u32 	%rd8645, %r5474, %r5573;
	mul.wide.u32 	%rd8646, %r5476, %r5572;
	mul.wide.u32 	%rd8647, %r5478, %r5571;
	mul.wide.u32 	%rd8648, %r5480, %r5570;
	mul.wide.u32 	%rd8649, %r5470, %r5577;
	mul.wide.u32 	%rd8650, %r5472, %r5576;
	mul.wide.u32 	%rd8651, %r5474, %r5575;
	mul.wide.u32 	%rd8652, %r5476, %r5574;
	mul.wide.u32 	%rd8653, %r5478, %r5573;
	mul.wide.u32 	%rd8654, %r5480, %r5572;
	mul.wide.u32 	%rd8655, %r5482, %r5571;
	mul.wide.u32 	%rd8656, %r5484, %r5570;
	mul.wide.u32 	%rd8657, %r5470, %r5579;
	mul.wide.u32 	%rd8658, %r5472, %r5578;
	mul.wide.u32 	%rd8659, %r5474, %r5577;
	mul.wide.u32 	%rd8660, %r5476, %r5576;
	mul.wide.u32 	%rd8661, %r5478, %r5575;
	mul.wide.u32 	%rd8662, %r5480, %r5574;
	mul.wide.u32 	%rd8663, %r5482, %r5573;
	mul.wide.u32 	%rd8664, %r5484, %r5572;
	mul.wide.u32 	%rd8665, %r5486, %r5571;
	mul.wide.u32 	%rd8666, %r5488, %r5570;
	shl.b32 	%r5623, %r5374, 1;
	and.b32  	%r5624, %r5623, 67108862;
	shl.b32 	%r5625, %r5380, 1;
	and.b32  	%r5626, %r5625, 67108862;
	shl.b32 	%r5627, %r5389, 1;
	and.b32  	%r5628, %r5627, 67108862;
	shl.b32 	%r5629, %r5395, 1;
	and.b32  	%r5630, %r5629, 67108862;
	mul.wide.u32 	%rd8667, %r5470, %r5570;
	mul.wide.u32 	%rd8668, %r5470, %r5572;
	mul.wide.u32 	%rd8669, %r5624, %r5571;
	mul.wide.u32 	%rd8670, %r5474, %r5570;
	mul.wide.u32 	%rd8671, %r5470, %r5574;
	mul.wide.u32 	%rd8672, %r5624, %r5573;
	mul.wide.u32 	%rd8673, %r5474, %r5572;
	mul.wide.u32 	%rd8674, %r5626, %r5571;
	mul.wide.u32 	%rd8675, %r5478, %r5570;
	mul.wide.u32 	%rd8676, %r5470, %r5576;
	mul.wide.u32 	%rd8677, %r5624, %r5575;
	mul.wide.u32 	%rd8678, %r5474, %r5574;
	mul.wide.u32 	%rd8679, %r5626, %r5573;
	mul.wide.u32 	%rd8680, %r5478, %r5572;
	mul.wide.u32 	%rd8681, %r5628, %r5571;
	mul.wide.u32 	%rd8682, %r5482, %r5570;
	mul.wide.u32 	%rd8683, %r5470, %r5578;
	mul.wide.u32 	%rd8684, %r5624, %r5577;
	mul.wide.u32 	%rd8685, %r5474, %r5576;
	mul.wide.u32 	%rd8686, %r5626, %r5575;
	mul.wide.u32 	%rd8687, %r5478, %r5574;
	mul.wide.u32 	%rd8688, %r5628, %r5573;
	mul.wide.u32 	%rd8689, %r5482, %r5572;
	mul.wide.u32 	%rd8690, %r5630, %r5571;
	mul.wide.u32 	%rd8691, %r5486, %r5570;
	mul.lo.s32 	%r5631, %r5472, 38;
	mul.lo.s32 	%r5632, %r5474, 19;
	mul.lo.s32 	%r5633, %r5476, 19;
	mul.lo.s32 	%r5634, %r5478, 19;
	mul.lo.s32 	%r5635, %r5480, 19;
	mul.lo.s32 	%r5636, %r5482, 19;
	mul.lo.s32 	%r5637, %r5484, 19;
	mul.lo.s32 	%r5638, %r5486, 19;
	mul.lo.s32 	%r5639, %r5488, 19;
	mul.wide.u32 	%rd8692, %r5639, %r5572;
	mul.wide.u32 	%rd8693, %r5638, %r5573;
	mul.wide.u32 	%rd8694, %r5637, %r5574;
	mul.wide.u32 	%rd8695, %r5636, %r5575;
	mul.wide.u32 	%rd8696, %r5635, %r5576;
	mul.wide.u32 	%rd8697, %r5634, %r5577;
	mul.wide.u32 	%rd8698, %r5633, %r5578;
	mul.wide.u32 	%rd8699, %r5632, %r5579;
	mul.wide.u32 	%rd8700, %r5639, %r5574;
	mul.wide.u32 	%rd8701, %r5638, %r5575;
	mul.wide.u32 	%rd8702, %r5637, %r5576;
	mul.wide.u32 	%rd8703, %r5636, %r5577;
	mul.wide.u32 	%rd8704, %r5635, %r5578;
	mul.wide.u32 	%rd8705, %r5634, %r5579;
	mul.wide.u32 	%rd8706, %r5639, %r5576;
	mul.wide.u32 	%rd8707, %r5638, %r5577;
	mul.wide.u32 	%rd8708, %r5637, %r5578;
	mul.wide.u32 	%rd8709, %r5636, %r5579;
	mul.wide.u32 	%rd8710, %r5639, %r5578;
	mul.wide.u32 	%rd8711, %r5638, %r5579;
	mul.lo.s32 	%r5640, %r5476, 38;
	mul.lo.s32 	%r5641, %r5480, 38;
	mul.lo.s32 	%r5642, %r5484, 38;
	mul.lo.s32 	%r5643, %r5488, 38;
	mul.wide.u32 	%rd8712, %r5643, %r5571;
	mul.wide.u32 	%rd8713, %r5638, %r5572;
	mul.wide.u32 	%rd8714, %r5642, %r5573;
	mul.wide.u32 	%rd8715, %r5636, %r5574;
	mul.wide.u32 	%rd8716, %r5641, %r5575;
	mul.wide.u32 	%rd8717, %r5634, %r5576;
	mul.wide.u32 	%rd8718, %r5640, %r5577;
	mul.wide.u32 	%rd8719, %r5632, %r5578;
	mul.wide.u32 	%rd8720, %r5631, %r5579;
	add.s64 	%rd8721, %rd8717, %rd8667;
	add.s64 	%rd8722, %rd8721, %rd8716;
	add.s64 	%rd8723, %rd8722, %rd8720;
	add.s64 	%rd8724, %rd8723, %rd8719;
	add.s64 	%rd8725, %rd8724, %rd8712;
	add.s64 	%rd8726, %rd8725, %rd8718;
	add.s64 	%rd8727, %rd8726, %rd8715;
	add.s64 	%rd8728, %rd8727, %rd8714;
	add.s64 	%rd8729, %rd8728, %rd8713;
	mul.wide.u32 	%rd8730, %r5643, %r5573;
	mul.wide.u32 	%rd8731, %r5638, %r5574;
	mul.wide.u32 	%rd8732, %r5642, %r5575;
	mul.wide.u32 	%rd8733, %r5636, %r5576;
	mul.wide.u32 	%rd8734, %r5641, %r5577;
	mul.wide.u32 	%rd8735, %r5634, %r5578;
	mul.wide.u32 	%rd8736, %r5640, %r5579;
	mul.wide.u32 	%rd8737, %r5643, %r5575;
	mul.wide.u32 	%rd8738, %r5638, %r5576;
	mul.wide.u32 	%rd8739, %r5642, %r5577;
	mul.wide.u32 	%rd8740, %r5636, %r5578;
	mul.wide.u32 	%rd8741, %r5641, %r5579;
	mul.wide.u32 	%rd8742, %r5643, %r5577;
	mul.wide.u32 	%rd8743, %r5638, %r5578;
	mul.wide.u32 	%rd8744, %r5642, %r5579;
	mul.wide.u32 	%rd8745, %r5643, %r5579;
	and.b64  	%rd8746, %rd8729, 67108863;
	shr.u64 	%rd8747, %rd8729, 26;
	add.s64 	%rd8748, %rd8697, %rd8637;
	add.s64 	%rd8749, %rd8748, %rd8696;
	add.s64 	%rd8750, %rd8749, %rd8638;
	add.s64 	%rd8751, %rd8750, %rd8699;
	add.s64 	%rd8752, %rd8751, %rd8692;
	add.s64 	%rd8753, %rd8752, %rd8698;
	add.s64 	%rd8754, %rd8753, %rd8695;
	add.s64 	%rd8755, %rd8754, %rd8694;
	add.s64 	%rd8756, %rd8755, %rd8693;
	add.s64 	%rd8757, %rd8756, %rd8747;
	cvt.u32.u64 	%r5644, %rd8757;
	and.b32  	%r5645, %r5644, 33554431;
	shr.u64 	%rd8758, %rd8757, 25;
	add.s64 	%rd8759, %rd8735, %rd8668;
	add.s64 	%rd8760, %rd8759, %rd8734;
	add.s64 	%rd8761, %rd8760, %rd8670;
	add.s64 	%rd8762, %rd8761, %rd8669;
	add.s64 	%rd8763, %rd8762, %rd8730;
	add.s64 	%rd8764, %rd8763, %rd8736;
	add.s64 	%rd8765, %rd8764, %rd8733;
	add.s64 	%rd8766, %rd8765, %rd8732;
	add.s64 	%rd8767, %rd8766, %rd8731;
	add.s64 	%rd8768, %rd8767, %rd8758;
	cvt.u32.u64 	%r5646, %rd8768;
	and.b32  	%r5647, %r5646, 67108863;
	shr.u64 	%rd8769, %rd8768, 26;
	add.s64 	%rd8770, %rd8705, %rd8639;
	add.s64 	%rd8771, %rd8770, %rd8704;
	add.s64 	%rd8772, %rd8771, %rd8640;
	add.s64 	%rd8773, %rd8772, %rd8641;
	add.s64 	%rd8774, %rd8773, %rd8642;
	add.s64 	%rd8775, %rd8774, %rd8700;
	add.s64 	%rd8776, %rd8775, %rd8703;
	add.s64 	%rd8777, %rd8776, %rd8702;
	add.s64 	%rd8778, %rd8777, %rd8701;
	add.s64 	%rd8779, %rd8778, %rd8769;
	cvt.u32.u64 	%r5648, %rd8779;
	and.b32  	%r5649, %r5648, 33554431;
	shr.u64 	%rd8780, %rd8779, 25;
	add.s64 	%rd8781, %rd8675, %rd8671;
	add.s64 	%rd8782, %rd8781, %rd8741;
	add.s64 	%rd8783, %rd8782, %rd8673;
	add.s64 	%rd8784, %rd8783, %rd8672;
	add.s64 	%rd8785, %rd8784, %rd8674;
	add.s64 	%rd8786, %rd8785, %rd8737;
	add.s64 	%rd8787, %rd8786, %rd8740;
	add.s64 	%rd8788, %rd8787, %rd8739;
	add.s64 	%rd8789, %rd8788, %rd8738;
	add.s64 	%rd8790, %rd8789, %rd8780;
	cvt.u32.u64 	%r5650, %rd8790;
	and.b32  	%r5651, %r5650, 67108863;
	shr.u64 	%rd8791, %rd8790, 26;
	add.s64 	%rd8792, %rd8647, %rd8643;
	add.s64 	%rd8793, %rd8792, %rd8648;
	add.s64 	%rd8794, %rd8793, %rd8644;
	add.s64 	%rd8795, %rd8794, %rd8645;
	add.s64 	%rd8796, %rd8795, %rd8646;
	add.s64 	%rd8797, %rd8796, %rd8706;
	add.s64 	%rd8798, %rd8797, %rd8709;
	add.s64 	%rd8799, %rd8798, %rd8708;
	add.s64 	%rd8800, %rd8799, %rd8707;
	add.s64 	%rd8801, %rd8800, %rd8791;
	cvt.u32.u64 	%r5652, %rd8801;
	and.b32  	%r5653, %r5652, 33554431;
	shr.u64 	%rd8802, %rd8801, 25;
	add.s64 	%rd8803, %rd8680, %rd8676;
	add.s64 	%rd8804, %rd8803, %rd8681;
	add.s64 	%rd8805, %rd8804, %rd8678;
	add.s64 	%rd8806, %rd8805, %rd8677;
	add.s64 	%rd8807, %rd8806, %rd8679;
	add.s64 	%rd8808, %rd8807, %rd8742;
	add.s64 	%rd8809, %rd8808, %rd8682;
	add.s64 	%rd8810, %rd8809, %rd8744;
	add.s64 	%rd8811, %rd8810, %rd8743;
	add.s64 	%rd8812, %rd8811, %rd8802;
	cvt.u32.u64 	%r5654, %rd8812;
	and.b32  	%r5655, %r5654, 67108863;
	shr.u64 	%rd8813, %rd8812, 26;
	add.s64 	%rd8814, %rd8653, %rd8649;
	add.s64 	%rd8815, %rd8814, %rd8654;
	add.s64 	%rd8816, %rd8815, %rd8650;
	add.s64 	%rd8817, %rd8816, %rd8651;
	add.s64 	%rd8818, %rd8817, %rd8652;
	add.s64 	%rd8819, %rd8818, %rd8710;
	add.s64 	%rd8820, %rd8819, %rd8655;
	add.s64 	%rd8821, %rd8820, %rd8656;
	add.s64 	%rd8822, %rd8821, %rd8711;
	add.s64 	%rd8823, %rd8822, %rd8813;
	cvt.u32.u64 	%r5656, %rd8823;
	and.b32  	%r5657, %r5656, 33554431;
	shr.u64 	%rd8824, %rd8823, 25;
	add.s64 	%rd8825, %rd8687, %rd8683;
	add.s64 	%rd8826, %rd8825, %rd8688;
	add.s64 	%rd8827, %rd8826, %rd8685;
	add.s64 	%rd8828, %rd8827, %rd8684;
	add.s64 	%rd8829, %rd8828, %rd8686;
	add.s64 	%rd8830, %rd8829, %rd8745;
	add.s64 	%rd8831, %rd8830, %rd8689;
	add.s64 	%rd8832, %rd8831, %rd8691;
	add.s64 	%rd8833, %rd8832, %rd8690;
	add.s64 	%rd8834, %rd8833, %rd8824;
	cvt.u32.u64 	%r5658, %rd8834;
	and.b32  	%r5659, %r5658, 67108863;
	shr.u64 	%rd8835, %rd8834, 26;
	add.s64 	%rd8836, %rd8661, %rd8657;
	add.s64 	%rd8837, %rd8836, %rd8662;
	add.s64 	%rd8838, %rd8837, %rd8658;
	add.s64 	%rd8839, %rd8838, %rd8659;
	add.s64 	%rd8840, %rd8839, %rd8666;
	add.s64 	%rd8841, %rd8840, %rd8660;
	add.s64 	%rd8842, %rd8841, %rd8663;
	add.s64 	%rd8843, %rd8842, %rd8664;
	add.s64 	%rd8844, %rd8843, %rd8665;
	add.s64 	%rd8845, %rd8844, %rd8835;
	cvt.u32.u64 	%r5660, %rd8845;
	and.b32  	%r5661, %r5660, 33554431;
	shr.u64 	%rd8846, %rd8845, 25;
	and.b64  	%rd8847, %rd8846, 4294967295;
	mul.lo.s64 	%rd8848, %rd8847, 19;
	add.s64 	%rd8849, %rd8848, %rd8746;
	cvt.u32.u64 	%r5662, %rd8849;
	and.b32  	%r5663, %r5662, 67108863;
	shr.u64 	%rd8850, %rd8849, 26;
	cvt.u32.u64 	%r5664, %rd8850;
	add.s32 	%r5665, %r5645, %r5664;
	add.s32 	%r5666, %r5663, %r5620;
	add.s32 	%r5667, %r5665, %r5622;
	add.s32 	%r5668, %r5604, %r5647;
	add.s32 	%r5669, %r5606, %r5649;
	add.s32 	%r5670, %r5608, %r5651;
	add.s32 	%r5671, %r5610, %r5653;
	add.s32 	%r5672, %r5612, %r5655;
	add.s32 	%r5673, %r5614, %r5657;
	add.s32 	%r5674, %r5616, %r5659;
	add.s32 	%r5675, %r5618, %r5661;
	add.s32 	%r5676, %r5663, 134217690;
	sub.s32 	%r5677, %r5676, %r5620;
	shr.u32 	%r5678, %r5677, 26;
	and.b32  	%r5679, %r5677, 67108863;
	add.s32 	%r5680, %r5665, 67108862;
	sub.s32 	%r5681, %r5680, %r5622;
	add.s32 	%r5682, %r5681, %r5678;
	shr.u32 	%r5683, %r5682, 25;
	and.b32  	%r5684, %r5682, 33554431;
	add.s32 	%r5685, %r5647, 134217726;
	sub.s32 	%r5686, %r5685, %r5604;
	add.s32 	%r5687, %r5686, %r5683;
	shr.u32 	%r5688, %r5687, 26;
	and.b32  	%r5689, %r5687, 67108863;
	add.s32 	%r5690, %r5649, 67108862;
	sub.s32 	%r5691, %r5690, %r5606;
	add.s32 	%r5692, %r5691, %r5688;
	shr.u32 	%r5693, %r5692, 25;
	and.b32  	%r5694, %r5692, 33554431;
	add.s32 	%r5695, %r5651, 134217726;
	sub.s32 	%r5696, %r5695, %r5608;
	add.s32 	%r5697, %r5696, %r5693;
	add.s32 	%r5698, %r5653, 67108862;
	sub.s32 	%r5699, %r5698, %r5610;
	add.s32 	%r5700, %r5655, 134217726;
	sub.s32 	%r5701, %r5700, %r5612;
	add.s32 	%r5702, %r5657, 67108862;
	sub.s32 	%r5703, %r5702, %r5614;
	add.s32 	%r5704, %r5659, 134217726;
	sub.s32 	%r5705, %r5704, %r5616;
	add.s32 	%r5706, %r5661, 67108862;
	sub.s32 	%r5707, %r5706, %r5618;
	add.s64 	%rd8851, %rd89, %rd79;
	mul.lo.s64 	%rd8852, %rd8421, %rd8851;
	cvt.u64.u32 	%rd8853, %r5518;
	and.b64  	%rd8854, %rd88, 67108863;
	mul.lo.s64 	%rd8855, %rd8854, %rd8853;
	and.b64  	%rd8856, %rd81, 33554431;
	mul.lo.s64 	%rd8857, %rd8421, %rd8856;
	and.b64  	%rd8858, %rd80, 67108863;
	mul.lo.s64 	%rd8859, %rd8858, %rd8853;
	and.b64  	%rd8860, %rd8339, 67108863;
	mul.lo.s64 	%rd8861, %rd8851, %rd8860;
	and.b64  	%rd8862, %rd8350, 33554431;
	mul.lo.s64 	%rd8863, %rd8854, %rd8862;
	and.b64  	%rd8864, %rd83, 33554431;
	mul.lo.s64 	%rd8865, %rd8421, %rd8864;
	and.b64  	%rd8866, %rd82, 67108863;
	mul.lo.s64 	%rd8867, %rd8866, %rd8853;
	mul.lo.s64 	%rd8868, %rd8856, %rd8860;
	mul.lo.s64 	%rd8869, %rd8858, %rd8862;
	and.b64  	%rd8870, %rd8361, 67108863;
	mul.lo.s64 	%rd8871, %rd8851, %rd8870;
	and.b64  	%rd8872, %rd8372, 33554431;
	mul.lo.s64 	%rd8873, %rd8854, %rd8872;
	and.b64  	%rd8874, %rd85, 33554431;
	mul.lo.s64 	%rd8875, %rd8421, %rd8874;
	and.b64  	%rd8876, %rd84, 67108863;
	mul.lo.s64 	%rd8877, %rd8876, %rd8853;
	mul.lo.s64 	%rd8878, %rd8864, %rd8860;
	mul.lo.s64 	%rd8879, %rd8866, %rd8862;
	mul.lo.s64 	%rd8880, %rd8856, %rd8870;
	mul.lo.s64 	%rd8881, %rd8858, %rd8872;
	and.b64  	%rd8882, %rd8383, 67108863;
	mul.lo.s64 	%rd8883, %rd8851, %rd8882;
	and.b64  	%rd8884, %rd8394, 33554431;
	mul.lo.s64 	%rd8885, %rd8854, %rd8884;
	and.b64  	%rd8886, %rd87, 33554431;
	mul.lo.s64 	%rd8887, %rd8421, %rd8886;
	and.b64  	%rd8888, %rd86, 67108863;
	mul.lo.s64 	%rd8889, %rd8888, %rd8853;
	mul.lo.s64 	%rd8890, %rd8874, %rd8860;
	mul.lo.s64 	%rd8891, %rd8876, %rd8862;
	mul.lo.s64 	%rd8892, %rd8864, %rd8870;
	mul.lo.s64 	%rd8893, %rd8866, %rd8872;
	mul.lo.s64 	%rd8894, %rd8856, %rd8882;
	mul.lo.s64 	%rd8895, %rd8858, %rd8884;
	and.b64  	%rd8896, %rd8405, 67108863;
	mul.lo.s64 	%rd8897, %rd8851, %rd8896;
	and.b64  	%rd8898, %rd8416, 33554431;
	mul.lo.s64 	%rd8899, %rd8854, %rd8898;
	shl.b32 	%r5708, %r5518, 1;
	shl.b32 	%r5709, %r5503, 1;
	and.b32  	%r5710, %r5709, 67108862;
	shl.b32 	%r5711, %r5507, 1;
	and.b32  	%r5712, %r5711, 67108862;
	shl.b32 	%r5713, %r5511, 1;
	and.b32  	%r5714, %r5713, 67108862;
	mul.lo.s64 	%rd8900, %rd8421, %rd8854;
	mul.lo.s64 	%rd8901, %rd8421, %rd8858;
	cvt.u64.u32 	%rd8902, %r5708;
	mul.lo.s64 	%rd8903, %rd8851, %rd8902;
	mul.lo.s64 	%rd8904, %rd8854, %rd8860;
	mul.lo.s64 	%rd8905, %rd8421, %rd8866;
	mul.lo.s64 	%rd8906, %rd8856, %rd8902;
	mul.lo.s64 	%rd8907, %rd8858, %rd8860;
	cvt.u64.u32 	%rd8908, %r5710;
	mul.lo.s64 	%rd8909, %rd8851, %rd8908;
	mul.lo.s64 	%rd8910, %rd8854, %rd8870;
	mul.lo.s64 	%rd8911, %rd8421, %rd8876;
	mul.lo.s64 	%rd8912, %rd8864, %rd8902;
	mul.lo.s64 	%rd8913, %rd8866, %rd8860;
	mul.lo.s64 	%rd8914, %rd8856, %rd8908;
	mul.lo.s64 	%rd8915, %rd8858, %rd8870;
	cvt.u64.u32 	%rd8916, %r5712;
	mul.lo.s64 	%rd8917, %rd8851, %rd8916;
	mul.lo.s64 	%rd8918, %rd8854, %rd8882;
	mul.lo.s64 	%rd8919, %rd8421, %rd8888;
	mul.lo.s64 	%rd8920, %rd8874, %rd8902;
	mul.lo.s64 	%rd8921, %rd8876, %rd8860;
	mul.lo.s64 	%rd8922, %rd8864, %rd8908;
	mul.lo.s64 	%rd8923, %rd8866, %rd8870;
	mul.lo.s64 	%rd8924, %rd8856, %rd8916;
	mul.lo.s64 	%rd8925, %rd8858, %rd8882;
	cvt.u64.u32 	%rd8926, %r5714;
	mul.lo.s64 	%rd8927, %rd8851, %rd8926;
	mul.lo.s64 	%rd8928, %rd8854, %rd8896;
	mul.lo.s32 	%r5715, %r5518, 38;
	mul.lo.s32 	%r5716, %r5502, 19;
	mul.lo.s32 	%r5717, %r5504, 19;
	mul.lo.s32 	%r5718, %r5506, 19;
	mul.lo.s32 	%r5719, %r5508, 19;
	mul.lo.s32 	%r5720, %r5510, 19;
	mul.lo.s32 	%r5721, %r5512, 19;
	mul.lo.s32 	%r5722, %r5514, 19;
	mul.lo.s32 	%r5723, %r5516, 19;
	cvt.u64.u32 	%rd8929, %r5723;
	mul.lo.s64 	%rd8930, %rd8858, %rd8929;
	cvt.u64.u32 	%rd8931, %r5722;
	mul.lo.s64 	%rd8932, %rd8856, %rd8931;
	cvt.u64.u32 	%rd8933, %r5721;
	mul.lo.s64 	%rd8934, %rd8866, %rd8933;
	cvt.u64.u32 	%rd8935, %r5720;
	mul.lo.s64 	%rd8936, %rd8864, %rd8935;
	cvt.u64.u32 	%rd8937, %r5719;
	mul.lo.s64 	%rd8938, %rd8876, %rd8937;
	cvt.u64.u32 	%rd8939, %r5718;
	mul.lo.s64 	%rd8940, %rd8874, %rd8939;
	cvt.u64.u32 	%rd8941, %r5717;
	mul.lo.s64 	%rd8942, %rd8888, %rd8941;
	cvt.u64.u32 	%rd8943, %r5716;
	mul.lo.s64 	%rd8944, %rd8886, %rd8943;
	mul.lo.s64 	%rd8945, %rd8866, %rd8929;
	mul.lo.s64 	%rd8946, %rd8864, %rd8931;
	mul.lo.s64 	%rd8947, %rd8876, %rd8933;
	mul.lo.s64 	%rd8948, %rd8874, %rd8935;
	mul.lo.s64 	%rd8949, %rd8888, %rd8937;
	mul.lo.s64 	%rd8950, %rd8886, %rd8939;
	mul.lo.s64 	%rd8951, %rd8876, %rd8929;
	mul.lo.s64 	%rd8952, %rd8874, %rd8931;
	mul.lo.s64 	%rd8953, %rd8888, %rd8933;
	mul.lo.s64 	%rd8954, %rd8886, %rd8935;
	mul.lo.s64 	%rd8955, %rd8888, %rd8929;
	mul.lo.s64 	%rd8956, %rd8886, %rd8931;
	mul.lo.s32 	%r5724, %r5504, 38;
	mul.lo.s32 	%r5725, %r5508, 38;
	mul.lo.s32 	%r5726, %r5512, 38;
	mul.lo.s32 	%r5727, %r5516, 38;
	cvt.u64.u32 	%rd8957, %r5727;
	mul.lo.s64 	%rd8958, %rd8851, %rd8957;
	mul.lo.s64 	%rd8959, %rd8858, %rd8931;
	cvt.u64.u32 	%rd8960, %r5726;
	mul.lo.s64 	%rd8961, %rd8856, %rd8960;
	mul.lo.s64 	%rd8962, %rd8866, %rd8935;
	cvt.u64.u32 	%rd8963, %r5725;
	mul.lo.s64 	%rd8964, %rd8864, %rd8963;
	mul.lo.s64 	%rd8965, %rd8876, %rd8939;
	cvt.u64.u32 	%rd8966, %r5724;
	mul.lo.s64 	%rd8967, %rd8874, %rd8966;
	mul.lo.s64 	%rd8968, %rd8888, %rd8943;
	cvt.u64.u32 	%rd8969, %r5715;
	mul.lo.s64 	%rd8970, %rd8886, %rd8969;
	add.s64 	%rd8971, %rd8967, %rd8968;
	add.s64 	%rd8972, %rd8971, %rd8965;
	add.s64 	%rd8973, %rd8972, %rd8964;
	add.s64 	%rd8974, %rd8973, %rd8962;
	add.s64 	%rd8975, %rd8974, %rd8961;
	add.s64 	%rd8976, %rd8975, %rd8959;
	add.s64 	%rd8977, %rd8976, %rd8958;
	add.s64 	%rd8978, %rd8977, %rd8900;
	add.s64 	%rd8979, %rd8978, %rd8970;
	mul.lo.s64 	%rd8980, %rd8856, %rd8957;
	mul.lo.s64 	%rd8981, %rd8866, %rd8931;
	mul.lo.s64 	%rd8982, %rd8864, %rd8960;
	mul.lo.s64 	%rd8983, %rd8876, %rd8935;
	mul.lo.s64 	%rd8984, %rd8874, %rd8963;
	mul.lo.s64 	%rd8985, %rd8888, %rd8939;
	mul.lo.s64 	%rd8986, %rd8886, %rd8966;
	mul.lo.s64 	%rd8987, %rd8864, %rd8957;
	mul.lo.s64 	%rd8988, %rd8876, %rd8931;
	mul.lo.s64 	%rd8989, %rd8874, %rd8960;
	mul.lo.s64 	%rd8990, %rd8888, %rd8935;
	mul.lo.s64 	%rd8991, %rd8886, %rd8963;
	mul.lo.s64 	%rd8992, %rd8874, %rd8957;
	mul.lo.s64 	%rd8993, %rd8888, %rd8931;
	mul.lo.s64 	%rd8994, %rd8886, %rd8960;
	mul.lo.s64 	%rd8995, %rd8886, %rd8957;
	and.b64  	%rd8996, %rd8979, 67108863;
	shr.u64 	%rd8997, %rd8979, 26;
	add.s64 	%rd8998, %rd8942, %rd8944;
	add.s64 	%rd8999, %rd8998, %rd8940;
	add.s64 	%rd9000, %rd8999, %rd8938;
	add.s64 	%rd9001, %rd9000, %rd8936;
	add.s64 	%rd9002, %rd9001, %rd8934;
	add.s64 	%rd9003, %rd9002, %rd8932;
	add.s64 	%rd9004, %rd9003, %rd8930;
	add.s64 	%rd9005, %rd9004, %rd8852;
	add.s64 	%rd9006, %rd9005, %rd8855;
	add.s64 	%rd9007, %rd9006, %rd8997;
	cvt.u32.u64 	%r5728, %rd9007;
	and.b32  	%r5729, %r5728, 33554431;
	shr.u64 	%rd9008, %rd9007, 25;
	add.s64 	%rd9009, %rd8986, %rd8904;
	add.s64 	%rd9010, %rd9009, %rd8985;
	add.s64 	%rd9011, %rd9010, %rd8984;
	add.s64 	%rd9012, %rd9011, %rd8983;
	add.s64 	%rd9013, %rd9012, %rd8982;
	add.s64 	%rd9014, %rd9013, %rd8981;
	add.s64 	%rd9015, %rd9014, %rd8980;
	add.s64 	%rd9016, %rd9015, %rd8901;
	add.s64 	%rd9017, %rd9016, %rd8903;
	add.s64 	%rd9018, %rd9017, %rd9008;
	cvt.u32.u64 	%r5730, %rd9018;
	and.b32  	%r5731, %r5730, 67108863;
	shr.u64 	%rd9019, %rd9018, 26;
	add.s64 	%rd9020, %rd8863, %rd8861;
	add.s64 	%rd9021, %rd9020, %rd8950;
	add.s64 	%rd9022, %rd9021, %rd8949;
	add.s64 	%rd9023, %rd9022, %rd8948;
	add.s64 	%rd9024, %rd9023, %rd8947;
	add.s64 	%rd9025, %rd9024, %rd8946;
	add.s64 	%rd9026, %rd9025, %rd8945;
	add.s64 	%rd9027, %rd9026, %rd8857;
	add.s64 	%rd9028, %rd9027, %rd8859;
	add.s64 	%rd9029, %rd9028, %rd9019;
	cvt.u32.u64 	%r5732, %rd9029;
	and.b32  	%r5733, %r5732, 33554431;
	shr.u64 	%rd9030, %rd9029, 25;
	add.s64 	%rd9031, %rd8909, %rd8907;
	add.s64 	%rd9032, %rd9031, %rd8910;
	add.s64 	%rd9033, %rd9032, %rd8991;
	add.s64 	%rd9034, %rd9033, %rd8990;
	add.s64 	%rd9035, %rd9034, %rd8989;
	add.s64 	%rd9036, %rd9035, %rd8988;
	add.s64 	%rd9037, %rd9036, %rd8987;
	add.s64 	%rd9038, %rd9037, %rd8905;
	add.s64 	%rd9039, %rd9038, %rd8906;
	add.s64 	%rd9040, %rd9039, %rd9030;
	cvt.u32.u64 	%r5734, %rd9040;
	and.b32  	%r5735, %r5734, 67108863;
	shr.u64 	%rd9041, %rd9040, 26;
	add.s64 	%rd9042, %rd8869, %rd8868;
	add.s64 	%rd9043, %rd9042, %rd8871;
	add.s64 	%rd9044, %rd9043, %rd8873;
	add.s64 	%rd9045, %rd9044, %rd8954;
	add.s64 	%rd9046, %rd9045, %rd8953;
	add.s64 	%rd9047, %rd9046, %rd8952;
	add.s64 	%rd9048, %rd9047, %rd8951;
	add.s64 	%rd9049, %rd9048, %rd8865;
	add.s64 	%rd9050, %rd9049, %rd8867;
	add.s64 	%rd9051, %rd9050, %rd9041;
	cvt.u32.u64 	%r5736, %rd9051;
	and.b32  	%r5737, %r5736, 33554431;
	shr.u64 	%rd9052, %rd9051, 25;
	add.s64 	%rd9053, %rd8914, %rd8913;
	add.s64 	%rd9054, %rd9053, %rd8915;
	add.s64 	%rd9055, %rd9054, %rd8917;
	add.s64 	%rd9056, %rd9055, %rd8918;
	add.s64 	%rd9057, %rd9056, %rd8994;
	add.s64 	%rd9058, %rd9057, %rd8993;
	add.s64 	%rd9059, %rd9058, %rd8992;
	add.s64 	%rd9060, %rd9059, %rd8911;
	add.s64 	%rd9061, %rd9060, %rd8912;
	add.s64 	%rd9062, %rd9061, %rd9052;
	cvt.u32.u64 	%r5738, %rd9062;
	and.b32  	%r5739, %r5738, 67108863;
	shr.u64 	%rd9063, %rd9062, 26;
	add.s64 	%rd9064, %rd8879, %rd8878;
	add.s64 	%rd9065, %rd9064, %rd8880;
	add.s64 	%rd9066, %rd9065, %rd8881;
	add.s64 	%rd9067, %rd9066, %rd8883;
	add.s64 	%rd9068, %rd9067, %rd8885;
	add.s64 	%rd9069, %rd9068, %rd8956;
	add.s64 	%rd9070, %rd9069, %rd8955;
	add.s64 	%rd9071, %rd9070, %rd8875;
	add.s64 	%rd9072, %rd9071, %rd8877;
	add.s64 	%rd9073, %rd9072, %rd9063;
	cvt.u32.u64 	%r5740, %rd9073;
	and.b32  	%r5741, %r5740, 33554431;
	shr.u64 	%rd9074, %rd9073, 25;
	add.s64 	%rd9075, %rd8922, %rd8921;
	add.s64 	%rd9076, %rd9075, %rd8923;
	add.s64 	%rd9077, %rd9076, %rd8924;
	add.s64 	%rd9078, %rd9077, %rd8925;
	add.s64 	%rd9079, %rd9078, %rd8927;
	add.s64 	%rd9080, %rd9079, %rd8928;
	add.s64 	%rd9081, %rd9080, %rd8995;
	add.s64 	%rd9082, %rd9081, %rd8919;
	add.s64 	%rd9083, %rd9082, %rd8920;
	add.s64 	%rd9084, %rd9083, %rd9074;
	cvt.u32.u64 	%r5742, %rd9084;
	and.b32  	%r5743, %r5742, 67108863;
	shr.u64 	%rd9085, %rd9084, 26;
	add.s64 	%rd9086, %rd8891, %rd8890;
	add.s64 	%rd9087, %rd9086, %rd8892;
	add.s64 	%rd9088, %rd9087, %rd8893;
	add.s64 	%rd9089, %rd9088, %rd8894;
	add.s64 	%rd9090, %rd9089, %rd8895;
	add.s64 	%rd9091, %rd9090, %rd8897;
	add.s64 	%rd9092, %rd9091, %rd8899;
	add.s64 	%rd9093, %rd9092, %rd8887;
	add.s64 	%rd9094, %rd9093, %rd8889;
	add.s64 	%rd9095, %rd9094, %rd9085;
	cvt.u32.u64 	%r5744, %rd9095;
	and.b32  	%r5745, %r5744, 33554431;
	shr.u64 	%rd9096, %rd9095, 25;
	and.b64  	%rd9097, %rd9096, 4294967295;
	mul.lo.s64 	%rd9098, %rd9097, 19;
	add.s64 	%rd9099, %rd9098, %rd8996;
	cvt.u32.u64 	%r5746, %rd9099;
	and.b32  	%r5747, %r5746, 67108863;
	shr.u64 	%rd9100, %rd9099, 26;
	cvt.u32.u64 	%r5748, %rd9100;
	add.s32 	%r5749, %r5729, %r5748;
	shl.b32 	%r5750, %r251, 1;
	and.b32  	%r5751, %r5750, 134217726;
	add.s32 	%r5752, %r242, %r252;
	shl.b32 	%r5753, %r5752, 1;
	shl.b32 	%r5754, %r243, 1;
	and.b32  	%r5755, %r5754, 134217726;
	shl.b32 	%r5756, %r244, 1;
	and.b32  	%r5757, %r5756, 67108862;
	shl.b32 	%r5758, %r245, 1;
	and.b32  	%r5759, %r5758, 134217726;
	shl.b32 	%r5760, %r246, 1;
	and.b32  	%r5761, %r5760, 67108862;
	shl.b32 	%r5762, %r247, 1;
	and.b32  	%r5763, %r5762, 134217726;
	shl.b32 	%r5764, %r248, 1;
	and.b32  	%r5765, %r5764, 67108862;
	shl.b32 	%r5766, %r249, 1;
	and.b32  	%r5767, %r5766, 134217726;
	shl.b32 	%r5768, %r250, 1;
	and.b32  	%r5769, %r5768, 67108862;
	add.s32 	%r5770, %r5747, %r5751;
	shr.u32 	%r5771, %r5770, 26;
	and.b32  	%r5772, %r5770, 67108863;
	add.s32 	%r5773, %r5749, %r5753;
	add.s32 	%r5774, %r5773, %r5771;
	shr.u32 	%r5775, %r5774, 25;
	and.b32  	%r5776, %r5774, 33554431;
	add.s32 	%r5777, %r5731, %r5755;
	add.s32 	%r5778, %r5777, %r5775;
	shr.u32 	%r5779, %r5778, 26;
	and.b32  	%r5780, %r5778, 67108863;
	add.s32 	%r5781, %r5733, %r5757;
	add.s32 	%r5782, %r5781, %r5779;
	shr.u32 	%r5783, %r5782, 25;
	and.b32  	%r5784, %r5782, 33554431;
	add.s32 	%r5785, %r5735, %r5759;
	add.s32 	%r5786, %r5785, %r5783;
	shr.u32 	%r5787, %r5786, 26;
	and.b32  	%r5788, %r5786, 67108863;
	add.s32 	%r5789, %r5737, %r5761;
	add.s32 	%r5790, %r5789, %r5787;
	shr.u32 	%r5791, %r5790, 25;
	and.b32  	%r5792, %r5790, 33554431;
	add.s32 	%r5793, %r5739, %r5763;
	add.s32 	%r5794, %r5793, %r5791;
	shr.u32 	%r5795, %r5794, 26;
	and.b32  	%r5796, %r5794, 67108863;
	add.s32 	%r5797, %r5741, %r5765;
	add.s32 	%r5798, %r5797, %r5795;
	shr.u32 	%r5799, %r5798, 25;
	and.b32  	%r5800, %r5798, 33554431;
	add.s32 	%r5801, %r5743, %r5767;
	add.s32 	%r5802, %r5801, %r5799;
	shr.u32 	%r5803, %r5802, 26;
	and.b32  	%r5804, %r5802, 67108863;
	add.s32 	%r5805, %r5745, %r5769;
	add.s32 	%r5806, %r5805, %r5803;
	shr.u32 	%r5807, %r5806, 25;
	and.b32  	%r5808, %r5806, 33554431;
	mad.lo.s32 	%r5809, %r5807, 19, %r5772;
	add.s32 	%r5810, %r5751, 268435380;
	sub.s32 	%r5811, %r5810, %r5747;
	shr.u32 	%r5812, %r5811, 26;
	and.b32  	%r5813, %r5811, 67108863;
	add.s32 	%r5814, %r5753, 134217724;
	sub.s32 	%r5815, %r5814, %r5749;
	add.s32 	%r5816, %r5815, %r5812;
	shr.u32 	%r5817, %r5816, 25;
	and.b32  	%r5818, %r5816, 33554431;
	add.s32 	%r5819, %r5755, 268435452;
	sub.s32 	%r5820, %r5819, %r5731;
	add.s32 	%r5821, %r5820, %r5817;
	shr.u32 	%r5822, %r5821, 26;
	and.b32  	%r5823, %r5821, 67108863;
	add.s32 	%r5824, %r5757, 134217724;
	sub.s32 	%r5825, %r5824, %r5733;
	add.s32 	%r5826, %r5825, %r5822;
	shr.u32 	%r5827, %r5826, 25;
	and.b32  	%r5828, %r5826, 33554431;
	add.s32 	%r5829, %r5759, 268435452;
	sub.s32 	%r5830, %r5829, %r5735;
	add.s32 	%r5831, %r5830, %r5827;
	shr.u32 	%r5832, %r5831, 26;
	and.b32  	%r5833, %r5831, 67108863;
	add.s32 	%r5834, %r5761, 134217724;
	sub.s32 	%r5835, %r5834, %r5737;
	add.s32 	%r5836, %r5835, %r5832;
	shr.u32 	%r5837, %r5836, 25;
	and.b32  	%r5838, %r5836, 33554431;
	add.s32 	%r5839, %r5763, 268435452;
	sub.s32 	%r5840, %r5839, %r5739;
	add.s32 	%r5841, %r5840, %r5837;
	shr.u32 	%r5842, %r5841, 26;
	and.b32  	%r5843, %r5841, 67108863;
	add.s32 	%r5844, %r5765, 134217724;
	sub.s32 	%r5845, %r5844, %r5741;
	add.s32 	%r5846, %r5845, %r5842;
	shr.u32 	%r5847, %r5846, 25;
	and.b32  	%r5848, %r5846, 33554431;
	add.s32 	%r5849, %r5767, 268435452;
	sub.s32 	%r5850, %r5849, %r5743;
	add.s32 	%r5851, %r5850, %r5847;
	shr.u32 	%r5852, %r5851, 26;
	and.b32  	%r5853, %r5851, 67108863;
	add.s32 	%r5854, %r5769, 134217724;
	sub.s32 	%r5855, %r5854, %r5745;
	add.s32 	%r5856, %r5855, %r5852;
	shr.u32 	%r5857, %r5856, 25;
	and.b32  	%r5858, %r5856, 33554431;
	mad.lo.s32 	%r5859, %r5857, 19, %r5813;
	mul.wide.u32 	%rd9101, %r5859, %r5684;
	mul.wide.u32 	%rd9102, %r5818, %r5679;
	mul.wide.u32 	%rd9103, %r5859, %r5694;
	mul.wide.u32 	%rd9104, %r5818, %r5689;
	mul.wide.u32 	%rd9105, %r5823, %r5684;
	mul.wide.u32 	%rd9106, %r5828, %r5679;
	mul.wide.u32 	%rd9107, %r5859, %r5699;
	mul.wide.u32 	%rd9108, %r5818, %r5697;
	mul.wide.u32 	%rd9109, %r5823, %r5694;
	mul.wide.u32 	%rd9110, %r5828, %r5689;
	mul.wide.u32 	%rd9111, %r5833, %r5684;
	mul.wide.u32 	%rd9112, %r5838, %r5679;
	mul.wide.u32 	%rd9113, %r5859, %r5703;
	mul.wide.u32 	%rd9114, %r5818, %r5701;
	mul.wide.u32 	%rd9115, %r5823, %r5699;
	mul.wide.u32 	%rd9116, %r5828, %r5697;
	mul.wide.u32 	%rd9117, %r5833, %r5694;
	mul.wide.u32 	%rd9118, %r5838, %r5689;
	mul.wide.u32 	%rd9119, %r5843, %r5684;
	mul.wide.u32 	%rd9120, %r5848, %r5679;
	mul.wide.u32 	%rd9121, %r5859, %r5707;
	mul.wide.u32 	%rd9122, %r5818, %r5705;
	mul.wide.u32 	%rd9123, %r5823, %r5703;
	mul.wide.u32 	%rd9124, %r5828, %r5701;
	mul.wide.u32 	%rd9125, %r5833, %r5699;
	mul.wide.u32 	%rd9126, %r5838, %r5697;
	mul.wide.u32 	%rd9127, %r5843, %r5694;
	mul.wide.u32 	%rd9128, %r5848, %r5689;
	mul.wide.u32 	%rd9129, %r5853, %r5684;
	mul.wide.u32 	%rd9130, %r5858, %r5679;
	shl.b32 	%r5860, %r5816, 1;
	and.b32  	%r5861, %r5860, 67108862;
	shl.b32 	%r5862, %r5826, 1;
	and.b32  	%r5863, %r5862, 67108862;
	shl.b32 	%r5864, %r5836, 1;
	and.b32  	%r5865, %r5864, 67108862;
	shl.b32 	%r5866, %r5846, 1;
	and.b32  	%r5867, %r5866, 67108862;
	mul.wide.u32 	%rd9131, %r5859, %r5679;
	mul.wide.u32 	%rd9132, %r5859, %r5689;
	mul.wide.u32 	%rd9133, %r5861, %r5684;
	mul.wide.u32 	%rd9134, %r5823, %r5679;
	mul.wide.u32 	%rd9135, %r5859, %r5697;
	mul.wide.u32 	%rd9136, %r5861, %r5694;
	mul.wide.u32 	%rd9137, %r5823, %r5689;
	mul.wide.u32 	%rd9138, %r5863, %r5684;
	mul.wide.u32 	%rd9139, %r5833, %r5679;
	mul.wide.u32 	%rd9140, %r5859, %r5701;
	mul.wide.u32 	%rd9141, %r5861, %r5699;
	mul.wide.u32 	%rd9142, %r5823, %r5697;
	mul.wide.u32 	%rd9143, %r5863, %r5694;
	mul.wide.u32 	%rd9144, %r5833, %r5689;
	mul.wide.u32 	%rd9145, %r5865, %r5684;
	mul.wide.u32 	%rd9146, %r5843, %r5679;
	mul.wide.u32 	%rd9147, %r5859, %r5705;
	mul.wide.u32 	%rd9148, %r5861, %r5703;
	mul.wide.u32 	%rd9149, %r5823, %r5701;
	mul.wide.u32 	%rd9150, %r5863, %r5699;
	mul.wide.u32 	%rd9151, %r5833, %r5697;
	mul.wide.u32 	%rd9152, %r5865, %r5694;
	mul.wide.u32 	%rd9153, %r5843, %r5689;
	mul.wide.u32 	%rd9154, %r5867, %r5684;
	mul.wide.u32 	%rd9155, %r5853, %r5679;
	mul.lo.s32 	%r5868, %r5818, 38;
	mul.lo.s32 	%r5869, %r5823, 19;
	mul.lo.s32 	%r5870, %r5828, 19;
	mul.lo.s32 	%r5871, %r5833, 19;
	mul.lo.s32 	%r5872, %r5838, 19;
	mul.lo.s32 	%r5873, %r5843, 19;
	mul.lo.s32 	%r5874, %r5848, 19;
	mul.lo.s32 	%r5875, %r5853, 19;
	mul.lo.s32 	%r5876, %r5858, 19;
	mul.wide.u32 	%rd9156, %r5876, %r5689;
	mul.wide.u32 	%rd9157, %r5875, %r5694;
	mul.wide.u32 	%rd9158, %r5874, %r5697;
	mul.wide.u32 	%rd9159, %r5873, %r5699;
	mul.wide.u32 	%rd9160, %r5872, %r5701;
	mul.wide.u32 	%rd9161, %r5871, %r5703;
	mul.wide.u32 	%rd9162, %r5870, %r5705;
	mul.wide.u32 	%rd9163, %r5869, %r5707;
	mul.wide.u32 	%rd9164, %r5876, %r5697;
	mul.wide.u32 	%rd9165, %r5875, %r5699;
	mul.wide.u32 	%rd9166, %r5874, %r5701;
	mul.wide.u32 	%rd9167, %r5873, %r5703;
	mul.wide.u32 	%rd9168, %r5872, %r5705;
	mul.wide.u32 	%rd9169, %r5871, %r5707;
	mul.wide.u32 	%rd9170, %r5876, %r5701;
	mul.wide.u32 	%rd9171, %r5875, %r5703;
	mul.wide.u32 	%rd9172, %r5874, %r5705;
	mul.wide.u32 	%rd9173, %r5873, %r5707;
	mul.wide.u32 	%rd9174, %r5876, %r5705;
	mul.wide.u32 	%rd9175, %r5875, %r5707;
	mul.lo.s32 	%r5877, %r5828, 38;
	mul.lo.s32 	%r5878, %r5838, 38;
	mul.lo.s32 	%r5879, %r5848, 38;
	mul.lo.s32 	%r5880, %r5858, 38;
	mul.wide.u32 	%rd9176, %r5880, %r5684;
	mul.wide.u32 	%rd9177, %r5875, %r5689;
	mul.wide.u32 	%rd9178, %r5879, %r5694;
	mul.wide.u32 	%rd9179, %r5873, %r5697;
	mul.wide.u32 	%rd9180, %r5878, %r5699;
	mul.wide.u32 	%rd9181, %r5871, %r5701;
	mul.wide.u32 	%rd9182, %r5877, %r5703;
	mul.wide.u32 	%rd9183, %r5869, %r5705;
	mul.wide.u32 	%rd9184, %r5868, %r5707;
	add.s64 	%rd9185, %rd9183, %rd9184;
	add.s64 	%rd9186, %rd9185, %rd9182;
	add.s64 	%rd9187, %rd9186, %rd9181;
	add.s64 	%rd9188, %rd9187, %rd9180;
	add.s64 	%rd9189, %rd9188, %rd9179;
	add.s64 	%rd9190, %rd9189, %rd9178;
	add.s64 	%rd9191, %rd9190, %rd9177;
	add.s64 	%rd9192, %rd9191, %rd9176;
	add.s64 	%rd9193, %rd9192, %rd9131;
	mul.wide.u32 	%rd9194, %r5880, %r5694;
	mul.wide.u32 	%rd9195, %r5875, %r5697;
	mul.wide.u32 	%rd9196, %r5879, %r5699;
	mul.wide.u32 	%rd9197, %r5873, %r5701;
	mul.wide.u32 	%rd9198, %r5878, %r5703;
	mul.wide.u32 	%rd9199, %r5871, %r5705;
	mul.wide.u32 	%rd9200, %r5877, %r5707;
	mul.wide.u32 	%rd9201, %r5880, %r5699;
	mul.wide.u32 	%rd9202, %r5875, %r5701;
	mul.wide.u32 	%rd9203, %r5879, %r5703;
	mul.wide.u32 	%rd9204, %r5873, %r5705;
	mul.wide.u32 	%rd9205, %r5878, %r5707;
	mul.wide.u32 	%rd9206, %r5880, %r5703;
	mul.wide.u32 	%rd9207, %r5875, %r5705;
	mul.wide.u32 	%rd9208, %r5879, %r5707;
	mul.wide.u32 	%rd9209, %r5880, %r5707;
	and.b64  	%rd9210, %rd9193, 67108863;
	shr.u64 	%rd9211, %rd9193, 26;
	add.s64 	%rd9212, %rd9163, %rd9102;
	add.s64 	%rd9213, %rd9212, %rd9162;
	add.s64 	%rd9214, %rd9213, %rd9161;
	add.s64 	%rd9215, %rd9214, %rd9160;
	add.s64 	%rd9216, %rd9215, %rd9159;
	add.s64 	%rd9217, %rd9216, %rd9158;
	add.s64 	%rd9218, %rd9217, %rd9157;
	add.s64 	%rd9219, %rd9218, %rd9156;
	add.s64 	%rd9220, %rd9219, %rd9101;
	add.s64 	%rd9221, %rd9220, %rd9211;
	cvt.u32.u64 	%r5881, %rd9221;
	and.b32  	%r5882, %r5881, 33554431;
	shr.u64 	%rd9222, %rd9221, 25;
	add.s64 	%rd9223, %rd9134, %rd9133;
	add.s64 	%rd9224, %rd9223, %rd9200;
	add.s64 	%rd9225, %rd9224, %rd9199;
	add.s64 	%rd9226, %rd9225, %rd9198;
	add.s64 	%rd9227, %rd9226, %rd9197;
	add.s64 	%rd9228, %rd9227, %rd9196;
	add.s64 	%rd9229, %rd9228, %rd9195;
	add.s64 	%rd9230, %rd9229, %rd9194;
	add.s64 	%rd9231, %rd9230, %rd9132;
	add.s64 	%rd9232, %rd9231, %rd9222;
	cvt.u32.u64 	%r5883, %rd9232;
	and.b32  	%r9177, %r5883, 67108863;
	shr.u64 	%rd9233, %rd9232, 26;
	add.s64 	%rd9234, %rd9105, %rd9104;
	add.s64 	%rd9235, %rd9234, %rd9106;
	add.s64 	%rd9236, %rd9235, %rd9169;
	add.s64 	%rd9237, %rd9236, %rd9168;
	add.s64 	%rd9238, %rd9237, %rd9167;
	add.s64 	%rd9239, %rd9238, %rd9166;
	add.s64 	%rd9240, %rd9239, %rd9165;
	add.s64 	%rd9241, %rd9240, %rd9164;
	add.s64 	%rd9242, %rd9241, %rd9103;
	add.s64 	%rd9243, %rd9242, %rd9233;
	cvt.u32.u64 	%r5884, %rd9243;
	and.b32  	%r9175, %r5884, 33554431;
	shr.u64 	%rd9244, %rd9243, 25;
	add.s64 	%rd9245, %rd9137, %rd9136;
	add.s64 	%rd9246, %rd9245, %rd9138;
	add.s64 	%rd9247, %rd9246, %rd9139;
	add.s64 	%rd9248, %rd9247, %rd9205;
	add.s64 	%rd9249, %rd9248, %rd9204;
	add.s64 	%rd9250, %rd9249, %rd9203;
	add.s64 	%rd9251, %rd9250, %rd9202;
	add.s64 	%rd9252, %rd9251, %rd9201;
	add.s64 	%rd9253, %rd9252, %rd9135;
	add.s64 	%rd9254, %rd9253, %rd9244;
	cvt.u32.u64 	%r5885, %rd9254;
	and.b32  	%r9173, %r5885, 67108863;
	shr.u64 	%rd9255, %rd9254, 26;
	add.s64 	%rd9256, %rd9109, %rd9108;
	add.s64 	%rd9257, %rd9256, %rd9110;
	add.s64 	%rd9258, %rd9257, %rd9111;
	add.s64 	%rd9259, %rd9258, %rd9112;
	add.s64 	%rd9260, %rd9259, %rd9173;
	add.s64 	%rd9261, %rd9260, %rd9172;
	add.s64 	%rd9262, %rd9261, %rd9171;
	add.s64 	%rd9263, %rd9262, %rd9170;
	add.s64 	%rd9264, %rd9263, %rd9107;
	add.s64 	%rd9265, %rd9264, %rd9255;
	cvt.u32.u64 	%r5886, %rd9265;
	and.b32  	%r9171, %r5886, 33554431;
	shr.u64 	%rd9266, %rd9265, 25;
	add.s64 	%rd9267, %rd9142, %rd9141;
	add.s64 	%rd9268, %rd9267, %rd9143;
	add.s64 	%rd9269, %rd9268, %rd9144;
	add.s64 	%rd9270, %rd9269, %rd9145;
	add.s64 	%rd9271, %rd9270, %rd9146;
	add.s64 	%rd9272, %rd9271, %rd9208;
	add.s64 	%rd9273, %rd9272, %rd9207;
	add.s64 	%rd9274, %rd9273, %rd9206;
	add.s64 	%rd9275, %rd9274, %rd9140;
	add.s64 	%rd9276, %rd9275, %rd9266;
	cvt.u32.u64 	%r5887, %rd9276;
	and.b32  	%r9169, %r5887, 67108863;
	shr.u64 	%rd9277, %rd9276, 26;
	add.s64 	%rd9278, %rd9115, %rd9114;
	add.s64 	%rd9279, %rd9278, %rd9116;
	add.s64 	%rd9280, %rd9279, %rd9117;
	add.s64 	%rd9281, %rd9280, %rd9118;
	add.s64 	%rd9282, %rd9281, %rd9119;
	add.s64 	%rd9283, %rd9282, %rd9120;
	add.s64 	%rd9284, %rd9283, %rd9175;
	add.s64 	%rd9285, %rd9284, %rd9174;
	add.s64 	%rd9286, %rd9285, %rd9113;
	add.s64 	%rd9287, %rd9286, %rd9277;
	cvt.u32.u64 	%r5888, %rd9287;
	and.b32  	%r9167, %r5888, 33554431;
	shr.u64 	%rd9288, %rd9287, 25;
	add.s64 	%rd9289, %rd9149, %rd9148;
	add.s64 	%rd9290, %rd9289, %rd9150;
	add.s64 	%rd9291, %rd9290, %rd9151;
	add.s64 	%rd9292, %rd9291, %rd9152;
	add.s64 	%rd9293, %rd9292, %rd9153;
	add.s64 	%rd9294, %rd9293, %rd9154;
	add.s64 	%rd9295, %rd9294, %rd9155;
	add.s64 	%rd9296, %rd9295, %rd9209;
	add.s64 	%rd9297, %rd9296, %rd9147;
	add.s64 	%rd9298, %rd9297, %rd9288;
	cvt.u32.u64 	%r5889, %rd9298;
	and.b32  	%r9165, %r5889, 67108863;
	shr.u64 	%rd9299, %rd9298, 26;
	add.s64 	%rd9300, %rd9123, %rd9122;
	add.s64 	%rd9301, %rd9300, %rd9124;
	add.s64 	%rd9302, %rd9301, %rd9125;
	add.s64 	%rd9303, %rd9302, %rd9126;
	add.s64 	%rd9304, %rd9303, %rd9127;
	add.s64 	%rd9305, %rd9304, %rd9128;
	add.s64 	%rd9306, %rd9305, %rd9129;
	add.s64 	%rd9307, %rd9306, %rd9130;
	add.s64 	%rd9308, %rd9307, %rd9121;
	add.s64 	%rd9309, %rd9308, %rd9299;
	cvt.u32.u64 	%r5890, %rd9309;
	and.b32  	%r9163, %r5890, 33554431;
	shr.u64 	%rd9310, %rd9309, 25;
	and.b64  	%rd9311, %rd9310, 4294967295;
	mul.lo.s64 	%rd9312, %rd9311, 19;
	add.s64 	%rd9313, %rd9312, %rd9210;
	cvt.u32.u64 	%r5891, %rd9313;
	and.b32  	%r9181, %r5891, 67108863;
	shr.u64 	%rd9314, %rd9313, 26;
	cvt.u32.u64 	%r5892, %rd9314;
	add.s32 	%r9179, %r5882, %r5892;
	mul.wide.u32 	%rd9315, %r5809, %r5667;
	mul.wide.u32 	%rd9316, %r5776, %r5666;
	mul.wide.u32 	%rd9317, %r5809, %r5669;
	mul.wide.u32 	%rd9318, %r5776, %r5668;
	mul.wide.u32 	%rd9319, %r5780, %r5667;
	mul.wide.u32 	%rd9320, %r5784, %r5666;
	mul.wide.u32 	%rd9321, %r5809, %r5671;
	mul.wide.u32 	%rd9322, %r5776, %r5670;
	mul.wide.u32 	%rd9323, %r5780, %r5669;
	mul.wide.u32 	%rd9324, %r5784, %r5668;
	mul.wide.u32 	%rd9325, %r5788, %r5667;
	mul.wide.u32 	%rd9326, %r5792, %r5666;
	mul.wide.u32 	%rd9327, %r5809, %r5673;
	mul.wide.u32 	%rd9328, %r5776, %r5672;
	mul.wide.u32 	%rd9329, %r5780, %r5671;
	mul.wide.u32 	%rd9330, %r5784, %r5670;
	mul.wide.u32 	%rd9331, %r5788, %r5669;
	mul.wide.u32 	%rd9332, %r5792, %r5668;
	mul.wide.u32 	%rd9333, %r5796, %r5667;
	mul.wide.u32 	%rd9334, %r5800, %r5666;
	mul.wide.u32 	%rd9335, %r5809, %r5675;
	mul.wide.u32 	%rd9336, %r5776, %r5674;
	mul.wide.u32 	%rd9337, %r5780, %r5673;
	mul.wide.u32 	%rd9338, %r5784, %r5672;
	mul.wide.u32 	%rd9339, %r5788, %r5671;
	mul.wide.u32 	%rd9340, %r5792, %r5670;
	mul.wide.u32 	%rd9341, %r5796, %r5669;
	mul.wide.u32 	%rd9342, %r5800, %r5668;
	mul.wide.u32 	%rd9343, %r5804, %r5667;
	mul.wide.u32 	%rd9344, %r5808, %r5666;
	shl.b32 	%r5893, %r5774, 1;
	and.b32  	%r5894, %r5893, 67108862;
	shl.b32 	%r5895, %r5782, 1;
	and.b32  	%r5896, %r5895, 67108862;
	shl.b32 	%r5897, %r5790, 1;
	and.b32  	%r5898, %r5897, 67108862;
	shl.b32 	%r5899, %r5798, 1;
	and.b32  	%r5900, %r5899, 67108862;
	mul.wide.u32 	%rd9345, %r5809, %r5666;
	mul.wide.u32 	%rd9346, %r5809, %r5668;
	mul.wide.u32 	%rd9347, %r5894, %r5667;
	mul.wide.u32 	%rd9348, %r5780, %r5666;
	mul.wide.u32 	%rd9349, %r5809, %r5670;
	mul.wide.u32 	%rd9350, %r5894, %r5669;
	mul.wide.u32 	%rd9351, %r5780, %r5668;
	mul.wide.u32 	%rd9352, %r5896, %r5667;
	mul.wide.u32 	%rd9353, %r5788, %r5666;
	mul.wide.u32 	%rd9354, %r5809, %r5672;
	mul.wide.u32 	%rd9355, %r5894, %r5671;
	mul.wide.u32 	%rd9356, %r5780, %r5670;
	mul.wide.u32 	%rd9357, %r5896, %r5669;
	mul.wide.u32 	%rd9358, %r5788, %r5668;
	mul.wide.u32 	%rd9359, %r5898, %r5667;
	mul.wide.u32 	%rd9360, %r5796, %r5666;
	mul.wide.u32 	%rd9361, %r5809, %r5674;
	mul.wide.u32 	%rd9362, %r5894, %r5673;
	mul.wide.u32 	%rd9363, %r5780, %r5672;
	mul.wide.u32 	%rd9364, %r5896, %r5671;
	mul.wide.u32 	%rd9365, %r5788, %r5670;
	mul.wide.u32 	%rd9366, %r5898, %r5669;
	mul.wide.u32 	%rd9367, %r5796, %r5668;
	mul.wide.u32 	%rd9368, %r5900, %r5667;
	mul.wide.u32 	%rd9369, %r5804, %r5666;
	mul.lo.s32 	%r5901, %r5776, 38;
	mul.lo.s32 	%r5902, %r5780, 19;
	mul.lo.s32 	%r5903, %r5784, 19;
	mul.lo.s32 	%r5904, %r5788, 19;
	mul.lo.s32 	%r5905, %r5792, 19;
	mul.lo.s32 	%r5906, %r5796, 19;
	mul.lo.s32 	%r5907, %r5800, 19;
	mul.lo.s32 	%r5908, %r5804, 19;
	mul.lo.s32 	%r5909, %r5808, 19;
	mul.wide.u32 	%rd9370, %r5909, %r5668;
	mul.wide.u32 	%rd9371, %r5908, %r5669;
	mul.wide.u32 	%rd9372, %r5907, %r5670;
	mul.wide.u32 	%rd9373, %r5906, %r5671;
	mul.wide.u32 	%rd9374, %r5905, %r5672;
	mul.wide.u32 	%rd9375, %r5904, %r5673;
	mul.wide.u32 	%rd9376, %r5903, %r5674;
	mul.wide.u32 	%rd9377, %r5902, %r5675;
	mul.wide.u32 	%rd9378, %r5909, %r5670;
	mul.wide.u32 	%rd9379, %r5908, %r5671;
	mul.wide.u32 	%rd9380, %r5907, %r5672;
	mul.wide.u32 	%rd9381, %r5906, %r5673;
	mul.wide.u32 	%rd9382, %r5905, %r5674;
	mul.wide.u32 	%rd9383, %r5904, %r5675;
	mul.wide.u32 	%rd9384, %r5909, %r5672;
	mul.wide.u32 	%rd9385, %r5908, %r5673;
	mul.wide.u32 	%rd9386, %r5907, %r5674;
	mul.wide.u32 	%rd9387, %r5906, %r5675;
	mul.wide.u32 	%rd9388, %r5909, %r5674;
	mul.wide.u32 	%rd9389, %r5908, %r5675;
	mul.lo.s32 	%r5910, %r5784, 38;
	mul.lo.s32 	%r5911, %r5792, 38;
	mul.lo.s32 	%r5912, %r5800, 38;
	mul.lo.s32 	%r5913, %r5808, 38;
	mul.wide.u32 	%rd9390, %r5913, %r5667;
	mul.wide.u32 	%rd9391, %r5908, %r5668;
	mul.wide.u32 	%rd9392, %r5912, %r5669;
	mul.wide.u32 	%rd9393, %r5906, %r5670;
	mul.wide.u32 	%rd9394, %r5911, %r5671;
	mul.wide.u32 	%rd9395, %r5904, %r5672;
	mul.wide.u32 	%rd9396, %r5910, %r5673;
	mul.wide.u32 	%rd9397, %r5902, %r5674;
	mul.wide.u32 	%rd9398, %r5901, %r5675;
	add.s64 	%rd9399, %rd9397, %rd9398;
	add.s64 	%rd9400, %rd9399, %rd9396;
	add.s64 	%rd9401, %rd9400, %rd9395;
	add.s64 	%rd9402, %rd9401, %rd9394;
	add.s64 	%rd9403, %rd9402, %rd9393;
	add.s64 	%rd9404, %rd9403, %rd9392;
	add.s64 	%rd9405, %rd9404, %rd9391;
	add.s64 	%rd9406, %rd9405, %rd9390;
	add.s64 	%rd9407, %rd9406, %rd9345;
	mul.wide.u32 	%rd9408, %r5913, %r5669;
	mul.wide.u32 	%rd9409, %r5908, %r5670;
	mul.wide.u32 	%rd9410, %r5912, %r5671;
	mul.wide.u32 	%rd9411, %r5906, %r5672;
	mul.wide.u32 	%rd9412, %r5911, %r5673;
	mul.wide.u32 	%rd9413, %r5904, %r5674;
	mul.wide.u32 	%rd9414, %r5910, %r5675;
	mul.wide.u32 	%rd9415, %r5913, %r5671;
	mul.wide.u32 	%rd9416, %r5908, %r5672;
	mul.wide.u32 	%rd9417, %r5912, %r5673;
	mul.wide.u32 	%rd9418, %r5906, %r5674;
	mul.wide.u32 	%rd9419, %r5911, %r5675;
	mul.wide.u32 	%rd9420, %r5913, %r5673;
	mul.wide.u32 	%rd9421, %r5908, %r5674;
	mul.wide.u32 	%rd9422, %r5912, %r5675;
	mul.wide.u32 	%rd9423, %r5913, %r5675;
	and.b64  	%rd9424, %rd9407, 67108863;
	shr.u64 	%rd9425, %rd9407, 26;
	add.s64 	%rd9426, %rd9377, %rd9316;
	add.s64 	%rd9427, %rd9426, %rd9376;
	add.s64 	%rd9428, %rd9427, %rd9375;
	add.s64 	%rd9429, %rd9428, %rd9374;
	add.s64 	%rd9430, %rd9429, %rd9373;
	add.s64 	%rd9431, %rd9430, %rd9372;
	add.s64 	%rd9432, %rd9431, %rd9371;
	add.s64 	%rd9433, %rd9432, %rd9370;
	add.s64 	%rd9434, %rd9433, %rd9315;
	add.s64 	%rd9435, %rd9434, %rd9425;
	cvt.u32.u64 	%r5914, %rd9435;
	and.b32  	%r5915, %r5914, 33554431;
	shr.u64 	%rd9436, %rd9435, 25;
	add.s64 	%rd9437, %rd9348, %rd9347;
	add.s64 	%rd9438, %rd9437, %rd9414;
	add.s64 	%rd9439, %rd9438, %rd9413;
	add.s64 	%rd9440, %rd9439, %rd9412;
	add.s64 	%rd9441, %rd9440, %rd9411;
	add.s64 	%rd9442, %rd9441, %rd9410;
	add.s64 	%rd9443, %rd9442, %rd9409;
	add.s64 	%rd9444, %rd9443, %rd9408;
	add.s64 	%rd9445, %rd9444, %rd9346;
	add.s64 	%rd9446, %rd9445, %rd9436;
	cvt.u32.u64 	%r5916, %rd9446;
	and.b32  	%r9178, %r5916, 67108863;
	shr.u64 	%rd9447, %rd9446, 26;
	add.s64 	%rd9448, %rd9319, %rd9318;
	add.s64 	%rd9449, %rd9448, %rd9320;
	add.s64 	%rd9450, %rd9449, %rd9383;
	add.s64 	%rd9451, %rd9450, %rd9382;
	add.s64 	%rd9452, %rd9451, %rd9381;
	add.s64 	%rd9453, %rd9452, %rd9380;
	add.s64 	%rd9454, %rd9453, %rd9379;
	add.s64 	%rd9455, %rd9454, %rd9378;
	add.s64 	%rd9456, %rd9455, %rd9317;
	add.s64 	%rd9457, %rd9456, %rd9447;
	cvt.u32.u64 	%r5917, %rd9457;
	and.b32  	%r9176, %r5917, 33554431;
	shr.u64 	%rd9458, %rd9457, 25;
	add.s64 	%rd9459, %rd9351, %rd9350;
	add.s64 	%rd9460, %rd9459, %rd9352;
	add.s64 	%rd9461, %rd9460, %rd9353;
	add.s64 	%rd9462, %rd9461, %rd9419;
	add.s64 	%rd9463, %rd9462, %rd9418;
	add.s64 	%rd9464, %rd9463, %rd9417;
	add.s64 	%rd9465, %rd9464, %rd9416;
	add.s64 	%rd9466, %rd9465, %rd9415;
	add.s64 	%rd9467, %rd9466, %rd9349;
	add.s64 	%rd9468, %rd9467, %rd9458;
	cvt.u32.u64 	%r5918, %rd9468;
	and.b32  	%r9174, %r5918, 67108863;
	shr.u64 	%rd9469, %rd9468, 26;
	add.s64 	%rd9470, %rd9323, %rd9322;
	add.s64 	%rd9471, %rd9470, %rd9324;
	add.s64 	%rd9472, %rd9471, %rd9325;
	add.s64 	%rd9473, %rd9472, %rd9326;
	add.s64 	%rd9474, %rd9473, %rd9387;
	add.s64 	%rd9475, %rd9474, %rd9386;
	add.s64 	%rd9476, %rd9475, %rd9385;
	add.s64 	%rd9477, %rd9476, %rd9384;
	add.s64 	%rd9478, %rd9477, %rd9321;
	add.s64 	%rd9479, %rd9478, %rd9469;
	cvt.u32.u64 	%r5919, %rd9479;
	and.b32  	%r9172, %r5919, 33554431;
	shr.u64 	%rd9480, %rd9479, 25;
	add.s64 	%rd9481, %rd9356, %rd9355;
	add.s64 	%rd9482, %rd9481, %rd9357;
	add.s64 	%rd9483, %rd9482, %rd9358;
	add.s64 	%rd9484, %rd9483, %rd9359;
	add.s64 	%rd9485, %rd9484, %rd9360;
	add.s64 	%rd9486, %rd9485, %rd9422;
	add.s64 	%rd9487, %rd9486, %rd9421;
	add.s64 	%rd9488, %rd9487, %rd9420;
	add.s64 	%rd9489, %rd9488, %rd9354;
	add.s64 	%rd9490, %rd9489, %rd9480;
	cvt.u32.u64 	%r5920, %rd9490;
	and.b32  	%r9170, %r5920, 67108863;
	shr.u64 	%rd9491, %rd9490, 26;
	add.s64 	%rd9492, %rd9329, %rd9328;
	add.s64 	%rd9493, %rd9492, %rd9330;
	add.s64 	%rd9494, %rd9493, %rd9331;
	add.s64 	%rd9495, %rd9494, %rd9332;
	add.s64 	%rd9496, %rd9495, %rd9333;
	add.s64 	%rd9497, %rd9496, %rd9334;
	add.s64 	%rd9498, %rd9497, %rd9389;
	add.s64 	%rd9499, %rd9498, %rd9388;
	add.s64 	%rd9500, %rd9499, %rd9327;
	add.s64 	%rd9501, %rd9500, %rd9491;
	cvt.u32.u64 	%r5921, %rd9501;
	and.b32  	%r9168, %r5921, 33554431;
	shr.u64 	%rd9502, %rd9501, 25;
	add.s64 	%rd9503, %rd9363, %rd9362;
	add.s64 	%rd9504, %rd9503, %rd9364;
	add.s64 	%rd9505, %rd9504, %rd9365;
	add.s64 	%rd9506, %rd9505, %rd9366;
	add.s64 	%rd9507, %rd9506, %rd9367;
	add.s64 	%rd9508, %rd9507, %rd9368;
	add.s64 	%rd9509, %rd9508, %rd9369;
	add.s64 	%rd9510, %rd9509, %rd9423;
	add.s64 	%rd9511, %rd9510, %rd9361;
	add.s64 	%rd9512, %rd9511, %rd9502;
	cvt.u32.u64 	%r5922, %rd9512;
	and.b32  	%r9166, %r5922, 67108863;
	shr.u64 	%rd9513, %rd9512, 26;
	add.s64 	%rd9514, %rd9337, %rd9336;
	add.s64 	%rd9515, %rd9514, %rd9338;
	add.s64 	%rd9516, %rd9515, %rd9339;
	add.s64 	%rd9517, %rd9516, %rd9340;
	add.s64 	%rd9518, %rd9517, %rd9341;
	add.s64 	%rd9519, %rd9518, %rd9342;
	add.s64 	%rd9520, %rd9519, %rd9343;
	add.s64 	%rd9521, %rd9520, %rd9344;
	add.s64 	%rd9522, %rd9521, %rd9335;
	add.s64 	%rd9523, %rd9522, %rd9513;
	cvt.u32.u64 	%r5923, %rd9523;
	and.b32  	%r9164, %r5923, 33554431;
	shr.u64 	%rd9524, %rd9523, 25;
	and.b64  	%rd9525, %rd9524, 4294967295;
	mul.lo.s64 	%rd9526, %rd9525, 19;
	add.s64 	%rd9527, %rd9526, %rd9424;
	cvt.u32.u64 	%r5924, %rd9527;
	and.b32  	%r9182, %r5924, 67108863;
	shr.u64 	%rd9528, %rd9527, 26;
	cvt.u32.u64 	%r5925, %rd9528;
	add.s32 	%r9180, %r5915, %r5925;
	mul.wide.u32 	%rd9529, %r5859, %r5776;
	mul.wide.u32 	%rd9530, %r5809, %r5818;
	mul.wide.u32 	%rd9531, %r5859, %r5784;
	mul.wide.u32 	%rd9532, %r5780, %r5818;
	mul.wide.u32 	%rd9533, %r5823, %r5776;
	mul.wide.u32 	%rd9534, %r5809, %r5828;
	mul.wide.u32 	%rd9535, %r5859, %r5792;
	mul.wide.u32 	%rd9536, %r5788, %r5818;
	mul.wide.u32 	%rd9537, %r5784, %r5823;
	mul.wide.u32 	%rd9538, %r5828, %r5780;
	mul.wide.u32 	%rd9539, %r5833, %r5776;
	mul.wide.u32 	%rd9540, %r5809, %r5838;
	mul.wide.u32 	%rd9541, %r5859, %r5800;
	mul.wide.u32 	%rd9542, %r5796, %r5818;
	mul.wide.u32 	%rd9543, %r5792, %r5823;
	mul.wide.u32 	%rd9544, %r5788, %r5828;
	mul.wide.u32 	%rd9545, %r5833, %r5784;
	mul.wide.u32 	%rd9546, %r5838, %r5780;
	mul.wide.u32 	%rd9547, %r5843, %r5776;
	mul.wide.u32 	%rd9548, %r5809, %r5848;
	mul.wide.u32 	%rd9549, %r5859, %r5808;
	mul.wide.u32 	%rd9550, %r5804, %r5818;
	mul.wide.u32 	%rd9551, %r5800, %r5823;
	mul.wide.u32 	%rd9552, %r5796, %r5828;
	mul.wide.u32 	%rd9553, %r5792, %r5833;
	mul.wide.u32 	%rd9554, %r5838, %r5788;
	mul.wide.u32 	%rd9555, %r5843, %r5784;
	mul.wide.u32 	%rd9556, %r5848, %r5780;
	mul.wide.u32 	%rd9557, %r5853, %r5776;
	mul.wide.u32 	%rd9558, %r5809, %r5858;
	mul.wide.u32 	%rd9559, %r5859, %r5809;
	mul.wide.u32 	%rd9560, %r5859, %r5780;
	mul.wide.u32 	%rd9561, %r5861, %r5776;
	mul.wide.u32 	%rd9562, %r5809, %r5823;
	mul.wide.u32 	%rd9563, %r5859, %r5788;
	mul.wide.u32 	%rd9564, %r5784, %r5861;
	mul.wide.u32 	%rd9565, %r5823, %r5780;
	mul.wide.u32 	%rd9566, %r5863, %r5776;
	mul.wide.u32 	%rd9567, %r5809, %r5833;
	mul.wide.u32 	%rd9568, %r5859, %r5796;
	mul.wide.u32 	%rd9569, %r5792, %r5861;
	mul.wide.u32 	%rd9570, %r5788, %r5823;
	mul.wide.u32 	%rd9571, %r5863, %r5784;
	mul.wide.u32 	%rd9572, %r5833, %r5780;
	mul.wide.u32 	%rd9573, %r5865, %r5776;
	mul.wide.u32 	%rd9574, %r5809, %r5843;
	mul.wide.u32 	%rd9575, %r5859, %r5804;
	mul.wide.u32 	%rd9576, %r5800, %r5861;
	mul.wide.u32 	%rd9577, %r5796, %r5823;
	mul.wide.u32 	%rd9578, %r5792, %r5863;
	mul.wide.u32 	%rd9579, %r5833, %r5788;
	mul.wide.u32 	%rd9580, %r5865, %r5784;
	mul.wide.u32 	%rd9581, %r5843, %r5780;
	mul.wide.u32 	%rd9582, %r5867, %r5776;
	mul.wide.u32 	%rd9583, %r5809, %r5853;
	mul.wide.u32 	%rd9584, %r5876, %r5780;
	mul.wide.u32 	%rd9585, %r5875, %r5784;
	mul.wide.u32 	%rd9586, %r5874, %r5788;
	mul.wide.u32 	%rd9587, %r5873, %r5792;
	mul.wide.u32 	%rd9588, %r5796, %r5872;
	mul.wide.u32 	%rd9589, %r5800, %r5871;
	mul.wide.u32 	%rd9590, %r5804, %r5870;
	mul.wide.u32 	%rd9591, %r5808, %r5869;
	mul.wide.u32 	%rd9592, %r5876, %r5788;
	mul.wide.u32 	%rd9593, %r5875, %r5792;
	mul.wide.u32 	%rd9594, %r5874, %r5796;
	mul.wide.u32 	%rd9595, %r5800, %r5873;
	mul.wide.u32 	%rd9596, %r5804, %r5872;
	mul.wide.u32 	%rd9597, %r5808, %r5871;
	mul.wide.u32 	%rd9598, %r5876, %r5796;
	mul.wide.u32 	%rd9599, %r5875, %r5800;
	mul.wide.u32 	%rd9600, %r5804, %r5874;
	mul.wide.u32 	%rd9601, %r5808, %r5873;
	mul.wide.u32 	%rd9602, %r5876, %r5804;
	mul.wide.u32 	%rd9603, %r5808, %r5875;
	mul.wide.u32 	%rd9604, %r5880, %r5776;
	mul.wide.u32 	%rd9605, %r5875, %r5780;
	mul.wide.u32 	%rd9606, %r5879, %r5784;
	mul.wide.u32 	%rd9607, %r5873, %r5788;
	mul.wide.u32 	%rd9608, %r5878, %r5792;
	mul.wide.u32 	%rd9609, %r5796, %r5871;
	mul.wide.u32 	%rd9610, %r5800, %r5877;
	mul.wide.u32 	%rd9611, %r5804, %r5869;
	mul.wide.u32 	%rd9612, %r5808, %r5868;
	add.s64 	%rd9613, %rd9609, %rd9608;
	add.s64 	%rd9614, %rd9613, %rd9607;
	add.s64 	%rd9615, %rd9614, %rd9610;
	add.s64 	%rd9616, %rd9615, %rd9606;
	add.s64 	%rd9617, %rd9616, %rd9611;
	add.s64 	%rd9618, %rd9617, %rd9605;
	add.s64 	%rd9619, %rd9618, %rd9612;
	add.s64 	%rd9620, %rd9619, %rd9604;
	add.s64 	%rd9621, %rd9620, %rd9559;
	mul.wide.u32 	%rd9622, %r5880, %r5784;
	mul.wide.u32 	%rd9623, %r5875, %r5788;
	mul.wide.u32 	%rd9624, %r5879, %r5792;
	mul.wide.u32 	%rd9625, %r5873, %r5796;
	mul.wide.u32 	%rd9626, %r5800, %r5878;
	mul.wide.u32 	%rd9627, %r5804, %r5871;
	mul.wide.u32 	%rd9628, %r5808, %r5877;
	mul.wide.u32 	%rd9629, %r5880, %r5792;
	mul.wide.u32 	%rd9630, %r5875, %r5796;
	mul.wide.u32 	%rd9631, %r5879, %r5800;
	mul.wide.u32 	%rd9632, %r5804, %r5873;
	mul.wide.u32 	%rd9633, %r5808, %r5878;
	mul.wide.u32 	%rd9634, %r5880, %r5800;
	mul.wide.u32 	%rd9635, %r5875, %r5804;
	mul.wide.u32 	%rd9636, %r5808, %r5879;
	mul.wide.u32 	%rd9637, %r5880, %r5808;
	and.b64  	%rd9638, %rd9621, 67108863;
	shr.u64 	%rd9639, %rd9621, 26;
	add.s64 	%rd9640, %rd9587, %rd9588;
	add.s64 	%rd9641, %rd9640, %rd9589;
	add.s64 	%rd9642, %rd9641, %rd9586;
	add.s64 	%rd9643, %rd9642, %rd9590;
	add.s64 	%rd9644, %rd9643, %rd9585;
	add.s64 	%rd9645, %rd9644, %rd9591;
	add.s64 	%rd9646, %rd9645, %rd9584;
	add.s64 	%rd9647, %rd9646, %rd9530;
	add.s64 	%rd9648, %rd9647, %rd9529;
	add.s64 	%rd9649, %rd9648, %rd9639;
	cvt.u32.u64 	%r5926, %rd9649;
	and.b32  	%r5927, %r5926, 33554431;
	shr.u64 	%rd9650, %rd9649, 25;
	add.s64 	%rd9651, %rd9625, %rd9561;
	add.s64 	%rd9652, %rd9651, %rd9626;
	add.s64 	%rd9653, %rd9652, %rd9624;
	add.s64 	%rd9654, %rd9653, %rd9627;
	add.s64 	%rd9655, %rd9654, %rd9623;
	add.s64 	%rd9656, %rd9655, %rd9628;
	add.s64 	%rd9657, %rd9656, %rd9622;
	add.s64 	%rd9658, %rd9657, %rd9560;
	add.s64 	%rd9659, %rd9658, %rd9562;
	add.s64 	%rd9660, %rd9659, %rd9650;
	cvt.u32.u64 	%r5928, %rd9660;
	and.b32  	%r9160, %r5928, 67108863;
	shr.u64 	%rd9661, %rd9660, 26;
	add.s64 	%rd9662, %rd9533, %rd9532;
	add.s64 	%rd9663, %rd9662, %rd9595;
	add.s64 	%rd9664, %rd9663, %rd9594;
	add.s64 	%rd9665, %rd9664, %rd9596;
	add.s64 	%rd9666, %rd9665, %rd9593;
	add.s64 	%rd9667, %rd9666, %rd9597;
	add.s64 	%rd9668, %rd9667, %rd9592;
	add.s64 	%rd9669, %rd9668, %rd9531;
	add.s64 	%rd9670, %rd9669, %rd9534;
	add.s64 	%rd9671, %rd9670, %rd9661;
	cvt.u32.u64 	%r5929, %rd9671;
	and.b32  	%r9159, %r5929, 33554431;
	shr.u64 	%rd9672, %rd9671, 25;
	add.s64 	%rd9673, %rd9564, %rd9565;
	add.s64 	%rd9674, %rd9673, %rd9566;
	add.s64 	%rd9675, %rd9674, %rd9631;
	add.s64 	%rd9676, %rd9675, %rd9632;
	add.s64 	%rd9677, %rd9676, %rd9630;
	add.s64 	%rd9678, %rd9677, %rd9633;
	add.s64 	%rd9679, %rd9678, %rd9629;
	add.s64 	%rd9680, %rd9679, %rd9563;
	add.s64 	%rd9681, %rd9680, %rd9567;
	add.s64 	%rd9682, %rd9681, %rd9672;
	cvt.u32.u64 	%r5930, %rd9682;
	and.b32  	%r9158, %r5930, 67108863;
	shr.u64 	%rd9683, %rd9682, 26;
	add.s64 	%rd9684, %rd9538, %rd9537;
	add.s64 	%rd9685, %rd9684, %rd9536;
	add.s64 	%rd9686, %rd9685, %rd9539;
	add.s64 	%rd9687, %rd9686, %rd9600;
	add.s64 	%rd9688, %rd9687, %rd9599;
	add.s64 	%rd9689, %rd9688, %rd9601;
	add.s64 	%rd9690, %rd9689, %rd9598;
	add.s64 	%rd9691, %rd9690, %rd9535;
	add.s64 	%rd9692, %rd9691, %rd9540;
	add.s64 	%rd9693, %rd9692, %rd9683;
	cvt.u32.u64 	%r5931, %rd9693;
	and.b32  	%r9157, %r5931, 33554431;
	shr.u64 	%rd9694, %rd9693, 25;
	add.s64 	%rd9695, %rd9570, %rd9571;
	add.s64 	%rd9696, %rd9695, %rd9572;
	add.s64 	%rd9697, %rd9696, %rd9569;
	add.s64 	%rd9698, %rd9697, %rd9573;
	add.s64 	%rd9699, %rd9698, %rd9635;
	add.s64 	%rd9700, %rd9699, %rd9636;
	add.s64 	%rd9701, %rd9700, %rd9634;
	add.s64 	%rd9702, %rd9701, %rd9568;
	add.s64 	%rd9703, %rd9702, %rd9574;
	add.s64 	%rd9704, %rd9703, %rd9694;
	cvt.u32.u64 	%r5932, %rd9704;
	and.b32  	%r9156, %r5932, 67108863;
	shr.u64 	%rd9705, %rd9704, 26;
	add.s64 	%rd9706, %rd9545, %rd9544;
	add.s64 	%rd9707, %rd9706, %rd9543;
	add.s64 	%rd9708, %rd9707, %rd9546;
	add.s64 	%rd9709, %rd9708, %rd9542;
	add.s64 	%rd9710, %rd9709, %rd9547;
	add.s64 	%rd9711, %rd9710, %rd9603;
	add.s64 	%rd9712, %rd9711, %rd9602;
	add.s64 	%rd9713, %rd9712, %rd9541;
	add.s64 	%rd9714, %rd9713, %rd9548;
	add.s64 	%rd9715, %rd9714, %rd9705;
	cvt.u32.u64 	%r5933, %rd9715;
	and.b32  	%r9155, %r5933, 33554431;
	shr.u64 	%rd9716, %rd9715, 25;
	add.s64 	%rd9717, %rd9578, %rd9579;
	add.s64 	%rd9718, %rd9717, %rd9580;
	add.s64 	%rd9719, %rd9718, %rd9577;
	add.s64 	%rd9720, %rd9719, %rd9581;
	add.s64 	%rd9721, %rd9720, %rd9576;
	add.s64 	%rd9722, %rd9721, %rd9582;
	add.s64 	%rd9723, %rd9722, %rd9637;
	add.s64 	%rd9724, %rd9723, %rd9575;
	add.s64 	%rd9725, %rd9724, %rd9583;
	add.s64 	%rd9726, %rd9725, %rd9716;
	cvt.u32.u64 	%r5934, %rd9726;
	and.b32  	%r9154, %r5934, 67108863;
	shr.u64 	%rd9727, %rd9726, 26;
	add.s64 	%rd9728, %rd9554, %rd9553;
	add.s64 	%rd9729, %rd9728, %rd9552;
	add.s64 	%rd9730, %rd9729, %rd9555;
	add.s64 	%rd9731, %rd9730, %rd9551;
	add.s64 	%rd9732, %rd9731, %rd9556;
	add.s64 	%rd9733, %rd9732, %rd9550;
	add.s64 	%rd9734, %rd9733, %rd9557;
	add.s64 	%rd9735, %rd9734, %rd9549;
	add.s64 	%rd9736, %rd9735, %rd9558;
	add.s64 	%rd9737, %rd9736, %rd9727;
	cvt.u32.u64 	%r5935, %rd9737;
	and.b32  	%r9153, %r5935, 33554431;
	shr.u64 	%rd9738, %rd9737, 25;
	and.b64  	%rd9739, %rd9738, 4294967295;
	mul.lo.s64 	%rd9740, %rd9739, 19;
	add.s64 	%rd9741, %rd9740, %rd9638;
	cvt.u32.u64 	%r5936, %rd9741;
	and.b32  	%r9162, %r5936, 67108863;
	shr.u64 	%rd9742, %rd9741, 26;
	cvt.u32.u64 	%r5937, %rd9742;
	add.s32 	%r9161, %r5927, %r5937;
	mul.wide.u32 	%rd9743, %r5684, %r5666;
	mul.wide.u32 	%rd9744, %r5679, %r5667;
	mul.wide.u32 	%rd9745, %r5694, %r5666;
	mul.wide.u32 	%rd9746, %r5689, %r5667;
	mul.wide.u32 	%rd9747, %r5684, %r5668;
	mul.wide.u32 	%rd9748, %r5679, %r5669;
	mul.wide.u32 	%rd9749, %r5666, %r5699;
	mul.wide.u32 	%rd9750, %r5697, %r5667;
	mul.wide.u32 	%rd9751, %r5694, %r5668;
	mul.wide.u32 	%rd9752, %r5689, %r5669;
	mul.wide.u32 	%rd9753, %r5684, %r5670;
	mul.wide.u32 	%rd9754, %r5679, %r5671;
	mul.wide.u32 	%rd9755, %r5666, %r5703;
	mul.wide.u32 	%rd9756, %r5667, %r5701;
	mul.wide.u32 	%rd9757, %r5699, %r5668;
	mul.wide.u32 	%rd9758, %r5697, %r5669;
	mul.wide.u32 	%rd9759, %r5694, %r5670;
	mul.wide.u32 	%rd9760, %r5689, %r5671;
	mul.wide.u32 	%rd9761, %r5684, %r5672;
	mul.wide.u32 	%rd9762, %r5679, %r5673;
	mul.wide.u32 	%rd9763, %r5666, %r5707;
	mul.wide.u32 	%rd9764, %r5667, %r5705;
	mul.wide.u32 	%rd9765, %r5703, %r5668;
	mul.wide.u32 	%rd9766, %r5701, %r5669;
	mul.wide.u32 	%rd9767, %r5699, %r5670;
	mul.wide.u32 	%rd9768, %r5697, %r5671;
	mul.wide.u32 	%rd9769, %r5694, %r5672;
	mul.wide.u32 	%rd9770, %r5689, %r5673;
	mul.wide.u32 	%rd9771, %r5684, %r5674;
	mul.wide.u32 	%rd9772, %r5679, %r5675;
	shl.b32 	%r5938, %r5667, 1;
	shl.b32 	%r5939, %r5669, 1;
	shl.b32 	%r5940, %r5671, 1;
	shl.b32 	%r5941, %r5673, 1;
	mul.wide.u32 	%rd9773, %r5679, %r5666;
	mul.wide.u32 	%rd9774, %r5689, %r5666;
	mul.wide.u32 	%rd9775, %r5684, %r5938;
	mul.wide.u32 	%rd9776, %r5679, %r5668;
	mul.wide.u32 	%rd9777, %r5697, %r5666;
	mul.wide.u32 	%rd9778, %r5694, %r5938;
	mul.wide.u32 	%rd9779, %r5689, %r5668;
	mul.wide.u32 	%rd9780, %r5684, %r5939;
	mul.wide.u32 	%rd9781, %r5679, %r5670;
	mul.wide.u32 	%rd9782, %r5666, %r5701;
	mul.wide.u32 	%rd9783, %r5938, %r5699;
	mul.wide.u32 	%rd9784, %r5697, %r5668;
	mul.wide.u32 	%rd9785, %r5694, %r5939;
	mul.wide.u32 	%rd9786, %r5689, %r5670;
	mul.wide.u32 	%rd9787, %r5684, %r5940;
	mul.wide.u32 	%rd9788, %r5679, %r5672;
	mul.wide.u32 	%rd9789, %r5666, %r5705;
	mul.wide.u32 	%rd9790, %r5938, %r5703;
	mul.wide.u32 	%rd9791, %r5701, %r5668;
	mul.wide.u32 	%rd9792, %r5699, %r5939;
	mul.wide.u32 	%rd9793, %r5697, %r5670;
	mul.wide.u32 	%rd9794, %r5694, %r5940;
	mul.wide.u32 	%rd9795, %r5689, %r5672;
	mul.wide.u32 	%rd9796, %r5684, %r5941;
	mul.wide.u32 	%rd9797, %r5679, %r5674;
	mul.lo.s32 	%r5942, %r5667, 38;
	mul.lo.s32 	%r5943, %r5668, 19;
	mul.lo.s32 	%r5944, %r5669, 19;
	mul.lo.s32 	%r5945, %r5670, 19;
	mul.lo.s32 	%r5946, %r5671, 19;
	mul.lo.s32 	%r5947, %r5672, 19;
	mul.lo.s32 	%r5948, %r5673, 19;
	mul.lo.s32 	%r5949, %r5674, 19;
	mul.lo.s32 	%r5950, %r5675, 19;
	mul.wide.u32 	%rd9798, %r5689, %r5950;
	mul.wide.u32 	%rd9799, %r5694, %r5949;
	mul.wide.u32 	%rd9800, %r5697, %r5948;
	mul.wide.u32 	%rd9801, %r5947, %r5699;
	mul.wide.u32 	%rd9802, %r5701, %r5946;
	mul.wide.u32 	%rd9803, %r5703, %r5945;
	mul.wide.u32 	%rd9804, %r5705, %r5944;
	mul.wide.u32 	%rd9805, %r5707, %r5943;
	mul.wide.u32 	%rd9806, %r5697, %r5950;
	mul.wide.u32 	%rd9807, %r5949, %r5699;
	mul.wide.u32 	%rd9808, %r5948, %r5701;
	mul.wide.u32 	%rd9809, %r5703, %r5947;
	mul.wide.u32 	%rd9810, %r5705, %r5946;
	mul.wide.u32 	%rd9811, %r5707, %r5945;
	mul.wide.u32 	%rd9812, %r5950, %r5701;
	mul.wide.u32 	%rd9813, %r5949, %r5703;
	mul.wide.u32 	%rd9814, %r5705, %r5948;
	mul.wide.u32 	%rd9815, %r5707, %r5947;
	mul.wide.u32 	%rd9816, %r5950, %r5705;
	mul.wide.u32 	%rd9817, %r5707, %r5949;
	mul.lo.s32 	%r5951, %r5669, 38;
	mul.lo.s32 	%r5952, %r5671, 38;
	mul.lo.s32 	%r5953, %r5673, 38;
	mul.lo.s32 	%r5954, %r5675, 38;
	mul.wide.u32 	%rd9818, %r5684, %r5954;
	mul.wide.u32 	%rd9819, %r5689, %r5949;
	mul.wide.u32 	%rd9820, %r5694, %r5953;
	mul.wide.u32 	%rd9821, %r5697, %r5947;
	mul.wide.u32 	%rd9822, %r5699, %r5952;
	mul.wide.u32 	%rd9823, %r5701, %r5945;
	mul.wide.u32 	%rd9824, %r5703, %r5951;
	mul.wide.u32 	%rd9825, %r5705, %r5943;
	mul.wide.u32 	%rd9826, %r5942, %r5707;
	add.s64 	%rd9827, %rd9823, %rd9822;
	add.s64 	%rd9828, %rd9827, %rd9824;
	add.s64 	%rd9829, %rd9828, %rd9825;
	add.s64 	%rd9830, %rd9829, %rd9773;
	add.s64 	%rd9831, %rd9830, %rd9826;
	add.s64 	%rd9832, %rd9831, %rd9818;
	add.s64 	%rd9833, %rd9832, %rd9819;
	add.s64 	%rd9834, %rd9833, %rd9820;
	add.s64 	%rd9835, %rd9834, %rd9821;
	mul.wide.u32 	%rd9836, %r5694, %r5954;
	mul.wide.u32 	%rd9837, %r5697, %r5949;
	mul.wide.u32 	%rd9838, %r5953, %r5699;
	mul.wide.u32 	%rd9839, %r5701, %r5947;
	mul.wide.u32 	%rd9840, %r5703, %r5952;
	mul.wide.u32 	%rd9841, %r5705, %r5945;
	mul.wide.u32 	%rd9842, %r5707, %r5951;
	mul.wide.u32 	%rd9843, %r5954, %r5699;
	mul.wide.u32 	%rd9844, %r5949, %r5701;
	mul.wide.u32 	%rd9845, %r5703, %r5953;
	mul.wide.u32 	%rd9846, %r5705, %r5947;
	mul.wide.u32 	%rd9847, %r5707, %r5952;
	mul.wide.u32 	%rd9848, %r5954, %r5703;
	mul.wide.u32 	%rd9849, %r5705, %r5949;
	mul.wide.u32 	%rd9850, %r5707, %r5953;
	mul.wide.u32 	%rd9851, %r5707, %r5954;
	and.b64  	%rd9852, %rd9835, 67108863;
	shr.u64 	%rd9853, %rd9835, 26;
	add.s64 	%rd9854, %rd9802, %rd9801;
	add.s64 	%rd9855, %rd9854, %rd9803;
	add.s64 	%rd9856, %rd9855, %rd9804;
	add.s64 	%rd9857, %rd9856, %rd9805;
	add.s64 	%rd9858, %rd9857, %rd9744;
	add.s64 	%rd9859, %rd9858, %rd9743;
	add.s64 	%rd9860, %rd9859, %rd9798;
	add.s64 	%rd9861, %rd9860, %rd9799;
	add.s64 	%rd9862, %rd9861, %rd9800;
	add.s64 	%rd9863, %rd9862, %rd9853;
	and.b64  	%rd9864, %rd9863, 33554431;
	shr.u64 	%rd9865, %rd9863, 25;
	add.s64 	%rd9866, %rd9838, %rd9839;
	add.s64 	%rd9867, %rd9866, %rd9840;
	add.s64 	%rd9868, %rd9867, %rd9841;
	add.s64 	%rd9869, %rd9868, %rd9842;
	add.s64 	%rd9870, %rd9869, %rd9776;
	add.s64 	%rd9871, %rd9870, %rd9775;
	add.s64 	%rd9872, %rd9871, %rd9774;
	add.s64 	%rd9873, %rd9872, %rd9836;
	add.s64 	%rd9874, %rd9873, %rd9837;
	add.s64 	%rd17845, %rd9874, %rd9865;
	shr.u64 	%rd9875, %rd17845, 26;
	add.s64 	%rd9876, %rd9809, %rd9808;
	add.s64 	%rd9877, %rd9876, %rd9807;
	add.s64 	%rd9878, %rd9877, %rd9810;
	add.s64 	%rd9879, %rd9878, %rd9811;
	add.s64 	%rd9880, %rd9879, %rd9748;
	add.s64 	%rd9881, %rd9880, %rd9747;
	add.s64 	%rd9882, %rd9881, %rd9746;
	add.s64 	%rd9883, %rd9882, %rd9745;
	add.s64 	%rd9884, %rd9883, %rd9806;
	add.s64 	%rd17844, %rd9884, %rd9875;
	shr.u64 	%rd9885, %rd17844, 25;
	add.s64 	%rd9886, %rd9844, %rd9845;
	add.s64 	%rd9887, %rd9886, %rd9846;
	add.s64 	%rd9888, %rd9887, %rd9843;
	add.s64 	%rd9889, %rd9888, %rd9847;
	add.s64 	%rd9890, %rd9889, %rd9781;
	add.s64 	%rd9891, %rd9890, %rd9780;
	add.s64 	%rd9892, %rd9891, %rd9779;
	add.s64 	%rd9893, %rd9892, %rd9778;
	add.s64 	%rd9894, %rd9893, %rd9777;
	add.s64 	%rd17843, %rd9894, %rd9885;
	shr.u64 	%rd9895, %rd17843, 26;
	add.s64 	%rd9896, %rd9814, %rd9813;
	add.s64 	%rd9897, %rd9896, %rd9812;
	add.s64 	%rd9898, %rd9897, %rd9815;
	add.s64 	%rd9899, %rd9898, %rd9749;
	add.s64 	%rd9900, %rd9899, %rd9754;
	add.s64 	%rd9901, %rd9900, %rd9753;
	add.s64 	%rd9902, %rd9901, %rd9752;
	add.s64 	%rd9903, %rd9902, %rd9751;
	add.s64 	%rd9904, %rd9903, %rd9750;
	add.s64 	%rd17842, %rd9904, %rd9895;
	shr.u64 	%rd9905, %rd17842, 25;
	add.s64 	%rd9906, %rd9848, %rd9849;
	add.s64 	%rd9907, %rd9906, %rd9850;
	add.s64 	%rd9908, %rd9907, %rd9782;
	add.s64 	%rd9909, %rd9908, %rd9788;
	add.s64 	%rd9910, %rd9909, %rd9783;
	add.s64 	%rd9911, %rd9910, %rd9787;
	add.s64 	%rd9912, %rd9911, %rd9786;
	add.s64 	%rd9913, %rd9912, %rd9785;
	add.s64 	%rd9914, %rd9913, %rd9784;
	add.s64 	%rd17841, %rd9914, %rd9905;
	shr.u64 	%rd9915, %rd17841, 26;
	add.s64 	%rd9916, %rd9816, %rd9757;
	add.s64 	%rd9917, %rd9916, %rd9817;
	add.s64 	%rd9918, %rd9917, %rd9755;
	add.s64 	%rd9919, %rd9918, %rd9756;
	add.s64 	%rd9920, %rd9919, %rd9762;
	add.s64 	%rd9921, %rd9920, %rd9761;
	add.s64 	%rd9922, %rd9921, %rd9760;
	add.s64 	%rd9923, %rd9922, %rd9759;
	add.s64 	%rd9924, %rd9923, %rd9758;
	add.s64 	%rd17840, %rd9924, %rd9915;
	shr.u64 	%rd9925, %rd17840, 25;
	add.s64 	%rd9926, %rd9791, %rd9792;
	add.s64 	%rd9927, %rd9926, %rd9851;
	add.s64 	%rd9928, %rd9927, %rd9789;
	add.s64 	%rd9929, %rd9928, %rd9797;
	add.s64 	%rd9930, %rd9929, %rd9790;
	add.s64 	%rd9931, %rd9930, %rd9796;
	add.s64 	%rd9932, %rd9931, %rd9795;
	add.s64 	%rd9933, %rd9932, %rd9794;
	add.s64 	%rd9934, %rd9933, %rd9793;
	add.s64 	%rd17839, %rd9934, %rd9925;
	shr.u64 	%rd9935, %rd17839, 26;
	add.s64 	%rd9936, %rd9766, %rd9767;
	add.s64 	%rd9937, %rd9936, %rd9765;
	add.s64 	%rd9938, %rd9937, %rd9763;
	add.s64 	%rd9939, %rd9938, %rd9764;
	add.s64 	%rd9940, %rd9939, %rd9772;
	add.s64 	%rd9941, %rd9940, %rd9771;
	add.s64 	%rd9942, %rd9941, %rd9770;
	add.s64 	%rd9943, %rd9942, %rd9769;
	add.s64 	%rd9944, %rd9943, %rd9768;
	add.s64 	%rd17838, %rd9944, %rd9935;
	shr.u64 	%rd9945, %rd17838, 25;
	and.b64  	%rd9946, %rd9945, 4294967295;
	mul.lo.s64 	%rd9947, %rd9946, 19;
	add.s64 	%rd17847, %rd9947, %rd9852;
	shr.u64 	%rd9948, %rd17847, 26;
	add.s64 	%rd17846, %rd9948, %rd9864;
	mov.u32 	%r9183, 2;

$L__BB3_11:
	and.b64  	%rd110, %rd17845, 67108863;
	and.b64  	%rd111, %rd17843, 67108863;
	and.b64  	%rd112, %rd17841, 67108863;
	and.b64  	%rd113, %rd17839, 67108863;
	cvt.u64.u32 	%rd9949, %r9183;
	add.s64 	%rd9950, %rd17858, %rd9949;
	ld.local.u8 	%rs712, [%rd9950];
	shr.u16 	%rs713, %rs712, 7;
	cvt.u32.u16 	%r5980, %rs713;
	neg.s32 	%r366, %r5980;
	mov.u32 	%r9186, 0;
	cvt.u32.u16 	%r5981, %rs712;
	cvt.s32.s8 	%r5982, %r5981;
	sub.s32 	%r5983, %r5982, %r5980;
	xor.b32  	%r367, %r5983, %r366;
	shl.b32 	%r5984, %r9183, 2;
	mul.wide.u32 	%rd9951, %r5984, 96;
	add.s64 	%rd9953, %rd1764, %rd9951;
	add.s64 	%rd17848, %rd9953, 48;
	mov.u32 	%r9184, 1;
	mov.u32 	%r9185, %r9184;
	mov.u32 	%r9187, %r9186;
	mov.u32 	%r9188, %r9186;
	mov.u32 	%r9189, %r9186;
	mov.u32 	%r9190, %r9186;
	mov.u32 	%r9191, %r9186;
	mov.u32 	%r9192, %r9186;
	mov.u32 	%r9193, %r9184;
	mov.u32 	%r9194, %r9186;
	mov.u32 	%r9195, %r9186;
	mov.u32 	%r9196, %r9186;
	mov.u32 	%r9197, %r9186;
	mov.u32 	%r9198, %r9186;
	mov.u32 	%r9199, %r9186;
	mov.u32 	%r9200, %r9186;
	mov.u32 	%r9201, %r9186;
	mov.u32 	%r9202, %r9186;
	mov.u32 	%r9203, %r9186;
	mov.u32 	%r9204, %r9186;
	mov.u32 	%r9205, %r9186;
	mov.u32 	%r9206, %r9186;
	mov.u32 	%r9207, %r9186;
	mov.u32 	%r9208, %r9186;

$L__BB3_12:
	xor.b32  	%r5985, %r367, %r9184;
	add.s32 	%r5986, %r5985, -1;
	shr.u32 	%r5987, %r5986, 31;
	add.s32 	%r5988, %r5987, -1;
	shr.s32 	%r5989, %r5986, 31;
	and.b32  	%r5990, %r5988, %r9185;
	ld.const.v4.u32 	{%r5991, %r5992, %r5993, %r5994}, [%rd17848+-48];
	and.b32  	%r5999, %r5991, %r5989;
	or.b32  	%r9185, %r5999, %r5990;
	and.b32  	%r6000, %r5988, %r9186;
	and.b32  	%r6001, %r5992, %r5989;
	or.b32  	%r9186, %r6001, %r6000;
	and.b32  	%r6002, %r5988, %r9187;
	and.b32  	%r6003, %r5993, %r5989;
	or.b32  	%r9187, %r6003, %r6002;
	and.b32  	%r6004, %r5988, %r9188;
	and.b32  	%r6005, %r5994, %r5989;
	or.b32  	%r9188, %r6005, %r6004;
	and.b32  	%r6006, %r5988, %r9189;
	ld.const.v4.u32 	{%r6007, %r6008, %r6009, %r6010}, [%rd17848+-32];
	and.b32  	%r6015, %r6007, %r5989;
	or.b32  	%r9189, %r6015, %r6006;
	and.b32  	%r6016, %r9190, %r5988;
	and.b32  	%r6017, %r6008, %r5989;
	or.b32  	%r9190, %r6017, %r6016;
	and.b32  	%r6018, %r9191, %r5988;
	and.b32  	%r6019, %r6009, %r5989;
	or.b32  	%r9191, %r6019, %r6018;
	and.b32  	%r6020, %r9192, %r5988;
	and.b32  	%r6021, %r6010, %r5989;
	or.b32  	%r9192, %r6021, %r6020;
	and.b32  	%r6022, %r9193, %r5988;
	ld.const.v4.u32 	{%r6023, %r6024, %r6025, %r6026}, [%rd17848+-16];
	and.b32  	%r6031, %r6023, %r5989;
	or.b32  	%r9193, %r6031, %r6022;
	and.b32  	%r6032, %r9194, %r5988;
	and.b32  	%r6033, %r6024, %r5989;
	or.b32  	%r9194, %r6033, %r6032;
	and.b32  	%r6034, %r9195, %r5988;
	and.b32  	%r6035, %r6025, %r5989;
	or.b32  	%r9195, %r6035, %r6034;
	and.b32  	%r6036, %r9196, %r5988;
	and.b32  	%r6037, %r6026, %r5989;
	or.b32  	%r9196, %r6037, %r6036;
	and.b32  	%r6038, %r9197, %r5988;
	ld.const.v4.u32 	{%r6039, %r6040, %r6041, %r6042}, [%rd17848];
	and.b32  	%r6047, %r6039, %r5989;
	or.b32  	%r9197, %r6047, %r6038;
	and.b32  	%r6048, %r9198, %r5988;
	and.b32  	%r6049, %r6040, %r5989;
	or.b32  	%r9198, %r6049, %r6048;
	and.b32  	%r6050, %r9199, %r5988;
	and.b32  	%r6051, %r6041, %r5989;
	or.b32  	%r9199, %r6051, %r6050;
	and.b32  	%r6052, %r9200, %r5988;
	and.b32  	%r6053, %r6042, %r5989;
	or.b32  	%r9200, %r6053, %r6052;
	and.b32  	%r6054, %r9201, %r5988;
	ld.const.v4.u32 	{%r6055, %r6056, %r6057, %r6058}, [%rd17848+16];
	and.b32  	%r6063, %r6055, %r5989;
	or.b32  	%r9201, %r6063, %r6054;
	and.b32  	%r6064, %r9202, %r5988;
	and.b32  	%r6065, %r6056, %r5989;
	or.b32  	%r9202, %r6065, %r6064;
	and.b32  	%r6066, %r9203, %r5988;
	and.b32  	%r6067, %r6057, %r5989;
	or.b32  	%r9203, %r6067, %r6066;
	and.b32  	%r6068, %r9204, %r5988;
	and.b32  	%r6069, %r6058, %r5989;
	or.b32  	%r9204, %r6069, %r6068;
	and.b32  	%r6070, %r9205, %r5988;
	ld.const.v4.u32 	{%r6071, %r6072, %r6073, %r6074}, [%rd17848+32];
	and.b32  	%r6079, %r6071, %r5989;
	or.b32  	%r9205, %r6079, %r6070;
	and.b32  	%r6080, %r9206, %r5988;
	and.b32  	%r6081, %r6072, %r5989;
	or.b32  	%r9206, %r6081, %r6080;
	and.b32  	%r6082, %r9207, %r5988;
	and.b32  	%r6083, %r6073, %r5989;
	or.b32  	%r9207, %r6083, %r6082;
	and.b32  	%r6084, %r9208, %r5988;
	and.b32  	%r6085, %r6074, %r5989;
	or.b32  	%r9208, %r6085, %r6084;
	add.s64 	%rd17848, %rd17848, 96;
	add.s32 	%r9184, %r9184, 1;
	setp.ne.s32 	%p6, %r9184, 9;
	@%p6 bra 	$L__BB3_12;

	and.b64  	%rd9954, %rd17847, 67108863;
	cvt.u64.u32 	%rd9955, %r9185;
	cvt.u64.u32 	%rd9956, %r9186;
	bfi.b64 	%rd9957, %rd9956, %rd9955, 32, 32;
	shr.u64 	%rd9958, %rd9957, 26;
	cvt.u32.u64 	%r6086, %rd9958;
	cvt.u64.u32 	%rd9959, %r9187;
	bfi.b64 	%rd9960, %rd9959, %rd9956, 32, 32;
	shr.u64 	%rd9961, %rd9960, 19;
	cvt.u32.u64 	%r6087, %rd9961;
	cvt.u64.u32 	%rd9962, %r9188;
	bfi.b64 	%rd9963, %rd9962, %rd9959, 32, 32;
	shr.u64 	%rd9964, %rd9963, 13;
	cvt.u32.u64 	%r6088, %rd9964;
	cvt.u64.u32 	%rd9965, %r9189;
	cvt.u64.u32 	%rd9966, %r9190;
	bfi.b64 	%rd9967, %rd9966, %rd9965, 32, 32;
	shr.u64 	%rd9968, %rd9967, 25;
	cvt.u32.u64 	%r6089, %rd9968;
	cvt.u64.u32 	%rd9969, %r9191;
	bfi.b64 	%rd9970, %rd9969, %rd9966, 32, 32;
	shr.u64 	%rd9971, %rd9970, 19;
	cvt.u32.u64 	%r6090, %rd9971;
	cvt.u64.u32 	%rd9972, %r9192;
	bfi.b64 	%rd9973, %rd9972, %rd9969, 32, 32;
	shr.u64 	%rd9974, %rd9973, 12;
	cvt.u32.u64 	%r6091, %rd9974;
	shr.u32 	%r6092, %r9192, 6;
	cvt.u64.u32 	%rd9975, %r9193;
	cvt.u64.u32 	%rd9976, %r9194;
	bfi.b64 	%rd9977, %rd9976, %rd9975, 32, 32;
	shr.u64 	%rd9978, %rd9977, 26;
	cvt.u32.u64 	%r6093, %rd9978;
	xor.b32  	%r6094, %r6093, %r6086;
	cvt.u64.u32 	%rd9979, %r9195;
	bfi.b64 	%rd9980, %rd9979, %rd9976, 32, 32;
	shr.u64 	%rd9981, %rd9980, 19;
	cvt.u32.u64 	%r6095, %rd9981;
	xor.b32  	%r6096, %r6095, %r6087;
	cvt.u64.u32 	%rd9982, %r9196;
	bfi.b64 	%rd9983, %rd9982, %rd9979, 32, 32;
	shr.u64 	%rd9984, %rd9983, 13;
	cvt.u32.u64 	%r6097, %rd9984;
	xor.b32  	%r6098, %r6097, %r6088;
	cvt.u64.u32 	%rd9985, %r9197;
	cvt.u64.u32 	%rd9986, %r9198;
	bfi.b64 	%rd9987, %rd9986, %rd9985, 32, 32;
	shr.u64 	%rd9988, %rd9987, 25;
	cvt.u32.u64 	%r6099, %rd9988;
	xor.b32  	%r6100, %r6099, %r6089;
	cvt.u64.u32 	%rd9989, %r9199;
	bfi.b64 	%rd9990, %rd9989, %rd9986, 32, 32;
	shr.u64 	%rd9991, %rd9990, 19;
	cvt.u32.u64 	%r6101, %rd9991;
	xor.b32  	%r6102, %r6101, %r6090;
	cvt.u64.u32 	%rd9992, %r9200;
	bfi.b64 	%rd9993, %rd9992, %rd9989, 32, 32;
	shr.u64 	%rd9994, %rd9993, 12;
	cvt.u32.u64 	%r6103, %rd9994;
	xor.b32  	%r6104, %r6103, %r6091;
	xor.b32  	%r6105, %r9200, %r9192;
	shr.u32 	%r6106, %r9200, 6;
	shr.u32 	%r6107, %r6105, 6;
	cvt.u64.u32 	%rd9995, %r9201;
	cvt.u64.u32 	%rd9996, %r9202;
	bfi.b64 	%rd9997, %rd9996, %rd9995, 32, 32;
	shr.u64 	%rd9998, %rd9997, 26;
	cvt.u32.u64 	%r6108, %rd9998;
	and.b32  	%r6109, %r6108, 33554431;
	cvt.u64.u32 	%rd9999, %r9203;
	bfi.b64 	%rd10000, %rd9999, %rd9996, 32, 32;
	shr.u64 	%rd10001, %rd10000, 19;
	cvt.u32.u64 	%r6110, %rd10001;
	and.b32  	%r6111, %r6110, 67108863;
	cvt.u64.u32 	%rd10002, %r9204;
	bfi.b64 	%rd10003, %rd10002, %rd9999, 32, 32;
	shr.u64 	%rd10004, %rd10003, 13;
	cvt.u32.u64 	%r6112, %rd10004;
	and.b32  	%r6113, %r6112, 33554431;
	cvt.u64.u32 	%rd10005, %r9205;
	cvt.u64.u32 	%rd10006, %r9206;
	bfi.b64 	%rd10007, %rd10006, %rd10005, 32, 32;
	shr.u64 	%rd10008, %rd10007, 25;
	cvt.u32.u64 	%r6114, %rd10008;
	and.b32  	%r6115, %r6114, 67108863;
	cvt.u64.u32 	%rd10009, %r9207;
	bfi.b64 	%rd10010, %rd10009, %rd10006, 32, 32;
	shr.u64 	%rd10011, %rd10010, 19;
	cvt.u32.u64 	%r6116, %rd10011;
	and.b32  	%r6117, %r6116, 33554431;
	cvt.u64.u32 	%rd10012, %r9208;
	bfi.b64 	%rd10013, %rd10012, %rd10009, 32, 32;
	shr.u64 	%rd10014, %rd10013, 12;
	cvt.u32.u64 	%r6118, %rd10014;
	and.b32  	%r6119, %r6118, 67108863;
	shr.u32 	%r6120, %r9208, 6;
	and.b32  	%r6121, %r6120, 33554431;
	xor.b32  	%r6122, %r9193, %r9185;
	and.b32  	%r6123, %r6122, %r366;
	xor.b32  	%r6124, %r6123, %r9193;
	xor.b32  	%r6125, %r6123, %r9185;
	and.b32  	%r6126, %r6125, 67108863;
	and.b32  	%r6127, %r6124, 67108863;
	and.b32  	%r6128, %r6094, %r366;
	xor.b32  	%r6129, %r6128, %r6093;
	xor.b32  	%r6130, %r6128, %r6086;
	and.b32  	%r6131, %r6130, 33554431;
	and.b32  	%r6132, %r6129, 33554431;
	and.b32  	%r6133, %r6096, %r366;
	xor.b32  	%r6134, %r6133, %r6095;
	xor.b32  	%r6135, %r6133, %r6087;
	and.b32  	%r6136, %r6135, 67108863;
	and.b32  	%r6137, %r6134, 67108863;
	and.b32  	%r6138, %r6098, %r366;
	xor.b32  	%r6139, %r6138, %r6097;
	xor.b32  	%r6140, %r6138, %r6088;
	and.b32  	%r6141, %r6140, 33554431;
	and.b32  	%r6142, %r6139, 33554431;
	xor.b32  	%r6143, %r9196, %r9188;
	shr.u32 	%r6144, %r9196, 6;
	shr.u32 	%r6145, %r9188, 6;
	shr.u32 	%r6146, %r6143, 6;
	and.b32  	%r6147, %r6146, %r366;
	xor.b32  	%r6148, %r6147, %r6145;
	xor.b32  	%r6149, %r6147, %r6144;
	xor.b32  	%r6150, %r9197, %r9189;
	and.b32  	%r6151, %r6150, %r366;
	xor.b32  	%r6152, %r6151, %r9197;
	xor.b32  	%r6153, %r6151, %r9189;
	and.b32  	%r6154, %r6153, 33554431;
	and.b32  	%r6155, %r6152, 33554431;
	and.b32  	%r6156, %r6100, %r366;
	xor.b32  	%r6157, %r6156, %r6099;
	xor.b32  	%r6158, %r6156, %r6089;
	and.b32  	%r6159, %r6158, 67108863;
	and.b32  	%r6160, %r6157, 67108863;
	and.b32  	%r6161, %r6102, %r366;
	xor.b32  	%r6162, %r6161, %r6101;
	xor.b32  	%r6163, %r6161, %r6090;
	and.b32  	%r6164, %r6163, 33554431;
	and.b32  	%r6165, %r6162, 33554431;
	and.b32  	%r6166, %r6104, %r366;
	xor.b32  	%r6167, %r6166, %r6103;
	xor.b32  	%r6168, %r6166, %r6091;
	and.b32  	%r6169, %r6168, 67108863;
	and.b32  	%r6170, %r6167, 67108863;
	and.b32  	%r6171, %r6107, %r366;
	xor.b32  	%r6172, %r6171, %r6106;
	xor.b32  	%r6173, %r6171, %r6092;
	and.b32  	%r6174, %r6173, 33554431;
	and.b32  	%r6175, %r6172, 33554431;
	and.b32  	%r6176, %r9201, 67108863;
	mov.u32 	%r6177, 134217690;
	sub.s32 	%r6178, %r6177, %r6176;
	shr.u32 	%r6179, %r6178, 26;
	and.b32  	%r6180, %r6178, 67108863;
	mov.u32 	%r6181, 67108862;
	sub.s32 	%r6182, %r6181, %r6109;
	add.s32 	%r6183, %r6182, %r6179;
	shr.u32 	%r6184, %r6183, 25;
	xor.b32  	%r6185, %r6183, %r6108;
	mov.u32 	%r6186, 134217726;
	sub.s32 	%r6187, %r6186, %r6111;
	add.s32 	%r6188, %r6184, %r6187;
	shr.u32 	%r6189, %r6188, 26;
	xor.b32  	%r6190, %r6188, %r6110;
	sub.s32 	%r6191, %r6181, %r6113;
	add.s32 	%r6192, %r6189, %r6191;
	shr.u32 	%r6193, %r6192, 25;
	xor.b32  	%r6194, %r6192, %r6112;
	shr.u32 	%r6195, %r9204, 6;
	sub.s32 	%r6196, %r6186, %r6195;
	add.s32 	%r6197, %r6193, %r6196;
	shr.u32 	%r6198, %r6197, 26;
	and.b32  	%r6199, %r6197, 67108863;
	and.b32  	%r6200, %r9205, 33554431;
	sub.s32 	%r6201, %r6181, %r6200;
	add.s32 	%r6202, %r6198, %r6201;
	shr.u32 	%r6203, %r6202, 25;
	xor.b32  	%r6204, %r6202, %r9205;
	sub.s32 	%r6205, %r6186, %r6115;
	add.s32 	%r6206, %r6203, %r6205;
	shr.u32 	%r6207, %r6206, 26;
	xor.b32  	%r6208, %r6206, %r6114;
	sub.s32 	%r6209, %r6181, %r6117;
	add.s32 	%r6210, %r6207, %r6209;
	shr.u32 	%r6211, %r6210, 25;
	xor.b32  	%r6212, %r6210, %r6116;
	sub.s32 	%r6213, %r6186, %r6119;
	add.s32 	%r6214, %r6211, %r6213;
	shr.u32 	%r6215, %r6214, 26;
	xor.b32  	%r6216, %r6214, %r6118;
	sub.s32 	%r6217, %r6181, %r6121;
	add.s32 	%r6218, %r6215, %r6217;
	shr.u32 	%r6219, %r6218, 25;
	xor.b32  	%r6220, %r6218, %r6120;
	mad.lo.s32 	%r6221, %r6219, 19, %r6180;
	xor.b32  	%r6222, %r6221, %r6176;
	and.b32  	%r6223, %r6222, %r366;
	xor.b32  	%r6224, %r6223, %r6176;
	and.b32  	%r6225, %r6185, %r366;
	xor.b32  	%r6226, %r6225, %r6108;
	and.b32  	%r6227, %r6226, 33554431;
	and.b32  	%r6228, %r6190, %r366;
	xor.b32  	%r6229, %r6228, %r6110;
	and.b32  	%r6230, %r6229, 67108863;
	and.b32  	%r6231, %r6194, %r366;
	xor.b32  	%r6232, %r6231, %r6112;
	and.b32  	%r6233, %r6232, 33554431;
	xor.b32  	%r6234, %r6199, %r6195;
	and.b32  	%r6235, %r6234, %r366;
	xor.b32  	%r6236, %r6235, %r6195;
	and.b32  	%r6237, %r6204, %r366;
	xor.b32  	%r6238, %r6237, %r9205;
	and.b32  	%r6239, %r6238, 33554431;
	and.b32  	%r6240, %r6208, %r366;
	xor.b32  	%r6241, %r6240, %r6114;
	and.b32  	%r6242, %r6241, 67108863;
	and.b32  	%r6243, %r6212, %r366;
	xor.b32  	%r6244, %r6243, %r6116;
	and.b32  	%r6245, %r6244, 33554431;
	and.b32  	%r6246, %r6216, %r366;
	xor.b32  	%r6247, %r6246, %r6118;
	and.b32  	%r6248, %r6247, 67108863;
	and.b32  	%r6249, %r6220, %r366;
	xor.b32  	%r6250, %r6249, %r6120;
	and.b32  	%r6251, %r6250, 33554431;
	sub.s32 	%r6252, %r6177, %r9181;
	add.s32 	%r6253, %r6252, %r9182;
	shr.u32 	%r6254, %r6253, 26;
	and.b32  	%r6255, %r6253, 67108863;
	sub.s32 	%r6256, %r6181, %r9179;
	add.s32 	%r6257, %r6256, %r9180;
	add.s32 	%r6258, %r6257, %r6254;
	shr.u32 	%r6259, %r6258, 25;
	and.b32  	%r6260, %r6258, 33554431;
	sub.s32 	%r6261, %r6186, %r9177;
	add.s32 	%r6262, %r6261, %r9178;
	add.s32 	%r6263, %r6262, %r6259;
	shr.u32 	%r6264, %r6263, 26;
	and.b32  	%r6265, %r6263, 67108863;
	sub.s32 	%r6266, %r6181, %r9175;
	add.s32 	%r6267, %r6266, %r9176;
	add.s32 	%r6268, %r6267, %r6264;
	shr.u32 	%r6269, %r6268, 25;
	and.b32  	%r6270, %r6268, 33554431;
	sub.s32 	%r6271, %r6186, %r9173;
	add.s32 	%r6272, %r6271, %r9174;
	add.s32 	%r6273, %r6272, %r6269;
	sub.s32 	%r6274, %r6181, %r9171;
	add.s32 	%r6275, %r6274, %r9172;
	sub.s32 	%r6276, %r6186, %r9169;
	add.s32 	%r6277, %r6276, %r9170;
	sub.s32 	%r6278, %r6181, %r9167;
	add.s32 	%r6279, %r6278, %r9168;
	sub.s32 	%r6280, %r6186, %r9165;
	add.s32 	%r6281, %r6280, %r9166;
	sub.s32 	%r6282, %r6181, %r9163;
	add.s32 	%r6283, %r6282, %r9164;
	mul.wide.u32 	%rd10015, %r6126, %r6260;
	mul.wide.u32 	%rd10016, %r6131, %r6255;
	mul.wide.u32 	%rd10017, %r6126, %r6270;
	mul.wide.u32 	%rd10018, %r6131, %r6265;
	mul.wide.u32 	%rd10019, %r6136, %r6260;
	mul.wide.u32 	%rd10020, %r6141, %r6255;
	mul.wide.u32 	%rd10021, %r6126, %r6275;
	mul.wide.u32 	%rd10022, %r6131, %r6273;
	mul.wide.u32 	%rd10023, %r6136, %r6270;
	mul.wide.u32 	%rd10024, %r6141, %r6265;
	mul.wide.u32 	%rd10025, %r6148, %r6260;
	mul.wide.u32 	%rd10026, %r6154, %r6255;
	mul.wide.u32 	%rd10027, %r6126, %r6279;
	mul.wide.u32 	%rd10028, %r6131, %r6277;
	mul.wide.u32 	%rd10029, %r6136, %r6275;
	mul.wide.u32 	%rd10030, %r6141, %r6273;
	mul.wide.u32 	%rd10031, %r6148, %r6270;
	mul.wide.u32 	%rd10032, %r6154, %r6265;
	mul.wide.u32 	%rd10033, %r6159, %r6260;
	mul.wide.u32 	%rd10034, %r6164, %r6255;
	mul.wide.u32 	%rd10035, %r6126, %r6283;
	mul.wide.u32 	%rd10036, %r6131, %r6281;
	mul.wide.u32 	%rd10037, %r6136, %r6279;
	mul.wide.u32 	%rd10038, %r6141, %r6277;
	mul.wide.u32 	%rd10039, %r6148, %r6275;
	mul.wide.u32 	%rd10040, %r6154, %r6273;
	mul.wide.u32 	%rd10041, %r6159, %r6270;
	mul.wide.u32 	%rd10042, %r6164, %r6265;
	mul.wide.u32 	%rd10043, %r6169, %r6260;
	mul.wide.u32 	%rd10044, %r6174, %r6255;
	shl.b32 	%r6284, %r6130, 1;
	and.b32  	%r6285, %r6284, 67108862;
	shl.b32 	%r6286, %r6140, 1;
	and.b32  	%r6287, %r6286, 67108862;
	shl.b32 	%r6288, %r6153, 1;
	and.b32  	%r6289, %r6288, 67108862;
	shl.b32 	%r6290, %r6163, 1;
	and.b32  	%r6291, %r6290, 67108862;
	mul.wide.u32 	%rd10045, %r6126, %r6255;
	mul.wide.u32 	%rd10046, %r6126, %r6265;
	mul.wide.u32 	%rd10047, %r6285, %r6260;
	mul.wide.u32 	%rd10048, %r6136, %r6255;
	mul.wide.u32 	%rd10049, %r6126, %r6273;
	mul.wide.u32 	%rd10050, %r6285, %r6270;
	mul.wide.u32 	%rd10051, %r6136, %r6265;
	mul.wide.u32 	%rd10052, %r6287, %r6260;
	mul.wide.u32 	%rd10053, %r6148, %r6255;
	mul.wide.u32 	%rd10054, %r6126, %r6277;
	mul.wide.u32 	%rd10055, %r6285, %r6275;
	mul.wide.u32 	%rd10056, %r6136, %r6273;
	mul.wide.u32 	%rd10057, %r6287, %r6270;
	mul.wide.u32 	%rd10058, %r6148, %r6265;
	mul.wide.u32 	%rd10059, %r6289, %r6260;
	mul.wide.u32 	%rd10060, %r6159, %r6255;
	mul.wide.u32 	%rd10061, %r6126, %r6281;
	mul.wide.u32 	%rd10062, %r6285, %r6279;
	mul.wide.u32 	%rd10063, %r6136, %r6277;
	mul.wide.u32 	%rd10064, %r6287, %r6275;
	mul.wide.u32 	%rd10065, %r6148, %r6273;
	mul.wide.u32 	%rd10066, %r6289, %r6270;
	mul.wide.u32 	%rd10067, %r6159, %r6265;
	mul.wide.u32 	%rd10068, %r6291, %r6260;
	mul.wide.u32 	%rd10069, %r6169, %r6255;
	mul.lo.s32 	%r6292, %r6131, 38;
	mul.lo.s32 	%r6293, %r6136, 19;
	mul.lo.s32 	%r6294, %r6141, 19;
	mul.lo.s32 	%r6295, %r6148, 19;
	mul.lo.s32 	%r6296, %r6154, 19;
	mul.lo.s32 	%r6297, %r6159, 19;
	mul.lo.s32 	%r6298, %r6164, 19;
	mul.lo.s32 	%r6299, %r6169, 19;
	mul.lo.s32 	%r6300, %r6174, 19;
	mul.wide.u32 	%rd10070, %r6300, %r6265;
	mul.wide.u32 	%rd10071, %r6299, %r6270;
	mul.wide.u32 	%rd10072, %r6298, %r6273;
	mul.wide.u32 	%rd10073, %r6297, %r6275;
	mul.wide.u32 	%rd10074, %r6296, %r6277;
	mul.wide.u32 	%rd10075, %r6295, %r6279;
	mul.wide.u32 	%rd10076, %r6294, %r6281;
	mul.wide.u32 	%rd10077, %r6293, %r6283;
	mul.wide.u32 	%rd10078, %r6300, %r6273;
	mul.wide.u32 	%rd10079, %r6299, %r6275;
	mul.wide.u32 	%rd10080, %r6298, %r6277;
	mul.wide.u32 	%rd10081, %r6297, %r6279;
	mul.wide.u32 	%rd10082, %r6296, %r6281;
	mul.wide.u32 	%rd10083, %r6295, %r6283;
	mul.wide.u32 	%rd10084, %r6300, %r6277;
	mul.wide.u32 	%rd10085, %r6299, %r6279;
	mul.wide.u32 	%rd10086, %r6298, %r6281;
	mul.wide.u32 	%rd10087, %r6297, %r6283;
	mul.wide.u32 	%rd10088, %r6300, %r6281;
	mul.wide.u32 	%rd10089, %r6299, %r6283;
	mul.lo.s32 	%r6301, %r6141, 38;
	mul.lo.s32 	%r6302, %r6154, 38;
	mul.lo.s32 	%r6303, %r6164, 38;
	mul.lo.s32 	%r6304, %r6174, 38;
	mul.wide.u32 	%rd10090, %r6304, %r6260;
	mul.wide.u32 	%rd10091, %r6299, %r6265;
	mul.wide.u32 	%rd10092, %r6303, %r6270;
	mul.wide.u32 	%rd10093, %r6297, %r6273;
	mul.wide.u32 	%rd10094, %r6302, %r6275;
	mul.wide.u32 	%rd10095, %r6295, %r6277;
	mul.wide.u32 	%rd10096, %r6301, %r6279;
	mul.wide.u32 	%rd10097, %r6293, %r6281;
	mul.wide.u32 	%rd10098, %r6292, %r6283;
	add.s64 	%rd10099, %rd10095, %rd10045;
	add.s64 	%rd10100, %rd10099, %rd10094;
	add.s64 	%rd10101, %rd10100, %rd10098;
	add.s64 	%rd10102, %rd10101, %rd10097;
	add.s64 	%rd10103, %rd10102, %rd10090;
	add.s64 	%rd10104, %rd10103, %rd10096;
	add.s64 	%rd10105, %rd10104, %rd10093;
	add.s64 	%rd10106, %rd10105, %rd10092;
	add.s64 	%rd10107, %rd10106, %rd10091;
	mul.wide.u32 	%rd10108, %r6304, %r6270;
	mul.wide.u32 	%rd10109, %r6299, %r6273;
	mul.wide.u32 	%rd10110, %r6303, %r6275;
	mul.wide.u32 	%rd10111, %r6297, %r6277;
	mul.wide.u32 	%rd10112, %r6302, %r6279;
	mul.wide.u32 	%rd10113, %r6295, %r6281;
	mul.wide.u32 	%rd10114, %r6301, %r6283;
	mul.wide.u32 	%rd10115, %r6304, %r6275;
	mul.wide.u32 	%rd10116, %r6299, %r6277;
	mul.wide.u32 	%rd10117, %r6303, %r6279;
	mul.wide.u32 	%rd10118, %r6297, %r6281;
	mul.wide.u32 	%rd10119, %r6302, %r6283;
	mul.wide.u32 	%rd10120, %r6304, %r6279;
	mul.wide.u32 	%rd10121, %r6299, %r6281;
	mul.wide.u32 	%rd10122, %r6303, %r6283;
	mul.wide.u32 	%rd10123, %r6304, %r6283;
	and.b64  	%rd10124, %rd10107, 67108863;
	shr.u64 	%rd10125, %rd10107, 26;
	add.s64 	%rd10126, %rd10075, %rd10015;
	add.s64 	%rd10127, %rd10126, %rd10074;
	add.s64 	%rd10128, %rd10127, %rd10016;
	add.s64 	%rd10129, %rd10128, %rd10077;
	add.s64 	%rd10130, %rd10129, %rd10070;
	add.s64 	%rd10131, %rd10130, %rd10076;
	add.s64 	%rd10132, %rd10131, %rd10073;
	add.s64 	%rd10133, %rd10132, %rd10072;
	add.s64 	%rd10134, %rd10133, %rd10071;
	add.s64 	%rd10135, %rd10134, %rd10125;
	cvt.u32.u64 	%r6305, %rd10135;
	and.b32  	%r6306, %r6305, 33554431;
	shr.u64 	%rd10136, %rd10135, 25;
	add.s64 	%rd10137, %rd10113, %rd10046;
	add.s64 	%rd10138, %rd10137, %rd10112;
	add.s64 	%rd10139, %rd10138, %rd10048;
	add.s64 	%rd10140, %rd10139, %rd10047;
	add.s64 	%rd10141, %rd10140, %rd10108;
	add.s64 	%rd10142, %rd10141, %rd10114;
	add.s64 	%rd10143, %rd10142, %rd10111;
	add.s64 	%rd10144, %rd10143, %rd10110;
	add.s64 	%rd10145, %rd10144, %rd10109;
	add.s64 	%rd10146, %rd10145, %rd10136;
	cvt.u32.u64 	%r6307, %rd10146;
	and.b32  	%r6308, %r6307, 67108863;
	shr.u64 	%rd10147, %rd10146, 26;
	add.s64 	%rd10148, %rd10083, %rd10017;
	add.s64 	%rd10149, %rd10148, %rd10082;
	add.s64 	%rd10150, %rd10149, %rd10018;
	add.s64 	%rd10151, %rd10150, %rd10019;
	add.s64 	%rd10152, %rd10151, %rd10020;
	add.s64 	%rd10153, %rd10152, %rd10078;
	add.s64 	%rd10154, %rd10153, %rd10081;
	add.s64 	%rd10155, %rd10154, %rd10080;
	add.s64 	%rd10156, %rd10155, %rd10079;
	add.s64 	%rd10157, %rd10156, %rd10147;
	cvt.u32.u64 	%r6309, %rd10157;
	and.b32  	%r6310, %r6309, 33554431;
	shr.u64 	%rd10158, %rd10157, 25;
	add.s64 	%rd10159, %rd10053, %rd10049;
	add.s64 	%rd10160, %rd10159, %rd10119;
	add.s64 	%rd10161, %rd10160, %rd10051;
	add.s64 	%rd10162, %rd10161, %rd10050;
	add.s64 	%rd10163, %rd10162, %rd10052;
	add.s64 	%rd10164, %rd10163, %rd10115;
	add.s64 	%rd10165, %rd10164, %rd10118;
	add.s64 	%rd10166, %rd10165, %rd10117;
	add.s64 	%rd10167, %rd10166, %rd10116;
	add.s64 	%rd10168, %rd10167, %rd10158;
	cvt.u32.u64 	%r6311, %rd10168;
	and.b32  	%r6312, %r6311, 67108863;
	shr.u64 	%rd10169, %rd10168, 26;
	add.s64 	%rd10170, %rd10025, %rd10021;
	add.s64 	%rd10171, %rd10170, %rd10026;
	add.s64 	%rd10172, %rd10171, %rd10022;
	add.s64 	%rd10173, %rd10172, %rd10023;
	add.s64 	%rd10174, %rd10173, %rd10024;
	add.s64 	%rd10175, %rd10174, %rd10084;
	add.s64 	%rd10176, %rd10175, %rd10087;
	add.s64 	%rd10177, %rd10176, %rd10086;
	add.s64 	%rd10178, %rd10177, %rd10085;
	add.s64 	%rd10179, %rd10178, %rd10169;
	cvt.u32.u64 	%r6313, %rd10179;
	and.b32  	%r6314, %r6313, 33554431;
	shr.u64 	%rd10180, %rd10179, 25;
	add.s64 	%rd10181, %rd10058, %rd10054;
	add.s64 	%rd10182, %rd10181, %rd10059;
	add.s64 	%rd10183, %rd10182, %rd10056;
	add.s64 	%rd10184, %rd10183, %rd10055;
	add.s64 	%rd10185, %rd10184, %rd10057;
	add.s64 	%rd10186, %rd10185, %rd10120;
	add.s64 	%rd10187, %rd10186, %rd10060;
	add.s64 	%rd10188, %rd10187, %rd10122;
	add.s64 	%rd10189, %rd10188, %rd10121;
	add.s64 	%rd10190, %rd10189, %rd10180;
	cvt.u32.u64 	%r6315, %rd10190;
	and.b32  	%r6316, %r6315, 67108863;
	shr.u64 	%rd10191, %rd10190, 26;
	add.s64 	%rd10192, %rd10031, %rd10027;
	add.s64 	%rd10193, %rd10192, %rd10032;
	add.s64 	%rd10194, %rd10193, %rd10028;
	add.s64 	%rd10195, %rd10194, %rd10029;
	add.s64 	%rd10196, %rd10195, %rd10030;
	add.s64 	%rd10197, %rd10196, %rd10088;
	add.s64 	%rd10198, %rd10197, %rd10033;
	add.s64 	%rd10199, %rd10198, %rd10034;
	add.s64 	%rd10200, %rd10199, %rd10089;
	add.s64 	%rd10201, %rd10200, %rd10191;
	cvt.u32.u64 	%r6317, %rd10201;
	and.b32  	%r6318, %r6317, 33554431;
	shr.u64 	%rd10202, %rd10201, 25;
	add.s64 	%rd10203, %rd10065, %rd10061;
	add.s64 	%rd10204, %rd10203, %rd10066;
	add.s64 	%rd10205, %rd10204, %rd10063;
	add.s64 	%rd10206, %rd10205, %rd10062;
	add.s64 	%rd10207, %rd10206, %rd10064;
	add.s64 	%rd10208, %rd10207, %rd10123;
	add.s64 	%rd10209, %rd10208, %rd10067;
	add.s64 	%rd10210, %rd10209, %rd10069;
	add.s64 	%rd10211, %rd10210, %rd10068;
	add.s64 	%rd10212, %rd10211, %rd10202;
	cvt.u32.u64 	%r6319, %rd10212;
	and.b32  	%r6320, %r6319, 67108863;
	shr.u64 	%rd10213, %rd10212, 26;
	add.s64 	%rd10214, %rd10039, %rd10035;
	add.s64 	%rd10215, %rd10214, %rd10040;
	add.s64 	%rd10216, %rd10215, %rd10036;
	add.s64 	%rd10217, %rd10216, %rd10037;
	add.s64 	%rd10218, %rd10217, %rd10044;
	add.s64 	%rd10219, %rd10218, %rd10038;
	add.s64 	%rd10220, %rd10219, %rd10041;
	add.s64 	%rd10221, %rd10220, %rd10042;
	add.s64 	%rd10222, %rd10221, %rd10043;
	add.s64 	%rd10223, %rd10222, %rd10213;
	cvt.u32.u64 	%r6321, %rd10223;
	and.b32  	%r6322, %r6321, 33554431;
	shr.u64 	%rd10224, %rd10223, 25;
	and.b64  	%rd10225, %rd10224, 4294967295;
	mul.lo.s64 	%rd10226, %rd10225, 19;
	add.s64 	%rd10227, %rd10226, %rd10124;
	cvt.u32.u64 	%r6323, %rd10227;
	and.b32  	%r6324, %r6323, 67108863;
	shr.u64 	%rd10228, %rd10227, 26;
	cvt.u32.u64 	%r6325, %rd10228;
	add.s32 	%r6326, %r6306, %r6325;
	add.s32 	%r6327, %r9180, %r9179;
	mul.wide.u32 	%rd10229, %r6127, %r6327;
	add.s32 	%r6328, %r9182, %r9181;
	mul.wide.u32 	%rd10230, %r6132, %r6328;
	add.s32 	%r6329, %r9176, %r9175;
	mul.wide.u32 	%rd10231, %r6127, %r6329;
	add.s32 	%r6330, %r9178, %r9177;
	mul.wide.u32 	%rd10232, %r6132, %r6330;
	mul.wide.u32 	%rd10233, %r6137, %r6327;
	mul.wide.u32 	%rd10234, %r6142, %r6328;
	add.s32 	%r6331, %r9172, %r9171;
	mul.wide.u32 	%rd10235, %r6127, %r6331;
	add.s32 	%r6332, %r9174, %r9173;
	mul.wide.u32 	%rd10236, %r6132, %r6332;
	mul.wide.u32 	%rd10237, %r6137, %r6329;
	mul.wide.u32 	%rd10238, %r6142, %r6330;
	mul.wide.u32 	%rd10239, %r6149, %r6327;
	mul.wide.u32 	%rd10240, %r6155, %r6328;
	add.s32 	%r6333, %r9168, %r9167;
	mul.wide.u32 	%rd10241, %r6127, %r6333;
	add.s32 	%r6334, %r9170, %r9169;
	mul.wide.u32 	%rd10242, %r6132, %r6334;
	mul.wide.u32 	%rd10243, %r6137, %r6331;
	mul.wide.u32 	%rd10244, %r6142, %r6332;
	mul.wide.u32 	%rd10245, %r6149, %r6329;
	mul.wide.u32 	%rd10246, %r6155, %r6330;
	mul.wide.u32 	%rd10247, %r6160, %r6327;
	mul.wide.u32 	%rd10248, %r6165, %r6328;
	add.s32 	%r6335, %r9164, %r9163;
	mul.wide.u32 	%rd10249, %r6127, %r6335;
	add.s32 	%r6336, %r9166, %r9165;
	mul.wide.u32 	%rd10250, %r6132, %r6336;
	mul.wide.u32 	%rd10251, %r6137, %r6333;
	mul.wide.u32 	%rd10252, %r6142, %r6334;
	mul.wide.u32 	%rd10253, %r6149, %r6331;
	mul.wide.u32 	%rd10254, %r6155, %r6332;
	mul.wide.u32 	%rd10255, %r6160, %r6329;
	mul.wide.u32 	%rd10256, %r6165, %r6330;
	mul.wide.u32 	%rd10257, %r6170, %r6327;
	mul.wide.u32 	%rd10258, %r6175, %r6328;
	shl.b32 	%r6337, %r6129, 1;
	and.b32  	%r6338, %r6337, 67108862;
	shl.b32 	%r6339, %r6139, 1;
	and.b32  	%r6340, %r6339, 67108862;
	shl.b32 	%r6341, %r6152, 1;
	and.b32  	%r6342, %r6341, 67108862;
	shl.b32 	%r6343, %r6162, 1;
	and.b32  	%r6344, %r6343, 67108862;
	mul.wide.u32 	%rd10259, %r6127, %r6328;
	mul.wide.u32 	%rd10260, %r6127, %r6330;
	mul.wide.u32 	%rd10261, %r6338, %r6327;
	mul.wide.u32 	%rd10262, %r6137, %r6328;
	mul.wide.u32 	%rd10263, %r6127, %r6332;
	mul.wide.u32 	%rd10264, %r6338, %r6329;
	mul.wide.u32 	%rd10265, %r6137, %r6330;
	mul.wide.u32 	%rd10266, %r6340, %r6327;
	mul.wide.u32 	%rd10267, %r6149, %r6328;
	mul.wide.u32 	%rd10268, %r6127, %r6334;
	mul.wide.u32 	%rd10269, %r6338, %r6331;
	mul.wide.u32 	%rd10270, %r6137, %r6332;
	mul.wide.u32 	%rd10271, %r6340, %r6329;
	mul.wide.u32 	%rd10272, %r6149, %r6330;
	mul.wide.u32 	%rd10273, %r6342, %r6327;
	mul.wide.u32 	%rd10274, %r6160, %r6328;
	mul.wide.u32 	%rd10275, %r6127, %r6336;
	mul.wide.u32 	%rd10276, %r6338, %r6333;
	mul.wide.u32 	%rd10277, %r6137, %r6334;
	mul.wide.u32 	%rd10278, %r6340, %r6331;
	mul.wide.u32 	%rd10279, %r6149, %r6332;
	mul.wide.u32 	%rd10280, %r6342, %r6329;
	mul.wide.u32 	%rd10281, %r6160, %r6330;
	mul.wide.u32 	%rd10282, %r6344, %r6327;
	mul.wide.u32 	%rd10283, %r6170, %r6328;
	mul.lo.s32 	%r6345, %r6132, 38;
	mul.lo.s32 	%r6346, %r6137, 19;
	mul.lo.s32 	%r6347, %r6142, 19;
	mul.lo.s32 	%r6348, %r6149, 19;
	mul.lo.s32 	%r6349, %r6155, 19;
	mul.lo.s32 	%r6350, %r6160, 19;
	mul.lo.s32 	%r6351, %r6165, 19;
	mul.lo.s32 	%r6352, %r6170, 19;
	mul.lo.s32 	%r6353, %r6175, 19;
	mul.wide.u32 	%rd10284, %r6353, %r6330;
	mul.wide.u32 	%rd10285, %r6352, %r6329;
	mul.wide.u32 	%rd10286, %r6351, %r6332;
	mul.wide.u32 	%rd10287, %r6350, %r6331;
	mul.wide.u32 	%rd10288, %r6349, %r6334;
	mul.wide.u32 	%rd10289, %r6348, %r6333;
	mul.wide.u32 	%rd10290, %r6347, %r6336;
	mul.wide.u32 	%rd10291, %r6346, %r6335;
	mul.wide.u32 	%rd10292, %r6353, %r6332;
	mul.wide.u32 	%rd10293, %r6352, %r6331;
	mul.wide.u32 	%rd10294, %r6351, %r6334;
	mul.wide.u32 	%rd10295, %r6350, %r6333;
	mul.wide.u32 	%rd10296, %r6349, %r6336;
	mul.wide.u32 	%rd10297, %r6348, %r6335;
	mul.wide.u32 	%rd10298, %r6353, %r6334;
	mul.wide.u32 	%rd10299, %r6352, %r6333;
	mul.wide.u32 	%rd10300, %r6351, %r6336;
	mul.wide.u32 	%rd10301, %r6350, %r6335;
	mul.wide.u32 	%rd10302, %r6353, %r6336;
	mul.wide.u32 	%rd10303, %r6352, %r6335;
	mul.lo.s32 	%r6354, %r6142, 38;
	mul.lo.s32 	%r6355, %r6155, 38;
	mul.lo.s32 	%r6356, %r6165, 38;
	mul.lo.s32 	%r6357, %r6175, 38;
	mul.wide.u32 	%rd10304, %r6357, %r6327;
	mul.wide.u32 	%rd10305, %r6352, %r6330;
	mul.wide.u32 	%rd10306, %r6356, %r6329;
	mul.wide.u32 	%rd10307, %r6350, %r6332;
	mul.wide.u32 	%rd10308, %r6355, %r6331;
	mul.wide.u32 	%rd10309, %r6348, %r6334;
	mul.wide.u32 	%rd10310, %r6354, %r6333;
	mul.wide.u32 	%rd10311, %r6346, %r6336;
	mul.wide.u32 	%rd10312, %r6345, %r6335;
	add.s64 	%rd10313, %rd10309, %rd10259;
	add.s64 	%rd10314, %rd10313, %rd10308;
	add.s64 	%rd10315, %rd10314, %rd10312;
	add.s64 	%rd10316, %rd10315, %rd10311;
	add.s64 	%rd10317, %rd10316, %rd10304;
	add.s64 	%rd10318, %rd10317, %rd10310;
	add.s64 	%rd10319, %rd10318, %rd10307;
	add.s64 	%rd10320, %rd10319, %rd10306;
	add.s64 	%rd10321, %rd10320, %rd10305;
	mul.wide.u32 	%rd10322, %r6357, %r6329;
	mul.wide.u32 	%rd10323, %r6352, %r6332;
	mul.wide.u32 	%rd10324, %r6356, %r6331;
	mul.wide.u32 	%rd10325, %r6350, %r6334;
	mul.wide.u32 	%rd10326, %r6355, %r6333;
	mul.wide.u32 	%rd10327, %r6348, %r6336;
	mul.wide.u32 	%rd10328, %r6354, %r6335;
	mul.wide.u32 	%rd10329, %r6357, %r6331;
	mul.wide.u32 	%rd10330, %r6352, %r6334;
	mul.wide.u32 	%rd10331, %r6356, %r6333;
	mul.wide.u32 	%rd10332, %r6350, %r6336;
	mul.wide.u32 	%rd10333, %r6355, %r6335;
	mul.wide.u32 	%rd10334, %r6357, %r6333;
	mul.wide.u32 	%rd10335, %r6352, %r6336;
	mul.wide.u32 	%rd10336, %r6356, %r6335;
	mul.wide.u32 	%rd10337, %r6357, %r6335;
	and.b64  	%rd10338, %rd10321, 67108863;
	shr.u64 	%rd10339, %rd10321, 26;
	add.s64 	%rd10340, %rd10289, %rd10229;
	add.s64 	%rd10341, %rd10340, %rd10288;
	add.s64 	%rd10342, %rd10341, %rd10230;
	add.s64 	%rd10343, %rd10342, %rd10291;
	add.s64 	%rd10344, %rd10343, %rd10284;
	add.s64 	%rd10345, %rd10344, %rd10290;
	add.s64 	%rd10346, %rd10345, %rd10287;
	add.s64 	%rd10347, %rd10346, %rd10286;
	add.s64 	%rd10348, %rd10347, %rd10285;
	add.s64 	%rd10349, %rd10348, %rd10339;
	cvt.u32.u64 	%r6358, %rd10349;
	and.b32  	%r6359, %r6358, 33554431;
	shr.u64 	%rd10350, %rd10349, 25;
	add.s64 	%rd10351, %rd10327, %rd10260;
	add.s64 	%rd10352, %rd10351, %rd10326;
	add.s64 	%rd10353, %rd10352, %rd10262;
	add.s64 	%rd10354, %rd10353, %rd10261;
	add.s64 	%rd10355, %rd10354, %rd10322;
	add.s64 	%rd10356, %rd10355, %rd10328;
	add.s64 	%rd10357, %rd10356, %rd10325;
	add.s64 	%rd10358, %rd10357, %rd10324;
	add.s64 	%rd10359, %rd10358, %rd10323;
	add.s64 	%rd10360, %rd10359, %rd10350;
	cvt.u32.u64 	%r6360, %rd10360;
	and.b32  	%r6361, %r6360, 67108863;
	shr.u64 	%rd10361, %rd10360, 26;
	add.s64 	%rd10362, %rd10297, %rd10231;
	add.s64 	%rd10363, %rd10362, %rd10296;
	add.s64 	%rd10364, %rd10363, %rd10232;
	add.s64 	%rd10365, %rd10364, %rd10233;
	add.s64 	%rd10366, %rd10365, %rd10234;
	add.s64 	%rd10367, %rd10366, %rd10292;
	add.s64 	%rd10368, %rd10367, %rd10295;
	add.s64 	%rd10369, %rd10368, %rd10294;
	add.s64 	%rd10370, %rd10369, %rd10293;
	add.s64 	%rd10371, %rd10370, %rd10361;
	cvt.u32.u64 	%r6362, %rd10371;
	and.b32  	%r6363, %r6362, 33554431;
	shr.u64 	%rd10372, %rd10371, 25;
	add.s64 	%rd10373, %rd10267, %rd10263;
	add.s64 	%rd10374, %rd10373, %rd10333;
	add.s64 	%rd10375, %rd10374, %rd10265;
	add.s64 	%rd10376, %rd10375, %rd10264;
	add.s64 	%rd10377, %rd10376, %rd10266;
	add.s64 	%rd10378, %rd10377, %rd10329;
	add.s64 	%rd10379, %rd10378, %rd10332;
	add.s64 	%rd10380, %rd10379, %rd10331;
	add.s64 	%rd10381, %rd10380, %rd10330;
	add.s64 	%rd10382, %rd10381, %rd10372;
	cvt.u32.u64 	%r6364, %rd10382;
	and.b32  	%r6365, %r6364, 67108863;
	shr.u64 	%rd10383, %rd10382, 26;
	add.s64 	%rd10384, %rd10239, %rd10235;
	add.s64 	%rd10385, %rd10384, %rd10240;
	add.s64 	%rd10386, %rd10385, %rd10236;
	add.s64 	%rd10387, %rd10386, %rd10237;
	add.s64 	%rd10388, %rd10387, %rd10238;
	add.s64 	%rd10389, %rd10388, %rd10298;
	add.s64 	%rd10390, %rd10389, %rd10301;
	add.s64 	%rd10391, %rd10390, %rd10300;
	add.s64 	%rd10392, %rd10391, %rd10299;
	add.s64 	%rd10393, %rd10392, %rd10383;
	cvt.u32.u64 	%r6366, %rd10393;
	and.b32  	%r6367, %r6366, 33554431;
	shr.u64 	%rd10394, %rd10393, 25;
	add.s64 	%rd10395, %rd10272, %rd10268;
	add.s64 	%rd10396, %rd10395, %rd10273;
	add.s64 	%rd10397, %rd10396, %rd10270;
	add.s64 	%rd10398, %rd10397, %rd10269;
	add.s64 	%rd10399, %rd10398, %rd10271;
	add.s64 	%rd10400, %rd10399, %rd10334;
	add.s64 	%rd10401, %rd10400, %rd10274;
	add.s64 	%rd10402, %rd10401, %rd10336;
	add.s64 	%rd10403, %rd10402, %rd10335;
	add.s64 	%rd10404, %rd10403, %rd10394;
	cvt.u32.u64 	%r6368, %rd10404;
	and.b32  	%r6369, %r6368, 67108863;
	shr.u64 	%rd10405, %rd10404, 26;
	add.s64 	%rd10406, %rd10245, %rd10241;
	add.s64 	%rd10407, %rd10406, %rd10246;
	add.s64 	%rd10408, %rd10407, %rd10242;
	add.s64 	%rd10409, %rd10408, %rd10243;
	add.s64 	%rd10410, %rd10409, %rd10244;
	add.s64 	%rd10411, %rd10410, %rd10302;
	add.s64 	%rd10412, %rd10411, %rd10247;
	add.s64 	%rd10413, %rd10412, %rd10248;
	add.s64 	%rd10414, %rd10413, %rd10303;
	add.s64 	%rd10415, %rd10414, %rd10405;
	cvt.u32.u64 	%r6370, %rd10415;
	and.b32  	%r6371, %r6370, 33554431;
	shr.u64 	%rd10416, %rd10415, 25;
	add.s64 	%rd10417, %rd10279, %rd10275;
	add.s64 	%rd10418, %rd10417, %rd10280;
	add.s64 	%rd10419, %rd10418, %rd10277;
	add.s64 	%rd10420, %rd10419, %rd10276;
	add.s64 	%rd10421, %rd10420, %rd10278;
	add.s64 	%rd10422, %rd10421, %rd10337;
	add.s64 	%rd10423, %rd10422, %rd10281;
	add.s64 	%rd10424, %rd10423, %rd10283;
	add.s64 	%rd10425, %rd10424, %rd10282;
	add.s64 	%rd10426, %rd10425, %rd10416;
	cvt.u32.u64 	%r6372, %rd10426;
	and.b32  	%r6373, %r6372, 67108863;
	shr.u64 	%rd10427, %rd10426, 26;
	add.s64 	%rd10428, %rd10253, %rd10249;
	add.s64 	%rd10429, %rd10428, %rd10254;
	add.s64 	%rd10430, %rd10429, %rd10250;
	add.s64 	%rd10431, %rd10430, %rd10251;
	add.s64 	%rd10432, %rd10431, %rd10258;
	add.s64 	%rd10433, %rd10432, %rd10252;
	add.s64 	%rd10434, %rd10433, %rd10255;
	add.s64 	%rd10435, %rd10434, %rd10256;
	add.s64 	%rd10436, %rd10435, %rd10257;
	add.s64 	%rd10437, %rd10436, %rd10427;
	cvt.u32.u64 	%r6374, %rd10437;
	and.b32  	%r6375, %r6374, 33554431;
	shr.u64 	%rd10438, %rd10437, 25;
	and.b64  	%rd10439, %rd10438, 4294967295;
	mul.lo.s64 	%rd10440, %rd10439, 19;
	add.s64 	%rd10441, %rd10440, %rd10338;
	cvt.u32.u64 	%r6376, %rd10441;
	and.b32  	%r6377, %r6376, 67108863;
	shr.u64 	%rd10442, %rd10441, 26;
	cvt.u32.u64 	%r6378, %rd10442;
	add.s32 	%r6379, %r6359, %r6378;
	add.s32 	%r6380, %r6377, %r6324;
	add.s32 	%r6381, %r6379, %r6326;
	add.s32 	%r6382, %r6308, %r6361;
	add.s32 	%r6383, %r6310, %r6363;
	add.s32 	%r6384, %r6312, %r6365;
	add.s32 	%r6385, %r6314, %r6367;
	add.s32 	%r6386, %r6316, %r6369;
	add.s32 	%r6387, %r6318, %r6371;
	add.s32 	%r6388, %r6320, %r6373;
	add.s32 	%r6389, %r6322, %r6375;
	add.s32 	%r6390, %r6377, 134217690;
	sub.s32 	%r6391, %r6390, %r6324;
	shr.u32 	%r6392, %r6391, 26;
	and.b32  	%r6393, %r6391, 67108863;
	add.s32 	%r6394, %r6379, 67108862;
	sub.s32 	%r6395, %r6394, %r6326;
	add.s32 	%r6396, %r6395, %r6392;
	shr.u32 	%r6397, %r6396, 25;
	and.b32  	%r6398, %r6396, 33554431;
	add.s32 	%r6399, %r6361, 134217726;
	sub.s32 	%r6400, %r6399, %r6308;
	add.s32 	%r6401, %r6400, %r6397;
	shr.u32 	%r6402, %r6401, 26;
	and.b32  	%r6403, %r6401, 67108863;
	add.s32 	%r6404, %r6363, 67108862;
	sub.s32 	%r6405, %r6404, %r6310;
	add.s32 	%r6406, %r6405, %r6402;
	shr.u32 	%r6407, %r6406, 25;
	and.b32  	%r6408, %r6406, 33554431;
	add.s32 	%r6409, %r6365, 134217726;
	sub.s32 	%r6410, %r6409, %r6312;
	add.s32 	%r6411, %r6410, %r6407;
	add.s32 	%r6412, %r6367, 67108862;
	sub.s32 	%r6413, %r6412, %r6314;
	add.s32 	%r6414, %r6369, 134217726;
	sub.s32 	%r6415, %r6414, %r6316;
	add.s32 	%r6416, %r6371, 67108862;
	sub.s32 	%r6417, %r6416, %r6318;
	add.s32 	%r6418, %r6373, 134217726;
	sub.s32 	%r6419, %r6418, %r6320;
	add.s32 	%r6420, %r6375, 67108862;
	sub.s32 	%r6421, %r6420, %r6322;
	cvt.u64.u32 	%rd10443, %r6224;
	and.b64  	%rd10444, %rd17846, 4294967295;
	mul.lo.s64 	%rd10445, %rd10444, %rd10443;
	cvt.u64.u32 	%rd10446, %r6227;
	mul.lo.s64 	%rd10447, %rd9954, %rd10446;
	and.b64  	%rd10448, %rd17844, 33554431;
	mul.lo.s64 	%rd10449, %rd10448, %rd10443;
	mul.lo.s64 	%rd10450, %rd110, %rd10446;
	cvt.u64.u32 	%rd10451, %r6230;
	mul.lo.s64 	%rd10452, %rd10444, %rd10451;
	cvt.u64.u32 	%rd10453, %r6233;
	mul.lo.s64 	%rd10454, %rd9954, %rd10453;
	and.b64  	%rd10455, %rd17842, 33554431;
	mul.lo.s64 	%rd10456, %rd10455, %rd10443;
	mul.lo.s64 	%rd10457, %rd111, %rd10446;
	mul.lo.s64 	%rd10458, %rd10448, %rd10451;
	mul.lo.s64 	%rd10459, %rd110, %rd10453;
	cvt.u64.u32 	%rd10460, %r6236;
	mul.lo.s64 	%rd10461, %rd10444, %rd10460;
	cvt.u64.u32 	%rd10462, %r6239;
	mul.lo.s64 	%rd10463, %rd9954, %rd10462;
	and.b64  	%rd10464, %rd17840, 33554431;
	mul.lo.s64 	%rd10465, %rd10464, %rd10443;
	mul.lo.s64 	%rd10466, %rd112, %rd10446;
	mul.lo.s64 	%rd10467, %rd10455, %rd10451;
	mul.lo.s64 	%rd10468, %rd111, %rd10453;
	mul.lo.s64 	%rd10469, %rd10448, %rd10460;
	mul.lo.s64 	%rd10470, %rd110, %rd10462;
	cvt.u64.u32 	%rd10471, %r6242;
	mul.lo.s64 	%rd10472, %rd10444, %rd10471;
	cvt.u64.u32 	%rd10473, %r6245;
	mul.lo.s64 	%rd10474, %rd9954, %rd10473;
	and.b64  	%rd10475, %rd17838, 33554431;
	mul.lo.s64 	%rd10476, %rd10475, %rd10443;
	mul.lo.s64 	%rd10477, %rd113, %rd10446;
	mul.lo.s64 	%rd10478, %rd10464, %rd10451;
	mul.lo.s64 	%rd10479, %rd112, %rd10453;
	mul.lo.s64 	%rd10480, %rd10455, %rd10460;
	mul.lo.s64 	%rd10481, %rd111, %rd10462;
	mul.lo.s64 	%rd10482, %rd10448, %rd10471;
	mul.lo.s64 	%rd10483, %rd110, %rd10473;
	cvt.u64.u32 	%rd10484, %r6248;
	mul.lo.s64 	%rd10485, %rd10444, %rd10484;
	cvt.u64.u32 	%rd10486, %r6251;
	mul.lo.s64 	%rd10487, %rd9954, %rd10486;
	shl.b32 	%r6422, %r6226, 1;
	and.b32  	%r6423, %r6422, 67108862;
	shl.b32 	%r6424, %r6232, 1;
	and.b32  	%r6425, %r6424, 67108862;
	shl.b32 	%r6426, %r6238, 1;
	and.b32  	%r6427, %r6426, 67108862;
	shl.b32 	%r6428, %r6244, 1;
	and.b32  	%r6429, %r6428, 67108862;
	mul.lo.s64 	%rd10488, %rd9954, %rd10443;
	mul.lo.s64 	%rd10489, %rd110, %rd10443;
	cvt.u64.u32 	%rd10490, %r6423;
	mul.lo.s64 	%rd10491, %rd10444, %rd10490;
	mul.lo.s64 	%rd10492, %rd9954, %rd10451;
	mul.lo.s64 	%rd10493, %rd111, %rd10443;
	mul.lo.s64 	%rd10494, %rd10448, %rd10490;
	mul.lo.s64 	%rd10495, %rd110, %rd10451;
	cvt.u64.u32 	%rd10496, %r6425;
	mul.lo.s64 	%rd10497, %rd10444, %rd10496;
	mul.lo.s64 	%rd10498, %rd9954, %rd10460;
	mul.lo.s64 	%rd10499, %rd112, %rd10443;
	mul.lo.s64 	%rd10500, %rd10455, %rd10490;
	mul.lo.s64 	%rd10501, %rd111, %rd10451;
	mul.lo.s64 	%rd10502, %rd10448, %rd10496;
	mul.lo.s64 	%rd10503, %rd110, %rd10460;
	cvt.u64.u32 	%rd10504, %r6427;
	mul.lo.s64 	%rd10505, %rd10444, %rd10504;
	mul.lo.s64 	%rd10506, %rd9954, %rd10471;
	mul.lo.s64 	%rd10507, %rd113, %rd10443;
	mul.lo.s64 	%rd10508, %rd10464, %rd10490;
	mul.lo.s64 	%rd10509, %rd112, %rd10451;
	mul.lo.s64 	%rd10510, %rd10455, %rd10496;
	mul.lo.s64 	%rd10511, %rd111, %rd10460;
	mul.lo.s64 	%rd10512, %rd10448, %rd10504;
	mul.lo.s64 	%rd10513, %rd110, %rd10471;
	cvt.u64.u32 	%rd10514, %r6429;
	mul.lo.s64 	%rd10515, %rd10444, %rd10514;
	mul.lo.s64 	%rd10516, %rd9954, %rd10484;
	mul.lo.s32 	%r6430, %r6227, 38;
	mul.lo.s32 	%r6431, %r6230, 19;
	mul.lo.s32 	%r6432, %r6233, 19;
	mul.lo.s32 	%r6433, %r6236, 19;
	mul.lo.s32 	%r6434, %r6239, 19;
	mul.lo.s32 	%r6435, %r6242, 19;
	mul.lo.s32 	%r6436, %r6245, 19;
	mul.lo.s32 	%r6437, %r6248, 19;
	mul.lo.s32 	%r6438, %r6251, 19;
	cvt.u64.u32 	%rd10517, %r6438;
	mul.lo.s64 	%rd10518, %rd110, %rd10517;
	cvt.u64.u32 	%rd10519, %r6437;
	mul.lo.s64 	%rd10520, %rd10448, %rd10519;
	cvt.u64.u32 	%rd10521, %r6436;
	mul.lo.s64 	%rd10522, %rd111, %rd10521;
	cvt.u64.u32 	%rd10523, %r6435;
	mul.lo.s64 	%rd10524, %rd10455, %rd10523;
	cvt.u64.u32 	%rd10525, %r6434;
	mul.lo.s64 	%rd10526, %rd112, %rd10525;
	cvt.u64.u32 	%rd10527, %r6433;
	mul.lo.s64 	%rd10528, %rd10464, %rd10527;
	cvt.u64.u32 	%rd10529, %r6432;
	mul.lo.s64 	%rd10530, %rd113, %rd10529;
	cvt.u64.u32 	%rd10531, %r6431;
	mul.lo.s64 	%rd10532, %rd10475, %rd10531;
	mul.lo.s64 	%rd10533, %rd111, %rd10517;
	mul.lo.s64 	%rd10534, %rd10455, %rd10519;
	mul.lo.s64 	%rd10535, %rd112, %rd10521;
	mul.lo.s64 	%rd10536, %rd10464, %rd10523;
	mul.lo.s64 	%rd10537, %rd113, %rd10525;
	mul.lo.s64 	%rd10538, %rd10475, %rd10527;
	mul.lo.s64 	%rd10539, %rd112, %rd10517;
	mul.lo.s64 	%rd10540, %rd10464, %rd10519;
	mul.lo.s64 	%rd10541, %rd113, %rd10521;
	mul.lo.s64 	%rd10542, %rd10475, %rd10523;
	mul.lo.s64 	%rd10543, %rd113, %rd10517;
	mul.lo.s64 	%rd10544, %rd10475, %rd10519;
	mul.lo.s32 	%r6439, %r6233, 38;
	mul.lo.s32 	%r6440, %r6239, 38;
	mul.lo.s32 	%r6441, %r6245, 38;
	mul.lo.s32 	%r6442, %r6251, 38;
	cvt.u64.u32 	%rd10545, %r6442;
	mul.lo.s64 	%rd10546, %rd10444, %rd10545;
	mul.lo.s64 	%rd10547, %rd110, %rd10519;
	cvt.u64.u32 	%rd10548, %r6441;
	mul.lo.s64 	%rd10549, %rd10448, %rd10548;
	mul.lo.s64 	%rd10550, %rd111, %rd10523;
	cvt.u64.u32 	%rd10551, %r6440;
	mul.lo.s64 	%rd10552, %rd10455, %rd10551;
	mul.lo.s64 	%rd10553, %rd112, %rd10527;
	cvt.u64.u32 	%rd10554, %r6439;
	mul.lo.s64 	%rd10555, %rd10464, %rd10554;
	mul.lo.s64 	%rd10556, %rd113, %rd10531;
	cvt.u64.u32 	%rd10557, %r6430;
	mul.lo.s64 	%rd10558, %rd10475, %rd10557;
	add.s64 	%rd10559, %rd10556, %rd10558;
	add.s64 	%rd10560, %rd10559, %rd10555;
	add.s64 	%rd10561, %rd10560, %rd10553;
	add.s64 	%rd10562, %rd10561, %rd10552;
	add.s64 	%rd10563, %rd10562, %rd10550;
	add.s64 	%rd10564, %rd10563, %rd10549;
	add.s64 	%rd10565, %rd10564, %rd10547;
	add.s64 	%rd10566, %rd10565, %rd10546;
	add.s64 	%rd10567, %rd10566, %rd10488;
	mul.lo.s64 	%rd10568, %rd10448, %rd10545;
	mul.lo.s64 	%rd10569, %rd111, %rd10519;
	mul.lo.s64 	%rd10570, %rd10455, %rd10548;
	mul.lo.s64 	%rd10571, %rd112, %rd10523;
	mul.lo.s64 	%rd10572, %rd10464, %rd10551;
	mul.lo.s64 	%rd10573, %rd113, %rd10527;
	mul.lo.s64 	%rd10574, %rd10475, %rd10554;
	mul.lo.s64 	%rd10575, %rd10455, %rd10545;
	mul.lo.s64 	%rd10576, %rd112, %rd10519;
	mul.lo.s64 	%rd10577, %rd10464, %rd10548;
	mul.lo.s64 	%rd10578, %rd113, %rd10523;
	mul.lo.s64 	%rd10579, %rd10475, %rd10551;
	mul.lo.s64 	%rd10580, %rd10464, %rd10545;
	mul.lo.s64 	%rd10581, %rd113, %rd10519;
	mul.lo.s64 	%rd10582, %rd10475, %rd10548;
	mul.lo.s64 	%rd10583, %rd10475, %rd10545;
	and.b64  	%rd10584, %rd10567, 67108863;
	shr.u64 	%rd10585, %rd10567, 26;
	add.s64 	%rd10586, %rd10532, %rd10447;
	add.s64 	%rd10587, %rd10586, %rd10530;
	add.s64 	%rd10588, %rd10587, %rd10528;
	add.s64 	%rd10589, %rd10588, %rd10526;
	add.s64 	%rd10590, %rd10589, %rd10524;
	add.s64 	%rd10591, %rd10590, %rd10522;
	add.s64 	%rd10592, %rd10591, %rd10520;
	add.s64 	%rd10593, %rd10592, %rd10518;
	add.s64 	%rd10594, %rd10593, %rd10445;
	add.s64 	%rd10595, %rd10594, %rd10585;
	cvt.u32.u64 	%r6443, %rd10595;
	and.b32  	%r6444, %r6443, 33554431;
	shr.u64 	%rd10596, %rd10595, 25;
	add.s64 	%rd10597, %rd10492, %rd10491;
	add.s64 	%rd10598, %rd10597, %rd10574;
	add.s64 	%rd10599, %rd10598, %rd10573;
	add.s64 	%rd10600, %rd10599, %rd10572;
	add.s64 	%rd10601, %rd10600, %rd10571;
	add.s64 	%rd10602, %rd10601, %rd10570;
	add.s64 	%rd10603, %rd10602, %rd10569;
	add.s64 	%rd10604, %rd10603, %rd10568;
	add.s64 	%rd10605, %rd10604, %rd10489;
	add.s64 	%rd10606, %rd10605, %rd10596;
	cvt.u32.u64 	%r6445, %rd10606;
	and.b32  	%r6446, %r6445, 67108863;
	shr.u64 	%rd10607, %rd10606, 26;
	add.s64 	%rd10608, %rd10452, %rd10450;
	add.s64 	%rd10609, %rd10608, %rd10454;
	add.s64 	%rd10610, %rd10609, %rd10538;
	add.s64 	%rd10611, %rd10610, %rd10537;
	add.s64 	%rd10612, %rd10611, %rd10536;
	add.s64 	%rd10613, %rd10612, %rd10535;
	add.s64 	%rd10614, %rd10613, %rd10534;
	add.s64 	%rd10615, %rd10614, %rd10533;
	add.s64 	%rd10616, %rd10615, %rd10449;
	add.s64 	%rd10617, %rd10616, %rd10607;
	cvt.u32.u64 	%r6447, %rd10617;
	and.b32  	%r6448, %r6447, 33554431;
	shr.u64 	%rd10618, %rd10617, 25;
	add.s64 	%rd10619, %rd10495, %rd10494;
	add.s64 	%rd10620, %rd10619, %rd10497;
	add.s64 	%rd10621, %rd10620, %rd10498;
	add.s64 	%rd10622, %rd10621, %rd10579;
	add.s64 	%rd10623, %rd10622, %rd10578;
	add.s64 	%rd10624, %rd10623, %rd10577;
	add.s64 	%rd10625, %rd10624, %rd10576;
	add.s64 	%rd10626, %rd10625, %rd10575;
	add.s64 	%rd10627, %rd10626, %rd10493;
	add.s64 	%rd10628, %rd10627, %rd10618;
	cvt.u32.u64 	%r6449, %rd10628;
	and.b32  	%r6450, %r6449, 67108863;
	shr.u64 	%rd10629, %rd10628, 26;
	add.s64 	%rd10630, %rd10458, %rd10457;
	add.s64 	%rd10631, %rd10630, %rd10459;
	add.s64 	%rd10632, %rd10631, %rd10461;
	add.s64 	%rd10633, %rd10632, %rd10463;
	add.s64 	%rd10634, %rd10633, %rd10542;
	add.s64 	%rd10635, %rd10634, %rd10541;
	add.s64 	%rd10636, %rd10635, %rd10540;
	add.s64 	%rd10637, %rd10636, %rd10539;
	add.s64 	%rd10638, %rd10637, %rd10456;
	add.s64 	%rd10639, %rd10638, %rd10629;
	cvt.u32.u64 	%r6451, %rd10639;
	and.b32  	%r6452, %r6451, 33554431;
	shr.u64 	%rd10640, %rd10639, 25;
	add.s64 	%rd10641, %rd10501, %rd10500;
	add.s64 	%rd10642, %rd10641, %rd10502;
	add.s64 	%rd10643, %rd10642, %rd10503;
	add.s64 	%rd10644, %rd10643, %rd10505;
	add.s64 	%rd10645, %rd10644, %rd10506;
	add.s64 	%rd10646, %rd10645, %rd10582;
	add.s64 	%rd10647, %rd10646, %rd10581;
	add.s64 	%rd10648, %rd10647, %rd10580;
	add.s64 	%rd10649, %rd10648, %rd10499;
	add.s64 	%rd10650, %rd10649, %rd10640;
	cvt.u32.u64 	%r6453, %rd10650;
	and.b32  	%r6454, %r6453, 67108863;
	shr.u64 	%rd10651, %rd10650, 26;
	add.s64 	%rd10652, %rd10467, %rd10466;
	add.s64 	%rd10653, %rd10652, %rd10468;
	add.s64 	%rd10654, %rd10653, %rd10469;
	add.s64 	%rd10655, %rd10654, %rd10470;
	add.s64 	%rd10656, %rd10655, %rd10472;
	add.s64 	%rd10657, %rd10656, %rd10474;
	add.s64 	%rd10658, %rd10657, %rd10544;
	add.s64 	%rd10659, %rd10658, %rd10543;
	add.s64 	%rd10660, %rd10659, %rd10465;
	add.s64 	%rd10661, %rd10660, %rd10651;
	cvt.u32.u64 	%r6455, %rd10661;
	and.b32  	%r6456, %r6455, 33554431;
	shr.u64 	%rd10662, %rd10661, 25;
	add.s64 	%rd10663, %rd10509, %rd10508;
	add.s64 	%rd10664, %rd10663, %rd10510;
	add.s64 	%rd10665, %rd10664, %rd10511;
	add.s64 	%rd10666, %rd10665, %rd10512;
	add.s64 	%rd10667, %rd10666, %rd10513;
	add.s64 	%rd10668, %rd10667, %rd10515;
	add.s64 	%rd10669, %rd10668, %rd10516;
	add.s64 	%rd10670, %rd10669, %rd10583;
	add.s64 	%rd10671, %rd10670, %rd10507;
	add.s64 	%rd10672, %rd10671, %rd10662;
	cvt.u32.u64 	%r6457, %rd10672;
	and.b32  	%r6458, %r6457, 67108863;
	shr.u64 	%rd10673, %rd10672, 26;
	add.s64 	%rd10674, %rd10478, %rd10477;
	add.s64 	%rd10675, %rd10674, %rd10479;
	add.s64 	%rd10676, %rd10675, %rd10480;
	add.s64 	%rd10677, %rd10676, %rd10481;
	add.s64 	%rd10678, %rd10677, %rd10482;
	add.s64 	%rd10679, %rd10678, %rd10483;
	add.s64 	%rd10680, %rd10679, %rd10485;
	add.s64 	%rd10681, %rd10680, %rd10487;
	add.s64 	%rd10682, %rd10681, %rd10476;
	add.s64 	%rd10683, %rd10682, %rd10673;
	cvt.u32.u64 	%r6459, %rd10683;
	and.b32  	%r6460, %r6459, 33554431;
	shr.u64 	%rd10684, %rd10683, 25;
	and.b64  	%rd10685, %rd10684, 4294967295;
	mul.lo.s64 	%rd10686, %rd10685, 19;
	add.s64 	%rd10687, %rd10686, %rd10584;
	cvt.u32.u64 	%r6461, %rd10687;
	and.b32  	%r6462, %r6461, 67108863;
	shr.u64 	%rd10688, %rd10687, 26;
	cvt.u32.u64 	%r6463, %rd10688;
	add.s32 	%r6464, %r6444, %r6463;
	shl.b32 	%r6465, %r9162, 1;
	add.s32 	%r6466, %r6462, %r6465;
	shr.u32 	%r6467, %r6466, 26;
	and.b32  	%r6468, %r6466, 67108863;
	shl.b32 	%r6469, %r9161, 1;
	add.s32 	%r6470, %r6464, %r6469;
	add.s32 	%r6471, %r6470, %r6467;
	shr.u32 	%r6472, %r6471, 25;
	and.b32  	%r6473, %r6471, 33554431;
	shl.b32 	%r6474, %r9160, 1;
	add.s32 	%r6475, %r6446, %r6474;
	add.s32 	%r6476, %r6475, %r6472;
	shr.u32 	%r6477, %r6476, 26;
	and.b32  	%r6478, %r6476, 67108863;
	shl.b32 	%r6479, %r9159, 1;
	add.s32 	%r6480, %r6448, %r6479;
	add.s32 	%r6481, %r6480, %r6477;
	shr.u32 	%r6482, %r6481, 25;
	and.b32  	%r6483, %r6481, 33554431;
	shl.b32 	%r6484, %r9158, 1;
	add.s32 	%r6485, %r6450, %r6484;
	add.s32 	%r6486, %r6485, %r6482;
	shr.u32 	%r6487, %r6486, 26;
	and.b32  	%r6488, %r6486, 67108863;
	shl.b32 	%r6489, %r9157, 1;
	add.s32 	%r6490, %r6452, %r6489;
	add.s32 	%r6491, %r6490, %r6487;
	shr.u32 	%r6492, %r6491, 25;
	and.b32  	%r6493, %r6491, 33554431;
	shl.b32 	%r6494, %r9156, 1;
	add.s32 	%r6495, %r6454, %r6494;
	add.s32 	%r6496, %r6495, %r6492;
	shr.u32 	%r6497, %r6496, 26;
	and.b32  	%r6498, %r6496, 67108863;
	shl.b32 	%r6499, %r9155, 1;
	add.s32 	%r6500, %r6456, %r6499;
	add.s32 	%r6501, %r6500, %r6497;
	shr.u32 	%r6502, %r6501, 25;
	and.b32  	%r6503, %r6501, 33554431;
	shl.b32 	%r6504, %r9154, 1;
	add.s32 	%r6505, %r6458, %r6504;
	add.s32 	%r6506, %r6505, %r6502;
	shr.u32 	%r6507, %r6506, 26;
	and.b32  	%r6508, %r6506, 67108863;
	shl.b32 	%r6509, %r9153, 1;
	add.s32 	%r6510, %r6460, %r6509;
	add.s32 	%r6511, %r6510, %r6507;
	shr.u32 	%r6512, %r6511, 25;
	and.b32  	%r6513, %r6511, 33554431;
	mad.lo.s32 	%r6514, %r6512, 19, %r6468;
	add.s32 	%r6515, %r6465, 268435380;
	sub.s32 	%r6516, %r6515, %r6462;
	shr.u32 	%r6517, %r6516, 26;
	and.b32  	%r6518, %r6516, 67108863;
	add.s32 	%r6519, %r6469, 134217724;
	sub.s32 	%r6520, %r6519, %r6464;
	add.s32 	%r6521, %r6520, %r6517;
	shr.u32 	%r6522, %r6521, 25;
	and.b32  	%r6523, %r6521, 33554431;
	add.s32 	%r6524, %r6474, 268435452;
	sub.s32 	%r6525, %r6524, %r6446;
	add.s32 	%r6526, %r6525, %r6522;
	shr.u32 	%r6527, %r6526, 26;
	and.b32  	%r6528, %r6526, 67108863;
	add.s32 	%r6529, %r6479, 134217724;
	sub.s32 	%r6530, %r6529, %r6448;
	add.s32 	%r6531, %r6530, %r6527;
	shr.u32 	%r6532, %r6531, 25;
	and.b32  	%r6533, %r6531, 33554431;
	add.s32 	%r6534, %r6484, 268435452;
	sub.s32 	%r6535, %r6534, %r6450;
	add.s32 	%r6536, %r6535, %r6532;
	shr.u32 	%r6537, %r6536, 26;
	and.b32  	%r6538, %r6536, 67108863;
	add.s32 	%r6539, %r6489, 134217724;
	sub.s32 	%r6540, %r6539, %r6452;
	add.s32 	%r6541, %r6540, %r6537;
	shr.u32 	%r6542, %r6541, 25;
	and.b32  	%r6543, %r6541, 33554431;
	add.s32 	%r6544, %r6494, 268435452;
	sub.s32 	%r6545, %r6544, %r6454;
	add.s32 	%r6546, %r6545, %r6542;
	shr.u32 	%r6547, %r6546, 26;
	and.b32  	%r6548, %r6546, 67108863;
	add.s32 	%r6549, %r6499, 134217724;
	sub.s32 	%r6550, %r6549, %r6456;
	add.s32 	%r6551, %r6550, %r6547;
	shr.u32 	%r6552, %r6551, 25;
	and.b32  	%r6553, %r6551, 33554431;
	add.s32 	%r6554, %r6504, 268435452;
	sub.s32 	%r6555, %r6554, %r6458;
	add.s32 	%r6556, %r6555, %r6552;
	shr.u32 	%r6557, %r6556, 26;
	and.b32  	%r6558, %r6556, 67108863;
	add.s32 	%r6559, %r6509, 134217724;
	sub.s32 	%r6560, %r6559, %r6460;
	add.s32 	%r6561, %r6560, %r6557;
	shr.u32 	%r6562, %r6561, 25;
	and.b32  	%r6563, %r6561, 33554431;
	mad.lo.s32 	%r6564, %r6562, 19, %r6518;
	mul.wide.u32 	%rd10689, %r6564, %r6398;
	mul.wide.u32 	%rd10690, %r6523, %r6393;
	mul.wide.u32 	%rd10691, %r6564, %r6408;
	mul.wide.u32 	%rd10692, %r6523, %r6403;
	mul.wide.u32 	%rd10693, %r6528, %r6398;
	mul.wide.u32 	%rd10694, %r6533, %r6393;
	mul.wide.u32 	%rd10695, %r6564, %r6413;
	mul.wide.u32 	%rd10696, %r6523, %r6411;
	mul.wide.u32 	%rd10697, %r6528, %r6408;
	mul.wide.u32 	%rd10698, %r6533, %r6403;
	mul.wide.u32 	%rd10699, %r6538, %r6398;
	mul.wide.u32 	%rd10700, %r6543, %r6393;
	mul.wide.u32 	%rd10701, %r6564, %r6417;
	mul.wide.u32 	%rd10702, %r6523, %r6415;
	mul.wide.u32 	%rd10703, %r6528, %r6413;
	mul.wide.u32 	%rd10704, %r6533, %r6411;
	mul.wide.u32 	%rd10705, %r6538, %r6408;
	mul.wide.u32 	%rd10706, %r6543, %r6403;
	mul.wide.u32 	%rd10707, %r6548, %r6398;
	mul.wide.u32 	%rd10708, %r6553, %r6393;
	mul.wide.u32 	%rd10709, %r6564, %r6421;
	mul.wide.u32 	%rd10710, %r6523, %r6419;
	mul.wide.u32 	%rd10711, %r6528, %r6417;
	mul.wide.u32 	%rd10712, %r6533, %r6415;
	mul.wide.u32 	%rd10713, %r6538, %r6413;
	mul.wide.u32 	%rd10714, %r6543, %r6411;
	mul.wide.u32 	%rd10715, %r6548, %r6408;
	mul.wide.u32 	%rd10716, %r6553, %r6403;
	mul.wide.u32 	%rd10717, %r6558, %r6398;
	mul.wide.u32 	%rd10718, %r6563, %r6393;
	shl.b32 	%r6565, %r6521, 1;
	and.b32  	%r6566, %r6565, 67108862;
	shl.b32 	%r6567, %r6531, 1;
	and.b32  	%r6568, %r6567, 67108862;
	shl.b32 	%r6569, %r6541, 1;
	and.b32  	%r6570, %r6569, 67108862;
	shl.b32 	%r6571, %r6551, 1;
	and.b32  	%r6572, %r6571, 67108862;
	mul.wide.u32 	%rd10719, %r6564, %r6393;
	mul.wide.u32 	%rd10720, %r6564, %r6403;
	mul.wide.u32 	%rd10721, %r6566, %r6398;
	mul.wide.u32 	%rd10722, %r6528, %r6393;
	mul.wide.u32 	%rd10723, %r6564, %r6411;
	mul.wide.u32 	%rd10724, %r6566, %r6408;
	mul.wide.u32 	%rd10725, %r6528, %r6403;
	mul.wide.u32 	%rd10726, %r6568, %r6398;
	mul.wide.u32 	%rd10727, %r6538, %r6393;
	mul.wide.u32 	%rd10728, %r6564, %r6415;
	mul.wide.u32 	%rd10729, %r6566, %r6413;
	mul.wide.u32 	%rd10730, %r6528, %r6411;
	mul.wide.u32 	%rd10731, %r6568, %r6408;
	mul.wide.u32 	%rd10732, %r6538, %r6403;
	mul.wide.u32 	%rd10733, %r6570, %r6398;
	mul.wide.u32 	%rd10734, %r6548, %r6393;
	mul.wide.u32 	%rd10735, %r6564, %r6419;
	mul.wide.u32 	%rd10736, %r6566, %r6417;
	mul.wide.u32 	%rd10737, %r6528, %r6415;
	mul.wide.u32 	%rd10738, %r6568, %r6413;
	mul.wide.u32 	%rd10739, %r6538, %r6411;
	mul.wide.u32 	%rd10740, %r6570, %r6408;
	mul.wide.u32 	%rd10741, %r6548, %r6403;
	mul.wide.u32 	%rd10742, %r6572, %r6398;
	mul.wide.u32 	%rd10743, %r6558, %r6393;
	mul.lo.s32 	%r6573, %r6523, 38;
	mul.lo.s32 	%r6574, %r6528, 19;
	mul.lo.s32 	%r6575, %r6533, 19;
	mul.lo.s32 	%r6576, %r6538, 19;
	mul.lo.s32 	%r6577, %r6543, 19;
	mul.lo.s32 	%r6578, %r6548, 19;
	mul.lo.s32 	%r6579, %r6553, 19;
	mul.lo.s32 	%r6580, %r6558, 19;
	mul.lo.s32 	%r6581, %r6563, 19;
	mul.wide.u32 	%rd10744, %r6581, %r6403;
	mul.wide.u32 	%rd10745, %r6580, %r6408;
	mul.wide.u32 	%rd10746, %r6579, %r6411;
	mul.wide.u32 	%rd10747, %r6578, %r6413;
	mul.wide.u32 	%rd10748, %r6577, %r6415;
	mul.wide.u32 	%rd10749, %r6576, %r6417;
	mul.wide.u32 	%rd10750, %r6575, %r6419;
	mul.wide.u32 	%rd10751, %r6574, %r6421;
	mul.wide.u32 	%rd10752, %r6581, %r6411;
	mul.wide.u32 	%rd10753, %r6580, %r6413;
	mul.wide.u32 	%rd10754, %r6579, %r6415;
	mul.wide.u32 	%rd10755, %r6578, %r6417;
	mul.wide.u32 	%rd10756, %r6577, %r6419;
	mul.wide.u32 	%rd10757, %r6576, %r6421;
	mul.wide.u32 	%rd10758, %r6581, %r6415;
	mul.wide.u32 	%rd10759, %r6580, %r6417;
	mul.wide.u32 	%rd10760, %r6579, %r6419;
	mul.wide.u32 	%rd10761, %r6578, %r6421;
	mul.wide.u32 	%rd10762, %r6581, %r6419;
	mul.wide.u32 	%rd10763, %r6580, %r6421;
	mul.lo.s32 	%r6582, %r6533, 38;
	mul.lo.s32 	%r6583, %r6543, 38;
	mul.lo.s32 	%r6584, %r6553, 38;
	mul.lo.s32 	%r6585, %r6563, 38;
	mul.wide.u32 	%rd10764, %r6585, %r6398;
	mul.wide.u32 	%rd10765, %r6580, %r6403;
	mul.wide.u32 	%rd10766, %r6584, %r6408;
	mul.wide.u32 	%rd10767, %r6578, %r6411;
	mul.wide.u32 	%rd10768, %r6583, %r6413;
	mul.wide.u32 	%rd10769, %r6576, %r6415;
	mul.wide.u32 	%rd10770, %r6582, %r6417;
	mul.wide.u32 	%rd10771, %r6574, %r6419;
	mul.wide.u32 	%rd10772, %r6573, %r6421;
	add.s64 	%rd10773, %rd10771, %rd10772;
	add.s64 	%rd10774, %rd10773, %rd10770;
	add.s64 	%rd10775, %rd10774, %rd10769;
	add.s64 	%rd10776, %rd10775, %rd10768;
	add.s64 	%rd10777, %rd10776, %rd10767;
	add.s64 	%rd10778, %rd10777, %rd10766;
	add.s64 	%rd10779, %rd10778, %rd10765;
	add.s64 	%rd10780, %rd10779, %rd10764;
	add.s64 	%rd10781, %rd10780, %rd10719;
	mul.wide.u32 	%rd10782, %r6585, %r6408;
	mul.wide.u32 	%rd10783, %r6580, %r6411;
	mul.wide.u32 	%rd10784, %r6584, %r6413;
	mul.wide.u32 	%rd10785, %r6578, %r6415;
	mul.wide.u32 	%rd10786, %r6583, %r6417;
	mul.wide.u32 	%rd10787, %r6576, %r6419;
	mul.wide.u32 	%rd10788, %r6582, %r6421;
	mul.wide.u32 	%rd10789, %r6585, %r6413;
	mul.wide.u32 	%rd10790, %r6580, %r6415;
	mul.wide.u32 	%rd10791, %r6584, %r6417;
	mul.wide.u32 	%rd10792, %r6578, %r6419;
	mul.wide.u32 	%rd10793, %r6583, %r6421;
	mul.wide.u32 	%rd10794, %r6585, %r6417;
	mul.wide.u32 	%rd10795, %r6580, %r6419;
	mul.wide.u32 	%rd10796, %r6584, %r6421;
	mul.wide.u32 	%rd10797, %r6585, %r6421;
	and.b64  	%rd10798, %rd10781, 67108863;
	shr.u64 	%rd10799, %rd10781, 26;
	add.s64 	%rd10800, %rd10751, %rd10690;
	add.s64 	%rd10801, %rd10800, %rd10750;
	add.s64 	%rd10802, %rd10801, %rd10749;
	add.s64 	%rd10803, %rd10802, %rd10748;
	add.s64 	%rd10804, %rd10803, %rd10747;
	add.s64 	%rd10805, %rd10804, %rd10746;
	add.s64 	%rd10806, %rd10805, %rd10745;
	add.s64 	%rd10807, %rd10806, %rd10744;
	add.s64 	%rd10808, %rd10807, %rd10689;
	add.s64 	%rd10809, %rd10808, %rd10799;
	cvt.u32.u64 	%r6586, %rd10809;
	and.b32  	%r6587, %r6586, 33554431;
	shr.u64 	%rd10810, %rd10809, 25;
	add.s64 	%rd10811, %rd10722, %rd10721;
	add.s64 	%rd10812, %rd10811, %rd10788;
	add.s64 	%rd10813, %rd10812, %rd10787;
	add.s64 	%rd10814, %rd10813, %rd10786;
	add.s64 	%rd10815, %rd10814, %rd10785;
	add.s64 	%rd10816, %rd10815, %rd10784;
	add.s64 	%rd10817, %rd10816, %rd10783;
	add.s64 	%rd10818, %rd10817, %rd10782;
	add.s64 	%rd10819, %rd10818, %rd10720;
	add.s64 	%rd10820, %rd10819, %rd10810;
	cvt.u32.u64 	%r6588, %rd10820;
	and.b32  	%r9177, %r6588, 67108863;
	shr.u64 	%rd10821, %rd10820, 26;
	add.s64 	%rd10822, %rd10693, %rd10692;
	add.s64 	%rd10823, %rd10822, %rd10694;
	add.s64 	%rd10824, %rd10823, %rd10757;
	add.s64 	%rd10825, %rd10824, %rd10756;
	add.s64 	%rd10826, %rd10825, %rd10755;
	add.s64 	%rd10827, %rd10826, %rd10754;
	add.s64 	%rd10828, %rd10827, %rd10753;
	add.s64 	%rd10829, %rd10828, %rd10752;
	add.s64 	%rd10830, %rd10829, %rd10691;
	add.s64 	%rd10831, %rd10830, %rd10821;
	cvt.u32.u64 	%r6589, %rd10831;
	and.b32  	%r9175, %r6589, 33554431;
	shr.u64 	%rd10832, %rd10831, 25;
	add.s64 	%rd10833, %rd10725, %rd10724;
	add.s64 	%rd10834, %rd10833, %rd10726;
	add.s64 	%rd10835, %rd10834, %rd10727;
	add.s64 	%rd10836, %rd10835, %rd10793;
	add.s64 	%rd10837, %rd10836, %rd10792;
	add.s64 	%rd10838, %rd10837, %rd10791;
	add.s64 	%rd10839, %rd10838, %rd10790;
	add.s64 	%rd10840, %rd10839, %rd10789;
	add.s64 	%rd10841, %rd10840, %rd10723;
	add.s64 	%rd10842, %rd10841, %rd10832;
	cvt.u32.u64 	%r6590, %rd10842;
	and.b32  	%r9173, %r6590, 67108863;
	shr.u64 	%rd10843, %rd10842, 26;
	add.s64 	%rd10844, %rd10697, %rd10696;
	add.s64 	%rd10845, %rd10844, %rd10698;
	add.s64 	%rd10846, %rd10845, %rd10699;
	add.s64 	%rd10847, %rd10846, %rd10700;
	add.s64 	%rd10848, %rd10847, %rd10761;
	add.s64 	%rd10849, %rd10848, %rd10760;
	add.s64 	%rd10850, %rd10849, %rd10759;
	add.s64 	%rd10851, %rd10850, %rd10758;
	add.s64 	%rd10852, %rd10851, %rd10695;
	add.s64 	%rd10853, %rd10852, %rd10843;
	cvt.u32.u64 	%r6591, %rd10853;
	and.b32  	%r9171, %r6591, 33554431;
	shr.u64 	%rd10854, %rd10853, 25;
	add.s64 	%rd10855, %rd10730, %rd10729;
	add.s64 	%rd10856, %rd10855, %rd10731;
	add.s64 	%rd10857, %rd10856, %rd10732;
	add.s64 	%rd10858, %rd10857, %rd10733;
	add.s64 	%rd10859, %rd10858, %rd10734;
	add.s64 	%rd10860, %rd10859, %rd10796;
	add.s64 	%rd10861, %rd10860, %rd10795;
	add.s64 	%rd10862, %rd10861, %rd10794;
	add.s64 	%rd10863, %rd10862, %rd10728;
	add.s64 	%rd10864, %rd10863, %rd10854;
	cvt.u32.u64 	%r6592, %rd10864;
	and.b32  	%r9169, %r6592, 67108863;
	shr.u64 	%rd10865, %rd10864, 26;
	add.s64 	%rd10866, %rd10703, %rd10702;
	add.s64 	%rd10867, %rd10866, %rd10704;
	add.s64 	%rd10868, %rd10867, %rd10705;
	add.s64 	%rd10869, %rd10868, %rd10706;
	add.s64 	%rd10870, %rd10869, %rd10707;
	add.s64 	%rd10871, %rd10870, %rd10708;
	add.s64 	%rd10872, %rd10871, %rd10763;
	add.s64 	%rd10873, %rd10872, %rd10762;
	add.s64 	%rd10874, %rd10873, %rd10701;
	add.s64 	%rd10875, %rd10874, %rd10865;
	cvt.u32.u64 	%r6593, %rd10875;
	and.b32  	%r9167, %r6593, 33554431;
	shr.u64 	%rd10876, %rd10875, 25;
	add.s64 	%rd10877, %rd10737, %rd10736;
	add.s64 	%rd10878, %rd10877, %rd10738;
	add.s64 	%rd10879, %rd10878, %rd10739;
	add.s64 	%rd10880, %rd10879, %rd10740;
	add.s64 	%rd10881, %rd10880, %rd10741;
	add.s64 	%rd10882, %rd10881, %rd10742;
	add.s64 	%rd10883, %rd10882, %rd10743;
	add.s64 	%rd10884, %rd10883, %rd10797;
	add.s64 	%rd10885, %rd10884, %rd10735;
	add.s64 	%rd10886, %rd10885, %rd10876;
	cvt.u32.u64 	%r6594, %rd10886;
	and.b32  	%r9165, %r6594, 67108863;
	shr.u64 	%rd10887, %rd10886, 26;
	add.s64 	%rd10888, %rd10711, %rd10710;
	add.s64 	%rd10889, %rd10888, %rd10712;
	add.s64 	%rd10890, %rd10889, %rd10713;
	add.s64 	%rd10891, %rd10890, %rd10714;
	add.s64 	%rd10892, %rd10891, %rd10715;
	add.s64 	%rd10893, %rd10892, %rd10716;
	add.s64 	%rd10894, %rd10893, %rd10717;
	add.s64 	%rd10895, %rd10894, %rd10718;
	add.s64 	%rd10896, %rd10895, %rd10709;
	add.s64 	%rd10897, %rd10896, %rd10887;
	cvt.u32.u64 	%r6595, %rd10897;
	and.b32  	%r9163, %r6595, 33554431;
	shr.u64 	%rd10898, %rd10897, 25;
	and.b64  	%rd10899, %rd10898, 4294967295;
	mul.lo.s64 	%rd10900, %rd10899, 19;
	add.s64 	%rd10901, %rd10900, %rd10798;
	cvt.u32.u64 	%r6596, %rd10901;
	and.b32  	%r9181, %r6596, 67108863;
	shr.u64 	%rd10902, %rd10901, 26;
	cvt.u32.u64 	%r6597, %rd10902;
	add.s32 	%r9179, %r6587, %r6597;
	mul.wide.u32 	%rd10903, %r6514, %r6381;
	mul.wide.u32 	%rd10904, %r6473, %r6380;
	mul.wide.u32 	%rd10905, %r6514, %r6383;
	mul.wide.u32 	%rd10906, %r6473, %r6382;
	mul.wide.u32 	%rd10907, %r6478, %r6381;
	mul.wide.u32 	%rd10908, %r6483, %r6380;
	mul.wide.u32 	%rd10909, %r6514, %r6385;
	mul.wide.u32 	%rd10910, %r6473, %r6384;
	mul.wide.u32 	%rd10911, %r6478, %r6383;
	mul.wide.u32 	%rd10912, %r6483, %r6382;
	mul.wide.u32 	%rd10913, %r6488, %r6381;
	mul.wide.u32 	%rd10914, %r6493, %r6380;
	mul.wide.u32 	%rd10915, %r6514, %r6387;
	mul.wide.u32 	%rd10916, %r6473, %r6386;
	mul.wide.u32 	%rd10917, %r6478, %r6385;
	mul.wide.u32 	%rd10918, %r6483, %r6384;
	mul.wide.u32 	%rd10919, %r6488, %r6383;
	mul.wide.u32 	%rd10920, %r6493, %r6382;
	mul.wide.u32 	%rd10921, %r6498, %r6381;
	mul.wide.u32 	%rd10922, %r6503, %r6380;
	mul.wide.u32 	%rd10923, %r6514, %r6389;
	mul.wide.u32 	%rd10924, %r6473, %r6388;
	mul.wide.u32 	%rd10925, %r6478, %r6387;
	mul.wide.u32 	%rd10926, %r6483, %r6386;
	mul.wide.u32 	%rd10927, %r6488, %r6385;
	mul.wide.u32 	%rd10928, %r6493, %r6384;
	mul.wide.u32 	%rd10929, %r6498, %r6383;
	mul.wide.u32 	%rd10930, %r6503, %r6382;
	mul.wide.u32 	%rd10931, %r6508, %r6381;
	mul.wide.u32 	%rd10932, %r6513, %r6380;
	shl.b32 	%r6598, %r6471, 1;
	and.b32  	%r6599, %r6598, 67108862;
	shl.b32 	%r6600, %r6481, 1;
	and.b32  	%r6601, %r6600, 67108862;
	shl.b32 	%r6602, %r6491, 1;
	and.b32  	%r6603, %r6602, 67108862;
	shl.b32 	%r6604, %r6501, 1;
	and.b32  	%r6605, %r6604, 67108862;
	mul.wide.u32 	%rd10933, %r6514, %r6380;
	mul.wide.u32 	%rd10934, %r6514, %r6382;
	mul.wide.u32 	%rd10935, %r6599, %r6381;
	mul.wide.u32 	%rd10936, %r6478, %r6380;
	mul.wide.u32 	%rd10937, %r6514, %r6384;
	mul.wide.u32 	%rd10938, %r6599, %r6383;
	mul.wide.u32 	%rd10939, %r6478, %r6382;
	mul.wide.u32 	%rd10940, %r6601, %r6381;
	mul.wide.u32 	%rd10941, %r6488, %r6380;
	mul.wide.u32 	%rd10942, %r6514, %r6386;
	mul.wide.u32 	%rd10943, %r6599, %r6385;
	mul.wide.u32 	%rd10944, %r6478, %r6384;
	mul.wide.u32 	%rd10945, %r6601, %r6383;
	mul.wide.u32 	%rd10946, %r6488, %r6382;
	mul.wide.u32 	%rd10947, %r6603, %r6381;
	mul.wide.u32 	%rd10948, %r6498, %r6380;
	mul.wide.u32 	%rd10949, %r6514, %r6388;
	mul.wide.u32 	%rd10950, %r6599, %r6387;
	mul.wide.u32 	%rd10951, %r6478, %r6386;
	mul.wide.u32 	%rd10952, %r6601, %r6385;
	mul.wide.u32 	%rd10953, %r6488, %r6384;
	mul.wide.u32 	%rd10954, %r6603, %r6383;
	mul.wide.u32 	%rd10955, %r6498, %r6382;
	mul.wide.u32 	%rd10956, %r6605, %r6381;
	mul.wide.u32 	%rd10957, %r6508, %r6380;
	mul.lo.s32 	%r6606, %r6473, 38;
	mul.lo.s32 	%r6607, %r6478, 19;
	mul.lo.s32 	%r6608, %r6483, 19;
	mul.lo.s32 	%r6609, %r6488, 19;
	mul.lo.s32 	%r6610, %r6493, 19;
	mul.lo.s32 	%r6611, %r6498, 19;
	mul.lo.s32 	%r6612, %r6503, 19;
	mul.lo.s32 	%r6613, %r6508, 19;
	mul.lo.s32 	%r6614, %r6513, 19;
	mul.wide.u32 	%rd10958, %r6614, %r6382;
	mul.wide.u32 	%rd10959, %r6613, %r6383;
	mul.wide.u32 	%rd10960, %r6612, %r6384;
	mul.wide.u32 	%rd10961, %r6611, %r6385;
	mul.wide.u32 	%rd10962, %r6610, %r6386;
	mul.wide.u32 	%rd10963, %r6609, %r6387;
	mul.wide.u32 	%rd10964, %r6608, %r6388;
	mul.wide.u32 	%rd10965, %r6607, %r6389;
	mul.wide.u32 	%rd10966, %r6614, %r6384;
	mul.wide.u32 	%rd10967, %r6613, %r6385;
	mul.wide.u32 	%rd10968, %r6612, %r6386;
	mul.wide.u32 	%rd10969, %r6611, %r6387;
	mul.wide.u32 	%rd10970, %r6610, %r6388;
	mul.wide.u32 	%rd10971, %r6609, %r6389;
	mul.wide.u32 	%rd10972, %r6614, %r6386;
	mul.wide.u32 	%rd10973, %r6613, %r6387;
	mul.wide.u32 	%rd10974, %r6612, %r6388;
	mul.wide.u32 	%rd10975, %r6611, %r6389;
	mul.wide.u32 	%rd10976, %r6614, %r6388;
	mul.wide.u32 	%rd10977, %r6613, %r6389;
	mul.lo.s32 	%r6615, %r6483, 38;
	mul.lo.s32 	%r6616, %r6493, 38;
	mul.lo.s32 	%r6617, %r6503, 38;
	mul.lo.s32 	%r6618, %r6513, 38;
	mul.wide.u32 	%rd10978, %r6618, %r6381;
	mul.wide.u32 	%rd10979, %r6613, %r6382;
	mul.wide.u32 	%rd10980, %r6617, %r6383;
	mul.wide.u32 	%rd10981, %r6611, %r6384;
	mul.wide.u32 	%rd10982, %r6616, %r6385;
	mul.wide.u32 	%rd10983, %r6609, %r6386;
	mul.wide.u32 	%rd10984, %r6615, %r6387;
	mul.wide.u32 	%rd10985, %r6607, %r6388;
	mul.wide.u32 	%rd10986, %r6606, %r6389;
	add.s64 	%rd10987, %rd10985, %rd10986;
	add.s64 	%rd10988, %rd10987, %rd10984;
	add.s64 	%rd10989, %rd10988, %rd10983;
	add.s64 	%rd10990, %rd10989, %rd10982;
	add.s64 	%rd10991, %rd10990, %rd10981;
	add.s64 	%rd10992, %rd10991, %rd10980;
	add.s64 	%rd10993, %rd10992, %rd10979;
	add.s64 	%rd10994, %rd10993, %rd10978;
	add.s64 	%rd10995, %rd10994, %rd10933;
	mul.wide.u32 	%rd10996, %r6618, %r6383;
	mul.wide.u32 	%rd10997, %r6613, %r6384;
	mul.wide.u32 	%rd10998, %r6617, %r6385;
	mul.wide.u32 	%rd10999, %r6611, %r6386;
	mul.wide.u32 	%rd11000, %r6616, %r6387;
	mul.wide.u32 	%rd11001, %r6609, %r6388;
	mul.wide.u32 	%rd11002, %r6615, %r6389;
	mul.wide.u32 	%rd11003, %r6618, %r6385;
	mul.wide.u32 	%rd11004, %r6613, %r6386;
	mul.wide.u32 	%rd11005, %r6617, %r6387;
	mul.wide.u32 	%rd11006, %r6611, %r6388;
	mul.wide.u32 	%rd11007, %r6616, %r6389;
	mul.wide.u32 	%rd11008, %r6618, %r6387;
	mul.wide.u32 	%rd11009, %r6613, %r6388;
	mul.wide.u32 	%rd11010, %r6617, %r6389;
	mul.wide.u32 	%rd11011, %r6618, %r6389;
	and.b64  	%rd11012, %rd10995, 67108863;
	shr.u64 	%rd11013, %rd10995, 26;
	add.s64 	%rd11014, %rd10965, %rd10904;
	add.s64 	%rd11015, %rd11014, %rd10964;
	add.s64 	%rd11016, %rd11015, %rd10963;
	add.s64 	%rd11017, %rd11016, %rd10962;
	add.s64 	%rd11018, %rd11017, %rd10961;
	add.s64 	%rd11019, %rd11018, %rd10960;
	add.s64 	%rd11020, %rd11019, %rd10959;
	add.s64 	%rd11021, %rd11020, %rd10958;
	add.s64 	%rd11022, %rd11021, %rd10903;
	add.s64 	%rd11023, %rd11022, %rd11013;
	cvt.u32.u64 	%r6619, %rd11023;
	and.b32  	%r6620, %r6619, 33554431;
	shr.u64 	%rd11024, %rd11023, 25;
	add.s64 	%rd11025, %rd10936, %rd10935;
	add.s64 	%rd11026, %rd11025, %rd11002;
	add.s64 	%rd11027, %rd11026, %rd11001;
	add.s64 	%rd11028, %rd11027, %rd11000;
	add.s64 	%rd11029, %rd11028, %rd10999;
	add.s64 	%rd11030, %rd11029, %rd10998;
	add.s64 	%rd11031, %rd11030, %rd10997;
	add.s64 	%rd11032, %rd11031, %rd10996;
	add.s64 	%rd11033, %rd11032, %rd10934;
	add.s64 	%rd11034, %rd11033, %rd11024;
	cvt.u32.u64 	%r6621, %rd11034;
	and.b32  	%r9178, %r6621, 67108863;
	shr.u64 	%rd11035, %rd11034, 26;
	add.s64 	%rd11036, %rd10907, %rd10906;
	add.s64 	%rd11037, %rd11036, %rd10908;
	add.s64 	%rd11038, %rd11037, %rd10971;
	add.s64 	%rd11039, %rd11038, %rd10970;
	add.s64 	%rd11040, %rd11039, %rd10969;
	add.s64 	%rd11041, %rd11040, %rd10968;
	add.s64 	%rd11042, %rd11041, %rd10967;
	add.s64 	%rd11043, %rd11042, %rd10966;
	add.s64 	%rd11044, %rd11043, %rd10905;
	add.s64 	%rd11045, %rd11044, %rd11035;
	cvt.u32.u64 	%r6622, %rd11045;
	and.b32  	%r9176, %r6622, 33554431;
	shr.u64 	%rd11046, %rd11045, 25;
	add.s64 	%rd11047, %rd10939, %rd10938;
	add.s64 	%rd11048, %rd11047, %rd10940;
	add.s64 	%rd11049, %rd11048, %rd10941;
	add.s64 	%rd11050, %rd11049, %rd11007;
	add.s64 	%rd11051, %rd11050, %rd11006;
	add.s64 	%rd11052, %rd11051, %rd11005;
	add.s64 	%rd11053, %rd11052, %rd11004;
	add.s64 	%rd11054, %rd11053, %rd11003;
	add.s64 	%rd11055, %rd11054, %rd10937;
	add.s64 	%rd11056, %rd11055, %rd11046;
	cvt.u32.u64 	%r6623, %rd11056;
	and.b32  	%r9174, %r6623, 67108863;
	shr.u64 	%rd11057, %rd11056, 26;
	add.s64 	%rd11058, %rd10911, %rd10910;
	add.s64 	%rd11059, %rd11058, %rd10912;
	add.s64 	%rd11060, %rd11059, %rd10913;
	add.s64 	%rd11061, %rd11060, %rd10914;
	add.s64 	%rd11062, %rd11061, %rd10975;
	add.s64 	%rd11063, %rd11062, %rd10974;
	add.s64 	%rd11064, %rd11063, %rd10973;
	add.s64 	%rd11065, %rd11064, %rd10972;
	add.s64 	%rd11066, %rd11065, %rd10909;
	add.s64 	%rd11067, %rd11066, %rd11057;
	cvt.u32.u64 	%r6624, %rd11067;
	and.b32  	%r9172, %r6624, 33554431;
	shr.u64 	%rd11068, %rd11067, 25;
	add.s64 	%rd11069, %rd10944, %rd10943;
	add.s64 	%rd11070, %rd11069, %rd10945;
	add.s64 	%rd11071, %rd11070, %rd10946;
	add.s64 	%rd11072, %rd11071, %rd10947;
	add.s64 	%rd11073, %rd11072, %rd10948;
	add.s64 	%rd11074, %rd11073, %rd11010;
	add.s64 	%rd11075, %rd11074, %rd11009;
	add.s64 	%rd11076, %rd11075, %rd11008;
	add.s64 	%rd11077, %rd11076, %rd10942;
	add.s64 	%rd11078, %rd11077, %rd11068;
	cvt.u32.u64 	%r6625, %rd11078;
	and.b32  	%r9170, %r6625, 67108863;
	shr.u64 	%rd11079, %rd11078, 26;
	add.s64 	%rd11080, %rd10917, %rd10916;
	add.s64 	%rd11081, %rd11080, %rd10918;
	add.s64 	%rd11082, %rd11081, %rd10919;
	add.s64 	%rd11083, %rd11082, %rd10920;
	add.s64 	%rd11084, %rd11083, %rd10921;
	add.s64 	%rd11085, %rd11084, %rd10922;
	add.s64 	%rd11086, %rd11085, %rd10977;
	add.s64 	%rd11087, %rd11086, %rd10976;
	add.s64 	%rd11088, %rd11087, %rd10915;
	add.s64 	%rd11089, %rd11088, %rd11079;
	cvt.u32.u64 	%r6626, %rd11089;
	and.b32  	%r9168, %r6626, 33554431;
	shr.u64 	%rd11090, %rd11089, 25;
	add.s64 	%rd11091, %rd10951, %rd10950;
	add.s64 	%rd11092, %rd11091, %rd10952;
	add.s64 	%rd11093, %rd11092, %rd10953;
	add.s64 	%rd11094, %rd11093, %rd10954;
	add.s64 	%rd11095, %rd11094, %rd10955;
	add.s64 	%rd11096, %rd11095, %rd10956;
	add.s64 	%rd11097, %rd11096, %rd10957;
	add.s64 	%rd11098, %rd11097, %rd11011;
	add.s64 	%rd11099, %rd11098, %rd10949;
	add.s64 	%rd11100, %rd11099, %rd11090;
	cvt.u32.u64 	%r6627, %rd11100;
	and.b32  	%r9166, %r6627, 67108863;
	shr.u64 	%rd11101, %rd11100, 26;
	add.s64 	%rd11102, %rd10925, %rd10924;
	add.s64 	%rd11103, %rd11102, %rd10926;
	add.s64 	%rd11104, %rd11103, %rd10927;
	add.s64 	%rd11105, %rd11104, %rd10928;
	add.s64 	%rd11106, %rd11105, %rd10929;
	add.s64 	%rd11107, %rd11106, %rd10930;
	add.s64 	%rd11108, %rd11107, %rd10931;
	add.s64 	%rd11109, %rd11108, %rd10932;
	add.s64 	%rd11110, %rd11109, %rd10923;
	add.s64 	%rd11111, %rd11110, %rd11101;
	cvt.u32.u64 	%r6628, %rd11111;
	and.b32  	%r9164, %r6628, 33554431;
	shr.u64 	%rd11112, %rd11111, 25;
	and.b64  	%rd11113, %rd11112, 4294967295;
	mul.lo.s64 	%rd11114, %rd11113, 19;
	add.s64 	%rd11115, %rd11114, %rd11012;
	cvt.u32.u64 	%r6629, %rd11115;
	and.b32  	%r9182, %r6629, 67108863;
	shr.u64 	%rd11116, %rd11115, 26;
	cvt.u32.u64 	%r6630, %rd11116;
	add.s32 	%r9180, %r6620, %r6630;
	mul.wide.u32 	%rd11117, %r6564, %r6473;
	mul.wide.u32 	%rd11118, %r6514, %r6523;
	mul.wide.u32 	%rd11119, %r6564, %r6483;
	mul.wide.u32 	%rd11120, %r6478, %r6523;
	mul.wide.u32 	%rd11121, %r6528, %r6473;
	mul.wide.u32 	%rd11122, %r6514, %r6533;
	mul.wide.u32 	%rd11123, %r6564, %r6493;
	mul.wide.u32 	%rd11124, %r6488, %r6523;
	mul.wide.u32 	%rd11125, %r6483, %r6528;
	mul.wide.u32 	%rd11126, %r6533, %r6478;
	mul.wide.u32 	%rd11127, %r6538, %r6473;
	mul.wide.u32 	%rd11128, %r6514, %r6543;
	mul.wide.u32 	%rd11129, %r6564, %r6503;
	mul.wide.u32 	%rd11130, %r6498, %r6523;
	mul.wide.u32 	%rd11131, %r6493, %r6528;
	mul.wide.u32 	%rd11132, %r6488, %r6533;
	mul.wide.u32 	%rd11133, %r6538, %r6483;
	mul.wide.u32 	%rd11134, %r6543, %r6478;
	mul.wide.u32 	%rd11135, %r6548, %r6473;
	mul.wide.u32 	%rd11136, %r6514, %r6553;
	mul.wide.u32 	%rd11137, %r6564, %r6513;
	mul.wide.u32 	%rd11138, %r6508, %r6523;
	mul.wide.u32 	%rd11139, %r6503, %r6528;
	mul.wide.u32 	%rd11140, %r6498, %r6533;
	mul.wide.u32 	%rd11141, %r6493, %r6538;
	mul.wide.u32 	%rd11142, %r6543, %r6488;
	mul.wide.u32 	%rd11143, %r6548, %r6483;
	mul.wide.u32 	%rd11144, %r6553, %r6478;
	mul.wide.u32 	%rd11145, %r6558, %r6473;
	mul.wide.u32 	%rd11146, %r6514, %r6563;
	mul.wide.u32 	%rd11147, %r6564, %r6514;
	mul.wide.u32 	%rd11148, %r6564, %r6478;
	mul.wide.u32 	%rd11149, %r6566, %r6473;
	mul.wide.u32 	%rd11150, %r6514, %r6528;
	mul.wide.u32 	%rd11151, %r6564, %r6488;
	mul.wide.u32 	%rd11152, %r6483, %r6566;
	mul.wide.u32 	%rd11153, %r6528, %r6478;
	mul.wide.u32 	%rd11154, %r6568, %r6473;
	mul.wide.u32 	%rd11155, %r6514, %r6538;
	mul.wide.u32 	%rd11156, %r6564, %r6498;
	mul.wide.u32 	%rd11157, %r6493, %r6566;
	mul.wide.u32 	%rd11158, %r6488, %r6528;
	mul.wide.u32 	%rd11159, %r6568, %r6483;
	mul.wide.u32 	%rd11160, %r6538, %r6478;
	mul.wide.u32 	%rd11161, %r6570, %r6473;
	mul.wide.u32 	%rd11162, %r6514, %r6548;
	mul.wide.u32 	%rd11163, %r6564, %r6508;
	mul.wide.u32 	%rd11164, %r6503, %r6566;
	mul.wide.u32 	%rd11165, %r6498, %r6528;
	mul.wide.u32 	%rd11166, %r6493, %r6568;
	mul.wide.u32 	%rd11167, %r6538, %r6488;
	mul.wide.u32 	%rd11168, %r6570, %r6483;
	mul.wide.u32 	%rd11169, %r6548, %r6478;
	mul.wide.u32 	%rd11170, %r6572, %r6473;
	mul.wide.u32 	%rd11171, %r6514, %r6558;
	mul.wide.u32 	%rd11172, %r6581, %r6478;
	mul.wide.u32 	%rd11173, %r6580, %r6483;
	mul.wide.u32 	%rd11174, %r6579, %r6488;
	mul.wide.u32 	%rd11175, %r6578, %r6493;
	mul.wide.u32 	%rd11176, %r6498, %r6577;
	mul.wide.u32 	%rd11177, %r6503, %r6576;
	mul.wide.u32 	%rd11178, %r6508, %r6575;
	mul.wide.u32 	%rd11179, %r6513, %r6574;
	mul.wide.u32 	%rd11180, %r6581, %r6488;
	mul.wide.u32 	%rd11181, %r6580, %r6493;
	mul.wide.u32 	%rd11182, %r6579, %r6498;
	mul.wide.u32 	%rd11183, %r6503, %r6578;
	mul.wide.u32 	%rd11184, %r6508, %r6577;
	mul.wide.u32 	%rd11185, %r6513, %r6576;
	mul.wide.u32 	%rd11186, %r6581, %r6498;
	mul.wide.u32 	%rd11187, %r6580, %r6503;
	mul.wide.u32 	%rd11188, %r6508, %r6579;
	mul.wide.u32 	%rd11189, %r6513, %r6578;
	mul.wide.u32 	%rd11190, %r6581, %r6508;
	mul.wide.u32 	%rd11191, %r6513, %r6580;
	mul.wide.u32 	%rd11192, %r6585, %r6473;
	mul.wide.u32 	%rd11193, %r6580, %r6478;
	mul.wide.u32 	%rd11194, %r6584, %r6483;
	mul.wide.u32 	%rd11195, %r6578, %r6488;
	mul.wide.u32 	%rd11196, %r6583, %r6493;
	mul.wide.u32 	%rd11197, %r6498, %r6576;
	mul.wide.u32 	%rd11198, %r6503, %r6582;
	mul.wide.u32 	%rd11199, %r6508, %r6574;
	mul.wide.u32 	%rd11200, %r6513, %r6573;
	add.s64 	%rd11201, %rd11197, %rd11196;
	add.s64 	%rd11202, %rd11201, %rd11195;
	add.s64 	%rd11203, %rd11202, %rd11198;
	add.s64 	%rd11204, %rd11203, %rd11194;
	add.s64 	%rd11205, %rd11204, %rd11199;
	add.s64 	%rd11206, %rd11205, %rd11193;
	add.s64 	%rd11207, %rd11206, %rd11200;
	add.s64 	%rd11208, %rd11207, %rd11192;
	add.s64 	%rd11209, %rd11208, %rd11147;
	mul.wide.u32 	%rd11210, %r6585, %r6483;
	mul.wide.u32 	%rd11211, %r6580, %r6488;
	mul.wide.u32 	%rd11212, %r6584, %r6493;
	mul.wide.u32 	%rd11213, %r6578, %r6498;
	mul.wide.u32 	%rd11214, %r6503, %r6583;
	mul.wide.u32 	%rd11215, %r6508, %r6576;
	mul.wide.u32 	%rd11216, %r6513, %r6582;
	mul.wide.u32 	%rd11217, %r6585, %r6493;
	mul.wide.u32 	%rd11218, %r6580, %r6498;
	mul.wide.u32 	%rd11219, %r6584, %r6503;
	mul.wide.u32 	%rd11220, %r6508, %r6578;
	mul.wide.u32 	%rd11221, %r6513, %r6583;
	mul.wide.u32 	%rd11222, %r6585, %r6503;
	mul.wide.u32 	%rd11223, %r6580, %r6508;
	mul.wide.u32 	%rd11224, %r6513, %r6584;
	mul.wide.u32 	%rd11225, %r6585, %r6513;
	and.b64  	%rd11226, %rd11209, 67108863;
	shr.u64 	%rd11227, %rd11209, 26;
	add.s64 	%rd11228, %rd11175, %rd11176;
	add.s64 	%rd11229, %rd11228, %rd11177;
	add.s64 	%rd11230, %rd11229, %rd11174;
	add.s64 	%rd11231, %rd11230, %rd11178;
	add.s64 	%rd11232, %rd11231, %rd11173;
	add.s64 	%rd11233, %rd11232, %rd11179;
	add.s64 	%rd11234, %rd11233, %rd11172;
	add.s64 	%rd11235, %rd11234, %rd11118;
	add.s64 	%rd11236, %rd11235, %rd11117;
	add.s64 	%rd11237, %rd11236, %rd11227;
	cvt.u32.u64 	%r6631, %rd11237;
	and.b32  	%r6632, %r6631, 33554431;
	shr.u64 	%rd11238, %rd11237, 25;
	add.s64 	%rd11239, %rd11213, %rd11149;
	add.s64 	%rd11240, %rd11239, %rd11214;
	add.s64 	%rd11241, %rd11240, %rd11212;
	add.s64 	%rd11242, %rd11241, %rd11215;
	add.s64 	%rd11243, %rd11242, %rd11211;
	add.s64 	%rd11244, %rd11243, %rd11216;
	add.s64 	%rd11245, %rd11244, %rd11210;
	add.s64 	%rd11246, %rd11245, %rd11148;
	add.s64 	%rd11247, %rd11246, %rd11150;
	add.s64 	%rd11248, %rd11247, %rd11238;
	cvt.u32.u64 	%r6633, %rd11248;
	and.b32  	%r9160, %r6633, 67108863;
	shr.u64 	%rd11249, %rd11248, 26;
	add.s64 	%rd11250, %rd11121, %rd11120;
	add.s64 	%rd11251, %rd11250, %rd11183;
	add.s64 	%rd11252, %rd11251, %rd11182;
	add.s64 	%rd11253, %rd11252, %rd11184;
	add.s64 	%rd11254, %rd11253, %rd11181;
	add.s64 	%rd11255, %rd11254, %rd11185;
	add.s64 	%rd11256, %rd11255, %rd11180;
	add.s64 	%rd11257, %rd11256, %rd11119;
	add.s64 	%rd11258, %rd11257, %rd11122;
	add.s64 	%rd11259, %rd11258, %rd11249;
	cvt.u32.u64 	%r6634, %rd11259;
	and.b32  	%r9159, %r6634, 33554431;
	shr.u64 	%rd11260, %rd11259, 25;
	add.s64 	%rd11261, %rd11152, %rd11153;
	add.s64 	%rd11262, %rd11261, %rd11154;
	add.s64 	%rd11263, %rd11262, %rd11219;
	add.s64 	%rd11264, %rd11263, %rd11220;
	add.s64 	%rd11265, %rd11264, %rd11218;
	add.s64 	%rd11266, %rd11265, %rd11221;
	add.s64 	%rd11267, %rd11266, %rd11217;
	add.s64 	%rd11268, %rd11267, %rd11151;
	add.s64 	%rd11269, %rd11268, %rd11155;
	add.s64 	%rd11270, %rd11269, %rd11260;
	cvt.u32.u64 	%r6635, %rd11270;
	and.b32  	%r9158, %r6635, 67108863;
	shr.u64 	%rd11271, %rd11270, 26;
	add.s64 	%rd11272, %rd11126, %rd11125;
	add.s64 	%rd11273, %rd11272, %rd11124;
	add.s64 	%rd11274, %rd11273, %rd11127;
	add.s64 	%rd11275, %rd11274, %rd11188;
	add.s64 	%rd11276, %rd11275, %rd11187;
	add.s64 	%rd11277, %rd11276, %rd11189;
	add.s64 	%rd11278, %rd11277, %rd11186;
	add.s64 	%rd11279, %rd11278, %rd11123;
	add.s64 	%rd11280, %rd11279, %rd11128;
	add.s64 	%rd11281, %rd11280, %rd11271;
	cvt.u32.u64 	%r6636, %rd11281;
	and.b32  	%r9157, %r6636, 33554431;
	shr.u64 	%rd11282, %rd11281, 25;
	add.s64 	%rd11283, %rd11158, %rd11159;
	add.s64 	%rd11284, %rd11283, %rd11160;
	add.s64 	%rd11285, %rd11284, %rd11157;
	add.s64 	%rd11286, %rd11285, %rd11161;
	add.s64 	%rd11287, %rd11286, %rd11223;
	add.s64 	%rd11288, %rd11287, %rd11224;
	add.s64 	%rd11289, %rd11288, %rd11222;
	add.s64 	%rd11290, %rd11289, %rd11156;
	add.s64 	%rd11291, %rd11290, %rd11162;
	add.s64 	%rd11292, %rd11291, %rd11282;
	cvt.u32.u64 	%r6637, %rd11292;
	and.b32  	%r9156, %r6637, 67108863;
	shr.u64 	%rd11293, %rd11292, 26;
	add.s64 	%rd11294, %rd11133, %rd11132;
	add.s64 	%rd11295, %rd11294, %rd11131;
	add.s64 	%rd11296, %rd11295, %rd11134;
	add.s64 	%rd11297, %rd11296, %rd11130;
	add.s64 	%rd11298, %rd11297, %rd11135;
	add.s64 	%rd11299, %rd11298, %rd11191;
	add.s64 	%rd11300, %rd11299, %rd11190;
	add.s64 	%rd11301, %rd11300, %rd11129;
	add.s64 	%rd11302, %rd11301, %rd11136;
	add.s64 	%rd11303, %rd11302, %rd11293;
	cvt.u32.u64 	%r6638, %rd11303;
	and.b32  	%r9155, %r6638, 33554431;
	shr.u64 	%rd11304, %rd11303, 25;
	add.s64 	%rd11305, %rd11166, %rd11167;
	add.s64 	%rd11306, %rd11305, %rd11168;
	add.s64 	%rd11307, %rd11306, %rd11165;
	add.s64 	%rd11308, %rd11307, %rd11169;
	add.s64 	%rd11309, %rd11308, %rd11164;
	add.s64 	%rd11310, %rd11309, %rd11170;
	add.s64 	%rd11311, %rd11310, %rd11225;
	add.s64 	%rd11312, %rd11311, %rd11163;
	add.s64 	%rd11313, %rd11312, %rd11171;
	add.s64 	%rd11314, %rd11313, %rd11304;
	cvt.u32.u64 	%r6639, %rd11314;
	and.b32  	%r9154, %r6639, 67108863;
	shr.u64 	%rd11315, %rd11314, 26;
	add.s64 	%rd11316, %rd11142, %rd11141;
	add.s64 	%rd11317, %rd11316, %rd11140;
	add.s64 	%rd11318, %rd11317, %rd11143;
	add.s64 	%rd11319, %rd11318, %rd11139;
	add.s64 	%rd11320, %rd11319, %rd11144;
	add.s64 	%rd11321, %rd11320, %rd11138;
	add.s64 	%rd11322, %rd11321, %rd11145;
	add.s64 	%rd11323, %rd11322, %rd11137;
	add.s64 	%rd11324, %rd11323, %rd11146;
	add.s64 	%rd11325, %rd11324, %rd11315;
	cvt.u32.u64 	%r6640, %rd11325;
	and.b32  	%r9153, %r6640, 33554431;
	shr.u64 	%rd11326, %rd11325, 25;
	and.b64  	%rd11327, %rd11326, 4294967295;
	mul.lo.s64 	%rd11328, %rd11327, 19;
	add.s64 	%rd11329, %rd11328, %rd11226;
	cvt.u32.u64 	%r6641, %rd11329;
	and.b32  	%r9162, %r6641, 67108863;
	shr.u64 	%rd11330, %rd11329, 26;
	cvt.u32.u64 	%r6642, %rd11330;
	add.s32 	%r9161, %r6632, %r6642;
	mul.wide.u32 	%rd11331, %r6398, %r6380;
	mul.wide.u32 	%rd11332, %r6393, %r6381;
	mul.wide.u32 	%rd11333, %r6408, %r6380;
	mul.wide.u32 	%rd11334, %r6403, %r6381;
	mul.wide.u32 	%rd11335, %r6398, %r6382;
	mul.wide.u32 	%rd11336, %r6393, %r6383;
	mul.wide.u32 	%rd11337, %r6380, %r6413;
	mul.wide.u32 	%rd11338, %r6411, %r6381;
	mul.wide.u32 	%rd11339, %r6408, %r6382;
	mul.wide.u32 	%rd11340, %r6403, %r6383;
	mul.wide.u32 	%rd11341, %r6398, %r6384;
	mul.wide.u32 	%rd11342, %r6393, %r6385;
	mul.wide.u32 	%rd11343, %r6380, %r6417;
	mul.wide.u32 	%rd11344, %r6381, %r6415;
	mul.wide.u32 	%rd11345, %r6413, %r6382;
	mul.wide.u32 	%rd11346, %r6411, %r6383;
	mul.wide.u32 	%rd11347, %r6408, %r6384;
	mul.wide.u32 	%rd11348, %r6403, %r6385;
	mul.wide.u32 	%rd11349, %r6398, %r6386;
	mul.wide.u32 	%rd11350, %r6393, %r6387;
	mul.wide.u32 	%rd11351, %r6380, %r6421;
	mul.wide.u32 	%rd11352, %r6381, %r6419;
	mul.wide.u32 	%rd11353, %r6417, %r6382;
	mul.wide.u32 	%rd11354, %r6415, %r6383;
	mul.wide.u32 	%rd11355, %r6413, %r6384;
	mul.wide.u32 	%rd11356, %r6411, %r6385;
	mul.wide.u32 	%rd11357, %r6408, %r6386;
	mul.wide.u32 	%rd11358, %r6403, %r6387;
	mul.wide.u32 	%rd11359, %r6398, %r6388;
	mul.wide.u32 	%rd11360, %r6393, %r6389;
	shl.b32 	%r6643, %r6381, 1;
	shl.b32 	%r6644, %r6383, 1;
	shl.b32 	%r6645, %r6385, 1;
	shl.b32 	%r6646, %r6387, 1;
	mul.wide.u32 	%rd11361, %r6393, %r6380;
	mul.wide.u32 	%rd11362, %r6403, %r6380;
	mul.wide.u32 	%rd11363, %r6398, %r6643;
	mul.wide.u32 	%rd11364, %r6393, %r6382;
	mul.wide.u32 	%rd11365, %r6411, %r6380;
	mul.wide.u32 	%rd11366, %r6408, %r6643;
	mul.wide.u32 	%rd11367, %r6403, %r6382;
	mul.wide.u32 	%rd11368, %r6398, %r6644;
	mul.wide.u32 	%rd11369, %r6393, %r6384;
	mul.wide.u32 	%rd11370, %r6380, %r6415;
	mul.wide.u32 	%rd11371, %r6643, %r6413;
	mul.wide.u32 	%rd11372, %r6411, %r6382;
	mul.wide.u32 	%rd11373, %r6408, %r6644;
	mul.wide.u32 	%rd11374, %r6403, %r6384;
	mul.wide.u32 	%rd11375, %r6398, %r6645;
	mul.wide.u32 	%rd11376, %r6393, %r6386;
	mul.wide.u32 	%rd11377, %r6380, %r6419;
	mul.wide.u32 	%rd11378, %r6643, %r6417;
	mul.wide.u32 	%rd11379, %r6415, %r6382;
	mul.wide.u32 	%rd11380, %r6413, %r6644;
	mul.wide.u32 	%rd11381, %r6411, %r6384;
	mul.wide.u32 	%rd11382, %r6408, %r6645;
	mul.wide.u32 	%rd11383, %r6403, %r6386;
	mul.wide.u32 	%rd11384, %r6398, %r6646;
	mul.wide.u32 	%rd11385, %r6393, %r6388;
	mul.lo.s32 	%r6647, %r6381, 38;
	mul.lo.s32 	%r6648, %r6382, 19;
	mul.lo.s32 	%r6649, %r6383, 19;
	mul.lo.s32 	%r6650, %r6384, 19;
	mul.lo.s32 	%r6651, %r6385, 19;
	mul.lo.s32 	%r6652, %r6386, 19;
	mul.lo.s32 	%r6653, %r6387, 19;
	mul.lo.s32 	%r6654, %r6388, 19;
	mul.lo.s32 	%r6655, %r6389, 19;
	mul.wide.u32 	%rd11386, %r6403, %r6655;
	mul.wide.u32 	%rd11387, %r6408, %r6654;
	mul.wide.u32 	%rd11388, %r6411, %r6653;
	mul.wide.u32 	%rd11389, %r6652, %r6413;
	mul.wide.u32 	%rd11390, %r6415, %r6651;
	mul.wide.u32 	%rd11391, %r6417, %r6650;
	mul.wide.u32 	%rd11392, %r6419, %r6649;
	mul.wide.u32 	%rd11393, %r6421, %r6648;
	mul.wide.u32 	%rd11394, %r6411, %r6655;
	mul.wide.u32 	%rd11395, %r6654, %r6413;
	mul.wide.u32 	%rd11396, %r6653, %r6415;
	mul.wide.u32 	%rd11397, %r6417, %r6652;
	mul.wide.u32 	%rd11398, %r6419, %r6651;
	mul.wide.u32 	%rd11399, %r6421, %r6650;
	mul.wide.u32 	%rd11400, %r6655, %r6415;
	mul.wide.u32 	%rd11401, %r6654, %r6417;
	mul.wide.u32 	%rd11402, %r6419, %r6653;
	mul.wide.u32 	%rd11403, %r6421, %r6652;
	mul.wide.u32 	%rd11404, %r6655, %r6419;
	mul.wide.u32 	%rd11405, %r6421, %r6654;
	mul.lo.s32 	%r6656, %r6383, 38;
	mul.lo.s32 	%r6657, %r6385, 38;
	mul.lo.s32 	%r6658, %r6387, 38;
	mul.lo.s32 	%r6659, %r6389, 38;
	mul.wide.u32 	%rd11406, %r6398, %r6659;
	mul.wide.u32 	%rd11407, %r6403, %r6654;
	mul.wide.u32 	%rd11408, %r6408, %r6658;
	mul.wide.u32 	%rd11409, %r6411, %r6652;
	mul.wide.u32 	%rd11410, %r6413, %r6657;
	mul.wide.u32 	%rd11411, %r6415, %r6650;
	mul.wide.u32 	%rd11412, %r6417, %r6656;
	mul.wide.u32 	%rd11413, %r6419, %r6648;
	mul.wide.u32 	%rd11414, %r6647, %r6421;
	add.s64 	%rd11415, %rd11411, %rd11410;
	add.s64 	%rd11416, %rd11415, %rd11412;
	add.s64 	%rd11417, %rd11416, %rd11413;
	add.s64 	%rd11418, %rd11417, %rd11361;
	add.s64 	%rd11419, %rd11418, %rd11414;
	add.s64 	%rd11420, %rd11419, %rd11406;
	add.s64 	%rd11421, %rd11420, %rd11407;
	add.s64 	%rd11422, %rd11421, %rd11408;
	add.s64 	%rd11423, %rd11422, %rd11409;
	mul.wide.u32 	%rd11424, %r6408, %r6659;
	mul.wide.u32 	%rd11425, %r6411, %r6654;
	mul.wide.u32 	%rd11426, %r6658, %r6413;
	mul.wide.u32 	%rd11427, %r6415, %r6652;
	mul.wide.u32 	%rd11428, %r6417, %r6657;
	mul.wide.u32 	%rd11429, %r6419, %r6650;
	mul.wide.u32 	%rd11430, %r6421, %r6656;
	mul.wide.u32 	%rd11431, %r6659, %r6413;
	mul.wide.u32 	%rd11432, %r6654, %r6415;
	mul.wide.u32 	%rd11433, %r6417, %r6658;
	mul.wide.u32 	%rd11434, %r6419, %r6652;
	mul.wide.u32 	%rd11435, %r6421, %r6657;
	mul.wide.u32 	%rd11436, %r6659, %r6417;
	mul.wide.u32 	%rd11437, %r6419, %r6654;
	mul.wide.u32 	%rd11438, %r6421, %r6658;
	mul.wide.u32 	%rd11439, %r6421, %r6659;
	and.b64  	%rd11440, %rd11423, 67108863;
	shr.u64 	%rd11441, %rd11423, 26;
	add.s64 	%rd11442, %rd11390, %rd11389;
	add.s64 	%rd11443, %rd11442, %rd11391;
	add.s64 	%rd11444, %rd11443, %rd11392;
	add.s64 	%rd11445, %rd11444, %rd11393;
	add.s64 	%rd11446, %rd11445, %rd11332;
	add.s64 	%rd11447, %rd11446, %rd11331;
	add.s64 	%rd11448, %rd11447, %rd11386;
	add.s64 	%rd11449, %rd11448, %rd11387;
	add.s64 	%rd11450, %rd11449, %rd11388;
	add.s64 	%rd11451, %rd11450, %rd11441;
	and.b64  	%rd11452, %rd11451, 33554431;
	shr.u64 	%rd11453, %rd11451, 25;
	add.s64 	%rd11454, %rd11426, %rd11427;
	add.s64 	%rd11455, %rd11454, %rd11428;
	add.s64 	%rd11456, %rd11455, %rd11429;
	add.s64 	%rd11457, %rd11456, %rd11430;
	add.s64 	%rd11458, %rd11457, %rd11364;
	add.s64 	%rd11459, %rd11458, %rd11363;
	add.s64 	%rd11460, %rd11459, %rd11362;
	add.s64 	%rd11461, %rd11460, %rd11424;
	add.s64 	%rd11462, %rd11461, %rd11425;
	add.s64 	%rd17845, %rd11462, %rd11453;
	shr.u64 	%rd11463, %rd17845, 26;
	add.s64 	%rd11464, %rd11397, %rd11396;
	add.s64 	%rd11465, %rd11464, %rd11395;
	add.s64 	%rd11466, %rd11465, %rd11398;
	add.s64 	%rd11467, %rd11466, %rd11399;
	add.s64 	%rd11468, %rd11467, %rd11336;
	add.s64 	%rd11469, %rd11468, %rd11335;
	add.s64 	%rd11470, %rd11469, %rd11334;
	add.s64 	%rd11471, %rd11470, %rd11333;
	add.s64 	%rd11472, %rd11471, %rd11394;
	add.s64 	%rd17844, %rd11472, %rd11463;
	shr.u64 	%rd11473, %rd17844, 25;
	add.s64 	%rd11474, %rd11432, %rd11433;
	add.s64 	%rd11475, %rd11474, %rd11434;
	add.s64 	%rd11476, %rd11475, %rd11431;
	add.s64 	%rd11477, %rd11476, %rd11435;
	add.s64 	%rd11478, %rd11477, %rd11369;
	add.s64 	%rd11479, %rd11478, %rd11368;
	add.s64 	%rd11480, %rd11479, %rd11367;
	add.s64 	%rd11481, %rd11480, %rd11366;
	add.s64 	%rd11482, %rd11481, %rd11365;
	add.s64 	%rd17843, %rd11482, %rd11473;
	shr.u64 	%rd11483, %rd17843, 26;
	add.s64 	%rd11484, %rd11402, %rd11401;
	add.s64 	%rd11485, %rd11484, %rd11400;
	add.s64 	%rd11486, %rd11485, %rd11403;
	add.s64 	%rd11487, %rd11486, %rd11337;
	add.s64 	%rd11488, %rd11487, %rd11342;
	add.s64 	%rd11489, %rd11488, %rd11341;
	add.s64 	%rd11490, %rd11489, %rd11340;
	add.s64 	%rd11491, %rd11490, %rd11339;
	add.s64 	%rd11492, %rd11491, %rd11338;
	add.s64 	%rd17842, %rd11492, %rd11483;
	shr.u64 	%rd11493, %rd17842, 25;
	add.s64 	%rd11494, %rd11436, %rd11437;
	add.s64 	%rd11495, %rd11494, %rd11438;
	add.s64 	%rd11496, %rd11495, %rd11370;
	add.s64 	%rd11497, %rd11496, %rd11376;
	add.s64 	%rd11498, %rd11497, %rd11371;
	add.s64 	%rd11499, %rd11498, %rd11375;
	add.s64 	%rd11500, %rd11499, %rd11374;
	add.s64 	%rd11501, %rd11500, %rd11373;
	add.s64 	%rd11502, %rd11501, %rd11372;
	add.s64 	%rd17841, %rd11502, %rd11493;
	shr.u64 	%rd11503, %rd17841, 26;
	add.s64 	%rd11504, %rd11404, %rd11345;
	add.s64 	%rd11505, %rd11504, %rd11405;
	add.s64 	%rd11506, %rd11505, %rd11343;
	add.s64 	%rd11507, %rd11506, %rd11344;
	add.s64 	%rd11508, %rd11507, %rd11350;
	add.s64 	%rd11509, %rd11508, %rd11349;
	add.s64 	%rd11510, %rd11509, %rd11348;
	add.s64 	%rd11511, %rd11510, %rd11347;
	add.s64 	%rd11512, %rd11511, %rd11346;
	add.s64 	%rd17840, %rd11512, %rd11503;
	shr.u64 	%rd11513, %rd17840, 25;
	add.s64 	%rd11514, %rd11379, %rd11380;
	add.s64 	%rd11515, %rd11514, %rd11439;
	add.s64 	%rd11516, %rd11515, %rd11377;
	add.s64 	%rd11517, %rd11516, %rd11385;
	add.s64 	%rd11518, %rd11517, %rd11378;
	add.s64 	%rd11519, %rd11518, %rd11384;
	add.s64 	%rd11520, %rd11519, %rd11383;
	add.s64 	%rd11521, %rd11520, %rd11382;
	add.s64 	%rd11522, %rd11521, %rd11381;
	add.s64 	%rd17839, %rd11522, %rd11513;
	shr.u64 	%rd11523, %rd17839, 26;
	add.s64 	%rd11524, %rd11354, %rd11355;
	add.s64 	%rd11525, %rd11524, %rd11353;
	add.s64 	%rd11526, %rd11525, %rd11351;
	add.s64 	%rd11527, %rd11526, %rd11352;
	add.s64 	%rd11528, %rd11527, %rd11360;
	add.s64 	%rd11529, %rd11528, %rd11359;
	add.s64 	%rd11530, %rd11529, %rd11358;
	add.s64 	%rd11531, %rd11530, %rd11357;
	add.s64 	%rd11532, %rd11531, %rd11356;
	add.s64 	%rd17838, %rd11532, %rd11523;
	shr.u64 	%rd11533, %rd17838, 25;
	and.b64  	%rd11534, %rd11533, 4294967295;
	mul.lo.s64 	%rd11535, %rd11534, 19;
	add.s64 	%rd17847, %rd11535, %rd11440;
	shr.u64 	%rd11536, %rd17847, 26;
	add.s64 	%rd17846, %rd11536, %rd11452;
	add.s32 	%r9183, %r9183, 2;
	setp.lt.u32 	%p7, %r9183, 64;
	@%p7 bra 	$L__BB3_11;

	cvt.u64.u32 	%rd11537, %r9162;
	mul.wide.u32 	%rd11538, %r9162, %r9162;
	shl.b32 	%r6661, %r9162, 1;
	cvt.u64.u32 	%rd11539, %r9161;
	mul.wide.u32 	%rd11540, %r6661, %r9161;
	cvt.u64.u32 	%rd11541, %r9160;
	mul.wide.u32 	%rd11542, %r6661, %r9160;
	shl.b32 	%r6662, %r9161, 1;
	cvt.u64.u32 	%rd11543, %r6662;
	mul.wide.u32 	%rd11544, %r6662, %r9161;
	cvt.u64.u32 	%rd11545, %r9159;
	mul.wide.u32 	%rd11546, %r6661, %r9159;
	mul.wide.u32 	%rd11547, %r6662, %r9160;
	cvt.u64.u32 	%rd11548, %r9158;
	mul.wide.u32 	%rd11549, %r6661, %r9158;
	shl.b32 	%r6663, %r9159, 1;
	cvt.u64.u32 	%rd11550, %r6663;
	mul.wide.u32 	%rd11551, %r6662, %r6663;
	mul.wide.u32 	%rd11552, %r9160, %r9160;
	cvt.u64.u32 	%rd11553, %r9157;
	mul.wide.u32 	%rd11554, %r6661, %r9157;
	mul.wide.u32 	%rd11555, %r6662, %r9158;
	shl.b32 	%r6664, %r9160, 1;
	mul.wide.u32 	%rd11556, %r9159, %r6664;
	cvt.u64.u32 	%rd11557, %r9156;
	mul.wide.u32 	%rd11558, %r6661, %r9156;
	shl.b32 	%r6665, %r9157, 1;
	cvt.u64.u32 	%rd11559, %r6665;
	mul.wide.u32 	%rd11560, %r6662, %r6665;
	mul.wide.u32 	%rd11561, %r9158, %r6664;
	mul.wide.u32 	%rd11562, %r6663, %r9159;
	cvt.u64.u32 	%rd11563, %r9155;
	mul.wide.u32 	%rd11564, %r6661, %r9155;
	mul.wide.u32 	%rd11565, %r6662, %r9156;
	mul.wide.u32 	%rd11566, %r9157, %r6664;
	mul.wide.u32 	%rd11567, %r9158, %r6663;
	cvt.u64.u32 	%rd11568, %r9154;
	mul.wide.u32 	%rd11569, %r6661, %r9154;
	shl.b32 	%r6666, %r9155, 1;
	cvt.u64.u32 	%rd11570, %r6666;
	mul.wide.u32 	%rd11571, %r6662, %r6666;
	mul.wide.u32 	%rd11572, %r9156, %r6664;
	mul.wide.u32 	%rd11573, %r6665, %r6663;
	mul.wide.u32 	%rd11574, %r9158, %r9158;
	cvt.u64.u32 	%rd11575, %r9153;
	mul.wide.u32 	%rd11576, %r6661, %r9153;
	mul.wide.u32 	%rd11577, %r6662, %r9154;
	mul.wide.u32 	%rd11578, %r9155, %r6664;
	mul.wide.u32 	%rd11579, %r9156, %r6663;
	mul.wide.u32 	%rd11580, %r6665, %r9158;
	mul.lo.s32 	%r6667, %r9153, 38;
	cvt.u64.u32 	%rd11581, %r6667;
	mul.wide.u32 	%rd11582, %r6662, %r6667;
	mul.lo.s32 	%r6668, %r9154, 19;
	cvt.u64.u32 	%rd11583, %r6668;
	mul.wide.u32 	%rd11584, %r6668, %r6664;
	mul.lo.s32 	%r6669, %r9155, 38;
	cvt.u64.u32 	%rd11585, %r6669;
	mul.wide.u32 	%rd11586, %r6669, %r6663;
	mul.lo.s32 	%r6670, %r9156, 19;
	cvt.u64.u32 	%rd11587, %r6670;
	shl.b32 	%r6671, %r9158, 1;
	mul.wide.u32 	%rd11588, %r6670, %r6671;
	mul.lo.s32 	%r6672, %r9157, 38;
	cvt.u64.u32 	%rd11589, %r6672;
	mul.wide.u32 	%rd11590, %r6672, %r9157;
	add.s64 	%rd11591, %rd11588, %rd11590;
	add.s64 	%rd11592, %rd11591, %rd11586;
	add.s64 	%rd11593, %rd11592, %rd11584;
	add.s64 	%rd11594, %rd11593, %rd11538;
	add.s64 	%rd11595, %rd11594, %rd11582;
	mul.wide.u32 	%rd11596, %r6667, %r9160;
	mul.wide.u32 	%rd11597, %r6668, %r6663;
	mul.wide.u32 	%rd11598, %r6669, %r9158;
	mul.wide.u32 	%rd11599, %r6670, %r6665;
	mul.wide.u32 	%rd11600, %r6667, %r6663;
	mul.wide.u32 	%rd11601, %r6668, %r6671;
	mul.wide.u32 	%rd11602, %r6669, %r6665;
	mul.wide.u32 	%rd11603, %r6670, %r9156;
	mul.wide.u32 	%rd11604, %r6667, %r9158;
	mul.wide.u32 	%rd11605, %r6668, %r6665;
	mul.wide.u32 	%rd11606, %r6669, %r9156;
	mul.wide.u32 	%rd11607, %r6667, %r6665;
	shl.b32 	%r6673, %r9156, 1;
	mul.wide.u32 	%rd11608, %r6668, %r6673;
	mul.wide.u32 	%rd11609, %r6669, %r9155;
	mul.wide.u32 	%rd11610, %r6667, %r9156;
	mul.wide.u32 	%rd11611, %r6668, %r6666;
	mul.wide.u32 	%rd11612, %r6667, %r6666;
	mul.wide.u32 	%rd11613, %r6668, %r9154;
	mul.wide.u32 	%rd11614, %r6667, %r9154;
	mul.wide.u32 	%rd11615, %r6667, %r9153;
	and.b64  	%rd11616, %rd11595, 67108863;
	shr.u64 	%rd11617, %rd11595, 26;
	add.s64 	%rd11618, %rd11598, %rd11599;
	add.s64 	%rd11619, %rd11618, %rd11597;
	add.s64 	%rd11620, %rd11619, %rd11596;
	add.s64 	%rd11621, %rd11620, %rd11540;
	add.s64 	%rd11622, %rd11621, %rd11617;
	cvt.u32.u64 	%r6674, %rd11622;
	and.b32  	%r6675, %r6674, 33554431;
	shr.u64 	%rd11623, %rd11622, 25;
	add.s64 	%rd11624, %rd11602, %rd11603;
	add.s64 	%rd11625, %rd11624, %rd11601;
	add.s64 	%rd11626, %rd11625, %rd11600;
	add.s64 	%rd11627, %rd11626, %rd11542;
	add.s64 	%rd11628, %rd11627, %rd11544;
	add.s64 	%rd11629, %rd11628, %rd11623;
	cvt.u32.u64 	%r6676, %rd11629;
	and.b32  	%r6677, %r6676, 67108863;
	shr.u64 	%rd11630, %rd11629, 26;
	add.s64 	%rd11631, %rd11605, %rd11606;
	add.s64 	%rd11632, %rd11631, %rd11604;
	add.s64 	%rd11633, %rd11632, %rd11546;
	add.s64 	%rd11634, %rd11633, %rd11547;
	add.s64 	%rd11635, %rd11634, %rd11630;
	cvt.u32.u64 	%r6678, %rd11635;
	and.b32  	%r6679, %r6678, 33554431;
	shr.u64 	%rd11636, %rd11635, 25;
	add.s64 	%rd11637, %rd11609, %rd11552;
	add.s64 	%rd11638, %rd11637, %rd11608;
	add.s64 	%rd11639, %rd11638, %rd11607;
	add.s64 	%rd11640, %rd11639, %rd11549;
	add.s64 	%rd11641, %rd11640, %rd11551;
	add.s64 	%rd11642, %rd11641, %rd11636;
	cvt.u32.u64 	%r6680, %rd11642;
	and.b32  	%r6681, %r6680, 67108863;
	shr.u64 	%rd11643, %rd11642, 26;
	add.s64 	%rd11644, %rd11611, %rd11556;
	add.s64 	%rd11645, %rd11644, %rd11610;
	add.s64 	%rd11646, %rd11645, %rd11554;
	add.s64 	%rd11647, %rd11646, %rd11555;
	add.s64 	%rd11648, %rd11647, %rd11643;
	cvt.u32.u64 	%r6682, %rd11648;
	and.b32  	%r6683, %r6682, 33554431;
	shr.u64 	%rd11649, %rd11648, 25;
	add.s64 	%rd11650, %rd11561, %rd11562;
	add.s64 	%rd11651, %rd11650, %rd11613;
	add.s64 	%rd11652, %rd11651, %rd11612;
	add.s64 	%rd11653, %rd11652, %rd11558;
	add.s64 	%rd11654, %rd11653, %rd11560;
	add.s64 	%rd11655, %rd11654, %rd11649;
	cvt.u32.u64 	%r6684, %rd11655;
	and.b32  	%r6685, %r6684, 67108863;
	shr.u64 	%rd11656, %rd11655, 26;
	add.s64 	%rd11657, %rd11566, %rd11567;
	add.s64 	%rd11658, %rd11657, %rd11614;
	add.s64 	%rd11659, %rd11658, %rd11564;
	add.s64 	%rd11660, %rd11659, %rd11565;
	add.s64 	%rd11661, %rd11660, %rd11656;
	cvt.u32.u64 	%r6686, %rd11661;
	and.b32  	%r6687, %r6686, 33554431;
	shr.u64 	%rd11662, %rd11661, 25;
	add.s64 	%rd11663, %rd11573, %rd11574;
	add.s64 	%rd11664, %rd11663, %rd11572;
	add.s64 	%rd11665, %rd11664, %rd11615;
	add.s64 	%rd11666, %rd11665, %rd11569;
	add.s64 	%rd11667, %rd11666, %rd11571;
	add.s64 	%rd11668, %rd11667, %rd11662;
	cvt.u32.u64 	%r6688, %rd11668;
	and.b32  	%r6689, %r6688, 67108863;
	shr.u64 	%rd11669, %rd11668, 26;
	add.s64 	%rd11670, %rd11579, %rd11580;
	add.s64 	%rd11671, %rd11670, %rd11578;
	add.s64 	%rd11672, %rd11671, %rd11576;
	add.s64 	%rd11673, %rd11672, %rd11577;
	add.s64 	%rd11674, %rd11673, %rd11669;
	cvt.u32.u64 	%r6690, %rd11674;
	and.b32  	%r6691, %r6690, 33554431;
	shr.u64 	%rd11675, %rd11674, 25;
	and.b64  	%rd11676, %rd11675, 4294967295;
	mul.lo.s64 	%rd11677, %rd11676, 19;
	add.s64 	%rd11678, %rd11677, %rd11616;
	cvt.u32.u64 	%r6692, %rd11678;
	and.b32  	%r6693, %r6692, 67108863;
	shr.u64 	%rd11679, %rd11678, 26;
	cvt.u32.u64 	%r6694, %rd11679;
	add.s32 	%r6695, %r6675, %r6694;
	and.b64  	%rd11680, %rd11678, 67108863;
	mul.wide.u32 	%rd11681, %r6693, %r6693;
	shl.b32 	%r6696, %r6692, 1;
	and.b32  	%r6697, %r6696, 134217726;
	cvt.u64.u32 	%rd11682, %r6695;
	mul.wide.u32 	%rd11683, %r6697, %r6695;
	and.b64  	%rd11684, %rd11629, 67108863;
	mul.wide.u32 	%rd11685, %r6697, %r6677;
	shl.b32 	%r6698, %r6695, 1;
	mul.wide.u32 	%rd11686, %r6698, %r6695;
	and.b64  	%rd11687, %rd11635, 33554431;
	mul.wide.u32 	%rd11688, %r6697, %r6679;
	mul.wide.u32 	%rd11689, %r6698, %r6677;
	and.b64  	%rd11690, %rd11642, 67108863;
	mul.wide.u32 	%rd11691, %r6697, %r6681;
	shl.b32 	%r6699, %r6678, 1;
	and.b32  	%r6700, %r6699, 67108862;
	mul.wide.u32 	%rd11692, %r6698, %r6700;
	mul.wide.u32 	%rd11693, %r6677, %r6677;
	shl.b32 	%r6701, %r6676, 1;
	and.b32  	%r6702, %r6701, 134217726;
	and.b64  	%rd11694, %rd11648, 33554431;
	mul.wide.u32 	%rd11695, %r6697, %r6683;
	mul.wide.u32 	%rd11696, %r6698, %r6681;
	mul.wide.u32 	%rd11697, %r6702, %r6679;
	and.b64  	%rd11698, %rd11655, 67108863;
	mul.wide.u32 	%rd11699, %r6697, %r6685;
	shl.b32 	%r6703, %r6682, 1;
	and.b32  	%r6704, %r6703, 67108862;
	mul.wide.u32 	%rd11700, %r6698, %r6704;
	mul.wide.u32 	%rd11701, %r6702, %r6681;
	mul.wide.u32 	%rd11702, %r6700, %r6679;
	and.b64  	%rd11703, %rd11661, 33554431;
	mul.wide.u32 	%rd11704, %r6697, %r6687;
	mul.wide.u32 	%rd11705, %r6698, %r6685;
	mul.wide.u32 	%rd11706, %r6702, %r6683;
	mul.wide.u32 	%rd11707, %r6700, %r6681;
	and.b64  	%rd11708, %rd11668, 67108863;
	mul.wide.u32 	%rd11709, %r6689, %r6697;
	shl.b32 	%r6705, %r6686, 1;
	and.b32  	%r6706, %r6705, 67108862;
	mul.wide.u32 	%rd11710, %r6698, %r6706;
	mul.wide.u32 	%rd11711, %r6702, %r6685;
	mul.wide.u32 	%rd11712, %r6700, %r6704;
	mul.wide.u32 	%rd11713, %r6681, %r6681;
	and.b64  	%rd11714, %rd11674, 33554431;
	mul.wide.u32 	%rd11715, %r6691, %r6697;
	mul.wide.u32 	%rd11716, %r6689, %r6698;
	mul.wide.u32 	%rd11717, %r6702, %r6687;
	mul.wide.u32 	%rd11718, %r6700, %r6685;
	mul.wide.u32 	%rd11719, %r6681, %r6704;
	mul.lo.s32 	%r6707, %r6685, 19;
	mul.lo.s32 	%r6708, %r6687, 38;
	mul.lo.s32 	%r6709, %r6689, 19;
	mul.lo.s32 	%r6710, %r6691, 38;
	mul.wide.u32 	%rd11720, %r6710, %r6698;
	mul.wide.u32 	%rd11721, %r6709, %r6702;
	mul.wide.u32 	%rd11722, %r6700, %r6708;
	shl.b32 	%r6711, %r6680, 1;
	and.b32  	%r6712, %r6711, 134217726;
	mul.wide.u32 	%rd11723, %r6712, %r6707;
	mul.lo.s32 	%r6713, %r6683, 38;
	mul.wide.u32 	%rd11724, %r6713, %r6683;
	add.s64 	%rd11725, %rd11723, %rd11724;
	add.s64 	%rd11726, %rd11725, %rd11722;
	add.s64 	%rd11727, %rd11726, %rd11681;
	add.s64 	%rd11728, %rd11727, %rd11721;
	add.s64 	%rd11729, %rd11728, %rd11720;
	mul.wide.u32 	%rd11730, %r6710, %r6677;
	mul.wide.u32 	%rd11731, %r6709, %r6700;
	mul.wide.u32 	%rd11732, %r6681, %r6708;
	mul.wide.u32 	%rd11733, %r6704, %r6707;
	mul.wide.u32 	%rd11734, %r6710, %r6700;
	mul.wide.u32 	%rd11735, %r6709, %r6712;
	mul.wide.u32 	%rd11736, %r6704, %r6708;
	mul.wide.u32 	%rd11737, %r6707, %r6685;
	mul.wide.u32 	%rd11738, %r6710, %r6681;
	mul.wide.u32 	%rd11739, %r6709, %r6704;
	mul.wide.u32 	%rd11740, %r6708, %r6685;
	mul.wide.u32 	%rd11741, %r6710, %r6704;
	shl.b32 	%r6714, %r6684, 1;
	and.b32  	%r6715, %r6714, 134217726;
	mul.wide.u32 	%rd11742, %r6709, %r6715;
	mul.wide.u32 	%rd11743, %r6708, %r6687;
	mul.wide.u32 	%rd11744, %r6710, %r6685;
	mul.wide.u32 	%rd11745, %r6709, %r6706;
	mul.wide.u32 	%rd11746, %r6710, %r6706;
	mul.wide.u32 	%rd11747, %r6709, %r6689;
	mul.wide.u32 	%rd11748, %r6710, %r6689;
	mul.wide.u32 	%rd11749, %r6710, %r6691;
	and.b64  	%rd11750, %rd11729, 67108863;
	shr.u64 	%rd11751, %rd11729, 26;
	add.s64 	%rd11752, %rd11733, %rd11732;
	add.s64 	%rd11753, %rd11752, %rd11683;
	add.s64 	%rd11754, %rd11753, %rd11731;
	add.s64 	%rd11755, %rd11754, %rd11730;
	add.s64 	%rd11756, %rd11755, %rd11751;
	cvt.u32.u64 	%r6716, %rd11756;
	and.b32  	%r6717, %r6716, 33554431;
	shr.u64 	%rd11757, %rd11756, 25;
	add.s64 	%rd11758, %rd11736, %rd11737;
	add.s64 	%rd11759, %rd11758, %rd11686;
	add.s64 	%rd11760, %rd11759, %rd11685;
	add.s64 	%rd11761, %rd11760, %rd11735;
	add.s64 	%rd11762, %rd11761, %rd11734;
	add.s64 	%rd11763, %rd11762, %rd11757;
	cvt.u32.u64 	%r6718, %rd11763;
	and.b32  	%r6719, %r6718, 67108863;
	shr.u64 	%rd11764, %rd11763, 26;
	add.s64 	%rd11765, %rd11689, %rd11740;
	add.s64 	%rd11766, %rd11765, %rd11688;
	add.s64 	%rd11767, %rd11766, %rd11739;
	add.s64 	%rd11768, %rd11767, %rd11738;
	add.s64 	%rd11769, %rd11768, %rd11764;
	cvt.u32.u64 	%r6720, %rd11769;
	and.b32  	%r6721, %r6720, 33554431;
	shr.u64 	%rd11770, %rd11769, 25;
	add.s64 	%rd11771, %rd11693, %rd11743;
	add.s64 	%rd11772, %rd11771, %rd11692;
	add.s64 	%rd11773, %rd11772, %rd11691;
	add.s64 	%rd11774, %rd11773, %rd11742;
	add.s64 	%rd11775, %rd11774, %rd11741;
	add.s64 	%rd11776, %rd11775, %rd11770;
	cvt.u32.u64 	%r6722, %rd11776;
	and.b32  	%r6723, %r6722, 67108863;
	shr.u64 	%rd11777, %rd11776, 26;
	add.s64 	%rd11778, %rd11696, %rd11697;
	add.s64 	%rd11779, %rd11778, %rd11695;
	add.s64 	%rd11780, %rd11779, %rd11745;
	add.s64 	%rd11781, %rd11780, %rd11744;
	add.s64 	%rd11782, %rd11781, %rd11777;
	cvt.u32.u64 	%r6724, %rd11782;
	and.b32  	%r6725, %r6724, 33554431;
	shr.u64 	%rd11783, %rd11782, 25;
	add.s64 	%rd11784, %rd11701, %rd11702;
	add.s64 	%rd11785, %rd11784, %rd11700;
	add.s64 	%rd11786, %rd11785, %rd11699;
	add.s64 	%rd11787, %rd11786, %rd11747;
	add.s64 	%rd11788, %rd11787, %rd11746;
	add.s64 	%rd11789, %rd11788, %rd11783;
	cvt.u32.u64 	%r6726, %rd11789;
	and.b32  	%r6727, %r6726, 67108863;
	shr.u64 	%rd11790, %rd11789, 26;
	add.s64 	%rd11791, %rd11706, %rd11707;
	add.s64 	%rd11792, %rd11791, %rd11705;
	add.s64 	%rd11793, %rd11792, %rd11704;
	add.s64 	%rd11794, %rd11793, %rd11748;
	add.s64 	%rd11795, %rd11794, %rd11790;
	cvt.u32.u64 	%r6728, %rd11795;
	and.b32  	%r6729, %r6728, 33554431;
	shr.u64 	%rd11796, %rd11795, 25;
	add.s64 	%rd11797, %rd11712, %rd11713;
	add.s64 	%rd11798, %rd11797, %rd11711;
	add.s64 	%rd11799, %rd11798, %rd11710;
	add.s64 	%rd11800, %rd11799, %rd11709;
	add.s64 	%rd11801, %rd11800, %rd11749;
	add.s64 	%rd11802, %rd11801, %rd11796;
	cvt.u32.u64 	%r6730, %rd11802;
	and.b32  	%r6731, %r6730, 67108863;
	shr.u64 	%rd11803, %rd11802, 26;
	add.s64 	%rd11804, %rd11718, %rd11719;
	add.s64 	%rd11805, %rd11804, %rd11717;
	add.s64 	%rd11806, %rd11805, %rd11716;
	add.s64 	%rd11807, %rd11806, %rd11715;
	add.s64 	%rd11808, %rd11807, %rd11803;
	cvt.u32.u64 	%r6732, %rd11808;
	and.b32  	%r6733, %r6732, 33554431;
	shr.u64 	%rd11809, %rd11808, 25;
	and.b64  	%rd11810, %rd11809, 4294967295;
	mul.lo.s64 	%rd11811, %rd11810, 19;
	add.s64 	%rd11812, %rd11811, %rd11750;
	cvt.u32.u64 	%r6734, %rd11812;
	and.b32  	%r6735, %r6734, 67108863;
	shr.u64 	%rd11813, %rd11812, 26;
	cvt.u32.u64 	%r6736, %rd11813;
	add.s32 	%r6737, %r6717, %r6736;
	mul.wide.u32 	%rd11814, %r6735, %r6735;
	shl.b32 	%r6738, %r6734, 1;
	and.b32  	%r6739, %r6738, 134217726;
	mul.wide.u32 	%rd11815, %r6739, %r6737;
	mul.wide.u32 	%rd11816, %r6739, %r6719;
	shl.b32 	%r6740, %r6737, 1;
	mul.wide.u32 	%rd11817, %r6740, %r6737;
	mul.wide.u32 	%rd11818, %r6739, %r6721;
	mul.wide.u32 	%rd11819, %r6740, %r6719;
	mul.wide.u32 	%rd11820, %r6739, %r6723;
	shl.b32 	%r6741, %r6720, 1;
	and.b32  	%r6742, %r6741, 67108862;
	mul.wide.u32 	%rd11821, %r6740, %r6742;
	mul.wide.u32 	%rd11822, %r6719, %r6719;
	shl.b32 	%r6743, %r6718, 1;
	and.b32  	%r6744, %r6743, 134217726;
	mul.wide.u32 	%rd11823, %r6739, %r6725;
	mul.wide.u32 	%rd11824, %r6740, %r6723;
	mul.wide.u32 	%rd11825, %r6744, %r6721;
	mul.wide.u32 	%rd11826, %r6739, %r6727;
	shl.b32 	%r6745, %r6724, 1;
	and.b32  	%r6746, %r6745, 67108862;
	mul.wide.u32 	%rd11827, %r6740, %r6746;
	mul.wide.u32 	%rd11828, %r6744, %r6723;
	mul.wide.u32 	%rd11829, %r6742, %r6721;
	mul.wide.u32 	%rd11830, %r6739, %r6729;
	mul.wide.u32 	%rd11831, %r6740, %r6727;
	mul.wide.u32 	%rd11832, %r6744, %r6725;
	mul.wide.u32 	%rd11833, %r6742, %r6723;
	mul.wide.u32 	%rd11834, %r6731, %r6739;
	shl.b32 	%r6747, %r6728, 1;
	and.b32  	%r6748, %r6747, 67108862;
	mul.wide.u32 	%rd11835, %r6740, %r6748;
	mul.wide.u32 	%rd11836, %r6744, %r6727;
	mul.wide.u32 	%rd11837, %r6742, %r6746;
	mul.wide.u32 	%rd11838, %r6723, %r6723;
	mul.wide.u32 	%rd11839, %r6733, %r6739;
	mul.wide.u32 	%rd11840, %r6731, %r6740;
	mul.wide.u32 	%rd11841, %r6744, %r6729;
	mul.wide.u32 	%rd11842, %r6742, %r6727;
	mul.wide.u32 	%rd11843, %r6723, %r6746;
	mul.lo.s32 	%r6749, %r6727, 19;
	mul.lo.s32 	%r6750, %r6729, 38;
	mul.lo.s32 	%r6751, %r6731, 19;
	mul.lo.s32 	%r6752, %r6733, 38;
	mul.wide.u32 	%rd11844, %r6752, %r6740;
	mul.wide.u32 	%rd11845, %r6751, %r6744;
	mul.wide.u32 	%rd11846, %r6742, %r6750;
	shl.b32 	%r6753, %r6722, 1;
	and.b32  	%r6754, %r6753, 134217726;
	mul.wide.u32 	%rd11847, %r6754, %r6749;
	mul.lo.s32 	%r6755, %r6725, 38;
	mul.wide.u32 	%rd11848, %r6755, %r6725;
	add.s64 	%rd11849, %rd11847, %rd11848;
	add.s64 	%rd11850, %rd11849, %rd11846;
	add.s64 	%rd11851, %rd11850, %rd11814;
	add.s64 	%rd11852, %rd11851, %rd11845;
	add.s64 	%rd11853, %rd11852, %rd11844;
	mul.wide.u32 	%rd11854, %r6752, %r6719;
	mul.wide.u32 	%rd11855, %r6751, %r6742;
	mul.wide.u32 	%rd11856, %r6723, %r6750;
	mul.wide.u32 	%rd11857, %r6746, %r6749;
	mul.wide.u32 	%rd11858, %r6752, %r6742;
	mul.wide.u32 	%rd11859, %r6751, %r6754;
	mul.wide.u32 	%rd11860, %r6746, %r6750;
	mul.wide.u32 	%rd11861, %r6749, %r6727;
	mul.wide.u32 	%rd11862, %r6752, %r6723;
	mul.wide.u32 	%rd11863, %r6751, %r6746;
	mul.wide.u32 	%rd11864, %r6750, %r6727;
	mul.wide.u32 	%rd11865, %r6752, %r6746;
	shl.b32 	%r6756, %r6726, 1;
	and.b32  	%r6757, %r6756, 134217726;
	mul.wide.u32 	%rd11866, %r6751, %r6757;
	mul.wide.u32 	%rd11867, %r6750, %r6729;
	mul.wide.u32 	%rd11868, %r6752, %r6727;
	mul.wide.u32 	%rd11869, %r6751, %r6748;
	mul.wide.u32 	%rd11870, %r6752, %r6748;
	mul.wide.u32 	%rd11871, %r6751, %r6731;
	mul.wide.u32 	%rd11872, %r6752, %r6731;
	mul.wide.u32 	%rd11873, %r6752, %r6733;
	and.b64  	%rd11874, %rd11853, 67108863;
	shr.u64 	%rd11875, %rd11853, 26;
	add.s64 	%rd11876, %rd11857, %rd11856;
	add.s64 	%rd11877, %rd11876, %rd11815;
	add.s64 	%rd11878, %rd11877, %rd11855;
	add.s64 	%rd11879, %rd11878, %rd11854;
	add.s64 	%rd11880, %rd11879, %rd11875;
	and.b64  	%rd11881, %rd11880, 33554431;
	shr.u64 	%rd11882, %rd11880, 25;
	add.s64 	%rd11883, %rd11860, %rd11861;
	add.s64 	%rd11884, %rd11883, %rd11817;
	add.s64 	%rd11885, %rd11884, %rd11816;
	add.s64 	%rd11886, %rd11885, %rd11859;
	add.s64 	%rd11887, %rd11886, %rd11858;
	add.s64 	%rd11888, %rd11887, %rd11882;
	and.b64  	%rd11889, %rd11888, 67108863;
	shr.u64 	%rd11890, %rd11888, 26;
	add.s64 	%rd11891, %rd11819, %rd11864;
	add.s64 	%rd11892, %rd11891, %rd11818;
	add.s64 	%rd11893, %rd11892, %rd11863;
	add.s64 	%rd11894, %rd11893, %rd11862;
	add.s64 	%rd11895, %rd11894, %rd11890;
	and.b64  	%rd11896, %rd11895, 33554431;
	shr.u64 	%rd11897, %rd11895, 25;
	add.s64 	%rd11898, %rd11822, %rd11867;
	add.s64 	%rd11899, %rd11898, %rd11821;
	add.s64 	%rd11900, %rd11899, %rd11820;
	add.s64 	%rd11901, %rd11900, %rd11866;
	add.s64 	%rd11902, %rd11901, %rd11865;
	add.s64 	%rd11903, %rd11902, %rd11897;
	and.b64  	%rd11904, %rd11903, 67108863;
	shr.u64 	%rd11905, %rd11903, 26;
	add.s64 	%rd11906, %rd11824, %rd11825;
	add.s64 	%rd11907, %rd11906, %rd11823;
	add.s64 	%rd11908, %rd11907, %rd11869;
	add.s64 	%rd11909, %rd11908, %rd11868;
	add.s64 	%rd11910, %rd11909, %rd11905;
	and.b64  	%rd11911, %rd11910, 33554431;
	shr.u64 	%rd11912, %rd11910, 25;
	add.s64 	%rd11913, %rd11828, %rd11829;
	add.s64 	%rd11914, %rd11913, %rd11827;
	add.s64 	%rd11915, %rd11914, %rd11826;
	add.s64 	%rd11916, %rd11915, %rd11871;
	add.s64 	%rd11917, %rd11916, %rd11870;
	add.s64 	%rd11918, %rd11917, %rd11912;
	and.b64  	%rd11919, %rd11918, 67108863;
	shr.u64 	%rd11920, %rd11918, 26;
	add.s64 	%rd11921, %rd11832, %rd11833;
	add.s64 	%rd11922, %rd11921, %rd11831;
	add.s64 	%rd11923, %rd11922, %rd11830;
	add.s64 	%rd11924, %rd11923, %rd11872;
	add.s64 	%rd11925, %rd11924, %rd11920;
	and.b64  	%rd11926, %rd11925, 33554431;
	shr.u64 	%rd11927, %rd11925, 25;
	add.s64 	%rd11928, %rd11837, %rd11838;
	add.s64 	%rd11929, %rd11928, %rd11836;
	add.s64 	%rd11930, %rd11929, %rd11835;
	add.s64 	%rd11931, %rd11930, %rd11834;
	add.s64 	%rd11932, %rd11931, %rd11873;
	add.s64 	%rd11933, %rd11932, %rd11927;
	and.b64  	%rd11934, %rd11933, 67108863;
	shr.u64 	%rd11935, %rd11933, 26;
	add.s64 	%rd11936, %rd11842, %rd11843;
	add.s64 	%rd11937, %rd11936, %rd11841;
	add.s64 	%rd11938, %rd11937, %rd11840;
	add.s64 	%rd11939, %rd11938, %rd11839;
	add.s64 	%rd11940, %rd11939, %rd11935;
	and.b64  	%rd11941, %rd11940, 33554431;
	shr.u64 	%rd11942, %rd11940, 25;
	and.b64  	%rd11943, %rd11942, 4294967295;
	mul.lo.s64 	%rd11944, %rd11943, 19;
	add.s64 	%rd11945, %rd11944, %rd11874;
	and.b64  	%rd11946, %rd11945, 67108863;
	shr.u64 	%rd11947, %rd11945, 26;
	add.s64 	%rd11948, %rd11881, %rd11947;
	mul.lo.s64 	%rd11949, %rd11948, %rd11537;
	mul.lo.s64 	%rd11950, %rd11946, %rd11539;
	mul.lo.s64 	%rd11951, %rd11896, %rd11537;
	mul.lo.s64 	%rd11952, %rd11889, %rd11539;
	add.s64 	%rd11953, %rd11951, %rd11952;
	mul.lo.s64 	%rd11954, %rd11948, %rd11541;
	mul.lo.s64 	%rd11955, %rd11946, %rd11545;
	mul.lo.s64 	%rd11956, %rd11911, %rd11537;
	mul.lo.s64 	%rd11957, %rd11904, %rd11539;
	mul.lo.s64 	%rd11958, %rd11896, %rd11541;
	mul.lo.s64 	%rd11959, %rd11889, %rd11545;
	mul.lo.s64 	%rd11960, %rd11948, %rd11548;
	mul.lo.s64 	%rd11961, %rd11946, %rd11553;
	mul.lo.s64 	%rd11962, %rd11926, %rd11537;
	mul.lo.s64 	%rd11963, %rd11919, %rd11539;
	mul.lo.s64 	%rd11964, %rd11911, %rd11541;
	mul.lo.s64 	%rd11965, %rd11904, %rd11545;
	mul.lo.s64 	%rd11966, %rd11896, %rd11548;
	mul.lo.s64 	%rd11967, %rd11889, %rd11553;
	mul.lo.s64 	%rd11968, %rd11948, %rd11557;
	mul.lo.s64 	%rd11969, %rd11946, %rd11563;
	mul.lo.s64 	%rd11970, %rd11941, %rd11537;
	mul.lo.s64 	%rd11971, %rd11934, %rd11539;
	mul.lo.s64 	%rd11972, %rd11926, %rd11541;
	mul.lo.s64 	%rd11973, %rd11919, %rd11545;
	mul.lo.s64 	%rd11974, %rd11911, %rd11548;
	mul.lo.s64 	%rd11975, %rd11904, %rd11553;
	mul.lo.s64 	%rd11976, %rd11896, %rd11557;
	mul.lo.s64 	%rd11977, %rd11889, %rd11563;
	mul.lo.s64 	%rd11978, %rd11948, %rd11568;
	mul.lo.s64 	%rd11979, %rd11946, %rd11575;
	mul.lo.s64 	%rd11980, %rd11946, %rd11537;
	mul.lo.s64 	%rd11981, %rd11889, %rd11537;
	mul.lo.s64 	%rd11982, %rd11948, %rd11543;
	mul.lo.s64 	%rd11983, %rd11946, %rd11541;
	mul.lo.s64 	%rd11984, %rd11904, %rd11537;
	mul.lo.s64 	%rd11985, %rd11896, %rd11543;
	mul.lo.s64 	%rd11986, %rd11889, %rd11541;
	mul.lo.s64 	%rd11987, %rd11948, %rd11550;
	mul.lo.s64 	%rd11988, %rd11946, %rd11548;
	mul.lo.s64 	%rd11989, %rd11919, %rd11537;
	mul.lo.s64 	%rd11990, %rd11911, %rd11543;
	mul.lo.s64 	%rd11991, %rd11904, %rd11541;
	mul.lo.s64 	%rd11992, %rd11896, %rd11550;
	mul.lo.s64 	%rd11993, %rd11889, %rd11548;
	mul.lo.s64 	%rd11994, %rd11948, %rd11559;
	mul.lo.s64 	%rd11995, %rd11946, %rd11557;
	mul.lo.s64 	%rd11996, %rd11934, %rd11537;
	mul.lo.s64 	%rd11997, %rd11926, %rd11543;
	mul.lo.s64 	%rd11998, %rd11919, %rd11541;
	mul.lo.s64 	%rd11999, %rd11911, %rd11550;
	mul.lo.s64 	%rd12000, %rd11904, %rd11548;
	mul.lo.s64 	%rd12001, %rd11896, %rd11559;
	mul.lo.s64 	%rd12002, %rd11889, %rd11557;
	mul.lo.s64 	%rd12003, %rd11948, %rd11570;
	mul.lo.s64 	%rd12004, %rd11946, %rd11568;
	mul.lo.s32 	%r6758, %r9153, 19;
	cvt.u64.u32 	%rd12005, %r6758;
	mul.lo.s64 	%rd12006, %rd11889, %rd12005;
	mul.lo.s64 	%rd12007, %rd11896, %rd11583;
	mul.lo.s32 	%r6759, %r9155, 19;
	cvt.u64.u32 	%rd12008, %r6759;
	mul.lo.s64 	%rd12009, %rd11904, %rd12008;
	mul.lo.s64 	%rd12010, %rd11911, %rd11587;
	mul.lo.s32 	%r6760, %r9157, 19;
	cvt.u64.u32 	%rd12011, %r6760;
	mul.lo.s64 	%rd12012, %rd11919, %rd12011;
	mul.lo.s32 	%r6761, %r9158, 19;
	cvt.u64.u32 	%rd12013, %r6761;
	mul.lo.s64 	%rd12014, %rd11926, %rd12013;
	mul.lo.s32 	%r6762, %r9159, 19;
	cvt.u64.u32 	%rd12015, %r6762;
	mul.lo.s64 	%rd12016, %rd11934, %rd12015;
	mul.lo.s32 	%r6763, %r9160, 19;
	cvt.u64.u32 	%rd12017, %r6763;
	mul.lo.s64 	%rd12018, %rd11941, %rd12017;
	mul.lo.s64 	%rd12019, %rd11904, %rd12005;
	mul.lo.s64 	%rd12020, %rd11911, %rd11583;
	mul.lo.s64 	%rd12021, %rd11919, %rd12008;
	mul.lo.s64 	%rd12022, %rd11926, %rd11587;
	mul.lo.s64 	%rd12023, %rd11934, %rd12011;
	mul.lo.s64 	%rd12024, %rd11941, %rd12013;
	mul.lo.s64 	%rd12025, %rd11919, %rd12005;
	mul.lo.s64 	%rd12026, %rd11926, %rd11583;
	mul.lo.s64 	%rd12027, %rd11934, %rd12008;
	mul.lo.s64 	%rd12028, %rd11941, %rd11587;
	mul.lo.s64 	%rd12029, %rd11934, %rd12005;
	mul.lo.s64 	%rd12030, %rd11941, %rd11583;
	mul.lo.s64 	%rd12031, %rd11948, %rd11581;
	mul.lo.s64 	%rd12032, %rd11889, %rd11583;
	mul.lo.s64 	%rd12033, %rd11896, %rd11585;
	mul.lo.s64 	%rd12034, %rd11904, %rd11587;
	mul.lo.s64 	%rd12035, %rd11911, %rd11589;
	mul.lo.s64 	%rd12036, %rd11919, %rd12013;
	mul.lo.s32 	%r6764, %r9159, 38;
	cvt.u64.u32 	%rd12037, %r6764;
	mul.lo.s64 	%rd12038, %rd11926, %rd12037;
	mul.lo.s64 	%rd12039, %rd11934, %rd12017;
	mul.lo.s32 	%r6765, %r9161, 38;
	cvt.u64.u32 	%rd12040, %r6765;
	mul.lo.s64 	%rd12041, %rd11941, %rd12040;
	add.s64 	%rd12042, %rd12033, %rd12032;
	add.s64 	%rd12043, %rd12042, %rd12034;
	add.s64 	%rd12044, %rd12043, %rd12035;
	add.s64 	%rd12045, %rd12044, %rd12036;
	add.s64 	%rd12046, %rd12045, %rd12038;
	add.s64 	%rd12047, %rd12046, %rd12039;
	add.s64 	%rd12048, %rd12047, %rd12041;
	add.s64 	%rd12049, %rd12048, %rd11980;
	add.s64 	%rd12050, %rd12049, %rd12031;
	mul.lo.s64 	%rd12051, %rd11896, %rd11581;
	mul.lo.s64 	%rd12052, %rd11904, %rd11583;
	mul.lo.s64 	%rd12053, %rd11911, %rd11585;
	mul.lo.s64 	%rd12054, %rd11919, %rd11587;
	mul.lo.s64 	%rd12055, %rd11926, %rd11589;
	mul.lo.s64 	%rd12056, %rd11934, %rd12013;
	mul.lo.s64 	%rd12057, %rd11941, %rd12037;
	mul.lo.s64 	%rd12058, %rd11911, %rd11581;
	mul.lo.s64 	%rd12059, %rd11919, %rd11583;
	mul.lo.s64 	%rd12060, %rd11926, %rd11585;
	mul.lo.s64 	%rd12061, %rd11934, %rd11587;
	mul.lo.s64 	%rd12062, %rd11941, %rd11589;
	mul.lo.s64 	%rd12063, %rd11926, %rd11581;
	mul.lo.s64 	%rd12064, %rd11934, %rd11583;
	mul.lo.s64 	%rd12065, %rd11941, %rd11585;
	mul.lo.s64 	%rd12066, %rd11941, %rd11581;
	and.b64  	%rd12067, %rd12050, 67108863;
	shr.u64 	%rd12068, %rd12050, 26;
	add.s64 	%rd12069, %rd12007, %rd12006;
	add.s64 	%rd12070, %rd12069, %rd12009;
	add.s64 	%rd12071, %rd12070, %rd12010;
	add.s64 	%rd12072, %rd12071, %rd12012;
	add.s64 	%rd12073, %rd12072, %rd12014;
	add.s64 	%rd12074, %rd12073, %rd12016;
	add.s64 	%rd12075, %rd12074, %rd12018;
	add.s64 	%rd12076, %rd12075, %rd11950;
	add.s64 	%rd12077, %rd12076, %rd11949;
	add.s64 	%rd12078, %rd12077, %rd12068;
	cvt.u32.u64 	%r6766, %rd12078;
	and.b32  	%r6767, %r6766, 33554431;
	shr.u64 	%rd12079, %rd12078, 25;
	add.s64 	%rd12080, %rd12051, %rd11981;
	add.s64 	%rd12081, %rd12080, %rd12052;
	add.s64 	%rd12082, %rd12081, %rd12053;
	add.s64 	%rd12083, %rd12082, %rd12054;
	add.s64 	%rd12084, %rd12083, %rd12055;
	add.s64 	%rd12085, %rd12084, %rd12056;
	add.s64 	%rd12086, %rd12085, %rd12057;
	add.s64 	%rd12087, %rd12086, %rd11983;
	add.s64 	%rd12088, %rd12087, %rd11982;
	add.s64 	%rd12089, %rd12088, %rd12079;
	cvt.u32.u64 	%r6768, %rd12089;
	and.b32  	%r6769, %r6768, 67108863;
	shr.u64 	%rd12090, %rd12089, 26;
	add.s64 	%rd12091, %rd11953, %rd12019;
	add.s64 	%rd12092, %rd12091, %rd12020;
	add.s64 	%rd12093, %rd12092, %rd12021;
	add.s64 	%rd12094, %rd12093, %rd12022;
	add.s64 	%rd12095, %rd12094, %rd12023;
	add.s64 	%rd12096, %rd12095, %rd12024;
	add.s64 	%rd12097, %rd12096, %rd11955;
	add.s64 	%rd12098, %rd12097, %rd11954;
	add.s64 	%rd12099, %rd12098, %rd12090;
	cvt.u32.u64 	%r6770, %rd12099;
	and.b32  	%r6771, %r6770, 33554431;
	shr.u64 	%rd12100, %rd12099, 25;
	add.s64 	%rd12101, %rd11985, %rd11986;
	add.s64 	%rd12102, %rd12101, %rd11984;
	add.s64 	%rd12103, %rd12102, %rd12058;
	add.s64 	%rd12104, %rd12103, %rd12059;
	add.s64 	%rd12105, %rd12104, %rd12060;
	add.s64 	%rd12106, %rd12105, %rd12061;
	add.s64 	%rd12107, %rd12106, %rd12062;
	add.s64 	%rd12108, %rd12107, %rd11988;
	add.s64 	%rd12109, %rd12108, %rd11987;
	add.s64 	%rd12110, %rd12109, %rd12100;
	cvt.u32.u64 	%r6772, %rd12110;
	and.b32  	%r6773, %r6772, 67108863;
	shr.u64 	%rd12111, %rd12110, 26;
	add.s64 	%rd12112, %rd11958, %rd11959;
	add.s64 	%rd12113, %rd12112, %rd11957;
	add.s64 	%rd12114, %rd12113, %rd11956;
	add.s64 	%rd12115, %rd12114, %rd12025;
	add.s64 	%rd12116, %rd12115, %rd12026;
	add.s64 	%rd12117, %rd12116, %rd12027;
	add.s64 	%rd12118, %rd12117, %rd12028;
	add.s64 	%rd12119, %rd12118, %rd11961;
	add.s64 	%rd12120, %rd12119, %rd11960;
	add.s64 	%rd12121, %rd12120, %rd12111;
	cvt.u32.u64 	%r6774, %rd12121;
	and.b32  	%r6775, %r6774, 33554431;
	shr.u64 	%rd12122, %rd12121, 25;
	add.s64 	%rd12123, %rd11992, %rd11993;
	add.s64 	%rd12124, %rd12123, %rd11991;
	add.s64 	%rd12125, %rd12124, %rd11990;
	add.s64 	%rd12126, %rd12125, %rd11989;
	add.s64 	%rd12127, %rd12126, %rd12063;
	add.s64 	%rd12128, %rd12127, %rd12064;
	add.s64 	%rd12129, %rd12128, %rd12065;
	add.s64 	%rd12130, %rd12129, %rd11995;
	add.s64 	%rd12131, %rd12130, %rd11994;
	add.s64 	%rd12132, %rd12131, %rd12122;
	cvt.u32.u64 	%r6776, %rd12132;
	and.b32  	%r6777, %r6776, 67108863;
	shr.u64 	%rd12133, %rd12132, 26;
	add.s64 	%rd12134, %rd11966, %rd11967;
	add.s64 	%rd12135, %rd12134, %rd11965;
	add.s64 	%rd12136, %rd12135, %rd11964;
	add.s64 	%rd12137, %rd12136, %rd11963;
	add.s64 	%rd12138, %rd12137, %rd11962;
	add.s64 	%rd12139, %rd12138, %rd12029;
	add.s64 	%rd12140, %rd12139, %rd12030;
	add.s64 	%rd12141, %rd12140, %rd11969;
	add.s64 	%rd12142, %rd12141, %rd11968;
	add.s64 	%rd12143, %rd12142, %rd12133;
	cvt.u32.u64 	%r6778, %rd12143;
	and.b32  	%r6779, %r6778, 33554431;
	shr.u64 	%rd12144, %rd12143, 25;
	add.s64 	%rd12145, %rd12001, %rd12002;
	add.s64 	%rd12146, %rd12145, %rd12000;
	add.s64 	%rd12147, %rd12146, %rd11999;
	add.s64 	%rd12148, %rd12147, %rd11998;
	add.s64 	%rd12149, %rd12148, %rd11997;
	add.s64 	%rd12150, %rd12149, %rd11996;
	add.s64 	%rd12151, %rd12150, %rd12066;
	add.s64 	%rd12152, %rd12151, %rd12004;
	add.s64 	%rd12153, %rd12152, %rd12003;
	add.s64 	%rd12154, %rd12153, %rd12144;
	cvt.u32.u64 	%r6780, %rd12154;
	and.b32  	%r6781, %r6780, 67108863;
	shr.u64 	%rd12155, %rd12154, 26;
	add.s64 	%rd12156, %rd11976, %rd11977;
	add.s64 	%rd12157, %rd12156, %rd11975;
	add.s64 	%rd12158, %rd12157, %rd11974;
	add.s64 	%rd12159, %rd12158, %rd11973;
	add.s64 	%rd12160, %rd12159, %rd11972;
	add.s64 	%rd12161, %rd12160, %rd11971;
	add.s64 	%rd12162, %rd12161, %rd11970;
	add.s64 	%rd12163, %rd12162, %rd11979;
	add.s64 	%rd12164, %rd12163, %rd11978;
	add.s64 	%rd12165, %rd12164, %rd12155;
	cvt.u32.u64 	%r6782, %rd12165;
	and.b32  	%r6783, %r6782, 33554431;
	shr.u64 	%rd12166, %rd12165, 25;
	and.b64  	%rd12167, %rd12166, 4294967295;
	mul.lo.s64 	%rd12168, %rd12167, 19;
	add.s64 	%rd12169, %rd12168, %rd12067;
	and.b64  	%rd12170, %rd12169, 67108863;
	shr.u64 	%rd12171, %rd12169, 26;
	cvt.u32.u64 	%r6784, %rd12171;
	add.s32 	%r6785, %r6767, %r6784;
	cvt.u64.u32 	%rd12172, %r6785;
	mul.wide.u32 	%rd12173, %r6785, %r6693;
	mul.lo.s64 	%rd12174, %rd12170, %rd11682;
	and.b64  	%rd12175, %rd12099, 33554431;
	mul.wide.u32 	%rd12176, %r6771, %r6693;
	and.b64  	%rd12177, %rd12089, 67108863;
	mul.wide.u32 	%rd12178, %r6769, %r6695;
	add.s64 	%rd12179, %rd12176, %rd12178;
	mul.wide.u32 	%rd12180, %r6785, %r6677;
	mul.lo.s64 	%rd12181, %rd12170, %rd11687;
	and.b64  	%rd12182, %rd12121, 33554431;
	mul.wide.u32 	%rd12183, %r6775, %r6693;
	and.b64  	%rd12184, %rd12110, 67108863;
	mul.wide.u32 	%rd12185, %r6773, %r6695;
	mul.wide.u32 	%rd12186, %r6771, %r6677;
	mul.wide.u32 	%rd12187, %r6769, %r6679;
	mul.wide.u32 	%rd12188, %r6785, %r6681;
	mul.lo.s64 	%rd12189, %rd12170, %rd11694;
	and.b64  	%rd12190, %rd12143, 33554431;
	mul.wide.u32 	%rd12191, %r6779, %r6693;
	and.b64  	%rd12192, %rd12132, 67108863;
	mul.wide.u32 	%rd12193, %r6777, %r6695;
	mul.wide.u32 	%rd12194, %r6775, %r6677;
	mul.wide.u32 	%rd12195, %r6773, %r6679;
	mul.wide.u32 	%rd12196, %r6771, %r6681;
	mul.wide.u32 	%rd12197, %r6769, %r6683;
	mul.wide.u32 	%rd12198, %r6785, %r6685;
	mul.lo.s64 	%rd12199, %rd12170, %rd11703;
	and.b64  	%rd12200, %rd12165, 33554431;
	mul.wide.u32 	%rd12201, %r6783, %r6693;
	and.b64  	%rd12202, %rd12154, 67108863;
	mul.wide.u32 	%rd12203, %r6781, %r6695;
	mul.wide.u32 	%rd12204, %r6779, %r6677;
	mul.wide.u32 	%rd12205, %r6777, %r6679;
	mul.wide.u32 	%rd12206, %r6775, %r6681;
	mul.wide.u32 	%rd12207, %r6773, %r6683;
	mul.wide.u32 	%rd12208, %r6771, %r6685;
	mul.wide.u32 	%rd12209, %r6769, %r6687;
	mul.wide.u32 	%rd12210, %r6785, %r6689;
	mul.lo.s64 	%rd12211, %rd12170, %rd11714;
	mul.lo.s64 	%rd12212, %rd12170, %rd11680;
	mul.wide.u32 	%rd12213, %r6769, %r6693;
	mul.wide.u32 	%rd12214, %r6785, %r6698;
	mul.lo.s64 	%rd12215, %rd12170, %rd11684;
	mul.wide.u32 	%rd12216, %r6773, %r6693;
	mul.wide.u32 	%rd12217, %r6771, %r6698;
	mul.wide.u32 	%rd12218, %r6769, %r6677;
	mul.wide.u32 	%rd12219, %r6785, %r6700;
	mul.lo.s64 	%rd12220, %rd12170, %rd11690;
	mul.wide.u32 	%rd12221, %r6777, %r6693;
	mul.wide.u32 	%rd12222, %r6775, %r6698;
	mul.wide.u32 	%rd12223, %r6773, %r6677;
	mul.wide.u32 	%rd12224, %r6771, %r6700;
	mul.wide.u32 	%rd12225, %r6769, %r6681;
	mul.wide.u32 	%rd12226, %r6785, %r6704;
	mul.lo.s64 	%rd12227, %rd12170, %rd11698;
	mul.wide.u32 	%rd12228, %r6781, %r6693;
	mul.wide.u32 	%rd12229, %r6779, %r6698;
	mul.wide.u32 	%rd12230, %r6777, %r6677;
	mul.wide.u32 	%rd12231, %r6775, %r6700;
	mul.wide.u32 	%rd12232, %r6773, %r6681;
	mul.wide.u32 	%rd12233, %r6771, %r6704;
	mul.wide.u32 	%rd12234, %r6769, %r6685;
	mul.wide.u32 	%rd12235, %r6785, %r6706;
	mul.lo.s64 	%rd12236, %rd12170, %rd11708;
	mul.lo.s32 	%r6786, %r6695, 38;
	mul.lo.s32 	%r6787, %r6677, 19;
	mul.lo.s32 	%r6788, %r6679, 19;
	mul.lo.s32 	%r6789, %r6681, 19;
	mul.lo.s32 	%r6790, %r6683, 19;
	mul.lo.s32 	%r6791, %r6687, 19;
	mul.lo.s32 	%r6792, %r6691, 19;
	mul.wide.u32 	%rd12237, %r6769, %r6792;
	mul.wide.u32 	%rd12238, %r6771, %r6709;
	mul.wide.u32 	%rd12239, %r6773, %r6791;
	mul.wide.u32 	%rd12240, %r6775, %r6707;
	mul.wide.u32 	%rd12241, %r6777, %r6790;
	mul.wide.u32 	%rd12242, %r6779, %r6789;
	mul.wide.u32 	%rd12243, %r6781, %r6788;
	mul.wide.u32 	%rd12244, %r6783, %r6787;
	mul.wide.u32 	%rd12245, %r6773, %r6792;
	mul.wide.u32 	%rd12246, %r6775, %r6709;
	mul.wide.u32 	%rd12247, %r6777, %r6791;
	mul.wide.u32 	%rd12248, %r6779, %r6707;
	mul.wide.u32 	%rd12249, %r6781, %r6790;
	mul.wide.u32 	%rd12250, %r6783, %r6789;
	mul.wide.u32 	%rd12251, %r6777, %r6792;
	mul.wide.u32 	%rd12252, %r6779, %r6709;
	mul.wide.u32 	%rd12253, %r6781, %r6791;
	mul.wide.u32 	%rd12254, %r6783, %r6707;
	mul.wide.u32 	%rd12255, %r6781, %r6792;
	mul.wide.u32 	%rd12256, %r6783, %r6709;
	mul.lo.s32 	%r6793, %r6679, 38;
	mul.wide.u32 	%rd12257, %r6785, %r6710;
	mul.wide.u32 	%rd12258, %r6769, %r6709;
	mul.wide.u32 	%rd12259, %r6771, %r6708;
	mul.wide.u32 	%rd12260, %r6773, %r6707;
	mul.wide.u32 	%rd12261, %r6775, %r6713;
	mul.wide.u32 	%rd12262, %r6777, %r6789;
	mul.wide.u32 	%rd12263, %r6779, %r6793;
	mul.wide.u32 	%rd12264, %r6781, %r6787;
	mul.wide.u32 	%rd12265, %r6783, %r6786;
	add.s64 	%rd12266, %rd12259, %rd12258;
	add.s64 	%rd12267, %rd12266, %rd12260;
	add.s64 	%rd12268, %rd12267, %rd12261;
	add.s64 	%rd12269, %rd12268, %rd12262;
	add.s64 	%rd12270, %rd12269, %rd12263;
	add.s64 	%rd12271, %rd12270, %rd12264;
	add.s64 	%rd12272, %rd12271, %rd12265;
	add.s64 	%rd12273, %rd12272, %rd12212;
	add.s64 	%rd12274, %rd12273, %rd12257;
	mul.wide.u32 	%rd12275, %r6771, %r6710;
	mul.wide.u32 	%rd12276, %r6773, %r6709;
	mul.wide.u32 	%rd12277, %r6775, %r6708;
	mul.wide.u32 	%rd12278, %r6777, %r6707;
	mul.wide.u32 	%rd12279, %r6779, %r6713;
	mul.wide.u32 	%rd12280, %r6781, %r6789;
	mul.wide.u32 	%rd12281, %r6783, %r6793;
	mul.wide.u32 	%rd12282, %r6775, %r6710;
	mul.wide.u32 	%rd12283, %r6777, %r6709;
	mul.wide.u32 	%rd12284, %r6779, %r6708;
	mul.wide.u32 	%rd12285, %r6781, %r6707;
	mul.wide.u32 	%rd12286, %r6783, %r6713;
	mul.wide.u32 	%rd12287, %r6779, %r6710;
	mul.wide.u32 	%rd12288, %r6781, %r6709;
	mul.wide.u32 	%rd12289, %r6783, %r6708;
	mul.wide.u32 	%rd12290, %r6783, %r6710;
	and.b64  	%rd12291, %rd12274, 67108863;
	shr.u64 	%rd12292, %rd12274, 26;
	add.s64 	%rd12293, %rd12238, %rd12237;
	add.s64 	%rd12294, %rd12293, %rd12239;
	add.s64 	%rd12295, %rd12294, %rd12240;
	add.s64 	%rd12296, %rd12295, %rd12241;
	add.s64 	%rd12297, %rd12296, %rd12242;
	add.s64 	%rd12298, %rd12297, %rd12243;
	add.s64 	%rd12299, %rd12298, %rd12244;
	add.s64 	%rd12300, %rd12299, %rd12174;
	add.s64 	%rd12301, %rd12300, %rd12173;
	add.s64 	%rd12302, %rd12301, %rd12292;
	cvt.u32.u64 	%r6794, %rd12302;
	and.b32  	%r6795, %r6794, 33554431;
	shr.u64 	%rd12303, %rd12302, 25;
	add.s64 	%rd12304, %rd12275, %rd12213;
	add.s64 	%rd12305, %rd12304, %rd12276;
	add.s64 	%rd12306, %rd12305, %rd12277;
	add.s64 	%rd12307, %rd12306, %rd12278;
	add.s64 	%rd12308, %rd12307, %rd12279;
	add.s64 	%rd12309, %rd12308, %rd12280;
	add.s64 	%rd12310, %rd12309, %rd12281;
	add.s64 	%rd12311, %rd12310, %rd12215;
	add.s64 	%rd12312, %rd12311, %rd12214;
	add.s64 	%rd12313, %rd12312, %rd12303;
	cvt.u32.u64 	%r6796, %rd12313;
	and.b32  	%r6797, %r6796, 67108863;
	shr.u64 	%rd12314, %rd12313, 26;
	add.s64 	%rd12315, %rd12179, %rd12245;
	add.s64 	%rd12316, %rd12315, %rd12246;
	add.s64 	%rd12317, %rd12316, %rd12247;
	add.s64 	%rd12318, %rd12317, %rd12248;
	add.s64 	%rd12319, %rd12318, %rd12249;
	add.s64 	%rd12320, %rd12319, %rd12250;
	add.s64 	%rd12321, %rd12320, %rd12181;
	add.s64 	%rd12322, %rd12321, %rd12180;
	add.s64 	%rd12323, %rd12322, %rd12314;
	cvt.u32.u64 	%r6798, %rd12323;
	and.b32  	%r6799, %r6798, 33554431;
	shr.u64 	%rd12324, %rd12323, 25;
	add.s64 	%rd12325, %rd12217, %rd12218;
	add.s64 	%rd12326, %rd12325, %rd12216;
	add.s64 	%rd12327, %rd12326, %rd12282;
	add.s64 	%rd12328, %rd12327, %rd12283;
	add.s64 	%rd12329, %rd12328, %rd12284;
	add.s64 	%rd12330, %rd12329, %rd12285;
	add.s64 	%rd12331, %rd12330, %rd12286;
	add.s64 	%rd12332, %rd12331, %rd12220;
	add.s64 	%rd12333, %rd12332, %rd12219;
	add.s64 	%rd12334, %rd12333, %rd12324;
	cvt.u32.u64 	%r6800, %rd12334;
	and.b32  	%r6801, %r6800, 67108863;
	shr.u64 	%rd12335, %rd12334, 26;
	add.s64 	%rd12336, %rd12186, %rd12187;
	add.s64 	%rd12337, %rd12336, %rd12185;
	add.s64 	%rd12338, %rd12337, %rd12183;
	add.s64 	%rd12339, %rd12338, %rd12251;
	add.s64 	%rd12340, %rd12339, %rd12252;
	add.s64 	%rd12341, %rd12340, %rd12253;
	add.s64 	%rd12342, %rd12341, %rd12254;
	add.s64 	%rd12343, %rd12342, %rd12189;
	add.s64 	%rd12344, %rd12343, %rd12188;
	add.s64 	%rd12345, %rd12344, %rd12335;
	cvt.u32.u64 	%r6802, %rd12345;
	and.b32  	%r6803, %r6802, 33554431;
	shr.u64 	%rd12346, %rd12345, 25;
	add.s64 	%rd12347, %rd12224, %rd12225;
	add.s64 	%rd12348, %rd12347, %rd12223;
	add.s64 	%rd12349, %rd12348, %rd12222;
	add.s64 	%rd12350, %rd12349, %rd12221;
	add.s64 	%rd12351, %rd12350, %rd12287;
	add.s64 	%rd12352, %rd12351, %rd12288;
	add.s64 	%rd12353, %rd12352, %rd12289;
	add.s64 	%rd12354, %rd12353, %rd12227;
	add.s64 	%rd12355, %rd12354, %rd12226;
	add.s64 	%rd12356, %rd12355, %rd12346;
	cvt.u32.u64 	%r6804, %rd12356;
	and.b32  	%r6805, %r6804, 67108863;
	shr.u64 	%rd12357, %rd12356, 26;
	add.s64 	%rd12358, %rd12196, %rd12197;
	add.s64 	%rd12359, %rd12358, %rd12195;
	add.s64 	%rd12360, %rd12359, %rd12194;
	add.s64 	%rd12361, %rd12360, %rd12193;
	add.s64 	%rd12362, %rd12361, %rd12191;
	add.s64 	%rd12363, %rd12362, %rd12255;
	add.s64 	%rd12364, %rd12363, %rd12256;
	add.s64 	%rd12365, %rd12364, %rd12199;
	add.s64 	%rd12366, %rd12365, %rd12198;
	add.s64 	%rd12367, %rd12366, %rd12357;
	cvt.u32.u64 	%r6806, %rd12367;
	and.b32  	%r6807, %r6806, 33554431;
	shr.u64 	%rd12368, %rd12367, 25;
	add.s64 	%rd12369, %rd12233, %rd12234;
	add.s64 	%rd12370, %rd12369, %rd12232;
	add.s64 	%rd12371, %rd12370, %rd12231;
	add.s64 	%rd12372, %rd12371, %rd12230;
	add.s64 	%rd12373, %rd12372, %rd12229;
	add.s64 	%rd12374, %rd12373, %rd12228;
	add.s64 	%rd12375, %rd12374, %rd12290;
	add.s64 	%rd12376, %rd12375, %rd12236;
	add.s64 	%rd12377, %rd12376, %rd12235;
	add.s64 	%rd12378, %rd12377, %rd12368;
	cvt.u32.u64 	%r6808, %rd12378;
	and.b32  	%r6809, %r6808, 67108863;
	shr.u64 	%rd12379, %rd12378, 26;
	add.s64 	%rd12380, %rd12208, %rd12209;
	add.s64 	%rd12381, %rd12380, %rd12207;
	add.s64 	%rd12382, %rd12381, %rd12206;
	add.s64 	%rd12383, %rd12382, %rd12205;
	add.s64 	%rd12384, %rd12383, %rd12204;
	add.s64 	%rd12385, %rd12384, %rd12203;
	add.s64 	%rd12386, %rd12385, %rd12201;
	add.s64 	%rd12387, %rd12386, %rd12211;
	add.s64 	%rd12388, %rd12387, %rd12210;
	add.s64 	%rd12389, %rd12388, %rd12379;
	cvt.u32.u64 	%r6810, %rd12389;
	and.b32  	%r6811, %r6810, 33554431;
	shr.u64 	%rd12390, %rd12389, 25;
	and.b64  	%rd12391, %rd12390, 4294967295;
	mul.lo.s64 	%rd12392, %rd12391, 19;
	add.s64 	%rd12393, %rd12392, %rd12291;
	cvt.u32.u64 	%r6812, %rd12393;
	and.b32  	%r6813, %r6812, 67108863;
	shr.u64 	%rd12394, %rd12393, 26;
	cvt.u32.u64 	%r6814, %rd12394;
	add.s32 	%r6815, %r6795, %r6814;
	and.b64  	%rd127, %rd12393, 67108863;
	mul.wide.u32 	%rd12395, %r6813, %r6813;
	shl.b32 	%r6816, %r6812, 1;
	and.b32  	%r6817, %r6816, 134217726;
	cvt.u64.u32 	%rd128, %r6815;
	mul.wide.u32 	%rd12396, %r6817, %r6815;
	and.b64  	%rd129, %rd12313, 67108863;
	mul.wide.u32 	%rd12397, %r6817, %r6797;
	shl.b32 	%r6818, %r6815, 1;
	cvt.u64.u32 	%rd130, %r6818;
	mul.wide.u32 	%rd12398, %r6818, %r6815;
	and.b64  	%rd131, %rd12323, 33554431;
	mul.wide.u32 	%rd12399, %r6817, %r6799;
	mul.wide.u32 	%rd12400, %r6818, %r6797;
	and.b64  	%rd132, %rd12334, 67108863;
	mul.wide.u32 	%rd12401, %r6817, %r6801;
	shl.b32 	%r6819, %r6798, 1;
	and.b32  	%r6820, %r6819, 67108862;
	cvt.u64.u32 	%rd133, %r6820;
	mul.wide.u32 	%rd12402, %r6818, %r6820;
	mul.wide.u32 	%rd12403, %r6797, %r6797;
	shl.b32 	%r6821, %r6796, 1;
	and.b32  	%r6822, %r6821, 134217726;
	and.b64  	%rd134, %rd12345, 33554431;
	mul.wide.u32 	%rd12404, %r6817, %r6803;
	mul.wide.u32 	%rd12405, %r6818, %r6801;
	mul.wide.u32 	%rd12406, %r6799, %r6822;
	and.b64  	%rd135, %rd12356, 67108863;
	mul.wide.u32 	%rd12407, %r6817, %r6805;
	shl.b32 	%r6823, %r6802, 1;
	and.b32  	%r6824, %r6823, 67108862;
	cvt.u64.u32 	%rd136, %r6824;
	mul.wide.u32 	%rd12408, %r6818, %r6824;
	mul.wide.u32 	%rd12409, %r6801, %r6822;
	mul.wide.u32 	%rd12410, %r6820, %r6799;
	and.b64  	%rd137, %rd12367, 33554431;
	mul.wide.u32 	%rd12411, %r6817, %r6807;
	mul.wide.u32 	%rd12412, %r6818, %r6805;
	mul.wide.u32 	%rd12413, %r6803, %r6822;
	mul.wide.u32 	%rd12414, %r6801, %r6820;
	and.b64  	%rd138, %rd12378, 67108863;
	mul.wide.u32 	%rd12415, %r6817, %r6809;
	shl.b32 	%r6825, %r6806, 1;
	and.b32  	%r6826, %r6825, 67108862;
	cvt.u64.u32 	%rd139, %r6826;
	mul.wide.u32 	%rd12416, %r6818, %r6826;
	mul.wide.u32 	%rd12417, %r6805, %r6822;
	mul.wide.u32 	%rd12418, %r6824, %r6820;
	mul.wide.u32 	%rd12419, %r6801, %r6801;
	and.b64  	%rd140, %rd12389, 33554431;
	mul.wide.u32 	%rd12420, %r6817, %r6811;
	mul.wide.u32 	%rd12421, %r6818, %r6809;
	mul.wide.u32 	%rd12422, %r6807, %r6822;
	mul.wide.u32 	%rd12423, %r6805, %r6820;
	mul.wide.u32 	%rd12424, %r6824, %r6801;
	mul.lo.s32 	%r6827, %r6805, 19;
	mul.lo.s32 	%r6828, %r6807, 38;
	mul.lo.s32 	%r6829, %r6809, 19;
	mul.lo.s32 	%r6830, %r6811, 38;
	cvt.u64.u32 	%rd141, %r6830;
	mul.wide.u32 	%rd12425, %r6818, %r6830;
	cvt.u64.u32 	%rd142, %r6829;
	mul.wide.u32 	%rd12426, %r6829, %r6822;
	cvt.u64.u32 	%rd143, %r6828;
	mul.wide.u32 	%rd12427, %r6828, %r6820;
	cvt.u64.u32 	%rd144, %r6827;
	shl.b32 	%r6831, %r6800, 1;
	and.b32  	%r6832, %r6831, 134217726;
	mul.wide.u32 	%rd12428, %r6827, %r6832;
	mul.lo.s32 	%r6833, %r6803, 38;
	cvt.u64.u32 	%rd145, %r6833;
	mul.wide.u32 	%rd12429, %r6833, %r6803;
	add.s64 	%rd12430, %rd12428, %rd12429;
	add.s64 	%rd12431, %rd12430, %rd12427;
	add.s64 	%rd12432, %rd12431, %rd12426;
	add.s64 	%rd12433, %rd12432, %rd12395;
	add.s64 	%rd12434, %rd12433, %rd12425;
	mul.wide.u32 	%rd12435, %r6830, %r6797;
	mul.wide.u32 	%rd12436, %r6829, %r6820;
	mul.wide.u32 	%rd12437, %r6828, %r6801;
	mul.wide.u32 	%rd12438, %r6827, %r6824;
	mul.wide.u32 	%rd12439, %r6830, %r6820;
	mul.wide.u32 	%rd12440, %r6829, %r6832;
	mul.wide.u32 	%rd12441, %r6828, %r6824;
	mul.wide.u32 	%rd12442, %r6827, %r6805;
	mul.wide.u32 	%rd12443, %r6830, %r6801;
	mul.wide.u32 	%rd12444, %r6829, %r6824;
	mul.wide.u32 	%rd12445, %r6828, %r6805;
	mul.wide.u32 	%rd12446, %r6830, %r6824;
	shl.b32 	%r6834, %r6804, 1;
	and.b32  	%r6835, %r6834, 134217726;
	mul.wide.u32 	%rd12447, %r6829, %r6835;
	mul.wide.u32 	%rd12448, %r6828, %r6807;
	mul.wide.u32 	%rd12449, %r6830, %r6805;
	mul.wide.u32 	%rd12450, %r6829, %r6826;
	mul.wide.u32 	%rd12451, %r6830, %r6826;
	mul.wide.u32 	%rd12452, %r6829, %r6809;
	mul.wide.u32 	%rd12453, %r6830, %r6809;
	mul.wide.u32 	%rd12454, %r6830, %r6811;
	and.b64  	%rd12455, %rd12434, 67108863;
	shr.u64 	%rd12456, %rd12434, 26;
	add.s64 	%rd12457, %rd12437, %rd12438;
	add.s64 	%rd12458, %rd12457, %rd12436;
	add.s64 	%rd12459, %rd12458, %rd12435;
	add.s64 	%rd12460, %rd12459, %rd12396;
	add.s64 	%rd12461, %rd12460, %rd12456;
	and.b64  	%rd12462, %rd12461, 33554431;
	shr.u64 	%rd12463, %rd12461, 25;
	add.s64 	%rd12464, %rd12441, %rd12442;
	add.s64 	%rd12465, %rd12464, %rd12440;
	add.s64 	%rd12466, %rd12465, %rd12439;
	add.s64 	%rd12467, %rd12466, %rd12397;
	add.s64 	%rd12468, %rd12467, %rd12398;
	add.s64 	%rd12469, %rd12468, %rd12463;
	and.b64  	%rd12470, %rd12469, 67108863;
	shr.u64 	%rd12471, %rd12469, 26;
	add.s64 	%rd12472, %rd12444, %rd12445;
	add.s64 	%rd12473, %rd12472, %rd12443;
	add.s64 	%rd12474, %rd12473, %rd12399;
	add.s64 	%rd12475, %rd12474, %rd12400;
	add.s64 	%rd12476, %rd12475, %rd12471;
	and.b64  	%rd12477, %rd12476, 33554431;
	shr.u64 	%rd12478, %rd12476, 25;
	add.s64 	%rd12479, %rd12448, %rd12403;
	add.s64 	%rd12480, %rd12479, %rd12447;
	add.s64 	%rd12481, %rd12480, %rd12446;
	add.s64 	%rd12482, %rd12481, %rd12401;
	add.s64 	%rd12483, %rd12482, %rd12402;
	add.s64 	%rd12484, %rd12483, %rd12478;
	and.b64  	%rd12485, %rd12484, 67108863;
	shr.u64 	%rd12486, %rd12484, 26;
	add.s64 	%rd12487, %rd12450, %rd12406;
	add.s64 	%rd12488, %rd12487, %rd12449;
	add.s64 	%rd12489, %rd12488, %rd12404;
	add.s64 	%rd12490, %rd12489, %rd12405;
	add.s64 	%rd12491, %rd12490, %rd12486;
	and.b64  	%rd12492, %rd12491, 33554431;
	shr.u64 	%rd12493, %rd12491, 25;
	add.s64 	%rd12494, %rd12409, %rd12410;
	add.s64 	%rd12495, %rd12494, %rd12452;
	add.s64 	%rd12496, %rd12495, %rd12451;
	add.s64 	%rd12497, %rd12496, %rd12407;
	add.s64 	%rd12498, %rd12497, %rd12408;
	add.s64 	%rd12499, %rd12498, %rd12493;
	and.b64  	%rd12500, %rd12499, 67108863;
	shr.u64 	%rd12501, %rd12499, 26;
	add.s64 	%rd12502, %rd12413, %rd12414;
	add.s64 	%rd12503, %rd12502, %rd12453;
	add.s64 	%rd12504, %rd12503, %rd12411;
	add.s64 	%rd12505, %rd12504, %rd12412;
	add.s64 	%rd12506, %rd12505, %rd12501;
	and.b64  	%rd12507, %rd12506, 33554431;
	shr.u64 	%rd12508, %rd12506, 25;
	add.s64 	%rd12509, %rd12418, %rd12419;
	add.s64 	%rd12510, %rd12509, %rd12417;
	add.s64 	%rd12511, %rd12510, %rd12454;
	add.s64 	%rd12512, %rd12511, %rd12415;
	add.s64 	%rd12513, %rd12512, %rd12416;
	add.s64 	%rd12514, %rd12513, %rd12508;
	and.b64  	%rd12515, %rd12514, 67108863;
	shr.u64 	%rd12516, %rd12514, 26;
	add.s64 	%rd12517, %rd12423, %rd12424;
	add.s64 	%rd12518, %rd12517, %rd12422;
	add.s64 	%rd12519, %rd12518, %rd12420;
	add.s64 	%rd12520, %rd12519, %rd12421;
	add.s64 	%rd12521, %rd12520, %rd12516;
	and.b64  	%rd12522, %rd12521, 33554431;
	shr.u64 	%rd12523, %rd12521, 25;
	and.b64  	%rd12524, %rd12523, 4294967295;
	mul.lo.s64 	%rd12525, %rd12524, 19;
	add.s64 	%rd12526, %rd12525, %rd12455;
	and.b64  	%rd12527, %rd12526, 67108863;
	shr.u64 	%rd12528, %rd12526, 26;
	add.s64 	%rd12529, %rd12528, %rd12462;
	mul.lo.s64 	%rd12530, %rd12529, %rd12170;
	mul.lo.s64 	%rd12531, %rd12527, %rd12172;
	mul.lo.s64 	%rd12532, %rd12477, %rd12170;
	mul.lo.s64 	%rd12533, %rd12470, %rd12172;
	add.s64 	%rd12534, %rd12532, %rd12533;
	mul.lo.s64 	%rd12535, %rd12529, %rd12177;
	mul.lo.s64 	%rd12536, %rd12527, %rd12175;
	mul.lo.s64 	%rd12537, %rd12492, %rd12170;
	mul.lo.s64 	%rd12538, %rd12485, %rd12172;
	mul.lo.s64 	%rd12539, %rd12477, %rd12177;
	mul.lo.s64 	%rd12540, %rd12470, %rd12175;
	mul.lo.s64 	%rd12541, %rd12529, %rd12184;
	mul.lo.s64 	%rd12542, %rd12527, %rd12182;
	mul.lo.s64 	%rd12543, %rd12507, %rd12170;
	mul.lo.s64 	%rd12544, %rd12500, %rd12172;
	mul.lo.s64 	%rd12545, %rd12492, %rd12177;
	mul.lo.s64 	%rd12546, %rd12485, %rd12175;
	mul.lo.s64 	%rd12547, %rd12477, %rd12184;
	mul.lo.s64 	%rd12548, %rd12470, %rd12182;
	mul.lo.s64 	%rd12549, %rd12529, %rd12192;
	mul.lo.s64 	%rd12550, %rd12527, %rd12190;
	mul.lo.s64 	%rd12551, %rd12522, %rd12170;
	mul.lo.s64 	%rd12552, %rd12515, %rd12172;
	mul.lo.s64 	%rd12553, %rd12507, %rd12177;
	mul.lo.s64 	%rd12554, %rd12500, %rd12175;
	mul.lo.s64 	%rd12555, %rd12492, %rd12184;
	mul.lo.s64 	%rd12556, %rd12485, %rd12182;
	mul.lo.s64 	%rd12557, %rd12477, %rd12192;
	mul.lo.s64 	%rd12558, %rd12470, %rd12190;
	mul.lo.s64 	%rd12559, %rd12529, %rd12202;
	mul.lo.s64 	%rd12560, %rd12527, %rd12200;
	shl.b32 	%r6836, %r6785, 1;
	shl.b32 	%r6837, %r6770, 1;
	and.b32  	%r6838, %r6837, 67108862;
	shl.b32 	%r6839, %r6774, 1;
	and.b32  	%r6840, %r6839, 67108862;
	shl.b32 	%r6841, %r6778, 1;
	and.b32  	%r6842, %r6841, 67108862;
	mul.lo.s64 	%rd12561, %rd12527, %rd12170;
	mul.lo.s64 	%rd12562, %rd12470, %rd12170;
	cvt.u64.u32 	%rd12563, %r6836;
	mul.lo.s64 	%rd12564, %rd12529, %rd12563;
	mul.lo.s64 	%rd12565, %rd12527, %rd12177;
	mul.lo.s64 	%rd12566, %rd12485, %rd12170;
	mul.lo.s64 	%rd12567, %rd12477, %rd12563;
	mul.lo.s64 	%rd12568, %rd12470, %rd12177;
	cvt.u64.u32 	%rd12569, %r6838;
	mul.lo.s64 	%rd12570, %rd12529, %rd12569;
	mul.lo.s64 	%rd12571, %rd12527, %rd12184;
	mul.lo.s64 	%rd12572, %rd12500, %rd12170;
	mul.lo.s64 	%rd12573, %rd12492, %rd12563;
	mul.lo.s64 	%rd12574, %rd12485, %rd12177;
	mul.lo.s64 	%rd12575, %rd12477, %rd12569;
	mul.lo.s64 	%rd12576, %rd12470, %rd12184;
	cvt.u64.u32 	%rd12577, %r6840;
	mul.lo.s64 	%rd12578, %rd12529, %rd12577;
	mul.lo.s64 	%rd12579, %rd12527, %rd12192;
	mul.lo.s64 	%rd12580, %rd12515, %rd12170;
	mul.lo.s64 	%rd12581, %rd12507, %rd12563;
	mul.lo.s64 	%rd12582, %rd12500, %rd12177;
	mul.lo.s64 	%rd12583, %rd12492, %rd12569;
	mul.lo.s64 	%rd12584, %rd12485, %rd12184;
	mul.lo.s64 	%rd12585, %rd12477, %rd12577;
	mul.lo.s64 	%rd12586, %rd12470, %rd12192;
	cvt.u64.u32 	%rd12587, %r6842;
	mul.lo.s64 	%rd12588, %rd12529, %rd12587;
	mul.lo.s64 	%rd12589, %rd12527, %rd12202;
	mul.lo.s32 	%r6843, %r6785, 38;
	mul.lo.s32 	%r6844, %r6769, 19;
	mul.lo.s32 	%r6845, %r6771, 19;
	mul.lo.s32 	%r6846, %r6773, 19;
	mul.lo.s32 	%r6847, %r6775, 19;
	mul.lo.s32 	%r6848, %r6777, 19;
	mul.lo.s32 	%r6849, %r6779, 19;
	mul.lo.s32 	%r6850, %r6781, 19;
	mul.lo.s32 	%r6851, %r6783, 19;
	cvt.u64.u32 	%rd12590, %r6851;
	mul.lo.s64 	%rd12591, %rd12470, %rd12590;
	cvt.u64.u32 	%rd12592, %r6850;
	mul.lo.s64 	%rd12593, %rd12477, %rd12592;
	cvt.u64.u32 	%rd12594, %r6849;
	mul.lo.s64 	%rd12595, %rd12485, %rd12594;
	cvt.u64.u32 	%rd12596, %r6848;
	mul.lo.s64 	%rd12597, %rd12492, %rd12596;
	cvt.u64.u32 	%rd12598, %r6847;
	mul.lo.s64 	%rd12599, %rd12500, %rd12598;
	cvt.u64.u32 	%rd12600, %r6846;
	mul.lo.s64 	%rd12601, %rd12507, %rd12600;
	cvt.u64.u32 	%rd12602, %r6845;
	mul.lo.s64 	%rd12603, %rd12515, %rd12602;
	cvt.u64.u32 	%rd12604, %r6844;
	mul.lo.s64 	%rd12605, %rd12522, %rd12604;
	mul.lo.s64 	%rd12606, %rd12485, %rd12590;
	mul.lo.s64 	%rd12607, %rd12492, %rd12592;
	mul.lo.s64 	%rd12608, %rd12500, %rd12594;
	mul.lo.s64 	%rd12609, %rd12507, %rd12596;
	mul.lo.s64 	%rd12610, %rd12515, %rd12598;
	mul.lo.s64 	%rd12611, %rd12522, %rd12600;
	mul.lo.s64 	%rd12612, %rd12500, %rd12590;
	mul.lo.s64 	%rd12613, %rd12507, %rd12592;
	mul.lo.s64 	%rd12614, %rd12515, %rd12594;
	mul.lo.s64 	%rd12615, %rd12522, %rd12596;
	mul.lo.s64 	%rd12616, %rd12515, %rd12590;
	mul.lo.s64 	%rd12617, %rd12522, %rd12592;
	mul.lo.s32 	%r6852, %r6771, 38;
	mul.lo.s32 	%r6853, %r6775, 38;
	mul.lo.s32 	%r6854, %r6779, 38;
	mul.lo.s32 	%r6855, %r6783, 38;
	cvt.u64.u32 	%rd12618, %r6855;
	mul.lo.s64 	%rd12619, %rd12529, %rd12618;
	mul.lo.s64 	%rd12620, %rd12470, %rd12592;
	cvt.u64.u32 	%rd12621, %r6854;
	mul.lo.s64 	%rd12622, %rd12477, %rd12621;
	mul.lo.s64 	%rd12623, %rd12485, %rd12596;
	cvt.u64.u32 	%rd12624, %r6853;
	mul.lo.s64 	%rd12625, %rd12492, %rd12624;
	mul.lo.s64 	%rd12626, %rd12500, %rd12600;
	cvt.u64.u32 	%rd12627, %r6852;
	mul.lo.s64 	%rd12628, %rd12507, %rd12627;
	mul.lo.s64 	%rd12629, %rd12515, %rd12604;
	cvt.u64.u32 	%rd12630, %r6843;
	mul.lo.s64 	%rd12631, %rd12522, %rd12630;
	add.s64 	%rd12632, %rd12622, %rd12620;
	add.s64 	%rd12633, %rd12632, %rd12623;
	add.s64 	%rd12634, %rd12633, %rd12625;
	add.s64 	%rd12635, %rd12634, %rd12626;
	add.s64 	%rd12636, %rd12635, %rd12628;
	add.s64 	%rd12637, %rd12636, %rd12629;
	add.s64 	%rd12638, %rd12637, %rd12631;
	add.s64 	%rd12639, %rd12638, %rd12561;
	add.s64 	%rd12640, %rd12639, %rd12619;
	mul.lo.s64 	%rd12641, %rd12477, %rd12618;
	mul.lo.s64 	%rd12642, %rd12485, %rd12592;
	mul.lo.s64 	%rd12643, %rd12492, %rd12621;
	mul.lo.s64 	%rd12644, %rd12500, %rd12596;
	mul.lo.s64 	%rd12645, %rd12507, %rd12624;
	mul.lo.s64 	%rd12646, %rd12515, %rd12600;
	mul.lo.s64 	%rd12647, %rd12522, %rd12627;
	mul.lo.s64 	%rd12648, %rd12492, %rd12618;
	mul.lo.s64 	%rd12649, %rd12500, %rd12592;
	mul.lo.s64 	%rd12650, %rd12507, %rd12621;
	mul.lo.s64 	%rd12651, %rd12515, %rd12596;
	mul.lo.s64 	%rd12652, %rd12522, %rd12624;
	mul.lo.s64 	%rd12653, %rd12507, %rd12618;
	mul.lo.s64 	%rd12654, %rd12515, %rd12592;
	mul.lo.s64 	%rd12655, %rd12522, %rd12621;
	mul.lo.s64 	%rd12656, %rd12522, %rd12618;
	and.b64  	%rd12657, %rd12640, 67108863;
	shr.u64 	%rd12658, %rd12640, 26;
	add.s64 	%rd12659, %rd12593, %rd12591;
	add.s64 	%rd12660, %rd12659, %rd12595;
	add.s64 	%rd12661, %rd12660, %rd12597;
	add.s64 	%rd12662, %rd12661, %rd12599;
	add.s64 	%rd12663, %rd12662, %rd12601;
	add.s64 	%rd12664, %rd12663, %rd12603;
	add.s64 	%rd12665, %rd12664, %rd12605;
	add.s64 	%rd12666, %rd12665, %rd12531;
	add.s64 	%rd12667, %rd12666, %rd12530;
	add.s64 	%rd12668, %rd12667, %rd12658;
	cvt.u32.u64 	%r6856, %rd12668;
	and.b32  	%r6857, %r6856, 33554431;
	shr.u64 	%rd12669, %rd12668, 25;
	add.s64 	%rd12670, %rd12641, %rd12562;
	add.s64 	%rd12671, %rd12670, %rd12642;
	add.s64 	%rd12672, %rd12671, %rd12643;
	add.s64 	%rd12673, %rd12672, %rd12644;
	add.s64 	%rd12674, %rd12673, %rd12645;
	add.s64 	%rd12675, %rd12674, %rd12646;
	add.s64 	%rd12676, %rd12675, %rd12647;
	add.s64 	%rd12677, %rd12676, %rd12565;
	add.s64 	%rd12678, %rd12677, %rd12564;
	add.s64 	%rd12679, %rd12678, %rd12669;
	cvt.u32.u64 	%r6858, %rd12679;
	and.b32  	%r449, %r6858, 67108863;
	shr.u64 	%rd12680, %rd12679, 26;
	add.s64 	%rd12681, %rd12534, %rd12606;
	add.s64 	%rd12682, %rd12681, %rd12607;
	add.s64 	%rd12683, %rd12682, %rd12608;
	add.s64 	%rd12684, %rd12683, %rd12609;
	add.s64 	%rd12685, %rd12684, %rd12610;
	add.s64 	%rd12686, %rd12685, %rd12611;
	add.s64 	%rd12687, %rd12686, %rd12536;
	add.s64 	%rd12688, %rd12687, %rd12535;
	add.s64 	%rd12689, %rd12688, %rd12680;
	cvt.u32.u64 	%r6859, %rd12689;
	and.b32  	%r450, %r6859, 33554431;
	shr.u64 	%rd12690, %rd12689, 25;
	add.s64 	%rd12691, %rd12567, %rd12568;
	add.s64 	%rd12692, %rd12691, %rd12566;
	add.s64 	%rd12693, %rd12692, %rd12648;
	add.s64 	%rd12694, %rd12693, %rd12649;
	add.s64 	%rd12695, %rd12694, %rd12650;
	add.s64 	%rd12696, %rd12695, %rd12651;
	add.s64 	%rd12697, %rd12696, %rd12652;
	add.s64 	%rd12698, %rd12697, %rd12571;
	add.s64 	%rd12699, %rd12698, %rd12570;
	add.s64 	%rd12700, %rd12699, %rd12690;
	cvt.u32.u64 	%r6860, %rd12700;
	and.b32  	%r451, %r6860, 67108863;
	shr.u64 	%rd12701, %rd12700, 26;
	add.s64 	%rd12702, %rd12539, %rd12540;
	add.s64 	%rd12703, %rd12702, %rd12538;
	add.s64 	%rd12704, %rd12703, %rd12537;
	add.s64 	%rd12705, %rd12704, %rd12612;
	add.s64 	%rd12706, %rd12705, %rd12613;
	add.s64 	%rd12707, %rd12706, %rd12614;
	add.s64 	%rd12708, %rd12707, %rd12615;
	add.s64 	%rd12709, %rd12708, %rd12542;
	add.s64 	%rd12710, %rd12709, %rd12541;
	add.s64 	%rd12711, %rd12710, %rd12701;
	cvt.u32.u64 	%r6861, %rd12711;
	and.b32  	%r452, %r6861, 33554431;
	shr.u64 	%rd12712, %rd12711, 25;
	add.s64 	%rd12713, %rd12575, %rd12576;
	add.s64 	%rd12714, %rd12713, %rd12574;
	add.s64 	%rd12715, %rd12714, %rd12573;
	add.s64 	%rd12716, %rd12715, %rd12572;
	add.s64 	%rd12717, %rd12716, %rd12653;
	add.s64 	%rd12718, %rd12717, %rd12654;
	add.s64 	%rd12719, %rd12718, %rd12655;
	add.s64 	%rd12720, %rd12719, %rd12579;
	add.s64 	%rd12721, %rd12720, %rd12578;
	add.s64 	%rd12722, %rd12721, %rd12712;
	cvt.u32.u64 	%r6862, %rd12722;
	and.b32  	%r453, %r6862, 67108863;
	shr.u64 	%rd12723, %rd12722, 26;
	add.s64 	%rd12724, %rd12547, %rd12548;
	add.s64 	%rd12725, %rd12724, %rd12546;
	add.s64 	%rd12726, %rd12725, %rd12545;
	add.s64 	%rd12727, %rd12726, %rd12544;
	add.s64 	%rd12728, %rd12727, %rd12543;
	add.s64 	%rd12729, %rd12728, %rd12616;
	add.s64 	%rd12730, %rd12729, %rd12617;
	add.s64 	%rd12731, %rd12730, %rd12550;
	add.s64 	%rd12732, %rd12731, %rd12549;
	add.s64 	%rd12733, %rd12732, %rd12723;
	cvt.u32.u64 	%r6863, %rd12733;
	and.b32  	%r454, %r6863, 33554431;
	shr.u64 	%rd12734, %rd12733, 25;
	add.s64 	%rd12735, %rd12585, %rd12586;
	add.s64 	%rd12736, %rd12735, %rd12584;
	add.s64 	%rd12737, %rd12736, %rd12583;
	add.s64 	%rd12738, %rd12737, %rd12582;
	add.s64 	%rd12739, %rd12738, %rd12581;
	add.s64 	%rd12740, %rd12739, %rd12580;
	add.s64 	%rd12741, %rd12740, %rd12656;
	add.s64 	%rd12742, %rd12741, %rd12589;
	add.s64 	%rd12743, %rd12742, %rd12588;
	add.s64 	%rd12744, %rd12743, %rd12734;
	cvt.u32.u64 	%r6864, %rd12744;
	and.b32  	%r455, %r6864, 67108863;
	shr.u64 	%rd12745, %rd12744, 26;
	add.s64 	%rd12746, %rd12557, %rd12558;
	add.s64 	%rd12747, %rd12746, %rd12556;
	add.s64 	%rd12748, %rd12747, %rd12555;
	add.s64 	%rd12749, %rd12748, %rd12554;
	add.s64 	%rd12750, %rd12749, %rd12553;
	add.s64 	%rd12751, %rd12750, %rd12552;
	add.s64 	%rd12752, %rd12751, %rd12551;
	add.s64 	%rd12753, %rd12752, %rd12560;
	add.s64 	%rd12754, %rd12753, %rd12559;
	add.s64 	%rd12755, %rd12754, %rd12745;
	cvt.u32.u64 	%r6865, %rd12755;
	and.b32  	%r456, %r6865, 33554431;
	shr.u64 	%rd12756, %rd12755, 25;
	and.b64  	%rd12757, %rd12756, 4294967295;
	mul.lo.s64 	%rd12758, %rd12757, 19;
	add.s64 	%rd12759, %rd12758, %rd12657;
	cvt.u32.u64 	%r6866, %rd12759;
	and.b32  	%r457, %r6866, 67108863;
	shr.u64 	%rd12760, %rd12759, 26;
	cvt.u32.u64 	%r6867, %rd12760;
	add.s32 	%r458, %r6857, %r6867;
	mov.u32 	%r9209, 0;
	mov.u32 	%r9210, %r454;
	mov.u32 	%r9211, %r453;
	mov.u32 	%r9212, %r452;
	mov.u32 	%r9213, %r451;
	mov.u32 	%r9214, %r450;
	mov.u32 	%r9215, %r449;
	mov.u32 	%r9216, %r458;
	mov.u32 	%r9217, %r457;
	mov.u32 	%r9218, %r455;
	mov.u32 	%r9219, %r456;

$L__BB3_15:
	mul.wide.u32 	%rd12761, %r9217, %r9217;
	shl.b32 	%r6868, %r9217, 1;
	mul.wide.u32 	%rd12762, %r6868, %r9216;
	mul.wide.u32 	%rd12763, %r6868, %r9215;
	shl.b32 	%r6869, %r9216, 1;
	mul.wide.u32 	%rd12764, %r6869, %r9216;
	mul.wide.u32 	%rd12765, %r6868, %r9214;
	mul.wide.u32 	%rd12766, %r6869, %r9215;
	mul.wide.u32 	%rd12767, %r6868, %r9213;
	shl.b32 	%r6870, %r9214, 1;
	mul.wide.u32 	%rd12768, %r6869, %r6870;
	mul.wide.u32 	%rd12769, %r9215, %r9215;
	mul.wide.u32 	%rd12770, %r6868, %r9212;
	mul.wide.u32 	%rd12771, %r6869, %r9213;
	shl.b32 	%r6871, %r9215, 1;
	mul.wide.u32 	%rd12772, %r6871, %r9214;
	mul.wide.u32 	%rd12773, %r6868, %r9211;
	shl.b32 	%r6872, %r9212, 1;
	mul.wide.u32 	%rd12774, %r6869, %r6872;
	mul.wide.u32 	%rd12775, %r6871, %r9213;
	mul.wide.u32 	%rd12776, %r6870, %r9214;
	mul.wide.u32 	%rd12777, %r6868, %r9210;
	mul.wide.u32 	%rd12778, %r6869, %r9211;
	mul.wide.u32 	%rd12779, %r6871, %r9212;
	mul.wide.u32 	%rd12780, %r6870, %r9213;
	mul.wide.u32 	%rd12781, %r9218, %r6868;
	shl.b32 	%r6873, %r9210, 1;
	mul.wide.u32 	%rd12782, %r6869, %r6873;
	mul.wide.u32 	%rd12783, %r6871, %r9211;
	mul.wide.u32 	%rd12784, %r6870, %r6872;
	mul.wide.u32 	%rd12785, %r9213, %r9213;
	mul.wide.u32 	%rd12786, %r9219, %r6868;
	mul.wide.u32 	%rd12787, %r9218, %r6869;
	mul.wide.u32 	%rd12788, %r6871, %r9210;
	mul.wide.u32 	%rd12789, %r6870, %r9211;
	mul.wide.u32 	%rd12790, %r9213, %r6872;
	mul.lo.s32 	%r6874, %r9219, 38;
	mul.wide.u32 	%rd12791, %r6874, %r6869;
	mul.lo.s32 	%r6875, %r9218, 19;
	mul.wide.u32 	%rd12792, %r6875, %r6871;
	mul.lo.s32 	%r6876, %r9210, 38;
	mul.wide.u32 	%rd12793, %r6870, %r6876;
	mul.lo.s32 	%r6877, %r9211, 19;
	shl.b32 	%r6878, %r9213, 1;
	mul.wide.u32 	%rd12794, %r6878, %r6877;
	mul.lo.s32 	%r6879, %r9212, 38;
	mul.wide.u32 	%rd12795, %r6879, %r9212;
	add.s64 	%rd12796, %rd12794, %rd12795;
	add.s64 	%rd12797, %rd12796, %rd12793;
	add.s64 	%rd12798, %rd12797, %rd12761;
	add.s64 	%rd12799, %rd12798, %rd12792;
	add.s64 	%rd12800, %rd12799, %rd12791;
	mul.wide.u32 	%rd12801, %r6874, %r9215;
	mul.wide.u32 	%rd12802, %r6875, %r6870;
	mul.wide.u32 	%rd12803, %r9213, %r6876;
	mul.wide.u32 	%rd12804, %r6872, %r6877;
	mul.wide.u32 	%rd12805, %r6874, %r6870;
	mul.wide.u32 	%rd12806, %r6875, %r6878;
	mul.wide.u32 	%rd12807, %r6872, %r6876;
	mul.wide.u32 	%rd12808, %r6877, %r9211;
	mul.wide.u32 	%rd12809, %r6874, %r9213;
	mul.wide.u32 	%rd12810, %r6875, %r6872;
	mul.wide.u32 	%rd12811, %r6876, %r9211;
	mul.wide.u32 	%rd12812, %r6874, %r6872;
	shl.b32 	%r6880, %r9211, 1;
	mul.wide.u32 	%rd12813, %r6875, %r6880;
	mul.wide.u32 	%rd12814, %r6876, %r9210;
	mul.wide.u32 	%rd12815, %r6874, %r9211;
	mul.wide.u32 	%rd12816, %r6875, %r6873;
	mul.wide.u32 	%rd12817, %r6874, %r6873;
	mul.wide.u32 	%rd12818, %r6875, %r9218;
	mul.wide.u32 	%rd12819, %r6874, %r9218;
	mul.wide.u32 	%rd12820, %r6874, %r9219;
	and.b64  	%rd12821, %rd12800, 67108863;
	shr.u64 	%rd12822, %rd12800, 26;
	add.s64 	%rd12823, %rd12804, %rd12803;
	add.s64 	%rd12824, %rd12823, %rd12762;
	add.s64 	%rd12825, %rd12824, %rd12802;
	add.s64 	%rd12826, %rd12825, %rd12801;
	add.s64 	%rd12827, %rd12826, %rd12822;
	cvt.u32.u64 	%r6881, %rd12827;
	and.b32  	%r6882, %r6881, 33554431;
	shr.u64 	%rd12828, %rd12827, 25;
	add.s64 	%rd12829, %rd12807, %rd12808;
	add.s64 	%rd12830, %rd12829, %rd12764;
	add.s64 	%rd12831, %rd12830, %rd12763;
	add.s64 	%rd12832, %rd12831, %rd12806;
	add.s64 	%rd12833, %rd12832, %rd12805;
	add.s64 	%rd12834, %rd12833, %rd12828;
	cvt.u32.u64 	%r6883, %rd12834;
	and.b32  	%r9215, %r6883, 67108863;
	shr.u64 	%rd12835, %rd12834, 26;
	add.s64 	%rd12836, %rd12766, %rd12811;
	add.s64 	%rd12837, %rd12836, %rd12765;
	add.s64 	%rd12838, %rd12837, %rd12810;
	add.s64 	%rd12839, %rd12838, %rd12809;
	add.s64 	%rd12840, %rd12839, %rd12835;
	cvt.u32.u64 	%r6884, %rd12840;
	and.b32  	%r9214, %r6884, 33554431;
	shr.u64 	%rd12841, %rd12840, 25;
	add.s64 	%rd12842, %rd12769, %rd12814;
	add.s64 	%rd12843, %rd12842, %rd12768;
	add.s64 	%rd12844, %rd12843, %rd12767;
	add.s64 	%rd12845, %rd12844, %rd12813;
	add.s64 	%rd12846, %rd12845, %rd12812;
	add.s64 	%rd12847, %rd12846, %rd12841;
	cvt.u32.u64 	%r6885, %rd12847;
	and.b32  	%r9213, %r6885, 67108863;
	shr.u64 	%rd12848, %rd12847, 26;
	add.s64 	%rd12849, %rd12771, %rd12772;
	add.s64 	%rd12850, %rd12849, %rd12770;
	add.s64 	%rd12851, %rd12850, %rd12816;
	add.s64 	%rd12852, %rd12851, %rd12815;
	add.s64 	%rd12853, %rd12852, %rd12848;
	cvt.u32.u64 	%r6886, %rd12853;
	and.b32  	%r9212, %r6886, 33554431;
	shr.u64 	%rd12854, %rd12853, 25;
	add.s64 	%rd12855, %rd12775, %rd12776;
	add.s64 	%rd12856, %rd12855, %rd12774;
	add.s64 	%rd12857, %rd12856, %rd12773;
	add.s64 	%rd12858, %rd12857, %rd12818;
	add.s64 	%rd12859, %rd12858, %rd12817;
	add.s64 	%rd12860, %rd12859, %rd12854;
	cvt.u32.u64 	%r6887, %rd12860;
	and.b32  	%r9211, %r6887, 67108863;
	shr.u64 	%rd12861, %rd12860, 26;
	add.s64 	%rd12862, %rd12779, %rd12780;
	add.s64 	%rd12863, %rd12862, %rd12778;
	add.s64 	%rd12864, %rd12863, %rd12777;
	add.s64 	%rd12865, %rd12864, %rd12819;
	add.s64 	%rd12866, %rd12865, %rd12861;
	cvt.u32.u64 	%r6888, %rd12866;
	and.b32  	%r9210, %r6888, 33554431;
	shr.u64 	%rd12867, %rd12866, 25;
	add.s64 	%rd12868, %rd12784, %rd12785;
	add.s64 	%rd12869, %rd12868, %rd12783;
	add.s64 	%rd12870, %rd12869, %rd12782;
	add.s64 	%rd12871, %rd12870, %rd12781;
	add.s64 	%rd12872, %rd12871, %rd12820;
	add.s64 	%rd12873, %rd12872, %rd12867;
	cvt.u32.u64 	%r6889, %rd12873;
	and.b32  	%r9218, %r6889, 67108863;
	shr.u64 	%rd12874, %rd12873, 26;
	add.s64 	%rd12875, %rd12789, %rd12790;
	add.s64 	%rd12876, %rd12875, %rd12788;
	add.s64 	%rd12877, %rd12876, %rd12787;
	add.s64 	%rd12878, %rd12877, %rd12786;
	add.s64 	%rd12879, %rd12878, %rd12874;
	cvt.u32.u64 	%r6890, %rd12879;
	and.b32  	%r9219, %r6890, 33554431;
	shr.u64 	%rd12880, %rd12879, 25;
	and.b64  	%rd12881, %rd12880, 4294967295;
	mul.lo.s64 	%rd12882, %rd12881, 19;
	add.s64 	%rd12883, %rd12882, %rd12821;
	cvt.u32.u64 	%r6891, %rd12883;
	and.b32  	%r9217, %r6891, 67108863;
	shr.u64 	%rd12884, %rd12883, 26;
	cvt.u32.u64 	%r6892, %rd12884;
	add.s32 	%r9216, %r6882, %r6892;
	add.s32 	%r9209, %r9209, -1;
	setp.ne.s32 	%p8, %r9209, -5;
	@%p8 bra 	$L__BB3_15;

	mul.wide.u32 	%rd12885, %r9216, %r457;
	mul.wide.u32 	%rd12886, %r9217, %r458;
	mul.wide.u32 	%rd12887, %r9214, %r457;
	mul.wide.u32 	%rd12888, %r9215, %r458;
	add.s64 	%rd12889, %rd12887, %rd12888;
	mul.wide.u32 	%rd12890, %r9216, %r449;
	mul.wide.u32 	%rd12891, %r9217, %r450;
	mul.wide.u32 	%rd12892, %r9212, %r457;
	mul.wide.u32 	%rd12893, %r9213, %r458;
	mul.wide.u32 	%rd12894, %r9214, %r449;
	mul.wide.u32 	%rd12895, %r9215, %r450;
	mul.wide.u32 	%rd12896, %r9216, %r451;
	mul.wide.u32 	%rd12897, %r9217, %r452;
	mul.wide.u32 	%rd12898, %r9210, %r457;
	mul.wide.u32 	%rd12899, %r9211, %r458;
	mul.wide.u32 	%rd12900, %r9212, %r449;
	mul.wide.u32 	%rd12901, %r9213, %r450;
	mul.wide.u32 	%rd12902, %r9214, %r451;
	mul.wide.u32 	%rd12903, %r9215, %r452;
	mul.wide.u32 	%rd12904, %r9216, %r453;
	mul.wide.u32 	%rd12905, %r9217, %r454;
	mul.wide.u32 	%rd12906, %r9219, %r457;
	mul.wide.u32 	%rd12907, %r9218, %r458;
	mul.wide.u32 	%rd12908, %r9210, %r449;
	mul.wide.u32 	%rd12909, %r9211, %r450;
	mul.wide.u32 	%rd12910, %r9212, %r451;
	mul.wide.u32 	%rd12911, %r9213, %r452;
	mul.wide.u32 	%rd12912, %r9214, %r453;
	mul.wide.u32 	%rd12913, %r9215, %r454;
	mul.wide.u32 	%rd12914, %r9216, %r455;
	mul.wide.u32 	%rd12915, %r9217, %r456;
	mul.wide.u32 	%rd12916, %r9217, %r457;
	mul.wide.u32 	%rd12917, %r9215, %r457;
	shl.b32 	%r6894, %r458, 1;
	mul.wide.u32 	%rd12918, %r9216, %r6894;
	mul.wide.u32 	%rd12919, %r9217, %r449;
	mul.wide.u32 	%rd12920, %r9213, %r457;
	mul.wide.u32 	%rd12921, %r9214, %r6894;
	mul.wide.u32 	%rd12922, %r9215, %r449;
	shl.b32 	%r6895, %r450, 1;
	mul.wide.u32 	%rd12923, %r9216, %r6895;
	mul.wide.u32 	%rd12924, %r9217, %r451;
	mul.wide.u32 	%rd12925, %r9211, %r457;
	mul.wide.u32 	%rd12926, %r9212, %r6894;
	mul.wide.u32 	%rd12927, %r9213, %r449;
	mul.wide.u32 	%rd12928, %r9214, %r6895;
	mul.wide.u32 	%rd12929, %r9215, %r451;
	shl.b32 	%r6896, %r452, 1;
	mul.wide.u32 	%rd12930, %r9216, %r6896;
	mul.wide.u32 	%rd12931, %r9217, %r453;
	mul.wide.u32 	%rd12932, %r9218, %r457;
	mul.wide.u32 	%rd12933, %r9210, %r6894;
	mul.wide.u32 	%rd12934, %r9211, %r449;
	mul.wide.u32 	%rd12935, %r9212, %r6895;
	mul.wide.u32 	%rd12936, %r9213, %r451;
	mul.wide.u32 	%rd12937, %r9214, %r6896;
	mul.wide.u32 	%rd12938, %r9215, %r453;
	shl.b32 	%r6897, %r454, 1;
	mul.wide.u32 	%rd12939, %r9216, %r6897;
	mul.wide.u32 	%rd12940, %r9217, %r455;
	mul.lo.s32 	%r6898, %r456, 19;
	mul.wide.u32 	%rd12941, %r9215, %r6898;
	mul.lo.s32 	%r6899, %r455, 19;
	mul.wide.u32 	%rd12942, %r9214, %r6899;
	mul.lo.s32 	%r6900, %r454, 19;
	mul.wide.u32 	%rd12943, %r9213, %r6900;
	mul.lo.s32 	%r6901, %r453, 19;
	mul.wide.u32 	%rd12944, %r9212, %r6901;
	mul.lo.s32 	%r6902, %r452, 19;
	mul.wide.u32 	%rd12945, %r9211, %r6902;
	mul.lo.s32 	%r6903, %r451, 19;
	mul.wide.u32 	%rd12946, %r9210, %r6903;
	mul.lo.s32 	%r6904, %r450, 19;
	mul.wide.u32 	%rd12947, %r9218, %r6904;
	mul.lo.s32 	%r6905, %r449, 19;
	mul.wide.u32 	%rd12948, %r9219, %r6905;
	mul.wide.u32 	%rd12949, %r9213, %r6898;
	mul.wide.u32 	%rd12950, %r9212, %r6899;
	mul.wide.u32 	%rd12951, %r9211, %r6900;
	mul.wide.u32 	%rd12952, %r9210, %r6901;
	mul.wide.u32 	%rd12953, %r9218, %r6902;
	mul.wide.u32 	%rd12954, %r9219, %r6903;
	mul.wide.u32 	%rd12955, %r9211, %r6898;
	mul.wide.u32 	%rd12956, %r9210, %r6899;
	mul.wide.u32 	%rd12957, %r9218, %r6900;
	mul.wide.u32 	%rd12958, %r9219, %r6901;
	mul.wide.u32 	%rd12959, %r9218, %r6898;
	mul.wide.u32 	%rd12960, %r9219, %r6899;
	mul.lo.s32 	%r6906, %r456, 38;
	mul.wide.u32 	%rd12961, %r9216, %r6906;
	mul.wide.u32 	%rd12962, %r9215, %r6899;
	mul.lo.s32 	%r6907, %r454, 38;
	mul.wide.u32 	%rd12963, %r9214, %r6907;
	mul.wide.u32 	%rd12964, %r9213, %r6901;
	mul.lo.s32 	%r6908, %r452, 38;
	mul.wide.u32 	%rd12965, %r9212, %r6908;
	mul.wide.u32 	%rd12966, %r9211, %r6903;
	mul.lo.s32 	%r6909, %r450, 38;
	mul.wide.u32 	%rd12967, %r9210, %r6909;
	mul.wide.u32 	%rd12968, %r9218, %r6905;
	mul.lo.s32 	%r6910, %r458, 38;
	mul.wide.u32 	%rd12969, %r9219, %r6910;
	add.s64 	%rd12970, %rd12963, %rd12962;
	add.s64 	%rd12971, %rd12970, %rd12964;
	add.s64 	%rd12972, %rd12971, %rd12965;
	add.s64 	%rd12973, %rd12972, %rd12966;
	add.s64 	%rd12974, %rd12973, %rd12967;
	add.s64 	%rd12975, %rd12974, %rd12968;
	add.s64 	%rd12976, %rd12975, %rd12969;
	add.s64 	%rd12977, %rd12976, %rd12916;
	add.s64 	%rd12978, %rd12977, %rd12961;
	mul.wide.u32 	%rd12979, %r9214, %r6906;
	mul.wide.u32 	%rd12980, %r9213, %r6899;
	mul.wide.u32 	%rd12981, %r9212, %r6907;
	mul.wide.u32 	%rd12982, %r9211, %r6901;
	mul.wide.u32 	%rd12983, %r9210, %r6908;
	mul.wide.u32 	%rd12984, %r9218, %r6903;
	mul.wide.u32 	%rd12985, %r9219, %r6909;
	mul.wide.u32 	%rd12986, %r9212, %r6906;
	mul.wide.u32 	%rd12987, %r9211, %r6899;
	mul.wide.u32 	%rd12988, %r9210, %r6907;
	mul.wide.u32 	%rd12989, %r9218, %r6901;
	mul.wide.u32 	%rd12990, %r9219, %r6908;
	mul.wide.u32 	%rd12991, %r9210, %r6906;
	mul.wide.u32 	%rd12992, %r9218, %r6899;
	mul.wide.u32 	%rd12993, %r9219, %r6907;
	mul.wide.u32 	%rd12994, %r9219, %r6906;
	and.b64  	%rd12995, %rd12978, 67108863;
	shr.u64 	%rd12996, %rd12978, 26;
	add.s64 	%rd12997, %rd12942, %rd12941;
	add.s64 	%rd12998, %rd12997, %rd12943;
	add.s64 	%rd12999, %rd12998, %rd12944;
	add.s64 	%rd13000, %rd12999, %rd12945;
	add.s64 	%rd13001, %rd13000, %rd12946;
	add.s64 	%rd13002, %rd13001, %rd12947;
	add.s64 	%rd13003, %rd13002, %rd12948;
	add.s64 	%rd13004, %rd13003, %rd12886;
	add.s64 	%rd13005, %rd13004, %rd12885;
	add.s64 	%rd13006, %rd13005, %rd12996;
	cvt.u32.u64 	%r6911, %rd13006;
	and.b32  	%r6912, %r6911, 33554431;
	shr.u64 	%rd13007, %rd13006, 25;
	add.s64 	%rd13008, %rd12979, %rd12917;
	add.s64 	%rd13009, %rd13008, %rd12980;
	add.s64 	%rd13010, %rd13009, %rd12981;
	add.s64 	%rd13011, %rd13010, %rd12982;
	add.s64 	%rd13012, %rd13011, %rd12983;
	add.s64 	%rd13013, %rd13012, %rd12984;
	add.s64 	%rd13014, %rd13013, %rd12985;
	add.s64 	%rd13015, %rd13014, %rd12919;
	add.s64 	%rd13016, %rd13015, %rd12918;
	add.s64 	%rd13017, %rd13016, %rd13007;
	cvt.u32.u64 	%r6913, %rd13017;
	and.b32  	%r481, %r6913, 67108863;
	shr.u64 	%rd13018, %rd13017, 26;
	add.s64 	%rd13019, %rd12889, %rd12949;
	add.s64 	%rd13020, %rd13019, %rd12950;
	add.s64 	%rd13021, %rd13020, %rd12951;
	add.s64 	%rd13022, %rd13021, %rd12952;
	add.s64 	%rd13023, %rd13022, %rd12953;
	add.s64 	%rd13024, %rd13023, %rd12954;
	add.s64 	%rd13025, %rd13024, %rd12891;
	add.s64 	%rd13026, %rd13025, %rd12890;
	add.s64 	%rd13027, %rd13026, %rd13018;
	cvt.u32.u64 	%r6914, %rd13027;
	and.b32  	%r482, %r6914, 33554431;
	shr.u64 	%rd13028, %rd13027, 25;
	add.s64 	%rd13029, %rd12921, %rd12922;
	add.s64 	%rd13030, %rd13029, %rd12920;
	add.s64 	%rd13031, %rd13030, %rd12986;
	add.s64 	%rd13032, %rd13031, %rd12987;
	add.s64 	%rd13033, %rd13032, %rd12988;
	add.s64 	%rd13034, %rd13033, %rd12989;
	add.s64 	%rd13035, %rd13034, %rd12990;
	add.s64 	%rd13036, %rd13035, %rd12924;
	add.s64 	%rd13037, %rd13036, %rd12923;
	add.s64 	%rd13038, %rd13037, %rd13028;
	cvt.u32.u64 	%r6915, %rd13038;
	and.b32  	%r483, %r6915, 67108863;
	shr.u64 	%rd13039, %rd13038, 26;
	add.s64 	%rd13040, %rd12894, %rd12895;
	add.s64 	%rd13041, %rd13040, %rd12893;
	add.s64 	%rd13042, %rd13041, %rd12892;
	add.s64 	%rd13043, %rd13042, %rd12955;
	add.s64 	%rd13044, %rd13043, %rd12956;
	add.s64 	%rd13045, %rd13044, %rd12957;
	add.s64 	%rd13046, %rd13045, %rd12958;
	add.s64 	%rd13047, %rd13046, %rd12897;
	add.s64 	%rd13048, %rd13047, %rd12896;
	add.s64 	%rd13049, %rd13048, %rd13039;
	cvt.u32.u64 	%r6916, %rd13049;
	and.b32  	%r484, %r6916, 33554431;
	shr.u64 	%rd13050, %rd13049, 25;
	add.s64 	%rd13051, %rd12928, %rd12929;
	add.s64 	%rd13052, %rd13051, %rd12927;
	add.s64 	%rd13053, %rd13052, %rd12926;
	add.s64 	%rd13054, %rd13053, %rd12925;
	add.s64 	%rd13055, %rd13054, %rd12991;
	add.s64 	%rd13056, %rd13055, %rd12992;
	add.s64 	%rd13057, %rd13056, %rd12993;
	add.s64 	%rd13058, %rd13057, %rd12931;
	add.s64 	%rd13059, %rd13058, %rd12930;
	add.s64 	%rd13060, %rd13059, %rd13050;
	cvt.u32.u64 	%r6917, %rd13060;
	and.b32  	%r485, %r6917, 67108863;
	shr.u64 	%rd13061, %rd13060, 26;
	add.s64 	%rd13062, %rd12902, %rd12903;
	add.s64 	%rd13063, %rd13062, %rd12901;
	add.s64 	%rd13064, %rd13063, %rd12900;
	add.s64 	%rd13065, %rd13064, %rd12899;
	add.s64 	%rd13066, %rd13065, %rd12898;
	add.s64 	%rd13067, %rd13066, %rd12959;
	add.s64 	%rd13068, %rd13067, %rd12960;
	add.s64 	%rd13069, %rd13068, %rd12905;
	add.s64 	%rd13070, %rd13069, %rd12904;
	add.s64 	%rd13071, %rd13070, %rd13061;
	cvt.u32.u64 	%r6918, %rd13071;
	and.b32  	%r486, %r6918, 33554431;
	shr.u64 	%rd13072, %rd13071, 25;
	add.s64 	%rd13073, %rd12937, %rd12938;
	add.s64 	%rd13074, %rd13073, %rd12936;
	add.s64 	%rd13075, %rd13074, %rd12935;
	add.s64 	%rd13076, %rd13075, %rd12934;
	add.s64 	%rd13077, %rd13076, %rd12933;
	add.s64 	%rd13078, %rd13077, %rd12932;
	add.s64 	%rd13079, %rd13078, %rd12994;
	add.s64 	%rd13080, %rd13079, %rd12940;
	add.s64 	%rd13081, %rd13080, %rd12939;
	add.s64 	%rd13082, %rd13081, %rd13072;
	cvt.u32.u64 	%r6919, %rd13082;
	and.b32  	%r487, %r6919, 67108863;
	shr.u64 	%rd13083, %rd13082, 26;
	add.s64 	%rd13084, %rd12912, %rd12913;
	add.s64 	%rd13085, %rd13084, %rd12911;
	add.s64 	%rd13086, %rd13085, %rd12910;
	add.s64 	%rd13087, %rd13086, %rd12909;
	add.s64 	%rd13088, %rd13087, %rd12908;
	add.s64 	%rd13089, %rd13088, %rd12907;
	add.s64 	%rd13090, %rd13089, %rd12906;
	add.s64 	%rd13091, %rd13090, %rd12915;
	add.s64 	%rd13092, %rd13091, %rd12914;
	add.s64 	%rd13093, %rd13092, %rd13083;
	cvt.u32.u64 	%r6920, %rd13093;
	and.b32  	%r488, %r6920, 33554431;
	shr.u64 	%rd13094, %rd13093, 25;
	and.b64  	%rd13095, %rd13094, 4294967295;
	mul.lo.s64 	%rd13096, %rd13095, 19;
	add.s64 	%rd13097, %rd13096, %rd12995;
	cvt.u32.u64 	%r6921, %rd13097;
	and.b32  	%r489, %r6921, 67108863;
	shr.u64 	%rd13098, %rd13097, 26;
	cvt.u32.u64 	%r6922, %rd13098;
	add.s32 	%r490, %r6912, %r6922;
	mov.u32 	%r9220, 0;
	mov.u32 	%r9221, %r486;
	mov.u32 	%r9222, %r485;
	mov.u32 	%r9223, %r484;
	mov.u32 	%r9224, %r483;
	mov.u32 	%r9225, %r482;
	mov.u32 	%r9226, %r481;
	mov.u32 	%r9227, %r490;
	mov.u32 	%r9228, %r489;
	mov.u32 	%r9229, %r487;
	mov.u32 	%r9230, %r488;

$L__BB3_17:
	mul.wide.u32 	%rd13099, %r9228, %r9228;
	shl.b32 	%r6923, %r9228, 1;
	mul.wide.u32 	%rd13100, %r6923, %r9227;
	mul.wide.u32 	%rd13101, %r6923, %r9226;
	shl.b32 	%r6924, %r9227, 1;
	mul.wide.u32 	%rd13102, %r6924, %r9227;
	mul.wide.u32 	%rd13103, %r6923, %r9225;
	mul.wide.u32 	%rd13104, %r6924, %r9226;
	mul.wide.u32 	%rd13105, %r6923, %r9224;
	shl.b32 	%r6925, %r9225, 1;
	mul.wide.u32 	%rd13106, %r6924, %r6925;
	mul.wide.u32 	%rd13107, %r9226, %r9226;
	mul.wide.u32 	%rd13108, %r6923, %r9223;
	mul.wide.u32 	%rd13109, %r6924, %r9224;
	shl.b32 	%r6926, %r9226, 1;
	mul.wide.u32 	%rd13110, %r6926, %r9225;
	mul.wide.u32 	%rd13111, %r6923, %r9222;
	shl.b32 	%r6927, %r9223, 1;
	mul.wide.u32 	%rd13112, %r6924, %r6927;
	mul.wide.u32 	%rd13113, %r6926, %r9224;
	mul.wide.u32 	%rd13114, %r6925, %r9225;
	mul.wide.u32 	%rd13115, %r6923, %r9221;
	mul.wide.u32 	%rd13116, %r6924, %r9222;
	mul.wide.u32 	%rd13117, %r6926, %r9223;
	mul.wide.u32 	%rd13118, %r6925, %r9224;
	mul.wide.u32 	%rd13119, %r9229, %r6923;
	shl.b32 	%r6928, %r9221, 1;
	mul.wide.u32 	%rd13120, %r6924, %r6928;
	mul.wide.u32 	%rd13121, %r6926, %r9222;
	mul.wide.u32 	%rd13122, %r6925, %r6927;
	mul.wide.u32 	%rd13123, %r9224, %r9224;
	mul.wide.u32 	%rd13124, %r9230, %r6923;
	mul.wide.u32 	%rd13125, %r9229, %r6924;
	mul.wide.u32 	%rd13126, %r6926, %r9221;
	mul.wide.u32 	%rd13127, %r6925, %r9222;
	mul.wide.u32 	%rd13128, %r9224, %r6927;
	mul.lo.s32 	%r6929, %r9230, 38;
	mul.wide.u32 	%rd13129, %r6929, %r6924;
	mul.lo.s32 	%r6930, %r9229, 19;
	mul.wide.u32 	%rd13130, %r6930, %r6926;
	mul.lo.s32 	%r6931, %r9221, 38;
	mul.wide.u32 	%rd13131, %r6925, %r6931;
	mul.lo.s32 	%r6932, %r9222, 19;
	shl.b32 	%r6933, %r9224, 1;
	mul.wide.u32 	%rd13132, %r6933, %r6932;
	mul.lo.s32 	%r6934, %r9223, 38;
	mul.wide.u32 	%rd13133, %r6934, %r9223;
	add.s64 	%rd13134, %rd13132, %rd13133;
	add.s64 	%rd13135, %rd13134, %rd13131;
	add.s64 	%rd13136, %rd13135, %rd13099;
	add.s64 	%rd13137, %rd13136, %rd13130;
	add.s64 	%rd13138, %rd13137, %rd13129;
	mul.wide.u32 	%rd13139, %r6929, %r9226;
	mul.wide.u32 	%rd13140, %r6930, %r6925;
	mul.wide.u32 	%rd13141, %r9224, %r6931;
	mul.wide.u32 	%rd13142, %r6927, %r6932;
	mul.wide.u32 	%rd13143, %r6929, %r6925;
	mul.wide.u32 	%rd13144, %r6930, %r6933;
	mul.wide.u32 	%rd13145, %r6927, %r6931;
	mul.wide.u32 	%rd13146, %r6932, %r9222;
	mul.wide.u32 	%rd13147, %r6929, %r9224;
	mul.wide.u32 	%rd13148, %r6930, %r6927;
	mul.wide.u32 	%rd13149, %r6931, %r9222;
	mul.wide.u32 	%rd13150, %r6929, %r6927;
	shl.b32 	%r6935, %r9222, 1;
	mul.wide.u32 	%rd13151, %r6930, %r6935;
	mul.wide.u32 	%rd13152, %r6931, %r9221;
	mul.wide.u32 	%rd13153, %r6929, %r9222;
	mul.wide.u32 	%rd13154, %r6930, %r6928;
	mul.wide.u32 	%rd13155, %r6929, %r6928;
	mul.wide.u32 	%rd13156, %r6930, %r9229;
	mul.wide.u32 	%rd13157, %r6929, %r9229;
	mul.wide.u32 	%rd13158, %r6929, %r9230;
	and.b64  	%rd13159, %rd13138, 67108863;
	shr.u64 	%rd13160, %rd13138, 26;
	add.s64 	%rd13161, %rd13142, %rd13141;
	add.s64 	%rd13162, %rd13161, %rd13100;
	add.s64 	%rd13163, %rd13162, %rd13140;
	add.s64 	%rd13164, %rd13163, %rd13139;
	add.s64 	%rd13165, %rd13164, %rd13160;
	cvt.u32.u64 	%r6936, %rd13165;
	and.b32  	%r6937, %r6936, 33554431;
	shr.u64 	%rd13166, %rd13165, 25;
	add.s64 	%rd13167, %rd13145, %rd13146;
	add.s64 	%rd13168, %rd13167, %rd13102;
	add.s64 	%rd13169, %rd13168, %rd13101;
	add.s64 	%rd13170, %rd13169, %rd13144;
	add.s64 	%rd13171, %rd13170, %rd13143;
	add.s64 	%rd13172, %rd13171, %rd13166;
	cvt.u32.u64 	%r6938, %rd13172;
	and.b32  	%r9226, %r6938, 67108863;
	shr.u64 	%rd13173, %rd13172, 26;
	add.s64 	%rd13174, %rd13104, %rd13149;
	add.s64 	%rd13175, %rd13174, %rd13103;
	add.s64 	%rd13176, %rd13175, %rd13148;
	add.s64 	%rd13177, %rd13176, %rd13147;
	add.s64 	%rd13178, %rd13177, %rd13173;
	cvt.u32.u64 	%r6939, %rd13178;
	and.b32  	%r9225, %r6939, 33554431;
	shr.u64 	%rd13179, %rd13178, 25;
	add.s64 	%rd13180, %rd13107, %rd13152;
	add.s64 	%rd13181, %rd13180, %rd13106;
	add.s64 	%rd13182, %rd13181, %rd13105;
	add.s64 	%rd13183, %rd13182, %rd13151;
	add.s64 	%rd13184, %rd13183, %rd13150;
	add.s64 	%rd13185, %rd13184, %rd13179;
	cvt.u32.u64 	%r6940, %rd13185;
	and.b32  	%r9224, %r6940, 67108863;
	shr.u64 	%rd13186, %rd13185, 26;
	add.s64 	%rd13187, %rd13109, %rd13110;
	add.s64 	%rd13188, %rd13187, %rd13108;
	add.s64 	%rd13189, %rd13188, %rd13154;
	add.s64 	%rd13190, %rd13189, %rd13153;
	add.s64 	%rd13191, %rd13190, %rd13186;
	cvt.u32.u64 	%r6941, %rd13191;
	and.b32  	%r9223, %r6941, 33554431;
	shr.u64 	%rd13192, %rd13191, 25;
	add.s64 	%rd13193, %rd13113, %rd13114;
	add.s64 	%rd13194, %rd13193, %rd13112;
	add.s64 	%rd13195, %rd13194, %rd13111;
	add.s64 	%rd13196, %rd13195, %rd13156;
	add.s64 	%rd13197, %rd13196, %rd13155;
	add.s64 	%rd13198, %rd13197, %rd13192;
	cvt.u32.u64 	%r6942, %rd13198;
	and.b32  	%r9222, %r6942, 67108863;
	shr.u64 	%rd13199, %rd13198, 26;
	add.s64 	%rd13200, %rd13117, %rd13118;
	add.s64 	%rd13201, %rd13200, %rd13116;
	add.s64 	%rd13202, %rd13201, %rd13115;
	add.s64 	%rd13203, %rd13202, %rd13157;
	add.s64 	%rd13204, %rd13203, %rd13199;
	cvt.u32.u64 	%r6943, %rd13204;
	and.b32  	%r9221, %r6943, 33554431;
	shr.u64 	%rd13205, %rd13204, 25;
	add.s64 	%rd13206, %rd13122, %rd13123;
	add.s64 	%rd13207, %rd13206, %rd13121;
	add.s64 	%rd13208, %rd13207, %rd13120;
	add.s64 	%rd13209, %rd13208, %rd13119;
	add.s64 	%rd13210, %rd13209, %rd13158;
	add.s64 	%rd13211, %rd13210, %rd13205;
	cvt.u32.u64 	%r6944, %rd13211;
	and.b32  	%r9229, %r6944, 67108863;
	shr.u64 	%rd13212, %rd13211, 26;
	add.s64 	%rd13213, %rd13127, %rd13128;
	add.s64 	%rd13214, %rd13213, %rd13126;
	add.s64 	%rd13215, %rd13214, %rd13125;
	add.s64 	%rd13216, %rd13215, %rd13124;
	add.s64 	%rd13217, %rd13216, %rd13212;
	cvt.u32.u64 	%r6945, %rd13217;
	and.b32  	%r9230, %r6945, 33554431;
	shr.u64 	%rd13218, %rd13217, 25;
	and.b64  	%rd13219, %rd13218, 4294967295;
	mul.lo.s64 	%rd13220, %rd13219, 19;
	add.s64 	%rd13221, %rd13220, %rd13159;
	cvt.u32.u64 	%r6946, %rd13221;
	and.b32  	%r9228, %r6946, 67108863;
	shr.u64 	%rd13222, %rd13221, 26;
	cvt.u32.u64 	%r6947, %rd13222;
	add.s32 	%r9227, %r6937, %r6947;
	add.s32 	%r9220, %r9220, -1;
	setp.ne.s32 	%p9, %r9220, -10;
	@%p9 bra 	$L__BB3_17;

	cvt.u64.u32 	%rd146, %r489;
	mul.wide.u32 	%rd13223, %r9227, %r489;
	cvt.u64.u32 	%rd147, %r490;
	mul.wide.u32 	%rd13224, %r9228, %r490;
	mul.wide.u32 	%rd13225, %r9225, %r489;
	mul.wide.u32 	%rd13226, %r9226, %r490;
	add.s64 	%rd13227, %rd13225, %rd13226;
	cvt.u64.u32 	%rd148, %r481;
	mul.wide.u32 	%rd13228, %r9227, %r481;
	cvt.u64.u32 	%rd149, %r482;
	mul.wide.u32 	%rd13229, %r9228, %r482;
	mul.wide.u32 	%rd13230, %r9223, %r489;
	mul.wide.u32 	%rd13231, %r9224, %r490;
	mul.wide.u32 	%rd13232, %r9225, %r481;
	mul.wide.u32 	%rd13233, %r9226, %r482;
	cvt.u64.u32 	%rd150, %r483;
	mul.wide.u32 	%rd13234, %r9227, %r483;
	cvt.u64.u32 	%rd151, %r484;
	mul.wide.u32 	%rd13235, %r9228, %r484;
	mul.wide.u32 	%rd13236, %r9221, %r489;
	mul.wide.u32 	%rd13237, %r9222, %r490;
	mul.wide.u32 	%rd13238, %r9223, %r481;
	mul.wide.u32 	%rd13239, %r9224, %r482;
	mul.wide.u32 	%rd13240, %r9225, %r483;
	mul.wide.u32 	%rd13241, %r9226, %r484;
	cvt.u64.u32 	%rd152, %r485;
	mul.wide.u32 	%rd13242, %r9227, %r485;
	cvt.u64.u32 	%rd153, %r486;
	mul.wide.u32 	%rd13243, %r9228, %r486;
	mul.wide.u32 	%rd13244, %r9230, %r489;
	mul.wide.u32 	%rd13245, %r9229, %r490;
	mul.wide.u32 	%rd13246, %r9221, %r481;
	mul.wide.u32 	%rd13247, %r9222, %r482;
	mul.wide.u32 	%rd13248, %r9223, %r483;
	mul.wide.u32 	%rd13249, %r9224, %r484;
	mul.wide.u32 	%rd13250, %r9225, %r485;
	mul.wide.u32 	%rd13251, %r9226, %r486;
	cvt.u64.u32 	%rd154, %r487;
	mul.wide.u32 	%rd13252, %r9227, %r487;
	cvt.u64.u32 	%rd155, %r488;
	mul.wide.u32 	%rd13253, %r9228, %r488;
	mul.wide.u32 	%rd13254, %r9228, %r489;
	mul.wide.u32 	%rd13255, %r9226, %r489;
	shl.b32 	%r6949, %r490, 1;
	cvt.u64.u32 	%rd156, %r6949;
	mul.wide.u32 	%rd13256, %r9227, %r6949;
	mul.wide.u32 	%rd13257, %r9228, %r481;
	mul.wide.u32 	%rd13258, %r9224, %r489;
	mul.wide.u32 	%rd13259, %r9225, %r6949;
	mul.wide.u32 	%rd13260, %r9226, %r481;
	shl.b32 	%r6950, %r482, 1;
	cvt.u64.u32 	%rd157, %r6950;
	mul.wide.u32 	%rd13261, %r9227, %r6950;
	mul.wide.u32 	%rd13262, %r9228, %r483;
	mul.wide.u32 	%rd13263, %r9222, %r489;
	mul.wide.u32 	%rd13264, %r9223, %r6949;
	mul.wide.u32 	%rd13265, %r9224, %r481;
	mul.wide.u32 	%rd13266, %r9225, %r6950;
	mul.wide.u32 	%rd13267, %r9226, %r483;
	shl.b32 	%r6951, %r484, 1;
	cvt.u64.u32 	%rd158, %r6951;
	mul.wide.u32 	%rd13268, %r9227, %r6951;
	mul.wide.u32 	%rd13269, %r9228, %r485;
	mul.wide.u32 	%rd13270, %r9229, %r489;
	mul.wide.u32 	%rd13271, %r9221, %r6949;
	mul.wide.u32 	%rd13272, %r9222, %r481;
	mul.wide.u32 	%rd13273, %r9223, %r6950;
	mul.wide.u32 	%rd13274, %r9224, %r483;
	mul.wide.u32 	%rd13275, %r9225, %r6951;
	mul.wide.u32 	%rd13276, %r9226, %r485;
	shl.b32 	%r6952, %r486, 1;
	cvt.u64.u32 	%rd159, %r6952;
	mul.wide.u32 	%rd13277, %r9227, %r6952;
	mul.wide.u32 	%rd13278, %r9228, %r487;
	mul.lo.s32 	%r6953, %r488, 19;
	cvt.u64.u32 	%rd160, %r6953;
	mul.wide.u32 	%rd13279, %r9226, %r6953;
	mul.lo.s32 	%r6954, %r487, 19;
	cvt.u64.u32 	%rd161, %r6954;
	mul.wide.u32 	%rd13280, %r9225, %r6954;
	mul.lo.s32 	%r6955, %r486, 19;
	cvt.u64.u32 	%rd162, %r6955;
	mul.wide.u32 	%rd13281, %r9224, %r6955;
	mul.lo.s32 	%r6956, %r485, 19;
	cvt.u64.u32 	%rd163, %r6956;
	mul.wide.u32 	%rd13282, %r9223, %r6956;
	mul.lo.s32 	%r6957, %r484, 19;
	cvt.u64.u32 	%rd164, %r6957;
	mul.wide.u32 	%rd13283, %r9222, %r6957;
	mul.lo.s32 	%r6958, %r483, 19;
	cvt.u64.u32 	%rd165, %r6958;
	mul.wide.u32 	%rd13284, %r9221, %r6958;
	mul.lo.s32 	%r6959, %r482, 19;
	cvt.u64.u32 	%rd166, %r6959;
	mul.wide.u32 	%rd13285, %r9229, %r6959;
	mul.lo.s32 	%r6960, %r481, 19;
	cvt.u64.u32 	%rd167, %r6960;
	mul.wide.u32 	%rd13286, %r9230, %r6960;
	mul.wide.u32 	%rd13287, %r9224, %r6953;
	mul.wide.u32 	%rd13288, %r9223, %r6954;
	mul.wide.u32 	%rd13289, %r9222, %r6955;
	mul.wide.u32 	%rd13290, %r9221, %r6956;
	mul.wide.u32 	%rd13291, %r9229, %r6957;
	mul.wide.u32 	%rd13292, %r9230, %r6958;
	mul.wide.u32 	%rd13293, %r9222, %r6953;
	mul.wide.u32 	%rd13294, %r9221, %r6954;
	mul.wide.u32 	%rd13295, %r9229, %r6955;
	mul.wide.u32 	%rd13296, %r9230, %r6956;
	mul.wide.u32 	%rd13297, %r9229, %r6953;
	mul.wide.u32 	%rd13298, %r9230, %r6954;
	mul.lo.s32 	%r6961, %r488, 38;
	cvt.u64.u32 	%rd168, %r6961;
	mul.wide.u32 	%rd13299, %r9227, %r6961;
	mul.wide.u32 	%rd13300, %r9226, %r6954;
	mul.lo.s32 	%r6962, %r486, 38;
	cvt.u64.u32 	%rd169, %r6962;
	mul.wide.u32 	%rd13301, %r9225, %r6962;
	mul.wide.u32 	%rd13302, %r9224, %r6956;
	mul.lo.s32 	%r6963, %r484, 38;
	cvt.u64.u32 	%rd170, %r6963;
	mul.wide.u32 	%rd13303, %r9223, %r6963;
	mul.wide.u32 	%rd13304, %r9222, %r6958;
	mul.lo.s32 	%r6964, %r482, 38;
	cvt.u64.u32 	%rd171, %r6964;
	mul.wide.u32 	%rd13305, %r9221, %r6964;
	mul.wide.u32 	%rd13306, %r9229, %r6960;
	mul.lo.s32 	%r6965, %r490, 38;
	cvt.u64.u32 	%rd172, %r6965;
	mul.wide.u32 	%rd13307, %r9230, %r6965;
	add.s64 	%rd13308, %rd13301, %rd13300;
	add.s64 	%rd13309, %rd13308, %rd13302;
	add.s64 	%rd13310, %rd13309, %rd13303;
	add.s64 	%rd13311, %rd13310, %rd13304;
	add.s64 	%rd13312, %rd13311, %rd13305;
	add.s64 	%rd13313, %rd13312, %rd13306;
	add.s64 	%rd13314, %rd13313, %rd13307;
	add.s64 	%rd13315, %rd13314, %rd13254;
	add.s64 	%rd13316, %rd13315, %rd13299;
	mul.wide.u32 	%rd13317, %r9225, %r6961;
	mul.wide.u32 	%rd13318, %r9224, %r6954;
	mul.wide.u32 	%rd13319, %r9223, %r6962;
	mul.wide.u32 	%rd13320, %r9222, %r6956;
	mul.wide.u32 	%rd13321, %r9221, %r6963;
	mul.wide.u32 	%rd13322, %r9229, %r6958;
	mul.wide.u32 	%rd13323, %r9230, %r6964;
	mul.wide.u32 	%rd13324, %r9223, %r6961;
	mul.wide.u32 	%rd13325, %r9222, %r6954;
	mul.wide.u32 	%rd13326, %r9221, %r6962;
	mul.wide.u32 	%rd13327, %r9229, %r6956;
	mul.wide.u32 	%rd13328, %r9230, %r6963;
	mul.wide.u32 	%rd13329, %r9221, %r6961;
	mul.wide.u32 	%rd13330, %r9229, %r6954;
	mul.wide.u32 	%rd13331, %r9230, %r6962;
	mul.wide.u32 	%rd13332, %r9230, %r6961;
	and.b64  	%rd13333, %rd13316, 67108863;
	shr.u64 	%rd13334, %rd13316, 26;
	add.s64 	%rd13335, %rd13280, %rd13279;
	add.s64 	%rd13336, %rd13335, %rd13281;
	add.s64 	%rd13337, %rd13336, %rd13282;
	add.s64 	%rd13338, %rd13337, %rd13283;
	add.s64 	%rd13339, %rd13338, %rd13284;
	add.s64 	%rd13340, %rd13339, %rd13285;
	add.s64 	%rd13341, %rd13340, %rd13286;
	add.s64 	%rd13342, %rd13341, %rd13224;
	add.s64 	%rd13343, %rd13342, %rd13223;
	add.s64 	%rd13344, %rd13343, %rd13334;
	cvt.u32.u64 	%r6966, %rd13344;
	and.b32  	%r6967, %r6966, 33554431;
	shr.u64 	%rd13345, %rd13344, 25;
	add.s64 	%rd13346, %rd13317, %rd13255;
	add.s64 	%rd13347, %rd13346, %rd13318;
	add.s64 	%rd13348, %rd13347, %rd13319;
	add.s64 	%rd13349, %rd13348, %rd13320;
	add.s64 	%rd13350, %rd13349, %rd13321;
	add.s64 	%rd13351, %rd13350, %rd13322;
	add.s64 	%rd13352, %rd13351, %rd13323;
	add.s64 	%rd13353, %rd13352, %rd13257;
	add.s64 	%rd13354, %rd13353, %rd13256;
	add.s64 	%rd13355, %rd13354, %rd13345;
	cvt.u32.u64 	%r6968, %rd13355;
	and.b32  	%r513, %r6968, 67108863;
	shr.u64 	%rd13356, %rd13355, 26;
	add.s64 	%rd13357, %rd13227, %rd13287;
	add.s64 	%rd13358, %rd13357, %rd13288;
	add.s64 	%rd13359, %rd13358, %rd13289;
	add.s64 	%rd13360, %rd13359, %rd13290;
	add.s64 	%rd13361, %rd13360, %rd13291;
	add.s64 	%rd13362, %rd13361, %rd13292;
	add.s64 	%rd13363, %rd13362, %rd13229;
	add.s64 	%rd13364, %rd13363, %rd13228;
	add.s64 	%rd13365, %rd13364, %rd13356;
	cvt.u32.u64 	%r6969, %rd13365;
	and.b32  	%r514, %r6969, 33554431;
	shr.u64 	%rd13366, %rd13365, 25;
	add.s64 	%rd13367, %rd13259, %rd13260;
	add.s64 	%rd13368, %rd13367, %rd13258;
	add.s64 	%rd13369, %rd13368, %rd13324;
	add.s64 	%rd13370, %rd13369, %rd13325;
	add.s64 	%rd13371, %rd13370, %rd13326;
	add.s64 	%rd13372, %rd13371, %rd13327;
	add.s64 	%rd13373, %rd13372, %rd13328;
	add.s64 	%rd13374, %rd13373, %rd13262;
	add.s64 	%rd13375, %rd13374, %rd13261;
	add.s64 	%rd13376, %rd13375, %rd13366;
	cvt.u32.u64 	%r6970, %rd13376;
	and.b32  	%r515, %r6970, 67108863;
	shr.u64 	%rd13377, %rd13376, 26;
	add.s64 	%rd13378, %rd13232, %rd13233;
	add.s64 	%rd13379, %rd13378, %rd13231;
	add.s64 	%rd13380, %rd13379, %rd13230;
	add.s64 	%rd13381, %rd13380, %rd13293;
	add.s64 	%rd13382, %rd13381, %rd13294;
	add.s64 	%rd13383, %rd13382, %rd13295;
	add.s64 	%rd13384, %rd13383, %rd13296;
	add.s64 	%rd13385, %rd13384, %rd13235;
	add.s64 	%rd13386, %rd13385, %rd13234;
	add.s64 	%rd13387, %rd13386, %rd13377;
	cvt.u32.u64 	%r6971, %rd13387;
	and.b32  	%r516, %r6971, 33554431;
	shr.u64 	%rd13388, %rd13387, 25;
	add.s64 	%rd13389, %rd13266, %rd13267;
	add.s64 	%rd13390, %rd13389, %rd13265;
	add.s64 	%rd13391, %rd13390, %rd13264;
	add.s64 	%rd13392, %rd13391, %rd13263;
	add.s64 	%rd13393, %rd13392, %rd13329;
	add.s64 	%rd13394, %rd13393, %rd13330;
	add.s64 	%rd13395, %rd13394, %rd13331;
	add.s64 	%rd13396, %rd13395, %rd13269;
	add.s64 	%rd13397, %rd13396, %rd13268;
	add.s64 	%rd13398, %rd13397, %rd13388;
	cvt.u32.u64 	%r6972, %rd13398;
	and.b32  	%r517, %r6972, 67108863;
	shr.u64 	%rd13399, %rd13398, 26;
	add.s64 	%rd13400, %rd13240, %rd13241;
	add.s64 	%rd13401, %rd13400, %rd13239;
	add.s64 	%rd13402, %rd13401, %rd13238;
	add.s64 	%rd13403, %rd13402, %rd13237;
	add.s64 	%rd13404, %rd13403, %rd13236;
	add.s64 	%rd13405, %rd13404, %rd13297;
	add.s64 	%rd13406, %rd13405, %rd13298;
	add.s64 	%rd13407, %rd13406, %rd13243;
	add.s64 	%rd13408, %rd13407, %rd13242;
	add.s64 	%rd13409, %rd13408, %rd13399;
	cvt.u32.u64 	%r6973, %rd13409;
	and.b32  	%r518, %r6973, 33554431;
	shr.u64 	%rd13410, %rd13409, 25;
	add.s64 	%rd13411, %rd13275, %rd13276;
	add.s64 	%rd13412, %rd13411, %rd13274;
	add.s64 	%rd13413, %rd13412, %rd13273;
	add.s64 	%rd13414, %rd13413, %rd13272;
	add.s64 	%rd13415, %rd13414, %rd13271;
	add.s64 	%rd13416, %rd13415, %rd13270;
	add.s64 	%rd13417, %rd13416, %rd13332;
	add.s64 	%rd13418, %rd13417, %rd13278;
	add.s64 	%rd13419, %rd13418, %rd13277;
	add.s64 	%rd13420, %rd13419, %rd13410;
	cvt.u32.u64 	%r6974, %rd13420;
	and.b32  	%r519, %r6974, 67108863;
	shr.u64 	%rd13421, %rd13420, 26;
	add.s64 	%rd13422, %rd13250, %rd13251;
	add.s64 	%rd13423, %rd13422, %rd13249;
	add.s64 	%rd13424, %rd13423, %rd13248;
	add.s64 	%rd13425, %rd13424, %rd13247;
	add.s64 	%rd13426, %rd13425, %rd13246;
	add.s64 	%rd13427, %rd13426, %rd13245;
	add.s64 	%rd13428, %rd13427, %rd13244;
	add.s64 	%rd13429, %rd13428, %rd13253;
	add.s64 	%rd13430, %rd13429, %rd13252;
	add.s64 	%rd13431, %rd13430, %rd13421;
	cvt.u32.u64 	%r6975, %rd13431;
	and.b32  	%r520, %r6975, 33554431;
	shr.u64 	%rd13432, %rd13431, 25;
	and.b64  	%rd13433, %rd13432, 4294967295;
	mul.lo.s64 	%rd13434, %rd13433, 19;
	add.s64 	%rd13435, %rd13434, %rd13333;
	cvt.u32.u64 	%r6976, %rd13435;
	and.b32  	%r521, %r6976, 67108863;
	shr.u64 	%rd13436, %rd13435, 26;
	cvt.u32.u64 	%r6977, %rd13436;
	add.s32 	%r522, %r6967, %r6977;
	mov.u32 	%r9231, 0;
	mov.u32 	%r9232, %r518;
	mov.u32 	%r9233, %r517;
	mov.u32 	%r9234, %r516;
	mov.u32 	%r9235, %r515;
	mov.u32 	%r9236, %r514;
	mov.u32 	%r9237, %r513;
	mov.u32 	%r9238, %r522;
	mov.u32 	%r9239, %r521;
	mov.u32 	%r9240, %r519;
	mov.u32 	%r9241, %r520;

$L__BB3_19:
	mul.wide.u32 	%rd13437, %r9239, %r9239;
	shl.b32 	%r6978, %r9239, 1;
	mul.wide.u32 	%rd13438, %r6978, %r9238;
	mul.wide.u32 	%rd13439, %r6978, %r9237;
	shl.b32 	%r6979, %r9238, 1;
	mul.wide.u32 	%rd13440, %r6979, %r9238;
	mul.wide.u32 	%rd13441, %r6978, %r9236;
	mul.wide.u32 	%rd13442, %r6979, %r9237;
	mul.wide.u32 	%rd13443, %r6978, %r9235;
	shl.b32 	%r6980, %r9236, 1;
	mul.wide.u32 	%rd13444, %r6979, %r6980;
	mul.wide.u32 	%rd13445, %r9237, %r9237;
	mul.wide.u32 	%rd13446, %r6978, %r9234;
	mul.wide.u32 	%rd13447, %r6979, %r9235;
	shl.b32 	%r6981, %r9237, 1;
	mul.wide.u32 	%rd13448, %r6981, %r9236;
	mul.wide.u32 	%rd13449, %r6978, %r9233;
	shl.b32 	%r6982, %r9234, 1;
	mul.wide.u32 	%rd13450, %r6979, %r6982;
	mul.wide.u32 	%rd13451, %r6981, %r9235;
	mul.wide.u32 	%rd13452, %r6980, %r9236;
	mul.wide.u32 	%rd13453, %r6978, %r9232;
	mul.wide.u32 	%rd13454, %r6979, %r9233;
	mul.wide.u32 	%rd13455, %r6981, %r9234;
	mul.wide.u32 	%rd13456, %r6980, %r9235;
	mul.wide.u32 	%rd13457, %r9240, %r6978;
	shl.b32 	%r6983, %r9232, 1;
	mul.wide.u32 	%rd13458, %r6979, %r6983;
	mul.wide.u32 	%rd13459, %r6981, %r9233;
	mul.wide.u32 	%rd13460, %r6980, %r6982;
	mul.wide.u32 	%rd13461, %r9235, %r9235;
	mul.wide.u32 	%rd13462, %r9241, %r6978;
	mul.wide.u32 	%rd13463, %r9240, %r6979;
	mul.wide.u32 	%rd13464, %r6981, %r9232;
	mul.wide.u32 	%rd13465, %r6980, %r9233;
	mul.wide.u32 	%rd13466, %r9235, %r6982;
	mul.lo.s32 	%r6984, %r9241, 38;
	mul.wide.u32 	%rd13467, %r6984, %r6979;
	mul.lo.s32 	%r6985, %r9240, 19;
	mul.wide.u32 	%rd13468, %r6985, %r6981;
	mul.lo.s32 	%r6986, %r9232, 38;
	mul.wide.u32 	%rd13469, %r6980, %r6986;
	mul.lo.s32 	%r6987, %r9233, 19;
	shl.b32 	%r6988, %r9235, 1;
	mul.wide.u32 	%rd13470, %r6988, %r6987;
	mul.lo.s32 	%r6989, %r9234, 38;
	mul.wide.u32 	%rd13471, %r6989, %r9234;
	add.s64 	%rd13472, %rd13470, %rd13471;
	add.s64 	%rd13473, %rd13472, %rd13469;
	add.s64 	%rd13474, %rd13473, %rd13437;
	add.s64 	%rd13475, %rd13474, %rd13468;
	add.s64 	%rd13476, %rd13475, %rd13467;
	mul.wide.u32 	%rd13477, %r6984, %r9237;
	mul.wide.u32 	%rd13478, %r6985, %r6980;
	mul.wide.u32 	%rd13479, %r9235, %r6986;
	mul.wide.u32 	%rd13480, %r6982, %r6987;
	mul.wide.u32 	%rd13481, %r6984, %r6980;
	mul.wide.u32 	%rd13482, %r6985, %r6988;
	mul.wide.u32 	%rd13483, %r6982, %r6986;
	mul.wide.u32 	%rd13484, %r6987, %r9233;
	mul.wide.u32 	%rd13485, %r6984, %r9235;
	mul.wide.u32 	%rd13486, %r6985, %r6982;
	mul.wide.u32 	%rd13487, %r6986, %r9233;
	mul.wide.u32 	%rd13488, %r6984, %r6982;
	shl.b32 	%r6990, %r9233, 1;
	mul.wide.u32 	%rd13489, %r6985, %r6990;
	mul.wide.u32 	%rd13490, %r6986, %r9232;
	mul.wide.u32 	%rd13491, %r6984, %r9233;
	mul.wide.u32 	%rd13492, %r6985, %r6983;
	mul.wide.u32 	%rd13493, %r6984, %r6983;
	mul.wide.u32 	%rd13494, %r6985, %r9240;
	mul.wide.u32 	%rd13495, %r6984, %r9240;
	mul.wide.u32 	%rd13496, %r6984, %r9241;
	and.b64  	%rd13497, %rd13476, 67108863;
	shr.u64 	%rd13498, %rd13476, 26;
	add.s64 	%rd13499, %rd13480, %rd13479;
	add.s64 	%rd13500, %rd13499, %rd13438;
	add.s64 	%rd13501, %rd13500, %rd13478;
	add.s64 	%rd13502, %rd13501, %rd13477;
	add.s64 	%rd13503, %rd13502, %rd13498;
	cvt.u32.u64 	%r6991, %rd13503;
	and.b32  	%r6992, %r6991, 33554431;
	shr.u64 	%rd13504, %rd13503, 25;
	add.s64 	%rd13505, %rd13483, %rd13484;
	add.s64 	%rd13506, %rd13505, %rd13440;
	add.s64 	%rd13507, %rd13506, %rd13439;
	add.s64 	%rd13508, %rd13507, %rd13482;
	add.s64 	%rd13509, %rd13508, %rd13481;
	add.s64 	%rd13510, %rd13509, %rd13504;
	cvt.u32.u64 	%r6993, %rd13510;
	and.b32  	%r9237, %r6993, 67108863;
	shr.u64 	%rd13511, %rd13510, 26;
	add.s64 	%rd13512, %rd13442, %rd13487;
	add.s64 	%rd13513, %rd13512, %rd13441;
	add.s64 	%rd13514, %rd13513, %rd13486;
	add.s64 	%rd13515, %rd13514, %rd13485;
	add.s64 	%rd13516, %rd13515, %rd13511;
	cvt.u32.u64 	%r6994, %rd13516;
	and.b32  	%r9236, %r6994, 33554431;
	shr.u64 	%rd13517, %rd13516, 25;
	add.s64 	%rd13518, %rd13445, %rd13490;
	add.s64 	%rd13519, %rd13518, %rd13444;
	add.s64 	%rd13520, %rd13519, %rd13443;
	add.s64 	%rd13521, %rd13520, %rd13489;
	add.s64 	%rd13522, %rd13521, %rd13488;
	add.s64 	%rd13523, %rd13522, %rd13517;
	cvt.u32.u64 	%r6995, %rd13523;
	and.b32  	%r9235, %r6995, 67108863;
	shr.u64 	%rd13524, %rd13523, 26;
	add.s64 	%rd13525, %rd13447, %rd13448;
	add.s64 	%rd13526, %rd13525, %rd13446;
	add.s64 	%rd13527, %rd13526, %rd13492;
	add.s64 	%rd13528, %rd13527, %rd13491;
	add.s64 	%rd13529, %rd13528, %rd13524;
	cvt.u32.u64 	%r6996, %rd13529;
	and.b32  	%r9234, %r6996, 33554431;
	shr.u64 	%rd13530, %rd13529, 25;
	add.s64 	%rd13531, %rd13451, %rd13452;
	add.s64 	%rd13532, %rd13531, %rd13450;
	add.s64 	%rd13533, %rd13532, %rd13449;
	add.s64 	%rd13534, %rd13533, %rd13494;
	add.s64 	%rd13535, %rd13534, %rd13493;
	add.s64 	%rd13536, %rd13535, %rd13530;
	cvt.u32.u64 	%r6997, %rd13536;
	and.b32  	%r9233, %r6997, 67108863;
	shr.u64 	%rd13537, %rd13536, 26;
	add.s64 	%rd13538, %rd13455, %rd13456;
	add.s64 	%rd13539, %rd13538, %rd13454;
	add.s64 	%rd13540, %rd13539, %rd13453;
	add.s64 	%rd13541, %rd13540, %rd13495;
	add.s64 	%rd13542, %rd13541, %rd13537;
	cvt.u32.u64 	%r6998, %rd13542;
	and.b32  	%r9232, %r6998, 33554431;
	shr.u64 	%rd13543, %rd13542, 25;
	add.s64 	%rd13544, %rd13460, %rd13461;
	add.s64 	%rd13545, %rd13544, %rd13459;
	add.s64 	%rd13546, %rd13545, %rd13458;
	add.s64 	%rd13547, %rd13546, %rd13457;
	add.s64 	%rd13548, %rd13547, %rd13496;
	add.s64 	%rd13549, %rd13548, %rd13543;
	cvt.u32.u64 	%r6999, %rd13549;
	and.b32  	%r9240, %r6999, 67108863;
	shr.u64 	%rd13550, %rd13549, 26;
	add.s64 	%rd13551, %rd13465, %rd13466;
	add.s64 	%rd13552, %rd13551, %rd13464;
	add.s64 	%rd13553, %rd13552, %rd13463;
	add.s64 	%rd13554, %rd13553, %rd13462;
	add.s64 	%rd13555, %rd13554, %rd13550;
	cvt.u32.u64 	%r7000, %rd13555;
	and.b32  	%r9241, %r7000, 33554431;
	shr.u64 	%rd13556, %rd13555, 25;
	and.b64  	%rd13557, %rd13556, 4294967295;
	mul.lo.s64 	%rd13558, %rd13557, 19;
	add.s64 	%rd13559, %rd13558, %rd13497;
	cvt.u32.u64 	%r7001, %rd13559;
	and.b32  	%r9239, %r7001, 67108863;
	shr.u64 	%rd13560, %rd13559, 26;
	cvt.u32.u64 	%r7002, %rd13560;
	add.s32 	%r9238, %r6992, %r7002;
	add.s32 	%r9231, %r9231, -1;
	setp.ne.s32 	%p10, %r9231, -20;
	@%p10 bra 	$L__BB3_19;

	mul.wide.u32 	%rd13561, %r9238, %r521;
	mul.wide.u32 	%rd13562, %r9239, %r522;
	mul.wide.u32 	%rd13563, %r9236, %r521;
	mul.wide.u32 	%rd13564, %r9237, %r522;
	add.s64 	%rd13565, %rd13563, %rd13564;
	mul.wide.u32 	%rd13566, %r9238, %r513;
	mul.wide.u32 	%rd13567, %r9239, %r514;
	mul.wide.u32 	%rd13568, %r9234, %r521;
	mul.wide.u32 	%rd13569, %r9235, %r522;
	mul.wide.u32 	%rd13570, %r9236, %r513;
	mul.wide.u32 	%rd13571, %r9237, %r514;
	mul.wide.u32 	%rd13572, %r9238, %r515;
	mul.wide.u32 	%rd13573, %r9239, %r516;
	mul.wide.u32 	%rd13574, %r9232, %r521;
	mul.wide.u32 	%rd13575, %r9233, %r522;
	mul.wide.u32 	%rd13576, %r9234, %r513;
	mul.wide.u32 	%rd13577, %r9235, %r514;
	mul.wide.u32 	%rd13578, %r9236, %r515;
	mul.wide.u32 	%rd13579, %r9237, %r516;
	mul.wide.u32 	%rd13580, %r9238, %r517;
	mul.wide.u32 	%rd13581, %r9239, %r518;
	mul.wide.u32 	%rd13582, %r9241, %r521;
	mul.wide.u32 	%rd13583, %r9240, %r522;
	mul.wide.u32 	%rd13584, %r9232, %r513;
	mul.wide.u32 	%rd13585, %r9233, %r514;
	mul.wide.u32 	%rd13586, %r9234, %r515;
	mul.wide.u32 	%rd13587, %r9235, %r516;
	mul.wide.u32 	%rd13588, %r9236, %r517;
	mul.wide.u32 	%rd13589, %r9237, %r518;
	mul.wide.u32 	%rd13590, %r9238, %r519;
	mul.wide.u32 	%rd13591, %r9239, %r520;
	mul.wide.u32 	%rd13592, %r9239, %r521;
	mul.wide.u32 	%rd13593, %r9237, %r521;
	shl.b32 	%r7004, %r522, 1;
	mul.wide.u32 	%rd13594, %r9238, %r7004;
	mul.wide.u32 	%rd13595, %r9239, %r513;
	mul.wide.u32 	%rd13596, %r9235, %r521;
	mul.wide.u32 	%rd13597, %r9236, %r7004;
	mul.wide.u32 	%rd13598, %r9237, %r513;
	shl.b32 	%r7005, %r514, 1;
	mul.wide.u32 	%rd13599, %r9238, %r7005;
	mul.wide.u32 	%rd13600, %r9239, %r515;
	mul.wide.u32 	%rd13601, %r9233, %r521;
	mul.wide.u32 	%rd13602, %r9234, %r7004;
	mul.wide.u32 	%rd13603, %r9235, %r513;
	mul.wide.u32 	%rd13604, %r9236, %r7005;
	mul.wide.u32 	%rd13605, %r9237, %r515;
	shl.b32 	%r7006, %r516, 1;
	mul.wide.u32 	%rd13606, %r9238, %r7006;
	mul.wide.u32 	%rd13607, %r9239, %r517;
	mul.wide.u32 	%rd13608, %r9240, %r521;
	mul.wide.u32 	%rd13609, %r9232, %r7004;
	mul.wide.u32 	%rd13610, %r9233, %r513;
	mul.wide.u32 	%rd13611, %r9234, %r7005;
	mul.wide.u32 	%rd13612, %r9235, %r515;
	mul.wide.u32 	%rd13613, %r9236, %r7006;
	mul.wide.u32 	%rd13614, %r9237, %r517;
	shl.b32 	%r7007, %r518, 1;
	mul.wide.u32 	%rd13615, %r9238, %r7007;
	mul.wide.u32 	%rd13616, %r9239, %r519;
	mul.lo.s32 	%r7008, %r520, 19;
	mul.wide.u32 	%rd13617, %r9237, %r7008;
	mul.lo.s32 	%r7009, %r519, 19;
	mul.wide.u32 	%rd13618, %r9236, %r7009;
	mul.lo.s32 	%r7010, %r518, 19;
	mul.wide.u32 	%rd13619, %r9235, %r7010;
	mul.lo.s32 	%r7011, %r517, 19;
	mul.wide.u32 	%rd13620, %r9234, %r7011;
	mul.lo.s32 	%r7012, %r516, 19;
	mul.wide.u32 	%rd13621, %r9233, %r7012;
	mul.lo.s32 	%r7013, %r515, 19;
	mul.wide.u32 	%rd13622, %r9232, %r7013;
	mul.lo.s32 	%r7014, %r514, 19;
	mul.wide.u32 	%rd13623, %r9240, %r7014;
	mul.lo.s32 	%r7015, %r513, 19;
	mul.wide.u32 	%rd13624, %r9241, %r7015;
	mul.wide.u32 	%rd13625, %r9235, %r7008;
	mul.wide.u32 	%rd13626, %r9234, %r7009;
	mul.wide.u32 	%rd13627, %r9233, %r7010;
	mul.wide.u32 	%rd13628, %r9232, %r7011;
	mul.wide.u32 	%rd13629, %r9240, %r7012;
	mul.wide.u32 	%rd13630, %r9241, %r7013;
	mul.wide.u32 	%rd13631, %r9233, %r7008;
	mul.wide.u32 	%rd13632, %r9232, %r7009;
	mul.wide.u32 	%rd13633, %r9240, %r7010;
	mul.wide.u32 	%rd13634, %r9241, %r7011;
	mul.wide.u32 	%rd13635, %r9240, %r7008;
	mul.wide.u32 	%rd13636, %r9241, %r7009;
	mul.lo.s32 	%r7016, %r520, 38;
	mul.wide.u32 	%rd13637, %r9238, %r7016;
	mul.wide.u32 	%rd13638, %r9237, %r7009;
	mul.lo.s32 	%r7017, %r518, 38;
	mul.wide.u32 	%rd13639, %r9236, %r7017;
	mul.wide.u32 	%rd13640, %r9235, %r7011;
	mul.lo.s32 	%r7018, %r516, 38;
	mul.wide.u32 	%rd13641, %r9234, %r7018;
	mul.wide.u32 	%rd13642, %r9233, %r7013;
	mul.lo.s32 	%r7019, %r514, 38;
	mul.wide.u32 	%rd13643, %r9232, %r7019;
	mul.wide.u32 	%rd13644, %r9240, %r7015;
	mul.lo.s32 	%r7020, %r522, 38;
	mul.wide.u32 	%rd13645, %r9241, %r7020;
	add.s64 	%rd13646, %rd13639, %rd13638;
	add.s64 	%rd13647, %rd13646, %rd13640;
	add.s64 	%rd13648, %rd13647, %rd13641;
	add.s64 	%rd13649, %rd13648, %rd13642;
	add.s64 	%rd13650, %rd13649, %rd13643;
	add.s64 	%rd13651, %rd13650, %rd13644;
	add.s64 	%rd13652, %rd13651, %rd13645;
	add.s64 	%rd13653, %rd13652, %rd13592;
	add.s64 	%rd13654, %rd13653, %rd13637;
	mul.wide.u32 	%rd13655, %r9236, %r7016;
	mul.wide.u32 	%rd13656, %r9235, %r7009;
	mul.wide.u32 	%rd13657, %r9234, %r7017;
	mul.wide.u32 	%rd13658, %r9233, %r7011;
	mul.wide.u32 	%rd13659, %r9232, %r7018;
	mul.wide.u32 	%rd13660, %r9240, %r7013;
	mul.wide.u32 	%rd13661, %r9241, %r7019;
	mul.wide.u32 	%rd13662, %r9234, %r7016;
	mul.wide.u32 	%rd13663, %r9233, %r7009;
	mul.wide.u32 	%rd13664, %r9232, %r7017;
	mul.wide.u32 	%rd13665, %r9240, %r7011;
	mul.wide.u32 	%rd13666, %r9241, %r7018;
	mul.wide.u32 	%rd13667, %r9232, %r7016;
	mul.wide.u32 	%rd13668, %r9240, %r7009;
	mul.wide.u32 	%rd13669, %r9241, %r7017;
	mul.wide.u32 	%rd13670, %r9241, %r7016;
	and.b64  	%rd13671, %rd13654, 67108863;
	shr.u64 	%rd13672, %rd13654, 26;
	add.s64 	%rd13673, %rd13618, %rd13617;
	add.s64 	%rd13674, %rd13673, %rd13619;
	add.s64 	%rd13675, %rd13674, %rd13620;
	add.s64 	%rd13676, %rd13675, %rd13621;
	add.s64 	%rd13677, %rd13676, %rd13622;
	add.s64 	%rd13678, %rd13677, %rd13623;
	add.s64 	%rd13679, %rd13678, %rd13624;
	add.s64 	%rd13680, %rd13679, %rd13562;
	add.s64 	%rd13681, %rd13680, %rd13561;
	add.s64 	%rd13682, %rd13681, %rd13672;
	cvt.u32.u64 	%r7021, %rd13682;
	and.b32  	%r7022, %r7021, 33554431;
	shr.u64 	%rd13683, %rd13682, 25;
	add.s64 	%rd13684, %rd13655, %rd13593;
	add.s64 	%rd13685, %rd13684, %rd13656;
	add.s64 	%rd13686, %rd13685, %rd13657;
	add.s64 	%rd13687, %rd13686, %rd13658;
	add.s64 	%rd13688, %rd13687, %rd13659;
	add.s64 	%rd13689, %rd13688, %rd13660;
	add.s64 	%rd13690, %rd13689, %rd13661;
	add.s64 	%rd13691, %rd13690, %rd13595;
	add.s64 	%rd13692, %rd13691, %rd13594;
	add.s64 	%rd13693, %rd13692, %rd13683;
	cvt.u32.u64 	%r7023, %rd13693;
	and.b32  	%r9248, %r7023, 67108863;
	shr.u64 	%rd13694, %rd13693, 26;
	add.s64 	%rd13695, %rd13565, %rd13625;
	add.s64 	%rd13696, %rd13695, %rd13626;
	add.s64 	%rd13697, %rd13696, %rd13627;
	add.s64 	%rd13698, %rd13697, %rd13628;
	add.s64 	%rd13699, %rd13698, %rd13629;
	add.s64 	%rd13700, %rd13699, %rd13630;
	add.s64 	%rd13701, %rd13700, %rd13567;
	add.s64 	%rd13702, %rd13701, %rd13566;
	add.s64 	%rd13703, %rd13702, %rd13694;
	cvt.u32.u64 	%r7024, %rd13703;
	and.b32  	%r9247, %r7024, 33554431;
	shr.u64 	%rd13704, %rd13703, 25;
	add.s64 	%rd13705, %rd13597, %rd13598;
	add.s64 	%rd13706, %rd13705, %rd13596;
	add.s64 	%rd13707, %rd13706, %rd13662;
	add.s64 	%rd13708, %rd13707, %rd13663;
	add.s64 	%rd13709, %rd13708, %rd13664;
	add.s64 	%rd13710, %rd13709, %rd13665;
	add.s64 	%rd13711, %rd13710, %rd13666;
	add.s64 	%rd13712, %rd13711, %rd13600;
	add.s64 	%rd13713, %rd13712, %rd13599;
	add.s64 	%rd13714, %rd13713, %rd13704;
	cvt.u32.u64 	%r7025, %rd13714;
	and.b32  	%r9246, %r7025, 67108863;
	shr.u64 	%rd13715, %rd13714, 26;
	add.s64 	%rd13716, %rd13570, %rd13571;
	add.s64 	%rd13717, %rd13716, %rd13569;
	add.s64 	%rd13718, %rd13717, %rd13568;
	add.s64 	%rd13719, %rd13718, %rd13631;
	add.s64 	%rd13720, %rd13719, %rd13632;
	add.s64 	%rd13721, %rd13720, %rd13633;
	add.s64 	%rd13722, %rd13721, %rd13634;
	add.s64 	%rd13723, %rd13722, %rd13573;
	add.s64 	%rd13724, %rd13723, %rd13572;
	add.s64 	%rd13725, %rd13724, %rd13715;
	cvt.u32.u64 	%r7026, %rd13725;
	and.b32  	%r9245, %r7026, 33554431;
	shr.u64 	%rd13726, %rd13725, 25;
	add.s64 	%rd13727, %rd13604, %rd13605;
	add.s64 	%rd13728, %rd13727, %rd13603;
	add.s64 	%rd13729, %rd13728, %rd13602;
	add.s64 	%rd13730, %rd13729, %rd13601;
	add.s64 	%rd13731, %rd13730, %rd13667;
	add.s64 	%rd13732, %rd13731, %rd13668;
	add.s64 	%rd13733, %rd13732, %rd13669;
	add.s64 	%rd13734, %rd13733, %rd13607;
	add.s64 	%rd13735, %rd13734, %rd13606;
	add.s64 	%rd13736, %rd13735, %rd13726;
	cvt.u32.u64 	%r7027, %rd13736;
	and.b32  	%r9244, %r7027, 67108863;
	shr.u64 	%rd13737, %rd13736, 26;
	add.s64 	%rd13738, %rd13578, %rd13579;
	add.s64 	%rd13739, %rd13738, %rd13577;
	add.s64 	%rd13740, %rd13739, %rd13576;
	add.s64 	%rd13741, %rd13740, %rd13575;
	add.s64 	%rd13742, %rd13741, %rd13574;
	add.s64 	%rd13743, %rd13742, %rd13635;
	add.s64 	%rd13744, %rd13743, %rd13636;
	add.s64 	%rd13745, %rd13744, %rd13581;
	add.s64 	%rd13746, %rd13745, %rd13580;
	add.s64 	%rd13747, %rd13746, %rd13737;
	cvt.u32.u64 	%r7028, %rd13747;
	and.b32  	%r9243, %r7028, 33554431;
	shr.u64 	%rd13748, %rd13747, 25;
	add.s64 	%rd13749, %rd13613, %rd13614;
	add.s64 	%rd13750, %rd13749, %rd13612;
	add.s64 	%rd13751, %rd13750, %rd13611;
	add.s64 	%rd13752, %rd13751, %rd13610;
	add.s64 	%rd13753, %rd13752, %rd13609;
	add.s64 	%rd13754, %rd13753, %rd13608;
	add.s64 	%rd13755, %rd13754, %rd13670;
	add.s64 	%rd13756, %rd13755, %rd13616;
	add.s64 	%rd13757, %rd13756, %rd13615;
	add.s64 	%rd13758, %rd13757, %rd13748;
	cvt.u32.u64 	%r7029, %rd13758;
	and.b32  	%r9251, %r7029, 67108863;
	shr.u64 	%rd13759, %rd13758, 26;
	add.s64 	%rd13760, %rd13588, %rd13589;
	add.s64 	%rd13761, %rd13760, %rd13587;
	add.s64 	%rd13762, %rd13761, %rd13586;
	add.s64 	%rd13763, %rd13762, %rd13585;
	add.s64 	%rd13764, %rd13763, %rd13584;
	add.s64 	%rd13765, %rd13764, %rd13583;
	add.s64 	%rd13766, %rd13765, %rd13582;
	add.s64 	%rd13767, %rd13766, %rd13591;
	add.s64 	%rd13768, %rd13767, %rd13590;
	add.s64 	%rd13769, %rd13768, %rd13759;
	cvt.u32.u64 	%r7030, %rd13769;
	and.b32  	%r9252, %r7030, 33554431;
	shr.u64 	%rd13770, %rd13769, 25;
	and.b64  	%rd13771, %rd13770, 4294967295;
	mul.lo.s64 	%rd13772, %rd13771, 19;
	add.s64 	%rd13773, %rd13772, %rd13671;
	cvt.u32.u64 	%r7031, %rd13773;
	and.b32  	%r9250, %r7031, 67108863;
	shr.u64 	%rd13774, %rd13773, 26;
	cvt.u32.u64 	%r7032, %rd13774;
	add.s32 	%r9249, %r7022, %r7032;
	mov.u32 	%r9242, 0;

$L__BB3_21:
	mul.wide.u32 	%rd13775, %r9250, %r9250;
	shl.b32 	%r7033, %r9250, 1;
	mul.wide.u32 	%rd13776, %r7033, %r9249;
	mul.wide.u32 	%rd13777, %r7033, %r9248;
	shl.b32 	%r7034, %r9249, 1;
	mul.wide.u32 	%rd13778, %r7034, %r9249;
	mul.wide.u32 	%rd13779, %r7033, %r9247;
	mul.wide.u32 	%rd13780, %r7034, %r9248;
	mul.wide.u32 	%rd13781, %r7033, %r9246;
	shl.b32 	%r7035, %r9247, 1;
	mul.wide.u32 	%rd13782, %r7034, %r7035;
	mul.wide.u32 	%rd13783, %r9248, %r9248;
	mul.wide.u32 	%rd13784, %r7033, %r9245;
	mul.wide.u32 	%rd13785, %r7034, %r9246;
	shl.b32 	%r7036, %r9248, 1;
	mul.wide.u32 	%rd13786, %r7036, %r9247;
	mul.wide.u32 	%rd13787, %r7033, %r9244;
	shl.b32 	%r7037, %r9245, 1;
	mul.wide.u32 	%rd13788, %r7034, %r7037;
	mul.wide.u32 	%rd13789, %r7036, %r9246;
	mul.wide.u32 	%rd13790, %r7035, %r9247;
	mul.wide.u32 	%rd13791, %r7033, %r9243;
	mul.wide.u32 	%rd13792, %r7034, %r9244;
	mul.wide.u32 	%rd13793, %r7036, %r9245;
	mul.wide.u32 	%rd13794, %r7035, %r9246;
	mul.wide.u32 	%rd13795, %r9251, %r7033;
	shl.b32 	%r7038, %r9243, 1;
	mul.wide.u32 	%rd13796, %r7034, %r7038;
	mul.wide.u32 	%rd13797, %r7036, %r9244;
	mul.wide.u32 	%rd13798, %r7035, %r7037;
	mul.wide.u32 	%rd13799, %r9246, %r9246;
	mul.wide.u32 	%rd13800, %r9252, %r7033;
	mul.wide.u32 	%rd13801, %r9251, %r7034;
	mul.wide.u32 	%rd13802, %r7036, %r9243;
	mul.wide.u32 	%rd13803, %r7035, %r9244;
	mul.wide.u32 	%rd13804, %r9246, %r7037;
	mul.lo.s32 	%r7039, %r9252, 38;
	mul.wide.u32 	%rd13805, %r7039, %r7034;
	mul.lo.s32 	%r7040, %r9251, 19;
	mul.wide.u32 	%rd13806, %r7040, %r7036;
	mul.lo.s32 	%r7041, %r9243, 38;
	mul.wide.u32 	%rd13807, %r7035, %r7041;
	mul.lo.s32 	%r7042, %r9244, 19;
	shl.b32 	%r7043, %r9246, 1;
	mul.wide.u32 	%rd13808, %r7043, %r7042;
	mul.lo.s32 	%r7044, %r9245, 38;
	mul.wide.u32 	%rd13809, %r7044, %r9245;
	add.s64 	%rd13810, %rd13808, %rd13809;
	add.s64 	%rd13811, %rd13810, %rd13807;
	add.s64 	%rd13812, %rd13811, %rd13775;
	add.s64 	%rd13813, %rd13812, %rd13806;
	add.s64 	%rd13814, %rd13813, %rd13805;
	mul.wide.u32 	%rd13815, %r7039, %r9248;
	mul.wide.u32 	%rd13816, %r7040, %r7035;
	mul.wide.u32 	%rd13817, %r9246, %r7041;
	mul.wide.u32 	%rd13818, %r7037, %r7042;
	mul.wide.u32 	%rd13819, %r7039, %r7035;
	mul.wide.u32 	%rd13820, %r7040, %r7043;
	mul.wide.u32 	%rd13821, %r7037, %r7041;
	mul.wide.u32 	%rd13822, %r7042, %r9244;
	mul.wide.u32 	%rd13823, %r7039, %r9246;
	mul.wide.u32 	%rd13824, %r7040, %r7037;
	mul.wide.u32 	%rd13825, %r7041, %r9244;
	mul.wide.u32 	%rd13826, %r7039, %r7037;
	shl.b32 	%r7045, %r9244, 1;
	mul.wide.u32 	%rd13827, %r7040, %r7045;
	mul.wide.u32 	%rd13828, %r7041, %r9243;
	mul.wide.u32 	%rd13829, %r7039, %r9244;
	mul.wide.u32 	%rd13830, %r7040, %r7038;
	mul.wide.u32 	%rd13831, %r7039, %r7038;
	mul.wide.u32 	%rd13832, %r7040, %r9251;
	mul.wide.u32 	%rd13833, %r7039, %r9251;
	mul.wide.u32 	%rd13834, %r7039, %r9252;
	and.b64  	%rd13835, %rd13814, 67108863;
	shr.u64 	%rd13836, %rd13814, 26;
	add.s64 	%rd13837, %rd13818, %rd13817;
	add.s64 	%rd13838, %rd13837, %rd13776;
	add.s64 	%rd13839, %rd13838, %rd13816;
	add.s64 	%rd13840, %rd13839, %rd13815;
	add.s64 	%rd13841, %rd13840, %rd13836;
	cvt.u32.u64 	%r7046, %rd13841;
	and.b32  	%r7047, %r7046, 33554431;
	shr.u64 	%rd13842, %rd13841, 25;
	add.s64 	%rd13843, %rd13821, %rd13822;
	add.s64 	%rd13844, %rd13843, %rd13778;
	add.s64 	%rd13845, %rd13844, %rd13777;
	add.s64 	%rd13846, %rd13845, %rd13820;
	add.s64 	%rd13847, %rd13846, %rd13819;
	add.s64 	%rd13848, %rd13847, %rd13842;
	cvt.u32.u64 	%r7048, %rd13848;
	and.b32  	%r9248, %r7048, 67108863;
	shr.u64 	%rd13849, %rd13848, 26;
	add.s64 	%rd13850, %rd13780, %rd13825;
	add.s64 	%rd13851, %rd13850, %rd13779;
	add.s64 	%rd13852, %rd13851, %rd13824;
	add.s64 	%rd13853, %rd13852, %rd13823;
	add.s64 	%rd13854, %rd13853, %rd13849;
	cvt.u32.u64 	%r7049, %rd13854;
	and.b32  	%r9247, %r7049, 33554431;
	shr.u64 	%rd13855, %rd13854, 25;
	add.s64 	%rd13856, %rd13783, %rd13828;
	add.s64 	%rd13857, %rd13856, %rd13782;
	add.s64 	%rd13858, %rd13857, %rd13781;
	add.s64 	%rd13859, %rd13858, %rd13827;
	add.s64 	%rd13860, %rd13859, %rd13826;
	add.s64 	%rd13861, %rd13860, %rd13855;
	cvt.u32.u64 	%r7050, %rd13861;
	and.b32  	%r9246, %r7050, 67108863;
	shr.u64 	%rd13862, %rd13861, 26;
	add.s64 	%rd13863, %rd13785, %rd13786;
	add.s64 	%rd13864, %rd13863, %rd13784;
	add.s64 	%rd13865, %rd13864, %rd13830;
	add.s64 	%rd13866, %rd13865, %rd13829;
	add.s64 	%rd13867, %rd13866, %rd13862;
	cvt.u32.u64 	%r7051, %rd13867;
	and.b32  	%r9245, %r7051, 33554431;
	shr.u64 	%rd13868, %rd13867, 25;
	add.s64 	%rd13869, %rd13789, %rd13790;
	add.s64 	%rd13870, %rd13869, %rd13788;
	add.s64 	%rd13871, %rd13870, %rd13787;
	add.s64 	%rd13872, %rd13871, %rd13832;
	add.s64 	%rd13873, %rd13872, %rd13831;
	add.s64 	%rd13874, %rd13873, %rd13868;
	cvt.u32.u64 	%r7052, %rd13874;
	and.b32  	%r9244, %r7052, 67108863;
	shr.u64 	%rd13875, %rd13874, 26;
	add.s64 	%rd13876, %rd13793, %rd13794;
	add.s64 	%rd13877, %rd13876, %rd13792;
	add.s64 	%rd13878, %rd13877, %rd13791;
	add.s64 	%rd13879, %rd13878, %rd13833;
	add.s64 	%rd13880, %rd13879, %rd13875;
	cvt.u32.u64 	%r7053, %rd13880;
	and.b32  	%r9243, %r7053, 33554431;
	shr.u64 	%rd13881, %rd13880, 25;
	add.s64 	%rd13882, %rd13798, %rd13799;
	add.s64 	%rd13883, %rd13882, %rd13797;
	add.s64 	%rd13884, %rd13883, %rd13796;
	add.s64 	%rd13885, %rd13884, %rd13795;
	add.s64 	%rd13886, %rd13885, %rd13834;
	add.s64 	%rd13887, %rd13886, %rd13881;
	cvt.u32.u64 	%r7054, %rd13887;
	and.b32  	%r9251, %r7054, 67108863;
	shr.u64 	%rd13888, %rd13887, 26;
	add.s64 	%rd13889, %rd13803, %rd13804;
	add.s64 	%rd13890, %rd13889, %rd13802;
	add.s64 	%rd13891, %rd13890, %rd13801;
	add.s64 	%rd13892, %rd13891, %rd13800;
	add.s64 	%rd13893, %rd13892, %rd13888;
	cvt.u32.u64 	%r7055, %rd13893;
	and.b32  	%r9252, %r7055, 33554431;
	shr.u64 	%rd13894, %rd13893, 25;
	and.b64  	%rd13895, %rd13894, 4294967295;
	mul.lo.s64 	%rd13896, %rd13895, 19;
	add.s64 	%rd13897, %rd13896, %rd13835;
	cvt.u32.u64 	%r7056, %rd13897;
	and.b32  	%r9250, %r7056, 67108863;
	shr.u64 	%rd13898, %rd13897, 26;
	cvt.u32.u64 	%r7057, %rd13898;
	add.s32 	%r9249, %r7047, %r7057;
	add.s32 	%r9242, %r9242, -1;
	setp.ne.s32 	%p11, %r9242, -10;
	@%p11 bra 	$L__BB3_21;

	cvt.u64.u32 	%rd13899, %r9249;
	mul.lo.s64 	%rd13900, %rd13899, %rd146;
	cvt.u64.u32 	%rd13901, %r9250;
	mul.lo.s64 	%rd13902, %rd13901, %rd147;
	cvt.u64.u32 	%rd13903, %r9247;
	mul.lo.s64 	%rd13904, %rd13903, %rd146;
	cvt.u64.u32 	%rd13905, %r9248;
	mul.lo.s64 	%rd13906, %rd13905, %rd147;
	add.s64 	%rd13907, %rd13904, %rd13906;
	mul.lo.s64 	%rd13908, %rd13899, %rd148;
	mul.lo.s64 	%rd13909, %rd13901, %rd149;
	cvt.u64.u32 	%rd13910, %r9245;
	mul.lo.s64 	%rd13911, %rd13910, %rd146;
	cvt.u64.u32 	%rd13912, %r9246;
	mul.lo.s64 	%rd13913, %rd13912, %rd147;
	mul.lo.s64 	%rd13914, %rd13903, %rd148;
	mul.lo.s64 	%rd13915, %rd13905, %rd149;
	mul.lo.s64 	%rd13916, %rd13899, %rd150;
	mul.lo.s64 	%rd13917, %rd13901, %rd151;
	cvt.u64.u32 	%rd13918, %r9243;
	mul.lo.s64 	%rd13919, %rd13918, %rd146;
	cvt.u64.u32 	%rd13920, %r9244;
	mul.lo.s64 	%rd13921, %rd13920, %rd147;
	mul.lo.s64 	%rd13922, %rd13910, %rd148;
	mul.lo.s64 	%rd13923, %rd13912, %rd149;
	mul.lo.s64 	%rd13924, %rd13903, %rd150;
	mul.lo.s64 	%rd13925, %rd13905, %rd151;
	mul.lo.s64 	%rd13926, %rd13899, %rd152;
	mul.lo.s64 	%rd13927, %rd13901, %rd153;
	cvt.u64.u32 	%rd13928, %r9252;
	mul.lo.s64 	%rd13929, %rd13928, %rd146;
	cvt.u64.u32 	%rd13930, %r9251;
	mul.lo.s64 	%rd13931, %rd13930, %rd147;
	mul.lo.s64 	%rd13932, %rd13918, %rd148;
	mul.lo.s64 	%rd13933, %rd13920, %rd149;
	mul.lo.s64 	%rd13934, %rd13910, %rd150;
	mul.lo.s64 	%rd13935, %rd13912, %rd151;
	mul.lo.s64 	%rd13936, %rd13903, %rd152;
	mul.lo.s64 	%rd13937, %rd13905, %rd153;
	mul.lo.s64 	%rd13938, %rd13899, %rd154;
	mul.lo.s64 	%rd13939, %rd13901, %rd155;
	mul.lo.s64 	%rd13940, %rd13901, %rd146;
	mul.lo.s64 	%rd13941, %rd13905, %rd146;
	mul.lo.s64 	%rd13942, %rd13899, %rd156;
	mul.lo.s64 	%rd13943, %rd13901, %rd148;
	mul.lo.s64 	%rd13944, %rd13912, %rd146;
	mul.lo.s64 	%rd13945, %rd13903, %rd156;
	mul.lo.s64 	%rd13946, %rd13905, %rd148;
	mul.lo.s64 	%rd13947, %rd13899, %rd157;
	mul.lo.s64 	%rd13948, %rd13901, %rd150;
	mul.lo.s64 	%rd13949, %rd13920, %rd146;
	mul.lo.s64 	%rd13950, %rd13910, %rd156;
	mul.lo.s64 	%rd13951, %rd13912, %rd148;
	mul.lo.s64 	%rd13952, %rd13903, %rd157;
	mul.lo.s64 	%rd13953, %rd13905, %rd150;
	mul.lo.s64 	%rd13954, %rd13899, %rd158;
	mul.lo.s64 	%rd13955, %rd13901, %rd152;
	mul.lo.s64 	%rd13956, %rd13930, %rd146;
	mul.lo.s64 	%rd13957, %rd13918, %rd156;
	mul.lo.s64 	%rd13958, %rd13920, %rd148;
	mul.lo.s64 	%rd13959, %rd13910, %rd157;
	mul.lo.s64 	%rd13960, %rd13912, %rd150;
	mul.lo.s64 	%rd13961, %rd13903, %rd158;
	mul.lo.s64 	%rd13962, %rd13905, %rd152;
	mul.lo.s64 	%rd13963, %rd13899, %rd159;
	mul.lo.s64 	%rd13964, %rd13901, %rd154;
	mul.lo.s64 	%rd13965, %rd13905, %rd160;
	mul.lo.s64 	%rd13966, %rd13903, %rd161;
	mul.lo.s64 	%rd13967, %rd13912, %rd162;
	mul.lo.s64 	%rd13968, %rd13910, %rd163;
	mul.lo.s64 	%rd13969, %rd13920, %rd164;
	mul.lo.s64 	%rd13970, %rd13918, %rd165;
	mul.lo.s64 	%rd13971, %rd13930, %rd166;
	mul.lo.s64 	%rd13972, %rd13928, %rd167;
	mul.lo.s64 	%rd13973, %rd13912, %rd160;
	mul.lo.s64 	%rd13974, %rd13910, %rd161;
	mul.lo.s64 	%rd13975, %rd13920, %rd162;
	mul.lo.s64 	%rd13976, %rd13918, %rd163;
	mul.lo.s64 	%rd13977, %rd13930, %rd164;
	mul.lo.s64 	%rd13978, %rd13928, %rd165;
	mul.lo.s64 	%rd13979, %rd13920, %rd160;
	mul.lo.s64 	%rd13980, %rd13918, %rd161;
	mul.lo.s64 	%rd13981, %rd13930, %rd162;
	mul.lo.s64 	%rd13982, %rd13928, %rd163;
	mul.lo.s64 	%rd13983, %rd13930, %rd160;
	mul.lo.s64 	%rd13984, %rd13928, %rd161;
	mul.lo.s64 	%rd13985, %rd13899, %rd168;
	mul.lo.s64 	%rd13986, %rd13905, %rd161;
	mul.lo.s64 	%rd13987, %rd13903, %rd169;
	mul.lo.s64 	%rd13988, %rd13912, %rd163;
	mul.lo.s64 	%rd13989, %rd13910, %rd170;
	mul.lo.s64 	%rd13990, %rd13920, %rd165;
	mul.lo.s64 	%rd13991, %rd13918, %rd171;
	mul.lo.s64 	%rd13992, %rd13930, %rd167;
	mul.lo.s64 	%rd13993, %rd13928, %rd172;
	add.s64 	%rd13994, %rd13987, %rd13986;
	add.s64 	%rd13995, %rd13994, %rd13988;
	add.s64 	%rd13996, %rd13995, %rd13989;
	add.s64 	%rd13997, %rd13996, %rd13990;
	add.s64 	%rd13998, %rd13997, %rd13991;
	add.s64 	%rd13999, %rd13998, %rd13992;
	add.s64 	%rd14000, %rd13999, %rd13993;
	add.s64 	%rd14001, %rd14000, %rd13940;
	add.s64 	%rd14002, %rd14001, %rd13985;
	mul.lo.s64 	%rd14003, %rd13903, %rd168;
	mul.lo.s64 	%rd14004, %rd13912, %rd161;
	mul.lo.s64 	%rd14005, %rd13910, %rd169;
	mul.lo.s64 	%rd14006, %rd13920, %rd163;
	mul.lo.s64 	%rd14007, %rd13918, %rd170;
	mul.lo.s64 	%rd14008, %rd13930, %rd165;
	mul.lo.s64 	%rd14009, %rd13928, %rd171;
	mul.lo.s64 	%rd14010, %rd13910, %rd168;
	mul.lo.s64 	%rd14011, %rd13920, %rd161;
	mul.lo.s64 	%rd14012, %rd13918, %rd169;
	mul.lo.s64 	%rd14013, %rd13930, %rd163;
	mul.lo.s64 	%rd14014, %rd13928, %rd170;
	mul.lo.s64 	%rd14015, %rd13918, %rd168;
	mul.lo.s64 	%rd14016, %rd13930, %rd161;
	mul.lo.s64 	%rd14017, %rd13928, %rd169;
	mul.lo.s64 	%rd14018, %rd13928, %rd168;
	and.b64  	%rd14019, %rd14002, 67108863;
	shr.u64 	%rd14020, %rd14002, 26;
	add.s64 	%rd14021, %rd13966, %rd13965;
	add.s64 	%rd14022, %rd14021, %rd13967;
	add.s64 	%rd14023, %rd14022, %rd13968;
	add.s64 	%rd14024, %rd14023, %rd13969;
	add.s64 	%rd14025, %rd14024, %rd13970;
	add.s64 	%rd14026, %rd14025, %rd13971;
	add.s64 	%rd14027, %rd14026, %rd13972;
	add.s64 	%rd14028, %rd14027, %rd13902;
	add.s64 	%rd14029, %rd14028, %rd13900;
	add.s64 	%rd14030, %rd14029, %rd14020;
	cvt.u32.u64 	%r7059, %rd14030;
	and.b32  	%r7060, %r7059, 33554431;
	shr.u64 	%rd14031, %rd14030, 25;
	add.s64 	%rd14032, %rd14003, %rd13941;
	add.s64 	%rd14033, %rd14032, %rd14004;
	add.s64 	%rd14034, %rd14033, %rd14005;
	add.s64 	%rd14035, %rd14034, %rd14006;
	add.s64 	%rd14036, %rd14035, %rd14007;
	add.s64 	%rd14037, %rd14036, %rd14008;
	add.s64 	%rd14038, %rd14037, %rd14009;
	add.s64 	%rd14039, %rd14038, %rd13943;
	add.s64 	%rd14040, %rd14039, %rd13942;
	add.s64 	%rd14041, %rd14040, %rd14031;
	cvt.u32.u64 	%r7061, %rd14041;
	and.b32  	%r577, %r7061, 67108863;
	shr.u64 	%rd14042, %rd14041, 26;
	add.s64 	%rd14043, %rd13907, %rd13973;
	add.s64 	%rd14044, %rd14043, %rd13974;
	add.s64 	%rd14045, %rd14044, %rd13975;
	add.s64 	%rd14046, %rd14045, %rd13976;
	add.s64 	%rd14047, %rd14046, %rd13977;
	add.s64 	%rd14048, %rd14047, %rd13978;
	add.s64 	%rd14049, %rd14048, %rd13909;
	add.s64 	%rd14050, %rd14049, %rd13908;
	add.s64 	%rd14051, %rd14050, %rd14042;
	cvt.u32.u64 	%r7062, %rd14051;
	and.b32  	%r578, %r7062, 33554431;
	shr.u64 	%rd14052, %rd14051, 25;
	add.s64 	%rd14053, %rd13945, %rd13946;
	add.s64 	%rd14054, %rd14053, %rd13944;
	add.s64 	%rd14055, %rd14054, %rd14010;
	add.s64 	%rd14056, %rd14055, %rd14011;
	add.s64 	%rd14057, %rd14056, %rd14012;
	add.s64 	%rd14058, %rd14057, %rd14013;
	add.s64 	%rd14059, %rd14058, %rd14014;
	add.s64 	%rd14060, %rd14059, %rd13948;
	add.s64 	%rd14061, %rd14060, %rd13947;
	add.s64 	%rd14062, %rd14061, %rd14052;
	cvt.u32.u64 	%r7063, %rd14062;
	and.b32  	%r579, %r7063, 67108863;
	shr.u64 	%rd14063, %rd14062, 26;
	add.s64 	%rd14064, %rd13914, %rd13915;
	add.s64 	%rd14065, %rd14064, %rd13913;
	add.s64 	%rd14066, %rd14065, %rd13911;
	add.s64 	%rd14067, %rd14066, %rd13979;
	add.s64 	%rd14068, %rd14067, %rd13980;
	add.s64 	%rd14069, %rd14068, %rd13981;
	add.s64 	%rd14070, %rd14069, %rd13982;
	add.s64 	%rd14071, %rd14070, %rd13917;
	add.s64 	%rd14072, %rd14071, %rd13916;
	add.s64 	%rd14073, %rd14072, %rd14063;
	cvt.u32.u64 	%r7064, %rd14073;
	and.b32  	%r580, %r7064, 33554431;
	shr.u64 	%rd14074, %rd14073, 25;
	add.s64 	%rd14075, %rd13952, %rd13953;
	add.s64 	%rd14076, %rd14075, %rd13951;
	add.s64 	%rd14077, %rd14076, %rd13950;
	add.s64 	%rd14078, %rd14077, %rd13949;
	add.s64 	%rd14079, %rd14078, %rd14015;
	add.s64 	%rd14080, %rd14079, %rd14016;
	add.s64 	%rd14081, %rd14080, %rd14017;
	add.s64 	%rd14082, %rd14081, %rd13955;
	add.s64 	%rd14083, %rd14082, %rd13954;
	add.s64 	%rd14084, %rd14083, %rd14074;
	cvt.u32.u64 	%r7065, %rd14084;
	and.b32  	%r581, %r7065, 67108863;
	shr.u64 	%rd14085, %rd14084, 26;
	add.s64 	%rd14086, %rd13924, %rd13925;
	add.s64 	%rd14087, %rd14086, %rd13923;
	add.s64 	%rd14088, %rd14087, %rd13922;
	add.s64 	%rd14089, %rd14088, %rd13921;
	add.s64 	%rd14090, %rd14089, %rd13919;
	add.s64 	%rd14091, %rd14090, %rd13983;
	add.s64 	%rd14092, %rd14091, %rd13984;
	add.s64 	%rd14093, %rd14092, %rd13927;
	add.s64 	%rd14094, %rd14093, %rd13926;
	add.s64 	%rd14095, %rd14094, %rd14085;
	cvt.u32.u64 	%r7066, %rd14095;
	and.b32  	%r582, %r7066, 33554431;
	shr.u64 	%rd14096, %rd14095, 25;
	add.s64 	%rd14097, %rd13961, %rd13962;
	add.s64 	%rd14098, %rd14097, %rd13960;
	add.s64 	%rd14099, %rd14098, %rd13959;
	add.s64 	%rd14100, %rd14099, %rd13958;
	add.s64 	%rd14101, %rd14100, %rd13957;
	add.s64 	%rd14102, %rd14101, %rd13956;
	add.s64 	%rd14103, %rd14102, %rd14018;
	add.s64 	%rd14104, %rd14103, %rd13964;
	add.s64 	%rd14105, %rd14104, %rd13963;
	add.s64 	%rd14106, %rd14105, %rd14096;
	cvt.u32.u64 	%r7067, %rd14106;
	and.b32  	%r583, %r7067, 67108863;
	shr.u64 	%rd14107, %rd14106, 26;
	add.s64 	%rd14108, %rd13936, %rd13937;
	add.s64 	%rd14109, %rd14108, %rd13935;
	add.s64 	%rd14110, %rd14109, %rd13934;
	add.s64 	%rd14111, %rd14110, %rd13933;
	add.s64 	%rd14112, %rd14111, %rd13932;
	add.s64 	%rd14113, %rd14112, %rd13931;
	add.s64 	%rd14114, %rd14113, %rd13929;
	add.s64 	%rd14115, %rd14114, %rd13939;
	add.s64 	%rd14116, %rd14115, %rd13938;
	add.s64 	%rd14117, %rd14116, %rd14107;
	cvt.u32.u64 	%r7068, %rd14117;
	and.b32  	%r584, %r7068, 33554431;
	shr.u64 	%rd14118, %rd14117, 25;
	and.b64  	%rd14119, %rd14118, 4294967295;
	mul.lo.s64 	%rd14120, %rd14119, 19;
	add.s64 	%rd14121, %rd14120, %rd14019;
	cvt.u32.u64 	%r7069, %rd14121;
	and.b32  	%r585, %r7069, 67108863;
	shr.u64 	%rd14122, %rd14121, 26;
	cvt.u32.u64 	%r7070, %rd14122;
	add.s32 	%r586, %r7060, %r7070;
	mov.u32 	%r9253, 0;
	mov.u32 	%r9254, %r582;
	mov.u32 	%r9255, %r581;
	mov.u32 	%r9256, %r580;
	mov.u32 	%r9257, %r579;
	mov.u32 	%r9258, %r578;
	mov.u32 	%r9259, %r577;
	mov.u32 	%r9260, %r586;
	mov.u32 	%r9261, %r585;
	mov.u32 	%r9262, %r583;
	mov.u32 	%r9263, %r584;

$L__BB3_23:
	mul.wide.u32 	%rd14123, %r9261, %r9261;
	shl.b32 	%r7071, %r9261, 1;
	mul.wide.u32 	%rd14124, %r7071, %r9260;
	mul.wide.u32 	%rd14125, %r7071, %r9259;
	shl.b32 	%r7072, %r9260, 1;
	mul.wide.u32 	%rd14126, %r7072, %r9260;
	mul.wide.u32 	%rd14127, %r7071, %r9258;
	mul.wide.u32 	%rd14128, %r7072, %r9259;
	mul.wide.u32 	%rd14129, %r7071, %r9257;
	shl.b32 	%r7073, %r9258, 1;
	mul.wide.u32 	%rd14130, %r7072, %r7073;
	mul.wide.u32 	%rd14131, %r9259, %r9259;
	mul.wide.u32 	%rd14132, %r7071, %r9256;
	mul.wide.u32 	%rd14133, %r7072, %r9257;
	shl.b32 	%r7074, %r9259, 1;
	mul.wide.u32 	%rd14134, %r7074, %r9258;
	mul.wide.u32 	%rd14135, %r7071, %r9255;
	shl.b32 	%r7075, %r9256, 1;
	mul.wide.u32 	%rd14136, %r7072, %r7075;
	mul.wide.u32 	%rd14137, %r7074, %r9257;
	mul.wide.u32 	%rd14138, %r7073, %r9258;
	mul.wide.u32 	%rd14139, %r7071, %r9254;
	mul.wide.u32 	%rd14140, %r7072, %r9255;
	mul.wide.u32 	%rd14141, %r7074, %r9256;
	mul.wide.u32 	%rd14142, %r7073, %r9257;
	mul.wide.u32 	%rd14143, %r9262, %r7071;
	shl.b32 	%r7076, %r9254, 1;
	mul.wide.u32 	%rd14144, %r7072, %r7076;
	mul.wide.u32 	%rd14145, %r7074, %r9255;
	mul.wide.u32 	%rd14146, %r7073, %r7075;
	mul.wide.u32 	%rd14147, %r9257, %r9257;
	mul.wide.u32 	%rd14148, %r9263, %r7071;
	mul.wide.u32 	%rd14149, %r9262, %r7072;
	mul.wide.u32 	%rd14150, %r7074, %r9254;
	mul.wide.u32 	%rd14151, %r7073, %r9255;
	mul.wide.u32 	%rd14152, %r9257, %r7075;
	mul.lo.s32 	%r7077, %r9263, 38;
	mul.wide.u32 	%rd14153, %r7077, %r7072;
	mul.lo.s32 	%r7078, %r9262, 19;
	mul.wide.u32 	%rd14154, %r7078, %r7074;
	mul.lo.s32 	%r7079, %r9254, 38;
	mul.wide.u32 	%rd14155, %r7073, %r7079;
	mul.lo.s32 	%r7080, %r9255, 19;
	shl.b32 	%r7081, %r9257, 1;
	mul.wide.u32 	%rd14156, %r7081, %r7080;
	mul.lo.s32 	%r7082, %r9256, 38;
	mul.wide.u32 	%rd14157, %r7082, %r9256;
	add.s64 	%rd14158, %rd14156, %rd14157;
	add.s64 	%rd14159, %rd14158, %rd14155;
	add.s64 	%rd14160, %rd14159, %rd14123;
	add.s64 	%rd14161, %rd14160, %rd14154;
	add.s64 	%rd14162, %rd14161, %rd14153;
	mul.wide.u32 	%rd14163, %r7077, %r9259;
	mul.wide.u32 	%rd14164, %r7078, %r7073;
	mul.wide.u32 	%rd14165, %r9257, %r7079;
	mul.wide.u32 	%rd14166, %r7075, %r7080;
	mul.wide.u32 	%rd14167, %r7077, %r7073;
	mul.wide.u32 	%rd14168, %r7078, %r7081;
	mul.wide.u32 	%rd14169, %r7075, %r7079;
	mul.wide.u32 	%rd14170, %r7080, %r9255;
	mul.wide.u32 	%rd14171, %r7077, %r9257;
	mul.wide.u32 	%rd14172, %r7078, %r7075;
	mul.wide.u32 	%rd14173, %r7079, %r9255;
	mul.wide.u32 	%rd14174, %r7077, %r7075;
	shl.b32 	%r7083, %r9255, 1;
	mul.wide.u32 	%rd14175, %r7078, %r7083;
	mul.wide.u32 	%rd14176, %r7079, %r9254;
	mul.wide.u32 	%rd14177, %r7077, %r9255;
	mul.wide.u32 	%rd14178, %r7078, %r7076;
	mul.wide.u32 	%rd14179, %r7077, %r7076;
	mul.wide.u32 	%rd14180, %r7078, %r9262;
	mul.wide.u32 	%rd14181, %r7077, %r9262;
	mul.wide.u32 	%rd14182, %r7077, %r9263;
	and.b64  	%rd14183, %rd14162, 67108863;
	shr.u64 	%rd14184, %rd14162, 26;
	add.s64 	%rd14185, %rd14166, %rd14165;
	add.s64 	%rd14186, %rd14185, %rd14124;
	add.s64 	%rd14187, %rd14186, %rd14164;
	add.s64 	%rd14188, %rd14187, %rd14163;
	add.s64 	%rd14189, %rd14188, %rd14184;
	cvt.u32.u64 	%r7084, %rd14189;
	and.b32  	%r7085, %r7084, 33554431;
	shr.u64 	%rd14190, %rd14189, 25;
	add.s64 	%rd14191, %rd14169, %rd14170;
	add.s64 	%rd14192, %rd14191, %rd14126;
	add.s64 	%rd14193, %rd14192, %rd14125;
	add.s64 	%rd14194, %rd14193, %rd14168;
	add.s64 	%rd14195, %rd14194, %rd14167;
	add.s64 	%rd14196, %rd14195, %rd14190;
	cvt.u32.u64 	%r7086, %rd14196;
	and.b32  	%r9259, %r7086, 67108863;
	shr.u64 	%rd14197, %rd14196, 26;
	add.s64 	%rd14198, %rd14128, %rd14173;
	add.s64 	%rd14199, %rd14198, %rd14127;
	add.s64 	%rd14200, %rd14199, %rd14172;
	add.s64 	%rd14201, %rd14200, %rd14171;
	add.s64 	%rd14202, %rd14201, %rd14197;
	cvt.u32.u64 	%r7087, %rd14202;
	and.b32  	%r9258, %r7087, 33554431;
	shr.u64 	%rd14203, %rd14202, 25;
	add.s64 	%rd14204, %rd14131, %rd14176;
	add.s64 	%rd14205, %rd14204, %rd14130;
	add.s64 	%rd14206, %rd14205, %rd14129;
	add.s64 	%rd14207, %rd14206, %rd14175;
	add.s64 	%rd14208, %rd14207, %rd14174;
	add.s64 	%rd14209, %rd14208, %rd14203;
	cvt.u32.u64 	%r7088, %rd14209;
	and.b32  	%r9257, %r7088, 67108863;
	shr.u64 	%rd14210, %rd14209, 26;
	add.s64 	%rd14211, %rd14133, %rd14134;
	add.s64 	%rd14212, %rd14211, %rd14132;
	add.s64 	%rd14213, %rd14212, %rd14178;
	add.s64 	%rd14214, %rd14213, %rd14177;
	add.s64 	%rd14215, %rd14214, %rd14210;
	cvt.u32.u64 	%r7089, %rd14215;
	and.b32  	%r9256, %r7089, 33554431;
	shr.u64 	%rd14216, %rd14215, 25;
	add.s64 	%rd14217, %rd14137, %rd14138;
	add.s64 	%rd14218, %rd14217, %rd14136;
	add.s64 	%rd14219, %rd14218, %rd14135;
	add.s64 	%rd14220, %rd14219, %rd14180;
	add.s64 	%rd14221, %rd14220, %rd14179;
	add.s64 	%rd14222, %rd14221, %rd14216;
	cvt.u32.u64 	%r7090, %rd14222;
	and.b32  	%r9255, %r7090, 67108863;
	shr.u64 	%rd14223, %rd14222, 26;
	add.s64 	%rd14224, %rd14141, %rd14142;
	add.s64 	%rd14225, %rd14224, %rd14140;
	add.s64 	%rd14226, %rd14225, %rd14139;
	add.s64 	%rd14227, %rd14226, %rd14181;
	add.s64 	%rd14228, %rd14227, %rd14223;
	cvt.u32.u64 	%r7091, %rd14228;
	and.b32  	%r9254, %r7091, 33554431;
	shr.u64 	%rd14229, %rd14228, 25;
	add.s64 	%rd14230, %rd14146, %rd14147;
	add.s64 	%rd14231, %rd14230, %rd14145;
	add.s64 	%rd14232, %rd14231, %rd14144;
	add.s64 	%rd14233, %rd14232, %rd14143;
	add.s64 	%rd14234, %rd14233, %rd14182;
	add.s64 	%rd14235, %rd14234, %rd14229;
	cvt.u32.u64 	%r7092, %rd14235;
	and.b32  	%r9262, %r7092, 67108863;
	shr.u64 	%rd14236, %rd14235, 26;
	add.s64 	%rd14237, %rd14151, %rd14152;
	add.s64 	%rd14238, %rd14237, %rd14150;
	add.s64 	%rd14239, %rd14238, %rd14149;
	add.s64 	%rd14240, %rd14239, %rd14148;
	add.s64 	%rd14241, %rd14240, %rd14236;
	cvt.u32.u64 	%r7093, %rd14241;
	and.b32  	%r9263, %r7093, 33554431;
	shr.u64 	%rd14242, %rd14241, 25;
	and.b64  	%rd14243, %rd14242, 4294967295;
	mul.lo.s64 	%rd14244, %rd14243, 19;
	add.s64 	%rd14245, %rd14244, %rd14183;
	cvt.u32.u64 	%r7094, %rd14245;
	and.b32  	%r9261, %r7094, 67108863;
	shr.u64 	%rd14246, %rd14245, 26;
	cvt.u32.u64 	%r7095, %rd14246;
	add.s32 	%r9260, %r7085, %r7095;
	add.s32 	%r9253, %r9253, -1;
	setp.ne.s32 	%p12, %r9253, -50;
	@%p12 bra 	$L__BB3_23;

	cvt.u64.u32 	%rd173, %r585;
	mul.wide.u32 	%rd14247, %r9260, %r585;
	cvt.u64.u32 	%rd174, %r586;
	mul.wide.u32 	%rd14248, %r9261, %r586;
	mul.wide.u32 	%rd14249, %r9258, %r585;
	mul.wide.u32 	%rd14250, %r9259, %r586;
	add.s64 	%rd14251, %rd14249, %rd14250;
	cvt.u64.u32 	%rd175, %r577;
	mul.wide.u32 	%rd14252, %r9260, %r577;
	cvt.u64.u32 	%rd176, %r578;
	mul.wide.u32 	%rd14253, %r9261, %r578;
	mul.wide.u32 	%rd14254, %r9256, %r585;
	mul.wide.u32 	%rd14255, %r9257, %r586;
	mul.wide.u32 	%rd14256, %r9258, %r577;
	mul.wide.u32 	%rd14257, %r9259, %r578;
	cvt.u64.u32 	%rd177, %r579;
	mul.wide.u32 	%rd14258, %r9260, %r579;
	cvt.u64.u32 	%rd178, %r580;
	mul.wide.u32 	%rd14259, %r9261, %r580;
	mul.wide.u32 	%rd14260, %r9254, %r585;
	mul.wide.u32 	%rd14261, %r9255, %r586;
	mul.wide.u32 	%rd14262, %r9256, %r577;
	mul.wide.u32 	%rd14263, %r9257, %r578;
	mul.wide.u32 	%rd14264, %r9258, %r579;
	mul.wide.u32 	%rd14265, %r9259, %r580;
	cvt.u64.u32 	%rd179, %r581;
	mul.wide.u32 	%rd14266, %r9260, %r581;
	cvt.u64.u32 	%rd180, %r582;
	mul.wide.u32 	%rd14267, %r9261, %r582;
	mul.wide.u32 	%rd14268, %r9263, %r585;
	mul.wide.u32 	%rd14269, %r9262, %r586;
	mul.wide.u32 	%rd14270, %r9254, %r577;
	mul.wide.u32 	%rd14271, %r9255, %r578;
	mul.wide.u32 	%rd14272, %r9256, %r579;
	mul.wide.u32 	%rd14273, %r9257, %r580;
	mul.wide.u32 	%rd14274, %r9258, %r581;
	mul.wide.u32 	%rd14275, %r9259, %r582;
	cvt.u64.u32 	%rd181, %r583;
	mul.wide.u32 	%rd14276, %r9260, %r583;
	cvt.u64.u32 	%rd182, %r584;
	mul.wide.u32 	%rd14277, %r9261, %r584;
	mul.wide.u32 	%rd14278, %r9261, %r585;
	mul.wide.u32 	%rd14279, %r9259, %r585;
	shl.b32 	%r7097, %r586, 1;
	cvt.u64.u32 	%rd183, %r7097;
	mul.wide.u32 	%rd14280, %r9260, %r7097;
	mul.wide.u32 	%rd14281, %r9261, %r577;
	mul.wide.u32 	%rd14282, %r9257, %r585;
	mul.wide.u32 	%rd14283, %r9258, %r7097;
	mul.wide.u32 	%rd14284, %r9259, %r577;
	shl.b32 	%r7098, %r578, 1;
	cvt.u64.u32 	%rd184, %r7098;
	mul.wide.u32 	%rd14285, %r9260, %r7098;
	mul.wide.u32 	%rd14286, %r9261, %r579;
	mul.wide.u32 	%rd14287, %r9255, %r585;
	mul.wide.u32 	%rd14288, %r9256, %r7097;
	mul.wide.u32 	%rd14289, %r9257, %r577;
	mul.wide.u32 	%rd14290, %r9258, %r7098;
	mul.wide.u32 	%rd14291, %r9259, %r579;
	shl.b32 	%r7099, %r580, 1;
	cvt.u64.u32 	%rd185, %r7099;
	mul.wide.u32 	%rd14292, %r9260, %r7099;
	mul.wide.u32 	%rd14293, %r9261, %r581;
	mul.wide.u32 	%rd14294, %r9262, %r585;
	mul.wide.u32 	%rd14295, %r9254, %r7097;
	mul.wide.u32 	%rd14296, %r9255, %r577;
	mul.wide.u32 	%rd14297, %r9256, %r7098;
	mul.wide.u32 	%rd14298, %r9257, %r579;
	mul.wide.u32 	%rd14299, %r9258, %r7099;
	mul.wide.u32 	%rd14300, %r9259, %r581;
	shl.b32 	%r7100, %r582, 1;
	cvt.u64.u32 	%rd186, %r7100;
	mul.wide.u32 	%rd14301, %r9260, %r7100;
	mul.wide.u32 	%rd14302, %r9261, %r583;
	mul.lo.s32 	%r7101, %r584, 19;
	cvt.u64.u32 	%rd187, %r7101;
	mul.wide.u32 	%rd14303, %r9259, %r7101;
	mul.lo.s32 	%r7102, %r583, 19;
	cvt.u64.u32 	%rd188, %r7102;
	mul.wide.u32 	%rd14304, %r9258, %r7102;
	mul.lo.s32 	%r7103, %r582, 19;
	cvt.u64.u32 	%rd189, %r7103;
	mul.wide.u32 	%rd14305, %r9257, %r7103;
	mul.lo.s32 	%r7104, %r581, 19;
	cvt.u64.u32 	%rd190, %r7104;
	mul.wide.u32 	%rd14306, %r9256, %r7104;
	mul.lo.s32 	%r7105, %r580, 19;
	cvt.u64.u32 	%rd191, %r7105;
	mul.wide.u32 	%rd14307, %r9255, %r7105;
	mul.lo.s32 	%r7106, %r579, 19;
	cvt.u64.u32 	%rd192, %r7106;
	mul.wide.u32 	%rd14308, %r9254, %r7106;
	mul.lo.s32 	%r7107, %r578, 19;
	cvt.u64.u32 	%rd193, %r7107;
	mul.wide.u32 	%rd14309, %r9262, %r7107;
	mul.lo.s32 	%r7108, %r577, 19;
	cvt.u64.u32 	%rd194, %r7108;
	mul.wide.u32 	%rd14310, %r9263, %r7108;
	mul.wide.u32 	%rd14311, %r9257, %r7101;
	mul.wide.u32 	%rd14312, %r9256, %r7102;
	mul.wide.u32 	%rd14313, %r9255, %r7103;
	mul.wide.u32 	%rd14314, %r9254, %r7104;
	mul.wide.u32 	%rd14315, %r9262, %r7105;
	mul.wide.u32 	%rd14316, %r9263, %r7106;
	mul.wide.u32 	%rd14317, %r9255, %r7101;
	mul.wide.u32 	%rd14318, %r9254, %r7102;
	mul.wide.u32 	%rd14319, %r9262, %r7103;
	mul.wide.u32 	%rd14320, %r9263, %r7104;
	mul.wide.u32 	%rd14321, %r9262, %r7101;
	mul.wide.u32 	%rd14322, %r9263, %r7102;
	mul.lo.s32 	%r7109, %r584, 38;
	cvt.u64.u32 	%rd195, %r7109;
	mul.wide.u32 	%rd14323, %r9260, %r7109;
	mul.wide.u32 	%rd14324, %r9259, %r7102;
	mul.lo.s32 	%r7110, %r582, 38;
	cvt.u64.u32 	%rd196, %r7110;
	mul.wide.u32 	%rd14325, %r9258, %r7110;
	mul.wide.u32 	%rd14326, %r9257, %r7104;
	mul.lo.s32 	%r7111, %r580, 38;
	cvt.u64.u32 	%rd197, %r7111;
	mul.wide.u32 	%rd14327, %r9256, %r7111;
	mul.wide.u32 	%rd14328, %r9255, %r7106;
	mul.lo.s32 	%r7112, %r578, 38;
	cvt.u64.u32 	%rd198, %r7112;
	mul.wide.u32 	%rd14329, %r9254, %r7112;
	mul.wide.u32 	%rd14330, %r9262, %r7108;
	mul.lo.s32 	%r7113, %r586, 38;
	cvt.u64.u32 	%rd199, %r7113;
	mul.wide.u32 	%rd14331, %r9263, %r7113;
	add.s64 	%rd14332, %rd14325, %rd14324;
	add.s64 	%rd14333, %rd14332, %rd14326;
	add.s64 	%rd14334, %rd14333, %rd14327;
	add.s64 	%rd14335, %rd14334, %rd14328;
	add.s64 	%rd14336, %rd14335, %rd14329;
	add.s64 	%rd14337, %rd14336, %rd14330;
	add.s64 	%rd14338, %rd14337, %rd14331;
	add.s64 	%rd14339, %rd14338, %rd14278;
	add.s64 	%rd14340, %rd14339, %rd14323;
	mul.wide.u32 	%rd14341, %r9258, %r7109;
	mul.wide.u32 	%rd14342, %r9257, %r7102;
	mul.wide.u32 	%rd14343, %r9256, %r7110;
	mul.wide.u32 	%rd14344, %r9255, %r7104;
	mul.wide.u32 	%rd14345, %r9254, %r7111;
	mul.wide.u32 	%rd14346, %r9262, %r7106;
	mul.wide.u32 	%rd14347, %r9263, %r7112;
	mul.wide.u32 	%rd14348, %r9256, %r7109;
	mul.wide.u32 	%rd14349, %r9255, %r7102;
	mul.wide.u32 	%rd14350, %r9254, %r7110;
	mul.wide.u32 	%rd14351, %r9262, %r7104;
	mul.wide.u32 	%rd14352, %r9263, %r7111;
	mul.wide.u32 	%rd14353, %r9254, %r7109;
	mul.wide.u32 	%rd14354, %r9262, %r7102;
	mul.wide.u32 	%rd14355, %r9263, %r7110;
	mul.wide.u32 	%rd14356, %r9263, %r7109;
	and.b64  	%rd14357, %rd14340, 67108863;
	shr.u64 	%rd14358, %rd14340, 26;
	add.s64 	%rd14359, %rd14304, %rd14303;
	add.s64 	%rd14360, %rd14359, %rd14305;
	add.s64 	%rd14361, %rd14360, %rd14306;
	add.s64 	%rd14362, %rd14361, %rd14307;
	add.s64 	%rd14363, %rd14362, %rd14308;
	add.s64 	%rd14364, %rd14363, %rd14309;
	add.s64 	%rd14365, %rd14364, %rd14310;
	add.s64 	%rd14366, %rd14365, %rd14248;
	add.s64 	%rd14367, %rd14366, %rd14247;
	add.s64 	%rd14368, %rd14367, %rd14358;
	cvt.u32.u64 	%r7114, %rd14368;
	and.b32  	%r7115, %r7114, 33554431;
	shr.u64 	%rd14369, %rd14368, 25;
	add.s64 	%rd14370, %rd14341, %rd14279;
	add.s64 	%rd14371, %rd14370, %rd14342;
	add.s64 	%rd14372, %rd14371, %rd14343;
	add.s64 	%rd14373, %rd14372, %rd14344;
	add.s64 	%rd14374, %rd14373, %rd14345;
	add.s64 	%rd14375, %rd14374, %rd14346;
	add.s64 	%rd14376, %rd14375, %rd14347;
	add.s64 	%rd14377, %rd14376, %rd14281;
	add.s64 	%rd14378, %rd14377, %rd14280;
	add.s64 	%rd14379, %rd14378, %rd14369;
	cvt.u32.u64 	%r7116, %rd14379;
	and.b32  	%r609, %r7116, 67108863;
	shr.u64 	%rd14380, %rd14379, 26;
	add.s64 	%rd14381, %rd14251, %rd14311;
	add.s64 	%rd14382, %rd14381, %rd14312;
	add.s64 	%rd14383, %rd14382, %rd14313;
	add.s64 	%rd14384, %rd14383, %rd14314;
	add.s64 	%rd14385, %rd14384, %rd14315;
	add.s64 	%rd14386, %rd14385, %rd14316;
	add.s64 	%rd14387, %rd14386, %rd14253;
	add.s64 	%rd14388, %rd14387, %rd14252;
	add.s64 	%rd14389, %rd14388, %rd14380;
	cvt.u32.u64 	%r7117, %rd14389;
	and.b32  	%r610, %r7117, 33554431;
	shr.u64 	%rd14390, %rd14389, 25;
	add.s64 	%rd14391, %rd14283, %rd14284;
	add.s64 	%rd14392, %rd14391, %rd14282;
	add.s64 	%rd14393, %rd14392, %rd14348;
	add.s64 	%rd14394, %rd14393, %rd14349;
	add.s64 	%rd14395, %rd14394, %rd14350;
	add.s64 	%rd14396, %rd14395, %rd14351;
	add.s64 	%rd14397, %rd14396, %rd14352;
	add.s64 	%rd14398, %rd14397, %rd14286;
	add.s64 	%rd14399, %rd14398, %rd14285;
	add.s64 	%rd14400, %rd14399, %rd14390;
	cvt.u32.u64 	%r7118, %rd14400;
	and.b32  	%r611, %r7118, 67108863;
	shr.u64 	%rd14401, %rd14400, 26;
	add.s64 	%rd14402, %rd14256, %rd14257;
	add.s64 	%rd14403, %rd14402, %rd14255;
	add.s64 	%rd14404, %rd14403, %rd14254;
	add.s64 	%rd14405, %rd14404, %rd14317;
	add.s64 	%rd14406, %rd14405, %rd14318;
	add.s64 	%rd14407, %rd14406, %rd14319;
	add.s64 	%rd14408, %rd14407, %rd14320;
	add.s64 	%rd14409, %rd14408, %rd14259;
	add.s64 	%rd14410, %rd14409, %rd14258;
	add.s64 	%rd14411, %rd14410, %rd14401;
	cvt.u32.u64 	%r7119, %rd14411;
	and.b32  	%r612, %r7119, 33554431;
	shr.u64 	%rd14412, %rd14411, 25;
	add.s64 	%rd14413, %rd14290, %rd14291;
	add.s64 	%rd14414, %rd14413, %rd14289;
	add.s64 	%rd14415, %rd14414, %rd14288;
	add.s64 	%rd14416, %rd14415, %rd14287;
	add.s64 	%rd14417, %rd14416, %rd14353;
	add.s64 	%rd14418, %rd14417, %rd14354;
	add.s64 	%rd14419, %rd14418, %rd14355;
	add.s64 	%rd14420, %rd14419, %rd14293;
	add.s64 	%rd14421, %rd14420, %rd14292;
	add.s64 	%rd14422, %rd14421, %rd14412;
	cvt.u32.u64 	%r7120, %rd14422;
	and.b32  	%r613, %r7120, 67108863;
	shr.u64 	%rd14423, %rd14422, 26;
	add.s64 	%rd14424, %rd14264, %rd14265;
	add.s64 	%rd14425, %rd14424, %rd14263;
	add.s64 	%rd14426, %rd14425, %rd14262;
	add.s64 	%rd14427, %rd14426, %rd14261;
	add.s64 	%rd14428, %rd14427, %rd14260;
	add.s64 	%rd14429, %rd14428, %rd14321;
	add.s64 	%rd14430, %rd14429, %rd14322;
	add.s64 	%rd14431, %rd14430, %rd14267;
	add.s64 	%rd14432, %rd14431, %rd14266;
	add.s64 	%rd14433, %rd14432, %rd14423;
	cvt.u32.u64 	%r7121, %rd14433;
	and.b32  	%r614, %r7121, 33554431;
	shr.u64 	%rd14434, %rd14433, 25;
	add.s64 	%rd14435, %rd14299, %rd14300;
	add.s64 	%rd14436, %rd14435, %rd14298;
	add.s64 	%rd14437, %rd14436, %rd14297;
	add.s64 	%rd14438, %rd14437, %rd14296;
	add.s64 	%rd14439, %rd14438, %rd14295;
	add.s64 	%rd14440, %rd14439, %rd14294;
	add.s64 	%rd14441, %rd14440, %rd14356;
	add.s64 	%rd14442, %rd14441, %rd14302;
	add.s64 	%rd14443, %rd14442, %rd14301;
	add.s64 	%rd14444, %rd14443, %rd14434;
	cvt.u32.u64 	%r7122, %rd14444;
	and.b32  	%r615, %r7122, 67108863;
	shr.u64 	%rd14445, %rd14444, 26;
	add.s64 	%rd14446, %rd14274, %rd14275;
	add.s64 	%rd14447, %rd14446, %rd14273;
	add.s64 	%rd14448, %rd14447, %rd14272;
	add.s64 	%rd14449, %rd14448, %rd14271;
	add.s64 	%rd14450, %rd14449, %rd14270;
	add.s64 	%rd14451, %rd14450, %rd14269;
	add.s64 	%rd14452, %rd14451, %rd14268;
	add.s64 	%rd14453, %rd14452, %rd14277;
	add.s64 	%rd14454, %rd14453, %rd14276;
	add.s64 	%rd14455, %rd14454, %rd14445;
	cvt.u32.u64 	%r7123, %rd14455;
	and.b32  	%r616, %r7123, 33554431;
	shr.u64 	%rd14456, %rd14455, 25;
	and.b64  	%rd14457, %rd14456, 4294967295;
	mul.lo.s64 	%rd14458, %rd14457, 19;
	add.s64 	%rd14459, %rd14458, %rd14357;
	cvt.u32.u64 	%r7124, %rd14459;
	and.b32  	%r617, %r7124, 67108863;
	shr.u64 	%rd14460, %rd14459, 26;
	cvt.u32.u64 	%r7125, %rd14460;
	add.s32 	%r618, %r7115, %r7125;
	mov.u32 	%r9264, 0;
	mov.u32 	%r9265, %r614;
	mov.u32 	%r9266, %r613;
	mov.u32 	%r9267, %r612;
	mov.u32 	%r9268, %r611;
	mov.u32 	%r9269, %r610;
	mov.u32 	%r9270, %r609;
	mov.u32 	%r9271, %r618;
	mov.u32 	%r9272, %r617;
	mov.u32 	%r9273, %r615;
	mov.u32 	%r9274, %r616;

$L__BB3_25:
	mul.wide.u32 	%rd14461, %r9272, %r9272;
	shl.b32 	%r7126, %r9272, 1;
	mul.wide.u32 	%rd14462, %r7126, %r9271;
	mul.wide.u32 	%rd14463, %r7126, %r9270;
	shl.b32 	%r7127, %r9271, 1;
	mul.wide.u32 	%rd14464, %r7127, %r9271;
	mul.wide.u32 	%rd14465, %r7126, %r9269;
	mul.wide.u32 	%rd14466, %r7127, %r9270;
	mul.wide.u32 	%rd14467, %r7126, %r9268;
	shl.b32 	%r7128, %r9269, 1;
	mul.wide.u32 	%rd14468, %r7127, %r7128;
	mul.wide.u32 	%rd14469, %r9270, %r9270;
	mul.wide.u32 	%rd14470, %r7126, %r9267;
	mul.wide.u32 	%rd14471, %r7127, %r9268;
	shl.b32 	%r7129, %r9270, 1;
	mul.wide.u32 	%rd14472, %r7129, %r9269;
	mul.wide.u32 	%rd14473, %r7126, %r9266;
	shl.b32 	%r7130, %r9267, 1;
	mul.wide.u32 	%rd14474, %r7127, %r7130;
	mul.wide.u32 	%rd14475, %r7129, %r9268;
	mul.wide.u32 	%rd14476, %r7128, %r9269;
	mul.wide.u32 	%rd14477, %r7126, %r9265;
	mul.wide.u32 	%rd14478, %r7127, %r9266;
	mul.wide.u32 	%rd14479, %r7129, %r9267;
	mul.wide.u32 	%rd14480, %r7128, %r9268;
	mul.wide.u32 	%rd14481, %r9273, %r7126;
	shl.b32 	%r7131, %r9265, 1;
	mul.wide.u32 	%rd14482, %r7127, %r7131;
	mul.wide.u32 	%rd14483, %r7129, %r9266;
	mul.wide.u32 	%rd14484, %r7128, %r7130;
	mul.wide.u32 	%rd14485, %r9268, %r9268;
	mul.wide.u32 	%rd14486, %r9274, %r7126;
	mul.wide.u32 	%rd14487, %r9273, %r7127;
	mul.wide.u32 	%rd14488, %r7129, %r9265;
	mul.wide.u32 	%rd14489, %r7128, %r9266;
	mul.wide.u32 	%rd14490, %r9268, %r7130;
	mul.lo.s32 	%r7132, %r9274, 38;
	mul.wide.u32 	%rd14491, %r7132, %r7127;
	mul.lo.s32 	%r7133, %r9273, 19;
	mul.wide.u32 	%rd14492, %r7133, %r7129;
	mul.lo.s32 	%r7134, %r9265, 38;
	mul.wide.u32 	%rd14493, %r7128, %r7134;
	mul.lo.s32 	%r7135, %r9266, 19;
	shl.b32 	%r7136, %r9268, 1;
	mul.wide.u32 	%rd14494, %r7136, %r7135;
	mul.lo.s32 	%r7137, %r9267, 38;
	mul.wide.u32 	%rd14495, %r7137, %r9267;
	add.s64 	%rd14496, %rd14494, %rd14495;
	add.s64 	%rd14497, %rd14496, %rd14493;
	add.s64 	%rd14498, %rd14497, %rd14461;
	add.s64 	%rd14499, %rd14498, %rd14492;
	add.s64 	%rd14500, %rd14499, %rd14491;
	mul.wide.u32 	%rd14501, %r7132, %r9270;
	mul.wide.u32 	%rd14502, %r7133, %r7128;
	mul.wide.u32 	%rd14503, %r9268, %r7134;
	mul.wide.u32 	%rd14504, %r7130, %r7135;
	mul.wide.u32 	%rd14505, %r7132, %r7128;
	mul.wide.u32 	%rd14506, %r7133, %r7136;
	mul.wide.u32 	%rd14507, %r7130, %r7134;
	mul.wide.u32 	%rd14508, %r7135, %r9266;
	mul.wide.u32 	%rd14509, %r7132, %r9268;
	mul.wide.u32 	%rd14510, %r7133, %r7130;
	mul.wide.u32 	%rd14511, %r7134, %r9266;
	mul.wide.u32 	%rd14512, %r7132, %r7130;
	shl.b32 	%r7138, %r9266, 1;
	mul.wide.u32 	%rd14513, %r7133, %r7138;
	mul.wide.u32 	%rd14514, %r7134, %r9265;
	mul.wide.u32 	%rd14515, %r7132, %r9266;
	mul.wide.u32 	%rd14516, %r7133, %r7131;
	mul.wide.u32 	%rd14517, %r7132, %r7131;
	mul.wide.u32 	%rd14518, %r7133, %r9273;
	mul.wide.u32 	%rd14519, %r7132, %r9273;
	mul.wide.u32 	%rd14520, %r7132, %r9274;
	and.b64  	%rd14521, %rd14500, 67108863;
	shr.u64 	%rd14522, %rd14500, 26;
	add.s64 	%rd14523, %rd14504, %rd14503;
	add.s64 	%rd14524, %rd14523, %rd14462;
	add.s64 	%rd14525, %rd14524, %rd14502;
	add.s64 	%rd14526, %rd14525, %rd14501;
	add.s64 	%rd14527, %rd14526, %rd14522;
	cvt.u32.u64 	%r7139, %rd14527;
	and.b32  	%r7140, %r7139, 33554431;
	shr.u64 	%rd14528, %rd14527, 25;
	add.s64 	%rd14529, %rd14507, %rd14508;
	add.s64 	%rd14530, %rd14529, %rd14464;
	add.s64 	%rd14531, %rd14530, %rd14463;
	add.s64 	%rd14532, %rd14531, %rd14506;
	add.s64 	%rd14533, %rd14532, %rd14505;
	add.s64 	%rd14534, %rd14533, %rd14528;
	cvt.u32.u64 	%r7141, %rd14534;
	and.b32  	%r9270, %r7141, 67108863;
	shr.u64 	%rd14535, %rd14534, 26;
	add.s64 	%rd14536, %rd14466, %rd14511;
	add.s64 	%rd14537, %rd14536, %rd14465;
	add.s64 	%rd14538, %rd14537, %rd14510;
	add.s64 	%rd14539, %rd14538, %rd14509;
	add.s64 	%rd14540, %rd14539, %rd14535;
	cvt.u32.u64 	%r7142, %rd14540;
	and.b32  	%r9269, %r7142, 33554431;
	shr.u64 	%rd14541, %rd14540, 25;
	add.s64 	%rd14542, %rd14469, %rd14514;
	add.s64 	%rd14543, %rd14542, %rd14468;
	add.s64 	%rd14544, %rd14543, %rd14467;
	add.s64 	%rd14545, %rd14544, %rd14513;
	add.s64 	%rd14546, %rd14545, %rd14512;
	add.s64 	%rd14547, %rd14546, %rd14541;
	cvt.u32.u64 	%r7143, %rd14547;
	and.b32  	%r9268, %r7143, 67108863;
	shr.u64 	%rd14548, %rd14547, 26;
	add.s64 	%rd14549, %rd14471, %rd14472;
	add.s64 	%rd14550, %rd14549, %rd14470;
	add.s64 	%rd14551, %rd14550, %rd14516;
	add.s64 	%rd14552, %rd14551, %rd14515;
	add.s64 	%rd14553, %rd14552, %rd14548;
	cvt.u32.u64 	%r7144, %rd14553;
	and.b32  	%r9267, %r7144, 33554431;
	shr.u64 	%rd14554, %rd14553, 25;
	add.s64 	%rd14555, %rd14475, %rd14476;
	add.s64 	%rd14556, %rd14555, %rd14474;
	add.s64 	%rd14557, %rd14556, %rd14473;
	add.s64 	%rd14558, %rd14557, %rd14518;
	add.s64 	%rd14559, %rd14558, %rd14517;
	add.s64 	%rd14560, %rd14559, %rd14554;
	cvt.u32.u64 	%r7145, %rd14560;
	and.b32  	%r9266, %r7145, 67108863;
	shr.u64 	%rd14561, %rd14560, 26;
	add.s64 	%rd14562, %rd14479, %rd14480;
	add.s64 	%rd14563, %rd14562, %rd14478;
	add.s64 	%rd14564, %rd14563, %rd14477;
	add.s64 	%rd14565, %rd14564, %rd14519;
	add.s64 	%rd14566, %rd14565, %rd14561;
	cvt.u32.u64 	%r7146, %rd14566;
	and.b32  	%r9265, %r7146, 33554431;
	shr.u64 	%rd14567, %rd14566, 25;
	add.s64 	%rd14568, %rd14484, %rd14485;
	add.s64 	%rd14569, %rd14568, %rd14483;
	add.s64 	%rd14570, %rd14569, %rd14482;
	add.s64 	%rd14571, %rd14570, %rd14481;
	add.s64 	%rd14572, %rd14571, %rd14520;
	add.s64 	%rd14573, %rd14572, %rd14567;
	cvt.u32.u64 	%r7147, %rd14573;
	and.b32  	%r9273, %r7147, 67108863;
	shr.u64 	%rd14574, %rd14573, 26;
	add.s64 	%rd14575, %rd14489, %rd14490;
	add.s64 	%rd14576, %rd14575, %rd14488;
	add.s64 	%rd14577, %rd14576, %rd14487;
	add.s64 	%rd14578, %rd14577, %rd14486;
	add.s64 	%rd14579, %rd14578, %rd14574;
	cvt.u32.u64 	%r7148, %rd14579;
	and.b32  	%r9274, %r7148, 33554431;
	shr.u64 	%rd14580, %rd14579, 25;
	and.b64  	%rd14581, %rd14580, 4294967295;
	mul.lo.s64 	%rd14582, %rd14581, 19;
	add.s64 	%rd14583, %rd14582, %rd14521;
	cvt.u32.u64 	%r7149, %rd14583;
	and.b32  	%r9272, %r7149, 67108863;
	shr.u64 	%rd14584, %rd14583, 26;
	cvt.u32.u64 	%r7150, %rd14584;
	add.s32 	%r9271, %r7140, %r7150;
	add.s32 	%r9264, %r9264, -1;
	setp.ne.s32 	%p13, %r9264, -100;
	@%p13 bra 	$L__BB3_25;

	mul.wide.u32 	%rd14585, %r9271, %r617;
	mul.wide.u32 	%rd14586, %r9272, %r618;
	mul.wide.u32 	%rd14587, %r9269, %r617;
	mul.wide.u32 	%rd14588, %r9270, %r618;
	add.s64 	%rd14589, %rd14587, %rd14588;
	mul.wide.u32 	%rd14590, %r9271, %r609;
	mul.wide.u32 	%rd14591, %r9272, %r610;
	mul.wide.u32 	%rd14592, %r9267, %r617;
	mul.wide.u32 	%rd14593, %r9268, %r618;
	mul.wide.u32 	%rd14594, %r9269, %r609;
	mul.wide.u32 	%rd14595, %r9270, %r610;
	mul.wide.u32 	%rd14596, %r9271, %r611;
	mul.wide.u32 	%rd14597, %r9272, %r612;
	mul.wide.u32 	%rd14598, %r9265, %r617;
	mul.wide.u32 	%rd14599, %r9266, %r618;
	mul.wide.u32 	%rd14600, %r9267, %r609;
	mul.wide.u32 	%rd14601, %r9268, %r610;
	mul.wide.u32 	%rd14602, %r9269, %r611;
	mul.wide.u32 	%rd14603, %r9270, %r612;
	mul.wide.u32 	%rd14604, %r9271, %r613;
	mul.wide.u32 	%rd14605, %r9272, %r614;
	mul.wide.u32 	%rd14606, %r9274, %r617;
	mul.wide.u32 	%rd14607, %r9273, %r618;
	mul.wide.u32 	%rd14608, %r9265, %r609;
	mul.wide.u32 	%rd14609, %r9266, %r610;
	mul.wide.u32 	%rd14610, %r9267, %r611;
	mul.wide.u32 	%rd14611, %r9268, %r612;
	mul.wide.u32 	%rd14612, %r9269, %r613;
	mul.wide.u32 	%rd14613, %r9270, %r614;
	mul.wide.u32 	%rd14614, %r9271, %r615;
	mul.wide.u32 	%rd14615, %r9272, %r616;
	mul.wide.u32 	%rd14616, %r9272, %r617;
	mul.wide.u32 	%rd14617, %r9270, %r617;
	shl.b32 	%r7152, %r618, 1;
	mul.wide.u32 	%rd14618, %r9271, %r7152;
	mul.wide.u32 	%rd14619, %r9272, %r609;
	mul.wide.u32 	%rd14620, %r9268, %r617;
	mul.wide.u32 	%rd14621, %r9269, %r7152;
	mul.wide.u32 	%rd14622, %r9270, %r609;
	shl.b32 	%r7153, %r610, 1;
	mul.wide.u32 	%rd14623, %r9271, %r7153;
	mul.wide.u32 	%rd14624, %r9272, %r611;
	mul.wide.u32 	%rd14625, %r9266, %r617;
	mul.wide.u32 	%rd14626, %r9267, %r7152;
	mul.wide.u32 	%rd14627, %r9268, %r609;
	mul.wide.u32 	%rd14628, %r9269, %r7153;
	mul.wide.u32 	%rd14629, %r9270, %r611;
	shl.b32 	%r7154, %r612, 1;
	mul.wide.u32 	%rd14630, %r9271, %r7154;
	mul.wide.u32 	%rd14631, %r9272, %r613;
	mul.wide.u32 	%rd14632, %r9273, %r617;
	mul.wide.u32 	%rd14633, %r9265, %r7152;
	mul.wide.u32 	%rd14634, %r9266, %r609;
	mul.wide.u32 	%rd14635, %r9267, %r7153;
	mul.wide.u32 	%rd14636, %r9268, %r611;
	mul.wide.u32 	%rd14637, %r9269, %r7154;
	mul.wide.u32 	%rd14638, %r9270, %r613;
	shl.b32 	%r7155, %r614, 1;
	mul.wide.u32 	%rd14639, %r9271, %r7155;
	mul.wide.u32 	%rd14640, %r9272, %r615;
	mul.lo.s32 	%r7156, %r616, 19;
	mul.wide.u32 	%rd14641, %r9270, %r7156;
	mul.lo.s32 	%r7157, %r615, 19;
	mul.wide.u32 	%rd14642, %r9269, %r7157;
	mul.lo.s32 	%r7158, %r614, 19;
	mul.wide.u32 	%rd14643, %r9268, %r7158;
	mul.lo.s32 	%r7159, %r613, 19;
	mul.wide.u32 	%rd14644, %r9267, %r7159;
	mul.lo.s32 	%r7160, %r612, 19;
	mul.wide.u32 	%rd14645, %r9266, %r7160;
	mul.lo.s32 	%r7161, %r611, 19;
	mul.wide.u32 	%rd14646, %r9265, %r7161;
	mul.lo.s32 	%r7162, %r610, 19;
	mul.wide.u32 	%rd14647, %r9273, %r7162;
	mul.lo.s32 	%r7163, %r609, 19;
	mul.wide.u32 	%rd14648, %r9274, %r7163;
	mul.wide.u32 	%rd14649, %r9268, %r7156;
	mul.wide.u32 	%rd14650, %r9267, %r7157;
	mul.wide.u32 	%rd14651, %r9266, %r7158;
	mul.wide.u32 	%rd14652, %r9265, %r7159;
	mul.wide.u32 	%rd14653, %r9273, %r7160;
	mul.wide.u32 	%rd14654, %r9274, %r7161;
	mul.wide.u32 	%rd14655, %r9266, %r7156;
	mul.wide.u32 	%rd14656, %r9265, %r7157;
	mul.wide.u32 	%rd14657, %r9273, %r7158;
	mul.wide.u32 	%rd14658, %r9274, %r7159;
	mul.wide.u32 	%rd14659, %r9273, %r7156;
	mul.wide.u32 	%rd14660, %r9274, %r7157;
	mul.lo.s32 	%r7164, %r616, 38;
	mul.wide.u32 	%rd14661, %r9271, %r7164;
	mul.wide.u32 	%rd14662, %r9270, %r7157;
	mul.lo.s32 	%r7165, %r614, 38;
	mul.wide.u32 	%rd14663, %r9269, %r7165;
	mul.wide.u32 	%rd14664, %r9268, %r7159;
	mul.lo.s32 	%r7166, %r612, 38;
	mul.wide.u32 	%rd14665, %r9267, %r7166;
	mul.wide.u32 	%rd14666, %r9266, %r7161;
	mul.lo.s32 	%r7167, %r610, 38;
	mul.wide.u32 	%rd14667, %r9265, %r7167;
	mul.wide.u32 	%rd14668, %r9273, %r7163;
	mul.lo.s32 	%r7168, %r618, 38;
	mul.wide.u32 	%rd14669, %r9274, %r7168;
	add.s64 	%rd14670, %rd14663, %rd14662;
	add.s64 	%rd14671, %rd14670, %rd14664;
	add.s64 	%rd14672, %rd14671, %rd14665;
	add.s64 	%rd14673, %rd14672, %rd14666;
	add.s64 	%rd14674, %rd14673, %rd14667;
	add.s64 	%rd14675, %rd14674, %rd14668;
	add.s64 	%rd14676, %rd14675, %rd14669;
	add.s64 	%rd14677, %rd14676, %rd14616;
	add.s64 	%rd14678, %rd14677, %rd14661;
	mul.wide.u32 	%rd14679, %r9269, %r7164;
	mul.wide.u32 	%rd14680, %r9268, %r7157;
	mul.wide.u32 	%rd14681, %r9267, %r7165;
	mul.wide.u32 	%rd14682, %r9266, %r7159;
	mul.wide.u32 	%rd14683, %r9265, %r7166;
	mul.wide.u32 	%rd14684, %r9273, %r7161;
	mul.wide.u32 	%rd14685, %r9274, %r7167;
	mul.wide.u32 	%rd14686, %r9267, %r7164;
	mul.wide.u32 	%rd14687, %r9266, %r7157;
	mul.wide.u32 	%rd14688, %r9265, %r7165;
	mul.wide.u32 	%rd14689, %r9273, %r7159;
	mul.wide.u32 	%rd14690, %r9274, %r7166;
	mul.wide.u32 	%rd14691, %r9265, %r7164;
	mul.wide.u32 	%rd14692, %r9273, %r7157;
	mul.wide.u32 	%rd14693, %r9274, %r7165;
	mul.wide.u32 	%rd14694, %r9274, %r7164;
	and.b64  	%rd14695, %rd14678, 67108863;
	shr.u64 	%rd14696, %rd14678, 26;
	add.s64 	%rd14697, %rd14642, %rd14641;
	add.s64 	%rd14698, %rd14697, %rd14643;
	add.s64 	%rd14699, %rd14698, %rd14644;
	add.s64 	%rd14700, %rd14699, %rd14645;
	add.s64 	%rd14701, %rd14700, %rd14646;
	add.s64 	%rd14702, %rd14701, %rd14647;
	add.s64 	%rd14703, %rd14702, %rd14648;
	add.s64 	%rd14704, %rd14703, %rd14586;
	add.s64 	%rd14705, %rd14704, %rd14585;
	add.s64 	%rd14706, %rd14705, %rd14696;
	cvt.u32.u64 	%r7169, %rd14706;
	and.b32  	%r7170, %r7169, 33554431;
	shr.u64 	%rd14707, %rd14706, 25;
	add.s64 	%rd14708, %rd14679, %rd14617;
	add.s64 	%rd14709, %rd14708, %rd14680;
	add.s64 	%rd14710, %rd14709, %rd14681;
	add.s64 	%rd14711, %rd14710, %rd14682;
	add.s64 	%rd14712, %rd14711, %rd14683;
	add.s64 	%rd14713, %rd14712, %rd14684;
	add.s64 	%rd14714, %rd14713, %rd14685;
	add.s64 	%rd14715, %rd14714, %rd14619;
	add.s64 	%rd14716, %rd14715, %rd14618;
	add.s64 	%rd14717, %rd14716, %rd14707;
	cvt.u32.u64 	%r7171, %rd14717;
	and.b32  	%r9281, %r7171, 67108863;
	shr.u64 	%rd14718, %rd14717, 26;
	add.s64 	%rd14719, %rd14589, %rd14649;
	add.s64 	%rd14720, %rd14719, %rd14650;
	add.s64 	%rd14721, %rd14720, %rd14651;
	add.s64 	%rd14722, %rd14721, %rd14652;
	add.s64 	%rd14723, %rd14722, %rd14653;
	add.s64 	%rd14724, %rd14723, %rd14654;
	add.s64 	%rd14725, %rd14724, %rd14591;
	add.s64 	%rd14726, %rd14725, %rd14590;
	add.s64 	%rd14727, %rd14726, %rd14718;
	cvt.u32.u64 	%r7172, %rd14727;
	and.b32  	%r9280, %r7172, 33554431;
	shr.u64 	%rd14728, %rd14727, 25;
	add.s64 	%rd14729, %rd14621, %rd14622;
	add.s64 	%rd14730, %rd14729, %rd14620;
	add.s64 	%rd14731, %rd14730, %rd14686;
	add.s64 	%rd14732, %rd14731, %rd14687;
	add.s64 	%rd14733, %rd14732, %rd14688;
	add.s64 	%rd14734, %rd14733, %rd14689;
	add.s64 	%rd14735, %rd14734, %rd14690;
	add.s64 	%rd14736, %rd14735, %rd14624;
	add.s64 	%rd14737, %rd14736, %rd14623;
	add.s64 	%rd14738, %rd14737, %rd14728;
	cvt.u32.u64 	%r7173, %rd14738;
	and.b32  	%r9279, %r7173, 67108863;
	shr.u64 	%rd14739, %rd14738, 26;
	add.s64 	%rd14740, %rd14594, %rd14595;
	add.s64 	%rd14741, %rd14740, %rd14593;
	add.s64 	%rd14742, %rd14741, %rd14592;
	add.s64 	%rd14743, %rd14742, %rd14655;
	add.s64 	%rd14744, %rd14743, %rd14656;
	add.s64 	%rd14745, %rd14744, %rd14657;
	add.s64 	%rd14746, %rd14745, %rd14658;
	add.s64 	%rd14747, %rd14746, %rd14597;
	add.s64 	%rd14748, %rd14747, %rd14596;
	add.s64 	%rd14749, %rd14748, %rd14739;
	cvt.u32.u64 	%r7174, %rd14749;
	and.b32  	%r9278, %r7174, 33554431;
	shr.u64 	%rd14750, %rd14749, 25;
	add.s64 	%rd14751, %rd14628, %rd14629;
	add.s64 	%rd14752, %rd14751, %rd14627;
	add.s64 	%rd14753, %rd14752, %rd14626;
	add.s64 	%rd14754, %rd14753, %rd14625;
	add.s64 	%rd14755, %rd14754, %rd14691;
	add.s64 	%rd14756, %rd14755, %rd14692;
	add.s64 	%rd14757, %rd14756, %rd14693;
	add.s64 	%rd14758, %rd14757, %rd14631;
	add.s64 	%rd14759, %rd14758, %rd14630;
	add.s64 	%rd14760, %rd14759, %rd14750;
	cvt.u32.u64 	%r7175, %rd14760;
	and.b32  	%r9277, %r7175, 67108863;
	shr.u64 	%rd14761, %rd14760, 26;
	add.s64 	%rd14762, %rd14602, %rd14603;
	add.s64 	%rd14763, %rd14762, %rd14601;
	add.s64 	%rd14764, %rd14763, %rd14600;
	add.s64 	%rd14765, %rd14764, %rd14599;
	add.s64 	%rd14766, %rd14765, %rd14598;
	add.s64 	%rd14767, %rd14766, %rd14659;
	add.s64 	%rd14768, %rd14767, %rd14660;
	add.s64 	%rd14769, %rd14768, %rd14605;
	add.s64 	%rd14770, %rd14769, %rd14604;
	add.s64 	%rd14771, %rd14770, %rd14761;
	cvt.u32.u64 	%r7176, %rd14771;
	and.b32  	%r9276, %r7176, 33554431;
	shr.u64 	%rd14772, %rd14771, 25;
	add.s64 	%rd14773, %rd14637, %rd14638;
	add.s64 	%rd14774, %rd14773, %rd14636;
	add.s64 	%rd14775, %rd14774, %rd14635;
	add.s64 	%rd14776, %rd14775, %rd14634;
	add.s64 	%rd14777, %rd14776, %rd14633;
	add.s64 	%rd14778, %rd14777, %rd14632;
	add.s64 	%rd14779, %rd14778, %rd14694;
	add.s64 	%rd14780, %rd14779, %rd14640;
	add.s64 	%rd14781, %rd14780, %rd14639;
	add.s64 	%rd14782, %rd14781, %rd14772;
	cvt.u32.u64 	%r7177, %rd14782;
	and.b32  	%r9284, %r7177, 67108863;
	shr.u64 	%rd14783, %rd14782, 26;
	add.s64 	%rd14784, %rd14612, %rd14613;
	add.s64 	%rd14785, %rd14784, %rd14611;
	add.s64 	%rd14786, %rd14785, %rd14610;
	add.s64 	%rd14787, %rd14786, %rd14609;
	add.s64 	%rd14788, %rd14787, %rd14608;
	add.s64 	%rd14789, %rd14788, %rd14607;
	add.s64 	%rd14790, %rd14789, %rd14606;
	add.s64 	%rd14791, %rd14790, %rd14615;
	add.s64 	%rd14792, %rd14791, %rd14614;
	add.s64 	%rd14793, %rd14792, %rd14783;
	cvt.u32.u64 	%r7178, %rd14793;
	and.b32  	%r9285, %r7178, 33554431;
	shr.u64 	%rd14794, %rd14793, 25;
	and.b64  	%rd14795, %rd14794, 4294967295;
	mul.lo.s64 	%rd14796, %rd14795, 19;
	add.s64 	%rd14797, %rd14796, %rd14695;
	cvt.u32.u64 	%r7179, %rd14797;
	and.b32  	%r9283, %r7179, 67108863;
	shr.u64 	%rd14798, %rd14797, 26;
	cvt.u32.u64 	%r7180, %rd14798;
	add.s32 	%r9282, %r7170, %r7180;
	mov.u32 	%r9275, 0;

$L__BB3_27:
	mul.wide.u32 	%rd14799, %r9283, %r9283;
	shl.b32 	%r7181, %r9283, 1;
	mul.wide.u32 	%rd14800, %r7181, %r9282;
	mul.wide.u32 	%rd14801, %r7181, %r9281;
	shl.b32 	%r7182, %r9282, 1;
	mul.wide.u32 	%rd14802, %r7182, %r9282;
	mul.wide.u32 	%rd14803, %r7181, %r9280;
	mul.wide.u32 	%rd14804, %r7182, %r9281;
	mul.wide.u32 	%rd14805, %r7181, %r9279;
	shl.b32 	%r7183, %r9280, 1;
	mul.wide.u32 	%rd14806, %r7182, %r7183;
	mul.wide.u32 	%rd14807, %r9281, %r9281;
	mul.wide.u32 	%rd14808, %r7181, %r9278;
	mul.wide.u32 	%rd14809, %r7182, %r9279;
	shl.b32 	%r7184, %r9281, 1;
	mul.wide.u32 	%rd14810, %r7184, %r9280;
	mul.wide.u32 	%rd14811, %r7181, %r9277;
	shl.b32 	%r7185, %r9278, 1;
	mul.wide.u32 	%rd14812, %r7182, %r7185;
	mul.wide.u32 	%rd14813, %r7184, %r9279;
	mul.wide.u32 	%rd14814, %r7183, %r9280;
	mul.wide.u32 	%rd14815, %r7181, %r9276;
	mul.wide.u32 	%rd14816, %r7182, %r9277;
	mul.wide.u32 	%rd14817, %r7184, %r9278;
	mul.wide.u32 	%rd14818, %r7183, %r9279;
	mul.wide.u32 	%rd14819, %r9284, %r7181;
	shl.b32 	%r7186, %r9276, 1;
	mul.wide.u32 	%rd14820, %r7182, %r7186;
	mul.wide.u32 	%rd14821, %r7184, %r9277;
	mul.wide.u32 	%rd14822, %r7183, %r7185;
	mul.wide.u32 	%rd14823, %r9279, %r9279;
	mul.wide.u32 	%rd14824, %r9285, %r7181;
	mul.wide.u32 	%rd14825, %r9284, %r7182;
	mul.wide.u32 	%rd14826, %r7184, %r9276;
	mul.wide.u32 	%rd14827, %r7183, %r9277;
	mul.wide.u32 	%rd14828, %r9279, %r7185;
	mul.lo.s32 	%r7187, %r9285, 38;
	mul.wide.u32 	%rd14829, %r7187, %r7182;
	mul.lo.s32 	%r7188, %r9284, 19;
	mul.wide.u32 	%rd14830, %r7188, %r7184;
	mul.lo.s32 	%r7189, %r9276, 38;
	mul.wide.u32 	%rd14831, %r7183, %r7189;
	mul.lo.s32 	%r7190, %r9277, 19;
	shl.b32 	%r7191, %r9279, 1;
	mul.wide.u32 	%rd14832, %r7191, %r7190;
	mul.lo.s32 	%r7192, %r9278, 38;
	mul.wide.u32 	%rd14833, %r7192, %r9278;
	add.s64 	%rd14834, %rd14832, %rd14833;
	add.s64 	%rd14835, %rd14834, %rd14831;
	add.s64 	%rd14836, %rd14835, %rd14799;
	add.s64 	%rd14837, %rd14836, %rd14830;
	add.s64 	%rd14838, %rd14837, %rd14829;
	mul.wide.u32 	%rd14839, %r7187, %r9281;
	mul.wide.u32 	%rd14840, %r7188, %r7183;
	mul.wide.u32 	%rd14841, %r9279, %r7189;
	mul.wide.u32 	%rd14842, %r7185, %r7190;
	mul.wide.u32 	%rd14843, %r7187, %r7183;
	mul.wide.u32 	%rd14844, %r7188, %r7191;
	mul.wide.u32 	%rd14845, %r7185, %r7189;
	mul.wide.u32 	%rd14846, %r7190, %r9277;
	mul.wide.u32 	%rd14847, %r7187, %r9279;
	mul.wide.u32 	%rd14848, %r7188, %r7185;
	mul.wide.u32 	%rd14849, %r7189, %r9277;
	mul.wide.u32 	%rd14850, %r7187, %r7185;
	shl.b32 	%r7193, %r9277, 1;
	mul.wide.u32 	%rd14851, %r7188, %r7193;
	mul.wide.u32 	%rd14852, %r7189, %r9276;
	mul.wide.u32 	%rd14853, %r7187, %r9277;
	mul.wide.u32 	%rd14854, %r7188, %r7186;
	mul.wide.u32 	%rd14855, %r7187, %r7186;
	mul.wide.u32 	%rd14856, %r7188, %r9284;
	mul.wide.u32 	%rd14857, %r7187, %r9284;
	mul.wide.u32 	%rd14858, %r7187, %r9285;
	and.b64  	%rd14859, %rd14838, 67108863;
	shr.u64 	%rd14860, %rd14838, 26;
	add.s64 	%rd14861, %rd14842, %rd14841;
	add.s64 	%rd14862, %rd14861, %rd14800;
	add.s64 	%rd14863, %rd14862, %rd14840;
	add.s64 	%rd14864, %rd14863, %rd14839;
	add.s64 	%rd14865, %rd14864, %rd14860;
	cvt.u32.u64 	%r7194, %rd14865;
	and.b32  	%r7195, %r7194, 33554431;
	shr.u64 	%rd14866, %rd14865, 25;
	add.s64 	%rd14867, %rd14845, %rd14846;
	add.s64 	%rd14868, %rd14867, %rd14802;
	add.s64 	%rd14869, %rd14868, %rd14801;
	add.s64 	%rd14870, %rd14869, %rd14844;
	add.s64 	%rd14871, %rd14870, %rd14843;
	add.s64 	%rd14872, %rd14871, %rd14866;
	cvt.u32.u64 	%r7196, %rd14872;
	and.b32  	%r9281, %r7196, 67108863;
	shr.u64 	%rd14873, %rd14872, 26;
	add.s64 	%rd14874, %rd14804, %rd14849;
	add.s64 	%rd14875, %rd14874, %rd14803;
	add.s64 	%rd14876, %rd14875, %rd14848;
	add.s64 	%rd14877, %rd14876, %rd14847;
	add.s64 	%rd14878, %rd14877, %rd14873;
	cvt.u32.u64 	%r7197, %rd14878;
	and.b32  	%r9280, %r7197, 33554431;
	shr.u64 	%rd14879, %rd14878, 25;
	add.s64 	%rd14880, %rd14807, %rd14852;
	add.s64 	%rd14881, %rd14880, %rd14806;
	add.s64 	%rd14882, %rd14881, %rd14805;
	add.s64 	%rd14883, %rd14882, %rd14851;
	add.s64 	%rd14884, %rd14883, %rd14850;
	add.s64 	%rd14885, %rd14884, %rd14879;
	cvt.u32.u64 	%r7198, %rd14885;
	and.b32  	%r9279, %r7198, 67108863;
	shr.u64 	%rd14886, %rd14885, 26;
	add.s64 	%rd14887, %rd14809, %rd14810;
	add.s64 	%rd14888, %rd14887, %rd14808;
	add.s64 	%rd14889, %rd14888, %rd14854;
	add.s64 	%rd14890, %rd14889, %rd14853;
	add.s64 	%rd14891, %rd14890, %rd14886;
	cvt.u32.u64 	%r7199, %rd14891;
	and.b32  	%r9278, %r7199, 33554431;
	shr.u64 	%rd14892, %rd14891, 25;
	add.s64 	%rd14893, %rd14813, %rd14814;
	add.s64 	%rd14894, %rd14893, %rd14812;
	add.s64 	%rd14895, %rd14894, %rd14811;
	add.s64 	%rd14896, %rd14895, %rd14856;
	add.s64 	%rd14897, %rd14896, %rd14855;
	add.s64 	%rd14898, %rd14897, %rd14892;
	cvt.u32.u64 	%r7200, %rd14898;
	and.b32  	%r9277, %r7200, 67108863;
	shr.u64 	%rd14899, %rd14898, 26;
	add.s64 	%rd14900, %rd14817, %rd14818;
	add.s64 	%rd14901, %rd14900, %rd14816;
	add.s64 	%rd14902, %rd14901, %rd14815;
	add.s64 	%rd14903, %rd14902, %rd14857;
	add.s64 	%rd14904, %rd14903, %rd14899;
	cvt.u32.u64 	%r7201, %rd14904;
	and.b32  	%r9276, %r7201, 33554431;
	shr.u64 	%rd14905, %rd14904, 25;
	add.s64 	%rd14906, %rd14822, %rd14823;
	add.s64 	%rd14907, %rd14906, %rd14821;
	add.s64 	%rd14908, %rd14907, %rd14820;
	add.s64 	%rd14909, %rd14908, %rd14819;
	add.s64 	%rd14910, %rd14909, %rd14858;
	add.s64 	%rd14911, %rd14910, %rd14905;
	cvt.u32.u64 	%r7202, %rd14911;
	and.b32  	%r9284, %r7202, 67108863;
	shr.u64 	%rd14912, %rd14911, 26;
	add.s64 	%rd14913, %rd14827, %rd14828;
	add.s64 	%rd14914, %rd14913, %rd14826;
	add.s64 	%rd14915, %rd14914, %rd14825;
	add.s64 	%rd14916, %rd14915, %rd14824;
	add.s64 	%rd14917, %rd14916, %rd14912;
	cvt.u32.u64 	%r7203, %rd14917;
	and.b32  	%r9285, %r7203, 33554431;
	shr.u64 	%rd14918, %rd14917, 25;
	and.b64  	%rd14919, %rd14918, 4294967295;
	mul.lo.s64 	%rd14920, %rd14919, 19;
	add.s64 	%rd14921, %rd14920, %rd14859;
	cvt.u32.u64 	%r7204, %rd14921;
	and.b32  	%r9283, %r7204, 67108863;
	shr.u64 	%rd14922, %rd14921, 26;
	cvt.u32.u64 	%r7205, %rd14922;
	add.s32 	%r9282, %r7195, %r7205;
	add.s32 	%r9275, %r9275, -1;
	setp.ne.s32 	%p14, %r9275, -50;
	@%p14 bra 	$L__BB3_27;

	cvt.u64.u32 	%rd14923, %r9282;
	mul.lo.s64 	%rd14924, %rd14923, %rd173;
	cvt.u64.u32 	%rd14925, %r9283;
	mul.lo.s64 	%rd14926, %rd14925, %rd174;
	cvt.u64.u32 	%rd14927, %r9280;
	mul.lo.s64 	%rd14928, %rd14927, %rd173;
	cvt.u64.u32 	%rd14929, %r9281;
	mul.lo.s64 	%rd14930, %rd14929, %rd174;
	add.s64 	%rd14931, %rd14928, %rd14930;
	mul.lo.s64 	%rd14932, %rd14923, %rd175;
	mul.lo.s64 	%rd14933, %rd14925, %rd176;
	cvt.u64.u32 	%rd14934, %r9278;
	mul.lo.s64 	%rd14935, %rd14934, %rd173;
	cvt.u64.u32 	%rd14936, %r9279;
	mul.lo.s64 	%rd14937, %rd14936, %rd174;
	mul.lo.s64 	%rd14938, %rd14927, %rd175;
	mul.lo.s64 	%rd14939, %rd14929, %rd176;
	mul.lo.s64 	%rd14940, %rd14923, %rd177;
	mul.lo.s64 	%rd14941, %rd14925, %rd178;
	cvt.u64.u32 	%rd14942, %r9276;
	mul.lo.s64 	%rd14943, %rd14942, %rd173;
	cvt.u64.u32 	%rd14944, %r9277;
	mul.lo.s64 	%rd14945, %rd14944, %rd174;
	mul.lo.s64 	%rd14946, %rd14934, %rd175;
	mul.lo.s64 	%rd14947, %rd14936, %rd176;
	mul.lo.s64 	%rd14948, %rd14927, %rd177;
	mul.lo.s64 	%rd14949, %rd14929, %rd178;
	mul.lo.s64 	%rd14950, %rd14923, %rd179;
	mul.lo.s64 	%rd14951, %rd14925, %rd180;
	cvt.u64.u32 	%rd14952, %r9285;
	mul.lo.s64 	%rd14953, %rd14952, %rd173;
	cvt.u64.u32 	%rd14954, %r9284;
	mul.lo.s64 	%rd14955, %rd14954, %rd174;
	mul.lo.s64 	%rd14956, %rd14942, %rd175;
	mul.lo.s64 	%rd14957, %rd14944, %rd176;
	mul.lo.s64 	%rd14958, %rd14934, %rd177;
	mul.lo.s64 	%rd14959, %rd14936, %rd178;
	mul.lo.s64 	%rd14960, %rd14927, %rd179;
	mul.lo.s64 	%rd14961, %rd14929, %rd180;
	mul.lo.s64 	%rd14962, %rd14923, %rd181;
	mul.lo.s64 	%rd14963, %rd14925, %rd182;
	mul.lo.s64 	%rd14964, %rd14925, %rd173;
	mul.lo.s64 	%rd14965, %rd14929, %rd173;
	mul.lo.s64 	%rd14966, %rd14923, %rd183;
	mul.lo.s64 	%rd14967, %rd14925, %rd175;
	mul.lo.s64 	%rd14968, %rd14936, %rd173;
	mul.lo.s64 	%rd14969, %rd14927, %rd183;
	mul.lo.s64 	%rd14970, %rd14929, %rd175;
	mul.lo.s64 	%rd14971, %rd14923, %rd184;
	mul.lo.s64 	%rd14972, %rd14925, %rd177;
	mul.lo.s64 	%rd14973, %rd14944, %rd173;
	mul.lo.s64 	%rd14974, %rd14934, %rd183;
	mul.lo.s64 	%rd14975, %rd14936, %rd175;
	mul.lo.s64 	%rd14976, %rd14927, %rd184;
	mul.lo.s64 	%rd14977, %rd14929, %rd177;
	mul.lo.s64 	%rd14978, %rd14923, %rd185;
	mul.lo.s64 	%rd14979, %rd14925, %rd179;
	mul.lo.s64 	%rd14980, %rd14954, %rd173;
	mul.lo.s64 	%rd14981, %rd14942, %rd183;
	mul.lo.s64 	%rd14982, %rd14944, %rd175;
	mul.lo.s64 	%rd14983, %rd14934, %rd184;
	mul.lo.s64 	%rd14984, %rd14936, %rd177;
	mul.lo.s64 	%rd14985, %rd14927, %rd185;
	mul.lo.s64 	%rd14986, %rd14929, %rd179;
	mul.lo.s64 	%rd14987, %rd14923, %rd186;
	mul.lo.s64 	%rd14988, %rd14925, %rd181;
	mul.lo.s64 	%rd14989, %rd14929, %rd187;
	mul.lo.s64 	%rd14990, %rd14927, %rd188;
	mul.lo.s64 	%rd14991, %rd14936, %rd189;
	mul.lo.s64 	%rd14992, %rd14934, %rd190;
	mul.lo.s64 	%rd14993, %rd14944, %rd191;
	mul.lo.s64 	%rd14994, %rd14942, %rd192;
	mul.lo.s64 	%rd14995, %rd14954, %rd193;
	mul.lo.s64 	%rd14996, %rd14952, %rd194;
	mul.lo.s64 	%rd14997, %rd14936, %rd187;
	mul.lo.s64 	%rd14998, %rd14934, %rd188;
	mul.lo.s64 	%rd14999, %rd14944, %rd189;
	mul.lo.s64 	%rd15000, %rd14942, %rd190;
	mul.lo.s64 	%rd15001, %rd14954, %rd191;
	mul.lo.s64 	%rd15002, %rd14952, %rd192;
	mul.lo.s64 	%rd15003, %rd14944, %rd187;
	mul.lo.s64 	%rd15004, %rd14942, %rd188;
	mul.lo.s64 	%rd15005, %rd14954, %rd189;
	mul.lo.s64 	%rd15006, %rd14952, %rd190;
	mul.lo.s64 	%rd15007, %rd14954, %rd187;
	mul.lo.s64 	%rd15008, %rd14952, %rd188;
	mul.lo.s64 	%rd15009, %rd14923, %rd195;
	mul.lo.s64 	%rd15010, %rd14929, %rd188;
	mul.lo.s64 	%rd15011, %rd14927, %rd196;
	mul.lo.s64 	%rd15012, %rd14936, %rd190;
	mul.lo.s64 	%rd15013, %rd14934, %rd197;
	mul.lo.s64 	%rd15014, %rd14944, %rd192;
	mul.lo.s64 	%rd15015, %rd14942, %rd198;
	mul.lo.s64 	%rd15016, %rd14954, %rd194;
	mul.lo.s64 	%rd15017, %rd14952, %rd199;
	add.s64 	%rd15018, %rd15011, %rd15010;
	add.s64 	%rd15019, %rd15018, %rd15012;
	add.s64 	%rd15020, %rd15019, %rd15013;
	add.s64 	%rd15021, %rd15020, %rd15014;
	add.s64 	%rd15022, %rd15021, %rd15015;
	add.s64 	%rd15023, %rd15022, %rd15016;
	add.s64 	%rd15024, %rd15023, %rd15017;
	add.s64 	%rd15025, %rd15024, %rd14964;
	add.s64 	%rd15026, %rd15025, %rd15009;
	mul.lo.s64 	%rd15027, %rd14927, %rd195;
	mul.lo.s64 	%rd15028, %rd14936, %rd188;
	mul.lo.s64 	%rd15029, %rd14934, %rd196;
	mul.lo.s64 	%rd15030, %rd14944, %rd190;
	mul.lo.s64 	%rd15031, %rd14942, %rd197;
	mul.lo.s64 	%rd15032, %rd14954, %rd192;
	mul.lo.s64 	%rd15033, %rd14952, %rd198;
	mul.lo.s64 	%rd15034, %rd14934, %rd195;
	mul.lo.s64 	%rd15035, %rd14944, %rd188;
	mul.lo.s64 	%rd15036, %rd14942, %rd196;
	mul.lo.s64 	%rd15037, %rd14954, %rd190;
	mul.lo.s64 	%rd15038, %rd14952, %rd197;
	mul.lo.s64 	%rd15039, %rd14942, %rd195;
	mul.lo.s64 	%rd15040, %rd14954, %rd188;
	mul.lo.s64 	%rd15041, %rd14952, %rd196;
	mul.lo.s64 	%rd15042, %rd14952, %rd195;
	and.b64  	%rd15043, %rd15026, 67108863;
	shr.u64 	%rd15044, %rd15026, 26;
	add.s64 	%rd15045, %rd14990, %rd14989;
	add.s64 	%rd15046, %rd15045, %rd14991;
	add.s64 	%rd15047, %rd15046, %rd14992;
	add.s64 	%rd15048, %rd15047, %rd14993;
	add.s64 	%rd15049, %rd15048, %rd14994;
	add.s64 	%rd15050, %rd15049, %rd14995;
	add.s64 	%rd15051, %rd15050, %rd14996;
	add.s64 	%rd15052, %rd15051, %rd14926;
	add.s64 	%rd15053, %rd15052, %rd14924;
	add.s64 	%rd15054, %rd15053, %rd15044;
	cvt.u32.u64 	%r7207, %rd15054;
	and.b32  	%r7208, %r7207, 33554431;
	shr.u64 	%rd15055, %rd15054, 25;
	add.s64 	%rd15056, %rd15027, %rd14965;
	add.s64 	%rd15057, %rd15056, %rd15028;
	add.s64 	%rd15058, %rd15057, %rd15029;
	add.s64 	%rd15059, %rd15058, %rd15030;
	add.s64 	%rd15060, %rd15059, %rd15031;
	add.s64 	%rd15061, %rd15060, %rd15032;
	add.s64 	%rd15062, %rd15061, %rd15033;
	add.s64 	%rd15063, %rd15062, %rd14967;
	add.s64 	%rd15064, %rd15063, %rd14966;
	add.s64 	%rd15065, %rd15064, %rd15055;
	cvt.u32.u64 	%r7209, %rd15065;
	and.b32  	%r9292, %r7209, 67108863;
	shr.u64 	%rd15066, %rd15065, 26;
	add.s64 	%rd15067, %rd14931, %rd14997;
	add.s64 	%rd15068, %rd15067, %rd14998;
	add.s64 	%rd15069, %rd15068, %rd14999;
	add.s64 	%rd15070, %rd15069, %rd15000;
	add.s64 	%rd15071, %rd15070, %rd15001;
	add.s64 	%rd15072, %rd15071, %rd15002;
	add.s64 	%rd15073, %rd15072, %rd14933;
	add.s64 	%rd15074, %rd15073, %rd14932;
	add.s64 	%rd15075, %rd15074, %rd15066;
	cvt.u32.u64 	%r7210, %rd15075;
	and.b32  	%r9291, %r7210, 33554431;
	shr.u64 	%rd15076, %rd15075, 25;
	add.s64 	%rd15077, %rd14969, %rd14970;
	add.s64 	%rd15078, %rd15077, %rd14968;
	add.s64 	%rd15079, %rd15078, %rd15034;
	add.s64 	%rd15080, %rd15079, %rd15035;
	add.s64 	%rd15081, %rd15080, %rd15036;
	add.s64 	%rd15082, %rd15081, %rd15037;
	add.s64 	%rd15083, %rd15082, %rd15038;
	add.s64 	%rd15084, %rd15083, %rd14972;
	add.s64 	%rd15085, %rd15084, %rd14971;
	add.s64 	%rd15086, %rd15085, %rd15076;
	cvt.u32.u64 	%r7211, %rd15086;
	and.b32  	%r9290, %r7211, 67108863;
	shr.u64 	%rd15087, %rd15086, 26;
	add.s64 	%rd15088, %rd14938, %rd14939;
	add.s64 	%rd15089, %rd15088, %rd14937;
	add.s64 	%rd15090, %rd15089, %rd14935;
	add.s64 	%rd15091, %rd15090, %rd15003;
	add.s64 	%rd15092, %rd15091, %rd15004;
	add.s64 	%rd15093, %rd15092, %rd15005;
	add.s64 	%rd15094, %rd15093, %rd15006;
	add.s64 	%rd15095, %rd15094, %rd14941;
	add.s64 	%rd15096, %rd15095, %rd14940;
	add.s64 	%rd15097, %rd15096, %rd15087;
	cvt.u32.u64 	%r7212, %rd15097;
	and.b32  	%r9289, %r7212, 33554431;
	shr.u64 	%rd15098, %rd15097, 25;
	add.s64 	%rd15099, %rd14976, %rd14977;
	add.s64 	%rd15100, %rd15099, %rd14975;
	add.s64 	%rd15101, %rd15100, %rd14974;
	add.s64 	%rd15102, %rd15101, %rd14973;
	add.s64 	%rd15103, %rd15102, %rd15039;
	add.s64 	%rd15104, %rd15103, %rd15040;
	add.s64 	%rd15105, %rd15104, %rd15041;
	add.s64 	%rd15106, %rd15105, %rd14979;
	add.s64 	%rd15107, %rd15106, %rd14978;
	add.s64 	%rd15108, %rd15107, %rd15098;
	cvt.u32.u64 	%r7213, %rd15108;
	and.b32  	%r9288, %r7213, 67108863;
	shr.u64 	%rd15109, %rd15108, 26;
	add.s64 	%rd15110, %rd14948, %rd14949;
	add.s64 	%rd15111, %rd15110, %rd14947;
	add.s64 	%rd15112, %rd15111, %rd14946;
	add.s64 	%rd15113, %rd15112, %rd14945;
	add.s64 	%rd15114, %rd15113, %rd14943;
	add.s64 	%rd15115, %rd15114, %rd15007;
	add.s64 	%rd15116, %rd15115, %rd15008;
	add.s64 	%rd15117, %rd15116, %rd14951;
	add.s64 	%rd15118, %rd15117, %rd14950;
	add.s64 	%rd15119, %rd15118, %rd15109;
	cvt.u32.u64 	%r7214, %rd15119;
	and.b32  	%r9287, %r7214, 33554431;
	shr.u64 	%rd15120, %rd15119, 25;
	add.s64 	%rd15121, %rd14985, %rd14986;
	add.s64 	%rd15122, %rd15121, %rd14984;
	add.s64 	%rd15123, %rd15122, %rd14983;
	add.s64 	%rd15124, %rd15123, %rd14982;
	add.s64 	%rd15125, %rd15124, %rd14981;
	add.s64 	%rd15126, %rd15125, %rd14980;
	add.s64 	%rd15127, %rd15126, %rd15042;
	add.s64 	%rd15128, %rd15127, %rd14988;
	add.s64 	%rd15129, %rd15128, %rd14987;
	add.s64 	%rd15130, %rd15129, %rd15120;
	cvt.u32.u64 	%r7215, %rd15130;
	and.b32  	%r9295, %r7215, 67108863;
	shr.u64 	%rd15131, %rd15130, 26;
	add.s64 	%rd15132, %rd14960, %rd14961;
	add.s64 	%rd15133, %rd15132, %rd14959;
	add.s64 	%rd15134, %rd15133, %rd14958;
	add.s64 	%rd15135, %rd15134, %rd14957;
	add.s64 	%rd15136, %rd15135, %rd14956;
	add.s64 	%rd15137, %rd15136, %rd14955;
	add.s64 	%rd15138, %rd15137, %rd14953;
	add.s64 	%rd15139, %rd15138, %rd14963;
	add.s64 	%rd15140, %rd15139, %rd14962;
	add.s64 	%rd15141, %rd15140, %rd15131;
	cvt.u32.u64 	%r7216, %rd15141;
	and.b32  	%r9296, %r7216, 33554431;
	shr.u64 	%rd15142, %rd15141, 25;
	and.b64  	%rd15143, %rd15142, 4294967295;
	mul.lo.s64 	%rd15144, %rd15143, 19;
	add.s64 	%rd15145, %rd15144, %rd15043;
	cvt.u32.u64 	%r7217, %rd15145;
	and.b32  	%r9294, %r7217, 67108863;
	shr.u64 	%rd15146, %rd15145, 26;
	cvt.u32.u64 	%r7218, %rd15146;
	add.s32 	%r9293, %r7208, %r7218;
	mov.u32 	%r9286, 0;

$L__BB3_29:
	mul.wide.u32 	%rd15147, %r9294, %r9294;
	shl.b32 	%r7219, %r9294, 1;
	mul.wide.u32 	%rd15148, %r7219, %r9293;
	mul.wide.u32 	%rd15149, %r7219, %r9292;
	shl.b32 	%r7220, %r9293, 1;
	mul.wide.u32 	%rd15150, %r7220, %r9293;
	mul.wide.u32 	%rd15151, %r7219, %r9291;
	mul.wide.u32 	%rd15152, %r7220, %r9292;
	mul.wide.u32 	%rd15153, %r7219, %r9290;
	shl.b32 	%r7221, %r9291, 1;
	mul.wide.u32 	%rd15154, %r7220, %r7221;
	mul.wide.u32 	%rd15155, %r9292, %r9292;
	mul.wide.u32 	%rd15156, %r7219, %r9289;
	mul.wide.u32 	%rd15157, %r7220, %r9290;
	shl.b32 	%r7222, %r9292, 1;
	mul.wide.u32 	%rd15158, %r7222, %r9291;
	mul.wide.u32 	%rd15159, %r7219, %r9288;
	shl.b32 	%r7223, %r9289, 1;
	mul.wide.u32 	%rd15160, %r7220, %r7223;
	mul.wide.u32 	%rd15161, %r7222, %r9290;
	mul.wide.u32 	%rd15162, %r7221, %r9291;
	mul.wide.u32 	%rd15163, %r7219, %r9287;
	mul.wide.u32 	%rd15164, %r7220, %r9288;
	mul.wide.u32 	%rd15165, %r7222, %r9289;
	mul.wide.u32 	%rd15166, %r7221, %r9290;
	mul.wide.u32 	%rd15167, %r9295, %r7219;
	shl.b32 	%r7224, %r9287, 1;
	mul.wide.u32 	%rd15168, %r7220, %r7224;
	mul.wide.u32 	%rd15169, %r7222, %r9288;
	mul.wide.u32 	%rd15170, %r7221, %r7223;
	mul.wide.u32 	%rd15171, %r9290, %r9290;
	mul.wide.u32 	%rd15172, %r9296, %r7219;
	mul.wide.u32 	%rd15173, %r9295, %r7220;
	mul.wide.u32 	%rd15174, %r7222, %r9287;
	mul.wide.u32 	%rd15175, %r7221, %r9288;
	mul.wide.u32 	%rd15176, %r9290, %r7223;
	mul.lo.s32 	%r7225, %r9296, 38;
	mul.wide.u32 	%rd15177, %r7225, %r7220;
	mul.lo.s32 	%r7226, %r9295, 19;
	mul.wide.u32 	%rd15178, %r7226, %r7222;
	mul.lo.s32 	%r7227, %r9287, 38;
	mul.wide.u32 	%rd15179, %r7221, %r7227;
	mul.lo.s32 	%r7228, %r9288, 19;
	shl.b32 	%r7229, %r9290, 1;
	mul.wide.u32 	%rd15180, %r7229, %r7228;
	mul.lo.s32 	%r7230, %r9289, 38;
	mul.wide.u32 	%rd15181, %r7230, %r9289;
	add.s64 	%rd15182, %rd15180, %rd15181;
	add.s64 	%rd15183, %rd15182, %rd15179;
	add.s64 	%rd15184, %rd15183, %rd15147;
	add.s64 	%rd15185, %rd15184, %rd15178;
	add.s64 	%rd15186, %rd15185, %rd15177;
	mul.wide.u32 	%rd15187, %r7225, %r9292;
	mul.wide.u32 	%rd15188, %r7226, %r7221;
	mul.wide.u32 	%rd15189, %r9290, %r7227;
	mul.wide.u32 	%rd15190, %r7223, %r7228;
	mul.wide.u32 	%rd15191, %r7225, %r7221;
	mul.wide.u32 	%rd15192, %r7226, %r7229;
	mul.wide.u32 	%rd15193, %r7223, %r7227;
	mul.wide.u32 	%rd15194, %r7228, %r9288;
	mul.wide.u32 	%rd15195, %r7225, %r9290;
	mul.wide.u32 	%rd15196, %r7226, %r7223;
	mul.wide.u32 	%rd15197, %r7227, %r9288;
	mul.wide.u32 	%rd15198, %r7225, %r7223;
	shl.b32 	%r7231, %r9288, 1;
	mul.wide.u32 	%rd15199, %r7226, %r7231;
	mul.wide.u32 	%rd15200, %r7227, %r9287;
	mul.wide.u32 	%rd15201, %r7225, %r9288;
	mul.wide.u32 	%rd15202, %r7226, %r7224;
	mul.wide.u32 	%rd15203, %r7225, %r7224;
	mul.wide.u32 	%rd15204, %r7226, %r9295;
	mul.wide.u32 	%rd15205, %r7225, %r9295;
	mul.wide.u32 	%rd15206, %r7225, %r9296;
	and.b64  	%rd15207, %rd15186, 67108863;
	shr.u64 	%rd15208, %rd15186, 26;
	add.s64 	%rd15209, %rd15190, %rd15189;
	add.s64 	%rd15210, %rd15209, %rd15148;
	add.s64 	%rd15211, %rd15210, %rd15188;
	add.s64 	%rd15212, %rd15211, %rd15187;
	add.s64 	%rd15213, %rd15212, %rd15208;
	cvt.u32.u64 	%r7232, %rd15213;
	and.b32  	%r7233, %r7232, 33554431;
	shr.u64 	%rd15214, %rd15213, 25;
	add.s64 	%rd15215, %rd15193, %rd15194;
	add.s64 	%rd15216, %rd15215, %rd15150;
	add.s64 	%rd15217, %rd15216, %rd15149;
	add.s64 	%rd15218, %rd15217, %rd15192;
	add.s64 	%rd15219, %rd15218, %rd15191;
	add.s64 	%rd15220, %rd15219, %rd15214;
	cvt.u32.u64 	%r7234, %rd15220;
	and.b32  	%r9292, %r7234, 67108863;
	shr.u64 	%rd15221, %rd15220, 26;
	add.s64 	%rd15222, %rd15152, %rd15197;
	add.s64 	%rd15223, %rd15222, %rd15151;
	add.s64 	%rd15224, %rd15223, %rd15196;
	add.s64 	%rd15225, %rd15224, %rd15195;
	add.s64 	%rd15226, %rd15225, %rd15221;
	cvt.u32.u64 	%r7235, %rd15226;
	and.b32  	%r9291, %r7235, 33554431;
	shr.u64 	%rd15227, %rd15226, 25;
	add.s64 	%rd15228, %rd15155, %rd15200;
	add.s64 	%rd15229, %rd15228, %rd15154;
	add.s64 	%rd15230, %rd15229, %rd15153;
	add.s64 	%rd15231, %rd15230, %rd15199;
	add.s64 	%rd15232, %rd15231, %rd15198;
	add.s64 	%rd15233, %rd15232, %rd15227;
	cvt.u32.u64 	%r7236, %rd15233;
	and.b32  	%r9290, %r7236, 67108863;
	shr.u64 	%rd15234, %rd15233, 26;
	add.s64 	%rd15235, %rd15157, %rd15158;
	add.s64 	%rd15236, %rd15235, %rd15156;
	add.s64 	%rd15237, %rd15236, %rd15202;
	add.s64 	%rd15238, %rd15237, %rd15201;
	add.s64 	%rd15239, %rd15238, %rd15234;
	cvt.u32.u64 	%r7237, %rd15239;
	and.b32  	%r9289, %r7237, 33554431;
	shr.u64 	%rd15240, %rd15239, 25;
	add.s64 	%rd15241, %rd15161, %rd15162;
	add.s64 	%rd15242, %rd15241, %rd15160;
	add.s64 	%rd15243, %rd15242, %rd15159;
	add.s64 	%rd15244, %rd15243, %rd15204;
	add.s64 	%rd15245, %rd15244, %rd15203;
	add.s64 	%rd15246, %rd15245, %rd15240;
	cvt.u32.u64 	%r7238, %rd15246;
	and.b32  	%r9288, %r7238, 67108863;
	shr.u64 	%rd15247, %rd15246, 26;
	add.s64 	%rd15248, %rd15165, %rd15166;
	add.s64 	%rd15249, %rd15248, %rd15164;
	add.s64 	%rd15250, %rd15249, %rd15163;
	add.s64 	%rd15251, %rd15250, %rd15205;
	add.s64 	%rd15252, %rd15251, %rd15247;
	cvt.u32.u64 	%r7239, %rd15252;
	and.b32  	%r9287, %r7239, 33554431;
	shr.u64 	%rd15253, %rd15252, 25;
	add.s64 	%rd15254, %rd15170, %rd15171;
	add.s64 	%rd15255, %rd15254, %rd15169;
	add.s64 	%rd15256, %rd15255, %rd15168;
	add.s64 	%rd15257, %rd15256, %rd15167;
	add.s64 	%rd15258, %rd15257, %rd15206;
	add.s64 	%rd15259, %rd15258, %rd15253;
	cvt.u32.u64 	%r7240, %rd15259;
	and.b32  	%r9295, %r7240, 67108863;
	shr.u64 	%rd15260, %rd15259, 26;
	add.s64 	%rd15261, %rd15175, %rd15176;
	add.s64 	%rd15262, %rd15261, %rd15174;
	add.s64 	%rd15263, %rd15262, %rd15173;
	add.s64 	%rd15264, %rd15263, %rd15172;
	add.s64 	%rd15265, %rd15264, %rd15260;
	cvt.u32.u64 	%r7241, %rd15265;
	and.b32  	%r9296, %r7241, 33554431;
	shr.u64 	%rd15266, %rd15265, 25;
	and.b64  	%rd15267, %rd15266, 4294967295;
	mul.lo.s64 	%rd15268, %rd15267, 19;
	add.s64 	%rd15269, %rd15268, %rd15207;
	cvt.u32.u64 	%r7242, %rd15269;
	and.b32  	%r9294, %r7242, 67108863;
	shr.u64 	%rd15270, %rd15269, 26;
	cvt.u32.u64 	%r7243, %rd15270;
	add.s32 	%r9293, %r7233, %r7243;
	add.s32 	%r9286, %r9286, -1;
	setp.ne.s32 	%p15, %r9286, -5;
	@%p15 bra 	$L__BB3_29;

	cvt.u32.u64 	%r7244, %rd131;
	cvt.u64.u32 	%rd15272, %r9293;
	mul.lo.s64 	%rd15273, %rd15272, %rd127;
	cvt.u64.u32 	%rd15274, %r9294;
	mul.lo.s64 	%rd15275, %rd15274, %rd128;
	cvt.u64.u32 	%rd15276, %r9291;
	mul.lo.s64 	%rd15277, %rd15276, %rd127;
	cvt.u64.u32 	%rd15278, %r9292;
	mul.lo.s64 	%rd15279, %rd15278, %rd128;
	add.s64 	%rd15280, %rd15277, %rd15279;
	mul.lo.s64 	%rd15281, %rd15272, %rd129;
	mul.lo.s64 	%rd15282, %rd15274, %rd131;
	cvt.u64.u32 	%rd15283, %r9289;
	mul.lo.s64 	%rd15284, %rd15283, %rd127;
	cvt.u64.u32 	%rd15285, %r9290;
	mul.lo.s64 	%rd15286, %rd15285, %rd128;
	mul.lo.s64 	%rd15287, %rd15276, %rd129;
	mul.lo.s64 	%rd15288, %rd15278, %rd131;
	mul.lo.s64 	%rd15289, %rd15272, %rd132;
	mul.lo.s64 	%rd15290, %rd15274, %rd134;
	cvt.u64.u32 	%rd15291, %r9287;
	mul.lo.s64 	%rd15292, %rd15291, %rd127;
	cvt.u64.u32 	%rd15293, %r9288;
	mul.lo.s64 	%rd15294, %rd15293, %rd128;
	mul.lo.s64 	%rd15295, %rd15283, %rd129;
	mul.lo.s64 	%rd15296, %rd15285, %rd131;
	mul.lo.s64 	%rd15297, %rd15276, %rd132;
	mul.lo.s64 	%rd15298, %rd15278, %rd134;
	mul.lo.s64 	%rd15299, %rd15272, %rd135;
	mul.lo.s64 	%rd15300, %rd15274, %rd137;
	cvt.u64.u32 	%rd15301, %r9296;
	mul.lo.s64 	%rd15302, %rd15301, %rd127;
	cvt.u64.u32 	%rd15303, %r9295;
	mul.lo.s64 	%rd15304, %rd15303, %rd128;
	mul.lo.s64 	%rd15305, %rd15291, %rd129;
	mul.lo.s64 	%rd15306, %rd15293, %rd131;
	mul.lo.s64 	%rd15307, %rd15283, %rd132;
	mul.lo.s64 	%rd15308, %rd15285, %rd134;
	mul.lo.s64 	%rd15309, %rd15276, %rd135;
	mul.lo.s64 	%rd15310, %rd15278, %rd137;
	mul.lo.s64 	%rd15311, %rd15272, %rd138;
	mul.lo.s64 	%rd15312, %rd15274, %rd140;
	mul.lo.s64 	%rd15313, %rd15274, %rd127;
	mul.lo.s64 	%rd15314, %rd15278, %rd127;
	mul.lo.s64 	%rd15315, %rd15272, %rd130;
	mul.lo.s64 	%rd15316, %rd15274, %rd129;
	mul.lo.s64 	%rd15317, %rd15285, %rd127;
	mul.lo.s64 	%rd15318, %rd15276, %rd130;
	mul.lo.s64 	%rd15319, %rd15278, %rd129;
	mul.lo.s64 	%rd15320, %rd15272, %rd133;
	mul.lo.s64 	%rd15321, %rd15274, %rd132;
	mul.lo.s64 	%rd15322, %rd15293, %rd127;
	mul.lo.s64 	%rd15323, %rd15283, %rd130;
	mul.lo.s64 	%rd15324, %rd15285, %rd129;
	mul.lo.s64 	%rd15325, %rd15276, %rd133;
	mul.lo.s64 	%rd15326, %rd15278, %rd132;
	mul.lo.s64 	%rd15327, %rd15272, %rd136;
	mul.lo.s64 	%rd15328, %rd15274, %rd135;
	mul.lo.s64 	%rd15329, %rd15303, %rd127;
	mul.lo.s64 	%rd15330, %rd15291, %rd130;
	mul.lo.s64 	%rd15331, %rd15293, %rd129;
	mul.lo.s64 	%rd15332, %rd15283, %rd133;
	mul.lo.s64 	%rd15333, %rd15285, %rd132;
	mul.lo.s64 	%rd15334, %rd15276, %rd136;
	mul.lo.s64 	%rd15335, %rd15278, %rd135;
	mul.lo.s64 	%rd15336, %rd15272, %rd139;
	mul.lo.s64 	%rd15337, %rd15274, %rd138;
	cvt.u32.u64 	%r7245, %rd128;
	mul.lo.s32 	%r7246, %r7245, 38;
	cvt.u32.u64 	%r7247, %rd129;
	mul.lo.s32 	%r7248, %r7247, 19;
	mul.lo.s32 	%r7249, %r7244, 19;
	cvt.u32.u64 	%r7250, %rd132;
	mul.lo.s32 	%r7251, %r7250, 19;
	cvt.u32.u64 	%r7252, %rd134;
	mul.lo.s32 	%r7253, %r7252, 19;
	cvt.u32.u64 	%r7254, %rd137;
	mul.lo.s32 	%r7255, %r7254, 19;
	cvt.u32.u64 	%r7256, %rd140;
	mul.lo.s32 	%r7257, %r7256, 19;
	mul.wide.u32 	%rd15338, %r9292, %r7257;
	mul.lo.s64 	%rd15339, %rd15276, %rd142;
	mul.wide.u32 	%rd15340, %r9290, %r7255;
	mul.lo.s64 	%rd15341, %rd15283, %rd144;
	mul.wide.u32 	%rd15342, %r9288, %r7253;
	mul.wide.u32 	%rd15343, %r9287, %r7251;
	mul.wide.u32 	%rd15344, %r9295, %r7249;
	mul.wide.u32 	%rd15345, %r9296, %r7248;
	mul.wide.u32 	%rd15346, %r9290, %r7257;
	mul.lo.s64 	%rd15347, %rd15283, %rd142;
	mul.wide.u32 	%rd15348, %r9288, %r7255;
	mul.lo.s64 	%rd15349, %rd15291, %rd144;
	mul.wide.u32 	%rd15350, %r9295, %r7253;
	mul.wide.u32 	%rd15351, %r9296, %r7251;
	mul.wide.u32 	%rd15352, %r9288, %r7257;
	mul.lo.s64 	%rd15353, %rd15291, %rd142;
	mul.wide.u32 	%rd15354, %r9295, %r7255;
	mul.lo.s64 	%rd15355, %rd15301, %rd144;
	mul.wide.u32 	%rd15356, %r9295, %r7257;
	mul.lo.s64 	%rd15357, %rd15301, %rd142;
	mul.lo.s32 	%r7258, %r7244, 38;
	mul.lo.s64 	%rd15358, %rd15272, %rd141;
	mul.lo.s64 	%rd15359, %rd15278, %rd142;
	mul.lo.s64 	%rd15360, %rd15276, %rd143;
	mul.lo.s64 	%rd15361, %rd15285, %rd144;
	mul.lo.s64 	%rd15362, %rd15283, %rd145;
	mul.wide.u32 	%rd15363, %r9288, %r7251;
	mul.wide.u32 	%rd15364, %r9287, %r7258;
	mul.wide.u32 	%rd15365, %r9295, %r7248;
	mul.wide.u32 	%rd15366, %r9296, %r7246;
	add.s64 	%rd15367, %rd15360, %rd15359;
	add.s64 	%rd15368, %rd15367, %rd15361;
	add.s64 	%rd15369, %rd15368, %rd15362;
	add.s64 	%rd15370, %rd15369, %rd15363;
	add.s64 	%rd15371, %rd15370, %rd15364;
	add.s64 	%rd15372, %rd15371, %rd15365;
	add.s64 	%rd15373, %rd15372, %rd15366;
	add.s64 	%rd15374, %rd15373, %rd15313;
	add.s64 	%rd15375, %rd15374, %rd15358;
	mul.lo.s64 	%rd15376, %rd15276, %rd141;
	mul.lo.s64 	%rd15377, %rd15285, %rd142;
	mul.lo.s64 	%rd15378, %rd15283, %rd143;
	mul.lo.s64 	%rd15379, %rd15293, %rd144;
	mul.lo.s64 	%rd15380, %rd15291, %rd145;
	mul.wide.u32 	%rd15381, %r9295, %r7251;
	mul.wide.u32 	%rd15382, %r9296, %r7258;
	mul.lo.s64 	%rd15383, %rd15283, %rd141;
	mul.lo.s64 	%rd15384, %rd15293, %rd142;
	mul.lo.s64 	%rd15385, %rd15291, %rd143;
	mul.lo.s64 	%rd15386, %rd15303, %rd144;
	mul.lo.s64 	%rd15387, %rd15301, %rd145;
	mul.lo.s64 	%rd15388, %rd15291, %rd141;
	mul.lo.s64 	%rd15389, %rd15303, %rd142;
	mul.lo.s64 	%rd15390, %rd15301, %rd143;
	mul.lo.s64 	%rd15391, %rd15301, %rd141;
	and.b64  	%rd15392, %rd15375, 67108863;
	shr.u64 	%rd15393, %rd15375, 26;
	add.s64 	%rd15394, %rd15339, %rd15338;
	add.s64 	%rd15395, %rd15394, %rd15340;
	add.s64 	%rd15396, %rd15395, %rd15341;
	add.s64 	%rd15397, %rd15396, %rd15342;
	add.s64 	%rd15398, %rd15397, %rd15343;
	add.s64 	%rd15399, %rd15398, %rd15344;
	add.s64 	%rd15400, %rd15399, %rd15345;
	add.s64 	%rd15401, %rd15400, %rd15275;
	add.s64 	%rd15402, %rd15401, %rd15273;
	add.s64 	%rd15403, %rd15402, %rd15393;
	cvt.u32.u64 	%r7259, %rd15403;
	and.b32  	%r7260, %r7259, 33554431;
	shr.u64 	%rd15404, %rd15403, 25;
	add.s64 	%rd15405, %rd15376, %rd15314;
	add.s64 	%rd15406, %rd15405, %rd15377;
	add.s64 	%rd15407, %rd15406, %rd15378;
	add.s64 	%rd15408, %rd15407, %rd15379;
	add.s64 	%rd15409, %rd15408, %rd15380;
	add.s64 	%rd15410, %rd15409, %rd15381;
	add.s64 	%rd15411, %rd15410, %rd15382;
	add.s64 	%rd15412, %rd15411, %rd15316;
	add.s64 	%rd15413, %rd15412, %rd15315;
	add.s64 	%rd15414, %rd15413, %rd15404;
	cvt.u32.u64 	%r7261, %rd15414;
	and.b32  	%r7262, %r7261, 67108863;
	shr.u64 	%rd15415, %rd15414, 26;
	add.s64 	%rd15416, %rd15280, %rd15346;
	add.s64 	%rd15417, %rd15416, %rd15347;
	add.s64 	%rd15418, %rd15417, %rd15348;
	add.s64 	%rd15419, %rd15418, %rd15349;
	add.s64 	%rd15420, %rd15419, %rd15350;
	add.s64 	%rd15421, %rd15420, %rd15351;
	add.s64 	%rd15422, %rd15421, %rd15282;
	add.s64 	%rd15423, %rd15422, %rd15281;
	add.s64 	%rd15424, %rd15423, %rd15415;
	cvt.u32.u64 	%r7263, %rd15424;
	and.b32  	%r7264, %r7263, 33554431;
	shr.u64 	%rd15425, %rd15424, 25;
	add.s64 	%rd15426, %rd15318, %rd15319;
	add.s64 	%rd15427, %rd15426, %rd15317;
	add.s64 	%rd15428, %rd15427, %rd15383;
	add.s64 	%rd15429, %rd15428, %rd15384;
	add.s64 	%rd15430, %rd15429, %rd15385;
	add.s64 	%rd15431, %rd15430, %rd15386;
	add.s64 	%rd15432, %rd15431, %rd15387;
	add.s64 	%rd15433, %rd15432, %rd15321;
	add.s64 	%rd15434, %rd15433, %rd15320;
	add.s64 	%rd15435, %rd15434, %rd15425;
	cvt.u32.u64 	%r7265, %rd15435;
	and.b32  	%r7266, %r7265, 67108863;
	shr.u64 	%rd15436, %rd15435, 26;
	add.s64 	%rd15437, %rd15287, %rd15288;
	add.s64 	%rd15438, %rd15437, %rd15286;
	add.s64 	%rd15439, %rd15438, %rd15284;
	add.s64 	%rd15440, %rd15439, %rd15352;
	add.s64 	%rd15441, %rd15440, %rd15353;
	add.s64 	%rd15442, %rd15441, %rd15354;
	add.s64 	%rd15443, %rd15442, %rd15355;
	add.s64 	%rd15444, %rd15443, %rd15290;
	add.s64 	%rd15445, %rd15444, %rd15289;
	add.s64 	%rd15446, %rd15445, %rd15436;
	cvt.u32.u64 	%r7267, %rd15446;
	and.b32  	%r7268, %r7267, 33554431;
	shr.u64 	%rd15447, %rd15446, 25;
	add.s64 	%rd15448, %rd15325, %rd15326;
	add.s64 	%rd15449, %rd15448, %rd15324;
	add.s64 	%rd15450, %rd15449, %rd15323;
	add.s64 	%rd15451, %rd15450, %rd15322;
	add.s64 	%rd15452, %rd15451, %rd15388;
	add.s64 	%rd15453, %rd15452, %rd15389;
	add.s64 	%rd15454, %rd15453, %rd15390;
	add.s64 	%rd15455, %rd15454, %rd15328;
	add.s64 	%rd15456, %rd15455, %rd15327;
	add.s64 	%rd15457, %rd15456, %rd15447;
	cvt.u32.u64 	%r7269, %rd15457;
	and.b32  	%r7270, %r7269, 67108863;
	shr.u64 	%rd15458, %rd15457, 26;
	add.s64 	%rd15459, %rd15297, %rd15298;
	add.s64 	%rd15460, %rd15459, %rd15296;
	add.s64 	%rd15461, %rd15460, %rd15295;
	add.s64 	%rd15462, %rd15461, %rd15294;
	add.s64 	%rd15463, %rd15462, %rd15292;
	add.s64 	%rd15464, %rd15463, %rd15356;
	add.s64 	%rd15465, %rd15464, %rd15357;
	add.s64 	%rd15466, %rd15465, %rd15300;
	add.s64 	%rd15467, %rd15466, %rd15299;
	add.s64 	%rd15468, %rd15467, %rd15458;
	cvt.u32.u64 	%r7271, %rd15468;
	and.b32  	%r7272, %r7271, 33554431;
	shr.u64 	%rd15469, %rd15468, 25;
	add.s64 	%rd15470, %rd15334, %rd15335;
	add.s64 	%rd15471, %rd15470, %rd15333;
	add.s64 	%rd15472, %rd15471, %rd15332;
	add.s64 	%rd15473, %rd15472, %rd15331;
	add.s64 	%rd15474, %rd15473, %rd15330;
	add.s64 	%rd15475, %rd15474, %rd15329;
	add.s64 	%rd15476, %rd15475, %rd15391;
	add.s64 	%rd15477, %rd15476, %rd15337;
	add.s64 	%rd15478, %rd15477, %rd15336;
	add.s64 	%rd15479, %rd15478, %rd15469;
	cvt.u32.u64 	%r7273, %rd15479;
	and.b32  	%r7274, %r7273, 67108863;
	shr.u64 	%rd15480, %rd15479, 26;
	add.s64 	%rd15481, %rd15309, %rd15310;
	add.s64 	%rd15482, %rd15481, %rd15308;
	add.s64 	%rd15483, %rd15482, %rd15307;
	add.s64 	%rd15484, %rd15483, %rd15306;
	add.s64 	%rd15485, %rd15484, %rd15305;
	add.s64 	%rd15486, %rd15485, %rd15304;
	add.s64 	%rd15487, %rd15486, %rd15302;
	add.s64 	%rd15488, %rd15487, %rd15312;
	add.s64 	%rd15489, %rd15488, %rd15311;
	add.s64 	%rd15490, %rd15489, %rd15480;
	cvt.u32.u64 	%r7275, %rd15490;
	and.b32  	%r7276, %r7275, 33554431;
	shr.u64 	%rd15491, %rd15490, 25;
	and.b64  	%rd15492, %rd15491, 4294967295;
	mul.lo.s64 	%rd15493, %rd15492, 19;
	add.s64 	%rd15494, %rd15493, %rd15392;
	and.b64  	%rd15495, %rd15494, 67108863;
	shr.u64 	%rd15496, %rd15494, 26;
	cvt.u32.u64 	%r7277, %rd15496;
	add.s32 	%r7278, %r7260, %r7277;
	cvt.u64.u32 	%rd15497, %r9179;
	mul.lo.s64 	%rd15498, %rd15495, %rd15497;
	cvt.u64.u32 	%rd15499, %r9181;
	mul.wide.u32 	%rd15500, %r7278, %r9181;
	cvt.u64.u32 	%rd15501, %r9175;
	mul.lo.s64 	%rd15502, %rd15495, %rd15501;
	cvt.u64.u32 	%rd15503, %r9177;
	mul.wide.u32 	%rd15504, %r7278, %r9177;
	mul.wide.u32 	%rd15505, %r7262, %r9179;
	mul.wide.u32 	%rd15506, %r7264, %r9181;
	cvt.u64.u32 	%rd15507, %r9171;
	mul.lo.s64 	%rd15508, %rd15495, %rd15507;
	cvt.u64.u32 	%rd15509, %r9173;
	mul.wide.u32 	%rd15510, %r7278, %r9173;
	mul.wide.u32 	%rd15511, %r7262, %r9175;
	mul.wide.u32 	%rd15512, %r7264, %r9177;
	mul.wide.u32 	%rd15513, %r7266, %r9179;
	mul.wide.u32 	%rd15514, %r7268, %r9181;
	cvt.u64.u32 	%rd15515, %r9167;
	mul.lo.s64 	%rd15516, %rd15495, %rd15515;
	cvt.u64.u32 	%rd15517, %r9169;
	mul.wide.u32 	%rd15518, %r7278, %r9169;
	mul.wide.u32 	%rd15519, %r7262, %r9171;
	mul.wide.u32 	%rd15520, %r7264, %r9173;
	mul.wide.u32 	%rd15521, %r7266, %r9175;
	mul.wide.u32 	%rd15522, %r7268, %r9177;
	mul.wide.u32 	%rd15523, %r7270, %r9179;
	mul.wide.u32 	%rd15524, %r7272, %r9181;
	cvt.u64.u32 	%rd15525, %r9163;
	mul.lo.s64 	%rd15526, %rd15495, %rd15525;
	cvt.u64.u32 	%rd15527, %r9165;
	mul.wide.u32 	%rd15528, %r7278, %r9165;
	mul.wide.u32 	%rd15529, %r7262, %r9167;
	mul.wide.u32 	%rd15530, %r7264, %r9169;
	mul.wide.u32 	%rd15531, %r7266, %r9171;
	mul.wide.u32 	%rd15532, %r7268, %r9173;
	mul.wide.u32 	%rd15533, %r7270, %r9175;
	mul.wide.u32 	%rd15534, %r7272, %r9177;
	mul.wide.u32 	%rd15535, %r7274, %r9179;
	mul.wide.u32 	%rd15536, %r7276, %r9181;
	shl.b32 	%r7279, %r7278, 1;
	shl.b32 	%r7280, %r7263, 1;
	and.b32  	%r7281, %r7280, 67108862;
	shl.b32 	%r7282, %r7267, 1;
	and.b32  	%r7283, %r7282, 67108862;
	shl.b32 	%r7284, %r7271, 1;
	and.b32  	%r7285, %r7284, 67108862;
	mul.lo.s64 	%rd15537, %rd15495, %rd15499;
	mul.lo.s64 	%rd15538, %rd15495, %rd15503;
	mul.wide.u32 	%rd15539, %r7279, %r9179;
	mul.wide.u32 	%rd15540, %r7262, %r9181;
	mul.lo.s64 	%rd15541, %rd15495, %rd15509;
	mul.wide.u32 	%rd15542, %r7279, %r9175;
	mul.wide.u32 	%rd15543, %r7262, %r9177;
	mul.wide.u32 	%rd15544, %r7281, %r9179;
	mul.wide.u32 	%rd15545, %r7266, %r9181;
	mul.lo.s64 	%rd15546, %rd15495, %rd15517;
	mul.wide.u32 	%rd15547, %r7279, %r9171;
	mul.wide.u32 	%rd15548, %r7262, %r9173;
	mul.wide.u32 	%rd15549, %r7281, %r9175;
	mul.wide.u32 	%rd15550, %r7266, %r9177;
	mul.wide.u32 	%rd15551, %r7283, %r9179;
	mul.wide.u32 	%rd15552, %r7270, %r9181;
	mul.lo.s64 	%rd15553, %rd15495, %rd15527;
	mul.wide.u32 	%rd15554, %r7279, %r9167;
	mul.wide.u32 	%rd15555, %r7262, %r9169;
	mul.wide.u32 	%rd15556, %r7281, %r9171;
	mul.wide.u32 	%rd15557, %r7266, %r9173;
	mul.wide.u32 	%rd15558, %r7283, %r9175;
	mul.wide.u32 	%rd15559, %r7270, %r9177;
	mul.wide.u32 	%rd15560, %r7285, %r9179;
	mul.wide.u32 	%rd15561, %r7274, %r9181;
	mul.lo.s32 	%r7286, %r7278, 38;
	mul.lo.s32 	%r7287, %r7262, 19;
	mul.lo.s32 	%r7288, %r7264, 19;
	mul.lo.s32 	%r7289, %r7266, 19;
	mul.lo.s32 	%r7290, %r7268, 19;
	mul.lo.s32 	%r7291, %r7270, 19;
	mul.lo.s32 	%r7292, %r7272, 19;
	mul.lo.s32 	%r7293, %r7274, 19;
	mul.lo.s32 	%r7294, %r7276, 19;
	mul.wide.u32 	%rd15562, %r7294, %r9177;
	mul.wide.u32 	%rd15563, %r7293, %r9175;
	mul.wide.u32 	%rd15564, %r7292, %r9173;
	mul.wide.u32 	%rd15565, %r7291, %r9171;
	mul.wide.u32 	%rd15566, %r7290, %r9169;
	mul.wide.u32 	%rd15567, %r7289, %r9167;
	mul.wide.u32 	%rd15568, %r7288, %r9165;
	mul.wide.u32 	%rd15569, %r7287, %r9163;
	mul.wide.u32 	%rd15570, %r7294, %r9173;
	mul.wide.u32 	%rd15571, %r7293, %r9171;
	mul.wide.u32 	%rd15572, %r7292, %r9169;
	mul.wide.u32 	%rd15573, %r7291, %r9167;
	mul.wide.u32 	%rd15574, %r7290, %r9165;
	mul.wide.u32 	%rd15575, %r7289, %r9163;
	mul.wide.u32 	%rd15576, %r7294, %r9169;
	mul.wide.u32 	%rd15577, %r7293, %r9167;
	mul.wide.u32 	%rd15578, %r7292, %r9165;
	mul.wide.u32 	%rd15579, %r7291, %r9163;
	mul.wide.u32 	%rd15580, %r7294, %r9165;
	mul.wide.u32 	%rd15581, %r7293, %r9163;
	mul.lo.s32 	%r7295, %r7264, 38;
	mul.lo.s32 	%r7296, %r7268, 38;
	mul.lo.s32 	%r7297, %r7272, 38;
	mul.lo.s32 	%r7298, %r7276, 38;
	mul.wide.u32 	%rd15582, %r7298, %r9179;
	mul.wide.u32 	%rd15583, %r7293, %r9177;
	mul.wide.u32 	%rd15584, %r7297, %r9175;
	mul.wide.u32 	%rd15585, %r7291, %r9173;
	mul.wide.u32 	%rd15586, %r7296, %r9171;
	mul.wide.u32 	%rd15587, %r7289, %r9169;
	mul.wide.u32 	%rd15588, %r7295, %r9167;
	mul.wide.u32 	%rd15589, %r7287, %r9165;
	mul.wide.u32 	%rd15590, %r7286, %r9163;
	add.s64 	%rd15591, %rd15588, %rd15589;
	add.s64 	%rd15592, %rd15591, %rd15587;
	add.s64 	%rd15593, %rd15592, %rd15586;
	add.s64 	%rd15594, %rd15593, %rd15585;
	add.s64 	%rd15595, %rd15594, %rd15584;
	add.s64 	%rd15596, %rd15595, %rd15583;
	add.s64 	%rd15597, %rd15596, %rd15582;
	add.s64 	%rd15598, %rd15597, %rd15537;
	add.s64 	%rd15599, %rd15598, %rd15590;
	mul.wide.u32 	%rd15600, %r7298, %r9175;
	mul.wide.u32 	%rd15601, %r7293, %r9173;
	mul.wide.u32 	%rd15602, %r7297, %r9171;
	mul.wide.u32 	%rd15603, %r7291, %r9169;
	mul.wide.u32 	%rd15604, %r7296, %r9167;
	mul.wide.u32 	%rd15605, %r7289, %r9165;
	mul.wide.u32 	%rd15606, %r7295, %r9163;
	mul.wide.u32 	%rd15607, %r7298, %r9171;
	mul.wide.u32 	%rd15608, %r7293, %r9169;
	mul.wide.u32 	%rd15609, %r7297, %r9167;
	mul.wide.u32 	%rd15610, %r7291, %r9165;
	mul.wide.u32 	%rd15611, %r7296, %r9163;
	mul.wide.u32 	%rd15612, %r7298, %r9167;
	mul.wide.u32 	%rd15613, %r7293, %r9165;
	mul.wide.u32 	%rd15614, %r7297, %r9163;
	mul.wide.u32 	%rd15615, %r7298, %r9163;
	and.b64  	%rd15616, %rd15599, 67108863;
	shr.u64 	%rd15617, %rd15599, 26;
	add.s64 	%rd15618, %rd15568, %rd15569;
	add.s64 	%rd15619, %rd15618, %rd15567;
	add.s64 	%rd15620, %rd15619, %rd15566;
	add.s64 	%rd15621, %rd15620, %rd15565;
	add.s64 	%rd15622, %rd15621, %rd15564;
	add.s64 	%rd15623, %rd15622, %rd15563;
	add.s64 	%rd15624, %rd15623, %rd15562;
	add.s64 	%rd15625, %rd15624, %rd15498;
	add.s64 	%rd15626, %rd15625, %rd15500;
	add.s64 	%rd15627, %rd15626, %rd15617;
	cvt.u32.u64 	%r7299, %rd15627;
	and.b32  	%r7300, %r7299, 33554431;
	shr.u64 	%rd15628, %rd15627, 25;
	add.s64 	%rd15629, %rd15606, %rd15540;
	add.s64 	%rd15630, %rd15629, %rd15605;
	add.s64 	%rd15631, %rd15630, %rd15604;
	add.s64 	%rd15632, %rd15631, %rd15603;
	add.s64 	%rd15633, %rd15632, %rd15602;
	add.s64 	%rd15634, %rd15633, %rd15601;
	add.s64 	%rd15635, %rd15634, %rd15600;
	add.s64 	%rd15636, %rd15635, %rd15538;
	add.s64 	%rd15637, %rd15636, %rd15539;
	add.s64 	%rd15638, %rd15637, %rd15628;
	cvt.u32.u64 	%r7301, %rd15638;
	and.b32  	%r7302, %r7301, 67108863;
	shr.u64 	%rd15639, %rd15638, 26;
	add.s64 	%rd15640, %rd15506, %rd15505;
	add.s64 	%rd15641, %rd15640, %rd15575;
	add.s64 	%rd15642, %rd15641, %rd15574;
	add.s64 	%rd15643, %rd15642, %rd15573;
	add.s64 	%rd15644, %rd15643, %rd15572;
	add.s64 	%rd15645, %rd15644, %rd15571;
	add.s64 	%rd15646, %rd15645, %rd15570;
	add.s64 	%rd15647, %rd15646, %rd15502;
	add.s64 	%rd15648, %rd15647, %rd15504;
	add.s64 	%rd15649, %rd15648, %rd15639;
	cvt.u32.u64 	%r7303, %rd15649;
	and.b32  	%r7304, %r7303, 33554431;
	shr.u64 	%rd15650, %rd15649, 25;
	add.s64 	%rd15651, %rd15544, %rd15543;
	add.s64 	%rd15652, %rd15651, %rd15545;
	add.s64 	%rd15653, %rd15652, %rd15611;
	add.s64 	%rd15654, %rd15653, %rd15610;
	add.s64 	%rd15655, %rd15654, %rd15609;
	add.s64 	%rd15656, %rd15655, %rd15608;
	add.s64 	%rd15657, %rd15656, %rd15607;
	add.s64 	%rd15658, %rd15657, %rd15541;
	add.s64 	%rd15659, %rd15658, %rd15542;
	add.s64 	%rd15660, %rd15659, %rd15650;
	cvt.u32.u64 	%r7305, %rd15660;
	and.b32  	%r7306, %r7305, 67108863;
	shr.u64 	%rd15661, %rd15660, 26;
	add.s64 	%rd15662, %rd15512, %rd15511;
	add.s64 	%rd15663, %rd15662, %rd15513;
	add.s64 	%rd15664, %rd15663, %rd15514;
	add.s64 	%rd15665, %rd15664, %rd15579;
	add.s64 	%rd15666, %rd15665, %rd15578;
	add.s64 	%rd15667, %rd15666, %rd15577;
	add.s64 	%rd15668, %rd15667, %rd15576;
	add.s64 	%rd15669, %rd15668, %rd15508;
	add.s64 	%rd15670, %rd15669, %rd15510;
	add.s64 	%rd15671, %rd15670, %rd15661;
	cvt.u32.u64 	%r7307, %rd15671;
	and.b32  	%r7308, %r7307, 33554431;
	shr.u64 	%rd15672, %rd15671, 25;
	add.s64 	%rd15673, %rd15549, %rd15548;
	add.s64 	%rd15674, %rd15673, %rd15550;
	add.s64 	%rd15675, %rd15674, %rd15551;
	add.s64 	%rd15676, %rd15675, %rd15552;
	add.s64 	%rd15677, %rd15676, %rd15614;
	add.s64 	%rd15678, %rd15677, %rd15613;
	add.s64 	%rd15679, %rd15678, %rd15612;
	add.s64 	%rd15680, %rd15679, %rd15546;
	add.s64 	%rd15681, %rd15680, %rd15547;
	add.s64 	%rd15682, %rd15681, %rd15672;
	cvt.u32.u64 	%r7309, %rd15682;
	and.b32  	%r7310, %r7309, 67108863;
	shr.u64 	%rd15683, %rd15682, 26;
	add.s64 	%rd15684, %rd15520, %rd15519;
	add.s64 	%rd15685, %rd15684, %rd15521;
	add.s64 	%rd15686, %rd15685, %rd15522;
	add.s64 	%rd15687, %rd15686, %rd15523;
	add.s64 	%rd15688, %rd15687, %rd15524;
	add.s64 	%rd15689, %rd15688, %rd15581;
	add.s64 	%rd15690, %rd15689, %rd15580;
	add.s64 	%rd15691, %rd15690, %rd15516;
	add.s64 	%rd15692, %rd15691, %rd15518;
	add.s64 	%rd15693, %rd15692, %rd15683;
	cvt.u32.u64 	%r7311, %rd15693;
	and.b32  	%r7312, %r7311, 33554431;
	shr.u64 	%rd15694, %rd15693, 25;
	add.s64 	%rd15695, %rd15556, %rd15555;
	add.s64 	%rd15696, %rd15695, %rd15557;
	add.s64 	%rd15697, %rd15696, %rd15558;
	add.s64 	%rd15698, %rd15697, %rd15559;
	add.s64 	%rd15699, %rd15698, %rd15560;
	add.s64 	%rd15700, %rd15699, %rd15561;
	add.s64 	%rd15701, %rd15700, %rd15615;
	add.s64 	%rd15702, %rd15701, %rd15553;
	add.s64 	%rd15703, %rd15702, %rd15554;
	add.s64 	%rd15704, %rd15703, %rd15694;
	cvt.u32.u64 	%r7313, %rd15704;
	and.b32  	%r7314, %r7313, 67108863;
	shr.u64 	%rd15705, %rd15704, 26;
	add.s64 	%rd15706, %rd15530, %rd15529;
	add.s64 	%rd15707, %rd15706, %rd15531;
	add.s64 	%rd15708, %rd15707, %rd15532;
	add.s64 	%rd15709, %rd15708, %rd15533;
	add.s64 	%rd15710, %rd15709, %rd15534;
	add.s64 	%rd15711, %rd15710, %rd15535;
	add.s64 	%rd15712, %rd15711, %rd15536;
	add.s64 	%rd15713, %rd15712, %rd15526;
	add.s64 	%rd15714, %rd15713, %rd15528;
	add.s64 	%rd15715, %rd15714, %rd15705;
	cvt.u32.u64 	%r7315, %rd15715;
	and.b32  	%r7316, %r7315, 33554431;
	shr.u64 	%rd15716, %rd15715, 25;
	and.b64  	%rd15717, %rd15716, 4294967295;
	mul.lo.s64 	%rd15718, %rd15717, 19;
	add.s64 	%rd15719, %rd15718, %rd15616;
	cvt.u32.u64 	%r7317, %rd15719;
	and.b32  	%r7318, %r7317, 67108863;
	shr.u64 	%rd15720, %rd15719, 26;
	cvt.u32.u64 	%r7319, %rd15720;
	add.s32 	%r7320, %r7300, %r7319;
	cvt.u64.u32 	%rd15721, %r9180;
	mul.lo.s64 	%rd15722, %rd15495, %rd15721;
	cvt.u64.u32 	%rd15723, %r9182;
	mul.wide.u32 	%rd15724, %r7278, %r9182;
	cvt.u64.u32 	%rd15725, %r9176;
	mul.lo.s64 	%rd15726, %rd15495, %rd15725;
	cvt.u64.u32 	%rd15727, %r9178;
	mul.wide.u32 	%rd15728, %r7278, %r9178;
	mul.wide.u32 	%rd15729, %r7262, %r9180;
	mul.wide.u32 	%rd15730, %r7264, %r9182;
	cvt.u64.u32 	%rd15731, %r9172;
	mul.lo.s64 	%rd15732, %rd15495, %rd15731;
	cvt.u64.u32 	%rd15733, %r9174;
	mul.wide.u32 	%rd15734, %r7278, %r9174;
	mul.wide.u32 	%rd15735, %r7262, %r9176;
	mul.wide.u32 	%rd15736, %r7264, %r9178;
	mul.wide.u32 	%rd15737, %r7266, %r9180;
	mul.wide.u32 	%rd15738, %r7268, %r9182;
	cvt.u64.u32 	%rd15739, %r9168;
	mul.lo.s64 	%rd15740, %rd15495, %rd15739;
	cvt.u64.u32 	%rd15741, %r9170;
	mul.wide.u32 	%rd15742, %r7278, %r9170;
	mul.wide.u32 	%rd15743, %r7262, %r9172;
	mul.wide.u32 	%rd15744, %r7264, %r9174;
	mul.wide.u32 	%rd15745, %r7266, %r9176;
	mul.wide.u32 	%rd15746, %r7268, %r9178;
	mul.wide.u32 	%rd15747, %r7270, %r9180;
	mul.wide.u32 	%rd15748, %r7272, %r9182;
	cvt.u64.u32 	%rd15749, %r9164;
	mul.lo.s64 	%rd15750, %rd15495, %rd15749;
	cvt.u64.u32 	%rd15751, %r9166;
	mul.wide.u32 	%rd15752, %r7278, %r9166;
	mul.wide.u32 	%rd15753, %r7262, %r9168;
	mul.wide.u32 	%rd15754, %r7264, %r9170;
	mul.wide.u32 	%rd15755, %r7266, %r9172;
	mul.wide.u32 	%rd15756, %r7268, %r9174;
	mul.wide.u32 	%rd15757, %r7270, %r9176;
	mul.wide.u32 	%rd15758, %r7272, %r9178;
	mul.wide.u32 	%rd15759, %r7274, %r9180;
	mul.wide.u32 	%rd15760, %r7276, %r9182;
	mul.lo.s64 	%rd15761, %rd15495, %rd15723;
	mul.lo.s64 	%rd15762, %rd15495, %rd15727;
	mul.wide.u32 	%rd15763, %r7279, %r9180;
	mul.wide.u32 	%rd15764, %r7262, %r9182;
	mul.lo.s64 	%rd15765, %rd15495, %rd15733;
	mul.wide.u32 	%rd15766, %r7279, %r9176;
	mul.wide.u32 	%rd15767, %r7262, %r9178;
	mul.wide.u32 	%rd15768, %r7281, %r9180;
	mul.wide.u32 	%rd15769, %r7266, %r9182;
	mul.lo.s64 	%rd15770, %rd15495, %rd15741;
	mul.wide.u32 	%rd15771, %r7279, %r9172;
	mul.wide.u32 	%rd15772, %r7262, %r9174;
	mul.wide.u32 	%rd15773, %r7281, %r9176;
	mul.wide.u32 	%rd15774, %r7266, %r9178;
	mul.wide.u32 	%rd15775, %r7283, %r9180;
	mul.wide.u32 	%rd15776, %r7270, %r9182;
	mul.lo.s64 	%rd15777, %rd15495, %rd15751;
	mul.wide.u32 	%rd15778, %r7279, %r9168;
	mul.wide.u32 	%rd15779, %r7262, %r9170;
	mul.wide.u32 	%rd15780, %r7281, %r9172;
	mul.wide.u32 	%rd15781, %r7266, %r9174;
	mul.wide.u32 	%rd15782, %r7283, %r9176;
	mul.wide.u32 	%rd15783, %r7270, %r9178;
	mul.wide.u32 	%rd15784, %r7285, %r9180;
	mul.wide.u32 	%rd15785, %r7274, %r9182;
	mul.wide.u32 	%rd15786, %r7294, %r9178;
	mul.wide.u32 	%rd15787, %r7293, %r9176;
	mul.wide.u32 	%rd15788, %r7292, %r9174;
	mul.wide.u32 	%rd15789, %r7291, %r9172;
	mul.wide.u32 	%rd15790, %r7290, %r9170;
	mul.wide.u32 	%rd15791, %r7289, %r9168;
	mul.wide.u32 	%rd15792, %r7288, %r9166;
	mul.wide.u32 	%rd15793, %r7287, %r9164;
	mul.wide.u32 	%rd15794, %r7294, %r9174;
	mul.wide.u32 	%rd15795, %r7293, %r9172;
	mul.wide.u32 	%rd15796, %r7292, %r9170;
	mul.wide.u32 	%rd15797, %r7291, %r9168;
	mul.wide.u32 	%rd15798, %r7290, %r9166;
	mul.wide.u32 	%rd15799, %r7289, %r9164;
	mul.wide.u32 	%rd15800, %r7294, %r9170;
	mul.wide.u32 	%rd15801, %r7293, %r9168;
	mul.wide.u32 	%rd15802, %r7292, %r9166;
	mul.wide.u32 	%rd15803, %r7291, %r9164;
	mul.wide.u32 	%rd15804, %r7294, %r9166;
	mul.wide.u32 	%rd15805, %r7293, %r9164;
	mul.wide.u32 	%rd15806, %r7298, %r9180;
	mul.wide.u32 	%rd15807, %r7293, %r9178;
	mul.wide.u32 	%rd15808, %r7297, %r9176;
	mul.wide.u32 	%rd15809, %r7291, %r9174;
	mul.wide.u32 	%rd15810, %r7296, %r9172;
	mul.wide.u32 	%rd15811, %r7289, %r9170;
	mul.wide.u32 	%rd15812, %r7295, %r9168;
	mul.wide.u32 	%rd15813, %r7287, %r9166;
	mul.wide.u32 	%rd15814, %r7286, %r9164;
	add.s64 	%rd15815, %rd15812, %rd15813;
	add.s64 	%rd15816, %rd15815, %rd15811;
	add.s64 	%rd15817, %rd15816, %rd15810;
	add.s64 	%rd15818, %rd15817, %rd15809;
	add.s64 	%rd15819, %rd15818, %rd15808;
	add.s64 	%rd15820, %rd15819, %rd15807;
	add.s64 	%rd15821, %rd15820, %rd15806;
	add.s64 	%rd15822, %rd15821, %rd15761;
	add.s64 	%rd15823, %rd15822, %rd15814;
	mul.wide.u32 	%rd15824, %r7298, %r9176;
	mul.wide.u32 	%rd15825, %r7293, %r9174;
	mul.wide.u32 	%rd15826, %r7297, %r9172;
	mul.wide.u32 	%rd15827, %r7291, %r9170;
	mul.wide.u32 	%rd15828, %r7296, %r9168;
	mul.wide.u32 	%rd15829, %r7289, %r9166;
	mul.wide.u32 	%rd15830, %r7295, %r9164;
	mul.wide.u32 	%rd15831, %r7298, %r9172;
	mul.wide.u32 	%rd15832, %r7293, %r9170;
	mul.wide.u32 	%rd15833, %r7297, %r9168;
	mul.wide.u32 	%rd15834, %r7291, %r9166;
	mul.wide.u32 	%rd15835, %r7296, %r9164;
	mul.wide.u32 	%rd15836, %r7298, %r9168;
	mul.wide.u32 	%rd15837, %r7293, %r9166;
	mul.wide.u32 	%rd15838, %r7297, %r9164;
	mul.wide.u32 	%rd15839, %r7298, %r9164;
	and.b64  	%rd15840, %rd15823, 67108863;
	shr.u64 	%rd15841, %rd15823, 26;
	add.s64 	%rd15842, %rd15792, %rd15793;
	add.s64 	%rd15843, %rd15842, %rd15791;
	add.s64 	%rd15844, %rd15843, %rd15790;
	add.s64 	%rd15845, %rd15844, %rd15789;
	add.s64 	%rd15846, %rd15845, %rd15788;
	add.s64 	%rd15847, %rd15846, %rd15787;
	add.s64 	%rd15848, %rd15847, %rd15786;
	add.s64 	%rd15849, %rd15848, %rd15722;
	add.s64 	%rd15850, %rd15849, %rd15724;
	add.s64 	%rd15851, %rd15850, %rd15841;
	cvt.u32.u64 	%r7321, %rd15851;
	and.b32  	%r7322, %r7321, 33554431;
	shr.u64 	%rd15852, %rd15851, 25;
	add.s64 	%rd15853, %rd15830, %rd15764;
	add.s64 	%rd15854, %rd15853, %rd15829;
	add.s64 	%rd15855, %rd15854, %rd15828;
	add.s64 	%rd15856, %rd15855, %rd15827;
	add.s64 	%rd15857, %rd15856, %rd15826;
	add.s64 	%rd15858, %rd15857, %rd15825;
	add.s64 	%rd15859, %rd15858, %rd15824;
	add.s64 	%rd15860, %rd15859, %rd15762;
	add.s64 	%rd15861, %rd15860, %rd15763;
	add.s64 	%rd15862, %rd15861, %rd15852;
	cvt.u32.u64 	%r7323, %rd15862;
	and.b32  	%r7324, %r7323, 67108863;
	shr.u64 	%rd15863, %rd15862, 26;
	add.s64 	%rd15864, %rd15730, %rd15729;
	add.s64 	%rd15865, %rd15864, %rd15799;
	add.s64 	%rd15866, %rd15865, %rd15798;
	add.s64 	%rd15867, %rd15866, %rd15797;
	add.s64 	%rd15868, %rd15867, %rd15796;
	add.s64 	%rd15869, %rd15868, %rd15795;
	add.s64 	%rd15870, %rd15869, %rd15794;
	add.s64 	%rd15871, %rd15870, %rd15726;
	add.s64 	%rd15872, %rd15871, %rd15728;
	add.s64 	%rd15873, %rd15872, %rd15863;
	cvt.u32.u64 	%r7325, %rd15873;
	and.b32  	%r7326, %r7325, 33554431;
	shr.u64 	%rd15874, %rd15873, 25;
	add.s64 	%rd15875, %rd15768, %rd15767;
	add.s64 	%rd15876, %rd15875, %rd15769;
	add.s64 	%rd15877, %rd15876, %rd15835;
	add.s64 	%rd15878, %rd15877, %rd15834;
	add.s64 	%rd15879, %rd15878, %rd15833;
	add.s64 	%rd15880, %rd15879, %rd15832;
	add.s64 	%rd15881, %rd15880, %rd15831;
	add.s64 	%rd15882, %rd15881, %rd15765;
	add.s64 	%rd15883, %rd15882, %rd15766;
	add.s64 	%rd15884, %rd15883, %rd15874;
	cvt.u32.u64 	%r7327, %rd15884;
	and.b32  	%r7328, %r7327, 67108863;
	shr.u64 	%rd15885, %rd15884, 26;
	add.s64 	%rd15886, %rd15736, %rd15735;
	add.s64 	%rd15887, %rd15886, %rd15737;
	add.s64 	%rd15888, %rd15887, %rd15738;
	add.s64 	%rd15889, %rd15888, %rd15803;
	add.s64 	%rd15890, %rd15889, %rd15802;
	add.s64 	%rd15891, %rd15890, %rd15801;
	add.s64 	%rd15892, %rd15891, %rd15800;
	add.s64 	%rd15893, %rd15892, %rd15732;
	add.s64 	%rd15894, %rd15893, %rd15734;
	add.s64 	%rd15895, %rd15894, %rd15885;
	cvt.u32.u64 	%r7329, %rd15895;
	and.b32  	%r7330, %r7329, 33554431;
	shr.u64 	%rd15896, %rd15895, 25;
	add.s64 	%rd15897, %rd15773, %rd15772;
	add.s64 	%rd15898, %rd15897, %rd15774;
	add.s64 	%rd15899, %rd15898, %rd15775;
	add.s64 	%rd15900, %rd15899, %rd15776;
	add.s64 	%rd15901, %rd15900, %rd15838;
	add.s64 	%rd15902, %rd15901, %rd15837;
	add.s64 	%rd15903, %rd15902, %rd15836;
	add.s64 	%rd15904, %rd15903, %rd15770;
	add.s64 	%rd15905, %rd15904, %rd15771;
	add.s64 	%rd15906, %rd15905, %rd15896;
	cvt.u32.u64 	%r7331, %rd15906;
	and.b32  	%r7332, %r7331, 67108863;
	shr.u64 	%rd15907, %rd15906, 26;
	add.s64 	%rd15908, %rd15744, %rd15743;
	add.s64 	%rd15909, %rd15908, %rd15745;
	add.s64 	%rd15910, %rd15909, %rd15746;
	add.s64 	%rd15911, %rd15910, %rd15747;
	add.s64 	%rd15912, %rd15911, %rd15748;
	add.s64 	%rd15913, %rd15912, %rd15805;
	add.s64 	%rd15914, %rd15913, %rd15804;
	add.s64 	%rd15915, %rd15914, %rd15740;
	add.s64 	%rd15916, %rd15915, %rd15742;
	add.s64 	%rd15917, %rd15916, %rd15907;
	cvt.u32.u64 	%r7333, %rd15917;
	and.b32  	%r7334, %r7333, 33554431;
	shr.u64 	%rd15918, %rd15917, 25;
	add.s64 	%rd15919, %rd15780, %rd15779;
	add.s64 	%rd15920, %rd15919, %rd15781;
	add.s64 	%rd15921, %rd15920, %rd15782;
	add.s64 	%rd15922, %rd15921, %rd15783;
	add.s64 	%rd15923, %rd15922, %rd15784;
	add.s64 	%rd15924, %rd15923, %rd15785;
	add.s64 	%rd15925, %rd15924, %rd15839;
	add.s64 	%rd15926, %rd15925, %rd15777;
	add.s64 	%rd15927, %rd15926, %rd15778;
	add.s64 	%rd15928, %rd15927, %rd15918;
	cvt.u32.u64 	%r7335, %rd15928;
	and.b32  	%r7336, %r7335, 67108863;
	shr.u64 	%rd15929, %rd15928, 26;
	add.s64 	%rd15930, %rd15754, %rd15753;
	add.s64 	%rd15931, %rd15930, %rd15755;
	add.s64 	%rd15932, %rd15931, %rd15756;
	add.s64 	%rd15933, %rd15932, %rd15757;
	add.s64 	%rd15934, %rd15933, %rd15758;
	add.s64 	%rd15935, %rd15934, %rd15759;
	add.s64 	%rd15936, %rd15935, %rd15760;
	add.s64 	%rd15937, %rd15936, %rd15750;
	add.s64 	%rd15938, %rd15937, %rd15752;
	add.s64 	%rd15939, %rd15938, %rd15929;
	cvt.u32.u64 	%r7337, %rd15939;
	and.b32  	%r7338, %r7337, 33554431;
	shr.u64 	%rd15940, %rd15939, 25;
	and.b64  	%rd15941, %rd15940, 4294967295;
	mul.lo.s64 	%rd15942, %rd15941, 19;
	add.s64 	%rd15943, %rd15942, %rd15840;
	cvt.u32.u64 	%r7339, %rd15943;
	and.b32  	%r7340, %r7339, 67108863;
	shr.u64 	%rd15944, %rd15943, 26;
	cvt.u32.u64 	%r7341, %rd15944;
	add.s32 	%r7342, %r7322, %r7341;
	shr.u32 	%r7343, %r7342, 25;
	add.s32 	%r7344, %r7343, %r7324;
	and.b32  	%r7345, %r7342, 33554431;
	shr.u32 	%r7346, %r7344, 26;
	add.s32 	%r7347, %r7346, %r7326;
	and.b32  	%r7348, %r7344, 67108863;
	shr.u32 	%r7349, %r7347, 25;
	add.s32 	%r7350, %r7349, %r7328;
	and.b32  	%r7351, %r7347, 33554431;
	shr.u32 	%r7352, %r7350, 26;
	add.s32 	%r7353, %r7352, %r7330;
	and.b32  	%r7354, %r7350, 67108863;
	shr.u32 	%r7355, %r7353, 25;
	add.s32 	%r7356, %r7355, %r7332;
	and.b32  	%r7357, %r7353, 33554431;
	shr.u32 	%r7358, %r7356, 26;
	add.s32 	%r7359, %r7358, %r7334;
	and.b32  	%r7360, %r7356, 67108863;
	shr.u32 	%r7361, %r7359, 25;
	add.s32 	%r7362, %r7361, %r7336;
	and.b32  	%r7363, %r7359, 33554431;
	shr.u32 	%r7364, %r7362, 26;
	add.s32 	%r7365, %r7364, %r7338;
	and.b32  	%r7366, %r7362, 67108863;
	shr.u32 	%r7367, %r7365, 25;
	mad.lo.s32 	%r7368, %r7367, 19, %r7340;
	and.b32  	%r7369, %r7365, 33554431;
	shr.u32 	%r7370, %r7368, 26;
	add.s32 	%r7371, %r7370, %r7345;
	and.b32  	%r7372, %r7368, 67108863;
	shr.u32 	%r7373, %r7371, 25;
	add.s32 	%r7374, %r7373, %r7348;
	and.b32  	%r7375, %r7371, 33554431;
	shr.u32 	%r7376, %r7374, 26;
	add.s32 	%r7377, %r7376, %r7351;
	and.b32  	%r7378, %r7374, 67108863;
	shr.u32 	%r7379, %r7377, 25;
	add.s32 	%r7380, %r7379, %r7354;
	and.b32  	%r7381, %r7377, 33554431;
	shr.u32 	%r7382, %r7380, 26;
	add.s32 	%r7383, %r7382, %r7357;
	and.b32  	%r7384, %r7380, 67108863;
	shr.u32 	%r7385, %r7383, 25;
	add.s32 	%r7386, %r7385, %r7360;
	and.b32  	%r7387, %r7383, 33554431;
	shr.u32 	%r7388, %r7386, 26;
	add.s32 	%r7389, %r7388, %r7363;
	and.b32  	%r7390, %r7386, 67108863;
	shr.u32 	%r7391, %r7389, 25;
	add.s32 	%r7392, %r7391, %r7366;
	and.b32  	%r7393, %r7389, 33554431;
	shr.u32 	%r7394, %r7392, 26;
	add.s32 	%r7395, %r7394, %r7369;
	and.b32  	%r7396, %r7392, 67108863;
	shr.u32 	%r7397, %r7395, 25;
	and.b32  	%r7398, %r7395, 33554431;
	mad.lo.s32 	%r7399, %r7397, 19, %r7372;
	add.s32 	%r7400, %r7399, 19;
	shr.u32 	%r7401, %r7400, 26;
	add.s32 	%r7402, %r7401, %r7375;
	and.b32  	%r7403, %r7400, 67108863;
	shr.u32 	%r7404, %r7402, 25;
	add.s32 	%r7405, %r7404, %r7378;
	and.b32  	%r7406, %r7402, 33554431;
	shr.u32 	%r7407, %r7405, 26;
	add.s32 	%r7408, %r7407, %r7381;
	and.b32  	%r7409, %r7405, 67108863;
	shr.u32 	%r7410, %r7408, 25;
	add.s32 	%r7411, %r7410, %r7384;
	and.b32  	%r7412, %r7408, 33554431;
	shr.u32 	%r7413, %r7411, 26;
	add.s32 	%r7414, %r7413, %r7387;
	and.b32  	%r7415, %r7411, 67108863;
	shr.u32 	%r7416, %r7414, 25;
	add.s32 	%r7417, %r7416, %r7390;
	and.b32  	%r7418, %r7414, 33554431;
	shr.u32 	%r7419, %r7417, 26;
	add.s32 	%r7420, %r7419, %r7393;
	and.b32  	%r7421, %r7417, 67108863;
	shr.u32 	%r7422, %r7420, 25;
	add.s32 	%r7423, %r7422, %r7396;
	and.b32  	%r7424, %r7420, 33554431;
	shr.u32 	%r7425, %r7423, 26;
	add.s32 	%r7426, %r7425, %r7398;
	and.b32  	%r7427, %r7423, 67108863;
	shr.u32 	%r7428, %r7426, 25;
	mad.lo.s32 	%r7429, %r7428, 19, %r7403;
	add.s32 	%r7430, %r7429, 67108845;
	shr.u32 	%r7431, %r7430, 26;
	add.s32 	%r7432, %r7406, %r7431;
	add.s32 	%r7433, %r7432, 33554431;
	shr.u32 	%r7434, %r7433, 25;
	add.s32 	%r7435, %r7409, %r7434;
	add.s32 	%r7436, %r7435, 67108863;
	shr.u32 	%r7437, %r7436, 26;
	add.s32 	%r7438, %r7412, %r7437;
	add.s32 	%r7439, %r7438, 33554431;
	shr.u32 	%r7440, %r7439, 25;
	add.s32 	%r7441, %r7415, %r7440;
	add.s32 	%r7442, %r7441, 67108863;
	shr.u32 	%r7443, %r7442, 26;
	add.s32 	%r7444, %r7418, %r7443;
	add.s32 	%r7445, %r7444, 33554431;
	shr.u32 	%r7446, %r7445, 25;
	add.s32 	%r7447, %r7421, %r7446;
	add.s32 	%r7448, %r7447, 67108863;
	shr.u32 	%r7449, %r7448, 26;
	add.s32 	%r7450, %r7424, %r7449;
	add.s32 	%r7451, %r7450, 33554431;
	shr.u32 	%r7452, %r7451, 25;
	add.s32 	%r7453, %r7427, %r7452;
	add.s32 	%r7454, %r7453, 67108863;
	shr.u32 	%r7455, %r7454, 26;
	add.s32 	%r7456, %r7426, %r7455;
	and.b32  	%r7457, %r7430, 50331648;
	and.b32  	%r7458, %r7433, 29360128;
	and.b32  	%r7459, %r7436, 65011712;
	and.b32  	%r7460, %r7439, 33030144;
	and.b32  	%r7461, %r7445, 16777216;
	and.b32  	%r7462, %r7448, 58720256;
	and.b32  	%r7463, %r7451, 31457280;
	add.s32 	%r7464, %r7456, 33554431;
	and.b32  	%r7465, %r7454, 66060288;
	and.b32  	%r7466, %r7464, 33292288;
	cvt.u16.u32 	%rs1, %r7430;
	shr.u32 	%r7467, %r7430, 8;
	cvt.u16.u32 	%rs2, %r7467;
	shr.u32 	%r7468, %r7430, 16;
	cvt.u16.u32 	%rs3, %r7468;
	shr.u32 	%r7469, %r7457, 24;
	cvt.u16.u32 	%rs714, %r7433;
	shl.b16 	%rs715, %rs714, 2;
	cvt.u16.u32 	%rs716, %r7469;
	or.b16  	%rs4, %rs715, %rs716;
	shr.u32 	%r7470, %r7433, 6;
	cvt.u16.u32 	%rs5, %r7470;
	shr.u32 	%r7471, %r7433, 14;
	cvt.u16.u32 	%rs6, %r7471;
	shr.u32 	%r7472, %r7458, 22;
	cvt.u16.u32 	%rs717, %r7472;
	cvt.u16.u32 	%rs718, %r7436;
	shl.b16 	%rs719, %rs718, 3;
	or.b16  	%rs7, %rs719, %rs717;
	shr.u32 	%r7473, %r7436, 5;
	cvt.u16.u32 	%rs8, %r7473;
	shr.u32 	%r7474, %r7436, 13;
	cvt.u16.u32 	%rs9, %r7474;
	shr.u32 	%r7475, %r7459, 21;
	cvt.u16.u32 	%rs720, %r7475;
	cvt.u16.u32 	%rs721, %r7439;
	shl.b16 	%rs722, %rs721, 5;
	or.b16  	%rs10, %rs722, %rs720;
	shr.u32 	%r7476, %r7439, 3;
	cvt.u16.u32 	%rs11, %r7476;
	shr.u32 	%r7477, %r7439, 11;
	cvt.u16.u32 	%rs12, %r7477;
	shr.u32 	%r7478, %r7460, 19;
	cvt.u16.u32 	%rs723, %r7478;
	cvt.u16.u32 	%rs724, %r7442;
	shl.b16 	%rs725, %rs724, 6;
	or.b16  	%rs13, %rs725, %rs723;
	shr.u32 	%r7479, %r7442, 2;
	cvt.u16.u32 	%rs14, %r7479;
	shr.u32 	%r7480, %r7442, 10;
	cvt.u16.u32 	%rs15, %r7480;
	shr.u32 	%r7481, %r7442, 18;
	cvt.u16.u32 	%rs16, %r7481;
	mov.u64 	%rd15945, 0;
	and.b32  	%r7482, %r7480, 255;
	prmt.b32 	%r7483, %r7481, %r7482, 30212;
	and.b16  	%rs726, %rs13, 255;
	cvt.u32.u16 	%r7484, %rs726;
	prmt.b32 	%r7485, %r7479, %r7484, 30212;
	and.b32  	%r7486, %r7476, 255;
	prmt.b32 	%r7487, %r7477, %r7486, 30212;
	cvt.u32.u16 	%r7488, %rs10;
	and.b32  	%r7489, %r7474, 255;
	prmt.b32 	%r7490, %r7488, %r7489, 30212;
	and.b32  	%r7491, %r7470, 255;
	prmt.b32 	%r7492, %r7471, %r7491, 30212;
	and.b16  	%rs727, %rs7, 255;
	cvt.u32.u16 	%r7493, %rs727;
	prmt.b32 	%r7494, %r7473, %r7493, 30212;
	and.b32  	%r7495, %r7430, 255;
	prmt.b32 	%r7496, %r7467, %r7495, 30212;
	cvt.u32.u16 	%r7497, %rs4;
	and.b32  	%r7498, %r7468, 255;
	prmt.b32 	%r7499, %r7497, %r7498, 30212;
	prmt.b32 	%r7500, %r7494, %r7492, 4180;
	prmt.b32 	%r7501, %r7487, %r7490, 4180;
	prmt.b32 	%r7502, %r7483, %r7485, 4180;
	prmt.b32 	%r7503, %r7499, %r7496, 4180;
	st.local.v4.u32 	[%rd17858], {%r7503, %r7500, %r7501, %r7502};
	cvt.u16.u32 	%rs17, %r7445;
	shr.u32 	%r7504, %r7445, 8;
	cvt.u16.u32 	%rs18, %r7504;
	shr.u32 	%r7505, %r7445, 16;
	cvt.u16.u32 	%rs19, %r7505;
	shr.u32 	%r7506, %r7461, 24;
	cvt.u16.u32 	%rs728, %r7506;
	cvt.u16.u32 	%rs729, %r7448;
	shl.b16 	%rs730, %rs729, 1;
	or.b16  	%rs20, %rs730, %rs728;
	shr.u32 	%r7507, %r7448, 7;
	cvt.u16.u32 	%rs21, %r7507;
	shr.u32 	%r7508, %r7448, 15;
	cvt.u16.u32 	%rs22, %r7508;
	shr.u32 	%r7509, %r7462, 23;
	cvt.u16.u32 	%rs731, %r7509;
	cvt.u16.u32 	%rs732, %r7451;
	shl.b16 	%rs733, %rs732, 3;
	or.b16  	%rs23, %rs733, %rs731;
	shr.u32 	%r7510, %r7451, 5;
	cvt.u16.u32 	%rs24, %r7510;
	shr.u32 	%r7511, %r7451, 13;
	cvt.u16.u32 	%rs25, %r7511;
	shr.u32 	%r7512, %r7463, 21;
	cvt.u16.u32 	%rs734, %r7512;
	cvt.u16.u32 	%rs735, %r7454;
	shl.b16 	%rs736, %rs735, 4;
	or.b16  	%rs26, %rs736, %rs734;
	shr.u32 	%r7513, %r7454, 4;
	cvt.u16.u32 	%rs27, %r7513;
	shr.u32 	%r7514, %r7454, 12;
	cvt.u16.u32 	%rs28, %r7514;
	shr.u32 	%r7515, %r7465, 20;
	cvt.u16.u32 	%rs737, %r7515;
	cvt.u16.u32 	%rs738, %r7464;
	shl.b16 	%rs739, %rs738, 6;
	or.b16  	%rs29, %rs739, %rs737;
	shr.u32 	%r7516, %r7464, 2;
	cvt.u16.u32 	%rs30, %r7516;
	shr.u32 	%r7517, %r7464, 10;
	cvt.u16.u32 	%rs31, %r7517;
	shr.u32 	%r7518, %r7466, 18;
	cvt.u16.u32 	%rs740, %r7518;
	shr.u32 	%r7519, %r7320, 25;
	add.s32 	%r7520, %r7519, %r7302;
	and.b32  	%r7521, %r7320, 33554431;
	shr.u32 	%r7522, %r7520, 26;
	add.s32 	%r7523, %r7522, %r7304;
	and.b32  	%r7524, %r7520, 67108863;
	shr.u32 	%r7525, %r7523, 25;
	add.s32 	%r7526, %r7525, %r7306;
	and.b32  	%r7527, %r7523, 33554431;
	shr.u32 	%r7528, %r7526, 26;
	add.s32 	%r7529, %r7528, %r7308;
	and.b32  	%r7530, %r7526, 67108863;
	shr.u32 	%r7531, %r7529, 25;
	add.s32 	%r7532, %r7531, %r7310;
	and.b32  	%r7533, %r7529, 33554431;
	shr.u32 	%r7534, %r7532, 26;
	add.s32 	%r7535, %r7534, %r7312;
	and.b32  	%r7536, %r7532, 67108863;
	shr.u32 	%r7537, %r7535, 25;
	add.s32 	%r7538, %r7537, %r7314;
	and.b32  	%r7539, %r7535, 33554431;
	shr.u32 	%r7540, %r7538, 26;
	add.s32 	%r7541, %r7540, %r7316;
	and.b32  	%r7542, %r7538, 67108863;
	shr.u32 	%r7543, %r7541, 25;
	mad.lo.s32 	%r7544, %r7543, 19, %r7318;
	and.b32  	%r7545, %r7541, 33554431;
	shr.u32 	%r7546, %r7544, 26;
	add.s32 	%r7547, %r7546, %r7521;
	and.b32  	%r7548, %r7544, 67108863;
	shr.u32 	%r7549, %r7547, 25;
	add.s32 	%r7550, %r7549, %r7524;
	and.b32  	%r7551, %r7547, 33554431;
	shr.u32 	%r7552, %r7550, 26;
	add.s32 	%r7553, %r7552, %r7527;
	and.b32  	%r7554, %r7550, 67108863;
	shr.u32 	%r7555, %r7553, 25;
	add.s32 	%r7556, %r7555, %r7530;
	and.b32  	%r7557, %r7553, 33554431;
	shr.u32 	%r7558, %r7556, 26;
	add.s32 	%r7559, %r7558, %r7533;
	and.b32  	%r7560, %r7556, 67108863;
	shr.u32 	%r7561, %r7559, 25;
	add.s32 	%r7562, %r7561, %r7536;
	and.b32  	%r7563, %r7559, 33554431;
	shr.u32 	%r7564, %r7562, 26;
	add.s32 	%r7565, %r7564, %r7539;
	and.b32  	%r7566, %r7562, 67108863;
	shr.u32 	%r7567, %r7565, 25;
	add.s32 	%r7568, %r7567, %r7542;
	and.b32  	%r7569, %r7565, 33554431;
	shr.u32 	%r7570, %r7568, 26;
	add.s32 	%r7571, %r7570, %r7545;
	and.b32  	%r7572, %r7568, 67108863;
	shr.u32 	%r7573, %r7571, 25;
	and.b32  	%r7574, %r7571, 33554431;
	mad.lo.s32 	%r7575, %r7573, 19, %r7548;
	add.s32 	%r7576, %r7575, 19;
	shr.u32 	%r7577, %r7576, 26;
	add.s32 	%r7578, %r7577, %r7551;
	shr.u32 	%r7579, %r7578, 25;
	add.s32 	%r7580, %r7579, %r7554;
	shr.u32 	%r7581, %r7580, 26;
	add.s32 	%r7582, %r7581, %r7557;
	shr.u32 	%r7583, %r7582, 25;
	add.s32 	%r7584, %r7583, %r7560;
	shr.u32 	%r7585, %r7584, 26;
	add.s32 	%r7586, %r7585, %r7563;
	shr.u32 	%r7587, %r7586, 25;
	add.s32 	%r7588, %r7587, %r7566;
	shr.u32 	%r7589, %r7588, 26;
	add.s32 	%r7590, %r7589, %r7569;
	shr.u32 	%r7591, %r7590, 25;
	add.s32 	%r7592, %r7591, %r7572;
	shr.u32 	%r7593, %r7592, 26;
	add.s32 	%r7594, %r7593, %r7574;
	shr.u32 	%r7595, %r7594, 25;
	sub.s32 	%r7596, %r7576, %r7595;
	cvt.u16.u32 	%rs741, %r7596;
	shl.b16 	%rs742, %rs741, 7;
	or.b16  	%rs743, %rs742, %rs740;
	xor.b16  	%rs32, %rs743, -128;
	and.b16  	%rs744, %rs29, 255;
	cvt.u32.u16 	%r7597, %rs744;
	prmt.b32 	%r7598, %r7516, %r7597, 30212;
	and.b32  	%r7599, %r7517, 255;
	cvt.u32.u16 	%r7600, %rs32;
	prmt.b32 	%r7601, %r7600, %r7599, 30212;
	and.b32  	%r7602, %r7513, 255;
	prmt.b32 	%r7603, %r7514, %r7602, 30212;
	cvt.u32.u16 	%r7604, %rs26;
	and.b32  	%r7605, %r7511, 255;
	prmt.b32 	%r7606, %r7604, %r7605, 30212;
	and.b32  	%r7607, %r7507, 255;
	prmt.b32 	%r7608, %r7508, %r7607, 30212;
	and.b16  	%rs745, %rs23, 255;
	cvt.u32.u16 	%r7609, %rs745;
	prmt.b32 	%r7610, %r7510, %r7609, 30212;
	and.b32  	%r7611, %r7445, 255;
	prmt.b32 	%r7612, %r7504, %r7611, 30212;
	cvt.u32.u16 	%r7613, %rs20;
	and.b32  	%r7614, %r7505, 255;
	prmt.b32 	%r7615, %r7613, %r7614, 30212;
	prmt.b32 	%r7616, %r7615, %r7612, 4180;
	prmt.b32 	%r7617, %r7610, %r7608, 4180;
	prmt.b32 	%r7618, %r7603, %r7606, 4180;
	prmt.b32 	%r7619, %r7601, %r7598, 4180;
	st.local.v4.u32 	[%rd17858+16], {%r7616, %r7617, %r7618, %r7619};
	add.s64 	%rd200, %rd2, 136;
	mov.u64 	%rd17850, 128;
	mov.u64 	%rd15946, -4942790177534073029;
	st.local.u64 	[%rd2+136], %rd15946;
	mov.u64 	%rd15947, 4354685564936845355;
	st.local.u64 	[%rd2+144], %rd15947;
	mov.u64 	%rd15948, -6534734903238641935;
	st.local.u64 	[%rd2+152], %rd15948;
	mov.u64 	%rd15949, 5840696475078001361;
	st.local.u64 	[%rd2+160], %rd15949;
	mov.u64 	%rd15950, -7276294671716946913;
	st.local.u64 	[%rd2+168], %rd15950;
	mov.u64 	%rd15951, 2270897969802886507;
	st.local.u64 	[%rd2+176], %rd15951;
	mov.u64 	%rd15952, 6620516959819538809;
	st.local.u64 	[%rd2+184], %rd15952;
	mov.u64 	%rd15953, 7640891576939301148;
	st.local.u64 	[%rd2+128], %rd15953;
	st.local.u64 	[%rd2+192], %rd15945;
	st.local.u64 	[%rd2+200], %rd15945;
	st.local.u64 	[%rd2+208], %rd15945;
	mov.u64 	%rd15954, 20;
	st.local.u64 	[%rd2+216], %rd15954;
	mov.u64 	%rd17849, %rd2;

$L__BB3_31:
	.pragma "nounroll";
	mov.u16 	%rs746, 0;
	st.local.u8 	[%rd17849], %rs746;
	add.s64 	%rd17849, %rd17849, 1;
	add.s64 	%rd17850, %rd17850, -1;
	setp.ne.s64 	%p16, %rd17850, 0;
	@%p16 bra 	$L__BB3_31;

	ld.local.u64 	%rd15955, [%rd200+72];
	add.s64 	%rd15956, %rd15955, 1;
	st.local.u64 	[%rd200+72], %rd15956;
	add.s64 	%rd15957, %rd2, %rd15955;
	st.local.u8 	[%rd15957], %rs1;
	ld.local.u64 	%rd15958, [%rd200+72];
	add.s64 	%rd15959, %rd15958, 1;
	st.local.u64 	[%rd200+72], %rd15959;
	add.s64 	%rd15960, %rd2, %rd15958;
	st.local.u8 	[%rd15960], %rs2;
	ld.local.u64 	%rd15961, [%rd200+72];
	add.s64 	%rd15962, %rd15961, 1;
	st.local.u64 	[%rd200+72], %rd15962;
	add.s64 	%rd15963, %rd2, %rd15961;
	st.local.u8 	[%rd15963], %rs3;
	ld.local.u64 	%rd15964, [%rd200+72];
	add.s64 	%rd15965, %rd15964, 1;
	st.local.u64 	[%rd200+72], %rd15965;
	add.s64 	%rd15966, %rd2, %rd15964;
	st.local.u8 	[%rd15966], %rs4;
	ld.local.u64 	%rd15967, [%rd200+72];
	add.s64 	%rd15968, %rd15967, 1;
	st.local.u64 	[%rd200+72], %rd15968;
	add.s64 	%rd15969, %rd2, %rd15967;
	st.local.u8 	[%rd15969], %rs5;
	ld.local.u64 	%rd15970, [%rd200+72];
	add.s64 	%rd15971, %rd15970, 1;
	st.local.u64 	[%rd200+72], %rd15971;
	add.s64 	%rd15972, %rd2, %rd15970;
	st.local.u8 	[%rd15972], %rs6;
	ld.local.u64 	%rd15973, [%rd200+72];
	add.s64 	%rd15974, %rd15973, 1;
	st.local.u64 	[%rd200+72], %rd15974;
	add.s64 	%rd15975, %rd2, %rd15973;
	st.local.u8 	[%rd15975], %rs7;
	ld.local.u64 	%rd15976, [%rd200+72];
	add.s64 	%rd15977, %rd15976, 1;
	st.local.u64 	[%rd200+72], %rd15977;
	add.s64 	%rd15978, %rd2, %rd15976;
	st.local.u8 	[%rd15978], %rs8;
	ld.local.u64 	%rd15979, [%rd200+72];
	add.s64 	%rd15980, %rd15979, 1;
	st.local.u64 	[%rd200+72], %rd15980;
	add.s64 	%rd15981, %rd2, %rd15979;
	st.local.u8 	[%rd15981], %rs9;
	ld.local.u64 	%rd15982, [%rd200+72];
	add.s64 	%rd15983, %rd15982, 1;
	st.local.u64 	[%rd200+72], %rd15983;
	add.s64 	%rd15984, %rd2, %rd15982;
	st.local.u8 	[%rd15984], %rs10;
	ld.local.u64 	%rd15985, [%rd200+72];
	add.s64 	%rd15986, %rd15985, 1;
	st.local.u64 	[%rd200+72], %rd15986;
	add.s64 	%rd15987, %rd2, %rd15985;
	st.local.u8 	[%rd15987], %rs11;
	ld.local.u64 	%rd15988, [%rd200+72];
	add.s64 	%rd15989, %rd15988, 1;
	st.local.u64 	[%rd200+72], %rd15989;
	add.s64 	%rd15990, %rd2, %rd15988;
	st.local.u8 	[%rd15990], %rs12;
	ld.local.u64 	%rd15991, [%rd200+72];
	add.s64 	%rd15992, %rd15991, 1;
	st.local.u64 	[%rd200+72], %rd15992;
	add.s64 	%rd15993, %rd2, %rd15991;
	st.local.u8 	[%rd15993], %rs13;
	ld.local.u64 	%rd15994, [%rd200+72];
	add.s64 	%rd15995, %rd15994, 1;
	st.local.u64 	[%rd200+72], %rd15995;
	add.s64 	%rd15996, %rd2, %rd15994;
	st.local.u8 	[%rd15996], %rs14;
	ld.local.u64 	%rd15997, [%rd200+72];
	add.s64 	%rd15998, %rd15997, 1;
	st.local.u64 	[%rd200+72], %rd15998;
	add.s64 	%rd15999, %rd2, %rd15997;
	st.local.u8 	[%rd15999], %rs15;
	ld.local.u64 	%rd16000, [%rd200+72];
	add.s64 	%rd16001, %rd16000, 1;
	st.local.u64 	[%rd200+72], %rd16001;
	add.s64 	%rd16002, %rd2, %rd16000;
	st.local.u8 	[%rd16002], %rs16;
	ld.local.u64 	%rd16003, [%rd200+72];
	add.s64 	%rd16004, %rd16003, 1;
	st.local.u64 	[%rd200+72], %rd16004;
	add.s64 	%rd16005, %rd2, %rd16003;
	st.local.u8 	[%rd16005], %rs17;
	ld.local.u64 	%rd16006, [%rd200+72];
	add.s64 	%rd16007, %rd16006, 1;
	st.local.u64 	[%rd200+72], %rd16007;
	add.s64 	%rd16008, %rd2, %rd16006;
	st.local.u8 	[%rd16008], %rs18;
	ld.local.u64 	%rd16009, [%rd200+72];
	add.s64 	%rd16010, %rd16009, 1;
	st.local.u64 	[%rd200+72], %rd16010;
	add.s64 	%rd16011, %rd2, %rd16009;
	st.local.u8 	[%rd16011], %rs19;
	ld.local.u64 	%rd16012, [%rd200+72];
	add.s64 	%rd16013, %rd16012, 1;
	st.local.u64 	[%rd200+72], %rd16013;
	add.s64 	%rd16014, %rd2, %rd16012;
	st.local.u8 	[%rd16014], %rs20;
	ld.local.u64 	%rd16015, [%rd200+72];
	add.s64 	%rd16016, %rd16015, 1;
	st.local.u64 	[%rd200+72], %rd16016;
	add.s64 	%rd16017, %rd2, %rd16015;
	st.local.u8 	[%rd16017], %rs21;
	ld.local.u64 	%rd16018, [%rd200+72];
	add.s64 	%rd16019, %rd16018, 1;
	st.local.u64 	[%rd200+72], %rd16019;
	add.s64 	%rd16020, %rd2, %rd16018;
	st.local.u8 	[%rd16020], %rs22;
	ld.local.u64 	%rd16021, [%rd200+72];
	add.s64 	%rd16022, %rd16021, 1;
	st.local.u64 	[%rd200+72], %rd16022;
	add.s64 	%rd16023, %rd2, %rd16021;
	st.local.u8 	[%rd16023], %rs23;
	ld.local.u64 	%rd16024, [%rd200+72];
	add.s64 	%rd16025, %rd16024, 1;
	st.local.u64 	[%rd200+72], %rd16025;
	add.s64 	%rd16026, %rd2, %rd16024;
	st.local.u8 	[%rd16026], %rs24;
	ld.local.u64 	%rd16027, [%rd200+72];
	add.s64 	%rd16028, %rd16027, 1;
	st.local.u64 	[%rd200+72], %rd16028;
	add.s64 	%rd16029, %rd2, %rd16027;
	st.local.u8 	[%rd16029], %rs25;
	ld.local.u64 	%rd16030, [%rd200+72];
	add.s64 	%rd16031, %rd16030, 1;
	st.local.u64 	[%rd200+72], %rd16031;
	add.s64 	%rd16032, %rd2, %rd16030;
	st.local.u8 	[%rd16032], %rs26;
	ld.local.u64 	%rd16033, [%rd200+72];
	add.s64 	%rd16034, %rd16033, 1;
	st.local.u64 	[%rd200+72], %rd16034;
	add.s64 	%rd16035, %rd2, %rd16033;
	st.local.u8 	[%rd16035], %rs27;
	ld.local.u64 	%rd16036, [%rd200+72];
	add.s64 	%rd16037, %rd16036, 1;
	st.local.u64 	[%rd200+72], %rd16037;
	add.s64 	%rd16038, %rd2, %rd16036;
	st.local.u8 	[%rd16038], %rs28;
	ld.local.u64 	%rd16039, [%rd200+72];
	add.s64 	%rd16040, %rd16039, 1;
	st.local.u64 	[%rd200+72], %rd16040;
	add.s64 	%rd16041, %rd2, %rd16039;
	st.local.u8 	[%rd16041], %rs29;
	ld.local.u64 	%rd16042, [%rd200+72];
	add.s64 	%rd16043, %rd16042, 1;
	st.local.u64 	[%rd200+72], %rd16043;
	add.s64 	%rd16044, %rd2, %rd16042;
	st.local.u8 	[%rd16044], %rs30;
	ld.local.u64 	%rd16045, [%rd200+72];
	add.s64 	%rd16046, %rd16045, 1;
	st.local.u64 	[%rd200+72], %rd16046;
	add.s64 	%rd16047, %rd2, %rd16045;
	st.local.u8 	[%rd16047], %rs31;
	ld.local.u64 	%rd16048, [%rd200+72];
	add.s64 	%rd16049, %rd16048, 1;
	st.local.u64 	[%rd200+72], %rd16049;
	add.s64 	%rd16050, %rd2, %rd16048;
	st.local.u8 	[%rd16050], %rs32;
	ld.local.u64 	%rd17851, [%rd200+72];
	ld.local.u64 	%rd16051, [%rd200+56];
	add.s64 	%rd17852, %rd16051, %rd17851;
	st.local.u64 	[%rd200+56], %rd17852;
	setp.gt.u64 	%p17, %rd17851, 127;
	@%p17 bra 	$L__BB3_35;

$L__BB3_33:
	add.s64 	%rd16052, %rd17851, 1;
	st.local.u64 	[%rd200+72], %rd16052;
	add.s64 	%rd16053, %rd2, %rd17851;
	mov.u16 	%rs747, 0;
	st.local.u8 	[%rd16053], %rs747;
	ld.local.u64 	%rd17851, [%rd200+72];
	setp.lt.u64 	%p18, %rd17851, 128;
	@%p18 bra 	$L__BB3_33;

	ld.local.u64 	%rd17852, [%rd200+56];

$L__BB3_35:
	ld.local.u64 	%rd16054, [%rd200+64];
	ld.local.v4.u16 	{%rs748, %rs749, %rs750, %rs751}, [%rd200+-120];
	shr.u16 	%rs753, %rs748, 8;
	shr.u16 	%rs755, %rs749, 8;
	shr.u16 	%rs757, %rs750, 8;
	shr.u16 	%rs759, %rs751, 8;
	cvt.u64.u16 	%rd16055, %rs748;
	and.b64  	%rd16056, %rd16055, 255;
	cvt.u64.u16 	%rd16057, %rs753;
	bfi.b64 	%rd16058, %rd16057, %rd16056, 8, 8;
	cvt.u32.u16 	%r7620, %rs749;
	and.b32  	%r7621, %r7620, 255;
	mul.wide.u32 	%rd16059, %r7621, 65536;
	or.b64  	%rd16060, %rd16058, %rd16059;
	cvt.u32.u16 	%r7622, %rs755;
	mul.wide.u32 	%rd16061, %r7622, 16777216;
	or.b64  	%rd16062, %rd16060, %rd16061;
	cvt.u64.u16 	%rd16063, %rs750;
	shl.b64 	%rd16064, %rd16063, 32;
	and.b64  	%rd16065, %rd16064, 1095216660480;
	or.b64  	%rd16066, %rd16062, %rd16065;
	cvt.u64.u16 	%rd16067, %rs757;
	shl.b64 	%rd16068, %rd16067, 40;
	or.b64  	%rd16069, %rd16066, %rd16068;
	cvt.u64.u16 	%rd16070, %rs751;
	shl.b64 	%rd16071, %rd16070, 48;
	and.b64  	%rd16072, %rd16071, 71776119061217280;
	xor.b64  	%rd16073, %rd16069, %rd16072;
	cvt.u64.u16 	%rd16074, %rs759;
	shl.b64 	%rd16075, %rd16074, 56;
	xor.b64  	%rd16076, %rd16073, %rd16075;
	ld.local.u64 	%rd16077, [%rd200+32];
	ld.local.u64 	%rd16078, [%rd200];
	add.s64 	%rd16079, %rd16077, %rd16078;
	add.s64 	%rd16080, %rd16079, %rd16076;
	xor.b64  	%rd16081, %rd16054, %rd16080;
	ld.local.v4.u16 	{%rs760, %rs761, %rs762, %rs763}, [%rd200+-136];
	shr.u16 	%rs765, %rs760, 8;
	shr.u16 	%rs767, %rs761, 8;
	shr.u16 	%rs769, %rs762, 8;
	shr.u16 	%rs771, %rs763, 8;
	cvt.u64.u16 	%rd16082, %rs760;
	and.b64  	%rd16083, %rd16082, 255;
	cvt.u64.u16 	%rd16084, %rs765;
	bfi.b64 	%rd16085, %rd16084, %rd16083, 8, 8;
	cvt.u32.u16 	%r7623, %rs761;
	and.b32  	%r7624, %r7623, 255;
	mul.wide.u32 	%rd16086, %r7624, 65536;
	or.b64  	%rd16087, %rd16085, %rd16086;
	cvt.u32.u16 	%r7625, %rs767;
	mul.wide.u32 	%rd16088, %r7625, 16777216;
	or.b64  	%rd16089, %rd16087, %rd16088;
	cvt.u64.u16 	%rd16090, %rs762;
	shl.b64 	%rd16091, %rd16090, 32;
	and.b64  	%rd16092, %rd16091, 1095216660480;
	or.b64  	%rd16093, %rd16089, %rd16092;
	cvt.u64.u16 	%rd16094, %rs769;
	shl.b64 	%rd16095, %rd16094, 40;
	or.b64  	%rd16096, %rd16093, %rd16095;
	cvt.u64.u16 	%rd16097, %rs763;
	shl.b64 	%rd16098, %rd16097, 48;
	and.b64  	%rd16099, %rd16098, 71776119061217280;
	xor.b64  	%rd16100, %rd16096, %rd16099;
	cvt.u64.u16 	%rd16101, %rs771;
	shl.b64 	%rd16102, %rd16101, 56;
	xor.b64  	%rd16103, %rd16100, %rd16102;
	ld.local.v4.u16 	{%rs772, %rs773, %rs774, %rs775}, [%rd200+-128];
	shr.u16 	%rs777, %rs772, 8;
	shr.u16 	%rs779, %rs773, 8;
	shr.u16 	%rs781, %rs774, 8;
	shr.u16 	%rs783, %rs775, 8;
	cvt.u64.u16 	%rd16104, %rs772;
	and.b64  	%rd16105, %rd16104, 255;
	cvt.u64.u16 	%rd16106, %rs777;
	bfi.b64 	%rd16107, %rd16106, %rd16105, 8, 8;
	cvt.u32.u16 	%r7626, %rs773;
	and.b32  	%r7627, %r7626, 255;
	mul.wide.u32 	%rd16108, %r7627, 65536;
	or.b64  	%rd16109, %rd16107, %rd16108;
	cvt.u32.u16 	%r7628, %rs779;
	mul.wide.u32 	%rd16110, %r7628, 16777216;
	or.b64  	%rd16111, %rd16109, %rd16110;
	cvt.u64.u16 	%rd16112, %rs774;
	shl.b64 	%rd16113, %rd16112, 32;
	and.b64  	%rd16114, %rd16113, 1095216660480;
	or.b64  	%rd16115, %rd16111, %rd16114;
	cvt.u64.u16 	%rd16116, %rs781;
	shl.b64 	%rd16117, %rd16116, 40;
	or.b64  	%rd16118, %rd16115, %rd16117;
	cvt.u64.u16 	%rd16119, %rs775;
	shl.b64 	%rd16120, %rd16119, 48;
	and.b64  	%rd16121, %rd16120, 71776119061217280;
	xor.b64  	%rd16122, %rd16118, %rd16121;
	cvt.u64.u16 	%rd16123, %rs783;
	shl.b64 	%rd16124, %rd16123, 56;
	xor.b64  	%rd16125, %rd16122, %rd16124;
	ld.local.v4.u16 	{%rs784, %rs785, %rs786, %rs787}, [%rd200+-112];
	shr.u16 	%rs789, %rs784, 8;
	shr.u16 	%rs791, %rs785, 8;
	shr.u16 	%rs793, %rs786, 8;
	shr.u16 	%rs795, %rs787, 8;
	cvt.u64.u16 	%rd16126, %rs784;
	and.b64  	%rd16127, %rd16126, 255;
	cvt.u64.u16 	%rd16128, %rs789;
	bfi.b64 	%rd16129, %rd16128, %rd16127, 8, 8;
	cvt.u32.u16 	%r7629, %rs785;
	and.b32  	%r7630, %r7629, 255;
	mul.wide.u32 	%rd16130, %r7630, 65536;
	or.b64  	%rd16131, %rd16129, %rd16130;
	cvt.u32.u16 	%r7631, %rs791;
	mul.wide.u32 	%rd16132, %r7631, 16777216;
	or.b64  	%rd16133, %rd16131, %rd16132;
	cvt.u64.u16 	%rd16134, %rs786;
	shl.b64 	%rd16135, %rd16134, 32;
	and.b64  	%rd16136, %rd16135, 1095216660480;
	or.b64  	%rd16137, %rd16133, %rd16136;
	cvt.u64.u16 	%rd16138, %rs793;
	shl.b64 	%rd16139, %rd16138, 40;
	or.b64  	%rd16140, %rd16137, %rd16139;
	cvt.u64.u16 	%rd16141, %rs787;
	shl.b64 	%rd16142, %rd16141, 48;
	and.b64  	%rd16143, %rd16142, 71776119061217280;
	xor.b64  	%rd16144, %rd16140, %rd16143;
	cvt.u64.u16 	%rd16145, %rs795;
	shl.b64 	%rd16146, %rd16145, 56;
	xor.b64  	%rd16147, %rd16144, %rd16146;
	ld.local.v4.u16 	{%rs796, %rs797, %rs798, %rs799}, [%rd200+-104];
	shr.u16 	%rs801, %rs796, 8;
	shr.u16 	%rs803, %rs797, 8;
	shr.u16 	%rs805, %rs798, 8;
	shr.u16 	%rs807, %rs799, 8;
	cvt.u64.u16 	%rd16148, %rs796;
	and.b64  	%rd16149, %rd16148, 255;
	cvt.u64.u16 	%rd16150, %rs801;
	bfi.b64 	%rd16151, %rd16150, %rd16149, 8, 8;
	cvt.u32.u16 	%r7632, %rs797;
	and.b32  	%r7633, %r7632, 255;
	mul.wide.u32 	%rd16152, %r7633, 65536;
	or.b64  	%rd16153, %rd16151, %rd16152;
	cvt.u32.u16 	%r7634, %rs803;
	mul.wide.u32 	%rd16154, %r7634, 16777216;
	or.b64  	%rd16155, %rd16153, %rd16154;
	cvt.u64.u16 	%rd16156, %rs798;
	shl.b64 	%rd16157, %rd16156, 32;
	and.b64  	%rd16158, %rd16157, 1095216660480;
	or.b64  	%rd16159, %rd16155, %rd16158;
	cvt.u64.u16 	%rd16160, %rs805;
	shl.b64 	%rd16161, %rd16160, 40;
	or.b64  	%rd16162, %rd16159, %rd16161;
	cvt.u64.u16 	%rd16163, %rs799;
	shl.b64 	%rd16164, %rd16163, 48;
	and.b64  	%rd16165, %rd16164, 71776119061217280;
	xor.b64  	%rd16166, %rd16162, %rd16165;
	cvt.u64.u16 	%rd16167, %rs807;
	shl.b64 	%rd16168, %rd16167, 56;
	xor.b64  	%rd16169, %rd16166, %rd16168;
	ld.local.v4.u16 	{%rs808, %rs809, %rs810, %rs811}, [%rd200+-96];
	shr.u16 	%rs813, %rs808, 8;
	shr.u16 	%rs815, %rs809, 8;
	shr.u16 	%rs817, %rs810, 8;
	shr.u16 	%rs819, %rs811, 8;
	cvt.u64.u16 	%rd16170, %rs808;
	and.b64  	%rd16171, %rd16170, 255;
	cvt.u64.u16 	%rd16172, %rs813;
	bfi.b64 	%rd16173, %rd16172, %rd16171, 8, 8;
	cvt.u32.u16 	%r7635, %rs809;
	and.b32  	%r7636, %r7635, 255;
	mul.wide.u32 	%rd16174, %r7636, 65536;
	or.b64  	%rd16175, %rd16173, %rd16174;
	cvt.u32.u16 	%r7637, %rs815;
	mul.wide.u32 	%rd16176, %r7637, 16777216;
	or.b64  	%rd16177, %rd16175, %rd16176;
	cvt.u64.u16 	%rd16178, %rs810;
	shl.b64 	%rd16179, %rd16178, 32;
	and.b64  	%rd16180, %rd16179, 1095216660480;
	or.b64  	%rd16181, %rd16177, %rd16180;
	cvt.u64.u16 	%rd16182, %rs817;
	shl.b64 	%rd16183, %rd16182, 40;
	or.b64  	%rd16184, %rd16181, %rd16183;
	cvt.u64.u16 	%rd16185, %rs811;
	shl.b64 	%rd16186, %rd16185, 48;
	and.b64  	%rd16187, %rd16186, 71776119061217280;
	xor.b64  	%rd16188, %rd16184, %rd16187;
	cvt.u64.u16 	%rd16189, %rs819;
	shl.b64 	%rd16190, %rd16189, 56;
	xor.b64  	%rd16191, %rd16188, %rd16190;
	.pragma "used_bytes_mask 127";
	ld.local.v4.u16 	{%rs820, %rs821, %rs822, %rs823}, [%rd200+-88];
	shr.u16 	%rs825, %rs820, 8;
	shr.u16 	%rs827, %rs821, 8;
	shr.u16 	%rs829, %rs822, 8;
	cvt.u64.u16 	%rd16192, %rs820;
	and.b64  	%rd16193, %rd16192, 255;
	cvt.u64.u16 	%rd16194, %rs825;
	bfi.b64 	%rd16195, %rd16194, %rd16193, 8, 8;
	cvt.u32.u16 	%r7638, %rs821;
	and.b32  	%r7639, %r7638, 255;
	mul.wide.u32 	%rd16196, %r7639, 65536;
	or.b64  	%rd16197, %rd16195, %rd16196;
	cvt.u32.u16 	%r7640, %rs827;
	mul.wide.u32 	%rd16198, %r7640, 16777216;
	or.b64  	%rd16199, %rd16197, %rd16198;
	cvt.u64.u16 	%rd16200, %rs822;
	shl.b64 	%rd16201, %rd16200, 32;
	and.b64  	%rd16202, %rd16201, 1095216660480;
	or.b64  	%rd16203, %rd16199, %rd16202;
	cvt.u64.u16 	%rd16204, %rs829;
	shl.b64 	%rd16205, %rd16204, 40;
	or.b64  	%rd16206, %rd16203, %rd16205;
	cvt.u64.u16 	%rd16207, %rs823;
	shl.b64 	%rd16208, %rd16207, 48;
	and.b64  	%rd16209, %rd16208, 71776119061217280;
	xor.b64  	%rd16210, %rd16206, %rd16209;
	ld.local.u8 	%rd16211, [%rd200+-81];
	shl.b64 	%rd16212, %rd16211, 56;
	xor.b64  	%rd16213, %rd16210, %rd16212;
	ld.local.v4.u16 	{%rs831, %rs832, %rs833, %rs834}, [%rd200+-80];
	shr.u16 	%rs836, %rs831, 8;
	shr.u16 	%rs838, %rs832, 8;
	shr.u16 	%rs840, %rs833, 8;
	shr.u16 	%rs842, %rs834, 8;
	cvt.u64.u16 	%rd16214, %rs831;
	and.b64  	%rd16215, %rd16214, 255;
	cvt.u64.u16 	%rd16216, %rs836;
	bfi.b64 	%rd16217, %rd16216, %rd16215, 8, 8;
	cvt.u32.u16 	%r7641, %rs832;
	and.b32  	%r7642, %r7641, 255;
	mul.wide.u32 	%rd16218, %r7642, 65536;
	or.b64  	%rd16219, %rd16217, %rd16218;
	cvt.u32.u16 	%r7643, %rs838;
	mul.wide.u32 	%rd16220, %r7643, 16777216;
	or.b64  	%rd16221, %rd16219, %rd16220;
	cvt.u64.u16 	%rd16222, %rs833;
	shl.b64 	%rd16223, %rd16222, 32;
	and.b64  	%rd16224, %rd16223, 1095216660480;
	or.b64  	%rd16225, %rd16221, %rd16224;
	cvt.u64.u16 	%rd16226, %rs840;
	shl.b64 	%rd16227, %rd16226, 40;
	or.b64  	%rd16228, %rd16225, %rd16227;
	cvt.u64.u16 	%rd16229, %rs834;
	shl.b64 	%rd16230, %rd16229, 48;
	and.b64  	%rd16231, %rd16230, 71776119061217280;
	xor.b64  	%rd16232, %rd16228, %rd16231;
	cvt.u64.u16 	%rd16233, %rs842;
	shl.b64 	%rd16234, %rd16233, 56;
	xor.b64  	%rd16235, %rd16232, %rd16234;
	ld.local.v4.u16 	{%rs843, %rs844, %rs845, %rs846}, [%rd200+-72];
	shr.u16 	%rs848, %rs843, 8;
	shr.u16 	%rs850, %rs844, 8;
	shr.u16 	%rs852, %rs845, 8;
	shr.u16 	%rs854, %rs846, 8;
	cvt.u64.u16 	%rd16236, %rs843;
	and.b64  	%rd16237, %rd16236, 255;
	cvt.u64.u16 	%rd16238, %rs848;
	bfi.b64 	%rd16239, %rd16238, %rd16237, 8, 8;
	cvt.u32.u16 	%r7644, %rs844;
	and.b32  	%r7645, %r7644, 255;
	mul.wide.u32 	%rd16240, %r7645, 65536;
	or.b64  	%rd16241, %rd16239, %rd16240;
	cvt.u32.u16 	%r7646, %rs850;
	mul.wide.u32 	%rd16242, %r7646, 16777216;
	or.b64  	%rd16243, %rd16241, %rd16242;
	cvt.u64.u16 	%rd16244, %rs845;
	shl.b64 	%rd16245, %rd16244, 32;
	and.b64  	%rd16246, %rd16245, 1095216660480;
	or.b64  	%rd16247, %rd16243, %rd16246;
	cvt.u64.u16 	%rd16248, %rs852;
	shl.b64 	%rd16249, %rd16248, 40;
	or.b64  	%rd16250, %rd16247, %rd16249;
	cvt.u64.u16 	%rd16251, %rs846;
	shl.b64 	%rd16252, %rd16251, 48;
	and.b64  	%rd16253, %rd16252, 71776119061217280;
	xor.b64  	%rd16254, %rd16250, %rd16253;
	cvt.u64.u16 	%rd16255, %rs854;
	shl.b64 	%rd16256, %rd16255, 56;
	xor.b64  	%rd16257, %rd16254, %rd16256;
	ld.local.v4.u16 	{%rs855, %rs856, %rs857, %rs858}, [%rd200+-64];
	shr.u16 	%rs860, %rs855, 8;
	shr.u16 	%rs862, %rs856, 8;
	shr.u16 	%rs864, %rs857, 8;
	shr.u16 	%rs866, %rs858, 8;
	cvt.u64.u16 	%rd16258, %rs855;
	and.b64  	%rd16259, %rd16258, 255;
	cvt.u64.u16 	%rd16260, %rs860;
	bfi.b64 	%rd16261, %rd16260, %rd16259, 8, 8;
	cvt.u32.u16 	%r7647, %rs856;
	and.b32  	%r7648, %r7647, 255;
	mul.wide.u32 	%rd16262, %r7648, 65536;
	or.b64  	%rd16263, %rd16261, %rd16262;
	cvt.u32.u16 	%r7649, %rs862;
	mul.wide.u32 	%rd16264, %r7649, 16777216;
	or.b64  	%rd16265, %rd16263, %rd16264;
	cvt.u64.u16 	%rd16266, %rs857;
	shl.b64 	%rd16267, %rd16266, 32;
	and.b64  	%rd16268, %rd16267, 1095216660480;
	or.b64  	%rd16269, %rd16265, %rd16268;
	cvt.u64.u16 	%rd16270, %rs864;
	shl.b64 	%rd16271, %rd16270, 40;
	or.b64  	%rd16272, %rd16269, %rd16271;
	cvt.u64.u16 	%rd16273, %rs858;
	shl.b64 	%rd16274, %rd16273, 48;
	and.b64  	%rd16275, %rd16274, 71776119061217280;
	xor.b64  	%rd16276, %rd16272, %rd16275;
	cvt.u64.u16 	%rd16277, %rs866;
	shl.b64 	%rd16278, %rd16277, 56;
	xor.b64  	%rd16279, %rd16276, %rd16278;
	ld.local.v4.u16 	{%rs867, %rs868, %rs869, %rs870}, [%rd200+-56];
	shr.u16 	%rs872, %rs867, 8;
	shr.u16 	%rs874, %rs868, 8;
	shr.u16 	%rs876, %rs869, 8;
	shr.u16 	%rs878, %rs870, 8;
	cvt.u64.u16 	%rd16280, %rs867;
	and.b64  	%rd16281, %rd16280, 255;
	cvt.u64.u16 	%rd16282, %rs872;
	bfi.b64 	%rd16283, %rd16282, %rd16281, 8, 8;
	cvt.u32.u16 	%r7650, %rs868;
	and.b32  	%r7651, %r7650, 255;
	mul.wide.u32 	%rd16284, %r7651, 65536;
	or.b64  	%rd16285, %rd16283, %rd16284;
	cvt.u32.u16 	%r7652, %rs874;
	mul.wide.u32 	%rd16286, %r7652, 16777216;
	or.b64  	%rd16287, %rd16285, %rd16286;
	cvt.u64.u16 	%rd16288, %rs869;
	shl.b64 	%rd16289, %rd16288, 32;
	and.b64  	%rd16290, %rd16289, 1095216660480;
	or.b64  	%rd16291, %rd16287, %rd16290;
	cvt.u64.u16 	%rd16292, %rs876;
	shl.b64 	%rd16293, %rd16292, 40;
	or.b64  	%rd16294, %rd16291, %rd16293;
	cvt.u64.u16 	%rd16295, %rs870;
	shl.b64 	%rd16296, %rd16295, 48;
	and.b64  	%rd16297, %rd16296, 71776119061217280;
	xor.b64  	%rd16298, %rd16294, %rd16297;
	cvt.u64.u16 	%rd16299, %rs878;
	shl.b64 	%rd16300, %rd16299, 56;
	xor.b64  	%rd16301, %rd16298, %rd16300;
	ld.local.v4.u16 	{%rs879, %rs880, %rs881, %rs882}, [%rd200+-48];
	shr.u16 	%rs884, %rs879, 8;
	shr.u16 	%rs886, %rs880, 8;
	shr.u16 	%rs888, %rs881, 8;
	shr.u16 	%rs890, %rs882, 8;
	cvt.u64.u16 	%rd16302, %rs879;
	and.b64  	%rd16303, %rd16302, 255;
	cvt.u64.u16 	%rd16304, %rs884;
	bfi.b64 	%rd16305, %rd16304, %rd16303, 8, 8;
	cvt.u32.u16 	%r7653, %rs880;
	and.b32  	%r7654, %r7653, 255;
	mul.wide.u32 	%rd16306, %r7654, 65536;
	or.b64  	%rd16307, %rd16305, %rd16306;
	cvt.u32.u16 	%r7655, %rs886;
	mul.wide.u32 	%rd16308, %r7655, 16777216;
	or.b64  	%rd16309, %rd16307, %rd16308;
	cvt.u64.u16 	%rd16310, %rs881;
	shl.b64 	%rd16311, %rd16310, 32;
	and.b64  	%rd16312, %rd16311, 1095216660480;
	or.b64  	%rd16313, %rd16309, %rd16312;
	cvt.u64.u16 	%rd16314, %rs888;
	shl.b64 	%rd16315, %rd16314, 40;
	or.b64  	%rd16316, %rd16313, %rd16315;
	cvt.u64.u16 	%rd16317, %rs882;
	shl.b64 	%rd16318, %rd16317, 48;
	and.b64  	%rd16319, %rd16318, 71776119061217280;
	xor.b64  	%rd16320, %rd16316, %rd16319;
	cvt.u64.u16 	%rd16321, %rs890;
	shl.b64 	%rd16322, %rd16321, 56;
	xor.b64  	%rd16323, %rd16320, %rd16322;
	ld.local.v4.u16 	{%rs891, %rs892, %rs893, %rs894}, [%rd200+-40];
	shr.u16 	%rs896, %rs891, 8;
	shr.u16 	%rs898, %rs892, 8;
	shr.u16 	%rs900, %rs893, 8;
	shr.u16 	%rs902, %rs894, 8;
	cvt.u64.u16 	%rd16324, %rs891;
	and.b64  	%rd16325, %rd16324, 255;
	cvt.u64.u16 	%rd16326, %rs896;
	bfi.b64 	%rd16327, %rd16326, %rd16325, 8, 8;
	cvt.u32.u16 	%r7656, %rs892;
	and.b32  	%r7657, %r7656, 255;
	mul.wide.u32 	%rd16328, %r7657, 65536;
	or.b64  	%rd16329, %rd16327, %rd16328;
	cvt.u32.u16 	%r7658, %rs898;
	mul.wide.u32 	%rd16330, %r7658, 16777216;
	or.b64  	%rd16331, %rd16329, %rd16330;
	cvt.u64.u16 	%rd16332, %rs893;
	shl.b64 	%rd16333, %rd16332, 32;
	and.b64  	%rd16334, %rd16333, 1095216660480;
	or.b64  	%rd16335, %rd16331, %rd16334;
	cvt.u64.u16 	%rd16336, %rs900;
	shl.b64 	%rd16337, %rd16336, 40;
	or.b64  	%rd16338, %rd16335, %rd16337;
	cvt.u64.u16 	%rd16339, %rs894;
	shl.b64 	%rd16340, %rd16339, 48;
	and.b64  	%rd16341, %rd16340, 71776119061217280;
	xor.b64  	%rd16342, %rd16338, %rd16341;
	cvt.u64.u16 	%rd16343, %rs902;
	shl.b64 	%rd16344, %rd16343, 56;
	xor.b64  	%rd16345, %rd16342, %rd16344;
	ld.local.v4.u16 	{%rs903, %rs904, %rs905, %rs906}, [%rd200+-32];
	shr.u16 	%rs908, %rs903, 8;
	shr.u16 	%rs910, %rs904, 8;
	shr.u16 	%rs912, %rs905, 8;
	shr.u16 	%rs914, %rs906, 8;
	cvt.u64.u16 	%rd16346, %rs903;
	and.b64  	%rd16347, %rd16346, 255;
	cvt.u64.u16 	%rd16348, %rs908;
	bfi.b64 	%rd16349, %rd16348, %rd16347, 8, 8;
	cvt.u32.u16 	%r7659, %rs904;
	and.b32  	%r7660, %r7659, 255;
	mul.wide.u32 	%rd16350, %r7660, 65536;
	or.b64  	%rd16351, %rd16349, %rd16350;
	cvt.u32.u16 	%r7661, %rs910;
	mul.wide.u32 	%rd16352, %r7661, 16777216;
	or.b64  	%rd16353, %rd16351, %rd16352;
	cvt.u64.u16 	%rd16354, %rs905;
	shl.b64 	%rd16355, %rd16354, 32;
	and.b64  	%rd16356, %rd16355, 1095216660480;
	or.b64  	%rd16357, %rd16353, %rd16356;
	cvt.u64.u16 	%rd16358, %rs912;
	shl.b64 	%rd16359, %rd16358, 40;
	or.b64  	%rd16360, %rd16357, %rd16359;
	cvt.u64.u16 	%rd16361, %rs906;
	shl.b64 	%rd16362, %rd16361, 48;
	and.b64  	%rd16363, %rd16362, 71776119061217280;
	xor.b64  	%rd16364, %rd16360, %rd16363;
	cvt.u64.u16 	%rd16365, %rs914;
	shl.b64 	%rd16366, %rd16365, 56;
	xor.b64  	%rd16367, %rd16364, %rd16366;
	.pragma "used_bytes_mask 127";
	ld.local.v4.u16 	{%rs915, %rs916, %rs917, %rs918}, [%rd200+-24];
	shr.u16 	%rs920, %rs915, 8;
	shr.u16 	%rs922, %rs916, 8;
	shr.u16 	%rs924, %rs917, 8;
	cvt.u64.u16 	%rd16368, %rs915;
	and.b64  	%rd16369, %rd16368, 255;
	cvt.u64.u16 	%rd16370, %rs920;
	bfi.b64 	%rd16371, %rd16370, %rd16369, 8, 8;
	cvt.u32.u16 	%r7662, %rs916;
	and.b32  	%r7663, %r7662, 255;
	mul.wide.u32 	%rd16372, %r7663, 65536;
	or.b64  	%rd16373, %rd16371, %rd16372;
	cvt.u32.u16 	%r7664, %rs922;
	mul.wide.u32 	%rd16374, %r7664, 16777216;
	or.b64  	%rd16375, %rd16373, %rd16374;
	cvt.u64.u16 	%rd16376, %rs917;
	shl.b64 	%rd16377, %rd16376, 32;
	and.b64  	%rd16378, %rd16377, 1095216660480;
	or.b64  	%rd16379, %rd16375, %rd16378;
	cvt.u64.u16 	%rd16380, %rs924;
	shl.b64 	%rd16381, %rd16380, 40;
	or.b64  	%rd16382, %rd16379, %rd16381;
	cvt.u64.u16 	%rd16383, %rs918;
	shl.b64 	%rd16384, %rd16383, 48;
	and.b64  	%rd16385, %rd16384, 71776119061217280;
	xor.b64  	%rd16386, %rd16382, %rd16385;
	ld.local.u8 	%rd16387, [%rd200+-17];
	shl.b64 	%rd16388, %rd16387, 56;
	xor.b64  	%rd16389, %rd16386, %rd16388;
	ld.local.v4.u16 	{%rs926, %rs927, %rs928, %rs929}, [%rd200+-16];
	shr.u16 	%rs931, %rs926, 8;
	shr.u16 	%rs933, %rs927, 8;
	shr.u16 	%rs935, %rs928, 8;
	shr.u16 	%rs937, %rs929, 8;
	cvt.u64.u16 	%rd16390, %rs926;
	and.b64  	%rd16391, %rd16390, 255;
	cvt.u64.u16 	%rd16392, %rs931;
	bfi.b64 	%rd16393, %rd16392, %rd16391, 8, 8;
	cvt.u32.u16 	%r7665, %rs927;
	and.b32  	%r7666, %r7665, 255;
	mul.wide.u32 	%rd16394, %r7666, 65536;
	or.b64  	%rd16395, %rd16393, %rd16394;
	cvt.u32.u16 	%r7667, %rs933;
	mul.wide.u32 	%rd16396, %r7667, 16777216;
	or.b64  	%rd16397, %rd16395, %rd16396;
	cvt.u64.u16 	%rd16398, %rs928;
	shl.b64 	%rd16399, %rd16398, 32;
	and.b64  	%rd16400, %rd16399, 1095216660480;
	or.b64  	%rd16401, %rd16397, %rd16400;
	cvt.u64.u16 	%rd16402, %rs935;
	shl.b64 	%rd16403, %rd16402, 40;
	or.b64  	%rd16404, %rd16401, %rd16403;
	cvt.u64.u16 	%rd16405, %rs929;
	shl.b64 	%rd16406, %rd16405, 48;
	and.b64  	%rd16407, %rd16406, 71776119061217280;
	xor.b64  	%rd16408, %rd16404, %rd16407;
	cvt.u64.u16 	%rd16409, %rs937;
	shl.b64 	%rd16410, %rd16409, 56;
	xor.b64  	%rd16411, %rd16408, %rd16410;
	ld.local.u64 	%rd16412, [%rd200+24];
	ld.local.u64 	%rd16413, [%rd200+-8];
	add.s64 	%rd16414, %rd16412, %rd16413;
	add.s64 	%rd16415, %rd16414, %rd16103;
	xor.b64  	%rd16416, %rd17852, %rd16415;
	xor.b64  	%rd16417, %rd16416, 5840696475078001361;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7668,%dummy}, %rd16417;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7669}, %rd16417;
	}
	mov.b64 	%rd16418, {%r7669, %r7668};
	add.s64 	%rd16419, %rd16418, 7640891576956012808;
	xor.b64  	%rd16420, %rd16412, %rd16419;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7670,%dummy}, %rd16420;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7671}, %rd16420;
	}
	shf.r.wrap.b32 	%r7672, %r7671, %r7670, 24;
	shf.r.wrap.b32 	%r7673, %r7670, %r7671, 24;
	mov.b64 	%rd16421, {%r7673, %r7672};
	add.s64 	%rd16422, %rd16415, %rd16421;
	add.s64 	%rd16423, %rd16422, %rd16125;
	xor.b64  	%rd16424, %rd16418, %rd16423;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7674,%dummy}, %rd16424;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7675}, %rd16424;
	}
	shf.r.wrap.b32 	%r7676, %r7675, %r7674, 16;
	shf.r.wrap.b32 	%r7677, %r7674, %r7675, 16;
	mov.b64 	%rd16425, {%r7677, %r7676};
	add.s64 	%rd16426, %rd16419, %rd16425;
	xor.b64  	%rd16427, %rd16421, %rd16426;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7678}, %rd16427;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7679,%dummy}, %rd16427;
	}
	shf.l.wrap.b32 	%r7680, %r7679, %r7678, 1;
	shf.l.wrap.b32 	%r7681, %r7678, %r7679, 1;
	mov.b64 	%rd16428, {%r7681, %r7680};
	xor.b64  	%rd16429, %rd16081, -7276294671716946913;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7682,%dummy}, %rd16429;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7683}, %rd16429;
	}
	mov.b64 	%rd16430, {%r7683, %r7682};
	add.s64 	%rd16431, %rd16430, -4942790177534073029;
	xor.b64  	%rd16432, %rd16077, %rd16431;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7684,%dummy}, %rd16432;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7685}, %rd16432;
	}
	shf.r.wrap.b32 	%r7686, %r7685, %r7684, 24;
	shf.r.wrap.b32 	%r7687, %r7684, %r7685, 24;
	mov.b64 	%rd16433, {%r7687, %r7686};
	add.s64 	%rd16434, %rd16080, %rd16433;
	add.s64 	%rd16435, %rd16434, %rd16147;
	xor.b64  	%rd16436, %rd16430, %rd16435;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7688,%dummy}, %rd16436;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7689}, %rd16436;
	}
	shf.r.wrap.b32 	%r7690, %r7689, %r7688, 16;
	shf.r.wrap.b32 	%r7691, %r7688, %r7689, 16;
	mov.b64 	%rd16437, {%r7691, %r7690};
	add.s64 	%rd16438, %rd16431, %rd16437;
	xor.b64  	%rd16439, %rd16433, %rd16438;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7692}, %rd16439;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7693,%dummy}, %rd16439;
	}
	shf.l.wrap.b32 	%r7694, %r7693, %r7692, 1;
	shf.l.wrap.b32 	%r7695, %r7692, %r7693, 1;
	mov.b64 	%rd16440, {%r7695, %r7694};
	ld.local.u64 	%rd16441, [%rd200+40];
	ld.local.u64 	%rd16442, [%rd200+8];
	add.s64 	%rd16443, %rd16441, %rd16442;
	add.s64 	%rd16444, %rd16443, %rd16169;
	xor.b64  	%rd16445, %rd16444, -2270897969802886508;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7696,%dummy}, %rd16445;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7697}, %rd16445;
	}
	mov.b64 	%rd16446, {%r7697, %r7696};
	add.s64 	%rd16447, %rd16446, 4354685564936845355;
	xor.b64  	%rd16448, %rd16441, %rd16447;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7698,%dummy}, %rd16448;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7699}, %rd16448;
	}
	shf.r.wrap.b32 	%r7700, %r7699, %r7698, 24;
	shf.r.wrap.b32 	%r7701, %r7698, %r7699, 24;
	mov.b64 	%rd16449, {%r7701, %r7700};
	add.s64 	%rd16450, %rd16444, %rd16449;
	add.s64 	%rd16451, %rd16450, %rd16191;
	xor.b64  	%rd16452, %rd16446, %rd16451;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7702,%dummy}, %rd16452;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7703}, %rd16452;
	}
	shf.r.wrap.b32 	%r7704, %r7703, %r7702, 16;
	shf.r.wrap.b32 	%r7705, %r7702, %r7703, 16;
	mov.b64 	%rd16453, {%r7705, %r7704};
	add.s64 	%rd16454, %rd16447, %rd16453;
	xor.b64  	%rd16455, %rd16449, %rd16454;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7706}, %rd16455;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7707,%dummy}, %rd16455;
	}
	shf.l.wrap.b32 	%r7708, %r7707, %r7706, 1;
	shf.l.wrap.b32 	%r7709, %r7706, %r7707, 1;
	mov.b64 	%rd16456, {%r7709, %r7708};
	ld.local.u64 	%rd16457, [%rd200+48];
	ld.local.u64 	%rd16458, [%rd200+16];
	add.s64 	%rd16459, %rd16457, %rd16458;
	add.s64 	%rd16460, %rd16459, %rd16213;
	xor.b64  	%rd16461, %rd16460, 6620516959819538809;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7710,%dummy}, %rd16461;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7711}, %rd16461;
	}
	mov.b64 	%rd16462, {%r7711, %r7710};
	add.s64 	%rd16463, %rd16462, -6534734903238641935;
	xor.b64  	%rd16464, %rd16457, %rd16463;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7712,%dummy}, %rd16464;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7713}, %rd16464;
	}
	shf.r.wrap.b32 	%r7714, %r7713, %r7712, 24;
	shf.r.wrap.b32 	%r7715, %r7712, %r7713, 24;
	mov.b64 	%rd16465, {%r7715, %r7714};
	add.s64 	%rd16466, %rd16460, %rd16465;
	add.s64 	%rd16467, %rd16466, %rd16235;
	xor.b64  	%rd16468, %rd16462, %rd16467;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7716,%dummy}, %rd16468;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7717}, %rd16468;
	}
	shf.r.wrap.b32 	%r7718, %r7717, %r7716, 16;
	shf.r.wrap.b32 	%r7719, %r7716, %r7717, 16;
	mov.b64 	%rd16469, {%r7719, %r7718};
	add.s64 	%rd16470, %rd16463, %rd16469;
	xor.b64  	%rd16471, %rd16465, %rd16470;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7720}, %rd16471;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7721,%dummy}, %rd16471;
	}
	shf.l.wrap.b32 	%r7722, %r7721, %r7720, 1;
	shf.l.wrap.b32 	%r7723, %r7720, %r7721, 1;
	mov.b64 	%rd16472, {%r7723, %r7722};
	add.s64 	%rd16473, %rd16440, %rd16423;
	add.s64 	%rd16474, %rd16473, %rd16257;
	xor.b64  	%rd16475, %rd16469, %rd16474;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7724,%dummy}, %rd16475;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7725}, %rd16475;
	}
	mov.b64 	%rd16476, {%r7725, %r7724};
	add.s64 	%rd16477, %rd16454, %rd16476;
	xor.b64  	%rd16478, %rd16440, %rd16477;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7726,%dummy}, %rd16478;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7727}, %rd16478;
	}
	shf.r.wrap.b32 	%r7728, %r7727, %r7726, 24;
	shf.r.wrap.b32 	%r7729, %r7726, %r7727, 24;
	mov.b64 	%rd16479, {%r7729, %r7728};
	add.s64 	%rd16480, %rd16474, %rd16479;
	add.s64 	%rd16481, %rd16480, %rd16279;
	xor.b64  	%rd16482, %rd16476, %rd16481;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7730,%dummy}, %rd16482;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7731}, %rd16482;
	}
	shf.r.wrap.b32 	%r7732, %r7731, %r7730, 16;
	shf.r.wrap.b32 	%r7733, %r7730, %r7731, 16;
	mov.b64 	%rd16483, {%r7733, %r7732};
	add.s64 	%rd16484, %rd16477, %rd16483;
	xor.b64  	%rd16485, %rd16479, %rd16484;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7734}, %rd16485;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7735,%dummy}, %rd16485;
	}
	shf.l.wrap.b32 	%r7736, %r7735, %r7734, 1;
	shf.l.wrap.b32 	%r7737, %r7734, %r7735, 1;
	mov.b64 	%rd16486, {%r7737, %r7736};
	add.s64 	%rd16487, %rd16456, %rd16435;
	add.s64 	%rd16488, %rd16487, %rd16301;
	xor.b64  	%rd16489, %rd16425, %rd16488;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7738,%dummy}, %rd16489;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7739}, %rd16489;
	}
	mov.b64 	%rd16490, {%r7739, %r7738};
	add.s64 	%rd16491, %rd16470, %rd16490;
	xor.b64  	%rd16492, %rd16456, %rd16491;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7740,%dummy}, %rd16492;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7741}, %rd16492;
	}
	shf.r.wrap.b32 	%r7742, %r7741, %r7740, 24;
	shf.r.wrap.b32 	%r7743, %r7740, %r7741, 24;
	mov.b64 	%rd16493, {%r7743, %r7742};
	add.s64 	%rd16494, %rd16488, %rd16493;
	add.s64 	%rd16495, %rd16494, %rd16323;
	xor.b64  	%rd16496, %rd16490, %rd16495;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7744,%dummy}, %rd16496;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7745}, %rd16496;
	}
	shf.r.wrap.b32 	%r7746, %r7745, %r7744, 16;
	shf.r.wrap.b32 	%r7747, %r7744, %r7745, 16;
	mov.b64 	%rd16497, {%r7747, %r7746};
	add.s64 	%rd16498, %rd16491, %rd16497;
	xor.b64  	%rd16499, %rd16493, %rd16498;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7748}, %rd16499;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7749,%dummy}, %rd16499;
	}
	shf.l.wrap.b32 	%r7750, %r7749, %r7748, 1;
	shf.l.wrap.b32 	%r7751, %r7748, %r7749, 1;
	mov.b64 	%rd16500, {%r7751, %r7750};
	add.s64 	%rd16501, %rd16472, %rd16451;
	add.s64 	%rd16502, %rd16501, %rd16345;
	xor.b64  	%rd16503, %rd16437, %rd16502;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7752,%dummy}, %rd16503;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7753}, %rd16503;
	}
	mov.b64 	%rd16504, {%r7753, %r7752};
	add.s64 	%rd16505, %rd16426, %rd16504;
	xor.b64  	%rd16506, %rd16472, %rd16505;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7754,%dummy}, %rd16506;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7755}, %rd16506;
	}
	shf.r.wrap.b32 	%r7756, %r7755, %r7754, 24;
	shf.r.wrap.b32 	%r7757, %r7754, %r7755, 24;
	mov.b64 	%rd16507, {%r7757, %r7756};
	add.s64 	%rd16508, %rd16502, %rd16507;
	add.s64 	%rd16509, %rd16508, %rd16367;
	xor.b64  	%rd16510, %rd16504, %rd16509;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7758,%dummy}, %rd16510;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7759}, %rd16510;
	}
	shf.r.wrap.b32 	%r7760, %r7759, %r7758, 16;
	shf.r.wrap.b32 	%r7761, %r7758, %r7759, 16;
	mov.b64 	%rd16511, {%r7761, %r7760};
	add.s64 	%rd16512, %rd16505, %rd16511;
	xor.b64  	%rd16513, %rd16507, %rd16512;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7762}, %rd16513;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7763,%dummy}, %rd16513;
	}
	shf.l.wrap.b32 	%r7764, %r7763, %r7762, 1;
	shf.l.wrap.b32 	%r7765, %r7762, %r7763, 1;
	mov.b64 	%rd16514, {%r7765, %r7764};
	add.s64 	%rd16515, %rd16428, %rd16467;
	add.s64 	%rd16516, %rd16515, %rd16389;
	xor.b64  	%rd16517, %rd16453, %rd16516;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7766,%dummy}, %rd16517;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7767}, %rd16517;
	}
	mov.b64 	%rd16518, {%r7767, %r7766};
	add.s64 	%rd16519, %rd16438, %rd16518;
	xor.b64  	%rd16520, %rd16428, %rd16519;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7768,%dummy}, %rd16520;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7769}, %rd16520;
	}
	shf.r.wrap.b32 	%r7770, %r7769, %r7768, 24;
	shf.r.wrap.b32 	%r7771, %r7768, %r7769, 24;
	mov.b64 	%rd16521, {%r7771, %r7770};
	add.s64 	%rd16522, %rd16516, %rd16521;
	add.s64 	%rd16523, %rd16522, %rd16411;
	xor.b64  	%rd16524, %rd16518, %rd16523;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7772,%dummy}, %rd16524;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7773}, %rd16524;
	}
	shf.r.wrap.b32 	%r7774, %r7773, %r7772, 16;
	shf.r.wrap.b32 	%r7775, %r7772, %r7773, 16;
	mov.b64 	%rd16525, {%r7775, %r7774};
	add.s64 	%rd16526, %rd16519, %rd16525;
	xor.b64  	%rd16527, %rd16521, %rd16526;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7776}, %rd16527;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7777,%dummy}, %rd16527;
	}
	shf.l.wrap.b32 	%r7778, %r7777, %r7776, 1;
	shf.l.wrap.b32 	%r7779, %r7776, %r7777, 1;
	mov.b64 	%rd16528, {%r7779, %r7778};
	add.s64 	%rd16529, %rd16528, %rd16481;
	add.s64 	%rd16530, %rd16529, %rd16389;
	xor.b64  	%rd16531, %rd16497, %rd16530;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7780,%dummy}, %rd16531;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7781}, %rd16531;
	}
	mov.b64 	%rd16532, {%r7781, %r7780};
	add.s64 	%rd16533, %rd16512, %rd16532;
	xor.b64  	%rd16534, %rd16528, %rd16533;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7782,%dummy}, %rd16534;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7783}, %rd16534;
	}
	shf.r.wrap.b32 	%r7784, %r7783, %r7782, 24;
	shf.r.wrap.b32 	%r7785, %r7782, %r7783, 24;
	mov.b64 	%rd16535, {%r7785, %r7784};
	add.s64 	%rd16536, %rd16530, %rd16535;
	add.s64 	%rd16537, %rd16536, %rd16301;
	xor.b64  	%rd16538, %rd16532, %rd16537;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7786,%dummy}, %rd16538;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7787}, %rd16538;
	}
	shf.r.wrap.b32 	%r7788, %r7787, %r7786, 16;
	shf.r.wrap.b32 	%r7789, %r7786, %r7787, 16;
	mov.b64 	%rd16539, {%r7789, %r7788};
	add.s64 	%rd16540, %rd16533, %rd16539;
	xor.b64  	%rd16541, %rd16535, %rd16540;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7790}, %rd16541;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7791,%dummy}, %rd16541;
	}
	shf.l.wrap.b32 	%r7792, %r7791, %r7790, 1;
	shf.l.wrap.b32 	%r7793, %r7790, %r7791, 1;
	mov.b64 	%rd16542, {%r7793, %r7792};
	add.s64 	%rd16543, %rd16486, %rd16495;
	add.s64 	%rd16544, %rd16543, %rd16169;
	xor.b64  	%rd16545, %rd16511, %rd16544;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7794,%dummy}, %rd16545;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7795}, %rd16545;
	}
	mov.b64 	%rd16546, {%r7795, %r7794};
	add.s64 	%rd16547, %rd16526, %rd16546;
	xor.b64  	%rd16548, %rd16486, %rd16547;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7796,%dummy}, %rd16548;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7797}, %rd16548;
	}
	shf.r.wrap.b32 	%r7798, %r7797, %r7796, 24;
	shf.r.wrap.b32 	%r7799, %r7796, %r7797, 24;
	mov.b64 	%rd16549, {%r7799, %r7798};
	add.s64 	%rd16550, %rd16544, %rd16549;
	add.s64 	%rd16551, %rd16550, %rd16257;
	xor.b64  	%rd16552, %rd16546, %rd16551;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7800,%dummy}, %rd16552;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7801}, %rd16552;
	}
	shf.r.wrap.b32 	%r7802, %r7801, %r7800, 16;
	shf.r.wrap.b32 	%r7803, %r7800, %r7801, 16;
	mov.b64 	%rd16553, {%r7803, %r7802};
	add.s64 	%rd16554, %rd16547, %rd16553;
	xor.b64  	%rd16555, %rd16549, %rd16554;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7804}, %rd16555;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7805,%dummy}, %rd16555;
	}
	shf.l.wrap.b32 	%r7806, %r7805, %r7804, 1;
	shf.l.wrap.b32 	%r7807, %r7804, %r7805, 1;
	mov.b64 	%rd16556, {%r7807, %r7806};
	add.s64 	%rd16557, %rd16500, %rd16509;
	add.s64 	%rd16558, %rd16557, %rd16279;
	xor.b64  	%rd16559, %rd16525, %rd16558;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7808,%dummy}, %rd16559;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7809}, %rd16559;
	}
	mov.b64 	%rd16560, {%r7809, %r7808};
	add.s64 	%rd16561, %rd16484, %rd16560;
	xor.b64  	%rd16562, %rd16500, %rd16561;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7810,%dummy}, %rd16562;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7811}, %rd16562;
	}
	shf.r.wrap.b32 	%r7812, %r7811, %r7810, 24;
	shf.r.wrap.b32 	%r7813, %r7810, %r7811, 24;
	mov.b64 	%rd16563, {%r7813, %r7812};
	add.s64 	%rd16564, %rd16558, %rd16563;
	add.s64 	%rd16565, %rd16564, %rd16411;
	xor.b64  	%rd16566, %rd16560, %rd16565;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7814,%dummy}, %rd16566;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7815}, %rd16566;
	}
	shf.r.wrap.b32 	%r7816, %r7815, %r7814, 16;
	shf.r.wrap.b32 	%r7817, %r7814, %r7815, 16;
	mov.b64 	%rd16567, {%r7817, %r7816};
	add.s64 	%rd16568, %rd16561, %rd16567;
	xor.b64  	%rd16569, %rd16563, %rd16568;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7818}, %rd16569;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7819,%dummy}, %rd16569;
	}
	shf.l.wrap.b32 	%r7820, %r7819, %r7818, 1;
	shf.l.wrap.b32 	%r7821, %r7818, %r7819, 1;
	mov.b64 	%rd16570, {%r7821, %r7820};
	add.s64 	%rd16571, %rd16514, %rd16523;
	add.s64 	%rd16572, %rd16571, %rd16367;
	xor.b64  	%rd16573, %rd16483, %rd16572;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7822,%dummy}, %rd16573;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7823}, %rd16573;
	}
	mov.b64 	%rd16574, {%r7823, %r7822};
	add.s64 	%rd16575, %rd16498, %rd16574;
	xor.b64  	%rd16576, %rd16514, %rd16575;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7824,%dummy}, %rd16576;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7825}, %rd16576;
	}
	shf.r.wrap.b32 	%r7826, %r7825, %r7824, 24;
	shf.r.wrap.b32 	%r7827, %r7824, %r7825, 24;
	mov.b64 	%rd16577, {%r7827, %r7826};
	add.s64 	%rd16578, %rd16572, %rd16577;
	add.s64 	%rd16579, %rd16578, %rd16213;
	xor.b64  	%rd16580, %rd16574, %rd16579;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7828,%dummy}, %rd16580;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7829}, %rd16580;
	}
	shf.r.wrap.b32 	%r7830, %r7829, %r7828, 16;
	shf.r.wrap.b32 	%r7831, %r7828, %r7829, 16;
	mov.b64 	%rd16581, {%r7831, %r7830};
	add.s64 	%rd16582, %rd16575, %rd16581;
	xor.b64  	%rd16583, %rd16577, %rd16582;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7832}, %rd16583;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7833,%dummy}, %rd16583;
	}
	shf.l.wrap.b32 	%r7834, %r7833, %r7832, 1;
	shf.l.wrap.b32 	%r7835, %r7832, %r7833, 1;
	mov.b64 	%rd16584, {%r7835, %r7834};
	add.s64 	%rd16585, %rd16556, %rd16537;
	add.s64 	%rd16586, %rd16585, %rd16125;
	xor.b64  	%rd16587, %rd16581, %rd16586;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7836,%dummy}, %rd16587;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7837}, %rd16587;
	}
	mov.b64 	%rd16588, {%r7837, %r7836};
	add.s64 	%rd16589, %rd16568, %rd16588;
	xor.b64  	%rd16590, %rd16556, %rd16589;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7838,%dummy}, %rd16590;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7839}, %rd16590;
	}
	shf.r.wrap.b32 	%r7840, %r7839, %r7838, 24;
	shf.r.wrap.b32 	%r7841, %r7838, %r7839, 24;
	mov.b64 	%rd16591, {%r7841, %r7840};
	add.s64 	%rd16592, %rd16586, %rd16591;
	add.s64 	%rd16593, %rd16592, %rd16345;
	xor.b64  	%rd16594, %rd16588, %rd16593;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7842,%dummy}, %rd16594;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7843}, %rd16594;
	}
	shf.r.wrap.b32 	%r7844, %r7843, %r7842, 16;
	shf.r.wrap.b32 	%r7845, %r7842, %r7843, 16;
	mov.b64 	%rd16595, {%r7845, %r7844};
	add.s64 	%rd16596, %rd16589, %rd16595;
	xor.b64  	%rd16597, %rd16591, %rd16596;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7846}, %rd16597;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7847,%dummy}, %rd16597;
	}
	shf.l.wrap.b32 	%r7848, %r7847, %r7846, 1;
	shf.l.wrap.b32 	%r7849, %r7846, %r7847, 1;
	mov.b64 	%rd16598, {%r7849, %r7848};
	add.s64 	%rd16599, %rd16570, %rd16551;
	add.s64 	%rd16600, %rd16599, %rd16103;
	xor.b64  	%rd16601, %rd16539, %rd16600;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7850,%dummy}, %rd16601;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7851}, %rd16601;
	}
	mov.b64 	%rd16602, {%r7851, %r7850};
	add.s64 	%rd16603, %rd16582, %rd16602;
	xor.b64  	%rd16604, %rd16570, %rd16603;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7852,%dummy}, %rd16604;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7853}, %rd16604;
	}
	shf.r.wrap.b32 	%r7854, %r7853, %r7852, 24;
	shf.r.wrap.b32 	%r7855, %r7852, %r7853, 24;
	mov.b64 	%rd16605, {%r7855, %r7854};
	add.s64 	%rd16606, %rd16600, %rd16605;
	add.s64 	%rd16607, %rd16606, %rd16076;
	xor.b64  	%rd16608, %rd16602, %rd16607;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7856,%dummy}, %rd16608;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7857}, %rd16608;
	}
	shf.r.wrap.b32 	%r7858, %r7857, %r7856, 16;
	shf.r.wrap.b32 	%r7859, %r7856, %r7857, 16;
	mov.b64 	%rd16609, {%r7859, %r7858};
	add.s64 	%rd16610, %rd16603, %rd16609;
	xor.b64  	%rd16611, %rd16605, %rd16610;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7860}, %rd16611;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7861,%dummy}, %rd16611;
	}
	shf.l.wrap.b32 	%r7862, %r7861, %r7860, 1;
	shf.l.wrap.b32 	%r7863, %r7860, %r7861, 1;
	mov.b64 	%rd16612, {%r7863, %r7862};
	add.s64 	%rd16613, %rd16584, %rd16565;
	add.s64 	%rd16614, %rd16613, %rd16323;
	xor.b64  	%rd16615, %rd16553, %rd16614;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7864,%dummy}, %rd16615;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7865}, %rd16615;
	}
	mov.b64 	%rd16616, {%r7865, %r7864};
	add.s64 	%rd16617, %rd16540, %rd16616;
	xor.b64  	%rd16618, %rd16584, %rd16617;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7866,%dummy}, %rd16618;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7867}, %rd16618;
	}
	shf.r.wrap.b32 	%r7868, %r7867, %r7866, 24;
	shf.r.wrap.b32 	%r7869, %r7866, %r7867, 24;
	mov.b64 	%rd16619, {%r7869, %r7868};
	add.s64 	%rd16620, %rd16614, %rd16619;
	add.s64 	%rd16621, %rd16620, %rd16235;
	xor.b64  	%rd16622, %rd16616, %rd16621;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7870,%dummy}, %rd16622;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7871}, %rd16622;
	}
	shf.r.wrap.b32 	%r7872, %r7871, %r7870, 16;
	shf.r.wrap.b32 	%r7873, %r7870, %r7871, 16;
	mov.b64 	%rd16623, {%r7873, %r7872};
	add.s64 	%rd16624, %rd16617, %rd16623;
	xor.b64  	%rd16625, %rd16619, %rd16624;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7874}, %rd16625;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7875,%dummy}, %rd16625;
	}
	shf.l.wrap.b32 	%r7876, %r7875, %r7874, 1;
	shf.l.wrap.b32 	%r7877, %r7874, %r7875, 1;
	mov.b64 	%rd16626, {%r7877, %r7876};
	add.s64 	%rd16627, %rd16542, %rd16579;
	add.s64 	%rd16628, %rd16627, %rd16191;
	xor.b64  	%rd16629, %rd16567, %rd16628;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7878,%dummy}, %rd16629;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7879}, %rd16629;
	}
	mov.b64 	%rd16630, {%r7879, %r7878};
	add.s64 	%rd16631, %rd16554, %rd16630;
	xor.b64  	%rd16632, %rd16542, %rd16631;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7880,%dummy}, %rd16632;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7881}, %rd16632;
	}
	shf.r.wrap.b32 	%r7882, %r7881, %r7880, 24;
	shf.r.wrap.b32 	%r7883, %r7880, %r7881, 24;
	mov.b64 	%rd16633, {%r7883, %r7882};
	add.s64 	%rd16634, %rd16628, %rd16633;
	add.s64 	%rd16635, %rd16634, %rd16147;
	xor.b64  	%rd16636, %rd16630, %rd16635;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7884,%dummy}, %rd16636;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7885}, %rd16636;
	}
	shf.r.wrap.b32 	%r7886, %r7885, %r7884, 16;
	shf.r.wrap.b32 	%r7887, %r7884, %r7885, 16;
	mov.b64 	%rd16637, {%r7887, %r7886};
	add.s64 	%rd16638, %rd16631, %rd16637;
	xor.b64  	%rd16639, %rd16633, %rd16638;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7888}, %rd16639;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7889,%dummy}, %rd16639;
	}
	shf.l.wrap.b32 	%r7890, %r7889, %r7888, 1;
	shf.l.wrap.b32 	%r7891, %r7888, %r7889, 1;
	mov.b64 	%rd16640, {%r7891, %r7890};
	add.s64 	%rd16641, %rd16640, %rd16593;
	add.s64 	%rd16642, %rd16641, %rd16323;
	xor.b64  	%rd16643, %rd16609, %rd16642;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7892,%dummy}, %rd16643;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7893}, %rd16643;
	}
	mov.b64 	%rd16644, {%r7893, %r7892};
	add.s64 	%rd16645, %rd16624, %rd16644;
	xor.b64  	%rd16646, %rd16640, %rd16645;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7894,%dummy}, %rd16646;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7895}, %rd16646;
	}
	shf.r.wrap.b32 	%r7896, %r7895, %r7894, 24;
	shf.r.wrap.b32 	%r7897, %r7894, %r7895, 24;
	mov.b64 	%rd16647, {%r7897, %r7896};
	add.s64 	%rd16648, %rd16642, %rd16647;
	add.s64 	%rd16649, %rd16648, %rd16257;
	xor.b64  	%rd16650, %rd16644, %rd16649;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7898,%dummy}, %rd16650;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7899}, %rd16650;
	}
	shf.r.wrap.b32 	%r7900, %r7899, %r7898, 16;
	shf.r.wrap.b32 	%r7901, %r7898, %r7899, 16;
	mov.b64 	%rd16651, {%r7901, %r7900};
	add.s64 	%rd16652, %rd16645, %rd16651;
	xor.b64  	%rd16653, %rd16647, %rd16652;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7902}, %rd16653;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7903,%dummy}, %rd16653;
	}
	shf.l.wrap.b32 	%r7904, %r7903, %r7902, 1;
	shf.l.wrap.b32 	%r7905, %r7902, %r7903, 1;
	mov.b64 	%rd16654, {%r7905, %r7904};
	add.s64 	%rd16655, %rd16598, %rd16607;
	add.s64 	%rd16656, %rd16655, %rd16345;
	xor.b64  	%rd16657, %rd16623, %rd16656;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7906,%dummy}, %rd16657;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7907}, %rd16657;
	}
	mov.b64 	%rd16658, {%r7907, %r7906};
	add.s64 	%rd16659, %rd16638, %rd16658;
	xor.b64  	%rd16660, %rd16598, %rd16659;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7908,%dummy}, %rd16660;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7909}, %rd16660;
	}
	shf.r.wrap.b32 	%r7910, %r7909, %r7908, 24;
	shf.r.wrap.b32 	%r7911, %r7908, %r7909, 24;
	mov.b64 	%rd16661, {%r7911, %r7910};
	add.s64 	%rd16662, %rd16656, %rd16661;
	add.s64 	%rd16663, %rd16662, %rd16103;
	xor.b64  	%rd16664, %rd16658, %rd16663;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7912,%dummy}, %rd16664;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7913}, %rd16664;
	}
	shf.r.wrap.b32 	%r7914, %r7913, %r7912, 16;
	shf.r.wrap.b32 	%r7915, %r7912, %r7913, 16;
	mov.b64 	%rd16665, {%r7915, %r7914};
	add.s64 	%rd16666, %rd16659, %rd16665;
	xor.b64  	%rd16667, %rd16661, %rd16666;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7916}, %rd16667;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7917,%dummy}, %rd16667;
	}
	shf.l.wrap.b32 	%r7918, %r7917, %r7916, 1;
	shf.l.wrap.b32 	%r7919, %r7916, %r7917, 1;
	mov.b64 	%rd16668, {%r7919, %r7918};
	add.s64 	%rd16669, %rd16612, %rd16621;
	add.s64 	%rd16670, %rd16669, %rd16191;
	xor.b64  	%rd16671, %rd16637, %rd16670;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7920,%dummy}, %rd16671;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7921}, %rd16671;
	}
	mov.b64 	%rd16672, {%r7921, %r7920};
	add.s64 	%rd16673, %rd16596, %rd16672;
	xor.b64  	%rd16674, %rd16612, %rd16673;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7922,%dummy}, %rd16674;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7923}, %rd16674;
	}
	shf.r.wrap.b32 	%r7924, %r7923, %r7922, 24;
	shf.r.wrap.b32 	%r7925, %r7922, %r7923, 24;
	mov.b64 	%rd16675, {%r7925, %r7924};
	add.s64 	%rd16676, %rd16670, %rd16675;
	add.s64 	%rd16677, %rd16676, %rd16076;
	xor.b64  	%rd16678, %rd16672, %rd16677;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7926,%dummy}, %rd16678;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7927}, %rd16678;
	}
	shf.r.wrap.b32 	%r7928, %r7927, %r7926, 16;
	shf.r.wrap.b32 	%r7929, %r7926, %r7927, 16;
	mov.b64 	%rd16679, {%r7929, %r7928};
	add.s64 	%rd16680, %rd16673, %rd16679;
	xor.b64  	%rd16681, %rd16675, %rd16680;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7930}, %rd16681;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7931,%dummy}, %rd16681;
	}
	shf.l.wrap.b32 	%r7932, %r7931, %r7930, 1;
	shf.l.wrap.b32 	%r7933, %r7930, %r7931, 1;
	mov.b64 	%rd16682, {%r7933, %r7932};
	add.s64 	%rd16683, %rd16626, %rd16635;
	add.s64 	%rd16684, %rd16683, %rd16411;
	xor.b64  	%rd16685, %rd16595, %rd16684;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7934,%dummy}, %rd16685;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7935}, %rd16685;
	}
	mov.b64 	%rd16686, {%r7935, %r7934};
	add.s64 	%rd16687, %rd16610, %rd16686;
	xor.b64  	%rd16688, %rd16626, %rd16687;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7936,%dummy}, %rd16688;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7937}, %rd16688;
	}
	shf.r.wrap.b32 	%r7938, %r7937, %r7936, 24;
	shf.r.wrap.b32 	%r7939, %r7936, %r7937, 24;
	mov.b64 	%rd16689, {%r7939, %r7938};
	add.s64 	%rd16690, %rd16684, %rd16689;
	add.s64 	%rd16691, %rd16690, %rd16367;
	xor.b64  	%rd16692, %rd16686, %rd16691;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7940,%dummy}, %rd16692;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7941}, %rd16692;
	}
	shf.r.wrap.b32 	%r7942, %r7941, %r7940, 16;
	shf.r.wrap.b32 	%r7943, %r7940, %r7941, 16;
	mov.b64 	%rd16693, {%r7943, %r7942};
	add.s64 	%rd16694, %rd16687, %rd16693;
	xor.b64  	%rd16695, %rd16689, %rd16694;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7944}, %rd16695;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7945,%dummy}, %rd16695;
	}
	shf.l.wrap.b32 	%r7946, %r7945, %r7944, 1;
	shf.l.wrap.b32 	%r7947, %r7944, %r7945, 1;
	mov.b64 	%rd16696, {%r7947, %r7946};
	add.s64 	%rd16697, %rd16668, %rd16649;
	add.s64 	%rd16698, %rd16697, %rd16301;
	xor.b64  	%rd16699, %rd16693, %rd16698;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7948,%dummy}, %rd16699;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7949}, %rd16699;
	}
	mov.b64 	%rd16700, {%r7949, %r7948};
	add.s64 	%rd16701, %rd16680, %rd16700;
	xor.b64  	%rd16702, %rd16668, %rd16701;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7950,%dummy}, %rd16702;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7951}, %rd16702;
	}
	shf.r.wrap.b32 	%r7952, %r7951, %r7950, 24;
	shf.r.wrap.b32 	%r7953, %r7950, %r7951, 24;
	mov.b64 	%rd16703, {%r7953, %r7952};
	add.s64 	%rd16704, %rd16698, %rd16703;
	add.s64 	%rd16705, %rd16704, %rd16389;
	xor.b64  	%rd16706, %rd16700, %rd16705;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7954,%dummy}, %rd16706;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7955}, %rd16706;
	}
	shf.r.wrap.b32 	%r7956, %r7955, %r7954, 16;
	shf.r.wrap.b32 	%r7957, %r7954, %r7955, 16;
	mov.b64 	%rd16707, {%r7957, %r7956};
	add.s64 	%rd16708, %rd16701, %rd16707;
	xor.b64  	%rd16709, %rd16703, %rd16708;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7958}, %rd16709;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7959,%dummy}, %rd16709;
	}
	shf.l.wrap.b32 	%r7960, %r7959, %r7958, 1;
	shf.l.wrap.b32 	%r7961, %r7958, %r7959, 1;
	mov.b64 	%rd16710, {%r7961, %r7960};
	add.s64 	%rd16711, %rd16682, %rd16663;
	add.s64 	%rd16712, %rd16711, %rd16147;
	xor.b64  	%rd16713, %rd16651, %rd16712;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7962,%dummy}, %rd16713;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7963}, %rd16713;
	}
	mov.b64 	%rd16714, {%r7963, %r7962};
	add.s64 	%rd16715, %rd16694, %rd16714;
	xor.b64  	%rd16716, %rd16682, %rd16715;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7964,%dummy}, %rd16716;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7965}, %rd16716;
	}
	shf.r.wrap.b32 	%r7966, %r7965, %r7964, 24;
	shf.r.wrap.b32 	%r7967, %r7964, %r7965, 24;
	mov.b64 	%rd16717, {%r7967, %r7966};
	add.s64 	%rd16718, %rd16712, %rd16717;
	add.s64 	%rd16719, %rd16718, %rd16213;
	xor.b64  	%rd16720, %rd16714, %rd16719;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7968,%dummy}, %rd16720;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7969}, %rd16720;
	}
	shf.r.wrap.b32 	%r7970, %r7969, %r7968, 16;
	shf.r.wrap.b32 	%r7971, %r7968, %r7969, 16;
	mov.b64 	%rd16721, {%r7971, %r7970};
	add.s64 	%rd16722, %rd16715, %rd16721;
	xor.b64  	%rd16723, %rd16717, %rd16722;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7972}, %rd16723;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7973,%dummy}, %rd16723;
	}
	shf.l.wrap.b32 	%r7974, %r7973, %r7972, 1;
	shf.l.wrap.b32 	%r7975, %r7972, %r7973, 1;
	mov.b64 	%rd16724, {%r7975, %r7974};
	add.s64 	%rd16725, %rd16696, %rd16677;
	add.s64 	%rd16726, %rd16725, %rd16235;
	xor.b64  	%rd16727, %rd16665, %rd16726;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7976,%dummy}, %rd16727;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7977}, %rd16727;
	}
	mov.b64 	%rd16728, {%r7977, %r7976};
	add.s64 	%rd16729, %rd16652, %rd16728;
	xor.b64  	%rd16730, %rd16696, %rd16729;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7978,%dummy}, %rd16730;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7979}, %rd16730;
	}
	shf.r.wrap.b32 	%r7980, %r7979, %r7978, 24;
	shf.r.wrap.b32 	%r7981, %r7978, %r7979, 24;
	mov.b64 	%rd16731, {%r7981, %r7980};
	add.s64 	%rd16732, %rd16726, %rd16731;
	add.s64 	%rd16733, %rd16732, %rd16125;
	xor.b64  	%rd16734, %rd16728, %rd16733;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7982,%dummy}, %rd16734;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7983}, %rd16734;
	}
	shf.r.wrap.b32 	%r7984, %r7983, %r7982, 16;
	shf.r.wrap.b32 	%r7985, %r7982, %r7983, 16;
	mov.b64 	%rd16735, {%r7985, %r7984};
	add.s64 	%rd16736, %rd16729, %rd16735;
	xor.b64  	%rd16737, %rd16731, %rd16736;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7986}, %rd16737;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7987,%dummy}, %rd16737;
	}
	shf.l.wrap.b32 	%r7988, %r7987, %r7986, 1;
	shf.l.wrap.b32 	%r7989, %r7986, %r7987, 1;
	mov.b64 	%rd16738, {%r7989, %r7988};
	add.s64 	%rd16739, %rd16654, %rd16691;
	add.s64 	%rd16740, %rd16739, %rd16279;
	xor.b64  	%rd16741, %rd16679, %rd16740;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7990,%dummy}, %rd16741;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7991}, %rd16741;
	}
	mov.b64 	%rd16742, {%r7991, %r7990};
	add.s64 	%rd16743, %rd16666, %rd16742;
	xor.b64  	%rd16744, %rd16654, %rd16743;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7992,%dummy}, %rd16744;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7993}, %rd16744;
	}
	shf.r.wrap.b32 	%r7994, %r7993, %r7992, 24;
	shf.r.wrap.b32 	%r7995, %r7992, %r7993, 24;
	mov.b64 	%rd16745, {%r7995, %r7994};
	add.s64 	%rd16746, %rd16740, %rd16745;
	add.s64 	%rd16747, %rd16746, %rd16169;
	xor.b64  	%rd16748, %rd16742, %rd16747;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r7996,%dummy}, %rd16748;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r7997}, %rd16748;
	}
	shf.r.wrap.b32 	%r7998, %r7997, %r7996, 16;
	shf.r.wrap.b32 	%r7999, %r7996, %r7997, 16;
	mov.b64 	%rd16749, {%r7999, %r7998};
	add.s64 	%rd16750, %rd16743, %rd16749;
	xor.b64  	%rd16751, %rd16745, %rd16750;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8000}, %rd16751;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8001,%dummy}, %rd16751;
	}
	shf.l.wrap.b32 	%r8002, %r8001, %r8000, 1;
	shf.l.wrap.b32 	%r8003, %r8000, %r8001, 1;
	mov.b64 	%rd16752, {%r8003, %r8002};
	add.s64 	%rd16753, %rd16752, %rd16705;
	add.s64 	%rd16754, %rd16753, %rd16235;
	xor.b64  	%rd16755, %rd16721, %rd16754;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8004,%dummy}, %rd16755;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8005}, %rd16755;
	}
	mov.b64 	%rd16756, {%r8005, %r8004};
	add.s64 	%rd16757, %rd16736, %rd16756;
	xor.b64  	%rd16758, %rd16752, %rd16757;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8006,%dummy}, %rd16758;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8007}, %rd16758;
	}
	shf.r.wrap.b32 	%r8008, %r8007, %r8006, 24;
	shf.r.wrap.b32 	%r8009, %r8006, %r8007, 24;
	mov.b64 	%rd16759, {%r8009, %r8008};
	add.s64 	%rd16760, %rd16754, %rd16759;
	add.s64 	%rd16761, %rd16760, %rd16279;
	xor.b64  	%rd16762, %rd16756, %rd16761;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8010,%dummy}, %rd16762;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8011}, %rd16762;
	}
	shf.r.wrap.b32 	%r8012, %r8011, %r8010, 16;
	shf.r.wrap.b32 	%r8013, %r8010, %r8011, 16;
	mov.b64 	%rd16763, {%r8013, %r8012};
	add.s64 	%rd16764, %rd16757, %rd16763;
	xor.b64  	%rd16765, %rd16759, %rd16764;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8014}, %rd16765;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8015,%dummy}, %rd16765;
	}
	shf.l.wrap.b32 	%r8016, %r8015, %r8014, 1;
	shf.l.wrap.b32 	%r8017, %r8014, %r8015, 1;
	mov.b64 	%rd16766, {%r8017, %r8016};
	add.s64 	%rd16767, %rd16710, %rd16719;
	add.s64 	%rd16768, %rd16767, %rd16147;
	xor.b64  	%rd16769, %rd16735, %rd16768;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8018,%dummy}, %rd16769;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8019}, %rd16769;
	}
	mov.b64 	%rd16770, {%r8019, %r8018};
	add.s64 	%rd16771, %rd16750, %rd16770;
	xor.b64  	%rd16772, %rd16710, %rd16771;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8020,%dummy}, %rd16772;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8021}, %rd16772;
	}
	shf.r.wrap.b32 	%r8022, %r8021, %r8020, 24;
	shf.r.wrap.b32 	%r8023, %r8020, %r8021, 24;
	mov.b64 	%rd16773, {%r8023, %r8022};
	add.s64 	%rd16774, %rd16768, %rd16773;
	add.s64 	%rd16775, %rd16774, %rd16125;
	xor.b64  	%rd16776, %rd16770, %rd16775;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8024,%dummy}, %rd16776;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8025}, %rd16776;
	}
	shf.r.wrap.b32 	%r8026, %r8025, %r8024, 16;
	shf.r.wrap.b32 	%r8027, %r8024, %r8025, 16;
	mov.b64 	%rd16777, {%r8027, %r8026};
	add.s64 	%rd16778, %rd16771, %rd16777;
	xor.b64  	%rd16779, %rd16773, %rd16778;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8028}, %rd16779;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8029,%dummy}, %rd16779;
	}
	shf.l.wrap.b32 	%r8030, %r8029, %r8028, 1;
	shf.l.wrap.b32 	%r8031, %r8028, %r8029, 1;
	mov.b64 	%rd16780, {%r8031, %r8030};
	add.s64 	%rd16781, %rd16724, %rd16733;
	add.s64 	%rd16782, %rd16781, %rd16367;
	xor.b64  	%rd16783, %rd16749, %rd16782;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8032,%dummy}, %rd16783;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8033}, %rd16783;
	}
	mov.b64 	%rd16784, {%r8033, %r8032};
	add.s64 	%rd16785, %rd16708, %rd16784;
	xor.b64  	%rd16786, %rd16724, %rd16785;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8034,%dummy}, %rd16786;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8035}, %rd16786;
	}
	shf.r.wrap.b32 	%r8036, %r8035, %r8034, 24;
	shf.r.wrap.b32 	%r8037, %r8034, %r8035, 24;
	mov.b64 	%rd16787, {%r8037, %r8036};
	add.s64 	%rd16788, %rd16782, %rd16787;
	add.s64 	%rd16789, %rd16788, %rd16345;
	xor.b64  	%rd16790, %rd16784, %rd16789;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8038,%dummy}, %rd16790;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8039}, %rd16790;
	}
	shf.r.wrap.b32 	%r8040, %r8039, %r8038, 16;
	shf.r.wrap.b32 	%r8041, %r8038, %r8039, 16;
	mov.b64 	%rd16791, {%r8041, %r8040};
	add.s64 	%rd16792, %rd16785, %rd16791;
	xor.b64  	%rd16793, %rd16787, %rd16792;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8042}, %rd16793;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8043,%dummy}, %rd16793;
	}
	shf.l.wrap.b32 	%r8044, %r8043, %r8042, 1;
	shf.l.wrap.b32 	%r8045, %r8042, %r8043, 1;
	mov.b64 	%rd16794, {%r8045, %r8044};
	add.s64 	%rd16795, %rd16738, %rd16747;
	add.s64 	%rd16796, %rd16795, %rd16323;
	xor.b64  	%rd16797, %rd16707, %rd16796;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8046,%dummy}, %rd16797;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8047}, %rd16797;
	}
	mov.b64 	%rd16798, {%r8047, %r8046};
	add.s64 	%rd16799, %rd16722, %rd16798;
	xor.b64  	%rd16800, %rd16738, %rd16799;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8048,%dummy}, %rd16800;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8049}, %rd16800;
	}
	shf.r.wrap.b32 	%r8050, %r8049, %r8048, 24;
	shf.r.wrap.b32 	%r8051, %r8048, %r8049, 24;
	mov.b64 	%rd16801, {%r8051, %r8050};
	add.s64 	%rd16802, %rd16796, %rd16801;
	add.s64 	%rd16803, %rd16802, %rd16389;
	xor.b64  	%rd16804, %rd16798, %rd16803;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8052,%dummy}, %rd16804;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8053}, %rd16804;
	}
	shf.r.wrap.b32 	%r8054, %r8053, %r8052, 16;
	shf.r.wrap.b32 	%r8055, %r8052, %r8053, 16;
	mov.b64 	%rd16805, {%r8055, %r8054};
	add.s64 	%rd16806, %rd16799, %rd16805;
	xor.b64  	%rd16807, %rd16801, %rd16806;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8056}, %rd16807;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8057,%dummy}, %rd16807;
	}
	shf.l.wrap.b32 	%r8058, %r8057, %r8056, 1;
	shf.l.wrap.b32 	%r8059, %r8056, %r8057, 1;
	mov.b64 	%rd16808, {%r8059, %r8058};
	add.s64 	%rd16809, %rd16780, %rd16761;
	add.s64 	%rd16810, %rd16809, %rd16076;
	xor.b64  	%rd16811, %rd16805, %rd16810;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8060,%dummy}, %rd16811;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8061}, %rd16811;
	}
	mov.b64 	%rd16812, {%r8061, %r8060};
	add.s64 	%rd16813, %rd16792, %rd16812;
	xor.b64  	%rd16814, %rd16780, %rd16813;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8062,%dummy}, %rd16814;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8063}, %rd16814;
	}
	shf.r.wrap.b32 	%r8064, %r8063, %r8062, 24;
	shf.r.wrap.b32 	%r8065, %r8062, %r8063, 24;
	mov.b64 	%rd16815, {%r8065, %r8064};
	add.s64 	%rd16816, %rd16810, %rd16815;
	add.s64 	%rd16817, %rd16816, %rd16213;
	xor.b64  	%rd16818, %rd16812, %rd16817;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8066,%dummy}, %rd16818;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8067}, %rd16818;
	}
	shf.r.wrap.b32 	%r8068, %r8067, %r8066, 16;
	shf.r.wrap.b32 	%r8069, %r8066, %r8067, 16;
	mov.b64 	%rd16819, {%r8069, %r8068};
	add.s64 	%rd16820, %rd16813, %rd16819;
	xor.b64  	%rd16821, %rd16815, %rd16820;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8070}, %rd16821;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8071,%dummy}, %rd16821;
	}
	shf.l.wrap.b32 	%r8072, %r8071, %r8070, 1;
	shf.l.wrap.b32 	%r8073, %r8070, %r8071, 1;
	mov.b64 	%rd16822, {%r8073, %r8072};
	add.s64 	%rd16823, %rd16794, %rd16775;
	add.s64 	%rd16824, %rd16823, %rd16191;
	xor.b64  	%rd16825, %rd16763, %rd16824;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8074,%dummy}, %rd16825;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8075}, %rd16825;
	}
	mov.b64 	%rd16826, {%r8075, %r8074};
	add.s64 	%rd16827, %rd16806, %rd16826;
	xor.b64  	%rd16828, %rd16794, %rd16827;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8076,%dummy}, %rd16828;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8077}, %rd16828;
	}
	shf.r.wrap.b32 	%r8078, %r8077, %r8076, 24;
	shf.r.wrap.b32 	%r8079, %r8076, %r8077, 24;
	mov.b64 	%rd16829, {%r8079, %r8078};
	add.s64 	%rd16830, %rd16824, %rd16829;
	add.s64 	%rd16831, %rd16830, %rd16301;
	xor.b64  	%rd16832, %rd16826, %rd16831;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8080,%dummy}, %rd16832;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8081}, %rd16832;
	}
	shf.r.wrap.b32 	%r8082, %r8081, %r8080, 16;
	shf.r.wrap.b32 	%r8083, %r8080, %r8081, 16;
	mov.b64 	%rd16833, {%r8083, %r8082};
	add.s64 	%rd16834, %rd16827, %rd16833;
	xor.b64  	%rd16835, %rd16829, %rd16834;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8084}, %rd16835;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8085,%dummy}, %rd16835;
	}
	shf.l.wrap.b32 	%r8086, %r8085, %r8084, 1;
	shf.l.wrap.b32 	%r8087, %r8084, %r8085, 1;
	mov.b64 	%rd16836, {%r8087, %r8086};
	add.s64 	%rd16837, %rd16808, %rd16789;
	add.s64 	%rd16838, %rd16837, %rd16169;
	xor.b64  	%rd16839, %rd16777, %rd16838;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8088,%dummy}, %rd16839;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8089}, %rd16839;
	}
	mov.b64 	%rd16840, {%r8089, %r8088};
	add.s64 	%rd16841, %rd16764, %rd16840;
	xor.b64  	%rd16842, %rd16808, %rd16841;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8090,%dummy}, %rd16842;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8091}, %rd16842;
	}
	shf.r.wrap.b32 	%r8092, %r8091, %r8090, 24;
	shf.r.wrap.b32 	%r8093, %r8090, %r8091, 24;
	mov.b64 	%rd16843, {%r8093, %r8092};
	add.s64 	%rd16844, %rd16838, %rd16843;
	add.s64 	%rd16845, %rd16844, %rd16103;
	xor.b64  	%rd16846, %rd16840, %rd16845;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8094,%dummy}, %rd16846;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8095}, %rd16846;
	}
	shf.r.wrap.b32 	%r8096, %r8095, %r8094, 16;
	shf.r.wrap.b32 	%r8097, %r8094, %r8095, 16;
	mov.b64 	%rd16847, {%r8097, %r8096};
	add.s64 	%rd16848, %rd16841, %rd16847;
	xor.b64  	%rd16849, %rd16843, %rd16848;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8098}, %rd16849;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8099,%dummy}, %rd16849;
	}
	shf.l.wrap.b32 	%r8100, %r8099, %r8098, 1;
	shf.l.wrap.b32 	%r8101, %r8098, %r8099, 1;
	mov.b64 	%rd16850, {%r8101, %r8100};
	add.s64 	%rd16851, %rd16766, %rd16803;
	add.s64 	%rd16852, %rd16851, %rd16411;
	xor.b64  	%rd16853, %rd16791, %rd16852;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8102,%dummy}, %rd16853;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8103}, %rd16853;
	}
	mov.b64 	%rd16854, {%r8103, %r8102};
	add.s64 	%rd16855, %rd16778, %rd16854;
	xor.b64  	%rd16856, %rd16766, %rd16855;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8104,%dummy}, %rd16856;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8105}, %rd16856;
	}
	shf.r.wrap.b32 	%r8106, %r8105, %r8104, 24;
	shf.r.wrap.b32 	%r8107, %r8104, %r8105, 24;
	mov.b64 	%rd16857, {%r8107, %r8106};
	add.s64 	%rd16858, %rd16852, %rd16857;
	add.s64 	%rd16859, %rd16858, %rd16257;
	xor.b64  	%rd16860, %rd16854, %rd16859;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8108,%dummy}, %rd16860;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8109}, %rd16860;
	}
	shf.r.wrap.b32 	%r8110, %r8109, %r8108, 16;
	shf.r.wrap.b32 	%r8111, %r8108, %r8109, 16;
	mov.b64 	%rd16861, {%r8111, %r8110};
	add.s64 	%rd16862, %rd16855, %rd16861;
	xor.b64  	%rd16863, %rd16857, %rd16862;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8112}, %rd16863;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8113,%dummy}, %rd16863;
	}
	shf.l.wrap.b32 	%r8114, %r8113, %r8112, 1;
	shf.l.wrap.b32 	%r8115, %r8112, %r8113, 1;
	mov.b64 	%rd16864, {%r8115, %r8114};
	add.s64 	%rd16865, %rd16864, %rd16817;
	add.s64 	%rd16866, %rd16865, %rd16279;
	xor.b64  	%rd16867, %rd16833, %rd16866;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8116,%dummy}, %rd16867;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8117}, %rd16867;
	}
	mov.b64 	%rd16868, {%r8117, %r8116};
	add.s64 	%rd16869, %rd16848, %rd16868;
	xor.b64  	%rd16870, %rd16864, %rd16869;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8118,%dummy}, %rd16870;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8119}, %rd16870;
	}
	shf.r.wrap.b32 	%r8120, %r8119, %r8118, 24;
	shf.r.wrap.b32 	%r8121, %r8118, %r8119, 24;
	mov.b64 	%rd16871, {%r8121, %r8120};
	add.s64 	%rd16872, %rd16866, %rd16871;
	add.s64 	%rd16873, %rd16872, %rd16103;
	xor.b64  	%rd16874, %rd16868, %rd16873;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8122,%dummy}, %rd16874;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8123}, %rd16874;
	}
	shf.r.wrap.b32 	%r8124, %r8123, %r8122, 16;
	shf.r.wrap.b32 	%r8125, %r8122, %r8123, 16;
	mov.b64 	%rd16875, {%r8125, %r8124};
	add.s64 	%rd16876, %rd16869, %rd16875;
	xor.b64  	%rd16877, %rd16871, %rd16876;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8126}, %rd16877;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8127,%dummy}, %rd16877;
	}
	shf.l.wrap.b32 	%r8128, %r8127, %r8126, 1;
	shf.l.wrap.b32 	%r8129, %r8126, %r8127, 1;
	mov.b64 	%rd16878, {%r8129, %r8128};
	add.s64 	%rd16879, %rd16822, %rd16831;
	add.s64 	%rd16880, %rd16879, %rd16191;
	xor.b64  	%rd16881, %rd16847, %rd16880;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8130,%dummy}, %rd16881;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8131}, %rd16881;
	}
	mov.b64 	%rd16882, {%r8131, %r8130};
	add.s64 	%rd16883, %rd16862, %rd16882;
	xor.b64  	%rd16884, %rd16822, %rd16883;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8132,%dummy}, %rd16884;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8133}, %rd16884;
	}
	shf.r.wrap.b32 	%r8134, %r8133, %r8132, 24;
	shf.r.wrap.b32 	%r8135, %r8132, %r8133, 24;
	mov.b64 	%rd16885, {%r8135, %r8134};
	add.s64 	%rd16886, %rd16880, %rd16885;
	add.s64 	%rd16887, %rd16886, %rd16235;
	xor.b64  	%rd16888, %rd16882, %rd16887;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8136,%dummy}, %rd16888;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8137}, %rd16888;
	}
	shf.r.wrap.b32 	%r8138, %r8137, %r8136, 16;
	shf.r.wrap.b32 	%r8139, %r8136, %r8137, 16;
	mov.b64 	%rd16889, {%r8139, %r8138};
	add.s64 	%rd16890, %rd16883, %rd16889;
	xor.b64  	%rd16891, %rd16885, %rd16890;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8140}, %rd16891;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8141,%dummy}, %rd16891;
	}
	shf.l.wrap.b32 	%r8142, %r8141, %r8140, 1;
	shf.l.wrap.b32 	%r8143, %r8140, %r8141, 1;
	mov.b64 	%rd16892, {%r8143, %r8142};
	add.s64 	%rd16893, %rd16836, %rd16845;
	add.s64 	%rd16894, %rd16893, %rd16076;
	xor.b64  	%rd16895, %rd16861, %rd16894;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8144,%dummy}, %rd16895;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8145}, %rd16895;
	}
	mov.b64 	%rd16896, {%r8145, %r8144};
	add.s64 	%rd16897, %rd16820, %rd16896;
	xor.b64  	%rd16898, %rd16836, %rd16897;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8146,%dummy}, %rd16898;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8147}, %rd16898;
	}
	shf.r.wrap.b32 	%r8148, %r8147, %r8146, 24;
	shf.r.wrap.b32 	%r8149, %r8146, %r8147, 24;
	mov.b64 	%rd16899, {%r8149, %r8148};
	add.s64 	%rd16900, %rd16894, %rd16899;
	add.s64 	%rd16901, %rd16900, %rd16169;
	xor.b64  	%rd16902, %rd16896, %rd16901;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8150,%dummy}, %rd16902;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8151}, %rd16902;
	}
	shf.r.wrap.b32 	%r8152, %r8151, %r8150, 16;
	shf.r.wrap.b32 	%r8153, %r8150, %r8151, 16;
	mov.b64 	%rd16903, {%r8153, %r8152};
	add.s64 	%rd16904, %rd16897, %rd16903;
	xor.b64  	%rd16905, %rd16899, %rd16904;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8154}, %rd16905;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8155,%dummy}, %rd16905;
	}
	shf.l.wrap.b32 	%r8156, %r8155, %r8154, 1;
	shf.l.wrap.b32 	%r8157, %r8154, %r8155, 1;
	mov.b64 	%rd16906, {%r8157, %r8156};
	add.s64 	%rd16907, %rd16850, %rd16859;
	add.s64 	%rd16908, %rd16907, %rd16301;
	xor.b64  	%rd16909, %rd16819, %rd16908;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8158,%dummy}, %rd16909;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8159}, %rd16909;
	}
	mov.b64 	%rd16910, {%r8159, %r8158};
	add.s64 	%rd16911, %rd16834, %rd16910;
	xor.b64  	%rd16912, %rd16850, %rd16911;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8160,%dummy}, %rd16912;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8161}, %rd16912;
	}
	shf.r.wrap.b32 	%r8162, %r8161, %r8160, 24;
	shf.r.wrap.b32 	%r8163, %r8160, %r8161, 24;
	mov.b64 	%rd16913, {%r8163, %r8162};
	add.s64 	%rd16914, %rd16908, %rd16913;
	add.s64 	%rd16915, %rd16914, %rd16411;
	xor.b64  	%rd16916, %rd16910, %rd16915;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8164,%dummy}, %rd16916;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8165}, %rd16916;
	}
	shf.r.wrap.b32 	%r8166, %r8165, %r8164, 16;
	shf.r.wrap.b32 	%r8167, %r8164, %r8165, 16;
	mov.b64 	%rd16917, {%r8167, %r8166};
	add.s64 	%rd16918, %rd16911, %rd16917;
	xor.b64  	%rd16919, %rd16913, %rd16918;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8168}, %rd16919;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8169,%dummy}, %rd16919;
	}
	shf.l.wrap.b32 	%r8170, %r8169, %r8168, 1;
	shf.l.wrap.b32 	%r8171, %r8168, %r8169, 1;
	mov.b64 	%rd16920, {%r8171, %r8170};
	add.s64 	%rd16921, %rd16892, %rd16873;
	add.s64 	%rd16922, %rd16921, %rd16389;
	xor.b64  	%rd16923, %rd16917, %rd16922;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8172,%dummy}, %rd16923;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8173}, %rd16923;
	}
	mov.b64 	%rd16924, {%r8173, %r8172};
	add.s64 	%rd16925, %rd16904, %rd16924;
	xor.b64  	%rd16926, %rd16892, %rd16925;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8174,%dummy}, %rd16926;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8175}, %rd16926;
	}
	shf.r.wrap.b32 	%r8176, %r8175, %r8174, 24;
	shf.r.wrap.b32 	%r8177, %r8174, %r8175, 24;
	mov.b64 	%rd16927, {%r8177, %r8176};
	add.s64 	%rd16928, %rd16922, %rd16927;
	add.s64 	%rd16929, %rd16928, %rd16125;
	xor.b64  	%rd16930, %rd16924, %rd16929;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8178,%dummy}, %rd16930;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8179}, %rd16930;
	}
	shf.r.wrap.b32 	%r8180, %r8179, %r8178, 16;
	shf.r.wrap.b32 	%r8181, %r8178, %r8179, 16;
	mov.b64 	%rd16931, {%r8181, %r8180};
	add.s64 	%rd16932, %rd16925, %rd16931;
	xor.b64  	%rd16933, %rd16927, %rd16932;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8182}, %rd16933;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8183,%dummy}, %rd16933;
	}
	shf.l.wrap.b32 	%r8184, %r8183, %r8182, 1;
	shf.l.wrap.b32 	%r8185, %r8182, %r8183, 1;
	mov.b64 	%rd16934, {%r8185, %r8184};
	add.s64 	%rd16935, %rd16906, %rd16887;
	add.s64 	%rd16936, %rd16935, %rd16323;
	xor.b64  	%rd16937, %rd16875, %rd16936;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8186,%dummy}, %rd16937;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8187}, %rd16937;
	}
	mov.b64 	%rd16938, {%r8187, %r8186};
	add.s64 	%rd16939, %rd16918, %rd16938;
	xor.b64  	%rd16940, %rd16906, %rd16939;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8188,%dummy}, %rd16940;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8189}, %rd16940;
	}
	shf.r.wrap.b32 	%r8190, %r8189, %r8188, 24;
	shf.r.wrap.b32 	%r8191, %r8188, %r8189, 24;
	mov.b64 	%rd16941, {%r8191, %r8190};
	add.s64 	%rd16942, %rd16936, %rd16941;
	add.s64 	%rd16943, %rd16942, %rd16345;
	xor.b64  	%rd16944, %rd16938, %rd16943;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8192,%dummy}, %rd16944;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8193}, %rd16944;
	}
	shf.r.wrap.b32 	%r8194, %r8193, %r8192, 16;
	shf.r.wrap.b32 	%r8195, %r8192, %r8193, 16;
	mov.b64 	%rd16945, {%r8195, %r8194};
	add.s64 	%rd16946, %rd16939, %rd16945;
	xor.b64  	%rd16947, %rd16941, %rd16946;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8196}, %rd16947;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8197,%dummy}, %rd16947;
	}
	shf.l.wrap.b32 	%r8198, %r8197, %r8196, 1;
	shf.l.wrap.b32 	%r8199, %r8196, %r8197, 1;
	mov.b64 	%rd16948, {%r8199, %r8198};
	add.s64 	%rd16949, %rd16920, %rd16901;
	add.s64 	%rd16950, %rd16949, %rd16213;
	xor.b64  	%rd16951, %rd16889, %rd16950;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8200,%dummy}, %rd16951;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8201}, %rd16951;
	}
	mov.b64 	%rd16952, {%r8201, %r8200};
	add.s64 	%rd16953, %rd16876, %rd16952;
	xor.b64  	%rd16954, %rd16920, %rd16953;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8202,%dummy}, %rd16954;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8203}, %rd16954;
	}
	shf.r.wrap.b32 	%r8204, %r8203, %r8202, 24;
	shf.r.wrap.b32 	%r8205, %r8202, %r8203, 24;
	mov.b64 	%rd16955, {%r8205, %r8204};
	add.s64 	%rd16956, %rd16950, %rd16955;
	add.s64 	%rd16957, %rd16956, %rd16257;
	xor.b64  	%rd16958, %rd16952, %rd16957;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8206,%dummy}, %rd16958;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8207}, %rd16958;
	}
	shf.r.wrap.b32 	%r8208, %r8207, %r8206, 16;
	shf.r.wrap.b32 	%r8209, %r8206, %r8207, 16;
	mov.b64 	%rd16959, {%r8209, %r8208};
	add.s64 	%rd16960, %rd16953, %rd16959;
	xor.b64  	%rd16961, %rd16955, %rd16960;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8210}, %rd16961;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8211,%dummy}, %rd16961;
	}
	shf.l.wrap.b32 	%r8212, %r8211, %r8210, 1;
	shf.l.wrap.b32 	%r8213, %r8210, %r8211, 1;
	mov.b64 	%rd16962, {%r8213, %r8212};
	add.s64 	%rd16963, %rd16878, %rd16915;
	add.s64 	%rd16964, %rd16963, %rd16147;
	xor.b64  	%rd16965, %rd16903, %rd16964;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8214,%dummy}, %rd16965;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8215}, %rd16965;
	}
	mov.b64 	%rd16966, {%r8215, %r8214};
	add.s64 	%rd16967, %rd16890, %rd16966;
	xor.b64  	%rd16968, %rd16878, %rd16967;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8216,%dummy}, %rd16968;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8217}, %rd16968;
	}
	shf.r.wrap.b32 	%r8218, %r8217, %r8216, 24;
	shf.r.wrap.b32 	%r8219, %r8216, %r8217, 24;
	mov.b64 	%rd16969, {%r8219, %r8218};
	add.s64 	%rd16970, %rd16964, %rd16969;
	add.s64 	%rd16971, %rd16970, %rd16367;
	xor.b64  	%rd16972, %rd16966, %rd16971;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8220,%dummy}, %rd16972;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8221}, %rd16972;
	}
	shf.r.wrap.b32 	%r8222, %r8221, %r8220, 16;
	shf.r.wrap.b32 	%r8223, %r8220, %r8221, 16;
	mov.b64 	%rd16973, {%r8223, %r8222};
	add.s64 	%rd16974, %rd16967, %rd16973;
	xor.b64  	%rd16975, %rd16969, %rd16974;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8224}, %rd16975;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8225,%dummy}, %rd16975;
	}
	shf.l.wrap.b32 	%r8226, %r8225, %r8224, 1;
	shf.l.wrap.b32 	%r8227, %r8224, %r8225, 1;
	mov.b64 	%rd16976, {%r8227, %r8226};
	add.s64 	%rd16977, %rd16976, %rd16929;
	add.s64 	%rd16978, %rd16977, %rd16076;
	xor.b64  	%rd16979, %rd16945, %rd16978;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8228,%dummy}, %rd16979;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8229}, %rd16979;
	}
	mov.b64 	%rd16980, {%r8229, %r8228};
	add.s64 	%rd16981, %rd16960, %rd16980;
	xor.b64  	%rd16982, %rd16976, %rd16981;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8230,%dummy}, %rd16982;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8231}, %rd16982;
	}
	shf.r.wrap.b32 	%r8232, %r8231, %r8230, 24;
	shf.r.wrap.b32 	%r8233, %r8230, %r8231, 24;
	mov.b64 	%rd16983, {%r8233, %r8232};
	add.s64 	%rd16984, %rd16978, %rd16983;
	add.s64 	%rd16985, %rd16984, %rd16345;
	xor.b64  	%rd16986, %rd16980, %rd16985;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8234,%dummy}, %rd16986;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8235}, %rd16986;
	}
	shf.r.wrap.b32 	%r8236, %r8235, %r8234, 16;
	shf.r.wrap.b32 	%r8237, %r8234, %r8235, 16;
	mov.b64 	%rd16987, {%r8237, %r8236};
	add.s64 	%rd16988, %rd16981, %rd16987;
	xor.b64  	%rd16989, %rd16983, %rd16988;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8238}, %rd16989;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8239,%dummy}, %rd16989;
	}
	shf.l.wrap.b32 	%r8240, %r8239, %r8238, 1;
	shf.l.wrap.b32 	%r8241, %r8238, %r8239, 1;
	mov.b64 	%rd16990, {%r8241, %r8240};
	add.s64 	%rd16991, %rd16934, %rd16943;
	add.s64 	%rd16992, %rd16991, %rd16213;
	xor.b64  	%rd16993, %rd16959, %rd16992;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8242,%dummy}, %rd16993;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8243}, %rd16993;
	}
	mov.b64 	%rd16994, {%r8243, %r8242};
	add.s64 	%rd16995, %rd16974, %rd16994;
	xor.b64  	%rd16996, %rd16934, %rd16995;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8244,%dummy}, %rd16996;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8245}, %rd16996;
	}
	shf.r.wrap.b32 	%r8246, %r8245, %r8244, 24;
	shf.r.wrap.b32 	%r8247, %r8244, %r8245, 24;
	mov.b64 	%rd16997, {%r8247, %r8246};
	add.s64 	%rd16998, %rd16992, %rd16997;
	add.s64 	%rd16999, %rd16998, %rd16301;
	xor.b64  	%rd17000, %rd16994, %rd16999;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8248,%dummy}, %rd17000;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8249}, %rd17000;
	}
	shf.r.wrap.b32 	%r8250, %r8249, %r8248, 16;
	shf.r.wrap.b32 	%r8251, %r8248, %r8249, 16;
	mov.b64 	%rd17001, {%r8251, %r8250};
	add.s64 	%rd17002, %rd16995, %rd17001;
	xor.b64  	%rd17003, %rd16997, %rd17002;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8252}, %rd17003;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8253,%dummy}, %rd17003;
	}
	shf.l.wrap.b32 	%r8254, %r8253, %r8252, 1;
	shf.l.wrap.b32 	%r8255, %r8252, %r8253, 1;
	mov.b64 	%rd17004, {%r8255, %r8254};
	add.s64 	%rd17005, %rd16948, %rd16957;
	add.s64 	%rd17006, %rd17005, %rd16103;
	xor.b64  	%rd17007, %rd16973, %rd17006;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8256,%dummy}, %rd17007;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8257}, %rd17007;
	}
	mov.b64 	%rd17008, {%r8257, %r8256};
	add.s64 	%rd17009, %rd16932, %rd17008;
	xor.b64  	%rd17010, %rd16948, %rd17009;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8258,%dummy}, %rd17010;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8259}, %rd17010;
	}
	shf.r.wrap.b32 	%r8260, %r8259, %r8258, 24;
	shf.r.wrap.b32 	%r8261, %r8258, %r8259, 24;
	mov.b64 	%rd17011, {%r8261, %r8260};
	add.s64 	%rd17012, %rd17006, %rd17011;
	add.s64 	%rd17013, %rd17012, %rd16323;
	xor.b64  	%rd17014, %rd17008, %rd17013;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8262,%dummy}, %rd17014;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8263}, %rd17014;
	}
	shf.r.wrap.b32 	%r8264, %r8263, %r8262, 16;
	shf.r.wrap.b32 	%r8265, %r8262, %r8263, 16;
	mov.b64 	%rd17015, {%r8265, %r8264};
	add.s64 	%rd17016, %rd17009, %rd17015;
	xor.b64  	%rd17017, %rd17011, %rd17016;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8266}, %rd17017;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8267,%dummy}, %rd17017;
	}
	shf.l.wrap.b32 	%r8268, %r8267, %r8266, 1;
	shf.l.wrap.b32 	%r8269, %r8266, %r8267, 1;
	mov.b64 	%rd17018, {%r8269, %r8268};
	add.s64 	%rd17019, %rd16962, %rd16971;
	add.s64 	%rd17020, %rd17019, %rd16257;
	xor.b64  	%rd17021, %rd16931, %rd17020;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8270,%dummy}, %rd17021;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8271}, %rd17021;
	}
	mov.b64 	%rd17022, {%r8271, %r8270};
	add.s64 	%rd17023, %rd16946, %rd17022;
	xor.b64  	%rd17024, %rd16962, %rd17023;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8272,%dummy}, %rd17024;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8273}, %rd17024;
	}
	shf.r.wrap.b32 	%r8274, %r8273, %r8272, 24;
	shf.r.wrap.b32 	%r8275, %r8272, %r8273, 24;
	mov.b64 	%rd17025, {%r8275, %r8274};
	add.s64 	%rd17026, %rd17020, %rd17025;
	add.s64 	%rd17027, %rd17026, %rd16147;
	xor.b64  	%rd17028, %rd17022, %rd17027;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8276,%dummy}, %rd17028;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8277}, %rd17028;
	}
	shf.r.wrap.b32 	%r8278, %r8277, %r8276, 16;
	shf.r.wrap.b32 	%r8279, %r8276, %r8277, 16;
	mov.b64 	%rd17029, {%r8279, %r8278};
	add.s64 	%rd17030, %rd17023, %rd17029;
	xor.b64  	%rd17031, %rd17025, %rd17030;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8280}, %rd17031;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8281,%dummy}, %rd17031;
	}
	shf.l.wrap.b32 	%r8282, %r8281, %r8280, 1;
	shf.l.wrap.b32 	%r8283, %r8280, %r8281, 1;
	mov.b64 	%rd17032, {%r8283, %r8282};
	add.s64 	%rd17033, %rd17004, %rd16985;
	add.s64 	%rd17034, %rd17033, %rd16169;
	xor.b64  	%rd17035, %rd17029, %rd17034;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8284,%dummy}, %rd17035;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8285}, %rd17035;
	}
	mov.b64 	%rd17036, {%r8285, %r8284};
	add.s64 	%rd17037, %rd17016, %rd17036;
	xor.b64  	%rd17038, %rd17004, %rd17037;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8286,%dummy}, %rd17038;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8287}, %rd17038;
	}
	shf.r.wrap.b32 	%r8288, %r8287, %r8286, 24;
	shf.r.wrap.b32 	%r8289, %r8286, %r8287, 24;
	mov.b64 	%rd17039, {%r8289, %r8288};
	add.s64 	%rd17040, %rd17034, %rd17039;
	add.s64 	%rd17041, %rd17040, %rd16367;
	xor.b64  	%rd17042, %rd17036, %rd17041;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8290,%dummy}, %rd17042;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8291}, %rd17042;
	}
	shf.r.wrap.b32 	%r8292, %r8291, %r8290, 16;
	shf.r.wrap.b32 	%r8293, %r8290, %r8291, 16;
	mov.b64 	%rd17043, {%r8293, %r8292};
	add.s64 	%rd17044, %rd17037, %rd17043;
	xor.b64  	%rd17045, %rd17039, %rd17044;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8294}, %rd17045;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8295,%dummy}, %rd17045;
	}
	shf.l.wrap.b32 	%r8296, %r8295, %r8294, 1;
	shf.l.wrap.b32 	%r8297, %r8294, %r8295, 1;
	mov.b64 	%rd17046, {%r8297, %r8296};
	add.s64 	%rd17047, %rd17018, %rd16999;
	add.s64 	%rd17048, %rd17047, %rd16235;
	xor.b64  	%rd17049, %rd16987, %rd17048;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8298,%dummy}, %rd17049;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8299}, %rd17049;
	}
	mov.b64 	%rd17050, {%r8299, %r8298};
	add.s64 	%rd17051, %rd17030, %rd17050;
	xor.b64  	%rd17052, %rd17018, %rd17051;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8300,%dummy}, %rd17052;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8301}, %rd17052;
	}
	shf.r.wrap.b32 	%r8302, %r8301, %r8300, 24;
	shf.r.wrap.b32 	%r8303, %r8300, %r8301, 24;
	mov.b64 	%rd17053, {%r8303, %r8302};
	add.s64 	%rd17054, %rd17048, %rd17053;
	add.s64 	%rd17055, %rd17054, %rd16191;
	xor.b64  	%rd17056, %rd17050, %rd17055;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8304,%dummy}, %rd17056;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8305}, %rd17056;
	}
	shf.r.wrap.b32 	%r8306, %r8305, %r8304, 16;
	shf.r.wrap.b32 	%r8307, %r8304, %r8305, 16;
	mov.b64 	%rd17057, {%r8307, %r8306};
	add.s64 	%rd17058, %rd17051, %rd17057;
	xor.b64  	%rd17059, %rd17053, %rd17058;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8308}, %rd17059;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8309,%dummy}, %rd17059;
	}
	shf.l.wrap.b32 	%r8310, %r8309, %r8308, 1;
	shf.l.wrap.b32 	%r8311, %r8308, %r8309, 1;
	mov.b64 	%rd17060, {%r8311, %r8310};
	add.s64 	%rd17061, %rd17032, %rd17013;
	add.s64 	%rd17062, %rd17061, %rd16411;
	xor.b64  	%rd17063, %rd17001, %rd17062;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8312,%dummy}, %rd17063;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8313}, %rd17063;
	}
	mov.b64 	%rd17064, {%r8313, %r8312};
	add.s64 	%rd17065, %rd16988, %rd17064;
	xor.b64  	%rd17066, %rd17032, %rd17065;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8314,%dummy}, %rd17066;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8315}, %rd17066;
	}
	shf.r.wrap.b32 	%r8316, %r8315, %r8314, 24;
	shf.r.wrap.b32 	%r8317, %r8314, %r8315, 24;
	mov.b64 	%rd17067, {%r8317, %r8316};
	add.s64 	%rd17068, %rd17062, %rd17067;
	add.s64 	%rd17069, %rd17068, %rd16389;
	xor.b64  	%rd17070, %rd17064, %rd17069;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8318,%dummy}, %rd17070;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8319}, %rd17070;
	}
	shf.r.wrap.b32 	%r8320, %r8319, %r8318, 16;
	shf.r.wrap.b32 	%r8321, %r8318, %r8319, 16;
	mov.b64 	%rd17071, {%r8321, %r8320};
	add.s64 	%rd17072, %rd17065, %rd17071;
	xor.b64  	%rd17073, %rd17067, %rd17072;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8322}, %rd17073;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8323,%dummy}, %rd17073;
	}
	shf.l.wrap.b32 	%r8324, %r8323, %r8322, 1;
	shf.l.wrap.b32 	%r8325, %r8322, %r8323, 1;
	mov.b64 	%rd17074, {%r8325, %r8324};
	add.s64 	%rd17075, %rd16990, %rd17027;
	add.s64 	%rd17076, %rd17075, %rd16125;
	xor.b64  	%rd17077, %rd17015, %rd17076;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8326,%dummy}, %rd17077;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8327}, %rd17077;
	}
	mov.b64 	%rd17078, {%r8327, %r8326};
	add.s64 	%rd17079, %rd17002, %rd17078;
	xor.b64  	%rd17080, %rd16990, %rd17079;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8328,%dummy}, %rd17080;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8329}, %rd17080;
	}
	shf.r.wrap.b32 	%r8330, %r8329, %r8328, 24;
	shf.r.wrap.b32 	%r8331, %r8328, %r8329, 24;
	mov.b64 	%rd17081, {%r8331, %r8330};
	add.s64 	%rd17082, %rd17076, %rd17081;
	add.s64 	%rd17083, %rd17082, %rd16279;
	xor.b64  	%rd17084, %rd17078, %rd17083;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8332,%dummy}, %rd17084;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8333}, %rd17084;
	}
	shf.r.wrap.b32 	%r8334, %r8333, %r8332, 16;
	shf.r.wrap.b32 	%r8335, %r8332, %r8333, 16;
	mov.b64 	%rd17085, {%r8335, %r8334};
	add.s64 	%rd17086, %rd17079, %rd17085;
	xor.b64  	%rd17087, %rd17081, %rd17086;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8336}, %rd17087;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8337,%dummy}, %rd17087;
	}
	shf.l.wrap.b32 	%r8338, %r8337, %r8336, 1;
	shf.l.wrap.b32 	%r8339, %r8336, %r8337, 1;
	mov.b64 	%rd17088, {%r8339, %r8338};
	add.s64 	%rd17089, %rd17088, %rd17041;
	add.s64 	%rd17090, %rd17089, %rd16345;
	xor.b64  	%rd17091, %rd17057, %rd17090;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8340,%dummy}, %rd17091;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8341}, %rd17091;
	}
	mov.b64 	%rd17092, {%r8341, %r8340};
	add.s64 	%rd17093, %rd17072, %rd17092;
	xor.b64  	%rd17094, %rd17088, %rd17093;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8342,%dummy}, %rd17094;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8343}, %rd17094;
	}
	shf.r.wrap.b32 	%r8344, %r8343, %r8342, 24;
	shf.r.wrap.b32 	%r8345, %r8342, %r8343, 24;
	mov.b64 	%rd17095, {%r8345, %r8344};
	add.s64 	%rd17096, %rd17090, %rd17095;
	add.s64 	%rd17097, %rd17096, %rd16191;
	xor.b64  	%rd17098, %rd17092, %rd17097;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8346,%dummy}, %rd17098;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8347}, %rd17098;
	}
	shf.r.wrap.b32 	%r8348, %r8347, %r8346, 16;
	shf.r.wrap.b32 	%r8349, %r8346, %r8347, 16;
	mov.b64 	%rd17099, {%r8349, %r8348};
	add.s64 	%rd17100, %rd17093, %rd17099;
	xor.b64  	%rd17101, %rd17095, %rd17100;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8350}, %rd17101;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8351,%dummy}, %rd17101;
	}
	shf.l.wrap.b32 	%r8352, %r8351, %r8350, 1;
	shf.l.wrap.b32 	%r8353, %r8350, %r8351, 1;
	mov.b64 	%rd17102, {%r8353, %r8352};
	add.s64 	%rd17103, %rd17046, %rd17055;
	add.s64 	%rd17104, %rd17103, %rd16125;
	xor.b64  	%rd17105, %rd17071, %rd17104;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8354,%dummy}, %rd17105;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8355}, %rd17105;
	}
	mov.b64 	%rd17106, {%r8355, %r8354};
	add.s64 	%rd17107, %rd17086, %rd17106;
	xor.b64  	%rd17108, %rd17046, %rd17107;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8356,%dummy}, %rd17108;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8357}, %rd17108;
	}
	shf.r.wrap.b32 	%r8358, %r8357, %r8356, 24;
	shf.r.wrap.b32 	%r8359, %r8356, %r8357, 24;
	mov.b64 	%rd17109, {%r8359, %r8358};
	add.s64 	%rd17110, %rd17104, %rd17109;
	add.s64 	%rd17111, %rd17110, %rd16411;
	xor.b64  	%rd17112, %rd17106, %rd17111;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8360,%dummy}, %rd17112;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8361}, %rd17112;
	}
	shf.r.wrap.b32 	%r8362, %r8361, %r8360, 16;
	shf.r.wrap.b32 	%r8363, %r8360, %r8361, 16;
	mov.b64 	%rd17113, {%r8363, %r8362};
	add.s64 	%rd17114, %rd17107, %rd17113;
	xor.b64  	%rd17115, %rd17109, %rd17114;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8364}, %rd17115;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8365,%dummy}, %rd17115;
	}
	shf.l.wrap.b32 	%r8366, %r8365, %r8364, 1;
	shf.l.wrap.b32 	%r8367, %r8364, %r8365, 1;
	mov.b64 	%rd17116, {%r8367, %r8366};
	add.s64 	%rd17117, %rd17060, %rd17069;
	add.s64 	%rd17118, %rd17117, %rd16389;
	xor.b64  	%rd17119, %rd17085, %rd17118;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8368,%dummy}, %rd17119;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8369}, %rd17119;
	}
	mov.b64 	%rd17120, {%r8369, %r8368};
	add.s64 	%rd17121, %rd17044, %rd17120;
	xor.b64  	%rd17122, %rd17060, %rd17121;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8370,%dummy}, %rd17122;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8371}, %rd17122;
	}
	shf.r.wrap.b32 	%r8372, %r8371, %r8370, 24;
	shf.r.wrap.b32 	%r8373, %r8370, %r8371, 24;
	mov.b64 	%rd17123, {%r8373, %r8372};
	add.s64 	%rd17124, %rd17118, %rd17123;
	add.s64 	%rd17125, %rd17124, %rd16367;
	xor.b64  	%rd17126, %rd17120, %rd17125;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8374,%dummy}, %rd17126;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8375}, %rd17126;
	}
	shf.r.wrap.b32 	%r8376, %r8375, %r8374, 16;
	shf.r.wrap.b32 	%r8377, %r8374, %r8375, 16;
	mov.b64 	%rd17127, {%r8377, %r8376};
	add.s64 	%rd17128, %rd17121, %rd17127;
	xor.b64  	%rd17129, %rd17123, %rd17128;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8378}, %rd17129;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8379,%dummy}, %rd17129;
	}
	shf.l.wrap.b32 	%r8380, %r8379, %r8378, 1;
	shf.l.wrap.b32 	%r8381, %r8378, %r8379, 1;
	mov.b64 	%rd17130, {%r8381, %r8380};
	add.s64 	%rd17131, %rd17074, %rd17083;
	add.s64 	%rd17132, %rd17131, %rd16169;
	xor.b64  	%rd17133, %rd17043, %rd17132;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8382,%dummy}, %rd17133;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8383}, %rd17133;
	}
	mov.b64 	%rd17134, {%r8383, %r8382};
	add.s64 	%rd17135, %rd17058, %rd17134;
	xor.b64  	%rd17136, %rd17074, %rd17135;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8384,%dummy}, %rd17136;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8385}, %rd17136;
	}
	shf.r.wrap.b32 	%r8386, %r8385, %r8384, 24;
	shf.r.wrap.b32 	%r8387, %r8384, %r8385, 24;
	mov.b64 	%rd17137, {%r8387, %r8386};
	add.s64 	%rd17138, %rd17132, %rd17137;
	add.s64 	%rd17139, %rd17138, %rd16301;
	xor.b64  	%rd17140, %rd17134, %rd17139;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8388,%dummy}, %rd17140;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8389}, %rd17140;
	}
	shf.r.wrap.b32 	%r8390, %r8389, %r8388, 16;
	shf.r.wrap.b32 	%r8391, %r8388, %r8389, 16;
	mov.b64 	%rd17141, {%r8391, %r8390};
	add.s64 	%rd17142, %rd17135, %rd17141;
	xor.b64  	%rd17143, %rd17137, %rd17142;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8392}, %rd17143;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8393,%dummy}, %rd17143;
	}
	shf.l.wrap.b32 	%r8394, %r8393, %r8392, 1;
	shf.l.wrap.b32 	%r8395, %r8392, %r8393, 1;
	mov.b64 	%rd17144, {%r8395, %r8394};
	add.s64 	%rd17145, %rd17116, %rd17097;
	add.s64 	%rd17146, %rd17145, %rd16103;
	xor.b64  	%rd17147, %rd17141, %rd17146;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8396,%dummy}, %rd17147;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8397}, %rd17147;
	}
	mov.b64 	%rd17148, {%r8397, %r8396};
	add.s64 	%rd17149, %rd17128, %rd17148;
	xor.b64  	%rd17150, %rd17116, %rd17149;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8398,%dummy}, %rd17150;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8399}, %rd17150;
	}
	shf.r.wrap.b32 	%r8400, %r8399, %r8398, 24;
	shf.r.wrap.b32 	%r8401, %r8398, %r8399, 24;
	mov.b64 	%rd17151, {%r8401, %r8400};
	add.s64 	%rd17152, %rd17146, %rd17151;
	add.s64 	%rd17153, %rd17152, %rd16235;
	xor.b64  	%rd17154, %rd17148, %rd17153;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8402,%dummy}, %rd17154;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8403}, %rd17154;
	}
	shf.r.wrap.b32 	%r8404, %r8403, %r8402, 16;
	shf.r.wrap.b32 	%r8405, %r8402, %r8403, 16;
	mov.b64 	%rd17155, {%r8405, %r8404};
	add.s64 	%rd17156, %rd17149, %rd17155;
	xor.b64  	%rd17157, %rd17151, %rd17156;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8406}, %rd17157;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8407,%dummy}, %rd17157;
	}
	shf.l.wrap.b32 	%r8408, %r8407, %r8406, 1;
	shf.l.wrap.b32 	%r8409, %r8406, %r8407, 1;
	mov.b64 	%rd17158, {%r8409, %r8408};
	add.s64 	%rd17159, %rd17130, %rd17111;
	add.s64 	%rd17160, %rd17159, %rd16213;
	xor.b64  	%rd17161, %rd17099, %rd17160;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8410,%dummy}, %rd17161;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8411}, %rd17161;
	}
	mov.b64 	%rd17162, {%r8411, %r8410};
	add.s64 	%rd17163, %rd17142, %rd17162;
	xor.b64  	%rd17164, %rd17130, %rd17163;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8412,%dummy}, %rd17164;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8413}, %rd17164;
	}
	shf.r.wrap.b32 	%r8414, %r8413, %r8412, 24;
	shf.r.wrap.b32 	%r8415, %r8412, %r8413, 24;
	mov.b64 	%rd17165, {%r8415, %r8414};
	add.s64 	%rd17166, %rd17160, %rd17165;
	add.s64 	%rd17167, %rd17166, %rd16147;
	xor.b64  	%rd17168, %rd17162, %rd17167;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8416,%dummy}, %rd17168;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8417}, %rd17168;
	}
	shf.r.wrap.b32 	%r8418, %r8417, %r8416, 16;
	shf.r.wrap.b32 	%r8419, %r8416, %r8417, 16;
	mov.b64 	%rd17169, {%r8419, %r8418};
	add.s64 	%rd17170, %rd17163, %rd17169;
	xor.b64  	%rd17171, %rd17165, %rd17170;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8420}, %rd17171;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8421,%dummy}, %rd17171;
	}
	shf.l.wrap.b32 	%r8422, %r8421, %r8420, 1;
	shf.l.wrap.b32 	%r8423, %r8420, %r8421, 1;
	mov.b64 	%rd17172, {%r8423, %r8422};
	add.s64 	%rd17173, %rd17144, %rd17125;
	add.s64 	%rd17174, %rd17173, %rd16279;
	xor.b64  	%rd17175, %rd17113, %rd17174;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8424,%dummy}, %rd17175;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8425}, %rd17175;
	}
	mov.b64 	%rd17176, {%r8425, %r8424};
	add.s64 	%rd17177, %rd17100, %rd17176;
	xor.b64  	%rd17178, %rd17144, %rd17177;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8426,%dummy}, %rd17178;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8427}, %rd17178;
	}
	shf.r.wrap.b32 	%r8428, %r8427, %r8426, 24;
	shf.r.wrap.b32 	%r8429, %r8426, %r8427, 24;
	mov.b64 	%rd17179, {%r8429, %r8428};
	add.s64 	%rd17180, %rd17174, %rd17179;
	add.s64 	%rd17181, %rd17180, %rd16076;
	xor.b64  	%rd17182, %rd17176, %rd17181;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8430,%dummy}, %rd17182;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8431}, %rd17182;
	}
	shf.r.wrap.b32 	%r8432, %r8431, %r8430, 16;
	shf.r.wrap.b32 	%r8433, %r8430, %r8431, 16;
	mov.b64 	%rd17183, {%r8433, %r8432};
	add.s64 	%rd17184, %rd17177, %rd17183;
	xor.b64  	%rd17185, %rd17179, %rd17184;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8434}, %rd17185;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8435,%dummy}, %rd17185;
	}
	shf.l.wrap.b32 	%r8436, %r8435, %r8434, 1;
	shf.l.wrap.b32 	%r8437, %r8434, %r8435, 1;
	mov.b64 	%rd17186, {%r8437, %r8436};
	add.s64 	%rd17187, %rd17102, %rd17139;
	add.s64 	%rd17188, %rd17187, %rd16257;
	xor.b64  	%rd17189, %rd17127, %rd17188;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8438,%dummy}, %rd17189;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8439}, %rd17189;
	}
	mov.b64 	%rd17190, {%r8439, %r8438};
	add.s64 	%rd17191, %rd17114, %rd17190;
	xor.b64  	%rd17192, %rd17102, %rd17191;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8440,%dummy}, %rd17192;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8441}, %rd17192;
	}
	shf.r.wrap.b32 	%r8442, %r8441, %r8440, 24;
	shf.r.wrap.b32 	%r8443, %r8440, %r8441, 24;
	mov.b64 	%rd17193, {%r8443, %r8442};
	add.s64 	%rd17194, %rd17188, %rd17193;
	add.s64 	%rd17195, %rd17194, %rd16323;
	xor.b64  	%rd17196, %rd17190, %rd17195;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8444,%dummy}, %rd17196;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8445}, %rd17196;
	}
	shf.r.wrap.b32 	%r8446, %r8445, %r8444, 16;
	shf.r.wrap.b32 	%r8447, %r8444, %r8445, 16;
	mov.b64 	%rd17197, {%r8447, %r8446};
	add.s64 	%rd17198, %rd17191, %rd17197;
	xor.b64  	%rd17199, %rd17193, %rd17198;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8448}, %rd17199;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8449,%dummy}, %rd17199;
	}
	shf.l.wrap.b32 	%r8450, %r8449, %r8448, 1;
	shf.l.wrap.b32 	%r8451, %r8448, %r8449, 1;
	mov.b64 	%rd17200, {%r8451, %r8450};
	add.s64 	%rd17201, %rd17200, %rd17153;
	add.s64 	%rd17202, %rd17201, %rd16367;
	xor.b64  	%rd17203, %rd17169, %rd17202;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8452,%dummy}, %rd17203;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8453}, %rd17203;
	}
	mov.b64 	%rd17204, {%r8453, %r8452};
	add.s64 	%rd17205, %rd17184, %rd17204;
	xor.b64  	%rd17206, %rd17200, %rd17205;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8454,%dummy}, %rd17206;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8455}, %rd17206;
	}
	shf.r.wrap.b32 	%r8456, %r8455, %r8454, 24;
	shf.r.wrap.b32 	%r8457, %r8454, %r8455, 24;
	mov.b64 	%rd17207, {%r8457, %r8456};
	add.s64 	%rd17208, %rd17202, %rd17207;
	add.s64 	%rd17209, %rd17208, %rd16323;
	xor.b64  	%rd17210, %rd17204, %rd17209;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8458,%dummy}, %rd17210;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8459}, %rd17210;
	}
	shf.r.wrap.b32 	%r8460, %r8459, %r8458, 16;
	shf.r.wrap.b32 	%r8461, %r8458, %r8459, 16;
	mov.b64 	%rd17211, {%r8461, %r8460};
	add.s64 	%rd17212, %rd17205, %rd17211;
	xor.b64  	%rd17213, %rd17207, %rd17212;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8462}, %rd17213;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8463,%dummy}, %rd17213;
	}
	shf.l.wrap.b32 	%r8464, %r8463, %r8462, 1;
	shf.l.wrap.b32 	%r8465, %r8462, %r8463, 1;
	mov.b64 	%rd17214, {%r8465, %r8464};
	add.s64 	%rd17215, %rd17158, %rd17167;
	add.s64 	%rd17216, %rd17215, %rd16235;
	xor.b64  	%rd17217, %rd17183, %rd17216;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8466,%dummy}, %rd17217;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8467}, %rd17217;
	}
	mov.b64 	%rd17218, {%r8467, %r8466};
	add.s64 	%rd17219, %rd17198, %rd17218;
	xor.b64  	%rd17220, %rd17158, %rd17219;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8468,%dummy}, %rd17220;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8469}, %rd17220;
	}
	shf.r.wrap.b32 	%r8470, %r8469, %r8468, 24;
	shf.r.wrap.b32 	%r8471, %r8468, %r8469, 24;
	mov.b64 	%rd17221, {%r8471, %r8470};
	add.s64 	%rd17222, %rd17216, %rd17221;
	add.s64 	%rd17223, %rd17222, %rd16389;
	xor.b64  	%rd17224, %rd17218, %rd17223;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8472,%dummy}, %rd17224;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8473}, %rd17224;
	}
	shf.r.wrap.b32 	%r8474, %r8473, %r8472, 16;
	shf.r.wrap.b32 	%r8475, %r8472, %r8473, 16;
	mov.b64 	%rd17225, {%r8475, %r8474};
	add.s64 	%rd17226, %rd17219, %rd17225;
	xor.b64  	%rd17227, %rd17221, %rd17226;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8476}, %rd17227;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8477,%dummy}, %rd17227;
	}
	shf.l.wrap.b32 	%r8478, %r8477, %r8476, 1;
	shf.l.wrap.b32 	%r8479, %r8476, %r8477, 1;
	mov.b64 	%rd17228, {%r8479, %r8478};
	add.s64 	%rd17229, %rd17172, %rd17181;
	add.s64 	%rd17230, %rd17229, %rd16345;
	xor.b64  	%rd17231, %rd17197, %rd17230;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8480,%dummy}, %rd17231;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8481}, %rd17231;
	}
	mov.b64 	%rd17232, {%r8481, %r8480};
	add.s64 	%rd17233, %rd17156, %rd17232;
	xor.b64  	%rd17234, %rd17172, %rd17233;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8482,%dummy}, %rd17234;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8483}, %rd17234;
	}
	shf.r.wrap.b32 	%r8484, %r8483, %r8482, 24;
	shf.r.wrap.b32 	%r8485, %r8482, %r8483, 24;
	mov.b64 	%rd17235, {%r8485, %r8484};
	add.s64 	%rd17236, %rd17230, %rd17235;
	add.s64 	%rd17237, %rd17236, %rd16125;
	xor.b64  	%rd17238, %rd17232, %rd17237;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8486,%dummy}, %rd17238;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8487}, %rd17238;
	}
	shf.r.wrap.b32 	%r8488, %r8487, %r8486, 16;
	shf.r.wrap.b32 	%r8489, %r8486, %r8487, 16;
	mov.b64 	%rd17239, {%r8489, %r8488};
	add.s64 	%rd17240, %rd17233, %rd17239;
	xor.b64  	%rd17241, %rd17235, %rd17240;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8490}, %rd17241;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8491,%dummy}, %rd17241;
	}
	shf.l.wrap.b32 	%r8492, %r8491, %r8490, 1;
	shf.l.wrap.b32 	%r8493, %r8490, %r8491, 1;
	mov.b64 	%rd17242, {%r8493, %r8492};
	add.s64 	%rd17243, %rd17186, %rd17195;
	add.s64 	%rd17244, %rd17243, %rd16147;
	xor.b64  	%rd17245, %rd17155, %rd17244;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8494,%dummy}, %rd17245;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8495}, %rd17245;
	}
	mov.b64 	%rd17246, {%r8495, %r8494};
	add.s64 	%rd17247, %rd17170, %rd17246;
	xor.b64  	%rd17248, %rd17186, %rd17247;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8496,%dummy}, %rd17248;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8497}, %rd17248;
	}
	shf.r.wrap.b32 	%r8498, %r8497, %r8496, 24;
	shf.r.wrap.b32 	%r8499, %r8496, %r8497, 24;
	mov.b64 	%rd17249, {%r8499, %r8498};
	add.s64 	%rd17250, %rd17244, %rd17249;
	add.s64 	%rd17251, %rd17250, %rd16279;
	xor.b64  	%rd17252, %rd17246, %rd17251;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8500,%dummy}, %rd17252;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8501}, %rd17252;
	}
	shf.r.wrap.b32 	%r8502, %r8501, %r8500, 16;
	shf.r.wrap.b32 	%r8503, %r8500, %r8501, 16;
	mov.b64 	%rd17253, {%r8503, %r8502};
	add.s64 	%rd17254, %rd17247, %rd17253;
	xor.b64  	%rd17255, %rd17249, %rd17254;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8504}, %rd17255;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8505,%dummy}, %rd17255;
	}
	shf.l.wrap.b32 	%r8506, %r8505, %r8504, 1;
	shf.l.wrap.b32 	%r8507, %r8504, %r8505, 1;
	mov.b64 	%rd17256, {%r8507, %r8506};
	add.s64 	%rd17257, %rd17228, %rd17209;
	add.s64 	%rd17258, %rd17257, %rd16191;
	xor.b64  	%rd17259, %rd17253, %rd17258;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8508,%dummy}, %rd17259;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8509}, %rd17259;
	}
	mov.b64 	%rd17260, {%r8509, %r8508};
	add.s64 	%rd17261, %rd17240, %rd17260;
	xor.b64  	%rd17262, %rd17228, %rd17261;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8510,%dummy}, %rd17262;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8511}, %rd17262;
	}
	shf.r.wrap.b32 	%r8512, %r8511, %r8510, 24;
	shf.r.wrap.b32 	%r8513, %r8510, %r8511, 24;
	mov.b64 	%rd17263, {%r8513, %r8512};
	add.s64 	%rd17264, %rd17258, %rd17263;
	add.s64 	%rd17265, %rd17264, %rd16103;
	xor.b64  	%rd17266, %rd17260, %rd17265;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8514,%dummy}, %rd17266;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8515}, %rd17266;
	}
	shf.r.wrap.b32 	%r8516, %r8515, %r8514, 16;
	shf.r.wrap.b32 	%r8517, %r8514, %r8515, 16;
	mov.b64 	%rd17267, {%r8517, %r8516};
	add.s64 	%rd17268, %rd17261, %rd17267;
	xor.b64  	%rd17269, %rd17263, %rd17268;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8518}, %rd17269;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8519,%dummy}, %rd17269;
	}
	shf.l.wrap.b32 	%r8520, %r8519, %r8518, 1;
	shf.l.wrap.b32 	%r8521, %r8518, %r8519, 1;
	mov.b64 	%rd17270, {%r8521, %r8520};
	add.s64 	%rd17271, %rd17242, %rd17223;
	add.s64 	%rd17272, %rd17271, %rd16411;
	xor.b64  	%rd17273, %rd17211, %rd17272;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8522,%dummy}, %rd17273;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8523}, %rd17273;
	}
	mov.b64 	%rd17274, {%r8523, %r8522};
	add.s64 	%rd17275, %rd17254, %rd17274;
	xor.b64  	%rd17276, %rd17242, %rd17275;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8524,%dummy}, %rd17276;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8525}, %rd17276;
	}
	shf.r.wrap.b32 	%r8526, %r8525, %r8524, 24;
	shf.r.wrap.b32 	%r8527, %r8524, %r8525, 24;
	mov.b64 	%rd17277, {%r8527, %r8526};
	add.s64 	%rd17278, %rd17272, %rd17277;
	add.s64 	%rd17279, %rd17278, %rd16169;
	xor.b64  	%rd17280, %rd17274, %rd17279;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8528,%dummy}, %rd17280;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8529}, %rd17280;
	}
	shf.r.wrap.b32 	%r8530, %r8529, %r8528, 16;
	shf.r.wrap.b32 	%r8531, %r8528, %r8529, 16;
	mov.b64 	%rd17281, {%r8531, %r8530};
	add.s64 	%rd17282, %rd17275, %rd17281;
	xor.b64  	%rd17283, %rd17277, %rd17282;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8532}, %rd17283;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8533,%dummy}, %rd17283;
	}
	shf.l.wrap.b32 	%r8534, %r8533, %r8532, 1;
	shf.l.wrap.b32 	%r8535, %r8532, %r8533, 1;
	mov.b64 	%rd17284, {%r8535, %r8534};
	add.s64 	%rd17285, %rd17256, %rd17237;
	add.s64 	%rd17286, %rd17285, %rd16257;
	xor.b64  	%rd17287, %rd17225, %rd17286;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8536,%dummy}, %rd17287;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8537}, %rd17287;
	}
	mov.b64 	%rd17288, {%r8537, %r8536};
	add.s64 	%rd17289, %rd17212, %rd17288;
	xor.b64  	%rd17290, %rd17256, %rd17289;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8538,%dummy}, %rd17290;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8539}, %rd17290;
	}
	shf.r.wrap.b32 	%r8540, %r8539, %r8538, 24;
	shf.r.wrap.b32 	%r8541, %r8538, %r8539, 24;
	mov.b64 	%rd17291, {%r8541, %r8540};
	add.s64 	%rd17292, %rd17286, %rd17291;
	add.s64 	%rd17293, %rd17292, %rd16213;
	xor.b64  	%rd17294, %rd17288, %rd17293;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8542,%dummy}, %rd17294;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8543}, %rd17294;
	}
	shf.r.wrap.b32 	%r8544, %r8543, %r8542, 16;
	shf.r.wrap.b32 	%r8545, %r8542, %r8543, 16;
	mov.b64 	%rd17295, {%r8545, %r8544};
	add.s64 	%rd17296, %rd17289, %rd17295;
	xor.b64  	%rd17297, %rd17291, %rd17296;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8546}, %rd17297;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8547,%dummy}, %rd17297;
	}
	shf.l.wrap.b32 	%r8548, %r8547, %r8546, 1;
	shf.l.wrap.b32 	%r8549, %r8546, %r8547, 1;
	mov.b64 	%rd17298, {%r8549, %r8548};
	add.s64 	%rd17299, %rd17214, %rd17251;
	add.s64 	%rd17300, %rd17299, %rd16076;
	xor.b64  	%rd17301, %rd17239, %rd17300;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8550,%dummy}, %rd17301;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8551}, %rd17301;
	}
	mov.b64 	%rd17302, {%r8551, %r8550};
	add.s64 	%rd17303, %rd17226, %rd17302;
	xor.b64  	%rd17304, %rd17214, %rd17303;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8552,%dummy}, %rd17304;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8553}, %rd17304;
	}
	shf.r.wrap.b32 	%r8554, %r8553, %r8552, 24;
	shf.r.wrap.b32 	%r8555, %r8552, %r8553, 24;
	mov.b64 	%rd17305, {%r8555, %r8554};
	add.s64 	%rd17306, %rd17300, %rd17305;
	add.s64 	%rd17307, %rd17306, %rd16301;
	xor.b64  	%rd17308, %rd17302, %rd17307;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8556,%dummy}, %rd17308;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8557}, %rd17308;
	}
	shf.r.wrap.b32 	%r8558, %r8557, %r8556, 16;
	shf.r.wrap.b32 	%r8559, %r8556, %r8557, 16;
	mov.b64 	%rd17309, {%r8559, %r8558};
	add.s64 	%rd17310, %rd17303, %rd17309;
	xor.b64  	%rd17311, %rd17305, %rd17310;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8560}, %rd17311;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8561,%dummy}, %rd17311;
	}
	shf.l.wrap.b32 	%r8562, %r8561, %r8560, 1;
	shf.l.wrap.b32 	%r8563, %r8560, %r8561, 1;
	mov.b64 	%rd17312, {%r8563, %r8562};
	add.s64 	%rd17313, %rd17312, %rd17265;
	add.s64 	%rd17314, %rd17313, %rd16213;
	xor.b64  	%rd17315, %rd17281, %rd17314;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8564,%dummy}, %rd17315;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8565}, %rd17315;
	}
	mov.b64 	%rd17316, {%r8565, %r8564};
	add.s64 	%rd17317, %rd17296, %rd17316;
	xor.b64  	%rd17318, %rd17312, %rd17317;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8566,%dummy}, %rd17318;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8567}, %rd17318;
	}
	shf.r.wrap.b32 	%r8568, %r8567, %r8566, 24;
	shf.r.wrap.b32 	%r8569, %r8566, %r8567, 24;
	mov.b64 	%rd17319, {%r8569, %r8568};
	add.s64 	%rd17320, %rd17314, %rd17319;
	add.s64 	%rd17321, %rd17320, %rd16411;
	xor.b64  	%rd17322, %rd17316, %rd17321;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8570,%dummy}, %rd17322;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8571}, %rd17322;
	}
	shf.r.wrap.b32 	%r8572, %r8571, %r8570, 16;
	shf.r.wrap.b32 	%r8573, %r8570, %r8571, 16;
	mov.b64 	%rd17323, {%r8573, %r8572};
	add.s64 	%rd17324, %rd17317, %rd17323;
	xor.b64  	%rd17325, %rd17319, %rd17324;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8574}, %rd17325;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8575,%dummy}, %rd17325;
	}
	shf.l.wrap.b32 	%r8576, %r8575, %r8574, 1;
	shf.l.wrap.b32 	%r8577, %r8574, %r8575, 1;
	mov.b64 	%rd17326, {%r8577, %r8576};
	add.s64 	%rd17327, %rd17270, %rd17279;
	add.s64 	%rd17328, %rd17327, %rd16389;
	xor.b64  	%rd17329, %rd17295, %rd17328;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8578,%dummy}, %rd17329;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8579}, %rd17329;
	}
	mov.b64 	%rd17330, {%r8579, %r8578};
	add.s64 	%rd17331, %rd17310, %rd17330;
	xor.b64  	%rd17332, %rd17270, %rd17331;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8580,%dummy}, %rd17332;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8581}, %rd17332;
	}
	shf.r.wrap.b32 	%r8582, %r8581, %r8580, 24;
	shf.r.wrap.b32 	%r8583, %r8580, %r8581, 24;
	mov.b64 	%rd17333, {%r8583, %r8582};
	add.s64 	%rd17334, %rd17328, %rd17333;
	add.s64 	%rd17335, %rd17334, %rd16279;
	xor.b64  	%rd17336, %rd17330, %rd17335;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8584,%dummy}, %rd17336;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8585}, %rd17336;
	}
	shf.r.wrap.b32 	%r8586, %r8585, %r8584, 16;
	shf.r.wrap.b32 	%r8587, %r8584, %r8585, 16;
	mov.b64 	%rd17337, {%r8587, %r8586};
	add.s64 	%rd17338, %rd17331, %rd17337;
	xor.b64  	%rd17339, %rd17333, %rd17338;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8588}, %rd17339;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8589,%dummy}, %rd17339;
	}
	shf.l.wrap.b32 	%r8590, %r8589, %r8588, 1;
	shf.l.wrap.b32 	%r8591, %r8588, %r8589, 1;
	mov.b64 	%rd17340, {%r8591, %r8590};
	add.s64 	%rd17341, %rd17284, %rd17293;
	add.s64 	%rd17342, %rd17341, %rd16323;
	xor.b64  	%rd17343, %rd17309, %rd17342;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8592,%dummy}, %rd17343;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8593}, %rd17343;
	}
	mov.b64 	%rd17344, {%r8593, %r8592};
	add.s64 	%rd17345, %rd17268, %rd17344;
	xor.b64  	%rd17346, %rd17284, %rd17345;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8594,%dummy}, %rd17346;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8595}, %rd17346;
	}
	shf.r.wrap.b32 	%r8596, %r8595, %r8594, 24;
	shf.r.wrap.b32 	%r8597, %r8594, %r8595, 24;
	mov.b64 	%rd17347, {%r8597, %r8596};
	add.s64 	%rd17348, %rd17342, %rd17347;
	add.s64 	%rd17349, %rd17348, %rd16147;
	xor.b64  	%rd17350, %rd17344, %rd17349;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8598,%dummy}, %rd17350;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8599}, %rd17350;
	}
	shf.r.wrap.b32 	%r8600, %r8599, %r8598, 16;
	shf.r.wrap.b32 	%r8601, %r8598, %r8599, 16;
	mov.b64 	%rd17351, {%r8601, %r8600};
	add.s64 	%rd17352, %rd17345, %rd17351;
	xor.b64  	%rd17353, %rd17347, %rd17352;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8602}, %rd17353;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8603,%dummy}, %rd17353;
	}
	shf.l.wrap.b32 	%r8604, %r8603, %r8602, 1;
	shf.l.wrap.b32 	%r8605, %r8602, %r8603, 1;
	mov.b64 	%rd17354, {%r8605, %r8604};
	add.s64 	%rd17355, %rd17298, %rd17307;
	add.s64 	%rd17356, %rd17355, %rd16103;
	xor.b64  	%rd17357, %rd17267, %rd17356;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8606,%dummy}, %rd17357;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8607}, %rd17357;
	}
	mov.b64 	%rd17358, {%r8607, %r8606};
	add.s64 	%rd17359, %rd17282, %rd17358;
	xor.b64  	%rd17360, %rd17298, %rd17359;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8608,%dummy}, %rd17360;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8609}, %rd17360;
	}
	shf.r.wrap.b32 	%r8610, %r8609, %r8608, 24;
	shf.r.wrap.b32 	%r8611, %r8608, %r8609, 24;
	mov.b64 	%rd17361, {%r8611, %r8610};
	add.s64 	%rd17362, %rd17356, %rd17361;
	add.s64 	%rd17363, %rd17362, %rd16257;
	xor.b64  	%rd17364, %rd17358, %rd17363;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8612,%dummy}, %rd17364;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8613}, %rd17364;
	}
	shf.r.wrap.b32 	%r8614, %r8613, %r8612, 16;
	shf.r.wrap.b32 	%r8615, %r8612, %r8613, 16;
	mov.b64 	%rd17365, {%r8615, %r8614};
	add.s64 	%rd17366, %rd17359, %rd17365;
	xor.b64  	%rd17367, %rd17361, %rd17366;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8616}, %rd17367;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8617,%dummy}, %rd17367;
	}
	shf.l.wrap.b32 	%r8618, %r8617, %r8616, 1;
	shf.l.wrap.b32 	%r8619, %r8616, %r8617, 1;
	mov.b64 	%rd17368, {%r8619, %r8618};
	add.s64 	%rd17369, %rd17340, %rd17321;
	add.s64 	%rd17370, %rd17369, %rd16345;
	xor.b64  	%rd17371, %rd17365, %rd17370;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8620,%dummy}, %rd17371;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8621}, %rd17371;
	}
	mov.b64 	%rd17372, {%r8621, %r8620};
	add.s64 	%rd17373, %rd17352, %rd17372;
	xor.b64  	%rd17374, %rd17340, %rd17373;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8622,%dummy}, %rd17374;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8623}, %rd17374;
	}
	shf.r.wrap.b32 	%r8624, %r8623, %r8622, 24;
	shf.r.wrap.b32 	%r8625, %r8622, %r8623, 24;
	mov.b64 	%rd17375, {%r8625, %r8624};
	add.s64 	%rd17376, %rd17370, %rd17375;
	add.s64 	%rd17377, %rd17376, %rd16076;
	xor.b64  	%rd17378, %rd17372, %rd17377;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8626,%dummy}, %rd17378;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8627}, %rd17378;
	}
	shf.r.wrap.b32 	%r8628, %r8627, %r8626, 16;
	shf.r.wrap.b32 	%r8629, %r8626, %r8627, 16;
	mov.b64 	%rd17379, {%r8629, %r8628};
	add.s64 	%rd17380, %rd17373, %rd17379;
	xor.b64  	%rd17381, %rd17375, %rd17380;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8630}, %rd17381;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8631,%dummy}, %rd17381;
	}
	shf.l.wrap.b32 	%r8632, %r8631, %r8630, 1;
	shf.l.wrap.b32 	%r8633, %r8630, %r8631, 1;
	mov.b64 	%rd17382, {%r8633, %r8632};
	add.s64 	%rd17383, %rd17354, %rd17335;
	add.s64 	%rd17384, %rd17383, %rd16367;
	xor.b64  	%rd17385, %rd17323, %rd17384;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8634,%dummy}, %rd17385;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8635}, %rd17385;
	}
	mov.b64 	%rd17386, {%r8635, %r8634};
	add.s64 	%rd17387, %rd17366, %rd17386;
	xor.b64  	%rd17388, %rd17354, %rd17387;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8636,%dummy}, %rd17388;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8637}, %rd17388;
	}
	shf.r.wrap.b32 	%r8638, %r8637, %r8636, 24;
	shf.r.wrap.b32 	%r8639, %r8636, %r8637, 24;
	mov.b64 	%rd17389, {%r8639, %r8638};
	add.s64 	%rd17390, %rd17384, %rd17389;
	add.s64 	%rd17391, %rd17390, %rd16235;
	xor.b64  	%rd17392, %rd17386, %rd17391;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8640,%dummy}, %rd17392;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8641}, %rd17392;
	}
	shf.r.wrap.b32 	%r8642, %r8641, %r8640, 16;
	shf.r.wrap.b32 	%r8643, %r8640, %r8641, 16;
	mov.b64 	%rd17393, {%r8643, %r8642};
	add.s64 	%rd17394, %rd17387, %rd17393;
	xor.b64  	%rd17395, %rd17389, %rd17394;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8644}, %rd17395;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8645,%dummy}, %rd17395;
	}
	shf.l.wrap.b32 	%r8646, %r8645, %r8644, 1;
	shf.l.wrap.b32 	%r8647, %r8644, %r8645, 1;
	mov.b64 	%rd17396, {%r8647, %r8646};
	add.s64 	%rd17397, %rd17368, %rd17349;
	add.s64 	%rd17398, %rd17397, %rd16125;
	xor.b64  	%rd17399, %rd17337, %rd17398;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8648,%dummy}, %rd17399;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8649}, %rd17399;
	}
	mov.b64 	%rd17400, {%r8649, %r8648};
	add.s64 	%rd17401, %rd17324, %rd17400;
	xor.b64  	%rd17402, %rd17368, %rd17401;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8650,%dummy}, %rd17402;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8651}, %rd17402;
	}
	shf.r.wrap.b32 	%r8652, %r8651, %r8650, 24;
	shf.r.wrap.b32 	%r8653, %r8650, %r8651, 24;
	mov.b64 	%rd17403, {%r8653, %r8652};
	add.s64 	%rd17404, %rd17398, %rd17403;
	add.s64 	%rd17405, %rd17404, %rd16169;
	xor.b64  	%rd17406, %rd17400, %rd17405;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8654,%dummy}, %rd17406;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8655}, %rd17406;
	}
	shf.r.wrap.b32 	%r8656, %r8655, %r8654, 16;
	shf.r.wrap.b32 	%r8657, %r8654, %r8655, 16;
	mov.b64 	%rd17407, {%r8657, %r8656};
	add.s64 	%rd17408, %rd17401, %rd17407;
	xor.b64  	%rd17409, %rd17403, %rd17408;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8658}, %rd17409;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8659,%dummy}, %rd17409;
	}
	shf.l.wrap.b32 	%r8660, %r8659, %r8658, 1;
	shf.l.wrap.b32 	%r8661, %r8658, %r8659, 1;
	mov.b64 	%rd17410, {%r8661, %r8660};
	add.s64 	%rd17411, %rd17326, %rd17363;
	add.s64 	%rd17412, %rd17411, %rd16301;
	xor.b64  	%rd17413, %rd17351, %rd17412;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8662,%dummy}, %rd17413;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8663}, %rd17413;
	}
	mov.b64 	%rd17414, {%r8663, %r8662};
	add.s64 	%rd17415, %rd17338, %rd17414;
	xor.b64  	%rd17416, %rd17326, %rd17415;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8664,%dummy}, %rd17416;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8665}, %rd17416;
	}
	shf.r.wrap.b32 	%r8666, %r8665, %r8664, 24;
	shf.r.wrap.b32 	%r8667, %r8664, %r8665, 24;
	mov.b64 	%rd17417, {%r8667, %r8666};
	add.s64 	%rd17418, %rd17412, %rd17417;
	add.s64 	%rd17419, %rd17418, %rd16191;
	xor.b64  	%rd17420, %rd17414, %rd17419;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8668,%dummy}, %rd17420;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8669}, %rd17420;
	}
	shf.r.wrap.b32 	%r8670, %r8669, %r8668, 16;
	shf.r.wrap.b32 	%r8671, %r8668, %r8669, 16;
	mov.b64 	%rd17421, {%r8671, %r8670};
	add.s64 	%rd17422, %rd17415, %rd17421;
	xor.b64  	%rd17423, %rd17417, %rd17422;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8672}, %rd17423;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8673,%dummy}, %rd17423;
	}
	shf.l.wrap.b32 	%r8674, %r8673, %r8672, 1;
	shf.l.wrap.b32 	%r8675, %r8672, %r8673, 1;
	mov.b64 	%rd17424, {%r8675, %r8674};
	add.s64 	%rd17425, %rd17424, %rd17377;
	add.s64 	%rd17426, %rd17425, %rd16301;
	xor.b64  	%rd17427, %rd17393, %rd17426;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8676,%dummy}, %rd17427;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8677}, %rd17427;
	}
	mov.b64 	%rd17428, {%r8677, %r8676};
	add.s64 	%rd17429, %rd17408, %rd17428;
	xor.b64  	%rd17430, %rd17424, %rd17429;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8678,%dummy}, %rd17430;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8679}, %rd17430;
	}
	shf.r.wrap.b32 	%r8680, %r8679, %r8678, 24;
	shf.r.wrap.b32 	%r8681, %r8678, %r8679, 24;
	mov.b64 	%rd17431, {%r8681, %r8680};
	add.s64 	%rd17432, %rd17426, %rd17431;
	add.s64 	%rd17433, %rd17432, %rd16076;
	xor.b64  	%rd17434, %rd17428, %rd17433;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8682,%dummy}, %rd17434;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8683}, %rd17434;
	}
	shf.r.wrap.b32 	%r8684, %r8683, %r8682, 16;
	shf.r.wrap.b32 	%r8685, %r8682, %r8683, 16;
	mov.b64 	%rd17435, {%r8685, %r8684};
	add.s64 	%rd17436, %rd17429, %rd17435;
	xor.b64  	%rd17437, %rd17431, %rd17436;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8686}, %rd17437;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8687,%dummy}, %rd17437;
	}
	shf.l.wrap.b32 	%r8688, %r8687, %r8686, 1;
	shf.l.wrap.b32 	%r8689, %r8686, %r8687, 1;
	mov.b64 	%rd17438, {%r8689, %r8688};
	add.s64 	%rd17439, %rd17382, %rd17391;
	add.s64 	%rd17440, %rd17439, %rd16257;
	xor.b64  	%rd17441, %rd17407, %rd17440;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8690,%dummy}, %rd17441;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8691}, %rd17441;
	}
	mov.b64 	%rd17442, {%r8691, %r8690};
	add.s64 	%rd17443, %rd17422, %rd17442;
	xor.b64  	%rd17444, %rd17382, %rd17443;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8692,%dummy}, %rd17444;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8693}, %rd17444;
	}
	shf.r.wrap.b32 	%r8694, %r8693, %r8692, 24;
	shf.r.wrap.b32 	%r8695, %r8692, %r8693, 24;
	mov.b64 	%rd17445, {%r8695, %r8694};
	add.s64 	%rd17446, %rd17440, %rd17445;
	add.s64 	%rd17447, %rd17446, %rd16169;
	xor.b64  	%rd17448, %rd17442, %rd17447;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8696,%dummy}, %rd17448;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8697}, %rd17448;
	}
	shf.r.wrap.b32 	%r8698, %r8697, %r8696, 16;
	shf.r.wrap.b32 	%r8699, %r8696, %r8697, 16;
	mov.b64 	%rd17449, {%r8699, %r8698};
	add.s64 	%rd17450, %rd17443, %rd17449;
	xor.b64  	%rd17451, %rd17445, %rd17450;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8700}, %rd17451;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8701,%dummy}, %rd17451;
	}
	shf.l.wrap.b32 	%r8702, %r8701, %r8700, 1;
	shf.l.wrap.b32 	%r8703, %r8700, %r8701, 1;
	mov.b64 	%rd17452, {%r8703, %r8702};
	add.s64 	%rd17453, %rd17396, %rd17405;
	add.s64 	%rd17454, %rd17453, %rd16235;
	xor.b64  	%rd17455, %rd17421, %rd17454;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8704,%dummy}, %rd17455;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8705}, %rd17455;
	}
	mov.b64 	%rd17456, {%r8705, %r8704};
	add.s64 	%rd17457, %rd17380, %rd17456;
	xor.b64  	%rd17458, %rd17396, %rd17457;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8706,%dummy}, %rd17458;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8707}, %rd17458;
	}
	shf.r.wrap.b32 	%r8708, %r8707, %r8706, 24;
	shf.r.wrap.b32 	%r8709, %r8706, %r8707, 24;
	mov.b64 	%rd17459, {%r8709, %r8708};
	add.s64 	%rd17460, %rd17454, %rd17459;
	add.s64 	%rd17461, %rd17460, %rd16213;
	xor.b64  	%rd17462, %rd17456, %rd17461;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8710,%dummy}, %rd17462;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8711}, %rd17462;
	}
	shf.r.wrap.b32 	%r8712, %r8711, %r8710, 16;
	shf.r.wrap.b32 	%r8713, %r8710, %r8711, 16;
	mov.b64 	%rd17463, {%r8713, %r8712};
	add.s64 	%rd17464, %rd17457, %rd17463;
	xor.b64  	%rd17465, %rd17459, %rd17464;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8714}, %rd17465;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8715,%dummy}, %rd17465;
	}
	shf.l.wrap.b32 	%r8716, %r8715, %r8714, 1;
	shf.l.wrap.b32 	%r8717, %r8714, %r8715, 1;
	mov.b64 	%rd17466, {%r8717, %r8716};
	add.s64 	%rd17467, %rd17410, %rd17419;
	add.s64 	%rd17468, %rd17467, %rd16125;
	xor.b64  	%rd17469, %rd17379, %rd17468;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8718,%dummy}, %rd17469;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8719}, %rd17469;
	}
	mov.b64 	%rd17470, {%r8719, %r8718};
	add.s64 	%rd17471, %rd17394, %rd17470;
	xor.b64  	%rd17472, %rd17410, %rd17471;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8720,%dummy}, %rd17472;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8721}, %rd17472;
	}
	shf.r.wrap.b32 	%r8722, %r8721, %r8720, 24;
	shf.r.wrap.b32 	%r8723, %r8720, %r8721, 24;
	mov.b64 	%rd17473, {%r8723, %r8722};
	add.s64 	%rd17474, %rd17468, %rd17473;
	add.s64 	%rd17475, %rd17474, %rd16191;
	xor.b64  	%rd17476, %rd17470, %rd17475;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8724,%dummy}, %rd17476;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8725}, %rd17476;
	}
	shf.r.wrap.b32 	%r8726, %r8725, %r8724, 16;
	shf.r.wrap.b32 	%r8727, %r8724, %r8725, 16;
	mov.b64 	%rd17477, {%r8727, %r8726};
	add.s64 	%rd17478, %rd17471, %rd17477;
	xor.b64  	%rd17479, %rd17473, %rd17478;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8728}, %rd17479;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8729,%dummy}, %rd17479;
	}
	shf.l.wrap.b32 	%r8730, %r8729, %r8728, 1;
	shf.l.wrap.b32 	%r8731, %r8728, %r8729, 1;
	mov.b64 	%rd17480, {%r8731, %r8730};
	add.s64 	%rd17481, %rd17452, %rd17433;
	add.s64 	%rd17482, %rd17481, %rd16411;
	xor.b64  	%rd17483, %rd17477, %rd17482;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8732,%dummy}, %rd17483;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8733}, %rd17483;
	}
	mov.b64 	%rd17484, {%r8733, %r8732};
	add.s64 	%rd17485, %rd17464, %rd17484;
	xor.b64  	%rd17486, %rd17452, %rd17485;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8734,%dummy}, %rd17486;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8735}, %rd17486;
	}
	shf.r.wrap.b32 	%r8736, %r8735, %r8734, 24;
	shf.r.wrap.b32 	%r8737, %r8734, %r8735, 24;
	mov.b64 	%rd17487, {%r8737, %r8736};
	add.s64 	%rd17488, %rd17482, %rd17487;
	add.s64 	%rd17489, %rd17488, %rd16323;
	xor.b64  	%rd17490, %rd17484, %rd17489;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8738,%dummy}, %rd17490;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8739}, %rd17490;
	}
	shf.r.wrap.b32 	%r8740, %r8739, %r8738, 16;
	shf.r.wrap.b32 	%r8741, %r8738, %r8739, 16;
	mov.b64 	%rd17491, {%r8741, %r8740};
	add.s64 	%rd17492, %rd17485, %rd17491;
	xor.b64  	%rd17493, %rd17487, %rd17492;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8742}, %rd17493;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8743,%dummy}, %rd17493;
	}
	shf.l.wrap.b32 	%r8744, %r8743, %r8742, 1;
	shf.l.wrap.b32 	%r8745, %r8742, %r8743, 1;
	mov.b64 	%rd17494, {%r8745, %r8744};
	add.s64 	%rd17495, %rd17466, %rd17447;
	add.s64 	%rd17496, %rd17495, %rd16279;
	xor.b64  	%rd17497, %rd17435, %rd17496;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8746,%dummy}, %rd17497;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8747}, %rd17497;
	}
	mov.b64 	%rd17498, {%r8747, %r8746};
	add.s64 	%rd17499, %rd17478, %rd17498;
	xor.b64  	%rd17500, %rd17466, %rd17499;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8748,%dummy}, %rd17500;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8749}, %rd17500;
	}
	shf.r.wrap.b32 	%r8750, %r8749, %r8748, 24;
	shf.r.wrap.b32 	%r8751, %r8748, %r8749, 24;
	mov.b64 	%rd17501, {%r8751, %r8750};
	add.s64 	%rd17502, %rd17496, %rd17501;
	add.s64 	%rd17503, %rd17502, %rd16389;
	xor.b64  	%rd17504, %rd17498, %rd17503;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8752,%dummy}, %rd17504;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8753}, %rd17504;
	}
	shf.r.wrap.b32 	%r8754, %r8753, %r8752, 16;
	shf.r.wrap.b32 	%r8755, %r8752, %r8753, 16;
	mov.b64 	%rd17505, {%r8755, %r8754};
	add.s64 	%rd17506, %rd17499, %rd17505;
	xor.b64  	%rd17507, %rd17501, %rd17506;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8756}, %rd17507;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8757,%dummy}, %rd17507;
	}
	shf.l.wrap.b32 	%r8758, %r8757, %r8756, 1;
	shf.l.wrap.b32 	%r8759, %r8756, %r8757, 1;
	mov.b64 	%rd17508, {%r8759, %r8758};
	add.s64 	%rd17509, %rd17480, %rd17461;
	add.s64 	%rd17510, %rd17509, %rd16147;
	xor.b64  	%rd17511, %rd17449, %rd17510;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8760,%dummy}, %rd17511;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8761}, %rd17511;
	}
	mov.b64 	%rd17512, {%r8761, %r8760};
	add.s64 	%rd17513, %rd17436, %rd17512;
	xor.b64  	%rd17514, %rd17480, %rd17513;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8762,%dummy}, %rd17514;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8763}, %rd17514;
	}
	shf.r.wrap.b32 	%r8764, %r8763, %r8762, 24;
	shf.r.wrap.b32 	%r8765, %r8762, %r8763, 24;
	mov.b64 	%rd17515, {%r8765, %r8764};
	add.s64 	%rd17516, %rd17510, %rd17515;
	add.s64 	%rd17517, %rd17516, %rd16345;
	xor.b64  	%rd17518, %rd17512, %rd17517;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8766,%dummy}, %rd17518;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8767}, %rd17518;
	}
	shf.r.wrap.b32 	%r8768, %r8767, %r8766, 16;
	shf.r.wrap.b32 	%r8769, %r8766, %r8767, 16;
	mov.b64 	%rd17519, {%r8769, %r8768};
	add.s64 	%rd17520, %rd17513, %rd17519;
	xor.b64  	%rd17521, %rd17515, %rd17520;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8770}, %rd17521;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8771,%dummy}, %rd17521;
	}
	shf.l.wrap.b32 	%r8772, %r8771, %r8770, 1;
	shf.l.wrap.b32 	%r8773, %r8770, %r8771, 1;
	mov.b64 	%rd17522, {%r8773, %r8772};
	add.s64 	%rd17523, %rd17438, %rd17475;
	add.s64 	%rd17524, %rd17523, %rd16367;
	xor.b64  	%rd17525, %rd17463, %rd17524;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8774,%dummy}, %rd17525;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8775}, %rd17525;
	}
	mov.b64 	%rd17526, {%r8775, %r8774};
	add.s64 	%rd17527, %rd17450, %rd17526;
	xor.b64  	%rd17528, %rd17438, %rd17527;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8776,%dummy}, %rd17528;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8777}, %rd17528;
	}
	shf.r.wrap.b32 	%r8778, %r8777, %r8776, 24;
	shf.r.wrap.b32 	%r8779, %r8776, %r8777, 24;
	mov.b64 	%rd17529, {%r8779, %r8778};
	add.s64 	%rd17530, %rd17524, %rd17529;
	add.s64 	%rd17531, %rd17530, %rd16103;
	xor.b64  	%rd17532, %rd17526, %rd17531;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8780,%dummy}, %rd17532;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8781}, %rd17532;
	}
	shf.r.wrap.b32 	%r8782, %r8781, %r8780, 16;
	shf.r.wrap.b32 	%r8783, %r8780, %r8781, 16;
	mov.b64 	%rd17533, {%r8783, %r8782};
	add.s64 	%rd17534, %rd17527, %rd17533;
	xor.b64  	%rd17535, %rd17529, %rd17534;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8784}, %rd17535;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8785,%dummy}, %rd17535;
	}
	shf.l.wrap.b32 	%r8786, %r8785, %r8784, 1;
	shf.l.wrap.b32 	%r8787, %r8784, %r8785, 1;
	mov.b64 	%rd17536, {%r8787, %r8786};
	add.s64 	%rd17537, %rd17536, %rd17489;
	add.s64 	%rd17538, %rd17537, %rd16103;
	xor.b64  	%rd17539, %rd17505, %rd17538;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8788,%dummy}, %rd17539;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8789}, %rd17539;
	}
	mov.b64 	%rd17540, {%r8789, %r8788};
	add.s64 	%rd17541, %rd17520, %rd17540;
	xor.b64  	%rd17542, %rd17536, %rd17541;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8790,%dummy}, %rd17542;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8791}, %rd17542;
	}
	shf.r.wrap.b32 	%r8792, %r8791, %r8790, 24;
	shf.r.wrap.b32 	%r8793, %r8790, %r8791, 24;
	mov.b64 	%rd17543, {%r8793, %r8792};
	add.s64 	%rd17544, %rd17538, %rd17543;
	add.s64 	%rd17545, %rd17544, %rd16125;
	xor.b64  	%rd17546, %rd17540, %rd17545;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8794,%dummy}, %rd17546;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8795}, %rd17546;
	}
	shf.r.wrap.b32 	%r8796, %r8795, %r8794, 16;
	shf.r.wrap.b32 	%r8797, %r8794, %r8795, 16;
	mov.b64 	%rd17547, {%r8797, %r8796};
	add.s64 	%rd17548, %rd17541, %rd17547;
	xor.b64  	%rd17549, %rd17543, %rd17548;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8798}, %rd17549;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8799,%dummy}, %rd17549;
	}
	shf.l.wrap.b32 	%r8800, %r8799, %r8798, 1;
	shf.l.wrap.b32 	%r8801, %r8798, %r8799, 1;
	mov.b64 	%rd17550, {%r8801, %r8800};
	add.s64 	%rd17551, %rd17494, %rd17503;
	add.s64 	%rd17552, %rd17551, %rd16076;
	xor.b64  	%rd17553, %rd17519, %rd17552;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8802,%dummy}, %rd17553;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8803}, %rd17553;
	}
	mov.b64 	%rd17554, {%r8803, %r8802};
	add.s64 	%rd17555, %rd17534, %rd17554;
	xor.b64  	%rd17556, %rd17494, %rd17555;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8804,%dummy}, %rd17556;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8805}, %rd17556;
	}
	shf.r.wrap.b32 	%r8806, %r8805, %r8804, 24;
	shf.r.wrap.b32 	%r8807, %r8804, %r8805, 24;
	mov.b64 	%rd17557, {%r8807, %r8806};
	add.s64 	%rd17558, %rd17552, %rd17557;
	add.s64 	%rd17559, %rd17558, %rd16147;
	xor.b64  	%rd17560, %rd17554, %rd17559;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8808,%dummy}, %rd17560;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8809}, %rd17560;
	}
	shf.r.wrap.b32 	%r8810, %r8809, %r8808, 16;
	shf.r.wrap.b32 	%r8811, %r8808, %r8809, 16;
	mov.b64 	%rd17561, {%r8811, %r8810};
	add.s64 	%rd17562, %rd17555, %rd17561;
	xor.b64  	%rd17563, %rd17557, %rd17562;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8812}, %rd17563;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8813,%dummy}, %rd17563;
	}
	shf.l.wrap.b32 	%r8814, %r8813, %r8812, 1;
	shf.l.wrap.b32 	%r8815, %r8812, %r8813, 1;
	mov.b64 	%rd17564, {%r8815, %r8814};
	add.s64 	%rd17565, %rd17508, %rd17517;
	add.s64 	%rd17566, %rd17565, %rd16169;
	xor.b64  	%rd17567, %rd17533, %rd17566;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8816,%dummy}, %rd17567;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8817}, %rd17567;
	}
	mov.b64 	%rd17568, {%r8817, %r8816};
	add.s64 	%rd17569, %rd17492, %rd17568;
	xor.b64  	%rd17570, %rd17508, %rd17569;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8818,%dummy}, %rd17570;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8819}, %rd17570;
	}
	shf.r.wrap.b32 	%r8820, %r8819, %r8818, 24;
	shf.r.wrap.b32 	%r8821, %r8818, %r8819, 24;
	mov.b64 	%rd17571, {%r8821, %r8820};
	add.s64 	%rd17572, %rd17566, %rd17571;
	add.s64 	%rd17573, %rd17572, %rd16191;
	xor.b64  	%rd17574, %rd17568, %rd17573;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8822,%dummy}, %rd17574;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8823}, %rd17574;
	}
	shf.r.wrap.b32 	%r8824, %r8823, %r8822, 16;
	shf.r.wrap.b32 	%r8825, %r8822, %r8823, 16;
	mov.b64 	%rd17575, {%r8825, %r8824};
	add.s64 	%rd17576, %rd17569, %rd17575;
	xor.b64  	%rd17577, %rd17571, %rd17576;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8826}, %rd17577;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8827,%dummy}, %rd17577;
	}
	shf.l.wrap.b32 	%r8828, %r8827, %r8826, 1;
	shf.l.wrap.b32 	%r8829, %r8826, %r8827, 1;
	mov.b64 	%rd17578, {%r8829, %r8828};
	add.s64 	%rd17579, %rd17522, %rd17531;
	add.s64 	%rd17580, %rd17579, %rd16213;
	xor.b64  	%rd17581, %rd17491, %rd17580;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8830,%dummy}, %rd17581;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8831}, %rd17581;
	}
	mov.b64 	%rd17582, {%r8831, %r8830};
	add.s64 	%rd17583, %rd17506, %rd17582;
	xor.b64  	%rd17584, %rd17522, %rd17583;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8832,%dummy}, %rd17584;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8833}, %rd17584;
	}
	shf.r.wrap.b32 	%r8834, %r8833, %r8832, 24;
	shf.r.wrap.b32 	%r8835, %r8832, %r8833, 24;
	mov.b64 	%rd17585, {%r8835, %r8834};
	add.s64 	%rd17586, %rd17580, %rd17585;
	add.s64 	%rd17587, %rd17586, %rd16235;
	xor.b64  	%rd17588, %rd17582, %rd17587;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8836,%dummy}, %rd17588;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8837}, %rd17588;
	}
	shf.r.wrap.b32 	%r8838, %r8837, %r8836, 16;
	shf.r.wrap.b32 	%r8839, %r8836, %r8837, 16;
	mov.b64 	%rd17589, {%r8839, %r8838};
	add.s64 	%rd17590, %rd17583, %rd17589;
	xor.b64  	%rd17591, %rd17585, %rd17590;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8840}, %rd17591;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8841,%dummy}, %rd17591;
	}
	shf.l.wrap.b32 	%r8842, %r8841, %r8840, 1;
	shf.l.wrap.b32 	%r8843, %r8840, %r8841, 1;
	mov.b64 	%rd17592, {%r8843, %r8842};
	add.s64 	%rd17593, %rd17564, %rd17545;
	add.s64 	%rd17594, %rd17593, %rd16257;
	xor.b64  	%rd17595, %rd17589, %rd17594;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8844,%dummy}, %rd17595;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8845}, %rd17595;
	}
	mov.b64 	%rd17596, {%r8845, %r8844};
	add.s64 	%rd17597, %rd17576, %rd17596;
	xor.b64  	%rd17598, %rd17564, %rd17597;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8846,%dummy}, %rd17598;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8847}, %rd17598;
	}
	shf.r.wrap.b32 	%r8848, %r8847, %r8846, 24;
	shf.r.wrap.b32 	%r8849, %r8846, %r8847, 24;
	mov.b64 	%rd17599, {%r8849, %r8848};
	add.s64 	%rd17600, %rd17594, %rd17599;
	add.s64 	%rd17601, %rd17600, %rd16279;
	xor.b64  	%rd17602, %rd17596, %rd17601;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8850,%dummy}, %rd17602;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8851}, %rd17602;
	}
	shf.r.wrap.b32 	%r8852, %r8851, %r8850, 16;
	shf.r.wrap.b32 	%r8853, %r8850, %r8851, 16;
	mov.b64 	%rd17603, {%r8853, %r8852};
	add.s64 	%rd17604, %rd17597, %rd17603;
	xor.b64  	%rd17605, %rd17599, %rd17604;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8854}, %rd17605;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8855,%dummy}, %rd17605;
	}
	shf.l.wrap.b32 	%r8856, %r8855, %r8854, 1;
	shf.l.wrap.b32 	%r8857, %r8854, %r8855, 1;
	mov.b64 	%rd17606, {%r8857, %r8856};
	add.s64 	%rd17607, %rd17578, %rd17559;
	add.s64 	%rd17608, %rd17607, %rd16301;
	xor.b64  	%rd17609, %rd17547, %rd17608;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8858,%dummy}, %rd17609;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8859}, %rd17609;
	}
	mov.b64 	%rd17610, {%r8859, %r8858};
	add.s64 	%rd17611, %rd17590, %rd17610;
	xor.b64  	%rd17612, %rd17578, %rd17611;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8860,%dummy}, %rd17612;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8861}, %rd17612;
	}
	shf.r.wrap.b32 	%r8862, %r8861, %r8860, 24;
	shf.r.wrap.b32 	%r8863, %r8860, %r8861, 24;
	mov.b64 	%rd17613, {%r8863, %r8862};
	add.s64 	%rd17614, %rd17608, %rd17613;
	add.s64 	%rd17615, %rd17614, %rd16323;
	xor.b64  	%rd17616, %rd17610, %rd17615;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8864,%dummy}, %rd17616;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8865}, %rd17616;
	}
	shf.r.wrap.b32 	%r8866, %r8865, %r8864, 16;
	shf.r.wrap.b32 	%r8867, %r8864, %r8865, 16;
	mov.b64 	%rd17617, {%r8867, %r8866};
	add.s64 	%rd17618, %rd17611, %rd17617;
	xor.b64  	%rd17619, %rd17613, %rd17618;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8868}, %rd17619;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8869,%dummy}, %rd17619;
	}
	shf.l.wrap.b32 	%r8870, %r8869, %r8868, 1;
	shf.l.wrap.b32 	%r8871, %r8868, %r8869, 1;
	mov.b64 	%rd17620, {%r8871, %r8870};
	add.s64 	%rd17621, %rd17592, %rd17573;
	add.s64 	%rd17622, %rd17621, %rd16345;
	xor.b64  	%rd17623, %rd17561, %rd17622;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8872,%dummy}, %rd17623;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8873}, %rd17623;
	}
	mov.b64 	%rd17624, {%r8873, %r8872};
	add.s64 	%rd17625, %rd17548, %rd17624;
	xor.b64  	%rd17626, %rd17592, %rd17625;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8874,%dummy}, %rd17626;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8875}, %rd17626;
	}
	shf.r.wrap.b32 	%r8876, %r8875, %r8874, 24;
	shf.r.wrap.b32 	%r8877, %r8874, %r8875, 24;
	mov.b64 	%rd17627, {%r8877, %r8876};
	add.s64 	%rd17628, %rd17622, %rd17627;
	add.s64 	%rd17629, %rd17628, %rd16367;
	xor.b64  	%rd17630, %rd17624, %rd17629;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8878,%dummy}, %rd17630;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8879}, %rd17630;
	}
	shf.r.wrap.b32 	%r8880, %r8879, %r8878, 16;
	shf.r.wrap.b32 	%r8881, %r8878, %r8879, 16;
	mov.b64 	%rd17631, {%r8881, %r8880};
	add.s64 	%rd17632, %rd17625, %rd17631;
	xor.b64  	%rd17633, %rd17627, %rd17632;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8882}, %rd17633;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8883,%dummy}, %rd17633;
	}
	shf.l.wrap.b32 	%r8884, %r8883, %r8882, 1;
	shf.l.wrap.b32 	%r8885, %r8882, %r8883, 1;
	mov.b64 	%rd17634, {%r8885, %r8884};
	add.s64 	%rd17635, %rd17550, %rd17587;
	add.s64 	%rd17636, %rd17635, %rd16389;
	xor.b64  	%rd17637, %rd17575, %rd17636;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8886,%dummy}, %rd17637;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8887}, %rd17637;
	}
	mov.b64 	%rd17638, {%r8887, %r8886};
	add.s64 	%rd17639, %rd17562, %rd17638;
	xor.b64  	%rd17640, %rd17550, %rd17639;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8888,%dummy}, %rd17640;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8889}, %rd17640;
	}
	shf.r.wrap.b32 	%r8890, %r8889, %r8888, 24;
	shf.r.wrap.b32 	%r8891, %r8888, %r8889, 24;
	mov.b64 	%rd17641, {%r8891, %r8890};
	add.s64 	%rd17642, %rd17636, %rd17641;
	add.s64 	%rd17643, %rd17642, %rd16411;
	xor.b64  	%rd17644, %rd17638, %rd17643;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8892,%dummy}, %rd17644;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8893}, %rd17644;
	}
	shf.r.wrap.b32 	%r8894, %r8893, %r8892, 16;
	shf.r.wrap.b32 	%r8895, %r8892, %r8893, 16;
	mov.b64 	%rd17645, {%r8895, %r8894};
	add.s64 	%rd17646, %rd17639, %rd17645;
	xor.b64  	%rd17647, %rd17641, %rd17646;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8896}, %rd17647;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8897,%dummy}, %rd17647;
	}
	shf.l.wrap.b32 	%r8898, %r8897, %r8896, 1;
	shf.l.wrap.b32 	%r8899, %r8896, %r8897, 1;
	mov.b64 	%rd17648, {%r8899, %r8898};
	add.s64 	%rd17649, %rd17648, %rd17601;
	add.s64 	%rd17650, %rd17649, %rd16389;
	xor.b64  	%rd17651, %rd17617, %rd17650;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8900,%dummy}, %rd17651;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8901}, %rd17651;
	}
	mov.b64 	%rd17652, {%r8901, %r8900};
	add.s64 	%rd17653, %rd17632, %rd17652;
	xor.b64  	%rd17654, %rd17648, %rd17653;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8902,%dummy}, %rd17654;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8903}, %rd17654;
	}
	shf.r.wrap.b32 	%r8904, %r8903, %r8902, 24;
	shf.r.wrap.b32 	%r8905, %r8902, %r8903, 24;
	mov.b64 	%rd17655, {%r8905, %r8904};
	add.s64 	%rd17656, %rd17650, %rd17655;
	add.s64 	%rd17657, %rd17656, %rd16301;
	xor.b64  	%rd17658, %rd17652, %rd17657;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8906,%dummy}, %rd17658;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8907}, %rd17658;
	}
	shf.r.wrap.b32 	%r8908, %r8907, %r8906, 16;
	shf.r.wrap.b32 	%r8909, %r8906, %r8907, 16;
	mov.b64 	%rd17659, {%r8909, %r8908};
	add.s64 	%rd17660, %rd17653, %rd17659;
	xor.b64  	%rd17661, %rd17655, %rd17660;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8910}, %rd17661;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8911,%dummy}, %rd17661;
	}
	shf.l.wrap.b32 	%r8912, %r8911, %r8910, 1;
	shf.l.wrap.b32 	%r8913, %r8910, %r8911, 1;
	mov.b64 	%rd17662, {%r8913, %r8912};
	add.s64 	%rd17663, %rd17606, %rd17615;
	add.s64 	%rd17664, %rd17663, %rd16169;
	xor.b64  	%rd17665, %rd17631, %rd17664;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8914,%dummy}, %rd17665;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8915}, %rd17665;
	}
	mov.b64 	%rd17666, {%r8915, %r8914};
	add.s64 	%rd17667, %rd17646, %rd17666;
	xor.b64  	%rd17668, %rd17606, %rd17667;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8916,%dummy}, %rd17668;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8917}, %rd17668;
	}
	shf.r.wrap.b32 	%r8918, %r8917, %r8916, 24;
	shf.r.wrap.b32 	%r8919, %r8916, %r8917, 24;
	mov.b64 	%rd17669, {%r8919, %r8918};
	add.s64 	%rd17670, %rd17664, %rd17669;
	add.s64 	%rd17671, %rd17670, %rd16257;
	xor.b64  	%rd17672, %rd17666, %rd17671;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8920,%dummy}, %rd17672;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8921}, %rd17672;
	}
	shf.r.wrap.b32 	%r8922, %r8921, %r8920, 16;
	shf.r.wrap.b32 	%r8923, %r8920, %r8921, 16;
	mov.b64 	%rd17673, {%r8923, %r8922};
	add.s64 	%rd17674, %rd17667, %rd17673;
	xor.b64  	%rd17675, %rd17669, %rd17674;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8924}, %rd17675;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8925,%dummy}, %rd17675;
	}
	shf.l.wrap.b32 	%r8926, %r8925, %r8924, 1;
	shf.l.wrap.b32 	%r8927, %r8924, %r8925, 1;
	mov.b64 	%rd17676, {%r8927, %r8926};
	add.s64 	%rd17677, %rd17620, %rd17629;
	add.s64 	%rd17678, %rd17677, %rd16279;
	xor.b64  	%rd17679, %rd17645, %rd17678;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8928,%dummy}, %rd17679;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8929}, %rd17679;
	}
	mov.b64 	%rd17680, {%r8929, %r8928};
	add.s64 	%rd17681, %rd17604, %rd17680;
	xor.b64  	%rd17682, %rd17620, %rd17681;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8930,%dummy}, %rd17682;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8931}, %rd17682;
	}
	shf.r.wrap.b32 	%r8932, %r8931, %r8930, 24;
	shf.r.wrap.b32 	%r8933, %r8930, %r8931, 24;
	mov.b64 	%rd17683, {%r8933, %r8932};
	add.s64 	%rd17684, %rd17678, %rd17683;
	add.s64 	%rd17685, %rd17684, %rd16411;
	xor.b64  	%rd17686, %rd17680, %rd17685;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8934,%dummy}, %rd17686;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8935}, %rd17686;
	}
	shf.r.wrap.b32 	%r8936, %r8935, %r8934, 16;
	shf.r.wrap.b32 	%r8937, %r8934, %r8935, 16;
	mov.b64 	%rd17687, {%r8937, %r8936};
	add.s64 	%rd17688, %rd17681, %rd17687;
	xor.b64  	%rd17689, %rd17683, %rd17688;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8938}, %rd17689;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8939,%dummy}, %rd17689;
	}
	shf.l.wrap.b32 	%r8940, %r8939, %r8938, 1;
	shf.l.wrap.b32 	%r8941, %r8938, %r8939, 1;
	mov.b64 	%rd17690, {%r8941, %r8940};
	add.s64 	%rd17691, %rd17634, %rd17643;
	add.s64 	%rd17692, %rd17691, %rd16367;
	xor.b64  	%rd17693, %rd17603, %rd17692;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8942,%dummy}, %rd17693;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8943}, %rd17693;
	}
	mov.b64 	%rd17694, {%r8943, %r8942};
	add.s64 	%rd17695, %rd17618, %rd17694;
	xor.b64  	%rd17696, %rd17634, %rd17695;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8944,%dummy}, %rd17696;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8945}, %rd17696;
	}
	shf.r.wrap.b32 	%r8946, %r8945, %r8944, 24;
	shf.r.wrap.b32 	%r8947, %r8944, %r8945, 24;
	mov.b64 	%rd17697, {%r8947, %r8946};
	add.s64 	%rd17698, %rd17692, %rd17697;
	add.s64 	%rd17699, %rd17698, %rd16213;
	xor.b64  	%rd17700, %rd17694, %rd17699;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8948,%dummy}, %rd17700;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8949}, %rd17700;
	}
	shf.r.wrap.b32 	%r8950, %r8949, %r8948, 16;
	shf.r.wrap.b32 	%r8951, %r8948, %r8949, 16;
	mov.b64 	%rd17701, {%r8951, %r8950};
	add.s64 	%rd17702, %rd17695, %rd17701;
	xor.b64  	%rd17703, %rd17697, %rd17702;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8952}, %rd17703;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8953,%dummy}, %rd17703;
	}
	shf.l.wrap.b32 	%r8954, %r8953, %r8952, 1;
	shf.l.wrap.b32 	%r8955, %r8952, %r8953, 1;
	mov.b64 	%rd17704, {%r8955, %r8954};
	add.s64 	%rd17705, %rd17676, %rd17657;
	add.s64 	%rd17706, %rd17705, %rd16125;
	xor.b64  	%rd17707, %rd17701, %rd17706;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8956,%dummy}, %rd17707;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8957}, %rd17707;
	}
	mov.b64 	%rd17708, {%r8957, %r8956};
	add.s64 	%rd17709, %rd17688, %rd17708;
	xor.b64  	%rd17710, %rd17676, %rd17709;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8958,%dummy}, %rd17710;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8959}, %rd17710;
	}
	shf.r.wrap.b32 	%r8960, %r8959, %r8958, 24;
	shf.r.wrap.b32 	%r8961, %r8958, %r8959, 24;
	mov.b64 	%rd17711, {%r8961, %r8960};
	add.s64 	%rd17712, %rd17706, %rd17711;
	add.s64 	%rd17713, %rd17712, %rd16345;
	xor.b64  	%rd17714, %rd17708, %rd17713;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8962,%dummy}, %rd17714;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8963}, %rd17714;
	}
	shf.r.wrap.b32 	%r8964, %r8963, %r8962, 16;
	shf.r.wrap.b32 	%r8965, %r8962, %r8963, 16;
	mov.b64 	%rd17715, {%r8965, %r8964};
	add.s64 	%rd17716, %rd17709, %rd17715;
	xor.b64  	%rd17717, %rd17711, %rd17716;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8966}, %rd17717;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8967,%dummy}, %rd17717;
	}
	shf.l.wrap.b32 	%r8968, %r8967, %r8966, 1;
	shf.l.wrap.b32 	%r8969, %r8966, %r8967, 1;
	mov.b64 	%rd17718, {%r8969, %r8968};
	add.s64 	%rd17719, %rd17690, %rd17671;
	add.s64 	%rd17720, %rd17719, %rd16103;
	xor.b64  	%rd17721, %rd17659, %rd17720;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8970,%dummy}, %rd17721;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8971}, %rd17721;
	}
	mov.b64 	%rd17722, {%r8971, %r8970};
	add.s64 	%rd17723, %rd17702, %rd17722;
	xor.b64  	%rd17724, %rd17690, %rd17723;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8972,%dummy}, %rd17724;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8973}, %rd17724;
	}
	shf.r.wrap.b32 	%r8974, %r8973, %r8972, 24;
	shf.r.wrap.b32 	%r8975, %r8972, %r8973, 24;
	mov.b64 	%rd17725, {%r8975, %r8974};
	add.s64 	%rd17726, %rd17720, %rd17725;
	add.s64 	%rd17727, %rd17726, %rd16076;
	xor.b64  	%rd17728, %rd17722, %rd17727;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8976,%dummy}, %rd17728;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8977}, %rd17728;
	}
	shf.r.wrap.b32 	%r8978, %r8977, %r8976, 16;
	shf.r.wrap.b32 	%r8979, %r8976, %r8977, 16;
	mov.b64 	%rd17729, {%r8979, %r8978};
	add.s64 	%rd17730, %rd17723, %rd17729;
	xor.b64  	%rd17731, %rd17725, %rd17730;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8980}, %rd17731;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8981,%dummy}, %rd17731;
	}
	shf.l.wrap.b32 	%r8982, %r8981, %r8980, 1;
	shf.l.wrap.b32 	%r8983, %r8980, %r8981, 1;
	mov.b64 	%rd17732, {%r8983, %r8982};
	add.s64 	%rd17733, %rd17704, %rd17685;
	add.s64 	%rd17734, %rd17733, %rd16323;
	xor.b64  	%rd17735, %rd17673, %rd17734;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8984,%dummy}, %rd17735;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8985}, %rd17735;
	}
	mov.b64 	%rd17736, {%r8985, %r8984};
	add.s64 	%rd17737, %rd17660, %rd17736;
	xor.b64  	%rd17738, %rd17704, %rd17737;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8986,%dummy}, %rd17738;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8987}, %rd17738;
	}
	shf.r.wrap.b32 	%r8988, %r8987, %r8986, 24;
	shf.r.wrap.b32 	%r8989, %r8986, %r8987, 24;
	mov.b64 	%rd17739, {%r8989, %r8988};
	add.s64 	%rd17740, %rd17734, %rd17739;
	add.s64 	%rd17741, %rd17740, %rd16235;
	xor.b64  	%rd17742, %rd17736, %rd17741;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8990,%dummy}, %rd17742;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8991}, %rd17742;
	}
	shf.r.wrap.b32 	%r8992, %r8991, %r8990, 16;
	shf.r.wrap.b32 	%r8993, %r8990, %r8991, 16;
	mov.b64 	%rd17743, {%r8993, %r8992};
	add.s64 	%rd17744, %rd17737, %rd17743;
	xor.b64  	%rd17745, %rd17739, %rd17744;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8994}, %rd17745;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8995,%dummy}, %rd17745;
	}
	shf.l.wrap.b32 	%r8996, %r8995, %r8994, 1;
	shf.l.wrap.b32 	%r8997, %r8994, %r8995, 1;
	mov.b64 	%rd17746, {%r8997, %r8996};
	add.s64 	%rd17747, %rd17662, %rd17699;
	add.s64 	%rd17748, %rd17747, %rd16191;
	xor.b64  	%rd17749, %rd17687, %rd17748;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r8998,%dummy}, %rd17749;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r8999}, %rd17749;
	}
	mov.b64 	%rd17750, {%r8999, %r8998};
	add.s64 	%rd17751, %rd17674, %rd17750;
	xor.b64  	%rd17752, %rd17662, %rd17751;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9000,%dummy}, %rd17752;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9001}, %rd17752;
	}
	shf.r.wrap.b32 	%r9002, %r9001, %r9000, 24;
	shf.r.wrap.b32 	%r9003, %r9000, %r9001, 24;
	mov.b64 	%rd17753, {%r9003, %r9002};
	add.s64 	%rd17754, %rd17748, %rd17753;
	add.s64 	%rd17755, %rd17754, %rd16147;
	xor.b64  	%rd17756, %rd17750, %rd17755;
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9004,%dummy}, %rd17756;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9005}, %rd17756;
	}
	shf.r.wrap.b32 	%r9006, %r9005, %r9004, 16;
	shf.r.wrap.b32 	%r9007, %r9004, %r9005, 16;
	mov.b64 	%rd17757, {%r9007, %r9006};
	add.s64 	%rd17758, %rd17751, %rd17757;
	xor.b64  	%rd17759, %rd17753, %rd17758;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r9008}, %rd17759;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r9009,%dummy}, %rd17759;
	}
	shf.l.wrap.b32 	%r9010, %r9009, %r9008, 1;
	shf.l.wrap.b32 	%r9011, %r9008, %r9009, 1;
	mov.b64 	%rd17760, {%r9011, %r9010};
	xor.b64  	%rd17761, %rd17744, %rd17713;
	xor.b64  	%rd17762, %rd17761, %rd16413;
	st.local.u64 	[%rd200+-8], %rd17762;
	xor.b64  	%rd17763, %rd17758, %rd17727;
	xor.b64  	%rd17764, %rd17763, %rd16078;
	st.local.u64 	[%rd200], %rd17764;
	xor.b64  	%rd17765, %rd17716, %rd17741;
	xor.b64  	%rd17766, %rd17765, %rd16442;
	st.local.u64 	[%rd200+8], %rd17766;
	xor.b64  	%rd17767, %rd17730, %rd17755;
	xor.b64  	%rd17768, %rd17767, %rd16458;
	st.local.u64 	[%rd200+16], %rd17768;
	xor.b64  	%rd17769, %rd17729, %rd17760;
	xor.b64  	%rd17770, %rd17769, %rd16412;
	st.local.u64 	[%rd200+24], %rd17770;
	xor.b64  	%rd17771, %rd17743, %rd17718;
	xor.b64  	%rd17772, %rd17771, %rd16077;
	st.local.u64 	[%rd200+32], %rd17772;
	xor.b64  	%rd17773, %rd17757, %rd17732;
	xor.b64  	%rd17774, %rd17773, %rd16441;
	st.local.u64 	[%rd200+40], %rd17774;
	xor.b64  	%rd17775, %rd17715, %rd17746;
	xor.b64  	%rd17776, %rd17775, %rd16457;
	st.local.u64 	[%rd200+48], %rd17776;
	ld.local.u64 	%rd211, [%rd200+80];
	setp.eq.s64 	%p19, %rd211, 0;
	@%p19 bra 	$L__BB3_42;

	add.s64 	%rd17778, %rd211, -1;
	and.b64  	%rd212, %rd211, 3;
	setp.lt.u64 	%p20, %rd17778, 3;
	mov.u64 	%rd17855, 0;
	@%p20 bra 	$L__BB3_39;

	sub.s64 	%rd17854, %rd211, %rd212;
	mov.u64 	%rd17855, 0;

$L__BB3_38:
	and.b64  	%rd17780, %rd17855, -8;
	add.s64 	%rd17781, %rd2, 128;
	add.s64 	%rd17782, %rd17781, %rd17780;
	ld.local.u64 	%rd17783, [%rd17782];
	cvt.u32.u64 	%r9012, %rd17855;
	shl.b32 	%r9013, %r9012, 3;
	and.b32  	%r9014, %r9013, 32;
	shr.u64 	%rd17784, %rd17783, %r9014;
	add.s64 	%rd17785, %rd17855, 1;
	and.b64  	%rd17786, %rd17785, -8;
	add.s64 	%rd17787, %rd17781, %rd17786;
	ld.local.u64 	%rd17788, [%rd17787];
	cvt.u32.u64 	%r9015, %rd17785;
	shl.b32 	%r9016, %r9015, 3;
	and.b32  	%r9017, %r9016, 40;
	shr.u64 	%rd17789, %rd17788, %r9017;
	add.s64 	%rd17790, %rd17855, 2;
	and.b64  	%rd17791, %rd17790, -8;
	add.s64 	%rd17792, %rd17781, %rd17791;
	ld.local.u64 	%rd17793, [%rd17792];
	cvt.u32.u64 	%r9018, %rd17790;
	shl.b32 	%r9019, %r9018, 3;
	and.b32  	%r9020, %r9019, 48;
	shr.u64 	%rd17794, %rd17793, %r9020;
	add.s64 	%rd17795, %rd17855, 3;
	and.b64  	%rd17796, %rd17795, -8;
	add.s64 	%rd17797, %rd17781, %rd17796;
	ld.local.u64 	%rd17798, [%rd17797];
	cvt.u32.u64 	%r9021, %rd17795;
	shl.b32 	%r9022, %r9021, 3;
	and.b32  	%r9023, %r9022, 56;
	shr.u64 	%rd17799, %rd17798, %r9023;
	add.s64 	%rd17800, %rd17858, %rd17855;
	cvt.u16.u64 	%rs938, %rd17784;
	cvt.u16.u64 	%rs939, %rd17799;
	cvt.u16.u64 	%rs940, %rd17794;
	cvt.u16.u64 	%rs941, %rd17789;
	st.local.v4.u8 	[%rd17800], {%rs938, %rs941, %rs940, %rs939};
	add.s64 	%rd17855, %rd17855, 4;
	add.s64 	%rd17854, %rd17854, -4;
	setp.ne.s64 	%p21, %rd17854, 0;
	@%p21 bra 	$L__BB3_38;

$L__BB3_39:
	setp.eq.s64 	%p22, %rd212, 0;
	@%p22 bra 	$L__BB3_42;

	neg.s64 	%rd17856, %rd212;

$L__BB3_41:
	.pragma "nounroll";
	and.b64  	%rd17801, %rd17855, -8;
	add.s64 	%rd17802, %rd2, %rd17801;
	ld.local.u64 	%rd17803, [%rd17802+128];
	cvt.u32.u64 	%r9024, %rd17855;
	shl.b32 	%r9025, %r9024, 3;
	and.b32  	%r9026, %r9025, 56;
	shr.u64 	%rd17804, %rd17803, %r9026;
	add.s64 	%rd17805, %rd17858, %rd17855;
	st.local.u8 	[%rd17805], %rd17804;
	add.s64 	%rd17855, %rd17855, 1;
	add.s64 	%rd17856, %rd17856, 1;
	setp.ne.s64 	%p23, %rd17856, 0;
	@%p23 bra 	$L__BB3_41;

$L__BB3_42:
	ld.param.u64 	%rd17810, [pbkdf2_sha512_tezos_final_param_1];
	add.s64 	%rd17859, %rd17810, 252;
	mov.u32 	%r9297, 20;

$L__BB3_43:
	setp.eq.s32 	%p24, %r9297, 0;
	@%p24 bra 	$L__BB3_45;

	add.s32 	%r9297, %r9297, -1;
	add.s64 	%rd228, %rd17858, 1;
	add.s64 	%rd229, %rd17859, 1;
	ld.const.u8 	%rs942, [%rd17859];
	ld.local.u8 	%rs943, [%rd17858];
	setp.eq.s16 	%p25, %rs943, %rs942;
	mov.u64 	%rd17858, %rd228;
	mov.u64 	%rd17859, %rd229;
	@%p25 bra 	$L__BB3_43;
	bra.uni 	$L__BB3_46;

$L__BB3_45:
	mov.b32 	%r9035, %envreg3;
	mov.u32 	%r9034, %tid.x;
	add.s32 	%r9033, %r9034, %r9035;
	mov.u32 	%r9032, %ctaid.x;
	mov.u32 	%r9031, %ntid.x;
	mad.lo.s32 	%r9030, %r9031, %r9032, %r9033;
	cvt.s64.s32 	%rd17812, %r9030;
	ld.param.u64 	%rd17811, [pbkdf2_sha512_tezos_final_param_2];
	atom.global.add.u32 	%r9028, [%rd17811], 1;
	shl.b64 	%rd17806, %rd17812, 2;
	add.s64 	%rd17807, %rd17806, 4;
	and.b64  	%rd17808, %rd17807, 17179869180;
	add.s64 	%rd17809, %rd17811, %rd17808;
	mov.u32 	%r9029, 4745556;
	st.volatile.global.u32 	[%rd17809], %r9029;

$L__BB3_46:
	ret;

}

  