// Seed: 1899880086
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input wand id_2,
    input tri1 id_3,
    output tri0 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    output wire id_0,
    input wor id_1,
    input tri0 id_2,
    inout tri1 id_3,
    input supply1 id_4
    , id_21,
    output tri id_5,
    output wand id_6,
    input wor id_7,
    input wor id_8,
    output tri1 id_9,
    output wire id_10,
    input uwire id_11,
    input wand id_12,
    output wire id_13,
    input wire id_14,
    input uwire id_15,
    output supply1 id_16,
    output tri0 id_17,
    output supply0 id_18,
    input tri id_19
);
  wire id_22;
  xor primCall (
      id_13,
      id_2,
      id_15,
      id_7,
      id_12,
      id_22,
      id_23,
      id_1,
      id_8,
      id_4,
      id_19,
      id_11,
      id_14,
      id_24,
      id_3,
      id_21
  );
  id_23(
      .id_0(id_7), .id_1(1), .id_2(1), .id_3(1), .id_4(id_7++)
  );
  wire id_24 = id_24;
  module_0 modCall_1 (
      id_22,
      id_24,
      id_22
  );
endmodule
