xpm_memory.sv,systemverilog,xpm,F:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,F:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_8,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
bias_ROM.v,verilog,xil_defaultlib,../../../../project_reconstruct.gen/sources_1/ip/bias_ROM/sim/bias_ROM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
