# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab5.srcs/sources_1/new/Question3.v" \
"../../../../lab5.srcs/sources_1/new/Question2.v" \
"../../../../lab5.srcs/sim_1/new/q3testbench.v" \
"../../../../lab5.srcs/sim_1/new/q2testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
