module top_module(
    input [31:0] a,
    input [31:0] b,
    input sub,
    output [31:0] sum
);

    wire[31:0] b_wire;
    wire cout_u00;
    
    add16 u00 ( .a(a[15:0]), .b(b_wire[15:0]), .cin(sub), .sum(sum[15:0]), .cout(cout_u00));
    add16 u01 ( .a(a[31:16]), .b(b_wire[31:16]), .cin(cout_u00), .sum(sum[31:16]), .cout());    
    
    assign  b_wire = b ^ {32{sub}};
    
endmodule