{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706860369138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706860369138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  2 13:22:49 2024 " "Processing started: Fri Feb  2 13:22:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706860369138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706860369138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trafficLight -c trafficLight " "Command: quartus_map --read_settings_files=on --write_settings_files=off trafficLight -c trafficLight" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706860369139 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706860369607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706860369607 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "trafficLight.v(25) " "Verilog HDL information at trafficLight.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1706860378470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NS_GREEN NS_green trafficLight.v(9) " "Verilog HDL Declaration information at trafficLight.v(9): object \"NS_GREEN\" differs only in case from object \"NS_green\" in the same scope" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706860378470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EW_GREEN EW_green trafficLight.v(9) " "Verilog HDL Declaration information at trafficLight.v(9): object \"EW_GREEN\" differs only in case from object \"EW_green\" in the same scope" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706860378471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlight.v 1 1 " "Found 1 design units, including 1 entities, in source file trafficlight.v" { { "Info" "ISGN_ENTITY_NAME" "1 trafficLight " "Found entity 1: trafficLight" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706860378472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706860378472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_traffic.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_traffic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_traffic " "Found entity 1: tb_traffic" {  } { { "tb_traffic.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/tb_traffic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706860378475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706860378475 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trafficLight " "Elaborating entity \"trafficLight\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706860378511 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state trafficLight.v(27) " "Verilog HDL Always Construct warning at trafficLight.v(27): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1706860378512 "|trafficLight"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "trafficLight.v(32) " "Verilog HDL Case Statement warning at trafficLight.v(32): case item expression covers a value already covered by a previous case item" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 32 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1706860378512 "|trafficLight"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "trafficLight.v(27) " "Verilog HDL Case Statement warning at trafficLight.v(27): incomplete case statement has no default case item" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1706860378512 "|trafficLight"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "trafficLight.v(27) " "Verilog HDL Case Statement information at trafficLight.v(27): all case item expressions in this case statement are onehot" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 27 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1706860378512 "|trafficLight"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NS_green trafficLight.v(25) " "Verilog HDL Always Construct warning at trafficLight.v(25): inferring latch(es) for variable \"NS_green\", which holds its previous value in one or more paths through the always construct" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706860378513 "|trafficLight"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NS_red trafficLight.v(25) " "Verilog HDL Always Construct warning at trafficLight.v(25): inferring latch(es) for variable \"NS_red\", which holds its previous value in one or more paths through the always construct" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706860378513 "|trafficLight"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EW_green trafficLight.v(25) " "Verilog HDL Always Construct warning at trafficLight.v(25): inferring latch(es) for variable \"EW_green\", which holds its previous value in one or more paths through the always construct" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706860378513 "|trafficLight"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EW_red trafficLight.v(25) " "Verilog HDL Always Construct warning at trafficLight.v(25): inferring latch(es) for variable \"EW_red\", which holds its previous value in one or more paths through the always construct" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706860378513 "|trafficLight"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state trafficLight.v(25) " "Verilog HDL Always Construct warning at trafficLight.v(25): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706860378514 "|trafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state trafficLight.v(25) " "Inferred latch for \"next_state\" at trafficLight.v(25)" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706860378514 "|trafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EW_red trafficLight.v(25) " "Inferred latch for \"EW_red\" at trafficLight.v(25)" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706860378514 "|trafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EW_green trafficLight.v(25) " "Inferred latch for \"EW_green\" at trafficLight.v(25)" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706860378514 "|trafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS_red trafficLight.v(25) " "Inferred latch for \"NS_red\" at trafficLight.v(25)" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706860378514 "|trafficLight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS_green trafficLight.v(25) " "Inferred latch for \"NS_green\" at trafficLight.v(25)" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706860378514 "|trafficLight"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "NS_green VCC " "Pin \"NS_green\" is stuck at VCC" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706860379025 "|trafficLight|NS_green"} { "Warning" "WMLS_MLS_STUCK_PIN" "NS_red GND " "Pin \"NS_red\" is stuck at GND" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706860379025 "|trafficLight|NS_red"} { "Warning" "WMLS_MLS_STUCK_PIN" "EW_green GND " "Pin \"EW_green\" is stuck at GND" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706860379025 "|trafficLight|EW_green"} { "Warning" "WMLS_MLS_STUCK_PIN" "EW_red VCC " "Pin \"EW_red\" is stuck at VCC" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706860379025 "|trafficLight|EW_red"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1706860379025 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/output_files/trafficLight.map.smsg " "Generated suppressed messages file C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/output_files/trafficLight.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706860379113 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706860379392 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706860379392 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706860379483 "|trafficLight|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "trafficLight.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Test/trafficLight/trafficLight.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706860379483 "|trafficLight|rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1706860379483 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706860379484 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706860379484 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706860379484 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706860379503 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  2 13:22:59 2024 " "Processing ended: Fri Feb  2 13:22:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706860379503 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706860379503 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706860379503 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706860379503 ""}
