read -sv run_verilog_mid/adder_32b_22_78_72c713cbb941a45f18b44a47ce3c5b57.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_22_78_72c713cbb941a45f18b44a47ce3c5b57_yosys.v
