// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VTestHarness.h for the primary calling header

#include "VTestHarness.h"
#include "VTestHarness__Syms.h"

#include "verilated_dpi.h"

void VTestHarness::_ctor_var_reset_128() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_128\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_br_prediction_bpd_hit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_br_prediction_bpd_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_br_prediction_bim_resp_rowdata = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_br_prediction_bim_resp_entry_idx = VL_RAND_RESET_I(10);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_br_prediction_bpd_resp_takens = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_br_prediction_bpd_resp_history = VL_RAND_RESET_I(11);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_br_prediction_bpd_resp_info = VL_RAND_RESET_I(15);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_stat_brjmp_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_stat_btb_made_pred = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_stat_btb_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_stat_bpd_made_pred = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_stat_bpd_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_cfi_idx = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_imm_packed = VL_RAND_RESET_I(20);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_csr_addr = VL_RAND_RESET_I(12);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_rxq_idx = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_lbq_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_prs1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_prs2 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_prs3 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_prs1_busy = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_prs2_busy = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_prs3_busy = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_exception = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_exc_cause = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_bypassable = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_is_fence = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_is_amo = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_uses_lbq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_is_fuzz_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_is_fuzz_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_is_unique = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_lrs1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_lrs2 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_lrs3 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_lrs1_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_lrs2_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_frs3_en = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_fp_single = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_xcpt_pf_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_xcpt_ae_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_replay_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_xcpt_ma_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_bp_debug_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_bp_xcpt_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_debug_wdata = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__slot_uop_debug_events_fetch_seq = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__next_uop_prs1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__next_uop_prs2 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT__next_uop_prs3 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT___T_81 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT___T_5 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT___T_8 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT___T_10 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT___T_21 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT___GEN_150 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT___T_48 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT___T_53 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT___GEN_151 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT___T_61 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT___GEN_153 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT___T_77 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_1__DOT___T_91 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__state = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__p1 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__p2 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__p3 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__p1_poisoned = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__p2_poisoned = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__next_p1_poisoned = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__next_p2_poisoned = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_inst = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_debug_inst = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_debug_pc = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_iq_type = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_fu_code = VL_RAND_RESET_I(10);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_iw_state = VL_RAND_RESET_I(2);
}

void VTestHarness::_ctor_var_reset_129() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_129\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_allocate_brtag = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_is_br_or_jmp = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_is_jump = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_is_jal = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_is_ret = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_is_call = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_br_tag = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_br_prediction_btb_blame = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_br_prediction_btb_hit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_br_prediction_btb_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_br_prediction_bpd_blame = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_br_prediction_bpd_hit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_br_prediction_bpd_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_br_prediction_bim_resp_rowdata = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_br_prediction_bim_resp_entry_idx = VL_RAND_RESET_I(10);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_br_prediction_bpd_resp_takens = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_br_prediction_bpd_resp_history = VL_RAND_RESET_I(11);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_br_prediction_bpd_resp_info = VL_RAND_RESET_I(15);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_stat_brjmp_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_stat_btb_made_pred = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_stat_btb_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_stat_bpd_made_pred = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_stat_bpd_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_cfi_idx = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_imm_packed = VL_RAND_RESET_I(20);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_csr_addr = VL_RAND_RESET_I(12);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_rxq_idx = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_lbq_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_prs1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_prs2 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_prs3 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_prs1_busy = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_prs2_busy = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_prs3_busy = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_exception = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_exc_cause = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_bypassable = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_is_fence = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_is_amo = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_uses_lbq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_is_fuzz_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_is_fuzz_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_is_unique = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_lrs1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_lrs2 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_lrs3 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_lrs1_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_lrs2_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_frs3_en = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_fp_single = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_xcpt_pf_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_xcpt_ae_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_replay_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_xcpt_ma_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_bp_debug_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_bp_xcpt_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_debug_wdata = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__slot_uop_debug_events_fetch_seq = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__next_uop_prs1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__next_uop_prs2 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT__next_uop_prs3 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT___T_81 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT___T_5 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT___T_8 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT___T_10 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT___T_21 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT___GEN_150 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT___T_48 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT___T_53 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT___GEN_151 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT___T_61 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT___GEN_153 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT___T_77 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_2__DOT___T_91 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__state = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__p1 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__p2 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__p3 = VL_RAND_RESET_I(1);
}

void VTestHarness::_ctor_var_reset_130() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_130\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__p1_poisoned = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__p2_poisoned = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__next_p1_poisoned = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__next_p2_poisoned = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_inst = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_debug_inst = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_debug_pc = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_iq_type = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_fu_code = VL_RAND_RESET_I(10);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_iw_state = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_allocate_brtag = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_is_br_or_jmp = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_is_jump = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_is_jal = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_is_ret = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_is_call = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_br_tag = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_br_prediction_btb_blame = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_br_prediction_btb_hit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_br_prediction_btb_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_br_prediction_bpd_blame = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_br_prediction_bpd_hit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_br_prediction_bpd_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_br_prediction_bim_resp_rowdata = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_br_prediction_bim_resp_entry_idx = VL_RAND_RESET_I(10);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_br_prediction_bpd_resp_takens = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_br_prediction_bpd_resp_history = VL_RAND_RESET_I(11);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_br_prediction_bpd_resp_info = VL_RAND_RESET_I(15);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_stat_brjmp_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_stat_btb_made_pred = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_stat_btb_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_stat_bpd_made_pred = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_stat_bpd_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_cfi_idx = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_imm_packed = VL_RAND_RESET_I(20);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_csr_addr = VL_RAND_RESET_I(12);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_rxq_idx = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_lbq_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_prs1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_prs2 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_prs3 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_prs1_busy = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_prs2_busy = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_prs3_busy = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_exception = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_exc_cause = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_bypassable = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_is_fence = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_is_amo = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_uses_lbq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_is_fuzz_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_is_fuzz_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_is_unique = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_lrs1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_lrs2 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_lrs3 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_lrs1_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_lrs2_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_frs3_en = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_fp_single = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_xcpt_pf_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_xcpt_ae_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_replay_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_xcpt_ma_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_bp_debug_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_bp_xcpt_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_debug_wdata = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__slot_uop_debug_events_fetch_seq = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__next_uop_prs1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__next_uop_prs2 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT__next_uop_prs3 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT___T_81 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT___T_5 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT___T_8 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT___T_10 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT___T_21 = VL_RAND_RESET_I(1);
}

void VTestHarness::_ctor_var_reset_131() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_131\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT___GEN_150 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT___T_48 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT___T_53 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT___GEN_151 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT___T_61 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT___GEN_153 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT___T_77 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_3__DOT___T_91 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__state = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__p1 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__p2 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__p3 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__p1_poisoned = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__p2_poisoned = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__next_p1_poisoned = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__next_p2_poisoned = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_inst = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_debug_inst = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_debug_pc = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_iq_type = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_fu_code = VL_RAND_RESET_I(10);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_iw_state = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_allocate_brtag = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_is_br_or_jmp = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_is_jump = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_is_jal = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_is_ret = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_is_call = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_br_tag = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_br_prediction_btb_blame = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_br_prediction_btb_hit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_br_prediction_btb_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_br_prediction_bpd_blame = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_br_prediction_bpd_hit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_br_prediction_bpd_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_br_prediction_bim_resp_rowdata = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_br_prediction_bim_resp_entry_idx = VL_RAND_RESET_I(10);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_br_prediction_bpd_resp_takens = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_br_prediction_bpd_resp_history = VL_RAND_RESET_I(11);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_br_prediction_bpd_resp_info = VL_RAND_RESET_I(15);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_stat_brjmp_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_stat_btb_made_pred = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_stat_btb_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_stat_bpd_made_pred = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_stat_bpd_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_cfi_idx = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_imm_packed = VL_RAND_RESET_I(20);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_csr_addr = VL_RAND_RESET_I(12);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_rxq_idx = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_lbq_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_prs1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_prs2 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_prs3 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_prs1_busy = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_prs2_busy = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_prs3_busy = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_exception = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_exc_cause = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_bypassable = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_is_fence = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_is_amo = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_uses_lbq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_is_fuzz_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_is_fuzz_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_is_unique = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_lrs1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_lrs2 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_lrs3 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_lrs1_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_lrs2_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_frs3_en = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_fp_single = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_xcpt_pf_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_xcpt_ae_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_replay_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_xcpt_ma_if = VL_RAND_RESET_I(1);
}

void VTestHarness::_ctor_var_reset_132() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_132\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_bp_debug_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_bp_xcpt_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_debug_wdata = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__slot_uop_debug_events_fetch_seq = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__next_uop_prs1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__next_uop_prs2 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT__next_uop_prs3 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT___T_81 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT___T_5 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT___T_8 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT___T_10 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT___T_21 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT___GEN_150 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT___T_48 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT___T_53 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT___GEN_151 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT___T_61 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT___GEN_153 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT___T_77 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_4__DOT___T_91 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__state = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__p1 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__p2 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__p3 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__p1_poisoned = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__p2_poisoned = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__next_p1_poisoned = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__next_p2_poisoned = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_inst = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_debug_inst = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_debug_pc = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_iq_type = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_fu_code = VL_RAND_RESET_I(10);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_iw_state = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_allocate_brtag = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_is_br_or_jmp = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_is_jump = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_is_jal = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_is_ret = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_is_call = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_br_tag = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_br_prediction_btb_blame = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_br_prediction_btb_hit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_br_prediction_btb_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_br_prediction_bpd_blame = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_br_prediction_bpd_hit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_br_prediction_bpd_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_br_prediction_bim_resp_rowdata = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_br_prediction_bim_resp_entry_idx = VL_RAND_RESET_I(10);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_br_prediction_bpd_resp_takens = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_br_prediction_bpd_resp_history = VL_RAND_RESET_I(11);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_br_prediction_bpd_resp_info = VL_RAND_RESET_I(15);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_stat_brjmp_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_stat_btb_made_pred = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_stat_btb_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_stat_bpd_made_pred = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_stat_bpd_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_cfi_idx = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_imm_packed = VL_RAND_RESET_I(20);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_csr_addr = VL_RAND_RESET_I(12);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_rxq_idx = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_lbq_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_prs1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_prs2 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_prs3 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_prs1_busy = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_prs2_busy = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_prs3_busy = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_exception = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_exc_cause = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_bypassable = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_is_fence = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_is_amo = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_uses_lbq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_is_fuzz_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_is_fuzz_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_is_unique = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_lrs1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_lrs2 = VL_RAND_RESET_I(6);
}

void VTestHarness::_ctor_var_reset_133() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_133\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_lrs3 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_lrs1_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_lrs2_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_frs3_en = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_fp_single = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_xcpt_pf_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_xcpt_ae_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_replay_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_xcpt_ma_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_bp_debug_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_bp_xcpt_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_debug_wdata = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__slot_uop_debug_events_fetch_seq = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__next_uop_prs1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__next_uop_prs2 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT__next_uop_prs3 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT___T_81 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT___T_5 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT___T_8 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT___T_10 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT___T_21 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT___GEN_150 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT___T_48 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT___T_53 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT___GEN_151 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT___T_61 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT___GEN_153 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT___T_77 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_5__DOT___T_91 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__state = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__p1 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__p2 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__p3 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__p1_poisoned = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__p2_poisoned = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__next_p1_poisoned = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__next_p2_poisoned = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_inst = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_debug_inst = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_debug_pc = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_iq_type = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_fu_code = VL_RAND_RESET_I(10);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_iw_state = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_allocate_brtag = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_is_br_or_jmp = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_is_jump = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_is_jal = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_is_ret = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_is_call = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_br_tag = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_br_prediction_btb_blame = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_br_prediction_btb_hit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_br_prediction_btb_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_br_prediction_bpd_blame = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_br_prediction_bpd_hit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_br_prediction_bpd_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_br_prediction_bim_resp_rowdata = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_br_prediction_bim_resp_entry_idx = VL_RAND_RESET_I(10);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_br_prediction_bpd_resp_takens = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_br_prediction_bpd_resp_history = VL_RAND_RESET_I(11);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_br_prediction_bpd_resp_info = VL_RAND_RESET_I(15);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_stat_brjmp_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_stat_btb_made_pred = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_stat_btb_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_stat_bpd_made_pred = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_stat_bpd_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_cfi_idx = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_imm_packed = VL_RAND_RESET_I(20);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_csr_addr = VL_RAND_RESET_I(12);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_rxq_idx = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_lbq_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_prs1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_prs2 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_prs3 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_prs1_busy = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_prs2_busy = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_prs3_busy = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_exception = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_exc_cause = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_bypassable = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_is_fence = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_is_amo = VL_RAND_RESET_I(1);
}

void VTestHarness::_ctor_var_reset_134() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_134\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_uses_lbq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_is_fuzz_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_is_fuzz_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_is_unique = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_lrs1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_lrs2 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_lrs3 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_lrs1_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_lrs2_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_frs3_en = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_fp_single = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_xcpt_pf_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_xcpt_ae_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_replay_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_xcpt_ma_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_bp_debug_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_bp_xcpt_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_debug_wdata = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__slot_uop_debug_events_fetch_seq = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__next_uop_prs1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__next_uop_prs2 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT__next_uop_prs3 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT___T_81 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT___T_5 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT___T_8 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT___T_10 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT___T_21 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT___GEN_150 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT___T_48 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT___T_53 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT___GEN_151 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT___T_61 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT___GEN_153 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT___T_77 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_6__DOT___T_91 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__state = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__p1 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__p2 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__p3 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__p1_poisoned = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__p2_poisoned = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__next_p1_poisoned = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__next_p2_poisoned = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_inst = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_debug_inst = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_debug_pc = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_iq_type = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_fu_code = VL_RAND_RESET_I(10);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_iw_state = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_allocate_brtag = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_is_br_or_jmp = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_is_jump = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_is_jal = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_is_ret = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_is_call = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_br_tag = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_br_prediction_btb_blame = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_br_prediction_btb_hit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_br_prediction_btb_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_br_prediction_bpd_blame = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_br_prediction_bpd_hit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_br_prediction_bpd_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_br_prediction_bim_resp_rowdata = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_br_prediction_bim_resp_entry_idx = VL_RAND_RESET_I(10);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_br_prediction_bpd_resp_takens = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_br_prediction_bpd_resp_history = VL_RAND_RESET_I(11);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_br_prediction_bpd_resp_info = VL_RAND_RESET_I(15);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_stat_brjmp_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_stat_btb_made_pred = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_stat_btb_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_stat_bpd_made_pred = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_stat_bpd_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_cfi_idx = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_imm_packed = VL_RAND_RESET_I(20);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_csr_addr = VL_RAND_RESET_I(12);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_rxq_idx = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_lbq_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_prs1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_prs2 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_prs3 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_prs1_busy = VL_RAND_RESET_I(1);
}

void VTestHarness::_ctor_var_reset_135() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_135\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_prs2_busy = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_prs3_busy = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_exception = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_exc_cause = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_bypassable = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_is_fence = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_is_amo = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_uses_lbq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_is_fuzz_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_is_fuzz_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_is_unique = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_lrs1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_lrs2 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_lrs3 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_lrs1_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_lrs2_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_frs3_en = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_fp_single = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_xcpt_pf_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_xcpt_ae_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_replay_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_xcpt_ma_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_bp_debug_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_bp_xcpt_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_debug_wdata = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__slot_uop_debug_events_fetch_seq = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__next_uop_prs1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__next_uop_prs2 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT__next_uop_prs3 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT___T_81 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT___T_5 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT___T_8 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT___T_10 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT___T_21 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT___GEN_150 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT___T_48 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT___T_53 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT___GEN_151 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT___T_61 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT___GEN_153 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT___T_77 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__int_issue_unit__DOT__slots_7__DOT___T_91 = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<52; ++__Vi0) {
            TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregfile__DOT__regfile[__Vi0] = VL_RAND_RESET_Q(64);
    }}
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregfile__DOT__read_addrs_0 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregfile__DOT__read_addrs_1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregfile__DOT__read_addrs_2 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregfile__DOT__read_addrs_3 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregfile__DOT___T_21 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregfile__DOT___T_23 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregfile__DOT___T_25 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregfile__DOT___T_27 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregfile__DOT___T_39 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregfile__DOT___T_43 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregfile__DOT___T_55 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregfile__DOT___T_59 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregfile__DOT___T_71 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregfile__DOT___T_75 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregfile__DOT___T_98 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregfile__DOT____Vlvbound1 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregfile__DOT____Vlvbound2 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__RegisterReadDecode_io_rrd_uop_ctrl_is_sta = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__RegisterReadDecode_1_io_rrd_uop_ctrl_is_sta = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_valids_0 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_valids_1 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_0_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_0_fu_code = VL_RAND_RESET_I(10);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_0_ctrl_is_load = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_0_ctrl_is_sta = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_0_ctrl_is_std = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_0_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_0_imm_packed = VL_RAND_RESET_I(20);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_0_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_0_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_0_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_0_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_0_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_0_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_0_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_0_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_0_is_fence = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_0_is_amo = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_0_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_0_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_0_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_0_is_fuzz_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_0_is_fuzz_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_0_fp_val = VL_RAND_RESET_I(1);
}

void VTestHarness::_ctor_var_reset_136() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_136\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_inst = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_debug_inst = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_debug_pc = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_iq_type = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_fu_code = VL_RAND_RESET_I(10);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_ctrl_br_type = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_ctrl_op1_sel = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_ctrl_op2_sel = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_ctrl_imm_sel = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_ctrl_op_fcn = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_ctrl_fcn_dw = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_ctrl_csr_cmd = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_ctrl_is_load = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_ctrl_is_sta = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_ctrl_is_std = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_iw_state = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_allocate_brtag = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_is_br_or_jmp = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_is_jump = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_is_jal = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_is_ret = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_is_call = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_br_tag = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_br_prediction_btb_blame = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_br_prediction_btb_hit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_br_prediction_btb_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_br_prediction_bpd_blame = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_br_prediction_bpd_hit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_br_prediction_bpd_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_br_prediction_bim_resp_rowdata = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_br_prediction_bim_resp_entry_idx = VL_RAND_RESET_I(10);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_br_prediction_bpd_resp_takens = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_br_prediction_bpd_resp_history = VL_RAND_RESET_I(11);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_br_prediction_bpd_resp_info = VL_RAND_RESET_I(15);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_stat_brjmp_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_stat_btb_made_pred = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_stat_btb_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_stat_bpd_made_pred = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_stat_bpd_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_cfi_idx = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_imm_packed = VL_RAND_RESET_I(20);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_csr_addr = VL_RAND_RESET_I(12);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_rxq_idx = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_lbq_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_prs1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_prs2 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_prs3 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_prs1_busy = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_prs2_busy = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_prs3_busy = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_exception = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_exc_cause = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_bypassable = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_is_fence = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_is_amo = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_uses_lbq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_is_fuzz_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_is_fuzz_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_is_unique = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_lrs1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_lrs2 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_lrs3 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_lrs1_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_lrs2_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_frs3_en = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_fp_single = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_xcpt_pf_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_xcpt_ae_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_replay_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_xcpt_ma_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_bp_debug_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_bp_xcpt_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_debug_wdata = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_uops_1_debug_events_fetch_seq = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_rs1_data_0 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_rs1_data_1 = VL_RAND_RESET_Q(64);
}

void VTestHarness::_ctor_var_reset_137() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_137\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_rs2_data_0 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__exe_reg_rs2_data_1 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT___T_1 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_valids_0 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_fu_code = VL_RAND_RESET_I(10);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_ctrl_is_load = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_ctrl_is_sta = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_ctrl_is_std = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_imm_packed = VL_RAND_RESET_I(20);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_prs1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_prs2 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_is_fence = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_is_amo = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_is_fuzz_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_is_fuzz_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_lrs1_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_lrs2_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_0_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_valids_1 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_inst = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_debug_inst = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_debug_pc = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_iq_type = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_fu_code = VL_RAND_RESET_I(10);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_ctrl_br_type = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_ctrl_op1_sel = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_ctrl_op2_sel = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_ctrl_imm_sel = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_ctrl_op_fcn = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_ctrl_fcn_dw = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_ctrl_csr_cmd = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_ctrl_is_load = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_ctrl_is_sta = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_ctrl_is_std = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_iw_state = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_allocate_brtag = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_is_br_or_jmp = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_is_jump = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_is_jal = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_is_ret = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_is_call = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_br_tag = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_br_prediction_btb_blame = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_br_prediction_btb_hit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_br_prediction_btb_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_br_prediction_bpd_blame = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_br_prediction_bpd_hit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_br_prediction_bpd_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_br_prediction_bim_resp_rowdata = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_br_prediction_bim_resp_entry_idx = VL_RAND_RESET_I(10);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_br_prediction_bpd_resp_takens = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_br_prediction_bpd_resp_history = VL_RAND_RESET_I(11);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_br_prediction_bpd_resp_info = VL_RAND_RESET_I(15);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_stat_brjmp_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_stat_btb_made_pred = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_stat_btb_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_stat_bpd_made_pred = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_stat_bpd_mispredicted = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_cfi_idx = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_imm_packed = VL_RAND_RESET_I(20);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_csr_addr = VL_RAND_RESET_I(12);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_rxq_idx = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_lbq_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_prs1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_prs2 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_prs3 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_prs1_busy = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_prs2_busy = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_prs3_busy = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_exception = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_exc_cause = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_bypassable = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_is_fence = VL_RAND_RESET_I(1);
}

void VTestHarness::_ctor_var_reset_138() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_138\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_is_amo = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_uses_lbq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_is_fuzz_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_is_fuzz_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_is_unique = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_lrs1 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_lrs2 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_lrs3 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_lrs1_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_lrs2_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_frs3_en = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_fp_single = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_xcpt_pf_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_xcpt_ae_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_replay_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_xcpt_ma_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_bp_debug_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_bp_xcpt_if = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_debug_wdata = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__rrd_uops_1_debug_events_fetch_seq = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT___T_29 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT___T_41 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__RegisterReadDecode_1__DOT___T_148 = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__iregister_read__DOT__RegisterReadDecode_1__DOT__rrd_cs_csr_cmd = VL_RAND_RESET_I(3);
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
            TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_bsy[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
            TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_unsafe[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
            TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_exception[__Vi0] = VL_RAND_RESET_I(1);
    }}
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
            TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_fflags[__Vi0] = VL_RAND_RESET_I(5);
    }}
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_fflags___05FT_404_data = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_state = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_head = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_tail = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_pnr = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__com_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__maybe_full = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__r_xcpt_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__r_xcpt_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__r_xcpt_uop_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__r_xcpt_uop_exc_cause = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__r_xcpt_badvaddr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_31 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_30 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_29 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_28 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_27 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_26 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_25 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_24 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_23 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_22 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_21 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_20 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_19 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_18 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_17 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_16 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_15 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_14 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_13 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_12 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_11 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_10 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_9 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_8 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_7 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_6 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_5 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_4 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_3 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_2 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_1 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_val_0 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_7134 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_head_vals_0 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__can_throw_exception_0 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_659 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_652 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_653 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__will_commit_0 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_0_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_0_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_0_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_0_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_0_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_0_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_0_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_0_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_0_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_0_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_0_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_0_uses_stq = VL_RAND_RESET_I(1);
}

void VTestHarness::_ctor_var_reset_139() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_139\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_0_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_0_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_0_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_0_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_0_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_0_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_0_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_1_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_1_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_1_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_1_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_1_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_1_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_1_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_1_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_1_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_1_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_1_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_1_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_1_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_1_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_1_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_1_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_1_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_1_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_1_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_2_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_2_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_2_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_2_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_2_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_2_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_2_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_2_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_2_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_2_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_2_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_2_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_2_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_2_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_2_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_2_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_2_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_2_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_2_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_3_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_3_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_3_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_3_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_3_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_3_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_3_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_3_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_3_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_3_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_3_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_3_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_3_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_3_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_3_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_3_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_3_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_3_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_3_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_4_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_4_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_4_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_4_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_4_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_4_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_4_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_4_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_4_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_4_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_4_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_4_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_4_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_4_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_4_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_4_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_4_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_4_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_4_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_5_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_5_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_5_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_5_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_5_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_5_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_5_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_5_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_5_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_5_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_5_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_5_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_5_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_5_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_5_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_5_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_5_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_5_dst_rtype = VL_RAND_RESET_I(2);
}

void VTestHarness::_ctor_var_reset_140() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_140\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_5_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_6_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_6_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_6_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_6_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_6_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_6_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_6_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_6_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_6_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_6_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_6_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_6_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_6_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_6_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_6_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_6_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_6_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_6_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_6_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_7_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_7_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_7_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_7_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_7_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_7_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_7_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_7_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_7_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_7_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_7_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_7_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_7_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_7_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_7_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_7_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_7_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_7_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_7_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_8_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_8_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_8_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_8_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_8_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_8_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_8_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_8_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_8_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_8_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_8_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_8_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_8_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_8_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_8_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_8_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_8_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_8_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_8_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_9_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_9_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_9_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_9_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_9_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_9_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_9_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_9_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_9_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_9_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_9_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_9_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_9_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_9_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_9_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_9_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_9_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_9_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_9_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_10_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_10_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_10_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_10_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_10_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_10_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_10_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_10_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_10_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_10_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_10_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_10_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_10_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_10_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_10_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_10_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_10_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_10_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_10_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_11_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_11_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_11_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_11_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_11_edge_inst = VL_RAND_RESET_I(1);
}

void VTestHarness::_ctor_var_reset_141() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_141\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_11_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_11_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_11_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_11_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_11_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_11_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_11_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_11_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_11_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_11_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_11_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_11_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_11_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_11_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_12_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_12_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_12_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_12_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_12_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_12_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_12_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_12_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_12_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_12_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_12_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_12_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_12_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_12_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_12_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_12_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_12_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_12_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_12_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_13_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_13_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_13_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_13_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_13_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_13_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_13_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_13_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_13_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_13_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_13_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_13_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_13_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_13_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_13_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_13_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_13_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_13_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_13_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_14_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_14_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_14_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_14_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_14_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_14_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_14_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_14_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_14_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_14_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_14_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_14_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_14_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_14_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_14_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_14_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_14_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_14_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_14_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_15_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_15_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_15_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_15_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_15_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_15_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_15_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_15_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_15_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_15_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_15_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_15_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_15_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_15_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_15_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_15_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_15_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_15_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_15_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_16_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_16_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_16_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_16_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_16_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_16_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_16_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_16_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_16_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_16_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_16_uses_ldq = VL_RAND_RESET_I(1);
}

void VTestHarness::_ctor_var_reset_142() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_142\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_16_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_16_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_16_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_16_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_16_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_16_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_16_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_16_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_17_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_17_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_17_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_17_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_17_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_17_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_17_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_17_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_17_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_17_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_17_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_17_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_17_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_17_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_17_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_17_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_17_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_17_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_17_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_18_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_18_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_18_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_18_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_18_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_18_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_18_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_18_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_18_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_18_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_18_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_18_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_18_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_18_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_18_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_18_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_18_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_18_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_18_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_19_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_19_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_19_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_19_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_19_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_19_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_19_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_19_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_19_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_19_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_19_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_19_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_19_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_19_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_19_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_19_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_19_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_19_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_19_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_20_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_20_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_20_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_20_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_20_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_20_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_20_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_20_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_20_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_20_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_20_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_20_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_20_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_20_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_20_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_20_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_20_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_20_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_20_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_21_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_21_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_21_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_21_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_21_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_21_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_21_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_21_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_21_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_21_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_21_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_21_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_21_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_21_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_21_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_21_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_21_ldst_val = VL_RAND_RESET_I(1);
}

void VTestHarness::_ctor_var_reset_143() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_143\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_21_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_21_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_22_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_22_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_22_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_22_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_22_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_22_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_22_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_22_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_22_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_22_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_22_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_22_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_22_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_22_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_22_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_22_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_22_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_22_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_22_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_23_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_23_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_23_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_23_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_23_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_23_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_23_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_23_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_23_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_23_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_23_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_23_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_23_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_23_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_23_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_23_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_23_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_23_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_23_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_24_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_24_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_24_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_24_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_24_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_24_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_24_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_24_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_24_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_24_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_24_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_24_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_24_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_24_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_24_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_24_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_24_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_24_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_24_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_25_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_25_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_25_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_25_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_25_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_25_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_25_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_25_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_25_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_25_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_25_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_25_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_25_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_25_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_25_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_25_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_25_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_25_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_25_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_26_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_26_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_26_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_26_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_26_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_26_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_26_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_26_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_26_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_26_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_26_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_26_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_26_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_26_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_26_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_26_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_26_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_26_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_26_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_27_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_27_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_27_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_27_ftq_idx = VL_RAND_RESET_I(4);
}

void VTestHarness::_ctor_var_reset_144() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_144\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_27_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_27_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_27_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_27_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_27_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_27_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_27_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_27_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_27_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_27_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_27_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_27_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_27_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_27_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_27_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_28_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_28_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_28_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_28_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_28_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_28_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_28_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_28_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_28_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_28_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_28_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_28_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_28_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_28_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_28_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_28_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_28_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_28_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_28_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_29_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_29_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_29_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_29_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_29_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_29_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_29_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_29_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_29_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_29_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_29_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_29_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_29_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_29_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_29_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_29_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_29_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_29_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_29_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_30_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_30_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_30_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_30_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_30_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_30_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_30_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_30_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_30_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_30_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_30_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_30_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_30_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_30_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_30_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_30_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_30_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_30_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_30_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_31_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_31_is_rvc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_31_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_31_ftq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_31_edge_inst = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_31_pc_lob = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_31_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_31_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_31_stale_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_31_is_fencei = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_31_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_31_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_31_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_31_is_sys_pc2epc = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_31_flush_on_commit = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_31_ldst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_31_ldst_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_31_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_uop_31_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_6 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_7 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_8 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_9 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_10 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_11 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_12 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_13 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_14 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_15 = VL_RAND_RESET_I(1);
}

void VTestHarness::_ctor_var_reset_145() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_145\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_16 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_17 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_18 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_19 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_20 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_21 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_22 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_23 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_24 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_25 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_26 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_27 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_28 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_29 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_30 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_31 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_32 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_33 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_34 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_35 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_36 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_37 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_3323 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_22 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_6711 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_52 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_57 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_6748 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_64 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_69 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_88 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_9266 = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_9269 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_9310 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_9312 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_9313 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_9320 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_9322 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_9329 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_9337 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_9339 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_9340 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_9341 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_9345 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_9347 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_9348 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_9352 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_9353 = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_9357 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_887 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__full = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rbk_row = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_10398 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_113 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_118 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_119 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_121 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_124 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_1 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_128 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_133 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_2 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_137 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_142 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_3 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_146 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_151 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_4 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_155 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_160 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_5 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_164 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_169 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_6 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_173 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_178 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_7 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_182 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_187 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_8 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_191 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_196 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_9 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_200 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_205 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_10 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_209 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_214 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_11 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_218 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_223 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_12 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_227 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_232 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_13 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_236 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_241 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_14 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_245 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_250 = VL_RAND_RESET_I(4);
}

void VTestHarness::_ctor_var_reset_146() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_146\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_15 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_254 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_259 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_16 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_263 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_268 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_17 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_272 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_277 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_18 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_281 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_286 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_19 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_290 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_295 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_20 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_299 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_304 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_21 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_308 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_313 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_22 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_317 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_322 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_23 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_326 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_331 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_24 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_335 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_340 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_25 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_344 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_349 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_26 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_353 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_358 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_27 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_362 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_367 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_28 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_371 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_376 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_29 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_380 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_385 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_30 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_389 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_394 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__entry_match_31 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_398 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_403 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_12864 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_13923 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_14147 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_545 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_554 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_16335 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_16365 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_560 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_17467 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_17480 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_573 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_582 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_18855 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_18885 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_20168 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_20198 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_591 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_20803 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_601 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_610 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_22991 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_23021 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_616 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_24123 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_24136 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_629 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_638 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_25511 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_25541 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_26824 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_26854 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_647 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__will_throw_exception = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__is_mini_exception = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__flush_commit_mask_0 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__flush_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_678 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_679 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_680 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_681 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_682 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_692 = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__com_lsu_misspec = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_699 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_701 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_711 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_720 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_726 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__new_xcpt_uop_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_743 = VL_RAND_RESET_I(1);
}

void VTestHarness::_ctor_var_reset_147() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_147\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_27374 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_747 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_759 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___GEN_27478 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__next_xcpt_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_779 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_889 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__empty = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_784 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_790 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__r_partial_row = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__finished_committing_row = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_802 = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__pnr_maybe_at_tail = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__do_inc_row = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_817 = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_860 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT__rob_deq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_835 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_836 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_845 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_855 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_862 = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_868 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_874 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_876 = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_886 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_897 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_898 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_899 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_901 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_902 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_903 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__rob__DOT___T_907 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_mstatus_prv = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_mstatus_tsr = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_mstatus_tw = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_mstatus_tvm = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_mstatus_mxr = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_mstatus_sum = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_mstatus_mprv = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_mstatus_fs = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_mstatus_mpp = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_mstatus_spp = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_mstatus_mpie = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_mstatus_spie = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_mstatus_mie = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_mstatus_sie = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__insn_ret = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_dcsr_prv = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__insn_call = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__insn_break = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_1407 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__exception = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_singleStepped = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__cause = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__causeIsDebugInt = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__causeIsDebugTrigger = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_dcsr_ebreakm = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_dcsr_ebreaks = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_dcsr_ebreaku = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_debug = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__trapToDebug = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_mideleg = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_medeleg = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__delegate = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__new_prv = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_dcsr_cause = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_dcsr_step = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_dpc = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_dscratch = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_0_cfg_l = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_0_cfg_a = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_0_cfg_x = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_0_cfg_w = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_0_cfg_r = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_0_addr = VL_RAND_RESET_I(30);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_1_cfg_l = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_1_cfg_a = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_1_cfg_x = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_1_cfg_w = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_1_cfg_r = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_1_addr = VL_RAND_RESET_I(30);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_2_cfg_l = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_2_cfg_a = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_2_cfg_x = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_2_cfg_w = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_2_cfg_r = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_2_addr = VL_RAND_RESET_I(30);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_3_cfg_l = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_3_cfg_a = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_3_cfg_x = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_3_cfg_w = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_3_cfg_r = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_3_addr = VL_RAND_RESET_I(30);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_4_cfg_l = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_4_cfg_a = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_4_cfg_x = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_4_cfg_w = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_4_cfg_r = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_4_addr = VL_RAND_RESET_I(30);
}

void VTestHarness::_ctor_var_reset_148() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_148\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_5_cfg_l = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_5_cfg_a = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_5_cfg_x = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_5_cfg_w = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_5_cfg_r = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_5_addr = VL_RAND_RESET_I(30);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_6_cfg_l = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_6_cfg_a = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_6_cfg_x = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_6_cfg_w = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_6_cfg_r = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_6_addr = VL_RAND_RESET_I(30);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_7_cfg_l = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_7_cfg_a = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_7_cfg_x = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_7_cfg_w = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_7_cfg_r = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_pmp_7_addr = VL_RAND_RESET_I(30);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_mie = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_mip_seip = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_mip_stip = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_mip_ssip = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_mepc = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_mcause = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_mtval = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_mscratch = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_mtvec = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_mcounteren = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_scounteren = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_sepc = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_scause = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_stval = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_sscratch = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_stvec = VL_RAND_RESET_Q(39);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_satp_mode = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_satp_ppn = VL_RAND_RESET_Q(44);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_wfi = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_fflags = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_frm = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_85 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_86 = VL_RAND_RESET_I(7);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_87 = VL_RAND_RESET_Q(58);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_90 = VL_RAND_RESET_Q(58);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_91 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_93 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_94 = VL_RAND_RESET_I(7);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_95 = VL_RAND_RESET_Q(58);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_98 = VL_RAND_RESET_Q(58);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_99 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_hpmevent_0 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_hpmevent_1 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_100 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_101 = VL_RAND_RESET_I(7);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_102 = VL_RAND_RESET_Q(34);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_105 = VL_RAND_RESET_Q(34);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_106 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_107 = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_108 = VL_RAND_RESET_I(7);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_109 = VL_RAND_RESET_Q(34);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_112 = VL_RAND_RESET_Q(34);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_113 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_129 = VL_RAND_RESET_I(16);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__pending_interrupts = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__m_interrupts = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__s_interrupts = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_209 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_269 = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_298 = VL_RAND_RESET_I(31);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_303 = VL_RAND_RESET_I(31);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_307 = VL_RAND_RESET_I(31);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_312 = VL_RAND_RESET_I(31);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_316 = VL_RAND_RESET_I(31);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_321 = VL_RAND_RESET_I(31);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_325 = VL_RAND_RESET_I(31);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_330 = VL_RAND_RESET_I(31);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_334 = VL_RAND_RESET_I(31);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_339 = VL_RAND_RESET_I(31);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_343 = VL_RAND_RESET_I(31);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_348 = VL_RAND_RESET_I(31);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_352 = VL_RAND_RESET_I(31);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_357 = VL_RAND_RESET_I(31);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_361 = VL_RAND_RESET_I(31);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_366 = VL_RAND_RESET_I(31);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_402 = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_408 = VL_RAND_RESET_Q(39);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__read_stvec = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_custom_0 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_custom_1 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_custom_2 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_custom_3 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_custom_4 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_custom_5 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__reg_custom_6 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_0 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_1 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_2 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_3 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_4 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_5 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_6 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_7 = VL_RAND_RESET_Q(40);
}

void VTestHarness::_ctor_var_reset_149() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_149\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_8 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_9 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_10 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_11 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_12 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_13 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_14 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_15 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_16 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_17 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_18 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_19 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_20 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_21 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_22 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_23 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_24 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_25 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_26 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_27 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_28 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_29 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_30 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqAddr_31 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__regLbqStatus = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_839 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__wdata = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_881 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_904 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_933 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_1131 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_1146 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_1161 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_1176 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_1191 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_1206 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_1221 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_1236 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_1251 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_1266 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_1281 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_1296 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_1316 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_1383 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_1406 = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_1416 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_36 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_38 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_1438 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_40 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_58 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_78 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_82 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_87 = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_89 = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_92 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_93 = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_94 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_102 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_112 = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_114 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_1781 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_119 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_1973 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_1979 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_1989 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_2077 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_2084 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_2088 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_2107 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_2117 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_2127 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_2137 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__csr_wen = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT__set_fs_dirty = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_121 = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_4441 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_4532 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_4559 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_4565 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_4572 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_4592 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_4612 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_4632 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_4652 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_4672 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_4692 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_4707 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___T_4712 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_279 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_294 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_306 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_311 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_312 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_319 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_326 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_333 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_340 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_347 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_354 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_361 = VL_RAND_RESET_Q(64);
}

void VTestHarness::_ctor_var_reset_150() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_150\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__core__DOT__csr__DOT___GEN_368 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__dtlb_io_req_0_bits_vaddr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__dtlb_io_req_0_bits_passthrough = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__dtlb_io_req_0_bits_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__dtlb_io_req_0_bits_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__dtlb_io_resp_0_miss = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__dtlb_io_resp_0_paddr = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__dtlb_io_resp_0_pf_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__dtlb_io_resp_0_pf_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__dtlb_io_sfence_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__dtlb_io_sfence_bits_rs1 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__dtlb_io_sfence_bits_rs2 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__dtlb_io_kill = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__forwarding_age_logic_0_io_addr_matches = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__forwarding_age_logic_0_io_youngest_st_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__forwarding_age_logic_0_io_forwarding_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_uop_ctrl_is_load = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_uop_ctrl_is_sta = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_uop_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_uop_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_uop_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_uop_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_uop_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_uop_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_uop_is_fence = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_uop_is_amo = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_uop_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_uop_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_uop_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_uop_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_addr_is_virtual = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_addr_is_uncacheable = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_executed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_execute_ignore = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_order_fail = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_observed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_st_dep_mask = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_youngest_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_forward_std_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_0_bits_forward_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_uop_ctrl_is_load = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_uop_ctrl_is_sta = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_uop_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_uop_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_uop_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_uop_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_uop_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_uop_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_uop_is_fence = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_uop_is_amo = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_uop_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_uop_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_uop_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_uop_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_addr_is_virtual = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_addr_is_uncacheable = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_executed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_execute_ignore = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_order_fail = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_observed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_st_dep_mask = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_youngest_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_forward_std_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_1_bits_forward_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_uop_ctrl_is_load = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_uop_ctrl_is_sta = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_uop_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_uop_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_uop_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_uop_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_uop_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_uop_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_uop_is_fence = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_uop_is_amo = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_uop_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_uop_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_uop_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_uop_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_addr_bits = VL_RAND_RESET_Q(40);
}

void VTestHarness::_ctor_var_reset_151() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_151\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_addr_is_virtual = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_addr_is_uncacheable = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_executed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_execute_ignore = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_order_fail = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_observed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_st_dep_mask = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_youngest_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_forward_std_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_2_bits_forward_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_uop_ctrl_is_load = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_uop_ctrl_is_sta = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_uop_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_uop_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_uop_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_uop_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_uop_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_uop_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_uop_is_fence = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_uop_is_amo = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_uop_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_uop_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_uop_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_uop_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_addr_is_virtual = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_addr_is_uncacheable = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_executed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_execute_ignore = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_order_fail = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_observed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_st_dep_mask = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_youngest_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_forward_std_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_3_bits_forward_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_uop_ctrl_is_load = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_uop_ctrl_is_sta = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_uop_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_uop_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_uop_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_uop_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_uop_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_uop_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_uop_is_fence = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_uop_is_amo = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_uop_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_uop_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_uop_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_uop_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_addr_is_virtual = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_addr_is_uncacheable = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_executed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_execute_ignore = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_order_fail = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_observed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_st_dep_mask = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_youngest_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_forward_std_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_4_bits_forward_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_uop_ctrl_is_load = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_uop_ctrl_is_sta = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_uop_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_uop_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_uop_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_uop_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_uop_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_uop_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_uop_is_fence = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_uop_is_amo = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_uop_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_uop_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_uop_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_uop_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_addr_is_virtual = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_addr_is_uncacheable = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_executed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_execute_ignore = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_succeeded = VL_RAND_RESET_I(1);
}

void VTestHarness::_ctor_var_reset_152() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_152\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_order_fail = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_observed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_st_dep_mask = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_youngest_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_forward_std_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_5_bits_forward_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_uop_ctrl_is_load = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_uop_ctrl_is_sta = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_uop_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_uop_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_uop_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_uop_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_uop_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_uop_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_uop_is_fence = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_uop_is_amo = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_uop_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_uop_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_uop_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_uop_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_addr_is_virtual = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_addr_is_uncacheable = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_executed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_execute_ignore = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_order_fail = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_observed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_st_dep_mask = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_youngest_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_forward_std_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_6_bits_forward_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_uop_ctrl_is_load = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_uop_ctrl_is_sta = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_uop_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_uop_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_uop_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_uop_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_uop_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_uop_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_uop_is_fence = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_uop_is_amo = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_uop_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_uop_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_uop_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_uop_fp_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_addr_is_virtual = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_addr_is_uncacheable = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_executed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_execute_ignore = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_order_fail = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_observed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_st_dep_mask = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_youngest_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_forward_std_val = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_7_bits_forward_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_0_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_0_bits_uop_ctrl_is_load = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_0_bits_uop_ctrl_is_sta = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_0_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_0_bits_uop_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_0_bits_uop_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_0_bits_uop_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_0_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_0_bits_uop_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_0_bits_uop_exception = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_0_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_0_bits_uop_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_0_bits_uop_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_0_bits_uop_is_fence = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_0_bits_uop_is_amo = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_0_bits_uop_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_0_bits_uop_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_0_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_0_bits_uop_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_0_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_0_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_0_bits_addr_is_virtual = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_0_bits_data_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_0_bits_data_bits = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_0_bits_committed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_0_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_1_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_1_bits_uop_ctrl_is_load = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_1_bits_uop_ctrl_is_sta = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_1_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_1_bits_uop_rob_idx = VL_RAND_RESET_I(5);
}

void VTestHarness::_ctor_var_reset_153() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_153\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_1_bits_uop_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_1_bits_uop_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_1_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_1_bits_uop_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_1_bits_uop_exception = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_1_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_1_bits_uop_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_1_bits_uop_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_1_bits_uop_is_fence = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_1_bits_uop_is_amo = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_1_bits_uop_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_1_bits_uop_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_1_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_1_bits_uop_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_1_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_1_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_1_bits_addr_is_virtual = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_1_bits_data_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_1_bits_data_bits = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_1_bits_committed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_1_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_2_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_2_bits_uop_ctrl_is_load = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_2_bits_uop_ctrl_is_sta = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_2_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_2_bits_uop_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_2_bits_uop_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_2_bits_uop_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_2_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_2_bits_uop_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_2_bits_uop_exception = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_2_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_2_bits_uop_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_2_bits_uop_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_2_bits_uop_is_fence = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_2_bits_uop_is_amo = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_2_bits_uop_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_2_bits_uop_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_2_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_2_bits_uop_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_2_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_2_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_2_bits_addr_is_virtual = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_2_bits_data_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_2_bits_data_bits = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_2_bits_committed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_2_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_3_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_3_bits_uop_ctrl_is_load = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_3_bits_uop_ctrl_is_sta = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_3_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_3_bits_uop_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_3_bits_uop_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_3_bits_uop_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_3_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_3_bits_uop_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_3_bits_uop_exception = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_3_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_3_bits_uop_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_3_bits_uop_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_3_bits_uop_is_fence = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_3_bits_uop_is_amo = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_3_bits_uop_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_3_bits_uop_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_3_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_3_bits_uop_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_3_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_3_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_3_bits_addr_is_virtual = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_3_bits_data_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_3_bits_data_bits = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_3_bits_committed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_3_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_4_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_4_bits_uop_ctrl_is_load = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_4_bits_uop_ctrl_is_sta = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_4_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_4_bits_uop_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_4_bits_uop_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_4_bits_uop_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_4_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_4_bits_uop_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_4_bits_uop_exception = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_4_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_4_bits_uop_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_4_bits_uop_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_4_bits_uop_is_fence = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_4_bits_uop_is_amo = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_4_bits_uop_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_4_bits_uop_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_4_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_4_bits_uop_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_4_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_4_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_4_bits_addr_is_virtual = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_4_bits_data_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_4_bits_data_bits = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_4_bits_committed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_4_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_5_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_5_bits_uop_ctrl_is_load = VL_RAND_RESET_I(1);
}

void VTestHarness::_ctor_var_reset_154() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_154\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_5_bits_uop_ctrl_is_sta = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_5_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_5_bits_uop_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_5_bits_uop_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_5_bits_uop_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_5_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_5_bits_uop_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_5_bits_uop_exception = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_5_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_5_bits_uop_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_5_bits_uop_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_5_bits_uop_is_fence = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_5_bits_uop_is_amo = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_5_bits_uop_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_5_bits_uop_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_5_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_5_bits_uop_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_5_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_5_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_5_bits_addr_is_virtual = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_5_bits_data_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_5_bits_data_bits = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_5_bits_committed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_5_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_6_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_6_bits_uop_ctrl_is_load = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_6_bits_uop_ctrl_is_sta = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_6_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_6_bits_uop_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_6_bits_uop_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_6_bits_uop_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_6_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_6_bits_uop_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_6_bits_uop_exception = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_6_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_6_bits_uop_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_6_bits_uop_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_6_bits_uop_is_fence = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_6_bits_uop_is_amo = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_6_bits_uop_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_6_bits_uop_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_6_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_6_bits_uop_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_6_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_6_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_6_bits_addr_is_virtual = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_6_bits_data_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_6_bits_data_bits = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_6_bits_committed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_6_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_7_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_7_bits_uop_ctrl_is_load = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_7_bits_uop_ctrl_is_sta = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_7_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_7_bits_uop_rob_idx = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_7_bits_uop_ldq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_7_bits_uop_stq_idx = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_7_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_7_bits_uop_pdst = VL_RAND_RESET_I(6);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_7_bits_uop_exception = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_7_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_7_bits_uop_mem_size = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_7_bits_uop_mem_signed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_7_bits_uop_is_fence = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_7_bits_uop_is_amo = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_7_bits_uop_uses_ldq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_7_bits_uop_uses_stq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_7_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_7_bits_uop_dst_rtype = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_7_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_7_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_7_bits_addr_is_virtual = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_7_bits_data_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_7_bits_data_bits = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_7_bits_committed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_7_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_0_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_0_bits_uop_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_0_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_0_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_0_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_0_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_0_bits_uop_is_fuzz_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_0_bits_uop_is_fuzz_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_0_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_0_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_0_bits_data_bits = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_0_bits_executed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_0_bits_committed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_0_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_0_bits_state = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_0_bits_hash = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_0_bits_prev = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_1_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_1_bits_uop_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_1_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_1_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_1_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_1_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_1_bits_uop_is_fuzz_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_1_bits_uop_is_fuzz_st = VL_RAND_RESET_I(1);
}

void VTestHarness::_ctor_var_reset_155() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_155\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_1_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_1_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_1_bits_data_bits = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_1_bits_executed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_1_bits_committed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_1_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_1_bits_state = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_1_bits_hash = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_1_bits_prev = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_2_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_2_bits_uop_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_2_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_2_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_2_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_2_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_2_bits_uop_is_fuzz_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_2_bits_uop_is_fuzz_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_2_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_2_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_2_bits_data_bits = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_2_bits_executed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_2_bits_committed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_2_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_2_bits_state = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_2_bits_hash = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_2_bits_prev = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_3_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_3_bits_uop_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_3_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_3_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_3_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_3_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_3_bits_uop_is_fuzz_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_3_bits_uop_is_fuzz_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_3_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_3_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_3_bits_data_bits = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_3_bits_executed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_3_bits_committed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_3_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_3_bits_state = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_3_bits_hash = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_3_bits_prev = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_4_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_4_bits_uop_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_4_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_4_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_4_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_4_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_4_bits_uop_is_fuzz_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_4_bits_uop_is_fuzz_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_4_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_4_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_4_bits_data_bits = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_4_bits_executed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_4_bits_committed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_4_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_4_bits_state = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_4_bits_hash = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_4_bits_prev = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_5_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_5_bits_uop_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_5_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_5_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_5_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_5_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_5_bits_uop_is_fuzz_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_5_bits_uop_is_fuzz_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_5_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_5_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_5_bits_data_bits = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_5_bits_executed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_5_bits_committed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_5_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_5_bits_state = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_5_bits_hash = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_5_bits_prev = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_6_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_6_bits_uop_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_6_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_6_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_6_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_6_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_6_bits_uop_is_fuzz_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_6_bits_uop_is_fuzz_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_6_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_6_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_6_bits_data_bits = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_6_bits_executed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_6_bits_committed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_6_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_6_bits_state = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_6_bits_hash = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_6_bits_prev = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_7_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_7_bits_uop_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_7_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_7_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_7_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_7_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_7_bits_uop_is_fuzz_ld = VL_RAND_RESET_I(1);
}

void VTestHarness::_ctor_var_reset_156() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_156\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_7_bits_uop_is_fuzz_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_7_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_7_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_7_bits_data_bits = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_7_bits_executed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_7_bits_committed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_7_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_7_bits_state = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_7_bits_hash = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_7_bits_prev = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_8_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_8_bits_uop_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_8_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_8_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_8_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_8_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_8_bits_uop_is_fuzz_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_8_bits_uop_is_fuzz_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_8_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_8_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_8_bits_data_bits = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_8_bits_executed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_8_bits_committed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_8_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_8_bits_state = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_8_bits_hash = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_8_bits_prev = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_9_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_9_bits_uop_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_9_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_9_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_9_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_9_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_9_bits_uop_is_fuzz_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_9_bits_uop_is_fuzz_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_9_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_9_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_9_bits_data_bits = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_9_bits_executed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_9_bits_committed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_9_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_9_bits_state = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_9_bits_hash = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_9_bits_prev = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_10_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_10_bits_uop_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_10_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_10_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_10_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_10_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_10_bits_uop_is_fuzz_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_10_bits_uop_is_fuzz_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_10_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_10_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_10_bits_data_bits = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_10_bits_executed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_10_bits_committed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_10_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_10_bits_state = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_10_bits_hash = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_10_bits_prev = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_11_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_11_bits_uop_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_11_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_11_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_11_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_11_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_11_bits_uop_is_fuzz_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_11_bits_uop_is_fuzz_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_11_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_11_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_11_bits_data_bits = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_11_bits_executed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_11_bits_committed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_11_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_11_bits_state = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_11_bits_hash = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_11_bits_prev = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_12_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_12_bits_uop_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_12_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_12_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_12_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_12_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_12_bits_uop_is_fuzz_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_12_bits_uop_is_fuzz_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_12_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_12_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_12_bits_data_bits = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_12_bits_executed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_12_bits_committed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_12_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_12_bits_state = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_12_bits_hash = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_12_bits_prev = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_13_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_13_bits_uop_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_13_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_13_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_13_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_13_bits_uop_uses_brq = VL_RAND_RESET_I(1);
}

void VTestHarness::_ctor_var_reset_157() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_157\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_13_bits_uop_is_fuzz_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_13_bits_uop_is_fuzz_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_13_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_13_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_13_bits_data_bits = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_13_bits_executed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_13_bits_committed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_13_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_13_bits_state = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_13_bits_hash = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_13_bits_prev = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_14_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_14_bits_uop_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_14_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_14_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_14_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_14_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_14_bits_uop_is_fuzz_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_14_bits_uop_is_fuzz_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_14_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_14_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_14_bits_data_bits = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_14_bits_executed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_14_bits_committed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_14_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_14_bits_state = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_14_bits_hash = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_14_bits_prev = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_15_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_15_bits_uop_uopc = VL_RAND_RESET_I(9);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_15_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_15_bits_uop_brq_idx = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_15_bits_uop_mem_cmd = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_15_bits_uop_uses_brq = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_15_bits_uop_is_fuzz_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_15_bits_uop_is_fuzz_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_15_bits_addr_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_15_bits_addr_bits = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_15_bits_data_bits = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_15_bits_executed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_15_bits_committed = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_15_bits_succeeded = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_15_bits_state = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_15_bits_hash = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_15_bits_prev = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_0_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_0_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_0_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_0_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_0_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_1_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_1_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_1_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_1_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_1_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_2_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_2_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_2_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_2_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_2_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_3_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_3_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_3_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_3_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_3_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_4_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_4_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_4_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_4_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_4_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_5_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_5_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_5_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_5_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_5_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_6_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_6_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_6_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_6_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_6_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_7_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_7_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_7_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_7_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_7_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_8_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_8_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_8_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_8_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_8_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_9_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_9_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_9_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_9_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_9_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_10_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_10_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_10_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_10_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_10_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_11_valid = VL_RAND_RESET_I(1);
}

void VTestHarness::_ctor_var_reset_158() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_158\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_11_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_11_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_11_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_11_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_12_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_12_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_12_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_12_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_12_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_13_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_13_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_13_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_13_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_13_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_14_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_14_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_14_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_14_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_14_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_15_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_15_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_15_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_15_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_15_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_16_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_16_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_16_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_16_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_16_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_17_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_17_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_17_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_17_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_17_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_18_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_18_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_18_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_18_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_18_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_19_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_19_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_19_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_19_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_19_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_20_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_20_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_20_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_20_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_20_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_21_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_21_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_21_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_21_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_21_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_22_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_22_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_22_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_22_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_22_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_23_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_23_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_23_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_23_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_23_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_24_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_24_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_24_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_24_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_24_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_25_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_25_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_25_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_25_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_25_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_26_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_26_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_26_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_26_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_26_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_27_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_27_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_27_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_27_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_27_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_28_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_28_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_28_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_28_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_28_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_29_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_29_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_29_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_29_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_29_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_30_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_30_bits_uop_br_mask = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_30_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_30_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_30_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_31_valid = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_31_bits_uop_br_mask = VL_RAND_RESET_I(4);
}

void VTestHarness::_ctor_var_reset_159() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTestHarness::_ctor_var_reset_159\n"); );
    // Body
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_31_bits_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_31_bits_taken = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_31_bits_mispredict = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_head = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__ldq_tail = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_head = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_tail = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_commit_head = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__stq_execute_head = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_head = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_tail = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_commit_head = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__brq_execute_head = VL_RAND_RESET_I(4);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_head = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__lbq_tail = VL_RAND_RESET_I(5);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_770 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_839 = VL_RAND_RESET_I(2);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_843 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_876 = VL_RAND_RESET_Q(64);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___T_5 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__hella_state = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__hella_req_addr = VL_RAND_RESET_Q(40);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__hella_req_phys = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__hella_paddr = VL_RAND_RESET_I(32);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__hella_xcpt_ma_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__hella_xcpt_ma_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__hella_xcpt_pf_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__hella_xcpt_pf_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__hella_xcpt_ae_ld = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__hella_xcpt_ae_st = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__live_store_mask = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___T_9 = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___T_5206 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_587125 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT__clear_store = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___T_10 = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___T_13 = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___T_16 = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___T_19 = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___T_22 = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___T_25 = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___T_28 = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___T_31 = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___T_34 = VL_RAND_RESET_I(8);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___T_43 = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___T_46 = VL_RAND_RESET_I(3);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___T_50 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___T_53 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_888 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_889 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_890 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_891 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_892 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_893 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_894 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_895 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___T_60 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_2704 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_2705 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_2706 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_2707 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_2708 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_2709 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_2710 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_2711 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___T_68 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_5280 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_5281 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_5282 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_5283 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_5284 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_5285 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_5286 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_5287 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6112 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6113 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6114 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6115 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6116 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6117 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6118 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6119 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6120 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6121 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6122 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6123 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6124 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6125 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6126 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6127 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6128 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6129 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6130 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6131 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6132 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6133 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6134 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6135 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6136 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6137 = VL_RAND_RESET_I(1);
    TestHarness__DOT__top__DOT__boom_tile__DOT__lsu__DOT___GEN_6138 = VL_RAND_RESET_I(1);
}
