# ğŸ¨ **Week 5 Logic Design Notes** âœ¨

---

## ğŸ— **Understanding Components in Verilog**

### ğŸ” What is a Component?

In Verilog, components help **modularize** complex circuits, making them reusable and easier to manage. Instead of rewriting the same logic repeatedly, we can create **components** for:

âœ… **Multiplexers (MUX)**  
âœ… **Decoders**  
âœ… **Demultiplexers (DEMUX)**  
âœ… **Counters**  
âœ… **Shift Registers**  
âœ… **Full Adders & Half Adders**

This modular approach makes our **circuit designs cleaner, efficient, and scalable!** ğŸš€

---

## ğŸ›  **Component Mapping Techniques**

When using components, we need to define how they are connected. **Verilog supports two mapping styles:**

### ğŸ· **1ï¸âƒ£ Mapping by Name (Recommended ğŸ‘)**

- Uses explicit names for input/output connections.
- **Advantage:** More readable and prevents mix-ups.
- **Syntax Example:**

  ```verilog
  bottom1(.x(X), .a(A), .b(B));
  bottom2(.a(A), .b(B), .y(Y));
  ```

### ğŸ“ **2ï¸âƒ£ Mapping by Position (Tricky! ğŸ¤”)**

- Connects signals based on their position in the module declaration.
- **Disadvantage:** Easy to mess up if the order changes.
- **Syntax Example:**

  ```verilog
  bottom1 b1(A, B, X);
  bottom2 b2(A, B, Y);
  ```

---

## ğŸ”¬ **Example 1: Basic Component Mapping**

```verilog
module example(input A, B, output X, Y);
    bottom1(.x(X), .a(A), .b(B));
    bottom2(.a(A), .b(B), .y(Y));
endmodule

module bottom1(input a, b, output x);
    assign x = a & b;
endmodule

module bottom2(input a, b, output y);
    assign y = a | b;
endmodule
```

ğŸ“ **Explanation:**

- `bottom1` performs **AND** operation: `X = A & B`
- `bottom2` performs **OR** operation: `Y = A | B`
- These components are instantiated in the `example` module!

---

## ğŸ”¬ **Example 2: Using Components for Logic Operations**

```verilog
// Bottom module 1: AND logic
module bottom1(i, j, f);
input i, j;
output f;
assign f = i & j;
endmodule

// Bottom module 2: OR logic
module bottom2(m, n, o);
input m, n;
output o;
assign o = m | n;
endmodule

// Main module connecting components
module main(a, b, x, y);
input a, b;
output x, y;
bottom1 b1(.i(a), .j(b), .f(x)); // AND operation
bottom2 b2(.m(a), .n(b), .o(y)); // OR operation
endmodule
```

ğŸš€ **Key Takeaways:**

- `bottom1` and `bottom2` perform **AND** and **OR** operations, respectively.
- The `main` module instantiates both and connects the inputs/outputs.

---

## â• **Example 3: Full Adder Using Half Adders** ğŸ§®

```verilog
module HalfAdder(input A, B, output S, C);
    assign S = A ^ B;  // Sum
    assign C = A & B;  // Carry
endmodule

module FullAdder(input X, Y, Z, output Sum, Carry);
    wire S1, C1, C2;

    // First Half Adder
    HalfAdder HA1(.A(X), .B(Y), .S(S1), .C(C1));

    // Second Half Adder
    HalfAdder HA2(.A(S1), .B(Z), .S(Sum), .C(C2));

    // Final Carry Output
    assign Carry = C1 | C2;
endmodule
```

ğŸ¯ **What's Happening Here?**
1ï¸âƒ£ First **Half Adder (HA1)** computes `S1 = X âŠ• Y` and `C1 = X & Y`.
2ï¸âƒ£ Second **Half Adder (HA2)** computes final `Sum = S1 âŠ• Z` and `C2 = S1 & Z`.
3ï¸âƒ£ Carry is calculated as `Carry = C1 | C2`.

âœ… **This modular approach makes designing adders simple and reusable!**

---

## ğŸ— **Example 4: Combining Modules for Logic Operations**

```verilog
module main (input wire a, b, input wire [1:0] c, output wire f);
    wire s1, s2;

    // Instantiate com module (Half Adder Carry)
    com com1 (
        .A(a),
        .B(b),
        .F(s1)
    );

    // Instantiate com2 module (Case Statement)
    com2 com2_ (
        .C(c),
        .F(s2)
    );

    // OR gate for final output
    assign f = s1 | s2;
endmodule

module com (input wire A, B, output reg F);
    always @(*) begin
        if (A & B)
            F = 1;
        else
            F = 0;
    end
endmodule

module com2 (input wire [1:0] C, output reg F);
    always @(*) begin
        case (C)
            2'b00: F = 0;
            2'b01: F = 1;
            2'b10: F = 0;
            2'b11: F = 0;
            default: F = 0;
        endcase
    end
endmodule
```

ğŸ“Œ **Key Takeaways:**

- `com` implements **a simple logic operation** using an `if` condition.
- `com2` demonstrates **how case statements can be used for selection logic**.
- The `main` module **combines the results** using an OR gate to produce `f`.
