

================================================================
== Vitis HLS Report for 'mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9'
================================================================
* Date:           Wed Nov 13 12:41:22 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        matmul
* Solution:       lab1sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_42_8_VITIS_LOOP_43_9  |      129|      129|         3|          1|          1|   128|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       87|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|       41|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       41|      168|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln42_1_fu_161_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln42_fu_135_p2         |         +|   0|  0|  15|           8|           1|
    |add_ln43_fu_202_p2         |         +|   0|  0|  12|           5|           1|
    |add_ln44_fu_191_p2         |         +|   0|  0|  14|           7|           7|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln42_fu_129_p2        |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln43_fu_147_p2        |      icmp|   0|  0|  10|           5|           6|
    |select_ln42_1_fu_167_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln42_fu_153_p3      |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  87|          41|          33|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten36_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_j_load                 |   9|          2|    5|         10|
    |gmem_blk_n_W                            |   9|          2|    1|          2|
    |i_fu_72                                 |   9|          2|    4|          8|
    |indvar_flatten36_fu_76                  |   9|          2|    8|         16|
    |j_fu_68                                 |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   37|         74|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |C_V_load_reg_272                  |  18|   0|   18|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_72                           |   4|   0|    4|          0|
    |icmp_ln42_reg_258                 |   1|   0|    1|          0|
    |indvar_flatten36_fu_76            |   8|   0|    8|          0|
    |j_fu_68                           |   5|   0|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  41|   0|   41|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                              gmem|       pointer|
|sext_ln42            |   in|   62|     ap_none|                                         sext_ln42|        scalar|
|C_V_address0         |  out|    7|   ap_memory|                                               C_V|         array|
|C_V_ce0              |  out|    1|   ap_memory|                                               C_V|         array|
|C_V_q0               |   in|   18|   ap_memory|                                               C_V|         array|
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.36>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten36 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln42_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln42"   --->   Operation 9 'read' 'sext_ln42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln42_cast = sext i62 %sext_ln42_read"   --->   Operation 10 'sext' 'sext_ln42_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 32, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten36"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc105"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten36_load = load i8 %indvar_flatten36" [matmul.cpp:42]   --->   Operation 16 'load' 'indvar_flatten36_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.58ns)   --->   "%icmp_ln42 = icmp_eq  i8 %indvar_flatten36_load, i8 128" [matmul.cpp:42]   --->   Operation 17 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.70ns)   --->   "%add_ln42 = add i8 %indvar_flatten36_load, i8 1" [matmul.cpp:42]   --->   Operation 18 'add' 'add_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.inc108, void %for.end110.exitStub" [matmul.cpp:42]   --->   Operation 19 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [matmul.cpp:43]   --->   Operation 20 'load' 'j_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [matmul.cpp:42]   --->   Operation 21 'load' 'i_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.63ns)   --->   "%icmp_ln43 = icmp_eq  i5 %j_load, i5 16" [matmul.cpp:43]   --->   Operation 22 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.27ns)   --->   "%select_ln42 = select i1 %icmp_ln43, i5 0, i5 %j_load" [matmul.cpp:42]   --->   Operation 23 'select' 'select_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln42_1 = add i4 %i_load, i4 1" [matmul.cpp:42]   --->   Operation 24 'add' 'add_ln42_1' <Predicate = (!icmp_ln42)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.35ns)   --->   "%select_ln42_1 = select i1 %icmp_ln43, i4 %add_ln42_1, i4 %i_load" [matmul.cpp:42]   --->   Operation 25 'select' 'select_ln42_1' <Predicate = (!icmp_ln42)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i4 %select_ln42_1" [matmul.cpp:42]   --->   Operation 26 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_mid4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln42, i4 0" [matmul.cpp:42]   --->   Operation 27 'bitconcatenate' 'p_mid4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_3_cast = zext i5 %select_ln42" [matmul.cpp:42]   --->   Operation 28 'zext' 'j_3_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln44 = add i7 %j_3_cast, i7 %p_mid4" [matmul.cpp:44]   --->   Operation 29 'add' 'add_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i7 %add_ln44" [matmul.cpp:44]   --->   Operation 30 'zext' 'zext_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%C_V_addr = getelementptr i18 %C_V, i64 0, i64 %zext_ln44" [matmul.cpp:44]   --->   Operation 31 'getelementptr' 'C_V_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.60ns)   --->   "%C_V_load = load i7 %C_V_addr" [matmul.cpp:44]   --->   Operation 32 'load' 'C_V_load' <Predicate = (!icmp_ln42)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 128> <RAM>
ST_1 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln43 = add i5 %select_ln42, i5 1" [matmul.cpp:43]   --->   Operation 33 'add' 'add_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln43 = store i8 %add_ln42, i8 %indvar_flatten36" [matmul.cpp:43]   --->   Operation 34 'store' 'store_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln43 = store i4 %select_ln42_1, i4 %i" [matmul.cpp:43]   --->   Operation 35 'store' 'store_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln43 = store i5 %add_ln43, i5 %j" [matmul.cpp:43]   --->   Operation 36 'store' 'store_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.60>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln42_cast" [matmul.cpp:42]   --->   Operation 38 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (0.60ns)   --->   "%C_V_load = load i7 %C_V_addr" [matmul.cpp:44]   --->   Operation 40 'load' 'C_V_load' <Predicate = (!icmp_ln42)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 128> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_42_8_VITIS_LOOP_43_9_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [matmul.cpp:43]   --->   Operation 44 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i18 %C_V_load" [matmul.cpp:44]   --->   Operation 45 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (7.30ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr, i32 %zext_ln44_1, i4 15" [matmul.cpp:44]   --->   Operation 46 'write' 'write_ln44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc105" [matmul.cpp:43]   --->   Operation 47 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln42]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0100]
i                     (alloca           ) [ 0100]
indvar_flatten36      (alloca           ) [ 0100]
sext_ln42_read        (read             ) [ 0000]
sext_ln42_cast        (sext             ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten36_load (load             ) [ 0000]
icmp_ln42             (icmp             ) [ 0110]
add_ln42              (add              ) [ 0000]
br_ln42               (br               ) [ 0000]
j_load                (load             ) [ 0000]
i_load                (load             ) [ 0000]
icmp_ln43             (icmp             ) [ 0000]
select_ln42           (select           ) [ 0000]
add_ln42_1            (add              ) [ 0000]
select_ln42_1         (select           ) [ 0000]
trunc_ln42            (trunc            ) [ 0000]
p_mid4                (bitconcatenate   ) [ 0000]
j_3_cast              (zext             ) [ 0000]
add_ln44              (add              ) [ 0000]
zext_ln44             (zext             ) [ 0000]
C_V_addr              (getelementptr    ) [ 0110]
add_ln43              (add              ) [ 0000]
store_ln43            (store            ) [ 0000]
store_ln43            (store            ) [ 0000]
store_ln43            (store            ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
gmem_addr             (getelementptr    ) [ 0101]
specpipeline_ln0      (specpipeline     ) [ 0000]
C_V_load              (load             ) [ 0101]
specloopname_ln0      (specloopname     ) [ 0000]
empty                 (speclooptripcount) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
specloopname_ln43     (specloopname     ) [ 0000]
zext_ln44_1           (zext             ) [ 0000]
write_ln44            (write            ) [ 0000]
br_ln43               (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln42">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_42_8_VITIS_LOOP_43_9_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="j_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="indvar_flatten36_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten36/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sext_ln42_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="62" slack="0"/>
<pin id="82" dir="0" index="1" bw="62" slack="0"/>
<pin id="83" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln42_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln44_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="1"/>
<pin id="89" dir="0" index="2" bw="18" slack="0"/>
<pin id="90" dir="0" index="3" bw="1" slack="0"/>
<pin id="91" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln44/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="C_V_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="18" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="7" slack="0"/>
<pin id="98" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_V_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="7" slack="0"/>
<pin id="103" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_V_load/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="sext_ln42_cast_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="62" slack="0"/>
<pin id="109" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_cast/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln0_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="8" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln0_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="4" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln0_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="5" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_flatten36_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten36_load/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln42_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="8" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln42_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="j_load_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="0"/>
<pin id="143" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_load_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln43_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="0"/>
<pin id="149" dir="0" index="1" bw="5" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="select_ln42_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="5" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln42_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_1/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="select_ln42_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="4" slack="0"/>
<pin id="170" dir="0" index="2" bw="4" slack="0"/>
<pin id="171" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42_1/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="trunc_ln42_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_mid4_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="0" index="1" bw="3" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid4/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="j_3_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_3_cast/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln44_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="0" index="1" bw="7" slack="0"/>
<pin id="194" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln44_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln43_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln43_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln43_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln43_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="0" index="1" bw="5" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="gmem_addr_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="1"/>
<pin id="226" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln44_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="18" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/3 "/>
</bind>
</comp>

<comp id="232" class="1005" name="j_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="239" class="1005" name="i_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="246" class="1005" name="indvar_flatten36_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten36 "/>
</bind>
</comp>

<comp id="253" class="1005" name="sext_ln42_cast_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="1"/>
<pin id="255" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln42_cast "/>
</bind>
</comp>

<comp id="258" class="1005" name="icmp_ln42_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln42 "/>
</bind>
</comp>

<comp id="262" class="1005" name="C_V_addr_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="1"/>
<pin id="264" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_V_addr "/>
</bind>
</comp>

<comp id="267" class="1005" name="gmem_addr_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="272" class="1005" name="C_V_load_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="18" slack="1"/>
<pin id="274" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="C_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="64" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="66" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="80" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="133"><net_src comp="126" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="126" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="147" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="141" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="165"><net_src comp="144" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="147" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="161" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="144" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="167" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="153" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="179" pin="3"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="206"><net_src comp="153" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="46" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="135" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="167" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="202" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="228" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="235"><net_src comp="68" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="238"><net_src comp="232" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="242"><net_src comp="72" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="245"><net_src comp="239" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="249"><net_src comp="76" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="256"><net_src comp="107" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="261"><net_src comp="129" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="94" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="270"><net_src comp="223" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="275"><net_src comp="101" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="228" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 }
 - Input state : 
	Port: mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9 : gmem | {}
	Port: mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9 : sext_ln42 | {1 }
	Port: mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9 : C_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten36_load : 1
		icmp_ln42 : 2
		add_ln42 : 2
		br_ln42 : 3
		j_load : 1
		i_load : 1
		icmp_ln43 : 2
		select_ln42 : 3
		add_ln42_1 : 2
		select_ln42_1 : 3
		trunc_ln42 : 4
		p_mid4 : 5
		j_3_cast : 4
		add_ln44 : 6
		zext_ln44 : 7
		C_V_addr : 8
		C_V_load : 9
		add_ln43 : 4
		store_ln43 : 3
		store_ln43 : 4
		store_ln43 : 5
	State 2
	State 3
		write_ln44 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln42_fu_135      |    0    |    15   |
|    add   |     add_ln42_1_fu_161     |    0    |    12   |
|          |      add_ln44_fu_191      |    0    |    14   |
|          |      add_ln43_fu_202      |    0    |    12   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln42_fu_129     |    0    |    11   |
|          |      icmp_ln43_fu_147     |    0    |    9    |
|----------|---------------------------|---------|---------|
|  select  |     select_ln42_fu_153    |    0    |    5    |
|          |    select_ln42_1_fu_167   |    0    |    4    |
|----------|---------------------------|---------|---------|
|   read   | sext_ln42_read_read_fu_80 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln44_write_fu_86  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln42_cast_fu_107   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln42_fu_175     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|       p_mid4_fu_179       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      j_3_cast_fu_187      |    0    |    0    |
|   zext   |      zext_ln44_fu_197     |    0    |    0    |
|          |     zext_ln44_1_fu_228    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    82   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    C_V_addr_reg_262    |    7   |
|    C_V_load_reg_272    |   18   |
|    gmem_addr_reg_267   |   32   |
|        i_reg_239       |    4   |
|    icmp_ln42_reg_258   |    1   |
|indvar_flatten36_reg_246|    8   |
|        j_reg_232       |    5   |
| sext_ln42_cast_reg_253 |   64   |
+------------------------+--------+
|          Total         |   139  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   14   ||  0.387  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   82   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   139  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   139  |   91   |
+-----------+--------+--------+--------+
