\chapter{Lab 6: Pulse-Width Modulation} \label{day6}

\section{LED dimmer}

\lstinputlisting[language=VHDL]{./L6/E1/src/project_6_1.vhd}

\lstinputlisting[language=VHDL]{./L6/E1/src/project_6_1_tb.vhd}

\section{Frequency generator}

\lstinputlisting[language=VHDL]{./L6/E2/src/project_6_2.vhd}

\lstinputlisting[language=VHDL]{./L6/E2/src/project_6_2_1.vhd}

\section{Melody}

\lstinputlisting[language=VHDL]{./L6/E3/src/project_6_3.vhd}

\section{Duty-cycle regulation for a fixed frequency}

\lstinputlisting[language=VHDL]{./L6/E4/src/project_6_4.vhd}

\section{Duty-cycle regulation for variable frequency}

\lstinputlisting[language=VHDL]{./L6/E5/src/project_6_5.vhd}