# 1-cycle-MIPS-processor
This is a 1-cycle MIPS processor designed using the hardware defining language Verilog

![alt text](https://raw.githubusercontent.com/Liwn0w/1-cycle-MIPS-processor/master/diagram.png)
