git clone --depth 1 --no-tags https://github.com/collabchip/benchmark.git f:/verilog_sva_gh_scraper/data/full_repos/125131599
git clone --depth 1 --no-tags https://github.com/zbelateche/ee180.git f:/verilog_sva_gh_scraper/data/full_repos/118377935
git clone --depth 1 --no-tags https://github.com/JonathanC13/TugOfWar.git f:/verilog_sva_gh_scraper/data/full_repos/122688184
git clone --depth 1 --no-tags https://github.com/syedalijabir/bellmanford.git f:/verilog_sva_gh_scraper/data/full_repos/121203026
git clone --depth 1 --no-tags https://github.com/fseidel/PCE-HD.git f:/verilog_sva_gh_scraper/data/full_repos/118952807
git clone --depth 1 --no-tags https://github.com/etdel651/ECEN350.git f:/verilog_sva_gh_scraper/data/full_repos/122139089
git clone --depth 1 --no-tags https://github.com/xmhosseini/ChallengeProject.git f:/verilog_sva_gh_scraper/data/full_repos/122166940
git clone --depth 1 --no-tags https://github.com/alexprunel/Wall-Follower-Maze-Solver.git f:/verilog_sva_gh_scraper/data/full_repos/124797488
git clone --depth 1 --no-tags https://github.com/ScoffM/UART-ortle.git f:/verilog_sva_gh_scraper/data/full_repos/123800017
git clone --depth 1 --no-tags https://github.com/gogolB/EE175_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/123043192
git clone --depth 1 --no-tags https://github.com/VincentD97/BottleFlip.git f:/verilog_sva_gh_scraper/data/full_repos/123344142
git clone --depth 1 --no-tags https://github.com/ssnyde/opente.git f:/verilog_sva_gh_scraper/data/full_repos/122804539
git clone --depth 1 --no-tags https://github.com/radhenisme/pic16.git f:/verilog_sva_gh_scraper/data/full_repos/119615960
git clone --depth 1 --no-tags https://github.com/dillonhuff/CoreRiscV.git f:/verilog_sva_gh_scraper/data/full_repos/118216728
git clone --depth 1 --no-tags https://github.com/bha159/Digital-Oscilloscope.git f:/verilog_sva_gh_scraper/data/full_repos/125340427
git clone --depth 1 --no-tags https://github.com/JingyiCai/CPU_RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/117178371
git clone --depth 1 --no-tags https://github.com/kithminrw/verilog_graphic_equalizer.git f:/verilog_sva_gh_scraper/data/full_repos/116988396
git clone --depth 1 --no-tags https://github.com/TTULABONE-SP18/RodriguezFrequencyCounter.git f:/verilog_sva_gh_scraper/data/full_repos/120352653
git clone --depth 1 --no-tags https://github.com/thompsonmax/EE371_wi18.git f:/verilog_sva_gh_scraper/data/full_repos/119771135
git clone --depth 1 --no-tags https://github.com/Holyjagwar/FPGA-Frequency-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/119396446
git clone --depth 1 --no-tags https://github.com/Jackwin/fast_wps_nios.git f:/verilog_sva_gh_scraper/data/full_repos/120758348
git clone --depth 1 --no-tags https://github.com/furkanaktas/CSE-331.git f:/verilog_sva_gh_scraper/data/full_repos/120628293
git clone --depth 1 --no-tags https://github.com/Shabrya/Multi-Cycle-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/120878716
git clone --depth 1 --no-tags https://github.com/styagi93/adaptfilt_balanced_det.git f:/verilog_sva_gh_scraper/data/full_repos/118521798
git clone --depth 1 --no-tags https://github.com/kevqiu/cpen391-group13-de1.git f:/verilog_sva_gh_scraper/data/full_repos/118856230
git clone --depth 1 --no-tags https://github.com/long568/libFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/123649059
git clone --depth 1 --no-tags https://github.com/obergog/DigitalLogic_Project1.git f:/verilog_sva_gh_scraper/data/full_repos/123762370
git clone --depth 1 --no-tags https://github.com/venkataanil22/Persistance-of-Vision.git f:/verilog_sva_gh_scraper/data/full_repos/122911816
git clone --depth 1 --no-tags https://github.com/SidBambah/UCLA_EE_M16.git f:/verilog_sva_gh_scraper/data/full_repos/123839826
git clone --depth 1 --no-tags https://github.com/somecat1996/FPGALab.git f:/verilog_sva_gh_scraper/data/full_repos/123892543
git clone --depth 1 --no-tags https://github.com/ChrisPVille/quokka.git f:/verilog_sva_gh_scraper/data/full_repos/123366832
git clone --depth 1 --no-tags https://github.com/mseminatore/RISC32.git f:/verilog_sva_gh_scraper/data/full_repos/123364505
git clone --depth 1 --no-tags https://github.com/yimingli1996/testgit.git f:/verilog_sva_gh_scraper/data/full_repos/123399670
git clone --depth 1 --no-tags https://github.com/silviafeiwang/MonocycleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/123552755
git clone --depth 1 --no-tags https://github.com/alencarlucas/processor.git f:/verilog_sva_gh_scraper/data/full_repos/123627914
git clone --depth 1 --no-tags https://github.com/wtfuzz/coreport.git f:/verilog_sva_gh_scraper/data/full_repos/123739620
git clone --depth 1 --no-tags https://github.com/thasitathan/CSCB58-project.git f:/verilog_sva_gh_scraper/data/full_repos/117576481
git clone --depth 1 --no-tags https://github.com/rajivanisetti/Neural-Net-Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/120080307
git clone --depth 1 --no-tags https://github.com/ritwikheda/lab-3-sujay-ritwik-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/119896054
git clone --depth 1 --no-tags https://github.com/dcrystalj/quartus-project.git f:/verilog_sva_gh_scraper/data/full_repos/119276568
git clone --depth 1 --no-tags https://github.com/Shashi18/Ring-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/121864597
git clone --depth 1 --no-tags https://github.com/Wutever/NUS-SVA-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/120971587
git clone --depth 1 --no-tags https://github.com/HoomanTahmasebipour/SmartLot.git f:/verilog_sva_gh_scraper/data/full_repos/118279138
git clone --depth 1 --no-tags https://github.com/Jennyhappy/hello-world.git f:/verilog_sva_gh_scraper/data/full_repos/118707809
git clone --depth 1 --no-tags https://github.com/harrytaipei4145/Bouncing-Ball.git f:/verilog_sva_gh_scraper/data/full_repos/121125038
git clone --depth 1 --no-tags https://github.com/bhrigub/4x4-sequential-multiplier-using-booths-algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/121184810
git clone --depth 1 --no-tags https://github.com/bhrigub/32x8-Asynchronous-ROM.git f:/verilog_sva_gh_scraper/data/full_repos/121183698
git clone --depth 1 --no-tags https://github.com/emrecelik95/CSE331-Homeworks.git f:/verilog_sva_gh_scraper/data/full_repos/122247181
git clone --depth 1 --no-tags https://github.com/Ainapurep1121/Coursework.git f:/verilog_sva_gh_scraper/data/full_repos/121659315
git clone --depth 1 --no-tags https://github.com/RyanPencak/mips_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/122516351
git clone --depth 1 --no-tags https://github.com/jjefferson1994/Luhn-Mod-Checker.git f:/verilog_sva_gh_scraper/data/full_repos/124280128
git clone --depth 1 --no-tags https://github.com/yutongshen/DIC-RippleCarryAdder.git f:/verilog_sva_gh_scraper/data/full_repos/124737387
git clone --depth 1 --no-tags https://github.com/Boskin/hw-image-processing.git f:/verilog_sva_gh_scraper/data/full_repos/124999927
git clone --depth 1 --no-tags https://github.com/axelarati/Pong.git f:/verilog_sva_gh_scraper/data/full_repos/125671190
git clone --depth 1 --no-tags https://github.com/azure-crab/Laji-IntelKnightsLanding.git f:/verilog_sva_gh_scraper/data/full_repos/125291080
git clone --depth 1 --no-tags https://github.com/smhasan1/DE2-Board-Lab5.git f:/verilog_sva_gh_scraper/data/full_repos/117368310
git clone --depth 1 --no-tags https://github.com/kia327/Verilog-Course.git f:/verilog_sva_gh_scraper/data/full_repos/118156271
git clone --depth 1 --no-tags https://github.com/Shashi18/SR-Flip-Flop.git f:/verilog_sva_gh_scraper/data/full_repos/121854740
git clone --depth 1 --no-tags https://github.com/amanmibra/verilog-processor.git f:/verilog_sva_gh_scraper/data/full_repos/119008283
git clone --depth 1 --no-tags https://github.com/Kai-Wen-Chen/Pipeline_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/121005104
git clone --depth 1 --no-tags https://github.com/92434/mycode.git f:/verilog_sva_gh_scraper/data/full_repos/120994340
git clone --depth 1 --no-tags https://github.com/AliTaheriNastooh/Food_Seller.git f:/verilog_sva_gh_scraper/data/full_repos/121769913
git clone --depth 1 --no-tags https://github.com/CamilleJesus/Barramento.git f:/verilog_sva_gh_scraper/data/full_repos/122894393
git clone --depth 1 --no-tags https://github.com/edosedgar/altera_works.git f:/verilog_sva_gh_scraper/data/full_repos/122374552
git clone --depth 1 --no-tags https://github.com/artvvb/verilog-modules.git f:/verilog_sva_gh_scraper/data/full_repos/122400962
git clone --depth 1 --no-tags https://github.com/sotipatr/Verilog_project.git f:/verilog_sva_gh_scraper/data/full_repos/122498695
git clone --depth 1 --no-tags https://github.com/degv364/Ucpu.git f:/verilog_sva_gh_scraper/data/full_repos/120024308
git clone --depth 1 --no-tags https://github.com/yue0216/Digital-System.git f:/verilog_sva_gh_scraper/data/full_repos/120371574
git clone --depth 1 --no-tags https://github.com/tigerZhouCN/Servo-control-based-on-ZYBO.git f:/verilog_sva_gh_scraper/data/full_repos/117548954
git clone --depth 1 --no-tags https://github.com/shanyu-sys/fpu.git f:/verilog_sva_gh_scraper/data/full_repos/119791732
git clone --depth 1 --no-tags https://github.com/yue82/writeup.git f:/verilog_sva_gh_scraper/data/full_repos/121109857
git clone --depth 1 --no-tags https://github.com/bhrigub/Sequence-detector-using-Gate-Level-modeling.git f:/verilog_sva_gh_scraper/data/full_repos/121182589
git clone --depth 1 --no-tags https://github.com/suidroot/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/121160275
git clone --depth 1 --no-tags https://github.com/xiaolanxia/onetswitch22.git f:/verilog_sva_gh_scraper/data/full_repos/121277233
git clone --depth 1 --no-tags https://github.com/luis-vf/DCA_2.git f:/verilog_sva_gh_scraper/data/full_repos/120510486
git clone --depth 1 --no-tags https://github.com/sirius1242/metronome.git f:/verilog_sva_gh_scraper/data/full_repos/120749710
git clone --depth 1 --no-tags https://github.com/mustafabingul/MIPS-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/120091341
git clone --depth 1 --no-tags https://github.com/maitreya2954/Computer_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/120065886
git clone --depth 1 --no-tags https://github.com/rossjywen/uart-counter.git f:/verilog_sva_gh_scraper/data/full_repos/120279160
git clone --depth 1 --no-tags https://github.com/pascalprimer/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/117179686
git clone --depth 1 --no-tags https://github.com/solvie/SPH.git f:/verilog_sva_gh_scraper/data/full_repos/118039904
git clone --depth 1 --no-tags https://github.com/arorabharat/Architecture-Design.git f:/verilog_sva_gh_scraper/data/full_repos/118027807
git clone --depth 1 --no-tags https://github.com/jamaalhay/cis371Jamaal.git f:/verilog_sva_gh_scraper/data/full_repos/119119875
git clone --depth 1 --no-tags https://github.com/rmborwankar/32-Bit-5-Stage-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/119220392
git clone --depth 1 --no-tags https://github.com/frillp/ece2300-lab3.git f:/verilog_sva_gh_scraper/data/full_repos/124309002
git clone --depth 1 --no-tags https://github.com/lizkt/EE216A.git f:/verilog_sva_gh_scraper/data/full_repos/124430461
git clone --depth 1 --no-tags https://github.com/bjr73/Flicker.git f:/verilog_sva_gh_scraper/data/full_repos/124812045
git clone --depth 1 --no-tags https://github.com/amclain/verilog-uart.git f:/verilog_sva_gh_scraper/data/full_repos/122777989
git clone --depth 1 --no-tags https://github.com/SeaBass917/32BitProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/122823112
git clone --depth 1 --no-tags https://github.com/tanlikar/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/125195023
git clone --depth 1 --no-tags https://github.com/angelamz/bitComposer.git f:/verilog_sva_gh_scraper/data/full_repos/125276155
git clone --depth 1 --no-tags https://github.com/yunfjiang/AdderRippleCarry.git f:/verilog_sva_gh_scraper/data/full_repos/123219979
git clone --depth 1 --no-tags https://github.com/siddeshlc8/Design-Of-Digital-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/123454829
git clone --depth 1 --no-tags https://github.com/kkjasoncheung/Casino_Royale.git f:/verilog_sva_gh_scraper/data/full_repos/125385496
git clone --depth 1 --no-tags https://github.com/dbm2/ihs-exercicio.git f:/verilog_sva_gh_scraper/data/full_repos/125537454
git clone --depth 1 --no-tags https://github.com/MrCaiting/Lab-8.git f:/verilog_sva_gh_scraper/data/full_repos/124936669
git clone --depth 1 --no-tags https://github.com/MattBelle95/Digital-Design.git f:/verilog_sva_gh_scraper/data/full_repos/120298176
git clone --depth 1 --no-tags https://github.com/juanjosedq/Taller_LInux_Git.git f:/verilog_sva_gh_scraper/data/full_repos/120324894
git clone --depth 1 --no-tags https://github.com/TTULABONE-SP18/SpencerFrequencyCounter.git f:/verilog_sva_gh_scraper/data/full_repos/120850764
git clone --depth 1 --no-tags https://github.com/ocelotsloth/verilog-lib.git f:/verilog_sva_gh_scraper/data/full_repos/117756790
