Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Thu Oct  4 14:26:44 2018
| Host         : MiddleEarth running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.767        0.000                      0                  388        0.055        0.000                      0                  388        4.500        0.000                       0                   177  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.767        0.000                      0                  388        0.055        0.000                      0                  388        4.500        0.000                       0                   177  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 BUTTON1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_2g_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 2.120ns (40.213%)  route 3.152ns (59.787%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.734     5.286    BUTTON1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  BUTTON1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.456     5.742 f  BUTTON1/counter_reg[11]/Q
                         net (fo=3, routed)           0.963     6.704    BUTTON1/counter_reg[11]
    SLICE_X36Y99         LUT2 (Prop_lut2_I1_O)        0.124     6.828 r  BUTTON1/geqOp_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.828    BUTTON1/geqOp_carry__0_i_5__0_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.378 r  BUTTON1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.379    BUTTON1/geqOp_carry__0_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.650 f  BUTTON1/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.752     8.402    BUTTON1/max
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.367     8.769 f  BUTTON1/duty_0g[6]_i_4/O
                         net (fo=8, routed)           0.836     9.606    BUTTON3/curr_state_reg_1
    SLICE_X36Y96         LUT5 (Prop_lut5_I4_O)        0.352     9.958 r  BUTTON3/duty_2g[6]_i_1/O
                         net (fo=6, routed)           0.600    10.558    BUTTON3_n_19
    SLICE_X36Y96         FDRE                                         r  duty_2g_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.432    14.803    CLK100MHZ_IBUF_BUFG
    SLICE_X36Y96         FDRE                                         r  duty_2g_reg[2]/C
                         clock pessimism              0.188    14.991    
                         clock uncertainty           -0.035    14.956    
    SLICE_X36Y96         FDRE (Setup_fdre_C_R)       -0.631    14.325    duty_2g_reg[2]
  -------------------------------------------------------------------
                         required time                         14.325    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 BUTTON1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_2g_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 2.120ns (40.213%)  route 3.152ns (59.787%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.734     5.286    BUTTON1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  BUTTON1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.456     5.742 f  BUTTON1/counter_reg[11]/Q
                         net (fo=3, routed)           0.963     6.704    BUTTON1/counter_reg[11]
    SLICE_X36Y99         LUT2 (Prop_lut2_I1_O)        0.124     6.828 r  BUTTON1/geqOp_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.828    BUTTON1/geqOp_carry__0_i_5__0_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.378 r  BUTTON1/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.379    BUTTON1/geqOp_carry__0_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.650 f  BUTTON1/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.752     8.402    BUTTON1/max
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.367     8.769 f  BUTTON1/duty_0g[6]_i_4/O
                         net (fo=8, routed)           0.836     9.606    BUTTON3/curr_state_reg_1
    SLICE_X36Y96         LUT5 (Prop_lut5_I4_O)        0.352     9.958 r  BUTTON3/duty_2g[6]_i_1/O
                         net (fo=6, routed)           0.600    10.558    BUTTON3_n_19
    SLICE_X36Y96         FDRE                                         r  duty_2g_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.432    14.803    CLK100MHZ_IBUF_BUFG
    SLICE_X36Y96         FDRE                                         r  duty_2g_reg[3]/C
                         clock pessimism              0.188    14.991    
                         clock uncertainty           -0.035    14.956    
    SLICE_X36Y96         FDRE (Setup_fdre_C_R)       -0.631    14.325    duty_2g_reg[3]
  -------------------------------------------------------------------
                         required time                         14.325    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.814ns  (required time - arrival time)
  Source:                 BUTTON2/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_1r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 2.146ns (39.103%)  route 3.342ns (60.897%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.546     5.097    BUTTON2/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y86         FDRE                                         r  BUTTON2/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518     5.615 f  BUTTON2/counter_reg[5]/Q
                         net (fo=3, routed)           1.004     6.620    BUTTON2/counter_reg[5]
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.744 r  BUTTON2/geqOp_carry_i_4__1/O
                         net (fo=1, routed)           0.000     6.744    BUTTON2/geqOp_carry_i_4__1_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.142 r  BUTTON2/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.142    BUTTON2/geqOp_carry_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  BUTTON2/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.256    BUTTON2/geqOp_carry__0_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.527 f  BUTTON2/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           1.007     8.534    BUTTON2/max
    SLICE_X40Y93         LUT3 (Prop_lut3_I0_O)        0.401     8.935 f  BUTTON2/duty_0r[6]_i_4/O
                         net (fo=8, routed)           0.737     9.672    BUTTON3/curr_state_reg_2
    SLICE_X40Y97         LUT5 (Prop_lut5_I4_O)        0.320     9.992 r  BUTTON3/duty_1r[6]_i_1/O
                         net (fo=6, routed)           0.594    10.586    BUTTON3_n_17
    SLICE_X40Y97         FDRE                                         r  duty_1r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.435    14.806    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y97         FDRE                                         r  duty_1r_reg[1]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X40Y97         FDRE (Setup_fdre_C_R)       -0.631    14.399    duty_1r_reg[1]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                  3.814    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 BUTTON2/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_1r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 2.146ns (39.134%)  route 3.338ns (60.866%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.546     5.097    BUTTON2/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y86         FDRE                                         r  BUTTON2/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518     5.615 f  BUTTON2/counter_reg[5]/Q
                         net (fo=3, routed)           1.004     6.620    BUTTON2/counter_reg[5]
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.744 r  BUTTON2/geqOp_carry_i_4__1/O
                         net (fo=1, routed)           0.000     6.744    BUTTON2/geqOp_carry_i_4__1_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.142 r  BUTTON2/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.142    BUTTON2/geqOp_carry_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  BUTTON2/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.256    BUTTON2/geqOp_carry__0_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.527 f  BUTTON2/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           1.007     8.534    BUTTON2/max
    SLICE_X40Y93         LUT3 (Prop_lut3_I0_O)        0.401     8.935 f  BUTTON2/duty_0r[6]_i_4/O
                         net (fo=8, routed)           0.737     9.672    BUTTON3/curr_state_reg_2
    SLICE_X40Y97         LUT5 (Prop_lut5_I4_O)        0.320     9.992 r  BUTTON3/duty_1r[6]_i_1/O
                         net (fo=6, routed)           0.589    10.581    BUTTON3_n_17
    SLICE_X41Y97         FDRE                                         r  duty_1r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.435    14.806    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y97         FDRE                                         r  duty_1r_reg[2]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X41Y97         FDRE (Setup_fdre_C_R)       -0.631    14.399    duty_1r_reg[2]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 BUTTON2/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_1r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 2.146ns (39.134%)  route 3.338ns (60.866%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.546     5.097    BUTTON2/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y86         FDRE                                         r  BUTTON2/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518     5.615 f  BUTTON2/counter_reg[5]/Q
                         net (fo=3, routed)           1.004     6.620    BUTTON2/counter_reg[5]
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.744 r  BUTTON2/geqOp_carry_i_4__1/O
                         net (fo=1, routed)           0.000     6.744    BUTTON2/geqOp_carry_i_4__1_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.142 r  BUTTON2/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.142    BUTTON2/geqOp_carry_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  BUTTON2/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.256    BUTTON2/geqOp_carry__0_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.527 f  BUTTON2/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           1.007     8.534    BUTTON2/max
    SLICE_X40Y93         LUT3 (Prop_lut3_I0_O)        0.401     8.935 f  BUTTON2/duty_0r[6]_i_4/O
                         net (fo=8, routed)           0.737     9.672    BUTTON3/curr_state_reg_2
    SLICE_X40Y97         LUT5 (Prop_lut5_I4_O)        0.320     9.992 r  BUTTON3/duty_1r[6]_i_1/O
                         net (fo=6, routed)           0.589    10.581    BUTTON3_n_17
    SLICE_X41Y97         FDRE                                         r  duty_1r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.435    14.806    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y97         FDRE                                         r  duty_1r_reg[3]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X41Y97         FDRE (Setup_fdre_C_R)       -0.631    14.399    duty_1r_reg[3]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 BUTTON2/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_1r_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 2.146ns (39.134%)  route 3.338ns (60.866%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.546     5.097    BUTTON2/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y86         FDRE                                         r  BUTTON2/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518     5.615 f  BUTTON2/counter_reg[5]/Q
                         net (fo=3, routed)           1.004     6.620    BUTTON2/counter_reg[5]
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.744 r  BUTTON2/geqOp_carry_i_4__1/O
                         net (fo=1, routed)           0.000     6.744    BUTTON2/geqOp_carry_i_4__1_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.142 r  BUTTON2/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.142    BUTTON2/geqOp_carry_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  BUTTON2/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.256    BUTTON2/geqOp_carry__0_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.527 f  BUTTON2/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           1.007     8.534    BUTTON2/max
    SLICE_X40Y93         LUT3 (Prop_lut3_I0_O)        0.401     8.935 f  BUTTON2/duty_0r[6]_i_4/O
                         net (fo=8, routed)           0.737     9.672    BUTTON3/curr_state_reg_2
    SLICE_X40Y97         LUT5 (Prop_lut5_I4_O)        0.320     9.992 r  BUTTON3/duty_1r[6]_i_1/O
                         net (fo=6, routed)           0.589    10.581    BUTTON3_n_17
    SLICE_X41Y97         FDRE                                         r  duty_1r_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.435    14.806    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y97         FDRE                                         r  duty_1r_reg[4]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X41Y97         FDRE (Setup_fdre_C_R)       -0.631    14.399    duty_1r_reg[4]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 BUTTON2/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_1r_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 2.146ns (39.134%)  route 3.338ns (60.866%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.546     5.097    BUTTON2/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y86         FDRE                                         r  BUTTON2/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518     5.615 f  BUTTON2/counter_reg[5]/Q
                         net (fo=3, routed)           1.004     6.620    BUTTON2/counter_reg[5]
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.744 r  BUTTON2/geqOp_carry_i_4__1/O
                         net (fo=1, routed)           0.000     6.744    BUTTON2/geqOp_carry_i_4__1_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.142 r  BUTTON2/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.142    BUTTON2/geqOp_carry_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  BUTTON2/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.256    BUTTON2/geqOp_carry__0_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.527 f  BUTTON2/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           1.007     8.534    BUTTON2/max
    SLICE_X40Y93         LUT3 (Prop_lut3_I0_O)        0.401     8.935 f  BUTTON2/duty_0r[6]_i_4/O
                         net (fo=8, routed)           0.737     9.672    BUTTON3/curr_state_reg_2
    SLICE_X40Y97         LUT5 (Prop_lut5_I4_O)        0.320     9.992 r  BUTTON3/duty_1r[6]_i_1/O
                         net (fo=6, routed)           0.589    10.581    BUTTON3_n_17
    SLICE_X41Y97         FDRE                                         r  duty_1r_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.435    14.806    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y97         FDRE                                         r  duty_1r_reg[5]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X41Y97         FDRE (Setup_fdre_C_R)       -0.631    14.399    duty_1r_reg[5]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 BUTTON2/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_1r_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 2.146ns (39.134%)  route 3.338ns (60.866%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.546     5.097    BUTTON2/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y86         FDRE                                         r  BUTTON2/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518     5.615 f  BUTTON2/counter_reg[5]/Q
                         net (fo=3, routed)           1.004     6.620    BUTTON2/counter_reg[5]
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.744 r  BUTTON2/geqOp_carry_i_4__1/O
                         net (fo=1, routed)           0.000     6.744    BUTTON2/geqOp_carry_i_4__1_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.142 r  BUTTON2/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.142    BUTTON2/geqOp_carry_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  BUTTON2/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.256    BUTTON2/geqOp_carry__0_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.527 f  BUTTON2/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           1.007     8.534    BUTTON2/max
    SLICE_X40Y93         LUT3 (Prop_lut3_I0_O)        0.401     8.935 f  BUTTON2/duty_0r[6]_i_4/O
                         net (fo=8, routed)           0.737     9.672    BUTTON3/curr_state_reg_2
    SLICE_X40Y97         LUT5 (Prop_lut5_I4_O)        0.320     9.992 r  BUTTON3/duty_1r[6]_i_1/O
                         net (fo=6, routed)           0.589    10.581    BUTTON3_n_17
    SLICE_X41Y97         FDRE                                         r  duty_1r_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.435    14.806    CLK100MHZ_IBUF_BUFG
    SLICE_X41Y97         FDRE                                         r  duty_1r_reg[6]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X41Y97         FDRE (Setup_fdre_C_R)       -0.631    14.399    duty_1r_reg[6]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.830ns  (required time - arrival time)
  Source:                 BUTTON2/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_2r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 2.178ns (39.847%)  route 3.288ns (60.153%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.546     5.097    BUTTON2/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y86         FDRE                                         r  BUTTON2/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518     5.615 f  BUTTON2/counter_reg[5]/Q
                         net (fo=3, routed)           1.004     6.620    BUTTON2/counter_reg[5]
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.744 r  BUTTON2/geqOp_carry_i_4__1/O
                         net (fo=1, routed)           0.000     6.744    BUTTON2/geqOp_carry_i_4__1_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.142 r  BUTTON2/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.142    BUTTON2/geqOp_carry_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  BUTTON2/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.256    BUTTON2/geqOp_carry__0_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.527 f  BUTTON2/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           1.007     8.534    BUTTON2/max
    SLICE_X40Y93         LUT3 (Prop_lut3_I0_O)        0.401     8.935 f  BUTTON2/duty_0r[6]_i_4/O
                         net (fo=8, routed)           0.736     9.671    BUTTON3/curr_state_reg_2
    SLICE_X40Y96         LUT5 (Prop_lut5_I4_O)        0.352    10.023 r  BUTTON3/duty_2r[6]_i_1/O
                         net (fo=6, routed)           0.540    10.563    BUTTON3_n_20
    SLICE_X45Y96         FDRE                                         r  duty_2r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.435    14.806    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y96         FDRE                                         r  duty_2r_reg[1]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X45Y96         FDRE (Setup_fdre_C_R)       -0.637    14.393    duty_2r_reg[1]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                  3.830    

Slack (MET) :             3.830ns  (required time - arrival time)
  Source:                 BUTTON2/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            duty_2r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 2.178ns (39.847%)  route 3.288ns (60.153%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.546     5.097    BUTTON2/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y86         FDRE                                         r  BUTTON2/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518     5.615 f  BUTTON2/counter_reg[5]/Q
                         net (fo=3, routed)           1.004     6.620    BUTTON2/counter_reg[5]
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.744 r  BUTTON2/geqOp_carry_i_4__1/O
                         net (fo=1, routed)           0.000     6.744    BUTTON2/geqOp_carry_i_4__1_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.142 r  BUTTON2/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.142    BUTTON2/geqOp_carry_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  BUTTON2/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.256    BUTTON2/geqOp_carry__0_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.527 f  BUTTON2/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           1.007     8.534    BUTTON2/max
    SLICE_X40Y93         LUT3 (Prop_lut3_I0_O)        0.401     8.935 f  BUTTON2/duty_0r[6]_i_4/O
                         net (fo=8, routed)           0.736     9.671    BUTTON3/curr_state_reg_2
    SLICE_X40Y96         LUT5 (Prop_lut5_I4_O)        0.352    10.023 r  BUTTON3/duty_2r[6]_i_1/O
                         net (fo=6, routed)           0.540    10.563    BUTTON3_n_20
    SLICE_X45Y96         FDRE                                         r  duty_2r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.435    14.806    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y96         FDRE                                         r  duty_2r_reg[2]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X45Y96         FDRE (Setup_fdre_C_R)       -0.637    14.393    duty_2r_reg[2]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                  3.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 BUTTON1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.560     1.473    BUTTON1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  BUTTON1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  BUTTON1/counter_reg[4]/Q
                         net (fo=3, routed)           0.117     1.732    BUTTON1/counter_reg[4]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.929 r  BUTTON1/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.929    BUTTON1/counter_reg[4]_i_1__0_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.983 r  BUTTON1/counter_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.983    BUTTON1/counter_reg[8]_i_1__0_n_7
    SLICE_X37Y100        FDRE                                         r  BUTTON1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.915     2.073    BUTTON1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  BUTTON1/counter_reg[8]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.929    BUTTON1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 BUTTON1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.560     1.473    BUTTON1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  BUTTON1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  BUTTON1/counter_reg[4]/Q
                         net (fo=3, routed)           0.117     1.732    BUTTON1/counter_reg[4]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.929 r  BUTTON1/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.929    BUTTON1/counter_reg[4]_i_1__0_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.994 r  BUTTON1/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.994    BUTTON1/counter_reg[8]_i_1__0_n_5
    SLICE_X37Y100        FDRE                                         r  BUTTON1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.915     2.073    BUTTON1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  BUTTON1/counter_reg[10]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.929    BUTTON1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 BUTTON2/sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON2/sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.196%)  route 0.178ns (55.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.642     1.556    BUTTON2/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y100        FDRE                                         r  BUTTON2/sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.141     1.697 r  BUTTON2/sync0_reg/Q
                         net (fo=1, routed)           0.178     1.875    BUTTON2/sync0_reg_n_0
    SLICE_X34Y97         FDRE                                         r  BUTTON2/sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.827     1.986    BUTTON2/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y97         FDRE                                         r  BUTTON2/sync1_reg/C
                         clock pessimism             -0.250     1.736    
    SLICE_X34Y97         FDRE (Hold_fdre_C_D)         0.059     1.795    BUTTON2/sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 BUTTON1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.560     1.473    BUTTON1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  BUTTON1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  BUTTON1/counter_reg[4]/Q
                         net (fo=3, routed)           0.117     1.732    BUTTON1/counter_reg[4]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.929 r  BUTTON1/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.929    BUTTON1/counter_reg[4]_i_1__0_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.019 r  BUTTON1/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.019    BUTTON1/counter_reg[8]_i_1__0_n_4
    SLICE_X37Y100        FDRE                                         r  BUTTON1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.915     2.073    BUTTON1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  BUTTON1/counter_reg[11]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.929    BUTTON1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 BUTTON1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON1/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.560     1.473    BUTTON1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  BUTTON1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  BUTTON1/counter_reg[4]/Q
                         net (fo=3, routed)           0.117     1.732    BUTTON1/counter_reg[4]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.929 r  BUTTON1/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.929    BUTTON1/counter_reg[4]_i_1__0_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.019 r  BUTTON1/counter_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.019    BUTTON1/counter_reg[8]_i_1__0_n_6
    SLICE_X37Y100        FDRE                                         r  BUTTON1/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.915     2.073    BUTTON1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  BUTTON1/counter_reg[9]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.929    BUTTON1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 BUTTON1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON1/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.506%)  route 0.118ns (21.494%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.560     1.473    BUTTON1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  BUTTON1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  BUTTON1/counter_reg[4]/Q
                         net (fo=3, routed)           0.117     1.732    BUTTON1/counter_reg[4]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.929 r  BUTTON1/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.929    BUTTON1/counter_reg[4]_i_1__0_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.968 r  BUTTON1/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.968    BUTTON1/counter_reg[8]_i_1__0_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.022 r  BUTTON1/counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.022    BUTTON1/counter_reg[12]_i_1__0_n_7
    SLICE_X37Y101        FDRE                                         r  BUTTON1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.915     2.073    BUTTON1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y101        FDRE                                         r  BUTTON1/counter_reg[12]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.105     1.929    BUTTON1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 BUTTON3/sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON3/sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.313%)  route 0.209ns (59.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.640     1.554    BUTTON3/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y104        FDRE                                         r  BUTTON3/sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDRE (Prop_fdre_C_Q)         0.141     1.695 r  BUTTON3/sync0_reg/Q
                         net (fo=1, routed)           0.209     1.904    BUTTON3/sync0_reg_n_0
    SLICE_X36Y99         FDRE                                         r  BUTTON3/sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.828     1.987    BUTTON3/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  BUTTON3/sync1_reg/C
                         clock pessimism             -0.250     1.737    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.070     1.807    BUTTON3/sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 BUTTON1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON1/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.442ns (78.929%)  route 0.118ns (21.071%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.560     1.473    BUTTON1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  BUTTON1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  BUTTON1/counter_reg[4]/Q
                         net (fo=3, routed)           0.117     1.732    BUTTON1/counter_reg[4]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.929 r  BUTTON1/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.929    BUTTON1/counter_reg[4]_i_1__0_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.968 r  BUTTON1/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.968    BUTTON1/counter_reg[8]_i_1__0_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.033 r  BUTTON1/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.033    BUTTON1/counter_reg[12]_i_1__0_n_5
    SLICE_X37Y101        FDRE                                         r  BUTTON1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.915     2.073    BUTTON1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y101        FDRE                                         r  BUTTON1/counter_reg[14]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.105     1.929    BUTTON1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 BUTTON1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON1/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.560     1.473    BUTTON1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  BUTTON1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  BUTTON1/counter_reg[4]/Q
                         net (fo=3, routed)           0.117     1.732    BUTTON1/counter_reg[4]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.929 r  BUTTON1/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.929    BUTTON1/counter_reg[4]_i_1__0_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.968 r  BUTTON1/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.968    BUTTON1/counter_reg[8]_i_1__0_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.058 r  BUTTON1/counter_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.058    BUTTON1/counter_reg[12]_i_1__0_n_6
    SLICE_X37Y101        FDRE                                         r  BUTTON1/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.915     2.073    BUTTON1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y101        FDRE                                         r  BUTTON1/counter_reg[13]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.105     1.929    BUTTON1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 BUTTON1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.560     1.473    BUTTON1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  BUTTON1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  BUTTON1/counter_reg[4]/Q
                         net (fo=3, routed)           0.117     1.732    BUTTON1/counter_reg[4]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.929 r  BUTTON1/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.929    BUTTON1/counter_reg[4]_i_1__0_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.968 r  BUTTON1/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.968    BUTTON1/counter_reg[8]_i_1__0_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.058 r  BUTTON1/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.058    BUTTON1/counter_reg[12]_i_1__0_n_4
    SLICE_X37Y101        FDRE                                         r  BUTTON1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.915     2.073    BUTTON1/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y101        FDRE                                         r  BUTTON1/counter_reg[15]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.105     1.929    BUTTON1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y87    BUTTON0/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y89    BUTTON0/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y89    BUTTON0/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y90    BUTTON0/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y90    BUTTON0/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y90    BUTTON0/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y90    BUTTON0/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y91    BUTTON0/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y88    BUTTON0/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y87    BUTTON0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y90    BUTTON0/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y90    BUTTON0/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y90    BUTTON0/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y90    BUTTON0/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y91    BUTTON0/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y85    BUTTON2/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y87    BUTTON2/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y87    BUTTON2/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y86    BUTTON2/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y93    BUTTON0/curr_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y85    BUTTON2/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y86    BUTTON2/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y86    BUTTON2/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y86    BUTTON2/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y93    BUTTON2/curr_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y93    BUTTON3/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y93    BUTTON3/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y94    BUTTON3/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y94    BUTTON3/counter_reg[13]/C



