
Selected circuits
===================
 - **Circuit**: 16-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mre parameters
 - **References**: 
   - V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, "Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: [10.1109/TVLSI.2018.2856362](https://dx.doi.org/10.1109/TVLSI.2018.2856362)


Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul16u_pwr_2_202_mre_00_0000 | 0.00 | 0 | 0.00 | 0.00 | 0 |  [[Verilog<sub>generic</sub>](mul16u_pwr_2_202_mre_00_0000_gen.v)] [[Verilog<sub>PDK45</sub>](mul16u_pwr_2_202_mre_00_0000_pdk45.v)]  [[C](mul16u_pwr_2_202_mre_00_0000.c)] |
| mul16u_pwr_2_188_mre_00_0000 | 0.00000003 | 0.000000093 | 64.06 | 0.0000044 | 3.6 |  [[Verilog<sub>generic</sub>](mul16u_pwr_2_188_mre_00_0000_gen.v)] [[Verilog<sub>PDK45</sub>](mul16u_pwr_2_188_mre_00_0000_pdk45.v)]  [[C](mul16u_pwr_2_188_mre_00_0000.c)] |
| mul16u_pwr_2_149_mre_00_0000 | 0.00000029 | 0.000001 | 91.60 | 0.000038 | 249 |  [[Verilog<sub>generic</sub>](mul16u_pwr_2_149_mre_00_0000_gen.v)] [[Verilog<sub>PDK45</sub>](mul16u_pwr_2_149_mre_00_0000_pdk45.v)]  [[C](mul16u_pwr_2_149_mre_00_0000.c)] |
| mul16u_pwr_2_002_mre_00_0003 | 0.000003 | 0.000012 | 99.11 | 0.00034 | 25453 |  [[Verilog<sub>generic</sub>](mul16u_pwr_2_002_mre_00_0003_gen.v)] [[Verilog<sub>PDK45</sub>](mul16u_pwr_2_002_mre_00_0003_pdk45.v)]  [[C](mul16u_pwr_2_002_mre_00_0003.c)] |
| mul16u_pwr_1_783_mre_00_0024 | 0.000026 | 0.00011 | 99.26 | 0.0024 | 2002883 |  [[Verilog<sub>generic</sub>](mul16u_pwr_1_783_mre_00_0024_gen.v)] [[Verilog<sub>PDK45</sub>](mul16u_pwr_1_783_mre_00_0024_pdk45.v)]  [[C](mul16u_pwr_1_783_mre_00_0024.c)] |
| mul16u_pwr_1_648_mre_00_0067 | 0.000075 | 0.00042 | 99.84 | 0.0067 | 16238254 |  [[Verilog<sub>generic</sub>](mul16u_pwr_1_648_mre_00_0067_gen.v)] [[Verilog<sub>PDK45</sub>](mul16u_pwr_1_648_mre_00_0067_pdk45.v)]  [[C](mul16u_pwr_1_648_mre_00_0067.c)] |
| mul16u_pwr_0_984_mre_00_1655 | 0.0031 | 0.018 | 99.99 | 0.17 | 26871835386 |  [[Verilog<sub>generic</sub>](mul16u_pwr_0_984_mre_00_1655_gen.v)] [[Verilog<sub>PDK45</sub>](mul16u_pwr_0_984_mre_00_1655_pdk45.v)]  [[C](mul16u_pwr_0_984_mre_00_1655.c)] |
| mul16u_pwr_0_512_mre_01_3437 | 0.048 | 0.2 | 100.00 | 1.34 | 6150856912901 |  [[Verilog<sub>generic</sub>](mul16u_pwr_0_512_mre_01_3437_gen.v)] [[Verilog<sub>PDK45</sub>](mul16u_pwr_0_512_mre_01_3437_pdk45.v)]  [[C](mul16u_pwr_0_512_mre_01_3437.c)] |
| mul16u_pwr_0_176_mre_09_1461 | 0.77 | 3.1 | 100.00 | 9.15 | 1543620001922314 |  [[Verilog<sub>generic</sub>](mul16u_pwr_0_176_mre_09_1461_gen.v)] [[Verilog<sub>PDK45</sub>](mul16u_pwr_0_176_mre_09_1461_pdk45.v)]  [[C](mul16u_pwr_0_176_mre_09_1461.c)] |
| mul16u_pwr_0_000_mre_87_9880 | 18.75 | 75 | 100.00 | 87.99 | 1040764478583689856 |  [[Verilog<sub>generic</sub>](mul16u_pwr_0_000_mre_87_9880_gen.v)] [[Verilog<sub>PDK45</sub>](mul16u_pwr_0_000_mre_87_9880_pdk45.v)]  [[C](mul16u_pwr_0_000_mre_87_9880.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)
             