// Seed: 3845354496
module module_0 (
    input uwire id_0
    , id_28,
    input tri id_1,
    input wire id_2,
    input wand id_3,
    input tri id_4,
    output tri0 id_5,
    input supply0 id_6,
    input tri id_7,
    input supply1 id_8,
    input supply1 id_9,
    input supply1 id_10,
    input wor id_11,
    output wor id_12,
    input uwire id_13,
    input wor id_14,
    output tri1 id_15,
    output supply1 id_16,
    input tri0 id_17,
    output uwire id_18,
    input tri0 id_19,
    input uwire id_20,
    input tri1 id_21,
    input wand id_22,
    input wire id_23,
    output supply0 id_24,
    input wand id_25
    , id_29,
    input tri0 id_26
    , id_30
);
  logic id_31;
endmodule
module module_1 #(
    parameter id_0 = 32'd84,
    parameter id_4 = 32'd3
) (
    input  uwire _id_0,
    input  tri0  id_1,
    output tri   id_2,
    input  wor   id_3,
    input  wor   _id_4,
    output uwire id_5,
    input  wire  id_6
);
  logic [id_0 : id_4] id_8;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_6,
      id_1,
      id_5,
      id_6,
      id_6,
      id_3,
      id_1,
      id_6,
      id_1,
      id_2,
      id_1,
      id_6,
      id_2,
      id_2,
      id_6,
      id_2,
      id_1,
      id_6,
      id_6,
      id_1,
      id_6,
      id_2,
      id_1,
      id_3
  );
endmodule
