/*
    Copyright (C) 2017 Frank Zschockelt

    Licensed under the Apache License, Version 2.0 (the "License");
    you may not use this file except in compliance with the License.
    You may obtain a copy of the License at

        http://www.apache.org/licenses/LICENSE-2.0

    Unless required by applicable law or agreed to in writing, software
    distributed under the License is distributed on an "AS IS" BASIS,
    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
    See the License for the specific language governing permissions and
    limitations under the License.
*/

/**
 * @file    NUMICRO/LLD/hal_lld.c
 * @brief   NUC1xx HAL Driver subsystem low level driver source.
 *
 * @addtogroup HAL
 * @{
 */

#include "hal.h"

/*===========================================================================*/
/* Driver local definitions.                                                 */
/*===========================================================================*/

/*===========================================================================*/
/* Driver exported variables.                                                */
/*===========================================================================*/

/*===========================================================================*/
/* Driver local variables and types.                                         */
/*===========================================================================*/

#if !defined(PWRCON_VAL_OSC_XTL)

#if defined(NUMICRO_CLK_PLL_48MHz_XTL12M)
/* configure clock with external 12M crystal for 48MHz*/
#define PWRCON_VAL_OSC_XTL \
  (CLK_PWRCON_OSC22M_EN_Msk | CLK_PWRCON_XTL12M_EN_Msk)
#define PLLCON_FB_DV 30
#define PLLCON_IN_DV 0
#define PLLCON_OUT_DV 3
#define PLLCON_VAL (PLLCON_FB_DV << CLK_PLLCON_FB_DV_Pos) | \
  (PLLCON_IN_DV << CLK_PLLCON_IN_DV_Pos) | \
  (PLLCON_OUT_DV << CLK_PLLCON_OUT_DV_Pos)
#else
/* configure clock with internal 22.184MHz oscillator for ~48.06MHz */
#define PWRCON_VAL_OSC_XTL CLK_PWRCON_OSC22M_EN_Msk
#define PLLCON_FB_DV 111
#define PLLCON_IN_DV 11
#define PLLCON_OUT_DV 3
#define PLLCON_VAL (PLLCON_FB_DV << CLK_PLLCON_FB_DV_Pos) | \
  (PLLCON_IN_DV << CLK_PLLCON_IN_DV_Pos) | \
  (PLLCON_OUT_DV << CLK_PLLCON_OUT_DV_Pos) | \
  CLK_PLLCON_PLL_SRC_Msk
#endif

#endif

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

/*===========================================================================*/
/* Driver interrupt handlers.                                                */
/*===========================================================================*/

/*===========================================================================*/
/* Driver exported functions.                                                */
/*===========================================================================*/

/**
 * @brief   Low level HAL driver initialization.
 *
 * @notapi
 */
void hal_lld_init(void)
{
}

void numicro_clock_init(void)
{
#if !defined(NUMICRO_NO_CLK_INIT)
  SYS_UnlockReg(); // for NUC121

  /* enable clock sources */
  CLK->PWRCON = CLK_PWRCON_PD_WU_DLY_Msk | PWRCON_VAL_OSC_XTL;

  /* wait until clocks are stable
  if ((PWRCON_VAL_OSC_XTL & CLK_PWRCON_OSC10K_EN_Msk) != 0)
    while ((CLK->CLKSTATUS & CLK_CLKSTATUS_OSC10K_STB_Msk) == 0)
      ;
  if ((PWRCON_VAL_OSC_XTL & CLK_PWRCON_OSC22M_EN_Msk) != 0)
    while ((CLK->CLKSTATUS & CLK_CLKSTATUS_OSC22M_STB_Msk) == 0)
      ;
#if defined(CLK_PWRCON_XTL32K_EN_Msk)
  if ((PWRCON_VAL_OSC_XTL & CLK_PWRCON_XTL32K_EN_Msk) != 0)
    while ((CLK->CLKSTATUS & CLK_CLKSTATUS_XTL32K_STB_Msk) == 0)
      ;
#endif
  if ((PWRCON_VAL_OSC_XTL & CLK_PWRCON_XTL12M_EN_Msk) != 0)
    while ((CLK->CLKSTATUS & CLK_CLKSTATUS_XTL12M_STB_Msk) == 0)
      ; 
  */

  CLK_EnableXtalRC(CLK_PWRCTL_HIRCEN);
  CLK_WaitClockReady(CLK_STATUS_HIRCSTB_Msk);
  
  /* configure the PLL */
  CLK->PLLCON = PLLCON_VAL;

  while ((CLK->CLKSTATUS & CLK_CLKSTATUS_PLL_STB_Msk) == 0)
    ;

  /* Switch to internal HIRC as HCLK and Systick clock */
  //CLK->CLKSEL0 = (7 << CLK_CLKSEL0_HCLK_S_Pos) |
                 (7 << CLK_CLKSEL0_STCLK_S_Pos);
  CLK->CLKSEL0 = (CLK->CLKSEL0 & (~CLK_CLKSEL0_HCLKSEL_Msk)) | CLK_CLKSEL0_HCLKSEL_HIRC;

  LOCKREG();
#endif
}

/**
 * @}
 */
