Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_bram_ctrl_v4_1_11 -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_3 -L interrupt_control_v3_1_5 -L axi_gpio_v2_0_35 -L generic_baseblocks_v2_1_2 -L fifo_generator_v13_2_11 -L axi_data_fifo_v2_1_32 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_33 -L axi_protocol_converter_v2_1_33 -L blk_mem_gen_v8_4_9 -L axi_crossbar_v2_1_34 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_simu_behav xil_defaultlib.soc_simu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's_axi_awaddr' [N:/Study/Coding/RISC-V/lab3_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/switch_wrap.v:120]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's_axi_awaddr' [N:/Study/Coding/RISC-V/lab3_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/led_wrap.v:120]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's_axi_awaddr' [N:/Study/Coding/RISC-V/lab3_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/fpu_wrap.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 's_axi_bid' [N:/Study/Coding/RISC-V/lab3_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/axiram_wrap.v:193]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 's_axi_rid' [N:/Study/Coding/RISC-V/lab3_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/axiram_wrap.v:203]
WARNING: [VRFC 10-5021] port 's_axi_awlock' is not connected on this instance [N:/Study/Coding/RISC-V/lab3_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/soc.v:73]
WARNING: [VRFC 10-5021] port 's_axi_awlock' is not connected on this instance [N:/Study/Coding/RISC-V/lab3_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/soc.v:158]
WARNING: [VRFC 10-5021] port 's_axi_awlock' is not connected on this instance [N:/Study/Coding/RISC-V/lab3_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/soc.v:190]
WARNING: [VRFC 10-5021] port 's_axi_awlock' is not connected on this instance [N:/Study/Coding/RISC-V/lab3_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/soc.v:222]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3097]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4855]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5110]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_11.axi_bram_ctrl_funcs
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.rv_cpu_core
Compiling module xil_defaultlib.ICache
Compiling module xil_defaultlib.DCache
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.axi_master
Compiling module xil_defaultlib.cpu_top
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_carry_...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_compar...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_compar...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_compar...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_compar...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_addr_decode...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_32.axi_data_fifo_v2_1_32_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_32.axi_data_fifo_v2_1_32_axic_srl_f...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_si_transact...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_mux_en...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_si_transact...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_splitter
Compiling module axi_data_fifo_v2_1_32.axi_data_fifo_v2_1_32_axic_reg_s...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_wdata_route...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axi_r...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_32.axi_data_fifo_v2_1_32_axic_srl_f...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_addr_arbite...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_decerr_slav...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_crossbar(C_...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_axi_crossba...
Compiling module xil_defaultlib.axi_crossbar_0
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_9.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.axiram_wrap
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axi_r...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axi_r...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_a...
Compiling module xil_defaultlib.axi_protocol_converter_0
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_35.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=2...]
Compiling architecture imp of entity axi_gpio_v2_0_35.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture axi_gpio_0_arch of entity xil_defaultlib.axi_gpio_0 [axi_gpio_0_default]
Compiling module xil_defaultlib.switch_wrap
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_single_bit=0,c_mtbf_...]
Compiling architecture imp of entity axi_gpio_v2_0_35.GPIO_Core [\GPIO_Core(c_aw=9,c_all_outputs=...]
Compiling architecture imp of entity axi_gpio_v2_0_35.axi_gpio [\axi_gpio(c_family="artix7",c_al...]
Compiling architecture axi_gpio_1_arch of entity xil_defaultlib.axi_gpio_1 [axi_gpio_1_default]
Compiling module xil_defaultlib.led_wrap
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_11.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_11.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_11.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_11.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_11.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_11.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_11.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture axi_bram_ctrl_0_arch of entity xil_defaultlib.axi_bram_ctrl_0 [axi_bram_ctrl_0_default]
Compiling module xil_defaultlib.fpu
Compiling module xil_defaultlib.fpu_wrap
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.soc_simu
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_simu_behav
