

================================================================
== Vivado HLS Report for 'fibonacci'
================================================================
* Date:           Thu Nov  9 00:56:50 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        fibonacci
* Solution:       solution1
* Product family: azynq
* Target device:  xa7z010clg400-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   11|   11|   12|   12|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   10|   10|         1|          -|          -|    10|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond)
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_3 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %f0) nounwind, !map !13

ST_1: StgValue_4 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %f1) nounwind, !map !19

ST_1: StgValue_5 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %f2) nounwind, !map !23

ST_1: StgValue_6 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !27

ST_1: StgValue_7 (8)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @fibonacci_str) nounwind

ST_1: f2_read (9)  [1/1] 0.00ns
:5  %f2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f2) nounwind

ST_1: f1_read (10)  [1/1] 0.00ns
:6  %f1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f1) nounwind

ST_1: f0_read (11)  [1/1] 0.00ns
:7  %f0_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f0) nounwind

ST_1: StgValue_11 (12)  [1/1] 1.59ns  loc: SkyDrive/fib.c:7
:8  br label %1


 <State 2>: 3.10ns
ST_2: i (14)  [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_1, %2 ]

ST_2: p_s (15)  [1/1] 0.00ns  loc: SkyDrive/fib.c:8
:1  %p_s = phi i32 [ %f2_read, %0 ], [ %f2_assign, %2 ]

ST_2: f0_assign (16)  [1/1] 0.00ns  loc: SkyDrive/fib.c:8
:2  %f0_assign = phi i32 [ %f1_read, %0 ], [ %f2_assign, %2 ]

ST_2: p_0 (17)  [1/1] 0.00ns  loc: SkyDrive/fib.c:8
:3  %p_0 = phi i32 [ %f0_read, %0 ], [ %f0_assign, %2 ]

ST_2: exitcond (18)  [1/1] 3.10ns  loc: SkyDrive/fib.c:7
:4  %exitcond = icmp eq i4 %i, -6

ST_2: empty (19)  [1/1] 0.00ns
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

ST_2: i_1 (20)  [1/1] 2.35ns  loc: SkyDrive/fib.c:7
:6  %i_1 = add i4 %i, 1

ST_2: StgValue_19 (21)  [1/1] 0.00ns  loc: SkyDrive/fib.c:7
:7  br i1 %exitcond, label %3, label %2

ST_2: f2_assign (23)  [1/1] 2.90ns  loc: SkyDrive/fib.c:8
:0  %f2_assign = add nsw i32 %p_0, %f0_assign

ST_2: StgValue_21 (24)  [1/1] 0.00ns  loc: SkyDrive/fib.c:7
:1  br label %1

ST_2: StgValue_22 (26)  [1/1] 0.00ns  loc: SkyDrive/fib.c:12
:0  ret i32 %p_s



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	wire read on port 'f2' [9]  (0 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('i', SkyDrive/fib.c:7) [14]  (1.59 ns)

 <State 2>: 3.1ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', SkyDrive/fib.c:7) [14]  (0 ns)
	'icmp' operation ('exitcond', SkyDrive/fib.c:7) [18]  (3.1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
