Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : booth_mult_8bit
Version: H-2013.03-SP3
Date   : Tue Mar 26 00:51:00 2024
****************************************

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: a[0] (input port clocked by clk)
  Endpoint: prod[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  a[0] (in)                                               0.00       0.10 f
  U303/Y (INVX1)                                          0.23       0.33 r
  U387/Y (XOR2X1)                                         0.08       0.41 f
  U104/Y (AOI22X1)                                        0.04       0.45 r
  U243/Y (BUFX2)                                          0.04       0.49 r
  U176/Y (AND2X1)                                         0.03       0.52 r
  U240/Y (INVX1)                                          0.03       0.55 f
  U188/Y (AND2X1)                                         0.05       0.60 f
  add_1_root_add_0_root_add_66_3/U1_3/YC (FAX1)           0.08       0.68 f
  add_1_root_add_0_root_add_66_3/U1_4/YC (FAX1)           0.08       0.76 f
  add_1_root_add_0_root_add_66_3/U1_5/YC (FAX1)           0.08       0.85 f
  add_1_root_add_0_root_add_66_3/U1_6/YC (FAX1)           0.08       0.93 f
  add_1_root_add_0_root_add_66_3/U1_7/YC (FAX1)           0.08       1.02 f
  add_1_root_add_0_root_add_66_3/U1_8/YC (FAX1)           0.08       1.10 f
  add_1_root_add_0_root_add_66_3/U1_9/YC (FAX1)           0.08       1.19 f
  add_1_root_add_0_root_add_66_3/U1_10/YC (FAX1)          0.08       1.27 f
  add_1_root_add_0_root_add_66_3/U1_11/YC (FAX1)          0.08       1.35 f
  add_1_root_add_0_root_add_66_3/U1_12/YC (FAX1)          0.08       1.44 f
  add_1_root_add_0_root_add_66_3/U1_13/YC (FAX1)          0.08       1.52 f
  add_1_root_add_0_root_add_66_3/U1_14/YC (FAX1)          0.08       1.61 f
  add_1_root_add_0_root_add_66_3/U1_15/YS (FAX1)          0.10       1.70 r
  add_0_root_add_0_root_add_66_3/B[15] (booth_mult_8bit_DW01_add_0)
                                                          0.00       1.70 r
  add_0_root_add_0_root_add_66_3/U1_15/YS (FAX1)          0.08       1.79 f
  add_0_root_add_0_root_add_66_3/SUM[15] (booth_mult_8bit_DW01_add_0)
                                                          0.00       1.79 f
  prod[15] (out)                                          0.00       1.79 f
  data arrival time                                                  1.79

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  output external delay                                  -0.10       1.90
  data required time                                                 1.90
  --------------------------------------------------------------------------
  data required time                                                 1.90
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


1
