 -a -ls -r  -mg mega_x86 8 mega.elb mega.dbg mega.itf mega.cli mega.rep mega.ext -lc "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg" -w unimacro_ver -b unimacro_ver  -O2 -o "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\unimacro_ver" -p "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\unimacro_ver" -tmp "C:\Users\lucas\AppData\Local\Temp\26792_1815787296" "C:\Xilinx\Vivado\2019.2\data\verilog\src\unimacro\ADDMACC_MACRO.v" "C:\Xilinx\Vivado\2019.2\data\verilog\src\unimacro\ADDSUB_MACRO.v" "C:\Xilinx\Vivado\2019.2\data\verilog\src\unimacro\BRAM_SDP_MACRO.v" "C:\Xilinx\Vivado\2019.2\data\verilog\src\unimacro\BRAM_SINGLE_MACRO.v" "C:\Xilinx\Vivado\2019.2\data\verilog\src\unimacro\BRAM_TDP_MACRO.v" "C:\Xilinx\Vivado\2019.2\data\verilog\src\unimacro\COUNTER_LOAD_MACRO.v" "C:\Xilinx\Vivado\2019.2\data\verilog\src\unimacro\COUNTER_TC_MACRO.v" "C:\Xilinx\Vivado\2019.2\data\verilog\src\unimacro\EQ_COMPARE_MACRO.v" "C:\Xilinx\Vivado\2019.2\data\verilog\src\unimacro\FIFO_DUALCLOCK_MACRO.v" "C:\Xilinx\Vivado\2019.2\data\verilog\src\unimacro\FIFO_SYNC_MACRO.v" "C:\Xilinx\Vivado\2019.2\data\verilog\src\unimacro\MACC_MACRO.v" "C:\Xilinx\Vivado\2019.2\data\verilog\src\unimacro\MULT_MACRO.v"   -v2k5  -u "C:\Aldec\Active-HDL-Student-Edition\bin/systf" 