

================================================================
== Vivado HLS Report for 'toThreshold_Threshold_1080_1920_0_0_s'
================================================================
* Date:           Fri Jun 26 18:10:39 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        threshold_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.77|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2076841|    1|  2076841|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2076840| 3 ~ 1923 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1920|         2|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	5  / (exitcond)
	4  / (!exitcond)
4 --> 
	3  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_6 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_V, [8 x i8]* @str228, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str229, [1 x i8]* @str229, [8 x i8]* @str228)

ST_1: stg_7 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_V, [8 x i8]* @str224, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str225, [1 x i8]* @str225, [8 x i8]* @str224)

ST_1: dst_cols_V_read_1 [1/1] 0.00ns
:2  %dst_cols_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %dst_cols_V_read)

ST_1: dst_rows_V_read_1 [1/1] 0.00ns
:3  %dst_rows_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %dst_rows_V_read)

ST_1: src_cols_V_read2 [1/1] 0.00ns
:4  %src_cols_V_read2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %src_cols_V_read)

ST_1: src_rows_V_read1 [1/1] 0.00ns
:5  %src_rows_V_read1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %src_rows_V_read)

ST_1: stg_12 [1/1] 1.57ns
:6  br label %._crit_edge168


 <State 2>: 2.14ns
ST_2: p_s [1/1] 0.00ns
._crit_edge168:0  %p_s = phi i11 [ %i_V, %3 ], [ 0, %0 ]

ST_2: p_cast [1/1] 0.00ns
._crit_edge168:1  %p_cast = zext i11 %p_s to i12

ST_2: exitcond3 [1/1] 2.14ns
._crit_edge168:2  %exitcond3 = icmp eq i12 %p_cast, %dst_rows_V_read_1

ST_2: stg_16 [1/1] 0.00ns
._crit_edge168:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)

ST_2: i_V [1/1] 1.84ns
._crit_edge168:4  %i_V = add i11 %p_s, 1

ST_2: stg_18 [1/1] 0.00ns
._crit_edge168:5  br i1 %exitcond3, label %4, label %1

ST_2: stg_19 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1819) nounwind

ST_2: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1819)

ST_2: stg_21 [1/1] 1.57ns
:2  br label %2

ST_2: stg_22 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.14ns
ST_3: p_3 [1/1] 0.00ns
:0  %p_3 = phi i11 [ 0, %1 ], [ %j_V, %.critedge ]

ST_3: p_3_cast [1/1] 0.00ns
:1  %p_3_cast = zext i11 %p_3 to i12

ST_3: exitcond [1/1] 2.14ns
:2  %exitcond = icmp eq i12 %p_3_cast, %dst_cols_V_read_1

ST_3: stg_26 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)

ST_3: j_V [1/1] 1.84ns
:4  %j_V = add i11 %p_3, 1

ST_3: stg_28 [1/1] 0.00ns
:5  br i1 %exitcond, label %3, label %.critedge


 <State 4>: 6.77ns
ST_4: stg_29 [1/1] 0.00ns
.critedge:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1820) nounwind

ST_4: tmp_83 [1/1] 0.00ns
.critedge:1  %tmp_83 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1820)

ST_4: stg_31 [1/1] 0.00ns
.critedge:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_84 [1/1] 0.00ns
.critedge:3  %tmp_84 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1826)

ST_4: stg_33 [1/1] 0.00ns
.critedge:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp [1/1] 1.70ns
.critedge:5  %tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_V)

ST_4: empty [1/1] 0.00ns
.critedge:6  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1826, i32 %tmp_84)

ST_4: tmp_37 [1/1] 2.00ns
.critedge:7  %tmp_37 = icmp ult i8 %tmp, -75

ST_4: tmp_36 [1/1] 1.37ns
.critedge:8  %tmp_36 = select i1 %tmp_37, i8 -1, i8 0

ST_4: tmp_85 [1/1] 0.00ns
.critedge:9  %tmp_85 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1824)

ST_4: stg_39 [1/1] 0.00ns
.critedge:10  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: stg_40 [1/1] 1.70ns
.critedge:11  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_V, i8 %tmp_36)

ST_4: empty_89 [1/1] 0.00ns
.critedge:12  %empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1824, i32 %tmp_85)

ST_4: empty_90 [1/1] 0.00ns
.critedge:13  %empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1820, i32 %tmp_83)

ST_4: stg_43 [1/1] 0.00ns
.critedge:14  br label %2


 <State 5>: 0.00ns
ST_5: empty_91 [1/1] 0.00ns
:0  %empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1819, i32 %tmp_s)

ST_5: stg_45 [1/1] 0.00ns
:1  br label %._crit_edge168



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x111b94f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1119c690; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x1119c9f0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x111cec10; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x111cee50; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x11196390; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_6             (specinterface    ) [ 000000]
stg_7             (specinterface    ) [ 000000]
dst_cols_V_read_1 (read             ) [ 001111]
dst_rows_V_read_1 (read             ) [ 001111]
src_cols_V_read2  (read             ) [ 000000]
src_rows_V_read1  (read             ) [ 000000]
stg_12            (br               ) [ 011111]
p_s               (phi              ) [ 001000]
p_cast            (zext             ) [ 000000]
exitcond3         (icmp             ) [ 001111]
stg_16            (speclooptripcount) [ 000000]
i_V               (add              ) [ 011111]
stg_18            (br               ) [ 000000]
stg_19            (specloopname     ) [ 000000]
tmp_s             (specregionbegin  ) [ 000111]
stg_21            (br               ) [ 001111]
stg_22            (ret              ) [ 000000]
p_3               (phi              ) [ 000100]
p_3_cast          (zext             ) [ 000000]
exitcond          (icmp             ) [ 001111]
stg_26            (speclooptripcount) [ 000000]
j_V               (add              ) [ 001111]
stg_28            (br               ) [ 000000]
stg_29            (specloopname     ) [ 000000]
tmp_83            (specregionbegin  ) [ 000000]
stg_31            (specpipeline     ) [ 000000]
tmp_84            (specregionbegin  ) [ 000000]
stg_33            (specprotocol     ) [ 000000]
tmp               (read             ) [ 000000]
empty             (specregionend    ) [ 000000]
tmp_37            (icmp             ) [ 000000]
tmp_36            (select           ) [ 000000]
tmp_85            (specregionbegin  ) [ 000000]
stg_39            (specprotocol     ) [ 000000]
stg_40            (write            ) [ 000000]
empty_89          (specregionend    ) [ 000000]
empty_90          (specregionend    ) [ 000000]
stg_43            (br               ) [ 001111]
empty_91          (specregionend    ) [ 000000]
stg_45            (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst_rows_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst_cols_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dst_data_stream_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str228"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str229"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str224"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str225"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1819"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1820"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1826"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1824"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="dst_cols_V_read_1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="12" slack="0"/>
<pin id="72" dir="0" index="1" bw="12" slack="0"/>
<pin id="73" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_cols_V_read_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="dst_rows_V_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="12" slack="0"/>
<pin id="78" dir="0" index="1" bw="12" slack="0"/>
<pin id="79" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_rows_V_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="src_cols_V_read2_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="12" slack="0"/>
<pin id="84" dir="0" index="1" bw="12" slack="0"/>
<pin id="85" dir="1" index="2" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_cols_V_read2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="src_rows_V_read1_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="12" slack="0"/>
<pin id="90" dir="0" index="1" bw="12" slack="0"/>
<pin id="91" dir="1" index="2" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_rows_V_read1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="stg_40_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="0" index="2" bw="8" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_40/4 "/>
</bind>
</comp>

<comp id="107" class="1005" name="p_s_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="11" slack="1"/>
<pin id="109" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="p_s_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="0"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="1" slack="1"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="p_3_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="1"/>
<pin id="120" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_3 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_3_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="11" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_3/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_cast_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="0"/>
<pin id="132" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="exitcond3_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="11" slack="0"/>
<pin id="136" dir="0" index="1" bw="12" slack="1"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_V_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="11" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_3_cast_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="11" slack="0"/>
<pin id="147" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_3_cast/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="exitcond_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="11" slack="0"/>
<pin id="151" dir="0" index="1" bw="12" slack="2"/>
<pin id="152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="j_V_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="11" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_37_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_37/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_36_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_36/4 "/>
</bind>
</comp>

<comp id="175" class="1005" name="dst_cols_V_read_1_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="12" slack="2"/>
<pin id="177" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="dst_cols_V_read_1 "/>
</bind>
</comp>

<comp id="180" class="1005" name="dst_rows_V_read_1_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="12" slack="1"/>
<pin id="182" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="dst_rows_V_read_1 "/>
</bind>
</comp>

<comp id="185" class="1005" name="exitcond3_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="189" class="1005" name="i_V_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="11" slack="0"/>
<pin id="191" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="194" class="1005" name="exitcond_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="198" class="1005" name="j_V_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="11" slack="0"/>
<pin id="200" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="56" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="68" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="121"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="111" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="111" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="122" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="122" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="94" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="60" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="62" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="64" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="174"><net_src comp="166" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="178"><net_src comp="70" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="183"><net_src comp="76" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="188"><net_src comp="134" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="139" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="197"><net_src comp="149" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="154" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="122" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_data_stream_V | {4 }
  - Chain level:
	State 1
	State 2
		p_cast : 1
		exitcond3 : 2
		i_V : 1
		stg_18 : 3
	State 3
		p_3_cast : 1
		exitcond : 2
		j_V : 1
		stg_28 : 3
	State 4
		empty : 1
		tmp_36 : 1
		stg_40 : 2
		empty_89 : 1
		empty_90 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       exitcond3_fu_134       |    0    |    14   |
|   icmp   |        exitcond_fu_149       |    0    |    14   |
|          |         tmp_37_fu_160        |    0    |    8    |
|----------|------------------------------|---------|---------|
|    add   |          i_V_fu_139          |    0    |    11   |
|          |          j_V_fu_154          |    0    |    11   |
|----------|------------------------------|---------|---------|
|  select  |         tmp_36_fu_166        |    0    |    1    |
|----------|------------------------------|---------|---------|
|          | dst_cols_V_read_1_read_fu_70 |    0    |    0    |
|          | dst_rows_V_read_1_read_fu_76 |    0    |    0    |
|   read   |  src_cols_V_read2_read_fu_82 |    0    |    0    |
|          |  src_rows_V_read1_read_fu_88 |    0    |    0    |
|          |        tmp_read_fu_94        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |      stg_40_write_fu_100     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |         p_cast_fu_130        |    0    |    0    |
|          |        p_3_cast_fu_145       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    59   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|dst_cols_V_read_1_reg_175|   12   |
|dst_rows_V_read_1_reg_180|   12   |
|    exitcond3_reg_185    |    1   |
|     exitcond_reg_194    |    1   |
|       i_V_reg_189       |   11   |
|       j_V_reg_198       |   11   |
|       p_3_reg_118       |   11   |
|       p_s_reg_107       |   11   |
+-------------------------+--------+
|          Total          |   70   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   59   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   70   |    -   |
+-----------+--------+--------+
|   Total   |   70   |   59   |
+-----------+--------+--------+
