# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../spi.sv" \
"../../../../../../spi_rx.sv" \
"../../../../../../spi_tx.sv" \
"../../../../../../../../tb_design/tb_spi/tb_spi.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
