[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of DS90UB928QSQ/NOPB production of TEXAS INSTRUMENTS from the text:PDB  \n100Q STP Cable\nPASS OSS_SEL\nMAPSELLOCKRGB Style Display InterfaceLVDS Display\n720p or\nGraphic \nProcessor\n DS90UB927Q\nSerializerDS90UB928Q\nDeserializerFPD-Link III \n1 Pair/AC Coupled\nLFMODEVDDIO \n(1.8V or 3.3V) FPD-Link\n(OpenLDI)\nCMFFPD-Link\nRxIN1+/-\nRxCLKIN+/-RxIN2+/-\nRxIN0+/-RxIN3+/-\nTxOUT1+/-\nTxCLKOUT+/-TxOUT2+/-\nTxOUT0+/-TxOUT3+/-VDDIO \n(1.8V or 3.3V) \nSDA\nIDxSCLHOST\nGraphics\nProcessorDOUT+\nDOUT-RIN+\nRIN-\nSDA\nIDxSCLI2S AUDIO \n(Surround)\nMCLK6 I2S AUDIO \n(Surround)6CMFOEN\nPDB\nREPEAT\nBACKWDVDD33 \n(3.3V) VDD33 \n(3.3V) \nREPEAT\nBISTEN\nMODE_SELMAPSEL\nLFMODE\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016\nDS90UB928Q-Q1 5MHzto85MHz24-bitColorFPD-Link IIItoFPD-Link Deserializer With\nBidirectional Control Channel\n11Features\n1•Qualified forAutomotive Applications AEC-Q100\n–Device Temperature Grade 2:-40°Cto+105 °C\nAmbient Operating Temperature Range\n–Device HBM ESD Classification Level ±8kV\n–Device CDM ESD Classification Level C6\n•Bidirectional Control Channel Interface with I2C\nCompatible Serial Control Bus\n•Low EMI FPD-Link Video Output\n•Supports High Definition (720p) Digital Video\n•RGB888 +VS,HS,DEandI2SAudio Supported\n•5MHz to85MHz Pixel Clock Support\n•Upto4I2SDigital Audio Outputs forSurround\nSound Applications\n•4Bidirectional GPIO Channels with 2Dedicated\nPins\n•Single 3.3Vsupply with 1.8Vor3.3V\nCompatible LVCMOS I/OInterface\n•AC-Coupled STP Interconnect Upto10Meters\n•DC-Balanced andScrambled Data with\nEmbedded Clock\n•Adaptive Cable Equalization\n•Image Enhancement (White Balance &Dithering)\nandInternal Pattern Generation\n•Backward Compatible Modes2Applications\n•Automotive Displays forNavigation\n•Rear Seat Entertainment Systems\n•Automotive Driver Assistance\n•Automotive Megapixel Camera Systems\n3Description\nThe DS90UB928Q-Q1 deserializer, inconjunction\nwith aDS90UB925Q-Q1 or DS90UB927Q-Q1\nserializer, provides asolution fordistribution ofdigital\nvideo and audio within automotive infotainment\nsystems. The device converts ahigh-speed serialized\ninterface with anembedded clock, delivered over a\nsingle signal pair (FPD-Link III), tofour LVDS\ndata/control streams, one LVDS clock pair (OpenLDI\n(FPD-Link)) ,and I2S audio data. The serial bus\nscheme, FPD-Link III,supports high-speed forward\nchannel data transmission and low-speed fullduplex\nback channel communication over asingle differential\nlink. Consolidation ofaudio, video data and control\nover asingle differential pairreduces theinterconnect\nsize and weight, while also eliminating skew issues\nandsimplifying system design.\nAdaptive input equalization oftheserial input stream\nprovides compensation for transmission medium\nlosses and deterministic jitter. EMI isminimized by\ntheuseoflowvoltage differential signaling.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nDS90UB928Q-Q1 WQFN (48) 7.00 mmx7.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\n4Application Diagram\n2DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Application Diagram .............................................. 1\n5Revision History ..................................................... 2\n6PinConfiguration andFunctions ......................... 4\n7Specifications ......................................................... 7\n7.1 Absolute Maximum Ratings ..................................... 7\n7.2 ESD Ratings .............................................................. 7\n7.3 Recommended Operating Conditions ....................... 7\n7.4 Thermal Information .................................................. 8\n7.5 DCElectrical Characteristics .................................... 9\n7.6 ACElectrical Characteristics ................................... 11\n7.7 Timing Requirements fortheSerial Control Bus....12\n7.8 Timing Requirements .............................................. 12\n7.9 DCandACSerial Control Bus Characteristics ....... 13\n7.10 Typical Characteristics .......................................... 17\n8Detailed Description ............................................ 18\n8.1 Overview ................................................................. 18\n8.2 Functional Block Diagram ....................................... 18\n8.3 Feature Description ................................................. 198.4 Device Functional Modes ........................................ 31\n8.5 Programming ........................................................... 38\n8.6 Register Maps ......................................................... 39\n9Application andImplementation ........................ 55\n9.1 Application Information ............................................ 55\n9.2 Typical Application .................................................. 55\n9.3 AVMute Prevention ................................................ 58\n9.4 OEN Toggling Limitation ......................................... 58\n10Power Supply Recommendations ..................... 58\n10.1 Power UpRequirements andPDB Pin................. 58\n11Layout ................................................................... 60\n11.1 Layout Guidelines ................................................. 60\n11.2 Layout Example .................................................... 61\n12Device andDocumentation Support ................. 63\n12.1 Documentation Support ........................................ 63\n12.2 Receiving Notification ofDocumentation Updates 63\n12.3 Community Resources .......................................... 63\n12.4 Trademarks ........................................................... 63\n12.5 Electrostatic Discharge Caution ............................ 63\n12.6 Glossary ................................................................ 63\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 63\n5Revision History\nChanges from Revision B(January 2015) toRevision C Page\n•Added "OpenLDI ".................................................................................................................................................................. 1\n•Added AVMute Prevention section. ...................................................................................................................................... 2\n•Added OEN Toggling Limitation. ........................................................................................................................................... 2\n•Changed theshared function. ............................................................................................................................................... 4\n•Added theshared function ..................................................................................................................................................... 5\n•Changed Pinname .............................................................................................................................................................. 11\n•Added Input Jitter specification. ........................................................................................................................................... 11\n•Added I2SSet-up Time. ...................................................................................................................................................... 12\n•Added I2SHold Time. ......................................................................................................................................................... 12\n•Added Read Register atthefirststep. ................................................................................................................................ 26\n•Changed theupdated GPIO Configuration table. ................................................................................................................ 27\n•Changed toonetenth ofResistor value ............................................................................................................................... 33\n•Changed andswapped IDEAL RATIO andIDEAL VR2 values. .......................................................................................... 38\n•Changed toonetenth ofResistor value ............................................................................................................................... 38\n•Changed andRevised data to0x01 ..................................................................................................................................... 45\n•Changed andrevised GPIO Direction description. .............................................................................................................. 47\n•Changed andrevised Register Type toRWfrom R............................................................................................................ 48\n•Added anddisclosed Link Error Count Register. ................................................................................................................ 51\n•Added anddisclosed LVDS Setting Register. ..................................................................................................................... 52\n•Changed andrevised Register Address. ............................................................................................................................. 54\n•Added AVMute Prevention section. .................................................................................................................................... 58\n•Added OEN Toggling Limitation. ......................................................................................................................................... 58\n•Changed andupdated Power-Up Requirements andPDB. ................................................................................................. 58\n3DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedRevision History (continued)\nChanges from Revision A(April 2013) toRevision B Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section .................................................................................................. 1\n38\n39\n40\n41\n42\n43\n44\n45\n46\n47\n48\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n1224\n23\n22\n21\n20\n19\n18\n17\n16\n15\n14\n1336\n35\n34\n33\n32\n31\n30\n29\n28\n27\n26\n25\nDS90UB928Q-Q1\nTOP VIEW\nDAP = GND\nCAPLV12\nBISTC/INTB_IN\nCAPR12CMFRIN-VDD33_A\nTxOUT3-\nGPIO1/SDOUTTxCLKOUT-TxOUT2+TxOUT1+TxOUT1-\nRIN+\nCMLOUTP\nCMLOUTN\nIDxTxOUT3+\nGPIO0/SWCTxCLKOUT+TxOUT2-PDB\nI2S_WC/GPIO_REG7\nMCLKOSS_SEL\nRES1\nOEN\nBISTENVDD33_B LOCKI2S_CLK/GPIO_REG8I2S_DA/GPIO_REG6\nPASSI2S_DB/GPIO_REG5\nSDA\nSCL\nVDDIO37\nCAPP12\nCAPL12CAPI2S\nLFMODE\nTxOUT0+TxOUT0-RES0\nI2S_DC/GPIO2\nI2S_DD/GPIO3 CAPLV25\nMODE_SEL\nMAPSEL\n4DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated6PinConfiguration andFunctions\nRHS Package\n48-Pin WQFN\nTopView\nPinFunctions\nPIN\nI/O,TYPE DESCRIPTION\nNAME NO.\nFPD-LINK OUTPUT INTERFACE\nTxCLKOUT- 18 O,LVDS Inverting LVDS Clock Output\nThe pairrequires external 100Ωdifferential termination forstandard LVDS levels\nTxCLKOUT+ 17 O,LVDS True LVDS Clock Output\nThe pairrequires external 100Ωdifferential termination forstandard LVDS levels\nTxOUT[3:0]- 16,20,22,\n24O,LVDS Inverting LVDS Data Outputs\nEach pairrequires external 100Ωdifferential termination forstandard LVDS levels\nTxOUT[3:0]+ 15,19,21,\n23O,LVDS True LVDS Data Outputs\nEach pairrequires external 100Ωdifferential termination forstandard LVDS levels\nLVCMOS INTERFACE\nGPIO[1:0] 13,14 I/O,LVCMOS\nwith pulldownGeneral Purpose IO\nShared with SDOUT, SWC\nGPIO[3:2] 36,37 I/O,LVCMOS\nwith pulldownGeneral Purpose I/O\nShared with I2S_DA I2S_WC\n5DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nI/O,TYPE DESCRIPTION\nNAME NO.\nGPIO_REG[8\n:5]8,10,7,3 I/O,LVCMOS\nwith pulldownGeneral Purpose I/O,register access only\nShared with I2S_CLK, I2S_WC, I2S_DA, I2S_DB\nI2S_DA\nI2S_DB\nI2S_DC\nI2S_DD7\n3\n37\n36O,LVCMOS Digital Audio Interface I2SData Outputs\nShared with GPIO_REG6, GPIO_REG5, GPIO2, GPIO3\nINTB_IN 43 I,LVCMOS\nwith pulldownInterrupt Input\nShared with BISTC\nMCLK\nI2S_WC\nI2S_CLK11\n10\n8O,LVCMOS Digital Audio Interface I2SMaster Clock, Word Clock andI2SBitClock Outputs\nI2S_WC andI2S_CLK areshared with GPIO_REG7 andGPIO_REG8\nSDOUT\nSWC13,14 I/O,LVCMOS\nwith pulldownAuxiliary Digital Audio Interface I2SData Output andWord Clock\nShared with GPIO1 andGPIO0\nCONTROL AND CONFIGURATION\nBISTC 43 I,LVCMOS\nwith pulldownBIST Clock Select\nShared with INTB_IN\nRequires a10kΩpullup ifsetHIGH\nBISTEN 9 I,LVCMOS\nwith pulldownBIST Enable\nRequires a10kΩpullup ifsetHIGH\nIDx 12 I,Analog I2CAddress Select\nExternal pullup toVDD33 isrequired under allconditions. DONOT FLOAT.\nConnect toexternal pullup toVDD33 andpulldown toGND tocreate avoltage divider.\nSee Table 7\nLFMODE 32 I,LVCMOS\nwith pulldownLow Frequency Mode Select\nLFMODE =0,15MHz≤TxCLKOUT ≤85MHz (Default)\nLFMODE =1,5MHz≤TxCLKOUT <15MHz\nRequires a10kΩpullup ifsetHIGH\nMAPSEL 26 I,LVCMOS\nwith pulldownFPD-Link Output Map Select\nMAPSEL =0,LSBs onTxOUT3 ±(Default)\nMAPSEL =1,MSBs onTxOUT3 ±\nRequires a10kΩpullup ifsetHIGH\nMODE_SEL 48 I,Analog Device Configuration Select\nConfigures Backwards Compatibility (BKWD), Repeater (REPEAT), I2S4-channel (I2S_B),\nandLong Cable (LCBL) modes\nConnect toexternal pullup toVDD33 andpulldown toGND resistors tocreate avoltage\ndivider. DONOT FLOAT\nSee Table 6\nOEN 30 I,LVCMOS\nwith pulldownOutput Enable\nRequires a10kΩpullup ifsetHIGH\nSee Table 5\nOSS_SEL 35 I,LVCMOS\nwith pulldownOutput Sleep State Select\nRequires a10kΩpullup ifsetHIGH\nSee Table 5\nPDB 1 I,LVCMOS Power-down Mode Input Pin\nMust bedriven orpulled uptoVDD33.Refer toPower UpRequirements andPDB PinPower\nUpRequirements andPDB Pinin.\nPDB =H,device isenabled (normal operation)\nPDB =L,device ispowered down\nWhen thedevice isinthepowered down state, theLVDS andLVCMOS outputs aretri-state,\nthePLL isshutdown, andIDDisminimized. Control Registers areRESET .\nSCL 5 I/O,Open\nDrainI2CClock Input/Output Interface\nMust have anexternal pullup toVDD33.DONOT FLOAT\nRecommended pullup: 4.7kΩ\nSDA 4 I/O,Open\nDrainI2CData Input/Output Interface\nMust have anexternal pullup toVDD33.DONOT FLOAT\nRecommended pullup: 4.7kΩ\nSTATUS\n6DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nI/O,TYPE DESCRIPTION\nNAME NO.\n(1) The VDD(VDD33 andVDDIO)supply ramp should befaster than 1.5mswith amonotonic rise.LOCK 27 O,LVCMOS LOCK Status Output\n0:PLL isunlocked, I2S, GPIO, TxOUT[3:0] ±,andTxCLKOUT ±areidlewith output states\ncontrolled byOEN andOSS_SEL. May beused toindicate Link Status orDisplay Enable.\n1:PLL islocked, outputs areactive with output states controlled byOEN andOSS_SEL\nRoute totestpoint orpad(Recommended). Float ifunused.\nPASS 28 O,LVCMOS PASS Status Output\n0:One ormore errors were detected inthereceived BIST payload (BIST Mode)\n1:Error-free transmission (BIST Mode)\nRoute totestpoint orpad(Recommended). Float ifunused.\nFPD-LINK IIISERIAL INTERFACE\nCMF 42 Analog Common Mode Filter\nRequires a0.1µFcapacitor toGND\nCMLOUTN 45 O,LVDS Inverting Loop-through Driver Output\nMonitor point forequalized forward channel differential signal. Connect a100Ωresistor\nbetween CMLOUTN andCMLOUTP pins tomonitor.\nCMLOUTP 44 O,LVDS True Loop-through Driver Output\nMonitor point forequalized forward channel differential signal. Connect a100Ωresistor\nbetween CMLOUTN andCMLOUTP pins tomonitor.\nRIN- 41 I/O,LVDS FPD-Link IIIInverting Input\nThe output must beAC-coupled with a0.1µFcapacitor. This pinhas100Ω(typ.) internal\ntermination between RIN- andRIN+ pins.\nRIN+ 40 I/O,LVDS FPD-Link IIITrue Input\nThe output must beAC-coupled with a0.1µFcapacitor. This pinhas100Ω(typ.) internal\ntermination between RIN- andRIN+ pins.\nPOWER AND GROUND(1)\nGND DAP Ground Large metal contact atthebottom center ofthedevice package\nConnect totheground plane (GND) with atleast 9vias\nVDD33_A\nVDD33_B38\n31Power 3.3VPower toon-chip regulator\nEach pinrequires a4.7µFcapacitor toGND\nVDDIO 6 Power 1.8V/3.3 VLVCMOS I/OPower\nRequires a4.7µFcapacitor toGND\nREGULATOR CAPACITOR\nCAPI2S\nCAPLV25\nCAPLV12\nCAPR12\nCAPP122\n25\n29\n46\n47CAP Decoupling capacitor connection foron-chip regulator\nEach requires a4.7µFdecoupling capacitor toGND\nCAPL12 33 CAP Decoupling capacitor connection foron-chip regulator\nRequires two4.7µFdecoupling capacitors toGND\nOTHER\nRES[1:0] 39,34 GND Reserved\nConnect toGND\n7DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Forsoldering specifications, seeproduct folder atwww.ti.com andSNOA549 .\n(3) The DS90UB928Q-Q1V DD33 andVDDIO voltages require aspecific ramp rate during power up.The power supply ramp time must beless\nthan 1.5mswith amonotonic rise.7Specifications\n7.1 Absolute Maximum Ratings(1)(2)\nMIN MAX UNIT\nSupply Voltage –VDD33(3)−0.3 4 V\nSupply Voltage –VDDIO(3)−0.3 4 V\nLVCMOS I/OVoltage−0.3(VDDIO +\n0.3)V\nDeserializer Input Voltage −0.3 2.75 V\nJunction Temperature 150 °C\nStorage temperature, Tstg −65 150 °C\n(1) AEC Q100-002 indicates HBM stressing isdone inaccordance with theANSI/ESDA/JEDEC JS-001 specification.7.2 ESD Ratings\nVALUE UNIT\nV(ESD)Electrostatic\ndischargeHuman body model (HBM), perAEC Q100-002, allpins(1)±8000 V\nCharged device model (CDM), perAEC Q100-011, allpins ±1250 V\nMachine model (MM) ±250 V\n(IEC, powered-up only)\nRD=330Ω,CS=150pFAirDischarge (Pins 40,41,44,and45) ±15000 V\nContact Discharge (Pins 40,41,44,and45) ±8000 V\n(ISO10605)\nRD=330Ω,CS=150pFAirDischarge (Pins 40,41,44,and45) ±15000 V\nContact Discharge (Pins 40,41,44,and45) ±8000 V\n(ISO10605)\nRD=2kΩ,CS=150pFor\n330pFAirDischarge (Pins 40,41,44,and45) ±15000 V\nContact Discharge (Pins 40,41,44,and45)±8000V\n(1) The DS90UB928Q-Q1V DD33 andVDDIO voltages require aspecific ramp rate during power up.The power supply ramp time must beless\nthan 1.5mswith amonotonic rise.\n(2) VDDIO should notexceed VDD33 bymore than 300mV(VDDIO <VDD33 +0.3V).\n(3) Supply noise testing was done with minimum capacitors onthePCB. Asinusoidal signal isAC-coupled totheVDD33 andVDDIO supplies\nwith amplitude >100mVp-p measured atthedevice VDD33 andVDDIO pins. Biterror rate testing ofinput totheSerandoutput ofthe\nDes with 10meter cable shows noerror when thenoise frequency ontheSerisless than 50MHz. The Des ontheother hand shows no\nerror when thenoise frequency isless than 50MHz.7.3 Recommended Operating Conditions\nMIN NOM MAX UNIT\nSupply Voltage (VDD33)(1)3 3.3 3.6 V\nLVCMOS Supply Voltage (VDDIO)(1)(2)Connect VDDIO to3.3Vanduse3.3VIOs 3 3.3 3.6 V\nConnect VDDIO to1.8Vanduse1.8VIOs 1.71 1.8 1.89 V\nOperating Free Air\nTemperature (TA)−40 25 105 °C\nPCLK Frequency (out ofTxCLKOUT ±) 5 85 MHz\nSupply Noise(3)100 mVP-P\n8DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.4 Thermal Information\nTHERMAL METRIC(1)DS90UB928Q-Q1\nUNIT RHS (WQFN)\n48PINS\nRθJA Junction-to-ambient thermal resistance 26.4 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 4.4 °C/W\nRθJB Junction-to-board thermal resistance 4.3 °C/W\nψJT Junction-to-top characterization parameter 0.1 °C/W\nψJB Junction-to-board characterization parameter 4.3 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 0.8 °C/W\n9DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated(1) TheElectrical Characteristics tables listensured specifications under thelisted Recommended Operating Conditions except as\notherwise modified orspecified bytheElectrical Characteristics conditions and/or notes. Typical specifications areestimations only and\narenotensured.\n(2) Typical values represent most likely parametric norms atVDD33 =3.3V,VDDIO =1.8Vor3.3V,TA=25°C,andattheRecommended\nOperating Conditions atthetime ofproduct characterization andarenotensured.\n(3) Current intodevice pins isdefined aspositive. Current outofadevice pinisdefined asnegative. Voltages arereferenced toground\nexcept VODandΔVOD,which aredifferential voltages.\n(4) PDB isspecified to3.3VLVCMOS only andmust bedriven orpulled uptoVDD33 ortoVDDIO≥3.0V.\n(5) IOSisnotspecified foranindefinite period oftime. Donothold inshort circuit formore than 500msorpart damage may result.7.5 DCElectrical Characteristics\nOver recommended operating supply andtemperature ranges unless otherwise specified.(1)(2)(3)\nPARAMETER TEST CONDITIONS PIN/FREQ. MIN TYP MAX UNIT\n3.3VLVCMOS I/O\nVIH High Level Input Voltage\nVDDIO =3.0Vto3.6VGPIO[3:0],\nREG_GPIO[8:\n5],LFMODE,\nMAPSEL,\nBISTEN,\nBISTC,\nINTB_IN,\nOEN,\nOSS_SEL2.0 VDDIO V\nVIL Low Level Input Voltage GND 0.8 V\nIIN Input Current VIN=0VorVIN=3.0Vto3.6V −10 ±1 +10μA\nVIH High Level Input Voltage\n(4)PDB2.0 VDDIO V\nVIL Low Level Input Voltage GND 0.7 V\nIIN Input CurrentVIN=0VorVIN=3.0Vto3.6V\n(4) −10 ±1 +10μA\nVOH HIGH Level Output Voltage IOH=-4mA GPIO[3:0],\nREG_GPIO[8:\n5],MCLK,\nI2S_WC,\nI2S_CLK,\nI2S_D[A:D],\nLOCK, PASS2.4 VDDIO V\nVOL LOW Level Output Voltage IOL=+4mA 0 0.4 V\nIOS Output Short Circuit Current VOUT=0V(5)−55 mA\nIOZ Tri-state Output Current VOUT=0VorVDDIO,PDB =L −20 +20μA\n10DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedDCElectrical Characteristics (continued)\nOver recommended operating supply andtemperature ranges unless otherwise specified.(1)(2)(3)\nPARAMETER TEST CONDITIONS PIN/FREQ. MIN TYP MAX UNIT\n1.8VLVCMOS I/O\nVIH High Level Input Voltage\nVDDIO =1.71 Vto1.89 VGPIO[3:0],\nREG_GPIO[8:\n5],LFMODE,\nMAPSEL,\nBISTEN,\nBISTC,\nINTB_IN,\nOEN,\nOSS_SEL0.65 *\nVDDIOVDDIO V\nVIL Low Level Input Voltage 00.35 *\nVDDIOV\nIIN Input CurrentVIN=0VorVIN=1.71 Vto\n1.89 V-10 10μA\nVOH HIGH Level Output Voltage IOH=-4mAGPIO[3:0],\nREG_GPIO[8:\n5],MCLK,\nI2S_WC,\nI2S_CLK,\nI2S_D[A:D],\nLOCK, PASSVDDIO -\n0.45VDDIO V\nVOL LOW Level Output Voltage IOL=+4mA 0 0.45 V\nIOS Output Short Circuit Current VOUT=0V(5)-35 mA\nIOZ TRI-STATE ®Output Current VOUT=0VorVDDIO,PDB =L, -20 20μA\nFPD-LINK (OpenLDI) LVDS OUTPUT\nVODOutput Voltage Swing (single-\nended)Register 0x4B[1:0] =b\'00\nRL=100Ω\nTxCLK ±,\nTxOUT[3:0] ±140 200 300\nmV\nRegister 0x4B[1:0] =b\'01\nRL=100Ω220 300 380\nVODp-p Differential Output VoltageRegister 0x4B[1:0] =b\'00\nRL=100Ω400\nmV\nRegister 0x4B[1:0] =b\'01\nRL=100Ω600\nΔVOD Output Voltage Unbalance RL=100Ω 1 50 mV\nVOS Common Mode Voltage 1.125 1.25 1.375 V\nΔVOS Offset Voltage Unbalance 1 50 mV\nIOS Output Short Circuit Current VOUT=GND -5 mA\nIOZ Output TRI-STATE ®CurrentOEN =GND, VOUT=VDDIO or\nGND, 0.8V≤VIN≤1.6V-500 500μA\nFPD-LINK IIIRECEIVER\nVTH Input Threshold High\nVCM=2.1V(Internal VBIAS)\nRIN±50 mV\nVTL Input Threshold Low -50 mV\nVID Input Differential Threshold 100 mV\nVCM Common-mode Voltage 2.1 V\nRTInternal Termination Resistance\n(Differential)80 100 120Ω\nSUPPLY CURRENT\nIDD1\nSupply Current\nRL=100Ω,\nPCLK =85MHzCheckerboard PatternVDD33=3.6V 190 250 mA\nIDDIO1VDDIO =3.6V 0.1 1 mA\nVDDIO =1.89 V 0.1 1 mA\nIDD2\nRandom PatternVDD33=3.6V 185 mA\nIDDIO2VDDIO =3.6V 0.1 mA\nVDDIO =1.89 V 0.1 mA\nIDDZ\nSupply Current —Power DownPDB =0V,Allother LVCMOS\ninputs =0VVDD33 =3.6V 3 8 mA\nIDDIOZVDDIO =3.6V 100 500μA\nVDDIO =1.89 V 50 250μA\n11DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated(1) TheElectrical Characteristics tables listensured specifications under thelisted Recommended Operating Conditions except as\notherwise modified orspecified bytheElectrical Characteristics conditions and/or notes. Typical specifications areestimations only and\narenotensured.\n(2) Typical values represent most likely parametric norms atVDD33 =3.3V,VDDIO =1.8Vor3.3V,TA=25°C,andattheRecommended\nOperating Conditions atthetime ofproduct characterization andarenotensured.\n(3) Current intodevice pins isdefined aspositive. Current outofadevice pinisdefined asnegative. Voltages arereferenced toground\nexcept VODandΔVOD,which aredifferential voltages.\n(4) Specification isensured bydesign andisnottested inproduction.\n(5) UI–Unit Interval isequivalent tooneserialized data bitwidth 1UI=1/(35×PCLK). The UIscales with PCLK frequency.\n(6) I2Sspecifications fortLCandtHCpulses must each begreater than 1PCLK period toensure sampling andsupersedes the0.35*T I2S_CLK\nrequirement. tLCandtHCmust belonger than thegreater ofeither 0.35*T I2S_CLK or2*PCLK.7.6 ACElectrical Characteristics\nOver recommended operating supply andtemperature ranges unless otherwise specified.(1)(2)(3)\nPARAMETER TEST CONDITIONS PIN/FREQ. MIN TYP MAX UNIT\nGPIO\ntGPIO,FCGPIO Pulse Width, Forward\nChannelSee(4)GPIO[3:0],\nPCLK =5\nMHz to85\nMHz2/PCLK s\ntGPIO,BC GPIO Pulse Width, Back Channel See(4)GPIO[3:0] 20 µs\nRESET\ntLRST PDB Reset Low Pulse See(4)PDB 2 ms\nLOOP-THROUGH MONITOR OUTPUT\nEW Differential Output Eye Opening\nWidthRL=100Ω,Jitter freq >f/40 CMLOUTP,\nCMLPUTN0.4 UI\nEH Differential Output Eye Height 300 mV\nFPD-LINK LVDS OUTPUT\ntTLHT Low toHigh Transition Time RL=100Ω TxCLK ±,\nTxOUT[3:0] ±0.25 0.5 ns\ntTHLT High toLow Transition Time 0.25 0.5 ns\ntDCCJ Cycle-to-Cycle Output Jitter PCLK =5MHz TxCLK ± 170 275 ps\nPCLK =85MHz 35 55\ntTTPn Transmitter Pulse Position 5MHz≤PCLK≤85MHz\nn=[6:0] forbits[6:0]\nSee Figure 13TxOUT[3:0] ± 0.5+n UI\nΔtTTP Offset Transmitter Pulse Position\n(bit6-bit0)PCLK =85MHz 0.1 UI\ntDD Delay Latency 147*T T\ntTPDD Power Down Delay Active toOFF 900 µs\ntTXZR Enable Delay OFF toActive 6 ns\nFPD-LINK IIIINPUT\nIJT Input Jitter(5)PCLK =5MHz to85MHz\nSinusoidal Jitter Frequency >\nPCLK /15RIN± 0.35 UI\ntDDLT Lock Time(4)5MHz≤PCLK≤85MHz RIN±,LOCK 6 40 ms\nLVCMOS OUTPUTS\ntCLH Low-to-High Transition Time CL=8pF LOCK, PASS 3 7 ns\ntCHL High-to-Low Transition Time 2 5 ns\nBIST MODE\ntPASS BIST PASS Valid Time PASS 800 ns\nI2STRANSMITTER\ntJ Clock Output Jitter MCLK 2 ns\nTI2S I2SClock Period\nFigure 10,(4)(6)PCLK=5 MHz to85MHz I2S_CLK,\nPCLK =5\nMHz to85\nMHz2/PCLK\nor>77ns\nTHC I2SClock High Time\nFigure 10,(6)I2S_CLK 0.35 TI2S\n12DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedACElectrical Characteristics (continued)\nOver recommended operating supply andtemperature ranges unless otherwise specified.(1)(2)(3)\nPARAMETER TEST CONDITIONS PIN/FREQ. MIN TYP MAX UNIT\nTLC I2SClock Low Time\nFigure 10,(6)I2S_CLK 0.35 TI2S\ntSR_I2S I2SSet-up Time\nFigure 10,(6)I2S_WC\nI2S_D[A:D]0.2 TI2S\ntHR_I2S I2SHold Time\nFigure 10,(6)I2S_WC\nI2S_D[A:D]0.2 TI2S\n(1) TheElectrical Characteristics tables listensured specifications under thelisted Recommended Operating Conditions except as\notherwise modified orspecified bytheElectrical Characteristics conditions and/or notes. Typical specifications areestimations only and\narenotensured.\n(2) Typical values represent most likely parametric norms atVDD33 =3.3V,VDDIO =1.8Vor3.3V,TA=+25°C,andattheRecommended\nOperating Conditions atthetime ofproduct characterization andarenotensured.\n(3) Specification isensured bydesign andisnottested inproduction.7.7 Timing Requirements fortheSerial Control Bus\nOver 3.3-V supply andtemperature ranges unless otherwise specified.(1)(2)\nMIN TYP MAX UNIT\nfSCLSCL Clock FrequencyStandard Mode 0 100 kHz\nFast Mode 0 400 kHz\ntLOWSCL Low PeriodStandard Mode 4.7 µs\nFast Mode 1.3 µs\ntHIGHSCL High PeriodStandard Mode 4.0 µs\nFast Mode 0.6 µs\ntHD;STA Hold time forastart ora\nrepeated start condition\n(3)Standard Mode 4.0 µs\nFast Mode 0.6 µs\ntSU:STA SetUptime forastart ora\nrepeated start condition\n(3)Standard Mode 4.7 µs\nFast Mode 0.6 µs\ntHD;DAT Data Hold Time\n(3)Standard Mode 0 3.45 µs\nFast Mode 0 0.9 µs\ntSU;DAT Data SetUpTime\n(3)Standard Mode 250 ns\nFast Mode 100 ns\ntSU;STO SetUpTime forSTOP\nCondition\n(3)Standard Mode 4 µs\nFast Mode 0.6 µs\ntBUFBus Free Time\nBetween STOP andSTART\n(3)Standard Mode 4.7 µs\nFast Mode 1.3 µs\ntrSCL &SDA Rise Time,\n(3)Standard Mode 1000 ns\nFast Mode 300 ns\ntfSCL &SDA FallTime,\n(3)Standard Mode 300 ns\nFast mode 300 ns\n7.8 Timing Requirements\nMIN NOM MAX UNIT\ntR SDA RiseTime –READ SDA, RPU =10kΩ,Cb≤\n400pF,Figure 16430 ns\ntF SDA FallTime –READ 20 ns\ntSU;DAT SetUpTime –READ Figure 16 560 ns\ntHD;DAT Hold UpTime –READ Figure 16 615 ns\n80%VDDIO\n20%\ntCLH tCHLGND\nRIN\n(Diff.)VOD (+)\ntBIT (1 UI)EW\nVOD (-)0V\nEHEH\nTxOUT3TxCLKOUT\nTxOUT2+VOD\n-VOD+VOD\n-VOD+VOD\n-VOD\nTxOUT1\nTxOUT0+VOD\n-VOD+VOD\n-VOD\nCycle N Cycle N+1\n13DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated(1) TheElectrical Characteristics tables listspecifications under thelisted Recommended Operating Conditions except asotherwise\nmodified orspecified bytheElectrical Characteristics conditions and/or notes. Typical specifications areestimations only andarenot\nensured.\n(2) Typical values represent most likely parametric norms atVDD33 =3.3V,VDDIO =1.8Vor3.3V,TA=+25°C,andattheRecommended\nOperating Conditions atthetime ofproduct characterization andarenotensured.\n(3) Current intodevice pins isdefined aspositive. Current outofadevice pinisdefined asnegative. Voltages arereferenced toground\nexcept VODandΔVOD,which aredifferential voltages.7.9 DCandACSerial Control BusCharacteristics\nOver 3.3Vsupply andtemperature ranges unless otherwise specified.(1)(2)(3)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIHInput High Level SDA andSCL0.7*\nVDDIOVDD33 V\nVILInput Low Level Voltage SDA andSCL GND0.3*\nVDD33V\nVHY Input Hysteresis 50 mV\nVOL SDA orSCL, IOL=1.25 mA 0 0.36 V\nIin SDA orSCL, VIN=VDDIO orGND -10 10 µA\ntSP Input Filter 50 ns\nCin Input Capacitance SDA orSCL 5 pF\nFigure 1.Checkerboard Data Pattern\nFigure 2.CML Output Driver\nFigure 3.LVCMOS Transition Times\nRIN±\nTRI-STATE LOCKPDB\nVOH(min)tDDLTVIH(min)\ntTXZR\nOENLOCK\nTxCLKOUT\nTxOUT[3:0]Z\nZVIHminPDB\ntTPDDXPDB\nRIN\nLOCK\nPASS\nTxCLKOUT\nTxOUT[3:0]Z\nZ\nZ\nZVILmax\n§§START\nBITSTOP\nBIT SYMBOL N+3§§START\nBITSTOP\nBIT SYMBOL N+2§§START\nBITSTOP\nBIT SYMBOL N+1§§START\nBITSTOP\nBIT SYMBOL N\nRIN\nDCA, DCB\nTxCLKOUTtDD\nTxOUT[3:0] SYMBOL N-1 SYMBOL N SYMBOL N-2 SYMBOL N-3\n14DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedFigure 4.Latency Delay\nFigure 5.FPD-Link &LVCMOS Power Down Delay\nFigure 6.FPD-Link Outputs Enable Delay\nFigure 7.CML PLLLock Time\nTxOUT[3:0]+\nTxCLKOUT+\nTxOUT[3:0]-\nTxCLKOUT-\n(TxOUT[3:0]+) - \n(TxOUT[3:0]-) or \n(TxCLKOUT+) - \n(TxCLKOUT-)GND\n0VVOD+\nVOD-VOS\nVODp-pVOD+VOD-\nSingle-Ended Differential\n0V+VOD\n-VOD\ntHLT tLHTTxOUT[3:0]\nTxCLKOUT\n(Differential) 20%80%\n  \nI2S_WC\nI2S_D[A,B,C,D]I2S_CLKVIH\nVILtHC_I2S tLC_I2S\ntSR_I2S tHR_I2StI2S\nVIH\nVIL\n1/2 VDDIO\nGNDVDDIO\nGNDVDDIO\ntROS tROHI2S_CLK, \nMCLK\nGPIO,\nI2S_WC,\nI2S_D[D:A]VOHmin\nVOLmax\nVCM\nGNDRIN+\nRIN-VTHVTL\n15DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedFigure 8.FPD-Link IIIReceiver DCVTH/VTLDefinition\nFigure 9.Output Data Valid (Setup andHold) Times\nFigure 10.Output State (Setup andHold) Times\nFigure 11.Input Transition Times\nFigure 12.FPD-Link Single-Ended andDifferential Waveforms\nSCLSDA\ntHD;STAtLOW\ntr\ntHD;DATtHIGHtf\ntSU;DATtSU;STA tSU;STOtf\nSTARTREPEATED\nSTARTSTOPtHD;STA\nSTARTtrtBUF\nBISTEN 1/2 VDDIO\nPASS\n(w/errors)tPASS\n1/2 VDDIO\nPrior BIST Result Current BIST Test - Toggle on Error Result Held\ntBIT (1 UI)Sampling \nWindowIdeal Data \nBit EndIdeal Data Bit \nBeginning\nRxIN_TOL\nLeftRxIN_TOL\nRight\nIdeal Center Position (t BIT/2)\ntIJIT = RxIN_TOL (Left + Right)VTH\nVTL0V\nSampling Window = 1 UI  - tIJIT \nTxCLKOUT±\ntTTP1bit 1 TxOUT[3:0]± bit 0 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0\ntTTP2\ntTTP3\ntTTP4\ntTTP5\ntTTP60.5UIT\ntTTP71.5UI\n2.5UI\n3.5UI\n4.5UI\n5.5UI\n6.5UI2¨tTTP\n16DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedFigure 13.FPD-Link Transmitter Pulse Positions\nFigure 14.Receiver Input Jitter Tolerance\nFigure 15.BIST PASS Waveform\nFigure 16.Serial Control BusTiming Diagram\nInput to Serializer\nOutput at Deserializer\n17DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated7.10 Typical Characteristics\nFigure 17.Serializer Output Stream with 48MHz Input Clock Figure 18.48MHz Clock atSerializer andDeserializer\nPDBTiming and \nControlTxOUT3±\nSCL\nSCA\nIDxLFMODETxOUT2±\nTxOUT1±\nTxOUT0±\nTxCLKOUT±\nMAPSELRIN-RIN+CMFREGULATOR\nI2S / GPIO8\nBISTCBISTEN\nParallel to Serial Serial to Parallel\nData ReceiveDC Balance Decoder\nMODE_SELError \nDetectorPASS\nClock and \nData \nRecoveryLOCKOEN\nOSS_SEL\nCopyright © 2016, Texas Instruments Incorporated\n18DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe DS90UB928Q-Q1 receives a35-bit symbol over asingle serial FPD-Link IIIpair operating atupto2.975\nGbps linerate andconverts thisstream intoanFPD-Link Interface (4LVDS data channels +1LVDS Clock). The\nFPD-Link IIIserial stream contains anembedded clock, video control signals, and theDC-balanced video data\nandaudio data which enhance signal quality tosupport ACcoupling.\nThe DS90UB928Q-Q1 deserializer attains lock toadata stream without theuse ofaseparate reference clock\nsource, which greatly simplifies system complexity and overall cost. The deserializer also synchronizes tothe\nserializer regardless ofthedata pattern, delivering true automatic plug andlock performance. Itcanlock tothe\nincoming serial stream without theneed ofspecial training patterns orsync characters. The deserializer recovers\ntheclock anddata byextracting theembedded clock information, validating then deserializing theincoming data\nstream.\nThe DS90UB928Q-Q1 deserializer incorporates anI2C-compatible interface. The I2C-compatible interface allows\nprogramming ofserializer ordeserializer devices from alocal host controller. Inaddition, the\nserializer/deserializer devices incorporate abidirectional control channel (BCC) that allows communication\nbetween serializer/deserializer aswell asremote I2Cslave devices.\nThe bidirectional control channel (BCC) isimplemented viaembedded signaling inthehigh-speed forward\nchannel (serializer todeserializer) combined with lower speed signaling inthereverse channel (deserializer to\nserializer). Through thisinterface, theBCC provides amechanism tobridge I2Ctransactions across theserial link\nfrom oneI2Cbustoanother. The implementation allows forarbitration with other I2Ccompatible masters ateither\nside oftheserial link.\nThe DS90UB928Q-Q1 deserializer isintended foruse with DS90UB925Q-Q1 orDS90UB927Q-Q1 serializers,\nbutisalso backward compatible with DS90UR905Q andDS90UR907Q FPD-Link IIserializers.\n8.2 Functional Block Diagram\nC1C0\n19DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated8.3 Feature Description\n8.3.1 High Speed Forward Channel Data Transfer\nThe High-Speed Forward Channel iscomposed ofa35-bit frame containing video data, sync signals, I2C,and\nI2Saudio transmitted from serializer todeserializer. Figure 19illustrates theserial stream PCLK cycle. This data\npayload isoptimized forsignal transmission over anAC-coupled link. Data israndomized, DC-balanced and\nscrambled.\nFigure 19.FPD-Link IIISerial Stream\nThe device supports pixel clock ranges of5MHz to15MHz (LFMODE=1) and15MHz to85MHz (LFMODE=0).\nThis corresponds toanapplication payload rate range of175Mbps to2.975 Gbps, with anactual linerate range\nof525Mbps to2.975 Gbps.\n8.3.2 Low-Speed Back Channel Data Transfer\nThe Low-Speed Back Channel oftheDS90UB928Q-Q1 provides bidirectional communication between the\ndisplay andhost processor. The back channel control data istransferred over thesingle serial linkalong with the\nhigh-speed forward data, DCbalance coding and embedded clock information. Together, theforward channel\nandback channel forthebidirectional control channel (BCC). This architecture provides abackward path across\ntheserial linktogether with ahigh speed forward channel. The back channel contains theI2C,CRC and4bitsof\nstandard GPIO information with 10Mbps linerate.\n8.3.3 Backward Compatible Mode\nThe DS90UB928Q-Q1 isalso backward compatible tothe DS90UR905Q and DS90UR907Q FPD-Link II\nserializes with 15MHz to65MHz PCLK frequencies supported. Itreceives 28-bits ofdata over asingle serial\nFPD-Link IIpairoperating atapayload rate of420Mbps to1.82 Gbps. This backward compatibility configuration\nisprovided through theMODE_SEL pinorprogrammed through thedevice control registers (Table 8).The\nbidirectional control channel, bidirectional GPIOs, I2S, andinterrupt (INTB) arenotactive inthismode. However,\nlocal I2Caccess totheserializer isstillavailable.\n8.3.4 Input Equalization\nAnFPD-Link IIIinput adaptive equalizer provides compensation fortransmission medium losses and reduces\nmedium-induced deterministic jitter. Itsupports STP cables upto10meters total cable length with 3inline\nconnectors atmaximum serializer stream payload rate of2.975 Gbps.\nThe adaptive equalizer may besettoaLong Cable Mode (LCBL), using theMODE_SEL pin(Table 6).This\nmode istypically used with longer cables where itmay bedesirable tostart adaptive equalization from ahigher\ndefault gain. Inthis mode, thedevice attempts tolock from aminimum floor AEQ value, defined byavalue\nstored inthecontrol registers (Table 8).\n8.3.5 Common Mode Filter Pin(CMF)\nThe deserializer provides access tothecenter tapoftheinternal CML termination. A0.1μFcapacitor must be\nconnected from this pintoGND foradditional common-mode filtering ofthedifferential pair (Figure 41).This\nincreases noise rejection capability inhigh-noise environments.\n8.3.6 Power Down (PDB)\nThe deserializer has aPDB input pintoenable orpower down thedevice. This pinmay becontrolled byan\nexternal device, orthrough VDDIO,where VDDIO =3Vto3.6VorVDD33.Tosave power, disable thelinkwhen the\ndisplay isnotneeded (PDB =LOW). Ensure that this pinisnotdriven HIGH before VDD33 and VDDIO have\nreached final levels. When PDB isdriven low, ensure that thepinisdriven to0Vforatleast 1.5msbefore\nreleasing ordriving high (See ).IfthePDB ispulled uptoVDDIO =3Vto3.6VorVDD33 directly, a10kΩpullup\nresistor anda>10µFcapacitor toground arerequired (see ).\nToggling PDB lowwillPOWER DOWN thedevice and RESET allcontrol registers todefault. During thistime,\nPDB must beheld lowforaminimum of2ms(see ).\n20DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedFeature Description (continued)\n8.3.7 Video Control Signals\nThe video control signal bits embedded inthehigh-speed FPD-Link LVDS aresubject tocertain limitations\nrelative tothevideo pixel clock period (PCLK). Bydefault, thedevice applies aminimum pulse width filter on\nthese signals tohelp eliminate spurious transitions.\nNormal Mode Control Signals (VS, HS,DE) have thefollowing restrictions:\n•Horizontal Sync (HS): The video control signal pulse width must be3PCLKs orlonger when theControl\nSignal Filter (register bit0x03[4]) isenabled (default). Disabling theControl Signal Filter removes this\nrestriction (minimum is1PCLK). See Table 8.HScanhave atmost twotransitions per130PCLKs.\n•Vertical Sync (VS): The video control signal pulse islimited to1transition per130PCLKs. Thus, theminimum\npulse width is130PCLKs.\n•Data Enable Input (DE): The video control signal pulse width must be3PCLKs orlonger when theControl\nSignal Filter (register bit0x03[4]) isenabled (default). Disabling theControl Signal Filter removes this\nrestriction (minimum is1PCLK). See Table 8.DEcanhave atmost twotransitions per130PCLKs.\n8.3.8 EMIReduction Features\n8.3.8.1 LVCMOS VDDIO Option\nThe 1.8V/3.3 VLVCMOS inputs and outputs are powered from aseparate VDDIO supply pintooffer\ncompatibility with external system interface signals. Note: When configuring theVDDIO power supplies, allthe\nsingle-ended control input pins (except PDB) fordevice need toscale together with thesame operating VDDIO\nlevels. IfVDDIO isselected tooperate inthe3.0Vto3.6Vrange, VDDIO must beoperated within 300mVofVDD33\n(See Recommended Operating Conditions ).\n8.3.9 Built InSelfTest (BIST)\nAnoptional At-Speed Built-In Self Test (BIST) feature supports testing ofthehigh-speed serial linkand thelow-\nspeed back channel without external data connections. This isuseful inthe prototype stage, equipment\nproduction, in-system test, andsystem diagnostics.\n8.3.9.1 BIST Configuration andStatus\nThe BIST mode isenabled atthedeserializer bypin(BISTEN) orBIST configuration register. The test may\nselect either anexternal PCLK orthe33MHz internal oscillator clock (OSC) frequency. Intheabsence ofPCLK,\ntheuser canselect theinternal OSC frequency atthedeserializer through theBISTC pinorBIST configuration\nregister.\nWhen BIST isactivated atthedeserializer, aBIST enable signal issent totheserializer through theback\nchannel. The serializer outputs atest pattern and drives thelinkatspeed. The deserializer detects thetest\npattern and monitors itforerrors. The deserializer PASS output pintoggles toflag each frame received\ncontaining oneormore errors. The serializer also tracks errors indicated bytheCRC fields ineach back channel\nframe.\nThe BIST status canbemonitored realtime onthedeserializer PASS pin,with each detected error resulting ina\nhalf pixel clock period toggled LOW. After BIST isdeactivated, theresult ofthelasttest isheld onthePASS\noutput until reset (new BIST testorPower Down). Ahigh onPASS indicates NOERRORS were detected. ALow\nonPASS indicates one ormore errors were detected. The duration ofthetestiscontrolled bythepulse width\napplied tothedeserializer BISTEN pin.LOCK status isvalid throughout theentire duration ofBIST.\nSee Figure 20fortheBIST mode flow diagram.\n8.3.9.1.1 Sample BIST Sequence\n1.BIST Mode isenabled viatheBISTEN pinofDeserializer. The desired clock source isselected through the\ndeserializer BISTC pin.\n2.The serializer isawakened through theback channel ifitisnotalready on.Anall-zeros pattern isbalanced,\nscrambled, randomized, and sent through theFPD-Link IIIinterface tothedeserializer. Once theserializer\nand thedeserializer areinBIST mode and thedeserializer acquires LOCK, thePASS pinofthedeserializer\ngoes high, and BIST starts checking thedata stream. Ifanerror inthepayload (1to35)isdetected, the\nPASS pinswitches lowforone half oftheclock period. During theBIST test, thePASS output can be\n \nBIST\nstart\nBIST\nstopBIST\nWaitStep 1: DES in BIST\nStep 2: Wait, SER in BIST\nStep 3: DES in Normal \nMode - check PASS\nStep 4: DES/SER in Normal Normal\n21DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedFeature Description (continued)\nmonitored andcounted todetermine thepayload error rate.\n3.Tostop BIST mode, settheBISTEN pinLOW. The deserializer stops checking thedata, and thefinal test\nresult isheld onthePASS pin.Ifthetestranerror free, thePASS output remains HIGH. Ifthere oneormore\nerrors were detected, thePASS output outputs constant LOW. The PASS output state isheld until anew\nBIST isrun, thedevice isRESET, orthedevice ispowered down. BIST duration isuser-controlled and may\nbeofanylength.\nThe linkreturns tonormal operation after thedeserializer BISTEN pinislow. Figure 21shows thewaveform\ndiagram ofatypical BIST testfortwocases. Case 1iserror free, andCase 2shows onewith multiple errors. In\nmost cases itisdifficult togenerate errors duetotherobustness ofthelink(differential data transmission, andso\nforth), thus they may beintroduced bygreatly extending thecable length, faulting theinterconnect medium, or\nreducing signal condition enhancements (Rxequalization).\nFigure 20.BIST Mode Flow Diagram\n8.3.9.2 Forward Channel andBack Channel Error Checking\nThe deserializer, onlocking totheserial stream, compares therecovered serial stream with allzeroes and\nrecords anyerrors instatus registers. Errors arealso dynamically reported onthePASS pinofthedeserializer.\nForward channel errors may also beread from register 0x25 (Table 8).\nThe back-channel data ischecked forCRC errors once theserializer locks onto theback-channel serial stream,\nasindicated bylinkdetect status (register bit0x1C[0] -Table 8).CRC errors arerecorded inan8-bit register in\nthedeserializer. The register iscleared when theserializer enters theBIST mode. Assoon astheserializer\nenters BIST mode, thefunctional mode CRC register starts recording anyback channel CRC errors. The BIST\nmode CRC error register isactive inBIST mode only and keeps therecord ofthelastBIST rununtil cleared or\ntheserializer enters BIST mode again.\nX X XTxCLKOUTBISTEN\n(DES)\nPASSDATA\n(internal)\nPASS\nBIST DurationPrior   Result\nBIST \nResult\nHeldPASS\nFAILX = bit error(s)TxOUT[3:0]\n7 bits/frame\nDATA\n(internal)Case 1 - Pass Case 2 - Fail\nPrior   Result\nNormal SSO BIST Test NormalDES Outputs\n22DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedFeature Description (continued)\nFigure 21.BIST Waveforms\n8.3.10 Internal Pattern Generation\nThe DS90UB928Q-Q1 deserializer features aninternal pattern generator. Itallows basic testing and debugging\nofanintegrated panel. The test patterns aresimple and repetitive and allow foraquick visual verification of\npanel operation. Aslong asthedevice isnotinpower down mode, thetestpattern willbedisplayed even ifno\ninput isapplied. Ifnoclock isreceived, thetest pattern can beconfigured touse aprogrammed oscillator\nfrequency. Fordetailed information, refer toTIApplication Note: (AN-2198 ).\n8.3.10.1 Pattern Options\nThe DS90UB928Q-Q1 deserializer pattern generator iscapable ofgenerating 17default patterns foruseinbasic\ntesting and debugging ofpanels. Each pattern canbeinverted using register bits(see Table 8).The 17default\npatterns arelisted asfollows:\n1.White/Black (default/inverted)\n2.Black/White\n3.Red/Cyan\n4.Green/Magenta\n5.Blue/Yellow\n6.Horizontally Scaled Black toWhite/White toBlack\n7.Horizontally Scaled Black toRed/Cyan toWhite\n8.Horizontally Scaled Black toGreen/Magenta toWhite\n9.Horizontally Scaled Black toBlue/Yellow toWhite\n10.Vertically Scaled Black toWhite/White toBlack\n11.Vertically Scaled Black toRed/Cyan toWhite\n12.Vertically Scaled Black toGreen/Magenta toWhite\n13.Vertically Scaled Black toBlue/Yellow toWhite\n14.Custom Color /Inverted configured inPGRS\n15.Black-White/White-Black Checkerboard (orcustom checkerboard color, configured inPGCTL)\n16.YCBR/RBCY VCOM pattern, orientation isconfigurable from PGCTL\n17.Color Bars (White, Yellow, Cyan, Green, Magenta, Red, Blue, Black) –Note: notincluded intheauto-\nscrolling feature\n23DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedFeature Description (continued)\n8.3.10.2 Color Modes\nBydefault, thePattern Generator operates in24-bit color mode, where allbits oftheRed, Green, and Blue\noutputs areenabled. 18-bit color mode can beactivated from theconfiguration registers (Table 8).In18-bit\nmode, the6most significant bits (bits 7-2) oftheRed, Green, and Blue outputs areenabled; the2least\nsignificant bitsare0.\n8.3.10.3 Video Timing Modes\nThe Pattern Generator hastwovideo timing modes –external and internal. Inexternal timing mode, thePattern\nGenerator detects thevideo frame timing present ontheDEand VSinputs. IfVertical Sync signaling isnot\npresent onVS,thePattern Generator determines Vertical Blank bydetecting when thenumber ofinactive pixel\nclocks (DE =0)exceeds twice thedetected active linelength. Ininternal timing mode, thePattern Generator\nuses custom video timing asconfigured inthecontrol registers. The internal timing generation may also be\ndriven byanexternal clock. Bydefault, external timing mode isenabled. Internal timing orInternal timing with\nExternal Clock areenabled bythecontrol registers (Table 8).Ifinternal clock generation isused, register 0x39\nbit1must beset.\n8.3.10.4 External Timing\nInexternal timing mode, thepattern generator passes theincoming DE, HS, and VSsignals unmodified tothe\nvideo control outputs after atwo-pixel clock delay. Itextracts theactive frame dimensions from theincoming\nsignals inorder toproperly scale thebrightness patterns. Iftheincoming video stream does notuse theVS\nsignal, thePattern Generator determines theVertical Blank time bydetecting along period ofpixel clocks without\nDEasserted.\n8.3.10.5 Pattern Inversion\nThe Pattern Generator also incorporates aglobal inversion control, located inthePGCFG register, which causes\ntheoutput pattern tobebitwise-inverted. Forexample, thefull-screen Red pattern becomes full-screen cyan, and\ntheVertically Scaled Black toGreen pattern becomes Vertically Scaled White toMagenta.\n8.3.10.6 Auto Scrolling\nThe Pattern Generator supports anAuto-Scrolling mode, inwhich theoutput pattern cycles through alistof\nenabled pattern types. Asequence ofupto16patterns may bedefined intheregisters. The patterns may\nappear inanyorder inthesequence andmay also appear more than once.\n8.3.10.7 Additional Features\nAdditional pattern generator features can beaccessed through thePattern Generator Indirect Register Map. It\nconsists ofthePattern Generator Indirect Address (PGIA —Table 8)and thePattern Generator Indirect Data\n(PGID —Table 8).\n8.3.11 Image Enhancement Features\nSeveral image enhancement features areprovided. The White Balance LUTs allow theuser todefine and map\nthecolor profile ofthedisplay. Adaptive Hi-FRC Dithering enables thepresentation of\'true color\' images onan\n18-bit display.\n8.3.11.1 White Balance\nThe White Balance feature enables similar display appearance when using LCD’sfrom different vendors. It\ncompensates fornative color temperature ofthedisplay, and adjusts relative intensities ofR,G,and Bto\nmaintain specified color temperature. Programmable control registers areused todefine thecontents ofthree\nLUTs (8-bit color value forRed, Green and Blue) fortheWhite Balance Feature. The LUTs map input RGB\nvalues tonew output RGB values. There arethree LUTs, one LUT foreach color. Each LUT contains 256\nentries, 8-bits perentry with atotal size of6144 bits (3x256 x8).Allentries arereadable and writable.\nCalibrated values areloaded intoregisters through theI2Cinterface (deserializer isaslave device). This feature\nmay also beapplied tolower color depth applications such as18–bit(666) and 16–bit(565). White balance is\nenabled andconfigured viaserial control busregister.\n24DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedFeature Description (continued)\n8.3.11.1.1 LUT Contents\nThe user must define and load thecontents oftheLUT foreach color (R,G,B). Regardless ofthecolor depth\nbeing driven (888, 666, 656), theuser must always provide contents for3complete LUTs -256colors x8bitsx3\ntables. Unused bits-LSBs -shall besetto“0”bytheuser.\nWhen 24-bit (888) input data isbeing driven toa24-bit display, each LUT (R,GandB)must contain 256unique\n8-bit entries. The 8-bit white balanced data isthen available attheoutput ofthedeserializer, and driven tothe\ndisplay.\nThe user must define and load thecontents oftheLUT foreach color (R,G,B). Regardless ofthecolor depth\nbeing driven (888, 666, 656), theuser must always provide contents for3complete LUTs -256colors x8bitsx3\ntables. Unused bits-LSBs -shall besetto“0”bytheuser. When 24-bit (888) input data isbeing driven toa24-\nbitdisplay, each LUT (R,Gand B)must contain 256 unique 8-bit entries. The 8-bit white balanced data isthen\navailable attheoutput ofthedeserializer, anddriven tothedisplay.\nAlternatively, with 6-bit input data theuser may choose toload complete 8-bit values intoeach LUT. This mode\nofoperation provides theuser with finer resolution attheLUT output tomore closely achieve thedesired white\npoint ofthecalibrated display. Although 8-bit data isloaded, only 64unique 8-bit white balance output values are\navailable foreach color (R,Gand B).The result is8-bit white balanced data. Before driving totheoutput ofthe\ndeserializer, the8-bit data must bereduced to6-bit with anFRC dithering function. Tooperate inthismode, the\nuser must configure thedeserializer toenable theFRC2 function.\nExamples ofthethree types ofLUT configurations described areshown inFigure 22.\n8.3.11.1.2 Enabling White Balance\nThe user must load all3LUTs prior toenabling thewhite balance feature. The following sequence must be\nfollowed bytheuser.\nToinitialize white balance after power-on:\n1.Load contents ofall3LUTs .This requires asequential loading ofLUTs -firstRED, second GREEN, third\nBLUE. 256, 8-bit entries must beloaded toeach LUT. Page registers must besettoselect each LUT.\n2.Enable white balance. Bydefault, theLUT data may notbereloaded after initialization atpower-on.\nAnoption does exist toallow LUT reloading after power-on and initial LUT loading (asdescribed above). This\noption may only beused after enabling thewhite balance reload feature viatheassociated serial control bus\nregister. Inthismode theLUTs may bereloaded bythemaster controller viaI2C. This provides theuser with the\nflexibility torefresh LUTs periodically ,orupon system requirements tochange toanew setofLUT values. The\nhost controller loads theupdated LUT values viatheserial businterface. There isnoneed todisable thewhite\nbalance feature while reloading theLUT data. Refreshing thewhite balance tothenew setofLUT data willbe\nseamless -nointerruption ofdisplayed data.\nItisimportant tonote that initial loading ofLUT values requires that all3LUTs beloaded sequentially. When\nreloading, partial LUT updates may bemade.\nGray level\nEntryData Out\n(8-bits)\n0 00000000b 0 00000000b 0 00000001b\n1 00000001b 1 N/A 1 N/A\n2 00000011b 2 N/A 2 N/A\n3 00000011b 3 N/A 3 N/A\n4 00000110b 4 00000100b 4 00000110b\n5 00000110b 5 N/A 5 N/A\n6 00000111b 6 N/A 6 N/A\n7 00000111b 7 N/A 7 N/A\n8 00001000b 8 00001000b 8 00001011b\n9 00001010b 9 N/A 9 N/A\n10 00001001b 10 N/A 10 N/A\n11 00001011b 11 N/A 11 N/A\n248 11111010b 248 11111000b 248 11111010b\n249 11111010b 249 N/A 249 N/A\n250 11111011b 250 N/A 250 N/A\n251 11111011b 251 N/A 251 N/A\n252 11111110b 252 11111100b 252 11111111b\n253 11111101b 253 N/A 253 N/A\n254 11111101b 254 N/A 254 N/A\n255 11111111b 255 N/A 255 N/A6-bit in / 8 bit out 6-bit in / 6 bit out 8-bit in / 8 bit out«\n«\n«\n«\n«\n«Gray level\nEntryData Out\n(8-bits)Gray level\nEntryData Out\n(8-bits)\n25DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedFeature Description (continued)\nFigure 22.White Balance LUT Configuration\n8.3.11.2 Adaptive Hi-FRC Dithering\nThe Adaptive FRC Dithering Feature delivers product-differentiating image quality. Itreduces 24-bit RGB (8bits\npersub-pixel) to18-bit RGB (6bitspersub-pixel), smoothing color gradients, and allowing theflexibility touse\nlower cost 18-bit displays. FRC (Frame Rate Control) dithering isamethod toemulate “missing ”colors ona\nlower color depth LCD display bychanging thepixel color slightly with every frame. FRC isachieved by\ncontrolling onand offpixels over multiple frames (Temporal). Static dithering regulates thenumber ofonand off\npixels inasmall defined pixel group (Spatial). The FRC module includes both Temporal andSpatial methods and\nalso Hi-FRC. Conventional FRC candisplay only 16,194,277 colors with 6-bit RGB source. “Hi-FRC ”enables full\n(16,777,216) color onan18-bit LCD panel. The “adaptive ”FRC module also includes input pixel detection to\napply specific Spatial dithering methods forsmoother gray level transitions. When enabled, thelower LSBs of\neach RGB output arenotactive; only 18bitdata (6bitsperR,G andB)aredriven tothedisplay. This feature is\nenabled viaserial control bus register. Two FRC functional blocks areavailable, and may beindependently\nenabled. FRC1 precedes thewhite balance LUT, and isintended tobeused when 24-bit data isbeing driven to\nan18-bit display with awhite balance LUT that iscalibrated foran18-bit data source. The second FRC block,\nRC2, follows thewhite balance block and isintended tobeused when fineadjustment ofcolor temperature is\nrequired onan18-bit color display, orwhen a24-bit source drives an18-bit display with awhite balance LUT\ncalibrated for24-bit source data.\nForproper operation oftheFRC dithering feature, theuser must provide adescription ofthedisplay timing\ncontrol signals. The timing mode, “sync mode ”(HS, VS) or“DEonly”must bespecified, along with theactive\npolarity ofthetiming control signals. Allthisinformation isentered todevice control registers viatheserial bus\ninterface.\nAdaptive Hi-FRC dithering consists ofseveral components. Initially, theincoming 8-bit data isexpanded to9-bit\ndata. This allows theeffective dithered result tosupport atotal of16.7 million colors. The incoming 9-bit data is\nevaluated, and one offour possible algorithms isselected. The majority ofincoming data sequences are\nsupported bythedefault dithering algorithm. Certain incoming data patterns (black/white pixel, fullon/off sub-\npixel) require special algorithms designed toeliminate visual artifacts associated with these specific gray level\ntransitions. Three algorithms aredefined tosupport these critical transitions.\nAnexample ofthedefault dithering algorithm isillustrated inFigure 23.The 1or0value shown inthetable\ndescribes whether the6-bit value isincreased by1(“1”)orleftunchanged (“0”).Inthiscase, the3truncated\nLSBs are“001”.\nPixel Index PD1 PD2 PD3 PD4 PD5 PD6 PD7 PD8\nLSB=001\nF0L0 010 000 000 000 000 000 010 000\nF0L1 101 000 000 000 101 000 000 000\nF0L2 000 000 010 000 010 000 000 000\nF0L3 000 000 101 000 000 000 101 000\nF1L0 000 000 000 000 000 000 000 000\nF1L1 000 111 000 000 000 111 000 000\nF1L2 000 000 000 000 000 000 000 000\nF1L3 000 000 000 111 000 000 000 111\nF2L0 000 000 010 000 010 000 000 000\nF2L1 000 000 101 000 000 000 101 000\nF2L2 010 000 000 000 000 000 010 000\nF2L3 101 000 000 000 101 000 000 000\nF3L0 000 000 000 000 000 000 000 000\nF3L1 000 000 000 111 000 000 000 111\nF3L2 000 000 000 000 000 000 000 000\nF3L3 000 111 000 000 000 111 000 000R = 4/32\nG = 4/32\nB = 4/32\nR = 4/32\nG = 4/32\nB = 4/32\nR = 4/32\nG = 4/32\nB = 4/32\nR = 4/32\nG = 4/32\nB = 4/32LSB=001 three lsb of 9 bit data (8 to 9 for Hi-Frc)F0L0 \nPD1\nCell Value 010 Frame = 0, Line = 0\nPixel Data one\nR[7:2]+0, G[7:2]+1, B[7:2]+0\n LSB = 001\n26DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedFeature Description (continued)\nFigure 23.Default FRC Algorithm\n8.3.12 Serial Link Fault Detect\nThe DS90UB928Q-Q1 candetect fault conditions intheFPD-Link IIIinterconnect. Ifafault condition occurs, the\nLink Detect Status is0(cable isnotdetected) onbit0ofaddress 0x1C (Table 8).The device willdetect anyof\nthefollowing conditions:\n1.Cable open\n2.RIN+ to-short\n3.RIN+ toGND short\n4.RIN- toGND short\n5.RIN+ tobattery short\n6.RIN- tobattery short\n7.Cable islinked incorrectly (RIN+/RIN- connections reversed)\nNOTE\nThe device willdetect anyoftheabove conditions, butdoes notreport specifically which\nonehasoccurred.\n8.3.13 Oscillator Output\nThe deserializer provides anoptional TxCLKOUT ±output when theinput clock (serial stream) has been lost.\nThis isbased onaninternal oscillator andmay becontrolled from register 0x02, bit5(OSC Clock Output Enable)\nTable 8.\n8.3.14 Interrupt Pin(INTB /INTB_IN)\n1.Read ISRregister 0xC7 (Table 8)\n2.Ontheserializer, setregister (ICR) 0xC6[5] =1and0xC6[0] =1(Table 8)toconfigure theinterrupt.\n27DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedFeature Description (continued)\n3.Ontheserializer, read from ISRregister 0xC7 toarm theinterrupt forthefirsttime.\n4.When INTB_IN issetLOW, theINTB pinontheserializer also pulls low, indicating aninterrupt condition.\n5.The external controller detects INTB =LOW and reads theISR register (Table 8)todetermine theinterrupt\nsource. Reading thisregister also clears andresets theinterrupt.\nThe INTB_IN signal issampled andrequired approximately 8.6µsoftheminimum setup andhold time.\n8.6µs=30bitperback channel fram /(5Mbps rate ×±30% Variation) =30/(5e6 ×0.7)\nNote that-30% istheworst case.\n8.3.15 General-Purpose I/O\n8.3.15.1 GPIO[3:0]\nInnormal operation, GPIO[3:0] may beused asgeneral purpose IOsineither forward channel (outputs) orback\nchannel (inputs) mode. GPIO modes may beconfigured from theregisters (Table 8).GPIO[1:0] arededicated\npins and GPIO[3:2] areshared with I2S_DC and I2S_DD respectively. Note: iftheDS90UB928Q-Q1 ispaired\nwith aDS90UB925Q-Q1 serializer, thedevices must beconfigured into18-bit mode toallow usage ofGPIO pins\nontheserializer. Toenable 18-bit mode, setserializer register 0x12[2] =1.18-bit mode willbeauto-loaded into\nthedeserializer from theserializer. See Table 2forGPIO enable andconfiguration.\nTable 1.DS90UB925Q-Q1 GPIO Enable andConfiguration\nDESCRIPTION DEVICE FORWARD CHANNEL BACK CHANNEL\nGPIO3 DS90UB925Q-Q1 0x0F =0x03 0x0F =0x05\nDS90UB928Q-Q1 0x1F =0x05 0x1F =0x03\nGPIO2 DS90UB925Q-Q1 0x0E =0x30 0x0E =0x50\nDS90UB928Q-Q1 0x1E =0x50 0x1E =0x30\nGPIO1/GPIO1\n(SER/DES)DS90UB925Q-Q1 N/A 0x0E =0x05\nDS90UB928Q-Q1 N/A 0x1E =0x03\nGPO_REG5/GPIO1\n(SER/DES)DS90UB925Q-Q1 0x10 =0x03 N/A\nDS90UB928Q-Q1 0x1E =0x05 N/A\nGPIO0/GPIO0\n(SER/DES)DS90UB925Q-Q1 N/A 0x0D =0x05\nDS90UB928Q-Q1 N/A 0x1D =0x03\nGPO_REG4/GPIO0\n(SER/DES)DS90UB925Q-Q1 0x0F =0x30 N/A\nDS90UB928Q-Q1 0x1D =0x05 N/A\nTable 2.DS90UB927Q-Q1 GPIO Enable andConfiguration\nDESCRIPTION DEVICE FORWARD CHANNEL BACK CHANNEL\nGPIO3 DS90UB927Q-Q1 0x0F =0x03 0x0F =0x05\nDS90UB928Q-Q1 0x1F =0x05 0x1F =0x03\nGPIO2 DS90UB927Q-Q1 0x0E =0x30 0x0E =0x50\nDS90UB928Q-Q1 0x1E =0x50 0x1E =0x30\nGPIO1 DS90UB927Q-Q1 0x0E =0x03 0x0E =0x05\nDS90UB928Q-Q1 0x1E =0x05 0x1E =0x03\nGPIO0 DS90UB927Q-Q1 0x0D =0x03 0x0D =0x05\nDS90UB928Q-Q1 0x1D =0x05 0x1D =0x03\nBit ClockDeserializer\nSystem ClockMCLK\nI2S_CLKWord SelectI2S_WC4 I2S Receiver\nDataI2S_Dx\n28DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedThe input value present onGPIO[3:0] may also beread from register, orconfigured tolocal output mode\n(Table 8).\n8.3.15.2 GPIO[8:5]\nGPIO_REG[8:5] areregister-only GPIOs and may beprogrammed asoutputs orread asinputs through local\nregister bitsonly. Where applicable, these bitsareshared with I2Spins andwilloverride I2Sinput ifenabled into\nGPIO_REG mode. See Table 3forGPIO enable andconfiguration.\nNote: Local GPIO value may beconfigured and read either through local register access, orremote register\naccess through theLow-Speed Bidirectional Control Channel. Configuration and state ofthese pins arenot\ntransported from serializer todeserializer asisthecase forGPIO[3:0].\nTable 3.GPIO_REG andGPIO Local Enable andConfiguration\nDESCRIPTION REGISTER CONFIGURATION FUNCTION\nGPIO_REG8 0x21 =0x01 Output, L\n0x21 =0x09 Output, H\n0x21 =0x03 Input, Read: 0x6F[0]\nGPIO_REG7 0x21 =0x01 Output, L\n0x21 =0x09 Output, H\n0x21 =0x03 Input, Read: 0x6E[7]\nGPIO_REG6 0x20 =0x01 Output, L\n0x20 =0x09 Output, H\n0x20 =0x03 Input, Read: 0x6E[6]\nGPIO_REG5 0x20 =0x01 Output, L\n0x20 =0x09 Output, H\n0x20 =0x03 Input, Read: 0x6E[5]\nGPIO3 0x1F =0x01 Output, L\n0x1F =0x09 Output, H\n0x1F =0x03 Input, Read: 0x6E[3]\nGPIO2 0x1E =0x01 Output, L\n0x1E =0x09 Output, H\n0x1E =0x03 Input, Read: 0x6E[2]\nGPIO1 0x1E =0x01 Output, L\n0x1E =0x09 Output, H\n0x1E =0x03 Input, Read: 0x6E[1]\nGPIO0 0x1D =0x01 Output, L\n0x1D =0x09 Output, H\n0x1D =0x03 Input, Read: 0x6E[0]\n8.3.16 I2SAudio Interface\nThe DS90UB928Q-Q1 deserializer features sixI2S output pins that, when paired with aDS90UB927Q-\nQ1serializer, supports surround-sound audio applications. The bitclock (I2S_CLK) supports frequencies between\n1MHz and thesmaller of<PCLK/2 or<13MHz. Four I2Sdata outputs carry two channels ofI2S-formatted\ndigital audio each, with each channel delineated bytheword select (I2C_WC) input. The I2Saudio interface is\nnotavailable inBackwards Compatibility Mode (BKWD =1).\nFigure 24.I2SConnection Diagram\nI2S_CLKI2S_WC\nI2S_DxMSB LSBMSB LSB\n29DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedFigure 25.I2SFrame Timing Diagram\nWhen paired with aDS90UB925Q-Q1, theDS90UB928Q-Q1 I2Sinterface supports asingle I2Sdata output\nthrough I2S_DA (24-bit video mode), ortwoI2Sdata outputs through I2S_DA andI2S_DB (18-bit video mode).\n8.3.16.1 I2STransport Modes\nBydefault, packetized audio isreceived during video blanking periods indedicated data island transport frames.\nThe transport mode issetinthe serializer and auto-loaded into the deserializer bydefault. The audio\nconfiguration may bedisabled from control registers ifForward Channel Frame Transport ofI2Sdata isdesired.\nInframe transport, only I2S_DA isreceived totheDS90UB928Q-Q1 deserializer. Surround Sound Mode, which\ntransmits allfour I2Sdata inputs (I2S_D[D:A]), may only beoperated inData Island Transport mode. This mode\nisonly available when connected toaDS90UB927Q-Q1 serializer. Ifconnected toaDS90UB925Q-Q1serializer,\nonly I2S_DA andI2S_DB may bereceived.\n8.3.16.2 I2SRepeater\nI2Saudio may befanned-out andpropagated intherepeater application. Bydefault, data ispropagated viadata\nisland transport ontheFPD-Link interface during thevideo blanking periods. Ifframe transport isdesired,\nconnect theI2Spins from thedeserializer toallserializers. Activating surround-sound atthetop-level serializer\nautomatically configures downstream serializers and deserializers forsurround-sound transport utilizing Data\nIsland Transport. If4-channel operation utilizing I2S_DA andI2S_DB only isdesired, thismode must beexplicitly\nsetineach serializer anddeserializer control register throughout therepeater tree (Table 8).\nADS90UB928Q-Q1 deserializer configured inrepeater mode may also regenerate I2Saudio from itsI2Sinput\npins inlieu ofdata island frames. See theRepeater Connection Diagram (Figure 35)and theI2C Control\nRegisters (Table 8)foradditional details.\n8.3.16.3 I2SJitter Cleaning\nThe DS90UB928Q-Q1 features astandalone PLL toclean theI2Sdata jitter, supporting high-end caraudio\nsystems. IfI2S_CLK frequency isless than 1MHz, thisfeature must bedisabled through register 0x2B[7]. See\nTable 8.\n8.3.16.4 MCLK\nThe deserializer hasanI2SMaster Clock Output (MCLK). Itsupports ×1,×2,or×4ofI2SCLK Frequency. When\ntheI2SPLL isdisabled, theMCLK output isoff.Table 4covers therange ofI2Ssample rates and MCLK\nfrequencies. Bydefault, alltheMCLK output frequencies are ×2oftheI2S CLK frequencies. The MCLK\nfrequencies canalso beenabled through theregister bits0x3A[6:4] (I2S DIVSEL), shown inTable 8.Toselect\ndesired MCLK frequency, write 0x3A[7], then write tobit[6:4] accordingly.\n30DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedTable 4.Audio Interface Frequencies\nSAMPLE RATE\n(kHz)I2SDATA WORD SIZE (BITS) I2S_CLK (MHz) MCLK OUTPUT (MHz) REGISTER 0x3A[6:4]\'b\n32\n161.024I2S_CLK x1 000\nI2S_CLK x2 001\nI2S_CLK x4 010\n44.1 1.4112I2S_CLK x1 000\nI2S_CLK x2 001\nI2S_CLK x4 010\n48 1.536I2S_CLK x1 000\nI2S_CLK x2 001\nI2S_CLK x4 010\n96 3.072I2S_CLK x1 001\nI2S_CLK x2 010\nI2S_CLK x4 011\n192 6.144I2S_CLK x1 010\nI2S_CLK x2 011\nI2S_CLK x4 100\n32\n241.536I2S_CLK x1 000\nI2S_CLK x2 001\nI2S_CLK x4 010\n44.1 2.117I2S_CLK x1 001\nI2S_CLK x2 010\nI2S_CLK x4 011\n48 2.304I2S_CLK x1 001\nI2S_CLK x2 010\nI2S_CLK x4 011\n96 4.608I2S_CLK x1 010\nI2S_CLK x2 011\nI2S_CLK x4 100\n192 9.216I2S_CLK x1 011\nI2S_CLK x2 100\nI2S_CLK x4 101\n32\n322.048I2S_CLK x1 001\nI2S_CLK x2 010\nI2S_CLK x4 011\n44.1 2.8224I2S_CLK x1 001\nI2S_CLK x2 010\nI2S_CLK x4 011\n48 3.072I2S_CLK x1 001\nI2S_CLK x2 010\nI2S_CLK x4 011\n96 6.144I2S_CLK x1 010\nI2S_CLK x2 011\nI2S_CLK x4 100\n192 12.288I2S_CLK x1 011\nI2S_CLK x2 100\nI2S_CLK x4 110\nR[0]\n(bit 21)R[1]\n(bit 22)\nR[2]\n(bit 0)R[3]\n(bit 1)R[4]\n(bit 2)R[5]\n(bit 3)R[6]\n(bit 4)R[7]\n(bit 5)G[0]\n(bit 23)G[1]\n(bit 24)\nG[2]\n(bit 6)G[3]\n(bit 7)G[4]\n(bit 8)G[5]\n(bit 9)G[6]\n(bit 10)G[7]\n(bit 11)B[0]\n(bit 25)B[1]\n(bit 26)\nB[2]\n(bit 12)B[3]\n(bit 13)B[4]\n(bit 14)B[5]\n(bit 15)B[6]\n(bit 16)B[7]\n(bit 17)HS\n(bit 18)VS\n(bit 19)DE\n(bit 20)Previous cycle Current cycleTxCLKOUT\nTxOUT3\nTxOUT2\nTxOUT1\nTxOUT0\n31DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated8.4 Device Functional Modes\n8.4.1 Clock andOutput Status\nWhen PDB isdriven HIGH, theCDR PLL begins locking totheserial input, and LOCK isTRI-STATE orLOW\n(depending onthevalue oftheOEN setting). After thedeserializer completes itslock sequence totheinput serial\ndata, theLOCK output isdriven HIGH, indicating valid data andclock recovered from theserial input isavailable\nontheLVCMOS and LVDS outputs. The state oftheoutputs isbased ontheOEN and OSS_SEL setting\n(Table 5)orregister bit(Table 8).\nTable 5.Output State Table\nINPUTS OUTPUTS\nSERIAL\nINPUTPDB OEN OSS_SEL LOCK PASS DATA/GPIO/I2STxCLKOUT/Tx\nOUT[3:0]\nX L X X Z Z Z Z\nX H L L LorH L L L\nX H L H LorH Z Z Z\nStatic H H L L L LL/OSC (Register\nEN)\nStatic H H H L Previous Status L L\nActive H H L L L L L\nActive H H H H Valid Valid Valid\n8.4.2 FPD-Link Input Frame andColor BitMapping Select\nThe DS90UB928Q-Q1 can beconfigured tooutput 24-bit color (RGB888) or18-bit color (RGB666) with 2\ndifferent mapping schemes, shown inFigure 26,orMSBs onTxOUT[3], shown inFigure 27.Each frame\ncorresponds toasingle pixel clock (PCLK) cycle. The LVDS clock output from TxCLKOUT ±follows a4:3duty\ncycle scheme, with each 28-bit pixel frame starting with twoLVDS bitclock periods high, three low, and ending\nwith twohigh. The mapping scheme iscontrolled byMAPSEL pinorbyRegister (Table 8).\nFigure 26.24-bit Color FPD-Link Mapping: LSBs onTxOUT3 (MAPSEL=L)\nR[4]\n(bit 21)R[5]\n(bit 22)\nR[0]\n(bit 2)R[1]\n(bit 3)R[2]\n(bit 4)R[3]\n(bit 5)G[4]\n(bit 23)G[5]\n(bit 24)\nG[0]\n(bit 8)G[1]\n(bit 9)G[2]\n(bit 10)G[3]\n(bit 11)B[4]\n(bit 25)B[5]\n(bit 26)\nB[0]\n(bit 14)B[1]\n(bit 15)B[2]\n(bit 16)B[3]\n(bit 17)HS\n(bit 18)VS\n(bit 19)DE\n(bit 20)Previous cycle Current cycleTxCLKOUT\nTxOUT3\nTxOUT2\nTxOUT1\nTxOUT0\nR[0]\n(bit 0)R[1]\n(bit 1)R[2]\n(bit 2)R[3]\n(bit 3)R[4]\n(bit 4)R[5]\n(bit 5)G[0]\n(bit 6)G[1]\n(bit 7)G[2]\n(bit 8)G[3]\n(bit 9)G[4]\n(bit 10)G[5]\n(bit 11)B[0]\n(bit 12)B[1]\n(bit 13)B[2]\n(bit 14)B[3]\n(bit 15)B[4]\n(bit 16)B[5]\n(bit 17)HS\n(bit 18)VS\n(bit 19)DE\n(bit 20)Previous cycle Current cycleTxCLKOUT\nTxOUT2\nTxOUT1\nTxOUT0TxOUT3\nR[6]\n(bit 21)R[7]\n(bit 22)\nR[0]\n(bit 0)R[1]\n(bit 1)R[2]\n(bit 2)R[3]\n(bit 3)R[4]\n(bit 4)R[5]\n(bit 5)G[6]\n(bit 23)G[7]\n(bit 24)\nG[0]\n(bit 6)G[1]\n(bit 7)G[2]\n(bit 8)G[3]\n(bit 9)G[4]\n(bit 10)G[5]\n(bit 11)B[6]\n(bit 25)B[7]\n(bit 26)\nB[0]\n(bit 12)B[1]\n(bit 13)B[2]\n(bit 14)B[3]\n(bit 15)B[4]\n(bit 16)B[5]\n(bit 17)HS\n(bit 18)VS\n(bit 19)DE\n(bit 20)Previous cycle Current cycleTxCLKOUT\nTxOUT3\nTxOUT2\nTxOUT1\nTxOUT0\n32DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedFigure 27.24-bit ColorFPD-Link Mapping: MSBs onTxOUT3 (MAPSEL=H)\nFigure 28.18-bit Color FPD-Link Mapping (MAPSEL =L)\nFigure 29.18-bit Color FPD-Link Mapping (MAPSEL =H)\nCopyright © 2016, Texas Instruments IncorporatedDeserializerR4MODE_SELVDD33\nR3\nVR4\n33DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated8.4.3 Low Frequency Optimization (LFMODE)\nThe LFMODE issetviaregister (Table 8)orbytheLFMODE Pin. This mode optimizes device operation for\nlower input data clock ranges supported bytheserializer. IfLFMODE isLow (LFMODE=0, default), the\nTxCLKOUT ±PCLK frequency isbetween 15MHz and 85MHz. IfLFMODE isHigh (LFMODE=1), the\nTxCLKOUT ±frequency isbetween 5MHz and <15MHz. Note: when thedevice LFMODE ischanged, aPDB\nreset isrequired. When LFMODE ishigh (LFMODE=1), thelinerate relative totheinput data rate ismultiplied by\nfour. Thus, fortheoperating range of5MHz to<15MHz, thelinerate is700Mbps to<2.1Gbps with aneffective\ndata payload of175Mbps to525Mbps. Note: forBackwards Compatibility Mode (BKWD=1), thelinerate relative\ntotheinput data rate remains thesame.\n8.4.4 Mode Select (MODE_SEL)\nDevice configuration may bedone viatheMODE_SEL pinorviaregister (Table 7).Apullup resistor and a\npulldown resistor ofsuggested values may beused tosetthevoltage ratio oftheMODE_SEL input (VR4) and\nVDD33 toselect oneofthe9possible selected modes. See Figure 30andTable 6.\nFigure 30.MODE_SEL Connection Diagram\nTable 6.Configuration Select (MODE_SEL)\nNO.Ideal Ratio\n(VR4/VDD33)Ideal\nVR4(V)Suggested\nResistor R3\n(kΩ,1%tol)Suggested\nResistor R4\n(kΩ,1%tol)REPEAT BKWD I2S_B LCBL\n1 0 0 OPEN 40.2 L L L L\n2 0.120 0.397 29.4 4.02 L L H L\n3 0.164 0.540 25.5 4.99 H L L L\n4 0.223 0.737 26.7 7.68 H L H L\n5 0.286 0.943 25.5 10.2 L L L H\n6 0.365 1.205 22.6 13.0 L L H H\n7 0.446 1.472 20.5 16.5 H L L H\n8 0.541 1.786 16.2 19.1 H L H H\n9 0.629 2.075 12.4 21.0 L H L L\n8.4.5 Repeater Configuration\nThe supported Repeater application provides amechanism toextend transmission over multiple links tomultiple\ndisplay devices.\nFor the repeater application, this document refers tothe DS90UB927Q-Q1 orDS90UB925Q-Q1 asthe\nTransmitter (TX), and refers totheDS90UB928Q-Q1 orDS90UB926Q-Q1 astheReceiver (RX). shows the\nmaximum configuration supported forRepeater implementations. Two levels ofRepeaters aresupported with a\nmaximum ofthree Transmitters perReceiver.\nCopyright © 2016, Texas Instruments IncorporatedI2C\nMaster\nUpstream\nTransmitterTransmitter\nI2C\nSlave\nReceiverFPD-Link\n(LVDS)\nI2S AudioI2C\nTransmitter\nI2C\nSlaveDownstream\nReceiver\nor\nRepeater\nDownstream\nReceiver\nor\nRepeater\nFPD-Link III interfacesRepeater Node\nTX Source\nTXTX\nRX1:3 Repeater\nTX\nTXTX\nRX1:3 Repeater\nTXTXTX\nRX1:3 Repeater\nTX\nTXTX\nRX1:3 Repeater\nTXRX Display\nRX Display\nRX Display\nRX Display\nRX Display\nRX DisplayRX Display\nRX Display\nRX Display\n34DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedFigure 31.Maximum Repeater Application\nInarepeater application, the I2Cinterface ateach TXand RX isconfigured totransparently pass I2C\ncommunications upstream ordownstream toany I2Cdevice within thesystem. This includes amechanism for\nassigning alternate IDs(Slave Aliases) todownstream devices inthecase ofduplicate addresses.\nFigure 32.1:2Repeater Configuration\nCopyright © 2016, Texas Instruments IncorporatedDeserializer\nTxOUT0+\nTxOUT0-\nTxOUT1+\nTxOUT1-\nTxOUT2+\nTxOUT2-\nTxOUT3+\nTxOUT3-\nTxCLKOUT+\nTxCLKOUT-\nI2S_CLK\nI2S_WC\nI2S_Dx\nINTB_IN\nSDA\nSCLSerializer\nRxIN0+\nRxIN0-\nRxIN1+\nRxIN1-\nRxIN2+\nRxIN2-\nRxIN3+\nRxIN3-\nRxCLKIN+\nRxCLKIN-\nI2S_CLK\nI2S_WC\nI2S_Dx\nINTB\nSDA\nSCLREPEAT\nIDx MODE_SEL\nIDx\nVDD33VDD33VDDIOOptionalVDD33\nVDD33VDD33\n35DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated8.4.5.1 Repeater Connections\nThe Repeater requires thefollowing connections between theReceiver andeach Transmitter Figure 35.\n1.Video Data –Connect allFPD-Link data andclock pairs\n2.I2C–Connect SCL andSDA signals. Both signals should bepulled uptoVDD33 orVDDIO =3.0Vto3.6Vwith\n4.7kΩresistors.\n3.Audio (optional) –Connect I2S_CLK, I2S_WC, andI2S_Dx signals.\n4.IDxpin–Each Transmitter andReceiver must have anunique I2Caddress.\n5.REPEAT &MODE_SEL pins —AllTransmitters andReceivers must besetintoRepeater Mode.\n6.Interrupt pin–Connect DS90UB928Q-Q1 INTB_IN pintotheDS90UB927Q-Q1 INTB pin.The signal must\nbepulled uptoVDDIO with a10kΩresistor.\nFigure 33.Repeater Connection Diagram\n8.4.5.1.1 Repeater Fan-Out Electrical Requirements\nRepeater applications requiring fan-out from one DS90UB928Q-Q1 deserializer touptothree DS90UB927Q-Q1\nserializers requires special considerations forrouting and termination ofthe FPD-Link differential traces.\nFigure 36details therequirements thatmust bemetforeach signal pair:\nRXTX\nTX\nTXR1=100\r R2=100\r\nL1 < 75 mm L2 < 60 mm\nL3 < 60 mmL3 < 60 mm\n36DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedFigure 34.FPD-Link Fan-Out Electrical Requirements\n8.4.6 Repeater Connections\nThe Repeater requires thefollowing connections between theReceiver andeach Transmitter Figure 35.\n1.Video Data –Connect allFPD-Link data andclock pairs\n2.I2C–Connect SCL andSDA signals. Both signals should bepulled uptoVDD33 orVDDIO =3Vto3.6Vwith\n4.7kΩresistors.\n3.Audio (optional) –Connect I2S_CLK, I2S_WC, andI2S_Dx signals.\n4.IDxpin–Each Transmitter andReceiver must have anunique I2Caddress.\n5.REPEAT &MODE_SEL pins —AllTransmitters andReceivers must besetintoRepeater Mode.\n6.Interrupt pin–Connect DS90UB928Q-Q1 INTB_IN pintotheDS90UB927Q-Q1 INTB pin.The signal must\nbepulled uptoVDDIO with a10kΩresistor.\nRXTX\nTX\nTXR1=100\r R2=100\r\nL1 < 75 mm L2 < 60 mm\nL3 < 60 mmL3 < 60 mm\nCopyright © 2016, Texas Instruments IncorporatedDeserializer\nTxOUT0+\nTxOUT0-\nTxOUT1+\nTxOUT1-\nTxOUT2+\nTxOUT2-\nTxOUT3+\nTxOUT3-\nTxCLKOUT+\nTxCLKOUT-\nI2S_CLK\nI2S_WC\nI2S_Dx\nINTB_IN\nSDA\nSCLSerializer\nRxIN0+\nRxIN0-\nRxIN1+\nRxIN1-\nRxIN2+\nRxIN2-\nRxIN3+\nRxIN3-\nRxCLKIN+\nRxCLKIN-\nI2S_CLK\nI2S_WC\nI2S_Dx\nINTB\nSDA\nSCLREPEAT\nIDx MODE_SEL\nIDx\nVDD33VDD33VDDIOOptionalVDD33\nVDD33VDD33\n37DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedFigure 35.Repeater Connection Diagram\n8.4.6.1 Repeater Fan-Out Electrical Requirements\nRepeater applications requiring fan-out from one DS90UB928Q-Q1 deserializer touptothree DS90UB927Q-Q1\nserializers requires special considerations forrouting and termination ofthe FPD-Link differential traces.\nFigure 36details therequirements thatmust bemetforeach signal pair:\nFigure 36.FPD-Link Fan-Out Electrical Requirements\nCopyright © 2016, Texas Instruments IncorporatedHOST DES\nSCL\nSDA4.7kQ 4.7kQR2\nSCL\nSDA\nTo other \nDevicesIDxVDD33\nR1 VDD33\nVR2\n38DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated8.5 Programming\n8.5.1 Serial Control Bus\nThe DS90UB928Q-Q1 may also beconfigured bytheuse ofanI2Ccompatible serial control bus. Multiple\ndevices may share theserial control bus(upto10device addresses supported). The device address issetviaa\nresistor divider (R1andR2—seeFigure 37)connected totheIDxpin.\nFigure 37.Serial Control BusConnection\nThe serial control bus consists oftwo signals and anaddress configuration pin. SCL isaSerial Bus Clock\nInput/Output. SDA istheSerial Bus Data Input/Output signal. Both SCL and SDA signals require anexternal\npullup resistor toVDD33 orVDDIO =3Vto3.6V.Formost applications, a4.7kΩpullup resistor toVDD33 is\nrecommended. The signals areeither pulled HIGH, ordriven LOW.\nThe IDxpinconfigures thecontrol interface toone of10possible device addresses. Use apullup resistor and a\npulldown resistor tosettheappropriate voltage ratio between theIDxinput pin(VR2)and VDD33,each ratio\ncorresponding toaspecific device address. See .\nTable 7.Serial Control BusAddresses forIDx\nNO.IDEAL RATIO\nVR2/VDD33IDEAL VR2\n(V)SUGGESTED\nRESISTOR R1kΩ\n(1%tol)SUGGESTED\nRESISTOR R2kΩ\n(1%tol)ADDRESS 7\'b ADDRESS 8\'b\n1 0 0 OPEN 40.2 0x2C 0x58\n2 0.302 0.995 22.6 9.76 0x33 0x66\n3 0.345 1.137 21.5 11.3 0x34 0x68\n4 0.388 1.282 20.0 12.7 0x35 0x6A\n5 0.428 1.413 18.7 14.0 0x36 0x6C\n6 0.476 1.570 17.4 15.8 0x37 0x6E\n7 0.517 1.707 15.4 16.5 0x38 0x70\n8 0.560 1.848 15.0 19.1 0x39 0x72\n9 0.605 1.997 13.7 21.0 0x3A 0x74\n10 0.768 2.535 9.09 30.1 0x3B 0x76\nSlave Address Register Address Data\nS 0a\ncka\nckackPA\n0A\n1A\n2\nSlave Address Register Address Slave Address Data\nS 0 1a\nckackackack S PA\n0A\n1A\n2A\n1A\n2A\n0\nSDA\nSCL\nS P\nSTART condition, or\nSTART repeat conditionSTOP condition\n39DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated(1) Addresses notlisted arereserved.\n(2) Donotalter Reserved fields from their default values.The Serial Bus protocol iscontrolled bySTART, START-Repeated, and STOP phases. ASTART occurs when\nSCL transitions Low while SDA isHigh. ASTOP occurs when SDA transitions High while SCL isalso HIGH. See\nFigure 38.\nFigure 38.START andSTOP Conditions\nTocommunicate with aremote device, thehost controller (master) sends theslave address and listens fora\nresponse from theslave. This response isreferred toasanacknowledge bit(ACK). Ifaslave onthebus is\naddressed correctly, itAcknowledges (ACKs) themaster bydriving theSDA bus LOW. Iftheaddress doesn\'t\nmatch theslave address ofadevice, itNot-acknowledges (NACKs) themaster byletting SDA bepulled HIGH.\nACKs also occur onthebuswhen data isbeing transmitted. When themaster iswriting data, theslave ACKs\nafter every data byte issuccessfully received. When themaster isreading data, themaster ACKs after every\ndata byte isreceived tolettheslave know itwants toreceive another data byte. When themaster wants tostop\nreading, itNACKs after thelastdata byte andcreates astop condition onthebus. Allcommunication onthebus\nbegins with either aStart condition oraRepeated Start condition. Allcommunication onthebusends with aStop\ncondition. AREAD isshown inFigure 39andaWRITE isshown inFigure 40.\nFigure 39.Serial Control Bus—READ\nFigure 40.Serial Control Bus—WRITE\nTosupport I2Ctransactions over theBCC. theI2CMaster located attheDS90UB928Q-Q1 deserializer must\nsupport I2Cclock stretching. Formore information onI2Cinterface requirements and throughput considerations,\nrefer toAN-2173 I2CCommunication Over FPD-Link IIIwith Bidirectional Control Channel SNLA131 .\n8.6 Register Maps\nTable 8.Serial Control BusRegisters(1)(2)\nADD\n(dec)ADD\n(hex)Register Name BitRegister\nTypeDefault\n(hex)Function Description\n0 0x00 I2CDevice ID 7:1 RW IDx Device ID 7–bitaddress ofDeserializer\nNote: Read-only unless bit0isset\n0 RW IDSetting I2CIDSetting\n0:Device IDisfrom IDxpin\n1:Register I2CDevice IDoverrides IDxpin\n40DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedRegister Maps (continued)\nTable 8.Serial Control BusRegisters(1)(2)(continued)\nADD\n(dec)ADD\n(hex)Register Name BitRegister\nTypeDefault\n(hex)Function Description\n1 0x01 Reset 7:3 0x04 Reserved\n2 RW BCEnable Back Channel Enable\n0:Disable\n1:Enable\n1 RW Digital\nRESET1Reset theentire digital block including registers\nThis bitisself-clearing.\n0:Normal operation (default)\n1:Reset\n0 RW Digital\nRESET0Reset theentire digital block except registers\nThis bitisself-clearing\n0:Normal operation (default)\n1:Reset\n2 0x02 General\nConfiguration 07 RW 0x00 OEN LVCMOS Output Enable. Self-clearing onloss of\nLOCK\n0:Disable, Tristate Outputs (default)\n1:Enable\n6 RW OEN/OSS_\nSEL\nOverrideOutput Enable andOutput Sleep State Select override\n0:Disable over-write (default)\n1:Enable over-write\n5 RW Auto Clock\nEnableOSC Clock Output. Enable Onloss oflock, OSC\nclock isoutput onto TxCLK ±\n0:Disable (default)\n1:Enable\n4 RW OSS_SEL Output Sleep State Select. Enable Select tocontrol\noutput state during lock lowperiod\n0:Disable, Tri-State Outputs (default)\n1:Enable\n3 RW BKWD\nOverrideBackwards Compatibility Mode Override\n0:Use MODE_SEL pin(default)\n1:Use register bittosetBKWD mode\n2 RW BKWD\nModeBackwards Compatibility Mode Select\n0:Backwards Compatibility Mode disabled (default)\n1:Backwards Compatibility Mode enabled\n1 RW LFMODE\nOverrideLow Frequency Mode Override\n0:Use LFMODE pin(default)\n1:User register bittosetLFMODE\n0 RW LFMODE Low Frequency Mode\n0:15MHz≤PCLK≤85MHz (default)\n1:5MHz≤PCLK <15MHz\n41DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedRegister Maps (continued)\nTable 8.Serial Control BusRegisters(1)(2)(continued)\nADD\n(dec)ADD\n(hex)Register Name BitRegister\nTypeDefault\n(hex)Function Description\n3 0x03 General\nConfiguration 17 0xF0 Reserved\n6 RW Back\nchannel\nCRC\nGenerator\nEnableBack Channel CRC Generator Enable\n0:Disable\n1:Enable (default)\n5 RW Failsafe Outputs Failsafe Mode. Determines thepulldirection\nforundriven LVCMOS inputs\n0:Pullup\n1:Pulldown (default)\n4 RW Filter\nEnableHS,VS,DEtwoclock filter. When enabled, pulses\nless than twofullPCLK cycles ontheDE,HS,andVS\ninputs willberejected\n0:Filtering disable\n1:Filtering enable (default)\n3 RW I2CPass-\nThroughI2CPass-Through Mode\nRead/Write transactions matching anyentry inthe\nDeviceAlias registers willbepassed through tothe\nremote serializer I2Cinterface.\n0:Pass-Through Disabled (default)\n1:Pass-Through Enabled\n2 RW Auto ACK Automatically Acknowledge I2Ctransactions\nindependent oftheforward channel Lock state.\n0:Disable (default)\n1:Enable\n1 RW DEGate\nRGBGate RGB data with DEsignal. InDS90UH928, RGB\ndata isgated with DEinorder toallow packetized\naudio andblock unencrypted data. InDS90UB928 or\ninBackward Compatibility mode, RGB data isnot\ngated with DEbydefault. However, toenable\npacketized audio inDS90UB928, thisbitmust beset.\nThis bithasnoeffect inDS90UH928.\n0:Pass RGB data independent ofDEinBackward\nCompatibility mode orinterfacing toDS90UB925 or\nDS90UB927\n1:Gate RGB data with DEinBackward Compatibility\nmode orinterfacing toDS90UB925 orDS90UB927\n0 Reserved\n4 0x04 BCC Watchdog\nControl7:1 RW 0xFE BCC\nWatchdog\nTimerBCC Watchdog Timer The watchdog timer allows\ntermination ofacontrol channel transaction ifitfails to\ncomplete within aprogrammed amount oftime. This\nfield sets theBidirectional Control Channel Watchdog\nTimeout value inunits of2ms.This field should not\nbesetto0.\n0 RW BCC\nWatchdog\nDisableDisable Bidirectional Control Channel Watchdog\nTimer\n0:Enable (default)\n1:Disable\n5 0x05 I2CControl 1 7 RW 0x1E I2CPass-\nAllI2CPass-Through AllTransactions. Pass alllocal I2C\ntransactions totheremote serializer.\n0:Disable (default)\n1:Enable\n6:4 RW I2CSDA\nHoldInternal I2CSDA Hold Time\nThis field configures theamount ofinternal hold time\nisprovided fortheSDA input relative totheSCL input.\nUnits are50ns.\n3:0 RW I2CFilter\nDepthI2CGlitch Filter Depth\nThis field configures themaximum width ofglitch\npulses ontheSCL andSDA inputs thatwillbe\nrejected. Units are5ns.\n42DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedRegister Maps (continued)\nTable 8.Serial Control BusRegisters(1)(2)(continued)\nADD\n(dec)ADD\n(hex)Register Name BitRegister\nTypeDefault\n(hex)Function Description\n6 0x06 I2CControl 2 7 RW 0x00 Forward\nChannel\nSequence\nErrorControl Channel Sequence Error Detected\nIndicates asequence error hasbeen detected in\nforward control channel. Itthisbitisset,anerror may\nhave occurred inthecontrol channel operation.\n6 RW Clear\nSequence\nErrorClears theSequence Error Detect bitThis bitisnot\nself-clearing.\n5 Reserved\n4:3 RW SDA Output\nDelaySDA Output Delay\nThis field configures output delay ontheSDA output.\nSetting thisvalue willincrease output delay inunits of\n50ns. Nominal output delay values forSCL toSDA\nare:\n00:250ns(default)\n01:300ns\n10:350ns\n11:400ns\n2 RW Local Write\nDisableDisable Remote Writes toLocal Registers through\nSerializer (Does notaffect remote access toI2C\nslaves)\n0:Remote write tolocal device registers (default)\n1:Stop remote write tolocal device registers\n1 RW I2CBus\nTimer\nSpeedupSpeed upI2CBus Watchdog Timer\n0:Timer expires after approximately 1s(default)\n1:Timer expires after approximately 50µs\n0 RW I2CBus\nTimer\nDisableDisable I2CBus Watchdog Timer.\nWhen theI2CWatchdog Timer may beused todetect\nwhen theI2Cbusisfree orhung upfollowing an\ninvalid termination ofatransaction. IfSDA ishigh and\nnosignaling occurs forapproximately 1second, the\nI2Cbusisassumed tobefree. IfSDA islowandno\nsignaling occurs, thedevice willattempt toclear the\nbusbydriving 9clocks onSCL\n7 0x07 Remote ID 7:1 R 0x00 Remote ID Remote Serializer ID\nRWifbit0isset\n0 RW Freeze\nDevice IDFreeze Serializer Device ID\n0:Auto-load Serializer Device ID(default)\n1:Prevent auto-loading ofSerializer Device IDfrom\ntheremote device. The IDwillbefrozen atthevalue\nwritten.\n8 0x08 Slave ID[0] 7:1 RW 0x00 Slave\nDevice ID07-bit Remote Slave Device ID0\nConfigures thephysical I2Caddress oftheremote\nI2CSlave device attached totheremote Serializer. If\nanI2Ctransaction isaddressed totheSlave Alias\nID[0], thetransaction willbere-mapped tothis\naddress before passing thetransaction across the\nBidirectional Control Channel totheSerializer.\n0 Reserved\n9 0x09 Slave ID[1] 7:1 RW 0x00 Slave\nDevice ID17-bit Remote Slave Device ID1\nConfigures thephysical I2Caddress oftheremote\nI2CSlave device attached totheremote Serializer. If\nanI2Ctransaction isaddressed totheSlave Alias\nID[1], thetransaction willbere-mapped tothis\naddress before passing thetransaction across the\nBidirectional Control Channel totheSerializer.\n0 Reserved\n43DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedRegister Maps (continued)\nTable 8.Serial Control BusRegisters(1)(2)(continued)\nADD\n(dec)ADD\n(hex)Register Name BitRegister\nTypeDefault\n(hex)Function Description\n10 0x0A Slave ID[2] 7:1 RW 0x00 Slave\nDevice ID27-bit Remote Slave Device ID2\nConfigures thephysical I2Caddress oftheremote\nI2CSlave device attached totheremote Serializer. If\nanI2Ctransaction isaddressed totheSlave Alias\nID[2], thetransaction willbere-mapped tothis\naddress before passing thetransaction across the\nBidirectional Control Channel totheSerializer.\n0 Reserved\n11 0x0B Slave ID[3] 7:1 RW 0x00 Slave\nDevice ID37-bit Remote Slave Device ID3\nConfigures thephysical I2Caddress oftheremote\nI2CSlave device attached totheremote Serializer. If\nanI2Ctransaction isaddressed totheSlave Alias\nID[3], thetransaction willbere-mapped tothis\naddress before passing thetransaction across the\nBidirectional Control Channel totheSerializer.\n0 Reserved\n12 0x0C Slave ID[4] 7:1 RW 0x00 Slave\nDevice ID47-bit Remote Slave Device ID4\nConfigures thephysical I2Caddress oftheremote\nI2CSlave device attached totheremote Serializer. If\nanI2Ctransaction isaddressed totheSlave Alias\nID[4], thetransaction willbere-mapped tothis\naddress before passing thetransaction across the\nBidirectional Control Channel totheSerializer.\n0 Reserved\n13 0x0D Slave ID[5] 7:1 RW 0x00 Slave\nDevice ID57-bit Remote Slave Device ID5\nConfigures thephysical I2Caddress oftheremote\nI2CSlave device attached totheremote Serializer. If\nanI2Ctransaction isaddressed totheSlave Alias\nID[5], thetransaction willbere-mapped tothis\naddress before passing thetransaction across the\nBidirectional Control Channel totheSerializer.\n0 Reserved\n14 0x0E Slave ID[6] 7:1 RW 0x00 Slave\nDevice ID67-bit Remote Slave Device ID6\nConfigures thephysical I2Caddress oftheremote\nI2CSlave device attached totheremote Serializer. If\nanI2Ctransaction isaddressed totheSlave Alias\nID[6], thetransaction willbere-mapped tothis\naddress before passing thetransaction across the\nBidirectional Control Channel totheSerializer.\n0 Reserved\n15 0x0F Slave ID[7] 7:1 RW 0x00 Slave\nDevice ID77-bit Remote Slave Device ID7\nConfigures thephysical I2Caddress oftheremote\nI2CSlave device attached totheremote Serializer. If\nanI2Ctransaction isaddressed totheSlave Alias\nID[7], thetransaction willbere-mapped tothis\naddress before passing thetransaction across the\nBidirectional Control Channel totheSerializer.\n0 Reserved\n16 0x10 Slave Alias[0] 7:1 RW 0x00 Slave\nDevice\nAlias 07-bit Remote Slave Alias 0\nConfigures thephysical I2Caddress oftheremote\nI2CSlave device attached totheremote Serializer. If\nanI2Ctransaction isaddressed totheSlave Alias\nID[0], thetransaction willbere-mapped totheID\naddress before passing thetransaction across the\nBidirectional Control Channel totheSerializer.\n0 Reserved\n44DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedRegister Maps (continued)\nTable 8.Serial Control BusRegisters(1)(2)(continued)\nADD\n(dec)ADD\n(hex)Register Name BitRegister\nTypeDefault\n(hex)Function Description\n17 0x11 Slave Alias[1] 7:1 RW 0x00 Slave\nDevice\nAlias 17-bit Remote Slave Alias 1\nConfigures thephysical I2Caddress oftheremote\nI2CSlave device attached totheremote Serializer. If\nanI2Ctransaction isaddressed totheSlave Alias\nID[1], thetransaction willbere-mapped totheID\naddress before passing thetransaction across the\nBidirectional Control Channel totheSerializer.\n0 Reserved\n18 0x12 Slave Alias[2] 7:1 RW 0x00 Slave\nDevice\nAlias 27-bit Remote Slave Alias 2\nConfigures thephysical I2Caddress oftheremote\nI2CSlave device attached totheremote Serializer. If\nanI2Ctransaction isaddressed totheSlave Alias\nID[2], thetransaction willbere-mapped totheID\naddress before passing thetransaction across the\nBidirectional Control Channel totheSerializer.\n0 Reserved\n19 0x13 Slave Alias[3] 7:1 RW 0x00 Slave\nDevice\nAlias 37-bit Remote Slave Alias 3\nConfigures thephysical I2Caddress oftheremote\nI2CSlave device attached totheremote Serializer. If\nanI2Ctransaction isaddressed totheSlave Alias\nID[3], thetransaction willbere-mapped totheID\naddress before passing thetransaction across the\nBidirectional Control Channel totheSerializer.\n0 Reserved\n20 0x14 Slave Alias[4] 7:1 RW 0x00 Slave\nDevice\nAlias 47-bit Remote Slave Alias 4\nConfigures thephysical I2Caddress oftheremote\nI2CSlave device attached totheremote Serializer. If\nanI2Ctransaction isaddressed totheSlave Alias\nID[4], thetransaction willbere-mapped totheID\naddress before passing thetransaction across the\nBidirectional Control Channel totheSerializer.\n0 Reserved\n21 0x15 Slave Alias[5] 7:1 RW 0x00 Slave\nDevice\nAlias 57-bit Remote Slave Alias 5\nConfigures thephysical I2Caddress oftheremote\nI2CSlave device attached totheremote Serializer. If\nanI2Ctransaction isaddressed totheSlave Alias\nID[5], thetransaction willbere-mapped totheID\naddress before passing thetransaction across the\nBidirectional Control Channel totheSerializer.\n0 Reserved\n22 0x16 Slave Alias[6] 7:1 RW 0x00 Slave\nDevice\nAlias 67-bit Remote Slave Alias 6\nConfigures thephysical I2Caddress oftheremote\nI2CSlave device attached totheremote Serializer. If\nanI2Ctransaction isaddressed totheSlave Alias\nID[6], thetransaction willbere-mapped totheID\naddress before passing thetransaction across the\nBidirectional Control Channel totheSerializer.\n0 Reserved\n23 0x17 Slave Alias[7] 7:1 RW 0x00 Slave\nDevice\nAlias 77-bit Remote Slave Alias 7\nConfigures thephysical I2Caddress oftheremote\nI2CSlave device attached totheremote Serializer. If\nanI2Ctransaction isaddressed totheSlave Alias\nID[7], thetransaction willbere-mapped totheID\naddress before passing thetransaction across the\nBidirectional Control Channel totheSerializer.\n0 Reserved\n45DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedRegister Maps (continued)\nTable 8.Serial Control BusRegisters(1)(2)(continued)\nADD\n(dec)ADD\n(hex)Register Name BitRegister\nTypeDefault\n(hex)Function Description\n24 0x18 Mailbox[0] 7:0 RW 0x00 Mailbox\nRegister 0Mailbox Register 0\nThis register may beused totemporarily store\ntemporary data, such asstatus ormulti-master\narbitration\n25 0x19 Mailbox[1] 7:0 RW 0x01 Mailbox\nRegister 1Mailbox Register 1\nThis register may beused totemporarily store\ntemporary data, such asstatus ormulti-master\narbitration\n27 0x1B Frequency\nCounter7:0 RW 0x00 Frequency\nCountFrequency Counter control\nAwrite tothisregister willenable afrequency counter\ntocount thenumber ofpixel clock during aspecified\ntime interval. The time interval isequal tothevalue\nwritten multiplied bytheoscillator clock period\n(nominally 50ns).Aread oftheregister returns the\nnumber ofpixel clock edges seen during theenabled\ninterval. The frequency counter willsaturate at0xffifit\nreaches themaximum value. The frequency counter\nwillprovide arough estimate ofthepixel clock period.\nIfthepixel clock frequency isknown, thefrequency\ncounter may beused todetermine theactual oscillator\nclock frequency.\n28 0x1C General Status 7:4 0x00 Reserved\n3 R I2SLocked I2SLock Status\n0:I2SPLL controller notlocked (default)\n1:I2SPLL controller locked toinput I2Sclock\n2 R CRC Error CRC Error Detected\n0:NoCRC errors detected\n1:CRC errors detected\n1 Reserved\n0 R LOCK Deserializer CDR andPLL Locked torecovered clock\nfrequency\n0:Deserializer notLocked (default)\n1:Deserializer Locked torecovered clock\n29 0x1D GPIO0\nConfiguration7:4 R 0x20 Revision ID Device Revision ID:\n0010: Production Device\n3 RW GPIO0\nOutput\nValueLocal GPIO Output Value This value isoutput onthe\nGPIO pinwhen theGPIO function isenabled, the\nlocal GPIO direction isOutput, andremote GPIO\ncontrol isdisabled.\n0:Output LOW (default)\n1:Output HIGH\n2 RW GPIO0\nRemote\nEnableRemote GPIO Control\n0:Disable GPIO control from remote device (default)\n1:Enable GPIO control from remote device. The\nGPIO pinwillbeanoutput, andthevalue isreceived\nfrom theremote device.\n1 RW GPIO0\nDirectionLocal GPIO Direction\n0:Output (default)\n1:Input\n0 RW GPIO0\nEnableGPIO Function Enable\n0:Enable normal operation (default)\n1:Enable GPIO operation\n46DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedRegister Maps (continued)\nTable 8.Serial Control BusRegisters(1)(2)(continued)\nADD\n(dec)ADD\n(hex)Register Name BitRegister\nTypeDefault\n(hex)Function Description\n30 0x1E GPIO1 and\nGPIO2\nConfiguration7 RW 0x00 GPIO2\nOutput\nValueLocal GPIO Output Value This value isoutput onthe\nGPIO pinwhen theGPIO function isenabled, the\nlocal GPIO direction isOutput, andremote GPIO\ncontrol isdisabled.\n0:Output LOW (default)\n1:Output HIGH\n6 RW GPIO2\nRemote\nEnableRemote GPIO Control\n0:Disable GPIO control from remote device (default)\n1:Enable GPIO control from remote device. The\nGPIO pinwillbeanoutput, andthevalue isreceived\nfrom theremote device.\n5 RW GPIO2\nDirectionLocal GPIO Direction\n0:Output (default)\n1:Input\n4 RW GPIO2\nEnableGPIO Function Enable\n0:Enable normal operation (default)\n1:Enable GPIO operation\n3 RW GPIO1\nOutput\nValueLocal GPIO Output Value This value isoutput onthe\nGPIO pinwhen theGPIO function isenabled, the\nlocal GPIO direction isOutput, andremote GPIO\ncontrol isdisabled.\n0:Output LOW (default)\n1:Output HIGH\n2 RW GPIO1\nRemote\nEnableRemote GPIO Control\n0:Disable GPIO control from remote device (default)\n1:Enable GPIO control from remote device. The\nGPIO pinwillbeanoutput, andthevalue isreceived\nfrom theremote device.\n1 RW GPIO1\nDirectionLocal GPIO Direction\n1:Input\n0:Output\n0 RW GPIO1\nEnableGPIO function enable\n1:Enable GPIO operation\n0:Enable normal operation\n31 0x1F GPIO3\nConfiguration7:4 0x00 Reserved\n3 RW GPIO3\nOutput\nValueLocal GPIO Output Value This value isoutput onthe\nGPIO pinwhen theGPIO function isenabled, the\nlocal GPIO direction isOutput, andremote GPIO\ncontrol isdisabled.\n0:Output LOW (default)\n1:Output HIGH\n2 RW GPIO3\nRemote\nEnableRemote GPIO Control\n0:Disable GPIO control from remote device (default)\n1:Enable GPIO control from remote device. The\nGPIO pinwillbeanoutput, andthevalue isreceived\nfrom theremote device.\n1 RW GPIO3\nDirectionLocal GPIO Direction\n0:Output (default)\n1:Input\n0 RW GPIO3\nEnableGPIO Function Enable\n0:Enable normal operation (default)\n1:Enable GPIO operation\n47DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedRegister Maps (continued)\nTable 8.Serial Control BusRegisters(1)(2)(continued)\nADD\n(dec)ADD\n(hex)Register Name BitRegister\nTypeDefault\n(hex)Function Description\n32 0x20 GPIO_REG5\nand\nGPIO_REG6\nConfiguration7 RW 0x00 GPIO_REG\n6Output\nValueLocal GPIO Output Value This value isoutput onthe\nGPIO pinwhen theGPIO function isenabled, andthe\nlocal GPIO direction isOutput.\n0:Output LOW (default)\n1:Output HIGH\n6 Reserved\n5 RW GPIO_REG\n6DirectionLocal GPIO Direction\n0:Output (default)\n1:Input\n4 RW GPIO_REG\n6EnableGPIO Function Enable\n0:Enable normal operation (default)\n1:Enable GPIO operation\n3 RW GPIO_REG\n5Output\nValueLocal GPIO Output Value This value isoutput onthe\nGPIO pinwhen theGPIO function isenabled, andthe\nlocal GPIO direction isOutput.\n0:Output LOW (default)\n1:Output HIGH\n2 Reserved\n1 RW GPIO_REG\n5DirectionLocal GPIO Direction\n0:Output (default)\n1:Input\n0 RW GPIO_REG\n5EnableGPIO Function Enable\n0:Enable normal operation (default)\n1:Enable GPIO operation\n33 0x21 GPIO_REG7\nand\nGPIO_REG8\nConfiguration7 RW 0x00 GPIO_REG\n8Output\nValueLocal GPIO Output Value This value isoutput onthe\nGPIO pinwhen theGPIO function isenabled, andthe\nlocal GPIO direction isOutput.\n0:Output LOW (default)\n1:Output HIGH\n6 Reserved\n5 RW GPIO_REG\n8DirectionLocal GPIO Direction\n0:Output (default)\n1:Input\n4 RW GPIO_REG\n8EnableGPIO Function Enable\n0:Enable normal operation (default)\n1:Enable GPIO operation\n3 RW GPIO_REG\n7Output\nValueLocal GPIO Output Value This value isoutput onthe\nGPIO pinwhen theGPIO function isenabled, andthe\nlocal GPIO direction isOutput.\n0:Output LOW (default)\n1:Output HIGH\n2 Reserved\n1 RW GPIO_REG\n7DirectionLocal GPIO Direction\n0:Output (default)\n1:Input\n0 RW GPO_REG\n7EnableGPIO Function Enable\n0:Enable normal operation (default)\n1:Enable GPIO operation\n48DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedRegister Maps (continued)\nTable 8.Serial Control BusRegisters(1)(2)(continued)\nADD\n(dec)ADD\n(hex)Register Name BitRegister\nTypeDefault\n(hex)Function Description\n34 0x22 Data Path\nControl7 RW 0x00 Override FC\nConfiguratio\nnOverride Configuration Loaded byForward Channel\n0:Allow forward channel loading ofthisregister\n(default)\n1:Disable loading ofthisregister from theforward\nchannel, keeping locally written values intact\nBits[6:0] areRWifthisbitisset\n6 Reserved\n5 RW DEPolarity This bitindicates thepolarity oftheDE(Data Enable)\nsignal.\n0:DEispositive (active high, idlelow) (default)\n1:DEisinverted (active low, idlehigh)\n4 RW I2S\nRepeater\nRegenRegenerate I2SData From Repeater I2SPins\n0:Output packetized audio onRGB video output pins.\n(default)\n1:Repeater regenerates I2Sfrom I2Spins\n3 RW I2S\nChannel B\nEnable\nOverrideI2SChannel BOverride\n0:SetI2SChannel BDisabled (default)\n1:SetI2SChannel BEnable from register\n2 RW 18-bit Video\nSelectVideo Color Depth Mode\n0:Select 24-bit video mode (default)\n1:Select 18-bit video mode\n1 RW I2S\nTransport\nSelectSelect I2STransport Mode\n0:Enable I2SData Island Transport (default)\n1:Enable I2SData Forward Channel Frame\nTransport\n0 RW I2S\nChannel B\nEnableI2SChannel BEnable\n0:I2SChannel Bdisabled (default)\n1:Enable I2SChannel B\n35 0x23 RxMode Status 7 0x10 Reserved\n6:4 Reserved\n3 R LFMODE\nStatusLow Frequency Mode (LFMODE) pinstatus\n0:15MHz≤TxCLKOUT ≤85MHz (default)\n1:5MHz≤TxCLKOUT <15MHz\n2 R REPEAT\nStatusRepeater Mode (REPEAT) pinStatus\n0:Non-repeater (default)\n1:Repeater\n1 R BKWD\nStatusBackward Compatible Mode (BKWD) Status\n0:Compatible toDS90UB925Q-Q1/DS90UB927Q-Q1\n(default)\n1:Backward compatible toDS90UR905/7Q\n0 R I2S\nChannel B\nStatusI2SChannel BMode (I2S_DB) Status\n0:I2S_DB inactive (default)\n1:I2S_DB active\n36 0x24 BIST Control 7:4 0x08 Reserved\n3 RW BIST Pin\nConfigBIST PinConfiguration\n0:BIST enabled from register\n1:BIST enabled from pin(default)\n2:1 RW OSC Clock\nSourceInternal OSC clock select forFunctional Mode or\nBIST. Functional Mode when PCLK isnotpresent and\n0x03[1]=1.\n00:33MHz Oscillator (default)\n01:33MHz Oscillator\nNote: InLFMODE=1, theinternal oscillator is12.5\nMHz\n0 RW BIST\nEnableBIST Control\n0:Disabled (default)\n1:Enabled\n49DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedRegister Maps (continued)\nTable 8.Serial Control BusRegisters(1)(2)(continued)\nADD\n(dec)ADD\n(hex)Register Name BitRegister\nTypeDefault\n(hex)Function Description\n37 0x25 BIST Error 7:0 R 0x00 BIST Error\nCountErrors Detected During BIST\nRecords thenumber (upto255) offorward-channel\nerrors detected during BIST. The value stored inthis\nregister isonly valid after BIST terminates (BISTEN =\n0).Resets onPDB =0orstart ofanother BIST\n(BISTEN =1).\n38 0x26 SCL High Time 7:0 RW 0x83 SCL High\nTimeI2CMaster SCL High Time\nThis field configures thehigh pulse width oftheSCL\noutput when thedeserializer istheMaster onthelocal\nI2Cbus. Units are50nsforthenominal oscillator\nclock frequency.\n39 0x27 SCL Low Time 7:0 RW 0x84 SCL Low\nTimeI2CSCL Low Time\nThis field configures thelowpulse width oftheSCL\noutput when thedeserializer istheMaster onthelocal\nI2Cbus. This value isalso used astheSDA setup\ntime bytheI2CSlave forproviding data prior to\nreleasing SCL during accesses over theBidirectional\nControl Channel. Units are50nsforthenominal\noscillator clock frequency.\n40 0x28 Data Path\nControl 27 RW 0x00 Block I2S\nAuto ConfigOverride Forward Channel Configuration\n0:Enable forward-channel loading ofthisregister\n1:Disable loading ofthisregister from theforward\nchannel, keeping local values intact\n6:4 Reserved\n3 RW Aux I2S\nEnableAuxiliary I2SChannel Enable\n0:Normal GPIO[1:0] operation\n1:Enable Aux I2Schannel onGPIO1 (AUX word\nselect) andGPIO0 (AUX data)\n2 RW I2SDisable Disable AllI2SOutputs\n0:I2SOutputs Enabled (default)\n1:I2SOutputs Disabled\n1 Reserved\n0 RW I2S\nSurroundEnable 5.1- or7.1-channel I2Saudio transport\n0:2-channel or4-channel I2Saudio isenabled as\nconfigured inregister orMODE_SEL (default)\n1:5.1- or7.1-channel audio isenabled\nNote thatI2SData Island Transport istheonly option\nforsurround audio. Also note thatinarepeater, this\nbitmay beoverridden bythein-band I2Smode\ndetection.\n50DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedRegister Maps (continued)\nTable 8.Serial Control BusRegisters(1)(2)(continued)\nADD\n(dec)ADD\n(hex)Register Name BitRegister\nTypeDefault\n(hex)Function Description\n41 0x29 FRC Control 7 RW 0x00 Timing\nMode\nSelectSelect Display Timing Mode\n0:DEonly Mode (default)\n1:Sync Mode (VS,HS)\n6 RW HSPolarity Horizontal Sync Polarity Select\n0:Active High (default)\n1:Active Low\n5 RW VSPolarity Vertical Sync Polarity Select\n0:Active High (default)\n1:Active Low\n4 RW DEPolarity Data Enable Sync Polarity Select\n0:Active High (default)\n1:Active Low\n3 RW FRC2\nEnableFRC2 Enable\n0:FRC2 disable (default)\n1:FRC2 enable\n2 RW FRC1\nEnableFRC1 Enable\n0:FRC1 disable (default)\n1:FRC1 enable\n1 RW Hi-FRC2\nEnableHi-FRC2 Enable\n0:Hi-FRC2 enable (default)\n1:Hi-FRC2 disable\n0 RW Hi-FRC1\nEnableHi-FRC1 Enable\n0:Hi-FRC1 enable (default)\n1:Hi-FRC1 disable\n42 0x2A White Balance\nControl7:6 RW 0x00 Page\nSettingControl/LUT Setting Page Select\n00:Configuration Registers (default)\n01:Red LUT\n10:Green LUT\n11:Blue LUT\n5 RW White\nBalance\nEnableWhite Balance Enable\n0:White Balance Disabled (default)\n1:White Balance Enabled\n4 RW LUT Reload\nEnableEnable LUT Reload\n0:Reload Disable (default)\n1:Reload Enable\n3:0 Reserved\n43 0x2B I2SControl 7 RW 0x00 I2SPLL\nOverrideOverride I2SPLL\n0:PLL override disabled (default)\n1:PLL override enabled\n6 RW I2SPLL\nEnableEnable I2SPLL\n0:I2SPLL isonforI2Sdata jitter cleaning (default)\n1:I2SPLL isoff.Nojitter cleaning\n5:1 Reserved\n0 RW I2SClock\nEdgeI2SClock Edge Select\n0:I2SData isstrobed ontheFalling Clock Edge\n(default)\n1:I2SData isstrobed ontheRising Clock Edge\n51DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedRegister Maps (continued)\nTable 8.Serial Control BusRegisters(1)(2)(continued)\nADD\n(dec)ADD\n(hex)Register Name BitRegister\nTypeDefault\n(hex)Function Description\n53 0x35 AEQ Control 7 0x00 Reserved\n6 RW AEQ\nRestartRestart AEQ adaptation from initial (Floor) values\n0:Normal operation (default)\n1:Restart AEQ adaptation\nNote: This bitisnotself-clearing. Itmust beset,then\nreset.\n5 RW LCBL\nOverrideOverride LCBL Mode SetbyMODE_SEL\n0:LCBL controlled byMODE_SEL pin\n1:LCBL controlled byregister\n4 RW LCBL SetLCBL Mode\n0:LCBL Mode disabled\n1:LCBL Mode enabled. AEQ Floor value iscontrolled\nfrom Adaptive EQMIN/MAX register\n3:0 Reserved\n57 0x39 PGInternal\nClock Enable7:2 0x00 Reserved\n1 RW PGINT\nCLKEnable Pattern Generator Internal Clock\nThis bitmust besettousethePattern Generator\nInternal Clock Generation\n0:Pattern Generator with external PCLK\n1:Pattern Generator with internal PCLK\nSee TIApplication Note ()fordetails\n0 Reserved\n58 0x3A I2SDIVSEL 7 RW 0x00 MCLK Div\nOverrideOverride MCLK Divider Setting\n0:Nooverride forMCLK divider (default)\n1:Override divider select forMCLK\n6:4 RW MCLK Div See Table 4\n3:0 Reserved\n59 0x3B Adaptive EQ\nStatus7:6 Reserved\n5:0 EQStatus Equalizer Status\nCurrent equalizer level setbyAEQ orOverride\nRegister\n65 0x41 Link Error Count 7:5 0x03 Reserved\n4 RW Link Error\nCount\nEnableEnable serial linkdata integrity error count\n1:Enable error count\n0:Disable\n3:0 RW Link Error\nCount\nThresholdLink error count threshold. Counter ispixel clock\nbased. CLK0, CLK1, andDCA aremonitored forlink\nerrors, iferror count isenabled Deserializer loose lock\nonce error count reaches threshold ifdisabled\nDeserializer loose lock with oneerror.\n68 0x44 Adaptive\nEqualizer\nBypass7:5 RW 0x60 EQStage 1\nSelect\nValueEQStage 1select value. Used ifadaptive EQis\nbypassed. Used ifadaptive EQisbypassed.\n4 Reserved\n3:1 RW EQStage 2\nSelect\nValueEQStage 2select value. Used ifadaptive EQis\nbypassed Used ifadaptive EQisbypassed.\n0 RW Adaptive\nEQBypassBypass Adaptive EQ\nOverrides Adaptive EQsearch andsets theEQtothe\nstatic value configured inthisregister\n0:Enable adaptive EQ(default)\n1:Disable adaptive EQ(towrite EQselect values)\n69 0x45 Adaptive EQ\nMIN/MAX7:4 RW 0x88 Reserved\n3:0 RW Adaptive\nEQFloorAdaptive Equalizer Floor Value\nSets theAEQ floor value when Long Cable Mode\n(LCBL) isenabled byregister orMODE_SEL\n52DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedRegister Maps (continued)\nTable 8.Serial Control BusRegisters(1)(2)(continued)\nADD\n(dec)ADD\n(hex)Register Name BitRegister\nTypeDefault\n(hex)Function Description\n73 0x49 Map Select 7 R 0x00 MAPSEL\nPinStatusReturns Status ofMAPSEL pin\n6 RW MAPSEL\nOverrideMap Select (MAPSEL) Setting Override\n0:MAPSEL setfrom pin\n1:MAPSEL setfrom register\n5 RW MAPSEL Map Select (MAPSEL) Setting\n0:LSBs onTxOUT3 ±\n1:MSBs onTxOUT3 ±\n4:0 Reserved\n75 0x4B LVDS Setting 7:2 0x08 Reserved\n1:0 RW LVDS VOD\nControl00:400mVdifferential (default)\n01:600mVdifferential\n86 0x56 Loop-Through\nDriver7:4 0x08 Reserved\n3 RW Loop-\nThrough\nDriver\nEnableEnable CML Loop-Through Driver\n(CMLOUTP/CMLOUTN)\n0:Enable\n1:Disable (default)\n2:0 Reserved\n100 0x64 Pattern\nGenerator\nControl7:4 RW 0x10 Pattern\nGenerator\nSelectFixed Pattern Select\nSelects thepattern tooutput when inFixed Pattern\nMode. Scaled patterns areevenly distributed across\nthehorizontal orvertical active regions. This field is\nignored when Auto-Scrolling Mode isenabled.\nxxxx: normal/inverted\n0000: Checkerboard\n0001: White/Black (default)\n0010: Black/White\n0011: Red/Cyan\n0100: Green/Magenta\n0101: Blue/Yellow\n0110: Horizontal Black-White/White-Black\n0111: Horizontal Black-Red/White-Cyan\n1000: Horizontal Black-Green/White-Magenta\n1001: Horizontal Black-Blue/White-Yellow\n1010: Vertical Black-White/White —Black\n1011: Vertically Scaled Black toRed/White toCyan\n1100: Vertical Black-Green/White-Magenta\n1101: Vertical Black-Blue/White-Yellow\n1110: Custom color (oritsinversion) configured in\nPGRS, PGGS, PGBS registers\n1111: VCOM\nSee TIApp Note AN-2198 ().\n3 Reserved\n2 RW Color Bars\nPatternEnable Color Bars Pattern\n0:Color Bars disabled (default)\n1:Color Bars enabled\nOverrides theselection from bits[7:4]\n1 RW VCOM\nPattern\nReverseReverse order ofcolor bands inVCOM pattern\n0:Color sequence from topleftis(YCBR) (default)\n1:Color sequence from topleftis(RBCY)\n0 RW Pattern\nGenerator\nEnablePattern Generator Enable\n0:Disable Pattern Generator (default)\n1:Enable Pattern Generator\nSee TIApp Note AN-2198 ().\n53DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedRegister Maps (continued)\nTable 8.Serial Control BusRegisters(1)(2)(continued)\nADD\n(dec)ADD\n(hex)Register Name BitRegister\nTypeDefault\n(hex)Function Description\n101 0x65 Pattern\nGenerator\nConfiguration7 0x00 Reserved\n6 RW Checkerboa\nrdScaleScale Checkerboard Patterns:\n0:Normal operation (each square is1x1pixel)\n(default)\n1:Scale checkered patterns (VCOM and\ncheckerboard) by8(each square is8x8pixels)\nSetting thisbitgives better visibility ofthecheckered\npatterns.\n5 RW Custom\nCheckerboa\nrdUse Custom Checkerboard Color\n0:Use white andblack intheCheckerboard pattern\n(default)\n1:Use theCustom Color andblack inthe\nCheckerboard pattern\n4 RW PG18–bit\nMode18-bit Mode Select:\n0:Enable 24-bit pattern generation. Scaled patterns\nuse256levels ofbrightness. (default)\n1:Enable 18-bit color pattern generation. Scaled\npatterns willhave 64levels ofbrightness andtheR,\nG,andBoutputs usethesixmost significant color\nbits.\n3 RW External\nClockSelect External Clock Source:\n0:Selects theinternal divided clock when using\ninternal timing (default)\n1:Selects theexternal pixel clock when using internal\ntiming. This bithasnoeffect inexternal timing mode\n(PATGEN_TSEL =0).\n2 RW Timing\nSelectTiming Select Control:\n0:thePattern Generator uses external video timing\nfrom thepixel clock, Data Enable, Horizontal Sync,\nandVertical Sync signals. (default)\n1:The Pattern Generator creates itsown video timing\nasconfigured inthePattern Generator Total Frame\nSize, Active Frame Size. Horizontal Sync Width,\nVertical Sync Width, Horizontal Back Porch, Vertical\nBack Porch, andSync Configuration registers.\n1 RW Color Invert Enable Inverted Color Patterns:\n0:Donotinvert thecolor output. (default)\n1:Invert thecolor output.\n0 RW Auto Scroll Auto Scroll Enable:\n0:The Pattern Generator retains thecurrent pattern.\n(default)\n1:The Pattern Generator willautomatically move to\nthenext enabled pattern after thenumber offrames\nspecified inthePattern Generator Frame Time\n(PGFT) register.\nSee TIApp Note AN-2198 ().\n102 0x66 PGIA 7:0 RW 0x00 PGIndirect\nAddressThis 8-bit field sets theindirect address foraccesses\ntoindirectly-mapped registers. Itshould bewritten\nprior toreading orwriting thePattern Generator\nIndirect Data register.\nSee TIApp Note AN-2198 ().\n103 0x67 PGID 7:0 RW 0x00 PGIndirect\nDataWhen writing toindirect registers, thisregister\ncontains thedata tobewritten. When reading from\nindirect registers, thisregister contains theread back\nvalue.\nSee TIApp Note AN-2198 ().\n54DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedRegister Maps (continued)\nTable 8.Serial Control BusRegisters(1)(2)(continued)\nADD\n(dec)ADD\n(hex)Register Name BitRegister\nTypeDefault\n(hex)Function Description\n110 0x6E GPI PinStatus\n17 R 0x00 GPI7 Pin\nStatusGPI7 PinStatus. Readable when REG_GPIO7 isset\nasaninput.\n6 R GPI6 Pin\nStatusGPI6 PinStatus. Readable when REG_GPIO6 isset\nasaninput.\n5 R GPI5 Pin\nStatusGPI5 PinStatus. Readable when REG_GPIO5 isset\nasaninput.\n4 Reserved\n3 R GPI3 Pin\nStatusGPI3 PinStatus. Readable when GPIO3 issetasan\ninput.\n2 R GPI2 Pin\nStatusGPI2 PinStatus. Readable when GPIO2 issetasan\ninput.\n1 R GPI1 Pin\nStatusGPI1 PinStatus. Readable when GPIO1 issetasan\ninput.\n0 R GPI0 Pin\nStatusGPI0 PinStatus. Readable when GPIO0 issetasan\ninput.\n111 0x6F GPI PinStatus\n27:1 0x00 Reserved\n0 R GPI8 Pin\nStatusGPI8 PinStatus. Readable when REG_GPIO8 isset\nasaninput.\n240 0xF0 RXID 7:0 R 0x5F ID0 First byte IDcode, ‘_’\n241 0xF1 7:0 R 0x55 ID1 Second byte ofIDcode, ‘U’\n242 0xF2 7:0 R 0x42 ID2 Third byte ofIDcode. \'B\'\n243 0xF3 7:0 R 0x39 ID3 Forth byte ofIDcode: ‘9’\n244 0xF4 7:0 R 0x32 ID4 Fifth byte ofIDcode: “2”\n245 0xF5 7:0 R 0x38 ID5 Sixth byte ofIDcode: “8”\n55DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe DS90UB928Q-Q1 deserializer, inconjunction with aDS90UB925Q-Q1 orDS90UB927Q-Q1 serializer,\nprovides asolution fordistribution ofdigital video andaudio within automotive infotainment systems. Itconverts a\nhigh-speed serialized interface with anembedded clock, delivered over asingle signal pair(FPD-Link III),tofour\nLVDS data/control streams, one LVDS clock pair (FPD-Link), and I2Saudio data. The serial busscheme, FPD-\nLink III,supports high-speed forward channel data transmission and low-speed fullduplex back channel\ncommunication over asingle differential link. Consolidation ofaudio, video data and control over asingle\ndifferential pair reduces theinterconnect size and weight, while also eliminating skew issues and simplifying\nsystem design.\n9.2 Typical Application\nFigure 41shows atypical application oftheDS90UB928Q-Q1 deserializer foran85MHz 24-bit color display\napplication. Inputs utilize 0.1µFcoupling capacitors totheline, andthedeserializer provides internal termination.\nThe voltage rating ofthecoupling capacitors must be≥50Vand useasmall body capacitor size, such as0402\nor0602, tohelp ensure good signal integrity. The FPD-Link LVDS differential outputs require 100Ωtermination\nresistors atthereceiving device ordisplay.\nBypass capacitors must beplaced near thepower supply pins. Ataminimum, three 4.7μFcapacitors, one\nplaced ateach power supply pin, arerequired forlocal device bypassing. Ifadditional bypass capacitors are\nused, place thesmaller value components closer tothepin. Ferrite beads arerequired onthetwo supplies\n(VDD33 andVDDIO)foreffective noise suppression. Connect pins VDD33_A andVDD33_B directly toensure ESD\nperformance. The interface tothedisplay isFPD-Link LVDS. The VDDIO pinmay beconnected to3.3Vor1.8\nV.Place adelay capacitor (>10µF)and pullup resistor (10kΩ)onthePDB signal todelay theenabling ofthe\ndevice until power isstable.\nPDBRIN+\nRIN-CAPL12\nCMF\nDAP (GND)CAPP12 CAPR12VDD33_A3.3V DS90UB928Q-Q1\nC5\nC8\nC1\nC2\nNOTE:\nFB1-FB2 (Optional): Impedance = 1k Q,\n                                 Low DC resistance (<1 Q)\nC1-C3 = 0.1 µF (50 WV; C1, C2: 0402; C3: 0603)\nC4-C13 = 4.7 µF\nC14 = > 10 µF\nR1 and R2 (see IDx Resistor Value Table)\nR3 and R4 (see MODE_SEL Resistor Value Table)\nR5 = 10k Q\nRPU = 4.7kQ\nRTERM = 100QFPD-Link\nInterfaceSerial\nFPD-Link III\nInterface\nINTB_IN\nI2S_CLK\nI2S_WC\nI2S_DxSCL\nSDAIDx3.3V / 1.8V\nRESxC6\nC14VDDIO\nFB1 FB2\nC9C4\nC3\nVDD33RPU\nRPUVDD33\nR2R1R5VDD33 or VDDIO=3.3V±0.3VC10CAPLV25 VDD33_B\nCAPLV12C7\nC12C11\nTxCLKOUT-\nTxCLKOUT+\nTxOUT3-\nTxOUT3+\nTxOUT2-\nTxOUT2+\nTxOUT1-\nTxOUT1+\nTxOUT0-\nTxOUT0+RTERMRTERM\nRTERM\nRTERM\nRTERM\n4BISTEN\nMAPSEL\nLFMODELVCMOS\nControl \nInterfaceCAPI2S\nC13\nMCLKPASS\nLOCK\nOSS_SELOEN\nVDD33\nR4R3\nMODE_SELI2S / GPIO \nInterfaceGPIO[1:0]CMLOUTP\nCMLOUTN\n56DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedTypical Application (continued)\nFigure 41.Typical Connection Diagram\nPDB  \n100Q STP Cable\nPASS OSS_SEL\nMAPSELLOCKRGB Style Display InterfaceLVDS Display\n720p or\nGraphic \nProcessor\n DS90UB927Q\nSerializerDS90UB928Q\nDeserializerFPD-Link III \n1 Pair/AC Coupled\nLFMODEVDDIO \n(1.8V or 3.3V) FPD-Link\n(OpenLDI)\nCMFFPD-Link\nRxIN1+/-\nRxCLKIN+/-RxIN2+/-\nRxIN0+/-RxIN3+/-\nTxOUT1+/-\nTxCLKOUT+/-TxOUT2+/-\nTxOUT0+/-TxOUT3+/-VDDIO \n(1.8V or 3.3V) \nSDA\nIDxSCLHOST\nGraphics\nProcessorDOUT+\nDOUT-RIN+\nRIN-\nSDA\nIDxSCLI2S AUDIO \n(Surround)\nMCLK6 I2S AUDIO \n(Surround)6CMFOEN\nPDB\nREPEAT\nBACKWDVDD33 \n(3.3V) VDD33 \n(3.3V) \nREPEAT\nBISTEN\nMODE_SELMAPSEL\nLFMODE\n57DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedTypical Application (continued)\nFigure 42.Typical Display System Diagram\n9.2.1 Design Requirements\nForthetypical design application, usethefollowing asinput parameters:\nTable 9.Design Parameters\nDESIGN PARAMETER EXAMPLE VALUE\nVDDIO 1.8Vor3.3V\nVDD33 3.3V\nACCoupling Capacitor forRIN± 100nF\nPCLK Frequency 78MHz\n9.2.2 Detailed Design Procedure\n9.2.2.1 Transmission Media\nThe DS90UB927Q-Q1 and DS90UB928Q-Q1 chipset isintended tobeused inapoint-to-point configuration\nthrough ashielded twisted pair cable. The serializer and deserializer provide internal termination tominimize\nimpedance discontinuities. The interconnect (cable and connector) between theserializer and deserializer must\nhave adifferential impedance of100Ω.The maximum length ofcable that can beused isdependant onthe\nquality ofthe cable (gauge, impedance), connector, board (discontinuities, power plane), the electrical\nenvironment (forexample, power stability, ground noise, input clock jitter, PCLK frequency, andsoforth.) andthe\napplication environment.\nThe resulting signal quality atthereceiving end ofthetransmission media may beassessed bymonitoring the\ndifferential eyeopening oftheserial data stream. The Receiver CML Monitor Driver Output Specifications define\ntheacceptable data eyeopening width (EW)and eyeopening height (EH).Adifferential probe should beused to\nmeasure across thetermination resistor of100Ωbetween theCMLOUTP andCMLOUTN pins.\n9.2.2.2 Display Application\nThe DS90UB928Q-Q1, inconjunction with theDS90UB925Q-Q1 orDS90UB927Q-Q1, isintended forinterfacing\nwith ahost (graphics processor) andadisplay supporting 24-bit color depth (RGB888) andhigh-definition (720p)\ndigital video format. Itcanreceive an8-bit RGB stream with apixel clock rate upto85MHz together with three\ncontrol bits(VS, HS,andDE) andfour I2Saudio streams.\nInput to Serializer\nOutput at Deserializer\n58DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated9.2.3 Application Curves\nFigure 43.78-MHz Clock atSerializer andDeserializer Figure 44.CMLOUT ofDeserializer from 48MHz Input\nClock\n9.3 AVMute Prevention\nThe DS90UB928Q-Q1 may inadvertently enter theAVMUTE state iftheserializer sends video data during\nblanking period (DE =L)with aspecific data pattern (24’h666666). Once thedevice enters theAVMUTE state,\nthedevice mutes both audio and video outputs resulting inablack display screen. Setting thegate DERegister\n0x04[4] ontheserializer willprevent video signals from being sent during theblanking interval. This willensure\nAVMUTE mode isnotentered during normal operation.\nIfunexpected AVMUTE state isseen, itisrecommended toverify checking thedata path control setting ofthe\npaired Serializer. This setting isnotaccessible from DS90UB928Q-Q1.\n9.4 OEN Toggling Limitation\nEON should beenabled LVDS outputs after PDB turns tohigh state andtheinternal circuit isstabled. Since OEN\nfunction isasynchronous signal totheinternal digital blocks, repeated byOEN toggling may result inhorizontal\npixel shift attheLVDS output. TOavoid this, recommend toreset byprogramming Register 0x01[0] fordigital\nblocks after OEN turn toONstate.\n10Power Supply Recommendations\n10.1 Power UpRequirements andPDB Pin\nWhen VDDIO and VDD33 arepowered separately, theVDDIO supply (1.8V or3.3V) should ramp 100us before\ntheother supply, VDD33. IfVDDIO istied with VDD33, both supplies may ramp atthesame time. The VDDs\n(VDD33 and VDDIO) supply ramp should befaster than 1.5mswith amonotonic rise. IfthePDB pinisnot\ncontrolled byamicrocontroller, alarge capacitor onthepinisneeded toensure PDB arrives after alltheVDDs\nhave settled totherecommended operating voltage. When PDB pinispulled toVDDIO =3.0V to3.6V or\nVDD33, itisrecommended tousea10kΩpull-up anda>10uFcaptoGND todelay thePDB input signal.\nAminimum lowpulse of2ms isrequired when toggling thePDB pintoperform ahard reset.\nAllinputs must notbedriven until VDD33 andVDDIO hasreached itssteady state value.\nVDDIO\nVDD33\nPDB(*)VDD33\nVPDB_LOW\n (*) It is recommended to assert PDB (active High) with a microcontroller rat her than an RC filter \nnetwork to help ensure proper sequencing of PDB pin after settl ing of power supplies.VPDB_HIGHt0\nt1t3\nt4GND\nGND\nGND\n59DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedPower UpRequirements andPDB Pin(continued)\nFigure 45.Power Sequence\nTable 10.Power-Up Sequencing Constraints\nSymbol Description Test Conditions Min Typ Max Units\nVDDIO VDDIO voltage range3.0 3.6 V\n1.71 1.89 V\nVDD33 VDD33 voltage range 3.0 3.6 V\nVPDB_LOWPDB LOW threshold\nNote: VPDBmust notexceed\nlimit forrespective I/Ovoltage\nbefore 90% voltage ofVDD33VDDIO =3.3V ±10% 0.8 V\nVPDB_HIGH PDB HIGH threshold VDDIO =3.3V ±10% 2.0 V\nt0 VDDIO risetimeThese time constants arespecified for\nrisetime ofpower supply voltage ramp\n(10% -90%)0.05 1.5 ms\nt3 VDD33 risetimeThese time constants arespecified for\nrisetime ofpower supply voltage ramp\n(10% -90%)0.05 1.5 ms\nt1 VDD33 delay timeVILofrising edge (VDDIO )toVILof\nrising edge (VDD33)\nThe power supplies may beramped\nsimultaneously. Ifsequenced, VDDIO\nmust befirst.0 ms\nt4 Startup timeThe part ispowered upafter thestartup\ntime haselapsed from themoment PDB\ngoes HIGH. Local I2Cisavailable to\nread/write DS90Ux928Q-Q1 registers\nafter thistime.1 ms\n60DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated11Layout\n11.1 Layout Guidelines\nCircuit board layout and stack-up fortheLVDS serializer and deserializer devices must bedesigned toprovide\nlow-noise power tothedevice. Good layout practice also separates high frequency orhigh-level inputs and\noutputs tominimize unwanted stray noise, feedback, and interference. Power system performance may be\ngreatly improved byusing thindielectrics (2to4mil)forpower /ground sandwiches. This arrangement utilizes\ntheplane capacitance forthePCB power system and has low inductance, which has proven effectiveness\nespecially athigh frequencies, and makes thevalue and placement ofexternal bypass capacitors less critical.\nExternal bypass capacitors must include both RFceramic andtantalum electrolytic types. RFcapacitors may use\nvalues intherange of0.01μFto10μF.Tantalum capacitors may beinthe2.2μFto10μFrange. The voltage\nrating ofthecapacitors must beatleast 5Xthepower supply voltage being used.\nTIrecommends LCC surface mount capacitors due totheir smaller parasitic properties. When using multiple\ncapacitors persupply pin,locate thesmaller value closer tothepin.TIrecommends alarge bulk capacitor atthe\npoint ofpower entry, which smooths lowfrequency switching noise. Connect power and ground pins directly to\nthepower and ground planes with bypass capacitors connected totheplane with viaonboth ends ofthe\ncapacitor. Connecting power orground pins toanexternal bypass capacitor increases theinductance ofthe\npath. TIrecommends asmall body size X7R chip capacitor, such as0603 or0805, forexternal bypass. Because\nasmall body sized capacitor has less inductance. The user must pay attention totheresonance frequency of\nthese external bypass capacitors, usually intherange of20MHz to30MHz. Toprovide effective bypassing,\nmultiple capacitors areoften used toachieve lowimpedance between thesupply rails over thefrequency of\ninterest. Athigh frequency, itisalso acommon practice touse two vias from power and ground pins tothe\nplanes, reducing theimpedance athigh frequency.\nSome devices provide separate power andground pins fordifferent portions ofthecircuit. This isdone toisolate\nswitching noise effects between different sections ofthecircuit. Separate planes onthePCB aretypically not\nrequired. Putinxref toPinFunctions table typically provide guidance onwhich circuit blocks areconnected to\nwhich power pinpairs. Insome cases, anexternal filter may beused toprovide clean power tosensitive circuits\nsuch asPLLs. This device requires only onecommon ground plane toconnect alldevice related ground pins.\nUse atleast afour layer board with apower and ground planes. Locate LVCMOS signals away from theLVDS\nlines toprevent coupling from theLVCMOS lines totheLVDS lines. Closely coupled differential lines of100Ω\naretypically recommended forLVDS interconnect. The closely coupled lines help toensure that coupled noise\nwillappear ascommon mode andthus isrejected bythereceivers. The tightly coupled lines also radiate less.\nAtleast 9thermal vias arenecessary from thedevice center DAP totheground plane. They connect thedevice\nground tothePCB ground plane, aswell asconduct heat from theexposed pad ofthepackage tothePCB\nground plane. More information ontheWQFN package, including PCB design and manufacturing requirements,\nisprovided inAN-1187 Leadless Leadframe Package (LLP) SNOA401 .\nStencil parameters such asaperture area ratio and thefabrication process have asignificant impact onpaste\ndeposition. Inspection ofthestencil prior toplacement oftheWQFN package ishighly recommended toimprove\nboard assembly yields. Iftheviaand aperture openings are notcarefully monitored, thesolder may flow\nunevenly through theDAP. Stencil parameters foraperture opening andvialocations areshown below:\nTable 11.NoPullback WQFN Stencil Aperture Summary\nDEVICE PIN\nCOUNTMKT Dwg PCB I/O\nPadSize\n(mm)PCB\nPITCH\n(mm)PCB DAP\nSIZE (mm)STENCIL I/O\nAPERTURE\n(mm)STENCIL DAP\nAperture (mm)NUMBER of\nDAP\nAPERTURE\nOPENINGS\nDS90UB928Q-\nQ148 RHS0048A 0.25 x0.4 0.5 5.1x5.1 0.25 x0.6 5.1x5.1 1\nFigure 46shows thePCB layout example derived from thelayout design oftheDS90UB928QEVM evaluation\nboard. The graphic and layout description are used todetermine both proper routing and proper solder\ntechniques when designing theSerializer board.\nLength-Matched\nOpenLDI Traces\nHigh-Speed Traces\nAC Capacitors\n61DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated11.1.1 CML Interconnect Guidelines\nSee Application Note 1108 Channel-Link PCB and Interconnect Design-In Guidelines SNLA008 and\nApplication Note 905Transmission Line RAPIDESIGNER Operation and Applications Guide SNLA035 for\nfulldetails.\n•Use 100Ωcoupled differential pairs\n•Use theS/2S/3S ruleinspacings\n––S=space between thepair\n––2S=space between pairs\n––3S=space toLVCMOS signal\n•Minimize thenumber ofVias\n•Use differential connectors when operating above 500Mbps linespeed\n•Maintain balance ofthetraces\n•Minimize skew within thepair\n•Terminate asclose totheTXoutputs andRXinputs aspossible\nAdditional general guidance canbefound intheLVDS Owner ’sManual (SNLA187 ).\n11.2 Layout Example\nFigure 46.DS90UB928Q-Q1 Deserializer Example Layout\nMECHANICAL DATA\nRHS0048A\nwww.ti.comSQA48A (Rev B)\n62DS90UB928Q-Q1\nSNLS417C –MARCH 2013 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments IncorporatedLayout Example (continued)\nFigure 47.48-Pin WQFN Stencil Example ofViaandOpening Placement\n63DS90UB928Q-Q1\nwww.ti.com SNLS417C –MARCH 2013 –REVISED JULY 2016\nProduct Folder Links: DS90UB928Q-Q1Submit Documentation Feedback Copyright ©2013 –2016, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nForrelated documentation seethefollowing:\n•AN-1108 Channel-Link PCB andInterconnect Design-In Guidelines ,SNLA008\n•AN-905 Transmission Line RAPIDESIGNER Operation andApplications Guide ,SNLA035\n•AN-1187 Leadless Leadframe Package (LLP) ,SNOA401\n•LVDS Owner ’sManual ,SNLA187\n•AN-2173 I2CCommunication Over FPD-Link IIIwith Bidirectional Control Channel ,SNLA131\n12.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications and donotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nDS90UB928QSQ/NOPB ACTIVE WQFN RHS 481000RoHS & Green SN Level-3-260C-168 HR -40 to 105 UB928QSQ\nDS90UB928QSQE/NOPB ACTIVE WQFN RHS 48250RoHS & Green SN Level-3-260C-168 HR -40 to 105 UB928QSQ\nDS90UB928QSQX/NOPB ACTIVE WQFN RHS 482500RoHS & Green SN Level-3-260C-168 HR -40 to 105 UB928QSQ\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2In no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 30-May-2024\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nDS90UB928QSQ/NOPB WQFN RHS 481000 330.0 16.4 7.37.31.312.016.0 Q1\nDS90UB928QSQE/NOPB WQFN RHS 48250 178.0 16.4 7.37.31.312.016.0 Q1\nDS90UB928QSQX/NOPB WQFN RHS 482500 330.0 16.4 7.37.31.312.016.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 30-May-2024\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nDS90UB928QSQ/NOPB WQFN RHS 481000 356.0 356.0 36.0\nDS90UB928QSQE/NOPB WQFN RHS 48250 208.0 191.0 35.0\nDS90UB928QSQX/NOPB WQFN RHS 482500 356.0 356.0 36.0\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC\nSEE TERMINAL\nDETAIL\n48X 0.30\n0.185.1 0.1\n48X 0.50.30.80.7\n(A) TYP0.050.00\n44X 0.5\n2X\n5.52X 5.5A7.156.85 B\n7.156.85\n0.300.180.50.3\n(0.2)WQFN - 0.8 mm max height RHS0048A\nPLASTIC QUAD FLATPACK - NO LEAD\n4214990/B   04/2018DIM A\nOPT 1\n OPT 2\n(0.1) (0.2)PIN 1 INDEX AREA\n0.08 CSEATING PLANE\n11225\n3613 24\n48 37\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05EXPOSEDTHERMAL PAD\n49 SYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  1.800\nDETAIL\nOPTIONAL TERMINAL\nTYPICAL\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND48X (0.25)48X (0.6)\n(0.2) TYP\nVIA44X (0.5)\n(6.8)\n(6.8)(1.25) TYP(5.1)\n(R0.05)\nTYP\n(1.25)\nTYP(1.05) TYP\n(1.05)\nTYPWQFN - 0.8 mm max height RHS0048A\nPLASTIC QUAD FLATPACK - NO LEAD\n4214990/B   04/2018SYMM\n1\n12\n13 24253637 48\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:12X\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.49\nSOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALMETAL EDGE\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n48X (0.6)\n48X (0.25)\n44X (0.5)\n(6.8)(6.8)\n16X\n(1.05)(0.625) TYP\n(R0.05) TYP(1.25)\nTYP(1.25)\nTYP\n(0.625) TYPWQFN - 0.8 mm max height RHS0048A\nPLASTIC QUAD FLATPACK - NO LEAD\n4214990/B   04/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  49\nSYMMMETALTYP\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 49\n68% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:15XSYMM1\n12\n13 24253637 48\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 4, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: DS90UB928QSQ/NOPB

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - VDD33: 3.0V to 3.6V
  - VDDIO: 1.8V or 3.3V

- **Current Ratings:**
  - Supply Current (IDD1): 190 mA (max at 85 MHz)
  - Supply Current (IDDIO): 1 mA (max at 3.6V)

- **Power Consumption:**
  - IDD33: 185 mA (typical)
  - IDDIO: 0.1 mA (typical)

- **Operating Temperature Range:**
  - -40°C to +105°C

- **Package Type:**
  - WQFN (48 pins)

- **Special Features:**
  - Qualified for automotive applications (AEC-Q100)
  - Bidirectional control channel interface with I2C compatibility
  - Supports high-definition (720p) digital video
  - Adaptive cable equalization
  - Built-in self-test (BIST) feature
  - Image enhancement features (white balance, dithering)
  - Backward compatibility with FPD-Link II serializers

- **Moisture Sensitive Level (MSL):**
  - Level 3 per JEDEC J-STD-020E

#### Description:
The **DS90UB928QSQ/NOPB** is a high-speed deserializer designed for automotive applications, specifically for the distribution of digital video and audio within infotainment systems. It converts a serialized interface with an embedded clock, delivered over a single signal pair (FPD-Link III), into multiple LVDS data/control streams and I2S audio data. This device is intended to work in conjunction with serializers like the DS90UB925Q-Q1 or DS90UB927Q-Q1.

#### Typical Applications:
- **Automotive Displays:** Used in navigation systems and rear-seat entertainment systems.
- **Driver Assistance Systems:** Facilitates video data transmission for camera systems.
- **Surround Sound Audio Systems:** Supports multiple I2S audio outputs for enhanced audio experiences.
- **General Video Processing:** Suitable for high-definition video applications requiring robust data transmission.

The DS90UB928QSQ/NOPB is particularly beneficial in reducing interconnect size and weight while eliminating skew issues, thus simplifying system design. Its features like adaptive equalization and built-in self-test capabilities enhance reliability and performance in automotive environments.