{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1651116670235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1651116670235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 11:31:10 2022 " "Processing started: Thu Apr 28 11:31:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1651116670235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1651116670235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BDCDrv -c BDCDrv " "Command: quartus_map --read_settings_files=on --write_settings_files=off BDCDrv -c BDCDrv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1651116670235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1651116670466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_clk_prescale.v 1 1 " "Found 1 design units, including 1 entities, in source file top_clk_prescale.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_clk_prescale " "Found entity 1: top_clk_prescale" {  } { { "top_clk_prescale.v" "" { Text "G:/github/BDCDriver/BDCDrv/top_clk_prescale.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116670504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116670504 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 upload_data.v(48) " "Verilog HDL Expression warning at upload_data.v(48): truncated literal to match 8 bits" {  } { { "upload_data.v" "" { Text "G:/github/BDCDriver/BDCDrv/upload_data.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1651116670504 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 upload_data.v(49) " "Verilog HDL Expression warning at upload_data.v(49): truncated literal to match 8 bits" {  } { { "upload_data.v" "" { Text "G:/github/BDCDriver/BDCDrv/upload_data.v" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1651116670505 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 upload_data.v(50) " "Verilog HDL Expression warning at upload_data.v(50): truncated literal to match 8 bits" {  } { { "upload_data.v" "" { Text "G:/github/BDCDriver/BDCDrv/upload_data.v" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1651116670505 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 upload_data.v(51) " "Verilog HDL Expression warning at upload_data.v(51): truncated literal to match 8 bits" {  } { { "upload_data.v" "" { Text "G:/github/BDCDriver/BDCDrv/upload_data.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1651116670505 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 upload_data.v(52) " "Verilog HDL Expression warning at upload_data.v(52): truncated literal to match 8 bits" {  } { { "upload_data.v" "" { Text "G:/github/BDCDriver/BDCDrv/upload_data.v" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1651116670505 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 upload_data.v(53) " "Verilog HDL Expression warning at upload_data.v(53): truncated literal to match 8 bits" {  } { { "upload_data.v" "" { Text "G:/github/BDCDriver/BDCDrv/upload_data.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1651116670505 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 upload_data.v(54) " "Verilog HDL Expression warning at upload_data.v(54): truncated literal to match 8 bits" {  } { { "upload_data.v" "" { Text "G:/github/BDCDriver/BDCDrv/upload_data.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1651116670505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upload_data.v 1 1 " "Found 1 design units, including 1 entities, in source file upload_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 upload_data " "Found entity 1: upload_data" {  } { { "upload_data.v" "" { Text "G:/github/BDCDriver/BDCDrv/upload_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116670505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116670505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bdcdrv.v 1 1 " "Found 1 design units, including 1 entities, in source file bdcdrv.v" { { "Info" "ISGN_ENTITY_NAME" "1 BDCDrv " "Found entity 1: BDCDrv" {  } { { "BDCDrv.v" "" { Text "G:/github/BDCDriver/BDCDrv/BDCDrv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116670506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116670506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "power_on_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file power_on_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 power_on_reset " "Found entity 1: power_on_reset" {  } { { "power_on_reset.v" "" { Text "G:/github/BDCDriver/BDCDrv/power_on_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116670507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116670507 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "led_drive.v(35) " "Verilog HDL information at led_drive.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "led_drive.v" "" { Text "G:/github/BDCDriver/BDCDrv/led_drive.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1651116670508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file led_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_drive " "Found entity 1: led_drive" {  } { { "led_drive.v" "" { Text "G:/github/BDCDriver/BDCDrv/led_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116670508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116670508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_driver " "Found entity 1: pwm_driver" {  } { { "pwm_driver.v" "" { Text "G:/github/BDCDriver/BDCDrv/pwm_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116670509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116670509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrate_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file baudrate_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate_generate " "Found entity 1: baudrate_generate" {  } { { "baudrate_generate.v" "" { Text "G:/github/BDCDriver/BDCDrv/baudrate_generate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116670510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116670510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "G:/github/BDCDriver/BDCDrv/uart_tx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116670511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116670511 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_1hz.v(10) " "Verilog HDL information at clk_1hz.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "clk_1hz.v" "" { Text "G:/github/BDCDriver/BDCDrv/clk_1hz.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1651116670511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk1hz " "Found entity 1: clk1hz" {  } { { "clk_1hz.v" "" { Text "G:/github/BDCDriver/BDCDrv/clk_1hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116670512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116670512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file single_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_pulse " "Found entity 1: single_pulse" {  } { { "single_pulse.v" "" { Text "G:/github/BDCDriver/BDCDrv/single_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116670512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116670512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "G:/github/BDCDriver/BDCDrv/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116670513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116670513 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rxclk_sync_to_txclk.v(23) " "Verilog HDL information at rxclk_sync_to_txclk.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "rxclk_sync_to_txclk.v" "" { Text "G:/github/BDCDriver/BDCDrv/rxclk_sync_to_txclk.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1651116670514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxclk_sync_to_txclk.v 1 1 " "Found 1 design units, including 1 entities, in source file rxclk_sync_to_txclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxclk_sync_to_txclk " "Found entity 1: rxclk_sync_to_txclk" {  } { { "rxclk_sync_to_txclk.v" "" { Text "G:/github/BDCDriver/BDCDrv/rxclk_sync_to_txclk.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116670514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116670514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_fifo " "Found entity 1: rx_fifo" {  } { { "rx_fifo.v" "" { Text "G:/github/BDCDriver/BDCDrv/rx_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116670515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116670515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_100mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_100mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_100mhz " "Found entity 1: pll_100mhz" {  } { { "pll_100mhz.v" "" { Text "G:/github/BDCDriver/BDCDrv/pll_100mhz.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116670517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116670517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h2l_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file h2l_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 H2L_Detect " "Found entity 1: H2L_Detect" {  } { { "h2l_detect.v" "" { Text "G:/github/BDCDriver/BDCDrv/h2l_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116670518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116670518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_bps_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_bps_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_bps_module " "Found entity 1: rx_bps_module" {  } { { "rx_bps_module.v" "" { Text "G:/github/BDCDriver/BDCDrv/rx_bps_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116670518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116670518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_core.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_core " "Found entity 1: rx_core" {  } { { "rx_core.v" "" { Text "G:/github/BDCDriver/BDCDrv/rx_core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116670519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116670519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_module " "Found entity 1: rx_module" {  } { { "rx_module.v" "" { Text "G:/github/BDCDriver/BDCDrv/rx_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116670520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116670520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_ctl_by_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file led_ctl_by_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_ctl_by_uart " "Found entity 1: led_ctl_by_uart" {  } { { "led_ctl_by_uart.v" "" { Text "G:/github/BDCDriver/BDCDrv/led_ctl_by_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116670521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116670521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_module.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_module " "Found entity 1: pwm_module" {  } { { "pwm_module.v" "" { Text "G:/github/BDCDriver/BDCDrv/pwm_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116670522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116670522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_parser.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_parser.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_parser " "Found entity 1: uart_parser" {  } { { "uart_parser.v" "" { Text "G:/github/BDCDriver/BDCDrv/uart_parser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116670523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116670523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_data_stp BDCDrv.v(73) " "Verilog HDL Implicit Net warning at BDCDrv.v(73): created implicit net for \"rx_data_stp\"" {  } { { "BDCDrv.v" "" { Text "G:/github/BDCDriver/BDCDrv/BDCDrv.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651116670524 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "led_ctl_by_uart " "Elaborating entity \"led_ctl_by_uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1651116670747 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bps_clkx4 led_ctl_by_uart.v(6) " "Output port \"bps_clkx4\" at led_ctl_by_uart.v(6) has no driver" {  } { { "led_ctl_by_uart.v" "" { Text "G:/github/BDCDriver/BDCDrv/led_ctl_by_uart.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1651116670748 "|led_ctl_by_uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "power_on_reset power_on_reset:u0 " "Elaborating entity \"power_on_reset\" for hierarchy \"power_on_reset:u0\"" {  } { { "led_ctl_by_uart.v" "u0" { Text "G:/github/BDCDriver/BDCDrv/led_ctl_by_uart.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651116670749 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_prescale.v(13) " "Verilog HDL information at clk_prescale.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "clk_prescale.v" "" { Text "G:/github/BDCDriver/BDCDrv/clk_prescale.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1651116670755 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_prescale.v 1 1 " "Using design file clk_prescale.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_prescale " "Found entity 1: clk_prescale" {  } { { "clk_prescale.v" "" { Text "G:/github/BDCDriver/BDCDrv/clk_prescale.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116670755 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1651116670755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_prescale clk_prescale:inst_clk_prescale " "Elaborating entity \"clk_prescale\" for hierarchy \"clk_prescale:inst_clk_prescale\"" {  } { { "led_ctl_by_uart.v" "inst_clk_prescale" { Text "G:/github/BDCDriver/BDCDrv/led_ctl_by_uart.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651116670756 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 clk_prescale.v(17) " "Verilog HDL assignment warning at clk_prescale.v(17): truncated value with size 8 to match size of target (1)" {  } { { "clk_prescale.v" "" { Text "G:/github/BDCDriver/BDCDrv/clk_prescale.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1651116670781 "|led_ctl_by_uart|clk_prescale:inst_clk_prescale"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_module rx_module:u1 " "Elaborating entity \"rx_module\" for hierarchy \"rx_module:u1\"" {  } { { "led_ctl_by_uart.v" "u1" { Text "G:/github/BDCDriver/BDCDrv/led_ctl_by_uart.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651116670781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H2L_Detect rx_module:u1\|H2L_Detect:u0 " "Elaborating entity \"H2L_Detect\" for hierarchy \"rx_module:u1\|H2L_Detect:u0\"" {  } { { "rx_module.v" "u0" { Text "G:/github/BDCDriver/BDCDrv/rx_module.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651116670782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_bps_module rx_module:u1\|rx_bps_module:u1 " "Elaborating entity \"rx_bps_module\" for hierarchy \"rx_module:u1\|rx_bps_module:u1\"" {  } { { "rx_module.v" "u1" { Text "G:/github/BDCDriver/BDCDrv/rx_module.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651116670784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_core rx_module:u1\|rx_core:u2 " "Elaborating entity \"rx_core\" for hierarchy \"rx_module:u1\|rx_core:u2\"" {  } { { "rx_module.v" "u2" { Text "G:/github/BDCDriver/BDCDrv/rx_module.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651116670785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_parser uart_parser:inst_uart_parser " "Elaborating entity \"uart_parser\" for hierarchy \"uart_parser:inst_uart_parser\"" {  } { { "led_ctl_by_uart.v" "inst_uart_parser" { Text "G:/github/BDCDriver/BDCDrv/led_ctl_by_uart.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651116670795 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "continous_run uart_parser.v(30) " "Verilog HDL or VHDL warning at uart_parser.v(30): object \"continous_run\" assigned a value but never read" {  } { { "uart_parser.v" "" { Text "G:/github/BDCDriver/BDCDrv/uart_parser.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1651116670797 "|led_ctl_by_uart|uart_parser:inst_uart_parser"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "uart_parser.v(99) " "Verilog HDL Case Statement warning at uart_parser.v(99): case item expression covers a value already covered by a previous case item" {  } { { "uart_parser.v" "" { Text "G:/github/BDCDriver/BDCDrv/uart_parser.v" 99 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1651116670797 "|led_ctl_by_uart|uart_parser:inst_uart_parser"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "uart_parser.v(101) " "Verilog HDL Case Statement warning at uart_parser.v(101): case item expression covers a value already covered by a previous case item" {  } { { "uart_parser.v" "" { Text "G:/github/BDCDriver/BDCDrv/uart_parser.v" 101 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1651116670797 "|led_ctl_by_uart|uart_parser:inst_uart_parser"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_parser.v(106) " "Verilog HDL Case Statement information at uart_parser.v(106): all case item expressions in this case statement are onehot" {  } { { "uart_parser.v" "" { Text "G:/github/BDCDriver/BDCDrv/uart_parser.v" 106 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1651116670797 "|led_ctl_by_uart|uart_parser:inst_uart_parser"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_parser.v(119) " "Verilog HDL Case Statement information at uart_parser.v(119): all case item expressions in this case statement are onehot" {  } { { "uart_parser.v" "" { Text "G:/github/BDCDriver/BDCDrv/uart_parser.v" 119 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1651116670797 "|led_ctl_by_uart|uart_parser:inst_uart_parser"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_module uart_parser:inst_uart_parser\|pwm_module:instance1_pwm_module " "Elaborating entity \"pwm_module\" for hierarchy \"uart_parser:inst_uart_parser\|pwm_module:instance1_pwm_module\"" {  } { { "uart_parser.v" "instance1_pwm_module" { Text "G:/github/BDCDriver/BDCDrv/uart_parser.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651116670798 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1hz pwm_module.v(13) " "Verilog HDL or VHDL warning at pwm_module.v(13): object \"clk_1hz\" assigned a value but never read" {  } { { "pwm_module.v" "" { Text "G:/github/BDCDriver/BDCDrv/pwm_module.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1651116670806 "|led_ctl_by_uart|uart_parser:inst_uart_parser|pwm_module:instance1_pwm_module"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6024.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6024.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6024 " "Found entity 1: altsyncram_6024" {  } { { "db/altsyncram_6024.tdf" "" { Text "G:/github/BDCDriver/BDCDrv/db/altsyncram_6024.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116671625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116671625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2ta.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2ta.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2ta " "Found entity 1: decode_2ta" {  } { { "db/decode_2ta.tdf" "" { Text "G:/github/BDCDriver/BDCDrv/db/decode_2ta.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116671690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116671690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0pb " "Found entity 1: mux_0pb" {  } { { "db/mux_0pb.tdf" "" { Text "G:/github/BDCDriver/BDCDrv/db/mux_0pb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116671734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116671734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lrc " "Found entity 1: mux_lrc" {  } { { "db/mux_lrc.tdf" "" { Text "G:/github/BDCDriver/BDCDrv/db/mux_lrc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116671836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116671836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "G:/github/BDCDriver/BDCDrv/db/decode_4uf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116671893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116671893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hfi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hfi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hfi " "Found entity 1: cntr_hfi" {  } { { "db/cntr_hfi.tdf" "" { Text "G:/github/BDCDriver/BDCDrv/db/cntr_hfi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116671993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116671993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hfc " "Found entity 1: cmpr_hfc" {  } { { "db/cmpr_hfc.tdf" "" { Text "G:/github/BDCDriver/BDCDrv/db/cmpr_hfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116672031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116672031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dbj " "Found entity 1: cntr_dbj" {  } { { "db/cntr_dbj.tdf" "" { Text "G:/github/BDCDriver/BDCDrv/db/cntr_dbj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116672094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116672094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ffi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ffi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ffi " "Found entity 1: cntr_ffi" {  } { { "db/cntr_ffi.tdf" "" { Text "G:/github/BDCDriver/BDCDrv/db/cntr_ffi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116672186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116672186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jfc " "Found entity 1: cmpr_jfc" {  } { { "db/cmpr_jfc.tdf" "" { Text "G:/github/BDCDriver/BDCDrv/db/cmpr_jfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116672223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116672223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "G:/github/BDCDriver/BDCDrv/db/cntr_p1j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116672274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116672274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "G:/github/BDCDriver/BDCDrv/db/cmpr_efc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651116672312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651116672312 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651116672365 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "0 " "0 design partitions require synthesis" {  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1651116672639 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "3 " "3 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Top " "Partition \"Top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1651116672639 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1651116672639 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1651116672639 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Quartus II" 0 -1 1651116672639 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/github/BDCDriver/BDCDrv/output_files/BDCDrv.map.smsg " "Generated suppressed messages file G:/github/BDCDriver/BDCDrv/output_files/BDCDrv.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1651116672820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1651116672934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 11:31:12 2022 " "Processing ended: Thu Apr 28 11:31:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1651116672934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1651116672934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1651116672934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1651116672934 ""}
