#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Oct  2 17:08:58 2018
# Process ID: 23116
# Current directory: /home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.runs/design_timer_axi_timer_0_0_synth_1
# Command line: vivado -log design_timer_axi_timer_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_timer_axi_timer_0_0.tcl
# Log file: /home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.runs/design_timer_axi_timer_0_0_synth_1/design_timer_axi_timer_0_0.vds
# Journal file: /home/ldap-users/shiyong/Downloads/FPGA/Timer/Timer.runs/design_timer_axi_timer_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_timer_axi_timer_0_0.tcl -notrace
