// Seed: 4264704597
module module_0 (
    output wor id_0,
    output uwire id_1,
    input uwire id_2,
    input tri0 id_3,
    input wand id_4,
    output wor id_5,
    output supply1 id_6,
    input tri0 id_7
);
  always @(*) begin
    if (id_3) id_0 = id_3;
  end
  assign id_5 = 1;
  wire id_9;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    input wor id_2,
    input tri1 id_3,
    input uwire id_4
);
  module_0(
      id_1, id_1, id_4, id_3, id_3, id_1, id_1, id_4
  );
  assign id_1 = id_2;
  tri id_6 = id_3(id_3) == 1;
endmodule
