// Seed: 3738263486
module module_0 (
    output tri id_0,
    output supply0 id_1,
    input tri0 id_2,
    output tri1 id_3,
    input uwire id_4,
    output wand id_5,
    output supply0 id_6,
    input tri0 id_7,
    input wire id_8,
    input tri1 id_9,
    input supply1 id_10,
    input wire id_11,
    input wand id_12,
    input tri id_13,
    input wire id_14,
    input wor id_15,
    output tri1 id_16,
    input supply1 id_17,
    input supply1 id_18,
    input tri id_19,
    input tri1 id_20,
    output tri1 id_21,
    output tri1 id_22,
    output wire id_23,
    input uwire id_24,
    input wor id_25,
    input wire id_26,
    input wand id_27,
    output uwire id_28,
    input wire id_29,
    input supply0 id_30,
    output supply1 id_31,
    output tri id_32,
    input tri id_33,
    input supply1 id_34,
    output tri0 id_35,
    input wor id_36,
    input tri1 id_37
    , id_48,
    input uwire id_38,
    input wand id_39,
    output tri1 id_40,
    input wor id_41,
    input wire id_42,
    output supply0 id_43,
    input uwire id_44,
    input tri id_45,
    input tri1 id_46
);
  wire id_49;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input tri id_2,
    input uwire id_3,
    output tri0 id_4,
    input uwire id_5,
    input tri1 id_6,
    output wand id_7,
    input tri id_8,
    input wand id_9,
    input wire id_10,
    input uwire id_11,
    output supply1 id_12
);
  wire id_14;
  wire id_15;
  `define pp_16 0
  module_0 modCall_1 (
      id_4,
      id_12,
      id_11,
      id_4,
      id_9,
      id_4,
      id_7,
      id_5,
      id_1,
      id_5,
      id_9,
      id_10,
      id_10,
      id_8,
      id_8,
      id_1,
      id_4,
      id_3,
      id_9,
      id_5,
      id_10,
      id_12,
      id_7,
      id_12,
      id_8,
      id_9,
      id_9,
      id_5,
      id_4,
      id_10,
      id_8,
      id_12,
      id_12,
      id_3,
      id_2,
      id_7,
      id_6,
      id_0,
      id_11,
      id_2,
      id_4,
      id_0,
      id_5,
      id_7,
      id_2,
      id_8,
      id_3
  );
  tri id_17;
  assign id_17 = id_17;
  assign id_17 = 1;
  wire id_18;
  assign `pp_16[1] = -1;
  wire id_19;
endmodule
