Task "ProgrammingFile" successful.
Generated logfile: 
### Open existing Xilinx ISE 14.7 project C:\Newcomputer\DSM_Final\DSM_Final\fpgaproj\DUT_topatlys_ise.xise
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Newcomputer/DSM_Final/DSM_Final/fpgaproj/hdl_prj/hdlsrc/turnkey_test_mode
   l/DUT.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Newcomputer/DSM_Final/DSM_Final/fpgaproj/hdl_prj/hdlsrc/turnkey_test_mode
   l/DUT_topatlys.vhd" into library work
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Newcomputer/DSM_Final/DSM_Final/fpgaproj/hdl_prj/hdlsrc/turnkey_test_mode
   l/DUT_topatlys_clock_module.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
### Running ProgrammingFile in Xilinx ISE 14.7 ...
Qt: Untested Windows version 6.2 detected!
INFO:TclTasksC:1850 - process run : Generate Programming File is done.

Started : "Generate Programming File".
Running bitgen...
Command Line: bitgen -intstyle ise -f DUT_topatlys.ut DUT_topatlys.ncd

Process "Generate Programming File" completed successfully
### ProgrammingFile Complete.
### Close Xilinx ISE 14.7 project.

Elapsed time is 17.3226 seconds.
