+=================================+=================================+==========================================================================================================================+
| Launch Setup Clock              | Launch Hold Clock               | Pin                                                                                                                      |
+=================================+=================================+==========================================================================================================================+
| clk_pll_i                       | clk_25MHz_design_1_clk_wiz_0_0  | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/cl/b_reg[7]/D                               |
| clk_pll_i                       | clk_25MHz_design_1_clk_wiz_0_0  | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/cl/b_reg[6]/D                               |
| clk_pll_i                       | clk_25MHz_design_1_clk_wiz_0_0  | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/cl/addr_reg[3]/D                            |
| clk_pll_i                       | clk_25MHz_design_1_clk_wiz_0_0  | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/cl/addr_reg[2]/D                            |
| clk_pll_i                       | clk_25MHz_design_1_clk_wiz_0_0  | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/cl/addr_reg[1]/D                            |
| clk_pll_i                       | clk_25MHz_design_1_clk_wiz_0_0  | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/cl/addr_reg[0]/D                            |
| clk_125MHz_design_1_clk_wiz_0_0 | clk_125MHz_design_1_clk_wiz_0_0 | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D |
| clk_125MHz_design_1_clk_wiz_0_0 | clk_125MHz_design_1_clk_wiz_0_0 | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D |
| clk_125MHz_design_1_clk_wiz_0_0 | clk_125MHz_design_1_clk_wiz_0_0 | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/vga_to_hdmi/inst/srldly_0/srl[25].srl16_i/D |
| clk_125MHz_design_1_clk_wiz_0_0 | clk_125MHz_design_1_clk_wiz_0_0 | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/D |
| clk_125MHz_design_1_clk_wiz_0_0 | clk_125MHz_design_1_clk_wiz_0_0 | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D |
| clk_125MHz_design_1_clk_wiz_0_0 | clk_125MHz_design_1_clk_wiz_0_0 | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/vga_to_hdmi/inst/srldly_0/srl[33].srl16_i/D |
| clk_125MHz_design_1_clk_wiz_0_0 | clk_125MHz_design_1_clk_wiz_0_0 | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D |
| clk_125MHz_design_1_clk_wiz_0_0 | clk_125MHz_design_1_clk_wiz_0_0 | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/vga_to_hdmi/inst/srldly_0/srl[24].srl16_i/D |
| clk_125MHz_design_1_clk_wiz_0_0 | clk_125MHz_design_1_clk_wiz_0_0 | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D |
| clk_125MHz_design_1_clk_wiz_0_0 | clk_125MHz_design_1_clk_wiz_0_0 | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D |
| clk_125MHz_design_1_clk_wiz_0_0 | clk_125MHz_design_1_clk_wiz_0_0 | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D |
| clk_125MHz_design_1_clk_wiz_0_0 | clk_125MHz_design_1_clk_wiz_0_0 | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/D |
| clk_125MHz_design_1_clk_wiz_0_0 | clk_125MHz_design_1_clk_wiz_0_0 | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D |
| clk_125MHz_design_1_clk_wiz_0_0 | clk_125MHz_design_1_clk_wiz_0_0 | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D |
| clk_125MHz_design_1_clk_wiz_0_0 | clk_125MHz_design_1_clk_wiz_0_0 | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/vga_to_hdmi/inst/srldly_0/srl[32].srl16_i/D |
| clk_125MHz_design_1_clk_wiz_0_0 | clk_125MHz_design_1_clk_wiz_0_0 | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/vga_to_hdmi/inst/srldly_0/srl[35].srl16_i/D |
| clk_125MHz_design_1_clk_wiz_0_0 | clk_125MHz_design_1_clk_wiz_0_0 | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/vga_to_hdmi/inst/srldly_0/srl[27].srl16_i/D |
| clk_125MHz_design_1_clk_wiz_0_0 | clk_125MHz_design_1_clk_wiz_0_0 | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D |
| clk_125MHz_design_1_clk_wiz_0_0 | clk_125MHz_design_1_clk_wiz_0_0 | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D |
| clk_125MHz_design_1_clk_wiz_0_0 | clk_125MHz_design_1_clk_wiz_0_0 | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/D |
| clk_125MHz_design_1_clk_wiz_0_0 | clk_125MHz_design_1_clk_wiz_0_0 | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D |
| clk_125MHz_design_1_clk_wiz_0_0 | clk_125MHz_design_1_clk_wiz_0_0 | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/vga_to_hdmi/inst/srldly_0/srl[26].srl16_i/D |
| clk_125MHz_design_1_clk_wiz_0_0 | clk_125MHz_design_1_clk_wiz_0_0 | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/vga_to_hdmi/inst/srldly_0/srl[34].srl16_i/D |
| clk_125MHz_design_1_clk_wiz_0_0 | clk_125MHz_design_1_clk_wiz_0_0 | design_1_i/axi_myVGA_0/inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/D |
+---------------------------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------+
