Kubilay Atasu , Wayne Luk , Oskar Mencer , Can Ozturan , Günhan Dundar, FISH: Fast Instruction SyntHesis for Custom Processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.1, p.52-65, January 2012[doi>10.1109/TVLSI.2010.2090543]
Rajeshwari Banakar , Stefan Steinke , Bo-Sik Lee , M. Balakrishnan , Peter Marwedel, Scratchpad memory: design alternative for cache on-chip memory in embedded systems, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado[doi>10.1145/774789.774805]
Luiz André Barroso , Kourosh Gharachorloo , Robert McNamara , Andreas Nowatzyk , Shaz Qadeer , Barton Sano , Scott Smith , Robert Stets , Ben Verghese, Piranha: a scalable architecture based on single-chip multiprocessing, Proceedings of the 27th annual international symposium on Computer architecture, p.282-293, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339696]
Partha Biswas , Nikil D. Dutt , Laura Pozzi , Paolo Ienne, Introduction of Architecturally Visible Storage in Instruction Set Extensions, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.3, p.435-446, March 2007[doi>10.1109/TCAD.2006.890582]
Jason Cong , Yiping Fan , Guoling Han , Ashok Jagannathan , Glenn Reinman , Zhiru Zhang, Instruction set extension with shadow registers for configurable processors, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA[doi>10.1145/1046192.1046206]
Ricardo E. Gonzalez, Xtensa: A Configurable and Extensible Processor, IEEE Micro, v.20 n.2, p.60-70, March 2000[doi>10.1109/40.848473]
Ricardo E. Gonzalez, A Software-Configurable Processor Architecture, IEEE Micro, v.26 n.5, p.42-51, September 2006[doi>10.1109/MM.2006.85]
T. R. Halfhill. 2000. EEMBC releases first benchmarks. Microprocessor Report, May 1, 2000.
T. R. Halfhill. 2003. Tensilica's software makes hardware. Microprocessor Report, June 23, 2003.
Rehan Hameed , Wajahat Qadeer , Megan Wachs , Omid Azizi , Alex Solomatnikov , Benjamin C. Lee , Stephen Richardson , Christos Kozyrakis , Mark Horowitz, Understanding sources of ineffciency in general-purpose chips, Communications of the ACM, v.54 n.10, October 2011[doi>10.1145/2001269.2001291]
Aamer Jaleel , Eric Borch , Malini Bhandaru , Simon C. Steely Jr. , Joel Emer, Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.151-162, December 04-08, 2010[doi>10.1109/MICRO.2010.52]
Ramkumar Jayaseelan , Haibin Liu , Tulika Mitra, Exploiting forwarding to improve data bandwidth of instruction-set extensions, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146924]
Kingshuk Karuri , Anupam Chattopadhyay , Manuel Hohenauer , Rainer Leupers , Gerd Ascheid , Heinrich Meyr, Increasing data-bandwidth to instruction-set extensions through register clustering, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
T. Kluter. 2010. Architectural support for coherent architecturally visible storage in instruction set extensions. Ph.D. Dissertation. EPFL.
Theo Kluter , Philip Brisk , Paolo Ienne , Edoardo Charbon, Speculative DMA for architecturally visible storage in instruction set extensions, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450135.1450191]
Theo Kluter , Philip Brisk , Paolo Ienne , Edoardo Charbon, Way Stealing: cache-assisted automatic instruction set extensions, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629923]
Theo Kluter , Samuel Burri , Philip Brisk , Edoardo Charbon , Paolo Ienne, Virtual ways: efficient coherence for architecturally visible storage in automatic instruction set extensions, Proceedings of the 5th international conference on High Performance Embedded Architectures and Compilers, January 25-27, 2010, Pisa, Italy[doi>10.1007/978-3-642-11515-8_11]
D. Lampret. 2006. OpenRISC 1000 Architecture Manual. Available at http://www.opencores.org/.
Scott McFarling, Cache replacement with dynamic exclusion, Proceedings of the 19th annual international symposium on Computer architecture, p.191-200, May 19-21, 1992, Queensland, Australia[doi>10.1145/139669.139727]
L. Pozzi , K. Atasu , P. Ienne, Exact and approximate algorithms for the extension of embedded processor instruction sets, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.7, p.1209-1229, July 2006[doi>10.1109/TCAD.2005.855950]
Laura Pozzi , Paolo Ienne, Exploiting pipelining to relax register-file port constraints of instruction-set extensions, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA[doi>10.1145/1086297.1086300]
A. Prakash, C. T. Clarke, and T. Srikanthan. 2012. Custom instructions with local memory elements without expensive DMA transfers. In Proceedings of the International Conference on Field Programmable Logic and Applications. 647--650.
T. Shyamkumar, M. Naveen, J. H. Ahn, and N. P. Jouppi. 2008. CACTI 5.1. Technical Report HPL-2008-20, HP Labs. Available online: http://www.hpl.hp.com/techreports/2008/HPL-2008-20.html.
Ajay K. Verma , Philip Brisk , Paolo Ienne, Fast, nearly optimal ISE identification with I/O serialization through maximal clique enumeration, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.3, p.341-354, March 2010[doi>10.1109/TCAD.2010.2041849]
N. P. Jouppi , S. J. E. Wilton, Tradeoffs in two-level on-chip caching, Proceedings of the 21st annual international symposium on Computer architecture, p.34-45, April 18-21, 1994, Chicago, Illinois, USA[doi>10.1145/191995.192015]
