Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun May 12 21:55:53 2019
| Host         : daniel-X510UAR running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file uartsys_wrapper_timing_summary_routed.rpt -pb uartsys_wrapper_timing_summary_routed.pb -rpx uartsys_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : uartsys_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.261        0.000                      0                   76        0.181        0.000                      0                   76        2.000        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
sys_clock_0                     {0.000 4.000}        8.000           125.000         
  clk_out1_uartsys_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          
  clkfbout_uartsys_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock_0                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_uartsys_clk_wiz_0_0       16.261        0.000                      0                   76        0.181        0.000                      0                   76        9.500        0.000                       0                    50  
  clkfbout_uartsys_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock_0
  To Clock:  sys_clock_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_uartsys_clk_wiz_0_0
  To Clock:  clk_out1_uartsys_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.261ns  (required time - arrival time)
  Source:                 uartsys_i/uartrx_0/U0/s_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartsys_i/uartrx_0/U0/n_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_uartsys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_uartsys_clk_wiz_0_0 rise@20.000ns - clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.154ns (30.975%)  route 2.572ns (69.025%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 18.690 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          2.055    -0.661    uartsys_i/uartrx_0/U0/clk
    SLICE_X112Y109       FDCE                                         r  uartsys_i/uartrx_0/U0/s_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.518    -0.143 r  uartsys_i/uartrx_0/U0/s_reg_reg[2]/Q
                         net (fo=3, routed)           0.871     0.728    uartsys_i/uartrx_0/U0/sel0[5]
    SLICE_X112Y109       LUT3 (Prop_lut3_I2_O)        0.153     0.881 f  uartsys_i/uartrx_0/U0/rx_done_INST_0_i_1/O
                         net (fo=7, routed)           1.020     1.900    uartsys_i/uartrx_0/U0/rx_done_INST_0_i_1_n_0
    SLICE_X112Y107       LUT6 (Prop_lut6_I1_O)        0.331     2.231 r  uartsys_i/uartrx_0/U0/n_reg[2]_i_2/O
                         net (fo=3, routed)           0.681     2.912    uartsys_i/uartrx_0/U0/n_reg[2]_i_2_n_0
    SLICE_X112Y107       LUT3 (Prop_lut3_I1_O)        0.152     3.064 r  uartsys_i/uartrx_0/U0/n_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.064    uartsys_i/uartrx_0/U0/n_reg[0]_i_1_n_0
    SLICE_X112Y107       FDCE                                         r  uartsys_i/uartrx_0/U0/n_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000    20.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.859    18.690    uartsys_i/uartrx_0/U0/clk
    SLICE_X112Y107       FDCE                                         r  uartsys_i/uartrx_0/U0/n_reg_reg[0]/C
                         clock pessimism              0.624    19.315    
                         clock uncertainty           -0.080    19.235    
    SLICE_X112Y107       FDCE (Setup_fdce_C_D)        0.091    19.326    uartsys_i/uartrx_0/U0/n_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.326    
                         arrival time                          -3.064    
  -------------------------------------------------------------------
                         slack                                 16.261    

Slack (MET) :             16.265ns  (required time - arrival time)
  Source:                 uartsys_i/uartrx_0/U0/s_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartsys_i/uartrx_0/U0/n_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_uartsys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_uartsys_clk_wiz_0_0 rise@20.000ns - clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 1.126ns (30.370%)  route 2.582ns (69.630%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 18.690 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          2.055    -0.661    uartsys_i/uartrx_0/U0/clk
    SLICE_X112Y109       FDCE                                         r  uartsys_i/uartrx_0/U0/s_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.518    -0.143 r  uartsys_i/uartrx_0/U0/s_reg_reg[2]/Q
                         net (fo=3, routed)           0.871     0.728    uartsys_i/uartrx_0/U0/sel0[5]
    SLICE_X112Y109       LUT3 (Prop_lut3_I2_O)        0.153     0.881 f  uartsys_i/uartrx_0/U0/rx_done_INST_0_i_1/O
                         net (fo=7, routed)           1.020     1.900    uartsys_i/uartrx_0/U0/rx_done_INST_0_i_1_n_0
    SLICE_X112Y107       LUT6 (Prop_lut6_I1_O)        0.331     2.231 r  uartsys_i/uartrx_0/U0/n_reg[2]_i_2/O
                         net (fo=3, routed)           0.691     2.922    uartsys_i/uartrx_0/U0/n_reg[2]_i_2_n_0
    SLICE_X112Y107       LUT4 (Prop_lut4_I2_O)        0.124     3.046 r  uartsys_i/uartrx_0/U0/n_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.046    uartsys_i/uartrx_0/U0/n_reg[1]_i_1_n_0
    SLICE_X112Y107       FDCE                                         r  uartsys_i/uartrx_0/U0/n_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000    20.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.859    18.690    uartsys_i/uartrx_0/U0/clk
    SLICE_X112Y107       FDCE                                         r  uartsys_i/uartrx_0/U0/n_reg_reg[1]/C
                         clock pessimism              0.624    19.315    
                         clock uncertainty           -0.080    19.235    
    SLICE_X112Y107       FDCE (Setup_fdce_C_D)        0.077    19.312    uartsys_i/uartrx_0/U0/n_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.312    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                 16.265    

Slack (MET) :             16.280ns  (required time - arrival time)
  Source:                 uartsys_i/uartrx_0/U0/s_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartsys_i/uartrx_0/U0/n_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_uartsys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_uartsys_clk_wiz_0_0 rise@20.000ns - clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 1.152ns (30.855%)  route 2.582ns (69.145%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 18.690 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          2.055    -0.661    uartsys_i/uartrx_0/U0/clk
    SLICE_X112Y109       FDCE                                         r  uartsys_i/uartrx_0/U0/s_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.518    -0.143 r  uartsys_i/uartrx_0/U0/s_reg_reg[2]/Q
                         net (fo=3, routed)           0.871     0.728    uartsys_i/uartrx_0/U0/sel0[5]
    SLICE_X112Y109       LUT3 (Prop_lut3_I2_O)        0.153     0.881 f  uartsys_i/uartrx_0/U0/rx_done_INST_0_i_1/O
                         net (fo=7, routed)           1.020     1.900    uartsys_i/uartrx_0/U0/rx_done_INST_0_i_1_n_0
    SLICE_X112Y107       LUT6 (Prop_lut6_I1_O)        0.331     2.231 r  uartsys_i/uartrx_0/U0/n_reg[2]_i_2/O
                         net (fo=3, routed)           0.691     2.922    uartsys_i/uartrx_0/U0/n_reg[2]_i_2_n_0
    SLICE_X112Y107       LUT5 (Prop_lut5_I3_O)        0.150     3.072 r  uartsys_i/uartrx_0/U0/n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.072    uartsys_i/uartrx_0/U0/n_reg[2]_i_1_n_0
    SLICE_X112Y107       FDCE                                         r  uartsys_i/uartrx_0/U0/n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000    20.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.859    18.690    uartsys_i/uartrx_0/U0/clk
    SLICE_X112Y107       FDCE                                         r  uartsys_i/uartrx_0/U0/n_reg_reg[2]/C
                         clock pessimism              0.624    19.315    
                         clock uncertainty           -0.080    19.235    
    SLICE_X112Y107       FDCE (Setup_fdce_C_D)        0.118    19.353    uartsys_i/uartrx_0/U0/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.353    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 16.280    

Slack (MET) :             16.440ns  (required time - arrival time)
  Source:                 uartsys_i/baudios_0/U0/d_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartsys_i/uartrx_0/U0/b_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_uartsys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_uartsys_clk_wiz_0_0 rise@20.000ns - clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.828ns (25.474%)  route 2.422ns (74.526%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          2.057    -0.659    uartsys_i/baudios_0/U0/clk
    SLICE_X110Y104       FDCE                                         r  uartsys_i/baudios_0/U0/d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDCE (Prop_fdce_C_Q)         0.456    -0.203 r  uartsys_i/baudios_0/U0/d_reg_reg[6]/Q
                         net (fo=6, routed)           0.861     0.658    uartsys_i/baudios_0/U0/d_reg[6]
    SLICE_X110Y105       LUT4 (Prop_lut4_I0_O)        0.124     0.782 f  uartsys_i/baudios_0/U0/tick_INST_0_i_1/O
                         net (fo=1, routed)           0.291     1.073    uartsys_i/baudios_0/U0/tick_INST_0_i_1_n_0
    SLICE_X111Y105       LUT5 (Prop_lut5_I4_O)        0.124     1.197 r  uartsys_i/baudios_0/U0/tick_INST_0/O
                         net (fo=16, routed)          0.779     1.976    uartsys_i/uartrx_0/U0/s_tick
    SLICE_X113Y107       LUT5 (Prop_lut5_I1_O)        0.124     2.100 r  uartsys_i/uartrx_0/U0/b_reg[7]_i_1/O
                         net (fo=14, routed)          0.491     2.591    uartsys_i/uartrx_0/U0/b_reg[7]_i_1_n_0
    SLICE_X113Y105       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000    20.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.860    18.691    uartsys_i/uartrx_0/U0/clk
    SLICE_X113Y105       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[3]/C
                         clock pessimism              0.624    19.316    
                         clock uncertainty           -0.080    19.236    
    SLICE_X113Y105       FDCE (Setup_fdce_C_CE)      -0.205    19.031    uartsys_i/uartrx_0/U0/b_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.031    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                 16.440    

Slack (MET) :             16.440ns  (required time - arrival time)
  Source:                 uartsys_i/baudios_0/U0/d_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartsys_i/uartrx_0/U0/b_reg_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_uartsys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_uartsys_clk_wiz_0_0 rise@20.000ns - clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.828ns (25.474%)  route 2.422ns (74.526%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          2.057    -0.659    uartsys_i/baudios_0/U0/clk
    SLICE_X110Y104       FDCE                                         r  uartsys_i/baudios_0/U0/d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDCE (Prop_fdce_C_Q)         0.456    -0.203 r  uartsys_i/baudios_0/U0/d_reg_reg[6]/Q
                         net (fo=6, routed)           0.861     0.658    uartsys_i/baudios_0/U0/d_reg[6]
    SLICE_X110Y105       LUT4 (Prop_lut4_I0_O)        0.124     0.782 f  uartsys_i/baudios_0/U0/tick_INST_0_i_1/O
                         net (fo=1, routed)           0.291     1.073    uartsys_i/baudios_0/U0/tick_INST_0_i_1_n_0
    SLICE_X111Y105       LUT5 (Prop_lut5_I4_O)        0.124     1.197 r  uartsys_i/baudios_0/U0/tick_INST_0/O
                         net (fo=16, routed)          0.779     1.976    uartsys_i/uartrx_0/U0/s_tick
    SLICE_X113Y107       LUT5 (Prop_lut5_I1_O)        0.124     2.100 r  uartsys_i/uartrx_0/U0/b_reg[7]_i_1/O
                         net (fo=14, routed)          0.491     2.591    uartsys_i/uartrx_0/U0/b_reg[7]_i_1_n_0
    SLICE_X113Y105       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000    20.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.860    18.691    uartsys_i/uartrx_0/U0/clk
    SLICE_X113Y105       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.624    19.316    
                         clock uncertainty           -0.080    19.236    
    SLICE_X113Y105       FDCE (Setup_fdce_C_CE)      -0.205    19.031    uartsys_i/uartrx_0/U0/b_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         19.031    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                 16.440    

Slack (MET) :             16.440ns  (required time - arrival time)
  Source:                 uartsys_i/baudios_0/U0/d_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartsys_i/uartrx_0/U0/b_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_uartsys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_uartsys_clk_wiz_0_0 rise@20.000ns - clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.828ns (25.474%)  route 2.422ns (74.526%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          2.057    -0.659    uartsys_i/baudios_0/U0/clk
    SLICE_X110Y104       FDCE                                         r  uartsys_i/baudios_0/U0/d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDCE (Prop_fdce_C_Q)         0.456    -0.203 r  uartsys_i/baudios_0/U0/d_reg_reg[6]/Q
                         net (fo=6, routed)           0.861     0.658    uartsys_i/baudios_0/U0/d_reg[6]
    SLICE_X110Y105       LUT4 (Prop_lut4_I0_O)        0.124     0.782 f  uartsys_i/baudios_0/U0/tick_INST_0_i_1/O
                         net (fo=1, routed)           0.291     1.073    uartsys_i/baudios_0/U0/tick_INST_0_i_1_n_0
    SLICE_X111Y105       LUT5 (Prop_lut5_I4_O)        0.124     1.197 r  uartsys_i/baudios_0/U0/tick_INST_0/O
                         net (fo=16, routed)          0.779     1.976    uartsys_i/uartrx_0/U0/s_tick
    SLICE_X113Y107       LUT5 (Prop_lut5_I1_O)        0.124     2.100 r  uartsys_i/uartrx_0/U0/b_reg[7]_i_1/O
                         net (fo=14, routed)          0.491     2.591    uartsys_i/uartrx_0/U0/b_reg[7]_i_1_n_0
    SLICE_X113Y105       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000    20.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.860    18.691    uartsys_i/uartrx_0/U0/clk
    SLICE_X113Y105       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[4]/C
                         clock pessimism              0.624    19.316    
                         clock uncertainty           -0.080    19.236    
    SLICE_X113Y105       FDCE (Setup_fdce_C_CE)      -0.205    19.031    uartsys_i/uartrx_0/U0/b_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         19.031    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                 16.440    

Slack (MET) :             16.440ns  (required time - arrival time)
  Source:                 uartsys_i/baudios_0/U0/d_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartsys_i/uartrx_0/U0/b_reg_reg[4]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_uartsys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_uartsys_clk_wiz_0_0 rise@20.000ns - clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.828ns (25.474%)  route 2.422ns (74.526%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          2.057    -0.659    uartsys_i/baudios_0/U0/clk
    SLICE_X110Y104       FDCE                                         r  uartsys_i/baudios_0/U0/d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDCE (Prop_fdce_C_Q)         0.456    -0.203 r  uartsys_i/baudios_0/U0/d_reg_reg[6]/Q
                         net (fo=6, routed)           0.861     0.658    uartsys_i/baudios_0/U0/d_reg[6]
    SLICE_X110Y105       LUT4 (Prop_lut4_I0_O)        0.124     0.782 f  uartsys_i/baudios_0/U0/tick_INST_0_i_1/O
                         net (fo=1, routed)           0.291     1.073    uartsys_i/baudios_0/U0/tick_INST_0_i_1_n_0
    SLICE_X111Y105       LUT5 (Prop_lut5_I4_O)        0.124     1.197 r  uartsys_i/baudios_0/U0/tick_INST_0/O
                         net (fo=16, routed)          0.779     1.976    uartsys_i/uartrx_0/U0/s_tick
    SLICE_X113Y107       LUT5 (Prop_lut5_I1_O)        0.124     2.100 r  uartsys_i/uartrx_0/U0/b_reg[7]_i_1/O
                         net (fo=14, routed)          0.491     2.591    uartsys_i/uartrx_0/U0/b_reg[7]_i_1_n_0
    SLICE_X113Y105       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[4]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000    20.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.860    18.691    uartsys_i/uartrx_0/U0/clk
    SLICE_X113Y105       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[4]_lopt_replica/C
                         clock pessimism              0.624    19.316    
                         clock uncertainty           -0.080    19.236    
    SLICE_X113Y105       FDCE (Setup_fdce_C_CE)      -0.205    19.031    uartsys_i/uartrx_0/U0/b_reg_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         19.031    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                 16.440    

Slack (MET) :             16.440ns  (required time - arrival time)
  Source:                 uartsys_i/baudios_0/U0/d_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartsys_i/uartrx_0/U0/b_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_uartsys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_uartsys_clk_wiz_0_0 rise@20.000ns - clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.828ns (25.474%)  route 2.422ns (74.526%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          2.057    -0.659    uartsys_i/baudios_0/U0/clk
    SLICE_X110Y104       FDCE                                         r  uartsys_i/baudios_0/U0/d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDCE (Prop_fdce_C_Q)         0.456    -0.203 r  uartsys_i/baudios_0/U0/d_reg_reg[6]/Q
                         net (fo=6, routed)           0.861     0.658    uartsys_i/baudios_0/U0/d_reg[6]
    SLICE_X110Y105       LUT4 (Prop_lut4_I0_O)        0.124     0.782 f  uartsys_i/baudios_0/U0/tick_INST_0_i_1/O
                         net (fo=1, routed)           0.291     1.073    uartsys_i/baudios_0/U0/tick_INST_0_i_1_n_0
    SLICE_X111Y105       LUT5 (Prop_lut5_I4_O)        0.124     1.197 r  uartsys_i/baudios_0/U0/tick_INST_0/O
                         net (fo=16, routed)          0.779     1.976    uartsys_i/uartrx_0/U0/s_tick
    SLICE_X113Y107       LUT5 (Prop_lut5_I1_O)        0.124     2.100 r  uartsys_i/uartrx_0/U0/b_reg[7]_i_1/O
                         net (fo=14, routed)          0.491     2.591    uartsys_i/uartrx_0/U0/b_reg[7]_i_1_n_0
    SLICE_X113Y105       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000    20.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.860    18.691    uartsys_i/uartrx_0/U0/clk
    SLICE_X113Y105       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[5]/C
                         clock pessimism              0.624    19.316    
                         clock uncertainty           -0.080    19.236    
    SLICE_X113Y105       FDCE (Setup_fdce_C_CE)      -0.205    19.031    uartsys_i/uartrx_0/U0/b_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         19.031    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                 16.440    

Slack (MET) :             16.440ns  (required time - arrival time)
  Source:                 uartsys_i/baudios_0/U0/d_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartsys_i/uartrx_0/U0/b_reg_reg[5]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_uartsys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_uartsys_clk_wiz_0_0 rise@20.000ns - clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.828ns (25.474%)  route 2.422ns (74.526%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          2.057    -0.659    uartsys_i/baudios_0/U0/clk
    SLICE_X110Y104       FDCE                                         r  uartsys_i/baudios_0/U0/d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDCE (Prop_fdce_C_Q)         0.456    -0.203 r  uartsys_i/baudios_0/U0/d_reg_reg[6]/Q
                         net (fo=6, routed)           0.861     0.658    uartsys_i/baudios_0/U0/d_reg[6]
    SLICE_X110Y105       LUT4 (Prop_lut4_I0_O)        0.124     0.782 f  uartsys_i/baudios_0/U0/tick_INST_0_i_1/O
                         net (fo=1, routed)           0.291     1.073    uartsys_i/baudios_0/U0/tick_INST_0_i_1_n_0
    SLICE_X111Y105       LUT5 (Prop_lut5_I4_O)        0.124     1.197 r  uartsys_i/baudios_0/U0/tick_INST_0/O
                         net (fo=16, routed)          0.779     1.976    uartsys_i/uartrx_0/U0/s_tick
    SLICE_X113Y107       LUT5 (Prop_lut5_I1_O)        0.124     2.100 r  uartsys_i/uartrx_0/U0/b_reg[7]_i_1/O
                         net (fo=14, routed)          0.491     2.591    uartsys_i/uartrx_0/U0/b_reg[7]_i_1_n_0
    SLICE_X113Y105       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[5]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000    20.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.860    18.691    uartsys_i/uartrx_0/U0/clk
    SLICE_X113Y105       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[5]_lopt_replica/C
                         clock pessimism              0.624    19.316    
                         clock uncertainty           -0.080    19.236    
    SLICE_X113Y105       FDCE (Setup_fdce_C_CE)      -0.205    19.031    uartsys_i/uartrx_0/U0/b_reg_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         19.031    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                 16.440    

Slack (MET) :             16.444ns  (required time - arrival time)
  Source:                 uartsys_i/baudios_0/U0/d_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartsys_i/uarttx_0/U0/s_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_uartsys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_uartsys_clk_wiz_0_0 rise@20.000ns - clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.828ns (25.511%)  route 2.418ns (74.489%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          2.057    -0.659    uartsys_i/baudios_0/U0/clk
    SLICE_X110Y104       FDCE                                         r  uartsys_i/baudios_0/U0/d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDCE (Prop_fdce_C_Q)         0.456    -0.203 r  uartsys_i/baudios_0/U0/d_reg_reg[6]/Q
                         net (fo=6, routed)           0.861     0.658    uartsys_i/baudios_0/U0/d_reg[6]
    SLICE_X110Y105       LUT4 (Prop_lut4_I0_O)        0.124     0.782 f  uartsys_i/baudios_0/U0/tick_INST_0_i_1/O
                         net (fo=1, routed)           0.291     1.073    uartsys_i/baudios_0/U0/tick_INST_0_i_1_n_0
    SLICE_X111Y105       LUT5 (Prop_lut5_I4_O)        0.124     1.197 r  uartsys_i/baudios_0/U0/tick_INST_0/O
                         net (fo=16, routed)          0.643     1.840    uartsys_i/uarttx_0/U0/s_tick
    SLICE_X111Y107       LUT5 (Prop_lut5_I2_O)        0.124     1.964 r  uartsys_i/uarttx_0/U0/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.622     2.586    uartsys_i/uarttx_0/U0/s_next
    SLICE_X111Y105       FDCE                                         r  uartsys_i/uarttx_0/U0/s_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000    20.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.860    18.691    uartsys_i/uarttx_0/U0/clk
    SLICE_X111Y105       FDCE                                         r  uartsys_i/uarttx_0/U0/s_reg_reg[0]/C
                         clock pessimism              0.624    19.316    
                         clock uncertainty           -0.080    19.236    
    SLICE_X111Y105       FDCE (Setup_fdce_C_CE)      -0.205    19.031    uartsys_i/uarttx_0/U0/s_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.031    
                         arrival time                          -2.586    
  -------------------------------------------------------------------
                         slack                                 16.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 uartsys_i/uartrx_0/U0/b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartsys_i/uartrx_0/U0/b_reg_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_uartsys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns - clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.717    -0.514    uartsys_i/uartrx_0/U0/clk
    SLICE_X113Y107       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.141    -0.373 r  uartsys_i/uartrx_0/U0/b_reg_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.245    uartsys_i/uartrx_0/U0/dout[6]
    SLICE_X113Y105       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.994    -0.746    uartsys_i/uartrx_0/U0/clk
    SLICE_X113Y105       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[5]_lopt_replica/C
                         clock pessimism              0.249    -0.497    
    SLICE_X113Y105       FDCE (Hold_fdce_C_D)         0.071    -0.426    uartsys_i/uartrx_0/U0/b_reg_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 uartsys_i/uartrx_0/U0/b_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartsys_i/uartrx_0/U0/b_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_uartsys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns - clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.718    -0.513    uartsys_i/uartrx_0/U0/clk
    SLICE_X113Y105       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDCE (Prop_fdce_C_Q)         0.141    -0.372 r  uartsys_i/uartrx_0/U0/b_reg_reg[3]/Q
                         net (fo=2, routed)           0.128    -0.244    uartsys_i/uartrx_0/U0/dout[3]
    SLICE_X113Y107       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.993    -0.747    uartsys_i/uartrx_0/U0/clk
    SLICE_X113Y107       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.249    -0.498    
    SLICE_X113Y107       FDCE (Hold_fdce_C_D)         0.070    -0.428    uartsys_i/uartrx_0/U0/b_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 uartsys_i/uartrx_0/U0/b_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartsys_i/uartrx_0/U0/b_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_uartsys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns - clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.718    -0.513    uartsys_i/uartrx_0/U0/clk
    SLICE_X113Y105       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDCE (Prop_fdce_C_Q)         0.141    -0.372 r  uartsys_i/uartrx_0/U0/b_reg_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.250    uartsys_i/uartrx_0/U0/dout[3]
    SLICE_X112Y105       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.994    -0.746    uartsys_i/uartrx_0/U0/clk
    SLICE_X112Y105       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[2]/C
                         clock pessimism              0.246    -0.500    
    SLICE_X112Y105       FDCE (Hold_fdce_C_D)         0.063    -0.437    uartsys_i/uartrx_0/U0/b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 uartsys_i/uartrx_0/U0/b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartsys_i/uartrx_0/U0/b_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_uartsys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns - clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.717    -0.514    uartsys_i/uartrx_0/U0/clk
    SLICE_X113Y107       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.141    -0.373 r  uartsys_i/uartrx_0/U0/b_reg_reg[7]/Q
                         net (fo=3, routed)           0.128    -0.245    uartsys_i/uartrx_0/U0/dout[7]
    SLICE_X113Y107       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.993    -0.747    uartsys_i/uartrx_0/U0/clk
    SLICE_X113Y107       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[6]/C
                         clock pessimism              0.233    -0.514    
    SLICE_X113Y107       FDCE (Hold_fdce_C_D)         0.066    -0.448    uartsys_i/uartrx_0/U0/b_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uartsys_i/uartrx_0/U0/state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartsys_i/uartrx_0/U0/s_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_uartsys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns - clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.246%)  route 0.157ns (45.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.717    -0.514    uartsys_i/uartrx_0/U0/clk
    SLICE_X113Y108       FDCE                                         r  uartsys_i/uartrx_0/U0/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDCE (Prop_fdce_C_Q)         0.141    -0.373 r  uartsys_i/uartrx_0/U0/state_reg_reg[0]/Q
                         net (fo=12, routed)          0.157    -0.216    uartsys_i/uartrx_0/U0/state_reg[0]
    SLICE_X112Y108       LUT5 (Prop_lut5_I3_O)        0.045    -0.171 r  uartsys_i/uartrx_0/U0/s_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.171    uartsys_i/uartrx_0/U0/s_next[3]
    SLICE_X112Y108       FDCE                                         r  uartsys_i/uartrx_0/U0/s_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.993    -0.747    uartsys_i/uartrx_0/U0/clk
    SLICE_X112Y108       FDCE                                         r  uartsys_i/uartrx_0/U0/s_reg_reg[3]/C
                         clock pessimism              0.246    -0.501    
    SLICE_X112Y108       FDCE (Hold_fdce_C_D)         0.120    -0.381    uartsys_i/uartrx_0/U0/s_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uartsys_i/uartrx_0/U0/s_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartsys_i/uartrx_0/U0/s_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_uartsys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns - clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.717    -0.514    uartsys_i/uartrx_0/U0/clk
    SLICE_X112Y109       FDCE                                         r  uartsys_i/uartrx_0/U0/s_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.148    -0.366 r  uartsys_i/uartrx_0/U0/s_reg_reg[1]/Q
                         net (fo=4, routed)           0.087    -0.279    uartsys_i/uartrx_0/U0/sel0[4]
    SLICE_X112Y109       LUT6 (Prop_lut6_I2_O)        0.098    -0.181 r  uartsys_i/uartrx_0/U0/s_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    uartsys_i/uartrx_0/U0/s_next[2]
    SLICE_X112Y109       FDCE                                         r  uartsys_i/uartrx_0/U0/s_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.993    -0.747    uartsys_i/uartrx_0/U0/clk
    SLICE_X112Y109       FDCE                                         r  uartsys_i/uartrx_0/U0/s_reg_reg[2]/C
                         clock pessimism              0.233    -0.514    
    SLICE_X112Y109       FDCE (Hold_fdce_C_D)         0.121    -0.393    uartsys_i/uartrx_0/U0/s_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 uartsys_i/uarttx_0/U0/s_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartsys_i/uarttx_0/U0/s_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_uartsys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns - clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.718    -0.513    uartsys_i/uarttx_0/U0/clk
    SLICE_X111Y106       FDCE                                         r  uartsys_i/uarttx_0/U0/s_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDCE (Prop_fdce_C_Q)         0.141    -0.372 r  uartsys_i/uarttx_0/U0/s_reg_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.250    uartsys_i/uarttx_0/U0/s_reg[3]
    SLICE_X111Y106       LUT6 (Prop_lut6_I2_O)        0.045    -0.205 r  uartsys_i/uarttx_0/U0/s_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    uartsys_i/uarttx_0/U0/s_reg[3]_i_2_n_0
    SLICE_X111Y106       FDCE                                         r  uartsys_i/uarttx_0/U0/s_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.994    -0.746    uartsys_i/uarttx_0/U0/clk
    SLICE_X111Y106       FDCE                                         r  uartsys_i/uarttx_0/U0/s_reg_reg[3]/C
                         clock pessimism              0.233    -0.513    
    SLICE_X111Y106       FDCE (Hold_fdce_C_D)         0.092    -0.421    uartsys_i/uarttx_0/U0/s_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 uartsys_i/uartrx_0/U0/b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartsys_i/uartrx_0/U0/b_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_uartsys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns - clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.718    -0.513    uartsys_i/uartrx_0/U0/clk
    SLICE_X112Y105       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.164    -0.349 r  uartsys_i/uartrx_0/U0/b_reg_reg[2]/Q
                         net (fo=2, routed)           0.112    -0.237    uartsys_i/uartrx_0/U0/dout[2]
    SLICE_X112Y105       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.994    -0.746    uartsys_i/uartrx_0/U0/clk
    SLICE_X112Y105       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[1]/C
                         clock pessimism              0.233    -0.513    
    SLICE_X112Y105       FDCE (Hold_fdce_C_D)         0.052    -0.461    uartsys_i/uartrx_0/U0/b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uartsys_i/uarttx_0/U0/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartsys_i/uarttx_0/U0/n_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_uartsys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns - clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.497%)  route 0.155ns (45.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.717    -0.514    uartsys_i/uarttx_0/U0/clk
    SLICE_X111Y107       FDCE                                         r  uartsys_i/uarttx_0/U0/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDCE (Prop_fdce_C_Q)         0.141    -0.373 f  uartsys_i/uarttx_0/U0/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=14, routed)          0.155    -0.218    uartsys_i/uarttx_0/U0/state_reg[0]
    SLICE_X110Y107       LUT6 (Prop_lut6_I1_O)        0.045    -0.173 r  uartsys_i/uarttx_0/U0/n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    uartsys_i/uarttx_0/U0/n_reg[2]_i_1_n_0
    SLICE_X110Y107       FDCE                                         r  uartsys_i/uarttx_0/U0/n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.993    -0.747    uartsys_i/uarttx_0/U0/clk
    SLICE_X110Y107       FDCE                                         r  uartsys_i/uarttx_0/U0/n_reg_reg[2]/C
                         clock pessimism              0.246    -0.501    
    SLICE_X110Y107       FDCE (Hold_fdce_C_D)         0.092    -0.409    uartsys_i/uarttx_0/U0/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 uartsys_i/uartrx_0/U0/b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartsys_i/uartrx_0/U0/b_reg_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_uartsys_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_uartsys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns - clk_out1_uartsys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.783%)  route 0.189ns (57.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.717    -0.514    uartsys_i/uartrx_0/U0/clk
    SLICE_X113Y107       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.141    -0.373 r  uartsys_i/uartrx_0/U0/b_reg_reg[7]/Q
                         net (fo=3, routed)           0.189    -0.184    uartsys_i/uartrx_0/U0/dout[7]
    SLICE_X113Y107       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_uartsys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock_0 (IN)
                         net (fo=0)                   0.000     0.000    uartsys_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  uartsys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    uartsys_i/clk_wiz_0/inst/clk_in1_uartsys_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    uartsys_i/clk_wiz_0/inst/clk_out1_uartsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  uartsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.993    -0.747    uartsys_i/uartrx_0/U0/clk
    SLICE_X113Y107       FDCE                                         r  uartsys_i/uartrx_0/U0/b_reg_reg[6]_lopt_replica/C
                         clock pessimism              0.233    -0.514    
    SLICE_X113Y107       FDCE (Hold_fdce_C_D)         0.070    -0.444    uartsys_i/uartrx_0/U0/b_reg_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_uartsys_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   uartsys_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y105   uartsys_i/baudios_0/U0/d_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y104   uartsys_i/baudios_0/U0/d_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y106   uartsys_i/baudios_0/U0/d_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y106   uartsys_i/baudios_0/U0/d_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y106   uartsys_i/baudios_0/U0/d_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y104   uartsys_i/baudios_0/U0/d_reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y104   uartsys_i/baudios_0/U0/d_reg_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y104   uartsys_i/baudios_0/U0/d_reg_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X112Y109   uartsys_i/uartrx_0/U0/s_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X112Y109   uartsys_i/uartrx_0/U0/s_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X112Y109   uartsys_i/uartrx_0/U0/s_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y105   uartsys_i/baudios_0/U0/d_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y104   uartsys_i/baudios_0/U0/d_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y106   uartsys_i/baudios_0/U0/d_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y106   uartsys_i/baudios_0/U0/d_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y106   uartsys_i/baudios_0/U0/d_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y104   uartsys_i/baudios_0/U0/d_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y104   uartsys_i/baudios_0/U0/d_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y105   uartsys_i/baudios_0/U0/d_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y104   uartsys_i/baudios_0/U0/d_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y106   uartsys_i/baudios_0/U0/d_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y106   uartsys_i/baudios_0/U0/d_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y106   uartsys_i/baudios_0/U0/d_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y104   uartsys_i/baudios_0/U0/d_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y104   uartsys_i/baudios_0/U0/d_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y104   uartsys_i/baudios_0/U0/d_reg_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X112Y105   uartsys_i/uartrx_0/U0/b_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X112Y105   uartsys_i/uartrx_0/U0/b_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_uartsys_clk_wiz_0_0
  To Clock:  clkfbout_uartsys_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_uartsys_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   uartsys_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  uartsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



