Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Nov 27 18:14:39 2025
| Host         : FSO-A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu15eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   344 |
|    Minimum number of control sets                        |   344 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   457 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   344 |
| >= 0 to < 4        |    80 |
| >= 4 to < 6        |    45 |
| >= 6 to < 8        |    16 |
| >= 8 to < 10       |    37 |
| >= 10 to < 12      |    19 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     1 |
| >= 16              |   139 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1961 |          494 |
| No           | No                    | Yes                    |             282 |           84 |
| No           | Yes                   | No                     |             400 |          140 |
| Yes          | No                    | No                     |            3688 |          699 |
| Yes          | No                    | Yes                    |             240 |           64 |
| Yes          | Yes                   | No                     |            1708 |          402 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                                   Clock Signal                                                                                                                  |                                                                                                                           Enable Signal                                                                                                                           |                                                                                                                                                       Set/Reset Signal                                                                                                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gen_gtwizard_gthe4.gtpowergood_int                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0                                      |                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rresp_i[1]_i_1_n_0                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4]                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg_n_0_[0]                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[1]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/u_dec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4]                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_dec_rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4]                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/byte_cnt[1]_i_1_n_0                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]                                                         |                1 |              2 |         2.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsaafzd2okez3it5bjako/obsncsau20/obsigtsp2fkczd                                                                                                                               | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsabrac/obsacwa/obsfgaqz55cdiuk1oa/obsaaqkb/obsa1nb[0]                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsaafzd2okez3it5bjako/obsncsau20/obsigtsp2fkczd                                                                                                                               | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsabrac/obsacwa/obsfgaqz55cdiuk1oa/obsaaqkb/obsa1nb[0]                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[1]_i_1_n_0                                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_1_n_0                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.write_cs                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/mask_cnt_reg[2]_0[0]                                                                                                                                                                                    | design_1_i/fso_rx_top_0/inst/u_axi_slave/SR[0]                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                     |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr_0                                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_fso_deframer/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_dec_rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                                                              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/u_dec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_gth_phy/FSM_onehot_state_reg[2][0]                                                                                                                                                                                                 | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]                                                         |                1 |              3 |         3.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1                                                                                                                                                                                 | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                   | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync                                                       |                1 |              3 |         3.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1                                                                                                                                                                                 | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/E[0] | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                 |                2 |              3 |         1.50 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1                                                                                                                                                                                 | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_inferred__0/i__n_0                | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1                                                                                                                                                                                 | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_inferred__0/i__n_0               | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1                                                                                                                                                                                 | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                   | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1                                                                                                                                                                                 | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/E[0] | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                 |                2 |              3 |         1.50 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                 |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsabrac/obsfata/obsikult4egsai0tnb/obsa1nb[0]                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsabrac/obsfata/obsfjarvd/obsfbgd/obsa1nb[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsabrac/obsfata/obsfjarvd/obsfbgd/obsa1nb[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsabrac/obsibbd/obsngsa0ga5rbu0idiybz5cdijk/obsffqrvh5crtx4feprd215ptt2n5gc                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsabrac/obsfata/obsikult4egsai0tnb/obsa1nb[0]                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsabrac/obsibbd/obsngsa0ga5rbu0idiybz5cdijk/obsffqrvh5crtx4feprd215ptt2n5gc                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                 |                3 |              4 |         1.33 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync                                                       |                2 |              4 |         2.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_gth_phy/gth_reset_in_raw                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_rst_sync_main/arststages_ff[3]                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg_n_0                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsabrac/obsfata/obsfjarvd/obsfbgd/obsajdhyadb5sjb                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[25].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/qpll1lock_out[0]                                                                         |                1 |              5 |         5.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_mux_sel_a_pos_4_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any                                                      |                1 |              5 |         5.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsabrac/obsfata/obsfjarvd/obsfbgd/obsajdhyadb5sjb                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsabrac/obsfata/obsikult4egsai0tnb/obsnee5yenj5qqn                                                                                                                            | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsabrac/obsfata/obsikult4egsai0tnb/obsafqrvd                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsabrac/obsfata/obsikult4egsai0tnb/obsnee5yenj5qqn                                                                                                                            | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsabrac/obsfata/obsikult4egsai0tnb/obsafqrvd                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                               | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gen_gtwizard_gthe4.gtpowergood_int                                                              |                1 |              5 |         5.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsabrac/obsfata/obsnjejmclfpyq0nhpqt4egusfi1/obsajap2kgppyur5cdkji1/obsibfcfcegu5zetaeyt2rcbx2kgnpyui                                                                         |                                                                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[152]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[152]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/fso_rx_top_0/inst/u_axi_slave/FSM_onehot_state[4]_i_2_n_0                                                                                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/fso_rx_top_0/inst/u_axi_slave/next_state00_out                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsabrac/obsfata/obsnjejmclfpyq0nhpqt4egusfi1/obsajap2kgppyur5cdkji1/obsibfcfcegu5zetaeyt2rcbx2kgnpyui                                                                         |                                                                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg_n_0                                                                        |                1 |              5 |         5.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg_n_0                                                                                |                1 |              5 |         5.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/u_ram1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_mux_sel_a_pos_4_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                        | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/wr_ptr0                                                                                                                                                                                                          | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]                                                         |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/sel_6                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                               | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                                                                 |                1 |              7 |         7.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsabrac/obsfata/obsigs1d/obsfiwy14fdg52ki5rbucbib/obsfbfcfcegu5zetaeyt2rcbx2kgn5yui                                                                                                                                                     |                6 |              7 |         1.17 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsabrac/obsfata/obsikult4egsai0tnb/obsndabqya5bbf                                                                                                                             |                                                                                                                                                                                                                                                                                                                             |                4 |              7 |         1.75 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsabrac/obsfata/obsikult4egsai0tnb/obsndabqya5bbf                                                                                                                             |                                                                                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsabrac/obsfata/obsigs1d/obsfiwy14fdg52ki5rbucbib/obsfbfcfcegu5zetaeyt2rcbx2kgn5yui                                                                                                                                                     |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsabrac/obsfata/obsidbjqa1/obsffub/obsfiwy14fdg52ki5rbucbib/obsaepqbeygqxyeogu0e2ljpyq0okez3it5ri0f5cshyr4n5rx20                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsabrac/obsfata/obsfauld/obsfiwy14fdg52ki5rbucbib/obsfauq2qfj5sjb                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_gth_phy/locked_reg_reg[0]                                                                                                                                                                                                          | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]                                                         |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[7]_i_1_n_0                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/rs_in_sync_reg_0[0]                                                                                                                                                                                     | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsabrac/obsfata/obsikult4egsai0tnb/obsag5qr35cdjmcm5fqt2tgdd                                                                                                                  |                                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/active                                                                                                                                                                                                           | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]                                                         |                6 |              8 |         1.33 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsabrac/obsfata/obsidbjqa1/obsffub/obsfiwy14fdg52ki5rbucbib/obsaepqbeygqxyeogu0e2ljpyq0okez3it5ri0f5cshyr4n5rx20                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsabrac/obsfata/obsfbscif4cdpzgmhb                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/wr_col[7]_i_1_n_0                                                                                                                                                                                           | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]                                                         |                2 |              8 |         4.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsabrac/obsfata/obsnjgbx2mcda/obsfbrx2inggc/obsnjdhzme                                                                                                                        |                                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsaafzd2igt0rh4csauo/obsncsau34lepyinaajmj4n5seig5dpzk                                                                                                                        |                                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsabrac/obsfata/obsfauld/obsfiwy14fdg52ki5rbucbib/obsfauq2qfj5sjb                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsabrac/obsfata/obsikult4egsai0tnb/obsag5qr35cdjmcm5fqt2tgdd                                                                                                                  |                                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsabrac/obsfata/obsnjgbx2mcda/obsfbrx2inggc/obsnjdhzme                                                                                                                        |                                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsabrac/obsfata/obsicfiax4lba                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsabrac/obsfata/obsfbscif4cdpzgmhb                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             |                6 |              8 |         1.33 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsabrac/obsfata/obsicfiax4lba                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/slide_cooldown_cnt[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]                                                         |                3 |              8 |         2.67 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsabrac/obsijga/obsahrkfl/obsaaqkb/obsnhsci34bbhzgmhb                                                                                                                         | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsabrac/obsijga/obsahrkfl/obsaaqkb/obsnftqah4hsci34irag                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsaafzd2igt0rh4csauo/obsncsau34lepyinaajmj4n5seig5dpzk                                                                                                                        |                                                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsabrac/obsijga/obsahrkfl/obsaaqkb/obsnhsci34bbhzgmhb                                                                                                                         | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsabrac/obsijga/obsahrkfl/obsaaqkb/obsnftqah4hsci34irag                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_dec_rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                          | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_dec_rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsabrac/obsijdd/obsaedj3it5e0eiabwa                                                                                                                                           |                                                                                                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsabrac/obsijdd/obsaedj3it5e0eiabwa                                                                                                                                           |                                                                                                                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsabrac/obsacwa/obsflepyinaajme                                                                                                                                               |                                                                                                                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsabrac/obsacwa/obsflepyinaajme                                                                                                                                               |                                                                                                                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1                                                                                                                                                                                 | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                     | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                                                                  |                2 |             10 |         5.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1                                                                                                                                                                                 | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_1_n_0                     | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                                                                  |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsaafzd2okez3it5bjako/obsncsau20/obsaiq5yinaajme                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                        |                2 |             10 |         5.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg_n_0                                                                        |                2 |             10 |         5.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsaafzd2okez3it5bjako/obsncsau20/obsaiq5yinaajme                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                              |                8 |             10 |         1.25 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                                                                           |                4 |             11 |         2.75 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_dec_rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                                                                       |                4 |             11 |         2.75 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/u_dec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                                                      |                3 |             11 |         3.67 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsaafzd2igt0rh4csauo/obsakqbmqd5eqaypfra                                                                                                                                      | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsabrac/obsfcrjzl/obsnaujqm15rbvmcnb/obsibbx2inbe0fk/obsaepqeascajm2x5rbur4aqciibfts52chfbvgeib/obsnjryt2abq0jib/obsngtxy4ihrbmqnedi14eguy2j4aayneuab/obsaeprnitqpyq0i5c0rha5aamgskab/obsaepsd4egshzeigdzmj5cdkbceda/obsibcyqar5arzinjb |                2 |             11 |         5.50 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsaafzd2igt0rh4csauo/obsakqbmqd5eqaypfra                                                                                                                                      | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsabrac/obsfcrjzl/obsnaujqm15rbvmcnb/obsibbx2inbe0fk/obsaepqeascajm2x5rbur4aqciibfts52chfbvgeib/obsnjryt2abq0jib/obsngtxy4ihrbmqnedi14eguy2j4aayneuab/obsaeprnitqpyq0i5c0rha5aamgskab/obsaepsd4egshzeigdzmj5cdkbceda/obsibcyqar5arzinjb |                2 |             11 |         5.50 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsabrac/obsacwa/obsfgaqz55cdiuk1oa/obsaaqkb/obsniq5yin                                                                                                                        | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsabrac/obsfcrjzl/obsaaujqm15rbvccnb/obsibbx2inbe0fk/obsaepqeascajm2x5rbur4aqciibfts52chfbvgeib/obsnjryt2abq0jib/obsngtxy4ihrbmqnedi14eguy2j4aayneuab/obsaeprnitqpyq0i5c0rha5aamgskab/obsaepsd4egshzeigdzmj5cdkbceda/obsibcyqar5arzinjb |                2 |             11 |         5.50 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsabrac/obsacwa/obsfgaqz55cdiuk1oa/obsaaqkb/obsniq5yin                                                                                                                        | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsabrac/obsfcrjzl/obsaaujqm15rbvccnb/obsibbx2inbe0fk/obsaepqeascajm2x5rbur4aqciibfts52chfbvgeib/obsnjryt2abq0jib/obsngtxy4ihrbmqnedi14eguy2j4aayneuab/obsaeprnitqpyq0i5c0rha5aamgskab/obsaepsd4egshzeigdzmj5cdkbceda/obsibcyqar5arzinjb |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                     |                6 |             12 |         2.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/u_dec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                         | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/u_dec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                                        |                1 |             12 |        12.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_bit_aligner/timeout_counter[11]_i_1_n_0                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]                                                         |                5 |             12 |         2.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                                        |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                 |                2 |             13 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/bbstub_rd_rst_busy[0]                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]                                                         |                2 |             15 |         7.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_fso_deframer/last_block_id                                                                                                                                                                                                | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]                                                         |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[15]_i_1_n_0                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_fso_deframer/payload_cnt[15]_i_1_n_0                                                                                                                                                                                      | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]                                                         |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                                        |                                                                                                                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                                        |                                                                                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                             |               14 |             16 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                         |                                                                                                                                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsabrac/obsfata/obsijpry4t5rbuwwcbtl4egqznq1/obsaaqkb/obsalba                                                                                                                 |                                                                                                                                                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsabrac/obsfata/obsijpry4t5rbuwwcbtl4egqznq1/obsaaqkb/obsalba                                                                                                                 |                                                                                                                                                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]          |                                                                                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                 |                                                                                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]_0                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                     |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                                        |                4 |             18 |         4.50 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/u_dec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                 | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/u_dec_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                                             |                2 |             18 |         9.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                                        |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                     |                2 |             18 |         9.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                     |                6 |             19 |         3.17 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_deinterleaver/rd_sym_idx[19]_i_1_n_0                                                                                                                                                                                      | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]                                                         |                2 |             20 |        10.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_dec_rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                         | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_dec_rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                                                                       |                2 |             20 |        10.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                         |                                                                                                                                                                                                                                                                                                                             |                2 |             20 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                         |                                                                                                                                                                                                                                                                                                                             |                2 |             20 |        10.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                      | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                                                                  |                4 |             24 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1                                                                                                                                                                                 | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                        | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                                                                             |                4 |             26 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                             |                4 |             26 |         6.50 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/E[0]                                                                                                                                                                                                             | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]                                                         |                5 |             26 |         5.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                             |                4 |             26 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                         |                8 |             27 |         3.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                     |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                     |                2 |             28 |        14.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_dec_rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                  | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_dec_rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                                                              |                4 |             30 |         7.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                                      |                6 |             31 |         5.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs[1][31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs[8][31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                          |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs[5][31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs[15][31]_i_1_n_0                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                          |               20 |             32 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs[6][31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs[4][31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                          |               19 |             32 |         1.68 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_fso_deframer/o_payload_data[31]_i_1_n_0                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]                                                         |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs[7][31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                          |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[51]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs[9][31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                          |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs[2][31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                          |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[50]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                                                                             |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs[3][31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                          |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs[10][31]_i_1_n_0                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                          |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs[0][31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs[14][31]_i_1_n_0                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                          |               18 |             32 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs[13][31]_i_1_n_0                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs[12][31]_i_1_n_0                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                          |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/fso_rx_top_0/inst/u_axi_slave/slv_regs[11][31]_i_1_n_0                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                          |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[16][32]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |               21 |             33 |         1.57 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[15][32]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |               23 |             33 |         1.43 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[14][32]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |               24 |             33 |         1.38 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[13][32]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |               26 |             33 |         1.27 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[26][32]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |               22 |             33 |         1.50 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[25][32]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |               25 |             33 |         1.32 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[24][32]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |               24 |             33 |         1.38 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[22][32]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |               24 |             33 |         1.38 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[18][32]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |               23 |             33 |         1.43 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[17][32]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |               24 |             33 |         1.38 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[12][32]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |               26 |             33 |         1.27 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[0][32]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                             |               21 |             33 |         1.57 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[10][32]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |               27 |             33 |         1.22 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[23][32]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |               23 |             33 |         1.43 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[1][32]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                             |               22 |             33 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                             |               13 |             33 |         2.54 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[28][32]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |               27 |             33 |         1.22 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[9][32]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                             |               27 |             33 |         1.22 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[3][32]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                             |               26 |             33 |         1.27 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[7][32]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                             |               25 |             33 |         1.32 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[27][32]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |               23 |             33 |         1.43 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[29][32]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |               24 |             33 |         1.38 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[31][32]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |               23 |             33 |         1.43 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[5][32]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                             |               24 |             33 |         1.38 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[21][32]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |               26 |             33 |         1.27 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[4][32]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                             |               24 |             33 |         1.38 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[30][32]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |               22 |             33 |         1.50 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[2][32]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                             |               25 |             33 |         1.32 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[6][32]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                             |               26 |             33 |         1.27 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[20][32]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |               26 |             33 |         1.27 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[11][32]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |               24 |             33 |         1.38 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[8][32]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                             |               26 |             33 |         1.27 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/mem[19][32]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |               23 |             33 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                   |               10 |             34 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                         |                6 |             34 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                             |                5 |             34 |         6.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                             |                5 |             34 |         6.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                     |               15 |             39 |         2.60 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_gb_32to8/p_0_in                                                                                                                                                                                                           | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]                                                         |               21 |             42 |         2.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/mask_cnt_reg[2]                                                                                                                                                                                         | design_1_i/fso_rx_top_0/inst/u_axi_slave/SR[0]                                                                                                                                                                                                                                                                              |                8 |             61 |         7.62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                             |               24 |             63 |         2.62 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_fso_deframer/frame_index                                                                                                                                                                                                  | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]                                                         |               34 |             64 |         1.88 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/E[0]                                                                                                                                                                                                    | design_1_i/fso_rx_top_0/inst/u_axi_slave/SR[0]                                                                                                                                                                                                                                                                              |                8 |             64 |         8.00 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]                                                         |               34 |             74 |         2.18 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/u_clk_wiz/inst/clk_out1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                             |               23 |             78 |         3.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                             |               20 |            103 |         5.15 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_mon_cdc/shadow_reg[223]_i_1_n_0                                                                                                                                                                                                    | design_1_i/fso_rx_top_0/inst/u_gth_phy/u_gth/inst/gen_gtwizard_gthe4_top.gtwizard_ultrascale_0_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]                                                         |              127 |            173 |         1.36 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsabrac/obsijga/obsahrkfl/obsaaqkb/obsnhsci34bbhzgmhb                                                                                                                         |                                                                                                                                                                                                                                                                                                                             |               39 |            200 |         5.13 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsabrac/obsijga/obsahrkfl/obsaaqkb/obsnhsci34bbhzgmhb                                                                                                                         |                                                                                                                                                                                                                                                                                                                             |               39 |            200 |         5.13 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsabrac/obsfata/obsfhttd/obsaaqkb/obsfedj52sira12egb                                                                                                                          |                                                                                                                                                                                                                                                                                                                             |               59 |            216 |         3.66 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsabrac/obsfata/obsfhttd/obsaaqkb/obsfedj52sira12egb                                                                                                                          |                                                                                                                                                                                                                                                                                                                             |               59 |            216 |         3.66 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsaafzd2igt0rh4csauo/obsakqbmqd5eqaypfra                                                                                                                                      |                                                                                                                                                                                                                                                                                                                             |               53 |            217 |         4.09 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsaafzd2igt0rh4csauo/obsakqbmqd5eqaypfra                                                                                                                                      |                                                                                                                                                                                                                                                                                                                             |               53 |            217 |         4.09 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U1/U0/d1/obsibwd/obsaafzd2okez3it5bjako/obsncsau20/obsigtsp2fkczd                                                                                                                               |                                                                                                                                                                                                                                                                                                                             |               70 |            284 |         4.06 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              | design_1_i/fso_rx_top_0/inst/u_fec_rx/u_rs_decode_backend/Decoder_U0/U0/d1/obsibwd/obsaafzd2okez3it5bjako/obsncsau20/obsigtsp2fkczd                                                                                                                               |                                                                                                                                                                                                                                                                                                                             |               75 |            284 |         3.79 |
|  design_1_i/fso_rx_top_0/inst/u_gth_phy/rx_usr_clk                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                             |               98 |            452 |         4.61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                             |              354 |           1386 |         3.92 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


