### Hi there, I am Muhammed

- ğŸ”­ Iâ€™m currently working on pipelined RISC-V
- ğŸŒ± Iâ€™m currently learning UVM
- ğŸ’¬ Ask me about VHDL, Verilog, SystemVerilog, FPGA, RISC-V, C++
- ğŸ“« How to reach me: LinkedIn https://www.linkedin.com/in/muhammedkocaoglu/

<img src="https://github-readme-stats.vercel.app/api?username=muhammedkocaoglu&&show_icons=true&title_color=ffffff&icon_color=bb2acf&text_color=daf7dc&bg_color=151515">
