<!DOCTYPE html>
<html lang="en">

<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <meta http-equiv="X-UA-Compatible" content="ie=edge">

  
  <meta name="author" content="Hanshi Sun">

  
  
  <meta name="description" content="最近要在 FPGA 上部署之前的 ECGNet，所以导师给了我一块 Digilent 的 ZYBO Z7-20，搭载 ZYNQ 7020 芯片，让我们自学并实现硬件部署。 Overview Zybo Z7是一款功能丰富、随时">
  

  
  <link rel="icon" href="https://preminstrel.github.io/blog/favicon.ico">

  
  
  <meta name="keywords" content=" hugo  latex  theme ">
  

  
  
  
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.15.3/dist/katex.min.css"
  integrity="sha384-KiWOvVjnN8qwAZbuQyWDIbfCLFhLXNETzBQjA/92pIowpC0d2O3nppDGQVgwd2nB" crossorigin="anonymous">
<script defer src="https://cdn.jsdelivr.net/npm/katex@0.15.3/dist/katex.min.js"
  integrity="sha384-0fdwu/T/EQMsQlrHCCHoH10pkPLlKA1jL5dFyUOvB3lfeT2540/2g6YgSi2BL14p" crossorigin="anonymous"></script>
<script defer src="https://cdn.jsdelivr.net/npm/katex@0.15.3/dist/contrib/auto-render.min.js"
  integrity="sha384-+XBljXPPiv+OzfbB3cVmLHf4hdUFHlWNZN5spNQ7rmHTXpd7WvJum6fIACpNNfIR" crossorigin="anonymous"></script>
<script>
  document.addEventListener("DOMContentLoaded", function () {
    renderMathInElement(document.body, {
      delimiters: [
        { left: '$$', right: '$$', display: true },
        { left: '\\[', right: '\\]', display: true },
        { left: '$', right: '$', display: false },
        { left: '\\(', right: '\\)', display: false }
      ],
      ignoredTags: ['script', 'noscript', 'style', 'textarea', 'pre', 'code', 'option'],
      throwOnError: false
    });
  });
</script>


  

  
  <meta property="og:title" content="ZYBO Z7 Basics: Overview" />
<meta property="og:description" content="最近要在 FPGA 上部署之前的 ECGNet，所以导师给了我一块 Digilent 的 ZYBO Z7-20，搭载 ZYNQ 7020 芯片，让我们自学并实现硬件部署。 Overview Zybo Z7是一款功能丰富、随时" />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://preminstrel.github.io/blog/post/2021/10/29/zybo-z7-basics-1/" />
<meta property="article:published_time" content="2021-10-29T23:51:59+08:00" />
<meta property="article:modified_time" content="2021-10-30T00:00:00+00:00" />


  
  <link rel="canonical" href="https://preminstrel.github.io/blog/post/2021/10/29/zybo-z7-basics-1/">

  
  
  <meta itemprop="name" content="ZYBO Z7 Basics: Overview">
<meta itemprop="description" content="最近要在 FPGA 上部署之前的 ECGNet，所以导师给了我一块 Digilent 的 ZYBO Z7-20，搭载 ZYNQ 7020 芯片，让我们自学并实现硬件部署。 Overview Zybo Z7是一款功能丰富、随时">
<meta itemprop="datePublished" content="2021-10-29T23:51:59&#43;08:00" />
<meta itemprop="dateModified" content="2021-10-30T00:00:00&#43;00:00" />
<meta itemprop="wordCount" content="1128">



<meta itemprop="keywords" content="FPGA,ZYNQ," />

  
  <link media="screen" rel="stylesheet" href='https://preminstrel.github.io/blog/css/common.css'>
  <link media="screen" rel="stylesheet" href='https://preminstrel.github.io/blog/css/content.css'>

  
  
  <title>ZYBO Z7 Basics: Overview - Blog de Preminstrel</title>
  

  
  <meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="ZYBO Z7 Basics: Overview"/>
<meta name="twitter:description" content="最近要在 FPGA 上部署之前的 ECGNet，所以导师给了我一块 Digilent 的 ZYBO Z7-20，搭载 ZYNQ 7020 芯片，让我们自学并实现硬件部署。 Overview Zybo Z7是一款功能丰富、随时"/>


  
<link rel="stylesheet" href='https://preminstrel.github.io/blog/css/single.css'>

</head>

<body>
  <div id="wrapper">
    <header id="header">
  <h1>
    <a href="https://preminstrel.github.io/blog/">Blog de Preminstrel</a>
  </h1>

  <nav>
    
    <span class="nav-bar-item">
      <a class="link" href="/blog/">Post</a>
    </span>
    
    <span class="nav-bar-item">
      <a class="link" href="/blog/post/">Archives</a>
    </span>
    
    <span class="nav-bar-item">
      <a class="link" href="/blog/about/">About</a>
    </span>
    
  </nav>
</header>

    
<main id="main" class="post">
  
  
  <h1>ZYBO Z7 Basics: Overview</h1>
  
  <div>
    <b>Keywords: </b>
    
    <a class="link" href='https://preminstrel.github.io/blog/tags/fpga'>#FPGA</a>
    
    <a class="link" href='https://preminstrel.github.io/blog/tags/zynq'>#ZYNQ</a>
    
  </div>
  
  
  <article class="content">
    
    <p>最近要在 FPGA 上部署之前的 ECGNet，所以导师给了我一块 Digilent 的 <em><strong>ZYBO Z7-20</strong></em>，搭载 ZYNQ 7020 芯片，让我们自学并实现硬件部署。</p>
<h1 id="overview">Overview</h1>
<p>Zybo Z7是一款功能丰富、随时可用的嵌入式软件和数字电路开发板，围绕 Xilinx Zynq-7000 系列构建。Zynq系列基于 Xilinx All Programmable System-on-Chip (AP SoC)架构，将双核 ARM Cortex-A9 处理器与 Xilinx 7 系列可编程门阵列(FPGA)逻辑紧密集成。在考虑 FPGA 的灵活性和功率损耗的基础上，Zybo Z7 围绕 Zynq 配备了丰富的多媒体和连接外设，打造了一个强大的单板机。Zybo Z7 的视频功能集，包括 MIPI SCI-2 兼容 Pcam 连接器、HDMI 输入、HDMI 输出和高 DDR3L 带宽，使其成为 Xilinx FPGA 高端嵌入式视觉应用的负担得起的解决方案。通过 Zybo Z7 的 Pmod 连接器，可以方便地附加额外的硬件，允许访问 Digilent 的超过 70 个 Pmod 外设板目录，包括电机控制器，传感器，显示器等等。</p>
<p><em><strong>ZYNQ Processor</strong></em></p>
<ul>
<li>667 MHz dual-core Cortex-A9 processor</li>
<li>DDR3L memory controller with 8 DMA channels and 4 High Performance AXI3 Slave ports</li>
<li>High-bandwidth peripheral controllers: 1G Ethernet, USB 2.0, SDIO</li>
<li>Low-bandwidth peripheral controllers: SPI, UART, CAN, I2C</li>
<li>Programmable from JTAG, Quad-SPI flash, and microSD card</li>
<li>Programmable logic equivalent to Artix-7 FPGA</li>
</ul>
<p><em><strong>Memory</strong></em></p>
<ul>
<li>1 GB DDR3L with 32-bit bus @ 1066 MHz</li>
<li>16 MB Quad-SPI Flash with factory programmed 128-bit random number and 48-bit globally unique EUI-48/64™
compatible identifier</li>
</ul>
<p><em><strong>Power</strong></em></p>
<ul>
<li>Powered from USB or any 5V external power source</li>
</ul>
<p><em><strong>USB and Ethernet</strong></em></p>
<ul>
<li>Gigabit Ethernet PHY</li>
<li>USB-JTAG Programming circuitry</li>
<li>USB-UART bridge</li>
<li>USB 2.0 OTG PHY with host and device support</li>
</ul>
<p><em><strong>Audio and Video</strong></em></p>
<ul>
<li>Pcam camera connector with MIPI CSI-2 support</li>
<li>HDMI sink port (input) with/without CEC</li>
<li>HDMI source port (output) with CEC</li>
<li>Audio codec with stereo headphone, stereo line-in, and microphone jacks</li>
</ul>
<p><em><strong>Switches, Pushbuttons, &amp; LEDs</strong></em></p>
<ul>
<li>6 push-buttons (2 processor connected)</li>
<li>4 slide switches</li>
<li>5 LEDs (1 processor connected)</li>
<li>2 RGB LEDs (1)</li>
</ul>
<p><em><strong>Expansion Connectors</strong></em></p>
<ul>
<li>6 Pmod ports (5)
<ul>
<li>8 Total Processor I/O</li>
<li>40 Total FPGA I/O (32)</li>
<li>4 Analog capable 01.0V differential pairs to XADC</li>
</ul>
</li>
</ul>
<div align=center>
<img src="/img/20211030223155.png" width="600px" />
</div>
<table>
<thead>
<tr>
<th>编号</th>
<th>器件名称</th>
<th>编号</th>
<th>器件名称</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>电源开关</td>
<td>17</td>
<td>Unique MAC address label</td>
</tr>
<tr>
<td>2</td>
<td>供电模式选择跳线</td>
<td>18</td>
<td>External JTAG port</td>
</tr>
<tr>
<td>3</td>
<td>USB JTAG/USB-UART port</td>
<td>19</td>
<td>HDMI input port</td>
</tr>
<tr>
<td>4</td>
<td>MIO  User LED(LD4)</td>
<td>20</td>
<td>Pcam MIPI CSI-2 port</td>
</tr>
<tr>
<td>5</td>
<td>MIO Pmod port</td>
<td>21</td>
<td>microSD connector (other side)</td>
</tr>
<tr>
<td>6</td>
<td>USB 2.0 Host/OTG port</td>
<td>22</td>
<td>HDMI output port</td>
</tr>
<tr>
<td>7</td>
<td>USB Host power enable jumper</td>
<td>23</td>
<td>Ethernet port</td>
</tr>
<tr>
<td>8</td>
<td>Standard Pmod port</td>
<td>24</td>
<td>External power supply connector</td>
</tr>
<tr>
<td>9</td>
<td>User switches (SW0-SW3)</td>
<td>25</td>
<td>Fan connector (5V, three-wire)</td>
</tr>
<tr>
<td>10</td>
<td>User LEDs (LD0-LD3)</td>
<td>26</td>
<td>Programming mode select jumper</td>
</tr>
<tr>
<td>11</td>
<td>MIO User buttons</td>
<td>27</td>
<td>Power supply good LED</td>
</tr>
<tr>
<td>12</td>
<td>High-speed Pmod ports (JB, JC, JD)</td>
<td>28</td>
<td>FPGA programming done LED</td>
</tr>
<tr>
<td>13</td>
<td>User buttons (BTN0-BTN3)</td>
<td>29</td>
<td>Processor reset button</td>
</tr>
<tr>
<td>14</td>
<td>User RGB LEDs (LD5-LD6)</td>
<td>30</td>
<td>FPGA clear configuration button</td>
</tr>
<tr>
<td>15</td>
<td>XADC Pmod port</td>
<td>31</td>
<td>Zynq-7020</td>
</tr>
<tr>
<td>16</td>
<td>Audio codec ports</td>
<td>32</td>
<td>DDR3L Memory</td>
</tr>
</tbody>
</table>
<h1 id="zynq-apsoc-architecture">Zynq APSoC Architecture</h1>
<p>Zynq APSoC 分为两个不同的子系统：处理系统(<em><strong>PS</strong></em>)和可编程逻辑(<em><strong>PL</strong></em>)。下图展示了 Zynq APSoC 架构的概述，其中 PS 为浅绿色，PL 为黄色。需要注意的是，Zynq-7020 和 Zynq-7010 设备上没有 PCIe Gen2 控制器和千兆收发器。</p>
<div align=center>
<img src="/img/20211030232502.png" width="400px" />
</div>
<p>PL 和 Xilinx 7 系的 Artix FPGA 几乎一模一样，除了它包含几个紧密结合 PS 的专用接口和总线。PL 也不包含和典型 7 系 FPGA 相同的配置硬件，它必须直接由处理器或通过 JTAG 端口进行配置。</p>
<p>PS 由许多组件组成，包括应用处理单元(APU，包括 2 个 Cortex-A9 处理器)、高级微控制器总线架构(AMBA)互连、DDR3 内存控制器和各种外设控制器，它们的输入和输出复用到 54 个专用引脚(称为复用 I/O，或 MIO 引脚)。没有将其输入和输出连接到 MIO 引脚的外围控制器可以通过 PL，通过扩展 MIO (EMIO) 接口路由其 I/O。外围控制器通过 AMBA 互连连接到处理器作为 slaves，并包含可在处理器内存空间寻址的可读/可写控制寄存器。可编程逻辑也作为一个从属连接到互连，设计可以在 FPGA fabric 中实现多个核，每个核也包含可寻址的控制寄存器。此外，在 PL 中实现的核心可以触发对处理器的中断，并执行对 DDR3 内存的 DMA 访问。</p>

    
  </article>
  <div class="paginator">
    
    <a class="link" href="https://preminstrel.github.io/blog/post/2021/10/29/dcdc-%E5%BC%80%E5%85%B3%E7%94%B5%E6%BA%90/">← prev</a>
    
    
    <a class="link" href="https://preminstrel.github.io/blog/post/2021/10/31/zybo-z7-basics-2/">next →</a>
    
  </div>
  <div class="comment">
    
    
    
    
    
    
  </div>
  
</main>

    <footer id="footer">
  <div>
    <span>© 2021</span> - <span>2022</span>
  </div>

  <div>
    <span>Powered by </span>
    <a class="link" href="https://gohugo.io/">Hugo</a>
    <span> 🍦 Theme </span>
    <a class="link" href="https://github.com/queensferryme/hugo-theme-texify">TeXify</a>
  </div>

  <div class="footnote">
    <span>Follow me on <a class=link href=https://github.com/preminstrel>GitHub</a>,
<a class=link href=https://twitter.com/preminstrel>Twitter</a> or
<a class=link href=/index.xml>RSS</a> |
<a class=link href=https://creativecommons.org/licenses/by-nc-sa/4.0/deed.zh target=_blank rel=noopener>CC BY-NC-SA 4.0</a>
</span>
  </div>
</footer>

  </div>

  
  

  
  

  
  

</body>

</html>
