/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 192 136 368 152)
	(text "INPUT" (rect 133 0 162 10)(font "Arial" (font_size 6)))
	(text "pin_name1" (rect 9 0 64 11)(font "Arial" ))
	(pt 176 8)
	(drawing
		(line (pt 92 12)(pt 117 12))
		(line (pt 92 4)(pt 117 4))
		(line (pt 121 8)(pt 176 8))
		(line (pt 92 12)(pt 92 4))
		(line (pt 117 4)(pt 121 8))
		(line (pt 117 12)(pt 121 8))
	)
	(text "VCC" (rect 136 7 157 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 920 128 1096 144)
	(text "OUTPUT" (rect 1 0 41 10)(font "Arial" (font_size 6)))
	(text "pin_name2" (rect 90 0 146 13)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 480 120 736 232)
	(text "single_port_ram" (rect 5 0 85 11)(font "Arial" ))
	(text "inst" (rect 8 96 26 107)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 15 11)(font "Arial" ))
		(text "clk" (rect 21 27 36 38)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "addr[0..2**addr_width-1]" (rect 0 0 119 11)(font "Arial" ))
		(text "addr[0..2**addr_width-1]" (rect 21 43 140 54)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "data[data_width-1..0]" (rect 0 0 102 11)(font "Arial" ))
		(text "data[data_width-1..0]" (rect 21 59 123 70)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "we" (rect 0 0 15 11)(font "Arial" ))
		(text "we" (rect 21 75 36 86)(font "Arial" ))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 256 32)
		(output)
		(text "q[data_width-1..0]" (rect 0 0 88 11)(font "Arial" ))
		(text "q[data_width-1..0]" (rect 161 27 249 38)(font "Arial" ))
		(line (pt 256 32)(pt 240 32)(line_width 3))
	)
	(parameter
		"DATA_WIDTH"
		"8"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"ADDR_WIDTH"
		"6"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 240 96))
	)
	(annotation_block (parameter)(rect 480 72 672 120))
)
