0.7
2020.2
Nov 18 2020
09:47:47
D:/MyProjects/FPGA/Lab2/sim_process/sim_process.sim/sim_1/impl/timing/xsim/tb_proc_time_impl.v,1709546099,verilog,,,,glbl;proc,,,,,,,,
D:/MyProjects/FPGA/Lab2/sim_process/sim_process.srcs/sim_1/new/tb_proc.vhd,1709543789,vhdl,,,,tb_proc,,,,,,,,
