#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* PWM_4_PWMUDB */
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_4_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_4_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
PWM_4_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
PWM_4_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB07_A0
PWM_4_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB07_A1
PWM_4_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
PWM_4_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB07_D0
PWM_4_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB07_D1
PWM_4_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_4_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
PWM_4_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB07_F0
PWM_4_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB07_F1
PWM_4_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_4_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

/* PWM_5_PWMUDB */
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWM_5_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_5_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_5_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_5_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_5_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
PWM_5_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
PWM_5_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
PWM_5_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
PWM_5_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
PWM_5_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
PWM_5_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
PWM_5_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_5_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
PWM_5_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
PWM_5_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
PWM_5_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_5_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL

/* PWM_6_PWMUDB */
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
PWM_6_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_6_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_6_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_6_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_6_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
PWM_6_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
PWM_6_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB07_A0
PWM_6_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB07_A1
PWM_6_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
PWM_6_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB07_D0
PWM_6_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB07_D1
PWM_6_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_6_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
PWM_6_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB07_F0
PWM_6_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB07_F1
PWM_6_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_6_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

/* PWM_7_PWMUDB */
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_7_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_7_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_7_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_7_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_7_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
PWM_7_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
PWM_7_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
PWM_7_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
PWM_7_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
PWM_7_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
PWM_7_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
PWM_7_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_7_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
PWM_7_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
PWM_7_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB06_F1

/* PWM_8_PWMUDB */
PWM_8_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_8_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_8_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_8_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_8_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
PWM_8_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
PWM_8_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB15_A0
PWM_8_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB15_A1
PWM_8_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
PWM_8_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB15_D0
PWM_8_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB15_D1
PWM_8_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_8_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
PWM_8_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB15_F0
PWM_8_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB15_F1
PWM_8_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_8_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL

/* PWM_9_PWMUDB */
PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
PWM_9_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
PWM_9_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_9_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_9_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PWM_9_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
PWM_9_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
PWM_9_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB01_CTL
PWM_9_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
PWM_9_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_9_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PWM_9_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PWM_9_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
PWM_9_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
PWM_9_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
PWM_9_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
PWM_9_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
PWM_9_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
PWM_9_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
PWM_9_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_9_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
PWM_9_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
PWM_9_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
PWM_9_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_9_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL

/* Filter_DFB */
Filter_DFB__ACU_SRAM_DATA EQU CYREG_DFB0_ACU_SRAM_DATA_MBASE
Filter_DFB__COHER EQU CYREG_DFB0_COHER
Filter_DFB__CR EQU CYREG_DFB0_CR
Filter_DFB__CSA_SRAM_DATA EQU CYREG_DFB0_CSA_SRAM_DATA_MBASE
Filter_DFB__CSB_SRAM_DATA EQU CYREG_DFB0_CSB_SRAM_DATA_MBASE
Filter_DFB__DALIGN EQU CYREG_DFB0_DALIGN
Filter_DFB__DMA_CTRL EQU CYREG_DFB0_DMA_CTRL
Filter_DFB__DPA_SRAM_DATA EQU CYREG_DFB0_DPA_SRAM_DATA_MBASE
Filter_DFB__DPB_SRAM_DATA EQU CYREG_DFB0_DPB_SRAM_DATA_MBASE
Filter_DFB__DSI_CTRL EQU CYREG_DFB0_DSI_CTRL
Filter_DFB__FSM_SRAM_DATA EQU CYREG_DFB0_FSM_SRAM_DATA_MBASE
Filter_DFB__HOLDA EQU CYREG_DFB0_HOLDA
Filter_DFB__HOLDAH EQU CYREG_DFB0_HOLDAH
Filter_DFB__HOLDAM EQU CYREG_DFB0_HOLDAM
Filter_DFB__HOLDAS EQU CYREG_DFB0_HOLDAS
Filter_DFB__HOLDB EQU CYREG_DFB0_HOLDB
Filter_DFB__HOLDBH EQU CYREG_DFB0_HOLDBH
Filter_DFB__HOLDBM EQU CYREG_DFB0_HOLDBM
Filter_DFB__HOLDBS EQU CYREG_DFB0_HOLDBS
Filter_DFB__INT_CTRL EQU CYREG_DFB0_INT_CTRL
Filter_DFB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
Filter_DFB__PM_ACT_MSK EQU 0x10
Filter_DFB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
Filter_DFB__PM_STBY_MSK EQU 0x10
Filter_DFB__RAM_DIR EQU CYREG_DFB0_RAM_DIR
Filter_DFB__RAM_EN EQU CYREG_DFB0_RAM_EN
Filter_DFB__SEMA EQU CYREG_DFB0_SEMA
Filter_DFB__SR EQU CYREG_DFB0_SR
Filter_DFB__STAGEA EQU CYREG_DFB0_STAGEA
Filter_DFB__STAGEAH EQU CYREG_DFB0_STAGEAH
Filter_DFB__STAGEAM EQU CYREG_DFB0_STAGEAM
Filter_DFB__STAGEB EQU CYREG_DFB0_STAGEB
Filter_DFB__STAGEBH EQU CYREG_DFB0_STAGEBH
Filter_DFB__STAGEBM EQU CYREG_DFB0_STAGEBM

/* PWM_10_PWMUDB */
PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PWM_10_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PWM_10_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_10_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_10_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_10_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
PWM_10_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_10_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB14_CTL
PWM_10_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_10_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_10_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_10_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_10_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
PWM_10_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
PWM_10_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
PWM_10_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
PWM_10_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
PWM_10_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
PWM_10_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
PWM_10_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_10_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
PWM_10_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
PWM_10_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
PWM_10_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_10_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL

/* PWM_11_PWMUDB */
PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
PWM_11_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
PWM_11_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_11_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_11_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_11_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
PWM_11_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_11_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
PWM_11_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_11_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_11_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_11_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_11_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
PWM_11_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
PWM_11_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
PWM_11_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
PWM_11_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
PWM_11_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
PWM_11_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
PWM_11_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_11_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
PWM_11_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
PWM_11_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
PWM_11_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_11_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL

/* SS_OUT */
SS_OUT__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SS_OUT__0__MASK EQU 0x10
SS_OUT__0__PC EQU CYREG_PRT12_PC4
SS_OUT__0__PORT EQU 12
SS_OUT__0__SHIFT EQU 4
SS_OUT__AG EQU CYREG_PRT12_AG
SS_OUT__BIE EQU CYREG_PRT12_BIE
SS_OUT__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SS_OUT__BYP EQU CYREG_PRT12_BYP
SS_OUT__DM0 EQU CYREG_PRT12_DM0
SS_OUT__DM1 EQU CYREG_PRT12_DM1
SS_OUT__DM2 EQU CYREG_PRT12_DM2
SS_OUT__DR EQU CYREG_PRT12_DR
SS_OUT__INP_DIS EQU CYREG_PRT12_INP_DIS
SS_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SS_OUT__MASK EQU 0x10
SS_OUT__PORT EQU 12
SS_OUT__PRT EQU CYREG_PRT12_PRT
SS_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SS_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SS_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SS_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SS_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SS_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SS_OUT__PS EQU CYREG_PRT12_PS
SS_OUT__SHIFT EQU 4
SS_OUT__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SS_OUT__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SS_OUT__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SS_OUT__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SS_OUT__SLW EQU CYREG_PRT12_SLW

/* MISO_IN */
MISO_IN__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
MISO_IN__0__MASK EQU 0x10
MISO_IN__0__PC EQU CYREG_IO_PC_PRT15_PC4
MISO_IN__0__PORT EQU 15
MISO_IN__0__SHIFT EQU 4
MISO_IN__AG EQU CYREG_PRT15_AG
MISO_IN__AMUX EQU CYREG_PRT15_AMUX
MISO_IN__BIE EQU CYREG_PRT15_BIE
MISO_IN__BIT_MASK EQU CYREG_PRT15_BIT_MASK
MISO_IN__BYP EQU CYREG_PRT15_BYP
MISO_IN__CTL EQU CYREG_PRT15_CTL
MISO_IN__DM0 EQU CYREG_PRT15_DM0
MISO_IN__DM1 EQU CYREG_PRT15_DM1
MISO_IN__DM2 EQU CYREG_PRT15_DM2
MISO_IN__DR EQU CYREG_PRT15_DR
MISO_IN__INP_DIS EQU CYREG_PRT15_INP_DIS
MISO_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
MISO_IN__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
MISO_IN__LCD_EN EQU CYREG_PRT15_LCD_EN
MISO_IN__MASK EQU 0x10
MISO_IN__PORT EQU 15
MISO_IN__PRT EQU CYREG_PRT15_PRT
MISO_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
MISO_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
MISO_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
MISO_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
MISO_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
MISO_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
MISO_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
MISO_IN__PS EQU CYREG_PRT15_PS
MISO_IN__SHIFT EQU 4
MISO_IN__SLW EQU CYREG_PRT15_SLW

/* Opamp_1_ABuf */
Opamp_1_ABuf__CR EQU CYREG_OPAMP1_CR
Opamp_1_ABuf__MX EQU CYREG_OPAMP1_MX
Opamp_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_1_ABuf__PM_ACT_MSK EQU 0x02
Opamp_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_1_ABuf__PM_STBY_MSK EQU 0x02
Opamp_1_ABuf__RSVD EQU CYREG_OPAMP1_RSVD
Opamp_1_ABuf__SW EQU CYREG_OPAMP1_SW
Opamp_1_ABuf__TR0 EQU CYREG_OPAMP1_TR0
Opamp_1_ABuf__TR1 EQU CYREG_OPAMP1_TR1

/* Opamp_2_ABuf */
Opamp_2_ABuf__CR EQU CYREG_OPAMP2_CR
Opamp_2_ABuf__MX EQU CYREG_OPAMP2_MX
Opamp_2_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_2_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_2_ABuf__PM_ACT_MSK EQU 0x04
Opamp_2_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_2_ABuf__PM_STBY_MSK EQU 0x04
Opamp_2_ABuf__RSVD EQU CYREG_OPAMP2_RSVD
Opamp_2_ABuf__SW EQU CYREG_OPAMP2_SW
Opamp_2_ABuf__TR0 EQU CYREG_OPAMP2_TR0
Opamp_2_ABuf__TR1 EQU CYREG_OPAMP2_TR1

/* SPI_DAC_BSPIM */
SPI_DAC_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
SPI_DAC_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
SPI_DAC_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
SPI_DAC_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
SPI_DAC_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
SPI_DAC_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
SPI_DAC_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
SPI_DAC_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
SPI_DAC_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
SPI_DAC_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
SPI_DAC_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB00_CTL
SPI_DAC_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
SPI_DAC_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB00_CTL
SPI_DAC_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
SPI_DAC_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPI_DAC_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPI_DAC_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB00_MSK
SPI_DAC_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
SPI_DAC_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
SPI_DAC_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB00_MSK
SPI_DAC_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPI_DAC_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPI_DAC_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
SPI_DAC_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
SPI_DAC_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
SPI_DAC_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB00_ST
SPI_DAC_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SPI_DAC_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
SPI_DAC_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI_DAC_BSPIM_RxStsReg__4__POS EQU 4
SPI_DAC_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI_DAC_BSPIM_RxStsReg__5__POS EQU 5
SPI_DAC_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI_DAC_BSPIM_RxStsReg__6__POS EQU 6
SPI_DAC_BSPIM_RxStsReg__MASK EQU 0x70
SPI_DAC_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB13_MSK
SPI_DAC_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SPI_DAC_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB13_ST
SPI_DAC_BSPIM_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
SPI_DAC_BSPIM_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
SPI_DAC_BSPIM_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
SPI_DAC_BSPIM_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
SPI_DAC_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SPI_DAC_BSPIM_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
SPI_DAC_BSPIM_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
SPI_DAC_BSPIM_sR16_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
SPI_DAC_BSPIM_sR16_Dp_u0__A0_REG EQU CYREG_B0_UDB10_A0
SPI_DAC_BSPIM_sR16_Dp_u0__A1_REG EQU CYREG_B0_UDB10_A1
SPI_DAC_BSPIM_sR16_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
SPI_DAC_BSPIM_sR16_Dp_u0__D0_REG EQU CYREG_B0_UDB10_D0
SPI_DAC_BSPIM_sR16_Dp_u0__D1_REG EQU CYREG_B0_UDB10_D1
SPI_DAC_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SPI_DAC_BSPIM_sR16_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
SPI_DAC_BSPIM_sR16_Dp_u0__F0_REG EQU CYREG_B0_UDB10_F0
SPI_DAC_BSPIM_sR16_Dp_u0__F1_REG EQU CYREG_B0_UDB10_F1
SPI_DAC_BSPIM_sR16_Dp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
SPI_DAC_BSPIM_sR16_Dp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
SPI_DAC_BSPIM_sR16_Dp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
SPI_DAC_BSPIM_sR16_Dp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
SPI_DAC_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPI_DAC_BSPIM_sR16_Dp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
SPI_DAC_BSPIM_sR16_Dp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
SPI_DAC_BSPIM_sR16_Dp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
SPI_DAC_BSPIM_sR16_Dp_u1__A0_REG EQU CYREG_B0_UDB11_A0
SPI_DAC_BSPIM_sR16_Dp_u1__A1_REG EQU CYREG_B0_UDB11_A1
SPI_DAC_BSPIM_sR16_Dp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
SPI_DAC_BSPIM_sR16_Dp_u1__D0_REG EQU CYREG_B0_UDB11_D0
SPI_DAC_BSPIM_sR16_Dp_u1__D1_REG EQU CYREG_B0_UDB11_D1
SPI_DAC_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPI_DAC_BSPIM_sR16_Dp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
SPI_DAC_BSPIM_sR16_Dp_u1__F0_REG EQU CYREG_B0_UDB11_F0
SPI_DAC_BSPIM_sR16_Dp_u1__F1_REG EQU CYREG_B0_UDB11_F1
SPI_DAC_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI_DAC_BSPIM_TxStsReg__0__POS EQU 0
SPI_DAC_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI_DAC_BSPIM_TxStsReg__1__POS EQU 1
SPI_DAC_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPI_DAC_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
SPI_DAC_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI_DAC_BSPIM_TxStsReg__2__POS EQU 2
SPI_DAC_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI_DAC_BSPIM_TxStsReg__3__POS EQU 3
SPI_DAC_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI_DAC_BSPIM_TxStsReg__4__POS EQU 4
SPI_DAC_BSPIM_TxStsReg__MASK EQU 0x1F
SPI_DAC_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
SPI_DAC_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPI_DAC_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
SPI_DAC_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPI_DAC_BSPIM_TxStsReg__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
SPI_DAC_BSPIM_TxStsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
SPI_DAC_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB07_ST

/* SPI_DAC_IntClock */
SPI_DAC_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPI_DAC_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPI_DAC_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPI_DAC_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPI_DAC_IntClock__INDEX EQU 0x00
SPI_DAC_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPI_DAC_IntClock__PM_ACT_MSK EQU 0x01
SPI_DAC_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPI_DAC_IntClock__PM_STBY_MSK EQU 0x01

/* AUDIO_IN */
AUDIO_IN__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
AUDIO_IN__0__MASK EQU 0x80
AUDIO_IN__0__PC EQU CYREG_PRT4_PC7
AUDIO_IN__0__PORT EQU 4
AUDIO_IN__0__SHIFT EQU 7
AUDIO_IN__AG EQU CYREG_PRT4_AG
AUDIO_IN__AMUX EQU CYREG_PRT4_AMUX
AUDIO_IN__BIE EQU CYREG_PRT4_BIE
AUDIO_IN__BIT_MASK EQU CYREG_PRT4_BIT_MASK
AUDIO_IN__BYP EQU CYREG_PRT4_BYP
AUDIO_IN__CTL EQU CYREG_PRT4_CTL
AUDIO_IN__DM0 EQU CYREG_PRT4_DM0
AUDIO_IN__DM1 EQU CYREG_PRT4_DM1
AUDIO_IN__DM2 EQU CYREG_PRT4_DM2
AUDIO_IN__DR EQU CYREG_PRT4_DR
AUDIO_IN__INP_DIS EQU CYREG_PRT4_INP_DIS
AUDIO_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
AUDIO_IN__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
AUDIO_IN__LCD_EN EQU CYREG_PRT4_LCD_EN
AUDIO_IN__MASK EQU 0x80
AUDIO_IN__PORT EQU 4
AUDIO_IN__PRT EQU CYREG_PRT4_PRT
AUDIO_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
AUDIO_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
AUDIO_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
AUDIO_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
AUDIO_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
AUDIO_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
AUDIO_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
AUDIO_IN__PS EQU CYREG_PRT4_PS
AUDIO_IN__SHIFT EQU 7
AUDIO_IN__SLW EQU CYREG_PRT4_SLW

/* MOSI_OUT */
MOSI_OUT__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
MOSI_OUT__0__MASK EQU 0x40
MOSI_OUT__0__PC EQU CYREG_PRT12_PC6
MOSI_OUT__0__PORT EQU 12
MOSI_OUT__0__SHIFT EQU 6
MOSI_OUT__AG EQU CYREG_PRT12_AG
MOSI_OUT__BIE EQU CYREG_PRT12_BIE
MOSI_OUT__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MOSI_OUT__BYP EQU CYREG_PRT12_BYP
MOSI_OUT__DM0 EQU CYREG_PRT12_DM0
MOSI_OUT__DM1 EQU CYREG_PRT12_DM1
MOSI_OUT__DM2 EQU CYREG_PRT12_DM2
MOSI_OUT__DR EQU CYREG_PRT12_DR
MOSI_OUT__INP_DIS EQU CYREG_PRT12_INP_DIS
MOSI_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MOSI_OUT__MASK EQU 0x40
MOSI_OUT__PORT EQU 12
MOSI_OUT__PRT EQU CYREG_PRT12_PRT
MOSI_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MOSI_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MOSI_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MOSI_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MOSI_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MOSI_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MOSI_OUT__PS EQU CYREG_PRT12_PS
MOSI_OUT__SHIFT EQU 6
MOSI_OUT__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MOSI_OUT__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MOSI_OUT__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MOSI_OUT__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MOSI_OUT__SLW EQU CYREG_PRT12_SLW

/* SCLK_OUT */
SCLK_OUT__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SCLK_OUT__0__MASK EQU 0x20
SCLK_OUT__0__PC EQU CYREG_PRT12_PC5
SCLK_OUT__0__PORT EQU 12
SCLK_OUT__0__SHIFT EQU 5
SCLK_OUT__AG EQU CYREG_PRT12_AG
SCLK_OUT__BIE EQU CYREG_PRT12_BIE
SCLK_OUT__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCLK_OUT__BYP EQU CYREG_PRT12_BYP
SCLK_OUT__DM0 EQU CYREG_PRT12_DM0
SCLK_OUT__DM1 EQU CYREG_PRT12_DM1
SCLK_OUT__DM2 EQU CYREG_PRT12_DM2
SCLK_OUT__DR EQU CYREG_PRT12_DR
SCLK_OUT__INP_DIS EQU CYREG_PRT12_INP_DIS
SCLK_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCLK_OUT__MASK EQU 0x20
SCLK_OUT__PORT EQU 12
SCLK_OUT__PRT EQU CYREG_PRT12_PRT
SCLK_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCLK_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCLK_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCLK_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCLK_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCLK_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCLK_OUT__PS EQU CYREG_PRT12_PS
SCLK_OUT__SHIFT EQU 5
SCLK_OUT__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCLK_OUT__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCLK_OUT__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCLK_OUT__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCLK_OUT__SLW EQU CYREG_PRT12_SLW

/* ADC_SAR_1_ADC_SAR */
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

/* ADC_SAR_1_IRQ */
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* VREF_BUFF */
VREF_BUFF__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
VREF_BUFF__0__MASK EQU 0x40
VREF_BUFF__0__PC EQU CYREG_PRT0_PC6
VREF_BUFF__0__PORT EQU 0
VREF_BUFF__0__SHIFT EQU 6
VREF_BUFF__AG EQU CYREG_PRT0_AG
VREF_BUFF__AMUX EQU CYREG_PRT0_AMUX
VREF_BUFF__BIE EQU CYREG_PRT0_BIE
VREF_BUFF__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VREF_BUFF__BYP EQU CYREG_PRT0_BYP
VREF_BUFF__CTL EQU CYREG_PRT0_CTL
VREF_BUFF__DM0 EQU CYREG_PRT0_DM0
VREF_BUFF__DM1 EQU CYREG_PRT0_DM1
VREF_BUFF__DM2 EQU CYREG_PRT0_DM2
VREF_BUFF__DR EQU CYREG_PRT0_DR
VREF_BUFF__INP_DIS EQU CYREG_PRT0_INP_DIS
VREF_BUFF__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
VREF_BUFF__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VREF_BUFF__LCD_EN EQU CYREG_PRT0_LCD_EN
VREF_BUFF__MASK EQU 0x40
VREF_BUFF__PORT EQU 0
VREF_BUFF__PRT EQU CYREG_PRT0_PRT
VREF_BUFF__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VREF_BUFF__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VREF_BUFF__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VREF_BUFF__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VREF_BUFF__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VREF_BUFF__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VREF_BUFF__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VREF_BUFF__PS EQU CYREG_PRT0_PS
VREF_BUFF__SHIFT EQU 6
VREF_BUFF__SLW EQU CYREG_PRT0_SLW

/* DAC_IN_LSB */
DAC_IN_LSB_sts_sts_reg__0__MASK EQU 0x01
DAC_IN_LSB_sts_sts_reg__0__POS EQU 0
DAC_IN_LSB_sts_sts_reg__1__MASK EQU 0x02
DAC_IN_LSB_sts_sts_reg__1__POS EQU 1
DAC_IN_LSB_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
DAC_IN_LSB_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
DAC_IN_LSB_sts_sts_reg__2__MASK EQU 0x04
DAC_IN_LSB_sts_sts_reg__2__POS EQU 2
DAC_IN_LSB_sts_sts_reg__3__MASK EQU 0x08
DAC_IN_LSB_sts_sts_reg__3__POS EQU 3
DAC_IN_LSB_sts_sts_reg__4__MASK EQU 0x10
DAC_IN_LSB_sts_sts_reg__4__POS EQU 4
DAC_IN_LSB_sts_sts_reg__5__MASK EQU 0x20
DAC_IN_LSB_sts_sts_reg__5__POS EQU 5
DAC_IN_LSB_sts_sts_reg__6__MASK EQU 0x40
DAC_IN_LSB_sts_sts_reg__6__POS EQU 6
DAC_IN_LSB_sts_sts_reg__7__MASK EQU 0x80
DAC_IN_LSB_sts_sts_reg__7__POS EQU 7
DAC_IN_LSB_sts_sts_reg__MASK EQU 0xFF
DAC_IN_LSB_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB04_MSK
DAC_IN_LSB_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
DAC_IN_LSB_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
DAC_IN_LSB_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
DAC_IN_LSB_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
DAC_IN_LSB_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
DAC_IN_LSB_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB04_ST

/* DAC_IN_MSB */
DAC_IN_MSB_sts_sts_reg__0__MASK EQU 0x01
DAC_IN_MSB_sts_sts_reg__0__POS EQU 0
DAC_IN_MSB_sts_sts_reg__1__MASK EQU 0x02
DAC_IN_MSB_sts_sts_reg__1__POS EQU 1
DAC_IN_MSB_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
DAC_IN_MSB_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
DAC_IN_MSB_sts_sts_reg__2__MASK EQU 0x04
DAC_IN_MSB_sts_sts_reg__2__POS EQU 2
DAC_IN_MSB_sts_sts_reg__3__MASK EQU 0x08
DAC_IN_MSB_sts_sts_reg__3__POS EQU 3
DAC_IN_MSB_sts_sts_reg__MASK EQU 0x0F
DAC_IN_MSB_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB11_MSK
DAC_IN_MSB_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
DAC_IN_MSB_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB11_ST

/* LCD_Char_1_LCDPort */
LCD_Char_1_LCDPort__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
LCD_Char_1_LCDPort__0__MASK EQU 0x01
LCD_Char_1_LCDPort__0__PC EQU CYREG_PRT5_PC0
LCD_Char_1_LCDPort__0__PORT EQU 5
LCD_Char_1_LCDPort__0__SHIFT EQU 0
LCD_Char_1_LCDPort__1__INTTYPE EQU CYREG_PICU5_INTTYPE1
LCD_Char_1_LCDPort__1__MASK EQU 0x02
LCD_Char_1_LCDPort__1__PC EQU CYREG_PRT5_PC1
LCD_Char_1_LCDPort__1__PORT EQU 5
LCD_Char_1_LCDPort__1__SHIFT EQU 1
LCD_Char_1_LCDPort__2__INTTYPE EQU CYREG_PICU5_INTTYPE2
LCD_Char_1_LCDPort__2__MASK EQU 0x04
LCD_Char_1_LCDPort__2__PC EQU CYREG_PRT5_PC2
LCD_Char_1_LCDPort__2__PORT EQU 5
LCD_Char_1_LCDPort__2__SHIFT EQU 2
LCD_Char_1_LCDPort__3__INTTYPE EQU CYREG_PICU5_INTTYPE3
LCD_Char_1_LCDPort__3__MASK EQU 0x08
LCD_Char_1_LCDPort__3__PC EQU CYREG_PRT5_PC3
LCD_Char_1_LCDPort__3__PORT EQU 5
LCD_Char_1_LCDPort__3__SHIFT EQU 3
LCD_Char_1_LCDPort__4__INTTYPE EQU CYREG_PICU5_INTTYPE4
LCD_Char_1_LCDPort__4__MASK EQU 0x10
LCD_Char_1_LCDPort__4__PC EQU CYREG_PRT5_PC4
LCD_Char_1_LCDPort__4__PORT EQU 5
LCD_Char_1_LCDPort__4__SHIFT EQU 4
LCD_Char_1_LCDPort__5__INTTYPE EQU CYREG_PICU5_INTTYPE5
LCD_Char_1_LCDPort__5__MASK EQU 0x20
LCD_Char_1_LCDPort__5__PC EQU CYREG_PRT5_PC5
LCD_Char_1_LCDPort__5__PORT EQU 5
LCD_Char_1_LCDPort__5__SHIFT EQU 5
LCD_Char_1_LCDPort__6__INTTYPE EQU CYREG_PICU5_INTTYPE6
LCD_Char_1_LCDPort__6__MASK EQU 0x40
LCD_Char_1_LCDPort__6__PC EQU CYREG_PRT5_PC6
LCD_Char_1_LCDPort__6__PORT EQU 5
LCD_Char_1_LCDPort__6__SHIFT EQU 6
LCD_Char_1_LCDPort__AG EQU CYREG_PRT5_AG
LCD_Char_1_LCDPort__AMUX EQU CYREG_PRT5_AMUX
LCD_Char_1_LCDPort__BIE EQU CYREG_PRT5_BIE
LCD_Char_1_LCDPort__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LCD_Char_1_LCDPort__BYP EQU CYREG_PRT5_BYP
LCD_Char_1_LCDPort__CTL EQU CYREG_PRT5_CTL
LCD_Char_1_LCDPort__DM0 EQU CYREG_PRT5_DM0
LCD_Char_1_LCDPort__DM1 EQU CYREG_PRT5_DM1
LCD_Char_1_LCDPort__DM2 EQU CYREG_PRT5_DM2
LCD_Char_1_LCDPort__DR EQU CYREG_PRT5_DR
LCD_Char_1_LCDPort__INP_DIS EQU CYREG_PRT5_INP_DIS
LCD_Char_1_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LCD_Char_1_LCDPort__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LCD_Char_1_LCDPort__LCD_EN EQU CYREG_PRT5_LCD_EN
LCD_Char_1_LCDPort__MASK EQU 0x7F
LCD_Char_1_LCDPort__PORT EQU 5
LCD_Char_1_LCDPort__PRT EQU CYREG_PRT5_PRT
LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LCD_Char_1_LCDPort__PS EQU CYREG_PRT5_PS
LCD_Char_1_LCDPort__SHIFT EQU 0
LCD_Char_1_LCDPort__SLW EQU CYREG_PRT5_SLW

/* PWM_ADC_CK_PWMHW */
PWM_ADC_CK_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_ADC_CK_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_ADC_CK_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_ADC_CK_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_ADC_CK_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_ADC_CK_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_ADC_CK_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_ADC_CK_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_ADC_CK_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_ADC_CK_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_ADC_CK_PWMHW__PM_ACT_MSK EQU 0x01
PWM_ADC_CK_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_ADC_CK_PWMHW__PM_STBY_MSK EQU 0x01
PWM_ADC_CK_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_ADC_CK_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_ADC_CK_PWMHW__SR0 EQU CYREG_TMR0_SR0

/* ADC_SAR_Seq_bSAR_SEQ */
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB02_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
ADC_SAR_Seq_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_SAR_Seq_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_SAR_Seq_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
ADC_SAR_Seq_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
ADC_SAR_Seq_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_SAR_Seq_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB03_MSK
ADC_SAR_Seq_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
ADC_SAR_Seq_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB03_ST

/* ADC_SAR_Seq_FinalBuf */
ADC_SAR_Seq_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_FinalBuf__DRQ_NUMBER EQU 0
ADC_SAR_Seq_FinalBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_FinalBuf__PRIORITY EQU 2
ADC_SAR_Seq_FinalBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_FinalBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_FinalBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_FinalBuf__TERMOUT0_SEL EQU 0
ADC_SAR_Seq_FinalBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_FinalBuf__TERMOUT1_SEL EQU 0

/* ADC_SAR_Seq_IntClock */
ADC_SAR_Seq_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
ADC_SAR_Seq_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
ADC_SAR_Seq_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
ADC_SAR_Seq_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_Seq_IntClock__INDEX EQU 0x02
ADC_SAR_Seq_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_Seq_IntClock__PM_ACT_MSK EQU 0x04
ADC_SAR_Seq_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_Seq_IntClock__PM_STBY_MSK EQU 0x04

/* ADC_SAR_Seq_IRQ */
ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_Seq_IRQ__INTC_MASK EQU 0x02
ADC_SAR_Seq_IRQ__INTC_NUMBER EQU 1
ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_Seq_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_Seq_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_Seq_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_SAR_ADC_SAR */
ADC_SAR_Seq_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_Seq_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_Seq_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_Seq_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_Seq_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_Seq_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_Seq_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_Seq_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_Seq_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_Seq_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_Seq_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_Seq_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_Seq_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_Seq_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_Seq_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_Seq_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_Seq_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_Seq_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_Seq_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_Seq_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* ADC_SAR_Seq_TempBuf */
ADC_SAR_Seq_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_TempBuf__DRQ_NUMBER EQU 1
ADC_SAR_Seq_TempBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_TempBuf__PRIORITY EQU 2
ADC_SAR_Seq_TempBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_TempBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_TempBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_TempBuf__TERMOUT0_SEL EQU 1
ADC_SAR_Seq_TempBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_TempBuf__TERMOUT1_SEL EQU 0

/* DIV_MASK_LSB */
DIV_MASK_LSB_Sync_ctrl_reg__0__MASK EQU 0x01
DIV_MASK_LSB_Sync_ctrl_reg__0__POS EQU 0
DIV_MASK_LSB_Sync_ctrl_reg__1__MASK EQU 0x02
DIV_MASK_LSB_Sync_ctrl_reg__1__POS EQU 1
DIV_MASK_LSB_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
DIV_MASK_LSB_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
DIV_MASK_LSB_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
DIV_MASK_LSB_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
DIV_MASK_LSB_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
DIV_MASK_LSB_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
DIV_MASK_LSB_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
DIV_MASK_LSB_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
DIV_MASK_LSB_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
DIV_MASK_LSB_Sync_ctrl_reg__2__MASK EQU 0x04
DIV_MASK_LSB_Sync_ctrl_reg__2__POS EQU 2
DIV_MASK_LSB_Sync_ctrl_reg__3__MASK EQU 0x08
DIV_MASK_LSB_Sync_ctrl_reg__3__POS EQU 3
DIV_MASK_LSB_Sync_ctrl_reg__4__MASK EQU 0x10
DIV_MASK_LSB_Sync_ctrl_reg__4__POS EQU 4
DIV_MASK_LSB_Sync_ctrl_reg__5__MASK EQU 0x20
DIV_MASK_LSB_Sync_ctrl_reg__5__POS EQU 5
DIV_MASK_LSB_Sync_ctrl_reg__6__MASK EQU 0x40
DIV_MASK_LSB_Sync_ctrl_reg__6__POS EQU 6
DIV_MASK_LSB_Sync_ctrl_reg__7__MASK EQU 0x80
DIV_MASK_LSB_Sync_ctrl_reg__7__POS EQU 7
DIV_MASK_LSB_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
DIV_MASK_LSB_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
DIV_MASK_LSB_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
DIV_MASK_LSB_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB07_CTL
DIV_MASK_LSB_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
DIV_MASK_LSB_Sync_ctrl_reg__MASK EQU 0xFF
DIV_MASK_LSB_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
DIV_MASK_LSB_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
DIV_MASK_LSB_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

/* DIV_MASK_MSB */
DIV_MASK_MSB_Sync_ctrl_reg__0__MASK EQU 0x01
DIV_MASK_MSB_Sync_ctrl_reg__0__POS EQU 0
DIV_MASK_MSB_Sync_ctrl_reg__1__MASK EQU 0x02
DIV_MASK_MSB_Sync_ctrl_reg__1__POS EQU 1
DIV_MASK_MSB_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
DIV_MASK_MSB_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
DIV_MASK_MSB_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
DIV_MASK_MSB_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
DIV_MASK_MSB_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
DIV_MASK_MSB_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
DIV_MASK_MSB_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
DIV_MASK_MSB_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
DIV_MASK_MSB_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
DIV_MASK_MSB_Sync_ctrl_reg__2__MASK EQU 0x04
DIV_MASK_MSB_Sync_ctrl_reg__2__POS EQU 2
DIV_MASK_MSB_Sync_ctrl_reg__3__MASK EQU 0x08
DIV_MASK_MSB_Sync_ctrl_reg__3__POS EQU 3
DIV_MASK_MSB_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
DIV_MASK_MSB_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
DIV_MASK_MSB_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
DIV_MASK_MSB_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB04_CTL
DIV_MASK_MSB_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
DIV_MASK_MSB_Sync_ctrl_reg__MASK EQU 0x0F
DIV_MASK_MSB_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
DIV_MASK_MSB_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
DIV_MASK_MSB_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB04_MSK

/* MASK_CONTROL */
MASK_CONTROL__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
MASK_CONTROL__0__MASK EQU 0x10
MASK_CONTROL__0__PC EQU CYREG_PRT0_PC4
MASK_CONTROL__0__PORT EQU 0
MASK_CONTROL__0__SHIFT EQU 4
MASK_CONTROL__AG EQU CYREG_PRT0_AG
MASK_CONTROL__AMUX EQU CYREG_PRT0_AMUX
MASK_CONTROL__BIE EQU CYREG_PRT0_BIE
MASK_CONTROL__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MASK_CONTROL__BYP EQU CYREG_PRT0_BYP
MASK_CONTROL__CTL EQU CYREG_PRT0_CTL
MASK_CONTROL__DM0 EQU CYREG_PRT0_DM0
MASK_CONTROL__DM1 EQU CYREG_PRT0_DM1
MASK_CONTROL__DM2 EQU CYREG_PRT0_DM2
MASK_CONTROL__DR EQU CYREG_PRT0_DR
MASK_CONTROL__INP_DIS EQU CYREG_PRT0_INP_DIS
MASK_CONTROL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MASK_CONTROL__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MASK_CONTROL__LCD_EN EQU CYREG_PRT0_LCD_EN
MASK_CONTROL__MASK EQU 0x10
MASK_CONTROL__PORT EQU 0
MASK_CONTROL__PRT EQU CYREG_PRT0_PRT
MASK_CONTROL__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MASK_CONTROL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MASK_CONTROL__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MASK_CONTROL__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MASK_CONTROL__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MASK_CONTROL__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MASK_CONTROL__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MASK_CONTROL__PS EQU CYREG_PRT0_PS
MASK_CONTROL__SHIFT EQU 4
MASK_CONTROL__SLW EQU CYREG_PRT0_SLW

/* ADC_1_OUT_LSB */
ADC_1_OUT_LSB_Sync_ctrl_reg__0__MASK EQU 0x01
ADC_1_OUT_LSB_Sync_ctrl_reg__0__POS EQU 0
ADC_1_OUT_LSB_Sync_ctrl_reg__1__MASK EQU 0x02
ADC_1_OUT_LSB_Sync_ctrl_reg__1__POS EQU 1
ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
ADC_1_OUT_LSB_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
ADC_1_OUT_LSB_Sync_ctrl_reg__2__MASK EQU 0x04
ADC_1_OUT_LSB_Sync_ctrl_reg__2__POS EQU 2
ADC_1_OUT_LSB_Sync_ctrl_reg__3__MASK EQU 0x08
ADC_1_OUT_LSB_Sync_ctrl_reg__3__POS EQU 3
ADC_1_OUT_LSB_Sync_ctrl_reg__4__MASK EQU 0x10
ADC_1_OUT_LSB_Sync_ctrl_reg__4__POS EQU 4
ADC_1_OUT_LSB_Sync_ctrl_reg__5__MASK EQU 0x20
ADC_1_OUT_LSB_Sync_ctrl_reg__5__POS EQU 5
ADC_1_OUT_LSB_Sync_ctrl_reg__6__MASK EQU 0x40
ADC_1_OUT_LSB_Sync_ctrl_reg__6__POS EQU 6
ADC_1_OUT_LSB_Sync_ctrl_reg__7__MASK EQU 0x80
ADC_1_OUT_LSB_Sync_ctrl_reg__7__POS EQU 7
ADC_1_OUT_LSB_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
ADC_1_OUT_LSB_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
ADC_1_OUT_LSB_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
ADC_1_OUT_LSB_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB04_CTL
ADC_1_OUT_LSB_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
ADC_1_OUT_LSB_Sync_ctrl_reg__MASK EQU 0xFF
ADC_1_OUT_LSB_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ADC_1_OUT_LSB_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ADC_1_OUT_LSB_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB04_MSK

/* ADC_1_OUT_MSB */
ADC_1_OUT_MSB_Sync_ctrl_reg__0__MASK EQU 0x01
ADC_1_OUT_MSB_Sync_ctrl_reg__0__POS EQU 0
ADC_1_OUT_MSB_Sync_ctrl_reg__1__MASK EQU 0x02
ADC_1_OUT_MSB_Sync_ctrl_reg__1__POS EQU 1
ADC_1_OUT_MSB_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
ADC_1_OUT_MSB_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
ADC_1_OUT_MSB_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
ADC_1_OUT_MSB_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
ADC_1_OUT_MSB_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
ADC_1_OUT_MSB_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
ADC_1_OUT_MSB_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
ADC_1_OUT_MSB_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
ADC_1_OUT_MSB_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
ADC_1_OUT_MSB_Sync_ctrl_reg__2__MASK EQU 0x04
ADC_1_OUT_MSB_Sync_ctrl_reg__2__POS EQU 2
ADC_1_OUT_MSB_Sync_ctrl_reg__3__MASK EQU 0x08
ADC_1_OUT_MSB_Sync_ctrl_reg__3__POS EQU 3
ADC_1_OUT_MSB_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
ADC_1_OUT_MSB_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
ADC_1_OUT_MSB_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
ADC_1_OUT_MSB_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB12_CTL
ADC_1_OUT_MSB_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
ADC_1_OUT_MSB_Sync_ctrl_reg__MASK EQU 0x0F
ADC_1_OUT_MSB_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ADC_1_OUT_MSB_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ADC_1_OUT_MSB_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB12_MSK

/* ADC_REG_CLOCK */
ADC_REG_CLOCK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_REG_CLOCK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_REG_CLOCK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_REG_CLOCK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_REG_CLOCK__INDEX EQU 0x01
ADC_REG_CLOCK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_REG_CLOCK__PM_ACT_MSK EQU 0x02
ADC_REG_CLOCK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_REG_CLOCK__PM_STBY_MSK EQU 0x02

/* DIV_AMT_CONTROL */
DIV_AMT_CONTROL__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
DIV_AMT_CONTROL__0__MASK EQU 0x04
DIV_AMT_CONTROL__0__PC EQU CYREG_PRT4_PC2
DIV_AMT_CONTROL__0__PORT EQU 4
DIV_AMT_CONTROL__0__SHIFT EQU 2
DIV_AMT_CONTROL__AG EQU CYREG_PRT4_AG
DIV_AMT_CONTROL__AMUX EQU CYREG_PRT4_AMUX
DIV_AMT_CONTROL__BIE EQU CYREG_PRT4_BIE
DIV_AMT_CONTROL__BIT_MASK EQU CYREG_PRT4_BIT_MASK
DIV_AMT_CONTROL__BYP EQU CYREG_PRT4_BYP
DIV_AMT_CONTROL__CTL EQU CYREG_PRT4_CTL
DIV_AMT_CONTROL__DM0 EQU CYREG_PRT4_DM0
DIV_AMT_CONTROL__DM1 EQU CYREG_PRT4_DM1
DIV_AMT_CONTROL__DM2 EQU CYREG_PRT4_DM2
DIV_AMT_CONTROL__DR EQU CYREG_PRT4_DR
DIV_AMT_CONTROL__INP_DIS EQU CYREG_PRT4_INP_DIS
DIV_AMT_CONTROL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
DIV_AMT_CONTROL__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
DIV_AMT_CONTROL__LCD_EN EQU CYREG_PRT4_LCD_EN
DIV_AMT_CONTROL__MASK EQU 0x04
DIV_AMT_CONTROL__PORT EQU 4
DIV_AMT_CONTROL__PRT EQU CYREG_PRT4_PRT
DIV_AMT_CONTROL__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
DIV_AMT_CONTROL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
DIV_AMT_CONTROL__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
DIV_AMT_CONTROL__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
DIV_AMT_CONTROL__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
DIV_AMT_CONTROL__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
DIV_AMT_CONTROL__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
DIV_AMT_CONTROL__PS EQU CYREG_PRT4_PS
DIV_AMT_CONTROL__SHIFT EQU 2
DIV_AMT_CONTROL__SLW EQU CYREG_PRT4_SLW

/* DIV_DEPTH_CONTROL */
DIV_DEPTH_CONTROL__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
DIV_DEPTH_CONTROL__0__MASK EQU 0x02
DIV_DEPTH_CONTROL__0__PC EQU CYREG_PRT4_PC1
DIV_DEPTH_CONTROL__0__PORT EQU 4
DIV_DEPTH_CONTROL__0__SHIFT EQU 1
DIV_DEPTH_CONTROL__AG EQU CYREG_PRT4_AG
DIV_DEPTH_CONTROL__AMUX EQU CYREG_PRT4_AMUX
DIV_DEPTH_CONTROL__BIE EQU CYREG_PRT4_BIE
DIV_DEPTH_CONTROL__BIT_MASK EQU CYREG_PRT4_BIT_MASK
DIV_DEPTH_CONTROL__BYP EQU CYREG_PRT4_BYP
DIV_DEPTH_CONTROL__CTL EQU CYREG_PRT4_CTL
DIV_DEPTH_CONTROL__DM0 EQU CYREG_PRT4_DM0
DIV_DEPTH_CONTROL__DM1 EQU CYREG_PRT4_DM1
DIV_DEPTH_CONTROL__DM2 EQU CYREG_PRT4_DM2
DIV_DEPTH_CONTROL__DR EQU CYREG_PRT4_DR
DIV_DEPTH_CONTROL__INP_DIS EQU CYREG_PRT4_INP_DIS
DIV_DEPTH_CONTROL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
DIV_DEPTH_CONTROL__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
DIV_DEPTH_CONTROL__LCD_EN EQU CYREG_PRT4_LCD_EN
DIV_DEPTH_CONTROL__MASK EQU 0x02
DIV_DEPTH_CONTROL__PORT EQU 4
DIV_DEPTH_CONTROL__PRT EQU CYREG_PRT4_PRT
DIV_DEPTH_CONTROL__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
DIV_DEPTH_CONTROL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
DIV_DEPTH_CONTROL__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
DIV_DEPTH_CONTROL__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
DIV_DEPTH_CONTROL__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
DIV_DEPTH_CONTROL__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
DIV_DEPTH_CONTROL__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
DIV_DEPTH_CONTROL__PS EQU CYREG_PRT4_PS
DIV_DEPTH_CONTROL__SHIFT EQU 1
DIV_DEPTH_CONTROL__SLW EQU CYREG_PRT4_SLW

/* SAMPLE_RATE_CONTROL */
SAMPLE_RATE_CONTROL__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
SAMPLE_RATE_CONTROL__0__MASK EQU 0x01
SAMPLE_RATE_CONTROL__0__PC EQU CYREG_PRT4_PC0
SAMPLE_RATE_CONTROL__0__PORT EQU 4
SAMPLE_RATE_CONTROL__0__SHIFT EQU 0
SAMPLE_RATE_CONTROL__AG EQU CYREG_PRT4_AG
SAMPLE_RATE_CONTROL__AMUX EQU CYREG_PRT4_AMUX
SAMPLE_RATE_CONTROL__BIE EQU CYREG_PRT4_BIE
SAMPLE_RATE_CONTROL__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SAMPLE_RATE_CONTROL__BYP EQU CYREG_PRT4_BYP
SAMPLE_RATE_CONTROL__CTL EQU CYREG_PRT4_CTL
SAMPLE_RATE_CONTROL__DM0 EQU CYREG_PRT4_DM0
SAMPLE_RATE_CONTROL__DM1 EQU CYREG_PRT4_DM1
SAMPLE_RATE_CONTROL__DM2 EQU CYREG_PRT4_DM2
SAMPLE_RATE_CONTROL__DR EQU CYREG_PRT4_DR
SAMPLE_RATE_CONTROL__INP_DIS EQU CYREG_PRT4_INP_DIS
SAMPLE_RATE_CONTROL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
SAMPLE_RATE_CONTROL__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SAMPLE_RATE_CONTROL__LCD_EN EQU CYREG_PRT4_LCD_EN
SAMPLE_RATE_CONTROL__MASK EQU 0x01
SAMPLE_RATE_CONTROL__PORT EQU 4
SAMPLE_RATE_CONTROL__PRT EQU CYREG_PRT4_PRT
SAMPLE_RATE_CONTROL__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SAMPLE_RATE_CONTROL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SAMPLE_RATE_CONTROL__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SAMPLE_RATE_CONTROL__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SAMPLE_RATE_CONTROL__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SAMPLE_RATE_CONTROL__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SAMPLE_RATE_CONTROL__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SAMPLE_RATE_CONTROL__PS EQU CYREG_PRT4_PS
SAMPLE_RATE_CONTROL__SHIFT EQU 0
SAMPLE_RATE_CONTROL__SLW EQU CYREG_PRT4_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
Dedicated_Output__INTTYPE EQU CYREG_PICU0_INTTYPE0
Dedicated_Output__MASK EQU 0x01
Dedicated_Output__PC EQU CYREG_PRT0_PC0
Dedicated_Output__PORT EQU 0
Dedicated_Output__SHIFT EQU 0
Dedicated_Output_1__INTTYPE EQU CYREG_PICU3_INTTYPE6
Dedicated_Output_1__MASK EQU 0x40
Dedicated_Output_1__PC EQU CYREG_PRT3_PC6
Dedicated_Output_1__PORT EQU 3
Dedicated_Output_1__SHIFT EQU 6
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
