/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Aug 24 11:29:34 2015
 *                 Full Compile MD5 Checksum  cecd4eac458fcdc4b77c82d0630f17be
 *                     (minus title and desc)
 *                 MD5 Checksum               c9a18191e1cdbfad4487ef21d91e95fc
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     126
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_DSP_INTH_H__
#define BCHP_RAAGA_DSP_INTH_H__

/***************************************************************************
 *RAAGA_DSP_INTH - Raaga DSP HW Interrupts to External Hosts Registers
 ***************************************************************************/
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS          0x20c22200 /* [RO] Host Interrupt Status Register */
#define BCHP_RAAGA_DSP_INTH_HOST_SET             0x20c22204 /* [WO] Host Interrupt Set Register */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR           0x20c22208 /* [WO] Host Interrupt Clear Register */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS     0x20c2220c /* [RO] Host Interrupt Mask Status Register */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET        0x20c22210 /* [WO] Host Interrupt Mask Set Register */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR      0x20c22214 /* [WO] Host Interrupt Mask Clear Register */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS           0x20c22218 /* [RO] PCI Interrupt Status Register */
#define BCHP_RAAGA_DSP_INTH_PCI_SET              0x20c2221c /* [WO] PCI Interrupt Set Register */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR            0x20c22220 /* [WO] PCI Interrupt Clear Register */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS      0x20c22224 /* [RO] PCI Interrupt Mask Status Register */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET         0x20c22228 /* [WO] PCI Interrupt Mask Set Register */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR       0x20c2222c /* [WO] PCI Interrupt Mask Clear Register */

/***************************************************************************
 *HOST_STATUS - Host Interrupt Status Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: HOST_STATUS :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_reserved0_MASK             0xfc000000
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_reserved0_SHIFT            26

/* RAAGA_DSP_INTH :: HOST_STATUS :: MEM_PEEK_POKE [25:25] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_MEM_PEEK_POKE_MASK         0x02000000
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_MEM_PEEK_POKE_SHIFT        25
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_MEM_PEEK_POKE_DEFAULT      0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: RICH [24:24] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_RICH_MASK                  0x01000000
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_RICH_SHIFT                 24
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_RICH_DEFAULT               0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: SEC_PROT_VIOL [23:23] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_SEC_PROT_VIOL_MASK         0x00800000
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_SEC_PROT_VIOL_SHIFT        23
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_SEC_PROT_VIOL_DEFAULT      0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: reserved1 [22:16] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_reserved1_MASK             0x007f0000
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_reserved1_SHIFT            16

/* RAAGA_DSP_INTH :: HOST_STATUS :: VOM_MISS_INT [15:15] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_VOM_MISS_INT_MASK          0x00008000
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_VOM_MISS_INT_SHIFT         15
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_VOM_MISS_INT_DEFAULT       0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: reserved2 [14:14] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_reserved2_MASK             0x00004000
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_reserved2_SHIFT            14

/* RAAGA_DSP_INTH :: HOST_STATUS :: AX_DONE_INT [13:13] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_AX_DONE_INT_MASK           0x00002000
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_AX_DONE_INT_SHIFT          13
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_AX_DONE_INT_DEFAULT        0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: AX_ERROR_INT [12:12] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_AX_ERROR_INT_MASK          0x00001000
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_AX_ERROR_INT_SHIFT         12
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_AX_ERROR_INT_DEFAULT       0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: ERROR_INT [11:11] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_ERROR_INT_MASK             0x00000800
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_ERROR_INT_SHIFT            11
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_ERROR_INT_DEFAULT          0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: TIMER_INT [10:10] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_TIMER_INT_MASK             0x00000400
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_TIMER_INT_SHIFT            10
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_TIMER_INT_DEFAULT          0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: DMA_Q5 [09:09] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q5_MASK                0x00000200
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q5_SHIFT               9
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q5_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: DMA_Q4 [08:08] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q4_MASK                0x00000100
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q4_SHIFT               8
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q4_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: DMA_Q3 [07:07] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q3_MASK                0x00000080
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q3_SHIFT               7
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q3_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: DMA_Q2 [06:06] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q2_MASK                0x00000040
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q2_SHIFT               6
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q2_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: DMA_Q1 [05:05] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q1_MASK                0x00000020
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q1_SHIFT               5
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q1_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: DMA_Q0 [04:04] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q0_MASK                0x00000010
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q0_SHIFT               4
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DMA_Q0_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: UART_RX [03:03] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_UART_RX_MASK               0x00000008
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_UART_RX_SHIFT              3
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_UART_RX_DEFAULT            0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: UART_TX [02:02] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_UART_TX_MASK               0x00000004
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_UART_TX_SHIFT              2
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_UART_TX_DEFAULT            0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: PRQ_WATERMARK [01:01] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_PRQ_WATERMARK_MASK         0x00000002
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_PRQ_WATERMARK_SHIFT        1

/* RAAGA_DSP_INTH :: HOST_STATUS :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_WATCHDOG_TIMER_ATTN_MASK   0x00000001
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_WATCHDOG_TIMER_ATTN_SHIFT  0
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_WATCHDOG_TIMER_ATTN_DEFAULT 0x00000000

/***************************************************************************
 *HOST_SET - Host Interrupt Set Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: HOST_SET :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_reserved0_MASK                0xfc000000
#define BCHP_RAAGA_DSP_INTH_HOST_SET_reserved0_SHIFT               26

/* RAAGA_DSP_INTH :: HOST_SET :: MEM_PEEK_POKE [25:25] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_MEM_PEEK_POKE_MASK            0x02000000
#define BCHP_RAAGA_DSP_INTH_HOST_SET_MEM_PEEK_POKE_SHIFT           25
#define BCHP_RAAGA_DSP_INTH_HOST_SET_MEM_PEEK_POKE_DEFAULT         0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: RICH [24:24] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_RICH_MASK                     0x01000000
#define BCHP_RAAGA_DSP_INTH_HOST_SET_RICH_SHIFT                    24
#define BCHP_RAAGA_DSP_INTH_HOST_SET_RICH_DEFAULT                  0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: SEC_PROT_VIOL [23:23] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_SEC_PROT_VIOL_MASK            0x00800000
#define BCHP_RAAGA_DSP_INTH_HOST_SET_SEC_PROT_VIOL_SHIFT           23
#define BCHP_RAAGA_DSP_INTH_HOST_SET_SEC_PROT_VIOL_DEFAULT         0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: reserved1 [22:16] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_reserved1_MASK                0x007f0000
#define BCHP_RAAGA_DSP_INTH_HOST_SET_reserved1_SHIFT               16

/* RAAGA_DSP_INTH :: HOST_SET :: VOM_MISS_INT [15:15] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_VOM_MISS_INT_MASK             0x00008000
#define BCHP_RAAGA_DSP_INTH_HOST_SET_VOM_MISS_INT_SHIFT            15
#define BCHP_RAAGA_DSP_INTH_HOST_SET_VOM_MISS_INT_DEFAULT          0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: reserved2 [14:14] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_reserved2_MASK                0x00004000
#define BCHP_RAAGA_DSP_INTH_HOST_SET_reserved2_SHIFT               14

/* RAAGA_DSP_INTH :: HOST_SET :: AX_DONE_INT [13:13] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_AX_DONE_INT_MASK              0x00002000
#define BCHP_RAAGA_DSP_INTH_HOST_SET_AX_DONE_INT_SHIFT             13
#define BCHP_RAAGA_DSP_INTH_HOST_SET_AX_DONE_INT_DEFAULT           0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: AX_ERROR_INT [12:12] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_AX_ERROR_INT_MASK             0x00001000
#define BCHP_RAAGA_DSP_INTH_HOST_SET_AX_ERROR_INT_SHIFT            12
#define BCHP_RAAGA_DSP_INTH_HOST_SET_AX_ERROR_INT_DEFAULT          0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: ERROR_INT [11:11] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_ERROR_INT_MASK                0x00000800
#define BCHP_RAAGA_DSP_INTH_HOST_SET_ERROR_INT_SHIFT               11
#define BCHP_RAAGA_DSP_INTH_HOST_SET_ERROR_INT_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: TIMER_INT [10:10] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_TIMER_INT_MASK                0x00000400
#define BCHP_RAAGA_DSP_INTH_HOST_SET_TIMER_INT_SHIFT               10
#define BCHP_RAAGA_DSP_INTH_HOST_SET_TIMER_INT_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: DMA_Q5 [09:09] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q5_MASK                   0x00000200
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q5_SHIFT                  9
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q5_DEFAULT                0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: DMA_Q4 [08:08] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q4_MASK                   0x00000100
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q4_SHIFT                  8
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q4_DEFAULT                0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: DMA_Q3 [07:07] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q3_MASK                   0x00000080
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q3_SHIFT                  7
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q3_DEFAULT                0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: DMA_Q2 [06:06] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q2_MASK                   0x00000040
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q2_SHIFT                  6
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q2_DEFAULT                0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: DMA_Q1 [05:05] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q1_MASK                   0x00000020
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q1_SHIFT                  5
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q1_DEFAULT                0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: DMA_Q0 [04:04] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q0_MASK                   0x00000010
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q0_SHIFT                  4
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DMA_Q0_DEFAULT                0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: UART_RX [03:03] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_UART_RX_MASK                  0x00000008
#define BCHP_RAAGA_DSP_INTH_HOST_SET_UART_RX_SHIFT                 3
#define BCHP_RAAGA_DSP_INTH_HOST_SET_UART_RX_DEFAULT               0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: UART_TX [02:02] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_UART_TX_MASK                  0x00000004
#define BCHP_RAAGA_DSP_INTH_HOST_SET_UART_TX_SHIFT                 2
#define BCHP_RAAGA_DSP_INTH_HOST_SET_UART_TX_DEFAULT               0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: PRQ_WATERMARK [01:01] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_PRQ_WATERMARK_MASK            0x00000002
#define BCHP_RAAGA_DSP_INTH_HOST_SET_PRQ_WATERMARK_SHIFT           1

/* RAAGA_DSP_INTH :: HOST_SET :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_WATCHDOG_TIMER_ATTN_MASK      0x00000001
#define BCHP_RAAGA_DSP_INTH_HOST_SET_WATCHDOG_TIMER_ATTN_SHIFT     0
#define BCHP_RAAGA_DSP_INTH_HOST_SET_WATCHDOG_TIMER_ATTN_DEFAULT   0x00000000

/***************************************************************************
 *HOST_CLEAR - Host Interrupt Clear Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: HOST_CLEAR :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_reserved0_MASK              0xfc000000
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_reserved0_SHIFT             26

/* RAAGA_DSP_INTH :: HOST_CLEAR :: MEM_PEEK_POKE [25:25] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_MEM_PEEK_POKE_MASK          0x02000000
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_MEM_PEEK_POKE_SHIFT         25
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_MEM_PEEK_POKE_DEFAULT       0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: RICH [24:24] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_RICH_MASK                   0x01000000
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_RICH_SHIFT                  24
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_RICH_DEFAULT                0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: SEC_PROT_VIOL [23:23] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_SEC_PROT_VIOL_MASK          0x00800000
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_SEC_PROT_VIOL_SHIFT         23
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_SEC_PROT_VIOL_DEFAULT       0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: reserved1 [22:16] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_reserved1_MASK              0x007f0000
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_reserved1_SHIFT             16

/* RAAGA_DSP_INTH :: HOST_CLEAR :: VOM_MISS_INT [15:15] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_VOM_MISS_INT_MASK           0x00008000
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_VOM_MISS_INT_SHIFT          15
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_VOM_MISS_INT_DEFAULT        0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: reserved2 [14:14] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_reserved2_MASK              0x00004000
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_reserved2_SHIFT             14

/* RAAGA_DSP_INTH :: HOST_CLEAR :: AX_DONE_INT [13:13] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_AX_DONE_INT_MASK            0x00002000
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_AX_DONE_INT_SHIFT           13
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_AX_DONE_INT_DEFAULT         0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: AX_ERROR_INT [12:12] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_AX_ERROR_INT_MASK           0x00001000
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_AX_ERROR_INT_SHIFT          12
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_AX_ERROR_INT_DEFAULT        0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: ERROR_INT [11:11] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_ERROR_INT_MASK              0x00000800
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_ERROR_INT_SHIFT             11
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_ERROR_INT_DEFAULT           0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: TIMER_INT [10:10] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_TIMER_INT_MASK              0x00000400
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_TIMER_INT_SHIFT             10
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_TIMER_INT_DEFAULT           0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: DMA_Q5 [09:09] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q5_MASK                 0x00000200
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q5_SHIFT                9
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q5_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: DMA_Q4 [08:08] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q4_MASK                 0x00000100
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q4_SHIFT                8
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q4_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: DMA_Q3 [07:07] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q3_MASK                 0x00000080
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q3_SHIFT                7
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q3_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: DMA_Q2 [06:06] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q2_MASK                 0x00000040
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q2_SHIFT                6
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q2_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: DMA_Q1 [05:05] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q1_MASK                 0x00000020
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q1_SHIFT                5
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q1_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: DMA_Q0 [04:04] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q0_MASK                 0x00000010
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q0_SHIFT                4
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DMA_Q0_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: UART_RX [03:03] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_UART_RX_MASK                0x00000008
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_UART_RX_SHIFT               3
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_UART_RX_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: UART_TX [02:02] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_UART_TX_MASK                0x00000004
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_UART_TX_SHIFT               2
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_UART_TX_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: PRQ_WATERMARK [01:01] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_PRQ_WATERMARK_MASK          0x00000002
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_PRQ_WATERMARK_SHIFT         1

/* RAAGA_DSP_INTH :: HOST_CLEAR :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_WATCHDOG_TIMER_ATTN_MASK    0x00000001
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_WATCHDOG_TIMER_ATTN_SHIFT   0
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_WATCHDOG_TIMER_ATTN_DEFAULT 0x00000000

/***************************************************************************
 *HOST_MASK_STATUS - Host Interrupt Mask Status Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_reserved0_MASK        0xfc000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_reserved0_SHIFT       26

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: MEM_PEEK_POKE [25:25] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_MEM_PEEK_POKE_MASK    0x02000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_MEM_PEEK_POKE_SHIFT   25
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_MEM_PEEK_POKE_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: RICH [24:24] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_RICH_MASK             0x01000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_RICH_SHIFT            24
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_RICH_DEFAULT          0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: SEC_PROT_VIOL [23:23] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_SEC_PROT_VIOL_MASK    0x00800000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_SEC_PROT_VIOL_SHIFT   23
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_SEC_PROT_VIOL_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: reserved1 [22:16] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_reserved1_MASK        0x007f0000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_reserved1_SHIFT       16

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: VOM_MISS_INT [15:15] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_VOM_MISS_INT_MASK     0x00008000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_VOM_MISS_INT_SHIFT    15
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_VOM_MISS_INT_DEFAULT  0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: reserved2 [14:14] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_reserved2_MASK        0x00004000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_reserved2_SHIFT       14

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: AX_DONE_INT [13:13] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_AX_DONE_INT_MASK      0x00002000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_AX_DONE_INT_SHIFT     13
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_AX_DONE_INT_DEFAULT   0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: AX_ERROR_INT [12:12] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_AX_ERROR_INT_MASK     0x00001000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_AX_ERROR_INT_SHIFT    12
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_AX_ERROR_INT_DEFAULT  0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: ERROR_INT [11:11] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_ERROR_INT_MASK        0x00000800
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_ERROR_INT_SHIFT       11
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_ERROR_INT_DEFAULT     0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: TIMER_INT [10:10] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_TIMER_INT_MASK        0x00000400
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_TIMER_INT_SHIFT       10
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_TIMER_INT_DEFAULT     0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: DMA_Q5 [09:09] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q5_MASK           0x00000200
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q5_SHIFT          9
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q5_DEFAULT        0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: DMA_Q4 [08:08] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q4_MASK           0x00000100
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q4_SHIFT          8
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q4_DEFAULT        0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: DMA_Q3 [07:07] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q3_MASK           0x00000080
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q3_SHIFT          7
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q3_DEFAULT        0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: DMA_Q2 [06:06] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q2_MASK           0x00000040
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q2_SHIFT          6
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q2_DEFAULT        0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: DMA_Q1 [05:05] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q1_MASK           0x00000020
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q1_SHIFT          5
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q1_DEFAULT        0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: DMA_Q0 [04:04] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q0_MASK           0x00000010
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q0_SHIFT          4
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DMA_Q0_DEFAULT        0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: UART_RX [03:03] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_UART_RX_MASK          0x00000008
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_UART_RX_SHIFT         3
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_UART_RX_DEFAULT       0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: UART_TX [02:02] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_UART_TX_MASK          0x00000004
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_UART_TX_SHIFT         2
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_UART_TX_DEFAULT       0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: PRQ_WATERMARK [01:01] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_PRQ_WATERMARK_MASK    0x00000002
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_PRQ_WATERMARK_SHIFT   1
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_PRQ_WATERMARK_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_WATCHDOG_TIMER_ATTN_MASK 0x00000001
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_WATCHDOG_TIMER_ATTN_SHIFT 0
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_WATCHDOG_TIMER_ATTN_DEFAULT 0x00000001

/***************************************************************************
 *HOST_MASK_SET - Host Interrupt Mask Set Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: HOST_MASK_SET :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_reserved0_MASK           0xfc000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_reserved0_SHIFT          26

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: MEM_PEEK_POKE [25:25] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_MEM_PEEK_POKE_MASK       0x02000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_MEM_PEEK_POKE_SHIFT      25

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: RICH [24:24] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_RICH_MASK                0x01000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_RICH_SHIFT               24

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: SEC_PROT_VIOL [23:23] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_SEC_PROT_VIOL_MASK       0x00800000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_SEC_PROT_VIOL_SHIFT      23

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: reserved1 [22:16] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_reserved1_MASK           0x007f0000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_reserved1_SHIFT          16

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: VOM_MISS_INT [15:15] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_VOM_MISS_INT_MASK        0x00008000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_VOM_MISS_INT_SHIFT       15

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: reserved2 [14:14] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_reserved2_MASK           0x00004000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_reserved2_SHIFT          14

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: AX_DONE_INT [13:13] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_AX_DONE_INT_MASK         0x00002000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_AX_DONE_INT_SHIFT        13

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: AX_ERROR_INT [12:12] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_AX_ERROR_INT_MASK        0x00001000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_AX_ERROR_INT_SHIFT       12

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: ERROR_INT [11:11] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_ERROR_INT_MASK           0x00000800
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_ERROR_INT_SHIFT          11

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: TIMER_INT [10:10] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_TIMER_INT_MASK           0x00000400
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_TIMER_INT_SHIFT          10

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: DMA_Q5 [09:09] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q5_MASK              0x00000200
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q5_SHIFT             9

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: DMA_Q4 [08:08] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q4_MASK              0x00000100
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q4_SHIFT             8

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: DMA_Q3 [07:07] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q3_MASK              0x00000080
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q3_SHIFT             7

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: DMA_Q2 [06:06] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q2_MASK              0x00000040
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q2_SHIFT             6

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: DMA_Q1 [05:05] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q1_MASK              0x00000020
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q1_SHIFT             5

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: DMA_Q0 [04:04] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q0_MASK              0x00000010
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DMA_Q0_SHIFT             4

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: UART_RX [03:03] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_UART_RX_MASK             0x00000008
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_UART_RX_SHIFT            3

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: UART_TX [02:02] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_UART_TX_MASK             0x00000004
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_UART_TX_SHIFT            2

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: PRQ_WATERMARK [01:01] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_PRQ_WATERMARK_MASK       0x00000002
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_PRQ_WATERMARK_SHIFT      1

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_WATCHDOG_TIMER_ATTN_MASK 0x00000001
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_WATCHDOG_TIMER_ATTN_SHIFT 0

/***************************************************************************
 *HOST_MASK_CLEAR - Host Interrupt Mask Clear Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_reserved0_MASK         0xfc000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_reserved0_SHIFT        26

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: MEM_PEEK_POKE [25:25] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_MEM_PEEK_POKE_MASK     0x02000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_MEM_PEEK_POKE_SHIFT    25

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: RICH [24:24] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_RICH_MASK              0x01000000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_RICH_SHIFT             24

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: SEC_PROT_VIOL [23:23] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_SEC_PROT_VIOL_MASK     0x00800000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_SEC_PROT_VIOL_SHIFT    23

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: reserved1 [22:16] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_reserved1_MASK         0x007f0000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_reserved1_SHIFT        16

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: VOM_MISS_INT [15:15] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_VOM_MISS_INT_MASK      0x00008000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_VOM_MISS_INT_SHIFT     15

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: reserved2 [14:14] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_reserved2_MASK         0x00004000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_reserved2_SHIFT        14

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: AX_DONE_INT [13:13] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_AX_DONE_INT_MASK       0x00002000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_AX_DONE_INT_SHIFT      13

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: AX_ERROR_INT [12:12] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_AX_ERROR_INT_MASK      0x00001000
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_AX_ERROR_INT_SHIFT     12

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: ERROR_INT [11:11] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_ERROR_INT_MASK         0x00000800
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_ERROR_INT_SHIFT        11

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: TIMER_INT [10:10] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_TIMER_INT_MASK         0x00000400
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_TIMER_INT_SHIFT        10

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: DMA_Q5 [09:09] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q5_MASK            0x00000200
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q5_SHIFT           9

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: DMA_Q4 [08:08] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q4_MASK            0x00000100
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q4_SHIFT           8

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: DMA_Q3 [07:07] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q3_MASK            0x00000080
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q3_SHIFT           7

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: DMA_Q2 [06:06] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q2_MASK            0x00000040
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q2_SHIFT           6

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: DMA_Q1 [05:05] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q1_MASK            0x00000020
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q1_SHIFT           5

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: DMA_Q0 [04:04] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q0_MASK            0x00000010
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DMA_Q0_SHIFT           4

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: UART_RX [03:03] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_UART_RX_MASK           0x00000008
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_UART_RX_SHIFT          3

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: UART_TX [02:02] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_UART_TX_MASK           0x00000004
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_UART_TX_SHIFT          2

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: PRQ_WATERMARK [01:01] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_PRQ_WATERMARK_MASK     0x00000002
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_PRQ_WATERMARK_SHIFT    1

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_WATCHDOG_TIMER_ATTN_MASK 0x00000001
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_WATCHDOG_TIMER_ATTN_SHIFT 0

/***************************************************************************
 *PCI_STATUS - PCI Interrupt Status Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: PCI_STATUS :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_reserved0_MASK              0xfc000000
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_reserved0_SHIFT             26

/* RAAGA_DSP_INTH :: PCI_STATUS :: MEM_PEEK_POKE [25:25] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_MEM_PEEK_POKE_MASK          0x02000000
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_MEM_PEEK_POKE_SHIFT         25
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_MEM_PEEK_POKE_DEFAULT       0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: RICH [24:24] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_RICH_MASK                   0x01000000
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_RICH_SHIFT                  24
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_RICH_DEFAULT                0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: SEC_PROT_VIOL [23:23] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_SEC_PROT_VIOL_MASK          0x00800000
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_SEC_PROT_VIOL_SHIFT         23
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_SEC_PROT_VIOL_DEFAULT       0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: reserved1 [22:16] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_reserved1_MASK              0x007f0000
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_reserved1_SHIFT             16

/* RAAGA_DSP_INTH :: PCI_STATUS :: VOM_MISS_INT [15:15] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_VOM_MISS_INT_MASK           0x00008000
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_VOM_MISS_INT_SHIFT          15
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_VOM_MISS_INT_DEFAULT        0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: reserved2 [14:14] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_reserved2_MASK              0x00004000
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_reserved2_SHIFT             14

/* RAAGA_DSP_INTH :: PCI_STATUS :: AX_DONE_INT [13:13] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_AX_DONE_INT_MASK            0x00002000
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_AX_DONE_INT_SHIFT           13
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_AX_DONE_INT_DEFAULT         0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: AX_ERROR_INT [12:12] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_AX_ERROR_INT_MASK           0x00001000
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_AX_ERROR_INT_SHIFT          12
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_AX_ERROR_INT_DEFAULT        0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: ERROR_INT [11:11] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_ERROR_INT_MASK              0x00000800
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_ERROR_INT_SHIFT             11
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_ERROR_INT_DEFAULT           0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: TIMER_INT [10:10] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_TIMER_INT_MASK              0x00000400
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_TIMER_INT_SHIFT             10
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_TIMER_INT_DEFAULT           0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: DMA_Q5 [09:09] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q5_MASK                 0x00000200
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q5_SHIFT                9
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q5_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: DMA_Q4 [08:08] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q4_MASK                 0x00000100
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q4_SHIFT                8
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q4_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: DMA_Q3 [07:07] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q3_MASK                 0x00000080
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q3_SHIFT                7
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q3_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: DMA_Q2 [06:06] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q2_MASK                 0x00000040
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q2_SHIFT                6
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q2_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: DMA_Q1 [05:05] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q1_MASK                 0x00000020
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q1_SHIFT                5
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q1_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: DMA_Q0 [04:04] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q0_MASK                 0x00000010
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q0_SHIFT                4
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DMA_Q0_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: UART_RX [03:03] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_UART_RX_MASK                0x00000008
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_UART_RX_SHIFT               3
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_UART_RX_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: UART_TX [02:02] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_UART_TX_MASK                0x00000004
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_UART_TX_SHIFT               2
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_UART_TX_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: PRQ_WATERMARK [01:01] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_PRQ_WATERMARK_MASK          0x00000002
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_PRQ_WATERMARK_SHIFT         1

/* RAAGA_DSP_INTH :: PCI_STATUS :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_WATCHDOG_TIMER_ATTN_MASK    0x00000001
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_WATCHDOG_TIMER_ATTN_SHIFT   0
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_WATCHDOG_TIMER_ATTN_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET - PCI Interrupt Set Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: PCI_SET :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_reserved0_MASK                 0xfc000000
#define BCHP_RAAGA_DSP_INTH_PCI_SET_reserved0_SHIFT                26

/* RAAGA_DSP_INTH :: PCI_SET :: MEM_PEEK_POKE [25:25] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_MEM_PEEK_POKE_MASK             0x02000000
#define BCHP_RAAGA_DSP_INTH_PCI_SET_MEM_PEEK_POKE_SHIFT            25
#define BCHP_RAAGA_DSP_INTH_PCI_SET_MEM_PEEK_POKE_DEFAULT          0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: RICH [24:24] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_RICH_MASK                      0x01000000
#define BCHP_RAAGA_DSP_INTH_PCI_SET_RICH_SHIFT                     24
#define BCHP_RAAGA_DSP_INTH_PCI_SET_RICH_DEFAULT                   0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: SEC_PROT_VIOL [23:23] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_SEC_PROT_VIOL_MASK             0x00800000
#define BCHP_RAAGA_DSP_INTH_PCI_SET_SEC_PROT_VIOL_SHIFT            23
#define BCHP_RAAGA_DSP_INTH_PCI_SET_SEC_PROT_VIOL_DEFAULT          0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: reserved1 [22:16] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_reserved1_MASK                 0x007f0000
#define BCHP_RAAGA_DSP_INTH_PCI_SET_reserved1_SHIFT                16

/* RAAGA_DSP_INTH :: PCI_SET :: VOM_MISS_INT [15:15] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_VOM_MISS_INT_MASK              0x00008000
#define BCHP_RAAGA_DSP_INTH_PCI_SET_VOM_MISS_INT_SHIFT             15
#define BCHP_RAAGA_DSP_INTH_PCI_SET_VOM_MISS_INT_DEFAULT           0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: reserved2 [14:14] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_reserved2_MASK                 0x00004000
#define BCHP_RAAGA_DSP_INTH_PCI_SET_reserved2_SHIFT                14

/* RAAGA_DSP_INTH :: PCI_SET :: AX_DONE_INT [13:13] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_AX_DONE_INT_MASK               0x00002000
#define BCHP_RAAGA_DSP_INTH_PCI_SET_AX_DONE_INT_SHIFT              13
#define BCHP_RAAGA_DSP_INTH_PCI_SET_AX_DONE_INT_DEFAULT            0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: AX_ERROR_INT [12:12] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_AX_ERROR_INT_MASK              0x00001000
#define BCHP_RAAGA_DSP_INTH_PCI_SET_AX_ERROR_INT_SHIFT             12
#define BCHP_RAAGA_DSP_INTH_PCI_SET_AX_ERROR_INT_DEFAULT           0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: ERROR_INT [11:11] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_ERROR_INT_MASK                 0x00000800
#define BCHP_RAAGA_DSP_INTH_PCI_SET_ERROR_INT_SHIFT                11
#define BCHP_RAAGA_DSP_INTH_PCI_SET_ERROR_INT_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: TIMER_INT [10:10] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_TIMER_INT_MASK                 0x00000400
#define BCHP_RAAGA_DSP_INTH_PCI_SET_TIMER_INT_SHIFT                10
#define BCHP_RAAGA_DSP_INTH_PCI_SET_TIMER_INT_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: DMA_Q5 [09:09] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q5_MASK                    0x00000200
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q5_SHIFT                   9
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q5_DEFAULT                 0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: DMA_Q4 [08:08] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q4_MASK                    0x00000100
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q4_SHIFT                   8
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q4_DEFAULT                 0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: DMA_Q3 [07:07] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q3_MASK                    0x00000080
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q3_SHIFT                   7
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q3_DEFAULT                 0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: DMA_Q2 [06:06] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q2_MASK                    0x00000040
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q2_SHIFT                   6
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q2_DEFAULT                 0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: DMA_Q1 [05:05] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q1_MASK                    0x00000020
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q1_SHIFT                   5
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q1_DEFAULT                 0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: DMA_Q0 [04:04] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q0_MASK                    0x00000010
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q0_SHIFT                   4
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DMA_Q0_DEFAULT                 0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: UART_RX [03:03] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_UART_RX_MASK                   0x00000008
#define BCHP_RAAGA_DSP_INTH_PCI_SET_UART_RX_SHIFT                  3
#define BCHP_RAAGA_DSP_INTH_PCI_SET_UART_RX_DEFAULT                0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: UART_TX [02:02] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_UART_TX_MASK                   0x00000004
#define BCHP_RAAGA_DSP_INTH_PCI_SET_UART_TX_SHIFT                  2
#define BCHP_RAAGA_DSP_INTH_PCI_SET_UART_TX_DEFAULT                0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: PRQ_WATERMARK [01:01] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_PRQ_WATERMARK_MASK             0x00000002
#define BCHP_RAAGA_DSP_INTH_PCI_SET_PRQ_WATERMARK_SHIFT            1

/* RAAGA_DSP_INTH :: PCI_SET :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_WATCHDOG_TIMER_ATTN_MASK       0x00000001
#define BCHP_RAAGA_DSP_INTH_PCI_SET_WATCHDOG_TIMER_ATTN_SHIFT      0
#define BCHP_RAAGA_DSP_INTH_PCI_SET_WATCHDOG_TIMER_ATTN_DEFAULT    0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI Interrupt Clear Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: PCI_CLEAR :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_reserved0_MASK               0xfc000000
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_reserved0_SHIFT              26

/* RAAGA_DSP_INTH :: PCI_CLEAR :: MEM_PEEK_POKE [25:25] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_MEM_PEEK_POKE_MASK           0x02000000
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_MEM_PEEK_POKE_SHIFT          25
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_MEM_PEEK_POKE_DEFAULT        0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: RICH [24:24] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_RICH_MASK                    0x01000000
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_RICH_SHIFT                   24
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_RICH_DEFAULT                 0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: SEC_PROT_VIOL [23:23] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_SEC_PROT_VIOL_MASK           0x00800000
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_SEC_PROT_VIOL_SHIFT          23
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_SEC_PROT_VIOL_DEFAULT        0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: reserved1 [22:16] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_reserved1_MASK               0x007f0000
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_reserved1_SHIFT              16

/* RAAGA_DSP_INTH :: PCI_CLEAR :: VOM_MISS_INT [15:15] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_VOM_MISS_INT_MASK            0x00008000
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_VOM_MISS_INT_SHIFT           15
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_VOM_MISS_INT_DEFAULT         0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: reserved2 [14:14] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_reserved2_MASK               0x00004000
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_reserved2_SHIFT              14

/* RAAGA_DSP_INTH :: PCI_CLEAR :: AX_DONE_INT [13:13] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_AX_DONE_INT_MASK             0x00002000
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_AX_DONE_INT_SHIFT            13
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_AX_DONE_INT_DEFAULT          0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: AX_ERROR_INT [12:12] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_AX_ERROR_INT_MASK            0x00001000
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_AX_ERROR_INT_SHIFT           12
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_AX_ERROR_INT_DEFAULT         0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: ERROR_INT [11:11] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_ERROR_INT_MASK               0x00000800
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_ERROR_INT_SHIFT              11
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_ERROR_INT_DEFAULT            0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: TIMER_INT [10:10] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_TIMER_INT_MASK               0x00000400
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_TIMER_INT_SHIFT              10
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_TIMER_INT_DEFAULT            0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: DMA_Q5 [09:09] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q5_MASK                  0x00000200
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q5_SHIFT                 9
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q5_DEFAULT               0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: DMA_Q4 [08:08] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q4_MASK                  0x00000100
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q4_SHIFT                 8
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q4_DEFAULT               0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: DMA_Q3 [07:07] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q3_MASK                  0x00000080
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q3_SHIFT                 7
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q3_DEFAULT               0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: DMA_Q2 [06:06] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q2_MASK                  0x00000040
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q2_SHIFT                 6
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q2_DEFAULT               0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: DMA_Q1 [05:05] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q1_MASK                  0x00000020
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q1_SHIFT                 5
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q1_DEFAULT               0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: DMA_Q0 [04:04] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q0_MASK                  0x00000010
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q0_SHIFT                 4
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DMA_Q0_DEFAULT               0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: UART_RX [03:03] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_UART_RX_MASK                 0x00000008
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_UART_RX_SHIFT                3
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_UART_RX_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: UART_TX [02:02] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_UART_TX_MASK                 0x00000004
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_UART_TX_SHIFT                2
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_UART_TX_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: PRQ_WATERMARK [01:01] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_PRQ_WATERMARK_MASK           0x00000002
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_PRQ_WATERMARK_SHIFT          1

/* RAAGA_DSP_INTH :: PCI_CLEAR :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_WATCHDOG_TIMER_ATTN_MASK     0x00000001
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_WATCHDOG_TIMER_ATTN_SHIFT    0
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_WATCHDOG_TIMER_ATTN_DEFAULT  0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI Interrupt Mask Status Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_reserved0_MASK         0xfc000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_reserved0_SHIFT        26

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: MEM_PEEK_POKE [25:25] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_MEM_PEEK_POKE_MASK     0x02000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_MEM_PEEK_POKE_SHIFT    25
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_MEM_PEEK_POKE_DEFAULT  0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: RICH [24:24] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_RICH_MASK              0x01000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_RICH_SHIFT             24
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_RICH_DEFAULT           0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: SEC_PROT_VIOL [23:23] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_SEC_PROT_VIOL_MASK     0x00800000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_SEC_PROT_VIOL_SHIFT    23
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_SEC_PROT_VIOL_DEFAULT  0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: reserved1 [22:16] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_reserved1_MASK         0x007f0000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_reserved1_SHIFT        16

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: VOM_MISS_INT [15:15] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_VOM_MISS_INT_MASK      0x00008000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_VOM_MISS_INT_SHIFT     15
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_VOM_MISS_INT_DEFAULT   0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: reserved2 [14:14] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_reserved2_MASK         0x00004000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_reserved2_SHIFT        14

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: AX_DONE_INT [13:13] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_AX_DONE_INT_MASK       0x00002000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_AX_DONE_INT_SHIFT      13
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_AX_DONE_INT_DEFAULT    0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: AX_ERROR_INT [12:12] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_AX_ERROR_INT_MASK      0x00001000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_AX_ERROR_INT_SHIFT     12
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_AX_ERROR_INT_DEFAULT   0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: ERROR_INT [11:11] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_ERROR_INT_MASK         0x00000800
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_ERROR_INT_SHIFT        11
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_ERROR_INT_DEFAULT      0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: TIMER_INT [10:10] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_TIMER_INT_MASK         0x00000400
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_TIMER_INT_SHIFT        10
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_TIMER_INT_DEFAULT      0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: DMA_Q5 [09:09] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q5_MASK            0x00000200
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q5_SHIFT           9
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q5_DEFAULT         0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: DMA_Q4 [08:08] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q4_MASK            0x00000100
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q4_SHIFT           8
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q4_DEFAULT         0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: DMA_Q3 [07:07] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q3_MASK            0x00000080
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q3_SHIFT           7
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q3_DEFAULT         0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: DMA_Q2 [06:06] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q2_MASK            0x00000040
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q2_SHIFT           6
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q2_DEFAULT         0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: DMA_Q1 [05:05] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q1_MASK            0x00000020
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q1_SHIFT           5
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q1_DEFAULT         0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: DMA_Q0 [04:04] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q0_MASK            0x00000010
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q0_SHIFT           4
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DMA_Q0_DEFAULT         0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: UART_RX [03:03] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_UART_RX_MASK           0x00000008
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_UART_RX_SHIFT          3
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_UART_RX_DEFAULT        0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: UART_TX [02:02] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_UART_TX_MASK           0x00000004
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_UART_TX_SHIFT          2
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_UART_TX_DEFAULT        0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: PRQ_WATERMARK [01:01] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_PRQ_WATERMARK_MASK     0x00000002
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_PRQ_WATERMARK_SHIFT    1
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_PRQ_WATERMARK_DEFAULT  0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_WATCHDOG_TIMER_ATTN_MASK 0x00000001
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_WATCHDOG_TIMER_ATTN_SHIFT 0
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_WATCHDOG_TIMER_ATTN_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI Interrupt Mask Set Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: PCI_MASK_SET :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_reserved0_MASK            0xfc000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_reserved0_SHIFT           26

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: MEM_PEEK_POKE [25:25] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_MEM_PEEK_POKE_MASK        0x02000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_MEM_PEEK_POKE_SHIFT       25

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: RICH [24:24] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_RICH_MASK                 0x01000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_RICH_SHIFT                24

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: SEC_PROT_VIOL [23:23] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_SEC_PROT_VIOL_MASK        0x00800000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_SEC_PROT_VIOL_SHIFT       23

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: reserved1 [22:16] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_reserved1_MASK            0x007f0000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_reserved1_SHIFT           16

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: VOM_MISS_INT [15:15] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_VOM_MISS_INT_MASK         0x00008000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_VOM_MISS_INT_SHIFT        15

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: reserved2 [14:14] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_reserved2_MASK            0x00004000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_reserved2_SHIFT           14

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: AX_DONE_INT [13:13] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_AX_DONE_INT_MASK          0x00002000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_AX_DONE_INT_SHIFT         13

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: AX_ERROR_INT [12:12] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_AX_ERROR_INT_MASK         0x00001000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_AX_ERROR_INT_SHIFT        12

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: ERROR_INT [11:11] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_ERROR_INT_MASK            0x00000800
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_ERROR_INT_SHIFT           11

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: TIMER_INT [10:10] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_TIMER_INT_MASK            0x00000400
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_TIMER_INT_SHIFT           10

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: DMA_Q5 [09:09] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q5_MASK               0x00000200
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q5_SHIFT              9

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: DMA_Q4 [08:08] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q4_MASK               0x00000100
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q4_SHIFT              8

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: DMA_Q3 [07:07] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q3_MASK               0x00000080
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q3_SHIFT              7

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: DMA_Q2 [06:06] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q2_MASK               0x00000040
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q2_SHIFT              6

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: DMA_Q1 [05:05] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q1_MASK               0x00000020
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q1_SHIFT              5

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: DMA_Q0 [04:04] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q0_MASK               0x00000010
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DMA_Q0_SHIFT              4

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: UART_RX [03:03] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_UART_RX_MASK              0x00000008
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_UART_RX_SHIFT             3

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: UART_TX [02:02] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_UART_TX_MASK              0x00000004
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_UART_TX_SHIFT             2

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: PRQ_WATERMARK [01:01] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_PRQ_WATERMARK_MASK        0x00000002
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_PRQ_WATERMARK_SHIFT       1

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_WATCHDOG_TIMER_ATTN_MASK  0x00000001
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_WATCHDOG_TIMER_ATTN_SHIFT 0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI Interrupt Mask Clear Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_reserved0_MASK          0xfc000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_reserved0_SHIFT         26

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: MEM_PEEK_POKE [25:25] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_MEM_PEEK_POKE_MASK      0x02000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_MEM_PEEK_POKE_SHIFT     25

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: RICH [24:24] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_RICH_MASK               0x01000000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_RICH_SHIFT              24

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: SEC_PROT_VIOL [23:23] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_SEC_PROT_VIOL_MASK      0x00800000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_SEC_PROT_VIOL_SHIFT     23

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: reserved1 [22:16] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_reserved1_MASK          0x007f0000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_reserved1_SHIFT         16

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: VOM_MISS_INT [15:15] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_VOM_MISS_INT_MASK       0x00008000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_VOM_MISS_INT_SHIFT      15

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: reserved2 [14:14] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_reserved2_MASK          0x00004000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_reserved2_SHIFT         14

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: AX_DONE_INT [13:13] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_AX_DONE_INT_MASK        0x00002000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_AX_DONE_INT_SHIFT       13

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: AX_ERROR_INT [12:12] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_AX_ERROR_INT_MASK       0x00001000
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_AX_ERROR_INT_SHIFT      12

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: ERROR_INT [11:11] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_ERROR_INT_MASK          0x00000800
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_ERROR_INT_SHIFT         11

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: TIMER_INT [10:10] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_TIMER_INT_MASK          0x00000400
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_TIMER_INT_SHIFT         10

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: DMA_Q5 [09:09] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q5_MASK             0x00000200
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q5_SHIFT            9

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: DMA_Q4 [08:08] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q4_MASK             0x00000100
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q4_SHIFT            8

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: DMA_Q3 [07:07] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q3_MASK             0x00000080
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q3_SHIFT            7

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: DMA_Q2 [06:06] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q2_MASK             0x00000040
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q2_SHIFT            6

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: DMA_Q1 [05:05] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q1_MASK             0x00000020
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q1_SHIFT            5

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: DMA_Q0 [04:04] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q0_MASK             0x00000010
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DMA_Q0_SHIFT            4

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: UART_RX [03:03] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_UART_RX_MASK            0x00000008
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_UART_RX_SHIFT           3

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: UART_TX [02:02] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_UART_TX_MASK            0x00000004
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_UART_TX_SHIFT           2

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: PRQ_WATERMARK [01:01] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_PRQ_WATERMARK_MASK      0x00000002
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_PRQ_WATERMARK_SHIFT     1

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_WATCHDOG_TIMER_ATTN_MASK 0x00000001
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_WATCHDOG_TIMER_ATTN_SHIFT 0

#endif /* #ifndef BCHP_RAAGA_DSP_INTH_H__ */

/* End of File */
