
<!DOCTYPE html>
<html>
<head>
    <title>UVM, Design Verification Methodology/Flow Engineer in Mountain View,</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <div class="container">
        <header>
            <h1>OSI Engineering, Inc. is looking for UVM, Design Verification Methodology/Flow Engineer in Mountain View,!</h1>
            <h2>Contract Corp-To-Corp, Contract Independent, Contract W2, C2H Corp-To-Corp, C2H Independent, C2H W2 | San Jose, CA</h2>
            <h2>UVM, Python, Verification, Design, Methodology, Flow, Makefile</h2>
        </header>
        <main>
            <p id="jobDescription"><br>Additional Information:<br>UVM, Design Verification Methodology/Flow Engineer in Mountain View, CAAs a key member of CAD team, you will review our existing UVM based verification flow/practice, propose and develop new methodologies/flows to make our verification env. more productive. You will work with various teams to support simulation/emulation, unit/full-chip specific verification requirements. You will drive uniform methodologies and flows to be adopted and deployed across the teams. You will strive for common TB code to be reused from unit to unit and FC. You will simplify and automate the methodologies and flows as much as possible to make DV engineers* job easier. Must Have* Must have experience building UVM Methodology based TB env. from conception to production* Familiar with RTL simulation/debugging tools (VCS/IUS, Verdi)* Hands-on with strong scripting skills with Python or Perl* Working knowledge of makefile, Verilog/System Verilog base* 8+ years of relevant working experience Desired* C++ knowledge * CPU/GPU development experience * Working knowledge of Make file Location: Mountain View, CAType: Contract Duration: 6 months Sandra Montes408.550.2800 x108www. OSIengineering. co<br>Responsibilities:• <br>Qualifications:• m</p>
        </main>
    </div>
    <script src="script.js"></script>
</body>
</html>
    