{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612787779210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612787779216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 08 15:36:19 2021 " "Processing started: Mon Feb 08 15:36:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612787779216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612787779216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cyclone_OSG -c Cyclone_OSG " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cyclone_OSG -c Cyclone_OSG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612787779216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1612787779653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1612787779653 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK main.v(9) " "Verilog HDL Declaration information at main.v(9): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612787787322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612787787323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612787787323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delay " "Found entity 1: Delay" {  } { { "Delay.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Delay.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612787787327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612787787327 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 DLST.v(23) " "Verilog HDL Expression warning at DLST.v(23): truncated literal to match 24 bits" {  } { { "DLST.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/DLST.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1612787787329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlst.v 1 1 " "Found 1 design units, including 1 entities, in source file dlst.v" { { "Info" "ISGN_ENTITY_NAME" "1 DLST " "Found entity 1: DLST" {  } { { "DLST.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/DLST.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612787787330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612787787330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pulse " "Found entity 1: Pulse" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612787787333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612787787333 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RAM.v(126) " "Verilog HDL information at RAM.v(126): always construct contains both blocking and non-blocking assignments" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 126 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1612787787336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612787787337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612787787337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start.v 1 1 " "Found 1 design units, including 1 entities, in source file start.v" { { "Info" "ISGN_ENTITY_NAME" "1 Start " "Found entity 1: Start" {  } { { "Start.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612787787341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612787787341 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UART.v " "Can't analyze file -- file UART.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1612787787346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612787787351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612787787351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "control_UART_clk main.v(184) " "Verilog HDL Implicit Net warning at main.v(184): created implicit net for \"control_UART_clk\"" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612787787352 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DIV_CLK main.v(218) " "Verilog HDL Implicit Net warning at main.v(218): created implicit net for \"DIV_CLK\"" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 218 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612787787352 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(181) " "Verilog HDL Instantiation warning at main.v(181): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 181 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1612787787353 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(184) " "Verilog HDL Instantiation warning at main.v(184): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 184 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1612787787353 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(212) " "Verilog HDL Instantiation warning at main.v(212): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 212 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1612787787354 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1612787787392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll_inst\"" {  } { { "main.v" "pll_inst" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612787787401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll_inst\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/PLL.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612787787437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll_inst\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/PLL.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612787787439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612787787439 ""}  } { { "PLL.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/PLL.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612787787439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612787787484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612787787484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612787787485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Start Start:comb_11 " "Elaborating entity \"Start\" for hierarchy \"Start:comb_11\"" {  } { { "main.v" "comb_11" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612787787490 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt Start.v(7) " "Verilog HDL or VHDL warning at Start.v(7): object \"cnt\" assigned a value but never read" {  } { { "Start.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Start.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1612787787490 "|main|Start:comb_11"}
{ "Warning" "WSGN_SEARCH_FILE" "uart_rx.v 1 1 " "Using design file uart_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "uart_rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/uart_rx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612787787503 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1612787787503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx UART_Rx:comb_12 " "Elaborating entity \"UART_Rx\" for hierarchy \"UART_Rx:comb_12\"" {  } { { "main.v" "comb_12" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612787787503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx.v(42) " "Verilog HDL assignment warning at uart_rx.v(42): truncated value with size 32 to match size of target (16)" {  } { { "uart_rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/uart_rx.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787504 "|main|UART_Rx:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 uart_rx.v(63) " "Verilog HDL assignment warning at uart_rx.v(63): truncated value with size 9 to match size of target (8)" {  } { { "uart_rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/uart_rx.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787504 "|main|UART_Rx:comb_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:comb_13 " "Elaborating entity \"RAM\" for hierarchy \"RAM:comb_13\"" {  } { { "main.v" "comb_13" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612787787506 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(138) " "Verilog HDL assignment warning at RAM.v(138): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787513 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(140) " "Verilog HDL assignment warning at RAM.v(140): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787513 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(141) " "Verilog HDL assignment warning at RAM.v(141): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787513 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(145) " "Verilog HDL assignment warning at RAM.v(145): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787513 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(147) " "Verilog HDL assignment warning at RAM.v(147): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787513 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(148) " "Verilog HDL assignment warning at RAM.v(148): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787513 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(152) " "Verilog HDL assignment warning at RAM.v(152): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787513 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(154) " "Verilog HDL assignment warning at RAM.v(154): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787513 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(155) " "Verilog HDL assignment warning at RAM.v(155): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787513 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(158) " "Verilog HDL assignment warning at RAM.v(158): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787513 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(160) " "Verilog HDL assignment warning at RAM.v(160): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787513 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(161) " "Verilog HDL assignment warning at RAM.v(161): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787513 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(164) " "Verilog HDL assignment warning at RAM.v(164): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787513 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(166) " "Verilog HDL assignment warning at RAM.v(166): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787513 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(167) " "Verilog HDL assignment warning at RAM.v(167): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787513 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(170) " "Verilog HDL assignment warning at RAM.v(170): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787513 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(172) " "Verilog HDL assignment warning at RAM.v(172): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787513 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(173) " "Verilog HDL assignment warning at RAM.v(173): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787513 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(176) " "Verilog HDL assignment warning at RAM.v(176): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787513 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(178) " "Verilog HDL assignment warning at RAM.v(178): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787513 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(179) " "Verilog HDL assignment warning at RAM.v(179): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787513 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(182) " "Verilog HDL assignment warning at RAM.v(182): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787513 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(184) " "Verilog HDL assignment warning at RAM.v(184): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787513 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(185) " "Verilog HDL assignment warning at RAM.v(185): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787514 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(188) " "Verilog HDL assignment warning at RAM.v(188): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787514 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(190) " "Verilog HDL assignment warning at RAM.v(190): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787514 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(191) " "Verilog HDL assignment warning at RAM.v(191): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787514 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(194) " "Verilog HDL assignment warning at RAM.v(194): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787514 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(196) " "Verilog HDL assignment warning at RAM.v(196): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787514 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(197) " "Verilog HDL assignment warning at RAM.v(197): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787514 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(200) " "Verilog HDL assignment warning at RAM.v(200): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787514 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(202) " "Verilog HDL assignment warning at RAM.v(202): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787514 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(203) " "Verilog HDL assignment warning at RAM.v(203): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787514 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(206) " "Verilog HDL assignment warning at RAM.v(206): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787514 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(208) " "Verilog HDL assignment warning at RAM.v(208): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787514 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(209) " "Verilog HDL assignment warning at RAM.v(209): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787514 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(212) " "Verilog HDL assignment warning at RAM.v(212): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787514 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(214) " "Verilog HDL assignment warning at RAM.v(214): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787514 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(215) " "Verilog HDL assignment warning at RAM.v(215): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787514 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(218) " "Verilog HDL assignment warning at RAM.v(218): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787514 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(220) " "Verilog HDL assignment warning at RAM.v(220): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787514 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(221) " "Verilog HDL assignment warning at RAM.v(221): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787514 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(224) " "Verilog HDL assignment warning at RAM.v(224): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787514 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(226) " "Verilog HDL assignment warning at RAM.v(226): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787514 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(227) " "Verilog HDL assignment warning at RAM.v(227): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787514 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(230) " "Verilog HDL assignment warning at RAM.v(230): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787514 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(232) " "Verilog HDL assignment warning at RAM.v(232): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787514 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(233) " "Verilog HDL assignment warning at RAM.v(233): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1612787787514 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_PL16 RAM.v(105) " "Output port \"Mult_PL16\" at RAM.v(105) has no driver" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612787787514 "|main|RAM:comb_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pulse Pulse:PL1 " "Elaborating entity \"Pulse\" for hierarchy \"Pulse:PL1\"" {  } { { "main.v" "PL1" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612787787515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay Delay:DL1 " "Elaborating entity \"Delay\" for hierarchy \"Delay:DL1\"" {  } { { "main.v" "DL1" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612787787517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DLST DLST:ST1 " "Elaborating entity \"DLST\" for hierarchy \"DLST:ST1\"" {  } { { "main.v" "ST1" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612787787587 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[7\] " "Net \"CH2TS\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[7\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612787787712 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[6\] " "Net \"CH2TS\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[6\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612787787712 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[5\] " "Net \"CH2TS\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[5\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612787787712 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[4\] " "Net \"CH2TS\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[4\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612787787712 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1612787787712 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[7\] " "Net \"CH2TS\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[7\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612787787713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[6\] " "Net \"CH2TS\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[6\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612787787713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[5\] " "Net \"CH2TS\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[5\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612787787713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[4\] " "Net \"CH2TS\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[4\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612787787713 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1612787787713 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[7\] " "Net \"CH2TS\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[7\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612787787713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[6\] " "Net \"CH2TS\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[6\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612787787713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[5\] " "Net \"CH2TS\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[5\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612787787713 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[4\] " "Net \"CH2TS\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[4\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612787787713 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1612787787713 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[7\] " "Net \"CH2TS\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[7\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612787787714 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[6\] " "Net \"CH2TS\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[6\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612787787714 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[5\] " "Net \"CH2TS\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[5\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612787787714 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[4\] " "Net \"CH2TS\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[4\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1612787787714 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1612787787714 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "34 " "34 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1612787790279 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1612787792781 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/output_files/Cyclone_OSG.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/output_files/Cyclone_OSG.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612787797170 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1612787797434 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612787797434 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6951 " "Implemented 6951 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1612787797833 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1612787797833 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6930 " "Implemented 6930 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1612787797833 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1612787797833 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1612787797833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612787797879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 08 15:36:37 2021 " "Processing ended: Mon Feb 08 15:36:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612787797879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612787797879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612787797879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612787797879 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1612787798970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612787798976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 08 15:36:38 2021 " "Processing started: Mon Feb 08 15:36:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612787798976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1612787798976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Cyclone_OSG -c Cyclone_OSG " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Cyclone_OSG -c Cyclone_OSG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1612787798976 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1612787799096 ""}
{ "Info" "0" "" "Project  = Cyclone_OSG" {  } {  } 0 0 "Project  = Cyclone_OSG" 0 0 "Fitter" 0 0 1612787799096 ""}
{ "Info" "0" "" "Revision = Cyclone_OSG" {  } {  } 0 0 "Revision = Cyclone_OSG" 0 0 "Fitter" 0 0 1612787799096 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1612787799223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1612787799223 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Cyclone_OSG EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Cyclone_OSG\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1612787799266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1612787799304 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1612787799304 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 1985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1612787799339 ""}  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 1985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1612787799339 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1612787799432 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1612787799438 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612787799696 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612787799696 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612787799696 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1612787799696 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 12773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612787799710 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 12775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612787799710 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 12777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612787799710 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 12779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612787799710 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 12781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612787799710 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1612787799710 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1612787799714 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Cyclone_OSG.sdc " "Synopsys Design Constraints File file not found: 'Cyclone_OSG.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1612787800573 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1612787800574 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1612787800586 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1612787800650 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1612787800656 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1612787800658 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 88 (CLK7, DIFFCLK_3n)) " "Automatically promoted node clk~input (placed in PIN 88 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612787800984 ""}  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 12765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612787800984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612787800984 ""}  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/db/pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 1985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612787800984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pulse:PL10\|div_clk  " "Automatically promoted node Pulse:PL10\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612787800984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pulse:PL10\|div_clk~0 " "Destination node Pulse:PL10\|div_clk~0" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 7051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612787800984 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612787800984 ""}  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 3076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612787800984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pulse:PL11\|div_clk  " "Automatically promoted node Pulse:PL11\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612787800984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pulse:PL11\|div_clk~0 " "Destination node Pulse:PL11\|div_clk~0" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 7239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612787800984 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612787800984 ""}  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 2906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612787800984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pulse:PL12\|div_clk  " "Automatically promoted node Pulse:PL12\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612787800984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pulse:PL12\|div_clk~0 " "Destination node Pulse:PL12\|div_clk~0" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 7426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612787800984 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612787800984 ""}  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 2736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612787800984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pulse:PL13\|div_clk  " "Automatically promoted node Pulse:PL13\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612787800984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pulse:PL13\|div_clk~0 " "Destination node Pulse:PL13\|div_clk~0" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 7604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612787800984 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612787800984 ""}  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 2566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612787800984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pulse:PL14\|div_clk  " "Automatically promoted node Pulse:PL14\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612787800984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pulse:PL14\|div_clk~0 " "Destination node Pulse:PL14\|div_clk~0" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 7792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612787800984 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612787800984 ""}  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 2396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612787800984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pulse:PL15\|div_clk  " "Automatically promoted node Pulse:PL15\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612787800984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pulse:PL15\|div_clk~0 " "Destination node Pulse:PL15\|div_clk~0" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 7980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612787800984 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612787800984 ""}  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 2226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612787800984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pulse:PL16\|div_clk  " "Automatically promoted node Pulse:PL16\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612787800984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pulse:PL16\|div_clk~0 " "Destination node Pulse:PL16\|div_clk~0" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 12715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612787800984 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612787800984 ""}  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 2095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612787800984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pulse:PL1\|div_clk  " "Automatically promoted node Pulse:PL1\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612787800984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pulse:PL1\|div_clk~0 " "Destination node Pulse:PL1\|div_clk~0" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 5356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612787800984 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612787800984 ""}  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612787800984 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1612787801576 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1612787801584 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1612787801584 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612787801594 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612787801608 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1612787801623 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1612787801623 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1612787801630 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1612787801939 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1612787801947 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1612787801947 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612787802069 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1612787802084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1612787802777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612787804445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1612787804481 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1612787814400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612787814401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1612787815424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1612787820165 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1612787820165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1612787828017 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1612787828017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612787828020 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.66 " "Total time spent on timing analysis during the Fitter is 7.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1612787828228 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612787828265 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612787828820 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612787828823 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612787829607 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612787830721 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/output_files/Cyclone_OSG.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/output_files/Cyclone_OSG.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1612787831401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5607 " "Peak virtual memory: 5607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612787832373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 08 15:37:12 2021 " "Processing ended: Mon Feb 08 15:37:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612787832373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612787832373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612787832373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1612787832373 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1612787833350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612787833356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 08 15:37:13 2021 " "Processing started: Mon Feb 08 15:37:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612787833356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1612787833356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Cyclone_OSG -c Cyclone_OSG " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Cyclone_OSG -c Cyclone_OSG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1612787833356 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1612787833685 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1612787834066 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1612787834094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612787834282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 08 15:37:14 2021 " "Processing ended: Mon Feb 08 15:37:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612787834282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612787834282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612787834282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1612787834282 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1612787834900 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1612787835356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612787835362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 08 15:37:15 2021 " "Processing started: Mon Feb 08 15:37:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612787835362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1612787835362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Cyclone_OSG -c Cyclone_OSG " "Command: quartus_sta Cyclone_OSG -c Cyclone_OSG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1612787835362 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1612787835494 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1612787835857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1612787835858 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612787835894 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612787835894 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Cyclone_OSG.sdc " "Synopsys Design Constraints File file not found: 'Cyclone_OSG.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1612787836266 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1612787836266 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -waveform \{0.000 5.000\} -name clk clk " "create_clock -period 10.000 -waveform \{0.000 5.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1612787836280 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1612787836280 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612787836280 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1612787836281 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL1\|div_clk Pulse:PL1\|div_clk " "create_clock -period 1.000 -name Pulse:PL1\|div_clk Pulse:PL1\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_Rx:comb_12\|UART_clk UART_Rx:comb_12\|UART_clk " "create_clock -period 1.000 -name UART_Rx:comb_12\|UART_clk UART_Rx:comb_12\|UART_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL16\|div_clk Delay:DL16\|div_clk " "create_clock -period 1.000 -name Delay:DL16\|div_clk Delay:DL16\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL16\|div_clk Pulse:PL16\|div_clk " "create_clock -period 1.000 -name Pulse:PL16\|div_clk Pulse:PL16\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL15\|div_clk Delay:DL15\|div_clk " "create_clock -period 1.000 -name Delay:DL15\|div_clk Delay:DL15\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL15\|div_clk Pulse:PL15\|div_clk " "create_clock -period 1.000 -name Pulse:PL15\|div_clk Pulse:PL15\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL14\|div_clk Delay:DL14\|div_clk " "create_clock -period 1.000 -name Delay:DL14\|div_clk Delay:DL14\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL14\|div_clk Pulse:PL14\|div_clk " "create_clock -period 1.000 -name Pulse:PL14\|div_clk Pulse:PL14\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL13\|div_clk Delay:DL13\|div_clk " "create_clock -period 1.000 -name Delay:DL13\|div_clk Delay:DL13\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL13\|div_clk Pulse:PL13\|div_clk " "create_clock -period 1.000 -name Pulse:PL13\|div_clk Pulse:PL13\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL12\|div_clk Delay:DL12\|div_clk " "create_clock -period 1.000 -name Delay:DL12\|div_clk Delay:DL12\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL12\|div_clk Pulse:PL12\|div_clk " "create_clock -period 1.000 -name Pulse:PL12\|div_clk Pulse:PL12\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL11\|div_clk Delay:DL11\|div_clk " "create_clock -period 1.000 -name Delay:DL11\|div_clk Delay:DL11\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL11\|div_clk Pulse:PL11\|div_clk " "create_clock -period 1.000 -name Pulse:PL11\|div_clk Pulse:PL11\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL10\|div_clk Delay:DL10\|div_clk " "create_clock -period 1.000 -name Delay:DL10\|div_clk Delay:DL10\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL10\|div_clk Pulse:PL10\|div_clk " "create_clock -period 1.000 -name Pulse:PL10\|div_clk Pulse:PL10\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL9\|div_clk Delay:DL9\|div_clk " "create_clock -period 1.000 -name Delay:DL9\|div_clk Delay:DL9\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL9\|div_clk Pulse:PL9\|div_clk " "create_clock -period 1.000 -name Pulse:PL9\|div_clk Pulse:PL9\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL8\|div_clk Delay:DL8\|div_clk " "create_clock -period 1.000 -name Delay:DL8\|div_clk Delay:DL8\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL8\|div_clk Pulse:PL8\|div_clk " "create_clock -period 1.000 -name Pulse:PL8\|div_clk Pulse:PL8\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL7\|div_clk Delay:DL7\|div_clk " "create_clock -period 1.000 -name Delay:DL7\|div_clk Delay:DL7\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL7\|div_clk Pulse:PL7\|div_clk " "create_clock -period 1.000 -name Pulse:PL7\|div_clk Pulse:PL7\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL6\|div_clk Delay:DL6\|div_clk " "create_clock -period 1.000 -name Delay:DL6\|div_clk Delay:DL6\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL6\|div_clk Pulse:PL6\|div_clk " "create_clock -period 1.000 -name Pulse:PL6\|div_clk Pulse:PL6\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL5\|div_clk Delay:DL5\|div_clk " "create_clock -period 1.000 -name Delay:DL5\|div_clk Delay:DL5\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL5\|div_clk Pulse:PL5\|div_clk " "create_clock -period 1.000 -name Pulse:PL5\|div_clk Pulse:PL5\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL4\|div_clk Delay:DL4\|div_clk " "create_clock -period 1.000 -name Delay:DL4\|div_clk Delay:DL4\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL4\|div_clk Pulse:PL4\|div_clk " "create_clock -period 1.000 -name Pulse:PL4\|div_clk Pulse:PL4\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL3\|div_clk Delay:DL3\|div_clk " "create_clock -period 1.000 -name Delay:DL3\|div_clk Delay:DL3\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL3\|div_clk Pulse:PL3\|div_clk " "create_clock -period 1.000 -name Pulse:PL3\|div_clk Pulse:PL3\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL2\|div_clk Delay:DL2\|div_clk " "create_clock -period 1.000 -name Delay:DL2\|div_clk Delay:DL2\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pulse:PL2\|div_clk Pulse:PL2\|div_clk " "create_clock -period 1.000 -name Pulse:PL2\|div_clk Pulse:PL2\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Delay:DL1\|div_clk Delay:DL1\|div_clk " "create_clock -period 1.000 -name Delay:DL1\|div_clk Delay:DL1\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612787836295 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612787836295 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1612787836337 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612787836343 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1612787836345 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1612787836354 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1612787836934 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1612787836934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.811 " "Worst-case setup slack is -10.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.811            -168.120 Delay:DL12\|div_clk  " "  -10.811            -168.120 Delay:DL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.575             -85.125 Delay:DL2\|div_clk  " "   -9.575             -85.125 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.233            -156.804 Delay:DL11\|div_clk  " "   -8.233            -156.804 Delay:DL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.212            -105.503 Delay:DL14\|div_clk  " "   -8.212            -105.503 Delay:DL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.172            -125.333 Delay:DL10\|div_clk  " "   -8.172            -125.333 Delay:DL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.150             -79.021 Delay:DL4\|div_clk  " "   -8.150             -79.021 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.032             -94.856 Delay:DL3\|div_clk  " "   -8.032             -94.856 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.000             -65.205 Delay:DL6\|div_clk  " "   -8.000             -65.205 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.970            -100.958 Delay:DL16\|div_clk  " "   -7.970            -100.958 Delay:DL16\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.784             -84.318 Delay:DL5\|div_clk  " "   -7.784             -84.318 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.773            -113.169 Delay:DL13\|div_clk  " "   -7.773            -113.169 Delay:DL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.686             -73.596 Delay:DL7\|div_clk  " "   -7.686             -73.596 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.322             -95.148 Delay:DL15\|div_clk  " "   -7.322             -95.148 Delay:DL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.251             -73.166 Delay:DL9\|div_clk  " "   -7.251             -73.166 Delay:DL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.932             -98.497 Delay:DL1\|div_clk  " "   -6.932             -98.497 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.691             -70.189 Delay:DL8\|div_clk  " "   -6.691             -70.189 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.383           -5962.695 clk  " "   -6.383           -5962.695 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.872            -165.506 Pulse:PL3\|div_clk  " "   -5.872            -165.506 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.864            -187.727 Pulse:PL8\|div_clk  " "   -5.864            -187.727 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.861            -190.020 Pulse:PL9\|div_clk  " "   -5.861            -190.020 Pulse:PL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.831            -176.831 Pulse:PL7\|div_clk  " "   -5.831            -176.831 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.611            -168.785 Pulse:PL2\|div_clk  " "   -5.611            -168.785 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.582            -187.373 Pulse:PL4\|div_clk  " "   -5.582            -187.373 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.313            -102.210 Pulse:PL11\|div_clk  " "   -5.313            -102.210 Pulse:PL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.933            -139.869 Pulse:PL14\|div_clk  " "   -4.933            -139.869 Pulse:PL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.931            -128.091 Pulse:PL12\|div_clk  " "   -4.931            -128.091 Pulse:PL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.925            -114.160 Pulse:PL10\|div_clk  " "   -4.925            -114.160 Pulse:PL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.882            -142.438 Pulse:PL6\|div_clk  " "   -4.882            -142.438 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.753            -159.162 Pulse:PL5\|div_clk  " "   -4.753            -159.162 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.513            -139.941 Pulse:PL15\|div_clk  " "   -4.513            -139.941 Pulse:PL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.493             -95.986 Pulse:PL1\|div_clk  " "   -4.493             -95.986 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.073            -114.218 Pulse:PL13\|div_clk  " "   -4.073            -114.218 Pulse:PL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.877            -115.556 Pulse:PL16\|div_clk  " "   -3.877            -115.556 Pulse:PL16\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.561             -39.078 UART_Rx:comb_12\|UART_clk  " "   -2.561             -39.078 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.251            -492.653 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.251            -492.653 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787836940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612787836940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.685 " "Worst-case hold slack is -0.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.685              -6.750 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.685              -6.750 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 Pulse:PL12\|div_clk  " "    0.452               0.000 Pulse:PL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk  " "    0.452               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 Pulse:PL10\|div_clk  " "    0.453               0.000 Pulse:PL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 Pulse:PL11\|div_clk  " "    0.453               0.000 Pulse:PL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 Pulse:PL15\|div_clk  " "    0.453               0.000 Pulse:PL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 Pulse:PL1\|div_clk  " "    0.453               0.000 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 Pulse:PL13\|div_clk  " "    0.454               0.000 Pulse:PL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 Pulse:PL14\|div_clk  " "    0.454               0.000 Pulse:PL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 Pulse:PL16\|div_clk  " "    0.454               0.000 Pulse:PL16\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Delay:DL10\|div_clk  " "    0.485               0.000 Delay:DL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Delay:DL11\|div_clk  " "    0.485               0.000 Delay:DL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Delay:DL12\|div_clk  " "    0.485               0.000 Delay:DL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Delay:DL13\|div_clk  " "    0.485               0.000 Delay:DL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Delay:DL14\|div_clk  " "    0.485               0.000 Delay:DL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Delay:DL15\|div_clk  " "    0.485               0.000 Delay:DL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Delay:DL1\|div_clk  " "    0.485               0.000 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Delay:DL2\|div_clk  " "    0.485               0.000 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Delay:DL3\|div_clk  " "    0.485               0.000 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Delay:DL4\|div_clk  " "    0.485               0.000 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Delay:DL5\|div_clk  " "    0.485               0.000 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Delay:DL6\|div_clk  " "    0.485               0.000 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Delay:DL7\|div_clk  " "    0.485               0.000 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Delay:DL8\|div_clk  " "    0.485               0.000 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Delay:DL9\|div_clk  " "    0.485               0.000 Delay:DL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Pulse:PL2\|div_clk  " "    0.485               0.000 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Pulse:PL3\|div_clk  " "    0.485               0.000 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Pulse:PL4\|div_clk  " "    0.485               0.000 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Pulse:PL5\|div_clk  " "    0.485               0.000 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Pulse:PL6\|div_clk  " "    0.485               0.000 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Pulse:PL7\|div_clk  " "    0.485               0.000 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Pulse:PL8\|div_clk  " "    0.485               0.000 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Pulse:PL9\|div_clk  " "    0.485               0.000 Pulse:PL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 UART_Rx:comb_12\|UART_clk  " "    0.485               0.000 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.776               0.000 Delay:DL16\|div_clk  " "    0.776               0.000 Delay:DL16\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612787837006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612787837016 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612787837024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL10\|div_clk  " "   -1.487             -55.019 Pulse:PL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL11\|div_clk  " "   -1.487             -55.019 Pulse:PL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL12\|div_clk  " "   -1.487             -55.019 Pulse:PL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL13\|div_clk  " "   -1.487             -55.019 Pulse:PL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL14\|div_clk  " "   -1.487             -55.019 Pulse:PL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL15\|div_clk  " "   -1.487             -55.019 Pulse:PL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL16\|div_clk  " "   -1.487             -55.019 Pulse:PL16\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL1\|div_clk  " "   -1.487             -55.019 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL2\|div_clk  " "   -1.487             -55.019 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL3\|div_clk  " "   -1.487             -55.019 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL4\|div_clk  " "   -1.487             -55.019 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL5\|div_clk  " "   -1.487             -55.019 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL6\|div_clk  " "   -1.487             -55.019 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL7\|div_clk  " "   -1.487             -55.019 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL8\|div_clk  " "   -1.487             -55.019 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL9\|div_clk  " "   -1.487             -55.019 Pulse:PL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL10\|div_clk  " "   -1.487             -53.532 Delay:DL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL11\|div_clk  " "   -1.487             -53.532 Delay:DL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL12\|div_clk  " "   -1.487             -53.532 Delay:DL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL13\|div_clk  " "   -1.487             -53.532 Delay:DL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL14\|div_clk  " "   -1.487             -53.532 Delay:DL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL15\|div_clk  " "   -1.487             -53.532 Delay:DL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL16\|div_clk  " "   -1.487             -53.532 Delay:DL16\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL1\|div_clk  " "   -1.487             -53.532 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL2\|div_clk  " "   -1.487             -53.532 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL3\|div_clk  " "   -1.487             -53.532 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL4\|div_clk  " "   -1.487             -53.532 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL5\|div_clk  " "   -1.487             -53.532 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL6\|div_clk  " "   -1.487             -53.532 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL7\|div_clk  " "   -1.487             -53.532 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL8\|div_clk  " "   -1.487             -53.532 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL9\|div_clk  " "   -1.487             -53.532 Delay:DL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -32.714 UART_Rx:comb_12\|UART_clk  " "   -1.487             -32.714 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.188               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.188               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.768               0.000 clk  " "    4.768               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787837033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612787837033 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1612787838790 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1612787838811 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1612787839535 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612787839761 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1612787839894 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1612787839894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.136 " "Worst-case setup slack is -10.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.136            -153.233 Delay:DL12\|div_clk  " "  -10.136            -153.233 Delay:DL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.886             -72.642 Delay:DL2\|div_clk  " "   -8.886             -72.642 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.653            -143.697 Delay:DL11\|div_clk  " "   -7.653            -143.697 Delay:DL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.635             -92.575 Delay:DL14\|div_clk  " "   -7.635             -92.575 Delay:DL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.611            -112.552 Delay:DL10\|div_clk  " "   -7.611            -112.552 Delay:DL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.559             -66.557 Delay:DL4\|div_clk  " "   -7.559             -66.557 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.465             -82.318 Delay:DL3\|div_clk  " "   -7.465             -82.318 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.405             -87.657 Delay:DL16\|div_clk  " "   -7.405             -87.657 Delay:DL16\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.400             -54.153 Delay:DL6\|div_clk  " "   -7.400             -54.153 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.230             -72.443 Delay:DL5\|div_clk  " "   -7.230             -72.443 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.215            -100.064 Delay:DL13\|div_clk  " "   -7.215            -100.064 Delay:DL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.101             -61.975 Delay:DL7\|div_clk  " "   -7.101             -61.975 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.744             -82.393 Delay:DL15\|div_clk  " "   -6.744             -82.393 Delay:DL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.683             -60.938 Delay:DL9\|div_clk  " "   -6.683             -60.938 Delay:DL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.329             -85.614 Delay:DL1\|div_clk  " "   -6.329             -85.614 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.142           -5685.190 clk  " "   -6.142           -5685.190 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.061             -58.433 Delay:DL8\|div_clk  " "   -6.061             -58.433 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.342            -175.122 Pulse:PL9\|div_clk  " "   -5.342            -175.122 Pulse:PL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.325            -150.597 Pulse:PL3\|div_clk  " "   -5.325            -150.597 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.308            -172.426 Pulse:PL8\|div_clk  " "   -5.308            -172.426 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.287            -161.289 Pulse:PL7\|div_clk  " "   -5.287            -161.289 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.177            -154.400 Pulse:PL2\|div_clk  " "   -5.177            -154.400 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.064            -171.180 Pulse:PL4\|div_clk  " "   -5.064            -171.180 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.713             -88.161 Pulse:PL11\|div_clk  " "   -4.713             -88.161 Pulse:PL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.501            -102.643 Pulse:PL10\|div_clk  " "   -4.501            -102.643 Pulse:PL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.413            -119.437 Pulse:PL12\|div_clk  " "   -4.413            -119.437 Pulse:PL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.388            -128.004 Pulse:PL6\|div_clk  " "   -4.388            -128.004 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.366            -128.218 Pulse:PL14\|div_clk  " "   -4.366            -128.218 Pulse:PL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.237            -145.405 Pulse:PL5\|div_clk  " "   -4.237            -145.405 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.116            -130.187 Pulse:PL15\|div_clk  " "   -4.116            -130.187 Pulse:PL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.024             -85.159 Pulse:PL1\|div_clk  " "   -4.024             -85.159 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.687            -104.979 Pulse:PL13\|div_clk  " "   -3.687            -104.979 Pulse:PL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.467            -105.186 Pulse:PL16\|div_clk  " "   -3.467            -105.186 Pulse:PL16\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.326             -35.285 UART_Rx:comb_12\|UART_clk  " "   -2.326             -35.285 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.811            -137.613 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.811            -137.613 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612787839912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.773 " "Worst-case hold slack is -0.773" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.773             -10.425 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.773             -10.425 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 Pulse:PL12\|div_clk  " "    0.401               0.000 Pulse:PL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 Pulse:PL16\|div_clk  " "    0.401               0.000 Pulse:PL16\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 Pulse:PL1\|div_clk  " "    0.401               0.000 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Pulse:PL10\|div_clk  " "    0.402               0.000 Pulse:PL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Pulse:PL11\|div_clk  " "    0.402               0.000 Pulse:PL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Pulse:PL13\|div_clk  " "    0.402               0.000 Pulse:PL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Pulse:PL14\|div_clk  " "    0.402               0.000 Pulse:PL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Pulse:PL15\|div_clk  " "    0.402               0.000 Pulse:PL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 Delay:DL12\|div_clk  " "    0.429               0.000 Delay:DL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Delay:DL10\|div_clk  " "    0.430               0.000 Delay:DL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Delay:DL11\|div_clk  " "    0.430               0.000 Delay:DL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Delay:DL13\|div_clk  " "    0.430               0.000 Delay:DL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Delay:DL14\|div_clk  " "    0.430               0.000 Delay:DL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Delay:DL15\|div_clk  " "    0.430               0.000 Delay:DL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Delay:DL1\|div_clk  " "    0.430               0.000 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Delay:DL2\|div_clk  " "    0.430               0.000 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Delay:DL3\|div_clk  " "    0.430               0.000 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Delay:DL4\|div_clk  " "    0.430               0.000 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Delay:DL5\|div_clk  " "    0.430               0.000 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Delay:DL6\|div_clk  " "    0.430               0.000 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Delay:DL7\|div_clk  " "    0.430               0.000 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Delay:DL8\|div_clk  " "    0.430               0.000 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Delay:DL9\|div_clk  " "    0.430               0.000 Delay:DL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Pulse:PL2\|div_clk  " "    0.430               0.000 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Pulse:PL3\|div_clk  " "    0.430               0.000 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Pulse:PL4\|div_clk  " "    0.430               0.000 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Pulse:PL5\|div_clk  " "    0.430               0.000 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Pulse:PL6\|div_clk  " "    0.430               0.000 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Pulse:PL7\|div_clk  " "    0.430               0.000 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Pulse:PL8\|div_clk  " "    0.430               0.000 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Pulse:PL9\|div_clk  " "    0.430               0.000 Pulse:PL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 UART_Rx:comb_12\|UART_clk  " "    0.430               0.000 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.720               0.000 Delay:DL16\|div_clk  " "    0.720               0.000 Delay:DL16\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787839986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612787839986 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612787840006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612787840025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL10\|div_clk  " "   -1.487             -55.019 Pulse:PL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL11\|div_clk  " "   -1.487             -55.019 Pulse:PL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL12\|div_clk  " "   -1.487             -55.019 Pulse:PL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL13\|div_clk  " "   -1.487             -55.019 Pulse:PL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL14\|div_clk  " "   -1.487             -55.019 Pulse:PL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL15\|div_clk  " "   -1.487             -55.019 Pulse:PL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL16\|div_clk  " "   -1.487             -55.019 Pulse:PL16\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL1\|div_clk  " "   -1.487             -55.019 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL2\|div_clk  " "   -1.487             -55.019 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL3\|div_clk  " "   -1.487             -55.019 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL4\|div_clk  " "   -1.487             -55.019 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL5\|div_clk  " "   -1.487             -55.019 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL6\|div_clk  " "   -1.487             -55.019 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL7\|div_clk  " "   -1.487             -55.019 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL8\|div_clk  " "   -1.487             -55.019 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -55.019 Pulse:PL9\|div_clk  " "   -1.487             -55.019 Pulse:PL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL10\|div_clk  " "   -1.487             -53.532 Delay:DL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL11\|div_clk  " "   -1.487             -53.532 Delay:DL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL12\|div_clk  " "   -1.487             -53.532 Delay:DL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL13\|div_clk  " "   -1.487             -53.532 Delay:DL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL14\|div_clk  " "   -1.487             -53.532 Delay:DL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL15\|div_clk  " "   -1.487             -53.532 Delay:DL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL16\|div_clk  " "   -1.487             -53.532 Delay:DL16\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL1\|div_clk  " "   -1.487             -53.532 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL2\|div_clk  " "   -1.487             -53.532 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL3\|div_clk  " "   -1.487             -53.532 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL4\|div_clk  " "   -1.487             -53.532 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL5\|div_clk  " "   -1.487             -53.532 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL6\|div_clk  " "   -1.487             -53.532 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL7\|div_clk  " "   -1.487             -53.532 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL8\|div_clk  " "   -1.487             -53.532 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -53.532 Delay:DL9\|div_clk  " "   -1.487             -53.532 Delay:DL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -32.714 UART_Rx:comb_12\|UART_clk  " "   -1.487             -32.714 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.161               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.161               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.728               0.000 clk  " "    4.728               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787840046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612787840046 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1612787842732 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612787842934 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1612787842983 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1612787842983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.083 " "Worst-case setup slack is -4.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.083             -57.602 Delay:DL12\|div_clk  " "   -4.083             -57.602 Delay:DL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.587             -17.946 Delay:DL2\|div_clk  " "   -3.587             -17.946 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.007             -22.463 Delay:DL3\|div_clk  " "   -3.007             -22.463 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.005             -52.105 Delay:DL11\|div_clk  " "   -3.005             -52.105 Delay:DL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.991              -9.867 Delay:DL6\|div_clk  " "   -2.991              -9.867 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.968             -27.199 Delay:DL14\|div_clk  " "   -2.968             -27.199 Delay:DL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.949             -16.234 Delay:DL4\|div_clk  " "   -2.949             -16.234 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.932             -35.732 Delay:DL10\|div_clk  " "   -2.932             -35.732 Delay:DL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.918             -25.118 Delay:DL16\|div_clk  " "   -2.918             -25.118 Delay:DL16\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.858             -12.492 Delay:DL7\|div_clk  " "   -2.858             -12.492 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.775             -30.740 Delay:DL13\|div_clk  " "   -2.775             -30.740 Delay:DL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.774             -17.955 Delay:DL5\|div_clk  " "   -2.774             -17.955 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.629             -22.691 Delay:DL15\|div_clk  " "   -2.629             -22.691 Delay:DL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.621             -13.596 Delay:DL9\|div_clk  " "   -2.621             -13.596 Delay:DL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.478             -23.095 Delay:DL1\|div_clk  " "   -2.478             -23.095 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.426             -11.699 Delay:DL8\|div_clk  " "   -2.426             -11.699 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.254           -1727.747 clk  " "   -2.254           -1727.747 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.104             -58.593 Pulse:PL7\|div_clk  " "   -2.104             -58.593 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.095             -63.528 Pulse:PL9\|div_clk  " "   -2.095             -63.528 Pulse:PL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.080             -63.661 Pulse:PL8\|div_clk  " "   -2.080             -63.661 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.080             -54.288 Pulse:PL3\|div_clk  " "   -2.080             -54.288 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.035             -67.276 Pulse:PL4\|div_clk  " "   -2.035             -67.276 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.975             -54.267 Pulse:PL2\|div_clk  " "   -1.975             -54.267 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.785             -25.568 Pulse:PL11\|div_clk  " "   -1.785             -25.568 Pulse:PL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.668             -49.102 Pulse:PL5\|div_clk  " "   -1.668             -49.102 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.665             -43.274 Pulse:PL6\|div_clk  " "   -1.665             -43.274 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.594             -37.183 Pulse:PL12\|div_clk  " "   -1.594             -37.183 Pulse:PL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.588             -44.342 Pulse:PL14\|div_clk  " "   -1.588             -44.342 Pulse:PL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.535             -28.600 Pulse:PL10\|div_clk  " "   -1.535             -28.600 Pulse:PL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.421             -22.356 Pulse:PL1\|div_clk  " "   -1.421             -22.356 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.364             -39.557 Pulse:PL15\|div_clk  " "   -1.364             -39.557 Pulse:PL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.191             -28.049 Pulse:PL13\|div_clk  " "   -1.191             -28.049 Pulse:PL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.184             -33.033 Pulse:PL16\|div_clk  " "   -1.184             -33.033 Pulse:PL16\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.442              -5.353 UART_Rx:comb_12\|UART_clk  " "   -0.442              -5.353 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.032               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612787843018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.236 " "Worst-case hold slack is -0.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.236              -1.409 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.236              -1.409 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Pulse:PL12\|div_clk  " "    0.186               0.000 Pulse:PL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Pulse:PL16\|div_clk  " "    0.186               0.000 Pulse:PL16\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Pulse:PL1\|div_clk  " "    0.186               0.000 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Pulse:PL10\|div_clk  " "    0.187               0.000 Pulse:PL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Pulse:PL11\|div_clk  " "    0.187               0.000 Pulse:PL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Pulse:PL13\|div_clk  " "    0.187               0.000 Pulse:PL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Pulse:PL14\|div_clk  " "    0.187               0.000 Pulse:PL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Pulse:PL15\|div_clk  " "    0.187               0.000 Pulse:PL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Delay:DL10\|div_clk  " "    0.201               0.000 Delay:DL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Delay:DL11\|div_clk  " "    0.201               0.000 Delay:DL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Delay:DL12\|div_clk  " "    0.201               0.000 Delay:DL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Delay:DL13\|div_clk  " "    0.201               0.000 Delay:DL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Delay:DL14\|div_clk  " "    0.201               0.000 Delay:DL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Delay:DL15\|div_clk  " "    0.201               0.000 Delay:DL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Delay:DL1\|div_clk  " "    0.201               0.000 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Delay:DL2\|div_clk  " "    0.201               0.000 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Delay:DL3\|div_clk  " "    0.201               0.000 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Delay:DL4\|div_clk  " "    0.201               0.000 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Delay:DL5\|div_clk  " "    0.201               0.000 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Delay:DL6\|div_clk  " "    0.201               0.000 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Delay:DL7\|div_clk  " "    0.201               0.000 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Delay:DL8\|div_clk  " "    0.201               0.000 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Delay:DL9\|div_clk  " "    0.201               0.000 Delay:DL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Pulse:PL2\|div_clk  " "    0.201               0.000 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Pulse:PL3\|div_clk  " "    0.201               0.000 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Pulse:PL4\|div_clk  " "    0.201               0.000 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Pulse:PL5\|div_clk  " "    0.201               0.000 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Pulse:PL6\|div_clk  " "    0.201               0.000 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Pulse:PL7\|div_clk  " "    0.201               0.000 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Pulse:PL8\|div_clk  " "    0.201               0.000 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Pulse:PL9\|div_clk  " "    0.201               0.000 Pulse:PL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 UART_Rx:comb_12\|UART_clk  " "    0.201               0.000 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 Delay:DL16\|div_clk  " "    0.311               0.000 Delay:DL16\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612787843100 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612787843135 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612787843166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL10\|div_clk  " "   -1.000             -37.000 Pulse:PL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL11\|div_clk  " "   -1.000             -37.000 Pulse:PL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL12\|div_clk  " "   -1.000             -37.000 Pulse:PL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL13\|div_clk  " "   -1.000             -37.000 Pulse:PL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL14\|div_clk  " "   -1.000             -37.000 Pulse:PL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL15\|div_clk  " "   -1.000             -37.000 Pulse:PL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL16\|div_clk  " "   -1.000             -37.000 Pulse:PL16\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL1\|div_clk  " "   -1.000             -37.000 Pulse:PL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL2\|div_clk  " "   -1.000             -37.000 Pulse:PL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL3\|div_clk  " "   -1.000             -37.000 Pulse:PL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL4\|div_clk  " "   -1.000             -37.000 Pulse:PL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL5\|div_clk  " "   -1.000             -37.000 Pulse:PL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL6\|div_clk  " "   -1.000             -37.000 Pulse:PL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL7\|div_clk  " "   -1.000             -37.000 Pulse:PL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL8\|div_clk  " "   -1.000             -37.000 Pulse:PL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Pulse:PL9\|div_clk  " "   -1.000             -37.000 Pulse:PL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL10\|div_clk  " "   -1.000             -36.000 Delay:DL10\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL11\|div_clk  " "   -1.000             -36.000 Delay:DL11\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL12\|div_clk  " "   -1.000             -36.000 Delay:DL12\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL13\|div_clk  " "   -1.000             -36.000 Delay:DL13\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL14\|div_clk  " "   -1.000             -36.000 Delay:DL14\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL15\|div_clk  " "   -1.000             -36.000 Delay:DL15\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL16\|div_clk  " "   -1.000             -36.000 Delay:DL16\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL1\|div_clk  " "   -1.000             -36.000 Delay:DL1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL2\|div_clk  " "   -1.000             -36.000 Delay:DL2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL3\|div_clk  " "   -1.000             -36.000 Delay:DL3\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL4\|div_clk  " "   -1.000             -36.000 Delay:DL4\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL5\|div_clk  " "   -1.000             -36.000 Delay:DL5\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL6\|div_clk  " "   -1.000             -36.000 Delay:DL6\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL7\|div_clk  " "   -1.000             -36.000 Delay:DL7\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL8\|div_clk  " "   -1.000             -36.000 Delay:DL8\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 Delay:DL9\|div_clk  " "   -1.000             -36.000 Delay:DL9\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -22.000 UART_Rx:comb_12\|UART_clk  " "   -1.000             -22.000 UART_Rx:comb_12\|UART_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.268               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.268               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.411               0.000 clk  " "    4.411               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612787843199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612787843199 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1612787847224 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1612787847224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612787847657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 08 15:37:27 2021 " "Processing ended: Mon Feb 08 15:37:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612787847657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612787847657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612787847657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1612787847657 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 92 s " "Quartus Prime Full Compilation was successful. 0 errors, 92 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1612787848611 ""}
