{
  "Top": "simple_combinational_circuit",
  "RtlTop": "simple_combinational_circuit",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a35t",
    "Package": "-cpg236",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "Args": {
    "a": {
      "index": "0",
      "type": {
        "dataType": "bool",
        "dataWidth": "1",
        "interfaceRef": "a"
      }
    },
    "b": {
      "index": "1",
      "type": {
        "dataType": "bool",
        "dataWidth": "1",
        "interfaceRef": "b"
      }
    },
    "c": {
      "index": "2",
      "type": {
        "dataType": "bool",
        "dataWidth": "1",
        "interfaceRef": "c"
      }
    },
    "d": {
      "index": "3",
      "type": {
        "kinds": ["pointer"],
        "dataType": "bool",
        "dataWidth": "1",
        "interfaceRef": "d"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "1",
    "II": "x",
    "Latency": "0",
    "Uncertainty": "1.25"
  },
  "Xdc": {
    
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "simple_combinational_circuit",
    "Version": "1.0",
    "DisplayName": "Simple_combinational_circuit",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/.apc\/simple_combinational_circuit.cpp"],
    "Vhdl": ["impl\/vhdl\/simple_combinational_circuit.vhd"],
    "Verilog": ["impl\/verilog\/simple_combinational_circuit.v"],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/mxmont\/Documents\/Universidad\/TESIS\/ChipVerification\/HLS\/simple_combinational_circuit\/solution1\/.autopilot\/db\/simple_combinational_circuit.design.xml",
    "DebugDir": "\/home\/mxmont\/Documents\/Universidad\/TESIS\/ChipVerification\/HLS\/simple_combinational_circuit\/solution1\/.debug",
    "ProtoInst": ["\/home\/mxmont\/Documents\/Universidad\/TESIS\/ChipVerification\/HLS\/simple_combinational_circuit\/solution1\/.debug\/simple_combinational_circuit.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "a": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "a",
      "bundle_role": "default"
    },
    "b": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "b",
      "bundle_role": "default"
    },
    "c": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "c",
      "bundle_role": "default"
    },
    "d": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "d",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "a": {
      "dir": "in",
      "width": "1"
    },
    "b": {
      "dir": "in",
      "width": "1"
    },
    "c": {
      "dir": "in",
      "width": "1"
    },
    "d": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "simple_combinational_circuit"},
    "Info": {"simple_combinational_circuit": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"simple_combinational_circuit": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "0.978"
        },
        "Area": {
          "FF": "0",
          "LUT": "6",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "simple_combinational_circuit",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-04-03 13:49:49 -03",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
