{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565281091167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565281091168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug  8 18:18:11 2019 " "Processing started: Thu Aug  8 18:18:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565281091168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281091168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audio_processing_for_DE2 -c audio_processing_for_DE2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off audio_processing_for_DE2 -c audio_processing_for_DE2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281091168 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1565281091333 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1565281091333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tb_audio_processing_copy_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/tb_audio_processing_copy_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_audio_processing_copy_machine-tb " "Found design unit 1: tb_audio_processing_copy_machine-tb" {  } { { "files/tb_audio_processing_copy_machine.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/tb_audio_processing_copy_machine.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101455 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_audio_processing_copy_machine " "Found entity 1: tb_audio_processing_copy_machine" {  } { { "files/tb_audio_processing_copy_machine.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/tb_audio_processing_copy_machine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACDI_DE2/Altera_UP_Audio_Bit_Counter.v 1 1 " "Found 1 design units, including 1 entities, in source file ACDI_DE2/Altera_UP_Audio_Bit_Counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "ACDI_DE2/Altera_UP_Audio_Bit_Counter.v" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_Audio_Bit_Counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACDI_DE2/Altera_UP_Audio_In_Deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file ACDI_DE2/Altera_UP_Audio_In_Deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "ACDI_DE2/Altera_UP_Audio_In_Deserializer.v" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_Audio_In_Deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACDI_DE2/Altera_UP_Audio_Out_Serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file ACDI_DE2/Altera_UP_Audio_Out_Serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "ACDI_DE2/Altera_UP_Audio_Out_Serializer.v" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_Audio_Out_Serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACDI_DE2/Altera_UP_Clock_Edge.v 1 1 " "Found 1 design units, including 1 entities, in source file ACDI_DE2/Altera_UP_Clock_Edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "ACDI_DE2/Altera_UP_Clock_Edge.v" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_Clock_Edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACDI_DE2/Altera_UP_I2C.v 1 1 " "Found 1 design units, including 1 entities, in source file ACDI_DE2/Altera_UP_I2C.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "ACDI_DE2/Altera_UP_I2C.v" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_I2C.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACDI_DE2/Altera_UP_I2C_AV_Auto_Initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file ACDI_DE2/Altera_UP_I2C_AV_Auto_Initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "ACDI_DE2/Altera_UP_I2C_AV_Auto_Initialize.v" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_I2C_AV_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACDI_DE2/Altera_UP_I2C_DC_Auto_Initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file ACDI_DE2/Altera_UP_I2C_DC_Auto_Initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_DC_Auto_Initialize " "Found entity 1: Altera_UP_I2C_DC_Auto_Initialize" {  } { { "ACDI_DE2/Altera_UP_I2C_DC_Auto_Initialize.v" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_I2C_DC_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACDI_DE2/Altera_UP_I2C_LCM_Auto_Initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file ACDI_DE2/Altera_UP_I2C_LCM_Auto_Initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_LCM_Auto_Initialize " "Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize" {  } { { "ACDI_DE2/Altera_UP_I2C_LCM_Auto_Initialize.v" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_I2C_LCM_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACDI_DE2/Altera_UP_Slow_Clock_Generator.v 1 1 " "Found 1 design units, including 1 entities, in source file ACDI_DE2/Altera_UP_Slow_Clock_Generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "ACDI_DE2/Altera_UP_Slow_Clock_Generator.v" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_Slow_Clock_Generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACDI_DE2/Altera_UP_SYNC_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file ACDI_DE2/Altera_UP_SYNC_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "ACDI_DE2/Altera_UP_SYNC_FIFO.v" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_SYNC_FIFO.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACDI_DE2/audio_and_video_config.v 1 1 " "Found 1 design units, including 1 entities, in source file ACDI_DE2/audio_and_video_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_and_video_config " "Found entity 1: audio_and_video_config" {  } { { "ACDI_DE2/audio_and_video_config.v" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/audio_and_video_config.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACDI_DE2/audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file ACDI_DE2/audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "ACDI_DE2/audio_codec.v" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/audio_codec.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACDI_DE2/clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file ACDI_DE2/clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "ACDI_DE2/clock_generator.v" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/clock_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/copy_machine_control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/copy_machine_control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COPY_MACHINE_CONTROL_UNIT-BEHAVE " "Found design unit 1: COPY_MACHINE_CONTROL_UNIT-BEHAVE" {  } { { "files/copy_machine_control_unit.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine_control_unit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101466 ""} { "Info" "ISGN_ENTITY_NAME" "1 COPY_MACHINE_CONTROL_UNIT " "Found entity 1: COPY_MACHINE_CONTROL_UNIT" {  } { { "files/copy_machine_control_unit.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine_control_unit.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/audioDataPkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file files/audioDataPkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audioDataPkg " "Found design unit 1: audioDataPkg" {  } { { "files/audioDataPkg.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/audioDataPkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/yourCircuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/yourCircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 yourCircuit-test " "Found design unit 1: yourCircuit-test" {  } { { "files/yourCircuit.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/yourCircuit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101468 ""} { "Info" "ISGN_ENTITY_NAME" "1 yourCircuit " "Found entity 1: yourCircuit" {  } { { "files/yourCircuit.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/yourCircuit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/topLevelDE2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/topLevelDE2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topLevelDE2-Struct " "Found design unit 1: topLevelDE2-Struct" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101469 ""} { "Info" "ISGN_ENTITY_NAME" "1 topLevelDE2 " "Found entity 1: topLevelDE2" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/copy_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/copy_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 copy_machine-arch " "Found design unit 1: copy_machine-arch" {  } { { "files/copy_machine.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101469 ""} { "Info" "ISGN_ENTITY_NAME" "1 copy_machine " "Found entity 1: copy_machine" {  } { { "files/copy_machine.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/buffer_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/buffer_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_register-BEHAVE " "Found design unit 1: buffer_register-BEHAVE" {  } { { "files/buffer_register.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/buffer_register.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101470 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_register " "Found entity 1: buffer_register" {  } { { "files/buffer_register.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/buffer_register.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/denoising_auto_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/denoising_auto_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 denoising_auto_encoder-BEHAVE " "Found design unit 1: denoising_auto_encoder-BEHAVE" {  } { { "output_files/denoising_auto_encoder.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/output_files/denoising_auto_encoder.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101470 ""} { "Info" "ISGN_ENTITY_NAME" "1 denoising_auto_encoder " "Found entity 1: denoising_auto_encoder" {  } { { "output_files/denoising_auto_encoder.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/output_files/denoising_auto_encoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACDI_DE2/circular_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ACDI_DE2/circular_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circular_buffer-BEHAVE " "Found design unit 1: circular_buffer-BEHAVE" {  } { { "ACDI_DE2/circular_buffer.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/circular_buffer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101471 ""} { "Info" "ISGN_ENTITY_NAME" "1 circular_buffer " "Found entity 1: circular_buffer" {  } { { "ACDI_DE2/circular_buffer.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/circular_buffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACDI_DE2/neuron.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ACDI_DE2/neuron.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACDI_DE2/ring_buffer_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ACDI_DE2/ring_buffer_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_buffer_toplevel-rtl " "Found design unit 1: ring_buffer_toplevel-rtl" {  } { { "ACDI_DE2/ring_buffer_toplevel.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/ring_buffer_toplevel.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101472 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_buffer_toplevel " "Found entity 1: ring_buffer_toplevel" {  } { { "ACDI_DE2/ring_buffer_toplevel.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/ring_buffer_toplevel.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/compare_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/compare_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_unit-BEHAVE " "Found design unit 1: compare_unit-BEHAVE" {  } { { "files/compare_unit.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/compare_unit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101472 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_unit " "Found entity 1: compare_unit" {  } { { "files/compare_unit.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/compare_unit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/tb_ringbuffer_and_autoencoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/tb_ringbuffer_and_autoencoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ringbuffer_and_autoencoder-tb " "Found design unit 1: tb_ringbuffer_and_autoencoder-tb" {  } { { "files/tb_ringbuffer_and_autoencoder.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/tb_ringbuffer_and_autoencoder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101473 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ringbuffer_and_autoencoder " "Found entity 1: tb_ringbuffer_and_autoencoder" {  } { { "files/tb_ringbuffer_and_autoencoder.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/tb_ringbuffer_and_autoencoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/full_signal_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file files/full_signal_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_signal_unit-BEHAVE " "Found design unit 1: full_signal_unit-BEHAVE" {  } { { "files/full_signal_unit.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/full_signal_unit.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101474 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_signal_unit " "Found entity 1: full_signal_unit" {  } { { "files/full_signal_unit.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/full_signal_unit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qt/project/files/tb_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qt/project/files/tb_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_top_level-Struct " "Found design unit 1: tb_top_level-Struct" {  } { { "qt/project/files/tb_top_level.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/qt/project/files/tb_top_level.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101474 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_top_level " "Found entity 1: tb_top_level" {  } { { "qt/project/files/tb_top_level.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/qt/project/files/tb_top_level.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLevelDE2 " "Elaborating entity \"topLevelDE2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1565281101540 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR topLevelDE2.vhd(16) " "VHDL Signal Declaration warning at topLevelDE2.vhd(16): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1565281101541 "|topLevelDE2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:cgen " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:cgen\"" {  } { { "files/topLevelDE2.vhd" "cgen" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281101543 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altpll altpll.tdf " "Entity \"altpll\" obtained from \"altpll.tdf\" instead of from Quartus Prime megafunction library" {  } { { "altpll.tdf" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/megafunctions/altpll.tdf" 495 1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1565281101557 ""}
{ "Warning" "WSGN_SEARCH_FILE" "megafunctions/altpll.tdf 1 1 " "Using design file megafunctions/altpll.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/megafunctions/altpll.tdf" 495 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101558 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1565281101558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_generator:cgen\|altpll:DE_Clock_Generator_Audio " "Elaborating entity \"altpll\" for hierarchy \"clock_generator:cgen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "ACDI_DE2/clock_generator.v" "DE_Clock_Generator_Audio" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/clock_generator.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281101588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_and_video_config audio_and_video_config:avIntf " "Elaborating entity \"audio_and_video_config\" for hierarchy \"audio_and_video_config:avIntf\"" {  } { { "files/topLevelDE2.vhd" "avIntf" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281101590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Slow_Clock_Generator audio_and_video_config:avIntf\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz " "Elaborating entity \"Altera_UP_Slow_Clock_Generator\" for hierarchy \"audio_and_video_config:avIntf\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\"" {  } { { "ACDI_DE2/audio_and_video_config.v" "Clock_Generator_400KHz" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/audio_and_video_config.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281101591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C_AV_Auto_Initialize audio_and_video_config:avIntf\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize " "Elaborating entity \"Altera_UP_I2C_AV_Auto_Initialize\" for hierarchy \"audio_and_video_config:avIntf\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\"" {  } { { "ACDI_DE2/audio_and_video_config.v" "Auto_Initialize" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/audio_and_video_config.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281101592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C audio_and_video_config:avIntf\|Altera_UP_I2C:I2C_Controller " "Elaborating entity \"Altera_UP_I2C\" for hierarchy \"audio_and_video_config:avIntf\|Altera_UP_I2C:I2C_Controller\"" {  } { { "ACDI_DE2/audio_and_video_config.v" "I2C_Controller" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/audio_and_video_config.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281101593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec audio_codec:audio " "Elaborating entity \"audio_codec\" for hierarchy \"audio_codec:audio\"" {  } { { "files/topLevelDE2.vhd" "audio" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281101594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge audio_codec:audio\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"audio_codec:audio\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "ACDI_DE2/audio_codec.v" "Bit_Clock_Edges" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/audio_codec.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281101595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer audio_codec:audio\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"audio_codec:audio\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "ACDI_DE2/audio_codec.v" "Audio_In_Deserializer" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/audio_codec.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281101596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter audio_codec:audio\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"audio_codec:audio\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "ACDI_DE2/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_Audio_In_Deserializer.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281101597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO audio_codec:audio\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"audio_codec:audio\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "ACDI_DE2/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281101598 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "scfifo scfifo.tdf " "Entity \"scfifo\" obtained from \"scfifo.tdf\" instead of from Quartus Prime megafunction library" {  } { { "scfifo.tdf" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/megafunctions/scfifo.tdf" 236 1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1565281101603 ""}
{ "Warning" "WSGN_SEARCH_FILE" "megafunctions/scfifo.tdf 1 1 " "Using design file megafunctions/scfifo.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo " "Found entity 1: scfifo" {  } { { "scfifo.tdf" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/megafunctions/scfifo.tdf" 236 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101604 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1565281101604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_codec:audio\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_codec:audio\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "ACDI_DE2/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281101736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_o441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_o441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_o441 " "Found entity 1: scfifo_o441" {  } { { "db/scfifo_o441.tdf" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/scfifo_o441.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_o441 audio_codec:audio\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated " "Elaborating entity \"scfifo_o441\" for hierarchy \"audio_codec:audio\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281101769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bs31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bs31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bs31 " "Found entity 1: a_dpfifo_bs31" {  } { { "db/a_dpfifo_bs31.tdf" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/a_dpfifo_bs31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bs31 audio_codec:audio\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo " "Elaborating entity \"a_dpfifo_bs31\" for hierarchy \"audio_codec:audio\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\"" {  } { { "db/scfifo_o441.tdf" "dpfifo" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/scfifo_o441.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281101773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tb1 " "Found entity 1: altsyncram_9tb1" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/altsyncram_9tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tb1 audio_codec:audio\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram " "Elaborating entity \"altsyncram_9tb1\" for hierarchy \"audio_codec:audio\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\"" {  } { { "db/a_dpfifo_bs31.tdf" "FIFOram" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/a_dpfifo_bs31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281101807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 audio_codec:audio\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"audio_codec:audio\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_bs31.tdf" "almost_full_comparer" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/a_dpfifo_bs31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281101840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 audio_codec:audio\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"audio_codec:audio\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_bs31.tdf" "three_comparison" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/a_dpfifo_bs31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281101841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/cntr_v9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b audio_codec:audio\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"audio_codec:audio\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_bs31.tdf" "rd_ptr_msb" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/a_dpfifo_bs31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281101873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/cntr_ca7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 audio_codec:audio\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"audio_codec:audio\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_bs31.tdf" "usedw_counter" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/a_dpfifo_bs31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281101906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/cntr_0ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281101947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281101947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab audio_codec:audio\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"audio_codec:audio\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_bs31.tdf" "wr_ptr" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/a_dpfifo_bs31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281101948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer audio_codec:audio\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"audio_codec:audio\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "ACDI_DE2/audio_codec.v" "Audio_Out_Serializer" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/audio_codec.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281102083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "copy_machine copy_machine:processing " "Elaborating entity \"copy_machine\" for hierarchy \"copy_machine:processing\"" {  } { { "files/topLevelDE2.vhd" "processing" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281102342 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_ready_sig copy_machine.vhd(125) " "Verilog HDL or VHDL warning at copy_machine.vhd(125): object \"read_ready_sig\" assigned a value but never read" {  } { { "files/copy_machine.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565281102346 "|topLevelDE2|copy_machine:processing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_ready_sig copy_machine.vhd(126) " "Verilog HDL or VHDL warning at copy_machine.vhd(126): object \"write_ready_sig\" assigned a value but never read" {  } { { "files/copy_machine.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565281102346 "|topLevelDE2|copy_machine:processing"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_auto_enc_s_enable copy_machine.vhd(138) " "VHDL Signal Declaration warning at copy_machine.vhd(138): used implicit default value for signal \"s_auto_enc_s_enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "files/copy_machine.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 138 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1565281102346 "|topLevelDE2|copy_machine:processing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ringbuffer_enable copy_machine.vhd(156) " "Verilog HDL or VHDL warning at copy_machine.vhd(156): object \"s_ringbuffer_enable\" assigned a value but never read" {  } { { "files/copy_machine.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565281102346 "|topLevelDE2|copy_machine:processing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ringbuffer_read_s copy_machine.vhd(157) " "Verilog HDL or VHDL warning at copy_machine.vhd(157): object \"s_ringbuffer_read_s\" assigned a value but never read" {  } { { "files/copy_machine.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565281102346 "|topLevelDE2|copy_machine:processing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ringbuffer_rd_valid copy_machine.vhd(159) " "Verilog HDL or VHDL warning at copy_machine.vhd(159): object \"s_ringbuffer_rd_valid\" assigned a value but never read" {  } { { "files/copy_machine.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565281102346 "|topLevelDE2|copy_machine:processing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ringbuffer_empty_next copy_machine.vhd(160) " "Verilog HDL or VHDL warning at copy_machine.vhd(160): object \"s_ringbuffer_empty_next\" assigned a value but never read" {  } { { "files/copy_machine.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565281102346 "|topLevelDE2|copy_machine:processing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ringbuffer_full_next copy_machine.vhd(160) " "Verilog HDL or VHDL warning at copy_machine.vhd(160): object \"s_ringbuffer_full_next\" assigned a value but never read" {  } { { "files/copy_machine.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565281102346 "|topLevelDE2|copy_machine:processing"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_ready copy_machine.vhd(283) " "VHDL Process Statement warning at copy_machine.vhd(283): signal \"read_ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/copy_machine.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1565281102346 "|topLevelDE2|copy_machine:processing"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_ready copy_machine.vhd(284) " "VHDL Process Statement warning at copy_machine.vhd(284): signal \"write_ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/copy_machine.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1565281102346 "|topLevelDE2|copy_machine:processing"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_s_sig copy_machine.vhd(285) " "VHDL Process Statement warning at copy_machine.vhd(285): signal \"write_s_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/copy_machine.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1565281102346 "|topLevelDE2|copy_machine:processing"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_s_sig copy_machine.vhd(286) " "VHDL Process Statement warning at copy_machine.vhd(286): signal \"read_s_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/copy_machine.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1565281102346 "|topLevelDE2|copy_machine:processing"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_s_sig_in copy_machine.vhd(287) " "VHDL Process Statement warning at copy_machine.vhd(287): signal \"read_s_sig_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/copy_machine.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1565281102347 "|topLevelDE2|copy_machine:processing"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_s_sig_out copy_machine.vhd(288) " "VHDL Process Statement warning at copy_machine.vhd(288): signal \"read_s_sig_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/copy_machine.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1565281102347 "|topLevelDE2|copy_machine:processing"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_auto_enc_full_signal copy_machine.vhd(289) " "VHDL Process Statement warning at copy_machine.vhd(289): signal \"s_auto_enc_full_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/copy_machine.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1565281102347 "|topLevelDE2|copy_machine:processing"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ledR copy_machine.vhd(290) " "VHDL Process Statement warning at copy_machine.vhd(290): signal \"s_ledR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/copy_machine.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1565281102347 "|topLevelDE2|copy_machine:processing"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buffered_input_left copy_machine.vhd(291) " "VHDL Process Statement warning at copy_machine.vhd(291): signal \"buffered_input_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/copy_machine.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1565281102347 "|topLevelDE2|copy_machine:processing"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buffered_input_right copy_machine.vhd(292) " "VHDL Process Statement warning at copy_machine.vhd(292): signal \"buffered_input_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/copy_machine.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1565281102347 "|topLevelDE2|copy_machine:processing"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_enable_sig copy_machine.vhd(293) " "VHDL Process Statement warning at copy_machine.vhd(293): signal \"s_enable_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/copy_machine.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1565281102347 "|topLevelDE2|copy_machine:processing"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_enable_sig copy_machine.vhd(294) " "VHDL Process Statement warning at copy_machine.vhd(294): signal \"s_enable_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/copy_machine.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1565281102347 "|topLevelDE2|copy_machine:processing"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_done_processing_compare_unit copy_machine.vhd(295) " "VHDL Process Statement warning at copy_machine.vhd(295): signal \"s_done_processing_compare_unit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/copy_machine.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1565281102347 "|topLevelDE2|copy_machine:processing"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_full_signal_unit_read copy_machine.vhd(296) " "VHDL Process Statement warning at copy_machine.vhd(296): signal \"s_full_signal_unit_read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "files/copy_machine.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1565281102347 "|topLevelDE2|copy_machine:processing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COPY_MACHINE_CONTROL_UNIT copy_machine:processing\|COPY_MACHINE_CONTROL_UNIT:control_unit " "Elaborating entity \"COPY_MACHINE_CONTROL_UNIT\" for hierarchy \"copy_machine:processing\|COPY_MACHINE_CONTROL_UNIT:control_unit\"" {  } { { "files/copy_machine.vhd" "control_unit" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281102347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_register copy_machine:processing\|buffer_register:input_register " "Elaborating entity \"buffer_register\" for hierarchy \"copy_machine:processing\|buffer_register:input_register\"" {  } { { "files/copy_machine.vhd" "input_register" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281102348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "denoising_auto_encoder copy_machine:processing\|denoising_auto_encoder:denoising_AutoEncoder " "Elaborating entity \"denoising_auto_encoder\" for hierarchy \"copy_machine:processing\|denoising_auto_encoder:denoising_AutoEncoder\"" {  } { { "files/copy_machine.vhd" "denoising_AutoEncoder" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281102349 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_current_value denoising_auto_encoder.vhd(31) " "Verilog HDL or VHDL warning at denoising_auto_encoder.vhd(31): object \"s_current_value\" assigned a value but never read" {  } { { "output_files/denoising_auto_encoder.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/output_files/denoising_auto_encoder.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565281102357 "|topLevelDE2|copy_machine:processing|denoising_auto_encoder:denoising_AutoEncoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_unit copy_machine:processing\|compare_unit:cmp_unit " "Elaborating entity \"compare_unit\" for hierarchy \"copy_machine:processing\|compare_unit:cmp_unit\"" {  } { { "files/copy_machine.vhd" "cmp_unit" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281102358 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "max_difference compare_unit.vhd(33) " "VHDL Signal Declaration warning at compare_unit.vhd(33): used explicit default value for signal \"max_difference\" because signal was never assigned a value" {  } { { "files/compare_unit.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/compare_unit.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565281102360 "|topLevelDE2|copy_machine:processing|compare_unit:cmp_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_buffer_toplevel copy_machine:processing\|ring_buffer_toplevel:rng_buf " "Elaborating entity \"ring_buffer_toplevel\" for hierarchy \"copy_machine:processing\|ring_buffer_toplevel:rng_buf\"" {  } { { "files/copy_machine.vhd" "rng_buf" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281102360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_signal_unit copy_machine:processing\|full_signal_unit:full_signal_u " "Elaborating entity \"full_signal_unit\" for hierarchy \"copy_machine:processing\|full_signal_unit:full_signal_u\"" {  } { { "files/copy_machine.vhd" "full_signal_u" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281102362 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_Audio 1 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_Audio\" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "ACDI_DE2/clock_generator.v" "DE_Clock_Generator_Audio" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/clock_generator.v" 134 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1565281102598 "|topLevelDE2|clock_generator:cgen|altpll:DE_Clock_Generator_Audio"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "copy_machine:processing\|ring_buffer_toplevel:rng_buf\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"copy_machine:processing\|ring_buffer_toplevel:rng_buf\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565281103208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565281103208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565281103208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 21 " "Parameter NUMWORDS_A set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565281103208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 6 " "Parameter WIDTH_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565281103208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565281103208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 21 " "Parameter NUMWORDS_B set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565281103208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565281103208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565281103208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565281103208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565281103208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565281103208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565281103208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565281103208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1565281103208 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1565281103208 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1565281103208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "copy_machine:processing\|ring_buffer_toplevel:rng_buf\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"copy_machine:processing\|ring_buffer_toplevel:rng_buf\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281103240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "copy_machine:processing\|ring_buffer_toplevel:rng_buf\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"copy_machine:processing\|ring_buffer_toplevel:rng_buf\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565281103240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565281103240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565281103240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 21 " "Parameter \"NUMWORDS_A\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565281103240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565281103240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565281103240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 21 " "Parameter \"NUMWORDS_B\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565281103240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565281103240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565281103240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565281103240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565281103240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565281103240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565281103240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565281103240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565281103240 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565281103240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cpg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cpg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cpg1 " "Found entity 1: altsyncram_cpg1" {  } { { "db/altsyncram_cpg1.tdf" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/altsyncram_cpg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565281103278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281103278 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565281103765 "|topLevelDE2|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565281103765 "|topLevelDE2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565281103765 "|topLevelDE2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565281103765 "|topLevelDE2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565281103765 "|topLevelDE2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565281103765 "|topLevelDE2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565281103765 "|topLevelDE2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565281103765 "|topLevelDE2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565281103765 "|topLevelDE2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565281103765 "|topLevelDE2|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565281103765 "|topLevelDE2|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565281103765 "|topLevelDE2|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565281103765 "|topLevelDE2|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565281103765 "|topLevelDE2|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565281103765 "|topLevelDE2|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565281103765 "|topLevelDE2|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565281103765 "|topLevelDE2|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565281103765 "|topLevelDE2|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[18\] GND " "Pin \"LEDR\[18\]\" is stuck at GND" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565281103765 "|topLevelDE2|LEDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[19\] GND " "Pin \"LEDR\[19\]\" is stuck at GND" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565281103765 "|topLevelDE2|LEDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1565281103765 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1565281103871 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1565281105610 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1565281105801 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565281105801 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565281105909 "|topLevelDE2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565281105909 "|topLevelDE2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565281105909 "|topLevelDE2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565281105909 "|topLevelDE2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565281105909 "|topLevelDE2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565281105909 "|topLevelDE2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565281105909 "|topLevelDE2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565281105909 "|topLevelDE2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565281105909 "|topLevelDE2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565281105909 "|topLevelDE2|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565281105909 "|topLevelDE2|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565281105909 "|topLevelDE2|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565281105909 "|topLevelDE2|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565281105909 "|topLevelDE2|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565281105909 "|topLevelDE2|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565281105909 "|topLevelDE2|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565281105909 "|topLevelDE2|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565281105909 "|topLevelDE2|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[18\] " "No output dependent on input pin \"SW\[18\]\"" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565281105909 "|topLevelDE2|SW[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[19\] " "No output dependent on input pin \"SW\[19\]\"" {  } { { "files/topLevelDE2.vhd" "" { Text "/home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1565281105909 "|topLevelDE2|SW[19]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1565281105909 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "950 " "Implemented 950 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1565281105910 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1565281105910 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1565281105910 ""} { "Info" "ICUT_CUT_TM_LCELLS" "795 " "Implemented 795 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1565281105910 ""} { "Info" "ICUT_CUT_TM_RAMS" "102 " "Implemented 102 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1565281105910 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1565281105910 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1565281105910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1041 " "Peak virtual memory: 1041 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565281105923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug  8 18:18:25 2019 " "Processing ended: Thu Aug  8 18:18:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565281105923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565281105923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565281105923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565281105923 ""}
