#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: E:\pango\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19044
#Hostname: LAPTOP-393KSRV8
Generated by Fabric Compiler (version 2022.1 build 99559) at Sun Feb 26 18:30:40 2023
Compiling architecture definition.
Analyzing project file 'E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/A_university_study_E/FPGA/PDS/PDS_project/I2S} E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/i2s_top.v
I: Verilog-0002: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/A_university_study_E/FPGA/PDS/PDS_project/I2S} E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/A_university_study_E/FPGA/PDS/PDS_project/I2S} E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/dac_out.v
I: Verilog-0002: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/A_university_study_E/FPGA/PDS/PDS_project/I2S} E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/A_university_study_E/FPGA/PDS/PDS_project/I2S} E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v
I: Verilog-0001: Analyzing file E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v
I: Verilog-0002: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/A_university_study_E/FPGA/PDS/PDS_project/I2S} E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/A_university_study_E/FPGA/PDS/PDS_project/I2S} E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/keyfilter.v
I: Verilog-0002: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_check (library work)
W: Verilog-2015: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/A_university_study_E/FPGA/PDS/PDS_project/I2S} E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {E:/A_university_study_E/FPGA/PDS/PDS_project/I2S} E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/A_university_study_E/FPGA/PDS/PDS_project/I2S} E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.425s wall, 0.000s user + 0.016s system = 0.016s CPU (1.1%)

Start rtl-elaborate.
I: Verilog-0003: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v(line number: 24)] Elaborating instance dac_pll_u
I: Verilog-0003: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Elaborating module dac_pll
I: Verilog-0004: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 241)] Elaborating instance u_pll_e1
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 118)] Net clkfb in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 121)] Net pfden in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 122)] Net clkout0_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 123)] Net clkout0_2pad_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 124)] Net clkout1_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 125)] Net clkout2_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 126)] Net clkout3_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 127)] Net clkout4_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 128)] Net clkout5_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 129)] Net dyn_idiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 130)] Net dyn_odiv0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 131)] Net dyn_odiv1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 132)] Net dyn_odiv2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 133)] Net dyn_odiv3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 134)] Net dyn_odiv4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 135)] Net dyn_fdiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 136)] Net dyn_duty0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 137)] Net dyn_duty1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 138)] Net dyn_duty2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 139)] Net dyn_duty3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 140)] Net dyn_duty4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
I: Verilog-0004: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v(line number: 31)] Elaborating instance i2s_u
I: Verilog-0003: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/i2s_top.v(line number: 1)] Elaborating module i2s_top
I: Module instance {top.i2s_u} parameter value:
    div_clk = 32'b00000000000000000000000000011100
    div_ws = 32'b00000000000000000000011100000000
I: Verilog-0004: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/i2s_top.v(line number: 118)] Elaborating instance key_Relise_posedge
I: Verilog-0003: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/keyfilter.v(line number: 1)] Elaborating module key_check
I: Verilog-0004: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v(line number: 43)] Elaborating instance dac_u_l
I: Verilog-0003: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out
I: Module instance {top.dac_u_l} parameter value:
    COUNT_MAX = 12'b111111111111
I: Verilog-0004: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v(line number: 49)] Elaborating instance dac_u_r
I: Verilog-0003: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out
I: Module instance {top.dac_u_r} parameter value:
    COUNT_MAX = 12'b111111111111
Executing : rtl-elaborate successfully. Time elapsed: 0.010s wall, 0.000s user + 0.016s system = 0.016s CPU (157.8%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.009s wall, 0.016s user + 0.000s system = 0.016s CPU (164.5%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.057s wall, 0.031s user + 0.016s system = 0.047s CPU (81.9%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.012s wall, 0.016s user + 0.000s system = 0.016s CPU (130.9%)

Start FSM inference.
I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N17 nedge_key pedge_key 
S0(00)-->S0(00): x0x
S0(00)-->S1(01): x1x
S1(01)-->S1(01): 1xx
S1(01)-->S2(10): 0xx
S2(10)-->S2(10): xx0
S2(10)-->S3(11): xx1
S3(11)-->S0(00): 0xx
S3(11)-->S2(10): 11x
S3(11)-->S3(11): 10x

Executing : FSM inference successfully. Time elapsed: 0.009s wall, 0.000s user + 0.016s system = 0.016s CPU (178.8%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.013s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Sun Feb 26 18:30:42 2023
Action compile: Peak memory pool usage is 139 MB
Compiling architecture definition.
Analyzing project file 'E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/I2S.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
W: ConstraintEditor-4019: Port 'mic_out_r' unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:clk50M_System' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk50M_System
Executing : get_ports clk50M_System successfully.
Executing : create_clock -name top|clk50M_System [get_ports clk50M_System] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk50M_System [get_ports clk50M_System] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M_System
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk50M_System successfully.
C: SDC-2025: Clock source 'n:i2s_u/key_Relise_posedge/Key_R_Flag' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:dac_pll_u/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0
Executing : get_pins dac_pll_u/u_pll_e1:CLKOUT0 successfully.
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 [get_pins dac_pll_u/u_pll_e1:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group dac_pll|dac_pll_u/u_pll_e1/CLKOUT0 successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/keyfilter.v(line number:31)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  i2s_u/key_Relise_posedge/state[1] i2s_u/key_Relise_posedge/state[0]
I: to  i2s_u/key_Relise_posedge/state_3 i2s_u/key_Relise_posedge/state_2 i2s_u/key_Relise_posedge/state_1 i2s_u/key_Relise_posedge/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Constant propagation done on i2s_u/key_Relise_posedge/N132 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.019s wall, 0.016s user + 0.000s system = 0.016s CPU (81.3%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor_8 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst i2s_u/sck_cnt[15:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst i2s_u/ws_cnt[21:0] at 11 that is stuck at constant 0.
I: Removed inst dac_u_l/count[11:0] which is redundant to dac_u_r/count[11:0] (type bmsWIDEDFFCPE)
Executing : mod-gen successfully. Time elapsed: 0.039s wall, 0.031s user + 0.000s system = 0.031s CPU (80.9%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.074s wall, 0.078s user + 0.000s system = 0.078s CPU (106.2%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'i2s_u/L_Data[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/L_Data[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/L_Data[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/L_Data[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/L_Data[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/L_Data[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/L_Data[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/L_Data[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/L_Data[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/L_Data[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/L_Data[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/L_Data[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/R_Data[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/R_Data[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/R_Data[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/R_Data[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/R_Data[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/R_Data[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/R_Data[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/R_Data[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/R_Data[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/R_Data[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/R_Data[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/R_Data[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/sck_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'i2s_u/ws_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (159.4%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.122s wall, 0.094s user + 0.016s system = 0.109s CPU (89.9%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.012s wall, 0.016s user + 0.000s system = 0.016s CPU (134.5%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: syn_maxfan of lutcarry N11_0_1 is more than 10000 on net N23[1], but wasn't replicated.
W: syn_maxfan of lutcarry N11_0_2 is more than 10000 on net N23[2], but wasn't replicated.
W: syn_maxfan of lutcarry N11_0_3 is more than 10000 on net N23[3], but wasn't replicated.
W: syn_maxfan of lutcarry N11_0_4 is more than 10000 on net N23[4], but wasn't replicated.
W: syn_maxfan of lutcarry N11_0_5 is more than 10000 on net N23[5], but wasn't replicated.
W: syn_maxfan of lutcarry N11_0_6 is more than 10000 on net N23[6], but wasn't replicated.
W: syn_maxfan of lutcarry N11_0_7 is more than 10000 on net N23[7], but wasn't replicated.
W: syn_maxfan of lutcarry N11_0_8 is more than 10000 on net N23[8], but wasn't replicated.
W: syn_maxfan of lutcarry N11_0_9 is more than 10000 on net N23[9], but wasn't replicated.
W: syn_maxfan of lutcarry N11_0_10 is more than 10000 on net N23[10], but wasn't replicated.
W: syn_maxfan of lutcarry N11_0_11 is more than 10000 on net N23[11], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_1 is more than 10000 on net N25[1], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_2 is more than 10000 on net N25[2], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_3 is more than 10000 on net N25[3], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_4 is more than 10000 on net N25[4], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_5 is more than 10000 on net N25[5], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_6 is more than 10000 on net N25[6], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_7 is more than 10000 on net N25[7], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_8 is more than 10000 on net N25[8], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_9 is more than 10000 on net N25[9], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_10 is more than 10000 on net N25[10], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_11 is more than 10000 on net N25[11], but wasn't replicated.
W: syn_maxfan of lutcarry N11_0_1 is more than 10000 on net N23[1], but wasn't replicated.
W: syn_maxfan of lutcarry N11_0_2 is more than 10000 on net N23[2], but wasn't replicated.
W: syn_maxfan of lutcarry N11_0_3 is more than 10000 on net N23[3], but wasn't replicated.
W: syn_maxfan of lutcarry N11_0_4 is more than 10000 on net N23[4], but wasn't replicated.
W: syn_maxfan of lutcarry N11_0_5 is more than 10000 on net N23[5], but wasn't replicated.
W: syn_maxfan of lutcarry N11_0_6 is more than 10000 on net N23[6], but wasn't replicated.
W: syn_maxfan of lutcarry N11_0_7 is more than 10000 on net N23[7], but wasn't replicated.
W: syn_maxfan of lutcarry N11_0_8 is more than 10000 on net N23[8], but wasn't replicated.
W: syn_maxfan of lutcarry N11_0_9 is more than 10000 on net N23[9], but wasn't replicated.
W: syn_maxfan of lutcarry N11_0_10 is more than 10000 on net N23[10], but wasn't replicated.
W: syn_maxfan of lutcarry N11_0_11 is more than 10000 on net N23[11], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_1 is more than 10000 on net N25[1], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_2 is more than 10000 on net N25[2], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_3 is more than 10000 on net N25[3], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_4 is more than 10000 on net N25[4], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_5 is more than 10000 on net N25[5], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_6 is more than 10000 on net N25[6], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_7 is more than 10000 on net N25[7], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_8 is more than 10000 on net N25[8], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_9 is more than 10000 on net N25[9], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_10 is more than 10000 on net N25[10], but wasn't replicated.
W: syn_maxfan of lutcarry N5_0_11 is more than 10000 on net N25[11], but wasn't replicated.

Cell Usage:
GTP_DFF                       5 uses
GTP_DFF_C                    32 uses
GTP_DFF_CE                   92 uses
GTP_DFF_P                     1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      4 uses
GTP_LUT2                     29 uses
GTP_LUT3                      4 uses
GTP_LUT4                      9 uses
GTP_LUT5                     24 uses
GTP_LUT5CARRY                74 uses
GTP_LUT5M                     5 uses
GTP_PLL_E1                    1 use

I/O ports: 9
GTP_INBUF                   4 uses
GTP_OUTBUF                  5 uses

Mapping Summary:
Total LUTs: 149 of 17536 (0.85%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 149
Total Registers: 130 of 26304 (0.49%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 9 of 240 (3.75%)


Overview of Control Sets:

Number of unique control sets : 8

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 1                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 0                 1
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 5        | 0                 5
--------------------------------------------------------------
  The maximum fanout: 24
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 5
  NO              NO                YES                33
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                92
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'i2s_u/State/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_out_l' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_out_r' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Reset_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Sun Feb 26 18:30:45 2023
Action synthesize: Peak memory pool usage is 241 MB
Compiling architecture definition.
Analyzing project file 'E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

C: SDC-2025: Clock source 'n:i2s_u/key_Relise_posedge/Key_R_Flag' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk50M_System in design, driver pin O(instance clk50M_System_ibuf) -> load pin CLK(instance i2s_u/L_Data[12]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clk200M in design, driver pin CLKOUT0(instance dac_pll_u/u_pll_e1) -> load pin CLK(instance dac_u_r/count[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N5_0_1/gateop, insts:11.
I: Infer CARRY group, base inst: N11_0_1/gateop, insts:11.
I: Infer CARRY group, base inst: dac_u_l/N9.lt_0/gateop, insts:6.
I: Infer CARRY group, base inst: dac_u_r/N6_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: dac_u_r/N9.lt_0/gateop, insts:6.
I: Infer CARRY group, base inst: i2s_u/N30_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: i2s_u/key_Relise_posedge/N34_1_1/gateop, insts:19.
Device mapping done.
Total device mapping takes 0.02 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 130      | 26304         | 1                  
| LUT                   | 149      | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 9        | 240           | 4                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 20            | 10                 
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:3s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Sun Feb 26 18:30:48 2023
Action dev_map: Peak memory pool usage is 228 MB
Compiling architecture definition.
Analyzing project file 'E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {LED} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {LED} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_out_l} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_out_l} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {Reset_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {Reset_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk50M_System} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {clk50M_System} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
W: ConstraintEditor-4019: Port 'mic_out_r' unspecified I/O constraint.
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance dac_pll_u/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 1102.
1st GP placement takes 0.52 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Clock placement takes 0.05 sec.

Pre global placement takes 1.09 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst Key_ibuf/opit_1 on IOL_151_105.
Placed fixed group with base inst LED_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst Reset_n_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst clk50M_System_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst mic_out_l_obuf/opit_1 on IOL_151_42.
Placed fixed group with base inst mic_sck_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst mic_sd_ibuf/opit_1 on IOL_151_90.
Placed fixed group with base inst mic_ws_obuf/opit_1 on IOL_151_9.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance dac_pll_u/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 987176.
	7 iterations finished.
	Final slack 994292.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 0.53 sec.

Wirelength after global placement is 1106.
Global placement takes 0.53 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 1106.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 987176.
	7 iterations finished.
	Final slack 994292.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 0.52 sec.

Wirelength after post global placement is 1106.
Post global placement takes 0.52 sec.

Phase 4 Legalization started.
The average distance in LP is 1.383234.
Wirelength after legalization is 1197.
Legalization takes 0.02 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 994671.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 1197.
Phase 5.2 DP placement started.
Legalized cost 994671.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 1197.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 994671, TNS after placement is 0.
Placement done.
Total placement takes 2.27 sec.
Finished placement. (CPU time elapsed 0h:00m:02s)

Routing started.
Building routing graph takes 0.36 sec.
Worst slack is 994671, TNS before global route is 0.
Processing design graph takes 0.06 sec.
Total memory for routing:
	46.952164 M.
Total nets for routing : 269.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 3 nets, it takes 0.02 sec.
Global routing takes 0.02 sec.
Total 276 subnets.
    forward max bucket size 84 , backward 16.
        Unrouted nets 164 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.015625 sec.
    forward max bucket size 81 , backward 21.
        Unrouted nets 127 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 28 , backward 17.
        Unrouted nets 102 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 27 , backward 24.
        Unrouted nets 66 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 24 , backward 28.
        Unrouted nets 45 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 19.
        Unrouted nets 23 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 31.
        Unrouted nets 12 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 26.
        Unrouted nets 9 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 17.
        Unrouted nets 6 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 10.
        Unrouted nets 0 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
Detailed routing takes 9 iterations
C: Route-2036: The clock path from i2s_u/key_Relise_posedge/Key_R_Flag/opit_0_inv_L5Q:Q to i2s_u/State/opit_0_L5Q:CLK is routed by SRB.
Detailed routing takes 0.05 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.02 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.09 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.02 sec.
Used SRB routing arc is 1909.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.72 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 2        | 6             | 34                 
| Use of CLMA              | 46       | 3274          | 2                  
|   FF                     | 99       | 19644         | 1                  
|   LUT                    | 124      | 13096         | 1                  
|   LUT-FF pairs           | 29       | 13096         | 1                  
| Use of CLMS              | 15       | 1110          | 2                  
|   FF                     | 31       | 6660          | 1                  
|   LUT                    | 30       | 4440          | 1                  
|   LUT-FF pairs           | 11       | 4440          | 1                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 9        | 240           | 4                  
|   IOBD                   | 7        | 120           | 6                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 2        | 114           | 2                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 9        | 240           | 4                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 20            | 10                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:00s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:06s)
Action pnr: Real time elapsed is 0h:0m:8s
Action pnr: CPU time elapsed is 0h:0m:6s
Action pnr: Process CPU time elapsed is 0h:0m:6s
Current time: Sun Feb 26 18:30:55 2023
Action pnr: Peak memory pool usage is 631 MB
Compiling architecture definition.
Analyzing project file 'E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'i2s_u/State/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LED' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_out_l' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_out_r' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_sck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mic_ws' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'Key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Reset_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mic_sd' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:5s
Action report_timing: CPU time elapsed is 0h:0m:3s
Action report_timing: Process CPU time elapsed is 0h:0m:3s
Current time: Sun Feb 26 18:31:00 2023
Action report_timing: Peak memory pool usage is 631 MB
Compiling architecture definition.
Analyzing project file 'E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.046875 sec.
Generating architecture configuration.
The bitstream file is "E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/generate_bitstream/top.sbit"
Generate programming file takes 0.843750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:5s
Action gen_bit_stream: CPU time elapsed is 0h:0m:3s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:3s
Current time: Sun Feb 26 18:31:04 2023
Action gen_bit_stream: Peak memory pool usage is 335 MB
Compiling architecture definition.
Analyzing project file 'E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/I2S.pds'.
Executing command action 'cmd_report_power'
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: The power model of the device is Post-silicon
Reading design from pnr DB.
Start: Report Power
Report Power...
Report Power successfully.
Action report_power: Real time elapsed is 0h:0m:4s
Action report_power: CPU time elapsed is 0h:0m:2s
Action report_power: Process CPU time elapsed is 0h:0m:2s
Current time: Sun Feb 26 18:31:16 2023
Action report_power: Peak memory pool usage is 249 MB
Compiling architecture definition.
Analyzing project file 'E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/I2S.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generate Netlist.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Generate Netlist is finished successfully.
Action gen_netlist: Real time elapsed is 0h:0m:5s
Action gen_netlist: CPU time elapsed is 0h:0m:3s
Action gen_netlist: Process CPU time elapsed is 0h:0m:3s
Current time: Sun Feb 26 18:31:21 2023
Action gen_netlist: Peak memory pool usage is 631 MB
