|procesador
clk => Program_C:pc.clk
clk => archivo_registros:archivo_r.clk
clk => registro:puertoB.clk
clk => sreg:registro_s.clk
clk => RAM:R_A_M.clk
clk => Stack_P:stack.clk
clr => Program_C:pc.clr
clr => archivo_registros:archivo_r.clr
clr => registro:puertoB.clr
clr => sreg:registro_s.clr
clr => Stack_P:stack.clr
portb[0] <= registro:puertoB.Q[0]
portb[1] <= registro:puertoB.Q[1]
portb[2] <= registro:puertoB.Q[2]
portb[3] <= registro:puertoB.Q[3]
portb[4] <= registro:puertoB.Q[4]
portb[5] <= registro:puertoB.Q[5]
portb[6] <= registro:puertoB.Q[6]
portb[7] <= registro:puertoB.Q[7]


|procesador|ext_sig_br:ext_s1
Ibr[0] => ~NO_FANOUT~
Ibr[1] => ~NO_FANOUT~
Ibr[2] => ~NO_FANOUT~
Ibr[3] => Obr[0].DATAIN
Ibr[4] => Obr[1].DATAIN
Ibr[5] => Obr[2].DATAIN
Ibr[6] => Obr[3].DATAIN
Ibr[7] => Obr[4].DATAIN
Ibr[8] => Obr[5].DATAIN
Ibr[9] => Obr[15].DATAIN
Ibr[9] => Obr[6].DATAIN
Ibr[9] => Obr[7].DATAIN
Ibr[9] => Obr[8].DATAIN
Ibr[9] => Obr[9].DATAIN
Ibr[9] => Obr[10].DATAIN
Ibr[9] => Obr[11].DATAIN
Ibr[9] => Obr[12].DATAIN
Ibr[9] => Obr[13].DATAIN
Ibr[9] => Obr[14].DATAIN
Ibr[10] => ~NO_FANOUT~
Ibr[11] => ~NO_FANOUT~
Ibr[12] => ~NO_FANOUT~
Ibr[13] => ~NO_FANOUT~
Ibr[14] => ~NO_FANOUT~
Ibr[15] => ~NO_FANOUT~
Obr[0] <= Ibr[3].DB_MAX_OUTPUT_PORT_TYPE
Obr[1] <= Ibr[4].DB_MAX_OUTPUT_PORT_TYPE
Obr[2] <= Ibr[5].DB_MAX_OUTPUT_PORT_TYPE
Obr[3] <= Ibr[6].DB_MAX_OUTPUT_PORT_TYPE
Obr[4] <= Ibr[7].DB_MAX_OUTPUT_PORT_TYPE
Obr[5] <= Ibr[8].DB_MAX_OUTPUT_PORT_TYPE
Obr[6] <= Ibr[9].DB_MAX_OUTPUT_PORT_TYPE
Obr[7] <= Ibr[9].DB_MAX_OUTPUT_PORT_TYPE
Obr[8] <= Ibr[9].DB_MAX_OUTPUT_PORT_TYPE
Obr[9] <= Ibr[9].DB_MAX_OUTPUT_PORT_TYPE
Obr[10] <= Ibr[9].DB_MAX_OUTPUT_PORT_TYPE
Obr[11] <= Ibr[9].DB_MAX_OUTPUT_PORT_TYPE
Obr[12] <= Ibr[9].DB_MAX_OUTPUT_PORT_TYPE
Obr[13] <= Ibr[9].DB_MAX_OUTPUT_PORT_TYPE
Obr[14] <= Ibr[9].DB_MAX_OUTPUT_PORT_TYPE
Obr[15] <= Ibr[9].DB_MAX_OUTPUT_PORT_TYPE


|procesador|ext_sig_rjmp:ext_s2
I_r[0] => O_r[0].DATAIN
I_r[1] => O_r[1].DATAIN
I_r[2] => O_r[2].DATAIN
I_r[3] => O_r[3].DATAIN
I_r[4] => O_r[4].DATAIN
I_r[5] => O_r[5].DATAIN
I_r[6] => O_r[6].DATAIN
I_r[7] => O_r[7].DATAIN
I_r[8] => O_r[8].DATAIN
I_r[9] => O_r[9].DATAIN
I_r[10] => O_r[10].DATAIN
I_r[11] => O_r[15].DATAIN
I_r[11] => O_r[11].DATAIN
I_r[11] => O_r[12].DATAIN
I_r[11] => O_r[13].DATAIN
I_r[11] => O_r[14].DATAIN
I_r[12] => ~NO_FANOUT~
I_r[13] => ~NO_FANOUT~
I_r[14] => ~NO_FANOUT~
I_r[15] => ~NO_FANOUT~
O_r[0] <= I_r[0].DB_MAX_OUTPUT_PORT_TYPE
O_r[1] <= I_r[1].DB_MAX_OUTPUT_PORT_TYPE
O_r[2] <= I_r[2].DB_MAX_OUTPUT_PORT_TYPE
O_r[3] <= I_r[3].DB_MAX_OUTPUT_PORT_TYPE
O_r[4] <= I_r[4].DB_MAX_OUTPUT_PORT_TYPE
O_r[5] <= I_r[5].DB_MAX_OUTPUT_PORT_TYPE
O_r[6] <= I_r[6].DB_MAX_OUTPUT_PORT_TYPE
O_r[7] <= I_r[7].DB_MAX_OUTPUT_PORT_TYPE
O_r[8] <= I_r[8].DB_MAX_OUTPUT_PORT_TYPE
O_r[9] <= I_r[9].DB_MAX_OUTPUT_PORT_TYPE
O_r[10] <= I_r[10].DB_MAX_OUTPUT_PORT_TYPE
O_r[11] <= I_r[11].DB_MAX_OUTPUT_PORT_TYPE
O_r[12] <= I_r[11].DB_MAX_OUTPUT_PORT_TYPE
O_r[13] <= I_r[11].DB_MAX_OUTPUT_PORT_TYPE
O_r[14] <= I_r[11].DB_MAX_OUTPUT_PORT_TYPE
O_r[15] <= I_r[11].DB_MAX_OUTPUT_PORT_TYPE


|procesador|program_c:pc
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clk => q_aux[8].CLK
clk => q_aux[9].CLK
clk => q_aux[10].CLK
clk => q_aux[11].CLK
clk => q_aux[12].CLK
clk => q_aux[13].CLK
clk => q_aux[14].CLK
clk => q_aux[15].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
clr => q_aux[8].ACLR
clr => q_aux[9].ACLR
clr => q_aux[10].ACLR
clr => q_aux[11].ACLR
clr => q_aux[12].ACLR
clr => q_aux[13].ACLR
clr => q_aux[14].ACLR
clr => q_aux[15].ACLR
I[0] => q_aux[0].DATAIN
I[1] => q_aux[1].DATAIN
I[2] => q_aux[2].DATAIN
I[3] => q_aux[3].DATAIN
I[4] => q_aux[4].DATAIN
I[5] => q_aux[5].DATAIN
I[6] => q_aux[6].DATAIN
I[7] => q_aux[7].DATAIN
I[8] => q_aux[8].DATAIN
I[9] => q_aux[9].DATAIN
I[10] => q_aux[10].DATAIN
I[11] => q_aux[11].DATAIN
I[12] => q_aux[12].DATAIN
I[13] => q_aux[13].DATAIN
I[14] => q_aux[14].DATAIN
I[15] => q_aux[15].DATAIN
O[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
O[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
O[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
O[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
O[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE
O[8] <= q_aux[8].DB_MAX_OUTPUT_PORT_TYPE
O[9] <= q_aux[9].DB_MAX_OUTPUT_PORT_TYPE
O[10] <= q_aux[10].DB_MAX_OUTPUT_PORT_TYPE
O[11] <= q_aux[11].DB_MAX_OUTPUT_PORT_TYPE
O[12] <= q_aux[12].DB_MAX_OUTPUT_PORT_TYPE
O[13] <= q_aux[13].DB_MAX_OUTPUT_PORT_TYPE
O[14] <= q_aux[14].DB_MAX_OUTPUT_PORT_TYPE
O[15] <= q_aux[15].DB_MAX_OUTPUT_PORT_TYPE


|procesador|mem_prog:rom
A[0] => Equal0.IN31
A[0] => Equal1.IN31
A[0] => Equal2.IN31
A[0] => Equal3.IN31
A[0] => Equal4.IN31
A[0] => Equal5.IN31
A[0] => Equal6.IN31
A[0] => Equal7.IN31
A[0] => Equal8.IN31
A[0] => Equal9.IN31
A[0] => Equal10.IN31
A[0] => Equal11.IN31
A[0] => Equal12.IN31
A[0] => Equal13.IN31
A[0] => Equal14.IN31
A[0] => Equal15.IN31
A[0] => Equal16.IN31
A[0] => Equal17.IN31
A[0] => Equal18.IN31
A[0] => Equal19.IN31
A[0] => Equal20.IN31
A[0] => Equal21.IN31
A[0] => Equal22.IN31
A[0] => Equal23.IN31
A[0] => Equal24.IN31
A[0] => Equal25.IN31
A[0] => Equal26.IN31
A[0] => Equal27.IN31
A[0] => Equal28.IN31
A[0] => Equal29.IN31
A[0] => Equal30.IN31
A[0] => Equal31.IN31
A[0] => Equal32.IN31
A[0] => Equal33.IN31
A[0] => Equal34.IN31
A[0] => Equal35.IN31
A[0] => Equal36.IN31
A[0] => Equal37.IN31
A[0] => Equal38.IN31
A[0] => Equal39.IN31
A[1] => Equal0.IN30
A[1] => Equal1.IN30
A[1] => Equal2.IN30
A[1] => Equal3.IN30
A[1] => Equal4.IN30
A[1] => Equal5.IN30
A[1] => Equal6.IN30
A[1] => Equal7.IN30
A[1] => Equal8.IN30
A[1] => Equal9.IN30
A[1] => Equal10.IN30
A[1] => Equal11.IN30
A[1] => Equal12.IN30
A[1] => Equal13.IN30
A[1] => Equal14.IN30
A[1] => Equal15.IN30
A[1] => Equal16.IN30
A[1] => Equal17.IN30
A[1] => Equal18.IN30
A[1] => Equal19.IN30
A[1] => Equal20.IN30
A[1] => Equal21.IN30
A[1] => Equal22.IN30
A[1] => Equal23.IN30
A[1] => Equal24.IN30
A[1] => Equal25.IN30
A[1] => Equal26.IN30
A[1] => Equal27.IN30
A[1] => Equal28.IN30
A[1] => Equal29.IN30
A[1] => Equal30.IN30
A[1] => Equal31.IN30
A[1] => Equal32.IN30
A[1] => Equal33.IN30
A[1] => Equal34.IN30
A[1] => Equal35.IN30
A[1] => Equal36.IN30
A[1] => Equal37.IN30
A[1] => Equal38.IN30
A[1] => Equal39.IN30
A[2] => Equal0.IN29
A[2] => Equal1.IN29
A[2] => Equal2.IN29
A[2] => Equal3.IN29
A[2] => Equal4.IN29
A[2] => Equal5.IN29
A[2] => Equal6.IN29
A[2] => Equal7.IN29
A[2] => Equal8.IN29
A[2] => Equal9.IN29
A[2] => Equal10.IN29
A[2] => Equal11.IN29
A[2] => Equal12.IN29
A[2] => Equal13.IN29
A[2] => Equal14.IN29
A[2] => Equal15.IN29
A[2] => Equal16.IN29
A[2] => Equal17.IN29
A[2] => Equal18.IN29
A[2] => Equal19.IN29
A[2] => Equal20.IN29
A[2] => Equal21.IN29
A[2] => Equal22.IN29
A[2] => Equal23.IN29
A[2] => Equal24.IN29
A[2] => Equal25.IN29
A[2] => Equal26.IN29
A[2] => Equal27.IN29
A[2] => Equal28.IN29
A[2] => Equal29.IN29
A[2] => Equal30.IN29
A[2] => Equal31.IN29
A[2] => Equal32.IN29
A[2] => Equal33.IN29
A[2] => Equal34.IN29
A[2] => Equal35.IN29
A[2] => Equal36.IN29
A[2] => Equal37.IN29
A[2] => Equal38.IN29
A[2] => Equal39.IN29
A[3] => Equal0.IN28
A[3] => Equal1.IN28
A[3] => Equal2.IN28
A[3] => Equal3.IN28
A[3] => Equal4.IN28
A[3] => Equal5.IN28
A[3] => Equal6.IN28
A[3] => Equal7.IN28
A[3] => Equal8.IN28
A[3] => Equal9.IN28
A[3] => Equal10.IN28
A[3] => Equal11.IN28
A[3] => Equal12.IN28
A[3] => Equal13.IN28
A[3] => Equal14.IN28
A[3] => Equal15.IN28
A[3] => Equal16.IN28
A[3] => Equal17.IN28
A[3] => Equal18.IN28
A[3] => Equal19.IN28
A[3] => Equal20.IN28
A[3] => Equal21.IN28
A[3] => Equal22.IN28
A[3] => Equal23.IN28
A[3] => Equal24.IN28
A[3] => Equal25.IN28
A[3] => Equal26.IN28
A[3] => Equal27.IN28
A[3] => Equal28.IN28
A[3] => Equal29.IN28
A[3] => Equal30.IN28
A[3] => Equal31.IN28
A[3] => Equal32.IN28
A[3] => Equal33.IN28
A[3] => Equal34.IN28
A[3] => Equal35.IN28
A[3] => Equal36.IN28
A[3] => Equal37.IN28
A[3] => Equal38.IN28
A[3] => Equal39.IN28
A[4] => Equal0.IN27
A[4] => Equal1.IN27
A[4] => Equal2.IN27
A[4] => Equal3.IN27
A[4] => Equal4.IN27
A[4] => Equal5.IN27
A[4] => Equal6.IN27
A[4] => Equal7.IN27
A[4] => Equal8.IN27
A[4] => Equal9.IN27
A[4] => Equal10.IN27
A[4] => Equal11.IN27
A[4] => Equal12.IN27
A[4] => Equal13.IN27
A[4] => Equal14.IN27
A[4] => Equal15.IN27
A[4] => Equal16.IN27
A[4] => Equal17.IN27
A[4] => Equal18.IN27
A[4] => Equal19.IN27
A[4] => Equal20.IN27
A[4] => Equal21.IN27
A[4] => Equal22.IN27
A[4] => Equal23.IN27
A[4] => Equal24.IN27
A[4] => Equal25.IN27
A[4] => Equal26.IN27
A[4] => Equal27.IN27
A[4] => Equal28.IN27
A[4] => Equal29.IN27
A[4] => Equal30.IN27
A[4] => Equal31.IN27
A[4] => Equal32.IN27
A[4] => Equal33.IN27
A[4] => Equal34.IN27
A[4] => Equal35.IN27
A[4] => Equal36.IN27
A[4] => Equal37.IN27
A[4] => Equal38.IN27
A[4] => Equal39.IN27
A[5] => Equal0.IN26
A[5] => Equal1.IN26
A[5] => Equal2.IN26
A[5] => Equal3.IN26
A[5] => Equal4.IN26
A[5] => Equal5.IN26
A[5] => Equal6.IN26
A[5] => Equal7.IN26
A[5] => Equal8.IN26
A[5] => Equal9.IN26
A[5] => Equal10.IN26
A[5] => Equal11.IN26
A[5] => Equal12.IN26
A[5] => Equal13.IN26
A[5] => Equal14.IN26
A[5] => Equal15.IN26
A[5] => Equal16.IN26
A[5] => Equal17.IN26
A[5] => Equal18.IN26
A[5] => Equal19.IN26
A[5] => Equal20.IN26
A[5] => Equal21.IN26
A[5] => Equal22.IN26
A[5] => Equal23.IN26
A[5] => Equal24.IN26
A[5] => Equal25.IN26
A[5] => Equal26.IN26
A[5] => Equal27.IN26
A[5] => Equal28.IN26
A[5] => Equal29.IN26
A[5] => Equal30.IN26
A[5] => Equal31.IN26
A[5] => Equal32.IN26
A[5] => Equal33.IN26
A[5] => Equal34.IN26
A[5] => Equal35.IN26
A[5] => Equal36.IN26
A[5] => Equal37.IN26
A[5] => Equal38.IN26
A[5] => Equal39.IN26
A[6] => Equal0.IN25
A[6] => Equal1.IN25
A[6] => Equal2.IN25
A[6] => Equal3.IN25
A[6] => Equal4.IN25
A[6] => Equal5.IN25
A[6] => Equal6.IN25
A[6] => Equal7.IN25
A[6] => Equal8.IN25
A[6] => Equal9.IN25
A[6] => Equal10.IN25
A[6] => Equal11.IN25
A[6] => Equal12.IN25
A[6] => Equal13.IN25
A[6] => Equal14.IN25
A[6] => Equal15.IN25
A[6] => Equal16.IN25
A[6] => Equal17.IN25
A[6] => Equal18.IN25
A[6] => Equal19.IN25
A[6] => Equal20.IN25
A[6] => Equal21.IN25
A[6] => Equal22.IN25
A[6] => Equal23.IN25
A[6] => Equal24.IN25
A[6] => Equal25.IN25
A[6] => Equal26.IN25
A[6] => Equal27.IN25
A[6] => Equal28.IN25
A[6] => Equal29.IN25
A[6] => Equal30.IN25
A[6] => Equal31.IN25
A[6] => Equal32.IN25
A[6] => Equal33.IN25
A[6] => Equal34.IN25
A[6] => Equal35.IN25
A[6] => Equal36.IN25
A[6] => Equal37.IN25
A[6] => Equal38.IN25
A[6] => Equal39.IN25
A[7] => Equal0.IN24
A[7] => Equal1.IN24
A[7] => Equal2.IN24
A[7] => Equal3.IN24
A[7] => Equal4.IN24
A[7] => Equal5.IN24
A[7] => Equal6.IN24
A[7] => Equal7.IN24
A[7] => Equal8.IN24
A[7] => Equal9.IN24
A[7] => Equal10.IN24
A[7] => Equal11.IN24
A[7] => Equal12.IN24
A[7] => Equal13.IN24
A[7] => Equal14.IN24
A[7] => Equal15.IN24
A[7] => Equal16.IN24
A[7] => Equal17.IN24
A[7] => Equal18.IN24
A[7] => Equal19.IN24
A[7] => Equal20.IN24
A[7] => Equal21.IN24
A[7] => Equal22.IN24
A[7] => Equal23.IN24
A[7] => Equal24.IN24
A[7] => Equal25.IN24
A[7] => Equal26.IN24
A[7] => Equal27.IN24
A[7] => Equal28.IN24
A[7] => Equal29.IN24
A[7] => Equal30.IN24
A[7] => Equal31.IN24
A[7] => Equal32.IN24
A[7] => Equal33.IN24
A[7] => Equal34.IN24
A[7] => Equal35.IN24
A[7] => Equal36.IN24
A[7] => Equal37.IN24
A[7] => Equal38.IN24
A[7] => Equal39.IN24
A[8] => Equal0.IN23
A[8] => Equal1.IN23
A[8] => Equal2.IN23
A[8] => Equal3.IN23
A[8] => Equal4.IN23
A[8] => Equal5.IN23
A[8] => Equal6.IN23
A[8] => Equal7.IN23
A[8] => Equal8.IN23
A[8] => Equal9.IN23
A[8] => Equal10.IN23
A[8] => Equal11.IN23
A[8] => Equal12.IN23
A[8] => Equal13.IN23
A[8] => Equal14.IN23
A[8] => Equal15.IN23
A[8] => Equal16.IN23
A[8] => Equal17.IN23
A[8] => Equal18.IN23
A[8] => Equal19.IN23
A[8] => Equal20.IN23
A[8] => Equal21.IN23
A[8] => Equal22.IN23
A[8] => Equal23.IN23
A[8] => Equal24.IN23
A[8] => Equal25.IN23
A[8] => Equal26.IN23
A[8] => Equal27.IN23
A[8] => Equal28.IN23
A[8] => Equal29.IN23
A[8] => Equal30.IN23
A[8] => Equal31.IN23
A[8] => Equal32.IN23
A[8] => Equal33.IN23
A[8] => Equal34.IN23
A[8] => Equal35.IN23
A[8] => Equal36.IN23
A[8] => Equal37.IN23
A[8] => Equal38.IN23
A[8] => Equal39.IN23
A[9] => Equal0.IN22
A[9] => Equal1.IN22
A[9] => Equal2.IN22
A[9] => Equal3.IN22
A[9] => Equal4.IN22
A[9] => Equal5.IN22
A[9] => Equal6.IN22
A[9] => Equal7.IN22
A[9] => Equal8.IN22
A[9] => Equal9.IN22
A[9] => Equal10.IN22
A[9] => Equal11.IN22
A[9] => Equal12.IN22
A[9] => Equal13.IN22
A[9] => Equal14.IN22
A[9] => Equal15.IN22
A[9] => Equal16.IN22
A[9] => Equal17.IN22
A[9] => Equal18.IN22
A[9] => Equal19.IN22
A[9] => Equal20.IN22
A[9] => Equal21.IN22
A[9] => Equal22.IN22
A[9] => Equal23.IN22
A[9] => Equal24.IN22
A[9] => Equal25.IN22
A[9] => Equal26.IN22
A[9] => Equal27.IN22
A[9] => Equal28.IN22
A[9] => Equal29.IN22
A[9] => Equal30.IN22
A[9] => Equal31.IN22
A[9] => Equal32.IN22
A[9] => Equal33.IN22
A[9] => Equal34.IN22
A[9] => Equal35.IN22
A[9] => Equal36.IN22
A[9] => Equal37.IN22
A[9] => Equal38.IN22
A[9] => Equal39.IN22
A[10] => Equal0.IN21
A[10] => Equal1.IN21
A[10] => Equal2.IN21
A[10] => Equal3.IN21
A[10] => Equal4.IN21
A[10] => Equal5.IN21
A[10] => Equal6.IN21
A[10] => Equal7.IN21
A[10] => Equal8.IN21
A[10] => Equal9.IN21
A[10] => Equal10.IN21
A[10] => Equal11.IN21
A[10] => Equal12.IN21
A[10] => Equal13.IN21
A[10] => Equal14.IN21
A[10] => Equal15.IN21
A[10] => Equal16.IN21
A[10] => Equal17.IN21
A[10] => Equal18.IN21
A[10] => Equal19.IN21
A[10] => Equal20.IN21
A[10] => Equal21.IN21
A[10] => Equal22.IN21
A[10] => Equal23.IN21
A[10] => Equal24.IN21
A[10] => Equal25.IN21
A[10] => Equal26.IN21
A[10] => Equal27.IN21
A[10] => Equal28.IN21
A[10] => Equal29.IN21
A[10] => Equal30.IN21
A[10] => Equal31.IN21
A[10] => Equal32.IN21
A[10] => Equal33.IN21
A[10] => Equal34.IN21
A[10] => Equal35.IN21
A[10] => Equal36.IN21
A[10] => Equal37.IN21
A[10] => Equal38.IN21
A[10] => Equal39.IN21
A[11] => Equal0.IN20
A[11] => Equal1.IN20
A[11] => Equal2.IN20
A[11] => Equal3.IN20
A[11] => Equal4.IN20
A[11] => Equal5.IN20
A[11] => Equal6.IN20
A[11] => Equal7.IN20
A[11] => Equal8.IN20
A[11] => Equal9.IN20
A[11] => Equal10.IN20
A[11] => Equal11.IN20
A[11] => Equal12.IN20
A[11] => Equal13.IN20
A[11] => Equal14.IN20
A[11] => Equal15.IN20
A[11] => Equal16.IN20
A[11] => Equal17.IN20
A[11] => Equal18.IN20
A[11] => Equal19.IN20
A[11] => Equal20.IN20
A[11] => Equal21.IN20
A[11] => Equal22.IN20
A[11] => Equal23.IN20
A[11] => Equal24.IN20
A[11] => Equal25.IN20
A[11] => Equal26.IN20
A[11] => Equal27.IN20
A[11] => Equal28.IN20
A[11] => Equal29.IN20
A[11] => Equal30.IN20
A[11] => Equal31.IN20
A[11] => Equal32.IN20
A[11] => Equal33.IN20
A[11] => Equal34.IN20
A[11] => Equal35.IN20
A[11] => Equal36.IN20
A[11] => Equal37.IN20
A[11] => Equal38.IN20
A[11] => Equal39.IN20
A[12] => Equal0.IN19
A[12] => Equal1.IN19
A[12] => Equal2.IN19
A[12] => Equal3.IN19
A[12] => Equal4.IN19
A[12] => Equal5.IN19
A[12] => Equal6.IN19
A[12] => Equal7.IN19
A[12] => Equal8.IN19
A[12] => Equal9.IN19
A[12] => Equal10.IN19
A[12] => Equal11.IN19
A[12] => Equal12.IN19
A[12] => Equal13.IN19
A[12] => Equal14.IN19
A[12] => Equal15.IN19
A[12] => Equal16.IN19
A[12] => Equal17.IN19
A[12] => Equal18.IN19
A[12] => Equal19.IN19
A[12] => Equal20.IN19
A[12] => Equal21.IN19
A[12] => Equal22.IN19
A[12] => Equal23.IN19
A[12] => Equal24.IN19
A[12] => Equal25.IN19
A[12] => Equal26.IN19
A[12] => Equal27.IN19
A[12] => Equal28.IN19
A[12] => Equal29.IN19
A[12] => Equal30.IN19
A[12] => Equal31.IN19
A[12] => Equal32.IN19
A[12] => Equal33.IN19
A[12] => Equal34.IN19
A[12] => Equal35.IN19
A[12] => Equal36.IN19
A[12] => Equal37.IN19
A[12] => Equal38.IN19
A[12] => Equal39.IN19
A[13] => Equal0.IN18
A[13] => Equal1.IN18
A[13] => Equal2.IN18
A[13] => Equal3.IN18
A[13] => Equal4.IN18
A[13] => Equal5.IN18
A[13] => Equal6.IN18
A[13] => Equal7.IN18
A[13] => Equal8.IN18
A[13] => Equal9.IN18
A[13] => Equal10.IN18
A[13] => Equal11.IN18
A[13] => Equal12.IN18
A[13] => Equal13.IN18
A[13] => Equal14.IN18
A[13] => Equal15.IN18
A[13] => Equal16.IN18
A[13] => Equal17.IN18
A[13] => Equal18.IN18
A[13] => Equal19.IN18
A[13] => Equal20.IN18
A[13] => Equal21.IN18
A[13] => Equal22.IN18
A[13] => Equal23.IN18
A[13] => Equal24.IN18
A[13] => Equal25.IN18
A[13] => Equal26.IN18
A[13] => Equal27.IN18
A[13] => Equal28.IN18
A[13] => Equal29.IN18
A[13] => Equal30.IN18
A[13] => Equal31.IN18
A[13] => Equal32.IN18
A[13] => Equal33.IN18
A[13] => Equal34.IN18
A[13] => Equal35.IN18
A[13] => Equal36.IN18
A[13] => Equal37.IN18
A[13] => Equal38.IN18
A[13] => Equal39.IN18
A[14] => Equal0.IN17
A[14] => Equal1.IN17
A[14] => Equal2.IN17
A[14] => Equal3.IN17
A[14] => Equal4.IN17
A[14] => Equal5.IN17
A[14] => Equal6.IN17
A[14] => Equal7.IN17
A[14] => Equal8.IN17
A[14] => Equal9.IN17
A[14] => Equal10.IN17
A[14] => Equal11.IN17
A[14] => Equal12.IN17
A[14] => Equal13.IN17
A[14] => Equal14.IN17
A[14] => Equal15.IN17
A[14] => Equal16.IN17
A[14] => Equal17.IN17
A[14] => Equal18.IN17
A[14] => Equal19.IN17
A[14] => Equal20.IN17
A[14] => Equal21.IN17
A[14] => Equal22.IN17
A[14] => Equal23.IN17
A[14] => Equal24.IN17
A[14] => Equal25.IN17
A[14] => Equal26.IN17
A[14] => Equal27.IN17
A[14] => Equal28.IN17
A[14] => Equal29.IN17
A[14] => Equal30.IN17
A[14] => Equal31.IN17
A[14] => Equal32.IN17
A[14] => Equal33.IN17
A[14] => Equal34.IN17
A[14] => Equal35.IN17
A[14] => Equal36.IN17
A[14] => Equal37.IN17
A[14] => Equal38.IN17
A[14] => Equal39.IN17
A[15] => Equal0.IN16
A[15] => Equal1.IN16
A[15] => Equal2.IN16
A[15] => Equal3.IN16
A[15] => Equal4.IN16
A[15] => Equal5.IN16
A[15] => Equal6.IN16
A[15] => Equal7.IN16
A[15] => Equal8.IN16
A[15] => Equal9.IN16
A[15] => Equal10.IN16
A[15] => Equal11.IN16
A[15] => Equal12.IN16
A[15] => Equal13.IN16
A[15] => Equal14.IN16
A[15] => Equal15.IN16
A[15] => Equal16.IN16
A[15] => Equal17.IN16
A[15] => Equal18.IN16
A[15] => Equal19.IN16
A[15] => Equal20.IN16
A[15] => Equal21.IN16
A[15] => Equal22.IN16
A[15] => Equal23.IN16
A[15] => Equal24.IN16
A[15] => Equal25.IN16
A[15] => Equal26.IN16
A[15] => Equal27.IN16
A[15] => Equal28.IN16
A[15] => Equal29.IN16
A[15] => Equal30.IN16
A[15] => Equal31.IN16
A[15] => Equal32.IN16
A[15] => Equal33.IN16
A[15] => Equal34.IN16
A[15] => Equal35.IN16
A[15] => Equal36.IN16
A[15] => Equal37.IN16
A[15] => Equal38.IN16
A[15] => Equal39.IN16
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE


|procesador|dec_instruccion:dec_int
I[0] => Equal0.IN23
I[0] => Equal1.IN9
I[0] => sel_r_r.DATAA
I[0] => Equal5.IN7
I[0] => Equal6.IN7
I[0] => Mux9.IN16
I[0] => Mux9.IN17
I[0] => Mux9.IN18
I[0] => Mux9.IN19
I[1] => Equal0.IN22
I[1] => Equal1.IN8
I[1] => sel_r_r.DATAA
I[1] => Equal5.IN6
I[1] => Equal6.IN6
I[1] => Mux8.IN16
I[1] => Mux8.IN17
I[1] => Mux8.IN18
I[1] => Mux8.IN19
I[2] => Equal0.IN21
I[2] => Equal1.IN7
I[2] => sel_r_r.DATAA
I[2] => Equal5.IN5
I[2] => Equal6.IN5
I[2] => Mux7.IN16
I[2] => Mux7.IN17
I[2] => Mux7.IN18
I[2] => Mux7.IN19
I[3] => Equal0.IN20
I[3] => Equal1.IN6
I[3] => sel_r_r.DATAA
I[3] => Equal5.IN4
I[3] => Equal6.IN4
I[3] => Mux6.IN16
I[3] => Mux6.IN17
I[3] => Mux6.IN18
I[3] => Mux6.IN19
I[4] => Equal0.IN19
I[4] => Equal1.IN5
I[4] => sel_r_d.DATAA
I[4] => Mux4.IN17
I[4] => Mux4.IN18
I[4] => Mux4.IN19
I[4] => Mux9.IN8
I[4] => Mux9.IN9
I[4] => Mux9.IN10
I[4] => Mux9.IN11
I[4] => Mux9.IN12
I[4] => Mux9.IN13
I[4] => Mux9.IN14
I[4] => Mux9.IN15
I[4] => Mux14.IN16
I[4] => Mux14.IN17
I[4] => Mux14.IN18
I[4] => Mux14.IN19
I[5] => Equal0.IN18
I[5] => Equal1.IN4
I[5] => sel_r_d.DATAA
I[5] => Mux3.IN17
I[5] => Mux3.IN18
I[5] => Mux3.IN19
I[5] => Mux8.IN8
I[5] => Mux8.IN9
I[5] => Mux8.IN10
I[5] => Mux8.IN11
I[5] => Mux8.IN12
I[5] => Mux8.IN13
I[5] => Mux8.IN14
I[5] => Mux8.IN15
I[5] => Mux13.IN16
I[5] => Mux13.IN17
I[5] => Mux13.IN18
I[5] => Mux13.IN19
I[6] => Equal0.IN17
I[6] => Equal1.IN3
I[6] => sel_r_d.DATAA
I[6] => Mux2.IN17
I[6] => Mux2.IN18
I[6] => Mux2.IN19
I[6] => Mux7.IN8
I[6] => Mux7.IN9
I[6] => Mux7.IN10
I[6] => Mux7.IN11
I[6] => Mux7.IN12
I[6] => Mux7.IN13
I[6] => Mux7.IN14
I[6] => Mux7.IN15
I[6] => Mux12.IN16
I[6] => Mux12.IN17
I[6] => Mux12.IN18
I[6] => Mux12.IN19
I[7] => Equal0.IN16
I[7] => Equal1.IN2
I[7] => sel_r_d.DATAA
I[7] => Mux1.IN17
I[7] => Mux1.IN18
I[7] => Mux1.IN19
I[7] => Mux6.IN8
I[7] => Mux6.IN9
I[7] => Mux6.IN10
I[7] => Mux6.IN11
I[7] => Mux6.IN12
I[7] => Mux6.IN13
I[7] => Mux6.IN14
I[7] => Mux6.IN15
I[7] => Mux11.IN16
I[7] => Mux11.IN17
I[7] => Mux11.IN18
I[7] => Mux11.IN19
I[8] => Equal0.IN15
I[8] => Equal1.IN1
I[8] => sel_r_d.DATAA
I[8] => Mux0.IN17
I[8] => Mux0.IN18
I[8] => Mux0.IN19
I[8] => Mux5.IN12
I[8] => Mux5.IN13
I[8] => Mux5.IN14
I[8] => Mux5.IN15
I[8] => Mux5.IN16
I[8] => Mux5.IN17
I[8] => Mux5.IN18
I[8] => Mux5.IN19
I[8] => Mux10.IN17
I[8] => Mux10.IN18
I[8] => Mux10.IN19
I[9] => Equal0.IN14
I[9] => Equal1.IN0
I[9] => sel_r_r.DATAA
I[9] => Mux5.IN8
I[9] => Mux5.IN9
I[9] => Mux5.IN10
I[9] => Mux5.IN11
I[10] => Equal0.IN13
I[10] => Equal2.IN3
I[10] => Equal3.IN3
I[10] => Equal4.IN3
I[11] => Equal0.IN12
I[11] => Equal2.IN2
I[11] => Equal3.IN2
I[11] => Equal4.IN2
I[12] => Mux0.IN16
I[12] => Mux1.IN16
I[12] => Mux2.IN16
I[12] => Mux3.IN16
I[12] => Mux4.IN16
I[12] => Mux5.IN7
I[12] => Mux6.IN7
I[12] => Mux7.IN7
I[12] => Mux8.IN7
I[12] => Mux9.IN7
I[12] => Mux10.IN16
I[12] => Mux11.IN15
I[12] => Mux12.IN15
I[12] => Mux13.IN15
I[12] => Mux14.IN15
I[12] => Mux15.IN19
I[12] => Mux16.IN19
I[12] => Mux17.IN19
I[12] => Mux18.IN19
I[12] => Mux19.IN19
I[12] => Mux21.IN19
I[12] => Mux22.IN19
I[12] => Mux23.IN19
I[12] => Mux24.IN19
I[12] => Mux25.IN19
I[12] => Mux26.IN19
I[12] => Mux27.IN19
I[12] => Mux28.IN19
I[13] => Mux0.IN15
I[13] => Mux1.IN15
I[13] => Mux2.IN15
I[13] => Mux3.IN15
I[13] => Mux4.IN15
I[13] => Mux5.IN6
I[13] => Mux6.IN6
I[13] => Mux7.IN6
I[13] => Mux8.IN6
I[13] => Mux9.IN6
I[13] => Mux10.IN15
I[13] => Mux11.IN14
I[13] => Mux12.IN14
I[13] => Mux13.IN14
I[13] => Mux14.IN14
I[13] => Mux15.IN18
I[13] => Mux16.IN18
I[13] => Mux17.IN18
I[13] => Mux18.IN18
I[13] => Mux19.IN18
I[13] => Mux20.IN10
I[13] => Mux21.IN18
I[13] => Mux22.IN18
I[13] => Mux23.IN18
I[13] => Mux24.IN18
I[13] => Mux25.IN18
I[13] => Mux26.IN18
I[13] => Mux27.IN18
I[13] => Mux28.IN18
I[14] => Mux0.IN14
I[14] => Mux1.IN14
I[14] => Mux2.IN14
I[14] => Mux3.IN14
I[14] => Mux4.IN14
I[14] => Mux5.IN5
I[14] => Mux6.IN5
I[14] => Mux7.IN5
I[14] => Mux8.IN5
I[14] => Mux9.IN5
I[14] => Mux10.IN14
I[14] => Mux11.IN13
I[14] => Mux12.IN13
I[14] => Mux13.IN13
I[14] => Mux14.IN13
I[14] => Mux15.IN17
I[14] => Mux16.IN17
I[14] => Mux17.IN17
I[14] => Mux18.IN17
I[14] => Mux19.IN17
I[14] => Mux20.IN9
I[14] => Mux21.IN17
I[14] => Mux22.IN17
I[14] => Mux23.IN17
I[14] => Mux24.IN17
I[14] => Mux25.IN17
I[14] => Mux26.IN17
I[14] => Mux27.IN17
I[14] => Mux28.IN17
I[15] => Mux0.IN13
I[15] => Mux1.IN13
I[15] => Mux2.IN13
I[15] => Mux3.IN13
I[15] => Mux4.IN13
I[15] => Mux5.IN4
I[15] => Mux6.IN4
I[15] => Mux7.IN4
I[15] => Mux8.IN4
I[15] => Mux9.IN4
I[15] => Mux10.IN13
I[15] => Mux11.IN12
I[15] => Mux12.IN12
I[15] => Mux13.IN12
I[15] => Mux14.IN12
I[15] => Mux15.IN16
I[15] => Mux16.IN16
I[15] => Mux17.IN16
I[15] => Mux18.IN16
I[15] => Mux19.IN16
I[15] => Mux20.IN8
I[15] => Mux21.IN16
I[15] => Mux22.IN16
I[15] => Mux23.IN16
I[15] => Mux24.IN16
I[15] => Mux25.IN16
I[15] => Mux26.IN16
I[15] => Mux27.IN16
I[15] => Mux28.IN16
sel_r_d[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sel_r_d[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sel_r_d[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sel_r_d[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sel_r_d[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
sel_r_r[0] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
sel_r_r[1] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
sel_r_r[2] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
sel_r_r[3] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sel_r_r[4] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sel_w_d[0] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
sel_w_d[1] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
sel_w_d[2] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
sel_w_d[3] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
sel_w_d[4] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
sel_alu[0] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
sel_alu[1] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
sel_alu[2] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ld <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
ld_mov <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
sel_rel <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
br <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
bn <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
en_w <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
en_port <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
en_sreg <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
ret_s <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
s1 <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
s0 <= Mux28.DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r
clk => registro:reg0.clk
clk => registro:reg1.clk
clk => registro:reg2.clk
clk => registro:reg3.clk
clk => registro:reg4.clk
clk => registro:reg5.clk
clk => registro:reg6.clk
clk => registro:reg7.clk
clk => registro:reg8.clk
clk => registro:reg9.clk
clk => registro:reg10.clk
clk => registro:reg11.clk
clk => registro:reg12.clk
clk => registro:reg13.clk
clk => registro:reg14.clk
clk => registro:reg15.clk
clk => registro:reg16.clk
clk => registro:reg17.clk
clk => registro:reg18.clk
clk => registro:reg19.clk
clk => registro:reg20.clk
clk => registro:reg21.clk
clk => registro:reg22.clk
clk => registro:reg23.clk
clk => registro:reg24.clk
clk => registro:reg25.clk
clk => registro:reg26.clk
clk => registro:reg27.clk
clk => registro:reg28.clk
clk => registro:reg29.clk
clk => registro:reg30.clk
clk => registro:reg31.clk
clr => registro:reg0.clr
clr => registro:reg1.clr
clr => registro:reg2.clr
clr => registro:reg3.clr
clr => registro:reg4.clr
clr => registro:reg5.clr
clr => registro:reg6.clr
clr => registro:reg7.clr
clr => registro:reg8.clr
clr => registro:reg9.clr
clr => registro:reg10.clr
clr => registro:reg11.clr
clr => registro:reg12.clr
clr => registro:reg13.clr
clr => registro:reg14.clr
clr => registro:reg15.clr
clr => registro:reg16.clr
clr => registro:reg17.clr
clr => registro:reg18.clr
clr => registro:reg19.clr
clr => registro:reg20.clr
clr => registro:reg21.clr
clr => registro:reg22.clr
clr => registro:reg23.clr
clr => registro:reg24.clr
clr => registro:reg25.clr
clr => registro:reg26.clr
clr => registro:reg27.clr
clr => registro:reg28.clr
clr => registro:reg29.clr
clr => registro:reg30.clr
clr => registro:reg31.clr
en_w => dec5_32:decodificador.en_w
sel_w_d[0] => dec5_32:decodificador.sel_w_d[0]
sel_w_d[1] => dec5_32:decodificador.sel_w_d[1]
sel_w_d[2] => dec5_32:decodificador.sel_w_d[2]
sel_w_d[3] => dec5_32:decodificador.sel_w_d[3]
sel_w_d[4] => dec5_32:decodificador.sel_w_d[4]
sel_r_r[0] => mux32_8:mux_fuente.sel_read[0]
sel_r_r[1] => mux32_8:mux_fuente.sel_read[1]
sel_r_r[2] => mux32_8:mux_fuente.sel_read[2]
sel_r_r[3] => mux32_8:mux_fuente.sel_read[3]
sel_r_r[4] => mux32_8:mux_fuente.sel_read[4]
sel_r_d[0] => mux32_8:mux_destino.sel_read[0]
sel_r_d[1] => mux32_8:mux_destino.sel_read[1]
sel_r_d[2] => mux32_8:mux_destino.sel_read[2]
sel_r_d[3] => mux32_8:mux_destino.sel_read[3]
sel_r_d[4] => mux32_8:mux_destino.sel_read[4]
sel_registros[0] => registro:reg0.S[0]
sel_registros[0] => registro:reg1.S[0]
sel_registros[0] => registro:reg2.S[0]
sel_registros[0] => registro:reg3.S[0]
sel_registros[0] => registro:reg4.S[0]
sel_registros[0] => registro:reg5.S[0]
sel_registros[0] => registro:reg6.S[0]
sel_registros[0] => registro:reg7.S[0]
sel_registros[0] => registro:reg8.S[0]
sel_registros[0] => registro:reg9.S[0]
sel_registros[0] => registro:reg10.S[0]
sel_registros[0] => registro:reg11.S[0]
sel_registros[0] => registro:reg12.S[0]
sel_registros[0] => registro:reg13.S[0]
sel_registros[0] => registro:reg14.S[0]
sel_registros[0] => registro:reg15.S[0]
sel_registros[0] => registro:reg16.S[0]
sel_registros[0] => registro:reg17.S[0]
sel_registros[0] => registro:reg18.S[0]
sel_registros[0] => registro:reg19.S[0]
sel_registros[0] => registro:reg20.S[0]
sel_registros[0] => registro:reg21.S[0]
sel_registros[0] => registro:reg22.S[0]
sel_registros[0] => registro:reg23.S[0]
sel_registros[0] => registro:reg24.S[0]
sel_registros[0] => registro:reg25.S[0]
sel_registros[0] => registro:reg26.S[0]
sel_registros[0] => registro:reg27.S[0]
sel_registros[0] => registro:reg28.S[0]
sel_registros[0] => registro:reg29.S[0]
sel_registros[0] => registro:reg30.S[0]
sel_registros[0] => registro:reg31.S[0]
sel_registros[1] => registro:reg0.S[1]
sel_registros[1] => registro:reg1.S[1]
sel_registros[1] => registro:reg2.S[1]
sel_registros[1] => registro:reg3.S[1]
sel_registros[1] => registro:reg4.S[1]
sel_registros[1] => registro:reg5.S[1]
sel_registros[1] => registro:reg6.S[1]
sel_registros[1] => registro:reg7.S[1]
sel_registros[1] => registro:reg8.S[1]
sel_registros[1] => registro:reg9.S[1]
sel_registros[1] => registro:reg10.S[1]
sel_registros[1] => registro:reg11.S[1]
sel_registros[1] => registro:reg12.S[1]
sel_registros[1] => registro:reg13.S[1]
sel_registros[1] => registro:reg14.S[1]
sel_registros[1] => registro:reg15.S[1]
sel_registros[1] => registro:reg16.S[1]
sel_registros[1] => registro:reg17.S[1]
sel_registros[1] => registro:reg18.S[1]
sel_registros[1] => registro:reg19.S[1]
sel_registros[1] => registro:reg20.S[1]
sel_registros[1] => registro:reg21.S[1]
sel_registros[1] => registro:reg22.S[1]
sel_registros[1] => registro:reg23.S[1]
sel_registros[1] => registro:reg24.S[1]
sel_registros[1] => registro:reg25.S[1]
sel_registros[1] => registro:reg26.S[1]
sel_registros[1] => registro:reg27.S[1]
sel_registros[1] => registro:reg28.S[1]
sel_registros[1] => registro:reg29.S[1]
sel_registros[1] => registro:reg30.S[1]
sel_registros[1] => registro:reg31.S[1]
dato_I[0] => registro:reg0.I[0]
dato_I[0] => registro:reg1.I[0]
dato_I[0] => registro:reg2.I[0]
dato_I[0] => registro:reg3.I[0]
dato_I[0] => registro:reg4.I[0]
dato_I[0] => registro:reg5.I[0]
dato_I[0] => registro:reg6.I[0]
dato_I[0] => registro:reg7.I[0]
dato_I[0] => registro:reg8.I[0]
dato_I[0] => registro:reg9.I[0]
dato_I[0] => registro:reg10.I[0]
dato_I[0] => registro:reg11.I[0]
dato_I[0] => registro:reg12.I[0]
dato_I[0] => registro:reg13.I[0]
dato_I[0] => registro:reg14.I[0]
dato_I[0] => registro:reg15.I[0]
dato_I[0] => registro:reg16.I[0]
dato_I[0] => registro:reg17.I[0]
dato_I[0] => registro:reg18.I[0]
dato_I[0] => registro:reg19.I[0]
dato_I[0] => registro:reg20.I[0]
dato_I[0] => registro:reg21.I[0]
dato_I[0] => registro:reg22.I[0]
dato_I[0] => registro:reg23.I[0]
dato_I[0] => registro:reg24.I[0]
dato_I[0] => registro:reg25.I[0]
dato_I[0] => registro:reg26.I[0]
dato_I[0] => registro:reg27.I[0]
dato_I[0] => registro:reg28.I[0]
dato_I[0] => registro:reg29.I[0]
dato_I[0] => registro:reg30.I[0]
dato_I[0] => registro:reg31.I[0]
dato_I[1] => registro:reg0.I[1]
dato_I[1] => registro:reg1.I[1]
dato_I[1] => registro:reg2.I[1]
dato_I[1] => registro:reg3.I[1]
dato_I[1] => registro:reg4.I[1]
dato_I[1] => registro:reg5.I[1]
dato_I[1] => registro:reg6.I[1]
dato_I[1] => registro:reg7.I[1]
dato_I[1] => registro:reg8.I[1]
dato_I[1] => registro:reg9.I[1]
dato_I[1] => registro:reg10.I[1]
dato_I[1] => registro:reg11.I[1]
dato_I[1] => registro:reg12.I[1]
dato_I[1] => registro:reg13.I[1]
dato_I[1] => registro:reg14.I[1]
dato_I[1] => registro:reg15.I[1]
dato_I[1] => registro:reg16.I[1]
dato_I[1] => registro:reg17.I[1]
dato_I[1] => registro:reg18.I[1]
dato_I[1] => registro:reg19.I[1]
dato_I[1] => registro:reg20.I[1]
dato_I[1] => registro:reg21.I[1]
dato_I[1] => registro:reg22.I[1]
dato_I[1] => registro:reg23.I[1]
dato_I[1] => registro:reg24.I[1]
dato_I[1] => registro:reg25.I[1]
dato_I[1] => registro:reg26.I[1]
dato_I[1] => registro:reg27.I[1]
dato_I[1] => registro:reg28.I[1]
dato_I[1] => registro:reg29.I[1]
dato_I[1] => registro:reg30.I[1]
dato_I[1] => registro:reg31.I[1]
dato_I[2] => registro:reg0.I[2]
dato_I[2] => registro:reg1.I[2]
dato_I[2] => registro:reg2.I[2]
dato_I[2] => registro:reg3.I[2]
dato_I[2] => registro:reg4.I[2]
dato_I[2] => registro:reg5.I[2]
dato_I[2] => registro:reg6.I[2]
dato_I[2] => registro:reg7.I[2]
dato_I[2] => registro:reg8.I[2]
dato_I[2] => registro:reg9.I[2]
dato_I[2] => registro:reg10.I[2]
dato_I[2] => registro:reg11.I[2]
dato_I[2] => registro:reg12.I[2]
dato_I[2] => registro:reg13.I[2]
dato_I[2] => registro:reg14.I[2]
dato_I[2] => registro:reg15.I[2]
dato_I[2] => registro:reg16.I[2]
dato_I[2] => registro:reg17.I[2]
dato_I[2] => registro:reg18.I[2]
dato_I[2] => registro:reg19.I[2]
dato_I[2] => registro:reg20.I[2]
dato_I[2] => registro:reg21.I[2]
dato_I[2] => registro:reg22.I[2]
dato_I[2] => registro:reg23.I[2]
dato_I[2] => registro:reg24.I[2]
dato_I[2] => registro:reg25.I[2]
dato_I[2] => registro:reg26.I[2]
dato_I[2] => registro:reg27.I[2]
dato_I[2] => registro:reg28.I[2]
dato_I[2] => registro:reg29.I[2]
dato_I[2] => registro:reg30.I[2]
dato_I[2] => registro:reg31.I[2]
dato_I[3] => registro:reg0.I[3]
dato_I[3] => registro:reg1.I[3]
dato_I[3] => registro:reg2.I[3]
dato_I[3] => registro:reg3.I[3]
dato_I[3] => registro:reg4.I[3]
dato_I[3] => registro:reg5.I[3]
dato_I[3] => registro:reg6.I[3]
dato_I[3] => registro:reg7.I[3]
dato_I[3] => registro:reg8.I[3]
dato_I[3] => registro:reg9.I[3]
dato_I[3] => registro:reg10.I[3]
dato_I[3] => registro:reg11.I[3]
dato_I[3] => registro:reg12.I[3]
dato_I[3] => registro:reg13.I[3]
dato_I[3] => registro:reg14.I[3]
dato_I[3] => registro:reg15.I[3]
dato_I[3] => registro:reg16.I[3]
dato_I[3] => registro:reg17.I[3]
dato_I[3] => registro:reg18.I[3]
dato_I[3] => registro:reg19.I[3]
dato_I[3] => registro:reg20.I[3]
dato_I[3] => registro:reg21.I[3]
dato_I[3] => registro:reg22.I[3]
dato_I[3] => registro:reg23.I[3]
dato_I[3] => registro:reg24.I[3]
dato_I[3] => registro:reg25.I[3]
dato_I[3] => registro:reg26.I[3]
dato_I[3] => registro:reg27.I[3]
dato_I[3] => registro:reg28.I[3]
dato_I[3] => registro:reg29.I[3]
dato_I[3] => registro:reg30.I[3]
dato_I[3] => registro:reg31.I[3]
dato_I[4] => registro:reg0.I[4]
dato_I[4] => registro:reg1.I[4]
dato_I[4] => registro:reg2.I[4]
dato_I[4] => registro:reg3.I[4]
dato_I[4] => registro:reg4.I[4]
dato_I[4] => registro:reg5.I[4]
dato_I[4] => registro:reg6.I[4]
dato_I[4] => registro:reg7.I[4]
dato_I[4] => registro:reg8.I[4]
dato_I[4] => registro:reg9.I[4]
dato_I[4] => registro:reg10.I[4]
dato_I[4] => registro:reg11.I[4]
dato_I[4] => registro:reg12.I[4]
dato_I[4] => registro:reg13.I[4]
dato_I[4] => registro:reg14.I[4]
dato_I[4] => registro:reg15.I[4]
dato_I[4] => registro:reg16.I[4]
dato_I[4] => registro:reg17.I[4]
dato_I[4] => registro:reg18.I[4]
dato_I[4] => registro:reg19.I[4]
dato_I[4] => registro:reg20.I[4]
dato_I[4] => registro:reg21.I[4]
dato_I[4] => registro:reg22.I[4]
dato_I[4] => registro:reg23.I[4]
dato_I[4] => registro:reg24.I[4]
dato_I[4] => registro:reg25.I[4]
dato_I[4] => registro:reg26.I[4]
dato_I[4] => registro:reg27.I[4]
dato_I[4] => registro:reg28.I[4]
dato_I[4] => registro:reg29.I[4]
dato_I[4] => registro:reg30.I[4]
dato_I[4] => registro:reg31.I[4]
dato_I[5] => registro:reg0.I[5]
dato_I[5] => registro:reg1.I[5]
dato_I[5] => registro:reg2.I[5]
dato_I[5] => registro:reg3.I[5]
dato_I[5] => registro:reg4.I[5]
dato_I[5] => registro:reg5.I[5]
dato_I[5] => registro:reg6.I[5]
dato_I[5] => registro:reg7.I[5]
dato_I[5] => registro:reg8.I[5]
dato_I[5] => registro:reg9.I[5]
dato_I[5] => registro:reg10.I[5]
dato_I[5] => registro:reg11.I[5]
dato_I[5] => registro:reg12.I[5]
dato_I[5] => registro:reg13.I[5]
dato_I[5] => registro:reg14.I[5]
dato_I[5] => registro:reg15.I[5]
dato_I[5] => registro:reg16.I[5]
dato_I[5] => registro:reg17.I[5]
dato_I[5] => registro:reg18.I[5]
dato_I[5] => registro:reg19.I[5]
dato_I[5] => registro:reg20.I[5]
dato_I[5] => registro:reg21.I[5]
dato_I[5] => registro:reg22.I[5]
dato_I[5] => registro:reg23.I[5]
dato_I[5] => registro:reg24.I[5]
dato_I[5] => registro:reg25.I[5]
dato_I[5] => registro:reg26.I[5]
dato_I[5] => registro:reg27.I[5]
dato_I[5] => registro:reg28.I[5]
dato_I[5] => registro:reg29.I[5]
dato_I[5] => registro:reg30.I[5]
dato_I[5] => registro:reg31.I[5]
dato_I[6] => registro:reg0.I[6]
dato_I[6] => registro:reg1.I[6]
dato_I[6] => registro:reg2.I[6]
dato_I[6] => registro:reg3.I[6]
dato_I[6] => registro:reg4.I[6]
dato_I[6] => registro:reg5.I[6]
dato_I[6] => registro:reg6.I[6]
dato_I[6] => registro:reg7.I[6]
dato_I[6] => registro:reg8.I[6]
dato_I[6] => registro:reg9.I[6]
dato_I[6] => registro:reg10.I[6]
dato_I[6] => registro:reg11.I[6]
dato_I[6] => registro:reg12.I[6]
dato_I[6] => registro:reg13.I[6]
dato_I[6] => registro:reg14.I[6]
dato_I[6] => registro:reg15.I[6]
dato_I[6] => registro:reg16.I[6]
dato_I[6] => registro:reg17.I[6]
dato_I[6] => registro:reg18.I[6]
dato_I[6] => registro:reg19.I[6]
dato_I[6] => registro:reg20.I[6]
dato_I[6] => registro:reg21.I[6]
dato_I[6] => registro:reg22.I[6]
dato_I[6] => registro:reg23.I[6]
dato_I[6] => registro:reg24.I[6]
dato_I[6] => registro:reg25.I[6]
dato_I[6] => registro:reg26.I[6]
dato_I[6] => registro:reg27.I[6]
dato_I[6] => registro:reg28.I[6]
dato_I[6] => registro:reg29.I[6]
dato_I[6] => registro:reg30.I[6]
dato_I[6] => registro:reg31.I[6]
dato_I[7] => registro:reg0.I[7]
dato_I[7] => registro:reg1.I[7]
dato_I[7] => registro:reg2.I[7]
dato_I[7] => registro:reg3.I[7]
dato_I[7] => registro:reg4.I[7]
dato_I[7] => registro:reg5.I[7]
dato_I[7] => registro:reg6.I[7]
dato_I[7] => registro:reg7.I[7]
dato_I[7] => registro:reg8.I[7]
dato_I[7] => registro:reg9.I[7]
dato_I[7] => registro:reg10.I[7]
dato_I[7] => registro:reg11.I[7]
dato_I[7] => registro:reg12.I[7]
dato_I[7] => registro:reg13.I[7]
dato_I[7] => registro:reg14.I[7]
dato_I[7] => registro:reg15.I[7]
dato_I[7] => registro:reg16.I[7]
dato_I[7] => registro:reg17.I[7]
dato_I[7] => registro:reg18.I[7]
dato_I[7] => registro:reg19.I[7]
dato_I[7] => registro:reg20.I[7]
dato_I[7] => registro:reg21.I[7]
dato_I[7] => registro:reg22.I[7]
dato_I[7] => registro:reg23.I[7]
dato_I[7] => registro:reg24.I[7]
dato_I[7] => registro:reg25.I[7]
dato_I[7] => registro:reg26.I[7]
dato_I[7] => registro:reg27.I[7]
dato_I[7] => registro:reg28.I[7]
dato_I[7] => registro:reg29.I[7]
dato_I[7] => registro:reg30.I[7]
dato_I[7] => registro:reg31.I[7]
o_r[0] <= mux32_8:mux_fuente.O[0]
o_r[1] <= mux32_8:mux_fuente.O[1]
o_r[2] <= mux32_8:mux_fuente.O[2]
o_r[3] <= mux32_8:mux_fuente.O[3]
o_r[4] <= mux32_8:mux_fuente.O[4]
o_r[5] <= mux32_8:mux_fuente.O[5]
o_r[6] <= mux32_8:mux_fuente.O[6]
o_r[7] <= mux32_8:mux_fuente.O[7]
o_d[0] <= mux32_8:mux_destino.O[0]
o_d[1] <= mux32_8:mux_destino.O[1]
o_d[2] <= mux32_8:mux_destino.O[2]
o_d[3] <= mux32_8:mux_destino.O[3]
o_d[4] <= mux32_8:mux_destino.O[4]
o_d[5] <= mux32_8:mux_destino.O[5]
o_d[6] <= mux32_8:mux_destino.O[6]
o_d[7] <= mux32_8:mux_destino.O[7]


|procesador|archivo_registros:archivo_r|dec5_32:decodificador
sel_w_d[0] => Ram0.RADDR
sel_w_d[1] => Ram0.RADDR1
sel_w_d[2] => Ram0.RADDR2
sel_w_d[3] => Ram0.RADDR3
sel_w_d[4] => Ram0.RADDR4
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
en_w => O.OUTPUTSELECT
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[16] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[17] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[18] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[19] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[20] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[21] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[22] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[23] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[24] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[25] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[26] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[27] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[28] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[29] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[30] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[31] <= O.DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|mux32_8:mux_fuente
sel_read[0] => Equal0.IN9
sel_read[0] => Equal1.IN9
sel_read[0] => Equal2.IN9
sel_read[0] => Equal3.IN9
sel_read[0] => Equal4.IN9
sel_read[0] => Equal5.IN9
sel_read[0] => Equal6.IN9
sel_read[0] => Equal7.IN9
sel_read[0] => Equal8.IN9
sel_read[0] => Equal9.IN9
sel_read[0] => Equal10.IN9
sel_read[0] => Equal11.IN9
sel_read[0] => Equal12.IN9
sel_read[0] => Equal13.IN9
sel_read[0] => Equal14.IN9
sel_read[0] => Equal15.IN9
sel_read[0] => Equal16.IN9
sel_read[0] => Equal17.IN9
sel_read[0] => Equal18.IN9
sel_read[0] => Equal19.IN9
sel_read[0] => Equal20.IN9
sel_read[0] => Equal21.IN9
sel_read[0] => Equal22.IN9
sel_read[0] => Equal23.IN9
sel_read[0] => Equal24.IN9
sel_read[0] => Equal25.IN9
sel_read[0] => Equal26.IN9
sel_read[0] => Equal27.IN9
sel_read[0] => Equal28.IN9
sel_read[0] => Equal29.IN9
sel_read[0] => Equal30.IN9
sel_read[1] => Equal0.IN8
sel_read[1] => Equal1.IN8
sel_read[1] => Equal2.IN8
sel_read[1] => Equal3.IN8
sel_read[1] => Equal4.IN8
sel_read[1] => Equal5.IN8
sel_read[1] => Equal6.IN8
sel_read[1] => Equal7.IN8
sel_read[1] => Equal8.IN8
sel_read[1] => Equal9.IN8
sel_read[1] => Equal10.IN8
sel_read[1] => Equal11.IN8
sel_read[1] => Equal12.IN8
sel_read[1] => Equal13.IN8
sel_read[1] => Equal14.IN8
sel_read[1] => Equal15.IN8
sel_read[1] => Equal16.IN8
sel_read[1] => Equal17.IN8
sel_read[1] => Equal18.IN8
sel_read[1] => Equal19.IN8
sel_read[1] => Equal20.IN8
sel_read[1] => Equal21.IN8
sel_read[1] => Equal22.IN8
sel_read[1] => Equal23.IN8
sel_read[1] => Equal24.IN8
sel_read[1] => Equal25.IN8
sel_read[1] => Equal26.IN8
sel_read[1] => Equal27.IN8
sel_read[1] => Equal28.IN8
sel_read[1] => Equal29.IN8
sel_read[1] => Equal30.IN8
sel_read[2] => Equal0.IN7
sel_read[2] => Equal1.IN7
sel_read[2] => Equal2.IN7
sel_read[2] => Equal3.IN7
sel_read[2] => Equal4.IN7
sel_read[2] => Equal5.IN7
sel_read[2] => Equal6.IN7
sel_read[2] => Equal7.IN7
sel_read[2] => Equal8.IN7
sel_read[2] => Equal9.IN7
sel_read[2] => Equal10.IN7
sel_read[2] => Equal11.IN7
sel_read[2] => Equal12.IN7
sel_read[2] => Equal13.IN7
sel_read[2] => Equal14.IN7
sel_read[2] => Equal15.IN7
sel_read[2] => Equal16.IN7
sel_read[2] => Equal17.IN7
sel_read[2] => Equal18.IN7
sel_read[2] => Equal19.IN7
sel_read[2] => Equal20.IN7
sel_read[2] => Equal21.IN7
sel_read[2] => Equal22.IN7
sel_read[2] => Equal23.IN7
sel_read[2] => Equal24.IN7
sel_read[2] => Equal25.IN7
sel_read[2] => Equal26.IN7
sel_read[2] => Equal27.IN7
sel_read[2] => Equal28.IN7
sel_read[2] => Equal29.IN7
sel_read[2] => Equal30.IN7
sel_read[3] => Equal0.IN6
sel_read[3] => Equal1.IN6
sel_read[3] => Equal2.IN6
sel_read[3] => Equal3.IN6
sel_read[3] => Equal4.IN6
sel_read[3] => Equal5.IN6
sel_read[3] => Equal6.IN6
sel_read[3] => Equal7.IN6
sel_read[3] => Equal8.IN6
sel_read[3] => Equal9.IN6
sel_read[3] => Equal10.IN6
sel_read[3] => Equal11.IN6
sel_read[3] => Equal12.IN6
sel_read[3] => Equal13.IN6
sel_read[3] => Equal14.IN6
sel_read[3] => Equal15.IN6
sel_read[3] => Equal16.IN6
sel_read[3] => Equal17.IN6
sel_read[3] => Equal18.IN6
sel_read[3] => Equal19.IN6
sel_read[3] => Equal20.IN6
sel_read[3] => Equal21.IN6
sel_read[3] => Equal22.IN6
sel_read[3] => Equal23.IN6
sel_read[3] => Equal24.IN6
sel_read[3] => Equal25.IN6
sel_read[3] => Equal26.IN6
sel_read[3] => Equal27.IN6
sel_read[3] => Equal28.IN6
sel_read[3] => Equal29.IN6
sel_read[3] => Equal30.IN6
sel_read[4] => Equal0.IN5
sel_read[4] => Equal1.IN5
sel_read[4] => Equal2.IN5
sel_read[4] => Equal3.IN5
sel_read[4] => Equal4.IN5
sel_read[4] => Equal5.IN5
sel_read[4] => Equal6.IN5
sel_read[4] => Equal7.IN5
sel_read[4] => Equal8.IN5
sel_read[4] => Equal9.IN5
sel_read[4] => Equal10.IN5
sel_read[4] => Equal11.IN5
sel_read[4] => Equal12.IN5
sel_read[4] => Equal13.IN5
sel_read[4] => Equal14.IN5
sel_read[4] => Equal15.IN5
sel_read[4] => Equal16.IN5
sel_read[4] => Equal17.IN5
sel_read[4] => Equal18.IN5
sel_read[4] => Equal19.IN5
sel_read[4] => Equal20.IN5
sel_read[4] => Equal21.IN5
sel_read[4] => Equal22.IN5
sel_read[4] => Equal23.IN5
sel_read[4] => Equal24.IN5
sel_read[4] => Equal25.IN5
sel_read[4] => Equal26.IN5
sel_read[4] => Equal27.IN5
sel_read[4] => Equal28.IN5
sel_read[4] => Equal29.IN5
sel_read[4] => Equal30.IN5
I[0] => O.DATAB
I[1] => O.DATAB
I[2] => O.DATAB
I[3] => O.DATAB
I[4] => O.DATAB
I[5] => O.DATAB
I[6] => O.DATAB
I[7] => O.DATAB
I[8] => O.DATAB
I[9] => O.DATAB
I[10] => O.DATAB
I[11] => O.DATAB
I[12] => O.DATAB
I[13] => O.DATAB
I[14] => O.DATAB
I[15] => O.DATAB
I[16] => O.DATAB
I[17] => O.DATAB
I[18] => O.DATAB
I[19] => O.DATAB
I[20] => O.DATAB
I[21] => O.DATAB
I[22] => O.DATAB
I[23] => O.DATAB
I[24] => O.DATAB
I[25] => O.DATAB
I[26] => O.DATAB
I[27] => O.DATAB
I[28] => O.DATAB
I[29] => O.DATAB
I[30] => O.DATAB
I[31] => O.DATAB
I[32] => O.DATAB
I[33] => O.DATAB
I[34] => O.DATAB
I[35] => O.DATAB
I[36] => O.DATAB
I[37] => O.DATAB
I[38] => O.DATAB
I[39] => O.DATAB
I[40] => O.DATAB
I[41] => O.DATAB
I[42] => O.DATAB
I[43] => O.DATAB
I[44] => O.DATAB
I[45] => O.DATAB
I[46] => O.DATAB
I[47] => O.DATAB
I[48] => O.DATAB
I[49] => O.DATAB
I[50] => O.DATAB
I[51] => O.DATAB
I[52] => O.DATAB
I[53] => O.DATAB
I[54] => O.DATAB
I[55] => O.DATAB
I[56] => O.DATAB
I[57] => O.DATAB
I[58] => O.DATAB
I[59] => O.DATAB
I[60] => O.DATAB
I[61] => O.DATAB
I[62] => O.DATAB
I[63] => O.DATAB
I[64] => O.DATAB
I[65] => O.DATAB
I[66] => O.DATAB
I[67] => O.DATAB
I[68] => O.DATAB
I[69] => O.DATAB
I[70] => O.DATAB
I[71] => O.DATAB
I[72] => O.DATAB
I[73] => O.DATAB
I[74] => O.DATAB
I[75] => O.DATAB
I[76] => O.DATAB
I[77] => O.DATAB
I[78] => O.DATAB
I[79] => O.DATAB
I[80] => O.DATAB
I[81] => O.DATAB
I[82] => O.DATAB
I[83] => O.DATAB
I[84] => O.DATAB
I[85] => O.DATAB
I[86] => O.DATAB
I[87] => O.DATAB
I[88] => O.DATAB
I[89] => O.DATAB
I[90] => O.DATAB
I[91] => O.DATAB
I[92] => O.DATAB
I[93] => O.DATAB
I[94] => O.DATAB
I[95] => O.DATAB
I[96] => O.DATAB
I[97] => O.DATAB
I[98] => O.DATAB
I[99] => O.DATAB
I[100] => O.DATAB
I[101] => O.DATAB
I[102] => O.DATAB
I[103] => O.DATAB
I[104] => O.DATAB
I[105] => O.DATAB
I[106] => O.DATAB
I[107] => O.DATAB
I[108] => O.DATAB
I[109] => O.DATAB
I[110] => O.DATAB
I[111] => O.DATAB
I[112] => O.DATAB
I[113] => O.DATAB
I[114] => O.DATAB
I[115] => O.DATAB
I[116] => O.DATAB
I[117] => O.DATAB
I[118] => O.DATAB
I[119] => O.DATAB
I[120] => O.DATAB
I[121] => O.DATAB
I[122] => O.DATAB
I[123] => O.DATAB
I[124] => O.DATAB
I[125] => O.DATAB
I[126] => O.DATAB
I[127] => O.DATAB
I[128] => O.DATAB
I[129] => O.DATAB
I[130] => O.DATAB
I[131] => O.DATAB
I[132] => O.DATAB
I[133] => O.DATAB
I[134] => O.DATAB
I[135] => O.DATAB
I[136] => O.DATAB
I[137] => O.DATAB
I[138] => O.DATAB
I[139] => O.DATAB
I[140] => O.DATAB
I[141] => O.DATAB
I[142] => O.DATAB
I[143] => O.DATAB
I[144] => O.DATAB
I[145] => O.DATAB
I[146] => O.DATAB
I[147] => O.DATAB
I[148] => O.DATAB
I[149] => O.DATAB
I[150] => O.DATAB
I[151] => O.DATAB
I[152] => O.DATAB
I[153] => O.DATAB
I[154] => O.DATAB
I[155] => O.DATAB
I[156] => O.DATAB
I[157] => O.DATAB
I[158] => O.DATAB
I[159] => O.DATAB
I[160] => O.DATAB
I[161] => O.DATAB
I[162] => O.DATAB
I[163] => O.DATAB
I[164] => O.DATAB
I[165] => O.DATAB
I[166] => O.DATAB
I[167] => O.DATAB
I[168] => O.DATAB
I[169] => O.DATAB
I[170] => O.DATAB
I[171] => O.DATAB
I[172] => O.DATAB
I[173] => O.DATAB
I[174] => O.DATAB
I[175] => O.DATAB
I[176] => O.DATAB
I[177] => O.DATAB
I[178] => O.DATAB
I[179] => O.DATAB
I[180] => O.DATAB
I[181] => O.DATAB
I[182] => O.DATAB
I[183] => O.DATAB
I[184] => O.DATAB
I[185] => O.DATAB
I[186] => O.DATAB
I[187] => O.DATAB
I[188] => O.DATAB
I[189] => O.DATAB
I[190] => O.DATAB
I[191] => O.DATAB
I[192] => O.DATAB
I[193] => O.DATAB
I[194] => O.DATAB
I[195] => O.DATAB
I[196] => O.DATAB
I[197] => O.DATAB
I[198] => O.DATAB
I[199] => O.DATAB
I[200] => O.DATAB
I[201] => O.DATAB
I[202] => O.DATAB
I[203] => O.DATAB
I[204] => O.DATAB
I[205] => O.DATAB
I[206] => O.DATAB
I[207] => O.DATAB
I[208] => O.DATAB
I[209] => O.DATAB
I[210] => O.DATAB
I[211] => O.DATAB
I[212] => O.DATAB
I[213] => O.DATAB
I[214] => O.DATAB
I[215] => O.DATAB
I[216] => O.DATAB
I[217] => O.DATAB
I[218] => O.DATAB
I[219] => O.DATAB
I[220] => O.DATAB
I[221] => O.DATAB
I[222] => O.DATAB
I[223] => O.DATAB
I[224] => O.DATAB
I[225] => O.DATAB
I[226] => O.DATAB
I[227] => O.DATAB
I[228] => O.DATAB
I[229] => O.DATAB
I[230] => O.DATAB
I[231] => O.DATAB
I[232] => O.DATAB
I[233] => O.DATAB
I[234] => O.DATAB
I[235] => O.DATAB
I[236] => O.DATAB
I[237] => O.DATAB
I[238] => O.DATAB
I[239] => O.DATAB
I[240] => O.DATAB
I[241] => O.DATAB
I[242] => O.DATAB
I[243] => O.DATAB
I[244] => O.DATAB
I[245] => O.DATAB
I[246] => O.DATAB
I[247] => O.DATAB
I[248] => O.DATAA
I[249] => O.DATAA
I[250] => O.DATAA
I[251] => O.DATAA
I[252] => O.DATAA
I[253] => O.DATAA
I[254] => O.DATAA
I[255] => O.DATAA
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|mux32_8:mux_destino
sel_read[0] => Equal0.IN9
sel_read[0] => Equal1.IN9
sel_read[0] => Equal2.IN9
sel_read[0] => Equal3.IN9
sel_read[0] => Equal4.IN9
sel_read[0] => Equal5.IN9
sel_read[0] => Equal6.IN9
sel_read[0] => Equal7.IN9
sel_read[0] => Equal8.IN9
sel_read[0] => Equal9.IN9
sel_read[0] => Equal10.IN9
sel_read[0] => Equal11.IN9
sel_read[0] => Equal12.IN9
sel_read[0] => Equal13.IN9
sel_read[0] => Equal14.IN9
sel_read[0] => Equal15.IN9
sel_read[0] => Equal16.IN9
sel_read[0] => Equal17.IN9
sel_read[0] => Equal18.IN9
sel_read[0] => Equal19.IN9
sel_read[0] => Equal20.IN9
sel_read[0] => Equal21.IN9
sel_read[0] => Equal22.IN9
sel_read[0] => Equal23.IN9
sel_read[0] => Equal24.IN9
sel_read[0] => Equal25.IN9
sel_read[0] => Equal26.IN9
sel_read[0] => Equal27.IN9
sel_read[0] => Equal28.IN9
sel_read[0] => Equal29.IN9
sel_read[0] => Equal30.IN9
sel_read[1] => Equal0.IN8
sel_read[1] => Equal1.IN8
sel_read[1] => Equal2.IN8
sel_read[1] => Equal3.IN8
sel_read[1] => Equal4.IN8
sel_read[1] => Equal5.IN8
sel_read[1] => Equal6.IN8
sel_read[1] => Equal7.IN8
sel_read[1] => Equal8.IN8
sel_read[1] => Equal9.IN8
sel_read[1] => Equal10.IN8
sel_read[1] => Equal11.IN8
sel_read[1] => Equal12.IN8
sel_read[1] => Equal13.IN8
sel_read[1] => Equal14.IN8
sel_read[1] => Equal15.IN8
sel_read[1] => Equal16.IN8
sel_read[1] => Equal17.IN8
sel_read[1] => Equal18.IN8
sel_read[1] => Equal19.IN8
sel_read[1] => Equal20.IN8
sel_read[1] => Equal21.IN8
sel_read[1] => Equal22.IN8
sel_read[1] => Equal23.IN8
sel_read[1] => Equal24.IN8
sel_read[1] => Equal25.IN8
sel_read[1] => Equal26.IN8
sel_read[1] => Equal27.IN8
sel_read[1] => Equal28.IN8
sel_read[1] => Equal29.IN8
sel_read[1] => Equal30.IN8
sel_read[2] => Equal0.IN7
sel_read[2] => Equal1.IN7
sel_read[2] => Equal2.IN7
sel_read[2] => Equal3.IN7
sel_read[2] => Equal4.IN7
sel_read[2] => Equal5.IN7
sel_read[2] => Equal6.IN7
sel_read[2] => Equal7.IN7
sel_read[2] => Equal8.IN7
sel_read[2] => Equal9.IN7
sel_read[2] => Equal10.IN7
sel_read[2] => Equal11.IN7
sel_read[2] => Equal12.IN7
sel_read[2] => Equal13.IN7
sel_read[2] => Equal14.IN7
sel_read[2] => Equal15.IN7
sel_read[2] => Equal16.IN7
sel_read[2] => Equal17.IN7
sel_read[2] => Equal18.IN7
sel_read[2] => Equal19.IN7
sel_read[2] => Equal20.IN7
sel_read[2] => Equal21.IN7
sel_read[2] => Equal22.IN7
sel_read[2] => Equal23.IN7
sel_read[2] => Equal24.IN7
sel_read[2] => Equal25.IN7
sel_read[2] => Equal26.IN7
sel_read[2] => Equal27.IN7
sel_read[2] => Equal28.IN7
sel_read[2] => Equal29.IN7
sel_read[2] => Equal30.IN7
sel_read[3] => Equal0.IN6
sel_read[3] => Equal1.IN6
sel_read[3] => Equal2.IN6
sel_read[3] => Equal3.IN6
sel_read[3] => Equal4.IN6
sel_read[3] => Equal5.IN6
sel_read[3] => Equal6.IN6
sel_read[3] => Equal7.IN6
sel_read[3] => Equal8.IN6
sel_read[3] => Equal9.IN6
sel_read[3] => Equal10.IN6
sel_read[3] => Equal11.IN6
sel_read[3] => Equal12.IN6
sel_read[3] => Equal13.IN6
sel_read[3] => Equal14.IN6
sel_read[3] => Equal15.IN6
sel_read[3] => Equal16.IN6
sel_read[3] => Equal17.IN6
sel_read[3] => Equal18.IN6
sel_read[3] => Equal19.IN6
sel_read[3] => Equal20.IN6
sel_read[3] => Equal21.IN6
sel_read[3] => Equal22.IN6
sel_read[3] => Equal23.IN6
sel_read[3] => Equal24.IN6
sel_read[3] => Equal25.IN6
sel_read[3] => Equal26.IN6
sel_read[3] => Equal27.IN6
sel_read[3] => Equal28.IN6
sel_read[3] => Equal29.IN6
sel_read[3] => Equal30.IN6
sel_read[4] => Equal0.IN5
sel_read[4] => Equal1.IN5
sel_read[4] => Equal2.IN5
sel_read[4] => Equal3.IN5
sel_read[4] => Equal4.IN5
sel_read[4] => Equal5.IN5
sel_read[4] => Equal6.IN5
sel_read[4] => Equal7.IN5
sel_read[4] => Equal8.IN5
sel_read[4] => Equal9.IN5
sel_read[4] => Equal10.IN5
sel_read[4] => Equal11.IN5
sel_read[4] => Equal12.IN5
sel_read[4] => Equal13.IN5
sel_read[4] => Equal14.IN5
sel_read[4] => Equal15.IN5
sel_read[4] => Equal16.IN5
sel_read[4] => Equal17.IN5
sel_read[4] => Equal18.IN5
sel_read[4] => Equal19.IN5
sel_read[4] => Equal20.IN5
sel_read[4] => Equal21.IN5
sel_read[4] => Equal22.IN5
sel_read[4] => Equal23.IN5
sel_read[4] => Equal24.IN5
sel_read[4] => Equal25.IN5
sel_read[4] => Equal26.IN5
sel_read[4] => Equal27.IN5
sel_read[4] => Equal28.IN5
sel_read[4] => Equal29.IN5
sel_read[4] => Equal30.IN5
I[0] => O.DATAB
I[1] => O.DATAB
I[2] => O.DATAB
I[3] => O.DATAB
I[4] => O.DATAB
I[5] => O.DATAB
I[6] => O.DATAB
I[7] => O.DATAB
I[8] => O.DATAB
I[9] => O.DATAB
I[10] => O.DATAB
I[11] => O.DATAB
I[12] => O.DATAB
I[13] => O.DATAB
I[14] => O.DATAB
I[15] => O.DATAB
I[16] => O.DATAB
I[17] => O.DATAB
I[18] => O.DATAB
I[19] => O.DATAB
I[20] => O.DATAB
I[21] => O.DATAB
I[22] => O.DATAB
I[23] => O.DATAB
I[24] => O.DATAB
I[25] => O.DATAB
I[26] => O.DATAB
I[27] => O.DATAB
I[28] => O.DATAB
I[29] => O.DATAB
I[30] => O.DATAB
I[31] => O.DATAB
I[32] => O.DATAB
I[33] => O.DATAB
I[34] => O.DATAB
I[35] => O.DATAB
I[36] => O.DATAB
I[37] => O.DATAB
I[38] => O.DATAB
I[39] => O.DATAB
I[40] => O.DATAB
I[41] => O.DATAB
I[42] => O.DATAB
I[43] => O.DATAB
I[44] => O.DATAB
I[45] => O.DATAB
I[46] => O.DATAB
I[47] => O.DATAB
I[48] => O.DATAB
I[49] => O.DATAB
I[50] => O.DATAB
I[51] => O.DATAB
I[52] => O.DATAB
I[53] => O.DATAB
I[54] => O.DATAB
I[55] => O.DATAB
I[56] => O.DATAB
I[57] => O.DATAB
I[58] => O.DATAB
I[59] => O.DATAB
I[60] => O.DATAB
I[61] => O.DATAB
I[62] => O.DATAB
I[63] => O.DATAB
I[64] => O.DATAB
I[65] => O.DATAB
I[66] => O.DATAB
I[67] => O.DATAB
I[68] => O.DATAB
I[69] => O.DATAB
I[70] => O.DATAB
I[71] => O.DATAB
I[72] => O.DATAB
I[73] => O.DATAB
I[74] => O.DATAB
I[75] => O.DATAB
I[76] => O.DATAB
I[77] => O.DATAB
I[78] => O.DATAB
I[79] => O.DATAB
I[80] => O.DATAB
I[81] => O.DATAB
I[82] => O.DATAB
I[83] => O.DATAB
I[84] => O.DATAB
I[85] => O.DATAB
I[86] => O.DATAB
I[87] => O.DATAB
I[88] => O.DATAB
I[89] => O.DATAB
I[90] => O.DATAB
I[91] => O.DATAB
I[92] => O.DATAB
I[93] => O.DATAB
I[94] => O.DATAB
I[95] => O.DATAB
I[96] => O.DATAB
I[97] => O.DATAB
I[98] => O.DATAB
I[99] => O.DATAB
I[100] => O.DATAB
I[101] => O.DATAB
I[102] => O.DATAB
I[103] => O.DATAB
I[104] => O.DATAB
I[105] => O.DATAB
I[106] => O.DATAB
I[107] => O.DATAB
I[108] => O.DATAB
I[109] => O.DATAB
I[110] => O.DATAB
I[111] => O.DATAB
I[112] => O.DATAB
I[113] => O.DATAB
I[114] => O.DATAB
I[115] => O.DATAB
I[116] => O.DATAB
I[117] => O.DATAB
I[118] => O.DATAB
I[119] => O.DATAB
I[120] => O.DATAB
I[121] => O.DATAB
I[122] => O.DATAB
I[123] => O.DATAB
I[124] => O.DATAB
I[125] => O.DATAB
I[126] => O.DATAB
I[127] => O.DATAB
I[128] => O.DATAB
I[129] => O.DATAB
I[130] => O.DATAB
I[131] => O.DATAB
I[132] => O.DATAB
I[133] => O.DATAB
I[134] => O.DATAB
I[135] => O.DATAB
I[136] => O.DATAB
I[137] => O.DATAB
I[138] => O.DATAB
I[139] => O.DATAB
I[140] => O.DATAB
I[141] => O.DATAB
I[142] => O.DATAB
I[143] => O.DATAB
I[144] => O.DATAB
I[145] => O.DATAB
I[146] => O.DATAB
I[147] => O.DATAB
I[148] => O.DATAB
I[149] => O.DATAB
I[150] => O.DATAB
I[151] => O.DATAB
I[152] => O.DATAB
I[153] => O.DATAB
I[154] => O.DATAB
I[155] => O.DATAB
I[156] => O.DATAB
I[157] => O.DATAB
I[158] => O.DATAB
I[159] => O.DATAB
I[160] => O.DATAB
I[161] => O.DATAB
I[162] => O.DATAB
I[163] => O.DATAB
I[164] => O.DATAB
I[165] => O.DATAB
I[166] => O.DATAB
I[167] => O.DATAB
I[168] => O.DATAB
I[169] => O.DATAB
I[170] => O.DATAB
I[171] => O.DATAB
I[172] => O.DATAB
I[173] => O.DATAB
I[174] => O.DATAB
I[175] => O.DATAB
I[176] => O.DATAB
I[177] => O.DATAB
I[178] => O.DATAB
I[179] => O.DATAB
I[180] => O.DATAB
I[181] => O.DATAB
I[182] => O.DATAB
I[183] => O.DATAB
I[184] => O.DATAB
I[185] => O.DATAB
I[186] => O.DATAB
I[187] => O.DATAB
I[188] => O.DATAB
I[189] => O.DATAB
I[190] => O.DATAB
I[191] => O.DATAB
I[192] => O.DATAB
I[193] => O.DATAB
I[194] => O.DATAB
I[195] => O.DATAB
I[196] => O.DATAB
I[197] => O.DATAB
I[198] => O.DATAB
I[199] => O.DATAB
I[200] => O.DATAB
I[201] => O.DATAB
I[202] => O.DATAB
I[203] => O.DATAB
I[204] => O.DATAB
I[205] => O.DATAB
I[206] => O.DATAB
I[207] => O.DATAB
I[208] => O.DATAB
I[209] => O.DATAB
I[210] => O.DATAB
I[211] => O.DATAB
I[212] => O.DATAB
I[213] => O.DATAB
I[214] => O.DATAB
I[215] => O.DATAB
I[216] => O.DATAB
I[217] => O.DATAB
I[218] => O.DATAB
I[219] => O.DATAB
I[220] => O.DATAB
I[221] => O.DATAB
I[222] => O.DATAB
I[223] => O.DATAB
I[224] => O.DATAB
I[225] => O.DATAB
I[226] => O.DATAB
I[227] => O.DATAB
I[228] => O.DATAB
I[229] => O.DATAB
I[230] => O.DATAB
I[231] => O.DATAB
I[232] => O.DATAB
I[233] => O.DATAB
I[234] => O.DATAB
I[235] => O.DATAB
I[236] => O.DATAB
I[237] => O.DATAB
I[238] => O.DATAB
I[239] => O.DATAB
I[240] => O.DATAB
I[241] => O.DATAB
I[242] => O.DATAB
I[243] => O.DATAB
I[244] => O.DATAB
I[245] => O.DATAB
I[246] => O.DATAB
I[247] => O.DATAB
I[248] => O.DATAA
I[249] => O.DATAA
I[250] => O.DATAA
I[251] => O.DATAA
I[252] => O.DATAA
I[253] => O.DATAA
I[254] => O.DATAA
I[255] => O.DATAA
O[0] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= O.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= O.DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg0
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg1
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg2
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg3
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg4
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg5
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg6
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg7
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg8
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg9
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg10
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg11
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg12
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg13
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg14
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg15
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg16
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg17
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg18
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg19
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg20
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg21
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg22
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg23
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg24
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg25
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg26
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg27
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg28
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg29
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg30
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|archivo_registros:archivo_r|registro:reg31
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|ALU:A_L_U
A[0] => Add0.IN8
A[0] => Add1.IN16
A[0] => F_aux.IN0
A[0] => F_aux.IN0
A[0] => F_aux.IN0
A[0] => Mux7.IN7
A[0] => Mux8.IN6
A[1] => Add0.IN7
A[1] => Add1.IN15
A[1] => F_aux.IN0
A[1] => F_aux.IN0
A[1] => F_aux.IN0
A[1] => Mux6.IN7
A[1] => Mux8.IN7
A[1] => Mux7.IN5
A[2] => Add0.IN6
A[2] => Add1.IN14
A[2] => F_aux.IN0
A[2] => F_aux.IN0
A[2] => F_aux.IN0
A[2] => Mux5.IN7
A[2] => Mux7.IN6
A[2] => Mux6.IN5
A[3] => Add0.IN5
A[3] => Add1.IN13
A[3] => F_aux.IN0
A[3] => F_aux.IN0
A[3] => F_aux.IN0
A[3] => Mux4.IN7
A[3] => Mux6.IN6
A[3] => Mux5.IN5
A[4] => Add0.IN4
A[4] => Add1.IN12
A[4] => F_aux.IN0
A[4] => F_aux.IN0
A[4] => F_aux.IN0
A[4] => Mux3.IN7
A[4] => Mux5.IN6
A[4] => Mux4.IN5
A[5] => Add0.IN3
A[5] => Add1.IN11
A[5] => F_aux.IN0
A[5] => F_aux.IN0
A[5] => F_aux.IN0
A[5] => Mux2.IN7
A[5] => Mux4.IN6
A[5] => Mux3.IN5
A[6] => Add0.IN2
A[6] => Add1.IN10
A[6] => F_aux.IN0
A[6] => F_aux.IN0
A[6] => F_aux.IN0
A[6] => Mux1.IN7
A[6] => Mux3.IN6
A[6] => Mux2.IN5
A[7] => Add0.IN1
A[7] => Add1.IN9
A[7] => F_aux.IN0
A[7] => F_aux.IN0
A[7] => F_aux.IN0
A[7] => Mux0.IN7
A[7] => Mux2.IN6
A[7] => Mux1.IN6
B[0] => Add0.IN16
B[0] => F_aux.IN1
B[0] => F_aux.IN1
B[0] => F_aux.IN1
B[0] => Add1.IN8
B[1] => Add0.IN15
B[1] => F_aux.IN1
B[1] => F_aux.IN1
B[1] => F_aux.IN1
B[1] => Add1.IN7
B[2] => Add0.IN14
B[2] => F_aux.IN1
B[2] => F_aux.IN1
B[2] => F_aux.IN1
B[2] => Add1.IN6
B[3] => Add0.IN13
B[3] => F_aux.IN1
B[3] => F_aux.IN1
B[3] => F_aux.IN1
B[3] => Add1.IN5
B[4] => Add0.IN12
B[4] => F_aux.IN1
B[4] => F_aux.IN1
B[4] => F_aux.IN1
B[4] => Add1.IN4
B[5] => Add0.IN11
B[5] => F_aux.IN1
B[5] => F_aux.IN1
B[5] => F_aux.IN1
B[5] => Add1.IN3
B[6] => Add0.IN10
B[6] => F_aux.IN1
B[6] => F_aux.IN1
B[6] => F_aux.IN1
B[6] => Add1.IN2
B[7] => Add0.IN9
B[7] => F_aux.IN1
B[7] => F_aux.IN1
B[7] => F_aux.IN1
B[7] => Add1.IN1
SEL[0] => Mux0.IN10
SEL[0] => Mux1.IN10
SEL[0] => Mux2.IN10
SEL[0] => Mux3.IN10
SEL[0] => Mux4.IN10
SEL[0] => Mux5.IN10
SEL[0] => Mux6.IN10
SEL[0] => Mux7.IN10
SEL[0] => Mux8.IN10
SEL[1] => Mux0.IN9
SEL[1] => Mux1.IN9
SEL[1] => Mux2.IN9
SEL[1] => Mux3.IN9
SEL[1] => Mux4.IN9
SEL[1] => Mux5.IN9
SEL[1] => Mux6.IN9
SEL[1] => Mux7.IN9
SEL[1] => Mux8.IN9
SEL[2] => Mux0.IN8
SEL[2] => Mux1.IN8
SEL[2] => Mux2.IN8
SEL[2] => Mux3.IN8
SEL[2] => Mux4.IN8
SEL[2] => Mux5.IN8
SEL[2] => Mux6.IN8
SEL[2] => Mux7.IN8
SEL[2] => Mux8.IN8
F[0] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE
N <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
C <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|procesador|registro:puertoB
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clk => q_aux[4].CLK
clk => q_aux[5].CLK
clk => q_aux[6].CLK
clk => q_aux[7].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
clr => q_aux[4].ACLR
clr => q_aux[5].ACLR
clr => q_aux[6].ACLR
clr => q_aux[7].ACLR
en => q_aux[7].ENA
en => q_aux[6].ENA
en => q_aux[5].ENA
en => q_aux[4].ENA
en => q_aux[3].ENA
en => q_aux[2].ENA
en => q_aux[1].ENA
en => q_aux[0].ENA
I[0] => Mux7.IN1
I[1] => Mux6.IN0
I[2] => Mux5.IN0
I[3] => Mux4.IN0
I[4] => Mux3.IN0
I[5] => Mux2.IN0
I[6] => Mux1.IN0
I[7] => Mux0.IN1
S[0] => Mux0.IN3
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN3
S[1] => Mux0.IN2
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN2
Q[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= q_aux[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= q_aux[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= q_aux[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= q_aux[7].DB_MAX_OUTPUT_PORT_TYPE


|procesador|sreg:registro_s
clk => q_aux.CLK
clr => q_aux.ACLR
en => q_aux.ENA
I => q_aux.DATAIN
Q <= q_aux.DB_MAX_OUTPUT_PORT_TYPE


|procesador|RAM:R_A_M
clk => dato~20.CLK
clk => dato~0.CLK
clk => dato~1.CLK
clk => dato~2.CLK
clk => dato~3.CLK
clk => dato~4.CLK
clk => dato~5.CLK
clk => dato~6.CLK
clk => dato~7.CLK
clk => dato~8.CLK
clk => dato~9.CLK
clk => dato~10.CLK
clk => dato~11.CLK
clk => dato~12.CLK
clk => dato~13.CLK
clk => dato~14.CLK
clk => dato~15.CLK
clk => dato~16.CLK
clk => dato~17.CLK
clk => dato~18.CLK
clk => dato~19.CLK
clk => dato.CLK0
we => dato~20.DATAIN
we => dato.WE
A[0] => dato~3.DATAIN
A[0] => dato.WADDR
A[0] => dato.RADDR
A[1] => dato~2.DATAIN
A[1] => dato.WADDR1
A[1] => dato.RADDR1
A[2] => dato~1.DATAIN
A[2] => dato.WADDR2
A[2] => dato.RADDR2
A[3] => dato~0.DATAIN
A[3] => dato.WADDR3
A[3] => dato.RADDR3
WD[0] => dato~19.DATAIN
WD[0] => dato.DATAIN
WD[1] => dato~18.DATAIN
WD[1] => dato.DATAIN1
WD[2] => dato~17.DATAIN
WD[2] => dato.DATAIN2
WD[3] => dato~16.DATAIN
WD[3] => dato.DATAIN3
WD[4] => dato~15.DATAIN
WD[4] => dato.DATAIN4
WD[5] => dato~14.DATAIN
WD[5] => dato.DATAIN5
WD[6] => dato~13.DATAIN
WD[6] => dato.DATAIN6
WD[7] => dato~12.DATAIN
WD[7] => dato.DATAIN7
WD[8] => dato~11.DATAIN
WD[8] => dato.DATAIN8
WD[9] => dato~10.DATAIN
WD[9] => dato.DATAIN9
WD[10] => dato~9.DATAIN
WD[10] => dato.DATAIN10
WD[11] => dato~8.DATAIN
WD[11] => dato.DATAIN11
WD[12] => dato~7.DATAIN
WD[12] => dato.DATAIN12
WD[13] => dato~6.DATAIN
WD[13] => dato.DATAIN13
WD[14] => dato~5.DATAIN
WD[14] => dato.DATAIN14
WD[15] => dato~4.DATAIN
WD[15] => dato.DATAIN15
RD[0] <= dato.DATAOUT
RD[1] <= dato.DATAOUT1
RD[2] <= dato.DATAOUT2
RD[3] <= dato.DATAOUT3
RD[4] <= dato.DATAOUT4
RD[5] <= dato.DATAOUT5
RD[6] <= dato.DATAOUT6
RD[7] <= dato.DATAOUT7
RD[8] <= dato.DATAOUT8
RD[9] <= dato.DATAOUT9
RD[10] <= dato.DATAOUT10
RD[11] <= dato.DATAOUT11
RD[12] <= dato.DATAOUT12
RD[13] <= dato.DATAOUT13
RD[14] <= dato.DATAOUT14
RD[15] <= dato.DATAOUT15


|procesador|stack_p:stack
clk => q_aux[0].CLK
clk => q_aux[1].CLK
clk => q_aux[2].CLK
clk => q_aux[3].CLK
clr => q_aux[0].ACLR
clr => q_aux[1].ACLR
clr => q_aux[2].ACLR
clr => q_aux[3].ACLR
I_sp[0] => q_aux[0].DATAIN
I_sp[1] => q_aux[1].DATAIN
I_sp[2] => q_aux[2].DATAIN
I_sp[3] => q_aux[3].DATAIN
O_sp[0] <= q_aux[0].DB_MAX_OUTPUT_PORT_TYPE
O_sp[1] <= q_aux[1].DB_MAX_OUTPUT_PORT_TYPE
O_sp[2] <= q_aux[2].DB_MAX_OUTPUT_PORT_TYPE
O_sp[3] <= q_aux[3].DB_MAX_OUTPUT_PORT_TYPE


