Release 7.1.04i - xst H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 4.27 s | Elapsed : 0.00 / 3.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 4.27 s | Elapsed : 0.00 / 3.00 s
 
--> Reading design: hd_gen_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "hd_gen_module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "hd_gen_module"
Output Format                      : NGC
Target Device                      : xc2vp20-5-ff896

---- Source Options
Top Module Name                    : hd_gen_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 50
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : hd_gen_module.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/crc.vhd" in Library work.
Architecture pack_crc of Entity pack_crc is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/rocketio.vhd" in Library work.
Architecture behavioral of Entity rocketio is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/pack_reverse_bit_order.vhd" in Library work.
Architecture pack_reverse_bit_order of Entity pack_reverse_bit_order is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/scram20.vhd" in Library work.
Architecture archscram of Entity scram20 is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/system_parameters.vhd" in Library work.
Architecture behavioral of Entity system_parameters is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/crc_inserter.vhd" in Library work.
Architecture behavioral of Entity crc_inserter is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/luma_fir_12bit.vhd" in Library work.
Architecture behavioral of Entity luma_fir_12bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/chroma_fir_12bit.vhd" in Library work.
Architecture behavioral of Entity chroma_fir_12bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/colorbar_generator.vhd" in Library work.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/colorbar_generator.vhd" Line 67. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/colorbar_generator.vhd" Line 73. Choice conv_std_logic_vector is not a locally static expression.
Architecture behavioral of Entity colorbar_generator is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/color_generator.vhd" in Library work.
Architecture behavioral of Entity color_generator is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/luma_chroma_fir_12bit.vhd" in Library work.
Architecture behavioral of Entity luma_chroma_fir_12bit is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/checkfield_generator.vhd" in Library work.
Architecture behavioral of Entity checkfield_generator is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/system_generator.vhd" in Library work.
Architecture behavioral of Entity system_generator is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/scram20_top.vhd" in Library work.
Architecture behavior of Entity scram20_top is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/os_controller_v2.vhd" in Library work.
Architecture behavioral of Entity os_controller is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/rocket_io_top.vhd" in Library work.
Architecture behavioral of Entity rocket_io_top is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/serial_interface.vhd" in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/channel_controller.vhd" in Library work.
Architecture behavioral of Entity channel_controller is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/video_generator.vhd" in Library work.
Architecture behavioral of Entity video_generator is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/frame_sync_delay.vhd" in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/period_dual_count.vhd" in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/glitch_remover.vhd" in Library work.
Architecture behavioral of Entity glitch_remover is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/master_reset_delay.vhd" in Library work.
Architecture behavioral of Entity master_reset_delay is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/sync_genlock_regen.vhd" in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/HD_Gen_Channel.vhd" in Library work.
Architecture behavioral of Entity hd_gen_channel is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/led_latch.vhd" in Library work.
Architecture behavioral of Entity led_latch is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/SDHD_module_v2/HD_Gen_Module.vhd" in Library work.
Architecture behavioral of Entity hd_gen_module is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hd_gen_module> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/HD_Gen_Module.vhd" line 390: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/HD_Gen_Module.vhd" line 399: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/HD_Gen_Module.vhd" line 447: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/HD_Gen_Module.vhd" line 454: Generating a Black Box for component <BUFG>.
WARNING:Xst:1542 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/HD_Gen_Module.vhd" line 464: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/HD_Gen_Module.vhd" line 464: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/HD_Gen_Module.vhd" line 464: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/HD_Gen_Module.vhd" line 482: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/HD_Gen_Module.vhd" line 482: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/HD_Gen_Module.vhd" line 482: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/HD_Gen_Module.vhd" line 500: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/HD_Gen_Module.vhd" line 500: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/HD_Gen_Module.vhd" line 500: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/HD_Gen_Module.vhd" line 577: Unconnected output port 'debug_o' of component 'HD_Gen_Channel'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/HD_Gen_Module.vhd" line 636: Unconnected output port 'debug_o' of component 'HD_Gen_Channel'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/HD_Gen_Module.vhd" line 665: Unconnected output port 'debug_o' of component 'HD_Gen_Channel'.
Entity <hd_gen_module> analyzed. Unit <hd_gen_module> generated.

Analyzing Entity <glitch_remover> (Architecture <behavioral>).
Entity <glitch_remover> analyzed. Unit <glitch_remover> generated.

Analyzing Entity <master_reset_delay> (Architecture <behavioral>).
Entity <master_reset_delay> analyzed. Unit <master_reset_delay> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count.0> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count.0> analyzed. Unit <period_dual_count.0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count.3> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
	tick_val1 = 183
	tick_val2 = 1
Entity <period_dual_count.3> analyzed. Unit <period_dual_count.3> generated.

Analyzing generic Entity <sync_genlock_regen.1> (Architecture <behavioral>).
	count_val1 = 3146
	count_val2 = 3150
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen.1> analyzed. Unit <sync_genlock_regen.1> generated.

Analyzing generic Entity <period_dual_count.4> (Architecture <behavioral>).
	count_val1 = 3146
	count_val2 = 3150
	bits1 = 12
	bits2 = 12
	tick_val1 = 183
	tick_val2 = 1
Entity <period_dual_count.4> analyzed. Unit <period_dual_count.4> generated.

Analyzing generic Entity <sync_genlock_regen.2> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen.2> analyzed. Unit <sync_genlock_regen.2> generated.

Analyzing generic Entity <period_dual_count.5> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
	tick_val1 = 183
	tick_val2 = 1
Entity <period_dual_count.5> analyzed. Unit <period_dual_count.5> generated.

Analyzing Entity <HD_Gen_Channel> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/HD_Gen_Channel.vhd" line 161: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/HD_Gen_Channel.vhd" line 173: Unconnected output port 'use_f1485_o' of component 'channel_controller'.
Entity <HD_Gen_Channel> analyzed. Unit <HD_Gen_Channel> generated.

Analyzing Entity <channel_controller> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/channel_controller.vhd" line 162: The following signals are missing in the process sensitivity list:
   command_timing, command_system.
WARNING:Xst:819 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/channel_controller.vhd" line 263: The following signals are missing in the process sensitivity list:
   actual_timing, actual_pattern, actual_system, mute.
WARNING:Xst:819 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/channel_controller.vhd" line 286: The following signals are missing in the process sensitivity list:
   actual_timing_var_clk, actual_pattern_var_clk.
Entity <channel_controller> analyzed. Unit <channel_controller> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <video_generator> (Architecture <behavioral>).
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/video_generator.vhd" line 302: Unconnected output port 'color_system_o' of component 'colorbar_generator'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/video_generator.vhd" line 451: Unconnected output port 'line_o' of component 'system_generator'.
Entity <video_generator> analyzed. Unit <video_generator> generated.

Analyzing Entity <colorbar_generator> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <end_color_index> in unit <colorbar_generator> never changes during circuit operation. The register is replaced by logic.
Entity <colorbar_generator> analyzed. Unit <colorbar_generator> generated.

Analyzing Entity <color_generator> (Architecture <behavioral>).
Entity <color_generator> analyzed. Unit <color_generator> generated.

Analyzing Entity <luma_chroma_fir_12bit> (Architecture <behavioral>).
Entity <luma_chroma_fir_12bit> analyzed. Unit <luma_chroma_fir_12bit> generated.

Analyzing Entity <luma_fir_12bit> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/luma_fir_12bit.vhd" line 127: Generating a Black Box for component <MULT18X18>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/luma_fir_12bit.vhd" line 137: Generating a Black Box for component <MULT18X18>.
Entity <luma_fir_12bit> analyzed. Unit <luma_fir_12bit> generated.

Analyzing Entity <chroma_fir_12bit> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/chroma_fir_12bit.vhd" line 168: Generating a Black Box for component <MULT18X18>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/chroma_fir_12bit.vhd" line 177: Generating a Black Box for component <MULT18X18>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/chroma_fir_12bit.vhd" line 186: Generating a Black Box for component <MULT18X18>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/chroma_fir_12bit.vhd" line 195: Generating a Black Box for component <MULT18X18>.
Entity <chroma_fir_12bit> analyzed. Unit <chroma_fir_12bit> generated.

Analyzing Entity <checkfield_generator> (Architecture <behavioral>).
Entity <checkfield_generator> analyzed. Unit <checkfield_generator> generated.

Analyzing Entity <system_generator> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/system_generator.vhd" line 205: The following signals are missing in the process sensitivity list:
   hb2s.
WARNING:Xst:819 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/system_generator.vhd" line 340: The following signals are missing in the process sensitivity list:
   f_start.
INFO:Xst:1304 - Contents of register <XYZ<1>> in unit <system_generator> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <XYZ<0>> in unit <system_generator> never changes during circuit operation. The register is replaced by logic.
Entity <system_generator> analyzed. Unit <system_generator> generated.

Analyzing Entity <system_parameters> (Architecture <behavioral>).
Entity <system_parameters> analyzed. Unit <system_parameters> generated.

Analyzing Entity <crc_inserter> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/crc_inserter.vhd" line 127: The following signals are missing in the process sensitivity list:
   luma_i, chroma_i.
Entity <crc_inserter> analyzed. Unit <crc_inserter> generated.

Analyzing Entity <scram20_top> (Architecture <behavior>).
Entity <scram20_top> analyzed. Unit <scram20_top> generated.

Analyzing Entity <scram20> (Architecture <archscram>).
Entity <scram20> analyzed. Unit <scram20> generated.

Analyzing Entity <os_controller> (Architecture <behavioral>).
Entity <os_controller> analyzed. Unit <os_controller> generated.

Analyzing Entity <rocket_io_top> (Architecture <behavioral>).
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/rocket_io_top.vhd" line 96: Unconnected output port 'RXBUFSTATUS_OUT' of component 'rocketio'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/rocket_io_top.vhd" line 96: Unconnected output port 'RXDATA_OUT' of component 'rocketio'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/rocket_io_top.vhd" line 96: Unconnected output port 'RXRECCLK_OUT' of component 'rocketio'.
Entity <rocket_io_top> analyzed. Unit <rocket_io_top> generated.

Analyzing Entity <rocketio> (Architecture <behavioral>).
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/rocketio.vhd" line 187: Unconnected output port 'CHBONDDONE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/rocketio.vhd" line 187: Unconnected output port 'CHBONDO' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/rocketio.vhd" line 187: Unconnected output port 'CONFIGOUT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/rocketio.vhd" line 187: Unconnected output port 'RXCHARISCOMMA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/rocketio.vhd" line 187: Unconnected output port 'RXCHECKINGCRC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/rocketio.vhd" line 187: Unconnected output port 'RXCLKCORCNT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/rocketio.vhd" line 187: Unconnected output port 'RXCOMMADET' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/rocketio.vhd" line 187: Unconnected output port 'RXCRCERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/rocketio.vhd" line 187: Unconnected output port 'RXDISPERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/rocketio.vhd" line 187: Unconnected output port 'RXLOSSOFSYNC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/rocketio.vhd" line 187: Unconnected output port 'RXNOTINTABLE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/rocketio.vhd" line 187: Unconnected output port 'RXREALIGN' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/rocketio.vhd" line 187: Unconnected output port 'TXKERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/rocketio.vhd" line 187: Unconnected output port 'TXRUNDISP' of component 'GT_CUSTOM'.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/SDHD_module_v2/rocketio.vhd" line 187: Generating a Black Box for component <GT_CUSTOM>.
Entity <rocketio> analyzed. Unit <rocketio> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <led_latch> (Architecture <behavioral>).
Entity <led_latch> analyzed. Unit <led_latch> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <bypassl> in unit <scram20> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <rocketio>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/rocketio.vhd".
WARNING:Xst:646 - Signal <RXCHARISK_float> is assigned but never used.
WARNING:Xst:646 - Signal <RXRUNDISP_float> is assigned but never used.
WARNING:Xst:646 - Signal <RXDATA_float> is assigned but never used.
Unit <rocketio> synthesized.


Synthesizing Unit <scram20>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/scram20.vhd".
    Found 1-bit xor2 for signal <$n0001> created at line 226.
    Found 1-bit xor2 for signal <$n0002> created at line 228.
    Found 1-bit xor2 for signal <$n0003> created at line 230.
    Found 1-bit xor2 for signal <$n0004> created at line 232.
    Found 1-bit xor2 for signal <$n0005> created at line 164.
    Found 1-bit xor6 for signal <$n0006> created at line 138.
    Found 1-bit xor5 for signal <$n0007> created at line 141.
    Found 1-bit xor5 for signal <$n0008> created at line 143.
    Found 1-bit xor5 for signal <$n0009> created at line 145.
    Found 1-bit xor5 for signal <$n0010> created at line 147.
    Found 1-bit xor4 for signal <$n0011> created at line 149.
    Found 1-bit xor3 for signal <$n0012> created at line 151.
    Found 1-bit xor3 for signal <$n0013> created at line 152.
    Found 1-bit xor4 for signal <$n0014> created at line 153.
    Found 1-bit xor2 for signal <$n0015> created at line 234.
    Found 1-bit xor2 for signal <$n0016> created at line 236.
    Found 1-bit xor2 for signal <$n0017> created at line 238.
    Found 1-bit xor2 for signal <$n0018> created at line 240.
    Found 1-bit xor2 for signal <$n0019> created at line 242.
    Found 1-bit xor2 for signal <$n0020> created at line 243.
    Found 1-bit xor2 for signal <$n0021> created at line 244.
    Found 1-bit xor2 for signal <$n0022> created at line 245.
    Found 1-bit xor4 for signal <$n0023> created at line 154.
    Found 1-bit xor2 for signal <$n0024> created at line 246.
    Found 1-bit xor3 for signal <$n0025> created at line 155.
    Found 1-bit xor2 for signal <$n0026> created at line 247.
    Found 1-bit xor3 for signal <$n0027> created at line 156.
    Found 1-bit xor3 for signal <$n0028> created at line 157.
    Found 1-bit xor2 for signal <$n0029> created at line 158.
    Found 1-bit xor3 for signal <$n0030> created at line 159.
    Found 1-bit xor2 for signal <$n0031> created at line 160.
    Found 1-bit xor2 for signal <$n0032> created at line 161.
    Found 1-bit xor2 for signal <$n0033> created at line 162.
    Found 1-bit xor2 for signal <$n0034> created at line 163.
    Found 1-bit xor2 for signal <$n0035> created at line 248.
    Found 1-bit xor2 for signal <$n0036> created at line 211.
    Found 1-bit xor2 for signal <$n0037> created at line 214.
    Found 1-bit xor2 for signal <$n0038> created at line 217.
    Found 1-bit xor2 for signal <$n0039> created at line 220.
    Found 1-bit xor16 for signal <$n0040> created at line 223.
    Found 1-bit xor2 for signal <$n0041> created at line 164.
    Found 1-bit xor2 for signal <$n0042> created at line 138.
    Found 1-bit xor2 for signal <$n0044> created at line 138.
    Found 1-bit xor2 for signal <$n0045> created at line 141.
    Found 1-bit xor2 for signal <$n0046> created at line 141.
    Found 1-bit xor2 for signal <$n0047> created at line 141.
    Found 1-bit xor2 for signal <$n0048> created at line 143.
    Found 1-bit xor2 for signal <$n0049> created at line 143.
    Found 1-bit xor2 for signal <$n0050> created at line 145.
    Found 1-bit xor2 for signal <$n0051> created at line 147.
    Found 1-bit xor2 for signal <$n0052> created at line 147.
    Found 1-bit xor2 for signal <$n0055> created at line 151.
    Found 1-bit xor2 for signal <$n0056> created at line 152.
    Found 1-bit xor2 for signal <$n0058> created at line 153.
    Found 1-bit xor2 for signal <$n0059> created at line 153.
    Found 1-bit xor2 for signal <$n0061> created at line 154.
    Found 20-bit register for signal <A>.
    Found 20-bit register for signal <B_delayed_1>.
    Found 20-bit register for signal <B_delayed_2>.
    Found 20-bit register for signal <B_delayed_3>.
    Found 20-bit register for signal <dout>.
    Found 20-bit register for signal <N>.
    Found 20-bit register for signal <N2>.
    Found 20-bit register for signal <S>.
    Summary:
	inferred 160 D-type flip-flop(s).
	inferred  15 Xor(s).
Unit <scram20> synthesized.


Synthesizing Unit <crc_inserter>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/crc_inserter.vhd".
    Found 10-bit register for signal <chroma_o>.
    Found 10-bit register for signal <luma_o>.
    Found 1-bit xor2 for signal <$n0001> created at line 73.
    Found 1-bit xor2 for signal <$n0002> created at line 74.
    Found 1-bit xor2 for signal <$n0003> created at line 75.
    Found 1-bit xor2 for signal <$n0004> created at line 76.
    Found 1-bit xor2 for signal <$n0005> created at line 77.
    Found 1-bit xor3 for signal <$n0006> created at line 78.
    Found 1-bit xor3 for signal <$n0007> created at line 79.
    Found 1-bit xor3 for signal <$n0008> created at line 80.
    Found 1-bit xor3 for signal <$n0009> created at line 81.
    Found 1-bit xor3 for signal <$n0010> created at line 82.
    Found 1-bit xor3 for signal <$n0011> created at line 83.
    Found 1-bit xor3 for signal <$n0012> created at line 84.
    Found 1-bit xor3 for signal <$n0013> created at line 85.
    Found 1-bit xor3 for signal <$n0014> created at line 86.
    Found 1-bit xor2 for signal <$n0015> created at line 87.
    Found 1-bit xor2 for signal <$n0017> created at line 73.
    Found 1-bit xor2 for signal <$n0018> created at line 74.
    Found 1-bit xor2 for signal <$n0019> created at line 75.
    Found 1-bit xor2 for signal <$n0020> created at line 76.
    Found 1-bit xor2 for signal <$n0021> created at line 77.
    Found 1-bit xor3 for signal <$n0022> created at line 78.
    Found 1-bit xor3 for signal <$n0023> created at line 79.
    Found 1-bit xor3 for signal <$n0024> created at line 80.
    Found 1-bit xor3 for signal <$n0025> created at line 81.
    Found 1-bit xor3 for signal <$n0026> created at line 82.
    Found 1-bit xor3 for signal <$n0027> created at line 83.
    Found 1-bit xor3 for signal <$n0028> created at line 84.
    Found 1-bit xor3 for signal <$n0029> created at line 85.
    Found 1-bit xor3 for signal <$n0030> created at line 86.
    Found 1-bit xor2 for signal <$n0031> created at line 87.
    Found 1-bit 4-to-1 multiplexer for signal <$n0045>.
    Found 18-bit 4-to-1 multiplexer for signal <$n0046>.
    Found 18-bit 4-to-1 multiplexer for signal <$n0050>.
    Found 1-bit xor2 for signal <$n0054> created at line 87.
    Found 1-bit xor2 for signal <$n0055> created at line 82.
    Found 1-bit xor2 for signal <$n0056> created at line 82.
    Found 1-bit xor2 for signal <$n0057> created at line 83.
    Found 1-bit xor2 for signal <$n0058> created at line 84.
    Found 1-bit xor2 for signal <$n0059> created at line 85.
    Found 1-bit xor2 for signal <$n0060> created at line 82.
    Found 1-bit xor2 for signal <$n0061> created at line 82.
    Found 1-bit xor2 for signal <$n0062> created at line 82.
    Found 1-bit xor2 for signal <$n0063> created at line 83.
    Found 1-bit xor2 for signal <$n0064> created at line 84.
    Found 1-bit xor2 for signal <$n0065> created at line 85.
    Found 1-bit register for signal <calc_crc_delayed_1>.
    Found 18-bit register for signal <chroma_crc>.
    Found 1-bit register for signal <insert_crc0>.
    Found 1-bit register for signal <insert_crc1>.
    Found 18-bit register for signal <luma_crc>.
    Summary:
	inferred  39 D-type flip-flop(s).
	inferred  37 Multiplexer(s).
	inferred  18 Xor(s).
Unit <crc_inserter> synthesized.


Synthesizing Unit <system_parameters>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/system_parameters.vhd".
    Found 11-bit register for signal <field2_vblnk_end_o>.
    Found 11-bit register for signal <field2_end_o>.
    Found 11-bit register for signal <field1_end_o>.
    Found 1-bit register for signal <hd_zsd_o>.
    Found 11-bit register for signal <field2_av_end_o>.
    Found 11-bit register for signal <line_start_o>.
    Found 12-bit register for signal <hb2s_o>.
    Found 11-bit register for signal <field1_av_end_o>.
    Found 1-bit register for signal <interlaced_o>.
    Found 11-bit register for signal <field1_vblnk_end_o>.
    Found 1-bit register for signal <f_start_o>.
    Found 11-bit register for signal <lpf_o>.
    Found 12-bit register for signal <hb1s_o>.
    Found 2-bit register for signal <color_system_o>.
    Found 11-bit register for signal <asl_o>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0016> created at line 77.
    Found 1-bit 4-to-1 multiplexer for signal <$n0023> created at line 77.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <system_parameters> synthesized.


Synthesizing Unit <chroma_fir_12bit>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/chroma_fir_12bit.vhd".
WARNING:Xst:646 - Signal <sum10<13:0>> is assigned but never used.
WARNING:Xst:646 - Signal <prod1<35:16>> is assigned but never used.
WARNING:Xst:646 - Signal <prod2<35:20>> is assigned but never used.
WARNING:Xst:646 - Signal <prod3<35:22>> is assigned but never used.
WARNING:Xst:646 - Signal <prod4<35:23>> is assigned but never used.
WARNING:Xst:646 - Signal <prod5<35:23>> is assigned but never used.
    Found 10-bit register for signal <chroma_o>.
    Found 13-bit adder for signal <$n0000> created at line 151.
    Found 13-bit adder for signal <$n0001> created at line 152.
    Found 13-bit adder for signal <$n0002> created at line 153.
    Found 13-bit adder for signal <$n0003> created at line 154.
    Found 13-bit adder for signal <$n0004> created at line 155.
    Found 108-bit register for signal <c_lower<1:9>>.
    Found 108-bit register for signal <c_upper<1:9>>.
    Found 12-bit register for signal <cr_delayed_1>.
    Found 18-bit register for signal <reg1>.
    Found 16-bit register for signal <reg11>.
    Found 20-bit register for signal <reg12>.
    Found 22-bit register for signal <reg13>.
    Found 23-bit register for signal <reg14>.
    Found 23-bit register for signal <reg15>.
    Found 18-bit register for signal <reg2>.
    Found 18-bit register for signal <reg3>.
    Found 18-bit register for signal <reg4>.
    Found 18-bit register for signal <reg5>.
    Found 17-bit register for signal <reg6>.
    Found 20-bit register for signal <reg7>.
    Found 22-bit register for signal <reg8>.
    Found 24-bit register for signal <reg9>.
    Found 24-bit adder for signal <sum10>.
    Found 17-bit adder for signal <sum6>.
    Found 20-bit adder for signal <sum7>.
    Found 22-bit adder for signal <sum8>.
    Found 24-bit adder for signal <sum9>.
    Summary:
	inferred  10 Adder/Subtractor(s).
Unit <chroma_fir_12bit> synthesized.


Synthesizing Unit <luma_fir_12bit>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/luma_fir_12bit.vhd".
WARNING:Xst:646 - Signal <sum6<13:0>> is assigned but never used.
WARNING:Xst:646 - Signal <prod1<35:16>> is assigned but never used.
WARNING:Xst:646 - Signal <prod2<35:22>> is assigned but never used.
WARNING:Xst:646 - Signal <prod3<35:24>> is assigned but never used.
    Found 10-bit register for signal <luma_o>.
    Found 13-bit adder for signal <$n0000> created at line 110.
    Found 13-bit adder for signal <$n0001> created at line 111.
    Found 13-bit adder for signal <$n0002> created at line 112.
    Found 12-bit register for signal <luma_z_1>.
    Found 12-bit register for signal <luma_z_2>.
    Found 12-bit register for signal <luma_z_3>.
    Found 12-bit register for signal <luma_z_4>.
    Found 12-bit register for signal <luma_z_5>.
    Found 18-bit register for signal <reg1>.
    Found 16-bit register for signal <reg11>.
    Found 22-bit register for signal <reg12>.
    Found 24-bit register for signal <reg13>.
    Found 18-bit register for signal <reg2>.
    Found 18-bit register for signal <reg3>.
    Found 17-bit register for signal <reg4>.
    Found 22-bit register for signal <reg5>.
    Found 17-bit adder for signal <sum4>.
    Found 22-bit adder for signal <sum5>.
    Found 24-bit adder for signal <sum6>.
    Summary:
	inferred   6 Adder/Subtractor(s).
Unit <luma_fir_12bit> synthesized.


Synthesizing Unit <rocket_io_top>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/rocket_io_top.vhd".
    Found 20-bit register for signal <data>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <rocket_io_top> synthesized.


Synthesizing Unit <os_controller>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/os_controller_v2.vhd".
    Using one-hot encoding for signal <current_state>.
    Found 1-bit register for signal <enable_out>.
    Found 11-bit register for signal <current_state>.
    Found 1-bit 4-to-1 multiplexer for signal <enable>.
    Found 11-bit 4-to-1 multiplexer for signal <next_state>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <os_controller> synthesized.


Synthesizing Unit <scram20_top>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/scram20_top.vhd".
    Found 20-bit register for signal <data>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <scram20_top> synthesized.


Synthesizing Unit <system_generator>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/system_generator.vhd".
WARNING:Xst:1305 - Output <debug_o<9:4>> is never assigned. Tied to value 000000.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 39                                             |
    | Inputs             | 3                                              |
    | Outputs            | 18                                             |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | $n0019 (positive)                              |
    | Reset              | zreset_i (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | h_blank2                                       |
    | Power Up State     | sd_eav1                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sav_tick_advanced_o>.
    Found 1-bit register for signal <eav_tick_advanced_o>.
    Found 12-bit 4-to-1 multiplexer for signal <$n0040>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0044>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0048>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0052> created at line 412.
    Found 11-bit 4-to-1 multiplexer for signal <$n0063>.
    Found 12-bit subtractor for signal <$n0065> created at line 215.
    Found 11-bit adder for signal <$n0066> created at line 330.
    Found 11-bit comparator equal for signal <$n0074> created at line 327.
    Found 11-bit comparator not equal for signal <$n0077> created at line 371.
    Found 11-bit comparator not equal for signal <$n0078> created at line 369.
    Found 11-bit comparator not equal for signal <$n0079> created at line 367.
    Found 11-bit comparator not equal for signal <$n0080> created at line 366.
    Found 11-bit comparator equal for signal <$n0081> created at line 366.
    Found 11-bit comparator equal for signal <$n0082> created at line 367.
    Found 11-bit comparator equal for signal <$n0083> created at line 369.
    Found 11-bit comparator not equal for signal <$n0086> created at line 349.
    Found 11-bit comparator not equal for signal <$n0087> created at line 348.
    Found 11-bit comparator equal for signal <$n0088> created at line 348.
    Found 11-bit comparator equal for signal <$n0090> created at line 630.
    Found 1-bit register for signal <calc_crc>.
    Found 10-bit register for signal <chroma>.
    Found 1-bit register for signal <cr_zcb>.
    Found 1-bit register for signal <f_bit>.
    Found 1-bit register for signal <frame_end>.
    Found 1-bit register for signal <frame_start_delayed_1>.
    Found 1-bit register for signal <frame_start_delayed_2>.
    Found 4-bit register for signal <h_bit>.
    Found 1-bit register for signal <last_av_sample>.
    Found 11-bit register for signal <line_count>.
    Found 1-bit register for signal <look_at_frame_start>.
    Found 10-bit register for signal <luma>.
    Found 12-bit register for signal <state_count>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <sync_reset_advanced_1>.
    Found 1-bit register for signal <v_bit>.
    Found 8-bit register for signal <XYZ<9:2>>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  12 Comparator(s).
	inferred  26 Multiplexer(s).
Unit <system_generator> synthesized.


Synthesizing Unit <checkfield_generator>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/checkfield_generator.vhd".
WARNING:Xst:646 - Signal <half_field_count<0>> is assigned but never used.
WARNING:Xst:1780 - Signal <interlaced> is never used or assigned.
WARNING:Xst:1780 - Signal <state_count> is never used or assigned.
    Found 10-bit register for signal <chroma_o>.
    Found 10-bit register for signal <luma_o>.
    Found 10-bit 4-to-1 multiplexer for signal <$n0009>.
    Found 11-bit 4-to-1 multiplexer for signal <$n0010>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0016>.
    Found 11-bit adder for signal <$n0019>.
    Found 10-bit comparator not equal for signal <$n0044> created at line 182.
    Found 11-bit register for signal <active_line_count>.
    Found 1-bit register for signal <frame_count>.
    Found 3-bit register for signal <fvh>.
    Found 11-bit register for signal <half_field_count>.
    Found 1-bit register for signal <lower_zupper>.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  22 Multiplexer(s).
Unit <checkfield_generator> synthesized.


Synthesizing Unit <luma_chroma_fir_12bit>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/luma_chroma_fir_12bit.vhd".
    Found 10-bit register for signal <luma_o>.
    Found 10-bit register for signal <luma_z_1>.
    Found 10-bit register for signal <luma_z_2>.
    Found 10-bit register for signal <luma_z_3>.
Unit <luma_chroma_fir_12bit> synthesized.


Synthesizing Unit <color_generator>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/color_generator.vhd".
    Found 12-bit register for signal <y_o>.
    Found 12-bit register for signal <cb_o>.
    Found 12-bit register for signal <cr_o>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <color_generator> synthesized.


Synthesizing Unit <colorbar_generator>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/colorbar_generator.vhd".
WARNING:Xst:1305 - Output <color_system_o> is never assigned. Tied to value 00.
    Found finite state machine <FSM_1> for signal <color_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 39                                             |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | $n0006 (positive)                              |
    | Reset              | zreset_i (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | c_end                                          |
    | Power Up State     | c_start                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <color_index_o>.
    Found 11-bit 4-to-1 multiplexer for signal <$n0018>.
    Found 11-bit 4-to-1 multiplexer for signal <$n0019>.
    Found 4-bit 4-to-1 multiplexer for signal <$n0021>.
    Found 11-bit 4-to-1 multiplexer for signal <$n0023>.
    Found 11-bit subtractor for signal <$n0024> created at line 108.
    Found 11-bit register for signal <bar_count>.
    Found 4-bit register for signal <start_color_index>.
    Found 11-bit register for signal <start_count>.
    Found 11-bit register for signal <state_count>.
    Found 11-bit register for signal <white_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  52 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  37 Multiplexer(s).
Unit <colorbar_generator> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/serial_interface.vhd".
    Found 24-bit register for signal <timing_o>.
    Found 8-bit register for signal <system_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <cs>.
    Found 1-bit register for signal <mosi>.
    Found 16-bit register for signal <pattern>.
    Found 1-bit register for signal <sck>.
    Found 1-bit register for signal <sck_delayed1>.
    Found 1-bit register for signal <sck_tick>.
    Found 8-bit register for signal <system>.
    Found 24-bit register for signal <timing>.
    Summary:
	inferred   1 Counter(s).
	inferred  93 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/frame_sync_delay.vhd".
WARNING:Xst:1780 - Signal <sync_extra_delayed> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_waiting> is never used or assigned.
WARNING:Xst:1780 - Signal <extra_delay_count> is never used or assigned.
    Found 1-bit register for signal <count_en>.
    Found 1-bit register for signal <count_is_2_delayed1>.
    Found 1-bit register for signal <count_load>.
    Found 24-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_mask>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <video_generator>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/video_generator.vhd".
WARNING:Xst:646 - Signal <pattern<7:2>> is assigned but never used.
WARNING:Xst:1780 - Signal <txdata> is never used or assigned.
WARNING:Xst:1780 - Signal <scramb_data_res> is never used or assigned.
WARNING:Xst:1780 - Signal <luma_av_debug> is never used or assigned.
WARNING:Xst:1780 - Signal <debug_tick> is never used or assigned.
WARNING:Xst:1780 - Signal <y_debug> is never used or assigned.
WARNING:Xst:1780 - Signal <cb_debug> is never used or assigned.
WARNING:Xst:1780 - Signal <debug_count> is never used or assigned.
WARNING:Xst:1780 - Signal <cr_debug> is never used or assigned.
    Found 4-bit 4-to-1 multiplexer for signal <$n0013>.
    Found 10-bit 4-to-1 multiplexer for signal <$n0014>.
    Found 10-bit 4-to-1 multiplexer for signal <$n0017>.
    Found 2-bit 4-to-1 multiplexer for signal <$n0018>.
    Found 10-bit register for signal <chroma_av>.
    Found 10-bit register for signal <chroma_av_legal>.
    Found 4-bit register for signal <color_index>.
    Found 2-bit register for signal <colorbar_type>.
    Found 10-bit register for signal <luma_av>.
    Found 10-bit register for signal <luma_av_legal>.
    Found 1-bit register for signal <mute>.
    Found 16-bit register for signal <pattern>.
    Summary:
	inferred  23 D-type flip-flop(s).
	inferred  26 Multiplexer(s).
Unit <video_generator> synthesized.


Synthesizing Unit <channel_controller>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/channel_controller.vhd".
WARNING:Xst:1780 - Signal <param_valid> is never used or assigned.
INFO:Xst:1799 - State downpowering is never reached in FSM <state>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_delayed_i (negative)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <mute_o>.
    Found 24-bit register for signal <timing_o>.
    Found 1-bit register for signal <MGT_power_down_o>.
    Found 1-bit register for signal <reset_channel_o>.
    Found 16-bit register for signal <pattern_o>.
    Found 8-bit subtractor for signal <$n0293> created at line 232.
    Found 8-bit 4-to-1 multiplexer for signal <$n0294>.
    Found 8-bit comparator not equal for signal <$n0296> created at line 132.
    Found 16-bit register for signal <actual_pattern>.
    Found 16-bit register for signal <actual_pattern_var_clk>.
    Found 8-bit register for signal <actual_system>.
    Found 8-bit register for signal <actual_system_var_clk>.
    Found 24-bit register for signal <actual_timing>.
    Found 24-bit register for signal <actual_timing_var_clk>.
    Found 4-bit up counter for signal <allowed_count>.
    Found 1-bit register for signal <command_system_is_off>.
    Found 1-bit register for signal <MGT_power_down>.
    Found 1-bit register for signal <mute>.
    Found 1-bit register for signal <mute_var_clk>.
    Found 1-bit register for signal <new_system>.
    Found 1-bit register for signal <read_allowed>.
    Found 1-bit register for signal <read_allowed_var_clk>.
    Found 1-bit register for signal <reset_channel>.
    Found 8-bit register for signal <state_count>.
    Found 1-bit register for signal <write_allowed>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 148 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <channel_controller> synthesized.


Synthesizing Unit <period_dual_count_3>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 13-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count_3> synthesized.


Synthesizing Unit <period_dual_count_2>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count_2> synthesized.


Synthesizing Unit <period_dual_count_1>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count_1> synthesized.


Synthesizing Unit <led_latch>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/led_latch.vhd".
    Found 1-bit register for signal <led_o>.
    Found 1-bit register for signal <tick_10ms_count>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <led_latch> synthesized.


Synthesizing Unit <HD_Gen_Channel>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/HD_Gen_Channel.vhd".
WARNING:Xst:647 - Input <f1484_i> is never used.
WARNING:Xst:1780 - Signal <spl_is_zero> is never used or assigned.
WARNING:Xst:1780 - Signal <lvl_count> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg_level> is never used or assigned.
WARNING:Xst:1780 - Signal <sampled_tsg_lvl> is never used or assigned.
    Found 1-bit register for signal <f2398>.
    Found 1-bit register for signal <f24>.
    Found 1-bit register for signal <f30>.
    Found 1-bit register for signal <f4m_1484>.
    Found 1-bit register for signal <f4m_1485>.
    Found 1-bit register for signal <f8g>.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <HD_Gen_Channel> synthesized.


Synthesizing Unit <sync_genlock_regen_1>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/sync_genlock_regen.vhd".
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  17 D-type flip-flop(s).
Unit <sync_genlock_regen_1> synthesized.


Synthesizing Unit <sync_genlock_regen_0>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/sync_genlock_regen.vhd".
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  17 D-type flip-flop(s).
Unit <sync_genlock_regen_0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/sync_genlock_regen.vhd".
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  17 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count_0>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Register <count1_is_one> equivalent to <count1_tick> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count_0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/period_dual_count.vhd".
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Register <count1_is_one> equivalent to <count1_tick> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <master_reset_delay>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/master_reset_delay.vhd".
    Found 1-bit register for signal <reset_delayed_o>.
    Found 8-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <tick_10ms>.
    Found 21-bit down counter for signal <tick_10ms_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <master_reset_delay> synthesized.


Synthesizing Unit <glitch_remover>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/glitch_remover.vhd".
    Found 4-bit register for signal <delayed_signals>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <glitch_remover> synthesized.


Synthesizing Unit <hd_gen_module>.
    Related source file is "F:/PT8612/VHDL/xilinx/SDHD_module_v2/HD_Gen_Module.vhd".
WARNING:Xst:647 - Input <refclk_n_i> is never used.
WARNING:Xst:647 - Input <refclk2_n_i> is never used.
WARNING:Xst:647 - Input <refclk_p_i> is never used.
WARNING:Xst:647 - Input <refclk2_p_i> is never used.
WARNING:Xst:646 - Signal <debug> is assigned but never used.
WARNING:Xst:1780 - Signal <f4m_1485_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <f8g_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <f4m_1484_genlock_resync> is never used or assigned.
WARNING:Xst:653 - Signal <refclk> is used but never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <refclk2> is never used or assigned.
Unit <hd_gen_module> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <FSM_2> on signal <state[1:8]> with speed1 encoding.
--------------------------
 State        | Encoding
--------------------------
 reset        | 10000000
 unreseting   | 00000100
 powering     | 00000010
 unmuting     | 00000001
 unblacking   | 00100000
 running      | 01000000
 blacking     | 00010000
 muting       | 00001000
 downpowering | unreached
--------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <FSM_1> on signal <color_state[1:4]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 c_start | 0000
 white   | 0011
 yellow  | 0010
 cyan    | 0110
 green   | 0111
 magenta | 0101
 red     | 0100
 blue    | 1100
 black   | 1101
 c_end   | 0001
---------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:17]> with one-hot encoding.
-----------------------------------
 State        | Encoding
-----------------------------------
 sd_eav1      | 00000000000000001
 sd_eav2      | 00000010000000000
 hd_eav1      | 00000001000000000
 hd_eav2      | 00001000000000000
 hd_eav3      | 00010000000000000
 hd_eav4      | 00100000000000000
 hd_ln0       | 01000000000000000
 hd_ln1       | 10000000000000000
 h_blank1     | 00000100000000000
 h_blank2     | 00000000000000010
 sd_sav1      | 00000000000000100
 sd_sav2      | 00000000000010000
 hd_sav1      | 00000000000001000
 hd_sav2      | 00000000001000000
 hd_sav3      | 00000000010000000
 hd_sav4      | 00000000100000000
 active_video | 00000000000100000
-----------------------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# Adders/Subtractors               : 84
 11-bit adder                      : 8
 11-bit subtractor                 : 4
 12-bit subtractor                 : 4
 13-bit adder                      : 32
 17-bit adder                      : 8
 20-bit adder                      : 4
 22-bit adder                      : 8
 24-bit adder                      : 12
 8-bit subtractor                  : 4
# Counters                         : 29
 12-bit down counter               : 11
 13-bit down counter               : 1
 21-bit down counter               : 1
 24-bit down counter               : 4
 3-bit updown counter              : 3
 4-bit up counter                  : 4
 6-bit up counter                  : 4
 8-bit down counter                : 1
# Registers                        : 1824
 1-bit register                    : 1412
 10-bit register                   : 64
 11-bit register                   : 68
 12-bit register                   : 120
 16-bit register                   : 20
 17-bit register                   : 8
 18-bit register                   : 40
 2-bit register                    : 8
 20-bit register                   : 24
 22-bit register                   : 16
 23-bit register                   : 8
 24-bit register                   : 12
 3-bit register                    : 4
 4-bit register                    : 12
 8-bit register                    : 8
# Comparators                      : 56
 10-bit comparator not equal       : 4
 11-bit comparator equal           : 24
 11-bit comparator not equal       : 24
 8-bit comparator not equal        : 4
# Multiplexers                     : 96
 1-bit 4-to-1 multiplexer          : 28
 1-bit 8-to-1 multiplexer          : 4
 10-bit 4-to-1 multiplexer         : 12
 11-bit 4-to-1 multiplexer         : 24
 12-bit 4-to-1 multiplexer         : 4
 18-bit 4-to-1 multiplexer         : 8
 2-bit 4-to-1 multiplexer          : 4
 4-bit 4-to-1 multiplexer          : 8
 8-bit 4-to-1 multiplexer          : 4
# Xors                             : 392
 1-bit xor16                       : 4
 1-bit xor2                        : 260
 1-bit xor3                        : 96
 1-bit xor4                        : 12
 1-bit xor5                        : 16
 1-bit xor6                        : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <white_count_10> (without init value) has a constant value of 0 in block <colorbar_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <white_count_0> (without init value) has a constant value of 0 in block <colorbar_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <white_count_8> (without init value) has a constant value of 0 in block <colorbar_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <white_count_9> (without init value) has a constant value of 0 in block <colorbar_generator>.
Register <white_count_7> equivalent to <white_count_3> has been removed
Register <white_count_2> equivalent to <white_count_1> has been removed
WARNING:Xst:1710 - FF/Latch  <half_field_count_10> (without init value) has a constant value of 0 in block <checkfield_generator>.
WARNING:Xst:1291 - FF/Latch <half_field_count_0> is unconnected in block <checkfield_generator>.
Register <sync_offset_o> equivalent to <sync_o> has been removed
Register <sync_offset_o> equivalent to <sync_o> has been removed
WARNING:Xst:1291 - FF/Latch <pattern_2> is unconnected in block <video_generator>.
WARNING:Xst:1291 - FF/Latch <pattern_3> is unconnected in block <video_generator>.
WARNING:Xst:1291 - FF/Latch <pattern_4> is unconnected in block <video_generator>.
WARNING:Xst:1291 - FF/Latch <pattern_5> is unconnected in block <video_generator>.
WARNING:Xst:1291 - FF/Latch <pattern_6> is unconnected in block <video_generator>.
WARNING:Xst:1291 - FF/Latch <pattern_7> is unconnected in block <video_generator>.
WARNING:Xst:1291 - FF/Latch <17> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <16> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <13> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <14> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <15> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <17> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <16> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <13> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <14> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <15> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <17> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <16> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <13> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <14> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <15> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <17> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <16> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <13> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <14> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <15> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <17> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <16> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <13> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <14> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <15> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <17> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <16> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <13> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <14> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <15> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <17> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <16> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <13> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <14> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <15> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <17> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <16> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <13> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <14> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <15> is unconnected in block <reg1>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <pattern_o_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <pattern_o_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_5> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_4> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_var_clk_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_7> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_6> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_2> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_3> is unconnected in block <system_controller>.
WARNING:Xst:1291 - FF/Latch <actual_pattern_4> is unconnected in block <system_controller>.
WARNING:Xst:1989 - Unit <scram20>: instances <Mxor__n0046>, <Mxor__n0005> of unit <LPM_XOR2_1> are equivalent, second instance is removed
WARNING:Xst:1988 - Unit <system_generator>: instances <Mcompar__n0088>, <Mcompar__n0087> of unit <LPM_COMPARE_1> and unit <LPM_COMPARE_2> are dual, second instance is removed
WARNING:Xst:1988 - Unit <system_generator>: instances <Mcompar__n0083>, <Mcompar__n0078> of unit <LPM_COMPARE_1> and unit <LPM_COMPARE_2> are dual, second instance is removed
WARNING:Xst:1988 - Unit <system_generator>: instances <Mcompar__n0082>, <Mcompar__n0079> of unit <LPM_COMPARE_1> and unit <LPM_COMPARE_2> are dual, second instance is removed
WARNING:Xst:1988 - Unit <system_generator>: instances <Mcompar__n0081>, <Mcompar__n0080> of unit <LPM_COMPARE_1> and unit <LPM_COMPARE_2> are dual, second instance is removed
WARNING:Xst:1710 - FF/Latch  <field2_vblnk_end_o_5> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <field2_vblnk_end_o_7> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <lpf_o_8> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <field1_end_o_10> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <field1_end_o_2> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <field1_end_o_6> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <field1_end_o_7> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <field2_end_o_3> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <field2_end_o_7> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <field2_end_o_8> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <field1_vblnk_end_o_10> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <field1_vblnk_end_o_9> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <field1_vblnk_end_o_6> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <field1_vblnk_end_o_7> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <field1_vblnk_end_o_8> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <field2_av_end_o_4> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <field2_av_end_o_7> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <field2_av_end_o_8> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <line_start_o_10> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <line_start_o_9> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <line_start_o_1> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <line_start_o_3> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <line_start_o_4> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <line_start_o_5> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <line_start_o_6> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <line_start_o_7> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <line_start_o_8> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <asl_o_0> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <asl_o_1> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <asl_o_2> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <asl_o_3> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <asl_o_5> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <hb2s_o_11> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <hb2s_o_10> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <hb2s_o_8> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <hb2s_o_9> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <field2_vblnk_end_o_10> (without init value) has a constant value of 0 in block <system_parameters>.
WARNING:Xst:1710 - FF/Latch  <reg11_2> (without init value) has a constant value of 0 in block <chroma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg11_1> (without init value) has a constant value of 0 in block <chroma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg11_0> (without init value) has a constant value of 0 in block <chroma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg2_15> (without init value) has a constant value of 0 in block <chroma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg2_14> (without init value) has a constant value of 0 in block <chroma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg2_13> (without init value) has a constant value of 0 in block <chroma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg2_16> (without init value) has a constant value of 0 in block <chroma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg2_17> (without init value) has a constant value of 0 in block <chroma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg3_15> (without init value) has a constant value of 0 in block <chroma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg3_14> (without init value) has a constant value of 0 in block <chroma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg3_13> (without init value) has a constant value of 0 in block <chroma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg3_16> (without init value) has a constant value of 0 in block <chroma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg3_17> (without init value) has a constant value of 0 in block <chroma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg4_15> (without init value) has a constant value of 0 in block <chroma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg4_14> (without init value) has a constant value of 0 in block <chroma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg4_13> (without init value) has a constant value of 0 in block <chroma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg4_16> (without init value) has a constant value of 0 in block <chroma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg4_17> (without init value) has a constant value of 0 in block <chroma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg5_15> (without init value) has a constant value of 0 in block <chroma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg5_14> (without init value) has a constant value of 0 in block <chroma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg5_13> (without init value) has a constant value of 0 in block <chroma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg5_16> (without init value) has a constant value of 0 in block <chroma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg5_17> (without init value) has a constant value of 0 in block <chroma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg6_2> (without init value) has a constant value of 0 in block <chroma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg6_1> (without init value) has a constant value of 0 in block <chroma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg6_0> (without init value) has a constant value of 0 in block <chroma_fir_12bit>.
WARNING:Xst:1291 - FF/Latch <reg1_17> is unconnected in block <chroma_fir_12bit>.
WARNING:Xst:1291 - FF/Latch <reg1_16> is unconnected in block <chroma_fir_12bit>.
WARNING:Xst:1291 - FF/Latch <reg1_13> is unconnected in block <chroma_fir_12bit>.
WARNING:Xst:1291 - FF/Latch <reg1_14> is unconnected in block <chroma_fir_12bit>.
WARNING:Xst:1291 - FF/Latch <reg1_15> is unconnected in block <chroma_fir_12bit>.
WARNING:Xst:1710 - FF/Latch  <reg4_0> (without init value) has a constant value of 0 in block <luma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg4_1> (without init value) has a constant value of 0 in block <luma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg4_2> (without init value) has a constant value of 0 in block <luma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg3_17> (without init value) has a constant value of 0 in block <luma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg3_16> (without init value) has a constant value of 0 in block <luma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg3_13> (without init value) has a constant value of 0 in block <luma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg3_14> (without init value) has a constant value of 0 in block <luma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg3_15> (without init value) has a constant value of 0 in block <luma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg2_17> (without init value) has a constant value of 0 in block <luma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg2_16> (without init value) has a constant value of 0 in block <luma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg2_13> (without init value) has a constant value of 0 in block <luma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg2_14> (without init value) has a constant value of 0 in block <luma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg2_15> (without init value) has a constant value of 0 in block <luma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg11_0> (without init value) has a constant value of 0 in block <luma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg11_1> (without init value) has a constant value of 0 in block <luma_fir_12bit>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <reg11_2> (without init value) has a constant value of 0 in block <luma_fir_12bit>.
WARNING:Xst:1291 - FF/Latch <reg1_17> is unconnected in block <luma_fir_12bit>.
WARNING:Xst:1291 - FF/Latch <reg1_16> is unconnected in block <luma_fir_12bit>.
WARNING:Xst:1291 - FF/Latch <reg1_13> is unconnected in block <luma_fir_12bit>.
WARNING:Xst:1291 - FF/Latch <reg1_14> is unconnected in block <luma_fir_12bit>.
WARNING:Xst:1291 - FF/Latch <reg1_15> is unconnected in block <luma_fir_12bit>.
WARNING:Xst:1710 - FF/Latch  <luma_o_9> (without init value) has a constant value of 0 in block <checkfield_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <luma_o_0> (without init value) has a constant value of 0 in block <checkfield_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <luma_o_1> (without init value) has a constant value of 0 in block <checkfield_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <luma_o_2> (without init value) has a constant value of 0 in block <checkfield_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <luma_o_5> (without init value) has a constant value of 0 in block <checkfield_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <luma_o_6> (without init value) has a constant value of 0 in block <checkfield_generator>.
Register <field2_end_o_6> equivalent to <field1_end_o_5> has been removed
Register <field2_end_o_5> equivalent to <field1_end_o_5> has been removed
Register <line_start_o_2> equivalent to <f_start_o> has been removed
Register <field2_end_o_4> equivalent to <field2_end_o_9> has been removed
Register <field2_av_end_o_3> equivalent to <field1_end_o_8> has been removed
Register <field2_av_end_o_2> equivalent to <field1_end_o_8> has been removed
Register <field2_av_end_o_9> equivalent to <field1_end_o_8> has been removed
Register <field2_end_o_2> equivalent to <field2_end_o_10> has been removed
Register <field1_end_o_8> equivalent to <field1_end_o_3> has been removed
Register <field1_end_o_5> equivalent to <field1_end_o_4> has been removed
Register <field1_av_end_o_8> equivalent to <field1_vblnk_end_o_1> has been removed
Register <field1_av_end_o_1> equivalent to <field1_vblnk_end_o_1> has been removed
Register <field2_av_end_o_6> equivalent to <field2_av_end_o_5> has been removed
Register <field1_end_o_1> equivalent to <field1_end_o_9> has been removed
Register <field2_end_o_10> equivalent to <field1_end_o_9> has been removed
Register <asl_o_8> equivalent to <asl_o_10> has been removed
Register <hb2s_o_7> equivalent to <asl_o_10> has been removed
Register <asl_o_7> equivalent to <asl_o_9> has been removed
Register <field1_av_end_o_4> equivalent to <field1_vblnk_end_o_2> has been removed
Register <lpf_o_6> equivalent to <lpf_o_5> has been removed
Register <asl_o_6> equivalent to <asl_o_4> has been removed
Register <field1_vblnk_end_o_1> equivalent to <asl_o_4> has been removed
Register <field2_av_end_o_5> equivalent to <field2_vblnk_end_o_6> has been removed
Register <field1_end_o_3> equivalent to <field2_vblnk_end_o_8> has been removed
Register <hb2s_o_4> equivalent to <hb2s_o_0> has been removed
Register <hb2s_o_5> equivalent to <hb2s_o_0> has been removed
Register <lpf_o_4> equivalent to <hb2s_o_1> has been removed
Register <lpf_o_10> equivalent to <hb2s_o_2> has been removed
Register <field2_av_end_o_1> equivalent to <field2_vblnk_end_o_2> has been removed
Register <lpf_o_9> equivalent to <hb2s_o_6> has been removed
Register <field1_av_end_o_7> equivalent to <lpf_o_7> has been removed
Register <lpf_o_7> equivalent to <lpf_o_1> has been removed
Register <field2_vblnk_end_o_2> equivalent to <field2_vblnk_end_o_0> has been removed
Register <field2_av_end_o_10> equivalent to <field2_vblnk_end_o_9> has been removed
Register <luma_o_4> equivalent to <luma_o_8> has been removed
WARNING:Xst:1710 - FF/Latch  <start_count_10> (without init value) has a constant value of 0 in block <colorbar_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <bar_count_10> (without init value) has a constant value of 0 in block <colorbar_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <bar_count_0> (without init value) has a constant value of 0 in block <colorbar_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <bar_count_3> (without init value) has a constant value of 0 in block <colorbar_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <bar_count_8> (without init value) has a constant value of 0 in block <colorbar_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <bar_count_9> (without init value) has a constant value of 0 in block <colorbar_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <start_count_5> (without init value) has a constant value of 0 in block <colorbar_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <start_count_6> (without init value) has a constant value of 0 in block <colorbar_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <start_count_7> (without init value) has a constant value of 0 in block <colorbar_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <start_count_8> (without init value) has a constant value of 0 in block <colorbar_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <start_count_9> (without init value) has a constant value of 0 in block <colorbar_generator>.
Register <bar_count_2> equivalent to <bar_count_1> has been removed
Register <start_count_4> equivalent to <start_count_1> has been removed
Register <start_count_2> equivalent to <start_count_1> has been removed
Register <start_color_index_1> equivalent to <start_count_3> has been removed
Register <start_color_index_2> equivalent to <start_count_3> has been removed
Register <start_color_index_3> equivalent to <start_count_3> has been removed
Register <enable_out> equivalent to <current_state_10> has been removed
WARNING:Xst:1710 - FF/Latch  <chroma_o_0> (without init value) has a constant value of 0 in block <checkfield_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <chroma_o_1> (without init value) has a constant value of 0 in block <checkfield_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <chroma_o_2> (without init value) has a constant value of 0 in block <checkfield_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <chroma_o_7> (without init value) has a constant value of 0 in block <checkfield_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <chroma_o_6> (without init value) has a constant value of 0 in block <checkfield_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <chroma_o_5> (without init value) has a constant value of 0 in block <checkfield_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <chroma_o_4> (without init value) has a constant value of 0 in block <checkfield_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <chroma_o_9> (without init value) has a constant value of 1 in block <checkfield_generator>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <chroma_o_3> (without init value) has a constant value of 0 in block <checkfield_generator>.

Optimizing unit <hd_gen_module> ...

Optimizing unit <scram20> ...

Optimizing unit <colorbar_generator> ...
WARNING:Xst:1426 - The value init of the FF/Latch white_count_1 hinder the constant cleaning in the block colorbar_generator.
   You should achieve better results by setting this init to 1.
Register <bar_count_6> equivalent to <bar_count_4> has been removed
Register <bar_count_7> equivalent to <bar_count_5> has been removed

Optimizing unit <frame_sync_delay> ...

Optimizing unit <glitch_remover> ...

Optimizing unit <video_generator> ...

Optimizing unit <channel_controller> ...

Optimizing unit <sync_genlock_regen_1> ...

Optimizing unit <sync_genlock_regen_0> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <system_generator> ...

Optimizing unit <luma_chroma_fir_12bit> ...

Optimizing unit <serial_interface> ...

Optimizing unit <period_dual_count_3> ...

Optimizing unit <period_dual_count_2> ...

Optimizing unit <period_dual_count_1> ...

Optimizing unit <period_dual_count_0> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <master_reset_delay> ...

Optimizing unit <crc_inserter> ...

Optimizing unit <system_parameters> ...
Register <lpf_o_0> equivalent to <asl_o_9> has been removed
Register <field1_vblnk_end_o_2> equivalent to <field2_vblnk_end_o_0> has been removed
Register <field2_end_o_1> equivalent to <f_start_o> has been removed
Register <field2_end_o_0> equivalent to <interlaced_o> has been removed
Register <field2_end_o_9> equivalent to <hb2s_o_1> has been removed
Register <field1_av_end_o_2> equivalent to <field2_vblnk_end_o_3> has been removed

Optimizing unit <chroma_fir_12bit> ...

Optimizing unit <luma_fir_12bit> ...

Optimizing unit <rocket_io_top> ...

Optimizing unit <os_controller> ...

Optimizing unit <scram20_top> ...

Optimizing unit <checkfield_generator> ...

Optimizing unit <color_generator> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/ISE71.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/actual_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/actual_pattern_var_clk_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/actual_pattern_var_clk_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/actual_pattern_var_clk_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/actual_pattern_var_clk_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/actual_pattern_var_clk_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/actual_pattern_var_clk_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/actual_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/actual_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/actual_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/actual_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/actual_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/actual_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/actual_pattern_var_clk_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/actual_pattern_var_clk_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/actual_pattern_var_clk_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/actual_pattern_var_clk_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/actual_pattern_var_clk_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/actual_pattern_var_clk_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/actual_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/actual_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/actual_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/actual_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/actual_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/actual_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/actual_pattern_var_clk_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/actual_pattern_var_clk_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/actual_pattern_var_clk_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/actual_pattern_var_clk_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/actual_pattern_var_clk_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/actual_pattern_var_clk_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/actual_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/actual_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/actual_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/actual_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/actual_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/actual_pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/actual_pattern_var_clk_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/actual_pattern_var_clk_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/actual_pattern_var_clk_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/actual_pattern_var_clk_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/actual_pattern_var_clk_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/actual_pattern_var_clk_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/actual_pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/actual_pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/actual_pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/actual_pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/actual_pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/serial_interfacing/pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/serial_interfacing/pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/serial_interfacing/pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/serial_interfacing/pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/serial_interfacing/pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/serial_interfacing/pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/serial_interfacing/pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/serial_interfacing/pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/serial_interfacing/pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/serial_interfacing/pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/serial_interfacing/pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_4/system_controller/serial_interfacing/pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/serial_interfacing/pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/serial_interfacing/pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/serial_interfacing/pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/serial_interfacing/pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/serial_interfacing/pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/serial_interfacing/pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/serial_interfacing/pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/serial_interfacing/pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/serial_interfacing/pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/serial_interfacing/pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/serial_interfacing/pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_3/system_controller/serial_interfacing/pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/serial_interfacing/pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/serial_interfacing/pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/serial_interfacing/pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/serial_interfacing/pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/serial_interfacing/pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/serial_interfacing/pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/serial_interfacing/pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/serial_interfacing/pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/serial_interfacing/pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/serial_interfacing/pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/serial_interfacing/pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_2/system_controller/serial_interfacing/pattern_o_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/serial_interfacing/pattern_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/serial_interfacing/pattern_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/serial_interfacing/pattern_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/serial_interfacing/pattern_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/serial_interfacing/pattern_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/serial_interfacing/pattern_2> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/serial_interfacing/pattern_o_6> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/serial_interfacing/pattern_o_7> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/serial_interfacing/pattern_o_4> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/serial_interfacing/pattern_o_3> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/serial_interfacing/pattern_o_5> is unconnected in block <hd_gen_module>.
WARNING:Xst:1291 - FF/Latch <HD_Gen_Channel_1/system_controller/serial_interfacing/pattern_o_2> is unconnected in block <hd_gen_module>.
Building and optimizing final netlist ...
Register <HD_Gen_Channel_1/video_generator_instance/colorbar_index_generation/start_count_1> equivalent to <HD_Gen_Channel_1/video_generator_instance/colorbar_index_generation/bar_count_1> has been removed
Register <HD_Gen_Channel_2/video_generator_instance/colorbar_index_generation/start_count_1> equivalent to <HD_Gen_Channel_2/video_generator_instance/colorbar_index_generation/bar_count_1> has been removed
Register <HD_Gen_Channel_3/video_generator_instance/colorbar_index_generation/start_count_1> equivalent to <HD_Gen_Channel_3/video_generator_instance/colorbar_index_generation/bar_count_1> has been removed
Register <HD_Gen_Channel_4/video_generator_instance/colorbar_index_generation/start_count_1> equivalent to <HD_Gen_Channel_4/video_generator_instance/colorbar_index_generation/bar_count_1> has been removed
Register <HD_Gen_Channel_4/video_generator_instance/Checkfield_generation/fvh_0> equivalent to <HD_Gen_Channel_4/video_generator_instance/system_generation/h_bit_1> has been removed
Register <HD_Gen_Channel_3/video_generator_instance/Checkfield_generation/fvh_0> equivalent to <HD_Gen_Channel_3/video_generator_instance/system_generation/h_bit_1> has been removed
Register <HD_Gen_Channel_2/video_generator_instance/Checkfield_generation/fvh_0> equivalent to <HD_Gen_Channel_2/video_generator_instance/system_generation/h_bit_1> has been removed
Register <HD_Gen_Channel_1/video_generator_instance/Checkfield_generation/fvh_0> equivalent to <HD_Gen_Channel_1/video_generator_instance/system_generation/h_bit_1> has been removed
Register <HD_Gen_Channel_2/system_controller/serial_interfacing/mosi> equivalent to <HD_Gen_Channel_4/system_controller/serial_interfacing/mosi> has been removed
Register <HD_Gen_Channel_1/system_controller/serial_interfacing/mosi> equivalent to <HD_Gen_Channel_4/system_controller/serial_interfacing/mosi> has been removed
Register <HD_Gen_Channel_3/system_controller/serial_interfacing/mosi> equivalent to <HD_Gen_Channel_4/system_controller/serial_interfacing/mosi> has been removed
Register <HD_Gen_Channel_2/system_controller/serial_interfacing/sck> equivalent to <HD_Gen_Channel_4/system_controller/serial_interfacing/sck> has been removed
Register <HD_Gen_Channel_1/system_controller/serial_interfacing/sck> equivalent to <HD_Gen_Channel_4/system_controller/serial_interfacing/sck> has been removed
Register <HD_Gen_Channel_3/system_controller/serial_interfacing/sck> equivalent to <HD_Gen_Channel_4/system_controller/serial_interfacing/sck> has been removed
Register <HD_Gen_Channel_2/system_controller/serial_interfacing/sck_delayed1> equivalent to <HD_Gen_Channel_3/system_controller/serial_interfacing/sck_delayed1> has been removed
Register <HD_Gen_Channel_1/system_controller/serial_interfacing/sck_delayed1> equivalent to <HD_Gen_Channel_3/system_controller/serial_interfacing/sck_delayed1> has been removed
Register <HD_Gen_Channel_4/video_generator_instance/Checkfield_generation/chroma_o_8> equivalent to <HD_Gen_Channel_4/video_generator_instance/Checkfield_generation/luma_o_7> has been removed
Register <HD_Gen_Channel_3/video_generator_instance/Checkfield_generation/chroma_o_8> equivalent to <HD_Gen_Channel_3/video_generator_instance/Checkfield_generation/luma_o_7> has been removed
Register <HD_Gen_Channel_2/video_generator_instance/Checkfield_generation/chroma_o_8> equivalent to <HD_Gen_Channel_2/video_generator_instance/Checkfield_generation/luma_o_7> has been removed
Register <HD_Gen_Channel_1/video_generator_instance/Checkfield_generation/chroma_o_8> equivalent to <HD_Gen_Channel_1/video_generator_instance/Checkfield_generation/luma_o_7> has been removed
Register <HD_Gen_Channel_3/system_controller/serial_interfacing/sck_delayed1> equivalent to <HD_Gen_Channel_4/system_controller/serial_interfacing/sck_delayed1> has been removed
Found area constraint ratio of 100 (+ 5) on block hd_gen_module, actual ratio is 64.
Register <HD_Gen_Channel_1/video_generator_instance/colorbar_index_generation/start_count_3> equivalent to <HD_Gen_Channel_1/video_generator_instance/colorbar_index_generation/bar_count_5> has been removed
Register <HD_Gen_Channel_2/video_generator_instance/colorbar_index_generation/start_count_3> equivalent to <HD_Gen_Channel_2/video_generator_instance/colorbar_index_generation/bar_count_5> has been removed
Register <HD_Gen_Channel_3/video_generator_instance/colorbar_index_generation/start_count_3> equivalent to <HD_Gen_Channel_3/video_generator_instance/colorbar_index_generation/bar_count_5> has been removed
Register <HD_Gen_Channel_4/video_generator_instance/colorbar_index_generation/start_count_3> equivalent to <HD_Gen_Channel_4/video_generator_instance/colorbar_index_generation/bar_count_5> has been removed
Register <HD_Gen_Channel_1/video_generator_instance/system_generation/system_parameter_lookup/field2_vblnk_end_o_9> equivalent to <HD_Gen_Channel_1/video_generator_instance/system_generation/system_parameter_lookup/field1_end_o_9> has been removed
Register <HD_Gen_Channel_2/video_generator_instance/system_generation/system_parameter_lookup/field2_vblnk_end_o_9> equivalent to <HD_Gen_Channel_2/video_generator_instance/system_generation/system_parameter_lookup/field1_end_o_9> has been removed
Register <HD_Gen_Channel_3/video_generator_instance/system_generation/system_parameter_lookup/field2_vblnk_end_o_9> equivalent to <HD_Gen_Channel_3/video_generator_instance/system_generation/system_parameter_lookup/field1_end_o_9> has been removed
Register <HD_Gen_Channel_4/video_generator_instance/system_generation/system_parameter_lookup/field2_vblnk_end_o_9> equivalent to <HD_Gen_Channel_4/video_generator_instance/system_generation/system_parameter_lookup/field1_end_o_9> has been removed
FlipFlop HD_Gen_Channel_1/system_controller/actual_system_var_clk_0 has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_1/system_controller/actual_system_var_clk_1 has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_1/system_controller/actual_system_var_clk_2 has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_1/system_controller/actual_system_var_clk_3 has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_1/system_controller/actual_system_var_clk_4 has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_1/system_controller/actual_system_var_clk_5 has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_1/system_controller/actual_system_var_clk_6 has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_1/system_controller/actual_system_var_clk_7 has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_1/system_controller/reset_channel_o has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_1/video_generator_instance/color_index_0 has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_1/video_generator_instance/color_index_1 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_1/video_generator_instance/color_index_2 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_1/video_generator_instance/color_index_3 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_1/video_generator_instance/serial_video_oversampling/current_state_0 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_1/video_generator_instance/serial_video_oversampling/current_state_10 has been replicated 4 time(s)
FlipFlop HD_Gen_Channel_1/video_generator_instance/system_generation/cr_zcb has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_1/video_generator_instance/system_generation/sync_reset has been replicated 22 time(s)
FlipFlop HD_Gen_Channel_1/video_generator_instance/system_generation/system_parameter_lookup/color_system_o_0 has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_1/video_generator_instance/system_generation/system_parameter_lookup/color_system_o_1 has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_2/system_controller/actual_system_var_clk_0 has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_2/system_controller/actual_system_var_clk_1 has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_2/system_controller/actual_system_var_clk_2 has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_2/system_controller/actual_system_var_clk_3 has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_2/system_controller/actual_system_var_clk_4 has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_2/system_controller/actual_system_var_clk_5 has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_2/system_controller/actual_system_var_clk_6 has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_2/system_controller/actual_system_var_clk_7 has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_2/system_controller/reset_channel_o has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_2/video_generator_instance/color_index_0 has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_2/video_generator_instance/color_index_1 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_2/video_generator_instance/color_index_2 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_2/video_generator_instance/color_index_3 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_2/video_generator_instance/serial_video_oversampling/current_state_0 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_2/video_generator_instance/serial_video_oversampling/current_state_10 has been replicated 4 time(s)
FlipFlop HD_Gen_Channel_2/video_generator_instance/system_generation/cr_zcb has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_2/video_generator_instance/system_generation/sync_reset has been replicated 22 time(s)
FlipFlop HD_Gen_Channel_2/video_generator_instance/system_generation/system_parameter_lookup/color_system_o_0 has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_2/video_generator_instance/system_generation/system_parameter_lookup/color_system_o_1 has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_3/system_controller/actual_system_var_clk_0 has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_3/system_controller/actual_system_var_clk_1 has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_3/system_controller/actual_system_var_clk_2 has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_3/system_controller/actual_system_var_clk_3 has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_3/system_controller/actual_system_var_clk_4 has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_3/system_controller/actual_system_var_clk_5 has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_3/system_controller/actual_system_var_clk_6 has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_3/system_controller/actual_system_var_clk_7 has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_3/system_controller/reset_channel_o has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_3/video_generator_instance/color_index_0 has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_3/video_generator_instance/color_index_1 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_3/video_generator_instance/color_index_2 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_3/video_generator_instance/color_index_3 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_3/video_generator_instance/serial_video_oversampling/current_state_0 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_3/video_generator_instance/serial_video_oversampling/current_state_10 has been replicated 4 time(s)
FlipFlop HD_Gen_Channel_3/video_generator_instance/system_generation/cr_zcb has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_3/video_generator_instance/system_generation/sync_reset has been replicated 22 time(s)
FlipFlop HD_Gen_Channel_3/video_generator_instance/system_generation/system_parameter_lookup/color_system_o_0 has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_3/video_generator_instance/system_generation/system_parameter_lookup/color_system_o_1 has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_4/system_controller/actual_system_var_clk_0 has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_4/system_controller/actual_system_var_clk_1 has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_4/system_controller/actual_system_var_clk_2 has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_4/system_controller/actual_system_var_clk_3 has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_4/system_controller/actual_system_var_clk_4 has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_4/system_controller/actual_system_var_clk_5 has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_4/system_controller/actual_system_var_clk_6 has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_4/system_controller/actual_system_var_clk_7 has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_4/system_controller/reset_channel_o has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_4/system_controller/serial_interfacing/mosi has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_4/video_generator_instance/color_index_0 has been replicated 3 time(s)
FlipFlop HD_Gen_Channel_4/video_generator_instance/color_index_1 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_4/video_generator_instance/color_index_2 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_4/video_generator_instance/color_index_3 has been replicated 1 time(s)
FlipFlop HD_Gen_Channel_4/video_generator_instance/serial_video_oversampling/current_state_0 has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_4/video_generator_instance/serial_video_oversampling/current_state_10 has been replicated 5 time(s)
FlipFlop HD_Gen_Channel_4/video_generator_instance/system_generation/cr_zcb has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_4/video_generator_instance/system_generation/sync_reset has been replicated 22 time(s)
FlipFlop HD_Gen_Channel_4/video_generator_instance/system_generation/system_parameter_lookup/color_system_o_0 has been replicated 2 time(s)
FlipFlop HD_Gen_Channel_4/video_generator_instance/system_generation/system_parameter_lookup/color_system_o_1 has been replicated 2 time(s)
FlipFlop master_reset_delaying/reset_delayed_o has been replicated 18 time(s)
FlipFlop master_reset_delaying/tick_10ms has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : hd_gen_module.ngr
Top Level Output File Name         : hd_gen_module
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 53

Macro Statistics :
# Registers                        : 5616
#      1-bit register              : 5528
#      11-bit register             : 24
#      12-bit register             : 4
#      16-bit register             : 12
#      18-bit register             : 8
#      2-bit register              : 8
#      20-bit register             : 16
#      24-bit register             : 4
#      4-bit register              : 12
# Counters                         : 4
#      24-bit down counter         : 4
# Multiplexers                     : 96
#      1-bit 4-to-1 multiplexer    : 28
#      1-bit 8-to-1 multiplexer    : 4
#      10-bit 4-to-1 multiplexer   : 12
#      11-bit 4-to-1 multiplexer   : 24
#      12-bit 4-to-1 multiplexer   : 4
#      18-bit 4-to-1 multiplexer   : 8
#      2-bit 4-to-1 multiplexer    : 4
#      4-bit 4-to-1 multiplexer    : 8
#      8-bit 4-to-1 multiplexer    : 4
# Adders/Subtractors               : 101
#      11-bit adder                : 8
#      11-bit subtractor           : 4
#      12-bit subtractor           : 29
#      13-bit adder                : 32
#      20-bit adder                : 4
#      22-bit adder                : 8
#      24-bit adder                : 12
#      8-bit subtractor            : 4
# Comparators                      : 56
#      10-bit comparator not equal : 4
#      11-bit comparator equal     : 24
#      11-bit comparator not equal : 24
#      8-bit comparator not equal  : 4
# Xors                             : 132
#      1-bit xor16                 : 4
#      1-bit xor3                  : 96
#      1-bit xor4                  : 12
#      1-bit xor5                  : 16
#      1-bit xor6                  : 4

Cell Usage :
# BELS                             : 13415
#      GND                         : 1
#      INV                         : 459
#      LUT1                        : 17
#      LUT1_L                      : 145
#      LUT2                        : 3194
#      LUT2_D                      : 100
#      LUT2_L                      : 2198
#      LUT3                        : 612
#      LUT3_D                      : 71
#      LUT3_L                      : 434
#      LUT4                        : 1681
#      LUT4_D                      : 161
#      LUT4_L                      : 1379
#      MUXCY                       : 1580
#      MUXF5                       : 148
#      VCC                         : 1
#      XORCY                       : 1234
# FlipFlops/Latches                : 6579
#      FD                          : 116
#      FDC                         : 465
#      FDCE                        : 4182
#      FDCP                        : 352
#      FDCPE                       : 396
#      FDE                         : 104
#      FDP                         : 290
#      FDPE                        : 670
#      FDS                         : 4
# Clock Buffers                    : 6
#      BUFG                        : 2
#      BUFGMUX                     : 4
# IO Buffers                       : 39
#      IBUF                        : 9
#      IBUFGDS                     : 2
#      OBUF                        : 28
# MULTs                            : 24
#      MULT18X18                   : 24
# GigabitIOs                       : 4
#      GT_CUSTOM                   : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-5 

 Number of Slices:                    5748  out of   9280    61%  
 Number of Slice Flip Flops:          6579  out of  18560    35%  
 Number of 4 input LUTs:              9992  out of  18560    53%  
 Number of bonded IOBs:                 53  out of    556     9%  
 Number of MULT18X18s:                  24  out of     88    27%  
 Number of GCLKs:                        6  out of     16    37%  
 Number of GTs:                          4  out of      8    50%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
brefclk2_p_i                       | IBUFGDS+BUFG           | 897   |
brefclk_p_i                        | IBUFGDS+BUFGMUX        | 5686  |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.998ns (Maximum Frequency: 166.722MHz)
   Minimum input arrival time before clock: 1.744ns
   Maximum output required time after clock: 5.361ns
   Maximum combinational path delay: 1.547ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'brefclk2_p_i'
  Clock period: 5.931ns (frequency: 168.608MHz)
  Total number of paths / destination ports: 8642 / 1353
-------------------------------------------------------------------------
Delay:               5.931ns (Levels of Logic = 6)
  Source:            HD_Gen_Channel_1/system_controller/state_count_0 (FF)
  Destination:       HD_Gen_Channel_1/system_controller/state_count_1 (FF)
  Source Clock:      brefclk2_p_i rising
  Destination Clock: brefclk2_p_i rising

  Data Path: HD_Gen_Channel_1/system_controller/state_count_0 to HD_Gen_Channel_1/system_controller/state_count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.419   0.697  HD_Gen_Channel_1/system_controller/state_count_0 (HD_Gen_Channel_1/system_controller/state_count_0)
     LUT4_D:I0->O          4   0.351   0.719  HD_Gen_Channel_1/system_controller/_n000812 (CHOICE7126)
     LUT2_D:I0->O         12   0.351   0.737  HD_Gen_Channel_1/system_controller/_n000826 (HD_Gen_Channel_1/system_controller/_n0523<1>)
     LUT4:I2->O            1   0.351   0.480  HD_Gen_Channel_1/system_controller/_n0019<1>14 (CHOICE7243)
     LUT4_L:I2->LO         1   0.351   0.000  HD_Gen_Channel_1/system_controller/_n0019<1>30_F (N16633)
     MUXF5:I0->O           1   0.380   0.480  HD_Gen_Channel_1/system_controller/_n0019<1>30 (CHOICE7247)
     LUT3_L:I2->LO         1   0.351   0.000  HD_Gen_Channel_1/system_controller/_n0019<1>39 (HD_Gen_Channel_1/system_controller/_n0019<1>)
     FDP:D                     0.263          HD_Gen_Channel_1/system_controller/state_count_1
    ----------------------------------------
    Total                      5.931ns (2.817ns logic, 3.114ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'brefclk_p_i'
  Clock period: 5.998ns (frequency: 166.722MHz)
  Total number of paths / destination ports: 72665 / 10333
-------------------------------------------------------------------------
Delay:               5.998ns (Levels of Logic = 2)
  Source:            HD_Gen_Channel_1/video_generator_instance/active_video_filtering/luma_filtering/reg3_12 (FF)
  Destination:       HD_Gen_Channel_1/video_generator_instance/active_video_filtering/luma_filtering/reg13_23 (FF)
  Source Clock:      brefclk_p_i rising
  Destination Clock: brefclk_p_i rising

  Data Path: HD_Gen_Channel_1/video_generator_instance/active_video_filtering/luma_filtering/reg3_12 to HD_Gen_Channel_1/video_generator_instance/active_video_filtering/luma_filtering/reg13_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.419   0.449  HD_Gen_Channel_1/video_generator_instance/active_video_filtering/luma_filtering/reg3_12 (HD_Gen_Channel_1/video_generator_instance/active_video_filtering/luma_filtering/reg3_12)
     MULT18X18:A12->P23    1   3.938   0.578  HD_Gen_Channel_1/video_generator_instance/active_video_filtering/luma_filtering/multiplier_3 (HD_Gen_Channel_1/video_generator_instance/active_video_filtering/luma_filtering/prod3<23>)
     LUT2_L:I1->LO         1   0.351   0.000  HD_Gen_Channel_1/video_generator_instance/active_video_filtering/luma_filtering/_n0006<23>1 (HD_Gen_Channel_1/video_generator_instance/active_video_filtering/luma_filtering/_n0006<23>)
     FDCE:D                    0.263          HD_Gen_Channel_1/video_generator_instance/active_video_filtering/luma_filtering/reg13_23
    ----------------------------------------
    Total                      5.998ns (4.971ns logic, 1.027ns route)
                                       (82.9% logic, 17.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'brefclk2_p_i'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.744ns (Levels of Logic = 1)
  Source:            f4m_i (PAD)
  Destination:       glitch_removing_f4m_1485/delayed_signals_0 (FF)
  Destination Clock: brefclk2_p_i rising

  Data Path: f4m_i to glitch_removing_f4m_1485/delayed_signals_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.969   0.512  f4m_i_IBUF (f4m_i_IBUF)
     FD:D                      0.263          glitch_removing_f4m_1485/delayed_signals_0
    ----------------------------------------
    Total                      1.744ns (1.232ns logic, 0.512ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'brefclk_p_i'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.744ns (Levels of Logic = 1)
  Source:            f4m_i (PAD)
  Destination:       glitch_removing_f4m_1484/delayed_signals_0 (FF)
  Destination Clock: brefclk_p_i rising

  Data Path: f4m_i to glitch_removing_f4m_1484/delayed_signals_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.969   0.512  f4m_i_IBUF (f4m_i_IBUF)
     FD:D                      0.263          glitch_removing_f4m_1484/delayed_signals_0
    ----------------------------------------
    Total                      1.744ns (1.232ns logic, 0.512ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'brefclk_p_i'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.361ns (Levels of Logic = 2)
  Source:            HD_Gen_Channel_2/video_generator_instance/system_generation/system_parameter_lookup/hd_zsd_o (FF)
  Destination:       sd_zhd_2_o (PAD)
  Source Clock:      brefclk_p_i rising

  Data Path: HD_Gen_Channel_2/video_generator_instance/system_generation/system_parameter_lookup/hd_zsd_o to sd_zhd_2_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             40   0.419   0.924  HD_Gen_Channel_2/video_generator_instance/system_generation/system_parameter_lookup/hd_zsd_o (HD_Gen_Channel_2/video_generator_instance/system_generation/system_parameter_lookup/hd_zsd_o)
     INV:I->O              3   0.351   0.537  HD_Gen_Channel_2/video_generator_instance/sd_zhd_o1_INV_0 (sd_zhd_2_o_OBUF)
     OBUF:I->O                 3.130          sd_zhd_2_o_OBUF (sd_zhd_2_o)
    ----------------------------------------
    Total                      5.361ns (3.900ns logic, 1.461ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'brefclk2_p_i'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.997ns (Levels of Logic = 1)
  Source:            led_latch1/led_o (FF)
  Destination:       led1_o (PAD)
  Source Clock:      brefclk2_p_i rising

  Data Path: led_latch1/led_o to led1_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.419   0.448  led_latch1/led_o (led_latch1/led_o)
     OBUF:I->O                 3.130          led1_o_OBUF (led1_o)
    ----------------------------------------
    Total                      3.997ns (3.549ns logic, 0.448ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Delay:               1.547ns (Levels of Logic = 1)
  Source:            brefclk_p_i (PAD)
  Destination:       HD_Gen_Channel_4/clock_selecting:I0 (PAD)

  Data Path: brefclk_p_i to HD_Gen_Channel_4/clock_selecting:I0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFGDS:I->O          5   0.969   0.578  diff_buf_brefclk (brefclk)
    BUFGMUX:I0                 0.000          HD_Gen_Channel_4/clock_selecting
    ----------------------------------------
    Total                      1.547ns (0.969ns logic, 0.578ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================
CPU : 237.35 / 241.77 s | Elapsed : 237.00 / 240.00 s
 
--> 

Total memory usage is 227864 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  512 (   0 filtered)
Number of infos    :    6 (   0 filtered)

