<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <!-- original name: _tb_top_U_FPGA_TOP_SIM_U_AUR_RX_DEC_BPContentFrame4.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  <script type="text/javascript" src="../scripts/popup.js"></script>
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">ModelSim</span> Condition Coverage Report</h1>
  <h3>Scope: /<a href="z000041.htm">tb_top</a>/<a href="z003680.htm">U_FPGA_TOP_SIM</a>/<a href="z009637.htm">U_AUR_RX_DEC_BP</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <div class="covered"><a name="cvg9820"/><hr/><table>
  <tr s="3" x="FC" lnk="__HDL_srcfile_1.htm#663" z="            if (r_REG_RD_SEL &amp; s_AUR_PL_SOP1) begin" c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_REG_RD_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP1" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_REG_RD_SEL_0" k1="9820_0$009637" h1="120" t="c" c1="{ 01 }"/>
  <tr n="2" z="r_REG_RD_SEL_1" k1="9820_1$009637" h1="150" t="c" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP1_0" k1="9820_2$009637" h1="300" t="c" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP1_1" k1="9820_3$009637" h1="150" t="c" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg9822"/><hr/><table>
  <tr s="3" x="FC" lnk="__HDL_srcfile_1.htm#701" z="            if (r_REG_RC_SEL &amp; s_AUR_PL_SOP1) begin" c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_REG_RC_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_AUR_PL_SOP1" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_REG_RC_SEL_0" k1="9822_0$009637" h1="270" t="c" c1="{ 01 }"/>
  <tr n="2" z="r_REG_RC_SEL_1" h1="0" t="c" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP1_0" h1="0" t="c" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP1_1" h1="0" t="c" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg9824"/><hr/><table>
  <tr s="3" x="FC" lnk="__HDL_srcfile_1.htm#711" z="            if (r_REG_RC_SEL &amp; s_AUR_PL_SOP2) begin" c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_REG_RC_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_AUR_PL_SOP2" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_REG_RC_SEL_0" k1="9824_0$009637" h1="270" t="c" c1="{ 01 }"/>
  <tr n="2" z="r_REG_RC_SEL_1" h1="0" t="c" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP2_0" h1="0" t="c" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP2_1" h1="0" t="c" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg9826"/><hr/><table>
  <tr s="3" x="FC" lnk="__HDL_srcfile_1.htm#749" z="            if (r_REG_WR_SEL &amp; s_AUR_PL_SOP1) begin" c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_REG_WR_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP1" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_REG_WR_SEL_0" k1="9826_0$009637" h1="230" t="c" c1="{ 01 }"/>
  <tr n="2" z="r_REG_WR_SEL_1" k1="9826_1$009637" h1="40" t="c" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP1_0" k1="9826_2$009637" h1="80" t="c" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP1_1" k1="9826_3$009637" h1="40" t="c" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg9828"/><hr/><table>
  <tr s="3" x="FC" lnk="__HDL_srcfile_1.htm#759" z="            if (r_REG_WR_SEL &amp; s_AUR_PL_SOP2) begin" c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_REG_WR_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP2" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_REG_WR_SEL_0" k1="9828_0$009637" h1="230" t="c" c1="{ 01 }"/>
  <tr n="2" z="r_REG_WR_SEL_1" k1="9828_1$009637" h1="40" t="c" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP2_0" k1="9828_2$009637" h1="80" t="c" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP2_1" k1="9828_3$009637" h1="40" t="c" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg9830"/><hr/><table>
  <tr s="3" x="FC" lnk="__HDL_srcfile_1.htm#799" z="            if (r_RAM_RD_SEL &amp; s_AUR_PL_SOP1) begin" c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_RAM_RD_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP1" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_RAM_RD_SEL_0" k1="9830_0$009637" h1="250" t="c" c1="{ 01 }"/>
  <tr n="2" z="r_RAM_RD_SEL_1" k1="9830_1$009637" h1="20" t="c" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP1_0" k1="9830_2$009637" h1="40" t="c" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP1_1" k1="9830_3$009637" h1="20" t="c" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg9832"/><hr/><table>
  <tr s="3" x="FC" lnk="__HDL_srcfile_1.htm#841" z="            if (r_RAM_RC_SEL &amp; s_AUR_PL_SOP1) begin" c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_RAM_RC_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_AUR_PL_SOP1" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_RAM_RC_SEL_0" k1="9832_0$009637" h1="270" t="c" c1="{ 01 }"/>
  <tr n="2" z="r_RAM_RC_SEL_1" h1="0" t="c" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP1_0" h1="0" t="c" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP1_1" h1="0" t="c" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg9834"/><hr/><table>
  <tr s="3" x="FC" lnk="__HDL_srcfile_1.htm#909" z="            if (r_RAM_WR_SEL &amp; s_AUR_PL_SOP1) begin" c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_RAM_WR_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP1" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_RAM_WR_SEL_0" k1="9834_0$009637" h1="250" t="c" c1="{ 01 }"/>
  <tr n="2" z="r_RAM_WR_SEL_1" k1="9834_1$009637" h1="20" t="c" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP1_0" k1="9834_2$009637" h1="1300" t="c" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP1_1" k1="9834_3$009637" h1="20" t="c" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg9836"/><hr/><table>
  <tr s="3" x="FC" lnk="__HDL_srcfile_1.htm#976" z="            if (r_DDR_RD_SEL &amp; s_AUR_PL_SOP1) begin" c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_DDR_RD_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP1" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_DDR_RD_SEL_0" k1="9836_0$009637" h1="250" t="c" c1="{ 01 }"/>
  <tr n="2" z="r_DDR_RD_SEL_1" k1="9836_1$009637" h1="20" t="c" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP1_0" k1="9836_2$009637" h1="40" t="c" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP1_1" k1="9836_3$009637" h1="20" t="c" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg9838"/><hr/><table>
  <tr s="3" x="FC" lnk="__HDL_srcfile_1.htm#1016" z="            if (r_DDR_RC_SEL &amp; s_AUR_PL_SOP1) begin" c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_DDR_RC_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_AUR_PL_SOP1" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_DDR_RC_SEL_0" k1="9838_0$009637" h1="270" t="c" c1="{ 01 }"/>
  <tr n="2" z="r_DDR_RC_SEL_1" h1="0" t="c" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP1_0" h1="0" t="c" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP1_1" h1="0" t="c" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg9840"/><hr/><table>
  <tr s="3" x="FC" lnk="__HDL_srcfile_1.htm#1082" z="            if (r_DDR_WR_SEL &amp; s_AUR_PL_SOP1) begin" c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_DDR_WR_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP1" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_DDR_WR_SEL_0" k1="9840_0$009637" h1="250" t="c" c1="{ 01 }"/>
  <tr n="2" z="r_DDR_WR_SEL_1" k1="9840_1$009637" h1="20" t="c" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP1_0" k1="9840_2$009637" h1="1300" t="c" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP1_1" k1="9840_3$009637" h1="20" t="c" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg9842"/><hr/><table>
  <tr s="3" x="FC" lnk="__HDL_srcfile_1.htm#1200" z="            if (r_CFG_WR_SEL &amp; s_AUR_PL_SOP1) begin" c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_CFG_WR_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_AUR_PL_SOP1" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_CFG_WR_SEL_0" k1="9842_0$009637" h1="270" t="c" c1="{ 01 }"/>
  <tr n="2" z="r_CFG_WR_SEL_1" h1="0" t="c" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP1_0" h1="0" t="c" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP1_1" h1="0" t="c" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg9844"/><hr/><table>
  <tr s="3" x="FC" lnk="__HDL_srcfile_1.htm#1267" z="            if (r_EXD_RD_SEL &amp; s_AUR_PL_SOP1) begin" c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_EXD_RD_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_AUR_PL_SOP1" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_EXD_RD_SEL_0" k1="9844_0$009637" h1="270" t="c" c1="{ 01 }"/>
  <tr n="2" z="r_EXD_RD_SEL_1" h1="0" t="c" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP1_0" h1="0" t="c" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP1_1" h1="0" t="c" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg9846"/><hr/><table>
  <tr s="3" x="FC" lnk="__HDL_srcfile_1.htm#1309" z="            if (r_EXD_WR_SEL &amp; s_AUR_PL_SOP1) begin" c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_EXD_WR_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_AUR_PL_SOP1" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_EXD_WR_SEL_0" k1="9846_0$009637" h1="270" t="c" c1="{ 01 }"/>
  <tr n="2" z="r_EXD_WR_SEL_1" h1="0" t="c" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP1_0" h1="0" t="c" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP1_1" h1="0" t="c" c1="{ 11 }"/>
  </table>
</div><script type="text/javascript" src="../scripts/buildecpage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
