#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000f6f730 .scope module, "buffer_TB" "buffer_TB" 2 2;
 .timescale 0 0;
P_0000000000f88110 .param/l "delay" 0 2 13, +C4<00000000000000000000000000000010>;
v0000000000fe52f0_0 .var "clk", 0 0;
v0000000000fe5930_0 .net "data_count", 3 0, v0000000000f7fed0_0;  1 drivers
v0000000000fe5e30_0 .var "data_in", 7 0;
v0000000000fe4c10_0 .net "data_out", 7 0, v0000000000f803d0_0;  1 drivers
v0000000000fe5750_0 .var "flush", 0 0;
v0000000000fe5570_0 .var/i "j", 31 0;
v0000000000fe4fd0_0 .net "mem_out", 79 0, L_0000000000fe5a70;  1 drivers
v0000000000fe4d50_0 .var "rst", 0 0;
v0000000000fe4cb0_0 .var "scanning", 0 0;
v0000000000fe59d0_0 .var "transfer", 0 0;
S_0000000000f6f8b0 .scope module, "dut" "buffer" 2 9, 3 1 0, S_0000000000f6f730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 80 "mem_out"
    .port_info 1 /INPUT 8 "data_in"
    .port_info 2 /OUTPUT 8 "data_out"
    .port_info 3 /OUTPUT 4 "address"
    .port_info 4 /INPUT 1 "scanning"
    .port_info 5 /INPUT 1 "flush"
    .port_info 6 /INPUT 1 "transfer"
    .port_info 7 /INPUT 1 "clk"
    .port_info 8 /INPUT 1 "rst"
P_0000000000f6fa30 .param/l "dump" 0 3 16, C4<11>;
P_0000000000f6fa68 .param/l "hold" 0 3 16, C4<00>;
P_0000000000f6faa0 .param/l "reading" 0 3 16, C4<01>;
P_0000000000f6fad8 .param/l "writing" 0 3 16, C4<10>;
v0000000000f7fcf0_0 .var "WE", 0 0;
v0000000000f7fed0_0 .var "address", 3 0;
v0000000000f801f0_0 .net "clk", 0 0, v0000000000fe52f0_0;  1 drivers
v0000000000f80790_0 .net "data_in", 7 0, v0000000000fe5e30_0;  1 drivers
v0000000000f803d0_0 .var "data_out", 7 0;
v0000000000f7fd90_0 .net "flush", 0 0, v0000000000fe5750_0;  1 drivers
v0000000000f7ff70_0 .var/i "i", 31 0;
v0000000000f80010 .array "m", 9 0, 7 0;
v0000000000fe57f0_0 .net "mem_out", 79 0, L_0000000000fe5a70;  alias, 1 drivers
v0000000000fe5890_0 .var "next", 1 0;
v0000000000fe4e90_0 .net "rst", 0 0, v0000000000fe4d50_0;  1 drivers
v0000000000fe45d0_0 .net "scanning", 0 0, v0000000000fe4cb0_0;  1 drivers
v0000000000fe56b0_0 .var "state", 1 0;
v0000000000fe4b70_0 .net "transfer", 0 0, v0000000000fe59d0_0;  1 drivers
E_0000000000f877d0 .event negedge, v0000000000f801f0_0;
E_0000000000f88150 .event posedge, v0000000000f801f0_0;
E_0000000000f87790/0 .event negedge, v0000000000fe4e90_0;
E_0000000000f87790/1 .event posedge, v0000000000f801f0_0;
E_0000000000f87790 .event/or E_0000000000f87790/0, E_0000000000f87790/1;
v0000000000f80010_0 .array/port v0000000000f80010, 0;
E_0000000000f87710/0 .event edge, v0000000000f7fcf0_0, v0000000000f80790_0, v0000000000f7fed0_0, v0000000000f80010_0;
v0000000000f80010_1 .array/port v0000000000f80010, 1;
v0000000000f80010_2 .array/port v0000000000f80010, 2;
v0000000000f80010_3 .array/port v0000000000f80010, 3;
v0000000000f80010_4 .array/port v0000000000f80010, 4;
E_0000000000f87710/1 .event edge, v0000000000f80010_1, v0000000000f80010_2, v0000000000f80010_3, v0000000000f80010_4;
v0000000000f80010_5 .array/port v0000000000f80010, 5;
v0000000000f80010_6 .array/port v0000000000f80010, 6;
v0000000000f80010_7 .array/port v0000000000f80010, 7;
v0000000000f80010_8 .array/port v0000000000f80010, 8;
E_0000000000f87710/2 .event edge, v0000000000f80010_5, v0000000000f80010_6, v0000000000f80010_7, v0000000000f80010_8;
v0000000000f80010_9 .array/port v0000000000f80010, 9;
E_0000000000f87710/3 .event edge, v0000000000f80010_9;
E_0000000000f87710 .event/or E_0000000000f87710/0, E_0000000000f87710/1, E_0000000000f87710/2, E_0000000000f87710/3;
LS_0000000000fe5a70_0_0 .concat8 [ 8 8 8 8], v0000000000f80010_0, v0000000000f80010_1, v0000000000f80010_2, v0000000000f80010_3;
LS_0000000000fe5a70_0_4 .concat8 [ 8 8 8 8], v0000000000f80010_4, v0000000000f80010_5, v0000000000f80010_6, v0000000000f80010_7;
LS_0000000000fe5a70_0_8 .concat8 [ 8 8 0 0], v0000000000f80010_8, v0000000000f80010_9;
L_0000000000fe5a70 .concat8 [ 32 32 16 0], LS_0000000000fe5a70_0_0, LS_0000000000fe5a70_0_4, LS_0000000000fe5a70_0_8;
S_0000000000f64ff0 .scope generate, "memout[0]" "memout[0]" 3 20, 3 20 0, S_0000000000f6f8b0;
 .timescale 0 0;
P_0000000000f88190 .param/l "k" 0 3 20, +C4<00>;
v0000000000f7f930_0 .net *"_s2", 7 0, v0000000000f80010_0;  1 drivers
S_0000000000f65170 .scope generate, "memout[1]" "memout[1]" 3 20, 3 20 0, S_0000000000f6f8b0;
 .timescale 0 0;
P_0000000000f88210 .param/l "k" 0 3 20, +C4<01>;
v0000000000f806f0_0 .net *"_s2", 7 0, v0000000000f80010_1;  1 drivers
S_0000000000fe3570 .scope generate, "memout[2]" "memout[2]" 3 20, 3 20 0, S_0000000000f6f8b0;
 .timescale 0 0;
P_0000000000f88250 .param/l "k" 0 3 20, +C4<010>;
v0000000000f7fbb0_0 .net *"_s2", 7 0, v0000000000f80010_2;  1 drivers
S_0000000000fe36f0 .scope generate, "memout[3]" "memout[3]" 3 20, 3 20 0, S_0000000000f6f8b0;
 .timescale 0 0;
P_0000000000f878d0 .param/l "k" 0 3 20, +C4<011>;
v0000000000f7fb10_0 .net *"_s2", 7 0, v0000000000f80010_3;  1 drivers
S_0000000000fe3870 .scope generate, "memout[4]" "memout[4]" 3 20, 3 20 0, S_0000000000f6f8b0;
 .timescale 0 0;
P_0000000000f87810 .param/l "k" 0 3 20, +C4<0100>;
v0000000000f7f9d0_0 .net *"_s2", 7 0, v0000000000f80010_4;  1 drivers
S_0000000000fe3e00 .scope generate, "memout[5]" "memout[5]" 3 20, 3 20 0, S_0000000000f6f8b0;
 .timescale 0 0;
P_0000000000f87850 .param/l "k" 0 3 20, +C4<0101>;
v0000000000f80470_0 .net *"_s2", 7 0, v0000000000f80010_5;  1 drivers
S_0000000000fe3f80 .scope generate, "memout[6]" "memout[6]" 3 20, 3 20 0, S_0000000000f6f8b0;
 .timescale 0 0;
P_0000000000f87910 .param/l "k" 0 3 20, +C4<0110>;
v0000000000f80150_0 .net *"_s2", 7 0, v0000000000f80010_6;  1 drivers
S_0000000000fe4100 .scope generate, "memout[7]" "memout[7]" 3 20, 3 20 0, S_0000000000f6f8b0;
 .timescale 0 0;
P_0000000000f87890 .param/l "k" 0 3 20, +C4<0111>;
v0000000000f80510_0 .net *"_s2", 7 0, v0000000000f80010_7;  1 drivers
S_0000000000fe4280 .scope generate, "memout[8]" "memout[8]" 3 20, 3 20 0, S_0000000000f6f8b0;
 .timescale 0 0;
P_0000000000f65d90 .param/l "k" 0 3 20, +C4<01000>;
v0000000000f7fe30_0 .net *"_s2", 7 0, v0000000000f80010_8;  1 drivers
S_0000000000fe4400 .scope generate, "memout[9]" "memout[9]" 3 20, 3 20 0, S_0000000000f6f8b0;
 .timescale 0 0;
P_0000000000f65c50 .param/l "k" 0 3 20, +C4<01001>;
v0000000000f80330_0 .net *"_s2", 7 0, v0000000000f80010_9;  1 drivers
    .scope S_0000000000f6f8b0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000f803d0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0000000000f6f8b0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f7fcf0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000000000f6f8b0;
T_2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000fe56b0_0, 0, 2;
    %end;
    .thread T_2;
    .scope S_0000000000f6f8b0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000fe5890_0, 0, 2;
    %end;
    .thread T_3;
    .scope S_0000000000f6f8b0;
T_4 ;
    %wait E_0000000000f87710;
    %load/vec4 v0000000000f7fcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000000000f80790_0;
    %load/vec4 v0000000000f7fed0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000000000f80010, 4, 0;
T_4.0 ;
    %load/vec4 v0000000000f7fed0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000000000f80010, 4;
    %store/vec4 v0000000000f803d0_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000f6f8b0;
T_5 ;
    %wait E_0000000000f87790;
    %load/vec4 v0000000000fe4e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000000000fe56b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000fe5890_0;
    %assign/vec4 v0000000000fe56b0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000f6f8b0;
T_6 ;
    %wait E_0000000000f88150;
    %load/vec4 v0000000000f7fd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000000000fe5890_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000fe45d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f7fcf0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000000fe5890_0, 0;
    %load/vec4 v0000000000fe56b0_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000f7fed0_0, 0;
T_6.4 ;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000000000fe4b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000000fe5890_0, 0;
    %load/vec4 v0000000000fe56b0_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000f7fed0_0, 0;
T_6.8 ;
T_6.6 ;
T_6.3 ;
T_6.1 ;
    %load/vec4 v0000000000fe56b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %jmp T_6.14;
T_6.10 ;
    %load/vec4 v0000000000f7fed0_0;
    %cmpi/u 9, 0, 4;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000000000fe5890_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f7fcf0_0, 0;
    %load/vec4 v0000000000f7fed0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000000f7fed0_0, 0;
    %jmp T_6.16;
T_6.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f7fcf0_0, 0;
T_6.16 ;
    %jmp T_6.14;
T_6.11 ;
    %load/vec4 v0000000000f7fed0_0;
    %cmpi/u 9, 0, 4;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000000000fe5890_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.17, 8;
    %load/vec4 v0000000000f7fed0_0;
    %addi 1, 0, 4;
    %store/vec4 v0000000000f7fed0_0, 0, 4;
    %jmp T_6.18;
T_6.17 ;
    %load/vec4 v0000000000f7fed0_0;
    %cmpi/u 10, 0, 4;
    %flag_or 5, 4;
    %jmp/0xz  T_6.19, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000f7ff70_0, 0, 32;
T_6.21 ;
    %load/vec4 v0000000000f7ff70_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_6.22, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000000000f7ff70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000f80010, 0, 4;
    %load/vec4 v0000000000f7ff70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000f7ff70_0, 0, 32;
    %jmp T_6.21;
T_6.22 ;
T_6.19 ;
T_6.18 ;
    %jmp T_6.14;
T_6.12 ;
    %load/vec4 v0000000000f7fed0_0;
    %assign/vec4 v0000000000f7fed0_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000f7ff70_0, 0, 32;
T_6.23 ;
    %load/vec4 v0000000000f7ff70_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_6.24, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000000000f7ff70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000f80010, 0, 4;
    %load/vec4 v0000000000f7ff70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000f7ff70_0, 0, 32;
    %jmp T_6.23;
T_6.24 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000f7fed0_0, 0;
    %jmp T_6.14;
T_6.14 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000f6f8b0;
T_7 ;
    %wait E_0000000000f877d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f7fcf0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000000f6f730;
T_8 ;
    %delay 1, 0;
    %load/vec4 v0000000000fe52f0_0;
    %inv;
    %store/vec4 v0000000000fe52f0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000f6f730;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000fe5e30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe4d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe52f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe4cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe5750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe59d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe4d50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe4cb0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000fe5e30_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fe5570_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000000000fe5570_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_9.1, 5;
    %delay 2, 0;
    %load/vec4 v0000000000fe5570_0;
    %addi 5, 0, 32;
    %pad/s 8;
    %store/vec4 v0000000000fe5e30_0, 0, 8;
    %load/vec4 v0000000000fe5570_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000fe5570_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fe4cb0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fe59d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fe5570_0, 0, 32;
T_9.2 ;
    %load/vec4 v0000000000fe5570_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_9.3, 5;
    %delay 2, 0;
    %load/vec4 v0000000000fe5570_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000fe5570_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %delay 2, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000000000f6f730;
T_10 ;
    %vpi_call 2 44 "$dumpfile", "buffer.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000001, S_0000000000f6f8b0 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "buffer_TB.v";
    "./buffer.v";
