

================================================================
== Vivado HLS Report for 'adders_io'
================================================================
* Date:           Sun Sep 27 22:23:06 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        adders_io_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   2.00|      1.70|        0.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|      65|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      36|
|Register         |        -|      -|     100|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     100|     101|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |in_out1_o      |     +    |      0|  0|  32|          32|          32|
    |tmp1_fu_58_p2  |     +    |      0|  0|  32|          32|          32|
    |ap_sig_bdd_51  |    or    |      0|  0|   1|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0|  65|          65|          65|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |   1|          3|    1|          3|
    |ap_sig_ioackin_in_out1_o_ap_ack  |   1|          2|    1|          2|
    |in1_ap_vld_in_sig                |   1|          2|    1|          2|
    |in1_ap_vld_preg                  |   1|          2|    1|          2|
    |in1_in_sig                       |  32|          2|   32|         64|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  36|         11|   36|         73|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   2|   0|    2|          0|
    |ap_reg_ioackin_in_out1_o_ap_ack  |   1|   0|    1|          0|
    |in1_ap_vld_preg                  |   1|   0|    1|          0|
    |in1_preg                         |  32|   0|   32|          0|
    |in_out1_read_reg_69              |  32|   0|   32|          0|
    |tmp1_reg_74                      |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 100|   0|  100|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   adders_io  | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   adders_io  | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   adders_io  | return value |
|ap_done           | out |    1| ap_ctrl_hs |   adders_io  | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   adders_io  | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   adders_io  | return value |
|in1               |  in |   32|   ap_vld   |      in1     |    scalar    |
|in1_ap_vld        |  in |    1|   ap_vld   |      in1     |    scalar    |
|in2               |  in |   32|   ap_ack   |      in2     |    scalar    |
|in2_ap_ack        | out |    1|   ap_ack   |      in2     |    scalar    |
|in_out1_i         |  in |   32|    ap_hs   |    in_out1   |    pointer   |
|in_out1_i_ap_vld  |  in |    1|    ap_hs   |    in_out1   |    pointer   |
|in_out1_i_ap_ack  | out |    1|    ap_hs   |    in_out1   |    pointer   |
|in_out1_o         | out |   32|    ap_hs   |    in_out1   |    pointer   |
|in_out1_o_ap_vld  | out |    1|    ap_hs   |    in_out1   |    pointer   |
|in_out1_o_ap_ack  |  in |    1|    ap_hs   |    in_out1   |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

