
MiniOS_0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007da0  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ac  08007eb0  08007eb0  00008eb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800835c  0800835c  0000a238  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800835c  0800835c  0000935c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008364  08008364  0000a238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008364  08008364  00009364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008368  08008368  00009368  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000238  20000000  0800836c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bf4  20000238  080085a4  0000a238  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000e2c  080085a4  0000ae2c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a238  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c366  00000000  00000000  0000a261  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e90  00000000  00000000  000165c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c88  00000000  00000000  00018458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009c6  00000000  00000000  000190e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000183e4  00000000  00000000  00019aa6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e926  00000000  00000000  00031e8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088400  00000000  00000000  000407b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c8bb0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004570  00000000  00000000  000c8bf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000cd164  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000238 	.word	0x20000238
 800012c:	00000000 	.word	0x00000000
 8000130:	08007e98 	.word	0x08007e98

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000023c 	.word	0x2000023c
 800014c:	08007e98 	.word	0x08007e98

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__aeabi_ldivmod>:
 8000f44:	b97b      	cbnz	r3, 8000f66 <__aeabi_ldivmod+0x22>
 8000f46:	b972      	cbnz	r2, 8000f66 <__aeabi_ldivmod+0x22>
 8000f48:	2900      	cmp	r1, #0
 8000f4a:	bfbe      	ittt	lt
 8000f4c:	2000      	movlt	r0, #0
 8000f4e:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000f52:	e006      	blt.n	8000f62 <__aeabi_ldivmod+0x1e>
 8000f54:	bf08      	it	eq
 8000f56:	2800      	cmpeq	r0, #0
 8000f58:	bf1c      	itt	ne
 8000f5a:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000f5e:	f04f 30ff 	movne.w	r0, #4294967295
 8000f62:	f000 b9bf 	b.w	80012e4 <__aeabi_idiv0>
 8000f66:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f6a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f6e:	2900      	cmp	r1, #0
 8000f70:	db09      	blt.n	8000f86 <__aeabi_ldivmod+0x42>
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	db1a      	blt.n	8000fac <__aeabi_ldivmod+0x68>
 8000f76:	f000 f835 	bl	8000fe4 <__udivmoddi4>
 8000f7a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f7e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f82:	b004      	add	sp, #16
 8000f84:	4770      	bx	lr
 8000f86:	4240      	negs	r0, r0
 8000f88:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	db1b      	blt.n	8000fc8 <__aeabi_ldivmod+0x84>
 8000f90:	f000 f828 	bl	8000fe4 <__udivmoddi4>
 8000f94:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f9c:	b004      	add	sp, #16
 8000f9e:	4240      	negs	r0, r0
 8000fa0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000fa4:	4252      	negs	r2, r2
 8000fa6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000faa:	4770      	bx	lr
 8000fac:	4252      	negs	r2, r2
 8000fae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000fb2:	f000 f817 	bl	8000fe4 <__udivmoddi4>
 8000fb6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fbe:	b004      	add	sp, #16
 8000fc0:	4240      	negs	r0, r0
 8000fc2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000fc6:	4770      	bx	lr
 8000fc8:	4252      	negs	r2, r2
 8000fca:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000fce:	f000 f809 	bl	8000fe4 <__udivmoddi4>
 8000fd2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fd6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fda:	b004      	add	sp, #16
 8000fdc:	4252      	negs	r2, r2
 8000fde:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000fe2:	4770      	bx	lr

08000fe4 <__udivmoddi4>:
 8000fe4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000fe8:	9d08      	ldr	r5, [sp, #32]
 8000fea:	468e      	mov	lr, r1
 8000fec:	4604      	mov	r4, r0
 8000fee:	4688      	mov	r8, r1
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d14a      	bne.n	800108a <__udivmoddi4+0xa6>
 8000ff4:	428a      	cmp	r2, r1
 8000ff6:	4617      	mov	r7, r2
 8000ff8:	d962      	bls.n	80010c0 <__udivmoddi4+0xdc>
 8000ffa:	fab2 f682 	clz	r6, r2
 8000ffe:	b14e      	cbz	r6, 8001014 <__udivmoddi4+0x30>
 8001000:	f1c6 0320 	rsb	r3, r6, #32
 8001004:	fa01 f806 	lsl.w	r8, r1, r6
 8001008:	fa20 f303 	lsr.w	r3, r0, r3
 800100c:	40b7      	lsls	r7, r6
 800100e:	ea43 0808 	orr.w	r8, r3, r8
 8001012:	40b4      	lsls	r4, r6
 8001014:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001018:	fbb8 f1fe 	udiv	r1, r8, lr
 800101c:	fa1f fc87 	uxth.w	ip, r7
 8001020:	fb0e 8811 	mls	r8, lr, r1, r8
 8001024:	fb01 f20c 	mul.w	r2, r1, ip
 8001028:	0c23      	lsrs	r3, r4, #16
 800102a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800102e:	429a      	cmp	r2, r3
 8001030:	d909      	bls.n	8001046 <__udivmoddi4+0x62>
 8001032:	18fb      	adds	r3, r7, r3
 8001034:	f101 30ff 	add.w	r0, r1, #4294967295
 8001038:	f080 80eb 	bcs.w	8001212 <__udivmoddi4+0x22e>
 800103c:	429a      	cmp	r2, r3
 800103e:	f240 80e8 	bls.w	8001212 <__udivmoddi4+0x22e>
 8001042:	3902      	subs	r1, #2
 8001044:	443b      	add	r3, r7
 8001046:	1a9a      	subs	r2, r3, r2
 8001048:	fbb2 f0fe 	udiv	r0, r2, lr
 800104c:	fb0e 2210 	mls	r2, lr, r0, r2
 8001050:	fb00 fc0c 	mul.w	ip, r0, ip
 8001054:	b2a3      	uxth	r3, r4
 8001056:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800105a:	459c      	cmp	ip, r3
 800105c:	d909      	bls.n	8001072 <__udivmoddi4+0x8e>
 800105e:	18fb      	adds	r3, r7, r3
 8001060:	f100 32ff 	add.w	r2, r0, #4294967295
 8001064:	f080 80d7 	bcs.w	8001216 <__udivmoddi4+0x232>
 8001068:	459c      	cmp	ip, r3
 800106a:	f240 80d4 	bls.w	8001216 <__udivmoddi4+0x232>
 800106e:	443b      	add	r3, r7
 8001070:	3802      	subs	r0, #2
 8001072:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001076:	2100      	movs	r1, #0
 8001078:	eba3 030c 	sub.w	r3, r3, ip
 800107c:	b11d      	cbz	r5, 8001086 <__udivmoddi4+0xa2>
 800107e:	2200      	movs	r2, #0
 8001080:	40f3      	lsrs	r3, r6
 8001082:	e9c5 3200 	strd	r3, r2, [r5]
 8001086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800108a:	428b      	cmp	r3, r1
 800108c:	d905      	bls.n	800109a <__udivmoddi4+0xb6>
 800108e:	b10d      	cbz	r5, 8001094 <__udivmoddi4+0xb0>
 8001090:	e9c5 0100 	strd	r0, r1, [r5]
 8001094:	2100      	movs	r1, #0
 8001096:	4608      	mov	r0, r1
 8001098:	e7f5      	b.n	8001086 <__udivmoddi4+0xa2>
 800109a:	fab3 f183 	clz	r1, r3
 800109e:	2900      	cmp	r1, #0
 80010a0:	d146      	bne.n	8001130 <__udivmoddi4+0x14c>
 80010a2:	4573      	cmp	r3, lr
 80010a4:	d302      	bcc.n	80010ac <__udivmoddi4+0xc8>
 80010a6:	4282      	cmp	r2, r0
 80010a8:	f200 8108 	bhi.w	80012bc <__udivmoddi4+0x2d8>
 80010ac:	1a84      	subs	r4, r0, r2
 80010ae:	eb6e 0203 	sbc.w	r2, lr, r3
 80010b2:	2001      	movs	r0, #1
 80010b4:	4690      	mov	r8, r2
 80010b6:	2d00      	cmp	r5, #0
 80010b8:	d0e5      	beq.n	8001086 <__udivmoddi4+0xa2>
 80010ba:	e9c5 4800 	strd	r4, r8, [r5]
 80010be:	e7e2      	b.n	8001086 <__udivmoddi4+0xa2>
 80010c0:	2a00      	cmp	r2, #0
 80010c2:	f000 8091 	beq.w	80011e8 <__udivmoddi4+0x204>
 80010c6:	fab2 f682 	clz	r6, r2
 80010ca:	2e00      	cmp	r6, #0
 80010cc:	f040 80a5 	bne.w	800121a <__udivmoddi4+0x236>
 80010d0:	1a8a      	subs	r2, r1, r2
 80010d2:	2101      	movs	r1, #1
 80010d4:	0c03      	lsrs	r3, r0, #16
 80010d6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80010da:	b280      	uxth	r0, r0
 80010dc:	b2bc      	uxth	r4, r7
 80010de:	fbb2 fcfe 	udiv	ip, r2, lr
 80010e2:	fb0e 221c 	mls	r2, lr, ip, r2
 80010e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80010ea:	fb04 f20c 	mul.w	r2, r4, ip
 80010ee:	429a      	cmp	r2, r3
 80010f0:	d907      	bls.n	8001102 <__udivmoddi4+0x11e>
 80010f2:	18fb      	adds	r3, r7, r3
 80010f4:	f10c 38ff 	add.w	r8, ip, #4294967295
 80010f8:	d202      	bcs.n	8001100 <__udivmoddi4+0x11c>
 80010fa:	429a      	cmp	r2, r3
 80010fc:	f200 80e3 	bhi.w	80012c6 <__udivmoddi4+0x2e2>
 8001100:	46c4      	mov	ip, r8
 8001102:	1a9b      	subs	r3, r3, r2
 8001104:	fbb3 f2fe 	udiv	r2, r3, lr
 8001108:	fb0e 3312 	mls	r3, lr, r2, r3
 800110c:	fb02 f404 	mul.w	r4, r2, r4
 8001110:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8001114:	429c      	cmp	r4, r3
 8001116:	d907      	bls.n	8001128 <__udivmoddi4+0x144>
 8001118:	18fb      	adds	r3, r7, r3
 800111a:	f102 30ff 	add.w	r0, r2, #4294967295
 800111e:	d202      	bcs.n	8001126 <__udivmoddi4+0x142>
 8001120:	429c      	cmp	r4, r3
 8001122:	f200 80cd 	bhi.w	80012c0 <__udivmoddi4+0x2dc>
 8001126:	4602      	mov	r2, r0
 8001128:	1b1b      	subs	r3, r3, r4
 800112a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800112e:	e7a5      	b.n	800107c <__udivmoddi4+0x98>
 8001130:	f1c1 0620 	rsb	r6, r1, #32
 8001134:	408b      	lsls	r3, r1
 8001136:	fa22 f706 	lsr.w	r7, r2, r6
 800113a:	431f      	orrs	r7, r3
 800113c:	fa2e fa06 	lsr.w	sl, lr, r6
 8001140:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8001144:	fbba f8f9 	udiv	r8, sl, r9
 8001148:	fa0e fe01 	lsl.w	lr, lr, r1
 800114c:	fa20 f306 	lsr.w	r3, r0, r6
 8001150:	fb09 aa18 	mls	sl, r9, r8, sl
 8001154:	fa1f fc87 	uxth.w	ip, r7
 8001158:	ea43 030e 	orr.w	r3, r3, lr
 800115c:	fa00 fe01 	lsl.w	lr, r0, r1
 8001160:	fb08 f00c 	mul.w	r0, r8, ip
 8001164:	0c1c      	lsrs	r4, r3, #16
 8001166:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800116a:	42a0      	cmp	r0, r4
 800116c:	fa02 f201 	lsl.w	r2, r2, r1
 8001170:	d90a      	bls.n	8001188 <__udivmoddi4+0x1a4>
 8001172:	193c      	adds	r4, r7, r4
 8001174:	f108 3aff 	add.w	sl, r8, #4294967295
 8001178:	f080 809e 	bcs.w	80012b8 <__udivmoddi4+0x2d4>
 800117c:	42a0      	cmp	r0, r4
 800117e:	f240 809b 	bls.w	80012b8 <__udivmoddi4+0x2d4>
 8001182:	f1a8 0802 	sub.w	r8, r8, #2
 8001186:	443c      	add	r4, r7
 8001188:	1a24      	subs	r4, r4, r0
 800118a:	b298      	uxth	r0, r3
 800118c:	fbb4 f3f9 	udiv	r3, r4, r9
 8001190:	fb09 4413 	mls	r4, r9, r3, r4
 8001194:	fb03 fc0c 	mul.w	ip, r3, ip
 8001198:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 800119c:	45a4      	cmp	ip, r4
 800119e:	d909      	bls.n	80011b4 <__udivmoddi4+0x1d0>
 80011a0:	193c      	adds	r4, r7, r4
 80011a2:	f103 30ff 	add.w	r0, r3, #4294967295
 80011a6:	f080 8085 	bcs.w	80012b4 <__udivmoddi4+0x2d0>
 80011aa:	45a4      	cmp	ip, r4
 80011ac:	f240 8082 	bls.w	80012b4 <__udivmoddi4+0x2d0>
 80011b0:	3b02      	subs	r3, #2
 80011b2:	443c      	add	r4, r7
 80011b4:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80011b8:	eba4 040c 	sub.w	r4, r4, ip
 80011bc:	fba0 8c02 	umull	r8, ip, r0, r2
 80011c0:	4564      	cmp	r4, ip
 80011c2:	4643      	mov	r3, r8
 80011c4:	46e1      	mov	r9, ip
 80011c6:	d364      	bcc.n	8001292 <__udivmoddi4+0x2ae>
 80011c8:	d061      	beq.n	800128e <__udivmoddi4+0x2aa>
 80011ca:	b15d      	cbz	r5, 80011e4 <__udivmoddi4+0x200>
 80011cc:	ebbe 0203 	subs.w	r2, lr, r3
 80011d0:	eb64 0409 	sbc.w	r4, r4, r9
 80011d4:	fa04 f606 	lsl.w	r6, r4, r6
 80011d8:	fa22 f301 	lsr.w	r3, r2, r1
 80011dc:	431e      	orrs	r6, r3
 80011de:	40cc      	lsrs	r4, r1
 80011e0:	e9c5 6400 	strd	r6, r4, [r5]
 80011e4:	2100      	movs	r1, #0
 80011e6:	e74e      	b.n	8001086 <__udivmoddi4+0xa2>
 80011e8:	fbb1 fcf2 	udiv	ip, r1, r2
 80011ec:	0c01      	lsrs	r1, r0, #16
 80011ee:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80011f2:	b280      	uxth	r0, r0
 80011f4:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80011f8:	463b      	mov	r3, r7
 80011fa:	fbb1 f1f7 	udiv	r1, r1, r7
 80011fe:	4638      	mov	r0, r7
 8001200:	463c      	mov	r4, r7
 8001202:	46b8      	mov	r8, r7
 8001204:	46be      	mov	lr, r7
 8001206:	2620      	movs	r6, #32
 8001208:	eba2 0208 	sub.w	r2, r2, r8
 800120c:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001210:	e765      	b.n	80010de <__udivmoddi4+0xfa>
 8001212:	4601      	mov	r1, r0
 8001214:	e717      	b.n	8001046 <__udivmoddi4+0x62>
 8001216:	4610      	mov	r0, r2
 8001218:	e72b      	b.n	8001072 <__udivmoddi4+0x8e>
 800121a:	f1c6 0120 	rsb	r1, r6, #32
 800121e:	fa2e fc01 	lsr.w	ip, lr, r1
 8001222:	40b7      	lsls	r7, r6
 8001224:	fa0e fe06 	lsl.w	lr, lr, r6
 8001228:	fa20 f101 	lsr.w	r1, r0, r1
 800122c:	ea41 010e 	orr.w	r1, r1, lr
 8001230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001234:	fbbc f8fe 	udiv	r8, ip, lr
 8001238:	b2bc      	uxth	r4, r7
 800123a:	fb0e cc18 	mls	ip, lr, r8, ip
 800123e:	fb08 f904 	mul.w	r9, r8, r4
 8001242:	0c0a      	lsrs	r2, r1, #16
 8001244:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8001248:	40b0      	lsls	r0, r6
 800124a:	4591      	cmp	r9, r2
 800124c:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8001250:	b280      	uxth	r0, r0
 8001252:	d93e      	bls.n	80012d2 <__udivmoddi4+0x2ee>
 8001254:	18ba      	adds	r2, r7, r2
 8001256:	f108 3cff 	add.w	ip, r8, #4294967295
 800125a:	d201      	bcs.n	8001260 <__udivmoddi4+0x27c>
 800125c:	4591      	cmp	r9, r2
 800125e:	d81f      	bhi.n	80012a0 <__udivmoddi4+0x2bc>
 8001260:	eba2 0209 	sub.w	r2, r2, r9
 8001264:	fbb2 f9fe 	udiv	r9, r2, lr
 8001268:	fb09 f804 	mul.w	r8, r9, r4
 800126c:	fb0e 2a19 	mls	sl, lr, r9, r2
 8001270:	b28a      	uxth	r2, r1
 8001272:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8001276:	4542      	cmp	r2, r8
 8001278:	d229      	bcs.n	80012ce <__udivmoddi4+0x2ea>
 800127a:	18ba      	adds	r2, r7, r2
 800127c:	f109 31ff 	add.w	r1, r9, #4294967295
 8001280:	d2c2      	bcs.n	8001208 <__udivmoddi4+0x224>
 8001282:	4542      	cmp	r2, r8
 8001284:	d2c0      	bcs.n	8001208 <__udivmoddi4+0x224>
 8001286:	f1a9 0102 	sub.w	r1, r9, #2
 800128a:	443a      	add	r2, r7
 800128c:	e7bc      	b.n	8001208 <__udivmoddi4+0x224>
 800128e:	45c6      	cmp	lr, r8
 8001290:	d29b      	bcs.n	80011ca <__udivmoddi4+0x1e6>
 8001292:	ebb8 0302 	subs.w	r3, r8, r2
 8001296:	eb6c 0c07 	sbc.w	ip, ip, r7
 800129a:	3801      	subs	r0, #1
 800129c:	46e1      	mov	r9, ip
 800129e:	e794      	b.n	80011ca <__udivmoddi4+0x1e6>
 80012a0:	eba7 0909 	sub.w	r9, r7, r9
 80012a4:	444a      	add	r2, r9
 80012a6:	fbb2 f9fe 	udiv	r9, r2, lr
 80012aa:	f1a8 0c02 	sub.w	ip, r8, #2
 80012ae:	fb09 f804 	mul.w	r8, r9, r4
 80012b2:	e7db      	b.n	800126c <__udivmoddi4+0x288>
 80012b4:	4603      	mov	r3, r0
 80012b6:	e77d      	b.n	80011b4 <__udivmoddi4+0x1d0>
 80012b8:	46d0      	mov	r8, sl
 80012ba:	e765      	b.n	8001188 <__udivmoddi4+0x1a4>
 80012bc:	4608      	mov	r0, r1
 80012be:	e6fa      	b.n	80010b6 <__udivmoddi4+0xd2>
 80012c0:	443b      	add	r3, r7
 80012c2:	3a02      	subs	r2, #2
 80012c4:	e730      	b.n	8001128 <__udivmoddi4+0x144>
 80012c6:	f1ac 0c02 	sub.w	ip, ip, #2
 80012ca:	443b      	add	r3, r7
 80012cc:	e719      	b.n	8001102 <__udivmoddi4+0x11e>
 80012ce:	4649      	mov	r1, r9
 80012d0:	e79a      	b.n	8001208 <__udivmoddi4+0x224>
 80012d2:	eba2 0209 	sub.w	r2, r2, r9
 80012d6:	fbb2 f9fe 	udiv	r9, r2, lr
 80012da:	46c4      	mov	ip, r8
 80012dc:	fb09 f804 	mul.w	r8, r9, r4
 80012e0:	e7c4      	b.n	800126c <__udivmoddi4+0x288>
 80012e2:	bf00      	nop

080012e4 <__aeabi_idiv0>:
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop

080012e8 <CSlow>:
#include "W25Q32.h"

static inline void CSlow(){
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_Port, CS_Pin, GPIO_PIN_RESET);
 80012ec:	2200      	movs	r2, #0
 80012ee:	2110      	movs	r1, #16
 80012f0:	4802      	ldr	r0, [pc, #8]	@ (80012fc <CSlow+0x14>)
 80012f2:	f001 ff29 	bl	8003148 <HAL_GPIO_WritePin>
}
 80012f6:	bf00      	nop
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	40010800 	.word	0x40010800

08001300 <CShigh>:

static inline void CShigh(){
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_Port, CS_Pin, GPIO_PIN_SET);
 8001304:	2201      	movs	r2, #1
 8001306:	2110      	movs	r1, #16
 8001308:	4802      	ldr	r0, [pc, #8]	@ (8001314 <CShigh+0x14>)
 800130a:	f001 ff1d 	bl	8003148 <HAL_GPIO_WritePin>
}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	40010800 	.word	0x40010800

08001318 <tx>:

static void tx(uint8_t data){
 8001318:	b580      	push	{r7, lr}
 800131a:	b086      	sub	sp, #24
 800131c:	af02      	add	r7, sp, #8
 800131e:	4603      	mov	r3, r0
 8001320:	71fb      	strb	r3, [r7, #7]
	uint8_t dummy=0xFF;
 8001322:	23ff      	movs	r3, #255	@ 0xff
 8001324:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_TransmitReceive(&hspi1, &data, &dummy, 1, HAL_MAX_DELAY);
 8001326:	f107 020f 	add.w	r2, r7, #15
 800132a:	1df9      	adds	r1, r7, #7
 800132c:	f04f 33ff 	mov.w	r3, #4294967295
 8001330:	9300      	str	r3, [sp, #0]
 8001332:	2301      	movs	r3, #1
 8001334:	4803      	ldr	r0, [pc, #12]	@ (8001344 <tx+0x2c>)
 8001336:	f003 fd6b 	bl	8004e10 <HAL_SPI_TransmitReceive>
}
 800133a:	bf00      	nop
 800133c:	3710      	adds	r7, #16
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	200002d0 	.word	0x200002d0

08001348 <tx_addr>:

static void tx_addr(uint32_t addr){
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
	tx((addr>>16) & 0xFF);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	0c1b      	lsrs	r3, r3, #16
 8001354:	b2db      	uxtb	r3, r3
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff ffde 	bl	8001318 <tx>
	tx((addr>>8) & 0xFF);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	0a1b      	lsrs	r3, r3, #8
 8001360:	b2db      	uxtb	r3, r3
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff ffd8 	bl	8001318 <tx>
	tx(addr & 0xFF);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	b2db      	uxtb	r3, r3
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff ffd3 	bl	8001318 <tx>
}
 8001372:	bf00      	nop
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
	...

0800137c <rx>:

static uint8_t rx(){
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af02      	add	r7, sp, #8
	uint8_t dummy=0xFF, rxData;
 8001382:	23ff      	movs	r3, #255	@ 0xff
 8001384:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_TransmitReceive(&hspi1, &dummy, &rxData, 1, HAL_MAX_DELAY);
 8001386:	1dba      	adds	r2, r7, #6
 8001388:	1df9      	adds	r1, r7, #7
 800138a:	f04f 33ff 	mov.w	r3, #4294967295
 800138e:	9300      	str	r3, [sp, #0]
 8001390:	2301      	movs	r3, #1
 8001392:	4804      	ldr	r0, [pc, #16]	@ (80013a4 <rx+0x28>)
 8001394:	f003 fd3c 	bl	8004e10 <HAL_SPI_TransmitReceive>

	return rxData;
 8001398:	79bb      	ldrb	r3, [r7, #6]
}
 800139a:	4618      	mov	r0, r3
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	200002d0 	.word	0x200002d0

080013a8 <W25Q_writeEnable>:

static void W25Q_writeEnable(){
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
	CSlow();
 80013ac:	f7ff ff9c 	bl	80012e8 <CSlow>
	tx(W25Q_WRITE_EN);
 80013b0:	2006      	movs	r0, #6
 80013b2:	f7ff ffb1 	bl	8001318 <tx>
	CShigh();
 80013b6:	f7ff ffa3 	bl	8001300 <CShigh>
}
 80013ba:	bf00      	nop
 80013bc:	bd80      	pop	{r7, pc}

080013be <W25Q_waitBusy>:

static uint8_t W25Q_waitBusy(){
 80013be:	b580      	push	{r7, lr}
 80013c0:	b082      	sub	sp, #8
 80013c2:	af00      	add	r7, sp, #0
	uint8_t status;
	do{
		CSlow();
 80013c4:	f7ff ff90 	bl	80012e8 <CSlow>
		tx(W25Q_RD_STATUS1);
 80013c8:	2005      	movs	r0, #5
 80013ca:	f7ff ffa5 	bl	8001318 <tx>
		status=rx();
 80013ce:	f7ff ffd5 	bl	800137c <rx>
 80013d2:	4603      	mov	r3, r0
 80013d4:	71fb      	strb	r3, [r7, #7]
		CShigh();
 80013d6:	f7ff ff93 	bl	8001300 <CShigh>
	}while(status & W25Q_WIP_BIT);
 80013da:	79fb      	ldrb	r3, [r7, #7]
 80013dc:	f003 0301 	and.w	r3, r3, #1
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d1ef      	bne.n	80013c4 <W25Q_waitBusy+0x6>

	return status;
 80013e4:	79fb      	ldrb	r3, [r7, #7]
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}

080013ee <W25Q32_init>:

void W25Q32_init(){
 80013ee:	b580      	push	{r7, lr}
 80013f0:	af00      	add	r7, sp, #0
	CShigh();
 80013f2:	f7ff ff85 	bl	8001300 <CShigh>
	W25Q_waitBusy();
 80013f6:	f7ff ffe2 	bl	80013be <W25Q_waitBusy>
}
 80013fa:	bf00      	nop
 80013fc:	bd80      	pop	{r7, pc}

080013fe <W25Q32_ReadID>:

uint32_t W25Q32_ReadID(){
 80013fe:	b580      	push	{r7, lr}
 8001400:	b082      	sub	sp, #8
 8001402:	af00      	add	r7, sp, #0
	uint32_t JEDEC_ID=0;
 8001404:	2300      	movs	r3, #0
 8001406:	607b      	str	r3, [r7, #4]

	CSlow();
 8001408:	f7ff ff6e 	bl	80012e8 <CSlow>
	tx(W25Q_READ_ID);
 800140c:	209f      	movs	r0, #159	@ 0x9f
 800140e:	f7ff ff83 	bl	8001318 <tx>
	JEDEC_ID |= ((uint32_t)rx()<<16);
 8001412:	f7ff ffb3 	bl	800137c <rx>
 8001416:	4603      	mov	r3, r0
 8001418:	041b      	lsls	r3, r3, #16
 800141a:	687a      	ldr	r2, [r7, #4]
 800141c:	4313      	orrs	r3, r2
 800141e:	607b      	str	r3, [r7, #4]
	JEDEC_ID |= ((uint32_t)rx()<<8);
 8001420:	f7ff ffac 	bl	800137c <rx>
 8001424:	4603      	mov	r3, r0
 8001426:	021b      	lsls	r3, r3, #8
 8001428:	687a      	ldr	r2, [r7, #4]
 800142a:	4313      	orrs	r3, r2
 800142c:	607b      	str	r3, [r7, #4]
	JEDEC_ID |= (uint32_t)rx();
 800142e:	f7ff ffa5 	bl	800137c <rx>
 8001432:	4603      	mov	r3, r0
 8001434:	461a      	mov	r2, r3
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	4313      	orrs	r3, r2
 800143a:	607b      	str	r3, [r7, #4]
	CShigh();
 800143c:	f7ff ff60 	bl	8001300 <CShigh>

	return JEDEC_ID;	// Should be 0xEF4016
 8001440:	687b      	ldr	r3, [r7, #4]
}
 8001442:	4618      	mov	r0, r3
 8001444:	3708      	adds	r7, #8
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
	...

0800144c <W25Q32_Write>:
	tx_addr(addr);
	HAL_SPI_TransmitReceive(&hspi1, &dummy, buf, len, HAL_MAX_DELAY);
	CShigh();
}

void W25Q32_Write(uint32_t addr, uint8_t *buf, uint16_t len){
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0
 8001452:	60f8      	str	r0, [r7, #12]
 8001454:	60b9      	str	r1, [r7, #8]
 8001456:	4613      	mov	r3, r2
 8001458:	80fb      	strh	r3, [r7, #6]
	if (len > 256) len = 256;
 800145a:	88fb      	ldrh	r3, [r7, #6]
 800145c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001460:	d902      	bls.n	8001468 <W25Q32_Write+0x1c>
 8001462:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001466:	80fb      	strh	r3, [r7, #6]

	W25Q_waitBusy();
 8001468:	f7ff ffa9 	bl	80013be <W25Q_waitBusy>
	W25Q_writeEnable();
 800146c:	f7ff ff9c 	bl	80013a8 <W25Q_writeEnable>
	W25Q_waitBusy();
 8001470:	f7ff ffa5 	bl	80013be <W25Q_waitBusy>
	CSlow();
 8001474:	f7ff ff38 	bl	80012e8 <CSlow>
	tx(W25Q_PAGE_PROG);
 8001478:	2002      	movs	r0, #2
 800147a:	f7ff ff4d 	bl	8001318 <tx>
	tx_addr(addr);
 800147e:	68f8      	ldr	r0, [r7, #12]
 8001480:	f7ff ff62 	bl	8001348 <tx_addr>
	HAL_SPI_Transmit(&hspi1, buf, len, HAL_MAX_DELAY);
 8001484:	88fa      	ldrh	r2, [r7, #6]
 8001486:	f04f 33ff 	mov.w	r3, #4294967295
 800148a:	68b9      	ldr	r1, [r7, #8]
 800148c:	4805      	ldr	r0, [pc, #20]	@ (80014a4 <W25Q32_Write+0x58>)
 800148e:	f003 fb7b 	bl	8004b88 <HAL_SPI_Transmit>
	CShigh();
 8001492:	f7ff ff35 	bl	8001300 <CShigh>
	W25Q_waitBusy();
 8001496:	f7ff ff92 	bl	80013be <W25Q_waitBusy>
}
 800149a:	bf00      	nop
 800149c:	3710      	adds	r7, #16
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	200002d0 	.word	0x200002d0

080014a8 <W25Q32_SectorErase>:

void W25Q32_SectorErase(uint32_t addr){
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
    W25Q_writeEnable();
 80014b0:	f7ff ff7a 	bl	80013a8 <W25Q_writeEnable>
    W25Q_waitBusy();
 80014b4:	f7ff ff83 	bl	80013be <W25Q_waitBusy>
    CSlow();
 80014b8:	f7ff ff16 	bl	80012e8 <CSlow>
    tx(W25Q_SECTOR_ERASE);
 80014bc:	2020      	movs	r0, #32
 80014be:	f7ff ff2b 	bl	8001318 <tx>
    tx_addr(addr);
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	f7ff ff40 	bl	8001348 <tx_addr>
    CShigh();
 80014c8:	f7ff ff1a 	bl	8001300 <CShigh>
    W25Q_waitBusy();
 80014cc:	f7ff ff77 	bl	80013be <W25Q_waitBusy>
}
 80014d0:	bf00      	nop
 80014d2:	3708      	adds	r7, #8
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}

080014d8 <USART1_IRQHandler>:
mpu_scaled_result_struct mpu_scaled={0};
bmp_calib_struct bmp_calib_data={0};
bmp_raw_struct bmp_raw={0};
bmp_scaled_struct bmp_scaled={0};

void USART1_IRQHandler(){
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
	if(huart1.Instance->SR & USART_SR_TXE){
 80014dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001548 <USART1_IRQHandler+0x70>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d02a      	beq.n	8001540 <USART1_IRQHandler+0x68>
		if(buf1.tail!=buf1.head){
 80014ea:	4b18      	ldr	r3, [pc, #96]	@ (800154c <USART1_IRQHandler+0x74>)
 80014ec:	f8b3 3102 	ldrh.w	r3, [r3, #258]	@ 0x102
 80014f0:	b29a      	uxth	r2, r3
 80014f2:	4b16      	ldr	r3, [pc, #88]	@ (800154c <USART1_IRQHandler+0x74>)
 80014f4:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 80014f8:	b29b      	uxth	r3, r3
 80014fa:	429a      	cmp	r2, r3
 80014fc:	d018      	beq.n	8001530 <USART1_IRQHandler+0x58>
			huart1.Instance->DR=buf1.charBuffer[buf1.tail];
 80014fe:	4b13      	ldr	r3, [pc, #76]	@ (800154c <USART1_IRQHandler+0x74>)
 8001500:	f8b3 3102 	ldrh.w	r3, [r3, #258]	@ 0x102
 8001504:	b29b      	uxth	r3, r3
 8001506:	461a      	mov	r2, r3
 8001508:	4b10      	ldr	r3, [pc, #64]	@ (800154c <USART1_IRQHandler+0x74>)
 800150a:	5c9a      	ldrb	r2, [r3, r2]
 800150c:	4b0e      	ldr	r3, [pc, #56]	@ (8001548 <USART1_IRQHandler+0x70>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	605a      	str	r2, [r3, #4]
			buf1.tail=(buf1.tail+1)%UART_BUFFER_SIZE;
 8001512:	4b0e      	ldr	r3, [pc, #56]	@ (800154c <USART1_IRQHandler+0x74>)
 8001514:	f8b3 3102 	ldrh.w	r3, [r3, #258]	@ 0x102
 8001518:	b29b      	uxth	r3, r3
 800151a:	3301      	adds	r3, #1
 800151c:	425a      	negs	r2, r3
 800151e:	b2db      	uxtb	r3, r3
 8001520:	b2d2      	uxtb	r2, r2
 8001522:	bf58      	it	pl
 8001524:	4253      	negpl	r3, r2
 8001526:	b29a      	uxth	r2, r3
 8001528:	4b08      	ldr	r3, [pc, #32]	@ (800154c <USART1_IRQHandler+0x74>)
 800152a:	f8a3 2102 	strh.w	r2, [r3, #258]	@ 0x102
		}
		else{
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TXE);
		}
	}
}
 800152e:	e007      	b.n	8001540 <USART1_IRQHandler+0x68>
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TXE);
 8001530:	4b05      	ldr	r3, [pc, #20]	@ (8001548 <USART1_IRQHandler+0x70>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	68da      	ldr	r2, [r3, #12]
 8001536:	4b04      	ldr	r3, [pc, #16]	@ (8001548 <USART1_IRQHandler+0x70>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800153e:	60da      	str	r2, [r3, #12]
}
 8001540:	bf00      	nop
 8001542:	46bd      	mov	sp, r7
 8001544:	bc80      	pop	{r7}
 8001546:	4770      	bx	lr
 8001548:	20000328 	.word	0x20000328
 800154c:	20000b7c 	.word	0x20000b7c

08001550 <_write>:

int _write(int fd, char *ptr, int len) {
 8001550:	b480      	push	{r7}
 8001552:	b087      	sub	sp, #28
 8001554:	af00      	add	r7, sp, #0
 8001556:	60f8      	str	r0, [r7, #12]
 8001558:	60b9      	str	r1, [r7, #8]
 800155a:	607a      	str	r2, [r7, #4]
//    }
//    return -1;

	//This is non blocking

	if(fd!=1 && fd!=2) return -1;
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	2b01      	cmp	r3, #1
 8001560:	d005      	beq.n	800156e <_write+0x1e>
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	2b02      	cmp	r3, #2
 8001566:	d002      	beq.n	800156e <_write+0x1e>
 8001568:	f04f 33ff 	mov.w	r3, #4294967295
 800156c:	e035      	b.n	80015da <_write+0x8a>

	for(int i=0;i<len;i++){
 800156e:	2300      	movs	r3, #0
 8001570:	617b      	str	r3, [r7, #20]
 8001572:	e025      	b.n	80015c0 <_write+0x70>
		uint16_t next=(buf1.head+1)%UART_BUFFER_SIZE;
 8001574:	4b1b      	ldr	r3, [pc, #108]	@ (80015e4 <_write+0x94>)
 8001576:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800157a:	b29b      	uxth	r3, r3
 800157c:	3301      	adds	r3, #1
 800157e:	425a      	negs	r2, r3
 8001580:	b2db      	uxtb	r3, r3
 8001582:	b2d2      	uxtb	r2, r2
 8001584:	bf58      	it	pl
 8001586:	4253      	negpl	r3, r2
 8001588:	827b      	strh	r3, [r7, #18]

		if(next==buf1.tail) return -1;
 800158a:	4b16      	ldr	r3, [pc, #88]	@ (80015e4 <_write+0x94>)
 800158c:	f8b3 3102 	ldrh.w	r3, [r3, #258]	@ 0x102
 8001590:	b29b      	uxth	r3, r3
 8001592:	8a7a      	ldrh	r2, [r7, #18]
 8001594:	429a      	cmp	r2, r3
 8001596:	d102      	bne.n	800159e <_write+0x4e>
 8001598:	f04f 33ff 	mov.w	r3, #4294967295
 800159c:	e01d      	b.n	80015da <_write+0x8a>

		buf1.charBuffer[buf1.head]=ptr[i];
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	68ba      	ldr	r2, [r7, #8]
 80015a2:	4413      	add	r3, r2
 80015a4:	4a0f      	ldr	r2, [pc, #60]	@ (80015e4 <_write+0x94>)
 80015a6:	f8b2 2100 	ldrh.w	r2, [r2, #256]	@ 0x100
 80015aa:	b292      	uxth	r2, r2
 80015ac:	7819      	ldrb	r1, [r3, #0]
 80015ae:	4b0d      	ldr	r3, [pc, #52]	@ (80015e4 <_write+0x94>)
 80015b0:	5499      	strb	r1, [r3, r2]
		buf1.head=next;
 80015b2:	4a0c      	ldr	r2, [pc, #48]	@ (80015e4 <_write+0x94>)
 80015b4:	8a7b      	ldrh	r3, [r7, #18]
 80015b6:	f8a2 3100 	strh.w	r3, [r2, #256]	@ 0x100
	for(int i=0;i<len;i++){
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	3301      	adds	r3, #1
 80015be:	617b      	str	r3, [r7, #20]
 80015c0:	697a      	ldr	r2, [r7, #20]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	dbd5      	blt.n	8001574 <_write+0x24>
	}

	__HAL_UART_ENABLE_IT(&huart1, UART_IT_TXE);
 80015c8:	4b07      	ldr	r3, [pc, #28]	@ (80015e8 <_write+0x98>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	68da      	ldr	r2, [r3, #12]
 80015ce:	4b06      	ldr	r3, [pc, #24]	@ (80015e8 <_write+0x98>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80015d6:	60da      	str	r2, [r3, #12]

	return len;
 80015d8:	687b      	ldr	r3, [r7, #4]
}
 80015da:	4618      	mov	r0, r3
 80015dc:	371c      	adds	r7, #28
 80015de:	46bd      	mov	sp, r7
 80015e0:	bc80      	pop	{r7}
 80015e2:	4770      	bx	lr
 80015e4:	20000b7c 	.word	0x20000b7c
 80015e8:	20000328 	.word	0x20000328

080015ec <mpu_init>:

void mpu_init(){
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af04      	add	r7, sp, #16
	uint8_t initData = 0x00;
 80015f2:	2300      	movs	r3, #0
 80015f4:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef ret;

	ret=HAL_I2C_Mem_Write(&hi2c2, MPU_ADDRESS, 0x6B, I2C_MEMADD_SIZE_8BIT, &initData, 1, 10);
 80015f6:	230a      	movs	r3, #10
 80015f8:	9302      	str	r3, [sp, #8]
 80015fa:	2301      	movs	r3, #1
 80015fc:	9301      	str	r3, [sp, #4]
 80015fe:	1dbb      	adds	r3, r7, #6
 8001600:	9300      	str	r3, [sp, #0]
 8001602:	2301      	movs	r3, #1
 8001604:	226b      	movs	r2, #107	@ 0x6b
 8001606:	21d0      	movs	r1, #208	@ 0xd0
 8001608:	4806      	ldr	r0, [pc, #24]	@ (8001624 <mpu_init+0x38>)
 800160a:	f001 fef9 	bl	8003400 <HAL_I2C_Mem_Write>
 800160e:	4603      	mov	r3, r0
 8001610:	71fb      	strb	r3, [r7, #7]

	printf("MPU initialization status: %d\r\n", ret);
 8001612:	79fb      	ldrb	r3, [r7, #7]
 8001614:	4619      	mov	r1, r3
 8001616:	4804      	ldr	r0, [pc, #16]	@ (8001628 <mpu_init+0x3c>)
 8001618:	f004 fc58 	bl	8005ecc <iprintf>
}
 800161c:	bf00      	nop
 800161e:	3708      	adds	r7, #8
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	2000027c 	.word	0x2000027c
 8001628:	08007eb0 	.word	0x08007eb0

0800162c <mpu_read>:

void mpu_read(mpu_raw_result_struct *mpu){
 800162c:	b580      	push	{r7, lr}
 800162e:	b08a      	sub	sp, #40	@ 0x28
 8001630:	af04      	add	r7, sp, #16
 8001632:	6078      	str	r0, [r7, #4]
	uint8_t raw_Values[14]={0};
 8001634:	f107 0308 	add.w	r3, r7, #8
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	605a      	str	r2, [r3, #4]
 800163e:	609a      	str	r2, [r3, #8]
 8001640:	819a      	strh	r2, [r3, #12]

	while (HAL_I2C_GetState(&hi2c2) != HAL_I2C_STATE_READY);
 8001642:	bf00      	nop
 8001644:	4837      	ldr	r0, [pc, #220]	@ (8001724 <mpu_read+0xf8>)
 8001646:	f002 fa49 	bl	8003adc <HAL_I2C_GetState>
 800164a:	4603      	mov	r3, r0
 800164c:	2b20      	cmp	r3, #32
 800164e:	d1f9      	bne.n	8001644 <mpu_read+0x18>

	if(HAL_I2C_Mem_Read(&hi2c2, MPU_ADDRESS, MPU_REG_ADDRESS, I2C_MEMADD_SIZE_8BIT, raw_Values, 14, 10)!=HAL_OK){
 8001650:	230a      	movs	r3, #10
 8001652:	9302      	str	r3, [sp, #8]
 8001654:	230e      	movs	r3, #14
 8001656:	9301      	str	r3, [sp, #4]
 8001658:	f107 0308 	add.w	r3, r7, #8
 800165c:	9300      	str	r3, [sp, #0]
 800165e:	2301      	movs	r3, #1
 8001660:	223b      	movs	r2, #59	@ 0x3b
 8001662:	21d0      	movs	r1, #208	@ 0xd0
 8001664:	482f      	ldr	r0, [pc, #188]	@ (8001724 <mpu_read+0xf8>)
 8001666:	f001 ffc5 	bl	80035f4 <HAL_I2C_Mem_Read>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d00f      	beq.n	8001690 <mpu_read+0x64>
	    __HAL_RCC_I2C2_FORCE_RESET();
 8001670:	4b2d      	ldr	r3, [pc, #180]	@ (8001728 <mpu_read+0xfc>)
 8001672:	691b      	ldr	r3, [r3, #16]
 8001674:	4a2c      	ldr	r2, [pc, #176]	@ (8001728 <mpu_read+0xfc>)
 8001676:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800167a:	6113      	str	r3, [r2, #16]
	    __HAL_RCC_I2C2_RELEASE_RESET();
 800167c:	4b2a      	ldr	r3, [pc, #168]	@ (8001728 <mpu_read+0xfc>)
 800167e:	691b      	ldr	r3, [r3, #16]
 8001680:	4a29      	ldr	r2, [pc, #164]	@ (8001728 <mpu_read+0xfc>)
 8001682:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001686:	6113      	str	r3, [r2, #16]
	    HAL_I2C_Init(&hi2c2);
 8001688:	4826      	ldr	r0, [pc, #152]	@ (8001724 <mpu_read+0xf8>)
 800168a:	f001 fd75 	bl	8003178 <HAL_I2C_Init>
 800168e:	e045      	b.n	800171c <mpu_read+0xf0>
	    return;
	}

	mpu->accel[0]= (raw_Values[0]<<8) | raw_Values[1];
 8001690:	7a3b      	ldrb	r3, [r7, #8]
 8001692:	b21b      	sxth	r3, r3
 8001694:	021b      	lsls	r3, r3, #8
 8001696:	b21a      	sxth	r2, r3
 8001698:	7a7b      	ldrb	r3, [r7, #9]
 800169a:	b21b      	sxth	r3, r3
 800169c:	4313      	orrs	r3, r2
 800169e:	b21a      	sxth	r2, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	801a      	strh	r2, [r3, #0]
	mpu->accel[1]= (raw_Values[2]<<8) | raw_Values[3];
 80016a4:	7abb      	ldrb	r3, [r7, #10]
 80016a6:	b21b      	sxth	r3, r3
 80016a8:	021b      	lsls	r3, r3, #8
 80016aa:	b21a      	sxth	r2, r3
 80016ac:	7afb      	ldrb	r3, [r7, #11]
 80016ae:	b21b      	sxth	r3, r3
 80016b0:	4313      	orrs	r3, r2
 80016b2:	b21a      	sxth	r2, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	805a      	strh	r2, [r3, #2]
	mpu->accel[2]= (raw_Values[4]<<8) | raw_Values[5];
 80016b8:	7b3b      	ldrb	r3, [r7, #12]
 80016ba:	b21b      	sxth	r3, r3
 80016bc:	021b      	lsls	r3, r3, #8
 80016be:	b21a      	sxth	r2, r3
 80016c0:	7b7b      	ldrb	r3, [r7, #13]
 80016c2:	b21b      	sxth	r3, r3
 80016c4:	4313      	orrs	r3, r2
 80016c6:	b21a      	sxth	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	809a      	strh	r2, [r3, #4]

	mpu->temperature= (raw_Values[6]<<8) | raw_Values[7];
 80016cc:	7bbb      	ldrb	r3, [r7, #14]
 80016ce:	b21b      	sxth	r3, r3
 80016d0:	021b      	lsls	r3, r3, #8
 80016d2:	b21a      	sxth	r2, r3
 80016d4:	7bfb      	ldrb	r3, [r7, #15]
 80016d6:	b21b      	sxth	r3, r3
 80016d8:	4313      	orrs	r3, r2
 80016da:	b21a      	sxth	r2, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	819a      	strh	r2, [r3, #12]

	mpu->gyro[0]= (raw_Values[8]<<8) | raw_Values[9];
 80016e0:	7c3b      	ldrb	r3, [r7, #16]
 80016e2:	b21b      	sxth	r3, r3
 80016e4:	021b      	lsls	r3, r3, #8
 80016e6:	b21a      	sxth	r2, r3
 80016e8:	7c7b      	ldrb	r3, [r7, #17]
 80016ea:	b21b      	sxth	r3, r3
 80016ec:	4313      	orrs	r3, r2
 80016ee:	b21a      	sxth	r2, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	80da      	strh	r2, [r3, #6]
	mpu->gyro[1]= (raw_Values[10]<<8) | raw_Values[11];
 80016f4:	7cbb      	ldrb	r3, [r7, #18]
 80016f6:	b21b      	sxth	r3, r3
 80016f8:	021b      	lsls	r3, r3, #8
 80016fa:	b21a      	sxth	r2, r3
 80016fc:	7cfb      	ldrb	r3, [r7, #19]
 80016fe:	b21b      	sxth	r3, r3
 8001700:	4313      	orrs	r3, r2
 8001702:	b21a      	sxth	r2, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	811a      	strh	r2, [r3, #8]
	mpu->gyro[2]= (raw_Values[12]<<8) | raw_Values[13];
 8001708:	7d3b      	ldrb	r3, [r7, #20]
 800170a:	b21b      	sxth	r3, r3
 800170c:	021b      	lsls	r3, r3, #8
 800170e:	b21a      	sxth	r2, r3
 8001710:	7d7b      	ldrb	r3, [r7, #21]
 8001712:	b21b      	sxth	r3, r3
 8001714:	4313      	orrs	r3, r2
 8001716:	b21a      	sxth	r2, r3
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	815a      	strh	r2, [r3, #10]
}
 800171c:	3718      	adds	r7, #24
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	2000027c 	.word	0x2000027c
 8001728:	40021000 	.word	0x40021000

0800172c <mpu_scaling>:

void mpu_scaling(mpu_raw_result_struct *raw, mpu_scaled_result_struct *scaled){
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	6039      	str	r1, [r7, #0]

	scaled->accel[0] = raw->accel[0] / 16384.0f;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	f9b3 3000 	ldrsh.w	r3, [r3]
 800173c:	4618      	mov	r0, r3
 800173e:	f7ff fa5d 	bl	8000bfc <__aeabi_i2f>
 8001742:	4603      	mov	r3, r0
 8001744:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8001748:	4618      	mov	r0, r3
 800174a:	f7ff fb5f 	bl	8000e0c <__aeabi_fdiv>
 800174e:	4603      	mov	r3, r0
 8001750:	461a      	mov	r2, r3
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	601a      	str	r2, [r3, #0]
	scaled->accel[1] = raw->accel[1] / 16384.0f;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800175c:	4618      	mov	r0, r3
 800175e:	f7ff fa4d 	bl	8000bfc <__aeabi_i2f>
 8001762:	4603      	mov	r3, r0
 8001764:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff fb4f 	bl	8000e0c <__aeabi_fdiv>
 800176e:	4603      	mov	r3, r0
 8001770:	461a      	mov	r2, r3
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	605a      	str	r2, [r3, #4]
	scaled->accel[2] = raw->accel[2] / 16384.0f;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800177c:	4618      	mov	r0, r3
 800177e:	f7ff fa3d 	bl	8000bfc <__aeabi_i2f>
 8001782:	4603      	mov	r3, r0
 8001784:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8001788:	4618      	mov	r0, r3
 800178a:	f7ff fb3f 	bl	8000e0c <__aeabi_fdiv>
 800178e:	4603      	mov	r3, r0
 8001790:	461a      	mov	r2, r3
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	609a      	str	r2, [r3, #8]

	scaled->temperature = (raw->temperature / 340.0f) + 36.53f;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800179c:	4618      	mov	r0, r3
 800179e:	f7ff fa2d 	bl	8000bfc <__aeabi_i2f>
 80017a2:	4603      	mov	r3, r0
 80017a4:	491e      	ldr	r1, [pc, #120]	@ (8001820 <mpu_scaling+0xf4>)
 80017a6:	4618      	mov	r0, r3
 80017a8:	f7ff fb30 	bl	8000e0c <__aeabi_fdiv>
 80017ac:	4603      	mov	r3, r0
 80017ae:	491d      	ldr	r1, [pc, #116]	@ (8001824 <mpu_scaling+0xf8>)
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7ff f96f 	bl	8000a94 <__addsf3>
 80017b6:	4603      	mov	r3, r0
 80017b8:	461a      	mov	r2, r3
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	619a      	str	r2, [r3, #24]

	scaled->gyro[0] = raw->gyro[0] / 131.0f;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7ff fa19 	bl	8000bfc <__aeabi_i2f>
 80017ca:	4603      	mov	r3, r0
 80017cc:	4916      	ldr	r1, [pc, #88]	@ (8001828 <mpu_scaling+0xfc>)
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7ff fb1c 	bl	8000e0c <__aeabi_fdiv>
 80017d4:	4603      	mov	r3, r0
 80017d6:	461a      	mov	r2, r3
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	60da      	str	r2, [r3, #12]
	scaled->gyro[1] = raw->gyro[1] / 131.0f;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7ff fa0a 	bl	8000bfc <__aeabi_i2f>
 80017e8:	4603      	mov	r3, r0
 80017ea:	490f      	ldr	r1, [pc, #60]	@ (8001828 <mpu_scaling+0xfc>)
 80017ec:	4618      	mov	r0, r3
 80017ee:	f7ff fb0d 	bl	8000e0c <__aeabi_fdiv>
 80017f2:	4603      	mov	r3, r0
 80017f4:	461a      	mov	r2, r3
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	611a      	str	r2, [r3, #16]
	scaled->gyro[2] = raw->gyro[2] / 131.0f;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001800:	4618      	mov	r0, r3
 8001802:	f7ff f9fb 	bl	8000bfc <__aeabi_i2f>
 8001806:	4603      	mov	r3, r0
 8001808:	4907      	ldr	r1, [pc, #28]	@ (8001828 <mpu_scaling+0xfc>)
 800180a:	4618      	mov	r0, r3
 800180c:	f7ff fafe 	bl	8000e0c <__aeabi_fdiv>
 8001810:	4603      	mov	r3, r0
 8001812:	461a      	mov	r2, r3
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	615a      	str	r2, [r3, #20]
}
 8001818:	bf00      	nop
 800181a:	3708      	adds	r7, #8
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	43aa0000 	.word	0x43aa0000
 8001824:	42121eb8 	.word	0x42121eb8
 8001828:	43030000 	.word	0x43030000

0800182c <bmp_init>:

void bmp_init(){
 800182c:	b580      	push	{r7, lr}
 800182e:	b086      	sub	sp, #24
 8001830:	af04      	add	r7, sp, #16
	uint8_t reset = 0xB6;
 8001832:	23b6      	movs	r3, #182	@ 0xb6
 8001834:	71fb      	strb	r3, [r7, #7]
	    HAL_I2C_Mem_Write(&hi2c2, BMP_ADDRESS, 0xE0, I2C_MEMADD_SIZE_8BIT, &reset, 1, 100); //Soft reset
 8001836:	2364      	movs	r3, #100	@ 0x64
 8001838:	9302      	str	r3, [sp, #8]
 800183a:	2301      	movs	r3, #1
 800183c:	9301      	str	r3, [sp, #4]
 800183e:	1dfb      	adds	r3, r7, #7
 8001840:	9300      	str	r3, [sp, #0]
 8001842:	2301      	movs	r3, #1
 8001844:	22e0      	movs	r2, #224	@ 0xe0
 8001846:	21ec      	movs	r1, #236	@ 0xec
 8001848:	4812      	ldr	r0, [pc, #72]	@ (8001894 <bmp_init+0x68>)
 800184a:	f001 fdd9 	bl	8003400 <HAL_I2C_Mem_Write>

	    HAL_Delay(5);
 800184e:	2005      	movs	r0, #5
 8001850:	f001 f9c4 	bl	8002bdc <HAL_Delay>

	    uint8_t ctrl_meas = 0x27;
 8001854:	2327      	movs	r3, #39	@ 0x27
 8001856:	71bb      	strb	r3, [r7, #6]
	    HAL_I2C_Mem_Write(&hi2c2, BMP_ADDRESS, 0xF4, I2C_MEMADD_SIZE_8BIT, &ctrl_meas, 1, 100); //Minimal over-sampling and normal mode.
 8001858:	2364      	movs	r3, #100	@ 0x64
 800185a:	9302      	str	r3, [sp, #8]
 800185c:	2301      	movs	r3, #1
 800185e:	9301      	str	r3, [sp, #4]
 8001860:	1dbb      	adds	r3, r7, #6
 8001862:	9300      	str	r3, [sp, #0]
 8001864:	2301      	movs	r3, #1
 8001866:	22f4      	movs	r2, #244	@ 0xf4
 8001868:	21ec      	movs	r1, #236	@ 0xec
 800186a:	480a      	ldr	r0, [pc, #40]	@ (8001894 <bmp_init+0x68>)
 800186c:	f001 fdc8 	bl	8003400 <HAL_I2C_Mem_Write>

	    uint8_t config = 0x20;
 8001870:	2320      	movs	r3, #32
 8001872:	717b      	strb	r3, [r7, #5]
		HAL_I2C_Mem_Write(&hi2c2, BMP_ADDRESS, 0xF5, I2C_MEMADD_SIZE_8BIT, &config, 1, 100); //standby time setup, IIR filter off, SPI disabled.
 8001874:	2364      	movs	r3, #100	@ 0x64
 8001876:	9302      	str	r3, [sp, #8]
 8001878:	2301      	movs	r3, #1
 800187a:	9301      	str	r3, [sp, #4]
 800187c:	1d7b      	adds	r3, r7, #5
 800187e:	9300      	str	r3, [sp, #0]
 8001880:	2301      	movs	r3, #1
 8001882:	22f5      	movs	r2, #245	@ 0xf5
 8001884:	21ec      	movs	r1, #236	@ 0xec
 8001886:	4803      	ldr	r0, [pc, #12]	@ (8001894 <bmp_init+0x68>)
 8001888:	f001 fdba 	bl	8003400 <HAL_I2C_Mem_Write>

}
 800188c:	bf00      	nop
 800188e:	3708      	adds	r7, #8
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	2000027c 	.word	0x2000027c

08001898 <bmp_read_calib_data>:

void bmp_read_calib_data(bmp_calib_struct *bmp){
 8001898:	b580      	push	{r7, lr}
 800189a:	b08e      	sub	sp, #56	@ 0x38
 800189c:	af04      	add	r7, sp, #16
 800189e:	6078      	str	r0, [r7, #4]
	    uint8_t rawValues[24];

	    uint8_t status;
	    uint32_t timeout = uwTick + 20;
 80018a0:	4b54      	ldr	r3, [pc, #336]	@ (80019f4 <bmp_read_calib_data+0x15c>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	3314      	adds	r3, #20
 80018a6:	627b      	str	r3, [r7, #36]	@ 0x24

	    do {
	        HAL_I2C_Mem_Read(&hi2c2, BMP_ADDRESS, 0xF3, I2C_MEMADD_SIZE_8BIT, &status, 1, 100);
 80018a8:	2364      	movs	r3, #100	@ 0x64
 80018aa:	9302      	str	r3, [sp, #8]
 80018ac:	2301      	movs	r3, #1
 80018ae:	9301      	str	r3, [sp, #4]
 80018b0:	f107 030b 	add.w	r3, r7, #11
 80018b4:	9300      	str	r3, [sp, #0]
 80018b6:	2301      	movs	r3, #1
 80018b8:	22f3      	movs	r2, #243	@ 0xf3
 80018ba:	21ec      	movs	r1, #236	@ 0xec
 80018bc:	484e      	ldr	r0, [pc, #312]	@ (80019f8 <bmp_read_calib_data+0x160>)
 80018be:	f001 fe99 	bl	80035f4 <HAL_I2C_Mem_Read>
	    } while ((status & 0x01) && uwTick < timeout);
 80018c2:	7afb      	ldrb	r3, [r7, #11]
 80018c4:	f003 0301 	and.w	r3, r3, #1
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d004      	beq.n	80018d6 <bmp_read_calib_data+0x3e>
 80018cc:	4b49      	ldr	r3, [pc, #292]	@ (80019f4 <bmp_read_calib_data+0x15c>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018d2:	429a      	cmp	r2, r3
 80018d4:	d8e8      	bhi.n	80018a8 <bmp_read_calib_data+0x10>

	    HAL_I2C_Mem_Read(&hi2c2, BMP_ADDRESS, 0x88, I2C_MEMADD_SIZE_8BIT, rawValues, 24, 100);
 80018d6:	2364      	movs	r3, #100	@ 0x64
 80018d8:	9302      	str	r3, [sp, #8]
 80018da:	2318      	movs	r3, #24
 80018dc:	9301      	str	r3, [sp, #4]
 80018de:	f107 030c 	add.w	r3, r7, #12
 80018e2:	9300      	str	r3, [sp, #0]
 80018e4:	2301      	movs	r3, #1
 80018e6:	2288      	movs	r2, #136	@ 0x88
 80018e8:	21ec      	movs	r1, #236	@ 0xec
 80018ea:	4843      	ldr	r0, [pc, #268]	@ (80019f8 <bmp_read_calib_data+0x160>)
 80018ec:	f001 fe82 	bl	80035f4 <HAL_I2C_Mem_Read>

	    bmp->dig_T1 = (rawValues[1] << 8) | rawValues[0];
 80018f0:	7b7b      	ldrb	r3, [r7, #13]
 80018f2:	b21b      	sxth	r3, r3
 80018f4:	021b      	lsls	r3, r3, #8
 80018f6:	b21a      	sxth	r2, r3
 80018f8:	7b3b      	ldrb	r3, [r7, #12]
 80018fa:	b21b      	sxth	r3, r3
 80018fc:	4313      	orrs	r3, r2
 80018fe:	b21b      	sxth	r3, r3
 8001900:	b29a      	uxth	r2, r3
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	801a      	strh	r2, [r3, #0]
	    bmp->dig_T2 = (rawValues[3] << 8) | rawValues[2];
 8001906:	7bfb      	ldrb	r3, [r7, #15]
 8001908:	b21b      	sxth	r3, r3
 800190a:	021b      	lsls	r3, r3, #8
 800190c:	b21a      	sxth	r2, r3
 800190e:	7bbb      	ldrb	r3, [r7, #14]
 8001910:	b21b      	sxth	r3, r3
 8001912:	4313      	orrs	r3, r2
 8001914:	b21a      	sxth	r2, r3
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	805a      	strh	r2, [r3, #2]
	    bmp->dig_T3 = (rawValues[5] << 8) | rawValues[4];
 800191a:	7c7b      	ldrb	r3, [r7, #17]
 800191c:	b21b      	sxth	r3, r3
 800191e:	021b      	lsls	r3, r3, #8
 8001920:	b21a      	sxth	r2, r3
 8001922:	7c3b      	ldrb	r3, [r7, #16]
 8001924:	b21b      	sxth	r3, r3
 8001926:	4313      	orrs	r3, r2
 8001928:	b21a      	sxth	r2, r3
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	809a      	strh	r2, [r3, #4]
	    bmp->dig_P1 = (rawValues[7] << 8) | rawValues[6];
 800192e:	7cfb      	ldrb	r3, [r7, #19]
 8001930:	b21b      	sxth	r3, r3
 8001932:	021b      	lsls	r3, r3, #8
 8001934:	b21a      	sxth	r2, r3
 8001936:	7cbb      	ldrb	r3, [r7, #18]
 8001938:	b21b      	sxth	r3, r3
 800193a:	4313      	orrs	r3, r2
 800193c:	b21b      	sxth	r3, r3
 800193e:	b29a      	uxth	r2, r3
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	80da      	strh	r2, [r3, #6]
	    bmp->dig_P2 = (rawValues[9] << 8) | rawValues[8];
 8001944:	7d7b      	ldrb	r3, [r7, #21]
 8001946:	b21b      	sxth	r3, r3
 8001948:	021b      	lsls	r3, r3, #8
 800194a:	b21a      	sxth	r2, r3
 800194c:	7d3b      	ldrb	r3, [r7, #20]
 800194e:	b21b      	sxth	r3, r3
 8001950:	4313      	orrs	r3, r2
 8001952:	b21a      	sxth	r2, r3
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	811a      	strh	r2, [r3, #8]
	    bmp->dig_P3 = (rawValues[11]<<8) | rawValues[10];
 8001958:	7dfb      	ldrb	r3, [r7, #23]
 800195a:	b21b      	sxth	r3, r3
 800195c:	021b      	lsls	r3, r3, #8
 800195e:	b21a      	sxth	r2, r3
 8001960:	7dbb      	ldrb	r3, [r7, #22]
 8001962:	b21b      	sxth	r3, r3
 8001964:	4313      	orrs	r3, r2
 8001966:	b21a      	sxth	r2, r3
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	815a      	strh	r2, [r3, #10]
	    bmp->dig_P4 = (rawValues[13]<<8) | rawValues[12];
 800196c:	7e7b      	ldrb	r3, [r7, #25]
 800196e:	b21b      	sxth	r3, r3
 8001970:	021b      	lsls	r3, r3, #8
 8001972:	b21a      	sxth	r2, r3
 8001974:	7e3b      	ldrb	r3, [r7, #24]
 8001976:	b21b      	sxth	r3, r3
 8001978:	4313      	orrs	r3, r2
 800197a:	b21a      	sxth	r2, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	819a      	strh	r2, [r3, #12]
	    bmp->dig_P5 = (rawValues[15]<<8) | rawValues[14];
 8001980:	7efb      	ldrb	r3, [r7, #27]
 8001982:	b21b      	sxth	r3, r3
 8001984:	021b      	lsls	r3, r3, #8
 8001986:	b21a      	sxth	r2, r3
 8001988:	7ebb      	ldrb	r3, [r7, #26]
 800198a:	b21b      	sxth	r3, r3
 800198c:	4313      	orrs	r3, r2
 800198e:	b21a      	sxth	r2, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	81da      	strh	r2, [r3, #14]
	    bmp->dig_P6 = (rawValues[17]<<8) | rawValues[16];
 8001994:	7f7b      	ldrb	r3, [r7, #29]
 8001996:	b21b      	sxth	r3, r3
 8001998:	021b      	lsls	r3, r3, #8
 800199a:	b21a      	sxth	r2, r3
 800199c:	7f3b      	ldrb	r3, [r7, #28]
 800199e:	b21b      	sxth	r3, r3
 80019a0:	4313      	orrs	r3, r2
 80019a2:	b21a      	sxth	r2, r3
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	821a      	strh	r2, [r3, #16]
	    bmp->dig_P7 = (rawValues[19]<<8) | rawValues[18];
 80019a8:	7ffb      	ldrb	r3, [r7, #31]
 80019aa:	b21b      	sxth	r3, r3
 80019ac:	021b      	lsls	r3, r3, #8
 80019ae:	b21a      	sxth	r2, r3
 80019b0:	7fbb      	ldrb	r3, [r7, #30]
 80019b2:	b21b      	sxth	r3, r3
 80019b4:	4313      	orrs	r3, r2
 80019b6:	b21a      	sxth	r2, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	825a      	strh	r2, [r3, #18]
	    bmp->dig_P8 = (rawValues[21]<<8) | rawValues[20];
 80019bc:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80019c0:	b21b      	sxth	r3, r3
 80019c2:	021b      	lsls	r3, r3, #8
 80019c4:	b21a      	sxth	r2, r3
 80019c6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80019ca:	b21b      	sxth	r3, r3
 80019cc:	4313      	orrs	r3, r2
 80019ce:	b21a      	sxth	r2, r3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	829a      	strh	r2, [r3, #20]
	    bmp->dig_P9 = (rawValues[23]<<8) | rawValues[22];
 80019d4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80019d8:	b21b      	sxth	r3, r3
 80019da:	021b      	lsls	r3, r3, #8
 80019dc:	b21a      	sxth	r2, r3
 80019de:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80019e2:	b21b      	sxth	r3, r3
 80019e4:	4313      	orrs	r3, r2
 80019e6:	b21a      	sxth	r2, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	82da      	strh	r2, [r3, #22]
}
 80019ec:	bf00      	nop
 80019ee:	3728      	adds	r7, #40	@ 0x28
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	20000cdc 	.word	0x20000cdc
 80019f8:	2000027c 	.word	0x2000027c

080019fc <bmp_raw_read>:

void bmp_raw_read(bmp_raw_struct *bmp){
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b088      	sub	sp, #32
 8001a00:	af04      	add	r7, sp, #16
 8001a02:	6078      	str	r0, [r7, #4]
//
//	do{
//		HAL_I2C_Mem_Read(&hi2c2, BMP_ADDRESS, 0xF3, I2C_MEMADD_SIZE_8BIT, &status, 1, 100);
//	}while(status & 0x08);

	while (HAL_I2C_GetState(&hi2c2) != HAL_I2C_STATE_READY);
 8001a04:	bf00      	nop
 8001a06:	4820      	ldr	r0, [pc, #128]	@ (8001a88 <bmp_raw_read+0x8c>)
 8001a08:	f002 f868 	bl	8003adc <HAL_I2C_GetState>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b20      	cmp	r3, #32
 8001a10:	d1f9      	bne.n	8001a06 <bmp_raw_read+0xa>

	if(HAL_I2C_Mem_Read(&hi2c2, BMP_ADDRESS, 0xF7, I2C_MEMADD_SIZE_8BIT, rawValues, 6, 100)!=HAL_OK){
 8001a12:	2364      	movs	r3, #100	@ 0x64
 8001a14:	9302      	str	r3, [sp, #8]
 8001a16:	2306      	movs	r3, #6
 8001a18:	9301      	str	r3, [sp, #4]
 8001a1a:	f107 0308 	add.w	r3, r7, #8
 8001a1e:	9300      	str	r3, [sp, #0]
 8001a20:	2301      	movs	r3, #1
 8001a22:	22f7      	movs	r2, #247	@ 0xf7
 8001a24:	21ec      	movs	r1, #236	@ 0xec
 8001a26:	4818      	ldr	r0, [pc, #96]	@ (8001a88 <bmp_raw_read+0x8c>)
 8001a28:	f001 fde4 	bl	80035f4 <HAL_I2C_Mem_Read>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d00f      	beq.n	8001a52 <bmp_raw_read+0x56>
	    __HAL_RCC_I2C2_FORCE_RESET();
 8001a32:	4b16      	ldr	r3, [pc, #88]	@ (8001a8c <bmp_raw_read+0x90>)
 8001a34:	691b      	ldr	r3, [r3, #16]
 8001a36:	4a15      	ldr	r2, [pc, #84]	@ (8001a8c <bmp_raw_read+0x90>)
 8001a38:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001a3c:	6113      	str	r3, [r2, #16]
	    __HAL_RCC_I2C2_RELEASE_RESET();
 8001a3e:	4b13      	ldr	r3, [pc, #76]	@ (8001a8c <bmp_raw_read+0x90>)
 8001a40:	691b      	ldr	r3, [r3, #16]
 8001a42:	4a12      	ldr	r2, [pc, #72]	@ (8001a8c <bmp_raw_read+0x90>)
 8001a44:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001a48:	6113      	str	r3, [r2, #16]
	    HAL_I2C_Init(&hi2c2);
 8001a4a:	480f      	ldr	r0, [pc, #60]	@ (8001a88 <bmp_raw_read+0x8c>)
 8001a4c:	f001 fb94 	bl	8003178 <HAL_I2C_Init>
 8001a50:	e017      	b.n	8001a82 <bmp_raw_read+0x86>
	    return;
	}

	bmp->raw_pressure=(rawValues[0]<<12) | (rawValues[1]<<4) | (rawValues[2]>>4);
 8001a52:	7a3b      	ldrb	r3, [r7, #8]
 8001a54:	031a      	lsls	r2, r3, #12
 8001a56:	7a7b      	ldrb	r3, [r7, #9]
 8001a58:	011b      	lsls	r3, r3, #4
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	7aba      	ldrb	r2, [r7, #10]
 8001a5e:	0912      	lsrs	r2, r2, #4
 8001a60:	b2d2      	uxtb	r2, r2
 8001a62:	4313      	orrs	r3, r2
 8001a64:	461a      	mov	r2, r3
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	601a      	str	r2, [r3, #0]
	bmp->raw_temp=(rawValues[3]<<12) | (rawValues[4]<<4) | (rawValues[5]>>4);
 8001a6a:	7afb      	ldrb	r3, [r7, #11]
 8001a6c:	031a      	lsls	r2, r3, #12
 8001a6e:	7b3b      	ldrb	r3, [r7, #12]
 8001a70:	011b      	lsls	r3, r3, #4
 8001a72:	4313      	orrs	r3, r2
 8001a74:	7b7a      	ldrb	r2, [r7, #13]
 8001a76:	0912      	lsrs	r2, r2, #4
 8001a78:	b2d2      	uxtb	r2, r2
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	605a      	str	r2, [r3, #4]
}
 8001a82:	3710      	adds	r7, #16
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	2000027c 	.word	0x2000027c
 8001a8c:	40021000 	.word	0x40021000

08001a90 <bmp_scaling>:

void bmp_scaling(bmp_calib_struct *bmpCalib, bmp_raw_struct *bmpRaw, bmp_scaled_struct *bmpScaled)
{
 8001a90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a94:	b0cc      	sub	sp, #304	@ 0x130
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
 8001a9c:	f8c7 1108 	str.w	r1, [r7, #264]	@ 0x108
 8001aa0:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
    // Temperature compensation
    int32_t Var1, Var2;

    Var1 = ((((bmpRaw->raw_temp >> 3) - ((int32_t)bmpCalib->dig_T1 << 1)) *
 8001aa4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	08da      	lsrs	r2, r3, #3
 8001aac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001ab0:	881b      	ldrh	r3, [r3, #0]
 8001ab2:	005b      	lsls	r3, r3, #1
 8001ab4:	1ad2      	subs	r2, r2, r3
             (int32_t)bmpCalib->dig_T2) >> 11);
 8001ab6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001aba:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
    Var1 = ((((bmpRaw->raw_temp >> 3) - ((int32_t)bmpCalib->dig_T1 << 1)) *
 8001abe:	fb02 f303 	mul.w	r3, r2, r3
             (int32_t)bmpCalib->dig_T2) >> 11);
 8001ac2:	0adb      	lsrs	r3, r3, #11
    Var1 = ((((bmpRaw->raw_temp >> 3) - ((int32_t)bmpCalib->dig_T1 << 1)) *
 8001ac4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c

    Var2 = (((((bmpRaw->raw_temp >> 4) - ((int32_t)bmpCalib->dig_T1)) *
 8001ac8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	091a      	lsrs	r2, r3, #4
 8001ad0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001ad4:	881b      	ldrh	r3, [r3, #0]
 8001ad6:	1ad1      	subs	r1, r2, r3
              ((bmpRaw->raw_temp >> 4) - ((int32_t)bmpCalib->dig_T1))) >> 12) *
 8001ad8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	091a      	lsrs	r2, r3, #4
 8001ae0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001ae4:	881b      	ldrh	r3, [r3, #0]
 8001ae6:	1ad3      	subs	r3, r2, r3
    Var2 = (((((bmpRaw->raw_temp >> 4) - ((int32_t)bmpCalib->dig_T1)) *
 8001ae8:	fb01 f303 	mul.w	r3, r1, r3
              ((bmpRaw->raw_temp >> 4) - ((int32_t)bmpCalib->dig_T1))) >> 12) *
 8001aec:	0b1a      	lsrs	r2, r3, #12
            (int32_t)bmpCalib->dig_T3) >> 14;
 8001aee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001af2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
              ((bmpRaw->raw_temp >> 4) - ((int32_t)bmpCalib->dig_T1))) >> 12) *
 8001af6:	fb02 f303 	mul.w	r3, r2, r3
            (int32_t)bmpCalib->dig_T3) >> 14;
 8001afa:	0b9b      	lsrs	r3, r3, #14
    Var2 = (((((bmpRaw->raw_temp >> 4) - ((int32_t)bmpCalib->dig_T1)) *
 8001afc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128

    t_fine = Var1 + Var2;
 8001b00:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001b04:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001b08:	441a      	add	r2, r3
 8001b0a:	4baf      	ldr	r3, [pc, #700]	@ (8001dc8 <bmp_scaling+0x338>)
 8001b0c:	601a      	str	r2, [r3, #0]
    bmpScaled->scaled_temp = (t_fine * 5 + 128) >> 8;
 8001b0e:	4bae      	ldr	r3, [pc, #696]	@ (8001dc8 <bmp_scaling+0x338>)
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	4613      	mov	r3, r2
 8001b14:	009b      	lsls	r3, r3, #2
 8001b16:	4413      	add	r3, r2
 8001b18:	3380      	adds	r3, #128	@ 0x80
 8001b1a:	121a      	asrs	r2, r3, #8
 8001b1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001b20:	605a      	str	r2, [r3, #4]

    // Pressure compensation
    int64_t var1, var2, p;

    var1 = (int64_t)((t_fine - 128000) >> 0);
 8001b22:	4ba9      	ldr	r3, [pc, #676]	@ (8001dc8 <bmp_scaling+0x338>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f5a3 33fa 	sub.w	r3, r3, #128000	@ 0x1f400
 8001b2a:	17da      	asrs	r2, r3, #31
 8001b2c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001b2e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001b30:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001b34:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    var2 = var1 * var1 * (int64_t)bmpCalib->dig_P6;
 8001b38:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001b3c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001b40:	fb03 f102 	mul.w	r1, r3, r2
 8001b44:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001b48:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001b4c:	fb02 f303 	mul.w	r3, r2, r3
 8001b50:	18ca      	adds	r2, r1, r3
 8001b52:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001b56:	fba3 4503 	umull	r4, r5, r3, r3
 8001b5a:	1953      	adds	r3, r2, r5
 8001b5c:	461d      	mov	r5, r3
 8001b5e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001b62:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001b66:	b21b      	sxth	r3, r3
 8001b68:	17da      	asrs	r2, r3, #31
 8001b6a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001b6e:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001b72:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 8001b76:	4603      	mov	r3, r0
 8001b78:	fb03 f205 	mul.w	r2, r3, r5
 8001b7c:	460b      	mov	r3, r1
 8001b7e:	fb04 f303 	mul.w	r3, r4, r3
 8001b82:	4413      	add	r3, r2
 8001b84:	4602      	mov	r2, r0
 8001b86:	fba4 8902 	umull	r8, r9, r4, r2
 8001b8a:	444b      	add	r3, r9
 8001b8c:	4699      	mov	r9, r3
 8001b8e:	e9c7 8946 	strd	r8, r9, [r7, #280]	@ 0x118
 8001b92:	e9c7 8946 	strd	r8, r9, [r7, #280]	@ 0x118
    var2 = var2 + ((var1 * (int64_t)bmpCalib->dig_P5) << 17);
 8001b96:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001b9a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001b9e:	b21b      	sxth	r3, r3
 8001ba0:	17da      	asrs	r2, r3, #31
 8001ba2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001ba6:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001baa:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001bae:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 8001bb2:	462a      	mov	r2, r5
 8001bb4:	fb02 f203 	mul.w	r2, r2, r3
 8001bb8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001bbc:	4621      	mov	r1, r4
 8001bbe:	fb01 f303 	mul.w	r3, r1, r3
 8001bc2:	441a      	add	r2, r3
 8001bc4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001bc8:	4621      	mov	r1, r4
 8001bca:	fba3 ab01 	umull	sl, fp, r3, r1
 8001bce:	eb02 030b 	add.w	r3, r2, fp
 8001bd2:	469b      	mov	fp, r3
 8001bd4:	f04f 0000 	mov.w	r0, #0
 8001bd8:	f04f 0100 	mov.w	r1, #0
 8001bdc:	ea4f 414b 	mov.w	r1, fp, lsl #17
 8001be0:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 8001be4:	ea4f 404a 	mov.w	r0, sl, lsl #17
 8001be8:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001bec:	1814      	adds	r4, r2, r0
 8001bee:	643c      	str	r4, [r7, #64]	@ 0x40
 8001bf0:	414b      	adcs	r3, r1
 8001bf2:	647b      	str	r3, [r7, #68]	@ 0x44
 8001bf4:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001bf8:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var2 = var2 + ((int64_t)bmpCalib->dig_P4 << 35);
 8001bfc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001c00:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001c04:	b21b      	sxth	r3, r3
 8001c06:	17da      	asrs	r2, r3, #31
 8001c08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001c0c:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001c10:	f04f 0000 	mov.w	r0, #0
 8001c14:	f04f 0100 	mov.w	r1, #0
 8001c18:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001c1c:	00d9      	lsls	r1, r3, #3
 8001c1e:	2000      	movs	r0, #0
 8001c20:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001c24:	1814      	adds	r4, r2, r0
 8001c26:	63bc      	str	r4, [r7, #56]	@ 0x38
 8001c28:	414b      	adcs	r3, r1
 8001c2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001c2c:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8001c30:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118

    var1 = ((var1 * var1 * (int64_t)bmpCalib->dig_P3) >> 8) +
 8001c34:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001c38:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001c3c:	fb03 f102 	mul.w	r1, r3, r2
 8001c40:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001c44:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001c48:	fb02 f303 	mul.w	r3, r2, r3
 8001c4c:	18ca      	adds	r2, r1, r3
 8001c4e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001c52:	fba3 3103 	umull	r3, r1, r3, r3
 8001c56:	f8c7 10fc 	str.w	r1, [r7, #252]	@ 0xfc
 8001c5a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001c5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001c62:	18d3      	adds	r3, r2, r3
 8001c64:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001c68:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001c6c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001c70:	b21b      	sxth	r3, r3
 8001c72:	17da      	asrs	r2, r3, #31
 8001c74:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001c78:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001c7c:	e9d7 343e 	ldrd	r3, r4, [r7, #248]	@ 0xf8
 8001c80:	4622      	mov	r2, r4
 8001c82:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8001c86:	4641      	mov	r1, r8
 8001c88:	fb01 f202 	mul.w	r2, r1, r2
 8001c8c:	464d      	mov	r5, r9
 8001c8e:	4618      	mov	r0, r3
 8001c90:	4621      	mov	r1, r4
 8001c92:	4603      	mov	r3, r0
 8001c94:	fb03 f305 	mul.w	r3, r3, r5
 8001c98:	4413      	add	r3, r2
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	4641      	mov	r1, r8
 8001c9e:	fba2 2101 	umull	r2, r1, r2, r1
 8001ca2:	f8c7 10f4 	str.w	r1, [r7, #244]	@ 0xf4
 8001ca6:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8001caa:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8001cae:	4413      	add	r3, r2
 8001cb0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001cb4:	f04f 0000 	mov.w	r0, #0
 8001cb8:	f04f 0100 	mov.w	r1, #0
 8001cbc:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8001cc0:	4623      	mov	r3, r4
 8001cc2:	0a18      	lsrs	r0, r3, #8
 8001cc4:	462a      	mov	r2, r5
 8001cc6:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 8001cca:	462b      	mov	r3, r5
 8001ccc:	1219      	asrs	r1, r3, #8
           ((var1 * (int64_t)bmpCalib->dig_P2) << 12);
 8001cce:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001cd2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001cd6:	b21b      	sxth	r3, r3
 8001cd8:	17da      	asrs	r2, r3, #31
 8001cda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001cde:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8001ce2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001ce6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8001cea:	464a      	mov	r2, r9
 8001cec:	fb02 f203 	mul.w	r2, r2, r3
 8001cf0:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001cf4:	4644      	mov	r4, r8
 8001cf6:	fb04 f303 	mul.w	r3, r4, r3
 8001cfa:	441a      	add	r2, r3
 8001cfc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001d00:	4644      	mov	r4, r8
 8001d02:	fba3 3404 	umull	r3, r4, r3, r4
 8001d06:	f8c7 40ec 	str.w	r4, [r7, #236]	@ 0xec
 8001d0a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001d0e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001d12:	18d3      	adds	r3, r2, r3
 8001d14:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001d18:	f04f 0200 	mov.w	r2, #0
 8001d1c:	f04f 0300 	mov.w	r3, #0
 8001d20:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8001d24:	464c      	mov	r4, r9
 8001d26:	0323      	lsls	r3, r4, #12
 8001d28:	46c4      	mov	ip, r8
 8001d2a:	ea43 531c 	orr.w	r3, r3, ip, lsr #20
 8001d2e:	4644      	mov	r4, r8
 8001d30:	0322      	lsls	r2, r4, #12
    var1 = ((var1 * var1 * (int64_t)bmpCalib->dig_P3) >> 8) +
 8001d32:	1884      	adds	r4, r0, r2
 8001d34:	633c      	str	r4, [r7, #48]	@ 0x30
 8001d36:	eb41 0303 	adc.w	r3, r1, r3
 8001d3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d3c:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8001d40:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)bmpCalib->dig_P1) >> 33;
 8001d44:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001d48:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8001d4c:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 8001d50:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8001d54:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001d58:	88db      	ldrh	r3, [r3, #6]
 8001d5a:	b29b      	uxth	r3, r3
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001d62:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8001d66:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	@ 0x98
 8001d6a:	4622      	mov	r2, r4
 8001d6c:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8001d70:	4641      	mov	r1, r8
 8001d72:	fb01 f202 	mul.w	r2, r1, r2
 8001d76:	464d      	mov	r5, r9
 8001d78:	4618      	mov	r0, r3
 8001d7a:	4621      	mov	r1, r4
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	fb03 f305 	mul.w	r3, r3, r5
 8001d82:	4413      	add	r3, r2
 8001d84:	4602      	mov	r2, r0
 8001d86:	4641      	mov	r1, r8
 8001d88:	fba2 2101 	umull	r2, r1, r2, r1
 8001d8c:	f8c7 10e4 	str.w	r1, [r7, #228]	@ 0xe4
 8001d90:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001d94:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001d98:	4413      	add	r3, r2
 8001d9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001d9e:	f04f 0200 	mov.w	r2, #0
 8001da2:	f04f 0300 	mov.w	r3, #0
 8001da6:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001daa:	4629      	mov	r1, r5
 8001dac:	104a      	asrs	r2, r1, #1
 8001dae:	4629      	mov	r1, r5
 8001db0:	17cb      	asrs	r3, r1, #31
 8001db2:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120

    if (var1 == 0) {
 8001db6:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	d106      	bne.n	8001dcc <bmp_scaling+0x33c>
        bmpScaled->scaled_pressure = 0;
 8001dbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	601a      	str	r2, [r3, #0]
        return;
 8001dc6:	e156      	b.n	8002076 <bmp_scaling+0x5e6>
 8001dc8:	20000374 	.word	0x20000374
    }

    p = 1048576LL - bmpRaw->raw_pressure;
 8001dcc:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001dd8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001ddc:	2300      	movs	r3, #0
 8001dde:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8001de2:	4608      	mov	r0, r1
 8001de4:	f5d0 1080 	rsbs	r0, r0, #1048576	@ 0x100000
 8001de8:	62b8      	str	r0, [r7, #40]	@ 0x28
 8001dea:	eb63 0302 	sbc.w	r3, r3, r2
 8001dee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001df0:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8001df4:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
    p = (((p << 31) - var2) * 3125LL) / var1;
 8001df8:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001dfc:	f04f 0000 	mov.w	r0, #0
 8001e00:	f04f 0100 	mov.w	r1, #0
 8001e04:	07d9      	lsls	r1, r3, #31
 8001e06:	ea41 0152 	orr.w	r1, r1, r2, lsr #1
 8001e0a:	07d0      	lsls	r0, r2, #31
 8001e0c:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001e10:	1a84      	subs	r4, r0, r2
 8001e12:	f8c7 4080 	str.w	r4, [r7, #128]	@ 0x80
 8001e16:	eb61 0303 	sbc.w	r3, r1, r3
 8001e1a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001e1e:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8001e22:	4622      	mov	r2, r4
 8001e24:	462b      	mov	r3, r5
 8001e26:	1891      	adds	r1, r2, r2
 8001e28:	6239      	str	r1, [r7, #32]
 8001e2a:	415b      	adcs	r3, r3
 8001e2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e2e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001e32:	4621      	mov	r1, r4
 8001e34:	1851      	adds	r1, r2, r1
 8001e36:	61b9      	str	r1, [r7, #24]
 8001e38:	4629      	mov	r1, r5
 8001e3a:	414b      	adcs	r3, r1
 8001e3c:	61fb      	str	r3, [r7, #28]
 8001e3e:	f04f 0200 	mov.w	r2, #0
 8001e42:	f04f 0300 	mov.w	r3, #0
 8001e46:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001e4a:	4649      	mov	r1, r9
 8001e4c:	018b      	lsls	r3, r1, #6
 8001e4e:	4641      	mov	r1, r8
 8001e50:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001e54:	4641      	mov	r1, r8
 8001e56:	018a      	lsls	r2, r1, #6
 8001e58:	4641      	mov	r1, r8
 8001e5a:	1889      	adds	r1, r1, r2
 8001e5c:	6139      	str	r1, [r7, #16]
 8001e5e:	4649      	mov	r1, r9
 8001e60:	eb43 0101 	adc.w	r1, r3, r1
 8001e64:	6179      	str	r1, [r7, #20]
 8001e66:	f04f 0200 	mov.w	r2, #0
 8001e6a:	f04f 0300 	mov.w	r3, #0
 8001e6e:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001e72:	4649      	mov	r1, r9
 8001e74:	008b      	lsls	r3, r1, #2
 8001e76:	46c4      	mov	ip, r8
 8001e78:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 8001e7c:	4641      	mov	r1, r8
 8001e7e:	008a      	lsls	r2, r1, #2
 8001e80:	4610      	mov	r0, r2
 8001e82:	4619      	mov	r1, r3
 8001e84:	4603      	mov	r3, r0
 8001e86:	4622      	mov	r2, r4
 8001e88:	189b      	adds	r3, r3, r2
 8001e8a:	60bb      	str	r3, [r7, #8]
 8001e8c:	460b      	mov	r3, r1
 8001e8e:	462a      	mov	r2, r5
 8001e90:	eb42 0303 	adc.w	r3, r2, r3
 8001e94:	60fb      	str	r3, [r7, #12]
 8001e96:	f04f 0200 	mov.w	r2, #0
 8001e9a:	f04f 0300 	mov.w	r3, #0
 8001e9e:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001ea2:	4649      	mov	r1, r9
 8001ea4:	008b      	lsls	r3, r1, #2
 8001ea6:	46c4      	mov	ip, r8
 8001ea8:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 8001eac:	4641      	mov	r1, r8
 8001eae:	008a      	lsls	r2, r1, #2
 8001eb0:	4610      	mov	r0, r2
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	4622      	mov	r2, r4
 8001eb8:	189b      	adds	r3, r3, r2
 8001eba:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001ebc:	462b      	mov	r3, r5
 8001ebe:	460a      	mov	r2, r1
 8001ec0:	eb42 0303 	adc.w	r3, r2, r3
 8001ec4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001ec6:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001eca:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001ece:	f7ff f839 	bl	8000f44 <__aeabi_ldivmod>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	460b      	mov	r3, r1
 8001ed6:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110

    var1 = (((int64_t)bmpCalib->dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8001eda:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001ede:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001ee2:	b21b      	sxth	r3, r3
 8001ee4:	17da      	asrs	r2, r3, #31
 8001ee6:	673b      	str	r3, [r7, #112]	@ 0x70
 8001ee8:	677a      	str	r2, [r7, #116]	@ 0x74
 8001eea:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001eee:	f04f 0000 	mov.w	r0, #0
 8001ef2:	f04f 0100 	mov.w	r1, #0
 8001ef6:	0b50      	lsrs	r0, r2, #13
 8001ef8:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001efc:	1359      	asrs	r1, r3, #13
 8001efe:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8001f02:	462b      	mov	r3, r5
 8001f04:	fb00 f203 	mul.w	r2, r0, r3
 8001f08:	4623      	mov	r3, r4
 8001f0a:	fb03 f301 	mul.w	r3, r3, r1
 8001f0e:	4413      	add	r3, r2
 8001f10:	4622      	mov	r2, r4
 8001f12:	fba2 2100 	umull	r2, r1, r2, r0
 8001f16:	f8c7 10dc 	str.w	r1, [r7, #220]	@ 0xdc
 8001f1a:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8001f1e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001f22:	4413      	add	r3, r2
 8001f24:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001f28:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001f2c:	f04f 0000 	mov.w	r0, #0
 8001f30:	f04f 0100 	mov.w	r1, #0
 8001f34:	0b50      	lsrs	r0, r2, #13
 8001f36:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001f3a:	1359      	asrs	r1, r3, #13
 8001f3c:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001f40:	462b      	mov	r3, r5
 8001f42:	fb00 f203 	mul.w	r2, r0, r3
 8001f46:	4623      	mov	r3, r4
 8001f48:	fb03 f301 	mul.w	r3, r3, r1
 8001f4c:	4413      	add	r3, r2
 8001f4e:	4622      	mov	r2, r4
 8001f50:	fba2 2100 	umull	r2, r1, r2, r0
 8001f54:	f8c7 10d4 	str.w	r1, [r7, #212]	@ 0xd4
 8001f58:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8001f5c:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001f60:	4413      	add	r3, r2
 8001f62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001f66:	f04f 0200 	mov.w	r2, #0
 8001f6a:	f04f 0300 	mov.w	r3, #0
 8001f6e:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001f72:	4621      	mov	r1, r4
 8001f74:	0e4a      	lsrs	r2, r1, #25
 8001f76:	4620      	mov	r0, r4
 8001f78:	4629      	mov	r1, r5
 8001f7a:	460c      	mov	r4, r1
 8001f7c:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 8001f80:	164b      	asrs	r3, r1, #25
 8001f82:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    var2 = (((int64_t)bmpCalib->dig_P8) * p) >> 19;
 8001f86:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001f8a:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001f8e:	b21b      	sxth	r3, r3
 8001f90:	17da      	asrs	r2, r3, #31
 8001f92:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001f94:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001f96:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001f9a:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001f9e:	462a      	mov	r2, r5
 8001fa0:	fb02 f203 	mul.w	r2, r2, r3
 8001fa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001fa8:	4621      	mov	r1, r4
 8001faa:	fb01 f303 	mul.w	r3, r1, r3
 8001fae:	4413      	add	r3, r2
 8001fb0:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8001fb4:	4621      	mov	r1, r4
 8001fb6:	fba2 2101 	umull	r2, r1, r2, r1
 8001fba:	f8c7 10cc 	str.w	r1, [r7, #204]	@ 0xcc
 8001fbe:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 8001fc2:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8001fc6:	4413      	add	r3, r2
 8001fc8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001fcc:	f04f 0200 	mov.w	r2, #0
 8001fd0:	f04f 0300 	mov.w	r3, #0
 8001fd4:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001fd8:	4621      	mov	r1, r4
 8001fda:	0cca      	lsrs	r2, r1, #19
 8001fdc:	4620      	mov	r0, r4
 8001fde:	4629      	mov	r1, r5
 8001fe0:	460c      	mov	r4, r1
 8001fe2:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8001fe6:	14cb      	asrs	r3, r1, #19
 8001fe8:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118

    p = ((p + var1 + var2) >> 8) + (((int64_t)bmpCalib->dig_P7) << 4);
 8001fec:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8001ff0:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001ff4:	1884      	adds	r4, r0, r2
 8001ff6:	663c      	str	r4, [r7, #96]	@ 0x60
 8001ff8:	eb41 0303 	adc.w	r3, r1, r3
 8001ffc:	667b      	str	r3, [r7, #100]	@ 0x64
 8001ffe:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8002002:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002006:	4621      	mov	r1, r4
 8002008:	1889      	adds	r1, r1, r2
 800200a:	65b9      	str	r1, [r7, #88]	@ 0x58
 800200c:	4629      	mov	r1, r5
 800200e:	eb43 0101 	adc.w	r1, r3, r1
 8002012:	65f9      	str	r1, [r7, #92]	@ 0x5c
 8002014:	f04f 0000 	mov.w	r0, #0
 8002018:	f04f 0100 	mov.w	r1, #0
 800201c:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8002020:	4623      	mov	r3, r4
 8002022:	0a18      	lsrs	r0, r3, #8
 8002024:	462a      	mov	r2, r5
 8002026:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 800202a:	462b      	mov	r3, r5
 800202c:	1219      	asrs	r1, r3, #8
 800202e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002032:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8002036:	b21b      	sxth	r3, r3
 8002038:	17da      	asrs	r2, r3, #31
 800203a:	653b      	str	r3, [r7, #80]	@ 0x50
 800203c:	657a      	str	r2, [r7, #84]	@ 0x54
 800203e:	f04f 0200 	mov.w	r2, #0
 8002042:	f04f 0300 	mov.w	r3, #0
 8002046:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800204a:	464c      	mov	r4, r9
 800204c:	0123      	lsls	r3, r4, #4
 800204e:	46c4      	mov	ip, r8
 8002050:	ea43 731c 	orr.w	r3, r3, ip, lsr #28
 8002054:	4644      	mov	r4, r8
 8002056:	0122      	lsls	r2, r4, #4
 8002058:	1884      	adds	r4, r0, r2
 800205a:	603c      	str	r4, [r7, #0]
 800205c:	eb41 0303 	adc.w	r3, r1, r3
 8002060:	607b      	str	r3, [r7, #4]
 8002062:	e9d7 3400 	ldrd	r3, r4, [r7]
 8002066:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
    bmpScaled->scaled_pressure = (uint32_t)p>>8;
 800206a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800206e:	0a1a      	lsrs	r2, r3, #8
 8002070:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002074:	601a      	str	r2, [r3, #0]
}
 8002076:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800207a:	46bd      	mov	sp, r7
 800207c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002080 <toggle>:

void toggle(){
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
	static uint8_t ledState=0;

	if(ledState)
 8002084:	4b0b      	ldr	r3, [pc, #44]	@ (80020b4 <toggle+0x34>)
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d004      	beq.n	8002096 <toggle+0x16>
		GPIOC->BSRR=(1<<13);
 800208c:	4b0a      	ldr	r3, [pc, #40]	@ (80020b8 <toggle+0x38>)
 800208e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002092:	611a      	str	r2, [r3, #16]
 8002094:	e003      	b.n	800209e <toggle+0x1e>
	else
		GPIOC->BSRR=(1<<(13+16));
 8002096:	4b08      	ldr	r3, [pc, #32]	@ (80020b8 <toggle+0x38>)
 8002098:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800209c:	611a      	str	r2, [r3, #16]

	ledState^=1;
 800209e:	4b05      	ldr	r3, [pc, #20]	@ (80020b4 <toggle+0x34>)
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	f083 0301 	eor.w	r3, r3, #1
 80020a6:	b2da      	uxtb	r2, r3
 80020a8:	4b02      	ldr	r3, [pc, #8]	@ (80020b4 <toggle+0x34>)
 80020aa:	701a      	strb	r2, [r3, #0]
}
 80020ac:	bf00      	nop
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bc80      	pop	{r7}
 80020b2:	4770      	bx	lr
 80020b4:	20000cd4 	.word	0x20000cd4
 80020b8:	40011000 	.word	0x40011000

080020bc <displayCurrentState>:

void displayCurrentState(mpu_scaled_result_struct *mpu, bmp_raw_struct *bmp_raw, bmp_scaled_struct *bmp_scaled){
 80020bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80020c0:	b096      	sub	sp, #88	@ 0x58
 80020c2:	af0c      	add	r7, sp, #48	@ 0x30
 80020c4:	6278      	str	r0, [r7, #36]	@ 0x24
 80020c6:	6239      	str	r1, [r7, #32]
 80020c8:	61fa      	str	r2, [r7, #28]
	printf("Current time:%lu ms\r\n", uwTick);
 80020ca:	4b30      	ldr	r3, [pc, #192]	@ (800218c <displayCurrentState+0xd0>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4619      	mov	r1, r3
 80020d0:	482f      	ldr	r0, [pc, #188]	@ (8002190 <displayCurrentState+0xd4>)
 80020d2:	f003 fefb 	bl	8005ecc <iprintf>

	printf("ACC: %.3f %.3f %.3f, GYRO: %.2f %.2f %.2f, TEMP: %.2f\r\n",
			mpu->accel[0], mpu->accel[1], mpu->accel[2], mpu->gyro[0], mpu->gyro[1], mpu->gyro[2], mpu->temperature);
 80020d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d8:	681b      	ldr	r3, [r3, #0]
	printf("ACC: %.3f %.3f %.3f, GYRO: %.2f %.2f %.2f, TEMP: %.2f\r\n",
 80020da:	4618      	mov	r0, r3
 80020dc:	f7fe f9a4 	bl	8000428 <__aeabi_f2d>
 80020e0:	e9c7 0104 	strd	r0, r1, [r7, #16]
			mpu->accel[0], mpu->accel[1], mpu->accel[2], mpu->gyro[0], mpu->gyro[1], mpu->gyro[2], mpu->temperature);
 80020e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e6:	685b      	ldr	r3, [r3, #4]
	printf("ACC: %.3f %.3f %.3f, GYRO: %.2f %.2f %.2f, TEMP: %.2f\r\n",
 80020e8:	4618      	mov	r0, r3
 80020ea:	f7fe f99d 	bl	8000428 <__aeabi_f2d>
 80020ee:	4680      	mov	r8, r0
 80020f0:	4689      	mov	r9, r1
			mpu->accel[0], mpu->accel[1], mpu->accel[2], mpu->gyro[0], mpu->gyro[1], mpu->gyro[2], mpu->temperature);
 80020f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f4:	689b      	ldr	r3, [r3, #8]
	printf("ACC: %.3f %.3f %.3f, GYRO: %.2f %.2f %.2f, TEMP: %.2f\r\n",
 80020f6:	4618      	mov	r0, r3
 80020f8:	f7fe f996 	bl	8000428 <__aeabi_f2d>
 80020fc:	4682      	mov	sl, r0
 80020fe:	468b      	mov	fp, r1
			mpu->accel[0], mpu->accel[1], mpu->accel[2], mpu->gyro[0], mpu->gyro[1], mpu->gyro[2], mpu->temperature);
 8002100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002102:	68db      	ldr	r3, [r3, #12]
	printf("ACC: %.3f %.3f %.3f, GYRO: %.2f %.2f %.2f, TEMP: %.2f\r\n",
 8002104:	4618      	mov	r0, r3
 8002106:	f7fe f98f 	bl	8000428 <__aeabi_f2d>
 800210a:	e9c7 0102 	strd	r0, r1, [r7, #8]
			mpu->accel[0], mpu->accel[1], mpu->accel[2], mpu->gyro[0], mpu->gyro[1], mpu->gyro[2], mpu->temperature);
 800210e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002110:	691b      	ldr	r3, [r3, #16]
	printf("ACC: %.3f %.3f %.3f, GYRO: %.2f %.2f %.2f, TEMP: %.2f\r\n",
 8002112:	4618      	mov	r0, r3
 8002114:	f7fe f988 	bl	8000428 <__aeabi_f2d>
 8002118:	e9c7 0100 	strd	r0, r1, [r7]
			mpu->accel[0], mpu->accel[1], mpu->accel[2], mpu->gyro[0], mpu->gyro[1], mpu->gyro[2], mpu->temperature);
 800211c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800211e:	695b      	ldr	r3, [r3, #20]
	printf("ACC: %.3f %.3f %.3f, GYRO: %.2f %.2f %.2f, TEMP: %.2f\r\n",
 8002120:	4618      	mov	r0, r3
 8002122:	f7fe f981 	bl	8000428 <__aeabi_f2d>
 8002126:	4604      	mov	r4, r0
 8002128:	460d      	mov	r5, r1
			mpu->accel[0], mpu->accel[1], mpu->accel[2], mpu->gyro[0], mpu->gyro[1], mpu->gyro[2], mpu->temperature);
 800212a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800212c:	699b      	ldr	r3, [r3, #24]
	printf("ACC: %.3f %.3f %.3f, GYRO: %.2f %.2f %.2f, TEMP: %.2f\r\n",
 800212e:	4618      	mov	r0, r3
 8002130:	f7fe f97a 	bl	8000428 <__aeabi_f2d>
 8002134:	4602      	mov	r2, r0
 8002136:	460b      	mov	r3, r1
 8002138:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 800213c:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8002140:	e9d7 3400 	ldrd	r3, r4, [r7]
 8002144:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8002148:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800214c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8002150:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8002154:	e9cd 8900 	strd	r8, r9, [sp]
 8002158:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800215c:	480d      	ldr	r0, [pc, #52]	@ (8002194 <displayCurrentState+0xd8>)
 800215e:	f003 feb5 	bl	8005ecc <iprintf>


    printf("Raw pressure: %lu, Raw temperature: %lu\r\n", bmp_raw->raw_pressure, bmp_raw->raw_temp);
 8002162:	6a3b      	ldr	r3, [r7, #32]
 8002164:	6819      	ldr	r1, [r3, #0]
 8002166:	6a3b      	ldr	r3, [r7, #32]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	461a      	mov	r2, r3
 800216c:	480a      	ldr	r0, [pc, #40]	@ (8002198 <displayCurrentState+0xdc>)
 800216e:	f003 fead 	bl	8005ecc <iprintf>
    printf("Pressure: %lu, Temperature: %ld\r\n", bmp_scaled->scaled_pressure, bmp_scaled->scaled_temp);
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	6819      	ldr	r1, [r3, #0]
 8002176:	69fb      	ldr	r3, [r7, #28]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	461a      	mov	r2, r3
 800217c:	4807      	ldr	r0, [pc, #28]	@ (800219c <displayCurrentState+0xe0>)
 800217e:	f003 fea5 	bl	8005ecc <iprintf>
}
 8002182:	bf00      	nop
 8002184:	3728      	adds	r7, #40	@ 0x28
 8002186:	46bd      	mov	sp, r7
 8002188:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800218c:	20000cdc 	.word	0x20000cdc
 8002190:	08007ed0 	.word	0x08007ed0
 8002194:	08007ee8 	.word	0x08007ee8
 8002198:	08007f20 	.word	0x08007f20
 800219c:	08007f4c 	.word	0x08007f4c

080021a0 <flushBuffer>:

void flushBuffer(){
 80021a0:	b580      	push	{r7, lr}
 80021a2:	af00      	add	r7, sp, #0
	W25Q32_SectorErase(currentSector);
 80021a4:	4b0e      	ldr	r3, [pc, #56]	@ (80021e0 <flushBuffer+0x40>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4618      	mov	r0, r3
 80021aa:	f7ff f97d 	bl	80014a8 <W25Q32_SectorErase>
	W25Q32_Write(currentSector,(uint8_t *) &logger, loggingIndex);
 80021ae:	4b0c      	ldr	r3, [pc, #48]	@ (80021e0 <flushBuffer+0x40>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a0c      	ldr	r2, [pc, #48]	@ (80021e4 <flushBuffer+0x44>)
 80021b4:	8812      	ldrh	r2, [r2, #0]
 80021b6:	490c      	ldr	r1, [pc, #48]	@ (80021e8 <flushBuffer+0x48>)
 80021b8:	4618      	mov	r0, r3
 80021ba:	f7ff f947 	bl	800144c <W25Q32_Write>

	currentSector += SECTOR_SIZE;
 80021be:	4b08      	ldr	r3, [pc, #32]	@ (80021e0 <flushBuffer+0x40>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80021c6:	4a06      	ldr	r2, [pc, #24]	@ (80021e0 <flushBuffer+0x40>)
 80021c8:	6013      	str	r3, [r2, #0]

	if(currentSector>SECTORS_IN_USE*SECTOR_SIZE){
 80021ca:	4b05      	ldr	r3, [pc, #20]	@ (80021e0 <flushBuffer+0x40>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f5b3 2fc8 	cmp.w	r3, #409600	@ 0x64000
 80021d2:	d903      	bls.n	80021dc <flushBuffer+0x3c>
		currentSector=0x100000;
 80021d4:	4b02      	ldr	r3, [pc, #8]	@ (80021e0 <flushBuffer+0x40>)
 80021d6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80021da:	601a      	str	r2, [r3, #0]
	}
}
 80021dc:	bf00      	nop
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	20000000 	.word	0x20000000
 80021e4:	20000b78 	.word	0x20000b78
 80021e8:	20000254 	.word	0x20000254

080021ec <log_data>:

void log_data(mpu_scaled_result_struct *scaled, bmp_scaled_struct *bmp_scaled){
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
 80021f4:	6039      	str	r1, [r7, #0]
	if(loggingIndex+sizeof(logger)>LOG_BUFFER_SIZE){
 80021f6:	4b22      	ldr	r3, [pc, #136]	@ (8002280 <log_data+0x94>)
 80021f8:	881b      	ldrh	r3, [r3, #0]
 80021fa:	3328      	adds	r3, #40	@ 0x28
 80021fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002200:	d901      	bls.n	8002206 <log_data+0x1a>
		flushBuffer();
 8002202:	f7ff ffcd 	bl	80021a0 <flushBuffer>
	}

	logger.accel_log[0]=scaled->accel[0];
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a1e      	ldr	r2, [pc, #120]	@ (8002284 <log_data+0x98>)
 800220c:	6053      	str	r3, [r2, #4]
	logger.accel_log[1]=scaled->accel[1];
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	4a1c      	ldr	r2, [pc, #112]	@ (8002284 <log_data+0x98>)
 8002214:	6093      	str	r3, [r2, #8]
	logger.accel_log[2]=scaled->accel[2];
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	4a1a      	ldr	r2, [pc, #104]	@ (8002284 <log_data+0x98>)
 800221c:	60d3      	str	r3, [r2, #12]

	logger.gyro_log[0]=scaled->gyro[0];
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	68db      	ldr	r3, [r3, #12]
 8002222:	4a18      	ldr	r2, [pc, #96]	@ (8002284 <log_data+0x98>)
 8002224:	6113      	str	r3, [r2, #16]
	logger.gyro_log[1]=scaled->gyro[1];
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	691b      	ldr	r3, [r3, #16]
 800222a:	4a16      	ldr	r2, [pc, #88]	@ (8002284 <log_data+0x98>)
 800222c:	6153      	str	r3, [r2, #20]
	logger.gyro_log[2]=scaled->gyro[2];
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	695b      	ldr	r3, [r3, #20]
 8002232:	4a14      	ldr	r2, [pc, #80]	@ (8002284 <log_data+0x98>)
 8002234:	6193      	str	r3, [r2, #24]

	logger.temperature_log=scaled->temperature;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	699b      	ldr	r3, [r3, #24]
 800223a:	4a12      	ldr	r2, [pc, #72]	@ (8002284 <log_data+0x98>)
 800223c:	61d3      	str	r3, [r2, #28]

	logger.scaled_pressure_log=bmp_scaled->scaled_pressure;
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a10      	ldr	r2, [pc, #64]	@ (8002284 <log_data+0x98>)
 8002244:	6213      	str	r3, [r2, #32]
	logger.scaled_temp_log=bmp_scaled->scaled_temp;
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	4a0e      	ldr	r2, [pc, #56]	@ (8002284 <log_data+0x98>)
 800224c:	6253      	str	r3, [r2, #36]	@ 0x24

	logger.timestamp=uwTick;
 800224e:	4b0e      	ldr	r3, [pc, #56]	@ (8002288 <log_data+0x9c>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a0c      	ldr	r2, [pc, #48]	@ (8002284 <log_data+0x98>)
 8002254:	6013      	str	r3, [r2, #0]

	memcpy(&logDataBuffer[loggingIndex], &logger, sizeof(logger));
 8002256:	4b0a      	ldr	r3, [pc, #40]	@ (8002280 <log_data+0x94>)
 8002258:	881b      	ldrh	r3, [r3, #0]
 800225a:	461a      	mov	r2, r3
 800225c:	4b0b      	ldr	r3, [pc, #44]	@ (800228c <log_data+0xa0>)
 800225e:	4413      	add	r3, r2
 8002260:	2228      	movs	r2, #40	@ 0x28
 8002262:	4908      	ldr	r1, [pc, #32]	@ (8002284 <log_data+0x98>)
 8002264:	4618      	mov	r0, r3
 8002266:	f004 f806 	bl	8006276 <memcpy>
	loggingIndex+=sizeof(logger);
 800226a:	4b05      	ldr	r3, [pc, #20]	@ (8002280 <log_data+0x94>)
 800226c:	881b      	ldrh	r3, [r3, #0]
 800226e:	3328      	adds	r3, #40	@ 0x28
 8002270:	b29a      	uxth	r2, r3
 8002272:	4b03      	ldr	r3, [pc, #12]	@ (8002280 <log_data+0x94>)
 8002274:	801a      	strh	r2, [r3, #0]
}
 8002276:	bf00      	nop
 8002278:	3708      	adds	r7, #8
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	20000b78 	.word	0x20000b78
 8002284:	20000254 	.word	0x20000254
 8002288:	20000cdc 	.word	0x20000cdc
 800228c:	20000378 	.word	0x20000378

08002290 <I2C_Lock>:

void I2C_Lock(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
    while (i2c_busy);
 8002294:	bf00      	nop
 8002296:	4b06      	ldr	r3, [pc, #24]	@ (80022b0 <I2C_Lock+0x20>)
 8002298:	781b      	ldrb	r3, [r3, #0]
 800229a:	b2db      	uxtb	r3, r3
 800229c:	2b00      	cmp	r3, #0
 800229e:	d1fa      	bne.n	8002296 <I2C_Lock+0x6>
    i2c_busy = 1;
 80022a0:	4b03      	ldr	r3, [pc, #12]	@ (80022b0 <I2C_Lock+0x20>)
 80022a2:	2201      	movs	r2, #1
 80022a4:	701a      	strb	r2, [r3, #0]
}
 80022a6:	bf00      	nop
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bc80      	pop	{r7}
 80022ac:	4770      	bx	lr
 80022ae:	bf00      	nop
 80022b0:	20000b7a 	.word	0x20000b7a

080022b4 <I2C_Unlock>:

void I2C_Unlock(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0
    i2c_busy = 0;
 80022b8:	4b03      	ldr	r3, [pc, #12]	@ (80022c8 <I2C_Unlock+0x14>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	701a      	strb	r2, [r3, #0]
}
 80022be:	bf00      	nop
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bc80      	pop	{r7}
 80022c4:	4770      	bx	lr
 80022c6:	bf00      	nop
 80022c8:	20000b7a 	.word	0x20000b7a

080022cc <call_mpu>:


void call_mpu(){
 80022cc:	b580      	push	{r7, lr}
 80022ce:	af00      	add	r7, sp, #0
	I2C_Lock();
 80022d0:	f7ff ffde 	bl	8002290 <I2C_Lock>
	mpu_read(&mpu_raw);
 80022d4:	4805      	ldr	r0, [pc, #20]	@ (80022ec <call_mpu+0x20>)
 80022d6:	f7ff f9a9 	bl	800162c <mpu_read>
	I2C_Unlock();
 80022da:	f7ff ffeb 	bl	80022b4 <I2C_Unlock>

	mpu_scaling(&mpu_raw, &mpu_scaled);
 80022de:	4904      	ldr	r1, [pc, #16]	@ (80022f0 <call_mpu+0x24>)
 80022e0:	4802      	ldr	r0, [pc, #8]	@ (80022ec <call_mpu+0x20>)
 80022e2:	f7ff fa23 	bl	800172c <mpu_scaling>
}
 80022e6:	bf00      	nop
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	20000c80 	.word	0x20000c80
 80022f0:	20000c90 	.word	0x20000c90

080022f4 <call_bmp_raw>:

void call_bmp_raw(){
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
	I2C_Lock();
 80022f8:	f7ff ffca 	bl	8002290 <I2C_Lock>
	bmp_raw_read(&bmp_raw);
 80022fc:	4803      	ldr	r0, [pc, #12]	@ (800230c <call_bmp_raw+0x18>)
 80022fe:	f7ff fb7d 	bl	80019fc <bmp_raw_read>
	I2C_Unlock();
 8002302:	f7ff ffd7 	bl	80022b4 <I2C_Unlock>
}
 8002306:	bf00      	nop
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	20000cc4 	.word	0x20000cc4

08002310 <call_bmp_scaling>:

void call_bmp_scaling(){
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
	bmp_scaling(&bmp_calib_data, &bmp_raw, &bmp_scaled);
 8002314:	4a03      	ldr	r2, [pc, #12]	@ (8002324 <call_bmp_scaling+0x14>)
 8002316:	4904      	ldr	r1, [pc, #16]	@ (8002328 <call_bmp_scaling+0x18>)
 8002318:	4804      	ldr	r0, [pc, #16]	@ (800232c <call_bmp_scaling+0x1c>)
 800231a:	f7ff fbb9 	bl	8001a90 <bmp_scaling>
}
 800231e:	bf00      	nop
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	20000ccc 	.word	0x20000ccc
 8002328:	20000cc4 	.word	0x20000cc4
 800232c:	20000cac 	.word	0x20000cac

08002330 <call_displayCurrentState>:

void call_displayCurrentState(){
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
	displayCurrentState(&mpu_scaled, &bmp_raw, &bmp_scaled);
 8002334:	4a03      	ldr	r2, [pc, #12]	@ (8002344 <call_displayCurrentState+0x14>)
 8002336:	4904      	ldr	r1, [pc, #16]	@ (8002348 <call_displayCurrentState+0x18>)
 8002338:	4804      	ldr	r0, [pc, #16]	@ (800234c <call_displayCurrentState+0x1c>)
 800233a:	f7ff febf 	bl	80020bc <displayCurrentState>
}
 800233e:	bf00      	nop
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	20000ccc 	.word	0x20000ccc
 8002348:	20000cc4 	.word	0x20000cc4
 800234c:	20000c90 	.word	0x20000c90

08002350 <call_toggle>:

void call_toggle(){
 8002350:	b580      	push	{r7, lr}
 8002352:	af00      	add	r7, sp, #0
	toggle();
 8002354:	f7ff fe94 	bl	8002080 <toggle>
}
 8002358:	bf00      	nop
 800235a:	bd80      	pop	{r7, pc}

0800235c <call_logger>:

void call_logger(){
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
	log_data(&mpu_scaled, &bmp_scaled);
 8002360:	4902      	ldr	r1, [pc, #8]	@ (800236c <call_logger+0x10>)
 8002362:	4803      	ldr	r0, [pc, #12]	@ (8002370 <call_logger+0x14>)
 8002364:	f7ff ff42 	bl	80021ec <log_data>
}
 8002368:	bf00      	nop
 800236a:	bd80      	pop	{r7, pc}
 800236c:	20000ccc 	.word	0x20000ccc
 8002370:	20000c90 	.word	0x20000c90

08002374 <cooperativeScheduler>:
		{call_displayCurrentState, 500, 500, 1},
		{call_toggle, 1000, 1000, 1},
		{call_logger, 1000, 1000, 1}
};

void cooperativeScheduler(){
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
	now=uwTick;
 800237a:	4b1e      	ldr	r3, [pc, #120]	@ (80023f4 <cooperativeScheduler+0x80>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a1e      	ldr	r2, [pc, #120]	@ (80023f8 <cooperativeScheduler+0x84>)
 8002380:	6013      	str	r3, [r2, #0]

	for(int i=0;i<TASK_COUNT;i++){
 8002382:	2300      	movs	r3, #0
 8002384:	607b      	str	r3, [r7, #4]
 8002386:	e02d      	b.n	80023e4 <cooperativeScheduler+0x70>
		if(tasks[i].functionEnabled==1 && now>=tasks[i].nextExec){
 8002388:	4a1c      	ldr	r2, [pc, #112]	@ (80023fc <cooperativeScheduler+0x88>)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	011b      	lsls	r3, r3, #4
 800238e:	4413      	add	r3, r2
 8002390:	330c      	adds	r3, #12
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	2b01      	cmp	r3, #1
 8002396:	d122      	bne.n	80023de <cooperativeScheduler+0x6a>
 8002398:	4a18      	ldr	r2, [pc, #96]	@ (80023fc <cooperativeScheduler+0x88>)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	011b      	lsls	r3, r3, #4
 800239e:	4413      	add	r3, r2
 80023a0:	3308      	adds	r3, #8
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	4b14      	ldr	r3, [pc, #80]	@ (80023f8 <cooperativeScheduler+0x84>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d818      	bhi.n	80023de <cooperativeScheduler+0x6a>
			tasks[i].nextExec+=tasks[i].period;
 80023ac:	4a13      	ldr	r2, [pc, #76]	@ (80023fc <cooperativeScheduler+0x88>)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	011b      	lsls	r3, r3, #4
 80023b2:	4413      	add	r3, r2
 80023b4:	3308      	adds	r3, #8
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4910      	ldr	r1, [pc, #64]	@ (80023fc <cooperativeScheduler+0x88>)
 80023ba:	687a      	ldr	r2, [r7, #4]
 80023bc:	0112      	lsls	r2, r2, #4
 80023be:	440a      	add	r2, r1
 80023c0:	3204      	adds	r2, #4
 80023c2:	8812      	ldrh	r2, [r2, #0]
 80023c4:	441a      	add	r2, r3
 80023c6:	490d      	ldr	r1, [pc, #52]	@ (80023fc <cooperativeScheduler+0x88>)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	011b      	lsls	r3, r3, #4
 80023cc:	440b      	add	r3, r1
 80023ce:	3308      	adds	r3, #8
 80023d0:	601a      	str	r2, [r3, #0]
			tasks[i].taskFunction();
 80023d2:	4a0a      	ldr	r2, [pc, #40]	@ (80023fc <cooperativeScheduler+0x88>)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	011b      	lsls	r3, r3, #4
 80023d8:	4413      	add	r3, r2
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4798      	blx	r3
	for(int i=0;i<TASK_COUNT;i++){
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	3301      	adds	r3, #1
 80023e2:	607b      	str	r3, [r7, #4]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2b05      	cmp	r3, #5
 80023e8:	ddce      	ble.n	8002388 <cooperativeScheduler+0x14>
		}
	}
}
 80023ea:	bf00      	nop
 80023ec:	bf00      	nop
 80023ee:	3708      	adds	r7, #8
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	20000cdc 	.word	0x20000cdc
 80023f8:	20000370 	.word	0x20000370
 80023fc:	20000004 	.word	0x20000004

08002400 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002406:	f000 fb87 	bl	8002b18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800240a:	f000 f831 	bl	8002470 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800240e:	f000 f903 	bl	8002618 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8002412:	f000 f8d7 	bl	80025c4 <MX_USART1_UART_Init>
  MX_I2C2_Init();
 8002416:	f000 f871 	bl	80024fc <MX_I2C2_Init>
  MX_SPI1_Init();
 800241a:	f000 f89d 	bl	8002558 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  printf("-------Start------\r\n");
 800241e:	4811      	ldr	r0, [pc, #68]	@ (8002464 <main+0x64>)
 8002420:	f003 fdbc 	bl	8005f9c <puts>

//  uint32_t now=0, nextToggle=1000, nextUART=500, nextI2C=50;

  HAL_Delay(1000);
 8002424:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002428:	f000 fbd8 	bl	8002bdc <HAL_Delay>
  mpu_init();
 800242c:	f7ff f8de 	bl	80015ec <mpu_init>
  bmp_init();
 8002430:	f7ff f9fc 	bl	800182c <bmp_init>

  W25Q32_init();
 8002434:	f7fe ffdb 	bl	80013ee <W25Q32_init>

  //Winbond Flash ID check
  uint32_t flashID;
  flashID=W25Q32_ReadID();
 8002438:	f7fe ffe1 	bl	80013fe <W25Q32_ReadID>
 800243c:	6078      	str	r0, [r7, #4]
//  s = HAL_I2C_Mem_Read(&hi2c2, BMP_ADDRESS, 0xD0,
//                       I2C_MEMADD_SIZE_8BIT, &id, 1, 200);
//
//  printf("BMP probe: status=%d id=0x%02X\r\n", s, id);

  bmp_read_calib_data(&bmp_calib_data);
 800243e:	480a      	ldr	r0, [pc, #40]	@ (8002468 <main+0x68>)
 8002440:	f7ff fa2a 	bl	8001898 <bmp_read_calib_data>

  printf("Calibration values of BMP280-> T1=%u, P1=%u, P2=%d.......\r\n", bmp_calib_data.dig_T1, bmp_calib_data.dig_P1, bmp_calib_data.dig_P2);
 8002444:	4b08      	ldr	r3, [pc, #32]	@ (8002468 <main+0x68>)
 8002446:	881b      	ldrh	r3, [r3, #0]
 8002448:	4619      	mov	r1, r3
 800244a:	4b07      	ldr	r3, [pc, #28]	@ (8002468 <main+0x68>)
 800244c:	88db      	ldrh	r3, [r3, #6]
 800244e:	461a      	mov	r2, r3
 8002450:	4b05      	ldr	r3, [pc, #20]	@ (8002468 <main+0x68>)
 8002452:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002456:	4805      	ldr	r0, [pc, #20]	@ (800246c <main+0x6c>)
 8002458:	f003 fd38 	bl	8005ecc <iprintf>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  cooperativeScheduler();
 800245c:	f7ff ff8a 	bl	8002374 <cooperativeScheduler>
 8002460:	e7fc      	b.n	800245c <main+0x5c>
 8002462:	bf00      	nop
 8002464:	08007f70 	.word	0x08007f70
 8002468:	20000cac 	.word	0x20000cac
 800246c:	08007f84 	.word	0x08007f84

08002470 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b090      	sub	sp, #64	@ 0x40
 8002474:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002476:	f107 0318 	add.w	r3, r7, #24
 800247a:	2228      	movs	r2, #40	@ 0x28
 800247c:	2100      	movs	r1, #0
 800247e:	4618      	mov	r0, r3
 8002480:	f003 fe6c 	bl	800615c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002484:	1d3b      	adds	r3, r7, #4
 8002486:	2200      	movs	r2, #0
 8002488:	601a      	str	r2, [r3, #0]
 800248a:	605a      	str	r2, [r3, #4]
 800248c:	609a      	str	r2, [r3, #8]
 800248e:	60da      	str	r2, [r3, #12]
 8002490:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002492:	2301      	movs	r3, #1
 8002494:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002496:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800249a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800249c:	2300      	movs	r3, #0
 800249e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80024a0:	2301      	movs	r3, #1
 80024a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024a4:	2302      	movs	r3, #2
 80024a6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80024a8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80024ac:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80024ae:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80024b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024b4:	f107 0318 	add.w	r3, r7, #24
 80024b8:	4618      	mov	r0, r3
 80024ba:	f001 fed1 	bl	8004260 <HAL_RCC_OscConfig>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d001      	beq.n	80024c8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80024c4:	f000 f914 	bl	80026f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024c8:	230f      	movs	r3, #15
 80024ca:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024cc:	2302      	movs	r3, #2
 80024ce:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80024d0:	2380      	movs	r3, #128	@ 0x80
 80024d2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80024d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80024d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024da:	2300      	movs	r3, #0
 80024dc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80024de:	1d3b      	adds	r3, r7, #4
 80024e0:	2102      	movs	r1, #2
 80024e2:	4618      	mov	r0, r3
 80024e4:	f002 f93e 	bl	8004764 <HAL_RCC_ClockConfig>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80024ee:	f000 f8ff 	bl	80026f0 <Error_Handler>
  }
}
 80024f2:	bf00      	nop
 80024f4:	3740      	adds	r7, #64	@ 0x40
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
	...

080024fc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002500:	4b12      	ldr	r3, [pc, #72]	@ (800254c <MX_I2C2_Init+0x50>)
 8002502:	4a13      	ldr	r2, [pc, #76]	@ (8002550 <MX_I2C2_Init+0x54>)
 8002504:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002506:	4b11      	ldr	r3, [pc, #68]	@ (800254c <MX_I2C2_Init+0x50>)
 8002508:	4a12      	ldr	r2, [pc, #72]	@ (8002554 <MX_I2C2_Init+0x58>)
 800250a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800250c:	4b0f      	ldr	r3, [pc, #60]	@ (800254c <MX_I2C2_Init+0x50>)
 800250e:	2200      	movs	r2, #0
 8002510:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002512:	4b0e      	ldr	r3, [pc, #56]	@ (800254c <MX_I2C2_Init+0x50>)
 8002514:	2200      	movs	r2, #0
 8002516:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002518:	4b0c      	ldr	r3, [pc, #48]	@ (800254c <MX_I2C2_Init+0x50>)
 800251a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800251e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002520:	4b0a      	ldr	r3, [pc, #40]	@ (800254c <MX_I2C2_Init+0x50>)
 8002522:	2200      	movs	r2, #0
 8002524:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002526:	4b09      	ldr	r3, [pc, #36]	@ (800254c <MX_I2C2_Init+0x50>)
 8002528:	2200      	movs	r2, #0
 800252a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800252c:	4b07      	ldr	r3, [pc, #28]	@ (800254c <MX_I2C2_Init+0x50>)
 800252e:	2200      	movs	r2, #0
 8002530:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002532:	4b06      	ldr	r3, [pc, #24]	@ (800254c <MX_I2C2_Init+0x50>)
 8002534:	2200      	movs	r2, #0
 8002536:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002538:	4804      	ldr	r0, [pc, #16]	@ (800254c <MX_I2C2_Init+0x50>)
 800253a:	f000 fe1d 	bl	8003178 <HAL_I2C_Init>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d001      	beq.n	8002548 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002544:	f000 f8d4 	bl	80026f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002548:	bf00      	nop
 800254a:	bd80      	pop	{r7, pc}
 800254c:	2000027c 	.word	0x2000027c
 8002550:	40005800 	.word	0x40005800
 8002554:	000186a0 	.word	0x000186a0

08002558 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800255c:	4b17      	ldr	r3, [pc, #92]	@ (80025bc <MX_SPI1_Init+0x64>)
 800255e:	4a18      	ldr	r2, [pc, #96]	@ (80025c0 <MX_SPI1_Init+0x68>)
 8002560:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002562:	4b16      	ldr	r3, [pc, #88]	@ (80025bc <MX_SPI1_Init+0x64>)
 8002564:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002568:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800256a:	4b14      	ldr	r3, [pc, #80]	@ (80025bc <MX_SPI1_Init+0x64>)
 800256c:	2200      	movs	r2, #0
 800256e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002570:	4b12      	ldr	r3, [pc, #72]	@ (80025bc <MX_SPI1_Init+0x64>)
 8002572:	2200      	movs	r2, #0
 8002574:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002576:	4b11      	ldr	r3, [pc, #68]	@ (80025bc <MX_SPI1_Init+0x64>)
 8002578:	2200      	movs	r2, #0
 800257a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800257c:	4b0f      	ldr	r3, [pc, #60]	@ (80025bc <MX_SPI1_Init+0x64>)
 800257e:	2200      	movs	r2, #0
 8002580:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002582:	4b0e      	ldr	r3, [pc, #56]	@ (80025bc <MX_SPI1_Init+0x64>)
 8002584:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002588:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800258a:	4b0c      	ldr	r3, [pc, #48]	@ (80025bc <MX_SPI1_Init+0x64>)
 800258c:	2200      	movs	r2, #0
 800258e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002590:	4b0a      	ldr	r3, [pc, #40]	@ (80025bc <MX_SPI1_Init+0x64>)
 8002592:	2200      	movs	r2, #0
 8002594:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002596:	4b09      	ldr	r3, [pc, #36]	@ (80025bc <MX_SPI1_Init+0x64>)
 8002598:	2200      	movs	r2, #0
 800259a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800259c:	4b07      	ldr	r3, [pc, #28]	@ (80025bc <MX_SPI1_Init+0x64>)
 800259e:	2200      	movs	r2, #0
 80025a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80025a2:	4b06      	ldr	r3, [pc, #24]	@ (80025bc <MX_SPI1_Init+0x64>)
 80025a4:	220a      	movs	r2, #10
 80025a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80025a8:	4804      	ldr	r0, [pc, #16]	@ (80025bc <MX_SPI1_Init+0x64>)
 80025aa:	f002 fa69 	bl	8004a80 <HAL_SPI_Init>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d001      	beq.n	80025b8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80025b4:	f000 f89c 	bl	80026f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80025b8:	bf00      	nop
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	200002d0 	.word	0x200002d0
 80025c0:	40013000 	.word	0x40013000

080025c4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80025c8:	4b11      	ldr	r3, [pc, #68]	@ (8002610 <MX_USART1_UART_Init+0x4c>)
 80025ca:	4a12      	ldr	r2, [pc, #72]	@ (8002614 <MX_USART1_UART_Init+0x50>)
 80025cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80025ce:	4b10      	ldr	r3, [pc, #64]	@ (8002610 <MX_USART1_UART_Init+0x4c>)
 80025d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80025d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80025d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002610 <MX_USART1_UART_Init+0x4c>)
 80025d8:	2200      	movs	r2, #0
 80025da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80025dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002610 <MX_USART1_UART_Init+0x4c>)
 80025de:	2200      	movs	r2, #0
 80025e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80025e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002610 <MX_USART1_UART_Init+0x4c>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80025e8:	4b09      	ldr	r3, [pc, #36]	@ (8002610 <MX_USART1_UART_Init+0x4c>)
 80025ea:	220c      	movs	r2, #12
 80025ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025ee:	4b08      	ldr	r3, [pc, #32]	@ (8002610 <MX_USART1_UART_Init+0x4c>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80025f4:	4b06      	ldr	r3, [pc, #24]	@ (8002610 <MX_USART1_UART_Init+0x4c>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80025fa:	4805      	ldr	r0, [pc, #20]	@ (8002610 <MX_USART1_UART_Init+0x4c>)
 80025fc:	f002 fe6b 	bl	80052d6 <HAL_UART_Init>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002606:	f000 f873 	bl	80026f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800260a:	bf00      	nop
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	20000328 	.word	0x20000328
 8002614:	40013800 	.word	0x40013800

08002618 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b088      	sub	sp, #32
 800261c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800261e:	f107 0310 	add.w	r3, r7, #16
 8002622:	2200      	movs	r2, #0
 8002624:	601a      	str	r2, [r3, #0]
 8002626:	605a      	str	r2, [r3, #4]
 8002628:	609a      	str	r2, [r3, #8]
 800262a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800262c:	4b2d      	ldr	r3, [pc, #180]	@ (80026e4 <MX_GPIO_Init+0xcc>)
 800262e:	699b      	ldr	r3, [r3, #24]
 8002630:	4a2c      	ldr	r2, [pc, #176]	@ (80026e4 <MX_GPIO_Init+0xcc>)
 8002632:	f043 0310 	orr.w	r3, r3, #16
 8002636:	6193      	str	r3, [r2, #24]
 8002638:	4b2a      	ldr	r3, [pc, #168]	@ (80026e4 <MX_GPIO_Init+0xcc>)
 800263a:	699b      	ldr	r3, [r3, #24]
 800263c:	f003 0310 	and.w	r3, r3, #16
 8002640:	60fb      	str	r3, [r7, #12]
 8002642:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002644:	4b27      	ldr	r3, [pc, #156]	@ (80026e4 <MX_GPIO_Init+0xcc>)
 8002646:	699b      	ldr	r3, [r3, #24]
 8002648:	4a26      	ldr	r2, [pc, #152]	@ (80026e4 <MX_GPIO_Init+0xcc>)
 800264a:	f043 0320 	orr.w	r3, r3, #32
 800264e:	6193      	str	r3, [r2, #24]
 8002650:	4b24      	ldr	r3, [pc, #144]	@ (80026e4 <MX_GPIO_Init+0xcc>)
 8002652:	699b      	ldr	r3, [r3, #24]
 8002654:	f003 0320 	and.w	r3, r3, #32
 8002658:	60bb      	str	r3, [r7, #8]
 800265a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800265c:	4b21      	ldr	r3, [pc, #132]	@ (80026e4 <MX_GPIO_Init+0xcc>)
 800265e:	699b      	ldr	r3, [r3, #24]
 8002660:	4a20      	ldr	r2, [pc, #128]	@ (80026e4 <MX_GPIO_Init+0xcc>)
 8002662:	f043 0304 	orr.w	r3, r3, #4
 8002666:	6193      	str	r3, [r2, #24]
 8002668:	4b1e      	ldr	r3, [pc, #120]	@ (80026e4 <MX_GPIO_Init+0xcc>)
 800266a:	699b      	ldr	r3, [r3, #24]
 800266c:	f003 0304 	and.w	r3, r3, #4
 8002670:	607b      	str	r3, [r7, #4]
 8002672:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002674:	4b1b      	ldr	r3, [pc, #108]	@ (80026e4 <MX_GPIO_Init+0xcc>)
 8002676:	699b      	ldr	r3, [r3, #24]
 8002678:	4a1a      	ldr	r2, [pc, #104]	@ (80026e4 <MX_GPIO_Init+0xcc>)
 800267a:	f043 0308 	orr.w	r3, r3, #8
 800267e:	6193      	str	r3, [r2, #24]
 8002680:	4b18      	ldr	r3, [pc, #96]	@ (80026e4 <MX_GPIO_Init+0xcc>)
 8002682:	699b      	ldr	r3, [r3, #24]
 8002684:	f003 0308 	and.w	r3, r3, #8
 8002688:	603b      	str	r3, [r7, #0]
 800268a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800268c:	2201      	movs	r2, #1
 800268e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002692:	4815      	ldr	r0, [pc, #84]	@ (80026e8 <MX_GPIO_Init+0xd0>)
 8002694:	f000 fd58 	bl	8003148 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8002698:	2201      	movs	r2, #1
 800269a:	2110      	movs	r1, #16
 800269c:	4813      	ldr	r0, [pc, #76]	@ (80026ec <MX_GPIO_Init+0xd4>)
 800269e:	f000 fd53 	bl	8003148 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80026a2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80026a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80026a8:	2311      	movs	r3, #17
 80026aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ac:	2300      	movs	r3, #0
 80026ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026b0:	2302      	movs	r3, #2
 80026b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80026b4:	f107 0310 	add.w	r3, r7, #16
 80026b8:	4619      	mov	r1, r3
 80026ba:	480b      	ldr	r0, [pc, #44]	@ (80026e8 <MX_GPIO_Init+0xd0>)
 80026bc:	f000 fbc0 	bl	8002e40 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 80026c0:	2310      	movs	r3, #16
 80026c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80026c4:	2311      	movs	r3, #17
 80026c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c8:	2300      	movs	r3, #0
 80026ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026cc:	2302      	movs	r3, #2
 80026ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 80026d0:	f107 0310 	add.w	r3, r7, #16
 80026d4:	4619      	mov	r1, r3
 80026d6:	4805      	ldr	r0, [pc, #20]	@ (80026ec <MX_GPIO_Init+0xd4>)
 80026d8:	f000 fbb2 	bl	8002e40 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80026dc:	bf00      	nop
 80026de:	3720      	adds	r7, #32
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	40021000 	.word	0x40021000
 80026e8:	40011000 	.word	0x40011000
 80026ec:	40010800 	.word	0x40010800

080026f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026f0:	b480      	push	{r7}
 80026f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80026f4:	b672      	cpsid	i
}
 80026f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80026f8:	bf00      	nop
 80026fa:	e7fd      	b.n	80026f8 <Error_Handler+0x8>

080026fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b085      	sub	sp, #20
 8002700:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002702:	4b15      	ldr	r3, [pc, #84]	@ (8002758 <HAL_MspInit+0x5c>)
 8002704:	699b      	ldr	r3, [r3, #24]
 8002706:	4a14      	ldr	r2, [pc, #80]	@ (8002758 <HAL_MspInit+0x5c>)
 8002708:	f043 0301 	orr.w	r3, r3, #1
 800270c:	6193      	str	r3, [r2, #24]
 800270e:	4b12      	ldr	r3, [pc, #72]	@ (8002758 <HAL_MspInit+0x5c>)
 8002710:	699b      	ldr	r3, [r3, #24]
 8002712:	f003 0301 	and.w	r3, r3, #1
 8002716:	60bb      	str	r3, [r7, #8]
 8002718:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800271a:	4b0f      	ldr	r3, [pc, #60]	@ (8002758 <HAL_MspInit+0x5c>)
 800271c:	69db      	ldr	r3, [r3, #28]
 800271e:	4a0e      	ldr	r2, [pc, #56]	@ (8002758 <HAL_MspInit+0x5c>)
 8002720:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002724:	61d3      	str	r3, [r2, #28]
 8002726:	4b0c      	ldr	r3, [pc, #48]	@ (8002758 <HAL_MspInit+0x5c>)
 8002728:	69db      	ldr	r3, [r3, #28]
 800272a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800272e:	607b      	str	r3, [r7, #4]
 8002730:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002732:	4b0a      	ldr	r3, [pc, #40]	@ (800275c <HAL_MspInit+0x60>)
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	60fb      	str	r3, [r7, #12]
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800273e:	60fb      	str	r3, [r7, #12]
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002746:	60fb      	str	r3, [r7, #12]
 8002748:	4a04      	ldr	r2, [pc, #16]	@ (800275c <HAL_MspInit+0x60>)
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800274e:	bf00      	nop
 8002750:	3714      	adds	r7, #20
 8002752:	46bd      	mov	sp, r7
 8002754:	bc80      	pop	{r7}
 8002756:	4770      	bx	lr
 8002758:	40021000 	.word	0x40021000
 800275c:	40010000 	.word	0x40010000

08002760 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b088      	sub	sp, #32
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002768:	f107 0310 	add.w	r3, r7, #16
 800276c:	2200      	movs	r2, #0
 800276e:	601a      	str	r2, [r3, #0]
 8002770:	605a      	str	r2, [r3, #4]
 8002772:	609a      	str	r2, [r3, #8]
 8002774:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a16      	ldr	r2, [pc, #88]	@ (80027d4 <HAL_I2C_MspInit+0x74>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d124      	bne.n	80027ca <HAL_I2C_MspInit+0x6a>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002780:	4b15      	ldr	r3, [pc, #84]	@ (80027d8 <HAL_I2C_MspInit+0x78>)
 8002782:	699b      	ldr	r3, [r3, #24]
 8002784:	4a14      	ldr	r2, [pc, #80]	@ (80027d8 <HAL_I2C_MspInit+0x78>)
 8002786:	f043 0308 	orr.w	r3, r3, #8
 800278a:	6193      	str	r3, [r2, #24]
 800278c:	4b12      	ldr	r3, [pc, #72]	@ (80027d8 <HAL_I2C_MspInit+0x78>)
 800278e:	699b      	ldr	r3, [r3, #24]
 8002790:	f003 0308 	and.w	r3, r3, #8
 8002794:	60fb      	str	r3, [r7, #12]
 8002796:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002798:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800279c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800279e:	2312      	movs	r3, #18
 80027a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027a2:	2303      	movs	r3, #3
 80027a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027a6:	f107 0310 	add.w	r3, r7, #16
 80027aa:	4619      	mov	r1, r3
 80027ac:	480b      	ldr	r0, [pc, #44]	@ (80027dc <HAL_I2C_MspInit+0x7c>)
 80027ae:	f000 fb47 	bl	8002e40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80027b2:	4b09      	ldr	r3, [pc, #36]	@ (80027d8 <HAL_I2C_MspInit+0x78>)
 80027b4:	69db      	ldr	r3, [r3, #28]
 80027b6:	4a08      	ldr	r2, [pc, #32]	@ (80027d8 <HAL_I2C_MspInit+0x78>)
 80027b8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80027bc:	61d3      	str	r3, [r2, #28]
 80027be:	4b06      	ldr	r3, [pc, #24]	@ (80027d8 <HAL_I2C_MspInit+0x78>)
 80027c0:	69db      	ldr	r3, [r3, #28]
 80027c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027c6:	60bb      	str	r3, [r7, #8]
 80027c8:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80027ca:	bf00      	nop
 80027cc:	3720      	adds	r7, #32
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	40005800 	.word	0x40005800
 80027d8:	40021000 	.word	0x40021000
 80027dc:	40010c00 	.word	0x40010c00

080027e0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b088      	sub	sp, #32
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e8:	f107 0310 	add.w	r3, r7, #16
 80027ec:	2200      	movs	r2, #0
 80027ee:	601a      	str	r2, [r3, #0]
 80027f0:	605a      	str	r2, [r3, #4]
 80027f2:	609a      	str	r2, [r3, #8]
 80027f4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a1b      	ldr	r2, [pc, #108]	@ (8002868 <HAL_SPI_MspInit+0x88>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d12f      	bne.n	8002860 <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002800:	4b1a      	ldr	r3, [pc, #104]	@ (800286c <HAL_SPI_MspInit+0x8c>)
 8002802:	699b      	ldr	r3, [r3, #24]
 8002804:	4a19      	ldr	r2, [pc, #100]	@ (800286c <HAL_SPI_MspInit+0x8c>)
 8002806:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800280a:	6193      	str	r3, [r2, #24]
 800280c:	4b17      	ldr	r3, [pc, #92]	@ (800286c <HAL_SPI_MspInit+0x8c>)
 800280e:	699b      	ldr	r3, [r3, #24]
 8002810:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002814:	60fb      	str	r3, [r7, #12]
 8002816:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002818:	4b14      	ldr	r3, [pc, #80]	@ (800286c <HAL_SPI_MspInit+0x8c>)
 800281a:	699b      	ldr	r3, [r3, #24]
 800281c:	4a13      	ldr	r2, [pc, #76]	@ (800286c <HAL_SPI_MspInit+0x8c>)
 800281e:	f043 0304 	orr.w	r3, r3, #4
 8002822:	6193      	str	r3, [r2, #24]
 8002824:	4b11      	ldr	r3, [pc, #68]	@ (800286c <HAL_SPI_MspInit+0x8c>)
 8002826:	699b      	ldr	r3, [r3, #24]
 8002828:	f003 0304 	and.w	r3, r3, #4
 800282c:	60bb      	str	r3, [r7, #8]
 800282e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002830:	23a0      	movs	r3, #160	@ 0xa0
 8002832:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002834:	2302      	movs	r3, #2
 8002836:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002838:	2303      	movs	r3, #3
 800283a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800283c:	f107 0310 	add.w	r3, r7, #16
 8002840:	4619      	mov	r1, r3
 8002842:	480b      	ldr	r0, [pc, #44]	@ (8002870 <HAL_SPI_MspInit+0x90>)
 8002844:	f000 fafc 	bl	8002e40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002848:	2340      	movs	r3, #64	@ 0x40
 800284a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800284c:	2300      	movs	r3, #0
 800284e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002850:	2300      	movs	r3, #0
 8002852:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002854:	f107 0310 	add.w	r3, r7, #16
 8002858:	4619      	mov	r1, r3
 800285a:	4805      	ldr	r0, [pc, #20]	@ (8002870 <HAL_SPI_MspInit+0x90>)
 800285c:	f000 faf0 	bl	8002e40 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002860:	bf00      	nop
 8002862:	3720      	adds	r7, #32
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	40013000 	.word	0x40013000
 800286c:	40021000 	.word	0x40021000
 8002870:	40010800 	.word	0x40010800

08002874 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b088      	sub	sp, #32
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800287c:	f107 0310 	add.w	r3, r7, #16
 8002880:	2200      	movs	r2, #0
 8002882:	601a      	str	r2, [r3, #0]
 8002884:	605a      	str	r2, [r3, #4]
 8002886:	609a      	str	r2, [r3, #8]
 8002888:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a20      	ldr	r2, [pc, #128]	@ (8002910 <HAL_UART_MspInit+0x9c>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d139      	bne.n	8002908 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002894:	4b1f      	ldr	r3, [pc, #124]	@ (8002914 <HAL_UART_MspInit+0xa0>)
 8002896:	699b      	ldr	r3, [r3, #24]
 8002898:	4a1e      	ldr	r2, [pc, #120]	@ (8002914 <HAL_UART_MspInit+0xa0>)
 800289a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800289e:	6193      	str	r3, [r2, #24]
 80028a0:	4b1c      	ldr	r3, [pc, #112]	@ (8002914 <HAL_UART_MspInit+0xa0>)
 80028a2:	699b      	ldr	r3, [r3, #24]
 80028a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028a8:	60fb      	str	r3, [r7, #12]
 80028aa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ac:	4b19      	ldr	r3, [pc, #100]	@ (8002914 <HAL_UART_MspInit+0xa0>)
 80028ae:	699b      	ldr	r3, [r3, #24]
 80028b0:	4a18      	ldr	r2, [pc, #96]	@ (8002914 <HAL_UART_MspInit+0xa0>)
 80028b2:	f043 0304 	orr.w	r3, r3, #4
 80028b6:	6193      	str	r3, [r2, #24]
 80028b8:	4b16      	ldr	r3, [pc, #88]	@ (8002914 <HAL_UART_MspInit+0xa0>)
 80028ba:	699b      	ldr	r3, [r3, #24]
 80028bc:	f003 0304 	and.w	r3, r3, #4
 80028c0:	60bb      	str	r3, [r7, #8]
 80028c2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80028c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80028c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ca:	2302      	movs	r3, #2
 80028cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028ce:	2303      	movs	r3, #3
 80028d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028d2:	f107 0310 	add.w	r3, r7, #16
 80028d6:	4619      	mov	r1, r3
 80028d8:	480f      	ldr	r0, [pc, #60]	@ (8002918 <HAL_UART_MspInit+0xa4>)
 80028da:	f000 fab1 	bl	8002e40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80028de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80028e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028e4:	2300      	movs	r3, #0
 80028e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e8:	2300      	movs	r3, #0
 80028ea:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028ec:	f107 0310 	add.w	r3, r7, #16
 80028f0:	4619      	mov	r1, r3
 80028f2:	4809      	ldr	r0, [pc, #36]	@ (8002918 <HAL_UART_MspInit+0xa4>)
 80028f4:	f000 faa4 	bl	8002e40 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80028f8:	2200      	movs	r2, #0
 80028fa:	2100      	movs	r1, #0
 80028fc:	2025      	movs	r0, #37	@ 0x25
 80028fe:	f000 fa68 	bl	8002dd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002902:	2025      	movs	r0, #37	@ 0x25
 8002904:	f000 fa81 	bl	8002e0a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002908:	bf00      	nop
 800290a:	3720      	adds	r7, #32
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	40013800 	.word	0x40013800
 8002914:	40021000 	.word	0x40021000
 8002918:	40010800 	.word	0x40010800

0800291c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002920:	bf00      	nop
 8002922:	e7fd      	b.n	8002920 <NMI_Handler+0x4>

08002924 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002924:	b480      	push	{r7}
 8002926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002928:	bf00      	nop
 800292a:	e7fd      	b.n	8002928 <HardFault_Handler+0x4>

0800292c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800292c:	b480      	push	{r7}
 800292e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002930:	bf00      	nop
 8002932:	e7fd      	b.n	8002930 <MemManage_Handler+0x4>

08002934 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002934:	b480      	push	{r7}
 8002936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002938:	bf00      	nop
 800293a:	e7fd      	b.n	8002938 <BusFault_Handler+0x4>

0800293c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002940:	bf00      	nop
 8002942:	e7fd      	b.n	8002940 <UsageFault_Handler+0x4>

08002944 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002948:	bf00      	nop
 800294a:	46bd      	mov	sp, r7
 800294c:	bc80      	pop	{r7}
 800294e:	4770      	bx	lr

08002950 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002950:	b480      	push	{r7}
 8002952:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002954:	bf00      	nop
 8002956:	46bd      	mov	sp, r7
 8002958:	bc80      	pop	{r7}
 800295a:	4770      	bx	lr

0800295c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002960:	bf00      	nop
 8002962:	46bd      	mov	sp, r7
 8002964:	bc80      	pop	{r7}
 8002966:	4770      	bx	lr

08002968 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800296c:	f000 f91a 	bl	8002ba4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002970:	bf00      	nop
 8002972:	bd80      	pop	{r7, pc}

08002974 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0
  return 1;
 8002978:	2301      	movs	r3, #1
}
 800297a:	4618      	mov	r0, r3
 800297c:	46bd      	mov	sp, r7
 800297e:	bc80      	pop	{r7}
 8002980:	4770      	bx	lr

08002982 <_kill>:

int _kill(int pid, int sig)
{
 8002982:	b580      	push	{r7, lr}
 8002984:	b082      	sub	sp, #8
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]
 800298a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800298c:	f003 fc38 	bl	8006200 <__errno>
 8002990:	4603      	mov	r3, r0
 8002992:	2216      	movs	r2, #22
 8002994:	601a      	str	r2, [r3, #0]
  return -1;
 8002996:	f04f 33ff 	mov.w	r3, #4294967295
}
 800299a:	4618      	mov	r0, r3
 800299c:	3708      	adds	r7, #8
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}

080029a2 <_exit>:

void _exit (int status)
{
 80029a2:	b580      	push	{r7, lr}
 80029a4:	b082      	sub	sp, #8
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80029aa:	f04f 31ff 	mov.w	r1, #4294967295
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f7ff ffe7 	bl	8002982 <_kill>
  while (1) {}    /* Make sure we hang here */
 80029b4:	bf00      	nop
 80029b6:	e7fd      	b.n	80029b4 <_exit+0x12>

080029b8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b086      	sub	sp, #24
 80029bc:	af00      	add	r7, sp, #0
 80029be:	60f8      	str	r0, [r7, #12]
 80029c0:	60b9      	str	r1, [r7, #8]
 80029c2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029c4:	2300      	movs	r3, #0
 80029c6:	617b      	str	r3, [r7, #20]
 80029c8:	e00a      	b.n	80029e0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80029ca:	f3af 8000 	nop.w
 80029ce:	4601      	mov	r1, r0
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	1c5a      	adds	r2, r3, #1
 80029d4:	60ba      	str	r2, [r7, #8]
 80029d6:	b2ca      	uxtb	r2, r1
 80029d8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	3301      	adds	r3, #1
 80029de:	617b      	str	r3, [r7, #20]
 80029e0:	697a      	ldr	r2, [r7, #20]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	429a      	cmp	r2, r3
 80029e6:	dbf0      	blt.n	80029ca <_read+0x12>
  }

  return len;
 80029e8:	687b      	ldr	r3, [r7, #4]
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3718      	adds	r7, #24
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}

080029f2 <_close>:
  }
  return len;
}

int _close(int file)
{
 80029f2:	b480      	push	{r7}
 80029f4:	b083      	sub	sp, #12
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80029fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bc80      	pop	{r7}
 8002a06:	4770      	bx	lr

08002a08 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
 8002a10:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002a18:	605a      	str	r2, [r3, #4]
  return 0;
 8002a1a:	2300      	movs	r3, #0
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	370c      	adds	r7, #12
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bc80      	pop	{r7}
 8002a24:	4770      	bx	lr

08002a26 <_isatty>:

int _isatty(int file)
{
 8002a26:	b480      	push	{r7}
 8002a28:	b083      	sub	sp, #12
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002a2e:	2301      	movs	r3, #1
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	370c      	adds	r7, #12
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bc80      	pop	{r7}
 8002a38:	4770      	bx	lr

08002a3a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a3a:	b480      	push	{r7}
 8002a3c:	b085      	sub	sp, #20
 8002a3e:	af00      	add	r7, sp, #0
 8002a40:	60f8      	str	r0, [r7, #12]
 8002a42:	60b9      	str	r1, [r7, #8]
 8002a44:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002a46:	2300      	movs	r3, #0
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	3714      	adds	r7, #20
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bc80      	pop	{r7}
 8002a50:	4770      	bx	lr
	...

08002a54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b086      	sub	sp, #24
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a5c:	4a14      	ldr	r2, [pc, #80]	@ (8002ab0 <_sbrk+0x5c>)
 8002a5e:	4b15      	ldr	r3, [pc, #84]	@ (8002ab4 <_sbrk+0x60>)
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a68:	4b13      	ldr	r3, [pc, #76]	@ (8002ab8 <_sbrk+0x64>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d102      	bne.n	8002a76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a70:	4b11      	ldr	r3, [pc, #68]	@ (8002ab8 <_sbrk+0x64>)
 8002a72:	4a12      	ldr	r2, [pc, #72]	@ (8002abc <_sbrk+0x68>)
 8002a74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a76:	4b10      	ldr	r3, [pc, #64]	@ (8002ab8 <_sbrk+0x64>)
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	4413      	add	r3, r2
 8002a7e:	693a      	ldr	r2, [r7, #16]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d207      	bcs.n	8002a94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a84:	f003 fbbc 	bl	8006200 <__errno>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	220c      	movs	r2, #12
 8002a8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a8e:	f04f 33ff 	mov.w	r3, #4294967295
 8002a92:	e009      	b.n	8002aa8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a94:	4b08      	ldr	r3, [pc, #32]	@ (8002ab8 <_sbrk+0x64>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a9a:	4b07      	ldr	r3, [pc, #28]	@ (8002ab8 <_sbrk+0x64>)
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	4413      	add	r3, r2
 8002aa2:	4a05      	ldr	r2, [pc, #20]	@ (8002ab8 <_sbrk+0x64>)
 8002aa4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3718      	adds	r7, #24
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	20005000 	.word	0x20005000
 8002ab4:	00000400 	.word	0x00000400
 8002ab8:	20000cd8 	.word	0x20000cd8
 8002abc:	20000e30 	.word	0x20000e30

08002ac0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ac4:	bf00      	nop
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bc80      	pop	{r7}
 8002aca:	4770      	bx	lr

08002acc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002acc:	f7ff fff8 	bl	8002ac0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ad0:	480b      	ldr	r0, [pc, #44]	@ (8002b00 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002ad2:	490c      	ldr	r1, [pc, #48]	@ (8002b04 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002ad4:	4a0c      	ldr	r2, [pc, #48]	@ (8002b08 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002ad6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ad8:	e002      	b.n	8002ae0 <LoopCopyDataInit>

08002ada <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ada:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002adc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ade:	3304      	adds	r3, #4

08002ae0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ae0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ae2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ae4:	d3f9      	bcc.n	8002ada <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ae6:	4a09      	ldr	r2, [pc, #36]	@ (8002b0c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002ae8:	4c09      	ldr	r4, [pc, #36]	@ (8002b10 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002aea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002aec:	e001      	b.n	8002af2 <LoopFillZerobss>

08002aee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002aee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002af0:	3204      	adds	r2, #4

08002af2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002af2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002af4:	d3fb      	bcc.n	8002aee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002af6:	f003 fb89 	bl	800620c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002afa:	f7ff fc81 	bl	8002400 <main>
  bx lr
 8002afe:	4770      	bx	lr
  ldr r0, =_sdata
 8002b00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b04:	20000238 	.word	0x20000238
  ldr r2, =_sidata
 8002b08:	0800836c 	.word	0x0800836c
  ldr r2, =_sbss
 8002b0c:	20000238 	.word	0x20000238
  ldr r4, =_ebss
 8002b10:	20000e2c 	.word	0x20000e2c

08002b14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002b14:	e7fe      	b.n	8002b14 <ADC1_2_IRQHandler>
	...

08002b18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b1c:	4b08      	ldr	r3, [pc, #32]	@ (8002b40 <HAL_Init+0x28>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a07      	ldr	r2, [pc, #28]	@ (8002b40 <HAL_Init+0x28>)
 8002b22:	f043 0310 	orr.w	r3, r3, #16
 8002b26:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b28:	2003      	movs	r0, #3
 8002b2a:	f000 f947 	bl	8002dbc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b2e:	200f      	movs	r0, #15
 8002b30:	f000 f808 	bl	8002b44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b34:	f7ff fde2 	bl	80026fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b38:	2300      	movs	r3, #0
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	40022000 	.word	0x40022000

08002b44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b082      	sub	sp, #8
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b4c:	4b12      	ldr	r3, [pc, #72]	@ (8002b98 <HAL_InitTick+0x54>)
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	4b12      	ldr	r3, [pc, #72]	@ (8002b9c <HAL_InitTick+0x58>)
 8002b52:	781b      	ldrb	r3, [r3, #0]
 8002b54:	4619      	mov	r1, r3
 8002b56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b62:	4618      	mov	r0, r3
 8002b64:	f000 f95f 	bl	8002e26 <HAL_SYSTICK_Config>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d001      	beq.n	8002b72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e00e      	b.n	8002b90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2b0f      	cmp	r3, #15
 8002b76:	d80a      	bhi.n	8002b8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b78:	2200      	movs	r2, #0
 8002b7a:	6879      	ldr	r1, [r7, #4]
 8002b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b80:	f000 f927 	bl	8002dd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b84:	4a06      	ldr	r2, [pc, #24]	@ (8002ba0 <HAL_InitTick+0x5c>)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	e000      	b.n	8002b90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	3708      	adds	r7, #8
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}
 8002b98:	20000064 	.word	0x20000064
 8002b9c:	2000006c 	.word	0x2000006c
 8002ba0:	20000068 	.word	0x20000068

08002ba4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ba8:	4b05      	ldr	r3, [pc, #20]	@ (8002bc0 <HAL_IncTick+0x1c>)
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	461a      	mov	r2, r3
 8002bae:	4b05      	ldr	r3, [pc, #20]	@ (8002bc4 <HAL_IncTick+0x20>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4413      	add	r3, r2
 8002bb4:	4a03      	ldr	r2, [pc, #12]	@ (8002bc4 <HAL_IncTick+0x20>)
 8002bb6:	6013      	str	r3, [r2, #0]
}
 8002bb8:	bf00      	nop
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bc80      	pop	{r7}
 8002bbe:	4770      	bx	lr
 8002bc0:	2000006c 	.word	0x2000006c
 8002bc4:	20000cdc 	.word	0x20000cdc

08002bc8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	af00      	add	r7, sp, #0
  return uwTick;
 8002bcc:	4b02      	ldr	r3, [pc, #8]	@ (8002bd8 <HAL_GetTick+0x10>)
 8002bce:	681b      	ldr	r3, [r3, #0]
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bc80      	pop	{r7}
 8002bd6:	4770      	bx	lr
 8002bd8:	20000cdc 	.word	0x20000cdc

08002bdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b084      	sub	sp, #16
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002be4:	f7ff fff0 	bl	8002bc8 <HAL_GetTick>
 8002be8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bf4:	d005      	beq.n	8002c02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002bf6:	4b0a      	ldr	r3, [pc, #40]	@ (8002c20 <HAL_Delay+0x44>)
 8002bf8:	781b      	ldrb	r3, [r3, #0]
 8002bfa:	461a      	mov	r2, r3
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	4413      	add	r3, r2
 8002c00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002c02:	bf00      	nop
 8002c04:	f7ff ffe0 	bl	8002bc8 <HAL_GetTick>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	68fa      	ldr	r2, [r7, #12]
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d8f7      	bhi.n	8002c04 <HAL_Delay+0x28>
  {
  }
}
 8002c14:	bf00      	nop
 8002c16:	bf00      	nop
 8002c18:	3710      	adds	r7, #16
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	2000006c 	.word	0x2000006c

08002c24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b085      	sub	sp, #20
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	f003 0307 	and.w	r3, r3, #7
 8002c32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c34:	4b0c      	ldr	r3, [pc, #48]	@ (8002c68 <__NVIC_SetPriorityGrouping+0x44>)
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c3a:	68ba      	ldr	r2, [r7, #8]
 8002c3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c40:	4013      	ands	r3, r2
 8002c42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c56:	4a04      	ldr	r2, [pc, #16]	@ (8002c68 <__NVIC_SetPriorityGrouping+0x44>)
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	60d3      	str	r3, [r2, #12]
}
 8002c5c:	bf00      	nop
 8002c5e:	3714      	adds	r7, #20
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bc80      	pop	{r7}
 8002c64:	4770      	bx	lr
 8002c66:	bf00      	nop
 8002c68:	e000ed00 	.word	0xe000ed00

08002c6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c70:	4b04      	ldr	r3, [pc, #16]	@ (8002c84 <__NVIC_GetPriorityGrouping+0x18>)
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	0a1b      	lsrs	r3, r3, #8
 8002c76:	f003 0307 	and.w	r3, r3, #7
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bc80      	pop	{r7}
 8002c80:	4770      	bx	lr
 8002c82:	bf00      	nop
 8002c84:	e000ed00 	.word	0xe000ed00

08002c88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b083      	sub	sp, #12
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	4603      	mov	r3, r0
 8002c90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	db0b      	blt.n	8002cb2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c9a:	79fb      	ldrb	r3, [r7, #7]
 8002c9c:	f003 021f 	and.w	r2, r3, #31
 8002ca0:	4906      	ldr	r1, [pc, #24]	@ (8002cbc <__NVIC_EnableIRQ+0x34>)
 8002ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ca6:	095b      	lsrs	r3, r3, #5
 8002ca8:	2001      	movs	r0, #1
 8002caa:	fa00 f202 	lsl.w	r2, r0, r2
 8002cae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002cb2:	bf00      	nop
 8002cb4:	370c      	adds	r7, #12
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bc80      	pop	{r7}
 8002cba:	4770      	bx	lr
 8002cbc:	e000e100 	.word	0xe000e100

08002cc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b083      	sub	sp, #12
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	6039      	str	r1, [r7, #0]
 8002cca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ccc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	db0a      	blt.n	8002cea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	b2da      	uxtb	r2, r3
 8002cd8:	490c      	ldr	r1, [pc, #48]	@ (8002d0c <__NVIC_SetPriority+0x4c>)
 8002cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cde:	0112      	lsls	r2, r2, #4
 8002ce0:	b2d2      	uxtb	r2, r2
 8002ce2:	440b      	add	r3, r1
 8002ce4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ce8:	e00a      	b.n	8002d00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	b2da      	uxtb	r2, r3
 8002cee:	4908      	ldr	r1, [pc, #32]	@ (8002d10 <__NVIC_SetPriority+0x50>)
 8002cf0:	79fb      	ldrb	r3, [r7, #7]
 8002cf2:	f003 030f 	and.w	r3, r3, #15
 8002cf6:	3b04      	subs	r3, #4
 8002cf8:	0112      	lsls	r2, r2, #4
 8002cfa:	b2d2      	uxtb	r2, r2
 8002cfc:	440b      	add	r3, r1
 8002cfe:	761a      	strb	r2, [r3, #24]
}
 8002d00:	bf00      	nop
 8002d02:	370c      	adds	r7, #12
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bc80      	pop	{r7}
 8002d08:	4770      	bx	lr
 8002d0a:	bf00      	nop
 8002d0c:	e000e100 	.word	0xe000e100
 8002d10:	e000ed00 	.word	0xe000ed00

08002d14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b089      	sub	sp, #36	@ 0x24
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	60f8      	str	r0, [r7, #12]
 8002d1c:	60b9      	str	r1, [r7, #8]
 8002d1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	f003 0307 	and.w	r3, r3, #7
 8002d26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d28:	69fb      	ldr	r3, [r7, #28]
 8002d2a:	f1c3 0307 	rsb	r3, r3, #7
 8002d2e:	2b04      	cmp	r3, #4
 8002d30:	bf28      	it	cs
 8002d32:	2304      	movcs	r3, #4
 8002d34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	3304      	adds	r3, #4
 8002d3a:	2b06      	cmp	r3, #6
 8002d3c:	d902      	bls.n	8002d44 <NVIC_EncodePriority+0x30>
 8002d3e:	69fb      	ldr	r3, [r7, #28]
 8002d40:	3b03      	subs	r3, #3
 8002d42:	e000      	b.n	8002d46 <NVIC_EncodePriority+0x32>
 8002d44:	2300      	movs	r3, #0
 8002d46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d48:	f04f 32ff 	mov.w	r2, #4294967295
 8002d4c:	69bb      	ldr	r3, [r7, #24]
 8002d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d52:	43da      	mvns	r2, r3
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	401a      	ands	r2, r3
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d5c:	f04f 31ff 	mov.w	r1, #4294967295
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	fa01 f303 	lsl.w	r3, r1, r3
 8002d66:	43d9      	mvns	r1, r3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d6c:	4313      	orrs	r3, r2
         );
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3724      	adds	r7, #36	@ 0x24
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bc80      	pop	{r7}
 8002d76:	4770      	bx	lr

08002d78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	3b01      	subs	r3, #1
 8002d84:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d88:	d301      	bcc.n	8002d8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e00f      	b.n	8002dae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d8e:	4a0a      	ldr	r2, [pc, #40]	@ (8002db8 <SysTick_Config+0x40>)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	3b01      	subs	r3, #1
 8002d94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d96:	210f      	movs	r1, #15
 8002d98:	f04f 30ff 	mov.w	r0, #4294967295
 8002d9c:	f7ff ff90 	bl	8002cc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002da0:	4b05      	ldr	r3, [pc, #20]	@ (8002db8 <SysTick_Config+0x40>)
 8002da2:	2200      	movs	r2, #0
 8002da4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002da6:	4b04      	ldr	r3, [pc, #16]	@ (8002db8 <SysTick_Config+0x40>)
 8002da8:	2207      	movs	r2, #7
 8002daa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002dac:	2300      	movs	r3, #0
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3708      	adds	r7, #8
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	e000e010 	.word	0xe000e010

08002dbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b082      	sub	sp, #8
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002dc4:	6878      	ldr	r0, [r7, #4]
 8002dc6:	f7ff ff2d 	bl	8002c24 <__NVIC_SetPriorityGrouping>
}
 8002dca:	bf00      	nop
 8002dcc:	3708      	adds	r7, #8
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}

08002dd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002dd2:	b580      	push	{r7, lr}
 8002dd4:	b086      	sub	sp, #24
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	4603      	mov	r3, r0
 8002dda:	60b9      	str	r1, [r7, #8]
 8002ddc:	607a      	str	r2, [r7, #4]
 8002dde:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002de0:	2300      	movs	r3, #0
 8002de2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002de4:	f7ff ff42 	bl	8002c6c <__NVIC_GetPriorityGrouping>
 8002de8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	68b9      	ldr	r1, [r7, #8]
 8002dee:	6978      	ldr	r0, [r7, #20]
 8002df0:	f7ff ff90 	bl	8002d14 <NVIC_EncodePriority>
 8002df4:	4602      	mov	r2, r0
 8002df6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dfa:	4611      	mov	r1, r2
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f7ff ff5f 	bl	8002cc0 <__NVIC_SetPriority>
}
 8002e02:	bf00      	nop
 8002e04:	3718      	adds	r7, #24
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}

08002e0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e0a:	b580      	push	{r7, lr}
 8002e0c:	b082      	sub	sp, #8
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	4603      	mov	r3, r0
 8002e12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7ff ff35 	bl	8002c88 <__NVIC_EnableIRQ>
}
 8002e1e:	bf00      	nop
 8002e20:	3708      	adds	r7, #8
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}

08002e26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e26:	b580      	push	{r7, lr}
 8002e28:	b082      	sub	sp, #8
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f7ff ffa2 	bl	8002d78 <SysTick_Config>
 8002e34:	4603      	mov	r3, r0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3708      	adds	r7, #8
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
	...

08002e40 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b08b      	sub	sp, #44	@ 0x2c
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e52:	e169      	b.n	8003128 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002e54:	2201      	movs	r2, #1
 8002e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e58:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	69fa      	ldr	r2, [r7, #28]
 8002e64:	4013      	ands	r3, r2
 8002e66:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002e68:	69ba      	ldr	r2, [r7, #24]
 8002e6a:	69fb      	ldr	r3, [r7, #28]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	f040 8158 	bne.w	8003122 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	4a9a      	ldr	r2, [pc, #616]	@ (80030e0 <HAL_GPIO_Init+0x2a0>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d05e      	beq.n	8002f3a <HAL_GPIO_Init+0xfa>
 8002e7c:	4a98      	ldr	r2, [pc, #608]	@ (80030e0 <HAL_GPIO_Init+0x2a0>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d875      	bhi.n	8002f6e <HAL_GPIO_Init+0x12e>
 8002e82:	4a98      	ldr	r2, [pc, #608]	@ (80030e4 <HAL_GPIO_Init+0x2a4>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d058      	beq.n	8002f3a <HAL_GPIO_Init+0xfa>
 8002e88:	4a96      	ldr	r2, [pc, #600]	@ (80030e4 <HAL_GPIO_Init+0x2a4>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d86f      	bhi.n	8002f6e <HAL_GPIO_Init+0x12e>
 8002e8e:	4a96      	ldr	r2, [pc, #600]	@ (80030e8 <HAL_GPIO_Init+0x2a8>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d052      	beq.n	8002f3a <HAL_GPIO_Init+0xfa>
 8002e94:	4a94      	ldr	r2, [pc, #592]	@ (80030e8 <HAL_GPIO_Init+0x2a8>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d869      	bhi.n	8002f6e <HAL_GPIO_Init+0x12e>
 8002e9a:	4a94      	ldr	r2, [pc, #592]	@ (80030ec <HAL_GPIO_Init+0x2ac>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d04c      	beq.n	8002f3a <HAL_GPIO_Init+0xfa>
 8002ea0:	4a92      	ldr	r2, [pc, #584]	@ (80030ec <HAL_GPIO_Init+0x2ac>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d863      	bhi.n	8002f6e <HAL_GPIO_Init+0x12e>
 8002ea6:	4a92      	ldr	r2, [pc, #584]	@ (80030f0 <HAL_GPIO_Init+0x2b0>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d046      	beq.n	8002f3a <HAL_GPIO_Init+0xfa>
 8002eac:	4a90      	ldr	r2, [pc, #576]	@ (80030f0 <HAL_GPIO_Init+0x2b0>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d85d      	bhi.n	8002f6e <HAL_GPIO_Init+0x12e>
 8002eb2:	2b12      	cmp	r3, #18
 8002eb4:	d82a      	bhi.n	8002f0c <HAL_GPIO_Init+0xcc>
 8002eb6:	2b12      	cmp	r3, #18
 8002eb8:	d859      	bhi.n	8002f6e <HAL_GPIO_Init+0x12e>
 8002eba:	a201      	add	r2, pc, #4	@ (adr r2, 8002ec0 <HAL_GPIO_Init+0x80>)
 8002ebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ec0:	08002f3b 	.word	0x08002f3b
 8002ec4:	08002f15 	.word	0x08002f15
 8002ec8:	08002f27 	.word	0x08002f27
 8002ecc:	08002f69 	.word	0x08002f69
 8002ed0:	08002f6f 	.word	0x08002f6f
 8002ed4:	08002f6f 	.word	0x08002f6f
 8002ed8:	08002f6f 	.word	0x08002f6f
 8002edc:	08002f6f 	.word	0x08002f6f
 8002ee0:	08002f6f 	.word	0x08002f6f
 8002ee4:	08002f6f 	.word	0x08002f6f
 8002ee8:	08002f6f 	.word	0x08002f6f
 8002eec:	08002f6f 	.word	0x08002f6f
 8002ef0:	08002f6f 	.word	0x08002f6f
 8002ef4:	08002f6f 	.word	0x08002f6f
 8002ef8:	08002f6f 	.word	0x08002f6f
 8002efc:	08002f6f 	.word	0x08002f6f
 8002f00:	08002f6f 	.word	0x08002f6f
 8002f04:	08002f1d 	.word	0x08002f1d
 8002f08:	08002f31 	.word	0x08002f31
 8002f0c:	4a79      	ldr	r2, [pc, #484]	@ (80030f4 <HAL_GPIO_Init+0x2b4>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d013      	beq.n	8002f3a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002f12:	e02c      	b.n	8002f6e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	623b      	str	r3, [r7, #32]
          break;
 8002f1a:	e029      	b.n	8002f70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	68db      	ldr	r3, [r3, #12]
 8002f20:	3304      	adds	r3, #4
 8002f22:	623b      	str	r3, [r7, #32]
          break;
 8002f24:	e024      	b.n	8002f70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	68db      	ldr	r3, [r3, #12]
 8002f2a:	3308      	adds	r3, #8
 8002f2c:	623b      	str	r3, [r7, #32]
          break;
 8002f2e:	e01f      	b.n	8002f70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	330c      	adds	r3, #12
 8002f36:	623b      	str	r3, [r7, #32]
          break;
 8002f38:	e01a      	b.n	8002f70 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d102      	bne.n	8002f48 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002f42:	2304      	movs	r3, #4
 8002f44:	623b      	str	r3, [r7, #32]
          break;
 8002f46:	e013      	b.n	8002f70 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d105      	bne.n	8002f5c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f50:	2308      	movs	r3, #8
 8002f52:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	69fa      	ldr	r2, [r7, #28]
 8002f58:	611a      	str	r2, [r3, #16]
          break;
 8002f5a:	e009      	b.n	8002f70 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f5c:	2308      	movs	r3, #8
 8002f5e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	69fa      	ldr	r2, [r7, #28]
 8002f64:	615a      	str	r2, [r3, #20]
          break;
 8002f66:	e003      	b.n	8002f70 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	623b      	str	r3, [r7, #32]
          break;
 8002f6c:	e000      	b.n	8002f70 <HAL_GPIO_Init+0x130>
          break;
 8002f6e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002f70:	69bb      	ldr	r3, [r7, #24]
 8002f72:	2bff      	cmp	r3, #255	@ 0xff
 8002f74:	d801      	bhi.n	8002f7a <HAL_GPIO_Init+0x13a>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	e001      	b.n	8002f7e <HAL_GPIO_Init+0x13e>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	3304      	adds	r3, #4
 8002f7e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002f80:	69bb      	ldr	r3, [r7, #24]
 8002f82:	2bff      	cmp	r3, #255	@ 0xff
 8002f84:	d802      	bhi.n	8002f8c <HAL_GPIO_Init+0x14c>
 8002f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	e002      	b.n	8002f92 <HAL_GPIO_Init+0x152>
 8002f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f8e:	3b08      	subs	r3, #8
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	210f      	movs	r1, #15
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	fa01 f303 	lsl.w	r3, r1, r3
 8002fa0:	43db      	mvns	r3, r3
 8002fa2:	401a      	ands	r2, r3
 8002fa4:	6a39      	ldr	r1, [r7, #32]
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	fa01 f303 	lsl.w	r3, r1, r3
 8002fac:	431a      	orrs	r2, r3
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	f000 80b1 	beq.w	8003122 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002fc0:	4b4d      	ldr	r3, [pc, #308]	@ (80030f8 <HAL_GPIO_Init+0x2b8>)
 8002fc2:	699b      	ldr	r3, [r3, #24]
 8002fc4:	4a4c      	ldr	r2, [pc, #304]	@ (80030f8 <HAL_GPIO_Init+0x2b8>)
 8002fc6:	f043 0301 	orr.w	r3, r3, #1
 8002fca:	6193      	str	r3, [r2, #24]
 8002fcc:	4b4a      	ldr	r3, [pc, #296]	@ (80030f8 <HAL_GPIO_Init+0x2b8>)
 8002fce:	699b      	ldr	r3, [r3, #24]
 8002fd0:	f003 0301 	and.w	r3, r3, #1
 8002fd4:	60bb      	str	r3, [r7, #8]
 8002fd6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002fd8:	4a48      	ldr	r2, [pc, #288]	@ (80030fc <HAL_GPIO_Init+0x2bc>)
 8002fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fdc:	089b      	lsrs	r3, r3, #2
 8002fde:	3302      	adds	r3, #2
 8002fe0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fe4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fe8:	f003 0303 	and.w	r3, r3, #3
 8002fec:	009b      	lsls	r3, r3, #2
 8002fee:	220f      	movs	r2, #15
 8002ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff4:	43db      	mvns	r3, r3
 8002ff6:	68fa      	ldr	r2, [r7, #12]
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	4a40      	ldr	r2, [pc, #256]	@ (8003100 <HAL_GPIO_Init+0x2c0>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d013      	beq.n	800302c <HAL_GPIO_Init+0x1ec>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	4a3f      	ldr	r2, [pc, #252]	@ (8003104 <HAL_GPIO_Init+0x2c4>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d00d      	beq.n	8003028 <HAL_GPIO_Init+0x1e8>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	4a3e      	ldr	r2, [pc, #248]	@ (8003108 <HAL_GPIO_Init+0x2c8>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d007      	beq.n	8003024 <HAL_GPIO_Init+0x1e4>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	4a3d      	ldr	r2, [pc, #244]	@ (800310c <HAL_GPIO_Init+0x2cc>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d101      	bne.n	8003020 <HAL_GPIO_Init+0x1e0>
 800301c:	2303      	movs	r3, #3
 800301e:	e006      	b.n	800302e <HAL_GPIO_Init+0x1ee>
 8003020:	2304      	movs	r3, #4
 8003022:	e004      	b.n	800302e <HAL_GPIO_Init+0x1ee>
 8003024:	2302      	movs	r3, #2
 8003026:	e002      	b.n	800302e <HAL_GPIO_Init+0x1ee>
 8003028:	2301      	movs	r3, #1
 800302a:	e000      	b.n	800302e <HAL_GPIO_Init+0x1ee>
 800302c:	2300      	movs	r3, #0
 800302e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003030:	f002 0203 	and.w	r2, r2, #3
 8003034:	0092      	lsls	r2, r2, #2
 8003036:	4093      	lsls	r3, r2
 8003038:	68fa      	ldr	r2, [r7, #12]
 800303a:	4313      	orrs	r3, r2
 800303c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800303e:	492f      	ldr	r1, [pc, #188]	@ (80030fc <HAL_GPIO_Init+0x2bc>)
 8003040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003042:	089b      	lsrs	r3, r3, #2
 8003044:	3302      	adds	r3, #2
 8003046:	68fa      	ldr	r2, [r7, #12]
 8003048:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003054:	2b00      	cmp	r3, #0
 8003056:	d006      	beq.n	8003066 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003058:	4b2d      	ldr	r3, [pc, #180]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 800305a:	689a      	ldr	r2, [r3, #8]
 800305c:	492c      	ldr	r1, [pc, #176]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 800305e:	69bb      	ldr	r3, [r7, #24]
 8003060:	4313      	orrs	r3, r2
 8003062:	608b      	str	r3, [r1, #8]
 8003064:	e006      	b.n	8003074 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003066:	4b2a      	ldr	r3, [pc, #168]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 8003068:	689a      	ldr	r2, [r3, #8]
 800306a:	69bb      	ldr	r3, [r7, #24]
 800306c:	43db      	mvns	r3, r3
 800306e:	4928      	ldr	r1, [pc, #160]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 8003070:	4013      	ands	r3, r2
 8003072:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800307c:	2b00      	cmp	r3, #0
 800307e:	d006      	beq.n	800308e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003080:	4b23      	ldr	r3, [pc, #140]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 8003082:	68da      	ldr	r2, [r3, #12]
 8003084:	4922      	ldr	r1, [pc, #136]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 8003086:	69bb      	ldr	r3, [r7, #24]
 8003088:	4313      	orrs	r3, r2
 800308a:	60cb      	str	r3, [r1, #12]
 800308c:	e006      	b.n	800309c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800308e:	4b20      	ldr	r3, [pc, #128]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 8003090:	68da      	ldr	r2, [r3, #12]
 8003092:	69bb      	ldr	r3, [r7, #24]
 8003094:	43db      	mvns	r3, r3
 8003096:	491e      	ldr	r1, [pc, #120]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 8003098:	4013      	ands	r3, r2
 800309a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d006      	beq.n	80030b6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80030a8:	4b19      	ldr	r3, [pc, #100]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 80030aa:	685a      	ldr	r2, [r3, #4]
 80030ac:	4918      	ldr	r1, [pc, #96]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 80030ae:	69bb      	ldr	r3, [r7, #24]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	604b      	str	r3, [r1, #4]
 80030b4:	e006      	b.n	80030c4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80030b6:	4b16      	ldr	r3, [pc, #88]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 80030b8:	685a      	ldr	r2, [r3, #4]
 80030ba:	69bb      	ldr	r3, [r7, #24]
 80030bc:	43db      	mvns	r3, r3
 80030be:	4914      	ldr	r1, [pc, #80]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 80030c0:	4013      	ands	r3, r2
 80030c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d021      	beq.n	8003114 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80030d0:	4b0f      	ldr	r3, [pc, #60]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	490e      	ldr	r1, [pc, #56]	@ (8003110 <HAL_GPIO_Init+0x2d0>)
 80030d6:	69bb      	ldr	r3, [r7, #24]
 80030d8:	4313      	orrs	r3, r2
 80030da:	600b      	str	r3, [r1, #0]
 80030dc:	e021      	b.n	8003122 <HAL_GPIO_Init+0x2e2>
 80030de:	bf00      	nop
 80030e0:	10320000 	.word	0x10320000
 80030e4:	10310000 	.word	0x10310000
 80030e8:	10220000 	.word	0x10220000
 80030ec:	10210000 	.word	0x10210000
 80030f0:	10120000 	.word	0x10120000
 80030f4:	10110000 	.word	0x10110000
 80030f8:	40021000 	.word	0x40021000
 80030fc:	40010000 	.word	0x40010000
 8003100:	40010800 	.word	0x40010800
 8003104:	40010c00 	.word	0x40010c00
 8003108:	40011000 	.word	0x40011000
 800310c:	40011400 	.word	0x40011400
 8003110:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003114:	4b0b      	ldr	r3, [pc, #44]	@ (8003144 <HAL_GPIO_Init+0x304>)
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	69bb      	ldr	r3, [r7, #24]
 800311a:	43db      	mvns	r3, r3
 800311c:	4909      	ldr	r1, [pc, #36]	@ (8003144 <HAL_GPIO_Init+0x304>)
 800311e:	4013      	ands	r3, r2
 8003120:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003124:	3301      	adds	r3, #1
 8003126:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800312e:	fa22 f303 	lsr.w	r3, r2, r3
 8003132:	2b00      	cmp	r3, #0
 8003134:	f47f ae8e 	bne.w	8002e54 <HAL_GPIO_Init+0x14>
  }
}
 8003138:	bf00      	nop
 800313a:	bf00      	nop
 800313c:	372c      	adds	r7, #44	@ 0x2c
 800313e:	46bd      	mov	sp, r7
 8003140:	bc80      	pop	{r7}
 8003142:	4770      	bx	lr
 8003144:	40010400 	.word	0x40010400

08003148 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003148:	b480      	push	{r7}
 800314a:	b083      	sub	sp, #12
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	460b      	mov	r3, r1
 8003152:	807b      	strh	r3, [r7, #2]
 8003154:	4613      	mov	r3, r2
 8003156:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003158:	787b      	ldrb	r3, [r7, #1]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d003      	beq.n	8003166 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800315e:	887a      	ldrh	r2, [r7, #2]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003164:	e003      	b.n	800316e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003166:	887b      	ldrh	r3, [r7, #2]
 8003168:	041a      	lsls	r2, r3, #16
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	611a      	str	r2, [r3, #16]
}
 800316e:	bf00      	nop
 8003170:	370c      	adds	r7, #12
 8003172:	46bd      	mov	sp, r7
 8003174:	bc80      	pop	{r7}
 8003176:	4770      	bx	lr

08003178 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b084      	sub	sp, #16
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d101      	bne.n	800318a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e12b      	b.n	80033e2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003190:	b2db      	uxtb	r3, r3
 8003192:	2b00      	cmp	r3, #0
 8003194:	d106      	bne.n	80031a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2200      	movs	r2, #0
 800319a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	f7ff fade 	bl	8002760 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2224      	movs	r2, #36	@ 0x24
 80031a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f022 0201 	bic.w	r2, r2, #1
 80031ba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80031ca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80031da:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80031dc:	f001 fc0a 	bl	80049f4 <HAL_RCC_GetPCLK1Freq>
 80031e0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	4a81      	ldr	r2, [pc, #516]	@ (80033ec <HAL_I2C_Init+0x274>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d807      	bhi.n	80031fc <HAL_I2C_Init+0x84>
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	4a80      	ldr	r2, [pc, #512]	@ (80033f0 <HAL_I2C_Init+0x278>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	bf94      	ite	ls
 80031f4:	2301      	movls	r3, #1
 80031f6:	2300      	movhi	r3, #0
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	e006      	b.n	800320a <HAL_I2C_Init+0x92>
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	4a7d      	ldr	r2, [pc, #500]	@ (80033f4 <HAL_I2C_Init+0x27c>)
 8003200:	4293      	cmp	r3, r2
 8003202:	bf94      	ite	ls
 8003204:	2301      	movls	r3, #1
 8003206:	2300      	movhi	r3, #0
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b00      	cmp	r3, #0
 800320c:	d001      	beq.n	8003212 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e0e7      	b.n	80033e2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	4a78      	ldr	r2, [pc, #480]	@ (80033f8 <HAL_I2C_Init+0x280>)
 8003216:	fba2 2303 	umull	r2, r3, r2, r3
 800321a:	0c9b      	lsrs	r3, r3, #18
 800321c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	68ba      	ldr	r2, [r7, #8]
 800322e:	430a      	orrs	r2, r1
 8003230:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	6a1b      	ldr	r3, [r3, #32]
 8003238:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	4a6a      	ldr	r2, [pc, #424]	@ (80033ec <HAL_I2C_Init+0x274>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d802      	bhi.n	800324c <HAL_I2C_Init+0xd4>
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	3301      	adds	r3, #1
 800324a:	e009      	b.n	8003260 <HAL_I2C_Init+0xe8>
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003252:	fb02 f303 	mul.w	r3, r2, r3
 8003256:	4a69      	ldr	r2, [pc, #420]	@ (80033fc <HAL_I2C_Init+0x284>)
 8003258:	fba2 2303 	umull	r2, r3, r2, r3
 800325c:	099b      	lsrs	r3, r3, #6
 800325e:	3301      	adds	r3, #1
 8003260:	687a      	ldr	r2, [r7, #4]
 8003262:	6812      	ldr	r2, [r2, #0]
 8003264:	430b      	orrs	r3, r1
 8003266:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	69db      	ldr	r3, [r3, #28]
 800326e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003272:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	495c      	ldr	r1, [pc, #368]	@ (80033ec <HAL_I2C_Init+0x274>)
 800327c:	428b      	cmp	r3, r1
 800327e:	d819      	bhi.n	80032b4 <HAL_I2C_Init+0x13c>
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	1e59      	subs	r1, r3, #1
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	005b      	lsls	r3, r3, #1
 800328a:	fbb1 f3f3 	udiv	r3, r1, r3
 800328e:	1c59      	adds	r1, r3, #1
 8003290:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003294:	400b      	ands	r3, r1
 8003296:	2b00      	cmp	r3, #0
 8003298:	d00a      	beq.n	80032b0 <HAL_I2C_Init+0x138>
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	1e59      	subs	r1, r3, #1
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	005b      	lsls	r3, r3, #1
 80032a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80032a8:	3301      	adds	r3, #1
 80032aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032ae:	e051      	b.n	8003354 <HAL_I2C_Init+0x1dc>
 80032b0:	2304      	movs	r3, #4
 80032b2:	e04f      	b.n	8003354 <HAL_I2C_Init+0x1dc>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d111      	bne.n	80032e0 <HAL_I2C_Init+0x168>
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	1e58      	subs	r0, r3, #1
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6859      	ldr	r1, [r3, #4]
 80032c4:	460b      	mov	r3, r1
 80032c6:	005b      	lsls	r3, r3, #1
 80032c8:	440b      	add	r3, r1
 80032ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80032ce:	3301      	adds	r3, #1
 80032d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	bf0c      	ite	eq
 80032d8:	2301      	moveq	r3, #1
 80032da:	2300      	movne	r3, #0
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	e012      	b.n	8003306 <HAL_I2C_Init+0x18e>
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	1e58      	subs	r0, r3, #1
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6859      	ldr	r1, [r3, #4]
 80032e8:	460b      	mov	r3, r1
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	440b      	add	r3, r1
 80032ee:	0099      	lsls	r1, r3, #2
 80032f0:	440b      	add	r3, r1
 80032f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80032f6:	3301      	adds	r3, #1
 80032f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	bf0c      	ite	eq
 8003300:	2301      	moveq	r3, #1
 8003302:	2300      	movne	r3, #0
 8003304:	b2db      	uxtb	r3, r3
 8003306:	2b00      	cmp	r3, #0
 8003308:	d001      	beq.n	800330e <HAL_I2C_Init+0x196>
 800330a:	2301      	movs	r3, #1
 800330c:	e022      	b.n	8003354 <HAL_I2C_Init+0x1dc>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d10e      	bne.n	8003334 <HAL_I2C_Init+0x1bc>
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	1e58      	subs	r0, r3, #1
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6859      	ldr	r1, [r3, #4]
 800331e:	460b      	mov	r3, r1
 8003320:	005b      	lsls	r3, r3, #1
 8003322:	440b      	add	r3, r1
 8003324:	fbb0 f3f3 	udiv	r3, r0, r3
 8003328:	3301      	adds	r3, #1
 800332a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800332e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003332:	e00f      	b.n	8003354 <HAL_I2C_Init+0x1dc>
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	1e58      	subs	r0, r3, #1
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6859      	ldr	r1, [r3, #4]
 800333c:	460b      	mov	r3, r1
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	440b      	add	r3, r1
 8003342:	0099      	lsls	r1, r3, #2
 8003344:	440b      	add	r3, r1
 8003346:	fbb0 f3f3 	udiv	r3, r0, r3
 800334a:	3301      	adds	r3, #1
 800334c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003350:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003354:	6879      	ldr	r1, [r7, #4]
 8003356:	6809      	ldr	r1, [r1, #0]
 8003358:	4313      	orrs	r3, r2
 800335a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	69da      	ldr	r2, [r3, #28]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6a1b      	ldr	r3, [r3, #32]
 800336e:	431a      	orrs	r2, r3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	430a      	orrs	r2, r1
 8003376:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003382:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	6911      	ldr	r1, [r2, #16]
 800338a:	687a      	ldr	r2, [r7, #4]
 800338c:	68d2      	ldr	r2, [r2, #12]
 800338e:	4311      	orrs	r1, r2
 8003390:	687a      	ldr	r2, [r7, #4]
 8003392:	6812      	ldr	r2, [r2, #0]
 8003394:	430b      	orrs	r3, r1
 8003396:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	68db      	ldr	r3, [r3, #12]
 800339e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	695a      	ldr	r2, [r3, #20]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	699b      	ldr	r3, [r3, #24]
 80033aa:	431a      	orrs	r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	430a      	orrs	r2, r1
 80033b2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f042 0201 	orr.w	r2, r2, #1
 80033c2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2200      	movs	r2, #0
 80033c8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2220      	movs	r2, #32
 80033ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2200      	movs	r2, #0
 80033d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80033e0:	2300      	movs	r3, #0
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3710      	adds	r7, #16
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	000186a0 	.word	0x000186a0
 80033f0:	001e847f 	.word	0x001e847f
 80033f4:	003d08ff 	.word	0x003d08ff
 80033f8:	431bde83 	.word	0x431bde83
 80033fc:	10624dd3 	.word	0x10624dd3

08003400 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b088      	sub	sp, #32
 8003404:	af02      	add	r7, sp, #8
 8003406:	60f8      	str	r0, [r7, #12]
 8003408:	4608      	mov	r0, r1
 800340a:	4611      	mov	r1, r2
 800340c:	461a      	mov	r2, r3
 800340e:	4603      	mov	r3, r0
 8003410:	817b      	strh	r3, [r7, #10]
 8003412:	460b      	mov	r3, r1
 8003414:	813b      	strh	r3, [r7, #8]
 8003416:	4613      	mov	r3, r2
 8003418:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800341a:	f7ff fbd5 	bl	8002bc8 <HAL_GetTick>
 800341e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003426:	b2db      	uxtb	r3, r3
 8003428:	2b20      	cmp	r3, #32
 800342a:	f040 80d9 	bne.w	80035e0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	9300      	str	r3, [sp, #0]
 8003432:	2319      	movs	r3, #25
 8003434:	2201      	movs	r2, #1
 8003436:	496d      	ldr	r1, [pc, #436]	@ (80035ec <HAL_I2C_Mem_Write+0x1ec>)
 8003438:	68f8      	ldr	r0, [r7, #12]
 800343a:	f000 fcdb 	bl	8003df4 <I2C_WaitOnFlagUntilTimeout>
 800343e:	4603      	mov	r3, r0
 8003440:	2b00      	cmp	r3, #0
 8003442:	d001      	beq.n	8003448 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003444:	2302      	movs	r3, #2
 8003446:	e0cc      	b.n	80035e2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800344e:	2b01      	cmp	r3, #1
 8003450:	d101      	bne.n	8003456 <HAL_I2C_Mem_Write+0x56>
 8003452:	2302      	movs	r3, #2
 8003454:	e0c5      	b.n	80035e2 <HAL_I2C_Mem_Write+0x1e2>
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2201      	movs	r2, #1
 800345a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0301 	and.w	r3, r3, #1
 8003468:	2b01      	cmp	r3, #1
 800346a:	d007      	beq.n	800347c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f042 0201 	orr.w	r2, r2, #1
 800347a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800348a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2221      	movs	r2, #33	@ 0x21
 8003490:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2240      	movs	r2, #64	@ 0x40
 8003498:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2200      	movs	r2, #0
 80034a0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	6a3a      	ldr	r2, [r7, #32]
 80034a6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80034ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034b2:	b29a      	uxth	r2, r3
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	4a4d      	ldr	r2, [pc, #308]	@ (80035f0 <HAL_I2C_Mem_Write+0x1f0>)
 80034bc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80034be:	88f8      	ldrh	r0, [r7, #6]
 80034c0:	893a      	ldrh	r2, [r7, #8]
 80034c2:	8979      	ldrh	r1, [r7, #10]
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	9301      	str	r3, [sp, #4]
 80034c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034ca:	9300      	str	r3, [sp, #0]
 80034cc:	4603      	mov	r3, r0
 80034ce:	68f8      	ldr	r0, [r7, #12]
 80034d0:	f000 fb12 	bl	8003af8 <I2C_RequestMemoryWrite>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d052      	beq.n	8003580 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e081      	b.n	80035e2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034de:	697a      	ldr	r2, [r7, #20]
 80034e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80034e2:	68f8      	ldr	r0, [r7, #12]
 80034e4:	f000 fda0 	bl	8004028 <I2C_WaitOnTXEFlagUntilTimeout>
 80034e8:	4603      	mov	r3, r0
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d00d      	beq.n	800350a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f2:	2b04      	cmp	r3, #4
 80034f4:	d107      	bne.n	8003506 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003504:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e06b      	b.n	80035e2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800350e:	781a      	ldrb	r2, [r3, #0]
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800351a:	1c5a      	adds	r2, r3, #1
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003524:	3b01      	subs	r3, #1
 8003526:	b29a      	uxth	r2, r3
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003530:	b29b      	uxth	r3, r3
 8003532:	3b01      	subs	r3, #1
 8003534:	b29a      	uxth	r2, r3
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	695b      	ldr	r3, [r3, #20]
 8003540:	f003 0304 	and.w	r3, r3, #4
 8003544:	2b04      	cmp	r3, #4
 8003546:	d11b      	bne.n	8003580 <HAL_I2C_Mem_Write+0x180>
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800354c:	2b00      	cmp	r3, #0
 800354e:	d017      	beq.n	8003580 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003554:	781a      	ldrb	r2, [r3, #0]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003560:	1c5a      	adds	r2, r3, #1
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800356a:	3b01      	subs	r3, #1
 800356c:	b29a      	uxth	r2, r3
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003576:	b29b      	uxth	r3, r3
 8003578:	3b01      	subs	r3, #1
 800357a:	b29a      	uxth	r2, r3
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003584:	2b00      	cmp	r3, #0
 8003586:	d1aa      	bne.n	80034de <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003588:	697a      	ldr	r2, [r7, #20]
 800358a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800358c:	68f8      	ldr	r0, [r7, #12]
 800358e:	f000 fd93 	bl	80040b8 <I2C_WaitOnBTFFlagUntilTimeout>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d00d      	beq.n	80035b4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800359c:	2b04      	cmp	r3, #4
 800359e:	d107      	bne.n	80035b0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035ae:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	e016      	b.n	80035e2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	681a      	ldr	r2, [r3, #0]
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2220      	movs	r2, #32
 80035c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2200      	movs	r2, #0
 80035d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2200      	movs	r2, #0
 80035d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80035dc:	2300      	movs	r3, #0
 80035de:	e000      	b.n	80035e2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80035e0:	2302      	movs	r3, #2
  }
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3718      	adds	r7, #24
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}
 80035ea:	bf00      	nop
 80035ec:	00100002 	.word	0x00100002
 80035f0:	ffff0000 	.word	0xffff0000

080035f4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b08c      	sub	sp, #48	@ 0x30
 80035f8:	af02      	add	r7, sp, #8
 80035fa:	60f8      	str	r0, [r7, #12]
 80035fc:	4608      	mov	r0, r1
 80035fe:	4611      	mov	r1, r2
 8003600:	461a      	mov	r2, r3
 8003602:	4603      	mov	r3, r0
 8003604:	817b      	strh	r3, [r7, #10]
 8003606:	460b      	mov	r3, r1
 8003608:	813b      	strh	r3, [r7, #8]
 800360a:	4613      	mov	r3, r2
 800360c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800360e:	2300      	movs	r3, #0
 8003610:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003612:	f7ff fad9 	bl	8002bc8 <HAL_GetTick>
 8003616:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800361e:	b2db      	uxtb	r3, r3
 8003620:	2b20      	cmp	r3, #32
 8003622:	f040 8250 	bne.w	8003ac6 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003628:	9300      	str	r3, [sp, #0]
 800362a:	2319      	movs	r3, #25
 800362c:	2201      	movs	r2, #1
 800362e:	4982      	ldr	r1, [pc, #520]	@ (8003838 <HAL_I2C_Mem_Read+0x244>)
 8003630:	68f8      	ldr	r0, [r7, #12]
 8003632:	f000 fbdf 	bl	8003df4 <I2C_WaitOnFlagUntilTimeout>
 8003636:	4603      	mov	r3, r0
 8003638:	2b00      	cmp	r3, #0
 800363a:	d001      	beq.n	8003640 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 800363c:	2302      	movs	r3, #2
 800363e:	e243      	b.n	8003ac8 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003646:	2b01      	cmp	r3, #1
 8003648:	d101      	bne.n	800364e <HAL_I2C_Mem_Read+0x5a>
 800364a:	2302      	movs	r3, #2
 800364c:	e23c      	b.n	8003ac8 <HAL_I2C_Mem_Read+0x4d4>
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2201      	movs	r2, #1
 8003652:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 0301 	and.w	r3, r3, #1
 8003660:	2b01      	cmp	r3, #1
 8003662:	d007      	beq.n	8003674 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f042 0201 	orr.w	r2, r2, #1
 8003672:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003682:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	2222      	movs	r2, #34	@ 0x22
 8003688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2240      	movs	r2, #64	@ 0x40
 8003690:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2200      	movs	r2, #0
 8003698:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800369e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80036a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036aa:	b29a      	uxth	r2, r3
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	4a62      	ldr	r2, [pc, #392]	@ (800383c <HAL_I2C_Mem_Read+0x248>)
 80036b4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80036b6:	88f8      	ldrh	r0, [r7, #6]
 80036b8:	893a      	ldrh	r2, [r7, #8]
 80036ba:	8979      	ldrh	r1, [r7, #10]
 80036bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036be:	9301      	str	r3, [sp, #4]
 80036c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036c2:	9300      	str	r3, [sp, #0]
 80036c4:	4603      	mov	r3, r0
 80036c6:	68f8      	ldr	r0, [r7, #12]
 80036c8:	f000 faac 	bl	8003c24 <I2C_RequestMemoryRead>
 80036cc:	4603      	mov	r3, r0
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d001      	beq.n	80036d6 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e1f8      	b.n	8003ac8 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d113      	bne.n	8003706 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036de:	2300      	movs	r3, #0
 80036e0:	61fb      	str	r3, [r7, #28]
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	695b      	ldr	r3, [r3, #20]
 80036e8:	61fb      	str	r3, [r7, #28]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	699b      	ldr	r3, [r3, #24]
 80036f0:	61fb      	str	r3, [r7, #28]
 80036f2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003702:	601a      	str	r2, [r3, #0]
 8003704:	e1cc      	b.n	8003aa0 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800370a:	2b01      	cmp	r3, #1
 800370c:	d11e      	bne.n	800374c <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800371c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800371e:	b672      	cpsid	i
}
 8003720:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003722:	2300      	movs	r3, #0
 8003724:	61bb      	str	r3, [r7, #24]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	695b      	ldr	r3, [r3, #20]
 800372c:	61bb      	str	r3, [r7, #24]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	699b      	ldr	r3, [r3, #24]
 8003734:	61bb      	str	r3, [r7, #24]
 8003736:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003746:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003748:	b662      	cpsie	i
}
 800374a:	e035      	b.n	80037b8 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003750:	2b02      	cmp	r3, #2
 8003752:	d11e      	bne.n	8003792 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003762:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003764:	b672      	cpsid	i
}
 8003766:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003768:	2300      	movs	r3, #0
 800376a:	617b      	str	r3, [r7, #20]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	695b      	ldr	r3, [r3, #20]
 8003772:	617b      	str	r3, [r7, #20]
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	699b      	ldr	r3, [r3, #24]
 800377a:	617b      	str	r3, [r7, #20]
 800377c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800378c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800378e:	b662      	cpsie	i
}
 8003790:	e012      	b.n	80037b8 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80037a0:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037a2:	2300      	movs	r3, #0
 80037a4:	613b      	str	r3, [r7, #16]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	695b      	ldr	r3, [r3, #20]
 80037ac:	613b      	str	r3, [r7, #16]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	699b      	ldr	r3, [r3, #24]
 80037b4:	613b      	str	r3, [r7, #16]
 80037b6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80037b8:	e172      	b.n	8003aa0 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037be:	2b03      	cmp	r3, #3
 80037c0:	f200 811f 	bhi.w	8003a02 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d123      	bne.n	8003814 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037ce:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80037d0:	68f8      	ldr	r0, [r7, #12]
 80037d2:	f000 fcb9 	bl	8004148 <I2C_WaitOnRXNEFlagUntilTimeout>
 80037d6:	4603      	mov	r3, r0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d001      	beq.n	80037e0 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	e173      	b.n	8003ac8 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	691a      	ldr	r2, [r3, #16]
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ea:	b2d2      	uxtb	r2, r2
 80037ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037f2:	1c5a      	adds	r2, r3, #1
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037fc:	3b01      	subs	r3, #1
 80037fe:	b29a      	uxth	r2, r3
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003808:	b29b      	uxth	r3, r3
 800380a:	3b01      	subs	r3, #1
 800380c:	b29a      	uxth	r2, r3
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003812:	e145      	b.n	8003aa0 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003818:	2b02      	cmp	r3, #2
 800381a:	d152      	bne.n	80038c2 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800381c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800381e:	9300      	str	r3, [sp, #0]
 8003820:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003822:	2200      	movs	r2, #0
 8003824:	4906      	ldr	r1, [pc, #24]	@ (8003840 <HAL_I2C_Mem_Read+0x24c>)
 8003826:	68f8      	ldr	r0, [r7, #12]
 8003828:	f000 fae4 	bl	8003df4 <I2C_WaitOnFlagUntilTimeout>
 800382c:	4603      	mov	r3, r0
 800382e:	2b00      	cmp	r3, #0
 8003830:	d008      	beq.n	8003844 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e148      	b.n	8003ac8 <HAL_I2C_Mem_Read+0x4d4>
 8003836:	bf00      	nop
 8003838:	00100002 	.word	0x00100002
 800383c:	ffff0000 	.word	0xffff0000
 8003840:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003844:	b672      	cpsid	i
}
 8003846:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003856:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	691a      	ldr	r2, [r3, #16]
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003862:	b2d2      	uxtb	r2, r2
 8003864:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800386a:	1c5a      	adds	r2, r3, #1
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003874:	3b01      	subs	r3, #1
 8003876:	b29a      	uxth	r2, r3
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003880:	b29b      	uxth	r3, r3
 8003882:	3b01      	subs	r3, #1
 8003884:	b29a      	uxth	r2, r3
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800388a:	b662      	cpsie	i
}
 800388c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	691a      	ldr	r2, [r3, #16]
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003898:	b2d2      	uxtb	r2, r2
 800389a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a0:	1c5a      	adds	r2, r3, #1
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038aa:	3b01      	subs	r3, #1
 80038ac:	b29a      	uxth	r2, r3
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038b6:	b29b      	uxth	r3, r3
 80038b8:	3b01      	subs	r3, #1
 80038ba:	b29a      	uxth	r2, r3
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80038c0:	e0ee      	b.n	8003aa0 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80038c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038c4:	9300      	str	r3, [sp, #0]
 80038c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038c8:	2200      	movs	r2, #0
 80038ca:	4981      	ldr	r1, [pc, #516]	@ (8003ad0 <HAL_I2C_Mem_Read+0x4dc>)
 80038cc:	68f8      	ldr	r0, [r7, #12]
 80038ce:	f000 fa91 	bl	8003df4 <I2C_WaitOnFlagUntilTimeout>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d001      	beq.n	80038dc <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e0f5      	b.n	8003ac8 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038ea:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80038ec:	b672      	cpsid	i
}
 80038ee:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	691a      	ldr	r2, [r3, #16]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038fa:	b2d2      	uxtb	r2, r2
 80038fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003902:	1c5a      	adds	r2, r3, #1
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800390c:	3b01      	subs	r3, #1
 800390e:	b29a      	uxth	r2, r3
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003918:	b29b      	uxth	r3, r3
 800391a:	3b01      	subs	r3, #1
 800391c:	b29a      	uxth	r2, r3
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003922:	4b6c      	ldr	r3, [pc, #432]	@ (8003ad4 <HAL_I2C_Mem_Read+0x4e0>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	08db      	lsrs	r3, r3, #3
 8003928:	4a6b      	ldr	r2, [pc, #428]	@ (8003ad8 <HAL_I2C_Mem_Read+0x4e4>)
 800392a:	fba2 2303 	umull	r2, r3, r2, r3
 800392e:	0a1a      	lsrs	r2, r3, #8
 8003930:	4613      	mov	r3, r2
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	4413      	add	r3, r2
 8003936:	00da      	lsls	r2, r3, #3
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800393c:	6a3b      	ldr	r3, [r7, #32]
 800393e:	3b01      	subs	r3, #1
 8003940:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003942:	6a3b      	ldr	r3, [r7, #32]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d118      	bne.n	800397a <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2200      	movs	r2, #0
 800394c:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2220      	movs	r2, #32
 8003952:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2200      	movs	r2, #0
 800395a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003962:	f043 0220 	orr.w	r2, r3, #32
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800396a:	b662      	cpsie	i
}
 800396c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2200      	movs	r2, #0
 8003972:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e0a6      	b.n	8003ac8 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	695b      	ldr	r3, [r3, #20]
 8003980:	f003 0304 	and.w	r3, r3, #4
 8003984:	2b04      	cmp	r3, #4
 8003986:	d1d9      	bne.n	800393c <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003996:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	691a      	ldr	r2, [r3, #16]
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a2:	b2d2      	uxtb	r2, r2
 80039a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039aa:	1c5a      	adds	r2, r3, #1
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039b4:	3b01      	subs	r3, #1
 80039b6:	b29a      	uxth	r2, r3
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039c0:	b29b      	uxth	r3, r3
 80039c2:	3b01      	subs	r3, #1
 80039c4:	b29a      	uxth	r2, r3
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80039ca:	b662      	cpsie	i
}
 80039cc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	691a      	ldr	r2, [r3, #16]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d8:	b2d2      	uxtb	r2, r2
 80039da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039e0:	1c5a      	adds	r2, r3, #1
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039ea:	3b01      	subs	r3, #1
 80039ec:	b29a      	uxth	r2, r3
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039f6:	b29b      	uxth	r3, r3
 80039f8:	3b01      	subs	r3, #1
 80039fa:	b29a      	uxth	r2, r3
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a00:	e04e      	b.n	8003aa0 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a04:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003a06:	68f8      	ldr	r0, [r7, #12]
 8003a08:	f000 fb9e 	bl	8004148 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d001      	beq.n	8003a16 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	e058      	b.n	8003ac8 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	691a      	ldr	r2, [r3, #16]
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a20:	b2d2      	uxtb	r2, r2
 8003a22:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a28:	1c5a      	adds	r2, r3, #1
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a32:	3b01      	subs	r3, #1
 8003a34:	b29a      	uxth	r2, r3
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a3e:	b29b      	uxth	r3, r3
 8003a40:	3b01      	subs	r3, #1
 8003a42:	b29a      	uxth	r2, r3
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	695b      	ldr	r3, [r3, #20]
 8003a4e:	f003 0304 	and.w	r3, r3, #4
 8003a52:	2b04      	cmp	r3, #4
 8003a54:	d124      	bne.n	8003aa0 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a5a:	2b03      	cmp	r3, #3
 8003a5c:	d107      	bne.n	8003a6e <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a6c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	691a      	ldr	r2, [r3, #16]
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a78:	b2d2      	uxtb	r2, r2
 8003a7a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a80:	1c5a      	adds	r2, r3, #1
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a8a:	3b01      	subs	r3, #1
 8003a8c:	b29a      	uxth	r2, r3
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a96:	b29b      	uxth	r3, r3
 8003a98:	3b01      	subs	r3, #1
 8003a9a:	b29a      	uxth	r2, r3
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	f47f ae88 	bne.w	80037ba <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2220      	movs	r2, #32
 8003aae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2200      	movs	r2, #0
 8003abe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	e000      	b.n	8003ac8 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8003ac6:	2302      	movs	r3, #2
  }
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3728      	adds	r7, #40	@ 0x28
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	00010004 	.word	0x00010004
 8003ad4:	20000064 	.word	0x20000064
 8003ad8:	14f8b589 	.word	0x14f8b589

08003adc <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b083      	sub	sp, #12
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003aea:	b2db      	uxtb	r3, r3
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	370c      	adds	r7, #12
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bc80      	pop	{r7}
 8003af4:	4770      	bx	lr
	...

08003af8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b088      	sub	sp, #32
 8003afc:	af02      	add	r7, sp, #8
 8003afe:	60f8      	str	r0, [r7, #12]
 8003b00:	4608      	mov	r0, r1
 8003b02:	4611      	mov	r1, r2
 8003b04:	461a      	mov	r2, r3
 8003b06:	4603      	mov	r3, r0
 8003b08:	817b      	strh	r3, [r7, #10]
 8003b0a:	460b      	mov	r3, r1
 8003b0c:	813b      	strh	r3, [r7, #8]
 8003b0e:	4613      	mov	r3, r2
 8003b10:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b20:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b24:	9300      	str	r3, [sp, #0]
 8003b26:	6a3b      	ldr	r3, [r7, #32]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003b2e:	68f8      	ldr	r0, [r7, #12]
 8003b30:	f000 f960 	bl	8003df4 <I2C_WaitOnFlagUntilTimeout>
 8003b34:	4603      	mov	r3, r0
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d00d      	beq.n	8003b56 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b48:	d103      	bne.n	8003b52 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b50:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003b52:	2303      	movs	r3, #3
 8003b54:	e05f      	b.n	8003c16 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b56:	897b      	ldrh	r3, [r7, #10]
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	461a      	mov	r2, r3
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003b64:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b68:	6a3a      	ldr	r2, [r7, #32]
 8003b6a:	492d      	ldr	r1, [pc, #180]	@ (8003c20 <I2C_RequestMemoryWrite+0x128>)
 8003b6c:	68f8      	ldr	r0, [r7, #12]
 8003b6e:	f000 f9bb 	bl	8003ee8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b72:	4603      	mov	r3, r0
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d001      	beq.n	8003b7c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e04c      	b.n	8003c16 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	617b      	str	r3, [r7, #20]
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	695b      	ldr	r3, [r3, #20]
 8003b86:	617b      	str	r3, [r7, #20]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	699b      	ldr	r3, [r3, #24]
 8003b8e:	617b      	str	r3, [r7, #20]
 8003b90:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b94:	6a39      	ldr	r1, [r7, #32]
 8003b96:	68f8      	ldr	r0, [r7, #12]
 8003b98:	f000 fa46 	bl	8004028 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d00d      	beq.n	8003bbe <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ba6:	2b04      	cmp	r3, #4
 8003ba8:	d107      	bne.n	8003bba <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bb8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	e02b      	b.n	8003c16 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003bbe:	88fb      	ldrh	r3, [r7, #6]
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d105      	bne.n	8003bd0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003bc4:	893b      	ldrh	r3, [r7, #8]
 8003bc6:	b2da      	uxtb	r2, r3
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	611a      	str	r2, [r3, #16]
 8003bce:	e021      	b.n	8003c14 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003bd0:	893b      	ldrh	r3, [r7, #8]
 8003bd2:	0a1b      	lsrs	r3, r3, #8
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	b2da      	uxtb	r2, r3
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003be0:	6a39      	ldr	r1, [r7, #32]
 8003be2:	68f8      	ldr	r0, [r7, #12]
 8003be4:	f000 fa20 	bl	8004028 <I2C_WaitOnTXEFlagUntilTimeout>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d00d      	beq.n	8003c0a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bf2:	2b04      	cmp	r3, #4
 8003bf4:	d107      	bne.n	8003c06 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c04:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e005      	b.n	8003c16 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c0a:	893b      	ldrh	r3, [r7, #8]
 8003c0c:	b2da      	uxtb	r2, r3
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003c14:	2300      	movs	r3, #0
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3718      	adds	r7, #24
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	bf00      	nop
 8003c20:	00010002 	.word	0x00010002

08003c24 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b088      	sub	sp, #32
 8003c28:	af02      	add	r7, sp, #8
 8003c2a:	60f8      	str	r0, [r7, #12]
 8003c2c:	4608      	mov	r0, r1
 8003c2e:	4611      	mov	r1, r2
 8003c30:	461a      	mov	r2, r3
 8003c32:	4603      	mov	r3, r0
 8003c34:	817b      	strh	r3, [r7, #10]
 8003c36:	460b      	mov	r3, r1
 8003c38:	813b      	strh	r3, [r7, #8]
 8003c3a:	4613      	mov	r3, r2
 8003c3c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003c4c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c5c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c60:	9300      	str	r3, [sp, #0]
 8003c62:	6a3b      	ldr	r3, [r7, #32]
 8003c64:	2200      	movs	r2, #0
 8003c66:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003c6a:	68f8      	ldr	r0, [r7, #12]
 8003c6c:	f000 f8c2 	bl	8003df4 <I2C_WaitOnFlagUntilTimeout>
 8003c70:	4603      	mov	r3, r0
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d00d      	beq.n	8003c92 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c80:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c84:	d103      	bne.n	8003c8e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c8c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	e0aa      	b.n	8003de8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c92:	897b      	ldrh	r3, [r7, #10]
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	461a      	mov	r2, r3
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003ca0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca4:	6a3a      	ldr	r2, [r7, #32]
 8003ca6:	4952      	ldr	r1, [pc, #328]	@ (8003df0 <I2C_RequestMemoryRead+0x1cc>)
 8003ca8:	68f8      	ldr	r0, [r7, #12]
 8003caa:	f000 f91d 	bl	8003ee8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d001      	beq.n	8003cb8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e097      	b.n	8003de8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cb8:	2300      	movs	r3, #0
 8003cba:	617b      	str	r3, [r7, #20]
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	695b      	ldr	r3, [r3, #20]
 8003cc2:	617b      	str	r3, [r7, #20]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	699b      	ldr	r3, [r3, #24]
 8003cca:	617b      	str	r3, [r7, #20]
 8003ccc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cd0:	6a39      	ldr	r1, [r7, #32]
 8003cd2:	68f8      	ldr	r0, [r7, #12]
 8003cd4:	f000 f9a8 	bl	8004028 <I2C_WaitOnTXEFlagUntilTimeout>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d00d      	beq.n	8003cfa <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce2:	2b04      	cmp	r3, #4
 8003ce4:	d107      	bne.n	8003cf6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cf4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e076      	b.n	8003de8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003cfa:	88fb      	ldrh	r3, [r7, #6]
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d105      	bne.n	8003d0c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d00:	893b      	ldrh	r3, [r7, #8]
 8003d02:	b2da      	uxtb	r2, r3
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	611a      	str	r2, [r3, #16]
 8003d0a:	e021      	b.n	8003d50 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003d0c:	893b      	ldrh	r3, [r7, #8]
 8003d0e:	0a1b      	lsrs	r3, r3, #8
 8003d10:	b29b      	uxth	r3, r3
 8003d12:	b2da      	uxtb	r2, r3
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d1c:	6a39      	ldr	r1, [r7, #32]
 8003d1e:	68f8      	ldr	r0, [r7, #12]
 8003d20:	f000 f982 	bl	8004028 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d24:	4603      	mov	r3, r0
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d00d      	beq.n	8003d46 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d2e:	2b04      	cmp	r3, #4
 8003d30:	d107      	bne.n	8003d42 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d40:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e050      	b.n	8003de8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d46:	893b      	ldrh	r3, [r7, #8]
 8003d48:	b2da      	uxtb	r2, r3
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d52:	6a39      	ldr	r1, [r7, #32]
 8003d54:	68f8      	ldr	r0, [r7, #12]
 8003d56:	f000 f967 	bl	8004028 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d00d      	beq.n	8003d7c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d64:	2b04      	cmp	r3, #4
 8003d66:	d107      	bne.n	8003d78 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d76:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e035      	b.n	8003de8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d8a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d8e:	9300      	str	r3, [sp, #0]
 8003d90:	6a3b      	ldr	r3, [r7, #32]
 8003d92:	2200      	movs	r2, #0
 8003d94:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003d98:	68f8      	ldr	r0, [r7, #12]
 8003d9a:	f000 f82b 	bl	8003df4 <I2C_WaitOnFlagUntilTimeout>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d00d      	beq.n	8003dc0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003db2:	d103      	bne.n	8003dbc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003dba:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003dbc:	2303      	movs	r3, #3
 8003dbe:	e013      	b.n	8003de8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003dc0:	897b      	ldrh	r3, [r7, #10]
 8003dc2:	b2db      	uxtb	r3, r3
 8003dc4:	f043 0301 	orr.w	r3, r3, #1
 8003dc8:	b2da      	uxtb	r2, r3
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dd2:	6a3a      	ldr	r2, [r7, #32]
 8003dd4:	4906      	ldr	r1, [pc, #24]	@ (8003df0 <I2C_RequestMemoryRead+0x1cc>)
 8003dd6:	68f8      	ldr	r0, [r7, #12]
 8003dd8:	f000 f886 	bl	8003ee8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d001      	beq.n	8003de6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e000      	b.n	8003de8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003de6:	2300      	movs	r3, #0
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	3718      	adds	r7, #24
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd80      	pop	{r7, pc}
 8003df0:	00010002 	.word	0x00010002

08003df4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b084      	sub	sp, #16
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	60f8      	str	r0, [r7, #12]
 8003dfc:	60b9      	str	r1, [r7, #8]
 8003dfe:	603b      	str	r3, [r7, #0]
 8003e00:	4613      	mov	r3, r2
 8003e02:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e04:	e048      	b.n	8003e98 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e0c:	d044      	beq.n	8003e98 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e0e:	f7fe fedb 	bl	8002bc8 <HAL_GetTick>
 8003e12:	4602      	mov	r2, r0
 8003e14:	69bb      	ldr	r3, [r7, #24]
 8003e16:	1ad3      	subs	r3, r2, r3
 8003e18:	683a      	ldr	r2, [r7, #0]
 8003e1a:	429a      	cmp	r2, r3
 8003e1c:	d302      	bcc.n	8003e24 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d139      	bne.n	8003e98 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	0c1b      	lsrs	r3, r3, #16
 8003e28:	b2db      	uxtb	r3, r3
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d10d      	bne.n	8003e4a <I2C_WaitOnFlagUntilTimeout+0x56>
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	695b      	ldr	r3, [r3, #20]
 8003e34:	43da      	mvns	r2, r3
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	4013      	ands	r3, r2
 8003e3a:	b29b      	uxth	r3, r3
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	bf0c      	ite	eq
 8003e40:	2301      	moveq	r3, #1
 8003e42:	2300      	movne	r3, #0
 8003e44:	b2db      	uxtb	r3, r3
 8003e46:	461a      	mov	r2, r3
 8003e48:	e00c      	b.n	8003e64 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	699b      	ldr	r3, [r3, #24]
 8003e50:	43da      	mvns	r2, r3
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	4013      	ands	r3, r2
 8003e56:	b29b      	uxth	r3, r3
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	bf0c      	ite	eq
 8003e5c:	2301      	moveq	r3, #1
 8003e5e:	2300      	movne	r3, #0
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	461a      	mov	r2, r3
 8003e64:	79fb      	ldrb	r3, [r7, #7]
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d116      	bne.n	8003e98 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2220      	movs	r2, #32
 8003e74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e84:	f043 0220 	orr.w	r2, r3, #32
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	e023      	b.n	8003ee0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	0c1b      	lsrs	r3, r3, #16
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	2b01      	cmp	r3, #1
 8003ea0:	d10d      	bne.n	8003ebe <I2C_WaitOnFlagUntilTimeout+0xca>
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	695b      	ldr	r3, [r3, #20]
 8003ea8:	43da      	mvns	r2, r3
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	4013      	ands	r3, r2
 8003eae:	b29b      	uxth	r3, r3
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	bf0c      	ite	eq
 8003eb4:	2301      	moveq	r3, #1
 8003eb6:	2300      	movne	r3, #0
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	461a      	mov	r2, r3
 8003ebc:	e00c      	b.n	8003ed8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	699b      	ldr	r3, [r3, #24]
 8003ec4:	43da      	mvns	r2, r3
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	4013      	ands	r3, r2
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	bf0c      	ite	eq
 8003ed0:	2301      	moveq	r3, #1
 8003ed2:	2300      	movne	r3, #0
 8003ed4:	b2db      	uxtb	r3, r3
 8003ed6:	461a      	mov	r2, r3
 8003ed8:	79fb      	ldrb	r3, [r7, #7]
 8003eda:	429a      	cmp	r2, r3
 8003edc:	d093      	beq.n	8003e06 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ede:	2300      	movs	r3, #0
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	3710      	adds	r7, #16
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}

08003ee8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b084      	sub	sp, #16
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	60f8      	str	r0, [r7, #12]
 8003ef0:	60b9      	str	r1, [r7, #8]
 8003ef2:	607a      	str	r2, [r7, #4]
 8003ef4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ef6:	e071      	b.n	8003fdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	695b      	ldr	r3, [r3, #20]
 8003efe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f06:	d123      	bne.n	8003f50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f16:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003f20:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2200      	movs	r2, #0
 8003f26:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2220      	movs	r2, #32
 8003f2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	2200      	movs	r2, #0
 8003f34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f3c:	f043 0204 	orr.w	r2, r3, #4
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2200      	movs	r2, #0
 8003f48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e067      	b.n	8004020 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f56:	d041      	beq.n	8003fdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f58:	f7fe fe36 	bl	8002bc8 <HAL_GetTick>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	1ad3      	subs	r3, r2, r3
 8003f62:	687a      	ldr	r2, [r7, #4]
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d302      	bcc.n	8003f6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d136      	bne.n	8003fdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	0c1b      	lsrs	r3, r3, #16
 8003f72:	b2db      	uxtb	r3, r3
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d10c      	bne.n	8003f92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	695b      	ldr	r3, [r3, #20]
 8003f7e:	43da      	mvns	r2, r3
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	4013      	ands	r3, r2
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	bf14      	ite	ne
 8003f8a:	2301      	movne	r3, #1
 8003f8c:	2300      	moveq	r3, #0
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	e00b      	b.n	8003faa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	699b      	ldr	r3, [r3, #24]
 8003f98:	43da      	mvns	r2, r3
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	b29b      	uxth	r3, r3
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	bf14      	ite	ne
 8003fa4:	2301      	movne	r3, #1
 8003fa6:	2300      	moveq	r3, #0
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d016      	beq.n	8003fdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2220      	movs	r2, #32
 8003fb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc8:	f043 0220 	orr.w	r2, r3, #32
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e021      	b.n	8004020 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	0c1b      	lsrs	r3, r3, #16
 8003fe0:	b2db      	uxtb	r3, r3
 8003fe2:	2b01      	cmp	r3, #1
 8003fe4:	d10c      	bne.n	8004000 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	695b      	ldr	r3, [r3, #20]
 8003fec:	43da      	mvns	r2, r3
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	bf14      	ite	ne
 8003ff8:	2301      	movne	r3, #1
 8003ffa:	2300      	moveq	r3, #0
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	e00b      	b.n	8004018 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	699b      	ldr	r3, [r3, #24]
 8004006:	43da      	mvns	r2, r3
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	4013      	ands	r3, r2
 800400c:	b29b      	uxth	r3, r3
 800400e:	2b00      	cmp	r3, #0
 8004010:	bf14      	ite	ne
 8004012:	2301      	movne	r3, #1
 8004014:	2300      	moveq	r3, #0
 8004016:	b2db      	uxtb	r3, r3
 8004018:	2b00      	cmp	r3, #0
 800401a:	f47f af6d 	bne.w	8003ef8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800401e:	2300      	movs	r3, #0
}
 8004020:	4618      	mov	r0, r3
 8004022:	3710      	adds	r7, #16
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}

08004028 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b084      	sub	sp, #16
 800402c:	af00      	add	r7, sp, #0
 800402e:	60f8      	str	r0, [r7, #12]
 8004030:	60b9      	str	r1, [r7, #8]
 8004032:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004034:	e034      	b.n	80040a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004036:	68f8      	ldr	r0, [r7, #12]
 8004038:	f000 f8e3 	bl	8004202 <I2C_IsAcknowledgeFailed>
 800403c:	4603      	mov	r3, r0
 800403e:	2b00      	cmp	r3, #0
 8004040:	d001      	beq.n	8004046 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e034      	b.n	80040b0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	f1b3 3fff 	cmp.w	r3, #4294967295
 800404c:	d028      	beq.n	80040a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800404e:	f7fe fdbb 	bl	8002bc8 <HAL_GetTick>
 8004052:	4602      	mov	r2, r0
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	1ad3      	subs	r3, r2, r3
 8004058:	68ba      	ldr	r2, [r7, #8]
 800405a:	429a      	cmp	r2, r3
 800405c:	d302      	bcc.n	8004064 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d11d      	bne.n	80040a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	695b      	ldr	r3, [r3, #20]
 800406a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800406e:	2b80      	cmp	r3, #128	@ 0x80
 8004070:	d016      	beq.n	80040a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2200      	movs	r2, #0
 8004076:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2220      	movs	r2, #32
 800407c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2200      	movs	r2, #0
 8004084:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800408c:	f043 0220 	orr.w	r2, r3, #32
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2200      	movs	r2, #0
 8004098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	e007      	b.n	80040b0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	695b      	ldr	r3, [r3, #20]
 80040a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040aa:	2b80      	cmp	r3, #128	@ 0x80
 80040ac:	d1c3      	bne.n	8004036 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80040ae:	2300      	movs	r3, #0
}
 80040b0:	4618      	mov	r0, r3
 80040b2:	3710      	adds	r7, #16
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bd80      	pop	{r7, pc}

080040b8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b084      	sub	sp, #16
 80040bc:	af00      	add	r7, sp, #0
 80040be:	60f8      	str	r0, [r7, #12]
 80040c0:	60b9      	str	r1, [r7, #8]
 80040c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80040c4:	e034      	b.n	8004130 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80040c6:	68f8      	ldr	r0, [r7, #12]
 80040c8:	f000 f89b 	bl	8004202 <I2C_IsAcknowledgeFailed>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d001      	beq.n	80040d6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e034      	b.n	8004140 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040dc:	d028      	beq.n	8004130 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040de:	f7fe fd73 	bl	8002bc8 <HAL_GetTick>
 80040e2:	4602      	mov	r2, r0
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	1ad3      	subs	r3, r2, r3
 80040e8:	68ba      	ldr	r2, [r7, #8]
 80040ea:	429a      	cmp	r2, r3
 80040ec:	d302      	bcc.n	80040f4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d11d      	bne.n	8004130 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	695b      	ldr	r3, [r3, #20]
 80040fa:	f003 0304 	and.w	r3, r3, #4
 80040fe:	2b04      	cmp	r3, #4
 8004100:	d016      	beq.n	8004130 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2200      	movs	r2, #0
 8004106:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2220      	movs	r2, #32
 800410c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2200      	movs	r2, #0
 8004114:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800411c:	f043 0220 	orr.w	r2, r3, #32
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2200      	movs	r2, #0
 8004128:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	e007      	b.n	8004140 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	695b      	ldr	r3, [r3, #20]
 8004136:	f003 0304 	and.w	r3, r3, #4
 800413a:	2b04      	cmp	r3, #4
 800413c:	d1c3      	bne.n	80040c6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800413e:	2300      	movs	r3, #0
}
 8004140:	4618      	mov	r0, r3
 8004142:	3710      	adds	r7, #16
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}

08004148 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b084      	sub	sp, #16
 800414c:	af00      	add	r7, sp, #0
 800414e:	60f8      	str	r0, [r7, #12]
 8004150:	60b9      	str	r1, [r7, #8]
 8004152:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004154:	e049      	b.n	80041ea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	695b      	ldr	r3, [r3, #20]
 800415c:	f003 0310 	and.w	r3, r3, #16
 8004160:	2b10      	cmp	r3, #16
 8004162:	d119      	bne.n	8004198 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f06f 0210 	mvn.w	r2, #16
 800416c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2200      	movs	r2, #0
 8004172:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2220      	movs	r2, #32
 8004178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2200      	movs	r2, #0
 8004180:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	2200      	movs	r2, #0
 8004190:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004194:	2301      	movs	r3, #1
 8004196:	e030      	b.n	80041fa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004198:	f7fe fd16 	bl	8002bc8 <HAL_GetTick>
 800419c:	4602      	mov	r2, r0
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	68ba      	ldr	r2, [r7, #8]
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d302      	bcc.n	80041ae <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d11d      	bne.n	80041ea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	695b      	ldr	r3, [r3, #20]
 80041b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041b8:	2b40      	cmp	r3, #64	@ 0x40
 80041ba:	d016      	beq.n	80041ea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2200      	movs	r2, #0
 80041c0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2220      	movs	r2, #32
 80041c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d6:	f043 0220 	orr.w	r2, r3, #32
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2200      	movs	r2, #0
 80041e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e007      	b.n	80041fa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	695b      	ldr	r3, [r3, #20]
 80041f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041f4:	2b40      	cmp	r3, #64	@ 0x40
 80041f6:	d1ae      	bne.n	8004156 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80041f8:	2300      	movs	r3, #0
}
 80041fa:	4618      	mov	r0, r3
 80041fc:	3710      	adds	r7, #16
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}

08004202 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004202:	b480      	push	{r7}
 8004204:	b083      	sub	sp, #12
 8004206:	af00      	add	r7, sp, #0
 8004208:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	695b      	ldr	r3, [r3, #20]
 8004210:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004214:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004218:	d11b      	bne.n	8004252 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004222:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2200      	movs	r2, #0
 8004228:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2220      	movs	r2, #32
 800422e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2200      	movs	r2, #0
 8004236:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800423e:	f043 0204 	orr.w	r2, r3, #4
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e000      	b.n	8004254 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004252:	2300      	movs	r3, #0
}
 8004254:	4618      	mov	r0, r3
 8004256:	370c      	adds	r7, #12
 8004258:	46bd      	mov	sp, r7
 800425a:	bc80      	pop	{r7}
 800425c:	4770      	bx	lr
	...

08004260 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b086      	sub	sp, #24
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d101      	bne.n	8004272 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e272      	b.n	8004758 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f003 0301 	and.w	r3, r3, #1
 800427a:	2b00      	cmp	r3, #0
 800427c:	f000 8087 	beq.w	800438e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004280:	4b92      	ldr	r3, [pc, #584]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	f003 030c 	and.w	r3, r3, #12
 8004288:	2b04      	cmp	r3, #4
 800428a:	d00c      	beq.n	80042a6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800428c:	4b8f      	ldr	r3, [pc, #572]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	f003 030c 	and.w	r3, r3, #12
 8004294:	2b08      	cmp	r3, #8
 8004296:	d112      	bne.n	80042be <HAL_RCC_OscConfig+0x5e>
 8004298:	4b8c      	ldr	r3, [pc, #560]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042a4:	d10b      	bne.n	80042be <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042a6:	4b89      	ldr	r3, [pc, #548]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d06c      	beq.n	800438c <HAL_RCC_OscConfig+0x12c>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d168      	bne.n	800438c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	e24c      	b.n	8004758 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042c6:	d106      	bne.n	80042d6 <HAL_RCC_OscConfig+0x76>
 80042c8:	4b80      	ldr	r3, [pc, #512]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a7f      	ldr	r2, [pc, #508]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 80042ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042d2:	6013      	str	r3, [r2, #0]
 80042d4:	e02e      	b.n	8004334 <HAL_RCC_OscConfig+0xd4>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d10c      	bne.n	80042f8 <HAL_RCC_OscConfig+0x98>
 80042de:	4b7b      	ldr	r3, [pc, #492]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a7a      	ldr	r2, [pc, #488]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 80042e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042e8:	6013      	str	r3, [r2, #0]
 80042ea:	4b78      	ldr	r3, [pc, #480]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a77      	ldr	r2, [pc, #476]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 80042f0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80042f4:	6013      	str	r3, [r2, #0]
 80042f6:	e01d      	b.n	8004334 <HAL_RCC_OscConfig+0xd4>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004300:	d10c      	bne.n	800431c <HAL_RCC_OscConfig+0xbc>
 8004302:	4b72      	ldr	r3, [pc, #456]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a71      	ldr	r2, [pc, #452]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 8004308:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800430c:	6013      	str	r3, [r2, #0]
 800430e:	4b6f      	ldr	r3, [pc, #444]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a6e      	ldr	r2, [pc, #440]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 8004314:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004318:	6013      	str	r3, [r2, #0]
 800431a:	e00b      	b.n	8004334 <HAL_RCC_OscConfig+0xd4>
 800431c:	4b6b      	ldr	r3, [pc, #428]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a6a      	ldr	r2, [pc, #424]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 8004322:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004326:	6013      	str	r3, [r2, #0]
 8004328:	4b68      	ldr	r3, [pc, #416]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a67      	ldr	r2, [pc, #412]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 800432e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004332:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d013      	beq.n	8004364 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800433c:	f7fe fc44 	bl	8002bc8 <HAL_GetTick>
 8004340:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004342:	e008      	b.n	8004356 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004344:	f7fe fc40 	bl	8002bc8 <HAL_GetTick>
 8004348:	4602      	mov	r2, r0
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	2b64      	cmp	r3, #100	@ 0x64
 8004350:	d901      	bls.n	8004356 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004352:	2303      	movs	r3, #3
 8004354:	e200      	b.n	8004758 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004356:	4b5d      	ldr	r3, [pc, #372]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800435e:	2b00      	cmp	r3, #0
 8004360:	d0f0      	beq.n	8004344 <HAL_RCC_OscConfig+0xe4>
 8004362:	e014      	b.n	800438e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004364:	f7fe fc30 	bl	8002bc8 <HAL_GetTick>
 8004368:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800436a:	e008      	b.n	800437e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800436c:	f7fe fc2c 	bl	8002bc8 <HAL_GetTick>
 8004370:	4602      	mov	r2, r0
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	1ad3      	subs	r3, r2, r3
 8004376:	2b64      	cmp	r3, #100	@ 0x64
 8004378:	d901      	bls.n	800437e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800437a:	2303      	movs	r3, #3
 800437c:	e1ec      	b.n	8004758 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800437e:	4b53      	ldr	r3, [pc, #332]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004386:	2b00      	cmp	r3, #0
 8004388:	d1f0      	bne.n	800436c <HAL_RCC_OscConfig+0x10c>
 800438a:	e000      	b.n	800438e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800438c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f003 0302 	and.w	r3, r3, #2
 8004396:	2b00      	cmp	r3, #0
 8004398:	d063      	beq.n	8004462 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800439a:	4b4c      	ldr	r3, [pc, #304]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	f003 030c 	and.w	r3, r3, #12
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d00b      	beq.n	80043be <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80043a6:	4b49      	ldr	r3, [pc, #292]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	f003 030c 	and.w	r3, r3, #12
 80043ae:	2b08      	cmp	r3, #8
 80043b0:	d11c      	bne.n	80043ec <HAL_RCC_OscConfig+0x18c>
 80043b2:	4b46      	ldr	r3, [pc, #280]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d116      	bne.n	80043ec <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043be:	4b43      	ldr	r3, [pc, #268]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 0302 	and.w	r3, r3, #2
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d005      	beq.n	80043d6 <HAL_RCC_OscConfig+0x176>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	691b      	ldr	r3, [r3, #16]
 80043ce:	2b01      	cmp	r3, #1
 80043d0:	d001      	beq.n	80043d6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e1c0      	b.n	8004758 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043d6:	4b3d      	ldr	r3, [pc, #244]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	695b      	ldr	r3, [r3, #20]
 80043e2:	00db      	lsls	r3, r3, #3
 80043e4:	4939      	ldr	r1, [pc, #228]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 80043e6:	4313      	orrs	r3, r2
 80043e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043ea:	e03a      	b.n	8004462 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	691b      	ldr	r3, [r3, #16]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d020      	beq.n	8004436 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043f4:	4b36      	ldr	r3, [pc, #216]	@ (80044d0 <HAL_RCC_OscConfig+0x270>)
 80043f6:	2201      	movs	r2, #1
 80043f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043fa:	f7fe fbe5 	bl	8002bc8 <HAL_GetTick>
 80043fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004400:	e008      	b.n	8004414 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004402:	f7fe fbe1 	bl	8002bc8 <HAL_GetTick>
 8004406:	4602      	mov	r2, r0
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	1ad3      	subs	r3, r2, r3
 800440c:	2b02      	cmp	r3, #2
 800440e:	d901      	bls.n	8004414 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004410:	2303      	movs	r3, #3
 8004412:	e1a1      	b.n	8004758 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004414:	4b2d      	ldr	r3, [pc, #180]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 0302 	and.w	r3, r3, #2
 800441c:	2b00      	cmp	r3, #0
 800441e:	d0f0      	beq.n	8004402 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004420:	4b2a      	ldr	r3, [pc, #168]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	695b      	ldr	r3, [r3, #20]
 800442c:	00db      	lsls	r3, r3, #3
 800442e:	4927      	ldr	r1, [pc, #156]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 8004430:	4313      	orrs	r3, r2
 8004432:	600b      	str	r3, [r1, #0]
 8004434:	e015      	b.n	8004462 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004436:	4b26      	ldr	r3, [pc, #152]	@ (80044d0 <HAL_RCC_OscConfig+0x270>)
 8004438:	2200      	movs	r2, #0
 800443a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800443c:	f7fe fbc4 	bl	8002bc8 <HAL_GetTick>
 8004440:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004442:	e008      	b.n	8004456 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004444:	f7fe fbc0 	bl	8002bc8 <HAL_GetTick>
 8004448:	4602      	mov	r2, r0
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	1ad3      	subs	r3, r2, r3
 800444e:	2b02      	cmp	r3, #2
 8004450:	d901      	bls.n	8004456 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004452:	2303      	movs	r3, #3
 8004454:	e180      	b.n	8004758 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004456:	4b1d      	ldr	r3, [pc, #116]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 0302 	and.w	r3, r3, #2
 800445e:	2b00      	cmp	r3, #0
 8004460:	d1f0      	bne.n	8004444 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 0308 	and.w	r3, r3, #8
 800446a:	2b00      	cmp	r3, #0
 800446c:	d03a      	beq.n	80044e4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	699b      	ldr	r3, [r3, #24]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d019      	beq.n	80044aa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004476:	4b17      	ldr	r3, [pc, #92]	@ (80044d4 <HAL_RCC_OscConfig+0x274>)
 8004478:	2201      	movs	r2, #1
 800447a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800447c:	f7fe fba4 	bl	8002bc8 <HAL_GetTick>
 8004480:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004482:	e008      	b.n	8004496 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004484:	f7fe fba0 	bl	8002bc8 <HAL_GetTick>
 8004488:	4602      	mov	r2, r0
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	1ad3      	subs	r3, r2, r3
 800448e:	2b02      	cmp	r3, #2
 8004490:	d901      	bls.n	8004496 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	e160      	b.n	8004758 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004496:	4b0d      	ldr	r3, [pc, #52]	@ (80044cc <HAL_RCC_OscConfig+0x26c>)
 8004498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800449a:	f003 0302 	and.w	r3, r3, #2
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d0f0      	beq.n	8004484 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80044a2:	2001      	movs	r0, #1
 80044a4:	f000 face 	bl	8004a44 <RCC_Delay>
 80044a8:	e01c      	b.n	80044e4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044aa:	4b0a      	ldr	r3, [pc, #40]	@ (80044d4 <HAL_RCC_OscConfig+0x274>)
 80044ac:	2200      	movs	r2, #0
 80044ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044b0:	f7fe fb8a 	bl	8002bc8 <HAL_GetTick>
 80044b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044b6:	e00f      	b.n	80044d8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044b8:	f7fe fb86 	bl	8002bc8 <HAL_GetTick>
 80044bc:	4602      	mov	r2, r0
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	1ad3      	subs	r3, r2, r3
 80044c2:	2b02      	cmp	r3, #2
 80044c4:	d908      	bls.n	80044d8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e146      	b.n	8004758 <HAL_RCC_OscConfig+0x4f8>
 80044ca:	bf00      	nop
 80044cc:	40021000 	.word	0x40021000
 80044d0:	42420000 	.word	0x42420000
 80044d4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044d8:	4b92      	ldr	r3, [pc, #584]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 80044da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044dc:	f003 0302 	and.w	r3, r3, #2
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d1e9      	bne.n	80044b8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 0304 	and.w	r3, r3, #4
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	f000 80a6 	beq.w	800463e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044f2:	2300      	movs	r3, #0
 80044f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044f6:	4b8b      	ldr	r3, [pc, #556]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 80044f8:	69db      	ldr	r3, [r3, #28]
 80044fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d10d      	bne.n	800451e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004502:	4b88      	ldr	r3, [pc, #544]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 8004504:	69db      	ldr	r3, [r3, #28]
 8004506:	4a87      	ldr	r2, [pc, #540]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 8004508:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800450c:	61d3      	str	r3, [r2, #28]
 800450e:	4b85      	ldr	r3, [pc, #532]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 8004510:	69db      	ldr	r3, [r3, #28]
 8004512:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004516:	60bb      	str	r3, [r7, #8]
 8004518:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800451a:	2301      	movs	r3, #1
 800451c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800451e:	4b82      	ldr	r3, [pc, #520]	@ (8004728 <HAL_RCC_OscConfig+0x4c8>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004526:	2b00      	cmp	r3, #0
 8004528:	d118      	bne.n	800455c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800452a:	4b7f      	ldr	r3, [pc, #508]	@ (8004728 <HAL_RCC_OscConfig+0x4c8>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a7e      	ldr	r2, [pc, #504]	@ (8004728 <HAL_RCC_OscConfig+0x4c8>)
 8004530:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004534:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004536:	f7fe fb47 	bl	8002bc8 <HAL_GetTick>
 800453a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800453c:	e008      	b.n	8004550 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800453e:	f7fe fb43 	bl	8002bc8 <HAL_GetTick>
 8004542:	4602      	mov	r2, r0
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	1ad3      	subs	r3, r2, r3
 8004548:	2b64      	cmp	r3, #100	@ 0x64
 800454a:	d901      	bls.n	8004550 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800454c:	2303      	movs	r3, #3
 800454e:	e103      	b.n	8004758 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004550:	4b75      	ldr	r3, [pc, #468]	@ (8004728 <HAL_RCC_OscConfig+0x4c8>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004558:	2b00      	cmp	r3, #0
 800455a:	d0f0      	beq.n	800453e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	68db      	ldr	r3, [r3, #12]
 8004560:	2b01      	cmp	r3, #1
 8004562:	d106      	bne.n	8004572 <HAL_RCC_OscConfig+0x312>
 8004564:	4b6f      	ldr	r3, [pc, #444]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 8004566:	6a1b      	ldr	r3, [r3, #32]
 8004568:	4a6e      	ldr	r2, [pc, #440]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 800456a:	f043 0301 	orr.w	r3, r3, #1
 800456e:	6213      	str	r3, [r2, #32]
 8004570:	e02d      	b.n	80045ce <HAL_RCC_OscConfig+0x36e>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d10c      	bne.n	8004594 <HAL_RCC_OscConfig+0x334>
 800457a:	4b6a      	ldr	r3, [pc, #424]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 800457c:	6a1b      	ldr	r3, [r3, #32]
 800457e:	4a69      	ldr	r2, [pc, #420]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 8004580:	f023 0301 	bic.w	r3, r3, #1
 8004584:	6213      	str	r3, [r2, #32]
 8004586:	4b67      	ldr	r3, [pc, #412]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 8004588:	6a1b      	ldr	r3, [r3, #32]
 800458a:	4a66      	ldr	r2, [pc, #408]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 800458c:	f023 0304 	bic.w	r3, r3, #4
 8004590:	6213      	str	r3, [r2, #32]
 8004592:	e01c      	b.n	80045ce <HAL_RCC_OscConfig+0x36e>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	2b05      	cmp	r3, #5
 800459a:	d10c      	bne.n	80045b6 <HAL_RCC_OscConfig+0x356>
 800459c:	4b61      	ldr	r3, [pc, #388]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 800459e:	6a1b      	ldr	r3, [r3, #32]
 80045a0:	4a60      	ldr	r2, [pc, #384]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 80045a2:	f043 0304 	orr.w	r3, r3, #4
 80045a6:	6213      	str	r3, [r2, #32]
 80045a8:	4b5e      	ldr	r3, [pc, #376]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 80045aa:	6a1b      	ldr	r3, [r3, #32]
 80045ac:	4a5d      	ldr	r2, [pc, #372]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 80045ae:	f043 0301 	orr.w	r3, r3, #1
 80045b2:	6213      	str	r3, [r2, #32]
 80045b4:	e00b      	b.n	80045ce <HAL_RCC_OscConfig+0x36e>
 80045b6:	4b5b      	ldr	r3, [pc, #364]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 80045b8:	6a1b      	ldr	r3, [r3, #32]
 80045ba:	4a5a      	ldr	r2, [pc, #360]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 80045bc:	f023 0301 	bic.w	r3, r3, #1
 80045c0:	6213      	str	r3, [r2, #32]
 80045c2:	4b58      	ldr	r3, [pc, #352]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 80045c4:	6a1b      	ldr	r3, [r3, #32]
 80045c6:	4a57      	ldr	r2, [pc, #348]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 80045c8:	f023 0304 	bic.w	r3, r3, #4
 80045cc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d015      	beq.n	8004602 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045d6:	f7fe faf7 	bl	8002bc8 <HAL_GetTick>
 80045da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045dc:	e00a      	b.n	80045f4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045de:	f7fe faf3 	bl	8002bc8 <HAL_GetTick>
 80045e2:	4602      	mov	r2, r0
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	1ad3      	subs	r3, r2, r3
 80045e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d901      	bls.n	80045f4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80045f0:	2303      	movs	r3, #3
 80045f2:	e0b1      	b.n	8004758 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045f4:	4b4b      	ldr	r3, [pc, #300]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 80045f6:	6a1b      	ldr	r3, [r3, #32]
 80045f8:	f003 0302 	and.w	r3, r3, #2
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d0ee      	beq.n	80045de <HAL_RCC_OscConfig+0x37e>
 8004600:	e014      	b.n	800462c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004602:	f7fe fae1 	bl	8002bc8 <HAL_GetTick>
 8004606:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004608:	e00a      	b.n	8004620 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800460a:	f7fe fadd 	bl	8002bc8 <HAL_GetTick>
 800460e:	4602      	mov	r2, r0
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	1ad3      	subs	r3, r2, r3
 8004614:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004618:	4293      	cmp	r3, r2
 800461a:	d901      	bls.n	8004620 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800461c:	2303      	movs	r3, #3
 800461e:	e09b      	b.n	8004758 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004620:	4b40      	ldr	r3, [pc, #256]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 8004622:	6a1b      	ldr	r3, [r3, #32]
 8004624:	f003 0302 	and.w	r3, r3, #2
 8004628:	2b00      	cmp	r3, #0
 800462a:	d1ee      	bne.n	800460a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800462c:	7dfb      	ldrb	r3, [r7, #23]
 800462e:	2b01      	cmp	r3, #1
 8004630:	d105      	bne.n	800463e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004632:	4b3c      	ldr	r3, [pc, #240]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 8004634:	69db      	ldr	r3, [r3, #28]
 8004636:	4a3b      	ldr	r2, [pc, #236]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 8004638:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800463c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	69db      	ldr	r3, [r3, #28]
 8004642:	2b00      	cmp	r3, #0
 8004644:	f000 8087 	beq.w	8004756 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004648:	4b36      	ldr	r3, [pc, #216]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	f003 030c 	and.w	r3, r3, #12
 8004650:	2b08      	cmp	r3, #8
 8004652:	d061      	beq.n	8004718 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	69db      	ldr	r3, [r3, #28]
 8004658:	2b02      	cmp	r3, #2
 800465a:	d146      	bne.n	80046ea <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800465c:	4b33      	ldr	r3, [pc, #204]	@ (800472c <HAL_RCC_OscConfig+0x4cc>)
 800465e:	2200      	movs	r2, #0
 8004660:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004662:	f7fe fab1 	bl	8002bc8 <HAL_GetTick>
 8004666:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004668:	e008      	b.n	800467c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800466a:	f7fe faad 	bl	8002bc8 <HAL_GetTick>
 800466e:	4602      	mov	r2, r0
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	1ad3      	subs	r3, r2, r3
 8004674:	2b02      	cmp	r3, #2
 8004676:	d901      	bls.n	800467c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004678:	2303      	movs	r3, #3
 800467a:	e06d      	b.n	8004758 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800467c:	4b29      	ldr	r3, [pc, #164]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004684:	2b00      	cmp	r3, #0
 8004686:	d1f0      	bne.n	800466a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6a1b      	ldr	r3, [r3, #32]
 800468c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004690:	d108      	bne.n	80046a4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004692:	4b24      	ldr	r3, [pc, #144]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	4921      	ldr	r1, [pc, #132]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 80046a0:	4313      	orrs	r3, r2
 80046a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80046a4:	4b1f      	ldr	r3, [pc, #124]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6a19      	ldr	r1, [r3, #32]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b4:	430b      	orrs	r3, r1
 80046b6:	491b      	ldr	r1, [pc, #108]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 80046b8:	4313      	orrs	r3, r2
 80046ba:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046bc:	4b1b      	ldr	r3, [pc, #108]	@ (800472c <HAL_RCC_OscConfig+0x4cc>)
 80046be:	2201      	movs	r2, #1
 80046c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046c2:	f7fe fa81 	bl	8002bc8 <HAL_GetTick>
 80046c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80046c8:	e008      	b.n	80046dc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046ca:	f7fe fa7d 	bl	8002bc8 <HAL_GetTick>
 80046ce:	4602      	mov	r2, r0
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	1ad3      	subs	r3, r2, r3
 80046d4:	2b02      	cmp	r3, #2
 80046d6:	d901      	bls.n	80046dc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80046d8:	2303      	movs	r3, #3
 80046da:	e03d      	b.n	8004758 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80046dc:	4b11      	ldr	r3, [pc, #68]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d0f0      	beq.n	80046ca <HAL_RCC_OscConfig+0x46a>
 80046e8:	e035      	b.n	8004756 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046ea:	4b10      	ldr	r3, [pc, #64]	@ (800472c <HAL_RCC_OscConfig+0x4cc>)
 80046ec:	2200      	movs	r2, #0
 80046ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046f0:	f7fe fa6a 	bl	8002bc8 <HAL_GetTick>
 80046f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046f6:	e008      	b.n	800470a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046f8:	f7fe fa66 	bl	8002bc8 <HAL_GetTick>
 80046fc:	4602      	mov	r2, r0
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	1ad3      	subs	r3, r2, r3
 8004702:	2b02      	cmp	r3, #2
 8004704:	d901      	bls.n	800470a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004706:	2303      	movs	r3, #3
 8004708:	e026      	b.n	8004758 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800470a:	4b06      	ldr	r3, [pc, #24]	@ (8004724 <HAL_RCC_OscConfig+0x4c4>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1f0      	bne.n	80046f8 <HAL_RCC_OscConfig+0x498>
 8004716:	e01e      	b.n	8004756 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	69db      	ldr	r3, [r3, #28]
 800471c:	2b01      	cmp	r3, #1
 800471e:	d107      	bne.n	8004730 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	e019      	b.n	8004758 <HAL_RCC_OscConfig+0x4f8>
 8004724:	40021000 	.word	0x40021000
 8004728:	40007000 	.word	0x40007000
 800472c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004730:	4b0b      	ldr	r3, [pc, #44]	@ (8004760 <HAL_RCC_OscConfig+0x500>)
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6a1b      	ldr	r3, [r3, #32]
 8004740:	429a      	cmp	r2, r3
 8004742:	d106      	bne.n	8004752 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800474e:	429a      	cmp	r2, r3
 8004750:	d001      	beq.n	8004756 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004752:	2301      	movs	r3, #1
 8004754:	e000      	b.n	8004758 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004756:	2300      	movs	r3, #0
}
 8004758:	4618      	mov	r0, r3
 800475a:	3718      	adds	r7, #24
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}
 8004760:	40021000 	.word	0x40021000

08004764 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b084      	sub	sp, #16
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
 800476c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d101      	bne.n	8004778 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004774:	2301      	movs	r3, #1
 8004776:	e0d0      	b.n	800491a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004778:	4b6a      	ldr	r3, [pc, #424]	@ (8004924 <HAL_RCC_ClockConfig+0x1c0>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 0307 	and.w	r3, r3, #7
 8004780:	683a      	ldr	r2, [r7, #0]
 8004782:	429a      	cmp	r2, r3
 8004784:	d910      	bls.n	80047a8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004786:	4b67      	ldr	r3, [pc, #412]	@ (8004924 <HAL_RCC_ClockConfig+0x1c0>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f023 0207 	bic.w	r2, r3, #7
 800478e:	4965      	ldr	r1, [pc, #404]	@ (8004924 <HAL_RCC_ClockConfig+0x1c0>)
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	4313      	orrs	r3, r2
 8004794:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004796:	4b63      	ldr	r3, [pc, #396]	@ (8004924 <HAL_RCC_ClockConfig+0x1c0>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 0307 	and.w	r3, r3, #7
 800479e:	683a      	ldr	r2, [r7, #0]
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d001      	beq.n	80047a8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	e0b8      	b.n	800491a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 0302 	and.w	r3, r3, #2
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d020      	beq.n	80047f6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 0304 	and.w	r3, r3, #4
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d005      	beq.n	80047cc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047c0:	4b59      	ldr	r3, [pc, #356]	@ (8004928 <HAL_RCC_ClockConfig+0x1c4>)
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	4a58      	ldr	r2, [pc, #352]	@ (8004928 <HAL_RCC_ClockConfig+0x1c4>)
 80047c6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80047ca:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 0308 	and.w	r3, r3, #8
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d005      	beq.n	80047e4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047d8:	4b53      	ldr	r3, [pc, #332]	@ (8004928 <HAL_RCC_ClockConfig+0x1c4>)
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	4a52      	ldr	r2, [pc, #328]	@ (8004928 <HAL_RCC_ClockConfig+0x1c4>)
 80047de:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80047e2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047e4:	4b50      	ldr	r3, [pc, #320]	@ (8004928 <HAL_RCC_ClockConfig+0x1c4>)
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	494d      	ldr	r1, [pc, #308]	@ (8004928 <HAL_RCC_ClockConfig+0x1c4>)
 80047f2:	4313      	orrs	r3, r2
 80047f4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0301 	and.w	r3, r3, #1
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d040      	beq.n	8004884 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	2b01      	cmp	r3, #1
 8004808:	d107      	bne.n	800481a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800480a:	4b47      	ldr	r3, [pc, #284]	@ (8004928 <HAL_RCC_ClockConfig+0x1c4>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004812:	2b00      	cmp	r3, #0
 8004814:	d115      	bne.n	8004842 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e07f      	b.n	800491a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	2b02      	cmp	r3, #2
 8004820:	d107      	bne.n	8004832 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004822:	4b41      	ldr	r3, [pc, #260]	@ (8004928 <HAL_RCC_ClockConfig+0x1c4>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800482a:	2b00      	cmp	r3, #0
 800482c:	d109      	bne.n	8004842 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	e073      	b.n	800491a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004832:	4b3d      	ldr	r3, [pc, #244]	@ (8004928 <HAL_RCC_ClockConfig+0x1c4>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f003 0302 	and.w	r3, r3, #2
 800483a:	2b00      	cmp	r3, #0
 800483c:	d101      	bne.n	8004842 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	e06b      	b.n	800491a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004842:	4b39      	ldr	r3, [pc, #228]	@ (8004928 <HAL_RCC_ClockConfig+0x1c4>)
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	f023 0203 	bic.w	r2, r3, #3
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	4936      	ldr	r1, [pc, #216]	@ (8004928 <HAL_RCC_ClockConfig+0x1c4>)
 8004850:	4313      	orrs	r3, r2
 8004852:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004854:	f7fe f9b8 	bl	8002bc8 <HAL_GetTick>
 8004858:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800485a:	e00a      	b.n	8004872 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800485c:	f7fe f9b4 	bl	8002bc8 <HAL_GetTick>
 8004860:	4602      	mov	r2, r0
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	1ad3      	subs	r3, r2, r3
 8004866:	f241 3288 	movw	r2, #5000	@ 0x1388
 800486a:	4293      	cmp	r3, r2
 800486c:	d901      	bls.n	8004872 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800486e:	2303      	movs	r3, #3
 8004870:	e053      	b.n	800491a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004872:	4b2d      	ldr	r3, [pc, #180]	@ (8004928 <HAL_RCC_ClockConfig+0x1c4>)
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	f003 020c 	and.w	r2, r3, #12
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	429a      	cmp	r2, r3
 8004882:	d1eb      	bne.n	800485c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004884:	4b27      	ldr	r3, [pc, #156]	@ (8004924 <HAL_RCC_ClockConfig+0x1c0>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f003 0307 	and.w	r3, r3, #7
 800488c:	683a      	ldr	r2, [r7, #0]
 800488e:	429a      	cmp	r2, r3
 8004890:	d210      	bcs.n	80048b4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004892:	4b24      	ldr	r3, [pc, #144]	@ (8004924 <HAL_RCC_ClockConfig+0x1c0>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f023 0207 	bic.w	r2, r3, #7
 800489a:	4922      	ldr	r1, [pc, #136]	@ (8004924 <HAL_RCC_ClockConfig+0x1c0>)
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	4313      	orrs	r3, r2
 80048a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048a2:	4b20      	ldr	r3, [pc, #128]	@ (8004924 <HAL_RCC_ClockConfig+0x1c0>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 0307 	and.w	r3, r3, #7
 80048aa:	683a      	ldr	r2, [r7, #0]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d001      	beq.n	80048b4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e032      	b.n	800491a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 0304 	and.w	r3, r3, #4
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d008      	beq.n	80048d2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048c0:	4b19      	ldr	r3, [pc, #100]	@ (8004928 <HAL_RCC_ClockConfig+0x1c4>)
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	68db      	ldr	r3, [r3, #12]
 80048cc:	4916      	ldr	r1, [pc, #88]	@ (8004928 <HAL_RCC_ClockConfig+0x1c4>)
 80048ce:	4313      	orrs	r3, r2
 80048d0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 0308 	and.w	r3, r3, #8
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d009      	beq.n	80048f2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80048de:	4b12      	ldr	r3, [pc, #72]	@ (8004928 <HAL_RCC_ClockConfig+0x1c4>)
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	691b      	ldr	r3, [r3, #16]
 80048ea:	00db      	lsls	r3, r3, #3
 80048ec:	490e      	ldr	r1, [pc, #56]	@ (8004928 <HAL_RCC_ClockConfig+0x1c4>)
 80048ee:	4313      	orrs	r3, r2
 80048f0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80048f2:	f000 f821 	bl	8004938 <HAL_RCC_GetSysClockFreq>
 80048f6:	4602      	mov	r2, r0
 80048f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004928 <HAL_RCC_ClockConfig+0x1c4>)
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	091b      	lsrs	r3, r3, #4
 80048fe:	f003 030f 	and.w	r3, r3, #15
 8004902:	490a      	ldr	r1, [pc, #40]	@ (800492c <HAL_RCC_ClockConfig+0x1c8>)
 8004904:	5ccb      	ldrb	r3, [r1, r3]
 8004906:	fa22 f303 	lsr.w	r3, r2, r3
 800490a:	4a09      	ldr	r2, [pc, #36]	@ (8004930 <HAL_RCC_ClockConfig+0x1cc>)
 800490c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800490e:	4b09      	ldr	r3, [pc, #36]	@ (8004934 <HAL_RCC_ClockConfig+0x1d0>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4618      	mov	r0, r3
 8004914:	f7fe f916 	bl	8002b44 <HAL_InitTick>

  return HAL_OK;
 8004918:	2300      	movs	r3, #0
}
 800491a:	4618      	mov	r0, r3
 800491c:	3710      	adds	r7, #16
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
 8004922:	bf00      	nop
 8004924:	40022000 	.word	0x40022000
 8004928:	40021000 	.word	0x40021000
 800492c:	08007fc0 	.word	0x08007fc0
 8004930:	20000064 	.word	0x20000064
 8004934:	20000068 	.word	0x20000068

08004938 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004938:	b480      	push	{r7}
 800493a:	b087      	sub	sp, #28
 800493c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800493e:	2300      	movs	r3, #0
 8004940:	60fb      	str	r3, [r7, #12]
 8004942:	2300      	movs	r3, #0
 8004944:	60bb      	str	r3, [r7, #8]
 8004946:	2300      	movs	r3, #0
 8004948:	617b      	str	r3, [r7, #20]
 800494a:	2300      	movs	r3, #0
 800494c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800494e:	2300      	movs	r3, #0
 8004950:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004952:	4b1e      	ldr	r3, [pc, #120]	@ (80049cc <HAL_RCC_GetSysClockFreq+0x94>)
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	f003 030c 	and.w	r3, r3, #12
 800495e:	2b04      	cmp	r3, #4
 8004960:	d002      	beq.n	8004968 <HAL_RCC_GetSysClockFreq+0x30>
 8004962:	2b08      	cmp	r3, #8
 8004964:	d003      	beq.n	800496e <HAL_RCC_GetSysClockFreq+0x36>
 8004966:	e027      	b.n	80049b8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004968:	4b19      	ldr	r3, [pc, #100]	@ (80049d0 <HAL_RCC_GetSysClockFreq+0x98>)
 800496a:	613b      	str	r3, [r7, #16]
      break;
 800496c:	e027      	b.n	80049be <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	0c9b      	lsrs	r3, r3, #18
 8004972:	f003 030f 	and.w	r3, r3, #15
 8004976:	4a17      	ldr	r2, [pc, #92]	@ (80049d4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004978:	5cd3      	ldrb	r3, [r2, r3]
 800497a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004982:	2b00      	cmp	r3, #0
 8004984:	d010      	beq.n	80049a8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004986:	4b11      	ldr	r3, [pc, #68]	@ (80049cc <HAL_RCC_GetSysClockFreq+0x94>)
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	0c5b      	lsrs	r3, r3, #17
 800498c:	f003 0301 	and.w	r3, r3, #1
 8004990:	4a11      	ldr	r2, [pc, #68]	@ (80049d8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004992:	5cd3      	ldrb	r3, [r2, r3]
 8004994:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4a0d      	ldr	r2, [pc, #52]	@ (80049d0 <HAL_RCC_GetSysClockFreq+0x98>)
 800499a:	fb03 f202 	mul.w	r2, r3, r2
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80049a4:	617b      	str	r3, [r7, #20]
 80049a6:	e004      	b.n	80049b2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	4a0c      	ldr	r2, [pc, #48]	@ (80049dc <HAL_RCC_GetSysClockFreq+0xa4>)
 80049ac:	fb02 f303 	mul.w	r3, r2, r3
 80049b0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	613b      	str	r3, [r7, #16]
      break;
 80049b6:	e002      	b.n	80049be <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80049b8:	4b05      	ldr	r3, [pc, #20]	@ (80049d0 <HAL_RCC_GetSysClockFreq+0x98>)
 80049ba:	613b      	str	r3, [r7, #16]
      break;
 80049bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049be:	693b      	ldr	r3, [r7, #16]
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	371c      	adds	r7, #28
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bc80      	pop	{r7}
 80049c8:	4770      	bx	lr
 80049ca:	bf00      	nop
 80049cc:	40021000 	.word	0x40021000
 80049d0:	007a1200 	.word	0x007a1200
 80049d4:	08007fd8 	.word	0x08007fd8
 80049d8:	08007fe8 	.word	0x08007fe8
 80049dc:	003d0900 	.word	0x003d0900

080049e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049e0:	b480      	push	{r7}
 80049e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049e4:	4b02      	ldr	r3, [pc, #8]	@ (80049f0 <HAL_RCC_GetHCLKFreq+0x10>)
 80049e6:	681b      	ldr	r3, [r3, #0]
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bc80      	pop	{r7}
 80049ee:	4770      	bx	lr
 80049f0:	20000064 	.word	0x20000064

080049f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80049f8:	f7ff fff2 	bl	80049e0 <HAL_RCC_GetHCLKFreq>
 80049fc:	4602      	mov	r2, r0
 80049fe:	4b05      	ldr	r3, [pc, #20]	@ (8004a14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	0a1b      	lsrs	r3, r3, #8
 8004a04:	f003 0307 	and.w	r3, r3, #7
 8004a08:	4903      	ldr	r1, [pc, #12]	@ (8004a18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a0a:	5ccb      	ldrb	r3, [r1, r3]
 8004a0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	bd80      	pop	{r7, pc}
 8004a14:	40021000 	.word	0x40021000
 8004a18:	08007fd0 	.word	0x08007fd0

08004a1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a20:	f7ff ffde 	bl	80049e0 <HAL_RCC_GetHCLKFreq>
 8004a24:	4602      	mov	r2, r0
 8004a26:	4b05      	ldr	r3, [pc, #20]	@ (8004a3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	0adb      	lsrs	r3, r3, #11
 8004a2c:	f003 0307 	and.w	r3, r3, #7
 8004a30:	4903      	ldr	r1, [pc, #12]	@ (8004a40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a32:	5ccb      	ldrb	r3, [r1, r3]
 8004a34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	bd80      	pop	{r7, pc}
 8004a3c:	40021000 	.word	0x40021000
 8004a40:	08007fd0 	.word	0x08007fd0

08004a44 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b085      	sub	sp, #20
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8004a78 <RCC_Delay+0x34>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a0a      	ldr	r2, [pc, #40]	@ (8004a7c <RCC_Delay+0x38>)
 8004a52:	fba2 2303 	umull	r2, r3, r2, r3
 8004a56:	0a5b      	lsrs	r3, r3, #9
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	fb02 f303 	mul.w	r3, r2, r3
 8004a5e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004a60:	bf00      	nop
  }
  while (Delay --);
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	1e5a      	subs	r2, r3, #1
 8004a66:	60fa      	str	r2, [r7, #12]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d1f9      	bne.n	8004a60 <RCC_Delay+0x1c>
}
 8004a6c:	bf00      	nop
 8004a6e:	bf00      	nop
 8004a70:	3714      	adds	r7, #20
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bc80      	pop	{r7}
 8004a76:	4770      	bx	lr
 8004a78:	20000064 	.word	0x20000064
 8004a7c:	10624dd3 	.word	0x10624dd3

08004a80 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b082      	sub	sp, #8
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d101      	bne.n	8004a92 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e076      	b.n	8004b80 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d108      	bne.n	8004aac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004aa2:	d009      	beq.n	8004ab8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	61da      	str	r2, [r3, #28]
 8004aaa:	e005      	b.n	8004ab8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2200      	movs	r2, #0
 8004abc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ac4:	b2db      	uxtb	r3, r3
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d106      	bne.n	8004ad8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2200      	movs	r2, #0
 8004ace:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004ad2:	6878      	ldr	r0, [r7, #4]
 8004ad4:	f7fd fe84 	bl	80027e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2202      	movs	r2, #2
 8004adc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004aee:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	689b      	ldr	r3, [r3, #8]
 8004afc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004b00:	431a      	orrs	r2, r3
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	68db      	ldr	r3, [r3, #12]
 8004b06:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b0a:	431a      	orrs	r2, r3
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	691b      	ldr	r3, [r3, #16]
 8004b10:	f003 0302 	and.w	r3, r3, #2
 8004b14:	431a      	orrs	r2, r3
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	695b      	ldr	r3, [r3, #20]
 8004b1a:	f003 0301 	and.w	r3, r3, #1
 8004b1e:	431a      	orrs	r2, r3
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	699b      	ldr	r3, [r3, #24]
 8004b24:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b28:	431a      	orrs	r2, r3
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	69db      	ldr	r3, [r3, #28]
 8004b2e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004b32:	431a      	orrs	r2, r3
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6a1b      	ldr	r3, [r3, #32]
 8004b38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b3c:	ea42 0103 	orr.w	r1, r2, r3
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b44:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	430a      	orrs	r2, r1
 8004b4e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	699b      	ldr	r3, [r3, #24]
 8004b54:	0c1a      	lsrs	r2, r3, #16
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f002 0204 	and.w	r2, r2, #4
 8004b5e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	69da      	ldr	r2, [r3, #28]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b6e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2200      	movs	r2, #0
 8004b74:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2201      	movs	r2, #1
 8004b7a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004b7e:	2300      	movs	r3, #0
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	3708      	adds	r7, #8
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bd80      	pop	{r7, pc}

08004b88 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b088      	sub	sp, #32
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	60f8      	str	r0, [r7, #12]
 8004b90:	60b9      	str	r1, [r7, #8]
 8004b92:	603b      	str	r3, [r7, #0]
 8004b94:	4613      	mov	r3, r2
 8004b96:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b98:	f7fe f816 	bl	8002bc8 <HAL_GetTick>
 8004b9c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004b9e:	88fb      	ldrh	r3, [r7, #6]
 8004ba0:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ba8:	b2db      	uxtb	r3, r3
 8004baa:	2b01      	cmp	r3, #1
 8004bac:	d001      	beq.n	8004bb2 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004bae:	2302      	movs	r3, #2
 8004bb0:	e12a      	b.n	8004e08 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004bb2:	68bb      	ldr	r3, [r7, #8]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d002      	beq.n	8004bbe <HAL_SPI_Transmit+0x36>
 8004bb8:	88fb      	ldrh	r3, [r7, #6]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d101      	bne.n	8004bc2 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e122      	b.n	8004e08 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d101      	bne.n	8004bd0 <HAL_SPI_Transmit+0x48>
 8004bcc:	2302      	movs	r3, #2
 8004bce:	e11b      	b.n	8004e08 <HAL_SPI_Transmit+0x280>
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2203      	movs	r2, #3
 8004bdc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2200      	movs	r2, #0
 8004be4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	68ba      	ldr	r2, [r7, #8]
 8004bea:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	88fa      	ldrh	r2, [r7, #6]
 8004bf0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	88fa      	ldrh	r2, [r7, #6]
 8004bf6:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2200      	movs	r2, #0
 8004c02:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2200      	movs	r2, #0
 8004c08:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2200      	movs	r2, #0
 8004c14:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c1e:	d10f      	bne.n	8004c40 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c2e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004c3e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c4a:	2b40      	cmp	r3, #64	@ 0x40
 8004c4c:	d007      	beq.n	8004c5e <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681a      	ldr	r2, [r3, #0]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c5c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	68db      	ldr	r3, [r3, #12]
 8004c62:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c66:	d152      	bne.n	8004d0e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d002      	beq.n	8004c76 <HAL_SPI_Transmit+0xee>
 8004c70:	8b7b      	ldrh	r3, [r7, #26]
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d145      	bne.n	8004d02 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c7a:	881a      	ldrh	r2, [r3, #0]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c86:	1c9a      	adds	r2, r3, #2
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c90:	b29b      	uxth	r3, r3
 8004c92:	3b01      	subs	r3, #1
 8004c94:	b29a      	uxth	r2, r3
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004c9a:	e032      	b.n	8004d02 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	f003 0302 	and.w	r3, r3, #2
 8004ca6:	2b02      	cmp	r3, #2
 8004ca8:	d112      	bne.n	8004cd0 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cae:	881a      	ldrh	r2, [r3, #0]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cba:	1c9a      	adds	r2, r3, #2
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cc4:	b29b      	uxth	r3, r3
 8004cc6:	3b01      	subs	r3, #1
 8004cc8:	b29a      	uxth	r2, r3
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004cce:	e018      	b.n	8004d02 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cd0:	f7fd ff7a 	bl	8002bc8 <HAL_GetTick>
 8004cd4:	4602      	mov	r2, r0
 8004cd6:	69fb      	ldr	r3, [r7, #28]
 8004cd8:	1ad3      	subs	r3, r2, r3
 8004cda:	683a      	ldr	r2, [r7, #0]
 8004cdc:	429a      	cmp	r2, r3
 8004cde:	d803      	bhi.n	8004ce8 <HAL_SPI_Transmit+0x160>
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ce6:	d102      	bne.n	8004cee <HAL_SPI_Transmit+0x166>
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d109      	bne.n	8004d02 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004cfe:	2303      	movs	r3, #3
 8004d00:	e082      	b.n	8004e08 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d1c7      	bne.n	8004c9c <HAL_SPI_Transmit+0x114>
 8004d0c:	e053      	b.n	8004db6 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d002      	beq.n	8004d1c <HAL_SPI_Transmit+0x194>
 8004d16:	8b7b      	ldrh	r3, [r7, #26]
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d147      	bne.n	8004dac <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	330c      	adds	r3, #12
 8004d26:	7812      	ldrb	r2, [r2, #0]
 8004d28:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d2e:	1c5a      	adds	r2, r3, #1
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d38:	b29b      	uxth	r3, r3
 8004d3a:	3b01      	subs	r3, #1
 8004d3c:	b29a      	uxth	r2, r3
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004d42:	e033      	b.n	8004dac <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	689b      	ldr	r3, [r3, #8]
 8004d4a:	f003 0302 	and.w	r3, r3, #2
 8004d4e:	2b02      	cmp	r3, #2
 8004d50:	d113      	bne.n	8004d7a <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	330c      	adds	r3, #12
 8004d5c:	7812      	ldrb	r2, [r2, #0]
 8004d5e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d64:	1c5a      	adds	r2, r3, #1
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d6e:	b29b      	uxth	r3, r3
 8004d70:	3b01      	subs	r3, #1
 8004d72:	b29a      	uxth	r2, r3
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004d78:	e018      	b.n	8004dac <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d7a:	f7fd ff25 	bl	8002bc8 <HAL_GetTick>
 8004d7e:	4602      	mov	r2, r0
 8004d80:	69fb      	ldr	r3, [r7, #28]
 8004d82:	1ad3      	subs	r3, r2, r3
 8004d84:	683a      	ldr	r2, [r7, #0]
 8004d86:	429a      	cmp	r2, r3
 8004d88:	d803      	bhi.n	8004d92 <HAL_SPI_Transmit+0x20a>
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d90:	d102      	bne.n	8004d98 <HAL_SPI_Transmit+0x210>
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d109      	bne.n	8004dac <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2200      	movs	r2, #0
 8004da4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004da8:	2303      	movs	r3, #3
 8004daa:	e02d      	b.n	8004e08 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004db0:	b29b      	uxth	r3, r3
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d1c6      	bne.n	8004d44 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004db6:	69fa      	ldr	r2, [r7, #28]
 8004db8:	6839      	ldr	r1, [r7, #0]
 8004dba:	68f8      	ldr	r0, [r7, #12]
 8004dbc:	f000 fa5a 	bl	8005274 <SPI_EndRxTxTransaction>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d002      	beq.n	8004dcc <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2220      	movs	r2, #32
 8004dca:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d10a      	bne.n	8004dea <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	617b      	str	r3, [r7, #20]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	617b      	str	r3, [r7, #20]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	617b      	str	r3, [r7, #20]
 8004de8:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2201      	movs	r2, #1
 8004dee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2200      	movs	r2, #0
 8004df6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d001      	beq.n	8004e06 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	e000      	b.n	8004e08 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004e06:	2300      	movs	r3, #0
  }
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	3720      	adds	r7, #32
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bd80      	pop	{r7, pc}

08004e10 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b08a      	sub	sp, #40	@ 0x28
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	60f8      	str	r0, [r7, #12]
 8004e18:	60b9      	str	r1, [r7, #8]
 8004e1a:	607a      	str	r2, [r7, #4]
 8004e1c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e22:	f7fd fed1 	bl	8002bc8 <HAL_GetTick>
 8004e26:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004e2e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004e36:	887b      	ldrh	r3, [r7, #2]
 8004e38:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004e3a:	7ffb      	ldrb	r3, [r7, #31]
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d00c      	beq.n	8004e5a <HAL_SPI_TransmitReceive+0x4a>
 8004e40:	69bb      	ldr	r3, [r7, #24]
 8004e42:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e46:	d106      	bne.n	8004e56 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d102      	bne.n	8004e56 <HAL_SPI_TransmitReceive+0x46>
 8004e50:	7ffb      	ldrb	r3, [r7, #31]
 8004e52:	2b04      	cmp	r3, #4
 8004e54:	d001      	beq.n	8004e5a <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004e56:	2302      	movs	r3, #2
 8004e58:	e17f      	b.n	800515a <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d005      	beq.n	8004e6c <HAL_SPI_TransmitReceive+0x5c>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d002      	beq.n	8004e6c <HAL_SPI_TransmitReceive+0x5c>
 8004e66:	887b      	ldrh	r3, [r7, #2]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d101      	bne.n	8004e70 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e174      	b.n	800515a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004e76:	2b01      	cmp	r3, #1
 8004e78:	d101      	bne.n	8004e7e <HAL_SPI_TransmitReceive+0x6e>
 8004e7a:	2302      	movs	r3, #2
 8004e7c:	e16d      	b.n	800515a <HAL_SPI_TransmitReceive+0x34a>
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2201      	movs	r2, #1
 8004e82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	2b04      	cmp	r3, #4
 8004e90:	d003      	beq.n	8004e9a <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2205      	movs	r2, #5
 8004e96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	687a      	ldr	r2, [r7, #4]
 8004ea4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	887a      	ldrh	r2, [r7, #2]
 8004eaa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	887a      	ldrh	r2, [r7, #2]
 8004eb0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	68ba      	ldr	r2, [r7, #8]
 8004eb6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	887a      	ldrh	r2, [r7, #2]
 8004ebc:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	887a      	ldrh	r2, [r7, #2]
 8004ec2:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eda:	2b40      	cmp	r3, #64	@ 0x40
 8004edc:	d007      	beq.n	8004eee <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	681a      	ldr	r2, [r3, #0]
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004eec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	68db      	ldr	r3, [r3, #12]
 8004ef2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ef6:	d17e      	bne.n	8004ff6 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d002      	beq.n	8004f06 <HAL_SPI_TransmitReceive+0xf6>
 8004f00:	8afb      	ldrh	r3, [r7, #22]
 8004f02:	2b01      	cmp	r3, #1
 8004f04:	d16c      	bne.n	8004fe0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f0a:	881a      	ldrh	r2, [r3, #0]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f16:	1c9a      	adds	r2, r3, #2
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f20:	b29b      	uxth	r3, r3
 8004f22:	3b01      	subs	r3, #1
 8004f24:	b29a      	uxth	r2, r3
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f2a:	e059      	b.n	8004fe0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	f003 0302 	and.w	r3, r3, #2
 8004f36:	2b02      	cmp	r3, #2
 8004f38:	d11b      	bne.n	8004f72 <HAL_SPI_TransmitReceive+0x162>
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f3e:	b29b      	uxth	r3, r3
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d016      	beq.n	8004f72 <HAL_SPI_TransmitReceive+0x162>
 8004f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f46:	2b01      	cmp	r3, #1
 8004f48:	d113      	bne.n	8004f72 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f4e:	881a      	ldrh	r2, [r3, #0]
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f5a:	1c9a      	adds	r2, r3, #2
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f64:	b29b      	uxth	r3, r3
 8004f66:	3b01      	subs	r3, #1
 8004f68:	b29a      	uxth	r2, r3
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	f003 0301 	and.w	r3, r3, #1
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d119      	bne.n	8004fb4 <HAL_SPI_TransmitReceive+0x1a4>
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f84:	b29b      	uxth	r3, r3
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d014      	beq.n	8004fb4 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	68da      	ldr	r2, [r3, #12]
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f94:	b292      	uxth	r2, r2
 8004f96:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f9c:	1c9a      	adds	r2, r3, #2
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	3b01      	subs	r3, #1
 8004faa:	b29a      	uxth	r2, r3
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004fb4:	f7fd fe08 	bl	8002bc8 <HAL_GetTick>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	6a3b      	ldr	r3, [r7, #32]
 8004fbc:	1ad3      	subs	r3, r2, r3
 8004fbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d80d      	bhi.n	8004fe0 <HAL_SPI_TransmitReceive+0x1d0>
 8004fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fca:	d009      	beq.n	8004fe0 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004fdc:	2303      	movs	r3, #3
 8004fde:	e0bc      	b.n	800515a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004fe4:	b29b      	uxth	r3, r3
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d1a0      	bne.n	8004f2c <HAL_SPI_TransmitReceive+0x11c>
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fee:	b29b      	uxth	r3, r3
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d19b      	bne.n	8004f2c <HAL_SPI_TransmitReceive+0x11c>
 8004ff4:	e082      	b.n	80050fc <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d002      	beq.n	8005004 <HAL_SPI_TransmitReceive+0x1f4>
 8004ffe:	8afb      	ldrh	r3, [r7, #22]
 8005000:	2b01      	cmp	r3, #1
 8005002:	d171      	bne.n	80050e8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	330c      	adds	r3, #12
 800500e:	7812      	ldrb	r2, [r2, #0]
 8005010:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005016:	1c5a      	adds	r2, r3, #1
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005020:	b29b      	uxth	r3, r3
 8005022:	3b01      	subs	r3, #1
 8005024:	b29a      	uxth	r2, r3
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800502a:	e05d      	b.n	80050e8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	f003 0302 	and.w	r3, r3, #2
 8005036:	2b02      	cmp	r3, #2
 8005038:	d11c      	bne.n	8005074 <HAL_SPI_TransmitReceive+0x264>
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800503e:	b29b      	uxth	r3, r3
 8005040:	2b00      	cmp	r3, #0
 8005042:	d017      	beq.n	8005074 <HAL_SPI_TransmitReceive+0x264>
 8005044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005046:	2b01      	cmp	r3, #1
 8005048:	d114      	bne.n	8005074 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	330c      	adds	r3, #12
 8005054:	7812      	ldrb	r2, [r2, #0]
 8005056:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800505c:	1c5a      	adds	r2, r3, #1
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005066:	b29b      	uxth	r3, r3
 8005068:	3b01      	subs	r3, #1
 800506a:	b29a      	uxth	r2, r3
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005070:	2300      	movs	r3, #0
 8005072:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	f003 0301 	and.w	r3, r3, #1
 800507e:	2b01      	cmp	r3, #1
 8005080:	d119      	bne.n	80050b6 <HAL_SPI_TransmitReceive+0x2a6>
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005086:	b29b      	uxth	r3, r3
 8005088:	2b00      	cmp	r3, #0
 800508a:	d014      	beq.n	80050b6 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	68da      	ldr	r2, [r3, #12]
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005096:	b2d2      	uxtb	r2, r2
 8005098:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800509e:	1c5a      	adds	r2, r3, #1
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050a8:	b29b      	uxth	r3, r3
 80050aa:	3b01      	subs	r3, #1
 80050ac:	b29a      	uxth	r2, r3
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80050b2:	2301      	movs	r3, #1
 80050b4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80050b6:	f7fd fd87 	bl	8002bc8 <HAL_GetTick>
 80050ba:	4602      	mov	r2, r0
 80050bc:	6a3b      	ldr	r3, [r7, #32]
 80050be:	1ad3      	subs	r3, r2, r3
 80050c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050c2:	429a      	cmp	r2, r3
 80050c4:	d803      	bhi.n	80050ce <HAL_SPI_TransmitReceive+0x2be>
 80050c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050cc:	d102      	bne.n	80050d4 <HAL_SPI_TransmitReceive+0x2c4>
 80050ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d109      	bne.n	80050e8 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2201      	movs	r2, #1
 80050d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2200      	movs	r2, #0
 80050e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80050e4:	2303      	movs	r3, #3
 80050e6:	e038      	b.n	800515a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050ec:	b29b      	uxth	r3, r3
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d19c      	bne.n	800502c <HAL_SPI_TransmitReceive+0x21c>
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050f6:	b29b      	uxth	r3, r3
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d197      	bne.n	800502c <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80050fc:	6a3a      	ldr	r2, [r7, #32]
 80050fe:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005100:	68f8      	ldr	r0, [r7, #12]
 8005102:	f000 f8b7 	bl	8005274 <SPI_EndRxTxTransaction>
 8005106:	4603      	mov	r3, r0
 8005108:	2b00      	cmp	r3, #0
 800510a:	d008      	beq.n	800511e <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2220      	movs	r2, #32
 8005110:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2200      	movs	r2, #0
 8005116:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	e01d      	b.n	800515a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d10a      	bne.n	800513c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005126:	2300      	movs	r3, #0
 8005128:	613b      	str	r3, [r7, #16]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	68db      	ldr	r3, [r3, #12]
 8005130:	613b      	str	r3, [r7, #16]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	613b      	str	r3, [r7, #16]
 800513a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2201      	movs	r2, #1
 8005140:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2200      	movs	r2, #0
 8005148:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005150:	2b00      	cmp	r3, #0
 8005152:	d001      	beq.n	8005158 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	e000      	b.n	800515a <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005158:	2300      	movs	r3, #0
  }
}
 800515a:	4618      	mov	r0, r3
 800515c:	3728      	adds	r7, #40	@ 0x28
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}
	...

08005164 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b088      	sub	sp, #32
 8005168:	af00      	add	r7, sp, #0
 800516a:	60f8      	str	r0, [r7, #12]
 800516c:	60b9      	str	r1, [r7, #8]
 800516e:	603b      	str	r3, [r7, #0]
 8005170:	4613      	mov	r3, r2
 8005172:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005174:	f7fd fd28 	bl	8002bc8 <HAL_GetTick>
 8005178:	4602      	mov	r2, r0
 800517a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800517c:	1a9b      	subs	r3, r3, r2
 800517e:	683a      	ldr	r2, [r7, #0]
 8005180:	4413      	add	r3, r2
 8005182:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005184:	f7fd fd20 	bl	8002bc8 <HAL_GetTick>
 8005188:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800518a:	4b39      	ldr	r3, [pc, #228]	@ (8005270 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	015b      	lsls	r3, r3, #5
 8005190:	0d1b      	lsrs	r3, r3, #20
 8005192:	69fa      	ldr	r2, [r7, #28]
 8005194:	fb02 f303 	mul.w	r3, r2, r3
 8005198:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800519a:	e054      	b.n	8005246 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051a2:	d050      	beq.n	8005246 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80051a4:	f7fd fd10 	bl	8002bc8 <HAL_GetTick>
 80051a8:	4602      	mov	r2, r0
 80051aa:	69bb      	ldr	r3, [r7, #24]
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	69fa      	ldr	r2, [r7, #28]
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d902      	bls.n	80051ba <SPI_WaitFlagStateUntilTimeout+0x56>
 80051b4:	69fb      	ldr	r3, [r7, #28]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d13d      	bne.n	8005236 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	685a      	ldr	r2, [r3, #4]
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80051c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80051d2:	d111      	bne.n	80051f8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051dc:	d004      	beq.n	80051e8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	689b      	ldr	r3, [r3, #8]
 80051e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051e6:	d107      	bne.n	80051f8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80051f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005200:	d10f      	bne.n	8005222 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005210:	601a      	str	r2, [r3, #0]
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005220:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2201      	movs	r2, #1
 8005226:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2200      	movs	r2, #0
 800522e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005232:	2303      	movs	r3, #3
 8005234:	e017      	b.n	8005266 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d101      	bne.n	8005240 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800523c:	2300      	movs	r3, #0
 800523e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	3b01      	subs	r3, #1
 8005244:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	689a      	ldr	r2, [r3, #8]
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	4013      	ands	r3, r2
 8005250:	68ba      	ldr	r2, [r7, #8]
 8005252:	429a      	cmp	r2, r3
 8005254:	bf0c      	ite	eq
 8005256:	2301      	moveq	r3, #1
 8005258:	2300      	movne	r3, #0
 800525a:	b2db      	uxtb	r3, r3
 800525c:	461a      	mov	r2, r3
 800525e:	79fb      	ldrb	r3, [r7, #7]
 8005260:	429a      	cmp	r2, r3
 8005262:	d19b      	bne.n	800519c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005264:	2300      	movs	r3, #0
}
 8005266:	4618      	mov	r0, r3
 8005268:	3720      	adds	r7, #32
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
 800526e:	bf00      	nop
 8005270:	20000064 	.word	0x20000064

08005274 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b086      	sub	sp, #24
 8005278:	af02      	add	r7, sp, #8
 800527a:	60f8      	str	r0, [r7, #12]
 800527c:	60b9      	str	r1, [r7, #8]
 800527e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	9300      	str	r3, [sp, #0]
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	2201      	movs	r2, #1
 8005288:	2102      	movs	r1, #2
 800528a:	68f8      	ldr	r0, [r7, #12]
 800528c:	f7ff ff6a 	bl	8005164 <SPI_WaitFlagStateUntilTimeout>
 8005290:	4603      	mov	r3, r0
 8005292:	2b00      	cmp	r3, #0
 8005294:	d007      	beq.n	80052a6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800529a:	f043 0220 	orr.w	r2, r3, #32
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80052a2:	2303      	movs	r3, #3
 80052a4:	e013      	b.n	80052ce <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	9300      	str	r3, [sp, #0]
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	2200      	movs	r2, #0
 80052ae:	2180      	movs	r1, #128	@ 0x80
 80052b0:	68f8      	ldr	r0, [r7, #12]
 80052b2:	f7ff ff57 	bl	8005164 <SPI_WaitFlagStateUntilTimeout>
 80052b6:	4603      	mov	r3, r0
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d007      	beq.n	80052cc <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052c0:	f043 0220 	orr.w	r2, r3, #32
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80052c8:	2303      	movs	r3, #3
 80052ca:	e000      	b.n	80052ce <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80052cc:	2300      	movs	r3, #0
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	3710      	adds	r7, #16
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bd80      	pop	{r7, pc}

080052d6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052d6:	b580      	push	{r7, lr}
 80052d8:	b082      	sub	sp, #8
 80052da:	af00      	add	r7, sp, #0
 80052dc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d101      	bne.n	80052e8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80052e4:	2301      	movs	r3, #1
 80052e6:	e042      	b.n	800536e <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052ee:	b2db      	uxtb	r3, r3
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d106      	bne.n	8005302 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2200      	movs	r2, #0
 80052f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80052fc:	6878      	ldr	r0, [r7, #4]
 80052fe:	f7fd fab9 	bl	8002874 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2224      	movs	r2, #36	@ 0x24
 8005306:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	68da      	ldr	r2, [r3, #12]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005318:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	f000 f82c 	bl	8005378 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	691a      	ldr	r2, [r3, #16]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800532e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	695a      	ldr	r2, [r3, #20]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800533e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	68da      	ldr	r2, [r3, #12]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800534e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2200      	movs	r2, #0
 8005354:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2220      	movs	r2, #32
 800535a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2220      	movs	r2, #32
 8005362:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800536c:	2300      	movs	r3, #0
}
 800536e:	4618      	mov	r0, r3
 8005370:	3708      	adds	r7, #8
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}
	...

08005378 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b084      	sub	sp, #16
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	691b      	ldr	r3, [r3, #16]
 8005386:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	68da      	ldr	r2, [r3, #12]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	430a      	orrs	r2, r1
 8005394:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	689a      	ldr	r2, [r3, #8]
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	691b      	ldr	r3, [r3, #16]
 800539e:	431a      	orrs	r2, r3
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	695b      	ldr	r3, [r3, #20]
 80053a4:	4313      	orrs	r3, r2
 80053a6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	68db      	ldr	r3, [r3, #12]
 80053ae:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80053b2:	f023 030c 	bic.w	r3, r3, #12
 80053b6:	687a      	ldr	r2, [r7, #4]
 80053b8:	6812      	ldr	r2, [r2, #0]
 80053ba:	68b9      	ldr	r1, [r7, #8]
 80053bc:	430b      	orrs	r3, r1
 80053be:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	695b      	ldr	r3, [r3, #20]
 80053c6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	699a      	ldr	r2, [r3, #24]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	430a      	orrs	r2, r1
 80053d4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a2c      	ldr	r2, [pc, #176]	@ (800548c <UART_SetConfig+0x114>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d103      	bne.n	80053e8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80053e0:	f7ff fb1c 	bl	8004a1c <HAL_RCC_GetPCLK2Freq>
 80053e4:	60f8      	str	r0, [r7, #12]
 80053e6:	e002      	b.n	80053ee <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80053e8:	f7ff fb04 	bl	80049f4 <HAL_RCC_GetPCLK1Freq>
 80053ec:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80053ee:	68fa      	ldr	r2, [r7, #12]
 80053f0:	4613      	mov	r3, r2
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	4413      	add	r3, r2
 80053f6:	009a      	lsls	r2, r3, #2
 80053f8:	441a      	add	r2, r3
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	009b      	lsls	r3, r3, #2
 8005400:	fbb2 f3f3 	udiv	r3, r2, r3
 8005404:	4a22      	ldr	r2, [pc, #136]	@ (8005490 <UART_SetConfig+0x118>)
 8005406:	fba2 2303 	umull	r2, r3, r2, r3
 800540a:	095b      	lsrs	r3, r3, #5
 800540c:	0119      	lsls	r1, r3, #4
 800540e:	68fa      	ldr	r2, [r7, #12]
 8005410:	4613      	mov	r3, r2
 8005412:	009b      	lsls	r3, r3, #2
 8005414:	4413      	add	r3, r2
 8005416:	009a      	lsls	r2, r3, #2
 8005418:	441a      	add	r2, r3
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	009b      	lsls	r3, r3, #2
 8005420:	fbb2 f2f3 	udiv	r2, r2, r3
 8005424:	4b1a      	ldr	r3, [pc, #104]	@ (8005490 <UART_SetConfig+0x118>)
 8005426:	fba3 0302 	umull	r0, r3, r3, r2
 800542a:	095b      	lsrs	r3, r3, #5
 800542c:	2064      	movs	r0, #100	@ 0x64
 800542e:	fb00 f303 	mul.w	r3, r0, r3
 8005432:	1ad3      	subs	r3, r2, r3
 8005434:	011b      	lsls	r3, r3, #4
 8005436:	3332      	adds	r3, #50	@ 0x32
 8005438:	4a15      	ldr	r2, [pc, #84]	@ (8005490 <UART_SetConfig+0x118>)
 800543a:	fba2 2303 	umull	r2, r3, r2, r3
 800543e:	095b      	lsrs	r3, r3, #5
 8005440:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005444:	4419      	add	r1, r3
 8005446:	68fa      	ldr	r2, [r7, #12]
 8005448:	4613      	mov	r3, r2
 800544a:	009b      	lsls	r3, r3, #2
 800544c:	4413      	add	r3, r2
 800544e:	009a      	lsls	r2, r3, #2
 8005450:	441a      	add	r2, r3
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	009b      	lsls	r3, r3, #2
 8005458:	fbb2 f2f3 	udiv	r2, r2, r3
 800545c:	4b0c      	ldr	r3, [pc, #48]	@ (8005490 <UART_SetConfig+0x118>)
 800545e:	fba3 0302 	umull	r0, r3, r3, r2
 8005462:	095b      	lsrs	r3, r3, #5
 8005464:	2064      	movs	r0, #100	@ 0x64
 8005466:	fb00 f303 	mul.w	r3, r0, r3
 800546a:	1ad3      	subs	r3, r2, r3
 800546c:	011b      	lsls	r3, r3, #4
 800546e:	3332      	adds	r3, #50	@ 0x32
 8005470:	4a07      	ldr	r2, [pc, #28]	@ (8005490 <UART_SetConfig+0x118>)
 8005472:	fba2 2303 	umull	r2, r3, r2, r3
 8005476:	095b      	lsrs	r3, r3, #5
 8005478:	f003 020f 	and.w	r2, r3, #15
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	440a      	add	r2, r1
 8005482:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005484:	bf00      	nop
 8005486:	3710      	adds	r7, #16
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}
 800548c:	40013800 	.word	0x40013800
 8005490:	51eb851f 	.word	0x51eb851f

08005494 <__cvt>:
 8005494:	2b00      	cmp	r3, #0
 8005496:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800549a:	461d      	mov	r5, r3
 800549c:	bfbb      	ittet	lt
 800549e:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80054a2:	461d      	movlt	r5, r3
 80054a4:	2300      	movge	r3, #0
 80054a6:	232d      	movlt	r3, #45	@ 0x2d
 80054a8:	b088      	sub	sp, #32
 80054aa:	4614      	mov	r4, r2
 80054ac:	bfb8      	it	lt
 80054ae:	4614      	movlt	r4, r2
 80054b0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80054b2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80054b4:	7013      	strb	r3, [r2, #0]
 80054b6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80054b8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80054bc:	f023 0820 	bic.w	r8, r3, #32
 80054c0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80054c4:	d005      	beq.n	80054d2 <__cvt+0x3e>
 80054c6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80054ca:	d100      	bne.n	80054ce <__cvt+0x3a>
 80054cc:	3601      	adds	r6, #1
 80054ce:	2302      	movs	r3, #2
 80054d0:	e000      	b.n	80054d4 <__cvt+0x40>
 80054d2:	2303      	movs	r3, #3
 80054d4:	aa07      	add	r2, sp, #28
 80054d6:	9204      	str	r2, [sp, #16]
 80054d8:	aa06      	add	r2, sp, #24
 80054da:	e9cd a202 	strd	sl, r2, [sp, #8]
 80054de:	e9cd 3600 	strd	r3, r6, [sp]
 80054e2:	4622      	mov	r2, r4
 80054e4:	462b      	mov	r3, r5
 80054e6:	f000 ff5f 	bl	80063a8 <_dtoa_r>
 80054ea:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80054ee:	4607      	mov	r7, r0
 80054f0:	d119      	bne.n	8005526 <__cvt+0x92>
 80054f2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80054f4:	07db      	lsls	r3, r3, #31
 80054f6:	d50e      	bpl.n	8005516 <__cvt+0x82>
 80054f8:	eb00 0906 	add.w	r9, r0, r6
 80054fc:	2200      	movs	r2, #0
 80054fe:	2300      	movs	r3, #0
 8005500:	4620      	mov	r0, r4
 8005502:	4629      	mov	r1, r5
 8005504:	f7fb fa50 	bl	80009a8 <__aeabi_dcmpeq>
 8005508:	b108      	cbz	r0, 800550e <__cvt+0x7a>
 800550a:	f8cd 901c 	str.w	r9, [sp, #28]
 800550e:	2230      	movs	r2, #48	@ 0x30
 8005510:	9b07      	ldr	r3, [sp, #28]
 8005512:	454b      	cmp	r3, r9
 8005514:	d31e      	bcc.n	8005554 <__cvt+0xc0>
 8005516:	4638      	mov	r0, r7
 8005518:	9b07      	ldr	r3, [sp, #28]
 800551a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800551c:	1bdb      	subs	r3, r3, r7
 800551e:	6013      	str	r3, [r2, #0]
 8005520:	b008      	add	sp, #32
 8005522:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005526:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800552a:	eb00 0906 	add.w	r9, r0, r6
 800552e:	d1e5      	bne.n	80054fc <__cvt+0x68>
 8005530:	7803      	ldrb	r3, [r0, #0]
 8005532:	2b30      	cmp	r3, #48	@ 0x30
 8005534:	d10a      	bne.n	800554c <__cvt+0xb8>
 8005536:	2200      	movs	r2, #0
 8005538:	2300      	movs	r3, #0
 800553a:	4620      	mov	r0, r4
 800553c:	4629      	mov	r1, r5
 800553e:	f7fb fa33 	bl	80009a8 <__aeabi_dcmpeq>
 8005542:	b918      	cbnz	r0, 800554c <__cvt+0xb8>
 8005544:	f1c6 0601 	rsb	r6, r6, #1
 8005548:	f8ca 6000 	str.w	r6, [sl]
 800554c:	f8da 3000 	ldr.w	r3, [sl]
 8005550:	4499      	add	r9, r3
 8005552:	e7d3      	b.n	80054fc <__cvt+0x68>
 8005554:	1c59      	adds	r1, r3, #1
 8005556:	9107      	str	r1, [sp, #28]
 8005558:	701a      	strb	r2, [r3, #0]
 800555a:	e7d9      	b.n	8005510 <__cvt+0x7c>

0800555c <__exponent>:
 800555c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800555e:	2900      	cmp	r1, #0
 8005560:	bfb6      	itet	lt
 8005562:	232d      	movlt	r3, #45	@ 0x2d
 8005564:	232b      	movge	r3, #43	@ 0x2b
 8005566:	4249      	neglt	r1, r1
 8005568:	2909      	cmp	r1, #9
 800556a:	7002      	strb	r2, [r0, #0]
 800556c:	7043      	strb	r3, [r0, #1]
 800556e:	dd29      	ble.n	80055c4 <__exponent+0x68>
 8005570:	f10d 0307 	add.w	r3, sp, #7
 8005574:	461d      	mov	r5, r3
 8005576:	270a      	movs	r7, #10
 8005578:	fbb1 f6f7 	udiv	r6, r1, r7
 800557c:	461a      	mov	r2, r3
 800557e:	fb07 1416 	mls	r4, r7, r6, r1
 8005582:	3430      	adds	r4, #48	@ 0x30
 8005584:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005588:	460c      	mov	r4, r1
 800558a:	2c63      	cmp	r4, #99	@ 0x63
 800558c:	4631      	mov	r1, r6
 800558e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005592:	dcf1      	bgt.n	8005578 <__exponent+0x1c>
 8005594:	3130      	adds	r1, #48	@ 0x30
 8005596:	1e94      	subs	r4, r2, #2
 8005598:	f803 1c01 	strb.w	r1, [r3, #-1]
 800559c:	4623      	mov	r3, r4
 800559e:	1c41      	adds	r1, r0, #1
 80055a0:	42ab      	cmp	r3, r5
 80055a2:	d30a      	bcc.n	80055ba <__exponent+0x5e>
 80055a4:	f10d 0309 	add.w	r3, sp, #9
 80055a8:	1a9b      	subs	r3, r3, r2
 80055aa:	42ac      	cmp	r4, r5
 80055ac:	bf88      	it	hi
 80055ae:	2300      	movhi	r3, #0
 80055b0:	3302      	adds	r3, #2
 80055b2:	4403      	add	r3, r0
 80055b4:	1a18      	subs	r0, r3, r0
 80055b6:	b003      	add	sp, #12
 80055b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055ba:	f813 6b01 	ldrb.w	r6, [r3], #1
 80055be:	f801 6f01 	strb.w	r6, [r1, #1]!
 80055c2:	e7ed      	b.n	80055a0 <__exponent+0x44>
 80055c4:	2330      	movs	r3, #48	@ 0x30
 80055c6:	3130      	adds	r1, #48	@ 0x30
 80055c8:	7083      	strb	r3, [r0, #2]
 80055ca:	70c1      	strb	r1, [r0, #3]
 80055cc:	1d03      	adds	r3, r0, #4
 80055ce:	e7f1      	b.n	80055b4 <__exponent+0x58>

080055d0 <_printf_float>:
 80055d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055d4:	b091      	sub	sp, #68	@ 0x44
 80055d6:	460c      	mov	r4, r1
 80055d8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80055dc:	4616      	mov	r6, r2
 80055de:	461f      	mov	r7, r3
 80055e0:	4605      	mov	r5, r0
 80055e2:	f000 fdc3 	bl	800616c <_localeconv_r>
 80055e6:	6803      	ldr	r3, [r0, #0]
 80055e8:	4618      	mov	r0, r3
 80055ea:	9308      	str	r3, [sp, #32]
 80055ec:	f7fa fdb0 	bl	8000150 <strlen>
 80055f0:	2300      	movs	r3, #0
 80055f2:	930e      	str	r3, [sp, #56]	@ 0x38
 80055f4:	f8d8 3000 	ldr.w	r3, [r8]
 80055f8:	9009      	str	r0, [sp, #36]	@ 0x24
 80055fa:	3307      	adds	r3, #7
 80055fc:	f023 0307 	bic.w	r3, r3, #7
 8005600:	f103 0208 	add.w	r2, r3, #8
 8005604:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005608:	f8d4 b000 	ldr.w	fp, [r4]
 800560c:	f8c8 2000 	str.w	r2, [r8]
 8005610:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005614:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005618:	930b      	str	r3, [sp, #44]	@ 0x2c
 800561a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800561e:	f04f 32ff 	mov.w	r2, #4294967295
 8005622:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005626:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800562a:	4b9c      	ldr	r3, [pc, #624]	@ (800589c <_printf_float+0x2cc>)
 800562c:	f7fb f9ee 	bl	8000a0c <__aeabi_dcmpun>
 8005630:	bb70      	cbnz	r0, 8005690 <_printf_float+0xc0>
 8005632:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005636:	f04f 32ff 	mov.w	r2, #4294967295
 800563a:	4b98      	ldr	r3, [pc, #608]	@ (800589c <_printf_float+0x2cc>)
 800563c:	f7fb f9c8 	bl	80009d0 <__aeabi_dcmple>
 8005640:	bb30      	cbnz	r0, 8005690 <_printf_float+0xc0>
 8005642:	2200      	movs	r2, #0
 8005644:	2300      	movs	r3, #0
 8005646:	4640      	mov	r0, r8
 8005648:	4649      	mov	r1, r9
 800564a:	f7fb f9b7 	bl	80009bc <__aeabi_dcmplt>
 800564e:	b110      	cbz	r0, 8005656 <_printf_float+0x86>
 8005650:	232d      	movs	r3, #45	@ 0x2d
 8005652:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005656:	4a92      	ldr	r2, [pc, #584]	@ (80058a0 <_printf_float+0x2d0>)
 8005658:	4b92      	ldr	r3, [pc, #584]	@ (80058a4 <_printf_float+0x2d4>)
 800565a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800565e:	bf8c      	ite	hi
 8005660:	4690      	movhi	r8, r2
 8005662:	4698      	movls	r8, r3
 8005664:	2303      	movs	r3, #3
 8005666:	f04f 0900 	mov.w	r9, #0
 800566a:	6123      	str	r3, [r4, #16]
 800566c:	f02b 0304 	bic.w	r3, fp, #4
 8005670:	6023      	str	r3, [r4, #0]
 8005672:	4633      	mov	r3, r6
 8005674:	4621      	mov	r1, r4
 8005676:	4628      	mov	r0, r5
 8005678:	9700      	str	r7, [sp, #0]
 800567a:	aa0f      	add	r2, sp, #60	@ 0x3c
 800567c:	f000 f9d4 	bl	8005a28 <_printf_common>
 8005680:	3001      	adds	r0, #1
 8005682:	f040 8090 	bne.w	80057a6 <_printf_float+0x1d6>
 8005686:	f04f 30ff 	mov.w	r0, #4294967295
 800568a:	b011      	add	sp, #68	@ 0x44
 800568c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005690:	4642      	mov	r2, r8
 8005692:	464b      	mov	r3, r9
 8005694:	4640      	mov	r0, r8
 8005696:	4649      	mov	r1, r9
 8005698:	f7fb f9b8 	bl	8000a0c <__aeabi_dcmpun>
 800569c:	b148      	cbz	r0, 80056b2 <_printf_float+0xe2>
 800569e:	464b      	mov	r3, r9
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	bfb8      	it	lt
 80056a4:	232d      	movlt	r3, #45	@ 0x2d
 80056a6:	4a80      	ldr	r2, [pc, #512]	@ (80058a8 <_printf_float+0x2d8>)
 80056a8:	bfb8      	it	lt
 80056aa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80056ae:	4b7f      	ldr	r3, [pc, #508]	@ (80058ac <_printf_float+0x2dc>)
 80056b0:	e7d3      	b.n	800565a <_printf_float+0x8a>
 80056b2:	6863      	ldr	r3, [r4, #4]
 80056b4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80056b8:	1c5a      	adds	r2, r3, #1
 80056ba:	d13f      	bne.n	800573c <_printf_float+0x16c>
 80056bc:	2306      	movs	r3, #6
 80056be:	6063      	str	r3, [r4, #4]
 80056c0:	2200      	movs	r2, #0
 80056c2:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80056c6:	6023      	str	r3, [r4, #0]
 80056c8:	9206      	str	r2, [sp, #24]
 80056ca:	aa0e      	add	r2, sp, #56	@ 0x38
 80056cc:	e9cd a204 	strd	sl, r2, [sp, #16]
 80056d0:	aa0d      	add	r2, sp, #52	@ 0x34
 80056d2:	9203      	str	r2, [sp, #12]
 80056d4:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80056d8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80056dc:	6863      	ldr	r3, [r4, #4]
 80056de:	4642      	mov	r2, r8
 80056e0:	9300      	str	r3, [sp, #0]
 80056e2:	4628      	mov	r0, r5
 80056e4:	464b      	mov	r3, r9
 80056e6:	910a      	str	r1, [sp, #40]	@ 0x28
 80056e8:	f7ff fed4 	bl	8005494 <__cvt>
 80056ec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80056ee:	4680      	mov	r8, r0
 80056f0:	2947      	cmp	r1, #71	@ 0x47
 80056f2:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80056f4:	d128      	bne.n	8005748 <_printf_float+0x178>
 80056f6:	1cc8      	adds	r0, r1, #3
 80056f8:	db02      	blt.n	8005700 <_printf_float+0x130>
 80056fa:	6863      	ldr	r3, [r4, #4]
 80056fc:	4299      	cmp	r1, r3
 80056fe:	dd40      	ble.n	8005782 <_printf_float+0x1b2>
 8005700:	f1aa 0a02 	sub.w	sl, sl, #2
 8005704:	fa5f fa8a 	uxtb.w	sl, sl
 8005708:	4652      	mov	r2, sl
 800570a:	3901      	subs	r1, #1
 800570c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005710:	910d      	str	r1, [sp, #52]	@ 0x34
 8005712:	f7ff ff23 	bl	800555c <__exponent>
 8005716:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005718:	4681      	mov	r9, r0
 800571a:	1813      	adds	r3, r2, r0
 800571c:	2a01      	cmp	r2, #1
 800571e:	6123      	str	r3, [r4, #16]
 8005720:	dc02      	bgt.n	8005728 <_printf_float+0x158>
 8005722:	6822      	ldr	r2, [r4, #0]
 8005724:	07d2      	lsls	r2, r2, #31
 8005726:	d501      	bpl.n	800572c <_printf_float+0x15c>
 8005728:	3301      	adds	r3, #1
 800572a:	6123      	str	r3, [r4, #16]
 800572c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8005730:	2b00      	cmp	r3, #0
 8005732:	d09e      	beq.n	8005672 <_printf_float+0xa2>
 8005734:	232d      	movs	r3, #45	@ 0x2d
 8005736:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800573a:	e79a      	b.n	8005672 <_printf_float+0xa2>
 800573c:	2947      	cmp	r1, #71	@ 0x47
 800573e:	d1bf      	bne.n	80056c0 <_printf_float+0xf0>
 8005740:	2b00      	cmp	r3, #0
 8005742:	d1bd      	bne.n	80056c0 <_printf_float+0xf0>
 8005744:	2301      	movs	r3, #1
 8005746:	e7ba      	b.n	80056be <_printf_float+0xee>
 8005748:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800574c:	d9dc      	bls.n	8005708 <_printf_float+0x138>
 800574e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005752:	d118      	bne.n	8005786 <_printf_float+0x1b6>
 8005754:	2900      	cmp	r1, #0
 8005756:	6863      	ldr	r3, [r4, #4]
 8005758:	dd0b      	ble.n	8005772 <_printf_float+0x1a2>
 800575a:	6121      	str	r1, [r4, #16]
 800575c:	b913      	cbnz	r3, 8005764 <_printf_float+0x194>
 800575e:	6822      	ldr	r2, [r4, #0]
 8005760:	07d0      	lsls	r0, r2, #31
 8005762:	d502      	bpl.n	800576a <_printf_float+0x19a>
 8005764:	3301      	adds	r3, #1
 8005766:	440b      	add	r3, r1
 8005768:	6123      	str	r3, [r4, #16]
 800576a:	f04f 0900 	mov.w	r9, #0
 800576e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005770:	e7dc      	b.n	800572c <_printf_float+0x15c>
 8005772:	b913      	cbnz	r3, 800577a <_printf_float+0x1aa>
 8005774:	6822      	ldr	r2, [r4, #0]
 8005776:	07d2      	lsls	r2, r2, #31
 8005778:	d501      	bpl.n	800577e <_printf_float+0x1ae>
 800577a:	3302      	adds	r3, #2
 800577c:	e7f4      	b.n	8005768 <_printf_float+0x198>
 800577e:	2301      	movs	r3, #1
 8005780:	e7f2      	b.n	8005768 <_printf_float+0x198>
 8005782:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005786:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005788:	4299      	cmp	r1, r3
 800578a:	db05      	blt.n	8005798 <_printf_float+0x1c8>
 800578c:	6823      	ldr	r3, [r4, #0]
 800578e:	6121      	str	r1, [r4, #16]
 8005790:	07d8      	lsls	r0, r3, #31
 8005792:	d5ea      	bpl.n	800576a <_printf_float+0x19a>
 8005794:	1c4b      	adds	r3, r1, #1
 8005796:	e7e7      	b.n	8005768 <_printf_float+0x198>
 8005798:	2900      	cmp	r1, #0
 800579a:	bfcc      	ite	gt
 800579c:	2201      	movgt	r2, #1
 800579e:	f1c1 0202 	rsble	r2, r1, #2
 80057a2:	4413      	add	r3, r2
 80057a4:	e7e0      	b.n	8005768 <_printf_float+0x198>
 80057a6:	6823      	ldr	r3, [r4, #0]
 80057a8:	055a      	lsls	r2, r3, #21
 80057aa:	d407      	bmi.n	80057bc <_printf_float+0x1ec>
 80057ac:	6923      	ldr	r3, [r4, #16]
 80057ae:	4642      	mov	r2, r8
 80057b0:	4631      	mov	r1, r6
 80057b2:	4628      	mov	r0, r5
 80057b4:	47b8      	blx	r7
 80057b6:	3001      	adds	r0, #1
 80057b8:	d12b      	bne.n	8005812 <_printf_float+0x242>
 80057ba:	e764      	b.n	8005686 <_printf_float+0xb6>
 80057bc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80057c0:	f240 80dc 	bls.w	800597c <_printf_float+0x3ac>
 80057c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80057c8:	2200      	movs	r2, #0
 80057ca:	2300      	movs	r3, #0
 80057cc:	f7fb f8ec 	bl	80009a8 <__aeabi_dcmpeq>
 80057d0:	2800      	cmp	r0, #0
 80057d2:	d033      	beq.n	800583c <_printf_float+0x26c>
 80057d4:	2301      	movs	r3, #1
 80057d6:	4631      	mov	r1, r6
 80057d8:	4628      	mov	r0, r5
 80057da:	4a35      	ldr	r2, [pc, #212]	@ (80058b0 <_printf_float+0x2e0>)
 80057dc:	47b8      	blx	r7
 80057de:	3001      	adds	r0, #1
 80057e0:	f43f af51 	beq.w	8005686 <_printf_float+0xb6>
 80057e4:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80057e8:	4543      	cmp	r3, r8
 80057ea:	db02      	blt.n	80057f2 <_printf_float+0x222>
 80057ec:	6823      	ldr	r3, [r4, #0]
 80057ee:	07d8      	lsls	r0, r3, #31
 80057f0:	d50f      	bpl.n	8005812 <_printf_float+0x242>
 80057f2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80057f6:	4631      	mov	r1, r6
 80057f8:	4628      	mov	r0, r5
 80057fa:	47b8      	blx	r7
 80057fc:	3001      	adds	r0, #1
 80057fe:	f43f af42 	beq.w	8005686 <_printf_float+0xb6>
 8005802:	f04f 0900 	mov.w	r9, #0
 8005806:	f108 38ff 	add.w	r8, r8, #4294967295
 800580a:	f104 0a1a 	add.w	sl, r4, #26
 800580e:	45c8      	cmp	r8, r9
 8005810:	dc09      	bgt.n	8005826 <_printf_float+0x256>
 8005812:	6823      	ldr	r3, [r4, #0]
 8005814:	079b      	lsls	r3, r3, #30
 8005816:	f100 8102 	bmi.w	8005a1e <_printf_float+0x44e>
 800581a:	68e0      	ldr	r0, [r4, #12]
 800581c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800581e:	4298      	cmp	r0, r3
 8005820:	bfb8      	it	lt
 8005822:	4618      	movlt	r0, r3
 8005824:	e731      	b.n	800568a <_printf_float+0xba>
 8005826:	2301      	movs	r3, #1
 8005828:	4652      	mov	r2, sl
 800582a:	4631      	mov	r1, r6
 800582c:	4628      	mov	r0, r5
 800582e:	47b8      	blx	r7
 8005830:	3001      	adds	r0, #1
 8005832:	f43f af28 	beq.w	8005686 <_printf_float+0xb6>
 8005836:	f109 0901 	add.w	r9, r9, #1
 800583a:	e7e8      	b.n	800580e <_printf_float+0x23e>
 800583c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800583e:	2b00      	cmp	r3, #0
 8005840:	dc38      	bgt.n	80058b4 <_printf_float+0x2e4>
 8005842:	2301      	movs	r3, #1
 8005844:	4631      	mov	r1, r6
 8005846:	4628      	mov	r0, r5
 8005848:	4a19      	ldr	r2, [pc, #100]	@ (80058b0 <_printf_float+0x2e0>)
 800584a:	47b8      	blx	r7
 800584c:	3001      	adds	r0, #1
 800584e:	f43f af1a 	beq.w	8005686 <_printf_float+0xb6>
 8005852:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005856:	ea59 0303 	orrs.w	r3, r9, r3
 800585a:	d102      	bne.n	8005862 <_printf_float+0x292>
 800585c:	6823      	ldr	r3, [r4, #0]
 800585e:	07d9      	lsls	r1, r3, #31
 8005860:	d5d7      	bpl.n	8005812 <_printf_float+0x242>
 8005862:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005866:	4631      	mov	r1, r6
 8005868:	4628      	mov	r0, r5
 800586a:	47b8      	blx	r7
 800586c:	3001      	adds	r0, #1
 800586e:	f43f af0a 	beq.w	8005686 <_printf_float+0xb6>
 8005872:	f04f 0a00 	mov.w	sl, #0
 8005876:	f104 0b1a 	add.w	fp, r4, #26
 800587a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800587c:	425b      	negs	r3, r3
 800587e:	4553      	cmp	r3, sl
 8005880:	dc01      	bgt.n	8005886 <_printf_float+0x2b6>
 8005882:	464b      	mov	r3, r9
 8005884:	e793      	b.n	80057ae <_printf_float+0x1de>
 8005886:	2301      	movs	r3, #1
 8005888:	465a      	mov	r2, fp
 800588a:	4631      	mov	r1, r6
 800588c:	4628      	mov	r0, r5
 800588e:	47b8      	blx	r7
 8005890:	3001      	adds	r0, #1
 8005892:	f43f aef8 	beq.w	8005686 <_printf_float+0xb6>
 8005896:	f10a 0a01 	add.w	sl, sl, #1
 800589a:	e7ee      	b.n	800587a <_printf_float+0x2aa>
 800589c:	7fefffff 	.word	0x7fefffff
 80058a0:	08007fee 	.word	0x08007fee
 80058a4:	08007fea 	.word	0x08007fea
 80058a8:	08007ff6 	.word	0x08007ff6
 80058ac:	08007ff2 	.word	0x08007ff2
 80058b0:	08007ffa 	.word	0x08007ffa
 80058b4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80058b6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80058ba:	4553      	cmp	r3, sl
 80058bc:	bfa8      	it	ge
 80058be:	4653      	movge	r3, sl
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	4699      	mov	r9, r3
 80058c4:	dc36      	bgt.n	8005934 <_printf_float+0x364>
 80058c6:	f04f 0b00 	mov.w	fp, #0
 80058ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80058ce:	f104 021a 	add.w	r2, r4, #26
 80058d2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80058d4:	930a      	str	r3, [sp, #40]	@ 0x28
 80058d6:	eba3 0309 	sub.w	r3, r3, r9
 80058da:	455b      	cmp	r3, fp
 80058dc:	dc31      	bgt.n	8005942 <_printf_float+0x372>
 80058de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80058e0:	459a      	cmp	sl, r3
 80058e2:	dc3a      	bgt.n	800595a <_printf_float+0x38a>
 80058e4:	6823      	ldr	r3, [r4, #0]
 80058e6:	07da      	lsls	r2, r3, #31
 80058e8:	d437      	bmi.n	800595a <_printf_float+0x38a>
 80058ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80058ec:	ebaa 0903 	sub.w	r9, sl, r3
 80058f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80058f2:	ebaa 0303 	sub.w	r3, sl, r3
 80058f6:	4599      	cmp	r9, r3
 80058f8:	bfa8      	it	ge
 80058fa:	4699      	movge	r9, r3
 80058fc:	f1b9 0f00 	cmp.w	r9, #0
 8005900:	dc33      	bgt.n	800596a <_printf_float+0x39a>
 8005902:	f04f 0800 	mov.w	r8, #0
 8005906:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800590a:	f104 0b1a 	add.w	fp, r4, #26
 800590e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005910:	ebaa 0303 	sub.w	r3, sl, r3
 8005914:	eba3 0309 	sub.w	r3, r3, r9
 8005918:	4543      	cmp	r3, r8
 800591a:	f77f af7a 	ble.w	8005812 <_printf_float+0x242>
 800591e:	2301      	movs	r3, #1
 8005920:	465a      	mov	r2, fp
 8005922:	4631      	mov	r1, r6
 8005924:	4628      	mov	r0, r5
 8005926:	47b8      	blx	r7
 8005928:	3001      	adds	r0, #1
 800592a:	f43f aeac 	beq.w	8005686 <_printf_float+0xb6>
 800592e:	f108 0801 	add.w	r8, r8, #1
 8005932:	e7ec      	b.n	800590e <_printf_float+0x33e>
 8005934:	4642      	mov	r2, r8
 8005936:	4631      	mov	r1, r6
 8005938:	4628      	mov	r0, r5
 800593a:	47b8      	blx	r7
 800593c:	3001      	adds	r0, #1
 800593e:	d1c2      	bne.n	80058c6 <_printf_float+0x2f6>
 8005940:	e6a1      	b.n	8005686 <_printf_float+0xb6>
 8005942:	2301      	movs	r3, #1
 8005944:	4631      	mov	r1, r6
 8005946:	4628      	mov	r0, r5
 8005948:	920a      	str	r2, [sp, #40]	@ 0x28
 800594a:	47b8      	blx	r7
 800594c:	3001      	adds	r0, #1
 800594e:	f43f ae9a 	beq.w	8005686 <_printf_float+0xb6>
 8005952:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005954:	f10b 0b01 	add.w	fp, fp, #1
 8005958:	e7bb      	b.n	80058d2 <_printf_float+0x302>
 800595a:	4631      	mov	r1, r6
 800595c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005960:	4628      	mov	r0, r5
 8005962:	47b8      	blx	r7
 8005964:	3001      	adds	r0, #1
 8005966:	d1c0      	bne.n	80058ea <_printf_float+0x31a>
 8005968:	e68d      	b.n	8005686 <_printf_float+0xb6>
 800596a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800596c:	464b      	mov	r3, r9
 800596e:	4631      	mov	r1, r6
 8005970:	4628      	mov	r0, r5
 8005972:	4442      	add	r2, r8
 8005974:	47b8      	blx	r7
 8005976:	3001      	adds	r0, #1
 8005978:	d1c3      	bne.n	8005902 <_printf_float+0x332>
 800597a:	e684      	b.n	8005686 <_printf_float+0xb6>
 800597c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005980:	f1ba 0f01 	cmp.w	sl, #1
 8005984:	dc01      	bgt.n	800598a <_printf_float+0x3ba>
 8005986:	07db      	lsls	r3, r3, #31
 8005988:	d536      	bpl.n	80059f8 <_printf_float+0x428>
 800598a:	2301      	movs	r3, #1
 800598c:	4642      	mov	r2, r8
 800598e:	4631      	mov	r1, r6
 8005990:	4628      	mov	r0, r5
 8005992:	47b8      	blx	r7
 8005994:	3001      	adds	r0, #1
 8005996:	f43f ae76 	beq.w	8005686 <_printf_float+0xb6>
 800599a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800599e:	4631      	mov	r1, r6
 80059a0:	4628      	mov	r0, r5
 80059a2:	47b8      	blx	r7
 80059a4:	3001      	adds	r0, #1
 80059a6:	f43f ae6e 	beq.w	8005686 <_printf_float+0xb6>
 80059aa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80059ae:	2200      	movs	r2, #0
 80059b0:	2300      	movs	r3, #0
 80059b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80059b6:	f7fa fff7 	bl	80009a8 <__aeabi_dcmpeq>
 80059ba:	b9c0      	cbnz	r0, 80059ee <_printf_float+0x41e>
 80059bc:	4653      	mov	r3, sl
 80059be:	f108 0201 	add.w	r2, r8, #1
 80059c2:	4631      	mov	r1, r6
 80059c4:	4628      	mov	r0, r5
 80059c6:	47b8      	blx	r7
 80059c8:	3001      	adds	r0, #1
 80059ca:	d10c      	bne.n	80059e6 <_printf_float+0x416>
 80059cc:	e65b      	b.n	8005686 <_printf_float+0xb6>
 80059ce:	2301      	movs	r3, #1
 80059d0:	465a      	mov	r2, fp
 80059d2:	4631      	mov	r1, r6
 80059d4:	4628      	mov	r0, r5
 80059d6:	47b8      	blx	r7
 80059d8:	3001      	adds	r0, #1
 80059da:	f43f ae54 	beq.w	8005686 <_printf_float+0xb6>
 80059de:	f108 0801 	add.w	r8, r8, #1
 80059e2:	45d0      	cmp	r8, sl
 80059e4:	dbf3      	blt.n	80059ce <_printf_float+0x3fe>
 80059e6:	464b      	mov	r3, r9
 80059e8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80059ec:	e6e0      	b.n	80057b0 <_printf_float+0x1e0>
 80059ee:	f04f 0800 	mov.w	r8, #0
 80059f2:	f104 0b1a 	add.w	fp, r4, #26
 80059f6:	e7f4      	b.n	80059e2 <_printf_float+0x412>
 80059f8:	2301      	movs	r3, #1
 80059fa:	4642      	mov	r2, r8
 80059fc:	e7e1      	b.n	80059c2 <_printf_float+0x3f2>
 80059fe:	2301      	movs	r3, #1
 8005a00:	464a      	mov	r2, r9
 8005a02:	4631      	mov	r1, r6
 8005a04:	4628      	mov	r0, r5
 8005a06:	47b8      	blx	r7
 8005a08:	3001      	adds	r0, #1
 8005a0a:	f43f ae3c 	beq.w	8005686 <_printf_float+0xb6>
 8005a0e:	f108 0801 	add.w	r8, r8, #1
 8005a12:	68e3      	ldr	r3, [r4, #12]
 8005a14:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005a16:	1a5b      	subs	r3, r3, r1
 8005a18:	4543      	cmp	r3, r8
 8005a1a:	dcf0      	bgt.n	80059fe <_printf_float+0x42e>
 8005a1c:	e6fd      	b.n	800581a <_printf_float+0x24a>
 8005a1e:	f04f 0800 	mov.w	r8, #0
 8005a22:	f104 0919 	add.w	r9, r4, #25
 8005a26:	e7f4      	b.n	8005a12 <_printf_float+0x442>

08005a28 <_printf_common>:
 8005a28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a2c:	4616      	mov	r6, r2
 8005a2e:	4698      	mov	r8, r3
 8005a30:	688a      	ldr	r2, [r1, #8]
 8005a32:	690b      	ldr	r3, [r1, #16]
 8005a34:	4607      	mov	r7, r0
 8005a36:	4293      	cmp	r3, r2
 8005a38:	bfb8      	it	lt
 8005a3a:	4613      	movlt	r3, r2
 8005a3c:	6033      	str	r3, [r6, #0]
 8005a3e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005a42:	460c      	mov	r4, r1
 8005a44:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005a48:	b10a      	cbz	r2, 8005a4e <_printf_common+0x26>
 8005a4a:	3301      	adds	r3, #1
 8005a4c:	6033      	str	r3, [r6, #0]
 8005a4e:	6823      	ldr	r3, [r4, #0]
 8005a50:	0699      	lsls	r1, r3, #26
 8005a52:	bf42      	ittt	mi
 8005a54:	6833      	ldrmi	r3, [r6, #0]
 8005a56:	3302      	addmi	r3, #2
 8005a58:	6033      	strmi	r3, [r6, #0]
 8005a5a:	6825      	ldr	r5, [r4, #0]
 8005a5c:	f015 0506 	ands.w	r5, r5, #6
 8005a60:	d106      	bne.n	8005a70 <_printf_common+0x48>
 8005a62:	f104 0a19 	add.w	sl, r4, #25
 8005a66:	68e3      	ldr	r3, [r4, #12]
 8005a68:	6832      	ldr	r2, [r6, #0]
 8005a6a:	1a9b      	subs	r3, r3, r2
 8005a6c:	42ab      	cmp	r3, r5
 8005a6e:	dc2b      	bgt.n	8005ac8 <_printf_common+0xa0>
 8005a70:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005a74:	6822      	ldr	r2, [r4, #0]
 8005a76:	3b00      	subs	r3, #0
 8005a78:	bf18      	it	ne
 8005a7a:	2301      	movne	r3, #1
 8005a7c:	0692      	lsls	r2, r2, #26
 8005a7e:	d430      	bmi.n	8005ae2 <_printf_common+0xba>
 8005a80:	4641      	mov	r1, r8
 8005a82:	4638      	mov	r0, r7
 8005a84:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005a88:	47c8      	blx	r9
 8005a8a:	3001      	adds	r0, #1
 8005a8c:	d023      	beq.n	8005ad6 <_printf_common+0xae>
 8005a8e:	6823      	ldr	r3, [r4, #0]
 8005a90:	6922      	ldr	r2, [r4, #16]
 8005a92:	f003 0306 	and.w	r3, r3, #6
 8005a96:	2b04      	cmp	r3, #4
 8005a98:	bf14      	ite	ne
 8005a9a:	2500      	movne	r5, #0
 8005a9c:	6833      	ldreq	r3, [r6, #0]
 8005a9e:	f04f 0600 	mov.w	r6, #0
 8005aa2:	bf08      	it	eq
 8005aa4:	68e5      	ldreq	r5, [r4, #12]
 8005aa6:	f104 041a 	add.w	r4, r4, #26
 8005aaa:	bf08      	it	eq
 8005aac:	1aed      	subeq	r5, r5, r3
 8005aae:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005ab2:	bf08      	it	eq
 8005ab4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	bfc4      	itt	gt
 8005abc:	1a9b      	subgt	r3, r3, r2
 8005abe:	18ed      	addgt	r5, r5, r3
 8005ac0:	42b5      	cmp	r5, r6
 8005ac2:	d11a      	bne.n	8005afa <_printf_common+0xd2>
 8005ac4:	2000      	movs	r0, #0
 8005ac6:	e008      	b.n	8005ada <_printf_common+0xb2>
 8005ac8:	2301      	movs	r3, #1
 8005aca:	4652      	mov	r2, sl
 8005acc:	4641      	mov	r1, r8
 8005ace:	4638      	mov	r0, r7
 8005ad0:	47c8      	blx	r9
 8005ad2:	3001      	adds	r0, #1
 8005ad4:	d103      	bne.n	8005ade <_printf_common+0xb6>
 8005ad6:	f04f 30ff 	mov.w	r0, #4294967295
 8005ada:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ade:	3501      	adds	r5, #1
 8005ae0:	e7c1      	b.n	8005a66 <_printf_common+0x3e>
 8005ae2:	2030      	movs	r0, #48	@ 0x30
 8005ae4:	18e1      	adds	r1, r4, r3
 8005ae6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005aea:	1c5a      	adds	r2, r3, #1
 8005aec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005af0:	4422      	add	r2, r4
 8005af2:	3302      	adds	r3, #2
 8005af4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005af8:	e7c2      	b.n	8005a80 <_printf_common+0x58>
 8005afa:	2301      	movs	r3, #1
 8005afc:	4622      	mov	r2, r4
 8005afe:	4641      	mov	r1, r8
 8005b00:	4638      	mov	r0, r7
 8005b02:	47c8      	blx	r9
 8005b04:	3001      	adds	r0, #1
 8005b06:	d0e6      	beq.n	8005ad6 <_printf_common+0xae>
 8005b08:	3601      	adds	r6, #1
 8005b0a:	e7d9      	b.n	8005ac0 <_printf_common+0x98>

08005b0c <_printf_i>:
 8005b0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b10:	7e0f      	ldrb	r7, [r1, #24]
 8005b12:	4691      	mov	r9, r2
 8005b14:	2f78      	cmp	r7, #120	@ 0x78
 8005b16:	4680      	mov	r8, r0
 8005b18:	460c      	mov	r4, r1
 8005b1a:	469a      	mov	sl, r3
 8005b1c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005b1e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005b22:	d807      	bhi.n	8005b34 <_printf_i+0x28>
 8005b24:	2f62      	cmp	r7, #98	@ 0x62
 8005b26:	d80a      	bhi.n	8005b3e <_printf_i+0x32>
 8005b28:	2f00      	cmp	r7, #0
 8005b2a:	f000 80d1 	beq.w	8005cd0 <_printf_i+0x1c4>
 8005b2e:	2f58      	cmp	r7, #88	@ 0x58
 8005b30:	f000 80b8 	beq.w	8005ca4 <_printf_i+0x198>
 8005b34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b38:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005b3c:	e03a      	b.n	8005bb4 <_printf_i+0xa8>
 8005b3e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005b42:	2b15      	cmp	r3, #21
 8005b44:	d8f6      	bhi.n	8005b34 <_printf_i+0x28>
 8005b46:	a101      	add	r1, pc, #4	@ (adr r1, 8005b4c <_printf_i+0x40>)
 8005b48:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b4c:	08005ba5 	.word	0x08005ba5
 8005b50:	08005bb9 	.word	0x08005bb9
 8005b54:	08005b35 	.word	0x08005b35
 8005b58:	08005b35 	.word	0x08005b35
 8005b5c:	08005b35 	.word	0x08005b35
 8005b60:	08005b35 	.word	0x08005b35
 8005b64:	08005bb9 	.word	0x08005bb9
 8005b68:	08005b35 	.word	0x08005b35
 8005b6c:	08005b35 	.word	0x08005b35
 8005b70:	08005b35 	.word	0x08005b35
 8005b74:	08005b35 	.word	0x08005b35
 8005b78:	08005cb7 	.word	0x08005cb7
 8005b7c:	08005be3 	.word	0x08005be3
 8005b80:	08005c71 	.word	0x08005c71
 8005b84:	08005b35 	.word	0x08005b35
 8005b88:	08005b35 	.word	0x08005b35
 8005b8c:	08005cd9 	.word	0x08005cd9
 8005b90:	08005b35 	.word	0x08005b35
 8005b94:	08005be3 	.word	0x08005be3
 8005b98:	08005b35 	.word	0x08005b35
 8005b9c:	08005b35 	.word	0x08005b35
 8005ba0:	08005c79 	.word	0x08005c79
 8005ba4:	6833      	ldr	r3, [r6, #0]
 8005ba6:	1d1a      	adds	r2, r3, #4
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	6032      	str	r2, [r6, #0]
 8005bac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005bb0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	e09c      	b.n	8005cf2 <_printf_i+0x1e6>
 8005bb8:	6833      	ldr	r3, [r6, #0]
 8005bba:	6820      	ldr	r0, [r4, #0]
 8005bbc:	1d19      	adds	r1, r3, #4
 8005bbe:	6031      	str	r1, [r6, #0]
 8005bc0:	0606      	lsls	r6, r0, #24
 8005bc2:	d501      	bpl.n	8005bc8 <_printf_i+0xbc>
 8005bc4:	681d      	ldr	r5, [r3, #0]
 8005bc6:	e003      	b.n	8005bd0 <_printf_i+0xc4>
 8005bc8:	0645      	lsls	r5, r0, #25
 8005bca:	d5fb      	bpl.n	8005bc4 <_printf_i+0xb8>
 8005bcc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005bd0:	2d00      	cmp	r5, #0
 8005bd2:	da03      	bge.n	8005bdc <_printf_i+0xd0>
 8005bd4:	232d      	movs	r3, #45	@ 0x2d
 8005bd6:	426d      	negs	r5, r5
 8005bd8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005bdc:	230a      	movs	r3, #10
 8005bde:	4858      	ldr	r0, [pc, #352]	@ (8005d40 <_printf_i+0x234>)
 8005be0:	e011      	b.n	8005c06 <_printf_i+0xfa>
 8005be2:	6821      	ldr	r1, [r4, #0]
 8005be4:	6833      	ldr	r3, [r6, #0]
 8005be6:	0608      	lsls	r0, r1, #24
 8005be8:	f853 5b04 	ldr.w	r5, [r3], #4
 8005bec:	d402      	bmi.n	8005bf4 <_printf_i+0xe8>
 8005bee:	0649      	lsls	r1, r1, #25
 8005bf0:	bf48      	it	mi
 8005bf2:	b2ad      	uxthmi	r5, r5
 8005bf4:	2f6f      	cmp	r7, #111	@ 0x6f
 8005bf6:	6033      	str	r3, [r6, #0]
 8005bf8:	bf14      	ite	ne
 8005bfa:	230a      	movne	r3, #10
 8005bfc:	2308      	moveq	r3, #8
 8005bfe:	4850      	ldr	r0, [pc, #320]	@ (8005d40 <_printf_i+0x234>)
 8005c00:	2100      	movs	r1, #0
 8005c02:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005c06:	6866      	ldr	r6, [r4, #4]
 8005c08:	2e00      	cmp	r6, #0
 8005c0a:	60a6      	str	r6, [r4, #8]
 8005c0c:	db05      	blt.n	8005c1a <_printf_i+0x10e>
 8005c0e:	6821      	ldr	r1, [r4, #0]
 8005c10:	432e      	orrs	r6, r5
 8005c12:	f021 0104 	bic.w	r1, r1, #4
 8005c16:	6021      	str	r1, [r4, #0]
 8005c18:	d04b      	beq.n	8005cb2 <_printf_i+0x1a6>
 8005c1a:	4616      	mov	r6, r2
 8005c1c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005c20:	fb03 5711 	mls	r7, r3, r1, r5
 8005c24:	5dc7      	ldrb	r7, [r0, r7]
 8005c26:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005c2a:	462f      	mov	r7, r5
 8005c2c:	42bb      	cmp	r3, r7
 8005c2e:	460d      	mov	r5, r1
 8005c30:	d9f4      	bls.n	8005c1c <_printf_i+0x110>
 8005c32:	2b08      	cmp	r3, #8
 8005c34:	d10b      	bne.n	8005c4e <_printf_i+0x142>
 8005c36:	6823      	ldr	r3, [r4, #0]
 8005c38:	07df      	lsls	r7, r3, #31
 8005c3a:	d508      	bpl.n	8005c4e <_printf_i+0x142>
 8005c3c:	6923      	ldr	r3, [r4, #16]
 8005c3e:	6861      	ldr	r1, [r4, #4]
 8005c40:	4299      	cmp	r1, r3
 8005c42:	bfde      	ittt	le
 8005c44:	2330      	movle	r3, #48	@ 0x30
 8005c46:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005c4a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005c4e:	1b92      	subs	r2, r2, r6
 8005c50:	6122      	str	r2, [r4, #16]
 8005c52:	464b      	mov	r3, r9
 8005c54:	4621      	mov	r1, r4
 8005c56:	4640      	mov	r0, r8
 8005c58:	f8cd a000 	str.w	sl, [sp]
 8005c5c:	aa03      	add	r2, sp, #12
 8005c5e:	f7ff fee3 	bl	8005a28 <_printf_common>
 8005c62:	3001      	adds	r0, #1
 8005c64:	d14a      	bne.n	8005cfc <_printf_i+0x1f0>
 8005c66:	f04f 30ff 	mov.w	r0, #4294967295
 8005c6a:	b004      	add	sp, #16
 8005c6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c70:	6823      	ldr	r3, [r4, #0]
 8005c72:	f043 0320 	orr.w	r3, r3, #32
 8005c76:	6023      	str	r3, [r4, #0]
 8005c78:	2778      	movs	r7, #120	@ 0x78
 8005c7a:	4832      	ldr	r0, [pc, #200]	@ (8005d44 <_printf_i+0x238>)
 8005c7c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005c80:	6823      	ldr	r3, [r4, #0]
 8005c82:	6831      	ldr	r1, [r6, #0]
 8005c84:	061f      	lsls	r7, r3, #24
 8005c86:	f851 5b04 	ldr.w	r5, [r1], #4
 8005c8a:	d402      	bmi.n	8005c92 <_printf_i+0x186>
 8005c8c:	065f      	lsls	r7, r3, #25
 8005c8e:	bf48      	it	mi
 8005c90:	b2ad      	uxthmi	r5, r5
 8005c92:	6031      	str	r1, [r6, #0]
 8005c94:	07d9      	lsls	r1, r3, #31
 8005c96:	bf44      	itt	mi
 8005c98:	f043 0320 	orrmi.w	r3, r3, #32
 8005c9c:	6023      	strmi	r3, [r4, #0]
 8005c9e:	b11d      	cbz	r5, 8005ca8 <_printf_i+0x19c>
 8005ca0:	2310      	movs	r3, #16
 8005ca2:	e7ad      	b.n	8005c00 <_printf_i+0xf4>
 8005ca4:	4826      	ldr	r0, [pc, #152]	@ (8005d40 <_printf_i+0x234>)
 8005ca6:	e7e9      	b.n	8005c7c <_printf_i+0x170>
 8005ca8:	6823      	ldr	r3, [r4, #0]
 8005caa:	f023 0320 	bic.w	r3, r3, #32
 8005cae:	6023      	str	r3, [r4, #0]
 8005cb0:	e7f6      	b.n	8005ca0 <_printf_i+0x194>
 8005cb2:	4616      	mov	r6, r2
 8005cb4:	e7bd      	b.n	8005c32 <_printf_i+0x126>
 8005cb6:	6833      	ldr	r3, [r6, #0]
 8005cb8:	6825      	ldr	r5, [r4, #0]
 8005cba:	1d18      	adds	r0, r3, #4
 8005cbc:	6961      	ldr	r1, [r4, #20]
 8005cbe:	6030      	str	r0, [r6, #0]
 8005cc0:	062e      	lsls	r6, r5, #24
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	d501      	bpl.n	8005cca <_printf_i+0x1be>
 8005cc6:	6019      	str	r1, [r3, #0]
 8005cc8:	e002      	b.n	8005cd0 <_printf_i+0x1c4>
 8005cca:	0668      	lsls	r0, r5, #25
 8005ccc:	d5fb      	bpl.n	8005cc6 <_printf_i+0x1ba>
 8005cce:	8019      	strh	r1, [r3, #0]
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	4616      	mov	r6, r2
 8005cd4:	6123      	str	r3, [r4, #16]
 8005cd6:	e7bc      	b.n	8005c52 <_printf_i+0x146>
 8005cd8:	6833      	ldr	r3, [r6, #0]
 8005cda:	2100      	movs	r1, #0
 8005cdc:	1d1a      	adds	r2, r3, #4
 8005cde:	6032      	str	r2, [r6, #0]
 8005ce0:	681e      	ldr	r6, [r3, #0]
 8005ce2:	6862      	ldr	r2, [r4, #4]
 8005ce4:	4630      	mov	r0, r6
 8005ce6:	f000 fab8 	bl	800625a <memchr>
 8005cea:	b108      	cbz	r0, 8005cf0 <_printf_i+0x1e4>
 8005cec:	1b80      	subs	r0, r0, r6
 8005cee:	6060      	str	r0, [r4, #4]
 8005cf0:	6863      	ldr	r3, [r4, #4]
 8005cf2:	6123      	str	r3, [r4, #16]
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005cfa:	e7aa      	b.n	8005c52 <_printf_i+0x146>
 8005cfc:	4632      	mov	r2, r6
 8005cfe:	4649      	mov	r1, r9
 8005d00:	4640      	mov	r0, r8
 8005d02:	6923      	ldr	r3, [r4, #16]
 8005d04:	47d0      	blx	sl
 8005d06:	3001      	adds	r0, #1
 8005d08:	d0ad      	beq.n	8005c66 <_printf_i+0x15a>
 8005d0a:	6823      	ldr	r3, [r4, #0]
 8005d0c:	079b      	lsls	r3, r3, #30
 8005d0e:	d413      	bmi.n	8005d38 <_printf_i+0x22c>
 8005d10:	68e0      	ldr	r0, [r4, #12]
 8005d12:	9b03      	ldr	r3, [sp, #12]
 8005d14:	4298      	cmp	r0, r3
 8005d16:	bfb8      	it	lt
 8005d18:	4618      	movlt	r0, r3
 8005d1a:	e7a6      	b.n	8005c6a <_printf_i+0x15e>
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	4632      	mov	r2, r6
 8005d20:	4649      	mov	r1, r9
 8005d22:	4640      	mov	r0, r8
 8005d24:	47d0      	blx	sl
 8005d26:	3001      	adds	r0, #1
 8005d28:	d09d      	beq.n	8005c66 <_printf_i+0x15a>
 8005d2a:	3501      	adds	r5, #1
 8005d2c:	68e3      	ldr	r3, [r4, #12]
 8005d2e:	9903      	ldr	r1, [sp, #12]
 8005d30:	1a5b      	subs	r3, r3, r1
 8005d32:	42ab      	cmp	r3, r5
 8005d34:	dcf2      	bgt.n	8005d1c <_printf_i+0x210>
 8005d36:	e7eb      	b.n	8005d10 <_printf_i+0x204>
 8005d38:	2500      	movs	r5, #0
 8005d3a:	f104 0619 	add.w	r6, r4, #25
 8005d3e:	e7f5      	b.n	8005d2c <_printf_i+0x220>
 8005d40:	08007ffc 	.word	0x08007ffc
 8005d44:	0800800d 	.word	0x0800800d

08005d48 <std>:
 8005d48:	2300      	movs	r3, #0
 8005d4a:	b510      	push	{r4, lr}
 8005d4c:	4604      	mov	r4, r0
 8005d4e:	e9c0 3300 	strd	r3, r3, [r0]
 8005d52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005d56:	6083      	str	r3, [r0, #8]
 8005d58:	8181      	strh	r1, [r0, #12]
 8005d5a:	6643      	str	r3, [r0, #100]	@ 0x64
 8005d5c:	81c2      	strh	r2, [r0, #14]
 8005d5e:	6183      	str	r3, [r0, #24]
 8005d60:	4619      	mov	r1, r3
 8005d62:	2208      	movs	r2, #8
 8005d64:	305c      	adds	r0, #92	@ 0x5c
 8005d66:	f000 f9f9 	bl	800615c <memset>
 8005d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8005da0 <std+0x58>)
 8005d6c:	6224      	str	r4, [r4, #32]
 8005d6e:	6263      	str	r3, [r4, #36]	@ 0x24
 8005d70:	4b0c      	ldr	r3, [pc, #48]	@ (8005da4 <std+0x5c>)
 8005d72:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005d74:	4b0c      	ldr	r3, [pc, #48]	@ (8005da8 <std+0x60>)
 8005d76:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005d78:	4b0c      	ldr	r3, [pc, #48]	@ (8005dac <std+0x64>)
 8005d7a:	6323      	str	r3, [r4, #48]	@ 0x30
 8005d7c:	4b0c      	ldr	r3, [pc, #48]	@ (8005db0 <std+0x68>)
 8005d7e:	429c      	cmp	r4, r3
 8005d80:	d006      	beq.n	8005d90 <std+0x48>
 8005d82:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005d86:	4294      	cmp	r4, r2
 8005d88:	d002      	beq.n	8005d90 <std+0x48>
 8005d8a:	33d0      	adds	r3, #208	@ 0xd0
 8005d8c:	429c      	cmp	r4, r3
 8005d8e:	d105      	bne.n	8005d9c <std+0x54>
 8005d90:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005d94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d98:	f000 ba5c 	b.w	8006254 <__retarget_lock_init_recursive>
 8005d9c:	bd10      	pop	{r4, pc}
 8005d9e:	bf00      	nop
 8005da0:	08005fad 	.word	0x08005fad
 8005da4:	08005fcf 	.word	0x08005fcf
 8005da8:	08006007 	.word	0x08006007
 8005dac:	0800602b 	.word	0x0800602b
 8005db0:	20000ce0 	.word	0x20000ce0

08005db4 <stdio_exit_handler>:
 8005db4:	4a02      	ldr	r2, [pc, #8]	@ (8005dc0 <stdio_exit_handler+0xc>)
 8005db6:	4903      	ldr	r1, [pc, #12]	@ (8005dc4 <stdio_exit_handler+0x10>)
 8005db8:	4803      	ldr	r0, [pc, #12]	@ (8005dc8 <stdio_exit_handler+0x14>)
 8005dba:	f000 b869 	b.w	8005e90 <_fwalk_sglue>
 8005dbe:	bf00      	nop
 8005dc0:	20000070 	.word	0x20000070
 8005dc4:	08007bc1 	.word	0x08007bc1
 8005dc8:	20000080 	.word	0x20000080

08005dcc <cleanup_stdio>:
 8005dcc:	6841      	ldr	r1, [r0, #4]
 8005dce:	4b0c      	ldr	r3, [pc, #48]	@ (8005e00 <cleanup_stdio+0x34>)
 8005dd0:	b510      	push	{r4, lr}
 8005dd2:	4299      	cmp	r1, r3
 8005dd4:	4604      	mov	r4, r0
 8005dd6:	d001      	beq.n	8005ddc <cleanup_stdio+0x10>
 8005dd8:	f001 fef2 	bl	8007bc0 <_fflush_r>
 8005ddc:	68a1      	ldr	r1, [r4, #8]
 8005dde:	4b09      	ldr	r3, [pc, #36]	@ (8005e04 <cleanup_stdio+0x38>)
 8005de0:	4299      	cmp	r1, r3
 8005de2:	d002      	beq.n	8005dea <cleanup_stdio+0x1e>
 8005de4:	4620      	mov	r0, r4
 8005de6:	f001 feeb 	bl	8007bc0 <_fflush_r>
 8005dea:	68e1      	ldr	r1, [r4, #12]
 8005dec:	4b06      	ldr	r3, [pc, #24]	@ (8005e08 <cleanup_stdio+0x3c>)
 8005dee:	4299      	cmp	r1, r3
 8005df0:	d004      	beq.n	8005dfc <cleanup_stdio+0x30>
 8005df2:	4620      	mov	r0, r4
 8005df4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005df8:	f001 bee2 	b.w	8007bc0 <_fflush_r>
 8005dfc:	bd10      	pop	{r4, pc}
 8005dfe:	bf00      	nop
 8005e00:	20000ce0 	.word	0x20000ce0
 8005e04:	20000d48 	.word	0x20000d48
 8005e08:	20000db0 	.word	0x20000db0

08005e0c <global_stdio_init.part.0>:
 8005e0c:	b510      	push	{r4, lr}
 8005e0e:	4b0b      	ldr	r3, [pc, #44]	@ (8005e3c <global_stdio_init.part.0+0x30>)
 8005e10:	4c0b      	ldr	r4, [pc, #44]	@ (8005e40 <global_stdio_init.part.0+0x34>)
 8005e12:	4a0c      	ldr	r2, [pc, #48]	@ (8005e44 <global_stdio_init.part.0+0x38>)
 8005e14:	4620      	mov	r0, r4
 8005e16:	601a      	str	r2, [r3, #0]
 8005e18:	2104      	movs	r1, #4
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	f7ff ff94 	bl	8005d48 <std>
 8005e20:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005e24:	2201      	movs	r2, #1
 8005e26:	2109      	movs	r1, #9
 8005e28:	f7ff ff8e 	bl	8005d48 <std>
 8005e2c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005e30:	2202      	movs	r2, #2
 8005e32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e36:	2112      	movs	r1, #18
 8005e38:	f7ff bf86 	b.w	8005d48 <std>
 8005e3c:	20000e18 	.word	0x20000e18
 8005e40:	20000ce0 	.word	0x20000ce0
 8005e44:	08005db5 	.word	0x08005db5

08005e48 <__sfp_lock_acquire>:
 8005e48:	4801      	ldr	r0, [pc, #4]	@ (8005e50 <__sfp_lock_acquire+0x8>)
 8005e4a:	f000 ba04 	b.w	8006256 <__retarget_lock_acquire_recursive>
 8005e4e:	bf00      	nop
 8005e50:	20000e21 	.word	0x20000e21

08005e54 <__sfp_lock_release>:
 8005e54:	4801      	ldr	r0, [pc, #4]	@ (8005e5c <__sfp_lock_release+0x8>)
 8005e56:	f000 b9ff 	b.w	8006258 <__retarget_lock_release_recursive>
 8005e5a:	bf00      	nop
 8005e5c:	20000e21 	.word	0x20000e21

08005e60 <__sinit>:
 8005e60:	b510      	push	{r4, lr}
 8005e62:	4604      	mov	r4, r0
 8005e64:	f7ff fff0 	bl	8005e48 <__sfp_lock_acquire>
 8005e68:	6a23      	ldr	r3, [r4, #32]
 8005e6a:	b11b      	cbz	r3, 8005e74 <__sinit+0x14>
 8005e6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e70:	f7ff bff0 	b.w	8005e54 <__sfp_lock_release>
 8005e74:	4b04      	ldr	r3, [pc, #16]	@ (8005e88 <__sinit+0x28>)
 8005e76:	6223      	str	r3, [r4, #32]
 8005e78:	4b04      	ldr	r3, [pc, #16]	@ (8005e8c <__sinit+0x2c>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d1f5      	bne.n	8005e6c <__sinit+0xc>
 8005e80:	f7ff ffc4 	bl	8005e0c <global_stdio_init.part.0>
 8005e84:	e7f2      	b.n	8005e6c <__sinit+0xc>
 8005e86:	bf00      	nop
 8005e88:	08005dcd 	.word	0x08005dcd
 8005e8c:	20000e18 	.word	0x20000e18

08005e90 <_fwalk_sglue>:
 8005e90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e94:	4607      	mov	r7, r0
 8005e96:	4688      	mov	r8, r1
 8005e98:	4614      	mov	r4, r2
 8005e9a:	2600      	movs	r6, #0
 8005e9c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005ea0:	f1b9 0901 	subs.w	r9, r9, #1
 8005ea4:	d505      	bpl.n	8005eb2 <_fwalk_sglue+0x22>
 8005ea6:	6824      	ldr	r4, [r4, #0]
 8005ea8:	2c00      	cmp	r4, #0
 8005eaa:	d1f7      	bne.n	8005e9c <_fwalk_sglue+0xc>
 8005eac:	4630      	mov	r0, r6
 8005eae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005eb2:	89ab      	ldrh	r3, [r5, #12]
 8005eb4:	2b01      	cmp	r3, #1
 8005eb6:	d907      	bls.n	8005ec8 <_fwalk_sglue+0x38>
 8005eb8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005ebc:	3301      	adds	r3, #1
 8005ebe:	d003      	beq.n	8005ec8 <_fwalk_sglue+0x38>
 8005ec0:	4629      	mov	r1, r5
 8005ec2:	4638      	mov	r0, r7
 8005ec4:	47c0      	blx	r8
 8005ec6:	4306      	orrs	r6, r0
 8005ec8:	3568      	adds	r5, #104	@ 0x68
 8005eca:	e7e9      	b.n	8005ea0 <_fwalk_sglue+0x10>

08005ecc <iprintf>:
 8005ecc:	b40f      	push	{r0, r1, r2, r3}
 8005ece:	b507      	push	{r0, r1, r2, lr}
 8005ed0:	4906      	ldr	r1, [pc, #24]	@ (8005eec <iprintf+0x20>)
 8005ed2:	ab04      	add	r3, sp, #16
 8005ed4:	6808      	ldr	r0, [r1, #0]
 8005ed6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005eda:	6881      	ldr	r1, [r0, #8]
 8005edc:	9301      	str	r3, [sp, #4]
 8005ede:	f001 fcd7 	bl	8007890 <_vfiprintf_r>
 8005ee2:	b003      	add	sp, #12
 8005ee4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ee8:	b004      	add	sp, #16
 8005eea:	4770      	bx	lr
 8005eec:	2000007c 	.word	0x2000007c

08005ef0 <_puts_r>:
 8005ef0:	6a03      	ldr	r3, [r0, #32]
 8005ef2:	b570      	push	{r4, r5, r6, lr}
 8005ef4:	4605      	mov	r5, r0
 8005ef6:	460e      	mov	r6, r1
 8005ef8:	6884      	ldr	r4, [r0, #8]
 8005efa:	b90b      	cbnz	r3, 8005f00 <_puts_r+0x10>
 8005efc:	f7ff ffb0 	bl	8005e60 <__sinit>
 8005f00:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005f02:	07db      	lsls	r3, r3, #31
 8005f04:	d405      	bmi.n	8005f12 <_puts_r+0x22>
 8005f06:	89a3      	ldrh	r3, [r4, #12]
 8005f08:	0598      	lsls	r0, r3, #22
 8005f0a:	d402      	bmi.n	8005f12 <_puts_r+0x22>
 8005f0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f0e:	f000 f9a2 	bl	8006256 <__retarget_lock_acquire_recursive>
 8005f12:	89a3      	ldrh	r3, [r4, #12]
 8005f14:	0719      	lsls	r1, r3, #28
 8005f16:	d502      	bpl.n	8005f1e <_puts_r+0x2e>
 8005f18:	6923      	ldr	r3, [r4, #16]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d135      	bne.n	8005f8a <_puts_r+0x9a>
 8005f1e:	4621      	mov	r1, r4
 8005f20:	4628      	mov	r0, r5
 8005f22:	f000 f8c5 	bl	80060b0 <__swsetup_r>
 8005f26:	b380      	cbz	r0, 8005f8a <_puts_r+0x9a>
 8005f28:	f04f 35ff 	mov.w	r5, #4294967295
 8005f2c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005f2e:	07da      	lsls	r2, r3, #31
 8005f30:	d405      	bmi.n	8005f3e <_puts_r+0x4e>
 8005f32:	89a3      	ldrh	r3, [r4, #12]
 8005f34:	059b      	lsls	r3, r3, #22
 8005f36:	d402      	bmi.n	8005f3e <_puts_r+0x4e>
 8005f38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f3a:	f000 f98d 	bl	8006258 <__retarget_lock_release_recursive>
 8005f3e:	4628      	mov	r0, r5
 8005f40:	bd70      	pop	{r4, r5, r6, pc}
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	da04      	bge.n	8005f50 <_puts_r+0x60>
 8005f46:	69a2      	ldr	r2, [r4, #24]
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	dc17      	bgt.n	8005f7c <_puts_r+0x8c>
 8005f4c:	290a      	cmp	r1, #10
 8005f4e:	d015      	beq.n	8005f7c <_puts_r+0x8c>
 8005f50:	6823      	ldr	r3, [r4, #0]
 8005f52:	1c5a      	adds	r2, r3, #1
 8005f54:	6022      	str	r2, [r4, #0]
 8005f56:	7019      	strb	r1, [r3, #0]
 8005f58:	68a3      	ldr	r3, [r4, #8]
 8005f5a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005f5e:	3b01      	subs	r3, #1
 8005f60:	60a3      	str	r3, [r4, #8]
 8005f62:	2900      	cmp	r1, #0
 8005f64:	d1ed      	bne.n	8005f42 <_puts_r+0x52>
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	da11      	bge.n	8005f8e <_puts_r+0x9e>
 8005f6a:	4622      	mov	r2, r4
 8005f6c:	210a      	movs	r1, #10
 8005f6e:	4628      	mov	r0, r5
 8005f70:	f000 f85f 	bl	8006032 <__swbuf_r>
 8005f74:	3001      	adds	r0, #1
 8005f76:	d0d7      	beq.n	8005f28 <_puts_r+0x38>
 8005f78:	250a      	movs	r5, #10
 8005f7a:	e7d7      	b.n	8005f2c <_puts_r+0x3c>
 8005f7c:	4622      	mov	r2, r4
 8005f7e:	4628      	mov	r0, r5
 8005f80:	f000 f857 	bl	8006032 <__swbuf_r>
 8005f84:	3001      	adds	r0, #1
 8005f86:	d1e7      	bne.n	8005f58 <_puts_r+0x68>
 8005f88:	e7ce      	b.n	8005f28 <_puts_r+0x38>
 8005f8a:	3e01      	subs	r6, #1
 8005f8c:	e7e4      	b.n	8005f58 <_puts_r+0x68>
 8005f8e:	6823      	ldr	r3, [r4, #0]
 8005f90:	1c5a      	adds	r2, r3, #1
 8005f92:	6022      	str	r2, [r4, #0]
 8005f94:	220a      	movs	r2, #10
 8005f96:	701a      	strb	r2, [r3, #0]
 8005f98:	e7ee      	b.n	8005f78 <_puts_r+0x88>
	...

08005f9c <puts>:
 8005f9c:	4b02      	ldr	r3, [pc, #8]	@ (8005fa8 <puts+0xc>)
 8005f9e:	4601      	mov	r1, r0
 8005fa0:	6818      	ldr	r0, [r3, #0]
 8005fa2:	f7ff bfa5 	b.w	8005ef0 <_puts_r>
 8005fa6:	bf00      	nop
 8005fa8:	2000007c 	.word	0x2000007c

08005fac <__sread>:
 8005fac:	b510      	push	{r4, lr}
 8005fae:	460c      	mov	r4, r1
 8005fb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fb4:	f000 f900 	bl	80061b8 <_read_r>
 8005fb8:	2800      	cmp	r0, #0
 8005fba:	bfab      	itete	ge
 8005fbc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005fbe:	89a3      	ldrhlt	r3, [r4, #12]
 8005fc0:	181b      	addge	r3, r3, r0
 8005fc2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005fc6:	bfac      	ite	ge
 8005fc8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005fca:	81a3      	strhlt	r3, [r4, #12]
 8005fcc:	bd10      	pop	{r4, pc}

08005fce <__swrite>:
 8005fce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fd2:	461f      	mov	r7, r3
 8005fd4:	898b      	ldrh	r3, [r1, #12]
 8005fd6:	4605      	mov	r5, r0
 8005fd8:	05db      	lsls	r3, r3, #23
 8005fda:	460c      	mov	r4, r1
 8005fdc:	4616      	mov	r6, r2
 8005fde:	d505      	bpl.n	8005fec <__swrite+0x1e>
 8005fe0:	2302      	movs	r3, #2
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fe8:	f000 f8d4 	bl	8006194 <_lseek_r>
 8005fec:	89a3      	ldrh	r3, [r4, #12]
 8005fee:	4632      	mov	r2, r6
 8005ff0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ff4:	81a3      	strh	r3, [r4, #12]
 8005ff6:	4628      	mov	r0, r5
 8005ff8:	463b      	mov	r3, r7
 8005ffa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ffe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006002:	f000 b8eb 	b.w	80061dc <_write_r>

08006006 <__sseek>:
 8006006:	b510      	push	{r4, lr}
 8006008:	460c      	mov	r4, r1
 800600a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800600e:	f000 f8c1 	bl	8006194 <_lseek_r>
 8006012:	1c43      	adds	r3, r0, #1
 8006014:	89a3      	ldrh	r3, [r4, #12]
 8006016:	bf15      	itete	ne
 8006018:	6560      	strne	r0, [r4, #84]	@ 0x54
 800601a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800601e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006022:	81a3      	strheq	r3, [r4, #12]
 8006024:	bf18      	it	ne
 8006026:	81a3      	strhne	r3, [r4, #12]
 8006028:	bd10      	pop	{r4, pc}

0800602a <__sclose>:
 800602a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800602e:	f000 b8a1 	b.w	8006174 <_close_r>

08006032 <__swbuf_r>:
 8006032:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006034:	460e      	mov	r6, r1
 8006036:	4614      	mov	r4, r2
 8006038:	4605      	mov	r5, r0
 800603a:	b118      	cbz	r0, 8006044 <__swbuf_r+0x12>
 800603c:	6a03      	ldr	r3, [r0, #32]
 800603e:	b90b      	cbnz	r3, 8006044 <__swbuf_r+0x12>
 8006040:	f7ff ff0e 	bl	8005e60 <__sinit>
 8006044:	69a3      	ldr	r3, [r4, #24]
 8006046:	60a3      	str	r3, [r4, #8]
 8006048:	89a3      	ldrh	r3, [r4, #12]
 800604a:	071a      	lsls	r2, r3, #28
 800604c:	d501      	bpl.n	8006052 <__swbuf_r+0x20>
 800604e:	6923      	ldr	r3, [r4, #16]
 8006050:	b943      	cbnz	r3, 8006064 <__swbuf_r+0x32>
 8006052:	4621      	mov	r1, r4
 8006054:	4628      	mov	r0, r5
 8006056:	f000 f82b 	bl	80060b0 <__swsetup_r>
 800605a:	b118      	cbz	r0, 8006064 <__swbuf_r+0x32>
 800605c:	f04f 37ff 	mov.w	r7, #4294967295
 8006060:	4638      	mov	r0, r7
 8006062:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006064:	6823      	ldr	r3, [r4, #0]
 8006066:	6922      	ldr	r2, [r4, #16]
 8006068:	b2f6      	uxtb	r6, r6
 800606a:	1a98      	subs	r0, r3, r2
 800606c:	6963      	ldr	r3, [r4, #20]
 800606e:	4637      	mov	r7, r6
 8006070:	4283      	cmp	r3, r0
 8006072:	dc05      	bgt.n	8006080 <__swbuf_r+0x4e>
 8006074:	4621      	mov	r1, r4
 8006076:	4628      	mov	r0, r5
 8006078:	f001 fda2 	bl	8007bc0 <_fflush_r>
 800607c:	2800      	cmp	r0, #0
 800607e:	d1ed      	bne.n	800605c <__swbuf_r+0x2a>
 8006080:	68a3      	ldr	r3, [r4, #8]
 8006082:	3b01      	subs	r3, #1
 8006084:	60a3      	str	r3, [r4, #8]
 8006086:	6823      	ldr	r3, [r4, #0]
 8006088:	1c5a      	adds	r2, r3, #1
 800608a:	6022      	str	r2, [r4, #0]
 800608c:	701e      	strb	r6, [r3, #0]
 800608e:	6962      	ldr	r2, [r4, #20]
 8006090:	1c43      	adds	r3, r0, #1
 8006092:	429a      	cmp	r2, r3
 8006094:	d004      	beq.n	80060a0 <__swbuf_r+0x6e>
 8006096:	89a3      	ldrh	r3, [r4, #12]
 8006098:	07db      	lsls	r3, r3, #31
 800609a:	d5e1      	bpl.n	8006060 <__swbuf_r+0x2e>
 800609c:	2e0a      	cmp	r6, #10
 800609e:	d1df      	bne.n	8006060 <__swbuf_r+0x2e>
 80060a0:	4621      	mov	r1, r4
 80060a2:	4628      	mov	r0, r5
 80060a4:	f001 fd8c 	bl	8007bc0 <_fflush_r>
 80060a8:	2800      	cmp	r0, #0
 80060aa:	d0d9      	beq.n	8006060 <__swbuf_r+0x2e>
 80060ac:	e7d6      	b.n	800605c <__swbuf_r+0x2a>
	...

080060b0 <__swsetup_r>:
 80060b0:	b538      	push	{r3, r4, r5, lr}
 80060b2:	4b29      	ldr	r3, [pc, #164]	@ (8006158 <__swsetup_r+0xa8>)
 80060b4:	4605      	mov	r5, r0
 80060b6:	6818      	ldr	r0, [r3, #0]
 80060b8:	460c      	mov	r4, r1
 80060ba:	b118      	cbz	r0, 80060c4 <__swsetup_r+0x14>
 80060bc:	6a03      	ldr	r3, [r0, #32]
 80060be:	b90b      	cbnz	r3, 80060c4 <__swsetup_r+0x14>
 80060c0:	f7ff fece 	bl	8005e60 <__sinit>
 80060c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80060c8:	0719      	lsls	r1, r3, #28
 80060ca:	d422      	bmi.n	8006112 <__swsetup_r+0x62>
 80060cc:	06da      	lsls	r2, r3, #27
 80060ce:	d407      	bmi.n	80060e0 <__swsetup_r+0x30>
 80060d0:	2209      	movs	r2, #9
 80060d2:	602a      	str	r2, [r5, #0]
 80060d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80060d8:	f04f 30ff 	mov.w	r0, #4294967295
 80060dc:	81a3      	strh	r3, [r4, #12]
 80060de:	e033      	b.n	8006148 <__swsetup_r+0x98>
 80060e0:	0758      	lsls	r0, r3, #29
 80060e2:	d512      	bpl.n	800610a <__swsetup_r+0x5a>
 80060e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80060e6:	b141      	cbz	r1, 80060fa <__swsetup_r+0x4a>
 80060e8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80060ec:	4299      	cmp	r1, r3
 80060ee:	d002      	beq.n	80060f6 <__swsetup_r+0x46>
 80060f0:	4628      	mov	r0, r5
 80060f2:	f000 ff2d 	bl	8006f50 <_free_r>
 80060f6:	2300      	movs	r3, #0
 80060f8:	6363      	str	r3, [r4, #52]	@ 0x34
 80060fa:	89a3      	ldrh	r3, [r4, #12]
 80060fc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006100:	81a3      	strh	r3, [r4, #12]
 8006102:	2300      	movs	r3, #0
 8006104:	6063      	str	r3, [r4, #4]
 8006106:	6923      	ldr	r3, [r4, #16]
 8006108:	6023      	str	r3, [r4, #0]
 800610a:	89a3      	ldrh	r3, [r4, #12]
 800610c:	f043 0308 	orr.w	r3, r3, #8
 8006110:	81a3      	strh	r3, [r4, #12]
 8006112:	6923      	ldr	r3, [r4, #16]
 8006114:	b94b      	cbnz	r3, 800612a <__swsetup_r+0x7a>
 8006116:	89a3      	ldrh	r3, [r4, #12]
 8006118:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800611c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006120:	d003      	beq.n	800612a <__swsetup_r+0x7a>
 8006122:	4621      	mov	r1, r4
 8006124:	4628      	mov	r0, r5
 8006126:	f001 fd98 	bl	8007c5a <__smakebuf_r>
 800612a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800612e:	f013 0201 	ands.w	r2, r3, #1
 8006132:	d00a      	beq.n	800614a <__swsetup_r+0x9a>
 8006134:	2200      	movs	r2, #0
 8006136:	60a2      	str	r2, [r4, #8]
 8006138:	6962      	ldr	r2, [r4, #20]
 800613a:	4252      	negs	r2, r2
 800613c:	61a2      	str	r2, [r4, #24]
 800613e:	6922      	ldr	r2, [r4, #16]
 8006140:	b942      	cbnz	r2, 8006154 <__swsetup_r+0xa4>
 8006142:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006146:	d1c5      	bne.n	80060d4 <__swsetup_r+0x24>
 8006148:	bd38      	pop	{r3, r4, r5, pc}
 800614a:	0799      	lsls	r1, r3, #30
 800614c:	bf58      	it	pl
 800614e:	6962      	ldrpl	r2, [r4, #20]
 8006150:	60a2      	str	r2, [r4, #8]
 8006152:	e7f4      	b.n	800613e <__swsetup_r+0x8e>
 8006154:	2000      	movs	r0, #0
 8006156:	e7f7      	b.n	8006148 <__swsetup_r+0x98>
 8006158:	2000007c 	.word	0x2000007c

0800615c <memset>:
 800615c:	4603      	mov	r3, r0
 800615e:	4402      	add	r2, r0
 8006160:	4293      	cmp	r3, r2
 8006162:	d100      	bne.n	8006166 <memset+0xa>
 8006164:	4770      	bx	lr
 8006166:	f803 1b01 	strb.w	r1, [r3], #1
 800616a:	e7f9      	b.n	8006160 <memset+0x4>

0800616c <_localeconv_r>:
 800616c:	4800      	ldr	r0, [pc, #0]	@ (8006170 <_localeconv_r+0x4>)
 800616e:	4770      	bx	lr
 8006170:	200001bc 	.word	0x200001bc

08006174 <_close_r>:
 8006174:	b538      	push	{r3, r4, r5, lr}
 8006176:	2300      	movs	r3, #0
 8006178:	4d05      	ldr	r5, [pc, #20]	@ (8006190 <_close_r+0x1c>)
 800617a:	4604      	mov	r4, r0
 800617c:	4608      	mov	r0, r1
 800617e:	602b      	str	r3, [r5, #0]
 8006180:	f7fc fc37 	bl	80029f2 <_close>
 8006184:	1c43      	adds	r3, r0, #1
 8006186:	d102      	bne.n	800618e <_close_r+0x1a>
 8006188:	682b      	ldr	r3, [r5, #0]
 800618a:	b103      	cbz	r3, 800618e <_close_r+0x1a>
 800618c:	6023      	str	r3, [r4, #0]
 800618e:	bd38      	pop	{r3, r4, r5, pc}
 8006190:	20000e1c 	.word	0x20000e1c

08006194 <_lseek_r>:
 8006194:	b538      	push	{r3, r4, r5, lr}
 8006196:	4604      	mov	r4, r0
 8006198:	4608      	mov	r0, r1
 800619a:	4611      	mov	r1, r2
 800619c:	2200      	movs	r2, #0
 800619e:	4d05      	ldr	r5, [pc, #20]	@ (80061b4 <_lseek_r+0x20>)
 80061a0:	602a      	str	r2, [r5, #0]
 80061a2:	461a      	mov	r2, r3
 80061a4:	f7fc fc49 	bl	8002a3a <_lseek>
 80061a8:	1c43      	adds	r3, r0, #1
 80061aa:	d102      	bne.n	80061b2 <_lseek_r+0x1e>
 80061ac:	682b      	ldr	r3, [r5, #0]
 80061ae:	b103      	cbz	r3, 80061b2 <_lseek_r+0x1e>
 80061b0:	6023      	str	r3, [r4, #0]
 80061b2:	bd38      	pop	{r3, r4, r5, pc}
 80061b4:	20000e1c 	.word	0x20000e1c

080061b8 <_read_r>:
 80061b8:	b538      	push	{r3, r4, r5, lr}
 80061ba:	4604      	mov	r4, r0
 80061bc:	4608      	mov	r0, r1
 80061be:	4611      	mov	r1, r2
 80061c0:	2200      	movs	r2, #0
 80061c2:	4d05      	ldr	r5, [pc, #20]	@ (80061d8 <_read_r+0x20>)
 80061c4:	602a      	str	r2, [r5, #0]
 80061c6:	461a      	mov	r2, r3
 80061c8:	f7fc fbf6 	bl	80029b8 <_read>
 80061cc:	1c43      	adds	r3, r0, #1
 80061ce:	d102      	bne.n	80061d6 <_read_r+0x1e>
 80061d0:	682b      	ldr	r3, [r5, #0]
 80061d2:	b103      	cbz	r3, 80061d6 <_read_r+0x1e>
 80061d4:	6023      	str	r3, [r4, #0]
 80061d6:	bd38      	pop	{r3, r4, r5, pc}
 80061d8:	20000e1c 	.word	0x20000e1c

080061dc <_write_r>:
 80061dc:	b538      	push	{r3, r4, r5, lr}
 80061de:	4604      	mov	r4, r0
 80061e0:	4608      	mov	r0, r1
 80061e2:	4611      	mov	r1, r2
 80061e4:	2200      	movs	r2, #0
 80061e6:	4d05      	ldr	r5, [pc, #20]	@ (80061fc <_write_r+0x20>)
 80061e8:	602a      	str	r2, [r5, #0]
 80061ea:	461a      	mov	r2, r3
 80061ec:	f7fb f9b0 	bl	8001550 <_write>
 80061f0:	1c43      	adds	r3, r0, #1
 80061f2:	d102      	bne.n	80061fa <_write_r+0x1e>
 80061f4:	682b      	ldr	r3, [r5, #0]
 80061f6:	b103      	cbz	r3, 80061fa <_write_r+0x1e>
 80061f8:	6023      	str	r3, [r4, #0]
 80061fa:	bd38      	pop	{r3, r4, r5, pc}
 80061fc:	20000e1c 	.word	0x20000e1c

08006200 <__errno>:
 8006200:	4b01      	ldr	r3, [pc, #4]	@ (8006208 <__errno+0x8>)
 8006202:	6818      	ldr	r0, [r3, #0]
 8006204:	4770      	bx	lr
 8006206:	bf00      	nop
 8006208:	2000007c 	.word	0x2000007c

0800620c <__libc_init_array>:
 800620c:	b570      	push	{r4, r5, r6, lr}
 800620e:	2600      	movs	r6, #0
 8006210:	4d0c      	ldr	r5, [pc, #48]	@ (8006244 <__libc_init_array+0x38>)
 8006212:	4c0d      	ldr	r4, [pc, #52]	@ (8006248 <__libc_init_array+0x3c>)
 8006214:	1b64      	subs	r4, r4, r5
 8006216:	10a4      	asrs	r4, r4, #2
 8006218:	42a6      	cmp	r6, r4
 800621a:	d109      	bne.n	8006230 <__libc_init_array+0x24>
 800621c:	f001 fe3c 	bl	8007e98 <_init>
 8006220:	2600      	movs	r6, #0
 8006222:	4d0a      	ldr	r5, [pc, #40]	@ (800624c <__libc_init_array+0x40>)
 8006224:	4c0a      	ldr	r4, [pc, #40]	@ (8006250 <__libc_init_array+0x44>)
 8006226:	1b64      	subs	r4, r4, r5
 8006228:	10a4      	asrs	r4, r4, #2
 800622a:	42a6      	cmp	r6, r4
 800622c:	d105      	bne.n	800623a <__libc_init_array+0x2e>
 800622e:	bd70      	pop	{r4, r5, r6, pc}
 8006230:	f855 3b04 	ldr.w	r3, [r5], #4
 8006234:	4798      	blx	r3
 8006236:	3601      	adds	r6, #1
 8006238:	e7ee      	b.n	8006218 <__libc_init_array+0xc>
 800623a:	f855 3b04 	ldr.w	r3, [r5], #4
 800623e:	4798      	blx	r3
 8006240:	3601      	adds	r6, #1
 8006242:	e7f2      	b.n	800622a <__libc_init_array+0x1e>
 8006244:	08008364 	.word	0x08008364
 8006248:	08008364 	.word	0x08008364
 800624c:	08008364 	.word	0x08008364
 8006250:	08008368 	.word	0x08008368

08006254 <__retarget_lock_init_recursive>:
 8006254:	4770      	bx	lr

08006256 <__retarget_lock_acquire_recursive>:
 8006256:	4770      	bx	lr

08006258 <__retarget_lock_release_recursive>:
 8006258:	4770      	bx	lr

0800625a <memchr>:
 800625a:	4603      	mov	r3, r0
 800625c:	b510      	push	{r4, lr}
 800625e:	b2c9      	uxtb	r1, r1
 8006260:	4402      	add	r2, r0
 8006262:	4293      	cmp	r3, r2
 8006264:	4618      	mov	r0, r3
 8006266:	d101      	bne.n	800626c <memchr+0x12>
 8006268:	2000      	movs	r0, #0
 800626a:	e003      	b.n	8006274 <memchr+0x1a>
 800626c:	7804      	ldrb	r4, [r0, #0]
 800626e:	3301      	adds	r3, #1
 8006270:	428c      	cmp	r4, r1
 8006272:	d1f6      	bne.n	8006262 <memchr+0x8>
 8006274:	bd10      	pop	{r4, pc}

08006276 <memcpy>:
 8006276:	440a      	add	r2, r1
 8006278:	4291      	cmp	r1, r2
 800627a:	f100 33ff 	add.w	r3, r0, #4294967295
 800627e:	d100      	bne.n	8006282 <memcpy+0xc>
 8006280:	4770      	bx	lr
 8006282:	b510      	push	{r4, lr}
 8006284:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006288:	4291      	cmp	r1, r2
 800628a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800628e:	d1f9      	bne.n	8006284 <memcpy+0xe>
 8006290:	bd10      	pop	{r4, pc}

08006292 <quorem>:
 8006292:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006296:	6903      	ldr	r3, [r0, #16]
 8006298:	690c      	ldr	r4, [r1, #16]
 800629a:	4607      	mov	r7, r0
 800629c:	42a3      	cmp	r3, r4
 800629e:	db7e      	blt.n	800639e <quorem+0x10c>
 80062a0:	3c01      	subs	r4, #1
 80062a2:	00a3      	lsls	r3, r4, #2
 80062a4:	f100 0514 	add.w	r5, r0, #20
 80062a8:	f101 0814 	add.w	r8, r1, #20
 80062ac:	9300      	str	r3, [sp, #0]
 80062ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80062b2:	9301      	str	r3, [sp, #4]
 80062b4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80062b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80062bc:	3301      	adds	r3, #1
 80062be:	429a      	cmp	r2, r3
 80062c0:	fbb2 f6f3 	udiv	r6, r2, r3
 80062c4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80062c8:	d32e      	bcc.n	8006328 <quorem+0x96>
 80062ca:	f04f 0a00 	mov.w	sl, #0
 80062ce:	46c4      	mov	ip, r8
 80062d0:	46ae      	mov	lr, r5
 80062d2:	46d3      	mov	fp, sl
 80062d4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80062d8:	b298      	uxth	r0, r3
 80062da:	fb06 a000 	mla	r0, r6, r0, sl
 80062de:	0c1b      	lsrs	r3, r3, #16
 80062e0:	0c02      	lsrs	r2, r0, #16
 80062e2:	fb06 2303 	mla	r3, r6, r3, r2
 80062e6:	f8de 2000 	ldr.w	r2, [lr]
 80062ea:	b280      	uxth	r0, r0
 80062ec:	b292      	uxth	r2, r2
 80062ee:	1a12      	subs	r2, r2, r0
 80062f0:	445a      	add	r2, fp
 80062f2:	f8de 0000 	ldr.w	r0, [lr]
 80062f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80062fa:	b29b      	uxth	r3, r3
 80062fc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006300:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006304:	b292      	uxth	r2, r2
 8006306:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800630a:	45e1      	cmp	r9, ip
 800630c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006310:	f84e 2b04 	str.w	r2, [lr], #4
 8006314:	d2de      	bcs.n	80062d4 <quorem+0x42>
 8006316:	9b00      	ldr	r3, [sp, #0]
 8006318:	58eb      	ldr	r3, [r5, r3]
 800631a:	b92b      	cbnz	r3, 8006328 <quorem+0x96>
 800631c:	9b01      	ldr	r3, [sp, #4]
 800631e:	3b04      	subs	r3, #4
 8006320:	429d      	cmp	r5, r3
 8006322:	461a      	mov	r2, r3
 8006324:	d32f      	bcc.n	8006386 <quorem+0xf4>
 8006326:	613c      	str	r4, [r7, #16]
 8006328:	4638      	mov	r0, r7
 800632a:	f001 f981 	bl	8007630 <__mcmp>
 800632e:	2800      	cmp	r0, #0
 8006330:	db25      	blt.n	800637e <quorem+0xec>
 8006332:	4629      	mov	r1, r5
 8006334:	2000      	movs	r0, #0
 8006336:	f858 2b04 	ldr.w	r2, [r8], #4
 800633a:	f8d1 c000 	ldr.w	ip, [r1]
 800633e:	fa1f fe82 	uxth.w	lr, r2
 8006342:	fa1f f38c 	uxth.w	r3, ip
 8006346:	eba3 030e 	sub.w	r3, r3, lr
 800634a:	4403      	add	r3, r0
 800634c:	0c12      	lsrs	r2, r2, #16
 800634e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006352:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006356:	b29b      	uxth	r3, r3
 8006358:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800635c:	45c1      	cmp	r9, r8
 800635e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006362:	f841 3b04 	str.w	r3, [r1], #4
 8006366:	d2e6      	bcs.n	8006336 <quorem+0xa4>
 8006368:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800636c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006370:	b922      	cbnz	r2, 800637c <quorem+0xea>
 8006372:	3b04      	subs	r3, #4
 8006374:	429d      	cmp	r5, r3
 8006376:	461a      	mov	r2, r3
 8006378:	d30b      	bcc.n	8006392 <quorem+0x100>
 800637a:	613c      	str	r4, [r7, #16]
 800637c:	3601      	adds	r6, #1
 800637e:	4630      	mov	r0, r6
 8006380:	b003      	add	sp, #12
 8006382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006386:	6812      	ldr	r2, [r2, #0]
 8006388:	3b04      	subs	r3, #4
 800638a:	2a00      	cmp	r2, #0
 800638c:	d1cb      	bne.n	8006326 <quorem+0x94>
 800638e:	3c01      	subs	r4, #1
 8006390:	e7c6      	b.n	8006320 <quorem+0x8e>
 8006392:	6812      	ldr	r2, [r2, #0]
 8006394:	3b04      	subs	r3, #4
 8006396:	2a00      	cmp	r2, #0
 8006398:	d1ef      	bne.n	800637a <quorem+0xe8>
 800639a:	3c01      	subs	r4, #1
 800639c:	e7ea      	b.n	8006374 <quorem+0xe2>
 800639e:	2000      	movs	r0, #0
 80063a0:	e7ee      	b.n	8006380 <quorem+0xee>
 80063a2:	0000      	movs	r0, r0
 80063a4:	0000      	movs	r0, r0
	...

080063a8 <_dtoa_r>:
 80063a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063ac:	4614      	mov	r4, r2
 80063ae:	461d      	mov	r5, r3
 80063b0:	69c7      	ldr	r7, [r0, #28]
 80063b2:	b097      	sub	sp, #92	@ 0x5c
 80063b4:	4681      	mov	r9, r0
 80063b6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80063ba:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80063bc:	b97f      	cbnz	r7, 80063de <_dtoa_r+0x36>
 80063be:	2010      	movs	r0, #16
 80063c0:	f000 fe0e 	bl	8006fe0 <malloc>
 80063c4:	4602      	mov	r2, r0
 80063c6:	f8c9 001c 	str.w	r0, [r9, #28]
 80063ca:	b920      	cbnz	r0, 80063d6 <_dtoa_r+0x2e>
 80063cc:	21ef      	movs	r1, #239	@ 0xef
 80063ce:	4bac      	ldr	r3, [pc, #688]	@ (8006680 <_dtoa_r+0x2d8>)
 80063d0:	48ac      	ldr	r0, [pc, #688]	@ (8006684 <_dtoa_r+0x2dc>)
 80063d2:	f001 fcb1 	bl	8007d38 <__assert_func>
 80063d6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80063da:	6007      	str	r7, [r0, #0]
 80063dc:	60c7      	str	r7, [r0, #12]
 80063de:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80063e2:	6819      	ldr	r1, [r3, #0]
 80063e4:	b159      	cbz	r1, 80063fe <_dtoa_r+0x56>
 80063e6:	685a      	ldr	r2, [r3, #4]
 80063e8:	2301      	movs	r3, #1
 80063ea:	4093      	lsls	r3, r2
 80063ec:	604a      	str	r2, [r1, #4]
 80063ee:	608b      	str	r3, [r1, #8]
 80063f0:	4648      	mov	r0, r9
 80063f2:	f000 feeb 	bl	80071cc <_Bfree>
 80063f6:	2200      	movs	r2, #0
 80063f8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80063fc:	601a      	str	r2, [r3, #0]
 80063fe:	1e2b      	subs	r3, r5, #0
 8006400:	bfaf      	iteee	ge
 8006402:	2300      	movge	r3, #0
 8006404:	2201      	movlt	r2, #1
 8006406:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800640a:	9307      	strlt	r3, [sp, #28]
 800640c:	bfa8      	it	ge
 800640e:	6033      	strge	r3, [r6, #0]
 8006410:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8006414:	4b9c      	ldr	r3, [pc, #624]	@ (8006688 <_dtoa_r+0x2e0>)
 8006416:	bfb8      	it	lt
 8006418:	6032      	strlt	r2, [r6, #0]
 800641a:	ea33 0308 	bics.w	r3, r3, r8
 800641e:	d112      	bne.n	8006446 <_dtoa_r+0x9e>
 8006420:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006424:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006426:	6013      	str	r3, [r2, #0]
 8006428:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800642c:	4323      	orrs	r3, r4
 800642e:	f000 855e 	beq.w	8006eee <_dtoa_r+0xb46>
 8006432:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006434:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800668c <_dtoa_r+0x2e4>
 8006438:	2b00      	cmp	r3, #0
 800643a:	f000 8560 	beq.w	8006efe <_dtoa_r+0xb56>
 800643e:	f10a 0303 	add.w	r3, sl, #3
 8006442:	f000 bd5a 	b.w	8006efa <_dtoa_r+0xb52>
 8006446:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800644a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800644e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006452:	2200      	movs	r2, #0
 8006454:	2300      	movs	r3, #0
 8006456:	f7fa faa7 	bl	80009a8 <__aeabi_dcmpeq>
 800645a:	4607      	mov	r7, r0
 800645c:	b158      	cbz	r0, 8006476 <_dtoa_r+0xce>
 800645e:	2301      	movs	r3, #1
 8006460:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006462:	6013      	str	r3, [r2, #0]
 8006464:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006466:	b113      	cbz	r3, 800646e <_dtoa_r+0xc6>
 8006468:	4b89      	ldr	r3, [pc, #548]	@ (8006690 <_dtoa_r+0x2e8>)
 800646a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800646c:	6013      	str	r3, [r2, #0]
 800646e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8006694 <_dtoa_r+0x2ec>
 8006472:	f000 bd44 	b.w	8006efe <_dtoa_r+0xb56>
 8006476:	ab14      	add	r3, sp, #80	@ 0x50
 8006478:	9301      	str	r3, [sp, #4]
 800647a:	ab15      	add	r3, sp, #84	@ 0x54
 800647c:	9300      	str	r3, [sp, #0]
 800647e:	4648      	mov	r0, r9
 8006480:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006484:	f001 f984 	bl	8007790 <__d2b>
 8006488:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800648c:	9003      	str	r0, [sp, #12]
 800648e:	2e00      	cmp	r6, #0
 8006490:	d078      	beq.n	8006584 <_dtoa_r+0x1dc>
 8006492:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006496:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006498:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800649c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80064a0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80064a4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80064a8:	9712      	str	r7, [sp, #72]	@ 0x48
 80064aa:	4619      	mov	r1, r3
 80064ac:	2200      	movs	r2, #0
 80064ae:	4b7a      	ldr	r3, [pc, #488]	@ (8006698 <_dtoa_r+0x2f0>)
 80064b0:	f7f9 fe5a 	bl	8000168 <__aeabi_dsub>
 80064b4:	a36c      	add	r3, pc, #432	@ (adr r3, 8006668 <_dtoa_r+0x2c0>)
 80064b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ba:	f7fa f80d 	bl	80004d8 <__aeabi_dmul>
 80064be:	a36c      	add	r3, pc, #432	@ (adr r3, 8006670 <_dtoa_r+0x2c8>)
 80064c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064c4:	f7f9 fe52 	bl	800016c <__adddf3>
 80064c8:	4604      	mov	r4, r0
 80064ca:	4630      	mov	r0, r6
 80064cc:	460d      	mov	r5, r1
 80064ce:	f7f9 ff99 	bl	8000404 <__aeabi_i2d>
 80064d2:	a369      	add	r3, pc, #420	@ (adr r3, 8006678 <_dtoa_r+0x2d0>)
 80064d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064d8:	f7f9 fffe 	bl	80004d8 <__aeabi_dmul>
 80064dc:	4602      	mov	r2, r0
 80064de:	460b      	mov	r3, r1
 80064e0:	4620      	mov	r0, r4
 80064e2:	4629      	mov	r1, r5
 80064e4:	f7f9 fe42 	bl	800016c <__adddf3>
 80064e8:	4604      	mov	r4, r0
 80064ea:	460d      	mov	r5, r1
 80064ec:	f7fa faa4 	bl	8000a38 <__aeabi_d2iz>
 80064f0:	2200      	movs	r2, #0
 80064f2:	4607      	mov	r7, r0
 80064f4:	2300      	movs	r3, #0
 80064f6:	4620      	mov	r0, r4
 80064f8:	4629      	mov	r1, r5
 80064fa:	f7fa fa5f 	bl	80009bc <__aeabi_dcmplt>
 80064fe:	b140      	cbz	r0, 8006512 <_dtoa_r+0x16a>
 8006500:	4638      	mov	r0, r7
 8006502:	f7f9 ff7f 	bl	8000404 <__aeabi_i2d>
 8006506:	4622      	mov	r2, r4
 8006508:	462b      	mov	r3, r5
 800650a:	f7fa fa4d 	bl	80009a8 <__aeabi_dcmpeq>
 800650e:	b900      	cbnz	r0, 8006512 <_dtoa_r+0x16a>
 8006510:	3f01      	subs	r7, #1
 8006512:	2f16      	cmp	r7, #22
 8006514:	d854      	bhi.n	80065c0 <_dtoa_r+0x218>
 8006516:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800651a:	4b60      	ldr	r3, [pc, #384]	@ (800669c <_dtoa_r+0x2f4>)
 800651c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006524:	f7fa fa4a 	bl	80009bc <__aeabi_dcmplt>
 8006528:	2800      	cmp	r0, #0
 800652a:	d04b      	beq.n	80065c4 <_dtoa_r+0x21c>
 800652c:	2300      	movs	r3, #0
 800652e:	3f01      	subs	r7, #1
 8006530:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006532:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006534:	1b9b      	subs	r3, r3, r6
 8006536:	1e5a      	subs	r2, r3, #1
 8006538:	bf49      	itett	mi
 800653a:	f1c3 0301 	rsbmi	r3, r3, #1
 800653e:	2300      	movpl	r3, #0
 8006540:	9304      	strmi	r3, [sp, #16]
 8006542:	2300      	movmi	r3, #0
 8006544:	9209      	str	r2, [sp, #36]	@ 0x24
 8006546:	bf54      	ite	pl
 8006548:	9304      	strpl	r3, [sp, #16]
 800654a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800654c:	2f00      	cmp	r7, #0
 800654e:	db3b      	blt.n	80065c8 <_dtoa_r+0x220>
 8006550:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006552:	970e      	str	r7, [sp, #56]	@ 0x38
 8006554:	443b      	add	r3, r7
 8006556:	9309      	str	r3, [sp, #36]	@ 0x24
 8006558:	2300      	movs	r3, #0
 800655a:	930a      	str	r3, [sp, #40]	@ 0x28
 800655c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800655e:	2b09      	cmp	r3, #9
 8006560:	d865      	bhi.n	800662e <_dtoa_r+0x286>
 8006562:	2b05      	cmp	r3, #5
 8006564:	bfc4      	itt	gt
 8006566:	3b04      	subgt	r3, #4
 8006568:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800656a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800656c:	bfc8      	it	gt
 800656e:	2400      	movgt	r4, #0
 8006570:	f1a3 0302 	sub.w	r3, r3, #2
 8006574:	bfd8      	it	le
 8006576:	2401      	movle	r4, #1
 8006578:	2b03      	cmp	r3, #3
 800657a:	d864      	bhi.n	8006646 <_dtoa_r+0x29e>
 800657c:	e8df f003 	tbb	[pc, r3]
 8006580:	2c385553 	.word	0x2c385553
 8006584:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006588:	441e      	add	r6, r3
 800658a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800658e:	2b20      	cmp	r3, #32
 8006590:	bfc1      	itttt	gt
 8006592:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006596:	fa08 f803 	lslgt.w	r8, r8, r3
 800659a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800659e:	fa24 f303 	lsrgt.w	r3, r4, r3
 80065a2:	bfd6      	itet	le
 80065a4:	f1c3 0320 	rsble	r3, r3, #32
 80065a8:	ea48 0003 	orrgt.w	r0, r8, r3
 80065ac:	fa04 f003 	lslle.w	r0, r4, r3
 80065b0:	f7f9 ff18 	bl	80003e4 <__aeabi_ui2d>
 80065b4:	2201      	movs	r2, #1
 80065b6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80065ba:	3e01      	subs	r6, #1
 80065bc:	9212      	str	r2, [sp, #72]	@ 0x48
 80065be:	e774      	b.n	80064aa <_dtoa_r+0x102>
 80065c0:	2301      	movs	r3, #1
 80065c2:	e7b5      	b.n	8006530 <_dtoa_r+0x188>
 80065c4:	900f      	str	r0, [sp, #60]	@ 0x3c
 80065c6:	e7b4      	b.n	8006532 <_dtoa_r+0x18a>
 80065c8:	9b04      	ldr	r3, [sp, #16]
 80065ca:	1bdb      	subs	r3, r3, r7
 80065cc:	9304      	str	r3, [sp, #16]
 80065ce:	427b      	negs	r3, r7
 80065d0:	930a      	str	r3, [sp, #40]	@ 0x28
 80065d2:	2300      	movs	r3, #0
 80065d4:	930e      	str	r3, [sp, #56]	@ 0x38
 80065d6:	e7c1      	b.n	800655c <_dtoa_r+0x1b4>
 80065d8:	2301      	movs	r3, #1
 80065da:	930b      	str	r3, [sp, #44]	@ 0x2c
 80065dc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80065de:	eb07 0b03 	add.w	fp, r7, r3
 80065e2:	f10b 0301 	add.w	r3, fp, #1
 80065e6:	2b01      	cmp	r3, #1
 80065e8:	9308      	str	r3, [sp, #32]
 80065ea:	bfb8      	it	lt
 80065ec:	2301      	movlt	r3, #1
 80065ee:	e006      	b.n	80065fe <_dtoa_r+0x256>
 80065f0:	2301      	movs	r3, #1
 80065f2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80065f4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	dd28      	ble.n	800664c <_dtoa_r+0x2a4>
 80065fa:	469b      	mov	fp, r3
 80065fc:	9308      	str	r3, [sp, #32]
 80065fe:	2100      	movs	r1, #0
 8006600:	2204      	movs	r2, #4
 8006602:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006606:	f102 0514 	add.w	r5, r2, #20
 800660a:	429d      	cmp	r5, r3
 800660c:	d926      	bls.n	800665c <_dtoa_r+0x2b4>
 800660e:	6041      	str	r1, [r0, #4]
 8006610:	4648      	mov	r0, r9
 8006612:	f000 fd9b 	bl	800714c <_Balloc>
 8006616:	4682      	mov	sl, r0
 8006618:	2800      	cmp	r0, #0
 800661a:	d143      	bne.n	80066a4 <_dtoa_r+0x2fc>
 800661c:	4602      	mov	r2, r0
 800661e:	f240 11af 	movw	r1, #431	@ 0x1af
 8006622:	4b1f      	ldr	r3, [pc, #124]	@ (80066a0 <_dtoa_r+0x2f8>)
 8006624:	e6d4      	b.n	80063d0 <_dtoa_r+0x28>
 8006626:	2300      	movs	r3, #0
 8006628:	e7e3      	b.n	80065f2 <_dtoa_r+0x24a>
 800662a:	2300      	movs	r3, #0
 800662c:	e7d5      	b.n	80065da <_dtoa_r+0x232>
 800662e:	2401      	movs	r4, #1
 8006630:	2300      	movs	r3, #0
 8006632:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006634:	9320      	str	r3, [sp, #128]	@ 0x80
 8006636:	f04f 3bff 	mov.w	fp, #4294967295
 800663a:	2200      	movs	r2, #0
 800663c:	2312      	movs	r3, #18
 800663e:	f8cd b020 	str.w	fp, [sp, #32]
 8006642:	9221      	str	r2, [sp, #132]	@ 0x84
 8006644:	e7db      	b.n	80065fe <_dtoa_r+0x256>
 8006646:	2301      	movs	r3, #1
 8006648:	930b      	str	r3, [sp, #44]	@ 0x2c
 800664a:	e7f4      	b.n	8006636 <_dtoa_r+0x28e>
 800664c:	f04f 0b01 	mov.w	fp, #1
 8006650:	465b      	mov	r3, fp
 8006652:	f8cd b020 	str.w	fp, [sp, #32]
 8006656:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800665a:	e7d0      	b.n	80065fe <_dtoa_r+0x256>
 800665c:	3101      	adds	r1, #1
 800665e:	0052      	lsls	r2, r2, #1
 8006660:	e7d1      	b.n	8006606 <_dtoa_r+0x25e>
 8006662:	bf00      	nop
 8006664:	f3af 8000 	nop.w
 8006668:	636f4361 	.word	0x636f4361
 800666c:	3fd287a7 	.word	0x3fd287a7
 8006670:	8b60c8b3 	.word	0x8b60c8b3
 8006674:	3fc68a28 	.word	0x3fc68a28
 8006678:	509f79fb 	.word	0x509f79fb
 800667c:	3fd34413 	.word	0x3fd34413
 8006680:	0800802b 	.word	0x0800802b
 8006684:	08008042 	.word	0x08008042
 8006688:	7ff00000 	.word	0x7ff00000
 800668c:	08008027 	.word	0x08008027
 8006690:	08007ffb 	.word	0x08007ffb
 8006694:	08007ffa 	.word	0x08007ffa
 8006698:	3ff80000 	.word	0x3ff80000
 800669c:	08008190 	.word	0x08008190
 80066a0:	0800809a 	.word	0x0800809a
 80066a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80066a8:	6018      	str	r0, [r3, #0]
 80066aa:	9b08      	ldr	r3, [sp, #32]
 80066ac:	2b0e      	cmp	r3, #14
 80066ae:	f200 80a1 	bhi.w	80067f4 <_dtoa_r+0x44c>
 80066b2:	2c00      	cmp	r4, #0
 80066b4:	f000 809e 	beq.w	80067f4 <_dtoa_r+0x44c>
 80066b8:	2f00      	cmp	r7, #0
 80066ba:	dd33      	ble.n	8006724 <_dtoa_r+0x37c>
 80066bc:	4b9c      	ldr	r3, [pc, #624]	@ (8006930 <_dtoa_r+0x588>)
 80066be:	f007 020f 	and.w	r2, r7, #15
 80066c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80066c6:	05f8      	lsls	r0, r7, #23
 80066c8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80066cc:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80066d0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80066d4:	d516      	bpl.n	8006704 <_dtoa_r+0x35c>
 80066d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80066da:	4b96      	ldr	r3, [pc, #600]	@ (8006934 <_dtoa_r+0x58c>)
 80066dc:	2603      	movs	r6, #3
 80066de:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80066e2:	f7fa f823 	bl	800072c <__aeabi_ddiv>
 80066e6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80066ea:	f004 040f 	and.w	r4, r4, #15
 80066ee:	4d91      	ldr	r5, [pc, #580]	@ (8006934 <_dtoa_r+0x58c>)
 80066f0:	b954      	cbnz	r4, 8006708 <_dtoa_r+0x360>
 80066f2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80066f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80066fa:	f7fa f817 	bl	800072c <__aeabi_ddiv>
 80066fe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006702:	e028      	b.n	8006756 <_dtoa_r+0x3ae>
 8006704:	2602      	movs	r6, #2
 8006706:	e7f2      	b.n	80066ee <_dtoa_r+0x346>
 8006708:	07e1      	lsls	r1, r4, #31
 800670a:	d508      	bpl.n	800671e <_dtoa_r+0x376>
 800670c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006710:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006714:	f7f9 fee0 	bl	80004d8 <__aeabi_dmul>
 8006718:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800671c:	3601      	adds	r6, #1
 800671e:	1064      	asrs	r4, r4, #1
 8006720:	3508      	adds	r5, #8
 8006722:	e7e5      	b.n	80066f0 <_dtoa_r+0x348>
 8006724:	f000 80af 	beq.w	8006886 <_dtoa_r+0x4de>
 8006728:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800672c:	427c      	negs	r4, r7
 800672e:	4b80      	ldr	r3, [pc, #512]	@ (8006930 <_dtoa_r+0x588>)
 8006730:	f004 020f 	and.w	r2, r4, #15
 8006734:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800673c:	f7f9 fecc 	bl	80004d8 <__aeabi_dmul>
 8006740:	2602      	movs	r6, #2
 8006742:	2300      	movs	r3, #0
 8006744:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006748:	4d7a      	ldr	r5, [pc, #488]	@ (8006934 <_dtoa_r+0x58c>)
 800674a:	1124      	asrs	r4, r4, #4
 800674c:	2c00      	cmp	r4, #0
 800674e:	f040 808f 	bne.w	8006870 <_dtoa_r+0x4c8>
 8006752:	2b00      	cmp	r3, #0
 8006754:	d1d3      	bne.n	80066fe <_dtoa_r+0x356>
 8006756:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800675a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800675c:	2b00      	cmp	r3, #0
 800675e:	f000 8094 	beq.w	800688a <_dtoa_r+0x4e2>
 8006762:	2200      	movs	r2, #0
 8006764:	4620      	mov	r0, r4
 8006766:	4629      	mov	r1, r5
 8006768:	4b73      	ldr	r3, [pc, #460]	@ (8006938 <_dtoa_r+0x590>)
 800676a:	f7fa f927 	bl	80009bc <__aeabi_dcmplt>
 800676e:	2800      	cmp	r0, #0
 8006770:	f000 808b 	beq.w	800688a <_dtoa_r+0x4e2>
 8006774:	9b08      	ldr	r3, [sp, #32]
 8006776:	2b00      	cmp	r3, #0
 8006778:	f000 8087 	beq.w	800688a <_dtoa_r+0x4e2>
 800677c:	f1bb 0f00 	cmp.w	fp, #0
 8006780:	dd34      	ble.n	80067ec <_dtoa_r+0x444>
 8006782:	4620      	mov	r0, r4
 8006784:	2200      	movs	r2, #0
 8006786:	4629      	mov	r1, r5
 8006788:	4b6c      	ldr	r3, [pc, #432]	@ (800693c <_dtoa_r+0x594>)
 800678a:	f7f9 fea5 	bl	80004d8 <__aeabi_dmul>
 800678e:	465c      	mov	r4, fp
 8006790:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006794:	f107 38ff 	add.w	r8, r7, #4294967295
 8006798:	3601      	adds	r6, #1
 800679a:	4630      	mov	r0, r6
 800679c:	f7f9 fe32 	bl	8000404 <__aeabi_i2d>
 80067a0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80067a4:	f7f9 fe98 	bl	80004d8 <__aeabi_dmul>
 80067a8:	2200      	movs	r2, #0
 80067aa:	4b65      	ldr	r3, [pc, #404]	@ (8006940 <_dtoa_r+0x598>)
 80067ac:	f7f9 fcde 	bl	800016c <__adddf3>
 80067b0:	4605      	mov	r5, r0
 80067b2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80067b6:	2c00      	cmp	r4, #0
 80067b8:	d16a      	bne.n	8006890 <_dtoa_r+0x4e8>
 80067ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80067be:	2200      	movs	r2, #0
 80067c0:	4b60      	ldr	r3, [pc, #384]	@ (8006944 <_dtoa_r+0x59c>)
 80067c2:	f7f9 fcd1 	bl	8000168 <__aeabi_dsub>
 80067c6:	4602      	mov	r2, r0
 80067c8:	460b      	mov	r3, r1
 80067ca:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80067ce:	462a      	mov	r2, r5
 80067d0:	4633      	mov	r3, r6
 80067d2:	f7fa f911 	bl	80009f8 <__aeabi_dcmpgt>
 80067d6:	2800      	cmp	r0, #0
 80067d8:	f040 8298 	bne.w	8006d0c <_dtoa_r+0x964>
 80067dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80067e0:	462a      	mov	r2, r5
 80067e2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80067e6:	f7fa f8e9 	bl	80009bc <__aeabi_dcmplt>
 80067ea:	bb38      	cbnz	r0, 800683c <_dtoa_r+0x494>
 80067ec:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80067f0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80067f4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	f2c0 8157 	blt.w	8006aaa <_dtoa_r+0x702>
 80067fc:	2f0e      	cmp	r7, #14
 80067fe:	f300 8154 	bgt.w	8006aaa <_dtoa_r+0x702>
 8006802:	4b4b      	ldr	r3, [pc, #300]	@ (8006930 <_dtoa_r+0x588>)
 8006804:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006808:	e9d3 3400 	ldrd	r3, r4, [r3]
 800680c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006810:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006812:	2b00      	cmp	r3, #0
 8006814:	f280 80e5 	bge.w	80069e2 <_dtoa_r+0x63a>
 8006818:	9b08      	ldr	r3, [sp, #32]
 800681a:	2b00      	cmp	r3, #0
 800681c:	f300 80e1 	bgt.w	80069e2 <_dtoa_r+0x63a>
 8006820:	d10c      	bne.n	800683c <_dtoa_r+0x494>
 8006822:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006826:	2200      	movs	r2, #0
 8006828:	4b46      	ldr	r3, [pc, #280]	@ (8006944 <_dtoa_r+0x59c>)
 800682a:	f7f9 fe55 	bl	80004d8 <__aeabi_dmul>
 800682e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006832:	f7fa f8d7 	bl	80009e4 <__aeabi_dcmpge>
 8006836:	2800      	cmp	r0, #0
 8006838:	f000 8266 	beq.w	8006d08 <_dtoa_r+0x960>
 800683c:	2400      	movs	r4, #0
 800683e:	4625      	mov	r5, r4
 8006840:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006842:	4656      	mov	r6, sl
 8006844:	ea6f 0803 	mvn.w	r8, r3
 8006848:	2700      	movs	r7, #0
 800684a:	4621      	mov	r1, r4
 800684c:	4648      	mov	r0, r9
 800684e:	f000 fcbd 	bl	80071cc <_Bfree>
 8006852:	2d00      	cmp	r5, #0
 8006854:	f000 80bd 	beq.w	80069d2 <_dtoa_r+0x62a>
 8006858:	b12f      	cbz	r7, 8006866 <_dtoa_r+0x4be>
 800685a:	42af      	cmp	r7, r5
 800685c:	d003      	beq.n	8006866 <_dtoa_r+0x4be>
 800685e:	4639      	mov	r1, r7
 8006860:	4648      	mov	r0, r9
 8006862:	f000 fcb3 	bl	80071cc <_Bfree>
 8006866:	4629      	mov	r1, r5
 8006868:	4648      	mov	r0, r9
 800686a:	f000 fcaf 	bl	80071cc <_Bfree>
 800686e:	e0b0      	b.n	80069d2 <_dtoa_r+0x62a>
 8006870:	07e2      	lsls	r2, r4, #31
 8006872:	d505      	bpl.n	8006880 <_dtoa_r+0x4d8>
 8006874:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006878:	f7f9 fe2e 	bl	80004d8 <__aeabi_dmul>
 800687c:	2301      	movs	r3, #1
 800687e:	3601      	adds	r6, #1
 8006880:	1064      	asrs	r4, r4, #1
 8006882:	3508      	adds	r5, #8
 8006884:	e762      	b.n	800674c <_dtoa_r+0x3a4>
 8006886:	2602      	movs	r6, #2
 8006888:	e765      	b.n	8006756 <_dtoa_r+0x3ae>
 800688a:	46b8      	mov	r8, r7
 800688c:	9c08      	ldr	r4, [sp, #32]
 800688e:	e784      	b.n	800679a <_dtoa_r+0x3f2>
 8006890:	4b27      	ldr	r3, [pc, #156]	@ (8006930 <_dtoa_r+0x588>)
 8006892:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006894:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006898:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800689c:	4454      	add	r4, sl
 800689e:	2900      	cmp	r1, #0
 80068a0:	d054      	beq.n	800694c <_dtoa_r+0x5a4>
 80068a2:	2000      	movs	r0, #0
 80068a4:	4928      	ldr	r1, [pc, #160]	@ (8006948 <_dtoa_r+0x5a0>)
 80068a6:	f7f9 ff41 	bl	800072c <__aeabi_ddiv>
 80068aa:	4633      	mov	r3, r6
 80068ac:	462a      	mov	r2, r5
 80068ae:	f7f9 fc5b 	bl	8000168 <__aeabi_dsub>
 80068b2:	4656      	mov	r6, sl
 80068b4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80068b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80068bc:	f7fa f8bc 	bl	8000a38 <__aeabi_d2iz>
 80068c0:	4605      	mov	r5, r0
 80068c2:	f7f9 fd9f 	bl	8000404 <__aeabi_i2d>
 80068c6:	4602      	mov	r2, r0
 80068c8:	460b      	mov	r3, r1
 80068ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80068ce:	f7f9 fc4b 	bl	8000168 <__aeabi_dsub>
 80068d2:	4602      	mov	r2, r0
 80068d4:	460b      	mov	r3, r1
 80068d6:	3530      	adds	r5, #48	@ 0x30
 80068d8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80068dc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80068e0:	f806 5b01 	strb.w	r5, [r6], #1
 80068e4:	f7fa f86a 	bl	80009bc <__aeabi_dcmplt>
 80068e8:	2800      	cmp	r0, #0
 80068ea:	d172      	bne.n	80069d2 <_dtoa_r+0x62a>
 80068ec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80068f0:	2000      	movs	r0, #0
 80068f2:	4911      	ldr	r1, [pc, #68]	@ (8006938 <_dtoa_r+0x590>)
 80068f4:	f7f9 fc38 	bl	8000168 <__aeabi_dsub>
 80068f8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80068fc:	f7fa f85e 	bl	80009bc <__aeabi_dcmplt>
 8006900:	2800      	cmp	r0, #0
 8006902:	f040 80b4 	bne.w	8006a6e <_dtoa_r+0x6c6>
 8006906:	42a6      	cmp	r6, r4
 8006908:	f43f af70 	beq.w	80067ec <_dtoa_r+0x444>
 800690c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006910:	2200      	movs	r2, #0
 8006912:	4b0a      	ldr	r3, [pc, #40]	@ (800693c <_dtoa_r+0x594>)
 8006914:	f7f9 fde0 	bl	80004d8 <__aeabi_dmul>
 8006918:	2200      	movs	r2, #0
 800691a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800691e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006922:	4b06      	ldr	r3, [pc, #24]	@ (800693c <_dtoa_r+0x594>)
 8006924:	f7f9 fdd8 	bl	80004d8 <__aeabi_dmul>
 8006928:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800692c:	e7c4      	b.n	80068b8 <_dtoa_r+0x510>
 800692e:	bf00      	nop
 8006930:	08008190 	.word	0x08008190
 8006934:	08008168 	.word	0x08008168
 8006938:	3ff00000 	.word	0x3ff00000
 800693c:	40240000 	.word	0x40240000
 8006940:	401c0000 	.word	0x401c0000
 8006944:	40140000 	.word	0x40140000
 8006948:	3fe00000 	.word	0x3fe00000
 800694c:	4631      	mov	r1, r6
 800694e:	4628      	mov	r0, r5
 8006950:	f7f9 fdc2 	bl	80004d8 <__aeabi_dmul>
 8006954:	4656      	mov	r6, sl
 8006956:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800695a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800695c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006960:	f7fa f86a 	bl	8000a38 <__aeabi_d2iz>
 8006964:	4605      	mov	r5, r0
 8006966:	f7f9 fd4d 	bl	8000404 <__aeabi_i2d>
 800696a:	4602      	mov	r2, r0
 800696c:	460b      	mov	r3, r1
 800696e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006972:	f7f9 fbf9 	bl	8000168 <__aeabi_dsub>
 8006976:	4602      	mov	r2, r0
 8006978:	460b      	mov	r3, r1
 800697a:	3530      	adds	r5, #48	@ 0x30
 800697c:	f806 5b01 	strb.w	r5, [r6], #1
 8006980:	42a6      	cmp	r6, r4
 8006982:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006986:	f04f 0200 	mov.w	r2, #0
 800698a:	d124      	bne.n	80069d6 <_dtoa_r+0x62e>
 800698c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006990:	4bae      	ldr	r3, [pc, #696]	@ (8006c4c <_dtoa_r+0x8a4>)
 8006992:	f7f9 fbeb 	bl	800016c <__adddf3>
 8006996:	4602      	mov	r2, r0
 8006998:	460b      	mov	r3, r1
 800699a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800699e:	f7fa f82b 	bl	80009f8 <__aeabi_dcmpgt>
 80069a2:	2800      	cmp	r0, #0
 80069a4:	d163      	bne.n	8006a6e <_dtoa_r+0x6c6>
 80069a6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80069aa:	2000      	movs	r0, #0
 80069ac:	49a7      	ldr	r1, [pc, #668]	@ (8006c4c <_dtoa_r+0x8a4>)
 80069ae:	f7f9 fbdb 	bl	8000168 <__aeabi_dsub>
 80069b2:	4602      	mov	r2, r0
 80069b4:	460b      	mov	r3, r1
 80069b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80069ba:	f7f9 ffff 	bl	80009bc <__aeabi_dcmplt>
 80069be:	2800      	cmp	r0, #0
 80069c0:	f43f af14 	beq.w	80067ec <_dtoa_r+0x444>
 80069c4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80069c6:	1e73      	subs	r3, r6, #1
 80069c8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80069ca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80069ce:	2b30      	cmp	r3, #48	@ 0x30
 80069d0:	d0f8      	beq.n	80069c4 <_dtoa_r+0x61c>
 80069d2:	4647      	mov	r7, r8
 80069d4:	e03b      	b.n	8006a4e <_dtoa_r+0x6a6>
 80069d6:	4b9e      	ldr	r3, [pc, #632]	@ (8006c50 <_dtoa_r+0x8a8>)
 80069d8:	f7f9 fd7e 	bl	80004d8 <__aeabi_dmul>
 80069dc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80069e0:	e7bc      	b.n	800695c <_dtoa_r+0x5b4>
 80069e2:	4656      	mov	r6, sl
 80069e4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80069e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80069ec:	4620      	mov	r0, r4
 80069ee:	4629      	mov	r1, r5
 80069f0:	f7f9 fe9c 	bl	800072c <__aeabi_ddiv>
 80069f4:	f7fa f820 	bl	8000a38 <__aeabi_d2iz>
 80069f8:	4680      	mov	r8, r0
 80069fa:	f7f9 fd03 	bl	8000404 <__aeabi_i2d>
 80069fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a02:	f7f9 fd69 	bl	80004d8 <__aeabi_dmul>
 8006a06:	4602      	mov	r2, r0
 8006a08:	460b      	mov	r3, r1
 8006a0a:	4620      	mov	r0, r4
 8006a0c:	4629      	mov	r1, r5
 8006a0e:	f7f9 fbab 	bl	8000168 <__aeabi_dsub>
 8006a12:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006a16:	9d08      	ldr	r5, [sp, #32]
 8006a18:	f806 4b01 	strb.w	r4, [r6], #1
 8006a1c:	eba6 040a 	sub.w	r4, r6, sl
 8006a20:	42a5      	cmp	r5, r4
 8006a22:	4602      	mov	r2, r0
 8006a24:	460b      	mov	r3, r1
 8006a26:	d133      	bne.n	8006a90 <_dtoa_r+0x6e8>
 8006a28:	f7f9 fba0 	bl	800016c <__adddf3>
 8006a2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a30:	4604      	mov	r4, r0
 8006a32:	460d      	mov	r5, r1
 8006a34:	f7f9 ffe0 	bl	80009f8 <__aeabi_dcmpgt>
 8006a38:	b9c0      	cbnz	r0, 8006a6c <_dtoa_r+0x6c4>
 8006a3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a3e:	4620      	mov	r0, r4
 8006a40:	4629      	mov	r1, r5
 8006a42:	f7f9 ffb1 	bl	80009a8 <__aeabi_dcmpeq>
 8006a46:	b110      	cbz	r0, 8006a4e <_dtoa_r+0x6a6>
 8006a48:	f018 0f01 	tst.w	r8, #1
 8006a4c:	d10e      	bne.n	8006a6c <_dtoa_r+0x6c4>
 8006a4e:	4648      	mov	r0, r9
 8006a50:	9903      	ldr	r1, [sp, #12]
 8006a52:	f000 fbbb 	bl	80071cc <_Bfree>
 8006a56:	2300      	movs	r3, #0
 8006a58:	7033      	strb	r3, [r6, #0]
 8006a5a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006a5c:	3701      	adds	r7, #1
 8006a5e:	601f      	str	r7, [r3, #0]
 8006a60:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	f000 824b 	beq.w	8006efe <_dtoa_r+0xb56>
 8006a68:	601e      	str	r6, [r3, #0]
 8006a6a:	e248      	b.n	8006efe <_dtoa_r+0xb56>
 8006a6c:	46b8      	mov	r8, r7
 8006a6e:	4633      	mov	r3, r6
 8006a70:	461e      	mov	r6, r3
 8006a72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a76:	2a39      	cmp	r2, #57	@ 0x39
 8006a78:	d106      	bne.n	8006a88 <_dtoa_r+0x6e0>
 8006a7a:	459a      	cmp	sl, r3
 8006a7c:	d1f8      	bne.n	8006a70 <_dtoa_r+0x6c8>
 8006a7e:	2230      	movs	r2, #48	@ 0x30
 8006a80:	f108 0801 	add.w	r8, r8, #1
 8006a84:	f88a 2000 	strb.w	r2, [sl]
 8006a88:	781a      	ldrb	r2, [r3, #0]
 8006a8a:	3201      	adds	r2, #1
 8006a8c:	701a      	strb	r2, [r3, #0]
 8006a8e:	e7a0      	b.n	80069d2 <_dtoa_r+0x62a>
 8006a90:	2200      	movs	r2, #0
 8006a92:	4b6f      	ldr	r3, [pc, #444]	@ (8006c50 <_dtoa_r+0x8a8>)
 8006a94:	f7f9 fd20 	bl	80004d8 <__aeabi_dmul>
 8006a98:	2200      	movs	r2, #0
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	4604      	mov	r4, r0
 8006a9e:	460d      	mov	r5, r1
 8006aa0:	f7f9 ff82 	bl	80009a8 <__aeabi_dcmpeq>
 8006aa4:	2800      	cmp	r0, #0
 8006aa6:	d09f      	beq.n	80069e8 <_dtoa_r+0x640>
 8006aa8:	e7d1      	b.n	8006a4e <_dtoa_r+0x6a6>
 8006aaa:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006aac:	2a00      	cmp	r2, #0
 8006aae:	f000 80ea 	beq.w	8006c86 <_dtoa_r+0x8de>
 8006ab2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006ab4:	2a01      	cmp	r2, #1
 8006ab6:	f300 80cd 	bgt.w	8006c54 <_dtoa_r+0x8ac>
 8006aba:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006abc:	2a00      	cmp	r2, #0
 8006abe:	f000 80c1 	beq.w	8006c44 <_dtoa_r+0x89c>
 8006ac2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006ac6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006ac8:	9e04      	ldr	r6, [sp, #16]
 8006aca:	9a04      	ldr	r2, [sp, #16]
 8006acc:	2101      	movs	r1, #1
 8006ace:	441a      	add	r2, r3
 8006ad0:	9204      	str	r2, [sp, #16]
 8006ad2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ad4:	4648      	mov	r0, r9
 8006ad6:	441a      	add	r2, r3
 8006ad8:	9209      	str	r2, [sp, #36]	@ 0x24
 8006ada:	f000 fc2b 	bl	8007334 <__i2b>
 8006ade:	4605      	mov	r5, r0
 8006ae0:	b166      	cbz	r6, 8006afc <_dtoa_r+0x754>
 8006ae2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	dd09      	ble.n	8006afc <_dtoa_r+0x754>
 8006ae8:	42b3      	cmp	r3, r6
 8006aea:	bfa8      	it	ge
 8006aec:	4633      	movge	r3, r6
 8006aee:	9a04      	ldr	r2, [sp, #16]
 8006af0:	1af6      	subs	r6, r6, r3
 8006af2:	1ad2      	subs	r2, r2, r3
 8006af4:	9204      	str	r2, [sp, #16]
 8006af6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006af8:	1ad3      	subs	r3, r2, r3
 8006afa:	9309      	str	r3, [sp, #36]	@ 0x24
 8006afc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006afe:	b30b      	cbz	r3, 8006b44 <_dtoa_r+0x79c>
 8006b00:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	f000 80c6 	beq.w	8006c94 <_dtoa_r+0x8ec>
 8006b08:	2c00      	cmp	r4, #0
 8006b0a:	f000 80c0 	beq.w	8006c8e <_dtoa_r+0x8e6>
 8006b0e:	4629      	mov	r1, r5
 8006b10:	4622      	mov	r2, r4
 8006b12:	4648      	mov	r0, r9
 8006b14:	f000 fcc6 	bl	80074a4 <__pow5mult>
 8006b18:	9a03      	ldr	r2, [sp, #12]
 8006b1a:	4601      	mov	r1, r0
 8006b1c:	4605      	mov	r5, r0
 8006b1e:	4648      	mov	r0, r9
 8006b20:	f000 fc1e 	bl	8007360 <__multiply>
 8006b24:	9903      	ldr	r1, [sp, #12]
 8006b26:	4680      	mov	r8, r0
 8006b28:	4648      	mov	r0, r9
 8006b2a:	f000 fb4f 	bl	80071cc <_Bfree>
 8006b2e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b30:	1b1b      	subs	r3, r3, r4
 8006b32:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b34:	f000 80b1 	beq.w	8006c9a <_dtoa_r+0x8f2>
 8006b38:	4641      	mov	r1, r8
 8006b3a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006b3c:	4648      	mov	r0, r9
 8006b3e:	f000 fcb1 	bl	80074a4 <__pow5mult>
 8006b42:	9003      	str	r0, [sp, #12]
 8006b44:	2101      	movs	r1, #1
 8006b46:	4648      	mov	r0, r9
 8006b48:	f000 fbf4 	bl	8007334 <__i2b>
 8006b4c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b4e:	4604      	mov	r4, r0
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	f000 81d8 	beq.w	8006f06 <_dtoa_r+0xb5e>
 8006b56:	461a      	mov	r2, r3
 8006b58:	4601      	mov	r1, r0
 8006b5a:	4648      	mov	r0, r9
 8006b5c:	f000 fca2 	bl	80074a4 <__pow5mult>
 8006b60:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006b62:	4604      	mov	r4, r0
 8006b64:	2b01      	cmp	r3, #1
 8006b66:	f300 809f 	bgt.w	8006ca8 <_dtoa_r+0x900>
 8006b6a:	9b06      	ldr	r3, [sp, #24]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	f040 8097 	bne.w	8006ca0 <_dtoa_r+0x8f8>
 8006b72:	9b07      	ldr	r3, [sp, #28]
 8006b74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	f040 8093 	bne.w	8006ca4 <_dtoa_r+0x8fc>
 8006b7e:	9b07      	ldr	r3, [sp, #28]
 8006b80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006b84:	0d1b      	lsrs	r3, r3, #20
 8006b86:	051b      	lsls	r3, r3, #20
 8006b88:	b133      	cbz	r3, 8006b98 <_dtoa_r+0x7f0>
 8006b8a:	9b04      	ldr	r3, [sp, #16]
 8006b8c:	3301      	adds	r3, #1
 8006b8e:	9304      	str	r3, [sp, #16]
 8006b90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b92:	3301      	adds	r3, #1
 8006b94:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b96:	2301      	movs	r3, #1
 8006b98:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	f000 81b8 	beq.w	8006f12 <_dtoa_r+0xb6a>
 8006ba2:	6923      	ldr	r3, [r4, #16]
 8006ba4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006ba8:	6918      	ldr	r0, [r3, #16]
 8006baa:	f000 fb77 	bl	800729c <__hi0bits>
 8006bae:	f1c0 0020 	rsb	r0, r0, #32
 8006bb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bb4:	4418      	add	r0, r3
 8006bb6:	f010 001f 	ands.w	r0, r0, #31
 8006bba:	f000 8082 	beq.w	8006cc2 <_dtoa_r+0x91a>
 8006bbe:	f1c0 0320 	rsb	r3, r0, #32
 8006bc2:	2b04      	cmp	r3, #4
 8006bc4:	dd73      	ble.n	8006cae <_dtoa_r+0x906>
 8006bc6:	9b04      	ldr	r3, [sp, #16]
 8006bc8:	f1c0 001c 	rsb	r0, r0, #28
 8006bcc:	4403      	add	r3, r0
 8006bce:	9304      	str	r3, [sp, #16]
 8006bd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bd2:	4406      	add	r6, r0
 8006bd4:	4403      	add	r3, r0
 8006bd6:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bd8:	9b04      	ldr	r3, [sp, #16]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	dd05      	ble.n	8006bea <_dtoa_r+0x842>
 8006bde:	461a      	mov	r2, r3
 8006be0:	4648      	mov	r0, r9
 8006be2:	9903      	ldr	r1, [sp, #12]
 8006be4:	f000 fcb8 	bl	8007558 <__lshift>
 8006be8:	9003      	str	r0, [sp, #12]
 8006bea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	dd05      	ble.n	8006bfc <_dtoa_r+0x854>
 8006bf0:	4621      	mov	r1, r4
 8006bf2:	461a      	mov	r2, r3
 8006bf4:	4648      	mov	r0, r9
 8006bf6:	f000 fcaf 	bl	8007558 <__lshift>
 8006bfa:	4604      	mov	r4, r0
 8006bfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d061      	beq.n	8006cc6 <_dtoa_r+0x91e>
 8006c02:	4621      	mov	r1, r4
 8006c04:	9803      	ldr	r0, [sp, #12]
 8006c06:	f000 fd13 	bl	8007630 <__mcmp>
 8006c0a:	2800      	cmp	r0, #0
 8006c0c:	da5b      	bge.n	8006cc6 <_dtoa_r+0x91e>
 8006c0e:	2300      	movs	r3, #0
 8006c10:	220a      	movs	r2, #10
 8006c12:	4648      	mov	r0, r9
 8006c14:	9903      	ldr	r1, [sp, #12]
 8006c16:	f000 fafb 	bl	8007210 <__multadd>
 8006c1a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c1c:	f107 38ff 	add.w	r8, r7, #4294967295
 8006c20:	9003      	str	r0, [sp, #12]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	f000 8177 	beq.w	8006f16 <_dtoa_r+0xb6e>
 8006c28:	4629      	mov	r1, r5
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	220a      	movs	r2, #10
 8006c2e:	4648      	mov	r0, r9
 8006c30:	f000 faee 	bl	8007210 <__multadd>
 8006c34:	f1bb 0f00 	cmp.w	fp, #0
 8006c38:	4605      	mov	r5, r0
 8006c3a:	dc6f      	bgt.n	8006d1c <_dtoa_r+0x974>
 8006c3c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006c3e:	2b02      	cmp	r3, #2
 8006c40:	dc49      	bgt.n	8006cd6 <_dtoa_r+0x92e>
 8006c42:	e06b      	b.n	8006d1c <_dtoa_r+0x974>
 8006c44:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006c46:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006c4a:	e73c      	b.n	8006ac6 <_dtoa_r+0x71e>
 8006c4c:	3fe00000 	.word	0x3fe00000
 8006c50:	40240000 	.word	0x40240000
 8006c54:	9b08      	ldr	r3, [sp, #32]
 8006c56:	1e5c      	subs	r4, r3, #1
 8006c58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c5a:	42a3      	cmp	r3, r4
 8006c5c:	db09      	blt.n	8006c72 <_dtoa_r+0x8ca>
 8006c5e:	1b1c      	subs	r4, r3, r4
 8006c60:	9b08      	ldr	r3, [sp, #32]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	f6bf af30 	bge.w	8006ac8 <_dtoa_r+0x720>
 8006c68:	9b04      	ldr	r3, [sp, #16]
 8006c6a:	9a08      	ldr	r2, [sp, #32]
 8006c6c:	1a9e      	subs	r6, r3, r2
 8006c6e:	2300      	movs	r3, #0
 8006c70:	e72b      	b.n	8006aca <_dtoa_r+0x722>
 8006c72:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c74:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006c76:	1ae3      	subs	r3, r4, r3
 8006c78:	441a      	add	r2, r3
 8006c7a:	940a      	str	r4, [sp, #40]	@ 0x28
 8006c7c:	9e04      	ldr	r6, [sp, #16]
 8006c7e:	2400      	movs	r4, #0
 8006c80:	9b08      	ldr	r3, [sp, #32]
 8006c82:	920e      	str	r2, [sp, #56]	@ 0x38
 8006c84:	e721      	b.n	8006aca <_dtoa_r+0x722>
 8006c86:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006c88:	9e04      	ldr	r6, [sp, #16]
 8006c8a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006c8c:	e728      	b.n	8006ae0 <_dtoa_r+0x738>
 8006c8e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006c92:	e751      	b.n	8006b38 <_dtoa_r+0x790>
 8006c94:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006c96:	9903      	ldr	r1, [sp, #12]
 8006c98:	e750      	b.n	8006b3c <_dtoa_r+0x794>
 8006c9a:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c9e:	e751      	b.n	8006b44 <_dtoa_r+0x79c>
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	e779      	b.n	8006b98 <_dtoa_r+0x7f0>
 8006ca4:	9b06      	ldr	r3, [sp, #24]
 8006ca6:	e777      	b.n	8006b98 <_dtoa_r+0x7f0>
 8006ca8:	2300      	movs	r3, #0
 8006caa:	930a      	str	r3, [sp, #40]	@ 0x28
 8006cac:	e779      	b.n	8006ba2 <_dtoa_r+0x7fa>
 8006cae:	d093      	beq.n	8006bd8 <_dtoa_r+0x830>
 8006cb0:	9a04      	ldr	r2, [sp, #16]
 8006cb2:	331c      	adds	r3, #28
 8006cb4:	441a      	add	r2, r3
 8006cb6:	9204      	str	r2, [sp, #16]
 8006cb8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006cba:	441e      	add	r6, r3
 8006cbc:	441a      	add	r2, r3
 8006cbe:	9209      	str	r2, [sp, #36]	@ 0x24
 8006cc0:	e78a      	b.n	8006bd8 <_dtoa_r+0x830>
 8006cc2:	4603      	mov	r3, r0
 8006cc4:	e7f4      	b.n	8006cb0 <_dtoa_r+0x908>
 8006cc6:	9b08      	ldr	r3, [sp, #32]
 8006cc8:	46b8      	mov	r8, r7
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	dc20      	bgt.n	8006d10 <_dtoa_r+0x968>
 8006cce:	469b      	mov	fp, r3
 8006cd0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006cd2:	2b02      	cmp	r3, #2
 8006cd4:	dd1e      	ble.n	8006d14 <_dtoa_r+0x96c>
 8006cd6:	f1bb 0f00 	cmp.w	fp, #0
 8006cda:	f47f adb1 	bne.w	8006840 <_dtoa_r+0x498>
 8006cde:	4621      	mov	r1, r4
 8006ce0:	465b      	mov	r3, fp
 8006ce2:	2205      	movs	r2, #5
 8006ce4:	4648      	mov	r0, r9
 8006ce6:	f000 fa93 	bl	8007210 <__multadd>
 8006cea:	4601      	mov	r1, r0
 8006cec:	4604      	mov	r4, r0
 8006cee:	9803      	ldr	r0, [sp, #12]
 8006cf0:	f000 fc9e 	bl	8007630 <__mcmp>
 8006cf4:	2800      	cmp	r0, #0
 8006cf6:	f77f ada3 	ble.w	8006840 <_dtoa_r+0x498>
 8006cfa:	4656      	mov	r6, sl
 8006cfc:	2331      	movs	r3, #49	@ 0x31
 8006cfe:	f108 0801 	add.w	r8, r8, #1
 8006d02:	f806 3b01 	strb.w	r3, [r6], #1
 8006d06:	e59f      	b.n	8006848 <_dtoa_r+0x4a0>
 8006d08:	46b8      	mov	r8, r7
 8006d0a:	9c08      	ldr	r4, [sp, #32]
 8006d0c:	4625      	mov	r5, r4
 8006d0e:	e7f4      	b.n	8006cfa <_dtoa_r+0x952>
 8006d10:	f8dd b020 	ldr.w	fp, [sp, #32]
 8006d14:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	f000 8101 	beq.w	8006f1e <_dtoa_r+0xb76>
 8006d1c:	2e00      	cmp	r6, #0
 8006d1e:	dd05      	ble.n	8006d2c <_dtoa_r+0x984>
 8006d20:	4629      	mov	r1, r5
 8006d22:	4632      	mov	r2, r6
 8006d24:	4648      	mov	r0, r9
 8006d26:	f000 fc17 	bl	8007558 <__lshift>
 8006d2a:	4605      	mov	r5, r0
 8006d2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d05c      	beq.n	8006dec <_dtoa_r+0xa44>
 8006d32:	4648      	mov	r0, r9
 8006d34:	6869      	ldr	r1, [r5, #4]
 8006d36:	f000 fa09 	bl	800714c <_Balloc>
 8006d3a:	4606      	mov	r6, r0
 8006d3c:	b928      	cbnz	r0, 8006d4a <_dtoa_r+0x9a2>
 8006d3e:	4602      	mov	r2, r0
 8006d40:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006d44:	4b80      	ldr	r3, [pc, #512]	@ (8006f48 <_dtoa_r+0xba0>)
 8006d46:	f7ff bb43 	b.w	80063d0 <_dtoa_r+0x28>
 8006d4a:	692a      	ldr	r2, [r5, #16]
 8006d4c:	f105 010c 	add.w	r1, r5, #12
 8006d50:	3202      	adds	r2, #2
 8006d52:	0092      	lsls	r2, r2, #2
 8006d54:	300c      	adds	r0, #12
 8006d56:	f7ff fa8e 	bl	8006276 <memcpy>
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	4631      	mov	r1, r6
 8006d5e:	4648      	mov	r0, r9
 8006d60:	f000 fbfa 	bl	8007558 <__lshift>
 8006d64:	462f      	mov	r7, r5
 8006d66:	4605      	mov	r5, r0
 8006d68:	f10a 0301 	add.w	r3, sl, #1
 8006d6c:	9304      	str	r3, [sp, #16]
 8006d6e:	eb0a 030b 	add.w	r3, sl, fp
 8006d72:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d74:	9b06      	ldr	r3, [sp, #24]
 8006d76:	f003 0301 	and.w	r3, r3, #1
 8006d7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d7c:	9b04      	ldr	r3, [sp, #16]
 8006d7e:	4621      	mov	r1, r4
 8006d80:	9803      	ldr	r0, [sp, #12]
 8006d82:	f103 3bff 	add.w	fp, r3, #4294967295
 8006d86:	f7ff fa84 	bl	8006292 <quorem>
 8006d8a:	4603      	mov	r3, r0
 8006d8c:	4639      	mov	r1, r7
 8006d8e:	3330      	adds	r3, #48	@ 0x30
 8006d90:	9006      	str	r0, [sp, #24]
 8006d92:	9803      	ldr	r0, [sp, #12]
 8006d94:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d96:	f000 fc4b 	bl	8007630 <__mcmp>
 8006d9a:	462a      	mov	r2, r5
 8006d9c:	9008      	str	r0, [sp, #32]
 8006d9e:	4621      	mov	r1, r4
 8006da0:	4648      	mov	r0, r9
 8006da2:	f000 fc61 	bl	8007668 <__mdiff>
 8006da6:	68c2      	ldr	r2, [r0, #12]
 8006da8:	4606      	mov	r6, r0
 8006daa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006dac:	bb02      	cbnz	r2, 8006df0 <_dtoa_r+0xa48>
 8006dae:	4601      	mov	r1, r0
 8006db0:	9803      	ldr	r0, [sp, #12]
 8006db2:	f000 fc3d 	bl	8007630 <__mcmp>
 8006db6:	4602      	mov	r2, r0
 8006db8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006dba:	4631      	mov	r1, r6
 8006dbc:	4648      	mov	r0, r9
 8006dbe:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8006dc2:	f000 fa03 	bl	80071cc <_Bfree>
 8006dc6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006dc8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006dca:	9e04      	ldr	r6, [sp, #16]
 8006dcc:	ea42 0103 	orr.w	r1, r2, r3
 8006dd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dd2:	4319      	orrs	r1, r3
 8006dd4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006dd6:	d10d      	bne.n	8006df4 <_dtoa_r+0xa4c>
 8006dd8:	2b39      	cmp	r3, #57	@ 0x39
 8006dda:	d027      	beq.n	8006e2c <_dtoa_r+0xa84>
 8006ddc:	9a08      	ldr	r2, [sp, #32]
 8006dde:	2a00      	cmp	r2, #0
 8006de0:	dd01      	ble.n	8006de6 <_dtoa_r+0xa3e>
 8006de2:	9b06      	ldr	r3, [sp, #24]
 8006de4:	3331      	adds	r3, #49	@ 0x31
 8006de6:	f88b 3000 	strb.w	r3, [fp]
 8006dea:	e52e      	b.n	800684a <_dtoa_r+0x4a2>
 8006dec:	4628      	mov	r0, r5
 8006dee:	e7b9      	b.n	8006d64 <_dtoa_r+0x9bc>
 8006df0:	2201      	movs	r2, #1
 8006df2:	e7e2      	b.n	8006dba <_dtoa_r+0xa12>
 8006df4:	9908      	ldr	r1, [sp, #32]
 8006df6:	2900      	cmp	r1, #0
 8006df8:	db04      	blt.n	8006e04 <_dtoa_r+0xa5c>
 8006dfa:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8006dfc:	4301      	orrs	r1, r0
 8006dfe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e00:	4301      	orrs	r1, r0
 8006e02:	d120      	bne.n	8006e46 <_dtoa_r+0xa9e>
 8006e04:	2a00      	cmp	r2, #0
 8006e06:	ddee      	ble.n	8006de6 <_dtoa_r+0xa3e>
 8006e08:	2201      	movs	r2, #1
 8006e0a:	9903      	ldr	r1, [sp, #12]
 8006e0c:	4648      	mov	r0, r9
 8006e0e:	9304      	str	r3, [sp, #16]
 8006e10:	f000 fba2 	bl	8007558 <__lshift>
 8006e14:	4621      	mov	r1, r4
 8006e16:	9003      	str	r0, [sp, #12]
 8006e18:	f000 fc0a 	bl	8007630 <__mcmp>
 8006e1c:	2800      	cmp	r0, #0
 8006e1e:	9b04      	ldr	r3, [sp, #16]
 8006e20:	dc02      	bgt.n	8006e28 <_dtoa_r+0xa80>
 8006e22:	d1e0      	bne.n	8006de6 <_dtoa_r+0xa3e>
 8006e24:	07da      	lsls	r2, r3, #31
 8006e26:	d5de      	bpl.n	8006de6 <_dtoa_r+0xa3e>
 8006e28:	2b39      	cmp	r3, #57	@ 0x39
 8006e2a:	d1da      	bne.n	8006de2 <_dtoa_r+0xa3a>
 8006e2c:	2339      	movs	r3, #57	@ 0x39
 8006e2e:	f88b 3000 	strb.w	r3, [fp]
 8006e32:	4633      	mov	r3, r6
 8006e34:	461e      	mov	r6, r3
 8006e36:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006e3a:	3b01      	subs	r3, #1
 8006e3c:	2a39      	cmp	r2, #57	@ 0x39
 8006e3e:	d04e      	beq.n	8006ede <_dtoa_r+0xb36>
 8006e40:	3201      	adds	r2, #1
 8006e42:	701a      	strb	r2, [r3, #0]
 8006e44:	e501      	b.n	800684a <_dtoa_r+0x4a2>
 8006e46:	2a00      	cmp	r2, #0
 8006e48:	dd03      	ble.n	8006e52 <_dtoa_r+0xaaa>
 8006e4a:	2b39      	cmp	r3, #57	@ 0x39
 8006e4c:	d0ee      	beq.n	8006e2c <_dtoa_r+0xa84>
 8006e4e:	3301      	adds	r3, #1
 8006e50:	e7c9      	b.n	8006de6 <_dtoa_r+0xa3e>
 8006e52:	9a04      	ldr	r2, [sp, #16]
 8006e54:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006e56:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006e5a:	428a      	cmp	r2, r1
 8006e5c:	d028      	beq.n	8006eb0 <_dtoa_r+0xb08>
 8006e5e:	2300      	movs	r3, #0
 8006e60:	220a      	movs	r2, #10
 8006e62:	9903      	ldr	r1, [sp, #12]
 8006e64:	4648      	mov	r0, r9
 8006e66:	f000 f9d3 	bl	8007210 <__multadd>
 8006e6a:	42af      	cmp	r7, r5
 8006e6c:	9003      	str	r0, [sp, #12]
 8006e6e:	f04f 0300 	mov.w	r3, #0
 8006e72:	f04f 020a 	mov.w	r2, #10
 8006e76:	4639      	mov	r1, r7
 8006e78:	4648      	mov	r0, r9
 8006e7a:	d107      	bne.n	8006e8c <_dtoa_r+0xae4>
 8006e7c:	f000 f9c8 	bl	8007210 <__multadd>
 8006e80:	4607      	mov	r7, r0
 8006e82:	4605      	mov	r5, r0
 8006e84:	9b04      	ldr	r3, [sp, #16]
 8006e86:	3301      	adds	r3, #1
 8006e88:	9304      	str	r3, [sp, #16]
 8006e8a:	e777      	b.n	8006d7c <_dtoa_r+0x9d4>
 8006e8c:	f000 f9c0 	bl	8007210 <__multadd>
 8006e90:	4629      	mov	r1, r5
 8006e92:	4607      	mov	r7, r0
 8006e94:	2300      	movs	r3, #0
 8006e96:	220a      	movs	r2, #10
 8006e98:	4648      	mov	r0, r9
 8006e9a:	f000 f9b9 	bl	8007210 <__multadd>
 8006e9e:	4605      	mov	r5, r0
 8006ea0:	e7f0      	b.n	8006e84 <_dtoa_r+0xadc>
 8006ea2:	f1bb 0f00 	cmp.w	fp, #0
 8006ea6:	bfcc      	ite	gt
 8006ea8:	465e      	movgt	r6, fp
 8006eaa:	2601      	movle	r6, #1
 8006eac:	2700      	movs	r7, #0
 8006eae:	4456      	add	r6, sl
 8006eb0:	2201      	movs	r2, #1
 8006eb2:	9903      	ldr	r1, [sp, #12]
 8006eb4:	4648      	mov	r0, r9
 8006eb6:	9304      	str	r3, [sp, #16]
 8006eb8:	f000 fb4e 	bl	8007558 <__lshift>
 8006ebc:	4621      	mov	r1, r4
 8006ebe:	9003      	str	r0, [sp, #12]
 8006ec0:	f000 fbb6 	bl	8007630 <__mcmp>
 8006ec4:	2800      	cmp	r0, #0
 8006ec6:	dcb4      	bgt.n	8006e32 <_dtoa_r+0xa8a>
 8006ec8:	d102      	bne.n	8006ed0 <_dtoa_r+0xb28>
 8006eca:	9b04      	ldr	r3, [sp, #16]
 8006ecc:	07db      	lsls	r3, r3, #31
 8006ece:	d4b0      	bmi.n	8006e32 <_dtoa_r+0xa8a>
 8006ed0:	4633      	mov	r3, r6
 8006ed2:	461e      	mov	r6, r3
 8006ed4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006ed8:	2a30      	cmp	r2, #48	@ 0x30
 8006eda:	d0fa      	beq.n	8006ed2 <_dtoa_r+0xb2a>
 8006edc:	e4b5      	b.n	800684a <_dtoa_r+0x4a2>
 8006ede:	459a      	cmp	sl, r3
 8006ee0:	d1a8      	bne.n	8006e34 <_dtoa_r+0xa8c>
 8006ee2:	2331      	movs	r3, #49	@ 0x31
 8006ee4:	f108 0801 	add.w	r8, r8, #1
 8006ee8:	f88a 3000 	strb.w	r3, [sl]
 8006eec:	e4ad      	b.n	800684a <_dtoa_r+0x4a2>
 8006eee:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006ef0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006f4c <_dtoa_r+0xba4>
 8006ef4:	b11b      	cbz	r3, 8006efe <_dtoa_r+0xb56>
 8006ef6:	f10a 0308 	add.w	r3, sl, #8
 8006efa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006efc:	6013      	str	r3, [r2, #0]
 8006efe:	4650      	mov	r0, sl
 8006f00:	b017      	add	sp, #92	@ 0x5c
 8006f02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f06:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	f77f ae2e 	ble.w	8006b6a <_dtoa_r+0x7c2>
 8006f0e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006f10:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f12:	2001      	movs	r0, #1
 8006f14:	e64d      	b.n	8006bb2 <_dtoa_r+0x80a>
 8006f16:	f1bb 0f00 	cmp.w	fp, #0
 8006f1a:	f77f aed9 	ble.w	8006cd0 <_dtoa_r+0x928>
 8006f1e:	4656      	mov	r6, sl
 8006f20:	4621      	mov	r1, r4
 8006f22:	9803      	ldr	r0, [sp, #12]
 8006f24:	f7ff f9b5 	bl	8006292 <quorem>
 8006f28:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006f2c:	f806 3b01 	strb.w	r3, [r6], #1
 8006f30:	eba6 020a 	sub.w	r2, r6, sl
 8006f34:	4593      	cmp	fp, r2
 8006f36:	ddb4      	ble.n	8006ea2 <_dtoa_r+0xafa>
 8006f38:	2300      	movs	r3, #0
 8006f3a:	220a      	movs	r2, #10
 8006f3c:	4648      	mov	r0, r9
 8006f3e:	9903      	ldr	r1, [sp, #12]
 8006f40:	f000 f966 	bl	8007210 <__multadd>
 8006f44:	9003      	str	r0, [sp, #12]
 8006f46:	e7eb      	b.n	8006f20 <_dtoa_r+0xb78>
 8006f48:	0800809a 	.word	0x0800809a
 8006f4c:	0800801e 	.word	0x0800801e

08006f50 <_free_r>:
 8006f50:	b538      	push	{r3, r4, r5, lr}
 8006f52:	4605      	mov	r5, r0
 8006f54:	2900      	cmp	r1, #0
 8006f56:	d040      	beq.n	8006fda <_free_r+0x8a>
 8006f58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f5c:	1f0c      	subs	r4, r1, #4
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	bfb8      	it	lt
 8006f62:	18e4      	addlt	r4, r4, r3
 8006f64:	f000 f8e6 	bl	8007134 <__malloc_lock>
 8006f68:	4a1c      	ldr	r2, [pc, #112]	@ (8006fdc <_free_r+0x8c>)
 8006f6a:	6813      	ldr	r3, [r2, #0]
 8006f6c:	b933      	cbnz	r3, 8006f7c <_free_r+0x2c>
 8006f6e:	6063      	str	r3, [r4, #4]
 8006f70:	6014      	str	r4, [r2, #0]
 8006f72:	4628      	mov	r0, r5
 8006f74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f78:	f000 b8e2 	b.w	8007140 <__malloc_unlock>
 8006f7c:	42a3      	cmp	r3, r4
 8006f7e:	d908      	bls.n	8006f92 <_free_r+0x42>
 8006f80:	6820      	ldr	r0, [r4, #0]
 8006f82:	1821      	adds	r1, r4, r0
 8006f84:	428b      	cmp	r3, r1
 8006f86:	bf01      	itttt	eq
 8006f88:	6819      	ldreq	r1, [r3, #0]
 8006f8a:	685b      	ldreq	r3, [r3, #4]
 8006f8c:	1809      	addeq	r1, r1, r0
 8006f8e:	6021      	streq	r1, [r4, #0]
 8006f90:	e7ed      	b.n	8006f6e <_free_r+0x1e>
 8006f92:	461a      	mov	r2, r3
 8006f94:	685b      	ldr	r3, [r3, #4]
 8006f96:	b10b      	cbz	r3, 8006f9c <_free_r+0x4c>
 8006f98:	42a3      	cmp	r3, r4
 8006f9a:	d9fa      	bls.n	8006f92 <_free_r+0x42>
 8006f9c:	6811      	ldr	r1, [r2, #0]
 8006f9e:	1850      	adds	r0, r2, r1
 8006fa0:	42a0      	cmp	r0, r4
 8006fa2:	d10b      	bne.n	8006fbc <_free_r+0x6c>
 8006fa4:	6820      	ldr	r0, [r4, #0]
 8006fa6:	4401      	add	r1, r0
 8006fa8:	1850      	adds	r0, r2, r1
 8006faa:	4283      	cmp	r3, r0
 8006fac:	6011      	str	r1, [r2, #0]
 8006fae:	d1e0      	bne.n	8006f72 <_free_r+0x22>
 8006fb0:	6818      	ldr	r0, [r3, #0]
 8006fb2:	685b      	ldr	r3, [r3, #4]
 8006fb4:	4408      	add	r0, r1
 8006fb6:	6010      	str	r0, [r2, #0]
 8006fb8:	6053      	str	r3, [r2, #4]
 8006fba:	e7da      	b.n	8006f72 <_free_r+0x22>
 8006fbc:	d902      	bls.n	8006fc4 <_free_r+0x74>
 8006fbe:	230c      	movs	r3, #12
 8006fc0:	602b      	str	r3, [r5, #0]
 8006fc2:	e7d6      	b.n	8006f72 <_free_r+0x22>
 8006fc4:	6820      	ldr	r0, [r4, #0]
 8006fc6:	1821      	adds	r1, r4, r0
 8006fc8:	428b      	cmp	r3, r1
 8006fca:	bf01      	itttt	eq
 8006fcc:	6819      	ldreq	r1, [r3, #0]
 8006fce:	685b      	ldreq	r3, [r3, #4]
 8006fd0:	1809      	addeq	r1, r1, r0
 8006fd2:	6021      	streq	r1, [r4, #0]
 8006fd4:	6063      	str	r3, [r4, #4]
 8006fd6:	6054      	str	r4, [r2, #4]
 8006fd8:	e7cb      	b.n	8006f72 <_free_r+0x22>
 8006fda:	bd38      	pop	{r3, r4, r5, pc}
 8006fdc:	20000e28 	.word	0x20000e28

08006fe0 <malloc>:
 8006fe0:	4b02      	ldr	r3, [pc, #8]	@ (8006fec <malloc+0xc>)
 8006fe2:	4601      	mov	r1, r0
 8006fe4:	6818      	ldr	r0, [r3, #0]
 8006fe6:	f000 b825 	b.w	8007034 <_malloc_r>
 8006fea:	bf00      	nop
 8006fec:	2000007c 	.word	0x2000007c

08006ff0 <sbrk_aligned>:
 8006ff0:	b570      	push	{r4, r5, r6, lr}
 8006ff2:	4e0f      	ldr	r6, [pc, #60]	@ (8007030 <sbrk_aligned+0x40>)
 8006ff4:	460c      	mov	r4, r1
 8006ff6:	6831      	ldr	r1, [r6, #0]
 8006ff8:	4605      	mov	r5, r0
 8006ffa:	b911      	cbnz	r1, 8007002 <sbrk_aligned+0x12>
 8006ffc:	f000 fe8c 	bl	8007d18 <_sbrk_r>
 8007000:	6030      	str	r0, [r6, #0]
 8007002:	4621      	mov	r1, r4
 8007004:	4628      	mov	r0, r5
 8007006:	f000 fe87 	bl	8007d18 <_sbrk_r>
 800700a:	1c43      	adds	r3, r0, #1
 800700c:	d103      	bne.n	8007016 <sbrk_aligned+0x26>
 800700e:	f04f 34ff 	mov.w	r4, #4294967295
 8007012:	4620      	mov	r0, r4
 8007014:	bd70      	pop	{r4, r5, r6, pc}
 8007016:	1cc4      	adds	r4, r0, #3
 8007018:	f024 0403 	bic.w	r4, r4, #3
 800701c:	42a0      	cmp	r0, r4
 800701e:	d0f8      	beq.n	8007012 <sbrk_aligned+0x22>
 8007020:	1a21      	subs	r1, r4, r0
 8007022:	4628      	mov	r0, r5
 8007024:	f000 fe78 	bl	8007d18 <_sbrk_r>
 8007028:	3001      	adds	r0, #1
 800702a:	d1f2      	bne.n	8007012 <sbrk_aligned+0x22>
 800702c:	e7ef      	b.n	800700e <sbrk_aligned+0x1e>
 800702e:	bf00      	nop
 8007030:	20000e24 	.word	0x20000e24

08007034 <_malloc_r>:
 8007034:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007038:	1ccd      	adds	r5, r1, #3
 800703a:	f025 0503 	bic.w	r5, r5, #3
 800703e:	3508      	adds	r5, #8
 8007040:	2d0c      	cmp	r5, #12
 8007042:	bf38      	it	cc
 8007044:	250c      	movcc	r5, #12
 8007046:	2d00      	cmp	r5, #0
 8007048:	4606      	mov	r6, r0
 800704a:	db01      	blt.n	8007050 <_malloc_r+0x1c>
 800704c:	42a9      	cmp	r1, r5
 800704e:	d904      	bls.n	800705a <_malloc_r+0x26>
 8007050:	230c      	movs	r3, #12
 8007052:	6033      	str	r3, [r6, #0]
 8007054:	2000      	movs	r0, #0
 8007056:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800705a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007130 <_malloc_r+0xfc>
 800705e:	f000 f869 	bl	8007134 <__malloc_lock>
 8007062:	f8d8 3000 	ldr.w	r3, [r8]
 8007066:	461c      	mov	r4, r3
 8007068:	bb44      	cbnz	r4, 80070bc <_malloc_r+0x88>
 800706a:	4629      	mov	r1, r5
 800706c:	4630      	mov	r0, r6
 800706e:	f7ff ffbf 	bl	8006ff0 <sbrk_aligned>
 8007072:	1c43      	adds	r3, r0, #1
 8007074:	4604      	mov	r4, r0
 8007076:	d158      	bne.n	800712a <_malloc_r+0xf6>
 8007078:	f8d8 4000 	ldr.w	r4, [r8]
 800707c:	4627      	mov	r7, r4
 800707e:	2f00      	cmp	r7, #0
 8007080:	d143      	bne.n	800710a <_malloc_r+0xd6>
 8007082:	2c00      	cmp	r4, #0
 8007084:	d04b      	beq.n	800711e <_malloc_r+0xea>
 8007086:	6823      	ldr	r3, [r4, #0]
 8007088:	4639      	mov	r1, r7
 800708a:	4630      	mov	r0, r6
 800708c:	eb04 0903 	add.w	r9, r4, r3
 8007090:	f000 fe42 	bl	8007d18 <_sbrk_r>
 8007094:	4581      	cmp	r9, r0
 8007096:	d142      	bne.n	800711e <_malloc_r+0xea>
 8007098:	6821      	ldr	r1, [r4, #0]
 800709a:	4630      	mov	r0, r6
 800709c:	1a6d      	subs	r5, r5, r1
 800709e:	4629      	mov	r1, r5
 80070a0:	f7ff ffa6 	bl	8006ff0 <sbrk_aligned>
 80070a4:	3001      	adds	r0, #1
 80070a6:	d03a      	beq.n	800711e <_malloc_r+0xea>
 80070a8:	6823      	ldr	r3, [r4, #0]
 80070aa:	442b      	add	r3, r5
 80070ac:	6023      	str	r3, [r4, #0]
 80070ae:	f8d8 3000 	ldr.w	r3, [r8]
 80070b2:	685a      	ldr	r2, [r3, #4]
 80070b4:	bb62      	cbnz	r2, 8007110 <_malloc_r+0xdc>
 80070b6:	f8c8 7000 	str.w	r7, [r8]
 80070ba:	e00f      	b.n	80070dc <_malloc_r+0xa8>
 80070bc:	6822      	ldr	r2, [r4, #0]
 80070be:	1b52      	subs	r2, r2, r5
 80070c0:	d420      	bmi.n	8007104 <_malloc_r+0xd0>
 80070c2:	2a0b      	cmp	r2, #11
 80070c4:	d917      	bls.n	80070f6 <_malloc_r+0xc2>
 80070c6:	1961      	adds	r1, r4, r5
 80070c8:	42a3      	cmp	r3, r4
 80070ca:	6025      	str	r5, [r4, #0]
 80070cc:	bf18      	it	ne
 80070ce:	6059      	strne	r1, [r3, #4]
 80070d0:	6863      	ldr	r3, [r4, #4]
 80070d2:	bf08      	it	eq
 80070d4:	f8c8 1000 	streq.w	r1, [r8]
 80070d8:	5162      	str	r2, [r4, r5]
 80070da:	604b      	str	r3, [r1, #4]
 80070dc:	4630      	mov	r0, r6
 80070de:	f000 f82f 	bl	8007140 <__malloc_unlock>
 80070e2:	f104 000b 	add.w	r0, r4, #11
 80070e6:	1d23      	adds	r3, r4, #4
 80070e8:	f020 0007 	bic.w	r0, r0, #7
 80070ec:	1ac2      	subs	r2, r0, r3
 80070ee:	bf1c      	itt	ne
 80070f0:	1a1b      	subne	r3, r3, r0
 80070f2:	50a3      	strne	r3, [r4, r2]
 80070f4:	e7af      	b.n	8007056 <_malloc_r+0x22>
 80070f6:	6862      	ldr	r2, [r4, #4]
 80070f8:	42a3      	cmp	r3, r4
 80070fa:	bf0c      	ite	eq
 80070fc:	f8c8 2000 	streq.w	r2, [r8]
 8007100:	605a      	strne	r2, [r3, #4]
 8007102:	e7eb      	b.n	80070dc <_malloc_r+0xa8>
 8007104:	4623      	mov	r3, r4
 8007106:	6864      	ldr	r4, [r4, #4]
 8007108:	e7ae      	b.n	8007068 <_malloc_r+0x34>
 800710a:	463c      	mov	r4, r7
 800710c:	687f      	ldr	r7, [r7, #4]
 800710e:	e7b6      	b.n	800707e <_malloc_r+0x4a>
 8007110:	461a      	mov	r2, r3
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	42a3      	cmp	r3, r4
 8007116:	d1fb      	bne.n	8007110 <_malloc_r+0xdc>
 8007118:	2300      	movs	r3, #0
 800711a:	6053      	str	r3, [r2, #4]
 800711c:	e7de      	b.n	80070dc <_malloc_r+0xa8>
 800711e:	230c      	movs	r3, #12
 8007120:	4630      	mov	r0, r6
 8007122:	6033      	str	r3, [r6, #0]
 8007124:	f000 f80c 	bl	8007140 <__malloc_unlock>
 8007128:	e794      	b.n	8007054 <_malloc_r+0x20>
 800712a:	6005      	str	r5, [r0, #0]
 800712c:	e7d6      	b.n	80070dc <_malloc_r+0xa8>
 800712e:	bf00      	nop
 8007130:	20000e28 	.word	0x20000e28

08007134 <__malloc_lock>:
 8007134:	4801      	ldr	r0, [pc, #4]	@ (800713c <__malloc_lock+0x8>)
 8007136:	f7ff b88e 	b.w	8006256 <__retarget_lock_acquire_recursive>
 800713a:	bf00      	nop
 800713c:	20000e20 	.word	0x20000e20

08007140 <__malloc_unlock>:
 8007140:	4801      	ldr	r0, [pc, #4]	@ (8007148 <__malloc_unlock+0x8>)
 8007142:	f7ff b889 	b.w	8006258 <__retarget_lock_release_recursive>
 8007146:	bf00      	nop
 8007148:	20000e20 	.word	0x20000e20

0800714c <_Balloc>:
 800714c:	b570      	push	{r4, r5, r6, lr}
 800714e:	69c6      	ldr	r6, [r0, #28]
 8007150:	4604      	mov	r4, r0
 8007152:	460d      	mov	r5, r1
 8007154:	b976      	cbnz	r6, 8007174 <_Balloc+0x28>
 8007156:	2010      	movs	r0, #16
 8007158:	f7ff ff42 	bl	8006fe0 <malloc>
 800715c:	4602      	mov	r2, r0
 800715e:	61e0      	str	r0, [r4, #28]
 8007160:	b920      	cbnz	r0, 800716c <_Balloc+0x20>
 8007162:	216b      	movs	r1, #107	@ 0x6b
 8007164:	4b17      	ldr	r3, [pc, #92]	@ (80071c4 <_Balloc+0x78>)
 8007166:	4818      	ldr	r0, [pc, #96]	@ (80071c8 <_Balloc+0x7c>)
 8007168:	f000 fde6 	bl	8007d38 <__assert_func>
 800716c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007170:	6006      	str	r6, [r0, #0]
 8007172:	60c6      	str	r6, [r0, #12]
 8007174:	69e6      	ldr	r6, [r4, #28]
 8007176:	68f3      	ldr	r3, [r6, #12]
 8007178:	b183      	cbz	r3, 800719c <_Balloc+0x50>
 800717a:	69e3      	ldr	r3, [r4, #28]
 800717c:	68db      	ldr	r3, [r3, #12]
 800717e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007182:	b9b8      	cbnz	r0, 80071b4 <_Balloc+0x68>
 8007184:	2101      	movs	r1, #1
 8007186:	fa01 f605 	lsl.w	r6, r1, r5
 800718a:	1d72      	adds	r2, r6, #5
 800718c:	4620      	mov	r0, r4
 800718e:	0092      	lsls	r2, r2, #2
 8007190:	f000 fdf0 	bl	8007d74 <_calloc_r>
 8007194:	b160      	cbz	r0, 80071b0 <_Balloc+0x64>
 8007196:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800719a:	e00e      	b.n	80071ba <_Balloc+0x6e>
 800719c:	2221      	movs	r2, #33	@ 0x21
 800719e:	2104      	movs	r1, #4
 80071a0:	4620      	mov	r0, r4
 80071a2:	f000 fde7 	bl	8007d74 <_calloc_r>
 80071a6:	69e3      	ldr	r3, [r4, #28]
 80071a8:	60f0      	str	r0, [r6, #12]
 80071aa:	68db      	ldr	r3, [r3, #12]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d1e4      	bne.n	800717a <_Balloc+0x2e>
 80071b0:	2000      	movs	r0, #0
 80071b2:	bd70      	pop	{r4, r5, r6, pc}
 80071b4:	6802      	ldr	r2, [r0, #0]
 80071b6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80071ba:	2300      	movs	r3, #0
 80071bc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80071c0:	e7f7      	b.n	80071b2 <_Balloc+0x66>
 80071c2:	bf00      	nop
 80071c4:	0800802b 	.word	0x0800802b
 80071c8:	080080ab 	.word	0x080080ab

080071cc <_Bfree>:
 80071cc:	b570      	push	{r4, r5, r6, lr}
 80071ce:	69c6      	ldr	r6, [r0, #28]
 80071d0:	4605      	mov	r5, r0
 80071d2:	460c      	mov	r4, r1
 80071d4:	b976      	cbnz	r6, 80071f4 <_Bfree+0x28>
 80071d6:	2010      	movs	r0, #16
 80071d8:	f7ff ff02 	bl	8006fe0 <malloc>
 80071dc:	4602      	mov	r2, r0
 80071de:	61e8      	str	r0, [r5, #28]
 80071e0:	b920      	cbnz	r0, 80071ec <_Bfree+0x20>
 80071e2:	218f      	movs	r1, #143	@ 0x8f
 80071e4:	4b08      	ldr	r3, [pc, #32]	@ (8007208 <_Bfree+0x3c>)
 80071e6:	4809      	ldr	r0, [pc, #36]	@ (800720c <_Bfree+0x40>)
 80071e8:	f000 fda6 	bl	8007d38 <__assert_func>
 80071ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80071f0:	6006      	str	r6, [r0, #0]
 80071f2:	60c6      	str	r6, [r0, #12]
 80071f4:	b13c      	cbz	r4, 8007206 <_Bfree+0x3a>
 80071f6:	69eb      	ldr	r3, [r5, #28]
 80071f8:	6862      	ldr	r2, [r4, #4]
 80071fa:	68db      	ldr	r3, [r3, #12]
 80071fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007200:	6021      	str	r1, [r4, #0]
 8007202:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007206:	bd70      	pop	{r4, r5, r6, pc}
 8007208:	0800802b 	.word	0x0800802b
 800720c:	080080ab 	.word	0x080080ab

08007210 <__multadd>:
 8007210:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007214:	4607      	mov	r7, r0
 8007216:	460c      	mov	r4, r1
 8007218:	461e      	mov	r6, r3
 800721a:	2000      	movs	r0, #0
 800721c:	690d      	ldr	r5, [r1, #16]
 800721e:	f101 0c14 	add.w	ip, r1, #20
 8007222:	f8dc 3000 	ldr.w	r3, [ip]
 8007226:	3001      	adds	r0, #1
 8007228:	b299      	uxth	r1, r3
 800722a:	fb02 6101 	mla	r1, r2, r1, r6
 800722e:	0c1e      	lsrs	r6, r3, #16
 8007230:	0c0b      	lsrs	r3, r1, #16
 8007232:	fb02 3306 	mla	r3, r2, r6, r3
 8007236:	b289      	uxth	r1, r1
 8007238:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800723c:	4285      	cmp	r5, r0
 800723e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007242:	f84c 1b04 	str.w	r1, [ip], #4
 8007246:	dcec      	bgt.n	8007222 <__multadd+0x12>
 8007248:	b30e      	cbz	r6, 800728e <__multadd+0x7e>
 800724a:	68a3      	ldr	r3, [r4, #8]
 800724c:	42ab      	cmp	r3, r5
 800724e:	dc19      	bgt.n	8007284 <__multadd+0x74>
 8007250:	6861      	ldr	r1, [r4, #4]
 8007252:	4638      	mov	r0, r7
 8007254:	3101      	adds	r1, #1
 8007256:	f7ff ff79 	bl	800714c <_Balloc>
 800725a:	4680      	mov	r8, r0
 800725c:	b928      	cbnz	r0, 800726a <__multadd+0x5a>
 800725e:	4602      	mov	r2, r0
 8007260:	21ba      	movs	r1, #186	@ 0xba
 8007262:	4b0c      	ldr	r3, [pc, #48]	@ (8007294 <__multadd+0x84>)
 8007264:	480c      	ldr	r0, [pc, #48]	@ (8007298 <__multadd+0x88>)
 8007266:	f000 fd67 	bl	8007d38 <__assert_func>
 800726a:	6922      	ldr	r2, [r4, #16]
 800726c:	f104 010c 	add.w	r1, r4, #12
 8007270:	3202      	adds	r2, #2
 8007272:	0092      	lsls	r2, r2, #2
 8007274:	300c      	adds	r0, #12
 8007276:	f7fe fffe 	bl	8006276 <memcpy>
 800727a:	4621      	mov	r1, r4
 800727c:	4638      	mov	r0, r7
 800727e:	f7ff ffa5 	bl	80071cc <_Bfree>
 8007282:	4644      	mov	r4, r8
 8007284:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007288:	3501      	adds	r5, #1
 800728a:	615e      	str	r6, [r3, #20]
 800728c:	6125      	str	r5, [r4, #16]
 800728e:	4620      	mov	r0, r4
 8007290:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007294:	0800809a 	.word	0x0800809a
 8007298:	080080ab 	.word	0x080080ab

0800729c <__hi0bits>:
 800729c:	4603      	mov	r3, r0
 800729e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80072a2:	bf3a      	itte	cc
 80072a4:	0403      	lslcc	r3, r0, #16
 80072a6:	2010      	movcc	r0, #16
 80072a8:	2000      	movcs	r0, #0
 80072aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80072ae:	bf3c      	itt	cc
 80072b0:	021b      	lslcc	r3, r3, #8
 80072b2:	3008      	addcc	r0, #8
 80072b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80072b8:	bf3c      	itt	cc
 80072ba:	011b      	lslcc	r3, r3, #4
 80072bc:	3004      	addcc	r0, #4
 80072be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072c2:	bf3c      	itt	cc
 80072c4:	009b      	lslcc	r3, r3, #2
 80072c6:	3002      	addcc	r0, #2
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	db05      	blt.n	80072d8 <__hi0bits+0x3c>
 80072cc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80072d0:	f100 0001 	add.w	r0, r0, #1
 80072d4:	bf08      	it	eq
 80072d6:	2020      	moveq	r0, #32
 80072d8:	4770      	bx	lr

080072da <__lo0bits>:
 80072da:	6803      	ldr	r3, [r0, #0]
 80072dc:	4602      	mov	r2, r0
 80072de:	f013 0007 	ands.w	r0, r3, #7
 80072e2:	d00b      	beq.n	80072fc <__lo0bits+0x22>
 80072e4:	07d9      	lsls	r1, r3, #31
 80072e6:	d421      	bmi.n	800732c <__lo0bits+0x52>
 80072e8:	0798      	lsls	r0, r3, #30
 80072ea:	bf49      	itett	mi
 80072ec:	085b      	lsrmi	r3, r3, #1
 80072ee:	089b      	lsrpl	r3, r3, #2
 80072f0:	2001      	movmi	r0, #1
 80072f2:	6013      	strmi	r3, [r2, #0]
 80072f4:	bf5c      	itt	pl
 80072f6:	2002      	movpl	r0, #2
 80072f8:	6013      	strpl	r3, [r2, #0]
 80072fa:	4770      	bx	lr
 80072fc:	b299      	uxth	r1, r3
 80072fe:	b909      	cbnz	r1, 8007304 <__lo0bits+0x2a>
 8007300:	2010      	movs	r0, #16
 8007302:	0c1b      	lsrs	r3, r3, #16
 8007304:	b2d9      	uxtb	r1, r3
 8007306:	b909      	cbnz	r1, 800730c <__lo0bits+0x32>
 8007308:	3008      	adds	r0, #8
 800730a:	0a1b      	lsrs	r3, r3, #8
 800730c:	0719      	lsls	r1, r3, #28
 800730e:	bf04      	itt	eq
 8007310:	091b      	lsreq	r3, r3, #4
 8007312:	3004      	addeq	r0, #4
 8007314:	0799      	lsls	r1, r3, #30
 8007316:	bf04      	itt	eq
 8007318:	089b      	lsreq	r3, r3, #2
 800731a:	3002      	addeq	r0, #2
 800731c:	07d9      	lsls	r1, r3, #31
 800731e:	d403      	bmi.n	8007328 <__lo0bits+0x4e>
 8007320:	085b      	lsrs	r3, r3, #1
 8007322:	f100 0001 	add.w	r0, r0, #1
 8007326:	d003      	beq.n	8007330 <__lo0bits+0x56>
 8007328:	6013      	str	r3, [r2, #0]
 800732a:	4770      	bx	lr
 800732c:	2000      	movs	r0, #0
 800732e:	4770      	bx	lr
 8007330:	2020      	movs	r0, #32
 8007332:	4770      	bx	lr

08007334 <__i2b>:
 8007334:	b510      	push	{r4, lr}
 8007336:	460c      	mov	r4, r1
 8007338:	2101      	movs	r1, #1
 800733a:	f7ff ff07 	bl	800714c <_Balloc>
 800733e:	4602      	mov	r2, r0
 8007340:	b928      	cbnz	r0, 800734e <__i2b+0x1a>
 8007342:	f240 1145 	movw	r1, #325	@ 0x145
 8007346:	4b04      	ldr	r3, [pc, #16]	@ (8007358 <__i2b+0x24>)
 8007348:	4804      	ldr	r0, [pc, #16]	@ (800735c <__i2b+0x28>)
 800734a:	f000 fcf5 	bl	8007d38 <__assert_func>
 800734e:	2301      	movs	r3, #1
 8007350:	6144      	str	r4, [r0, #20]
 8007352:	6103      	str	r3, [r0, #16]
 8007354:	bd10      	pop	{r4, pc}
 8007356:	bf00      	nop
 8007358:	0800809a 	.word	0x0800809a
 800735c:	080080ab 	.word	0x080080ab

08007360 <__multiply>:
 8007360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007364:	4617      	mov	r7, r2
 8007366:	690a      	ldr	r2, [r1, #16]
 8007368:	693b      	ldr	r3, [r7, #16]
 800736a:	4689      	mov	r9, r1
 800736c:	429a      	cmp	r2, r3
 800736e:	bfa2      	ittt	ge
 8007370:	463b      	movge	r3, r7
 8007372:	460f      	movge	r7, r1
 8007374:	4699      	movge	r9, r3
 8007376:	693d      	ldr	r5, [r7, #16]
 8007378:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	6879      	ldr	r1, [r7, #4]
 8007380:	eb05 060a 	add.w	r6, r5, sl
 8007384:	42b3      	cmp	r3, r6
 8007386:	b085      	sub	sp, #20
 8007388:	bfb8      	it	lt
 800738a:	3101      	addlt	r1, #1
 800738c:	f7ff fede 	bl	800714c <_Balloc>
 8007390:	b930      	cbnz	r0, 80073a0 <__multiply+0x40>
 8007392:	4602      	mov	r2, r0
 8007394:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007398:	4b40      	ldr	r3, [pc, #256]	@ (800749c <__multiply+0x13c>)
 800739a:	4841      	ldr	r0, [pc, #260]	@ (80074a0 <__multiply+0x140>)
 800739c:	f000 fccc 	bl	8007d38 <__assert_func>
 80073a0:	f100 0414 	add.w	r4, r0, #20
 80073a4:	4623      	mov	r3, r4
 80073a6:	2200      	movs	r2, #0
 80073a8:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80073ac:	4573      	cmp	r3, lr
 80073ae:	d320      	bcc.n	80073f2 <__multiply+0x92>
 80073b0:	f107 0814 	add.w	r8, r7, #20
 80073b4:	f109 0114 	add.w	r1, r9, #20
 80073b8:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80073bc:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80073c0:	9302      	str	r3, [sp, #8]
 80073c2:	1beb      	subs	r3, r5, r7
 80073c4:	3b15      	subs	r3, #21
 80073c6:	f023 0303 	bic.w	r3, r3, #3
 80073ca:	3304      	adds	r3, #4
 80073cc:	3715      	adds	r7, #21
 80073ce:	42bd      	cmp	r5, r7
 80073d0:	bf38      	it	cc
 80073d2:	2304      	movcc	r3, #4
 80073d4:	9301      	str	r3, [sp, #4]
 80073d6:	9b02      	ldr	r3, [sp, #8]
 80073d8:	9103      	str	r1, [sp, #12]
 80073da:	428b      	cmp	r3, r1
 80073dc:	d80c      	bhi.n	80073f8 <__multiply+0x98>
 80073de:	2e00      	cmp	r6, #0
 80073e0:	dd03      	ble.n	80073ea <__multiply+0x8a>
 80073e2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d055      	beq.n	8007496 <__multiply+0x136>
 80073ea:	6106      	str	r6, [r0, #16]
 80073ec:	b005      	add	sp, #20
 80073ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073f2:	f843 2b04 	str.w	r2, [r3], #4
 80073f6:	e7d9      	b.n	80073ac <__multiply+0x4c>
 80073f8:	f8b1 a000 	ldrh.w	sl, [r1]
 80073fc:	f1ba 0f00 	cmp.w	sl, #0
 8007400:	d01f      	beq.n	8007442 <__multiply+0xe2>
 8007402:	46c4      	mov	ip, r8
 8007404:	46a1      	mov	r9, r4
 8007406:	2700      	movs	r7, #0
 8007408:	f85c 2b04 	ldr.w	r2, [ip], #4
 800740c:	f8d9 3000 	ldr.w	r3, [r9]
 8007410:	fa1f fb82 	uxth.w	fp, r2
 8007414:	b29b      	uxth	r3, r3
 8007416:	fb0a 330b 	mla	r3, sl, fp, r3
 800741a:	443b      	add	r3, r7
 800741c:	f8d9 7000 	ldr.w	r7, [r9]
 8007420:	0c12      	lsrs	r2, r2, #16
 8007422:	0c3f      	lsrs	r7, r7, #16
 8007424:	fb0a 7202 	mla	r2, sl, r2, r7
 8007428:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800742c:	b29b      	uxth	r3, r3
 800742e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007432:	4565      	cmp	r5, ip
 8007434:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007438:	f849 3b04 	str.w	r3, [r9], #4
 800743c:	d8e4      	bhi.n	8007408 <__multiply+0xa8>
 800743e:	9b01      	ldr	r3, [sp, #4]
 8007440:	50e7      	str	r7, [r4, r3]
 8007442:	9b03      	ldr	r3, [sp, #12]
 8007444:	3104      	adds	r1, #4
 8007446:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800744a:	f1b9 0f00 	cmp.w	r9, #0
 800744e:	d020      	beq.n	8007492 <__multiply+0x132>
 8007450:	4647      	mov	r7, r8
 8007452:	46a4      	mov	ip, r4
 8007454:	f04f 0a00 	mov.w	sl, #0
 8007458:	6823      	ldr	r3, [r4, #0]
 800745a:	f8b7 b000 	ldrh.w	fp, [r7]
 800745e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007462:	b29b      	uxth	r3, r3
 8007464:	fb09 220b 	mla	r2, r9, fp, r2
 8007468:	4452      	add	r2, sl
 800746a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800746e:	f84c 3b04 	str.w	r3, [ip], #4
 8007472:	f857 3b04 	ldr.w	r3, [r7], #4
 8007476:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800747a:	f8bc 3000 	ldrh.w	r3, [ip]
 800747e:	42bd      	cmp	r5, r7
 8007480:	fb09 330a 	mla	r3, r9, sl, r3
 8007484:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007488:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800748c:	d8e5      	bhi.n	800745a <__multiply+0xfa>
 800748e:	9a01      	ldr	r2, [sp, #4]
 8007490:	50a3      	str	r3, [r4, r2]
 8007492:	3404      	adds	r4, #4
 8007494:	e79f      	b.n	80073d6 <__multiply+0x76>
 8007496:	3e01      	subs	r6, #1
 8007498:	e7a1      	b.n	80073de <__multiply+0x7e>
 800749a:	bf00      	nop
 800749c:	0800809a 	.word	0x0800809a
 80074a0:	080080ab 	.word	0x080080ab

080074a4 <__pow5mult>:
 80074a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074a8:	4615      	mov	r5, r2
 80074aa:	f012 0203 	ands.w	r2, r2, #3
 80074ae:	4607      	mov	r7, r0
 80074b0:	460e      	mov	r6, r1
 80074b2:	d007      	beq.n	80074c4 <__pow5mult+0x20>
 80074b4:	4c25      	ldr	r4, [pc, #148]	@ (800754c <__pow5mult+0xa8>)
 80074b6:	3a01      	subs	r2, #1
 80074b8:	2300      	movs	r3, #0
 80074ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80074be:	f7ff fea7 	bl	8007210 <__multadd>
 80074c2:	4606      	mov	r6, r0
 80074c4:	10ad      	asrs	r5, r5, #2
 80074c6:	d03d      	beq.n	8007544 <__pow5mult+0xa0>
 80074c8:	69fc      	ldr	r4, [r7, #28]
 80074ca:	b97c      	cbnz	r4, 80074ec <__pow5mult+0x48>
 80074cc:	2010      	movs	r0, #16
 80074ce:	f7ff fd87 	bl	8006fe0 <malloc>
 80074d2:	4602      	mov	r2, r0
 80074d4:	61f8      	str	r0, [r7, #28]
 80074d6:	b928      	cbnz	r0, 80074e4 <__pow5mult+0x40>
 80074d8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80074dc:	4b1c      	ldr	r3, [pc, #112]	@ (8007550 <__pow5mult+0xac>)
 80074de:	481d      	ldr	r0, [pc, #116]	@ (8007554 <__pow5mult+0xb0>)
 80074e0:	f000 fc2a 	bl	8007d38 <__assert_func>
 80074e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80074e8:	6004      	str	r4, [r0, #0]
 80074ea:	60c4      	str	r4, [r0, #12]
 80074ec:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80074f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80074f4:	b94c      	cbnz	r4, 800750a <__pow5mult+0x66>
 80074f6:	f240 2171 	movw	r1, #625	@ 0x271
 80074fa:	4638      	mov	r0, r7
 80074fc:	f7ff ff1a 	bl	8007334 <__i2b>
 8007500:	2300      	movs	r3, #0
 8007502:	4604      	mov	r4, r0
 8007504:	f8c8 0008 	str.w	r0, [r8, #8]
 8007508:	6003      	str	r3, [r0, #0]
 800750a:	f04f 0900 	mov.w	r9, #0
 800750e:	07eb      	lsls	r3, r5, #31
 8007510:	d50a      	bpl.n	8007528 <__pow5mult+0x84>
 8007512:	4631      	mov	r1, r6
 8007514:	4622      	mov	r2, r4
 8007516:	4638      	mov	r0, r7
 8007518:	f7ff ff22 	bl	8007360 <__multiply>
 800751c:	4680      	mov	r8, r0
 800751e:	4631      	mov	r1, r6
 8007520:	4638      	mov	r0, r7
 8007522:	f7ff fe53 	bl	80071cc <_Bfree>
 8007526:	4646      	mov	r6, r8
 8007528:	106d      	asrs	r5, r5, #1
 800752a:	d00b      	beq.n	8007544 <__pow5mult+0xa0>
 800752c:	6820      	ldr	r0, [r4, #0]
 800752e:	b938      	cbnz	r0, 8007540 <__pow5mult+0x9c>
 8007530:	4622      	mov	r2, r4
 8007532:	4621      	mov	r1, r4
 8007534:	4638      	mov	r0, r7
 8007536:	f7ff ff13 	bl	8007360 <__multiply>
 800753a:	6020      	str	r0, [r4, #0]
 800753c:	f8c0 9000 	str.w	r9, [r0]
 8007540:	4604      	mov	r4, r0
 8007542:	e7e4      	b.n	800750e <__pow5mult+0x6a>
 8007544:	4630      	mov	r0, r6
 8007546:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800754a:	bf00      	nop
 800754c:	0800815c 	.word	0x0800815c
 8007550:	0800802b 	.word	0x0800802b
 8007554:	080080ab 	.word	0x080080ab

08007558 <__lshift>:
 8007558:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800755c:	460c      	mov	r4, r1
 800755e:	4607      	mov	r7, r0
 8007560:	4691      	mov	r9, r2
 8007562:	6923      	ldr	r3, [r4, #16]
 8007564:	6849      	ldr	r1, [r1, #4]
 8007566:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800756a:	68a3      	ldr	r3, [r4, #8]
 800756c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007570:	f108 0601 	add.w	r6, r8, #1
 8007574:	42b3      	cmp	r3, r6
 8007576:	db0b      	blt.n	8007590 <__lshift+0x38>
 8007578:	4638      	mov	r0, r7
 800757a:	f7ff fde7 	bl	800714c <_Balloc>
 800757e:	4605      	mov	r5, r0
 8007580:	b948      	cbnz	r0, 8007596 <__lshift+0x3e>
 8007582:	4602      	mov	r2, r0
 8007584:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007588:	4b27      	ldr	r3, [pc, #156]	@ (8007628 <__lshift+0xd0>)
 800758a:	4828      	ldr	r0, [pc, #160]	@ (800762c <__lshift+0xd4>)
 800758c:	f000 fbd4 	bl	8007d38 <__assert_func>
 8007590:	3101      	adds	r1, #1
 8007592:	005b      	lsls	r3, r3, #1
 8007594:	e7ee      	b.n	8007574 <__lshift+0x1c>
 8007596:	2300      	movs	r3, #0
 8007598:	f100 0114 	add.w	r1, r0, #20
 800759c:	f100 0210 	add.w	r2, r0, #16
 80075a0:	4618      	mov	r0, r3
 80075a2:	4553      	cmp	r3, sl
 80075a4:	db33      	blt.n	800760e <__lshift+0xb6>
 80075a6:	6920      	ldr	r0, [r4, #16]
 80075a8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80075ac:	f104 0314 	add.w	r3, r4, #20
 80075b0:	f019 091f 	ands.w	r9, r9, #31
 80075b4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80075b8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80075bc:	d02b      	beq.n	8007616 <__lshift+0xbe>
 80075be:	468a      	mov	sl, r1
 80075c0:	2200      	movs	r2, #0
 80075c2:	f1c9 0e20 	rsb	lr, r9, #32
 80075c6:	6818      	ldr	r0, [r3, #0]
 80075c8:	fa00 f009 	lsl.w	r0, r0, r9
 80075cc:	4310      	orrs	r0, r2
 80075ce:	f84a 0b04 	str.w	r0, [sl], #4
 80075d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80075d6:	459c      	cmp	ip, r3
 80075d8:	fa22 f20e 	lsr.w	r2, r2, lr
 80075dc:	d8f3      	bhi.n	80075c6 <__lshift+0x6e>
 80075de:	ebac 0304 	sub.w	r3, ip, r4
 80075e2:	3b15      	subs	r3, #21
 80075e4:	f023 0303 	bic.w	r3, r3, #3
 80075e8:	3304      	adds	r3, #4
 80075ea:	f104 0015 	add.w	r0, r4, #21
 80075ee:	4560      	cmp	r0, ip
 80075f0:	bf88      	it	hi
 80075f2:	2304      	movhi	r3, #4
 80075f4:	50ca      	str	r2, [r1, r3]
 80075f6:	b10a      	cbz	r2, 80075fc <__lshift+0xa4>
 80075f8:	f108 0602 	add.w	r6, r8, #2
 80075fc:	3e01      	subs	r6, #1
 80075fe:	4638      	mov	r0, r7
 8007600:	4621      	mov	r1, r4
 8007602:	612e      	str	r6, [r5, #16]
 8007604:	f7ff fde2 	bl	80071cc <_Bfree>
 8007608:	4628      	mov	r0, r5
 800760a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800760e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007612:	3301      	adds	r3, #1
 8007614:	e7c5      	b.n	80075a2 <__lshift+0x4a>
 8007616:	3904      	subs	r1, #4
 8007618:	f853 2b04 	ldr.w	r2, [r3], #4
 800761c:	459c      	cmp	ip, r3
 800761e:	f841 2f04 	str.w	r2, [r1, #4]!
 8007622:	d8f9      	bhi.n	8007618 <__lshift+0xc0>
 8007624:	e7ea      	b.n	80075fc <__lshift+0xa4>
 8007626:	bf00      	nop
 8007628:	0800809a 	.word	0x0800809a
 800762c:	080080ab 	.word	0x080080ab

08007630 <__mcmp>:
 8007630:	4603      	mov	r3, r0
 8007632:	690a      	ldr	r2, [r1, #16]
 8007634:	6900      	ldr	r0, [r0, #16]
 8007636:	b530      	push	{r4, r5, lr}
 8007638:	1a80      	subs	r0, r0, r2
 800763a:	d10e      	bne.n	800765a <__mcmp+0x2a>
 800763c:	3314      	adds	r3, #20
 800763e:	3114      	adds	r1, #20
 8007640:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007644:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007648:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800764c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007650:	4295      	cmp	r5, r2
 8007652:	d003      	beq.n	800765c <__mcmp+0x2c>
 8007654:	d205      	bcs.n	8007662 <__mcmp+0x32>
 8007656:	f04f 30ff 	mov.w	r0, #4294967295
 800765a:	bd30      	pop	{r4, r5, pc}
 800765c:	42a3      	cmp	r3, r4
 800765e:	d3f3      	bcc.n	8007648 <__mcmp+0x18>
 8007660:	e7fb      	b.n	800765a <__mcmp+0x2a>
 8007662:	2001      	movs	r0, #1
 8007664:	e7f9      	b.n	800765a <__mcmp+0x2a>
	...

08007668 <__mdiff>:
 8007668:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800766c:	4689      	mov	r9, r1
 800766e:	4606      	mov	r6, r0
 8007670:	4611      	mov	r1, r2
 8007672:	4648      	mov	r0, r9
 8007674:	4614      	mov	r4, r2
 8007676:	f7ff ffdb 	bl	8007630 <__mcmp>
 800767a:	1e05      	subs	r5, r0, #0
 800767c:	d112      	bne.n	80076a4 <__mdiff+0x3c>
 800767e:	4629      	mov	r1, r5
 8007680:	4630      	mov	r0, r6
 8007682:	f7ff fd63 	bl	800714c <_Balloc>
 8007686:	4602      	mov	r2, r0
 8007688:	b928      	cbnz	r0, 8007696 <__mdiff+0x2e>
 800768a:	f240 2137 	movw	r1, #567	@ 0x237
 800768e:	4b3e      	ldr	r3, [pc, #248]	@ (8007788 <__mdiff+0x120>)
 8007690:	483e      	ldr	r0, [pc, #248]	@ (800778c <__mdiff+0x124>)
 8007692:	f000 fb51 	bl	8007d38 <__assert_func>
 8007696:	2301      	movs	r3, #1
 8007698:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800769c:	4610      	mov	r0, r2
 800769e:	b003      	add	sp, #12
 80076a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076a4:	bfbc      	itt	lt
 80076a6:	464b      	movlt	r3, r9
 80076a8:	46a1      	movlt	r9, r4
 80076aa:	4630      	mov	r0, r6
 80076ac:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80076b0:	bfba      	itte	lt
 80076b2:	461c      	movlt	r4, r3
 80076b4:	2501      	movlt	r5, #1
 80076b6:	2500      	movge	r5, #0
 80076b8:	f7ff fd48 	bl	800714c <_Balloc>
 80076bc:	4602      	mov	r2, r0
 80076be:	b918      	cbnz	r0, 80076c8 <__mdiff+0x60>
 80076c0:	f240 2145 	movw	r1, #581	@ 0x245
 80076c4:	4b30      	ldr	r3, [pc, #192]	@ (8007788 <__mdiff+0x120>)
 80076c6:	e7e3      	b.n	8007690 <__mdiff+0x28>
 80076c8:	f100 0b14 	add.w	fp, r0, #20
 80076cc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80076d0:	f109 0310 	add.w	r3, r9, #16
 80076d4:	60c5      	str	r5, [r0, #12]
 80076d6:	f04f 0c00 	mov.w	ip, #0
 80076da:	f109 0514 	add.w	r5, r9, #20
 80076de:	46d9      	mov	r9, fp
 80076e0:	6926      	ldr	r6, [r4, #16]
 80076e2:	f104 0e14 	add.w	lr, r4, #20
 80076e6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80076ea:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80076ee:	9301      	str	r3, [sp, #4]
 80076f0:	9b01      	ldr	r3, [sp, #4]
 80076f2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80076f6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80076fa:	b281      	uxth	r1, r0
 80076fc:	9301      	str	r3, [sp, #4]
 80076fe:	fa1f f38a 	uxth.w	r3, sl
 8007702:	1a5b      	subs	r3, r3, r1
 8007704:	0c00      	lsrs	r0, r0, #16
 8007706:	4463      	add	r3, ip
 8007708:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800770c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007710:	b29b      	uxth	r3, r3
 8007712:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007716:	4576      	cmp	r6, lr
 8007718:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800771c:	f849 3b04 	str.w	r3, [r9], #4
 8007720:	d8e6      	bhi.n	80076f0 <__mdiff+0x88>
 8007722:	1b33      	subs	r3, r6, r4
 8007724:	3b15      	subs	r3, #21
 8007726:	f023 0303 	bic.w	r3, r3, #3
 800772a:	3415      	adds	r4, #21
 800772c:	3304      	adds	r3, #4
 800772e:	42a6      	cmp	r6, r4
 8007730:	bf38      	it	cc
 8007732:	2304      	movcc	r3, #4
 8007734:	441d      	add	r5, r3
 8007736:	445b      	add	r3, fp
 8007738:	461e      	mov	r6, r3
 800773a:	462c      	mov	r4, r5
 800773c:	4544      	cmp	r4, r8
 800773e:	d30e      	bcc.n	800775e <__mdiff+0xf6>
 8007740:	f108 0103 	add.w	r1, r8, #3
 8007744:	1b49      	subs	r1, r1, r5
 8007746:	f021 0103 	bic.w	r1, r1, #3
 800774a:	3d03      	subs	r5, #3
 800774c:	45a8      	cmp	r8, r5
 800774e:	bf38      	it	cc
 8007750:	2100      	movcc	r1, #0
 8007752:	440b      	add	r3, r1
 8007754:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007758:	b199      	cbz	r1, 8007782 <__mdiff+0x11a>
 800775a:	6117      	str	r7, [r2, #16]
 800775c:	e79e      	b.n	800769c <__mdiff+0x34>
 800775e:	46e6      	mov	lr, ip
 8007760:	f854 1b04 	ldr.w	r1, [r4], #4
 8007764:	fa1f fc81 	uxth.w	ip, r1
 8007768:	44f4      	add	ip, lr
 800776a:	0c08      	lsrs	r0, r1, #16
 800776c:	4471      	add	r1, lr
 800776e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007772:	b289      	uxth	r1, r1
 8007774:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007778:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800777c:	f846 1b04 	str.w	r1, [r6], #4
 8007780:	e7dc      	b.n	800773c <__mdiff+0xd4>
 8007782:	3f01      	subs	r7, #1
 8007784:	e7e6      	b.n	8007754 <__mdiff+0xec>
 8007786:	bf00      	nop
 8007788:	0800809a 	.word	0x0800809a
 800778c:	080080ab 	.word	0x080080ab

08007790 <__d2b>:
 8007790:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007794:	2101      	movs	r1, #1
 8007796:	4690      	mov	r8, r2
 8007798:	4699      	mov	r9, r3
 800779a:	9e08      	ldr	r6, [sp, #32]
 800779c:	f7ff fcd6 	bl	800714c <_Balloc>
 80077a0:	4604      	mov	r4, r0
 80077a2:	b930      	cbnz	r0, 80077b2 <__d2b+0x22>
 80077a4:	4602      	mov	r2, r0
 80077a6:	f240 310f 	movw	r1, #783	@ 0x30f
 80077aa:	4b23      	ldr	r3, [pc, #140]	@ (8007838 <__d2b+0xa8>)
 80077ac:	4823      	ldr	r0, [pc, #140]	@ (800783c <__d2b+0xac>)
 80077ae:	f000 fac3 	bl	8007d38 <__assert_func>
 80077b2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80077b6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80077ba:	b10d      	cbz	r5, 80077c0 <__d2b+0x30>
 80077bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80077c0:	9301      	str	r3, [sp, #4]
 80077c2:	f1b8 0300 	subs.w	r3, r8, #0
 80077c6:	d024      	beq.n	8007812 <__d2b+0x82>
 80077c8:	4668      	mov	r0, sp
 80077ca:	9300      	str	r3, [sp, #0]
 80077cc:	f7ff fd85 	bl	80072da <__lo0bits>
 80077d0:	e9dd 1200 	ldrd	r1, r2, [sp]
 80077d4:	b1d8      	cbz	r0, 800780e <__d2b+0x7e>
 80077d6:	f1c0 0320 	rsb	r3, r0, #32
 80077da:	fa02 f303 	lsl.w	r3, r2, r3
 80077de:	430b      	orrs	r3, r1
 80077e0:	40c2      	lsrs	r2, r0
 80077e2:	6163      	str	r3, [r4, #20]
 80077e4:	9201      	str	r2, [sp, #4]
 80077e6:	9b01      	ldr	r3, [sp, #4]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	bf0c      	ite	eq
 80077ec:	2201      	moveq	r2, #1
 80077ee:	2202      	movne	r2, #2
 80077f0:	61a3      	str	r3, [r4, #24]
 80077f2:	6122      	str	r2, [r4, #16]
 80077f4:	b1ad      	cbz	r5, 8007822 <__d2b+0x92>
 80077f6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80077fa:	4405      	add	r5, r0
 80077fc:	6035      	str	r5, [r6, #0]
 80077fe:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007802:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007804:	6018      	str	r0, [r3, #0]
 8007806:	4620      	mov	r0, r4
 8007808:	b002      	add	sp, #8
 800780a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800780e:	6161      	str	r1, [r4, #20]
 8007810:	e7e9      	b.n	80077e6 <__d2b+0x56>
 8007812:	a801      	add	r0, sp, #4
 8007814:	f7ff fd61 	bl	80072da <__lo0bits>
 8007818:	9b01      	ldr	r3, [sp, #4]
 800781a:	2201      	movs	r2, #1
 800781c:	6163      	str	r3, [r4, #20]
 800781e:	3020      	adds	r0, #32
 8007820:	e7e7      	b.n	80077f2 <__d2b+0x62>
 8007822:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007826:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800782a:	6030      	str	r0, [r6, #0]
 800782c:	6918      	ldr	r0, [r3, #16]
 800782e:	f7ff fd35 	bl	800729c <__hi0bits>
 8007832:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007836:	e7e4      	b.n	8007802 <__d2b+0x72>
 8007838:	0800809a 	.word	0x0800809a
 800783c:	080080ab 	.word	0x080080ab

08007840 <__sfputc_r>:
 8007840:	6893      	ldr	r3, [r2, #8]
 8007842:	b410      	push	{r4}
 8007844:	3b01      	subs	r3, #1
 8007846:	2b00      	cmp	r3, #0
 8007848:	6093      	str	r3, [r2, #8]
 800784a:	da07      	bge.n	800785c <__sfputc_r+0x1c>
 800784c:	6994      	ldr	r4, [r2, #24]
 800784e:	42a3      	cmp	r3, r4
 8007850:	db01      	blt.n	8007856 <__sfputc_r+0x16>
 8007852:	290a      	cmp	r1, #10
 8007854:	d102      	bne.n	800785c <__sfputc_r+0x1c>
 8007856:	bc10      	pop	{r4}
 8007858:	f7fe bbeb 	b.w	8006032 <__swbuf_r>
 800785c:	6813      	ldr	r3, [r2, #0]
 800785e:	1c58      	adds	r0, r3, #1
 8007860:	6010      	str	r0, [r2, #0]
 8007862:	7019      	strb	r1, [r3, #0]
 8007864:	4608      	mov	r0, r1
 8007866:	bc10      	pop	{r4}
 8007868:	4770      	bx	lr

0800786a <__sfputs_r>:
 800786a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800786c:	4606      	mov	r6, r0
 800786e:	460f      	mov	r7, r1
 8007870:	4614      	mov	r4, r2
 8007872:	18d5      	adds	r5, r2, r3
 8007874:	42ac      	cmp	r4, r5
 8007876:	d101      	bne.n	800787c <__sfputs_r+0x12>
 8007878:	2000      	movs	r0, #0
 800787a:	e007      	b.n	800788c <__sfputs_r+0x22>
 800787c:	463a      	mov	r2, r7
 800787e:	4630      	mov	r0, r6
 8007880:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007884:	f7ff ffdc 	bl	8007840 <__sfputc_r>
 8007888:	1c43      	adds	r3, r0, #1
 800788a:	d1f3      	bne.n	8007874 <__sfputs_r+0xa>
 800788c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007890 <_vfiprintf_r>:
 8007890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007894:	460d      	mov	r5, r1
 8007896:	4614      	mov	r4, r2
 8007898:	4698      	mov	r8, r3
 800789a:	4606      	mov	r6, r0
 800789c:	b09d      	sub	sp, #116	@ 0x74
 800789e:	b118      	cbz	r0, 80078a8 <_vfiprintf_r+0x18>
 80078a0:	6a03      	ldr	r3, [r0, #32]
 80078a2:	b90b      	cbnz	r3, 80078a8 <_vfiprintf_r+0x18>
 80078a4:	f7fe fadc 	bl	8005e60 <__sinit>
 80078a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80078aa:	07d9      	lsls	r1, r3, #31
 80078ac:	d405      	bmi.n	80078ba <_vfiprintf_r+0x2a>
 80078ae:	89ab      	ldrh	r3, [r5, #12]
 80078b0:	059a      	lsls	r2, r3, #22
 80078b2:	d402      	bmi.n	80078ba <_vfiprintf_r+0x2a>
 80078b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80078b6:	f7fe fcce 	bl	8006256 <__retarget_lock_acquire_recursive>
 80078ba:	89ab      	ldrh	r3, [r5, #12]
 80078bc:	071b      	lsls	r3, r3, #28
 80078be:	d501      	bpl.n	80078c4 <_vfiprintf_r+0x34>
 80078c0:	692b      	ldr	r3, [r5, #16]
 80078c2:	b99b      	cbnz	r3, 80078ec <_vfiprintf_r+0x5c>
 80078c4:	4629      	mov	r1, r5
 80078c6:	4630      	mov	r0, r6
 80078c8:	f7fe fbf2 	bl	80060b0 <__swsetup_r>
 80078cc:	b170      	cbz	r0, 80078ec <_vfiprintf_r+0x5c>
 80078ce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80078d0:	07dc      	lsls	r4, r3, #31
 80078d2:	d504      	bpl.n	80078de <_vfiprintf_r+0x4e>
 80078d4:	f04f 30ff 	mov.w	r0, #4294967295
 80078d8:	b01d      	add	sp, #116	@ 0x74
 80078da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078de:	89ab      	ldrh	r3, [r5, #12]
 80078e0:	0598      	lsls	r0, r3, #22
 80078e2:	d4f7      	bmi.n	80078d4 <_vfiprintf_r+0x44>
 80078e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80078e6:	f7fe fcb7 	bl	8006258 <__retarget_lock_release_recursive>
 80078ea:	e7f3      	b.n	80078d4 <_vfiprintf_r+0x44>
 80078ec:	2300      	movs	r3, #0
 80078ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80078f0:	2320      	movs	r3, #32
 80078f2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80078f6:	2330      	movs	r3, #48	@ 0x30
 80078f8:	f04f 0901 	mov.w	r9, #1
 80078fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8007900:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007aac <_vfiprintf_r+0x21c>
 8007904:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007908:	4623      	mov	r3, r4
 800790a:	469a      	mov	sl, r3
 800790c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007910:	b10a      	cbz	r2, 8007916 <_vfiprintf_r+0x86>
 8007912:	2a25      	cmp	r2, #37	@ 0x25
 8007914:	d1f9      	bne.n	800790a <_vfiprintf_r+0x7a>
 8007916:	ebba 0b04 	subs.w	fp, sl, r4
 800791a:	d00b      	beq.n	8007934 <_vfiprintf_r+0xa4>
 800791c:	465b      	mov	r3, fp
 800791e:	4622      	mov	r2, r4
 8007920:	4629      	mov	r1, r5
 8007922:	4630      	mov	r0, r6
 8007924:	f7ff ffa1 	bl	800786a <__sfputs_r>
 8007928:	3001      	adds	r0, #1
 800792a:	f000 80a7 	beq.w	8007a7c <_vfiprintf_r+0x1ec>
 800792e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007930:	445a      	add	r2, fp
 8007932:	9209      	str	r2, [sp, #36]	@ 0x24
 8007934:	f89a 3000 	ldrb.w	r3, [sl]
 8007938:	2b00      	cmp	r3, #0
 800793a:	f000 809f 	beq.w	8007a7c <_vfiprintf_r+0x1ec>
 800793e:	2300      	movs	r3, #0
 8007940:	f04f 32ff 	mov.w	r2, #4294967295
 8007944:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007948:	f10a 0a01 	add.w	sl, sl, #1
 800794c:	9304      	str	r3, [sp, #16]
 800794e:	9307      	str	r3, [sp, #28]
 8007950:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007954:	931a      	str	r3, [sp, #104]	@ 0x68
 8007956:	4654      	mov	r4, sl
 8007958:	2205      	movs	r2, #5
 800795a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800795e:	4853      	ldr	r0, [pc, #332]	@ (8007aac <_vfiprintf_r+0x21c>)
 8007960:	f7fe fc7b 	bl	800625a <memchr>
 8007964:	9a04      	ldr	r2, [sp, #16]
 8007966:	b9d8      	cbnz	r0, 80079a0 <_vfiprintf_r+0x110>
 8007968:	06d1      	lsls	r1, r2, #27
 800796a:	bf44      	itt	mi
 800796c:	2320      	movmi	r3, #32
 800796e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007972:	0713      	lsls	r3, r2, #28
 8007974:	bf44      	itt	mi
 8007976:	232b      	movmi	r3, #43	@ 0x2b
 8007978:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800797c:	f89a 3000 	ldrb.w	r3, [sl]
 8007980:	2b2a      	cmp	r3, #42	@ 0x2a
 8007982:	d015      	beq.n	80079b0 <_vfiprintf_r+0x120>
 8007984:	4654      	mov	r4, sl
 8007986:	2000      	movs	r0, #0
 8007988:	f04f 0c0a 	mov.w	ip, #10
 800798c:	9a07      	ldr	r2, [sp, #28]
 800798e:	4621      	mov	r1, r4
 8007990:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007994:	3b30      	subs	r3, #48	@ 0x30
 8007996:	2b09      	cmp	r3, #9
 8007998:	d94b      	bls.n	8007a32 <_vfiprintf_r+0x1a2>
 800799a:	b1b0      	cbz	r0, 80079ca <_vfiprintf_r+0x13a>
 800799c:	9207      	str	r2, [sp, #28]
 800799e:	e014      	b.n	80079ca <_vfiprintf_r+0x13a>
 80079a0:	eba0 0308 	sub.w	r3, r0, r8
 80079a4:	fa09 f303 	lsl.w	r3, r9, r3
 80079a8:	4313      	orrs	r3, r2
 80079aa:	46a2      	mov	sl, r4
 80079ac:	9304      	str	r3, [sp, #16]
 80079ae:	e7d2      	b.n	8007956 <_vfiprintf_r+0xc6>
 80079b0:	9b03      	ldr	r3, [sp, #12]
 80079b2:	1d19      	adds	r1, r3, #4
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	9103      	str	r1, [sp, #12]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	bfbb      	ittet	lt
 80079bc:	425b      	neglt	r3, r3
 80079be:	f042 0202 	orrlt.w	r2, r2, #2
 80079c2:	9307      	strge	r3, [sp, #28]
 80079c4:	9307      	strlt	r3, [sp, #28]
 80079c6:	bfb8      	it	lt
 80079c8:	9204      	strlt	r2, [sp, #16]
 80079ca:	7823      	ldrb	r3, [r4, #0]
 80079cc:	2b2e      	cmp	r3, #46	@ 0x2e
 80079ce:	d10a      	bne.n	80079e6 <_vfiprintf_r+0x156>
 80079d0:	7863      	ldrb	r3, [r4, #1]
 80079d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80079d4:	d132      	bne.n	8007a3c <_vfiprintf_r+0x1ac>
 80079d6:	9b03      	ldr	r3, [sp, #12]
 80079d8:	3402      	adds	r4, #2
 80079da:	1d1a      	adds	r2, r3, #4
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	9203      	str	r2, [sp, #12]
 80079e0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80079e4:	9305      	str	r3, [sp, #20]
 80079e6:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007ab0 <_vfiprintf_r+0x220>
 80079ea:	2203      	movs	r2, #3
 80079ec:	4650      	mov	r0, sl
 80079ee:	7821      	ldrb	r1, [r4, #0]
 80079f0:	f7fe fc33 	bl	800625a <memchr>
 80079f4:	b138      	cbz	r0, 8007a06 <_vfiprintf_r+0x176>
 80079f6:	2240      	movs	r2, #64	@ 0x40
 80079f8:	9b04      	ldr	r3, [sp, #16]
 80079fa:	eba0 000a 	sub.w	r0, r0, sl
 80079fe:	4082      	lsls	r2, r0
 8007a00:	4313      	orrs	r3, r2
 8007a02:	3401      	adds	r4, #1
 8007a04:	9304      	str	r3, [sp, #16]
 8007a06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a0a:	2206      	movs	r2, #6
 8007a0c:	4829      	ldr	r0, [pc, #164]	@ (8007ab4 <_vfiprintf_r+0x224>)
 8007a0e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007a12:	f7fe fc22 	bl	800625a <memchr>
 8007a16:	2800      	cmp	r0, #0
 8007a18:	d03f      	beq.n	8007a9a <_vfiprintf_r+0x20a>
 8007a1a:	4b27      	ldr	r3, [pc, #156]	@ (8007ab8 <_vfiprintf_r+0x228>)
 8007a1c:	bb1b      	cbnz	r3, 8007a66 <_vfiprintf_r+0x1d6>
 8007a1e:	9b03      	ldr	r3, [sp, #12]
 8007a20:	3307      	adds	r3, #7
 8007a22:	f023 0307 	bic.w	r3, r3, #7
 8007a26:	3308      	adds	r3, #8
 8007a28:	9303      	str	r3, [sp, #12]
 8007a2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a2c:	443b      	add	r3, r7
 8007a2e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a30:	e76a      	b.n	8007908 <_vfiprintf_r+0x78>
 8007a32:	460c      	mov	r4, r1
 8007a34:	2001      	movs	r0, #1
 8007a36:	fb0c 3202 	mla	r2, ip, r2, r3
 8007a3a:	e7a8      	b.n	800798e <_vfiprintf_r+0xfe>
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	f04f 0c0a 	mov.w	ip, #10
 8007a42:	4619      	mov	r1, r3
 8007a44:	3401      	adds	r4, #1
 8007a46:	9305      	str	r3, [sp, #20]
 8007a48:	4620      	mov	r0, r4
 8007a4a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a4e:	3a30      	subs	r2, #48	@ 0x30
 8007a50:	2a09      	cmp	r2, #9
 8007a52:	d903      	bls.n	8007a5c <_vfiprintf_r+0x1cc>
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d0c6      	beq.n	80079e6 <_vfiprintf_r+0x156>
 8007a58:	9105      	str	r1, [sp, #20]
 8007a5a:	e7c4      	b.n	80079e6 <_vfiprintf_r+0x156>
 8007a5c:	4604      	mov	r4, r0
 8007a5e:	2301      	movs	r3, #1
 8007a60:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a64:	e7f0      	b.n	8007a48 <_vfiprintf_r+0x1b8>
 8007a66:	ab03      	add	r3, sp, #12
 8007a68:	9300      	str	r3, [sp, #0]
 8007a6a:	462a      	mov	r2, r5
 8007a6c:	4630      	mov	r0, r6
 8007a6e:	4b13      	ldr	r3, [pc, #76]	@ (8007abc <_vfiprintf_r+0x22c>)
 8007a70:	a904      	add	r1, sp, #16
 8007a72:	f7fd fdad 	bl	80055d0 <_printf_float>
 8007a76:	4607      	mov	r7, r0
 8007a78:	1c78      	adds	r0, r7, #1
 8007a7a:	d1d6      	bne.n	8007a2a <_vfiprintf_r+0x19a>
 8007a7c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007a7e:	07d9      	lsls	r1, r3, #31
 8007a80:	d405      	bmi.n	8007a8e <_vfiprintf_r+0x1fe>
 8007a82:	89ab      	ldrh	r3, [r5, #12]
 8007a84:	059a      	lsls	r2, r3, #22
 8007a86:	d402      	bmi.n	8007a8e <_vfiprintf_r+0x1fe>
 8007a88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007a8a:	f7fe fbe5 	bl	8006258 <__retarget_lock_release_recursive>
 8007a8e:	89ab      	ldrh	r3, [r5, #12]
 8007a90:	065b      	lsls	r3, r3, #25
 8007a92:	f53f af1f 	bmi.w	80078d4 <_vfiprintf_r+0x44>
 8007a96:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007a98:	e71e      	b.n	80078d8 <_vfiprintf_r+0x48>
 8007a9a:	ab03      	add	r3, sp, #12
 8007a9c:	9300      	str	r3, [sp, #0]
 8007a9e:	462a      	mov	r2, r5
 8007aa0:	4630      	mov	r0, r6
 8007aa2:	4b06      	ldr	r3, [pc, #24]	@ (8007abc <_vfiprintf_r+0x22c>)
 8007aa4:	a904      	add	r1, sp, #16
 8007aa6:	f7fe f831 	bl	8005b0c <_printf_i>
 8007aaa:	e7e4      	b.n	8007a76 <_vfiprintf_r+0x1e6>
 8007aac:	08008104 	.word	0x08008104
 8007ab0:	0800810a 	.word	0x0800810a
 8007ab4:	0800810e 	.word	0x0800810e
 8007ab8:	080055d1 	.word	0x080055d1
 8007abc:	0800786b 	.word	0x0800786b

08007ac0 <__sflush_r>:
 8007ac0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ac6:	0716      	lsls	r6, r2, #28
 8007ac8:	4605      	mov	r5, r0
 8007aca:	460c      	mov	r4, r1
 8007acc:	d454      	bmi.n	8007b78 <__sflush_r+0xb8>
 8007ace:	684b      	ldr	r3, [r1, #4]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	dc02      	bgt.n	8007ada <__sflush_r+0x1a>
 8007ad4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	dd48      	ble.n	8007b6c <__sflush_r+0xac>
 8007ada:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007adc:	2e00      	cmp	r6, #0
 8007ade:	d045      	beq.n	8007b6c <__sflush_r+0xac>
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007ae6:	682f      	ldr	r7, [r5, #0]
 8007ae8:	6a21      	ldr	r1, [r4, #32]
 8007aea:	602b      	str	r3, [r5, #0]
 8007aec:	d030      	beq.n	8007b50 <__sflush_r+0x90>
 8007aee:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007af0:	89a3      	ldrh	r3, [r4, #12]
 8007af2:	0759      	lsls	r1, r3, #29
 8007af4:	d505      	bpl.n	8007b02 <__sflush_r+0x42>
 8007af6:	6863      	ldr	r3, [r4, #4]
 8007af8:	1ad2      	subs	r2, r2, r3
 8007afa:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007afc:	b10b      	cbz	r3, 8007b02 <__sflush_r+0x42>
 8007afe:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007b00:	1ad2      	subs	r2, r2, r3
 8007b02:	2300      	movs	r3, #0
 8007b04:	4628      	mov	r0, r5
 8007b06:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b08:	6a21      	ldr	r1, [r4, #32]
 8007b0a:	47b0      	blx	r6
 8007b0c:	1c43      	adds	r3, r0, #1
 8007b0e:	89a3      	ldrh	r3, [r4, #12]
 8007b10:	d106      	bne.n	8007b20 <__sflush_r+0x60>
 8007b12:	6829      	ldr	r1, [r5, #0]
 8007b14:	291d      	cmp	r1, #29
 8007b16:	d82b      	bhi.n	8007b70 <__sflush_r+0xb0>
 8007b18:	4a28      	ldr	r2, [pc, #160]	@ (8007bbc <__sflush_r+0xfc>)
 8007b1a:	40ca      	lsrs	r2, r1
 8007b1c:	07d6      	lsls	r6, r2, #31
 8007b1e:	d527      	bpl.n	8007b70 <__sflush_r+0xb0>
 8007b20:	2200      	movs	r2, #0
 8007b22:	6062      	str	r2, [r4, #4]
 8007b24:	6922      	ldr	r2, [r4, #16]
 8007b26:	04d9      	lsls	r1, r3, #19
 8007b28:	6022      	str	r2, [r4, #0]
 8007b2a:	d504      	bpl.n	8007b36 <__sflush_r+0x76>
 8007b2c:	1c42      	adds	r2, r0, #1
 8007b2e:	d101      	bne.n	8007b34 <__sflush_r+0x74>
 8007b30:	682b      	ldr	r3, [r5, #0]
 8007b32:	b903      	cbnz	r3, 8007b36 <__sflush_r+0x76>
 8007b34:	6560      	str	r0, [r4, #84]	@ 0x54
 8007b36:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b38:	602f      	str	r7, [r5, #0]
 8007b3a:	b1b9      	cbz	r1, 8007b6c <__sflush_r+0xac>
 8007b3c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007b40:	4299      	cmp	r1, r3
 8007b42:	d002      	beq.n	8007b4a <__sflush_r+0x8a>
 8007b44:	4628      	mov	r0, r5
 8007b46:	f7ff fa03 	bl	8006f50 <_free_r>
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	6363      	str	r3, [r4, #52]	@ 0x34
 8007b4e:	e00d      	b.n	8007b6c <__sflush_r+0xac>
 8007b50:	2301      	movs	r3, #1
 8007b52:	4628      	mov	r0, r5
 8007b54:	47b0      	blx	r6
 8007b56:	4602      	mov	r2, r0
 8007b58:	1c50      	adds	r0, r2, #1
 8007b5a:	d1c9      	bne.n	8007af0 <__sflush_r+0x30>
 8007b5c:	682b      	ldr	r3, [r5, #0]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d0c6      	beq.n	8007af0 <__sflush_r+0x30>
 8007b62:	2b1d      	cmp	r3, #29
 8007b64:	d001      	beq.n	8007b6a <__sflush_r+0xaa>
 8007b66:	2b16      	cmp	r3, #22
 8007b68:	d11d      	bne.n	8007ba6 <__sflush_r+0xe6>
 8007b6a:	602f      	str	r7, [r5, #0]
 8007b6c:	2000      	movs	r0, #0
 8007b6e:	e021      	b.n	8007bb4 <__sflush_r+0xf4>
 8007b70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b74:	b21b      	sxth	r3, r3
 8007b76:	e01a      	b.n	8007bae <__sflush_r+0xee>
 8007b78:	690f      	ldr	r7, [r1, #16]
 8007b7a:	2f00      	cmp	r7, #0
 8007b7c:	d0f6      	beq.n	8007b6c <__sflush_r+0xac>
 8007b7e:	0793      	lsls	r3, r2, #30
 8007b80:	bf18      	it	ne
 8007b82:	2300      	movne	r3, #0
 8007b84:	680e      	ldr	r6, [r1, #0]
 8007b86:	bf08      	it	eq
 8007b88:	694b      	ldreq	r3, [r1, #20]
 8007b8a:	1bf6      	subs	r6, r6, r7
 8007b8c:	600f      	str	r7, [r1, #0]
 8007b8e:	608b      	str	r3, [r1, #8]
 8007b90:	2e00      	cmp	r6, #0
 8007b92:	ddeb      	ble.n	8007b6c <__sflush_r+0xac>
 8007b94:	4633      	mov	r3, r6
 8007b96:	463a      	mov	r2, r7
 8007b98:	4628      	mov	r0, r5
 8007b9a:	6a21      	ldr	r1, [r4, #32]
 8007b9c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007ba0:	47e0      	blx	ip
 8007ba2:	2800      	cmp	r0, #0
 8007ba4:	dc07      	bgt.n	8007bb6 <__sflush_r+0xf6>
 8007ba6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007baa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bae:	f04f 30ff 	mov.w	r0, #4294967295
 8007bb2:	81a3      	strh	r3, [r4, #12]
 8007bb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007bb6:	4407      	add	r7, r0
 8007bb8:	1a36      	subs	r6, r6, r0
 8007bba:	e7e9      	b.n	8007b90 <__sflush_r+0xd0>
 8007bbc:	20400001 	.word	0x20400001

08007bc0 <_fflush_r>:
 8007bc0:	b538      	push	{r3, r4, r5, lr}
 8007bc2:	690b      	ldr	r3, [r1, #16]
 8007bc4:	4605      	mov	r5, r0
 8007bc6:	460c      	mov	r4, r1
 8007bc8:	b913      	cbnz	r3, 8007bd0 <_fflush_r+0x10>
 8007bca:	2500      	movs	r5, #0
 8007bcc:	4628      	mov	r0, r5
 8007bce:	bd38      	pop	{r3, r4, r5, pc}
 8007bd0:	b118      	cbz	r0, 8007bda <_fflush_r+0x1a>
 8007bd2:	6a03      	ldr	r3, [r0, #32]
 8007bd4:	b90b      	cbnz	r3, 8007bda <_fflush_r+0x1a>
 8007bd6:	f7fe f943 	bl	8005e60 <__sinit>
 8007bda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d0f3      	beq.n	8007bca <_fflush_r+0xa>
 8007be2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007be4:	07d0      	lsls	r0, r2, #31
 8007be6:	d404      	bmi.n	8007bf2 <_fflush_r+0x32>
 8007be8:	0599      	lsls	r1, r3, #22
 8007bea:	d402      	bmi.n	8007bf2 <_fflush_r+0x32>
 8007bec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007bee:	f7fe fb32 	bl	8006256 <__retarget_lock_acquire_recursive>
 8007bf2:	4628      	mov	r0, r5
 8007bf4:	4621      	mov	r1, r4
 8007bf6:	f7ff ff63 	bl	8007ac0 <__sflush_r>
 8007bfa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007bfc:	4605      	mov	r5, r0
 8007bfe:	07da      	lsls	r2, r3, #31
 8007c00:	d4e4      	bmi.n	8007bcc <_fflush_r+0xc>
 8007c02:	89a3      	ldrh	r3, [r4, #12]
 8007c04:	059b      	lsls	r3, r3, #22
 8007c06:	d4e1      	bmi.n	8007bcc <_fflush_r+0xc>
 8007c08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c0a:	f7fe fb25 	bl	8006258 <__retarget_lock_release_recursive>
 8007c0e:	e7dd      	b.n	8007bcc <_fflush_r+0xc>

08007c10 <__swhatbuf_r>:
 8007c10:	b570      	push	{r4, r5, r6, lr}
 8007c12:	460c      	mov	r4, r1
 8007c14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c18:	4615      	mov	r5, r2
 8007c1a:	2900      	cmp	r1, #0
 8007c1c:	461e      	mov	r6, r3
 8007c1e:	b096      	sub	sp, #88	@ 0x58
 8007c20:	da0c      	bge.n	8007c3c <__swhatbuf_r+0x2c>
 8007c22:	89a3      	ldrh	r3, [r4, #12]
 8007c24:	2100      	movs	r1, #0
 8007c26:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007c2a:	bf14      	ite	ne
 8007c2c:	2340      	movne	r3, #64	@ 0x40
 8007c2e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007c32:	2000      	movs	r0, #0
 8007c34:	6031      	str	r1, [r6, #0]
 8007c36:	602b      	str	r3, [r5, #0]
 8007c38:	b016      	add	sp, #88	@ 0x58
 8007c3a:	bd70      	pop	{r4, r5, r6, pc}
 8007c3c:	466a      	mov	r2, sp
 8007c3e:	f000 f849 	bl	8007cd4 <_fstat_r>
 8007c42:	2800      	cmp	r0, #0
 8007c44:	dbed      	blt.n	8007c22 <__swhatbuf_r+0x12>
 8007c46:	9901      	ldr	r1, [sp, #4]
 8007c48:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007c4c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007c50:	4259      	negs	r1, r3
 8007c52:	4159      	adcs	r1, r3
 8007c54:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007c58:	e7eb      	b.n	8007c32 <__swhatbuf_r+0x22>

08007c5a <__smakebuf_r>:
 8007c5a:	898b      	ldrh	r3, [r1, #12]
 8007c5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c5e:	079d      	lsls	r5, r3, #30
 8007c60:	4606      	mov	r6, r0
 8007c62:	460c      	mov	r4, r1
 8007c64:	d507      	bpl.n	8007c76 <__smakebuf_r+0x1c>
 8007c66:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007c6a:	6023      	str	r3, [r4, #0]
 8007c6c:	6123      	str	r3, [r4, #16]
 8007c6e:	2301      	movs	r3, #1
 8007c70:	6163      	str	r3, [r4, #20]
 8007c72:	b003      	add	sp, #12
 8007c74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c76:	466a      	mov	r2, sp
 8007c78:	ab01      	add	r3, sp, #4
 8007c7a:	f7ff ffc9 	bl	8007c10 <__swhatbuf_r>
 8007c7e:	9f00      	ldr	r7, [sp, #0]
 8007c80:	4605      	mov	r5, r0
 8007c82:	4639      	mov	r1, r7
 8007c84:	4630      	mov	r0, r6
 8007c86:	f7ff f9d5 	bl	8007034 <_malloc_r>
 8007c8a:	b948      	cbnz	r0, 8007ca0 <__smakebuf_r+0x46>
 8007c8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c90:	059a      	lsls	r2, r3, #22
 8007c92:	d4ee      	bmi.n	8007c72 <__smakebuf_r+0x18>
 8007c94:	f023 0303 	bic.w	r3, r3, #3
 8007c98:	f043 0302 	orr.w	r3, r3, #2
 8007c9c:	81a3      	strh	r3, [r4, #12]
 8007c9e:	e7e2      	b.n	8007c66 <__smakebuf_r+0xc>
 8007ca0:	89a3      	ldrh	r3, [r4, #12]
 8007ca2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007ca6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007caa:	81a3      	strh	r3, [r4, #12]
 8007cac:	9b01      	ldr	r3, [sp, #4]
 8007cae:	6020      	str	r0, [r4, #0]
 8007cb0:	b15b      	cbz	r3, 8007cca <__smakebuf_r+0x70>
 8007cb2:	4630      	mov	r0, r6
 8007cb4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007cb8:	f000 f81e 	bl	8007cf8 <_isatty_r>
 8007cbc:	b128      	cbz	r0, 8007cca <__smakebuf_r+0x70>
 8007cbe:	89a3      	ldrh	r3, [r4, #12]
 8007cc0:	f023 0303 	bic.w	r3, r3, #3
 8007cc4:	f043 0301 	orr.w	r3, r3, #1
 8007cc8:	81a3      	strh	r3, [r4, #12]
 8007cca:	89a3      	ldrh	r3, [r4, #12]
 8007ccc:	431d      	orrs	r5, r3
 8007cce:	81a5      	strh	r5, [r4, #12]
 8007cd0:	e7cf      	b.n	8007c72 <__smakebuf_r+0x18>
	...

08007cd4 <_fstat_r>:
 8007cd4:	b538      	push	{r3, r4, r5, lr}
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	4d06      	ldr	r5, [pc, #24]	@ (8007cf4 <_fstat_r+0x20>)
 8007cda:	4604      	mov	r4, r0
 8007cdc:	4608      	mov	r0, r1
 8007cde:	4611      	mov	r1, r2
 8007ce0:	602b      	str	r3, [r5, #0]
 8007ce2:	f7fa fe91 	bl	8002a08 <_fstat>
 8007ce6:	1c43      	adds	r3, r0, #1
 8007ce8:	d102      	bne.n	8007cf0 <_fstat_r+0x1c>
 8007cea:	682b      	ldr	r3, [r5, #0]
 8007cec:	b103      	cbz	r3, 8007cf0 <_fstat_r+0x1c>
 8007cee:	6023      	str	r3, [r4, #0]
 8007cf0:	bd38      	pop	{r3, r4, r5, pc}
 8007cf2:	bf00      	nop
 8007cf4:	20000e1c 	.word	0x20000e1c

08007cf8 <_isatty_r>:
 8007cf8:	b538      	push	{r3, r4, r5, lr}
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	4d05      	ldr	r5, [pc, #20]	@ (8007d14 <_isatty_r+0x1c>)
 8007cfe:	4604      	mov	r4, r0
 8007d00:	4608      	mov	r0, r1
 8007d02:	602b      	str	r3, [r5, #0]
 8007d04:	f7fa fe8f 	bl	8002a26 <_isatty>
 8007d08:	1c43      	adds	r3, r0, #1
 8007d0a:	d102      	bne.n	8007d12 <_isatty_r+0x1a>
 8007d0c:	682b      	ldr	r3, [r5, #0]
 8007d0e:	b103      	cbz	r3, 8007d12 <_isatty_r+0x1a>
 8007d10:	6023      	str	r3, [r4, #0]
 8007d12:	bd38      	pop	{r3, r4, r5, pc}
 8007d14:	20000e1c 	.word	0x20000e1c

08007d18 <_sbrk_r>:
 8007d18:	b538      	push	{r3, r4, r5, lr}
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	4d05      	ldr	r5, [pc, #20]	@ (8007d34 <_sbrk_r+0x1c>)
 8007d1e:	4604      	mov	r4, r0
 8007d20:	4608      	mov	r0, r1
 8007d22:	602b      	str	r3, [r5, #0]
 8007d24:	f7fa fe96 	bl	8002a54 <_sbrk>
 8007d28:	1c43      	adds	r3, r0, #1
 8007d2a:	d102      	bne.n	8007d32 <_sbrk_r+0x1a>
 8007d2c:	682b      	ldr	r3, [r5, #0]
 8007d2e:	b103      	cbz	r3, 8007d32 <_sbrk_r+0x1a>
 8007d30:	6023      	str	r3, [r4, #0]
 8007d32:	bd38      	pop	{r3, r4, r5, pc}
 8007d34:	20000e1c 	.word	0x20000e1c

08007d38 <__assert_func>:
 8007d38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007d3a:	4614      	mov	r4, r2
 8007d3c:	461a      	mov	r2, r3
 8007d3e:	4b09      	ldr	r3, [pc, #36]	@ (8007d64 <__assert_func+0x2c>)
 8007d40:	4605      	mov	r5, r0
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	68d8      	ldr	r0, [r3, #12]
 8007d46:	b14c      	cbz	r4, 8007d5c <__assert_func+0x24>
 8007d48:	4b07      	ldr	r3, [pc, #28]	@ (8007d68 <__assert_func+0x30>)
 8007d4a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007d4e:	9100      	str	r1, [sp, #0]
 8007d50:	462b      	mov	r3, r5
 8007d52:	4906      	ldr	r1, [pc, #24]	@ (8007d6c <__assert_func+0x34>)
 8007d54:	f000 f842 	bl	8007ddc <fiprintf>
 8007d58:	f000 f852 	bl	8007e00 <abort>
 8007d5c:	4b04      	ldr	r3, [pc, #16]	@ (8007d70 <__assert_func+0x38>)
 8007d5e:	461c      	mov	r4, r3
 8007d60:	e7f3      	b.n	8007d4a <__assert_func+0x12>
 8007d62:	bf00      	nop
 8007d64:	2000007c 	.word	0x2000007c
 8007d68:	0800811f 	.word	0x0800811f
 8007d6c:	0800812c 	.word	0x0800812c
 8007d70:	0800815a 	.word	0x0800815a

08007d74 <_calloc_r>:
 8007d74:	b570      	push	{r4, r5, r6, lr}
 8007d76:	fba1 5402 	umull	r5, r4, r1, r2
 8007d7a:	b934      	cbnz	r4, 8007d8a <_calloc_r+0x16>
 8007d7c:	4629      	mov	r1, r5
 8007d7e:	f7ff f959 	bl	8007034 <_malloc_r>
 8007d82:	4606      	mov	r6, r0
 8007d84:	b928      	cbnz	r0, 8007d92 <_calloc_r+0x1e>
 8007d86:	4630      	mov	r0, r6
 8007d88:	bd70      	pop	{r4, r5, r6, pc}
 8007d8a:	220c      	movs	r2, #12
 8007d8c:	2600      	movs	r6, #0
 8007d8e:	6002      	str	r2, [r0, #0]
 8007d90:	e7f9      	b.n	8007d86 <_calloc_r+0x12>
 8007d92:	462a      	mov	r2, r5
 8007d94:	4621      	mov	r1, r4
 8007d96:	f7fe f9e1 	bl	800615c <memset>
 8007d9a:	e7f4      	b.n	8007d86 <_calloc_r+0x12>

08007d9c <__ascii_mbtowc>:
 8007d9c:	b082      	sub	sp, #8
 8007d9e:	b901      	cbnz	r1, 8007da2 <__ascii_mbtowc+0x6>
 8007da0:	a901      	add	r1, sp, #4
 8007da2:	b142      	cbz	r2, 8007db6 <__ascii_mbtowc+0x1a>
 8007da4:	b14b      	cbz	r3, 8007dba <__ascii_mbtowc+0x1e>
 8007da6:	7813      	ldrb	r3, [r2, #0]
 8007da8:	600b      	str	r3, [r1, #0]
 8007daa:	7812      	ldrb	r2, [r2, #0]
 8007dac:	1e10      	subs	r0, r2, #0
 8007dae:	bf18      	it	ne
 8007db0:	2001      	movne	r0, #1
 8007db2:	b002      	add	sp, #8
 8007db4:	4770      	bx	lr
 8007db6:	4610      	mov	r0, r2
 8007db8:	e7fb      	b.n	8007db2 <__ascii_mbtowc+0x16>
 8007dba:	f06f 0001 	mvn.w	r0, #1
 8007dbe:	e7f8      	b.n	8007db2 <__ascii_mbtowc+0x16>

08007dc0 <__ascii_wctomb>:
 8007dc0:	4603      	mov	r3, r0
 8007dc2:	4608      	mov	r0, r1
 8007dc4:	b141      	cbz	r1, 8007dd8 <__ascii_wctomb+0x18>
 8007dc6:	2aff      	cmp	r2, #255	@ 0xff
 8007dc8:	d904      	bls.n	8007dd4 <__ascii_wctomb+0x14>
 8007dca:	228a      	movs	r2, #138	@ 0x8a
 8007dcc:	f04f 30ff 	mov.w	r0, #4294967295
 8007dd0:	601a      	str	r2, [r3, #0]
 8007dd2:	4770      	bx	lr
 8007dd4:	2001      	movs	r0, #1
 8007dd6:	700a      	strb	r2, [r1, #0]
 8007dd8:	4770      	bx	lr
	...

08007ddc <fiprintf>:
 8007ddc:	b40e      	push	{r1, r2, r3}
 8007dde:	b503      	push	{r0, r1, lr}
 8007de0:	4601      	mov	r1, r0
 8007de2:	ab03      	add	r3, sp, #12
 8007de4:	4805      	ldr	r0, [pc, #20]	@ (8007dfc <fiprintf+0x20>)
 8007de6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007dea:	6800      	ldr	r0, [r0, #0]
 8007dec:	9301      	str	r3, [sp, #4]
 8007dee:	f7ff fd4f 	bl	8007890 <_vfiprintf_r>
 8007df2:	b002      	add	sp, #8
 8007df4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007df8:	b003      	add	sp, #12
 8007dfa:	4770      	bx	lr
 8007dfc:	2000007c 	.word	0x2000007c

08007e00 <abort>:
 8007e00:	2006      	movs	r0, #6
 8007e02:	b508      	push	{r3, lr}
 8007e04:	f000 f82c 	bl	8007e60 <raise>
 8007e08:	2001      	movs	r0, #1
 8007e0a:	f7fa fdca 	bl	80029a2 <_exit>

08007e0e <_raise_r>:
 8007e0e:	291f      	cmp	r1, #31
 8007e10:	b538      	push	{r3, r4, r5, lr}
 8007e12:	4605      	mov	r5, r0
 8007e14:	460c      	mov	r4, r1
 8007e16:	d904      	bls.n	8007e22 <_raise_r+0x14>
 8007e18:	2316      	movs	r3, #22
 8007e1a:	6003      	str	r3, [r0, #0]
 8007e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8007e20:	bd38      	pop	{r3, r4, r5, pc}
 8007e22:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007e24:	b112      	cbz	r2, 8007e2c <_raise_r+0x1e>
 8007e26:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007e2a:	b94b      	cbnz	r3, 8007e40 <_raise_r+0x32>
 8007e2c:	4628      	mov	r0, r5
 8007e2e:	f000 f831 	bl	8007e94 <_getpid_r>
 8007e32:	4622      	mov	r2, r4
 8007e34:	4601      	mov	r1, r0
 8007e36:	4628      	mov	r0, r5
 8007e38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007e3c:	f000 b818 	b.w	8007e70 <_kill_r>
 8007e40:	2b01      	cmp	r3, #1
 8007e42:	d00a      	beq.n	8007e5a <_raise_r+0x4c>
 8007e44:	1c59      	adds	r1, r3, #1
 8007e46:	d103      	bne.n	8007e50 <_raise_r+0x42>
 8007e48:	2316      	movs	r3, #22
 8007e4a:	6003      	str	r3, [r0, #0]
 8007e4c:	2001      	movs	r0, #1
 8007e4e:	e7e7      	b.n	8007e20 <_raise_r+0x12>
 8007e50:	2100      	movs	r1, #0
 8007e52:	4620      	mov	r0, r4
 8007e54:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007e58:	4798      	blx	r3
 8007e5a:	2000      	movs	r0, #0
 8007e5c:	e7e0      	b.n	8007e20 <_raise_r+0x12>
	...

08007e60 <raise>:
 8007e60:	4b02      	ldr	r3, [pc, #8]	@ (8007e6c <raise+0xc>)
 8007e62:	4601      	mov	r1, r0
 8007e64:	6818      	ldr	r0, [r3, #0]
 8007e66:	f7ff bfd2 	b.w	8007e0e <_raise_r>
 8007e6a:	bf00      	nop
 8007e6c:	2000007c 	.word	0x2000007c

08007e70 <_kill_r>:
 8007e70:	b538      	push	{r3, r4, r5, lr}
 8007e72:	2300      	movs	r3, #0
 8007e74:	4d06      	ldr	r5, [pc, #24]	@ (8007e90 <_kill_r+0x20>)
 8007e76:	4604      	mov	r4, r0
 8007e78:	4608      	mov	r0, r1
 8007e7a:	4611      	mov	r1, r2
 8007e7c:	602b      	str	r3, [r5, #0]
 8007e7e:	f7fa fd80 	bl	8002982 <_kill>
 8007e82:	1c43      	adds	r3, r0, #1
 8007e84:	d102      	bne.n	8007e8c <_kill_r+0x1c>
 8007e86:	682b      	ldr	r3, [r5, #0]
 8007e88:	b103      	cbz	r3, 8007e8c <_kill_r+0x1c>
 8007e8a:	6023      	str	r3, [r4, #0]
 8007e8c:	bd38      	pop	{r3, r4, r5, pc}
 8007e8e:	bf00      	nop
 8007e90:	20000e1c 	.word	0x20000e1c

08007e94 <_getpid_r>:
 8007e94:	f7fa bd6e 	b.w	8002974 <_getpid>

08007e98 <_init>:
 8007e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e9a:	bf00      	nop
 8007e9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e9e:	bc08      	pop	{r3}
 8007ea0:	469e      	mov	lr, r3
 8007ea2:	4770      	bx	lr

08007ea4 <_fini>:
 8007ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ea6:	bf00      	nop
 8007ea8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007eaa:	bc08      	pop	{r3}
 8007eac:	469e      	mov	lr, r3
 8007eae:	4770      	bx	lr
