# Loading project tb
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# Compile of negedge_detector.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.tb
# vsim work.tb 
# Start time: 21:10:12 on Feb 18,2019
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
add wave -position insertpoint sim:/tb/RAM_DELAY_0/*
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# Compile of negedge_detector.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# Compile of negedge_detector.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# Compile of negedge_detector.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# Compile of negedge_detector.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# Compile of negedge_detector.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# Compile of negedge_detector.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# Compile of negedge_detector.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# Compile of negedge_detector.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
# WARNING: No extended dataflow license exists
# Compile of tb.v was successful.
# Compile of ram_delay.v failed with 2 errors.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# Compile of negedge_detector.v was successful.
# 4 compiles, 1 failed with 2 errors.
# Compile of tb.v was successful.
# Compile of ram_delay.v failed with 4 errors.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# Compile of negedge_detector.v was successful.
# 4 compiles, 1 failed with 4 errors.
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# Compile of negedge_detector.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# Compile of negedge_detector.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# Compile of negedge_detector.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# Compile of negedge_detector.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# Compile of negedge_detector.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# Compile of negedge_detector.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# Compile of negedge_detector.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# Compile of negedge_detector.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# Compile of negedge_detector.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
restart
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# Compile of negedge_detector.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# Compile of negedge_detector.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
restart
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# Compile of negedge_detector.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# Compile of negedge_detector.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
# Compile of tb.v was successful.
# Compile of ram_delay.v was successful.
# Compile of true_dual_port_ram_dual_clock.v was successful.
# Compile of negedge_detector.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.ram_delay
# Loading work.true_dual_port_ram_dual_clock
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
# End time: 22:46:12 on Feb 18,2019, Elapsed time: 1:36:00
# Errors: 0, Warnings: 1
