
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119045                       # Number of seconds simulated
sim_ticks                                119044915479                       # Number of ticks simulated
final_tick                               1176903736792                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  72712                       # Simulator instruction rate (inst/s)
host_op_rate                                    91836                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3922704                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892900                       # Number of bytes of host memory used
host_seconds                                 30347.66                       # Real time elapsed on the host
sim_insts                                  2206628715                       # Number of instructions simulated
sim_ops                                    2787002531                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1502592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1935360                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3440896                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1076864                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1076864                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        11739                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15120                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 26882                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8413                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8413                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10752                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12622059                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13978                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16257393                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                28904183                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10752                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13978                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              24730                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9045863                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9045863                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9045863                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10752                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12622059                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13978                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16257393                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               37950046                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142911064                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23173555                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19083776                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932871                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9378184                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8667496                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437642                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87656                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104477566                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128031291                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23173555                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11105138                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27190404                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6259512                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4798985                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12103858                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573427                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140761605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.108047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.549607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113571201     80.68%     80.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784452      1.98%     82.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2361886      1.68%     84.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2379419      1.69%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2270703      1.61%     87.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125042      0.80%     88.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778881      0.55%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977466      1.40%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13512555      9.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140761605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.162154                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.895881                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103308757                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6213266                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26842379                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109006                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4288188                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730923                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6463                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154438540                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51155                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4288188                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103824107                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3696021                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1363855                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26425646                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1163780                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152985737                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1773                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        399954                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       621844                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        15036                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214034875                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713090221                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713090221                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45775650                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33972                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17950                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3794488                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15188265                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7902657                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309919                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1689495                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149116465                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33971                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139179356                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       109621                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25158195                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57151632                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1927                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140761605                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.988759                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.585020                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83397824     59.25%     59.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23717335     16.85%     76.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11948076      8.49%     84.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7807067      5.55%     90.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6904291      4.90%     95.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2706179      1.92%     96.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3064802      2.18%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1120451      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95580      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140761605                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         977190     74.75%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157680     12.06%     86.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172423     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114948038     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2011337      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14358729     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7845230      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139179356                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.973888                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1307293                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009393                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420537231                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174309306                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135066654                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140486649                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       200084                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2976136                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1195                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          686                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160987                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          588                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4288188                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3027959                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       249899                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149150436                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1167329                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15188265                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7902657                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17949                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        199674                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13132                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          686                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148724                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1086088                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234812                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136804809                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14108004                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2374547                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21951820                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19290877                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843816                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.957272                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135072826                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135066654                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81504555                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221133352                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.945110                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368576                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26735744                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957868                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136473417                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.897039                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.712817                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87379863     64.03%     64.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22498828     16.49%     80.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10808781      7.92%     88.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817707      3.53%     91.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3766001      2.76%     94.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537040      1.13%     95.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1561255      1.14%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095865      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3008077      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136473417                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3008077                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282623000                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302603803                       # The number of ROB writes
system.switch_cpus0.timesIdled                  55687                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2149459                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.429111                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.429111                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.699736                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.699736                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618204921                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186372349                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145804034                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142911064                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23797651                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19284573                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2065893                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9595018                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9137874                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2544762                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91516                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103812672                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130998674                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23797651                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11682636                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28625902                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6711765                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2924462                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12117315                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1668594                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139962744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.143093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.557106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111336842     79.55%     79.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2691784      1.92%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2051292      1.47%     82.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5038645      3.60%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1138959      0.81%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1629113      1.16%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1227863      0.88%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          774377      0.55%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14073869     10.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139962744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166521                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.916645                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102605184                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4504211                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28184239                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       112365                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4556736                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4107527                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42975                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     158066377                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        81653                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4556736                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103473938                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1255427                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1792888                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27418376                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1465371                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156432408                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        16458                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        271015                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       610821                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       147067                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    219747544                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    728606065                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    728606065                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173351650                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46395894                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38492                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21699                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5046090                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15116130                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7366492                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       121224                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1638762                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153650880                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38478                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142665245                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       191294                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28147580                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     61034103                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4894                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139962744                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.019309                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.565822                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80231610     57.32%     57.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25088540     17.93%     75.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11719574      8.37%     83.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8607023      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7655099      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3037367      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3006707      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       465577      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       151247      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139962744                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         573253     68.50%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        118720     14.19%     82.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       144838     17.31%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119743029     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2143756      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16791      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13467672      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7293997      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142665245                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.998280                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             836811                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005866                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    426321339                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181837366                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139073386                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143502056                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       347454                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3707444                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1052                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       231455                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4556736                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         782078                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        92456                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153689358                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        53090                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15116130                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7366492                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21686                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         80792                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          428                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1124432                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1178208                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2302640                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140092575                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12940811                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2572670                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20233055                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19895376                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7292244                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.980278                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139256510                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139073386                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83412193                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        231135775                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.973146                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360880                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101555575                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124719837                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28970867                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33584                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2068814                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135406008                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.921081                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.693864                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84252525     62.22%     62.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23934005     17.68%     79.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10547599      7.79%     87.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5523621      4.08%     91.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4404659      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1583567      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1345989      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1004978      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2809065      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135406008                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101555575                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124719837                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18543723                       # Number of memory references committed
system.switch_cpus1.commit.loads             11408686                       # Number of loads committed
system.switch_cpus1.commit.membars              16792                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17919855                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112377029                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2539057                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2809065                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           286287647                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          311938372                       # The number of ROB writes
system.switch_cpus1.timesIdled                  69436                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2948320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101555575                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124719837                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101555575                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.407220                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.407220                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.710621                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.710621                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       631682914                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193708001                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147831339                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33584                       # number of misc regfile writes
system.l2.replacements                          26882                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1681453                       # Total number of references to valid blocks.
system.l2.sampled_refs                          59650                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.188650                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2205.032986                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.068462                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5188.918037                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.383063                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5330.963763                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          11707.751003                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8316.882686                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.067292                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000246                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.158353                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000317                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.162688                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.357292                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.253811                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        85303                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        59043                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  144346                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            49452                       # number of Writeback hits
system.l2.Writeback_hits::total                 49452                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        85303                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        59043                       # number of demand (read+write) hits
system.l2.demand_hits::total                   144346                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        85303                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        59043                       # number of overall hits
system.l2.overall_hits::total                  144346                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        11739                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15120                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 26882                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        11739                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15120                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26882                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        11739                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15120                       # number of overall misses
system.l2.overall_misses::total                 26882                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1694313                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2408937332                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2371211                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2953857090                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5366859946                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1694313                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2408937332                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2371211                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2953857090                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5366859946                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1694313                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2408937332                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2371211                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2953857090                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5366859946                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97042                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        74163                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              171228                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        49452                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             49452                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97042                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        74163                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               171228                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97042                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        74163                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              171228                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.120968                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.203875                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.156995                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.120968                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.203875                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.156995                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.120968                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.203875                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.156995                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 169431.300000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 205208.052815                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 182400.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 195360.918651                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 199645.113682                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 169431.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 205208.052815                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 182400.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 195360.918651                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 199645.113682                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 169431.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 205208.052815                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 182400.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 195360.918651                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 199645.113682                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8413                       # number of writebacks
system.l2.writebacks::total                      8413                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        11739                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15120                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            26882                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        11739                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             26882                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        11739                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            26882                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1112234                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1725270792                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1614181                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2072893622                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3800890829                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1112234                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1725270792                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1614181                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2072893622                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3800890829                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1112234                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1725270792                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1614181                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2072893622                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3800890829                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.120968                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.203875                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.156995                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.120968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.203875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.156995                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.120968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.203875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.156995                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111223.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146969.144902                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 124167.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 137096.139021                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 141391.668365                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 111223.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 146969.144902                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 124167.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 137096.139021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 141391.668365                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 111223.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 146969.144902                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 124167.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 137096.139021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 141391.668365                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.649622                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012111509                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840202.743636                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.649622                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015464                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.880849                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12103848                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12103848                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12103848                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12103848                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12103848                       # number of overall hits
system.cpu0.icache.overall_hits::total       12103848                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1882313                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1882313                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1882313                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1882313                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1882313                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1882313                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12103858                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12103858                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12103858                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12103858                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12103858                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12103858                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 188231.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 188231.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 188231.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 188231.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 188231.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 188231.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1777513                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1777513                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1777513                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1777513                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1777513                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1777513                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 177751.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 177751.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 177751.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 177751.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 177751.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 177751.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97042                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191225437                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97298                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1965.358353                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.507618                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.492382                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916045                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083955                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10960693                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10960693                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709445                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709445                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17455                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17455                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18670138                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18670138                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18670138                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18670138                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402498                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402498                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           80                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402578                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402578                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402578                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402578                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  37611745047                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  37611745047                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7896604                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7896604                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  37619641651                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  37619641651                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  37619641651                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  37619641651                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11363191                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11363191                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19072716                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19072716                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19072716                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19072716                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035421                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035421                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021108                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021108                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021108                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021108                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 93445.793636                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 93445.793636                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 98707.550000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 98707.550000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 93446.839249                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 93446.839249                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 93446.839249                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 93446.839249                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        26805                       # number of writebacks
system.cpu0.dcache.writebacks::total            26805                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       305456                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       305456                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       305536                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       305536                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       305536                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       305536                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97042                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97042                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97042                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97042                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97042                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97042                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8204757488                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8204757488                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8204757488                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8204757488                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8204757488                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8204757488                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008540                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008540                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005088                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005088                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005088                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005088                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84548.520105                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84548.520105                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 84548.520105                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84548.520105                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 84548.520105                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84548.520105                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996235                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017198053                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050802.526210                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996235                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12117298                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12117298                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12117298                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12117298                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12117298                       # number of overall hits
system.cpu1.icache.overall_hits::total       12117298                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3160025                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3160025                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3160025                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3160025                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3160025                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3160025                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12117315                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12117315                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12117315                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12117315                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12117315                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12117315                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 185883.823529                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 185883.823529                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 185883.823529                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 185883.823529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 185883.823529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 185883.823529                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2480374                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2480374                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2480374                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2480374                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2480374                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2480374                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       190798                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       190798                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       190798                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       190798                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       190798                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       190798                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 74163                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180619615                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 74419                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2427.063183                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.741108                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.258892                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901332                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098668                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9746437                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9746437                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7101454                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7101454                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21372                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21372                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16792                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16792                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16847891                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16847891                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16847891                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16847891                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       177780                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       177780                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       177780                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        177780                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       177780                       # number of overall misses
system.cpu1.dcache.overall_misses::total       177780                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19021431192                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19021431192                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19021431192                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19021431192                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19021431192                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19021431192                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9924217                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9924217                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7101454                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7101454                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21372                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21372                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16792                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16792                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17025671                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17025671                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17025671                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17025671                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017914                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017914                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010442                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010442                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010442                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010442                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 106994.213027                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 106994.213027                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 106994.213027                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 106994.213027                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 106994.213027                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 106994.213027                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22647                       # number of writebacks
system.cpu1.dcache.writebacks::total            22647                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       103617                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       103617                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       103617                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       103617                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       103617                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       103617                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        74163                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        74163                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        74163                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        74163                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        74163                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        74163                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6954116817                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6954116817                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6954116817                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6954116817                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6954116817                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6954116817                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007473                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007473                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004356                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004356                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004356                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004356                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93768.008535                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93768.008535                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 93768.008535                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93768.008535                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 93768.008535                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93768.008535                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
