// Seed: 931597442
module module_0 (
    output tri id_0,
    output tri id_1
);
  assign id_1 = id_3;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    input tri id_2,
    output wor id_3,
    output wor id_4,
    output supply1 id_5,
    output tri0 id_6,
    input wor id_7,
    input tri1 id_8,
    input tri0 id_9,
    output uwire id_10,
    output tri1 id_11,
    input wand id_12,
    output supply1 id_13,
    input tri1 id_14
);
  wire id_16;
  module_0(
      id_6, id_10
  );
  assign id_4 = id_7;
  assign id_3 = id_9 ? 1 : ~id_2;
endmodule
