Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Wed Jan 20 16:55:20 2021
| Host             : ashel-0608 running 64-bit major release  (build 9200)
| Command          : report_power -file izhikevichtestfixed1_power_routed.rpt -pb izhikevichtestfixed1_power_summary_routed.pb -rpx izhikevichtestfixed1_power_routed.rpx
| Design           : izhikevichtestfixed1
| Device           : xc7k325tfbg676-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.334        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.175        |
| Device Static (W)        | 0.159        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 99.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.013 |        3 |       --- |             --- |
| Slice Logic             |     0.011 |     3394 |       --- |             --- |
|   LUT as Logic          |     0.005 |      452 |    203800 |            0.22 |
|   LUT as Shift Register |     0.003 |      192 |     64000 |            0.30 |
|   Register              |     0.002 |     2144 |    407600 |            0.53 |
|   CARRY4                |    <0.001 |      136 |     50950 |            0.27 |
|   Others                |     0.000 |      216 |       --- |             --- |
| Signals                 |     0.036 |     6710 |       --- |             --- |
| DSPs                    |     0.063 |       75 |       840 |            8.93 |
| I/O                     |     0.053 |      129 |       400 |           32.25 |
| Static Power            |     0.159 |          |           |                 |
| Total                   |     0.334 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.192 |       0.123 |      0.069 |
| Vccaux    |       1.800 |     0.033 |       0.004 |      0.028 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.026 |       0.025 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| izhikevichtestfixed1               |     0.175 |
|   izhikevichtestfixed1_struct      |     0.122 |
|     a_bv_u                         |     0.015 |
|       comp0.core_instance0         |     0.015 |
|     bv                             |     0.016 |
|       comp0.core_instance0         |     0.016 |
|     bv_u                           |     0.003 |
|       comp1.core_instance1         |     0.003 |
|     delay                          |     0.001 |
|       srl_delay.synth_reg_srl_inst |     0.001 |
|     delay1                         |     0.001 |
|       srl_delay.synth_reg_srl_inst |     0.001 |
|     delay3                         |     0.002 |
|       srl_delay.synth_reg_srl_inst |     0.002 |
|     delay4                         |     0.001 |
|       srl_delay.synth_reg_srl_inst |     0.001 |
|     delay5                         |     0.001 |
|       srl_delay.synth_reg_srl_inst |     0.001 |
|     delay7                         |     0.001 |
|       srl_delay.synth_reg_srl_inst |     0.001 |
|     u_a_bv_u                       |     0.002 |
|       comp0.core_instance0         |     0.001 |
|     u_d                            |     0.002 |
|     u_mux                          |     0.003 |
|     v_0_04v2_5v_u_j_140            |     0.003 |
|       comp0.core_instance0         |     0.002 |
|       latency_test.extra_reg       |     0.002 |
|     v_2                            |     0.016 |
|       comp0.core_instance0         |     0.016 |
|     v_2_0_04                       |     0.015 |
|       comp0.core_instance0         |     0.015 |
|     v_mux                          |     0.016 |
|     x0_04v2_5v_u_j_140             |     0.002 |
|       comp0.core_instance0         |     0.001 |
|     x0_04v_2_5v                    |     0.002 |
|       comp0.core_instance0         |     0.002 |
|     x0_04v_2_5v_u                  |     0.002 |
|       comp1.core_instance1         |     0.002 |
|     x5v                            |     0.013 |
|       comp0.core_instance0         |     0.013 |
+------------------------------------+-----------+


