Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/maken/Documents/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f9c03055baa34c8ea9d646bce095b10d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_lab9_behav xil_defaultlib.top_lab9 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register(N=8)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.top_lab9
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_lab9_behav
