Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Thu Apr 28 19:18:03 2022
| Host         : ajit4-ProLiant-ML10 running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_methodology -file axi_10g_ethernet_0_example_design_methodology_drc_routed.rpt -rpx axi_10g_ethernet_0_example_design_methodology_drc_routed.rpx
| Design       : axi_10g_ethernet_0_example_design
| Device       : xc7vx690tffg1761-2
| Speed File   : -2
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 12
+----------+----------+-------------------------------------------------+------------+
| Rule     | Severity | Description                                     | Violations |
+----------+----------+-------------------------------------------------+------------+
| PDRC-190 | Warning  | Suboptimally placed synchronized register chain | 9          |
| SYNTH-6  | Warning  | Timing of a block RAM might be sub-optimal      | 3          |
+----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDPE cell fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/sync_rx_rst/reset_async4_reg in site SLICE_X180Y461 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/sync_rx_rst/reset_sync0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDPE cell fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/sync_tx_rst/reset_async4_reg in site SLICE_X184Y453 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/sync_tx_rst/reset_sync0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDPE cell fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset_async4_reg in site SLICE_X193Y448 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/rd_reset_gen/reset_sync0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDPE cell fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/wr_reset_gen/reset_async4_reg in site SLICE_X178Y448 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/wr_reset_gen/reset_sync0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDPE cell fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset_async4_reg in site SLICE_X172Y461 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/rd_reset_gen/reset_sync0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDPE cell fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_async4_reg in site SLICE_X178Y459 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/wr_reset_gen/reset_sync0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/sync_rx_rst/reset_sync0_reg in site SLICE_X180Y462 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/sync_rx_rst/reset_sync1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/sync_tx_rst/reset_sync0_reg in site SLICE_X184Y454 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell fifo_block_i/ethernet_core_i/inst/xmac/inst/bd_efdb_0_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell sync_pcs_loopback/sync1_r_reg[4] in site SLICE_X198Y477 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell fifo_block_i/ethernet_core_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_efdb_0_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1_reg is not placed in the same (SLICE) site.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance fifo_block_i/ethernet_mac_fifo_i/i_tx_fifo/fifo_ram_inst/ram_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance fifo_block_i/ethernet_mac_fifo_i/rx_fifo_inst/fifo_ram_inst/ram_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>


