Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: vga_with_keyboard.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_with_keyboard.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_with_keyboard"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : vga_with_keyboard
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/Lab4_Hilborn_Kopp/keyboard.vhd" in Library work.
Architecture behavioral of Entity keyboard is up to date.
Compiling vhdl file "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/lab3_Hilborn_Kopp/clock_divider.vhd" in Library work.
Architecture behavioral of Entity clock_divider is up to date.
Compiling vhdl file "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/Lab4_Hilborn_Kopp/controlled_box.vhd" in Library work.
Architecture behavioral of Entity controlled_box is up to date.
Compiling vhdl file "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/Lab4_Hilborn_Kopp/decoded_keyboard.vhd.vhd" in Library work.
Architecture behavioral of Entity decoded_keyboard is up to date.
Compiling vhdl file "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/lab3_Hilborn_Kopp/sync_signal_generator.vhd" in Library work.
Architecture behavioral of Entity sync_signals_generator is up to date.
Compiling vhdl file "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/Lab4_Hilborn_Kopp/vga_with_keyboard.vhd" in Library work.
Entity <vga_with_keyboard> compiled.
Entity <vga_with_keyboard> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vga_with_keyboard> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clock_divider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <controlled_box> in library <work> (architecture <behavioral>) with generics.
	boxColor = "10101010"
	boxHeight = "010000"
	boxWidth = "001000"

Analyzing hierarchy for entity <decoded_keyboard> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sync_signals_generator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <keyboard> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <vga_with_keyboard> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/Lab4_Hilborn_Kopp/vga_with_keyboard.vhd" line 135: Unconnected output port 'sec_dig1' of component 'clock_divider'.
WARNING:Xst:753 - "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/Lab4_Hilborn_Kopp/vga_with_keyboard.vhd" line 135: Unconnected output port 'sec_dig2' of component 'clock_divider'.
WARNING:Xst:753 - "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/Lab4_Hilborn_Kopp/vga_with_keyboard.vhd" line 135: Unconnected output port 'min_dig1' of component 'clock_divider'.
WARNING:Xst:753 - "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/Lab4_Hilborn_Kopp/vga_with_keyboard.vhd" line 135: Unconnected output port 'min_dig2' of component 'clock_divider'.
WARNING:Xst:753 - "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/Lab4_Hilborn_Kopp/vga_with_keyboard.vhd" line 143: Unconnected output port 'red' of component 'controlled_box'.
WARNING:Xst:753 - "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/Lab4_Hilborn_Kopp/vga_with_keyboard.vhd" line 143: Unconnected output port 'blue' of component 'controlled_box'.
WARNING:Xst:753 - "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/Lab4_Hilborn_Kopp/vga_with_keyboard.vhd" line 143: Unconnected output port 'green' of component 'controlled_box'.
WARNING:Xst:753 - "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/Lab4_Hilborn_Kopp/vga_with_keyboard.vhd" line 143: Unconnected output port 'currentX' of component 'controlled_box'.
WARNING:Xst:753 - "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/Lab4_Hilborn_Kopp/vga_with_keyboard.vhd" line 143: Unconnected output port 'currentY' of component 'controlled_box'.
WARNING:Xst:753 - "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/Lab4_Hilborn_Kopp/vga_with_keyboard.vhd" line 154: Unconnected output port 'new_value_received' of component 'decoded_keyboard'.
Entity <vga_with_keyboard> analyzed. Unit <vga_with_keyboard> generated.

Analyzing Entity <clock_divider> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/lab3_Hilborn_Kopp/clock_divider.vhd" line 51: Unconnected output port 'value' of component 'downcounter'.
WARNING:Xst:2211 - "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/lab3_Hilborn_Kopp/clock_divider.vhd" line 51: Instantiating black box module <downcounter>.
    Set user-defined property "WIDTH =  15" for instance <kiloHzClock> in unit <clock_divider>.
    Set user-defined property "period =  9" for instance <kiloHzClock> in unit <clock_divider>.
WARNING:Xst:753 - "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/lab3_Hilborn_Kopp/clock_divider.vhd" line 64: Unconnected output port 'value' of component 'downcounter'.
WARNING:Xst:2211 - "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/lab3_Hilborn_Kopp/clock_divider.vhd" line 64: Instantiating black box module <downcounter>.
    Set user-defined property "WIDTH =  4" for instance <hundredHzClock> in unit <clock_divider>.
    Set user-defined property "period =  9" for instance <hundredHzClock> in unit <clock_divider>.
WARNING:Xst:753 - "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/lab3_Hilborn_Kopp/clock_divider.vhd" line 77: Unconnected output port 'value' of component 'downcounter'.
WARNING:Xst:2211 - "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/lab3_Hilborn_Kopp/clock_divider.vhd" line 77: Instantiating black box module <downcounter>.
    Set user-defined property "WIDTH =  7" for instance <tenHzClock> in unit <clock_divider>.
    Set user-defined property "period =  99" for instance <tenHzClock> in unit <clock_divider>.
WARNING:Xst:2211 - "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/lab3_Hilborn_Kopp/clock_divider.vhd" line 90: Instantiating black box module <downcounter>.
    Set user-defined property "WIDTH =  4" for instance <oneHzClock> in unit <clock_divider>.
    Set user-defined property "period =  9" for instance <oneHzClock> in unit <clock_divider>.
WARNING:Xst:2211 - "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/lab3_Hilborn_Kopp/clock_divider.vhd" line 103: Instantiating black box module <downcounter>.
    Set user-defined property "WIDTH =  4" for instance <deciHzClock> in unit <clock_divider>.
    Set user-defined property "period =  5" for instance <deciHzClock> in unit <clock_divider>.
WARNING:Xst:2211 - "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/lab3_Hilborn_Kopp/clock_divider.vhd" line 116: Instantiating black box module <downcounter>.
    Set user-defined property "WIDTH =  4" for instance <minHzClock> in unit <clock_divider>.
    Set user-defined property "period =  9" for instance <minHzClock> in unit <clock_divider>.
WARNING:Xst:753 - "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/lab3_Hilborn_Kopp/clock_divider.vhd" line 129: Unconnected output port 'zero' of component 'downcounter'.
WARNING:Xst:2211 - "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/lab3_Hilborn_Kopp/clock_divider.vhd" line 129: Instantiating black box module <downcounter>.
    Set user-defined property "WIDTH =  4" for instance <tenminHzClock> in unit <clock_divider>.
    Set user-defined property "period =  5" for instance <tenminHzClock> in unit <clock_divider>.
Entity <clock_divider> analyzed. Unit <clock_divider> generated.

Analyzing generic Entity <controlled_box> in library <work> (Architecture <behavioral>).
	boxColor = "10101010"
	boxHeight = "010000"
	boxWidth = "001000"
Entity <controlled_box> analyzed. Unit <controlled_box> generated.

Analyzing Entity <decoded_keyboard> in library <work> (Architecture <behavioral>).
Entity <decoded_keyboard> analyzed. Unit <decoded_keyboard> generated.

Analyzing Entity <keyboard> in library <work> (Architecture <behavioral>).
Entity <keyboard> analyzed. Unit <keyboard> generated.

Analyzing Entity <sync_signals_generator> in library <work> (Architecture <behavioral>).
Entity <sync_signals_generator> analyzed. Unit <sync_signals_generator> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <controlled_box>.
    Related source file is "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/Lab4_Hilborn_Kopp/controlled_box.vhd".
    Found 10-bit updown counter for signal <boxLocX>.
    Found 10-bit comparator greatequal for signal <boxLocX$cmp_ge0000> created at line 72.
    Found 10-bit comparator lessequal for signal <boxLocX$cmp_le0000> created at line 78.
    Found 10-bit updown counter for signal <boxLocY>.
    Found 10-bit comparator greatequal for signal <boxLocY$cmp_ge0000> created at line 88.
    Found 10-bit comparator lessequal for signal <boxLocY$cmp_le0000> created at line 83.
    Found 10-bit adder for signal <pixelColor$add0000> created at line 101.
    Found 10-bit adder for signal <pixelColor$add0001> created at line 101.
    Found 11-bit comparator greatequal for signal <pixelColor$cmp_ge0000> created at line 101.
    Found 11-bit comparator greatequal for signal <pixelColor$cmp_ge0001> created at line 101.
    Found 11-bit comparator less for signal <pixelColor$cmp_lt0000> created at line 101.
    Found 11-bit comparator less for signal <pixelColor$cmp_lt0001> created at line 101.
    Found 6-bit up counter for signal <redraw>.
    Summary:
	inferred   3 Counter(s).
	inferred   2 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <controlled_box> synthesized.


Synthesizing Unit <sync_signals_generator>.
    Related source file is "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/lab3_Hilborn_Kopp/sync_signal_generator.vhd".
    Found 11-bit up counter for signal <currentHPos>.
    Found 12-bit comparator greater for signal <currentHPos$cmp_gt0000> created at line 45.
    Found 11-bit up counter for signal <currentVPos>.
    Found 12-bit comparator greatequal for signal <currentVPos$cmp_ge0000> created at line 48.
    Found 12-bit comparator lessequal for signal <currentVPos$cmp_le0000> created at line 45.
    Found 12-bit comparator greatequal for signal <HorBlank$cmp_ge0000> created at line 62.
    Found 12-bit comparator less for signal <HorBlank$cmp_lt0000> created at line 62.
    Found 12-bit comparator less for signal <HorSync$cmp_lt0000> created at line 60.
    Found 11-bit subtractor for signal <scanlineX$addsub0000> created at line 64.
    Found 11-bit subtractor for signal <scanlineX$addsub0001> created at line 64.
    Found 11-bit subtractor for signal <scanlineY$addsub0000> created at line 69.
    Found 11-bit subtractor for signal <scanlineY$addsub0001> created at line 69.
    Found 12-bit comparator greatequal for signal <VerBlank$cmp_ge0000> created at line 68.
    Found 12-bit comparator less for signal <VerBlank$cmp_lt0000> created at line 68.
    Found 12-bit comparator less for signal <VerSync$cmp_lt0000> created at line 67.
    Summary:
	inferred   2 Counter(s).
	inferred   4 Adder/Subtractor(s).
	inferred   9 Comparator(s).
Unit <sync_signals_generator> synthesized.


Synthesizing Unit <keyboard>.
    Related source file is "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/Lab4_Hilborn_Kopp/keyboard.vhd".
WARNING:Xst:1780 - Signal <stable_ps2_clk_old> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ps2_word<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ps2_data_key> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <ps2_newcode>.
    Found 8-bit register for signal <ps2_code>.
    Found 11-bit up counter for signal <count_idle>.
    Found 8-bit up counter for signal <debounce_ps2_clk_count>.
    Found 2-bit register for signal <debounce_ps2_clk_dffs>.
    Found 1-bit xor2 for signal <debounce_ps2_data_changing>.
    Found 8-bit up counter for signal <debounce_ps2_data_count>.
    Found 2-bit register for signal <debounce_ps2_data_dffs>.
    Found 1-bit register for signal <ps2_error>.
    Found 1-bit xor2 for signal <ps2_error$xor0000> created at line 107.
    Found 1-bit register for signal <ps2_parity>.
    Found 1-bit xor8 for signal <ps2_parity$xor0000> created at line 98.
    Found 11-bit register for signal <ps2_word>.
    Found 1-bit register for signal <stable_ps2_clk>.
    Found 2-bit register for signal <stable_ps2_clk_dffs>.
    Found 1-bit register for signal <stable_ps2_data>.
    Summary:
	inferred   3 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <keyboard> synthesized.


Synthesizing Unit <clock_divider>.
    Related source file is "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/lab3_Hilborn_Kopp/clock_divider.vhd".
Unit <clock_divider> synthesized.


Synthesizing Unit <decoded_keyboard>.
    Related source file is "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/Lab4_Hilborn_Kopp/decoded_keyboard.vhd.vhd".
WARNING:Xst:646 - Signal <decoded_value<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | ready                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit register for signal <value>.
    Found 1-bit register for signal <new_value_received>.
    Found 1-bit register for signal <break>.
    Found 1-bit register for signal <caps_lock>.
    Found 1-bit register for signal <ctrl_l>.
    Found 1-bit register for signal <ctrl_r>.
    Found 7-bit register for signal <decoded_value<6:0>>.
    Found 1-bit register for signal <multikey_code>.
    Found 1-bit register for signal <ps2_newcode_old>.
    Found 1-bit register for signal <shift_l>.
    Found 1-bit register for signal <shift_r>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
Unit <decoded_keyboard> synthesized.


Synthesizing Unit <vga_with_keyboard>.
    Related source file is "C:/Users/Benjamin/Documents/GitHub/ENEL-453-Labs/Lab 4/lab4_Hilborn_Kopp_prelab/Lab4_Hilborn_Kopp/vga_with_keyboard.vhd".
WARNING:Xst:646 - Signal <move_up> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_hHz> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_Hz> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <disp_red> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <disp_green> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <disp_blue> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:1780 - Signal <box_red> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <box_green> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <box_blue> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <vga_with_keyboard> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 2
 11-bit subtractor                                     : 4
# Counters                                             : 8
 10-bit updown counter                                 : 2
 11-bit up counter                                     : 3
 6-bit up counter                                      : 1
 8-bit up counter                                      : 2
# Registers                                            : 30
 1-bit register                                        : 27
 11-bit register                                       : 1
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 17
 10-bit comparator greatequal                          : 2
 10-bit comparator lessequal                           : 2
 11-bit comparator greatequal                          : 2
 11-bit comparator less                                : 2
 12-bit comparator greatequal                          : 3
 12-bit comparator greater                             : 1
 12-bit comparator less                                : 4
 12-bit comparator lessequal                           : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <KEYBOARD/state/FSM> on signal <state[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 ready     | 00
 new_code  | 01
 translate | 10
 output    | 11
-----------------------
WARNING:Xst:1290 - Hierarchical block <MOVING_BOX> is unconnected in block <vga_with_keyboard>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <ps2_word_0> of sequential type is unconnected in block <PS2_KEYBOARD>.
WARNING:Xst:2677 - Node <ps2_word_0> of sequential type is unconnected in block <keyboard>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 2
 11-bit subtractor                                     : 4
# Counters                                             : 8
 10-bit updown counter                                 : 2
 11-bit up counter                                     : 3
 6-bit up counter                                      : 1
 8-bit up counter                                      : 2
# Registers                                            : 52
 Flip-Flops                                            : 52
# Comparators                                          : 17
 10-bit comparator greatequal                          : 2
 10-bit comparator lessequal                           : 2
 11-bit comparator greatequal                          : 2
 11-bit comparator less                                : 2
 12-bit comparator greatequal                          : 3
 12-bit comparator greater                             : 1
 12-bit comparator less                                : 4
 12-bit comparator lessequal                           : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vga_with_keyboard> ...

Optimizing unit <controlled_box> ...

Optimizing unit <keyboard> ...

Optimizing unit <decoded_keyboard> ...
WARNING:Xst:2677 - Node <MOVING_BOX/boxLocY_9> of sequential type is unconnected in block <vga_with_keyboard>.
WARNING:Xst:2677 - Node <MOVING_BOX/boxLocX_9> of sequential type is unconnected in block <vga_with_keyboard>.
WARNING:Xst:2677 - Node <MOVING_BOX/boxLocY_8> of sequential type is unconnected in block <vga_with_keyboard>.
WARNING:Xst:2677 - Node <MOVING_BOX/boxLocY_7> of sequential type is unconnected in block <vga_with_keyboard>.
WARNING:Xst:2677 - Node <MOVING_BOX/boxLocY_6> of sequential type is unconnected in block <vga_with_keyboard>.
WARNING:Xst:2677 - Node <MOVING_BOX/boxLocY_5> of sequential type is unconnected in block <vga_with_keyboard>.
WARNING:Xst:2677 - Node <MOVING_BOX/boxLocY_4> of sequential type is unconnected in block <vga_with_keyboard>.
WARNING:Xst:2677 - Node <MOVING_BOX/boxLocY_3> of sequential type is unconnected in block <vga_with_keyboard>.
WARNING:Xst:2677 - Node <MOVING_BOX/boxLocY_2> of sequential type is unconnected in block <vga_with_keyboard>.
WARNING:Xst:2677 - Node <MOVING_BOX/boxLocY_1> of sequential type is unconnected in block <vga_with_keyboard>.
WARNING:Xst:2677 - Node <MOVING_BOX/boxLocY_0> of sequential type is unconnected in block <vga_with_keyboard>.
WARNING:Xst:2677 - Node <MOVING_BOX/boxLocX_8> of sequential type is unconnected in block <vga_with_keyboard>.
WARNING:Xst:2677 - Node <MOVING_BOX/boxLocX_7> of sequential type is unconnected in block <vga_with_keyboard>.
WARNING:Xst:2677 - Node <MOVING_BOX/boxLocX_6> of sequential type is unconnected in block <vga_with_keyboard>.
WARNING:Xst:2677 - Node <MOVING_BOX/boxLocX_5> of sequential type is unconnected in block <vga_with_keyboard>.
WARNING:Xst:2677 - Node <MOVING_BOX/boxLocX_4> of sequential type is unconnected in block <vga_with_keyboard>.
WARNING:Xst:2677 - Node <MOVING_BOX/boxLocX_3> of sequential type is unconnected in block <vga_with_keyboard>.
WARNING:Xst:2677 - Node <MOVING_BOX/boxLocX_2> of sequential type is unconnected in block <vga_with_keyboard>.
WARNING:Xst:2677 - Node <MOVING_BOX/boxLocX_1> of sequential type is unconnected in block <vga_with_keyboard>.
WARNING:Xst:2677 - Node <MOVING_BOX/boxLocX_0> of sequential type is unconnected in block <vga_with_keyboard>.
WARNING:Xst:2677 - Node <MOVING_BOX/redraw_5> of sequential type is unconnected in block <vga_with_keyboard>.
WARNING:Xst:2677 - Node <MOVING_BOX/redraw_4> of sequential type is unconnected in block <vga_with_keyboard>.
WARNING:Xst:2677 - Node <MOVING_BOX/redraw_3> of sequential type is unconnected in block <vga_with_keyboard>.
WARNING:Xst:2677 - Node <MOVING_BOX/redraw_2> of sequential type is unconnected in block <vga_with_keyboard>.
WARNING:Xst:2677 - Node <MOVING_BOX/redraw_1> of sequential type is unconnected in block <vga_with_keyboard>.
WARNING:Xst:2677 - Node <MOVING_BOX/redraw_0> of sequential type is unconnected in block <vga_with_keyboard>.
WARNING:Xst:2677 - Node <KEYBOARD/new_value_received> of sequential type is unconnected in block <vga_with_keyboard>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_with_keyboard, actual ratio is 15.
FlipFlop KEYBOARD/PS2_KEYBOARD/ps2_code_0 has been replicated 1 time(s)
FlipFlop KEYBOARD/PS2_KEYBOARD/ps2_code_1 has been replicated 1 time(s)
FlipFlop KEYBOARD/PS2_KEYBOARD/ps2_code_2 has been replicated 1 time(s)
FlipFlop KEYBOARD/PS2_KEYBOARD/ps2_code_3 has been replicated 1 time(s)
FlipFlop KEYBOARD/PS2_KEYBOARD/ps2_code_4 has been replicated 1 time(s)
FlipFlop KEYBOARD/PS2_KEYBOARD/ps2_code_5 has been replicated 1 time(s)
FlipFlop KEYBOARD/PS2_KEYBOARD/ps2_code_6 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <vga_with_keyboard> :
	Found 2-bit shift register for signal <KEYBOARD/PS2_KEYBOARD/debounce_ps2_data_dffs_1>.
	Found 2-bit shift register for signal <KEYBOARD/PS2_KEYBOARD/ps2_word_9>.
Unit <vga_with_keyboard> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 105
 Flip-Flops                                            : 105
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vga_with_keyboard.ngr
Top Level Output File Name         : vga_with_keyboard
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 362
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 44
#      LUT2                        : 16
#      LUT2_D                      : 5
#      LUT2_L                      : 3
#      LUT3                        : 29
#      LUT3_D                      : 9
#      LUT3_L                      : 8
#      LUT4                        : 98
#      LUT4_D                      : 7
#      LUT4_L                      : 32
#      MUXCY                       : 44
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 49
# FlipFlops/Latches                : 107
#      FD                          : 16
#      FDE                         : 38
#      FDR                         : 15
#      FDRE                        : 38
# Shift Registers                  : 2
#      SRL16                       : 1
#      SRL16E                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 3
#      OBUF                        : 18
# Others                           : 7
#      downcounter_1               : 1
#      downcounter_2               : 5
#      downcounter_3               : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      134  out of    960    13%  
 Number of Slice Flip Flops:            107  out of   1920     5%  
 Number of 4 input LUTs:                263  out of   1920    13%  
    Number used as logic:               261
    Number used as Shift registers:       2
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of     83    26%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 109   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.056ns (Maximum Frequency: 124.137MHz)
   Minimum input arrival time before clock: 3.838ns
   Maximum output required time after clock: 6.376ns
   Maximum combinational path delay: 2.551ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.056ns (frequency: 124.137MHz)
  Total number of paths / destination ports: 2677 / 234
-------------------------------------------------------------------------
Delay:               8.056ns (Levels of Logic = 8)
  Source:            KEYBOARD/PS2_KEYBOARD/ps2_code_5_1 (FF)
  Destination:       KEYBOARD/decoded_value_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: KEYBOARD/PS2_KEYBOARD/ps2_code_5_1 to KEYBOARD/decoded_value_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.514   0.651  KEYBOARD/PS2_KEYBOARD/ps2_code_5_1 (KEYBOARD/PS2_KEYBOARD/ps2_code_5_1)
     LUT3_D:I0->LO         1   0.612   0.103  KEYBOARD/decoded_value_2_or000321 (N176)
     LUT4:I3->O            3   0.612   0.603  KEYBOARD/decoded_value_0_cmp_eq00081 (KEYBOARD/decoded_value_0_cmp_eq0008)
     LUT4:I0->O            1   0.612   0.000  KEYBOARD/decoded_value_4_or000241_G (N165)
     MUXF5:I1->O           2   0.278   0.410  KEYBOARD/decoded_value_4_or000241 (KEYBOARD/decoded_value_4_or000241)
     LUT3_D:I2->O          3   0.612   0.454  KEYBOARD/decoded_value_4_or000275 (KEYBOARD/decoded_value_4_or0002)
     LUT4_L:I3->LO         1   0.612   0.130  KEYBOARD/decoded_value_6_mux000069 (KEYBOARD/decoded_value_6_mux000069)
     LUT4:I2->O            1   0.612   0.360  KEYBOARD/decoded_value_6_mux000082 (KEYBOARD/decoded_value_6_mux000082)
     LUT4:I3->O            1   0.612   0.000  KEYBOARD/decoded_value_6_mux0000106 (KEYBOARD/decoded_value_6_mux0000)
     FDE:D                     0.268          KEYBOARD/decoded_value_6
    ----------------------------------------
    Total                      8.056ns (5.344ns logic, 2.712ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              3.838ns (Levels of Logic = 2)
  Source:            button0 (PAD)
  Destination:       VGA_SYNC/currentHPos_0 (FF)
  Destination Clock: clk rising

  Data Path: button0 to VGA_SYNC/currentHPos_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  button0_IBUF (button0_IBUF)
     LUT2:I0->O           11   0.612   0.793  VGA_SYNC/currentHPos_or00001 (VGA_SYNC/currentHPos_or0000)
     FDR:R                     0.795          VGA_SYNC/currentHPos_0
    ----------------------------------------
    Total                      3.838ns (2.513ns logic, 1.325ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 27 / 10
-------------------------------------------------------------------------
Offset:              6.376ns (Levels of Logic = 3)
  Source:            VGA_SYNC/currentVPos_6 (FF)
  Destination:       vsync (PAD)
  Source Clock:      clk rising

  Data Path: VGA_SYNC/currentVPos_6 to vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.514   0.603  VGA_SYNC/currentVPos_6 (VGA_SYNC/currentVPos_6)
     LUT4:I0->O            1   0.612   0.509  VGA_SYNC/VerSync10 (VGA_SYNC/VerSync10)
     LUT4:I0->O            1   0.612   0.357  VGA_SYNC/VerSync17 (vsync_OBUF)
     OBUF:I->O                 3.169          vsync_OBUF (vsync)
    ----------------------------------------
    Total                      6.376ns (4.907ns logic, 1.469ns route)
                                       (77.0% logic, 23.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Delay:               2.551ns (Levels of Logic = 1)
  Source:            clk (PAD)
  Destination:       DIVIDER/tenminHzClock:clk (PAD)

  Data Path: clk to DIVIDER/tenminHzClock:clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O          109   1.457   1.094  clk_BUFGP (clk_BUFGP)
    downcounter_2:clk          0.000          DIVIDER/tenminHzClock
    ----------------------------------------
    Total                      2.551ns (1.457ns logic, 1.094ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================
WARNING:Xst:616 - Invalid property "WIDTH 4": Did not attach to DIVIDER/tenminHzClock.
WARNING:Xst:616 - Invalid property "WIDTH 4": Did not attach to DIVIDER/minHzClock.
WARNING:Xst:616 - Invalid property "WIDTH 4": Did not attach to DIVIDER/deciHzClock.
WARNING:Xst:616 - Invalid property "WIDTH 4": Did not attach to DIVIDER/oneHzClock.
WARNING:Xst:616 - Invalid property "WIDTH 7": Did not attach to DIVIDER/tenHzClock.
WARNING:Xst:616 - Invalid property "WIDTH 4": Did not attach to DIVIDER/hundredHzClock.
WARNING:Xst:616 - Invalid property "WIDTH 15": Did not attach to DIVIDER/kiloHzClock.


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.33 secs
 
--> 

Total memory usage is 205184 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   71 (   0 filtered)
Number of infos    :    0 (   0 filtered)

