#INFO-MSG==>   Setting log file  : ./logs/inc_compile.log
#INFO-MSG==>    ALL inc_compile substeps :  compile_prep inc_compile change_names 
#INFO-MSG==>    Completed substeps : 
#INFO-MSG==>    Remaining substeps :  compile_prep inc_compile change_names  
#INFO-MSG==>  Executing substep compile_prep
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/syn/dot3/d04/compile_prep.tcl : START Tue Mar 31 00:36:25 MST 2015

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 8
Minimum bank bitwidth for enhanced clock gating: 16
Maximum fanout: 16
Setup time for clock gate: -
Hold time for clock gate: -
Clock gating circuitry (positive edge): integrated
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: before
Control signal for control point: test_mode
Observation point insertion: false
Observation logic depth: 5
No sharing of register banks: enabled
Information: setting m0 as min routing layer.  (PSYN-179)
Information: setting m8 as max routing layer.  (PSYN-179)
==>INFORMATION: P_source_if_exists: compile_prep.tcl : END Tue Mar 31 00:36:26 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:01 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:00 hrs : MEMORY : 2352236 KB
#INFO-MSG==>  Time to run substep compile_prep in (hh:mm:ss) : 00:00:01 hrs
#INFO-MSG==>  Executing substep inc_compile
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/syn/inc_compile.tcl : START Tue Mar 31 00:36:26 MST 2015
==>INFORMATION: Performing incremental compile using
 'compile_ultra -incremental -gate_clock -scan'
Warning: The compile_timing_high_effort variable is a hidden variable. When setting this variable to true with the compile_ultra command, the tool performs higher effort optimizations, resulting in a longer runtime than running compile_ultra without the variable. Use compile_ultra without the variable as the default optimization strategy, and enable the variable only when your design requires further timing optimization. 
Note: The -timing_high_effort_script option is not required to enable the compile_timing_high_effort variable. (OPT-1343)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.

TLU+ File = /p/fdk/fdk73/builds/pdk733_r1.7/extraction/icc/techfiles/p1273_3x1r6.tttt.tluplus
TLU+ File = /p/fdk/fdk73/builds/pdk733_r1.7/extraction/icc/techfiles/p1273_3x1r6.tttt.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
Warning: minSpacing value of layer "c4" (metal12) does not match : ITF (30.000) vs MW-tech (45.000). (TLUP-005)
Warning: minWidth value of layer "c4" (metal12) does not match : ITF (54.600) vs MW-tech (85.000). (TLUP-004)
----------------- Check Ends ------------------

TLU+ File = /p/fdk/fdk73/builds/pdk733_r1.7/extraction/icc/techfiles/p1273_3x1r6.tttt.mfill.tluplus
TLU+ File = /p/fdk/fdk73/builds/pdk733_r1.7/extraction/icc/techfiles/p1273_3x1r6.tttt.mfill.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
----------------- Check Ends ------------------
Information: Running optimization using a maximum of 4 cores. (OPT-1500)
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: A library cell required for the negative edge clock-gating style specified (sequential cell: latch) is not available for hierarchical block 'fdkex'. Negative edge registers in this block will not be clock gated. (PWR-763)
Information: A library cell required for the negative edge clock-gating style specified (sequential cell: latch) is not available for hierarchical block 'fifo0'. Negative edge registers in this block will not be clock gated. (PWR-763)
Information: A library cell required for the negative edge clock-gating style specified (sequential cell: latch) is not available for hierarchical block 'fifo1'. Negative edge registers in this block will not be clock gated. (PWR-763)
Information: A library cell required for the negative edge clock-gating style specified (sequential cell: latch) is not available for hierarchical block 'fifo2'. Negative edge registers in this block will not be clock gated. (PWR-763)
Information: A library cell required for the negative edge clock-gating style specified (sequential cell: latch) is not available for hierarchical block 'check_ecc_alu0'. Negative edge registers in this block will not be clock gated. (PWR-763)

Loaded alib file './alib-52/d04_ln_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb.alib' (placeholder)
Loaded alib file './alib-52/d04_nn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb.alib' (placeholder)
Loaded alib file './alib-52/d04_wn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb.alib'
Loaded alib file './alib-52/d04_yn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb.alib' (placeholder)
Information: State dependent leakage is now switched from on to off.
Information: Updating design information... (UID-85)
Information: A library cell required for the negative edge clock-gating style specified (sequential cell: latch) is not available for hierarchical block 'fdkex'. Negative edge registers in this block will not be clock gated. (PWR-763)
Information: A library cell required for the negative edge clock-gating style specified (sequential cell: latch) is not available for hierarchical block 'fifo0'. Negative edge registers in this block will not be clock gated. (PWR-763)
Information: A library cell required for the negative edge clock-gating style specified (sequential cell: latch) is not available for hierarchical block 'fifo1'. Negative edge registers in this block will not be clock gated. (PWR-763)
Information: A library cell required for the negative edge clock-gating style specified (sequential cell: latch) is not available for hierarchical block 'fifo2'. Negative edge registers in this block will not be clock gated. (PWR-763)
Information: A library cell required for the negative edge clock-gating style specified (sequential cell: latch) is not available for hierarchical block 'check_ecc_alu0'. Negative edge registers in this block will not be clock gated. (PWR-763)
Information: Performing clock-gating on design fdkex. (PWR-730)
Information: Performing clock-gating on design check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137. (PWR-730)
Information: Performing clock-gating on design fifo_width_data72_1. (PWR-730)
Information: Performing clock-gating on design fifo_width_data72_0. (PWR-730)
Information: Performing clock-gating on design fifo_width_data137. (PWR-730)
Warning: Design 'fdkex' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'alu_core0/*Logic0*': 1823 load(s), 1 driver(s)
     Net 'check_ecc_alu0/clk': 1899 load(s), 1 driver(s)
     Net 'check_ecc_alu0/test_se': 13651 load(s), 1 driver(s)
  Loading design 'fdkex'
Warning: Design 'fdkex' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: Inconsistent library data found for layer m6. (RCEX-018)
Warning: Inconsistent library data found for layer m8. (RCEX-018)
Information: Layer m9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer tm1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer c4 is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer m0 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer m0 : 0.11 0.11 (RCEX-011)
Information: Library Derived Cap for layer m1 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m1 : 0.056 0.056 (RCEX-011)
Information: Library Derived Cap for layer m2 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m2 : 0.062 0.062 (RCEX-011)
Information: Library Derived Cap for layer m3 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m3 : 0.064 0.064 (RCEX-011)
Information: Library Derived Cap for layer m4 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m4 : 0.05 0.05 (RCEX-011)
Information: Library Derived Cap for layer m5 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m5 : 0.062 0.062 (RCEX-011)
Information: Library Derived Cap for layer m6 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m6 : 0.013 0.013 (RCEX-011)
Information: Library Derived Cap for layer m7 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m7 : 0.006 0.006 (RCEX-011)
Information: Library Derived Cap for layer m8 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m8 : 0.001 0.001 (RCEX-011)
Information: Library Derived Cap for layer m9 : 0.33 0.33 (RCEX-011)
Information: Library Derived Res for layer m9 : 2.9e-05 2.9e-05 (RCEX-011)
Information: Library Derived Cap for layer tm1 : 0.51 0.51 (RCEX-011)
Information: Library Derived Res for layer tm1 : 6.5e-07 6.5e-07 (RCEX-011)
Information: Library Derived Cap for layer c4 : 0.7 0.7 (RCEX-011)
Information: Library Derived Res for layer c4 : 0 0 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.19 0.19 (RCEX-011)
Information: Library Derived Horizontal Res : 0.048 0.048 (RCEX-011)
Information: Library Derived Vertical Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Vertical Res : 0.047 0.047 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.041 0.041 (RCEX-011)

Info: skipped to derive cell locations.

Warning: Found 0 percent of cells (38) without DC Topographical data. Generating data for those cells... (OPT-1404)
42%...50%...58%...67%...75%...83%...92%...100% done.


 Collecting Buffer Trees ... Found 1123

 Processing Buffer Trees ... 

    [113]  10% ...
    [226]  20% ...
    [339]  30% ...
    [452]  40% ...
    [565]  50% ...
    [678]  60% ...
    [791]  70% ...
    [904]  80% ...
    [1017]  90% ...
    [1123] 100% Done ...


Information: Automatic high-fanout synthesis deletes 0 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 698 new cells. (PSYN-864)

Information: compile falsified 2 infeasible paths. (OPT-1720)


  Beginning Timing Optimizations
  ------------------------------

                                         TOTAL                                                           
   ELAPSED                   WORST NEG   SETUP    DESIGN                                         LEAKAGE 
    TIME    TRIALS   AREA      SLACK     COST    RULE COST PATH GROUP         ENDPOINT            POWER  
  --------- ------ --------- --------- --------- --------- ---------- ------------------------- ---------
    0:01:54   5000   21853.7   1017.05 4326130.5    1342.1                                        18.7055
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
    0:03:03   5017   21446.6    580.20 4187264.8    1160.3                                        13.7935


  Beginning Design Rule Fixing  (min_capacitance)  (max_transition)  (max_fanout)
  ------------------------------------

  Beginning Delay Optimization
  ----------------------------
    0:04:17   4812   21498.1    580.20 4208147.5      57.7                                        13.8592
    0:04:48    368   21515.1    301.52 3920464.8     267.7                                        15.1308
    0:04:48      1   21515.1    301.52 3920464.8     267.7                                        15.1308
    0:04:53    111   21536.7    304.31 3891733.0     260.7                                        15.6405
    0:05:01   5132   21533.2    284.75 3781635.0     283.7                                        15.8053
    0:05:06   5028   21527.0    284.75 3732656.5     327.7                                        15.9657
    0:05:10   5061   21526.9    284.75 3709187.5     360.7                                        16.0770
    0:05:14   5257   21524.6    284.75 3692460.5     387.7                                        16.1667
    0:05:18   5467   21523.5    284.75 3683895.8     389.7                                        16.2335
    0:05:22   5441   21521.6    284.75 3674798.2     391.7                                        16.2875
    0:05:26   5150   21523.4    284.75 3665447.2     391.7                                        16.3577
    0:05:31   5021   21524.4    284.75 3662926.8     391.6                                        16.4497
    0:05:34   5499   21526.0    284.75 3661558.2     391.6                                        16.5000
    0:05:38   5222   21525.5    284.75 3659507.8     393.6                                        16.5939
    0:05:41   5000   21527.9    284.75 3657693.5     394.6                                        16.7113
    0:05:56   4675   21480.3    285.98 3661591.8     392.7                                        15.4646
                 0
            ------
            108982


  Beginning Design Rule Fixing  (min_capacitance)  (max_transition)  (max_fanout)
  ------------------------------------

                                         TOTAL                                                           
   ELAPSED                   WORST NEG   SETUP    DESIGN                                         LEAKAGE 
    TIME    TRIALS   AREA      SLACK     COST    RULE COST PATH GROUP         ENDPOINT            POWER  
  --------- ------ --------- --------- --------- --------- ---------- ------------------------- ---------
    0:05:56   5000   21480.3    285.98 3661591.8     392.7                                        15.4646

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:06:28    990   21496.5    285.27 3657540.2      67.7                                        15.5759
    0:06:29     15   21495.6    273.21 3706498.5      83.7                                        15.5719
    0:06:29      1   21495.6    273.21 3706498.5      83.7                                        15.5719
    0:06:30     24   21511.7    264.49 3727277.8      85.7                                        15.5874
    0:07:03      1   21511.7    264.49 3727277.8      85.7                                        15.5874
    0:07:04      9   21511.9    260.47 3697702.0      93.7                                        15.5807
    0:07:04      1   21511.9    260.47 3697702.0      93.7                                        15.5807
    0:07:04      9   21517.0    259.96 3697648.2      93.7                                        15.5823
    0:07:38      1   21517.0    259.96 3697648.2      93.7                                        15.5823
    0:07:41     77   21526.9    259.96 3696468.0     104.5                                        15.5837
    0:07:41      1   21526.9    259.96 3696468.0     104.5                                        15.5837
    0:07:45    114   21584.4    255.20 3618636.0     107.4                                        15.6084

  Beginning Delay Optimization
  ----------------------------
    0:07:48      1   21584.4    255.20 3618636.0     107.4                                        15.6084
    0:07:53     71   21590.3    250.77 3581921.8     116.0                                        15.9893
    0:07:53      1   21590.3    250.77 3581921.8     116.0                                        15.9893
    0:08:03    185   21615.1    250.22 3618650.8     145.4                                        16.8027
    0:08:04      1   21615.1    250.22 3618650.8     145.4                                        16.8027
    0:08:04      6   21614.2    246.98 3614861.0     145.4                                        16.7960
    0:08:04      1   21614.2    246.98 3614861.0     145.4                                        16.7960
    0:08:12    151   21622.5    227.51 3311503.8     146.4                                        16.9393
    0:08:12      1   21622.5    227.51 3311503.8     146.4                                        16.9393
    0:08:12      4   21619.5    225.22 3298542.2     146.4                                        16.9189
    0:08:12      1   21619.5    225.22 3298542.2     146.4                                        16.9189
    0:08:14      1   21619.5    225.22 3298542.2     146.4                                        16.9189
    0:08:15      1   21619.5    225.22 3298542.2     146.4                                        16.9189
    0:08:16      1   21619.5    225.22 3298542.2     146.4                                        16.9189
    0:08:16      1   21619.5    225.22 3298542.2     146.4                                        16.9189
    0:08:17      1   21619.5    225.22 3298542.2     146.4                                        16.9189
    0:08:38     58   21610.9    222.49 3149949.2     381.9                                        18.0199
    0:08:52    232   21633.2    219.96 3086271.5     472.9                                        18.3089
    0:09:22   3676   21211.3    212.60 3023392.0     902.1                                        16.8785
                 0
            ------
             10637


  Beginning High Effort Optimization Phase
  ----------------------------------------


  Beginning Timing Optimization
  -----------------------------

                                         TOTAL                                                           
   ELAPSED                   WORST NEG   SETUP    DESIGN                                         LEAKAGE 
    TIME    TRIALS   AREA      SLACK     COST    RULE COST PATH GROUP         ENDPOINT            POWER  
  --------- ------ --------- --------- --------- --------- ---------- ------------------------- ---------
    0:09:22   5000   21211.3    212.60 3023392.0     902.1                                        16.8785
    0:09:22      1   21211.3    212.60 3023392.0     902.1                                        16.8785
    0:09:38      1   21354.6    227.96 3106584.2    1071.4                                        16.8866

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:10:09      1   21354.6    227.96 3106584.2    1071.4                                        16.8866
    0:10:15    101   21354.4    228.35 3093100.8    1071.0                                        16.8850
    0:10:47      1   21354.4    228.35 3093100.8    1071.0                                        16.8850
    0:10:53    101   21354.4    227.59 3092896.0    1071.0                                        16.8850
    0:11:25      1   21354.4    227.59 3092896.0    1071.0                                        16.8850
    0:11:30    101   21354.4    225.85 3092774.8    1071.0                                        16.8850

  Beginning Delay Optimization
  ----------------------------
    0:11:33      1   21354.4    225.85 3092774.8    1071.0                                        16.8850
    0:11:41    133   21354.6    218.84 3002479.8    1075.9                                        17.0383
    0:11:41      1   21354.6    218.84 3002479.8    1075.9                                        17.0383
    0:11:44    105   21356.2    226.77 3048531.0    1074.4                                        17.0499
    0:11:44      1   21356.2    226.77 3048531.0    1074.4                                        17.0499
    0:11:46    100   21356.2    235.16 3048559.5    1074.4                                        17.0499
    0:11:46      1   21356.2    235.16 3048438.0    1074.4                                        17.0499
    0:11:49    101   21356.2    227.61 3048535.8    1074.4                                        17.0499
    0:11:49      1   21356.2    227.61 3048535.8    1074.4                                        17.0499
    0:11:50    100   21356.2    236.73 3048545.0    1074.4                                        17.0499
    0:12:09     65   21408.1    224.42 2978086.2    1025.7                                        17.9366
    0:12:17    170   21419.3    221.51 3019982.5    1018.5                                        18.0306
    0:12:23   6672   21420.0    221.51 3009532.8    1018.5 INPUTS     check_ecc_alu0/secded_alu0/data_rxc_reg[25]/rb   18.0351
    0:12:28   5257   21420.0    221.51 3014042.0    1018.5 INPUTS     init_mask_alu0/seed1_reg[135]/rb   18.0362

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:13:04   6472   21420.0    221.51 3015706.5    1018.5                                        18.0362
    0:13:04      7   21419.7    266.11 3015723.0    1028.5                                        18.0341
    0:13:36      1   21419.7    266.11 3015723.0    1028.5                                        18.0341
    0:13:36     10   21419.5    265.47 3021414.0    1029.6                                        18.0310
    0:14:10      1   21419.5    265.47 3021414.0    1029.6                                        18.0310
    0:14:11     17   21419.2    226.71 3017832.5    1028.5                                        18.0260

  Beginning Delay Optimization
  ----------------------------
    0:14:14      1   21419.2    226.71 3017832.5    1028.5                                        18.0260
    0:14:14      8   21419.4    227.00 3022620.2    1028.5                                        18.0281
    0:14:14      1   21419.4    227.00 3022620.2    1028.5                                        18.0281
    0:14:19    124   21427.5    237.66 3037824.2    1024.9                                        18.0998
    0:14:20      1   21427.5    237.66 3037824.2    1024.9                                        18.0998
    0:14:22    101   21426.4    237.66 3023189.5    1024.9                                        18.0923
    0:14:22      1   21426.4    237.66 3023189.5    1024.9                                        18.0923
    0:14:29    132   21428.8    221.53 3027408.5    1035.5                                        18.1368
    0:14:29      1   21428.8    221.53 3027408.5    1035.5                                        18.1368
    0:14:30      8   21427.2    237.66 2989570.2    1035.5                                        18.1265
    0:14:48     64   21475.0    231.69 2923962.8     996.9                                        18.6333
    0:14:52    139   21487.4    229.02 2885415.5     996.5                                        18.7521


  High Effort Optimization Phase Complete
  ---------------------------------------

                 0
            ------
             25105

                                         TOTAL                                                           
   ELAPSED                   WORST NEG   SETUP    DESIGN                                         LEAKAGE 
    TIME    TRIALS   AREA      SLACK     COST    RULE COST PATH GROUP         ENDPOINT            POWER  
  --------- ------ --------- --------- --------- --------- ---------- ------------------------- ---------
    0:14:52      1   21487.4    229.02 2885415.5     996.5                                        18.7521
    0:15:07      1   21613.8    230.16 3010190.5     948.8                                        18.7074
    0:15:09      1   21613.8    230.16 3010190.5     948.8                                        18.7074
    0:15:09      1   21613.8    230.16 3010183.2     948.8                                        18.7091
    0:15:09      1   21613.8    230.16 3010183.2     948.8                                        18.7091
    0:15:14     67   21613.6    226.83 3022412.8     948.8                                        18.7408
    0:15:14      1   21613.6    226.83 3022412.8     948.8                                        18.7408
    0:15:17    127   21625.3    230.07 2948023.0     948.9                                        18.9192
    0:15:17      1   21625.3    230.07 2948023.0     948.9                                        18.9192
    0:15:18      8   21633.0    252.22 2964453.0     950.4                                        19.0346
    0:15:33   5001   21597.4    252.22 2946569.2     950.4                                        18.7170
    0:15:36   5004   21620.8    252.22 2946568.5     939.6                                        18.4078
    0:15:38   5020   21605.1    252.22 2946562.8     939.6                                        18.2756
    0:15:40   5016   21613.2    252.22 2946562.8     913.5                                        18.2350
    0:15:43   5006   21623.9    252.22 2946512.0     898.0                                        18.1706
    0:15:46   5001   21632.6    252.22 2946194.0     892.4                                        18.0264
    0:15:48   5005   21638.3    252.22 2946059.8     864.8                                        17.8066
    0:15:51   5004   21652.3    252.22 2946068.8     837.0                                        17.6722
    0:15:53   5004   21675.9    252.22 2946069.0     776.0                                        17.3684
    0:15:53     75   21677.6    252.22 2946069.0     776.0                                        17.3653
                16
            ------
             45361

  Optimization Complete
  ---------------------

  Beginning Buftree Cleanup
  -------------------------

                                         TOTAL                                                           
   ELAPSED                   WORST NEG   SETUP    DESIGN                                         LEAKAGE 
    TIME    TRIALS   AREA      SLACK     COST    RULE COST PATH GROUP         ENDPOINT            POWER  
  --------- ------ --------- --------- --------- --------- ---------- ------------------------- ---------
    0:15:56      1   21677.6    252.22 2946656.5     784.3                                        17.3653
    0:15:56      2   21677.6    252.22 2946655.5     784.3                                        17.3653
    0:15:56      1   21677.1    252.22 2946664.5     784.3                                        17.3617
    0:15:56      1   21677.1    252.22 2946663.5     784.3                                        17.3617
    0:15:56      1   21677.1    252.22 2946654.0     784.3                                        17.3617
    0:15:57      1   21677.1    252.22 2946620.5     783.3                                        17.3617
    0:15:57      1   21676.8    252.22 2946619.5     783.3                                        17.3646
    0:15:57      2   21676.5    252.22 2946617.8     783.3                                        17.3767
    0:15:57      1   21675.1    252.22 2946616.8     790.3                                        17.3783
    0:15:57      1   21674.6    252.22 2946616.0     790.3                                        17.3841
    0:15:57      1   21674.2    252.22 2946615.8     790.3                                        17.3937
    0:15:57      2   21674.0    252.22 2946570.5     790.3                                        17.3936
    0:15:57      2   21674.0    252.22 2946553.2     790.3                                        17.3936
    0:15:57      1   21674.0    252.22 2946553.2     790.3                                        17.3936
Loading db file '/p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/ln/d04_ln_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb'
Loading db file '/p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/nn/d04_nn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb'
Loading db file '/p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/wn/d04_wn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb'
Loading db file '/p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/ccs/yn/d04_yn_p1273_3x1r6u1_psss_0.75v_-10c_ccst.ldb'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: The net 'test_tm' is annotated with a toggle rate but no static probability. A default static probability value of 1.000000 is used. (PWR-419)
Warning: The net 'scan_enable' is annotated with a toggle rate but no static probability. A default static probability value of 0.000000 is used. (PWR-419)
==>INFORMATION: P_source_if_exists: inc_compile.tcl : END Tue Mar 31 00:53:50 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:17:24 hrs : CPU RUNTIME in (hh:mm:ss) : 00:29:22 hrs : MEMORY : 2352236 KB
#INFO-MSG==>  Time to run substep inc_compile in (hh:mm:ss) : 00:17:24 hrs
#INFO-MSG==>  Executing substep change_names
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/common/change_names.tcl : START Tue Mar 31 00:53:50 MST 2015
==>INFORMATION: Running default verilog rule , check log file ./logs/inc_compile.change_names.log
==>INFORMATION: Running name rule 'standard_netnames_verilog', check log file ./logs/inc_compile.change_names.log
==>INFORMATION: P_source_if_exists: change_names.tcl : END Tue Mar 31 00:53:51 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:01 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:01 hrs : MEMORY : 2352236 KB
#INFO-MSG==>  Time to run substep change_names in (hh:mm:ss) : 00:00:01 hrs
#INFO-MSG==>  Time to run step inc_compile in (hh:mm:ss) : 00:17:26 hrs
#INFO-MSG==>  Saving design fdkex ...
Writing ddc file './ddc/fdkex_inc_compile.ddc'.
==>INFORMATION: Generating qor report...
==>INFORMATION: Generating area report...
==>INFORMATION: Generating clock report...
==>INFORMATION: Generating clock_gating report...
==>INFORMATION: Generating max_delay report...
==>INFORMATION: Generating max_cap report...
==>INFORMATION: Generating max_tran report...
==>INFORMATION: Generating all_violators report...
==>INFORMATION: Generating saif report...
==>INFORMATION: Generating check_timing report...
==>INFORMATION: Generating check_design report...
==>INFORMATION: Generating high_fanout report...
==>INFORMATION: Generating timing_setup report...
==>INFORMATION: Generating timing_setup_groups report...
==>INFORMATION: Generating timing_loops report...
==>INFORMATION: Generating congestion report...
==>INFORMATION: Generating dft_drc report...
==>INFORMATION: Generating dft_signal report...
==>INFORMATION: Generating scanpath report...
==>INFORMATION: Generating vars report...
#WARNING-MSG==>  Skip generating check_mv_design report because INTEL_UPF is '0' instead of '1'!
#INFO-MSG==>  Runtime for reports: 1.01666666667 minutes
==>INFORMATION: Generating an output verilog
Writing verilog file '/nfs/ch/disks/icf_fdk_regression001/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/runs/d04/fdkex_SCAN/syn/outputs/fdkex.inc_compile.vg'.
==>INFORMATION: Output file: outputs/fdkex.inc_compile.vg
#WARNING-MSG==>  Skip generating output upf because INTEL_UPF is '0' instead of '1'!
==>INFORMATION: Generating an output sdc
==>INFORMATION: Output file: outputs/fdkex.inc_compile.sdc.orig
==>INFORMATION: Output file: outputs/fdkex.inc_compile.sdc
==>INFORMATION: Generating an output saif
Information: The SAIF name mapping information database is now inactive. (PWR-602)
Information: Writing SAIF name mapping information to file './outputs/fdkex.inc_compile.saif.namemap'. (PWR-635)
==>INFORMATION: Generating an output spef
Information: Writing parasitics to file '/nfs/ch/disks/icf_fdk_regression001/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/runs/d04/fdkex_SCAN/syn/outputs/fdkex.inc_compile.spef'. (WP-3)
Warning: Inconsistent library data found for layer m6. (RCEX-018)
Warning: Inconsistent library data found for layer m8. (RCEX-018)
Information: Layer m9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer tm1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer c4 is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer m0 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer m0 : 0.11 0.11 (RCEX-011)
Information: Library Derived Cap for layer m1 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m1 : 0.056 0.056 (RCEX-011)
Information: Library Derived Cap for layer m2 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m2 : 0.062 0.062 (RCEX-011)
Information: Library Derived Cap for layer m3 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m3 : 0.064 0.064 (RCEX-011)
Information: Library Derived Cap for layer m4 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m4 : 0.05 0.05 (RCEX-011)
Information: Library Derived Cap for layer m5 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m5 : 0.062 0.062 (RCEX-011)
Information: Library Derived Cap for layer m6 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m6 : 0.013 0.013 (RCEX-011)
Information: Library Derived Cap for layer m7 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m7 : 0.006 0.006 (RCEX-011)
Information: Library Derived Cap for layer m8 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m8 : 0.001 0.001 (RCEX-011)
Information: Library Derived Cap for layer m9 : 0.33 0.33 (RCEX-011)
Information: Library Derived Res for layer m9 : 2.9e-05 2.9e-05 (RCEX-011)
Information: Library Derived Cap for layer tm1 : 0.51 0.51 (RCEX-011)
Information: Library Derived Res for layer tm1 : 6.5e-07 6.5e-07 (RCEX-011)
Information: Library Derived Cap for layer c4 : 0.7 0.7 (RCEX-011)
Information: Library Derived Res for layer c4 : 0 0 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.19 0.19 (RCEX-011)
Information: Library Derived Horizontal Res : 0.048 0.048 (RCEX-011)
Information: Library Derived Vertical Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Vertical Res : 0.047 0.047 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.041 0.041 (RCEX-011)
==>INFORMATION: Generating an output scandef
==>INFORMATION: writing a scandef since INTEL_INSERT_SCAN is set to 1
Information: SCANDEF generation will use DFT test mode 'Internal_scan'.
==>INFORMATION: Generating an output def
Information: Writing COMPONENTS section (DDEFW-014)
Information: Completed COMPONENTS section  (DDEFW-016)
==>INFORMATION: Output file: fdkex.inc_compile.def
#INFO-MSG==>  Time to create reports and outputs for inc_compile in (hh:mm:ss) : 00:01:18 hrs

Thank you...

