Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,514
design__inferred_latch__count,0
design__instance__count,45898
design__instance__area,271796
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,32
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1482
design__max_cap_violation__count__corner:nom_tt_025C_1v80,5
power__internal__total,0.0034540591295808554
power__switching__total,0.0038319334853440523
power__leakage__total,2.715233335948142e-07
power__total,0.007286264095455408
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.321914
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.321914
timing__hold__ws__corner:nom_tt_025C_1v80,0.323286
timing__setup__ws__corner:nom_tt_025C_1v80,64.555473
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.323286
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,69.960449
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,679
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1482
design__max_cap_violation__count__corner:nom_ss_100C_1v60,6
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.556059
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.556059
timing__hold__ws__corner:nom_ss_100C_1v60,0.878317
timing__setup__ws__corner:nom_ss_100C_1v60,40.058311
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.878317
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,40.058311
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1482
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,5
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.225782
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.225782
timing__hold__ws__corner:nom_ff_n40C_1v95,0.112655
timing__setup__ws__corner:nom_ff_n40C_1v95,70.368805
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.112655
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,83.529991
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,865
design__max_fanout_violation__count,1482
design__max_cap_violation__count,9
clock__skew__worst_hold,-0.214752
clock__skew__worst_setup,-0.582837
timing__hold__ws,0.110432
timing__setup__ws,38.19239
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110432
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,38.19239
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 800.0
design__core__bbox,5.52 10.88 794.42 788.8
flow__warnings__count,1
flow__errors__count,0
design__io,211
design__die__area,640000
design__core__area,613701
design__instance__count__stdcell,45898
design__instance__area__stdcell,271796
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.44288
design__instance__utilization__stdcell,0.44288
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,209
design__io__hpwl,48335232
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,764568
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,2184
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,21745
route__net__special,2
route__drc_errors__iter:1,23732
route__wirelength__iter:1,967033
route__drc_errors__iter:2,9083
route__wirelength__iter:2,957598
route__drc_errors__iter:3,8134
route__wirelength__iter:3,954111
route__drc_errors__iter:4,1109
route__wirelength__iter:4,952309
route__drc_errors__iter:5,54
route__wirelength__iter:5,952143
route__drc_errors__iter:6,7
route__wirelength__iter:6,952113
route__drc_errors__iter:7,0
route__wirelength__iter:7,952113
route__drc_errors,0
route__wirelength,952113
route__vias,200777
route__vias__singlecut,200777
route__vias__multicut,0
design__disconnected_pin__count,32
design__critical_disconnected_pin__count,0
route__wirelength__max,1106.42
timing__unannotated_net__count__corner:nom_tt_025C_1v80,96
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,96
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,96
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,3
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1482
design__max_cap_violation__count__corner:min_tt_025C_1v80,2
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.306795
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.306795
timing__hold__ws__corner:min_tt_025C_1v80,0.31949
timing__setup__ws__corner:min_tt_025C_1v80,64.806404
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.31949
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,70.95443
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,96
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,538
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1482
design__max_cap_violation__count__corner:min_ss_100C_1v60,2
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.531216
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.531216
timing__hold__ws__corner:min_ss_100C_1v60,0.869801
timing__setup__ws__corner:min_ss_100C_1v60,41.844509
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.869801
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,41.844509
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,96
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1482
design__max_cap_violation__count__corner:min_ff_n40C_1v95,2
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.214752
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.214752
timing__hold__ws__corner:min_ff_n40C_1v95,0.110432
timing__setup__ws__corner:min_ff_n40C_1v95,70.537048
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.110432
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,84.082718
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,96
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,39
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1482
design__max_cap_violation__count__corner:max_tt_025C_1v80,8
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.341187
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.341187
timing__hold__ws__corner:max_tt_025C_1v80,0.326503
timing__setup__ws__corner:max_tt_025C_1v80,64.324341
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.326503
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,68.955376
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,96
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,865
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1482
design__max_cap_violation__count__corner:max_ss_100C_1v60,9
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.582837
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.582837
timing__hold__ws__corner:max_ss_100C_1v60,0.889675
timing__setup__ws__corner:max_ss_100C_1v60,38.19239
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.889675
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,38.19239
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,96
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1482
design__max_cap_violation__count__corner:max_ff_n40C_1v95,8
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.239335
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.239335
timing__hold__ws__corner:max_ff_n40C_1v95,0.115173
timing__setup__ws__corner:max_ff_n40C_1v95,70.210571
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.115173
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,82.952065
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,96
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,96
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79983
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000172923
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000198669
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.000024596
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000198669
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000241999999999999986931460693728723754247766919434070587158203125
ir__drop__worst,0.00017300000000000000381812637062495241480064578354358673095703125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
