<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p20" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_20{left:110px;bottom:1129px;}
#t2_20{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_20{left:110px;bottom:1082px;letter-spacing:-0.17px;word-spacing:1.26px;}
#t4_20{left:110px;bottom:1062px;letter-spacing:-0.15px;word-spacing:0.61px;}
#t5_20{left:110px;bottom:1041px;letter-spacing:-0.19px;word-spacing:2.72px;}
#t6_20{left:110px;bottom:1020px;letter-spacing:-0.14px;word-spacing:1.39px;}
#t7_20{left:110px;bottom:984px;letter-spacing:-0.51px;}
#t8_20{left:157px;bottom:984px;letter-spacing:-0.14px;}
#t9_20{left:185px;bottom:984px;letter-spacing:-0.18px;word-spacing:2.55px;}
#ta_20{left:110px;bottom:964px;letter-spacing:-0.14px;}
#tb_20{left:158px;bottom:964px;letter-spacing:-0.16px;word-spacing:3.48px;}
#tc_20{left:110px;bottom:943px;letter-spacing:-0.14px;}
#td_20{left:110px;bottom:907px;letter-spacing:-0.16px;word-spacing:1.78px;}
#te_20{left:418px;bottom:907px;letter-spacing:-0.18px;}
#tf_20{left:462px;bottom:907px;}
#tg_20{left:470px;bottom:907px;letter-spacing:-0.18px;}
#th_20{left:520px;bottom:907px;letter-spacing:-0.18px;word-spacing:1.85px;}
#ti_20{left:110px;bottom:886px;letter-spacing:-0.16px;word-spacing:0.12px;}
#tj_20{left:223px;bottom:886px;letter-spacing:-0.17px;}
#tk_20{left:267px;bottom:886px;}
#tl_20{left:275px;bottom:886px;letter-spacing:-0.17px;}
#tm_20{left:323px;bottom:886px;letter-spacing:-0.15px;word-spacing:0.17px;}
#tn_20{left:617px;bottom:886px;letter-spacing:-0.18px;}
#to_20{left:661px;bottom:886px;}
#tp_20{left:669px;bottom:886px;letter-spacing:-0.18px;}
#tq_20{left:717px;bottom:886px;letter-spacing:-0.13px;word-spacing:0.12px;}
#tr_20{left:110px;bottom:865px;letter-spacing:-0.15px;word-spacing:0.16px;}
#ts_20{left:110px;bottom:845px;letter-spacing:-0.13px;word-spacing:1.39px;}
#tt_20{left:152px;bottom:800px;letter-spacing:0.04px;word-spacing:0.98px;}
#tu_20{left:152px;bottom:782px;letter-spacing:0.01px;word-spacing:1.46px;}
#tv_20{left:723px;bottom:782px;}
#tw_20{left:730px;bottom:782px;letter-spacing:0.11px;word-spacing:3.07px;}
#tx_20{left:152px;bottom:764px;letter-spacing:-0.01px;word-spacing:1.07px;}
#ty_20{left:152px;bottom:745px;letter-spacing:0.01px;word-spacing:0.87px;}
#tz_20{left:152px;bottom:727px;word-spacing:1.33px;}
#t10_20{left:152px;bottom:709px;letter-spacing:0.12px;}
#t11_20{left:110px;bottom:638px;letter-spacing:-0.04px;}
#t12_20{left:166px;bottom:638px;letter-spacing:-0.04px;word-spacing:2.74px;}
#t13_20{left:110px;bottom:588px;letter-spacing:-0.43px;}
#t14_20{left:162px;bottom:588px;letter-spacing:-0.14px;}
#t15_20{left:184px;bottom:588px;}
#t16_20{left:192px;bottom:588px;letter-spacing:-0.14px;}
#t17_20{left:219px;bottom:588px;letter-spacing:-0.16px;word-spacing:1.48px;}
#t18_20{left:110px;bottom:567px;letter-spacing:-0.16px;word-spacing:3.03px;}
#t19_20{left:590px;bottom:567px;letter-spacing:-0.18px;word-spacing:3.02px;}
#t1a_20{left:110px;bottom:547px;letter-spacing:-0.14px;word-spacing:1.78px;}
#t1b_20{left:110px;bottom:526px;letter-spacing:-0.17px;word-spacing:1.44px;}

.s1_20{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_20{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_20{font-size:17px;font-family:CMR10_1fw;color:#000080;}
.s4_20{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s5_20{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s6_20{font-size:15px;font-family:CMTI10_1gf;color:#000080;}
.s7_20{font-size:22px;font-family:CMBX12_1fi;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts20" type="text/css" >

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg20Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg20" style="-webkit-user-select: none;"><object width="935" height="1210" data="20/20.svg" type="image/svg+xml" id="pdf20" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_20" class="t s1_20">6 </span><span id="t2_20" class="t s2_20">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_20" class="t s1_20">Attempts to access a non-existent CSR raise an illegal instruction exception. Attempts to access a </span>
<span id="t4_20" class="t s1_20">CSR without appropriate privilege level or to write a read-only register also raise illegal instruction </span>
<span id="t5_20" class="t s1_20">exceptions. A read/write register might also contain some bits that are read-only, in which case </span>
<span id="t6_20" class="t s1_20">writes to the read-only bits are ignored. </span>
<span id="t7_20" class="t s1_20">Table </span><span id="t8_20" class="t s3_20">2.1 </span><span id="t9_20" class="t s1_20">also indicates the convention to allocate CSR addresses between standard and custom </span>
<span id="ta_20" class="t s1_20">uses. </span><span id="tb_20" class="t s1_20" data-mappings='[[61,"fi"]]'>The CSR addresses designated for custom uses will not be redeﬁned by future standard </span>
<span id="tc_20" class="t s1_20">extensions. </span>
<span id="td_20" class="t s1_20">Machine-mode standard read-write CSRs </span><span id="te_20" class="t s4_20">0x7A0</span><span id="tf_20" class="t s1_20">–</span><span id="tg_20" class="t s4_20">0x7BF </span><span id="th_20" class="t s1_20">are reserved for use by the debug system. </span>
<span id="ti_20" class="t s1_20">Of these CSRs, </span><span id="tj_20" class="t s4_20">0x7A0</span><span id="tk_20" class="t s1_20">–</span><span id="tl_20" class="t s4_20">0x7AF </span><span id="tm_20" class="t s1_20">are accessible to machine mode, whereas </span><span id="tn_20" class="t s4_20">0x7B0</span><span id="to_20" class="t s1_20">–</span><span id="tp_20" class="t s4_20">0x7BF </span><span id="tq_20" class="t s1_20">are only visible </span>
<span id="tr_20" class="t s1_20">to debug mode. Implementations should raise illegal instruction exceptions on machine-mode access </span>
<span id="ts_20" class="t s1_20">to the latter set of registers. </span>
<span id="tt_20" class="t s5_20" data-mappings='[[1,"ff"]]'>Eﬀective virtualization requires that as many instructions run natively as possible inside a virtu- </span>
<span id="tu_20" class="t s5_20">alized environment, while any privileged accesses trap to the virtual machine monitor [</span><span id="tv_20" class="t s6_20">1</span><span id="tw_20" class="t s5_20">]. CSRs </span>
<span id="tx_20" class="t s5_20">that are read-only at some lower privilege level are shadowed into separate CSR addresses if they </span>
<span id="ty_20" class="t s5_20">are made read-write at a higher privilege level. This avoids trapping permitted lower-privilege ac- </span>
<span id="tz_20" class="t s5_20">cesses while still causing traps on illegal accesses. Currently, the counters are the only shadowed </span>
<span id="t10_20" class="t s5_20">CSRs. </span>
<span id="t11_20" class="t s7_20">2.2 </span><span id="t12_20" class="t s7_20">CSR Listing </span>
<span id="t13_20" class="t s1_20">Tables </span><span id="t14_20" class="t s3_20">2.2</span><span id="t15_20" class="t s1_20">–</span><span id="t16_20" class="t s3_20">2.6 </span><span id="t17_20" class="t s1_20">list the CSRs that have currently been allocated CSR addresses. The timers, coun- </span>
<span id="t18_20" class="t s1_20" data-mappings='[[10,"fl"]]'>ters, and ﬂoating-point CSRs are standard unprivileged CSRs. </span><span id="t19_20" class="t s1_20">The other registers are used by </span>
<span id="t1a_20" class="t s1_20">privileged code, as described in the following chapters. Note that not all registers are required on </span>
<span id="t1b_20" class="t s1_20">all implementations. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
