<!DOCTYPE html>
<html lang="zh-CH">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 5.4.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/icon.ico">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/icon.ico">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">
  <link rel="stylesheet" href="//cdn.jsdelivr.net/gh/fancyapps/fancybox@3/dist/jquery.fancybox.min.css">
  <link rel="stylesheet" href="/lib/pace/pace-theme-minimal.min.css">
  <script src="/lib/pace/pace.min.js"></script>

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"black-pigeon.github.io","root":"/","scheme":"Mist","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":true,"show_result":true,"style":null},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":true,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":false,"trigger":"auto","top_n_per_article":1,"unescape":true,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}}};
  </script>

  <meta name="description" content="1. 前言在前面实现了802.11a的发送数据包的生成，从而完成了802.11a的发送数据通路。在上面实现了数据的加扰，卷积编码，交织，OFDM星座图映射，IFFT的转换和添加循环前缀，添加前导码LTS，STS等操作。相较于802.11a的发送数据链路，接受数据链路的难度相较于发送链路会大很多，里面涉及了许多同步的算法的设置，频偏的校正等操作。从这篇博客开始，我将会记录在学习802.11a数据解调">
<meta property="og:type" content="article">
<meta property="og:title" content="OFDM_802.11a学习----短训练序列检测">
<meta property="og:url" content="https://black-pigeon.github.io/2022/06/09/2022.6/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B/index.html">
<meta property="og:site_name" content="wcc的博客">
<meta property="og:description" content="1. 前言在前面实现了802.11a的发送数据包的生成，从而完成了802.11a的发送数据通路。在上面实现了数据的加扰，卷积编码，交织，OFDM星座图映射，IFFT的转换和添加循环前缀，添加前导码LTS，STS等操作。相较于802.11a的发送数据链路，接受数据链路的难度相较于发送链路会大很多，里面涉及了许多同步的算法的设置，频偏的校正等操作。从这篇博客开始，我将会记录在学习802.11a数据解调">
<meta property="og:locale" content="zh_CH">
<meta property="og:image" content="https://black-pigeon.github.io/2022/06/09/2022.6/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B/PPDU具体结构.png">
<meta property="og:image" content="https://black-pigeon.github.io/2022/06/09/2022.6/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B/短训练序列时域波形.png">
<meta property="og:image" content="https://black-pigeon.github.io/2022/06/09/2022.6/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B/短训练序列检测.png">
<meta property="og:image" content="https://black-pigeon.github.io/2022/06/09/2022.6/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B/算法硬件实现.png">
<meta property="og:image" content="https://black-pigeon.github.io/2022/06/09/2022.6/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B/delay_sample.svg">
<meta property="og:image" content="https://black-pigeon.github.io/2022/06/09/2022.6/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B/accumulate_average.svg">
<meta property="og:image" content="https://black-pigeon.github.io/2022/06/09/2022.6/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B/幅度估计算法.png">
<meta property="og:image" content="https://black-pigeon.github.io/2022/06/09/2022.6/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B/幅度估计参数.png">
<meta property="og:image" content="https://black-pigeon.github.io/2022/06/09/2022.6/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B/幅度估计与检测.svg">
<meta property="article:published_time" content="2022-06-09T06:08:35.000Z">
<meta property="article:modified_time" content="2023-02-07T06:50:37.809Z">
<meta property="article:author" content="wcc">
<meta property="article:tag" content="SDR">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="ZYNQ">
<meta property="article:tag" content="OFDM">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://black-pigeon.github.io/2022/06/09/2022.6/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B/PPDU具体结构.png">

<link rel="canonical" href="https://black-pigeon.github.io/2022/06/09/2022.6/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CH'
  };
</script>

  <title>OFDM_802.11a学习----短训练序列检测 | wcc的博客</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="Toggle navigation bar">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">wcc的博客</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
      <p class="site-subtitle" itemprop="description">日常笔记</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="main-menu menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-home fa-fw"></i>Home</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>About</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>Tags<span class="badge">23</span></a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>Categories<span class="badge">15</span></a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>Archives<span class="badge">58</span></a>

  </li>
  </ul>
</nav>




</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CH">
    <link itemprop="mainEntityOfPage" href="https://black-pigeon.github.io/2022/06/09/2022.6/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/./images/avatar.jpg">
      <meta itemprop="name" content="wcc">
      <meta itemprop="description" content="一点点学习笔记">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="wcc的博客">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          OFDM_802.11a学习----短训练序列检测
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">Posted on</span>

              <time title="Created: 2022-06-09 14:08:35" itemprop="dateCreated datePublished" datetime="2022-06-09T14:08:35+08:00">2022-06-09</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">Edited on</span>
                <time title="Modified: 2023-02-07 14:50:37" itemprop="dateModified" datetime="2023-02-07T14:50:37+08:00">2023-02-07</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">In</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/OFDM/" itemprop="url" rel="index"><span itemprop="name">OFDM</span></a>
                </span>
            </span>

          
            <span id="/2022/06/09/2022.6/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B/" class="post-meta-item leancloud_visitors" data-flag-title="OFDM_802.11a学习----短训练序列检测" title="Views">
              <span class="post-meta-item-icon">
                <i class="fa fa-eye"></i>
              </span>
              <span class="post-meta-item-text">Views: </span>
              <span class="leancloud-visitors-count"></span>
            </span>
  
  <span class="post-meta-item">
    
      <span class="post-meta-item-icon">
        <i class="far fa-comment"></i>
      </span>
      <span class="post-meta-item-text">Valine: </span>
    
    <a title="valine" href="/2022/06/09/2022.6/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B/#valine-comments" itemprop="discussionUrl">
      <span class="post-comments-count valine-comment-count" data-xid="/2022/06/09/2022.6/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B/" itemprop="commentCount"></span>
    </a>
  </span>
  
  

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <h1 id="1-前言"><a href="#1-前言" class="headerlink" title="1. 前言"></a>1. 前言</h1><p>在前面实现了802.11a的发送数据包的生成，从而完成了802.11a的发送数据通路。在上面实现了数据的加扰，卷积编码，交织，OFDM星座图映射，IFFT的转换和添加循环前缀，添加前导码LTS，STS等操作。<br>相较于802.11a的发送数据链路，接受数据链路的难度相较于发送链路会大很多，里面涉及了许多同步的算法的设置，频偏的校正等操作。<br>从这篇博客开始，我将会记录在学习802.11a数据解调的过程中所学习到的东西。<br><span id="more"></span></p>
<h1 id="2-短训练序列的检测原理"><a href="#2-短训练序列的检测原理" class="headerlink" title="2. 短训练序列的检测原理"></a>2. 短训练序列的检测原理</h1><p>在一个802.11a的数据帧当中，首先是10个短训练序列，每个短训练序列的长度是0.8us，在解调802.11a的帧数据的时候，可以使用短训练序列来进行包检测。<br><img src="/2022/06/09/2022.6/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B/PPDU具体结构.png" alt="PPDU具体结构"><br>在前面实现OFDM发送机的时候，我们可以知道，这10个短训练序列是重复的，因此在接收端可以对接受到的信号进行相关来检测相关峰，因为当短训练序列正好对上的时候，根据短训练序列的特性，相关的结果将呈现一个较大的值。<br>一个短训练序列的周期是0.8us，在20M采样率的情况下，一个段训练序列需要16个采样周期。</p>
<script type="math/tex; mode=display">
corr(i) = \frac{\sum_{i=0}^{N}s[i]\times \overline{s[i+16]}}{\sum_{i=0}^{N}s[i]\times \overline{s[i]}}</script><p>其中 $\overline{s[i+16]}$ 是之后16个采样点的共轭， $\overline{s[i]}$ 是当前采样点的共轭。在进行相关的时候，到了段训练序列的值，那么当前相关出来的结果应该接近1。<br>其中短训练序列的时域波形如下：<br><img src="/2022/06/09/2022.6/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B/短训练序列时域波形.png" alt="短训练序列时域波形"></p>
<figure class="highlight matlab"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line">clc;</span><br><span class="line">clear all;</span><br><span class="line">close all;</span><br><span class="line"></span><br><span class="line">load(<span class="string">&#x27;RxIQ.mat&#x27;</span>);</span><br><span class="line">rx_sample = double(RxSave);</span><br><span class="line"></span><br><span class="line"><span class="keyword">for</span> <span class="built_in">i</span> = <span class="number">1</span>:<span class="number">1000</span></span><br><span class="line">    <span class="keyword">if</span> (sum(<span class="built_in">abs</span>(rx_sample(<span class="built_in">i</span>:<span class="built_in">i</span>+<span class="number">15</span>).^<span class="number">2</span>)) == <span class="number">0</span>)</span><br><span class="line">        corr(<span class="built_in">i</span>) = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        corr(<span class="built_in">i</span>) = <span class="built_in">abs</span>(sum(rx_sample(<span class="built_in">i</span>:<span class="built_in">i</span>+<span class="number">15</span>).*<span class="built_in">conj</span>(rx_sample(<span class="built_in">i</span>+<span class="number">16</span>:<span class="built_in">i</span>+<span class="number">16</span>+<span class="number">15</span>))))/<span class="built_in">abs</span>(sum(rx_sample(<span class="built_in">i</span>:<span class="built_in">i</span>+<span class="number">15</span>).*<span class="built_in">conj</span>(rx_sample(<span class="built_in">i</span>:<span class="built_in">i</span>+<span class="number">15</span>))));</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="built_in">figure</span>(<span class="number">1</span>);</span><br><span class="line"><span class="built_in">plot</span>(<span class="built_in">real</span>(rx_sample(<span class="number">1</span>:<span class="number">1000</span>))/<span class="built_in">max</span>(<span class="built_in">abs</span>(<span class="built_in">real</span>(rx_sample(<span class="number">1</span>:<span class="number">1000</span>)))));</span><br><span class="line"><span class="built_in">hold</span> on;</span><br><span class="line"><span class="built_in">plot</span>(corr);</span><br></pre></td></tr></table></figure>
<p>在进行相关之后，可以看到当前的相关结果会出现一个持续一段时间的相关峰。<br><img src="/2022/06/09/2022.6/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B/短训练序列检测.png" alt="短训练序列检测"><br>在实际的FPGA实现的时候，我们就可以根据这个算法来进行设计，实际上，检测短训练序列还需要加入一些额外的条件，才能保证不会发生误判。</p>
<ul>
<li>短训练序列出现相关峰，并且要连续地保持足够长的时间，由于有10个短训练序列，一个短训练序列的周期是0.8us，在20M采样率下短训练序列一共有160个采样点。因此首先需要满足检测到有连续100个采样点满足相关峰地值接近1。</li>
<li>可以看到在相关峰超过阈值的之后，短训练序列输入的信号依然会有正有负，因此我们可以计数当前检测到的数据的正负的个数，并且当正数和负数都大于一定阈值的时候，才判定当前检测到了短训练序列。</li>
</ul>
<h1 id="3-短训练序列检测的实现"><a href="#3-短训练序列检测的实现" class="headerlink" title="3. 短训练序列检测的实现"></a>3. 短训练序列检测的实现</h1><p>在前面了解了短训练序列的原理，别看在matlab里面就是一行代码的事情，想要用FPGA来实现，需要将这一行代码一步一步地拆开，转换到对应的硬件资源上，才能最终实现包的检测。<br>我们可以再回顾一下这个算法：<br>从这里不难看出，在设计的时候，需要进行以下的操作，分别是对数据进行延时16拍，对当前数据和延时16拍之后的数据取共轭，进行复数乘法，求累加和，分子分母进行比较。</p>
<script type="math/tex; mode=display">
corr(i) = \frac{\sum_{i=0}^{N}s[i]\times \overline{s[i+16]}}{\sum_{i=0}^{N}s[i]\times \overline{s[i]}}</script><p>因此在实现上述算法的过程的时候，我们需要分别实现各个模块的操作。<br>上面这个算法的硬件实现方法，可以参考如下框图。<br><img src="/2022/06/09/2022.6/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B/算法硬件实现.png" alt="短训练序列检测"><br>主要信号可以分为两路，分别对应上面的公式当中的分子和分母的数据。<br>首先可以看分子上这一路数据。</p>
<ul>
<li>首先对输入的信号进行延时16个采样点</li>
<li>然后对延时模块输出的信号进行取共轭</li>
<li>然后将当前的采样点和延时16采样点之后的数据进行复数乘法</li>
<li>经过复数乘法之后的数据需要在累加一段时间，在这里我们设计累加16个采样点，也就是刚好一个STS的长度</li>
<li>然后使用一个幅度估计的算法来计算出当前的复数信号的模，也就是我们计算出的分子上的结果。</li>
</ul>
<p>对于分母上的过程，其处理方式和分子的类似</p>
<ul>
<li>然后对当前采样点的信号进行取共轭</li>
<li>然后将当前的采样点和其共轭后的数据进行复数乘法</li>
<li>经过复数乘法之后的数据需要在累加一段时间，在这里我们设计累加16个采样点，也就是刚好一个STS的长度</li>
<li>然后使用一个幅度估计的算法来计算出当前的复数信号的模，也就是我们计算出的分母上的结果。</li>
</ul>
<p>最后，我们需要比较分子和分母上的这两个模的大小，当分子上的模大于 3/4分母时，可以判定当前出现了短训练序列出现了相关峰。出现相关峰之后，还需要进行进一步的处理才能判断当前的确检测到了短训练序列。</p>
<ul>
<li>出现相关峰之后，首先我们得保证相关峰的结果需要保持100个连续的采样点。</li>
<li>其次我们得保证，在相关峰持续的时候，输入的实际的采样点的值，既有正数也有复数，并且正负数的个数都需要大于一定的阈值，比如30，因为短训练序列的正负数是基本一致的。</li>
</ul>
<h2 id="3-1-延时模块"><a href="#3-1-延时模块" class="headerlink" title="3.1 延时模块"></a>3.1 延时模块</h2><p>延时模块的设计思路如下：<br>当采样点进入延时模块时，首先将数据写入到RAM当中，当RAM当中已经存有需要延时的采样点个数之后，拉高一个ready信号，在ready信号拉高之后，再进来一个采样点，就会把地址0的数据读出，并且将这个新写入的数据存到地址0当中，然后按着这个顺序依次进行，这样就能够完成延时需要的时钟周期了。<br><img src="/2022/06/09/2022.6/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B/delay_sample.svg" alt="delay_sample"><br>该部分的代码如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br><span class="line">219</span><br><span class="line">220</span><br><span class="line">221</span><br><span class="line">222</span><br><span class="line">223</span><br><span class="line">224</span><br><span class="line">225</span><br><span class="line">226</span><br><span class="line">227</span><br><span class="line">228</span><br><span class="line">229</span><br><span class="line">230</span><br><span class="line">231</span><br><span class="line">232</span><br><span class="line">233</span><br><span class="line">234</span><br><span class="line">235</span><br><span class="line">236</span><br><span class="line">237</span><br><span class="line">238</span><br><span class="line">239</span><br><span class="line">240</span><br><span class="line">241</span><br><span class="line">242</span><br><span class="line">243</span><br><span class="line">244</span><br><span class="line">245</span><br><span class="line">246</span><br><span class="line">247</span><br><span class="line">248</span><br><span class="line">249</span><br><span class="line">250</span><br><span class="line">251</span><br><span class="line">252</span><br><span class="line">253</span><br><span class="line">254</span><br><span class="line">255</span><br><span class="line">256</span><br><span class="line">257</span><br><span class="line">258</span><br><span class="line">259</span><br><span class="line">260</span><br><span class="line">261</span><br><span class="line">262</span><br><span class="line">263</span><br><span class="line">264</span><br><span class="line">265</span><br><span class="line">266</span><br><span class="line">267</span><br><span class="line">268</span><br><span class="line">269</span><br><span class="line">270</span><br><span class="line">271</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sample_delay #(</span><br><span class="line">    <span class="keyword">parameter</span> DATA_WIDTH = <span class="number">32</span>,</span><br><span class="line">    <span class="keyword">parameter</span> DELAY_DEEPTH = <span class="number">16</span></span><br><span class="line">) ( </span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>                        clk                     ,   </span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>                        rst                     ,</span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>                        enable                  ,</span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>                        sample_in_valid         ,    </span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span> [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]       sample_in               ,</span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">reg</span>                         sample_delay_out_valid  ,</span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">wire</span> [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]       sample_delay_out</span><br><span class="line">);</span><br><span class="line">    <span class="comment">//  The following function calculates the address width based on specified RAM depth</span></span><br><span class="line">    <span class="keyword">function</span> <span class="keyword">integer</span> clogb2;</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">integer</span> depth;</span><br><span class="line">        <span class="keyword">for</span> (clogb2=<span class="number">0</span>; depth&gt;<span class="number">0</span>; clogb2=clogb2+<span class="number">1</span>)</span><br><span class="line">        depth = depth &gt;&gt; <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="comment">// internal signals and resgiters</span></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="keyword">reg</span>                                 delay_ready ; <span class="comment">// delay enough samples </span></span><br><span class="line">    <span class="keyword">reg</span> [clogb2(DELAY_DEEPTH-<span class="number">1</span>)-<span class="number">1</span>:<span class="number">0</span>]    cnt_delay   ; <span class="comment">// delay counter</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span>                                wr_ram_en   ;</span><br><span class="line">    <span class="keyword">reg</span> [clogb2(DELAY_DEEPTH-<span class="number">1</span>)-<span class="number">1</span>:<span class="number">0</span>]    wr_ram_addr ;</span><br><span class="line">    <span class="keyword">wire</span>[DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]                wr_ram_data ;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span>                                rd_ram_en   ;</span><br><span class="line">    <span class="keyword">reg</span> [clogb2(DELAY_DEEPTH-<span class="number">1</span>)-<span class="number">1</span>:<span class="number">0</span>]    rd_ram_addr ;</span><br><span class="line">    <span class="keyword">wire</span>[DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]                rd_ram_data ;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="comment">//----------------cnt_delay------------------</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            cnt_delay &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(delay_ready == <span class="number">1&#x27;b0</span> &amp;&amp; sample_in_valid == <span class="number">1&#x27;b1</span> &amp;&amp; cnt_delay == DELAY_DEEPTH -<span class="number">1</span>)<span class="keyword">begin</span></span><br><span class="line">                cnt_delay &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">if</span>(delay_ready == <span class="number">1&#x27;b0</span> &amp;&amp; sample_in_valid == <span class="number">1&#x27;b1</span>)<span class="keyword">begin</span></span><br><span class="line">                cnt_delay &lt;= cnt_delay + <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            cnt_delay &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//----------------delay_ready------------------</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            delay_ready &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (delay_ready == <span class="number">1&#x27;b0</span> &amp;&amp; sample_in_valid == <span class="number">1&#x27;b1</span> &amp;&amp; cnt_delay == DELAY_DEEPTH -<span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                delay_ready &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            delay_ready &lt;=  <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//----------------wr_ram_addr------------------</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            wr_ram_addr &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (samplmodule sample_delay #(</span><br><span class="line">    <span class="keyword">parameter</span> DATA_WIDTH = <span class="number">32</span>,</span><br><span class="line">    <span class="keyword">parameter</span> DELAY_DEEPTH = <span class="number">16</span></span><br><span class="line">) ( </span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>                        clk                     ,   </span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>                        rst                     ,</span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>                        enable                  ,</span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>                        sample_in_valid         ,    </span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span> [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]       sample_in               ,</span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">reg</span>                         sample_delay_out_valid  ,</span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">wire</span> [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]       sample_delay_out</span><br><span class="line">);</span><br><span class="line">    <span class="comment">//  The following function calculates the address width based on specified RAM depth</span></span><br><span class="line">    <span class="keyword">function</span> <span class="keyword">integer</span> clogb2;</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">integer</span> depth;</span><br><span class="line">        <span class="keyword">for</span> (clogb2=<span class="number">0</span>; depth&gt;<span class="number">0</span>; clogb2=clogb2+<span class="number">1</span>)</span><br><span class="line">        depth = depth &gt;&gt; <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="comment">// internal signals and resgiters</span></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="keyword">reg</span>                                 delay_ready ; <span class="comment">// delay enough samples </span></span><br><span class="line">    <span class="keyword">reg</span> [clogb2(DELAY_DEEPTH-<span class="number">1</span>)-<span class="number">1</span>:<span class="number">0</span>]    cnt_delay   ; <span class="comment">// delay counter</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span>                                wr_ram_en   ;</span><br><span class="line">    <span class="keyword">reg</span> [clogb2(DELAY_DEEPTH-<span class="number">1</span>)-<span class="number">1</span>:<span class="number">0</span>]    wr_ram_addr ;</span><br><span class="line">    <span class="keyword">wire</span>[DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]                wr_ram_data ;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span>                                rd_ram_en   ;</span><br><span class="line">    <span class="keyword">reg</span> [clogb2(DELAY_DEEPTH-<span class="number">1</span>)-<span class="number">1</span>:<span class="number">0</span>]    rd_ram_addr ;</span><br><span class="line">    <span class="keyword">wire</span>[DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]                rd_ram_data ;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="comment">//----------------cnt_delay------------------</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            cnt_delay &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(delay_ready == <span class="number">1&#x27;b0</span> &amp;&amp; sample_in_valid == <span class="number">1&#x27;b1</span> &amp;&amp; cnt_delay == DELAY_DEEPTH -<span class="number">1</span>)<span class="keyword">begin</span></span><br><span class="line">                cnt_delay &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">if</span>(delay_ready == <span class="number">1&#x27;b0</span> &amp;&amp; sample_in_valid == <span class="number">1&#x27;b1</span>)<span class="keyword">begin</span></span><br><span class="line">                cnt_delay &lt;= cnt_delay + <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            cnt_delay &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//----------------delay_ready------------------</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            delay_ready &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (delay_ready == <span class="number">1&#x27;b0</span> &amp;&amp; sample_in_valid == <span class="number">1&#x27;b1</span> &amp;&amp; cnt_delay == DELAY_DEEPTH -<span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                delay_ready &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            delay_ready &lt;=  <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//----------------wr_ram_addr------------------</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            wr_ram_addr &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (sample_in_valid == <span class="number">1&#x27;b1</span> &amp;&amp; wr_ram_addr == DELAY_DEEPTH - <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                wr_ram_addr &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span> (sample_in_valid == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">                wr_ram_addr &lt;= wr_ram_addr + <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            wr_ram_addr &lt;=  <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> wr_ram_en = sample_in_valid;</span><br><span class="line">    <span class="keyword">assign</span> wr_ram_data = sample_in;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    simple_2port_ram#(</span><br><span class="line">        <span class="variable">.RAM_WIDTH</span>       ( DATA_WIDTH ),</span><br><span class="line">        <span class="variable">.RAM_DEPTH</span>       ( DELAY_DEEPTH ),</span><br><span class="line">        <span class="variable">.RAM_PERFORMANCE</span> ( <span class="string">&quot;LOW_LATENCY&quot;</span> ),</span><br><span class="line">        <span class="variable">.INIT_FILE</span>       ( <span class="string">&quot;&quot;</span> )</span><br><span class="line">    )u_simple_2port_ram(</span><br><span class="line">        <span class="variable">.addra</span>           ( wr_ram_addr     ),</span><br><span class="line">        <span class="variable">.addrb</span>           ( rd_ram_addr     ),</span><br><span class="line">        <span class="variable">.dina</span>            ( wr_ram_data     ),</span><br><span class="line">        <span class="variable">.clka</span>            ( clk             ),</span><br><span class="line">        <span class="variable">.clkb</span>            ( clk             ),</span><br><span class="line">        <span class="variable">.wea</span>             ( wr_ram_en       ),</span><br><span class="line">        <span class="variable">.enb</span>             ( rd_ram_en       ),</span><br><span class="line">        <span class="variable">.rstb</span>            ( rst             ),</span><br><span class="line">        <span class="variable">.regceb</span>          ( <span class="number">1&#x27;b1</span>            ),</span><br><span class="line">        <span class="variable">.doutb</span>           ( rd_ram_data     )</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="comment">//----------------rd_ram_addr------------------</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            rd_ram_addr &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (sample_in_valid == <span class="number">1&#x27;b1</span> &amp;&amp; delay_ready == <span class="number">1&#x27;b1</span> &amp;&amp; (rd_ram_addr == DELAY_DEEPTH - <span class="number">1</span>)) <span class="keyword">begin</span></span><br><span class="line">                rd_ram_addr &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span> (sample_in_valid == <span class="number">1&#x27;b1</span> &amp;&amp; delay_ready == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">                rd_ram_addr &lt;= rd_ram_addr + <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            rd_ram_addr &lt;=  <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> rd_ram_en = sample_in_valid &amp; delay_ready;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//----------------sample_delay_out_valid------------------</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        sample_delay_out_valid &lt;= rd_ram_en;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> sample_delay_out = rd_ram_data;</span><br><span class="line">    </span><br><span class="line">endmodulee_in_valid == <span class="number">1&#x27;b1</span> &amp;&amp; wr_ram_addr == DELAY_DEEPTH - <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                wr_ram_addr &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span> (sample_in_valid == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">                wr_ram_addr &lt;= wr_ram_addr + <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            wr_ram_addr &lt;=  <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> wr_ram_en = sample_in_valid;</span><br><span class="line">    <span class="keyword">assign</span> wr_ram_data = sample_in;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    simple_2port_ram#(</span><br><span class="line">        <span class="variable">.RAM_WIDTH</span>       ( DATA_WIDTH ),</span><br><span class="line">        <span class="variable">.RAM_DEPTH</span>       ( DELAY_DEEPTH ),</span><br><span class="line">        <span class="variable">.RAM_PERFORMANCE</span> ( <span class="string">&quot;LOW_LATENCY&quot;</span> ),</span><br><span class="line">        <span class="variable">.INIT_FILE</span>       ( <span class="string">&quot;&quot;</span> )</span><br><span class="line">    )u_simple_2port_ram(</span><br><span class="line">        <span class="variable">.addra</span>           ( wr_ram_addr     ),</span><br><span class="line">        <span class="variable">.addrb</span>           ( rd_ram_addr     ),</span><br><span class="line">        <span class="variable">.dina</span>            ( wr_ram_data     ),</span><br><span class="line">        <span class="variable">.clka</span>            ( clk             ),</span><br><span class="line">        <span class="variable">.clkb</span>            ( clk             ),</span><br><span class="line">        <span class="variable">.wea</span>             ( wr_ram_en       ),</span><br><span class="line">        <span class="variable">.enb</span>             ( rd_ram_en       ),</span><br><span class="line">        <span class="variable">.rstb</span>            ( rst             ),</span><br><span class="line">        <span class="variable">.regceb</span>          ( <span class="number">1&#x27;b1</span>            ),</span><br><span class="line">        <span class="variable">.doutb</span>           ( rd_ram_data     )</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="comment">//----------------rd_ram_addr------------------</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            rd_ram_addr &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (sample_in_valid == <span class="number">1&#x27;b1</span> &amp;&amp; delay_ready == <span class="number">1&#x27;b1</span> &amp;&amp; (rd_ram_addr == DELAY_DEEPTH - <span class="number">1</span>)) <span class="keyword">begin</span></span><br><span class="line">                rd_ram_addr &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span> (sample_in_valid == <span class="number">1&#x27;b1</span> &amp;&amp; delay_ready == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">                rd_ram_addr &lt;= rd_ram_addr + <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            rd_ram_addr &lt;=  <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> rd_ram_en = sample_in_valid &amp; delay_ready;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//----------------sample_delay_out_valid------------------</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        sample_delay_out_valid &lt;= rd_ram_en;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> sample_delay_out = rd_ram_data;</span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="3-2-求累加和模块"><a href="#3-2-求累加和模块" class="headerlink" title="3.2 求累加和模块"></a>3.2 求累加和模块</h2><p>求累加和模块的时序设计如下所示：<br><img src="/2022/06/09/2022.6/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B/accumulate_average.svg" alt="accumulate_average"><br>该模块的设计思路如下：<br>输入的采样点，在采样点有效的情况下进行累加，并将输入的采样点写入到RAM当中，当累加到需要的采样点个数的时候，比如16，会拉高这个ready信号，ready信号拉高之后，再来一个采样点，将RAM当中的第一个采样点读出，并且将新进入的采样点写入。与此同时累加和再原来的基础上，加上新进来的采样点的值并且减去从RAM当中读出的值，也就16个采样点之前的值，这样就能够保证求取一个长度为16的窗口当中的累加和了。</p>
<p>该部分的实现代码如下：<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br><span class="line">219</span><br><span class="line">220</span><br><span class="line">221</span><br><span class="line">222</span><br><span class="line">223</span><br><span class="line">224</span><br><span class="line">225</span><br><span class="line">226</span><br><span class="line">227</span><br><span class="line">228</span><br><span class="line">229</span><br><span class="line">230</span><br><span class="line">231</span><br><span class="line">232</span><br><span class="line">233</span><br><span class="line">234</span><br><span class="line">235</span><br><span class="line">236</span><br><span class="line">237</span><br><span class="line">238</span><br><span class="line">239</span><br><span class="line">240</span><br><span class="line">241</span><br><span class="line">242</span><br><span class="line">243</span><br><span class="line">244</span><br><span class="line">245</span><br><span class="line">246</span><br><span class="line">247</span><br><span class="line">248</span><br><span class="line">249</span><br><span class="line">250</span><br><span class="line">251</span><br><span class="line">252</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> accumulate_avg #(</span><br><span class="line">    <span class="keyword">parameter</span> DATA_WIDTH = <span class="number">32</span>,</span><br><span class="line">    <span class="keyword">parameter</span> DELAY_DEEPTH = <span class="number">16</span></span><br><span class="line">) ( </span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>                        clk                     ,   </span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>                        rst                     ,</span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>                        enable                  ,</span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>                        sample_in_valid         ,    </span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span> [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]       sample_in               ,</span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">reg</span>                         acc_avg_out_valid       ,</span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">reg</span>  [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]       acc_avg_out</span><br><span class="line">);</span><br><span class="line">    <span class="comment">//  The following function calculates the address width based on specified RAM depth</span></span><br><span class="line">    <span class="keyword">function</span> <span class="keyword">integer</span> clogb2;</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">integer</span> depth;</span><br><span class="line">        <span class="keyword">for</span> (clogb2=<span class="number">0</span>; depth&gt;<span class="number">0</span>; clogb2=clogb2+<span class="number">1</span>)</span><br><span class="line">        depth = depth &gt;&gt; <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="comment">// parameter define</span></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="keyword">localparam</span> EXT_WDITH = clogb2(DELAY_DEEPTH-<span class="number">1</span>);</span><br><span class="line"></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="comment">// internal signals and resgiters</span></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="keyword">reg</span>                                 delay_ready ; <span class="comment">// delay enough samples </span></span><br><span class="line">    <span class="keyword">reg</span> [clogb2(DELAY_DEEPTH-<span class="number">1</span>)-<span class="number">1</span>:<span class="number">0</span>]    cnt_delay   ; <span class="comment">// delay counter</span></span><br><span class="line">    <span class="keyword">reg</span>                                 sample_in_valid_dly1,sample_in_valid_dly2;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">reg</span>                                 delay_ready_dly1, delay_ready_dly2, delay_ready_dly3;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span>                                wr_ram_en   ;</span><br><span class="line">    <span class="keyword">reg</span> [clogb2(DELAY_DEEPTH-<span class="number">1</span>)-<span class="number">1</span>:<span class="number">0</span>]    wr_ram_addr ;</span><br><span class="line">    <span class="keyword">wire</span>[DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]                wr_ram_data ;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span>                                rd_ram_en   ;</span><br><span class="line">    <span class="keyword">reg</span> [clogb2(DELAY_DEEPTH-<span class="number">1</span>)-<span class="number">1</span>:<span class="number">0</span>]    rd_ram_addr ;</span><br><span class="line">    <span class="keyword">wire</span>[DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]                rd_ram_data ;</span><br><span class="line">    <span class="keyword">reg</span>                                 rd_ram_valid;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [DATA_WIDTH + EXT_WDITH-<span class="number">1</span>:<span class="number">0</span>]    acc_window  ;</span><br><span class="line">    <span class="keyword">reg</span>                                 acc_window_valid;</span><br><span class="line">    <span class="keyword">reg</span> [DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]                acc_new     ;</span><br><span class="line">    <span class="keyword">wire</span>[DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]                acc_old     ;</span><br><span class="line">    <span class="keyword">wire</span>[DATA_WIDTH + EXT_WDITH-<span class="number">1</span>:<span class="number">0</span>]    acc_ext_new ;</span><br><span class="line">    <span class="keyword">wire</span>[DATA_WIDTH + EXT_WDITH-<span class="number">1</span>:<span class="number">0</span>]    acc_ext_old ;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="comment">//----------------cnt_delay------------------</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            cnt_delay &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(delay_ready == <span class="number">1&#x27;b0</span> &amp;&amp; sample_in_valid == <span class="number">1&#x27;b1</span> &amp;&amp; cnt_delay == DELAY_DEEPTH -<span class="number">1</span>)<span class="keyword">begin</span></span><br><span class="line">                cnt_delay &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">if</span>(delay_ready == <span class="number">1&#x27;b0</span> &amp;&amp; sample_in_valid == <span class="number">1&#x27;b1</span>)<span class="keyword">begin</span></span><br><span class="line">                cnt_delay &lt;= cnt_delay + <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            cnt_delay &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//----------------delay_ready------------------</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            delay_ready &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (delay_ready == <span class="number">1&#x27;b0</span> &amp;&amp; sample_in_valid == <span class="number">1&#x27;b1</span> &amp;&amp; cnt_delay == DELAY_DEEPTH -<span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                delay_ready &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            delay_ready &lt;=  <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//----------------wr_ram_addr------------------</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            wr_ram_addr &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (sample_in_valid == <span class="number">1&#x27;b1</span> &amp;&amp; wr_ram_addr == DELAY_DEEPTH - <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                wr_ram_addr &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span> (sample_in_valid == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">                wr_ram_addr &lt;= wr_ram_addr + <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            wr_ram_addr &lt;=  <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> wr_ram_en = sample_in_valid;</span><br><span class="line">    <span class="keyword">assign</span> wr_ram_data = sample_in;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            sample_in_valid_dly1 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            sample_in_valid_dly2 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            delay_ready_dly1 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            delay_ready_dly2 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            delay_ready_dly3 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            sample_in_valid_dly1 &lt;=  sample_in_valid;</span><br><span class="line">            sample_in_valid_dly2 &lt;=  sample_in_valid_dly1;</span><br><span class="line">            delay_ready_dly1 &lt;= delay_ready;</span><br><span class="line">            delay_ready_dly2 &lt;= delay_ready_dly1;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    simple_2port_ram#(</span><br><span class="line">        <span class="variable">.RAM_WIDTH</span>       ( DATA_WIDTH ),</span><br><span class="line">        <span class="variable">.RAM_DEPTH</span>       ( DELAY_DEEPTH ),</span><br><span class="line">        <span class="variable">.RAM_PERFORMANCE</span> ( <span class="string">&quot;LOW_LATENCY&quot;</span> ),</span><br><span class="line">        <span class="variable">.INIT_FILE</span>       ( <span class="string">&quot;&quot;</span> )</span><br><span class="line">    )u_simple_2port_ram(</span><br><span class="line">        <span class="variable">.addra</span>           ( wr_ram_addr     ),</span><br><span class="line">        <span class="variable">.addrb</span>           ( rd_ram_addr     ),</span><br><span class="line">        <span class="variable">.dina</span>            ( wr_ram_data     ),</span><br><span class="line">        <span class="variable">.clka</span>            ( clk             ),</span><br><span class="line">        <span class="variable">.clkb</span>            ( clk             ),</span><br><span class="line">        <span class="variable">.wea</span>             ( wr_ram_en       ),</span><br><span class="line">        <span class="variable">.enb</span>             ( rd_ram_en       ),</span><br><span class="line">        <span class="variable">.rstb</span>            ( rst             ),</span><br><span class="line">        <span class="variable">.regceb</span>          ( <span class="number">1&#x27;b1</span>            ),</span><br><span class="line">        <span class="variable">.doutb</span>           ( rd_ram_data     )</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="comment">//----------------rd_ram_addr------------------</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            rd_ram_addr &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (sample_in_valid == <span class="number">1&#x27;b1</span> &amp;&amp; delay_ready == <span class="number">1&#x27;b1</span> &amp;&amp; (rd_ram_addr == DELAY_DEEPTH - <span class="number">1</span>)) <span class="keyword">begin</span></span><br><span class="line">                rd_ram_addr &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span> (sample_in_valid == <span class="number">1&#x27;b1</span> &amp;&amp; delay_ready == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">                rd_ram_addr &lt;= rd_ram_addr + <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            rd_ram_addr &lt;=  <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> rd_ram_en = sample_in_valid &amp; delay_ready;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//----------------rd_ram_valid------------------</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        rd_ram_valid &lt;= rd_ram_en;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//----------------acc_new/old------------------</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            acc_new &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (delay_ready == <span class="number">1&#x27;b1</span> &amp;&amp; sample_in_valid == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">                acc_new &lt;= sample_in;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            acc_new &lt;=  <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> acc_old = rd_ram_data;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> acc_ext_new = &#123;&#123;EXT_WDITH&#123;acc_new[DATA_WIDTH-<span class="number">1</span>]&#125;&#125;, acc_new&#125;;</span><br><span class="line">    <span class="keyword">assign</span> acc_ext_old = &#123;&#123;EXT_WDITH&#123;acc_old[DATA_WIDTH-<span class="number">1</span>]&#125;&#125;, acc_old&#125;;</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//----------------acc_window------------------</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            acc_window &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(delay_ready == <span class="number">1&#x27;b0</span>)<span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(sample_in_valid == <span class="number">1&#x27;b1</span>)<span class="keyword">begin</span></span><br><span class="line">                    acc_window &lt;= acc_window + &#123;&#123;EXT_WDITH&#123;sample_in[DATA_WIDTH-<span class="number">1</span>]&#125;&#125;,sample_in&#125;;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span> (rd_ram_valid == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">                   acc_window &lt;= acc_window - acc_ext_old + acc_ext_new; </span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            acc_window &lt;=  <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//----------------acc_window_valid------------------</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            acc_window_valid &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (delay_ready == <span class="number">1&#x27;b1</span> ) <span class="keyword">begin</span></span><br><span class="line">                acc_window_valid &lt;= rd_ram_valid;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            acc_window_valid &lt;=  <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//----------------avg_out_valid------------------</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            acc_avg_out_valid &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="comment">// latency 2 beat</span></span><br><span class="line">            acc_avg_out_valid &lt;= delay_ready ? acc_window_valid | (~delay_ready_dly2 &amp; delay_ready_dly1) : sample_in_valid_dly2;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            acc_avg_out_valid &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//----------------acc_avg_out------------------</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            acc_avg_out &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            acc_avg_out &lt;= acc_window[DATA_WIDTH + EXT_WDITH-<span class="number">1</span>: EXT_WDITH];</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            acc_avg_out &lt;=  <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></p>
<h2 id="3-3-幅度估计算法"><a href="#3-3-幅度估计算法" class="headerlink" title="3.3 幅度估计算法"></a>3.3 幅度估计算法</h2><p>下面的网站介绍了一种幅度估计算法，相较于原始的根据IQ信号求取模的方式，使用这种简单的方式能够使用硬件比较方便的实现。<br><a target="_blank" rel="noopener" href="https://dspguru.com/dsp/tricks/magnitude-estimator/">magnitude-estimator</a><br><img src="/2022/06/09/2022.6/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B/幅度估计算法.png" alt="幅度估计算法"><br>根据输入的I路和Q路的数据的绝对值来估计幅度，其中参数alpha和beta可以有如下的取值：<br><img src="/2022/06/09/2022.6/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B/幅度估计参数.png" alt="幅度估计参数"><br>在硬件设计的时候，可以选择alpha为1，beta为0.25。</p>
<p>有了这个幅度估计的算法最为支撑，就能够很容易地完成短训练序列的检测了，具体的设计时序如下：<br><img src="/2022/06/09/2022.6/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B/幅度估计与检测.svg" alt="幅度估计与检测"><br>经过累加求和之后的自相关和互相关的值，依次求取各自的IQ路的绝对值，然后根据幅度估计算法，求得自相关和互相关的结果，并且进行比较，通过比较分子和分母的值从而判定是否检测到802.11a的包。<br>这部分的代码如下：<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br><span class="line">219</span><br><span class="line">220</span><br><span class="line">221</span><br><span class="line">222</span><br><span class="line">223</span><br><span class="line">224</span><br><span class="line">225</span><br><span class="line">226</span><br><span class="line">227</span><br><span class="line">228</span><br><span class="line">229</span><br><span class="line">230</span><br><span class="line">231</span><br><span class="line">232</span><br><span class="line">233</span><br><span class="line">234</span><br><span class="line">235</span><br><span class="line">236</span><br><span class="line">237</span><br><span class="line">238</span><br><span class="line">239</span><br><span class="line">240</span><br><span class="line">241</span><br><span class="line">242</span><br><span class="line">243</span><br><span class="line">244</span><br><span class="line">245</span><br><span class="line">246</span><br><span class="line">247</span><br><span class="line">248</span><br><span class="line">249</span><br><span class="line">250</span><br><span class="line">251</span><br><span class="line">252</span><br><span class="line">253</span><br><span class="line">254</span><br><span class="line">255</span><br><span class="line">256</span><br><span class="line">257</span><br><span class="line">258</span><br><span class="line">259</span><br><span class="line">260</span><br><span class="line">261</span><br><span class="line">262</span><br><span class="line">263</span><br><span class="line">264</span><br><span class="line">265</span><br><span class="line">266</span><br><span class="line">267</span><br><span class="line">268</span><br><span class="line">269</span><br><span class="line">270</span><br><span class="line">271</span><br><span class="line">272</span><br><span class="line">273</span><br><span class="line">274</span><br><span class="line">275</span><br><span class="line">276</span><br><span class="line">277</span><br><span class="line">278</span><br><span class="line">279</span><br><span class="line">280</span><br><span class="line">281</span><br><span class="line">282</span><br><span class="line">283</span><br><span class="line">284</span><br><span class="line">285</span><br><span class="line">286</span><br><span class="line">287</span><br><span class="line">288</span><br><span class="line">289</span><br><span class="line">290</span><br><span class="line">291</span><br><span class="line">292</span><br><span class="line">293</span><br><span class="line">294</span><br><span class="line">295</span><br><span class="line">296</span><br><span class="line">297</span><br><span class="line">298</span><br><span class="line">299</span><br><span class="line">300</span><br><span class="line">301</span><br><span class="line">302</span><br><span class="line">303</span><br><span class="line">304</span><br><span class="line">305</span><br><span class="line">306</span><br><span class="line">307</span><br><span class="line">308</span><br><span class="line">309</span><br><span class="line">310</span><br><span class="line">311</span><br><span class="line">312</span><br><span class="line">313</span><br><span class="line">314</span><br><span class="line">315</span><br><span class="line">316</span><br><span class="line">317</span><br><span class="line">318</span><br><span class="line">319</span><br><span class="line">320</span><br><span class="line">321</span><br><span class="line">322</span><br><span class="line">323</span><br><span class="line">324</span><br><span class="line">325</span><br><span class="line">326</span><br><span class="line">327</span><br><span class="line">328</span><br><span class="line">329</span><br><span class="line">330</span><br><span class="line">331</span><br><span class="line">332</span><br><span class="line">333</span><br><span class="line">334</span><br><span class="line">335</span><br><span class="line">336</span><br><span class="line">337</span><br><span class="line">338</span><br><span class="line">339</span><br><span class="line">340</span><br><span class="line">341</span><br><span class="line">342</span><br><span class="line">343</span><br><span class="line">344</span><br><span class="line">345</span><br><span class="line">346</span><br><span class="line">347</span><br><span class="line">348</span><br><span class="line">349</span><br><span class="line">350</span><br><span class="line">351</span><br><span class="line">352</span><br><span class="line">353</span><br><span class="line">354</span><br><span class="line">355</span><br><span class="line">356</span><br><span class="line">357</span><br><span class="line">358</span><br><span class="line">359</span><br><span class="line">360</span><br><span class="line">361</span><br><span class="line">362</span><br><span class="line">363</span><br><span class="line">364</span><br><span class="line">365</span><br><span class="line">366</span><br><span class="line">367</span><br><span class="line">368</span><br><span class="line">369</span><br><span class="line">370</span><br><span class="line">371</span><br><span class="line">372</span><br><span class="line">373</span><br><span class="line">374</span><br><span class="line">375</span><br><span class="line">376</span><br><span class="line">377</span><br><span class="line">378</span><br><span class="line">379</span><br><span class="line">380</span><br><span class="line">381</span><br><span class="line">382</span><br><span class="line">383</span><br><span class="line">384</span><br><span class="line">385</span><br><span class="line">386</span><br><span class="line">387</span><br><span class="line">388</span><br><span class="line">389</span><br><span class="line">390</span><br><span class="line">391</span><br><span class="line">392</span><br><span class="line">393</span><br><span class="line">394</span><br><span class="line">395</span><br><span class="line">396</span><br><span class="line">397</span><br><span class="line">398</span><br><span class="line">399</span><br><span class="line">400</span><br><span class="line">401</span><br><span class="line">402</span><br><span class="line">403</span><br><span class="line">404</span><br><span class="line">405</span><br><span class="line">406</span><br><span class="line">407</span><br><span class="line">408</span><br><span class="line">409</span><br><span class="line">410</span><br><span class="line">411</span><br><span class="line">412</span><br><span class="line">413</span><br><span class="line">414</span><br><span class="line">415</span><br><span class="line">416</span><br><span class="line">417</span><br><span class="line">418</span><br><span class="line">419</span><br><span class="line">420</span><br><span class="line">421</span><br><span class="line">422</span><br><span class="line">423</span><br><span class="line">424</span><br><span class="line">425</span><br><span class="line">426</span><br><span class="line">427</span><br><span class="line">428</span><br><span class="line">429</span><br><span class="line">430</span><br><span class="line">431</span><br><span class="line">432</span><br><span class="line">433</span><br><span class="line">434</span><br><span class="line">435</span><br><span class="line">436</span><br><span class="line">437</span><br><span class="line">438</span><br><span class="line">439</span><br><span class="line">440</span><br><span class="line">441</span><br><span class="line">442</span><br><span class="line">443</span><br><span class="line">444</span><br><span class="line">445</span><br><span class="line">446</span><br><span class="line">447</span><br><span class="line">448</span><br><span class="line">449</span><br><span class="line">450</span><br><span class="line">451</span><br><span class="line">452</span><br><span class="line">453</span><br><span class="line">454</span><br><span class="line">455</span><br><span class="line">456</span><br><span class="line">457</span><br><span class="line">458</span><br><span class="line">459</span><br><span class="line">460</span><br><span class="line">461</span><br><span class="line">462</span><br><span class="line">463</span><br><span class="line">464</span><br><span class="line">465</span><br><span class="line">466</span><br><span class="line">467</span><br><span class="line">468</span><br><span class="line">469</span><br><span class="line">470</span><br><span class="line">471</span><br><span class="line">472</span><br><span class="line">473</span><br><span class="line">474</span><br><span class="line">475</span><br><span class="line">476</span><br><span class="line">477</span><br><span class="line">478</span><br><span class="line">479</span><br><span class="line">480</span><br><span class="line">481</span><br><span class="line">482</span><br><span class="line">483</span><br><span class="line">484</span><br><span class="line">485</span><br><span class="line">486</span><br><span class="line">487</span><br><span class="line">488</span><br><span class="line">489</span><br><span class="line">490</span><br><span class="line">491</span><br><span class="line">492</span><br><span class="line">493</span><br><span class="line">494</span><br><span class="line">495</span><br><span class="line">496</span><br><span class="line">497</span><br><span class="line">498</span><br><span class="line">499</span><br><span class="line">500</span><br><span class="line">501</span><br><span class="line">502</span><br><span class="line">503</span><br><span class="line">504</span><br><span class="line">505</span><br><span class="line">506</span><br><span class="line">507</span><br><span class="line">508</span><br><span class="line">509</span><br><span class="line">510</span><br><span class="line">511</span><br><span class="line">512</span><br><span class="line">513</span><br><span class="line">514</span><br><span class="line">515</span><br><span class="line">516</span><br><span class="line">517</span><br><span class="line">518</span><br><span class="line">519</span><br><span class="line">520</span><br><span class="line">521</span><br><span class="line">522</span><br><span class="line">523</span><br><span class="line">524</span><br><span class="line">525</span><br><span class="line">526</span><br><span class="line">527</span><br><span class="line">528</span><br><span class="line">529</span><br><span class="line">530</span><br><span class="line">531</span><br><span class="line">532</span><br><span class="line">533</span><br><span class="line">534</span><br><span class="line">535</span><br><span class="line">536</span><br><span class="line">537</span><br><span class="line">538</span><br><span class="line">539</span><br><span class="line">540</span><br><span class="line">541</span><br><span class="line">542</span><br><span class="line">543</span><br><span class="line">544</span><br><span class="line">545</span><br><span class="line">546</span><br><span class="line">547</span><br><span class="line">548</span><br><span class="line">549</span><br><span class="line">550</span><br><span class="line">551</span><br><span class="line">552</span><br><span class="line">553</span><br><span class="line">554</span><br><span class="line">555</span><br><span class="line">556</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ofdm_packet_detect (</span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>                clk                     ,</span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>                rst                     ,</span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>                enable                  ,   </span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>    [<span class="number">15</span>:<span class="number">0</span>]      sample_in_i             ,</span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>    [<span class="number">15</span>:<span class="number">0</span>]      sample_in_q             ,</span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>                sample_in_valid         ,</span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>    [<span class="number">15</span>:<span class="number">0</span>]      sts_detect_threshold    , <span class="comment">// decision threshold</span></span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">reg</span>                 sts_detect_flag           <span class="comment">// detected the ofdm short training sequence</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="comment">// delay path</span></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="comment">// delay one short traning sequence(16 beates in this case)</span></span><br><span class="line">    <span class="keyword">wire</span>            sample_delay_out_valid;</span><br><span class="line">    <span class="keyword">wire</span>    [<span class="number">31</span>:<span class="number">0</span>]  sample_delay_out;</span><br><span class="line">    <span class="keyword">wire</span>    [<span class="number">15</span>:<span class="number">0</span>]  sample_delay_out_i, sample_delay_out_q;</span><br><span class="line">    </span><br><span class="line">    <span class="comment">// get the Conjugate value of the 16 beats delay</span></span><br><span class="line">    <span class="keyword">reg</span>     [<span class="number">15</span>:<span class="number">0</span>]  sample_delay_conj_i, sample_delay_conj_q;</span><br><span class="line">    <span class="keyword">reg</span>             sample_delay_conj_valid;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// delay the input data for cross correlation</span></span><br><span class="line">    <span class="keyword">reg</span>     [<span class="number">15</span>:<span class="number">0</span>]  sample_in_i_dly1, sample_in_i_dly2;</span><br><span class="line">    <span class="keyword">reg</span>     [<span class="number">15</span>:<span class="number">0</span>]  sample_in_q_dly1, sample_in_q_dly2;</span><br><span class="line">    <span class="keyword">reg</span>             sample_in_valid_dly1, sample_in_valid_dly2;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// calculate the complex multiplication</span></span><br><span class="line">    <span class="keyword">wire</span>            s_delay_complex_out_valid;</span><br><span class="line">    <span class="keyword">wire</span>    [<span class="number">63</span>:<span class="number">0</span>]  s_delay_complex_out;</span><br><span class="line">    <span class="keyword">wire</span>    [<span class="number">31</span>:<span class="number">0</span>]  s_delay_complex_out_i, s_delay_complex_out_q;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// calculate the accumulate value for cross correlation</span></span><br><span class="line">    <span class="keyword">wire</span>            s_delay_acc_avg_i_valid, s_delay_acc_avg_q_valid;</span><br><span class="line">    <span class="keyword">wire</span>    [<span class="number">31</span>:<span class="number">0</span>]  s_delay_acc_avg_i, s_delay_acc_avg_q;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// get the absolute value of i/q for amplitude estimation</span></span><br><span class="line">    <span class="keyword">reg</span>             s_delay_est_abs_valid;</span><br><span class="line">    <span class="keyword">reg</span>     [<span class="number">31</span>:<span class="number">0</span>]  s_delay_est_abs_i, s_delay_est_abs_q;</span><br><span class="line">    </span><br><span class="line">    <span class="comment">// get the max and min value of i/q for amplitude estimation</span></span><br><span class="line">    <span class="keyword">reg</span>             s_delay_est_max_min_valid;</span><br><span class="line">    <span class="keyword">reg</span>     [<span class="number">31</span>:<span class="number">0</span>]  s_delay_est_max, s_delay_est_min;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// calculate the amplitude estimation </span></span><br><span class="line">    <span class="comment">// mag = alpha*max(|I|, |Q|) + beta*min(|I|, |Q|);</span></span><br><span class="line">    <span class="comment">// alpha=1, beta=1/4</span></span><br><span class="line">    <span class="keyword">reg</span>             s_delay_amp_est_valid;</span><br><span class="line">    <span class="keyword">reg</span>     [<span class="number">31</span>:<span class="number">0</span>]  s_delay_amp_est;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="comment">// current path</span></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// the conjugate value the current sample, this at the same beat </span></span><br><span class="line">    <span class="comment">// of sample_in_i/q_dly2</span></span><br><span class="line">    <span class="keyword">reg</span>     [<span class="number">15</span>:<span class="number">0</span>]  s_curr_conj_q, s_curr_conj_i;</span><br><span class="line">    <span class="keyword">reg</span>             s_curr_conj_valid;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// calculate the complex multiplication</span></span><br><span class="line">    <span class="keyword">wire</span>            s_curr_complex_out_valid;</span><br><span class="line">    <span class="keyword">wire</span>    [<span class="number">63</span>:<span class="number">0</span>]  s_curr_complex_out;</span><br><span class="line">    <span class="keyword">wire</span>    [<span class="number">31</span>:<span class="number">0</span>]  s_curr_complex_out_i, s_curr_complex_out_q;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// calculate the accumulate value for auto-correlation</span></span><br><span class="line">    <span class="keyword">wire</span>            s_curr_acc_avg_i_valid, s_curr_acc_avg_q_valid;</span><br><span class="line">    <span class="keyword">wire</span>    [<span class="number">31</span>:<span class="number">0</span>]  s_curr_acc_avg_i, s_curr_acc_avg_q;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// get the absolute value of i/q for amplitude estimation</span></span><br><span class="line">    <span class="keyword">reg</span>             s_curr_est_abs_valid;</span><br><span class="line">    <span class="keyword">reg</span>     [<span class="number">31</span>:<span class="number">0</span>]  s_curr_est_abs_i, s_curr_est_abs_q;</span><br><span class="line">    </span><br><span class="line">    <span class="comment">// get the max and min value of i/q for amplitude estimation</span></span><br><span class="line">    <span class="keyword">reg</span>             s_curr_est_max_min_valid;</span><br><span class="line">    <span class="keyword">reg</span>     [<span class="number">31</span>:<span class="number">0</span>]  s_curr_est_max, s_curr_est_min;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// calculate the amplitude estimation </span></span><br><span class="line">    <span class="comment">// mag = alpha*max(|I|, |Q|) + beta*min(|I|, |Q|);</span></span><br><span class="line">    <span class="comment">// alpha=1, beta=1/4</span></span><br><span class="line">    <span class="keyword">reg</span>             s_curr_amp_est_valid;</span><br><span class="line">    <span class="keyword">reg</span>     [<span class="number">31</span>:<span class="number">0</span>]  s_curr_amp_est;</span><br><span class="line">    <span class="keyword">wire</span>    [<span class="number">31</span>:<span class="number">0</span>]  s_curr_amp_est_075; <span class="comment">// 75% of current amplitude estimation value</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="comment">// detect region</span></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="keyword">reg</span>     [<span class="number">15</span>:<span class="number">0</span>]  pos_threshold, neg_threshold;</span><br><span class="line">    <span class="keyword">reg</span>     [<span class="number">15</span>:<span class="number">0</span>]  amp_est_threshold;</span><br><span class="line">    <span class="keyword">reg</span>     [<span class="number">15</span>:<span class="number">0</span>]  cnt_pos, cnt_neg;</span><br><span class="line">    <span class="keyword">reg</span>     [<span class="number">15</span>:<span class="number">0</span>]  cnt_est_ok;</span><br><span class="line">        </span><br><span class="line">    </span><br><span class="line"></span><br><span class="line">    <span class="comment">/*********************************************************</span></span><br><span class="line"><span class="comment">                        delay path</span></span><br><span class="line"><span class="comment">    *********************************************************/</span></span><br><span class="line">    <span class="comment">//======================================================</span></span><br><span class="line">    <span class="comment">// delay 16 samples for Cross correlation</span></span><br><span class="line">    <span class="comment">// the sample_delay_out has 1 beat delay from sample_in</span></span><br><span class="line">    <span class="comment">//======================================================</span></span><br><span class="line">    sample_delay#(</span><br><span class="line">        <span class="variable">.DATA_WIDTH</span>              ( <span class="number">32</span> ),</span><br><span class="line">        <span class="variable">.DELAY_DEEPTH</span>            ( <span class="number">16</span> )</span><br><span class="line">    )u_sample_delay(</span><br><span class="line">        <span class="variable">.clk</span>                     ( clk                     ),</span><br><span class="line">        <span class="variable">.rst</span>                     ( rst                     ),</span><br><span class="line">        <span class="variable">.enable</span>                  ( enable                  ),</span><br><span class="line">        <span class="variable">.sample_in_valid</span>         ( sample_in_valid         ),</span><br><span class="line">        <span class="variable">.sample_in</span>               ( &#123;sample_in_q, sample_in_i&#125; ),</span><br><span class="line">        <span class="variable">.sample_delay_out_valid</span>  ( sample_delay_out_valid  ),</span><br><span class="line">        <span class="variable">.sample_delay_out</span>        ( sample_delay_out        )</span><br><span class="line">    );</span><br><span class="line">    <span class="keyword">assign</span> sample_delay_out_q = sample_delay_out[<span class="number">31</span>:<span class="number">16</span>];</span><br><span class="line">    <span class="keyword">assign</span> sample_delay_out_i = sample_delay_out[<span class="number">15</span>:<span class="number">0</span>];</span><br><span class="line"></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="comment">// Conjugate the sample</span></span><br><span class="line">    <span class="comment">// 1 beat latency</span></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            sample_delay_conj_q &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            sample_delay_conj_i &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            sample_delay_conj_valid &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            sample_delay_conj_q &lt;= ~sample_delay_out_q + <span class="number">1</span>;</span><br><span class="line">            sample_delay_conj_i &lt;= sample_delay_out_i;</span><br><span class="line">            sample_delay_conj_valid &lt;= sample_delay_out_valid;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="comment">// delay 2 beats of the input sample,</span></span><br><span class="line">    <span class="comment">// In order to be able to match the </span></span><br><span class="line">    <span class="comment">// data with a delay of 16 sampling points </span></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(rst == <span class="number">1&#x27;b1</span>)<span class="keyword">begin</span></span><br><span class="line">            sample_in_i_dly1 &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            sample_in_i_dly2 &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            sample_in_q_dly1 &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            sample_in_q_dly2 &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            sample_in_valid_dly1 &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            sample_in_valid_dly2 &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            sample_in_i_dly1 &lt;= sample_in_i;</span><br><span class="line">            sample_in_i_dly2 &lt;= sample_in_i_dly1;</span><br><span class="line">            sample_in_q_dly1 &lt;= sample_in_q;</span><br><span class="line">            sample_in_q_dly2 &lt;= sample_in_q_dly1;</span><br><span class="line">            sample_in_valid_dly1 &lt;= sample_in_valid;</span><br><span class="line">            sample_in_valid_dly2 &lt;= sample_in_valid_dly1; </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="comment">// complex multiplication, conj(s[i])*s[i+16]</span></span><br><span class="line">    <span class="comment">// 4 beats latency</span></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    cmpy_iq16 u_cmpy_iq16_packet_detect_delay (</span><br><span class="line">        <span class="variable">.aclk</span>(clk),                              <span class="comment">// input wire aclk</span></span><br><span class="line">        <span class="variable">.s_axis_a_tvalid</span>(sample_delay_conj_valid),        <span class="comment">// input wire s_axis_a_tvalid</span></span><br><span class="line">        <span class="variable">.s_axis_a_tdata</span>(&#123;sample_delay_conj_q, sample_delay_conj_i&#125;),          <span class="comment">// input wire [31 : 0] s_axis_a_tdata</span></span><br><span class="line">        <span class="variable">.s_axis_b_tvalid</span>(sample_delay_conj_valid),        <span class="comment">// input wire s_axis_b_tvalid</span></span><br><span class="line">        <span class="variable">.s_axis_b_tdata</span>(&#123;sample_in_q_dly2, sample_in_i_dly2&#125;),          <span class="comment">// input wire [31 : 0] s_axis_b_tdata</span></span><br><span class="line">        <span class="variable">.m_axis_dout_tvalid</span>(s_delay_complex_out_valid),  <span class="comment">// output wire m_axis_dout_tvalid</span></span><br><span class="line">        <span class="variable">.m_axis_dout_tdata</span>(s_delay_complex_out)    <span class="comment">// output wire [63 : 0] m_axis_dout_tdata</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> s_delay_complex_out_i = s_delay_complex_out[<span class="number">31</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">assign</span> s_delay_complex_out_q = s_delay_complex_out[<span class="number">63</span>:<span class="number">32</span>];</span><br><span class="line"></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="comment">// calculate the 16 sample accumulate value</span></span><br><span class="line">    <span class="comment">// 3 beats latency</span></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    accumulate_avg#(</span><br><span class="line">        <span class="variable">.DATA_WIDTH</span>         ( <span class="number">32</span> ),</span><br><span class="line">        <span class="variable">.DELAY_DEEPTH</span>       ( <span class="number">16</span> )</span><br><span class="line">    )u_acc_avg_delay_i(</span><br><span class="line">        <span class="variable">.clk</span>                ( clk                       ),</span><br><span class="line">        <span class="variable">.rst</span>                ( rst                       ),</span><br><span class="line">        <span class="variable">.enable</span>             ( enable                    ),</span><br><span class="line">        <span class="variable">.sample_in_valid</span>    ( s_delay_complex_out_valid ),</span><br><span class="line">        <span class="variable">.sample_in</span>          ( s_delay_complex_out_i     ),</span><br><span class="line">        <span class="variable">.acc_avg_out_valid</span>  ( s_delay_acc_avg_i_valid   ),</span><br><span class="line">        <span class="variable">.acc_avg_out</span>        ( s_delay_acc_avg_i         )</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    accumulate_avg#(</span><br><span class="line">        <span class="variable">.DATA_WIDTH</span>         ( <span class="number">32</span> ),</span><br><span class="line">        <span class="variable">.DELAY_DEEPTH</span>       ( <span class="number">16</span> )</span><br><span class="line">    )u_acc_avg_delay_q(</span><br><span class="line">        <span class="variable">.clk</span>                ( clk                       ),</span><br><span class="line">        <span class="variable">.rst</span>                ( rst                       ),</span><br><span class="line">        <span class="variable">.enable</span>             ( enable                    ),</span><br><span class="line">        <span class="variable">.sample_in_valid</span>    ( s_delay_complex_out_valid ),</span><br><span class="line">        <span class="variable">.sample_in</span>          ( s_delay_complex_out_q     ),</span><br><span class="line">        <span class="variable">.acc_avg_out_valid</span>  ( s_delay_acc_avg_q_valid   ),</span><br><span class="line">        <span class="variable">.acc_avg_out</span>        ( s_delay_acc_avg_q         )</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="comment">// Amplitude estimation, step 1:</span></span><br><span class="line">    <span class="comment">// get the absolute value of i/q data</span></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            s_delay_est_abs_valid &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            s_delay_est_abs_valid &lt;= s_delay_acc_avg_i_valid; </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            s_delay_est_abs_valid &lt;=  <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            s_delay_est_abs_i &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            s_delay_est_abs_q &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (s_delay_acc_avg_i_valid == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">                s_delay_est_abs_i &lt;= s_delay_acc_avg_i[<span class="number">31</span>]? ~(s_delay_acc_avg_i)+<span class="number">1</span> : s_delay_acc_avg_i;</span><br><span class="line">                s_delay_est_abs_q &lt;= s_delay_acc_avg_q[<span class="number">31</span>]? ~(s_delay_acc_avg_q)+<span class="number">1</span> : s_delay_acc_avg_q;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            s_delay_est_abs_i &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            s_delay_est_abs_q &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="comment">// Amplitude estimation, step 2:</span></span><br><span class="line">    <span class="comment">// get the max and min value of |I|, |Q|</span></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            s_delay_est_max_min_valid &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            s_delay_est_max_min_valid &lt;= s_delay_est_abs_valid; </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            s_delay_est_max_min_valid &lt;=  <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            s_delay_est_max &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            s_delay_est_min &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (s_delay_est_abs_valid == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">                s_delay_est_max &lt;= (s_delay_est_abs_i &gt; s_delay_est_abs_q) ? s_delay_est_abs_i : s_delay_est_abs_q;</span><br><span class="line">                s_delay_est_min &lt;= (s_delay_est_abs_i &lt; s_delay_est_abs_q) ? s_delay_est_abs_i : s_delay_est_abs_q;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            s_delay_est_max &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            s_delay_est_min &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span>   </span><br><span class="line"></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="comment">// Amplitude estimation, step 3:</span></span><br><span class="line">    <span class="comment">// calculate the amplitude estimation </span></span><br><span class="line">    <span class="comment">// mag = alpha*max(|I|, |Q|) + beta*min(|I|, |Q|);</span></span><br><span class="line">    <span class="comment">// alpha=1, beta=1/4</span></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            s_delay_amp_est_valid &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            s_delay_amp_est_valid &lt;= s_delay_est_max_min_valid; </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            s_delay_amp_est_valid &lt;=  <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            s_delay_amp_est &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (s_delay_est_abs_valid == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">                s_delay_amp_est &lt;= s_delay_est_max + s_delay_est_min[<span class="number">31</span>:<span class="number">2</span>];</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            s_delay_amp_est &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span>      </span><br><span class="line"></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="comment">// get the conjugate value of current samples</span></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(rst == <span class="number">1&#x27;b1</span>)<span class="keyword">begin</span></span><br><span class="line">            s_curr_conj_q &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            s_curr_conj_i &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            s_curr_conj_valid &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            s_curr_conj_valid &lt;= sample_in_valid_dly1;</span><br><span class="line">            s_curr_conj_i &lt;= sample_in_i_dly1;</span><br><span class="line">            s_curr_conj_q &lt;= ~sample_in_q_dly1 + <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">/*********************************************************</span></span><br><span class="line"><span class="comment">                        current path</span></span><br><span class="line"><span class="comment">    *********************************************************/</span></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="comment">// complex multiplication, conj(s[i])*s[i]</span></span><br><span class="line">    <span class="comment">// 4 beats latency</span></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    cmpy_iq16 u_cmpy_iq16_packet_detect_curr (</span><br><span class="line">        <span class="variable">.aclk</span>(clk),                              <span class="comment">// input wire aclk</span></span><br><span class="line">        <span class="variable">.s_axis_a_tvalid</span>(s_curr_conj_valid),        <span class="comment">// input wire s_axis_a_tvalid</span></span><br><span class="line">        <span class="variable">.s_axis_a_tdata</span>(&#123;s_curr_conj_q, s_curr_conj_i&#125;),          <span class="comment">// input wire [31 : 0] s_axis_a_tdata</span></span><br><span class="line">        <span class="variable">.s_axis_b_tvalid</span>(s_curr_conj_valid),        <span class="comment">// input wire s_axis_b_tvalid</span></span><br><span class="line">        <span class="variable">.s_axis_b_tdata</span>(&#123;sample_in_q_dly2, sample_in_i_dly2&#125;),          <span class="comment">// input wire [31 : 0] s_axis_b_tdata</span></span><br><span class="line">        <span class="variable">.m_axis_dout_tvalid</span>(s_curr_complex_out_valid),  <span class="comment">// output wire m_axis_dout_tvalid</span></span><br><span class="line">        <span class="variable">.m_axis_dout_tdata</span>(s_curr_complex_out)    <span class="comment">// output wire [63 : 0] m_axis_dout_tdata</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> s_curr_complex_out_i = s_curr_complex_out[<span class="number">31</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">assign</span> s_curr_complex_out_q = s_curr_complex_out[<span class="number">63</span>:<span class="number">32</span>];</span><br><span class="line"></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="comment">// calculate the 16 sample accumulate value</span></span><br><span class="line">    <span class="comment">// 3 beats latency</span></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    accumulate_avg#(</span><br><span class="line">        <span class="variable">.DATA_WIDTH</span>         ( <span class="number">32</span> ),</span><br><span class="line">        <span class="variable">.DELAY_DEEPTH</span>       ( <span class="number">16</span> )</span><br><span class="line">    )u_acc_avg_curr_i(</span><br><span class="line">        <span class="variable">.clk</span>                ( clk                       ),</span><br><span class="line">        <span class="variable">.rst</span>                ( rst                       ),</span><br><span class="line">        <span class="variable">.enable</span>             ( enable                    ),</span><br><span class="line">        <span class="variable">.sample_in_valid</span>    ( s_curr_complex_out_valid ),</span><br><span class="line">        <span class="variable">.sample_in</span>          ( s_curr_complex_out_i     ),</span><br><span class="line">        <span class="variable">.acc_avg_out_valid</span>  ( s_curr_acc_avg_i_valid   ),</span><br><span class="line">        <span class="variable">.acc_avg_out</span>        ( s_curr_acc_avg_i         )</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    accumulate_avg#(</span><br><span class="line">        <span class="variable">.DATA_WIDTH</span>         ( <span class="number">32</span> ),</span><br><span class="line">        <span class="variable">.DELAY_DEEPTH</span>       ( <span class="number">16</span> )</span><br><span class="line">    )u_acc_avg_curr_q(</span><br><span class="line">        <span class="variable">.clk</span>                ( clk                       ),</span><br><span class="line">        <span class="variable">.rst</span>                ( rst                       ),</span><br><span class="line">        <span class="variable">.enable</span>             ( enable                    ),</span><br><span class="line">        <span class="variable">.sample_in_valid</span>    ( s_curr_complex_out_valid ),</span><br><span class="line">        <span class="variable">.sample_in</span>          ( s_curr_complex_out_q     ),</span><br><span class="line">        <span class="variable">.acc_avg_out_valid</span>  ( s_curr_acc_avg_q_valid   ),</span><br><span class="line">        <span class="variable">.acc_avg_out</span>        ( s_curr_acc_avg_q         )</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="comment">// Amplitude estimation, step 1:</span></span><br><span class="line">    <span class="comment">// get the absolute value of i/q data</span></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            s_curr_est_abs_valid &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            s_curr_est_abs_valid &lt;= s_curr_acc_avg_i_valid; </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            s_curr_est_abs_valid &lt;=  <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            s_curr_est_abs_i &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            s_curr_est_abs_q &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (s_curr_acc_avg_i_valid == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">                s_curr_est_abs_i &lt;= s_curr_acc_avg_i[<span class="number">31</span>]? ~(s_curr_acc_avg_i)+<span class="number">1</span> : s_curr_acc_avg_i;</span><br><span class="line">                s_curr_est_abs_q &lt;= s_curr_acc_avg_q[<span class="number">31</span>]? ~(s_curr_acc_avg_q)+<span class="number">1</span> : s_curr_acc_avg_q;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            s_curr_est_abs_i &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            s_curr_est_abs_q &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="comment">// Amplitude estimation, step 2:</span></span><br><span class="line">    <span class="comment">// get the max and min value of |I|, |Q|</span></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            s_curr_est_max_min_valid &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            s_curr_est_max_min_valid &lt;= s_curr_est_abs_valid; </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            s_curr_est_max_min_valid &lt;=  <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            s_curr_est_max &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            s_curr_est_min &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (s_curr_est_abs_valid == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">                s_curr_est_max &lt;= (s_curr_est_abs_i &gt; s_curr_est_abs_q) ? s_curr_est_abs_i : s_curr_est_abs_q;</span><br><span class="line">                s_curr_est_min &lt;= (s_curr_est_abs_i &lt; s_curr_est_abs_q) ? s_curr_est_abs_i : s_curr_est_abs_q;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            s_curr_est_max &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            s_curr_est_min &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span>   </span><br><span class="line"></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="comment">// Amplitude estimation, step 3:</span></span><br><span class="line">    <span class="comment">// calculate the amplitude estimation </span></span><br><span class="line">    <span class="comment">// mag = alpha*max(|I|, |Q|) + beta*min(|I|, |Q|);</span></span><br><span class="line">    <span class="comment">// alpha=1, beta=1/4</span></span><br><span class="line">    <span class="comment">//====================================================</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            s_curr_amp_est_valid &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            s_curr_amp_est_valid &lt;= s_curr_est_max_min_valid; </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            s_curr_amp_est_valid &lt;=  <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            s_curr_amp_est &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (s_curr_est_abs_valid == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">                s_curr_amp_est &lt;= s_curr_est_max + s_curr_est_min[<span class="number">31</span>:<span class="number">2</span>];</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            s_curr_amp_est &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> s_curr_amp_est_075 = s_curr_amp_est[<span class="number">31</span>:<span class="number">2</span>] + s_curr_amp_est[<span class="number">31</span>:<span class="number">1</span>];</span><br><span class="line"></span><br><span class="line">    <span class="comment">/*********************************************************</span></span><br><span class="line"><span class="comment">                        detect region</span></span><br><span class="line"><span class="comment">    *********************************************************/</span></span><br><span class="line">        </span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            pos_threshold &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            neg_threshold &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            amp_est_threshold &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable) <span class="keyword">begin</span></span><br><span class="line">            pos_threshold &lt;= sts_detect_threshold &gt;&gt; <span class="number">2</span>;</span><br><span class="line">            neg_threshold &lt;= sts_detect_threshold &gt;&gt; <span class="number">2</span>;</span><br><span class="line">            amp_est_threshold &lt;= sts_detect_threshold ;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            pos_threshold &lt;=  <span class="number">&#x27;d0</span>;</span><br><span class="line">            neg_threshold &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            amp_est_threshold &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//----------------cnt_est_ok------------------</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            cnt_est_ok &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="comment">// detect the sequence</span></span><br><span class="line">            <span class="keyword">if</span> (s_delay_amp_est_valid == <span class="number">1&#x27;b1</span> &amp;&amp; s_delay_amp_est &gt; s_curr_amp_est_075 &amp;&amp; cnt_est_ok == amp_est_threshold) <span class="keyword">begin</span></span><br><span class="line">                cnt_est_ok &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span> (s_delay_amp_est_valid == <span class="number">1&#x27;b1</span> &amp;&amp; s_delay_amp_est &gt; s_curr_amp_est_075) <span class="keyword">begin</span></span><br><span class="line">                cnt_est_ok &lt;= cnt_est_ok + <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span> (s_delay_amp_est_valid == <span class="number">1&#x27;b1</span> &amp;&amp; s_delay_amp_est &lt;= s_curr_amp_est_075) <span class="keyword">begin</span></span><br><span class="line">                cnt_est_ok &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            cnt_est_ok &lt;=  <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//----------------cnt_pos/cnt_neg------------------</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            cnt_pos &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            cnt_neg &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (enable == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (s_delay_amp_est_valid == <span class="number">1&#x27;b1</span> &amp;&amp; s_delay_amp_est &gt; s_curr_amp_est_075) <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span> (sample_in_i[<span class="number">15</span>]) <span class="keyword">begin</span></span><br><span class="line">                    cnt_neg &lt;= cnt_neg + <span class="number">1&#x27;b1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    cnt_pos &lt;= cnt_pos + <span class="number">1&#x27;b1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span> (s_delay_amp_est_valid == <span class="number">1&#x27;b1</span> &amp;&amp; s_delay_amp_est &lt;= s_curr_amp_est_075) <span class="keyword">begin</span></span><br><span class="line">                cnt_neg &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">                cnt_pos &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span>  <span class="keyword">begin</span></span><br><span class="line">            cnt_pos &lt;=  <span class="number">&#x27;d0</span>;</span><br><span class="line">            cnt_neg &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst==<span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            sts_detect_flag &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (s_delay_amp_est_valid == <span class="number">1&#x27;b1</span> &amp;&amp; s_delay_amp_est &gt; s_curr_amp_est_075 &amp;&amp; cnt_est_ok == amp_est_threshold) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (cnt_pos &gt; pos_threshold &amp;&amp; cnt_neg &gt; neg_threshold) <span class="keyword">begin</span></span><br><span class="line">                sts_detect_flag &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                sts_detect_flag &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            sts_detect_flag &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></p>
<p>可以看到在使用FPGA实现算法的时候。代码量还是比较大的，不过在这一部分的内容当中的许多模块在之后的算法当中也可以进行使用，算是比较通用的一些模块了。</p>

    </div>

    
    
    

      <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/SDR/" rel="tag"># SDR</a>
              <a href="/tags/FPGA/" rel="tag"># FPGA</a>
              <a href="/tags/ZYNQ/" rel="tag"># ZYNQ</a>
              <a href="/tags/OFDM/" rel="tag"># OFDM</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2022/05/07/2022.5/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E5%89%8D%E5%AF%BC%E7%A0%81%E5%9F%9F%E6%9E%84%E5%BB%BAPLCP%E5%B8%A7/" rel="prev" title="OFDM_802.11a学习----前导码域构建PLCP帧">
      <i class="fa fa-chevron-left"></i> OFDM_802.11a学习----前导码域构建PLCP帧
    </a></div>
      <div class="post-nav-item">
    <a href="/2022/06/17/2022.6/OFDM-802-11a%E5%AD%A6%E4%B9%A0-%E4%BD%BF%E7%94%A8%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E8%BF%9B%E8%A1%8C%E7%B2%97%E9%A2%91%E5%81%8F%E6%A0%A1%E6%AD%A3/" rel="next" title="OFDM_802.11a学习----使用短训练序列进行粗频偏校正">
      OFDM_802.11a学习----使用短训练序列进行粗频偏校正 <i class="fa fa-chevron-right"></i>
    </a></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          
    <div class="comments" id="valine-comments"></div>

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          Table of Contents
        </li>
        <li class="sidebar-nav-overview">
          Overview
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#1-%E5%89%8D%E8%A8%80"><span class="nav-number">1.</span> <span class="nav-text">1. 前言</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#2-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E7%9A%84%E6%A3%80%E6%B5%8B%E5%8E%9F%E7%90%86"><span class="nav-number">2.</span> <span class="nav-text">2. 短训练序列的检测原理</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#3-%E7%9F%AD%E8%AE%AD%E7%BB%83%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B%E7%9A%84%E5%AE%9E%E7%8E%B0"><span class="nav-number">3.</span> <span class="nav-text">3. 短训练序列检测的实现</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#3-1-%E5%BB%B6%E6%97%B6%E6%A8%A1%E5%9D%97"><span class="nav-number">3.1.</span> <span class="nav-text">3.1 延时模块</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-2-%E6%B1%82%E7%B4%AF%E5%8A%A0%E5%92%8C%E6%A8%A1%E5%9D%97"><span class="nav-number">3.2.</span> <span class="nav-text">3.2 求累加和模块</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-3-%E5%B9%85%E5%BA%A6%E4%BC%B0%E8%AE%A1%E7%AE%97%E6%B3%95"><span class="nav-number">3.3.</span> <span class="nav-text">3.3 幅度估计算法</span></a></li></ol></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="wcc"
      src="/./images/avatar.jpg">
  <p class="site-author-name" itemprop="name">wcc</p>
  <div class="site-description" itemprop="description">一点点学习笔记</div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">58</span>
          <span class="site-state-item-name">posts</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">15</span>
        <span class="site-state-item-name">categories</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">23</span>
        <span class="site-state-item-name">tags</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
        <a href="https://github.com/black-pigeon" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;black-pigeon" rel="noopener" target="_blank"><i class="fab fa-github fa-fw"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="mailto:1530604142@qq.com" title="E-Mail → mailto:1530604142@qq.com" rel="noopener" target="_blank"><i class="fa fa-envelope fa-fw"></i>E-Mail</a>
      </span>
      <span class="links-of-author-item">
        <a href="https://blog.csdn.net/qq_41332806" title="CSDN → https:&#x2F;&#x2F;blog.csdn.net&#x2F;qq_41332806" rel="noopener" target="_blank"><i class="link fa-fw"></i>CSDN</a>
      </span>
  </div>



      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        <script async src="https://dn-lbstatics.qbox.me/busuanzi/2.3/busuanzi.pure.mini.js"></script>

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2023</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">wcc</span>
</div>
  <div class="powered-by">Powered by <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://mist.theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Mist</a>
  </div>

        








      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="//cdn.jsdelivr.net/npm/jquery@3/dist/jquery.min.js"></script>
  <script src="//cdn.jsdelivr.net/gh/fancyapps/fancybox@3/dist/jquery.fancybox.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/muse.js"></script>


<script src="/js/next-boot.js"></script>




  















  

  
      

<script>
  if (typeof MathJax === 'undefined') {
    window.MathJax = {
      loader: {
        source: {
          '[tex]/amsCd': '[tex]/amscd',
          '[tex]/AMScd': '[tex]/amscd'
        }
      },
      tex: {
        inlineMath: {'[+]': [['$', '$']]},
        tags: 'ams'
      },
      options: {
        renderActions: {
          findScript: [10, doc => {
            document.querySelectorAll('script[type^="math/tex"]').forEach(node => {
              const display = !!node.type.match(/; *mode=display/);
              const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display);
              const text = document.createTextNode('');
              node.parentNode.replaceChild(text, node);
              math.start = {node: text, delim: '', n: 0};
              math.end = {node: text, delim: '', n: 0};
              doc.math.push(math);
            });
          }, '', false],
          insertedScript: [200, () => {
            document.querySelectorAll('mjx-container').forEach(node => {
              let target = node.parentNode;
              if (target.nodeName.toLowerCase() === 'li') {
                target.parentNode.classList.add('has-jax');
              }
            });
          }, '', false]
        }
      }
    };
    (function () {
      var script = document.createElement('script');
      script.src = '//cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js';
      script.defer = true;
      document.head.appendChild(script);
    })();
  } else {
    MathJax.startup.document.state(0);
    MathJax.texReset();
    MathJax.typeset();
  }
</script>

    

  


<script>
NexT.utils.loadComments(document.querySelector('#valine-comments'), () => {
  NexT.utils.getScript('//unpkg.com/valine/dist/Valine.min.js', () => {
    var GUEST = ['nick', 'mail', 'link'];
    var guest = 'nick,mail,link';
    guest = guest.split(',').filter(item => {
      return GUEST.includes(item);
    });
    new Valine({
      el         : '#valine-comments',
      verify     : true,
      notify     : true,
      appId      : 'rHwH8GQmfmgbwLmh5m76yRPQ-gzGzoHsz',
      appKey     : 'VtkBzYWU0v1DGxD93SdmvXi4',
      placeholder: "Just go go ^_^",
      avatar     : 'wavatar',
      meta       : guest,
      pageSize   : '10' || 10,
      visitor    : true,
      lang       : '' || 'zh-cn',
      path       : location.pathname,
      recordIP   : false,
      serverURLs : ''
    });
  }, window.Valine);
});
</script>

</body>
</html>
