{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568180026941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568180026948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 00:33:46 2019 " "Processing started: Wed Sep 11 00:33:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568180026948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568180026948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part3 -c Part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part3 -c Part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568180026948 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568180027951 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568180027951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 3 3 " "Found 3 design units, including 3 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Part3 " "Found entity 1: Part3" {  } { { "Part3.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part3/Part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568180039764 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mas " "Found entity 2: Mas" {  } { { "Part3.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part3/Part3.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568180039764 ""} { "Info" "ISGN_ENTITY_NAME" "3 Master " "Found entity 3: Master" {  } { { "Part3.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part3/Part3.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568180039764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568180039764 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qx Part3.v(18) " "Verilog HDL Implicit Net warning at Part3.v(18): created implicit net for \"qx\"" {  } { { "Part3.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part3/Part3.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568180039765 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qbarx Part3.v(18) " "Verilog HDL Implicit Net warning at Part3.v(18): created implicit net for \"qbarx\"" {  } { { "Part3.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part3/Part3.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568180039765 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "KeY Part3.v(7) " "Verilog HDL error at Part3.v(7): object \"KeY\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Part3.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 3/lab3/Part3/Part3.v" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1568180039766 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568180039817 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 11 00:33:59 2019 " "Processing ended: Wed Sep 11 00:33:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568180039817 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568180039817 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568180039817 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568180039817 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568180040450 ""}
