###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       636397   # Number of WRITE/WRITEP commands
num_reads_done                 =      1318193   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1015226   # Number of read row buffer hits
num_read_cmds                  =      1318186   # Number of READ/READP commands
num_writes_done                =       636462   # Number of read requests issued
num_write_row_hits             =       558908   # Number of write row buffer hits
num_act_cmds                   =       383937   # Number of ACT commands
num_pre_cmds                   =       383908   # Number of PRE commands
num_ondemand_pres              =       358077   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9626642   # Cyles of rank active rank.0
rank_active_cycles.1           =      9507747   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       373358   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       492253   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1892078   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        24639   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4621   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5168   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1673   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1258   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1025   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          938   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          878   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          819   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21627   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          229   # Write cmd latency (cycles)
write_latency[20-39]           =         2429   # Write cmd latency (cycles)
write_latency[40-59]           =         3047   # Write cmd latency (cycles)
write_latency[60-79]           =         4546   # Write cmd latency (cycles)
write_latency[80-99]           =         5921   # Write cmd latency (cycles)
write_latency[100-119]         =         6961   # Write cmd latency (cycles)
write_latency[120-139]         =         8171   # Write cmd latency (cycles)
write_latency[140-159]         =         9146   # Write cmd latency (cycles)
write_latency[160-179]         =        10126   # Write cmd latency (cycles)
write_latency[180-199]         =        12074   # Write cmd latency (cycles)
write_latency[200-]            =       573747   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           13   # Read request latency (cycles)
read_latency[20-39]            =       226965   # Read request latency (cycles)
read_latency[40-59]            =       108422   # Read request latency (cycles)
read_latency[60-79]            =       111412   # Read request latency (cycles)
read_latency[80-99]            =        77022   # Read request latency (cycles)
read_latency[100-119]          =        66207   # Read request latency (cycles)
read_latency[120-139]          =        57979   # Read request latency (cycles)
read_latency[140-159]          =        48664   # Read request latency (cycles)
read_latency[160-179]          =        41780   # Read request latency (cycles)
read_latency[180-199]          =        36685   # Read request latency (cycles)
read_latency[200-]             =       543044   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.17689e+09   # Write energy
read_energy                    =  5.31493e+09   # Read energy
act_energy                     =  1.05045e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.79212e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.36281e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00702e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.93283e+09   # Active standby energy rank.1
average_read_latency           =      281.289   # Average read request latency (cycles)
average_interarrival           =      5.11581   # Average request interarrival latency (cycles)
total_energy                   =  2.26023e+10   # Total energy (pJ)
average_power                  =      2260.23   # Average power (mW)
average_bandwidth              =      16.6797   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       662495   # Number of WRITE/WRITEP commands
num_reads_done                 =      1346966   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1028286   # Number of read row buffer hits
num_read_cmds                  =      1346965   # Number of READ/READP commands
num_writes_done                =       662548   # Number of read requests issued
num_write_row_hits             =       578514   # Number of write row buffer hits
num_act_cmds                   =       406499   # Number of ACT commands
num_pre_cmds                   =       406473   # Number of PRE commands
num_ondemand_pres              =       380728   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9587096   # Cyles of rank active rank.0
rank_active_cycles.1           =      9553138   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       412904   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       446862   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1948659   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        23301   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4634   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5078   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1513   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1253   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1024   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          886   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          852   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          812   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21522   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          214   # Write cmd latency (cycles)
write_latency[20-39]           =         2383   # Write cmd latency (cycles)
write_latency[40-59]           =         2977   # Write cmd latency (cycles)
write_latency[60-79]           =         4482   # Write cmd latency (cycles)
write_latency[80-99]           =         5725   # Write cmd latency (cycles)
write_latency[100-119]         =         7026   # Write cmd latency (cycles)
write_latency[120-139]         =         8002   # Write cmd latency (cycles)
write_latency[140-159]         =         9285   # Write cmd latency (cycles)
write_latency[160-179]         =        10735   # Write cmd latency (cycles)
write_latency[180-199]         =        12864   # Write cmd latency (cycles)
write_latency[200-]            =       598802   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       207127   # Read request latency (cycles)
read_latency[40-59]            =       105286   # Read request latency (cycles)
read_latency[60-79]            =       109326   # Read request latency (cycles)
read_latency[80-99]            =        78806   # Read request latency (cycles)
read_latency[100-119]          =        68707   # Read request latency (cycles)
read_latency[120-139]          =        60776   # Read request latency (cycles)
read_latency[140-159]          =        51529   # Read request latency (cycles)
read_latency[160-179]          =        44673   # Read request latency (cycles)
read_latency[180-199]          =        38264   # Read request latency (cycles)
read_latency[200-]             =       582466   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.30718e+09   # Write energy
read_energy                    =  5.43096e+09   # Read energy
act_energy                     =  1.11218e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.98194e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.14494e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98235e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.96116e+09   # Active standby energy rank.1
average_read_latency           =      322.411   # Average read request latency (cycles)
average_interarrival           =      4.97627   # Average request interarrival latency (cycles)
total_energy                   =  2.29112e+10   # Total energy (pJ)
average_power                  =      2291.12   # Average power (mW)
average_bandwidth              =      17.1479   # Average bandwidth
