Analysis & Synthesis report for SlotMachine
Mon Nov 30 14:46:44 2015
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |SlotMachine|Controlador:L5|FSM_Control:L1|EA
  9. State Machine - |SlotMachine|Sequenciadores:L1|FSM_2:L3|EA
 10. State Machine - |SlotMachine|Sequenciadores:L1|FSM_1:L2|EA
 11. State Machine - |SlotMachine|Sequenciadores:L1|FSM_0:L1|EA
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Port Connectivity Checks: "decod7seg:L11"
 16. Port Connectivity Checks: "Contador:L3"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Nov 30 14:46:44 2015           ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                   ; SlotMachine                                     ;
; Top-level Entity Name           ; SlotMachine                                     ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 0                                               ;
; Total pins                      ; 67                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; SlotMachine        ; SlotMachine        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                               ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                        ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------+---------+
; FSM_0.vhd                        ; yes             ; User VHDL File  ; D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_0.vhd             ;         ;
; FSM_1.vhd                        ; yes             ; User VHDL File  ; D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_1.vhd             ;         ;
; FSM_2.vhd                        ; yes             ; User VHDL File  ; D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_2.vhd             ;         ;
; decod7seg.vhd                    ; yes             ; User VHDL File  ; D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/decod7seg.vhd         ;         ;
; Sequenciadores.vhd               ; yes             ; User VHDL File  ; D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Sequenciadores.vhd    ;         ;
; mux_sel.vhd                      ; yes             ; User VHDL File  ; D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/mux_sel.vhd           ;         ;
; sel_nivel.vhd                    ; yes             ; User VHDL File  ; D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/sel_nivel.vhd         ;         ;
; FSM_CLK.vhd                      ; yes             ; User VHDL File  ; D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_CLK.vhd           ;         ;
; FSM_Control.vhd                  ; yes             ; User VHDL File  ; D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd       ;         ;
; ROM.vhd                          ; yes             ; User VHDL File  ; D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/ROM.vhd               ;         ;
; Comparador.vhd                   ; yes             ; User VHDL File  ; D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Comparador.vhd        ;         ;
; Somador_Subtrador.vhd            ; yes             ; User VHDL File  ; D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Somador_Subtrador.vhd ;         ;
; mux_cont.vhd                     ; yes             ; User VHDL File  ; D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/mux_cont.vhd          ;         ;
; register_comp.vhd                ; yes             ; User VHDL File  ; D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/register_comp.vhd     ;         ;
; comb.vhd                         ; yes             ; User VHDL File  ; D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/comb.vhd              ;         ;
; Contador.vhd                     ; yes             ; User VHDL File  ; D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Contador.vhd          ;         ;
; Controlador.vhd                  ; yes             ; User VHDL File  ; D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Controlador.vhd       ;         ;
; MSB.vhd                          ; yes             ; User VHDL File  ; D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/MSB.vhd               ;         ;
; AND_Circuito.vhd                 ; yes             ; User VHDL File  ; D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/AND_Circuito.vhd      ;         ;
; SlotMachine.vhd                  ; yes             ; User VHDL File  ; D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd       ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimate of Logic utilization (ALMs needed) ; 0        ;
;                                             ;          ;
; Combinational ALUT usage for logic          ; 0        ;
;     -- 7 input functions                    ; 0        ;
;     -- 6 input functions                    ; 0        ;
;     -- 5 input functions                    ; 0        ;
;     -- 4 input functions                    ; 0        ;
;     -- <=3 input functions                  ; 0        ;
;                                             ;          ;
; Dedicated logic registers                   ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 67       ;
;                                             ;          ;
; Total DSP Blocks                            ; 0        ;
;                                             ;          ;
; Maximum fan-out node                        ; clock_50 ;
; Maximum fan-out                             ; 1        ;
; Total fan-out                               ; 67       ;
; Average fan-out                             ; 0.50     ;
+---------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                       ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; |SlotMachine               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 67   ; 0            ; |SlotMachine        ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |SlotMachine|Controlador:L5|FSM_Control:L1|EA ;
+-------+-------+-------+-------+-------+-------+-------+-------+
; Name  ; EA.S6 ; EA.S5 ; EA.S4 ; EA.S3 ; EA.S2 ; EA.S1 ; EA.S0 ;
+-------+-------+-------+-------+-------+-------+-------+-------+
; EA.S0 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; EA.S1 ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; EA.S2 ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; EA.S3 ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; EA.S4 ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; EA.S5 ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S6 ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+-------+-------+-------+-------+-------+-------+-------+-------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SlotMachine|Sequenciadores:L1|FSM_2:L3|EA                                                                                   ;
+--------+--------+--------+--------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; Name   ; EA.S15 ; EA.S14 ; EA.S13 ; EA.S12 ; EA.S11 ; EA.S10 ; EA.S9 ; EA.S8 ; EA.S7 ; EA.S6 ; EA.S5 ; EA.S4 ; EA.S3 ; EA.S2 ; EA.S1 ; EA.S0 ;
+--------+--------+--------+--------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; EA.S0  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; EA.S1  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; EA.S2  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; EA.S3  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; EA.S4  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; EA.S5  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S6  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S7  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S8  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S9  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S10 ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S11 ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S12 ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S13 ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S14 ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S15 ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+--------+--------+--------+--------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SlotMachine|Sequenciadores:L1|FSM_1:L2|EA                                                                                   ;
+--------+--------+--------+--------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; Name   ; EA.S15 ; EA.S14 ; EA.S13 ; EA.S12 ; EA.S11 ; EA.S10 ; EA.S9 ; EA.S8 ; EA.S7 ; EA.S6 ; EA.S5 ; EA.S4 ; EA.S3 ; EA.S2 ; EA.S1 ; EA.S0 ;
+--------+--------+--------+--------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; EA.S0  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; EA.S1  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; EA.S2  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; EA.S3  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; EA.S4  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; EA.S5  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S6  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S7  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S8  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S9  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S10 ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S11 ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S12 ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S13 ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S14 ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S15 ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+--------+--------+--------+--------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SlotMachine|Sequenciadores:L1|FSM_0:L1|EA                                                                                   ;
+--------+--------+--------+--------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; Name   ; EA.S15 ; EA.S14 ; EA.S13 ; EA.S12 ; EA.S11 ; EA.S10 ; EA.S9 ; EA.S8 ; EA.S7 ; EA.S6 ; EA.S5 ; EA.S4 ; EA.S3 ; EA.S2 ; EA.S1 ; EA.S0 ;
+--------+--------+--------+--------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; EA.S0  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; EA.S1  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; EA.S2  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; EA.S3  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; EA.S4  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; EA.S5  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S6  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S7  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S8  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S9  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S10 ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S11 ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S12 ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S13 ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S14 ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EA.S15 ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+--------+--------+--------+--------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                            ;
+----------------------------------------+--------------------------------------+
; Register name                          ; Reason for Removal                   ;
+----------------------------------------+--------------------------------------+
; Controlador:L5|FSM_Control:L1|EA.S0    ; Stuck at GND due to stuck port clock ;
; Controlador:L5|FSM_Control:L1|EA.S1    ; Stuck at GND due to stuck port clock ;
; Controlador:L5|FSM_Control:L1|EA.S2    ; Stuck at GND due to stuck port clock ;
; Controlador:L5|FSM_Control:L1|EA.S3    ; Stuck at GND due to stuck port clock ;
; Controlador:L5|FSM_Control:L1|EA.S4    ; Stuck at GND due to stuck port clock ;
; Controlador:L5|FSM_Control:L1|EA.S5    ; Stuck at GND due to stuck port clock ;
; Controlador:L5|FSM_Control:L1|EA.S6    ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_2:L3|EA.S0       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_2:L3|EA.S1       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_2:L3|EA.S2       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_2:L3|EA.S3       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_2:L3|EA.S4       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_2:L3|EA.S5       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_2:L3|EA.S6       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_2:L3|EA.S7       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_2:L3|EA.S8       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_2:L3|EA.S9       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_2:L3|EA.S10      ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_2:L3|EA.S11      ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_2:L3|EA.S12      ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_2:L3|EA.S13      ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_2:L3|EA.S14      ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_2:L3|EA.S15      ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_1:L2|EA.S0       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_1:L2|EA.S1       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_1:L2|EA.S2       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_1:L2|EA.S3       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_1:L2|EA.S4       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_1:L2|EA.S5       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_1:L2|EA.S6       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_1:L2|EA.S7       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_1:L2|EA.S8       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_1:L2|EA.S9       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_1:L2|EA.S10      ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_1:L2|EA.S11      ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_1:L2|EA.S12      ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_1:L2|EA.S13      ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_1:L2|EA.S14      ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_1:L2|EA.S15      ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_0:L1|EA.S0       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_0:L1|EA.S1       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_0:L1|EA.S2       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_0:L1|EA.S3       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_0:L1|EA.S4       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_0:L1|EA.S5       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_0:L1|EA.S6       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_0:L1|EA.S7       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_0:L1|EA.S8       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_0:L1|EA.S9       ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_0:L1|EA.S10      ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_0:L1|EA.S11      ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_0:L1|EA.S12      ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_0:L1|EA.S13      ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_0:L1|EA.S14      ; Stuck at GND due to stuck port clock ;
; Sequenciadores:L1|FSM_0:L1|EA.S15      ; Stuck at GND due to stuck port clock ;
; Total Number of Removed Registers = 55 ;                                      ;
+----------------------------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                           ;
+-------------------------------------+-------------------------+-----------------------------------------------------------------------+
; Register name                       ; Reason for Removal      ; Registers Removed due to This Register                                ;
+-------------------------------------+-------------------------+-----------------------------------------------------------------------+
; Controlador:L5|FSM_Control:L1|EA.S6 ; Stuck at GND            ; Sequenciadores:L1|FSM_2:L3|EA.S0, Sequenciadores:L1|FSM_2:L3|EA.S1,   ;
;                                     ; due to stuck port clock ; Sequenciadores:L1|FSM_2:L3|EA.S2, Sequenciadores:L1|FSM_2:L3|EA.S3,   ;
;                                     ;                         ; Sequenciadores:L1|FSM_2:L3|EA.S4, Sequenciadores:L1|FSM_2:L3|EA.S5,   ;
;                                     ;                         ; Sequenciadores:L1|FSM_2:L3|EA.S6, Sequenciadores:L1|FSM_2:L3|EA.S7,   ;
;                                     ;                         ; Sequenciadores:L1|FSM_2:L3|EA.S8, Sequenciadores:L1|FSM_2:L3|EA.S9,   ;
;                                     ;                         ; Sequenciadores:L1|FSM_2:L3|EA.S10, Sequenciadores:L1|FSM_2:L3|EA.S11, ;
;                                     ;                         ; Sequenciadores:L1|FSM_2:L3|EA.S12, Sequenciadores:L1|FSM_2:L3|EA.S13, ;
;                                     ;                         ; Sequenciadores:L1|FSM_2:L3|EA.S14, Sequenciadores:L1|FSM_1:L2|EA.S0,  ;
;                                     ;                         ; Sequenciadores:L1|FSM_1:L2|EA.S1, Sequenciadores:L1|FSM_1:L2|EA.S2,   ;
;                                     ;                         ; Sequenciadores:L1|FSM_1:L2|EA.S3, Sequenciadores:L1|FSM_1:L2|EA.S4,   ;
;                                     ;                         ; Sequenciadores:L1|FSM_1:L2|EA.S5, Sequenciadores:L1|FSM_1:L2|EA.S6,   ;
;                                     ;                         ; Sequenciadores:L1|FSM_1:L2|EA.S7, Sequenciadores:L1|FSM_1:L2|EA.S8,   ;
;                                     ;                         ; Sequenciadores:L1|FSM_1:L2|EA.S9, Sequenciadores:L1|FSM_1:L2|EA.S10,  ;
;                                     ;                         ; Sequenciadores:L1|FSM_1:L2|EA.S11, Sequenciadores:L1|FSM_1:L2|EA.S12, ;
;                                     ;                         ; Sequenciadores:L1|FSM_1:L2|EA.S13, Sequenciadores:L1|FSM_1:L2|EA.S14, ;
;                                     ;                         ; Sequenciadores:L1|FSM_0:L1|EA.S0, Sequenciadores:L1|FSM_0:L1|EA.S1,   ;
;                                     ;                         ; Sequenciadores:L1|FSM_0:L1|EA.S2, Sequenciadores:L1|FSM_0:L1|EA.S3,   ;
;                                     ;                         ; Sequenciadores:L1|FSM_0:L1|EA.S4, Sequenciadores:L1|FSM_0:L1|EA.S5,   ;
;                                     ;                         ; Sequenciadores:L1|FSM_0:L1|EA.S6, Sequenciadores:L1|FSM_0:L1|EA.S7,   ;
;                                     ;                         ; Sequenciadores:L1|FSM_0:L1|EA.S8, Sequenciadores:L1|FSM_0:L1|EA.S9,   ;
;                                     ;                         ; Sequenciadores:L1|FSM_0:L1|EA.S10, Sequenciadores:L1|FSM_0:L1|EA.S11, ;
;                                     ;                         ; Sequenciadores:L1|FSM_0:L1|EA.S12, Sequenciadores:L1|FSM_0:L1|EA.S13, ;
;                                     ;                         ; Sequenciadores:L1|FSM_0:L1|EA.S14                                     ;
+-------------------------------------+-------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------+
; Port Connectivity Checks: "decod7seg:L11" ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; c[3..1] ; Input ; Info     ; Stuck at VCC ;
; c[0]    ; Input ; Info     ; Stuck at GND ;
+---------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Contador:L3"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ledr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 2                           ;
;     normal            ; 2                           ;
;         0 data inputs ; 2                           ;
; boundary_port         ; 67                          ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Mon Nov 30 14:46:28 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SlotMachine -c SlotMachine
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file fsm_0.vhd
    Info (12022): Found design unit 1: FSM_0-sequenciador File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_0.vhd Line: 12
    Info (12023): Found entity 1: FSM_0 File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_0.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fsm_1.vhd
    Info (12022): Found design unit 1: FSM_1-sequenciador File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_1.vhd Line: 12
    Info (12023): Found entity 1: FSM_1 File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fsm_2.vhd
    Info (12022): Found design unit 1: FSM_2-sequenciador File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_2.vhd Line: 12
    Info (12023): Found entity 1: FSM_2 File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decod7seg.vhd
    Info (12022): Found design unit 1: decod7seg-decod_bhv File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/decod7seg.vhd Line: 10
    Info (12023): Found entity 1: decod7seg File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/decod7seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sequenciadores.vhd
    Info (12022): Found design unit 1: Sequenciadores-Sequenciadores_stru File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Sequenciadores.vhd Line: 15
    Info (12023): Found entity 1: Sequenciadores File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Sequenciadores.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_sel.vhd
    Info (12022): Found design unit 1: mux_sel-sel File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/mux_sel.vhd Line: 11
    Info (12023): Found entity 1: mux_sel File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/mux_sel.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fsm_sequenciadores.vhd
    Info (12022): Found design unit 1: FSM_Sequenciadores-sequenciador File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Sequenciadores.vhd Line: 12
    Info (12023): Found entity 1: FSM_Sequenciadores File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Sequenciadores.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sel_nivel.vhd
    Info (12022): Found design unit 1: sel_nivel-seletor_stru File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/sel_nivel.vhd Line: 12
    Info (12023): Found entity 1: sel_nivel File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/sel_nivel.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fsm_clk.vhd
    Info (12022): Found design unit 1: FSM_CLK-FSM_Clk File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_CLK.vhd Line: 12
    Info (12023): Found entity 1: FSM_CLK File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_CLK.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fsm_control.vhd
    Info (12022): Found design unit 1: FSM_Control-Controle File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd Line: 19
    Info (12023): Found entity 1: FSM_Control File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: ROM-memoria_Rom File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/ROM.vhd Line: 12
    Info (12023): Found entity 1: ROM File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/ROM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file comparador.vhd
    Info (12022): Found design unit 1: Comparador-comp File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Comparador.vhd Line: 15
    Info (12023): Found entity 1: Comparador File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Comparador.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file somador_subtrador.vhd
    Info (12022): Found design unit 1: Somador_Subtrator-som_sub File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Somador_Subtrador.vhd Line: 13
    Info (12023): Found entity 1: Somador_Subtrator File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Somador_Subtrador.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_cont.vhd
    Info (12022): Found design unit 1: mux_cont-sel File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/mux_cont.vhd Line: 11
    Info (12023): Found entity 1: mux_cont File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/mux_cont.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file register_comp.vhd
    Info (12022): Found design unit 1: register_comp-regist File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/register_comp.vhd Line: 12
    Info (12023): Found entity 1: register_comp File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/register_comp.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file comb.vhd
    Info (12022): Found design unit 1: comb-combb File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/comb.vhd Line: 11
    Info (12023): Found entity 1: comb File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/comb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file contador.vhd
    Info (12022): Found design unit 1: Contador-cont File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Contador.vhd Line: 16
    Info (12023): Found entity 1: Contador File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Contador.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file controlador.vhd
    Info (12022): Found design unit 1: Controlador-control File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Controlador.vhd Line: 19
    Info (12023): Found entity 1: Controlador File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Controlador.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file msb.vhd
    Info (12022): Found design unit 1: MSBB-msb File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/MSB.vhd Line: 14
    Info (12023): Found entity 1: MSBB File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/MSB.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file and_circuito.vhd
    Info (12022): Found design unit 1: AND_Circuito-and_circuitos File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/AND_Circuito.vhd Line: 13
    Info (12023): Found entity 1: AND_Circuito File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/AND_Circuito.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file slotmachine.vhd
    Info (12022): Found design unit 1: SlotMachine-topo File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 19
    Info (12023): Found entity 1: SlotMachine File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 4
Info (12127): Elaborating entity "SlotMachine" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at SlotMachine.vhd(23): object "LED" assigned a value but never read File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 23
Warning (10873): Using initial value X (don't care) for net "LEDR[6..0]" at SlotMachine.vhd(15) File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 15
Info (12128): Elaborating entity "Sequenciadores" for hierarchy "Sequenciadores:L1" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 100
Info (12128): Elaborating entity "FSM_0" for hierarchy "Sequenciadores:L1|FSM_0:L1" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Sequenciadores.vhd Line: 46
Info (12128): Elaborating entity "FSM_1" for hierarchy "Sequenciadores:L1|FSM_1:L2" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Sequenciadores.vhd Line: 48
Info (12128): Elaborating entity "FSM_2" for hierarchy "Sequenciadores:L1|FSM_2:L3" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Sequenciadores.vhd Line: 50
Info (12128): Elaborating entity "Comparador" for hierarchy "Comparador:L2" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 102
Info (12128): Elaborating entity "ROM" for hierarchy "Comparador:L2|ROM:L1" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Comparador.vhd Line: 44
Info (12128): Elaborating entity "AND_Circuito" for hierarchy "Comparador:L2|AND_Circuito:L2" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Comparador.vhd Line: 46
Info (12128): Elaborating entity "Contador" for hierarchy "Contador:L3" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 104
Warning (10541): VHDL Signal Declaration warning at Contador.vhd(17): used implicit default value for signal "C" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Contador.vhd Line: 17
Info (12128): Elaborating entity "Somador_Subtrator" for hierarchy "Contador:L3|Somador_Subtrator:L1" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Contador.vhd Line: 71
Warning (10541): VHDL Signal Declaration warning at Somador_Subtrador.vhd(8): used implicit default value for signal "Saida_Somador" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Somador_Subtrador.vhd Line: 8
Warning (10036): Verilog HDL or VHDL warning at Somador_Subtrador.vhd(14): object "resultado" assigned a value but never read File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Somador_Subtrador.vhd Line: 14
Warning (10492): VHDL Process Statement warning at Somador_Subtrador.vhd(24): signal "CREDITO_NOVO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Somador_Subtrador.vhd Line: 24
Warning (10492): VHDL Process Statement warning at Somador_Subtrador.vhd(26): signal "CREDITO_NOVO" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Somador_Subtrador.vhd Line: 26
Info (12128): Elaborating entity "mux_cont" for hierarchy "Contador:L3|mux_cont:L2" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Contador.vhd Line: 73
Info (12128): Elaborating entity "register_comp" for hierarchy "Contador:L3|register_comp:L3" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Contador.vhd Line: 75
Info (12128): Elaborating entity "comb" for hierarchy "Contador:L3|comb:L4" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Contador.vhd Line: 77
Info (12128): Elaborating entity "MSBB" for hierarchy "Contador:L3|MSBB:L5" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Contador.vhd Line: 79
Info (12128): Elaborating entity "sel_nivel" for hierarchy "sel_nivel:L4" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 106
Info (12128): Elaborating entity "FSM_CLK" for hierarchy "sel_nivel:L4|FSM_CLK:L1" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/sel_nivel.vhd Line: 33
Warning (10541): VHDL Signal Declaration warning at FSM_CLK.vhd(7): used implicit default value for signal "Clk1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_CLK.vhd Line: 7
Warning (10541): VHDL Signal Declaration warning at FSM_CLK.vhd(8): used implicit default value for signal "Clk2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_CLK.vhd Line: 8
Warning (10036): Verilog HDL or VHDL warning at FSM_CLK.vhd(13): object "Clk_1" assigned a value but never read File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_CLK.vhd Line: 13
Warning (10036): Verilog HDL or VHDL warning at FSM_CLK.vhd(14): object "Clk_2" assigned a value but never read File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_CLK.vhd Line: 14
Info (12128): Elaborating entity "mux_sel" for hierarchy "sel_nivel:L4|mux_sel:L2" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/sel_nivel.vhd Line: 35
Info (12128): Elaborating entity "Controlador" for hierarchy "Controlador:L5" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 108
Info (12128): Elaborating entity "FSM_Control" for hierarchy "Controlador:L5|FSM_Control:L1" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Controlador.vhd Line: 39
Warning (10492): VHDL Process Statement warning at FSM_Control.vhd(124): signal "rodadasc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd Line: 124
Warning (10492): VHDL Process Statement warning at FSM_Control.vhd(128): signal "rodadasc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd Line: 128
Warning (10492): VHDL Process Statement warning at FSM_Control.vhd(136): signal "rodadasc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd Line: 136
Warning (10631): VHDL Process Statement warning at FSM_Control.vhd(42): inferring latch(es) for signal or variable "C2", which holds its previous value in one or more paths through the process File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd Line: 42
Warning (10631): VHDL Process Statement warning at FSM_Control.vhd(42): inferring latch(es) for signal or variable "C1", which holds its previous value in one or more paths through the process File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd Line: 42
Warning (10631): VHDL Process Statement warning at FSM_Control.vhd(42): inferring latch(es) for signal or variable "C0", which holds its previous value in one or more paths through the process File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd Line: 42
Warning (10631): VHDL Process Statement warning at FSM_Control.vhd(42): inferring latch(es) for signal or variable "RESET_CONTADOR", which holds its previous value in one or more paths through the process File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd Line: 42
Warning (10631): VHDL Process Statement warning at FSM_Control.vhd(42): inferring latch(es) for signal or variable "HABILITA_PREMIO", which holds its previous value in one or more paths through the process File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd Line: 42
Warning (10631): VHDL Process Statement warning at FSM_Control.vhd(42): inferring latch(es) for signal or variable "CREDITO_23", which holds its previous value in one or more paths through the process File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd Line: 42
Warning (10631): VHDL Process Statement warning at FSM_Control.vhd(42): inferring latch(es) for signal or variable "rodadasc", which holds its previous value in one or more paths through the process File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd Line: 42
Info (10041): Inferred latch for "rodadasc[0]" at FSM_Control.vhd(42) File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd Line: 42
Info (10041): Inferred latch for "rodadasc[1]" at FSM_Control.vhd(42) File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd Line: 42
Info (10041): Inferred latch for "rodadasc[2]" at FSM_Control.vhd(42) File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd Line: 42
Info (10041): Inferred latch for "rodadasc[3]" at FSM_Control.vhd(42) File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd Line: 42
Info (10041): Inferred latch for "CREDITO_23" at FSM_Control.vhd(42) File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd Line: 42
Info (10041): Inferred latch for "HABILITA_PREMIO" at FSM_Control.vhd(42) File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd Line: 42
Info (10041): Inferred latch for "RESET_CONTADOR" at FSM_Control.vhd(42) File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd Line: 42
Info (10041): Inferred latch for "C0" at FSM_Control.vhd(42) File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd Line: 42
Info (10041): Inferred latch for "C1" at FSM_Control.vhd(42) File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd Line: 42
Info (10041): Inferred latch for "C2" at FSM_Control.vhd(42) File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd Line: 42
Info (12128): Elaborating entity "decod7seg" for hierarchy "decod7seg:L6" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 110
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 9
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 9
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 9
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 9
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 9
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 9
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 9
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 10
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 10
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 10
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 10
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 10
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 10
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 10
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 11
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 11
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 11
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 11
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 11
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 11
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 11
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 12
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 12
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 12
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 12
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 12
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 12
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 12
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 13
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 13
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 13
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 13
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 13
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 13
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 13
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 14
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 14
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 14
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 14
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 14
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 14
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 14
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 15
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 15
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 15
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 15
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 15
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 15
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 15
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 15
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 15
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 15
Warning (20013): Ignored 24 assignments for entity "ghrd_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clock_50" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 6
    Warning (15610): No output dependent on input pin "key[1]" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 7
    Warning (15610): No output dependent on input pin "key[2]" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 7
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 8
    Warning (15610): No output dependent on input pin "key[3]" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 7
    Warning (15610): No output dependent on input pin "key[0]" File: D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd Line: 7
Info (21057): Implemented 67 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 52 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 115 warnings
    Info: Peak virtual memory: 909 megabytes
    Info: Processing ended: Mon Nov 30 14:46:45 2015
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:39


