module Tb;
  reg D,En;
  wire Q,Qb;
  
  dff dflfl(D,En,Q,Qb);
  
  initial begin
    $monitor("At time %0t: En=%b,D=%b,Q=%b,Qb=%b",$time,En,D,Q,Qb);
    
    En=0;D=Q;#3;
    En=1;D=0;#3;
    En=1;D=1;#3;
    $finish;
  end
endmodule
