Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 22:44:10 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_32_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 ModCount71_instance/count_reg[0]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No9_instance/Y_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 0.326ns (10.134%)  route 2.891ns (89.866%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 6.843 - 4.000 ) 
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.459ns (routing 1.576ns, distribution 0.883ns)
  Clock Net Delay (Destination): 2.183ns (routing 1.429ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=8858, routed)        2.459     3.410    ModCount71_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X127Y210       FDCE                                         r  ModCount71_instance/count_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y210       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.491 r  ModCount71_instance/count_reg[0]_rep__4/Q
                         net (fo=117, routed)         1.304     4.795    ModCount71_instance/Y_reg[0]_4
    SLICE_X132Y189       LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     4.918 r  ModCount71_instance/Y[33]_i_4__12/O
                         net (fo=68, routed)          1.515     6.433    MUX_Sum10_0_impl_1_instance/count_reg[2]
    SLICE_X121Y204       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     6.555 r  MUX_Sum10_0_impl_1_instance/Y[26]_i_1/O
                         net (fo=1, routed)           0.072     6.627    Delay1No9_instance/Y_reg[33]_1[26]
    SLICE_X121Y204       FDCE                                         r  Delay1No9_instance/Y_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=8858, routed)        2.183     6.843    Delay1No9_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X121Y204       FDCE                                         r  Delay1No9_instance/Y_reg[26]/C
                         clock pessimism              0.478     7.322    
                         clock uncertainty           -0.035     7.286    
    SLICE_X121Y204       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.311    Delay1No9_instance/Y_reg[26]
  -------------------------------------------------------------------
                         required time                          7.311    
                         arrival time                          -6.627    
  -------------------------------------------------------------------
                         slack                                  0.684    




