FF_TYPE: D
FF_NO: 6
INPUT_NO: 1
OUTPUT_NO: 2
INTERNAL_NO: 14
INPUTS: A
OUTPUTS: Z,W
INTERNALS: Adash,D2,D1,D0,H,Q2,Q1,Q0,D3,Q3,D4,Q4,D5,Q5
DESIGN:
INVERTER(A,Adash)
GATE: AND (Q0,A,D2)
GATE: AND (Q1,Q2,D1)
GATE: OR (Adash,Q3,H)
GATE: AND (H,D1,D0)
GATE: AND (A,Q3,Z)
GATE: OR(Q3,A,W)
GATE: OR(A,A,D2)
GATE: OR(Q1,Q2,D3)
GATE: AND (A,Q2,D4)
GATE: AND (A,Q3,D5)
FF: D(D0,Q0)
FF: D(D1,Q1)
FF: D(D2,Q2)
FF: D(D3,Q3)
FF: D(D4,Q4)
FF: D(D5,Q5)




