module top_module(
	input a, 
	input b,
	output out
);
	
	assign out = a & b; // Implemented the AND gate using the bitwise AND operator
	
endmodule
