

================================================================
== Vivado HLS Report for 'get_last_centroids'
================================================================
* Date:           Wed Mar 18 11:36:15 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 8.727 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        8|        8| 0.400 us | 0.400 us |    9|    9| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                         |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance        |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |get_last_centroids_L_U0  |get_last_centroids_L  |        8|        8| 0.400 us | 0.400 us |    8|    8|   none  |
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|      26|    160|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      26|    160|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |get_last_centroids_L_U0  |get_last_centroids_L  |        0|      0|  26|  160|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0|  26|  160|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|centroids_address0      | out |    7|  ap_memory |      centroids     |     array    |
|centroids_ce0           | out |    1|  ap_memory |      centroids     |     array    |
|centroids_d0            | out |   48|  ap_memory |      centroids     |     array    |
|centroids_q0            |  in |   48|  ap_memory |      centroids     |     array    |
|centroids_we0           | out |    1|  ap_memory |      centroids     |     array    |
|centroids_address1      | out |    7|  ap_memory |      centroids     |     array    |
|centroids_ce1           | out |    1|  ap_memory |      centroids     |     array    |
|centroids_d1            | out |   48|  ap_memory |      centroids     |     array    |
|centroids_q1            |  in |   48|  ap_memory |      centroids     |     array    |
|centroids_we1           | out |    1|  ap_memory |      centroids     |     array    |
|selected_line           |  in |    3|   ap_none  |    selected_line   |    scalar    |
|selected_line_ap_vld    |  in |    1|   ap_none  |    selected_line   |    scalar    |
|last_c_2_address0       | out |    2|  ap_memory |      last_c_2      |     array    |
|last_c_2_ce0            | out |    1|  ap_memory |      last_c_2      |     array    |
|last_c_2_d0             | out |   48|  ap_memory |      last_c_2      |     array    |
|last_c_2_q0             |  in |   48|  ap_memory |      last_c_2      |     array    |
|last_c_2_we0            | out |    1|  ap_memory |      last_c_2      |     array    |
|last_c_2_address1       | out |    2|  ap_memory |      last_c_2      |     array    |
|last_c_2_ce1            | out |    1|  ap_memory |      last_c_2      |     array    |
|last_c_2_d1             | out |   48|  ap_memory |      last_c_2      |     array    |
|last_c_2_q1             |  in |   48|  ap_memory |      last_c_2      |     array    |
|last_c_2_we1            | out |    1|  ap_memory |      last_c_2      |     array    |
|seg_index_start         |  in |    4|   ap_none  |   seg_index_start  |    scalar    |
|seg_index_start_ap_vld  |  in |    1|   ap_none  |   seg_index_start  |    scalar    |
|size                    |  in |    4|   ap_none  |        size        |    scalar    |
|size_ap_vld             |  in |    1|   ap_none  |        size        |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | get_last_centroids | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | get_last_centroids | return value |
|ap_start                |  in |    1| ap_ctrl_hs | get_last_centroids | return value |
|ap_done                 | out |    1| ap_ctrl_hs | get_last_centroids | return value |
|ap_ready                | out |    1| ap_ctrl_hs | get_last_centroids | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | get_last_centroids | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | get_last_centroids | return value |
+------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%size_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %size)" [./wd_stage_2.h:165]   --->   Operation 3 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%seg_index_start_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %seg_index_start)" [./wd_stage_2.h:165]   --->   Operation 4 'read' 'seg_index_start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%selected_line_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %selected_line)" [./wd_stage_2.h:165]   --->   Operation 5 'read' 'selected_line_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (1.73ns)   --->   "call void @get_last_centroids_L(i4 %size_read, i4 %seg_index_start_read, i3 %selected_line_read, [72 x i48]* %centroids, [4 x i48]* %last_c_2)" [./wd_stage_2.h:165]   --->   Operation 6 'call' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [./wd_stage_2.h:167]   --->   Operation 7 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "call void @get_last_centroids_L(i4 %size_read, i4 %seg_index_start_read, i3 %selected_line_read, [72 x i48]* %centroids, [4 x i48]* %last_c_2)" [./wd_stage_2.h:165]   --->   Operation 8 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "ret void" [./wd_stage_2.h:175]   --->   Operation 9 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ centroids]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ selected_line]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ last_c_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ seg_index_start]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
size_read                  (read                ) [ 001]
seg_index_start_read       (read                ) [ 001]
selected_line_read         (read                ) [ 001]
specdataflowpipeline_ln167 (specdataflowpipeline) [ 000]
call_ln165                 (call                ) [ 000]
ret_ln175                  (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="centroids">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="centroids"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="selected_line">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="selected_line"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="last_c_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_c_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="seg_index_start">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seg_index_start"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="size">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="get_last_centroids_L"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="size_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="4" slack="0"/>
<pin id="26" dir="0" index="1" bw="4" slack="0"/>
<pin id="27" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="seg_index_start_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="4" slack="0"/>
<pin id="32" dir="0" index="1" bw="4" slack="0"/>
<pin id="33" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="seg_index_start_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="selected_line_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="3" slack="0"/>
<pin id="38" dir="0" index="1" bw="3" slack="0"/>
<pin id="39" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="selected_line_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_get_last_centroids_L_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="4" slack="0"/>
<pin id="45" dir="0" index="2" bw="4" slack="0"/>
<pin id="46" dir="0" index="3" bw="3" slack="0"/>
<pin id="47" dir="0" index="4" bw="48" slack="0"/>
<pin id="48" dir="0" index="5" bw="48" slack="0"/>
<pin id="49" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln165/1 "/>
</bind>
</comp>

<comp id="56" class="1005" name="size_read_reg_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="1"/>
<pin id="58" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="61" class="1005" name="seg_index_start_read_reg_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="4" slack="1"/>
<pin id="63" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="seg_index_start_read "/>
</bind>
</comp>

<comp id="66" class="1005" name="selected_line_read_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="3" slack="1"/>
<pin id="68" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="selected_line_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="10" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="8" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="10" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="6" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="12" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="50"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="24" pin="2"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="30" pin="2"/><net_sink comp="42" pin=2"/></net>

<net id="53"><net_src comp="36" pin="2"/><net_sink comp="42" pin=3"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="42" pin=4"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="42" pin=5"/></net>

<net id="59"><net_src comp="24" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="60"><net_src comp="56" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="64"><net_src comp="30" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="65"><net_src comp="61" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="69"><net_src comp="36" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="70"><net_src comp="66" pin="1"/><net_sink comp="42" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: centroids | {}
	Port: last_c_2 | {1 2 }
 - Input state : 
	Port: get_last_centroids : centroids | {1 2 }
	Port: get_last_centroids : selected_line | {1 }
	Port: get_last_centroids : last_c_2 | {}
	Port: get_last_centroids : seg_index_start | {1 }
	Port: get_last_centroids : size | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   call   |  grp_get_last_centroids_L_fu_42 |  3.538  |    35   |   106   |
|----------|---------------------------------|---------|---------|---------|
|          |       size_read_read_fu_24      |    0    |    0    |    0    |
|   read   | seg_index_start_read_read_fu_30 |    0    |    0    |    0    |
|          |  selected_line_read_read_fu_36  |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |  3.538  |    35   |   106   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|seg_index_start_read_reg_61|    4   |
| selected_line_read_reg_66 |    3   |
|      size_read_reg_56     |    4   |
+---------------------------+--------+
|           Total           |   11   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
| grp_get_last_centroids_L_fu_42 |  p1  |   2  |   4  |    8   ||    9    |
| grp_get_last_centroids_L_fu_42 |  p2  |   2  |   4  |    8   ||    9    |
| grp_get_last_centroids_L_fu_42 |  p3  |   2  |   3  |    6   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   22   ||  5.307  ||    27   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   35   |   106  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |   11   |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   46   |   133  |
+-----------+--------+--------+--------+
