
digital_clock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000067f4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  08006984  08006984  00007984  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006aa0  08006aa0  0000807c  2**0
                  CONTENTS
  4 .ARM          00000008  08006aa0  08006aa0  00007aa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006aa8  08006aa8  0000807c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006aa8  08006aa8  00007aa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006aac  08006aac  00007aac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08006ab0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000807c  2**0
                  CONTENTS
 10 .bss          000002c0  2000007c  2000007c  0000807c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000033c  2000033c  0000807c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000807c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010738  00000000  00000000  000080ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002b97  00000000  00000000  000187e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e68  00000000  00000000  0001b380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b27  00000000  00000000  0001c1e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002246c  00000000  00000000  0001cd0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013548  00000000  00000000  0003f17b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cc698  00000000  00000000  000526c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011ed5b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003f38  00000000  00000000  0011eda0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000055  00000000  00000000  00122cd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800696c 	.word	0x0800696c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	0800696c 	.word	0x0800696c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <_7SEG_GPIO_Init>:
 */

#include "7seg.h"

void _7SEG_GPIO_Init()
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b08a      	sub	sp, #40	@ 0x28
 8000564:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOA,D,E Periph clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000566:	2300      	movs	r3, #0
 8000568:	613b      	str	r3, [r7, #16]
 800056a:	4b6b      	ldr	r3, [pc, #428]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 800056c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800056e:	4a6a      	ldr	r2, [pc, #424]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 8000570:	f043 0301 	orr.w	r3, r3, #1
 8000574:	6313      	str	r3, [r2, #48]	@ 0x30
 8000576:	4b68      	ldr	r3, [pc, #416]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 8000578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800057a:	f003 0301 	and.w	r3, r3, #1
 800057e:	613b      	str	r3, [r7, #16]
 8000580:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000582:	2300      	movs	r3, #0
 8000584:	60fb      	str	r3, [r7, #12]
 8000586:	4b64      	ldr	r3, [pc, #400]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 8000588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800058a:	4a63      	ldr	r2, [pc, #396]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 800058c:	f043 0304 	orr.w	r3, r3, #4
 8000590:	6313      	str	r3, [r2, #48]	@ 0x30
 8000592:	4b61      	ldr	r3, [pc, #388]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 8000594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000596:	f003 0304 	and.w	r3, r3, #4
 800059a:	60fb      	str	r3, [r7, #12]
 800059c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800059e:	2300      	movs	r3, #0
 80005a0:	60bb      	str	r3, [r7, #8]
 80005a2:	4b5d      	ldr	r3, [pc, #372]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005a6:	4a5c      	ldr	r2, [pc, #368]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005a8:	f043 0308 	orr.w	r3, r3, #8
 80005ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ae:	4b5a      	ldr	r3, [pc, #360]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005b2:	f003 0308 	and.w	r3, r3, #8
 80005b6:	60bb      	str	r3, [r7, #8]
 80005b8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80005ba:	2300      	movs	r3, #0
 80005bc:	607b      	str	r3, [r7, #4]
 80005be:	4b56      	ldr	r3, [pc, #344]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005c2:	4a55      	ldr	r2, [pc, #340]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005c4:	f043 0310 	orr.w	r3, r3, #16
 80005c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ca:	4b53      	ldr	r3, [pc, #332]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ce:	f003 0310 	and.w	r3, r3, #16
 80005d2:	607b      	str	r3, [r7, #4]
 80005d4:	687b      	ldr	r3, [r7, #4]

	//Digit1
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 80005d6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80005da:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005dc:	2301      	movs	r3, #1
 80005de:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e0:	2300      	movs	r3, #0
 80005e2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005e4:	2300      	movs	r3, #0
 80005e6:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 80005e8:	f107 0314 	add.w	r3, r7, #20
 80005ec:	4619      	mov	r1, r3
 80005ee:	484b      	ldr	r0, [pc, #300]	@ (800071c <_7SEG_GPIO_Init+0x1bc>)
 80005f0:	f002 fee0 	bl	80033b4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 80005f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80005f8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 80005fa:	f107 0314 	add.w	r3, r7, #20
 80005fe:	4619      	mov	r1, r3
 8000600:	4847      	ldr	r0, [pc, #284]	@ (8000720 <_7SEG_GPIO_Init+0x1c0>)
 8000602:	f002 fed7 	bl	80033b4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 8000606:	2340      	movs	r3, #64	@ 0x40
 8000608:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 800060a:	f107 0314 	add.w	r3, r7, #20
 800060e:	4619      	mov	r1, r3
 8000610:	4842      	ldr	r0, [pc, #264]	@ (800071c <_7SEG_GPIO_Init+0x1bc>)
 8000612:	f002 fecf 	bl	80033b4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 8000616:	2320      	movs	r3, #32
 8000618:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 800061a:	f107 0314 	add.w	r3, r7, #20
 800061e:	4619      	mov	r1, r3
 8000620:	483e      	ldr	r0, [pc, #248]	@ (800071c <_7SEG_GPIO_Init+0x1bc>)
 8000622:	f002 fec7 	bl	80033b4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 8000626:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800062a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 800062c:	f107 0314 	add.w	r3, r7, #20
 8000630:	4619      	mov	r1, r3
 8000632:	483c      	ldr	r0, [pc, #240]	@ (8000724 <_7SEG_GPIO_Init+0x1c4>)
 8000634:	f002 febe 	bl	80033b4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 8000638:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800063c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 800063e:	f107 0314 	add.w	r3, r7, #20
 8000642:	4619      	mov	r1, r3
 8000644:	4837      	ldr	r0, [pc, #220]	@ (8000724 <_7SEG_GPIO_Init+0x1c4>)
 8000646:	f002 feb5 	bl	80033b4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 800064a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800064e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 8000650:	f107 0314 	add.w	r3, r7, #20
 8000654:	4619      	mov	r1, r3
 8000656:	4831      	ldr	r0, [pc, #196]	@ (800071c <_7SEG_GPIO_Init+0x1bc>)
 8000658:	f002 feac 	bl	80033b4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 800065c:	2380      	movs	r3, #128	@ 0x80
 800065e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 8000660:	f107 0314 	add.w	r3, r7, #20
 8000664:	4619      	mov	r1, r3
 8000666:	482d      	ldr	r0, [pc, #180]	@ (800071c <_7SEG_GPIO_Init+0x1bc>)
 8000668:	f002 fea4 	bl	80033b4 <HAL_GPIO_Init>

	//Digit2
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 800066c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000670:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 8000672:	f107 0314 	add.w	r3, r7, #20
 8000676:	4619      	mov	r1, r3
 8000678:	482b      	ldr	r0, [pc, #172]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 800067a:	f002 fe9b 	bl	80033b4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 800067e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000682:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 8000684:	f107 0314 	add.w	r3, r7, #20
 8000688:	4619      	mov	r1, r3
 800068a:	4827      	ldr	r0, [pc, #156]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 800068c:	f002 fe92 	bl	80033b4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 8000690:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000694:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 8000696:	f107 0314 	add.w	r3, r7, #20
 800069a:	4619      	mov	r1, r3
 800069c:	4822      	ldr	r0, [pc, #136]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 800069e:	f002 fe89 	bl	80033b4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_D;
 80006a2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80006a6:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 80006a8:	f107 0314 	add.w	r3, r7, #20
 80006ac:	4619      	mov	r1, r3
 80006ae:	481e      	ldr	r0, [pc, #120]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 80006b0:	f002 fe80 	bl	80033b4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_E;
 80006b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80006b8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 80006ba:	f107 0314 	add.w	r3, r7, #20
 80006be:	4619      	mov	r1, r3
 80006c0:	4819      	ldr	r0, [pc, #100]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 80006c2:	f002 fe77 	bl	80033b4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_F;
 80006c6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006ca:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 80006cc:	f107 0314 	add.w	r3, r7, #20
 80006d0:	4619      	mov	r1, r3
 80006d2:	4815      	ldr	r0, [pc, #84]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 80006d4:	f002 fe6e 	bl	80033b4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_G;
 80006d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006dc:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 80006de:	f107 0314 	add.w	r3, r7, #20
 80006e2:	4619      	mov	r1, r3
 80006e4:	4810      	ldr	r0, [pc, #64]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 80006e6:	f002 fe65 	bl	80033b4 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_DP;
 80006ea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80006ee:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 80006f0:	f107 0314 	add.w	r3, r7, #20
 80006f4:	4619      	mov	r1, r3
 80006f6:	480c      	ldr	r0, [pc, #48]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 80006f8:	f002 fe5c 	bl	80033b4 <HAL_GPIO_Init>


	_7SEG_SetNumber(DGT1, 0, ON);
 80006fc:	2201      	movs	r2, #1
 80006fe:	2100      	movs	r1, #0
 8000700:	2000      	movs	r0, #0
 8000702:	f000 f813 	bl	800072c <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, 0, ON);
 8000706:	2201      	movs	r2, #1
 8000708:	2100      	movs	r1, #0
 800070a:	2001      	movs	r0, #1
 800070c:	f000 f80e 	bl	800072c <_7SEG_SetNumber>
}
 8000710:	bf00      	nop
 8000712:	3728      	adds	r7, #40	@ 0x28
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	40023800 	.word	0x40023800
 800071c:	40020c00 	.word	0x40020c00
 8000720:	40020000 	.word	0x40020000
 8000724:	40020800 	.word	0x40020800
 8000728:	40021000 	.word	0x40021000

0800072c <_7SEG_SetNumber>:


void _7SEG_SetNumber(int dgt, int num, int dp)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0
 8000732:	60f8      	str	r0, [r7, #12]
 8000734:	60b9      	str	r1, [r7, #8]
 8000736:	607a      	str	r2, [r7, #4]
	if(dgt == DGT1)
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	2b00      	cmp	r3, #0
 800073c:	f040 81dc 	bne.w	8000af8 <_7SEG_SetNumber+0x3cc>
	{
		switch(num%10)
 8000740:	68b9      	ldr	r1, [r7, #8]
 8000742:	4bcb      	ldr	r3, [pc, #812]	@ (8000a70 <_7SEG_SetNumber+0x344>)
 8000744:	fb83 2301 	smull	r2, r3, r3, r1
 8000748:	109a      	asrs	r2, r3, #2
 800074a:	17cb      	asrs	r3, r1, #31
 800074c:	1ad2      	subs	r2, r2, r3
 800074e:	4613      	mov	r3, r2
 8000750:	009b      	lsls	r3, r3, #2
 8000752:	4413      	add	r3, r2
 8000754:	005b      	lsls	r3, r3, #1
 8000756:	1aca      	subs	r2, r1, r3
 8000758:	2a09      	cmp	r2, #9
 800075a:	f200 81ba 	bhi.w	8000ad2 <_7SEG_SetNumber+0x3a6>
 800075e:	a301      	add	r3, pc, #4	@ (adr r3, 8000764 <_7SEG_SetNumber+0x38>)
 8000760:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000764:	0800078d 	.word	0x0800078d
 8000768:	080007df 	.word	0x080007df
 800076c:	08000831 	.word	0x08000831
 8000770:	08000883 	.word	0x08000883
 8000774:	080008d5 	.word	0x080008d5
 8000778:	08000927 	.word	0x08000927
 800077c:	08000979 	.word	0x08000979
 8000780:	080009cb 	.word	0x080009cb
 8000784:	08000a1d 	.word	0x08000a1d
 8000788:	08000a81 	.word	0x08000a81
		{
			case 0: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON;
 800078c:	2200      	movs	r2, #0
 800078e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000792:	48b8      	ldr	r0, [pc, #736]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000794:	f002 ffc2 	bl	800371c <HAL_GPIO_WritePin>
 8000798:	2200      	movs	r2, #0
 800079a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800079e:	48b6      	ldr	r0, [pc, #728]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 80007a0:	f002 ffbc 	bl	800371c <HAL_GPIO_WritePin>
 80007a4:	2200      	movs	r2, #0
 80007a6:	2140      	movs	r1, #64	@ 0x40
 80007a8:	48b2      	ldr	r0, [pc, #712]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80007aa:	f002 ffb7 	bl	800371c <HAL_GPIO_WritePin>
 80007ae:	2200      	movs	r2, #0
 80007b0:	2120      	movs	r1, #32
 80007b2:	48b0      	ldr	r0, [pc, #704]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80007b4:	f002 ffb2 	bl	800371c <HAL_GPIO_WritePin>
 80007b8:	2200      	movs	r2, #0
 80007ba:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80007be:	48af      	ldr	r0, [pc, #700]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80007c0:	f002 ffac 	bl	800371c <HAL_GPIO_WritePin>
 80007c4:	2200      	movs	r2, #0
 80007c6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007ca:	48ac      	ldr	r0, [pc, #688]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80007cc:	f002 ffa6 	bl	800371c <HAL_GPIO_WritePin>
					DGT1_G_OFF;
 80007d0:	2201      	movs	r2, #1
 80007d2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80007d6:	48a7      	ldr	r0, [pc, #668]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80007d8:	f002 ffa0 	bl	800371c <HAL_GPIO_WritePin>
				break;
 80007dc:	e179      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 1: DGT1_B_ON; DGT1_C_ON;
 80007de:	2200      	movs	r2, #0
 80007e0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007e4:	48a4      	ldr	r0, [pc, #656]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 80007e6:	f002 ff99 	bl	800371c <HAL_GPIO_WritePin>
 80007ea:	2200      	movs	r2, #0
 80007ec:	2140      	movs	r1, #64	@ 0x40
 80007ee:	48a1      	ldr	r0, [pc, #644]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80007f0:	f002 ff94 	bl	800371c <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 80007f4:	2201      	movs	r2, #1
 80007f6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80007fa:	489e      	ldr	r0, [pc, #632]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80007fc:	f002 ff8e 	bl	800371c <HAL_GPIO_WritePin>
 8000800:	2201      	movs	r2, #1
 8000802:	2120      	movs	r1, #32
 8000804:	489b      	ldr	r0, [pc, #620]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000806:	f002 ff89 	bl	800371c <HAL_GPIO_WritePin>
 800080a:	2201      	movs	r2, #1
 800080c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000810:	489a      	ldr	r0, [pc, #616]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000812:	f002 ff83 	bl	800371c <HAL_GPIO_WritePin>
 8000816:	2201      	movs	r2, #1
 8000818:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800081c:	4897      	ldr	r0, [pc, #604]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 800081e:	f002 ff7d 	bl	800371c <HAL_GPIO_WritePin>
 8000822:	2201      	movs	r2, #1
 8000824:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000828:	4892      	ldr	r0, [pc, #584]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800082a:	f002 ff77 	bl	800371c <HAL_GPIO_WritePin>
				break;
 800082e:	e150      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 2: DGT1_A_ON; DGT1_B_ON; DGT1_G_ON; DGT1_E_ON; DGT1_D_ON;
 8000830:	2200      	movs	r2, #0
 8000832:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000836:	488f      	ldr	r0, [pc, #572]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000838:	f002 ff70 	bl	800371c <HAL_GPIO_WritePin>
 800083c:	2200      	movs	r2, #0
 800083e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000842:	488d      	ldr	r0, [pc, #564]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 8000844:	f002 ff6a 	bl	800371c <HAL_GPIO_WritePin>
 8000848:	2200      	movs	r2, #0
 800084a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800084e:	4889      	ldr	r0, [pc, #548]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000850:	f002 ff64 	bl	800371c <HAL_GPIO_WritePin>
 8000854:	2200      	movs	r2, #0
 8000856:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800085a:	4888      	ldr	r0, [pc, #544]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 800085c:	f002 ff5e 	bl	800371c <HAL_GPIO_WritePin>
 8000860:	2200      	movs	r2, #0
 8000862:	2120      	movs	r1, #32
 8000864:	4883      	ldr	r0, [pc, #524]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000866:	f002 ff59 	bl	800371c <HAL_GPIO_WritePin>
					DGT1_C_OFF; DGT1_F_OFF;
 800086a:	2201      	movs	r2, #1
 800086c:	2140      	movs	r1, #64	@ 0x40
 800086e:	4881      	ldr	r0, [pc, #516]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000870:	f002 ff54 	bl	800371c <HAL_GPIO_WritePin>
 8000874:	2201      	movs	r2, #1
 8000876:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800087a:	4880      	ldr	r0, [pc, #512]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 800087c:	f002 ff4e 	bl	800371c <HAL_GPIO_WritePin>
				break;
 8000880:	e127      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 3: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_G_ON;
 8000882:	2200      	movs	r2, #0
 8000884:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000888:	487a      	ldr	r0, [pc, #488]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800088a:	f002 ff47 	bl	800371c <HAL_GPIO_WritePin>
 800088e:	2200      	movs	r2, #0
 8000890:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000894:	4878      	ldr	r0, [pc, #480]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 8000896:	f002 ff41 	bl	800371c <HAL_GPIO_WritePin>
 800089a:	2200      	movs	r2, #0
 800089c:	2140      	movs	r1, #64	@ 0x40
 800089e:	4875      	ldr	r0, [pc, #468]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80008a0:	f002 ff3c 	bl	800371c <HAL_GPIO_WritePin>
 80008a4:	2200      	movs	r2, #0
 80008a6:	2120      	movs	r1, #32
 80008a8:	4872      	ldr	r0, [pc, #456]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80008aa:	f002 ff37 	bl	800371c <HAL_GPIO_WritePin>
 80008ae:	2200      	movs	r2, #0
 80008b0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80008b4:	486f      	ldr	r0, [pc, #444]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80008b6:	f002 ff31 	bl	800371c <HAL_GPIO_WritePin>
					DGT1_E_OFF; DGT1_F_OFF;
 80008ba:	2201      	movs	r2, #1
 80008bc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80008c0:	486e      	ldr	r0, [pc, #440]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80008c2:	f002 ff2b 	bl	800371c <HAL_GPIO_WritePin>
 80008c6:	2201      	movs	r2, #1
 80008c8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008cc:	486b      	ldr	r0, [pc, #428]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80008ce:	f002 ff25 	bl	800371c <HAL_GPIO_WritePin>
				break;
 80008d2:	e0fe      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 4: DGT1_F_ON; DGT1_G_ON; DGT1_B_ON; DGT1_C_ON;
 80008d4:	2200      	movs	r2, #0
 80008d6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008da:	4868      	ldr	r0, [pc, #416]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80008dc:	f002 ff1e 	bl	800371c <HAL_GPIO_WritePin>
 80008e0:	2200      	movs	r2, #0
 80008e2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80008e6:	4863      	ldr	r0, [pc, #396]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80008e8:	f002 ff18 	bl	800371c <HAL_GPIO_WritePin>
 80008ec:	2200      	movs	r2, #0
 80008ee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008f2:	4861      	ldr	r0, [pc, #388]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 80008f4:	f002 ff12 	bl	800371c <HAL_GPIO_WritePin>
 80008f8:	2200      	movs	r2, #0
 80008fa:	2140      	movs	r1, #64	@ 0x40
 80008fc:	485d      	ldr	r0, [pc, #372]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80008fe:	f002 ff0d 	bl	800371c <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF;
 8000902:	2201      	movs	r2, #1
 8000904:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000908:	485a      	ldr	r0, [pc, #360]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800090a:	f002 ff07 	bl	800371c <HAL_GPIO_WritePin>
 800090e:	2201      	movs	r2, #1
 8000910:	2120      	movs	r1, #32
 8000912:	4858      	ldr	r0, [pc, #352]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000914:	f002 ff02 	bl	800371c <HAL_GPIO_WritePin>
 8000918:	2201      	movs	r2, #1
 800091a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800091e:	4857      	ldr	r0, [pc, #348]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000920:	f002 fefc 	bl	800371c <HAL_GPIO_WritePin>
				break;
 8000924:	e0d5      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 5: DGT1_A_ON; DGT1_F_ON; DGT1_G_ON; DGT1_C_ON; DGT1_D_ON;
 8000926:	2200      	movs	r2, #0
 8000928:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800092c:	4851      	ldr	r0, [pc, #324]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800092e:	f002 fef5 	bl	800371c <HAL_GPIO_WritePin>
 8000932:	2200      	movs	r2, #0
 8000934:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000938:	4850      	ldr	r0, [pc, #320]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 800093a:	f002 feef 	bl	800371c <HAL_GPIO_WritePin>
 800093e:	2200      	movs	r2, #0
 8000940:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000944:	484b      	ldr	r0, [pc, #300]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000946:	f002 fee9 	bl	800371c <HAL_GPIO_WritePin>
 800094a:	2200      	movs	r2, #0
 800094c:	2140      	movs	r1, #64	@ 0x40
 800094e:	4849      	ldr	r0, [pc, #292]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000950:	f002 fee4 	bl	800371c <HAL_GPIO_WritePin>
 8000954:	2200      	movs	r2, #0
 8000956:	2120      	movs	r1, #32
 8000958:	4846      	ldr	r0, [pc, #280]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800095a:	f002 fedf 	bl	800371c <HAL_GPIO_WritePin>
					DGT1_B_OFF; DGT1_E_OFF;
 800095e:	2201      	movs	r2, #1
 8000960:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000964:	4844      	ldr	r0, [pc, #272]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 8000966:	f002 fed9 	bl	800371c <HAL_GPIO_WritePin>
 800096a:	2201      	movs	r2, #1
 800096c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000970:	4842      	ldr	r0, [pc, #264]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000972:	f002 fed3 	bl	800371c <HAL_GPIO_WritePin>
				break;
 8000976:	e0ac      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 6: DGT1_A_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8000978:	2200      	movs	r2, #0
 800097a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800097e:	483d      	ldr	r0, [pc, #244]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000980:	f002 fecc 	bl	800371c <HAL_GPIO_WritePin>
 8000984:	2200      	movs	r2, #0
 8000986:	2140      	movs	r1, #64	@ 0x40
 8000988:	483a      	ldr	r0, [pc, #232]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800098a:	f002 fec7 	bl	800371c <HAL_GPIO_WritePin>
 800098e:	2200      	movs	r2, #0
 8000990:	2120      	movs	r1, #32
 8000992:	4838      	ldr	r0, [pc, #224]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000994:	f002 fec2 	bl	800371c <HAL_GPIO_WritePin>
 8000998:	2200      	movs	r2, #0
 800099a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800099e:	4837      	ldr	r0, [pc, #220]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80009a0:	f002 febc 	bl	800371c <HAL_GPIO_WritePin>
 80009a4:	2200      	movs	r2, #0
 80009a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009aa:	4834      	ldr	r0, [pc, #208]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80009ac:	f002 feb6 	bl	800371c <HAL_GPIO_WritePin>
 80009b0:	2200      	movs	r2, #0
 80009b2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80009b6:	482f      	ldr	r0, [pc, #188]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80009b8:	f002 feb0 	bl	800371c <HAL_GPIO_WritePin>
					DGT1_B_OFF;
 80009bc:	2201      	movs	r2, #1
 80009be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009c2:	482d      	ldr	r0, [pc, #180]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 80009c4:	f002 feaa 	bl	800371c <HAL_GPIO_WritePin>
				break;
 80009c8:	e083      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
 80009ca:	2200      	movs	r2, #0
 80009cc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009d0:	482a      	ldr	r0, [pc, #168]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80009d2:	f002 fea3 	bl	800371c <HAL_GPIO_WritePin>
 80009d6:	2200      	movs	r2, #0
 80009d8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80009dc:	4825      	ldr	r0, [pc, #148]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80009de:	f002 fe9d 	bl	800371c <HAL_GPIO_WritePin>
 80009e2:	2200      	movs	r2, #0
 80009e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009e8:	4823      	ldr	r0, [pc, #140]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 80009ea:	f002 fe97 	bl	800371c <HAL_GPIO_WritePin>
 80009ee:	2200      	movs	r2, #0
 80009f0:	2140      	movs	r1, #64	@ 0x40
 80009f2:	4820      	ldr	r0, [pc, #128]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80009f4:	f002 fe92 	bl	800371c <HAL_GPIO_WritePin>
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
 80009f8:	2201      	movs	r2, #1
 80009fa:	2120      	movs	r1, #32
 80009fc:	481d      	ldr	r0, [pc, #116]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80009fe:	f002 fe8d 	bl	800371c <HAL_GPIO_WritePin>
 8000a02:	2201      	movs	r2, #1
 8000a04:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a08:	481c      	ldr	r0, [pc, #112]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000a0a:	f002 fe87 	bl	800371c <HAL_GPIO_WritePin>
 8000a0e:	2201      	movs	r2, #1
 8000a10:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a14:	4817      	ldr	r0, [pc, #92]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000a16:	f002 fe81 	bl	800371c <HAL_GPIO_WritePin>
				break;
 8000a1a:	e05a      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a22:	4814      	ldr	r0, [pc, #80]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000a24:	f002 fe7a 	bl	800371c <HAL_GPIO_WritePin>
 8000a28:	2200      	movs	r2, #0
 8000a2a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a2e:	4812      	ldr	r0, [pc, #72]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 8000a30:	f002 fe74 	bl	800371c <HAL_GPIO_WritePin>
 8000a34:	2200      	movs	r2, #0
 8000a36:	2140      	movs	r1, #64	@ 0x40
 8000a38:	480e      	ldr	r0, [pc, #56]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000a3a:	f002 fe6f 	bl	800371c <HAL_GPIO_WritePin>
 8000a3e:	2200      	movs	r2, #0
 8000a40:	2120      	movs	r1, #32
 8000a42:	480c      	ldr	r0, [pc, #48]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000a44:	f002 fe6a 	bl	800371c <HAL_GPIO_WritePin>
 8000a48:	2200      	movs	r2, #0
 8000a4a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a4e:	480b      	ldr	r0, [pc, #44]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000a50:	f002 fe64 	bl	800371c <HAL_GPIO_WritePin>
 8000a54:	2200      	movs	r2, #0
 8000a56:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a5a:	4808      	ldr	r0, [pc, #32]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000a5c:	f002 fe5e 	bl	800371c <HAL_GPIO_WritePin>
 8000a60:	2200      	movs	r2, #0
 8000a62:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a66:	4803      	ldr	r0, [pc, #12]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000a68:	f002 fe58 	bl	800371c <HAL_GPIO_WritePin>
				break;
 8000a6c:	e031      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
 8000a6e:	bf00      	nop
 8000a70:	66666667 	.word	0x66666667
 8000a74:	40020c00 	.word	0x40020c00
 8000a78:	40020000 	.word	0x40020000
 8000a7c:	40020800 	.word	0x40020800
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 8000a80:	2200      	movs	r2, #0
 8000a82:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a86:	48c8      	ldr	r0, [pc, #800]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000a88:	f002 fe48 	bl	800371c <HAL_GPIO_WritePin>
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a92:	48c6      	ldr	r0, [pc, #792]	@ (8000dac <_7SEG_SetNumber+0x680>)
 8000a94:	f002 fe42 	bl	800371c <HAL_GPIO_WritePin>
 8000a98:	2200      	movs	r2, #0
 8000a9a:	2140      	movs	r1, #64	@ 0x40
 8000a9c:	48c2      	ldr	r0, [pc, #776]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000a9e:	f002 fe3d 	bl	800371c <HAL_GPIO_WritePin>
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	2120      	movs	r1, #32
 8000aa6:	48c0      	ldr	r0, [pc, #768]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000aa8:	f002 fe38 	bl	800371c <HAL_GPIO_WritePin>
 8000aac:	2200      	movs	r2, #0
 8000aae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ab2:	48bf      	ldr	r0, [pc, #764]	@ (8000db0 <_7SEG_SetNumber+0x684>)
 8000ab4:	f002 fe32 	bl	800371c <HAL_GPIO_WritePin>
 8000ab8:	2200      	movs	r2, #0
 8000aba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000abe:	48ba      	ldr	r0, [pc, #744]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000ac0:	f002 fe2c 	bl	800371c <HAL_GPIO_WritePin>
					DGT1_E_OFF;
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000aca:	48b9      	ldr	r0, [pc, #740]	@ (8000db0 <_7SEG_SetNumber+0x684>)
 8000acc:	f002 fe26 	bl	800371c <HAL_GPIO_WritePin>
				break;
 8000ad0:	bf00      	nop
		}

		if(dp == ON)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	2b01      	cmp	r3, #1
 8000ad6:	d105      	bne.n	8000ae4 <_7SEG_SetNumber+0x3b8>
		{
			DGT1_DP_ON;
 8000ad8:	2200      	movs	r2, #0
 8000ada:	2180      	movs	r1, #128	@ 0x80
 8000adc:	48b2      	ldr	r0, [pc, #712]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000ade:	f002 fe1d 	bl	800371c <HAL_GPIO_WritePin>
		else if(dp == OFF)
		{
			DGT2_DP_OFF;
		}
	}
}
 8000ae2:	e1ff      	b.n	8000ee4 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	f040 81fc 	bne.w	8000ee4 <_7SEG_SetNumber+0x7b8>
			DGT1_DP_OFF;
 8000aec:	2201      	movs	r2, #1
 8000aee:	2180      	movs	r1, #128	@ 0x80
 8000af0:	48ad      	ldr	r0, [pc, #692]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000af2:	f002 fe13 	bl	800371c <HAL_GPIO_WritePin>
}
 8000af6:	e1f5      	b.n	8000ee4 <_7SEG_SetNumber+0x7b8>
	else if(dgt == DGT2)
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	2b01      	cmp	r3, #1
 8000afc:	f040 81f2 	bne.w	8000ee4 <_7SEG_SetNumber+0x7b8>
		switch(num%10)
 8000b00:	68b9      	ldr	r1, [r7, #8]
 8000b02:	4bac      	ldr	r3, [pc, #688]	@ (8000db4 <_7SEG_SetNumber+0x688>)
 8000b04:	fb83 2301 	smull	r2, r3, r3, r1
 8000b08:	109a      	asrs	r2, r3, #2
 8000b0a:	17cb      	asrs	r3, r1, #31
 8000b0c:	1ad2      	subs	r2, r2, r3
 8000b0e:	4613      	mov	r3, r2
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	4413      	add	r3, r2
 8000b14:	005b      	lsls	r3, r3, #1
 8000b16:	1aca      	subs	r2, r1, r3
 8000b18:	2a09      	cmp	r2, #9
 8000b1a:	f200 81d0 	bhi.w	8000ebe <_7SEG_SetNumber+0x792>
 8000b1e:	a301      	add	r3, pc, #4	@ (adr r3, 8000b24 <_7SEG_SetNumber+0x3f8>)
 8000b20:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000b24:	08000b4d 	.word	0x08000b4d
 8000b28:	08000ba3 	.word	0x08000ba3
 8000b2c:	08000bf9 	.word	0x08000bf9
 8000b30:	08000c4f 	.word	0x08000c4f
 8000b34:	08000ca5 	.word	0x08000ca5
 8000b38:	08000cfb 	.word	0x08000cfb
 8000b3c:	08000d51 	.word	0x08000d51
 8000b40:	08000dbd 	.word	0x08000dbd
 8000b44:	08000e13 	.word	0x08000e13
 8000b48:	08000e69 	.word	0x08000e69
			case 0: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON;
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b52:	4899      	ldr	r0, [pc, #612]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b54:	f002 fde2 	bl	800371c <HAL_GPIO_WritePin>
 8000b58:	2200      	movs	r2, #0
 8000b5a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000b5e:	4896      	ldr	r0, [pc, #600]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b60:	f002 fddc 	bl	800371c <HAL_GPIO_WritePin>
 8000b64:	2200      	movs	r2, #0
 8000b66:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b6a:	4893      	ldr	r0, [pc, #588]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b6c:	f002 fdd6 	bl	800371c <HAL_GPIO_WritePin>
 8000b70:	2200      	movs	r2, #0
 8000b72:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b76:	4890      	ldr	r0, [pc, #576]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b78:	f002 fdd0 	bl	800371c <HAL_GPIO_WritePin>
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b82:	488d      	ldr	r0, [pc, #564]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b84:	f002 fdca 	bl	800371c <HAL_GPIO_WritePin>
 8000b88:	2200      	movs	r2, #0
 8000b8a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b8e:	488a      	ldr	r0, [pc, #552]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b90:	f002 fdc4 	bl	800371c <HAL_GPIO_WritePin>
					DGT2_G_OFF;
 8000b94:	2201      	movs	r2, #1
 8000b96:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b9a:	4887      	ldr	r0, [pc, #540]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b9c:	f002 fdbe 	bl	800371c <HAL_GPIO_WritePin>
				break;
 8000ba0:	e18d      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 1: DGT2_B_ON; DGT2_C_ON;
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ba8:	4883      	ldr	r0, [pc, #524]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000baa:	f002 fdb7 	bl	800371c <HAL_GPIO_WritePin>
 8000bae:	2200      	movs	r2, #0
 8000bb0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000bb4:	4880      	ldr	r0, [pc, #512]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000bb6:	f002 fdb1 	bl	800371c <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 8000bba:	2201      	movs	r2, #1
 8000bbc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bc0:	487d      	ldr	r0, [pc, #500]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000bc2:	f002 fdab 	bl	800371c <HAL_GPIO_WritePin>
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000bcc:	487a      	ldr	r0, [pc, #488]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000bce:	f002 fda5 	bl	800371c <HAL_GPIO_WritePin>
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000bd8:	4877      	ldr	r0, [pc, #476]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000bda:	f002 fd9f 	bl	800371c <HAL_GPIO_WritePin>
 8000bde:	2201      	movs	r2, #1
 8000be0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000be4:	4874      	ldr	r0, [pc, #464]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000be6:	f002 fd99 	bl	800371c <HAL_GPIO_WritePin>
 8000bea:	2201      	movs	r2, #1
 8000bec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bf0:	4871      	ldr	r0, [pc, #452]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000bf2:	f002 fd93 	bl	800371c <HAL_GPIO_WritePin>
				break;
 8000bf6:	e162      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 2: DGT2_A_ON; DGT2_B_ON; DGT2_G_ON; DGT2_E_ON; DGT2_D_ON;
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bfe:	486e      	ldr	r0, [pc, #440]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c00:	f002 fd8c 	bl	800371c <HAL_GPIO_WritePin>
 8000c04:	2200      	movs	r2, #0
 8000c06:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c0a:	486b      	ldr	r0, [pc, #428]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c0c:	f002 fd86 	bl	800371c <HAL_GPIO_WritePin>
 8000c10:	2200      	movs	r2, #0
 8000c12:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c16:	4868      	ldr	r0, [pc, #416]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c18:	f002 fd80 	bl	800371c <HAL_GPIO_WritePin>
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c22:	4865      	ldr	r0, [pc, #404]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c24:	f002 fd7a 	bl	800371c <HAL_GPIO_WritePin>
 8000c28:	2200      	movs	r2, #0
 8000c2a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c2e:	4862      	ldr	r0, [pc, #392]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c30:	f002 fd74 	bl	800371c <HAL_GPIO_WritePin>
					DGT2_C_OFF; DGT2_F_OFF;
 8000c34:	2201      	movs	r2, #1
 8000c36:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c3a:	485f      	ldr	r0, [pc, #380]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c3c:	f002 fd6e 	bl	800371c <HAL_GPIO_WritePin>
 8000c40:	2201      	movs	r2, #1
 8000c42:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c46:	485c      	ldr	r0, [pc, #368]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c48:	f002 fd68 	bl	800371c <HAL_GPIO_WritePin>
				break;
 8000c4c:	e137      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 3: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_G_ON;
 8000c4e:	2200      	movs	r2, #0
 8000c50:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c54:	4858      	ldr	r0, [pc, #352]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c56:	f002 fd61 	bl	800371c <HAL_GPIO_WritePin>
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c60:	4855      	ldr	r0, [pc, #340]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c62:	f002 fd5b 	bl	800371c <HAL_GPIO_WritePin>
 8000c66:	2200      	movs	r2, #0
 8000c68:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c6c:	4852      	ldr	r0, [pc, #328]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c6e:	f002 fd55 	bl	800371c <HAL_GPIO_WritePin>
 8000c72:	2200      	movs	r2, #0
 8000c74:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c78:	484f      	ldr	r0, [pc, #316]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c7a:	f002 fd4f 	bl	800371c <HAL_GPIO_WritePin>
 8000c7e:	2200      	movs	r2, #0
 8000c80:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c84:	484c      	ldr	r0, [pc, #304]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c86:	f002 fd49 	bl	800371c <HAL_GPIO_WritePin>
					DGT2_E_OFF; DGT2_F_OFF;
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c90:	4849      	ldr	r0, [pc, #292]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c92:	f002 fd43 	bl	800371c <HAL_GPIO_WritePin>
 8000c96:	2201      	movs	r2, #1
 8000c98:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c9c:	4846      	ldr	r0, [pc, #280]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c9e:	f002 fd3d 	bl	800371c <HAL_GPIO_WritePin>
				break;
 8000ca2:	e10c      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 4: DGT2_F_ON; DGT2_G_ON; DGT2_B_ON; DGT2_C_ON;
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000caa:	4843      	ldr	r0, [pc, #268]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cac:	f002 fd36 	bl	800371c <HAL_GPIO_WritePin>
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cb6:	4840      	ldr	r0, [pc, #256]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cb8:	f002 fd30 	bl	800371c <HAL_GPIO_WritePin>
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000cc2:	483d      	ldr	r0, [pc, #244]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cc4:	f002 fd2a 	bl	800371c <HAL_GPIO_WritePin>
 8000cc8:	2200      	movs	r2, #0
 8000cca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cce:	483a      	ldr	r0, [pc, #232]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cd0:	f002 fd24 	bl	800371c <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF;
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cda:	4837      	ldr	r0, [pc, #220]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cdc:	f002 fd1e 	bl	800371c <HAL_GPIO_WritePin>
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ce6:	4834      	ldr	r0, [pc, #208]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000ce8:	f002 fd18 	bl	800371c <HAL_GPIO_WritePin>
 8000cec:	2201      	movs	r2, #1
 8000cee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000cf2:	4831      	ldr	r0, [pc, #196]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cf4:	f002 fd12 	bl	800371c <HAL_GPIO_WritePin>
				break;
 8000cf8:	e0e1      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 5: DGT2_A_ON; DGT2_F_ON; DGT2_G_ON; DGT2_C_ON; DGT2_D_ON;
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d00:	482d      	ldr	r0, [pc, #180]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d02:	f002 fd0b 	bl	800371c <HAL_GPIO_WritePin>
 8000d06:	2200      	movs	r2, #0
 8000d08:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d0c:	482a      	ldr	r0, [pc, #168]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d0e:	f002 fd05 	bl	800371c <HAL_GPIO_WritePin>
 8000d12:	2200      	movs	r2, #0
 8000d14:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d18:	4827      	ldr	r0, [pc, #156]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d1a:	f002 fcff 	bl	800371c <HAL_GPIO_WritePin>
 8000d1e:	2200      	movs	r2, #0
 8000d20:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d24:	4824      	ldr	r0, [pc, #144]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d26:	f002 fcf9 	bl	800371c <HAL_GPIO_WritePin>
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d30:	4821      	ldr	r0, [pc, #132]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d32:	f002 fcf3 	bl	800371c <HAL_GPIO_WritePin>
					DGT2_B_OFF; DGT2_E_OFF;
 8000d36:	2201      	movs	r2, #1
 8000d38:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d3c:	481e      	ldr	r0, [pc, #120]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d3e:	f002 fced 	bl	800371c <HAL_GPIO_WritePin>
 8000d42:	2201      	movs	r2, #1
 8000d44:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d48:	481b      	ldr	r0, [pc, #108]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d4a:	f002 fce7 	bl	800371c <HAL_GPIO_WritePin>
				break;
 8000d4e:	e0b6      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 6: DGT2_A_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000d50:	2200      	movs	r2, #0
 8000d52:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d56:	4818      	ldr	r0, [pc, #96]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d58:	f002 fce0 	bl	800371c <HAL_GPIO_WritePin>
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d62:	4815      	ldr	r0, [pc, #84]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d64:	f002 fcda 	bl	800371c <HAL_GPIO_WritePin>
 8000d68:	2200      	movs	r2, #0
 8000d6a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d6e:	4812      	ldr	r0, [pc, #72]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d70:	f002 fcd4 	bl	800371c <HAL_GPIO_WritePin>
 8000d74:	2200      	movs	r2, #0
 8000d76:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d7a:	480f      	ldr	r0, [pc, #60]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d7c:	f002 fcce 	bl	800371c <HAL_GPIO_WritePin>
 8000d80:	2200      	movs	r2, #0
 8000d82:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d86:	480c      	ldr	r0, [pc, #48]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d88:	f002 fcc8 	bl	800371c <HAL_GPIO_WritePin>
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d92:	4809      	ldr	r0, [pc, #36]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d94:	f002 fcc2 	bl	800371c <HAL_GPIO_WritePin>
					DGT2_B_OFF;
 8000d98:	2201      	movs	r2, #1
 8000d9a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d9e:	4806      	ldr	r0, [pc, #24]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000da0:	f002 fcbc 	bl	800371c <HAL_GPIO_WritePin>
				break;
 8000da4:	e08b      	b.n	8000ebe <_7SEG_SetNumber+0x792>
 8000da6:	bf00      	nop
 8000da8:	40020c00 	.word	0x40020c00
 8000dac:	40020000 	.word	0x40020000
 8000db0:	40020800 	.word	0x40020800
 8000db4:	66666667 	.word	0x66666667
 8000db8:	40021000 	.word	0x40021000
			case 7: DGT2_F_ON; DGT2_A_ON; DGT2_B_ON; DGT2_C_ON;
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000dc2:	484a      	ldr	r0, [pc, #296]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000dc4:	f002 fcaa 	bl	800371c <HAL_GPIO_WritePin>
 8000dc8:	2200      	movs	r2, #0
 8000dca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000dce:	4847      	ldr	r0, [pc, #284]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000dd0:	f002 fca4 	bl	800371c <HAL_GPIO_WritePin>
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000dda:	4844      	ldr	r0, [pc, #272]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000ddc:	f002 fc9e 	bl	800371c <HAL_GPIO_WritePin>
 8000de0:	2200      	movs	r2, #0
 8000de2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000de6:	4841      	ldr	r0, [pc, #260]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000de8:	f002 fc98 	bl	800371c <HAL_GPIO_WritePin>
					DGT2_D_OFF; DGT2_E_OFF; DGT2_G_OFF;
 8000dec:	2201      	movs	r2, #1
 8000dee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000df2:	483e      	ldr	r0, [pc, #248]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000df4:	f002 fc92 	bl	800371c <HAL_GPIO_WritePin>
 8000df8:	2201      	movs	r2, #1
 8000dfa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000dfe:	483b      	ldr	r0, [pc, #236]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e00:	f002 fc8c 	bl	800371c <HAL_GPIO_WritePin>
 8000e04:	2201      	movs	r2, #1
 8000e06:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e0a:	4838      	ldr	r0, [pc, #224]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e0c:	f002 fc86 	bl	800371c <HAL_GPIO_WritePin>
				break;
 8000e10:	e055      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000e12:	2200      	movs	r2, #0
 8000e14:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e18:	4834      	ldr	r0, [pc, #208]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e1a:	f002 fc7f 	bl	800371c <HAL_GPIO_WritePin>
 8000e1e:	2200      	movs	r2, #0
 8000e20:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e24:	4831      	ldr	r0, [pc, #196]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e26:	f002 fc79 	bl	800371c <HAL_GPIO_WritePin>
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e30:	482e      	ldr	r0, [pc, #184]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e32:	f002 fc73 	bl	800371c <HAL_GPIO_WritePin>
 8000e36:	2200      	movs	r2, #0
 8000e38:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e3c:	482b      	ldr	r0, [pc, #172]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e3e:	f002 fc6d 	bl	800371c <HAL_GPIO_WritePin>
 8000e42:	2200      	movs	r2, #0
 8000e44:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e48:	4828      	ldr	r0, [pc, #160]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e4a:	f002 fc67 	bl	800371c <HAL_GPIO_WritePin>
 8000e4e:	2200      	movs	r2, #0
 8000e50:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e54:	4825      	ldr	r0, [pc, #148]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e56:	f002 fc61 	bl	800371c <HAL_GPIO_WritePin>
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e60:	4822      	ldr	r0, [pc, #136]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e62:	f002 fc5b 	bl	800371c <HAL_GPIO_WritePin>
				break;
 8000e66:	e02a      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 8000e68:	2200      	movs	r2, #0
 8000e6a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e6e:	481f      	ldr	r0, [pc, #124]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e70:	f002 fc54 	bl	800371c <HAL_GPIO_WritePin>
 8000e74:	2200      	movs	r2, #0
 8000e76:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e7a:	481c      	ldr	r0, [pc, #112]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e7c:	f002 fc4e 	bl	800371c <HAL_GPIO_WritePin>
 8000e80:	2200      	movs	r2, #0
 8000e82:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e86:	4819      	ldr	r0, [pc, #100]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e88:	f002 fc48 	bl	800371c <HAL_GPIO_WritePin>
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e92:	4816      	ldr	r0, [pc, #88]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e94:	f002 fc42 	bl	800371c <HAL_GPIO_WritePin>
 8000e98:	2200      	movs	r2, #0
 8000e9a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e9e:	4813      	ldr	r0, [pc, #76]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000ea0:	f002 fc3c 	bl	800371c <HAL_GPIO_WritePin>
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000eaa:	4810      	ldr	r0, [pc, #64]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000eac:	f002 fc36 	bl	800371c <HAL_GPIO_WritePin>
					DGT2_E_OFF;
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000eb6:	480d      	ldr	r0, [pc, #52]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000eb8:	f002 fc30 	bl	800371c <HAL_GPIO_WritePin>
				break;
 8000ebc:	bf00      	nop
		if(dp == ON)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2b01      	cmp	r3, #1
 8000ec2:	d106      	bne.n	8000ed2 <_7SEG_SetNumber+0x7a6>
			DGT2_DP_ON;
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000eca:	4808      	ldr	r0, [pc, #32]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000ecc:	f002 fc26 	bl	800371c <HAL_GPIO_WritePin>
}
 8000ed0:	e008      	b.n	8000ee4 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d105      	bne.n	8000ee4 <_7SEG_SetNumber+0x7b8>
			DGT2_DP_OFF;
 8000ed8:	2201      	movs	r2, #1
 8000eda:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ede:	4803      	ldr	r0, [pc, #12]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000ee0:	f002 fc1c 	bl	800371c <HAL_GPIO_WritePin>
}
 8000ee4:	bf00      	nop
 8000ee6:	3710      	adds	r7, #16
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	40021000 	.word	0x40021000

08000ef0 <CLCD_GPIO_Init>:
#include "CLCD.h"

 CLCD clcd = {"0","0"};

void CLCD_GPIO_Init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b086      	sub	sp, #24
 8000ef4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	603b      	str	r3, [r7, #0]
 8000efa:	4b23      	ldr	r3, [pc, #140]	@ (8000f88 <CLCD_GPIO_Init+0x98>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efe:	4a22      	ldr	r2, [pc, #136]	@ (8000f88 <CLCD_GPIO_Init+0x98>)
 8000f00:	f043 0310 	orr.w	r3, r3, #16
 8000f04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f06:	4b20      	ldr	r3, [pc, #128]	@ (8000f88 <CLCD_GPIO_Init+0x98>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0a:	f003 0310 	and.w	r3, r3, #16
 8000f0e:	603b      	str	r3, [r7, #0]
 8000f10:	683b      	ldr	r3, [r7, #0]

	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 8000f12:	2301      	movs	r3, #1
 8000f14:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f16:	2301      	movs	r3, #1
 8000f18:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 8000f22:	1d3b      	adds	r3, r7, #4
 8000f24:	4619      	mov	r1, r3
 8000f26:	4819      	ldr	r0, [pc, #100]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f28:	f002 fa44 	bl	80033b4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 8000f30:	1d3b      	adds	r3, r7, #4
 8000f32:	4619      	mov	r1, r3
 8000f34:	4815      	ldr	r0, [pc, #84]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f36:	f002 fa3d 	bl	80033b4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 8000f3a:	2304      	movs	r3, #4
 8000f3c:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 8000f3e:	1d3b      	adds	r3, r7, #4
 8000f40:	4619      	mov	r1, r3
 8000f42:	4812      	ldr	r0, [pc, #72]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f44:	f002 fa36 	bl	80033b4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 8000f48:	2310      	movs	r3, #16
 8000f4a:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 8000f4c:	1d3b      	adds	r3, r7, #4
 8000f4e:	4619      	mov	r1, r3
 8000f50:	480e      	ldr	r0, [pc, #56]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f52:	f002 fa2f 	bl	80033b4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8000f56:	2320      	movs	r3, #32
 8000f58:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8000f5a:	1d3b      	adds	r3, r7, #4
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	480b      	ldr	r0, [pc, #44]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f60:	f002 fa28 	bl	80033b4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8000f64:	2340      	movs	r3, #64	@ 0x40
 8000f66:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8000f68:	1d3b      	adds	r3, r7, #4
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4807      	ldr	r0, [pc, #28]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f6e:	f002 fa21 	bl	80033b4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 8000f72:	2380      	movs	r3, #128	@ 0x80
 8000f74:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8000f76:	1d3b      	adds	r3, r7, #4
 8000f78:	4619      	mov	r1, r3
 8000f7a:	4804      	ldr	r0, [pc, #16]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f7c:	f002 fa1a 	bl	80033b4 <HAL_GPIO_Init>
}
 8000f80:	bf00      	nop
 8000f82:	3718      	adds	r7, #24
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	40023800 	.word	0x40023800
 8000f8c:	40021000 	.word	0x40021000

08000f90 <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8000f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	da04      	bge.n	8000fac <CLCD_Write_Instruction+0x1c>
 8000fa2:	4b5f      	ldr	r3, [pc, #380]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fa4:	695b      	ldr	r3, [r3, #20]
 8000fa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000faa:	e003      	b.n	8000fb4 <CLCD_Write_Instruction+0x24>
 8000fac:	4b5c      	ldr	r3, [pc, #368]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fae:	695b      	ldr	r3, [r3, #20]
 8000fb0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000fb4:	4a5a      	ldr	r2, [pc, #360]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fb6:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8000fb8:	79fb      	ldrb	r3, [r7, #7]
 8000fba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d004      	beq.n	8000fcc <CLCD_Write_Instruction+0x3c>
 8000fc2:	4b57      	ldr	r3, [pc, #348]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fc4:	695b      	ldr	r3, [r3, #20]
 8000fc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000fca:	e003      	b.n	8000fd4 <CLCD_Write_Instruction+0x44>
 8000fcc:	4b54      	ldr	r3, [pc, #336]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fce:	695b      	ldr	r3, [r3, #20]
 8000fd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000fd4:	4a52      	ldr	r2, [pc, #328]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fd6:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	f003 0320 	and.w	r3, r3, #32
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d004      	beq.n	8000fec <CLCD_Write_Instruction+0x5c>
 8000fe2:	4b4f      	ldr	r3, [pc, #316]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fe4:	695b      	ldr	r3, [r3, #20]
 8000fe6:	f043 0320 	orr.w	r3, r3, #32
 8000fea:	e003      	b.n	8000ff4 <CLCD_Write_Instruction+0x64>
 8000fec:	4b4c      	ldr	r3, [pc, #304]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fee:	695b      	ldr	r3, [r3, #20]
 8000ff0:	f023 0320 	bic.w	r3, r3, #32
 8000ff4:	4a4a      	ldr	r2, [pc, #296]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000ff6:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8000ff8:	79fb      	ldrb	r3, [r7, #7]
 8000ffa:	f003 0310 	and.w	r3, r3, #16
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d004      	beq.n	800100c <CLCD_Write_Instruction+0x7c>
 8001002:	4b47      	ldr	r3, [pc, #284]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001004:	695b      	ldr	r3, [r3, #20]
 8001006:	f043 0310 	orr.w	r3, r3, #16
 800100a:	e003      	b.n	8001014 <CLCD_Write_Instruction+0x84>
 800100c:	4b44      	ldr	r3, [pc, #272]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800100e:	695b      	ldr	r3, [r3, #20]
 8001010:	f023 0310 	bic.w	r3, r3, #16
 8001014:	4a42      	ldr	r2, [pc, #264]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001016:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8001018:	4b41      	ldr	r3, [pc, #260]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800101a:	695b      	ldr	r3, [r3, #20]
 800101c:	4a40      	ldr	r2, [pc, #256]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800101e:	f023 0301 	bic.w	r3, r3, #1
 8001022:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001024:	4b3e      	ldr	r3, [pc, #248]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001026:	695b      	ldr	r3, [r3, #20]
 8001028:	4a3d      	ldr	r2, [pc, #244]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800102a:	f023 0302 	bic.w	r3, r3, #2
 800102e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001030:	4b3b      	ldr	r3, [pc, #236]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001032:	695b      	ldr	r3, [r3, #20]
 8001034:	4a3a      	ldr	r2, [pc, #232]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001036:	f023 0304 	bic.w	r3, r3, #4
 800103a:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 800103c:	4b38      	ldr	r3, [pc, #224]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800103e:	695b      	ldr	r3, [r3, #20]
 8001040:	4a37      	ldr	r2, [pc, #220]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001042:	f043 0304 	orr.w	r3, r3, #4
 8001046:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001048:	4b35      	ldr	r3, [pc, #212]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800104a:	695b      	ldr	r3, [r3, #20]
 800104c:	4a34      	ldr	r2, [pc, #208]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800104e:	f023 0304 	bic.w	r3, r3, #4
 8001052:	6153      	str	r3, [r2, #20]

	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001054:	79fb      	ldrb	r3, [r7, #7]
 8001056:	f003 0308 	and.w	r3, r3, #8
 800105a:	2b00      	cmp	r3, #0
 800105c:	d004      	beq.n	8001068 <CLCD_Write_Instruction+0xd8>
 800105e:	4b30      	ldr	r3, [pc, #192]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001060:	695b      	ldr	r3, [r3, #20]
 8001062:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001066:	e003      	b.n	8001070 <CLCD_Write_Instruction+0xe0>
 8001068:	4b2d      	ldr	r3, [pc, #180]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800106a:	695b      	ldr	r3, [r3, #20]
 800106c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001070:	4a2b      	ldr	r2, [pc, #172]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001072:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001074:	79fb      	ldrb	r3, [r7, #7]
 8001076:	f003 0304 	and.w	r3, r3, #4
 800107a:	2b00      	cmp	r3, #0
 800107c:	d004      	beq.n	8001088 <CLCD_Write_Instruction+0xf8>
 800107e:	4b28      	ldr	r3, [pc, #160]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001080:	695b      	ldr	r3, [r3, #20]
 8001082:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001086:	e003      	b.n	8001090 <CLCD_Write_Instruction+0x100>
 8001088:	4b25      	ldr	r3, [pc, #148]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800108a:	695b      	ldr	r3, [r3, #20]
 800108c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001090:	4a23      	ldr	r2, [pc, #140]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001092:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	f003 0302 	and.w	r3, r3, #2
 800109a:	2b00      	cmp	r3, #0
 800109c:	d004      	beq.n	80010a8 <CLCD_Write_Instruction+0x118>
 800109e:	4b20      	ldr	r3, [pc, #128]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010a0:	695b      	ldr	r3, [r3, #20]
 80010a2:	f043 0320 	orr.w	r3, r3, #32
 80010a6:	e003      	b.n	80010b0 <CLCD_Write_Instruction+0x120>
 80010a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010aa:	695b      	ldr	r3, [r3, #20]
 80010ac:	f023 0320 	bic.w	r3, r3, #32
 80010b0:	4a1b      	ldr	r2, [pc, #108]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010b2:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	f003 0301 	and.w	r3, r3, #1
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d004      	beq.n	80010c8 <CLCD_Write_Instruction+0x138>
 80010be:	4b18      	ldr	r3, [pc, #96]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010c0:	695b      	ldr	r3, [r3, #20]
 80010c2:	f043 0310 	orr.w	r3, r3, #16
 80010c6:	e003      	b.n	80010d0 <CLCD_Write_Instruction+0x140>
 80010c8:	4b15      	ldr	r3, [pc, #84]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010ca:	695b      	ldr	r3, [r3, #20]
 80010cc:	f023 0310 	bic.w	r3, r3, #16
 80010d0:	4a13      	ldr	r2, [pc, #76]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010d2:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 80010d4:	4b12      	ldr	r3, [pc, #72]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010d6:	695b      	ldr	r3, [r3, #20]
 80010d8:	4a11      	ldr	r2, [pc, #68]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010da:	f023 0301 	bic.w	r3, r3, #1
 80010de:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80010e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010e2:	695b      	ldr	r3, [r3, #20]
 80010e4:	4a0e      	ldr	r2, [pc, #56]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010e6:	f023 0302 	bic.w	r3, r3, #2
 80010ea:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80010ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010ee:	695b      	ldr	r3, [r3, #20]
 80010f0:	4a0b      	ldr	r2, [pc, #44]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010f2:	f023 0304 	bic.w	r3, r3, #4
 80010f6:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80010f8:	4b09      	ldr	r3, [pc, #36]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010fa:	695b      	ldr	r3, [r3, #20]
 80010fc:	4a08      	ldr	r2, [pc, #32]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010fe:	f043 0304 	orr.w	r3, r3, #4
 8001102:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001104:	4b06      	ldr	r3, [pc, #24]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001106:	695b      	ldr	r3, [r3, #20]
 8001108:	4a05      	ldr	r2, [pc, #20]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800110a:	f023 0304 	bic.w	r3, r3, #4
 800110e:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 8001110:	2001      	movs	r0, #1
 8001112:	f001 ff87 	bl	8003024 <HAL_Delay>
}
 8001116:	bf00      	nop
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	40021000 	.word	0x40021000

08001124 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 800112e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001132:	2b00      	cmp	r3, #0
 8001134:	da04      	bge.n	8001140 <CLCD_Write_Display+0x1c>
 8001136:	4b5f      	ldr	r3, [pc, #380]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001138:	695b      	ldr	r3, [r3, #20]
 800113a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800113e:	e003      	b.n	8001148 <CLCD_Write_Display+0x24>
 8001140:	4b5c      	ldr	r3, [pc, #368]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001142:	695b      	ldr	r3, [r3, #20]
 8001144:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001148:	4a5a      	ldr	r2, [pc, #360]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800114a:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 800114c:	79fb      	ldrb	r3, [r7, #7]
 800114e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001152:	2b00      	cmp	r3, #0
 8001154:	d004      	beq.n	8001160 <CLCD_Write_Display+0x3c>
 8001156:	4b57      	ldr	r3, [pc, #348]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001158:	695b      	ldr	r3, [r3, #20]
 800115a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800115e:	e003      	b.n	8001168 <CLCD_Write_Display+0x44>
 8001160:	4b54      	ldr	r3, [pc, #336]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001162:	695b      	ldr	r3, [r3, #20]
 8001164:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001168:	4a52      	ldr	r2, [pc, #328]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800116a:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	f003 0320 	and.w	r3, r3, #32
 8001172:	2b00      	cmp	r3, #0
 8001174:	d004      	beq.n	8001180 <CLCD_Write_Display+0x5c>
 8001176:	4b4f      	ldr	r3, [pc, #316]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001178:	695b      	ldr	r3, [r3, #20]
 800117a:	f043 0320 	orr.w	r3, r3, #32
 800117e:	e003      	b.n	8001188 <CLCD_Write_Display+0x64>
 8001180:	4b4c      	ldr	r3, [pc, #304]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001182:	695b      	ldr	r3, [r3, #20]
 8001184:	f023 0320 	bic.w	r3, r3, #32
 8001188:	4a4a      	ldr	r2, [pc, #296]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800118a:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 800118c:	79fb      	ldrb	r3, [r7, #7]
 800118e:	f003 0310 	and.w	r3, r3, #16
 8001192:	2b00      	cmp	r3, #0
 8001194:	d004      	beq.n	80011a0 <CLCD_Write_Display+0x7c>
 8001196:	4b47      	ldr	r3, [pc, #284]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001198:	695b      	ldr	r3, [r3, #20]
 800119a:	f043 0310 	orr.w	r3, r3, #16
 800119e:	e003      	b.n	80011a8 <CLCD_Write_Display+0x84>
 80011a0:	4b44      	ldr	r3, [pc, #272]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011a2:	695b      	ldr	r3, [r3, #20]
 80011a4:	f023 0310 	bic.w	r3, r3, #16
 80011a8:	4a42      	ldr	r2, [pc, #264]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011aa:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 80011ac:	4b41      	ldr	r3, [pc, #260]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011ae:	695b      	ldr	r3, [r3, #20]
 80011b0:	4a40      	ldr	r2, [pc, #256]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011b2:	f043 0301 	orr.w	r3, r3, #1
 80011b6:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80011b8:	4b3e      	ldr	r3, [pc, #248]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011ba:	695b      	ldr	r3, [r3, #20]
 80011bc:	4a3d      	ldr	r2, [pc, #244]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011be:	f023 0302 	bic.w	r3, r3, #2
 80011c2:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80011c4:	4b3b      	ldr	r3, [pc, #236]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011c6:	695b      	ldr	r3, [r3, #20]
 80011c8:	4a3a      	ldr	r2, [pc, #232]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011ca:	f023 0304 	bic.w	r3, r3, #4
 80011ce:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80011d0:	4b38      	ldr	r3, [pc, #224]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011d2:	695b      	ldr	r3, [r3, #20]
 80011d4:	4a37      	ldr	r2, [pc, #220]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011d6:	f043 0304 	orr.w	r3, r3, #4
 80011da:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80011dc:	4b35      	ldr	r3, [pc, #212]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011de:	695b      	ldr	r3, [r3, #20]
 80011e0:	4a34      	ldr	r2, [pc, #208]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011e2:	f023 0304 	bic.w	r3, r3, #4
 80011e6:	6153      	str	r3, [r2, #20]

	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	f003 0308 	and.w	r3, r3, #8
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d004      	beq.n	80011fc <CLCD_Write_Display+0xd8>
 80011f2:	4b30      	ldr	r3, [pc, #192]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011f4:	695b      	ldr	r3, [r3, #20]
 80011f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011fa:	e003      	b.n	8001204 <CLCD_Write_Display+0xe0>
 80011fc:	4b2d      	ldr	r3, [pc, #180]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011fe:	695b      	ldr	r3, [r3, #20]
 8001200:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001204:	4a2b      	ldr	r2, [pc, #172]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001206:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	f003 0304 	and.w	r3, r3, #4
 800120e:	2b00      	cmp	r3, #0
 8001210:	d004      	beq.n	800121c <CLCD_Write_Display+0xf8>
 8001212:	4b28      	ldr	r3, [pc, #160]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001214:	695b      	ldr	r3, [r3, #20]
 8001216:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800121a:	e003      	b.n	8001224 <CLCD_Write_Display+0x100>
 800121c:	4b25      	ldr	r3, [pc, #148]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800121e:	695b      	ldr	r3, [r3, #20]
 8001220:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001224:	4a23      	ldr	r2, [pc, #140]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001226:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	f003 0302 	and.w	r3, r3, #2
 800122e:	2b00      	cmp	r3, #0
 8001230:	d004      	beq.n	800123c <CLCD_Write_Display+0x118>
 8001232:	4b20      	ldr	r3, [pc, #128]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001234:	695b      	ldr	r3, [r3, #20]
 8001236:	f043 0320 	orr.w	r3, r3, #32
 800123a:	e003      	b.n	8001244 <CLCD_Write_Display+0x120>
 800123c:	4b1d      	ldr	r3, [pc, #116]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800123e:	695b      	ldr	r3, [r3, #20]
 8001240:	f023 0320 	bic.w	r3, r3, #32
 8001244:	4a1b      	ldr	r2, [pc, #108]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001246:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001248:	79fb      	ldrb	r3, [r7, #7]
 800124a:	f003 0301 	and.w	r3, r3, #1
 800124e:	2b00      	cmp	r3, #0
 8001250:	d004      	beq.n	800125c <CLCD_Write_Display+0x138>
 8001252:	4b18      	ldr	r3, [pc, #96]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001254:	695b      	ldr	r3, [r3, #20]
 8001256:	f043 0310 	orr.w	r3, r3, #16
 800125a:	e003      	b.n	8001264 <CLCD_Write_Display+0x140>
 800125c:	4b15      	ldr	r3, [pc, #84]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800125e:	695b      	ldr	r3, [r3, #20]
 8001260:	f023 0310 	bic.w	r3, r3, #16
 8001264:	4a13      	ldr	r2, [pc, #76]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001266:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8001268:	4b12      	ldr	r3, [pc, #72]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800126a:	695b      	ldr	r3, [r3, #20]
 800126c:	4a11      	ldr	r2, [pc, #68]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800126e:	f043 0301 	orr.w	r3, r3, #1
 8001272:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001274:	4b0f      	ldr	r3, [pc, #60]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001276:	695b      	ldr	r3, [r3, #20]
 8001278:	4a0e      	ldr	r2, [pc, #56]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800127a:	f023 0302 	bic.w	r3, r3, #2
 800127e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001280:	4b0c      	ldr	r3, [pc, #48]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001282:	695b      	ldr	r3, [r3, #20]
 8001284:	4a0b      	ldr	r2, [pc, #44]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001286:	f023 0304 	bic.w	r3, r3, #4
 800128a:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 800128c:	4b09      	ldr	r3, [pc, #36]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800128e:	695b      	ldr	r3, [r3, #20]
 8001290:	4a08      	ldr	r2, [pc, #32]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001292:	f043 0304 	orr.w	r3, r3, #4
 8001296:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001298:	4b06      	ldr	r3, [pc, #24]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800129a:	695b      	ldr	r3, [r3, #20]
 800129c:	4a05      	ldr	r2, [pc, #20]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800129e:	f023 0304 	bic.w	r3, r3, #4
 80012a2:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 80012a4:	2001      	movs	r0, #1
 80012a6:	f001 febd 	bl	8003024 <HAL_Delay>
}
 80012aa:	bf00      	nop
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40021000 	.word	0x40021000

080012b8 <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
 80012be:	4603      	mov	r3, r0
 80012c0:	460a      	mov	r2, r1
 80012c2:	71fb      	strb	r3, [r7, #7]
 80012c4:	4613      	mov	r3, r2
 80012c6:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 character LCD
	switch(y)
 80012c8:	79bb      	ldrb	r3, [r7, #6]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d002      	beq.n	80012d4 <CLCD_Gotoxy+0x1c>
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d007      	beq.n	80012e2 <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : CLCD_Write_Instruction(0x90+x); break; //Uncomment for 16 * 4 character LCD
		//case 3 : CLCD_Write_Instruction(0xd0+x); break; //Uncomment for 16 * 4 character LCD
	}
}
 80012d2:	e00d      	b.n	80012f0 <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 80012d4:	79fb      	ldrb	r3, [r7, #7]
 80012d6:	3b80      	subs	r3, #128	@ 0x80
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	4618      	mov	r0, r3
 80012dc:	f7ff fe58 	bl	8000f90 <CLCD_Write_Instruction>
 80012e0:	e006      	b.n	80012f0 <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 80012e2:	79fb      	ldrb	r3, [r7, #7]
 80012e4:	3b40      	subs	r3, #64	@ 0x40
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff fe51 	bl	8000f90 <CLCD_Write_Instruction>
 80012ee:	bf00      	nop
}
 80012f0:	bf00      	nop
 80012f2:	3708      	adds	r7, #8
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	4603      	mov	r3, r0
 8001300:	603a      	str	r2, [r7, #0]
 8001302:	71fb      	strb	r3, [r7, #7]
 8001304:	460b      	mov	r3, r1
 8001306:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 8001308:	2300      	movs	r3, #0
 800130a:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 800130c:	79ba      	ldrb	r2, [r7, #6]
 800130e:	79fb      	ldrb	r3, [r7, #7]
 8001310:	4611      	mov	r1, r2
 8001312:	4618      	mov	r0, r3
 8001314:	f7ff ffd0 	bl	80012b8 <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 8001318:	683a      	ldr	r2, [r7, #0]
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	4413      	add	r3, r2
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff feff 	bl	8001124 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	3301      	adds	r3, #1
 800132a:	60fb      	str	r3, [r7, #12]
 800132c:	683a      	ldr	r2, [r7, #0]
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	4413      	add	r3, r2
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d1ef      	bne.n	8001318 <CLCD_Puts+0x20>
}
 8001338:	bf00      	nop
 800133a:	bf00      	nop
 800133c:	3710      	adds	r7, #16
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}

08001342 <CLCD_Init>:

void CLCD_Init(void)
{
 8001342:	b580      	push	{r7, lr}
 8001344:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 8001346:	2064      	movs	r0, #100	@ 0x64
 8001348:	f001 fe6c 	bl	8003024 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 800134c:	2028      	movs	r0, #40	@ 0x28
 800134e:	f7ff fe1f 	bl	8000f90 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001352:	200a      	movs	r0, #10
 8001354:	f001 fe66 	bl	8003024 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8001358:	2028      	movs	r0, #40	@ 0x28
 800135a:	f7ff fe19 	bl	8000f90 <CLCD_Write_Instruction>
	HAL_Delay(10);
 800135e:	200a      	movs	r0, #10
 8001360:	f001 fe60 	bl	8003024 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 8001364:	200c      	movs	r0, #12
 8001366:	f7ff fe13 	bl	8000f90 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 800136a:	2006      	movs	r0, #6
 800136c:	f7ff fe10 	bl	8000f90 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 8001370:	2002      	movs	r0, #2
 8001372:	f7ff fe0d 	bl	8000f90 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8001376:	2001      	movs	r0, #1
 8001378:	f7ff fe0a 	bl	8000f90 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 800137c:	2001      	movs	r0, #1
 800137e:	f7ff fe07 	bl	8000f90 <CLCD_Write_Instruction>
}
 8001382:	bf00      	nop
 8001384:	bd80      	pop	{r7, pc}

08001386 <CLCD_Clear>:

void CLCD_Clear(void)
{
 8001386:	b580      	push	{r7, lr}
 8001388:	af00      	add	r7, sp, #0
	CLCD_Write_Instruction(0x01);
 800138a:	2001      	movs	r0, #1
 800138c:	f7ff fe00 	bl	8000f90 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001390:	200a      	movs	r0, #10
 8001392:	f001 fe47 	bl	8003024 <HAL_Delay>
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
	...

0800139c <InitializeButtons>:
Button Btn2;
Button Btn3;
Button Btn4;

void InitializeButtons(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
    Btn1.is_pressed = false;
 80013a0:	4b1a      	ldr	r3, [pc, #104]	@ (800140c <InitializeButtons+0x70>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	715a      	strb	r2, [r3, #5]
    Btn2.is_pressed = false;
 80013a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001410 <InitializeButtons+0x74>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	715a      	strb	r2, [r3, #5]
    Btn3.is_pressed = false;
 80013ac:	4b19      	ldr	r3, [pc, #100]	@ (8001414 <InitializeButtons+0x78>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	715a      	strb	r2, [r3, #5]
    Btn4.is_pressed = false;
 80013b2:	4b19      	ldr	r3, [pc, #100]	@ (8001418 <InitializeButtons+0x7c>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	715a      	strb	r2, [r3, #5]

    Btn1.ReleasedTime = Idle_Released;
 80013b8:	4b14      	ldr	r3, [pc, #80]	@ (800140c <InitializeButtons+0x70>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	71da      	strb	r2, [r3, #7]
    Btn2.ReleasedTime = Idle_Released;
 80013be:	4b14      	ldr	r3, [pc, #80]	@ (8001410 <InitializeButtons+0x74>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	71da      	strb	r2, [r3, #7]
    Btn3.ReleasedTime = Idle_Released;
 80013c4:	4b13      	ldr	r3, [pc, #76]	@ (8001414 <InitializeButtons+0x78>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	71da      	strb	r2, [r3, #7]
    Btn4.ReleasedTime = Idle_Released;
 80013ca:	4b13      	ldr	r3, [pc, #76]	@ (8001418 <InitializeButtons+0x7c>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	71da      	strb	r2, [r3, #7]

    Btn1.holdTime = BtnHold_Idle;
 80013d0:	4b0e      	ldr	r3, [pc, #56]	@ (800140c <InitializeButtons+0x70>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	721a      	strb	r2, [r3, #8]
    Btn2.holdTime = BtnHold_Idle;
 80013d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001410 <InitializeButtons+0x74>)
 80013d8:	2200      	movs	r2, #0
 80013da:	721a      	strb	r2, [r3, #8]
    Btn3.holdTime = BtnHold_Idle;
 80013dc:	4b0d      	ldr	r3, [pc, #52]	@ (8001414 <InitializeButtons+0x78>)
 80013de:	2200      	movs	r2, #0
 80013e0:	721a      	strb	r2, [r3, #8]
    Btn4.holdTime = BtnHold_Idle;
 80013e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001418 <InitializeButtons+0x7c>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	721a      	strb	r2, [r3, #8]

    Btn1.btnThreshold = Idle_Threshold;
 80013e8:	4b08      	ldr	r3, [pc, #32]	@ (800140c <InitializeButtons+0x70>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	725a      	strb	r2, [r3, #9]
    Btn2.btnThreshold = Idle_Threshold;
 80013ee:	4b08      	ldr	r3, [pc, #32]	@ (8001410 <InitializeButtons+0x74>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	725a      	strb	r2, [r3, #9]
    Btn3.btnThreshold = Idle_Threshold;
 80013f4:	4b07      	ldr	r3, [pc, #28]	@ (8001414 <InitializeButtons+0x78>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	725a      	strb	r2, [r3, #9]
    Btn4.btnThreshold = Idle_Threshold;
 80013fa:	4b07      	ldr	r3, [pc, #28]	@ (8001418 <InitializeButtons+0x7c>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	725a      	strb	r2, [r3, #9]
}
 8001400:	bf00      	nop
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
 800140a:	bf00      	nop
 800140c:	20000098 	.word	0x20000098
 8001410:	200000a4 	.word	0x200000a4
 8001414:	200000b0 	.word	0x200000b0
 8001418:	200000bc 	.word	0x200000bc

0800141c <HandleButtonPress>:

void HandleButtonPress(Button *btn, GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin_Num)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	4613      	mov	r3, r2
 8001428:	80fb      	strh	r3, [r7, #6]
	if (HAL_GPIO_ReadPin(GPIOx, GPIO_Pin_Num) == GPIO_PIN_SET)
 800142a:	88fb      	ldrh	r3, [r7, #6]
 800142c:	4619      	mov	r1, r3
 800142e:	68b8      	ldr	r0, [r7, #8]
 8001430:	f002 f95c 	bl	80036ec <HAL_GPIO_ReadPin>
 8001434:	4603      	mov	r3, r0
 8001436:	2b01      	cmp	r3, #1
 8001438:	d111      	bne.n	800145e <HandleButtonPress+0x42>
	{
		if (btn->is_pressed == false)// to reduce debouncing
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	795b      	ldrb	r3, [r3, #5]
 800143e:	f083 0301 	eor.w	r3, r3, #1
 8001442:	b2db      	uxtb	r3, r3
 8001444:	2b00      	cmp	r3, #0
 8001446:	d029      	beq.n	800149c <HandleButtonPress+0x80>
		{
			btn->is_pressed = true;
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	2201      	movs	r2, #1
 800144c:	715a      	strb	r2, [r3, #5]


			if (btn->state == Idle)
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	799b      	ldrb	r3, [r3, #6]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d122      	bne.n	800149c <HandleButtonPress+0x80>
			{
				btn->state = Pressing;
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	2201      	movs	r2, #1
 800145a:	719a      	strb	r2, [r3, #6]
			}
			btn->millisecond = 0;
			btn->state = Idle;
		}
	}
}
 800145c:	e01e      	b.n	800149c <HandleButtonPress+0x80>
	else if (HAL_GPIO_ReadPin(GPIOx, GPIO_Pin_Num) == GPIO_PIN_RESET)
 800145e:	88fb      	ldrh	r3, [r7, #6]
 8001460:	4619      	mov	r1, r3
 8001462:	68b8      	ldr	r0, [r7, #8]
 8001464:	f002 f942 	bl	80036ec <HAL_GPIO_ReadPin>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d116      	bne.n	800149c <HandleButtonPress+0x80>
		if (btn->is_pressed == true) // to reduce debouncing
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	795b      	ldrb	r3, [r3, #5]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d012      	beq.n	800149c <HandleButtonPress+0x80>
			btn->is_pressed = false;
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	2200      	movs	r2, #0
 800147a:	715a      	strb	r2, [r3, #5]
			if (btn->state == Pressing)
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	799b      	ldrb	r3, [r3, #6]
 8001480:	2b01      	cmp	r3, #1
 8001482:	d105      	bne.n	8001490 <HandleButtonPress+0x74>
				btn->state = Released;
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	2202      	movs	r2, #2
 8001488:	719a      	strb	r2, [r3, #6]
				CheckButtonPressTime(btn);
 800148a:	68f8      	ldr	r0, [r7, #12]
 800148c:	f000 f80a 	bl	80014a4 <CheckButtonPressTime>
			btn->millisecond = 0;
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	2200      	movs	r2, #0
 8001494:	601a      	str	r2, [r3, #0]
			btn->state = Idle;
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	2200      	movs	r2, #0
 800149a:	719a      	strb	r2, [r3, #6]
}
 800149c:	bf00      	nop
 800149e:	3710      	adds	r7, #16
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}

080014a4 <CheckButtonPressTime>:

void CheckButtonPressTime(Button* Btn)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
	if(Btn->millisecond < SHORT_PRESS_TIME)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 80014b4:	da03      	bge.n	80014be <CheckButtonPressTime+0x1a>
	{
		Btn->ReleasedTime = Short_Released;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2201      	movs	r2, #1
 80014ba:	71da      	strb	r2, [r3, #7]
	}
	else
	{
		Btn->ReleasedTime = Long_Released;
	}
}
 80014bc:	e00c      	b.n	80014d8 <CheckButtonPressTime+0x34>
	else if(Btn->millisecond < LONG_PRESS_TIME)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 80014c6:	4293      	cmp	r3, r2
 80014c8:	dc03      	bgt.n	80014d2 <CheckButtonPressTime+0x2e>
		Btn->ReleasedTime = Mid_Released;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2202      	movs	r2, #2
 80014ce:	71da      	strb	r2, [r3, #7]
}
 80014d0:	e002      	b.n	80014d8 <CheckButtonPressTime+0x34>
		Btn->ReleasedTime = Long_Released;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2203      	movs	r2, #3
 80014d6:	71da      	strb	r2, [r3, #7]
}
 80014d8:	bf00      	nop
 80014da:	370c      	adds	r7, #12
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr

080014e4 <BtnHoldEvent>:

void BtnHoldEvent(Button* btn,GPIO_TypeDef* GPIO,uint16_t GPIO_PIN )
{	// HOLD EVENT
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b084      	sub	sp, #16
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	60f8      	str	r0, [r7, #12]
 80014ec:	60b9      	str	r1, [r7, #8]
 80014ee:	4613      	mov	r3, r2
 80014f0:	80fb      	strh	r3, [r7, #6]
	if((HAL_GPIO_ReadPin(GPIO, GPIO_PIN) == GPIO_PIN_SET) && btn->state == Pressing)
 80014f2:	88fb      	ldrh	r3, [r7, #6]
 80014f4:	4619      	mov	r1, r3
 80014f6:	68b8      	ldr	r0, [r7, #8]
 80014f8:	f002 f8f8 	bl	80036ec <HAL_GPIO_ReadPin>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d10e      	bne.n	8001520 <BtnHoldEvent+0x3c>
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	799b      	ldrb	r3, [r3, #6]
 8001506:	2b01      	cmp	r3, #1
 8001508:	d10a      	bne.n	8001520 <BtnHoldEvent+0x3c>
	{
		if (btn->millisecond < LONG_PRESS_TIME + 51)
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f640 12f6 	movw	r2, #2550	@ 0x9f6
 8001512:	4293      	cmp	r3, r2
 8001514:	dc04      	bgt.n	8001520 <BtnHoldEvent+0x3c>
		{
			btn->millisecond++;
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	1c5a      	adds	r2, r3, #1
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	601a      	str	r2, [r3, #0]
		}

	}
}
 8001520:	bf00      	nop
 8001522:	3710      	adds	r7, #16
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}

08001528 <CheckBtnHoldingTime>:

void CheckBtnHoldingTime(Button* btn,GPIO_TypeDef* GPIO,uint16_t GPIO_PIN )
{
 8001528:	b480      	push	{r7}
 800152a:	b085      	sub	sp, #20
 800152c:	af00      	add	r7, sp, #0
 800152e:	60f8      	str	r0, [r7, #12]
 8001530:	60b9      	str	r1, [r7, #8]
 8001532:	4613      	mov	r3, r2
 8001534:	80fb      	strh	r3, [r7, #6]
	// Holding Time
	if(btn->millisecond < SHORT_PRESS_TIME)
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 800153e:	da03      	bge.n	8001548 <CheckBtnHoldingTime+0x20>
	{
		btn->holdTime = BtnHold_Short;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	2201      	movs	r2, #1
 8001544:	721a      	strb	r2, [r3, #8]
	}
	else
	{
		btn->holdTime = BtnHold_Long;
	}
}
 8001546:	e00c      	b.n	8001562 <CheckBtnHoldingTime+0x3a>
	else if(btn->millisecond < LONG_PRESS_TIME)
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001550:	4293      	cmp	r3, r2
 8001552:	dc03      	bgt.n	800155c <CheckBtnHoldingTime+0x34>
		btn->holdTime = BtnHold_Mid;
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	2202      	movs	r2, #2
 8001558:	721a      	strb	r2, [r3, #8]
}
 800155a:	e002      	b.n	8001562 <CheckBtnHoldingTime+0x3a>
		btn->holdTime = BtnHold_Long;
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	2203      	movs	r2, #3
 8001560:	721a      	strb	r2, [r3, #8]
}
 8001562:	bf00      	nop
 8001564:	3714      	adds	r7, #20
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
	...

08001570 <BtnThresHoldEvent>:

void BtnThresHoldEvent(Button* btn,GPIO_TypeDef* GPIO,uint16_t GPIO_PIN )
{
 8001570:	b480      	push	{r7}
 8001572:	b085      	sub	sp, #20
 8001574:	af00      	add	r7, sp, #0
 8001576:	60f8      	str	r0, [r7, #12]
 8001578:	60b9      	str	r1, [r7, #8]
 800157a:	4613      	mov	r3, r2
 800157c:	80fb      	strh	r3, [r7, #6]
	if(btn->millisecond >= (SHORT_PRESS_TIME - 50) &&
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f240 2289 	movw	r2, #649	@ 0x289
 8001586:	4293      	cmp	r3, r2
 8001588:	dd10      	ble.n	80015ac <BtnThresHoldEvent+0x3c>
	   btn->millisecond <= (SHORT_PRESS_TIME + 50)	)
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	681b      	ldr	r3, [r3, #0]
	if(btn->millisecond >= (SHORT_PRESS_TIME - 50) &&
 800158e:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8001592:	4293      	cmp	r3, r2
 8001594:	dc0a      	bgt.n	80015ac <BtnThresHoldEvent+0x3c>
	{
		btn->btnThreshold = Short_Mid_Threshold;
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	2201      	movs	r2, #1
 800159a:	725a      	strb	r2, [r3, #9]
		Buz1.BuzTone = BUZ_TONE_MID_PSC;
 800159c:	4b11      	ldr	r3, [pc, #68]	@ (80015e4 <BtnThresHoldEvent+0x74>)
 800159e:	f242 7210 	movw	r2, #10000	@ 0x2710
 80015a2:	80da      	strh	r2, [r3, #6]
		Buz1.BuzFlag = true;
 80015a4:	4b0f      	ldr	r3, [pc, #60]	@ (80015e4 <BtnThresHoldEvent+0x74>)
 80015a6:	2201      	movs	r2, #1
 80015a8:	711a      	strb	r2, [r3, #4]
	{
		btn->btnThreshold = Mid_Long_Threshold;
		Buz1.BuzTone = BUZ_TONE_HIGH_PSC;
		Buz1.BuzFlag = true;
	}
}
 80015aa:	e015      	b.n	80015d8 <BtnThresHoldEvent+0x68>
	else if(btn->millisecond >= (LONG_PRESS_TIME - 50) &&
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f640 1291 	movw	r2, #2449	@ 0x991
 80015b4:	4293      	cmp	r3, r2
 80015b6:	dd0f      	ble.n	80015d8 <BtnThresHoldEvent+0x68>
			btn->millisecond <= (LONG_PRESS_TIME + 50))
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	681b      	ldr	r3, [r3, #0]
	else if(btn->millisecond >= (LONG_PRESS_TIME - 50) &&
 80015bc:	f640 12f6 	movw	r2, #2550	@ 0x9f6
 80015c0:	4293      	cmp	r3, r2
 80015c2:	dc09      	bgt.n	80015d8 <BtnThresHoldEvent+0x68>
		btn->btnThreshold = Mid_Long_Threshold;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	2202      	movs	r2, #2
 80015c8:	725a      	strb	r2, [r3, #9]
		Buz1.BuzTone = BUZ_TONE_HIGH_PSC;
 80015ca:	4b06      	ldr	r3, [pc, #24]	@ (80015e4 <BtnThresHoldEvent+0x74>)
 80015cc:	f641 524c 	movw	r2, #7500	@ 0x1d4c
 80015d0:	80da      	strh	r2, [r3, #6]
		Buz1.BuzFlag = true;
 80015d2:	4b04      	ldr	r3, [pc, #16]	@ (80015e4 <BtnThresHoldEvent+0x74>)
 80015d4:	2201      	movs	r2, #1
 80015d6:	711a      	strb	r2, [r3, #4]
}
 80015d8:	bf00      	nop
 80015da:	3714      	adds	r7, #20
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr
 80015e4:	200000c8 	.word	0x200000c8

080015e8 <WatchHandleButton1>:
///////////////////////////////////////////////////
// watch Btn
void WatchHandleButton1(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
	if (Btn1.state == Pressing)
 80015ec:	4b1f      	ldr	r3, [pc, #124]	@ (800166c <WatchHandleButton1+0x84>)
 80015ee:	799b      	ldrb	r3, [r3, #6]
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d11d      	bne.n	8001630 <WatchHandleButton1+0x48>
	{
		CheckBtnHoldingTime(&Btn1, GPIOE, GPIO_PIN_3);
 80015f4:	2208      	movs	r2, #8
 80015f6:	491e      	ldr	r1, [pc, #120]	@ (8001670 <WatchHandleButton1+0x88>)
 80015f8:	481c      	ldr	r0, [pc, #112]	@ (800166c <WatchHandleButton1+0x84>)
 80015fa:	f7ff ff95 	bl	8001528 <CheckBtnHoldingTime>
		BtnThresHoldEvent(&Btn1, GPIOE, GPIO_PIN_3);
 80015fe:	2208      	movs	r2, #8
 8001600:	491b      	ldr	r1, [pc, #108]	@ (8001670 <WatchHandleButton1+0x88>)
 8001602:	481a      	ldr	r0, [pc, #104]	@ (800166c <WatchHandleButton1+0x84>)
 8001604:	f7ff ffb4 	bl	8001570 <BtnThresHoldEvent>

		if (Btn1.btnThreshold == Short_Mid_Threshold)
 8001608:	4b18      	ldr	r3, [pc, #96]	@ (800166c <WatchHandleButton1+0x84>)
 800160a:	7a5b      	ldrb	r3, [r3, #9]
 800160c:	2b01      	cmp	r3, #1
 800160e:	d12a      	bne.n	8001666 <WatchHandleButton1+0x7e>
		{
			watchConfig.SubMode = !watchConfig.SubMode;
 8001610:	4b18      	ldr	r3, [pc, #96]	@ (8001674 <WatchHandleButton1+0x8c>)
 8001612:	7d5b      	ldrb	r3, [r3, #21]
 8001614:	2b00      	cmp	r3, #0
 8001616:	bf0c      	ite	eq
 8001618:	2301      	moveq	r3, #1
 800161a:	2300      	movne	r3, #0
 800161c:	b2db      	uxtb	r3, r3
 800161e:	461a      	mov	r2, r3
 8001620:	4b14      	ldr	r3, [pc, #80]	@ (8001674 <WatchHandleButton1+0x8c>)
 8001622:	755a      	strb	r2, [r3, #21]
			CLCD_Clear();
 8001624:	f7ff feaf 	bl	8001386 <CLCD_Clear>
			Btn1.btnThreshold = Idle_Threshold;
 8001628:	4b10      	ldr	r3, [pc, #64]	@ (800166c <WatchHandleButton1+0x84>)
 800162a:	2200      	movs	r2, #0
 800162c:	725a      	strb	r2, [r3, #9]
				mode = (mode + 1) % NUM_MODES;
			}
			Btn1.ReleasedTime = Idle_Released;
		}
	}
}
 800162e:	e01a      	b.n	8001666 <WatchHandleButton1+0x7e>
		if(Btn1.ReleasedTime == Short_Released)
 8001630:	4b0e      	ldr	r3, [pc, #56]	@ (800166c <WatchHandleButton1+0x84>)
 8001632:	79db      	ldrb	r3, [r3, #7]
 8001634:	2b01      	cmp	r3, #1
 8001636:	d116      	bne.n	8001666 <WatchHandleButton1+0x7e>
			if (watchConfig.SubMode == WATCH_NORMAL)
 8001638:	4b0e      	ldr	r3, [pc, #56]	@ (8001674 <WatchHandleButton1+0x8c>)
 800163a:	7d5b      	ldrb	r3, [r3, #21]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d10f      	bne.n	8001660 <WatchHandleButton1+0x78>
				mode = (mode + 1) % NUM_MODES;
 8001640:	4b0d      	ldr	r3, [pc, #52]	@ (8001678 <WatchHandleButton1+0x90>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	b2db      	uxtb	r3, r3
 8001646:	1c5a      	adds	r2, r3, #1
 8001648:	4b0c      	ldr	r3, [pc, #48]	@ (800167c <WatchHandleButton1+0x94>)
 800164a:	fb83 3102 	smull	r3, r1, r3, r2
 800164e:	17d3      	asrs	r3, r2, #31
 8001650:	1ac9      	subs	r1, r1, r3
 8001652:	460b      	mov	r3, r1
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	440b      	add	r3, r1
 8001658:	1ad1      	subs	r1, r2, r3
 800165a:	b2ca      	uxtb	r2, r1
 800165c:	4b06      	ldr	r3, [pc, #24]	@ (8001678 <WatchHandleButton1+0x90>)
 800165e:	701a      	strb	r2, [r3, #0]
			Btn1.ReleasedTime = Idle_Released;
 8001660:	4b02      	ldr	r3, [pc, #8]	@ (800166c <WatchHandleButton1+0x84>)
 8001662:	2200      	movs	r2, #0
 8001664:	71da      	strb	r2, [r3, #7]
}
 8001666:	bf00      	nop
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	20000098 	.word	0x20000098
 8001670:	40021000 	.word	0x40021000
 8001674:	200001d0 	.word	0x200001d0
 8001678:	200000d0 	.word	0x200000d0
 800167c:	55555556 	.word	0x55555556

08001680 <WatchHandleButton2>:

void WatchHandleButton2(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
	if (Btn2.state == Pressing)
 8001684:	4b23      	ldr	r3, [pc, #140]	@ (8001714 <WatchHandleButton2+0x94>)
 8001686:	799b      	ldrb	r3, [r3, #6]
 8001688:	2b01      	cmp	r3, #1
 800168a:	d127      	bne.n	80016dc <WatchHandleButton2+0x5c>
	{
		CheckBtnHoldingTime(&Btn2, GPIOC, GPIO_PIN_15);
 800168c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001690:	4921      	ldr	r1, [pc, #132]	@ (8001718 <WatchHandleButton2+0x98>)
 8001692:	4820      	ldr	r0, [pc, #128]	@ (8001714 <WatchHandleButton2+0x94>)
 8001694:	f7ff ff48 	bl	8001528 <CheckBtnHoldingTime>
		BtnThresHoldEvent(&Btn2, GPIOC, GPIO_PIN_15);
 8001698:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800169c:	491e      	ldr	r1, [pc, #120]	@ (8001718 <WatchHandleButton2+0x98>)
 800169e:	481d      	ldr	r0, [pc, #116]	@ (8001714 <WatchHandleButton2+0x94>)
 80016a0:	f7ff ff66 	bl	8001570 <BtnThresHoldEvent>

		if (watchConfig.NextItem
 80016a4:	4b1d      	ldr	r3, [pc, #116]	@ (800171c <WatchHandleButton2+0x9c>)
 80016a6:	7d9b      	ldrb	r3, [r3, #22]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d031      	beq.n	8001710 <WatchHandleButton2+0x90>
				&& watchConfig.SubMode == WATCH_CLOCK_SETTING)
 80016ac:	4b1b      	ldr	r3, [pc, #108]	@ (800171c <WatchHandleButton2+0x9c>)
 80016ae:	7d5b      	ldrb	r3, [r3, #21]
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	d12d      	bne.n	8001710 <WatchHandleButton2+0x90>
		{
			watchConfig.NextItem = 0;
 80016b4:	4b19      	ldr	r3, [pc, #100]	@ (800171c <WatchHandleButton2+0x9c>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	759a      	strb	r2, [r3, #22]
			watchConfig.WatchTime = (watchConfig.WatchTime + 1) % NUM_ITEM;
 80016ba:	4b18      	ldr	r3, [pc, #96]	@ (800171c <WatchHandleButton2+0x9c>)
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	1c5a      	adds	r2, r3, #1
 80016c0:	4b17      	ldr	r3, [pc, #92]	@ (8001720 <WatchHandleButton2+0xa0>)
 80016c2:	fb83 3102 	smull	r3, r1, r3, r2
 80016c6:	17d3      	asrs	r3, r2, #31
 80016c8:	1ac9      	subs	r1, r1, r3
 80016ca:	460b      	mov	r3, r1
 80016cc:	005b      	lsls	r3, r3, #1
 80016ce:	440b      	add	r3, r1
 80016d0:	005b      	lsls	r3, r3, #1
 80016d2:	1ad1      	subs	r1, r2, r3
 80016d4:	b2ca      	uxtb	r2, r1
 80016d6:	4b11      	ldr	r3, [pc, #68]	@ (800171c <WatchHandleButton2+0x9c>)
 80016d8:	701a      	strb	r2, [r3, #0]
				BuzLock = !BuzLock;
			}
			Btn2.ReleasedTime = Idle_Released;
		}
	}
}
 80016da:	e019      	b.n	8001710 <WatchHandleButton2+0x90>
		if(Btn2.ReleasedTime == Short_Released)
 80016dc:	4b0d      	ldr	r3, [pc, #52]	@ (8001714 <WatchHandleButton2+0x94>)
 80016de:	79db      	ldrb	r3, [r3, #7]
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d115      	bne.n	8001710 <WatchHandleButton2+0x90>
			if (watchConfig.SubMode == WATCH_NORMAL)
 80016e4:	4b0d      	ldr	r3, [pc, #52]	@ (800171c <WatchHandleButton2+0x9c>)
 80016e6:	7d5b      	ldrb	r3, [r3, #21]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d10e      	bne.n	800170a <WatchHandleButton2+0x8a>
				BuzLock = !BuzLock;
 80016ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001724 <WatchHandleButton2+0xa4>)
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	bf14      	ite	ne
 80016f4:	2301      	movne	r3, #1
 80016f6:	2300      	moveq	r3, #0
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	f083 0301 	eor.w	r3, r3, #1
 80016fe:	b2db      	uxtb	r3, r3
 8001700:	f003 0301 	and.w	r3, r3, #1
 8001704:	b2da      	uxtb	r2, r3
 8001706:	4b07      	ldr	r3, [pc, #28]	@ (8001724 <WatchHandleButton2+0xa4>)
 8001708:	701a      	strb	r2, [r3, #0]
			Btn2.ReleasedTime = Idle_Released;
 800170a:	4b02      	ldr	r3, [pc, #8]	@ (8001714 <WatchHandleButton2+0x94>)
 800170c:	2200      	movs	r2, #0
 800170e:	71da      	strb	r2, [r3, #7]
}
 8001710:	bf00      	nop
 8001712:	bd80      	pop	{r7, pc}
 8001714:	200000a4 	.word	0x200000a4
 8001718:	40020800 	.word	0x40020800
 800171c:	200001d0 	.word	0x200001d0
 8001720:	2aaaaaab 	.word	0x2aaaaaab
 8001724:	200000d1 	.word	0x200000d1

08001728 <WatchHandleButton3>:

void WatchHandleButton3(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
	if (Btn3.state == Pressing)
 800172c:	4b26      	ldr	r3, [pc, #152]	@ (80017c8 <WatchHandleButton3+0xa0>)
 800172e:	799b      	ldrb	r3, [r3, #6]
 8001730:	2b01      	cmp	r3, #1
 8001732:	d12d      	bne.n	8001790 <WatchHandleButton3+0x68>
	{
		CheckBtnHoldingTime(&Btn3, GPIOD, GPIO_PIN_4);
 8001734:	2210      	movs	r2, #16
 8001736:	4925      	ldr	r1, [pc, #148]	@ (80017cc <WatchHandleButton3+0xa4>)
 8001738:	4823      	ldr	r0, [pc, #140]	@ (80017c8 <WatchHandleButton3+0xa0>)
 800173a:	f7ff fef5 	bl	8001528 <CheckBtnHoldingTime>
		BtnThresHoldEvent(&Btn3, GPIOD, GPIO_PIN_4);
 800173e:	2210      	movs	r2, #16
 8001740:	4922      	ldr	r1, [pc, #136]	@ (80017cc <WatchHandleButton3+0xa4>)
 8001742:	4821      	ldr	r0, [pc, #132]	@ (80017c8 <WatchHandleButton3+0xa0>)
 8001744:	f7ff ff14 	bl	8001570 <BtnThresHoldEvent>

		if (watchConfig.flags.increaseFlagOnce)
 8001748:	4b21      	ldr	r3, [pc, #132]	@ (80017d0 <WatchHandleButton3+0xa8>)
 800174a:	7ddb      	ldrb	r3, [r3, #23]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d004      	beq.n	800175a <WatchHandleButton3+0x32>
		{
			watchConfig.flags.increaseFlagOnce = 0;
 8001750:	4b1f      	ldr	r3, [pc, #124]	@ (80017d0 <WatchHandleButton3+0xa8>)
 8001752:	2200      	movs	r2, #0
 8001754:	75da      	strb	r2, [r3, #23]
			IncreaseTimeOnce();
 8001756:	f001 f95f 	bl	8002a18 <IncreaseTimeOnce>
		}

		switch (Btn3.holdTime)
 800175a:	4b1b      	ldr	r3, [pc, #108]	@ (80017c8 <WatchHandleButton3+0xa0>)
 800175c:	7a1b      	ldrb	r3, [r3, #8]
 800175e:	2b02      	cmp	r3, #2
 8001760:	d002      	beq.n	8001768 <WatchHandleButton3+0x40>
 8001762:	2b03      	cmp	r3, #3
 8001764:	d00a      	beq.n	800177c <WatchHandleButton3+0x54>
				watch.WatchMode = !watch.WatchMode;
			}
			Btn3.ReleasedTime = Idle_Released;
		}
	}
}
 8001766:	e02c      	b.n	80017c2 <WatchHandleButton3+0x9a>
			if (watchConfig.flags.increaseFlag150ms)
 8001768:	4b19      	ldr	r3, [pc, #100]	@ (80017d0 <WatchHandleButton3+0xa8>)
 800176a:	7e5b      	ldrb	r3, [r3, #25]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d025      	beq.n	80017bc <WatchHandleButton3+0x94>
				watchConfig.flags.increaseFlag150ms = 0;
 8001770:	4b17      	ldr	r3, [pc, #92]	@ (80017d0 <WatchHandleButton3+0xa8>)
 8001772:	2200      	movs	r2, #0
 8001774:	765a      	strb	r2, [r3, #25]
				IncreaseTimeOnce();
 8001776:	f001 f94f 	bl	8002a18 <IncreaseTimeOnce>
			break;
 800177a:	e01f      	b.n	80017bc <WatchHandleButton3+0x94>
			if (watchConfig.flags.increaseFlag20ms)
 800177c:	4b14      	ldr	r3, [pc, #80]	@ (80017d0 <WatchHandleButton3+0xa8>)
 800177e:	7edb      	ldrb	r3, [r3, #27]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d01d      	beq.n	80017c0 <WatchHandleButton3+0x98>
				watchConfig.flags.increaseFlag20ms = 0;
 8001784:	4b12      	ldr	r3, [pc, #72]	@ (80017d0 <WatchHandleButton3+0xa8>)
 8001786:	2200      	movs	r2, #0
 8001788:	76da      	strb	r2, [r3, #27]
				IncreaseTimeOnce();
 800178a:	f001 f945 	bl	8002a18 <IncreaseTimeOnce>
			break;
 800178e:	e017      	b.n	80017c0 <WatchHandleButton3+0x98>
		if(Btn3.ReleasedTime == Short_Released)
 8001790:	4b0d      	ldr	r3, [pc, #52]	@ (80017c8 <WatchHandleButton3+0xa0>)
 8001792:	79db      	ldrb	r3, [r3, #7]
 8001794:	2b01      	cmp	r3, #1
 8001796:	d114      	bne.n	80017c2 <WatchHandleButton3+0x9a>
			if (watchConfig.SubMode == WATCH_NORMAL)
 8001798:	4b0d      	ldr	r3, [pc, #52]	@ (80017d0 <WatchHandleButton3+0xa8>)
 800179a:	7d5b      	ldrb	r3, [r3, #21]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d109      	bne.n	80017b4 <WatchHandleButton3+0x8c>
				watch.WatchMode = !watch.WatchMode;
 80017a0:	4b0c      	ldr	r3, [pc, #48]	@ (80017d4 <WatchHandleButton3+0xac>)
 80017a2:	7f5b      	ldrb	r3, [r3, #29]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	bf0c      	ite	eq
 80017a8:	2301      	moveq	r3, #1
 80017aa:	2300      	movne	r3, #0
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	461a      	mov	r2, r3
 80017b0:	4b08      	ldr	r3, [pc, #32]	@ (80017d4 <WatchHandleButton3+0xac>)
 80017b2:	775a      	strb	r2, [r3, #29]
			Btn3.ReleasedTime = Idle_Released;
 80017b4:	4b04      	ldr	r3, [pc, #16]	@ (80017c8 <WatchHandleButton3+0xa0>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	71da      	strb	r2, [r3, #7]
}
 80017ba:	e002      	b.n	80017c2 <WatchHandleButton3+0x9a>
			break;
 80017bc:	bf00      	nop
 80017be:	e000      	b.n	80017c2 <WatchHandleButton3+0x9a>
			break;
 80017c0:	bf00      	nop
}
 80017c2:	bf00      	nop
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	200000b0 	.word	0x200000b0
 80017cc:	40020c00 	.word	0x40020c00
 80017d0:	200001d0 	.word	0x200001d0
 80017d4:	200001b0 	.word	0x200001b0

080017d8 <WatchHandleButton4>:

void WatchHandleButton4(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
	if (Btn4.state == Pressing)
 80017dc:	4b1c      	ldr	r3, [pc, #112]	@ (8001850 <WatchHandleButton4+0x78>)
 80017de:	799b      	ldrb	r3, [r3, #6]
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	d132      	bne.n	800184a <WatchHandleButton4+0x72>
	{
		CheckBtnHoldingTime(&Btn4, GPIOD, GPIO_PIN_10);
 80017e4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017e8:	491a      	ldr	r1, [pc, #104]	@ (8001854 <WatchHandleButton4+0x7c>)
 80017ea:	4819      	ldr	r0, [pc, #100]	@ (8001850 <WatchHandleButton4+0x78>)
 80017ec:	f7ff fe9c 	bl	8001528 <CheckBtnHoldingTime>
		BtnThresHoldEvent(&Btn4, GPIOD, GPIO_PIN_10);
 80017f0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017f4:	4917      	ldr	r1, [pc, #92]	@ (8001854 <WatchHandleButton4+0x7c>)
 80017f6:	4816      	ldr	r0, [pc, #88]	@ (8001850 <WatchHandleButton4+0x78>)
 80017f8:	f7ff feba 	bl	8001570 <BtnThresHoldEvent>

		if (watchConfig.flags.decreaseFlagOnce)
 80017fc:	4b16      	ldr	r3, [pc, #88]	@ (8001858 <WatchHandleButton4+0x80>)
 80017fe:	7e1b      	ldrb	r3, [r3, #24]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d004      	beq.n	800180e <WatchHandleButton4+0x36>
		{
			watchConfig.flags.decreaseFlagOnce = 0;
 8001804:	4b14      	ldr	r3, [pc, #80]	@ (8001858 <WatchHandleButton4+0x80>)
 8001806:	2200      	movs	r2, #0
 8001808:	761a      	strb	r2, [r3, #24]
			DecreaseTimeOnce();
 800180a:	f001 fa11 	bl	8002c30 <DecreaseTimeOnce>
		}
		switch (Btn4.holdTime)
 800180e:	4b10      	ldr	r3, [pc, #64]	@ (8001850 <WatchHandleButton4+0x78>)
 8001810:	7a1b      	ldrb	r3, [r3, #8]
 8001812:	2b02      	cmp	r3, #2
 8001814:	d002      	beq.n	800181c <WatchHandleButton4+0x44>
 8001816:	2b03      	cmp	r3, #3
 8001818:	d00a      	beq.n	8001830 <WatchHandleButton4+0x58>
				DecreaseTimeOnce();
			}
			break;
		}
	}
}
 800181a:	e016      	b.n	800184a <WatchHandleButton4+0x72>
			if (watchConfig.flags.decreaseFlag150ms)
 800181c:	4b0e      	ldr	r3, [pc, #56]	@ (8001858 <WatchHandleButton4+0x80>)
 800181e:	7e9b      	ldrb	r3, [r3, #26]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d00f      	beq.n	8001844 <WatchHandleButton4+0x6c>
				watchConfig.flags.decreaseFlag150ms = 0;
 8001824:	4b0c      	ldr	r3, [pc, #48]	@ (8001858 <WatchHandleButton4+0x80>)
 8001826:	2200      	movs	r2, #0
 8001828:	769a      	strb	r2, [r3, #26]
				DecreaseTimeOnce();
 800182a:	f001 fa01 	bl	8002c30 <DecreaseTimeOnce>
			break;
 800182e:	e009      	b.n	8001844 <WatchHandleButton4+0x6c>
			if (watchConfig.flags.decreaseFlag20ms)
 8001830:	4b09      	ldr	r3, [pc, #36]	@ (8001858 <WatchHandleButton4+0x80>)
 8001832:	7f1b      	ldrb	r3, [r3, #28]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d007      	beq.n	8001848 <WatchHandleButton4+0x70>
				watchConfig.flags.decreaseFlag20ms = 0;
 8001838:	4b07      	ldr	r3, [pc, #28]	@ (8001858 <WatchHandleButton4+0x80>)
 800183a:	2200      	movs	r2, #0
 800183c:	771a      	strb	r2, [r3, #28]
				DecreaseTimeOnce();
 800183e:	f001 f9f7 	bl	8002c30 <DecreaseTimeOnce>
			break;
 8001842:	e001      	b.n	8001848 <WatchHandleButton4+0x70>
			break;
 8001844:	bf00      	nop
 8001846:	e000      	b.n	800184a <WatchHandleButton4+0x72>
			break;
 8001848:	bf00      	nop
}
 800184a:	bf00      	nop
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	200000bc 	.word	0x200000bc
 8001854:	40020c00 	.word	0x40020c00
 8001858:	200001d0 	.word	0x200001d0

0800185c <InitializeBuzzer>:
#include "watch.h"
#include "tim.h"
 Buz Buz1;

 void InitializeBuzzer(void)
 {
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
     Buz1.BuzOnOff = false;
 8001860:	4b0a      	ldr	r3, [pc, #40]	@ (800188c <InitializeBuzzer+0x30>)
 8001862:	2200      	movs	r2, #0
 8001864:	701a      	strb	r2, [r3, #0]
     Buz1.BuzCount = 0;
 8001866:	4b09      	ldr	r3, [pc, #36]	@ (800188c <InitializeBuzzer+0x30>)
 8001868:	2200      	movs	r2, #0
 800186a:	805a      	strh	r2, [r3, #2]
     Buz1.BuzFlag = false;
 800186c:	4b07      	ldr	r3, [pc, #28]	@ (800188c <InitializeBuzzer+0x30>)
 800186e:	2200      	movs	r2, #0
 8001870:	711a      	strb	r2, [r3, #4]
     Buz1.BuzTone = BUZ_TONE_LOW_PSC;
 8001872:	4b06      	ldr	r3, [pc, #24]	@ (800188c <InitializeBuzzer+0x30>)
 8001874:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8001878:	80da      	strh	r2, [r3, #6]
     BuzLock = false;
 800187a:	4b05      	ldr	r3, [pc, #20]	@ (8001890 <InitializeBuzzer+0x34>)
 800187c:	2200      	movs	r2, #0
 800187e:	701a      	strb	r2, [r3, #0]
 }
 8001880:	bf00      	nop
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr
 800188a:	bf00      	nop
 800188c:	200000c8 	.word	0x200000c8
 8001890:	200000d1 	.word	0x200000d1

08001894 <activateBuzzer30msOn>:

void activateBuzzer30msOn( Buz* buzzer, TIM_HandleTypeDef* htim, uint32_t channel,uint32_t psc)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b084      	sub	sp, #16
 8001898:	af00      	add	r7, sp, #0
 800189a:	60f8      	str	r0, [r7, #12]
 800189c:	60b9      	str	r1, [r7, #8]
 800189e:	607a      	str	r2, [r7, #4]
 80018a0:	603b      	str	r3, [r7, #0]
	if(buzzer->BuzOnOff == false)
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	f083 0301 	eor.w	r3, r3, #1
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d00d      	beq.n	80018ce <activateBuzzer30msOn+0x3a>
	{
		__HAL_TIM_SET_PRESCALER(htim, psc);
 80018b2:	68bb      	ldr	r3, [r7, #8]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	683a      	ldr	r2, [r7, #0]
 80018b8:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_TIM_PWM_Start(htim, channel);
 80018ba:	6879      	ldr	r1, [r7, #4]
 80018bc:	68b8      	ldr	r0, [r7, #8]
 80018be:	f002 fd11 	bl	80042e4 <HAL_TIM_PWM_Start>
		buzzer->BuzCount = 0;
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	2200      	movs	r2, #0
 80018c6:	805a      	strh	r2, [r3, #2]
		buzzer->BuzOnOff = true;
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	2201      	movs	r2, #1
 80018cc:	701a      	strb	r2, [r3, #0]
	}

}
 80018ce:	bf00      	nop
 80018d0:	3710      	adds	r7, #16
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}

080018d6 <activateBuzzer30msOff>:

void activateBuzzer30msOff( Buz* buzzer, TIM_HandleTypeDef* htim, uint32_t channel)
{
 80018d6:	b580      	push	{r7, lr}
 80018d8:	b084      	sub	sp, #16
 80018da:	af00      	add	r7, sp, #0
 80018dc:	60f8      	str	r0, [r7, #12]
 80018de:	60b9      	str	r1, [r7, #8]
 80018e0:	607a      	str	r2, [r7, #4]
	if (buzzer->BuzOnOff)
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	b2db      	uxtb	r3, r3
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d015      	beq.n	8001918 <activateBuzzer30msOff+0x42>
	{
		buzzer->BuzCount++;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	885b      	ldrh	r3, [r3, #2]
 80018f0:	b29b      	uxth	r3, r3
 80018f2:	3301      	adds	r3, #1
 80018f4:	b29a      	uxth	r2, r3
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	805a      	strh	r2, [r3, #2]

		if (buzzer->BuzCount >= 30)
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	885b      	ldrh	r3, [r3, #2]
 80018fe:	b29b      	uxth	r3, r3
 8001900:	2b1d      	cmp	r3, #29
 8001902:	d909      	bls.n	8001918 <activateBuzzer30msOff+0x42>
		{
			HAL_TIM_PWM_Stop(htim, channel);
 8001904:	6879      	ldr	r1, [r7, #4]
 8001906:	68b8      	ldr	r0, [r7, #8]
 8001908:	f002 fdb4 	bl	8004474 <HAL_TIM_PWM_Stop>
			buzzer->BuzOnOff = false;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	2200      	movs	r2, #0
 8001910:	701a      	strb	r2, [r3, #0]
			buzzer->BuzCount = 0;
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	2200      	movs	r2, #0
 8001916:	805a      	strh	r2, [r3, #2]
		}
	}
}
 8001918:	bf00      	nop
 800191a:	3710      	adds	r7, #16
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}

08001920 <checkAndRingBuzzer>:

void checkAndRingBuzzer(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
    //  0    
    if (watch.Time.hours == 0 && watch.Time.minutes == 0 && watch.Time.second == 0  && watch.Time.millisecond < 100)
 8001924:	4b17      	ldr	r3, [pc, #92]	@ (8001984 <checkAndRingBuzzer+0x64>)
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d113      	bne.n	8001954 <checkAndRingBuzzer+0x34>
 800192c:	4b15      	ldr	r3, [pc, #84]	@ (8001984 <checkAndRingBuzzer+0x64>)
 800192e:	691b      	ldr	r3, [r3, #16]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d10f      	bne.n	8001954 <checkAndRingBuzzer+0x34>
 8001934:	4b13      	ldr	r3, [pc, #76]	@ (8001984 <checkAndRingBuzzer+0x64>)
 8001936:	695b      	ldr	r3, [r3, #20]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d10b      	bne.n	8001954 <checkAndRingBuzzer+0x34>
 800193c:	4b11      	ldr	r3, [pc, #68]	@ (8001984 <checkAndRingBuzzer+0x64>)
 800193e:	699b      	ldr	r3, [r3, #24]
 8001940:	2b63      	cmp	r3, #99	@ 0x63
 8001942:	dc07      	bgt.n	8001954 <checkAndRingBuzzer+0x34>
    {
        Buz1.BuzTone = BUZ_TONE_HIGH_PSC;
 8001944:	4b10      	ldr	r3, [pc, #64]	@ (8001988 <checkAndRingBuzzer+0x68>)
 8001946:	f641 524c 	movw	r2, #7500	@ 0x1d4c
 800194a:	80da      	strh	r2, [r3, #6]
        Buz1.BuzFlag = true;
 800194c:	4b0e      	ldr	r3, [pc, #56]	@ (8001988 <checkAndRingBuzzer+0x68>)
 800194e:	2201      	movs	r2, #1
 8001950:	711a      	strb	r2, [r3, #4]
    else if (watch.Time.minutes == 0 && watch.Time.second == 0 && watch.Time.millisecond < 100)
    {
        Buz1.BuzTone = BUZ_TONE_MID_PSC;
        Buz1.BuzFlag = true;
    }
}
 8001952:	e012      	b.n	800197a <checkAndRingBuzzer+0x5a>
    else if (watch.Time.minutes == 0 && watch.Time.second == 0 && watch.Time.millisecond < 100)
 8001954:	4b0b      	ldr	r3, [pc, #44]	@ (8001984 <checkAndRingBuzzer+0x64>)
 8001956:	691b      	ldr	r3, [r3, #16]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d10e      	bne.n	800197a <checkAndRingBuzzer+0x5a>
 800195c:	4b09      	ldr	r3, [pc, #36]	@ (8001984 <checkAndRingBuzzer+0x64>)
 800195e:	695b      	ldr	r3, [r3, #20]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d10a      	bne.n	800197a <checkAndRingBuzzer+0x5a>
 8001964:	4b07      	ldr	r3, [pc, #28]	@ (8001984 <checkAndRingBuzzer+0x64>)
 8001966:	699b      	ldr	r3, [r3, #24]
 8001968:	2b63      	cmp	r3, #99	@ 0x63
 800196a:	dc06      	bgt.n	800197a <checkAndRingBuzzer+0x5a>
        Buz1.BuzTone = BUZ_TONE_MID_PSC;
 800196c:	4b06      	ldr	r3, [pc, #24]	@ (8001988 <checkAndRingBuzzer+0x68>)
 800196e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001972:	80da      	strh	r2, [r3, #6]
        Buz1.BuzFlag = true;
 8001974:	4b04      	ldr	r3, [pc, #16]	@ (8001988 <checkAndRingBuzzer+0x68>)
 8001976:	2201      	movs	r2, #1
 8001978:	711a      	strb	r2, [r3, #4]
}
 800197a:	bf00      	nop
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr
 8001984:	200001b0 	.word	0x200001b0
 8001988:	200000c8 	.word	0x200000c8

0800198c <handleBuzzerActivation>:
void handleBuzzerActivation(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
	if (Buz1.BuzFlag)
 8001990:	4b1d      	ldr	r3, [pc, #116]	@ (8001a08 <handleBuzzerActivation+0x7c>)
 8001992:	791b      	ldrb	r3, [r3, #4]
 8001994:	b2db      	uxtb	r3, r3
 8001996:	2b00      	cmp	r3, #0
 8001998:	d034      	beq.n	8001a04 <handleBuzzerActivation+0x78>
	{
		Buz1.BuzFlag = false;
 800199a:	4b1b      	ldr	r3, [pc, #108]	@ (8001a08 <handleBuzzerActivation+0x7c>)
 800199c:	2200      	movs	r2, #0
 800199e:	711a      	strb	r2, [r3, #4]

		if (!BuzLock) {
 80019a0:	4b1a      	ldr	r3, [pc, #104]	@ (8001a0c <handleBuzzerActivation+0x80>)
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	f083 0301 	eor.w	r3, r3, #1
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d02a      	beq.n	8001a04 <handleBuzzerActivation+0x78>
			switch (Buz1.BuzTone)
 80019ae:	4b16      	ldr	r3, [pc, #88]	@ (8001a08 <handleBuzzerActivation+0x7c>)
 80019b0:	88db      	ldrh	r3, [r3, #6]
 80019b2:	f643 2298 	movw	r2, #15000	@ 0x3a98
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d00c      	beq.n	80019d4 <handleBuzzerActivation+0x48>
 80019ba:	f643 2298 	movw	r2, #15000	@ 0x3a98
 80019be:	4293      	cmp	r3, r2
 80019c0:	dc20      	bgt.n	8001a04 <handleBuzzerActivation+0x78>
 80019c2:	f641 524c 	movw	r2, #7500	@ 0x1d4c
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d014      	beq.n	80019f4 <handleBuzzerActivation+0x68>
 80019ca:	f242 7210 	movw	r2, #10000	@ 0x2710
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d008      	beq.n	80019e4 <handleBuzzerActivation+0x58>
				break;
			}
		}

	}
}
 80019d2:	e017      	b.n	8001a04 <handleBuzzerActivation+0x78>
				activateBuzzer30msOn(&Buz1, &htim2, TIM_CHANNEL_1,
 80019d4:	f643 2398 	movw	r3, #15000	@ 0x3a98
 80019d8:	2200      	movs	r2, #0
 80019da:	490d      	ldr	r1, [pc, #52]	@ (8001a10 <handleBuzzerActivation+0x84>)
 80019dc:	480a      	ldr	r0, [pc, #40]	@ (8001a08 <handleBuzzerActivation+0x7c>)
 80019de:	f7ff ff59 	bl	8001894 <activateBuzzer30msOn>
				break;
 80019e2:	e00f      	b.n	8001a04 <handleBuzzerActivation+0x78>
				activateBuzzer30msOn(&Buz1, &htim2, TIM_CHANNEL_1,
 80019e4:	f242 7310 	movw	r3, #10000	@ 0x2710
 80019e8:	2200      	movs	r2, #0
 80019ea:	4909      	ldr	r1, [pc, #36]	@ (8001a10 <handleBuzzerActivation+0x84>)
 80019ec:	4806      	ldr	r0, [pc, #24]	@ (8001a08 <handleBuzzerActivation+0x7c>)
 80019ee:	f7ff ff51 	bl	8001894 <activateBuzzer30msOn>
				break;
 80019f2:	e007      	b.n	8001a04 <handleBuzzerActivation+0x78>
				activateBuzzer30msOn(&Buz1, &htim2, TIM_CHANNEL_1,
 80019f4:	f641 534c 	movw	r3, #7500	@ 0x1d4c
 80019f8:	2200      	movs	r2, #0
 80019fa:	4905      	ldr	r1, [pc, #20]	@ (8001a10 <handleBuzzerActivation+0x84>)
 80019fc:	4802      	ldr	r0, [pc, #8]	@ (8001a08 <handleBuzzerActivation+0x7c>)
 80019fe:	f7ff ff49 	bl	8001894 <activateBuzzer30msOn>
				break;
 8001a02:	bf00      	nop
}
 8001a04:	bf00      	nop
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	200000c8 	.word	0x200000c8
 8001a0c:	200000d1 	.word	0x200000d1
 8001a10:	200000d8 	.word	0x200000d8

08001a14 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b08c      	sub	sp, #48	@ 0x30
 8001a18:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a1a:	f107 031c 	add.w	r3, r7, #28
 8001a1e:	2200      	movs	r2, #0
 8001a20:	601a      	str	r2, [r3, #0]
 8001a22:	605a      	str	r2, [r3, #4]
 8001a24:	609a      	str	r2, [r3, #8]
 8001a26:	60da      	str	r2, [r3, #12]
 8001a28:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	61bb      	str	r3, [r7, #24]
 8001a2e:	4b5d      	ldr	r3, [pc, #372]	@ (8001ba4 <MX_GPIO_Init+0x190>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a32:	4a5c      	ldr	r2, [pc, #368]	@ (8001ba4 <MX_GPIO_Init+0x190>)
 8001a34:	f043 0310 	orr.w	r3, r3, #16
 8001a38:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a3a:	4b5a      	ldr	r3, [pc, #360]	@ (8001ba4 <MX_GPIO_Init+0x190>)
 8001a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3e:	f003 0310 	and.w	r3, r3, #16
 8001a42:	61bb      	str	r3, [r7, #24]
 8001a44:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a46:	2300      	movs	r3, #0
 8001a48:	617b      	str	r3, [r7, #20]
 8001a4a:	4b56      	ldr	r3, [pc, #344]	@ (8001ba4 <MX_GPIO_Init+0x190>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a4e:	4a55      	ldr	r2, [pc, #340]	@ (8001ba4 <MX_GPIO_Init+0x190>)
 8001a50:	f043 0304 	orr.w	r3, r3, #4
 8001a54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a56:	4b53      	ldr	r3, [pc, #332]	@ (8001ba4 <MX_GPIO_Init+0x190>)
 8001a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5a:	f003 0304 	and.w	r3, r3, #4
 8001a5e:	617b      	str	r3, [r7, #20]
 8001a60:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	613b      	str	r3, [r7, #16]
 8001a66:	4b4f      	ldr	r3, [pc, #316]	@ (8001ba4 <MX_GPIO_Init+0x190>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6a:	4a4e      	ldr	r2, [pc, #312]	@ (8001ba4 <MX_GPIO_Init+0x190>)
 8001a6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a72:	4b4c      	ldr	r3, [pc, #304]	@ (8001ba4 <MX_GPIO_Init+0x190>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a7a:	613b      	str	r3, [r7, #16]
 8001a7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a7e:	2300      	movs	r3, #0
 8001a80:	60fb      	str	r3, [r7, #12]
 8001a82:	4b48      	ldr	r3, [pc, #288]	@ (8001ba4 <MX_GPIO_Init+0x190>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a86:	4a47      	ldr	r2, [pc, #284]	@ (8001ba4 <MX_GPIO_Init+0x190>)
 8001a88:	f043 0301 	orr.w	r3, r3, #1
 8001a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a8e:	4b45      	ldr	r3, [pc, #276]	@ (8001ba4 <MX_GPIO_Init+0x190>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a92:	f003 0301 	and.w	r3, r3, #1
 8001a96:	60fb      	str	r3, [r7, #12]
 8001a98:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	60bb      	str	r3, [r7, #8]
 8001a9e:	4b41      	ldr	r3, [pc, #260]	@ (8001ba4 <MX_GPIO_Init+0x190>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa2:	4a40      	ldr	r2, [pc, #256]	@ (8001ba4 <MX_GPIO_Init+0x190>)
 8001aa4:	f043 0302 	orr.w	r3, r3, #2
 8001aa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aaa:	4b3e      	ldr	r3, [pc, #248]	@ (8001ba4 <MX_GPIO_Init+0x190>)
 8001aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aae:	f003 0302 	and.w	r3, r3, #2
 8001ab2:	60bb      	str	r3, [r7, #8]
 8001ab4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	607b      	str	r3, [r7, #4]
 8001aba:	4b3a      	ldr	r3, [pc, #232]	@ (8001ba4 <MX_GPIO_Init+0x190>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abe:	4a39      	ldr	r2, [pc, #228]	@ (8001ba4 <MX_GPIO_Init+0x190>)
 8001ac0:	f043 0308 	orr.w	r3, r3, #8
 8001ac4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ac6:	4b37      	ldr	r3, [pc, #220]	@ (8001ba4 <MX_GPIO_Init+0x190>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aca:	f003 0308 	and.w	r3, r3, #8
 8001ace:	607b      	str	r3, [r7, #4]
 8001ad0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_5, GPIO_PIN_RESET);
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	2121      	movs	r1, #33	@ 0x21
 8001ad6:	4834      	ldr	r0, [pc, #208]	@ (8001ba8 <MX_GPIO_Init+0x194>)
 8001ad8:	f001 fe20 	bl	800371c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8001adc:	2200      	movs	r2, #0
 8001ade:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 8001ae2:	4832      	ldr	r0, [pc, #200]	@ (8001bac <MX_GPIO_Init+0x198>)
 8001ae4:	f001 fe1a 	bl	800371c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8001ae8:	2200      	movs	r2, #0
 8001aea:	2140      	movs	r1, #64	@ 0x40
 8001aec:	4830      	ldr	r0, [pc, #192]	@ (8001bb0 <MX_GPIO_Init+0x19c>)
 8001aee:	f001 fe15 	bl	800371c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001af2:	2308      	movs	r3, #8
 8001af4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001af6:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001afa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afc:	2300      	movs	r3, #0
 8001afe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b00:	f107 031c 	add.w	r3, r7, #28
 8001b04:	4619      	mov	r1, r3
 8001b06:	482b      	ldr	r0, [pc, #172]	@ (8001bb4 <MX_GPIO_Init+0x1a0>)
 8001b08:	f001 fc54 	bl	80033b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001b0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001b10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001b12:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001b16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b1c:	f107 031c 	add.w	r3, r7, #28
 8001b20:	4619      	mov	r1, r3
 8001b22:	4823      	ldr	r0, [pc, #140]	@ (8001bb0 <MX_GPIO_Init+0x19c>)
 8001b24:	f001 fc46 	bl	80033b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 8001b28:	2321      	movs	r3, #33	@ 0x21
 8001b2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b30:	2300      	movs	r3, #0
 8001b32:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b34:	2300      	movs	r3, #0
 8001b36:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b38:	f107 031c 	add.w	r3, r7, #28
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	481a      	ldr	r0, [pc, #104]	@ (8001ba8 <MX_GPIO_Init+0x194>)
 8001b40:	f001 fc38 	bl	80033b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 8001b44:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 8001b48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001b4a:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001b4e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b50:	2300      	movs	r3, #0
 8001b52:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b54:	f107 031c 	add.w	r3, r7, #28
 8001b58:	4619      	mov	r1, r3
 8001b5a:	4814      	ldr	r0, [pc, #80]	@ (8001bac <MX_GPIO_Init+0x198>)
 8001b5c:	f001 fc2a 	bl	80033b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8001b60:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8001b64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b66:	2301      	movs	r3, #1
 8001b68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b72:	f107 031c 	add.w	r3, r7, #28
 8001b76:	4619      	mov	r1, r3
 8001b78:	480c      	ldr	r0, [pc, #48]	@ (8001bac <MX_GPIO_Init+0x198>)
 8001b7a:	f001 fc1b 	bl	80033b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001b7e:	2340      	movs	r3, #64	@ 0x40
 8001b80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b82:	2301      	movs	r3, #1
 8001b84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b86:	2300      	movs	r3, #0
 8001b88:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b8e:	f107 031c 	add.w	r3, r7, #28
 8001b92:	4619      	mov	r1, r3
 8001b94:	4806      	ldr	r0, [pc, #24]	@ (8001bb0 <MX_GPIO_Init+0x19c>)
 8001b96:	f001 fc0d 	bl	80033b4 <HAL_GPIO_Init>

}
 8001b9a:	bf00      	nop
 8001b9c:	3730      	adds	r7, #48	@ 0x30
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	40023800 	.word	0x40023800
 8001ba8:	40020400 	.word	0x40020400
 8001bac:	40020c00 	.word	0x40020c00
 8001bb0:	40020800 	.word	0x40020800
 8001bb4:	40021000 	.word	0x40021000

08001bb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001bbc:	f001 f9c0 	bl	8002f40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bc0:	f000 f898 	bl	8001cf4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bc4:	f7ff ff26 	bl	8001a14 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001bc8:	f000 faf2 	bl	80021b0 <MX_TIM2_Init>
  MX_TIM6_Init();
 8001bcc:	f000 fb66 	bl	800229c <MX_TIM6_Init>
  MX_USART3_UART_Init();
 8001bd0:	f000 fc08 	bl	80023e4 <MX_USART3_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001bd4:	f000 f8f8 	bl	8001dc8 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
	_7SEG_GPIO_Init();
 8001bd8:	f7fe fcc2 	bl	8000560 <_7SEG_GPIO_Init>

	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8001bdc:	2201      	movs	r2, #1
 8001bde:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001be2:	483c      	ldr	r0, [pc, #240]	@ (8001cd4 <main+0x11c>)
 8001be4:	f001 fd9a 	bl	800371c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8001be8:	2201      	movs	r2, #1
 8001bea:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001bee:	4839      	ldr	r0, [pc, #228]	@ (8001cd4 <main+0x11c>)
 8001bf0:	f001 fd94 	bl	800371c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001bfa:	4836      	ldr	r0, [pc, #216]	@ (8001cd4 <main+0x11c>)
 8001bfc:	f001 fd8e 	bl	800371c <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8001c00:	2201      	movs	r2, #1
 8001c02:	2140      	movs	r1, #64	@ 0x40
 8001c04:	4834      	ldr	r0, [pc, #208]	@ (8001cd8 <main+0x120>)
 8001c06:	f001 fd89 	bl	800371c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	2120      	movs	r1, #32
 8001c0e:	4833      	ldr	r0, [pc, #204]	@ (8001cdc <main+0x124>)
 8001c10:	f001 fd84 	bl	800371c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8001c14:	2201      	movs	r2, #1
 8001c16:	2101      	movs	r1, #1
 8001c18:	4830      	ldr	r0, [pc, #192]	@ (8001cdc <main+0x124>)
 8001c1a:	f001 fd7f 	bl	800371c <HAL_GPIO_WritePin>

	HAL_TIM_Base_Start_IT(&htim6);
 8001c1e:	4830      	ldr	r0, [pc, #192]	@ (8001ce0 <main+0x128>)
 8001c20:	f002 fa96 	bl	8004150 <HAL_TIM_Base_Start_IT>
	_7SEG_SetNumber(DGT2, 0, OFF);
 8001c24:	2200      	movs	r2, #0
 8001c26:	2100      	movs	r1, #0
 8001c28:	2001      	movs	r0, #1
 8001c2a:	f7fe fd7f 	bl	800072c <_7SEG_SetNumber>

	CLCD_GPIO_Init();
 8001c2e:	f7ff f95f 	bl	8000ef0 <CLCD_GPIO_Init>
	CLCD_Init();
 8001c32:	f7ff fb86 	bl	8001342 <CLCD_Init>
	CLCD_Clear();
 8001c36:	f7ff fba6 	bl	8001386 <CLCD_Clear>

	mode = WATCH;
 8001c3a:	4b2a      	ldr	r3, [pc, #168]	@ (8001ce4 <main+0x12c>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	701a      	strb	r2, [r3, #0]

	InitializeBuzzer();
 8001c40:	f7ff fe0c 	bl	800185c <InitializeBuzzer>
	InitializeButtons();
 8001c44:	f7ff fbaa 	bl	800139c <InitializeButtons>
	InitializeWatch();
 8001c48:	f000 fc3e 	bl	80024c8 <InitializeWatch>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  switch(mode)
 8001c4c:	4b25      	ldr	r3, [pc, #148]	@ (8001ce4 <main+0x12c>)
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	2b02      	cmp	r3, #2
 8001c54:	d038      	beq.n	8001cc8 <main+0x110>
 8001c56:	2b02      	cmp	r3, #2
 8001c58:	dc39      	bgt.n	8001cce <main+0x116>
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d002      	beq.n	8001c64 <main+0xac>
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d016      	beq.n	8001c90 <main+0xd8>
 8001c62:	e034      	b.n	8001cce <main+0x116>
	  {
	  	  case WATCH:
	  		  switch(watchConfig.SubMode)
 8001c64:	4b20      	ldr	r3, [pc, #128]	@ (8001ce8 <main+0x130>)
 8001c66:	7d5b      	ldrb	r3, [r3, #21]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d002      	beq.n	8001c72 <main+0xba>
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d003      	beq.n	8001c78 <main+0xc0>
 8001c70:	e005      	b.n	8001c7e <main+0xc6>
	  		  {
	  		  	  case WATCH_NORMAL:
	  		  		  updateWatchDisplay();
 8001c72:	f000 fd21 	bl	80026b8 <updateWatchDisplay>
	  		  		  break;
 8001c76:	e002      	b.n	8001c7e <main+0xc6>
	  		  	  case WATCH_CLOCK_SETTING:
	  		  		  ClockSettingMode();
 8001c78:	f000 fde2 	bl	8002840 <ClockSettingMode>
	  		  		  break;
 8001c7c:	bf00      	nop
	  		  }
	  		  //btn event
	  		  WatchHandleButton1();
 8001c7e:	f7ff fcb3 	bl	80015e8 <WatchHandleButton1>
	  		  WatchHandleButton2();
 8001c82:	f7ff fcfd 	bl	8001680 <WatchHandleButton2>
	  		  WatchHandleButton3();
 8001c86:	f7ff fd4f 	bl	8001728 <WatchHandleButton3>
	  		  WatchHandleButton4();
 8001c8a:	f7ff fda5 	bl	80017d8 <WatchHandleButton4>
	  	  break;
 8001c8e:	e01e      	b.n	8001cce <main+0x116>

		  case ALARM:

			  	if (Btn1.state == Pressing)
 8001c90:	4b16      	ldr	r3, [pc, #88]	@ (8001cec <main+0x134>)
 8001c92:	799b      	ldrb	r3, [r3, #6]
 8001c94:	2b01      	cmp	r3, #1
 8001c96:	d019      	beq.n	8001ccc <main+0x114>
			  	{

			  	}
			  	else // released
			  	{
			  		if(Btn1.ReleasedTime == Short_Released)
 8001c98:	4b14      	ldr	r3, [pc, #80]	@ (8001cec <main+0x134>)
 8001c9a:	79db      	ldrb	r3, [r3, #7]
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d115      	bne.n	8001ccc <main+0x114>
			  		{
			  			mode = (mode + 1) % NUM_MODES;
 8001ca0:	4b10      	ldr	r3, [pc, #64]	@ (8001ce4 <main+0x12c>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	1c5a      	adds	r2, r3, #1
 8001ca8:	4b11      	ldr	r3, [pc, #68]	@ (8001cf0 <main+0x138>)
 8001caa:	fb83 3102 	smull	r3, r1, r3, r2
 8001cae:	17d3      	asrs	r3, r2, #31
 8001cb0:	1ac9      	subs	r1, r1, r3
 8001cb2:	460b      	mov	r3, r1
 8001cb4:	005b      	lsls	r3, r3, #1
 8001cb6:	440b      	add	r3, r1
 8001cb8:	1ad1      	subs	r1, r2, r3
 8001cba:	b2ca      	uxtb	r2, r1
 8001cbc:	4b09      	ldr	r3, [pc, #36]	@ (8001ce4 <main+0x12c>)
 8001cbe:	701a      	strb	r2, [r3, #0]
			  			Btn1.ReleasedTime = Idle_Released;
 8001cc0:	4b0a      	ldr	r3, [pc, #40]	@ (8001cec <main+0x134>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	71da      	strb	r2, [r3, #7]
			  		}
			  	}

	  	  	  break;
 8001cc6:	e001      	b.n	8001ccc <main+0x114>
		  case STOPWATCH:
			  break;
 8001cc8:	bf00      	nop
 8001cca:	e000      	b.n	8001cce <main+0x116>
	  	  	  break;
 8001ccc:	bf00      	nop
	  }

	  // buzzer
	  handleBuzzerActivation();
 8001cce:	f7ff fe5d 	bl	800198c <handleBuzzerActivation>
	  switch(mode)
 8001cd2:	e7bb      	b.n	8001c4c <main+0x94>
 8001cd4:	40020c00 	.word	0x40020c00
 8001cd8:	40020800 	.word	0x40020800
 8001cdc:	40020400 	.word	0x40020400
 8001ce0:	20000120 	.word	0x20000120
 8001ce4:	200000d0 	.word	0x200000d0
 8001ce8:	200001d0 	.word	0x200001d0
 8001cec:	20000098 	.word	0x20000098
 8001cf0:	55555556 	.word	0x55555556

08001cf4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b094      	sub	sp, #80	@ 0x50
 8001cf8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cfa:	f107 0320 	add.w	r3, r7, #32
 8001cfe:	2230      	movs	r2, #48	@ 0x30
 8001d00:	2100      	movs	r1, #0
 8001d02:	4618      	mov	r0, r3
 8001d04:	f004 f9b2 	bl	800606c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d08:	f107 030c 	add.w	r3, r7, #12
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	601a      	str	r2, [r3, #0]
 8001d10:	605a      	str	r2, [r3, #4]
 8001d12:	609a      	str	r2, [r3, #8]
 8001d14:	60da      	str	r2, [r3, #12]
 8001d16:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d18:	2300      	movs	r3, #0
 8001d1a:	60bb      	str	r3, [r7, #8]
 8001d1c:	4b28      	ldr	r3, [pc, #160]	@ (8001dc0 <SystemClock_Config+0xcc>)
 8001d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d20:	4a27      	ldr	r2, [pc, #156]	@ (8001dc0 <SystemClock_Config+0xcc>)
 8001d22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d26:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d28:	4b25      	ldr	r3, [pc, #148]	@ (8001dc0 <SystemClock_Config+0xcc>)
 8001d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d30:	60bb      	str	r3, [r7, #8]
 8001d32:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d34:	2300      	movs	r3, #0
 8001d36:	607b      	str	r3, [r7, #4]
 8001d38:	4b22      	ldr	r3, [pc, #136]	@ (8001dc4 <SystemClock_Config+0xd0>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a21      	ldr	r2, [pc, #132]	@ (8001dc4 <SystemClock_Config+0xd0>)
 8001d3e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d42:	6013      	str	r3, [r2, #0]
 8001d44:	4b1f      	ldr	r3, [pc, #124]	@ (8001dc4 <SystemClock_Config+0xd0>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d4c:	607b      	str	r3, [r7, #4]
 8001d4e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d50:	2301      	movs	r3, #1
 8001d52:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d54:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d58:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d5e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001d62:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001d64:	2304      	movs	r3, #4
 8001d66:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001d68:	23a8      	movs	r3, #168	@ 0xa8
 8001d6a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d6c:	2302      	movs	r3, #2
 8001d6e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001d70:	2304      	movs	r3, #4
 8001d72:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d74:	f107 0320 	add.w	r3, r7, #32
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f001 fd01 	bl	8003780 <HAL_RCC_OscConfig>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d001      	beq.n	8001d88 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001d84:	f000 f940 	bl	8002008 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d88:	230f      	movs	r3, #15
 8001d8a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d90:	2300      	movs	r3, #0
 8001d92:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001d94:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001d98:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001d9a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d9e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001da0:	f107 030c 	add.w	r3, r7, #12
 8001da4:	2105      	movs	r1, #5
 8001da6:	4618      	mov	r0, r3
 8001da8:	f001 ff62 	bl	8003c70 <HAL_RCC_ClockConfig>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d001      	beq.n	8001db6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001db2:	f000 f929 	bl	8002008 <Error_Handler>
  }
}
 8001db6:	bf00      	nop
 8001db8:	3750      	adds	r7, #80	@ 0x50
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	40023800 	.word	0x40023800
 8001dc4:	40007000 	.word	0x40007000

08001dc8 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
  /* TIM6_DAC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001dcc:	2200      	movs	r2, #0
 8001dce:	2100      	movs	r1, #0
 8001dd0:	2036      	movs	r0, #54	@ 0x36
 8001dd2:	f001 fa26 	bl	8003222 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001dd6:	2036      	movs	r0, #54	@ 0x36
 8001dd8:	f001 fa3f 	bl	800325a <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001ddc:	2200      	movs	r2, #0
 8001dde:	2100      	movs	r1, #0
 8001de0:	2028      	movs	r0, #40	@ 0x28
 8001de2:	f001 fa1e 	bl	8003222 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001de6:	2028      	movs	r0, #40	@ 0x28
 8001de8:	f001 fa37 	bl	800325a <HAL_NVIC_EnableIRQ>
  /* EXTI3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001dec:	2200      	movs	r2, #0
 8001dee:	2100      	movs	r1, #0
 8001df0:	2009      	movs	r0, #9
 8001df2:	f001 fa16 	bl	8003222 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001df6:	2009      	movs	r0, #9
 8001df8:	f001 fa2f 	bl	800325a <HAL_NVIC_EnableIRQ>
  /* EXTI4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	2100      	movs	r1, #0
 8001e00:	200a      	movs	r0, #10
 8001e02:	f001 fa0e 	bl	8003222 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001e06:	200a      	movs	r0, #10
 8001e08:	f001 fa27 	bl	800325a <HAL_NVIC_EnableIRQ>
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	2100      	movs	r1, #0
 8001e10:	2027      	movs	r0, #39	@ 0x27
 8001e12:	f001 fa06 	bl	8003222 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001e16:	2027      	movs	r0, #39	@ 0x27
 8001e18:	f001 fa1f 	bl	800325a <HAL_NVIC_EnableIRQ>
}
 8001e1c:	bf00      	nop
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	4603      	mov	r3, r0
 8001e28:	80fb      	strh	r3, [r7, #6]
	//btn1
	if (GPIO_Pin == GPIO_PIN_3)
 8001e2a:	88fb      	ldrh	r3, [r7, #6]
 8001e2c:	2b08      	cmp	r3, #8
 8001e2e:	d116      	bne.n	8001e5e <HAL_GPIO_EXTI_Callback+0x3e>
	{
		if(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_3) == GPIO_PIN_SET && Btn1.state == Idle)
 8001e30:	2108      	movs	r1, #8
 8001e32:	4849      	ldr	r0, [pc, #292]	@ (8001f58 <HAL_GPIO_EXTI_Callback+0x138>)
 8001e34:	f001 fc5a 	bl	80036ec <HAL_GPIO_ReadPin>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b01      	cmp	r3, #1
 8001e3c:	d10a      	bne.n	8001e54 <HAL_GPIO_EXTI_Callback+0x34>
 8001e3e:	4b47      	ldr	r3, [pc, #284]	@ (8001f5c <HAL_GPIO_EXTI_Callback+0x13c>)
 8001e40:	799b      	ldrb	r3, [r3, #6]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d106      	bne.n	8001e54 <HAL_GPIO_EXTI_Callback+0x34>
		{
			Buz1.BuzTone = BUZ_TONE_LOW_PSC;
 8001e46:	4b46      	ldr	r3, [pc, #280]	@ (8001f60 <HAL_GPIO_EXTI_Callback+0x140>)
 8001e48:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8001e4c:	80da      	strh	r2, [r3, #6]
			Buz1.BuzFlag = true;
 8001e4e:	4b44      	ldr	r3, [pc, #272]	@ (8001f60 <HAL_GPIO_EXTI_Callback+0x140>)
 8001e50:	2201      	movs	r2, #1
 8001e52:	711a      	strb	r2, [r3, #4]
		}
		HandleButtonPress(&Btn1, GPIOE, GPIO_PIN_3);
 8001e54:	2208      	movs	r2, #8
 8001e56:	4940      	ldr	r1, [pc, #256]	@ (8001f58 <HAL_GPIO_EXTI_Callback+0x138>)
 8001e58:	4840      	ldr	r0, [pc, #256]	@ (8001f5c <HAL_GPIO_EXTI_Callback+0x13c>)
 8001e5a:	f7ff fadf 	bl	800141c <HandleButtonPress>

	}

	//btn2
	if (GPIO_Pin == GPIO_PIN_15)
 8001e5e:	88fb      	ldrh	r3, [r7, #6]
 8001e60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001e64:	d124      	bne.n	8001eb0 <HAL_GPIO_EXTI_Callback+0x90>
	{
		if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15) == GPIO_PIN_SET && Btn2.state == Idle)
 8001e66:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001e6a:	483e      	ldr	r0, [pc, #248]	@ (8001f64 <HAL_GPIO_EXTI_Callback+0x144>)
 8001e6c:	f001 fc3e 	bl	80036ec <HAL_GPIO_ReadPin>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b01      	cmp	r3, #1
 8001e74:	d116      	bne.n	8001ea4 <HAL_GPIO_EXTI_Callback+0x84>
 8001e76:	4b3c      	ldr	r3, [pc, #240]	@ (8001f68 <HAL_GPIO_EXTI_Callback+0x148>)
 8001e78:	799b      	ldrb	r3, [r3, #6]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d112      	bne.n	8001ea4 <HAL_GPIO_EXTI_Callback+0x84>
		{
			Buz1.BuzTone = BUZ_TONE_LOW_PSC;
 8001e7e:	4b38      	ldr	r3, [pc, #224]	@ (8001f60 <HAL_GPIO_EXTI_Callback+0x140>)
 8001e80:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8001e84:	80da      	strh	r2, [r3, #6]
			Buz1.BuzFlag = true;
 8001e86:	4b36      	ldr	r3, [pc, #216]	@ (8001f60 <HAL_GPIO_EXTI_Callback+0x140>)
 8001e88:	2201      	movs	r2, #1
 8001e8a:	711a      	strb	r2, [r3, #4]

			if (mode == WATCH && watchConfig.SubMode == WATCH_CLOCK_SETTING)
 8001e8c:	4b37      	ldr	r3, [pc, #220]	@ (8001f6c <HAL_GPIO_EXTI_Callback+0x14c>)
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d106      	bne.n	8001ea4 <HAL_GPIO_EXTI_Callback+0x84>
 8001e96:	4b36      	ldr	r3, [pc, #216]	@ (8001f70 <HAL_GPIO_EXTI_Callback+0x150>)
 8001e98:	7d5b      	ldrb	r3, [r3, #21]
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d102      	bne.n	8001ea4 <HAL_GPIO_EXTI_Callback+0x84>
			{
				watchConfig.NextItem = 1;  // clock setting flag on
 8001e9e:	4b34      	ldr	r3, [pc, #208]	@ (8001f70 <HAL_GPIO_EXTI_Callback+0x150>)
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	759a      	strb	r2, [r3, #22]
			}
		}
		HandleButtonPress(&Btn2, GPIOC, GPIO_PIN_15);
 8001ea4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001ea8:	492e      	ldr	r1, [pc, #184]	@ (8001f64 <HAL_GPIO_EXTI_Callback+0x144>)
 8001eaa:	482f      	ldr	r0, [pc, #188]	@ (8001f68 <HAL_GPIO_EXTI_Callback+0x148>)
 8001eac:	f7ff fab6 	bl	800141c <HandleButtonPress>

	}

	//btn3
	if (GPIO_Pin == GPIO_PIN_4)
 8001eb0:	88fb      	ldrh	r3, [r7, #6]
 8001eb2:	2b10      	cmp	r3, #16
 8001eb4:	d122      	bne.n	8001efc <HAL_GPIO_EXTI_Callback+0xdc>
	{
		if(HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_4) == GPIO_PIN_SET && Btn3.state == Idle)
 8001eb6:	2110      	movs	r1, #16
 8001eb8:	482e      	ldr	r0, [pc, #184]	@ (8001f74 <HAL_GPIO_EXTI_Callback+0x154>)
 8001eba:	f001 fc17 	bl	80036ec <HAL_GPIO_ReadPin>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d116      	bne.n	8001ef2 <HAL_GPIO_EXTI_Callback+0xd2>
 8001ec4:	4b2c      	ldr	r3, [pc, #176]	@ (8001f78 <HAL_GPIO_EXTI_Callback+0x158>)
 8001ec6:	799b      	ldrb	r3, [r3, #6]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d112      	bne.n	8001ef2 <HAL_GPIO_EXTI_Callback+0xd2>
		{
			Buz1.BuzTone = BUZ_TONE_LOW_PSC;
 8001ecc:	4b24      	ldr	r3, [pc, #144]	@ (8001f60 <HAL_GPIO_EXTI_Callback+0x140>)
 8001ece:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8001ed2:	80da      	strh	r2, [r3, #6]
			Buz1.BuzFlag = true;
 8001ed4:	4b22      	ldr	r3, [pc, #136]	@ (8001f60 <HAL_GPIO_EXTI_Callback+0x140>)
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	711a      	strb	r2, [r3, #4]

			if (mode == WATCH && watchConfig.SubMode == WATCH_CLOCK_SETTING)
 8001eda:	4b24      	ldr	r3, [pc, #144]	@ (8001f6c <HAL_GPIO_EXTI_Callback+0x14c>)
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	b2db      	uxtb	r3, r3
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d106      	bne.n	8001ef2 <HAL_GPIO_EXTI_Callback+0xd2>
 8001ee4:	4b22      	ldr	r3, [pc, #136]	@ (8001f70 <HAL_GPIO_EXTI_Callback+0x150>)
 8001ee6:	7d5b      	ldrb	r3, [r3, #21]
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d102      	bne.n	8001ef2 <HAL_GPIO_EXTI_Callback+0xd2>
			{
				watchConfig.flags.increaseFlagOnce = 1;  // clock increase flag on
 8001eec:	4b20      	ldr	r3, [pc, #128]	@ (8001f70 <HAL_GPIO_EXTI_Callback+0x150>)
 8001eee:	2201      	movs	r2, #1
 8001ef0:	75da      	strb	r2, [r3, #23]
			}
		}
		HandleButtonPress(&Btn3, GPIOD, GPIO_PIN_4);
 8001ef2:	2210      	movs	r2, #16
 8001ef4:	491f      	ldr	r1, [pc, #124]	@ (8001f74 <HAL_GPIO_EXTI_Callback+0x154>)
 8001ef6:	4820      	ldr	r0, [pc, #128]	@ (8001f78 <HAL_GPIO_EXTI_Callback+0x158>)
 8001ef8:	f7ff fa90 	bl	800141c <HandleButtonPress>
	}

	//btn4
	if (GPIO_Pin == GPIO_PIN_10)
 8001efc:	88fb      	ldrh	r3, [r7, #6]
 8001efe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f02:	d124      	bne.n	8001f4e <HAL_GPIO_EXTI_Callback+0x12e>
	{
		if(HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_10) == GPIO_PIN_SET && Btn4.state == Idle)
 8001f04:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001f08:	481a      	ldr	r0, [pc, #104]	@ (8001f74 <HAL_GPIO_EXTI_Callback+0x154>)
 8001f0a:	f001 fbef 	bl	80036ec <HAL_GPIO_ReadPin>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d116      	bne.n	8001f42 <HAL_GPIO_EXTI_Callback+0x122>
 8001f14:	4b19      	ldr	r3, [pc, #100]	@ (8001f7c <HAL_GPIO_EXTI_Callback+0x15c>)
 8001f16:	799b      	ldrb	r3, [r3, #6]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d112      	bne.n	8001f42 <HAL_GPIO_EXTI_Callback+0x122>
		{
			Buz1.BuzTone = BUZ_TONE_LOW_PSC;
 8001f1c:	4b10      	ldr	r3, [pc, #64]	@ (8001f60 <HAL_GPIO_EXTI_Callback+0x140>)
 8001f1e:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8001f22:	80da      	strh	r2, [r3, #6]
			Buz1.BuzFlag = true;
 8001f24:	4b0e      	ldr	r3, [pc, #56]	@ (8001f60 <HAL_GPIO_EXTI_Callback+0x140>)
 8001f26:	2201      	movs	r2, #1
 8001f28:	711a      	strb	r2, [r3, #4]

			if (mode == WATCH && watchConfig.SubMode == WATCH_CLOCK_SETTING)
 8001f2a:	4b10      	ldr	r3, [pc, #64]	@ (8001f6c <HAL_GPIO_EXTI_Callback+0x14c>)
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d106      	bne.n	8001f42 <HAL_GPIO_EXTI_Callback+0x122>
 8001f34:	4b0e      	ldr	r3, [pc, #56]	@ (8001f70 <HAL_GPIO_EXTI_Callback+0x150>)
 8001f36:	7d5b      	ldrb	r3, [r3, #21]
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d102      	bne.n	8001f42 <HAL_GPIO_EXTI_Callback+0x122>
			{
				watchConfig.flags.decreaseFlagOnce = 1;  // clock decrease flag on
 8001f3c:	4b0c      	ldr	r3, [pc, #48]	@ (8001f70 <HAL_GPIO_EXTI_Callback+0x150>)
 8001f3e:	2201      	movs	r2, #1
 8001f40:	761a      	strb	r2, [r3, #24]
			}
		}

		HandleButtonPress(&Btn4, GPIOD, GPIO_PIN_10);
 8001f42:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f46:	490b      	ldr	r1, [pc, #44]	@ (8001f74 <HAL_GPIO_EXTI_Callback+0x154>)
 8001f48:	480c      	ldr	r0, [pc, #48]	@ (8001f7c <HAL_GPIO_EXTI_Callback+0x15c>)
 8001f4a:	f7ff fa67 	bl	800141c <HandleButtonPress>
	}
}
 8001f4e:	bf00      	nop
 8001f50:	3708      	adds	r7, #8
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	20000098 	.word	0x20000098
 8001f60:	200000c8 	.word	0x200000c8
 8001f64:	40020800 	.word	0x40020800
 8001f68:	200000a4 	.word	0x200000a4
 8001f6c:	200000d0 	.word	0x200000d0
 8001f70:	200001d0 	.word	0x200001d0
 8001f74:	40020c00 	.word	0x40020c00
 8001f78:	200000b0 	.word	0x200000b0
 8001f7c:	200000bc 	.word	0x200000bc

08001f80 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]


	if(htim->Instance == TIM6)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a14      	ldr	r2, [pc, #80]	@ (8001fe0 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d122      	bne.n	8001fd8 <HAL_TIM_PeriodElapsedCallback+0x58>
	{
		//btn hold event
		BtnHoldEvent(&Btn1,GPIOE,GPIO_PIN_3 );
 8001f92:	2208      	movs	r2, #8
 8001f94:	4913      	ldr	r1, [pc, #76]	@ (8001fe4 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001f96:	4814      	ldr	r0, [pc, #80]	@ (8001fe8 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001f98:	f7ff faa4 	bl	80014e4 <BtnHoldEvent>
		BtnHoldEvent(&Btn2,GPIOC,GPIO_PIN_15 );
 8001f9c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001fa0:	4912      	ldr	r1, [pc, #72]	@ (8001fec <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001fa2:	4813      	ldr	r0, [pc, #76]	@ (8001ff0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001fa4:	f7ff fa9e 	bl	80014e4 <BtnHoldEvent>
		BtnHoldEvent(&Btn3,GPIOD,GPIO_PIN_4 );
 8001fa8:	2210      	movs	r2, #16
 8001faa:	4912      	ldr	r1, [pc, #72]	@ (8001ff4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001fac:	4812      	ldr	r0, [pc, #72]	@ (8001ff8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001fae:	f7ff fa99 	bl	80014e4 <BtnHoldEvent>
		BtnHoldEvent(&Btn4,GPIOD,GPIO_PIN_10 );
 8001fb2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001fb6:	490f      	ldr	r1, [pc, #60]	@ (8001ff4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001fb8:	4810      	ldr	r0, [pc, #64]	@ (8001ffc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001fba:	f7ff fa93 	bl	80014e4 <BtnHoldEvent>

		//watch time
		updateWatchTime();
 8001fbe:	f000 fb19 	bl	80025f4 <updateWatchTime>

		///watch time in/decrease flag
		IncreaseTime();
 8001fc2:	f000 fdf5 	bl	8002bb0 <IncreaseTime>
		DecreaseTime();
 8001fc6:	f000 ff03 	bl	8002dd0 <DecreaseTime>

		////auto switch to watchmode
		AutoSwitchToWatchMode();
 8001fca:	f000 ff6d 	bl	8002ea8 <AutoSwitchToWatchMode>


		//buz off
		activateBuzzer30msOff(&Buz1, &htim2, TIM_CHANNEL_1);
 8001fce:	2200      	movs	r2, #0
 8001fd0:	490b      	ldr	r1, [pc, #44]	@ (8002000 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001fd2:	480c      	ldr	r0, [pc, #48]	@ (8002004 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001fd4:	f7ff fc7f 	bl	80018d6 <activateBuzzer30msOff>

	}
}
 8001fd8:	bf00      	nop
 8001fda:	3708      	adds	r7, #8
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	40001000 	.word	0x40001000
 8001fe4:	40021000 	.word	0x40021000
 8001fe8:	20000098 	.word	0x20000098
 8001fec:	40020800 	.word	0x40020800
 8001ff0:	200000a4 	.word	0x200000a4
 8001ff4:	40020c00 	.word	0x40020c00
 8001ff8:	200000b0 	.word	0x200000b0
 8001ffc:	200000bc 	.word	0x200000bc
 8002000:	200000d8 	.word	0x200000d8
 8002004:	200000c8 	.word	0x200000c8

08002008 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800200c:	b672      	cpsid	i
}
 800200e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002010:	bf00      	nop
 8002012:	e7fd      	b.n	8002010 <Error_Handler+0x8>

08002014 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800201a:	2300      	movs	r3, #0
 800201c:	607b      	str	r3, [r7, #4]
 800201e:	4b10      	ldr	r3, [pc, #64]	@ (8002060 <HAL_MspInit+0x4c>)
 8002020:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002022:	4a0f      	ldr	r2, [pc, #60]	@ (8002060 <HAL_MspInit+0x4c>)
 8002024:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002028:	6453      	str	r3, [r2, #68]	@ 0x44
 800202a:	4b0d      	ldr	r3, [pc, #52]	@ (8002060 <HAL_MspInit+0x4c>)
 800202c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800202e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002032:	607b      	str	r3, [r7, #4]
 8002034:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002036:	2300      	movs	r3, #0
 8002038:	603b      	str	r3, [r7, #0]
 800203a:	4b09      	ldr	r3, [pc, #36]	@ (8002060 <HAL_MspInit+0x4c>)
 800203c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800203e:	4a08      	ldr	r2, [pc, #32]	@ (8002060 <HAL_MspInit+0x4c>)
 8002040:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002044:	6413      	str	r3, [r2, #64]	@ 0x40
 8002046:	4b06      	ldr	r3, [pc, #24]	@ (8002060 <HAL_MspInit+0x4c>)
 8002048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800204a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800204e:	603b      	str	r3, [r7, #0]
 8002050:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002052:	bf00      	nop
 8002054:	370c      	adds	r7, #12
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr
 800205e:	bf00      	nop
 8002060:	40023800 	.word	0x40023800

08002064 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002068:	bf00      	nop
 800206a:	e7fd      	b.n	8002068 <NMI_Handler+0x4>

0800206c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002070:	bf00      	nop
 8002072:	e7fd      	b.n	8002070 <HardFault_Handler+0x4>

08002074 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002078:	bf00      	nop
 800207a:	e7fd      	b.n	8002078 <MemManage_Handler+0x4>

0800207c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002080:	bf00      	nop
 8002082:	e7fd      	b.n	8002080 <BusFault_Handler+0x4>

08002084 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002088:	bf00      	nop
 800208a:	e7fd      	b.n	8002088 <UsageFault_Handler+0x4>

0800208c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002090:	bf00      	nop
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr

0800209a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800209a:	b480      	push	{r7}
 800209c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800209e:	bf00      	nop
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020ac:	bf00      	nop
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr

080020b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020b6:	b580      	push	{r7, lr}
 80020b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020ba:	f000 ff93 	bl	8002fe4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020be:	bf00      	nop
 80020c0:	bd80      	pop	{r7, pc}

080020c2 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80020c2:	b580      	push	{r7, lr}
 80020c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80020c6:	2008      	movs	r0, #8
 80020c8:	f001 fb42 	bl	8003750 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80020cc:	bf00      	nop
 80020ce:	bd80      	pop	{r7, pc}

080020d0 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80020d4:	2010      	movs	r0, #16
 80020d6:	f001 fb3b 	bl	8003750 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80020da:	bf00      	nop
 80020dc:	bd80      	pop	{r7, pc}
	...

080020e0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80020e4:	4802      	ldr	r0, [pc, #8]	@ (80020f0 <USART3_IRQHandler+0x10>)
 80020e6:	f003 f8d3 	bl	8005290 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80020ea:	bf00      	nop
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	20000168 	.word	0x20000168

080020f4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80020f8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80020fc:	f001 fb28 	bl	8003750 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002100:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002104:	f001 fb24 	bl	8003750 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002108:	bf00      	nop
 800210a:	bd80      	pop	{r7, pc}

0800210c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002110:	4802      	ldr	r0, [pc, #8]	@ (800211c <TIM6_DAC_IRQHandler+0x10>)
 8002112:	f002 fa1f 	bl	8004554 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002116:	bf00      	nop
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	20000120 	.word	0x20000120

08002120 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b086      	sub	sp, #24
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002128:	4a14      	ldr	r2, [pc, #80]	@ (800217c <_sbrk+0x5c>)
 800212a:	4b15      	ldr	r3, [pc, #84]	@ (8002180 <_sbrk+0x60>)
 800212c:	1ad3      	subs	r3, r2, r3
 800212e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002134:	4b13      	ldr	r3, [pc, #76]	@ (8002184 <_sbrk+0x64>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d102      	bne.n	8002142 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800213c:	4b11      	ldr	r3, [pc, #68]	@ (8002184 <_sbrk+0x64>)
 800213e:	4a12      	ldr	r2, [pc, #72]	@ (8002188 <_sbrk+0x68>)
 8002140:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002142:	4b10      	ldr	r3, [pc, #64]	@ (8002184 <_sbrk+0x64>)
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	4413      	add	r3, r2
 800214a:	693a      	ldr	r2, [r7, #16]
 800214c:	429a      	cmp	r2, r3
 800214e:	d207      	bcs.n	8002160 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002150:	f003 ff94 	bl	800607c <__errno>
 8002154:	4603      	mov	r3, r0
 8002156:	220c      	movs	r2, #12
 8002158:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800215a:	f04f 33ff 	mov.w	r3, #4294967295
 800215e:	e009      	b.n	8002174 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002160:	4b08      	ldr	r3, [pc, #32]	@ (8002184 <_sbrk+0x64>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002166:	4b07      	ldr	r3, [pc, #28]	@ (8002184 <_sbrk+0x64>)
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4413      	add	r3, r2
 800216e:	4a05      	ldr	r2, [pc, #20]	@ (8002184 <_sbrk+0x64>)
 8002170:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002172:	68fb      	ldr	r3, [r7, #12]
}
 8002174:	4618      	mov	r0, r3
 8002176:	3718      	adds	r7, #24
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	20020000 	.word	0x20020000
 8002180:	00000400 	.word	0x00000400
 8002184:	200000d4 	.word	0x200000d4
 8002188:	20000340 	.word	0x20000340

0800218c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002190:	4b06      	ldr	r3, [pc, #24]	@ (80021ac <SystemInit+0x20>)
 8002192:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002196:	4a05      	ldr	r2, [pc, #20]	@ (80021ac <SystemInit+0x20>)
 8002198:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800219c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021a0:	bf00      	nop
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	e000ed00 	.word	0xe000ed00

080021b0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b08e      	sub	sp, #56	@ 0x38
 80021b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021b6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80021ba:	2200      	movs	r2, #0
 80021bc:	601a      	str	r2, [r3, #0]
 80021be:	605a      	str	r2, [r3, #4]
 80021c0:	609a      	str	r2, [r3, #8]
 80021c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021c4:	f107 0320 	add.w	r3, r7, #32
 80021c8:	2200      	movs	r2, #0
 80021ca:	601a      	str	r2, [r3, #0]
 80021cc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021ce:	1d3b      	adds	r3, r7, #4
 80021d0:	2200      	movs	r2, #0
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	605a      	str	r2, [r3, #4]
 80021d6:	609a      	str	r2, [r3, #8]
 80021d8:	60da      	str	r2, [r3, #12]
 80021da:	611a      	str	r2, [r3, #16]
 80021dc:	615a      	str	r2, [r3, #20]
 80021de:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80021e0:	4b2d      	ldr	r3, [pc, #180]	@ (8002298 <MX_TIM2_Init+0xe8>)
 80021e2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80021e6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 41999;
 80021e8:	4b2b      	ldr	r3, [pc, #172]	@ (8002298 <MX_TIM2_Init+0xe8>)
 80021ea:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 80021ee:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021f0:	4b29      	ldr	r3, [pc, #164]	@ (8002298 <MX_TIM2_Init+0xe8>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80021f6:	4b28      	ldr	r3, [pc, #160]	@ (8002298 <MX_TIM2_Init+0xe8>)
 80021f8:	2209      	movs	r2, #9
 80021fa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021fc:	4b26      	ldr	r3, [pc, #152]	@ (8002298 <MX_TIM2_Init+0xe8>)
 80021fe:	2200      	movs	r2, #0
 8002200:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002202:	4b25      	ldr	r3, [pc, #148]	@ (8002298 <MX_TIM2_Init+0xe8>)
 8002204:	2200      	movs	r2, #0
 8002206:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002208:	4823      	ldr	r0, [pc, #140]	@ (8002298 <MX_TIM2_Init+0xe8>)
 800220a:	f001 ff51 	bl	80040b0 <HAL_TIM_Base_Init>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d001      	beq.n	8002218 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002214:	f7ff fef8 	bl	8002008 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002218:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800221c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800221e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002222:	4619      	mov	r1, r3
 8002224:	481c      	ldr	r0, [pc, #112]	@ (8002298 <MX_TIM2_Init+0xe8>)
 8002226:	f002 fb47 	bl	80048b8 <HAL_TIM_ConfigClockSource>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002230:	f7ff feea 	bl	8002008 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002234:	4818      	ldr	r0, [pc, #96]	@ (8002298 <MX_TIM2_Init+0xe8>)
 8002236:	f001 fffb 	bl	8004230 <HAL_TIM_PWM_Init>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d001      	beq.n	8002244 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002240:	f7ff fee2 	bl	8002008 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002244:	2300      	movs	r3, #0
 8002246:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002248:	2300      	movs	r3, #0
 800224a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800224c:	f107 0320 	add.w	r3, r7, #32
 8002250:	4619      	mov	r1, r3
 8002252:	4811      	ldr	r0, [pc, #68]	@ (8002298 <MX_TIM2_Init+0xe8>)
 8002254:	f002 ff3c 	bl	80050d0 <HAL_TIMEx_MasterConfigSynchronization>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d001      	beq.n	8002262 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800225e:	f7ff fed3 	bl	8002008 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002262:	2360      	movs	r3, #96	@ 0x60
 8002264:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 4;
 8002266:	2304      	movs	r3, #4
 8002268:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800226a:	2300      	movs	r3, #0
 800226c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800226e:	2300      	movs	r3, #0
 8002270:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002272:	1d3b      	adds	r3, r7, #4
 8002274:	2200      	movs	r2, #0
 8002276:	4619      	mov	r1, r3
 8002278:	4807      	ldr	r0, [pc, #28]	@ (8002298 <MX_TIM2_Init+0xe8>)
 800227a:	f002 fa5b 	bl	8004734 <HAL_TIM_PWM_ConfigChannel>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d001      	beq.n	8002288 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8002284:	f7ff fec0 	bl	8002008 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002288:	4803      	ldr	r0, [pc, #12]	@ (8002298 <MX_TIM2_Init+0xe8>)
 800228a:	f000 f873 	bl	8002374 <HAL_TIM_MspPostInit>

}
 800228e:	bf00      	nop
 8002290:	3738      	adds	r7, #56	@ 0x38
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	200000d8 	.word	0x200000d8

0800229c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022a2:	463b      	mov	r3, r7
 80022a4:	2200      	movs	r2, #0
 80022a6:	601a      	str	r2, [r3, #0]
 80022a8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80022aa:	4b15      	ldr	r3, [pc, #84]	@ (8002300 <MX_TIM6_Init+0x64>)
 80022ac:	4a15      	ldr	r2, [pc, #84]	@ (8002304 <MX_TIM6_Init+0x68>)
 80022ae:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 80022b0:	4b13      	ldr	r3, [pc, #76]	@ (8002300 <MX_TIM6_Init+0x64>)
 80022b2:	2253      	movs	r2, #83	@ 0x53
 80022b4:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022b6:	4b12      	ldr	r3, [pc, #72]	@ (8002300 <MX_TIM6_Init+0x64>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 80022bc:	4b10      	ldr	r3, [pc, #64]	@ (8002300 <MX_TIM6_Init+0x64>)
 80022be:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80022c2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002300 <MX_TIM6_Init+0x64>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80022ca:	480d      	ldr	r0, [pc, #52]	@ (8002300 <MX_TIM6_Init+0x64>)
 80022cc:	f001 fef0 	bl	80040b0 <HAL_TIM_Base_Init>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d001      	beq.n	80022da <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80022d6:	f7ff fe97 	bl	8002008 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022da:	2300      	movs	r3, #0
 80022dc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022de:	2300      	movs	r3, #0
 80022e0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80022e2:	463b      	mov	r3, r7
 80022e4:	4619      	mov	r1, r3
 80022e6:	4806      	ldr	r0, [pc, #24]	@ (8002300 <MX_TIM6_Init+0x64>)
 80022e8:	f002 fef2 	bl	80050d0 <HAL_TIMEx_MasterConfigSynchronization>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d001      	beq.n	80022f6 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80022f2:	f7ff fe89 	bl	8002008 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80022f6:	bf00      	nop
 80022f8:	3708      	adds	r7, #8
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	20000120 	.word	0x20000120
 8002304:	40001000 	.word	0x40001000

08002308 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002308:	b480      	push	{r7}
 800230a:	b085      	sub	sp, #20
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002318:	d10e      	bne.n	8002338 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800231a:	2300      	movs	r3, #0
 800231c:	60fb      	str	r3, [r7, #12]
 800231e:	4b13      	ldr	r3, [pc, #76]	@ (800236c <HAL_TIM_Base_MspInit+0x64>)
 8002320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002322:	4a12      	ldr	r2, [pc, #72]	@ (800236c <HAL_TIM_Base_MspInit+0x64>)
 8002324:	f043 0301 	orr.w	r3, r3, #1
 8002328:	6413      	str	r3, [r2, #64]	@ 0x40
 800232a:	4b10      	ldr	r3, [pc, #64]	@ (800236c <HAL_TIM_Base_MspInit+0x64>)
 800232c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800232e:	f003 0301 	and.w	r3, r3, #1
 8002332:	60fb      	str	r3, [r7, #12]
 8002334:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8002336:	e012      	b.n	800235e <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM6)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a0c      	ldr	r2, [pc, #48]	@ (8002370 <HAL_TIM_Base_MspInit+0x68>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d10d      	bne.n	800235e <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002342:	2300      	movs	r3, #0
 8002344:	60bb      	str	r3, [r7, #8]
 8002346:	4b09      	ldr	r3, [pc, #36]	@ (800236c <HAL_TIM_Base_MspInit+0x64>)
 8002348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800234a:	4a08      	ldr	r2, [pc, #32]	@ (800236c <HAL_TIM_Base_MspInit+0x64>)
 800234c:	f043 0310 	orr.w	r3, r3, #16
 8002350:	6413      	str	r3, [r2, #64]	@ 0x40
 8002352:	4b06      	ldr	r3, [pc, #24]	@ (800236c <HAL_TIM_Base_MspInit+0x64>)
 8002354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002356:	f003 0310 	and.w	r3, r3, #16
 800235a:	60bb      	str	r3, [r7, #8]
 800235c:	68bb      	ldr	r3, [r7, #8]
}
 800235e:	bf00      	nop
 8002360:	3714      	adds	r7, #20
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	40023800 	.word	0x40023800
 8002370:	40001000 	.word	0x40001000

08002374 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b088      	sub	sp, #32
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800237c:	f107 030c 	add.w	r3, r7, #12
 8002380:	2200      	movs	r2, #0
 8002382:	601a      	str	r2, [r3, #0]
 8002384:	605a      	str	r2, [r3, #4]
 8002386:	609a      	str	r2, [r3, #8]
 8002388:	60da      	str	r2, [r3, #12]
 800238a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002394:	d11d      	bne.n	80023d2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002396:	2300      	movs	r3, #0
 8002398:	60bb      	str	r3, [r7, #8]
 800239a:	4b10      	ldr	r3, [pc, #64]	@ (80023dc <HAL_TIM_MspPostInit+0x68>)
 800239c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800239e:	4a0f      	ldr	r2, [pc, #60]	@ (80023dc <HAL_TIM_MspPostInit+0x68>)
 80023a0:	f043 0301 	orr.w	r3, r3, #1
 80023a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80023a6:	4b0d      	ldr	r3, [pc, #52]	@ (80023dc <HAL_TIM_MspPostInit+0x68>)
 80023a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023aa:	f003 0301 	and.w	r3, r3, #1
 80023ae:	60bb      	str	r3, [r7, #8]
 80023b0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80023b2:	2320      	movs	r3, #32
 80023b4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b6:	2302      	movs	r3, #2
 80023b8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ba:	2300      	movs	r3, #0
 80023bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023be:	2300      	movs	r3, #0
 80023c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80023c2:	2301      	movs	r3, #1
 80023c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023c6:	f107 030c 	add.w	r3, r7, #12
 80023ca:	4619      	mov	r1, r3
 80023cc:	4804      	ldr	r0, [pc, #16]	@ (80023e0 <HAL_TIM_MspPostInit+0x6c>)
 80023ce:	f000 fff1 	bl	80033b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80023d2:	bf00      	nop
 80023d4:	3720      	adds	r7, #32
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	40023800 	.word	0x40023800
 80023e0:	40020000 	.word	0x40020000

080023e4 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80023e8:	4b11      	ldr	r3, [pc, #68]	@ (8002430 <MX_USART3_UART_Init+0x4c>)
 80023ea:	4a12      	ldr	r2, [pc, #72]	@ (8002434 <MX_USART3_UART_Init+0x50>)
 80023ec:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80023ee:	4b10      	ldr	r3, [pc, #64]	@ (8002430 <MX_USART3_UART_Init+0x4c>)
 80023f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80023f4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80023f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002430 <MX_USART3_UART_Init+0x4c>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80023fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002430 <MX_USART3_UART_Init+0x4c>)
 80023fe:	2200      	movs	r2, #0
 8002400:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002402:	4b0b      	ldr	r3, [pc, #44]	@ (8002430 <MX_USART3_UART_Init+0x4c>)
 8002404:	2200      	movs	r2, #0
 8002406:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002408:	4b09      	ldr	r3, [pc, #36]	@ (8002430 <MX_USART3_UART_Init+0x4c>)
 800240a:	220c      	movs	r2, #12
 800240c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800240e:	4b08      	ldr	r3, [pc, #32]	@ (8002430 <MX_USART3_UART_Init+0x4c>)
 8002410:	2200      	movs	r2, #0
 8002412:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002414:	4b06      	ldr	r3, [pc, #24]	@ (8002430 <MX_USART3_UART_Init+0x4c>)
 8002416:	2200      	movs	r2, #0
 8002418:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800241a:	4805      	ldr	r0, [pc, #20]	@ (8002430 <MX_USART3_UART_Init+0x4c>)
 800241c:	f002 fee8 	bl	80051f0 <HAL_UART_Init>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d001      	beq.n	800242a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002426:	f7ff fdef 	bl	8002008 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800242a:	bf00      	nop
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	20000168 	.word	0x20000168
 8002434:	40004800 	.word	0x40004800

08002438 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b08a      	sub	sp, #40	@ 0x28
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002440:	f107 0314 	add.w	r3, r7, #20
 8002444:	2200      	movs	r2, #0
 8002446:	601a      	str	r2, [r3, #0]
 8002448:	605a      	str	r2, [r3, #4]
 800244a:	609a      	str	r2, [r3, #8]
 800244c:	60da      	str	r2, [r3, #12]
 800244e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a19      	ldr	r2, [pc, #100]	@ (80024bc <HAL_UART_MspInit+0x84>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d12c      	bne.n	80024b4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800245a:	2300      	movs	r3, #0
 800245c:	613b      	str	r3, [r7, #16]
 800245e:	4b18      	ldr	r3, [pc, #96]	@ (80024c0 <HAL_UART_MspInit+0x88>)
 8002460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002462:	4a17      	ldr	r2, [pc, #92]	@ (80024c0 <HAL_UART_MspInit+0x88>)
 8002464:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002468:	6413      	str	r3, [r2, #64]	@ 0x40
 800246a:	4b15      	ldr	r3, [pc, #84]	@ (80024c0 <HAL_UART_MspInit+0x88>)
 800246c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002472:	613b      	str	r3, [r7, #16]
 8002474:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002476:	2300      	movs	r3, #0
 8002478:	60fb      	str	r3, [r7, #12]
 800247a:	4b11      	ldr	r3, [pc, #68]	@ (80024c0 <HAL_UART_MspInit+0x88>)
 800247c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247e:	4a10      	ldr	r2, [pc, #64]	@ (80024c0 <HAL_UART_MspInit+0x88>)
 8002480:	f043 0308 	orr.w	r3, r3, #8
 8002484:	6313      	str	r3, [r2, #48]	@ 0x30
 8002486:	4b0e      	ldr	r3, [pc, #56]	@ (80024c0 <HAL_UART_MspInit+0x88>)
 8002488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248a:	f003 0308 	and.w	r3, r3, #8
 800248e:	60fb      	str	r3, [r7, #12]
 8002490:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002492:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002496:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002498:	2302      	movs	r3, #2
 800249a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800249c:	2300      	movs	r3, #0
 800249e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024a0:	2303      	movs	r3, #3
 80024a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80024a4:	2307      	movs	r3, #7
 80024a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024a8:	f107 0314 	add.w	r3, r7, #20
 80024ac:	4619      	mov	r1, r3
 80024ae:	4805      	ldr	r0, [pc, #20]	@ (80024c4 <HAL_UART_MspInit+0x8c>)
 80024b0:	f000 ff80 	bl	80033b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80024b4:	bf00      	nop
 80024b6:	3728      	adds	r7, #40	@ 0x28
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	40004800 	.word	0x40004800
 80024c0:	40023800 	.word	0x40023800
 80024c4:	40020c00 	.word	0x40020c00

080024c8 <InitializeWatch>:

Watch watch;
WatchConfig watchConfig;

void InitializeWatch(void)
{
 80024c8:	b5b0      	push	{r4, r5, r7, lr}
 80024ca:	b090      	sub	sp, #64	@ 0x40
 80024cc:	af00      	add	r7, sp, #0
    watch = (Watch){
 80024ce:	4a0a      	ldr	r2, [pc, #40]	@ (80024f8 <InitializeWatch+0x30>)
 80024d0:	4b0a      	ldr	r3, [pc, #40]	@ (80024fc <InitializeWatch+0x34>)
 80024d2:	4614      	mov	r4, r2
 80024d4:	461d      	mov	r5, r3
 80024d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80024d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024da:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80024de:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        .Time = {2024, 9, 22, 0, 0, 1, 1},
        .isLeap = false,
        .WatchMode = MODE_12_HOUR
    };

    watchConfig = (WatchConfig){
 80024e2:	4b07      	ldr	r3, [pc, #28]	@ (8002500 <InitializeWatch+0x38>)
 80024e4:	4618      	mov	r0, r3
 80024e6:	2320      	movs	r3, #32
 80024e8:	461a      	mov	r2, r3
 80024ea:	2100      	movs	r1, #0
 80024ec:	f003 fdbe 	bl	800606c <memset>
        .WatchTime = SET_SECOND,
        .SubMode = WATCH_NORMAL,
        .NextItem = false
    };
}
 80024f0:	bf00      	nop
 80024f2:	3740      	adds	r7, #64	@ 0x40
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bdb0      	pop	{r4, r5, r7, pc}
 80024f8:	200001b0 	.word	0x200001b0
 80024fc:	08006984 	.word	0x08006984
 8002500:	200001d0 	.word	0x200001d0

08002504 <isLeapYear>:

bool isLeapYear(uint16_t year)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	4603      	mov	r3, r0
 800250c:	80fb      	strh	r3, [r7, #6]
	 if((year % 4 == 0 && year % 100 !=0) || year % 400 == 0)
 800250e:	88fb      	ldrh	r3, [r7, #6]
 8002510:	f003 0303 	and.w	r3, r3, #3
 8002514:	b29b      	uxth	r3, r3
 8002516:	2b00      	cmp	r3, #0
 8002518:	d10b      	bne.n	8002532 <isLeapYear+0x2e>
 800251a:	88fb      	ldrh	r3, [r7, #6]
 800251c:	4a10      	ldr	r2, [pc, #64]	@ (8002560 <isLeapYear+0x5c>)
 800251e:	fba2 1203 	umull	r1, r2, r2, r3
 8002522:	0952      	lsrs	r2, r2, #5
 8002524:	2164      	movs	r1, #100	@ 0x64
 8002526:	fb01 f202 	mul.w	r2, r1, r2
 800252a:	1a9b      	subs	r3, r3, r2
 800252c:	b29b      	uxth	r3, r3
 800252e:	2b00      	cmp	r3, #0
 8002530:	d10c      	bne.n	800254c <isLeapYear+0x48>
 8002532:	88fb      	ldrh	r3, [r7, #6]
 8002534:	4a0a      	ldr	r2, [pc, #40]	@ (8002560 <isLeapYear+0x5c>)
 8002536:	fba2 1203 	umull	r1, r2, r2, r3
 800253a:	09d2      	lsrs	r2, r2, #7
 800253c:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8002540:	fb01 f202 	mul.w	r2, r1, r2
 8002544:	1a9b      	subs	r3, r3, r2
 8002546:	b29b      	uxth	r3, r3
 8002548:	2b00      	cmp	r3, #0
 800254a:	d101      	bne.n	8002550 <isLeapYear+0x4c>
	 {
		 return true;
 800254c:	2301      	movs	r3, #1
 800254e:	e000      	b.n	8002552 <isLeapYear+0x4e>
	 }
	 else
	 {
		 return false;
 8002550:	2300      	movs	r3, #0
	 }
}
 8002552:	4618      	mov	r0, r3
 8002554:	370c      	adds	r7, #12
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop
 8002560:	51eb851f 	.word	0x51eb851f

08002564 <getDaysInMonth>:

int getDaysInMonth(Watch* watch)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b084      	sub	sp, #16
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
	 uint16_t year = watch->Time.years;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	81fb      	strh	r3, [r7, #14]
	 uint8_t months = watch->Time.months;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	737b      	strb	r3, [r7, #13]
	switch(months)
 8002578:	7b7b      	ldrb	r3, [r7, #13]
 800257a:	2b0c      	cmp	r3, #12
 800257c:	bf8c      	ite	hi
 800257e:	2201      	movhi	r2, #1
 8002580:	2200      	movls	r2, #0
 8002582:	b2d2      	uxtb	r2, r2
 8002584:	2a00      	cmp	r2, #0
 8002586:	d12e      	bne.n	80025e6 <getDaysInMonth+0x82>
 8002588:	2201      	movs	r2, #1
 800258a:	fa02 f303 	lsl.w	r3, r2, r3
 800258e:	f241 52aa 	movw	r2, #5546	@ 0x15aa
 8002592:	401a      	ands	r2, r3
 8002594:	2a00      	cmp	r2, #0
 8002596:	bf14      	ite	ne
 8002598:	2201      	movne	r2, #1
 800259a:	2200      	moveq	r2, #0
 800259c:	b2d2      	uxtb	r2, r2
 800259e:	2a00      	cmp	r2, #0
 80025a0:	d112      	bne.n	80025c8 <getDaysInMonth+0x64>
 80025a2:	f403 6225 	and.w	r2, r3, #2640	@ 0xa50
 80025a6:	2a00      	cmp	r2, #0
 80025a8:	bf14      	ite	ne
 80025aa:	2201      	movne	r2, #1
 80025ac:	2200      	moveq	r2, #0
 80025ae:	b2d2      	uxtb	r2, r2
 80025b0:	2a00      	cmp	r2, #0
 80025b2:	d10b      	bne.n	80025cc <getDaysInMonth+0x68>
 80025b4:	f003 0304 	and.w	r3, r3, #4
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	bf14      	ite	ne
 80025bc:	2301      	movne	r3, #1
 80025be:	2300      	moveq	r3, #0
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d104      	bne.n	80025d0 <getDaysInMonth+0x6c>
 80025c6:	e00e      	b.n	80025e6 <getDaysInMonth+0x82>
	{
	case 1: case 3: case 5: case 7: case 8: case 10: case 12:
		return 31;
 80025c8:	231f      	movs	r3, #31
 80025ca:	e00e      	b.n	80025ea <getDaysInMonth+0x86>
	case 4: case 6: case 9: case 11:
	    return 30;
 80025cc:	231e      	movs	r3, #30
 80025ce:	e00c      	b.n	80025ea <getDaysInMonth+0x86>
	case 2:
		if(isLeapYear(year))
 80025d0:	89fb      	ldrh	r3, [r7, #14]
 80025d2:	4618      	mov	r0, r3
 80025d4:	f7ff ff96 	bl	8002504 <isLeapYear>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <getDaysInMonth+0x7e>
		{
			return 29;
 80025de:	231d      	movs	r3, #29
 80025e0:	e003      	b.n	80025ea <getDaysInMonth+0x86>
		}
		else
		{
			return 28;
 80025e2:	231c      	movs	r3, #28
 80025e4:	e001      	b.n	80025ea <getDaysInMonth+0x86>
		}
	default :
		return -1;
 80025e6:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3710      	adds	r7, #16
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
	...

080025f4 <updateWatchTime>:

void updateWatchTime(void)
{
 80025f4:	b598      	push	{r3, r4, r7, lr}
 80025f6:	af00      	add	r7, sp, #0

	watch.Time.millisecond++;
 80025f8:	4b2e      	ldr	r3, [pc, #184]	@ (80026b4 <updateWatchTime+0xc0>)
 80025fa:	699b      	ldr	r3, [r3, #24]
 80025fc:	3301      	adds	r3, #1
 80025fe:	4a2d      	ldr	r2, [pc, #180]	@ (80026b4 <updateWatchTime+0xc0>)
 8002600:	6193      	str	r3, [r2, #24]

	if(watch.Time.millisecond >= 1000)
 8002602:	4b2c      	ldr	r3, [pc, #176]	@ (80026b4 <updateWatchTime+0xc0>)
 8002604:	699b      	ldr	r3, [r3, #24]
 8002606:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800260a:	db51      	blt.n	80026b0 <updateWatchTime+0xbc>
	{
		watch.Time.millisecond = 0;
 800260c:	4b29      	ldr	r3, [pc, #164]	@ (80026b4 <updateWatchTime+0xc0>)
 800260e:	2200      	movs	r2, #0
 8002610:	619a      	str	r2, [r3, #24]
//		if(watchConfig.SubMode == WATCH_CLOCK_SETTING)
//		{
//			return;
//		}

		watch.Time.second++;
 8002612:	4b28      	ldr	r3, [pc, #160]	@ (80026b4 <updateWatchTime+0xc0>)
 8002614:	695b      	ldr	r3, [r3, #20]
 8002616:	3301      	adds	r3, #1
 8002618:	4a26      	ldr	r2, [pc, #152]	@ (80026b4 <updateWatchTime+0xc0>)
 800261a:	6153      	str	r3, [r2, #20]

		if(watch.Time.second >= 60)
 800261c:	4b25      	ldr	r3, [pc, #148]	@ (80026b4 <updateWatchTime+0xc0>)
 800261e:	695b      	ldr	r3, [r3, #20]
 8002620:	2b3b      	cmp	r3, #59	@ 0x3b
 8002622:	dd07      	ble.n	8002634 <updateWatchTime+0x40>
		{
			watch.Time.second = 0;
 8002624:	4b23      	ldr	r3, [pc, #140]	@ (80026b4 <updateWatchTime+0xc0>)
 8002626:	2200      	movs	r2, #0
 8002628:	615a      	str	r2, [r3, #20]
			watch.Time.minutes++;
 800262a:	4b22      	ldr	r3, [pc, #136]	@ (80026b4 <updateWatchTime+0xc0>)
 800262c:	691b      	ldr	r3, [r3, #16]
 800262e:	3301      	adds	r3, #1
 8002630:	4a20      	ldr	r2, [pc, #128]	@ (80026b4 <updateWatchTime+0xc0>)
 8002632:	6113      	str	r3, [r2, #16]
		}
		if(watch.Time.minutes >= 60)
 8002634:	4b1f      	ldr	r3, [pc, #124]	@ (80026b4 <updateWatchTime+0xc0>)
 8002636:	691b      	ldr	r3, [r3, #16]
 8002638:	2b3b      	cmp	r3, #59	@ 0x3b
 800263a:	dd07      	ble.n	800264c <updateWatchTime+0x58>
		{
			watch.Time.minutes = 0;
 800263c:	4b1d      	ldr	r3, [pc, #116]	@ (80026b4 <updateWatchTime+0xc0>)
 800263e:	2200      	movs	r2, #0
 8002640:	611a      	str	r2, [r3, #16]
			watch.Time.hours++;
 8002642:	4b1c      	ldr	r3, [pc, #112]	@ (80026b4 <updateWatchTime+0xc0>)
 8002644:	68db      	ldr	r3, [r3, #12]
 8002646:	3301      	adds	r3, #1
 8002648:	4a1a      	ldr	r2, [pc, #104]	@ (80026b4 <updateWatchTime+0xc0>)
 800264a:	60d3      	str	r3, [r2, #12]
		}
		if(watch.Time.hours >= 24)
 800264c:	4b19      	ldr	r3, [pc, #100]	@ (80026b4 <updateWatchTime+0xc0>)
 800264e:	68db      	ldr	r3, [r3, #12]
 8002650:	2b17      	cmp	r3, #23
 8002652:	dd07      	ble.n	8002664 <updateWatchTime+0x70>
		{
			watch.Time.hours = 0;
 8002654:	4b17      	ldr	r3, [pc, #92]	@ (80026b4 <updateWatchTime+0xc0>)
 8002656:	2200      	movs	r2, #0
 8002658:	60da      	str	r2, [r3, #12]
			watch.Time.days++;
 800265a:	4b16      	ldr	r3, [pc, #88]	@ (80026b4 <updateWatchTime+0xc0>)
 800265c:	689b      	ldr	r3, [r3, #8]
 800265e:	3301      	adds	r3, #1
 8002660:	4a14      	ldr	r2, [pc, #80]	@ (80026b4 <updateWatchTime+0xc0>)
 8002662:	6093      	str	r3, [r2, #8]
		}
		if(watch.Time.days > getDaysInMonth(&watch))
 8002664:	4b13      	ldr	r3, [pc, #76]	@ (80026b4 <updateWatchTime+0xc0>)
 8002666:	689c      	ldr	r4, [r3, #8]
 8002668:	4812      	ldr	r0, [pc, #72]	@ (80026b4 <updateWatchTime+0xc0>)
 800266a:	f7ff ff7b 	bl	8002564 <getDaysInMonth>
 800266e:	4603      	mov	r3, r0
 8002670:	429c      	cmp	r4, r3
 8002672:	dd07      	ble.n	8002684 <updateWatchTime+0x90>
		{
			watch.Time.days = 1;
 8002674:	4b0f      	ldr	r3, [pc, #60]	@ (80026b4 <updateWatchTime+0xc0>)
 8002676:	2201      	movs	r2, #1
 8002678:	609a      	str	r2, [r3, #8]
			watch.Time.months++;
 800267a:	4b0e      	ldr	r3, [pc, #56]	@ (80026b4 <updateWatchTime+0xc0>)
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	3301      	adds	r3, #1
 8002680:	4a0c      	ldr	r2, [pc, #48]	@ (80026b4 <updateWatchTime+0xc0>)
 8002682:	6053      	str	r3, [r2, #4]
		}
		if(watch.Time.months > 12)
 8002684:	4b0b      	ldr	r3, [pc, #44]	@ (80026b4 <updateWatchTime+0xc0>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	2b0c      	cmp	r3, #12
 800268a:	dd07      	ble.n	800269c <updateWatchTime+0xa8>
		{
			watch.Time.months = 1;
 800268c:	4b09      	ldr	r3, [pc, #36]	@ (80026b4 <updateWatchTime+0xc0>)
 800268e:	2201      	movs	r2, #1
 8002690:	605a      	str	r2, [r3, #4]
			watch.Time.years++;
 8002692:	4b08      	ldr	r3, [pc, #32]	@ (80026b4 <updateWatchTime+0xc0>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	3301      	adds	r3, #1
 8002698:	4a06      	ldr	r2, [pc, #24]	@ (80026b4 <updateWatchTime+0xc0>)
 800269a:	6013      	str	r3, [r2, #0]
		}
		watch.isLeap = isLeapYear(watch.Time.years);
 800269c:	4b05      	ldr	r3, [pc, #20]	@ (80026b4 <updateWatchTime+0xc0>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	4618      	mov	r0, r3
 80026a4:	f7ff ff2e 	bl	8002504 <isLeapYear>
 80026a8:	4603      	mov	r3, r0
 80026aa:	461a      	mov	r2, r3
 80026ac:	4b01      	ldr	r3, [pc, #4]	@ (80026b4 <updateWatchTime+0xc0>)
 80026ae:	771a      	strb	r2, [r3, #28]
	}
}
 80026b0:	bf00      	nop
 80026b2:	bd98      	pop	{r3, r4, r7, pc}
 80026b4:	200001b0 	.word	0x200001b0

080026b8 <updateWatchDisplay>:

void updateWatchDisplay(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b088      	sub	sp, #32
 80026bc:	af04      	add	r7, sp, #16
	char* BuzState;
	const char* colon;

    // 7SEG
    _7SEG_SetNumber(DGT1, watch.Time.second / 10, OFF);
 80026be:	4b51      	ldr	r3, [pc, #324]	@ (8002804 <updateWatchDisplay+0x14c>)
 80026c0:	695b      	ldr	r3, [r3, #20]
 80026c2:	4a51      	ldr	r2, [pc, #324]	@ (8002808 <updateWatchDisplay+0x150>)
 80026c4:	fb82 1203 	smull	r1, r2, r2, r3
 80026c8:	1092      	asrs	r2, r2, #2
 80026ca:	17db      	asrs	r3, r3, #31
 80026cc:	1ad3      	subs	r3, r2, r3
 80026ce:	2200      	movs	r2, #0
 80026d0:	4619      	mov	r1, r3
 80026d2:	2000      	movs	r0, #0
 80026d4:	f7fe f82a 	bl	800072c <_7SEG_SetNumber>
    _7SEG_SetNumber(DGT2, watch.Time.second % 10, OFF);
 80026d8:	4b4a      	ldr	r3, [pc, #296]	@ (8002804 <updateWatchDisplay+0x14c>)
 80026da:	695a      	ldr	r2, [r3, #20]
 80026dc:	4b4a      	ldr	r3, [pc, #296]	@ (8002808 <updateWatchDisplay+0x150>)
 80026de:	fb83 1302 	smull	r1, r3, r3, r2
 80026e2:	1099      	asrs	r1, r3, #2
 80026e4:	17d3      	asrs	r3, r2, #31
 80026e6:	1ac9      	subs	r1, r1, r3
 80026e8:	460b      	mov	r3, r1
 80026ea:	009b      	lsls	r3, r3, #2
 80026ec:	440b      	add	r3, r1
 80026ee:	005b      	lsls	r3, r3, #1
 80026f0:	1ad1      	subs	r1, r2, r3
 80026f2:	2200      	movs	r2, #0
 80026f4:	2001      	movs	r0, #1
 80026f6:	f7fe f819 	bl	800072c <_7SEG_SetNumber>

    // CLCD
    if(watch.isLeap)
 80026fa:	4b42      	ldr	r3, [pc, #264]	@ (8002804 <updateWatchDisplay+0x14c>)
 80026fc:	7f1b      	ldrb	r3, [r3, #28]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d00c      	beq.n	800271c <updateWatchDisplay+0x64>
    {
    	sprintf(clcd.str1, "LEAP  %04d.%02d.%02d",
    			watch.Time.years,
 8002702:	4b40      	ldr	r3, [pc, #256]	@ (8002804 <updateWatchDisplay+0x14c>)
 8002704:	681a      	ldr	r2, [r3, #0]
				watch.Time.months,
 8002706:	4b3f      	ldr	r3, [pc, #252]	@ (8002804 <updateWatchDisplay+0x14c>)
 8002708:	6859      	ldr	r1, [r3, #4]
				watch.Time.days);
 800270a:	4b3e      	ldr	r3, [pc, #248]	@ (8002804 <updateWatchDisplay+0x14c>)
 800270c:	689b      	ldr	r3, [r3, #8]
    	sprintf(clcd.str1, "LEAP  %04d.%02d.%02d",
 800270e:	9300      	str	r3, [sp, #0]
 8002710:	460b      	mov	r3, r1
 8002712:	493e      	ldr	r1, [pc, #248]	@ (800280c <updateWatchDisplay+0x154>)
 8002714:	483e      	ldr	r0, [pc, #248]	@ (8002810 <updateWatchDisplay+0x158>)
 8002716:	f003 fc89 	bl	800602c <siprintf>
 800271a:	e00b      	b.n	8002734 <updateWatchDisplay+0x7c>
    }
    else
    {
    	sprintf(clcd.str1, "      %04d.%02d.%02d",
    	    	watch.Time.years,
 800271c:	4b39      	ldr	r3, [pc, #228]	@ (8002804 <updateWatchDisplay+0x14c>)
 800271e:	681a      	ldr	r2, [r3, #0]
    			watch.Time.months,
 8002720:	4b38      	ldr	r3, [pc, #224]	@ (8002804 <updateWatchDisplay+0x14c>)
 8002722:	6859      	ldr	r1, [r3, #4]
    			watch.Time.days);
 8002724:	4b37      	ldr	r3, [pc, #220]	@ (8002804 <updateWatchDisplay+0x14c>)
 8002726:	689b      	ldr	r3, [r3, #8]
    	sprintf(clcd.str1, "      %04d.%02d.%02d",
 8002728:	9300      	str	r3, [sp, #0]
 800272a:	460b      	mov	r3, r1
 800272c:	4939      	ldr	r1, [pc, #228]	@ (8002814 <updateWatchDisplay+0x15c>)
 800272e:	4838      	ldr	r0, [pc, #224]	@ (8002810 <updateWatchDisplay+0x158>)
 8002730:	f003 fc7c 	bl	800602c <siprintf>
    }

    if (watch.Time.millisecond >= 500)
 8002734:	4b33      	ldr	r3, [pc, #204]	@ (8002804 <updateWatchDisplay+0x14c>)
 8002736:	699b      	ldr	r3, [r3, #24]
 8002738:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800273c:	db02      	blt.n	8002744 <updateWatchDisplay+0x8c>
    {
       colon = " ";  //   
 800273e:	4b36      	ldr	r3, [pc, #216]	@ (8002818 <updateWatchDisplay+0x160>)
 8002740:	60bb      	str	r3, [r7, #8]
 8002742:	e001      	b.n	8002748 <updateWatchDisplay+0x90>
    }
    else
    {
        colon = ":";  //  
 8002744:	4b35      	ldr	r3, [pc, #212]	@ (800281c <updateWatchDisplay+0x164>)
 8002746:	60bb      	str	r3, [r7, #8]
    }


    if (BuzLock == 0)
 8002748:	4b35      	ldr	r3, [pc, #212]	@ (8002820 <updateWatchDisplay+0x168>)
 800274a:	781b      	ldrb	r3, [r3, #0]
 800274c:	f083 0301 	eor.w	r3, r3, #1
 8002750:	b2db      	uxtb	r3, r3
 8002752:	2b00      	cmp	r3, #0
 8002754:	d002      	beq.n	800275c <updateWatchDisplay+0xa4>
    {
        BuzState = "BZ ON ";
 8002756:	4b33      	ldr	r3, [pc, #204]	@ (8002824 <updateWatchDisplay+0x16c>)
 8002758:	60fb      	str	r3, [r7, #12]
 800275a:	e005      	b.n	8002768 <updateWatchDisplay+0xb0>
    }
    else if(BuzLock == 1)
 800275c:	4b30      	ldr	r3, [pc, #192]	@ (8002820 <updateWatchDisplay+0x168>)
 800275e:	781b      	ldrb	r3, [r3, #0]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d001      	beq.n	8002768 <updateWatchDisplay+0xb0>
    {
    	BuzState = "BZ OFF";
 8002764:	4b30      	ldr	r3, [pc, #192]	@ (8002828 <updateWatchDisplay+0x170>)
 8002766:	60fb      	str	r3, [r7, #12]
    }

    if(watch.WatchMode == MODE_12_HOUR)
 8002768:	4b26      	ldr	r3, [pc, #152]	@ (8002804 <updateWatchDisplay+0x14c>)
 800276a:	7f5b      	ldrb	r3, [r3, #29]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d128      	bne.n	80027c2 <updateWatchDisplay+0x10a>
    {
    	int displayHour = watch.Time.hours;
 8002770:	4b24      	ldr	r3, [pc, #144]	@ (8002804 <updateWatchDisplay+0x14c>)
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	607b      	str	r3, [r7, #4]
    	const char* period = "AM";
 8002776:	4b2d      	ldr	r3, [pc, #180]	@ (800282c <updateWatchDisplay+0x174>)
 8002778:	603b      	str	r3, [r7, #0]

    	if (displayHour == 0)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d104      	bne.n	800278a <updateWatchDisplay+0xd2>
    	{
    	    displayHour = 12; // 0 12 
 8002780:	230c      	movs	r3, #12
 8002782:	607b      	str	r3, [r7, #4]
    	    period = "AM"; // 
 8002784:	4b29      	ldr	r3, [pc, #164]	@ (800282c <updateWatchDisplay+0x174>)
 8002786:	603b      	str	r3, [r7, #0]
 8002788:	e00d      	b.n	80027a6 <updateWatchDisplay+0xee>
    	}
    	else if (displayHour < 12)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2b0b      	cmp	r3, #11
 800278e:	dc02      	bgt.n	8002796 <updateWatchDisplay+0xde>
    	{
    	    period = "AM"; // 
 8002790:	4b26      	ldr	r3, [pc, #152]	@ (800282c <updateWatchDisplay+0x174>)
 8002792:	603b      	str	r3, [r7, #0]
 8002794:	e007      	b.n	80027a6 <updateWatchDisplay+0xee>
    	}
    	else
    	{
    	    period = "PM"; // 
 8002796:	4b26      	ldr	r3, [pc, #152]	@ (8002830 <updateWatchDisplay+0x178>)
 8002798:	603b      	str	r3, [r7, #0]
    	    if (displayHour > 12)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2b0c      	cmp	r3, #12
 800279e:	dd02      	ble.n	80027a6 <updateWatchDisplay+0xee>
    	    {
    	        displayHour -= 12;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	3b0c      	subs	r3, #12
 80027a4:	607b      	str	r3, [r7, #4]
    	sprintf(clcd.str2,"%s  %s %02d%s%02d",
    			BuzState,
    			period,
				displayHour,
				colon,
    			watch.Time.minutes);
 80027a6:	4b17      	ldr	r3, [pc, #92]	@ (8002804 <updateWatchDisplay+0x14c>)
 80027a8:	691b      	ldr	r3, [r3, #16]
    	sprintf(clcd.str2,"%s  %s %02d%s%02d",
 80027aa:	9302      	str	r3, [sp, #8]
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	9301      	str	r3, [sp, #4]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	9300      	str	r3, [sp, #0]
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	68fa      	ldr	r2, [r7, #12]
 80027b8:	491e      	ldr	r1, [pc, #120]	@ (8002834 <updateWatchDisplay+0x17c>)
 80027ba:	481f      	ldr	r0, [pc, #124]	@ (8002838 <updateWatchDisplay+0x180>)
 80027bc:	f003 fc36 	bl	800602c <siprintf>
 80027c0:	e010      	b.n	80027e4 <updateWatchDisplay+0x12c>
    }
    else if(watch.WatchMode == MODE_24_HOUR)
 80027c2:	4b10      	ldr	r3, [pc, #64]	@ (8002804 <updateWatchDisplay+0x14c>)
 80027c4:	7f5b      	ldrb	r3, [r3, #29]
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d10c      	bne.n	80027e4 <updateWatchDisplay+0x12c>
    {
    	sprintf(clcd.str2,"%s     %02d%s%02d",
    			BuzState,
    			watch.Time.hours,
 80027ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002804 <updateWatchDisplay+0x14c>)
 80027cc:	68da      	ldr	r2, [r3, #12]
				colon,
				watch.Time.minutes
 80027ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002804 <updateWatchDisplay+0x14c>)
 80027d0:	691b      	ldr	r3, [r3, #16]
    	sprintf(clcd.str2,"%s     %02d%s%02d",
 80027d2:	9301      	str	r3, [sp, #4]
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	9300      	str	r3, [sp, #0]
 80027d8:	4613      	mov	r3, r2
 80027da:	68fa      	ldr	r2, [r7, #12]
 80027dc:	4917      	ldr	r1, [pc, #92]	@ (800283c <updateWatchDisplay+0x184>)
 80027de:	4816      	ldr	r0, [pc, #88]	@ (8002838 <updateWatchDisplay+0x180>)
 80027e0:	f003 fc24 	bl	800602c <siprintf>
    			);
    }

    CLCD_Puts(0, 0, clcd.str1);
 80027e4:	4a0a      	ldr	r2, [pc, #40]	@ (8002810 <updateWatchDisplay+0x158>)
 80027e6:	2100      	movs	r1, #0
 80027e8:	2000      	movs	r0, #0
 80027ea:	f7fe fd85 	bl	80012f8 <CLCD_Puts>
    CLCD_Puts(0, 1, clcd.str2);
 80027ee:	4a12      	ldr	r2, [pc, #72]	@ (8002838 <updateWatchDisplay+0x180>)
 80027f0:	2101      	movs	r1, #1
 80027f2:	2000      	movs	r0, #0
 80027f4:	f7fe fd80 	bl	80012f8 <CLCD_Puts>

    checkAndRingBuzzer();
 80027f8:	f7ff f892 	bl	8001920 <checkAndRingBuzzer>
}
 80027fc:	bf00      	nop
 80027fe:	3710      	adds	r7, #16
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	200001b0 	.word	0x200001b0
 8002808:	66666667 	.word	0x66666667
 800280c:	080069a4 	.word	0x080069a4
 8002810:	20000000 	.word	0x20000000
 8002814:	080069bc 	.word	0x080069bc
 8002818:	080069d4 	.word	0x080069d4
 800281c:	080069d8 	.word	0x080069d8
 8002820:	200000d1 	.word	0x200000d1
 8002824:	080069dc 	.word	0x080069dc
 8002828:	080069e4 	.word	0x080069e4
 800282c:	080069ec 	.word	0x080069ec
 8002830:	080069f0 	.word	0x080069f0
 8002834:	080069f4 	.word	0x080069f4
 8002838:	20000010 	.word	0x20000010
 800283c:	08006a08 	.word	0x08006a08

08002840 <ClockSettingMode>:
//////////////////////////////////////////
//setiing mode///
void ClockSettingMode(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af02      	add	r7, sp, #8
	    // 7SEG
	    _7SEG_SetNumber(DGT1, watch.Time.second / 10, OFF);
 8002846:	4b57      	ldr	r3, [pc, #348]	@ (80029a4 <ClockSettingMode+0x164>)
 8002848:	695b      	ldr	r3, [r3, #20]
 800284a:	4a57      	ldr	r2, [pc, #348]	@ (80029a8 <ClockSettingMode+0x168>)
 800284c:	fb82 1203 	smull	r1, r2, r2, r3
 8002850:	1092      	asrs	r2, r2, #2
 8002852:	17db      	asrs	r3, r3, #31
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	2200      	movs	r2, #0
 8002858:	4619      	mov	r1, r3
 800285a:	2000      	movs	r0, #0
 800285c:	f7fd ff66 	bl	800072c <_7SEG_SetNumber>
	    _7SEG_SetNumber(DGT2, watch.Time.second % 10, OFF);
 8002860:	4b50      	ldr	r3, [pc, #320]	@ (80029a4 <ClockSettingMode+0x164>)
 8002862:	695a      	ldr	r2, [r3, #20]
 8002864:	4b50      	ldr	r3, [pc, #320]	@ (80029a8 <ClockSettingMode+0x168>)
 8002866:	fb83 1302 	smull	r1, r3, r3, r2
 800286a:	1099      	asrs	r1, r3, #2
 800286c:	17d3      	asrs	r3, r2, #31
 800286e:	1ac9      	subs	r1, r1, r3
 8002870:	460b      	mov	r3, r1
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	440b      	add	r3, r1
 8002876:	005b      	lsls	r3, r3, #1
 8002878:	1ad1      	subs	r1, r2, r3
 800287a:	2200      	movs	r2, #0
 800287c:	2001      	movs	r0, #1
 800287e:	f7fd ff55 	bl	800072c <_7SEG_SetNumber>

	    // CLCD
	    sprintf(watchConfig.watchStrings.second, "%02d", watch.Time.second);
 8002882:	4b48      	ldr	r3, [pc, #288]	@ (80029a4 <ClockSettingMode+0x164>)
 8002884:	695b      	ldr	r3, [r3, #20]
 8002886:	461a      	mov	r2, r3
 8002888:	4948      	ldr	r1, [pc, #288]	@ (80029ac <ClockSettingMode+0x16c>)
 800288a:	4849      	ldr	r0, [pc, #292]	@ (80029b0 <ClockSettingMode+0x170>)
 800288c:	f003 fbce 	bl	800602c <siprintf>
	    sprintf(watchConfig.watchStrings.minute, "%02d", watch.Time.minutes);
 8002890:	4b44      	ldr	r3, [pc, #272]	@ (80029a4 <ClockSettingMode+0x164>)
 8002892:	691b      	ldr	r3, [r3, #16]
 8002894:	461a      	mov	r2, r3
 8002896:	4945      	ldr	r1, [pc, #276]	@ (80029ac <ClockSettingMode+0x16c>)
 8002898:	4846      	ldr	r0, [pc, #280]	@ (80029b4 <ClockSettingMode+0x174>)
 800289a:	f003 fbc7 	bl	800602c <siprintf>
	    sprintf(watchConfig.watchStrings.hour, "%02d", watch.Time.hours);
 800289e:	4b41      	ldr	r3, [pc, #260]	@ (80029a4 <ClockSettingMode+0x164>)
 80028a0:	68db      	ldr	r3, [r3, #12]
 80028a2:	461a      	mov	r2, r3
 80028a4:	4941      	ldr	r1, [pc, #260]	@ (80029ac <ClockSettingMode+0x16c>)
 80028a6:	4844      	ldr	r0, [pc, #272]	@ (80029b8 <ClockSettingMode+0x178>)
 80028a8:	f003 fbc0 	bl	800602c <siprintf>
	    sprintf(watchConfig.watchStrings.day, "%02d", watch.Time.days);
 80028ac:	4b3d      	ldr	r3, [pc, #244]	@ (80029a4 <ClockSettingMode+0x164>)
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	461a      	mov	r2, r3
 80028b2:	493e      	ldr	r1, [pc, #248]	@ (80029ac <ClockSettingMode+0x16c>)
 80028b4:	4841      	ldr	r0, [pc, #260]	@ (80029bc <ClockSettingMode+0x17c>)
 80028b6:	f003 fbb9 	bl	800602c <siprintf>
	    sprintf(watchConfig.watchStrings.month, "%02d", watch.Time.months);
 80028ba:	4b3a      	ldr	r3, [pc, #232]	@ (80029a4 <ClockSettingMode+0x164>)
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	461a      	mov	r2, r3
 80028c0:	493a      	ldr	r1, [pc, #232]	@ (80029ac <ClockSettingMode+0x16c>)
 80028c2:	483f      	ldr	r0, [pc, #252]	@ (80029c0 <ClockSettingMode+0x180>)
 80028c4:	f003 fbb2 	bl	800602c <siprintf>
	    sprintf(watchConfig.watchStrings.year, "%04d", watch.Time.years);
 80028c8:	4b36      	ldr	r3, [pc, #216]	@ (80029a4 <ClockSettingMode+0x164>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	461a      	mov	r2, r3
 80028ce:	493d      	ldr	r1, [pc, #244]	@ (80029c4 <ClockSettingMode+0x184>)
 80028d0:	483d      	ldr	r0, [pc, #244]	@ (80029c8 <ClockSettingMode+0x188>)
 80028d2:	f003 fbab 	bl	800602c <siprintf>


	    switch(watchConfig.WatchTime)
 80028d6:	4b3d      	ldr	r3, [pc, #244]	@ (80029cc <ClockSettingMode+0x18c>)
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	2b05      	cmp	r3, #5
 80028dc:	d844      	bhi.n	8002968 <ClockSettingMode+0x128>
 80028de:	a201      	add	r2, pc, #4	@ (adr r2, 80028e4 <ClockSettingMode+0xa4>)
 80028e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028e4:	080028fd 	.word	0x080028fd
 80028e8:	0800290f 	.word	0x0800290f
 80028ec:	08002921 	.word	0x08002921
 80028f0:	08002933 	.word	0x08002933
 80028f4:	08002945 	.word	0x08002945
 80028f8:	08002957 	.word	0x08002957
	    {
	    case SET_SECOND:
	    	UpdateWatchString(watchConfig.watchStrings.second, watch.Time.second, watch.Time.millisecond);
 80028fc:	4b29      	ldr	r3, [pc, #164]	@ (80029a4 <ClockSettingMode+0x164>)
 80028fe:	695b      	ldr	r3, [r3, #20]
 8002900:	4a28      	ldr	r2, [pc, #160]	@ (80029a4 <ClockSettingMode+0x164>)
 8002902:	6992      	ldr	r2, [r2, #24]
 8002904:	4619      	mov	r1, r3
 8002906:	482a      	ldr	r0, [pc, #168]	@ (80029b0 <ClockSettingMode+0x170>)
 8002908:	f000 f86a 	bl	80029e0 <UpdateWatchString>
	    	break;
 800290c:	e02c      	b.n	8002968 <ClockSettingMode+0x128>

	    case SET_MINUTE:
	    	UpdateWatchString(watchConfig.watchStrings.minute, watch.Time.minutes, watch.Time.millisecond);
 800290e:	4b25      	ldr	r3, [pc, #148]	@ (80029a4 <ClockSettingMode+0x164>)
 8002910:	691b      	ldr	r3, [r3, #16]
 8002912:	4a24      	ldr	r2, [pc, #144]	@ (80029a4 <ClockSettingMode+0x164>)
 8002914:	6992      	ldr	r2, [r2, #24]
 8002916:	4619      	mov	r1, r3
 8002918:	4826      	ldr	r0, [pc, #152]	@ (80029b4 <ClockSettingMode+0x174>)
 800291a:	f000 f861 	bl	80029e0 <UpdateWatchString>
	    	break;
 800291e:	e023      	b.n	8002968 <ClockSettingMode+0x128>

	    case SET_HOUR:
	    	UpdateWatchString(watchConfig.watchStrings.hour, watch.Time.hours, watch.Time.millisecond);
 8002920:	4b20      	ldr	r3, [pc, #128]	@ (80029a4 <ClockSettingMode+0x164>)
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	4a1f      	ldr	r2, [pc, #124]	@ (80029a4 <ClockSettingMode+0x164>)
 8002926:	6992      	ldr	r2, [r2, #24]
 8002928:	4619      	mov	r1, r3
 800292a:	4823      	ldr	r0, [pc, #140]	@ (80029b8 <ClockSettingMode+0x178>)
 800292c:	f000 f858 	bl	80029e0 <UpdateWatchString>
	    	break;
 8002930:	e01a      	b.n	8002968 <ClockSettingMode+0x128>

	    case SET_DAY:
	    	UpdateWatchString(watchConfig.watchStrings.day, watch.Time.days, watch.Time.millisecond);
 8002932:	4b1c      	ldr	r3, [pc, #112]	@ (80029a4 <ClockSettingMode+0x164>)
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	4a1b      	ldr	r2, [pc, #108]	@ (80029a4 <ClockSettingMode+0x164>)
 8002938:	6992      	ldr	r2, [r2, #24]
 800293a:	4619      	mov	r1, r3
 800293c:	481f      	ldr	r0, [pc, #124]	@ (80029bc <ClockSettingMode+0x17c>)
 800293e:	f000 f84f 	bl	80029e0 <UpdateWatchString>
	    	break;
 8002942:	e011      	b.n	8002968 <ClockSettingMode+0x128>

	    case SET_MONTH:
	    	UpdateWatchString(watchConfig.watchStrings.month, watch.Time.months, watch.Time.millisecond);
 8002944:	4b17      	ldr	r3, [pc, #92]	@ (80029a4 <ClockSettingMode+0x164>)
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	4a16      	ldr	r2, [pc, #88]	@ (80029a4 <ClockSettingMode+0x164>)
 800294a:	6992      	ldr	r2, [r2, #24]
 800294c:	4619      	mov	r1, r3
 800294e:	481c      	ldr	r0, [pc, #112]	@ (80029c0 <ClockSettingMode+0x180>)
 8002950:	f000 f846 	bl	80029e0 <UpdateWatchString>
	    	break;
 8002954:	e008      	b.n	8002968 <ClockSettingMode+0x128>

	    case SET_YEAR:
	    	UpdateWatchString(watchConfig.watchStrings.year, watch.Time.years, watch.Time.millisecond);
 8002956:	4b13      	ldr	r3, [pc, #76]	@ (80029a4 <ClockSettingMode+0x164>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a12      	ldr	r2, [pc, #72]	@ (80029a4 <ClockSettingMode+0x164>)
 800295c:	6992      	ldr	r2, [r2, #24]
 800295e:	4619      	mov	r1, r3
 8002960:	4819      	ldr	r0, [pc, #100]	@ (80029c8 <ClockSettingMode+0x188>)
 8002962:	f000 f83d 	bl	80029e0 <UpdateWatchString>
	    	break;
 8002966:	bf00      	nop
	    }

	    	sprintf(clcd.str1,"CLOCK %s.%s.%s",
 8002968:	4b14      	ldr	r3, [pc, #80]	@ (80029bc <ClockSettingMode+0x17c>)
 800296a:	9300      	str	r3, [sp, #0]
 800296c:	4b14      	ldr	r3, [pc, #80]	@ (80029c0 <ClockSettingMode+0x180>)
 800296e:	4a16      	ldr	r2, [pc, #88]	@ (80029c8 <ClockSettingMode+0x188>)
 8002970:	4917      	ldr	r1, [pc, #92]	@ (80029d0 <ClockSettingMode+0x190>)
 8002972:	4818      	ldr	r0, [pc, #96]	@ (80029d4 <ClockSettingMode+0x194>)
 8002974:	f003 fb5a 	bl	800602c <siprintf>
	    			watchConfig.watchStrings.year,
					watchConfig.watchStrings.month,
					watchConfig.watchStrings.day);


	    	sprintf(clcd.str2,"SET     %s:%s:%s",
 8002978:	4b0d      	ldr	r3, [pc, #52]	@ (80029b0 <ClockSettingMode+0x170>)
 800297a:	9300      	str	r3, [sp, #0]
 800297c:	4b0d      	ldr	r3, [pc, #52]	@ (80029b4 <ClockSettingMode+0x174>)
 800297e:	4a0e      	ldr	r2, [pc, #56]	@ (80029b8 <ClockSettingMode+0x178>)
 8002980:	4915      	ldr	r1, [pc, #84]	@ (80029d8 <ClockSettingMode+0x198>)
 8002982:	4816      	ldr	r0, [pc, #88]	@ (80029dc <ClockSettingMode+0x19c>)
 8002984:	f003 fb52 	bl	800602c <siprintf>
					watchConfig.watchStrings.minute,
					watchConfig.watchStrings.second);



	    CLCD_Puts(0, 0, clcd.str1);
 8002988:	4a12      	ldr	r2, [pc, #72]	@ (80029d4 <ClockSettingMode+0x194>)
 800298a:	2100      	movs	r1, #0
 800298c:	2000      	movs	r0, #0
 800298e:	f7fe fcb3 	bl	80012f8 <CLCD_Puts>
	    CLCD_Puts(0, 1, clcd.str2);
 8002992:	4a12      	ldr	r2, [pc, #72]	@ (80029dc <ClockSettingMode+0x19c>)
 8002994:	2101      	movs	r1, #1
 8002996:	2000      	movs	r0, #0
 8002998:	f7fe fcae 	bl	80012f8 <CLCD_Puts>
}
 800299c:	bf00      	nop
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	200001b0 	.word	0x200001b0
 80029a8:	66666667 	.word	0x66666667
 80029ac:	08006a1c 	.word	0x08006a1c
 80029b0:	200001d1 	.word	0x200001d1
 80029b4:	200001d4 	.word	0x200001d4
 80029b8:	200001d7 	.word	0x200001d7
 80029bc:	200001da 	.word	0x200001da
 80029c0:	200001dd 	.word	0x200001dd
 80029c4:	08006a24 	.word	0x08006a24
 80029c8:	200001e0 	.word	0x200001e0
 80029cc:	200001d0 	.word	0x200001d0
 80029d0:	08006a2c 	.word	0x08006a2c
 80029d4:	20000000 	.word	0x20000000
 80029d8:	08006a3c 	.word	0x08006a3c
 80029dc:	20000010 	.word	0x20000010

080029e0 <UpdateWatchString>:

void UpdateWatchString(char* timeString, int timeValue, int milliseconds)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b084      	sub	sp, #16
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	607a      	str	r2, [r7, #4]
//    {
//        sprintf(timeString, "%02d", timeValue);
//    }
//    else
//    {
        if (milliseconds >= 500)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80029f2:	db04      	blt.n	80029fe <UpdateWatchString+0x1e>
        {
            sprintf(timeString, "  ");
 80029f4:	4906      	ldr	r1, [pc, #24]	@ (8002a10 <UpdateWatchString+0x30>)
 80029f6:	68f8      	ldr	r0, [r7, #12]
 80029f8:	f003 fb18 	bl	800602c <siprintf>
        else
        {
            sprintf(timeString, "%02d", timeValue);
        }
    //}
}
 80029fc:	e004      	b.n	8002a08 <UpdateWatchString+0x28>
            sprintf(timeString, "%02d", timeValue);
 80029fe:	68ba      	ldr	r2, [r7, #8]
 8002a00:	4904      	ldr	r1, [pc, #16]	@ (8002a14 <UpdateWatchString+0x34>)
 8002a02:	68f8      	ldr	r0, [r7, #12]
 8002a04:	f003 fb12 	bl	800602c <siprintf>
}
 8002a08:	bf00      	nop
 8002a0a:	3710      	adds	r7, #16
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	08006a50 	.word	0x08006a50
 8002a14:	08006a1c 	.word	0x08006a1c

08002a18 <IncreaseTimeOnce>:


void IncreaseTimeOnce(void)
{
 8002a18:	b590      	push	{r4, r7, lr}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
		switch (watchConfig.WatchTime)
 8002a1e:	4b62      	ldr	r3, [pc, #392]	@ (8002ba8 <IncreaseTimeOnce+0x190>)
 8002a20:	781b      	ldrb	r3, [r3, #0]
 8002a22:	2b05      	cmp	r3, #5
 8002a24:	d87b      	bhi.n	8002b1e <IncreaseTimeOnce+0x106>
 8002a26:	a201      	add	r2, pc, #4	@ (adr r2, 8002a2c <IncreaseTimeOnce+0x14>)
 8002a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a2c:	08002a45 	.word	0x08002a45
 8002a30:	08002a65 	.word	0x08002a65
 8002a34:	08002a85 	.word	0x08002a85
 8002a38:	08002aa5 	.word	0x08002aa5
 8002a3c:	08002acd 	.word	0x08002acd
 8002a40:	08002aed 	.word	0x08002aed
		{
		case SET_SECOND:
			if (++watch.Time.second == 59)
 8002a44:	4b59      	ldr	r3, [pc, #356]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002a46:	695b      	ldr	r3, [r3, #20]
 8002a48:	3301      	adds	r3, #1
 8002a4a:	4a58      	ldr	r2, [pc, #352]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002a4c:	6153      	str	r3, [r2, #20]
 8002a4e:	2b3b      	cmp	r3, #59	@ 0x3b
 8002a50:	d15a      	bne.n	8002b08 <IncreaseTimeOnce+0xf0>
			{
				watch.Time.second = 0;
 8002a52:	4b56      	ldr	r3, [pc, #344]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	615a      	str	r2, [r3, #20]
				watch.Time.minutes++;
 8002a58:	4b54      	ldr	r3, [pc, #336]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002a5a:	691b      	ldr	r3, [r3, #16]
 8002a5c:	3301      	adds	r3, #1
 8002a5e:	4a53      	ldr	r2, [pc, #332]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002a60:	6113      	str	r3, [r2, #16]
			}
			break;
 8002a62:	e051      	b.n	8002b08 <IncreaseTimeOnce+0xf0>

		case SET_MINUTE:
			if (++watch.Time.minutes == 59)
 8002a64:	4b51      	ldr	r3, [pc, #324]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002a66:	691b      	ldr	r3, [r3, #16]
 8002a68:	3301      	adds	r3, #1
 8002a6a:	4a50      	ldr	r2, [pc, #320]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002a6c:	6113      	str	r3, [r2, #16]
 8002a6e:	2b3b      	cmp	r3, #59	@ 0x3b
 8002a70:	d14c      	bne.n	8002b0c <IncreaseTimeOnce+0xf4>
			{
				watch.Time.minutes = 0;
 8002a72:	4b4e      	ldr	r3, [pc, #312]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	611a      	str	r2, [r3, #16]
				watch.Time.hours++;
 8002a78:	4b4c      	ldr	r3, [pc, #304]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	3301      	adds	r3, #1
 8002a7e:	4a4b      	ldr	r2, [pc, #300]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002a80:	60d3      	str	r3, [r2, #12]
			}
			break;
 8002a82:	e043      	b.n	8002b0c <IncreaseTimeOnce+0xf4>

		case SET_HOUR:
			if (++watch.Time.hours == 23)
 8002a84:	4b49      	ldr	r3, [pc, #292]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	3301      	adds	r3, #1
 8002a8a:	4a48      	ldr	r2, [pc, #288]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002a8c:	60d3      	str	r3, [r2, #12]
 8002a8e:	2b17      	cmp	r3, #23
 8002a90:	d13e      	bne.n	8002b10 <IncreaseTimeOnce+0xf8>
			{
				watch.Time.hours = 0;
 8002a92:	4b46      	ldr	r3, [pc, #280]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	60da      	str	r2, [r3, #12]
				watch.Time.days++;
 8002a98:	4b44      	ldr	r3, [pc, #272]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	3301      	adds	r3, #1
 8002a9e:	4a43      	ldr	r2, [pc, #268]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002aa0:	6093      	str	r3, [r2, #8]
			}
			break;
 8002aa2:	e035      	b.n	8002b10 <IncreaseTimeOnce+0xf8>

		case SET_DAY:
			if (++watch.Time.days == getDaysInMonth(&watch))
 8002aa4:	4b41      	ldr	r3, [pc, #260]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	1c5c      	adds	r4, r3, #1
 8002aaa:	4b40      	ldr	r3, [pc, #256]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002aac:	609c      	str	r4, [r3, #8]
 8002aae:	483f      	ldr	r0, [pc, #252]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002ab0:	f7ff fd58 	bl	8002564 <getDaysInMonth>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	429c      	cmp	r4, r3
 8002ab8:	d12c      	bne.n	8002b14 <IncreaseTimeOnce+0xfc>
			{
				watch.Time.days = 1;
 8002aba:	4b3c      	ldr	r3, [pc, #240]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002abc:	2201      	movs	r2, #1
 8002abe:	609a      	str	r2, [r3, #8]
				watch.Time.months++;
 8002ac0:	4b3a      	ldr	r3, [pc, #232]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	3301      	adds	r3, #1
 8002ac6:	4a39      	ldr	r2, [pc, #228]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002ac8:	6053      	str	r3, [r2, #4]
			}
			break;
 8002aca:	e023      	b.n	8002b14 <IncreaseTimeOnce+0xfc>

		case SET_MONTH:
			if (++watch.Time.months == 12)
 8002acc:	4b37      	ldr	r3, [pc, #220]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	3301      	adds	r3, #1
 8002ad2:	4a36      	ldr	r2, [pc, #216]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002ad4:	6053      	str	r3, [r2, #4]
 8002ad6:	2b0c      	cmp	r3, #12
 8002ad8:	d11e      	bne.n	8002b18 <IncreaseTimeOnce+0x100>
			{
				watch.Time.months = 1;
 8002ada:	4b34      	ldr	r3, [pc, #208]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002adc:	2201      	movs	r2, #1
 8002ade:	605a      	str	r2, [r3, #4]
				watch.Time.years++;
 8002ae0:	4b32      	ldr	r3, [pc, #200]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	3301      	adds	r3, #1
 8002ae6:	4a31      	ldr	r2, [pc, #196]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002ae8:	6013      	str	r3, [r2, #0]
			}
			break;
 8002aea:	e015      	b.n	8002b18 <IncreaseTimeOnce+0x100>

		case SET_YEAR:
			if (++watch.Time.years == 3000)
 8002aec:	4b2f      	ldr	r3, [pc, #188]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	3301      	adds	r3, #1
 8002af2:	4a2e      	ldr	r2, [pc, #184]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002af4:	6013      	str	r3, [r2, #0]
 8002af6:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d10e      	bne.n	8002b1c <IncreaseTimeOnce+0x104>
			{
				watch.Time.years = 1900;
 8002afe:	4b2b      	ldr	r3, [pc, #172]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002b00:	f240 726c 	movw	r2, #1900	@ 0x76c
 8002b04:	601a      	str	r2, [r3, #0]
			}
			break;
 8002b06:	e009      	b.n	8002b1c <IncreaseTimeOnce+0x104>
			break;
 8002b08:	bf00      	nop
 8002b0a:	e008      	b.n	8002b1e <IncreaseTimeOnce+0x106>
			break;
 8002b0c:	bf00      	nop
 8002b0e:	e006      	b.n	8002b1e <IncreaseTimeOnce+0x106>
			break;
 8002b10:	bf00      	nop
 8002b12:	e004      	b.n	8002b1e <IncreaseTimeOnce+0x106>
			break;
 8002b14:	bf00      	nop
 8002b16:	e002      	b.n	8002b1e <IncreaseTimeOnce+0x106>
			break;
 8002b18:	bf00      	nop
 8002b1a:	e000      	b.n	8002b1e <IncreaseTimeOnce+0x106>
			break;
 8002b1c:	bf00      	nop
		}

		//   
		int maxDays = getDaysInMonth(&watch);
 8002b1e:	4823      	ldr	r0, [pc, #140]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002b20:	f7ff fd20 	bl	8002564 <getDaysInMonth>
 8002b24:	6078      	str	r0, [r7, #4]

		if (watch.Time.days > maxDays)
 8002b26:	4b21      	ldr	r3, [pc, #132]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	687a      	ldr	r2, [r7, #4]
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	da02      	bge.n	8002b36 <IncreaseTimeOnce+0x11e>
		{
			watch.Time.days = maxDays;
 8002b30:	4a1e      	ldr	r2, [pc, #120]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6093      	str	r3, [r2, #8]
		}

		//   
		if (watch.Time.minutes >= 60)
 8002b36:	4b1d      	ldr	r3, [pc, #116]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002b38:	691b      	ldr	r3, [r3, #16]
 8002b3a:	2b3b      	cmp	r3, #59	@ 0x3b
 8002b3c:	dd07      	ble.n	8002b4e <IncreaseTimeOnce+0x136>
		{
			watch.Time.minutes = 0;
 8002b3e:	4b1b      	ldr	r3, [pc, #108]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002b40:	2200      	movs	r2, #0
 8002b42:	611a      	str	r2, [r3, #16]
			watch.Time.hours++;
 8002b44:	4b19      	ldr	r3, [pc, #100]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	3301      	adds	r3, #1
 8002b4a:	4a18      	ldr	r2, [pc, #96]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002b4c:	60d3      	str	r3, [r2, #12]
		}
		if (watch.Time.hours >= 24)
 8002b4e:	4b17      	ldr	r3, [pc, #92]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002b50:	68db      	ldr	r3, [r3, #12]
 8002b52:	2b17      	cmp	r3, #23
 8002b54:	dd07      	ble.n	8002b66 <IncreaseTimeOnce+0x14e>
		{
			watch.Time.hours = 0;
 8002b56:	4b15      	ldr	r3, [pc, #84]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	60da      	str	r2, [r3, #12]
			watch.Time.days++;
 8002b5c:	4b13      	ldr	r3, [pc, #76]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	3301      	adds	r3, #1
 8002b62:	4a12      	ldr	r2, [pc, #72]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002b64:	6093      	str	r3, [r2, #8]
		}
		if (watch.Time.days > getDaysInMonth(&watch))
 8002b66:	4b11      	ldr	r3, [pc, #68]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002b68:	689c      	ldr	r4, [r3, #8]
 8002b6a:	4810      	ldr	r0, [pc, #64]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002b6c:	f7ff fcfa 	bl	8002564 <getDaysInMonth>
 8002b70:	4603      	mov	r3, r0
 8002b72:	429c      	cmp	r4, r3
 8002b74:	dd07      	ble.n	8002b86 <IncreaseTimeOnce+0x16e>
		{
			watch.Time.days = 1;
 8002b76:	4b0d      	ldr	r3, [pc, #52]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002b78:	2201      	movs	r2, #1
 8002b7a:	609a      	str	r2, [r3, #8]
			watch.Time.months++;
 8002b7c:	4b0b      	ldr	r3, [pc, #44]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	3301      	adds	r3, #1
 8002b82:	4a0a      	ldr	r2, [pc, #40]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002b84:	6053      	str	r3, [r2, #4]
		}
		if (watch.Time.months > 12)
 8002b86:	4b09      	ldr	r3, [pc, #36]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	2b0c      	cmp	r3, #12
 8002b8c:	dd07      	ble.n	8002b9e <IncreaseTimeOnce+0x186>
		{
			watch.Time.months = 1;
 8002b8e:	4b07      	ldr	r3, [pc, #28]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002b90:	2201      	movs	r2, #1
 8002b92:	605a      	str	r2, [r3, #4]
			watch.Time.years++;
 8002b94:	4b05      	ldr	r3, [pc, #20]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	3301      	adds	r3, #1
 8002b9a:	4a04      	ldr	r2, [pc, #16]	@ (8002bac <IncreaseTimeOnce+0x194>)
 8002b9c:	6013      	str	r3, [r2, #0]
		}
}
 8002b9e:	bf00      	nop
 8002ba0:	370c      	adds	r7, #12
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd90      	pop	{r4, r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	200001d0 	.word	0x200001d0
 8002bac:	200001b0 	.word	0x200001b0

08002bb0 <IncreaseTime>:
void IncreaseTime(void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	af00      	add	r7, sp, #0
	if (Btn3.state == Pressing && watchConfig.SubMode == WATCH_CLOCK_SETTING)
 8002bb4:	4b1c      	ldr	r3, [pc, #112]	@ (8002c28 <IncreaseTime+0x78>)
 8002bb6:	799b      	ldrb	r3, [r3, #6]
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d12f      	bne.n	8002c1c <IncreaseTime+0x6c>
 8002bbc:	4b1b      	ldr	r3, [pc, #108]	@ (8002c2c <IncreaseTime+0x7c>)
 8002bbe:	7d5b      	ldrb	r3, [r3, #21]
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d12b      	bne.n	8002c1c <IncreaseTime+0x6c>
	{
		switch (Btn3.holdTime)
 8002bc4:	4b18      	ldr	r3, [pc, #96]	@ (8002c28 <IncreaseTime+0x78>)
 8002bc6:	7a1b      	ldrb	r3, [r3, #8]
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d002      	beq.n	8002bd2 <IncreaseTime+0x22>
 8002bcc:	2b03      	cmp	r3, #3
 8002bce:	d011      	beq.n	8002bf4 <IncreaseTime+0x44>
				watchConfig.flags.increaseFlag20ms = 1;
			}
			break;
		}
	}
}
 8002bd0:	e024      	b.n	8002c1c <IncreaseTime+0x6c>
			Btn3.SettingModeCount++;
 8002bd2:	4b15      	ldr	r3, [pc, #84]	@ (8002c28 <IncreaseTime+0x78>)
 8002bd4:	791b      	ldrb	r3, [r3, #4]
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	b2da      	uxtb	r2, r3
 8002bda:	4b13      	ldr	r3, [pc, #76]	@ (8002c28 <IncreaseTime+0x78>)
 8002bdc:	711a      	strb	r2, [r3, #4]
			if (Btn3.SettingModeCount > 150)
 8002bde:	4b12      	ldr	r3, [pc, #72]	@ (8002c28 <IncreaseTime+0x78>)
 8002be0:	791b      	ldrb	r3, [r3, #4]
 8002be2:	2b96      	cmp	r3, #150	@ 0x96
 8002be4:	d917      	bls.n	8002c16 <IncreaseTime+0x66>
				Btn3.SettingModeCount = 0;
 8002be6:	4b10      	ldr	r3, [pc, #64]	@ (8002c28 <IncreaseTime+0x78>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	711a      	strb	r2, [r3, #4]
				watchConfig.flags.increaseFlag150ms = 1;
 8002bec:	4b0f      	ldr	r3, [pc, #60]	@ (8002c2c <IncreaseTime+0x7c>)
 8002bee:	2201      	movs	r2, #1
 8002bf0:	765a      	strb	r2, [r3, #25]
			break;
 8002bf2:	e010      	b.n	8002c16 <IncreaseTime+0x66>
			Btn3.SettingModeCount++;
 8002bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8002c28 <IncreaseTime+0x78>)
 8002bf6:	791b      	ldrb	r3, [r3, #4]
 8002bf8:	3301      	adds	r3, #1
 8002bfa:	b2da      	uxtb	r2, r3
 8002bfc:	4b0a      	ldr	r3, [pc, #40]	@ (8002c28 <IncreaseTime+0x78>)
 8002bfe:	711a      	strb	r2, [r3, #4]
			if (Btn3.SettingModeCount > 20)
 8002c00:	4b09      	ldr	r3, [pc, #36]	@ (8002c28 <IncreaseTime+0x78>)
 8002c02:	791b      	ldrb	r3, [r3, #4]
 8002c04:	2b14      	cmp	r3, #20
 8002c06:	d908      	bls.n	8002c1a <IncreaseTime+0x6a>
				Btn3.SettingModeCount = 0;
 8002c08:	4b07      	ldr	r3, [pc, #28]	@ (8002c28 <IncreaseTime+0x78>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	711a      	strb	r2, [r3, #4]
				watchConfig.flags.increaseFlag20ms = 1;
 8002c0e:	4b07      	ldr	r3, [pc, #28]	@ (8002c2c <IncreaseTime+0x7c>)
 8002c10:	2201      	movs	r2, #1
 8002c12:	76da      	strb	r2, [r3, #27]
			break;
 8002c14:	e001      	b.n	8002c1a <IncreaseTime+0x6a>
			break;
 8002c16:	bf00      	nop
 8002c18:	e000      	b.n	8002c1c <IncreaseTime+0x6c>
			break;
 8002c1a:	bf00      	nop
}
 8002c1c:	bf00      	nop
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr
 8002c26:	bf00      	nop
 8002c28:	200000b0 	.word	0x200000b0
 8002c2c:	200001d0 	.word	0x200001d0

08002c30 <DecreaseTimeOnce>:
void DecreaseTimeOnce(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
	switch (watchConfig.WatchTime)
 8002c36:	4b64      	ldr	r3, [pc, #400]	@ (8002dc8 <DecreaseTimeOnce+0x198>)
 8002c38:	781b      	ldrb	r3, [r3, #0]
 8002c3a:	2b05      	cmp	r3, #5
 8002c3c:	d877      	bhi.n	8002d2e <DecreaseTimeOnce+0xfe>
 8002c3e:	a201      	add	r2, pc, #4	@ (adr r2, 8002c44 <DecreaseTimeOnce+0x14>)
 8002c40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c44:	08002c5d 	.word	0x08002c5d
 8002c48:	08002c7d 	.word	0x08002c7d
 8002c4c:	08002c9d 	.word	0x08002c9d
 8002c50:	08002cbd 	.word	0x08002cbd
 8002c54:	08002cdd 	.word	0x08002cdd
 8002c58:	08002cfd 	.word	0x08002cfd
	{
	case SET_SECOND:
		if (--watch.Time.second < 0)
 8002c5c:	4b5b      	ldr	r3, [pc, #364]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002c5e:	695b      	ldr	r3, [r3, #20]
 8002c60:	3b01      	subs	r3, #1
 8002c62:	4a5a      	ldr	r2, [pc, #360]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002c64:	6153      	str	r3, [r2, #20]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	da56      	bge.n	8002d18 <DecreaseTimeOnce+0xe8>
		{
			watch.Time.second = 59;
 8002c6a:	4b58      	ldr	r3, [pc, #352]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002c6c:	223b      	movs	r2, #59	@ 0x3b
 8002c6e:	615a      	str	r2, [r3, #20]
			watch.Time.minutes--;
 8002c70:	4b56      	ldr	r3, [pc, #344]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002c72:	691b      	ldr	r3, [r3, #16]
 8002c74:	3b01      	subs	r3, #1
 8002c76:	4a55      	ldr	r2, [pc, #340]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002c78:	6113      	str	r3, [r2, #16]
		}

		break;
 8002c7a:	e04d      	b.n	8002d18 <DecreaseTimeOnce+0xe8>

	case SET_MINUTE:
		if (--watch.Time.minutes < 0)
 8002c7c:	4b53      	ldr	r3, [pc, #332]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002c7e:	691b      	ldr	r3, [r3, #16]
 8002c80:	3b01      	subs	r3, #1
 8002c82:	4a52      	ldr	r2, [pc, #328]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002c84:	6113      	str	r3, [r2, #16]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	da48      	bge.n	8002d1c <DecreaseTimeOnce+0xec>
		{
			watch.Time.minutes = 59;
 8002c8a:	4b50      	ldr	r3, [pc, #320]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002c8c:	223b      	movs	r2, #59	@ 0x3b
 8002c8e:	611a      	str	r2, [r3, #16]
			watch.Time.hours--;
 8002c90:	4b4e      	ldr	r3, [pc, #312]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	3b01      	subs	r3, #1
 8002c96:	4a4d      	ldr	r2, [pc, #308]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002c98:	60d3      	str	r3, [r2, #12]
		}

		break;
 8002c9a:	e03f      	b.n	8002d1c <DecreaseTimeOnce+0xec>

	case SET_HOUR:
		if (--watch.Time.hours < 0)
 8002c9c:	4b4b      	ldr	r3, [pc, #300]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	3b01      	subs	r3, #1
 8002ca2:	4a4a      	ldr	r2, [pc, #296]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002ca4:	60d3      	str	r3, [r2, #12]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	da3a      	bge.n	8002d20 <DecreaseTimeOnce+0xf0>
		{
			watch.Time.hours = 23;
 8002caa:	4b48      	ldr	r3, [pc, #288]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002cac:	2217      	movs	r2, #23
 8002cae:	60da      	str	r2, [r3, #12]
			watch.Time.days--;
 8002cb0:	4b46      	ldr	r3, [pc, #280]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	3b01      	subs	r3, #1
 8002cb6:	4a45      	ldr	r2, [pc, #276]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002cb8:	6093      	str	r3, [r2, #8]
		}
		break;
 8002cba:	e031      	b.n	8002d20 <DecreaseTimeOnce+0xf0>

	case SET_DAY:
		if (watch.Time.days < 1)
 8002cbc:	4b43      	ldr	r3, [pc, #268]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	dc2f      	bgt.n	8002d24 <DecreaseTimeOnce+0xf4>
		{
			watch.Time.days = getDaysInMonth(&watch);
 8002cc4:	4841      	ldr	r0, [pc, #260]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002cc6:	f7ff fc4d 	bl	8002564 <getDaysInMonth>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	4a3f      	ldr	r2, [pc, #252]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002cce:	6093      	str	r3, [r2, #8]
			watch.Time.months--;
 8002cd0:	4b3e      	ldr	r3, [pc, #248]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	3b01      	subs	r3, #1
 8002cd6:	4a3d      	ldr	r2, [pc, #244]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002cd8:	6053      	str	r3, [r2, #4]
		}

		break;
 8002cda:	e023      	b.n	8002d24 <DecreaseTimeOnce+0xf4>

	case SET_MONTH:
		if (--watch.Time.months < 1)
 8002cdc:	4b3b      	ldr	r3, [pc, #236]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	3b01      	subs	r3, #1
 8002ce2:	4a3a      	ldr	r2, [pc, #232]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002ce4:	6053      	str	r3, [r2, #4]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	dc1e      	bgt.n	8002d28 <DecreaseTimeOnce+0xf8>
		{
			watch.Time.months = 12;
 8002cea:	4b38      	ldr	r3, [pc, #224]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002cec:	220c      	movs	r2, #12
 8002cee:	605a      	str	r2, [r3, #4]
			watch.Time.years--;
 8002cf0:	4b36      	ldr	r3, [pc, #216]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	3b01      	subs	r3, #1
 8002cf6:	4a35      	ldr	r2, [pc, #212]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002cf8:	6013      	str	r3, [r2, #0]
		}
		break;
 8002cfa:	e015      	b.n	8002d28 <DecreaseTimeOnce+0xf8>

	case SET_YEAR:
		if (--watch.Time.years < 1900)
 8002cfc:	4b33      	ldr	r3, [pc, #204]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	3b01      	subs	r3, #1
 8002d02:	4a32      	ldr	r2, [pc, #200]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002d04:	6013      	str	r3, [r2, #0]
 8002d06:	f240 726b 	movw	r2, #1899	@ 0x76b
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	dc0e      	bgt.n	8002d2c <DecreaseTimeOnce+0xfc>
		{
			watch.Time.years = 3000;
 8002d0e:	4b2f      	ldr	r3, [pc, #188]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002d10:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002d14:	601a      	str	r2, [r3, #0]
		}
		break;
 8002d16:	e009      	b.n	8002d2c <DecreaseTimeOnce+0xfc>
		break;
 8002d18:	bf00      	nop
 8002d1a:	e008      	b.n	8002d2e <DecreaseTimeOnce+0xfe>
		break;
 8002d1c:	bf00      	nop
 8002d1e:	e006      	b.n	8002d2e <DecreaseTimeOnce+0xfe>
		break;
 8002d20:	bf00      	nop
 8002d22:	e004      	b.n	8002d2e <DecreaseTimeOnce+0xfe>
		break;
 8002d24:	bf00      	nop
 8002d26:	e002      	b.n	8002d2e <DecreaseTimeOnce+0xfe>
		break;
 8002d28:	bf00      	nop
 8002d2a:	e000      	b.n	8002d2e <DecreaseTimeOnce+0xfe>
		break;
 8002d2c:	bf00      	nop
	}
		///////
		int maxDays = getDaysInMonth(&watch);
 8002d2e:	4827      	ldr	r0, [pc, #156]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002d30:	f7ff fc18 	bl	8002564 <getDaysInMonth>
 8002d34:	6078      	str	r0, [r7, #4]

		if (watch.Time.days > maxDays)
 8002d36:	4b25      	ldr	r3, [pc, #148]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	687a      	ldr	r2, [r7, #4]
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	da02      	bge.n	8002d46 <DecreaseTimeOnce+0x116>
		{
			watch.Time.days = maxDays;
 8002d40:	4a22      	ldr	r2, [pc, #136]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6093      	str	r3, [r2, #8]
		}
		///// underflow
		if (watch.Time.minutes < 0)
 8002d46:	4b21      	ldr	r3, [pc, #132]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002d48:	691b      	ldr	r3, [r3, #16]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	da07      	bge.n	8002d5e <DecreaseTimeOnce+0x12e>
		{
			watch.Time.minutes = 59;
 8002d4e:	4b1f      	ldr	r3, [pc, #124]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002d50:	223b      	movs	r2, #59	@ 0x3b
 8002d52:	611a      	str	r2, [r3, #16]
			watch.Time.hours--;
 8002d54:	4b1d      	ldr	r3, [pc, #116]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	3b01      	subs	r3, #1
 8002d5a:	4a1c      	ldr	r2, [pc, #112]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002d5c:	60d3      	str	r3, [r2, #12]
		}
		if (watch.Time.hours < 0)
 8002d5e:	4b1b      	ldr	r3, [pc, #108]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002d60:	68db      	ldr	r3, [r3, #12]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	da07      	bge.n	8002d76 <DecreaseTimeOnce+0x146>
		{
			watch.Time.hours = 23;
 8002d66:	4b19      	ldr	r3, [pc, #100]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002d68:	2217      	movs	r2, #23
 8002d6a:	60da      	str	r2, [r3, #12]
			watch.Time.days--;
 8002d6c:	4b17      	ldr	r3, [pc, #92]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	3b01      	subs	r3, #1
 8002d72:	4a16      	ldr	r2, [pc, #88]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002d74:	6093      	str	r3, [r2, #8]
		}
		if (watch.Time.days < 1)
 8002d76:	4b15      	ldr	r3, [pc, #84]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	dc0a      	bgt.n	8002d94 <DecreaseTimeOnce+0x164>
		{
			watch.Time.months--;
 8002d7e:	4b13      	ldr	r3, [pc, #76]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	3b01      	subs	r3, #1
 8002d84:	4a11      	ldr	r2, [pc, #68]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002d86:	6053      	str	r3, [r2, #4]
			watch.Time.days = getDaysInMonth(&watch);
 8002d88:	4810      	ldr	r0, [pc, #64]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002d8a:	f7ff fbeb 	bl	8002564 <getDaysInMonth>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	4a0e      	ldr	r2, [pc, #56]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002d92:	6093      	str	r3, [r2, #8]
		}
		if (watch.Time.months < 1)
 8002d94:	4b0d      	ldr	r3, [pc, #52]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	dc07      	bgt.n	8002dac <DecreaseTimeOnce+0x17c>
		{
			watch.Time.months = 12;
 8002d9c:	4b0b      	ldr	r3, [pc, #44]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002d9e:	220c      	movs	r2, #12
 8002da0:	605a      	str	r2, [r3, #4]
			watch.Time.years--;
 8002da2:	4b0a      	ldr	r3, [pc, #40]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	3b01      	subs	r3, #1
 8002da8:	4a08      	ldr	r2, [pc, #32]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002daa:	6013      	str	r3, [r2, #0]
		}
		if (watch.Time.years < 1900)
 8002dac:	4b07      	ldr	r3, [pc, #28]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f240 726b 	movw	r2, #1899	@ 0x76b
 8002db4:	4293      	cmp	r3, r2
 8002db6:	dc03      	bgt.n	8002dc0 <DecreaseTimeOnce+0x190>
		{
			watch.Time.years = 3000;
 8002db8:	4b04      	ldr	r3, [pc, #16]	@ (8002dcc <DecreaseTimeOnce+0x19c>)
 8002dba:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002dbe:	601a      	str	r2, [r3, #0]
		}
}
 8002dc0:	bf00      	nop
 8002dc2:	3708      	adds	r7, #8
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	200001d0 	.word	0x200001d0
 8002dcc:	200001b0 	.word	0x200001b0

08002dd0 <DecreaseTime>:
void DecreaseTime(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	af00      	add	r7, sp, #0
	if (Btn4.state == Pressing && watchConfig.SubMode == WATCH_CLOCK_SETTING)
 8002dd4:	4b1c      	ldr	r3, [pc, #112]	@ (8002e48 <DecreaseTime+0x78>)
 8002dd6:	799b      	ldrb	r3, [r3, #6]
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	d12f      	bne.n	8002e3c <DecreaseTime+0x6c>
 8002ddc:	4b1b      	ldr	r3, [pc, #108]	@ (8002e4c <DecreaseTime+0x7c>)
 8002dde:	7d5b      	ldrb	r3, [r3, #21]
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d12b      	bne.n	8002e3c <DecreaseTime+0x6c>
	{
		switch (Btn4.holdTime)
 8002de4:	4b18      	ldr	r3, [pc, #96]	@ (8002e48 <DecreaseTime+0x78>)
 8002de6:	7a1b      	ldrb	r3, [r3, #8]
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d002      	beq.n	8002df2 <DecreaseTime+0x22>
 8002dec:	2b03      	cmp	r3, #3
 8002dee:	d011      	beq.n	8002e14 <DecreaseTime+0x44>
				watchConfig.flags.decreaseFlag20ms = 1;
			}
			break;
		}
	}
}
 8002df0:	e024      	b.n	8002e3c <DecreaseTime+0x6c>
			Btn4.SettingModeCount++;
 8002df2:	4b15      	ldr	r3, [pc, #84]	@ (8002e48 <DecreaseTime+0x78>)
 8002df4:	791b      	ldrb	r3, [r3, #4]
 8002df6:	3301      	adds	r3, #1
 8002df8:	b2da      	uxtb	r2, r3
 8002dfa:	4b13      	ldr	r3, [pc, #76]	@ (8002e48 <DecreaseTime+0x78>)
 8002dfc:	711a      	strb	r2, [r3, #4]
			if (Btn4.SettingModeCount > 150) {
 8002dfe:	4b12      	ldr	r3, [pc, #72]	@ (8002e48 <DecreaseTime+0x78>)
 8002e00:	791b      	ldrb	r3, [r3, #4]
 8002e02:	2b96      	cmp	r3, #150	@ 0x96
 8002e04:	d917      	bls.n	8002e36 <DecreaseTime+0x66>
				Btn4.SettingModeCount = 0;
 8002e06:	4b10      	ldr	r3, [pc, #64]	@ (8002e48 <DecreaseTime+0x78>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	711a      	strb	r2, [r3, #4]
				watchConfig.flags.decreaseFlag150ms = 1;
 8002e0c:	4b0f      	ldr	r3, [pc, #60]	@ (8002e4c <DecreaseTime+0x7c>)
 8002e0e:	2201      	movs	r2, #1
 8002e10:	769a      	strb	r2, [r3, #26]
			break;
 8002e12:	e010      	b.n	8002e36 <DecreaseTime+0x66>
			Btn4.SettingModeCount++;
 8002e14:	4b0c      	ldr	r3, [pc, #48]	@ (8002e48 <DecreaseTime+0x78>)
 8002e16:	791b      	ldrb	r3, [r3, #4]
 8002e18:	3301      	adds	r3, #1
 8002e1a:	b2da      	uxtb	r2, r3
 8002e1c:	4b0a      	ldr	r3, [pc, #40]	@ (8002e48 <DecreaseTime+0x78>)
 8002e1e:	711a      	strb	r2, [r3, #4]
			if (Btn4.SettingModeCount > 20)
 8002e20:	4b09      	ldr	r3, [pc, #36]	@ (8002e48 <DecreaseTime+0x78>)
 8002e22:	791b      	ldrb	r3, [r3, #4]
 8002e24:	2b14      	cmp	r3, #20
 8002e26:	d908      	bls.n	8002e3a <DecreaseTime+0x6a>
				Btn4.SettingModeCount = 0;
 8002e28:	4b07      	ldr	r3, [pc, #28]	@ (8002e48 <DecreaseTime+0x78>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	711a      	strb	r2, [r3, #4]
				watchConfig.flags.decreaseFlag20ms = 1;
 8002e2e:	4b07      	ldr	r3, [pc, #28]	@ (8002e4c <DecreaseTime+0x7c>)
 8002e30:	2201      	movs	r2, #1
 8002e32:	771a      	strb	r2, [r3, #28]
			break;
 8002e34:	e001      	b.n	8002e3a <DecreaseTime+0x6a>
			break;
 8002e36:	bf00      	nop
 8002e38:	e000      	b.n	8002e3c <DecreaseTime+0x6c>
			break;
 8002e3a:	bf00      	nop
}
 8002e3c:	bf00      	nop
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop
 8002e48:	200000bc 	.word	0x200000bc
 8002e4c:	200001d0 	.word	0x200001d0

08002e50 <AreAllButtonsIdle>:
bool AreAllButtonsIdle() {
 8002e50:	b480      	push	{r7}
 8002e52:	af00      	add	r7, sp, #0
    return (Btn1.state == Idle && Btn2.state == Idle && Btn3.state == Idle && Btn4.state == Idle && watchConfig.SubMode == WATCH_CLOCK_SETTING);
 8002e54:	4b0f      	ldr	r3, [pc, #60]	@ (8002e94 <AreAllButtonsIdle+0x44>)
 8002e56:	799b      	ldrb	r3, [r3, #6]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d111      	bne.n	8002e80 <AreAllButtonsIdle+0x30>
 8002e5c:	4b0e      	ldr	r3, [pc, #56]	@ (8002e98 <AreAllButtonsIdle+0x48>)
 8002e5e:	799b      	ldrb	r3, [r3, #6]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d10d      	bne.n	8002e80 <AreAllButtonsIdle+0x30>
 8002e64:	4b0d      	ldr	r3, [pc, #52]	@ (8002e9c <AreAllButtonsIdle+0x4c>)
 8002e66:	799b      	ldrb	r3, [r3, #6]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d109      	bne.n	8002e80 <AreAllButtonsIdle+0x30>
 8002e6c:	4b0c      	ldr	r3, [pc, #48]	@ (8002ea0 <AreAllButtonsIdle+0x50>)
 8002e6e:	799b      	ldrb	r3, [r3, #6]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d105      	bne.n	8002e80 <AreAllButtonsIdle+0x30>
 8002e74:	4b0b      	ldr	r3, [pc, #44]	@ (8002ea4 <AreAllButtonsIdle+0x54>)
 8002e76:	7d5b      	ldrb	r3, [r3, #21]
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d101      	bne.n	8002e80 <AreAllButtonsIdle+0x30>
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	e000      	b.n	8002e82 <AreAllButtonsIdle+0x32>
 8002e80:	2300      	movs	r3, #0
 8002e82:	f003 0301 	and.w	r3, r3, #1
 8002e86:	b2db      	uxtb	r3, r3
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e90:	4770      	bx	lr
 8002e92:	bf00      	nop
 8002e94:	20000098 	.word	0x20000098
 8002e98:	200000a4 	.word	0x200000a4
 8002e9c:	200000b0 	.word	0x200000b0
 8002ea0:	200000bc 	.word	0x200000bc
 8002ea4:	200001d0 	.word	0x200001d0

08002ea8 <AutoSwitchToWatchMode>:

void AutoSwitchToWatchMode()
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	af00      	add	r7, sp, #0
	if(AreAllButtonsIdle())
 8002eac:	f7ff ffd0 	bl	8002e50 <AreAllButtonsIdle>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d006      	beq.n	8002ec4 <AutoSwitchToWatchMode+0x1c>
	{
		watchConfig.IdleTimer ++;
 8002eb6:	4b0c      	ldr	r3, [pc, #48]	@ (8002ee8 <AutoSwitchToWatchMode+0x40>)
 8002eb8:	8bdb      	ldrh	r3, [r3, #30]
 8002eba:	3301      	adds	r3, #1
 8002ebc:	b29a      	uxth	r2, r3
 8002ebe:	4b0a      	ldr	r3, [pc, #40]	@ (8002ee8 <AutoSwitchToWatchMode+0x40>)
 8002ec0:	83da      	strh	r2, [r3, #30]
 8002ec2:	e002      	b.n	8002eca <AutoSwitchToWatchMode+0x22>
	}
	else
	{
		watchConfig.IdleTimer  = 0;
 8002ec4:	4b08      	ldr	r3, [pc, #32]	@ (8002ee8 <AutoSwitchToWatchMode+0x40>)
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	83da      	strh	r2, [r3, #30]
	}

	if(watchConfig.IdleTimer > 30*1000)
 8002eca:	4b07      	ldr	r3, [pc, #28]	@ (8002ee8 <AutoSwitchToWatchMode+0x40>)
 8002ecc:	8bdb      	ldrh	r3, [r3, #30]
 8002ece:	f247 5230 	movw	r2, #30000	@ 0x7530
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d905      	bls.n	8002ee2 <AutoSwitchToWatchMode+0x3a>
	{
		watchConfig.SubMode = WATCH_NORMAL;
 8002ed6:	4b04      	ldr	r3, [pc, #16]	@ (8002ee8 <AutoSwitchToWatchMode+0x40>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	755a      	strb	r2, [r3, #21]
		watchConfig.IdleTimer  = 0;
 8002edc:	4b02      	ldr	r3, [pc, #8]	@ (8002ee8 <AutoSwitchToWatchMode+0x40>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	83da      	strh	r2, [r3, #30]
	}
}
 8002ee2:	bf00      	nop
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	200001d0 	.word	0x200001d0

08002eec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002eec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002f24 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002ef0:	f7ff f94c 	bl	800218c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ef4:	480c      	ldr	r0, [pc, #48]	@ (8002f28 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002ef6:	490d      	ldr	r1, [pc, #52]	@ (8002f2c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002ef8:	4a0d      	ldr	r2, [pc, #52]	@ (8002f30 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002efa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002efc:	e002      	b.n	8002f04 <LoopCopyDataInit>

08002efe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002efe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f02:	3304      	adds	r3, #4

08002f04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f08:	d3f9      	bcc.n	8002efe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f0a:	4a0a      	ldr	r2, [pc, #40]	@ (8002f34 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002f0c:	4c0a      	ldr	r4, [pc, #40]	@ (8002f38 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002f0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f10:	e001      	b.n	8002f16 <LoopFillZerobss>

08002f12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f14:	3204      	adds	r2, #4

08002f16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f18:	d3fb      	bcc.n	8002f12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002f1a:	f003 f8b5 	bl	8006088 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f1e:	f7fe fe4b 	bl	8001bb8 <main>
  bx  lr    
 8002f22:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002f24:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002f28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f2c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8002f30:	08006ab0 	.word	0x08006ab0
  ldr r2, =_sbss
 8002f34:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8002f38:	2000033c 	.word	0x2000033c

08002f3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f3c:	e7fe      	b.n	8002f3c <ADC_IRQHandler>
	...

08002f40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f44:	4b0e      	ldr	r3, [pc, #56]	@ (8002f80 <HAL_Init+0x40>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a0d      	ldr	r2, [pc, #52]	@ (8002f80 <HAL_Init+0x40>)
 8002f4a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002f50:	4b0b      	ldr	r3, [pc, #44]	@ (8002f80 <HAL_Init+0x40>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a0a      	ldr	r2, [pc, #40]	@ (8002f80 <HAL_Init+0x40>)
 8002f56:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002f5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f5c:	4b08      	ldr	r3, [pc, #32]	@ (8002f80 <HAL_Init+0x40>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a07      	ldr	r2, [pc, #28]	@ (8002f80 <HAL_Init+0x40>)
 8002f62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f68:	2003      	movs	r0, #3
 8002f6a:	f000 f94f 	bl	800320c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f6e:	200f      	movs	r0, #15
 8002f70:	f000 f808 	bl	8002f84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f74:	f7ff f84e 	bl	8002014 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f78:	2300      	movs	r3, #0
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	40023c00 	.word	0x40023c00

08002f84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b082      	sub	sp, #8
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f8c:	4b12      	ldr	r3, [pc, #72]	@ (8002fd8 <HAL_InitTick+0x54>)
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	4b12      	ldr	r3, [pc, #72]	@ (8002fdc <HAL_InitTick+0x58>)
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	4619      	mov	r1, r3
 8002f96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f000 f967 	bl	8003276 <HAL_SYSTICK_Config>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d001      	beq.n	8002fb2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e00e      	b.n	8002fd0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2b0f      	cmp	r3, #15
 8002fb6:	d80a      	bhi.n	8002fce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002fb8:	2200      	movs	r2, #0
 8002fba:	6879      	ldr	r1, [r7, #4]
 8002fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8002fc0:	f000 f92f 	bl	8003222 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002fc4:	4a06      	ldr	r2, [pc, #24]	@ (8002fe0 <HAL_InitTick+0x5c>)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	e000      	b.n	8002fd0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	3708      	adds	r7, #8
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bd80      	pop	{r7, pc}
 8002fd8:	20000020 	.word	0x20000020
 8002fdc:	20000028 	.word	0x20000028
 8002fe0:	20000024 	.word	0x20000024

08002fe4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002fe8:	4b06      	ldr	r3, [pc, #24]	@ (8003004 <HAL_IncTick+0x20>)
 8002fea:	781b      	ldrb	r3, [r3, #0]
 8002fec:	461a      	mov	r2, r3
 8002fee:	4b06      	ldr	r3, [pc, #24]	@ (8003008 <HAL_IncTick+0x24>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4413      	add	r3, r2
 8002ff4:	4a04      	ldr	r2, [pc, #16]	@ (8003008 <HAL_IncTick+0x24>)
 8002ff6:	6013      	str	r3, [r2, #0]
}
 8002ff8:	bf00      	nop
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr
 8003002:	bf00      	nop
 8003004:	20000028 	.word	0x20000028
 8003008:	200001f0 	.word	0x200001f0

0800300c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800300c:	b480      	push	{r7}
 800300e:	af00      	add	r7, sp, #0
  return uwTick;
 8003010:	4b03      	ldr	r3, [pc, #12]	@ (8003020 <HAL_GetTick+0x14>)
 8003012:	681b      	ldr	r3, [r3, #0]
}
 8003014:	4618      	mov	r0, r3
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr
 800301e:	bf00      	nop
 8003020:	200001f0 	.word	0x200001f0

08003024 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800302c:	f7ff ffee 	bl	800300c <HAL_GetTick>
 8003030:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800303c:	d005      	beq.n	800304a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800303e:	4b0a      	ldr	r3, [pc, #40]	@ (8003068 <HAL_Delay+0x44>)
 8003040:	781b      	ldrb	r3, [r3, #0]
 8003042:	461a      	mov	r2, r3
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	4413      	add	r3, r2
 8003048:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800304a:	bf00      	nop
 800304c:	f7ff ffde 	bl	800300c <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	68fa      	ldr	r2, [r7, #12]
 8003058:	429a      	cmp	r2, r3
 800305a:	d8f7      	bhi.n	800304c <HAL_Delay+0x28>
  {
  }
}
 800305c:	bf00      	nop
 800305e:	bf00      	nop
 8003060:	3710      	adds	r7, #16
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	20000028 	.word	0x20000028

0800306c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800306c:	b480      	push	{r7}
 800306e:	b085      	sub	sp, #20
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	f003 0307 	and.w	r3, r3, #7
 800307a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800307c:	4b0c      	ldr	r3, [pc, #48]	@ (80030b0 <__NVIC_SetPriorityGrouping+0x44>)
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003082:	68ba      	ldr	r2, [r7, #8]
 8003084:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003088:	4013      	ands	r3, r2
 800308a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003094:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003098:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800309c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800309e:	4a04      	ldr	r2, [pc, #16]	@ (80030b0 <__NVIC_SetPriorityGrouping+0x44>)
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	60d3      	str	r3, [r2, #12]
}
 80030a4:	bf00      	nop
 80030a6:	3714      	adds	r7, #20
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr
 80030b0:	e000ed00 	.word	0xe000ed00

080030b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030b4:	b480      	push	{r7}
 80030b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030b8:	4b04      	ldr	r3, [pc, #16]	@ (80030cc <__NVIC_GetPriorityGrouping+0x18>)
 80030ba:	68db      	ldr	r3, [r3, #12]
 80030bc:	0a1b      	lsrs	r3, r3, #8
 80030be:	f003 0307 	and.w	r3, r3, #7
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr
 80030cc:	e000ed00 	.word	0xe000ed00

080030d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b083      	sub	sp, #12
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	4603      	mov	r3, r0
 80030d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	db0b      	blt.n	80030fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030e2:	79fb      	ldrb	r3, [r7, #7]
 80030e4:	f003 021f 	and.w	r2, r3, #31
 80030e8:	4907      	ldr	r1, [pc, #28]	@ (8003108 <__NVIC_EnableIRQ+0x38>)
 80030ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ee:	095b      	lsrs	r3, r3, #5
 80030f0:	2001      	movs	r0, #1
 80030f2:	fa00 f202 	lsl.w	r2, r0, r2
 80030f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80030fa:	bf00      	nop
 80030fc:	370c      	adds	r7, #12
 80030fe:	46bd      	mov	sp, r7
 8003100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003104:	4770      	bx	lr
 8003106:	bf00      	nop
 8003108:	e000e100 	.word	0xe000e100

0800310c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800310c:	b480      	push	{r7}
 800310e:	b083      	sub	sp, #12
 8003110:	af00      	add	r7, sp, #0
 8003112:	4603      	mov	r3, r0
 8003114:	6039      	str	r1, [r7, #0]
 8003116:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003118:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800311c:	2b00      	cmp	r3, #0
 800311e:	db0a      	blt.n	8003136 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	b2da      	uxtb	r2, r3
 8003124:	490c      	ldr	r1, [pc, #48]	@ (8003158 <__NVIC_SetPriority+0x4c>)
 8003126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800312a:	0112      	lsls	r2, r2, #4
 800312c:	b2d2      	uxtb	r2, r2
 800312e:	440b      	add	r3, r1
 8003130:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003134:	e00a      	b.n	800314c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	b2da      	uxtb	r2, r3
 800313a:	4908      	ldr	r1, [pc, #32]	@ (800315c <__NVIC_SetPriority+0x50>)
 800313c:	79fb      	ldrb	r3, [r7, #7]
 800313e:	f003 030f 	and.w	r3, r3, #15
 8003142:	3b04      	subs	r3, #4
 8003144:	0112      	lsls	r2, r2, #4
 8003146:	b2d2      	uxtb	r2, r2
 8003148:	440b      	add	r3, r1
 800314a:	761a      	strb	r2, [r3, #24]
}
 800314c:	bf00      	nop
 800314e:	370c      	adds	r7, #12
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr
 8003158:	e000e100 	.word	0xe000e100
 800315c:	e000ed00 	.word	0xe000ed00

08003160 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003160:	b480      	push	{r7}
 8003162:	b089      	sub	sp, #36	@ 0x24
 8003164:	af00      	add	r7, sp, #0
 8003166:	60f8      	str	r0, [r7, #12]
 8003168:	60b9      	str	r1, [r7, #8]
 800316a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	f003 0307 	and.w	r3, r3, #7
 8003172:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	f1c3 0307 	rsb	r3, r3, #7
 800317a:	2b04      	cmp	r3, #4
 800317c:	bf28      	it	cs
 800317e:	2304      	movcs	r3, #4
 8003180:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	3304      	adds	r3, #4
 8003186:	2b06      	cmp	r3, #6
 8003188:	d902      	bls.n	8003190 <NVIC_EncodePriority+0x30>
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	3b03      	subs	r3, #3
 800318e:	e000      	b.n	8003192 <NVIC_EncodePriority+0x32>
 8003190:	2300      	movs	r3, #0
 8003192:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003194:	f04f 32ff 	mov.w	r2, #4294967295
 8003198:	69bb      	ldr	r3, [r7, #24]
 800319a:	fa02 f303 	lsl.w	r3, r2, r3
 800319e:	43da      	mvns	r2, r3
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	401a      	ands	r2, r3
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031a8:	f04f 31ff 	mov.w	r1, #4294967295
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	fa01 f303 	lsl.w	r3, r1, r3
 80031b2:	43d9      	mvns	r1, r3
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031b8:	4313      	orrs	r3, r2
         );
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3724      	adds	r7, #36	@ 0x24
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
	...

080031c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b082      	sub	sp, #8
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	3b01      	subs	r3, #1
 80031d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80031d8:	d301      	bcc.n	80031de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031da:	2301      	movs	r3, #1
 80031dc:	e00f      	b.n	80031fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031de:	4a0a      	ldr	r2, [pc, #40]	@ (8003208 <SysTick_Config+0x40>)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	3b01      	subs	r3, #1
 80031e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031e6:	210f      	movs	r1, #15
 80031e8:	f04f 30ff 	mov.w	r0, #4294967295
 80031ec:	f7ff ff8e 	bl	800310c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031f0:	4b05      	ldr	r3, [pc, #20]	@ (8003208 <SysTick_Config+0x40>)
 80031f2:	2200      	movs	r2, #0
 80031f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031f6:	4b04      	ldr	r3, [pc, #16]	@ (8003208 <SysTick_Config+0x40>)
 80031f8:	2207      	movs	r2, #7
 80031fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031fc:	2300      	movs	r3, #0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3708      	adds	r7, #8
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	e000e010 	.word	0xe000e010

0800320c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b082      	sub	sp, #8
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f7ff ff29 	bl	800306c <__NVIC_SetPriorityGrouping>
}
 800321a:	bf00      	nop
 800321c:	3708      	adds	r7, #8
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}

08003222 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003222:	b580      	push	{r7, lr}
 8003224:	b086      	sub	sp, #24
 8003226:	af00      	add	r7, sp, #0
 8003228:	4603      	mov	r3, r0
 800322a:	60b9      	str	r1, [r7, #8]
 800322c:	607a      	str	r2, [r7, #4]
 800322e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003230:	2300      	movs	r3, #0
 8003232:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003234:	f7ff ff3e 	bl	80030b4 <__NVIC_GetPriorityGrouping>
 8003238:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	68b9      	ldr	r1, [r7, #8]
 800323e:	6978      	ldr	r0, [r7, #20]
 8003240:	f7ff ff8e 	bl	8003160 <NVIC_EncodePriority>
 8003244:	4602      	mov	r2, r0
 8003246:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800324a:	4611      	mov	r1, r2
 800324c:	4618      	mov	r0, r3
 800324e:	f7ff ff5d 	bl	800310c <__NVIC_SetPriority>
}
 8003252:	bf00      	nop
 8003254:	3718      	adds	r7, #24
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}

0800325a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800325a:	b580      	push	{r7, lr}
 800325c:	b082      	sub	sp, #8
 800325e:	af00      	add	r7, sp, #0
 8003260:	4603      	mov	r3, r0
 8003262:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003264:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003268:	4618      	mov	r0, r3
 800326a:	f7ff ff31 	bl	80030d0 <__NVIC_EnableIRQ>
}
 800326e:	bf00      	nop
 8003270:	3708      	adds	r7, #8
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}

08003276 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003276:	b580      	push	{r7, lr}
 8003278:	b082      	sub	sp, #8
 800327a:	af00      	add	r7, sp, #0
 800327c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f7ff ffa2 	bl	80031c8 <SysTick_Config>
 8003284:	4603      	mov	r3, r0
}
 8003286:	4618      	mov	r0, r3
 8003288:	3708      	adds	r7, #8
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}

0800328e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800328e:	b580      	push	{r7, lr}
 8003290:	b084      	sub	sp, #16
 8003292:	af00      	add	r7, sp, #0
 8003294:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800329a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800329c:	f7ff feb6 	bl	800300c <HAL_GetTick>
 80032a0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80032a8:	b2db      	uxtb	r3, r3
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d008      	beq.n	80032c0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2280      	movs	r2, #128	@ 0x80
 80032b2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2200      	movs	r2, #0
 80032b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	e052      	b.n	8003366 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f022 0216 	bic.w	r2, r2, #22
 80032ce:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	695a      	ldr	r2, [r3, #20]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80032de:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d103      	bne.n	80032f0 <HAL_DMA_Abort+0x62>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d007      	beq.n	8003300 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f022 0208 	bic.w	r2, r2, #8
 80032fe:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f022 0201 	bic.w	r2, r2, #1
 800330e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003310:	e013      	b.n	800333a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003312:	f7ff fe7b 	bl	800300c <HAL_GetTick>
 8003316:	4602      	mov	r2, r0
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	1ad3      	subs	r3, r2, r3
 800331c:	2b05      	cmp	r3, #5
 800331e:	d90c      	bls.n	800333a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2220      	movs	r2, #32
 8003324:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2203      	movs	r2, #3
 800332a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003336:	2303      	movs	r3, #3
 8003338:	e015      	b.n	8003366 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f003 0301 	and.w	r3, r3, #1
 8003344:	2b00      	cmp	r3, #0
 8003346:	d1e4      	bne.n	8003312 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800334c:	223f      	movs	r2, #63	@ 0x3f
 800334e:	409a      	lsls	r2, r3
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2201      	movs	r2, #1
 8003358:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003364:	2300      	movs	r3, #0
}
 8003366:	4618      	mov	r0, r3
 8003368:	3710      	adds	r7, #16
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}

0800336e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800336e:	b480      	push	{r7}
 8003370:	b083      	sub	sp, #12
 8003372:	af00      	add	r7, sp, #0
 8003374:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800337c:	b2db      	uxtb	r3, r3
 800337e:	2b02      	cmp	r3, #2
 8003380:	d004      	beq.n	800338c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2280      	movs	r2, #128	@ 0x80
 8003386:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e00c      	b.n	80033a6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2205      	movs	r2, #5
 8003390:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f022 0201 	bic.w	r2, r2, #1
 80033a2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80033a4:	2300      	movs	r3, #0
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	370c      	adds	r7, #12
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr
	...

080033b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b089      	sub	sp, #36	@ 0x24
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
 80033bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033be:	2300      	movs	r3, #0
 80033c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80033c2:	2300      	movs	r3, #0
 80033c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80033c6:	2300      	movs	r3, #0
 80033c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033ca:	2300      	movs	r3, #0
 80033cc:	61fb      	str	r3, [r7, #28]
 80033ce:	e16b      	b.n	80036a8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80033d0:	2201      	movs	r2, #1
 80033d2:	69fb      	ldr	r3, [r7, #28]
 80033d4:	fa02 f303 	lsl.w	r3, r2, r3
 80033d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	697a      	ldr	r2, [r7, #20]
 80033e0:	4013      	ands	r3, r2
 80033e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80033e4:	693a      	ldr	r2, [r7, #16]
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	f040 815a 	bne.w	80036a2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	f003 0303 	and.w	r3, r3, #3
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d005      	beq.n	8003406 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003402:	2b02      	cmp	r3, #2
 8003404:	d130      	bne.n	8003468 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	005b      	lsls	r3, r3, #1
 8003410:	2203      	movs	r2, #3
 8003412:	fa02 f303 	lsl.w	r3, r2, r3
 8003416:	43db      	mvns	r3, r3
 8003418:	69ba      	ldr	r2, [r7, #24]
 800341a:	4013      	ands	r3, r2
 800341c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	68da      	ldr	r2, [r3, #12]
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	005b      	lsls	r3, r3, #1
 8003426:	fa02 f303 	lsl.w	r3, r2, r3
 800342a:	69ba      	ldr	r2, [r7, #24]
 800342c:	4313      	orrs	r3, r2
 800342e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	69ba      	ldr	r2, [r7, #24]
 8003434:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800343c:	2201      	movs	r2, #1
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	fa02 f303 	lsl.w	r3, r2, r3
 8003444:	43db      	mvns	r3, r3
 8003446:	69ba      	ldr	r2, [r7, #24]
 8003448:	4013      	ands	r3, r2
 800344a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	091b      	lsrs	r3, r3, #4
 8003452:	f003 0201 	and.w	r2, r3, #1
 8003456:	69fb      	ldr	r3, [r7, #28]
 8003458:	fa02 f303 	lsl.w	r3, r2, r3
 800345c:	69ba      	ldr	r2, [r7, #24]
 800345e:	4313      	orrs	r3, r2
 8003460:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	69ba      	ldr	r2, [r7, #24]
 8003466:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f003 0303 	and.w	r3, r3, #3
 8003470:	2b03      	cmp	r3, #3
 8003472:	d017      	beq.n	80034a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800347a:	69fb      	ldr	r3, [r7, #28]
 800347c:	005b      	lsls	r3, r3, #1
 800347e:	2203      	movs	r2, #3
 8003480:	fa02 f303 	lsl.w	r3, r2, r3
 8003484:	43db      	mvns	r3, r3
 8003486:	69ba      	ldr	r2, [r7, #24]
 8003488:	4013      	ands	r3, r2
 800348a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	689a      	ldr	r2, [r3, #8]
 8003490:	69fb      	ldr	r3, [r7, #28]
 8003492:	005b      	lsls	r3, r3, #1
 8003494:	fa02 f303 	lsl.w	r3, r2, r3
 8003498:	69ba      	ldr	r2, [r7, #24]
 800349a:	4313      	orrs	r3, r2
 800349c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	69ba      	ldr	r2, [r7, #24]
 80034a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f003 0303 	and.w	r3, r3, #3
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d123      	bne.n	80034f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	08da      	lsrs	r2, r3, #3
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	3208      	adds	r2, #8
 80034b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	f003 0307 	and.w	r3, r3, #7
 80034c4:	009b      	lsls	r3, r3, #2
 80034c6:	220f      	movs	r2, #15
 80034c8:	fa02 f303 	lsl.w	r3, r2, r3
 80034cc:	43db      	mvns	r3, r3
 80034ce:	69ba      	ldr	r2, [r7, #24]
 80034d0:	4013      	ands	r3, r2
 80034d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	691a      	ldr	r2, [r3, #16]
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	f003 0307 	and.w	r3, r3, #7
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	fa02 f303 	lsl.w	r3, r2, r3
 80034e4:	69ba      	ldr	r2, [r7, #24]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	08da      	lsrs	r2, r3, #3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	3208      	adds	r2, #8
 80034f2:	69b9      	ldr	r1, [r7, #24]
 80034f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	005b      	lsls	r3, r3, #1
 8003502:	2203      	movs	r2, #3
 8003504:	fa02 f303 	lsl.w	r3, r2, r3
 8003508:	43db      	mvns	r3, r3
 800350a:	69ba      	ldr	r2, [r7, #24]
 800350c:	4013      	ands	r3, r2
 800350e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	f003 0203 	and.w	r2, r3, #3
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	005b      	lsls	r3, r3, #1
 800351c:	fa02 f303 	lsl.w	r3, r2, r3
 8003520:	69ba      	ldr	r2, [r7, #24]
 8003522:	4313      	orrs	r3, r2
 8003524:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	69ba      	ldr	r2, [r7, #24]
 800352a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003534:	2b00      	cmp	r3, #0
 8003536:	f000 80b4 	beq.w	80036a2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800353a:	2300      	movs	r3, #0
 800353c:	60fb      	str	r3, [r7, #12]
 800353e:	4b60      	ldr	r3, [pc, #384]	@ (80036c0 <HAL_GPIO_Init+0x30c>)
 8003540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003542:	4a5f      	ldr	r2, [pc, #380]	@ (80036c0 <HAL_GPIO_Init+0x30c>)
 8003544:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003548:	6453      	str	r3, [r2, #68]	@ 0x44
 800354a:	4b5d      	ldr	r3, [pc, #372]	@ (80036c0 <HAL_GPIO_Init+0x30c>)
 800354c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800354e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003552:	60fb      	str	r3, [r7, #12]
 8003554:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003556:	4a5b      	ldr	r2, [pc, #364]	@ (80036c4 <HAL_GPIO_Init+0x310>)
 8003558:	69fb      	ldr	r3, [r7, #28]
 800355a:	089b      	lsrs	r3, r3, #2
 800355c:	3302      	adds	r3, #2
 800355e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003562:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003564:	69fb      	ldr	r3, [r7, #28]
 8003566:	f003 0303 	and.w	r3, r3, #3
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	220f      	movs	r2, #15
 800356e:	fa02 f303 	lsl.w	r3, r2, r3
 8003572:	43db      	mvns	r3, r3
 8003574:	69ba      	ldr	r2, [r7, #24]
 8003576:	4013      	ands	r3, r2
 8003578:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4a52      	ldr	r2, [pc, #328]	@ (80036c8 <HAL_GPIO_Init+0x314>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d02b      	beq.n	80035da <HAL_GPIO_Init+0x226>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	4a51      	ldr	r2, [pc, #324]	@ (80036cc <HAL_GPIO_Init+0x318>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d025      	beq.n	80035d6 <HAL_GPIO_Init+0x222>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	4a50      	ldr	r2, [pc, #320]	@ (80036d0 <HAL_GPIO_Init+0x31c>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d01f      	beq.n	80035d2 <HAL_GPIO_Init+0x21e>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	4a4f      	ldr	r2, [pc, #316]	@ (80036d4 <HAL_GPIO_Init+0x320>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d019      	beq.n	80035ce <HAL_GPIO_Init+0x21a>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	4a4e      	ldr	r2, [pc, #312]	@ (80036d8 <HAL_GPIO_Init+0x324>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d013      	beq.n	80035ca <HAL_GPIO_Init+0x216>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	4a4d      	ldr	r2, [pc, #308]	@ (80036dc <HAL_GPIO_Init+0x328>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d00d      	beq.n	80035c6 <HAL_GPIO_Init+0x212>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	4a4c      	ldr	r2, [pc, #304]	@ (80036e0 <HAL_GPIO_Init+0x32c>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d007      	beq.n	80035c2 <HAL_GPIO_Init+0x20e>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	4a4b      	ldr	r2, [pc, #300]	@ (80036e4 <HAL_GPIO_Init+0x330>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d101      	bne.n	80035be <HAL_GPIO_Init+0x20a>
 80035ba:	2307      	movs	r3, #7
 80035bc:	e00e      	b.n	80035dc <HAL_GPIO_Init+0x228>
 80035be:	2308      	movs	r3, #8
 80035c0:	e00c      	b.n	80035dc <HAL_GPIO_Init+0x228>
 80035c2:	2306      	movs	r3, #6
 80035c4:	e00a      	b.n	80035dc <HAL_GPIO_Init+0x228>
 80035c6:	2305      	movs	r3, #5
 80035c8:	e008      	b.n	80035dc <HAL_GPIO_Init+0x228>
 80035ca:	2304      	movs	r3, #4
 80035cc:	e006      	b.n	80035dc <HAL_GPIO_Init+0x228>
 80035ce:	2303      	movs	r3, #3
 80035d0:	e004      	b.n	80035dc <HAL_GPIO_Init+0x228>
 80035d2:	2302      	movs	r3, #2
 80035d4:	e002      	b.n	80035dc <HAL_GPIO_Init+0x228>
 80035d6:	2301      	movs	r3, #1
 80035d8:	e000      	b.n	80035dc <HAL_GPIO_Init+0x228>
 80035da:	2300      	movs	r3, #0
 80035dc:	69fa      	ldr	r2, [r7, #28]
 80035de:	f002 0203 	and.w	r2, r2, #3
 80035e2:	0092      	lsls	r2, r2, #2
 80035e4:	4093      	lsls	r3, r2
 80035e6:	69ba      	ldr	r2, [r7, #24]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80035ec:	4935      	ldr	r1, [pc, #212]	@ (80036c4 <HAL_GPIO_Init+0x310>)
 80035ee:	69fb      	ldr	r3, [r7, #28]
 80035f0:	089b      	lsrs	r3, r3, #2
 80035f2:	3302      	adds	r3, #2
 80035f4:	69ba      	ldr	r2, [r7, #24]
 80035f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80035fa:	4b3b      	ldr	r3, [pc, #236]	@ (80036e8 <HAL_GPIO_Init+0x334>)
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	43db      	mvns	r3, r3
 8003604:	69ba      	ldr	r2, [r7, #24]
 8003606:	4013      	ands	r3, r2
 8003608:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d003      	beq.n	800361e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003616:	69ba      	ldr	r2, [r7, #24]
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	4313      	orrs	r3, r2
 800361c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800361e:	4a32      	ldr	r2, [pc, #200]	@ (80036e8 <HAL_GPIO_Init+0x334>)
 8003620:	69bb      	ldr	r3, [r7, #24]
 8003622:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003624:	4b30      	ldr	r3, [pc, #192]	@ (80036e8 <HAL_GPIO_Init+0x334>)
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	43db      	mvns	r3, r3
 800362e:	69ba      	ldr	r2, [r7, #24]
 8003630:	4013      	ands	r3, r2
 8003632:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800363c:	2b00      	cmp	r3, #0
 800363e:	d003      	beq.n	8003648 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003640:	69ba      	ldr	r2, [r7, #24]
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	4313      	orrs	r3, r2
 8003646:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003648:	4a27      	ldr	r2, [pc, #156]	@ (80036e8 <HAL_GPIO_Init+0x334>)
 800364a:	69bb      	ldr	r3, [r7, #24]
 800364c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800364e:	4b26      	ldr	r3, [pc, #152]	@ (80036e8 <HAL_GPIO_Init+0x334>)
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	43db      	mvns	r3, r3
 8003658:	69ba      	ldr	r2, [r7, #24]
 800365a:	4013      	ands	r3, r2
 800365c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d003      	beq.n	8003672 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800366a:	69ba      	ldr	r2, [r7, #24]
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	4313      	orrs	r3, r2
 8003670:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003672:	4a1d      	ldr	r2, [pc, #116]	@ (80036e8 <HAL_GPIO_Init+0x334>)
 8003674:	69bb      	ldr	r3, [r7, #24]
 8003676:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003678:	4b1b      	ldr	r3, [pc, #108]	@ (80036e8 <HAL_GPIO_Init+0x334>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	43db      	mvns	r3, r3
 8003682:	69ba      	ldr	r2, [r7, #24]
 8003684:	4013      	ands	r3, r2
 8003686:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003690:	2b00      	cmp	r3, #0
 8003692:	d003      	beq.n	800369c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003694:	69ba      	ldr	r2, [r7, #24]
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	4313      	orrs	r3, r2
 800369a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800369c:	4a12      	ldr	r2, [pc, #72]	@ (80036e8 <HAL_GPIO_Init+0x334>)
 800369e:	69bb      	ldr	r3, [r7, #24]
 80036a0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	3301      	adds	r3, #1
 80036a6:	61fb      	str	r3, [r7, #28]
 80036a8:	69fb      	ldr	r3, [r7, #28]
 80036aa:	2b0f      	cmp	r3, #15
 80036ac:	f67f ae90 	bls.w	80033d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80036b0:	bf00      	nop
 80036b2:	bf00      	nop
 80036b4:	3724      	adds	r7, #36	@ 0x24
 80036b6:	46bd      	mov	sp, r7
 80036b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036bc:	4770      	bx	lr
 80036be:	bf00      	nop
 80036c0:	40023800 	.word	0x40023800
 80036c4:	40013800 	.word	0x40013800
 80036c8:	40020000 	.word	0x40020000
 80036cc:	40020400 	.word	0x40020400
 80036d0:	40020800 	.word	0x40020800
 80036d4:	40020c00 	.word	0x40020c00
 80036d8:	40021000 	.word	0x40021000
 80036dc:	40021400 	.word	0x40021400
 80036e0:	40021800 	.word	0x40021800
 80036e4:	40021c00 	.word	0x40021c00
 80036e8:	40013c00 	.word	0x40013c00

080036ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b085      	sub	sp, #20
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
 80036f4:	460b      	mov	r3, r1
 80036f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	691a      	ldr	r2, [r3, #16]
 80036fc:	887b      	ldrh	r3, [r7, #2]
 80036fe:	4013      	ands	r3, r2
 8003700:	2b00      	cmp	r3, #0
 8003702:	d002      	beq.n	800370a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003704:	2301      	movs	r3, #1
 8003706:	73fb      	strb	r3, [r7, #15]
 8003708:	e001      	b.n	800370e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800370a:	2300      	movs	r3, #0
 800370c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800370e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003710:	4618      	mov	r0, r3
 8003712:	3714      	adds	r7, #20
 8003714:	46bd      	mov	sp, r7
 8003716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371a:	4770      	bx	lr

0800371c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800371c:	b480      	push	{r7}
 800371e:	b083      	sub	sp, #12
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	460b      	mov	r3, r1
 8003726:	807b      	strh	r3, [r7, #2]
 8003728:	4613      	mov	r3, r2
 800372a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800372c:	787b      	ldrb	r3, [r7, #1]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d003      	beq.n	800373a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003732:	887a      	ldrh	r2, [r7, #2]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003738:	e003      	b.n	8003742 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800373a:	887b      	ldrh	r3, [r7, #2]
 800373c:	041a      	lsls	r2, r3, #16
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	619a      	str	r2, [r3, #24]
}
 8003742:	bf00      	nop
 8003744:	370c      	adds	r7, #12
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr
	...

08003750 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b082      	sub	sp, #8
 8003754:	af00      	add	r7, sp, #0
 8003756:	4603      	mov	r3, r0
 8003758:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800375a:	4b08      	ldr	r3, [pc, #32]	@ (800377c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800375c:	695a      	ldr	r2, [r3, #20]
 800375e:	88fb      	ldrh	r3, [r7, #6]
 8003760:	4013      	ands	r3, r2
 8003762:	2b00      	cmp	r3, #0
 8003764:	d006      	beq.n	8003774 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003766:	4a05      	ldr	r2, [pc, #20]	@ (800377c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003768:	88fb      	ldrh	r3, [r7, #6]
 800376a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800376c:	88fb      	ldrh	r3, [r7, #6]
 800376e:	4618      	mov	r0, r3
 8003770:	f7fe fb56 	bl	8001e20 <HAL_GPIO_EXTI_Callback>
  }
}
 8003774:	bf00      	nop
 8003776:	3708      	adds	r7, #8
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}
 800377c:	40013c00 	.word	0x40013c00

08003780 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b086      	sub	sp, #24
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d101      	bne.n	8003792 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e267      	b.n	8003c62 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f003 0301 	and.w	r3, r3, #1
 800379a:	2b00      	cmp	r3, #0
 800379c:	d075      	beq.n	800388a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800379e:	4b88      	ldr	r3, [pc, #544]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	f003 030c 	and.w	r3, r3, #12
 80037a6:	2b04      	cmp	r3, #4
 80037a8:	d00c      	beq.n	80037c4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037aa:	4b85      	ldr	r3, [pc, #532]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80037b2:	2b08      	cmp	r3, #8
 80037b4:	d112      	bne.n	80037dc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037b6:	4b82      	ldr	r3, [pc, #520]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037c2:	d10b      	bne.n	80037dc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037c4:	4b7e      	ldr	r3, [pc, #504]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d05b      	beq.n	8003888 <HAL_RCC_OscConfig+0x108>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d157      	bne.n	8003888 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	e242      	b.n	8003c62 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037e4:	d106      	bne.n	80037f4 <HAL_RCC_OscConfig+0x74>
 80037e6:	4b76      	ldr	r3, [pc, #472]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a75      	ldr	r2, [pc, #468]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 80037ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037f0:	6013      	str	r3, [r2, #0]
 80037f2:	e01d      	b.n	8003830 <HAL_RCC_OscConfig+0xb0>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80037fc:	d10c      	bne.n	8003818 <HAL_RCC_OscConfig+0x98>
 80037fe:	4b70      	ldr	r3, [pc, #448]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a6f      	ldr	r2, [pc, #444]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 8003804:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003808:	6013      	str	r3, [r2, #0]
 800380a:	4b6d      	ldr	r3, [pc, #436]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a6c      	ldr	r2, [pc, #432]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 8003810:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003814:	6013      	str	r3, [r2, #0]
 8003816:	e00b      	b.n	8003830 <HAL_RCC_OscConfig+0xb0>
 8003818:	4b69      	ldr	r3, [pc, #420]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a68      	ldr	r2, [pc, #416]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 800381e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003822:	6013      	str	r3, [r2, #0]
 8003824:	4b66      	ldr	r3, [pc, #408]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a65      	ldr	r2, [pc, #404]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 800382a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800382e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d013      	beq.n	8003860 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003838:	f7ff fbe8 	bl	800300c <HAL_GetTick>
 800383c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800383e:	e008      	b.n	8003852 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003840:	f7ff fbe4 	bl	800300c <HAL_GetTick>
 8003844:	4602      	mov	r2, r0
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	2b64      	cmp	r3, #100	@ 0x64
 800384c:	d901      	bls.n	8003852 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800384e:	2303      	movs	r3, #3
 8003850:	e207      	b.n	8003c62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003852:	4b5b      	ldr	r3, [pc, #364]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800385a:	2b00      	cmp	r3, #0
 800385c:	d0f0      	beq.n	8003840 <HAL_RCC_OscConfig+0xc0>
 800385e:	e014      	b.n	800388a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003860:	f7ff fbd4 	bl	800300c <HAL_GetTick>
 8003864:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003866:	e008      	b.n	800387a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003868:	f7ff fbd0 	bl	800300c <HAL_GetTick>
 800386c:	4602      	mov	r2, r0
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	2b64      	cmp	r3, #100	@ 0x64
 8003874:	d901      	bls.n	800387a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003876:	2303      	movs	r3, #3
 8003878:	e1f3      	b.n	8003c62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800387a:	4b51      	ldr	r3, [pc, #324]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d1f0      	bne.n	8003868 <HAL_RCC_OscConfig+0xe8>
 8003886:	e000      	b.n	800388a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003888:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f003 0302 	and.w	r3, r3, #2
 8003892:	2b00      	cmp	r3, #0
 8003894:	d063      	beq.n	800395e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003896:	4b4a      	ldr	r3, [pc, #296]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	f003 030c 	and.w	r3, r3, #12
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d00b      	beq.n	80038ba <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038a2:	4b47      	ldr	r3, [pc, #284]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80038aa:	2b08      	cmp	r3, #8
 80038ac:	d11c      	bne.n	80038e8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038ae:	4b44      	ldr	r3, [pc, #272]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d116      	bne.n	80038e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038ba:	4b41      	ldr	r3, [pc, #260]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 0302 	and.w	r3, r3, #2
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d005      	beq.n	80038d2 <HAL_RCC_OscConfig+0x152>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	68db      	ldr	r3, [r3, #12]
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d001      	beq.n	80038d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e1c7      	b.n	8003c62 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038d2:	4b3b      	ldr	r3, [pc, #236]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	691b      	ldr	r3, [r3, #16]
 80038de:	00db      	lsls	r3, r3, #3
 80038e0:	4937      	ldr	r1, [pc, #220]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 80038e2:	4313      	orrs	r3, r2
 80038e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038e6:	e03a      	b.n	800395e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	68db      	ldr	r3, [r3, #12]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d020      	beq.n	8003932 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038f0:	4b34      	ldr	r3, [pc, #208]	@ (80039c4 <HAL_RCC_OscConfig+0x244>)
 80038f2:	2201      	movs	r2, #1
 80038f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038f6:	f7ff fb89 	bl	800300c <HAL_GetTick>
 80038fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038fc:	e008      	b.n	8003910 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038fe:	f7ff fb85 	bl	800300c <HAL_GetTick>
 8003902:	4602      	mov	r2, r0
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	1ad3      	subs	r3, r2, r3
 8003908:	2b02      	cmp	r3, #2
 800390a:	d901      	bls.n	8003910 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800390c:	2303      	movs	r3, #3
 800390e:	e1a8      	b.n	8003c62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003910:	4b2b      	ldr	r3, [pc, #172]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f003 0302 	and.w	r3, r3, #2
 8003918:	2b00      	cmp	r3, #0
 800391a:	d0f0      	beq.n	80038fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800391c:	4b28      	ldr	r3, [pc, #160]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	691b      	ldr	r3, [r3, #16]
 8003928:	00db      	lsls	r3, r3, #3
 800392a:	4925      	ldr	r1, [pc, #148]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 800392c:	4313      	orrs	r3, r2
 800392e:	600b      	str	r3, [r1, #0]
 8003930:	e015      	b.n	800395e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003932:	4b24      	ldr	r3, [pc, #144]	@ (80039c4 <HAL_RCC_OscConfig+0x244>)
 8003934:	2200      	movs	r2, #0
 8003936:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003938:	f7ff fb68 	bl	800300c <HAL_GetTick>
 800393c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800393e:	e008      	b.n	8003952 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003940:	f7ff fb64 	bl	800300c <HAL_GetTick>
 8003944:	4602      	mov	r2, r0
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	2b02      	cmp	r3, #2
 800394c:	d901      	bls.n	8003952 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	e187      	b.n	8003c62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003952:	4b1b      	ldr	r3, [pc, #108]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0302 	and.w	r3, r3, #2
 800395a:	2b00      	cmp	r3, #0
 800395c:	d1f0      	bne.n	8003940 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 0308 	and.w	r3, r3, #8
 8003966:	2b00      	cmp	r3, #0
 8003968:	d036      	beq.n	80039d8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	695b      	ldr	r3, [r3, #20]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d016      	beq.n	80039a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003972:	4b15      	ldr	r3, [pc, #84]	@ (80039c8 <HAL_RCC_OscConfig+0x248>)
 8003974:	2201      	movs	r2, #1
 8003976:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003978:	f7ff fb48 	bl	800300c <HAL_GetTick>
 800397c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800397e:	e008      	b.n	8003992 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003980:	f7ff fb44 	bl	800300c <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	2b02      	cmp	r3, #2
 800398c:	d901      	bls.n	8003992 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800398e:	2303      	movs	r3, #3
 8003990:	e167      	b.n	8003c62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003992:	4b0b      	ldr	r3, [pc, #44]	@ (80039c0 <HAL_RCC_OscConfig+0x240>)
 8003994:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003996:	f003 0302 	and.w	r3, r3, #2
 800399a:	2b00      	cmp	r3, #0
 800399c:	d0f0      	beq.n	8003980 <HAL_RCC_OscConfig+0x200>
 800399e:	e01b      	b.n	80039d8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039a0:	4b09      	ldr	r3, [pc, #36]	@ (80039c8 <HAL_RCC_OscConfig+0x248>)
 80039a2:	2200      	movs	r2, #0
 80039a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039a6:	f7ff fb31 	bl	800300c <HAL_GetTick>
 80039aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039ac:	e00e      	b.n	80039cc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039ae:	f7ff fb2d 	bl	800300c <HAL_GetTick>
 80039b2:	4602      	mov	r2, r0
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	1ad3      	subs	r3, r2, r3
 80039b8:	2b02      	cmp	r3, #2
 80039ba:	d907      	bls.n	80039cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80039bc:	2303      	movs	r3, #3
 80039be:	e150      	b.n	8003c62 <HAL_RCC_OscConfig+0x4e2>
 80039c0:	40023800 	.word	0x40023800
 80039c4:	42470000 	.word	0x42470000
 80039c8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039cc:	4b88      	ldr	r3, [pc, #544]	@ (8003bf0 <HAL_RCC_OscConfig+0x470>)
 80039ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039d0:	f003 0302 	and.w	r3, r3, #2
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d1ea      	bne.n	80039ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0304 	and.w	r3, r3, #4
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	f000 8097 	beq.w	8003b14 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039e6:	2300      	movs	r3, #0
 80039e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039ea:	4b81      	ldr	r3, [pc, #516]	@ (8003bf0 <HAL_RCC_OscConfig+0x470>)
 80039ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d10f      	bne.n	8003a16 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039f6:	2300      	movs	r3, #0
 80039f8:	60bb      	str	r3, [r7, #8]
 80039fa:	4b7d      	ldr	r3, [pc, #500]	@ (8003bf0 <HAL_RCC_OscConfig+0x470>)
 80039fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039fe:	4a7c      	ldr	r2, [pc, #496]	@ (8003bf0 <HAL_RCC_OscConfig+0x470>)
 8003a00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a04:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a06:	4b7a      	ldr	r3, [pc, #488]	@ (8003bf0 <HAL_RCC_OscConfig+0x470>)
 8003a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a0e:	60bb      	str	r3, [r7, #8]
 8003a10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a12:	2301      	movs	r3, #1
 8003a14:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a16:	4b77      	ldr	r3, [pc, #476]	@ (8003bf4 <HAL_RCC_OscConfig+0x474>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d118      	bne.n	8003a54 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a22:	4b74      	ldr	r3, [pc, #464]	@ (8003bf4 <HAL_RCC_OscConfig+0x474>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a73      	ldr	r2, [pc, #460]	@ (8003bf4 <HAL_RCC_OscConfig+0x474>)
 8003a28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a2e:	f7ff faed 	bl	800300c <HAL_GetTick>
 8003a32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a34:	e008      	b.n	8003a48 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a36:	f7ff fae9 	bl	800300c <HAL_GetTick>
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	1ad3      	subs	r3, r2, r3
 8003a40:	2b02      	cmp	r3, #2
 8003a42:	d901      	bls.n	8003a48 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003a44:	2303      	movs	r3, #3
 8003a46:	e10c      	b.n	8003c62 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a48:	4b6a      	ldr	r3, [pc, #424]	@ (8003bf4 <HAL_RCC_OscConfig+0x474>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d0f0      	beq.n	8003a36 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d106      	bne.n	8003a6a <HAL_RCC_OscConfig+0x2ea>
 8003a5c:	4b64      	ldr	r3, [pc, #400]	@ (8003bf0 <HAL_RCC_OscConfig+0x470>)
 8003a5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a60:	4a63      	ldr	r2, [pc, #396]	@ (8003bf0 <HAL_RCC_OscConfig+0x470>)
 8003a62:	f043 0301 	orr.w	r3, r3, #1
 8003a66:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a68:	e01c      	b.n	8003aa4 <HAL_RCC_OscConfig+0x324>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	2b05      	cmp	r3, #5
 8003a70:	d10c      	bne.n	8003a8c <HAL_RCC_OscConfig+0x30c>
 8003a72:	4b5f      	ldr	r3, [pc, #380]	@ (8003bf0 <HAL_RCC_OscConfig+0x470>)
 8003a74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a76:	4a5e      	ldr	r2, [pc, #376]	@ (8003bf0 <HAL_RCC_OscConfig+0x470>)
 8003a78:	f043 0304 	orr.w	r3, r3, #4
 8003a7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a7e:	4b5c      	ldr	r3, [pc, #368]	@ (8003bf0 <HAL_RCC_OscConfig+0x470>)
 8003a80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a82:	4a5b      	ldr	r2, [pc, #364]	@ (8003bf0 <HAL_RCC_OscConfig+0x470>)
 8003a84:	f043 0301 	orr.w	r3, r3, #1
 8003a88:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a8a:	e00b      	b.n	8003aa4 <HAL_RCC_OscConfig+0x324>
 8003a8c:	4b58      	ldr	r3, [pc, #352]	@ (8003bf0 <HAL_RCC_OscConfig+0x470>)
 8003a8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a90:	4a57      	ldr	r2, [pc, #348]	@ (8003bf0 <HAL_RCC_OscConfig+0x470>)
 8003a92:	f023 0301 	bic.w	r3, r3, #1
 8003a96:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a98:	4b55      	ldr	r3, [pc, #340]	@ (8003bf0 <HAL_RCC_OscConfig+0x470>)
 8003a9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a9c:	4a54      	ldr	r2, [pc, #336]	@ (8003bf0 <HAL_RCC_OscConfig+0x470>)
 8003a9e:	f023 0304 	bic.w	r3, r3, #4
 8003aa2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	689b      	ldr	r3, [r3, #8]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d015      	beq.n	8003ad8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aac:	f7ff faae 	bl	800300c <HAL_GetTick>
 8003ab0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ab2:	e00a      	b.n	8003aca <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ab4:	f7ff faaa 	bl	800300c <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d901      	bls.n	8003aca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	e0cb      	b.n	8003c62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003aca:	4b49      	ldr	r3, [pc, #292]	@ (8003bf0 <HAL_RCC_OscConfig+0x470>)
 8003acc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ace:	f003 0302 	and.w	r3, r3, #2
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d0ee      	beq.n	8003ab4 <HAL_RCC_OscConfig+0x334>
 8003ad6:	e014      	b.n	8003b02 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ad8:	f7ff fa98 	bl	800300c <HAL_GetTick>
 8003adc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ade:	e00a      	b.n	8003af6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ae0:	f7ff fa94 	bl	800300c <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d901      	bls.n	8003af6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	e0b5      	b.n	8003c62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003af6:	4b3e      	ldr	r3, [pc, #248]	@ (8003bf0 <HAL_RCC_OscConfig+0x470>)
 8003af8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003afa:	f003 0302 	and.w	r3, r3, #2
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d1ee      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003b02:	7dfb      	ldrb	r3, [r7, #23]
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d105      	bne.n	8003b14 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b08:	4b39      	ldr	r3, [pc, #228]	@ (8003bf0 <HAL_RCC_OscConfig+0x470>)
 8003b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b0c:	4a38      	ldr	r2, [pc, #224]	@ (8003bf0 <HAL_RCC_OscConfig+0x470>)
 8003b0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b12:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	699b      	ldr	r3, [r3, #24]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	f000 80a1 	beq.w	8003c60 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b1e:	4b34      	ldr	r3, [pc, #208]	@ (8003bf0 <HAL_RCC_OscConfig+0x470>)
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	f003 030c 	and.w	r3, r3, #12
 8003b26:	2b08      	cmp	r3, #8
 8003b28:	d05c      	beq.n	8003be4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	699b      	ldr	r3, [r3, #24]
 8003b2e:	2b02      	cmp	r3, #2
 8003b30:	d141      	bne.n	8003bb6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b32:	4b31      	ldr	r3, [pc, #196]	@ (8003bf8 <HAL_RCC_OscConfig+0x478>)
 8003b34:	2200      	movs	r2, #0
 8003b36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b38:	f7ff fa68 	bl	800300c <HAL_GetTick>
 8003b3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b3e:	e008      	b.n	8003b52 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b40:	f7ff fa64 	bl	800300c <HAL_GetTick>
 8003b44:	4602      	mov	r2, r0
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	1ad3      	subs	r3, r2, r3
 8003b4a:	2b02      	cmp	r3, #2
 8003b4c:	d901      	bls.n	8003b52 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003b4e:	2303      	movs	r3, #3
 8003b50:	e087      	b.n	8003c62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b52:	4b27      	ldr	r3, [pc, #156]	@ (8003bf0 <HAL_RCC_OscConfig+0x470>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d1f0      	bne.n	8003b40 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	69da      	ldr	r2, [r3, #28]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6a1b      	ldr	r3, [r3, #32]
 8003b66:	431a      	orrs	r2, r3
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b6c:	019b      	lsls	r3, r3, #6
 8003b6e:	431a      	orrs	r2, r3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b74:	085b      	lsrs	r3, r3, #1
 8003b76:	3b01      	subs	r3, #1
 8003b78:	041b      	lsls	r3, r3, #16
 8003b7a:	431a      	orrs	r2, r3
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b80:	061b      	lsls	r3, r3, #24
 8003b82:	491b      	ldr	r1, [pc, #108]	@ (8003bf0 <HAL_RCC_OscConfig+0x470>)
 8003b84:	4313      	orrs	r3, r2
 8003b86:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b88:	4b1b      	ldr	r3, [pc, #108]	@ (8003bf8 <HAL_RCC_OscConfig+0x478>)
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b8e:	f7ff fa3d 	bl	800300c <HAL_GetTick>
 8003b92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b94:	e008      	b.n	8003ba8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b96:	f7ff fa39 	bl	800300c <HAL_GetTick>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	1ad3      	subs	r3, r2, r3
 8003ba0:	2b02      	cmp	r3, #2
 8003ba2:	d901      	bls.n	8003ba8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003ba4:	2303      	movs	r3, #3
 8003ba6:	e05c      	b.n	8003c62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ba8:	4b11      	ldr	r3, [pc, #68]	@ (8003bf0 <HAL_RCC_OscConfig+0x470>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d0f0      	beq.n	8003b96 <HAL_RCC_OscConfig+0x416>
 8003bb4:	e054      	b.n	8003c60 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bb6:	4b10      	ldr	r3, [pc, #64]	@ (8003bf8 <HAL_RCC_OscConfig+0x478>)
 8003bb8:	2200      	movs	r2, #0
 8003bba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bbc:	f7ff fa26 	bl	800300c <HAL_GetTick>
 8003bc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bc2:	e008      	b.n	8003bd6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bc4:	f7ff fa22 	bl	800300c <HAL_GetTick>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	1ad3      	subs	r3, r2, r3
 8003bce:	2b02      	cmp	r3, #2
 8003bd0:	d901      	bls.n	8003bd6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003bd2:	2303      	movs	r3, #3
 8003bd4:	e045      	b.n	8003c62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bd6:	4b06      	ldr	r3, [pc, #24]	@ (8003bf0 <HAL_RCC_OscConfig+0x470>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d1f0      	bne.n	8003bc4 <HAL_RCC_OscConfig+0x444>
 8003be2:	e03d      	b.n	8003c60 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	699b      	ldr	r3, [r3, #24]
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d107      	bne.n	8003bfc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e038      	b.n	8003c62 <HAL_RCC_OscConfig+0x4e2>
 8003bf0:	40023800 	.word	0x40023800
 8003bf4:	40007000 	.word	0x40007000
 8003bf8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003bfc:	4b1b      	ldr	r3, [pc, #108]	@ (8003c6c <HAL_RCC_OscConfig+0x4ec>)
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	699b      	ldr	r3, [r3, #24]
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	d028      	beq.n	8003c5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c14:	429a      	cmp	r2, r3
 8003c16:	d121      	bne.n	8003c5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d11a      	bne.n	8003c5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c26:	68fa      	ldr	r2, [r7, #12]
 8003c28:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	687a      	ldr	r2, [r7, #4]
 8003c30:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003c32:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d111      	bne.n	8003c5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c42:	085b      	lsrs	r3, r3, #1
 8003c44:	3b01      	subs	r3, #1
 8003c46:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	d107      	bne.n	8003c5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c56:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c58:	429a      	cmp	r2, r3
 8003c5a:	d001      	beq.n	8003c60 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e000      	b.n	8003c62 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003c60:	2300      	movs	r3, #0
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	3718      	adds	r7, #24
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}
 8003c6a:	bf00      	nop
 8003c6c:	40023800 	.word	0x40023800

08003c70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b084      	sub	sp, #16
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
 8003c78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d101      	bne.n	8003c84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	e0cc      	b.n	8003e1e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c84:	4b68      	ldr	r3, [pc, #416]	@ (8003e28 <HAL_RCC_ClockConfig+0x1b8>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 0307 	and.w	r3, r3, #7
 8003c8c:	683a      	ldr	r2, [r7, #0]
 8003c8e:	429a      	cmp	r2, r3
 8003c90:	d90c      	bls.n	8003cac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c92:	4b65      	ldr	r3, [pc, #404]	@ (8003e28 <HAL_RCC_ClockConfig+0x1b8>)
 8003c94:	683a      	ldr	r2, [r7, #0]
 8003c96:	b2d2      	uxtb	r2, r2
 8003c98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c9a:	4b63      	ldr	r3, [pc, #396]	@ (8003e28 <HAL_RCC_ClockConfig+0x1b8>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f003 0307 	and.w	r3, r3, #7
 8003ca2:	683a      	ldr	r2, [r7, #0]
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d001      	beq.n	8003cac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	e0b8      	b.n	8003e1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 0302 	and.w	r3, r3, #2
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d020      	beq.n	8003cfa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 0304 	and.w	r3, r3, #4
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d005      	beq.n	8003cd0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003cc4:	4b59      	ldr	r3, [pc, #356]	@ (8003e2c <HAL_RCC_ClockConfig+0x1bc>)
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	4a58      	ldr	r2, [pc, #352]	@ (8003e2c <HAL_RCC_ClockConfig+0x1bc>)
 8003cca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003cce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f003 0308 	and.w	r3, r3, #8
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d005      	beq.n	8003ce8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003cdc:	4b53      	ldr	r3, [pc, #332]	@ (8003e2c <HAL_RCC_ClockConfig+0x1bc>)
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	4a52      	ldr	r2, [pc, #328]	@ (8003e2c <HAL_RCC_ClockConfig+0x1bc>)
 8003ce2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003ce6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ce8:	4b50      	ldr	r3, [pc, #320]	@ (8003e2c <HAL_RCC_ClockConfig+0x1bc>)
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	494d      	ldr	r1, [pc, #308]	@ (8003e2c <HAL_RCC_ClockConfig+0x1bc>)
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f003 0301 	and.w	r3, r3, #1
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d044      	beq.n	8003d90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d107      	bne.n	8003d1e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d0e:	4b47      	ldr	r3, [pc, #284]	@ (8003e2c <HAL_RCC_ClockConfig+0x1bc>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d119      	bne.n	8003d4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e07f      	b.n	8003e1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	d003      	beq.n	8003d2e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d2a:	2b03      	cmp	r3, #3
 8003d2c:	d107      	bne.n	8003d3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d2e:	4b3f      	ldr	r3, [pc, #252]	@ (8003e2c <HAL_RCC_ClockConfig+0x1bc>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d109      	bne.n	8003d4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e06f      	b.n	8003e1e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d3e:	4b3b      	ldr	r3, [pc, #236]	@ (8003e2c <HAL_RCC_ClockConfig+0x1bc>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 0302 	and.w	r3, r3, #2
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d101      	bne.n	8003d4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e067      	b.n	8003e1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d4e:	4b37      	ldr	r3, [pc, #220]	@ (8003e2c <HAL_RCC_ClockConfig+0x1bc>)
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	f023 0203 	bic.w	r2, r3, #3
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	4934      	ldr	r1, [pc, #208]	@ (8003e2c <HAL_RCC_ClockConfig+0x1bc>)
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d60:	f7ff f954 	bl	800300c <HAL_GetTick>
 8003d64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d66:	e00a      	b.n	8003d7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d68:	f7ff f950 	bl	800300c <HAL_GetTick>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d901      	bls.n	8003d7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e04f      	b.n	8003e1e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d7e:	4b2b      	ldr	r3, [pc, #172]	@ (8003e2c <HAL_RCC_ClockConfig+0x1bc>)
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	f003 020c 	and.w	r2, r3, #12
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	009b      	lsls	r3, r3, #2
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d1eb      	bne.n	8003d68 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d90:	4b25      	ldr	r3, [pc, #148]	@ (8003e28 <HAL_RCC_ClockConfig+0x1b8>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f003 0307 	and.w	r3, r3, #7
 8003d98:	683a      	ldr	r2, [r7, #0]
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d20c      	bcs.n	8003db8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d9e:	4b22      	ldr	r3, [pc, #136]	@ (8003e28 <HAL_RCC_ClockConfig+0x1b8>)
 8003da0:	683a      	ldr	r2, [r7, #0]
 8003da2:	b2d2      	uxtb	r2, r2
 8003da4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003da6:	4b20      	ldr	r3, [pc, #128]	@ (8003e28 <HAL_RCC_ClockConfig+0x1b8>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f003 0307 	and.w	r3, r3, #7
 8003dae:	683a      	ldr	r2, [r7, #0]
 8003db0:	429a      	cmp	r2, r3
 8003db2:	d001      	beq.n	8003db8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e032      	b.n	8003e1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f003 0304 	and.w	r3, r3, #4
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d008      	beq.n	8003dd6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003dc4:	4b19      	ldr	r3, [pc, #100]	@ (8003e2c <HAL_RCC_ClockConfig+0x1bc>)
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	68db      	ldr	r3, [r3, #12]
 8003dd0:	4916      	ldr	r1, [pc, #88]	@ (8003e2c <HAL_RCC_ClockConfig+0x1bc>)
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0308 	and.w	r3, r3, #8
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d009      	beq.n	8003df6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003de2:	4b12      	ldr	r3, [pc, #72]	@ (8003e2c <HAL_RCC_ClockConfig+0x1bc>)
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	691b      	ldr	r3, [r3, #16]
 8003dee:	00db      	lsls	r3, r3, #3
 8003df0:	490e      	ldr	r1, [pc, #56]	@ (8003e2c <HAL_RCC_ClockConfig+0x1bc>)
 8003df2:	4313      	orrs	r3, r2
 8003df4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003df6:	f000 f821 	bl	8003e3c <HAL_RCC_GetSysClockFreq>
 8003dfa:	4602      	mov	r2, r0
 8003dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8003e2c <HAL_RCC_ClockConfig+0x1bc>)
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	091b      	lsrs	r3, r3, #4
 8003e02:	f003 030f 	and.w	r3, r3, #15
 8003e06:	490a      	ldr	r1, [pc, #40]	@ (8003e30 <HAL_RCC_ClockConfig+0x1c0>)
 8003e08:	5ccb      	ldrb	r3, [r1, r3]
 8003e0a:	fa22 f303 	lsr.w	r3, r2, r3
 8003e0e:	4a09      	ldr	r2, [pc, #36]	@ (8003e34 <HAL_RCC_ClockConfig+0x1c4>)
 8003e10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003e12:	4b09      	ldr	r3, [pc, #36]	@ (8003e38 <HAL_RCC_ClockConfig+0x1c8>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4618      	mov	r0, r3
 8003e18:	f7ff f8b4 	bl	8002f84 <HAL_InitTick>

  return HAL_OK;
 8003e1c:	2300      	movs	r3, #0
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3710      	adds	r7, #16
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	bf00      	nop
 8003e28:	40023c00 	.word	0x40023c00
 8003e2c:	40023800 	.word	0x40023800
 8003e30:	08006a54 	.word	0x08006a54
 8003e34:	20000020 	.word	0x20000020
 8003e38:	20000024 	.word	0x20000024

08003e3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e40:	b094      	sub	sp, #80	@ 0x50
 8003e42:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003e44:	2300      	movs	r3, #0
 8003e46:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003e50:	2300      	movs	r3, #0
 8003e52:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e54:	4b79      	ldr	r3, [pc, #484]	@ (800403c <HAL_RCC_GetSysClockFreq+0x200>)
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	f003 030c 	and.w	r3, r3, #12
 8003e5c:	2b08      	cmp	r3, #8
 8003e5e:	d00d      	beq.n	8003e7c <HAL_RCC_GetSysClockFreq+0x40>
 8003e60:	2b08      	cmp	r3, #8
 8003e62:	f200 80e1 	bhi.w	8004028 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d002      	beq.n	8003e70 <HAL_RCC_GetSysClockFreq+0x34>
 8003e6a:	2b04      	cmp	r3, #4
 8003e6c:	d003      	beq.n	8003e76 <HAL_RCC_GetSysClockFreq+0x3a>
 8003e6e:	e0db      	b.n	8004028 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e70:	4b73      	ldr	r3, [pc, #460]	@ (8004040 <HAL_RCC_GetSysClockFreq+0x204>)
 8003e72:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e74:	e0db      	b.n	800402e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e76:	4b73      	ldr	r3, [pc, #460]	@ (8004044 <HAL_RCC_GetSysClockFreq+0x208>)
 8003e78:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e7a:	e0d8      	b.n	800402e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e7c:	4b6f      	ldr	r3, [pc, #444]	@ (800403c <HAL_RCC_GetSysClockFreq+0x200>)
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e84:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e86:	4b6d      	ldr	r3, [pc, #436]	@ (800403c <HAL_RCC_GetSysClockFreq+0x200>)
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d063      	beq.n	8003f5a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e92:	4b6a      	ldr	r3, [pc, #424]	@ (800403c <HAL_RCC_GetSysClockFreq+0x200>)
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	099b      	lsrs	r3, r3, #6
 8003e98:	2200      	movs	r2, #0
 8003e9a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e9c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003e9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ea0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ea4:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	637b      	str	r3, [r7, #52]	@ 0x34
 8003eaa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003eae:	4622      	mov	r2, r4
 8003eb0:	462b      	mov	r3, r5
 8003eb2:	f04f 0000 	mov.w	r0, #0
 8003eb6:	f04f 0100 	mov.w	r1, #0
 8003eba:	0159      	lsls	r1, r3, #5
 8003ebc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ec0:	0150      	lsls	r0, r2, #5
 8003ec2:	4602      	mov	r2, r0
 8003ec4:	460b      	mov	r3, r1
 8003ec6:	4621      	mov	r1, r4
 8003ec8:	1a51      	subs	r1, r2, r1
 8003eca:	6139      	str	r1, [r7, #16]
 8003ecc:	4629      	mov	r1, r5
 8003ece:	eb63 0301 	sbc.w	r3, r3, r1
 8003ed2:	617b      	str	r3, [r7, #20]
 8003ed4:	f04f 0200 	mov.w	r2, #0
 8003ed8:	f04f 0300 	mov.w	r3, #0
 8003edc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ee0:	4659      	mov	r1, fp
 8003ee2:	018b      	lsls	r3, r1, #6
 8003ee4:	4651      	mov	r1, sl
 8003ee6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003eea:	4651      	mov	r1, sl
 8003eec:	018a      	lsls	r2, r1, #6
 8003eee:	4651      	mov	r1, sl
 8003ef0:	ebb2 0801 	subs.w	r8, r2, r1
 8003ef4:	4659      	mov	r1, fp
 8003ef6:	eb63 0901 	sbc.w	r9, r3, r1
 8003efa:	f04f 0200 	mov.w	r2, #0
 8003efe:	f04f 0300 	mov.w	r3, #0
 8003f02:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f06:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f0a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f0e:	4690      	mov	r8, r2
 8003f10:	4699      	mov	r9, r3
 8003f12:	4623      	mov	r3, r4
 8003f14:	eb18 0303 	adds.w	r3, r8, r3
 8003f18:	60bb      	str	r3, [r7, #8]
 8003f1a:	462b      	mov	r3, r5
 8003f1c:	eb49 0303 	adc.w	r3, r9, r3
 8003f20:	60fb      	str	r3, [r7, #12]
 8003f22:	f04f 0200 	mov.w	r2, #0
 8003f26:	f04f 0300 	mov.w	r3, #0
 8003f2a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003f2e:	4629      	mov	r1, r5
 8003f30:	024b      	lsls	r3, r1, #9
 8003f32:	4621      	mov	r1, r4
 8003f34:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003f38:	4621      	mov	r1, r4
 8003f3a:	024a      	lsls	r2, r1, #9
 8003f3c:	4610      	mov	r0, r2
 8003f3e:	4619      	mov	r1, r3
 8003f40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f42:	2200      	movs	r2, #0
 8003f44:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f46:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f48:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003f4c:	f7fc f990 	bl	8000270 <__aeabi_uldivmod>
 8003f50:	4602      	mov	r2, r0
 8003f52:	460b      	mov	r3, r1
 8003f54:	4613      	mov	r3, r2
 8003f56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f58:	e058      	b.n	800400c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f5a:	4b38      	ldr	r3, [pc, #224]	@ (800403c <HAL_RCC_GetSysClockFreq+0x200>)
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	099b      	lsrs	r3, r3, #6
 8003f60:	2200      	movs	r2, #0
 8003f62:	4618      	mov	r0, r3
 8003f64:	4611      	mov	r1, r2
 8003f66:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003f6a:	623b      	str	r3, [r7, #32]
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f70:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003f74:	4642      	mov	r2, r8
 8003f76:	464b      	mov	r3, r9
 8003f78:	f04f 0000 	mov.w	r0, #0
 8003f7c:	f04f 0100 	mov.w	r1, #0
 8003f80:	0159      	lsls	r1, r3, #5
 8003f82:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f86:	0150      	lsls	r0, r2, #5
 8003f88:	4602      	mov	r2, r0
 8003f8a:	460b      	mov	r3, r1
 8003f8c:	4641      	mov	r1, r8
 8003f8e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003f92:	4649      	mov	r1, r9
 8003f94:	eb63 0b01 	sbc.w	fp, r3, r1
 8003f98:	f04f 0200 	mov.w	r2, #0
 8003f9c:	f04f 0300 	mov.w	r3, #0
 8003fa0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003fa4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003fa8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003fac:	ebb2 040a 	subs.w	r4, r2, sl
 8003fb0:	eb63 050b 	sbc.w	r5, r3, fp
 8003fb4:	f04f 0200 	mov.w	r2, #0
 8003fb8:	f04f 0300 	mov.w	r3, #0
 8003fbc:	00eb      	lsls	r3, r5, #3
 8003fbe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003fc2:	00e2      	lsls	r2, r4, #3
 8003fc4:	4614      	mov	r4, r2
 8003fc6:	461d      	mov	r5, r3
 8003fc8:	4643      	mov	r3, r8
 8003fca:	18e3      	adds	r3, r4, r3
 8003fcc:	603b      	str	r3, [r7, #0]
 8003fce:	464b      	mov	r3, r9
 8003fd0:	eb45 0303 	adc.w	r3, r5, r3
 8003fd4:	607b      	str	r3, [r7, #4]
 8003fd6:	f04f 0200 	mov.w	r2, #0
 8003fda:	f04f 0300 	mov.w	r3, #0
 8003fde:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003fe2:	4629      	mov	r1, r5
 8003fe4:	028b      	lsls	r3, r1, #10
 8003fe6:	4621      	mov	r1, r4
 8003fe8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003fec:	4621      	mov	r1, r4
 8003fee:	028a      	lsls	r2, r1, #10
 8003ff0:	4610      	mov	r0, r2
 8003ff2:	4619      	mov	r1, r3
 8003ff4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	61bb      	str	r3, [r7, #24]
 8003ffa:	61fa      	str	r2, [r7, #28]
 8003ffc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004000:	f7fc f936 	bl	8000270 <__aeabi_uldivmod>
 8004004:	4602      	mov	r2, r0
 8004006:	460b      	mov	r3, r1
 8004008:	4613      	mov	r3, r2
 800400a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800400c:	4b0b      	ldr	r3, [pc, #44]	@ (800403c <HAL_RCC_GetSysClockFreq+0x200>)
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	0c1b      	lsrs	r3, r3, #16
 8004012:	f003 0303 	and.w	r3, r3, #3
 8004016:	3301      	adds	r3, #1
 8004018:	005b      	lsls	r3, r3, #1
 800401a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800401c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800401e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004020:	fbb2 f3f3 	udiv	r3, r2, r3
 8004024:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004026:	e002      	b.n	800402e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004028:	4b05      	ldr	r3, [pc, #20]	@ (8004040 <HAL_RCC_GetSysClockFreq+0x204>)
 800402a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800402c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800402e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004030:	4618      	mov	r0, r3
 8004032:	3750      	adds	r7, #80	@ 0x50
 8004034:	46bd      	mov	sp, r7
 8004036:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800403a:	bf00      	nop
 800403c:	40023800 	.word	0x40023800
 8004040:	00f42400 	.word	0x00f42400
 8004044:	007a1200 	.word	0x007a1200

08004048 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004048:	b480      	push	{r7}
 800404a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800404c:	4b03      	ldr	r3, [pc, #12]	@ (800405c <HAL_RCC_GetHCLKFreq+0x14>)
 800404e:	681b      	ldr	r3, [r3, #0]
}
 8004050:	4618      	mov	r0, r3
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr
 800405a:	bf00      	nop
 800405c:	20000020 	.word	0x20000020

08004060 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004064:	f7ff fff0 	bl	8004048 <HAL_RCC_GetHCLKFreq>
 8004068:	4602      	mov	r2, r0
 800406a:	4b05      	ldr	r3, [pc, #20]	@ (8004080 <HAL_RCC_GetPCLK1Freq+0x20>)
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	0a9b      	lsrs	r3, r3, #10
 8004070:	f003 0307 	and.w	r3, r3, #7
 8004074:	4903      	ldr	r1, [pc, #12]	@ (8004084 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004076:	5ccb      	ldrb	r3, [r1, r3]
 8004078:	fa22 f303 	lsr.w	r3, r2, r3
}
 800407c:	4618      	mov	r0, r3
 800407e:	bd80      	pop	{r7, pc}
 8004080:	40023800 	.word	0x40023800
 8004084:	08006a64 	.word	0x08006a64

08004088 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800408c:	f7ff ffdc 	bl	8004048 <HAL_RCC_GetHCLKFreq>
 8004090:	4602      	mov	r2, r0
 8004092:	4b05      	ldr	r3, [pc, #20]	@ (80040a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	0b5b      	lsrs	r3, r3, #13
 8004098:	f003 0307 	and.w	r3, r3, #7
 800409c:	4903      	ldr	r1, [pc, #12]	@ (80040ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800409e:	5ccb      	ldrb	r3, [r1, r3]
 80040a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	bd80      	pop	{r7, pc}
 80040a8:	40023800 	.word	0x40023800
 80040ac:	08006a64 	.word	0x08006a64

080040b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b082      	sub	sp, #8
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d101      	bne.n	80040c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e041      	b.n	8004146 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d106      	bne.n	80040dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2200      	movs	r2, #0
 80040d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f7fe f916 	bl	8002308 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2202      	movs	r2, #2
 80040e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	3304      	adds	r3, #4
 80040ec:	4619      	mov	r1, r3
 80040ee:	4610      	mov	r0, r2
 80040f0:	f000 fcd2 	bl	8004a98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2201      	movs	r2, #1
 8004118:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2201      	movs	r2, #1
 8004120:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2201      	movs	r2, #1
 8004128:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2201      	movs	r2, #1
 8004130:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2201      	movs	r2, #1
 8004138:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2201      	movs	r2, #1
 8004140:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004144:	2300      	movs	r3, #0
}
 8004146:	4618      	mov	r0, r3
 8004148:	3708      	adds	r7, #8
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
	...

08004150 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004150:	b480      	push	{r7}
 8004152:	b085      	sub	sp, #20
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800415e:	b2db      	uxtb	r3, r3
 8004160:	2b01      	cmp	r3, #1
 8004162:	d001      	beq.n	8004168 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004164:	2301      	movs	r3, #1
 8004166:	e04e      	b.n	8004206 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2202      	movs	r2, #2
 800416c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	68da      	ldr	r2, [r3, #12]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f042 0201 	orr.w	r2, r2, #1
 800417e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a23      	ldr	r2, [pc, #140]	@ (8004214 <HAL_TIM_Base_Start_IT+0xc4>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d022      	beq.n	80041d0 <HAL_TIM_Base_Start_IT+0x80>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004192:	d01d      	beq.n	80041d0 <HAL_TIM_Base_Start_IT+0x80>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a1f      	ldr	r2, [pc, #124]	@ (8004218 <HAL_TIM_Base_Start_IT+0xc8>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d018      	beq.n	80041d0 <HAL_TIM_Base_Start_IT+0x80>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a1e      	ldr	r2, [pc, #120]	@ (800421c <HAL_TIM_Base_Start_IT+0xcc>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d013      	beq.n	80041d0 <HAL_TIM_Base_Start_IT+0x80>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a1c      	ldr	r2, [pc, #112]	@ (8004220 <HAL_TIM_Base_Start_IT+0xd0>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d00e      	beq.n	80041d0 <HAL_TIM_Base_Start_IT+0x80>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a1b      	ldr	r2, [pc, #108]	@ (8004224 <HAL_TIM_Base_Start_IT+0xd4>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d009      	beq.n	80041d0 <HAL_TIM_Base_Start_IT+0x80>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a19      	ldr	r2, [pc, #100]	@ (8004228 <HAL_TIM_Base_Start_IT+0xd8>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d004      	beq.n	80041d0 <HAL_TIM_Base_Start_IT+0x80>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a18      	ldr	r2, [pc, #96]	@ (800422c <HAL_TIM_Base_Start_IT+0xdc>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d111      	bne.n	80041f4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	f003 0307 	and.w	r3, r3, #7
 80041da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2b06      	cmp	r3, #6
 80041e0:	d010      	beq.n	8004204 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f042 0201 	orr.w	r2, r2, #1
 80041f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041f2:	e007      	b.n	8004204 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f042 0201 	orr.w	r2, r2, #1
 8004202:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004204:	2300      	movs	r3, #0
}
 8004206:	4618      	mov	r0, r3
 8004208:	3714      	adds	r7, #20
 800420a:	46bd      	mov	sp, r7
 800420c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004210:	4770      	bx	lr
 8004212:	bf00      	nop
 8004214:	40010000 	.word	0x40010000
 8004218:	40000400 	.word	0x40000400
 800421c:	40000800 	.word	0x40000800
 8004220:	40000c00 	.word	0x40000c00
 8004224:	40010400 	.word	0x40010400
 8004228:	40014000 	.word	0x40014000
 800422c:	40001800 	.word	0x40001800

08004230 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b082      	sub	sp, #8
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d101      	bne.n	8004242 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e041      	b.n	80042c6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004248:	b2db      	uxtb	r3, r3
 800424a:	2b00      	cmp	r3, #0
 800424c:	d106      	bne.n	800425c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2200      	movs	r2, #0
 8004252:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f000 f839 	bl	80042ce <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2202      	movs	r2, #2
 8004260:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	3304      	adds	r3, #4
 800426c:	4619      	mov	r1, r3
 800426e:	4610      	mov	r0, r2
 8004270:	f000 fc12 	bl	8004a98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2201      	movs	r2, #1
 8004278:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2201      	movs	r2, #1
 8004280:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2201      	movs	r2, #1
 8004290:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2201      	movs	r2, #1
 8004298:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2201      	movs	r2, #1
 80042b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2201      	movs	r2, #1
 80042c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80042c4:	2300      	movs	r3, #0
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	3708      	adds	r7, #8
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}

080042ce <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80042ce:	b480      	push	{r7}
 80042d0:	b083      	sub	sp, #12
 80042d2:	af00      	add	r7, sp, #0
 80042d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80042d6:	bf00      	nop
 80042d8:	370c      	adds	r7, #12
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr
	...

080042e4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b084      	sub	sp, #16
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d109      	bne.n	8004308 <HAL_TIM_PWM_Start+0x24>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	bf14      	ite	ne
 8004300:	2301      	movne	r3, #1
 8004302:	2300      	moveq	r3, #0
 8004304:	b2db      	uxtb	r3, r3
 8004306:	e022      	b.n	800434e <HAL_TIM_PWM_Start+0x6a>
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	2b04      	cmp	r3, #4
 800430c:	d109      	bne.n	8004322 <HAL_TIM_PWM_Start+0x3e>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004314:	b2db      	uxtb	r3, r3
 8004316:	2b01      	cmp	r3, #1
 8004318:	bf14      	ite	ne
 800431a:	2301      	movne	r3, #1
 800431c:	2300      	moveq	r3, #0
 800431e:	b2db      	uxtb	r3, r3
 8004320:	e015      	b.n	800434e <HAL_TIM_PWM_Start+0x6a>
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	2b08      	cmp	r3, #8
 8004326:	d109      	bne.n	800433c <HAL_TIM_PWM_Start+0x58>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800432e:	b2db      	uxtb	r3, r3
 8004330:	2b01      	cmp	r3, #1
 8004332:	bf14      	ite	ne
 8004334:	2301      	movne	r3, #1
 8004336:	2300      	moveq	r3, #0
 8004338:	b2db      	uxtb	r3, r3
 800433a:	e008      	b.n	800434e <HAL_TIM_PWM_Start+0x6a>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004342:	b2db      	uxtb	r3, r3
 8004344:	2b01      	cmp	r3, #1
 8004346:	bf14      	ite	ne
 8004348:	2301      	movne	r3, #1
 800434a:	2300      	moveq	r3, #0
 800434c:	b2db      	uxtb	r3, r3
 800434e:	2b00      	cmp	r3, #0
 8004350:	d001      	beq.n	8004356 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e07c      	b.n	8004450 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d104      	bne.n	8004366 <HAL_TIM_PWM_Start+0x82>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2202      	movs	r2, #2
 8004360:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004364:	e013      	b.n	800438e <HAL_TIM_PWM_Start+0xaa>
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	2b04      	cmp	r3, #4
 800436a:	d104      	bne.n	8004376 <HAL_TIM_PWM_Start+0x92>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2202      	movs	r2, #2
 8004370:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004374:	e00b      	b.n	800438e <HAL_TIM_PWM_Start+0xaa>
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	2b08      	cmp	r3, #8
 800437a:	d104      	bne.n	8004386 <HAL_TIM_PWM_Start+0xa2>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2202      	movs	r2, #2
 8004380:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004384:	e003      	b.n	800438e <HAL_TIM_PWM_Start+0xaa>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2202      	movs	r2, #2
 800438a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	2201      	movs	r2, #1
 8004394:	6839      	ldr	r1, [r7, #0]
 8004396:	4618      	mov	r0, r3
 8004398:	f000 fe74 	bl	8005084 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a2d      	ldr	r2, [pc, #180]	@ (8004458 <HAL_TIM_PWM_Start+0x174>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d004      	beq.n	80043b0 <HAL_TIM_PWM_Start+0xcc>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a2c      	ldr	r2, [pc, #176]	@ (800445c <HAL_TIM_PWM_Start+0x178>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d101      	bne.n	80043b4 <HAL_TIM_PWM_Start+0xd0>
 80043b0:	2301      	movs	r3, #1
 80043b2:	e000      	b.n	80043b6 <HAL_TIM_PWM_Start+0xd2>
 80043b4:	2300      	movs	r3, #0
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d007      	beq.n	80043ca <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80043c8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a22      	ldr	r2, [pc, #136]	@ (8004458 <HAL_TIM_PWM_Start+0x174>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d022      	beq.n	800441a <HAL_TIM_PWM_Start+0x136>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043dc:	d01d      	beq.n	800441a <HAL_TIM_PWM_Start+0x136>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a1f      	ldr	r2, [pc, #124]	@ (8004460 <HAL_TIM_PWM_Start+0x17c>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d018      	beq.n	800441a <HAL_TIM_PWM_Start+0x136>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a1d      	ldr	r2, [pc, #116]	@ (8004464 <HAL_TIM_PWM_Start+0x180>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d013      	beq.n	800441a <HAL_TIM_PWM_Start+0x136>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a1c      	ldr	r2, [pc, #112]	@ (8004468 <HAL_TIM_PWM_Start+0x184>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d00e      	beq.n	800441a <HAL_TIM_PWM_Start+0x136>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a16      	ldr	r2, [pc, #88]	@ (800445c <HAL_TIM_PWM_Start+0x178>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d009      	beq.n	800441a <HAL_TIM_PWM_Start+0x136>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a18      	ldr	r2, [pc, #96]	@ (800446c <HAL_TIM_PWM_Start+0x188>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d004      	beq.n	800441a <HAL_TIM_PWM_Start+0x136>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a16      	ldr	r2, [pc, #88]	@ (8004470 <HAL_TIM_PWM_Start+0x18c>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d111      	bne.n	800443e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	f003 0307 	and.w	r3, r3, #7
 8004424:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2b06      	cmp	r3, #6
 800442a:	d010      	beq.n	800444e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f042 0201 	orr.w	r2, r2, #1
 800443a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800443c:	e007      	b.n	800444e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f042 0201 	orr.w	r2, r2, #1
 800444c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800444e:	2300      	movs	r3, #0
}
 8004450:	4618      	mov	r0, r3
 8004452:	3710      	adds	r7, #16
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}
 8004458:	40010000 	.word	0x40010000
 800445c:	40010400 	.word	0x40010400
 8004460:	40000400 	.word	0x40000400
 8004464:	40000800 	.word	0x40000800
 8004468:	40000c00 	.word	0x40000c00
 800446c:	40014000 	.word	0x40014000
 8004470:	40001800 	.word	0x40001800

08004474 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b082      	sub	sp, #8
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
 800447c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	2200      	movs	r2, #0
 8004484:	6839      	ldr	r1, [r7, #0]
 8004486:	4618      	mov	r0, r3
 8004488:	f000 fdfc 	bl	8005084 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a2e      	ldr	r2, [pc, #184]	@ (800454c <HAL_TIM_PWM_Stop+0xd8>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d004      	beq.n	80044a0 <HAL_TIM_PWM_Stop+0x2c>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a2d      	ldr	r2, [pc, #180]	@ (8004550 <HAL_TIM_PWM_Stop+0xdc>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d101      	bne.n	80044a4 <HAL_TIM_PWM_Stop+0x30>
 80044a0:	2301      	movs	r3, #1
 80044a2:	e000      	b.n	80044a6 <HAL_TIM_PWM_Stop+0x32>
 80044a4:	2300      	movs	r3, #0
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d017      	beq.n	80044da <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	6a1a      	ldr	r2, [r3, #32]
 80044b0:	f241 1311 	movw	r3, #4369	@ 0x1111
 80044b4:	4013      	ands	r3, r2
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d10f      	bne.n	80044da <HAL_TIM_PWM_Stop+0x66>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	6a1a      	ldr	r2, [r3, #32]
 80044c0:	f240 4344 	movw	r3, #1092	@ 0x444
 80044c4:	4013      	ands	r3, r2
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d107      	bne.n	80044da <HAL_TIM_PWM_Stop+0x66>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80044d8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	6a1a      	ldr	r2, [r3, #32]
 80044e0:	f241 1311 	movw	r3, #4369	@ 0x1111
 80044e4:	4013      	ands	r3, r2
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d10f      	bne.n	800450a <HAL_TIM_PWM_Stop+0x96>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	6a1a      	ldr	r2, [r3, #32]
 80044f0:	f240 4344 	movw	r3, #1092	@ 0x444
 80044f4:	4013      	ands	r3, r2
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d107      	bne.n	800450a <HAL_TIM_PWM_Stop+0x96>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f022 0201 	bic.w	r2, r2, #1
 8004508:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d104      	bne.n	800451a <HAL_TIM_PWM_Stop+0xa6>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2201      	movs	r2, #1
 8004514:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004518:	e013      	b.n	8004542 <HAL_TIM_PWM_Stop+0xce>
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	2b04      	cmp	r3, #4
 800451e:	d104      	bne.n	800452a <HAL_TIM_PWM_Stop+0xb6>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004528:	e00b      	b.n	8004542 <HAL_TIM_PWM_Stop+0xce>
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	2b08      	cmp	r3, #8
 800452e:	d104      	bne.n	800453a <HAL_TIM_PWM_Stop+0xc6>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2201      	movs	r2, #1
 8004534:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004538:	e003      	b.n	8004542 <HAL_TIM_PWM_Stop+0xce>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2201      	movs	r2, #1
 800453e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8004542:	2300      	movs	r3, #0
}
 8004544:	4618      	mov	r0, r3
 8004546:	3708      	adds	r7, #8
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}
 800454c:	40010000 	.word	0x40010000
 8004550:	40010400 	.word	0x40010400

08004554 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b084      	sub	sp, #16
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	68db      	ldr	r3, [r3, #12]
 8004562:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	691b      	ldr	r3, [r3, #16]
 800456a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	f003 0302 	and.w	r3, r3, #2
 8004572:	2b00      	cmp	r3, #0
 8004574:	d020      	beq.n	80045b8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	f003 0302 	and.w	r3, r3, #2
 800457c:	2b00      	cmp	r3, #0
 800457e:	d01b      	beq.n	80045b8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f06f 0202 	mvn.w	r2, #2
 8004588:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2201      	movs	r2, #1
 800458e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	699b      	ldr	r3, [r3, #24]
 8004596:	f003 0303 	and.w	r3, r3, #3
 800459a:	2b00      	cmp	r3, #0
 800459c:	d003      	beq.n	80045a6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f000 fa5b 	bl	8004a5a <HAL_TIM_IC_CaptureCallback>
 80045a4:	e005      	b.n	80045b2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f000 fa4d 	bl	8004a46 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045ac:	6878      	ldr	r0, [r7, #4]
 80045ae:	f000 fa5e 	bl	8004a6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2200      	movs	r2, #0
 80045b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	f003 0304 	and.w	r3, r3, #4
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d020      	beq.n	8004604 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	f003 0304 	and.w	r3, r3, #4
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d01b      	beq.n	8004604 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f06f 0204 	mvn.w	r2, #4
 80045d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2202      	movs	r2, #2
 80045da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	699b      	ldr	r3, [r3, #24]
 80045e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d003      	beq.n	80045f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f000 fa35 	bl	8004a5a <HAL_TIM_IC_CaptureCallback>
 80045f0:	e005      	b.n	80045fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	f000 fa27 	bl	8004a46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	f000 fa38 	bl	8004a6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2200      	movs	r2, #0
 8004602:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	f003 0308 	and.w	r3, r3, #8
 800460a:	2b00      	cmp	r3, #0
 800460c:	d020      	beq.n	8004650 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	f003 0308 	and.w	r3, r3, #8
 8004614:	2b00      	cmp	r3, #0
 8004616:	d01b      	beq.n	8004650 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f06f 0208 	mvn.w	r2, #8
 8004620:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2204      	movs	r2, #4
 8004626:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	69db      	ldr	r3, [r3, #28]
 800462e:	f003 0303 	and.w	r3, r3, #3
 8004632:	2b00      	cmp	r3, #0
 8004634:	d003      	beq.n	800463e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f000 fa0f 	bl	8004a5a <HAL_TIM_IC_CaptureCallback>
 800463c:	e005      	b.n	800464a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f000 fa01 	bl	8004a46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004644:	6878      	ldr	r0, [r7, #4]
 8004646:	f000 fa12 	bl	8004a6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2200      	movs	r2, #0
 800464e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	f003 0310 	and.w	r3, r3, #16
 8004656:	2b00      	cmp	r3, #0
 8004658:	d020      	beq.n	800469c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	f003 0310 	and.w	r3, r3, #16
 8004660:	2b00      	cmp	r3, #0
 8004662:	d01b      	beq.n	800469c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f06f 0210 	mvn.w	r2, #16
 800466c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2208      	movs	r2, #8
 8004672:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	69db      	ldr	r3, [r3, #28]
 800467a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800467e:	2b00      	cmp	r3, #0
 8004680:	d003      	beq.n	800468a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	f000 f9e9 	bl	8004a5a <HAL_TIM_IC_CaptureCallback>
 8004688:	e005      	b.n	8004696 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	f000 f9db 	bl	8004a46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f000 f9ec 	bl	8004a6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2200      	movs	r2, #0
 800469a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	f003 0301 	and.w	r3, r3, #1
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d00c      	beq.n	80046c0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	f003 0301 	and.w	r3, r3, #1
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d007      	beq.n	80046c0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f06f 0201 	mvn.w	r2, #1
 80046b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f7fd fc60 	bl	8001f80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d00c      	beq.n	80046e4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d007      	beq.n	80046e4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80046dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	f000 fd7c 	bl	80051dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d00c      	beq.n	8004708 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d007      	beq.n	8004708 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004700:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004702:	6878      	ldr	r0, [r7, #4]
 8004704:	f000 f9bd 	bl	8004a82 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	f003 0320 	and.w	r3, r3, #32
 800470e:	2b00      	cmp	r3, #0
 8004710:	d00c      	beq.n	800472c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	f003 0320 	and.w	r3, r3, #32
 8004718:	2b00      	cmp	r3, #0
 800471a:	d007      	beq.n	800472c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f06f 0220 	mvn.w	r2, #32
 8004724:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 fd4e 	bl	80051c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800472c:	bf00      	nop
 800472e:	3710      	adds	r7, #16
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}

08004734 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b086      	sub	sp, #24
 8004738:	af00      	add	r7, sp, #0
 800473a:	60f8      	str	r0, [r7, #12]
 800473c:	60b9      	str	r1, [r7, #8]
 800473e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004740:	2300      	movs	r3, #0
 8004742:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800474a:	2b01      	cmp	r3, #1
 800474c:	d101      	bne.n	8004752 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800474e:	2302      	movs	r3, #2
 8004750:	e0ae      	b.n	80048b0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2201      	movs	r2, #1
 8004756:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2b0c      	cmp	r3, #12
 800475e:	f200 809f 	bhi.w	80048a0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004762:	a201      	add	r2, pc, #4	@ (adr r2, 8004768 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004768:	0800479d 	.word	0x0800479d
 800476c:	080048a1 	.word	0x080048a1
 8004770:	080048a1 	.word	0x080048a1
 8004774:	080048a1 	.word	0x080048a1
 8004778:	080047dd 	.word	0x080047dd
 800477c:	080048a1 	.word	0x080048a1
 8004780:	080048a1 	.word	0x080048a1
 8004784:	080048a1 	.word	0x080048a1
 8004788:	0800481f 	.word	0x0800481f
 800478c:	080048a1 	.word	0x080048a1
 8004790:	080048a1 	.word	0x080048a1
 8004794:	080048a1 	.word	0x080048a1
 8004798:	0800485f 	.word	0x0800485f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	68b9      	ldr	r1, [r7, #8]
 80047a2:	4618      	mov	r0, r3
 80047a4:	f000 fa24 	bl	8004bf0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	699a      	ldr	r2, [r3, #24]
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f042 0208 	orr.w	r2, r2, #8
 80047b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	699a      	ldr	r2, [r3, #24]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f022 0204 	bic.w	r2, r2, #4
 80047c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	6999      	ldr	r1, [r3, #24]
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	691a      	ldr	r2, [r3, #16]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	430a      	orrs	r2, r1
 80047d8:	619a      	str	r2, [r3, #24]
      break;
 80047da:	e064      	b.n	80048a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	68b9      	ldr	r1, [r7, #8]
 80047e2:	4618      	mov	r0, r3
 80047e4:	f000 fa74 	bl	8004cd0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	699a      	ldr	r2, [r3, #24]
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	699a      	ldr	r2, [r3, #24]
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004806:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	6999      	ldr	r1, [r3, #24]
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	691b      	ldr	r3, [r3, #16]
 8004812:	021a      	lsls	r2, r3, #8
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	430a      	orrs	r2, r1
 800481a:	619a      	str	r2, [r3, #24]
      break;
 800481c:	e043      	b.n	80048a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	68b9      	ldr	r1, [r7, #8]
 8004824:	4618      	mov	r0, r3
 8004826:	f000 fac9 	bl	8004dbc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	69da      	ldr	r2, [r3, #28]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f042 0208 	orr.w	r2, r2, #8
 8004838:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	69da      	ldr	r2, [r3, #28]
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f022 0204 	bic.w	r2, r2, #4
 8004848:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	69d9      	ldr	r1, [r3, #28]
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	691a      	ldr	r2, [r3, #16]
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	430a      	orrs	r2, r1
 800485a:	61da      	str	r2, [r3, #28]
      break;
 800485c:	e023      	b.n	80048a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	68b9      	ldr	r1, [r7, #8]
 8004864:	4618      	mov	r0, r3
 8004866:	f000 fb1d 	bl	8004ea4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	69da      	ldr	r2, [r3, #28]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004878:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	69da      	ldr	r2, [r3, #28]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004888:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	69d9      	ldr	r1, [r3, #28]
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	691b      	ldr	r3, [r3, #16]
 8004894:	021a      	lsls	r2, r3, #8
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	430a      	orrs	r2, r1
 800489c:	61da      	str	r2, [r3, #28]
      break;
 800489e:	e002      	b.n	80048a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	75fb      	strb	r3, [r7, #23]
      break;
 80048a4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2200      	movs	r2, #0
 80048aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80048ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	3718      	adds	r7, #24
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bd80      	pop	{r7, pc}

080048b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b084      	sub	sp, #16
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
 80048c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048c2:	2300      	movs	r3, #0
 80048c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d101      	bne.n	80048d4 <HAL_TIM_ConfigClockSource+0x1c>
 80048d0:	2302      	movs	r3, #2
 80048d2:	e0b4      	b.n	8004a3e <HAL_TIM_ConfigClockSource+0x186>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2202      	movs	r2, #2
 80048e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80048f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80048fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	68ba      	ldr	r2, [r7, #8]
 8004902:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800490c:	d03e      	beq.n	800498c <HAL_TIM_ConfigClockSource+0xd4>
 800490e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004912:	f200 8087 	bhi.w	8004a24 <HAL_TIM_ConfigClockSource+0x16c>
 8004916:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800491a:	f000 8086 	beq.w	8004a2a <HAL_TIM_ConfigClockSource+0x172>
 800491e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004922:	d87f      	bhi.n	8004a24 <HAL_TIM_ConfigClockSource+0x16c>
 8004924:	2b70      	cmp	r3, #112	@ 0x70
 8004926:	d01a      	beq.n	800495e <HAL_TIM_ConfigClockSource+0xa6>
 8004928:	2b70      	cmp	r3, #112	@ 0x70
 800492a:	d87b      	bhi.n	8004a24 <HAL_TIM_ConfigClockSource+0x16c>
 800492c:	2b60      	cmp	r3, #96	@ 0x60
 800492e:	d050      	beq.n	80049d2 <HAL_TIM_ConfigClockSource+0x11a>
 8004930:	2b60      	cmp	r3, #96	@ 0x60
 8004932:	d877      	bhi.n	8004a24 <HAL_TIM_ConfigClockSource+0x16c>
 8004934:	2b50      	cmp	r3, #80	@ 0x50
 8004936:	d03c      	beq.n	80049b2 <HAL_TIM_ConfigClockSource+0xfa>
 8004938:	2b50      	cmp	r3, #80	@ 0x50
 800493a:	d873      	bhi.n	8004a24 <HAL_TIM_ConfigClockSource+0x16c>
 800493c:	2b40      	cmp	r3, #64	@ 0x40
 800493e:	d058      	beq.n	80049f2 <HAL_TIM_ConfigClockSource+0x13a>
 8004940:	2b40      	cmp	r3, #64	@ 0x40
 8004942:	d86f      	bhi.n	8004a24 <HAL_TIM_ConfigClockSource+0x16c>
 8004944:	2b30      	cmp	r3, #48	@ 0x30
 8004946:	d064      	beq.n	8004a12 <HAL_TIM_ConfigClockSource+0x15a>
 8004948:	2b30      	cmp	r3, #48	@ 0x30
 800494a:	d86b      	bhi.n	8004a24 <HAL_TIM_ConfigClockSource+0x16c>
 800494c:	2b20      	cmp	r3, #32
 800494e:	d060      	beq.n	8004a12 <HAL_TIM_ConfigClockSource+0x15a>
 8004950:	2b20      	cmp	r3, #32
 8004952:	d867      	bhi.n	8004a24 <HAL_TIM_ConfigClockSource+0x16c>
 8004954:	2b00      	cmp	r3, #0
 8004956:	d05c      	beq.n	8004a12 <HAL_TIM_ConfigClockSource+0x15a>
 8004958:	2b10      	cmp	r3, #16
 800495a:	d05a      	beq.n	8004a12 <HAL_TIM_ConfigClockSource+0x15a>
 800495c:	e062      	b.n	8004a24 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800496e:	f000 fb69 	bl	8005044 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004980:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	68ba      	ldr	r2, [r7, #8]
 8004988:	609a      	str	r2, [r3, #8]
      break;
 800498a:	e04f      	b.n	8004a2c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800499c:	f000 fb52 	bl	8005044 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	689a      	ldr	r2, [r3, #8]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80049ae:	609a      	str	r2, [r3, #8]
      break;
 80049b0:	e03c      	b.n	8004a2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049be:	461a      	mov	r2, r3
 80049c0:	f000 fac6 	bl	8004f50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	2150      	movs	r1, #80	@ 0x50
 80049ca:	4618      	mov	r0, r3
 80049cc:	f000 fb1f 	bl	800500e <TIM_ITRx_SetConfig>
      break;
 80049d0:	e02c      	b.n	8004a2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80049de:	461a      	mov	r2, r3
 80049e0:	f000 fae5 	bl	8004fae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2160      	movs	r1, #96	@ 0x60
 80049ea:	4618      	mov	r0, r3
 80049ec:	f000 fb0f 	bl	800500e <TIM_ITRx_SetConfig>
      break;
 80049f0:	e01c      	b.n	8004a2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049fe:	461a      	mov	r2, r3
 8004a00:	f000 faa6 	bl	8004f50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	2140      	movs	r1, #64	@ 0x40
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f000 faff 	bl	800500e <TIM_ITRx_SetConfig>
      break;
 8004a10:	e00c      	b.n	8004a2c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4619      	mov	r1, r3
 8004a1c:	4610      	mov	r0, r2
 8004a1e:	f000 faf6 	bl	800500e <TIM_ITRx_SetConfig>
      break;
 8004a22:	e003      	b.n	8004a2c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	73fb      	strb	r3, [r7, #15]
      break;
 8004a28:	e000      	b.n	8004a2c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004a2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2200      	movs	r2, #0
 8004a38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004a3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3710      	adds	r7, #16
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}

08004a46 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a46:	b480      	push	{r7}
 8004a48:	b083      	sub	sp, #12
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a4e:	bf00      	nop
 8004a50:	370c      	adds	r7, #12
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr

08004a5a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a5a:	b480      	push	{r7}
 8004a5c:	b083      	sub	sp, #12
 8004a5e:	af00      	add	r7, sp, #0
 8004a60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a62:	bf00      	nop
 8004a64:	370c      	adds	r7, #12
 8004a66:	46bd      	mov	sp, r7
 8004a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6c:	4770      	bx	lr

08004a6e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a6e:	b480      	push	{r7}
 8004a70:	b083      	sub	sp, #12
 8004a72:	af00      	add	r7, sp, #0
 8004a74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a76:	bf00      	nop
 8004a78:	370c      	adds	r7, #12
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a80:	4770      	bx	lr

08004a82 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a82:	b480      	push	{r7}
 8004a84:	b083      	sub	sp, #12
 8004a86:	af00      	add	r7, sp, #0
 8004a88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a8a:	bf00      	nop
 8004a8c:	370c      	adds	r7, #12
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a94:	4770      	bx	lr
	...

08004a98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b085      	sub	sp, #20
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	4a46      	ldr	r2, [pc, #280]	@ (8004bc4 <TIM_Base_SetConfig+0x12c>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d013      	beq.n	8004ad8 <TIM_Base_SetConfig+0x40>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ab6:	d00f      	beq.n	8004ad8 <TIM_Base_SetConfig+0x40>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	4a43      	ldr	r2, [pc, #268]	@ (8004bc8 <TIM_Base_SetConfig+0x130>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d00b      	beq.n	8004ad8 <TIM_Base_SetConfig+0x40>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	4a42      	ldr	r2, [pc, #264]	@ (8004bcc <TIM_Base_SetConfig+0x134>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d007      	beq.n	8004ad8 <TIM_Base_SetConfig+0x40>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	4a41      	ldr	r2, [pc, #260]	@ (8004bd0 <TIM_Base_SetConfig+0x138>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d003      	beq.n	8004ad8 <TIM_Base_SetConfig+0x40>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	4a40      	ldr	r2, [pc, #256]	@ (8004bd4 <TIM_Base_SetConfig+0x13c>)
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d108      	bne.n	8004aea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ade:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	68fa      	ldr	r2, [r7, #12]
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a35      	ldr	r2, [pc, #212]	@ (8004bc4 <TIM_Base_SetConfig+0x12c>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d02b      	beq.n	8004b4a <TIM_Base_SetConfig+0xb2>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004af8:	d027      	beq.n	8004b4a <TIM_Base_SetConfig+0xb2>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	4a32      	ldr	r2, [pc, #200]	@ (8004bc8 <TIM_Base_SetConfig+0x130>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d023      	beq.n	8004b4a <TIM_Base_SetConfig+0xb2>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a31      	ldr	r2, [pc, #196]	@ (8004bcc <TIM_Base_SetConfig+0x134>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d01f      	beq.n	8004b4a <TIM_Base_SetConfig+0xb2>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4a30      	ldr	r2, [pc, #192]	@ (8004bd0 <TIM_Base_SetConfig+0x138>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d01b      	beq.n	8004b4a <TIM_Base_SetConfig+0xb2>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	4a2f      	ldr	r2, [pc, #188]	@ (8004bd4 <TIM_Base_SetConfig+0x13c>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d017      	beq.n	8004b4a <TIM_Base_SetConfig+0xb2>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	4a2e      	ldr	r2, [pc, #184]	@ (8004bd8 <TIM_Base_SetConfig+0x140>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d013      	beq.n	8004b4a <TIM_Base_SetConfig+0xb2>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	4a2d      	ldr	r2, [pc, #180]	@ (8004bdc <TIM_Base_SetConfig+0x144>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d00f      	beq.n	8004b4a <TIM_Base_SetConfig+0xb2>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	4a2c      	ldr	r2, [pc, #176]	@ (8004be0 <TIM_Base_SetConfig+0x148>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d00b      	beq.n	8004b4a <TIM_Base_SetConfig+0xb2>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	4a2b      	ldr	r2, [pc, #172]	@ (8004be4 <TIM_Base_SetConfig+0x14c>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d007      	beq.n	8004b4a <TIM_Base_SetConfig+0xb2>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	4a2a      	ldr	r2, [pc, #168]	@ (8004be8 <TIM_Base_SetConfig+0x150>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d003      	beq.n	8004b4a <TIM_Base_SetConfig+0xb2>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	4a29      	ldr	r2, [pc, #164]	@ (8004bec <TIM_Base_SetConfig+0x154>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d108      	bne.n	8004b5c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	68db      	ldr	r3, [r3, #12]
 8004b56:	68fa      	ldr	r2, [r7, #12]
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	695b      	ldr	r3, [r3, #20]
 8004b66:	4313      	orrs	r3, r2
 8004b68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	68fa      	ldr	r2, [r7, #12]
 8004b6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	689a      	ldr	r2, [r3, #8]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	4a10      	ldr	r2, [pc, #64]	@ (8004bc4 <TIM_Base_SetConfig+0x12c>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d003      	beq.n	8004b90 <TIM_Base_SetConfig+0xf8>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	4a12      	ldr	r2, [pc, #72]	@ (8004bd4 <TIM_Base_SetConfig+0x13c>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d103      	bne.n	8004b98 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	691a      	ldr	r2, [r3, #16]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	691b      	ldr	r3, [r3, #16]
 8004ba2:	f003 0301 	and.w	r3, r3, #1
 8004ba6:	2b01      	cmp	r3, #1
 8004ba8:	d105      	bne.n	8004bb6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	691b      	ldr	r3, [r3, #16]
 8004bae:	f023 0201 	bic.w	r2, r3, #1
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	611a      	str	r2, [r3, #16]
  }
}
 8004bb6:	bf00      	nop
 8004bb8:	3714      	adds	r7, #20
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc0:	4770      	bx	lr
 8004bc2:	bf00      	nop
 8004bc4:	40010000 	.word	0x40010000
 8004bc8:	40000400 	.word	0x40000400
 8004bcc:	40000800 	.word	0x40000800
 8004bd0:	40000c00 	.word	0x40000c00
 8004bd4:	40010400 	.word	0x40010400
 8004bd8:	40014000 	.word	0x40014000
 8004bdc:	40014400 	.word	0x40014400
 8004be0:	40014800 	.word	0x40014800
 8004be4:	40001800 	.word	0x40001800
 8004be8:	40001c00 	.word	0x40001c00
 8004bec:	40002000 	.word	0x40002000

08004bf0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b087      	sub	sp, #28
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
 8004bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6a1b      	ldr	r3, [r3, #32]
 8004bfe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6a1b      	ldr	r3, [r3, #32]
 8004c04:	f023 0201 	bic.w	r2, r3, #1
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	699b      	ldr	r3, [r3, #24]
 8004c16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f023 0303 	bic.w	r3, r3, #3
 8004c26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	68fa      	ldr	r2, [r7, #12]
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	f023 0302 	bic.w	r3, r3, #2
 8004c38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	697a      	ldr	r2, [r7, #20]
 8004c40:	4313      	orrs	r3, r2
 8004c42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	4a20      	ldr	r2, [pc, #128]	@ (8004cc8 <TIM_OC1_SetConfig+0xd8>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d003      	beq.n	8004c54 <TIM_OC1_SetConfig+0x64>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	4a1f      	ldr	r2, [pc, #124]	@ (8004ccc <TIM_OC1_SetConfig+0xdc>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d10c      	bne.n	8004c6e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	f023 0308 	bic.w	r3, r3, #8
 8004c5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	68db      	ldr	r3, [r3, #12]
 8004c60:	697a      	ldr	r2, [r7, #20]
 8004c62:	4313      	orrs	r3, r2
 8004c64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	f023 0304 	bic.w	r3, r3, #4
 8004c6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	4a15      	ldr	r2, [pc, #84]	@ (8004cc8 <TIM_OC1_SetConfig+0xd8>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d003      	beq.n	8004c7e <TIM_OC1_SetConfig+0x8e>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	4a14      	ldr	r2, [pc, #80]	@ (8004ccc <TIM_OC1_SetConfig+0xdc>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d111      	bne.n	8004ca2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004c8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	695b      	ldr	r3, [r3, #20]
 8004c92:	693a      	ldr	r2, [r7, #16]
 8004c94:	4313      	orrs	r3, r2
 8004c96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	699b      	ldr	r3, [r3, #24]
 8004c9c:	693a      	ldr	r2, [r7, #16]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	693a      	ldr	r2, [r7, #16]
 8004ca6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	68fa      	ldr	r2, [r7, #12]
 8004cac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	685a      	ldr	r2, [r3, #4]
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	697a      	ldr	r2, [r7, #20]
 8004cba:	621a      	str	r2, [r3, #32]
}
 8004cbc:	bf00      	nop
 8004cbe:	371c      	adds	r7, #28
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc6:	4770      	bx	lr
 8004cc8:	40010000 	.word	0x40010000
 8004ccc:	40010400 	.word	0x40010400

08004cd0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b087      	sub	sp, #28
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6a1b      	ldr	r3, [r3, #32]
 8004cde:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a1b      	ldr	r3, [r3, #32]
 8004ce4:	f023 0210 	bic.w	r2, r3, #16
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	699b      	ldr	r3, [r3, #24]
 8004cf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004cfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	021b      	lsls	r3, r3, #8
 8004d0e:	68fa      	ldr	r2, [r7, #12]
 8004d10:	4313      	orrs	r3, r2
 8004d12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	f023 0320 	bic.w	r3, r3, #32
 8004d1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	011b      	lsls	r3, r3, #4
 8004d22:	697a      	ldr	r2, [r7, #20]
 8004d24:	4313      	orrs	r3, r2
 8004d26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	4a22      	ldr	r2, [pc, #136]	@ (8004db4 <TIM_OC2_SetConfig+0xe4>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d003      	beq.n	8004d38 <TIM_OC2_SetConfig+0x68>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	4a21      	ldr	r2, [pc, #132]	@ (8004db8 <TIM_OC2_SetConfig+0xe8>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d10d      	bne.n	8004d54 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	68db      	ldr	r3, [r3, #12]
 8004d44:	011b      	lsls	r3, r3, #4
 8004d46:	697a      	ldr	r2, [r7, #20]
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d52:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	4a17      	ldr	r2, [pc, #92]	@ (8004db4 <TIM_OC2_SetConfig+0xe4>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d003      	beq.n	8004d64 <TIM_OC2_SetConfig+0x94>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	4a16      	ldr	r2, [pc, #88]	@ (8004db8 <TIM_OC2_SetConfig+0xe8>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d113      	bne.n	8004d8c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004d6a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004d72:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	695b      	ldr	r3, [r3, #20]
 8004d78:	009b      	lsls	r3, r3, #2
 8004d7a:	693a      	ldr	r2, [r7, #16]
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	699b      	ldr	r3, [r3, #24]
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	693a      	ldr	r2, [r7, #16]
 8004d88:	4313      	orrs	r3, r2
 8004d8a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	693a      	ldr	r2, [r7, #16]
 8004d90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	68fa      	ldr	r2, [r7, #12]
 8004d96:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	685a      	ldr	r2, [r3, #4]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	697a      	ldr	r2, [r7, #20]
 8004da4:	621a      	str	r2, [r3, #32]
}
 8004da6:	bf00      	nop
 8004da8:	371c      	adds	r7, #28
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr
 8004db2:	bf00      	nop
 8004db4:	40010000 	.word	0x40010000
 8004db8:	40010400 	.word	0x40010400

08004dbc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b087      	sub	sp, #28
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
 8004dc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6a1b      	ldr	r3, [r3, #32]
 8004dca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6a1b      	ldr	r3, [r3, #32]
 8004dd0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	685b      	ldr	r3, [r3, #4]
 8004ddc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	69db      	ldr	r3, [r3, #28]
 8004de2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	f023 0303 	bic.w	r3, r3, #3
 8004df2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	68fa      	ldr	r2, [r7, #12]
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004e04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	021b      	lsls	r3, r3, #8
 8004e0c:	697a      	ldr	r2, [r7, #20]
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	4a21      	ldr	r2, [pc, #132]	@ (8004e9c <TIM_OC3_SetConfig+0xe0>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d003      	beq.n	8004e22 <TIM_OC3_SetConfig+0x66>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	4a20      	ldr	r2, [pc, #128]	@ (8004ea0 <TIM_OC3_SetConfig+0xe4>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d10d      	bne.n	8004e3e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004e28:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	68db      	ldr	r3, [r3, #12]
 8004e2e:	021b      	lsls	r3, r3, #8
 8004e30:	697a      	ldr	r2, [r7, #20]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004e3c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	4a16      	ldr	r2, [pc, #88]	@ (8004e9c <TIM_OC3_SetConfig+0xe0>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d003      	beq.n	8004e4e <TIM_OC3_SetConfig+0x92>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	4a15      	ldr	r2, [pc, #84]	@ (8004ea0 <TIM_OC3_SetConfig+0xe4>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d113      	bne.n	8004e76 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004e54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004e5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	695b      	ldr	r3, [r3, #20]
 8004e62:	011b      	lsls	r3, r3, #4
 8004e64:	693a      	ldr	r2, [r7, #16]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	699b      	ldr	r3, [r3, #24]
 8004e6e:	011b      	lsls	r3, r3, #4
 8004e70:	693a      	ldr	r2, [r7, #16]
 8004e72:	4313      	orrs	r3, r2
 8004e74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	693a      	ldr	r2, [r7, #16]
 8004e7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	68fa      	ldr	r2, [r7, #12]
 8004e80:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	685a      	ldr	r2, [r3, #4]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	697a      	ldr	r2, [r7, #20]
 8004e8e:	621a      	str	r2, [r3, #32]
}
 8004e90:	bf00      	nop
 8004e92:	371c      	adds	r7, #28
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr
 8004e9c:	40010000 	.word	0x40010000
 8004ea0:	40010400 	.word	0x40010400

08004ea4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b087      	sub	sp, #28
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
 8004eac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6a1b      	ldr	r3, [r3, #32]
 8004eb2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6a1b      	ldr	r3, [r3, #32]
 8004eb8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	69db      	ldr	r3, [r3, #28]
 8004eca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ed2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004eda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	021b      	lsls	r3, r3, #8
 8004ee2:	68fa      	ldr	r2, [r7, #12]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004eee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	689b      	ldr	r3, [r3, #8]
 8004ef4:	031b      	lsls	r3, r3, #12
 8004ef6:	693a      	ldr	r2, [r7, #16]
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	4a12      	ldr	r2, [pc, #72]	@ (8004f48 <TIM_OC4_SetConfig+0xa4>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d003      	beq.n	8004f0c <TIM_OC4_SetConfig+0x68>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	4a11      	ldr	r2, [pc, #68]	@ (8004f4c <TIM_OC4_SetConfig+0xa8>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d109      	bne.n	8004f20 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004f12:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	695b      	ldr	r3, [r3, #20]
 8004f18:	019b      	lsls	r3, r3, #6
 8004f1a:	697a      	ldr	r2, [r7, #20]
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	697a      	ldr	r2, [r7, #20]
 8004f24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	68fa      	ldr	r2, [r7, #12]
 8004f2a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	685a      	ldr	r2, [r3, #4]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	693a      	ldr	r2, [r7, #16]
 8004f38:	621a      	str	r2, [r3, #32]
}
 8004f3a:	bf00      	nop
 8004f3c:	371c      	adds	r7, #28
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f44:	4770      	bx	lr
 8004f46:	bf00      	nop
 8004f48:	40010000 	.word	0x40010000
 8004f4c:	40010400 	.word	0x40010400

08004f50 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b087      	sub	sp, #28
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	60f8      	str	r0, [r7, #12]
 8004f58:	60b9      	str	r1, [r7, #8]
 8004f5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	6a1b      	ldr	r3, [r3, #32]
 8004f60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6a1b      	ldr	r3, [r3, #32]
 8004f66:	f023 0201 	bic.w	r2, r3, #1
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	699b      	ldr	r3, [r3, #24]
 8004f72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	011b      	lsls	r3, r3, #4
 8004f80:	693a      	ldr	r2, [r7, #16]
 8004f82:	4313      	orrs	r3, r2
 8004f84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	f023 030a 	bic.w	r3, r3, #10
 8004f8c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f8e:	697a      	ldr	r2, [r7, #20]
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	4313      	orrs	r3, r2
 8004f94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	693a      	ldr	r2, [r7, #16]
 8004f9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	697a      	ldr	r2, [r7, #20]
 8004fa0:	621a      	str	r2, [r3, #32]
}
 8004fa2:	bf00      	nop
 8004fa4:	371c      	adds	r7, #28
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fac:	4770      	bx	lr

08004fae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fae:	b480      	push	{r7}
 8004fb0:	b087      	sub	sp, #28
 8004fb2:	af00      	add	r7, sp, #0
 8004fb4:	60f8      	str	r0, [r7, #12]
 8004fb6:	60b9      	str	r1, [r7, #8]
 8004fb8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	6a1b      	ldr	r3, [r3, #32]
 8004fbe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	6a1b      	ldr	r3, [r3, #32]
 8004fc4:	f023 0210 	bic.w	r2, r3, #16
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	699b      	ldr	r3, [r3, #24]
 8004fd0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004fd8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	031b      	lsls	r3, r3, #12
 8004fde:	693a      	ldr	r2, [r7, #16]
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004fea:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	011b      	lsls	r3, r3, #4
 8004ff0:	697a      	ldr	r2, [r7, #20]
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	693a      	ldr	r2, [r7, #16]
 8004ffa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	697a      	ldr	r2, [r7, #20]
 8005000:	621a      	str	r2, [r3, #32]
}
 8005002:	bf00      	nop
 8005004:	371c      	adds	r7, #28
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr

0800500e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800500e:	b480      	push	{r7}
 8005010:	b085      	sub	sp, #20
 8005012:	af00      	add	r7, sp, #0
 8005014:	6078      	str	r0, [r7, #4]
 8005016:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	689b      	ldr	r3, [r3, #8]
 800501c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005024:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005026:	683a      	ldr	r2, [r7, #0]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	4313      	orrs	r3, r2
 800502c:	f043 0307 	orr.w	r3, r3, #7
 8005030:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	68fa      	ldr	r2, [r7, #12]
 8005036:	609a      	str	r2, [r3, #8]
}
 8005038:	bf00      	nop
 800503a:	3714      	adds	r7, #20
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr

08005044 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005044:	b480      	push	{r7}
 8005046:	b087      	sub	sp, #28
 8005048:	af00      	add	r7, sp, #0
 800504a:	60f8      	str	r0, [r7, #12]
 800504c:	60b9      	str	r1, [r7, #8]
 800504e:	607a      	str	r2, [r7, #4]
 8005050:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	689b      	ldr	r3, [r3, #8]
 8005056:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800505e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	021a      	lsls	r2, r3, #8
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	431a      	orrs	r2, r3
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	4313      	orrs	r3, r2
 800506c:	697a      	ldr	r2, [r7, #20]
 800506e:	4313      	orrs	r3, r2
 8005070:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	697a      	ldr	r2, [r7, #20]
 8005076:	609a      	str	r2, [r3, #8]
}
 8005078:	bf00      	nop
 800507a:	371c      	adds	r7, #28
 800507c:	46bd      	mov	sp, r7
 800507e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005082:	4770      	bx	lr

08005084 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005084:	b480      	push	{r7}
 8005086:	b087      	sub	sp, #28
 8005088:	af00      	add	r7, sp, #0
 800508a:	60f8      	str	r0, [r7, #12]
 800508c:	60b9      	str	r1, [r7, #8]
 800508e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	f003 031f 	and.w	r3, r3, #31
 8005096:	2201      	movs	r2, #1
 8005098:	fa02 f303 	lsl.w	r3, r2, r3
 800509c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	6a1a      	ldr	r2, [r3, #32]
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	43db      	mvns	r3, r3
 80050a6:	401a      	ands	r2, r3
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	6a1a      	ldr	r2, [r3, #32]
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	f003 031f 	and.w	r3, r3, #31
 80050b6:	6879      	ldr	r1, [r7, #4]
 80050b8:	fa01 f303 	lsl.w	r3, r1, r3
 80050bc:	431a      	orrs	r2, r3
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	621a      	str	r2, [r3, #32]
}
 80050c2:	bf00      	nop
 80050c4:	371c      	adds	r7, #28
 80050c6:	46bd      	mov	sp, r7
 80050c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050cc:	4770      	bx	lr
	...

080050d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b085      	sub	sp, #20
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
 80050d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	d101      	bne.n	80050e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80050e4:	2302      	movs	r3, #2
 80050e6:	e05a      	b.n	800519e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2201      	movs	r2, #1
 80050ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2202      	movs	r2, #2
 80050f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	689b      	ldr	r3, [r3, #8]
 8005106:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800510e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	68fa      	ldr	r2, [r7, #12]
 8005116:	4313      	orrs	r3, r2
 8005118:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	68fa      	ldr	r2, [r7, #12]
 8005120:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a21      	ldr	r2, [pc, #132]	@ (80051ac <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d022      	beq.n	8005172 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005134:	d01d      	beq.n	8005172 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a1d      	ldr	r2, [pc, #116]	@ (80051b0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d018      	beq.n	8005172 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a1b      	ldr	r2, [pc, #108]	@ (80051b4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d013      	beq.n	8005172 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4a1a      	ldr	r2, [pc, #104]	@ (80051b8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d00e      	beq.n	8005172 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a18      	ldr	r2, [pc, #96]	@ (80051bc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d009      	beq.n	8005172 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a17      	ldr	r2, [pc, #92]	@ (80051c0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d004      	beq.n	8005172 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a15      	ldr	r2, [pc, #84]	@ (80051c4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d10c      	bne.n	800518c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005178:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	68ba      	ldr	r2, [r7, #8]
 8005180:	4313      	orrs	r3, r2
 8005182:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	68ba      	ldr	r2, [r7, #8]
 800518a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2201      	movs	r2, #1
 8005190:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2200      	movs	r2, #0
 8005198:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800519c:	2300      	movs	r3, #0
}
 800519e:	4618      	mov	r0, r3
 80051a0:	3714      	adds	r7, #20
 80051a2:	46bd      	mov	sp, r7
 80051a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a8:	4770      	bx	lr
 80051aa:	bf00      	nop
 80051ac:	40010000 	.word	0x40010000
 80051b0:	40000400 	.word	0x40000400
 80051b4:	40000800 	.word	0x40000800
 80051b8:	40000c00 	.word	0x40000c00
 80051bc:	40010400 	.word	0x40010400
 80051c0:	40014000 	.word	0x40014000
 80051c4:	40001800 	.word	0x40001800

080051c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051d0:	bf00      	nop
 80051d2:	370c      	adds	r7, #12
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr

080051dc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051dc:	b480      	push	{r7}
 80051de:	b083      	sub	sp, #12
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051e4:	bf00      	nop
 80051e6:	370c      	adds	r7, #12
 80051e8:	46bd      	mov	sp, r7
 80051ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ee:	4770      	bx	lr

080051f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b082      	sub	sp, #8
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d101      	bne.n	8005202 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	e042      	b.n	8005288 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005208:	b2db      	uxtb	r3, r3
 800520a:	2b00      	cmp	r3, #0
 800520c:	d106      	bne.n	800521c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f7fd f90e 	bl	8002438 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2224      	movs	r2, #36	@ 0x24
 8005220:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	68da      	ldr	r2, [r3, #12]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005232:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005234:	6878      	ldr	r0, [r7, #4]
 8005236:	f000 fc85 	bl	8005b44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	691a      	ldr	r2, [r3, #16]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005248:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	695a      	ldr	r2, [r3, #20]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005258:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	68da      	ldr	r2, [r3, #12]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005268:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2200      	movs	r2, #0
 800526e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2220      	movs	r2, #32
 8005274:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2220      	movs	r2, #32
 800527c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2200      	movs	r2, #0
 8005284:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005286:	2300      	movs	r3, #0
}
 8005288:	4618      	mov	r0, r3
 800528a:	3708      	adds	r7, #8
 800528c:	46bd      	mov	sp, r7
 800528e:	bd80      	pop	{r7, pc}

08005290 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b0ba      	sub	sp, #232	@ 0xe8
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	68db      	ldr	r3, [r3, #12]
 80052a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	695b      	ldr	r3, [r3, #20]
 80052b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80052b6:	2300      	movs	r3, #0
 80052b8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80052bc:	2300      	movs	r3, #0
 80052be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80052c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052c6:	f003 030f 	and.w	r3, r3, #15
 80052ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80052ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d10f      	bne.n	80052f6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80052d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052da:	f003 0320 	and.w	r3, r3, #32
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d009      	beq.n	80052f6 <HAL_UART_IRQHandler+0x66>
 80052e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052e6:	f003 0320 	and.w	r3, r3, #32
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d003      	beq.n	80052f6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f000 fb69 	bl	80059c6 <UART_Receive_IT>
      return;
 80052f4:	e25b      	b.n	80057ae <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80052f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	f000 80de 	beq.w	80054bc <HAL_UART_IRQHandler+0x22c>
 8005300:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005304:	f003 0301 	and.w	r3, r3, #1
 8005308:	2b00      	cmp	r3, #0
 800530a:	d106      	bne.n	800531a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800530c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005310:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005314:	2b00      	cmp	r3, #0
 8005316:	f000 80d1 	beq.w	80054bc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800531a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800531e:	f003 0301 	and.w	r3, r3, #1
 8005322:	2b00      	cmp	r3, #0
 8005324:	d00b      	beq.n	800533e <HAL_UART_IRQHandler+0xae>
 8005326:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800532a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800532e:	2b00      	cmp	r3, #0
 8005330:	d005      	beq.n	800533e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005336:	f043 0201 	orr.w	r2, r3, #1
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800533e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005342:	f003 0304 	and.w	r3, r3, #4
 8005346:	2b00      	cmp	r3, #0
 8005348:	d00b      	beq.n	8005362 <HAL_UART_IRQHandler+0xd2>
 800534a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800534e:	f003 0301 	and.w	r3, r3, #1
 8005352:	2b00      	cmp	r3, #0
 8005354:	d005      	beq.n	8005362 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800535a:	f043 0202 	orr.w	r2, r3, #2
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005362:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005366:	f003 0302 	and.w	r3, r3, #2
 800536a:	2b00      	cmp	r3, #0
 800536c:	d00b      	beq.n	8005386 <HAL_UART_IRQHandler+0xf6>
 800536e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005372:	f003 0301 	and.w	r3, r3, #1
 8005376:	2b00      	cmp	r3, #0
 8005378:	d005      	beq.n	8005386 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800537e:	f043 0204 	orr.w	r2, r3, #4
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005386:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800538a:	f003 0308 	and.w	r3, r3, #8
 800538e:	2b00      	cmp	r3, #0
 8005390:	d011      	beq.n	80053b6 <HAL_UART_IRQHandler+0x126>
 8005392:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005396:	f003 0320 	and.w	r3, r3, #32
 800539a:	2b00      	cmp	r3, #0
 800539c:	d105      	bne.n	80053aa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800539e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053a2:	f003 0301 	and.w	r3, r3, #1
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d005      	beq.n	80053b6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053ae:	f043 0208 	orr.w	r2, r3, #8
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	f000 81f2 	beq.w	80057a4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053c4:	f003 0320 	and.w	r3, r3, #32
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d008      	beq.n	80053de <HAL_UART_IRQHandler+0x14e>
 80053cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053d0:	f003 0320 	and.w	r3, r3, #32
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d002      	beq.n	80053de <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f000 faf4 	bl	80059c6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	695b      	ldr	r3, [r3, #20]
 80053e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053e8:	2b40      	cmp	r3, #64	@ 0x40
 80053ea:	bf0c      	ite	eq
 80053ec:	2301      	moveq	r3, #1
 80053ee:	2300      	movne	r3, #0
 80053f0:	b2db      	uxtb	r3, r3
 80053f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053fa:	f003 0308 	and.w	r3, r3, #8
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d103      	bne.n	800540a <HAL_UART_IRQHandler+0x17a>
 8005402:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005406:	2b00      	cmp	r3, #0
 8005408:	d04f      	beq.n	80054aa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	f000 f9fc 	bl	8005808 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	695b      	ldr	r3, [r3, #20]
 8005416:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800541a:	2b40      	cmp	r3, #64	@ 0x40
 800541c:	d141      	bne.n	80054a2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	3314      	adds	r3, #20
 8005424:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005428:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800542c:	e853 3f00 	ldrex	r3, [r3]
 8005430:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005434:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005438:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800543c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	3314      	adds	r3, #20
 8005446:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800544a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800544e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005452:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005456:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800545a:	e841 2300 	strex	r3, r2, [r1]
 800545e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005462:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005466:	2b00      	cmp	r3, #0
 8005468:	d1d9      	bne.n	800541e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800546e:	2b00      	cmp	r3, #0
 8005470:	d013      	beq.n	800549a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005476:	4a7e      	ldr	r2, [pc, #504]	@ (8005670 <HAL_UART_IRQHandler+0x3e0>)
 8005478:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800547e:	4618      	mov	r0, r3
 8005480:	f7fd ff75 	bl	800336e <HAL_DMA_Abort_IT>
 8005484:	4603      	mov	r3, r0
 8005486:	2b00      	cmp	r3, #0
 8005488:	d016      	beq.n	80054b8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800548e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005490:	687a      	ldr	r2, [r7, #4]
 8005492:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005494:	4610      	mov	r0, r2
 8005496:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005498:	e00e      	b.n	80054b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f000 f99e 	bl	80057dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054a0:	e00a      	b.n	80054b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f000 f99a 	bl	80057dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054a8:	e006      	b.n	80054b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80054aa:	6878      	ldr	r0, [r7, #4]
 80054ac:	f000 f996 	bl	80057dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2200      	movs	r2, #0
 80054b4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80054b6:	e175      	b.n	80057a4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054b8:	bf00      	nop
    return;
 80054ba:	e173      	b.n	80057a4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054c0:	2b01      	cmp	r3, #1
 80054c2:	f040 814f 	bne.w	8005764 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80054c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054ca:	f003 0310 	and.w	r3, r3, #16
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	f000 8148 	beq.w	8005764 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80054d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054d8:	f003 0310 	and.w	r3, r3, #16
 80054dc:	2b00      	cmp	r3, #0
 80054de:	f000 8141 	beq.w	8005764 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80054e2:	2300      	movs	r3, #0
 80054e4:	60bb      	str	r3, [r7, #8]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	60bb      	str	r3, [r7, #8]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	60bb      	str	r3, [r7, #8]
 80054f6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	695b      	ldr	r3, [r3, #20]
 80054fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005502:	2b40      	cmp	r3, #64	@ 0x40
 8005504:	f040 80b6 	bne.w	8005674 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005514:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005518:	2b00      	cmp	r3, #0
 800551a:	f000 8145 	beq.w	80057a8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005522:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005526:	429a      	cmp	r2, r3
 8005528:	f080 813e 	bcs.w	80057a8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005532:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005538:	69db      	ldr	r3, [r3, #28]
 800553a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800553e:	f000 8088 	beq.w	8005652 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	330c      	adds	r3, #12
 8005548:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800554c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005550:	e853 3f00 	ldrex	r3, [r3]
 8005554:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005558:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800555c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005560:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	330c      	adds	r3, #12
 800556a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800556e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005572:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005576:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800557a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800557e:	e841 2300 	strex	r3, r2, [r1]
 8005582:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005586:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800558a:	2b00      	cmp	r3, #0
 800558c:	d1d9      	bne.n	8005542 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	3314      	adds	r3, #20
 8005594:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005596:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005598:	e853 3f00 	ldrex	r3, [r3]
 800559c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800559e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80055a0:	f023 0301 	bic.w	r3, r3, #1
 80055a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	3314      	adds	r3, #20
 80055ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80055b2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80055b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055b8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80055ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80055be:	e841 2300 	strex	r3, r2, [r1]
 80055c2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80055c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d1e1      	bne.n	800558e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	3314      	adds	r3, #20
 80055d0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80055d4:	e853 3f00 	ldrex	r3, [r3]
 80055d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80055da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80055dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	3314      	adds	r3, #20
 80055ea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80055ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80055f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055f2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80055f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80055f6:	e841 2300 	strex	r3, r2, [r1]
 80055fa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80055fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d1e3      	bne.n	80055ca <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2220      	movs	r2, #32
 8005606:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2200      	movs	r2, #0
 800560e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	330c      	adds	r3, #12
 8005616:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005618:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800561a:	e853 3f00 	ldrex	r3, [r3]
 800561e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005620:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005622:	f023 0310 	bic.w	r3, r3, #16
 8005626:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	330c      	adds	r3, #12
 8005630:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005634:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005636:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005638:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800563a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800563c:	e841 2300 	strex	r3, r2, [r1]
 8005640:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005642:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005644:	2b00      	cmp	r3, #0
 8005646:	d1e3      	bne.n	8005610 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800564c:	4618      	mov	r0, r3
 800564e:	f7fd fe1e 	bl	800328e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2202      	movs	r2, #2
 8005656:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005660:	b29b      	uxth	r3, r3
 8005662:	1ad3      	subs	r3, r2, r3
 8005664:	b29b      	uxth	r3, r3
 8005666:	4619      	mov	r1, r3
 8005668:	6878      	ldr	r0, [r7, #4]
 800566a:	f000 f8c1 	bl	80057f0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800566e:	e09b      	b.n	80057a8 <HAL_UART_IRQHandler+0x518>
 8005670:	080058cf 	.word	0x080058cf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800567c:	b29b      	uxth	r3, r3
 800567e:	1ad3      	subs	r3, r2, r3
 8005680:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005688:	b29b      	uxth	r3, r3
 800568a:	2b00      	cmp	r3, #0
 800568c:	f000 808e 	beq.w	80057ac <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005690:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005694:	2b00      	cmp	r3, #0
 8005696:	f000 8089 	beq.w	80057ac <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	330c      	adds	r3, #12
 80056a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056a4:	e853 3f00 	ldrex	r3, [r3]
 80056a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80056aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80056b0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	330c      	adds	r3, #12
 80056ba:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80056be:	647a      	str	r2, [r7, #68]	@ 0x44
 80056c0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056c2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80056c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80056c6:	e841 2300 	strex	r3, r2, [r1]
 80056ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80056cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d1e3      	bne.n	800569a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	3314      	adds	r3, #20
 80056d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056dc:	e853 3f00 	ldrex	r3, [r3]
 80056e0:	623b      	str	r3, [r7, #32]
   return(result);
 80056e2:	6a3b      	ldr	r3, [r7, #32]
 80056e4:	f023 0301 	bic.w	r3, r3, #1
 80056e8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	3314      	adds	r3, #20
 80056f2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80056f6:	633a      	str	r2, [r7, #48]	@ 0x30
 80056f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80056fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056fe:	e841 2300 	strex	r3, r2, [r1]
 8005702:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005706:	2b00      	cmp	r3, #0
 8005708:	d1e3      	bne.n	80056d2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2220      	movs	r2, #32
 800570e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2200      	movs	r2, #0
 8005716:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	330c      	adds	r3, #12
 800571e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005720:	693b      	ldr	r3, [r7, #16]
 8005722:	e853 3f00 	ldrex	r3, [r3]
 8005726:	60fb      	str	r3, [r7, #12]
   return(result);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	f023 0310 	bic.w	r3, r3, #16
 800572e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	330c      	adds	r3, #12
 8005738:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800573c:	61fa      	str	r2, [r7, #28]
 800573e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005740:	69b9      	ldr	r1, [r7, #24]
 8005742:	69fa      	ldr	r2, [r7, #28]
 8005744:	e841 2300 	strex	r3, r2, [r1]
 8005748:	617b      	str	r3, [r7, #20]
   return(result);
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d1e3      	bne.n	8005718 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2202      	movs	r2, #2
 8005754:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005756:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800575a:	4619      	mov	r1, r3
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	f000 f847 	bl	80057f0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005762:	e023      	b.n	80057ac <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005764:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005768:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800576c:	2b00      	cmp	r3, #0
 800576e:	d009      	beq.n	8005784 <HAL_UART_IRQHandler+0x4f4>
 8005770:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005774:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005778:	2b00      	cmp	r3, #0
 800577a:	d003      	beq.n	8005784 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800577c:	6878      	ldr	r0, [r7, #4]
 800577e:	f000 f8ba 	bl	80058f6 <UART_Transmit_IT>
    return;
 8005782:	e014      	b.n	80057ae <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005784:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005788:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800578c:	2b00      	cmp	r3, #0
 800578e:	d00e      	beq.n	80057ae <HAL_UART_IRQHandler+0x51e>
 8005790:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005794:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005798:	2b00      	cmp	r3, #0
 800579a:	d008      	beq.n	80057ae <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	f000 f8fa 	bl	8005996 <UART_EndTransmit_IT>
    return;
 80057a2:	e004      	b.n	80057ae <HAL_UART_IRQHandler+0x51e>
    return;
 80057a4:	bf00      	nop
 80057a6:	e002      	b.n	80057ae <HAL_UART_IRQHandler+0x51e>
      return;
 80057a8:	bf00      	nop
 80057aa:	e000      	b.n	80057ae <HAL_UART_IRQHandler+0x51e>
      return;
 80057ac:	bf00      	nop
  }
}
 80057ae:	37e8      	adds	r7, #232	@ 0xe8
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}

080057b4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80057b4:	b480      	push	{r7}
 80057b6:	b083      	sub	sp, #12
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80057bc:	bf00      	nop
 80057be:	370c      	adds	r7, #12
 80057c0:	46bd      	mov	sp, r7
 80057c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c6:	4770      	bx	lr

080057c8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b083      	sub	sp, #12
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80057d0:	bf00      	nop
 80057d2:	370c      	adds	r7, #12
 80057d4:	46bd      	mov	sp, r7
 80057d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057da:	4770      	bx	lr

080057dc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80057dc:	b480      	push	{r7}
 80057de:	b083      	sub	sp, #12
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80057e4:	bf00      	nop
 80057e6:	370c      	adds	r7, #12
 80057e8:	46bd      	mov	sp, r7
 80057ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ee:	4770      	bx	lr

080057f0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b083      	sub	sp, #12
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
 80057f8:	460b      	mov	r3, r1
 80057fa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80057fc:	bf00      	nop
 80057fe:	370c      	adds	r7, #12
 8005800:	46bd      	mov	sp, r7
 8005802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005806:	4770      	bx	lr

08005808 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005808:	b480      	push	{r7}
 800580a:	b095      	sub	sp, #84	@ 0x54
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	330c      	adds	r3, #12
 8005816:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005818:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800581a:	e853 3f00 	ldrex	r3, [r3]
 800581e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005822:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005826:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	330c      	adds	r3, #12
 800582e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005830:	643a      	str	r2, [r7, #64]	@ 0x40
 8005832:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005834:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005836:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005838:	e841 2300 	strex	r3, r2, [r1]
 800583c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800583e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005840:	2b00      	cmp	r3, #0
 8005842:	d1e5      	bne.n	8005810 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	3314      	adds	r3, #20
 800584a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800584c:	6a3b      	ldr	r3, [r7, #32]
 800584e:	e853 3f00 	ldrex	r3, [r3]
 8005852:	61fb      	str	r3, [r7, #28]
   return(result);
 8005854:	69fb      	ldr	r3, [r7, #28]
 8005856:	f023 0301 	bic.w	r3, r3, #1
 800585a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	3314      	adds	r3, #20
 8005862:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005864:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005866:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005868:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800586a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800586c:	e841 2300 	strex	r3, r2, [r1]
 8005870:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005874:	2b00      	cmp	r3, #0
 8005876:	d1e5      	bne.n	8005844 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800587c:	2b01      	cmp	r3, #1
 800587e:	d119      	bne.n	80058b4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	330c      	adds	r3, #12
 8005886:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	e853 3f00 	ldrex	r3, [r3]
 800588e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	f023 0310 	bic.w	r3, r3, #16
 8005896:	647b      	str	r3, [r7, #68]	@ 0x44
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	330c      	adds	r3, #12
 800589e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80058a0:	61ba      	str	r2, [r7, #24]
 80058a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a4:	6979      	ldr	r1, [r7, #20]
 80058a6:	69ba      	ldr	r2, [r7, #24]
 80058a8:	e841 2300 	strex	r3, r2, [r1]
 80058ac:	613b      	str	r3, [r7, #16]
   return(result);
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d1e5      	bne.n	8005880 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2220      	movs	r2, #32
 80058b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2200      	movs	r2, #0
 80058c0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80058c2:	bf00      	nop
 80058c4:	3754      	adds	r7, #84	@ 0x54
 80058c6:	46bd      	mov	sp, r7
 80058c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058cc:	4770      	bx	lr

080058ce <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80058ce:	b580      	push	{r7, lr}
 80058d0:	b084      	sub	sp, #16
 80058d2:	af00      	add	r7, sp, #0
 80058d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058da:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	2200      	movs	r2, #0
 80058e0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2200      	movs	r2, #0
 80058e6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80058e8:	68f8      	ldr	r0, [r7, #12]
 80058ea:	f7ff ff77 	bl	80057dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80058ee:	bf00      	nop
 80058f0:	3710      	adds	r7, #16
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}

080058f6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80058f6:	b480      	push	{r7}
 80058f8:	b085      	sub	sp, #20
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005904:	b2db      	uxtb	r3, r3
 8005906:	2b21      	cmp	r3, #33	@ 0x21
 8005908:	d13e      	bne.n	8005988 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	689b      	ldr	r3, [r3, #8]
 800590e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005912:	d114      	bne.n	800593e <UART_Transmit_IT+0x48>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	691b      	ldr	r3, [r3, #16]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d110      	bne.n	800593e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6a1b      	ldr	r3, [r3, #32]
 8005920:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	881b      	ldrh	r3, [r3, #0]
 8005926:	461a      	mov	r2, r3
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005930:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6a1b      	ldr	r3, [r3, #32]
 8005936:	1c9a      	adds	r2, r3, #2
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	621a      	str	r2, [r3, #32]
 800593c:	e008      	b.n	8005950 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6a1b      	ldr	r3, [r3, #32]
 8005942:	1c59      	adds	r1, r3, #1
 8005944:	687a      	ldr	r2, [r7, #4]
 8005946:	6211      	str	r1, [r2, #32]
 8005948:	781a      	ldrb	r2, [r3, #0]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005954:	b29b      	uxth	r3, r3
 8005956:	3b01      	subs	r3, #1
 8005958:	b29b      	uxth	r3, r3
 800595a:	687a      	ldr	r2, [r7, #4]
 800595c:	4619      	mov	r1, r3
 800595e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005960:	2b00      	cmp	r3, #0
 8005962:	d10f      	bne.n	8005984 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	68da      	ldr	r2, [r3, #12]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005972:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	68da      	ldr	r2, [r3, #12]
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005982:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005984:	2300      	movs	r3, #0
 8005986:	e000      	b.n	800598a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005988:	2302      	movs	r3, #2
  }
}
 800598a:	4618      	mov	r0, r3
 800598c:	3714      	adds	r7, #20
 800598e:	46bd      	mov	sp, r7
 8005990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005994:	4770      	bx	lr

08005996 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005996:	b580      	push	{r7, lr}
 8005998:	b082      	sub	sp, #8
 800599a:	af00      	add	r7, sp, #0
 800599c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	68da      	ldr	r2, [r3, #12]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059ac:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2220      	movs	r2, #32
 80059b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f7ff fefc 	bl	80057b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80059bc:	2300      	movs	r3, #0
}
 80059be:	4618      	mov	r0, r3
 80059c0:	3708      	adds	r7, #8
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}

080059c6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80059c6:	b580      	push	{r7, lr}
 80059c8:	b08c      	sub	sp, #48	@ 0x30
 80059ca:	af00      	add	r7, sp, #0
 80059cc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80059d4:	b2db      	uxtb	r3, r3
 80059d6:	2b22      	cmp	r3, #34	@ 0x22
 80059d8:	f040 80ae 	bne.w	8005b38 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	689b      	ldr	r3, [r3, #8]
 80059e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059e4:	d117      	bne.n	8005a16 <UART_Receive_IT+0x50>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	691b      	ldr	r3, [r3, #16]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d113      	bne.n	8005a16 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80059ee:	2300      	movs	r3, #0
 80059f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059f6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	b29b      	uxth	r3, r3
 8005a00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a04:	b29a      	uxth	r2, r3
 8005a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a08:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a0e:	1c9a      	adds	r2, r3, #2
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	629a      	str	r2, [r3, #40]	@ 0x28
 8005a14:	e026      	b.n	8005a64 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	689b      	ldr	r3, [r3, #8]
 8005a24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a28:	d007      	beq.n	8005a3a <UART_Receive_IT+0x74>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d10a      	bne.n	8005a48 <UART_Receive_IT+0x82>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	691b      	ldr	r3, [r3, #16]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d106      	bne.n	8005a48 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	b2da      	uxtb	r2, r3
 8005a42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a44:	701a      	strb	r2, [r3, #0]
 8005a46:	e008      	b.n	8005a5a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	b2db      	uxtb	r3, r3
 8005a50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a54:	b2da      	uxtb	r2, r3
 8005a56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a58:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a5e:	1c5a      	adds	r2, r3, #1
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005a68:	b29b      	uxth	r3, r3
 8005a6a:	3b01      	subs	r3, #1
 8005a6c:	b29b      	uxth	r3, r3
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	4619      	mov	r1, r3
 8005a72:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d15d      	bne.n	8005b34 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	68da      	ldr	r2, [r3, #12]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f022 0220 	bic.w	r2, r2, #32
 8005a86:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	68da      	ldr	r2, [r3, #12]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005a96:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	695a      	ldr	r2, [r3, #20]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f022 0201 	bic.w	r2, r2, #1
 8005aa6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2220      	movs	r2, #32
 8005aac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	d135      	bne.n	8005b2a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	330c      	adds	r3, #12
 8005aca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005acc:	697b      	ldr	r3, [r7, #20]
 8005ace:	e853 3f00 	ldrex	r3, [r3]
 8005ad2:	613b      	str	r3, [r7, #16]
   return(result);
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	f023 0310 	bic.w	r3, r3, #16
 8005ada:	627b      	str	r3, [r7, #36]	@ 0x24
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	330c      	adds	r3, #12
 8005ae2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ae4:	623a      	str	r2, [r7, #32]
 8005ae6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ae8:	69f9      	ldr	r1, [r7, #28]
 8005aea:	6a3a      	ldr	r2, [r7, #32]
 8005aec:	e841 2300 	strex	r3, r2, [r1]
 8005af0:	61bb      	str	r3, [r7, #24]
   return(result);
 8005af2:	69bb      	ldr	r3, [r7, #24]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d1e5      	bne.n	8005ac4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f003 0310 	and.w	r3, r3, #16
 8005b02:	2b10      	cmp	r3, #16
 8005b04:	d10a      	bne.n	8005b1c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005b06:	2300      	movs	r3, #0
 8005b08:	60fb      	str	r3, [r7, #12]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	60fb      	str	r3, [r7, #12]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	685b      	ldr	r3, [r3, #4]
 8005b18:	60fb      	str	r3, [r7, #12]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005b20:	4619      	mov	r1, r3
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f7ff fe64 	bl	80057f0 <HAL_UARTEx_RxEventCallback>
 8005b28:	e002      	b.n	8005b30 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	f7ff fe4c 	bl	80057c8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005b30:	2300      	movs	r3, #0
 8005b32:	e002      	b.n	8005b3a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005b34:	2300      	movs	r3, #0
 8005b36:	e000      	b.n	8005b3a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005b38:	2302      	movs	r3, #2
  }
}
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	3730      	adds	r7, #48	@ 0x30
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bd80      	pop	{r7, pc}
	...

08005b44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b48:	b0c0      	sub	sp, #256	@ 0x100
 8005b4a:	af00      	add	r7, sp, #0
 8005b4c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	691b      	ldr	r3, [r3, #16]
 8005b58:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005b5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b60:	68d9      	ldr	r1, [r3, #12]
 8005b62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	ea40 0301 	orr.w	r3, r0, r1
 8005b6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005b6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b72:	689a      	ldr	r2, [r3, #8]
 8005b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b78:	691b      	ldr	r3, [r3, #16]
 8005b7a:	431a      	orrs	r2, r3
 8005b7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b80:	695b      	ldr	r3, [r3, #20]
 8005b82:	431a      	orrs	r2, r3
 8005b84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b88:	69db      	ldr	r3, [r3, #28]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005b90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	68db      	ldr	r3, [r3, #12]
 8005b98:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005b9c:	f021 010c 	bic.w	r1, r1, #12
 8005ba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005baa:	430b      	orrs	r3, r1
 8005bac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005bae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	695b      	ldr	r3, [r3, #20]
 8005bb6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005bba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bbe:	6999      	ldr	r1, [r3, #24]
 8005bc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bc4:	681a      	ldr	r2, [r3, #0]
 8005bc6:	ea40 0301 	orr.w	r3, r0, r1
 8005bca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bd0:	681a      	ldr	r2, [r3, #0]
 8005bd2:	4b8f      	ldr	r3, [pc, #572]	@ (8005e10 <UART_SetConfig+0x2cc>)
 8005bd4:	429a      	cmp	r2, r3
 8005bd6:	d005      	beq.n	8005be4 <UART_SetConfig+0xa0>
 8005bd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bdc:	681a      	ldr	r2, [r3, #0]
 8005bde:	4b8d      	ldr	r3, [pc, #564]	@ (8005e14 <UART_SetConfig+0x2d0>)
 8005be0:	429a      	cmp	r2, r3
 8005be2:	d104      	bne.n	8005bee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005be4:	f7fe fa50 	bl	8004088 <HAL_RCC_GetPCLK2Freq>
 8005be8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005bec:	e003      	b.n	8005bf6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005bee:	f7fe fa37 	bl	8004060 <HAL_RCC_GetPCLK1Freq>
 8005bf2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005bf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bfa:	69db      	ldr	r3, [r3, #28]
 8005bfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c00:	f040 810c 	bne.w	8005e1c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005c04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c08:	2200      	movs	r2, #0
 8005c0a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005c0e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005c12:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005c16:	4622      	mov	r2, r4
 8005c18:	462b      	mov	r3, r5
 8005c1a:	1891      	adds	r1, r2, r2
 8005c1c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005c1e:	415b      	adcs	r3, r3
 8005c20:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c22:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005c26:	4621      	mov	r1, r4
 8005c28:	eb12 0801 	adds.w	r8, r2, r1
 8005c2c:	4629      	mov	r1, r5
 8005c2e:	eb43 0901 	adc.w	r9, r3, r1
 8005c32:	f04f 0200 	mov.w	r2, #0
 8005c36:	f04f 0300 	mov.w	r3, #0
 8005c3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005c3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005c42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005c46:	4690      	mov	r8, r2
 8005c48:	4699      	mov	r9, r3
 8005c4a:	4623      	mov	r3, r4
 8005c4c:	eb18 0303 	adds.w	r3, r8, r3
 8005c50:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005c54:	462b      	mov	r3, r5
 8005c56:	eb49 0303 	adc.w	r3, r9, r3
 8005c5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005c5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	2200      	movs	r2, #0
 8005c66:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005c6a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005c6e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005c72:	460b      	mov	r3, r1
 8005c74:	18db      	adds	r3, r3, r3
 8005c76:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c78:	4613      	mov	r3, r2
 8005c7a:	eb42 0303 	adc.w	r3, r2, r3
 8005c7e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005c80:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005c84:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005c88:	f7fa faf2 	bl	8000270 <__aeabi_uldivmod>
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	460b      	mov	r3, r1
 8005c90:	4b61      	ldr	r3, [pc, #388]	@ (8005e18 <UART_SetConfig+0x2d4>)
 8005c92:	fba3 2302 	umull	r2, r3, r3, r2
 8005c96:	095b      	lsrs	r3, r3, #5
 8005c98:	011c      	lsls	r4, r3, #4
 8005c9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005ca4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005ca8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005cac:	4642      	mov	r2, r8
 8005cae:	464b      	mov	r3, r9
 8005cb0:	1891      	adds	r1, r2, r2
 8005cb2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005cb4:	415b      	adcs	r3, r3
 8005cb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cb8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005cbc:	4641      	mov	r1, r8
 8005cbe:	eb12 0a01 	adds.w	sl, r2, r1
 8005cc2:	4649      	mov	r1, r9
 8005cc4:	eb43 0b01 	adc.w	fp, r3, r1
 8005cc8:	f04f 0200 	mov.w	r2, #0
 8005ccc:	f04f 0300 	mov.w	r3, #0
 8005cd0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005cd4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005cd8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005cdc:	4692      	mov	sl, r2
 8005cde:	469b      	mov	fp, r3
 8005ce0:	4643      	mov	r3, r8
 8005ce2:	eb1a 0303 	adds.w	r3, sl, r3
 8005ce6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005cea:	464b      	mov	r3, r9
 8005cec:	eb4b 0303 	adc.w	r3, fp, r3
 8005cf0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005cf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005d00:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005d04:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005d08:	460b      	mov	r3, r1
 8005d0a:	18db      	adds	r3, r3, r3
 8005d0c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005d0e:	4613      	mov	r3, r2
 8005d10:	eb42 0303 	adc.w	r3, r2, r3
 8005d14:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d16:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005d1a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005d1e:	f7fa faa7 	bl	8000270 <__aeabi_uldivmod>
 8005d22:	4602      	mov	r2, r0
 8005d24:	460b      	mov	r3, r1
 8005d26:	4611      	mov	r1, r2
 8005d28:	4b3b      	ldr	r3, [pc, #236]	@ (8005e18 <UART_SetConfig+0x2d4>)
 8005d2a:	fba3 2301 	umull	r2, r3, r3, r1
 8005d2e:	095b      	lsrs	r3, r3, #5
 8005d30:	2264      	movs	r2, #100	@ 0x64
 8005d32:	fb02 f303 	mul.w	r3, r2, r3
 8005d36:	1acb      	subs	r3, r1, r3
 8005d38:	00db      	lsls	r3, r3, #3
 8005d3a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005d3e:	4b36      	ldr	r3, [pc, #216]	@ (8005e18 <UART_SetConfig+0x2d4>)
 8005d40:	fba3 2302 	umull	r2, r3, r3, r2
 8005d44:	095b      	lsrs	r3, r3, #5
 8005d46:	005b      	lsls	r3, r3, #1
 8005d48:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005d4c:	441c      	add	r4, r3
 8005d4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d52:	2200      	movs	r2, #0
 8005d54:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005d58:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005d5c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005d60:	4642      	mov	r2, r8
 8005d62:	464b      	mov	r3, r9
 8005d64:	1891      	adds	r1, r2, r2
 8005d66:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005d68:	415b      	adcs	r3, r3
 8005d6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d6c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005d70:	4641      	mov	r1, r8
 8005d72:	1851      	adds	r1, r2, r1
 8005d74:	6339      	str	r1, [r7, #48]	@ 0x30
 8005d76:	4649      	mov	r1, r9
 8005d78:	414b      	adcs	r3, r1
 8005d7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d7c:	f04f 0200 	mov.w	r2, #0
 8005d80:	f04f 0300 	mov.w	r3, #0
 8005d84:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005d88:	4659      	mov	r1, fp
 8005d8a:	00cb      	lsls	r3, r1, #3
 8005d8c:	4651      	mov	r1, sl
 8005d8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d92:	4651      	mov	r1, sl
 8005d94:	00ca      	lsls	r2, r1, #3
 8005d96:	4610      	mov	r0, r2
 8005d98:	4619      	mov	r1, r3
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	4642      	mov	r2, r8
 8005d9e:	189b      	adds	r3, r3, r2
 8005da0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005da4:	464b      	mov	r3, r9
 8005da6:	460a      	mov	r2, r1
 8005da8:	eb42 0303 	adc.w	r3, r2, r3
 8005dac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005db0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	2200      	movs	r2, #0
 8005db8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005dbc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005dc0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005dc4:	460b      	mov	r3, r1
 8005dc6:	18db      	adds	r3, r3, r3
 8005dc8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005dca:	4613      	mov	r3, r2
 8005dcc:	eb42 0303 	adc.w	r3, r2, r3
 8005dd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005dd2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005dd6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005dda:	f7fa fa49 	bl	8000270 <__aeabi_uldivmod>
 8005dde:	4602      	mov	r2, r0
 8005de0:	460b      	mov	r3, r1
 8005de2:	4b0d      	ldr	r3, [pc, #52]	@ (8005e18 <UART_SetConfig+0x2d4>)
 8005de4:	fba3 1302 	umull	r1, r3, r3, r2
 8005de8:	095b      	lsrs	r3, r3, #5
 8005dea:	2164      	movs	r1, #100	@ 0x64
 8005dec:	fb01 f303 	mul.w	r3, r1, r3
 8005df0:	1ad3      	subs	r3, r2, r3
 8005df2:	00db      	lsls	r3, r3, #3
 8005df4:	3332      	adds	r3, #50	@ 0x32
 8005df6:	4a08      	ldr	r2, [pc, #32]	@ (8005e18 <UART_SetConfig+0x2d4>)
 8005df8:	fba2 2303 	umull	r2, r3, r2, r3
 8005dfc:	095b      	lsrs	r3, r3, #5
 8005dfe:	f003 0207 	and.w	r2, r3, #7
 8005e02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4422      	add	r2, r4
 8005e0a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005e0c:	e106      	b.n	800601c <UART_SetConfig+0x4d8>
 8005e0e:	bf00      	nop
 8005e10:	40011000 	.word	0x40011000
 8005e14:	40011400 	.word	0x40011400
 8005e18:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e20:	2200      	movs	r2, #0
 8005e22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005e26:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005e2a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005e2e:	4642      	mov	r2, r8
 8005e30:	464b      	mov	r3, r9
 8005e32:	1891      	adds	r1, r2, r2
 8005e34:	6239      	str	r1, [r7, #32]
 8005e36:	415b      	adcs	r3, r3
 8005e38:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e3a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005e3e:	4641      	mov	r1, r8
 8005e40:	1854      	adds	r4, r2, r1
 8005e42:	4649      	mov	r1, r9
 8005e44:	eb43 0501 	adc.w	r5, r3, r1
 8005e48:	f04f 0200 	mov.w	r2, #0
 8005e4c:	f04f 0300 	mov.w	r3, #0
 8005e50:	00eb      	lsls	r3, r5, #3
 8005e52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005e56:	00e2      	lsls	r2, r4, #3
 8005e58:	4614      	mov	r4, r2
 8005e5a:	461d      	mov	r5, r3
 8005e5c:	4643      	mov	r3, r8
 8005e5e:	18e3      	adds	r3, r4, r3
 8005e60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005e64:	464b      	mov	r3, r9
 8005e66:	eb45 0303 	adc.w	r3, r5, r3
 8005e6a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005e6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	2200      	movs	r2, #0
 8005e76:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005e7a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005e7e:	f04f 0200 	mov.w	r2, #0
 8005e82:	f04f 0300 	mov.w	r3, #0
 8005e86:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005e8a:	4629      	mov	r1, r5
 8005e8c:	008b      	lsls	r3, r1, #2
 8005e8e:	4621      	mov	r1, r4
 8005e90:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e94:	4621      	mov	r1, r4
 8005e96:	008a      	lsls	r2, r1, #2
 8005e98:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005e9c:	f7fa f9e8 	bl	8000270 <__aeabi_uldivmod>
 8005ea0:	4602      	mov	r2, r0
 8005ea2:	460b      	mov	r3, r1
 8005ea4:	4b60      	ldr	r3, [pc, #384]	@ (8006028 <UART_SetConfig+0x4e4>)
 8005ea6:	fba3 2302 	umull	r2, r3, r3, r2
 8005eaa:	095b      	lsrs	r3, r3, #5
 8005eac:	011c      	lsls	r4, r3, #4
 8005eae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005eb8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005ebc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005ec0:	4642      	mov	r2, r8
 8005ec2:	464b      	mov	r3, r9
 8005ec4:	1891      	adds	r1, r2, r2
 8005ec6:	61b9      	str	r1, [r7, #24]
 8005ec8:	415b      	adcs	r3, r3
 8005eca:	61fb      	str	r3, [r7, #28]
 8005ecc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ed0:	4641      	mov	r1, r8
 8005ed2:	1851      	adds	r1, r2, r1
 8005ed4:	6139      	str	r1, [r7, #16]
 8005ed6:	4649      	mov	r1, r9
 8005ed8:	414b      	adcs	r3, r1
 8005eda:	617b      	str	r3, [r7, #20]
 8005edc:	f04f 0200 	mov.w	r2, #0
 8005ee0:	f04f 0300 	mov.w	r3, #0
 8005ee4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005ee8:	4659      	mov	r1, fp
 8005eea:	00cb      	lsls	r3, r1, #3
 8005eec:	4651      	mov	r1, sl
 8005eee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ef2:	4651      	mov	r1, sl
 8005ef4:	00ca      	lsls	r2, r1, #3
 8005ef6:	4610      	mov	r0, r2
 8005ef8:	4619      	mov	r1, r3
 8005efa:	4603      	mov	r3, r0
 8005efc:	4642      	mov	r2, r8
 8005efe:	189b      	adds	r3, r3, r2
 8005f00:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005f04:	464b      	mov	r3, r9
 8005f06:	460a      	mov	r2, r1
 8005f08:	eb42 0303 	adc.w	r3, r2, r3
 8005f0c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	2200      	movs	r2, #0
 8005f18:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005f1a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005f1c:	f04f 0200 	mov.w	r2, #0
 8005f20:	f04f 0300 	mov.w	r3, #0
 8005f24:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005f28:	4649      	mov	r1, r9
 8005f2a:	008b      	lsls	r3, r1, #2
 8005f2c:	4641      	mov	r1, r8
 8005f2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f32:	4641      	mov	r1, r8
 8005f34:	008a      	lsls	r2, r1, #2
 8005f36:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005f3a:	f7fa f999 	bl	8000270 <__aeabi_uldivmod>
 8005f3e:	4602      	mov	r2, r0
 8005f40:	460b      	mov	r3, r1
 8005f42:	4611      	mov	r1, r2
 8005f44:	4b38      	ldr	r3, [pc, #224]	@ (8006028 <UART_SetConfig+0x4e4>)
 8005f46:	fba3 2301 	umull	r2, r3, r3, r1
 8005f4a:	095b      	lsrs	r3, r3, #5
 8005f4c:	2264      	movs	r2, #100	@ 0x64
 8005f4e:	fb02 f303 	mul.w	r3, r2, r3
 8005f52:	1acb      	subs	r3, r1, r3
 8005f54:	011b      	lsls	r3, r3, #4
 8005f56:	3332      	adds	r3, #50	@ 0x32
 8005f58:	4a33      	ldr	r2, [pc, #204]	@ (8006028 <UART_SetConfig+0x4e4>)
 8005f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8005f5e:	095b      	lsrs	r3, r3, #5
 8005f60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f64:	441c      	add	r4, r3
 8005f66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	673b      	str	r3, [r7, #112]	@ 0x70
 8005f6e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005f70:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005f74:	4642      	mov	r2, r8
 8005f76:	464b      	mov	r3, r9
 8005f78:	1891      	adds	r1, r2, r2
 8005f7a:	60b9      	str	r1, [r7, #8]
 8005f7c:	415b      	adcs	r3, r3
 8005f7e:	60fb      	str	r3, [r7, #12]
 8005f80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005f84:	4641      	mov	r1, r8
 8005f86:	1851      	adds	r1, r2, r1
 8005f88:	6039      	str	r1, [r7, #0]
 8005f8a:	4649      	mov	r1, r9
 8005f8c:	414b      	adcs	r3, r1
 8005f8e:	607b      	str	r3, [r7, #4]
 8005f90:	f04f 0200 	mov.w	r2, #0
 8005f94:	f04f 0300 	mov.w	r3, #0
 8005f98:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005f9c:	4659      	mov	r1, fp
 8005f9e:	00cb      	lsls	r3, r1, #3
 8005fa0:	4651      	mov	r1, sl
 8005fa2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005fa6:	4651      	mov	r1, sl
 8005fa8:	00ca      	lsls	r2, r1, #3
 8005faa:	4610      	mov	r0, r2
 8005fac:	4619      	mov	r1, r3
 8005fae:	4603      	mov	r3, r0
 8005fb0:	4642      	mov	r2, r8
 8005fb2:	189b      	adds	r3, r3, r2
 8005fb4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005fb6:	464b      	mov	r3, r9
 8005fb8:	460a      	mov	r2, r1
 8005fba:	eb42 0303 	adc.w	r3, r2, r3
 8005fbe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005fc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	663b      	str	r3, [r7, #96]	@ 0x60
 8005fca:	667a      	str	r2, [r7, #100]	@ 0x64
 8005fcc:	f04f 0200 	mov.w	r2, #0
 8005fd0:	f04f 0300 	mov.w	r3, #0
 8005fd4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005fd8:	4649      	mov	r1, r9
 8005fda:	008b      	lsls	r3, r1, #2
 8005fdc:	4641      	mov	r1, r8
 8005fde:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005fe2:	4641      	mov	r1, r8
 8005fe4:	008a      	lsls	r2, r1, #2
 8005fe6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005fea:	f7fa f941 	bl	8000270 <__aeabi_uldivmod>
 8005fee:	4602      	mov	r2, r0
 8005ff0:	460b      	mov	r3, r1
 8005ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8006028 <UART_SetConfig+0x4e4>)
 8005ff4:	fba3 1302 	umull	r1, r3, r3, r2
 8005ff8:	095b      	lsrs	r3, r3, #5
 8005ffa:	2164      	movs	r1, #100	@ 0x64
 8005ffc:	fb01 f303 	mul.w	r3, r1, r3
 8006000:	1ad3      	subs	r3, r2, r3
 8006002:	011b      	lsls	r3, r3, #4
 8006004:	3332      	adds	r3, #50	@ 0x32
 8006006:	4a08      	ldr	r2, [pc, #32]	@ (8006028 <UART_SetConfig+0x4e4>)
 8006008:	fba2 2303 	umull	r2, r3, r2, r3
 800600c:	095b      	lsrs	r3, r3, #5
 800600e:	f003 020f 	and.w	r2, r3, #15
 8006012:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4422      	add	r2, r4
 800601a:	609a      	str	r2, [r3, #8]
}
 800601c:	bf00      	nop
 800601e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006022:	46bd      	mov	sp, r7
 8006024:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006028:	51eb851f 	.word	0x51eb851f

0800602c <siprintf>:
 800602c:	b40e      	push	{r1, r2, r3}
 800602e:	b500      	push	{lr}
 8006030:	b09c      	sub	sp, #112	@ 0x70
 8006032:	ab1d      	add	r3, sp, #116	@ 0x74
 8006034:	9002      	str	r0, [sp, #8]
 8006036:	9006      	str	r0, [sp, #24]
 8006038:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800603c:	4809      	ldr	r0, [pc, #36]	@ (8006064 <siprintf+0x38>)
 800603e:	9107      	str	r1, [sp, #28]
 8006040:	9104      	str	r1, [sp, #16]
 8006042:	4909      	ldr	r1, [pc, #36]	@ (8006068 <siprintf+0x3c>)
 8006044:	f853 2b04 	ldr.w	r2, [r3], #4
 8006048:	9105      	str	r1, [sp, #20]
 800604a:	6800      	ldr	r0, [r0, #0]
 800604c:	9301      	str	r3, [sp, #4]
 800604e:	a902      	add	r1, sp, #8
 8006050:	f000 f994 	bl	800637c <_svfiprintf_r>
 8006054:	9b02      	ldr	r3, [sp, #8]
 8006056:	2200      	movs	r2, #0
 8006058:	701a      	strb	r2, [r3, #0]
 800605a:	b01c      	add	sp, #112	@ 0x70
 800605c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006060:	b003      	add	sp, #12
 8006062:	4770      	bx	lr
 8006064:	2000002c 	.word	0x2000002c
 8006068:	ffff0208 	.word	0xffff0208

0800606c <memset>:
 800606c:	4402      	add	r2, r0
 800606e:	4603      	mov	r3, r0
 8006070:	4293      	cmp	r3, r2
 8006072:	d100      	bne.n	8006076 <memset+0xa>
 8006074:	4770      	bx	lr
 8006076:	f803 1b01 	strb.w	r1, [r3], #1
 800607a:	e7f9      	b.n	8006070 <memset+0x4>

0800607c <__errno>:
 800607c:	4b01      	ldr	r3, [pc, #4]	@ (8006084 <__errno+0x8>)
 800607e:	6818      	ldr	r0, [r3, #0]
 8006080:	4770      	bx	lr
 8006082:	bf00      	nop
 8006084:	2000002c 	.word	0x2000002c

08006088 <__libc_init_array>:
 8006088:	b570      	push	{r4, r5, r6, lr}
 800608a:	4d0d      	ldr	r5, [pc, #52]	@ (80060c0 <__libc_init_array+0x38>)
 800608c:	4c0d      	ldr	r4, [pc, #52]	@ (80060c4 <__libc_init_array+0x3c>)
 800608e:	1b64      	subs	r4, r4, r5
 8006090:	10a4      	asrs	r4, r4, #2
 8006092:	2600      	movs	r6, #0
 8006094:	42a6      	cmp	r6, r4
 8006096:	d109      	bne.n	80060ac <__libc_init_array+0x24>
 8006098:	4d0b      	ldr	r5, [pc, #44]	@ (80060c8 <__libc_init_array+0x40>)
 800609a:	4c0c      	ldr	r4, [pc, #48]	@ (80060cc <__libc_init_array+0x44>)
 800609c:	f000 fc66 	bl	800696c <_init>
 80060a0:	1b64      	subs	r4, r4, r5
 80060a2:	10a4      	asrs	r4, r4, #2
 80060a4:	2600      	movs	r6, #0
 80060a6:	42a6      	cmp	r6, r4
 80060a8:	d105      	bne.n	80060b6 <__libc_init_array+0x2e>
 80060aa:	bd70      	pop	{r4, r5, r6, pc}
 80060ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80060b0:	4798      	blx	r3
 80060b2:	3601      	adds	r6, #1
 80060b4:	e7ee      	b.n	8006094 <__libc_init_array+0xc>
 80060b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80060ba:	4798      	blx	r3
 80060bc:	3601      	adds	r6, #1
 80060be:	e7f2      	b.n	80060a6 <__libc_init_array+0x1e>
 80060c0:	08006aa8 	.word	0x08006aa8
 80060c4:	08006aa8 	.word	0x08006aa8
 80060c8:	08006aa8 	.word	0x08006aa8
 80060cc:	08006aac 	.word	0x08006aac

080060d0 <__retarget_lock_acquire_recursive>:
 80060d0:	4770      	bx	lr

080060d2 <__retarget_lock_release_recursive>:
 80060d2:	4770      	bx	lr

080060d4 <_free_r>:
 80060d4:	b538      	push	{r3, r4, r5, lr}
 80060d6:	4605      	mov	r5, r0
 80060d8:	2900      	cmp	r1, #0
 80060da:	d041      	beq.n	8006160 <_free_r+0x8c>
 80060dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060e0:	1f0c      	subs	r4, r1, #4
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	bfb8      	it	lt
 80060e6:	18e4      	addlt	r4, r4, r3
 80060e8:	f000 f8e0 	bl	80062ac <__malloc_lock>
 80060ec:	4a1d      	ldr	r2, [pc, #116]	@ (8006164 <_free_r+0x90>)
 80060ee:	6813      	ldr	r3, [r2, #0]
 80060f0:	b933      	cbnz	r3, 8006100 <_free_r+0x2c>
 80060f2:	6063      	str	r3, [r4, #4]
 80060f4:	6014      	str	r4, [r2, #0]
 80060f6:	4628      	mov	r0, r5
 80060f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80060fc:	f000 b8dc 	b.w	80062b8 <__malloc_unlock>
 8006100:	42a3      	cmp	r3, r4
 8006102:	d908      	bls.n	8006116 <_free_r+0x42>
 8006104:	6820      	ldr	r0, [r4, #0]
 8006106:	1821      	adds	r1, r4, r0
 8006108:	428b      	cmp	r3, r1
 800610a:	bf01      	itttt	eq
 800610c:	6819      	ldreq	r1, [r3, #0]
 800610e:	685b      	ldreq	r3, [r3, #4]
 8006110:	1809      	addeq	r1, r1, r0
 8006112:	6021      	streq	r1, [r4, #0]
 8006114:	e7ed      	b.n	80060f2 <_free_r+0x1e>
 8006116:	461a      	mov	r2, r3
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	b10b      	cbz	r3, 8006120 <_free_r+0x4c>
 800611c:	42a3      	cmp	r3, r4
 800611e:	d9fa      	bls.n	8006116 <_free_r+0x42>
 8006120:	6811      	ldr	r1, [r2, #0]
 8006122:	1850      	adds	r0, r2, r1
 8006124:	42a0      	cmp	r0, r4
 8006126:	d10b      	bne.n	8006140 <_free_r+0x6c>
 8006128:	6820      	ldr	r0, [r4, #0]
 800612a:	4401      	add	r1, r0
 800612c:	1850      	adds	r0, r2, r1
 800612e:	4283      	cmp	r3, r0
 8006130:	6011      	str	r1, [r2, #0]
 8006132:	d1e0      	bne.n	80060f6 <_free_r+0x22>
 8006134:	6818      	ldr	r0, [r3, #0]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	6053      	str	r3, [r2, #4]
 800613a:	4408      	add	r0, r1
 800613c:	6010      	str	r0, [r2, #0]
 800613e:	e7da      	b.n	80060f6 <_free_r+0x22>
 8006140:	d902      	bls.n	8006148 <_free_r+0x74>
 8006142:	230c      	movs	r3, #12
 8006144:	602b      	str	r3, [r5, #0]
 8006146:	e7d6      	b.n	80060f6 <_free_r+0x22>
 8006148:	6820      	ldr	r0, [r4, #0]
 800614a:	1821      	adds	r1, r4, r0
 800614c:	428b      	cmp	r3, r1
 800614e:	bf04      	itt	eq
 8006150:	6819      	ldreq	r1, [r3, #0]
 8006152:	685b      	ldreq	r3, [r3, #4]
 8006154:	6063      	str	r3, [r4, #4]
 8006156:	bf04      	itt	eq
 8006158:	1809      	addeq	r1, r1, r0
 800615a:	6021      	streq	r1, [r4, #0]
 800615c:	6054      	str	r4, [r2, #4]
 800615e:	e7ca      	b.n	80060f6 <_free_r+0x22>
 8006160:	bd38      	pop	{r3, r4, r5, pc}
 8006162:	bf00      	nop
 8006164:	20000338 	.word	0x20000338

08006168 <sbrk_aligned>:
 8006168:	b570      	push	{r4, r5, r6, lr}
 800616a:	4e0f      	ldr	r6, [pc, #60]	@ (80061a8 <sbrk_aligned+0x40>)
 800616c:	460c      	mov	r4, r1
 800616e:	6831      	ldr	r1, [r6, #0]
 8006170:	4605      	mov	r5, r0
 8006172:	b911      	cbnz	r1, 800617a <sbrk_aligned+0x12>
 8006174:	f000 fba6 	bl	80068c4 <_sbrk_r>
 8006178:	6030      	str	r0, [r6, #0]
 800617a:	4621      	mov	r1, r4
 800617c:	4628      	mov	r0, r5
 800617e:	f000 fba1 	bl	80068c4 <_sbrk_r>
 8006182:	1c43      	adds	r3, r0, #1
 8006184:	d103      	bne.n	800618e <sbrk_aligned+0x26>
 8006186:	f04f 34ff 	mov.w	r4, #4294967295
 800618a:	4620      	mov	r0, r4
 800618c:	bd70      	pop	{r4, r5, r6, pc}
 800618e:	1cc4      	adds	r4, r0, #3
 8006190:	f024 0403 	bic.w	r4, r4, #3
 8006194:	42a0      	cmp	r0, r4
 8006196:	d0f8      	beq.n	800618a <sbrk_aligned+0x22>
 8006198:	1a21      	subs	r1, r4, r0
 800619a:	4628      	mov	r0, r5
 800619c:	f000 fb92 	bl	80068c4 <_sbrk_r>
 80061a0:	3001      	adds	r0, #1
 80061a2:	d1f2      	bne.n	800618a <sbrk_aligned+0x22>
 80061a4:	e7ef      	b.n	8006186 <sbrk_aligned+0x1e>
 80061a6:	bf00      	nop
 80061a8:	20000334 	.word	0x20000334

080061ac <_malloc_r>:
 80061ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061b0:	1ccd      	adds	r5, r1, #3
 80061b2:	f025 0503 	bic.w	r5, r5, #3
 80061b6:	3508      	adds	r5, #8
 80061b8:	2d0c      	cmp	r5, #12
 80061ba:	bf38      	it	cc
 80061bc:	250c      	movcc	r5, #12
 80061be:	2d00      	cmp	r5, #0
 80061c0:	4606      	mov	r6, r0
 80061c2:	db01      	blt.n	80061c8 <_malloc_r+0x1c>
 80061c4:	42a9      	cmp	r1, r5
 80061c6:	d904      	bls.n	80061d2 <_malloc_r+0x26>
 80061c8:	230c      	movs	r3, #12
 80061ca:	6033      	str	r3, [r6, #0]
 80061cc:	2000      	movs	r0, #0
 80061ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80061d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80062a8 <_malloc_r+0xfc>
 80061d6:	f000 f869 	bl	80062ac <__malloc_lock>
 80061da:	f8d8 3000 	ldr.w	r3, [r8]
 80061de:	461c      	mov	r4, r3
 80061e0:	bb44      	cbnz	r4, 8006234 <_malloc_r+0x88>
 80061e2:	4629      	mov	r1, r5
 80061e4:	4630      	mov	r0, r6
 80061e6:	f7ff ffbf 	bl	8006168 <sbrk_aligned>
 80061ea:	1c43      	adds	r3, r0, #1
 80061ec:	4604      	mov	r4, r0
 80061ee:	d158      	bne.n	80062a2 <_malloc_r+0xf6>
 80061f0:	f8d8 4000 	ldr.w	r4, [r8]
 80061f4:	4627      	mov	r7, r4
 80061f6:	2f00      	cmp	r7, #0
 80061f8:	d143      	bne.n	8006282 <_malloc_r+0xd6>
 80061fa:	2c00      	cmp	r4, #0
 80061fc:	d04b      	beq.n	8006296 <_malloc_r+0xea>
 80061fe:	6823      	ldr	r3, [r4, #0]
 8006200:	4639      	mov	r1, r7
 8006202:	4630      	mov	r0, r6
 8006204:	eb04 0903 	add.w	r9, r4, r3
 8006208:	f000 fb5c 	bl	80068c4 <_sbrk_r>
 800620c:	4581      	cmp	r9, r0
 800620e:	d142      	bne.n	8006296 <_malloc_r+0xea>
 8006210:	6821      	ldr	r1, [r4, #0]
 8006212:	1a6d      	subs	r5, r5, r1
 8006214:	4629      	mov	r1, r5
 8006216:	4630      	mov	r0, r6
 8006218:	f7ff ffa6 	bl	8006168 <sbrk_aligned>
 800621c:	3001      	adds	r0, #1
 800621e:	d03a      	beq.n	8006296 <_malloc_r+0xea>
 8006220:	6823      	ldr	r3, [r4, #0]
 8006222:	442b      	add	r3, r5
 8006224:	6023      	str	r3, [r4, #0]
 8006226:	f8d8 3000 	ldr.w	r3, [r8]
 800622a:	685a      	ldr	r2, [r3, #4]
 800622c:	bb62      	cbnz	r2, 8006288 <_malloc_r+0xdc>
 800622e:	f8c8 7000 	str.w	r7, [r8]
 8006232:	e00f      	b.n	8006254 <_malloc_r+0xa8>
 8006234:	6822      	ldr	r2, [r4, #0]
 8006236:	1b52      	subs	r2, r2, r5
 8006238:	d420      	bmi.n	800627c <_malloc_r+0xd0>
 800623a:	2a0b      	cmp	r2, #11
 800623c:	d917      	bls.n	800626e <_malloc_r+0xc2>
 800623e:	1961      	adds	r1, r4, r5
 8006240:	42a3      	cmp	r3, r4
 8006242:	6025      	str	r5, [r4, #0]
 8006244:	bf18      	it	ne
 8006246:	6059      	strne	r1, [r3, #4]
 8006248:	6863      	ldr	r3, [r4, #4]
 800624a:	bf08      	it	eq
 800624c:	f8c8 1000 	streq.w	r1, [r8]
 8006250:	5162      	str	r2, [r4, r5]
 8006252:	604b      	str	r3, [r1, #4]
 8006254:	4630      	mov	r0, r6
 8006256:	f000 f82f 	bl	80062b8 <__malloc_unlock>
 800625a:	f104 000b 	add.w	r0, r4, #11
 800625e:	1d23      	adds	r3, r4, #4
 8006260:	f020 0007 	bic.w	r0, r0, #7
 8006264:	1ac2      	subs	r2, r0, r3
 8006266:	bf1c      	itt	ne
 8006268:	1a1b      	subne	r3, r3, r0
 800626a:	50a3      	strne	r3, [r4, r2]
 800626c:	e7af      	b.n	80061ce <_malloc_r+0x22>
 800626e:	6862      	ldr	r2, [r4, #4]
 8006270:	42a3      	cmp	r3, r4
 8006272:	bf0c      	ite	eq
 8006274:	f8c8 2000 	streq.w	r2, [r8]
 8006278:	605a      	strne	r2, [r3, #4]
 800627a:	e7eb      	b.n	8006254 <_malloc_r+0xa8>
 800627c:	4623      	mov	r3, r4
 800627e:	6864      	ldr	r4, [r4, #4]
 8006280:	e7ae      	b.n	80061e0 <_malloc_r+0x34>
 8006282:	463c      	mov	r4, r7
 8006284:	687f      	ldr	r7, [r7, #4]
 8006286:	e7b6      	b.n	80061f6 <_malloc_r+0x4a>
 8006288:	461a      	mov	r2, r3
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	42a3      	cmp	r3, r4
 800628e:	d1fb      	bne.n	8006288 <_malloc_r+0xdc>
 8006290:	2300      	movs	r3, #0
 8006292:	6053      	str	r3, [r2, #4]
 8006294:	e7de      	b.n	8006254 <_malloc_r+0xa8>
 8006296:	230c      	movs	r3, #12
 8006298:	6033      	str	r3, [r6, #0]
 800629a:	4630      	mov	r0, r6
 800629c:	f000 f80c 	bl	80062b8 <__malloc_unlock>
 80062a0:	e794      	b.n	80061cc <_malloc_r+0x20>
 80062a2:	6005      	str	r5, [r0, #0]
 80062a4:	e7d6      	b.n	8006254 <_malloc_r+0xa8>
 80062a6:	bf00      	nop
 80062a8:	20000338 	.word	0x20000338

080062ac <__malloc_lock>:
 80062ac:	4801      	ldr	r0, [pc, #4]	@ (80062b4 <__malloc_lock+0x8>)
 80062ae:	f7ff bf0f 	b.w	80060d0 <__retarget_lock_acquire_recursive>
 80062b2:	bf00      	nop
 80062b4:	20000330 	.word	0x20000330

080062b8 <__malloc_unlock>:
 80062b8:	4801      	ldr	r0, [pc, #4]	@ (80062c0 <__malloc_unlock+0x8>)
 80062ba:	f7ff bf0a 	b.w	80060d2 <__retarget_lock_release_recursive>
 80062be:	bf00      	nop
 80062c0:	20000330 	.word	0x20000330

080062c4 <__ssputs_r>:
 80062c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062c8:	688e      	ldr	r6, [r1, #8]
 80062ca:	461f      	mov	r7, r3
 80062cc:	42be      	cmp	r6, r7
 80062ce:	680b      	ldr	r3, [r1, #0]
 80062d0:	4682      	mov	sl, r0
 80062d2:	460c      	mov	r4, r1
 80062d4:	4690      	mov	r8, r2
 80062d6:	d82d      	bhi.n	8006334 <__ssputs_r+0x70>
 80062d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80062dc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80062e0:	d026      	beq.n	8006330 <__ssputs_r+0x6c>
 80062e2:	6965      	ldr	r5, [r4, #20]
 80062e4:	6909      	ldr	r1, [r1, #16]
 80062e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80062ea:	eba3 0901 	sub.w	r9, r3, r1
 80062ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80062f2:	1c7b      	adds	r3, r7, #1
 80062f4:	444b      	add	r3, r9
 80062f6:	106d      	asrs	r5, r5, #1
 80062f8:	429d      	cmp	r5, r3
 80062fa:	bf38      	it	cc
 80062fc:	461d      	movcc	r5, r3
 80062fe:	0553      	lsls	r3, r2, #21
 8006300:	d527      	bpl.n	8006352 <__ssputs_r+0x8e>
 8006302:	4629      	mov	r1, r5
 8006304:	f7ff ff52 	bl	80061ac <_malloc_r>
 8006308:	4606      	mov	r6, r0
 800630a:	b360      	cbz	r0, 8006366 <__ssputs_r+0xa2>
 800630c:	6921      	ldr	r1, [r4, #16]
 800630e:	464a      	mov	r2, r9
 8006310:	f000 fae8 	bl	80068e4 <memcpy>
 8006314:	89a3      	ldrh	r3, [r4, #12]
 8006316:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800631a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800631e:	81a3      	strh	r3, [r4, #12]
 8006320:	6126      	str	r6, [r4, #16]
 8006322:	6165      	str	r5, [r4, #20]
 8006324:	444e      	add	r6, r9
 8006326:	eba5 0509 	sub.w	r5, r5, r9
 800632a:	6026      	str	r6, [r4, #0]
 800632c:	60a5      	str	r5, [r4, #8]
 800632e:	463e      	mov	r6, r7
 8006330:	42be      	cmp	r6, r7
 8006332:	d900      	bls.n	8006336 <__ssputs_r+0x72>
 8006334:	463e      	mov	r6, r7
 8006336:	6820      	ldr	r0, [r4, #0]
 8006338:	4632      	mov	r2, r6
 800633a:	4641      	mov	r1, r8
 800633c:	f000 faa8 	bl	8006890 <memmove>
 8006340:	68a3      	ldr	r3, [r4, #8]
 8006342:	1b9b      	subs	r3, r3, r6
 8006344:	60a3      	str	r3, [r4, #8]
 8006346:	6823      	ldr	r3, [r4, #0]
 8006348:	4433      	add	r3, r6
 800634a:	6023      	str	r3, [r4, #0]
 800634c:	2000      	movs	r0, #0
 800634e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006352:	462a      	mov	r2, r5
 8006354:	f000 fad4 	bl	8006900 <_realloc_r>
 8006358:	4606      	mov	r6, r0
 800635a:	2800      	cmp	r0, #0
 800635c:	d1e0      	bne.n	8006320 <__ssputs_r+0x5c>
 800635e:	6921      	ldr	r1, [r4, #16]
 8006360:	4650      	mov	r0, sl
 8006362:	f7ff feb7 	bl	80060d4 <_free_r>
 8006366:	230c      	movs	r3, #12
 8006368:	f8ca 3000 	str.w	r3, [sl]
 800636c:	89a3      	ldrh	r3, [r4, #12]
 800636e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006372:	81a3      	strh	r3, [r4, #12]
 8006374:	f04f 30ff 	mov.w	r0, #4294967295
 8006378:	e7e9      	b.n	800634e <__ssputs_r+0x8a>
	...

0800637c <_svfiprintf_r>:
 800637c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006380:	4698      	mov	r8, r3
 8006382:	898b      	ldrh	r3, [r1, #12]
 8006384:	061b      	lsls	r3, r3, #24
 8006386:	b09d      	sub	sp, #116	@ 0x74
 8006388:	4607      	mov	r7, r0
 800638a:	460d      	mov	r5, r1
 800638c:	4614      	mov	r4, r2
 800638e:	d510      	bpl.n	80063b2 <_svfiprintf_r+0x36>
 8006390:	690b      	ldr	r3, [r1, #16]
 8006392:	b973      	cbnz	r3, 80063b2 <_svfiprintf_r+0x36>
 8006394:	2140      	movs	r1, #64	@ 0x40
 8006396:	f7ff ff09 	bl	80061ac <_malloc_r>
 800639a:	6028      	str	r0, [r5, #0]
 800639c:	6128      	str	r0, [r5, #16]
 800639e:	b930      	cbnz	r0, 80063ae <_svfiprintf_r+0x32>
 80063a0:	230c      	movs	r3, #12
 80063a2:	603b      	str	r3, [r7, #0]
 80063a4:	f04f 30ff 	mov.w	r0, #4294967295
 80063a8:	b01d      	add	sp, #116	@ 0x74
 80063aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063ae:	2340      	movs	r3, #64	@ 0x40
 80063b0:	616b      	str	r3, [r5, #20]
 80063b2:	2300      	movs	r3, #0
 80063b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80063b6:	2320      	movs	r3, #32
 80063b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80063bc:	f8cd 800c 	str.w	r8, [sp, #12]
 80063c0:	2330      	movs	r3, #48	@ 0x30
 80063c2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006560 <_svfiprintf_r+0x1e4>
 80063c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80063ca:	f04f 0901 	mov.w	r9, #1
 80063ce:	4623      	mov	r3, r4
 80063d0:	469a      	mov	sl, r3
 80063d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80063d6:	b10a      	cbz	r2, 80063dc <_svfiprintf_r+0x60>
 80063d8:	2a25      	cmp	r2, #37	@ 0x25
 80063da:	d1f9      	bne.n	80063d0 <_svfiprintf_r+0x54>
 80063dc:	ebba 0b04 	subs.w	fp, sl, r4
 80063e0:	d00b      	beq.n	80063fa <_svfiprintf_r+0x7e>
 80063e2:	465b      	mov	r3, fp
 80063e4:	4622      	mov	r2, r4
 80063e6:	4629      	mov	r1, r5
 80063e8:	4638      	mov	r0, r7
 80063ea:	f7ff ff6b 	bl	80062c4 <__ssputs_r>
 80063ee:	3001      	adds	r0, #1
 80063f0:	f000 80a7 	beq.w	8006542 <_svfiprintf_r+0x1c6>
 80063f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80063f6:	445a      	add	r2, fp
 80063f8:	9209      	str	r2, [sp, #36]	@ 0x24
 80063fa:	f89a 3000 	ldrb.w	r3, [sl]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	f000 809f 	beq.w	8006542 <_svfiprintf_r+0x1c6>
 8006404:	2300      	movs	r3, #0
 8006406:	f04f 32ff 	mov.w	r2, #4294967295
 800640a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800640e:	f10a 0a01 	add.w	sl, sl, #1
 8006412:	9304      	str	r3, [sp, #16]
 8006414:	9307      	str	r3, [sp, #28]
 8006416:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800641a:	931a      	str	r3, [sp, #104]	@ 0x68
 800641c:	4654      	mov	r4, sl
 800641e:	2205      	movs	r2, #5
 8006420:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006424:	484e      	ldr	r0, [pc, #312]	@ (8006560 <_svfiprintf_r+0x1e4>)
 8006426:	f7f9 fed3 	bl	80001d0 <memchr>
 800642a:	9a04      	ldr	r2, [sp, #16]
 800642c:	b9d8      	cbnz	r0, 8006466 <_svfiprintf_r+0xea>
 800642e:	06d0      	lsls	r0, r2, #27
 8006430:	bf44      	itt	mi
 8006432:	2320      	movmi	r3, #32
 8006434:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006438:	0711      	lsls	r1, r2, #28
 800643a:	bf44      	itt	mi
 800643c:	232b      	movmi	r3, #43	@ 0x2b
 800643e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006442:	f89a 3000 	ldrb.w	r3, [sl]
 8006446:	2b2a      	cmp	r3, #42	@ 0x2a
 8006448:	d015      	beq.n	8006476 <_svfiprintf_r+0xfa>
 800644a:	9a07      	ldr	r2, [sp, #28]
 800644c:	4654      	mov	r4, sl
 800644e:	2000      	movs	r0, #0
 8006450:	f04f 0c0a 	mov.w	ip, #10
 8006454:	4621      	mov	r1, r4
 8006456:	f811 3b01 	ldrb.w	r3, [r1], #1
 800645a:	3b30      	subs	r3, #48	@ 0x30
 800645c:	2b09      	cmp	r3, #9
 800645e:	d94b      	bls.n	80064f8 <_svfiprintf_r+0x17c>
 8006460:	b1b0      	cbz	r0, 8006490 <_svfiprintf_r+0x114>
 8006462:	9207      	str	r2, [sp, #28]
 8006464:	e014      	b.n	8006490 <_svfiprintf_r+0x114>
 8006466:	eba0 0308 	sub.w	r3, r0, r8
 800646a:	fa09 f303 	lsl.w	r3, r9, r3
 800646e:	4313      	orrs	r3, r2
 8006470:	9304      	str	r3, [sp, #16]
 8006472:	46a2      	mov	sl, r4
 8006474:	e7d2      	b.n	800641c <_svfiprintf_r+0xa0>
 8006476:	9b03      	ldr	r3, [sp, #12]
 8006478:	1d19      	adds	r1, r3, #4
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	9103      	str	r1, [sp, #12]
 800647e:	2b00      	cmp	r3, #0
 8006480:	bfbb      	ittet	lt
 8006482:	425b      	neglt	r3, r3
 8006484:	f042 0202 	orrlt.w	r2, r2, #2
 8006488:	9307      	strge	r3, [sp, #28]
 800648a:	9307      	strlt	r3, [sp, #28]
 800648c:	bfb8      	it	lt
 800648e:	9204      	strlt	r2, [sp, #16]
 8006490:	7823      	ldrb	r3, [r4, #0]
 8006492:	2b2e      	cmp	r3, #46	@ 0x2e
 8006494:	d10a      	bne.n	80064ac <_svfiprintf_r+0x130>
 8006496:	7863      	ldrb	r3, [r4, #1]
 8006498:	2b2a      	cmp	r3, #42	@ 0x2a
 800649a:	d132      	bne.n	8006502 <_svfiprintf_r+0x186>
 800649c:	9b03      	ldr	r3, [sp, #12]
 800649e:	1d1a      	adds	r2, r3, #4
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	9203      	str	r2, [sp, #12]
 80064a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80064a8:	3402      	adds	r4, #2
 80064aa:	9305      	str	r3, [sp, #20]
 80064ac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006570 <_svfiprintf_r+0x1f4>
 80064b0:	7821      	ldrb	r1, [r4, #0]
 80064b2:	2203      	movs	r2, #3
 80064b4:	4650      	mov	r0, sl
 80064b6:	f7f9 fe8b 	bl	80001d0 <memchr>
 80064ba:	b138      	cbz	r0, 80064cc <_svfiprintf_r+0x150>
 80064bc:	9b04      	ldr	r3, [sp, #16]
 80064be:	eba0 000a 	sub.w	r0, r0, sl
 80064c2:	2240      	movs	r2, #64	@ 0x40
 80064c4:	4082      	lsls	r2, r0
 80064c6:	4313      	orrs	r3, r2
 80064c8:	3401      	adds	r4, #1
 80064ca:	9304      	str	r3, [sp, #16]
 80064cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064d0:	4824      	ldr	r0, [pc, #144]	@ (8006564 <_svfiprintf_r+0x1e8>)
 80064d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80064d6:	2206      	movs	r2, #6
 80064d8:	f7f9 fe7a 	bl	80001d0 <memchr>
 80064dc:	2800      	cmp	r0, #0
 80064de:	d036      	beq.n	800654e <_svfiprintf_r+0x1d2>
 80064e0:	4b21      	ldr	r3, [pc, #132]	@ (8006568 <_svfiprintf_r+0x1ec>)
 80064e2:	bb1b      	cbnz	r3, 800652c <_svfiprintf_r+0x1b0>
 80064e4:	9b03      	ldr	r3, [sp, #12]
 80064e6:	3307      	adds	r3, #7
 80064e8:	f023 0307 	bic.w	r3, r3, #7
 80064ec:	3308      	adds	r3, #8
 80064ee:	9303      	str	r3, [sp, #12]
 80064f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064f2:	4433      	add	r3, r6
 80064f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80064f6:	e76a      	b.n	80063ce <_svfiprintf_r+0x52>
 80064f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80064fc:	460c      	mov	r4, r1
 80064fe:	2001      	movs	r0, #1
 8006500:	e7a8      	b.n	8006454 <_svfiprintf_r+0xd8>
 8006502:	2300      	movs	r3, #0
 8006504:	3401      	adds	r4, #1
 8006506:	9305      	str	r3, [sp, #20]
 8006508:	4619      	mov	r1, r3
 800650a:	f04f 0c0a 	mov.w	ip, #10
 800650e:	4620      	mov	r0, r4
 8006510:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006514:	3a30      	subs	r2, #48	@ 0x30
 8006516:	2a09      	cmp	r2, #9
 8006518:	d903      	bls.n	8006522 <_svfiprintf_r+0x1a6>
 800651a:	2b00      	cmp	r3, #0
 800651c:	d0c6      	beq.n	80064ac <_svfiprintf_r+0x130>
 800651e:	9105      	str	r1, [sp, #20]
 8006520:	e7c4      	b.n	80064ac <_svfiprintf_r+0x130>
 8006522:	fb0c 2101 	mla	r1, ip, r1, r2
 8006526:	4604      	mov	r4, r0
 8006528:	2301      	movs	r3, #1
 800652a:	e7f0      	b.n	800650e <_svfiprintf_r+0x192>
 800652c:	ab03      	add	r3, sp, #12
 800652e:	9300      	str	r3, [sp, #0]
 8006530:	462a      	mov	r2, r5
 8006532:	4b0e      	ldr	r3, [pc, #56]	@ (800656c <_svfiprintf_r+0x1f0>)
 8006534:	a904      	add	r1, sp, #16
 8006536:	4638      	mov	r0, r7
 8006538:	f3af 8000 	nop.w
 800653c:	1c42      	adds	r2, r0, #1
 800653e:	4606      	mov	r6, r0
 8006540:	d1d6      	bne.n	80064f0 <_svfiprintf_r+0x174>
 8006542:	89ab      	ldrh	r3, [r5, #12]
 8006544:	065b      	lsls	r3, r3, #25
 8006546:	f53f af2d 	bmi.w	80063a4 <_svfiprintf_r+0x28>
 800654a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800654c:	e72c      	b.n	80063a8 <_svfiprintf_r+0x2c>
 800654e:	ab03      	add	r3, sp, #12
 8006550:	9300      	str	r3, [sp, #0]
 8006552:	462a      	mov	r2, r5
 8006554:	4b05      	ldr	r3, [pc, #20]	@ (800656c <_svfiprintf_r+0x1f0>)
 8006556:	a904      	add	r1, sp, #16
 8006558:	4638      	mov	r0, r7
 800655a:	f000 f879 	bl	8006650 <_printf_i>
 800655e:	e7ed      	b.n	800653c <_svfiprintf_r+0x1c0>
 8006560:	08006a6c 	.word	0x08006a6c
 8006564:	08006a76 	.word	0x08006a76
 8006568:	00000000 	.word	0x00000000
 800656c:	080062c5 	.word	0x080062c5
 8006570:	08006a72 	.word	0x08006a72

08006574 <_printf_common>:
 8006574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006578:	4616      	mov	r6, r2
 800657a:	4698      	mov	r8, r3
 800657c:	688a      	ldr	r2, [r1, #8]
 800657e:	690b      	ldr	r3, [r1, #16]
 8006580:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006584:	4293      	cmp	r3, r2
 8006586:	bfb8      	it	lt
 8006588:	4613      	movlt	r3, r2
 800658a:	6033      	str	r3, [r6, #0]
 800658c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006590:	4607      	mov	r7, r0
 8006592:	460c      	mov	r4, r1
 8006594:	b10a      	cbz	r2, 800659a <_printf_common+0x26>
 8006596:	3301      	adds	r3, #1
 8006598:	6033      	str	r3, [r6, #0]
 800659a:	6823      	ldr	r3, [r4, #0]
 800659c:	0699      	lsls	r1, r3, #26
 800659e:	bf42      	ittt	mi
 80065a0:	6833      	ldrmi	r3, [r6, #0]
 80065a2:	3302      	addmi	r3, #2
 80065a4:	6033      	strmi	r3, [r6, #0]
 80065a6:	6825      	ldr	r5, [r4, #0]
 80065a8:	f015 0506 	ands.w	r5, r5, #6
 80065ac:	d106      	bne.n	80065bc <_printf_common+0x48>
 80065ae:	f104 0a19 	add.w	sl, r4, #25
 80065b2:	68e3      	ldr	r3, [r4, #12]
 80065b4:	6832      	ldr	r2, [r6, #0]
 80065b6:	1a9b      	subs	r3, r3, r2
 80065b8:	42ab      	cmp	r3, r5
 80065ba:	dc26      	bgt.n	800660a <_printf_common+0x96>
 80065bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80065c0:	6822      	ldr	r2, [r4, #0]
 80065c2:	3b00      	subs	r3, #0
 80065c4:	bf18      	it	ne
 80065c6:	2301      	movne	r3, #1
 80065c8:	0692      	lsls	r2, r2, #26
 80065ca:	d42b      	bmi.n	8006624 <_printf_common+0xb0>
 80065cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80065d0:	4641      	mov	r1, r8
 80065d2:	4638      	mov	r0, r7
 80065d4:	47c8      	blx	r9
 80065d6:	3001      	adds	r0, #1
 80065d8:	d01e      	beq.n	8006618 <_printf_common+0xa4>
 80065da:	6823      	ldr	r3, [r4, #0]
 80065dc:	6922      	ldr	r2, [r4, #16]
 80065de:	f003 0306 	and.w	r3, r3, #6
 80065e2:	2b04      	cmp	r3, #4
 80065e4:	bf02      	ittt	eq
 80065e6:	68e5      	ldreq	r5, [r4, #12]
 80065e8:	6833      	ldreq	r3, [r6, #0]
 80065ea:	1aed      	subeq	r5, r5, r3
 80065ec:	68a3      	ldr	r3, [r4, #8]
 80065ee:	bf0c      	ite	eq
 80065f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80065f4:	2500      	movne	r5, #0
 80065f6:	4293      	cmp	r3, r2
 80065f8:	bfc4      	itt	gt
 80065fa:	1a9b      	subgt	r3, r3, r2
 80065fc:	18ed      	addgt	r5, r5, r3
 80065fe:	2600      	movs	r6, #0
 8006600:	341a      	adds	r4, #26
 8006602:	42b5      	cmp	r5, r6
 8006604:	d11a      	bne.n	800663c <_printf_common+0xc8>
 8006606:	2000      	movs	r0, #0
 8006608:	e008      	b.n	800661c <_printf_common+0xa8>
 800660a:	2301      	movs	r3, #1
 800660c:	4652      	mov	r2, sl
 800660e:	4641      	mov	r1, r8
 8006610:	4638      	mov	r0, r7
 8006612:	47c8      	blx	r9
 8006614:	3001      	adds	r0, #1
 8006616:	d103      	bne.n	8006620 <_printf_common+0xac>
 8006618:	f04f 30ff 	mov.w	r0, #4294967295
 800661c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006620:	3501      	adds	r5, #1
 8006622:	e7c6      	b.n	80065b2 <_printf_common+0x3e>
 8006624:	18e1      	adds	r1, r4, r3
 8006626:	1c5a      	adds	r2, r3, #1
 8006628:	2030      	movs	r0, #48	@ 0x30
 800662a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800662e:	4422      	add	r2, r4
 8006630:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006634:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006638:	3302      	adds	r3, #2
 800663a:	e7c7      	b.n	80065cc <_printf_common+0x58>
 800663c:	2301      	movs	r3, #1
 800663e:	4622      	mov	r2, r4
 8006640:	4641      	mov	r1, r8
 8006642:	4638      	mov	r0, r7
 8006644:	47c8      	blx	r9
 8006646:	3001      	adds	r0, #1
 8006648:	d0e6      	beq.n	8006618 <_printf_common+0xa4>
 800664a:	3601      	adds	r6, #1
 800664c:	e7d9      	b.n	8006602 <_printf_common+0x8e>
	...

08006650 <_printf_i>:
 8006650:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006654:	7e0f      	ldrb	r7, [r1, #24]
 8006656:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006658:	2f78      	cmp	r7, #120	@ 0x78
 800665a:	4691      	mov	r9, r2
 800665c:	4680      	mov	r8, r0
 800665e:	460c      	mov	r4, r1
 8006660:	469a      	mov	sl, r3
 8006662:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006666:	d807      	bhi.n	8006678 <_printf_i+0x28>
 8006668:	2f62      	cmp	r7, #98	@ 0x62
 800666a:	d80a      	bhi.n	8006682 <_printf_i+0x32>
 800666c:	2f00      	cmp	r7, #0
 800666e:	f000 80d2 	beq.w	8006816 <_printf_i+0x1c6>
 8006672:	2f58      	cmp	r7, #88	@ 0x58
 8006674:	f000 80b9 	beq.w	80067ea <_printf_i+0x19a>
 8006678:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800667c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006680:	e03a      	b.n	80066f8 <_printf_i+0xa8>
 8006682:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006686:	2b15      	cmp	r3, #21
 8006688:	d8f6      	bhi.n	8006678 <_printf_i+0x28>
 800668a:	a101      	add	r1, pc, #4	@ (adr r1, 8006690 <_printf_i+0x40>)
 800668c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006690:	080066e9 	.word	0x080066e9
 8006694:	080066fd 	.word	0x080066fd
 8006698:	08006679 	.word	0x08006679
 800669c:	08006679 	.word	0x08006679
 80066a0:	08006679 	.word	0x08006679
 80066a4:	08006679 	.word	0x08006679
 80066a8:	080066fd 	.word	0x080066fd
 80066ac:	08006679 	.word	0x08006679
 80066b0:	08006679 	.word	0x08006679
 80066b4:	08006679 	.word	0x08006679
 80066b8:	08006679 	.word	0x08006679
 80066bc:	080067fd 	.word	0x080067fd
 80066c0:	08006727 	.word	0x08006727
 80066c4:	080067b7 	.word	0x080067b7
 80066c8:	08006679 	.word	0x08006679
 80066cc:	08006679 	.word	0x08006679
 80066d0:	0800681f 	.word	0x0800681f
 80066d4:	08006679 	.word	0x08006679
 80066d8:	08006727 	.word	0x08006727
 80066dc:	08006679 	.word	0x08006679
 80066e0:	08006679 	.word	0x08006679
 80066e4:	080067bf 	.word	0x080067bf
 80066e8:	6833      	ldr	r3, [r6, #0]
 80066ea:	1d1a      	adds	r2, r3, #4
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	6032      	str	r2, [r6, #0]
 80066f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80066f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80066f8:	2301      	movs	r3, #1
 80066fa:	e09d      	b.n	8006838 <_printf_i+0x1e8>
 80066fc:	6833      	ldr	r3, [r6, #0]
 80066fe:	6820      	ldr	r0, [r4, #0]
 8006700:	1d19      	adds	r1, r3, #4
 8006702:	6031      	str	r1, [r6, #0]
 8006704:	0606      	lsls	r6, r0, #24
 8006706:	d501      	bpl.n	800670c <_printf_i+0xbc>
 8006708:	681d      	ldr	r5, [r3, #0]
 800670a:	e003      	b.n	8006714 <_printf_i+0xc4>
 800670c:	0645      	lsls	r5, r0, #25
 800670e:	d5fb      	bpl.n	8006708 <_printf_i+0xb8>
 8006710:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006714:	2d00      	cmp	r5, #0
 8006716:	da03      	bge.n	8006720 <_printf_i+0xd0>
 8006718:	232d      	movs	r3, #45	@ 0x2d
 800671a:	426d      	negs	r5, r5
 800671c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006720:	4859      	ldr	r0, [pc, #356]	@ (8006888 <_printf_i+0x238>)
 8006722:	230a      	movs	r3, #10
 8006724:	e011      	b.n	800674a <_printf_i+0xfa>
 8006726:	6821      	ldr	r1, [r4, #0]
 8006728:	6833      	ldr	r3, [r6, #0]
 800672a:	0608      	lsls	r0, r1, #24
 800672c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006730:	d402      	bmi.n	8006738 <_printf_i+0xe8>
 8006732:	0649      	lsls	r1, r1, #25
 8006734:	bf48      	it	mi
 8006736:	b2ad      	uxthmi	r5, r5
 8006738:	2f6f      	cmp	r7, #111	@ 0x6f
 800673a:	4853      	ldr	r0, [pc, #332]	@ (8006888 <_printf_i+0x238>)
 800673c:	6033      	str	r3, [r6, #0]
 800673e:	bf14      	ite	ne
 8006740:	230a      	movne	r3, #10
 8006742:	2308      	moveq	r3, #8
 8006744:	2100      	movs	r1, #0
 8006746:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800674a:	6866      	ldr	r6, [r4, #4]
 800674c:	60a6      	str	r6, [r4, #8]
 800674e:	2e00      	cmp	r6, #0
 8006750:	bfa2      	ittt	ge
 8006752:	6821      	ldrge	r1, [r4, #0]
 8006754:	f021 0104 	bicge.w	r1, r1, #4
 8006758:	6021      	strge	r1, [r4, #0]
 800675a:	b90d      	cbnz	r5, 8006760 <_printf_i+0x110>
 800675c:	2e00      	cmp	r6, #0
 800675e:	d04b      	beq.n	80067f8 <_printf_i+0x1a8>
 8006760:	4616      	mov	r6, r2
 8006762:	fbb5 f1f3 	udiv	r1, r5, r3
 8006766:	fb03 5711 	mls	r7, r3, r1, r5
 800676a:	5dc7      	ldrb	r7, [r0, r7]
 800676c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006770:	462f      	mov	r7, r5
 8006772:	42bb      	cmp	r3, r7
 8006774:	460d      	mov	r5, r1
 8006776:	d9f4      	bls.n	8006762 <_printf_i+0x112>
 8006778:	2b08      	cmp	r3, #8
 800677a:	d10b      	bne.n	8006794 <_printf_i+0x144>
 800677c:	6823      	ldr	r3, [r4, #0]
 800677e:	07df      	lsls	r7, r3, #31
 8006780:	d508      	bpl.n	8006794 <_printf_i+0x144>
 8006782:	6923      	ldr	r3, [r4, #16]
 8006784:	6861      	ldr	r1, [r4, #4]
 8006786:	4299      	cmp	r1, r3
 8006788:	bfde      	ittt	le
 800678a:	2330      	movle	r3, #48	@ 0x30
 800678c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006790:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006794:	1b92      	subs	r2, r2, r6
 8006796:	6122      	str	r2, [r4, #16]
 8006798:	f8cd a000 	str.w	sl, [sp]
 800679c:	464b      	mov	r3, r9
 800679e:	aa03      	add	r2, sp, #12
 80067a0:	4621      	mov	r1, r4
 80067a2:	4640      	mov	r0, r8
 80067a4:	f7ff fee6 	bl	8006574 <_printf_common>
 80067a8:	3001      	adds	r0, #1
 80067aa:	d14a      	bne.n	8006842 <_printf_i+0x1f2>
 80067ac:	f04f 30ff 	mov.w	r0, #4294967295
 80067b0:	b004      	add	sp, #16
 80067b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067b6:	6823      	ldr	r3, [r4, #0]
 80067b8:	f043 0320 	orr.w	r3, r3, #32
 80067bc:	6023      	str	r3, [r4, #0]
 80067be:	4833      	ldr	r0, [pc, #204]	@ (800688c <_printf_i+0x23c>)
 80067c0:	2778      	movs	r7, #120	@ 0x78
 80067c2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80067c6:	6823      	ldr	r3, [r4, #0]
 80067c8:	6831      	ldr	r1, [r6, #0]
 80067ca:	061f      	lsls	r7, r3, #24
 80067cc:	f851 5b04 	ldr.w	r5, [r1], #4
 80067d0:	d402      	bmi.n	80067d8 <_printf_i+0x188>
 80067d2:	065f      	lsls	r7, r3, #25
 80067d4:	bf48      	it	mi
 80067d6:	b2ad      	uxthmi	r5, r5
 80067d8:	6031      	str	r1, [r6, #0]
 80067da:	07d9      	lsls	r1, r3, #31
 80067dc:	bf44      	itt	mi
 80067de:	f043 0320 	orrmi.w	r3, r3, #32
 80067e2:	6023      	strmi	r3, [r4, #0]
 80067e4:	b11d      	cbz	r5, 80067ee <_printf_i+0x19e>
 80067e6:	2310      	movs	r3, #16
 80067e8:	e7ac      	b.n	8006744 <_printf_i+0xf4>
 80067ea:	4827      	ldr	r0, [pc, #156]	@ (8006888 <_printf_i+0x238>)
 80067ec:	e7e9      	b.n	80067c2 <_printf_i+0x172>
 80067ee:	6823      	ldr	r3, [r4, #0]
 80067f0:	f023 0320 	bic.w	r3, r3, #32
 80067f4:	6023      	str	r3, [r4, #0]
 80067f6:	e7f6      	b.n	80067e6 <_printf_i+0x196>
 80067f8:	4616      	mov	r6, r2
 80067fa:	e7bd      	b.n	8006778 <_printf_i+0x128>
 80067fc:	6833      	ldr	r3, [r6, #0]
 80067fe:	6825      	ldr	r5, [r4, #0]
 8006800:	6961      	ldr	r1, [r4, #20]
 8006802:	1d18      	adds	r0, r3, #4
 8006804:	6030      	str	r0, [r6, #0]
 8006806:	062e      	lsls	r6, r5, #24
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	d501      	bpl.n	8006810 <_printf_i+0x1c0>
 800680c:	6019      	str	r1, [r3, #0]
 800680e:	e002      	b.n	8006816 <_printf_i+0x1c6>
 8006810:	0668      	lsls	r0, r5, #25
 8006812:	d5fb      	bpl.n	800680c <_printf_i+0x1bc>
 8006814:	8019      	strh	r1, [r3, #0]
 8006816:	2300      	movs	r3, #0
 8006818:	6123      	str	r3, [r4, #16]
 800681a:	4616      	mov	r6, r2
 800681c:	e7bc      	b.n	8006798 <_printf_i+0x148>
 800681e:	6833      	ldr	r3, [r6, #0]
 8006820:	1d1a      	adds	r2, r3, #4
 8006822:	6032      	str	r2, [r6, #0]
 8006824:	681e      	ldr	r6, [r3, #0]
 8006826:	6862      	ldr	r2, [r4, #4]
 8006828:	2100      	movs	r1, #0
 800682a:	4630      	mov	r0, r6
 800682c:	f7f9 fcd0 	bl	80001d0 <memchr>
 8006830:	b108      	cbz	r0, 8006836 <_printf_i+0x1e6>
 8006832:	1b80      	subs	r0, r0, r6
 8006834:	6060      	str	r0, [r4, #4]
 8006836:	6863      	ldr	r3, [r4, #4]
 8006838:	6123      	str	r3, [r4, #16]
 800683a:	2300      	movs	r3, #0
 800683c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006840:	e7aa      	b.n	8006798 <_printf_i+0x148>
 8006842:	6923      	ldr	r3, [r4, #16]
 8006844:	4632      	mov	r2, r6
 8006846:	4649      	mov	r1, r9
 8006848:	4640      	mov	r0, r8
 800684a:	47d0      	blx	sl
 800684c:	3001      	adds	r0, #1
 800684e:	d0ad      	beq.n	80067ac <_printf_i+0x15c>
 8006850:	6823      	ldr	r3, [r4, #0]
 8006852:	079b      	lsls	r3, r3, #30
 8006854:	d413      	bmi.n	800687e <_printf_i+0x22e>
 8006856:	68e0      	ldr	r0, [r4, #12]
 8006858:	9b03      	ldr	r3, [sp, #12]
 800685a:	4298      	cmp	r0, r3
 800685c:	bfb8      	it	lt
 800685e:	4618      	movlt	r0, r3
 8006860:	e7a6      	b.n	80067b0 <_printf_i+0x160>
 8006862:	2301      	movs	r3, #1
 8006864:	4632      	mov	r2, r6
 8006866:	4649      	mov	r1, r9
 8006868:	4640      	mov	r0, r8
 800686a:	47d0      	blx	sl
 800686c:	3001      	adds	r0, #1
 800686e:	d09d      	beq.n	80067ac <_printf_i+0x15c>
 8006870:	3501      	adds	r5, #1
 8006872:	68e3      	ldr	r3, [r4, #12]
 8006874:	9903      	ldr	r1, [sp, #12]
 8006876:	1a5b      	subs	r3, r3, r1
 8006878:	42ab      	cmp	r3, r5
 800687a:	dcf2      	bgt.n	8006862 <_printf_i+0x212>
 800687c:	e7eb      	b.n	8006856 <_printf_i+0x206>
 800687e:	2500      	movs	r5, #0
 8006880:	f104 0619 	add.w	r6, r4, #25
 8006884:	e7f5      	b.n	8006872 <_printf_i+0x222>
 8006886:	bf00      	nop
 8006888:	08006a7d 	.word	0x08006a7d
 800688c:	08006a8e 	.word	0x08006a8e

08006890 <memmove>:
 8006890:	4288      	cmp	r0, r1
 8006892:	b510      	push	{r4, lr}
 8006894:	eb01 0402 	add.w	r4, r1, r2
 8006898:	d902      	bls.n	80068a0 <memmove+0x10>
 800689a:	4284      	cmp	r4, r0
 800689c:	4623      	mov	r3, r4
 800689e:	d807      	bhi.n	80068b0 <memmove+0x20>
 80068a0:	1e43      	subs	r3, r0, #1
 80068a2:	42a1      	cmp	r1, r4
 80068a4:	d008      	beq.n	80068b8 <memmove+0x28>
 80068a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80068aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80068ae:	e7f8      	b.n	80068a2 <memmove+0x12>
 80068b0:	4402      	add	r2, r0
 80068b2:	4601      	mov	r1, r0
 80068b4:	428a      	cmp	r2, r1
 80068b6:	d100      	bne.n	80068ba <memmove+0x2a>
 80068b8:	bd10      	pop	{r4, pc}
 80068ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80068be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80068c2:	e7f7      	b.n	80068b4 <memmove+0x24>

080068c4 <_sbrk_r>:
 80068c4:	b538      	push	{r3, r4, r5, lr}
 80068c6:	4d06      	ldr	r5, [pc, #24]	@ (80068e0 <_sbrk_r+0x1c>)
 80068c8:	2300      	movs	r3, #0
 80068ca:	4604      	mov	r4, r0
 80068cc:	4608      	mov	r0, r1
 80068ce:	602b      	str	r3, [r5, #0]
 80068d0:	f7fb fc26 	bl	8002120 <_sbrk>
 80068d4:	1c43      	adds	r3, r0, #1
 80068d6:	d102      	bne.n	80068de <_sbrk_r+0x1a>
 80068d8:	682b      	ldr	r3, [r5, #0]
 80068da:	b103      	cbz	r3, 80068de <_sbrk_r+0x1a>
 80068dc:	6023      	str	r3, [r4, #0]
 80068de:	bd38      	pop	{r3, r4, r5, pc}
 80068e0:	2000032c 	.word	0x2000032c

080068e4 <memcpy>:
 80068e4:	440a      	add	r2, r1
 80068e6:	4291      	cmp	r1, r2
 80068e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80068ec:	d100      	bne.n	80068f0 <memcpy+0xc>
 80068ee:	4770      	bx	lr
 80068f0:	b510      	push	{r4, lr}
 80068f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80068f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80068fa:	4291      	cmp	r1, r2
 80068fc:	d1f9      	bne.n	80068f2 <memcpy+0xe>
 80068fe:	bd10      	pop	{r4, pc}

08006900 <_realloc_r>:
 8006900:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006904:	4680      	mov	r8, r0
 8006906:	4615      	mov	r5, r2
 8006908:	460c      	mov	r4, r1
 800690a:	b921      	cbnz	r1, 8006916 <_realloc_r+0x16>
 800690c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006910:	4611      	mov	r1, r2
 8006912:	f7ff bc4b 	b.w	80061ac <_malloc_r>
 8006916:	b92a      	cbnz	r2, 8006924 <_realloc_r+0x24>
 8006918:	f7ff fbdc 	bl	80060d4 <_free_r>
 800691c:	2400      	movs	r4, #0
 800691e:	4620      	mov	r0, r4
 8006920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006924:	f000 f81a 	bl	800695c <_malloc_usable_size_r>
 8006928:	4285      	cmp	r5, r0
 800692a:	4606      	mov	r6, r0
 800692c:	d802      	bhi.n	8006934 <_realloc_r+0x34>
 800692e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006932:	d8f4      	bhi.n	800691e <_realloc_r+0x1e>
 8006934:	4629      	mov	r1, r5
 8006936:	4640      	mov	r0, r8
 8006938:	f7ff fc38 	bl	80061ac <_malloc_r>
 800693c:	4607      	mov	r7, r0
 800693e:	2800      	cmp	r0, #0
 8006940:	d0ec      	beq.n	800691c <_realloc_r+0x1c>
 8006942:	42b5      	cmp	r5, r6
 8006944:	462a      	mov	r2, r5
 8006946:	4621      	mov	r1, r4
 8006948:	bf28      	it	cs
 800694a:	4632      	movcs	r2, r6
 800694c:	f7ff ffca 	bl	80068e4 <memcpy>
 8006950:	4621      	mov	r1, r4
 8006952:	4640      	mov	r0, r8
 8006954:	f7ff fbbe 	bl	80060d4 <_free_r>
 8006958:	463c      	mov	r4, r7
 800695a:	e7e0      	b.n	800691e <_realloc_r+0x1e>

0800695c <_malloc_usable_size_r>:
 800695c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006960:	1f18      	subs	r0, r3, #4
 8006962:	2b00      	cmp	r3, #0
 8006964:	bfbc      	itt	lt
 8006966:	580b      	ldrlt	r3, [r1, r0]
 8006968:	18c0      	addlt	r0, r0, r3
 800696a:	4770      	bx	lr

0800696c <_init>:
 800696c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800696e:	bf00      	nop
 8006970:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006972:	bc08      	pop	{r3}
 8006974:	469e      	mov	lr, r3
 8006976:	4770      	bx	lr

08006978 <_fini>:
 8006978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800697a:	bf00      	nop
 800697c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800697e:	bc08      	pop	{r3}
 8006980:	469e      	mov	lr, r3
 8006982:	4770      	bx	lr
