<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Microprocessor 8-bit: AC Entity  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Design&nbsp;Unit&nbsp;List</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="hierarchy.html"><span>Design&nbsp;Unit&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Design&nbsp;Unit&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>AC Entity Reference</h1><!-- doxytag: class="AC" --><!-- doxytag: inherits="AC::behave" --><div class="dynheader">
Inheritance diagram for AC:</div>
<div class="dynsection">
 <div class="center">
  <img src="classAC.png" usemap="#AC_map" alt=""/>
  <map id="AC_map" name="AC_map">
<area href="classAC_1_1behave.html" alt="behave" shape="rect" coords="0,0,54,24"/>
<area href="classMP_1_1struct.html" alt="struct" shape="rect" coords="0,112,54,136"/>
<area href="classMP.html" alt="MP" shape="rect" coords="0,168,54,192"/>
</map>
 </div>
</div>

<p><a href="classAC-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Architectures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAC_1_1behave.html">behave</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Architecture </b></td></tr>
<br/>
<br/>
<tr><td colspan="2"><h2>Libraries</h2></td></tr>
 <tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acbe0bfecfa56fa4103ea80a491bfdbc8"></a><!-- doxytag: member="AC::ieee" ref="acbe0bfecfa56fa4103ea80a491bfdbc8" args="" -->
<a class="el" href="classAC.html#acbe0bfecfa56fa4103ea80a491bfdbc8">ieee</a>&nbsp;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr><td colspan="2"><h2>Packages</h2></td></tr>
 <tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75f07bd8bde6f849270ce9de65573a4f"></a><!-- doxytag: member="AC::std_logic_1164" ref="a75f07bd8bde6f849270ce9de65573a4f" args="" -->
<a class="el" href="classAC.html#a75f07bd8bde6f849270ce9de65573a4f">std_logic_1164</a>&nbsp;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa3f6e309d54fde7de3148deddb32c77"></a><!-- doxytag: member="AC::std_logic_arith" ref="afa3f6e309d54fde7de3148deddb32c77" args="" -->
<a class="el" href="classAC.html#afa3f6e309d54fde7de3148deddb32c77">std_logic_arith</a>&nbsp;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5cb95d6cc481013a3f10b88926230077"></a><!-- doxytag: member="AC::std_logic_unsigned" ref="a5cb95d6cc481013a3f10b88926230077" args="" -->
<a class="el" href="classAC.html#a5cb95d6cc481013a3f10b88926230077">std_logic_unsigned</a>&nbsp;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr><td colspan="2"><h2>Ports</h2></td></tr>
 <tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4871b01ae896c690a9514ac0b29da41"></a><!-- doxytag: member="AC::d" ref="ab4871b01ae896c690a9514ac0b29da41" args="std_logic_vector(7 downto 0);" -->
<a class="el" href="classAC.html#ab4871b01ae896c690a9514ac0b29da41">d</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">7</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8-bit input data to <a class="el" href="classAC.html">AC</a> from W-bus <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a725adb27998e502b1cc111c6faa325f4"></a><!-- doxytag: member="AC::q_alu" ref="a725adb27998e502b1cc111c6faa325f4" args="std_logic_vector(7 downto 0);" -->
<a class="el" href="classAC.html#a725adb27998e502b1cc111c6faa325f4">q_alu</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">7</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8-bit output data to <a class="el" href="classAC.html">AC</a> from W-bus <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad24ee18780782dd76443533416830dac"></a><!-- doxytag: member="AC::q_data" ref="ad24ee18780782dd76443533416830dac" args="std_logic_vector(7 downto 0);" -->
<a class="el" href="classAC.html#ad24ee18780782dd76443533416830dac">q_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">7</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8-bit output data to Adder-Subtractor block <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeada434ddff982265d4a93768632e621"></a><!-- doxytag: member="AC::clk" ref="aeada434ddff982265d4a93768632e621" args="std_logic;" -->
<a class="el" href="classAC.html#aeada434ddff982265d4a93768632e621">clk</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Rising edge clock. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a61fae7d1502461f3d2a02f3d70aad69d"></a><!-- doxytag: member="AC::ea" ref="a61fae7d1502461f3d2a02f3d70aad69d" args="std_logic;" -->
<a class="el" href="classAC.html#a61fae7d1502461f3d2a02f3d70aad69d">ea</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Active high enable <a class="el" href="classAC.html">AC</a> control input signal. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d72cbcfbbdab33537a5c43b160bf0f4"></a><!-- doxytag: member="AC::clr" ref="a6d72cbcfbbdab33537a5c43b160bf0f4" args="std_logic;" -->
<a class="el" href="classAC.html#a6d72cbcfbbdab33537a5c43b160bf0f4">clr</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Active high asynchronous clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa829dc6e8b8e34ff3e10a69340e9614"></a><!-- doxytag: member="AC::la" ref="aaa829dc6e8b8e34ff3e10a69340e9614" args="std_logic;" -->
<a class="el" href="classAC.html#aaa829dc6e8b8e34ff3e10a69340e9614">la</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Active low load <a class="el" href="classAC.html">AC</a> control input signal. <br/></td></tr>
</table>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>src/<a class="el" href="ac__behave_8vhd.html">ac_behave.vhd</a></li>
</ul>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Wed Apr 11 09:49:19 2012 for Microprocessor 8-bit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
