// Seed: 3306402893
module module_0 (
    output supply1 id_0,
    output tri id_1,
    input uwire id_2,
    input tri id_3,
    output tri1 id_4,
    output tri id_5
);
  wire id_7 = id_7, id_8;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output tri1  id_3,
    input  uwire id_4
);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_4,
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = -1'b0;
  assign id_1 = 1'b0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_4 = 1;
  reg id_5, id_6;
  wire id_7, id_8;
  module_2 modCall_1 (
      id_8,
      id_7
  );
  assign modCall_1.id_2 = 0;
  always
  fork
    id_6 <= -1;
    id_2 <= 1;
  join
  wand id_9 = 1;
  wire id_10;
  assign id_5 = ~id_4;
endmodule
