// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition"

// DATE "11/24/2016 13:36:41"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ProjectWeek1 (
	KEY,
	SW,
	HEX0,
	HEX1,
	CLOCK_50,
	LEDR,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
input 	CLOCK_50;
output 	[9:0] LEDR;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \d1|Add0~1_sumout ;
wire \KEY[3]~input_o ;
wire \r1|feedback4~combout ;
wire \SW[6]~input_o ;
wire \KEY[0]~input_o ;
wire \d1|Add1~109_sumout ;
wire \d1|Add1~90 ;
wire \d1|Add1~73_sumout ;
wire \d1|Add1~74 ;
wire \d1|Add1~85_sumout ;
wire \d1|Add1~86 ;
wire \d1|Add1~81_sumout ;
wire \d1|Add1~82 ;
wire \d1|Add1~77_sumout ;
wire \d1|Add1~78 ;
wire \d1|Add1~1_sumout ;
wire \d1|Add0~14 ;
wire \d1|Add0~29_sumout ;
wire \d1|Add0~30 ;
wire \d1|Add0~17_sumout ;
wire \d1|Add0~18 ;
wire \d1|Add0~21_sumout ;
wire \d1|RateDivider[16]~2_combout ;
wire \d1|Add0~22 ;
wire \d1|Add0~25_sumout ;
wire \d1|RateDivider[16]~3_combout ;
wire \d1|LessThan2~0_combout ;
wire \d1|RateDivider~9_combout ;
wire \d1|h0|h~7_combout ;
wire \d1|RateDivider~0_combout ;
wire \d1|RateDivider~8_combout ;
wire \d1|RateDivider~1_combout ;
wire \d1|LessThan0~2_combout ;
wire \d1|LessThan0~1_combout ;
wire \d1|RateDivider~6_combout ;
wire \d1|RateDivider~7_combout ;
wire \d1|RateDivider~4_combout ;
wire \d1|RateDivider~5_combout ;
wire \d1|LessThan0~0_combout ;
wire \d1|LessThan0~3_combout ;
wire \d1|LessThan0~8_combout ;
wire \d1|LessThan0~7_combout ;
wire \d1|RateDivider~10_combout ;
wire \d1|LessThan0~10_combout ;
wire \d1|LessThan0~9_combout ;
wire \d1|LessThan0~4_combout ;
wire \d1|LessThan0~5_combout ;
wire \d1|LessThan0~6_combout ;
wire \d1|LessThan0~13_combout ;
wire \d1|LessThan0~11_combout ;
wire \d1|LessThan0~12_combout ;
wire \d1|LessThan0~14_combout ;
wire \d1|LessThan0~15_combout ;
wire \d1|LessThan0~16_combout ;
wire \d1|LessThan0~17_combout ;
wire \i1|Selector0~1_combout ;
wire \KEY[2]~input_o ;
wire \r1|out[0]~feeder_combout ;
wire \SW[0]~input_o ;
wire \r1|out[1]~feeder_combout ;
wire \SW[1]~input_o ;
wire \r1|feedback1~combout ;
wire \SW[2]~input_o ;
wire \command[1]~0_combout ;
wire \command[1]~1_combout ;
wire \KEY[1]~input_o ;
wire \i1|right~0_combout ;
wire \d1|LessThan0~20_combout ;
wire \i1|Selector0~2_combout ;
wire \i1|currState.000~q ;
wire \i1|Selector2~0_combout ;
wire \i1|currState.010~q ;
wire \i1|WideOr6~0_combout ;
wire \i1|currState.111~q ;
wire \i1|Selector4~0_combout ;
wire \i1|currState.101~q ;
wire \f1|qOut[2]~0_combout ;
wire \d1|count2[0]~0_combout ;
wire \d1|Add1~110 ;
wire \d1|Add1~105_sumout ;
wire \d1|Add1~106 ;
wire \d1|Add1~101_sumout ;
wire \d1|Add1~102 ;
wire \d1|Add1~97_sumout ;
wire \d1|Add1~98 ;
wire \d1|Add1~93_sumout ;
wire \d1|Add1~94 ;
wire \d1|Add1~29_sumout ;
wire \d1|Add1~30 ;
wire \d1|Add1~33_sumout ;
wire \d1|Add1~34 ;
wire \d1|Add1~25_sumout ;
wire \d1|Add1~26 ;
wire \d1|Add1~13_sumout ;
wire \d1|Add1~14 ;
wire \d1|Add1~21_sumout ;
wire \d1|Add1~22 ;
wire \d1|Add1~17_sumout ;
wire \d1|Add1~18 ;
wire \d1|Add1~9_sumout ;
wire \d1|Add1~10 ;
wire \d1|Add1~5_sumout ;
wire \d1|Add1~6 ;
wire \d1|Add1~37_sumout ;
wire \d1|Add1~38 ;
wire \d1|Add1~57_sumout ;
wire \d1|Add1~58 ;
wire \d1|Add1~61_sumout ;
wire \d1|Add1~62 ;
wire \d1|Add1~41_sumout ;
wire \d1|Add1~42 ;
wire \d1|Add1~53_sumout ;
wire \d1|Add1~54 ;
wire \d1|Add1~49_sumout ;
wire \d1|Add1~50 ;
wire \d1|Add1~45_sumout ;
wire \d1|Add1~46 ;
wire \d1|Add1~69_sumout ;
wire \d1|Add1~70 ;
wire \d1|Add1~65_sumout ;
wire \d1|Add1~66 ;
wire \d1|Add1~89_sumout ;
wire \d1|LessThan0~18_combout ;
wire \d1|LessThan0~19_combout ;
wire \i1|Selector0~0_combout ;
wire \r1|out[7]~feeder_combout ;
wire \SW[7]~input_o ;
wire \r1|feedback2~combout ;
wire \SW[3]~input_o ;
wire \r1|feedback3~combout ;
wire \SW[4]~input_o ;
wire \r1|out[5]~feeder_combout ;
wire \SW[5]~input_o ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \i1|wrong~0_combout ;
wire \i1|Selector3~0_combout ;
wire \i1|currState.011~q ;
wire \i1|Selector1~0_combout ;
wire \i1|currState.001~q ;
wire \d1|always0~0_combout ;
wire \d1|Add0~2 ;
wire \d1|Add0~5_sumout ;
wire \d1|Add0~6 ;
wire \d1|Add0~9_sumout ;
wire \d1|Add0~10 ;
wire \d1|Add0~13_sumout ;
wire \d1|h0|h~0_combout ;
wire \d1|h0|h~1_combout ;
wire \d1|h0|h~2_combout ;
wire \d1|h0|h~3_combout ;
wire \d1|h0|h~4_combout ;
wire \d1|h0|h~5_combout ;
wire \d1|h0|h~6_combout ;
wire \d1|h1|h~0_combout ;
wire \d1|h1|h~1_combout ;
wire \d1|h1|h~2_combout ;
wire \d1|h1|h~3_combout ;
wire \d1|h1|h~4_combout ;
wire \d1|h1|h~5_combout ;
wire \d1|h1|h~6_combout ;
wire \Equal0~0_combout ;
wire \lights~0_combout ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \VGA|mypll|altpll_component|auto_generated|fb_clkin ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \VGA|controller|Add0~33_sumout ;
wire \VGA|controller|xCounter[2]~DUPLICATE_q ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~34 ;
wire \VGA|controller|Add0~37_sumout ;
wire \VGA|controller|Add0~38 ;
wire \VGA|controller|Add0~1_sumout ;
wire \VGA|controller|Add0~2 ;
wire \VGA|controller|Add0~5_sumout ;
wire \VGA|controller|Add0~6 ;
wire \VGA|controller|Add0~9_sumout ;
wire \VGA|controller|Add0~10 ;
wire \VGA|controller|Add0~13_sumout ;
wire \VGA|controller|Add0~14 ;
wire \VGA|controller|Add0~17_sumout ;
wire \VGA|controller|Add0~18 ;
wire \VGA|controller|Add0~29_sumout ;
wire \VGA|controller|Add0~30 ;
wire \VGA|controller|Add0~25_sumout ;
wire \VGA|controller|Add0~26 ;
wire \VGA|controller|Add0~21_sumout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~feeder_combout ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~9_sumout ;
wire \VGA|controller|Add1~6 ;
wire \VGA|controller|Add1~37_sumout ;
wire \VGA|controller|Add1~38 ;
wire \VGA|controller|Add1~33_sumout ;
wire \VGA|controller|Add1~34 ;
wire \VGA|controller|Add1~29_sumout ;
wire \VGA|controller|Add1~30 ;
wire \VGA|controller|Add1~25_sumout ;
wire \VGA|controller|Add1~26 ;
wire \VGA|controller|Add1~21_sumout ;
wire \VGA|controller|Add1~22 ;
wire \VGA|controller|Add1~17_sumout ;
wire \VGA|controller|Add1~18 ;
wire \VGA|controller|Add1~13_sumout ;
wire \VGA|controller|Add1~14 ;
wire \VGA|controller|Add1~1_sumout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|yCounter[0]~DUPLICATE_q ;
wire \VGA|controller|yCounter[1]~DUPLICATE_q ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|always1~3_combout ;
wire \VGA|controller|Add1~10 ;
wire \VGA|controller|Add1~5_sumout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|LessThan5~0_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~q ;
wire \f1|Add0~21_sumout ;
wire \f1|Add1~29_sumout ;
wire \f1|Add2~13_sumout ;
wire \f1|xc[7]~0_combout ;
wire \f1|Add2~14 ;
wire \f1|Add2~17_sumout ;
wire \f1|Add2~18 ;
wire \f1|Add2~21_sumout ;
wire \f1|Add2~22 ;
wire \f1|Add2~25_sumout ;
wire \f1|Add2~26 ;
wire \f1|Add2~29_sumout ;
wire \f1|Add2~30 ;
wire \f1|Add2~9_sumout ;
wire \f1|Add2~10 ;
wire \f1|Add2~5_sumout ;
wire \f1|Add2~6 ;
wire \f1|Add2~1_sumout ;
wire \VGA|LessThan1~0_combout ;
wire \f1|addr[0]~0_combout ;
wire \f1|Add1~30 ;
wire \f1|Add1~33_sumout ;
wire \f1|Add1~34 ;
wire \f1|Add1~37_sumout ;
wire \f1|Add1~38 ;
wire \f1|Add1~41_sumout ;
wire \f1|Add1~42 ;
wire \f1|Add1~45_sumout ;
wire \f1|Add1~46 ;
wire \f1|Add1~49_sumout ;
wire \f1|Add1~50 ;
wire \f1|Add1~53_sumout ;
wire \f1|Add1~54 ;
wire \f1|Add1~57_sumout ;
wire \f1|Add1~58 ;
wire \f1|Add1~21_sumout ;
wire \f1|Add1~22 ;
wire \f1|Add1~25_sumout ;
wire \f1|Add1~26 ;
wire \f1|Add1~17_sumout ;
wire \f1|Add1~18 ;
wire \f1|Add1~13_sumout ;
wire \f1|Add1~14 ;
wire \f1|Add1~5_sumout ;
wire \f1|Add1~6 ;
wire \f1|Add1~9_sumout ;
wire \f1|LessThan0~0_combout ;
wire \f1|Add1~10 ;
wire \f1|Add1~1_sumout ;
wire \f1|LessThan0~1_combout ;
wire \f1|always0~0_combout ;
wire \f1|Add0~22 ;
wire \f1|Add0~25_sumout ;
wire \f1|Add0~26 ;
wire \f1|Add0~17_sumout ;
wire \f1|Add0~18 ;
wire \f1|Add0~9_sumout ;
wire \f1|Add0~10 ;
wire \f1|Add0~5_sumout ;
wire \f1|Add0~6 ;
wire \f1|Add0~13_sumout ;
wire \f1|Add0~14 ;
wire \f1|Add0~1_sumout ;
wire \VGA|user_input_translator|Add1~0_combout ;
wire \VGA|user_input_translator|Add1~1_combout ;
wire \VGA|user_input_translator|Add0~10 ;
wire \VGA|user_input_translator|Add0~14 ;
wire \VGA|user_input_translator|Add0~18 ;
wire \VGA|user_input_translator|Add0~22 ;
wire \VGA|user_input_translator|Add0~26 ;
wire \VGA|user_input_translator|Add0~30 ;
wire \VGA|user_input_translator|Add0~34 ;
wire \VGA|user_input_translator|Add0~38 ;
wire \VGA|user_input_translator|Add0~5_sumout ;
wire \VGA|valid_160x120~0_combout ;
wire \VGA|user_input_translator|Add0~6 ;
wire \VGA|user_input_translator|Add0~1_sumout ;
wire \VGA|controller|yCounter[3]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~10 ;
wire \VGA|controller|controller_translator|Add1~11 ;
wire \VGA|controller|controller_translator|Add1~14 ;
wire \VGA|controller|controller_translator|Add1~15 ;
wire \VGA|controller|controller_translator|Add1~18 ;
wire \VGA|controller|controller_translator|Add1~19 ;
wire \VGA|controller|controller_translator|Add1~22 ;
wire \VGA|controller|controller_translator|Add1~23 ;
wire \VGA|controller|controller_translator|Add1~26 ;
wire \VGA|controller|controller_translator|Add1~27 ;
wire \VGA|controller|controller_translator|Add1~30 ;
wire \VGA|controller|controller_translator|Add1~31 ;
wire \VGA|controller|controller_translator|Add1~34 ;
wire \VGA|controller|controller_translator|Add1~35 ;
wire \VGA|controller|controller_translator|Add1~38 ;
wire \VGA|controller|controller_translator|Add1~39 ;
wire \VGA|controller|controller_translator|Add1~1_sumout ;
wire \VGA|controller|controller_translator|Add1~2 ;
wire \VGA|controller|controller_translator|Add1~3 ;
wire \VGA|controller|controller_translator|Add1~5_sumout ;
wire \f1|r6|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2_combout ;
wire \~GND~combout ;
wire \f1|r4|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1_combout ;
wire \f1|r4|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \f1|r4|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0_combout ;
wire \f1|r4|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \f1|qOut[2]~1_combout ;
wire \f1|r5|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \f1|r5|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \f1|r5|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \f1|r5|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \f1|qOut[2]~2_combout ;
wire \d1|LessThan1~0_combout ;
wire \d1|LessThan1~4_combout ;
wire \d1|LessThan1~2_combout ;
wire \d1|LessThan1~3_combout ;
wire \d1|LessThan1~5_combout ;
wire \d1|LessThan1~1_combout ;
wire \d1|LessThan1~6_combout ;
wire \f1|qOut[0]~4_combout ;
wire \f1|qOut[0]~3_combout ;
wire \f1|r2|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \f1|r3|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \f1|r1|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \f1|r6|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \f1|qOut[2]~8_combout ;
wire \f1|r1|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \f1|r6|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \f1|r2|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \f1|r3|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \f1|qOut[2]~6_combout ;
wire \f1|r1|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \f1|r2|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \f1|r6|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \f1|r3|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \f1|qOut[2]~7_combout ;
wire \f1|r1|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \f1|r3|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \f1|r6|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \f1|r2|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \f1|qOut[2]~5_combout ;
wire \f1|qOut[2]~9_combout ;
wire \Equal1~0_combout ;
wire \f1|qOut[2]~10_combout ;
wire \VGA|user_input_translator|Add0~9_sumout ;
wire \VGA|user_input_translator|Add0~13_sumout ;
wire \VGA|user_input_translator|Add0~17_sumout ;
wire \VGA|user_input_translator|Add0~21_sumout ;
wire \VGA|user_input_translator|Add0~25_sumout ;
wire \VGA|user_input_translator|Add0~29_sumout ;
wire \VGA|user_input_translator|Add0~33_sumout ;
wire \VGA|user_input_translator|Add0~37_sumout ;
wire \VGA|controller|xCounter[4]~DUPLICATE_q ;
wire \VGA|controller|xCounter[6]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~9_sumout ;
wire \VGA|controller|controller_translator|Add1~13_sumout ;
wire \VGA|controller|controller_translator|Add1~17_sumout ;
wire \VGA|controller|controller_translator|Add1~21_sumout ;
wire \VGA|controller|controller_translator|Add1~25_sumout ;
wire \VGA|controller|controller_translator|Add1~29_sumout ;
wire \VGA|controller|controller_translator|Add1~33_sumout ;
wire \VGA|controller|controller_translator|Add1~37_sumout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \f1|r4|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \f1|r4|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \f1|r4|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \f1|r4|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \f1|qOut[1]~11_combout ;
wire \f1|r5|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \f1|r5|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \f1|r5|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \f1|r5|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \f1|qOut[1]~12_combout ;
wire \f1|r1|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \f1|r6|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \f1|r2|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \f1|r3|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \f1|qOut[1]~16_combout ;
wire \f1|r1|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \f1|r6|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \f1|r2|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \f1|r3|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \f1|qOut[1]~14_combout ;
wire \f1|r2|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \f1|r3|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \f1|r6|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \f1|r1|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \f1|qOut[1]~15_combout ;
wire \f1|r3|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \f1|r2|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \f1|r6|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \f1|r1|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \f1|qOut[1]~13_combout ;
wire \f1|qOut[1]~17_combout ;
wire \f1|qOut[1]~18_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ;
wire \f1|r5|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \f1|r5|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \f1|r5|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \f1|r5|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \f1|qOut[0]~20_combout ;
wire \f1|r4|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \f1|r4|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \f1|r4|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \f1|r4|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \f1|qOut[0]~19_combout ;
wire \f1|r2|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \f1|r2|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \f1|r2|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \f1|r2|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \f1|qOut[0]~22_combout ;
wire \f1|r6|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \f1|r6|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \f1|r6|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \f1|r6|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \f1|qOut[0]~23_combout ;
wire \f1|r3|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \f1|r3|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \f1|r3|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \f1|r3|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \f1|qOut[0]~21_combout ;
wire \f1|r1|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \f1|r1|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \f1|r1|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \f1|r1|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \f1|qOut[0]~24_combout ;
wire \f1|qOut[0]~25_combout ;
wire \f1|qOut[0]~26_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ;
wire [1:0] \f1|r6|altsyncram_component|auto_generated|address_reg_a ;
wire [7:0] \d1|count2 ;
wire [7:0] \r1|out ;
wire [27:0] \d1|count1 ;
wire [9:0] \VGA|controller|yCounter ;
wire [7:0] \f1|yc ;
wire [9:0] \VGA|controller|xCounter ;
wire [7:0] \f1|xc ;
wire [14:0] \f1|addr ;
wire [1:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [27:0] \d1|RateDivider ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [1:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode118w ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode105w ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [2:0] \f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w ;
wire [5:0] \VGA|mypll|altpll_component|auto_generated|clk ;

wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \f1|r4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \f1|r4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \f1|r4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \f1|r4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \f1|r5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \f1|r5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \f1|r5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \f1|r5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \f1|r3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \f1|r2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \f1|r6|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \f1|r1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \f1|r3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \f1|r2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \f1|r6|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \f1|r1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \f1|r3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \f1|r2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \f1|r6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \f1|r1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \f1|r3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \f1|r2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \f1|r6|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \f1|r1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \f1|r4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \f1|r4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \f1|r4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \f1|r4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \f1|r5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \f1|r5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \f1|r5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \f1|r5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \f1|r3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \f1|r2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \f1|r6|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \f1|r1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \f1|r3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \f1|r2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \f1|r6|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \f1|r1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \f1|r3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \f1|r2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \f1|r6|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \f1|r1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \f1|r3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \f1|r2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \f1|r6|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \f1|r1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \f1|r4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \f1|r4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \f1|r4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \f1|r4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \f1|r5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \f1|r5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \f1|r5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \f1|r5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \f1|r3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \f1|r3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \f1|r3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \f1|r3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \f1|r2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \f1|r2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \f1|r2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \f1|r2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \f1|r6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \f1|r6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \f1|r6|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \f1|r6|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \f1|r1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \f1|r1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \f1|r1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \f1|r1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a8  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \f1|r4|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \f1|r4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \f1|r4|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \f1|r4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \f1|r4|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \f1|r4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \f1|r4|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \f1|r4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \f1|r5|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \f1|r5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \f1|r5|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \f1|r5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \f1|r5|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \f1|r5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \f1|r5|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \f1|r5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \f1|r3|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \f1|r3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \f1|r2|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \f1|r2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \f1|r6|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \f1|r6|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \f1|r1|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \f1|r1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \f1|r3|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \f1|r3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \f1|r2|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \f1|r2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \f1|r6|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \f1|r6|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \f1|r1|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \f1|r1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \f1|r3|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \f1|r3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \f1|r2|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \f1|r2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \f1|r6|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \f1|r6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \f1|r1|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \f1|r1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \f1|r3|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \f1|r3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \f1|r2|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \f1|r2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \f1|r6|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \f1|r6|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \f1|r1|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \f1|r1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \f1|r4|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \f1|r4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \f1|r4|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \f1|r4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \f1|r4|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \f1|r4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \f1|r4|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \f1|r4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \f1|r5|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \f1|r5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \f1|r5|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \f1|r5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \f1|r5|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \f1|r5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \f1|r5|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \f1|r5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \f1|r3|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \f1|r3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \f1|r2|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \f1|r2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \f1|r6|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \f1|r6|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \f1|r1|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \f1|r1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \f1|r3|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \f1|r3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \f1|r2|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \f1|r2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \f1|r6|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \f1|r6|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \f1|r1|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \f1|r1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \f1|r3|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \f1|r3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \f1|r2|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \f1|r2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \f1|r6|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \f1|r6|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \f1|r1|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \f1|r1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \f1|r3|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \f1|r3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \f1|r2|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \f1|r2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \f1|r6|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \f1|r6|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \f1|r1|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \f1|r1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \f1|r4|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \f1|r4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \f1|r4|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \f1|r4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \f1|r4|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \f1|r4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \f1|r4|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \f1|r4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \f1|r5|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \f1|r5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \f1|r5|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \f1|r5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \f1|r5|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \f1|r5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \f1|r5|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \f1|r5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \f1|r3|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \f1|r3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \f1|r3|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \f1|r3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \f1|r3|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \f1|r3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \f1|r3|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \f1|r3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \f1|r2|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \f1|r2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \f1|r2|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \f1|r2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \f1|r2|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \f1|r2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \f1|r2|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \f1|r2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \f1|r6|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \f1|r6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \f1|r6|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \f1|r6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \f1|r6|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \f1|r6|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \f1|r6|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \f1|r6|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \f1|r1|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \f1|r1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \f1|r1|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \f1|r1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \f1|r1|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \f1|r1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \f1|r1|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \f1|r1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(!\d1|h0|h~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(!\d1|h0|h~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(!\d1|h0|h~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(!\d1|h0|h~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(!\d1|h0|h~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(!\d1|h0|h~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\d1|h0|h~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(!\d1|h1|h~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(!\d1|h1|h~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(!\d1|h1|h~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(!\d1|h1|h~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(!\d1|h1|h~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(!\d1|h1|h~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\d1|h1|h~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(!\LessThan0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\command[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\Equal0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\Equal0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(!\f1|qOut[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(!\f1|qOut[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(!\f1|qOut[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\lights~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\lights~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\lights~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N53
cyclonev_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
defparam \VGA_R[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
defparam \VGA_R[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N36
cyclonev_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
defparam \VGA_G[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N19
cyclonev_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
defparam \VGA_G[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N19
cyclonev_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
defparam \VGA_B[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
defparam \VGA_B[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N30
cyclonev_lcell_comb \d1|Add0~1 (
// Equation(s):
// \d1|Add0~1_sumout  = SUM(( \d1|count2 [0] ) + ( VCC ) + ( !VCC ))
// \d1|Add0~2  = CARRY(( \d1|count2 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|count2 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~1_sumout ),
	.cout(\d1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~1 .extended_lut = "off";
defparam \d1|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \d1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N3
cyclonev_lcell_comb \r1|feedback4 (
// Equation(s):
// \r1|feedback4~combout  = ( \r1|out [5] & ( !\r1|out [7] ) ) # ( !\r1|out [5] & ( \r1|out [7] ) )

	.dataa(gnd),
	.datab(!\r1|out [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r1|out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|feedback4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|feedback4 .extended_lut = "off";
defparam \r1|feedback4 .lut_mask = 64'h33333333CCCCCCCC;
defparam \r1|feedback4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N30
cyclonev_lcell_comb \d1|Add1~109 (
// Equation(s):
// \d1|Add1~109_sumout  = SUM(( \d1|count1 [0] ) + ( VCC ) + ( !VCC ))
// \d1|Add1~110  = CARRY(( \d1|count1 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\d1|count1 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~109_sumout ),
	.cout(\d1|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~109 .extended_lut = "off";
defparam \d1|Add1~109 .lut_mask = 64'h0000000000003333;
defparam \d1|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N36
cyclonev_lcell_comb \d1|Add1~89 (
// Equation(s):
// \d1|Add1~89_sumout  = SUM(( \d1|count1 [22] ) + ( GND ) + ( \d1|Add1~66  ))
// \d1|Add1~90  = CARRY(( \d1|count1 [22] ) + ( GND ) + ( \d1|Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|count1 [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~89_sumout ),
	.cout(\d1|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~89 .extended_lut = "off";
defparam \d1|Add1~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N39
cyclonev_lcell_comb \d1|Add1~73 (
// Equation(s):
// \d1|Add1~73_sumout  = SUM(( \d1|count1 [23] ) + ( GND ) + ( \d1|Add1~90  ))
// \d1|Add1~74  = CARRY(( \d1|count1 [23] ) + ( GND ) + ( \d1|Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|count1 [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~73_sumout ),
	.cout(\d1|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~73 .extended_lut = "off";
defparam \d1|Add1~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N41
dffeas \d1|count1[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[23] .is_wysiwyg = "true";
defparam \d1|count1[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N42
cyclonev_lcell_comb \d1|Add1~85 (
// Equation(s):
// \d1|Add1~85_sumout  = SUM(( \d1|count1 [24] ) + ( GND ) + ( \d1|Add1~74  ))
// \d1|Add1~86  = CARRY(( \d1|count1 [24] ) + ( GND ) + ( \d1|Add1~74  ))

	.dataa(gnd),
	.datab(!\d1|count1 [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~85_sumout ),
	.cout(\d1|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~85 .extended_lut = "off";
defparam \d1|Add1~85 .lut_mask = 64'h0000FFFF00003333;
defparam \d1|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N44
dffeas \d1|count1[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[24] .is_wysiwyg = "true";
defparam \d1|count1[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N45
cyclonev_lcell_comb \d1|Add1~81 (
// Equation(s):
// \d1|Add1~81_sumout  = SUM(( \d1|count1 [25] ) + ( GND ) + ( \d1|Add1~86  ))
// \d1|Add1~82  = CARRY(( \d1|count1 [25] ) + ( GND ) + ( \d1|Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|count1 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~81_sumout ),
	.cout(\d1|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~81 .extended_lut = "off";
defparam \d1|Add1~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N47
dffeas \d1|count1[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[25] .is_wysiwyg = "true";
defparam \d1|count1[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N48
cyclonev_lcell_comb \d1|Add1~77 (
// Equation(s):
// \d1|Add1~77_sumout  = SUM(( \d1|count1 [26] ) + ( GND ) + ( \d1|Add1~82  ))
// \d1|Add1~78  = CARRY(( \d1|count1 [26] ) + ( GND ) + ( \d1|Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|count1 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~77_sumout ),
	.cout(\d1|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~77 .extended_lut = "off";
defparam \d1|Add1~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N50
dffeas \d1|count1[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[26] .is_wysiwyg = "true";
defparam \d1|count1[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N51
cyclonev_lcell_comb \d1|Add1~1 (
// Equation(s):
// \d1|Add1~1_sumout  = SUM(( \d1|count1 [27] ) + ( GND ) + ( \d1|Add1~78  ))

	.dataa(!\d1|count1 [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~1 .extended_lut = "off";
defparam \d1|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \d1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N53
dffeas \d1|count1[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[27] .is_wysiwyg = "true";
defparam \d1|count1[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N39
cyclonev_lcell_comb \d1|Add0~13 (
// Equation(s):
// \d1|Add0~13_sumout  = SUM(( \d1|count2 [3] ) + ( GND ) + ( \d1|Add0~10  ))
// \d1|Add0~14  = CARRY(( \d1|count2 [3] ) + ( GND ) + ( \d1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|count2 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~13_sumout ),
	.cout(\d1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~13 .extended_lut = "off";
defparam \d1|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N42
cyclonev_lcell_comb \d1|Add0~29 (
// Equation(s):
// \d1|Add0~29_sumout  = SUM(( \d1|count2 [4] ) + ( GND ) + ( \d1|Add0~14  ))
// \d1|Add0~30  = CARRY(( \d1|count2 [4] ) + ( GND ) + ( \d1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|count2 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~29_sumout ),
	.cout(\d1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~29 .extended_lut = "off";
defparam \d1|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N44
dffeas \d1|count2[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|always0~0_combout ),
	.sload(gnd),
	.ena(\d1|count2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count2[4] .is_wysiwyg = "true";
defparam \d1|count2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N45
cyclonev_lcell_comb \d1|Add0~17 (
// Equation(s):
// \d1|Add0~17_sumout  = SUM(( \d1|count2 [5] ) + ( GND ) + ( \d1|Add0~30  ))
// \d1|Add0~18  = CARRY(( \d1|count2 [5] ) + ( GND ) + ( \d1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|count2 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~17_sumout ),
	.cout(\d1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~17 .extended_lut = "off";
defparam \d1|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N47
dffeas \d1|count2[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|always0~0_combout ),
	.sload(gnd),
	.ena(\d1|count2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count2[5] .is_wysiwyg = "true";
defparam \d1|count2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N48
cyclonev_lcell_comb \d1|Add0~21 (
// Equation(s):
// \d1|Add0~21_sumout  = SUM(( \d1|count2 [6] ) + ( GND ) + ( \d1|Add0~18  ))
// \d1|Add0~22  = CARRY(( \d1|count2 [6] ) + ( GND ) + ( \d1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|count2 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~21_sumout ),
	.cout(\d1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~21 .extended_lut = "off";
defparam \d1|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N50
dffeas \d1|count2[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|always0~0_combout ),
	.sload(gnd),
	.ena(\d1|count2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count2[6] .is_wysiwyg = "true";
defparam \d1|count2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N42
cyclonev_lcell_comb \d1|RateDivider[16]~2 (
// Equation(s):
// \d1|RateDivider[16]~2_combout  = ( !\d1|count2 [5] & ( !\d1|count2 [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|count2 [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|count2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|RateDivider[16]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|RateDivider[16]~2 .extended_lut = "off";
defparam \d1|RateDivider[16]~2 .lut_mask = 64'hF0F0F0F000000000;
defparam \d1|RateDivider[16]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N51
cyclonev_lcell_comb \d1|Add0~25 (
// Equation(s):
// \d1|Add0~25_sumout  = SUM(( \d1|count2 [7] ) + ( GND ) + ( \d1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|count2 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~25 .extended_lut = "off";
defparam \d1|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N53
dffeas \d1|count2[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|always0~0_combout ),
	.sload(gnd),
	.ena(\d1|count2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count2[7] .is_wysiwyg = "true";
defparam \d1|count2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N21
cyclonev_lcell_comb \d1|RateDivider[16]~3 (
// Equation(s):
// \d1|RateDivider[16]~3_combout  = ( \d1|count2 [3] & ( (\d1|count2 [2]) # (\d1|count2 [1]) ) )

	.dataa(!\d1|count2 [1]),
	.datab(gnd),
	.datac(!\d1|count2 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|count2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|RateDivider[16]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|RateDivider[16]~3 .extended_lut = "off";
defparam \d1|RateDivider[16]~3 .lut_mask = 64'h000000005F5F5F5F;
defparam \d1|RateDivider[16]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N6
cyclonev_lcell_comb \d1|LessThan2~0 (
// Equation(s):
// \d1|LessThan2~0_combout  = ( \d1|count2 [1] & ( (!\d1|count2 [3] & !\d1|count2 [2]) ) ) # ( !\d1|count2 [1] & ( (!\d1|count2 [3] & ((!\d1|count2 [0]) # (!\d1|count2 [2]))) ) )

	.dataa(!\d1|count2 [3]),
	.datab(gnd),
	.datac(!\d1|count2 [0]),
	.datad(!\d1|count2 [2]),
	.datae(gnd),
	.dataf(!\d1|count2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan2~0 .extended_lut = "off";
defparam \d1|LessThan2~0 .lut_mask = 64'hAAA0AAA0AA00AA00;
defparam \d1|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N18
cyclonev_lcell_comb \d1|RateDivider~9 (
// Equation(s):
// \d1|RateDivider~9_combout  = ( \d1|LessThan2~0_combout  ) # ( !\d1|LessThan2~0_combout  & ( ((!\d1|RateDivider[16]~2_combout ) # ((\d1|RateDivider[16]~3_combout ) # (\d1|count2 [7]))) # (\d1|count2 [6]) ) )

	.dataa(!\d1|count2 [6]),
	.datab(!\d1|RateDivider[16]~2_combout ),
	.datac(!\d1|count2 [7]),
	.datad(!\d1|RateDivider[16]~3_combout ),
	.datae(!\d1|LessThan2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|RateDivider~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|RateDivider~9 .extended_lut = "off";
defparam \d1|RateDivider~9 .lut_mask = 64'hDFFFFFFFDFFFFFFF;
defparam \d1|RateDivider~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N20
dffeas \d1|RateDivider[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|RateDivider~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|RateDivider [18]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|RateDivider[18] .is_wysiwyg = "true";
defparam \d1|RateDivider[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N18
cyclonev_lcell_comb \d1|h0|h~7 (
// Equation(s):
// \d1|h0|h~7_combout  = ( \d1|count2 [0] & ( (\d1|count2 [1] & (\d1|count2 [2] & \d1|count2 [3])) ) )

	.dataa(!\d1|count2 [1]),
	.datab(!\d1|count2 [2]),
	.datac(!\d1|count2 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|count2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|h0|h~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|h0|h~7 .extended_lut = "off";
defparam \d1|h0|h~7 .lut_mask = 64'h0000000001010101;
defparam \d1|h0|h~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N9
cyclonev_lcell_comb \d1|RateDivider~0 (
// Equation(s):
// \d1|RateDivider~0_combout  = ( !\d1|count2 [6] & ( !\d1|count2 [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|count2 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|count2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|RateDivider~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|RateDivider~0 .extended_lut = "off";
defparam \d1|RateDivider~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \d1|RateDivider~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N42
cyclonev_lcell_comb \d1|RateDivider~8 (
// Equation(s):
// \d1|RateDivider~8_combout  = ( \d1|RateDivider~0_combout  & ( (!\d1|RateDivider[16]~3_combout ) # ((!\d1|RateDivider[16]~2_combout ) # (\d1|h0|h~7_combout )) ) ) # ( !\d1|RateDivider~0_combout  )

	.dataa(gnd),
	.datab(!\d1|RateDivider[16]~3_combout ),
	.datac(!\d1|h0|h~7_combout ),
	.datad(!\d1|RateDivider[16]~2_combout ),
	.datae(gnd),
	.dataf(!\d1|RateDivider~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|RateDivider~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|RateDivider~8 .extended_lut = "off";
defparam \d1|RateDivider~8 .lut_mask = 64'hFFFFFFFFFFCFFFCF;
defparam \d1|RateDivider~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N44
dffeas \d1|RateDivider[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|RateDivider~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|RateDivider [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|RateDivider[14] .is_wysiwyg = "true";
defparam \d1|RateDivider[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N57
cyclonev_lcell_comb \d1|RateDivider~1 (
// Equation(s):
// \d1|RateDivider~1_combout  = ( \d1|RateDivider~0_combout  & ( \d1|count2 [1] & ( ((!\d1|count2 [3] & ((!\d1|count2 [4]) # (\d1|count2 [2]))) # (\d1|count2 [3] & ((\d1|count2 [4])))) # (\d1|count2 [5]) ) ) ) # ( !\d1|RateDivider~0_combout  & ( \d1|count2 
// [1] ) ) # ( \d1|RateDivider~0_combout  & ( !\d1|count2 [1] & ( ((!\d1|count2 [2] & ((!\d1|count2 [4]) # (\d1|count2 [3]))) # (\d1|count2 [2] & ((!\d1|count2 [3]) # (\d1|count2 [4])))) # (\d1|count2 [5]) ) ) ) # ( !\d1|RateDivider~0_combout  & ( 
// !\d1|count2 [1] ) )

	.dataa(!\d1|count2 [2]),
	.datab(!\d1|count2 [5]),
	.datac(!\d1|count2 [3]),
	.datad(!\d1|count2 [4]),
	.datae(!\d1|RateDivider~0_combout ),
	.dataf(!\d1|count2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|RateDivider~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|RateDivider~1 .extended_lut = "off";
defparam \d1|RateDivider~1 .lut_mask = 64'hFFFFFB7FFFFFF37F;
defparam \d1|RateDivider~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N59
dffeas \d1|RateDivider[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|RateDivider~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|RateDivider [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|RateDivider[15] .is_wysiwyg = "true";
defparam \d1|RateDivider[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N12
cyclonev_lcell_comb \d1|LessThan0~2 (
// Equation(s):
// \d1|LessThan0~2_combout  = ( \d1|count1 [5] & ( \d1|RateDivider [15] & ( (!\d1|count1 [7] & !\d1|RateDivider [18]) ) ) ) # ( !\d1|count1 [5] & ( \d1|RateDivider [15] & ( (!\d1|count1 [7] & ((!\d1|RateDivider [18]) # ((!\d1|count1 [6] & !\d1|RateDivider 
// [14])))) # (\d1|count1 [7] & (!\d1|RateDivider [18] & (!\d1|count1 [6] & !\d1|RateDivider [14]))) ) ) ) # ( \d1|count1 [5] & ( !\d1|RateDivider [15] & ( (!\d1|count1 [7] & ((!\d1|RateDivider [18]) # (!\d1|count1 [6]))) # (\d1|count1 [7] & 
// (!\d1|RateDivider [18] & !\d1|count1 [6])) ) ) ) # ( !\d1|count1 [5] & ( !\d1|RateDivider [15] & ( (!\d1|count1 [7] & ((!\d1|RateDivider [18]) # ((!\d1|count1 [6]) # (!\d1|RateDivider [14])))) # (\d1|count1 [7] & (!\d1|RateDivider [18] & ((!\d1|count1 
// [6]) # (!\d1|RateDivider [14])))) ) ) )

	.dataa(!\d1|count1 [7]),
	.datab(!\d1|RateDivider [18]),
	.datac(!\d1|count1 [6]),
	.datad(!\d1|RateDivider [14]),
	.datae(!\d1|count1 [5]),
	.dataf(!\d1|RateDivider [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~2 .extended_lut = "off";
defparam \d1|LessThan0~2 .lut_mask = 64'hEEE8E8E8E8888888;
defparam \d1|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N9
cyclonev_lcell_comb \d1|LessThan0~1 (
// Equation(s):
// \d1|LessThan0~1_combout  = ( \d1|count1 [10] & ( (!\d1|count1 [9] & !\d1|RateDivider [14]) ) ) # ( !\d1|count1 [10] & ( (!\d1|count1 [9] & \d1|RateDivider [14]) ) )

	.dataa(gnd),
	.datab(!\d1|count1 [9]),
	.datac(!\d1|RateDivider [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|count1 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~1 .extended_lut = "off";
defparam \d1|LessThan0~1 .lut_mask = 64'h0C0C0C0CC0C0C0C0;
defparam \d1|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N57
cyclonev_lcell_comb \d1|RateDivider~6 (
// Equation(s):
// \d1|RateDivider~6_combout  = ( !\d1|count2 [2] & ( \d1|count2 [4] & ( (!\d1|count2 [3] & (\d1|RateDivider~0_combout  & !\d1|count2 [5])) ) ) ) # ( \d1|count2 [2] & ( !\d1|count2 [4] & ( (\d1|RateDivider~0_combout  & !\d1|count2 [5]) ) ) ) # ( !\d1|count2 
// [2] & ( !\d1|count2 [4] & ( (\d1|RateDivider~0_combout  & !\d1|count2 [5]) ) ) )

	.dataa(!\d1|count2 [3]),
	.datab(!\d1|RateDivider~0_combout ),
	.datac(gnd),
	.datad(!\d1|count2 [5]),
	.datae(!\d1|count2 [2]),
	.dataf(!\d1|count2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|RateDivider~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|RateDivider~6 .extended_lut = "off";
defparam \d1|RateDivider~6 .lut_mask = 64'h3300330022000000;
defparam \d1|RateDivider~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N6
cyclonev_lcell_comb \d1|RateDivider~7 (
// Equation(s):
// \d1|RateDivider~7_combout  = ( \d1|h0|h~7_combout  & ( \d1|count2 [6] & ( \d1|RateDivider~6_combout  ) ) ) # ( !\d1|h0|h~7_combout  & ( \d1|count2 [6] & ( (\d1|RateDivider~6_combout  & !\d1|RateDivider[16]~2_combout ) ) ) ) # ( \d1|h0|h~7_combout  & ( 
// !\d1|count2 [6] & ( (\d1|RateDivider~6_combout  & ((!\d1|RateDivider[16]~2_combout ) # ((!\d1|LessThan2~0_combout  & \d1|RateDivider[16]~3_combout )))) ) ) ) # ( !\d1|h0|h~7_combout  & ( !\d1|count2 [6] & ( (\d1|RateDivider~6_combout  & 
// !\d1|RateDivider[16]~2_combout ) ) ) )

	.dataa(!\d1|RateDivider~6_combout ),
	.datab(!\d1|RateDivider[16]~2_combout ),
	.datac(!\d1|LessThan2~0_combout ),
	.datad(!\d1|RateDivider[16]~3_combout ),
	.datae(!\d1|h0|h~7_combout ),
	.dataf(!\d1|count2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|RateDivider~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|RateDivider~7 .extended_lut = "off";
defparam \d1|RateDivider~7 .lut_mask = 64'h4444445444445555;
defparam \d1|RateDivider~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N7
dffeas \d1|RateDivider[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|RateDivider~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|RateDivider [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|RateDivider[11] .is_wysiwyg = "true";
defparam \d1|RateDivider[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N33
cyclonev_lcell_comb \d1|RateDivider~4 (
// Equation(s):
// \d1|RateDivider~4_combout  = ( !\d1|count2 [7] & ( (!\d1|count2 [6] & (\d1|RateDivider[16]~2_combout  & (!\d1|RateDivider[16]~3_combout  & !\d1|LessThan2~0_combout ))) ) )

	.dataa(!\d1|count2 [6]),
	.datab(!\d1|RateDivider[16]~2_combout ),
	.datac(!\d1|RateDivider[16]~3_combout ),
	.datad(!\d1|LessThan2~0_combout ),
	.datae(gnd),
	.dataf(!\d1|count2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|RateDivider~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|RateDivider~4 .extended_lut = "off";
defparam \d1|RateDivider~4 .lut_mask = 64'h2000200000000000;
defparam \d1|RateDivider~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N30
cyclonev_lcell_comb \d1|RateDivider~5 (
// Equation(s):
// \d1|RateDivider~5_combout  = ( \d1|RateDivider~1_combout  & ( !\d1|RateDivider~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|RateDivider~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|RateDivider~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|RateDivider~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|RateDivider~5 .extended_lut = "off";
defparam \d1|RateDivider~5 .lut_mask = 64'h00000000F0F0F0F0;
defparam \d1|RateDivider~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N32
dffeas \d1|RateDivider[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|RateDivider~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|RateDivider [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|RateDivider[8] .is_wysiwyg = "true";
defparam \d1|RateDivider[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N0
cyclonev_lcell_comb \d1|LessThan0~0 (
// Equation(s):
// \d1|LessThan0~0_combout  = ( \d1|RateDivider [8] & ( (!\d1|count1 [12] & (!\d1|RateDivider [11] $ (\d1|count1 [11]))) ) ) # ( !\d1|RateDivider [8] & ( (\d1|count1 [12] & (!\d1|RateDivider [11] $ (\d1|count1 [11]))) ) )

	.dataa(!\d1|count1 [12]),
	.datab(!\d1|RateDivider [11]),
	.datac(!\d1|count1 [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|RateDivider [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~0 .extended_lut = "off";
defparam \d1|LessThan0~0 .lut_mask = 64'h4141414182828282;
defparam \d1|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N18
cyclonev_lcell_comb \d1|LessThan0~3 (
// Equation(s):
// \d1|LessThan0~3_combout  = ( \d1|RateDivider [8] & ( (\d1|count1 [8] & (\d1|LessThan0~2_combout  & (\d1|LessThan0~1_combout  & \d1|LessThan0~0_combout ))) ) ) # ( !\d1|RateDivider [8] & ( (!\d1|count1 [8] & (\d1|LessThan0~2_combout  & 
// (\d1|LessThan0~1_combout  & \d1|LessThan0~0_combout ))) ) )

	.dataa(!\d1|count1 [8]),
	.datab(!\d1|LessThan0~2_combout ),
	.datac(!\d1|LessThan0~1_combout ),
	.datad(!\d1|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\d1|RateDivider [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~3 .extended_lut = "off";
defparam \d1|LessThan0~3 .lut_mask = 64'h0002000200010001;
defparam \d1|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N3
cyclonev_lcell_comb \d1|LessThan0~8 (
// Equation(s):
// \d1|LessThan0~8_combout  = ( \d1|RateDivider [15] & ( !\d1|count1 [15] ) ) # ( !\d1|RateDivider [15] & ( \d1|count1 [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|count1 [15]),
	.datae(gnd),
	.dataf(!\d1|RateDivider [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~8 .extended_lut = "off";
defparam \d1|LessThan0~8 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \d1|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N57
cyclonev_lcell_comb \d1|LessThan0~7 (
// Equation(s):
// \d1|LessThan0~7_combout  = ( \d1|count1 [18] & ( \d1|RateDivider [18] & ( (!\d1|count1 [17] & (!\d1|RateDivider [8] $ (!\d1|count1 [19]))) ) ) ) # ( !\d1|count1 [18] & ( !\d1|RateDivider [18] & ( (\d1|count1 [17] & (!\d1|RateDivider [8] $ (!\d1|count1 
// [19]))) ) ) )

	.dataa(!\d1|count1 [17]),
	.datab(!\d1|RateDivider [8]),
	.datac(!\d1|count1 [19]),
	.datad(gnd),
	.datae(!\d1|count1 [18]),
	.dataf(!\d1|RateDivider [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~7 .extended_lut = "off";
defparam \d1|LessThan0~7 .lut_mask = 64'h1414000000002828;
defparam \d1|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N45
cyclonev_lcell_comb \d1|RateDivider~10 (
// Equation(s):
// \d1|RateDivider~10_combout  = ( \d1|RateDivider~4_combout  ) # ( !\d1|RateDivider~4_combout  & ( !\d1|RateDivider~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|RateDivider~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|RateDivider~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|RateDivider~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|RateDivider~10 .extended_lut = "off";
defparam \d1|RateDivider~10 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \d1|RateDivider~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N47
dffeas \d1|RateDivider[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|RateDivider~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|RateDivider [25]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|RateDivider[25] .is_wysiwyg = "true";
defparam \d1|RateDivider[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N42
cyclonev_lcell_comb \d1|LessThan0~10 (
// Equation(s):
// \d1|LessThan0~10_combout  = ( !\d1|count1 [16] & ( \d1|RateDivider [25] & ( (!\d1|LessThan0~8_combout  & (\d1|RateDivider [14] & (!\d1|count1 [14] & \d1|LessThan0~7_combout ))) ) ) ) # ( \d1|count1 [16] & ( !\d1|RateDivider [25] & ( 
// (!\d1|LessThan0~8_combout  & (\d1|RateDivider [14] & (!\d1|count1 [14] & \d1|LessThan0~7_combout ))) ) ) )

	.dataa(!\d1|LessThan0~8_combout ),
	.datab(!\d1|RateDivider [14]),
	.datac(!\d1|count1 [14]),
	.datad(!\d1|LessThan0~7_combout ),
	.datae(!\d1|count1 [16]),
	.dataf(!\d1|RateDivider [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~10 .extended_lut = "off";
defparam \d1|LessThan0~10 .lut_mask = 64'h0000002000200000;
defparam \d1|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N36
cyclonev_lcell_comb \d1|LessThan0~9 (
// Equation(s):
// \d1|LessThan0~9_combout  = ( !\d1|count1 [16] & ( \d1|RateDivider [25] & ( (!\d1|LessThan0~8_combout  & (\d1|LessThan0~7_combout  & (!\d1|RateDivider [14] $ (\d1|count1 [14])))) ) ) ) # ( \d1|count1 [16] & ( !\d1|RateDivider [25] & ( 
// (!\d1|LessThan0~8_combout  & (\d1|LessThan0~7_combout  & (!\d1|RateDivider [14] $ (\d1|count1 [14])))) ) ) )

	.dataa(!\d1|LessThan0~8_combout ),
	.datab(!\d1|RateDivider [14]),
	.datac(!\d1|count1 [14]),
	.datad(!\d1|LessThan0~7_combout ),
	.datae(!\d1|count1 [16]),
	.dataf(!\d1|RateDivider [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~9 .extended_lut = "off";
defparam \d1|LessThan0~9 .lut_mask = 64'h0000008200820000;
defparam \d1|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N21
cyclonev_lcell_comb \d1|LessThan0~4 (
// Equation(s):
// \d1|LessThan0~4_combout  = ( \d1|RateDivider [8] & ( !\d1|count1 [8] ) )

	.dataa(!\d1|count1 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|RateDivider [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~4 .extended_lut = "off";
defparam \d1|LessThan0~4 .lut_mask = 64'h00000000AAAAAAAA;
defparam \d1|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N3
cyclonev_lcell_comb \d1|LessThan0~5 (
// Equation(s):
// \d1|LessThan0~5_combout  = ( \d1|RateDivider [8] & ( (\d1|count1 [13] & (((!\d1|RateDivider [11]) # (\d1|count1 [11])) # (\d1|count1 [12]))) ) ) # ( !\d1|RateDivider [8] & ( (\d1|count1 [12] & (\d1|count1 [13] & ((!\d1|RateDivider [11]) # (\d1|count1 
// [11])))) ) )

	.dataa(!\d1|count1 [12]),
	.datab(!\d1|RateDivider [11]),
	.datac(!\d1|count1 [11]),
	.datad(!\d1|count1 [13]),
	.datae(gnd),
	.dataf(!\d1|RateDivider [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~5 .extended_lut = "off";
defparam \d1|LessThan0~5 .lut_mask = 64'h0045004500DF00DF;
defparam \d1|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N24
cyclonev_lcell_comb \d1|LessThan0~6 (
// Equation(s):
// \d1|LessThan0~6_combout  = ( \d1|LessThan0~5_combout  & ( \d1|count1 [10] & ( (!\d1|LessThan0~4_combout ) # (((!\d1|LessThan0~0_combout ) # (\d1|RateDivider [14])) # (\d1|count1 [9])) ) ) ) # ( \d1|LessThan0~5_combout  & ( !\d1|count1 [10] & ( 
// (!\d1|LessThan0~0_combout ) # ((\d1|RateDivider [14] & ((!\d1|LessThan0~4_combout ) # (\d1|count1 [9])))) ) ) )

	.dataa(!\d1|LessThan0~4_combout ),
	.datab(!\d1|count1 [9]),
	.datac(!\d1|LessThan0~0_combout ),
	.datad(!\d1|RateDivider [14]),
	.datae(!\d1|LessThan0~5_combout ),
	.dataf(!\d1|count1 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~6 .extended_lut = "off";
defparam \d1|LessThan0~6 .lut_mask = 64'h0000F0FB0000FBFF;
defparam \d1|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N36
cyclonev_lcell_comb \d1|LessThan0~13 (
// Equation(s):
// \d1|LessThan0~13_combout  = ( \d1|count1 [20] & ( \d1|RateDivider [8] & ( (\d1|count1 [21] & ((!\d1|RateDivider [18]) # ((\d1|count1 [18]) # (\d1|count1 [19])))) ) ) ) # ( \d1|count1 [20] & ( !\d1|RateDivider [8] & ( (\d1|count1 [19] & (\d1|count1 [21] & 
// ((!\d1|RateDivider [18]) # (\d1|count1 [18])))) ) ) )

	.dataa(!\d1|RateDivider [18]),
	.datab(!\d1|count1 [19]),
	.datac(!\d1|count1 [21]),
	.datad(!\d1|count1 [18]),
	.datae(!\d1|count1 [20]),
	.dataf(!\d1|RateDivider [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~13 .extended_lut = "off";
defparam \d1|LessThan0~13 .lut_mask = 64'h0000020300000B0F;
defparam \d1|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N51
cyclonev_lcell_comb \d1|LessThan0~11 (
// Equation(s):
// \d1|LessThan0~11_combout  = ( \d1|RateDivider [15] & ( !\d1|count1 [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|count1 [15]),
	.datae(gnd),
	.dataf(!\d1|RateDivider [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~11 .extended_lut = "off";
defparam \d1|LessThan0~11 .lut_mask = 64'h00000000FF00FF00;
defparam \d1|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N0
cyclonev_lcell_comb \d1|LessThan0~12 (
// Equation(s):
// \d1|LessThan0~12_combout  = ( !\d1|count1 [18] & ( \d1|RateDivider [8] & ( (!\d1|RateDivider [18] & (!\d1|count1 [19] & !\d1|count1 [17])) ) ) ) # ( !\d1|count1 [18] & ( !\d1|RateDivider [8] & ( (!\d1|RateDivider [18] & (\d1|count1 [19] & !\d1|count1 
// [17])) ) ) )

	.dataa(!\d1|RateDivider [18]),
	.datab(!\d1|count1 [19]),
	.datac(!\d1|count1 [17]),
	.datad(gnd),
	.datae(!\d1|count1 [18]),
	.dataf(!\d1|RateDivider [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~12 .extended_lut = "off";
defparam \d1|LessThan0~12 .lut_mask = 64'h2020000080800000;
defparam \d1|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N54
cyclonev_lcell_comb \d1|LessThan0~14 (
// Equation(s):
// \d1|LessThan0~14_combout  = ( \d1|count1 [16] & ( !\d1|LessThan0~12_combout  & ( (\d1|LessThan0~13_combout  & ((!\d1|LessThan0~11_combout ) # ((!\d1|LessThan0~7_combout ) # (\d1|RateDivider [25])))) ) ) ) # ( !\d1|count1 [16] & ( !\d1|LessThan0~12_combout 
//  & ( (\d1|LessThan0~13_combout  & ((!\d1|LessThan0~7_combout ) # ((!\d1|LessThan0~11_combout  & \d1|RateDivider [25])))) ) ) )

	.dataa(!\d1|LessThan0~13_combout ),
	.datab(!\d1|LessThan0~11_combout ),
	.datac(!\d1|RateDivider [25]),
	.datad(!\d1|LessThan0~7_combout ),
	.datae(!\d1|count1 [16]),
	.dataf(!\d1|LessThan0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~14 .extended_lut = "off";
defparam \d1|LessThan0~14 .lut_mask = 64'h5504554500000000;
defparam \d1|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N33
cyclonev_lcell_comb \d1|LessThan0~15 (
// Equation(s):
// \d1|LessThan0~15_combout  = ( \d1|RateDivider [25] & ( (\d1|count1 [25] & (!\d1|count1 [24] & (!\d1|count1 [26] $ (\d1|RateDivider [8])))) ) ) # ( !\d1|RateDivider [25] & ( (!\d1|count1 [25] & (\d1|count1 [24] & (!\d1|count1 [26] $ (\d1|RateDivider 
// [8])))) ) )

	.dataa(!\d1|count1 [26]),
	.datab(!\d1|count1 [25]),
	.datac(!\d1|RateDivider [8]),
	.datad(!\d1|count1 [24]),
	.datae(gnd),
	.dataf(!\d1|RateDivider [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~15 .extended_lut = "off";
defparam \d1|LessThan0~15 .lut_mask = 64'h0084008421002100;
defparam \d1|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N48
cyclonev_lcell_comb \d1|LessThan0~16 (
// Equation(s):
// \d1|LessThan0~16_combout  = ( \d1|count1 [22] & ( (\d1|LessThan0~15_combout  & (\d1|RateDivider [14] & (!\d1|count1 [23] $ (\d1|RateDivider [15])))) ) ) # ( !\d1|count1 [22] & ( (\d1|LessThan0~15_combout  & (!\d1|RateDivider [14] & (!\d1|count1 [23] $ 
// (\d1|RateDivider [15])))) ) )

	.dataa(!\d1|count1 [23]),
	.datab(!\d1|RateDivider [15]),
	.datac(!\d1|LessThan0~15_combout ),
	.datad(!\d1|RateDivider [14]),
	.datae(gnd),
	.dataf(!\d1|count1 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~16 .extended_lut = "off";
defparam \d1|LessThan0~16 .lut_mask = 64'h0900090000090009;
defparam \d1|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N6
cyclonev_lcell_comb \d1|LessThan0~17 (
// Equation(s):
// \d1|LessThan0~17_combout  = ( \d1|LessThan0~14_combout  & ( \d1|LessThan0~16_combout  & ( ((\d1|LessThan0~9_combout  & ((!\d1|LessThan0~6_combout ) # (\d1|LessThan0~3_combout )))) # (\d1|LessThan0~10_combout ) ) ) ) # ( !\d1|LessThan0~14_combout  & ( 
// \d1|LessThan0~16_combout  ) )

	.dataa(!\d1|LessThan0~3_combout ),
	.datab(!\d1|LessThan0~10_combout ),
	.datac(!\d1|LessThan0~9_combout ),
	.datad(!\d1|LessThan0~6_combout ),
	.datae(!\d1|LessThan0~14_combout ),
	.dataf(!\d1|LessThan0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~17 .extended_lut = "off";
defparam \d1|LessThan0~17 .lut_mask = 64'h00000000FFFF3F37;
defparam \d1|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N54
cyclonev_lcell_comb \i1|Selector0~1 (
// Equation(s):
// \i1|Selector0~1_combout  = ( \d1|LessThan0~19_combout  & ( \KEY[0]~input_o  & ( ((\i1|currState.011~q  & ((!\d1|LessThan0~17_combout ) # (\d1|count1 [27])))) # (\i1|currState.101~q ) ) ) ) # ( !\d1|LessThan0~19_combout  & ( \KEY[0]~input_o  & ( 
// ((\d1|count1 [27] & \i1|currState.011~q )) # (\i1|currState.101~q ) ) ) ) # ( \d1|LessThan0~19_combout  & ( !\KEY[0]~input_o  & ( (\i1|currState.011~q  & ((!\d1|LessThan0~17_combout ) # (\d1|count1 [27]))) ) ) ) # ( !\d1|LessThan0~19_combout  & ( 
// !\KEY[0]~input_o  & ( (\d1|count1 [27] & \i1|currState.011~q ) ) ) )

	.dataa(!\d1|count1 [27]),
	.datab(!\i1|currState.101~q ),
	.datac(!\i1|currState.011~q ),
	.datad(!\d1|LessThan0~17_combout ),
	.datae(!\d1|LessThan0~19_combout ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Selector0~1 .extended_lut = "off";
defparam \i1|Selector0~1 .lut_mask = 64'h05050F0537373F37;
defparam \i1|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N18
cyclonev_lcell_comb \r1|out[0]~feeder (
// Equation(s):
// \r1|out[0]~feeder_combout  = \r1|out [7]

	.dataa(!\r1|out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|out[0]~feeder .extended_lut = "off";
defparam \r1|out[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \r1|out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y4_N20
dffeas \r1|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|out[0]~feeder_combout ),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\i1|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|out[0] .is_wysiwyg = "true";
defparam \r1|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N57
cyclonev_lcell_comb \r1|out[1]~feeder (
// Equation(s):
// \r1|out[1]~feeder_combout  = \r1|out [0]

	.dataa(!\r1|out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|out[1]~feeder .extended_lut = "off";
defparam \r1|out[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \r1|out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y4_N59
dffeas \r1|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|out[1]~feeder_combout ),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\i1|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|out[1] .is_wysiwyg = "true";
defparam \r1|out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N21
cyclonev_lcell_comb \r1|feedback1 (
// Equation(s):
// \r1|feedback1~combout  = ( \r1|out [7] & ( !\r1|out [1] ) ) # ( !\r1|out [7] & ( \r1|out [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r1|out [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r1|out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|feedback1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|feedback1 .extended_lut = "off";
defparam \r1|feedback1 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \r1|feedback1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y4_N23
dffeas \r1|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|feedback1~combout ),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\i1|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|out[2] .is_wysiwyg = "true";
defparam \r1|out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N6
cyclonev_lcell_comb \command[1]~0 (
// Equation(s):
// \command[1]~0_combout  = ( \r1|out [2] & ( (\r1|out [5] & \r1|out [3]) ) ) # ( !\r1|out [2] & ( (\r1|out [5] & (\r1|out [3] & \r1|out [1])) ) )

	.dataa(!\r1|out [5]),
	.datab(gnd),
	.datac(!\r1|out [3]),
	.datad(!\r1|out [1]),
	.datae(gnd),
	.dataf(!\r1|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\command[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \command[1]~0 .extended_lut = "off";
defparam \command[1]~0 .lut_mask = 64'h0005000505050505;
defparam \command[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N9
cyclonev_lcell_comb \command[1]~1 (
// Equation(s):
// \command[1]~1_combout  = ( \r1|out [7] & ( (((\r1|out [5] & \r1|out [4])) # (\r1|out [6])) # (\command[1]~0_combout ) ) )

	.dataa(!\r1|out [5]),
	.datab(!\command[1]~0_combout ),
	.datac(!\r1|out [4]),
	.datad(!\r1|out [6]),
	.datae(gnd),
	.dataf(!\r1|out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\command[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \command[1]~1 .extended_lut = "off";
defparam \command[1]~1 .lut_mask = 64'h0000000037FF37FF;
defparam \command[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N15
cyclonev_lcell_comb \i1|right~0 (
// Equation(s):
// \i1|right~0_combout  = ( \KEY[1]~input_o  & ( (!\KEY[3]~input_o  & (((\KEY[2]~input_o  & \command[1]~1_combout )))) # (\KEY[3]~input_o  & (!\LessThan0~1_combout  & (!\KEY[2]~input_o  & !\command[1]~1_combout ))) ) ) # ( !\KEY[1]~input_o  & ( 
// (\KEY[3]~input_o  & (\LessThan0~1_combout  & (\KEY[2]~input_o  & !\command[1]~1_combout ))) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\LessThan0~1_combout ),
	.datac(!\KEY[2]~input_o ),
	.datad(!\command[1]~1_combout ),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|right~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|right~0 .extended_lut = "off";
defparam \i1|right~0 .lut_mask = 64'h01000100400A400A;
defparam \i1|right~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N6
cyclonev_lcell_comb \d1|LessThan0~20 (
// Equation(s):
// \d1|LessThan0~20_combout  = (!\d1|count1 [27] & ((!\d1|LessThan0~19_combout ) # (\d1|LessThan0~17_combout )))

	.dataa(gnd),
	.datab(!\d1|LessThan0~17_combout ),
	.datac(!\d1|count1 [27]),
	.datad(!\d1|LessThan0~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~20 .extended_lut = "off";
defparam \d1|LessThan0~20 .lut_mask = 64'hF030F030F030F030;
defparam \d1|LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N42
cyclonev_lcell_comb \i1|Selector0~2 (
// Equation(s):
// \i1|Selector0~2_combout  = ( \i1|currState.000~q  & ( \KEY[0]~input_o  & ( !\i1|Selector0~1_combout  ) ) ) # ( !\i1|currState.000~q  & ( \KEY[0]~input_o  & ( (!\i1|Selector0~1_combout  & (((!\d1|LessThan0~20_combout ) # (\i1|wrong~0_combout )) # 
// (\i1|right~0_combout ))) ) ) ) # ( \i1|currState.000~q  & ( !\KEY[0]~input_o  & ( !\i1|Selector0~1_combout  ) ) ) # ( !\i1|currState.000~q  & ( !\KEY[0]~input_o  & ( !\i1|Selector0~1_combout  ) ) )

	.dataa(!\i1|Selector0~1_combout ),
	.datab(!\i1|right~0_combout ),
	.datac(!\i1|wrong~0_combout ),
	.datad(!\d1|LessThan0~20_combout ),
	.datae(!\i1|currState.000~q ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Selector0~2 .extended_lut = "off";
defparam \i1|Selector0~2 .lut_mask = 64'hAAAAAAAAAA2AAAAA;
defparam \i1|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N44
dffeas \i1|currState.000 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\i1|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|currState.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|currState.000 .is_wysiwyg = "true";
defparam \i1|currState.000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N24
cyclonev_lcell_comb \i1|Selector2~0 (
// Equation(s):
// \i1|Selector2~0_combout  = ( \i1|currState.010~q  & ( \i1|currState.001~q  & ( !\KEY[0]~input_o  ) ) ) # ( !\i1|currState.010~q  & ( \i1|currState.001~q  & ( !\KEY[0]~input_o  ) ) ) # ( \i1|currState.010~q  & ( !\i1|currState.001~q  & ( !\KEY[0]~input_o  
// ) ) ) # ( !\i1|currState.010~q  & ( !\i1|currState.001~q  & ( (!\i1|currState.000~q  & (!\KEY[0]~input_o  & ((!\i1|wrong~0_combout ) # (!\d1|LessThan0~20_combout )))) ) ) )

	.dataa(!\i1|wrong~0_combout ),
	.datab(!\i1|currState.000~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\d1|LessThan0~20_combout ),
	.datae(!\i1|currState.010~q ),
	.dataf(!\i1|currState.001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Selector2~0 .extended_lut = "off";
defparam \i1|Selector2~0 .lut_mask = 64'hC080F0F0F0F0F0F0;
defparam \i1|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N26
dffeas \i1|currState.010 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\i1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|currState.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|currState.010 .is_wysiwyg = "true";
defparam \i1|currState.010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N30
cyclonev_lcell_comb \i1|WideOr6~0 (
// Equation(s):
// \i1|WideOr6~0_combout  = ( \i1|currState.111~q  & ( \i1|currState.010~q  ) ) # ( !\i1|currState.111~q  & ( \i1|currState.010~q  ) ) # ( \i1|currState.111~q  & ( !\i1|currState.010~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i1|currState.111~q ),
	.dataf(!\i1|currState.010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|WideOr6~0 .extended_lut = "off";
defparam \i1|WideOr6~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \i1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N32
dffeas \i1|currState.111 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\i1|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|currState.111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|currState.111 .is_wysiwyg = "true";
defparam \i1|currState.111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N9
cyclonev_lcell_comb \i1|Selector4~0 (
// Equation(s):
// \i1|Selector4~0_combout  = (!\KEY[0]~input_o  & ((\i1|currState.101~q ) # (\i1|currState.111~q )))

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\i1|currState.111~q ),
	.datad(!\i1|currState.101~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Selector4~0 .extended_lut = "off";
defparam \i1|Selector4~0 .lut_mask = 64'h0AAA0AAA0AAA0AAA;
defparam \i1|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N11
dffeas \i1|currState.101 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\i1|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|currState.101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|currState.101 .is_wysiwyg = "true";
defparam \i1|currState.101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N36
cyclonev_lcell_comb \f1|qOut[2]~0 (
// Equation(s):
// \f1|qOut[2]~0_combout  = ( \i1|currState.010~q  & ( (((!\i1|currState.000~q ) # (!\i1|currState.111~q )) # (\i1|currState.101~q )) # (\i1|currState.001~q ) ) ) # ( !\i1|currState.010~q  & ( ((!\i1|currState.000~q ) # (!\i1|currState.001~q  $ 
// (\i1|currState.111~q ))) # (\i1|currState.101~q ) ) )

	.dataa(!\i1|currState.001~q ),
	.datab(!\i1|currState.101~q ),
	.datac(!\i1|currState.000~q ),
	.datad(!\i1|currState.111~q ),
	.datae(gnd),
	.dataf(!\i1|currState.010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[2]~0 .extended_lut = "off";
defparam \f1|qOut[2]~0 .lut_mask = 64'hFBF7FBF7FFF7FFF7;
defparam \f1|qOut[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N30
cyclonev_lcell_comb \d1|count2[0]~0 (
// Equation(s):
// \d1|count2[0]~0_combout  = ( \d1|count1 [27] & ( \d1|LessThan0~17_combout  ) ) # ( !\d1|count1 [27] & ( \d1|LessThan0~17_combout  & ( (!\f1|qOut[2]~0_combout ) # (!\KEY[0]~input_o ) ) ) ) # ( \d1|count1 [27] & ( !\d1|LessThan0~17_combout  ) ) # ( 
// !\d1|count1 [27] & ( !\d1|LessThan0~17_combout  & ( ((!\f1|qOut[2]~0_combout ) # (!\KEY[0]~input_o )) # (\d1|LessThan0~19_combout ) ) ) )

	.dataa(!\d1|LessThan0~19_combout ),
	.datab(!\f1|qOut[2]~0_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(!\d1|count1 [27]),
	.dataf(!\d1|LessThan0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|count2[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|count2[0]~0 .extended_lut = "off";
defparam \d1|count2[0]~0 .lut_mask = 64'hFDFDFFFFFCFCFFFF;
defparam \d1|count2[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N32
dffeas \d1|count1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[0] .is_wysiwyg = "true";
defparam \d1|count1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N33
cyclonev_lcell_comb \d1|Add1~105 (
// Equation(s):
// \d1|Add1~105_sumout  = SUM(( \d1|count1 [1] ) + ( GND ) + ( \d1|Add1~110  ))
// \d1|Add1~106  = CARRY(( \d1|count1 [1] ) + ( GND ) + ( \d1|Add1~110  ))

	.dataa(!\d1|count1 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~105_sumout ),
	.cout(\d1|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~105 .extended_lut = "off";
defparam \d1|Add1~105 .lut_mask = 64'h0000FFFF00005555;
defparam \d1|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N35
dffeas \d1|count1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[1] .is_wysiwyg = "true";
defparam \d1|count1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N36
cyclonev_lcell_comb \d1|Add1~101 (
// Equation(s):
// \d1|Add1~101_sumout  = SUM(( \d1|count1 [2] ) + ( GND ) + ( \d1|Add1~106  ))
// \d1|Add1~102  = CARRY(( \d1|count1 [2] ) + ( GND ) + ( \d1|Add1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|count1 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~101_sumout ),
	.cout(\d1|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~101 .extended_lut = "off";
defparam \d1|Add1~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N38
dffeas \d1|count1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[2] .is_wysiwyg = "true";
defparam \d1|count1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N39
cyclonev_lcell_comb \d1|Add1~97 (
// Equation(s):
// \d1|Add1~97_sumout  = SUM(( \d1|count1 [3] ) + ( GND ) + ( \d1|Add1~102  ))
// \d1|Add1~98  = CARRY(( \d1|count1 [3] ) + ( GND ) + ( \d1|Add1~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|count1 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~97_sumout ),
	.cout(\d1|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~97 .extended_lut = "off";
defparam \d1|Add1~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N40
dffeas \d1|count1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[3] .is_wysiwyg = "true";
defparam \d1|count1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N42
cyclonev_lcell_comb \d1|Add1~93 (
// Equation(s):
// \d1|Add1~93_sumout  = SUM(( \d1|count1 [4] ) + ( GND ) + ( \d1|Add1~98  ))
// \d1|Add1~94  = CARRY(( \d1|count1 [4] ) + ( GND ) + ( \d1|Add1~98  ))

	.dataa(gnd),
	.datab(!\d1|count1 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~93_sumout ),
	.cout(\d1|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~93 .extended_lut = "off";
defparam \d1|Add1~93 .lut_mask = 64'h0000FFFF00003333;
defparam \d1|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N44
dffeas \d1|count1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[4] .is_wysiwyg = "true";
defparam \d1|count1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N45
cyclonev_lcell_comb \d1|Add1~29 (
// Equation(s):
// \d1|Add1~29_sumout  = SUM(( \d1|count1 [5] ) + ( GND ) + ( \d1|Add1~94  ))
// \d1|Add1~30  = CARRY(( \d1|count1 [5] ) + ( GND ) + ( \d1|Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|count1 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~29_sumout ),
	.cout(\d1|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~29 .extended_lut = "off";
defparam \d1|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N47
dffeas \d1|count1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[5] .is_wysiwyg = "true";
defparam \d1|count1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N48
cyclonev_lcell_comb \d1|Add1~33 (
// Equation(s):
// \d1|Add1~33_sumout  = SUM(( \d1|count1 [6] ) + ( GND ) + ( \d1|Add1~30  ))
// \d1|Add1~34  = CARRY(( \d1|count1 [6] ) + ( GND ) + ( \d1|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|count1 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~33_sumout ),
	.cout(\d1|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~33 .extended_lut = "off";
defparam \d1|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N50
dffeas \d1|count1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[6] .is_wysiwyg = "true";
defparam \d1|count1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N51
cyclonev_lcell_comb \d1|Add1~25 (
// Equation(s):
// \d1|Add1~25_sumout  = SUM(( \d1|count1 [7] ) + ( GND ) + ( \d1|Add1~34  ))
// \d1|Add1~26  = CARRY(( \d1|count1 [7] ) + ( GND ) + ( \d1|Add1~34  ))

	.dataa(!\d1|count1 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~25_sumout ),
	.cout(\d1|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~25 .extended_lut = "off";
defparam \d1|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \d1|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N53
dffeas \d1|count1[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[7] .is_wysiwyg = "true";
defparam \d1|count1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N54
cyclonev_lcell_comb \d1|Add1~13 (
// Equation(s):
// \d1|Add1~13_sumout  = SUM(( \d1|count1 [8] ) + ( GND ) + ( \d1|Add1~26  ))
// \d1|Add1~14  = CARRY(( \d1|count1 [8] ) + ( GND ) + ( \d1|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|count1 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~13_sumout ),
	.cout(\d1|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~13 .extended_lut = "off";
defparam \d1|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N56
dffeas \d1|count1[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[8] .is_wysiwyg = "true";
defparam \d1|count1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N57
cyclonev_lcell_comb \d1|Add1~21 (
// Equation(s):
// \d1|Add1~21_sumout  = SUM(( \d1|count1 [9] ) + ( GND ) + ( \d1|Add1~14  ))
// \d1|Add1~22  = CARRY(( \d1|count1 [9] ) + ( GND ) + ( \d1|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|count1 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~21_sumout ),
	.cout(\d1|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~21 .extended_lut = "off";
defparam \d1|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N59
dffeas \d1|count1[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[9] .is_wysiwyg = "true";
defparam \d1|count1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N0
cyclonev_lcell_comb \d1|Add1~17 (
// Equation(s):
// \d1|Add1~17_sumout  = SUM(( \d1|count1 [10] ) + ( GND ) + ( \d1|Add1~22  ))
// \d1|Add1~18  = CARRY(( \d1|count1 [10] ) + ( GND ) + ( \d1|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|count1 [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~17_sumout ),
	.cout(\d1|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~17 .extended_lut = "off";
defparam \d1|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N2
dffeas \d1|count1[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[10] .is_wysiwyg = "true";
defparam \d1|count1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N3
cyclonev_lcell_comb \d1|Add1~9 (
// Equation(s):
// \d1|Add1~9_sumout  = SUM(( \d1|count1 [11] ) + ( GND ) + ( \d1|Add1~18  ))
// \d1|Add1~10  = CARRY(( \d1|count1 [11] ) + ( GND ) + ( \d1|Add1~18  ))

	.dataa(!\d1|count1 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~9_sumout ),
	.cout(\d1|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~9 .extended_lut = "off";
defparam \d1|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \d1|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N5
dffeas \d1|count1[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[11] .is_wysiwyg = "true";
defparam \d1|count1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N6
cyclonev_lcell_comb \d1|Add1~5 (
// Equation(s):
// \d1|Add1~5_sumout  = SUM(( \d1|count1 [12] ) + ( GND ) + ( \d1|Add1~10  ))
// \d1|Add1~6  = CARRY(( \d1|count1 [12] ) + ( GND ) + ( \d1|Add1~10  ))

	.dataa(gnd),
	.datab(!\d1|count1 [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~5_sumout ),
	.cout(\d1|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~5 .extended_lut = "off";
defparam \d1|Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \d1|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N8
dffeas \d1|count1[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[12] .is_wysiwyg = "true";
defparam \d1|count1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N9
cyclonev_lcell_comb \d1|Add1~37 (
// Equation(s):
// \d1|Add1~37_sumout  = SUM(( \d1|count1 [13] ) + ( GND ) + ( \d1|Add1~6  ))
// \d1|Add1~38  = CARRY(( \d1|count1 [13] ) + ( GND ) + ( \d1|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|count1 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~37_sumout ),
	.cout(\d1|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~37 .extended_lut = "off";
defparam \d1|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N11
dffeas \d1|count1[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[13] .is_wysiwyg = "true";
defparam \d1|count1[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N12
cyclonev_lcell_comb \d1|Add1~57 (
// Equation(s):
// \d1|Add1~57_sumout  = SUM(( \d1|count1 [14] ) + ( GND ) + ( \d1|Add1~38  ))
// \d1|Add1~58  = CARRY(( \d1|count1 [14] ) + ( GND ) + ( \d1|Add1~38  ))

	.dataa(gnd),
	.datab(!\d1|count1 [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~57_sumout ),
	.cout(\d1|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~57 .extended_lut = "off";
defparam \d1|Add1~57 .lut_mask = 64'h0000FFFF00003333;
defparam \d1|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N14
dffeas \d1|count1[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[14] .is_wysiwyg = "true";
defparam \d1|count1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N15
cyclonev_lcell_comb \d1|Add1~61 (
// Equation(s):
// \d1|Add1~61_sumout  = SUM(( \d1|count1 [15] ) + ( GND ) + ( \d1|Add1~58  ))
// \d1|Add1~62  = CARRY(( \d1|count1 [15] ) + ( GND ) + ( \d1|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|count1 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~61_sumout ),
	.cout(\d1|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~61 .extended_lut = "off";
defparam \d1|Add1~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N17
dffeas \d1|count1[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[15] .is_wysiwyg = "true";
defparam \d1|count1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N18
cyclonev_lcell_comb \d1|Add1~41 (
// Equation(s):
// \d1|Add1~41_sumout  = SUM(( \d1|count1 [16] ) + ( GND ) + ( \d1|Add1~62  ))
// \d1|Add1~42  = CARRY(( \d1|count1 [16] ) + ( GND ) + ( \d1|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|count1 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~41_sumout ),
	.cout(\d1|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~41 .extended_lut = "off";
defparam \d1|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N20
dffeas \d1|count1[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[16] .is_wysiwyg = "true";
defparam \d1|count1[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N21
cyclonev_lcell_comb \d1|Add1~53 (
// Equation(s):
// \d1|Add1~53_sumout  = SUM(( \d1|count1 [17] ) + ( GND ) + ( \d1|Add1~42  ))
// \d1|Add1~54  = CARRY(( \d1|count1 [17] ) + ( GND ) + ( \d1|Add1~42  ))

	.dataa(!\d1|count1 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~53_sumout ),
	.cout(\d1|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~53 .extended_lut = "off";
defparam \d1|Add1~53 .lut_mask = 64'h0000FFFF00005555;
defparam \d1|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N23
dffeas \d1|count1[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[17] .is_wysiwyg = "true";
defparam \d1|count1[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N24
cyclonev_lcell_comb \d1|Add1~49 (
// Equation(s):
// \d1|Add1~49_sumout  = SUM(( \d1|count1 [18] ) + ( GND ) + ( \d1|Add1~54  ))
// \d1|Add1~50  = CARRY(( \d1|count1 [18] ) + ( GND ) + ( \d1|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|count1 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~49_sumout ),
	.cout(\d1|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~49 .extended_lut = "off";
defparam \d1|Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N26
dffeas \d1|count1[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[18] .is_wysiwyg = "true";
defparam \d1|count1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N27
cyclonev_lcell_comb \d1|Add1~45 (
// Equation(s):
// \d1|Add1~45_sumout  = SUM(( \d1|count1 [19] ) + ( GND ) + ( \d1|Add1~50  ))
// \d1|Add1~46  = CARRY(( \d1|count1 [19] ) + ( GND ) + ( \d1|Add1~50  ))

	.dataa(!\d1|count1 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~45_sumout ),
	.cout(\d1|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~45 .extended_lut = "off";
defparam \d1|Add1~45 .lut_mask = 64'h0000FFFF00005555;
defparam \d1|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N29
dffeas \d1|count1[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[19] .is_wysiwyg = "true";
defparam \d1|count1[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N30
cyclonev_lcell_comb \d1|Add1~69 (
// Equation(s):
// \d1|Add1~69_sumout  = SUM(( \d1|count1 [20] ) + ( GND ) + ( \d1|Add1~46  ))
// \d1|Add1~70  = CARRY(( \d1|count1 [20] ) + ( GND ) + ( \d1|Add1~46  ))

	.dataa(gnd),
	.datab(!\d1|count1 [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~69_sumout ),
	.cout(\d1|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~69 .extended_lut = "off";
defparam \d1|Add1~69 .lut_mask = 64'h0000FFFF00003333;
defparam \d1|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N32
dffeas \d1|count1[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[20] .is_wysiwyg = "true";
defparam \d1|count1[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N33
cyclonev_lcell_comb \d1|Add1~65 (
// Equation(s):
// \d1|Add1~65_sumout  = SUM(( \d1|count1 [21] ) + ( GND ) + ( \d1|Add1~70  ))
// \d1|Add1~66  = CARRY(( \d1|count1 [21] ) + ( GND ) + ( \d1|Add1~70  ))

	.dataa(!\d1|count1 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add1~65_sumout ),
	.cout(\d1|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~65 .extended_lut = "off";
defparam \d1|Add1~65 .lut_mask = 64'h0000FFFF00005555;
defparam \d1|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y7_N35
dffeas \d1|count1[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[21] .is_wysiwyg = "true";
defparam \d1|count1[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y7_N38
dffeas \d1|count1[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|count2[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count1[22] .is_wysiwyg = "true";
defparam \d1|count1[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N0
cyclonev_lcell_comb \d1|LessThan0~18 (
// Equation(s):
// \d1|LessThan0~18_combout  = ( \d1|RateDivider [25] & ( (!\d1|RateDivider [8] & (!\d1|count1 [26] & !\d1|count1 [25])) # (\d1|RateDivider [8] & ((!\d1|count1 [26]) # (!\d1|count1 [25]))) ) ) # ( !\d1|RateDivider [25] & ( (!\d1|RateDivider [8] & 
// (!\d1|count1 [24] & (!\d1|count1 [26] & !\d1|count1 [25]))) # (\d1|RateDivider [8] & ((!\d1|count1 [26]) # ((!\d1|count1 [24] & !\d1|count1 [25])))) ) )

	.dataa(!\d1|count1 [24]),
	.datab(!\d1|RateDivider [8]),
	.datac(!\d1|count1 [26]),
	.datad(!\d1|count1 [25]),
	.datae(gnd),
	.dataf(!\d1|RateDivider [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~18 .extended_lut = "off";
defparam \d1|LessThan0~18 .lut_mask = 64'hB230B230F330F330;
defparam \d1|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N12
cyclonev_lcell_comb \d1|LessThan0~19 (
// Equation(s):
// \d1|LessThan0~19_combout  = ( \d1|RateDivider [14] & ( \d1|count1 [23] & ( (!\d1|LessThan0~18_combout  & (((!\d1|LessThan0~15_combout ) # (!\d1|RateDivider [15])) # (\d1|count1 [22]))) ) ) ) # ( !\d1|RateDivider [14] & ( \d1|count1 [23] & ( 
// !\d1|LessThan0~18_combout  ) ) ) # ( \d1|RateDivider [14] & ( !\d1|count1 [23] & ( (!\d1|LessThan0~18_combout  & ((!\d1|LessThan0~15_combout ) # ((\d1|count1 [22] & !\d1|RateDivider [15])))) ) ) ) # ( !\d1|RateDivider [14] & ( !\d1|count1 [23] & ( 
// (!\d1|LessThan0~18_combout  & ((!\d1|LessThan0~15_combout ) # (!\d1|RateDivider [15]))) ) ) )

	.dataa(!\d1|count1 [22]),
	.datab(!\d1|LessThan0~18_combout ),
	.datac(!\d1|LessThan0~15_combout ),
	.datad(!\d1|RateDivider [15]),
	.datae(!\d1|RateDivider [14]),
	.dataf(!\d1|count1 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~19 .extended_lut = "off";
defparam \d1|LessThan0~19 .lut_mask = 64'hCCC0C4C0CCCCCCC4;
defparam \d1|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N45
cyclonev_lcell_comb \i1|Selector0~0 (
// Equation(s):
// \i1|Selector0~0_combout  = ( \d1|LessThan0~17_combout  & ( (!\KEY[0]~input_o ) # (\d1|count1 [27]) ) ) # ( !\d1|LessThan0~17_combout  & ( (!\KEY[0]~input_o ) # ((\d1|count1 [27]) # (\d1|LessThan0~19_combout )) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\d1|LessThan0~19_combout ),
	.datac(!\d1|count1 [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|LessThan0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Selector0~0 .extended_lut = "off";
defparam \i1|Selector0~0 .lut_mask = 64'hBFBFBFBFAFAFAFAF;
defparam \i1|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N5
dffeas \r1|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|feedback4~combout ),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\i1|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|out[6] .is_wysiwyg = "true";
defparam \r1|out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N39
cyclonev_lcell_comb \r1|out[7]~feeder (
// Equation(s):
// \r1|out[7]~feeder_combout  = \r1|out [6]

	.dataa(!\r1|out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|out[7]~feeder .extended_lut = "off";
defparam \r1|out[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \r1|out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y4_N41
dffeas \r1|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|out[7]~feeder_combout ),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\i1|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|out[7] .is_wysiwyg = "true";
defparam \r1|out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N0
cyclonev_lcell_comb \r1|feedback2 (
// Equation(s):
// \r1|feedback2~combout  = ( \r1|out [2] & ( !\r1|out [7] ) ) # ( !\r1|out [2] & ( \r1|out [7] ) )

	.dataa(gnd),
	.datab(!\r1|out [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r1|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|feedback2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|feedback2 .extended_lut = "off";
defparam \r1|feedback2 .lut_mask = 64'h33333333CCCCCCCC;
defparam \r1|feedback2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y4_N2
dffeas \r1|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|feedback2~combout ),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\i1|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|out[3] .is_wysiwyg = "true";
defparam \r1|out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N42
cyclonev_lcell_comb \r1|feedback3 (
// Equation(s):
// \r1|feedback3~combout  = ( \r1|out [7] & ( !\r1|out [3] ) ) # ( !\r1|out [7] & ( \r1|out [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r1|out [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r1|out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|feedback3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|feedback3 .extended_lut = "off";
defparam \r1|feedback3 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \r1|feedback3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y4_N44
dffeas \r1|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|feedback3~combout ),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\i1|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|out[4] .is_wysiwyg = "true";
defparam \r1|out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N36
cyclonev_lcell_comb \r1|out[5]~feeder (
// Equation(s):
// \r1|out[5]~feeder_combout  = \r1|out [4]

	.dataa(gnd),
	.datab(!\r1|out [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r1|out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r1|out[5]~feeder .extended_lut = "off";
defparam \r1|out[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \r1|out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y4_N38
dffeas \r1|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\r1|out[5]~feeder_combout ),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(\i1|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r1|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \r1|out[5] .is_wysiwyg = "true";
defparam \r1|out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N54
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( \r1|out [2] & ( (\r1|out [1]) # (\r1|out [0]) ) )

	.dataa(!\r1|out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\r1|out [1]),
	.datae(gnd),
	.dataf(!\r1|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h0000000055FF55FF;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N30
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( \r1|out [6] & ( !\r1|out [7] & ( (!\r1|out [5] & ((!\r1|out [4]) # ((!\r1|out [3] & !\LessThan0~0_combout )))) ) ) ) # ( !\r1|out [6] & ( !\r1|out [7] ) )

	.dataa(!\r1|out [5]),
	.datab(!\r1|out [4]),
	.datac(!\r1|out [3]),
	.datad(!\LessThan0~0_combout ),
	.datae(!\r1|out [6]),
	.dataf(!\r1|out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'hFFFFA88800000000;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N12
cyclonev_lcell_comb \i1|wrong~0 (
// Equation(s):
// \i1|wrong~0_combout  = ( \KEY[2]~input_o  & ( (!\KEY[1]~input_o  & ((!\command[1]~1_combout  & ((!\LessThan0~1_combout ))) # (\command[1]~1_combout  & (\KEY[3]~input_o )))) # (\KEY[1]~input_o  & (!\KEY[3]~input_o  & ((!\command[1]~1_combout )))) ) ) # ( 
// !\KEY[2]~input_o  & ( (!\command[1]~1_combout  & (((\LessThan0~1_combout  & \KEY[1]~input_o )))) # (\command[1]~1_combout  & (\KEY[3]~input_o )) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\LessThan0~1_combout ),
	.datac(!\KEY[1]~input_o ),
	.datad(!\command[1]~1_combout ),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|wrong~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|wrong~0 .extended_lut = "off";
defparam \i1|wrong~0 .lut_mask = 64'h03550355CA50CA50;
defparam \i1|wrong~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N18
cyclonev_lcell_comb \i1|Selector3~0 (
// Equation(s):
// \i1|Selector3~0_combout  = ( \i1|currState.011~q  & ( \i1|currState.000~q  & ( (!\i1|wrong~0_combout  & \d1|LessThan0~20_combout ) ) ) ) # ( \i1|currState.011~q  & ( !\i1|currState.000~q  & ( (!\i1|wrong~0_combout  & \d1|LessThan0~20_combout ) ) ) ) # ( 
// !\i1|currState.011~q  & ( !\i1|currState.000~q  & ( (!\i1|wrong~0_combout  & (\i1|right~0_combout  & (\KEY[0]~input_o  & \d1|LessThan0~20_combout ))) ) ) )

	.dataa(!\i1|wrong~0_combout ),
	.datab(!\i1|right~0_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\d1|LessThan0~20_combout ),
	.datae(!\i1|currState.011~q ),
	.dataf(!\i1|currState.000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Selector3~0 .extended_lut = "off";
defparam \i1|Selector3~0 .lut_mask = 64'h000200AA000000AA;
defparam \i1|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N20
dffeas \i1|currState.011 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\i1|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|currState.011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|currState.011 .is_wysiwyg = "true";
defparam \i1|currState.011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N48
cyclonev_lcell_comb \i1|Selector1~0 (
// Equation(s):
// \i1|Selector1~0_combout  = ( \i1|currState.001~q  & ( \i1|currState.000~q  & ( ((\i1|currState.011~q  & (\i1|wrong~0_combout  & \d1|LessThan0~20_combout ))) # (\KEY[0]~input_o ) ) ) ) # ( !\i1|currState.001~q  & ( \i1|currState.000~q  & ( 
// (\i1|currState.011~q  & (\i1|wrong~0_combout  & \d1|LessThan0~20_combout )) ) ) ) # ( \i1|currState.001~q  & ( !\i1|currState.000~q  & ( ((\i1|wrong~0_combout  & \d1|LessThan0~20_combout )) # (\KEY[0]~input_o ) ) ) ) # ( !\i1|currState.001~q  & ( 
// !\i1|currState.000~q  & ( (!\d1|LessThan0~20_combout  & (\KEY[0]~input_o )) # (\d1|LessThan0~20_combout  & ((\i1|wrong~0_combout ))) ) ) )

	.dataa(!\i1|currState.011~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\i1|wrong~0_combout ),
	.datad(!\d1|LessThan0~20_combout ),
	.datae(!\i1|currState.001~q ),
	.dataf(!\i1|currState.000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|Selector1~0 .extended_lut = "off";
defparam \i1|Selector1~0 .lut_mask = 64'h330F333F00053337;
defparam \i1|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N50
dffeas \i1|currState.001 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\i1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|currState.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i1|currState.001 .is_wysiwyg = "true";
defparam \i1|currState.001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N12
cyclonev_lcell_comb \d1|always0~0 (
// Equation(s):
// \d1|always0~0_combout  = ( \KEY[0]~input_o  & ( \i1|currState.010~q  & ( (!\i1|currState.001~q  & (\i1|currState.111~q  & (\i1|currState.000~q  & !\i1|currState.101~q ))) ) ) ) # ( !\KEY[0]~input_o  & ( \i1|currState.010~q  ) ) # ( \KEY[0]~input_o  & ( 
// !\i1|currState.010~q  & ( (\i1|currState.000~q  & (!\i1|currState.101~q  & (!\i1|currState.001~q  $ (!\i1|currState.111~q )))) ) ) ) # ( !\KEY[0]~input_o  & ( !\i1|currState.010~q  ) )

	.dataa(!\i1|currState.001~q ),
	.datab(!\i1|currState.111~q ),
	.datac(!\i1|currState.000~q ),
	.datad(!\i1|currState.101~q ),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\i1|currState.010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|always0~0 .extended_lut = "off";
defparam \d1|always0~0 .lut_mask = 64'hFFFF0600FFFF0200;
defparam \d1|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N32
dffeas \d1|count2[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|always0~0_combout ),
	.sload(gnd),
	.ena(\d1|count2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count2[0] .is_wysiwyg = "true";
defparam \d1|count2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N33
cyclonev_lcell_comb \d1|Add0~5 (
// Equation(s):
// \d1|Add0~5_sumout  = SUM(( \d1|count2 [1] ) + ( GND ) + ( \d1|Add0~2  ))
// \d1|Add0~6  = CARRY(( \d1|count2 [1] ) + ( GND ) + ( \d1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|count2 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~5_sumout ),
	.cout(\d1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~5 .extended_lut = "off";
defparam \d1|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N35
dffeas \d1|count2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|always0~0_combout ),
	.sload(gnd),
	.ena(\d1|count2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count2[1] .is_wysiwyg = "true";
defparam \d1|count2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N36
cyclonev_lcell_comb \d1|Add0~9 (
// Equation(s):
// \d1|Add0~9_sumout  = SUM(( \d1|count2 [2] ) + ( GND ) + ( \d1|Add0~6  ))
// \d1|Add0~10  = CARRY(( \d1|count2 [2] ) + ( GND ) + ( \d1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|count2 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~9_sumout ),
	.cout(\d1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~9 .extended_lut = "off";
defparam \d1|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N38
dffeas \d1|count2[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|always0~0_combout ),
	.sload(gnd),
	.ena(\d1|count2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count2[2] .is_wysiwyg = "true";
defparam \d1|count2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N41
dffeas \d1|count2[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|always0~0_combout ),
	.sload(gnd),
	.ena(\d1|count2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|count2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|count2[3] .is_wysiwyg = "true";
defparam \d1|count2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N0
cyclonev_lcell_comb \d1|h0|h~0 (
// Equation(s):
// \d1|h0|h~0_combout  = ( \d1|count2 [1] & ( (!\d1|count2 [3]) # ((!\d1|count2 [0]) # (\d1|count2 [2])) ) ) # ( !\d1|count2 [1] & ( (!\d1|count2 [3] & (!\d1|count2 [2] $ (\d1|count2 [0]))) # (\d1|count2 [3] & ((!\d1|count2 [2]) # (!\d1|count2 [0]))) ) )

	.dataa(!\d1|count2 [3]),
	.datab(!\d1|count2 [2]),
	.datac(!\d1|count2 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|count2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|h0|h~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|h0|h~0 .extended_lut = "off";
defparam \d1|h0|h~0 .lut_mask = 64'hD6D6D6D6FBFBFBFB;
defparam \d1|h0|h~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N39
cyclonev_lcell_comb \d1|h0|h~1 (
// Equation(s):
// \d1|h0|h~1_combout  = ( \d1|count2 [1] & ( (!\d1|count2 [0] & (!\d1|count2 [2])) # (\d1|count2 [0] & ((!\d1|count2 [3]))) ) ) # ( !\d1|count2 [1] & ( (!\d1|count2 [2]) # (!\d1|count2 [0] $ (\d1|count2 [3])) ) )

	.dataa(!\d1|count2 [0]),
	.datab(gnd),
	.datac(!\d1|count2 [2]),
	.datad(!\d1|count2 [3]),
	.datae(gnd),
	.dataf(!\d1|count2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|h0|h~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|h0|h~1 .extended_lut = "off";
defparam \d1|h0|h~1 .lut_mask = 64'hFAF5FAF5F5A0F5A0;
defparam \d1|h0|h~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N12
cyclonev_lcell_comb \d1|h0|h~2 (
// Equation(s):
// \d1|h0|h~2_combout  = ( \d1|count2 [1] & ( (!\d1|count2 [3] & ((\d1|count2 [0]) # (\d1|count2 [2]))) # (\d1|count2 [3] & (!\d1|count2 [2])) ) ) # ( !\d1|count2 [1] & ( (!\d1|count2 [3]) # ((!\d1|count2 [2]) # (\d1|count2 [0])) ) )

	.dataa(!\d1|count2 [3]),
	.datab(!\d1|count2 [2]),
	.datac(!\d1|count2 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|count2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|h0|h~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|h0|h~2 .extended_lut = "off";
defparam \d1|h0|h~2 .lut_mask = 64'hEFEFEFEF6E6E6E6E;
defparam \d1|h0|h~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N48
cyclonev_lcell_comb \d1|h0|h~3 (
// Equation(s):
// \d1|h0|h~3_combout  = ( \d1|count2 [1] & ( (!\d1|count2 [0] & ((!\d1|count2 [3]) # (\d1|count2 [2]))) # (\d1|count2 [0] & (!\d1|count2 [2])) ) ) # ( !\d1|count2 [1] & ( (!\d1|count2 [0] & ((!\d1|count2 [2]) # (\d1|count2 [3]))) # (\d1|count2 [0] & 
// (\d1|count2 [2])) ) )

	.dataa(!\d1|count2 [0]),
	.datab(!\d1|count2 [2]),
	.datac(!\d1|count2 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|count2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|h0|h~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|h0|h~3 .extended_lut = "off";
defparam \d1|h0|h~3 .lut_mask = 64'h9B9B9B9BE6E6E6E6;
defparam \d1|h0|h~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N27
cyclonev_lcell_comb \d1|h0|h~4 (
// Equation(s):
// \d1|h0|h~4_combout  = ( \d1|count2 [1] & ( (!\d1|count2 [0]) # (\d1|count2 [3]) ) ) # ( !\d1|count2 [1] & ( (!\d1|count2 [2] & (!\d1|count2 [0])) # (\d1|count2 [2] & ((\d1|count2 [3]))) ) )

	.dataa(!\d1|count2 [0]),
	.datab(gnd),
	.datac(!\d1|count2 [2]),
	.datad(!\d1|count2 [3]),
	.datae(gnd),
	.dataf(!\d1|count2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|h0|h~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|h0|h~4 .extended_lut = "off";
defparam \d1|h0|h~4 .lut_mask = 64'hA0AFA0AFAAFFAAFF;
defparam \d1|h0|h~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N51
cyclonev_lcell_comb \d1|h0|h~5 (
// Equation(s):
// \d1|h0|h~5_combout  = ( \d1|count2 [1] & ( ((!\d1|count2 [0] & \d1|count2 [2])) # (\d1|count2 [3]) ) ) # ( !\d1|count2 [1] & ( (!\d1|count2 [0]) # (!\d1|count2 [2] $ (!\d1|count2 [3])) ) )

	.dataa(!\d1|count2 [0]),
	.datab(!\d1|count2 [2]),
	.datac(!\d1|count2 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|count2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|h0|h~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|h0|h~5 .extended_lut = "off";
defparam \d1|h0|h~5 .lut_mask = 64'hBEBEBEBE2F2F2F2F;
defparam \d1|h0|h~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N30
cyclonev_lcell_comb \d1|h0|h~6 (
// Equation(s):
// \d1|h0|h~6_combout  = ( \d1|count2 [1] & ( ((!\d1|count2 [2]) # (!\d1|count2 [0])) # (\d1|count2 [3]) ) ) # ( !\d1|count2 [1] & ( (!\d1|count2 [3] & (\d1|count2 [2])) # (\d1|count2 [3] & ((!\d1|count2 [2]) # (\d1|count2 [0]))) ) )

	.dataa(!\d1|count2 [3]),
	.datab(!\d1|count2 [2]),
	.datac(!\d1|count2 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|count2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|h0|h~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|h0|h~6 .extended_lut = "off";
defparam \d1|h0|h~6 .lut_mask = 64'h67676767FDFDFDFD;
defparam \d1|h0|h~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N3
cyclonev_lcell_comb \d1|h1|h~0 (
// Equation(s):
// \d1|h1|h~0_combout  = ( \d1|count2 [5] & ( \d1|count2 [6] ) ) # ( !\d1|count2 [5] & ( \d1|count2 [6] & ( !\d1|count2 [7] $ (!\d1|count2 [4]) ) ) ) # ( \d1|count2 [5] & ( !\d1|count2 [6] & ( (!\d1|count2 [7]) # (!\d1|count2 [4]) ) ) ) # ( !\d1|count2 [5] & 
// ( !\d1|count2 [6] & ( (!\d1|count2 [4]) # (\d1|count2 [7]) ) ) )

	.dataa(!\d1|count2 [7]),
	.datab(gnd),
	.datac(!\d1|count2 [4]),
	.datad(gnd),
	.datae(!\d1|count2 [5]),
	.dataf(!\d1|count2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|h1|h~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|h1|h~0 .extended_lut = "off";
defparam \d1|h1|h~0 .lut_mask = 64'hF5F5FAFA5A5AFFFF;
defparam \d1|h1|h~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N6
cyclonev_lcell_comb \d1|h1|h~1 (
// Equation(s):
// \d1|h1|h~1_combout  = ( \d1|count2 [5] & ( (!\d1|count2 [4] & (!\d1|count2 [6])) # (\d1|count2 [4] & ((!\d1|count2 [7]))) ) ) # ( !\d1|count2 [5] & ( (!\d1|count2 [6]) # (!\d1|count2 [4] $ (\d1|count2 [7])) ) )

	.dataa(!\d1|count2 [6]),
	.datab(!\d1|count2 [4]),
	.datac(!\d1|count2 [7]),
	.datad(gnd),
	.datae(!\d1|count2 [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|h1|h~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|h1|h~1 .extended_lut = "off";
defparam \d1|h1|h~1 .lut_mask = 64'hEBEBB8B8EBEBB8B8;
defparam \d1|h1|h~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N15
cyclonev_lcell_comb \d1|h1|h~2 (
// Equation(s):
// \d1|h1|h~2_combout  = ( \d1|count2 [5] & ( \d1|count2 [6] & ( !\d1|count2 [7] ) ) ) # ( !\d1|count2 [5] & ( \d1|count2 [6] & ( (!\d1|count2 [7]) # (\d1|count2 [4]) ) ) ) # ( \d1|count2 [5] & ( !\d1|count2 [6] & ( (\d1|count2 [4]) # (\d1|count2 [7]) ) ) ) 
// # ( !\d1|count2 [5] & ( !\d1|count2 [6] ) )

	.dataa(!\d1|count2 [7]),
	.datab(gnd),
	.datac(!\d1|count2 [4]),
	.datad(gnd),
	.datae(!\d1|count2 [5]),
	.dataf(!\d1|count2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|h1|h~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|h1|h~2 .extended_lut = "off";
defparam \d1|h1|h~2 .lut_mask = 64'hFFFF5F5FAFAFAAAA;
defparam \d1|h1|h~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N18
cyclonev_lcell_comb \d1|h1|h~3 (
// Equation(s):
// \d1|h1|h~3_combout  = ( \d1|count2 [4] & ( !\d1|count2 [6] $ (!\d1|count2 [5]) ) ) # ( !\d1|count2 [4] & ( (!\d1|count2 [6] & ((!\d1|count2 [7]) # (!\d1|count2 [5]))) # (\d1|count2 [6] & ((\d1|count2 [5]) # (\d1|count2 [7]))) ) )

	.dataa(!\d1|count2 [6]),
	.datab(gnd),
	.datac(!\d1|count2 [7]),
	.datad(!\d1|count2 [5]),
	.datae(gnd),
	.dataf(!\d1|count2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|h1|h~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|h1|h~3 .extended_lut = "off";
defparam \d1|h1|h~3 .lut_mask = 64'hAFF5AFF555AA55AA;
defparam \d1|h1|h~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N21
cyclonev_lcell_comb \d1|h1|h~4 (
// Equation(s):
// \d1|h1|h~4_combout  = ( \d1|count2 [7] & ( ((!\d1|count2 [4]) # (\d1|count2 [5])) # (\d1|count2 [6]) ) ) # ( !\d1|count2 [7] & ( (!\d1|count2 [4] & ((!\d1|count2 [6]) # (\d1|count2 [5]))) ) )

	.dataa(!\d1|count2 [6]),
	.datab(!\d1|count2 [4]),
	.datac(!\d1|count2 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|count2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|h1|h~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|h1|h~4 .extended_lut = "off";
defparam \d1|h1|h~4 .lut_mask = 64'h8C8C8C8CDFDFDFDF;
defparam \d1|h1|h~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N27
cyclonev_lcell_comb \d1|h1|h~5 (
// Equation(s):
// \d1|h1|h~5_combout  = ( \d1|count2 [7] & ( (!\d1|count2 [6]) # ((!\d1|count2 [4]) # (\d1|count2 [5])) ) ) # ( !\d1|count2 [7] & ( (!\d1|count2 [6] & (!\d1|count2 [5] & !\d1|count2 [4])) # (\d1|count2 [6] & ((!\d1|count2 [5]) # (!\d1|count2 [4]))) ) )

	.dataa(!\d1|count2 [6]),
	.datab(!\d1|count2 [5]),
	.datac(!\d1|count2 [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|count2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|h1|h~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|h1|h~5 .extended_lut = "off";
defparam \d1|h1|h~5 .lut_mask = 64'hD4D4D4D4FBFBFBFB;
defparam \d1|h1|h~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N24
cyclonev_lcell_comb \d1|h1|h~6 (
// Equation(s):
// \d1|h1|h~6_combout  = ( \d1|count2 [4] & ( (!\d1|count2 [6] $ (!\d1|count2 [5])) # (\d1|count2 [7]) ) ) # ( !\d1|count2 [4] & ( (!\d1|count2 [6] $ (!\d1|count2 [7])) # (\d1|count2 [5]) ) )

	.dataa(!\d1|count2 [6]),
	.datab(!\d1|count2 [5]),
	.datac(!\d1|count2 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|count2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|h1|h~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|h1|h~6 .extended_lut = "off";
defparam \d1|h1|h~6 .lut_mask = 64'h7B7B7B7B6F6F6F6F;
defparam \d1|h1|h~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N3
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !\i1|currState.010~q  & ( (\i1|currState.000~q  & (!\i1|currState.101~q  & (!\i1|currState.111~q  & \i1|currState.001~q ))) ) )

	.dataa(!\i1|currState.000~q ),
	.datab(!\i1|currState.101~q ),
	.datac(!\i1|currState.111~q ),
	.datad(!\i1|currState.001~q ),
	.datae(gnd),
	.dataf(!\i1|currState.010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0040004000000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N39
cyclonev_lcell_comb \lights~0 (
// Equation(s):
// \lights~0_combout  = ( \i1|currState.000~q  & ( (\i1|currState.001~q  & (!\i1|currState.101~q  & !\i1|currState.111~q )) ) ) # ( !\i1|currState.000~q  & ( (!\i1|currState.101~q  & !\i1|currState.111~q ) ) )

	.dataa(!\i1|currState.001~q ),
	.datab(!\i1|currState.101~q ),
	.datac(!\i1|currState.111~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|currState.000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lights~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lights~0 .extended_lut = "off";
defparam \lights~0 .lut_mask = 64'hC0C0C0C040404040;
defparam \lights~0 .shared_arith = "off";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N0
cyclonev_lcell_comb \VGA|controller|Add0~33 (
// Equation(s):
// \VGA|controller|Add0~33_sumout  = SUM(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add0~34  = CARRY(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~33_sumout ),
	.cout(\VGA|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~33 .extended_lut = "off";
defparam \VGA|controller|Add0~33 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N7
dffeas \VGA|controller|xCounter[2]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N45
cyclonev_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = ( \VGA|controller|xCounter [4] & ( (\VGA|controller|xCounter [9] & (\VGA|controller|xCounter [8] & (!\VGA|controller|xCounter [7] & \VGA|controller|xCounter[2]~DUPLICATE_q ))) ) )

	.dataa(!\VGA|controller|xCounter [9]),
	.datab(!\VGA|controller|xCounter [8]),
	.datac(!\VGA|controller|xCounter [7]),
	.datad(!\VGA|controller|xCounter[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .extended_lut = "off";
defparam \VGA|controller|Equal0~0 .lut_mask = 64'h0000000000100010;
defparam \VGA|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N51
cyclonev_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = ( \VGA|controller|xCounter [1] & ( !\VGA|controller|xCounter [5] & ( (\VGA|controller|xCounter [0] & !\VGA|controller|xCounter [6]) ) ) )

	.dataa(!\VGA|controller|xCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [6]),
	.datae(!\VGA|controller|xCounter [1]),
	.dataf(!\VGA|controller|xCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .extended_lut = "off";
defparam \VGA|controller|Equal0~1 .lut_mask = 64'h0000550000000000;
defparam \VGA|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N42
cyclonev_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = ( \VGA|controller|Equal0~1_combout  & ( (\VGA|controller|xCounter [3] & \VGA|controller|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [3]),
	.datad(!\VGA|controller|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .extended_lut = "off";
defparam \VGA|controller|Equal0~2 .lut_mask = 64'h00000000000F000F;
defparam \VGA|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N2
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N3
cyclonev_lcell_comb \VGA|controller|Add0~37 (
// Equation(s):
// \VGA|controller|Add0~37_sumout  = SUM(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~34  ))
// \VGA|controller|Add0~38  = CARRY(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~37_sumout ),
	.cout(\VGA|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~37 .extended_lut = "off";
defparam \VGA|controller|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N5
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N6
cyclonev_lcell_comb \VGA|controller|Add0~1 (
// Equation(s):
// \VGA|controller|Add0~1_sumout  = SUM(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~38  ))
// \VGA|controller|Add0~2  = CARRY(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~1_sumout ),
	.cout(\VGA|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~1 .extended_lut = "off";
defparam \VGA|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N8
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N9
cyclonev_lcell_comb \VGA|controller|Add0~5 (
// Equation(s):
// \VGA|controller|Add0~5_sumout  = SUM(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~2  ))
// \VGA|controller|Add0~6  = CARRY(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~5_sumout ),
	.cout(\VGA|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~5 .extended_lut = "off";
defparam \VGA|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N10
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N12
cyclonev_lcell_comb \VGA|controller|Add0~9 (
// Equation(s):
// \VGA|controller|Add0~9_sumout  = SUM(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~6  ))
// \VGA|controller|Add0~10  = CARRY(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~9_sumout ),
	.cout(\VGA|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~9 .extended_lut = "off";
defparam \VGA|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N14
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N15
cyclonev_lcell_comb \VGA|controller|Add0~13 (
// Equation(s):
// \VGA|controller|Add0~13_sumout  = SUM(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~10  ))
// \VGA|controller|Add0~14  = CARRY(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~13_sumout ),
	.cout(\VGA|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~13 .extended_lut = "off";
defparam \VGA|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N16
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N18
cyclonev_lcell_comb \VGA|controller|Add0~17 (
// Equation(s):
// \VGA|controller|Add0~17_sumout  = SUM(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~14  ))
// \VGA|controller|Add0~18  = CARRY(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~17_sumout ),
	.cout(\VGA|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~17 .extended_lut = "off";
defparam \VGA|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N20
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N21
cyclonev_lcell_comb \VGA|controller|Add0~29 (
// Equation(s):
// \VGA|controller|Add0~29_sumout  = SUM(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~18  ))
// \VGA|controller|Add0~30  = CARRY(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~29_sumout ),
	.cout(\VGA|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~29 .extended_lut = "off";
defparam \VGA|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N22
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N24
cyclonev_lcell_comb \VGA|controller|Add0~25 (
// Equation(s):
// \VGA|controller|Add0~25_sumout  = SUM(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~30  ))
// \VGA|controller|Add0~26  = CARRY(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~25_sumout ),
	.cout(\VGA|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~25 .extended_lut = "off";
defparam \VGA|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N25
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N27
cyclonev_lcell_comb \VGA|controller|Add0~21 (
// Equation(s):
// \VGA|controller|Add0~21_sumout  = SUM(( \VGA|controller|xCounter [9] ) + ( GND ) + ( \VGA|controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~21 .extended_lut = "off";
defparam \VGA|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N29
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N36
cyclonev_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = ( \VGA|controller|xCounter [0] & ( \VGA|controller|xCounter [4] & ( ((\VGA|controller|xCounter [1]) # (\VGA|controller|xCounter [2])) # (\VGA|controller|xCounter [3]) ) ) ) # ( !\VGA|controller|xCounter [0] & ( 
// \VGA|controller|xCounter [4] & ( (\VGA|controller|xCounter [2]) # (\VGA|controller|xCounter [3]) ) ) )

	.dataa(!\VGA|controller|xCounter [3]),
	.datab(!\VGA|controller|xCounter [2]),
	.datac(!\VGA|controller|xCounter [1]),
	.datad(gnd),
	.datae(!\VGA|controller|xCounter [0]),
	.dataf(!\VGA|controller|xCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 64'h0000000077777F7F;
defparam \VGA|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N30
cyclonev_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = ( \VGA|controller|VGA_HS1~0_combout  & ( \VGA|controller|xCounter [5] & ( (!\VGA|controller|xCounter [9]) # ((!\VGA|controller|xCounter [7]) # ((\VGA|controller|xCounter [8]) # (\VGA|controller|xCounter [6]))) ) ) ) # 
// ( !\VGA|controller|VGA_HS1~0_combout  & ( \VGA|controller|xCounter [5] & ( (!\VGA|controller|xCounter [9]) # ((!\VGA|controller|xCounter [7]) # (\VGA|controller|xCounter [8])) ) ) ) # ( \VGA|controller|VGA_HS1~0_combout  & ( !\VGA|controller|xCounter [5] 
// & ( (!\VGA|controller|xCounter [9]) # ((!\VGA|controller|xCounter [7]) # (\VGA|controller|xCounter [8])) ) ) ) # ( !\VGA|controller|VGA_HS1~0_combout  & ( !\VGA|controller|xCounter [5] & ( (!\VGA|controller|xCounter [9]) # ((!\VGA|controller|xCounter [7]) 
// # ((!\VGA|controller|xCounter [6]) # (\VGA|controller|xCounter [8]))) ) ) )

	.dataa(!\VGA|controller|xCounter [9]),
	.datab(!\VGA|controller|xCounter [7]),
	.datac(!\VGA|controller|xCounter [6]),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(!\VGA|controller|VGA_HS1~0_combout ),
	.dataf(!\VGA|controller|xCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 64'hFEFFEEFFEEFFEFFF;
defparam \VGA|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N31
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N0
cyclonev_lcell_comb \VGA|controller|VGA_HS~feeder (
// Equation(s):
// \VGA|controller|VGA_HS~feeder_combout  = ( \VGA|controller|VGA_HS1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|VGA_HS1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS~feeder .extended_lut = "off";
defparam \VGA|controller|VGA_HS~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|controller|VGA_HS~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y74_N2
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_HS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N30
cyclonev_lcell_comb \VGA|controller|Add1~9 (
// Equation(s):
// \VGA|controller|Add1~9_sumout  = SUM(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add1~10  = CARRY(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~9_sumout ),
	.cout(\VGA|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~9 .extended_lut = "off";
defparam \VGA|controller|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N33
cyclonev_lcell_comb \VGA|controller|Add1~5 (
// Equation(s):
// \VGA|controller|Add1~5_sumout  = SUM(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~10  ))
// \VGA|controller|Add1~6  = CARRY(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~5_sumout ),
	.cout(\VGA|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~5 .extended_lut = "off";
defparam \VGA|controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N36
cyclonev_lcell_comb \VGA|controller|Add1~37 (
// Equation(s):
// \VGA|controller|Add1~37_sumout  = SUM(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~6  ))
// \VGA|controller|Add1~38  = CARRY(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~37_sumout ),
	.cout(\VGA|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~37 .extended_lut = "off";
defparam \VGA|controller|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N38
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N39
cyclonev_lcell_comb \VGA|controller|Add1~33 (
// Equation(s):
// \VGA|controller|Add1~33_sumout  = SUM(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))
// \VGA|controller|Add1~34  = CARRY(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~33_sumout ),
	.cout(\VGA|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~33 .extended_lut = "off";
defparam \VGA|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N41
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N42
cyclonev_lcell_comb \VGA|controller|Add1~29 (
// Equation(s):
// \VGA|controller|Add1~29_sumout  = SUM(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))
// \VGA|controller|Add1~30  = CARRY(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~29_sumout ),
	.cout(\VGA|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~29 .extended_lut = "off";
defparam \VGA|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N43
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N45
cyclonev_lcell_comb \VGA|controller|Add1~25 (
// Equation(s):
// \VGA|controller|Add1~25_sumout  = SUM(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))
// \VGA|controller|Add1~26  = CARRY(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~25_sumout ),
	.cout(\VGA|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~25 .extended_lut = "off";
defparam \VGA|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N47
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N48
cyclonev_lcell_comb \VGA|controller|Add1~21 (
// Equation(s):
// \VGA|controller|Add1~21_sumout  = SUM(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~26  ))
// \VGA|controller|Add1~22  = CARRY(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~21_sumout ),
	.cout(\VGA|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~21 .extended_lut = "off";
defparam \VGA|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N50
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N51
cyclonev_lcell_comb \VGA|controller|Add1~17 (
// Equation(s):
// \VGA|controller|Add1~17_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~22  ))
// \VGA|controller|Add1~18  = CARRY(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~17_sumout ),
	.cout(\VGA|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~17 .extended_lut = "off";
defparam \VGA|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N52
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N54
cyclonev_lcell_comb \VGA|controller|Add1~13 (
// Equation(s):
// \VGA|controller|Add1~13_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~18  ))
// \VGA|controller|Add1~14  = CARRY(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~13_sumout ),
	.cout(\VGA|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~13 .extended_lut = "off";
defparam \VGA|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N56
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N57
cyclonev_lcell_comb \VGA|controller|Add1~1 (
// Equation(s):
// \VGA|controller|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [9] ) + ( GND ) + ( \VGA|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~1 .extended_lut = "off";
defparam \VGA|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N58
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N12
cyclonev_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = ( !\VGA|controller|yCounter [8] & ( !\VGA|controller|yCounter [6] & ( (!\VGA|controller|yCounter [5] & (\VGA|controller|yCounter [9] & !\VGA|controller|yCounter [7])) ) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [5]),
	.datac(!\VGA|controller|yCounter [9]),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(!\VGA|controller|yCounter [8]),
	.dataf(!\VGA|controller|yCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .extended_lut = "off";
defparam \VGA|controller|always1~1 .lut_mask = 64'h0C00000000000000;
defparam \VGA|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N31
dffeas \VGA|controller|yCounter[0]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N34
dffeas \VGA|controller|yCounter[1]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N21
cyclonev_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = ( \VGA|controller|yCounter [2] & ( \VGA|controller|yCounter [3] & ( (!\VGA|controller|yCounter[0]~DUPLICATE_q  & (!\VGA|controller|yCounter [4] & !\VGA|controller|yCounter[1]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA|controller|yCounter[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(!\VGA|controller|yCounter[1]~DUPLICATE_q ),
	.datae(!\VGA|controller|yCounter [2]),
	.dataf(!\VGA|controller|yCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .extended_lut = "off";
defparam \VGA|controller|always1~2 .lut_mask = 64'h000000000000A000;
defparam \VGA|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N24
cyclonev_lcell_comb \VGA|controller|always1~3 (
// Equation(s):
// \VGA|controller|always1~3_combout  = ( \VGA|controller|always1~2_combout  & ( (\VGA|controller|Equal0~1_combout  & (\VGA|controller|always1~1_combout  & (\VGA|controller|xCounter [3] & \VGA|controller|Equal0~0_combout ))) ) )

	.dataa(!\VGA|controller|Equal0~1_combout ),
	.datab(!\VGA|controller|always1~1_combout ),
	.datac(!\VGA|controller|xCounter [3]),
	.datad(!\VGA|controller|Equal0~0_combout ),
	.datae(!\VGA|controller|always1~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~3 .extended_lut = "off";
defparam \VGA|controller|always1~3 .lut_mask = 64'h0000000100000001;
defparam \VGA|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N32
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N35
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N9
cyclonev_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = ( \VGA|controller|yCounter [3] & ( (\VGA|controller|yCounter [2] & !\VGA|controller|yCounter [4]) ) )

	.dataa(!\VGA|controller|yCounter [2]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .extended_lut = "off";
defparam \VGA|controller|always1~0 .lut_mask = 64'h0000000050505050;
defparam \VGA|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N6
cyclonev_lcell_comb \VGA|controller|LessThan5~0 (
// Equation(s):
// \VGA|controller|LessThan5~0_combout  = ( \VGA|controller|yCounter [6] & ( (\VGA|controller|yCounter [5] & (\VGA|controller|yCounter [8] & \VGA|controller|yCounter [7])) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [5]),
	.datac(!\VGA|controller|yCounter [8]),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|LessThan5~0 .extended_lut = "off";
defparam \VGA|controller|LessThan5~0 .lut_mask = 64'h0000000000030003;
defparam \VGA|controller|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N3
cyclonev_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ( \VGA|controller|LessThan5~0_combout  & ( \VGA|controller|yCounter [9] ) ) # ( !\VGA|controller|LessThan5~0_combout  & ( \VGA|controller|yCounter [9] ) ) # ( \VGA|controller|LessThan5~0_combout  & ( 
// !\VGA|controller|yCounter [9] & ( (!\VGA|controller|always1~0_combout ) # (!\VGA|controller|yCounter [1] $ (\VGA|controller|yCounter [0])) ) ) ) # ( !\VGA|controller|LessThan5~0_combout  & ( !\VGA|controller|yCounter [9] ) )

	.dataa(!\VGA|controller|yCounter [1]),
	.datab(!\VGA|controller|always1~0_combout ),
	.datac(!\VGA|controller|yCounter [0]),
	.datad(gnd),
	.datae(!\VGA|controller|LessThan5~0_combout ),
	.dataf(!\VGA|controller|yCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 64'hFFFFEDEDFFFFFFFF;
defparam \VGA|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N5
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_VS1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y11_N1
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_VS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N33
cyclonev_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = ( !\VGA|controller|yCounter [9] & ( (!\VGA|controller|LessThan5~0_combout  & ((!\VGA|controller|xCounter [9]) # ((!\VGA|controller|xCounter [8] & !\VGA|controller|xCounter [7])))) ) )

	.dataa(!\VGA|controller|LessThan5~0_combout ),
	.datab(!\VGA|controller|xCounter [8]),
	.datac(!\VGA|controller|xCounter [9]),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(!\VGA|controller|yCounter [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 64'hA8A00000A8A00000;
defparam \VGA|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N34
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y35_N31
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_BLANK1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N30
cyclonev_lcell_comb \f1|Add0~21 (
// Equation(s):
// \f1|Add0~21_sumout  = SUM(( \f1|yc [0] ) + ( VCC ) + ( !VCC ))
// \f1|Add0~22  = CARRY(( \f1|yc [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f1|yc [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add0~21_sumout ),
	.cout(\f1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add0~21 .extended_lut = "off";
defparam \f1|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \f1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N0
cyclonev_lcell_comb \f1|Add1~29 (
// Equation(s):
// \f1|Add1~29_sumout  = SUM(( \f1|addr [0] ) + ( VCC ) + ( !VCC ))
// \f1|Add1~30  = CARRY(( \f1|addr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f1|addr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add1~29_sumout ),
	.cout(\f1|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add1~29 .extended_lut = "off";
defparam \f1|Add1~29 .lut_mask = 64'h0000000000000F0F;
defparam \f1|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N0
cyclonev_lcell_comb \f1|Add2~13 (
// Equation(s):
// \f1|Add2~13_sumout  = SUM(( \f1|xc [0] ) + ( VCC ) + ( !VCC ))
// \f1|Add2~14  = CARRY(( \f1|xc [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f1|xc [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add2~13_sumout ),
	.cout(\f1|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add2~13 .extended_lut = "off";
defparam \f1|Add2~13 .lut_mask = 64'h00000000000000FF;
defparam \f1|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N48
cyclonev_lcell_comb \f1|xc[7]~0 (
// Equation(s):
// \f1|xc[7]~0_combout  = ( \KEY[0]~input_o  & ( \d1|LessThan0~17_combout  & ( ((\VGA|LessThan1~0_combout ) # (\d1|count1 [27])) # (\f1|LessThan0~1_combout ) ) ) ) # ( !\KEY[0]~input_o  & ( \d1|LessThan0~17_combout  ) ) # ( \KEY[0]~input_o  & ( 
// !\d1|LessThan0~17_combout  & ( (((\VGA|LessThan1~0_combout ) # (\d1|count1 [27])) # (\f1|LessThan0~1_combout )) # (\d1|LessThan0~19_combout ) ) ) ) # ( !\KEY[0]~input_o  & ( !\d1|LessThan0~17_combout  ) )

	.dataa(!\d1|LessThan0~19_combout ),
	.datab(!\f1|LessThan0~1_combout ),
	.datac(!\d1|count1 [27]),
	.datad(!\VGA|LessThan1~0_combout ),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\d1|LessThan0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|xc[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|xc[7]~0 .extended_lut = "off";
defparam \f1|xc[7]~0 .lut_mask = 64'hFFFF7FFFFFFF3FFF;
defparam \f1|xc[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N2
dffeas \f1|xc[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|xc[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|xc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|xc[0] .is_wysiwyg = "true";
defparam \f1|xc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N3
cyclonev_lcell_comb \f1|Add2~17 (
// Equation(s):
// \f1|Add2~17_sumout  = SUM(( \f1|xc [1] ) + ( GND ) + ( \f1|Add2~14  ))
// \f1|Add2~18  = CARRY(( \f1|xc [1] ) + ( GND ) + ( \f1|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f1|xc [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add2~17_sumout ),
	.cout(\f1|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add2~17 .extended_lut = "off";
defparam \f1|Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \f1|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N5
dffeas \f1|xc[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|xc[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|xc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|xc[1] .is_wysiwyg = "true";
defparam \f1|xc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N6
cyclonev_lcell_comb \f1|Add2~21 (
// Equation(s):
// \f1|Add2~21_sumout  = SUM(( \f1|xc [2] ) + ( GND ) + ( \f1|Add2~18  ))
// \f1|Add2~22  = CARRY(( \f1|xc [2] ) + ( GND ) + ( \f1|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f1|xc [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add2~21_sumout ),
	.cout(\f1|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add2~21 .extended_lut = "off";
defparam \f1|Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \f1|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N8
dffeas \f1|xc[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|xc[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|xc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|xc[2] .is_wysiwyg = "true";
defparam \f1|xc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N9
cyclonev_lcell_comb \f1|Add2~25 (
// Equation(s):
// \f1|Add2~25_sumout  = SUM(( \f1|xc [3] ) + ( GND ) + ( \f1|Add2~22  ))
// \f1|Add2~26  = CARRY(( \f1|xc [3] ) + ( GND ) + ( \f1|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f1|xc [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add2~25_sumout ),
	.cout(\f1|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add2~25 .extended_lut = "off";
defparam \f1|Add2~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \f1|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N11
dffeas \f1|xc[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|xc[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|xc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|xc[3] .is_wysiwyg = "true";
defparam \f1|xc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N12
cyclonev_lcell_comb \f1|Add2~29 (
// Equation(s):
// \f1|Add2~29_sumout  = SUM(( \f1|xc [4] ) + ( GND ) + ( \f1|Add2~26  ))
// \f1|Add2~30  = CARRY(( \f1|xc [4] ) + ( GND ) + ( \f1|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f1|xc [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add2~29_sumout ),
	.cout(\f1|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add2~29 .extended_lut = "off";
defparam \f1|Add2~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \f1|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N14
dffeas \f1|xc[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|xc[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|xc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|xc[4] .is_wysiwyg = "true";
defparam \f1|xc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N15
cyclonev_lcell_comb \f1|Add2~9 (
// Equation(s):
// \f1|Add2~9_sumout  = SUM(( \f1|xc [5] ) + ( GND ) + ( \f1|Add2~30  ))
// \f1|Add2~10  = CARRY(( \f1|xc [5] ) + ( GND ) + ( \f1|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f1|xc [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add2~9_sumout ),
	.cout(\f1|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add2~9 .extended_lut = "off";
defparam \f1|Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \f1|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N17
dffeas \f1|xc[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|xc[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|xc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|xc[5] .is_wysiwyg = "true";
defparam \f1|xc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N18
cyclonev_lcell_comb \f1|Add2~5 (
// Equation(s):
// \f1|Add2~5_sumout  = SUM(( \f1|xc [6] ) + ( GND ) + ( \f1|Add2~10  ))
// \f1|Add2~6  = CARRY(( \f1|xc [6] ) + ( GND ) + ( \f1|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f1|xc [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add2~5_sumout ),
	.cout(\f1|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add2~5 .extended_lut = "off";
defparam \f1|Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \f1|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N20
dffeas \f1|xc[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|xc[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|xc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|xc[6] .is_wysiwyg = "true";
defparam \f1|xc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N21
cyclonev_lcell_comb \f1|Add2~1 (
// Equation(s):
// \f1|Add2~1_sumout  = SUM(( \f1|xc [7] ) + ( GND ) + ( \f1|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f1|xc [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|Add2~1 .extended_lut = "off";
defparam \f1|Add2~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \f1|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N23
dffeas \f1|xc[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|xc[7]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|xc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|xc[7] .is_wysiwyg = "true";
defparam \f1|xc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N57
cyclonev_lcell_comb \VGA|LessThan1~0 (
// Equation(s):
// \VGA|LessThan1~0_combout  = ( \f1|xc [7] & ( \f1|xc [5] ) ) # ( \f1|xc [7] & ( !\f1|xc [5] & ( \f1|xc [6] ) ) )

	.dataa(!\f1|xc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\f1|xc [7]),
	.dataf(!\f1|xc [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan1~0 .extended_lut = "off";
defparam \VGA|LessThan1~0 .lut_mask = 64'h000055550000FFFF;
defparam \VGA|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N24
cyclonev_lcell_comb \f1|addr[0]~0 (
// Equation(s):
// \f1|addr[0]~0_combout  = ( \f1|LessThan0~1_combout  & ( \d1|LessThan0~17_combout  ) ) # ( !\f1|LessThan0~1_combout  & ( \d1|LessThan0~17_combout  & ( (!\VGA|LessThan1~0_combout ) # ((!\KEY[0]~input_o ) # (\d1|count1 [27])) ) ) ) # ( 
// \f1|LessThan0~1_combout  & ( !\d1|LessThan0~17_combout  ) ) # ( !\f1|LessThan0~1_combout  & ( !\d1|LessThan0~17_combout  & ( (!\VGA|LessThan1~0_combout ) # (((!\KEY[0]~input_o ) # (\d1|LessThan0~19_combout )) # (\d1|count1 [27])) ) ) )

	.dataa(!\VGA|LessThan1~0_combout ),
	.datab(!\d1|count1 [27]),
	.datac(!\KEY[0]~input_o ),
	.datad(!\d1|LessThan0~19_combout ),
	.datae(!\f1|LessThan0~1_combout ),
	.dataf(!\d1|LessThan0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|addr[0]~0 .extended_lut = "off";
defparam \f1|addr[0]~0 .lut_mask = 64'hFBFFFFFFFBFBFFFF;
defparam \f1|addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N2
dffeas \f1|addr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|always0~0_combout ),
	.sload(gnd),
	.ena(\f1|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|addr[0] .is_wysiwyg = "true";
defparam \f1|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N3
cyclonev_lcell_comb \f1|Add1~33 (
// Equation(s):
// \f1|Add1~33_sumout  = SUM(( \f1|addr [1] ) + ( GND ) + ( \f1|Add1~30  ))
// \f1|Add1~34  = CARRY(( \f1|addr [1] ) + ( GND ) + ( \f1|Add1~30  ))

	.dataa(!\f1|addr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add1~33_sumout ),
	.cout(\f1|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add1~33 .extended_lut = "off";
defparam \f1|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \f1|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N5
dffeas \f1|addr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|always0~0_combout ),
	.sload(gnd),
	.ena(\f1|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|addr[1] .is_wysiwyg = "true";
defparam \f1|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N6
cyclonev_lcell_comb \f1|Add1~37 (
// Equation(s):
// \f1|Add1~37_sumout  = SUM(( \f1|addr [2] ) + ( GND ) + ( \f1|Add1~34  ))
// \f1|Add1~38  = CARRY(( \f1|addr [2] ) + ( GND ) + ( \f1|Add1~34  ))

	.dataa(gnd),
	.datab(!\f1|addr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add1~37_sumout ),
	.cout(\f1|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add1~37 .extended_lut = "off";
defparam \f1|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \f1|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N8
dffeas \f1|addr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|always0~0_combout ),
	.sload(gnd),
	.ena(\f1|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|addr[2] .is_wysiwyg = "true";
defparam \f1|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N9
cyclonev_lcell_comb \f1|Add1~41 (
// Equation(s):
// \f1|Add1~41_sumout  = SUM(( \f1|addr [3] ) + ( GND ) + ( \f1|Add1~38  ))
// \f1|Add1~42  = CARRY(( \f1|addr [3] ) + ( GND ) + ( \f1|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f1|addr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add1~41_sumout ),
	.cout(\f1|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add1~41 .extended_lut = "off";
defparam \f1|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \f1|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N11
dffeas \f1|addr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|always0~0_combout ),
	.sload(gnd),
	.ena(\f1|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|addr[3] .is_wysiwyg = "true";
defparam \f1|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N12
cyclonev_lcell_comb \f1|Add1~45 (
// Equation(s):
// \f1|Add1~45_sumout  = SUM(( \f1|addr [4] ) + ( GND ) + ( \f1|Add1~42  ))
// \f1|Add1~46  = CARRY(( \f1|addr [4] ) + ( GND ) + ( \f1|Add1~42  ))

	.dataa(gnd),
	.datab(!\f1|addr [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add1~45_sumout ),
	.cout(\f1|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add1~45 .extended_lut = "off";
defparam \f1|Add1~45 .lut_mask = 64'h0000FFFF00003333;
defparam \f1|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N14
dffeas \f1|addr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|always0~0_combout ),
	.sload(gnd),
	.ena(\f1|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|addr[4] .is_wysiwyg = "true";
defparam \f1|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N15
cyclonev_lcell_comb \f1|Add1~49 (
// Equation(s):
// \f1|Add1~49_sumout  = SUM(( \f1|addr [5] ) + ( GND ) + ( \f1|Add1~46  ))
// \f1|Add1~50  = CARRY(( \f1|addr [5] ) + ( GND ) + ( \f1|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f1|addr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add1~49_sumout ),
	.cout(\f1|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add1~49 .extended_lut = "off";
defparam \f1|Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \f1|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N17
dffeas \f1|addr[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|always0~0_combout ),
	.sload(gnd),
	.ena(\f1|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|addr[5] .is_wysiwyg = "true";
defparam \f1|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N18
cyclonev_lcell_comb \f1|Add1~53 (
// Equation(s):
// \f1|Add1~53_sumout  = SUM(( \f1|addr [6] ) + ( GND ) + ( \f1|Add1~50  ))
// \f1|Add1~54  = CARRY(( \f1|addr [6] ) + ( GND ) + ( \f1|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f1|addr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add1~53_sumout ),
	.cout(\f1|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add1~53 .extended_lut = "off";
defparam \f1|Add1~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \f1|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N20
dffeas \f1|addr[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|always0~0_combout ),
	.sload(gnd),
	.ena(\f1|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|addr[6] .is_wysiwyg = "true";
defparam \f1|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N21
cyclonev_lcell_comb \f1|Add1~57 (
// Equation(s):
// \f1|Add1~57_sumout  = SUM(( \f1|addr [7] ) + ( GND ) + ( \f1|Add1~54  ))
// \f1|Add1~58  = CARRY(( \f1|addr [7] ) + ( GND ) + ( \f1|Add1~54  ))

	.dataa(!\f1|addr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add1~57_sumout ),
	.cout(\f1|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add1~57 .extended_lut = "off";
defparam \f1|Add1~57 .lut_mask = 64'h0000FFFF00005555;
defparam \f1|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N23
dffeas \f1|addr[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|always0~0_combout ),
	.sload(gnd),
	.ena(\f1|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|addr[7] .is_wysiwyg = "true";
defparam \f1|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N24
cyclonev_lcell_comb \f1|Add1~21 (
// Equation(s):
// \f1|Add1~21_sumout  = SUM(( \f1|addr [8] ) + ( GND ) + ( \f1|Add1~58  ))
// \f1|Add1~22  = CARRY(( \f1|addr [8] ) + ( GND ) + ( \f1|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f1|addr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add1~21_sumout ),
	.cout(\f1|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add1~21 .extended_lut = "off";
defparam \f1|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \f1|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N26
dffeas \f1|addr[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|always0~0_combout ),
	.sload(gnd),
	.ena(\f1|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|addr[8] .is_wysiwyg = "true";
defparam \f1|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N27
cyclonev_lcell_comb \f1|Add1~25 (
// Equation(s):
// \f1|Add1~25_sumout  = SUM(( \f1|addr [9] ) + ( GND ) + ( \f1|Add1~22  ))
// \f1|Add1~26  = CARRY(( \f1|addr [9] ) + ( GND ) + ( \f1|Add1~22  ))

	.dataa(!\f1|addr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add1~25_sumout ),
	.cout(\f1|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add1~25 .extended_lut = "off";
defparam \f1|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \f1|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N29
dffeas \f1|addr[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|always0~0_combout ),
	.sload(gnd),
	.ena(\f1|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|addr[9] .is_wysiwyg = "true";
defparam \f1|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N30
cyclonev_lcell_comb \f1|Add1~17 (
// Equation(s):
// \f1|Add1~17_sumout  = SUM(( \f1|addr [10] ) + ( GND ) + ( \f1|Add1~26  ))
// \f1|Add1~18  = CARRY(( \f1|addr [10] ) + ( GND ) + ( \f1|Add1~26  ))

	.dataa(gnd),
	.datab(!\f1|addr [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add1~17_sumout ),
	.cout(\f1|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add1~17 .extended_lut = "off";
defparam \f1|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \f1|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N32
dffeas \f1|addr[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|always0~0_combout ),
	.sload(gnd),
	.ena(\f1|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|addr[10] .is_wysiwyg = "true";
defparam \f1|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N33
cyclonev_lcell_comb \f1|Add1~13 (
// Equation(s):
// \f1|Add1~13_sumout  = SUM(( \f1|addr [11] ) + ( GND ) + ( \f1|Add1~18  ))
// \f1|Add1~14  = CARRY(( \f1|addr [11] ) + ( GND ) + ( \f1|Add1~18  ))

	.dataa(!\f1|addr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add1~13_sumout ),
	.cout(\f1|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add1~13 .extended_lut = "off";
defparam \f1|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \f1|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N35
dffeas \f1|addr[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|always0~0_combout ),
	.sload(gnd),
	.ena(\f1|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|addr[11] .is_wysiwyg = "true";
defparam \f1|addr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N36
cyclonev_lcell_comb \f1|Add1~5 (
// Equation(s):
// \f1|Add1~5_sumout  = SUM(( \f1|addr [12] ) + ( GND ) + ( \f1|Add1~14  ))
// \f1|Add1~6  = CARRY(( \f1|addr [12] ) + ( GND ) + ( \f1|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f1|addr [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add1~5_sumout ),
	.cout(\f1|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add1~5 .extended_lut = "off";
defparam \f1|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \f1|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N38
dffeas \f1|addr[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|always0~0_combout ),
	.sload(gnd),
	.ena(\f1|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|addr[12] .is_wysiwyg = "true";
defparam \f1|addr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N39
cyclonev_lcell_comb \f1|Add1~9 (
// Equation(s):
// \f1|Add1~9_sumout  = SUM(( \f1|addr [13] ) + ( GND ) + ( \f1|Add1~6  ))
// \f1|Add1~10  = CARRY(( \f1|addr [13] ) + ( GND ) + ( \f1|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f1|addr [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add1~9_sumout ),
	.cout(\f1|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add1~9 .extended_lut = "off";
defparam \f1|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \f1|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N41
dffeas \f1|addr[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|always0~0_combout ),
	.sload(gnd),
	.ena(\f1|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|addr[13] .is_wysiwyg = "true";
defparam \f1|addr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N51
cyclonev_lcell_comb \f1|LessThan0~0 (
// Equation(s):
// \f1|LessThan0~0_combout  = ( \f1|addr [11] & ( ((\f1|addr [8] & \f1|addr [9])) # (\f1|addr [10]) ) )

	.dataa(!\f1|addr [8]),
	.datab(gnd),
	.datac(!\f1|addr [10]),
	.datad(!\f1|addr [9]),
	.datae(gnd),
	.dataf(!\f1|addr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|LessThan0~0 .extended_lut = "off";
defparam \f1|LessThan0~0 .lut_mask = 64'h000000000F5F0F5F;
defparam \f1|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N42
cyclonev_lcell_comb \f1|Add1~1 (
// Equation(s):
// \f1|Add1~1_sumout  = SUM(( \f1|addr [14] ) + ( GND ) + ( \f1|Add1~10  ))

	.dataa(gnd),
	.datab(!\f1|addr [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|Add1~1 .extended_lut = "off";
defparam \f1|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \f1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N44
dffeas \f1|addr[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|always0~0_combout ),
	.sload(gnd),
	.ena(\f1|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|addr[14] .is_wysiwyg = "true";
defparam \f1|addr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N48
cyclonev_lcell_comb \f1|LessThan0~1 (
// Equation(s):
// \f1|LessThan0~1_combout  = ( \f1|addr [14] & ( ((\f1|addr [12]) # (\f1|LessThan0~0_combout )) # (\f1|addr [13]) ) )

	.dataa(gnd),
	.datab(!\f1|addr [13]),
	.datac(!\f1|LessThan0~0_combout ),
	.datad(!\f1|addr [12]),
	.datae(gnd),
	.dataf(!\f1|addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|LessThan0~1 .extended_lut = "off";
defparam \f1|LessThan0~1 .lut_mask = 64'h000000003FFF3FFF;
defparam \f1|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N48
cyclonev_lcell_comb \f1|always0~0 (
// Equation(s):
// \f1|always0~0_combout  = ( \f1|LessThan0~1_combout  & ( \d1|LessThan0~17_combout  ) ) # ( !\f1|LessThan0~1_combout  & ( \d1|LessThan0~17_combout  & ( (!\KEY[0]~input_o ) # (\d1|count1 [27]) ) ) ) # ( \f1|LessThan0~1_combout  & ( !\d1|LessThan0~17_combout  
// ) ) # ( !\f1|LessThan0~1_combout  & ( !\d1|LessThan0~17_combout  & ( ((!\KEY[0]~input_o ) # (\d1|LessThan0~19_combout )) # (\d1|count1 [27]) ) ) )

	.dataa(gnd),
	.datab(!\d1|count1 [27]),
	.datac(!\KEY[0]~input_o ),
	.datad(!\d1|LessThan0~19_combout ),
	.datae(!\f1|LessThan0~1_combout ),
	.dataf(!\d1|LessThan0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|always0~0 .extended_lut = "off";
defparam \f1|always0~0 .lut_mask = 64'hF3FFFFFFF3F3FFFF;
defparam \f1|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N32
dffeas \f1|yc[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|always0~0_combout ),
	.sload(gnd),
	.ena(\f1|xc[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|yc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|yc[0] .is_wysiwyg = "true";
defparam \f1|yc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N33
cyclonev_lcell_comb \f1|Add0~25 (
// Equation(s):
// \f1|Add0~25_sumout  = SUM(( \f1|yc [1] ) + ( GND ) + ( \f1|Add0~22  ))
// \f1|Add0~26  = CARRY(( \f1|yc [1] ) + ( GND ) + ( \f1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f1|yc [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add0~25_sumout ),
	.cout(\f1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add0~25 .extended_lut = "off";
defparam \f1|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \f1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N35
dffeas \f1|yc[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|always0~0_combout ),
	.sload(gnd),
	.ena(\f1|xc[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|yc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|yc[1] .is_wysiwyg = "true";
defparam \f1|yc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N36
cyclonev_lcell_comb \f1|Add0~17 (
// Equation(s):
// \f1|Add0~17_sumout  = SUM(( \f1|yc [2] ) + ( GND ) + ( \f1|Add0~26  ))
// \f1|Add0~18  = CARRY(( \f1|yc [2] ) + ( GND ) + ( \f1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f1|yc [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add0~17_sumout ),
	.cout(\f1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add0~17 .extended_lut = "off";
defparam \f1|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \f1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N38
dffeas \f1|yc[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|always0~0_combout ),
	.sload(gnd),
	.ena(\f1|xc[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|yc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|yc[2] .is_wysiwyg = "true";
defparam \f1|yc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N39
cyclonev_lcell_comb \f1|Add0~9 (
// Equation(s):
// \f1|Add0~9_sumout  = SUM(( \f1|yc [3] ) + ( GND ) + ( \f1|Add0~18  ))
// \f1|Add0~10  = CARRY(( \f1|yc [3] ) + ( GND ) + ( \f1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f1|yc [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add0~9_sumout ),
	.cout(\f1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add0~9 .extended_lut = "off";
defparam \f1|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \f1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N41
dffeas \f1|yc[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|always0~0_combout ),
	.sload(gnd),
	.ena(\f1|xc[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|yc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|yc[3] .is_wysiwyg = "true";
defparam \f1|yc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N42
cyclonev_lcell_comb \f1|Add0~5 (
// Equation(s):
// \f1|Add0~5_sumout  = SUM(( \f1|yc [4] ) + ( GND ) + ( \f1|Add0~10  ))
// \f1|Add0~6  = CARRY(( \f1|yc [4] ) + ( GND ) + ( \f1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f1|yc [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add0~5_sumout ),
	.cout(\f1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add0~5 .extended_lut = "off";
defparam \f1|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \f1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N44
dffeas \f1|yc[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|always0~0_combout ),
	.sload(gnd),
	.ena(\f1|xc[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|yc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|yc[4] .is_wysiwyg = "true";
defparam \f1|yc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N45
cyclonev_lcell_comb \f1|Add0~13 (
// Equation(s):
// \f1|Add0~13_sumout  = SUM(( \f1|yc [5] ) + ( GND ) + ( \f1|Add0~6  ))
// \f1|Add0~14  = CARRY(( \f1|yc [5] ) + ( GND ) + ( \f1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f1|yc [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add0~13_sumout ),
	.cout(\f1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \f1|Add0~13 .extended_lut = "off";
defparam \f1|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \f1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N47
dffeas \f1|yc[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|always0~0_combout ),
	.sload(gnd),
	.ena(\f1|xc[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|yc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|yc[5] .is_wysiwyg = "true";
defparam \f1|yc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N48
cyclonev_lcell_comb \f1|Add0~1 (
// Equation(s):
// \f1|Add0~1_sumout  = SUM(( \f1|yc [6] ) + ( GND ) + ( \f1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\f1|yc [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\f1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\f1|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|Add0~1 .extended_lut = "off";
defparam \f1|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \f1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N50
dffeas \f1|yc[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\f1|always0~0_combout ),
	.sload(gnd),
	.ena(\f1|xc[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|yc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|yc[6] .is_wysiwyg = "true";
defparam \f1|yc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N27
cyclonev_lcell_comb \VGA|user_input_translator|Add1~0 (
// Equation(s):
// \VGA|user_input_translator|Add1~0_combout  = ( \f1|xc [7] & ( \f1|yc [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\f1|xc [7]),
	.dataf(!\f1|yc [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|user_input_translator|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~0 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~0 .lut_mask = 64'h000000000000FFFF;
defparam \VGA|user_input_translator|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N54
cyclonev_lcell_comb \VGA|user_input_translator|Add1~1 (
// Equation(s):
// \VGA|user_input_translator|Add1~1_combout  = ( \f1|yc [1] & ( \VGA|user_input_translator|Add1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|user_input_translator|Add1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f1|yc [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|user_input_translator|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \VGA|user_input_translator|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N0
cyclonev_lcell_comb \VGA|user_input_translator|Add0~9 (
// Equation(s):
// \VGA|user_input_translator|Add0~9_sumout  = SUM(( \f1|yc [0] ) + ( \f1|xc [5] ) + ( !VCC ))
// \VGA|user_input_translator|Add0~10  = CARRY(( \f1|yc [0] ) + ( \f1|xc [5] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\f1|yc [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f1|xc [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~9_sumout ),
	.cout(\VGA|user_input_translator|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~9 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~9 .lut_mask = 64'h0000FF0000003333;
defparam \VGA|user_input_translator|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N3
cyclonev_lcell_comb \VGA|user_input_translator|Add0~13 (
// Equation(s):
// \VGA|user_input_translator|Add0~13_sumout  = SUM(( \f1|yc [1] ) + ( \f1|xc [6] ) + ( \VGA|user_input_translator|Add0~10  ))
// \VGA|user_input_translator|Add0~14  = CARRY(( \f1|yc [1] ) + ( \f1|xc [6] ) + ( \VGA|user_input_translator|Add0~10  ))

	.dataa(!\f1|yc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f1|xc [6]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~13_sumout ),
	.cout(\VGA|user_input_translator|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~13 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~13 .lut_mask = 64'h0000FF0000005555;
defparam \VGA|user_input_translator|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N6
cyclonev_lcell_comb \VGA|user_input_translator|Add0~17 (
// Equation(s):
// \VGA|user_input_translator|Add0~17_sumout  = SUM(( !\f1|yc [0] $ (!\f1|xc [7]) ) + ( \f1|yc [2] ) + ( \VGA|user_input_translator|Add0~14  ))
// \VGA|user_input_translator|Add0~18  = CARRY(( !\f1|yc [0] $ (!\f1|xc [7]) ) + ( \f1|yc [2] ) + ( \VGA|user_input_translator|Add0~14  ))

	.dataa(gnd),
	.datab(!\f1|yc [0]),
	.datac(!\f1|yc [2]),
	.datad(!\f1|xc [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~17_sumout ),
	.cout(\VGA|user_input_translator|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~17 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~17 .lut_mask = 64'h0000F0F0000033CC;
defparam \VGA|user_input_translator|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N9
cyclonev_lcell_comb \VGA|user_input_translator|Add0~21 (
// Equation(s):
// \VGA|user_input_translator|Add0~21_sumout  = SUM(( !\f1|yc [1] $ (((!\f1|yc [0]) # (!\f1|xc [7]))) ) + ( \f1|yc [3] ) + ( \VGA|user_input_translator|Add0~18  ))
// \VGA|user_input_translator|Add0~22  = CARRY(( !\f1|yc [1] $ (((!\f1|yc [0]) # (!\f1|xc [7]))) ) + ( \f1|yc [3] ) + ( \VGA|user_input_translator|Add0~18  ))

	.dataa(!\f1|yc [1]),
	.datab(!\f1|yc [0]),
	.datac(!\f1|xc [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f1|yc [3]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~21_sumout ),
	.cout(\VGA|user_input_translator|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~21 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~21 .lut_mask = 64'h0000FF0000005656;
defparam \VGA|user_input_translator|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N12
cyclonev_lcell_comb \VGA|user_input_translator|Add0~25 (
// Equation(s):
// \VGA|user_input_translator|Add0~25_sumout  = SUM(( !\f1|yc [2] $ (((!\f1|yc [1]) # (!\VGA|user_input_translator|Add1~0_combout ))) ) + ( \f1|yc [4] ) + ( \VGA|user_input_translator|Add0~22  ))
// \VGA|user_input_translator|Add0~26  = CARRY(( !\f1|yc [2] $ (((!\f1|yc [1]) # (!\VGA|user_input_translator|Add1~0_combout ))) ) + ( \f1|yc [4] ) + ( \VGA|user_input_translator|Add0~22  ))

	.dataa(!\f1|yc [1]),
	.datab(!\f1|yc [2]),
	.datac(!\VGA|user_input_translator|Add1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f1|yc [4]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~25_sumout ),
	.cout(\VGA|user_input_translator|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~25 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~25 .lut_mask = 64'h0000FF0000003636;
defparam \VGA|user_input_translator|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N15
cyclonev_lcell_comb \VGA|user_input_translator|Add0~29 (
// Equation(s):
// \VGA|user_input_translator|Add0~29_sumout  = SUM(( \f1|yc [5] ) + ( !\f1|yc [3] $ (((!\f1|yc [1]) # ((!\f1|yc [2]) # (!\VGA|user_input_translator|Add1~0_combout )))) ) + ( \VGA|user_input_translator|Add0~26  ))
// \VGA|user_input_translator|Add0~30  = CARRY(( \f1|yc [5] ) + ( !\f1|yc [3] $ (((!\f1|yc [1]) # ((!\f1|yc [2]) # (!\VGA|user_input_translator|Add1~0_combout )))) ) + ( \VGA|user_input_translator|Add0~26  ))

	.dataa(!\f1|yc [1]),
	.datab(!\f1|yc [2]),
	.datac(!\f1|yc [3]),
	.datad(!\f1|yc [5]),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~0_combout ),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~29_sumout ),
	.cout(\VGA|user_input_translator|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~29 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~29 .lut_mask = 64'h0000F0E1000000FF;
defparam \VGA|user_input_translator|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N18
cyclonev_lcell_comb \VGA|user_input_translator|Add0~33 (
// Equation(s):
// \VGA|user_input_translator|Add0~33_sumout  = SUM(( !\f1|yc [4] $ (((!\f1|yc [2]) # ((!\f1|yc [3]) # (!\VGA|user_input_translator|Add1~1_combout )))) ) + ( \f1|yc [6] ) + ( \VGA|user_input_translator|Add0~30  ))
// \VGA|user_input_translator|Add0~34  = CARRY(( !\f1|yc [4] $ (((!\f1|yc [2]) # ((!\f1|yc [3]) # (!\VGA|user_input_translator|Add1~1_combout )))) ) + ( \f1|yc [6] ) + ( \VGA|user_input_translator|Add0~30  ))

	.dataa(!\f1|yc [2]),
	.datab(!\f1|yc [4]),
	.datac(!\f1|yc [3]),
	.datad(!\VGA|user_input_translator|Add1~1_combout ),
	.datae(gnd),
	.dataf(!\f1|yc [6]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~33_sumout ),
	.cout(\VGA|user_input_translator|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~33 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~33 .lut_mask = 64'h0000FF0000003336;
defparam \VGA|user_input_translator|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N21
cyclonev_lcell_comb \VGA|user_input_translator|Add0~37 (
// Equation(s):
// \VGA|user_input_translator|Add0~37_sumout  = SUM(( (\f1|yc [2] & (\f1|yc [4] & (\f1|yc [3] & \VGA|user_input_translator|Add1~1_combout ))) ) + ( \f1|yc [5] ) + ( \VGA|user_input_translator|Add0~34  ))
// \VGA|user_input_translator|Add0~38  = CARRY(( (\f1|yc [2] & (\f1|yc [4] & (\f1|yc [3] & \VGA|user_input_translator|Add1~1_combout ))) ) + ( \f1|yc [5] ) + ( \VGA|user_input_translator|Add0~34  ))

	.dataa(!\f1|yc [2]),
	.datab(!\f1|yc [4]),
	.datac(!\f1|yc [3]),
	.datad(!\VGA|user_input_translator|Add1~1_combout ),
	.datae(gnd),
	.dataf(!\f1|yc [5]),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~37_sumout ),
	.cout(\VGA|user_input_translator|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~37 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~37 .lut_mask = 64'h0000FF0000000001;
defparam \VGA|user_input_translator|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N24
cyclonev_lcell_comb \VGA|user_input_translator|Add0~5 (
// Equation(s):
// \VGA|user_input_translator|Add0~5_sumout  = SUM(( \f1|yc [6] ) + ( GND ) + ( \VGA|user_input_translator|Add0~38  ))
// \VGA|user_input_translator|Add0~6  = CARRY(( \f1|yc [6] ) + ( GND ) + ( \VGA|user_input_translator|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\f1|yc [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~5_sumout ),
	.cout(\VGA|user_input_translator|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~5 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|user_input_translator|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N57
cyclonev_lcell_comb \VGA|valid_160x120~0 (
// Equation(s):
// \VGA|valid_160x120~0_combout  = ( !\VGA|LessThan1~0_combout  & ( (!\f1|yc [6]) # ((!\f1|yc [3]) # ((!\f1|yc [4]) # (!\f1|yc [5]))) ) )

	.dataa(!\f1|yc [6]),
	.datab(!\f1|yc [3]),
	.datac(!\f1|yc [4]),
	.datad(!\f1|yc [5]),
	.datae(gnd),
	.dataf(!\VGA|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|valid_160x120~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|valid_160x120~0 .extended_lut = "off";
defparam \VGA|valid_160x120~0 .lut_mask = 64'hFFFEFFFE00000000;
defparam \VGA|valid_160x120~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N27
cyclonev_lcell_comb \VGA|user_input_translator|Add0~1 (
// Equation(s):
// \VGA|user_input_translator|Add0~1_sumout  = SUM(( GND ) + ( GND ) + ( \VGA|user_input_translator|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add0~1 .lut_mask = 64'h0000FFFF00000000;
defparam \VGA|user_input_translator|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode118w [2] = ( \VGA|valid_160x120~0_combout  & ( !\VGA|user_input_translator|Add0~1_sumout  & ( \VGA|user_input_translator|Add0~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|user_input_translator|Add0~5_sumout ),
	.datad(gnd),
	.datae(!\VGA|valid_160x120~0_combout ),
	.dataf(!\VGA|user_input_translator|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 64'h00000F0F00000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y11_N40
dffeas \VGA|controller|yCounter[3]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N0
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~9 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~9_sumout  = SUM(( !\VGA|controller|xCounter [7] $ (!\VGA|controller|yCounter [2]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~10  = CARRY(( !\VGA|controller|xCounter [7] $ (!\VGA|controller|yCounter [2]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~11  = SHARE((\VGA|controller|xCounter [7] & \VGA|controller|yCounter [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [7]),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~9_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~10 ),
	.shareout(\VGA|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~9 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N3
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~13 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~13_sumout  = SUM(( !\VGA|controller|xCounter [8] $ (!\VGA|controller|yCounter[3]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~14  = CARRY(( !\VGA|controller|xCounter [8] $ (!\VGA|controller|yCounter[3]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~15  = SHARE((\VGA|controller|xCounter [8] & \VGA|controller|yCounter[3]~DUPLICATE_q ))

	.dataa(!\VGA|controller|xCounter [8]),
	.datab(!\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~10 ),
	.sharein(\VGA|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~13_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~14 ),
	.shareout(\VGA|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~13 .lut_mask = 64'h0000111100006666;
defparam \VGA|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N6
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~17 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~17_sumout  = SUM(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|yCounter [4] $ (\VGA|controller|xCounter [9])) ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( 
// \VGA|controller|controller_translator|Add1~14  ))
// \VGA|controller|controller_translator|Add1~18  = CARRY(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|yCounter [4] $ (\VGA|controller|xCounter [9])) ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( 
// \VGA|controller|controller_translator|Add1~14  ))
// \VGA|controller|controller_translator|Add1~19  = SHARE((!\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [4] & \VGA|controller|xCounter [9])) # (\VGA|controller|yCounter [2] & ((\VGA|controller|xCounter [9]) # (\VGA|controller|yCounter [4]))))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [2]),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~14 ),
	.sharein(\VGA|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~17_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~18 ),
	.shareout(\VGA|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~17 .lut_mask = 64'h0000033F00003CC3;
defparam \VGA|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N9
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~21 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~21_sumout  = SUM(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter[3]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~22  = CARRY(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter[3]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~23  = SHARE((\VGA|controller|yCounter [5] & \VGA|controller|yCounter[3]~DUPLICATE_q ))

	.dataa(!\VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~18 ),
	.sharein(\VGA|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~21_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~22 ),
	.shareout(\VGA|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N12
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~25 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~25_sumout  = SUM(( !\VGA|controller|yCounter [6] $ (!\VGA|controller|yCounter [4]) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~26  = CARRY(( !\VGA|controller|yCounter [6] $ (!\VGA|controller|yCounter [4]) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~27  = SHARE((\VGA|controller|yCounter [6] & \VGA|controller|yCounter [4]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [6]),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~22 ),
	.sharein(\VGA|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~25_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~26 ),
	.shareout(\VGA|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~25 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N15
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~29 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~29_sumout  = SUM(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter [7]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~30  = CARRY(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter [7]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~31  = SHARE((\VGA|controller|yCounter [5] & \VGA|controller|yCounter [7]))

	.dataa(!\VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~26 ),
	.sharein(\VGA|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~29_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~30 ),
	.shareout(\VGA|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~29 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N18
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~33 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~33_sumout  = SUM(( !\VGA|controller|yCounter [8] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~34  = CARRY(( !\VGA|controller|yCounter [8] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~35  = SHARE((\VGA|controller|yCounter [8] & \VGA|controller|yCounter [6]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~30 ),
	.sharein(\VGA|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~33_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~34 ),
	.shareout(\VGA|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~33 .lut_mask = 64'h00000033000033CC;
defparam \VGA|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N21
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~37 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~37_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~38  = CARRY(( \VGA|controller|yCounter [7] ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~34 ),
	.sharein(\VGA|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~37_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~38 ),
	.shareout(\VGA|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~37 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N24
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~1 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~2  = CARRY(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~38 ),
	.sharein(\VGA|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~1_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~2 ),
	.shareout(\VGA|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \VGA|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N27
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~5 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~2 ),
	.sharein(\VGA|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \VGA|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N57
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( \VGA|controller|controller_translator|Add1~1_sumout  ) )

	.dataa(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 64'h5555000055550000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N37
dffeas \f1|r6|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\f1|addr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|r6|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|r6|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \f1|r6|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N30
cyclonev_lcell_comb \f1|r6|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \f1|r6|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = ( \f1|addr [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\f1|addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|r6|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|r6|altsyncram_component|auto_generated|address_reg_a[0]~feeder .extended_lut = "off";
defparam \f1|r6|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \f1|r6|altsyncram_component|auto_generated|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N31
dffeas \f1|r6|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\f1|r6|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\f1|r6|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \f1|r6|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \f1|r6|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N21
cyclonev_lcell_comb \f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2 (
// Equation(s):
// \f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2_combout  = (\f1|addr [13] & \f1|addr [14])

	.dataa(!\f1|addr [13]),
	.datab(!\f1|addr [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2 .extended_lut = "off";
defparam \f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2 .lut_mask = 64'h1111111111111111;
defparam \f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N24
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \f1|r4|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../YouLose.mif";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "fill:f1|quitRam:r4|altsyncram:altsyncram_component|altsyncram_6ro1:auto_generated|ALTSYNCRAM";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N15
cyclonev_lcell_comb \f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1 (
// Equation(s):
// \f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1_combout  = (!\f1|addr [13] & \f1|addr [14])

	.dataa(!\f1|addr [13]),
	.datab(!\f1|addr [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1 .extended_lut = "off";
defparam \f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1 .lut_mask = 64'h2222222222222222;
defparam \f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \f1|r4|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../YouLose.mif";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "fill:f1|quitRam:r4|altsyncram:altsyncram_component|altsyncram_6ro1:auto_generated|ALTSYNCRAM";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N12
cyclonev_lcell_comb \f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w[2] (
// Equation(s):
// \f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w [2] = (!\f1|addr [13] & !\f1|addr [14])

	.dataa(!\f1|addr [13]),
	.datab(!\f1|addr [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w[2] .extended_lut = "off";
defparam \f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w[2] .lut_mask = 64'h8888888888888888;
defparam \f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \f1|r4|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../YouLose.mif";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "fill:f1|quitRam:r4|altsyncram:altsyncram_component|altsyncram_6ro1:auto_generated|ALTSYNCRAM";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E1FFC0FF00FF03FF0003F8007F800F8000000001E1FFC3FF83FFC3FF000FFE01FFE00F8000000001E1FFC7FFC7FFE3FF001FFF03FFF00F8000000001E003C7C18FC3F00F003F1F87E1F80F80000000000003C7800F81F80F003E0F87C0FC0F8000000001E003C7801F00F80F003C078F807C0F8000000001E003C7C01F00F80F003C078F807C0F8000000001E003C7F01F00F80F003C078F807C0F8000000001E0FFC3FC1F00F80F003";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "C078F807C1FC000000001E0FFC1FF1F00F80F003C078F807C1FC000000001E0FFC07F9F00F80F003C078F807C3FE000000001E003C01F9F00F80F003C078F807C3DE000000001E003C00F9F00F80F003C078F807C7DF000000001E003C0079F81F00F003C078FC0F879F000000001E003C30F8FC3F00F003C0787E1F8F8F800000001E1FFC3FF87FFE00F003C0783FFF0F0F800000001E1FFC3FF03FFC00F003C0781FFE1F07C00000001E1FFC1FC00FF000F003C07807F81F07C00000001E000000000000000000000000000000000000001E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N18
cyclonev_lcell_comb \f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0 (
// Equation(s):
// \f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0_combout  = (\f1|addr [13] & !\f1|addr [14])

	.dataa(!\f1|addr [13]),
	.datab(!\f1|addr [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0 .extended_lut = "off";
defparam \f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0 .lut_mask = 64'h4444444444444444;
defparam \f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \f1|r4|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../YouLose.mif";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "fill:f1|quitRam:r4|altsyncram:altsyncram_component|altsyncram_6ro1:auto_generated|ALTSYNCRAM";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFF9809F3C3E1F078000000000FFFFFFFFFFFFFFFFF9FCCF399CCE738000000000FFFFFFFFFFFFFFFFFFFCCF33CDE6738000000000FFFFFFFFFFFFFFFFFFFCCF33CFE67F8000000000FFFFFFFFFFFFFFFFFFFCE033CFE71F8000000000FFFFFFFFFFFFFFFFFFC0CF33CFE7C78000000000FFFFFFFFFFFFFFFFF9FCCF33CFE7F38000000000FFFFFFFFFFFFFFFFF9FCCF33CDE6738000000000FFFFFFFFFFF";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFCCF399CCE738000000000FFFFFFFFFFFFFFFFFF80E03C3E1F078000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFE6027CF0F87C1CF343CCF38000000000FFFFFFFFE7F33CE67339CCF339CCF38000000000FFF";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFF33CCF3799CCF33CCCF38000000000FFFFFFFFFFF33CCF3F99FCF33CCCF38000000000FFFFFFFFFFF380CF3F9C7CF30CCCF38000000000FFFFFFFFFF033CCF3F9F1C03FCCC038000000000FFFFFFFFE7F33CCF3F9FCCF3FCCCF38000000000FFFFFFFFE7F33CCF3799CCF37CCCF38000000000FFFFFFFFFFF33CE67339CCF339CCF38000000000FFFFFFFFFE0380F0F87C1CF383CCF38000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N0
cyclonev_lcell_comb \f1|qOut[2]~1 (
// Equation(s):
// \f1|qOut[2]~1_combout  = ( \f1|r4|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \f1|r4|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & ((\f1|r4|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\f1|r4|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) ) ) ) # ( !\f1|r4|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \f1|r4|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0])) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & ((!\f1|r6|altsyncram_component|auto_generated|address_reg_a 
// [0] & ((\f1|r4|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & (\f1|r4|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) ) ) ) # ( 
// \f1|r4|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\f1|r4|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0])) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & ((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\f1|r4|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & (\f1|r4|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) ) ) ) # ( 
// !\f1|r4|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\f1|r4|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & ((\f1|r4|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\f1|r4|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) ) ) )

	.dataa(!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\f1|r4|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(!\f1|r4|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datae(!\f1|r4|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\f1|r4|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[2]~1 .extended_lut = "off";
defparam \f1|qOut[2]~1 .lut_mask = 64'h014589CD2367ABEF;
defparam \f1|qOut[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \f1|r5|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../Start.mif";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "fill:f1|startRam:r5|altsyncram:altsyncram_component|altsyncram_4ko1:auto_generated|ALTSYNCRAM";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \f1|r5|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../Start.mif";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "fill:f1|startRam:r5|altsyncram:altsyncram_component|altsyncram_4ko1:auto_generated|ALTSYNCRAM";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000C39DFF1F83DC01F1E00000000000000000000000C39C7F3FC7FC07F9F00000000000000000000000C39C0331E73C071C700000000000000000000000C39C3F00EE1C0E1C700000000000000000000000C39C7E3FEE1C0E1C700000000000000000000000C39CE77FEE1C0E1C700000000000000000000000C39CE730EE1C0E1C700000000000000000000000E79CE739C73C073C700000000000000000000000FF9DFE3FC7FC07F9F800000000000000000000007B9DFC0F03DC03F1F8000000000000000000000000000000001C0000700000000000000000000000001C0000001C0000700000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "001C0000001C0000000000000000000000000000001C0000001C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000E000000000000000000000000000000000000001C000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "000001C00000000000000000000000000000000001F001C0FC70C01E1E1F81C0300000000000000003F801E1FE78C03F3F3FC1C03000000000000000073C03E18F38C0717131E1C03000000000000000061C03E0071CC0707000E1C030000000000000000E1C0771FF1EC07C7C3FE1C030000000000000000E1C0773FF0EC01E1E7FE1C3F0000000000000000E1C07318707C0070730E1CFF0000000000000000E1C0E39CE07C0272739C3CE30000000000000000E1C0E39FE0EC03F3F3FCFDC30000000000000000E1C0E1C781CC03E3E0F0DDC3000000000000000073800000038C0000000001E300000000000000007F800000038C0000000000FF0000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "0000000001F000000070C00000000007F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \f1|r5|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../Start.mif";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "fill:f1|startRam:r5|altsyncram:altsyncram_component|altsyncram_4ko1:auto_generated|ALTSYNCRAM";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \f1|r5|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../Start.mif";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "fill:f1|startRam:r5|altsyncram:altsyncram_component|altsyncram_4ko1:auto_generated|ALTSYNCRAM";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E00000000000000000000000000000000000000FF00000000000000000000000000000000000001C300000000000000000000000000000000000001C300";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N6
cyclonev_lcell_comb \f1|qOut[2]~2 (
// Equation(s):
// \f1|qOut[2]~2_combout  = ( \f1|r5|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( \f1|r5|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( ((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\f1|r5|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & ((\f1|r5|altsyncram_component|auto_generated|ram_block1a5~portadataout )))) # 
// (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\f1|r5|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( \f1|r5|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & (((\f1|r6|altsyncram_component|auto_generated|address_reg_a [1])) # (\f1|r5|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # 
// (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & (((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & \f1|r5|altsyncram_component|auto_generated|ram_block1a5~portadataout )))) ) ) ) # ( 
// \f1|r5|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( !\f1|r5|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\f1|r5|altsyncram_component|auto_generated|ram_block1a2~portadataout  & (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1]))) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\f1|r5|altsyncram_component|auto_generated|ram_block1a5~portadataout ) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\f1|r5|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// !\f1|r5|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & ((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\f1|r5|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & ((\f1|r5|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))) ) ) )

	.dataa(!\f1|r5|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\f1|r5|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datae(!\f1|r5|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\f1|r5|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[2]~2 .extended_lut = "off";
defparam \f1|qOut[2]~2 .lut_mask = 64'h407043734C7C4F7F;
defparam \f1|qOut[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N6
cyclonev_lcell_comb \d1|LessThan1~0 (
// Equation(s):
// \d1|LessThan1~0_combout  = ( \d1|count1 [7] & ( (\d1|count1 [9] & \d1|count1 [8]) ) ) # ( !\d1|count1 [7] & ( (\d1|count1 [9] & (\d1|count1 [6] & \d1|count1 [8])) ) )

	.dataa(gnd),
	.datab(!\d1|count1 [9]),
	.datac(!\d1|count1 [6]),
	.datad(!\d1|count1 [8]),
	.datae(gnd),
	.dataf(!\d1|count1 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan1~0 .extended_lut = "off";
defparam \d1|LessThan1~0 .lut_mask = 64'h0003000300330033;
defparam \d1|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N57
cyclonev_lcell_comb \d1|LessThan1~4 (
// Equation(s):
// \d1|LessThan1~4_combout  = ( \d1|count1 [18] & ( (\d1|count1 [22] & (((\d1|count1 [19]) # (\d1|count1 [20])) # (\d1|count1 [21]))) ) ) # ( !\d1|count1 [18] & ( (\d1|count1 [22] & ((\d1|count1 [20]) # (\d1|count1 [21]))) ) )

	.dataa(!\d1|count1 [21]),
	.datab(!\d1|count1 [20]),
	.datac(!\d1|count1 [19]),
	.datad(!\d1|count1 [22]),
	.datae(gnd),
	.dataf(!\d1|count1 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan1~4 .extended_lut = "off";
defparam \d1|LessThan1~4 .lut_mask = 64'h00770077007F007F;
defparam \d1|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N18
cyclonev_lcell_comb \d1|LessThan1~2 (
// Equation(s):
// \d1|LessThan1~2_combout  = ( \d1|count1 [11] & ( \d1|count1 [14] ) ) # ( !\d1|count1 [11] & ( (\d1|count1 [14] & ((\d1|count1 [12]) # (\d1|count1 [13]))) ) )

	.dataa(!\d1|count1 [13]),
	.datab(!\d1|count1 [12]),
	.datac(!\d1|count1 [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|count1 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan1~2 .extended_lut = "off";
defparam \d1|LessThan1~2 .lut_mask = 64'h070707070F0F0F0F;
defparam \d1|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N54
cyclonev_lcell_comb \d1|LessThan1~3 (
// Equation(s):
// \d1|LessThan1~3_combout  = ( !\d1|count1 [15] & ( (!\d1|count1 [21] & (!\d1|count1 [20] & (!\d1|count1 [16] & !\d1|count1 [17]))) ) )

	.dataa(!\d1|count1 [21]),
	.datab(!\d1|count1 [20]),
	.datac(!\d1|count1 [16]),
	.datad(!\d1|count1 [17]),
	.datae(gnd),
	.dataf(!\d1|count1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan1~3 .extended_lut = "off";
defparam \d1|LessThan1~3 .lut_mask = 64'h8000800000000000;
defparam \d1|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N30
cyclonev_lcell_comb \d1|LessThan1~5 (
// Equation(s):
// \d1|LessThan1~5_combout  = ( !\d1|count1 [23] & ( (!\d1|count1 [26] & (!\d1|count1 [25] & (!\d1|count1 [24] & !\d1|count1 [27]))) ) )

	.dataa(!\d1|count1 [26]),
	.datab(!\d1|count1 [25]),
	.datac(!\d1|count1 [24]),
	.datad(!\d1|count1 [27]),
	.datae(gnd),
	.dataf(!\d1|count1 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan1~5 .extended_lut = "off";
defparam \d1|LessThan1~5 .lut_mask = 64'h8000800000000000;
defparam \d1|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N21
cyclonev_lcell_comb \d1|LessThan1~1 (
// Equation(s):
// \d1|LessThan1~1_combout  = (!\d1|count1 [13] & (!\d1|count1 [12] & !\d1|count1 [10]))

	.dataa(!\d1|count1 [13]),
	.datab(!\d1|count1 [12]),
	.datac(gnd),
	.datad(!\d1|count1 [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan1~1 .extended_lut = "off";
defparam \d1|LessThan1~1 .lut_mask = 64'h8800880088008800;
defparam \d1|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N24
cyclonev_lcell_comb \d1|LessThan1~6 (
// Equation(s):
// \d1|LessThan1~6_combout  = ( \d1|LessThan1~5_combout  & ( \d1|LessThan1~1_combout  & ( (!\d1|LessThan1~4_combout ) # ((\d1|LessThan1~3_combout  & ((!\d1|LessThan1~0_combout ) # (!\d1|LessThan1~2_combout )))) ) ) ) # ( \d1|LessThan1~5_combout  & ( 
// !\d1|LessThan1~1_combout  & ( (!\d1|LessThan1~4_combout ) # ((!\d1|LessThan1~2_combout  & \d1|LessThan1~3_combout )) ) ) )

	.dataa(!\d1|LessThan1~0_combout ),
	.datab(!\d1|LessThan1~4_combout ),
	.datac(!\d1|LessThan1~2_combout ),
	.datad(!\d1|LessThan1~3_combout ),
	.datae(!\d1|LessThan1~5_combout ),
	.dataf(!\d1|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan1~6 .extended_lut = "off";
defparam \d1|LessThan1~6 .lut_mask = 64'h0000CCFC0000CCFE;
defparam \d1|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N33
cyclonev_lcell_comb \f1|qOut[0]~4 (
// Equation(s):
// \f1|qOut[0]~4_combout  = ( !\d1|LessThan1~6_combout  & ( !\LessThan0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\d1|LessThan1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[0]~4 .extended_lut = "off";
defparam \f1|qOut[0]~4 .lut_mask = 64'hFF00FF0000000000;
defparam \f1|qOut[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N30
cyclonev_lcell_comb \f1|qOut[0]~3 (
// Equation(s):
// \f1|qOut[0]~3_combout  = ( !\d1|LessThan1~6_combout  & ( !\command[1]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\command[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|LessThan1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[0]~3 .extended_lut = "off";
defparam \f1|qOut[0]~3 .lut_mask = 64'hF0F0F0F000000000;
defparam \f1|qOut[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \f1|r2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../KeyIt.mif";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "fill:f1|keyItRam:r2|altsyncram:altsyncram_component|altsyncram_sjo1:auto_generated|ALTSYNCRAM";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \f1|r3|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../ClickIt.mif";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "fill:f1|clickItRam:r3|altsyncram:altsyncram_component|altsyncram_ppo1:auto_generated|ALTSYNCRAM";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \f1|r1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../PressIt.mif";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "fill:f1|pressitRam:r1|altsyncram:altsyncram_component|altsyncram_0ro1:auto_generated|ALTSYNCRAM";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \f1|r6|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r6|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "fill:f1|blackRam:r6|altsyncram:altsyncram_component|altsyncram_dgm1:auto_generated|ALTSYNCRAM";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N18
cyclonev_lcell_comb \f1|qOut[2]~8 (
// Equation(s):
// \f1|qOut[2]~8_combout  = ( \f1|r1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( \f1|r6|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\f1|qOut[0]~4_combout ) # ((!\f1|qOut[0]~3_combout  & 
// ((\f1|r3|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (\f1|qOut[0]~3_combout  & (\f1|r2|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) ) ) ) # ( 
// !\f1|r1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( \f1|r6|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\f1|qOut[0]~4_combout  & (!\f1|qOut[0]~3_combout )) # (\f1|qOut[0]~4_combout  & 
// ((!\f1|qOut[0]~3_combout  & ((\f1|r3|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (\f1|qOut[0]~3_combout  & (\f1|r2|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) ) ) ) # ( 
// \f1|r1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( !\f1|r6|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\f1|qOut[0]~4_combout  & (\f1|qOut[0]~3_combout )) # (\f1|qOut[0]~4_combout  & 
// ((!\f1|qOut[0]~3_combout  & ((\f1|r3|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (\f1|qOut[0]~3_combout  & (\f1|r2|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) ) ) ) # ( 
// !\f1|r1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( !\f1|r6|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (\f1|qOut[0]~4_combout  & ((!\f1|qOut[0]~3_combout  & 
// ((\f1|r3|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (\f1|qOut[0]~3_combout  & (\f1|r2|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) ) ) )

	.dataa(!\f1|qOut[0]~4_combout ),
	.datab(!\f1|qOut[0]~3_combout ),
	.datac(!\f1|r2|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(!\f1|r3|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datae(!\f1|r1|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\f1|r6|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[2]~8 .extended_lut = "off";
defparam \f1|qOut[2]~8 .lut_mask = 64'h0145236789CDABEF;
defparam \f1|qOut[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \f1|r1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../PressIt.mif";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "fill:f1|pressitRam:r1|altsyncram:altsyncram_component|altsyncram_0ro1:auto_generated|ALTSYNCRAM";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE000000000000000000000000000000000FFFFFFFF8000000000000000000000000000003FFFFFFFFFFE0000000000000000000000000003FFFFFFFFFFFFE00000000000000000000000001FFFFFFFFFFFFFFC000000000000000000000000FFFF";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFF800000000000000000000007FFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003F";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000003FF8FF8FF1FFF80FE03C00E1F87FF0FE0000";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00003FF87F8FF1FFF003C00C0070F87FF0FE000000003FF87F8FF1FFE003800C0070F87FF0FE000000007FF8FF8FF1FFC3F30FCFF878F87FF0FF000000007FFFFF8FF1FFC7FF1FFFF878787FF0FF000000007FF8FF8FF1FFC7FF1FFFF87C787FF0FF000000007FF8FF8FF1FFC3FF0FFFF87C387E00FF000000007FF8FF8FF1FFC0FF03FFF87E007C00FF000000007FF8FF8FF1FFE03F80FE007E007800FF000000007FF8FF8FF1FFF00FC03E007C0070F0FF000000007FF8FF8FF1FFFC07F01E00787870F0FF000000007FF8FF8FF1FFFF07FC1FF878F871F0FF000000003FF8FF8FF1FFFFC7FF1FF870F871F0FE000000003FF8FF8FF1FFFFC7FF1FF870F870";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \f1|r6|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r6|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "fill:f1|blackRam:r6|altsyncram:altsyncram_component|altsyncram_dgm1:auto_generated|ALTSYNCRAM";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \f1|r2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../KeyIt.mif";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "fill:f1|keyItRam:r2|altsyncram:altsyncram_component|altsyncram_sjo1:auto_generated|ALTSYNCRAM";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE000000000000000000000000000000000FFFFFFFF8000000000000000000000000000003FFFFFFFFFFE0000000000000000000000000003FFFFFFFFFFFFE00000000000000000000000001FFFFFFFFFFFFFFC000000000000000000000000FFFF";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFF800000000000000000000007FFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003F";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000003FFFFFC7FC7F8FFFE1FC00E1F87FFFFE0000";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00003FFFFFC3FC7F8FFFE1FC0070F87FFFFE000000003FFFFFC3FC7F8FFFE1FC0070F87FFFFE000000007FFFFFC7FC7F8FFFE1FFF878787FFFFF000000007FFFFFFFFC7F8FFFE1FFF87C387FFFFF000000007FFFFFC7FC7F8FFFE1FFF87C387FFFFF000000007FFFFFC7FC7F8FFFE1FFF87E187FFFFF000000007FFFFFC7FC7F8FFFE1FFF87F087FFFFF000000007FFFFFC7FC7F8FFFC0FE007F007FFFFF000000007FFFFFC7FC7F8FFFC0FE007F807FFFFF000000007FFFFFC7FC7F8FFF807E007F887FFFFF000000007FFFFFC7FC7F8FFF8C7FF87F087FFFFF000000003FFFFFC7FC7F8FFF0C3FF87E187FFFFE000000003FFFFFC7FC7F8FFF0E3FF87C387F";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \f1|r3|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../ClickIt.mif";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "fill:f1|clickItRam:r3|altsyncram:altsyncram_component|altsyncram_ppo1:auto_generated|ALTSYNCRAM";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC000000000000000000000000000000001FFFFFFFF8000000000000000000000000000003FFFFFFFFFFE0000000000000000000000000003FFFFFFFFFFFFE00000000000000000000000003FFFFFFFFFFFFFFC000000000000000000000001FFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFE00000000000000000000FFFFFF";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FF";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N36
cyclonev_lcell_comb \f1|qOut[2]~6 (
// Equation(s):
// \f1|qOut[2]~6_combout  = ( \f1|r2|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \f1|r3|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( ((!\f1|qOut[0]~3_combout  & 
// ((\f1|r6|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\f1|qOut[0]~3_combout  & (\f1|r1|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\f1|qOut[0]~4_combout ) ) ) ) # ( 
// !\f1|r2|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \f1|r3|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\f1|qOut[0]~3_combout  & (((\f1|r6|altsyncram_component|auto_generated|ram_block1a5~portadataout ) # 
// (\f1|qOut[0]~4_combout )))) # (\f1|qOut[0]~3_combout  & (\f1|r1|altsyncram_component|auto_generated|ram_block1a5~portadataout  & (!\f1|qOut[0]~4_combout ))) ) ) ) # ( \f1|r2|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// !\f1|r3|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\f1|qOut[0]~3_combout  & (((!\f1|qOut[0]~4_combout  & \f1|r6|altsyncram_component|auto_generated|ram_block1a5~portadataout )))) # (\f1|qOut[0]~3_combout  & 
// (((\f1|qOut[0]~4_combout )) # (\f1|r1|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) ) ) ) # ( !\f1|r2|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// !\f1|r3|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\f1|qOut[0]~4_combout  & ((!\f1|qOut[0]~3_combout  & ((\f1|r6|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\f1|qOut[0]~3_combout  & 
// (\f1|r1|altsyncram_component|auto_generated|ram_block1a5~portadataout )))) ) ) )

	.dataa(!\f1|r1|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(!\f1|qOut[0]~3_combout ),
	.datac(!\f1|qOut[0]~4_combout ),
	.datad(!\f1|r6|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datae(!\f1|r2|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\f1|r3|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[2]~6 .extended_lut = "off";
defparam \f1|qOut[2]~6 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \f1|qOut[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \f1|r1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../PressIt.mif";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "fill:f1|pressitRam:r1|altsyncram:altsyncram_component|altsyncram_0ro1:auto_generated|ALTSYNCRAM";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \f1|r2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../KeyIt.mif";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "fill:f1|keyItRam:r2|altsyncram:altsyncram_component|altsyncram_sjo1:auto_generated|ALTSYNCRAM";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \f1|r6|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "fill:f1|blackRam:r6|altsyncram:altsyncram_component|altsyncram_dgm1:auto_generated|ALTSYNCRAM";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \f1|r3|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../ClickIt.mif";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "fill:f1|clickItRam:r3|altsyncram:altsyncram_component|altsyncram_ppo1:auto_generated|ALTSYNCRAM";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N12
cyclonev_lcell_comb \f1|qOut[2]~7 (
// Equation(s):
// \f1|qOut[2]~7_combout  = ( \f1|r6|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \f1|r3|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\f1|qOut[0]~3_combout ) # ((!\f1|qOut[0]~4_combout  & 
// (\f1|r1|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\f1|qOut[0]~4_combout  & ((\f1|r2|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) ) ) ) # ( 
// !\f1|r6|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \f1|r3|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\f1|qOut[0]~3_combout  & (((\f1|qOut[0]~4_combout )))) # (\f1|qOut[0]~3_combout  & 
// ((!\f1|qOut[0]~4_combout  & (\f1|r1|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\f1|qOut[0]~4_combout  & ((\f1|r2|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))) ) ) ) # ( 
// \f1|r6|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\f1|r3|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\f1|qOut[0]~3_combout  & (((!\f1|qOut[0]~4_combout )))) # (\f1|qOut[0]~3_combout  & 
// ((!\f1|qOut[0]~4_combout  & (\f1|r1|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\f1|qOut[0]~4_combout  & ((\f1|r2|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))) ) ) ) # ( 
// !\f1|r6|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\f1|r3|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (\f1|qOut[0]~3_combout  & ((!\f1|qOut[0]~4_combout  & 
// (\f1|r1|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\f1|qOut[0]~4_combout  & ((\f1|r2|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))) ) ) )

	.dataa(!\f1|r1|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(!\f1|qOut[0]~3_combout ),
	.datac(!\f1|qOut[0]~4_combout ),
	.datad(!\f1|r2|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datae(!\f1|r6|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\f1|r3|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[2]~7 .extended_lut = "off";
defparam \f1|qOut[2]~7 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \f1|qOut[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \f1|r1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../PressIt.mif";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "fill:f1|pressitRam:r1|altsyncram:altsyncram_component|altsyncram_0ro1:auto_generated|ALTSYNCRAM";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "F0FE000000003FF8FF8FF1FFEF87BE1FF8787870F0FE000000003FF8F00071FFE007801C0078007000FC000000001FF8F00031FFE00F803C007C007800FC000000001FF8F00071FFF03FC0FC00FE007E01FC000000000FF8FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FF8FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFF";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFF00000000000000000000000FFFF";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFF8000000000000000000000001FFFFFFFFFFFFFFC00000000000000000000000003FFFFFFFFFFFFE0000000000000000000000000003FFFFFFFFFFE000000000000000000000000000000FFFFFFFF8000000000000000000000000000000001FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \f1|r3|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../ClickIt.mif";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "fill:f1|clickItRam:r3|altsyncram:altsyncram_component|altsyncram_ppo1:auto_generated|ALTSYNCRAM";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FFFFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFF";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFF";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFF800000000000000000003FFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFF00000000000000000000000FFFFFFFFFFFFFFFF8000000000000000000000001FFFFFFFFFFFFFFC00000000000000000000000003FFFFFFFFFFFFE0000000000000000000000000003FFFFFFFFFFE000000000000000000000000000000FFFFFFFF8000000000000000000000000000000001FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \f1|r6|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r6|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "fill:f1|blackRam:r6|altsyncram:altsyncram_component|altsyncram_dgm1:auto_generated|ALTSYNCRAM";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \f1|r2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../KeyIt.mif";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "fill:f1|keyItRam:r2|altsyncram:altsyncram_component|altsyncram_sjo1:auto_generated|ALTSYNCRAM";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FFFE000000003FFFFFC7FC7F8FFE1E1FF878787FFFFE000000003FFFFFC780038FFE1E1C0078787FFFFE000000001FFFFFC780018FFC3F0C0070F87FFFFE000000001FFFFFC780038FFC3F0C00F1F87FFFFE000000000FFFFFC7FFFFFFFFFFFFFFFFFFFFFFFE000000000FFFFFC7FFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFF";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFF00000000000000000000000FFFF";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFF8000000000000000000000001FFFFFFFFFFFFFFC00000000000000000000000003FFFFFFFFFFFFE0000000000000000000000000003FFFFFFFFFFE000000000000000000000000000000FFFFFFFF8000000000000000000000000000000001FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N3
cyclonev_lcell_comb \f1|qOut[2]~5 (
// Equation(s):
// \f1|qOut[2]~5_combout  = ( \f1|r6|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \f1|r2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (!\f1|qOut[0]~3_combout  & ((!\f1|qOut[0]~4_combout ) # 
// ((\f1|r3|altsyncram_component|auto_generated|ram_block1a2~portadataout )))) # (\f1|qOut[0]~3_combout  & (((\f1|r1|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\f1|qOut[0]~4_combout ))) ) ) ) # ( 
// !\f1|r6|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \f1|r2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (!\f1|qOut[0]~3_combout  & (\f1|qOut[0]~4_combout  & 
// ((\f1|r3|altsyncram_component|auto_generated|ram_block1a2~portadataout )))) # (\f1|qOut[0]~3_combout  & (((\f1|r1|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\f1|qOut[0]~4_combout ))) ) ) ) # ( 
// \f1|r6|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\f1|r2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (!\f1|qOut[0]~3_combout  & ((!\f1|qOut[0]~4_combout ) # 
// ((\f1|r3|altsyncram_component|auto_generated|ram_block1a2~portadataout )))) # (\f1|qOut[0]~3_combout  & (!\f1|qOut[0]~4_combout  & (\f1|r1|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) ) ) ) # ( 
// !\f1|r6|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\f1|r2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (!\f1|qOut[0]~3_combout  & (\f1|qOut[0]~4_combout  & 
// ((\f1|r3|altsyncram_component|auto_generated|ram_block1a2~portadataout )))) # (\f1|qOut[0]~3_combout  & (!\f1|qOut[0]~4_combout  & (\f1|r1|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) ) ) )

	.dataa(!\f1|qOut[0]~3_combout ),
	.datab(!\f1|qOut[0]~4_combout ),
	.datac(!\f1|r1|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(!\f1|r3|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datae(!\f1|r6|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\f1|r2|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[2]~5 .extended_lut = "off";
defparam \f1|qOut[2]~5 .lut_mask = 64'h04268CAE15379DBF;
defparam \f1|qOut[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N12
cyclonev_lcell_comb \f1|qOut[2]~9 (
// Equation(s):
// \f1|qOut[2]~9_combout  = ( \f1|qOut[2]~7_combout  & ( \f1|qOut[2]~5_combout  & ( (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & ((\f1|qOut[2]~6_combout ))) # 
// (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & (\f1|qOut[2]~8_combout ))) ) ) ) # ( !\f1|qOut[2]~7_combout  & ( \f1|qOut[2]~5_combout  & ( (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0]) # (\f1|qOut[2]~6_combout )))) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & (\f1|qOut[2]~8_combout  & ((\f1|r6|altsyncram_component|auto_generated|address_reg_a [0])))) 
// ) ) ) # ( \f1|qOut[2]~7_combout  & ( !\f1|qOut[2]~5_combout  & ( (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & (((\f1|qOut[2]~6_combout  & \f1|r6|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & (((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0])) # (\f1|qOut[2]~8_combout ))) ) ) ) # ( !\f1|qOut[2]~7_combout  & ( !\f1|qOut[2]~5_combout  & ( 
// (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & ((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & ((\f1|qOut[2]~6_combout ))) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & (\f1|qOut[2]~8_combout )))) ) ) 
// )

	.dataa(!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\f1|qOut[2]~8_combout ),
	.datac(!\f1|qOut[2]~6_combout ),
	.datad(!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\f1|qOut[2]~7_combout ),
	.dataf(!\f1|qOut[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[2]~9 .extended_lut = "off";
defparam \f1|qOut[2]~9 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \f1|qOut[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N0
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( \i1|currState.111~q  & ( (\i1|currState.000~q  & (!\i1|currState.101~q  & !\i1|currState.001~q )) ) )

	.dataa(!\i1|currState.000~q ),
	.datab(!\i1|currState.101~q ),
	.datac(!\i1|currState.001~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i1|currState.111~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h0000000040404040;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N21
cyclonev_lcell_comb \f1|qOut[2]~10 (
// Equation(s):
// \f1|qOut[2]~10_combout  = ( \Equal1~0_combout  & ( \Equal0~0_combout  & ( \f1|qOut[2]~1_combout  ) ) ) # ( !\Equal1~0_combout  & ( \Equal0~0_combout  & ( \f1|qOut[2]~1_combout  ) ) ) # ( \Equal1~0_combout  & ( !\Equal0~0_combout  & ( \f1|qOut[2]~2_combout 
//  ) ) ) # ( !\Equal1~0_combout  & ( !\Equal0~0_combout  & ( \f1|qOut[2]~9_combout  ) ) )

	.dataa(!\f1|qOut[2]~1_combout ),
	.datab(!\f1|qOut[2]~2_combout ),
	.datac(!\f1|qOut[2]~9_combout ),
	.datad(gnd),
	.datae(!\Equal1~0_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[2]~10 .extended_lut = "off";
defparam \f1|qOut[2]~10 .lut_mask = 64'h0F0F333355555555;
defparam \f1|qOut[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y11_N13
dffeas \VGA|controller|xCounter[4]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y11_N19
dffeas \VGA|controller|xCounter[6]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f1|qOut[2]~10_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\f1|xc [4],\f1|xc [3],\f1|xc [2],\f1|xc [1],\f1|xc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "start.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000C39DFF1F83DC01F1E00000000000000000000000C39C7F3FC7FC07F9F00000000000000000000000C39C0331E73C071C700000000000000000000000C39C3F00EE1C0E1C700000000000000000000000C39C7E3FEE1C0E1C700000000000000000000000C39CE77FEE1C0E1C700000000000000000000000C39CE730EE1C0E1C700000000000000000000000E79CE739C73C073C700000000000000000000000FF9DFE3FC7FC07F9F800000000000000000000007B9DFC0F03DC03F1F8000000000000000000000000000000001C0000700000000000000000000000001C0000001C0000700000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = "001C0000001C0000000000000000000000000000001C0000001C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000E000000000000000000000000000000000000001C000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = "000001C00000000000000000000000000000000001F001C0FC70C01E1E1F81C0300000000000000003F801E1FE78C03F3F3FC1C03000000000000000073C03E18F38C0717131E1C03000000000000000061C03E0071CC0707000E1C030000000000000000E1C0771FF1EC07C7C3FE1C030000000000000000E1C0773FF0EC01E1E7FE1C3F0000000000000000E1C07318707C0070730E1CFF0000000000000000E1C0E39CE07C0272739C3CE30000000000000000E1C0E39FE0EC03F3F3FCFDC30000000000000000E1C0E1C781CC03E3E0F0DDC3000000000000000073800000038C0000000001E300000000000000007F800000038C0000000000FF0000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = "0000000001F000000070C00000000007F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N33
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode126w [2] = ( \VGA|valid_160x120~0_combout  & ( \VGA|user_input_translator|Add0~1_sumout  & ( !\VGA|user_input_translator|Add0~5_sumout  ) ) )

	.dataa(!\VGA|user_input_translator|Add0~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|valid_160x120~0_combout ),
	.dataf(!\VGA|user_input_translator|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 64'h000000000000AAAA;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N39
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = ( \VGA|controller|controller_translator|Add1~5_sumout  & ( !\VGA|controller|controller_translator|Add1~1_sumout  ) )

	.dataa(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 64'h0000AAAA0000AAAA;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \f1|r4|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../YouLose.mif";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "fill:f1|quitRam:r4|altsyncram:altsyncram_component|altsyncram_6ro1:auto_generated|ALTSYNCRAM";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \f1|r4|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../YouLose.mif";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "fill:f1|quitRam:r4|altsyncram:altsyncram_component|altsyncram_6ro1:auto_generated|ALTSYNCRAM";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFF9809F3C3E1F078000000000FFFFFFFFFFFFFFFFF9FCCF399CCE738000000000FFFFFFFFFFFFFFFFFFFCCF33CDE6738000000000FFFFFFFFFFFFFFFFFFFCCF33CFE67F8000000000FFFFFFFFFFFFFFFFFFFCE033CFE71F8000000000FFFFFFFFFFFFFFFFFFC0CF33CFE7C78000000000FFFFFFFFFFFFFFFFF9FCCF33CFE7F38000000000FFFFFFFFFFFFFFFFF9FCCF33CDE6738000000000FFFFFFFFFFF";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFCCF399CCE738000000000FFFFFFFFFFFFFFFFFF80E03C3E1F078000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFE6027CF0F87C1CF343CCF38000000000FFFFFFFFE7F33CE67339CCF339CCF38000000000FFF";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFF33CCF3799CCF33CCCF38000000000FFFFFFFFFFF33CCF3F99FCF33CCCF38000000000FFFFFFFFFFF380CF3F9C7CF30CCCF38000000000FFFFFFFFFF033CCF3F9F1C03FCCC038000000000FFFFFFFFE7F33CCF3F9FCCF3FCCCF38000000000FFFFFFFFE7F33CCF3799CCF37CCCF38000000000FFFFFFFFFFF33CE67339CCF339CCF38000000000FFFFFFFFFE0380F0F87C1CF383CCF38000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \f1|r4|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../YouLose.mif";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "fill:f1|quitRam:r4|altsyncram:altsyncram_component|altsyncram_6ro1:auto_generated|ALTSYNCRAM";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \f1|r4|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../YouLose.mif";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "fill:f1|quitRam:r4|altsyncram:altsyncram_component|altsyncram_6ro1:auto_generated|ALTSYNCRAM";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N24
cyclonev_lcell_comb \f1|qOut[1]~11 (
// Equation(s):
// \f1|qOut[1]~11_combout  = ( \f1|r4|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \f1|r4|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1])) # (\f1|r4|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\f1|r4|altsyncram_component|auto_generated|ram_block1a4~portadataout ) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\f1|r4|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// \f1|r4|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & (((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\f1|r4|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & (((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & 
// \f1|r4|altsyncram_component|auto_generated|ram_block1a4~portadataout )))) ) ) ) # ( \f1|r4|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\f1|r4|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & (\f1|r4|altsyncram_component|auto_generated|ram_block1a7~portadataout  & (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1]))) # 
// (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & (((\f1|r4|altsyncram_component|auto_generated|ram_block1a4~portadataout ) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\f1|r4|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\f1|r4|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\f1|r4|altsyncram_component|auto_generated|ram_block1a7~portadataout  & (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1]))) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & \f1|r4|altsyncram_component|auto_generated|ram_block1a4~portadataout )))) ) ) )

	.dataa(!\f1|r4|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\f1|r4|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datae(!\f1|r4|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\f1|r4|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[1]~11 .extended_lut = "off";
defparam \f1|qOut[1]~11 .lut_mask = 64'h04340737C4F4C7F7;
defparam \f1|qOut[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \f1|r5|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../Start.mif";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "fill:f1|startRam:r5|altsyncram:altsyncram_component|altsyncram_4ko1:auto_generated|ALTSYNCRAM";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E00000000000000000000000000000000000000FF80000000000000000000000000000000000000E380000000000000000000000000000000000000C380";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \f1|r5|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../Start.mif";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "fill:f1|startRam:r5|altsyncram:altsyncram_component|altsyncram_4ko1:auto_generated|ALTSYNCRAM";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000E39CFF0F81DC01F1E00000000000000000000000E39C7F3FC3FC03F9F00000000000000000000000E39C0330E73C071C300000000000000000000000E39C3F00E71C071C300000000000000000000000E39C7F3FE71C060C300000000000000000000000E39C673FE71C060C300000000000000000000000E39CE338E71C071C300000000000000000000000E79C6738E73C071C3000000000000000000000007F9DFF1FC7FC03F9FC00000000000000000000007B9DFE0F83DC01F1FC000000000000000000000000000000001C0000300000000000000000000000001C0000001C0000300000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "001C0000001C0000000000000000000000000000001C0000001C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000E000000000000000000000000000000000000000E000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "000000C00000000000000000000000000000000001F001E07C70E01F1F0F81C0380000000000000003F801E1FE38E03F3F3FC1C03800000000000000071C01E1873CE0313130E1C03800000000000000071C03F0071CE0707000E1C03800000000000000071C03F1FF0EE03C3C3FE1C03800000000000000060C0731FF0EE01F1F3FE1C3F800000000000000060C0739C707E0070738E1CFF800000000000000060C0739C707E0232338E3CE3800000000000000070C0E1CFE0EE03F3F1FCFCE3800000000000000071C0E1C7C1CE01E1E0F8ECE3800000000000000071C0000001CE0000000000E380000000000000003F800000038E0000000000FF8000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "0000000001F000000070E00000000003F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \f1|r5|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../Start.mif";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "fill:f1|startRam:r5|altsyncram:altsyncram_component|altsyncram_4ko1:auto_generated|ALTSYNCRAM";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \f1|r5|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../Start.mif";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "fill:f1|startRam:r5|altsyncram:altsyncram_component|altsyncram_4ko1:auto_generated|ALTSYNCRAM";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N30
cyclonev_lcell_comb \f1|qOut[1]~12 (
// Equation(s):
// \f1|qOut[1]~12_combout  = ( \f1|r5|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \f1|r5|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1])) # (\f1|r5|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\f1|r5|altsyncram_component|auto_generated|ram_block1a4~portadataout ) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\f1|r5|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// \f1|r5|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & (((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\f1|r5|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & (((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & 
// \f1|r5|altsyncram_component|auto_generated|ram_block1a4~portadataout )))) ) ) ) # ( \f1|r5|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\f1|r5|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & (\f1|r5|altsyncram_component|auto_generated|ram_block1a7~portadataout  & (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1]))) # 
// (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & (((\f1|r5|altsyncram_component|auto_generated|ram_block1a4~portadataout ) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\f1|r5|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\f1|r5|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\f1|r5|altsyncram_component|auto_generated|ram_block1a7~portadataout  & (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1]))) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & \f1|r5|altsyncram_component|auto_generated|ram_block1a4~portadataout )))) ) ) )

	.dataa(!\f1|r5|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\f1|r5|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datae(!\f1|r5|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\f1|r5|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[1]~12 .extended_lut = "off";
defparam \f1|qOut[1]~12 .lut_mask = 64'h04340737C4F4C7F7;
defparam \f1|qOut[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \f1|r1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../PressIt.mif";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "fill:f1|pressitRam:r1|altsyncram:altsyncram_component|altsyncram_0ro1:auto_generated|ALTSYNCRAM";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \f1|r6|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r6|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "fill:f1|blackRam:r6|altsyncram:altsyncram_component|altsyncram_dgm1:auto_generated|ALTSYNCRAM";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \f1|r2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../KeyIt.mif";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "fill:f1|keyItRam:r2|altsyncram:altsyncram_component|altsyncram_sjo1:auto_generated|ALTSYNCRAM";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \f1|r3|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../ClickIt.mif";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "fill:f1|clickItRam:r3|altsyncram:altsyncram_component|altsyncram_ppo1:auto_generated|ALTSYNCRAM";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N42
cyclonev_lcell_comb \f1|qOut[1]~16 (
// Equation(s):
// \f1|qOut[1]~16_combout  = ( \f1|r2|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \f1|r3|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( ((!\f1|qOut[0]~3_combout  & 
// ((\f1|r6|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\f1|qOut[0]~3_combout  & (\f1|r1|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\f1|qOut[0]~4_combout ) ) ) ) # ( 
// !\f1|r2|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \f1|r3|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\f1|qOut[0]~4_combout  & ((!\f1|qOut[0]~3_combout  & 
// ((\f1|r6|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\f1|qOut[0]~3_combout  & (\f1|r1|altsyncram_component|auto_generated|ram_block1a10~portadataout )))) # (\f1|qOut[0]~4_combout  & (((!\f1|qOut[0]~3_combout )))) ) ) ) # ( 
// \f1|r2|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\f1|r3|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\f1|qOut[0]~4_combout  & ((!\f1|qOut[0]~3_combout  & 
// ((\f1|r6|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\f1|qOut[0]~3_combout  & (\f1|r1|altsyncram_component|auto_generated|ram_block1a10~portadataout )))) # (\f1|qOut[0]~4_combout  & (((\f1|qOut[0]~3_combout )))) ) ) ) # ( 
// !\f1|r2|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\f1|r3|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\f1|qOut[0]~4_combout  & ((!\f1|qOut[0]~3_combout  & 
// ((\f1|r6|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\f1|qOut[0]~3_combout  & (\f1|r1|altsyncram_component|auto_generated|ram_block1a10~portadataout )))) ) ) )

	.dataa(!\f1|r1|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(!\f1|r6|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datac(!\f1|qOut[0]~4_combout ),
	.datad(!\f1|qOut[0]~3_combout ),
	.datae(!\f1|r2|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\f1|r3|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[1]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[1]~16 .extended_lut = "off";
defparam \f1|qOut[1]~16 .lut_mask = 64'h3050305F3F503F5F;
defparam \f1|qOut[1]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \f1|r1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../PressIt.mif";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "fill:f1|pressitRam:r1|altsyncram:altsyncram_component|altsyncram_0ro1:auto_generated|ALTSYNCRAM";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC000000000000000000000000000000001FFFFFFFF8000000000000000000000000000003FFFFFFFFFFE0000000000000000000000000003FFFFFFFFFFFFE00000000000000000000000003FFFFFFFFFFFFFFC000000000000000000000001FFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFE00000000000000000000FFFFFF";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FF";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \f1|r6|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r6|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "fill:f1|blackRam:r6|altsyncram:altsyncram_component|altsyncram_dgm1:auto_generated|ALTSYNCRAM";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \f1|r2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../KeyIt.mif";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "fill:f1|keyItRam:r2|altsyncram:altsyncram_component|altsyncram_sjo1:auto_generated|ALTSYNCRAM";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC000000000000000000000000000000001FFFFFFFF8000000000000000000000000000003FFFFFFFFFFE0000000000000000000000000003FFFFFFFFFFFFE00000000000000000000000003FFFFFFFFFFFFFFC000000000000000000000001FFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFE00000000000000000000FFFFFF";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FF";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \f1|r3|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../ClickIt.mif";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "fill:f1|clickItRam:r3|altsyncram:altsyncram_component|altsyncram_ppo1:auto_generated|ALTSYNCRAM";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE000000000000000000000000000000000FFFFFFFF8000000000000000000000000000003FFFFFFFFFFE0000000000000000000000000003FFFFFFFFFFFFE00000000000000000000000001FFFFFFFFFFFFFFC000000000000000000000000FFFF";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFFFFF800000000000000000000007FFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003F";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000003FFF0FF0FE1FF8FC3C07F8600780FFFE0000";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00003FFF0FF0FE1FF87C3801F86007003FFE000000003FFF0FF0FE1FFC3C3000F86006001FFE000000007FFF0FF0FE1FFC3C3BF0787F877E0FFF000000007FFFFFF0FE1FFE1C3FF8787F87FF0FFF000000007FFF9FF0FE1FFF0C3FF8787F87FF0FFF000000007FFF8FF0FE1FFF0C3FFC387F87FF87FF000000007FFF8FF0FE1FFF843FFC387F87FF87FF000000007FFF8FF0FE1FFFC03FFC387F87FF87FF000000007FFF8FF0FE1FFFC03FFC387F87FF87FF000000007FFF0FF0FE1FFFC03FFC387F87FF87FF000000007FFF0FF0FE1FFF843FFC387F87FF87FF000000003FFF0FF0FE1FFF0C3FF8787F87FF0FFE000000003FFF0FF0FE1FFF1C3BF8787F877F";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N0
cyclonev_lcell_comb \f1|qOut[1]~14 (
// Equation(s):
// \f1|qOut[1]~14_combout  = ( \f1|r2|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \f1|r3|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( ((!\f1|qOut[0]~3_combout  & 
// ((\f1|r6|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\f1|qOut[0]~3_combout  & (\f1|r1|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\f1|qOut[0]~4_combout ) ) ) ) # ( 
// !\f1|r2|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \f1|r3|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\f1|qOut[0]~4_combout  & ((!\f1|qOut[0]~3_combout  & 
// ((\f1|r6|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\f1|qOut[0]~3_combout  & (\f1|r1|altsyncram_component|auto_generated|ram_block1a4~portadataout )))) # (\f1|qOut[0]~4_combout  & (((!\f1|qOut[0]~3_combout )))) ) ) ) # ( 
// \f1|r2|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( !\f1|r3|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\f1|qOut[0]~4_combout  & ((!\f1|qOut[0]~3_combout  & 
// ((\f1|r6|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\f1|qOut[0]~3_combout  & (\f1|r1|altsyncram_component|auto_generated|ram_block1a4~portadataout )))) # (\f1|qOut[0]~4_combout  & (((\f1|qOut[0]~3_combout )))) ) ) ) # ( 
// !\f1|r2|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( !\f1|r3|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\f1|qOut[0]~4_combout  & ((!\f1|qOut[0]~3_combout  & 
// ((\f1|r6|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\f1|qOut[0]~3_combout  & (\f1|r1|altsyncram_component|auto_generated|ram_block1a4~portadataout )))) ) ) )

	.dataa(!\f1|r1|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(!\f1|r6|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datac(!\f1|qOut[0]~4_combout ),
	.datad(!\f1|qOut[0]~3_combout ),
	.datae(!\f1|r2|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\f1|r3|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[1]~14 .extended_lut = "off";
defparam \f1|qOut[1]~14 .lut_mask = 64'h3050305F3F503F5F;
defparam \f1|qOut[1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \f1|r2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../KeyIt.mif";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "fill:f1|keyItRam:r2|altsyncram:altsyncram_component|altsyncram_sjo1:auto_generated|ALTSYNCRAM";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \f1|r3|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../ClickIt.mif";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "fill:f1|clickItRam:r3|altsyncram:altsyncram_component|altsyncram_ppo1:auto_generated|ALTSYNCRAM";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \f1|r6|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r6|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "fill:f1|blackRam:r6|altsyncram:altsyncram_component|altsyncram_dgm1:auto_generated|ALTSYNCRAM";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \f1|r1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../PressIt.mif";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "fill:f1|pressitRam:r1|altsyncram:altsyncram_component|altsyncram_0ro1:auto_generated|ALTSYNCRAM";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N6
cyclonev_lcell_comb \f1|qOut[1]~15 (
// Equation(s):
// \f1|qOut[1]~15_combout  = ( \f1|r6|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \f1|r1|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\f1|qOut[0]~4_combout ) # ((!\f1|qOut[0]~3_combout  & 
// ((\f1|r3|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\f1|qOut[0]~3_combout  & (\f1|r2|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) ) ) ) # ( 
// !\f1|r6|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \f1|r1|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\f1|qOut[0]~4_combout  & (((\f1|qOut[0]~3_combout )))) # (\f1|qOut[0]~4_combout  & 
// ((!\f1|qOut[0]~3_combout  & ((\f1|r3|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\f1|qOut[0]~3_combout  & (\f1|r2|altsyncram_component|auto_generated|ram_block1a7~portadataout )))) ) ) ) # ( 
// \f1|r6|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\f1|r1|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\f1|qOut[0]~4_combout  & (((!\f1|qOut[0]~3_combout )))) # (\f1|qOut[0]~4_combout  & 
// ((!\f1|qOut[0]~3_combout  & ((\f1|r3|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\f1|qOut[0]~3_combout  & (\f1|r2|altsyncram_component|auto_generated|ram_block1a7~portadataout )))) ) ) ) # ( 
// !\f1|r6|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\f1|r1|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (\f1|qOut[0]~4_combout  & ((!\f1|qOut[0]~3_combout  & 
// ((\f1|r3|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\f1|qOut[0]~3_combout  & (\f1|r2|altsyncram_component|auto_generated|ram_block1a7~portadataout )))) ) ) )

	.dataa(!\f1|r2|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(!\f1|r3|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datac(!\f1|qOut[0]~4_combout ),
	.datad(!\f1|qOut[0]~3_combout ),
	.datae(!\f1|r6|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\f1|r1|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[1]~15 .extended_lut = "off";
defparam \f1|qOut[1]~15 .lut_mask = 64'h0305F30503F5F3F5;
defparam \f1|qOut[1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \f1|r3|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../ClickIt.mif";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "fill:f1|clickItRam:r3|altsyncram:altsyncram_component|altsyncram_ppo1:auto_generated|ALTSYNCRAM";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "0FFE000000003FFF0FF0FE1FFE1C39F0F87F873E1FFE000000003FFF0E00061FFC3C3800F87F87001FFC000000001FFF0E00061FF87C3803F87F87007FFC000000001FFF0E00061FF87C3E07F87F87C0FFFC000000000FFF0FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFF0FFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFF";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFF00000000000000000000000FFFF";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FFFFFFFFFFFF8000000000000000000000001FFFFFFFFFFFFFFC00000000000000000000000003FFFFFFFFFFFFE0000000000000000000000000003FFFFFFFFFFE000000000000000000000000000000FFFFFFFF8000000000000000000000000000000001FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \f1|r2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../KeyIt.mif";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "fill:f1|keyItRam:r2|altsyncram:altsyncram_component|altsyncram_sjo1:auto_generated|ALTSYNCRAM";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FFFFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFF";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFF";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FFFFFFFFFFFFFF800000000000000000003FFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFF00000000000000000000000FFFFFFFFFFFFFFFF8000000000000000000000001FFFFFFFFFFFFFFC00000000000000000000000003FFFFFFFFFFFFE0000000000000000000000000003FFFFFFFFFFE000000000000000000000000000000FFFFFFFF8000000000000000000000000000000001FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \f1|r6|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r6|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "fill:f1|blackRam:r6|altsyncram:altsyncram_component|altsyncram_dgm1:auto_generated|ALTSYNCRAM";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \f1|r1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../PressIt.mif";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "fill:f1|pressitRam:r1|altsyncram:altsyncram_component|altsyncram_0ro1:auto_generated|ALTSYNCRAM";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FFFFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFF";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFF";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FFFFFFFFFFFFFF800000000000000000003FFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFF00000000000000000000000FFFFFFFFFFFFFFFF8000000000000000000000001FFFFFFFFFFFFFFC00000000000000000000000003FFFFFFFFFFFFE0000000000000000000000000003FFFFFFFFFFE000000000000000000000000000000FFFFFFFF8000000000000000000000000000000001FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N24
cyclonev_lcell_comb \f1|qOut[1]~13 (
// Equation(s):
// \f1|qOut[1]~13_combout  = ( \f1|r6|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \f1|r1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\f1|qOut[0]~4_combout ) # ((!\f1|qOut[0]~3_combout  & 
// (\f1|r3|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\f1|qOut[0]~3_combout  & ((\f1|r2|altsyncram_component|auto_generated|ram_block1a1~portadataout )))) ) ) ) # ( 
// !\f1|r6|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \f1|r1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\f1|qOut[0]~4_combout  & (((\f1|qOut[0]~3_combout )))) # (\f1|qOut[0]~4_combout  & 
// ((!\f1|qOut[0]~3_combout  & (\f1|r3|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\f1|qOut[0]~3_combout  & ((\f1|r2|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))) ) ) ) # ( 
// \f1|r6|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\f1|r1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\f1|qOut[0]~4_combout  & (((!\f1|qOut[0]~3_combout )))) # (\f1|qOut[0]~4_combout  & 
// ((!\f1|qOut[0]~3_combout  & (\f1|r3|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\f1|qOut[0]~3_combout  & ((\f1|r2|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))) ) ) ) # ( 
// !\f1|r6|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\f1|r1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (\f1|qOut[0]~4_combout  & ((!\f1|qOut[0]~3_combout  & 
// (\f1|r3|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\f1|qOut[0]~3_combout  & ((\f1|r2|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))) ) ) )

	.dataa(!\f1|qOut[0]~4_combout ),
	.datab(!\f1|r3|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(!\f1|r2|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(!\f1|qOut[0]~3_combout ),
	.datae(!\f1|r6|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\f1|r1|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[1]~13 .extended_lut = "off";
defparam \f1|qOut[1]~13 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \f1|qOut[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N48
cyclonev_lcell_comb \f1|qOut[1]~17 (
// Equation(s):
// \f1|qOut[1]~17_combout  = ( \f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & ( \f1|qOut[1]~13_combout  & ( (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & ((\f1|qOut[1]~15_combout ))) # 
// (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & (\f1|qOut[1]~16_combout )) ) ) ) # ( !\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & ( \f1|qOut[1]~13_combout  & ( (!\f1|r6|altsyncram_component|auto_generated|address_reg_a 
// [0]) # (\f1|qOut[1]~14_combout ) ) ) ) # ( \f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & ( !\f1|qOut[1]~13_combout  & ( (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & ((\f1|qOut[1]~15_combout ))) # 
// (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & (\f1|qOut[1]~16_combout )) ) ) ) # ( !\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & ( !\f1|qOut[1]~13_combout  & ( (\f1|r6|altsyncram_component|auto_generated|address_reg_a 
// [0] & \f1|qOut[1]~14_combout ) ) ) )

	.dataa(!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\f1|qOut[1]~16_combout ),
	.datac(!\f1|qOut[1]~14_combout ),
	.datad(!\f1|qOut[1]~15_combout ),
	.datae(!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\f1|qOut[1]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[1]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[1]~17 .extended_lut = "off";
defparam \f1|qOut[1]~17 .lut_mask = 64'h050511BBAFAF11BB;
defparam \f1|qOut[1]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N39
cyclonev_lcell_comb \f1|qOut[1]~18 (
// Equation(s):
// \f1|qOut[1]~18_combout  = ( \f1|qOut[1]~17_combout  & ( \Equal0~0_combout  & ( \f1|qOut[1]~11_combout  ) ) ) # ( !\f1|qOut[1]~17_combout  & ( \Equal0~0_combout  & ( \f1|qOut[1]~11_combout  ) ) ) # ( \f1|qOut[1]~17_combout  & ( !\Equal0~0_combout  & ( 
// (!\Equal1~0_combout ) # (\f1|qOut[1]~12_combout ) ) ) ) # ( !\f1|qOut[1]~17_combout  & ( !\Equal0~0_combout  & ( (\f1|qOut[1]~12_combout  & \Equal1~0_combout ) ) ) )

	.dataa(!\f1|qOut[1]~11_combout ),
	.datab(gnd),
	.datac(!\f1|qOut[1]~12_combout ),
	.datad(!\Equal1~0_combout ),
	.datae(!\f1|qOut[1]~17_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[1]~18 .extended_lut = "off";
defparam \f1|qOut[1]~18 .lut_mask = 64'h000FFF0F55555555;
defparam \f1|qOut[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f1|qOut[2]~10_combout ,\f1|qOut[1]~18_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,\VGA|user_input_translator|Add0~13_sumout ,
\VGA|user_input_translator|Add0~9_sumout ,\f1|xc [4],\f1|xc [3],\f1|xc [2],\f1|xc [1],\f1|xc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],
\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "start.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002FFC0000000000000000000000000000000000000000000000000000000000000000000000000000FFFF4000000000000000000000000000000000000000000000000000000000000000000000000002F40F4000000000000000000000000000000000000000000000000000000000000000000000000002F00F4000";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode105w [2] = ( \VGA|valid_160x120~0_combout  & ( !\VGA|user_input_translator|Add0~1_sumout  & ( !\VGA|user_input_translator|Add0~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|user_input_translator|Add0~5_sumout ),
	.datad(gnd),
	.datae(!\VGA|valid_160x120~0_combout ),
	.dataf(!\VGA|user_input_translator|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 64'h0000F0F000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N45
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = ( !\VGA|controller|controller_translator|Add1~1_sumout  & ( !\VGA|controller|controller_translator|Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 64'hFF00FF0000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f1|qOut[2]~10_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\f1|xc [4],\f1|xc [3],\f1|xc [2],\f1|xc [1],\f1|xc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "start.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N33
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout  = ( \VGA|controller|controller_translator|Add1~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N35
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N38
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N56
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N32
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a8  ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout )) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 64'h0F550F5533333333;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f1|qOut[1]~18_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\f1|xc [4],\f1|xc [3],\f1|xc [2],\f1|xc [1],\f1|xc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "start.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f1|qOut[1]~18_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\f1|xc [4],\f1|xc [3],\f1|xc [2],\f1|xc [1],\f1|xc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "start.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000E39CFF0F81DC01F1E00000000000000000000000E39C7F3FC3FC03F9F00000000000000000000000E39C0330E73C071C300000000000000000000000E39C3F00E71C071C300000000000000000000000E39C7F3FE71C060C300000000000000000000000E39C673FE71C060C300000000000000000000000E39CE338E71C071C300000000000000000000000E79C6738E73C071C3000000000000000000000007F9DFF1FC7FC03F9FC00000000000000000000007B9DFE0F83DC01F1FC000000000000000000000000000000001C0000300000000000000000000000001C0000001C0000300000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = "001C0000001C0000000000000000000000000000001C0000001C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000E000000000000000000000000000000000000000E000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = "000000C00000000000000000000000000000000001F001E07C70E01F1F0F81C0380000000000000003F801E1FE38E03F3F3FC1C03800000000000000071C01E1873CE0313130E1C03800000000000000071C03F0071CE0707000E1C03800000000000000071C03F1FF0EE03C3C3FE1C03800000000000000060C0731FF0EE01F1F3FE1C3F800000000000000060C0739C707E0070738E1CFF800000000000000060C0739C707E0232338E3CE3800000000000000070C0E1CFE0EE03F3F1FCFCE3800000000000000071C0E1C7C1CE01E1E0F8ECE3800000000000000071C0000001CE0000000000E380000000000000003F800000038E0000000000FF8000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = "0000000001F000000070E00000000003F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ))))) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \f1|r5|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../Start.mif";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "fill:f1|startRam:r5|altsyncram:altsyncram_component|altsyncram_4ko1:auto_generated|ALTSYNCRAM";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F00000000000000000000000000000000000000FF80000000000000000000000000000000000000E380000000000000000000000000000000000000E380";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \f1|r5|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../Start.mif";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "fill:f1|startRam:r5|altsyncram:altsyncram_component|altsyncram_4ko1:auto_generated|ALTSYNCRAM";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81C000000000000000000000000000000000000381C000000000000000000000000000000000000381C000000000000000000000000000000000000381C000000000000000000000000000000000000381C0000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000381C000000000000000000000000000000000000381C000000000000000000000000000000000000381C000000000000000000000000000000000000381C000000000000000000000000000000000000381C000000000000000000000000000000000000381C0000F03C01FFF80078003F8001E07FF3FF00381C0000F03C01FFF8007800FFC001E07FF3FF00381C0000F01E01DFF8007801FFE001E07FF3FF00381C0000F01E03C038007801E0C001E000700700381C0000F01FFFC038007803C00001E000700700381C0000F00FFF8038007803C00001E000700700381C0000F00FFF80380FF803E00001E000700700381C0000F00F078038";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "3FF801F80001E000700700381C0001F8078700387FF801FE0001E01FF00700381C0003F8078F0038787800FF8001E03FF00700381C0003FC078F0038F078003FC001E01FF00700381C0007BC03CE0038F0780007C001E000700700381C00079E03DE0038F0780003C701E000700700381C000F1E01DE0038F0780003C701E000700700381C000F0F01FC0038F8780183C701E000700700381C001E0F01FC00387FF801FFC73FFF3FF00700381C001E0F80F800383FF801FF873FFF7FF00700381C003E0780F800381FF000FE073FFF3FF00700381C000000000000000000000007000000000000381C000000000000000000000007800000000000381C000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000381C000000000000000000000000000000000000381C000000000000000000000000000000000000381C000000000000000000000000000000000000381C000000000000000000000000000000000000381C000000000000000000000000000000000000381C000000000000000000000000000000000000381C000000000000000000000000000000000000381C000000000000000000000000000000000000381FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \f1|r5|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../Start.mif";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "fill:f1|startRam:r5|altsyncram:altsyncram_component|altsyncram_4ko1:auto_generated|ALTSYNCRAM";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000E39CFF0F81EC01F0F00000000000000000000000E39C7F9FE3FC03FCF00000000000000000000000E39C0390E79C079C380000000000000000000000E39C3F00671C070E380000000000000000000000E39C7F3FF71C070E380000000000000000000000E39C733FF71C070E380000000000000000000000E39C63B8671C070E380000000000000000000000739C7318E71C071C3800000000000000000000007F9CFF1FC3FC03FCFC00000000000000000000003D9CFE0F81FC01F0FC000000000000000000000000000000001C0000380000000000000000000000001C0000001C0000380000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "001C0000001C0000000000000000000000000000001C0000001C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000E000000000000000000000000000000000000000E000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "000000E00000000000000000000000000000000001F000E07C38E01F1F0F80C0380000000000000003FC01E0FF38E03FBF9FE0C03800000000000000039C01F0871CE039B990E0C03800000000000000070E03F0031EE038380060C03800000000000000070E03B1FF8EE03E3E3FF0C03800000000000000070E03B9FF87E01F1F3FF0C3F800000000000000070E0739C307E00383B861C7F800000000000000070E071CC707E023A398E1CF3800000000000000070E071CFE06E03F3F1FCFCE3800000000000000070C061C7C0EE01E1E0F8ECE3800000000000000079C0000001CE0000000000E380000000000000003F800000038E00000000007F8000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "0000000001F000000038E00000000003F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \f1|r5|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../Start.mif";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "fill:f1|startRam:r5|altsyncram:altsyncram_component|altsyncram_4ko1:auto_generated|ALTSYNCRAM";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r5|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N48
cyclonev_lcell_comb \f1|qOut[0]~20 (
// Equation(s):
// \f1|qOut[0]~20_combout  = ( \f1|r5|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \f1|r5|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( ((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\f1|r5|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & (\f1|r5|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # 
// (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\f1|r5|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \f1|r5|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & ((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & ((\f1|r5|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # 
// (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & (\f1|r5|altsyncram_component|auto_generated|ram_block1a6~portadataout )))) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\f1|r6|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \f1|r5|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\f1|r5|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & ((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & ((\f1|r5|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # 
// (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & (\f1|r5|altsyncram_component|auto_generated|ram_block1a6~portadataout )))) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\f1|r5|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\f1|r5|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & ((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & ((\f1|r5|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # 
// (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & (\f1|r5|altsyncram_component|auto_generated|ram_block1a6~portadataout )))) ) ) )

	.dataa(!\f1|r5|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\f1|r5|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\f1|r5|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\f1|r5|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[0]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[0]~20 .extended_lut = "off";
defparam \f1|qOut[0]~20 .lut_mask = 64'h0C443F440C773F77;
defparam \f1|qOut[0]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \f1|r4|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../YouLose.mif";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "fill:f1|quitRam:r4|altsyncram:altsyncram_component|altsyncram_6ro1:auto_generated|ALTSYNCRAM";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFF";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFF";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \f1|r4|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../YouLose.mif";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "fill:f1|quitRam:r4|altsyncram:altsyncram_component|altsyncram_6ro1:auto_generated|ALTSYNCRAM";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \f1|r4|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../YouLose.mif";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "fill:f1|quitRam:r4|altsyncram:altsyncram_component|altsyncram_6ro1:auto_generated|ALTSYNCRAM";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E1FFC0FF00FF03FF0003F8007F800F8000000001E1FFC3FF83FFC3FF000FFE01FFE00F8000000001E1FFC7FFC7FFE3FF001FFF03FFF00F8000000001E003C7C18FC3F00F003F1F87E1F80F80000000000003C7800F81F80F003E0F87C0FC0F8000000001E003C7801F00F80F003C078F807C0F8000000001E003C7C01F00F80F003C078F807C0F8000000001E003C7F01F00F80F003C078F807C0F8000000001E0FFC3FC1F00F80F003";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "C078F807C1FC000000001E0FFC1FF1F00F80F003C078F807C1FC000000001E0FFC07F9F00F80F003C078F807C3FE000000001E003C01F9F00F80F003C078F807C3DE000000001E003C00F9F00F80F003C078F807C7DF000000001E003C0079F81F00F003C078FC0F879F000000001E003C30F8FC3F00F003C0787E1F8F8F800000001E1FFC3FF87FFE00F003C0783FFF0F0F800000001E1FFC3FF03FFC00F003C0781FFE1F07C00000001E1FFC1FC00FF000F003C07807F81F07C00000001E000000000000000000000000000000000000001E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \f1|r4|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../YouLose.mif";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "fill:f1|quitRam:r4|altsyncram:altsyncram_component|altsyncram_6ro1:auto_generated|ALTSYNCRAM";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r4|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N42
cyclonev_lcell_comb \f1|qOut[0]~19 (
// Equation(s):
// \f1|qOut[0]~19_combout  = ( \f1|r4|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \f1|r4|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1]) # (\f1|r4|altsyncram_component|auto_generated|ram_block1a6~portadataout )))) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\f1|r6|altsyncram_component|auto_generated|address_reg_a [1])) # (\f1|r4|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) ) ) ) # ( !\f1|r4|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// \f1|r4|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & (((\f1|r4|altsyncram_component|auto_generated|ram_block1a6~portadataout  & 
// \f1|r6|altsyncram_component|auto_generated|address_reg_a [1])))) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & (((\f1|r6|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\f1|r4|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) ) ) ) # ( \f1|r4|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\f1|r4|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & (((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1]) # (\f1|r4|altsyncram_component|auto_generated|ram_block1a6~portadataout )))) # 
// (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & (\f1|r4|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\f1|r4|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\f1|r4|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\f1|r4|altsyncram_component|auto_generated|ram_block1a6~portadataout  & \f1|r6|altsyncram_component|auto_generated|address_reg_a [1])))) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\f1|r4|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\f1|r4|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\f1|r4|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\f1|r4|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\f1|r4|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[0]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[0]~19 .extended_lut = "off";
defparam \f1|qOut[0]~19 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \f1|qOut[0]~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \f1|r2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../KeyIt.mif";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "fill:f1|keyItRam:r2|altsyncram:altsyncram_component|altsyncram_sjo1:auto_generated|ALTSYNCRAM";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC000000000000000000000000000000001FFFFFFFF8000000000000000000000000000003FFFFFFFFFFE0000000000000000000000000003FFFFFFFFFFFFE00000000000000000000000003FFFFFFFFFFFFFFC000000000000000000000001FFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFE00000000000000000000FFFFFF";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FF";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \f1|r2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../KeyIt.mif";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "fill:f1|keyItRam:r2|altsyncram:altsyncram_component|altsyncram_sjo1:auto_generated|ALTSYNCRAM";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \f1|r2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../KeyIt.mif";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "fill:f1|keyItRam:r2|altsyncram:altsyncram_component|altsyncram_sjo1:auto_generated|ALTSYNCRAM";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FFFFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFF";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFF";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFF800000000000000000003FFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFF00000000000000000000000FFFFFFFFFFFFFFFF8000000000000000000000001FFFFFFFFFFFFFFC00000000000000000000000003FFFFFFFFFFFFE0000000000000000000000000003FFFFFFFFFFE000000000000000000000000000000FFFFFFFF8000000000000000000000000000000001FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \f1|r2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../KeyIt.mif";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "fill:f1|keyItRam:r2|altsyncram:altsyncram_component|altsyncram_sjo1:auto_generated|ALTSYNCRAM";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r2|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N51
cyclonev_lcell_comb \f1|qOut[0]~22 (
// Equation(s):
// \f1|qOut[0]~22_combout  = ( \f1|r2|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \f1|r2|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & (\f1|r2|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\f1|r2|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) ) ) ) # ( !\f1|r2|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \f1|r2|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & (((\f1|r6|altsyncram_component|auto_generated|address_reg_a [1])))) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & (\f1|r2|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\f1|r2|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))) ) ) ) # ( \f1|r2|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\f1|r2|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & (((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1])))) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & (\f1|r2|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\f1|r2|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))) ) ) ) # ( !\f1|r2|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\f1|r2|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & ((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & (\f1|r2|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # 
// (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & ((\f1|r2|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))) ) ) )

	.dataa(!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\f1|r2|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\f1|r2|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datae(!\f1|r2|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\f1|r2|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[0]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[0]~22 .extended_lut = "off";
defparam \f1|qOut[0]~22 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \f1|qOut[0]~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \f1|r6|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "fill:f1|blackRam:r6|altsyncram:altsyncram_component|altsyncram_dgm1:auto_generated|ALTSYNCRAM";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \f1|r6|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r6|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "fill:f1|blackRam:r6|altsyncram:altsyncram_component|altsyncram_dgm1:auto_generated|ALTSYNCRAM";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \f1|r6|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r6|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "fill:f1|blackRam:r6|altsyncram:altsyncram_component|altsyncram_dgm1:auto_generated|ALTSYNCRAM";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \f1|r6|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "fill:f1|blackRam:r6|altsyncram:altsyncram_component|altsyncram_dgm1:auto_generated|ALTSYNCRAM";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \f1|r6|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N54
cyclonev_lcell_comb \f1|qOut[0]~23 (
// Equation(s):
// \f1|qOut[0]~23_combout  = ( \f1|r6|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \f1|r6|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & (\f1|r6|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\f1|r6|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) ) ) ) # ( !\f1|r6|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \f1|r6|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & (((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0])) # (\f1|r6|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # 
// (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & (((\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & \f1|r6|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) ) ) ) # ( 
// \f1|r6|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( !\f1|r6|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\f1|r6|altsyncram_component|auto_generated|ram_block1a3~portadataout  & (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0]))) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0]) # (\f1|r6|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) ) ) ) # ( !\f1|r6|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// !\f1|r6|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & ((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\f1|r6|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & ((\f1|r6|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))) ) ) )

	.dataa(!\f1|r6|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\f1|r6|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datae(!\f1|r6|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\f1|r6|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[0]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[0]~23 .extended_lut = "off";
defparam \f1|qOut[0]~23 .lut_mask = 64'h04073437C4C7F4F7;
defparam \f1|qOut[0]~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \f1|r3|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../ClickIt.mif";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "fill:f1|clickItRam:r3|altsyncram:altsyncram_component|altsyncram_ppo1:auto_generated|ALTSYNCRAM";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \f1|r3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../ClickIt.mif";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "fill:f1|clickItRam:r3|altsyncram:altsyncram_component|altsyncram_ppo1:auto_generated|ALTSYNCRAM";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "0FFE000000003FFF8FF8FF1FFE1E39F07C7FC73E0FFE000000003FFF8F00071FFC3E3800FC7FC7001FFC000000001FFF8E00071FFC3E3C01FC7FC7803FFC000000001FFF8F00071FF87E3E07FC7FC7C0FFFC000000000FFF8FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFF8FFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFF";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFF00000000000000000000000FFFF";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFF8000000000000000000000001FFFFFFFFFFFFFFC00000000000000000000000003FFFFFFFFFFFFE0000000000000000000000000003FFFFFFFFFFE000000000000000000000000000000FFFFFFFF8000000000000000000000000000000001FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \f1|r3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../ClickIt.mif";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "fill:f1|clickItRam:r3|altsyncram:altsyncram_component|altsyncram_ppo1:auto_generated|ALTSYNCRAM";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE000000000000000000000000000000000FFFFFFFF8000000000000000000000000000003FFFFFFFFFFE0000000000000000000000000003FFFFFFFFFFFFE00000000000000000000000001FFFFFFFFFFFFFFC000000000000000000000000FFFF";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFF800000000000000000000007FFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003F";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000003FFF8FF8FF1FF87E3C07FC700780FFFE0000";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00003FFF0FF8FF1FF87E3801FC6007003FFE000000003FFF0FF8FF1FFC3E3800FC7007001FFE000000007FFF8FF8FF1FFE1E3BF07C7FC77E0FFF000000007FFFFFF8FF1FFE1E3FF87C7FC7FF0FFF000000007FFF8FF8FF1FFF0E3FFC3C7FC7FF87FF000000007FFF8FF8FF1FFF863FFC3C7FC7FF87FF000000007FFF8FF8FF1FFF863FFC3C7FC7FF87FF000000007FFF8FF8FF1FFFC03FFC3C7FC7FF87FF000000007FFF8FF8FF1FFFE03FFC3C7FC7FF87FF000000007FFF8FF8FF1FFFC23FFC3C7FC7FF87FF000000007FFF8FF8FF1FFF863FFC3C7FC7FF87FF000000003FFF8FF8FF1FFF863FFC3C7FC7FF87FE000000003FFF8FF8FF1FFF0E3BF87C7FC77F";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \f1|r3|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../ClickIt.mif";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "fill:f1|clickItRam:r3|altsyncram:altsyncram_component|altsyncram_ppo1:auto_generated|ALTSYNCRAM";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r3|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N42
cyclonev_lcell_comb \f1|qOut[0]~21 (
// Equation(s):
// \f1|qOut[0]~21_combout  = ( \f1|r3|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \f1|r3|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( ((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\f1|r3|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & (\f1|r3|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # 
// (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\f1|r3|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \f1|r3|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & ((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & ((\f1|r3|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # 
// (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & (\f1|r3|altsyncram_component|auto_generated|ram_block1a6~portadataout )))) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1])) ) ) ) # ( \f1|r3|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\f1|r3|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & ((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & ((\f1|r3|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # 
// (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & (\f1|r3|altsyncram_component|auto_generated|ram_block1a6~portadataout )))) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1])) ) ) ) # ( !\f1|r3|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\f1|r3|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & ((!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & ((\f1|r3|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # 
// (\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & (\f1|r3|altsyncram_component|auto_generated|ram_block1a6~portadataout )))) ) ) )

	.dataa(!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\f1|r3|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(!\f1|r3|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datae(!\f1|r3|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\f1|r3|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[0]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[0]~21 .extended_lut = "off";
defparam \f1|qOut[0]~21 .lut_mask = 64'h028A46CE139B57DF;
defparam \f1|qOut[0]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \f1|r1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../PressIt.mif";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "fill:f1|pressitRam:r1|altsyncram:altsyncram_component|altsyncram_0ro1:auto_generated|ALTSYNCRAM";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "F8FE000000003FFC7FC7F8FFE7C39F0FFC783C7878FE000000003FFC780038FFE007801E007C007800FC000000001FFC700038FFE007801E007C007C00FC000000001FFC780038FFF81FE07E007F007F00FC000000000FFC7FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFC7FFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFF";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFF00000000000000000000000FFFF";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFF8000000000000000000000001FFFFFFFFFFFFFFC00000000000000000000000003FFFFFFFFFFFFE0000000000000000000000000003FFFFFFFFFFE000000000000000000000000000000FFFFFFFF8000000000000000000000000000000001FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \f1|r1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../PressIt.mif";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "fill:f1|pressitRam:r1|altsyncram:altsyncram_component|altsyncram_0ro1:auto_generated|ALTSYNCRAM";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFE000000000000000000000000000000000FFFFFFFF8000000000000000000000000000003FFFFFFFFFFE0000000000000000000000000003FFFFFFFFFFFFE00000000000000000000000001FFFFFFFFFFFFFFC000000000000000000000000FFFF";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFF800000000000000000000007FFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003F";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000003FFC7FC7F8FFFC07F01E0070FC7FF8FE0000";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00003FF87FC7F8FFF003C00E0070FC7FF8FE000000003FF87FC7F8FFE003800E00787C7FF8FE000000007FFC7FC7F8FFE1F387CFFC787C7FF8FF000000007FFFFFC7F8FFC3FF0FFFFC7C3C7FF8FF000000007FFC7FC7F8FFC3FF0FFFFC7C3C7FF8FF000000007FFC7FC7F8FFC1FF07FFFC7E1C7F00FF000000007FFC7FC7F8FFE07F81FFFC7F007C00FF000000007FFC7FC7F8FFE01F807F007F007800FF000000007FFC7FC7F8FFF80FE03F007C007878FF000000007FFC7FC7F8FFFE07F81F007C3C70F8FF000000007FFC7FC7F8FFFF83FE0FFC787C70F8FF000000003FFC7FC7F8FFFFC3FF0FFC787C70F8FE000000003FFC7FC7F8FFFFC3FF0FFC787C70";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \f1|r1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../PressIt.mif";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "fill:f1|pressitRam:r1|altsyncram:altsyncram_component|altsyncram_0ro1:auto_generated|ALTSYNCRAM";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \f1|r1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\f1|addr [12],\f1|addr [11],\f1|addr [10],\f1|addr [9],\f1|addr [8],\f1|addr [7],\f1|addr [6],\f1|addr [5],\f1|addr [4],\f1|addr [3],\f1|addr [2],\f1|addr [1],\f1|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\f1|r1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../PressIt.mif";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "fill:f1|pressitRam:r1|altsyncram:altsyncram_component|altsyncram_0ro1:auto_generated|ALTSYNCRAM";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \f1|r1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N3
cyclonev_lcell_comb \f1|qOut[0]~24 (
// Equation(s):
// \f1|qOut[0]~24_combout  = ( \f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & ( \f1|r1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\f1|r1|altsyncram_component|auto_generated|ram_block1a9~portadataout ) ) ) ) # ( !\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & ( \f1|r1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & (\f1|r1|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\f1|r1|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) ) ) ) # ( \f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & ( !\f1|r1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & \f1|r1|altsyncram_component|auto_generated|ram_block1a9~portadataout ) ) ) ) # ( !\f1|r6|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\f1|r1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & (\f1|r1|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # 
// (\f1|r6|altsyncram_component|auto_generated|address_reg_a [0] & ((\f1|r1|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) ) ) )

	.dataa(!\f1|r6|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\f1|r1|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(!\f1|r1|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(!\f1|r1|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datae(!\f1|r6|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\f1|r1|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[0]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[0]~24 .extended_lut = "off";
defparam \f1|qOut[0]~24 .lut_mask = 64'h272700552727AAFF;
defparam \f1|qOut[0]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N6
cyclonev_lcell_comb \f1|qOut[0]~25 (
// Equation(s):
// \f1|qOut[0]~25_combout  = ( \f1|qOut[0]~24_combout  & ( \f1|qOut[0]~3_combout  & ( (!\f1|qOut[0]~4_combout ) # (\f1|qOut[0]~22_combout ) ) ) ) # ( !\f1|qOut[0]~24_combout  & ( \f1|qOut[0]~3_combout  & ( (\f1|qOut[0]~22_combout  & \f1|qOut[0]~4_combout ) ) 
// ) ) # ( \f1|qOut[0]~24_combout  & ( !\f1|qOut[0]~3_combout  & ( (!\f1|qOut[0]~4_combout  & (\f1|qOut[0]~23_combout )) # (\f1|qOut[0]~4_combout  & ((\f1|qOut[0]~21_combout ))) ) ) ) # ( !\f1|qOut[0]~24_combout  & ( !\f1|qOut[0]~3_combout  & ( 
// (!\f1|qOut[0]~4_combout  & (\f1|qOut[0]~23_combout )) # (\f1|qOut[0]~4_combout  & ((\f1|qOut[0]~21_combout ))) ) ) )

	.dataa(!\f1|qOut[0]~22_combout ),
	.datab(!\f1|qOut[0]~4_combout ),
	.datac(!\f1|qOut[0]~23_combout ),
	.datad(!\f1|qOut[0]~21_combout ),
	.datae(!\f1|qOut[0]~24_combout ),
	.dataf(!\f1|qOut[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[0]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[0]~25 .extended_lut = "off";
defparam \f1|qOut[0]~25 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \f1|qOut[0]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N57
cyclonev_lcell_comb \f1|qOut[0]~26 (
// Equation(s):
// \f1|qOut[0]~26_combout  = ( \Equal1~0_combout  & ( \Equal0~0_combout  & ( \f1|qOut[0]~19_combout  ) ) ) # ( !\Equal1~0_combout  & ( \Equal0~0_combout  & ( \f1|qOut[0]~19_combout  ) ) ) # ( \Equal1~0_combout  & ( !\Equal0~0_combout  & ( 
// \f1|qOut[0]~20_combout  ) ) ) # ( !\Equal1~0_combout  & ( !\Equal0~0_combout  & ( \f1|qOut[0]~25_combout  ) ) )

	.dataa(!\f1|qOut[0]~20_combout ),
	.datab(!\f1|qOut[0]~19_combout ),
	.datac(!\f1|qOut[0]~25_combout ),
	.datad(gnd),
	.datae(!\Equal1~0_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|qOut[0]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|qOut[0]~26 .extended_lut = "off";
defparam \f1|qOut[0]~26 .lut_mask = 64'h0F0F555533333333;
defparam \f1|qOut[0]~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\f1|qOut[0]~26_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,\VGA|user_input_translator|Add0~13_sumout ,
\VGA|user_input_translator|Add0~9_sumout ,\f1|xc [4],\f1|xc [3],\f1|xc [2],\f1|xc [1],\f1|xc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,\VGA|controller|xCounter [5],
\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "start.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005550000000000000000000000000000000000000000000000000000000000000000000000000000555540000000000000000000000000000000000000000000000000000000000000000000000000005405400000000000000000000000000000000000000000000000000000000000000000000000000054054000";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f1|qOut[0]~26_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\f1|xc [4],\f1|xc [3],\f1|xc [2],\f1|xc [1],\f1|xc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "start.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81C000000000000000000000000000000000000381C000000000000000000000000000000000000381C000000000000000000000000000000000000381C000000000000000000000000000000000000381C0000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = "00000000000000381C000000000000000000000000000000000000381C000000000000000000000000000000000000381C000000000000000000000000000000000000381C000000000000000000000000000000000000381C000000000000000000000000000000000000381C0000F03C01FFF80078003F8001E07FF3FF00381C0000F03C01FFF8007800FFC001E07FF3FF00381C0000F01E01DFF8007801FFE001E07FF3FF00381C0000F01E03C038007801E0C001E000700700381C0000F01FFFC038007803C00001E000700700381C0000F00FFF8038007803C00001E000700700381C0000F00FFF80380FF803E00001E000700700381C0000F00F078038";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = "3FF801F80001E000700700381C0001F8078700387FF801FE0001E01FF00700381C0003F8078F0038787800FF8001E03FF00700381C0003FC078F0038F078003FC001E01FF00700381C0007BC03CE0038F0780007C001E000700700381C00079E03DE0038F0780003C701E000700700381C000F1E01DE0038F0780003C701E000700700381C000F0F01FC0038F8780183C701E000700700381C001E0F01FC00387FF801FFC73FFF3FF00700381C001E0F80F800383FF801FF873FFF7FF00700381C003E0780F800381FF000FE073FFF3FF00700381C000000000000000000000007000000000000381C000000000000000000000007800000000000381C000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000381C000000000000000000000000000000000000381C000000000000000000000000000000000000381C000000000000000000000000000000000000381C000000000000000000000000000000000000381C000000000000000000000000000000000000381C000000000000000000000000000000000000381C000000000000000000000000000000000000381C000000000000000000000000000000000000381FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\f1|qOut[0]~26_combout }),
	.portaaddr({\VGA|user_input_translator|Add0~37_sumout ,\VGA|user_input_translator|Add0~33_sumout ,\VGA|user_input_translator|Add0~29_sumout ,\VGA|user_input_translator|Add0~25_sumout ,\VGA|user_input_translator|Add0~21_sumout ,\VGA|user_input_translator|Add0~17_sumout ,
\VGA|user_input_translator|Add0~13_sumout ,\VGA|user_input_translator|Add0~9_sumout ,\f1|xc [4],\f1|xc [3],\f1|xc [2],\f1|xc [1],\f1|xc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter[6]~DUPLICATE_q ,
\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "start.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000E39CFF0F81EC01F0F00000000000000000000000E39C7F9FE3FC03FCF00000000000000000000000E39C0390E79C079C380000000000000000000000E39C3F00671C070E380000000000000000000000E39C7F3FF71C070E380000000000000000000000E39C733FF71C070E380000000000000000000000E39C63B8671C070E380000000000000000000000739C7318E71C071C3800000000000000000000007F9CFF1FC3FC03FCFC00000000000000000000003D9CFE0F81FC01F0FC000000000000000000000000000000001C0000380000000000000000000000001C0000001C0000380000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = "001C0000001C0000000000000000000000000000001C0000001C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007000000000000000000000000000000000000000E000000000000000000000000000000000000000E000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = "000000E00000000000000000000000000000000001F000E07C38E01F1F0F80C0380000000000000003FC01E0FF38E03FBF9FE0C03800000000000000039C01F0871CE039B990E0C03800000000000000070E03F0031EE038380060C03800000000000000070E03B1FF8EE03E3E3FF0C03800000000000000070E03B9FF87E01F1F3FF0C3F800000000000000070E0739C307E00383B861C7F800000000000000070E071CC707E023A398E1CF3800000000000000070E071CFE06E03F3F1FCFCE3800000000000000070C061C7C0EE01E1E0F8ECE3800000000000000079C0000001CE0000000000E380000000000000003F800000038E00000000007F8000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = "0000000001F000000038E00000000003F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout )))) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (((\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout )))) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .lut_mask = 64'h038B038B47CF47CF;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
