# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler my_prj_sparsemux_57_5_12_1_1_x BINDTYPE {op} TYPE {sparsemux} IMPL {auto}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2273 \
    name x_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_1_val \
    op interface \
    ports { x_1_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2274 \
    name x_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_2_val \
    op interface \
    ports { x_2_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2275 \
    name x_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_3_val \
    op interface \
    ports { x_3_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2276 \
    name x_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_4_val \
    op interface \
    ports { x_4_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2277 \
    name x_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_7_val \
    op interface \
    ports { x_7_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2278 \
    name x_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_8_val \
    op interface \
    ports { x_8_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2279 \
    name x_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_9_val \
    op interface \
    ports { x_9_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2280 \
    name x_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_10_val \
    op interface \
    ports { x_10_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2281 \
    name x_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_11_val \
    op interface \
    ports { x_11_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2282 \
    name x_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_12_val \
    op interface \
    ports { x_12_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2283 \
    name x_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_23_val \
    op interface \
    ports { x_23_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2284 \
    name x_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_25_val \
    op interface \
    ports { x_25_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2285 \
    name x_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_28_val \
    op interface \
    ports { x_28_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2286 \
    name x_33_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_33_val \
    op interface \
    ports { x_33_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2287 \
    name x_34_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_34_val \
    op interface \
    ports { x_34_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2288 \
    name x_36_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_36_val \
    op interface \
    ports { x_36_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2289 \
    name x_40_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_40_val \
    op interface \
    ports { x_40_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2290 \
    name x_45_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_45_val \
    op interface \
    ports { x_45_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2291 \
    name x_47_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_47_val \
    op interface \
    ports { x_47_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2292 \
    name x_50_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_50_val \
    op interface \
    ports { x_50_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2293 \
    name x_51_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_51_val \
    op interface \
    ports { x_51_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2294 \
    name x_52_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_52_val \
    op interface \
    ports { x_52_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 12 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


