

================================================================
== Vitis HLS Report for 'interStage1'
================================================================
* Date:           Wed Mar  5 03:43:40 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        baseline
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: spartan7
* Target device:  xc7s100-fgga676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.773 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        1|   535000|  10.000 ns|  5.350 ms|    1|  535000|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------------+----------+
        |- inter1  |      999|   534999|   2 ~ 107|          -|          -|  500 ~ 5000|        no|
        +----------+---------+---------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     20|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   15|   26394|  20077|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    626|    -|
|Register         |        -|    -|     623|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   15|   27017|  20723|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      240|  160|  128000|  64000|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    9|      21|     32|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+----+------+------+-----+
    |          Instance          |         Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------+------------------------+---------+----+------+------+-----+
    |mul_64s_64s_96_5_1_U22      |mul_64s_64s_96_5_1      |        0|  15|   441|   256|    0|
    |sdiv_66ns_64s_64_70_1_U25   |sdiv_66ns_64s_64_70_1   |        0|   0|  8651|  6607|    0|
    |sdiv_96ns_64s_64_100_1_U23  |sdiv_96ns_64s_64_100_1  |        0|   0|  8651|  6607|    0|
    |sdiv_96ns_64s_64_100_1_U24  |sdiv_96ns_64s_64_100_1  |        0|   0|  8651|  6607|    0|
    +----------------------------+------------------------+---------+----+------+------+-----+
    |Total                       |                        |        0|  15| 26394| 20077|    0|
    +----------------------------+------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |ap_predicate_op413_write_state108  |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_64_p3             |       and|   0|  0|   2|           1|           0|
    |icmp_ln103_fu_128_p2               |      icmp|   0|  0|  10|           2|           1|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state108                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2                    |        or|   0|  0|   2|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  20|           7|           5|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |SDiv1_blk_n          |    9|          2|    1|          2|
    |SxDivS_blk_n         |    9|          2|    1|          2|
    |SxSquaredDivS_blk_n  |    9|          2|    1|          2|
    |SyDivS_blk_n         |    9|          2|    1|          2|
    |ap_NS_fsm            |  545|        109|    1|        109|
    |ap_done              |    9|          2|    1|          2|
    |last1_blk_n          |    9|          2|    1|          2|
    |partialS_blk_n       |    9|          2|    1|          2|
    |partialSx_blk_n      |    9|          2|    1|          2|
    |partialSy_blk_n      |    9|          2|    1|          2|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  626|        127|   10|        127|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+-----+----+-----+-----------+
    |          Name          |  FF | LUT| Bits| Const Bits|
    +------------------------+-----+----+-----+-----------+
    |SxDivSTemp_reg_263      |   64|   0|   64|          0|
    |ap_CS_fsm               |  108|   0|  108|          0|
    |ap_done_reg             |    1|   0|    1|          0|
    |icmp_ln103_reg_223      |    1|   0|    1|          0|
    |partialS_read_reg_206   |   64|   0|   64|          0|
    |partialSx_read_reg_212  |   64|   0|   64|          0|
    |partialSy_read_reg_218  |   64|   0|   64|          0|
    |sdiv_ln105_reg_273      |   64|   0|   64|          0|
    |sdiv_ln107_reg_248      |   64|   0|   64|          0|
    |sdiv_ln111_reg_253      |   64|   0|   64|          0|
    |tmp_reg_202             |    1|   0|    1|          0|
    |trunc_ln1_reg_278       |   64|   0|   64|          0|
    +------------------------+-----+----+-----+-----------+
    |Total                   |  623|   0|  623|          0|
    +------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|    interStage1|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|    interStage1|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|    interStage1|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|    interStage1|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|    interStage1|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|    interStage1|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|    interStage1|  return value|
|partialS_dout                 |   in|   64|     ap_fifo|       partialS|       pointer|
|partialS_num_data_valid       |   in|    5|     ap_fifo|       partialS|       pointer|
|partialS_fifo_cap             |   in|    5|     ap_fifo|       partialS|       pointer|
|partialS_empty_n              |   in|    1|     ap_fifo|       partialS|       pointer|
|partialS_read                 |  out|    1|     ap_fifo|       partialS|       pointer|
|partialSx_dout                |   in|   64|     ap_fifo|      partialSx|       pointer|
|partialSx_num_data_valid      |   in|    5|     ap_fifo|      partialSx|       pointer|
|partialSx_fifo_cap            |   in|    5|     ap_fifo|      partialSx|       pointer|
|partialSx_empty_n             |   in|    1|     ap_fifo|      partialSx|       pointer|
|partialSx_read                |  out|    1|     ap_fifo|      partialSx|       pointer|
|partialSy_dout                |   in|   64|     ap_fifo|      partialSy|       pointer|
|partialSy_num_data_valid      |   in|    5|     ap_fifo|      partialSy|       pointer|
|partialSy_fifo_cap            |   in|    5|     ap_fifo|      partialSy|       pointer|
|partialSy_empty_n             |   in|    1|     ap_fifo|      partialSy|       pointer|
|partialSy_read                |  out|    1|     ap_fifo|      partialSy|       pointer|
|last1_dout                    |   in|    2|     ap_fifo|          last1|       pointer|
|last1_num_data_valid          |   in|    5|     ap_fifo|          last1|       pointer|
|last1_fifo_cap                |   in|    5|     ap_fifo|          last1|       pointer|
|last1_empty_n                 |   in|    1|     ap_fifo|          last1|       pointer|
|last1_read                    |  out|    1|     ap_fifo|          last1|       pointer|
|SDiv1_din                     |  out|   64|     ap_fifo|          SDiv1|       pointer|
|SDiv1_num_data_valid          |   in|    5|     ap_fifo|          SDiv1|       pointer|
|SDiv1_fifo_cap                |   in|    5|     ap_fifo|          SDiv1|       pointer|
|SDiv1_full_n                  |   in|    1|     ap_fifo|          SDiv1|       pointer|
|SDiv1_write                   |  out|    1|     ap_fifo|          SDiv1|       pointer|
|SxDivS_din                    |  out|   64|     ap_fifo|         SxDivS|       pointer|
|SxDivS_num_data_valid         |   in|    5|     ap_fifo|         SxDivS|       pointer|
|SxDivS_fifo_cap               |   in|    5|     ap_fifo|         SxDivS|       pointer|
|SxDivS_full_n                 |   in|    1|     ap_fifo|         SxDivS|       pointer|
|SxDivS_write                  |  out|    1|     ap_fifo|         SxDivS|       pointer|
|SxSquaredDivS_din             |  out|   64|     ap_fifo|  SxSquaredDivS|       pointer|
|SxSquaredDivS_num_data_valid  |   in|    5|     ap_fifo|  SxSquaredDivS|       pointer|
|SxSquaredDivS_fifo_cap        |   in|    5|     ap_fifo|  SxSquaredDivS|       pointer|
|SxSquaredDivS_full_n          |   in|    1|     ap_fifo|  SxSquaredDivS|       pointer|
|SxSquaredDivS_write           |  out|    1|     ap_fifo|  SxSquaredDivS|       pointer|
|SyDivS_din                    |  out|   64|     ap_fifo|         SyDivS|       pointer|
|SyDivS_num_data_valid         |   in|    5|     ap_fifo|         SyDivS|       pointer|
|SyDivS_fifo_cap               |   in|    5|     ap_fifo|         SyDivS|       pointer|
|SyDivS_full_n                 |   in|    1|     ap_fifo|         SyDivS|       pointer|
|SyDivS_write                  |  out|    1|     ap_fifo|         SyDivS|       pointer|
+------------------------------+-----+-----+------------+---------------+--------------+

