

================================================================
== Vivado HLS Report for 'morphologyEx'
================================================================
* Date:           Sun Apr 23 06:25:42 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        watershed
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.435|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  28578824|  28578824|  28578824|  28578824|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                         |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |   9176064|   9176064|     17922|          -|          -|   512|    no    |
        | + Loop 1.1              |     17920|     17920|        35|          -|          -|   512|    no    |
        |  ++ Loop 1.1.1          |        33|        33|        11|          -|          -|     3|    no    |
        |   +++ Loop 1.1.1.1      |         9|         9|         3|          -|          -|     3|    no    |
        |- Loop 2                 |  19402758|  19402758|   9701379|          -|          -|     2|    no    |
        | + Loop 2.1              |   9176064|   9176064|     17922|          -|          -|   512|    no    |
        |  ++ Loop 2.1.1          |     17920|     17920|        35|          -|          -|   512|    no    |
        |   +++ Loop 2.1.1.1      |        33|        33|        11|          -|          -|     3|    no    |
        |    ++++ Loop 2.1.1.1.1  |         9|         9|         3|          -|          -|     3|    no    |
        | + Loop 2.2              |    525312|    525312|      1026|          -|          -|   512|    no    |
        |  ++ Loop 2.2.1          |      1024|      1024|         2|          -|          -|   512|    no    |
        +-------------------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond10)
	8  / (exitcond10)
3 --> 
	4  / (!exitcond9)
	2  / (exitcond9)
4 --> 
	5  / (!exitcond8)
	3  / (exitcond8)
5 --> 
	6  / (!exitcond7)
	4  / (exitcond7)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
	9  / (!exitcond6)
9 --> 
	10  / (!exitcond5)
	15  / (exitcond5)
10 --> 
	11  / (!exitcond4)
	9  / (exitcond4)
11 --> 
	12  / (!exitcond3)
	10  / (exitcond3)
12 --> 
	13  / (!exitcond2)
	11  / (exitcond2)
13 --> 
	14  / true
14 --> 
	12  / true
15 --> 
	16  / (!exitcond1)
	8  / (exitcond1)
16 --> 
	17  / (!exitcond)
	15  / (exitcond)
17 --> 
	16  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%temp = alloca [262144 x i8], align 1" [segmentation.cpp:173]   --->   Operation 18 'alloca' 'temp' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_1 : Operation 19 [1/1] (1.66ns)   --->   "br label %.preheader27" [segmentation.cpp:152]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i1 = phi i10 [ 0, %.preheader27.preheader ], [ %i, %.preheader27.loopexit ]"   --->   Operation 20 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i1_cast = zext i10 %i1 to i11" [segmentation.cpp:152]   --->   Operation 21 'zext' 'i1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.70ns)   --->   "%exitcond10 = icmp eq i10 %i1, -512" [segmentation.cpp:152]   --->   Operation 22 'icmp' 'exitcond10' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.12ns)   --->   "%i = add i10 %i1, 1" [segmentation.cpp:152]   --->   Operation 24 'add' 'i' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %exitcond10, label %.preheader23.preheader, label %.preheader26.preheader" [segmentation.cpp:152]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %i1, i9 0)" [segmentation.cpp:152]   --->   Operation 26 'bitconcatenate' 'tmp' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_50_cast = zext i19 %tmp to i20" [segmentation.cpp:153]   --->   Operation 27 'zext' 'tmp_50_cast' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.66ns)   --->   "br label %.preheader26" [segmentation.cpp:153]   --->   Operation 28 'br' <Predicate = (!exitcond10)> <Delay = 1.66>
ST_2 : Operation 29 [1/1] (1.66ns)   --->   "br label %.preheader23" [segmentation.cpp:174]   --->   Operation 29 'br' <Predicate = (exitcond10)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 2.12>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%j2 = phi i10 [ %j, %0 ], [ 0, %.preheader26.preheader ]"   --->   Operation 30 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%j2_cast = zext i10 %j2 to i11" [segmentation.cpp:153]   --->   Operation 31 'zext' 'j2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.70ns)   --->   "%exitcond9 = icmp eq i10 %j2, -512" [segmentation.cpp:153]   --->   Operation 32 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 33 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.12ns)   --->   "%j = add i10 %j2, 1" [segmentation.cpp:153]   --->   Operation 34 'add' 'j' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.preheader27.loopexit, label %.preheader25.preheader" [segmentation.cpp:153]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.66ns)   --->   "br label %.preheader25" [segmentation.cpp:155]   --->   Operation 36 'br' <Predicate = (!exitcond9)> <Delay = 1.66>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %.preheader27"   --->   Operation 37 'br' <Predicate = (exitcond9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.58>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%k = phi i2 [ %k_2, %.preheader25.loopexit ], [ 0, %.preheader25.preheader ]"   --->   Operation 38 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%min_val = phi i32 [ %min_val_1, %.preheader25.loopexit ], [ 255, %.preheader25.preheader ]" [segmentation.cpp:159]   --->   Operation 39 'phi' 'min_val' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.93ns)   --->   "%exitcond8 = icmp eq i2 %k, -1" [segmentation.cpp:155]   --->   Operation 40 'icmp' 'exitcond8' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 41 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.58ns)   --->   "%k_2 = add i2 %k, 1" [segmentation.cpp:155]   --->   Operation 42 'add' 'k_2' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %0, label %.preheader24.preheader" [segmentation.cpp:155]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.58ns)   --->   "%tmp2 = add i2 %k, -1" [segmentation.cpp:157]   --->   Operation 44 'add' 'tmp2' <Predicate = (!exitcond8)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i2 %tmp2 to i11" [segmentation.cpp:157]   --->   Operation 45 'sext' 'tmp2_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.12ns)   --->   "%x = add i11 %tmp2_cast, %i1_cast" [segmentation.cpp:157]   --->   Operation 46 'add' 'x' <Predicate = (!exitcond8)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %x, i32 10)" [segmentation.cpp:159]   --->   Operation 47 'bitselect' 'tmp_41' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%rev = xor i1 %tmp_41, true" [segmentation.cpp:159]   --->   Operation 48 'xor' 'rev' <Predicate = (!exitcond8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_42 = call i2 @_ssdm_op_PartSelect.i2.i11.i32.i32(i11 %x, i32 9, i32 10)" [segmentation.cpp:159]   --->   Operation 49 'partselect' 'tmp_42' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.93ns)   --->   "%icmp = icmp ne i2 %tmp_42, 1" [segmentation.cpp:159]   --->   Operation 50 'icmp' 'icmp' <Predicate = (!exitcond8)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_47 = call i20 @_ssdm_op_BitConcatenate.i20.i11.i9(i11 %x, i9 0)" [segmentation.cpp:157]   --->   Operation 51 'bitconcatenate' 'tmp_47' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.94ns) (out node of the LUT)   --->   "%tmp4 = and i1 %icmp, %rev" [segmentation.cpp:159]   --->   Operation 52 'and' 'tmp4' <Predicate = (!exitcond8)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.66ns)   --->   "br label %.preheader24" [segmentation.cpp:156]   --->   Operation 53 'br' <Predicate = (!exitcond8)> <Delay = 1.66>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i32 %min_val to i8" [segmentation.cpp:168]   --->   Operation 54 'trunc' 'tmp_40' <Predicate = (exitcond8)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_49_cast = zext i10 %j2 to i20" [segmentation.cpp:168]   --->   Operation 55 'zext' 'tmp_49_cast' <Predicate = (exitcond8)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.25ns)   --->   "%tmp_46 = add i20 %tmp_50_cast, %tmp_49_cast" [segmentation.cpp:168]   --->   Operation 56 'add' 'tmp_46' <Predicate = (exitcond8)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_53_cast = zext i20 %tmp_46 to i64" [segmentation.cpp:168]   --->   Operation 57 'zext' 'tmp_53_cast' <Predicate = (exitcond8)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr [262144 x i8]* %dst, i64 0, i64 %tmp_53_cast" [segmentation.cpp:168]   --->   Operation 58 'getelementptr' 'dst_addr' <Predicate = (exitcond8)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (3.25ns)   --->   "store i8 %tmp_40, i8* %dst_addr, align 1" [segmentation.cpp:168]   --->   Operation 59 'store' <Predicate = (exitcond8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader26" [segmentation.cpp:153]   --->   Operation 60 'br' <Predicate = (exitcond8)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.99>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%l = phi i2 [ %l_1, %_ifconv ], [ 0, %.preheader24.preheader ]"   --->   Operation 61 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%min_val_1 = phi i32 [ %min_val_3, %_ifconv ], [ %min_val, %.preheader24.preheader ]" [segmentation.cpp:159]   --->   Operation 62 'phi' 'min_val_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.93ns)   --->   "%exitcond7 = icmp eq i2 %l, -1" [segmentation.cpp:156]   --->   Operation 63 'icmp' 'exitcond7' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 64 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.58ns)   --->   "%l_1 = add i2 %l, 1" [segmentation.cpp:156]   --->   Operation 65 'add' 'l_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader25.loopexit, label %_ifconv" [segmentation.cpp:156]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.58ns)   --->   "%tmp3 = add i2 %l, -1" [segmentation.cpp:158]   --->   Operation 67 'add' 'tmp3' <Predicate = (!exitcond7)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i2 %tmp3 to i11" [segmentation.cpp:158]   --->   Operation 68 'sext' 'tmp3_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (2.12ns)   --->   "%y = add i11 %tmp3_cast, %j2_cast" [segmentation.cpp:158]   --->   Operation 69 'add' 'y' <Predicate = (!exitcond7)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_cond3)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %y, i32 10)" [segmentation.cpp:159]   --->   Operation 70 'bitselect' 'tmp_43' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_cond3)   --->   "%rev7 = xor i1 %tmp_43, true" [segmentation.cpp:159]   --->   Operation 71 'xor' 'rev7' <Predicate = (!exitcond7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_44 = call i2 @_ssdm_op_PartSelect.i2.i11.i32.i32(i11 %y, i32 9, i32 10)" [segmentation.cpp:159]   --->   Operation 72 'partselect' 'tmp_44' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.93ns)   --->   "%icmp2 = icmp ne i2 %tmp_44, 1" [segmentation.cpp:159]   --->   Operation 73 'icmp' 'icmp2' <Predicate = (!exitcond7)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_cond3)   --->   "%tmp5 = and i1 %icmp2, %rev7" [segmentation.cpp:159]   --->   Operation 74 'and' 'tmp5' <Predicate = (!exitcond7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.94ns) (out node of the LUT)   --->   "%or_cond3 = and i1 %tmp5, %tmp4" [segmentation.cpp:159]   --->   Operation 75 'and' 'or_cond3' <Predicate = (!exitcond7)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_62_cast = sext i11 %y to i20" [segmentation.cpp:161]   --->   Operation 76 'sext' 'tmp_62_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (2.28ns)   --->   "%tmp_49 = add i20 %tmp_62_cast, %tmp_47" [segmentation.cpp:161]   --->   Operation 77 'add' 'tmp_49' <Predicate = (!exitcond7)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "br label %.preheader25"   --->   Operation 78 'br' <Predicate = (exitcond7)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_63_cast = sext i20 %tmp_49 to i64" [segmentation.cpp:161]   --->   Operation 79 'sext' 'tmp_63_cast' <Predicate = (or_cond3)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%binaryThreshold_addr = getelementptr [262144 x i1]* @binaryThreshold, i64 0, i64 %tmp_63_cast" [segmentation.cpp:161]   --->   Operation 80 'getelementptr' 'binaryThreshold_addr' <Predicate = (or_cond3)> <Delay = 0.00>
ST_6 : Operation 81 [2/2] (3.25ns)   --->   "%binaryThreshold_load = load i1* %binaryThreshold_addr, align 1" [segmentation.cpp:161]   --->   Operation 81 'load' 'binaryThreshold_load' <Predicate = (or_cond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 7 <SV = 6> <Delay = 8.43>
ST_7 : Operation 82 [1/2] (3.25ns)   --->   "%binaryThreshold_load = load i1* %binaryThreshold_addr, align 1" [segmentation.cpp:161]   --->   Operation 82 'load' 'binaryThreshold_load' <Predicate = (or_cond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_7 : Operation 83 [1/1] (1.37ns)   --->   "%min_val_2 = select i1 %binaryThreshold_load, i32 255, i32 0" [segmentation.cpp:161]   --->   Operation 83 'select' 'min_val_2' <Predicate = (or_cond3)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (2.43ns)   --->   "%tmp_50 = icmp slt i32 %min_val_2, %min_val_1" [segmentation.cpp:161]   --->   Operation 84 'icmp' 'tmp_50' <Predicate = (or_cond3)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node min_val_3)   --->   "%min_val_2_min_val_1 = select i1 %tmp_50, i32 %min_val_2, i32 %min_val_1" [segmentation.cpp:161]   --->   Operation 85 'select' 'min_val_2_min_val_1' <Predicate = (or_cond3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (1.37ns) (out node of the LUT)   --->   "%min_val_3 = select i1 %or_cond3, i32 %min_val_2_min_val_1, i32 %min_val_1" [segmentation.cpp:159]   --->   Operation 86 'select' 'min_val_3' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "br label %.preheader24" [segmentation.cpp:156]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 1.66>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%iter = phi i2 [ %iter_1, %.preheader23.loopexit ], [ 0, %.preheader23.preheader ]"   --->   Operation 88 'phi' 'iter' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.93ns)   --->   "%exitcond6 = icmp eq i2 %iter, -2" [segmentation.cpp:174]   --->   Operation 89 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 90 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (1.58ns)   --->   "%iter_1 = add i2 %iter, 1" [segmentation.cpp:174]   --->   Operation 91 'add' 'iter_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %3, label %.preheader22.preheader" [segmentation.cpp:174]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (1.66ns)   --->   "br label %.preheader22" [segmentation.cpp:175]   --->   Operation 93 'br' <Predicate = (!exitcond6)> <Delay = 1.66>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "ret void" [segmentation.cpp:199]   --->   Operation 94 'ret' <Predicate = (exitcond6)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 2.12>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%i3 = phi i10 [ %i_8, %.preheader22.loopexit ], [ 0, %.preheader22.preheader ]"   --->   Operation 95 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%i3_cast = zext i10 %i3 to i11" [segmentation.cpp:175]   --->   Operation 96 'zext' 'i3_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (1.70ns)   --->   "%exitcond5 = icmp eq i10 %i3, -512" [segmentation.cpp:175]   --->   Operation 97 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 98 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (2.12ns)   --->   "%i_8 = add i10 %i3, 1" [segmentation.cpp:175]   --->   Operation 99 'add' 'i_8' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader18.preheader, label %.preheader21.preheader" [segmentation.cpp:175]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_s = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %i3, i9 0)" [segmentation.cpp:175]   --->   Operation 101 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_52_cast = zext i19 %tmp_s to i20" [segmentation.cpp:176]   --->   Operation 102 'zext' 'tmp_52_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (1.66ns)   --->   "br label %.preheader21" [segmentation.cpp:176]   --->   Operation 103 'br' <Predicate = (!exitcond5)> <Delay = 1.66>
ST_9 : Operation 104 [1/1] (1.66ns)   --->   "br label %.preheader18" [segmentation.cpp:193]   --->   Operation 104 'br' <Predicate = (exitcond5)> <Delay = 1.66>

State 10 <SV = 4> <Delay = 2.12>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%j4 = phi i10 [ %j_8, %1 ], [ 0, %.preheader21.preheader ]"   --->   Operation 105 'phi' 'j4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%j4_cast = zext i10 %j4 to i11" [segmentation.cpp:176]   --->   Operation 106 'zext' 'j4_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (1.70ns)   --->   "%exitcond4 = icmp eq i10 %j4, -512" [segmentation.cpp:176]   --->   Operation 107 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 108 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (2.12ns)   --->   "%j_8 = add i10 %j4, 1" [segmentation.cpp:176]   --->   Operation 109 'add' 'j_8' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader22.loopexit, label %.preheader20.preheader" [segmentation.cpp:176]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (1.66ns)   --->   "br label %.preheader20" [segmentation.cpp:178]   --->   Operation 111 'br' <Predicate = (!exitcond4)> <Delay = 1.66>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "br label %.preheader22"   --->   Operation 112 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 5.58>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%max_val = phi i32 [ %max_val_1, %.preheader20.loopexit ], [ 0, %.preheader20.preheader ]" [segmentation.cpp:182]   --->   Operation 113 'phi' 'max_val' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%k5 = phi i2 [ %k_3, %.preheader20.loopexit ], [ 0, %.preheader20.preheader ]"   --->   Operation 114 'phi' 'k5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.93ns)   --->   "%exitcond3 = icmp eq i2 %k5, -1" [segmentation.cpp:178]   --->   Operation 115 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 116 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (1.58ns)   --->   "%k_3 = add i2 %k5, 1" [segmentation.cpp:178]   --->   Operation 117 'add' 'k_3' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %1, label %.preheader19.preheader" [segmentation.cpp:178]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (1.58ns)   --->   "%tmp6 = add i2 %k5, -1" [segmentation.cpp:180]   --->   Operation 119 'add' 'tmp6' <Predicate = (!exitcond3)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%tmp6_cast = sext i2 %tmp6 to i11" [segmentation.cpp:180]   --->   Operation 120 'sext' 'tmp6_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (2.12ns)   --->   "%x_1 = add i11 %tmp6_cast, %i3_cast" [segmentation.cpp:180]   --->   Operation 121 'add' 'x_1' <Predicate = (!exitcond3)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp8)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %x_1, i32 10)" [segmentation.cpp:182]   --->   Operation 122 'bitselect' 'tmp_53' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node tmp8)   --->   "%rev1 = xor i1 %tmp_53, true" [segmentation.cpp:182]   --->   Operation 123 'xor' 'rev1' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_54 = call i2 @_ssdm_op_PartSelect.i2.i11.i32.i32(i11 %x_1, i32 9, i32 10)" [segmentation.cpp:182]   --->   Operation 124 'partselect' 'tmp_54' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.93ns)   --->   "%icmp3 = icmp ne i2 %tmp_54, 1" [segmentation.cpp:182]   --->   Operation 125 'icmp' 'icmp3' <Predicate = (!exitcond3)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_55 = call i20 @_ssdm_op_BitConcatenate.i20.i11.i9(i11 %x_1, i9 0)" [segmentation.cpp:180]   --->   Operation 126 'bitconcatenate' 'tmp_55' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.94ns) (out node of the LUT)   --->   "%tmp8 = and i1 %icmp3, %rev1" [segmentation.cpp:182]   --->   Operation 127 'and' 'tmp8' <Predicate = (!exitcond3)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (1.66ns)   --->   "br label %.preheader19" [segmentation.cpp:179]   --->   Operation 128 'br' <Predicate = (!exitcond3)> <Delay = 1.66>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i32 %max_val to i8" [segmentation.cpp:189]   --->   Operation 129 'trunc' 'tmp_45' <Predicate = (exitcond3)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_68_cast = zext i10 %j4 to i20" [segmentation.cpp:189]   --->   Operation 130 'zext' 'tmp_68_cast' <Predicate = (exitcond3)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (2.25ns)   --->   "%tmp_52 = add i20 %tmp_52_cast, %tmp_68_cast" [segmentation.cpp:189]   --->   Operation 131 'add' 'tmp_52' <Predicate = (exitcond3)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_69_cast = zext i20 %tmp_52 to i64" [segmentation.cpp:189]   --->   Operation 132 'zext' 'tmp_69_cast' <Predicate = (exitcond3)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%temp_addr_1 = getelementptr [262144 x i8]* %temp, i64 0, i64 %tmp_69_cast" [segmentation.cpp:189]   --->   Operation 133 'getelementptr' 'temp_addr_1' <Predicate = (exitcond3)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (3.25ns)   --->   "store i8 %tmp_45, i8* %temp_addr_1, align 1" [segmentation.cpp:189]   --->   Operation 134 'store' <Predicate = (exitcond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "br label %.preheader21" [segmentation.cpp:176]   --->   Operation 135 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 5.99>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%max_val_1 = phi i32 [ %max_val_3, %_ifconv1 ], [ %max_val, %.preheader19.preheader ]" [segmentation.cpp:182]   --->   Operation 136 'phi' 'max_val_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%l6 = phi i2 [ %l_2, %_ifconv1 ], [ 0, %.preheader19.preheader ]"   --->   Operation 137 'phi' 'l6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.93ns)   --->   "%exitcond2 = icmp eq i2 %l6, -1" [segmentation.cpp:179]   --->   Operation 138 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 139 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (1.58ns)   --->   "%l_2 = add i2 %l6, 1" [segmentation.cpp:179]   --->   Operation 140 'add' 'l_2' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader20.loopexit, label %_ifconv1" [segmentation.cpp:179]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (1.58ns)   --->   "%tmp7 = add i2 -1, %l6" [segmentation.cpp:181]   --->   Operation 142 'add' 'tmp7' <Predicate = (!exitcond2)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%tmp7_cast = sext i2 %tmp7 to i11" [segmentation.cpp:181]   --->   Operation 143 'sext' 'tmp7_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (2.12ns)   --->   "%y_1 = add i11 %j4_cast, %tmp7_cast" [segmentation.cpp:181]   --->   Operation 144 'add' 'y_1' <Predicate = (!exitcond2)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %y_1, i32 10)" [segmentation.cpp:182]   --->   Operation 145 'bitselect' 'tmp_56' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%rev2 = xor i1 %tmp_56, true" [segmentation.cpp:182]   --->   Operation 146 'xor' 'rev2' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_57 = call i2 @_ssdm_op_PartSelect.i2.i11.i32.i32(i11 %y_1, i32 9, i32 10)" [segmentation.cpp:182]   --->   Operation 147 'partselect' 'tmp_57' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.93ns)   --->   "%icmp4 = icmp ne i2 %tmp_57, 1" [segmentation.cpp:182]   --->   Operation 148 'icmp' 'icmp4' <Predicate = (!exitcond2)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%tmp9 = and i1 %icmp4, %rev2" [segmentation.cpp:182]   --->   Operation 149 'and' 'tmp9' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.94ns) (out node of the LUT)   --->   "%or_cond6 = and i1 %tmp9, %tmp8" [segmentation.cpp:182]   --->   Operation 150 'and' 'or_cond6' <Predicate = (!exitcond2)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_76_cast = sext i11 %y_1 to i20" [segmentation.cpp:183]   --->   Operation 151 'sext' 'tmp_76_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (2.28ns)   --->   "%tmp_58 = add i20 %tmp_55, %tmp_76_cast" [segmentation.cpp:183]   --->   Operation 152 'add' 'tmp_58' <Predicate = (!exitcond2)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "br label %.preheader20"   --->   Operation 153 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 3.25>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_77_cast = sext i20 %tmp_58 to i64" [segmentation.cpp:183]   --->   Operation 154 'sext' 'tmp_77_cast' <Predicate = (or_cond6)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%dst_addr_2 = getelementptr [262144 x i8]* %dst, i64 0, i64 %tmp_77_cast" [segmentation.cpp:183]   --->   Operation 155 'getelementptr' 'dst_addr_2' <Predicate = (or_cond6)> <Delay = 0.00>
ST_13 : Operation 156 [2/2] (3.25ns)   --->   "%dst_load = load i8* %dst_addr_2, align 1" [segmentation.cpp:183]   --->   Operation 156 'load' 'dst_load' <Predicate = (or_cond6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 14 <SV = 8> <Delay = 7.06>
ST_14 : Operation 157 [1/2] (3.25ns)   --->   "%dst_load = load i8* %dst_addr_2, align 1" [segmentation.cpp:183]   --->   Operation 157 'load' 'dst_load' <Predicate = (or_cond6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%max_val_2 = zext i8 %dst_load to i32" [segmentation.cpp:183]   --->   Operation 158 'zext' 'max_val_2' <Predicate = (or_cond6)> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node max_val_3)   --->   "%max_val_2_cast = zext i8 %dst_load to i31" [segmentation.cpp:184]   --->   Operation 159 'zext' 'max_val_2_cast' <Predicate = (or_cond6)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (2.43ns)   --->   "%tmp_59 = icmp sgt i32 %max_val_2, %max_val_1" [segmentation.cpp:183]   --->   Operation 160 'icmp' 'tmp_59' <Predicate = (or_cond6)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node max_val_3)   --->   "%tmp_60 = trunc i32 %max_val_1 to i31" [segmentation.cpp:179]   --->   Operation 161 'trunc' 'tmp_60' <Predicate = (or_cond6)> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node max_val_3)   --->   "%max_val_2_max_val_1 = select i1 %tmp_59, i31 %max_val_2_cast, i31 %tmp_60" [segmentation.cpp:183]   --->   Operation 162 'select' 'max_val_2_max_val_1' <Predicate = (or_cond6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node max_val_3)   --->   "%max_val_2_max_val_1_s = zext i31 %max_val_2_max_val_1 to i32" [segmentation.cpp:183]   --->   Operation 163 'zext' 'max_val_2_max_val_1_s' <Predicate = (or_cond6)> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (1.37ns) (out node of the LUT)   --->   "%max_val_3 = select i1 %or_cond6, i32 %max_val_2_max_val_1_s, i32 %max_val_1" [segmentation.cpp:182]   --->   Operation 164 'select' 'max_val_3' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "br label %.preheader19" [segmentation.cpp:179]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 4> <Delay = 2.12>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%i9 = phi i10 [ %i_9, %.preheader18.loopexit ], [ 0, %.preheader18.preheader ]"   --->   Operation 166 'phi' 'i9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (1.70ns)   --->   "%exitcond1 = icmp eq i10 %i9, -512" [segmentation.cpp:193]   --->   Operation 167 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 168 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (2.12ns)   --->   "%i_9 = add i10 %i9, 1" [segmentation.cpp:193]   --->   Operation 169 'add' 'i_9' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader23.loopexit, label %.preheader.preheader" [segmentation.cpp:193]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_48 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %i9, i9 0)" [segmentation.cpp:193]   --->   Operation 171 'bitconcatenate' 'tmp_48' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_59_cast = zext i19 %tmp_48 to i20" [segmentation.cpp:194]   --->   Operation 172 'zext' 'tmp_59_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (1.66ns)   --->   "br label %.preheader" [segmentation.cpp:194]   --->   Operation 173 'br' <Predicate = (!exitcond1)> <Delay = 1.66>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "br label %.preheader23"   --->   Operation 174 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 16 <SV = 5> <Delay = 5.50>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%j9 = phi i10 [ %j_7, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 175 'phi' 'j9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (1.70ns)   --->   "%exitcond = icmp eq i10 %j9, -512" [segmentation.cpp:194]   --->   Operation 176 'icmp' 'exitcond' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 177 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (2.12ns)   --->   "%j_7 = add i10 %j9, 1" [segmentation.cpp:194]   --->   Operation 178 'add' 'j_7' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader18.loopexit, label %2" [segmentation.cpp:194]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_65_cast = zext i10 %j9 to i20" [segmentation.cpp:195]   --->   Operation 180 'zext' 'tmp_65_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (2.25ns)   --->   "%tmp_51 = add i20 %tmp_59_cast, %tmp_65_cast" [segmentation.cpp:195]   --->   Operation 181 'add' 'tmp_51' <Predicate = (!exitcond)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_66_cast = zext i20 %tmp_51 to i64" [segmentation.cpp:195]   --->   Operation 182 'zext' 'tmp_66_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr [262144 x i8]* %temp, i64 0, i64 %tmp_66_cast" [segmentation.cpp:195]   --->   Operation 183 'getelementptr' 'temp_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 184 [2/2] (3.25ns)   --->   "%temp_load = load i8* %temp_addr, align 1" [segmentation.cpp:195]   --->   Operation 184 'load' 'temp_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "br label %.preheader18"   --->   Operation 185 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 17 <SV = 6> <Delay = 6.51>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%dst_addr_1 = getelementptr [262144 x i8]* %dst, i64 0, i64 %tmp_66_cast" [segmentation.cpp:195]   --->   Operation 186 'getelementptr' 'dst_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 187 [1/2] (3.25ns)   --->   "%temp_load = load i8* %temp_addr, align 1" [segmentation.cpp:195]   --->   Operation 187 'load' 'temp_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_17 : Operation 188 [1/1] (3.25ns)   --->   "store i8 %temp_load, i8* %dst_addr_1, align 1" [segmentation.cpp:195]   --->   Operation 188 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_17 : Operation 189 [1/1] (0.00ns)   --->   "br label %.preheader" [segmentation.cpp:194]   --->   Operation 189 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ binaryThreshold]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp                  (alloca           ) [ 001111111111111111]
StgValue_19           (br               ) [ 011111110000000000]
i1                    (phi              ) [ 001000000000000000]
i1_cast               (zext             ) [ 000111110000000000]
exitcond10            (icmp             ) [ 001111110000000000]
empty                 (speclooptripcount) [ 000000000000000000]
i                     (add              ) [ 011111110000000000]
StgValue_25           (br               ) [ 000000000000000000]
tmp                   (bitconcatenate   ) [ 000000000000000000]
tmp_50_cast           (zext             ) [ 000111110000000000]
StgValue_28           (br               ) [ 001111110000000000]
StgValue_29           (br               ) [ 001111111111111111]
j2                    (phi              ) [ 000111110000000000]
j2_cast               (zext             ) [ 000011110000000000]
exitcond9             (icmp             ) [ 001111110000000000]
empty_31              (speclooptripcount) [ 000000000000000000]
j                     (add              ) [ 001111110000000000]
StgValue_35           (br               ) [ 000000000000000000]
StgValue_36           (br               ) [ 001111110000000000]
StgValue_37           (br               ) [ 011111110000000000]
k                     (phi              ) [ 000010000000000000]
min_val               (phi              ) [ 000011110000000000]
exitcond8             (icmp             ) [ 001111110000000000]
empty_32              (speclooptripcount) [ 000000000000000000]
k_2                   (add              ) [ 001111110000000000]
StgValue_43           (br               ) [ 000000000000000000]
tmp2                  (add              ) [ 000000000000000000]
tmp2_cast             (sext             ) [ 000000000000000000]
x                     (add              ) [ 000000000000000000]
tmp_41                (bitselect        ) [ 000000000000000000]
rev                   (xor              ) [ 000000000000000000]
tmp_42                (partselect       ) [ 000000000000000000]
icmp                  (icmp             ) [ 000000000000000000]
tmp_47                (bitconcatenate   ) [ 000001110000000000]
tmp4                  (and              ) [ 000001110000000000]
StgValue_53           (br               ) [ 001111110000000000]
tmp_40                (trunc            ) [ 000000000000000000]
tmp_49_cast           (zext             ) [ 000000000000000000]
tmp_46                (add              ) [ 000000000000000000]
tmp_53_cast           (zext             ) [ 000000000000000000]
dst_addr              (getelementptr    ) [ 000000000000000000]
StgValue_59           (store            ) [ 000000000000000000]
StgValue_60           (br               ) [ 001111110000000000]
l                     (phi              ) [ 000001000000000000]
min_val_1             (phi              ) [ 001111110000000000]
exitcond7             (icmp             ) [ 001111110000000000]
empty_33              (speclooptripcount) [ 000000000000000000]
l_1                   (add              ) [ 001111110000000000]
StgValue_66           (br               ) [ 000000000000000000]
tmp3                  (add              ) [ 000000000000000000]
tmp3_cast             (sext             ) [ 000000000000000000]
y                     (add              ) [ 000000000000000000]
tmp_43                (bitselect        ) [ 000000000000000000]
rev7                  (xor              ) [ 000000000000000000]
tmp_44                (partselect       ) [ 000000000000000000]
icmp2                 (icmp             ) [ 000000000000000000]
tmp5                  (and              ) [ 000000000000000000]
or_cond3              (and              ) [ 000000110000000000]
tmp_62_cast           (sext             ) [ 000000000000000000]
tmp_49                (add              ) [ 000000100000000000]
StgValue_78           (br               ) [ 001111110000000000]
tmp_63_cast           (sext             ) [ 000000000000000000]
binaryThreshold_addr  (getelementptr    ) [ 000000010000000000]
binaryThreshold_load  (load             ) [ 000000000000000000]
min_val_2             (select           ) [ 000000000000000000]
tmp_50                (icmp             ) [ 000000000000000000]
min_val_2_min_val_1   (select           ) [ 000000000000000000]
min_val_3             (select           ) [ 001111110000000000]
StgValue_87           (br               ) [ 001111110000000000]
iter                  (phi              ) [ 000000001000000000]
exitcond6             (icmp             ) [ 000000001111111111]
empty_34              (speclooptripcount) [ 000000000000000000]
iter_1                (add              ) [ 001000001111111111]
StgValue_92           (br               ) [ 000000000000000000]
StgValue_93           (br               ) [ 000000001111111111]
StgValue_94           (ret              ) [ 000000000000000000]
i3                    (phi              ) [ 000000000100000000]
i3_cast               (zext             ) [ 000000000011111000]
exitcond5             (icmp             ) [ 000000001111111111]
empty_35              (speclooptripcount) [ 000000000000000000]
i_8                   (add              ) [ 000000001111111111]
StgValue_100          (br               ) [ 000000000000000000]
tmp_s                 (bitconcatenate   ) [ 000000000000000000]
tmp_52_cast           (zext             ) [ 000000000011111000]
StgValue_103          (br               ) [ 000000001111111111]
StgValue_104          (br               ) [ 000000001111111111]
j4                    (phi              ) [ 000000000011111000]
j4_cast               (zext             ) [ 000000000001111000]
exitcond4             (icmp             ) [ 000000001111111111]
empty_36              (speclooptripcount) [ 000000000000000000]
j_8                   (add              ) [ 000000001111111111]
StgValue_110          (br               ) [ 000000000000000000]
StgValue_111          (br               ) [ 000000001111111111]
StgValue_112          (br               ) [ 000000001111111111]
max_val               (phi              ) [ 000000000001111000]
k5                    (phi              ) [ 000000000001000000]
exitcond3             (icmp             ) [ 000000001111111111]
empty_37              (speclooptripcount) [ 000000000000000000]
k_3                   (add              ) [ 000000001111111111]
StgValue_118          (br               ) [ 000000000000000000]
tmp6                  (add              ) [ 000000000000000000]
tmp6_cast             (sext             ) [ 000000000000000000]
x_1                   (add              ) [ 000000000000000000]
tmp_53                (bitselect        ) [ 000000000000000000]
rev1                  (xor              ) [ 000000000000000000]
tmp_54                (partselect       ) [ 000000000000000000]
icmp3                 (icmp             ) [ 000000000000000000]
tmp_55                (bitconcatenate   ) [ 000000000000111000]
tmp8                  (and              ) [ 000000000000111000]
StgValue_128          (br               ) [ 000000001111111111]
tmp_45                (trunc            ) [ 000000000000000000]
tmp_68_cast           (zext             ) [ 000000000000000000]
tmp_52                (add              ) [ 000000000000000000]
tmp_69_cast           (zext             ) [ 000000000000000000]
temp_addr_1           (getelementptr    ) [ 000000000000000000]
StgValue_134          (store            ) [ 000000000000000000]
StgValue_135          (br               ) [ 000000001111111111]
max_val_1             (phi              ) [ 000000001111111111]
l6                    (phi              ) [ 000000000000100000]
exitcond2             (icmp             ) [ 000000001111111111]
empty_38              (speclooptripcount) [ 000000000000000000]
l_2                   (add              ) [ 000000001111111111]
StgValue_141          (br               ) [ 000000000000000000]
tmp7                  (add              ) [ 000000000000000000]
tmp7_cast             (sext             ) [ 000000000000000000]
y_1                   (add              ) [ 000000000000000000]
tmp_56                (bitselect        ) [ 000000000000000000]
rev2                  (xor              ) [ 000000000000000000]
tmp_57                (partselect       ) [ 000000000000000000]
icmp4                 (icmp             ) [ 000000000000000000]
tmp9                  (and              ) [ 000000000000000000]
or_cond6              (and              ) [ 000000000000011000]
tmp_76_cast           (sext             ) [ 000000000000000000]
tmp_58                (add              ) [ 000000000000010000]
StgValue_153          (br               ) [ 000000001111111111]
tmp_77_cast           (sext             ) [ 000000000000000000]
dst_addr_2            (getelementptr    ) [ 000000000000001000]
dst_load              (load             ) [ 000000000000000000]
max_val_2             (zext             ) [ 000000000000000000]
max_val_2_cast        (zext             ) [ 000000000000000000]
tmp_59                (icmp             ) [ 000000000000000000]
tmp_60                (trunc            ) [ 000000000000000000]
max_val_2_max_val_1   (select           ) [ 000000000000000000]
max_val_2_max_val_1_s (zext             ) [ 000000000000000000]
max_val_3             (select           ) [ 000000001111111111]
StgValue_165          (br               ) [ 000000001111111111]
i9                    (phi              ) [ 000000000000000100]
exitcond1             (icmp             ) [ 000000001111111111]
empty_39              (speclooptripcount) [ 000000000000000000]
i_9                   (add              ) [ 000000001111111111]
StgValue_170          (br               ) [ 000000000000000000]
tmp_48                (bitconcatenate   ) [ 000000000000000000]
tmp_59_cast           (zext             ) [ 000000000000000011]
StgValue_173          (br               ) [ 000000001111111111]
StgValue_174          (br               ) [ 001000001111111111]
j9                    (phi              ) [ 000000000000000010]
exitcond              (icmp             ) [ 000000001111111111]
empty_40              (speclooptripcount) [ 000000000000000000]
j_7                   (add              ) [ 000000001111111111]
StgValue_179          (br               ) [ 000000000000000000]
tmp_65_cast           (zext             ) [ 000000000000000000]
tmp_51                (add              ) [ 000000000000000000]
tmp_66_cast           (zext             ) [ 000000000000000001]
temp_addr             (getelementptr    ) [ 000000000000000001]
StgValue_185          (br               ) [ 000000001111111111]
dst_addr_1            (getelementptr    ) [ 000000000000000000]
temp_load             (load             ) [ 000000000000000000]
StgValue_188          (store            ) [ 000000000000000000]
StgValue_189          (br               ) [ 000000001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="binaryThreshold">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="binaryThreshold"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i10.i9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i11.i9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="temp_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="dst_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="20" slack="0"/>
<pin id="58" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/4 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="18" slack="0"/>
<pin id="63" dir="0" index="1" bw="8" slack="0"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_59/4 dst_load/13 StgValue_188/17 "/>
</bind>
</comp>

<comp id="67" class="1004" name="binaryThreshold_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="20" slack="0"/>
<pin id="71" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="binaryThreshold_addr/6 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="18" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="binaryThreshold_load/6 "/>
</bind>
</comp>

<comp id="80" class="1004" name="temp_addr_1_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="20" slack="0"/>
<pin id="84" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_1/11 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="18" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_134/11 temp_load/16 "/>
</bind>
</comp>

<comp id="92" class="1004" name="dst_addr_2_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="20" slack="0"/>
<pin id="96" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_2/13 "/>
</bind>
</comp>

<comp id="100" class="1004" name="temp_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="20" slack="0"/>
<pin id="104" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/16 "/>
</bind>
</comp>

<comp id="107" class="1004" name="dst_addr_1_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="20" slack="1"/>
<pin id="111" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_1/17 "/>
</bind>
</comp>

<comp id="116" class="1005" name="i1_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="1"/>
<pin id="118" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="i1_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="10" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="j2_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="1"/>
<pin id="129" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j2 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="j2_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="0"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="1" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2/3 "/>
</bind>
</comp>

<comp id="139" class="1005" name="k_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="1"/>
<pin id="141" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="k_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="150" class="1005" name="min_val_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_val (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="min_val_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="9" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_val/4 "/>
</bind>
</comp>

<comp id="162" class="1005" name="l_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="1"/>
<pin id="164" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="l_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="1" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l/5 "/>
</bind>
</comp>

<comp id="173" class="1005" name="min_val_1_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_val_1 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="min_val_1_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="32" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_val_1/5 "/>
</bind>
</comp>

<comp id="185" class="1005" name="iter_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="2" slack="1"/>
<pin id="187" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="iter (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="iter_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="0"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iter/8 "/>
</bind>
</comp>

<comp id="196" class="1005" name="i3_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="1"/>
<pin id="198" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="i3_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/9 "/>
</bind>
</comp>

<comp id="207" class="1005" name="j4_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="1"/>
<pin id="209" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j4 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="j4_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="0"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="1" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j4/10 "/>
</bind>
</comp>

<comp id="219" class="1005" name="max_val_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="max_val_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="1" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_val/11 "/>
</bind>
</comp>

<comp id="231" class="1005" name="k5_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="1"/>
<pin id="233" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k5 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="k5_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="0"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="1" slack="1"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k5/11 "/>
</bind>
</comp>

<comp id="242" class="1005" name="max_val_1_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_1 (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="max_val_1_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="32" slack="1"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_val_1/12 "/>
</bind>
</comp>

<comp id="254" class="1005" name="l6_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="2" slack="1"/>
<pin id="256" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l6 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="l6_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="0"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l6/12 "/>
</bind>
</comp>

<comp id="265" class="1005" name="i9_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="1"/>
<pin id="267" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i9 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="i9_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="0"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="1" slack="1"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i9/15 "/>
</bind>
</comp>

<comp id="276" class="1005" name="j9_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="1"/>
<pin id="278" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j9 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="j9_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="0"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="1" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j9/16 "/>
</bind>
</comp>

<comp id="287" class="1004" name="i1_cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="0"/>
<pin id="289" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="exitcond10_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="0"/>
<pin id="293" dir="0" index="1" bw="10" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond10/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="i_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="19" slack="0"/>
<pin id="305" dir="0" index="1" bw="10" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_50_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="19" slack="0"/>
<pin id="313" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_50_cast/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="j2_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="0"/>
<pin id="317" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j2_cast/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="exitcond9_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="10" slack="0"/>
<pin id="321" dir="0" index="1" bw="10" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="j_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="exitcond8_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="k_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="2" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp2_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="2" slack="0"/>
<pin id="351" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="x_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="0"/>
<pin id="355" dir="0" index="1" bw="10" slack="2"/>
<pin id="356" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_41_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="11" slack="0"/>
<pin id="361" dir="0" index="2" bw="5" slack="0"/>
<pin id="362" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="rev_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_42_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="0"/>
<pin id="374" dir="0" index="1" bw="11" slack="0"/>
<pin id="375" dir="0" index="2" bw="5" slack="0"/>
<pin id="376" dir="0" index="3" bw="5" slack="0"/>
<pin id="377" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_42/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_47_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="20" slack="0"/>
<pin id="390" dir="0" index="1" bw="11" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_47/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp4_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp4/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_40_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_40/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_49_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="10" slack="1"/>
<pin id="409" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49_cast/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_46_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="19" slack="2"/>
<pin id="413" dir="0" index="1" bw="10" slack="0"/>
<pin id="414" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_53_cast_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="20" slack="0"/>
<pin id="418" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_53_cast/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="exitcond7_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="2" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="l_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="2" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_1/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp3_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="2" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp3_cast_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="2" slack="0"/>
<pin id="441" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="y_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="2" slack="0"/>
<pin id="445" dir="0" index="1" bw="10" slack="2"/>
<pin id="446" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_43_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="11" slack="0"/>
<pin id="451" dir="0" index="2" bw="5" slack="0"/>
<pin id="452" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_43/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="rev7_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev7/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_44_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="0"/>
<pin id="464" dir="0" index="1" bw="11" slack="0"/>
<pin id="465" dir="0" index="2" bw="5" slack="0"/>
<pin id="466" dir="0" index="3" bw="5" slack="0"/>
<pin id="467" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_44/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="icmp2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp5_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp5/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="or_cond3_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="1"/>
<pin id="487" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond3/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_62_cast_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="11" slack="0"/>
<pin id="491" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_62_cast/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_49_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="11" slack="0"/>
<pin id="495" dir="0" index="1" bw="20" slack="1"/>
<pin id="496" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_49/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_63_cast_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="20" slack="1"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_63_cast/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="min_val_2_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="9" slack="0"/>
<pin id="505" dir="0" index="2" bw="1" slack="0"/>
<pin id="506" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_val_2/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_50_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="9" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="2"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_50/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="min_val_2_min_val_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="9" slack="0"/>
<pin id="519" dir="0" index="2" bw="32" slack="2"/>
<pin id="520" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_val_2_min_val_1/7 "/>
</bind>
</comp>

<comp id="524" class="1004" name="min_val_3_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="2"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="0" index="2" bw="32" slack="2"/>
<pin id="528" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_val_3/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="exitcond6_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="2" slack="0"/>
<pin id="533" dir="0" index="1" bw="2" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="iter_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="2" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iter_1/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="i3_cast_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="10" slack="0"/>
<pin id="545" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i3_cast/9 "/>
</bind>
</comp>

<comp id="547" class="1004" name="exitcond5_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="10" slack="0"/>
<pin id="549" dir="0" index="1" bw="10" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/9 "/>
</bind>
</comp>

<comp id="553" class="1004" name="i_8_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="10" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/9 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_s_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="19" slack="0"/>
<pin id="561" dir="0" index="1" bw="10" slack="0"/>
<pin id="562" dir="0" index="2" bw="1" slack="0"/>
<pin id="563" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_52_cast_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="19" slack="0"/>
<pin id="569" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_52_cast/9 "/>
</bind>
</comp>

<comp id="571" class="1004" name="j4_cast_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="10" slack="0"/>
<pin id="573" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j4_cast/10 "/>
</bind>
</comp>

<comp id="575" class="1004" name="exitcond4_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="10" slack="0"/>
<pin id="577" dir="0" index="1" bw="10" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/10 "/>
</bind>
</comp>

<comp id="581" class="1004" name="j_8_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="10" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_8/10 "/>
</bind>
</comp>

<comp id="587" class="1004" name="exitcond3_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="2" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/11 "/>
</bind>
</comp>

<comp id="593" class="1004" name="k_3_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="2" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/11 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp6_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="2" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/11 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp6_cast_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="2" slack="0"/>
<pin id="607" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp6_cast/11 "/>
</bind>
</comp>

<comp id="609" class="1004" name="x_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="2" slack="0"/>
<pin id="611" dir="0" index="1" bw="10" slack="2"/>
<pin id="612" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/11 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_53_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="11" slack="0"/>
<pin id="617" dir="0" index="2" bw="5" slack="0"/>
<pin id="618" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/11 "/>
</bind>
</comp>

<comp id="622" class="1004" name="rev1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/11 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_54_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="2" slack="0"/>
<pin id="630" dir="0" index="1" bw="11" slack="0"/>
<pin id="631" dir="0" index="2" bw="5" slack="0"/>
<pin id="632" dir="0" index="3" bw="5" slack="0"/>
<pin id="633" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_54/11 "/>
</bind>
</comp>

<comp id="638" class="1004" name="icmp3_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="2" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp3/11 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_55_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="20" slack="0"/>
<pin id="646" dir="0" index="1" bw="11" slack="0"/>
<pin id="647" dir="0" index="2" bw="1" slack="0"/>
<pin id="648" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_55/11 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp8_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp8/11 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_45_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_45/11 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_68_cast_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="10" slack="1"/>
<pin id="665" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_68_cast/11 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_52_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="19" slack="2"/>
<pin id="669" dir="0" index="1" bw="10" slack="0"/>
<pin id="670" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_52/11 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_69_cast_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="20" slack="0"/>
<pin id="674" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_69_cast/11 "/>
</bind>
</comp>

<comp id="677" class="1004" name="exitcond2_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="2" slack="0"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/12 "/>
</bind>
</comp>

<comp id="683" class="1004" name="l_2_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="2" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_2/12 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp7_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="2" slack="0"/>
<pin id="692" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/12 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp7_cast_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="2" slack="0"/>
<pin id="697" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp7_cast/12 "/>
</bind>
</comp>

<comp id="699" class="1004" name="y_1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="10" slack="2"/>
<pin id="701" dir="0" index="1" bw="2" slack="0"/>
<pin id="702" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/12 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_56_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="11" slack="0"/>
<pin id="707" dir="0" index="2" bw="5" slack="0"/>
<pin id="708" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/12 "/>
</bind>
</comp>

<comp id="712" class="1004" name="rev2_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev2/12 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_57_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="2" slack="0"/>
<pin id="720" dir="0" index="1" bw="11" slack="0"/>
<pin id="721" dir="0" index="2" bw="5" slack="0"/>
<pin id="722" dir="0" index="3" bw="5" slack="0"/>
<pin id="723" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_57/12 "/>
</bind>
</comp>

<comp id="728" class="1004" name="icmp4_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="2" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp4/12 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp9_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp9/12 "/>
</bind>
</comp>

<comp id="740" class="1004" name="or_cond6_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="1"/>
<pin id="743" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond6/12 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_76_cast_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="11" slack="0"/>
<pin id="747" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_76_cast/12 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_58_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="20" slack="1"/>
<pin id="751" dir="0" index="1" bw="11" slack="0"/>
<pin id="752" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_58/12 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_77_cast_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="20" slack="1"/>
<pin id="756" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_77_cast/13 "/>
</bind>
</comp>

<comp id="758" class="1004" name="max_val_2_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="0"/>
<pin id="760" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="max_val_2/14 "/>
</bind>
</comp>

<comp id="762" class="1004" name="max_val_2_cast_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="0"/>
<pin id="764" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="max_val_2_cast/14 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_59_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="8" slack="0"/>
<pin id="768" dir="0" index="1" bw="32" slack="2"/>
<pin id="769" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_59/14 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_60_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="2"/>
<pin id="774" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_60/14 "/>
</bind>
</comp>

<comp id="776" class="1004" name="max_val_2_max_val_1_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="8" slack="0"/>
<pin id="779" dir="0" index="2" bw="31" slack="0"/>
<pin id="780" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_2_max_val_1/14 "/>
</bind>
</comp>

<comp id="784" class="1004" name="max_val_2_max_val_1_s_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="31" slack="0"/>
<pin id="786" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="max_val_2_max_val_1_s/14 "/>
</bind>
</comp>

<comp id="788" class="1004" name="max_val_3_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="2"/>
<pin id="790" dir="0" index="1" bw="31" slack="0"/>
<pin id="791" dir="0" index="2" bw="32" slack="2"/>
<pin id="792" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_3/14 "/>
</bind>
</comp>

<comp id="795" class="1004" name="exitcond1_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="10" slack="0"/>
<pin id="797" dir="0" index="1" bw="10" slack="0"/>
<pin id="798" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/15 "/>
</bind>
</comp>

<comp id="801" class="1004" name="i_9_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="10" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/15 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_48_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="19" slack="0"/>
<pin id="809" dir="0" index="1" bw="10" slack="0"/>
<pin id="810" dir="0" index="2" bw="1" slack="0"/>
<pin id="811" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_48/15 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_59_cast_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="19" slack="0"/>
<pin id="817" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_59_cast/15 "/>
</bind>
</comp>

<comp id="819" class="1004" name="exitcond_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="10" slack="0"/>
<pin id="821" dir="0" index="1" bw="10" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/16 "/>
</bind>
</comp>

<comp id="825" class="1004" name="j_7_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="10" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_7/16 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_65_cast_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="10" slack="0"/>
<pin id="833" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_65_cast/16 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_51_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="19" slack="1"/>
<pin id="837" dir="0" index="1" bw="10" slack="0"/>
<pin id="838" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_51/16 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_66_cast_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="20" slack="0"/>
<pin id="842" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_66_cast/16 "/>
</bind>
</comp>

<comp id="845" class="1005" name="i1_cast_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="11" slack="2"/>
<pin id="847" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="i1_cast "/>
</bind>
</comp>

<comp id="853" class="1005" name="i_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="10" slack="0"/>
<pin id="855" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="858" class="1005" name="tmp_50_cast_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="20" slack="2"/>
<pin id="860" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="tmp_50_cast "/>
</bind>
</comp>

<comp id="863" class="1005" name="j2_cast_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="11" slack="2"/>
<pin id="865" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="j2_cast "/>
</bind>
</comp>

<comp id="871" class="1005" name="j_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="10" slack="0"/>
<pin id="873" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="879" class="1005" name="k_2_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="2" slack="0"/>
<pin id="881" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="884" class="1005" name="tmp_47_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="20" slack="1"/>
<pin id="886" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="889" class="1005" name="tmp4_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="1"/>
<pin id="891" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="897" class="1005" name="l_1_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="2" slack="0"/>
<pin id="899" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="l_1 "/>
</bind>
</comp>

<comp id="902" class="1005" name="or_cond3_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="1"/>
<pin id="904" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_cond3 "/>
</bind>
</comp>

<comp id="907" class="1005" name="tmp_49_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="20" slack="1"/>
<pin id="909" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="912" class="1005" name="binaryThreshold_addr_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="18" slack="1"/>
<pin id="914" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="binaryThreshold_addr "/>
</bind>
</comp>

<comp id="917" class="1005" name="min_val_3_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="1"/>
<pin id="919" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_val_3 "/>
</bind>
</comp>

<comp id="925" class="1005" name="iter_1_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="2" slack="0"/>
<pin id="927" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="iter_1 "/>
</bind>
</comp>

<comp id="930" class="1005" name="i3_cast_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="11" slack="2"/>
<pin id="932" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="i3_cast "/>
</bind>
</comp>

<comp id="938" class="1005" name="i_8_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="10" slack="0"/>
<pin id="940" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="943" class="1005" name="tmp_52_cast_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="20" slack="2"/>
<pin id="945" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="tmp_52_cast "/>
</bind>
</comp>

<comp id="948" class="1005" name="j4_cast_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="11" slack="2"/>
<pin id="950" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="j4_cast "/>
</bind>
</comp>

<comp id="956" class="1005" name="j_8_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="10" slack="0"/>
<pin id="958" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_8 "/>
</bind>
</comp>

<comp id="964" class="1005" name="k_3_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="2" slack="0"/>
<pin id="966" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="969" class="1005" name="tmp_55_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="20" slack="1"/>
<pin id="971" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

<comp id="974" class="1005" name="tmp8_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="1"/>
<pin id="976" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="982" class="1005" name="l_2_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="2" slack="0"/>
<pin id="984" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="l_2 "/>
</bind>
</comp>

<comp id="987" class="1005" name="or_cond6_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="1"/>
<pin id="989" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_cond6 "/>
</bind>
</comp>

<comp id="992" class="1005" name="tmp_58_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="20" slack="1"/>
<pin id="994" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="997" class="1005" name="dst_addr_2_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="18" slack="1"/>
<pin id="999" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="dst_addr_2 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="max_val_3_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="1"/>
<pin id="1004" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_3 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="i_9_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="10" slack="0"/>
<pin id="1012" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="tmp_59_cast_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="20" slack="1"/>
<pin id="1017" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59_cast "/>
</bind>
</comp>

<comp id="1023" class="1005" name="j_7_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="10" slack="0"/>
<pin id="1025" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_7 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="tmp_66_cast_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="64" slack="1"/>
<pin id="1030" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66_cast "/>
</bind>
</comp>

<comp id="1033" class="1005" name="temp_addr_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="18" slack="1"/>
<pin id="1035" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="42" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="42" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="42" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="80" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="42" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="92" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="105"><net_src comp="42" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="106"><net_src comp="100" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="42" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="86" pin="3"/><net_sink comp="61" pin=1"/></net>

<net id="115"><net_src comp="107" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="138"><net_src comp="131" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="161"><net_src comp="154" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="176"><net_src comp="173" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="183"><net_src comp="150" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="184"><net_src comp="177" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="210"><net_src comp="6" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="230"><net_src comp="223" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="234"><net_src comp="20" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="245"><net_src comp="242" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="252"><net_src comp="219" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="253"><net_src comp="246" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="257"><net_src comp="20" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="268"><net_src comp="6" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="279"><net_src comp="6" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="290"><net_src comp="120" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="120" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="8" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="120" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="14" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="16" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="120" pin="4"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="18" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="131" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="131" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="8" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="131" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="14" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="143" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="24" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="143" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="28" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="143" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="24" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="30" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="353" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="32" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="370"><net_src comp="358" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="34" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="378"><net_src comp="36" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="353" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="38" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="32" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="386"><net_src comp="372" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="28" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="40" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="353" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="18" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="400"><net_src comp="382" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="366" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="154" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="410"><net_src comp="127" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="407" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="411" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="425"><net_src comp="166" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="24" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="166" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="28" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="166" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="24" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="30" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="443" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="32" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="448" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="34" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="468"><net_src comp="36" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="443" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="38" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="32" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="476"><net_src comp="462" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="28" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="456" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="443" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="489" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="498" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="507"><net_src comp="74" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="22" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="44" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="502" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="173" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="502" pin="3"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="173" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="529"><net_src comp="516" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="530"><net_src comp="173" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="535"><net_src comp="189" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="46" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="189" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="28" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="200" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="200" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="8" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="200" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="14" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="16" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="200" pin="4"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="18" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="570"><net_src comp="559" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="211" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="211" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="8" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="211" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="14" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="235" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="24" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="235" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="28" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="235" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="24" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="599" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="605" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="619"><net_src comp="30" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="609" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="32" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="626"><net_src comp="614" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="34" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="634"><net_src comp="36" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="609" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="636"><net_src comp="38" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="637"><net_src comp="32" pin="0"/><net_sink comp="628" pin=3"/></net>

<net id="642"><net_src comp="628" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="28" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="649"><net_src comp="40" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="609" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="18" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="656"><net_src comp="638" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="622" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="223" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="666"><net_src comp="207" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="671"><net_src comp="663" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="675"><net_src comp="667" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="681"><net_src comp="258" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="24" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="258" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="28" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="24" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="258" pin="4"/><net_sink comp="689" pin=1"/></net>

<net id="698"><net_src comp="689" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="695" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="30" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="699" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="32" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="716"><net_src comp="704" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="34" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="724"><net_src comp="36" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="725"><net_src comp="699" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="726"><net_src comp="38" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="727"><net_src comp="32" pin="0"/><net_sink comp="718" pin=3"/></net>

<net id="732"><net_src comp="718" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="28" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="728" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="712" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="734" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="748"><net_src comp="699" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="753"><net_src comp="745" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="757"><net_src comp="754" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="761"><net_src comp="61" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="61" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="770"><net_src comp="758" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="242" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="775"><net_src comp="242" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="781"><net_src comp="766" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="762" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="772" pin="1"/><net_sink comp="776" pin=2"/></net>

<net id="787"><net_src comp="776" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="793"><net_src comp="784" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="794"><net_src comp="242" pin="1"/><net_sink comp="788" pin=2"/></net>

<net id="799"><net_src comp="269" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="8" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="269" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="14" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="812"><net_src comp="16" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="813"><net_src comp="269" pin="4"/><net_sink comp="807" pin=1"/></net>

<net id="814"><net_src comp="18" pin="0"/><net_sink comp="807" pin=2"/></net>

<net id="818"><net_src comp="807" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="823"><net_src comp="280" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="8" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="280" pin="4"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="14" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="834"><net_src comp="280" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="839"><net_src comp="831" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="843"><net_src comp="835" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="848"><net_src comp="287" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="856"><net_src comp="297" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="861"><net_src comp="311" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="866"><net_src comp="315" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="874"><net_src comp="325" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="882"><net_src comp="337" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="887"><net_src comp="388" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="892"><net_src comp="396" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="900"><net_src comp="427" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="905"><net_src comp="484" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="910"><net_src comp="493" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="915"><net_src comp="67" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="920"><net_src comp="524" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="928"><net_src comp="537" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="933"><net_src comp="543" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="941"><net_src comp="553" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="946"><net_src comp="567" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="951"><net_src comp="571" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="959"><net_src comp="581" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="967"><net_src comp="593" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="972"><net_src comp="644" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="977"><net_src comp="652" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="985"><net_src comp="683" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="990"><net_src comp="740" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="995"><net_src comp="749" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1000"><net_src comp="92" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="1005"><net_src comp="788" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1013"><net_src comp="801" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="1018"><net_src comp="815" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1026"><net_src comp="825" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="1031"><net_src comp="840" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="1036"><net_src comp="100" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="86" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {4 17 }
 - Input state : 
	Port: morphologyEx : dst | {13 14 }
	Port: morphologyEx : binaryThreshold | {6 7 }
  - Chain level:
	State 1
	State 2
		i1_cast : 1
		exitcond10 : 1
		i : 1
		StgValue_25 : 2
		tmp : 1
		tmp_50_cast : 2
	State 3
		j2_cast : 1
		exitcond9 : 1
		j : 1
		StgValue_35 : 2
	State 4
		exitcond8 : 1
		k_2 : 1
		StgValue_43 : 2
		tmp2 : 1
		tmp2_cast : 2
		x : 3
		tmp_41 : 4
		rev : 5
		tmp_42 : 4
		icmp : 5
		tmp_47 : 4
		tmp4 : 6
		tmp_40 : 1
		tmp_46 : 1
		tmp_53_cast : 2
		dst_addr : 3
		StgValue_59 : 4
	State 5
		exitcond7 : 1
		l_1 : 1
		StgValue_66 : 2
		tmp3 : 1
		tmp3_cast : 2
		y : 3
		tmp_43 : 4
		rev7 : 5
		tmp_44 : 4
		icmp2 : 5
		tmp5 : 6
		or_cond3 : 6
		tmp_62_cast : 4
		tmp_49 : 5
	State 6
		binaryThreshold_addr : 1
		binaryThreshold_load : 2
	State 7
		min_val_2 : 1
		tmp_50 : 2
		min_val_2_min_val_1 : 3
		min_val_3 : 4
	State 8
		exitcond6 : 1
		iter_1 : 1
		StgValue_92 : 2
	State 9
		i3_cast : 1
		exitcond5 : 1
		i_8 : 1
		StgValue_100 : 2
		tmp_s : 1
		tmp_52_cast : 2
	State 10
		j4_cast : 1
		exitcond4 : 1
		j_8 : 1
		StgValue_110 : 2
	State 11
		exitcond3 : 1
		k_3 : 1
		StgValue_118 : 2
		tmp6 : 1
		tmp6_cast : 2
		x_1 : 3
		tmp_53 : 4
		rev1 : 5
		tmp_54 : 4
		icmp3 : 5
		tmp_55 : 4
		tmp8 : 6
		tmp_45 : 1
		tmp_52 : 1
		tmp_69_cast : 2
		temp_addr_1 : 3
		StgValue_134 : 4
	State 12
		exitcond2 : 1
		l_2 : 1
		StgValue_141 : 2
		tmp7 : 1
		tmp7_cast : 2
		y_1 : 3
		tmp_56 : 4
		rev2 : 5
		tmp_57 : 4
		icmp4 : 5
		tmp9 : 6
		or_cond6 : 6
		tmp_76_cast : 4
		tmp_58 : 5
	State 13
		dst_addr_2 : 1
		dst_load : 2
	State 14
		max_val_2 : 1
		max_val_2_cast : 1
		tmp_59 : 2
		max_val_2_max_val_1 : 3
		max_val_2_max_val_1_s : 4
		max_val_3 : 5
	State 15
		exitcond1 : 1
		i_9 : 1
		StgValue_170 : 2
		tmp_48 : 1
		tmp_59_cast : 2
	State 16
		exitcond : 1
		j_7 : 1
		StgValue_179 : 2
		tmp_65_cast : 1
		tmp_51 : 2
		tmp_66_cast : 3
		temp_addr : 4
		temp_load : 5
	State 17
		StgValue_188 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |           i_fu_297           |    0    |    17   |
|          |           j_fu_325           |    0    |    17   |
|          |          k_2_fu_337          |    0    |    10   |
|          |          tmp2_fu_343         |    0    |    10   |
|          |           x_fu_353           |    0    |    17   |
|          |         tmp_46_fu_411        |    0    |    26   |
|          |          l_1_fu_427          |    0    |    10   |
|          |          tmp3_fu_433         |    0    |    10   |
|          |           y_fu_443           |    0    |    17   |
|          |         tmp_49_fu_493        |    0    |    27   |
|          |         iter_1_fu_537        |    0    |    10   |
|    add   |          i_8_fu_553          |    0    |    17   |
|          |          j_8_fu_581          |    0    |    17   |
|          |          k_3_fu_593          |    0    |    10   |
|          |          tmp6_fu_599         |    0    |    10   |
|          |          x_1_fu_609          |    0    |    17   |
|          |         tmp_52_fu_667        |    0    |    26   |
|          |          l_2_fu_683          |    0    |    10   |
|          |          tmp7_fu_689         |    0    |    10   |
|          |          y_1_fu_699          |    0    |    17   |
|          |         tmp_58_fu_749        |    0    |    27   |
|          |          i_9_fu_801          |    0    |    17   |
|          |          j_7_fu_825          |    0    |    17   |
|          |         tmp_51_fu_835        |    0    |    26   |
|----------|------------------------------|---------|---------|
|          |       exitcond10_fu_291      |    0    |    13   |
|          |       exitcond9_fu_319       |    0    |    13   |
|          |       exitcond8_fu_331       |    0    |    8    |
|          |          icmp_fu_382         |    0    |    8    |
|          |       exitcond7_fu_421       |    0    |    8    |
|          |         icmp2_fu_472         |    0    |    8    |
|          |         tmp_50_fu_510        |    0    |    18   |
|          |       exitcond6_fu_531       |    0    |    8    |
|   icmp   |       exitcond5_fu_547       |    0    |    13   |
|          |       exitcond4_fu_575       |    0    |    13   |
|          |       exitcond3_fu_587       |    0    |    8    |
|          |         icmp3_fu_638         |    0    |    8    |
|          |       exitcond2_fu_677       |    0    |    8    |
|          |         icmp4_fu_728         |    0    |    8    |
|          |         tmp_59_fu_766        |    0    |    18   |
|          |       exitcond1_fu_795       |    0    |    13   |
|          |        exitcond_fu_819       |    0    |    13   |
|----------|------------------------------|---------|---------|
|          |       min_val_2_fu_502       |    0    |    9    |
|          |  min_val_2_min_val_1_fu_516  |    0    |    32   |
|  select  |       min_val_3_fu_524       |    0    |    32   |
|          |  max_val_2_max_val_1_fu_776  |    0    |    31   |
|          |       max_val_3_fu_788       |    0    |    32   |
|----------|------------------------------|---------|---------|
|          |          tmp4_fu_396         |    0    |    8    |
|          |          tmp5_fu_478         |    0    |    8    |
|    and   |        or_cond3_fu_484       |    0    |    8    |
|          |          tmp8_fu_652         |    0    |    8    |
|          |          tmp9_fu_734         |    0    |    8    |
|          |        or_cond6_fu_740       |    0    |    8    |
|----------|------------------------------|---------|---------|
|          |          rev_fu_366          |    0    |    8    |
|    xor   |          rev7_fu_456         |    0    |    8    |
|          |          rev1_fu_622         |    0    |    8    |
|          |          rev2_fu_712         |    0    |    8    |
|----------|------------------------------|---------|---------|
|          |        i1_cast_fu_287        |    0    |    0    |
|          |      tmp_50_cast_fu_311      |    0    |    0    |
|          |        j2_cast_fu_315        |    0    |    0    |
|          |      tmp_49_cast_fu_407      |    0    |    0    |
|          |      tmp_53_cast_fu_416      |    0    |    0    |
|          |        i3_cast_fu_543        |    0    |    0    |
|          |      tmp_52_cast_fu_567      |    0    |    0    |
|   zext   |        j4_cast_fu_571        |    0    |    0    |
|          |      tmp_68_cast_fu_663      |    0    |    0    |
|          |      tmp_69_cast_fu_672      |    0    |    0    |
|          |       max_val_2_fu_758       |    0    |    0    |
|          |     max_val_2_cast_fu_762    |    0    |    0    |
|          | max_val_2_max_val_1_s_fu_784 |    0    |    0    |
|          |      tmp_59_cast_fu_815      |    0    |    0    |
|          |      tmp_65_cast_fu_831      |    0    |    0    |
|          |      tmp_66_cast_fu_840      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          tmp_fu_303          |    0    |    0    |
|          |         tmp_47_fu_388        |    0    |    0    |
|bitconcatenate|         tmp_s_fu_559         |    0    |    0    |
|          |         tmp_55_fu_644        |    0    |    0    |
|          |         tmp_48_fu_807        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       tmp2_cast_fu_349       |    0    |    0    |
|          |       tmp3_cast_fu_439       |    0    |    0    |
|          |      tmp_62_cast_fu_489      |    0    |    0    |
|   sext   |      tmp_63_cast_fu_498      |    0    |    0    |
|          |       tmp6_cast_fu_605       |    0    |    0    |
|          |       tmp7_cast_fu_695       |    0    |    0    |
|          |      tmp_76_cast_fu_745      |    0    |    0    |
|          |      tmp_77_cast_fu_754      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_41_fu_358        |    0    |    0    |
| bitselect|         tmp_43_fu_448        |    0    |    0    |
|          |         tmp_53_fu_614        |    0    |    0    |
|          |         tmp_56_fu_704        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_42_fu_372        |    0    |    0    |
|partselect|         tmp_44_fu_462        |    0    |    0    |
|          |         tmp_54_fu_628        |    0    |    0    |
|          |         tmp_57_fu_718        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_40_fu_402        |    0    |    0    |
|   trunc  |         tmp_45_fu_658        |    0    |    0    |
|          |         tmp_60_fu_772        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   794   |
|----------|------------------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|temp|   128  |    0   |    0   |
+----+--------+--------+--------+
|Total|   128  |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|binaryThreshold_addr_reg_912|   18   |
|     dst_addr_2_reg_997     |   18   |
|       i1_cast_reg_845      |   11   |
|         i1_reg_116         |   10   |
|       i3_cast_reg_930      |   11   |
|         i3_reg_196         |   10   |
|         i9_reg_265         |   10   |
|         i_8_reg_938        |   10   |
|        i_9_reg_1010        |   10   |
|          i_reg_853         |   10   |
|       iter_1_reg_925       |    2   |
|        iter_reg_185        |    2   |
|       j2_cast_reg_863      |   11   |
|         j2_reg_127         |   10   |
|       j4_cast_reg_948      |   11   |
|         j4_reg_207         |   10   |
|         j9_reg_276         |   10   |
|        j_7_reg_1023        |   10   |
|         j_8_reg_956        |   10   |
|          j_reg_871         |   10   |
|         k5_reg_231         |    2   |
|         k_2_reg_879        |    2   |
|         k_3_reg_964        |    2   |
|          k_reg_139         |    2   |
|         l6_reg_254         |    2   |
|         l_1_reg_897        |    2   |
|         l_2_reg_982        |    2   |
|          l_reg_162         |    2   |
|      max_val_1_reg_242     |   32   |
|     max_val_3_reg_1002     |   32   |
|       max_val_reg_219      |   32   |
|      min_val_1_reg_173     |   32   |
|      min_val_3_reg_917     |   32   |
|       min_val_reg_150      |   32   |
|      or_cond3_reg_902      |    1   |
|      or_cond6_reg_987      |    1   |
|     temp_addr_reg_1033     |   18   |
|        tmp4_reg_889        |    1   |
|        tmp8_reg_974        |    1   |
|       tmp_47_reg_884       |   20   |
|       tmp_49_reg_907       |   20   |
|     tmp_50_cast_reg_858    |   20   |
|     tmp_52_cast_reg_943    |   20   |
|       tmp_55_reg_969       |   20   |
|       tmp_58_reg_992       |   20   |
|    tmp_59_cast_reg_1015    |   20   |
|    tmp_66_cast_reg_1028    |   64   |
+----------------------------+--------+
|            Total           |   638  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   4  |  18  |   72   ||    21   |
| grp_access_fu_61 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_74 |  p0  |   2  |  18  |   36   ||    9    |
| grp_access_fu_86 |  p0  |   3  |  18  |   54   ||    15   |
|    j2_reg_127    |  p0  |   2  |  10  |   20   ||    9    |
|  min_val_reg_150 |  p0  |   2  |  32  |   64   ||    9    |
|    j4_reg_207    |  p0  |   2  |  10  |   20   ||    9    |
|  max_val_reg_219 |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   346  || 13.4462 ||    90   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   794  |
|   Memory  |   128  |    -   |    0   |    0   |
|Multiplexer|    -   |   13   |    -   |   90   |
|  Register |    -   |    -   |   638  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   128  |   13   |   638  |   884  |
+-----------+--------+--------+--------+--------+
