#
## This makefile only builds the VHDL for shift_reg_2!
#
#
PIPES=../pipes.aa ./signals.aa 

all: dram_controller_subsystem.hsys  $(PIPES)
	buildHierarchicalModel.py  -s ghdl -a dram_controller_subsystem_dram_controller_subsystem_lib -J acb_dram_controller_bridge.HSYS -H $(PIPES)


clean:
	rm -rf lib/*.a objsw/*.o vhdl/*  aa2c/*.* *.c *.h *.txt *.log


PHONY: all clean tests
