

================================================================
== Vitis HLS Report for 'clefia_Pipeline_ClefiaKeySet192_label8'
================================================================
* Date:           Mon Dec 12 08:58:22 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.634 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ClefiaKeySet192_label8  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_4 = load i4 %i" [clefia.c:329->clefia.c:399]   --->   Operation 8 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.30ns)   --->   "%icmp_ln329 = icmp_eq  i4 %i_4, i4 8" [clefia.c:329->clefia.c:399]   --->   Operation 10 'icmp' 'icmp_ln329' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%add_ln329 = add i4 %i_4, i4 1" [clefia.c:329->clefia.c:399]   --->   Operation 12 'add' 'add_ln329' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln329 = br i1 %icmp_ln329, void %for.inc.split.i, void %while.body.i.i.i7.preheader.exitStub" [clefia.c:329->clefia.c:399]   --->   Operation 13 'br' 'br_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_cast652 = zext i4 %i_4" [clefia.c:329->clefia.c:399]   --->   Operation 14 'zext' 'i_cast652' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%skey_addr = getelementptr i8 %skey, i64 0, i64 %i_cast652" [clefia.c:330->clefia.c:399]   --->   Operation 15 'getelementptr' 'skey_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%skey_load = load i5 %skey_addr" [clefia.c:330->clefia.c:399]   --->   Operation 16 'load' 'skey_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln329 = store i4 %add_ln329, i4 %i" [clefia.c:329->clefia.c:399]   --->   Operation 17 'store' 'store_ln329' <Predicate = (!icmp_ln329)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln329)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.63>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln326 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [clefia.c:326->clefia.c:399]   --->   Operation 18 'specloopname' 'specloopname_ln326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (2.32ns)   --->   "%skey_load = load i5 %skey_addr" [clefia.c:330->clefia.c:399]   --->   Operation 19 'load' 'skey_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_2 : Operation 20 [1/1] (0.99ns)   --->   "%xor_ln330 = xor i8 %skey_load, i8 255" [clefia.c:330->clefia.c:399]   --->   Operation 20 'xor' 'xor_ln330' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.97ns)   --->   "%xor_ln330_2 = xor i4 %i_4, i4 8" [clefia.c:330->clefia.c:399]   --->   Operation 21 'xor' 'xor_ln330_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln330 = sext i4 %xor_ln330_2" [clefia.c:330->clefia.c:399]   --->   Operation 22 'sext' 'sext_ln330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln330 = zext i5 %sext_ln330" [clefia.c:330->clefia.c:399]   --->   Operation 23 'zext' 'zext_ln330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%skey256_addr = getelementptr i8 %skey256, i64 0, i64 %zext_ln330" [clefia.c:330->clefia.c:399]   --->   Operation 24 'getelementptr' 'skey256_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.32ns)   --->   "%store_ln330 = store i8 %xor_ln330, i5 %skey256_addr" [clefia.c:330->clefia.c:399]   --->   Operation 25 'store' 'store_ln330' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln329 = br void %for.inc.i" [clefia.c:329->clefia.c:399]   --->   Operation 26 'br' 'br_ln329' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', clefia.c:329->clefia.c:399) on local variable 'i' [7]  (0 ns)
	'add' operation ('add_ln329', clefia.c:329->clefia.c:399) [11]  (1.74 ns)
	'store' operation ('store_ln329', clefia.c:329->clefia.c:399) of variable 'add_ln329', clefia.c:329->clefia.c:399 on local variable 'i' [24]  (1.59 ns)

 <State 2>: 5.63ns
The critical path consists of the following:
	'load' operation ('skey_load', clefia.c:330->clefia.c:399) on array 'skey' [17]  (2.32 ns)
	'xor' operation ('xor_ln330', clefia.c:330->clefia.c:399) [18]  (0.99 ns)
	'store' operation ('store_ln330', clefia.c:330->clefia.c:399) of variable 'xor_ln330', clefia.c:330->clefia.c:399 on array 'skey256' [23]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
