$date
	Tue Feb 07 04:35:46 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! s $end
$var wire 1 " carr $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module h0 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " cout $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1$
#20
1#
0$
#30
1"
0!
1$
#40
