

================================================================
== Vitis HLS Report for 'linear_ap_fixed_18_14_5_3_0_ap_fixed_24_12_5_3_0_linear_config5_s'
================================================================
* Date:           Tue May 13 05:08:58 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  3.908 ns|     1.88 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|       2|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      27|    -|
|Register         |        -|    -|      34|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      34|      29|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_done       |   9|          2|    1|          2|
    |layer5_out_0  |   9|          2|   16|         32|
    |layer5_out_1  |   9|          2|   16|         32|
    +--------------+----+-----------+-----+-----------+
    |Total         |  27|          6|   33|         66|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   1|   0|    1|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |layer5_out_0_preg  |  16|   0|   24|          8|
    |layer5_out_1_preg  |  16|   0|   24|          8|
    +-------------------+----+----+-----+-----------+
    |Total              |  34|   0|   50|         16|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                                 Source Object                                |    C Type    |
+---------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  linear<ap_fixed<18, 14, 5, 3, 0>, ap_fixed<24, 12, 5, 3, 0>, linear_config5>|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  linear<ap_fixed<18, 14, 5, 3, 0>, ap_fixed<24, 12, 5, 3, 0>, linear_config5>|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  linear<ap_fixed<18, 14, 5, 3, 0>, ap_fixed<24, 12, 5, 3, 0>, linear_config5>|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  linear<ap_fixed<18, 14, 5, 3, 0>, ap_fixed<24, 12, 5, 3, 0>, linear_config5>|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|  linear<ap_fixed<18, 14, 5, 3, 0>, ap_fixed<24, 12, 5, 3, 0>, linear_config5>|  return value|
|ap_ce                |   in|    1|  ap_ctrl_hs|  linear<ap_fixed<18, 14, 5, 3, 0>, ap_fixed<24, 12, 5, 3, 0>, linear_config5>|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  linear<ap_fixed<18, 14, 5, 3, 0>, ap_fixed<24, 12, 5, 3, 0>, linear_config5>|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  linear<ap_fixed<18, 14, 5, 3, 0>, ap_fixed<24, 12, 5, 3, 0>, linear_config5>|  return value|
|p_read               |   in|   16|     ap_none|                                                                        p_read|        scalar|
|p_read1              |   in|   16|     ap_none|                                                                       p_read1|        scalar|
|layer5_out_0         |  out|   24|      ap_vld|                                                                  layer5_out_0|       pointer|
|layer5_out_0_ap_vld  |  out|    1|      ap_vld|                                                                  layer5_out_0|       pointer|
|layer5_out_1         |  out|   24|      ap_vld|                                                                  layer5_out_1|       pointer|
|layer5_out_1_ap_vld  |  out|    1|      ap_vld|                                                                  layer5_out_1|       pointer|
+---------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+

