// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_69 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_330_p2;
reg   [0:0] icmp_ln86_reg_1320;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1320_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1320_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1320_pp0_iter3_reg;
wire   [0:0] icmp_ln86_883_fu_336_p2;
reg   [0:0] icmp_ln86_883_reg_1331;
wire   [0:0] icmp_ln86_884_fu_342_p2;
reg   [0:0] icmp_ln86_884_reg_1336;
reg   [0:0] icmp_ln86_884_reg_1336_pp0_iter1_reg;
reg   [0:0] icmp_ln86_884_reg_1336_pp0_iter2_reg;
wire   [0:0] icmp_ln86_885_fu_348_p2;
reg   [0:0] icmp_ln86_885_reg_1342;
wire   [0:0] icmp_ln86_886_fu_354_p2;
reg   [0:0] icmp_ln86_886_reg_1348;
reg   [0:0] icmp_ln86_886_reg_1348_pp0_iter1_reg;
wire   [0:0] icmp_ln86_887_fu_360_p2;
reg   [0:0] icmp_ln86_887_reg_1354;
reg   [0:0] icmp_ln86_887_reg_1354_pp0_iter1_reg;
reg   [0:0] icmp_ln86_887_reg_1354_pp0_iter2_reg;
reg   [0:0] icmp_ln86_887_reg_1354_pp0_iter3_reg;
wire   [0:0] icmp_ln86_888_fu_366_p2;
reg   [0:0] icmp_ln86_888_reg_1360;
reg   [0:0] icmp_ln86_888_reg_1360_pp0_iter1_reg;
reg   [0:0] icmp_ln86_888_reg_1360_pp0_iter2_reg;
reg   [0:0] icmp_ln86_888_reg_1360_pp0_iter3_reg;
wire   [0:0] icmp_ln86_889_fu_372_p2;
reg   [0:0] icmp_ln86_889_reg_1366;
wire   [0:0] icmp_ln86_890_fu_378_p2;
reg   [0:0] icmp_ln86_890_reg_1372;
reg   [0:0] icmp_ln86_890_reg_1372_pp0_iter1_reg;
wire   [0:0] icmp_ln86_891_fu_384_p2;
reg   [0:0] icmp_ln86_891_reg_1378;
reg   [0:0] icmp_ln86_891_reg_1378_pp0_iter1_reg;
reg   [0:0] icmp_ln86_891_reg_1378_pp0_iter2_reg;
wire   [0:0] icmp_ln86_892_fu_390_p2;
reg   [0:0] icmp_ln86_892_reg_1384;
reg   [0:0] icmp_ln86_892_reg_1384_pp0_iter1_reg;
reg   [0:0] icmp_ln86_892_reg_1384_pp0_iter2_reg;
reg   [0:0] icmp_ln86_892_reg_1384_pp0_iter3_reg;
wire   [0:0] icmp_ln86_893_fu_396_p2;
reg   [0:0] icmp_ln86_893_reg_1390;
reg   [0:0] icmp_ln86_893_reg_1390_pp0_iter1_reg;
reg   [0:0] icmp_ln86_893_reg_1390_pp0_iter2_reg;
reg   [0:0] icmp_ln86_893_reg_1390_pp0_iter3_reg;
wire   [0:0] icmp_ln86_894_fu_402_p2;
reg   [0:0] icmp_ln86_894_reg_1396;
reg   [0:0] icmp_ln86_894_reg_1396_pp0_iter1_reg;
reg   [0:0] icmp_ln86_894_reg_1396_pp0_iter2_reg;
reg   [0:0] icmp_ln86_894_reg_1396_pp0_iter3_reg;
reg   [0:0] icmp_ln86_894_reg_1396_pp0_iter4_reg;
wire   [0:0] icmp_ln86_895_fu_408_p2;
reg   [0:0] icmp_ln86_895_reg_1402;
reg   [0:0] icmp_ln86_895_reg_1402_pp0_iter1_reg;
reg   [0:0] icmp_ln86_895_reg_1402_pp0_iter2_reg;
reg   [0:0] icmp_ln86_895_reg_1402_pp0_iter3_reg;
reg   [0:0] icmp_ln86_895_reg_1402_pp0_iter4_reg;
reg   [0:0] icmp_ln86_895_reg_1402_pp0_iter5_reg;
reg   [0:0] tmp_reg_1408;
reg   [0:0] tmp_reg_1408_pp0_iter1_reg;
reg   [0:0] tmp_reg_1408_pp0_iter2_reg;
reg   [0:0] tmp_reg_1408_pp0_iter3_reg;
reg   [0:0] tmp_reg_1408_pp0_iter4_reg;
reg   [0:0] tmp_reg_1408_pp0_iter5_reg;
reg   [0:0] tmp_reg_1408_pp0_iter6_reg;
wire   [0:0] icmp_ln86_896_fu_422_p2;
reg   [0:0] icmp_ln86_896_reg_1414;
reg   [0:0] icmp_ln86_896_reg_1414_pp0_iter1_reg;
wire   [0:0] icmp_ln86_897_fu_428_p2;
reg   [0:0] icmp_ln86_897_reg_1419;
wire   [0:0] icmp_ln86_898_fu_434_p2;
reg   [0:0] icmp_ln86_898_reg_1424;
reg   [0:0] icmp_ln86_898_reg_1424_pp0_iter1_reg;
wire   [0:0] icmp_ln86_899_fu_440_p2;
reg   [0:0] icmp_ln86_899_reg_1429;
reg   [0:0] icmp_ln86_899_reg_1429_pp0_iter1_reg;
wire   [0:0] icmp_ln86_900_fu_446_p2;
reg   [0:0] icmp_ln86_900_reg_1434;
reg   [0:0] icmp_ln86_900_reg_1434_pp0_iter1_reg;
reg   [0:0] icmp_ln86_900_reg_1434_pp0_iter2_reg;
wire   [0:0] icmp_ln86_901_fu_452_p2;
reg   [0:0] icmp_ln86_901_reg_1439;
reg   [0:0] icmp_ln86_901_reg_1439_pp0_iter1_reg;
reg   [0:0] icmp_ln86_901_reg_1439_pp0_iter2_reg;
wire   [0:0] icmp_ln86_902_fu_458_p2;
reg   [0:0] icmp_ln86_902_reg_1444;
reg   [0:0] icmp_ln86_902_reg_1444_pp0_iter1_reg;
reg   [0:0] icmp_ln86_902_reg_1444_pp0_iter2_reg;
wire   [0:0] icmp_ln86_903_fu_464_p2;
reg   [0:0] icmp_ln86_903_reg_1449;
reg   [0:0] icmp_ln86_903_reg_1449_pp0_iter1_reg;
reg   [0:0] icmp_ln86_903_reg_1449_pp0_iter2_reg;
reg   [0:0] icmp_ln86_903_reg_1449_pp0_iter3_reg;
wire   [0:0] icmp_ln86_904_fu_470_p2;
reg   [0:0] icmp_ln86_904_reg_1454;
reg   [0:0] icmp_ln86_904_reg_1454_pp0_iter1_reg;
reg   [0:0] icmp_ln86_904_reg_1454_pp0_iter2_reg;
reg   [0:0] icmp_ln86_904_reg_1454_pp0_iter3_reg;
wire   [0:0] icmp_ln86_905_fu_476_p2;
reg   [0:0] icmp_ln86_905_reg_1459;
reg   [0:0] icmp_ln86_905_reg_1459_pp0_iter1_reg;
reg   [0:0] icmp_ln86_905_reg_1459_pp0_iter2_reg;
reg   [0:0] icmp_ln86_905_reg_1459_pp0_iter3_reg;
wire   [0:0] icmp_ln86_906_fu_482_p2;
reg   [0:0] icmp_ln86_906_reg_1464;
reg   [0:0] icmp_ln86_906_reg_1464_pp0_iter1_reg;
reg   [0:0] icmp_ln86_906_reg_1464_pp0_iter2_reg;
reg   [0:0] icmp_ln86_906_reg_1464_pp0_iter3_reg;
reg   [0:0] icmp_ln86_906_reg_1464_pp0_iter4_reg;
wire   [0:0] icmp_ln86_907_fu_488_p2;
reg   [0:0] icmp_ln86_907_reg_1469;
reg   [0:0] icmp_ln86_907_reg_1469_pp0_iter1_reg;
reg   [0:0] icmp_ln86_907_reg_1469_pp0_iter2_reg;
reg   [0:0] icmp_ln86_907_reg_1469_pp0_iter3_reg;
reg   [0:0] icmp_ln86_907_reg_1469_pp0_iter4_reg;
wire   [0:0] icmp_ln86_908_fu_494_p2;
reg   [0:0] icmp_ln86_908_reg_1474;
reg   [0:0] icmp_ln86_908_reg_1474_pp0_iter1_reg;
reg   [0:0] icmp_ln86_908_reg_1474_pp0_iter2_reg;
reg   [0:0] icmp_ln86_908_reg_1474_pp0_iter3_reg;
reg   [0:0] icmp_ln86_908_reg_1474_pp0_iter4_reg;
wire   [0:0] icmp_ln86_909_fu_500_p2;
reg   [0:0] icmp_ln86_909_reg_1479;
reg   [0:0] icmp_ln86_909_reg_1479_pp0_iter1_reg;
reg   [0:0] icmp_ln86_909_reg_1479_pp0_iter2_reg;
reg   [0:0] icmp_ln86_909_reg_1479_pp0_iter3_reg;
reg   [0:0] icmp_ln86_909_reg_1479_pp0_iter4_reg;
reg   [0:0] icmp_ln86_909_reg_1479_pp0_iter5_reg;
wire   [0:0] icmp_ln86_910_fu_506_p2;
reg   [0:0] icmp_ln86_910_reg_1484;
reg   [0:0] icmp_ln86_910_reg_1484_pp0_iter1_reg;
reg   [0:0] icmp_ln86_910_reg_1484_pp0_iter2_reg;
reg   [0:0] icmp_ln86_910_reg_1484_pp0_iter3_reg;
reg   [0:0] icmp_ln86_910_reg_1484_pp0_iter4_reg;
reg   [0:0] icmp_ln86_910_reg_1484_pp0_iter5_reg;
wire   [0:0] icmp_ln86_911_fu_512_p2;
reg   [0:0] icmp_ln86_911_reg_1489;
reg   [0:0] icmp_ln86_911_reg_1489_pp0_iter1_reg;
reg   [0:0] icmp_ln86_911_reg_1489_pp0_iter2_reg;
reg   [0:0] icmp_ln86_911_reg_1489_pp0_iter3_reg;
reg   [0:0] icmp_ln86_911_reg_1489_pp0_iter4_reg;
reg   [0:0] icmp_ln86_911_reg_1489_pp0_iter5_reg;
reg   [0:0] icmp_ln86_911_reg_1489_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_518_p2;
reg   [0:0] and_ln102_reg_1494;
reg   [0:0] and_ln102_reg_1494_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1494_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_529_p2;
reg   [0:0] and_ln104_reg_1504;
wire   [0:0] and_ln102_1096_fu_534_p2;
reg   [0:0] and_ln102_1096_reg_1510;
wire   [0:0] and_ln104_161_fu_543_p2;
reg   [0:0] and_ln104_161_reg_1517;
wire   [0:0] and_ln102_1100_fu_548_p2;
reg   [0:0] and_ln102_1100_reg_1522;
wire   [0:0] and_ln102_1101_fu_558_p2;
reg   [0:0] and_ln102_1101_reg_1528;
wire   [0:0] or_ln117_fu_574_p2;
reg   [0:0] or_ln117_reg_1534;
wire   [0:0] xor_ln104_fu_580_p2;
reg   [0:0] xor_ln104_reg_1539;
wire   [0:0] and_ln102_1097_fu_585_p2;
reg   [0:0] and_ln102_1097_reg_1545;
wire   [0:0] and_ln104_162_fu_594_p2;
reg   [0:0] and_ln104_162_reg_1551;
reg   [0:0] and_ln104_162_reg_1551_pp0_iter3_reg;
wire   [0:0] and_ln102_1102_fu_604_p2;
reg   [0:0] and_ln102_1102_reg_1557;
wire   [3:0] select_ln117_868_fu_705_p3;
reg   [3:0] select_ln117_868_reg_1562;
wire   [0:0] or_ln117_781_fu_712_p2;
reg   [0:0] or_ln117_781_reg_1567;
wire   [0:0] and_ln102_1095_fu_717_p2;
reg   [0:0] and_ln102_1095_reg_1573;
wire   [0:0] and_ln104_160_fu_726_p2;
reg   [0:0] and_ln104_160_reg_1579;
wire   [0:0] and_ln102_1098_fu_731_p2;
reg   [0:0] and_ln102_1098_reg_1585;
wire   [0:0] and_ln102_1104_fu_745_p2;
reg   [0:0] and_ln102_1104_reg_1591;
wire   [0:0] or_ln117_785_fu_819_p2;
reg   [0:0] or_ln117_785_reg_1597;
wire   [3:0] select_ln117_874_fu_833_p3;
reg   [3:0] select_ln117_874_reg_1602;
wire   [0:0] and_ln104_163_fu_846_p2;
reg   [0:0] and_ln104_163_reg_1607;
wire   [0:0] and_ln102_1099_fu_851_p2;
reg   [0:0] and_ln102_1099_reg_1612;
reg   [0:0] and_ln102_1099_reg_1612_pp0_iter5_reg;
wire   [0:0] and_ln104_164_fu_860_p2;
reg   [0:0] and_ln104_164_reg_1619;
reg   [0:0] and_ln104_164_reg_1619_pp0_iter5_reg;
reg   [0:0] and_ln104_164_reg_1619_pp0_iter6_reg;
wire   [0:0] and_ln102_1105_fu_875_p2;
reg   [0:0] and_ln102_1105_reg_1625;
wire   [0:0] or_ln117_790_fu_958_p2;
reg   [0:0] or_ln117_790_reg_1630;
wire   [4:0] select_ln117_880_fu_970_p3;
reg   [4:0] select_ln117_880_reg_1635;
wire   [0:0] or_ln117_792_fu_978_p2;
reg   [0:0] or_ln117_792_reg_1640;
wire   [0:0] or_ln117_794_fu_984_p2;
reg   [0:0] or_ln117_794_reg_1646;
reg   [0:0] or_ln117_794_reg_1646_pp0_iter5_reg;
wire   [0:0] or_ln117_796_fu_1060_p2;
reg   [0:0] or_ln117_796_reg_1654;
wire   [4:0] select_ln117_886_fu_1073_p3;
reg   [4:0] select_ln117_886_reg_1659;
wire   [0:0] or_ln117_800_fu_1135_p2;
reg   [0:0] or_ln117_800_reg_1664;
wire   [4:0] select_ln117_890_fu_1149_p3;
reg   [4:0] select_ln117_890_reg_1669;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_417_fu_524_p2;
wire   [0:0] xor_ln104_419_fu_538_p2;
wire   [0:0] xor_ln104_423_fu_553_p2;
wire   [0:0] and_ln102_1109_fu_563_p2;
wire   [0:0] and_ln102_1110_fu_568_p2;
wire   [0:0] xor_ln104_420_fu_589_p2;
wire   [0:0] xor_ln104_424_fu_599_p2;
wire   [0:0] and_ln102_1112_fu_617_p2;
wire   [0:0] and_ln102_1108_fu_609_p2;
wire   [0:0] xor_ln117_fu_627_p2;
wire   [1:0] zext_ln117_fu_633_p1;
wire   [1:0] select_ln117_fu_637_p3;
wire   [1:0] select_ln117_863_fu_644_p3;
wire   [0:0] and_ln102_1111_fu_613_p2;
wire   [2:0] zext_ln117_91_fu_651_p1;
wire   [0:0] or_ln117_777_fu_655_p2;
wire   [2:0] select_ln117_864_fu_660_p3;
wire   [0:0] or_ln117_778_fu_667_p2;
wire   [0:0] and_ln102_1113_fu_622_p2;
wire   [2:0] select_ln117_865_fu_671_p3;
wire   [0:0] or_ln117_779_fu_679_p2;
wire   [2:0] select_ln117_866_fu_685_p3;
wire   [2:0] select_ln117_867_fu_693_p3;
wire   [3:0] zext_ln117_92_fu_701_p1;
wire   [0:0] xor_ln104_418_fu_721_p2;
wire   [0:0] xor_ln104_425_fu_736_p2;
wire   [0:0] and_ln102_1115_fu_754_p2;
wire   [0:0] and_ln102_1103_fu_741_p2;
wire   [0:0] and_ln102_1114_fu_750_p2;
wire   [0:0] or_ln117_780_fu_769_p2;
wire   [0:0] and_ln102_1116_fu_759_p2;
wire   [3:0] select_ln117_869_fu_774_p3;
wire   [0:0] or_ln117_782_fu_781_p2;
wire   [3:0] select_ln117_870_fu_786_p3;
wire   [0:0] or_ln117_783_fu_793_p2;
wire   [0:0] and_ln102_1117_fu_764_p2;
wire   [3:0] select_ln117_871_fu_797_p3;
wire   [0:0] or_ln117_784_fu_805_p2;
wire   [3:0] select_ln117_872_fu_811_p3;
wire   [3:0] select_ln117_873_fu_825_p3;
wire   [0:0] xor_ln104_421_fu_841_p2;
wire   [0:0] xor_ln104_422_fu_855_p2;
wire   [0:0] xor_ln104_426_fu_865_p2;
wire   [0:0] and_ln102_1118_fu_880_p2;
wire   [0:0] xor_ln104_427_fu_870_p2;
wire   [0:0] and_ln102_1121_fu_894_p2;
wire   [0:0] and_ln102_1119_fu_885_p2;
wire   [0:0] or_ln117_786_fu_904_p2;
wire   [3:0] select_ln117_875_fu_909_p3;
wire   [0:0] and_ln102_1120_fu_890_p2;
wire   [4:0] zext_ln117_93_fu_916_p1;
wire   [0:0] or_ln117_787_fu_920_p2;
wire   [4:0] select_ln117_876_fu_925_p3;
wire   [0:0] or_ln117_788_fu_932_p2;
wire   [0:0] and_ln102_1122_fu_899_p2;
wire   [4:0] select_ln117_877_fu_936_p3;
wire   [0:0] or_ln117_789_fu_944_p2;
wire   [4:0] select_ln117_878_fu_950_p3;
wire   [4:0] select_ln117_879_fu_962_p3;
wire   [0:0] xor_ln104_428_fu_988_p2;
wire   [0:0] and_ln102_1124_fu_1001_p2;
wire   [0:0] and_ln102_1106_fu_993_p2;
wire   [0:0] and_ln102_1123_fu_997_p2;
wire   [0:0] or_ln117_791_fu_1016_p2;
wire   [0:0] and_ln102_1125_fu_1006_p2;
wire   [4:0] select_ln117_881_fu_1021_p3;
wire   [0:0] or_ln117_793_fu_1028_p2;
wire   [4:0] select_ln117_882_fu_1033_p3;
wire   [0:0] and_ln102_1126_fu_1011_p2;
wire   [4:0] select_ln117_883_fu_1040_p3;
wire   [0:0] or_ln117_795_fu_1048_p2;
wire   [4:0] select_ln117_884_fu_1053_p3;
wire   [4:0] select_ln117_885_fu_1065_p3;
wire   [0:0] xor_ln104_429_fu_1081_p2;
wire   [0:0] and_ln102_1127_fu_1090_p2;
wire   [0:0] and_ln102_1107_fu_1086_p2;
wire   [0:0] and_ln102_1128_fu_1095_p2;
wire   [0:0] or_ln117_797_fu_1105_p2;
wire   [0:0] or_ln117_798_fu_1110_p2;
wire   [0:0] and_ln102_1129_fu_1100_p2;
wire   [4:0] select_ln117_887_fu_1114_p3;
wire   [0:0] or_ln117_799_fu_1121_p2;
wire   [4:0] select_ln117_888_fu_1127_p3;
wire   [4:0] select_ln117_889_fu_1141_p3;
wire   [0:0] xor_ln104_430_fu_1157_p2;
wire   [0:0] and_ln102_1130_fu_1162_p2;
wire   [0:0] and_ln102_1131_fu_1167_p2;
wire   [0:0] or_ln117_801_fu_1172_p2;
wire   [12:0] agg_result_fu_1184_p65;
wire   [4:0] agg_result_fu_1184_p66;
wire   [12:0] agg_result_fu_1184_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
wire   [4:0] agg_result_fu_1184_p1;
wire   [4:0] agg_result_fu_1184_p3;
wire   [4:0] agg_result_fu_1184_p5;
wire   [4:0] agg_result_fu_1184_p7;
wire   [4:0] agg_result_fu_1184_p9;
wire   [4:0] agg_result_fu_1184_p11;
wire   [4:0] agg_result_fu_1184_p13;
wire   [4:0] agg_result_fu_1184_p15;
wire   [4:0] agg_result_fu_1184_p17;
wire   [4:0] agg_result_fu_1184_p19;
wire   [4:0] agg_result_fu_1184_p21;
wire   [4:0] agg_result_fu_1184_p23;
wire   [4:0] agg_result_fu_1184_p25;
wire   [4:0] agg_result_fu_1184_p27;
wire   [4:0] agg_result_fu_1184_p29;
wire   [4:0] agg_result_fu_1184_p31;
wire  signed [4:0] agg_result_fu_1184_p33;
wire  signed [4:0] agg_result_fu_1184_p35;
wire  signed [4:0] agg_result_fu_1184_p37;
wire  signed [4:0] agg_result_fu_1184_p39;
wire  signed [4:0] agg_result_fu_1184_p41;
wire  signed [4:0] agg_result_fu_1184_p43;
wire  signed [4:0] agg_result_fu_1184_p45;
wire  signed [4:0] agg_result_fu_1184_p47;
wire  signed [4:0] agg_result_fu_1184_p49;
wire  signed [4:0] agg_result_fu_1184_p51;
wire  signed [4:0] agg_result_fu_1184_p53;
wire  signed [4:0] agg_result_fu_1184_p55;
wire  signed [4:0] agg_result_fu_1184_p57;
wire  signed [4:0] agg_result_fu_1184_p59;
wire  signed [4:0] agg_result_fu_1184_p61;
wire  signed [4:0] agg_result_fu_1184_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_13_1_1_x7 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_65_5_13_1_1_x7_U466(
    .din0(13'd8071),
    .din1(13'd8160),
    .din2(13'd205),
    .din3(13'd8109),
    .din4(13'd490),
    .din5(13'd1600),
    .din6(13'd7552),
    .din7(13'd7974),
    .din8(13'd8003),
    .din9(13'd8150),
    .din10(13'd8123),
    .din11(13'd7),
    .din12(13'd40),
    .din13(13'd238),
    .din14(13'd8061),
    .din15(13'd4),
    .din16(13'd52),
    .din17(13'd8110),
    .din18(13'd8145),
    .din19(13'd54),
    .din20(13'd14),
    .din21(13'd69),
    .din22(13'd302),
    .din23(13'd69),
    .din24(13'd8136),
    .din25(13'd215),
    .din26(13'd392),
    .din27(13'd8015),
    .din28(13'd2147),
    .din29(13'd948),
    .din30(13'd279),
    .din31(13'd50),
    .def(agg_result_fu_1184_p65),
    .sel(agg_result_fu_1184_p66),
    .dout(agg_result_fu_1184_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1095_reg_1573 <= and_ln102_1095_fu_717_p2;
        and_ln102_1096_reg_1510 <= and_ln102_1096_fu_534_p2;
        and_ln102_1097_reg_1545 <= and_ln102_1097_fu_585_p2;
        and_ln102_1098_reg_1585 <= and_ln102_1098_fu_731_p2;
        and_ln102_1099_reg_1612 <= and_ln102_1099_fu_851_p2;
        and_ln102_1099_reg_1612_pp0_iter5_reg <= and_ln102_1099_reg_1612;
        and_ln102_1100_reg_1522 <= and_ln102_1100_fu_548_p2;
        and_ln102_1101_reg_1528 <= and_ln102_1101_fu_558_p2;
        and_ln102_1102_reg_1557 <= and_ln102_1102_fu_604_p2;
        and_ln102_1104_reg_1591 <= and_ln102_1104_fu_745_p2;
        and_ln102_1105_reg_1625 <= and_ln102_1105_fu_875_p2;
        and_ln102_reg_1494 <= and_ln102_fu_518_p2;
        and_ln102_reg_1494_pp0_iter1_reg <= and_ln102_reg_1494;
        and_ln102_reg_1494_pp0_iter2_reg <= and_ln102_reg_1494_pp0_iter1_reg;
        and_ln104_160_reg_1579 <= and_ln104_160_fu_726_p2;
        and_ln104_161_reg_1517 <= and_ln104_161_fu_543_p2;
        and_ln104_162_reg_1551 <= and_ln104_162_fu_594_p2;
        and_ln104_162_reg_1551_pp0_iter3_reg <= and_ln104_162_reg_1551;
        and_ln104_163_reg_1607 <= and_ln104_163_fu_846_p2;
        and_ln104_164_reg_1619 <= and_ln104_164_fu_860_p2;
        and_ln104_164_reg_1619_pp0_iter5_reg <= and_ln104_164_reg_1619;
        and_ln104_164_reg_1619_pp0_iter6_reg <= and_ln104_164_reg_1619_pp0_iter5_reg;
        and_ln104_reg_1504 <= and_ln104_fu_529_p2;
        icmp_ln86_883_reg_1331 <= icmp_ln86_883_fu_336_p2;
        icmp_ln86_884_reg_1336 <= icmp_ln86_884_fu_342_p2;
        icmp_ln86_884_reg_1336_pp0_iter1_reg <= icmp_ln86_884_reg_1336;
        icmp_ln86_884_reg_1336_pp0_iter2_reg <= icmp_ln86_884_reg_1336_pp0_iter1_reg;
        icmp_ln86_885_reg_1342 <= icmp_ln86_885_fu_348_p2;
        icmp_ln86_886_reg_1348 <= icmp_ln86_886_fu_354_p2;
        icmp_ln86_886_reg_1348_pp0_iter1_reg <= icmp_ln86_886_reg_1348;
        icmp_ln86_887_reg_1354 <= icmp_ln86_887_fu_360_p2;
        icmp_ln86_887_reg_1354_pp0_iter1_reg <= icmp_ln86_887_reg_1354;
        icmp_ln86_887_reg_1354_pp0_iter2_reg <= icmp_ln86_887_reg_1354_pp0_iter1_reg;
        icmp_ln86_887_reg_1354_pp0_iter3_reg <= icmp_ln86_887_reg_1354_pp0_iter2_reg;
        icmp_ln86_888_reg_1360 <= icmp_ln86_888_fu_366_p2;
        icmp_ln86_888_reg_1360_pp0_iter1_reg <= icmp_ln86_888_reg_1360;
        icmp_ln86_888_reg_1360_pp0_iter2_reg <= icmp_ln86_888_reg_1360_pp0_iter1_reg;
        icmp_ln86_888_reg_1360_pp0_iter3_reg <= icmp_ln86_888_reg_1360_pp0_iter2_reg;
        icmp_ln86_889_reg_1366 <= icmp_ln86_889_fu_372_p2;
        icmp_ln86_890_reg_1372 <= icmp_ln86_890_fu_378_p2;
        icmp_ln86_890_reg_1372_pp0_iter1_reg <= icmp_ln86_890_reg_1372;
        icmp_ln86_891_reg_1378 <= icmp_ln86_891_fu_384_p2;
        icmp_ln86_891_reg_1378_pp0_iter1_reg <= icmp_ln86_891_reg_1378;
        icmp_ln86_891_reg_1378_pp0_iter2_reg <= icmp_ln86_891_reg_1378_pp0_iter1_reg;
        icmp_ln86_892_reg_1384 <= icmp_ln86_892_fu_390_p2;
        icmp_ln86_892_reg_1384_pp0_iter1_reg <= icmp_ln86_892_reg_1384;
        icmp_ln86_892_reg_1384_pp0_iter2_reg <= icmp_ln86_892_reg_1384_pp0_iter1_reg;
        icmp_ln86_892_reg_1384_pp0_iter3_reg <= icmp_ln86_892_reg_1384_pp0_iter2_reg;
        icmp_ln86_893_reg_1390 <= icmp_ln86_893_fu_396_p2;
        icmp_ln86_893_reg_1390_pp0_iter1_reg <= icmp_ln86_893_reg_1390;
        icmp_ln86_893_reg_1390_pp0_iter2_reg <= icmp_ln86_893_reg_1390_pp0_iter1_reg;
        icmp_ln86_893_reg_1390_pp0_iter3_reg <= icmp_ln86_893_reg_1390_pp0_iter2_reg;
        icmp_ln86_894_reg_1396 <= icmp_ln86_894_fu_402_p2;
        icmp_ln86_894_reg_1396_pp0_iter1_reg <= icmp_ln86_894_reg_1396;
        icmp_ln86_894_reg_1396_pp0_iter2_reg <= icmp_ln86_894_reg_1396_pp0_iter1_reg;
        icmp_ln86_894_reg_1396_pp0_iter3_reg <= icmp_ln86_894_reg_1396_pp0_iter2_reg;
        icmp_ln86_894_reg_1396_pp0_iter4_reg <= icmp_ln86_894_reg_1396_pp0_iter3_reg;
        icmp_ln86_895_reg_1402 <= icmp_ln86_895_fu_408_p2;
        icmp_ln86_895_reg_1402_pp0_iter1_reg <= icmp_ln86_895_reg_1402;
        icmp_ln86_895_reg_1402_pp0_iter2_reg <= icmp_ln86_895_reg_1402_pp0_iter1_reg;
        icmp_ln86_895_reg_1402_pp0_iter3_reg <= icmp_ln86_895_reg_1402_pp0_iter2_reg;
        icmp_ln86_895_reg_1402_pp0_iter4_reg <= icmp_ln86_895_reg_1402_pp0_iter3_reg;
        icmp_ln86_895_reg_1402_pp0_iter5_reg <= icmp_ln86_895_reg_1402_pp0_iter4_reg;
        icmp_ln86_896_reg_1414 <= icmp_ln86_896_fu_422_p2;
        icmp_ln86_896_reg_1414_pp0_iter1_reg <= icmp_ln86_896_reg_1414;
        icmp_ln86_897_reg_1419 <= icmp_ln86_897_fu_428_p2;
        icmp_ln86_898_reg_1424 <= icmp_ln86_898_fu_434_p2;
        icmp_ln86_898_reg_1424_pp0_iter1_reg <= icmp_ln86_898_reg_1424;
        icmp_ln86_899_reg_1429 <= icmp_ln86_899_fu_440_p2;
        icmp_ln86_899_reg_1429_pp0_iter1_reg <= icmp_ln86_899_reg_1429;
        icmp_ln86_900_reg_1434 <= icmp_ln86_900_fu_446_p2;
        icmp_ln86_900_reg_1434_pp0_iter1_reg <= icmp_ln86_900_reg_1434;
        icmp_ln86_900_reg_1434_pp0_iter2_reg <= icmp_ln86_900_reg_1434_pp0_iter1_reg;
        icmp_ln86_901_reg_1439 <= icmp_ln86_901_fu_452_p2;
        icmp_ln86_901_reg_1439_pp0_iter1_reg <= icmp_ln86_901_reg_1439;
        icmp_ln86_901_reg_1439_pp0_iter2_reg <= icmp_ln86_901_reg_1439_pp0_iter1_reg;
        icmp_ln86_902_reg_1444 <= icmp_ln86_902_fu_458_p2;
        icmp_ln86_902_reg_1444_pp0_iter1_reg <= icmp_ln86_902_reg_1444;
        icmp_ln86_902_reg_1444_pp0_iter2_reg <= icmp_ln86_902_reg_1444_pp0_iter1_reg;
        icmp_ln86_903_reg_1449 <= icmp_ln86_903_fu_464_p2;
        icmp_ln86_903_reg_1449_pp0_iter1_reg <= icmp_ln86_903_reg_1449;
        icmp_ln86_903_reg_1449_pp0_iter2_reg <= icmp_ln86_903_reg_1449_pp0_iter1_reg;
        icmp_ln86_903_reg_1449_pp0_iter3_reg <= icmp_ln86_903_reg_1449_pp0_iter2_reg;
        icmp_ln86_904_reg_1454 <= icmp_ln86_904_fu_470_p2;
        icmp_ln86_904_reg_1454_pp0_iter1_reg <= icmp_ln86_904_reg_1454;
        icmp_ln86_904_reg_1454_pp0_iter2_reg <= icmp_ln86_904_reg_1454_pp0_iter1_reg;
        icmp_ln86_904_reg_1454_pp0_iter3_reg <= icmp_ln86_904_reg_1454_pp0_iter2_reg;
        icmp_ln86_905_reg_1459 <= icmp_ln86_905_fu_476_p2;
        icmp_ln86_905_reg_1459_pp0_iter1_reg <= icmp_ln86_905_reg_1459;
        icmp_ln86_905_reg_1459_pp0_iter2_reg <= icmp_ln86_905_reg_1459_pp0_iter1_reg;
        icmp_ln86_905_reg_1459_pp0_iter3_reg <= icmp_ln86_905_reg_1459_pp0_iter2_reg;
        icmp_ln86_906_reg_1464 <= icmp_ln86_906_fu_482_p2;
        icmp_ln86_906_reg_1464_pp0_iter1_reg <= icmp_ln86_906_reg_1464;
        icmp_ln86_906_reg_1464_pp0_iter2_reg <= icmp_ln86_906_reg_1464_pp0_iter1_reg;
        icmp_ln86_906_reg_1464_pp0_iter3_reg <= icmp_ln86_906_reg_1464_pp0_iter2_reg;
        icmp_ln86_906_reg_1464_pp0_iter4_reg <= icmp_ln86_906_reg_1464_pp0_iter3_reg;
        icmp_ln86_907_reg_1469 <= icmp_ln86_907_fu_488_p2;
        icmp_ln86_907_reg_1469_pp0_iter1_reg <= icmp_ln86_907_reg_1469;
        icmp_ln86_907_reg_1469_pp0_iter2_reg <= icmp_ln86_907_reg_1469_pp0_iter1_reg;
        icmp_ln86_907_reg_1469_pp0_iter3_reg <= icmp_ln86_907_reg_1469_pp0_iter2_reg;
        icmp_ln86_907_reg_1469_pp0_iter4_reg <= icmp_ln86_907_reg_1469_pp0_iter3_reg;
        icmp_ln86_908_reg_1474 <= icmp_ln86_908_fu_494_p2;
        icmp_ln86_908_reg_1474_pp0_iter1_reg <= icmp_ln86_908_reg_1474;
        icmp_ln86_908_reg_1474_pp0_iter2_reg <= icmp_ln86_908_reg_1474_pp0_iter1_reg;
        icmp_ln86_908_reg_1474_pp0_iter3_reg <= icmp_ln86_908_reg_1474_pp0_iter2_reg;
        icmp_ln86_908_reg_1474_pp0_iter4_reg <= icmp_ln86_908_reg_1474_pp0_iter3_reg;
        icmp_ln86_909_reg_1479 <= icmp_ln86_909_fu_500_p2;
        icmp_ln86_909_reg_1479_pp0_iter1_reg <= icmp_ln86_909_reg_1479;
        icmp_ln86_909_reg_1479_pp0_iter2_reg <= icmp_ln86_909_reg_1479_pp0_iter1_reg;
        icmp_ln86_909_reg_1479_pp0_iter3_reg <= icmp_ln86_909_reg_1479_pp0_iter2_reg;
        icmp_ln86_909_reg_1479_pp0_iter4_reg <= icmp_ln86_909_reg_1479_pp0_iter3_reg;
        icmp_ln86_909_reg_1479_pp0_iter5_reg <= icmp_ln86_909_reg_1479_pp0_iter4_reg;
        icmp_ln86_910_reg_1484 <= icmp_ln86_910_fu_506_p2;
        icmp_ln86_910_reg_1484_pp0_iter1_reg <= icmp_ln86_910_reg_1484;
        icmp_ln86_910_reg_1484_pp0_iter2_reg <= icmp_ln86_910_reg_1484_pp0_iter1_reg;
        icmp_ln86_910_reg_1484_pp0_iter3_reg <= icmp_ln86_910_reg_1484_pp0_iter2_reg;
        icmp_ln86_910_reg_1484_pp0_iter4_reg <= icmp_ln86_910_reg_1484_pp0_iter3_reg;
        icmp_ln86_910_reg_1484_pp0_iter5_reg <= icmp_ln86_910_reg_1484_pp0_iter4_reg;
        icmp_ln86_911_reg_1489 <= icmp_ln86_911_fu_512_p2;
        icmp_ln86_911_reg_1489_pp0_iter1_reg <= icmp_ln86_911_reg_1489;
        icmp_ln86_911_reg_1489_pp0_iter2_reg <= icmp_ln86_911_reg_1489_pp0_iter1_reg;
        icmp_ln86_911_reg_1489_pp0_iter3_reg <= icmp_ln86_911_reg_1489_pp0_iter2_reg;
        icmp_ln86_911_reg_1489_pp0_iter4_reg <= icmp_ln86_911_reg_1489_pp0_iter3_reg;
        icmp_ln86_911_reg_1489_pp0_iter5_reg <= icmp_ln86_911_reg_1489_pp0_iter4_reg;
        icmp_ln86_911_reg_1489_pp0_iter6_reg <= icmp_ln86_911_reg_1489_pp0_iter5_reg;
        icmp_ln86_reg_1320 <= icmp_ln86_fu_330_p2;
        icmp_ln86_reg_1320_pp0_iter1_reg <= icmp_ln86_reg_1320;
        icmp_ln86_reg_1320_pp0_iter2_reg <= icmp_ln86_reg_1320_pp0_iter1_reg;
        icmp_ln86_reg_1320_pp0_iter3_reg <= icmp_ln86_reg_1320_pp0_iter2_reg;
        or_ln117_781_reg_1567 <= or_ln117_781_fu_712_p2;
        or_ln117_785_reg_1597 <= or_ln117_785_fu_819_p2;
        or_ln117_790_reg_1630 <= or_ln117_790_fu_958_p2;
        or_ln117_792_reg_1640 <= or_ln117_792_fu_978_p2;
        or_ln117_794_reg_1646 <= or_ln117_794_fu_984_p2;
        or_ln117_794_reg_1646_pp0_iter5_reg <= or_ln117_794_reg_1646;
        or_ln117_796_reg_1654 <= or_ln117_796_fu_1060_p2;
        or_ln117_800_reg_1664 <= or_ln117_800_fu_1135_p2;
        or_ln117_reg_1534 <= or_ln117_fu_574_p2;
        select_ln117_868_reg_1562 <= select_ln117_868_fu_705_p3;
        select_ln117_874_reg_1602 <= select_ln117_874_fu_833_p3;
        select_ln117_880_reg_1635 <= select_ln117_880_fu_970_p3;
        select_ln117_886_reg_1659 <= select_ln117_886_fu_1073_p3;
        select_ln117_890_reg_1669 <= select_ln117_890_fu_1149_p3;
        tmp_reg_1408 <= p_read11_int_reg[32'd17];
        tmp_reg_1408_pp0_iter1_reg <= tmp_reg_1408;
        tmp_reg_1408_pp0_iter2_reg <= tmp_reg_1408_pp0_iter1_reg;
        tmp_reg_1408_pp0_iter3_reg <= tmp_reg_1408_pp0_iter2_reg;
        tmp_reg_1408_pp0_iter4_reg <= tmp_reg_1408_pp0_iter3_reg;
        tmp_reg_1408_pp0_iter5_reg <= tmp_reg_1408_pp0_iter4_reg;
        tmp_reg_1408_pp0_iter6_reg <= tmp_reg_1408_pp0_iter5_reg;
        xor_ln104_reg_1539 <= xor_ln104_fu_580_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1184_p65 = 'bx;

assign agg_result_fu_1184_p66 = ((or_ln117_801_fu_1172_p2[0:0] == 1'b1) ? select_ln117_890_reg_1669 : 5'd31);

assign and_ln102_1095_fu_717_p2 = (xor_ln104_reg_1539 & icmp_ln86_884_reg_1336_pp0_iter2_reg);

assign and_ln102_1096_fu_534_p2 = (icmp_ln86_885_reg_1342 & and_ln102_reg_1494);

assign and_ln102_1097_fu_585_p2 = (icmp_ln86_886_reg_1348_pp0_iter1_reg & and_ln104_reg_1504);

assign and_ln102_1098_fu_731_p2 = (icmp_ln86_887_reg_1354_pp0_iter2_reg & and_ln102_1095_fu_717_p2);

assign and_ln102_1099_fu_851_p2 = (icmp_ln86_888_reg_1360_pp0_iter3_reg & and_ln104_160_reg_1579);

assign and_ln102_1100_fu_548_p2 = (icmp_ln86_889_reg_1366 & and_ln102_1096_fu_534_p2);

assign and_ln102_1101_fu_558_p2 = (icmp_ln86_890_reg_1372 & and_ln104_161_fu_543_p2);

assign and_ln102_1102_fu_604_p2 = (icmp_ln86_891_reg_1378_pp0_iter1_reg & and_ln102_1097_fu_585_p2);

assign and_ln102_1103_fu_741_p2 = (icmp_ln86_892_reg_1384_pp0_iter2_reg & and_ln104_162_reg_1551);

assign and_ln102_1104_fu_745_p2 = (icmp_ln86_893_reg_1390_pp0_iter2_reg & and_ln102_1098_fu_731_p2);

assign and_ln102_1105_fu_875_p2 = (icmp_ln86_894_reg_1396_pp0_iter3_reg & and_ln104_163_fu_846_p2);

assign and_ln102_1106_fu_993_p2 = (icmp_ln86_895_reg_1402_pp0_iter4_reg & and_ln102_1099_reg_1612);

assign and_ln102_1107_fu_1086_p2 = (tmp_reg_1408_pp0_iter5_reg & and_ln104_164_reg_1619_pp0_iter5_reg);

assign and_ln102_1108_fu_609_p2 = (icmp_ln86_896_reg_1414_pp0_iter1_reg & and_ln102_1100_reg_1522);

assign and_ln102_1109_fu_563_p2 = (xor_ln104_423_fu_553_p2 & icmp_ln86_897_reg_1419);

assign and_ln102_1110_fu_568_p2 = (and_ln102_1109_fu_563_p2 & and_ln102_1096_fu_534_p2);

assign and_ln102_1111_fu_613_p2 = (icmp_ln86_898_reg_1424_pp0_iter1_reg & and_ln102_1101_reg_1528);

assign and_ln102_1112_fu_617_p2 = (xor_ln104_424_fu_599_p2 & icmp_ln86_899_reg_1429_pp0_iter1_reg);

assign and_ln102_1113_fu_622_p2 = (and_ln104_161_reg_1517 & and_ln102_1112_fu_617_p2);

assign and_ln102_1114_fu_750_p2 = (icmp_ln86_900_reg_1434_pp0_iter2_reg & and_ln102_1102_reg_1557);

assign and_ln102_1115_fu_754_p2 = (xor_ln104_425_fu_736_p2 & icmp_ln86_901_reg_1439_pp0_iter2_reg);

assign and_ln102_1116_fu_759_p2 = (and_ln102_1115_fu_754_p2 & and_ln102_1097_reg_1545);

assign and_ln102_1117_fu_764_p2 = (icmp_ln86_902_reg_1444_pp0_iter2_reg & and_ln102_1103_fu_741_p2);

assign and_ln102_1118_fu_880_p2 = (xor_ln104_426_fu_865_p2 & icmp_ln86_903_reg_1449_pp0_iter3_reg);

assign and_ln102_1119_fu_885_p2 = (and_ln104_162_reg_1551_pp0_iter3_reg & and_ln102_1118_fu_880_p2);

assign and_ln102_1120_fu_890_p2 = (icmp_ln86_904_reg_1454_pp0_iter3_reg & and_ln102_1104_reg_1591);

assign and_ln102_1121_fu_894_p2 = (xor_ln104_427_fu_870_p2 & icmp_ln86_905_reg_1459_pp0_iter3_reg);

assign and_ln102_1122_fu_899_p2 = (and_ln102_1121_fu_894_p2 & and_ln102_1098_reg_1585);

assign and_ln102_1123_fu_997_p2 = (icmp_ln86_906_reg_1464_pp0_iter4_reg & and_ln102_1105_reg_1625);

assign and_ln102_1124_fu_1001_p2 = (xor_ln104_428_fu_988_p2 & icmp_ln86_907_reg_1469_pp0_iter4_reg);

assign and_ln102_1125_fu_1006_p2 = (and_ln104_163_reg_1607 & and_ln102_1124_fu_1001_p2);

assign and_ln102_1126_fu_1011_p2 = (icmp_ln86_908_reg_1474_pp0_iter4_reg & and_ln102_1106_fu_993_p2);

assign and_ln102_1127_fu_1090_p2 = (xor_ln104_429_fu_1081_p2 & icmp_ln86_909_reg_1479_pp0_iter5_reg);

assign and_ln102_1128_fu_1095_p2 = (and_ln102_1127_fu_1090_p2 & and_ln102_1099_reg_1612_pp0_iter5_reg);

assign and_ln102_1129_fu_1100_p2 = (icmp_ln86_910_reg_1484_pp0_iter5_reg & and_ln102_1107_fu_1086_p2);

assign and_ln102_1130_fu_1162_p2 = (xor_ln104_430_fu_1157_p2 & icmp_ln86_911_reg_1489_pp0_iter6_reg);

assign and_ln102_1131_fu_1167_p2 = (and_ln104_164_reg_1619_pp0_iter6_reg & and_ln102_1130_fu_1162_p2);

assign and_ln102_fu_518_p2 = (icmp_ln86_fu_330_p2 & icmp_ln86_883_fu_336_p2);

assign and_ln104_160_fu_726_p2 = (xor_ln104_reg_1539 & xor_ln104_418_fu_721_p2);

assign and_ln104_161_fu_543_p2 = (xor_ln104_419_fu_538_p2 & and_ln102_reg_1494);

assign and_ln104_162_fu_594_p2 = (xor_ln104_420_fu_589_p2 & and_ln104_reg_1504);

assign and_ln104_163_fu_846_p2 = (xor_ln104_421_fu_841_p2 & and_ln102_1095_reg_1573);

assign and_ln104_164_fu_860_p2 = (xor_ln104_422_fu_855_p2 & and_ln104_160_reg_1579);

assign and_ln104_fu_529_p2 = (xor_ln104_417_fu_524_p2 & icmp_ln86_reg_1320);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1184_p67;

assign icmp_ln86_883_fu_336_p2 = (($signed(p_read5_int_reg) < $signed(18'd261508)) ? 1'b1 : 1'b0);

assign icmp_ln86_884_fu_342_p2 = (($signed(p_read4_int_reg) < $signed(18'd262001)) ? 1'b1 : 1'b0);

assign icmp_ln86_885_fu_348_p2 = (($signed(p_read11_int_reg) < $signed(18'd260861)) ? 1'b1 : 1'b0);

assign icmp_ln86_886_fu_354_p2 = (($signed(p_read9_int_reg) < $signed(18'd261934)) ? 1'b1 : 1'b0);

assign icmp_ln86_887_fu_360_p2 = (($signed(p_read2_int_reg) < $signed(18'd260718)) ? 1'b1 : 1'b0);

assign icmp_ln86_888_fu_366_p2 = (($signed(p_read11_int_reg) < $signed(18'd262114)) ? 1'b1 : 1'b0);

assign icmp_ln86_889_fu_372_p2 = (($signed(p_read12_int_reg) < $signed(18'd262125)) ? 1'b1 : 1'b0);

assign icmp_ln86_890_fu_378_p2 = (($signed(p_read7_int_reg) < $signed(18'd261149)) ? 1'b1 : 1'b0);

assign icmp_ln86_891_fu_384_p2 = (($signed(p_read11_int_reg) < $signed(18'd261811)) ? 1'b1 : 1'b0);

assign icmp_ln86_892_fu_390_p2 = (($signed(p_read7_int_reg) < $signed(18'd105)) ? 1'b1 : 1'b0);

assign icmp_ln86_893_fu_396_p2 = (($signed(p_read1_int_reg) < $signed(18'd1846)) ? 1'b1 : 1'b0);

assign icmp_ln86_894_fu_402_p2 = (($signed(p_read12_int_reg) < $signed(18'd261511)) ? 1'b1 : 1'b0);

assign icmp_ln86_895_fu_408_p2 = (($signed(p_read10_int_reg) < $signed(18'd544)) ? 1'b1 : 1'b0);

assign icmp_ln86_896_fu_422_p2 = (($signed(p_read2_int_reg) < $signed(18'd261491)) ? 1'b1 : 1'b0);

assign icmp_ln86_897_fu_428_p2 = (($signed(p_read11_int_reg) < $signed(18'd260844)) ? 1'b1 : 1'b0);

assign icmp_ln86_898_fu_434_p2 = (($signed(p_read6_int_reg) < $signed(18'd260968)) ? 1'b1 : 1'b0);

assign icmp_ln86_899_fu_440_p2 = (($signed(p_read11_int_reg) < $signed(18'd260862)) ? 1'b1 : 1'b0);

assign icmp_ln86_900_fu_446_p2 = (($signed(p_read1_int_reg) < $signed(18'd341)) ? 1'b1 : 1'b0);

assign icmp_ln86_901_fu_452_p2 = (($signed(p_read1_int_reg) < $signed(18'd261570)) ? 1'b1 : 1'b0);

assign icmp_ln86_902_fu_458_p2 = (($signed(p_read9_int_reg) < $signed(18'd1661)) ? 1'b1 : 1'b0);

assign icmp_ln86_903_fu_464_p2 = (($signed(p_read10_int_reg) < $signed(18'd446)) ? 1'b1 : 1'b0);

assign icmp_ln86_904_fu_470_p2 = (($signed(p_read11_int_reg) < $signed(18'd260806)) ? 1'b1 : 1'b0);

assign icmp_ln86_905_fu_476_p2 = (($signed(p_read2_int_reg) < $signed(18'd258009)) ? 1'b1 : 1'b0);

assign icmp_ln86_906_fu_482_p2 = (($signed(p_read2_int_reg) < $signed(18'd261292)) ? 1'b1 : 1'b0);

assign icmp_ln86_907_fu_488_p2 = (($signed(p_read11_int_reg) < $signed(18'd260882)) ? 1'b1 : 1'b0);

assign icmp_ln86_908_fu_494_p2 = (($signed(p_read2_int_reg) < $signed(18'd261396)) ? 1'b1 : 1'b0);

assign icmp_ln86_909_fu_500_p2 = (($signed(p_read8_int_reg) < $signed(18'd615)) ? 1'b1 : 1'b0);

assign icmp_ln86_910_fu_506_p2 = (($signed(p_read3_int_reg) < $signed(18'd261810)) ? 1'b1 : 1'b0);

assign icmp_ln86_911_fu_512_p2 = (($signed(p_read5_int_reg) < $signed(18'd326)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_330_p2 = (($signed(p_read1_int_reg) < $signed(18'd979)) ? 1'b1 : 1'b0);

assign or_ln117_777_fu_655_p2 = (and_ln102_1111_fu_613_p2 | and_ln102_1096_reg_1510);

assign or_ln117_778_fu_667_p2 = (and_ln102_1101_reg_1528 | and_ln102_1096_reg_1510);

assign or_ln117_779_fu_679_p2 = (or_ln117_778_fu_667_p2 | and_ln102_1113_fu_622_p2);

assign or_ln117_780_fu_769_p2 = (and_ln102_reg_1494_pp0_iter2_reg | and_ln102_1114_fu_750_p2);

assign or_ln117_781_fu_712_p2 = (and_ln102_reg_1494_pp0_iter1_reg | and_ln102_1102_fu_604_p2);

assign or_ln117_782_fu_781_p2 = (or_ln117_781_reg_1567 | and_ln102_1116_fu_759_p2);

assign or_ln117_783_fu_793_p2 = (and_ln102_reg_1494_pp0_iter2_reg | and_ln102_1097_reg_1545);

assign or_ln117_784_fu_805_p2 = (or_ln117_783_fu_793_p2 | and_ln102_1117_fu_764_p2);

assign or_ln117_785_fu_819_p2 = (or_ln117_783_fu_793_p2 | and_ln102_1103_fu_741_p2);

assign or_ln117_786_fu_904_p2 = (or_ln117_785_reg_1597 | and_ln102_1119_fu_885_p2);

assign or_ln117_787_fu_920_p2 = (icmp_ln86_reg_1320_pp0_iter3_reg | and_ln102_1120_fu_890_p2);

assign or_ln117_788_fu_932_p2 = (icmp_ln86_reg_1320_pp0_iter3_reg | and_ln102_1104_reg_1591);

assign or_ln117_789_fu_944_p2 = (or_ln117_788_fu_932_p2 | and_ln102_1122_fu_899_p2);

assign or_ln117_790_fu_958_p2 = (icmp_ln86_reg_1320_pp0_iter3_reg | and_ln102_1098_reg_1585);

assign or_ln117_791_fu_1016_p2 = (or_ln117_790_reg_1630 | and_ln102_1123_fu_997_p2);

assign or_ln117_792_fu_978_p2 = (or_ln117_790_fu_958_p2 | and_ln102_1105_fu_875_p2);

assign or_ln117_793_fu_1028_p2 = (or_ln117_792_reg_1640 | and_ln102_1125_fu_1006_p2);

assign or_ln117_794_fu_984_p2 = (icmp_ln86_reg_1320_pp0_iter3_reg | and_ln102_1095_reg_1573);

assign or_ln117_795_fu_1048_p2 = (or_ln117_794_reg_1646 | and_ln102_1126_fu_1011_p2);

assign or_ln117_796_fu_1060_p2 = (or_ln117_794_reg_1646 | and_ln102_1106_fu_993_p2);

assign or_ln117_797_fu_1105_p2 = (or_ln117_796_reg_1654 | and_ln102_1128_fu_1095_p2);

assign or_ln117_798_fu_1110_p2 = (or_ln117_794_reg_1646_pp0_iter5_reg | and_ln102_1099_reg_1612_pp0_iter5_reg);

assign or_ln117_799_fu_1121_p2 = (or_ln117_798_fu_1110_p2 | and_ln102_1129_fu_1100_p2);

assign or_ln117_800_fu_1135_p2 = (or_ln117_798_fu_1110_p2 | and_ln102_1107_fu_1086_p2);

assign or_ln117_801_fu_1172_p2 = (or_ln117_800_reg_1664 | and_ln102_1131_fu_1167_p2);

assign or_ln117_fu_574_p2 = (and_ln102_1110_fu_568_p2 | and_ln102_1100_fu_548_p2);

assign select_ln117_863_fu_644_p3 = ((or_ln117_reg_1534[0:0] == 1'b1) ? select_ln117_fu_637_p3 : 2'd3);

assign select_ln117_864_fu_660_p3 = ((and_ln102_1096_reg_1510[0:0] == 1'b1) ? zext_ln117_91_fu_651_p1 : 3'd4);

assign select_ln117_865_fu_671_p3 = ((or_ln117_777_fu_655_p2[0:0] == 1'b1) ? select_ln117_864_fu_660_p3 : 3'd5);

assign select_ln117_866_fu_685_p3 = ((or_ln117_778_fu_667_p2[0:0] == 1'b1) ? select_ln117_865_fu_671_p3 : 3'd6);

assign select_ln117_867_fu_693_p3 = ((or_ln117_779_fu_679_p2[0:0] == 1'b1) ? select_ln117_866_fu_685_p3 : 3'd7);

assign select_ln117_868_fu_705_p3 = ((and_ln102_reg_1494_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_92_fu_701_p1 : 4'd8);

assign select_ln117_869_fu_774_p3 = ((or_ln117_780_fu_769_p2[0:0] == 1'b1) ? select_ln117_868_reg_1562 : 4'd9);

assign select_ln117_870_fu_786_p3 = ((or_ln117_781_reg_1567[0:0] == 1'b1) ? select_ln117_869_fu_774_p3 : 4'd10);

assign select_ln117_871_fu_797_p3 = ((or_ln117_782_fu_781_p2[0:0] == 1'b1) ? select_ln117_870_fu_786_p3 : 4'd11);

assign select_ln117_872_fu_811_p3 = ((or_ln117_783_fu_793_p2[0:0] == 1'b1) ? select_ln117_871_fu_797_p3 : 4'd12);

assign select_ln117_873_fu_825_p3 = ((or_ln117_784_fu_805_p2[0:0] == 1'b1) ? select_ln117_872_fu_811_p3 : 4'd13);

assign select_ln117_874_fu_833_p3 = ((or_ln117_785_fu_819_p2[0:0] == 1'b1) ? select_ln117_873_fu_825_p3 : 4'd14);

assign select_ln117_875_fu_909_p3 = ((or_ln117_786_fu_904_p2[0:0] == 1'b1) ? select_ln117_874_reg_1602 : 4'd15);

assign select_ln117_876_fu_925_p3 = ((icmp_ln86_reg_1320_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_93_fu_916_p1 : 5'd16);

assign select_ln117_877_fu_936_p3 = ((or_ln117_787_fu_920_p2[0:0] == 1'b1) ? select_ln117_876_fu_925_p3 : 5'd17);

assign select_ln117_878_fu_950_p3 = ((or_ln117_788_fu_932_p2[0:0] == 1'b1) ? select_ln117_877_fu_936_p3 : 5'd18);

assign select_ln117_879_fu_962_p3 = ((or_ln117_789_fu_944_p2[0:0] == 1'b1) ? select_ln117_878_fu_950_p3 : 5'd19);

assign select_ln117_880_fu_970_p3 = ((or_ln117_790_fu_958_p2[0:0] == 1'b1) ? select_ln117_879_fu_962_p3 : 5'd20);

assign select_ln117_881_fu_1021_p3 = ((or_ln117_791_fu_1016_p2[0:0] == 1'b1) ? select_ln117_880_reg_1635 : 5'd21);

assign select_ln117_882_fu_1033_p3 = ((or_ln117_792_reg_1640[0:0] == 1'b1) ? select_ln117_881_fu_1021_p3 : 5'd22);

assign select_ln117_883_fu_1040_p3 = ((or_ln117_793_fu_1028_p2[0:0] == 1'b1) ? select_ln117_882_fu_1033_p3 : 5'd23);

assign select_ln117_884_fu_1053_p3 = ((or_ln117_794_reg_1646[0:0] == 1'b1) ? select_ln117_883_fu_1040_p3 : 5'd24);

assign select_ln117_885_fu_1065_p3 = ((or_ln117_795_fu_1048_p2[0:0] == 1'b1) ? select_ln117_884_fu_1053_p3 : 5'd25);

assign select_ln117_886_fu_1073_p3 = ((or_ln117_796_fu_1060_p2[0:0] == 1'b1) ? select_ln117_885_fu_1065_p3 : 5'd26);

assign select_ln117_887_fu_1114_p3 = ((or_ln117_797_fu_1105_p2[0:0] == 1'b1) ? select_ln117_886_reg_1659 : 5'd27);

assign select_ln117_888_fu_1127_p3 = ((or_ln117_798_fu_1110_p2[0:0] == 1'b1) ? select_ln117_887_fu_1114_p3 : 5'd28);

assign select_ln117_889_fu_1141_p3 = ((or_ln117_799_fu_1121_p2[0:0] == 1'b1) ? select_ln117_888_fu_1127_p3 : 5'd29);

assign select_ln117_890_fu_1149_p3 = ((or_ln117_800_fu_1135_p2[0:0] == 1'b1) ? select_ln117_889_fu_1141_p3 : 5'd30);

assign select_ln117_fu_637_p3 = ((and_ln102_1100_reg_1522[0:0] == 1'b1) ? zext_ln117_fu_633_p1 : 2'd2);

assign xor_ln104_417_fu_524_p2 = (icmp_ln86_883_reg_1331 ^ 1'd1);

assign xor_ln104_418_fu_721_p2 = (icmp_ln86_884_reg_1336_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_419_fu_538_p2 = (icmp_ln86_885_reg_1342 ^ 1'd1);

assign xor_ln104_420_fu_589_p2 = (icmp_ln86_886_reg_1348_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_421_fu_841_p2 = (icmp_ln86_887_reg_1354_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_422_fu_855_p2 = (icmp_ln86_888_reg_1360_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_423_fu_553_p2 = (icmp_ln86_889_reg_1366 ^ 1'd1);

assign xor_ln104_424_fu_599_p2 = (icmp_ln86_890_reg_1372_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_425_fu_736_p2 = (icmp_ln86_891_reg_1378_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_426_fu_865_p2 = (icmp_ln86_892_reg_1384_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_427_fu_870_p2 = (icmp_ln86_893_reg_1390_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_428_fu_988_p2 = (icmp_ln86_894_reg_1396_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_429_fu_1081_p2 = (icmp_ln86_895_reg_1402_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_430_fu_1157_p2 = (tmp_reg_1408_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_580_p2 = (icmp_ln86_reg_1320_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_627_p2 = (1'd1 ^ and_ln102_1108_fu_609_p2);

assign zext_ln117_91_fu_651_p1 = select_ln117_863_fu_644_p3;

assign zext_ln117_92_fu_701_p1 = select_ln117_867_fu_693_p3;

assign zext_ln117_93_fu_916_p1 = select_ln117_875_fu_909_p3;

assign zext_ln117_fu_633_p1 = xor_ln117_fu_627_p2;

endmodule //conifer_jettag_accelerator_decision_function_69
