<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>embARC: cgu_hsdc_reg_map.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 50px;">
  <td id="projectlogo"><img alt="Logo" src="embARC_Logo.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectnumber">2017.12</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('cgu__hsdc__reg__map_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">cgu_hsdc_reg_map.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ------------------------------------------</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2017, Synopsys, Inc. All rights reserved.</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without modification,</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * are permitted provided that the following conditions are met:</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * 1) Redistributions of source code must retain the above copyright notice, this</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * 2) Redistributions in binary form must reproduce the above copyright notice,</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * this list of conditions and the following disclaimer in the documentation and/or</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * other materials provided with the distribution.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * 3) Neither the name of the Synopsys, Inc., nor the names of its contributors may</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * be used to endorse or promote products derived from this software without</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * specific prior written permission.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">--------------------------------------------- */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// ----------------------------------------------</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// !!! This file was automatically generated !!!</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// ----------------------------------------------</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifndef _CGU_HSDC_REG_MAP_H_</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _CGU_HSDC_REG_MAP_H_</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="structcgu__hsdc__reg.html">   35</a></span>&#160;<span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="structcgu__hsdc__reg.html">cgu_hsdc_reg</a></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;{</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        uint32_t        CGU_ARC_PLL_CTRL;       <span class="comment">// RW   0x000   ARC PLL control register</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        uint32_t        CGU_ARC_PLL_STATUS;     <span class="comment">// R    0x004   ARC PLL status register</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        uint32_t        CGU_ARC_PLL_FMEAS;      <span class="comment">// RW   0x008   ARC PLL frequency measurement register</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        uint32_t        CGU_ARC_PLL_MON;        <span class="comment">// RW   0x00C   ARC PLL monitor register</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        uint32_t        CGU_SYS_PLL_CTRL;       <span class="comment">// RW   0x010   SYS PLL control register</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        uint32_t        CGU_SYS_PLL_STATUS;     <span class="comment">// R    0x014   SYS PLL status register</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        uint32_t        CGU_SYS_PLL_FMEAS;      <span class="comment">// RW   0x018   SYS PLL frequency measurement register</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        uint32_t        CGU_SYS_PLL_MON;        <span class="comment">// RW   0x01C   SYS PLL monitor register</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        uint32_t        CGU_DDR_PLL_CTRL;       <span class="comment">// RW   0x020   DDR PLL control register</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        uint32_t        CGU_DDR_PLL_STATUS;     <span class="comment">// R    0x024   DDR PLL status register</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        uint32_t        CGU_DDR_PLL_FMEAS;      <span class="comment">// RW   0x028   DDR PLL frequency measurement register</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        uint32_t        CGU_DDR_PLL_MON;        <span class="comment">// RW   0x02C   DDR PLL monitor register</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        uint32_t        CGU_TUN_PLL_CTRL;       <span class="comment">// RW   0x030   Tunnel PLL control register</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        uint32_t        CGU_TUN_PLL_STATUS;     <span class="comment">// R    0x034   Tunnel PLL status register</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        uint32_t        CGU_TUN_PLL_FMEAS;      <span class="comment">// RW   0x038   Tunnel PLL frequency measurement register</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        uint32_t        CGU_TUN_PLL_MON;        <span class="comment">// RW   0x03C   Tunnel PLL monitor register</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        uint32_t        CGU_HDMI_PLL_CTRL;      <span class="comment">// RW   0x040   HDMI PLL control register</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        uint32_t        CGU_HDMI_PLL_STATUS;    <span class="comment">// R    0x044   HDMI PLL status register</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        uint32_t        CGU_HDMI_PLL_FMEAS;     <span class="comment">// RW   0x048   HDMI PLL frequency measurement register</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        uint32_t        CGU_HDMI_PLL_MON;       <span class="comment">// RW   0x04C   HDMI PLL monitor register</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        uint32_t        reserved1[12];</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        uint32_t        CGU_ARC_IDIV;   <span class="comment">// RW   0x080   Integer divider register for ARC HS38x4 clock</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        uint32_t        CGU_ARC_FMEAS;          <span class="comment">// RW   0x084   Freq measurement register for ARC HS38x4 clock</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        uint32_t        reserved2[62];</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        uint32_t        CGU_SYS_IDIV_APB;       <span class="comment">// RW   0x180   Integer divider register for APB clock</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        uint32_t        CGU_SYS_FMEAS_APB;      <span class="comment">// RW   0x184   Freq measurement register for APB clock</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        uint32_t        reserved3[2];</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        uint32_t        CGU_SYS_IDIV_AXI;       <span class="comment">// RW   0x190   Integer divider register for AXI clock</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        uint32_t        CGU_SYS_FMEAS_AXI;      <span class="comment">// RW   0x194   Freq measurement register for AXI clock</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        uint32_t        reserved4[2];</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        uint32_t        CGU_SYS_IDIV_ETH;       <span class="comment">// RW   0x1A0   Integer divider register for ETH clock</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        uint32_t        CGU_SYS_FMEAS_ETH;      <span class="comment">// RW   0x1A4   Freq measurement register for ETH clock</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        uint32_t        reserved5[2];</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        uint32_t        CGU_SYS_IDIV_USB;       <span class="comment">// RW   0x1B0   Integer divider register for USB clock</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        uint32_t        CGU_SYS_FMEAS_USB;      <span class="comment">// RW   0x1B4   Freq measurement register for USB clock</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        uint32_t        reserved6[2];</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        uint32_t        CGU_SYS_IDIV_SDIO;      <span class="comment">// RW   0x1C0   Integer divider register for SDIO clock</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        uint32_t        CGU_SYS_FMEAS_SDIO;     <span class="comment">// RW   0x1C4   Freq measurement register for SDIO clock</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        uint32_t        reserved7[2];</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        uint32_t        CGU_SYS_IDIV_HDMI;      <span class="comment">// RW   0x1D0   Integer divider register for HDMI clock</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        uint32_t        CGU_SYS_FMEAS_HDMI;     <span class="comment">// RW   0x1D4   Freq measurement register for HDMI clock</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        uint32_t        reserved8[2];</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        uint32_t        CGU_SYS_IDIV_GFX_CORE;          <span class="comment">// RW   0x1E0   Integer divider register for GFX core clock</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        uint32_t        CGU_SYS_FMEAS_GFX_CORE;         <span class="comment">// RW   0x1E4   Freq measurement register for GFX core clock</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        uint32_t        reserved9[2];</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        uint32_t        CGU_SYS_IDIV_GFX_DMA;   <span class="comment">// RW   0x1F0   Integer divider register for GFX dma clock</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        uint32_t        CGU_SYS_FMEAS_GFX_DMA;          <span class="comment">// RW   0x1F4   Freq measurement register for GFX dma clock</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        uint32_t        reserved10[2];</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        uint32_t        CGU_SYS_IDIV_GFX_CFG;   <span class="comment">// RW   0x200   Integer divider register for GFX config clock</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        uint32_t        CGU_SYS_FMEAS_GFX_CFG;          <span class="comment">// RW   0x204   Freq measurement register for GFX config clock</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        uint32_t        reserved11[2];</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        uint32_t        CGU_SYS_IDIV_DMAC_CORE;         <span class="comment">// RW   0x210   Integer divider register for DMAC clock</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        uint32_t        CGU_SYS_FMEAS_DMAC_CORE;        <span class="comment">// RW   0x214   Freq measurement register for DMAC clock</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        uint32_t        reserved12[2];</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        uint32_t        CGU_SYS_IDIV_DMAC_CFG;          <span class="comment">// RW   0x220   Integer divider register for DMAC config clock</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        uint32_t        CGU_SYS_FMEAS_DMAC_CFG;         <span class="comment">// RW   0x224   Freq measurement register for DMAC config clock</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        uint32_t        reserved13[2];</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        uint32_t        CGU_SYS_IDIV_SDIO_REF;          <span class="comment">// RW   0x230   Integer divider register for SDIO reference clock</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        uint32_t        CGU_SYS_FMEAS_SDIO_REF;         <span class="comment">// RW   0x234   Freq measurement register for SDIO reference clock</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        uint32_t        reserved14[2];</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        uint32_t        CGU_SYS_IDIV_SPI_REF;   <span class="comment">// RW   0x240   Integer divider register for SPI reference clock</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        uint32_t        CGU_SYS_FMEAS_SPI_REF;          <span class="comment">// RW   0x244   Freq measurement register for SPI reference clock</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        uint32_t        reserved15[2];</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        uint32_t        CGU_SYS_IDIV_I2C_REF;   <span class="comment">// RW   0x250   Integer divider register for I2C reference clock</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        uint32_t        CGU_SYS_FMEAS_I2C_REF;          <span class="comment">// RW   0x254   Freq measurement register for I2C reference clock</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        uint32_t        reserved16[2];</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        uint32_t        CGU_SYS_IDIV_UART_REF;          <span class="comment">// RW   0x260   Integer divider register for UART reference clock</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        uint32_t        CGU_SYS_FMEAS_UART_REF;         <span class="comment">// RW   0x264   Freq measurement register for UART reference clock</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        uint32_t        reserved17[2];</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        uint32_t        CGU_SYS_IDIV_EBI_REF;   <span class="comment">// RW   0x270   Integer divider register for EBI reference clock</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        uint32_t        CGU_SYS_FMEAS_EBI_REF;          <span class="comment">// RW   0x274   Freq measurement register for EBI reference clock</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        uint32_t        reserved18[66];</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        uint32_t        CGU_TUN_IDIV;   <span class="comment">// RW   0x380   Integer divider register for Tunnel clock</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        uint32_t        CGU_TUN_FMEAS;          <span class="comment">// RW   0x384   Freq measurement register for Tunnel clock</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        uint32_t        reserved19[62];</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        uint32_t        CGU_HDMI_IDIV_APB;      <span class="comment">// RW   0x480   Integer divider register for HDMI clock</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        uint32_t        CGU_HDMI_FMEAS_APB;     <span class="comment">// RW   0x484   Freq measurement register for HDMI clock</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        uint32_t        reserved20[62];</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        uint32_t        CGU_I2S_IDIV_TX;        <span class="comment">// RW   0x580   Integer divider register for I2S TX clock</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        uint32_t        CGU_I2S_FMEAS_TX;       <span class="comment">// RW   0x584   Freq measurement register for I2S TX clock</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        uint32_t        reserved21[2];</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        uint32_t        CGU_I2S_IDIV_RX;        <span class="comment">// RW   0x590   Integer divider register for I2S RX clock</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        uint32_t        CGU_I2S_FMEAS_RX;       <span class="comment">// RW   0x594   Freq measurement register for I2S RX clock</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        uint32_t        reserved22[186];</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        uint32_t        CGU_ARC_RST_CTRL;       <span class="comment">// RW   0x880   Reset control register for ARC HS38x4</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        uint32_t        reserved23[7];</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        uint32_t        CGU_SYS_RST_CTRL;       <span class="comment">// RW   0x8A0   Reset control register for System peripherals</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        uint32_t        reserved24[7];</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        uint32_t        CGU_DDR_RST_CTRL;       <span class="comment">// RW   0x8C0   Reset control register for DDR</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        uint32_t        reserved25[7];</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        uint32_t        CGU_TUN_RST_CTRL;       <span class="comment">// RW   0x8E0   Reset control register for Tunnel</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        uint32_t        reserved26[39];</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        uint32_t        CGU_OUT_RST_CTRL;       <span class="comment">// RW   0x980   Reset control register for IC reset output</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        uint32_t        reserved27[411];</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        uint32_t        CGU_IP_SW_RESET;        <span class="comment">// RW1C 0xFF0   CGU IP software reset register</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        uint32_t        reserved28[1];</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        uint32_t        CGU_IP_VERSION;         <span class="comment">// R    0xFF8   CGU IP version register</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        uint32_t        CGU_IP_TYPE;    <span class="comment">// R    0xFFC   CGU IP type register</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;}  CGU_HSDC_STRUCT, * CGU_HSDC_STRUCT_PTR;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="ttc" id="structcgu__hsdc__reg_html"><div class="ttname"><a href="structcgu__hsdc__reg.html">cgu_hsdc_reg</a></div><div class="ttdef"><b>Definition:</b> <a href="cgu__hsdc__reg__map_8h_source.html#l00035">cgu_hsdc_reg_map.h:35</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_7149141a7e3af1ee95dfb0598e371427.html">board</a></li><li class="navelem"><a class="el" href="dir_53ac457870d48cc84ae1a82aa24d0ca1.html">hsdk</a></li><li class="navelem"><a class="el" href="dir_93cdfed1b28625b9aaac9a36bce7234d.html">drivers</a></li><li class="navelem"><a class="el" href="dir_66ef1ee3c5355730d52338c4a3a3bbcd.html">cgu</a></li><li class="navelem"><b>cgu_hsdc_reg_map.h</b></li>
    <li class="footer">Generated on Wed May 9 2018 09:27:03 for embARC by
    <a href="http://www.synopsys.com">
    <img class="footer" src="pic/snps_logo.png" alt="snps_logo"/></a>. All Rights Reserved. </li>
  </ul>
</div>
</body>
</html>
