// Seed: 1118680264
module module_0 (
    output tri id_0,
    input tri0 id_1,
    input uwire id_2,
    output tri1 id_3,
    input supply1 id_4,
    output tri0 id_5,
    input wor id_6,
    output wire id_7
);
  wire id_9;
  wire id_10;
  tri  id_11 = 1;
  wire id_12;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    output wor id_2,
    output wire id_3,
    input uwire id_4
);
  initial id_3 = 1;
  wire id_6;
  module_0(
      id_2, id_4, id_1, id_3, id_1, id_3, id_4, id_3
  );
  assign id_2 = 1 < {1, 1'b0};
  wire id_7;
endmodule
