<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>
      Generating a part for FPGA projects
    </title>
    <meta name="Approver" content="Technical Publications" />
    <meta name="Author" content="Technical Publications" />
    <meta name="CreateDate" content="2012-10-10" />
    <meta name="CreateTime" content="1349876211" />
    <meta name="DataType" content="Manuals" />
    <meta name="Description" content="UG" />
    <meta name="DocTitle" content="OrCAD Capture User Guide" />
    <meta name="DocType" content="User Guide" />
    <meta name="FileTitle"
    content="Generating a part for FPGA projects" />
    <meta name="Keywords" content="" />
    <meta name="FileType" content="Chapter" />
    <meta name="Keyword" content="cap_ug" />
    <meta name="Language" content="English" />
    <meta name="ModifiedDate" content="2012-10-10" />
    <meta name="ModifiedTime" content="1349876211" />
    <meta name="NextFile"
    content="Simulating%2Bthe%2BBoard.html" />
    <meta name="Group" content="" />
    <meta name="Platform" content="All," />
    <meta name="PrevFile"
    content="Performing%2BTiming%2BSimulation.html" />
    <meta name="Product"
    content="Allegro Design Entry CIS,OrCAD Capture," />
    <meta name="ProductFamily"
    content="Silicon-Package-Board Co-Design,Silicon-Package-Board Co-Design," />
    <meta name="ProductVersion" content="16.6" />
    <meta name="RightsManagement"
    content="Copyright 2011-2012 Cadence Design Systems Inc." />
    <meta name="Title"
    content="OrCAD Capture User Guide -- Generating a part for FPGA projects" />
    <meta name="Version" content="16.6" />
    <meta name="Renderer" content="WIKI" />
    <meta name="SpaceKey" content="capug166" />
    <link href="styles/site.css" rel="stylesheet"
    type="text/css" />
    <meta content="text/html; charset=UTF-8"
    http-equiv="Content-Type" />
  </head>
  <body style="margin-left: 5%;background-color: #FFFFFF;">
    <a xmlns:html="http://www.w3.org/1999/xhtml" id="pagetop"
    name="pagetop"></a> <a
    xmlns:html="http://www.w3.org/1999/xhtml" id="firstpage"
    name="firstpage"></a> <!-- Begin Buttons -->
     
    <table xmlns:html="http://www.w3.org/1999/xhtml" border="0"
    cellpadding="0" cellspacing="0" width="650">
      <tbody>
        <tr>
          <td colspan="10" height="36" width="650">
            <img height="34" src="../support/header_doc.gif"
            width="650" />
          </td>
        </tr>
        <tr>
          <td height="20" width="59">
            <a href="javascript:openLibrary()"><img
            alt="View Library" border="0" height="20"
            src="../support/nav2_library.gif" width="59" /></a>
          </td>
          <td height="20" width="73">
            <a href="cap_ugTOC.html"><img alt="Table of Contents"
            border="0" src="../support/nav2_toc.gif" /></a>
          </td>
          <td height="20" width="46">
            <img alt="Index" border="0"
            src="../support/nav2_index_b.gif" />
          </td>
          <td>
            <a href="Performing_Timing_Simulation.html"><img
            alt="Previous" border="0"
            src="../support/nav2_previous.gif" /></a>
          </td>
          <td>
            <a href="Simulating_the_Board.html"><img alt="Next"
            border="0" src="../support/nav_next.gif" /></a>
          </td>
          <td height="20">
            <a href="cap_ug.pdf"><img alt="Open PDF to print book"
            border="0" height="20" src="../support/nav2_print.gif"
            width="114" /></a>
          </td>
          <td height="20" width="61">
            <img src="../support/nav2_black.gif" />
          </td>
          <td height="20" width="76">
            <a href="/feedback.htm"><img alt="Email Comments"
            border="0" height="20"
            src="../support/nav2_feedback.gif" width="76" /></a>
          </td>
          <td height="20" width="43">
            <a href="../cdsuser/help.html"><img
            alt="Help Using Documentation" border="0" height="20"
            src="../support/nav2_help.gif" width="43" /></a>
          </td>
          <td height="20" width="37">
            <a href="/exitsearch.htm"><img
            alt="Shut Down Cadence Documentation Server" border="0"
            height="20" src="../support/nav2_exit.gif"
            width="37" /></a>
          </td>
        </tr>
      </tbody>
    </table><!-- End Buttons -->
    <hr xmlns:html="http://www.w3.org/1999/xhtml" />
    <div id="main-header">
      <a xmlns="" id="GeneratingapartforFPGAprojects"
      name="GeneratingapartforFPGAprojects"></a> 
      <h1 xmlns="" style=" margin: 4px 0 4px;">
        <span>Generating a part for FPGA projects</span>
      </h1>
    </div>
    <div class="wiki-content group" id="main-content">
      <p>
        Once you have created the final programmable logic netlist,
        you can generate a part for your project. This part
        represents the FPGA/CPLD component that is the result of
        the programmable logic design flow.
      </p>
      <ul>
        <li>
          <a
          href="Generating_a_part_for_FPGA_projects.html">Overview
          of Part Generation for FPGA</a>
        </li>
        <li>
          <a
          href="Generating_a_part_for_FPGA_projects.html">Generating
          a part for your FPGA</a>
        </li>
        <li>
          <a
          href="Generating_a_part_for_FPGA_projects.html">Supported
          Vendor Pad and Pin file formats</a>
        </li>
      </ul>
      <h2
      id="GeneratingapartforFPGAprojects-OverviewofPartGenerationforFPGA">
        Overview of Part Generation for FPGA
      </h2>
      <p>
        Capture reads a variety of PLD vendor pin reports to create
        library parts for the Capture schematic system. Most PLD
        vendor pin reports (Actel, Vantis, Lattice, Lucent, OrCAD
        SPLD, and Xilinx formats) describe the pin number, signal
        name, and direction (or mode) of a package pin programmed
        by the place-and-route process. When you create a new part
        with the Generate Part command, Capture creates a new
        schematic library (OLB) and part based on the pins defined
        in the report file. You can also define multiple sections
        for the part based on I/O Bank information present in the
        .pin or .pad files by selecting the Create multi-section
        part option in the FPGA Options dialog box. If you want to
        have separate power/GND symbols, you can use the Separate
        Symbols for Power/NC pins options to achieve that goal. The
        Power/NC pin limit will create the Power/GND symbols based
        on the set limit and will generate a new symbol if the
        limit is exceeded. You can now also assign auto-pingroup
        values to the pins in a given section. Pins can be grouped
        together according to I/O Bank or pins with compatible I/O
        Standards within an I/O Bank. Pins are sorted
        alphabetically by name, with input type pins located on the
        left and output or bidirectional pins on the right.
      </p>
      <p>
        Generate part can create new parts or update the pin
        numbers of an existing library part with the Update pins on
        existing part in library option, which allows for
        engineering change orders (ECOs) from a programmable logic
        project to update the part of the system schematic.
      </p>
      <p>
        The most common Implementation type used with the parts
        created from PLD vendor pin reports is type &lt;none&gt; or
        Project to create a hierarchy of projects for system
        simulation.
      </p>
      <p>
        Capture can read an EDIF netlist or VHDL or Verilog model
        created by 3rd-party EDA tool or intellectual property (IP)
        provider to create library parts for a programmable logic
        project. Most 3rd-party synthesis and module generators
        describe the port name and mode of the signals that
        interface to the EDIF netlist, VHDL model, or Verilog
        model.
      </p>
      <div class="panelMacro">
        <table class="noteMacro">
          <colgroup>
            <col width="24" />
            <col />
          </colgroup>
          <tr>
            <td valign="top">
              <img align="absmiddle" alt="" border="0" height="16"
              src="images/icons/emoticons/warning.png"
              width="16" />
            </td>
            <td>
              <p>
                To create a pin on a symbol using the Generate Part
                utility, the pin must have a pin to port mapping in
                the pin file.
              </p>
            </td>
          </tr>
        </table>
      </div>
      <h2
      id="GeneratingapartforFPGAprojects-GeneratingapartforyourFPGA">
        Generating a part for your FPGA
      </h2>
      <ol>
        <li>
          From the <em>Tools</em> menu in the project manager,
          choose the <em>Generate Part</em> command. Capture
          displays the Generate Part dialog box.
        </li>
        <li>
          Specify the final, fitted netlist in the Netlist File
          Name text box. Use the Browse button to locate the
          netlist file, if necessary. When you select a netlist
          with the Browse button, Capture places default values in
          the Part Name and Part Library Name text boxes, and
          automatically selects a Vendor File Type according to the
          file extension of the netlist file.
        </li>
        <li>
          If necessary, enter a name and library for the part in
          the appropriate text boxes.
        </li>
        <li>
          Specify that the part is a new part or that you want to
          update pins on an existing part in the library with the
          appropriate radio button.
        </li>
        <li>
          Specify ascending or descending order for the part pins.
        </li>
        <li>
          If you want to specify additional pins for the part,
          select the appropriate button and enter the number of
          pins in the Number of pins text box.<br />
           By default, the part generator creates a part with a
          number of pins equal to the number of input and output
          ports in the netlist file. However, if you are using a
          specific device for your FPGA/CPLD component, you may
          want to specify the number of pins on that device, if it
          differs from the number of netlist ports. This is
          especially true if you plan to use the part on a PCB
          schematic page.
        </li>
        <li>
          If necessary, select the <em>Vendor File Type</em> for
          the netlist file from the drop-down list box.
        </li>
        <li>
          If you specified a &#8220;raw&#8221; pin-out file in step
          1, specify an implementation type, name, and file for the
          part.<br />
           The most common implementation type used with the parts
          created from PLD vendor pin reports is either
          &lt;none&gt; or Project (which creates a hierarchy of
          projects for system simulation). Implementation types
          signify the following:<br />
           
          <p>
            &lt;none&gt; Primitive library part.
          </p>
          <p>
            EDIF Non-primitive library part. Contents defined by an
            EDIF netlist generated by a third-party EDA tool.
          </p>
          <p>
            Project Primitive library part. Associated with the
            Simulation Resources of a programmable logic project
            for system-level simulation.
          </p>
          <p>
            Schematic View Non-primitive library part. Contents
            defined by a schematic folder/page.
          </p>
          <p>
            VHDL Non-primitive library part. Contents defined by a
            VHDL model.
          </p>
          <p>
            Verilog Non-primitive library part. Contents defined by
            a Verilog model.
          </p>
          <p>
            The table below illustrates typical combinations of
            vendor file type and implementation types.
          </p>
          <div class="table-wrap">
            <table class="confluenceTable">
              <tbody>
                <tr>
                  <th class="confluenceTh">
                    Vendor file type
                  </th>
                  <th class="confluenceTh">
                    Implementation type
                  </th>
                </tr>
                <tr>
                  <td class="confluenceTd">
                    Actel Pin
                  </td>
                  <td class="confluenceTd">
                    [&lt;none&gt;|Project]
                  </td>
                </tr>
                <tr>
                  <td class="confluenceTd">
                    Altera Pin
                  </td>
                  <td class="confluenceTd">
                    [&lt;none&gt;|Project
                  </td>
                </tr>
                <tr>
                  <td class="confluenceTd">
                    AMD/MINC JEDEC&#160;&#160;
                  </td>
                  <td class="confluenceTd">
                    [&lt;none&gt;|Project]
                  </td>
                </tr>
                <tr>
                  <td class="confluenceTd" colspan="1">
                    APD BGA/Die-Text File
                  </td>
                  <td class="confluenceTd" colspan="1">
                    [&lt;none&gt;|Project]
                  </td>
                </tr>
                <tr>
                  <td class="confluenceTd" colspan="1">
                    EDIF Netlist
                  </td>
                  <td class="confluenceTd" colspan="1">
                    [EDIF|&lt;none&gt;|Project]
                  </td>
                </tr>
                <tr>
                  <td class="confluenceTd" colspan="1">
                    Lattice Pin
                  </td>
                  <td class="confluenceTd" colspan="1">
                    [&lt;none&gt;|Project]
                  </td>
                </tr>
                <tr>
                  <td class="confluenceTd" colspan="1">
                    Lucent Pad
                  </td>
                  <td class="confluenceTd" colspan="1">
                    [&lt;none&gt;|Project]
                  </td>
                </tr>
                <tr>
                  <td class="confluenceTd" colspan="1">
                    OrCAD SPLD Pad
                  </td>
                  <td class="confluenceTd" colspan="1">
                    [&lt;none&gt;|Project]
                  </td>
                </tr>
                <tr>
                  <td class="confluenceTd" colspan="1">
                    Verilog Netlist
                  </td>
                  <td class="confluenceTd" colspan="1">
                    [&lt;none&gt;|Project|Verilog]
                  </td>
                </tr>
                <tr>
                  <td class="confluenceTd" colspan="1">
                    VHDL Netlist
                  </td>
                  <td class="confluenceTd" colspan="1">
                    [&lt;none&gt;|Project|VHDL]
                  </td>
                </tr>
                <tr>
                  <td class="confluenceTd" colspan="1">
                    Xilinx M1 Pad
                  </td>
                  <td class="confluenceTd" colspan="1">
                    [&lt;none&gt;|Project]
                  </td>
                </tr>
                <tr>
                  <td class="confluenceTd" colspan="1">
                    Xilinx Pin
                  </td>
                  <td class="confluenceTd" colspan="1">
                    [&lt;none&gt;|Project]
                  </td>
                </tr>
                <tr>
                  <td class="confluenceTd" colspan="1">
                    XNF Netlist
                  </td>
                  <td class="confluenceTd" colspan="1">
                    [&lt;none&gt;|Project]
                  </td>
                </tr>
              </tbody>
            </table>
          </div>
          <div class="panelMacro">
            <table class="infoMacro">
              <colgroup>
                <col width="24" />
                <col />
              </colgroup>
              <tr>
                <td valign="top">
                  <img align="absmiddle" alt="" border="0"
                  height="16"
                  src="images/icons/emoticons/information.png"
                  width="16" />
                </td>
                <td>
                  <p>
                    You can also use the Actel Pin File format to
                    create a part for your Atmel project by
                    modifying the Atmel pin file.
                  </p>
                </td>
              </tr>
            </table>
          </div>
        </li>
        <li>
          <p>
            Click <em>FPGA Setup</em> to open the FPGA Options
            dialog box.
          </p>
          <div class="table-wrap">
            <table class="confluenceTable">
              <tbody>
                <tr>
                  <td class="confluenceTd">
                    1.&#160;In the General tab, specify the
                    settings for the symbol, pins, and pin
                    swap.<br />
                     2. In the Pin Defaults tab, specify the
                    default settings for pin direction and shape.
                    Additionally, you can modify the pin-shape for
                    low-asserted pins.<br />
                     3. Click OK to close the FPGA Options dialog
                    box.
                  </td>
                </tr>
              </tbody>
            </table>
          </div>
        </li>
        <li>
          <p>
            Click <em>OK</em>. Capture generates a library with the
            file partname.OLB and references it in the project
            manager Outputs folder.
          </p>
          <div class="panelMacro">
            <table class="infoMacro">
              <colgroup>
                <col width="24" />
                <col />
              </colgroup>
              <tr>
                <td valign="top">
                  <img align="absmiddle" alt="" border="0"
                  height="16"
                  src="images/icons/emoticons/information.png"
                  width="16" />
                </td>
                <td>
                  <p>
                    Selecting Create multi-section part in the
                    general tab of FPGA Setup dialog box will open
                    Split Part Section Input Spreadsheet when you
                    close the Generate Part dialog box. You can use
                    this spreadsheet to modify the part.
                  </p>
                </td>
              </tr>
            </table>
          </div>
          <p>
            You can use the part you generate with the Generate
            Part command to represent the actual component (FPGA or
            CPLD) in schematics for other projects (including PCB
            designs). When you use the Generate Part command,
            Capture creates a part file (with a .OLB extension) and
            references it in the Outputs folder of the project
            manager.
          </p>
        </li>
      </ol>
      <h2
      id="GeneratingapartforFPGAprojects-SupportedVendorPadandPinfileformats">
        Supported Vendor Pad and Pin file formats
      </h2>
      <p>
        Capture CIS supports the pad and pin file formats from the
        following vendors:
      </p>
      <ul>
        <li>
          Actel Pin File.
        </li>
      </ul>
      <p style="margin-left: 60.0px;">
        For the following series:
      </p>
      <ul>
        <li style="list-style-type: none;">
          <ul>
            <li style="list-style-type: none;">
              <ul>
                <li>
                  3200DX
                </li>
                <li>
                  ACT1
                </li>
                <li>
                  ACT2
                </li>
              </ul>
            </li>
          </ul>
        </li>
        <li>
          Altera Pin File.
        </li>
      </ul>
      <p style="margin-left: 60.0px;">
        For the following series:
      </p>
      <ul>
        <li style="list-style-type: none;">
          <ul>
            <li style="list-style-type: none;">
              <ul>
                <li>
                  Quartus II
                </li>
                <li>
                  Maxplus II
                </li>
              </ul>
            </li>
          </ul>
        </li>
        <li>
          Lattice Pin File
        </li>
        <li>
          Lucent ORCA Pad File
        </li>
        <li>
          Xilinx Pad and Pin Files.
        </li>
      </ul>
      <p style="margin-left: 60.0px;">
        For the following series:
      </p>
      <ul>
        <li style="list-style-type: none;">
          <ul>
            <li style="list-style-type: none;">
              <ul>
                <li>
                  Virtex
                </li>
                <li>
                  Spartan
                </li>
              </ul>
            </li>
          </ul>
        </li>
      </ul>
    </div>
    <hr xmlns:html="http://www.w3.org/1999/xhtml" />
    <hr xmlns:html="http://www.w3.org/1999/xhtml" align="left" />
    <div xmlns:html="http://www.w3.org/1999/xhtml"
    style="text-align: left;">
      <!-- Begin Buttons -->
      <table border="0" cellpadding="0" cellspacing="0"
      width="650">
        <tbody>
          <tr>
            <td colspan="10" height="36" width="650">
              <img height="34" src="../support/header_doc.gif"
              width="650" />
            </td>
          </tr>
          <tr>
            <td height="20" width="59">
              <a href="javascript:openLibrary()"><img
              alt="View Library" border="0" height="20"
              src="../support/nav2_library.gif" width="59" /></a>
            </td>
            <td height="20" width="73">
              <a href="cap_ugTOC.html"><img alt="Table of Contents"
              border="0" src="../support/nav2_toc.gif" /></a>
            </td>
            <td height="20" width="46">
              <img alt="Index" border="0"
              src="../support/nav2_index_b.gif" />
            </td>
            <td>
              <a href="Performing_Timing_Simulation.html"><img
              alt="Previous" border="0"
              src="../support/nav2_previous.gif" /></a>
            </td>
            <td>
              <a href="Simulating_the_Board.html"><img alt="Next"
              border="0" src="../support/nav_next.gif" /></a>
            </td>
            <td height="20">
              <a href="cap_ug.pdf"><img
              alt="Open PDF to print book" border="0" height="20"
              src="../support/nav2_print.gif" width="114" /></a>
            </td>
            <td height="20" width="61">
              <img src="../support/nav2_black.gif" />
            </td>
            <td height="20" width="76">
              <a href="/feedback.htm"><img alt="Email Comments"
              border="0" height="20"
              src="../support/nav2_feedback.gif" width="76" /></a>
            </td>
            <td height="20" width="43">
              <a href="../cdsuser/help.html"><img
              alt="Help Using Documentation" border="0" height="20"
              src="../support/nav2_help.gif" width="43" /></a>
            </td>
            <td height="20" width="37">
              <a href="/exitsearch.htm"><img
              alt="Shut Down Cadence Documentation Server"
              border="0" height="20" src="../support/nav2_exit.gif"
              width="37" /></a>
            </td>
          </tr>
        </tbody>
      </table><!-- End Buttons -->
    </div><br xmlns:html="http://www.w3.org/1999/xhtml" />
     <font xmlns:html="http://www.w3.org/1999/xhtml" size="-1">For
    support, see <a href="http://support.cadence.com"
    target="_blank">Cadence Online Support</a> service.</font> <br
    xmlns:html="http://www.w3.org/1999/xhtml" />
     <br xmlns:html="http://www.w3.org/1999/xhtml" />
     <font xmlns:html="http://www.w3.org/1999/xhtml"
    size="-1"><i>Copyright &#169; 2012, <a
    href="http://www.cadence.com">Cadence Design Systems,
    Inc.</a></i></font> <br
    xmlns:html="http://www.w3.org/1999/xhtml" />
     <font xmlns:html="http://www.w3.org/1999/xhtml" size="-1">All
    rights reserved.</font> <br
    xmlns:html="http://www.w3.org/1999/xhtml" />
     <br xmlns:html="http://www.w3.org/1999/xhtml" />
  </body>
</html>
