

================================================================
== Vivado HLS Report for 'exp_core_32_20_54_s'
================================================================
* Date:           Thu Nov 28 21:59:41 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.625 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       12|       12| 0.120 us | 0.120 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_V_read = call i54 @_ssdm_op_Read.ap_auto.i54(i54 %x_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1302]   --->   Operation 14 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_l_V = sext i54 %x_V_read to i73" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1302]   --->   Operation 15 'sext' 'x_l_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i54 %x_V_read to i18" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1390]   --->   Operation 16 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_29 = call i5 @_ssdm_op_PartSelect.i5.i54.i32.i32(i54 %x_V_read, i32 34, i32 38)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1305]   --->   Operation 17 'partselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln612 = trunc i54 %x_V_read to i34" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1307]   --->   Operation 18 'trunc' 'trunc_ln612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_30 = call i49 @_ssdm_op_BitConcatenate.i49.i34.i15(i34 %trunc_ln612, i15 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1307]   --->   Operation 19 'bitconcatenate' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %x_V_read, i32 53)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 20 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_3)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 38)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 21 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_3)   --->   "%xor_ln1311 = xor i1 %tmp, %p_Result_s" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 22 'xor' 'xor_ln1311' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_3)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 39)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 23 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_3)   --->   "%xor_ln1311_1 = xor i1 %tmp, %p_Result_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 24 'xor' 'xor_ln1311_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_2)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 40)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 25 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_2)   --->   "%xor_ln1311_2 = xor i1 %tmp, %p_Result_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 26 'xor' 'xor_ln1311_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_2)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 41)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 27 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_2)   --->   "%xor_ln1311_3 = xor i1 %tmp, %p_Result_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 28 'xor' 'xor_ln1311_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_2)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 42)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 29 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_2)   --->   "%xor_ln1311_4 = xor i1 %tmp, %p_Result_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 30 'xor' 'xor_ln1311_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_8)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 43)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 31 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_8)   --->   "%xor_ln1311_5 = xor i1 %tmp, %p_Result_5" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 32 'xor' 'xor_ln1311_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_8)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 44)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 33 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_8)   --->   "%xor_ln1311_6 = xor i1 %tmp, %p_Result_6" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 34 'xor' 'xor_ln1311_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_6)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 45)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 35 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_6)   --->   "%xor_ln1311_7 = xor i1 %tmp, %p_Result_7" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 36 'xor' 'xor_ln1311_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_6)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 46)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 37 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_6)   --->   "%xor_ln1311_8 = xor i1 %tmp, %p_Result_8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 38 'xor' 'xor_ln1311_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_6)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 47)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 39 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_6)   --->   "%xor_ln1311_9 = xor i1 %tmp, %p_Result_9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 40 'xor' 'xor_ln1311_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_12)   --->   "%p_Result_s_81 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 48)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 41 'bitselect' 'p_Result_s_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_12)   --->   "%xor_ln1311_10 = xor i1 %tmp, %p_Result_s_81" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 42 'xor' 'xor_ln1311_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_12)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 49)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 43 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_12)   --->   "%xor_ln1311_11 = xor i1 %tmp, %p_Result_10" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 44 'xor' 'xor_ln1311_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_11)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 50)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 45 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_11)   --->   "%xor_ln1311_12 = xor i1 %tmp, %p_Result_11" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 46 'xor' 'xor_ln1311_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_11)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 51)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 47 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_11)   --->   "%xor_ln1311_13 = xor i1 %tmp, %p_Result_12" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 48 'xor' 'xor_ln1311_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_11)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 52)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 49 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_11)   --->   "%xor_ln1311_14 = xor i1 %tmp, %p_Result_13" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 50 'xor' 'xor_ln1311_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_17)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 53)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 51 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_17)   --->   "%xor_ln1311_15 = xor i1 %tmp, %p_Result_14" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 52 'xor' 'xor_ln1311_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_17)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 54)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 53 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_17)   --->   "%xor_ln1311_16 = xor i1 %tmp, %p_Result_15" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 54 'xor' 'xor_ln1311_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_15)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 55)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 55 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_15)   --->   "%xor_ln1311_17 = xor i1 %tmp, %p_Result_16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 56 'xor' 'xor_ln1311_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_15)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i73.i32(i73 %x_l_V, i32 56)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 57 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_15)   --->   "%xor_ln1311_18 = xor i1 %tmp, %p_Result_17" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1311]   --->   Operation 58 'xor' 'xor_ln1311_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_18 = call i7 @_ssdm_op_PartSelect.i7.i54.i32.i32(i54 %x_V_read, i32 31, i32 37)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1324]   --->   Operation 59 'partselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i54.i32.i32(i54 %x_V_read, i32 23, i32 30)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1327]   --->   Operation 60 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i5 @_ssdm_op_PartSelect.i5.i54.i32.i32(i54 %x_V_read, i32 18, i32 22)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1329]   --->   Operation 61 'partselect' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i3 @_ssdm_op_PartSelect.i3.i54.i32.i32(i54 %x_V_read, i32 15, i32 17)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1331]   --->   Operation 62 'partselect' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i3 %tmp_V_2 to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1365]   --->   Operation 63 'zext' 'zext_ln544_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%f_x_msb_4_table_V_ad = getelementptr [8 x i7]* @f_x_msb_4_table_V, i64 0, i64 %zext_ln544_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1365]   --->   Operation 64 'getelementptr' 'f_x_msb_4_table_V_ad' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (3.25ns)   --->   "%f_x_msb_4_V = load i7* %f_x_msb_4_table_V_ad, align 1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1365]   --->   Operation 65 'load' 'f_x_msb_4_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i54 %x_V_read to i15" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1369]   --->   Operation 66 'trunc' 'trunc_ln708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%x_msb_5_lsb_V = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 %trunc_ln708, i1 false)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1369]   --->   Operation 67 'bitconcatenate' 'x_msb_5_lsb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%r_V = zext i16 %x_msb_5_lsb_V to i19" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1371]   --->   Operation 68 'zext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i3 %tmp_V_2 to i19" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1371]   --->   Operation 69 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (5.58ns)   --->   "%r_V_36 = mul i19 %zext_ln1118, %r_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1371]   --->   Operation 70 'mul' 'r_V_36' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_7 = call i6 @_ssdm_op_PartSelect.i6.i19.i32.i32(i19 %r_V_36, i32 13, i32 18)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1383]   --->   Operation 71 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_PartSelect.i7.i19.i32.i32(i19 %r_V_36, i32 6, i32 12)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1392]   --->   Operation 72 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_18 = call i3 @_ssdm_op_PartSelect.i3.i19.i32.i32(i19 %r_V_36, i32 3, i32 5)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1394]   --->   Operation 73 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i5 %tmp_V_1 to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1402]   --->   Operation 74 'zext' 'zext_ln544_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%f_x_msb_3_table_V_ad = getelementptr [32 x i32]* @f_x_msb_3_table_V, i64 0, i64 %zext_ln544_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1402]   --->   Operation 75 'getelementptr' 'f_x_msb_3_table_V_ad' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (3.25ns)   --->   "%f_x_msb_3_V = load i32* %f_x_msb_3_table_V_ad, align 4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1402]   --->   Operation 76 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_1 : Operation 77 [1/1] (1.36ns)   --->   "%icmp_ln1314 = icmp eq i5 %p_Result_29, 15" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 77 'icmp' 'icmp_ln1314' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (2.87ns)   --->   "%icmp_ln1314_1 = icmp ugt i49 %p_Result_30, -32434275503298" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 78 'icmp' 'icmp_ln1314_1' <Predicate = true> <Delay = 2.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_15)   --->   "%and_ln1314 = and i1 %icmp_ln1314_1, %icmp_ln1314" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 79 'and' 'and_ln1314' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_3)   --->   "%or_ln1314 = or i1 %xor_ln1311, %xor_ln1311_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 80 'or' 'or_ln1314' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_2)   --->   "%or_ln1314_1 = or i1 %xor_ln1311_3, %xor_ln1311_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 81 'or' 'or_ln1314_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1314_2 = or i1 %or_ln1314_1, %xor_ln1311_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 82 'or' 'or_ln1314_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1314_3 = or i1 %or_ln1314_2, %or_ln1314" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 83 'or' 'or_ln1314_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_8)   --->   "%or_ln1314_4 = or i1 %xor_ln1311_5, %xor_ln1311_6" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 84 'or' 'or_ln1314_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_6)   --->   "%or_ln1314_5 = or i1 %xor_ln1311_8, %xor_ln1311_9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 85 'or' 'or_ln1314_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1314_6 = or i1 %or_ln1314_5, %xor_ln1311_7" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 86 'or' 'or_ln1314_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_8)   --->   "%or_ln1314_7 = or i1 %or_ln1314_6, %or_ln1314_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 87 'or' 'or_ln1314_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1314_8 = or i1 %or_ln1314_7, %or_ln1314_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 88 'or' 'or_ln1314_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_12)   --->   "%or_ln1314_9 = or i1 %xor_ln1311_10, %xor_ln1311_11" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 89 'or' 'or_ln1314_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_11)   --->   "%or_ln1314_10 = or i1 %xor_ln1311_13, %xor_ln1311_14" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 90 'or' 'or_ln1314_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1314_11 = or i1 %or_ln1314_10, %xor_ln1311_12" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 91 'or' 'or_ln1314_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1314_12 = or i1 %or_ln1314_11, %or_ln1314_9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 92 'or' 'or_ln1314_12' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_17)   --->   "%or_ln1314_13 = or i1 %xor_ln1311_15, %xor_ln1311_16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 93 'or' 'or_ln1314_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_15)   --->   "%or_ln1314_14 = or i1 %xor_ln1311_18, %and_ln1314" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 94 'or' 'or_ln1314_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1314_15 = or i1 %or_ln1314_14, %xor_ln1311_17" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 95 'or' 'or_ln1314_15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln1314_17)   --->   "%or_ln1314_16 = or i1 %or_ln1314_15, %or_ln1314_13" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 96 'or' 'or_ln1314_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1314_17 = or i1 %or_ln1314_16, %or_ln1314_12" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 97 'or' 'or_ln1314_17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.71>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%x_msb_4_5_lsb_V = call i33 @_ssdm_op_BitConcatenate.i33.i18.i15(i18 %trunc_ln703, i15 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1390]   --->   Operation 98 'bitconcatenate' 'x_msb_4_5_lsb_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/2] (3.25ns)   --->   "%f_x_msb_4_V = load i7* %f_x_msb_4_table_V_ad, align 1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1365]   --->   Operation 99 'load' 'f_x_msb_4_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_32 = zext i6 %tmp_7 to i8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1383]   --->   Operation 100 'zext' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i7 %f_x_msb_4_V to i8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1384]   --->   Operation 101 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.87ns)   --->   "%exp_x_msb_4_5_lsb_m_s = add i8 %p_Result_32, %zext_ln703" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1384]   --->   Operation 102 'add' 'exp_x_msb_4_5_lsb_m_s' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%lhs_V = call i17 @_ssdm_op_BitConcatenate.i17.i8.i7.i2(i8 %exp_x_msb_4_5_lsb_m_s, i7 %tmp_s, i2 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1392]   --->   Operation 103 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i17 %lhs_V to i34" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1392]   --->   Operation 104 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i33 %x_msb_4_5_lsb_V to i34" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1392]   --->   Operation 105 'zext' 'zext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (2.59ns)   --->   "%ret_V = add i34 %zext_ln703_2, %zext_ln728" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1392]   --->   Operation 106 'add' 'ret_V' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 @_ssdm_op_PartSelect.i32.i34.i32.i32(i34 %ret_V, i32 2, i32 33)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1393]   --->   Operation 107 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/2] (3.25ns)   --->   "%f_x_msb_3_V = load i32* %f_x_msb_3_table_V_ad, align 4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1402]   --->   Operation 108 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 3 <SV = 2> <Delay = 8.41>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_33 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i3.i1(i32 %tmp_17, i3 %tmp_18, i1 false)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1394]   --->   Operation 109 'bitconcatenate' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_34 = call i44 @_ssdm_op_BitConcatenate.i44.i5.i7.i32(i5 %tmp_V_1, i7 0, i32 %f_x_msb_3_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1405]   --->   Operation 110 'bitconcatenate' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%r_V_29 = zext i44 %p_Result_34 to i80" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1408]   --->   Operation 111 'zext' 'r_V_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i36 %p_Result_33 to i80" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1408]   --->   Operation 112 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [3/3] (8.41ns)   --->   "%r_V_37 = mul i80 %zext_ln1118_1, %r_V_29" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1408]   --->   Operation 113 'mul' 'r_V_37' <Predicate = true> <Delay = 8.41> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.41>
ST_4 : Operation 114 [2/3] (8.41ns)   --->   "%r_V_37 = mul i80 %zext_ln1118_1, %r_V_29" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1408]   --->   Operation 114 'mul' 'r_V_37' <Predicate = true> <Delay = 8.41> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.41>
ST_5 : Operation 115 [1/3] (8.41ns)   --->   "%r_V_37 = mul i80 %zext_ln1118_1, %r_V_29" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1408]   --->   Operation 115 'mul' 'r_V_37' <Predicate = true> <Delay = 8.41> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%f_x_msb_3_4_lsb_s_V = call i31 @_ssdm_op_PartSelect.i31.i80.i32.i32(i80 %r_V_37, i32 49, i32 79)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1409]   --->   Operation 116 'partselect' 'f_x_msb_3_4_lsb_s_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i8 %tmp_V to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1423]   --->   Operation 117 'zext' 'zext_ln544_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%f_x_msb_2_table_V_ad = getelementptr [256 x i46]* @f_x_msb_2_table_V, i64 0, i64 %zext_ln544_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1423]   --->   Operation 118 'getelementptr' 'f_x_msb_2_table_V_ad' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [2/2] (3.25ns)   --->   "%f_x_msb_2_V = load i46* %f_x_msb_2_table_V_ad, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1423]   --->   Operation 119 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 6 <SV = 5> <Delay = 5.16>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%lhs_V_8 = zext i31 %f_x_msb_3_4_lsb_s_V to i47" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1410]   --->   Operation 120 'zext' 'lhs_V_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%rhs_V = call i46 @_ssdm_op_BitConcatenate.i46.i5.i7.i32.i2(i5 %tmp_V_1, i7 0, i32 %f_x_msb_3_V, i2 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1410]   --->   Operation 121 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln728_8 = zext i46 %rhs_V to i47" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1410]   --->   Operation 122 'zext' 'zext_ln728_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln = call i42 @_ssdm_op_BitConcatenate.i42.i32.i3.i7(i32 %tmp_17, i3 %tmp_18, i7 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1410]   --->   Operation 123 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i42 %shl_ln to i47" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1410]   --->   Operation 124 'zext' 'zext_ln1192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln731_1 = add i47 %lhs_V_8, %zext_ln728_8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1410]   --->   Operation 125 'add' 'add_ln731_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 126 [1/1] (4.85ns) (root node of TernaryAdder)   --->   "%add_ln731 = add i47 %zext_ln1192, %add_ln731_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1410]   --->   Operation 126 'add' 'add_ln731' <Predicate = true> <Delay = 4.85> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 127 [1/2] (3.25ns)   --->   "%f_x_msb_2_V = load i46* %f_x_msb_2_table_V_ad, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1423]   --->   Operation 127 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_35 = call i5 @_ssdm_op_PartSelect.i5.i46.i32.i32(i46 %f_x_msb_2_V, i32 41, i32 45)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1425]   --->   Operation 128 'partselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%lhs_V_9 = zext i5 %p_Result_35 to i9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1426]   --->   Operation 129 'zext' 'lhs_V_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%rhs_V_8 = zext i8 %tmp_V to i9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1426]   --->   Operation 130 'zext' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (1.91ns)   --->   "%ret_V_9 = add i9 %lhs_V_9, %rhs_V_8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1426]   --->   Operation 131 'add' 'ret_V_9' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln612_1 = trunc i46 %f_x_msb_2_V to i41" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1429]   --->   Operation 132 'trunc' 'trunc_ln612_1' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.62>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%exp_x_msb_3_4_lsb_m_s = call i48 @_ssdm_op_BitConcatenate.i48.i47.i1(i47 %add_ln731, i1 false)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1410]   --->   Operation 133 'bitconcatenate' 'exp_x_msb_3_4_lsb_m_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_36 = call i50 @_ssdm_op_BitConcatenate.i50.i9.i41(i9 %ret_V_9, i41 %trunc_ln612_1)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1429]   --->   Operation 134 'bitconcatenate' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%r_V_31 = zext i50 %p_Result_36 to i98" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1431]   --->   Operation 135 'zext' 'r_V_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i48 %exp_x_msb_3_4_lsb_m_s to i98" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1431]   --->   Operation 136 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [2/2] (8.62ns)   --->   "%r_V_38 = mul i98 %zext_ln1118_2, %r_V_31" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1431]   --->   Operation 137 'mul' 'r_V_38' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.62>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_31 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp, i7 %p_Result_18)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1324]   --->   Operation 138 'bitconcatenate' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/2] (8.62ns)   --->   "%r_V_38 = mul i98 %zext_ln1118_2, %r_V_31" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1431]   --->   Operation 139 'mul' 'r_V_38' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%f_x_msb_2_3_4_lsb_s_s = call i46 @_ssdm_op_PartSelect.i46.i98.i32.i32(i98 %r_V_38, i32 52, i32 97)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1432]   --->   Operation 140 'partselect' 'f_x_msb_2_3_4_lsb_s_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i8 %p_Result_31 to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1501]   --->   Operation 141 'zext' 'zext_ln544_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_s = getelementptr [256 x i50]* @exp_x_msb_1_table_V, i64 0, i64 %zext_ln544_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1501]   --->   Operation 142 'getelementptr' 'exp_x_msb_1_table_V_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [2/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i50* %exp_x_msb_1_table_V_s, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1501]   --->   Operation 143 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 9 <SV = 8> <Delay = 5.13>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%lhs_V_10 = zext i46 %f_x_msb_2_3_4_lsb_s_s to i57" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1433]   --->   Operation 144 'zext' 'lhs_V_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%rhs_V_9 = call i56 @_ssdm_op_BitConcatenate.i56.i9.i41.i6(i9 %ret_V_9, i41 %trunc_ln612_1, i6 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1433]   --->   Operation 145 'bitconcatenate' 'rhs_V_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln728_9 = zext i56 %rhs_V_9 to i57" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1433]   --->   Operation 146 'zext' 'zext_ln728_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_10 = add i57 %lhs_V_10, %zext_ln728_9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1433]   --->   Operation 147 'add' 'ret_V_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln703_7 = zext i48 %exp_x_msb_3_4_lsb_m_s to i57" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1433]   --->   Operation 148 'zext' 'zext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (5.13ns) (root node of TernaryAdder)   --->   "%ret_V_11 = add i57 %zext_ln703_7, %ret_V_10" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1433]   --->   Operation 149 'add' 'ret_V_11' <Predicate = true> <Delay = 5.13> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%exp_x_msb_2_3_4_lsb_s = call i50 @_ssdm_op_PartSelect.i50.i57.i32.i32(i57 %ret_V_11, i32 6, i32 55)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1433]   --->   Operation 150 'partselect' 'exp_x_msb_2_3_4_lsb_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i50* %exp_x_msb_1_table_V_s, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1501]   --->   Operation 151 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 10 <SV = 9> <Delay = 8.62>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%r_V_33 = zext i50 %exp_x_msb_1_V to i100" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1503]   --->   Operation 152 'zext' 'r_V_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i50 %exp_x_msb_2_3_4_lsb_s to i100" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1503]   --->   Operation 153 'zext' 'zext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [2/2] (8.62ns)   --->   "%r_V_39 = mul i100 %r_V_33, %zext_ln1118_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1503]   --->   Operation 154 'mul' 'r_V_39' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.62>
ST_11 : Operation 155 [1/2] (8.62ns)   --->   "%r_V_39 = mul i100 %r_V_33, %zext_ln1118_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1503]   --->   Operation 155 'mul' 'r_V_39' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%y_lo_s_V = call i48 @_ssdm_op_PartSelect.i48.i100.i32.i32(i100 %r_V_39, i32 52, i32 99)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1504]   --->   Operation 156 'partselect' 'y_lo_s_V' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 8.27>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln703_8 = zext i48 %y_lo_s_V to i50" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1505]   --->   Operation 157 'zext' 'zext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (3.15ns)   --->   "%y_l_V = add i50 %zext_ln703_8, %exp_x_msb_1_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1505]   --->   Operation 158 'add' 'y_l_V' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_67)   --->   "%trunc_ln6 = call i46 @_ssdm_op_PartSelect.i46.i50.i32.i32(i50 %y_l_V, i32 4, i32 49)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1506]   --->   Operation 159 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_67)   --->   "%xor_ln1315 = xor i1 %tmp, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1315]   --->   Operation 160 'xor' 'xor_ln1315' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_67)   --->   "%select_ln1315 = select i1 %xor_ln1315, i46 -1, i46 0" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1315]   --->   Operation 161 'select' 'select_ln1315' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_67)   --->   "%or_ln1314_18 = or i1 %or_ln1314_17, %or_ln1314_8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 162 'or' 'or_ln1314_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (1.11ns) (out node of the LUT)   --->   "%p_Val2_67 = select i1 %or_ln1314_18, i46 %select_ln1315, i46 %trunc_ln6" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 163 'select' 'p_Val2_67' <Predicate = true> <Delay = 1.11> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln1314 = zext i46 %p_Val2_67 to i47" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314]   --->   Operation 164 'zext' 'zext_ln1314' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln703_1 = trunc i46 %p_Val2_67 to i43" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1508]   --->   Operation 165 'trunc' 'trunc_ln703_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln703_2 = trunc i46 %p_Val2_67 to i45" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1508]   --->   Operation 166 'trunc' 'trunc_ln703_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln703_3 = trunc i46 %p_Val2_67 to i44" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1508]   --->   Operation 167 'trunc' 'trunc_ln703_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (3.04ns)   --->   "%y_V = add i47 1024, %zext_ln1314" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1508]   --->   Operation 168 'add' 'y_V' <Predicate = true> <Delay = 3.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (2.98ns)   --->   "%add_ln703_7 = add i44 1024, %trunc_ln703_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1508]   --->   Operation 169 'add' 'add_ln703_7' <Predicate = true> <Delay = 2.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_89 = call i2 @_ssdm_op_PartSelect.i2.i47.i32.i32(i47 %y_V, i32 45, i32 46)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513]   --->   Operation 170 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.95ns)   --->   "%icmp_ln1513 = icmp ne i2 %tmp_89, 0" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513]   --->   Operation 171 'icmp' 'icmp_ln1513' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_91 = call i2 @_ssdm_op_PartSelect.i2.i44.i32.i32(i44 %add_ln703_7, i32 42, i32 43)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513]   --->   Operation 172 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.95ns)   --->   "%icmp_ln1513_1 = icmp ne i2 %tmp_91, 0" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513]   --->   Operation 173 'icmp' 'icmp_ln1513_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.99>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:873]   --->   Operation 174 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (3.01ns)   --->   "%add_ln703_8 = add i45 1024, %trunc_ln703_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1508]   --->   Operation 175 'add' 'add_ln703_8' <Predicate = true> <Delay = 3.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node r_V_35)   --->   "%tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %add_ln703_8, i32 44)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513]   --->   Operation 176 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node r_V_35)   --->   "%or_ln1513 = or i1 %icmp_ln1513, %tmp_90" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513]   --->   Operation 177 'or' 'or_ln1513' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node r_V_35)   --->   "%or_ln1513_1 = or i1 %icmp_ln1513_1, %or_ln1513" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513]   --->   Operation 178 'or' 'or_ln1513_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (2.96ns)   --->   "%add_ln700 = add i43 1024, %trunc_ln703_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1525]   --->   Operation 179 'add' 'add_ln700' <Predicate = true> <Delay = 2.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node r_V_35)   --->   "%tmp_19 = call i32 @_ssdm_op_PartSelect.i32.i43.i32.i32(i43 %add_ln700, i32 11, i32 42)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1525]   --->   Operation 180 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (0.97ns) (out node of the LUT)   --->   "%r_V_35 = select i1 %or_ln1513_1, i32 2147483647, i32 %tmp_19" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1525]   --->   Operation 181 'select' 'r_V_35' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "ret i32 %r_V_35" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1993]   --->   Operation 182 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.58ns
The critical path consists of the following:
	wire read on port 'x_V' (/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1302) [11]  (0 ns)
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1371) [69]  (5.58 ns)

 <State 2>: 7.72ns
The critical path consists of the following:
	'load' operation ('f_x_msb_4.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1365) on array 'f_x_msb_4_table_V' [64]  (3.25 ns)
	'add' operation ('exp_x_msb_4_5_lsb_m_1_m5_s.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1384) [73]  (1.87 ns)
	'add' operation ('ret.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1392) [78]  (2.59 ns)

 <State 3>: 8.41ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1408) [88]  (8.41 ns)

 <State 4>: 8.41ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1408) [88]  (8.41 ns)

 <State 5>: 8.41ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1408) [88]  (8.41 ns)

 <State 6>: 5.17ns
The critical path consists of the following:
	'load' operation ('f_x_msb_2.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1423) on array 'f_x_msb_2_table_V' [100]  (3.25 ns)
	'add' operation ('ret.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1426) [104]  (1.92 ns)

 <State 7>: 8.62ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1431) [109]  (8.62 ns)

 <State 8>: 8.62ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1431) [109]  (8.62 ns)

 <State 9>: 5.13ns
The critical path consists of the following:
	'add' operation ('ret.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1433) [114]  (0 ns)
	'add' operation ('ret.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1433) [116]  (5.13 ns)

 <State 10>: 8.62ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1503) [123]  (8.62 ns)

 <State 11>: 8.62ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1503) [123]  (8.62 ns)

 <State 12>: 8.28ns
The critical path consists of the following:
	'add' operation ('y_l.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1505) [126]  (3.16 ns)
	'select' operation ('__Val2__', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1314) [152]  (1.11 ns)
	'add' operation ('y.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1508) [157]  (3.05 ns)
	'icmp' operation ('icmp_ln1513', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513) [161]  (0.959 ns)

 <State 13>: 4ns
The critical path consists of the following:
	'add' operation ('add_ln703_8', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1508) [159]  (3.02 ns)
	'or' operation ('or_ln1513', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513) [163]  (0 ns)
	'or' operation ('or_ln1513_1', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1513) [166]  (0 ns)
	'select' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:1525) [169]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
