0.7
2020.2
Nov 18 2020
09:47:47
D:/work/20251014_RISC_V_SingleCycle_v2/code/defines.sv,1760526800,verilog,,,,,,,,,,,,
D:/work/251017_RISC_V_MulltiCycle_AMBA/251017_RISC_V_MulltiCycle.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/work/251017_RISC_V_MulltiCycle_AMBA/251017_RISC_V_MulltiCycle.srcs/sim_1/new/tb.sv,1760858879,systemVerilog,,,,tb_rv32i,,uvm,,,,,,
D:/work/251017_RISC_V_MulltiCycle_AMBA/251017_RISC_V_MulltiCycle.srcs/sim_1/new/tb_APB.sv,1761110748,systemVerilog,,,,apb_master_if;tb_APB,,uvm,,,,,,
D:/work/251017_RISC_V_MulltiCycle_AMBA/251017_RISC_V_MulltiCycle.srcs/sources_1/CODE/APB_Manager.sv,1761019712,systemVerilog,D:/work/251017_RISC_V_MulltiCycle_AMBA/251017_RISC_V_MulltiCycle.srcs/sim_1/new/tb_APB.sv;D:/work/251017_RISC_V_MulltiCycle_AMBA/251017_RISC_V_MulltiCycle.srcs/sources_1/new/APB_Slave.sv,D:/work/251017_RISC_V_MulltiCycle_AMBA/251017_RISC_V_MulltiCycle.srcs/sources_1/new/APB_Slave.sv,,$unit_APB_Manager_sv;APB_Decoder;APB_Manager;APB_Mux,,uvm,,,,,,
D:/work/251017_RISC_V_MulltiCycle_AMBA/251017_RISC_V_MulltiCycle.srcs/sources_1/CODE/CPU_RV32I.sv,1760923508,systemVerilog,,D:/work/251017_RISC_V_MulltiCycle_AMBA/251017_RISC_V_MulltiCycle.srcs/sources_1/CODE/ControlUnit.sv,,CPU_RV32I,,uvm,,,,,,
D:/work/251017_RISC_V_MulltiCycle_AMBA/251017_RISC_V_MulltiCycle.srcs/sources_1/CODE/ControlUnit.sv,1760923421,systemVerilog,,D:/work/251017_RISC_V_MulltiCycle_AMBA/251017_RISC_V_MulltiCycle.srcs/sources_1/CODE/DataPath.sv,D:/work/251017_RISC_V_MulltiCycle_AMBA/251017_RISC_V_MulltiCycle.srcs/sources_1/CODE/defines.sv,ControlUnit,,uvm,,,,,,
D:/work/251017_RISC_V_MulltiCycle_AMBA/251017_RISC_V_MulltiCycle.srcs/sources_1/CODE/DataPath.sv,1760926623,systemVerilog,,D:/work/251017_RISC_V_MulltiCycle_AMBA/251017_RISC_V_MulltiCycle.srcs/sources_1/CODE/MCU.sv,D:/work/251017_RISC_V_MulltiCycle_AMBA/251017_RISC_V_MulltiCycle.srcs/sources_1/CODE/defines.sv,DataPath;RegisterFile;adder;alu;immExtend;mux_2x1;mux_5x1;register;registerEn,,uvm,,,,,,
D:/work/251017_RISC_V_MulltiCycle_AMBA/251017_RISC_V_MulltiCycle.srcs/sources_1/CODE/MCU.sv,1760408186,systemVerilog,,D:/work/251017_RISC_V_MulltiCycle_AMBA/251017_RISC_V_MulltiCycle.srcs/sources_1/CODE/RAM.sv,,MCU,,uvm,,,,,,
D:/work/251017_RISC_V_MulltiCycle_AMBA/251017_RISC_V_MulltiCycle.srcs/sources_1/CODE/RAM.sv,1760593517,systemVerilog,,D:/work/251017_RISC_V_MulltiCycle_AMBA/251017_RISC_V_MulltiCycle.srcs/sources_1/CODE/ROM.sv,,RAM,,uvm,,,,,,
D:/work/251017_RISC_V_MulltiCycle_AMBA/251017_RISC_V_MulltiCycle.srcs/sources_1/CODE/ROM.sv,1760923849,systemVerilog,,D:/work/251017_RISC_V_MulltiCycle_AMBA/251017_RISC_V_MulltiCycle.srcs/sim_1/new/tb.sv,,ROM,,uvm,,,,,,
D:/work/251017_RISC_V_MulltiCycle_AMBA/251017_RISC_V_MulltiCycle.srcs/sources_1/CODE/defines.sv,1760578791,verilog,,,,,,,,,,,,
D:/work/251017_RISC_V_MulltiCycle_AMBA/251017_RISC_V_MulltiCycle.srcs/sources_1/new/APB_Slave.sv,1761099720,systemVerilog,,D:/work/251017_RISC_V_MulltiCycle_AMBA/251017_RISC_V_MulltiCycle.srcs/sim_1/new/tb_APB.sv,,APB_Slave,,uvm,,,,,,
