# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../../../Downloads/WLA1.sv" \
"../../../../../../../../Downloads/WLA2.sv" \
"../../../../../../../../Downloads/WLA_top.sv" \
"../../../../cpe133lab1.srcs/sim_1/imports/Downloads/WLA_sim.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
