ncverilog(64): 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Jan 09, 2020 at 18:38:53 CST
ncverilog
	-f sim_pre.f
		test_top.v
		dsram.v
		../source/*.v
		+access+r
file: test_top.v
show_register_value();
                    |
ncvlog: *W,TMTPAR (test_top.v,180|20): A task enable with no arguments must not include an empty set of parentheses [10.2.2 (IEEE Std 1364-2005)].  The compiler has ignored the parentheses.  Use 'nchelp ncvlog TMTPAR'  for further information.
	module worklib.test_top:v
		errors: 0, warnings: 1
file: dsram.v
	module worklib.dsram:v
		errors: 0, warnings: 0
file: ../source/EXE_stage.v
	module worklib.EXE_stage:v
		errors: 0, warnings: 0
file: ../source/EX_MEM.v
	module worklib.EX_MEM:v
		errors: 0, warnings: 0
file: ../source/ID_EXE.v
	module worklib.ID_EXE:v
		errors: 0, warnings: 0
file: ../source/ID_stage.v
	module worklib.ID_stage:v
		errors: 0, warnings: 0
file: ../source/IF_ID.v
	module worklib.IF_ID:v
		errors: 0, warnings: 0
file: ../source/IF_stage.v
	module worklib.IF_stage:v
		errors: 0, warnings: 0
file: ../source/MEM_WB_stage.v
	module worklib.MEM_WB_stage:v
		errors: 0, warnings: 0
file: ../source/PC.v
	module worklib.PC:v
		errors: 0, warnings: 0
file: ../source/WB_stage.v
	module worklib.WB_stage:v
		errors: 0, warnings: 0
file: ../source/alu.v
	module worklib.alu:v
		errors: 0, warnings: 0
file: ../source/controller.v
	module worklib.controller:v
		errors: 0, warnings: 0
file: ../source/regfile.v
	module worklib.regfile:v
		errors: 0, warnings: 0
file: ../source/top.v
	module worklib.top:v
		errors: 0, warnings: 0
file: ../source/top_pipe.v
	module worklib.top_pipe:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.EXE_stage:v <0x34958c12>
			streams:   3, words:   932
		worklib.EX_MEM:v <0x46533048>
			streams:   3, words:  4932
		worklib.ID_EXE:v <0x040e11e4>
			streams:   3, words:  4480
		worklib.ID_stage:v <0x0fa328c6>
			streams:  11, words:  3750
		worklib.IF_ID:v <0x643e2c69>
			streams:   4, words:  1385
		worklib.MEM_WB_stage:v <0x594bf95d>
			streams:   3, words:  3553
		worklib.PC:v <0x3e236bb8>
			streams:   7, words:  1902
		worklib.WB_stage:v <0x52ddb7fa>
			streams:   1, words:   264
		worklib.alu:v <0x3b4aa16b>
			streams:   8, words: 17562
		worklib.controller:v <0x6013de93>
			streams:   3, words: 10127
		worklib.dsram:v <0x18f0a15d>
			streams:   4, words:  1309
		worklib.dsram:v <0x3988e4cc>
			streams:   4, words:  1309
		worklib.regfile:v <0x331e3e7f>
			streams:  99, words: 35739
		worklib.test_top:v <0x2bca22e7>
			streams:  12, words: 30281
		worklib.top:v <0x63f07a5b>
			streams:   0, words:     0
		worklib.top_pipe:v <0x35e67391>
			streams:   2, words:   409
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                18      17
		Registers:             145     142
		Scalar wires:           39       -
		Vectored wires:        136       -
		Always blocks:          32      30
		Initial blocks:          5       5
		Cont. assignments:      43      51
		Pseudo assignments:      5       5
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.test_top:v
Loading snapshot worklib.test_top:v .................... Done
*Novas* Loading libsscore_ius111.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
ncsim: *W,RMEMAR: $readmem warning: address incremented out of range. Too many data words read
	at line 1 of file "instruction.txt". Current address: 45, address range: [0:44].
            File: ./test_top.v, line = 100, pos = 31
           Scope: test_top
            Time: 0 FS + 0

r1 =          0

r2 =          0

r3 =          0

r4 =          0

r5 =          2

r6 =          7

r7 =          3

r8 =         15

r9 =         35

r10 =         20

r11 =          0

r12 =          0

d1 =          x

d2 =         15

d3 =         35

d4 =         20

d5 =        300

d6 =          x

d7 =         15

d8 =         35

d9 =         20

d10 =          x

Simulation complete via $finish(1) at time 955 NS + 0
./test_top.v:182 #(PERIOD) $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Jan 09, 2020 at 18:38:55 CST  (total: 00:00:02)
