{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 20:19:32 2014 " "Info: Processing started: Fri Feb 07 20:19:32 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g20_lab1 -c g20_lab1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g20_lab1 -c g20_lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g20_lab1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g20_lab1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g20_lab1 " "Info: Found entity 1: g20_lab1" {  } { { "g20_lab1.bdf" "" { Schematic "C:/Users/asaha2/Downloads/documents-export-2014-02-07/g20_lab1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g20_comp7.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g20_comp7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g20_comp7 " "Info: Found entity 1: g20_comp7" {  } { { "g20_comp7.bdf" "" { Schematic "C:/Users/asaha2/Downloads/documents-export-2014-02-07/g20_comp7.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g20_seconds_to_days.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g20_seconds_to_days.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g20_Seconds_to_Days-behavior1 " "Info: Found design unit 1: g20_Seconds_to_Days-behavior1" {  } { { "g20_Seconds_to_Days.vhd" "" { Text "C:/Users/asaha2/Downloads/documents-export-2014-02-07/g20_Seconds_to_Days.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g20_Seconds_to_Days " "Info: Found entity 1: g20_Seconds_to_Days" {  } { { "g20_Seconds_to_Days.vhd" "" { Text "C:/Users/asaha2/Downloads/documents-export-2014-02-07/g20_Seconds_to_Days.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g20_seconds-to-day-fraction circuit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g20_seconds-to-day-fraction circuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g20_seconds-to-day-fraction circuit " "Info: Found entity 1: g20_seconds-to-day-fraction circuit" {  } { { "g20_seconds-to-day-fraction circuit.bdf" "" { Schematic "C:/Users/asaha2/Downloads/documents-export-2014-02-07/g20_seconds-to-day-fraction circuit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g20_Seconds_to_Days " "Info: Elaborating entity \"g20_Seconds_to_Days\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Info: Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Info: Implemented 40 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "161 " "Info: Implemented 161 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 07 20:19:33 2014 " "Info: Processing ended: Fri Feb 07 20:19:33 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
