

================================================================
== Vitis HLS Report for 'pool2_Pipeline_L5_L6'
================================================================
* Date:           Sat Jan 25 23:53:54 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       Pool2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1035|     1035|  10.350 us|  10.350 us|  1020|  1020|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L5_L6   |     1033|     1033|        26|          6|          1|   169|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1806|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|     160|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     882|    -|
|Register         |        -|     -|    2455|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    2455|    2944|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U57  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U58  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |mul_4ns_7ns_10_1_1_U59           |mul_4ns_7ns_10_1_1           |        0|   0|  0|  30|    0|
    |sparsemux_25_5_32_1_1_U60        |sparsemux_25_5_32_1_1        |        0|   0|  0|  65|    0|
    |sparsemux_25_5_32_1_1_U61        |sparsemux_25_5_32_1_1        |        0|   0|  0|  65|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                            |                             |        0|   0|  0| 160|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |add_ln68_1_fu_1100_p2                    |         +|   0|  0|  12|           4|           1|
    |add_ln68_fu_1063_p2                      |         +|   0|  0|  15|           8|           1|
    |add_ln71_1_fu_1388_p2                    |         +|   0|  0|  12|           4|           1|
    |add_ln71_fu_1382_p2                      |         +|   0|  0|  12|           5|           2|
    |add_ln76_1_fu_1445_p2                    |         +|   0|  0|  71|          64|          64|
    |add_ln76_2_fu_1206_p2                    |         +|   0|  0|  18|          18|          18|
    |add_ln76_3_fu_1224_p2                    |         +|   0|  0|  71|          64|          64|
    |add_ln76_fu_1428_p2                      |         +|   0|  0|  18|          18|          18|
    |empty_28_fu_1479_p2                      |         +|   0|  0|  25|          18|          18|
    |empty_29_fu_1496_p2                      |         +|   0|  0|  71|          64|          64|
    |empty_30_fu_1134_p2                      |         +|   0|  0|  25|          18|          18|
    |empty_31_fu_1152_p2                      |         +|   0|  0|  71|          64|          64|
    |empty_32_fu_1423_p2                      |         +|   0|  0|  18|          18|          18|
    |empty_33_fu_1168_p2                      |         +|   0|  0|  18|          18|          18|
    |tmp1_fu_1470_p2                          |         +|   0|  0|  17|          10|           6|
    |tmp2_fu_1124_p2                          |         +|   0|  0|  17|          10|           5|
    |tmp3_fu_1414_p2                          |         +|   0|  0|  17|          10|           6|
    |tmp4_fu_1158_p2                          |         +|   0|  0|  17|          10|           5|
    |and_ln156_10_fu_2431_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln156_11_fu_2516_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln156_12_fu_2522_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln156_13_fu_2607_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln156_14_fu_2613_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln156_15_fu_2698_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln156_16_fu_2704_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln156_1_fu_2056_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln156_2_fu_2062_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln156_3_fu_2152_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln156_4_fu_2158_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln156_5_fu_2243_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln156_6_fu_2249_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln156_7_fu_2334_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln156_8_fu_2340_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln156_9_fu_2425_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln156_fu_1960_p2                     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp1           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp13          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp15          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp2           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001_grp3           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001_grp5           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001_grp6           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001_grp4           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001_grp7           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001_grp8           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001_grp10          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001_grp9           |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage3_iter1_grp5   |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage3_iter1_grp6   |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage4_iter1_grp7   |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage4_iter1_grp8   |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage5_iter1_grp10  |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage5_iter1_grp9   |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage1_iter2_grp13  |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage2_iter2_grp14  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io_grp1                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io_grp2                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_io_grp3                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_io_grp4                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2399                        |       and|   0|  0|   2|           1|           1|
    |ap_condition_2404                        |       and|   0|  0|   2|           1|           1|
    |ap_condition_2409                        |       and|   0|  0|   2|           1|           1|
    |ap_condition_2414                        |       and|   0|  0|   2|           1|           1|
    |ap_condition_744                         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op180_readreq_state2        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op181_readreq_state2        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op226_read_state10          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op228_read_state10          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op240_read_state14          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred891_state15             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred900_state15             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred906_state15             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred912_state15             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred918_state15             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred924_state15             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred930_state15             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred936_state15             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred942_state15             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred948_state15             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred954_state15             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred960_state15             |       and|   0|  0|   2|           1|           1|
    |icmp_ln156_10_fu_2207_p2                 |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_11_fu_2213_p2                 |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_12_fu_2225_p2                 |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_13_fu_2231_p2                 |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_14_fu_2298_p2                 |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_15_fu_2304_p2                 |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_16_fu_2316_p2                 |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_17_fu_2322_p2                 |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_18_fu_2389_p2                 |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_19_fu_2395_p2                 |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_1_fu_1948_p2                  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_20_fu_2407_p2                 |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_21_fu_2413_p2                 |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_22_fu_2480_p2                 |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_23_fu_2486_p2                 |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_24_fu_2498_p2                 |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_25_fu_2504_p2                 |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_26_fu_2571_p2                 |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_27_fu_2577_p2                 |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_28_fu_2589_p2                 |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_29_fu_2595_p2                 |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_2_fu_2020_p2                  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_30_fu_2662_p2                 |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_31_fu_2668_p2                 |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_32_fu_2680_p2                 |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_33_fu_2686_p2                 |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_3_fu_2026_p2                  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_4_fu_2038_p2                  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_5_fu_2044_p2                  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_6_fu_2116_p2                  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_7_fu_2122_p2                  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_8_fu_2134_p2                  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_9_fu_2140_p2                  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_fu_1942_p2                    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln68_fu_1057_p2                     |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln71_fu_1078_p2                     |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln76_fu_1230_p2                     |      icmp|   0|  0|  12|           5|           2|
    |ap_block_pp0_stage1_11001                |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001                |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001                |        or|   0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage0_iter2_grp11  |        or|   0|  0|   2|           1|           1|
    |or_ln156_10_fu_2419_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln156_11_fu_2492_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln156_12_fu_2510_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln156_13_fu_2583_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln156_14_fu_2601_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln156_15_fu_2674_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln156_16_fu_2692_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln156_1_fu_2032_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln156_2_fu_2050_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln156_3_fu_2128_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln156_4_fu_2146_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln156_5_fu_2219_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln156_6_fu_2237_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln156_7_fu_2310_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln156_8_fu_2328_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln156_9_fu_2401_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln156_fu_1954_p2                      |        or|   0|  0|   2|           1|           1|
    |select_ln68_fu_1106_p3                   |    select|   0|  0|   4|           1|           4|
    |select_ln71_1_fu_1092_p3                 |    select|   0|  0|   5|           1|           2|
    |select_ln71_fu_1084_p3                   |    select|   0|  0|   4|           1|           1|
    |tmp_48_fu_1966_p3                        |    select|   0|  0|  32|           1|          32|
    |tmp_49_fu_2068_p3                        |    select|   0|  0|  32|           1|          32|
    |tmp_50_fu_2164_p3                        |    select|   0|  0|  32|           1|          32|
    |tmp_51_fu_2255_p3                        |    select|   0|  0|  32|           1|          32|
    |tmp_52_fu_2346_p3                        |    select|   0|  0|  32|           1|          32|
    |tmp_53_fu_2437_p3                        |    select|   0|  0|  32|           1|          32|
    |tmp_54_fu_2528_p3                        |    select|   0|  0|  32|           1|          32|
    |tmp_55_fu_2619_p3                        |    select|   0|  0|  32|           1|          32|
    |tmp_56_fu_2710_p3                        |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                            |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0|1806|        1069|         839|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  37|          7|    1|          7|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_phi_mux_tmp_phi_fu_553_p26         |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_tmp_10_reg_678   |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_tmp_12_reg_646   |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_tmp_14_reg_614   |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_tmp_16_reg_582   |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_tmp_2_reg_774    |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_tmp_4_reg_806    |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_tmp_6_reg_742    |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_tmp_8_reg_710    |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_tmp_reg_550      |   9|          2|   32|         64|
    |ap_sig_allocacmp_col_load             |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar370_load       |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_load          |   9|          2|    4|          8|
    |col_fu_256                            |   9|          2|    5|         10|
    |empty_22_fu_284                       |   9|          2|   32|         64|
    |empty_23_fu_288                       |   9|          2|   32|         64|
    |empty_24_fu_292                       |   9|          2|   32|         64|
    |gmem_blk_n_AR                         |   9|          2|    1|          2|
    |gmem_blk_n_R                          |   9|          2|    1|          2|
    |gmem_blk_n_W                          |   9|          2|    1|          2|
    |grp_fu_838_p0                         |  37|          7|   32|        224|
    |grp_fu_838_p1                         |  37|          7|   32|        224|
    |grp_fu_849_p0                         |  20|          4|   32|        128|
    |grp_fu_849_p1                         |  20|          4|   32|        128|
    |indvar370_fu_260                      |   9|          2|    4|          8|
    |indvar_flatten_fu_268                 |   9|          2|    8|         16|
    |indvar_fu_264                         |   9|          2|    4|          8|
    |line_buffer_2D_1_fu_280               |   9|          2|   32|         64|
    |line_buffer_2D_2_fu_276               |   9|          2|   32|         64|
    |line_buffer_2D_fu_272                 |   9|          2|   32|         64|
    |m_axi_gmem_0_ARADDR                   |  26|          5|   64|        320|
    |m_axi_gmem_0_ARLEN                    |  14|          3|   32|         96|
    |mux_case_10_out_o                     |  14|          3|   32|         96|
    |mux_case_11_out_o                     |  14|          3|   32|         96|
    |mux_case_12_out_o                     |  14|          3|   32|         96|
    |mux_case_13_out_o                     |  14|          3|   32|         96|
    |mux_case_14_out_o                     |  14|          3|   32|         96|
    |mux_case_15_out_o                     |  14|          3|   32|         96|
    |mux_case_16_out_o                     |  14|          3|   32|         96|
    |mux_case_17_out_o                     |  14|          3|   32|         96|
    |mux_case_18_out_o                     |  14|          3|   32|         96|
    |mux_case_19_out_o                     |  14|          3|   32|         96|
    |mux_case_20_out_o                     |  14|          3|   32|         96|
    |mux_case_21_out_o                     |  14|          3|   32|         96|
    |mux_case_22_out_o                     |  14|          3|   32|         96|
    |mux_case_23_out_o                     |  14|          3|   32|         96|
    |mux_case_24_out_o                     |  14|          3|   32|         96|
    |mux_case_25_out_o                     |  14|          3|   32|         96|
    |mux_case_26_out_o                     |  14|          3|   32|         96|
    |mux_case_3_out_o                      |  14|          3|   32|         96|
    |mux_case_4_out_o                      |  14|          3|   32|         96|
    |mux_case_5_out_o                      |  14|          3|   32|         96|
    |mux_case_6_out_o                      |  14|          3|   32|         96|
    |mux_case_7_out_o                      |  14|          3|   32|         96|
    |mux_case_8_out_o                      |  14|          3|   32|         96|
    |mux_case_9_out_o                      |  14|          3|   32|         96|
    |tmp_reg_550                           |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 882|        187| 1589|       4879|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   6|   0|    6|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp13_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp15_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp1_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp2_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage2_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage3_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage3_subdone_grp3_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage3_subdone_grp5_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage3_subdone_grp6_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage4_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage4_subdone_grp4_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage4_subdone_grp7_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage4_subdone_grp8_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage5_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage5_subdone_grp10_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage5_subdone_grp9_done_reg   |   1|   0|    1|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_10_reg_678         |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_12_reg_646         |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_14_reg_614         |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_16_reg_582         |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_2_reg_774          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_4_reg_806          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_6_reg_742          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_8_reg_710          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_reg_550            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_10_reg_678         |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_12_reg_646         |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_14_reg_614         |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_16_reg_582         |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_2_reg_774          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_4_reg_806          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_6_reg_742          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_8_reg_710          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_reg_550            |  32|   0|   32|          0|
    |ap_predicate_pred891_state15                |   1|   0|    1|          0|
    |ap_predicate_pred900_state15                |   1|   0|    1|          0|
    |ap_predicate_pred906_state15                |   1|   0|    1|          0|
    |ap_predicate_pred912_state15                |   1|   0|    1|          0|
    |ap_predicate_pred918_state15                |   1|   0|    1|          0|
    |ap_predicate_pred924_state15                |   1|   0|    1|          0|
    |ap_predicate_pred930_state15                |   1|   0|    1|          0|
    |ap_predicate_pred936_state15                |   1|   0|    1|          0|
    |ap_predicate_pred942_state15                |   1|   0|    1|          0|
    |ap_predicate_pred948_state15                |   1|   0|    1|          0|
    |ap_predicate_pred954_state15                |   1|   0|    1|          0|
    |ap_predicate_pred960_state15                |   1|   0|    1|          0|
    |col_fu_256                                  |   5|   0|    5|          0|
    |empty_22_fu_284                             |  32|   0|   32|          0|
    |empty_23_fu_288                             |  32|   0|   32|          0|
    |empty_24_fu_292                             |  32|   0|   32|          0|
    |empty_27_reg_2854                           |  10|   0|   10|          0|
    |gmem_addr_1_read_1_reg_2911                 |  32|   0|   32|          0|
    |gmem_addr_1_read_2_reg_2944                 |  32|   0|   32|          0|
    |gmem_addr_1_read_reg_2901                   |  32|   0|   32|          0|
    |gmem_addr_1_reg_2860                        |  64|   0|   64|          0|
    |gmem_addr_2_read_1_reg_2959                 |  32|   0|   32|          0|
    |gmem_addr_2_read_2_reg_3095                 |  32|   0|   32|          0|
    |gmem_addr_2_read_reg_2954                   |  32|   0|   32|          0|
    |gmem_addr_2_reg_2890                        |  64|   0|   64|          0|
    |gmem_addr_3_read_1_reg_2906                 |  32|   0|   32|          0|
    |gmem_addr_3_read_reg_2896                   |  32|   0|   32|          0|
    |gmem_addr_3_reg_2875                        |  64|   0|   64|          0|
    |gmem_addr_4_read_1_reg_2949                 |  32|   0|   32|          0|
    |gmem_addr_4_reg_2884                        |  64|   0|   64|          0|
    |icmp_ln68_reg_2844                          |   1|   0|    1|          0|
    |icmp_ln76_reg_2871                          |   1|   0|    1|          0|
    |indvar370_fu_260                            |   4|   0|    4|          0|
    |indvar_flatten_fu_268                       |   8|   0|    8|          0|
    |indvar_fu_264                               |   4|   0|    4|          0|
    |line_buffer_2D_1_fu_280                     |  32|   0|   32|          0|
    |line_buffer_2D_21_reg_2916                  |  32|   0|   32|          0|
    |line_buffer_2D_2_fu_276                     |  32|   0|   32|          0|
    |line_buffer_2D_3_reg_3112                   |  32|   0|   32|          0|
    |line_buffer_2D_4_reg_3100                   |  32|   0|   32|          0|
    |line_buffer_2D_5_reg_3106                   |  32|   0|   32|          0|
    |line_buffer_2D_fu_272                       |  32|   0|   32|          0|
    |p_load85_reg_2981                           |  32|   0|   32|          0|
    |p_load86_reg_2964                           |  32|   0|   32|          0|
    |p_load_reg_2998                             |  32|   0|   32|          0|
    |select_ln71_1_reg_2848                      |   5|   0|    5|          0|
    |tmp_10_reg_678                              |  32|   0|   32|          0|
    |tmp_12_reg_646                              |  32|   0|   32|          0|
    |tmp_14_reg_614                              |  32|   0|   32|          0|
    |tmp_14_reg_614_pp0_iter3_reg                |  32|   0|   32|          0|
    |tmp_16_reg_582                              |  32|   0|   32|          0|
    |tmp_16_reg_582_pp0_iter3_reg                |  32|   0|   32|          0|
    |tmp_2_reg_774                               |  32|   0|   32|          0|
    |tmp_48_reg_3147                             |  32|   0|   32|          0|
    |tmp_49_reg_3154                             |  32|   0|   32|          0|
    |tmp_4_reg_806                               |  32|   0|   32|          0|
    |tmp_50_reg_3161                             |  32|   0|   32|          0|
    |tmp_51_reg_3168                             |  32|   0|   32|          0|
    |tmp_52_reg_3175                             |  32|   0|   32|          0|
    |tmp_53_reg_3182                             |  32|   0|   32|          0|
    |tmp_54_reg_3189                             |  32|   0|   32|          0|
    |tmp_55_reg_3196                             |  32|   0|   32|          0|
    |tmp_56_reg_3203                             |  32|   0|   32|          0|
    |tmp_6_reg_742                               |  32|   0|   32|          0|
    |tmp_8_reg_710                               |  32|   0|   32|          0|
    |tmp_reg_550                                 |  32|   0|   32|          0|
    |zext_ln76_reg_2866                          |   4|   0|   18|         14|
    |icmp_ln68_reg_2844                          |  64|  32|    1|          0|
    |icmp_ln76_reg_2871                          |  64|  32|    1|          0|
    |select_ln71_1_reg_2848                      |  64|  32|    5|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |2455|  96| 2284|         14|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|   pool2_Pipeline_L5_L6|  return value|
|m_axi_gmem_0_AWVALID         |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWREADY         |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWADDR          |  out|   64|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWID            |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWLEN           |  out|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWSIZE          |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWBURST         |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWLOCK          |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWCACHE         |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWPROT          |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWQOS           |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWREGION        |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWUSER          |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_WVALID          |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_WREADY          |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_WDATA           |  out|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_WSTRB           |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_WLAST           |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_WID             |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_WUSER           |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARVALID         |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARREADY         |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARADDR          |  out|   64|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARID            |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARLEN           |  out|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARSIZE          |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARBURST         |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARLOCK          |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARCACHE         |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARPROT          |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARQOS           |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARREGION        |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARUSER          |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_RVALID          |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_RREADY          |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_RDATA           |   in|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_RLAST           |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_RID             |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_RFIFONUM        |   in|    9|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_RUSER           |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_RRESP           |   in|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_BVALID          |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_BREADY          |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_BRESP           |   in|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_BID             |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_BUSER           |   in|    1|       m_axi|                   gmem|       pointer|
|p_reload                     |   in|   32|     ap_none|               p_reload|        scalar|
|mux_case_26189_reload        |   in|   32|     ap_none|  mux_case_26189_reload|        scalar|
|mux_case_24182_reload        |   in|   32|     ap_none|  mux_case_24182_reload|        scalar|
|mux_case_22175_reload        |   in|   32|     ap_none|  mux_case_22175_reload|        scalar|
|mux_case_20168_reload        |   in|   32|     ap_none|  mux_case_20168_reload|        scalar|
|mux_case_18161_reload        |   in|   32|     ap_none|  mux_case_18161_reload|        scalar|
|mux_case_16154_reload        |   in|   32|     ap_none|  mux_case_16154_reload|        scalar|
|mux_case_14147_reload        |   in|   32|     ap_none|  mux_case_14147_reload|        scalar|
|mux_case_12140_reload        |   in|   32|     ap_none|  mux_case_12140_reload|        scalar|
|mux_case_10133_reload        |   in|   32|     ap_none|  mux_case_10133_reload|        scalar|
|mux_case_8126_reload         |   in|   32|     ap_none|   mux_case_8126_reload|        scalar|
|mux_case_6119_reload         |   in|   32|     ap_none|   mux_case_6119_reload|        scalar|
|mux_case_4112_reload         |   in|   32|     ap_none|   mux_case_4112_reload|        scalar|
|mux_case_2105_reload         |   in|   32|     ap_none|   mux_case_2105_reload|        scalar|
|mux_case_2598_reload         |   in|   32|     ap_none|   mux_case_2598_reload|        scalar|
|mux_case_2391_reload         |   in|   32|     ap_none|   mux_case_2391_reload|        scalar|
|mux_case_2184_reload         |   in|   32|     ap_none|   mux_case_2184_reload|        scalar|
|mux_case_1977_reload         |   in|   32|     ap_none|   mux_case_1977_reload|        scalar|
|mux_case_1770_reload         |   in|   32|     ap_none|   mux_case_1770_reload|        scalar|
|mux_case_1563_reload         |   in|   32|     ap_none|   mux_case_1563_reload|        scalar|
|mux_case_1356_reload         |   in|   32|     ap_none|   mux_case_1356_reload|        scalar|
|mux_case_1149_reload         |   in|   32|     ap_none|   mux_case_1149_reload|        scalar|
|mux_case_942_reload          |   in|   32|     ap_none|    mux_case_942_reload|        scalar|
|mux_case_735_reload          |   in|   32|     ap_none|    mux_case_735_reload|        scalar|
|mux_case_528_reload          |   in|   32|     ap_none|    mux_case_528_reload|        scalar|
|mux_case_321_reload          |   in|   32|     ap_none|    mux_case_321_reload|        scalar|
|mux_case_114_reload          |   in|   32|     ap_none|    mux_case_114_reload|        scalar|
|empty_13                     |   in|   32|     ap_none|               empty_13|        scalar|
|empty_14                     |   in|   32|     ap_none|               empty_14|        scalar|
|empty                        |   in|   32|     ap_none|                  empty|        scalar|
|sext_ln51                    |   in|   62|     ap_none|              sext_ln51|        scalar|
|phi_mul                      |   in|   18|     ap_none|                phi_mul|        scalar|
|inp_img                      |   in|   64|     ap_none|                inp_img|        scalar|
|line_buffer_2D_1_out         |  out|   32|      ap_vld|   line_buffer_2D_1_out|       pointer|
|line_buffer_2D_1_out_ap_vld  |  out|    1|      ap_vld|   line_buffer_2D_1_out|       pointer|
|mux_case_26_out_i            |   in|   32|     ap_ovld|        mux_case_26_out|       pointer|
|mux_case_26_out_o            |  out|   32|     ap_ovld|        mux_case_26_out|       pointer|
|mux_case_26_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_26_out|       pointer|
|mux_case_24_out_i            |   in|   32|     ap_ovld|        mux_case_24_out|       pointer|
|mux_case_24_out_o            |  out|   32|     ap_ovld|        mux_case_24_out|       pointer|
|mux_case_24_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_24_out|       pointer|
|mux_case_22_out_i            |   in|   32|     ap_ovld|        mux_case_22_out|       pointer|
|mux_case_22_out_o            |  out|   32|     ap_ovld|        mux_case_22_out|       pointer|
|mux_case_22_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_22_out|       pointer|
|mux_case_20_out_i            |   in|   32|     ap_ovld|        mux_case_20_out|       pointer|
|mux_case_20_out_o            |  out|   32|     ap_ovld|        mux_case_20_out|       pointer|
|mux_case_20_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_20_out|       pointer|
|mux_case_18_out_i            |   in|   32|     ap_ovld|        mux_case_18_out|       pointer|
|mux_case_18_out_o            |  out|   32|     ap_ovld|        mux_case_18_out|       pointer|
|mux_case_18_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_18_out|       pointer|
|mux_case_16_out_i            |   in|   32|     ap_ovld|        mux_case_16_out|       pointer|
|mux_case_16_out_o            |  out|   32|     ap_ovld|        mux_case_16_out|       pointer|
|mux_case_16_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_16_out|       pointer|
|mux_case_14_out_i            |   in|   32|     ap_ovld|        mux_case_14_out|       pointer|
|mux_case_14_out_o            |  out|   32|     ap_ovld|        mux_case_14_out|       pointer|
|mux_case_14_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_14_out|       pointer|
|mux_case_12_out_i            |   in|   32|     ap_ovld|        mux_case_12_out|       pointer|
|mux_case_12_out_o            |  out|   32|     ap_ovld|        mux_case_12_out|       pointer|
|mux_case_12_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_12_out|       pointer|
|mux_case_10_out_i            |   in|   32|     ap_ovld|        mux_case_10_out|       pointer|
|mux_case_10_out_o            |  out|   32|     ap_ovld|        mux_case_10_out|       pointer|
|mux_case_10_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_10_out|       pointer|
|mux_case_8_out_i             |   in|   32|     ap_ovld|         mux_case_8_out|       pointer|
|mux_case_8_out_o             |  out|   32|     ap_ovld|         mux_case_8_out|       pointer|
|mux_case_8_out_o_ap_vld      |  out|    1|     ap_ovld|         mux_case_8_out|       pointer|
|mux_case_6_out_i             |   in|   32|     ap_ovld|         mux_case_6_out|       pointer|
|mux_case_6_out_o             |  out|   32|     ap_ovld|         mux_case_6_out|       pointer|
|mux_case_6_out_o_ap_vld      |  out|    1|     ap_ovld|         mux_case_6_out|       pointer|
|mux_case_4_out_i             |   in|   32|     ap_ovld|         mux_case_4_out|       pointer|
|mux_case_4_out_o             |  out|   32|     ap_ovld|         mux_case_4_out|       pointer|
|mux_case_4_out_o_ap_vld      |  out|    1|     ap_ovld|         mux_case_4_out|       pointer|
|line_buffer_2D_3_out         |  out|   32|      ap_vld|   line_buffer_2D_3_out|       pointer|
|line_buffer_2D_3_out_ap_vld  |  out|    1|      ap_vld|   line_buffer_2D_3_out|       pointer|
|mux_case_25_out_i            |   in|   32|     ap_ovld|        mux_case_25_out|       pointer|
|mux_case_25_out_o            |  out|   32|     ap_ovld|        mux_case_25_out|       pointer|
|mux_case_25_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_25_out|       pointer|
|mux_case_23_out_i            |   in|   32|     ap_ovld|        mux_case_23_out|       pointer|
|mux_case_23_out_o            |  out|   32|     ap_ovld|        mux_case_23_out|       pointer|
|mux_case_23_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_23_out|       pointer|
|mux_case_21_out_i            |   in|   32|     ap_ovld|        mux_case_21_out|       pointer|
|mux_case_21_out_o            |  out|   32|     ap_ovld|        mux_case_21_out|       pointer|
|mux_case_21_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_21_out|       pointer|
|mux_case_19_out_i            |   in|   32|     ap_ovld|        mux_case_19_out|       pointer|
|mux_case_19_out_o            |  out|   32|     ap_ovld|        mux_case_19_out|       pointer|
|mux_case_19_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_19_out|       pointer|
|mux_case_17_out_i            |   in|   32|     ap_ovld|        mux_case_17_out|       pointer|
|mux_case_17_out_o            |  out|   32|     ap_ovld|        mux_case_17_out|       pointer|
|mux_case_17_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_17_out|       pointer|
|mux_case_15_out_i            |   in|   32|     ap_ovld|        mux_case_15_out|       pointer|
|mux_case_15_out_o            |  out|   32|     ap_ovld|        mux_case_15_out|       pointer|
|mux_case_15_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_15_out|       pointer|
|mux_case_13_out_i            |   in|   32|     ap_ovld|        mux_case_13_out|       pointer|
|mux_case_13_out_o            |  out|   32|     ap_ovld|        mux_case_13_out|       pointer|
|mux_case_13_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_13_out|       pointer|
|mux_case_11_out_i            |   in|   32|     ap_ovld|        mux_case_11_out|       pointer|
|mux_case_11_out_o            |  out|   32|     ap_ovld|        mux_case_11_out|       pointer|
|mux_case_11_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_11_out|       pointer|
|mux_case_9_out_i             |   in|   32|     ap_ovld|         mux_case_9_out|       pointer|
|mux_case_9_out_o             |  out|   32|     ap_ovld|         mux_case_9_out|       pointer|
|mux_case_9_out_o_ap_vld      |  out|    1|     ap_ovld|         mux_case_9_out|       pointer|
|mux_case_7_out_i             |   in|   32|     ap_ovld|         mux_case_7_out|       pointer|
|mux_case_7_out_o             |  out|   32|     ap_ovld|         mux_case_7_out|       pointer|
|mux_case_7_out_o_ap_vld      |  out|    1|     ap_ovld|         mux_case_7_out|       pointer|
|mux_case_5_out_i             |   in|   32|     ap_ovld|         mux_case_5_out|       pointer|
|mux_case_5_out_o             |  out|   32|     ap_ovld|         mux_case_5_out|       pointer|
|mux_case_5_out_o_ap_vld      |  out|    1|     ap_ovld|         mux_case_5_out|       pointer|
|mux_case_3_out_i             |   in|   32|     ap_ovld|         mux_case_3_out|       pointer|
|mux_case_3_out_o             |  out|   32|     ap_ovld|         mux_case_3_out|       pointer|
|mux_case_3_out_o_ap_vld      |  out|    1|     ap_ovld|         mux_case_3_out|       pointer|
|line_buffer_2D_2_out         |  out|   32|      ap_vld|   line_buffer_2D_2_out|       pointer|
|line_buffer_2D_2_out_ap_vld  |  out|    1|      ap_vld|   line_buffer_2D_2_out|       pointer|
|p_out                        |  out|   32|      ap_vld|                  p_out|       pointer|
|p_out_ap_vld                 |  out|    1|      ap_vld|                  p_out|       pointer|
|p_out1                       |  out|   32|      ap_vld|                 p_out1|       pointer|
|p_out1_ap_vld                |  out|    1|      ap_vld|                 p_out1|       pointer|
|p_out2                       |  out|   32|      ap_vld|                 p_out2|       pointer|
|p_out2_ap_vld                |  out|    1|      ap_vld|                 p_out2|       pointer|
+-----------------------------+-----+-----+------------+-----------------------+--------------+

