Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: AXIArbiter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "AXIArbiter.prj"
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : { "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/" "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/" }

---- Target Parameters
Output File Name                   : "AXIArbiter"
Output Format                      : NGC
Target Device                      : xc7k325t-2-ffg900

---- Source Options
Top Module Name                    : AXIArbiter
Verilog Macros                     : { PICO_DDR3 PICO_DDR3_NETLIST }
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : NO

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : Rebuilt
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"source" "../ipcore_dir" "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/AXIArbiter.v" into library work
Parsing module <AXIArbiter>.
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ipcore_dir/system_clk_gen/example_design/system_clk_gen_exdes.v" into library work
Parsing module <system_clk_gen_exdes>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <AXIArbiter>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <AXIArbiter>.
    Related source file is "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/AXIArbiter.v".
WARNING:Xst:647 - Input <axi_rid_in<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <priority_port>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | axi_clk_out (rising_edge)                      |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 4-to-1 multiplexer for signal <rd_id_3_in[5]_rd_id_0_in[5]_MUX_70_o> created at line 255.
    Found 1-bit 4-to-1 multiplexer for signal <rd_id_3_in[4]_rd_id_0_in[4]_MUX_71_o> created at line 255.
    Found 1-bit 4-to-1 multiplexer for signal <rd_id_3_in[3]_rd_id_0_in[3]_MUX_72_o> created at line 255.
    Found 1-bit 4-to-1 multiplexer for signal <rd_id_3_in[2]_rd_id_0_in[2]_MUX_73_o> created at line 255.
    Found 1-bit 4-to-1 multiplexer for signal <rd_id_3_in[1]_rd_id_0_in[1]_MUX_74_o> created at line 255.
    Found 1-bit 4-to-1 multiplexer for signal <rd_id_3_in[0]_rd_id_0_in[0]_MUX_75_o> created at line 255.
    Found 33-bit 4-to-1 multiplexer for signal <rd_addr_3_in[32]_rd_addr_0_in[32]_mux_42_OUT> created at line 255.
    Found 8-bit 4-to-1 multiplexer for signal <rd_len_3_in[7]_rd_len_0_in[7]_mux_43_OUT> created at line 255.
    Found 1-bit 4-to-1 multiplexer for signal <rd_info_valid_3_in_rd_info_valid_0_in_MUX_76_o> created at line 255.
    Found 1-bit 4-to-1 multiplexer for signal <axi_rready_out> created at line 40.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred  40 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <AXIArbiter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 4-bit register                                        : 1
# Multiplexers                                         : 40
 1-bit 2-to-1 multiplexer                              : 13
 1-bit 4-to-1 multiplexer                              : 8
 2-bit 2-to-1 multiplexer                              : 12
 33-bit 2-to-1 multiplexer                             : 1
 33-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4
# Multiplexers                                         : 40
 1-bit 2-to-1 multiplexer                              : 13
 1-bit 4-to-1 multiplexer                              : 8
 2-bit 2-to-1 multiplexer                              : 12
 33-bit 2-to-1 multiplexer                             : 1
 33-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 10
-------------------

Optimizing unit <AXIArbiter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block AXIArbiter, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 6
 Flip-Flops                                            : 6

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : AXIArbiter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 135
#      LUT2                        : 1
#      LUT3                        : 8
#      LUT4                        : 7
#      LUT5                        : 8
#      LUT6                        : 110
#      MUXF7                       : 1
# FlipFlops/Latches                : 6
#      FDR                         : 2
#      FDRE                        : 3
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 1546
#      IBUF                        : 462
#      OBUF                        : 1084

Device utilization summary:
---------------------------

Selected Device : 7k325tffg900-2 


Slice Logic Utilization: 
 Number of Slice Registers:               6  out of  407600     0%  
 Number of Slice LUTs:                  134  out of  203800     0%  
    Number used as Logic:               134  out of  203800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    134
   Number with an unused Flip Flop:     128  out of    134    95%  
   Number with an unused LUT:             0  out of    134     0%  
   Number of fully used LUT-FF pairs:     6  out of    134     4%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                        1552
 Number of bonded IOBs:                1546  out of    500   309% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of    200     0%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF+BUFG              | 6     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.834ns (Maximum Frequency: 545.123MHz)
   Minimum input arrival time before clock: 1.633ns
   Maximum output required time after clock: 2.708ns
   Maximum combinational path delay: 2.447ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.834ns (frequency: 545.122MHz)
  Total number of paths / destination ports: 84 / 10
-------------------------------------------------------------------------
Delay:               1.834ns (Levels of Logic = 2)
  Source:            priority_port_3 (FF)
  Destination:       priority_port_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: priority_port_3 to priority_port_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            13   0.236   0.590  priority_port_3 (priority_port_3)
     LUT6:I2->O            1   0.043   0.405  _n0255_inv1 (_n0255_inv1)
     LUT4:I2->O            4   0.043   0.356  _n0255_inv3 (_n0255_inv)
     FDSE:CE                   0.161          priority_port_0
    ----------------------------------------
    Total                      1.834ns (0.483ns logic, 1.351ns route)
                                       (26.3% logic, 73.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 63 / 16
-------------------------------------------------------------------------
Offset:              1.633ns (Levels of Logic = 3)
  Source:            active_ports_in<2> (PAD)
  Destination:       priority_port_0 (FF)
  Destination Clock: clk rising

  Data Path: active_ports_in<2> to priority_port_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.625  active_ports_in_2_IBUF (active_ports_in_2_IBUF)
     LUT6:I0->O            1   0.043   0.405  _n0255_inv1 (_n0255_inv1)
     LUT4:I2->O            4   0.043   0.356  _n0255_inv3 (_n0255_inv)
     FDSE:CE                   0.161          priority_port_0
    ----------------------------------------
    Total                      1.633ns (0.247ns logic, 1.386ns route)
                                       (15.1% logic, 84.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1407 / 54
-------------------------------------------------------------------------
Offset:              2.708ns (Levels of Logic = 5)
  Source:            priority_port_3 (FF)
  Destination:       axi_arid_out<5> (PAD)
  Source Clock:      clk rising

  Data Path: priority_port_3 to axi_arid_out<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            13   0.236   0.681  priority_port_3 (priority_port_3)
     LUT6:I0->O            2   0.043   0.410  Mmux_cur_port42 (Mmux_cur_port41)
     LUT6:I4->O            1   0.043   0.000  Mmux_cur_port44_F (N100)
     MUXF7:I0->O          50   0.176   0.736  Mmux_cur_port44 (cur_port<1>)
     LUT6:I1->O            1   0.043   0.339  Mmux_axi_araddr_out126 (axi_arvalid_out_OBUF)
     OBUF:I->O                 0.000          axi_arvalid_out_OBUF (axi_arvalid_out)
    ----------------------------------------
    Total                      2.708ns (0.541ns logic, 2.167ns route)
                                       (20.0% logic, 80.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2396 / 1084
-------------------------------------------------------------------------
Delay:               2.447ns (Levels of Logic = 6)
  Source:            rd_info_valid_0_in (PAD)
  Destination:       axi_arid_out<5> (PAD)

  Data Path: rd_info_valid_0_in to axi_arid_out<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            57   0.000   0.656  rd_info_valid_0_in_IBUF (rd_info_valid_0_in_IBUF)
     LUT6:I2->O            2   0.043   0.410  Mmux_cur_port42 (Mmux_cur_port41)
     LUT6:I4->O            1   0.043   0.000  Mmux_cur_port44_F (N100)
     MUXF7:I0->O          50   0.176   0.736  Mmux_cur_port44 (cur_port<1>)
     LUT6:I1->O            1   0.043   0.339  Mmux_axi_araddr_out126 (axi_arvalid_out_OBUF)
     OBUF:I->O                 0.000          axi_arvalid_out_OBUF (axi_arvalid_out)
    ----------------------------------------
    Total                      2.447ns (0.305ns logic, 2.142ns route)
                                       (12.5% logic, 87.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.834|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.52 secs
 
--> 


Total memory usage is 513344 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

