INFO: [VRFC 10-163] Analyzing VHDL file "D:/Progetti_VHDL/Esercizio_4/Esercizio_4.srcs/sim_1/new/reg_scorrimento_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_scorrimento_tb'
