Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun May  3 23:08:28 2020
| Host         : DESKTOP-BJ5EQ9A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.609        0.000                      0                 5766        0.049        0.000                      0                 5766        3.000        0.000                       0                  1393  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
sys_clk_pin                   {0.000 5.000}      10.000          100.000         
top_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_top_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_top_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                         7.170        0.000                      0                   47        0.160        0.000                      0                   47        4.020        0.000                       0                    36  
top_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_top_clk_wiz_0_0          1.174        0.000                      0                 4542        0.049        0.000                      0                 4542        4.500        0.000                       0                  1353  
  clkfbout_top_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin               clk_out1_top_clk_wiz_0_0        0.609        0.000                      0                 1188        0.985        0.000                      0                 1188  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.170ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 1.752ns (63.008%)  route 1.029ns (36.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.633     5.236    top_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y97         SRL16E                                       r  top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.864 r  top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           1.029     7.892    top_i/proc_sys_reset_0/U0/EXT_LPF/Q
    SLICE_X61Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.016 r  top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     8.016    top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X61Y96         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.509    14.932    top_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X61Y96         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X61Y96         FDRE (Setup_fdre_C_D)        0.031    15.186    top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                  7.170    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.642ns (34.663%)  route 1.210ns (65.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.632     5.235    top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X62Y94         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.518     5.753 f  top_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.661     6.414    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X62Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.538 r  top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.549     7.087    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X63Y95         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.934    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X63Y95         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X63Y95         FDRE (Setup_fdre_C_R)       -0.429    14.745    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.642ns (34.663%)  route 1.210ns (65.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.632     5.235    top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X62Y94         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.518     5.753 f  top_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.661     6.414    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X62Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.538 r  top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.549     7.087    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X63Y95         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.934    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X63Y95         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X63Y95         FDRE (Setup_fdre_C_R)       -0.429    14.745    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.642ns (34.663%)  route 1.210ns (65.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.632     5.235    top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X62Y94         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.518     5.753 f  top_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.661     6.414    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X62Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.538 r  top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.549     7.087    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X63Y95         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.934    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X63Y95         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X63Y95         FDRE (Setup_fdre_C_R)       -0.429    14.745    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.642ns (34.663%)  route 1.210ns (65.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.632     5.235    top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X62Y94         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.518     5.753 f  top_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.661     6.414    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X62Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.538 r  top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.549     7.087    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X63Y95         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.934    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X63Y95         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X63Y95         FDRE (Setup_fdre_C_R)       -0.429    14.745    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.642ns (34.663%)  route 1.210ns (65.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.632     5.235    top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X62Y94         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.518     5.753 f  top_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.661     6.414    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X62Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.538 r  top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.549     7.087    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X63Y95         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.934    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X63Y95         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X63Y95         FDRE (Setup_fdre_C_R)       -0.429    14.745    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.642ns (34.663%)  route 1.210ns (65.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.632     5.235    top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X62Y94         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.518     5.753 f  top_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.661     6.414    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X62Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.538 r  top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.549     7.087    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X63Y95         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.934    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X63Y95         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X63Y95         FDRE (Setup_fdre_C_R)       -0.429    14.745    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.882ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/proc_sys_reset_0/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.668ns (36.646%)  route 1.155ns (63.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.632     5.235    top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X62Y95         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.518     5.753 f  top_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/Q
                         net (fo=1, routed)           0.821     6.574    top_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg_n_0_[2]
    SLICE_X62Y93         LUT2 (Prop_lut2_I1_O)        0.150     6.724 r  top_i/proc_sys_reset_0/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.333     7.058    top_i/proc_sys_reset_0/U0/SEQ/pr_i_1_n_0
    SLICE_X62Y94         FDSE                                         r  top_i/proc_sys_reset_0/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.934    top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X62Y94         FDSE                                         r  top_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X62Y94         FDSE (Setup_fdse_C_D)       -0.235    14.939    top_i/proc_sys_reset_0/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  7.882    

Slack (MET) :             8.190ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.773ns (42.307%)  route 1.054ns (57.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.632     5.235    top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X62Y96         FDSE                                         r  top_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDSE (Prop_fdse_C_Q)         0.478     5.713 r  top_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          1.054     6.767    top_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en
    SLICE_X62Y95         LUT4 (Prop_lut4_I0_O)        0.295     7.062 r  top_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     7.062    top_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X62Y95         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.934    top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X62Y95         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X62Y95         FDRE (Setup_fdre_C_D)        0.077    15.251    top_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                          -7.062    
  -------------------------------------------------------------------
                         slack                                  8.190    

Slack (MET) :             8.196ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.773ns (42.354%)  route 1.052ns (57.646%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.632     5.235    top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X62Y96         FDSE                                         r  top_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDSE (Prop_fdse_C_Q)         0.478     5.713 r  top_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          1.052     6.765    top_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en
    SLICE_X62Y95         LUT4 (Prop_lut4_I0_O)        0.295     7.060 r  top_i/proc_sys_reset_0/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     7.060    top_i/proc_sys_reset_0/U0/SEQ/pr_dec0__0
    SLICE_X62Y95         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.934    top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X62Y95         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X62Y95         FDRE (Setup_fdre_C_D)        0.081    15.255    top_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                  8.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.566     1.485    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X60Y96         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.705    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X60Y96         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.837     2.002    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X60Y96         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.516     1.485    
    SLICE_X60Y96         FDRE (Hold_fdre_C_D)         0.060     1.545    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.566     1.485    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X58Y96         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.705    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X58Y96         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.837     2.002    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X58Y96         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.516     1.485    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.060     1.545    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.185%)  route 0.113ns (37.815%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.568     1.487    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X63Y95         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.113     1.741    top_i/proc_sys_reset_0/U0/SEQ/seq_cnt[1]
    SLICE_X62Y95         LUT4 (Prop_lut4_I3_O)        0.045     1.786 r  top_i/proc_sys_reset_0/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     1.786    top_i/proc_sys_reset_0/U0/SEQ/pr_dec0__0
    SLICE_X62Y95         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.839     2.004    top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X62Y95         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.503     1.500    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.121     1.621    top_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.566     1.485    top_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y96         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.061     1.711    top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr
    SLICE_X61Y96         LUT3 (Prop_lut3_I1_O)        0.045     1.756 r  top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.756    top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X61Y96         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.837     2.002    top_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X61Y96         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.503     1.498    
    SLICE_X61Y96         FDRE (Hold_fdre_C_D)         0.092     1.590    top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.566     1.485    top_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y96         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  top_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067     1.716    top_i/proc_sys_reset_0/U0/EXT_LPF/p_1_in
    SLICE_X60Y96         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.837     2.002    top_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y96         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X60Y96         FDRE (Hold_fdre_C_D)         0.064     1.549    top_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.065%)  route 0.057ns (18.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.566     1.485    top_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y96         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.148     1.633 r  top_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.057     1.691    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X60Y96         LUT5 (Prop_lut5_I4_O)        0.098     1.789 r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.789    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X60Y96         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.837     2.002    top_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y96         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.516     1.485    
    SLICE_X60Y96         FDRE (Hold_fdre_C_D)         0.121     1.606    top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.845%)  route 0.110ns (40.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.566     1.485    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X58Y96         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.110     1.759    top_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in6_in
    SLICE_X61Y96         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.837     2.002    top_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X61Y96         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X61Y96         FDRE (Hold_fdre_C_D)         0.075     1.576    top_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.187ns (53.565%)  route 0.162ns (46.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.568     1.487    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X63Y95         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.162     1.790    top_i/proc_sys_reset_0/U0/SEQ/seq_cnt[3]
    SLICE_X62Y95         LUT4 (Prop_lut4_I1_O)        0.046     1.836 r  top_i/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.836    top_i/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    SLICE_X62Y95         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.839     2.004    top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X62Y95         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.503     1.500    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.131     1.631    top_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.566     1.485    top_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X61Y96         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.116     1.743    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr
    SLICE_X61Y96         LUT5 (Prop_lut5_I0_O)        0.045     1.788 r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.788    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X61Y96         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.837     2.002    top_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X61Y96         FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.516     1.485    
    SLICE_X61Y96         FDRE (Hold_fdre_C_D)         0.091     1.576    top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.432%)  route 0.162ns (46.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.568     1.487    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X63Y95         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.162     1.790    top_i/proc_sys_reset_0/U0/SEQ/seq_cnt[3]
    SLICE_X62Y95         LUT4 (Prop_lut4_I2_O)        0.045     1.835 r  top_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.835    top_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X62Y95         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.839     2.004    top_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X62Y95         FDRE                                         r  top_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.503     1.500    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.120     1.620    top_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  sys_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y93    top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y96    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y96    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y96    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y96    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y96    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y96    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y96    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y96    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y97    top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y97    top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X62Y92    top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X62Y93    top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X62Y93    top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X62Y96    top_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
Low Pulse Width   Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X62Y96    top_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X63Y95    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X63Y95    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X63Y95    top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y97    top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y97    top_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X62Y93    top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X62Y93    top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y96    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y96    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y96    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y96    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y96    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y96    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C



---------------------------------------------------------------------------------------------------
From Clock:  top_i/clk_wiz_0/inst/clk_in1
  To Clock:  top_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_clk_wiz_0_0
  To Clock:  clk_out1_top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 4.174ns (58.674%)  route 2.940ns (41.326%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 11.617 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.809     1.809    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.630     1.632    top_i/kernel_bank_v2_0/inst/clk
    SLICE_X46Y89         FDRE                                         r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDRE (Prop_fdre_C_Q)         0.518     2.150 r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/Q
                         net (fo=2, routed)           1.841     3.992    top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_U8/fp_sop_mac_muladdbkb_DSP48_0_U/kernel_patch_23[5]
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_B[5]_P[15])
                                                      3.656     7.648 r  top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_U8/fp_sop_mac_muladdbkb_DSP48_0_U/m/P[15]
                         net (fo=33, routed)          1.098     8.746    top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_DSP48_0_U/m_14[15]
    DSP48_X0Y37          DSP48E1                                      r  top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    11.683    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.614    11.617    top_i/fp_sop_0/inst/ap_clk
    DSP48_X0Y37          DSP48E1                                      r  top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/CLK
                         clock pessimism              0.079    11.696    
                         clock uncertainty           -0.074    11.621    
    DSP48_X0Y37          DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.701     9.920    top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg
  -------------------------------------------------------------------
                         required time                          9.920    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 4.174ns (58.674%)  route 2.940ns (41.326%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 11.617 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.809     1.809    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.630     1.632    top_i/kernel_bank_v2_0/inst/clk
    SLICE_X46Y89         FDRE                                         r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDRE (Prop_fdre_C_Q)         0.518     2.150 r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/Q
                         net (fo=2, routed)           1.841     3.992    top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_U8/fp_sop_mac_muladdbkb_DSP48_0_U/kernel_patch_23[5]
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_B[5]_P[15])
                                                      3.656     7.648 r  top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_U8/fp_sop_mac_muladdbkb_DSP48_0_U/m/P[15]
                         net (fo=33, routed)          1.098     8.746    top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_DSP48_0_U/m_14[15]
    DSP48_X0Y37          DSP48E1                                      r  top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    11.683    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.614    11.617    top_i/fp_sop_0/inst/ap_clk
    DSP48_X0Y37          DSP48E1                                      r  top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/CLK
                         clock pessimism              0.079    11.696    
                         clock uncertainty           -0.074    11.621    
    DSP48_X0Y37          DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -1.701     9.920    top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg
  -------------------------------------------------------------------
                         required time                          9.920    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/C[30]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 4.174ns (58.884%)  route 2.915ns (41.116%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 11.617 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.809     1.809    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.630     1.632    top_i/kernel_bank_v2_0/inst/clk
    SLICE_X46Y89         FDRE                                         r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDRE (Prop_fdre_C_Q)         0.518     2.150 r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/Q
                         net (fo=2, routed)           1.841     3.992    top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_U8/fp_sop_mac_muladdbkb_DSP48_0_U/kernel_patch_23[5]
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_B[5]_P[15])
                                                      3.656     7.648 r  top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_U8/fp_sop_mac_muladdbkb_DSP48_0_U/m/P[15]
                         net (fo=33, routed)          1.073     8.721    top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_DSP48_0_U/m_14[15]
    DSP48_X0Y37          DSP48E1                                      r  top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/C[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    11.683    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.614    11.617    top_i/fp_sop_0/inst/ap_clk
    DSP48_X0Y37          DSP48E1                                      r  top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/CLK
                         clock pessimism              0.079    11.696    
                         clock uncertainty           -0.074    11.621    
    DSP48_X0Y37          DSP48E1 (Setup_dsp48e1_CLK_C[30])
                                                     -1.701     9.920    top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg
  -------------------------------------------------------------------
                         required time                          9.920    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/C[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 4.174ns (58.910%)  route 2.911ns (41.090%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 11.617 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.809     1.809    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.630     1.632    top_i/kernel_bank_v2_0/inst/clk
    SLICE_X46Y89         FDRE                                         r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDRE (Prop_fdre_C_Q)         0.518     2.150 r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/Q
                         net (fo=2, routed)           1.841     3.992    top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_U8/fp_sop_mac_muladdbkb_DSP48_0_U/kernel_patch_23[5]
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_B[5]_P[15])
                                                      3.656     7.648 r  top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_U8/fp_sop_mac_muladdbkb_DSP48_0_U/m/P[15]
                         net (fo=33, routed)          1.070     8.718    top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_DSP48_0_U/m_14[15]
    DSP48_X0Y37          DSP48E1                                      r  top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/C[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    11.683    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.614    11.617    top_i/fp_sop_0/inst/ap_clk
    DSP48_X0Y37          DSP48E1                                      r  top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/CLK
                         clock pessimism              0.079    11.696    
                         clock uncertainty           -0.074    11.621    
    DSP48_X0Y37          DSP48E1 (Setup_dsp48e1_CLK_C[17])
                                                     -1.701     9.920    top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg
  -------------------------------------------------------------------
                         required time                          9.920    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/C[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 4.174ns (58.910%)  route 2.911ns (41.090%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 11.617 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.809     1.809    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.630     1.632    top_i/kernel_bank_v2_0/inst/clk
    SLICE_X46Y89         FDRE                                         r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDRE (Prop_fdre_C_Q)         0.518     2.150 r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/Q
                         net (fo=2, routed)           1.841     3.992    top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_U8/fp_sop_mac_muladdbkb_DSP48_0_U/kernel_patch_23[5]
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_B[5]_P[15])
                                                      3.656     7.648 r  top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_U8/fp_sop_mac_muladdbkb_DSP48_0_U/m/P[15]
                         net (fo=33, routed)          1.070     8.718    top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_DSP48_0_U/m_14[15]
    DSP48_X0Y37          DSP48E1                                      r  top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/C[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    11.683    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.614    11.617    top_i/fp_sop_0/inst/ap_clk
    DSP48_X0Y37          DSP48E1                                      r  top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/CLK
                         clock pessimism              0.079    11.696    
                         clock uncertainty           -0.074    11.621    
    DSP48_X0Y37          DSP48E1 (Setup_dsp48e1_CLK_C[18])
                                                     -1.701     9.920    top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg
  -------------------------------------------------------------------
                         required time                          9.920    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/C[45]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 4.174ns (58.910%)  route 2.911ns (41.090%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 11.617 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.809     1.809    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.630     1.632    top_i/kernel_bank_v2_0/inst/clk
    SLICE_X46Y89         FDRE                                         r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDRE (Prop_fdre_C_Q)         0.518     2.150 r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/Q
                         net (fo=2, routed)           1.841     3.992    top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_U8/fp_sop_mac_muladdbkb_DSP48_0_U/kernel_patch_23[5]
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_B[5]_P[15])
                                                      3.656     7.648 r  top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_U8/fp_sop_mac_muladdbkb_DSP48_0_U/m/P[15]
                         net (fo=33, routed)          1.070     8.718    top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_DSP48_0_U/m_14[15]
    DSP48_X0Y37          DSP48E1                                      r  top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/C[45]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    11.683    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.614    11.617    top_i/fp_sop_0/inst/ap_clk
    DSP48_X0Y37          DSP48E1                                      r  top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/CLK
                         clock pessimism              0.079    11.696    
                         clock uncertainty           -0.074    11.621    
    DSP48_X0Y37          DSP48E1 (Setup_dsp48e1_CLK_C[45])
                                                     -1.701     9.920    top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg
  -------------------------------------------------------------------
                         required time                          9.920    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/C[46]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 4.174ns (58.910%)  route 2.911ns (41.090%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 11.617 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.809     1.809    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.630     1.632    top_i/kernel_bank_v2_0/inst/clk
    SLICE_X46Y89         FDRE                                         r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDRE (Prop_fdre_C_Q)         0.518     2.150 r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/Q
                         net (fo=2, routed)           1.841     3.992    top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_U8/fp_sop_mac_muladdbkb_DSP48_0_U/kernel_patch_23[5]
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_B[5]_P[15])
                                                      3.656     7.648 r  top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_U8/fp_sop_mac_muladdbkb_DSP48_0_U/m/P[15]
                         net (fo=33, routed)          1.070     8.718    top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_DSP48_0_U/m_14[15]
    DSP48_X0Y37          DSP48E1                                      r  top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/C[46]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    11.683    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.614    11.617    top_i/fp_sop_0/inst/ap_clk
    DSP48_X0Y37          DSP48E1                                      r  top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/CLK
                         clock pessimism              0.079    11.696    
                         clock uncertainty           -0.074    11.621    
    DSP48_X0Y37          DSP48E1 (Setup_dsp48e1_CLK_C[46])
                                                     -1.701     9.920    top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg
  -------------------------------------------------------------------
                         required time                          9.920    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/C[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 4.174ns (58.916%)  route 2.911ns (41.084%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 11.617 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.809     1.809    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.630     1.632    top_i/kernel_bank_v2_0/inst/clk
    SLICE_X46Y89         FDRE                                         r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDRE (Prop_fdre_C_Q)         0.518     2.150 r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/Q
                         net (fo=2, routed)           1.841     3.992    top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_U8/fp_sop_mac_muladdbkb_DSP48_0_U/kernel_patch_23[5]
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_B[5]_P[15])
                                                      3.656     7.648 r  top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_U8/fp_sop_mac_muladdbkb_DSP48_0_U/m/P[15]
                         net (fo=33, routed)          1.069     8.717    top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_DSP48_0_U/m_14[15]
    DSP48_X0Y37          DSP48E1                                      r  top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/C[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    11.683    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.614    11.617    top_i/fp_sop_0/inst/ap_clk
    DSP48_X0Y37          DSP48E1                                      r  top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/CLK
                         clock pessimism              0.079    11.696    
                         clock uncertainty           -0.074    11.621    
    DSP48_X0Y37          DSP48E1 (Setup_dsp48e1_CLK_C[24])
                                                     -1.701     9.920    top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg
  -------------------------------------------------------------------
                         required time                          9.920    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/C[38]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.062ns  (logic 4.174ns (59.102%)  route 2.888ns (40.898%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 11.617 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.809     1.809    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.630     1.632    top_i/kernel_bank_v2_0/inst/clk
    SLICE_X46Y89         FDRE                                         r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDRE (Prop_fdre_C_Q)         0.518     2.150 r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/Q
                         net (fo=2, routed)           1.841     3.992    top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_U8/fp_sop_mac_muladdbkb_DSP48_0_U/kernel_patch_23[5]
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_B[5]_P[15])
                                                      3.656     7.648 r  top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_U8/fp_sop_mac_muladdbkb_DSP48_0_U/m/P[15]
                         net (fo=33, routed)          1.047     8.695    top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_DSP48_0_U/m_14[15]
    DSP48_X0Y37          DSP48E1                                      r  top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/C[38]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    11.683    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.614    11.617    top_i/fp_sop_0/inst/ap_clk
    DSP48_X0Y37          DSP48E1                                      r  top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/CLK
                         clock pessimism              0.079    11.696    
                         clock uncertainty           -0.074    11.621    
    DSP48_X0Y37          DSP48E1 (Setup_dsp48e1_CLK_C[38])
                                                     -1.701     9.920    top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg
  -------------------------------------------------------------------
                         required time                          9.920    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/C[44]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.062ns  (logic 4.174ns (59.102%)  route 2.888ns (40.898%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 11.617 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.809     1.809    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.630     1.632    top_i/kernel_bank_v2_0/inst/clk
    SLICE_X46Y89         FDRE                                         r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDRE (Prop_fdre_C_Q)         0.518     2.150 r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][5]/Q
                         net (fo=2, routed)           1.841     3.992    top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_U8/fp_sop_mac_muladdbkb_DSP48_0_U/kernel_patch_23[5]
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_B[5]_P[15])
                                                      3.656     7.648 r  top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_U8/fp_sop_mac_muladdbkb_DSP48_0_U/m/P[15]
                         net (fo=33, routed)          1.047     8.695    top_i/fp_sop_0/inst/fp_sop_mac_muladdbkb_DSP48_0_U/m_14[15]
    DSP48_X0Y37          DSP48E1                                      r  top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/C[44]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    11.683    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.614    11.617    top_i/fp_sop_0/inst/ap_clk
    DSP48_X0Y37          DSP48E1                                      r  top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg/CLK
                         clock pessimism              0.079    11.696    
                         clock uncertainty           -0.074    11.621    
    DSP48_X0Y37          DSP48E1 (Setup_dsp48e1_CLK_C[44])
                                                     -1.701     9.920    top_i/fp_sop_0/inst/add_ln178_18_reg_1782_reg
  -------------------------------------------------------------------
                         required time                          9.920    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  1.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 top_i/bram_controller_v2_0/inst/bram_write_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.624     0.624    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.559     0.561    top_i/bram_controller_v2_0/inst/clk
    SLICE_X63Y68         FDRE                                         r  top_i/bram_controller_v2_0/inst/bram_write_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  top_i/bram_controller_v2_0/inst/bram_write_data_reg[3]/Q
                         net (fo=6, routed)           0.119     0.821    top_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB18_X1Y27         RAMB18E1                                     r  top_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     0.898    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.870     0.872    top_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y27         RAMB18E1                                     r  top_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.255     0.617    
    RAMB18_X1Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155     0.772    top_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 top_i/bram_controller_v2_0/inst/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.114%)  route 0.158ns (52.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.624     0.624    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.562     0.564    top_i/bram_controller_v2_0/inst/clk
    SLICE_X63Y63         FDRE                                         r  top_i/bram_controller_v2_0/inst/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  top_i/bram_controller_v2_0/inst/addr_reg[7]/Q
                         net (fo=6, routed)           0.158     0.863    top_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y25         RAMB18E1                                     r  top_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     0.898    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.874     0.876    top_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y25         RAMB18E1                                     r  top_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.255     0.621    
    RAMB18_X1Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.804    top_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 top_i/bram_controller_v2_0/inst/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.114%)  route 0.158ns (52.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.624     0.624    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.562     0.564    top_i/bram_controller_v2_0/inst/clk
    SLICE_X63Y63         FDRE                                         r  top_i/bram_controller_v2_0/inst/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  top_i/bram_controller_v2_0/inst/addr_reg[7]/Q
                         net (fo=6, routed)           0.158     0.863    top_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y24         RAMB18E1                                     r  top_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     0.898    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.874     0.876    top_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  top_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.255     0.621    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.804    top_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 top_i/bram_controller_v2_0/inst/bram_write_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.428%)  route 0.117ns (41.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.624     0.624    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.559     0.561    top_i/bram_controller_v2_0/inst/clk
    SLICE_X62Y68         FDRE                                         r  top_i/bram_controller_v2_0/inst/bram_write_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  top_i/bram_controller_v2_0/inst/bram_write_data_reg[4]/Q
                         net (fo=6, routed)           0.117     0.841    top_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB18_X1Y27         RAMB18E1                                     r  top_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     0.898    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.870     0.872    top_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y27         RAMB18E1                                     r  top_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.255     0.617    
    RAMB18_X1Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.155     0.772    top_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 top_i/kernel_bank_v2_0/inst/kernel_array_reg[24][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.789%)  route 0.276ns (66.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.624     0.624    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.559     0.561    top_i/kernel_bank_v2_0/inst/clk
    SLICE_X57Y85         FDRE                                         r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[24][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[24][2]/Q
                         net (fo=2, routed)           0.276     0.978    top_i/kernel_bank_v2_0/inst/kernel_reg24[2]
    SLICE_X47Y89         FDRE                                         r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     0.898    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.833     0.835    top_i/kernel_bank_v2_0/inst/clk
    SLICE_X47Y89         FDRE                                         r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][2]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X47Y89         FDRE (Hold_fdre_C_D)         0.070     0.900    top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][2]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 top_i/bram_controller_v2_0/inst/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.348%)  route 0.168ns (50.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.624     0.624    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.563     0.565    top_i/bram_controller_v2_0/inst/clk
    SLICE_X62Y62         FDRE                                         r  top_i/bram_controller_v2_0/inst/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  top_i/bram_controller_v2_0/inst/addr_reg[2]/Q
                         net (fo=6, routed)           0.168     0.897    top_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y25         RAMB18E1                                     r  top_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     0.898    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.874     0.876    top_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y25         RAMB18E1                                     r  top_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.255     0.621    
    RAMB18_X1Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.804    top_i/blk_mem_gen_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 top_i/bram_controller_v2_0/inst/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.348%)  route 0.168ns (50.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.624     0.624    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.563     0.565    top_i/bram_controller_v2_0/inst/clk
    SLICE_X62Y62         FDRE                                         r  top_i/bram_controller_v2_0/inst/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  top_i/bram_controller_v2_0/inst/addr_reg[2]/Q
                         net (fo=6, routed)           0.168     0.897    top_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y24         RAMB18E1                                     r  top_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     0.898    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.874     0.876    top_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  top_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.255     0.621    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.804    top_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 top_i/kernel_bank_v2_0/inst/kernel_array_reg[24][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.513%)  route 0.293ns (67.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.624     0.624    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.559     0.561    top_i/kernel_bank_v2_0/inst/clk
    SLICE_X57Y85         FDRE                                         r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[24][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[24][1]/Q
                         net (fo=2, routed)           0.293     0.994    top_i/kernel_bank_v2_0/inst/kernel_reg24[1]
    SLICE_X47Y89         FDRE                                         r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     0.898    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.833     0.835    top_i/kernel_bank_v2_0/inst/clk
    SLICE_X47Y89         FDRE                                         r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][1]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X47Y89         FDRE (Hold_fdre_C_D)         0.066     0.896    top_i/kernel_bank_v2_0/inst/kernel_array_reg[23][1]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 top_i/bram_controller_v2_0/inst/bram_write_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.881%)  route 0.180ns (56.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.624     0.624    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.559     0.561    top_i/bram_controller_v2_0/inst/clk
    SLICE_X63Y68         FDRE                                         r  top_i/bram_controller_v2_0/inst/bram_write_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  top_i/bram_controller_v2_0/inst/bram_write_data_reg[1]/Q
                         net (fo=6, routed)           0.180     0.882    top_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB18_X1Y27         RAMB18E1                                     r  top_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     0.898    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.870     0.872    top_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y27         RAMB18E1                                     r  top_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.255     0.617    
    RAMB18_X1Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     0.772    top_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 top_i/bram_controller_v2_0/inst/bram_write_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - clk_out1_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.881%)  route 0.180ns (56.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.624     0.624    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.559     0.561    top_i/bram_controller_v2_0/inst/clk
    SLICE_X63Y68         FDRE                                         r  top_i/bram_controller_v2_0/inst/bram_write_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  top_i/bram_controller_v2_0/inst/bram_write_data_reg[2]/Q
                         net (fo=6, routed)           0.180     0.882    top_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB18_X1Y27         RAMB18E1                                     r  top_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     0.898    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.870     0.872    top_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y27         RAMB18E1                                     r  top_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.255     0.617    
    RAMB18_X1Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     0.772    top_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_top_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y21      top_i/fp_sop_0/inst/add_ln178_3_reg_1837_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y32      top_i/fp_sop_0/inst/add_ln178_35_reg_1872_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y24      top_i/fp_sop_0/inst/add_ln178_1_reg_1832_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y29      top_i/fp_sop_0/inst/add_ln178_37_reg_1877_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y29      top_i/fp_sop_0/inst/add_ln178_12_reg_1847_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y36      top_i/fp_sop_0/inst/add_ln178_14_reg_1852_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y22     top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y22     top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y26     top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y26     top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y62     top_i/bram_controller_v2_0/inst/bram_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y62     top_i/bram_controller_v2_0/inst/bram_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y62     top_i/bram_controller_v2_0/inst/bram_addr_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y62     top_i/bram_controller_v2_0/inst/bram_addr_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62     top_i/bram_controller_v2_0/inst/bram_addr_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62     top_i/bram_controller_v2_0/inst/bram_addr_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62     top_i/bram_controller_v2_0/inst/bram_addr_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y57     top_i/img_window_v2_0/inst/img_array_reg[0][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y57     top_i/img_window_v2_0/inst/img_array_reg[0][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y81     top_i/fp_sop_0/inst/add_ln178_20_reg_1857_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y83     top_i/fp_sop_0/inst/add_ln178_32_reg_1867_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y83     top_i/fp_sop_0/inst/add_ln178_32_reg_1867_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y84     top_i/fp_sop_0/inst/add_ln178_32_reg_1867_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y84     top_i/fp_sop_0/inst/add_ln178_32_reg_1867_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y84     top_i/fp_sop_0/inst/add_ln178_32_reg_1867_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y84     top_i/fp_sop_0/inst/add_ln178_32_reg_1867_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y83     top_i/fp_sop_0/inst/add_ln178_32_reg_1867_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y83     top_i/fp_sop_0/inst/add_ln178_32_reg_1867_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y63     top_i/fp_sop_0/inst/add_ln178_44_reg_1882_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y63     top_i/fp_sop_0/inst/add_ln178_44_reg_1882_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_top_clk_wiz_0_0
  To Clock:  clkfbout_top_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_top_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    top_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.985ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/img_window_v2_0/inst/img_array_reg[2][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 0.642ns (12.880%)  route 4.342ns (87.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.632     5.235    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y93         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.518     5.753 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.428     6.181    top_i/img_window_v2_0/inst/rst
    SLICE_X62Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.305 r  top_i/img_window_v2_0/inst/img_array[0][7]_i_1/O
                         net (fo=392, routed)         3.914    10.219    top_i/img_window_v2_0/inst/p_0_in
    SLICE_X12Y52         FDRE                                         r  top_i/img_window_v2_0/inst/img_array_reg[2][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    11.683    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.522    11.525    top_i/img_window_v2_0/inst/clk
    SLICE_X12Y52         FDRE                                         r  top_i/img_window_v2_0/inst/img_array_reg[2][4]/C
                         clock pessimism              0.000    11.525    
                         clock uncertainty           -0.173    11.352    
    SLICE_X12Y52         FDRE (Setup_fdre_C_R)       -0.524    10.828    top_i/img_window_v2_0/inst/img_array_reg[2][4]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/img_window_v2_0/inst/img_array_reg[3][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 0.642ns (12.880%)  route 4.342ns (87.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.632     5.235    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y93         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.518     5.753 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.428     6.181    top_i/img_window_v2_0/inst/rst
    SLICE_X62Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.305 r  top_i/img_window_v2_0/inst/img_array[0][7]_i_1/O
                         net (fo=392, routed)         3.914    10.219    top_i/img_window_v2_0/inst/p_0_in
    SLICE_X12Y52         FDRE                                         r  top_i/img_window_v2_0/inst/img_array_reg[3][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    11.683    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.522    11.525    top_i/img_window_v2_0/inst/clk
    SLICE_X12Y52         FDRE                                         r  top_i/img_window_v2_0/inst/img_array_reg[3][3]/C
                         clock pessimism              0.000    11.525    
                         clock uncertainty           -0.173    11.352    
    SLICE_X12Y52         FDRE (Setup_fdre_C_R)       -0.524    10.828    top_i/img_window_v2_0/inst/img_array_reg[3][3]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/img_window_v2_0/inst/img_array_reg[3][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 0.642ns (12.880%)  route 4.342ns (87.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.632     5.235    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y93         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.518     5.753 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.428     6.181    top_i/img_window_v2_0/inst/rst
    SLICE_X62Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.305 r  top_i/img_window_v2_0/inst/img_array[0][7]_i_1/O
                         net (fo=392, routed)         3.914    10.219    top_i/img_window_v2_0/inst/p_0_in
    SLICE_X12Y52         FDRE                                         r  top_i/img_window_v2_0/inst/img_array_reg[3][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    11.683    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.522    11.525    top_i/img_window_v2_0/inst/clk
    SLICE_X12Y52         FDRE                                         r  top_i/img_window_v2_0/inst/img_array_reg[3][4]/C
                         clock pessimism              0.000    11.525    
                         clock uncertainty           -0.173    11.352    
    SLICE_X12Y52         FDRE (Setup_fdre_C_R)       -0.524    10.828    top_i/img_window_v2_0/inst/img_array_reg[3][4]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/img_window_v2_0/inst/img_array_reg[3][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 0.642ns (12.880%)  route 4.342ns (87.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.632     5.235    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y93         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.518     5.753 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.428     6.181    top_i/img_window_v2_0/inst/rst
    SLICE_X62Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.305 r  top_i/img_window_v2_0/inst/img_array[0][7]_i_1/O
                         net (fo=392, routed)         3.914    10.219    top_i/img_window_v2_0/inst/p_0_in
    SLICE_X12Y52         FDRE                                         r  top_i/img_window_v2_0/inst/img_array_reg[3][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    11.683    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.522    11.525    top_i/img_window_v2_0/inst/clk
    SLICE_X12Y52         FDRE                                         r  top_i/img_window_v2_0/inst/img_array_reg[3][5]/C
                         clock pessimism              0.000    11.525    
                         clock uncertainty           -0.173    11.352    
    SLICE_X12Y52         FDRE (Setup_fdre_C_R)       -0.524    10.828    top_i/img_window_v2_0/inst/img_array_reg[3][5]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/img_window_v2_0/inst/img_array_reg[4][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 0.642ns (12.880%)  route 4.342ns (87.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.632     5.235    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y93         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.518     5.753 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.428     6.181    top_i/img_window_v2_0/inst/rst
    SLICE_X62Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.305 r  top_i/img_window_v2_0/inst/img_array[0][7]_i_1/O
                         net (fo=392, routed)         3.914    10.219    top_i/img_window_v2_0/inst/p_0_in
    SLICE_X12Y52         FDRE                                         r  top_i/img_window_v2_0/inst/img_array_reg[4][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    11.683    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.522    11.525    top_i/img_window_v2_0/inst/clk
    SLICE_X12Y52         FDRE                                         r  top_i/img_window_v2_0/inst/img_array_reg[4][3]/C
                         clock pessimism              0.000    11.525    
                         clock uncertainty           -0.173    11.352    
    SLICE_X12Y52         FDRE (Setup_fdre_C_R)       -0.524    10.828    top_i/img_window_v2_0/inst/img_array_reg[4][3]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/img_window_v2_0/inst/img_array_reg[4][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 0.642ns (12.880%)  route 4.342ns (87.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.632     5.235    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y93         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.518     5.753 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.428     6.181    top_i/img_window_v2_0/inst/rst
    SLICE_X62Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.305 r  top_i/img_window_v2_0/inst/img_array[0][7]_i_1/O
                         net (fo=392, routed)         3.914    10.219    top_i/img_window_v2_0/inst/p_0_in
    SLICE_X12Y52         FDRE                                         r  top_i/img_window_v2_0/inst/img_array_reg[4][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    11.683    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.522    11.525    top_i/img_window_v2_0/inst/clk
    SLICE_X12Y52         FDRE                                         r  top_i/img_window_v2_0/inst/img_array_reg[4][4]/C
                         clock pessimism              0.000    11.525    
                         clock uncertainty           -0.173    11.352    
    SLICE_X12Y52         FDRE (Setup_fdre_C_R)       -0.524    10.828    top_i/img_window_v2_0/inst/img_array_reg[4][4]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/img_window_v2_0/inst/img_array_reg[4][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 0.642ns (12.880%)  route 4.342ns (87.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 11.525 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.632     5.235    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y93         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.518     5.753 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.428     6.181    top_i/img_window_v2_0/inst/rst
    SLICE_X62Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.305 r  top_i/img_window_v2_0/inst/img_array[0][7]_i_1/O
                         net (fo=392, routed)         3.914    10.219    top_i/img_window_v2_0/inst/p_0_in
    SLICE_X12Y52         FDRE                                         r  top_i/img_window_v2_0/inst/img_array_reg[4][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    11.683    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.522    11.525    top_i/img_window_v2_0/inst/clk
    SLICE_X12Y52         FDRE                                         r  top_i/img_window_v2_0/inst/img_array_reg[4][5]/C
                         clock pessimism              0.000    11.525    
                         clock uncertainty           -0.173    11.352    
    SLICE_X12Y52         FDRE (Setup_fdre_C_R)       -0.524    10.828    top_i/img_window_v2_0/inst/img_array_reg[4][5]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/img_window_v2_0/inst/img_array_reg[3][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 0.642ns (12.889%)  route 4.339ns (87.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 11.524 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.632     5.235    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y93         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.518     5.753 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.428     6.181    top_i/img_window_v2_0/inst/rst
    SLICE_X62Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.305 r  top_i/img_window_v2_0/inst/img_array[0][7]_i_1/O
                         net (fo=392, routed)         3.911    10.216    top_i/img_window_v2_0/inst/p_0_in
    SLICE_X12Y53         FDRE                                         r  top_i/img_window_v2_0/inst/img_array_reg[3][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    11.683    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.521    11.524    top_i/img_window_v2_0/inst/clk
    SLICE_X12Y53         FDRE                                         r  top_i/img_window_v2_0/inst/img_array_reg[3][2]/C
                         clock pessimism              0.000    11.524    
                         clock uncertainty           -0.173    11.351    
    SLICE_X12Y53         FDRE (Setup_fdre_C_R)       -0.524    10.827    top_i/img_window_v2_0/inst/img_array_reg[3][2]
  -------------------------------------------------------------------
                         required time                         10.827    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/img_window_v2_0/inst/img_array_reg[3][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 0.642ns (12.889%)  route 4.339ns (87.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 11.524 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.632     5.235    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y93         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.518     5.753 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.428     6.181    top_i/img_window_v2_0/inst/rst
    SLICE_X62Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.305 r  top_i/img_window_v2_0/inst/img_array[0][7]_i_1/O
                         net (fo=392, routed)         3.911    10.216    top_i/img_window_v2_0/inst/p_0_in
    SLICE_X12Y53         FDRE                                         r  top_i/img_window_v2_0/inst/img_array_reg[3][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    11.683    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.521    11.524    top_i/img_window_v2_0/inst/clk
    SLICE_X12Y53         FDRE                                         r  top_i/img_window_v2_0/inst/img_array_reg[3][7]/C
                         clock pessimism              0.000    11.524    
                         clock uncertainty           -0.173    11.351    
    SLICE_X12Y53         FDRE (Setup_fdre_C_R)       -0.524    10.827    top_i/img_window_v2_0/inst/img_array_reg[3][7]
  -------------------------------------------------------------------
                         required time                         10.827    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/img_window_v2_0/inst/img_array_reg[4][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_top_clk_wiz_0_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 0.642ns (12.889%)  route 4.339ns (87.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 11.524 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.632     5.235    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y93         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.518     5.753 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.428     6.181    top_i/img_window_v2_0/inst/rst
    SLICE_X62Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.305 r  top_i/img_window_v2_0/inst/img_array[0][7]_i_1/O
                         net (fo=392, routed)         3.911    10.216    top_i/img_window_v2_0/inst/p_0_in
    SLICE_X12Y53         FDRE                                         r  top_i/img_window_v2_0/inst/img_array_reg[4][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.683    11.683    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        1.521    11.524    top_i/img_window_v2_0/inst/clk
    SLICE_X12Y53         FDRE                                         r  top_i/img_window_v2_0/inst/img_array_reg[4][2]/C
                         clock pessimism              0.000    11.524    
                         clock uncertainty           -0.173    11.351    
    SLICE_X12Y53         FDRE (Setup_fdre_C_R)       -0.524    10.827    top_i/img_window_v2_0/inst/img_array_reg[4][2]
  -------------------------------------------------------------------
                         required time                         10.827    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                  0.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/uart_0/inst/rx_fifo/delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.209ns (33.445%)  route 0.416ns (66.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.568     1.487    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y93         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.416     2.067    top_i/uart_0/inst/rx_fifo/rst
    SLICE_X66Y85         LUT2 (Prop_lut2_I1_O)        0.045     2.112 r  top_i/uart_0/inst/rx_fifo/delay_i_1/O
                         net (fo=1, routed)           0.000     2.112    top_i/uart_0/inst/rx_fifo/delay_i_1_n_0
    SLICE_X66Y85         FDRE                                         r  top_i/uart_0/inst/rx_fifo/delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     0.898    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.833     0.835    top_i/uart_0/inst/rx_fifo/clk
    SLICE_X66Y85         FDRE                                         r  top_i/uart_0/inst/rx_fifo/delay_reg/C
                         clock pessimism              0.000     0.835    
                         clock uncertainty            0.173     1.008    
    SLICE_X66Y85         FDRE (Hold_fdre_C_D)         0.120     1.128    top_i/uart_0/inst/rx_fifo/delay_reg
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/fp_sop_0/inst/ap_enable_reg_pp0_iter3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.209ns (31.103%)  route 0.463ns (68.897%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.567     1.486    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y92         FDRE                                         r  top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.164     1.650 f  top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3, routed)           0.463     2.113    top_i/fp_sop_0/inst/ap_rst
    SLICE_X60Y85         LUT2 (Prop_lut2_I1_O)        0.045     2.158 r  top_i/fp_sop_0/inst/ap_enable_reg_pp0_iter3_i_1/O
                         net (fo=1, routed)           0.000     2.158    top_i/fp_sop_0/inst/ap_enable_reg_pp0_iter3_i_1_n_0
    SLICE_X60Y85         FDRE                                         r  top_i/fp_sop_0/inst/ap_enable_reg_pp0_iter3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     0.898    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.830     0.832    top_i/fp_sop_0/inst/ap_clk
    SLICE_X60Y85         FDRE                                         r  top_i/fp_sop_0/inst/ap_enable_reg_pp0_iter3_reg/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.173     1.005    
    SLICE_X60Y85         FDRE (Hold_fdre_C_D)         0.121     1.126    top_i/fp_sop_0/inst/ap_enable_reg_pp0_iter3_reg
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/fp_sop_0/inst/ap_enable_reg_pp0_iter2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.208ns (28.456%)  route 0.523ns (71.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.567     1.486    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y92         FDRE                                         r  top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.164     1.650 f  top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3, routed)           0.523     2.173    top_i/fp_sop_0/inst/ap_rst
    SLICE_X60Y85         LUT2 (Prop_lut2_I1_O)        0.044     2.217 r  top_i/fp_sop_0/inst/ap_enable_reg_pp0_iter2_i_1/O
                         net (fo=1, routed)           0.000     2.217    top_i/fp_sop_0/inst/ap_enable_reg_pp0_iter2_i_1_n_0
    SLICE_X60Y85         FDRE                                         r  top_i/fp_sop_0/inst/ap_enable_reg_pp0_iter2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     0.898    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.830     0.832    top_i/fp_sop_0/inst/ap_clk
    SLICE_X60Y85         FDRE                                         r  top_i/fp_sop_0/inst/ap_enable_reg_pp0_iter2_reg/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.173     1.005    
    SLICE_X60Y85         FDRE (Hold_fdre_C_D)         0.131     1.136    top_i/fp_sop_0/inst/ap_enable_reg_pp0_iter2_reg
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/img_window_v2_0/inst/delay_uart_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.209ns (29.776%)  route 0.493ns (70.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.568     1.487    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y93         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.493     2.144    top_i/img_window_v2_0/inst/rst
    SLICE_X61Y85         LUT6 (Prop_lut6_I5_O)        0.045     2.189 r  top_i/img_window_v2_0/inst/delay_uart_i_1/O
                         net (fo=1, routed)           0.000     2.189    top_i/img_window_v2_0/inst/delay_uart_i_1_n_0
    SLICE_X61Y85         FDRE                                         r  top_i/img_window_v2_0/inst/delay_uart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     0.898    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.830     0.832    top_i/img_window_v2_0/inst/clk
    SLICE_X61Y85         FDRE                                         r  top_i/img_window_v2_0/inst/delay_uart_reg/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.173     1.005    
    SLICE_X61Y85         FDRE (Hold_fdre_C_D)         0.091     1.096    top_i/img_window_v2_0/inst/delay_uart_reg
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/fp_sop_0/inst/ap_enable_reg_pp0_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.554%)  route 0.523ns (71.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.567     1.486    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y92         FDRE                                         r  top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.164     1.650 f  top_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3, routed)           0.523     2.173    top_i/fp_sop_0/inst/ap_rst
    SLICE_X60Y85         LUT2 (Prop_lut2_I1_O)        0.045     2.218 r  top_i/fp_sop_0/inst/ap_enable_reg_pp0_iter1_i_1/O
                         net (fo=1, routed)           0.000     2.218    top_i/fp_sop_0/inst/ap_enable_reg_pp0_iter1_i_1_n_0
    SLICE_X60Y85         FDRE                                         r  top_i/fp_sop_0/inst/ap_enable_reg_pp0_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     0.898    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.830     0.832    top_i/fp_sop_0/inst/ap_clk
    SLICE_X60Y85         FDRE                                         r  top_i/fp_sop_0/inst/ap_enable_reg_pp0_iter1_reg/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.173     1.005    
    SLICE_X60Y85         FDRE (Hold_fdre_C_D)         0.120     1.125    top_i/fp_sop_0/inst/ap_enable_reg_pp0_iter1_reg
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kernel_bank_v2_0/inst/delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.554%)  route 0.523ns (71.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.568     1.487    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y93         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.523     2.174    top_i/kernel_bank_v2_0/inst/rst
    SLICE_X59Y87         LUT5 (Prop_lut5_I4_O)        0.045     2.219 r  top_i/kernel_bank_v2_0/inst/delay_i_1/O
                         net (fo=1, routed)           0.000     2.219    top_i/kernel_bank_v2_0/inst/delay_i_1_n_0
    SLICE_X59Y87         FDRE                                         r  top_i/kernel_bank_v2_0/inst/delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     0.898    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.831     0.833    top_i/kernel_bank_v2_0/inst/clk
    SLICE_X59Y87         FDRE                                         r  top_i/kernel_bank_v2_0/inst/delay_reg/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.173     1.006    
    SLICE_X59Y87         FDRE (Hold_fdre_C_D)         0.091     1.097    top_i/kernel_bank_v2_0/inst/delay_reg
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.151ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kernel_bank_v2_0/inst/kernel_full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.209ns (26.476%)  route 0.580ns (73.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.568     1.487    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y93         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.580     2.232    top_i/kernel_bank_v2_0/inst/rst
    SLICE_X60Y85         LUT3 (Prop_lut3_I2_O)        0.045     2.277 r  top_i/kernel_bank_v2_0/inst/kernel_full_i_1/O
                         net (fo=1, routed)           0.000     2.277    top_i/kernel_bank_v2_0/inst/kernel_full_i_1_n_0
    SLICE_X60Y85         FDRE                                         r  top_i/kernel_bank_v2_0/inst/kernel_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     0.898    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.830     0.832    top_i/kernel_bank_v2_0/inst/clk
    SLICE_X60Y85         FDRE                                         r  top_i/kernel_bank_v2_0/inst/kernel_full_reg/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.173     1.005    
    SLICE_X60Y85         FDRE (Hold_fdre_C_D)         0.121     1.126    top_i/kernel_bank_v2_0/inst/kernel_full_reg
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kernel_bank_v2_0/inst/kernel_array_reg[27][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.209ns (30.613%)  route 0.474ns (69.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.568     1.487    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y93         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.164     1.651 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.196     1.848    top_i/kernel_bank_v2_0/inst/rst
    SLICE_X62Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.893 r  top_i/kernel_bank_v2_0/inst/kernel_array[0][7]_i_1/O
                         net (fo=398, routed)         0.277     2.170    top_i/kernel_bank_v2_0/inst/clear
    SLICE_X58Y90         FDRE                                         r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[27][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     0.898    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.834     0.836    top_i/kernel_bank_v2_0/inst/clk
    SLICE_X58Y90         FDRE                                         r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[27][1]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.173     1.009    
    SLICE_X58Y90         FDRE (Hold_fdre_C_R)         0.009     1.018    top_i/kernel_bank_v2_0/inst/kernel_array_reg[27][1]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kernel_bank_v2_0/inst/kernel_array_reg[27][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.209ns (30.613%)  route 0.474ns (69.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.568     1.487    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y93         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.164     1.651 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.196     1.848    top_i/kernel_bank_v2_0/inst/rst
    SLICE_X62Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.893 r  top_i/kernel_bank_v2_0/inst/kernel_array[0][7]_i_1/O
                         net (fo=398, routed)         0.277     2.170    top_i/kernel_bank_v2_0/inst/clear
    SLICE_X58Y90         FDRE                                         r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[27][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     0.898    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.834     0.836    top_i/kernel_bank_v2_0/inst/clk
    SLICE_X58Y90         FDRE                                         r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[27][3]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.173     1.009    
    SLICE_X58Y90         FDRE (Hold_fdre_C_R)         0.009     1.018    top_i/kernel_bank_v2_0/inst/kernel_array_reg[27][3]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/kernel_bank_v2_0/inst/kernel_array_reg[27][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_clk_wiz_0_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.209ns (30.613%)  route 0.474ns (69.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.568     1.487    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X62Y93         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.164     1.651 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.196     1.848    top_i/kernel_bank_v2_0/inst/rst
    SLICE_X62Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.893 r  top_i/kernel_bank_v2_0/inst/kernel_array[0][7]_i_1/O
                         net (fo=398, routed)         0.277     2.170    top_i/kernel_bank_v2_0/inst/clear
    SLICE_X58Y90         FDRE                                         r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[27][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.898     0.898    top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1360, routed)        0.834     0.836    top_i/kernel_bank_v2_0/inst/clk
    SLICE_X58Y90         FDRE                                         r  top_i/kernel_bank_v2_0/inst/kernel_array_reg[27][4]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.173     1.009    
    SLICE_X58Y90         FDRE (Hold_fdre_C_R)         0.009     1.018    top_i/kernel_bank_v2_0/inst/kernel_array_reg[27][4]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  1.152    





