// Seed: 4254631006
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1
);
  logic id_2;
  type_6(
      id_0, id_0
  );
  always @(1 ? 1 : (1'd0) or id_0);
  type_7(
      id_3[1], 1
  );
  logic id_4 = 1'b0;
  assign id_3 = id_1;
endmodule
