<!doctype html>
<html lang="en" dir="ltr" class="docs-wrapper plugin-docs plugin-id-default docs-version-current docs-doc-page docs-doc-id-FPGA-IC/异步FIFO" data-has-hydrated="false">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v3.5.2">
<title data-rh="true">异步FIFO | My Site</title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:image" content="https://xalwayswill.github.io/img/docusaurus-social-card.jpg"><meta data-rh="true" name="twitter:image" content="https://xalwayswill.github.io/img/docusaurus-social-card.jpg"><meta data-rh="true" property="og:url" content="https://xalwayswill.github.io/docs/FPGA-IC/异步FIFO"><meta data-rh="true" property="og:locale" content="en"><meta data-rh="true" name="docusaurus_locale" content="en"><meta data-rh="true" name="docsearch:language" content="en"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="异步FIFO | My Site"><meta data-rh="true" name="description" content="Reference"><meta data-rh="true" property="og:description" content="Reference"><link data-rh="true" rel="icon" href="/img/favicon.ico"><link data-rh="true" rel="canonical" href="https://xalwayswill.github.io/docs/FPGA-IC/异步FIFO"><link data-rh="true" rel="alternate" href="https://xalwayswill.github.io/docs/FPGA-IC/异步FIFO" hreflang="en"><link data-rh="true" rel="alternate" href="https://xalwayswill.github.io/docs/FPGA-IC/异步FIFO" hreflang="x-default"><link rel="alternate" type="application/rss+xml" href="/blog/rss.xml" title="My Site RSS Feed">
<link rel="alternate" type="application/atom+xml" href="/blog/atom.xml" title="My Site Atom Feed"><link rel="stylesheet" href="/assets/css/styles.ce37c9a8.css">
<script src="/assets/js/runtime~main.6fe70a30.js" defer="defer"></script>
<script src="/assets/js/main.8555064f.js" defer="defer"></script>
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){try{return new URLSearchParams(window.location.search).get("docusaurus-theme")}catch(t){}}()||function(){try{return window.localStorage.getItem("theme")}catch(t){}}();t(null!==e?e:"light")}(),function(){try{const n=new URLSearchParams(window.location.search).entries();for(var[t,e]of n)if(t.startsWith("docusaurus-data-")){var a=t.replace("docusaurus-data-","data-");document.documentElement.setAttribute(a,e)}}catch(t){}}()</script><div id="__docusaurus"><div role="region" aria-label="Skip to main content"><a class="skipToContent_fXgn" href="#__docusaurus_skipToContent_fallback">Skip to main content</a></div><nav aria-label="Main" class="navbar navbar--fixed-top"><div class="navbar__inner"><div class="navbar__items"><button aria-label="Toggle navigation bar" aria-expanded="false" class="navbar__toggle clean-btn" type="button"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/"><div class="navbar__logo"><img src="/img/logo.svg" alt="My Site Logo" class="themedComponent_mlkZ themedComponent--light_NVdE"><img src="/img/logo.svg" alt="My Site Logo" class="themedComponent_mlkZ themedComponent--dark_xIcU"></div><b class="navbar__title text--truncate">My Site</b></a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/docs/intro">Tutorial</a><a class="navbar__item navbar__link" href="/blog">Blog</a></div><div class="navbar__items navbar__items--right"><a href="https://github.com/facebook/docusaurus" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><div class="toggle_vylO colorModeToggle_DEke"><button class="clean-btn toggleButton_gllP toggleButtonDisabled_aARS" type="button" disabled="" title="Switch between dark and light mode (currently light mode)" aria-label="Switch between dark and light mode (currently light mode)" aria-live="polite"><svg viewBox="0 0 24 24" width="24" height="24" class="lightToggleIcon_pyhR"><path fill="currentColor" d="M12,9c1.65,0,3,1.35,3,3s-1.35,3-3,3s-3-1.35-3-3S10.35,9,12,9 M12,7c-2.76,0-5,2.24-5,5s2.24,5,5,5s5-2.24,5-5 S14.76,7,12,7L12,7z M2,13l2,0c0.55,0,1-0.45,1-1s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S1.45,13,2,13z M20,13l2,0c0.55,0,1-0.45,1-1 s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S19.45,13,20,13z M11,2v2c0,0.55,0.45,1,1,1s1-0.45,1-1V2c0-0.55-0.45-1-1-1S11,1.45,11,2z M11,20v2c0,0.55,0.45,1,1,1s1-0.45,1-1v-2c0-0.55-0.45-1-1-1C11.45,19,11,19.45,11,20z M5.99,4.58c-0.39-0.39-1.03-0.39-1.41,0 c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0s0.39-1.03,0-1.41L5.99,4.58z M18.36,16.95 c-0.39-0.39-1.03-0.39-1.41,0c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0c0.39-0.39,0.39-1.03,0-1.41 L18.36,16.95z M19.42,5.99c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06c-0.39,0.39-0.39,1.03,0,1.41 s1.03,0.39,1.41,0L19.42,5.99z M7.05,18.36c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06 c-0.39,0.39-0.39,1.03,0,1.41s1.03,0.39,1.41,0L7.05,18.36z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" class="darkToggleIcon_wfgR"><path fill="currentColor" d="M9.37,5.51C9.19,6.15,9.1,6.82,9.1,7.5c0,4.08,3.32,7.4,7.4,7.4c0.68,0,1.35-0.09,1.99-0.27C17.45,17.19,14.93,19,12,19 c-3.86,0-7-3.14-7-7C5,9.07,6.81,6.55,9.37,5.51z M12,3c-4.97,0-9,4.03-9,9s4.03,9,9,9s9-4.03,9-9c0-0.46-0.04-0.92-0.1-1.36 c-0.98,1.37-2.58,2.26-4.4,2.26c-2.98,0-5.4-2.42-5.4-5.4c0-1.81,0.89-3.42,2.26-4.4C12.92,3.04,12.46,3,12,3L12,3z"></path></svg></button></div><div class="navbarSearchContainer_Bca1"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div id="__docusaurus_skipToContent_fallback" class="main-wrapper mainWrapper_z2l0"><div class="docsWrapper_hBAB"><button aria-label="Scroll back to top" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docRoot_UBD9"><aside class="theme-doc-sidebar-container docSidebarContainer_YfHR"><div class="sidebarViewport_aRkj"><div class="sidebar_njMd"><nav aria-label="Docs sidebar" class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/docs/intro">Tutorial Intro</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" href="/docs/category/tutorial---basics">Tutorial - Basics</a><button aria-label="Expand sidebar category &#x27;Tutorial - Basics&#x27;" aria-expanded="false" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" href="/docs/category/tutorial---extras">Tutorial - Extras</a><button aria-label="Expand sidebar category &#x27;Tutorial - Extras&#x27;" aria-expanded="false" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" role="button" aria-expanded="true" href="/docs/FPGA-IC/8B10B编码">FPGA-IC</a></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/8B10B编码">8B10B编码</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/AHB">AHB</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/APB">APB</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/AXI4简记">AXI4简记</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/CRC生成-LFSR电路">[CRC Generator](http://outputlogic.com/)</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/Coding-style">Coding-style</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/DC简明教程">DC简明教程</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/DDR3-简记">DDR3-简记</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/DesignWire">DesignWire</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/ECC校验【转载】">ECC校验【转载】</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/FIFO设计">FIFO设计</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/FPGA内部结构">FPGA内部结构</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/High-Speed-Links-Circuits-and-Systems">High-Speed-Links-Circuits-and-Systems</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/IC设计常用文件及格式介绍">IC设计常用文件及格式介绍</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/LUT实现逻辑功能">LUT实现逻辑功能</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/PTPX">PTPX</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/QuestaSim-仿真VIVADO-IP">QuestaSim-仿真VIVADO-IP</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/RAM-三种模式">RAM-三种模式</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/Register">Register</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/SPI四种工作模式">SPI四种工作模式</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/STA">STA</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/Systen-Cache">关于CPU Cache&lt;sup&gt;[1](https://blog.csdn.net/zhangj95/article/details/81199272#fn1)&lt;/sup&gt;</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/VALID-READY-handshake">VALID-READY-handshake</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/VCS+Verdi仿真环境的设置及Makefile文件编写">简介</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/VCS-仿真-VIVADO-IP">VCS-仿真-VIVADO-IP</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/Valid-Ready打拍-TODO：自己整理下">Valid-Ready打拍-TODO：自己整理下</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/common-lib">common-lib</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/gotcha">gotcha</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/memory-compiler">memory-compiler</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/notepad++调用VIVADO语法检测工具进行verilog语法检测">notepad++调用VIVADO语法检测工具进行verilog语法检测</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/仲裁器-TODO：自己整理下">仲裁器-TODO：自己整理下</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/低功耗相关">低功耗相关</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/原型验证(Prototyping)">原型验证(Prototyping)</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/双调排序Bitonic-Sort">双调排序Bitonic-Sort</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/后端">后端</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/器件工艺相关">器件工艺相关</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/基础知识">基础知识</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/docs/FPGA-IC/异步FIFO">异步FIFO</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/总线跨4K处理">总线跨4K处理</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/直方图统计">直方图统计</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/跨时钟域(CDC)">跨时钟域(CDC)</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/门控时钟">门控时钟</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/除法运算">除法运算</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/FPGA-IC/高级ASIC芯片综合">Reference</a></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/System-Verilog/Assertion">System-Verilog</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/save this to git code reponsitories/2021-01-27">save this to git code reponsitories</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/script/CSH">script</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/work-log---arm-china/2023-08-15">work-log---arm-china</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/work-log---g/2024-09-24">work-log---g</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/功能安全/低功耗相关">功能安全</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/图像处理/3DLUT">图像处理</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/开发工具/Graphviz---绘制图形网络">开发工具</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/接口协议/CameraLink">接口协议</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/环境配置/Anaconda-配置多环境">环境配置</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/移知网课程/AMBA-APB-AHB-AXI">移知网课程</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/随笔/ImageData-sv">随笔</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/面试题目记录/为什么使用与非门而不是或非门进行逻辑面积评估？">面试题目记录</a></div></li></ul></nav></div></div></aside><main class="docMainContainer_TBSr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="Breadcrumbs"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><a aria-label="Home page" class="breadcrumbs__link" href="/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_YNFT"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">FPGA-IC</span><meta itemprop="position" content="1"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">异步FIFO</span><meta itemprop="position" content="2"></li></ul></nav><div class="tocCollapsible_ETCw theme-doc-toc-mobile tocMobile_ITEo"><button type="button" class="clean-btn tocCollapsibleButton_TO0P">On this page</button></div><div class="theme-doc-markdown markdown"><header><h1>异步FIFO</h1></header><h3 class="anchor anchorWithStickyNavbar_LWe7" id="reference">Reference<a href="#reference" class="hash-link" aria-label="Direct link to Reference" title="Direct link to Reference">​</a></h3>
<p><a href="https://blog.csdn.net/weixin_39950083/article/details/111586325" target="_blank" rel="noopener noreferrer">https://blog.csdn.net/weixin_39950083/article/details/111586325</a>
<a href="https://blog.csdn.net/icxiaoge/article/details/88925743" target="_blank" rel="noopener noreferrer">blog.csdn.net/icxiaoge/article/details/88925743</a></p>
<p><img decoding="async" loading="lazy" src="/assets/images/23495115-cae2fe5c28575936-71d33c306d26fd3ba53964154be1d316.png" width="1200" height="883" class="img_ev3q"></p>
<hr>
<div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">//BIN_TO_GRAY</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">assign wptr_gray_r[FIFO_AW:0] = (wptr_bin_w_nxt&gt;&gt;1) ^ wptr_bin_w_nxt;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">//GRAY_TO_BIN</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">always@(*) begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    for(i=FIFO_AW;i&gt;=0;i=i-1) begin: GRAY_TO_BIN</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        wptr_bin_r[i] = ^(wptr_gray_r&gt;&gt;i);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">end</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div>
<hr>
<h1>怎么约束？</h1>
<p>除了两个时钟域的set_clock_groups外还需要约束gray码的最大延时，避免各个bit之间的延时过大或者差异过大导致performance降低甚至功能出错
set_max_delay 或者 set_multicycle_path</p>
<p>Vivado 的异步FIFO SDC约束</p>
<div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">#set wr_clock          [get_clocks -of_objects [get_ports wr_clk]]</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#set rd_clock          [get_clocks -of_objects [get_ports rd_clk]]</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#set wr_clk_period     [get_property PERIOD $wr_clock]</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#set rd_clk_period     [get_property PERIOD $rd_clock]</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#set skew_value [expr {(($wr_clk_period &lt; $rd_clk_period) ? $wr_clk_period : $rd_clk_period)} ]</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain"> </span><br></span><span class="token-line" style="color:#393A34"><span class="token plain"># Set max delay on cross-clock domain path for Block/Distributed RAM-based FIFO</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">## set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].wr_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD $rd_clock]</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">## set_bus_skew -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*rd_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].wr_stg_inst/Q_reg_reg[*]] $skew_value</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">## set_max_delay -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].rd_stg_inst/Q_reg_reg[*]] -datapath_only [get_property -min PERIOD $wr_clock]</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">## set_bus_skew -from [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*wr_pntr_gc_reg[*]] -to [get_cells inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].rd_stg_inst/Q_reg_reg[*]] $skew_value</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gsckt_wrst.gic_rst.sckt_wrst_i_reg}] -to [get_cells -hierarchical -filter {NAME =~ *gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst/Q_reg_reg[0]}]</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#set_false_path -from [get_cells -hierarchical -filter {NAME =~ *gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]}] -to [get_cells -hierarchical -filter {NAME =~ *gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst/Q_reg_reg[0]}]</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div>
<h1>复位</h1>
<p>异步FIFO对于复位有要求，只复位单独一个时钟域会导致读写指针错误，以及空满标志错误，需要一起复位。
根据designware DW_fifo_2c_df 的处理方式，需要两边的复位或者init信号进行同步，
例如，clrs，clrd 两个同步复位（异步复位也可以转化为同步复位后做下述操作），保证读复位先释放，写复位再释放，为了保证读时钟域在写时钟域能够发送数据前已经提前准备好接收</p>
<ol>
<li>clr_s 拉起的时序
In this case clr_s is a single clk_s cycle, but the length of clr_s assertions are not restricted. The clearing-related signals are grouped at the bottom of the timing diagram.
When clr_s is asserted it gets synchronized at the destination domain (based on f_sync_type) which activates the clr_in_prog_d . clr_in_prog_d is useful for destination sequential logic in that it can be used to initialize circuits knowing that the source domain is not scheduled to push any data packets until the clearing sequence is complete. The event that produces the clr_in_prog_d assertion is then fed back to the source domain where it is synchronized (based on r_sync_type) to generate the clr_sync_s pulse. On the heals of the clr_sync_s pulse, the clr_in_prog_s signal gets activated. Similar to the clr_in_prog_d signal, clr_in_prog_s and/or clr_sync_s can be used to initialize source domain sequential logic since
it&#x27;s implied that no destination domain popping will be occurring until the clearing sequence is completed.
The clr_sync_s event is then sent back for synchronization in the destination domain to de-activate clr_in_prog_d and generate the clr_cmplt_d indicating to the destination domain that the source domain has been cleared and it can be in the “waiting” state for popping.
Now that the destination domain perceives that its clear sequence is done, that event is sent back to the source domain for synchronization which, in turn, de-activates clr_in_prog_s and produces a clr_cmplt_s pulse. The de-activation of clr_in_prog_s and subsequent clr_cmplt_s pulse indicates to
the source domain that the destination domain logic has been cleared and all is ready for more pushing of data.</li>
<li>clr_d 拉起的时序
The clr_d initiated clearing sequence is similar to the clr_s initiated clearing sequence with fewer synchronization feedback paths from
beginning to completion.
When clr_d is asserted it triggers the clr_in_prog_d to activate. This event then gets synchronized by the source domain (based on r_sync_type) and produces the clr_sync_s pulse and activation of clr_in_prog_s . The clr_sync_s pulse is then feedback, synchronized by the destination domain (based on f_sync_type), and de-activates the clr_in_prog_d signal. This is followed by active pulses of clr_sync_d and clr_cmplt_d . Finally, the clr_sync_d pulse is feedback to the source domain where it gets synchronized and de-activates the clr_in_prog_s signal followed by an asserted pulse of clr_cmplt_s</li>
</ol>
<h1>非2^n情况下怎么设计</h1>
<p>由于格雷码的对称性，只使用中间部分的gray码，及时从两次进行跳转（从下边界跳转到上边界）也只有最高位不同</p>
<h1>代码示例</h1>
<div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">module ASYNC_FIFO #(</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    parameter   DATA_WIDRH  =   16,</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    parameter   DATA_DEPTH  =   1024,</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    parameter   ADDR_WIDTH  =   10</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">)</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">(</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    input                           wclk,</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    input                           wrst,</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    input                           wen,</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    input   [DATA_WIDRH - 1 : 0]    wData,</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    input                           rclk,</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    input                           rrst,</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    input                           ren,</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    output  [DATA_WIDRH - 1 : 0]    rData,</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    output  reg                     full,</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    output  reg                     empty</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">reg     [DATA_WIDRH - 1 : 0]    mem     [0 : DATA_DEPTH - 1];</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire    [ADDR_WIDTH - 1 : 0]    raddr;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire    [ADDR_WIDTH - 1 : 0]    waddr;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">reg     [ADDR_WIDTH     : 0]    rptr, rptr_w1, rptr_w2;                 //编码地址比RAM地址多一位,目的是方便使用格雷码判断空满信号</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">reg     [ADDR_WIDTH     : 0]    wptr, wptr_r1, wptr_r2;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">reg     [ADDR_WIDTH     : 0]    wbin, rbin;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire    [ADDR_WIDTH     : 0]    wbinnext, rbinnext, wgraycode, rgraycode;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire                            empty_val, full_val;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">//RAM</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">assign raddr = rbin[ADDR_WIDTH - 1 : 0];</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">assign waddr = wbin[ADDR_WIDTH - 1 : 0];</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">assign rData = mem[raddr];</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">always @(posedge wclk) begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    if (wen &amp; (!full))</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        mem[waddr] &lt;= wData;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">//address generate</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">assign wbinnext = wbin + (wen &amp; (!full));</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">assign rbinnext = rbin + (ren &amp; (!empty));</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">assign wgraycode = (wbinnext &gt;&gt; 1) ^ wbinnext;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">assign rgraycode = (rbinnext &gt;&gt; 1) ^ rbinnext;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">always @(posedge wclk) begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    if (wrst) begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        {wbin, wptr} &lt;= {2*(ADDR_WIDTH+1){1&#x27;b0}};</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    else begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        {wbin, wptr} &lt;= {wbinnext, wgraycode};</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">always @(posedge rclk) begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    if (rrst) begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        {rbin, rptr} &lt;= {2*(ADDR_WIDTH+1){1&#x27;b0}};</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    else begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        {rbin, rptr} &lt;= {rbinnext, rgraycode};</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">always @(posedge wclk) begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    if (wrst) {rptr_w2, rptr_w1} &lt;= {2*(ADDR_WIDTH+1){1&#x27;b0}};</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    else {rptr_w2, rptr_w1} &lt;= {rptr_w1, rptr};</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">always @(posedge rclk) begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    if (rrst) {wptr_r2, wptr_r1} &lt;= {2*(ADDR_WIDTH+1){1&#x27;b0}};</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    else {wptr_r2, wptr_r1} &lt;= {wptr_r1, wptr};</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">//generate empty and full</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">assign empty_val = (rgraycode == wptr_r2);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">assign full_val = (wgraycode == {{~rptr_w2[ADDR_WIDTH : ADDR_WIDTH - 1]}, rptr_w2[ADDR_WIDTH - 2 : 0]});</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">always @(posedge wclk) begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    if (wrst) full &lt;= 1&#x27;b0;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    else full &lt;= full_val;   // the timing of full and empty is right</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">always @(posedge rclk) begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    if (rrst) empty &lt;= 1&#x27;b1;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    else empty &lt;= empty_val;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">endmodule</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">module ASYN_FIFO_tb (</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">parameter   CLK_PERIOD  =   10;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">parameter   RESET_HOLD  =   30;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">parameter   DATA_WIDTH  =   16;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">parameter   DATA_DEPTH  =   1024;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">parameter   ADDR_WIDTH  =   10;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">reg                             wclk;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">reg                             rclk;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">reg                             wrst;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire                            wen;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">reg                             rrst;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">reg                             ren;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">reg     [DATA_WIDTH - 1 : 0]    iData   =   0;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire    [DATA_WIDTH - 1 : 0]    oData;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire                            full;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">wire                            empty;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">initial begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    rrst = 1;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    wrst = 1;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    # RESET_HOLD;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    rrst = 0;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    wrst = 0;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">always begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    wclk = 0;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    #(CLK_PERIOD/2);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    wclk = 1;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    #(CLK_PERIOD/2);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">always begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    rclk = 0;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    #(CLK_PERIOD);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    rclk = 1;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    #(CLK_PERIOD);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">always @(posedge wclk) begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    if (wrst) begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        ren &lt;= 0;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    else begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        ren &lt;= ($random % 2);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">always @(posedge wclk) begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    if (wrst) begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        iData &lt;= 16&#x27;d0;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    else if (full) begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        iData &lt;= iData;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    else begin</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        iData &lt;= iData + 1&#x27;b1;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">end</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">assign wen = (!full);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">ASYN_FIFO #(</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    .DATA_WIDRH(16  ),</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    .DATA_DEPTH(1024),</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    .ADDR_WIDTH(10  )</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">)</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">FIFO(</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    .wclk   (wclk   ),</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    .wrst   (wrst   ),</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    .wen    (wen    ),</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    .wData  (iData  ),</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    .rclk   (rclk   ),</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    .rrst   (rrst   ),</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    .ren    (ren    ),</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    .rData  (oData  ),</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    .full   (full   ),</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    .empty  (empty  )</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">endmodule</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div></div><footer class="theme-doc-footer docusaurus-mt-lg"><div class="row margin-top--sm theme-doc-footer-edit-meta-row"><div class="col"><a href="https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/FPGA-IC/异步FIFO.md" target="_blank" rel="noopener noreferrer" class="theme-edit-this-page"><svg fill="currentColor" height="20" width="20" viewBox="0 0 40 40" class="iconEdit_Z9Sw" aria-hidden="true"><g><path d="m34.5 11.7l-3 3.1-6.3-6.3 3.1-3q0.5-0.5 1.2-0.5t1.1 0.5l3.9 3.9q0.5 0.4 0.5 1.1t-0.5 1.2z m-29.5 17.1l18.4-18.5 6.3 6.3-18.4 18.4h-6.3v-6.2z"></path></g></svg>Edit this page</a></div><div class="col lastUpdated_JAkA"></div></div></footer></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="Docs pages"><a class="pagination-nav__link pagination-nav__link--prev" href="/docs/FPGA-IC/基础知识"><div class="pagination-nav__sublabel">Previous</div><div class="pagination-nav__label">基础知识</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/docs/FPGA-IC/总线跨4K处理"><div class="pagination-nav__sublabel">Next</div><div class="pagination-nav__label">总线跨4K处理</div></a></nav></div></div><div class="col col--3"><div class="tableOfContents_bqdL thin-scrollbar theme-doc-toc-desktop"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#reference" class="table-of-contents__link toc-highlight">Reference</a></li></ul></div></div></div></div></main></div></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="col footer__col"><div class="footer__title">Docs</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/docs/intro">Tutorial</a></li></ul></div><div class="col footer__col"><div class="footer__title">Community</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://stackoverflow.com/questions/tagged/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">Stack Overflow<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a href="https://discordapp.com/invite/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">Discord<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a href="https://twitter.com/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">Twitter<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div><div class="col footer__col"><div class="footer__title">More</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/blog">Blog</a></li><li class="footer__item"><a href="https://github.com/facebook/docusaurus" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">Copyright © 2024 My Project, Inc. Built with Docusaurus.</div></div></div></footer></div>
</body>
</html>