#
# ASC8850A
# DDR3
# EVM
#

CONFIG_V3 = 1

##### Configuration Version #####
CONFIG_VERSION = 0x13011101

##### DDR Data Training #####
#CONFIG_PUB_BUILTIN_TRAINING = y

##### DDR_TYPE #####
# values:
#	DDR2
#	DDR3
CONFIG_DDR_TYPE = DDR3

##### 2Gb DDR Capacity #####
# internal banks
CFG_BANK_NUM = BANKS_8
# row address bit width
CFG_ROW_WIDTH = 14
# column address bit width
CFG_COl_WIDTH = 10

#CONFIG_SYSTEM_DDR = 0
#CONFIG_DDR_PORT_0 = 0

##### Write ODT #####
# values:
#	20/30/40/60/120 ohm
#CONFIG_WRITE_ODT = 0

##### Timing Parameters ######
CFG_T_MOD = 12
CFG_T_WTR = 4
CFG_T_RTP = 4
CFG_1_T_RTP = 5
CFG_T_RCD = 6
CFG_T_RRD = 4
CFG_T_MRD = 4
CFG_T_RP = 6
CFG_T_RFC = 64
CFG_T_FAW = 0
CFG_T_RC = 20
CFG_T_RAS = 15
CFG_T_IDLE = 68
CFG_T_REF_NORMAL = 0xC30
CFG_T_REF_EXTENDED = 0x618
CFG_T_DLLRST = 782
CFG_T_PWRON = 80000
CFG_MR0_T_WR = 0x6
CFG_CL = 6
CFG_0_CL = 6
CFG_1_CL = 7
CFG_CWL = 5
CFG_DTPR_T_DLLK = 0x200
CFG_DTPR_T_CKE = 0x4
CFG_DTPR_T_XP = 0xA
CFG_DTPR_T_XS = 0x200


##### CFG_BYP_PUB_EN #####
# Bypass or through PUB
# values:
#	THROUGH_PUB
#	BYPASS_PUB
CFG_BYP_PUB_EN = BYPASS_PUB
CFG_MPR = 1
# disable VT drift PHY update
CFG_PUREN = 0

# disable these delay VT compensations
CFG_WLLVT = 0
CFG_WDLVT = 1
CFG_RDLVT = 0
CFG_RGLVT = 0
CFG_RDBVT = 0
CFG_WDBVT = 0

# Enable Controller-initiate PHY updates mechanism
CFG_MCI_IOPHY_UPDATE_EN = 1

CFG_MON_CLK_1 = 0x12
