# Benchmark "control_merge_dataless" written by ABC on Sat Oct 19 00:54:27 2024
.model control_merge_dataless
.inputs clk rst ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] \
 ins_valid[4] ins_valid[5] ins_valid[6] ins_valid[7] ins_valid[8] \
 ins_valid[9] ins_valid[10] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] ins_ready[7] ins_ready[8] ins_ready[9] \
 ins_ready[10] outs_valid index[0] index[1] index[2] index_valid

.latch        n64 fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n69 fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n74 tehb.dataReg[0]  0
.latch        n79 tehb.dataReg[1]  0
.latch        n84 tehb.dataReg[2]  0
.latch        n89 tehb.control.fullReg  0

.names ins_valid[8] ins_valid[9] new_n50
00 1
.names ins_valid[10] new_n50 new_n51
01 1
.names ins_valid[4] ins_valid[5] new_n52
00 1
.names ins_valid[6] ins_valid[7] new_n53
00 1
.names new_n52 new_n53 new_n54
11 1
.names ins_valid[2] ins_valid[3] new_n55
00 1
.names ins_valid[0] ins_valid[1] new_n56
00 1
.names new_n55 new_n56 new_n57
11 1
.names new_n51 new_n57 new_n58
11 1
.names new_n54 new_n58 new_n59
11 1
.names tehb.control.fullReg new_n59 new_n60
01 1
.names fork_dataless.regBlock[0].regblock.transmitValue new_n60 outs_valid
10 1
.names tehb.dataReg[0] tehb.control.fullReg new_n62
11 1
.names ins_valid[1] ins_valid[2] new_n63
10 1
.names ins_valid[3] new_n63 new_n64_1
00 1
.names ins_valid[4] new_n64_1 new_n65
00 1
.names ins_valid[5] new_n65 new_n66
00 1
.names ins_valid[6] new_n66 new_n67
00 1
.names ins_valid[7] new_n67 new_n68
00 1
.names ins_valid[8] new_n68 new_n69_1
00 1
.names ins_valid[9] new_n69_1 new_n70
00 1
.names ins_valid[10] new_n70 new_n71
00 1
.names tehb.control.fullReg new_n71 new_n72
01 1
.names new_n62 new_n72 index[0]
00 0
.names tehb.dataReg[1] tehb.control.fullReg new_n74_1
11 1
.names new_n52 new_n55 new_n75
10 1
.names new_n53 new_n75 new_n76
10 1
.names new_n50 new_n76 new_n77
10 1
.names ins_valid[10] new_n77 new_n78
00 1
.names tehb.control.fullReg new_n78 new_n79_1
00 1
.names new_n74_1 new_n79_1 index[1]
00 0
.names tehb.dataReg[2] tehb.control.fullReg new_n81
11 1
.names new_n51 new_n54 new_n82
10 1
.names tehb.control.fullReg new_n82 new_n83
01 1
.names new_n81 new_n83 index[2]
00 0
.names fork_dataless.regBlock[1].regblock.transmitValue new_n60 index_valid
10 1
.names outs_ready fork_dataless.regBlock[0].regblock.transmitValue new_n86
01 1
.names index_ready fork_dataless.regBlock[1].regblock.transmitValue new_n87
01 1
.names new_n86 new_n87 new_n88
00 1
.names rst new_n88 new_n89_1
00 1
.names new_n60 new_n89_1 n89
01 1
.names new_n86 n89 n64
01 0
.names new_n87 n89 n69
01 0
.names tehb.control.fullReg new_n88 new_n93
00 1
.names new_n59 new_n93 new_n94
01 1
.names tehb.dataReg[0] new_n94 new_n95
10 1
.names new_n71 new_n94 new_n96
11 1
.names new_n95 new_n96 new_n97
00 1
.names rst new_n97 n74
00 1
.names tehb.dataReg[1] new_n94 new_n99
10 1
.names new_n78 new_n94 new_n100
01 1
.names new_n99 new_n100 new_n101
00 1
.names rst new_n101 n79
00 1
.names tehb.dataReg[2] new_n94 new_n103
10 1
.names new_n82 new_n94 new_n104
11 1
.names new_n103 new_n104 new_n105
00 1
.names rst new_n105 n84
00 1
.names tehb.control.fullReg ins_ready[0]
0 1
.names ins_ready[0] ins_ready[1]
1 1
.names ins_ready[0] ins_ready[2]
1 1
.names ins_ready[0] ins_ready[3]
1 1
.names ins_ready[0] ins_ready[4]
1 1
.names ins_ready[0] ins_ready[5]
1 1
.names ins_ready[0] ins_ready[6]
1 1
.names ins_ready[0] ins_ready[7]
1 1
.names ins_ready[0] ins_ready[8]
1 1
.names ins_ready[0] ins_ready[9]
1 1
.names ins_ready[0] ins_ready[10]
1 1
.end
