# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
RT_TCL_PATH=/opt/Xilinx/Vitis/2020.2/scripts/rt/base_tcl/tcl
LD_LIBRARY_PATH=/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o:/opt/xilinx/xrt/lib::/opt/Xilinx/Vitis/2020.2/bin/../lnx64/tools/dot/lib
XILINX_VITIS=/opt/Xilinx/Vitis/2020.2
LC_MEASUREMENT=en_DK.UTF-8
SSH_CONNECTION=129.132.186.91 56776 10.1.212.110 22
LC_PAPER=en_DK.UTF-8
XILINX_DSP=
RDI_PATCHROOT=
RT_LIBPATH=/opt/Xilinx/Vitis/2020.2/scripts/rt/data
LANG=C.UTF-8
RDI_INSTALLROOT=/opt/Xilinx
OLDPWD=/opt/Xilinx/Vitis/2020.2/bin
RDI_PREPEND_PATH=/opt/Xilinx/Vitis/2020.2/bin
MAKE_TERMOUT=/dev/pts/28
MFLAGS=-s
XILINX_XRT=/opt/xilinx/xrt
XILINX_VIVADO=/opt/Xilinx/Vivado/2020.2
XILINX_SDK=/opt/Xilinx/Vitis/2020.2
XILINX_PLANAHEAD=/opt/Xilinx/Vitis/2020.2
USER=jscheerer
XILINXD_LICENSE_FILE=/opt/Xilinx/Xilinx.lic
LC_COLLATE=C
RDI_BASEROOT=/opt/Xilinx/Vitis
RDI_INSTALLVER=2020.2
RDI_JAVA_VERSION=9.0.4
PWD=/home/jscheerer/matrix-profile-hls/build_sw
XILINX_HLS=/opt/Xilinx/Vitis_HLS/2020.2
HOME=/home/jscheerer
LC_CTYPE=C.UTF-8
LC_TERMINAL=iTerm2
SSH_CLIENT=129.132.186.91 56776 22
XCL_EMULATION_MODE=sw_emu
TCL_LIBRARY=/opt/Xilinx/Vitis/2020.2/tps/tcl/tcl8.5
XIL_CHECK_TCL_DEBUG=False
XILINX_VIVADO_HLS=/opt/Xilinx/Vivado/2020.2
KRB5CCNAME=FILE:/tmp/krb5cc_547207_pruOGx
LC_TERMINAL_VERSION=3.4.8
RDI_APPROOT=/opt/Xilinx/Vitis/2020.2
_RDI_DONT_SET_XILINX_AS_PATH=True
MYVIVADO=
RDI_TPS_ROOT=/opt/Xilinx/Vivado/2020.2/tps/lnx64
RDI_BUILD=yes
ISL_IOSTREAMS_RSA=/opt/Xilinx/Vitis/2020.2/tps/isl
LIBRARY_PATH=/usr/lib/x86_64-linux-gnu
RDI_PLATFORM=lnx64
RDI_BINROOT=/opt/Xilinx/Vitis/2020.2/bin
RDI_PROG=/opt/Xilinx/Vitis/2020.2/bin/unwrapped/lnx64.o/v++
HDIPRELDPATH=/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o:/opt/xilinx/xrt/lib::/opt/Xilinx/Vitis/2020.2/bin/../lnx64/tools/dot/lib
RDI_DATADIR=/opt/Xilinx/Vitis/2020.2/data
SYNTH_COMMON=/opt/Xilinx/Vitis/2020.2/scripts/rt/data
SSH_TTY=/dev/pts/28
MAIL=/var/mail/jscheerer
TERM=xterm-256color
SHELL=/bin/bash
MAKELEVEL=4
HDI_APPROOT=/opt/Xilinx/Vitis/2020.2
SHLVL=3
PYTHONPATH=/opt/xilinx/xrt/python:
MAKE_TERMERR=/dev/pts/28
XIL_NO_OVERRIDE=0
RDI_OPT_EXT=.o
LOGNAME=jscheerer
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
PATH=/opt/Xilinx/Vivado/2020.2/tps/lnx64/binutils-2.26/bin:/opt/Xilinx/Vitis/2020.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2020.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/Xilinx/Vitis/2020.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vivado/2020.2/tps/lnx64/gcc-6.2.0/bin:/opt/Xilinx/Vivado/2020.2/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2020.2/bin:/opt/Xilinx/Vivado/2020.2/bin:/opt/xilinx/xrt/bin:/opt/Xilinx/Vitis_HLS/2020.2/bin:/opt/Xilinx/Model_Composer/2020.2/bin:/opt/Xilinx/Vitis/2020.2/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2020.2/gnu/arm/lin/bin:/opt/Xilinx/Vitis/2020.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/Xilinx/Vitis/2020.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vitis/2020.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2020.2/gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2020.2/gnu/aarch64/lin/aarch64-none/bin:/opt/Xilinx/Vitis/2020.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2020.2/tps/lnx64/cmake-3.3.2/bin:/opt/Xilinx/Vitis/2020.2/aietools/bin:/opt/Xilinx/DocNav:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/opt/spark/bin:/opt/spark/sbin:/home/jscheerer/bin
RDI_JAVA_PLATFORM=
MAKEFLAGS=s
HDI_PROCESSOR=x86_64
RDI_LIBDIR=/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o
LC_TIME=en_DK.UTF-8
_=/opt/Xilinx/Vitis/2020.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=42299
XILINX_CD_SESSION=cf8fa744-6898-4f7a-8a4d-e62423d067d8
XILINX_RS_PORT=40901
XILINX_RS_SESSION=3ac75bbb-68c6-40b9-a86e-498c24d7893e


V++ command line:
------------------------------------------
/opt/Xilinx/Vitis/2020.2/bin/unwrapped/lnx64.o/v++ --target sw_emu --link --config /home/jscheerer/matrix-profile-hls/build_sw/config/common-config.cfg --config /home/jscheerer/matrix-profile-hls/build_sw/config/link-config.cfg -O3 -o/home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernel.xclbin /home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernelTLF.xo 

FINAL PROGRAM OPTIONS
--advanced.misc solution_name=link
--advanced.param compiler.addOutputTypes=sd_card
--config /home/jscheerer/matrix-profile-hls/build_sw/config/common-config.cfg
--config /home/jscheerer/matrix-profile-hls/build_sw/config/link-config.cfg
--connectivity.nk MatrixProfileKernelTLF:1:MatrixProfileKernelTLF_1
--connectivity.sp MatrixProfileKernelTLF_1.m_axi_gmem0:bank0
--connectivity.sp MatrixProfileKernelTLF_1.m_axi_gmem1:bank0
--connectivity.sp MatrixProfileKernelTLF_1.m_axi_gmem2:bank1
--debug
--input_files /home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernelTLF.xo
--link
--log_dir MatrixProfileKernel.build/logs
--messageDb MatrixProfileKernel.mdb
--optimize 3
--output /home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernel.xclbin
--platform xilinx_u250_gen3x16_xdma_3_1_202020_1
--remote_ip_cache /u/home/scheerer/workspace/ip_cache
--report_dir MatrixProfileKernel.build/reports
--report_level 0
--save-temps
--target sw_emu
--temp_dir MatrixProfileKernel.build

PARSED COMMAND LINE OPTIONS
--target sw_emu 
--link 
--config /home/jscheerer/matrix-profile-hls/build_sw/config/common-config.cfg 
--config /home/jscheerer/matrix-profile-hls/build_sw/config/link-config.cfg 
-O3 
-o/home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernel.xclbin 
/home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernelTLF.xo 

PARSED CONFIG FILE (1) OPTIONS
file: /home/jscheerer/matrix-profile-hls/build_sw/config/common-config.cfg
platform xilinx_u250_gen3x16_xdma_3_1_202020_1 
save-temps 1 

PARSED CONFIG FILE (2) OPTIONS
file: /home/jscheerer/matrix-profile-hls/build_sw/config/link-config.cfg
debug 1 
messageDb MatrixProfileKernel.mdb 
temp_dir MatrixProfileKernel.build 
report_dir MatrixProfileKernel.build/reports 
log_dir MatrixProfileKernel.build/logs 
remote_ip_cache /u/home/scheerer/workspace/ip_cache 
advanced.misc solution_name=link 
advanced.param compiler.addOutputTypes=sd_card 
connectivity.nk MatrixProfileKernelTLF:1:MatrixProfileKernelTLF_1 
connectivity.sp MatrixProfileKernelTLF_1.m_axi_gmem0:bank0 
connectivity.sp MatrixProfileKernelTLF_1.m_axi_gmem1:bank0 
connectivity.sp MatrixProfileKernelTLF_1.m_axi_gmem2:bank1 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "vivado_prop:run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}" --xp vivado_prop:run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --xp vivado_prop:run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_3_1_202020_1/xilinx_u250_gen3x16_xdma_3_1_202020_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 19 Jul 2021 17:49:31
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 19 Jul 2021 17:49:31
output: /home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernel.build/link/int/MatrixProfileKernel.xml
------------------------------------------
V++ internal step: running regiongen
timestamp: 19 Jul 2021 17:49:31
launch dir: /home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernel.build/link/int
cmd: /opt/Xilinx/Vitis/2020.2/bin/../runtime/bin/regiongen_new -v -m /home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernel.build/link/int/MatrixProfileKernel.xml -t alg -o xcl_top
V++ internal step status: success
------------------------------------------
V++ internal step: running gcc to generate obj files for kernel source
timestamp: 19 Jul 2021 17:49:33
launch dir: /home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernel.build/link/int/MatrixProfileKernelTLF
cmd: /opt/Xilinx/Vivado/2020.2/tps/lnx64/gcc-6.2.0/bin/gcc -I . -I /opt/Xilinx/Vitis_HLS/2020.2/bin/../include -I /opt/Xilinx/Vitis_HLS/2020.2/bin/../lnx64/tools/auto_cc/include -I /opt/Xilinx/Vitis_HLS/2020.2/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2020.2/bin/../common/technology/autopilot/opencl -I /usr/include/x86_64-linux-gnu -std=c++14 -g -I /home/jscheerer/matrix-profile-hls/build_sw -I /home/jscheerer/matrix-profile-hls/kernel -I /home/jscheerer/matrix-profile-hls/include -g -fPIC -g -c -DHLS_STREAM_THREAD_SAFE -MD -MT obj/MatrixProfileKernelStreamless.o -MP -MF obj/MatrixProfileKernelStreamless.Cd /home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernel.build/link/int/xo/MatrixProfileKernelTLF/MatrixProfileKernelTLF/cpu_sources/MatrixProfileKernelStreamless.cpp -o obj/MatrixProfileKernelStreamless.o
V++ internal step status: success
------------------------------------------
V++ internal step: running ar to generate .csim_cu.a
timestamp: 19 Jul 2021 17:49:37
launch dir: /home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernel.build/link/int/MatrixProfileKernelTLF
cmd: /opt/Xilinx/Vivado/2020.2/tps/lnx64/binutils-2.26/bin/ar -cr /home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernel.build/link/int/MatrixProfileKernelTLF/MatrixProfileKernelTLF.csim_cu.a /home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernel.build/link/int/MatrixProfileKernelTLF/obj/MatrixProfileKernelStreamless.o
V++ internal step status: success
------------------------------------------
V++ internal step: compiling xcl_top.cpp to obj/xcl_top.o
timestamp: 19 Jul 2021 17:49:37
launch dir: /home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernel.build/link/int
cmd: /usr/bin/env PATH=/usr/bin:/bin g++ -I . -I /opt/Xilinx/Vitis_HLS/2020.2/bin/../include -I /opt/Xilinx/Vitis_HLS/2020.2/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2020.2/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2020.2/bin/../data/emulation/include -I /opt/Xilinx/Vitis_HLS/2020.2/bin/../lnx64/tools/auto_cc/include -fPIC -g -DHLS_STREAM_THREAD_SAFE -std=c++14 -fpermissive -c -MD -MT obj/xcl_top.o -MP -MF obj/xcl_top.CXXd xcl_top.cpp -o obj/xcl_top.o
V++ internal step status: success
------------------------------------------
V++ internal step: running g++ to generate .so
timestamp: 19 Jul 2021 17:49:38
launch dir: /home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernel.build/link/int
cmd: /usr/bin/env PATH=/usr/bin:/bin g++ -fPIC -DHLS_STREAM_THREAD_SAFE -std=c++14 -Wall -shared -Wl,--whole-archive,-soname,MatrixProfileKernel.so -o MatrixProfileKernel.so MatrixProfileKernelTLF/MatrixProfileKernelTLF.csim_cu.a obj/xcl_top.o -Wl,--no-whole-archive -Wl,--as-needed -L /opt/Xilinx/Vitis_HLS/2020.2/bin/../lib/lnx64.o -lhlsmathsim -L /opt/Xilinx/Vitis_HLS/2020.2/bin/../lnx64/tools/fpo_v7_0 -lgmp -lmpfr -lIp_floating_point_v7_0_bitacc_cmodel -Wl,-rpath,/opt/Xilinx/Vitis_HLS/2020.2/bin/../lnx64/tools/fpo_v7_0 -L /opt/Xilinx/Vitis_HLS/2020.2/bin/../lnx64/tools/fft_v9_1 -lIp_xfft_v9_1_bitacc_cmodel -L /opt/Xilinx/Vitis_HLS/2020.2/bin/../lnx64/tools/fir_v7_0 -lgmp -lIp_fir_compiler_v7_2_bitacc_cmodel -L /opt/Xilinx/Vitis_HLS/2020.2/bin/../lnx64/lib/csim -lhlsmc++-GCC46 -L /opt/Xilinx/Vivado/2020.2/tps/lnx64/gcc-6.2.0/bin/../lib/gcc/x86_64-pc-linux-gnu/6.2.0/ -lgcov
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to generate xclbin
timestamp: 19 Jul 2021 17:49:38
launch dir: /home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernel.build/link/int
cmd: /opt/Xilinx/Vitis/2020.2/bin/xclbinutil --add-section BITSTREAM:RAW:/home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernel.build/link/int/MatrixProfileKernel.so --force --target sw_emu --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernel.build/link/int/MatrixProfileKernel_xml.rtd --add-section BUILD_METADATA:JSON:/home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernel.build/link/int/MatrixProfileKernel_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernel.build/link/int/MatrixProfileKernel.xml --add-section DEBUG_DATA:RAW:/dev/null --output /home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernel.xclbin
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to generate xclbin info
timestamp: 19 Jul 2021 17:49:38
launch dir: /home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernel.build/link/int
cmd: /opt/Xilinx/Vitis/2020.2/bin/xclbinutil --quiet --info --input /home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernel.xclbin
V++ internal step status: success
------------------------------------------
sw emulation completed
timestamp: 19 Jul 2021 17:49:38
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 19 Jul 2021 17:49:38
output: /home/jscheerer/matrix-profile-hls/build_sw/MatrixProfileKernel.build/reports/link/system_estimate_MatrixProfileKernel.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 19 Jul 2021 17:49:38
