Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Tue Aug 16 14:02:05 2022
| Host             : LAPTOP-4KAH9RNQ running 64-bit major release  (build 9200)
| Command          : report_power -file GTH_exdes_power_routed.rpt -pb GTH_exdes_power_summary_routed.pb -rpx GTH_exdes_power_routed.rpx
| Design           : GTH_exdes
| Device           : xc7vx690tffg1761-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.044        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.621        |
| Device Static (W)        | 0.423        |
| Total Off-Chip Power (W) | 0.440        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 81.5         |
| Junction Temperature (C) | 28.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.211 |       59 |       --- |             --- |
| Slice Logic              |     0.080 |   105856 |       --- |             --- |
|   LUT as Logic           |     0.064 |    36014 |    433200 |            8.31 |
|   Register               |     0.006 |    46106 |    866400 |            5.32 |
|   CARRY4                 |     0.006 |     2095 |    108300 |            1.93 |
|   LUT as Shift Register  |     0.003 |     1456 |    174200 |            0.84 |
|   F7/F8 Muxes            |     0.001 |     5301 |    433200 |            1.22 |
|   LUT as Distributed RAM |    <0.001 |     1388 |    174200 |            0.80 |
|   Others                 |     0.000 |     3889 |       --- |             --- |
| Signals                  |     0.112 |    79798 |       --- |             --- |
| Block RAM                |     0.129 |    469.5 |      1470 |           31.94 |
| MMCM                     |     0.086 |        1 |        20 |            5.00 |
| PLL                      |     0.231 |        2 |        20 |           10.00 |
| DSPs                     |     0.022 |       32 |      3600 |            0.89 |
| I/O                      |     1.033 |      122 |       850 |           14.35 |
| GTH                      |     0.395 |        2 |       --- |             --- |
| PHASER                   |     0.317 |       44 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.423 |          |           |                 |
| Total                    |     3.044 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.909 |       0.682 |      0.227 |
| Vccaux    |       1.800 |     0.559 |       0.505 |      0.054 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.031 |       0.030 |      0.001 |
| Vcco15    |       1.500 |     0.693 |       0.692 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.032 |       0.010 |      0.022 |
| MGTAVcc   |       1.000 |     0.275 |       0.246 |      0.029 |
| MGTAVtt   |       1.200 |     0.106 |       0.098 |      0.008 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                         | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| GTH_support_i/GTH_init_i/inst/GTH_i/gt0_GTH_i/gthe2_i/TXOUTCLK                                                                                            | GTH_support_i/GTH_init_i/inst/GTH_i/gt0_GTH_i/gt0_txoutclk_out                                                                                                                                                                 |            10.0 |
| GTH_support_i/GTH_init_i/inst/GTH_i/gt0_GTH_i/gthe2_i/TXOUTCLK                                                                                            | GTH_support_i/gt_usrclk_source/GT0_TXUSRCLK_OUT                                                                                                                                                                                |            10.0 |
| clk                                                                                                                                                       | clk                                                                                                                                                                                                                            |             5.0 |
| clk_out1_CLK_RD                                                                                                                                           | UU1_Sdata_in/TT0/inst/clk_out1_CLK_RD                                                                                                                                                                                          |            12.5 |
| clk_out2_CLK_RD                                                                                                                                           | UU1_Sdata_in/TT0/inst/clk_out2_CLK_RD                                                                                                                                                                                          |             5.0 |
| clk_pll_i                                                                                                                                                 | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |            12.5 |
| clkfbout_CLK_RD                                                                                                                                           | UU1_Sdata_in/TT0/inst/clkfbout_CLK_RD                                                                                                                                                                                          |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                           |            33.0 |
| drpclk_in_i                                                                                                                                               | DRP_CLK_IN_P                                                                                                                                                                                                                   |            10.0 |
| freq_refclk                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.6 |
| iserdes_clkdiv                                                                                                                                            | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            12.5 |
| iserdes_clkdiv_1                                                                                                                                          | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |            12.5 |
| iserdes_clkdiv_2                                                                                                                                          | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            12.5 |
| iserdes_clkdiv_3                                                                                                                                          | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |            12.5 |
| iserdes_clkdiv_4                                                                                                                                          | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            12.5 |
| iserdes_clkdiv_5                                                                                                                                          | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |            12.5 |
| iserdes_clkdiv_6                                                                                                                                          | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            12.5 |
| iserdes_clkdiv_7                                                                                                                                          | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |            12.5 |
| mem_refclk                                                                                                                                                | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             3.1 |
| oserdes_clk                                                                                                                                               | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             3.1 |
| oserdes_clk_1                                                                                                                                             | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             3.1 |
| oserdes_clk_10                                                                                                                                            | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             3.1 |
| oserdes_clk_2                                                                                                                                             | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             3.1 |
| oserdes_clk_3                                                                                                                                             | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             3.1 |
| oserdes_clk_4                                                                                                                                             | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             3.1 |
| oserdes_clk_5                                                                                                                                             | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             3.1 |
| oserdes_clk_6                                                                                                                                             | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             3.1 |
| oserdes_clk_7                                                                                                                                             | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             3.1 |
| oserdes_clk_8                                                                                                                                             | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             3.1 |
| oserdes_clk_9                                                                                                                                             | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             3.1 |
| oserdes_clkdiv                                                                                                                                            | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             6.3 |
| oserdes_clkdiv_1                                                                                                                                          | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             6.3 |
| oserdes_clkdiv_10                                                                                                                                         | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             6.3 |
| oserdes_clkdiv_2                                                                                                                                          | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             6.3 |
| oserdes_clkdiv_3                                                                                                                                          | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             6.3 |
| oserdes_clkdiv_4                                                                                                                                          | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            12.5 |
| oserdes_clkdiv_5                                                                                                                                          | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |            12.5 |
| oserdes_clkdiv_6                                                                                                                                          | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |            12.5 |
| oserdes_clkdiv_7                                                                                                                                          | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             6.3 |
| oserdes_clkdiv_8                                                                                                                                          | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             6.3 |
| oserdes_clkdiv_9                                                                                                                                          | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             6.3 |
| pll_clk3_out                                                                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |            12.5 |
| pll_clkfbout                                                                                                                                              | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |            12.5 |
| sync_pulse                                                                                                                                                | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            50.0 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | UU2/u_ddr3_v2/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.1 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                  | Power (W) |
+-------------------------------------------------------------------------------------------------------+-----------+
| GTH_exdes                                                                                             |     2.621 |
|   GTH_support_i                                                                                       |     0.408 |
|     GTH_init_i                                                                                        |     0.407 |
|       inst                                                                                            |     0.407 |
|         GTH_i                                                                                         |     0.400 |
|           cpll_railing0_i                                                                             |     0.001 |
|           gt0_GTH_i                                                                                   |     0.199 |
|             gtrxreset_seq_i                                                                           |    <0.001 |
|               sync0_RXPMARESETDONE                                                                    |    <0.001 |
|             rxpmarst_seq_i                                                                            |    <0.001 |
|               sync_RXPMARESETDONE                                                                     |    <0.001 |
|           gt1_GTH_i                                                                                   |     0.199 |
|             gtrxreset_seq_i                                                                           |    <0.001 |
|               sync0_RXPMARESETDONE                                                                    |    <0.001 |
|             rxpmarst_seq_i                                                                            |    <0.001 |
|               sync_RXPMARESETDONE                                                                     |    <0.001 |
|         gt0_rxresetfsm_i                                                                              |     0.002 |
|           sync_RXRESETDONE                                                                            |    <0.001 |
|           sync_cplllock                                                                               |    <0.001 |
|           sync_data_valid                                                                             |    <0.001 |
|           sync_mmcm_lock_reclocked                                                                    |    <0.001 |
|           sync_run_phase_alignment_int                                                                |    <0.001 |
|           sync_rx_fsm_reset_done_int                                                                  |    <0.001 |
|           sync_time_out_wait_bypass                                                                   |    <0.001 |
|         gt0_txresetfsm_i                                                                              |     0.002 |
|           sync_TXRESETDONE                                                                            |    <0.001 |
|           sync_cplllock                                                                               |    <0.001 |
|           sync_mmcm_lock_reclocked                                                                    |    <0.001 |
|           sync_run_phase_alignment_int                                                                |    <0.001 |
|           sync_time_out_wait_bypass                                                                   |    <0.001 |
|           sync_tx_fsm_reset_done_int                                                                  |    <0.001 |
|         gt1_rxresetfsm_i                                                                              |     0.002 |
|           sync_RXRESETDONE                                                                            |    <0.001 |
|           sync_cplllock                                                                               |    <0.001 |
|           sync_data_valid                                                                             |    <0.001 |
|           sync_mmcm_lock_reclocked                                                                    |    <0.001 |
|           sync_run_phase_alignment_int                                                                |    <0.001 |
|           sync_rx_fsm_reset_done_int                                                                  |    <0.001 |
|           sync_time_out_wait_bypass                                                                   |    <0.001 |
|         gt1_txresetfsm_i                                                                              |     0.002 |
|           sync_TXRESETDONE                                                                            |    <0.001 |
|           sync_cplllock                                                                               |    <0.001 |
|           sync_mmcm_lock_reclocked                                                                    |    <0.001 |
|           sync_run_phase_alignment_int                                                                |    <0.001 |
|           sync_time_out_wait_bypass                                                                   |    <0.001 |
|           sync_tx_fsm_reset_done_int                                                                  |    <0.001 |
|     common0_i                                                                                         |    <0.001 |
|     gt_usrclk_source                                                                                  |    <0.001 |
|   ILA0                                                                                                |     0.009 |
|     inst                                                                                              |     0.009 |
|       ila_core_inst                                                                                   |     0.009 |
|         ila_trace_memory_inst                                                                         |     0.003 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                    |     0.003 |
|             inst_blk_mem_gen                                                                          |     0.003 |
|               gnbram.gnativebmg.native_blk_mem_gen                                                    |     0.003 |
|                 valid.cstr                                                                            |     0.003 |
|                   ramloop[0].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[1].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[2].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[3].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[4].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|                   ramloop[5].ram.r                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                   |    <0.001 |
|         u_ila_cap_ctrl                                                                                |    <0.001 |
|           U_CDONE                                                                                     |    <0.001 |
|           U_NS0                                                                                       |    <0.001 |
|           U_NS1                                                                                       |    <0.001 |
|           u_cap_addrgen                                                                               |    <0.001 |
|             U_CMPRESET                                                                                |    <0.001 |
|             u_cap_sample_counter                                                                      |    <0.001 |
|               U_SCE                                                                                   |    <0.001 |
|               U_SCMPCE                                                                                |    <0.001 |
|               U_SCRST                                                                                 |    <0.001 |
|               u_scnt_cmp                                                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                   DUT                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|             u_cap_window_counter                                                                      |    <0.001 |
|               U_WCE                                                                                   |    <0.001 |
|               U_WHCMPCE                                                                               |    <0.001 |
|               U_WLCMPCE                                                                               |    <0.001 |
|               u_wcnt_hcmp                                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                   DUT                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|               u_wcnt_lcmp                                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                   DUT                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|         u_ila_regs                                                                                    |     0.003 |
|           MU_SRL[0].mu_srl_reg                                                                        |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                                        |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                                        |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                                        |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                                        |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                                        |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                                        |    <0.001 |
|           U_XSDB_SLAVE                                                                                |    <0.001 |
|           reg_15                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_16                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_17                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_18                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_19                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_1a                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_6                                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_7                                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_8                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_80                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_81                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_82                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_83                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_84                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_85                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_887                                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_88d                                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_890                                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_9                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|           reg_srl_fff                                                                                 |    <0.001 |
|           reg_stream_ffd                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                        |    <0.001 |
|           reg_stream_ffe                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                      |    <0.001 |
|         u_ila_reset_ctrl                                                                              |    <0.001 |
|           arm_detection_inst                                                                          |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                                  |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                                 |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                                 |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                                |    <0.001 |
|           halt_detection_inst                                                                         |    <0.001 |
|         u_trig                                                                                        |     0.001 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                   |    <0.001 |
|               DUT                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                          |    <0.001 |
|                   u_srlA                                                                              |    <0.001 |
|                   u_srlB                                                                              |    <0.001 |
|                   u_srlC                                                                              |    <0.001 |
|                   u_srlD                                                                              |    <0.001 |
|           U_TM                                                                                        |    <0.001 |
|             N_DDR_MODE.G_NMU[0].U_M                                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                                   |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|         xsdb_memory_read_inst                                                                         |    <0.001 |
|   S1                                                                                                  |     0.003 |
|   S2                                                                                                  |     0.002 |
|   UU1_Sdata_in                                                                                        |     0.126 |
|     TT0                                                                                               |     0.121 |
|       inst                                                                                            |     0.121 |
|     TT1                                                                                               |     0.002 |
|       U0                                                                                              |     0.002 |
|         inst_fifo_gen                                                                                 |     0.002 |
|           gconvfifo.rf                                                                                |     0.002 |
|             grf.rf                                                                                    |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                              |    <0.001 |
|                 rd_pntr_cdc_inst                                                                      |    <0.001 |
|                 wr_pntr_cdc_inst                                                                      |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                 gras.rsts                                                                             |    <0.001 |
|                   c0                                                                                  |    <0.001 |
|                   c1                                                                                  |    <0.001 |
|                 rpntr                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                 gwas.wsts                                                                             |    <0.001 |
|                   c1                                                                                  |    <0.001 |
|                   c2                                                                                  |    <0.001 |
|                 wpntr                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                              |    <0.001 |
|                   inst_blk_mem_gen                                                                    |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                              |    <0.001 |
|                       valid.cstr                                                                      |    <0.001 |
|                         ramloop[0].ram.r                                                              |    <0.001 |
|                           prim_noinit.ram                                                             |    <0.001 |
|               rstblk                                                                                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                 |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                 |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                          |    <0.001 |
|     TT2                                                                                               |     0.002 |
|       U0                                                                                              |     0.002 |
|         inst_fifo_gen                                                                                 |     0.002 |
|           gconvfifo.rf                                                                                |     0.002 |
|             grf.rf                                                                                    |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                              |    <0.001 |
|                 rd_pntr_cdc_inst                                                                      |    <0.001 |
|                 wr_pntr_cdc_inst                                                                      |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                 gras.rsts                                                                             |    <0.001 |
|                   c0                                                                                  |    <0.001 |
|                   c1                                                                                  |    <0.001 |
|                 rpntr                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                 gwas.wsts                                                                             |    <0.001 |
|                   c1                                                                                  |    <0.001 |
|                   c2                                                                                  |    <0.001 |
|                 wpntr                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                              |    <0.001 |
|                   inst_blk_mem_gen                                                                    |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                              |    <0.001 |
|                       valid.cstr                                                                      |    <0.001 |
|                         ramloop[0].ram.r                                                              |    <0.001 |
|                           prim_noinit.ram                                                             |    <0.001 |
|               rstblk                                                                                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                 |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                 |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                          |    <0.001 |
|   UU2                                                                                                 |     1.819 |
|     data_buff1                                                                                        |     0.043 |
|     u_Output_wave                                                                                     |     0.212 |
|     u_ddr3_rw                                                                                         |     0.003 |
|     u_ddr3_v2                                                                                         |     1.561 |
|       u_mig_7series_0_mig                                                                             |     1.561 |
|         temp_mon_enabled.u_tempmon                                                                    |     0.010 |
|         u_ddr3_clk_ibuf                                                                               |     0.000 |
|         u_ddr3_infrastructure                                                                         |     0.200 |
|         u_iodelay_ctrl                                                                                |     0.002 |
|         u_memc_ui_top_std                                                                             |     1.349 |
|           mem_intfc0                                                                                  |     1.340 |
|             ddr_phy_top0                                                                              |     1.335 |
|               u_ddr_calib_top                                                                         |     0.020 |
|                 ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                     |     0.005 |
|                 ddr_phy_tempmon_0                                                                     |     0.001 |
|                 dqsfind_calib_right.u_ddr_phy_dqs_found_cal                                           |     0.002 |
|                 mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                             |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_wrlvl                                                         |     0.005 |
|                 u_ddr_phy_init                                                                        |     0.005 |
|                 u_ddr_phy_wrcal                                                                       |     0.002 |
|               u_ddr_mc_phy_wrapper                                                                    |     1.314 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq                                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[17].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[19].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq                                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[20].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[21].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[22].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[23].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[25].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[26].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[27].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[28].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[29].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq                                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[30].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[32].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[33].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[34].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[35].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[36].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[37].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[38].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[39].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq                                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[40].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[41].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[42].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[43].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[44].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[45].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[46].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[47].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[48].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[49].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq                                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[50].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[51].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[52].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[53].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[54].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[55].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[56].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[57].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[58].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[59].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq                                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[60].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[61].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[62].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[63].u_iobuf_dq                                           |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq                                            |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq                                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq                                            |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq                                            |     0.008 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                |     0.015 |
|                   IBUFDS                                                                              |     0.013 |
|                   OBUFTDS                                                                             |     0.002 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                |     0.015 |
|                   IBUFDS                                                                              |     0.013 |
|                   OBUFTDS                                                                             |     0.002 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                |     0.015 |
|                   IBUFDS                                                                              |     0.013 |
|                   OBUFTDS                                                                             |     0.002 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                |     0.015 |
|                   IBUFDS                                                                              |     0.013 |
|                   OBUFTDS                                                                             |     0.002 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                |     0.015 |
|                   IBUFDS                                                                              |     0.013 |
|                   OBUFTDS                                                                             |     0.002 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                |     0.015 |
|                   IBUFDS                                                                              |     0.013 |
|                   OBUFTDS                                                                             |     0.002 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                |     0.015 |
|                   IBUFDS                                                                              |     0.013 |
|                   OBUFTDS                                                                             |     0.002 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                |     0.015 |
|                   IBUFDS                                                                              |     0.013 |
|                   OBUFTDS                                                                             |     0.002 |
|                 u_ddr_mc_phy                                                                          |     0.591 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                   |     0.246 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                                   |     0.051 |
|                       ddr_byte_group_io                                                               |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                   |    <0.001 |
|                         mem_reg_0_3_0_5                                                               |    <0.001 |
|                         mem_reg_0_3_12_17                                                             |    <0.001 |
|                         mem_reg_0_3_18_23                                                             |    <0.001 |
|                         mem_reg_0_3_24_29                                                             |    <0.001 |
|                         mem_reg_0_3_30_35                                                             |    <0.001 |
|                         mem_reg_0_3_36_41                                                             |    <0.001 |
|                         mem_reg_0_3_42_47                                                             |    <0.001 |
|                         mem_reg_0_3_48_53                                                             |    <0.001 |
|                         mem_reg_0_3_54_59                                                             |    <0.001 |
|                         mem_reg_0_3_60_65                                                             |    <0.001 |
|                         mem_reg_0_3_6_11                                                              |    <0.001 |
|                         mem_reg_0_3_72_77                                                             |    <0.001 |
|                         mem_reg_0_3_78_79                                                             |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                         mem_reg_0_15_0_5                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                            |    <0.001 |
|                         mem_reg_0_15_78_79                                                            |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                   |     0.051 |
|                       ddr_byte_group_io                                                               |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                   |    <0.001 |
|                         mem_reg_0_3_0_5                                                               |    <0.001 |
|                         mem_reg_0_3_12_17                                                             |    <0.001 |
|                         mem_reg_0_3_18_23                                                             |    <0.001 |
|                         mem_reg_0_3_24_29                                                             |    <0.001 |
|                         mem_reg_0_3_30_35                                                             |    <0.001 |
|                         mem_reg_0_3_36_41                                                             |    <0.001 |
|                         mem_reg_0_3_48_53                                                             |    <0.001 |
|                         mem_reg_0_3_54_59                                                             |    <0.001 |
|                         mem_reg_0_3_60_65                                                             |    <0.001 |
|                         mem_reg_0_3_66_71                                                             |    <0.001 |
|                         mem_reg_0_3_6_11                                                              |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                         mem_reg_0_15_0_5                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                             |    <0.001 |
|                         mem_reg_0_15_78_79                                                            |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                   |     0.051 |
|                       ddr_byte_group_io                                                               |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                   |    <0.001 |
|                         mem_reg_0_3_0_5                                                               |    <0.001 |
|                         mem_reg_0_3_12_17                                                             |    <0.001 |
|                         mem_reg_0_3_18_23                                                             |    <0.001 |
|                         mem_reg_0_3_24_29                                                             |    <0.001 |
|                         mem_reg_0_3_30_35                                                             |    <0.001 |
|                         mem_reg_0_3_36_41                                                             |    <0.001 |
|                         mem_reg_0_3_42_47                                                             |    <0.001 |
|                         mem_reg_0_3_48_53                                                             |    <0.001 |
|                         mem_reg_0_3_54_59                                                             |    <0.001 |
|                         mem_reg_0_3_60_65                                                             |    <0.001 |
|                         mem_reg_0_3_66_71                                                             |    <0.001 |
|                         mem_reg_0_3_6_11                                                              |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                         mem_reg_0_15_0_5                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                             |    <0.001 |
|                         mem_reg_0_15_78_79                                                            |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                   |     0.051 |
|                       ddr_byte_group_io                                                               |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                   |    <0.001 |
|                         mem_reg_0_3_12_17                                                             |    <0.001 |
|                         mem_reg_0_3_18_23                                                             |    <0.001 |
|                         mem_reg_0_3_24_29                                                             |    <0.001 |
|                         mem_reg_0_3_30_35                                                             |    <0.001 |
|                         mem_reg_0_3_36_41                                                             |    <0.001 |
|                         mem_reg_0_3_42_47                                                             |    <0.001 |
|                         mem_reg_0_3_54_59                                                             |    <0.001 |
|                         mem_reg_0_3_60_65                                                             |    <0.001 |
|                         mem_reg_0_3_66_71                                                             |    <0.001 |
|                         mem_reg_0_3_6_11                                                              |    <0.001 |
|                         mem_reg_0_3_72_77                                                             |    <0.001 |
|                         mem_reg_0_3_78_79                                                             |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                         mem_reg_0_15_0_5                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                            |    <0.001 |
|                         mem_reg_0_15_78_79                                                            |    <0.001 |
|                   ddr_phy_4lanes_1.u_ddr_phy_4lanes                                                   |     0.099 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                   |     0.016 |
|                       ddr_byte_group_io                                                               |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                         mem_reg_0_15_12_17                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                             |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                   |     0.024 |
|                       ddr_byte_group_io                                                               |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                       |     0.007 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                         mem_reg_0_15_30_35                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                            |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                   |     0.016 |
|                       ddr_byte_group_io                                                               |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |     0.001 |
|                         mem_reg_0_15_0_5                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                            |    <0.001 |
|                   ddr_phy_4lanes_2.u_ddr_phy_4lanes                                                   |     0.246 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                                   |     0.051 |
|                       ddr_byte_group_io                                                               |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                   |    <0.001 |
|                         mem_reg_0_3_12_17                                                             |    <0.001 |
|                         mem_reg_0_3_18_23                                                             |    <0.001 |
|                         mem_reg_0_3_24_29                                                             |    <0.001 |
|                         mem_reg_0_3_30_35                                                             |    <0.001 |
|                         mem_reg_0_3_36_41                                                             |    <0.001 |
|                         mem_reg_0_3_42_47                                                             |    <0.001 |
|                         mem_reg_0_3_48_53                                                             |    <0.001 |
|                         mem_reg_0_3_54_59                                                             |    <0.001 |
|                         mem_reg_0_3_60_65                                                             |    <0.001 |
|                         mem_reg_0_3_6_11                                                              |    <0.001 |
|                         mem_reg_0_3_72_77                                                             |    <0.001 |
|                         mem_reg_0_3_78_79                                                             |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                         mem_reg_0_15_0_5                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                            |    <0.001 |
|                         mem_reg_0_15_78_79                                                            |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                   |     0.051 |
|                       ddr_byte_group_io                                                               |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                   |    <0.001 |
|                         mem_reg_0_3_0_5                                                               |    <0.001 |
|                         mem_reg_0_3_12_17                                                             |    <0.001 |
|                         mem_reg_0_3_18_23                                                             |    <0.001 |
|                         mem_reg_0_3_24_29                                                             |    <0.001 |
|                         mem_reg_0_3_30_35                                                             |    <0.001 |
|                         mem_reg_0_3_36_41                                                             |    <0.001 |
|                         mem_reg_0_3_42_47                                                             |    <0.001 |
|                         mem_reg_0_3_54_59                                                             |    <0.001 |
|                         mem_reg_0_3_60_65                                                             |    <0.001 |
|                         mem_reg_0_3_66_71                                                             |    <0.001 |
|                         mem_reg_0_3_6_11                                                              |    <0.001 |
|                         mem_reg_0_3_72_77                                                             |    <0.001 |
|                         mem_reg_0_3_78_79                                                             |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                         mem_reg_0_15_0_5                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                            |    <0.001 |
|                         mem_reg_0_15_78_79                                                            |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                   |     0.051 |
|                       ddr_byte_group_io                                                               |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                   |    <0.001 |
|                         mem_reg_0_3_12_17                                                             |    <0.001 |
|                         mem_reg_0_3_18_23                                                             |    <0.001 |
|                         mem_reg_0_3_30_35                                                             |    <0.001 |
|                         mem_reg_0_3_36_41                                                             |    <0.001 |
|                         mem_reg_0_3_42_47                                                             |    <0.001 |
|                         mem_reg_0_3_48_53                                                             |    <0.001 |
|                         mem_reg_0_3_54_59                                                             |    <0.001 |
|                         mem_reg_0_3_60_65                                                             |    <0.001 |
|                         mem_reg_0_3_66_71                                                             |    <0.001 |
|                         mem_reg_0_3_6_11                                                              |    <0.001 |
|                         mem_reg_0_3_72_77                                                             |    <0.001 |
|                         mem_reg_0_3_78_79                                                             |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                         mem_reg_0_15_0_5                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                            |    <0.001 |
|                         mem_reg_0_15_78_79                                                            |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                   |     0.051 |
|                       ddr_byte_group_io                                                               |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                   |    <0.001 |
|                         mem_reg_0_3_12_17                                                             |    <0.001 |
|                         mem_reg_0_3_18_23                                                             |    <0.001 |
|                         mem_reg_0_3_24_29                                                             |    <0.001 |
|                         mem_reg_0_3_30_35                                                             |    <0.001 |
|                         mem_reg_0_3_36_41                                                             |    <0.001 |
|                         mem_reg_0_3_48_53                                                             |    <0.001 |
|                         mem_reg_0_3_54_59                                                             |    <0.001 |
|                         mem_reg_0_3_60_65                                                             |    <0.001 |
|                         mem_reg_0_3_66_71                                                             |    <0.001 |
|                         mem_reg_0_3_6_11                                                              |    <0.001 |
|                         mem_reg_0_3_72_77                                                             |    <0.001 |
|                         mem_reg_0_3_78_79                                                             |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                         mem_reg_0_15_0_5                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                            |    <0.001 |
|                         mem_reg_0_15_78_79                                                            |    <0.001 |
|             mc0                                                                                       |     0.006 |
|               bank_mach0                                                                              |     0.003 |
|                 arb_mux0                                                                              |    <0.001 |
|                   arb_row_col0                                                                        |    <0.001 |
|                     col_arb0                                                                          |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                                           |    <0.001 |
|                     row_arb0                                                                          |    <0.001 |
|                   arb_select0                                                                         |    <0.001 |
|                 bank_cntrl[0].bank0                                                                   |    <0.001 |
|                   bank_compare0                                                                       |    <0.001 |
|                   bank_queue0                                                                         |    <0.001 |
|                   bank_state0                                                                         |    <0.001 |
|                 bank_cntrl[1].bank0                                                                   |    <0.001 |
|                   bank_compare0                                                                       |    <0.001 |
|                   bank_queue0                                                                         |    <0.001 |
|                   bank_state0                                                                         |    <0.001 |
|                 bank_cntrl[2].bank0                                                                   |    <0.001 |
|                   bank_compare0                                                                       |    <0.001 |
|                   bank_queue0                                                                         |    <0.001 |
|                   bank_state0                                                                         |    <0.001 |
|                 bank_cntrl[3].bank0                                                                   |    <0.001 |
|                   bank_compare0                                                                       |    <0.001 |
|                   bank_queue0                                                                         |    <0.001 |
|                   bank_state0                                                                         |    <0.001 |
|                 bank_common0                                                                          |    <0.001 |
|               col_mach0                                                                               |    <0.001 |
|                 read_fifo.fifo_ram[0].RAM32M0                                                         |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                                         |    <0.001 |
|               rank_mach0                                                                              |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                                             |    <0.001 |
|                 rank_common0                                                                          |    <0.001 |
|                   maintenance_request.maint_arb0                                                      |    <0.001 |
|           u_ui_top                                                                                    |     0.008 |
|             ui_cmd0                                                                                   |    <0.001 |
|             ui_rd_data0                                                                               |     0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                         |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                                                      |    <0.001 |
|             ui_wr_data0                                                                               |     0.007 |
|               pointer_ram.rams[0].RAM32M0                                                             |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                                             |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[24].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[25].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[26].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[27].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[28].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[29].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[30].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[31].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[32].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[33].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[34].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[35].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[36].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[37].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[38].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[39].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[40].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[41].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[42].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[43].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[44].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[45].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[46].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[47].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[48].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[49].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[50].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[51].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[52].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[53].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[54].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[55].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[56].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[57].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[58].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[59].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[60].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[61].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[62].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[63].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[64].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[65].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[66].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[67].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[68].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[69].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[70].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[71].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[72].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[73].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[74].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[75].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[76].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[77].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[78].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[79].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[80].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[81].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[82].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[83].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[84].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[85].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[86].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[87].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[88].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[89].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[90].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[91].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[92].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[93].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[94].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[95].RAM32M0                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                                                   |    <0.001 |
|   UU3                                                                                                 |     0.181 |
|     FF1                                                                                               |     0.103 |
|       UU1_S1                                                                                          |     0.052 |
|         U0                                                                                            |     0.052 |
|           i_synth                                                                                     |     0.052 |
|             axi_wrapper                                                                               |     0.001 |
|               config_channel_fifo                                                                     |    <0.001 |
|                 gen_non_real_time.data_in_fifo_pt1                                                    |    <0.001 |
|                   fifo0                                                                               |    <0.001 |
|               data_in_channel_fifo                                                                    |    <0.001 |
|                 gen_non_real_time.data_in_fifo_pt1                                                    |    <0.001 |
|                   fifo0                                                                               |    <0.001 |
|               data_out_channel                                                                        |    <0.001 |
|                 gen_non_real_time.fifo                                                                |    <0.001 |
|                   fifo0                                                                               |    <0.001 |
|               gen_status_channel.status_fifo                                                          |    <0.001 |
|                 gen_non_real_time.fifo                                                                |    <0.001 |
|                   fifo0                                                                               |    <0.001 |
|             xfft_inst                                                                                 |     0.050 |
|               non_floating_point.arch_d.xfft_inst                                                     |     0.050 |
|                 DOUT_CNT_CTRL_0                                                                       |    <0.001 |
|                   cnt                                                                                 |    <0.001 |
|                     cnt_addsub                                                                        |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                         no_pipelining.the_addsub                                                      |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                             i_q.i_simple.qreg                                                         |    <0.001 |
|                     i_tc_compare_new                                                                  |    <0.001 |
|                 FLOW                                                                                  |    <0.001 |
|                   proc0_counter                                                                       |    <0.001 |
|                     cnt_addsub                                                                        |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                         no_pipelining.the_addsub                                                      |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                             i_q.i_simple.qreg                                                         |    <0.001 |
|                     i_tc_compare_new                                                                  |    <0.001 |
|                   proc_cnt_start                                                                      |    <0.001 |
|                   reset_sustain.delay_reset_3                                                         |    <0.001 |
|                     counter_addsub                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                         no_pipelining.the_addsub                                                      |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                   reset_sustain.delay_reset_7                                                         |    <0.001 |
|                     counter_addsub                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                         no_pipelining.the_addsub                                                      |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                   reset_sustain.resets_4_pes[0].delay_reset_pe                                        |    <0.001 |
|                     counter_addsub                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                         no_pipelining.the_addsub                                                      |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                   reset_sustain.resets_4_pes[1].delay_reset_pe                                        |    <0.001 |
|                     counter_addsub                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                         no_pipelining.the_addsub                                                      |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                   reset_sustain.resets_4_pes[2].delay_reset_pe                                        |    <0.001 |
|                     counter_addsub                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                         no_pipelining.the_addsub                                                      |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     tc_compare                                                                        |    <0.001 |
|                   reset_sustain.resets_4_pes[3].delay_reset_pe                                        |    <0.001 |
|                     counter_addsub                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                         no_pipelining.the_addsub                                                      |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                   reset_sustain.resets_4_pes[4].delay_reset_pe                                        |    <0.001 |
|                     counter_addsub                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                         no_pipelining.the_addsub                                                      |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                   start_reg_delay                                                                     |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                 has_bit_reverse.delay_DV                                                              |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |    <0.001 |
|                     i_bb_inst                                                                         |    <0.001 |
|                 has_bit_reverse.delay_DV_2                                                            |    <0.001 |
|                 has_bit_reverse.delay_EDONE_SRL                                                       |    <0.001 |
|                 has_bit_reverse.delay_addr_r_MSB                                                      |    <0.001 |
|                 has_bit_reverse.delay_addr_w_MSB                                                      |    <0.001 |
|                 has_bit_reverse.delay_done_int                                                        |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |    <0.001 |
|                     i_bb_inst                                                                         |    <0.001 |
|                 has_bit_reverse.delay_reorder_write_addr                                              |    <0.001 |
|                 has_bit_reverse.dig_rev_mem                                                           |     0.002 |
|                   blk_ram.use_bram_only.mem                                                           |     0.002 |
|                 has_bit_reverse.dout_rev_we_delay                                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                     i_bb_inst                                                                         |    <0.001 |
|                 has_bit_reverse.fixed_pt_size_muxed_addresses.read_addr_fixed_nfft_delay              |    <0.001 |
|                 has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1                           |    <0.001 |
|                   cnt                                                                                 |    <0.001 |
|                     cnt_addsub                                                                        |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                         no_pipelining.the_addsub                                                      |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                             i_q.i_simple.qreg                                                         |    <0.001 |
|                     i_tc_compare_new                                                                  |    <0.001 |
|                 has_bit_reverse.pe_out_reg                                                            |    <0.001 |
|                 has_bit_reverse.unshifted_read_addr.read_addr_delay                                   |    <0.001 |
|                 has_bit_reverse.use_bfp.im_shifter                                                    |    <0.001 |
|                   r10.shifter                                                                         |    <0.001 |
|                 has_bit_reverse.use_bfp.re_shifter                                                    |    <0.001 |
|                   r10.shifter                                                                         |    <0.001 |
|                 has_bit_reverse.use_bfp.shift_delay                                                   |    <0.001 |
|                 input_delay_re                                                                        |    <0.001 |
|                 pe0_bf1_addr_gen                                                                      |    <0.001 |
|                 pe0_bf2_start_gen                                                                     |    <0.001 |
|                 pe_gen[0].natural_order_input.PE                                                      |     0.013 |
|                   FB_1.BF_1                                                                           |     0.003 |
|                     BTFLY0                                                                            |    <0.001 |
|                       logic_bfly_byp.add_i                                                            |    <0.001 |
|                         adder                                                                         |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                       logic_bfly_byp.add_r                                                            |    <0.001 |
|                         adder                                                                         |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                       logic_bfly_byp.sub_i                                                            |    <0.001 |
|                         sub                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                       logic_bfly_byp.sub_r                                                            |    <0.001 |
|                         sub                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                     MEM                                                                               |     0.002 |
|                       blk_ram.use_bram_only.mem                                                       |     0.002 |
|                     mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                       slicel_slicem_implementation.mux                                                |    <0.001 |
|                     mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                       slicel_slicem_implementation.mux                                                |    <0.001 |
|                     mux_sel_reg                                                                       |    <0.001 |
|                     no_nfft.bypass_reg                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     no_twos_cmp.REG_lower_re                                                          |    <0.001 |
|                     wr_addr_del                                                                       |    <0.001 |
|                   delay_addr_bf2                                                                      |    <0.001 |
|                   delay_addr_tw                                                                       |    <0.001 |
|                   has_TW_mult.MULT                                                                    |     0.003 |
|                     i_cmpy                                                                            |     0.003 |
|                       four_mult_structure.use_dsp.i_dsp                                               |     0.003 |
|                         re_im                                                                         |     0.003 |
|                           use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                           use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                           use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                   has_TW_mult.TW                                                                      |     0.001 |
|                     ADD0                                                                              |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     MUX0                                                                              |    <0.001 |
|                     delay_tw_addr_msb                                                                 |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     twiddle_generator                                                                 |     0.001 |
|                       tw0.twgen0                                                                      |     0.001 |
|                   has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                   has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                     cnt                                                                               |    <0.001 |
|                       cnt_addsub                                                                      |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                       i_tc_compare_new                                                                |    <0.001 |
|                     output_cnt.next_start_int_equ                                                     |    <0.001 |
|                   has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                   has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                     cnt                                                                               |    <0.001 |
|                       cnt_addsub                                                                      |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                       i_tc_compare_new                                                                |    <0.001 |
|                     output_cnt.next_start_int_equ                                                     |    <0.001 |
|                   has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   hasbf2.FB_2.BF_2                                                                    |     0.005 |
|                     BTFLY0                                                                            |     0.001 |
|                       logic_bfly_byp.add_i                                                            |    <0.001 |
|                         adder                                                                         |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                       logic_bfly_byp.add_r                                                            |    <0.001 |
|                         adder                                                                         |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                       logic_bfly_byp.sub_i                                                            |    <0.001 |
|                         sub                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                       logic_bfly_byp.sub_r                                                            |    <0.001 |
|                         sub                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                     MEM                                                                               |     0.002 |
|                       blk_ram.use_bram_only.mem                                                       |     0.002 |
|                     mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                       slicel_slicem_implementation.mux                                                |    <0.001 |
|                     mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                       slicel_slicem_implementation.mux                                                |    <0.001 |
|                     mux_sel_reg                                                                       |    <0.001 |
|                     no_nfft.bypass_reg                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     twos_cmp.REG_lower_im                                                             |    <0.001 |
|                     twos_cmp.REG_lower_re                                                             |    <0.001 |
|                     twos_cmp.delay_fwdinv                                                             |    <0.001 |
|                     twos_cmp.im_cmp                                                                   |    <0.001 |
|                     twos_cmp.re_cmp                                                                   |    <0.001 |
|                     wr_addr_del                                                                       |    <0.001 |
|                 pe_gen[1].natural_order_input.PE                                                      |     0.010 |
|                   FB_1.BF_1                                                                           |     0.003 |
|                     BTFLY0                                                                            |     0.001 |
|                       logic_bfly_byp.add_i                                                            |    <0.001 |
|                         adder                                                                         |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                       logic_bfly_byp.add_r                                                            |    <0.001 |
|                         adder                                                                         |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                       logic_bfly_byp.sub_i                                                            |    <0.001 |
|                         sub                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                       logic_bfly_byp.sub_r                                                            |    <0.001 |
|                         sub                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                     MEM                                                                               |    <0.001 |
|                       dist_ram.srlram.ram                                                             |    <0.001 |
|                         fixed_length.shift_ram                                                        |    <0.001 |
|                           i_bb_inst                                                                   |    <0.001 |
|                     mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                       slicel_slicem_implementation.mux                                                |    <0.001 |
|                     mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                       slicel_slicem_implementation.mux                                                |    <0.001 |
|                     mux_sel_reg                                                                       |    <0.001 |
|                     no_nfft.bypass_reg                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     no_twos_cmp.REG_lower_im                                                          |    <0.001 |
|                     no_twos_cmp.REG_lower_re                                                          |    <0.001 |
|                   delay_addr_bf2                                                                      |    <0.001 |
|                   has_TW_mult.MULT                                                                    |     0.003 |
|                     i_cmpy                                                                            |     0.003 |
|                       four_mult_structure.use_dsp.i_dsp                                               |     0.003 |
|                         re_im                                                                         |     0.003 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                   has_TW_mult.TW                                                                      |    <0.001 |
|                     ADD0                                                                              |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     MUX0                                                                              |    <0.001 |
|                     delay_tw_addr_msb                                                                 |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     twiddle_generator                                                                 |    <0.001 |
|                       tw2.twgen2                                                                      |    <0.001 |
|                   has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                   has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                     cnt                                                                               |    <0.001 |
|                       cnt_addsub                                                                      |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                       i_tc_compare_new                                                                |    <0.001 |
|                     output_cnt.next_start_int_equ                                                     |    <0.001 |
|                   has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                   has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                     cnt                                                                               |    <0.001 |
|                       cnt_addsub                                                                      |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                       i_tc_compare_new                                                                |    <0.001 |
|                     output_cnt.next_start_int_equ                                                     |    <0.001 |
|                   has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   hasbf2.FB_2.BF_2                                                                    |     0.004 |
|                     BTFLY0                                                                            |     0.001 |
|                       logic_bfly_byp.add_i                                                            |    <0.001 |
|                         adder                                                                         |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                       logic_bfly_byp.add_r                                                            |    <0.001 |
|                         adder                                                                         |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                       logic_bfly_byp.sub_i                                                            |    <0.001 |
|                         sub                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                       logic_bfly_byp.sub_r                                                            |    <0.001 |
|                         sub                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                     MEM                                                                               |    <0.001 |
|                       dist_ram.srlram.ram                                                             |    <0.001 |
|                         fixed_length.shift_ram                                                        |    <0.001 |
|                           i_bb_inst                                                                   |    <0.001 |
|                     mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                       slicel_slicem_implementation.mux                                                |    <0.001 |
|                     mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                       slicel_slicem_implementation.mux                                                |    <0.001 |
|                     mux_sel_reg                                                                       |    <0.001 |
|                     no_nfft.bypass_reg                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     twos_cmp.REG_lower_im                                                             |    <0.001 |
|                     twos_cmp.REG_lower_re                                                             |    <0.001 |
|                     twos_cmp.delay_fwdinv                                                             |    <0.001 |
|                     twos_cmp.im_cmp                                                                   |    <0.001 |
|                     twos_cmp.re_cmp                                                                   |    <0.001 |
|                 pe_gen[2].natural_order_input.PE                                                      |     0.010 |
|                   FW_1.BF_1                                                                           |     0.002 |
|                     add_subs.add_i                                                                    |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     add_subs.add_r                                                                    |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     in_commutator_A                                                                   |    <0.001 |
|                     in_commutator_B                                                                   |    <0.001 |
|                     mux_in_A                                                                          |    <0.001 |
|                     mux_in_B                                                                          |    <0.001 |
|                     mux_out_A                                                                         |    <0.001 |
|                     mux_out_B                                                                         |    <0.001 |
|                     out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                     out_comm_ctr_del_2                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     out_commutator_A                                                                  |    <0.001 |
|                     out_commutator_B                                                                  |    <0.001 |
|                   delay_addr_bf2                                                                      |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_TW_mult.MULT                                                                    |     0.003 |
|                     i_cmpy                                                                            |     0.003 |
|                       four_mult_structure.use_dsp.i_dsp                                               |     0.003 |
|                         re_im                                                                         |     0.003 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                   has_TW_mult.TW                                                                      |    <0.001 |
|                     ADD0                                                                              |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     MUX0                                                                              |    <0.001 |
|                     delay_tw_addr_msb                                                                 |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     twiddle_generator                                                                 |    <0.001 |
|                       tw2.twgen2                                                                      |    <0.001 |
|                   has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                     cnt                                                                               |    <0.001 |
|                       cnt_addsub                                                                      |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                       i_tc_compare_new                                                                |    <0.001 |
|                     output_cnt.next_start_int_equ                                                     |    <0.001 |
|                   has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                     cnt                                                                               |    <0.001 |
|                       cnt_addsub                                                                      |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                       i_tc_compare_new                                                                |    <0.001 |
|                     output_cnt.next_start_int_equ                                                     |    <0.001 |
|                   has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   hasbf2.FW_2.BF_2                                                                    |     0.003 |
|                     add_subs.add_i                                                                    |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     add_subs.add_r                                                                    |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     in_comm_ctr_del                                                                   |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     in_commutator_A                                                                   |    <0.001 |
|                     in_commutator_B                                                                   |    <0.001 |
|                     logic_twoscomp.im_cmp                                                             |    <0.001 |
|                     logic_twoscomp.re_cmp                                                             |    <0.001 |
|                     mux_in_A                                                                          |    <0.001 |
|                     mux_in_B                                                                          |    <0.001 |
|                     mux_out_A                                                                         |    <0.001 |
|                     mux_out_B                                                                         |    <0.001 |
|                     out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                    |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     out_comm_ctr_del_2                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     out_commutator_A                                                                  |    <0.001 |
|                     out_commutator_B                                                                  |    <0.001 |
|                     sign_sel_gen.fwd_inv_reg                                                          |    <0.001 |
|                 pe_gen[3].natural_order_input.PE                                                      |     0.009 |
|                   FW_1.BF_1                                                                           |     0.003 |
|                     add_subs.add_i                                                                    |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     add_subs.add_r                                                                    |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     in_commutator_A                                                                   |    <0.001 |
|                     in_commutator_B                                                                   |    <0.001 |
|                     mux_in_A                                                                          |    <0.001 |
|                     mux_in_B                                                                          |    <0.001 |
|                     mux_out_A                                                                         |    <0.001 |
|                     mux_out_B                                                                         |    <0.001 |
|                     out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                     out_comm_ctr_del_2                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     out_commutator_A                                                                  |    <0.001 |
|                     out_commutator_B                                                                  |    <0.001 |
|                   delay_addr_bf2                                                                      |    <0.001 |
|                   has_TW_mult.MULT                                                                    |     0.003 |
|                     i_cmpy                                                                            |     0.003 |
|                       four_mult_structure.use_dsp.i_dsp                                               |     0.003 |
|                         re_im                                                                         |     0.003 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                   has_TW_mult.TW                                                                      |    <0.001 |
|                     ADD0                                                                              |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     MUX0                                                                              |    <0.001 |
|                     delay_tw_addr_msb                                                                 |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     twiddle_generator                                                                 |    <0.001 |
|                       tw2.twgen2                                                                      |    <0.001 |
|                   has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                   has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                     cnt                                                                               |    <0.001 |
|                       cnt_addsub                                                                      |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                       i_tc_compare_new                                                                |    <0.001 |
|                     output_cnt.next_start_int_equ                                                     |    <0.001 |
|                   has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                     cnt                                                                               |    <0.001 |
|                       cnt_addsub                                                                      |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                       i_tc_compare_new                                                                |    <0.001 |
|                     output_cnt.next_start_int_equ                                                     |    <0.001 |
|                   has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   hasbf2.FW_2.BF_2                                                                    |     0.003 |
|                     add_subs.add_i                                                                    |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     add_subs.add_r                                                                    |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     in_comm_ctr_del                                                                   |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     in_commutator_A                                                                   |    <0.001 |
|                     in_commutator_B                                                                   |    <0.001 |
|                     logic_twoscomp.im_cmp                                                             |    <0.001 |
|                     logic_twoscomp.re_cmp                                                             |    <0.001 |
|                     mux_in_A                                                                          |    <0.001 |
|                     mux_in_B                                                                          |    <0.001 |
|                     mux_out_A                                                                         |    <0.001 |
|                     mux_out_B                                                                         |    <0.001 |
|                     out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                    |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     out_comm_ctr_del_2                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     out_commutator_A                                                                  |    <0.001 |
|                     out_commutator_B                                                                  |    <0.001 |
|                     sign_sel_gen.fwd_inv_reg                                                          |    <0.001 |
|                 pe_gen[4].natural_order_input.PE                                                      |     0.002 |
|                   FW_1.BF_1                                                                           |     0.002 |
|                     add_subs.add_i                                                                    |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     add_subs.add_r                                                                    |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     in_commutator_A                                                                   |    <0.001 |
|                     in_commutator_B                                                                   |    <0.001 |
|                     mux_in_A                                                                          |    <0.001 |
|                     mux_in_B                                                                          |    <0.001 |
|                     mux_out_A                                                                         |    <0.001 |
|                     mux_out_B                                                                         |    <0.001 |
|                     out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                     out_comm_ctr_del_2                                                                |    <0.001 |
|                     out_commutator_A                                                                  |    <0.001 |
|                     out_commutator_B                                                                  |    <0.001 |
|                   no_addr_gen.final_next_bf2_start_delay                                              |    <0.001 |
|                   no_addr_gen.fixed_bf2_start_delay.bf2_start_delay                                   |    <0.001 |
|       UU1_S2                                                                                          |     0.051 |
|         U0                                                                                            |     0.051 |
|           i_synth                                                                                     |     0.051 |
|             axi_wrapper                                                                               |     0.001 |
|               config_channel_fifo                                                                     |    <0.001 |
|                 gen_non_real_time.data_in_fifo_pt1                                                    |    <0.001 |
|                   fifo0                                                                               |    <0.001 |
|               data_in_channel_fifo                                                                    |    <0.001 |
|                 gen_non_real_time.data_in_fifo_pt1                                                    |    <0.001 |
|                   fifo0                                                                               |    <0.001 |
|               data_out_channel                                                                        |    <0.001 |
|                 gen_non_real_time.fifo                                                                |    <0.001 |
|                   fifo0                                                                               |    <0.001 |
|               gen_status_channel.status_fifo                                                          |    <0.001 |
|                 gen_non_real_time.fifo                                                                |    <0.001 |
|                   fifo0                                                                               |    <0.001 |
|             xfft_inst                                                                                 |     0.050 |
|               non_floating_point.arch_d.xfft_inst                                                     |     0.050 |
|                 DOUT_CNT_CTRL_0                                                                       |    <0.001 |
|                   cnt                                                                                 |    <0.001 |
|                     cnt_addsub                                                                        |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                         no_pipelining.the_addsub                                                      |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                             i_q.i_simple.qreg                                                         |    <0.001 |
|                     i_tc_compare_new                                                                  |    <0.001 |
|                 FLOW                                                                                  |    <0.001 |
|                   proc0_counter                                                                       |    <0.001 |
|                     cnt_addsub                                                                        |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                         no_pipelining.the_addsub                                                      |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                             i_q.i_simple.qreg                                                         |    <0.001 |
|                     i_tc_compare_new                                                                  |    <0.001 |
|                   proc_cnt_start                                                                      |    <0.001 |
|                   reset_sustain.delay_reset_3                                                         |    <0.001 |
|                     counter_addsub                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                         no_pipelining.the_addsub                                                      |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                   reset_sustain.delay_reset_7                                                         |    <0.001 |
|                     counter_addsub                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                         no_pipelining.the_addsub                                                      |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                   reset_sustain.resets_4_pes[0].delay_reset_pe                                        |    <0.001 |
|                     counter_addsub                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                         no_pipelining.the_addsub                                                      |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                   reset_sustain.resets_4_pes[1].delay_reset_pe                                        |    <0.001 |
|                     counter_addsub                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                         no_pipelining.the_addsub                                                      |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                   reset_sustain.resets_4_pes[2].delay_reset_pe                                        |    <0.001 |
|                     counter_addsub                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                         no_pipelining.the_addsub                                                      |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                     tc_compare                                                                        |    <0.001 |
|                   reset_sustain.resets_4_pes[3].delay_reset_pe                                        |    <0.001 |
|                     counter_addsub                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                         no_pipelining.the_addsub                                                      |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                   reset_sustain.resets_4_pes[4].delay_reset_pe                                        |    <0.001 |
|                     counter_addsub                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                         no_pipelining.the_addsub                                                      |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                   start_reg_delay                                                                     |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                 has_bit_reverse.delay_DV                                                              |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |    <0.001 |
|                     i_bb_inst                                                                         |    <0.001 |
|                 has_bit_reverse.delay_DV_2                                                            |    <0.001 |
|                 has_bit_reverse.delay_EDONE_SRL                                                       |    <0.001 |
|                 has_bit_reverse.delay_addr_r_MSB                                                      |    <0.001 |
|                 has_bit_reverse.delay_addr_w_MSB                                                      |    <0.001 |
|                 has_bit_reverse.delay_done_int                                                        |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |    <0.001 |
|                     i_bb_inst                                                                         |    <0.001 |
|                 has_bit_reverse.delay_reorder_write_addr                                              |    <0.001 |
|                 has_bit_reverse.dig_rev_mem                                                           |     0.002 |
|                   blk_ram.use_bram_only.mem                                                           |     0.002 |
|                 has_bit_reverse.dout_rev_we_delay                                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                     i_bb_inst                                                                         |    <0.001 |
|                 has_bit_reverse.fixed_pt_size_muxed_addresses.read_addr_fixed_nfft_delay              |    <0.001 |
|                 has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1                           |    <0.001 |
|                   cnt                                                                                 |    <0.001 |
|                     cnt_addsub                                                                        |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                         no_pipelining.the_addsub                                                      |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                             i_q.i_simple.qreg                                                         |    <0.001 |
|                     i_tc_compare_new                                                                  |    <0.001 |
|                 has_bit_reverse.pe_out_reg                                                            |    <0.001 |
|                 has_bit_reverse.unshifted_read_addr.read_addr_delay                                   |    <0.001 |
|                 has_bit_reverse.use_bfp.im_shifter                                                    |    <0.001 |
|                   r10.shifter                                                                         |    <0.001 |
|                 has_bit_reverse.use_bfp.re_shifter                                                    |    <0.001 |
|                   r10.shifter                                                                         |    <0.001 |
|                 has_bit_reverse.use_bfp.shift_delay                                                   |    <0.001 |
|                 input_delay_re                                                                        |    <0.001 |
|                 pe0_bf1_addr_gen                                                                      |    <0.001 |
|                 pe0_bf2_start_gen                                                                     |    <0.001 |
|                 pe_gen[0].natural_order_input.PE                                                      |     0.013 |
|                   FB_1.BF_1                                                                           |     0.003 |
|                     BTFLY0                                                                            |    <0.001 |
|                       logic_bfly_byp.add_i                                                            |    <0.001 |
|                         adder                                                                         |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                       logic_bfly_byp.add_r                                                            |    <0.001 |
|                         adder                                                                         |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                       logic_bfly_byp.sub_i                                                            |    <0.001 |
|                         sub                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                       logic_bfly_byp.sub_r                                                            |    <0.001 |
|                         sub                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                     MEM                                                                               |     0.002 |
|                       blk_ram.use_bram_only.mem                                                       |     0.002 |
|                     mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                       slicel_slicem_implementation.mux                                                |    <0.001 |
|                     mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                       slicel_slicem_implementation.mux                                                |    <0.001 |
|                     mux_sel_reg                                                                       |    <0.001 |
|                     no_nfft.bypass_reg                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     no_twos_cmp.REG_lower_re                                                          |    <0.001 |
|                     wr_addr_del                                                                       |    <0.001 |
|                   delay_addr_bf2                                                                      |    <0.001 |
|                   delay_addr_tw                                                                       |    <0.001 |
|                   has_TW_mult.MULT                                                                    |     0.003 |
|                     i_cmpy                                                                            |     0.003 |
|                       four_mult_structure.use_dsp.i_dsp                                               |     0.003 |
|                         re_im                                                                         |     0.003 |
|                           use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                           use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                           use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                   has_TW_mult.TW                                                                      |     0.001 |
|                     ADD0                                                                              |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     MUX0                                                                              |    <0.001 |
|                     delay_tw_addr_msb                                                                 |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     twiddle_generator                                                                 |     0.001 |
|                       tw0.twgen0                                                                      |     0.001 |
|                   has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                   has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                     cnt                                                                               |    <0.001 |
|                       cnt_addsub                                                                      |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                       i_tc_compare_new                                                                |    <0.001 |
|                     output_cnt.next_start_int_equ                                                     |    <0.001 |
|                   has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                   has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                     cnt                                                                               |    <0.001 |
|                       cnt_addsub                                                                      |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                       i_tc_compare_new                                                                |    <0.001 |
|                     output_cnt.next_start_int_equ                                                     |    <0.001 |
|                   has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   hasbf2.FB_2.BF_2                                                                    |     0.005 |
|                     BTFLY0                                                                            |     0.001 |
|                       logic_bfly_byp.add_i                                                            |    <0.001 |
|                         adder                                                                         |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                       logic_bfly_byp.add_r                                                            |    <0.001 |
|                         adder                                                                         |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                       logic_bfly_byp.sub_i                                                            |    <0.001 |
|                         sub                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                       logic_bfly_byp.sub_r                                                            |    <0.001 |
|                         sub                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                     MEM                                                                               |     0.002 |
|                       blk_ram.use_bram_only.mem                                                       |     0.002 |
|                     mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                       slicel_slicem_implementation.mux                                                |    <0.001 |
|                     mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                       slicel_slicem_implementation.mux                                                |    <0.001 |
|                     mux_sel_reg                                                                       |    <0.001 |
|                     no_nfft.bypass_reg                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     twos_cmp.REG_lower_im                                                             |    <0.001 |
|                     twos_cmp.REG_lower_re                                                             |    <0.001 |
|                     twos_cmp.delay_fwdinv                                                             |    <0.001 |
|                     twos_cmp.im_cmp                                                                   |    <0.001 |
|                     twos_cmp.re_cmp                                                                   |    <0.001 |
|                     wr_addr_del                                                                       |    <0.001 |
|                 pe_gen[1].natural_order_input.PE                                                      |     0.010 |
|                   FB_1.BF_1                                                                           |     0.003 |
|                     BTFLY0                                                                            |    <0.001 |
|                       logic_bfly_byp.add_i                                                            |    <0.001 |
|                         adder                                                                         |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                       logic_bfly_byp.add_r                                                            |    <0.001 |
|                         adder                                                                         |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                       logic_bfly_byp.sub_i                                                            |    <0.001 |
|                         sub                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                       logic_bfly_byp.sub_r                                                            |    <0.001 |
|                         sub                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                     MEM                                                                               |    <0.001 |
|                       dist_ram.srlram.ram                                                             |    <0.001 |
|                         fixed_length.shift_ram                                                        |    <0.001 |
|                           i_bb_inst                                                                   |    <0.001 |
|                     mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                       slicel_slicem_implementation.mux                                                |    <0.001 |
|                     mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                       slicel_slicem_implementation.mux                                                |    <0.001 |
|                     mux_sel_reg                                                                       |    <0.001 |
|                     no_nfft.bypass_reg                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     no_twos_cmp.REG_lower_im                                                          |    <0.001 |
|                     no_twos_cmp.REG_lower_re                                                          |    <0.001 |
|                   delay_addr_bf2                                                                      |    <0.001 |
|                   has_TW_mult.MULT                                                                    |     0.003 |
|                     i_cmpy                                                                            |     0.003 |
|                       four_mult_structure.use_dsp.i_dsp                                               |     0.003 |
|                         re_im                                                                         |     0.003 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                   has_TW_mult.TW                                                                      |    <0.001 |
|                     ADD0                                                                              |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     MUX0                                                                              |    <0.001 |
|                     delay_tw_addr_msb                                                                 |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     twiddle_generator                                                                 |    <0.001 |
|                       tw2.twgen2                                                                      |    <0.001 |
|                   has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                   has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                     cnt                                                                               |    <0.001 |
|                       cnt_addsub                                                                      |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                       i_tc_compare_new                                                                |    <0.001 |
|                     output_cnt.next_start_int_equ                                                     |    <0.001 |
|                   has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                   has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                     cnt                                                                               |    <0.001 |
|                       cnt_addsub                                                                      |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                       i_tc_compare_new                                                                |    <0.001 |
|                     output_cnt.next_start_int_equ                                                     |    <0.001 |
|                   has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   hasbf2.FB_2.BF_2                                                                    |     0.004 |
|                     BTFLY0                                                                            |     0.001 |
|                       logic_bfly_byp.add_i                                                            |    <0.001 |
|                         adder                                                                         |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                       logic_bfly_byp.add_r                                                            |    <0.001 |
|                         adder                                                                         |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                       logic_bfly_byp.sub_i                                                            |    <0.001 |
|                         sub                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                       logic_bfly_byp.sub_r                                                            |    <0.001 |
|                         sub                                                                           |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                             no_pipelining.the_addsub                                                  |    <0.001 |
|                               i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                                 i_q.i_simple.qreg                                                     |    <0.001 |
|                     MEM                                                                               |    <0.001 |
|                       dist_ram.srlram.ram                                                             |    <0.001 |
|                         fixed_length.shift_ram                                                        |    <0.001 |
|                           i_bb_inst                                                                   |    <0.001 |
|                     mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                       slicel_slicem_implementation.mux                                                |    <0.001 |
|                     mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                       slicel_slicem_implementation.mux                                                |    <0.001 |
|                     mux_sel_reg                                                                       |    <0.001 |
|                     no_nfft.bypass_reg                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     twos_cmp.REG_lower_im                                                             |    <0.001 |
|                     twos_cmp.REG_lower_re                                                             |    <0.001 |
|                     twos_cmp.delay_fwdinv                                                             |    <0.001 |
|                     twos_cmp.im_cmp                                                                   |    <0.001 |
|                     twos_cmp.re_cmp                                                                   |    <0.001 |
|                 pe_gen[2].natural_order_input.PE                                                      |     0.009 |
|                   FW_1.BF_1                                                                           |     0.002 |
|                     add_subs.add_i                                                                    |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     add_subs.add_r                                                                    |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     in_commutator_A                                                                   |    <0.001 |
|                     in_commutator_B                                                                   |    <0.001 |
|                     mux_in_A                                                                          |    <0.001 |
|                     mux_in_B                                                                          |    <0.001 |
|                     mux_out_A                                                                         |    <0.001 |
|                     mux_out_B                                                                         |    <0.001 |
|                     out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                     out_comm_ctr_del_2                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     out_commutator_A                                                                  |    <0.001 |
|                     out_commutator_B                                                                  |    <0.001 |
|                   delay_addr_bf2                                                                      |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_TW_mult.MULT                                                                    |     0.003 |
|                     i_cmpy                                                                            |     0.003 |
|                       four_mult_structure.use_dsp.i_dsp                                               |     0.003 |
|                         re_im                                                                         |     0.003 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                   has_TW_mult.TW                                                                      |    <0.001 |
|                     ADD0                                                                              |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     MUX0                                                                              |    <0.001 |
|                     delay_tw_addr_msb                                                                 |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     twiddle_generator                                                                 |    <0.001 |
|                       tw2.twgen2                                                                      |    <0.001 |
|                   has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                     cnt                                                                               |    <0.001 |
|                       cnt_addsub                                                                      |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                       i_tc_compare_new                                                                |    <0.001 |
|                     output_cnt.next_start_int_equ                                                     |    <0.001 |
|                   has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                     cnt                                                                               |    <0.001 |
|                       cnt_addsub                                                                      |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                       i_tc_compare_new                                                                |    <0.001 |
|                     output_cnt.next_start_int_equ                                                     |    <0.001 |
|                   has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   hasbf2.FW_2.BF_2                                                                    |     0.003 |
|                     add_subs.add_i                                                                    |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     add_subs.add_r                                                                    |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     in_comm_ctr_del                                                                   |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     in_commutator_A                                                                   |    <0.001 |
|                     in_commutator_B                                                                   |    <0.001 |
|                     logic_twoscomp.im_cmp                                                             |    <0.001 |
|                     logic_twoscomp.re_cmp                                                             |    <0.001 |
|                     mux_in_A                                                                          |    <0.001 |
|                     mux_in_B                                                                          |    <0.001 |
|                     mux_out_A                                                                         |    <0.001 |
|                     mux_out_B                                                                         |    <0.001 |
|                     out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                    |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     out_comm_ctr_del_2                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     out_commutator_A                                                                  |    <0.001 |
|                     out_commutator_B                                                                  |    <0.001 |
|                     sign_sel_gen.fwd_inv_reg                                                          |    <0.001 |
|                 pe_gen[3].natural_order_input.PE                                                      |     0.009 |
|                   FW_1.BF_1                                                                           |     0.003 |
|                     add_subs.add_i                                                                    |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     add_subs.add_r                                                                    |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     in_commutator_A                                                                   |    <0.001 |
|                     in_commutator_B                                                                   |    <0.001 |
|                     mux_in_A                                                                          |    <0.001 |
|                     mux_in_B                                                                          |    <0.001 |
|                     mux_out_A                                                                         |    <0.001 |
|                     mux_out_B                                                                         |    <0.001 |
|                     out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                     out_comm_ctr_del_2                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     out_commutator_A                                                                  |    <0.001 |
|                     out_commutator_B                                                                  |    <0.001 |
|                   delay_addr_bf2                                                                      |    <0.001 |
|                   has_TW_mult.MULT                                                                    |     0.003 |
|                     i_cmpy                                                                            |     0.003 |
|                       four_mult_structure.use_dsp.i_dsp                                               |     0.003 |
|                         re_im                                                                         |     0.003 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                           use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                   has_TW_mult.TW                                                                      |    <0.001 |
|                     ADD0                                                                              |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     MUX0                                                                              |    <0.001 |
|                     delay_tw_addr_msb                                                                 |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     twiddle_generator                                                                 |    <0.001 |
|                       tw2.twgen2                                                                      |    <0.001 |
|                   has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                   has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                     cnt                                                                               |    <0.001 |
|                       cnt_addsub                                                                      |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                       i_tc_compare_new                                                                |    <0.001 |
|                     output_cnt.next_start_int_equ                                                     |    <0.001 |
|                   has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                     cnt                                                                               |    <0.001 |
|                       cnt_addsub                                                                      |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                       i_tc_compare_new                                                                |    <0.001 |
|                     output_cnt.next_start_int_equ                                                     |    <0.001 |
|                   has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                       i_bb_inst                                                                       |    <0.001 |
|                   hasbf2.FW_2.BF_2                                                                    |     0.004 |
|                     add_subs.add_i                                                                    |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     add_subs.add_r                                                                    |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     in_comm_ctr_del                                                                   |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     in_commutator_A                                                                   |    <0.001 |
|                     in_commutator_B                                                                   |    <0.001 |
|                     logic_twoscomp.im_cmp                                                             |    <0.001 |
|                     logic_twoscomp.re_cmp                                                             |    <0.001 |
|                     mux_in_A                                                                          |    <0.001 |
|                     mux_in_B                                                                          |    <0.001 |
|                     mux_out_A                                                                         |    <0.001 |
|                     mux_out_B                                                                         |    <0.001 |
|                     out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                    |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     out_comm_ctr_del_2                                                                |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                         i_bb_inst                                                                     |    <0.001 |
|                     out_commutator_A                                                                  |    <0.001 |
|                     out_commutator_B                                                                  |    <0.001 |
|                     sign_sel_gen.fwd_inv_reg                                                          |    <0.001 |
|                 pe_gen[4].natural_order_input.PE                                                      |     0.002 |
|                   FW_1.BF_1                                                                           |     0.002 |
|                     add_subs.add_i                                                                    |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     add_subs.add_r                                                                    |    <0.001 |
|                       adder                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     in_commutator_A                                                                   |    <0.001 |
|                     in_commutator_B                                                                   |    <0.001 |
|                     mux_in_A                                                                          |    <0.001 |
|                     mux_in_B                                                                          |    <0.001 |
|                     mux_out_A                                                                         |    <0.001 |
|                     mux_out_B                                                                         |    <0.001 |
|                     out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                     out_comm_ctr_del_2                                                                |    <0.001 |
|                     out_commutator_A                                                                  |    <0.001 |
|                     out_commutator_B                                                                  |    <0.001 |
|                   no_addr_gen.final_next_bf2_start_delay                                              |    <0.001 |
|                   no_addr_gen.fixed_bf2_start_delay.bf2_start_delay                                   |    <0.001 |
|     FF2                                                                                               |    <0.001 |
|       UU2_S1_IM                                                                                       |    <0.001 |
|         U0                                                                                            |    <0.001 |
|           i_mult                                                                                      |    <0.001 |
|             gLUT.gLUT_speed.iLUT                                                                      |    <0.001 |
|       UU2_S1_RE                                                                                       |    <0.001 |
|         U0                                                                                            |    <0.001 |
|           i_mult                                                                                      |    <0.001 |
|             gLUT.gLUT_speed.iLUT                                                                      |    <0.001 |
|       UU2_S2_IM                                                                                       |    <0.001 |
|         U0                                                                                            |    <0.001 |
|           i_mult                                                                                      |    <0.001 |
|             gLUT.gLUT_speed.iLUT                                                                      |    <0.001 |
|       UU2_S2_RE                                                                                       |    <0.001 |
|         U0                                                                                            |    <0.001 |
|           i_mult                                                                                      |    <0.001 |
|             gLUT.gLUT_speed.iLUT                                                                      |    <0.001 |
|     FF3                                                                                               |     0.002 |
|       UU3_S1                                                                                          |    <0.001 |
|       UU3_S2                                                                                          |    <0.001 |
|     FF4                                                                                               |     0.042 |
|       UU4_S1                                                                                          |     0.021 |
|         U0                                                                                            |     0.021 |
|           i_synth                                                                                     |     0.021 |
|             i_nd_to_rdy                                                                               |    <0.001 |
|             i_synth                                                                                   |     0.021 |
|               gen_cordic.cordic_engine                                                                |     0.020 |
|                 gen_para_arch.gen_iteration[0].eng                                                    |    <0.001 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |    <0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[10].eng                                                   |     0.002 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |     0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[11].eng                                                   |     0.002 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |     0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[12].eng                                                   |     0.002 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |     0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[13].eng                                                   |     0.001 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |    <0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[14].eng                                                   |    <0.001 |
|                   cntrl                                                                               |    <0.001 |
|                     cntrl_vect_dly                                                                    |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[15].eng                                                   |    <0.001 |
|                   cntrl                                                                               |    <0.001 |
|                     cntrl_vect_dly                                                                    |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[1].eng                                                    |    <0.001 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |    <0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[2].eng                                                    |    <0.001 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |    <0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[3].eng                                                    |     0.001 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |     0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[4].eng                                                    |     0.002 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |     0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[5].eng                                                    |     0.002 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |     0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[6].eng                                                    |     0.002 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |     0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[7].eng                                                    |     0.002 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |     0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[8].eng                                                    |     0.002 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |     0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[9].eng                                                    |     0.002 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |     0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|               gen_cordic.input_stage                                                                  |    <0.001 |
|                 gen_rotation.gen_rot_control.gen_nd_cr                                                |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_data_x_int_dly                                            |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_data_y_int_dly                                            |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_neg_data_x_swap                                           |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                      |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                          |    <0.001 |
|                           i_q.i_simple.qreg                                                           |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_neg_data_y_swap                                           |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                      |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                          |    <0.001 |
|                           i_q.i_simple.qreg                                                           |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_x_min_y                                                   |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                      |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                          |    <0.001 |
|                           i_q.i_simple.qreg                                                           |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_x_plus_y                                                  |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                      |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                          |    <0.001 |
|                           i_q.i_simple.qreg                                                           |    <0.001 |
|               gen_cordic.output_stage                                                                 |    <0.001 |
|                 gen_phase_out.round                                                                   |    <0.001 |
|                   gen_truncate.gen_round_out                                                          |    <0.001 |
|                 gen_rotation.gen_rdy_cr                                                               |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_addsub_reg                                       |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_cr                                               |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                      |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                          |    <0.001 |
|                           i_q.i_simple.qreg                                                           |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_in_reg                                           |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_rot_reg                                          |    <0.001 |
|       UU4_S2                                                                                          |     0.021 |
|         U0                                                                                            |     0.021 |
|           i_synth                                                                                     |     0.021 |
|             i_nd_to_rdy                                                                               |    <0.001 |
|             i_synth                                                                                   |     0.021 |
|               gen_cordic.cordic_engine                                                                |     0.020 |
|                 gen_para_arch.gen_iteration[0].eng                                                    |    <0.001 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |    <0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[10].eng                                                   |     0.002 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |     0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[11].eng                                                   |     0.002 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |     0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[12].eng                                                   |     0.002 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |     0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[13].eng                                                   |     0.001 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |    <0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[14].eng                                                   |    <0.001 |
|                   cntrl                                                                               |    <0.001 |
|                     cntrl_vect_dly                                                                    |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[15].eng                                                   |    <0.001 |
|                   cntrl                                                                               |    <0.001 |
|                     cntrl_vect_dly                                                                    |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[1].eng                                                    |    <0.001 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |    <0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[2].eng                                                    |    <0.001 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |    <0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[3].eng                                                    |     0.001 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |     0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[4].eng                                                    |     0.002 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |     0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[5].eng                                                    |     0.002 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |     0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[6].eng                                                    |     0.002 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |     0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[7].eng                                                    |     0.002 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |     0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[8].eng                                                    |     0.002 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |     0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                 gen_para_arch.gen_iteration[9].eng                                                    |     0.002 |
|                   cntrl                                                                               |    <0.001 |
|                     engine_mode_dly                                                                   |    <0.001 |
|                   data_slice                                                                          |     0.001 |
|                     x_plus_y_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                     y_plus_x_shift                                                                    |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|                   phase_slice                                                                         |    <0.001 |
|                     phase_plus_atan                                                                   |    <0.001 |
|                       inst                                                                            |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                           no_pipelining.the_addsub                                                    |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                               i_q.i_simple.qreg                                                       |    <0.001 |
|               gen_cordic.input_stage                                                                  |    <0.001 |
|                 gen_rotation.gen_rot_control.gen_nd_cr                                                |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_data_x_int_dly                                            |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_data_y_int_dly                                            |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_neg_data_x_swap                                           |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                      |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                          |    <0.001 |
|                           i_q.i_simple.qreg                                                           |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_neg_data_y_swap                                           |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                      |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                          |    <0.001 |
|                           i_q.i_simple.qreg                                                           |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_x_min_y                                                   |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                      |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                          |    <0.001 |
|                           i_q.i_simple.qreg                                                           |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_x_plus_y                                                  |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                      |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                          |    <0.001 |
|                           i_q.i_simple.qreg                                                           |    <0.001 |
|               gen_cordic.output_stage                                                                 |    <0.001 |
|                 gen_phase_out.round                                                                   |    <0.001 |
|                   gen_truncate.gen_round_out                                                          |    <0.001 |
|                 gen_rotation.gen_rdy_cr                                                               |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_addsub_reg                                       |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_cr                                               |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                      |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                          |    <0.001 |
|                           i_q.i_simple.qreg                                                           |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_in_reg                                           |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_rot_reg                                          |    <0.001 |
|     FF5                                                                                               |     0.010 |
|       UU5                                                                                             |     0.010 |
|         U0                                                                                            |     0.010 |
|           i_synth                                                                                     |     0.010 |
|             i_nd_to_rdy                                                                               |    <0.001 |
|             i_nonzero_fract.i_synth                                                                   |     0.010 |
|               i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider                                         |     0.010 |
|                 i_sdivider.divider_blk                                                                |     0.009 |
|                   div_loop[0].adder_gen.reg_req.adsu_mod                                              |    <0.001 |
|                     add1                                                                              |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_q_simple.qreg                                                               |    <0.001 |
|                   div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs                                |    <0.001 |
|                   div_loop[0].num_stages.numerator_gen.del_numer                                      |    <0.001 |
|                   div_loop[10].adder_gen.reg_req.adsu_mod                                             |    <0.001 |
|                     add1                                                                              |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_q_simple.qreg                                                               |    <0.001 |
|                   div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs                               |    <0.001 |
|                   div_loop[10].num_stages.numerator_gen.del_numer                                     |    <0.001 |
|                   div_loop[10].quot_gen.quot_reg.i_div1.quot_out                                      |    <0.001 |
|                   div_loop[11].adder_gen.reg_req.adsu_mod                                             |    <0.001 |
|                     add1                                                                              |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_q_simple.qreg                                                               |    <0.001 |
|                   div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs                               |    <0.001 |
|                   div_loop[11].num_stages.numerator_gen.del_numer                                     |    <0.001 |
|                   div_loop[11].quot_gen.quot_reg.i_div1.quot_out                                      |    <0.001 |
|                   div_loop[12].adder_gen.reg_req.adsu_mod                                             |    <0.001 |
|                     add1                                                                              |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_q_simple.qreg                                                               |    <0.001 |
|                   div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs                               |    <0.001 |
|                   div_loop[12].num_stages.numerator_gen.del_numer                                     |    <0.001 |
|                   div_loop[12].quot_gen.quot_reg.i_div1.quot_out                                      |    <0.001 |
|                   div_loop[13].adder_gen.reg_req.adsu_mod                                             |    <0.001 |
|                     add1                                                                              |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_q_simple.qreg                                                               |    <0.001 |
|                   div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs                               |    <0.001 |
|                   div_loop[13].num_stages.numerator_gen.del_numer                                     |    <0.001 |
|                   div_loop[13].quot_gen.quot_reg.i_div1.quot_out                                      |    <0.001 |
|                   div_loop[14].adder_gen.reg_req.adsu_mod                                             |    <0.001 |
|                     add1                                                                              |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_q_simple.qreg                                                               |    <0.001 |
|                   div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs                               |    <0.001 |
|                   div_loop[14].num_stages.numerator_gen.del_numer                                     |    <0.001 |
|                   div_loop[14].quot_gen.quot_reg.i_div1.quot_out                                      |    <0.001 |
|                   div_loop[15].adder_gen.reg_req.adsu_mod                                             |    <0.001 |
|                     add1                                                                              |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_q_simple.qreg                                                               |    <0.001 |
|                   div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs                               |    <0.001 |
|                   div_loop[15].num_stages.numerator_gen.del_numer                                     |    <0.001 |
|                   div_loop[15].quot_gen.quot_reg.i_div1.quot_out                                      |    <0.001 |
|                   div_loop[16].adder_gen.reg_req.adsu_mod                                             |    <0.001 |
|                     add1                                                                              |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_q_simple.qreg                                                               |    <0.001 |
|                   div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs                               |    <0.001 |
|                   div_loop[16].num_stages.numerator_gen.del_numer                                     |    <0.001 |
|                   div_loop[16].quot_gen.quot_reg.i_div1.quot_out                                      |    <0.001 |
|                   div_loop[17].adder_gen.reg_req.adsu_mod                                             |    <0.001 |
|                     add1                                                                              |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_q_simple.qreg                                                               |    <0.001 |
|                   div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs                               |    <0.001 |
|                   div_loop[17].num_stages.numerator_gen.del_numer                                     |    <0.001 |
|                   div_loop[17].quot_gen.quot_reg.i_div1.quot_out                                      |    <0.001 |
|                   div_loop[18].adder_gen.reg_req.adsu_mod                                             |    <0.001 |
|                     add1                                                                              |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_q_simple.qreg                                                               |    <0.001 |
|                   div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs                               |    <0.001 |
|                   div_loop[18].num_stages.numerator_gen.del_numer                                     |    <0.001 |
|                   div_loop[18].quot_gen.quot_reg.i_div1.quot_out                                      |    <0.001 |
|                   div_loop[1].adder_gen.reg_req.adsu_mod                                              |    <0.001 |
|                     add1                                                                              |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_q_simple.qreg                                                               |    <0.001 |
|                   div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs                                |    <0.001 |
|                   div_loop[1].num_stages.numerator_gen.del_numer                                      |    <0.001 |
|                   div_loop[2].adder_gen.reg_req.adsu_mod                                              |    <0.001 |
|                     add1                                                                              |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_q_simple.qreg                                                               |    <0.001 |
|                   div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs                                |    <0.001 |
|                   div_loop[2].num_stages.numerator_gen.del_numer                                      |    <0.001 |
|                   div_loop[3].adder_gen.reg_req.adsu_mod                                              |    <0.001 |
|                     add1                                                                              |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_q_simple.qreg                                                               |    <0.001 |
|                   div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs                                |    <0.001 |
|                   div_loop[3].num_stages.numerator_gen.del_numer                                      |    <0.001 |
|                   div_loop[4].adder_gen.reg_req.adsu_mod                                              |    <0.001 |
|                     add1                                                                              |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_q_simple.qreg                                                               |    <0.001 |
|                   div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs                                |    <0.001 |
|                   div_loop[4].num_stages.numerator_gen.del_numer                                      |    <0.001 |
|                   div_loop[5].adder_gen.reg_req.adsu_mod                                              |    <0.001 |
|                     add1                                                                              |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_q_simple.qreg                                                               |    <0.001 |
|                   div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs                                |    <0.001 |
|                   div_loop[5].num_stages.numerator_gen.del_numer                                      |    <0.001 |
|                   div_loop[6].adder_gen.reg_req.adsu_mod                                              |    <0.001 |
|                     add1                                                                              |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_q_simple.qreg                                                               |    <0.001 |
|                   div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs                                |    <0.001 |
|                   div_loop[6].num_stages.numerator_gen.del_numer                                      |    <0.001 |
|                   div_loop[7].adder_gen.reg_req.adsu_mod                                              |    <0.001 |
|                     add1                                                                              |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_q_simple.qreg                                                               |    <0.001 |
|                   div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs                                |    <0.001 |
|                   div_loop[7].num_stages.numerator_gen.del_numer                                      |    <0.001 |
|                   div_loop[8].adder_gen.reg_req.adsu_mod                                              |    <0.001 |
|                     add1                                                                              |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_q_simple.qreg                                                               |    <0.001 |
|                   div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs                                |    <0.001 |
|                   div_loop[8].num_stages.numerator_gen.del_numer                                      |    <0.001 |
|                   div_loop[8].quot_gen.quot_reg.i_div1.quot_out                                       |    <0.001 |
|                   div_loop[9].adder_gen.reg_req.adsu_mod                                              |    <0.001 |
|                     add1                                                                              |    <0.001 |
|                       no_pipelining.the_addsub                                                        |    <0.001 |
|                         i_q_simple.qreg                                                               |    <0.001 |
|                   div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs                                |    <0.001 |
|                   div_loop[9].num_stages.numerator_gen.del_numer                                      |    <0.001 |
|                   div_loop[9].quot_gen.quot_reg.i_div1.quot_out                                       |    <0.001 |
|                   reg_quot_out.reg_quot                                                               |    <0.001 |
|                 sgned_input.cmp_dividend                                                              |    <0.001 |
|                   twos_comp                                                                           |    <0.001 |
|                 sgned_input.cmp_divisor                                                               |    <0.001 |
|                   twos_comp                                                                           |    <0.001 |
|                 sign_pipeline.i_unrolled.sign_pipe                                                    |    <0.001 |
|                 signed_output.cmp_quot                                                                |    <0.001 |
|                   twos_comp                                                                           |    <0.001 |
|       UU5_1                                                                                           |    <0.001 |
|         U0                                                                                            |    <0.001 |
|           i_mult                                                                                      |    <0.001 |
|             gLUT.gLUT_speed.iLUT                                                                      |    <0.001 |
|     FF6                                                                                               |     0.022 |
|   UU4_Sdata_out                                                                                       |     0.004 |
|     FF1                                                                                               |     0.002 |
|       U0                                                                                              |     0.002 |
|         inst_fifo_gen                                                                                 |     0.002 |
|           gconvfifo.rf                                                                                |     0.002 |
|             grf.rf                                                                                    |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                              |    <0.001 |
|                 rd_pntr_cdc_inst                                                                      |    <0.001 |
|                 wr_pntr_cdc_inst                                                                      |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                 gras.rsts                                                                             |    <0.001 |
|                   c0                                                                                  |    <0.001 |
|                   c1                                                                                  |    <0.001 |
|                 rpntr                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                 gwas.wsts                                                                             |    <0.001 |
|                   c1                                                                                  |    <0.001 |
|                   c2                                                                                  |    <0.001 |
|                 wpntr                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                              |    <0.001 |
|                   inst_blk_mem_gen                                                                    |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                              |    <0.001 |
|                       valid.cstr                                                                      |    <0.001 |
|                         ramloop[0].ram.r                                                              |    <0.001 |
|               rstblk                                                                                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                 |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                 |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                          |    <0.001 |
|     FF2                                                                                               |     0.002 |
|       U0                                                                                              |     0.002 |
|         inst_fifo_gen                                                                                 |     0.002 |
|           gconvfifo.rf                                                                                |     0.002 |
|             grf.rf                                                                                    |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                              |    <0.001 |
|                 rd_pntr_cdc_inst                                                                      |    <0.001 |
|                 wr_pntr_cdc_inst                                                                      |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                     |    <0.001 |
|                 gras.rsts                                                                             |    <0.001 |
|                   c0                                                                                  |    <0.001 |
|                   c1                                                                                  |    <0.001 |
|                 rpntr                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                |    <0.001 |
|                 gwas.wsts                                                                             |    <0.001 |
|                   c1                                                                                  |    <0.001 |
|                   c2                                                                                  |    <0.001 |
|                 wpntr                                                                                 |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                   |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                              |    <0.001 |
|                   inst_blk_mem_gen                                                                    |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                              |    <0.001 |
|                       valid.cstr                                                                      |    <0.001 |
|                         ramloop[0].ram.r                                                              |    <0.001 |
|               rstblk                                                                                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                 |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                 |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                          |    <0.001 |
|   UU5                                                                                                 |     0.007 |
|     LL2                                                                                               |     0.007 |
|       inst                                                                                            |     0.007 |
|         ila_core_inst                                                                                 |     0.007 |
|           ila_trace_memory_inst                                                                       |     0.001 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                  |     0.001 |
|               inst_blk_mem_gen                                                                        |     0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                                  |     0.001 |
|                   valid.cstr                                                                          |     0.001 |
|                     ramloop[0].ram.r                                                                  |    <0.001 |
|                       prim_noinit.ram                                                                 |    <0.001 |
|                     ramloop[1].ram.r                                                                  |    <0.001 |
|                       prim_noinit.ram                                                                 |    <0.001 |
|           u_ila_cap_ctrl                                                                              |    <0.001 |
|             U_CDONE                                                                                   |    <0.001 |
|             U_NS0                                                                                     |    <0.001 |
|             U_NS1                                                                                     |    <0.001 |
|             u_cap_addrgen                                                                             |    <0.001 |
|               U_CMPRESET                                                                              |    <0.001 |
|               u_cap_sample_counter                                                                    |    <0.001 |
|                 U_SCE                                                                                 |    <0.001 |
|                 U_SCMPCE                                                                              |    <0.001 |
|                 U_SCRST                                                                               |    <0.001 |
|                 u_scnt_cmp                                                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                     DUT                                                                               |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                         u_srlA                                                                        |    <0.001 |
|                         u_srlB                                                                        |    <0.001 |
|                         u_srlC                                                                        |    <0.001 |
|                         u_srlD                                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                         u_srlA                                                                        |    <0.001 |
|                         u_srlB                                                                        |    <0.001 |
|                         u_srlC                                                                        |    <0.001 |
|                         u_srlD                                                                        |    <0.001 |
|               u_cap_window_counter                                                                    |    <0.001 |
|                 U_WCE                                                                                 |    <0.001 |
|                 U_WHCMPCE                                                                             |    <0.001 |
|                 U_WLCMPCE                                                                             |    <0.001 |
|                 u_wcnt_hcmp                                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                     DUT                                                                               |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                         u_srlA                                                                        |    <0.001 |
|                         u_srlB                                                                        |    <0.001 |
|                         u_srlC                                                                        |    <0.001 |
|                         u_srlD                                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                         u_srlA                                                                        |    <0.001 |
|                         u_srlB                                                                        |    <0.001 |
|                         u_srlC                                                                        |    <0.001 |
|                         u_srlD                                                                        |    <0.001 |
|                 u_wcnt_lcmp                                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                     DUT                                                                               |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                         u_srlA                                                                        |    <0.001 |
|                         u_srlB                                                                        |    <0.001 |
|                         u_srlC                                                                        |    <0.001 |
|                         u_srlD                                                                        |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                         u_srlA                                                                        |    <0.001 |
|                         u_srlB                                                                        |    <0.001 |
|                         u_srlC                                                                        |    <0.001 |
|                         u_srlD                                                                        |    <0.001 |
|           u_ila_regs                                                                                  |     0.003 |
|             MU_SRL[0].mu_srl_reg                                                                      |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                                      |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                                      |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                                      |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                                      |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                                                      |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                                                      |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                                      |    <0.001 |
|             U_XSDB_SLAVE                                                                              |    <0.001 |
|             reg_15                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_16                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_17                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_18                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_19                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_1a                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_6                                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_7                                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_8                                                                                     |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                    |    <0.001 |
|             reg_80                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_81                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_82                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_83                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_84                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_85                                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_887                                                                                   |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                    |    <0.001 |
|             reg_88d                                                                                   |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                    |    <0.001 |
|             reg_890                                                                                   |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                    |    <0.001 |
|             reg_9                                                                                     |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                    |    <0.001 |
|             reg_srl_fff                                                                               |    <0.001 |
|             reg_stream_ffd                                                                            |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                      |    <0.001 |
|             reg_stream_ffe                                                                            |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                    |    <0.001 |
|           u_ila_reset_ctrl                                                                            |    <0.001 |
|             arm_detection_inst                                                                        |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                                                |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                                               |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                                               |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                                              |    <0.001 |
|             halt_detection_inst                                                                       |    <0.001 |
|           u_trig                                                                                      |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                            |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                 |    <0.001 |
|                 DUT                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                        |    <0.001 |
|                     u_srlA                                                                            |    <0.001 |
|                     u_srlB                                                                            |    <0.001 |
|                     u_srlC                                                                            |    <0.001 |
|                     u_srlD                                                                            |    <0.001 |
|             U_TM                                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                   DUT                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                   DUT                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                   DUT                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                   DUT                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                   DUT                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                   DUT                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                               |    <0.001 |
|                   DUT                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                       u_srlA                                                                          |    <0.001 |
|                       u_srlB                                                                          |    <0.001 |
|                       u_srlC                                                                          |    <0.001 |
|                       u_srlD                                                                          |    <0.001 |
|           xsdb_memory_read_inst                                                                       |    <0.001 |
|     uart_rx_inst1                                                                                     |    <0.001 |
|     uart_tx_inst                                                                                      |    <0.001 |
|   dbg_hub                                                                                             |     0.003 |
|     inst                                                                                              |     0.003 |
|       BSCANID.u_xsdbm_id                                                                              |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                                          |     0.002 |
|           U_ICON_INTERFACE                                                                            |     0.002 |
|             U_CMD1                                                                                    |    <0.001 |
|             U_CMD2                                                                                    |    <0.001 |
|             U_CMD3                                                                                    |    <0.001 |
|             U_CMD4                                                                                    |    <0.001 |
|             U_CMD5                                                                                    |    <0.001 |
|             U_CMD6_RD                                                                                 |    <0.001 |
|               U_RD_FIFO                                                                               |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                                 |    <0.001 |
|                   inst_fifo_gen                                                                       |    <0.001 |
|                     gconvfifo.rf                                                                      |    <0.001 |
|                       grf.rf                                                                          |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                      |    <0.001 |
|                           gr1.gr1_int.rfwft                                                           |    <0.001 |
|                           gras.rsts                                                                   |    <0.001 |
|                           rpntr                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                      |    <0.001 |
|                           gwas.wsts                                                                   |    <0.001 |
|                           wpntr                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                         |    <0.001 |
|                           gdm.dm_gen.dm                                                               |    <0.001 |
|                             RAM_reg_0_15_0_5                                                          |    <0.001 |
|                             RAM_reg_0_15_12_15                                                        |    <0.001 |
|                             RAM_reg_0_15_6_11                                                         |    <0.001 |
|                         rstblk                                                                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                    |    <0.001 |
|             U_CMD6_WR                                                                                 |    <0.001 |
|               U_WR_FIFO                                                                               |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                                 |    <0.001 |
|                   inst_fifo_gen                                                                       |    <0.001 |
|                     gconvfifo.rf                                                                      |    <0.001 |
|                       grf.rf                                                                          |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                      |    <0.001 |
|                           gras.rsts                                                                   |    <0.001 |
|                           rpntr                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                      |    <0.001 |
|                           gwas.wsts                                                                   |    <0.001 |
|                           wpntr                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                         |    <0.001 |
|                           gdm.dm_gen.dm                                                               |    <0.001 |
|                             RAM_reg_0_15_0_5                                                          |    <0.001 |
|                             RAM_reg_0_15_12_15                                                        |    <0.001 |
|                             RAM_reg_0_15_6_11                                                         |    <0.001 |
|                         rstblk                                                                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                    |    <0.001 |
|             U_CMD7_CTL                                                                                |    <0.001 |
|             U_CMD7_STAT                                                                               |    <0.001 |
|             U_STATIC_STATUS                                                                           |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                                   |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                              |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                       |    <0.001 |
|             U_RD_ABORT_FLAG                                                                           |    <0.001 |
|             U_RD_REQ_FLAG                                                                             |    <0.001 |
|             U_TIMER                                                                                   |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                               |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                                          |    <0.001 |
|         CORE_XSDB.U_ICON                                                                              |    <0.001 |
|           U_CMD                                                                                       |    <0.001 |
|           U_STAT                                                                                      |    <0.001 |
|           U_SYNC                                                                                      |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                                 |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                               |    <0.001 |
+-------------------------------------------------------------------------------------------------------+-----------+


