# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do IITB_RISC23_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/mux2to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:54 on May 04,2023
# vcom -reportprogress 300 -93 -work work C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture working of mux2to1
# End time: 14:44:54 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:55 on May 04,2023
# vcom -reportprogress 300 -93 -work work C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage4_Exec.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Stage4_Exec
# -- Compiling architecture behavioural of Stage4_Exec
# End time: 14:44:55 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/instr_mem.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:55 on May 04,2023
# vcom -reportprogress 300 -93 -work work C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/instr_mem.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instr_mem
# -- Compiling architecture behavioural of instr_mem
# End time: 14:44:55 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/data_mem.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:55 on May 04,2023
# vcom -reportprogress 300 -93 -work work C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/data_mem.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity data_mem
# -- Compiling architecture behavioural of data_mem
# End time: 14:44:55 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:55 on May 04,2023
# vcom -reportprogress 300 -93 -work work C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/ALU_2.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_2
# -- Compiling architecture behavioural of ALU_2
# End time: 14:44:55 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Flags.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:55 on May 04,2023
# vcom -reportprogress 300 -93 -work work C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Flags.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity carry_flag
# -- Compiling architecture behav of carry_flag
# -- Compiling entity zero_flag
# -- Compiling architecture behav of zero_flag
# End time: 14:44:55 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/regfile.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:56 on May 04,2023
# vcom -reportprogress 300 -93 -work work C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/regfile.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regfile
# -- Compiling architecture behavioural of regfile
# End time: 14:44:56 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Write_Back.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:56 on May 04,2023
# vcom -reportprogress 300 -93 -work work C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Write_Back.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Write_Back
# -- Compiling architecture WB of Write_Back
# End time: 14:44:56 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:56 on May 04,2023
# vcom -reportprogress 300 -93 -work work C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Register_Read.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Register_Read
# -- Compiling architecture RR of Register_Read
# End time: 14:44:56 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/RefAdd.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:56 on May 04,2023
# vcom -reportprogress 300 -93 -work work C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/RefAdd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RefAdd
# -- Compiling architecture king of RefAdd
# End time: 14:44:56 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/MEM_STAGE.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:56 on May 04,2023
# vcom -reportprogress 300 -93 -work work C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/MEM_STAGE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MEM_STAGE
# -- Compiling architecture Structural of MEM_STAGE
# End time: 14:44:56 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Complementor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:56 on May 04,2023
# vcom -reportprogress 300 -93 -work work C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Complementor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Complementor
# -- Compiling architecture doit of Complementor
# End time: 14:44:56 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/main.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:57 on May 04,2023
# vcom -reportprogress 300 -93 -work work C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/main.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity main
# -- Compiling architecture behav of main
# End time: 14:44:57 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_WithoutHazards.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:57 on May 04,2023
# vcom -reportprogress 300 -93 -work work C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_WithoutHazards.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Stage2_WithoutHazards
# -- Compiling architecture behav of Stage2_WithoutHazards
# End time: 14:44:57 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/pipe_reg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:57 on May 04,2023
# vcom -reportprogress 300 -93 -work work C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/pipe_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipe_reg
# -- Compiling architecture behavioural of pipe_reg
# End time: 14:44:57 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
add wave -position 0  sim:/main/clock
# Unrecognized dataset prefix: sim
add wave -position end  sim:/main/instr
# Unrecognized dataset prefix: sim
add wave -position end  sim:/main/pc
# Unrecognized dataset prefix: sim
add wave -position end  sim:/main/rf_wr
# Unrecognized dataset prefix: sim
add wave -position end  sim:/main/pc_wr_ex
# Unrecognized dataset prefix: sim
add wave -position end  sim:/main/pc_in
# Unrecognized dataset prefix: sim
add wave -position end  sim:/main/pc_in0
# Unrecognized dataset prefix: sim
add wave -position end  sim:/main/pc_in_exec
# Unrecognized dataset prefix: sim
add wave -position end  sim:/main/if_en
# Unrecognized dataset prefix: sim
add wave -position end  sim:/main/rf/RF_A1
# Unrecognized dataset prefix: sim
add wave -position end  sim:/main/rf/RF_A2
# Unrecognized dataset prefix: sim
add wave -position end  sim:/main/rf/RF_A3
# Unrecognized dataset prefix: sim
add wave -position end  sim:/main/rf/RF_D3
# Unrecognized dataset prefix: sim
add wave -position end  sim:/main/rf/RF_D1
# Unrecognized dataset prefix: sim
add wave -position end  sim:/main/rf/RF_D2
# Unrecognized dataset prefix: sim
add wave -position end  sim:/main/rf/RF_WR
# Unrecognized dataset prefix: sim
add wave -position end  sim:/main/rf/PC_WR
# Unrecognized dataset prefix: sim
vsim work.main
# vsim work.main 
# Start time: 14:45:27 on May 04,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.main(behav)
# Loading work.pipe_reg(behavioural)
# Loading work.regfile(behavioural)
# Loading work.refadd(king)
# Loading work.instr_mem(behavioural)
# Loading work.alu_2(behavioural)
# Loading work.stage2_withouthazards(behav)
# Loading work.register_read(rr)
# Loading work.complementor(doit)
# Loading work.stage4_exec(behavioural)
# Loading work.carry_flag(behav)
# Loading work.zero_flag(behav)
# Loading work.mem_stage(structural)
# Loading work.data_mem(behavioural)
# Loading work.mux2to1(working)
# Loading work.write_back(wb)
# ** Warning: (vsim-8683) Uninitialized out port /main/ex/PC_R4(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
add wave -position 0  sim:/main/clock
add wave -position end  sim:/main/instr
add wave -position end  sim:/main/pc
add wave -position end  sim:/main/rf_wr
add wave -position end  sim:/main/pc_wr_ex
add wave -position end  sim:/main/pc_in
add wave -position end  sim:/main/pc_in0
add wave -position end  sim:/main/pc_in_exec
add wave -position end  sim:/main/if_en
add wave -position end  sim:/main/rf/RF_A1
add wave -position end  sim:/main/rf/RF_A2
add wave -position end  sim:/main/rf/RF_A3
add wave -position end  sim:/main/rf/RF_D3
add wave -position end  sim:/main/rf/RF_D1
add wave -position end  sim:/main/rf/RF_D2
add wave -position end  sim:/main/rf/RF_WR
add wave -position end  sim:/main/rf/PC_WR
force -freeze sim:/main/clock 1 20, 0 {70 ps} -r 100
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /main/m_acc/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /main/i_mem
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 170 ps  Iteration: 0  Instance: /main/m_acc/mem
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 220 ps  Iteration: 0  Instance: /main/m_acc/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 270 ps  Iteration: 0  Instance: /main/m_acc/mem
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ps  Iteration: 0  Instance: /main/m_acc/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 370 ps  Iteration: 0  Instance: /main/m_acc/mem
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 420 ps  Iteration: 0  Instance: /main/m_acc/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 470 ps  Iteration: 0  Instance: /main/m_acc/mem
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 520 ps  Iteration: 0  Instance: /main/m_acc/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 570 ps  Iteration: 0  Instance: /main/m_acc/mem
# End time: 14:46:34 on May 04,2023, Elapsed time: 0:01:07
# Errors: 0, Warnings: 12
