#$ TOOL ispLEVER Classic 1.5.00.05.39.l1
#$ DATE Wed Feb 01 12:03:39 2012
#$ PROPERTY LATTICE PULL DEFAULT = DOWN
#$ MODULE mach64_verilog_project
#$ PINS 15 rows_3_:28'ke'  columns_2_:22'ke'  segments_6_:31'ke'  oneMHzClock:19'ke'  \
#  rows_2_:27'ke'  rows_1_:26'ke'  rows_0_:24'ke'  columns_1_:21'ke'  columns_0_:20'ke'  \
#  segments_5_:32'ke'  segments_4_:33'ke'  segments_3_:34'ke'  segments_2_:38'ke'  \
#  segments_1_:39'ke'  segments_0_:40'ke' 
#$ NODES 29 u0rs_u1rc_genblk1_8__uitff_q u1ks_key_reg_0_ u1ks_key_reg_1_ \
#  u1ks_key_reg_2_ u1ks_key_reg_3_ u0rs_u1rc_u0tff_q u0rs_u1rc_genblk1_0__uitff_q \
#  u0rs_u1rc_genblk1_1__uitff_q u0rs_u1rc_genblk1_2__uitff_q \
#  u0rs_u1rc_genblk1_3__uitff_q u0rs_u1rc_genblk1_4__uitff_q \
#  u0rs_u1rc_genblk1_5__uitff_q u0rs_u1rc_genblk1_6__uitff_q \
#  u0rs_u1rc_genblk1_7__uitff_q u1ks_pressed_reg_3__0_ u1ks_pressed_reg_3__1_ \
#  u1ks_pressed_reg_3__2_ u1ks_pressed_reg_3__3_ u1ks_pressed_reg_2__0_ \
#  u1ks_pressed_reg_2__1_ u1ks_pressed_reg_2__2_ u1ks_pressed_reg_2__3_ \
#  u1ks_pressed_reg_1__0_ u1ks_pressed_reg_1__1_ u1ks_pressed_reg_1__2_ \
#  u1ks_pressed_reg_1__3_ u1ks_un1_pressed_reg_1_5_n u1ks_columnDrivers_reg_1_0_reg \
#  u1ks_columnDrivers_reg_1_1_reg
.model keypadscannerdemo
.inputs rows_3_.BLIF oneMHzClock.BLIF rows_2_.BLIF rows_1_.BLIF rows_0_.BLIF \
u0rs_u1rc_genblk1_8__uitff_q.BLIF u1ks_key_reg_0_.BLIF u1ks_key_reg_1_.BLIF \
u1ks_key_reg_2_.BLIF u1ks_key_reg_3_.BLIF u0rs_u1rc_u0tff_q.BLIF \
u0rs_u1rc_genblk1_0__uitff_q.BLIF u0rs_u1rc_genblk1_1__uitff_q.BLIF \
u0rs_u1rc_genblk1_2__uitff_q.BLIF u0rs_u1rc_genblk1_3__uitff_q.BLIF \
u0rs_u1rc_genblk1_4__uitff_q.BLIF u0rs_u1rc_genblk1_5__uitff_q.BLIF \
u0rs_u1rc_genblk1_6__uitff_q.BLIF u0rs_u1rc_genblk1_7__uitff_q.BLIF \
u1ks_pressed_reg_3__0_.BLIF u1ks_pressed_reg_3__1_.BLIF \
u1ks_pressed_reg_3__2_.BLIF u1ks_pressed_reg_3__3_.BLIF \
u1ks_pressed_reg_2__0_.BLIF u1ks_pressed_reg_2__1_.BLIF \
u1ks_pressed_reg_2__2_.BLIF u1ks_pressed_reg_2__3_.BLIF \
u1ks_pressed_reg_1__0_.BLIF u1ks_pressed_reg_1__1_.BLIF \
u1ks_pressed_reg_1__2_.BLIF u1ks_pressed_reg_1__3_.BLIF \
u1ks_un1_pressed_reg_1_5_n.BLIF u1ks_columnDrivers_reg_1_0_reg.BLIF \
u1ks_columnDrivers_reg_1_1_reg.BLIF
.outputs columns_2_ segments_6_ columns_1_ columns_0_ segments_5_ segments_4_ \
segments_2_ segments_1_ segments_0_ u1ks_columnDrivers_reg_1_0_reg.D \
u1ks_columnDrivers_reg_1_0_reg.C u1ks_columnDrivers_reg_1_1_reg.D \
u1ks_columnDrivers_reg_1_1_reg.C u1ks_pressed_reg_3__2_.D \
u1ks_pressed_reg_3__2_.C u1ks_pressed_reg_3__3_.D u1ks_pressed_reg_3__3_.C \
u1ks_pressed_reg_2__0_.D u1ks_pressed_reg_2__0_.C u1ks_pressed_reg_2__1_.D \
u1ks_pressed_reg_2__1_.C u1ks_pressed_reg_2__2_.D u1ks_pressed_reg_2__2_.C \
u1ks_pressed_reg_2__3_.D u1ks_pressed_reg_2__3_.C u1ks_key_reg_0_.D \
u1ks_key_reg_0_.CE u1ks_key_reg_0_.C u1ks_key_reg_1_.D u1ks_key_reg_1_.CE \
u1ks_key_reg_1_.C u1ks_key_reg_2_.D u1ks_key_reg_2_.CE u1ks_key_reg_2_.C \
u1ks_key_reg_3_.D u1ks_key_reg_3_.CE u1ks_key_reg_3_.C \
u1ks_pressed_reg_1__0_.D u1ks_pressed_reg_1__0_.CE u1ks_pressed_reg_1__0_.C \
u1ks_pressed_reg_1__1_.D u1ks_pressed_reg_1__1_.CE u1ks_pressed_reg_1__1_.C \
u1ks_pressed_reg_1__2_.D u1ks_pressed_reg_1__2_.CE u1ks_pressed_reg_1__2_.C \
u1ks_pressed_reg_1__3_.D u1ks_pressed_reg_1__3_.CE u1ks_pressed_reg_1__3_.C \
u1ks_pressed_reg_3__0_.D u1ks_pressed_reg_3__0_.C u1ks_pressed_reg_3__1_.D \
u1ks_pressed_reg_3__1_.C u0rs_u1rc_genblk1_5__uitff_q.D \
u0rs_u1rc_genblk1_5__uitff_q.C u0rs_u1rc_genblk1_7__uitff_q.D \
u0rs_u1rc_genblk1_7__uitff_q.C u0rs_u1rc_u0tff_q.D u0rs_u1rc_u0tff_q.C \
u0rs_u1rc_genblk1_1__uitff_q.D u0rs_u1rc_genblk1_1__uitff_q.C \
u0rs_u1rc_genblk1_0__uitff_q.D u0rs_u1rc_genblk1_0__uitff_q.C \
u0rs_u1rc_genblk1_2__uitff_q.D u0rs_u1rc_genblk1_2__uitff_q.C \
u0rs_u1rc_genblk1_6__uitff_q.D u0rs_u1rc_genblk1_6__uitff_q.C \
u0rs_u1rc_genblk1_8__uitff_q.D u0rs_u1rc_genblk1_8__uitff_q.C \
u0rs_u1rc_genblk1_4__uitff_q.D u0rs_u1rc_genblk1_4__uitff_q.C \
u0rs_u1rc_genblk1_3__uitff_q.D u0rs_u1rc_genblk1_3__uitff_q.C \
u1ks_un1_pressed_reg_1_5_n segments_3_.X1 segments_3_.X2
.names rows_2_.BLIF rows_0_.BLIF u1ks_columnDrivers_reg_1_0_reg.BLIF \
u1ks_pressed_reg_1__0_.D
000 1
1-1 1
-10 0
1-0 0
0-1 0
.names rows_3_.BLIF rows_2_.BLIF rows_1_.BLIF \
u1ks_columnDrivers_reg_1_0_reg.BLIF u1ks_columnDrivers_reg_1_1_reg.BLIF \
u1ks_pressed_reg_1__1_.D
-1000 1
1-0-0 1
--1-1 1
00--0 0
0--10 0
--1-0 0
--0-1 0
.names rows_2_.BLIF rows_1_.BLIF u1ks_columnDrivers_reg_1_1_reg.BLIF \
u1ks_pressed_reg_1__2_.D
1-- 1
-11 1
00- 0
0-0 0
.names rows_1_.BLIF u1ks_columnDrivers_reg_1_1_reg.BLIF \
u1ks_pressed_reg_1__3_.D
10 1
0- 0
-1 0
.names oneMHzClock.BLIF u0rs_u1rc_u0tff_q.C
0 1
1 0
.names u0rs_u1rc_genblk1_8__uitff_q.BLIF u0rs_u1rc_genblk1_8__uitff_q.D
0 1
1 0
.names rows_3_.BLIF rows_2_.BLIF rows_1_.BLIF rows_0_.BLIF \
u1ks_un1_pressed_reg_1_5_n
1000 1
0100 1
0010 1
0001 1
0000 0
-11- 0
1-1- 0
11-- 0
--11 0
-1-1 0
1--1 0
.names u1ks_columnDrivers_reg_1_1_reg.BLIF columns_2_
1 1
0 0
.names u1ks_key_reg_0_.BLIF u1ks_key_reg_1_.BLIF u1ks_key_reg_2_.BLIF \
u1ks_key_reg_3_.BLIF segments_6_
0-00 1
-001 1
1-10 1
-1-0 1
1000 0
001- 0
-1-1 0
--11 0
.names u1ks_columnDrivers_reg_1_0_reg.BLIF columns_1_
1 1
0 0
.names u1ks_columnDrivers_reg_1_0_reg.BLIF u1ks_columnDrivers_reg_1_1_reg.BLIF \
columns_0_
00 1
1- 0
-1 0
.names u1ks_key_reg_0_.BLIF u1ks_key_reg_1_.BLIF u1ks_key_reg_2_.BLIF \
u1ks_key_reg_3_.BLIF segments_5_
11-0 1
-00- 1
00-0 1
--00 1
101- 0
011- 0
-1-1 0
--11 0
.names u1ks_key_reg_0_.BLIF u1ks_key_reg_1_.BLIF u1ks_key_reg_2_.BLIF \
u1ks_key_reg_3_.BLIF segments_4_
-00- 1
--10 1
1--0 1
010- 0
--11 0
-1-1 0
.names u1ks_key_reg_0_.BLIF u1ks_key_reg_1_.BLIF u1ks_key_reg_2_.BLIF \
u1ks_key_reg_3_.BLIF segments_2_
000- 1
01-0 1
-01- 0
1--- 0
-1-1 0
.names u1ks_key_reg_0_.BLIF u1ks_key_reg_1_.BLIF u1ks_key_reg_2_.BLIF \
u1ks_key_reg_3_.BLIF segments_1_
000- 1
-001 1
0-10 1
-010 1
1-00 0
-10- 0
11-- 0
--11 0
.names u1ks_key_reg_0_.BLIF u1ks_key_reg_1_.BLIF u1ks_key_reg_2_.BLIF \
u1ks_key_reg_3_.BLIF segments_0_
01-0 1
-001 1
-100 1
-010 1
111- 0
-000 0
--11 0
-1-1 0
.names u1ks_columnDrivers_reg_1_0_reg.BLIF u1ks_columnDrivers_reg_1_1_reg.BLIF \
u1ks_columnDrivers_reg_1_0_reg.D
00 1
1- 0
-1 0
.names u0rs_u1rc_genblk1_8__uitff_q.BLIF u1ks_columnDrivers_reg_1_0_reg.C
1 1
0 0
.names u1ks_columnDrivers_reg_1_0_reg.BLIF u1ks_columnDrivers_reg_1_1_reg.D
1 1
0 0
.names u0rs_u1rc_genblk1_8__uitff_q.BLIF u1ks_columnDrivers_reg_1_1_reg.C
1 1
0 0
.names u1ks_pressed_reg_2__2_.BLIF u1ks_pressed_reg_3__2_.D
1 1
0 0
.names u0rs_u1rc_genblk1_8__uitff_q.BLIF u1ks_pressed_reg_3__2_.C
1 1
0 0
.names u1ks_pressed_reg_2__3_.BLIF u1ks_pressed_reg_3__3_.D
1 1
0 0
.names u0rs_u1rc_genblk1_8__uitff_q.BLIF u1ks_pressed_reg_3__3_.C
1 1
0 0
.names u1ks_pressed_reg_1__0_.BLIF u1ks_pressed_reg_2__0_.D
1 1
0 0
.names u0rs_u1rc_genblk1_8__uitff_q.BLIF u1ks_pressed_reg_2__0_.C
1 1
0 0
.names u1ks_pressed_reg_1__1_.BLIF u1ks_pressed_reg_2__1_.D
1 1
0 0
.names u0rs_u1rc_genblk1_8__uitff_q.BLIF u1ks_pressed_reg_2__1_.C
1 1
0 0
.names u1ks_pressed_reg_1__2_.BLIF u1ks_pressed_reg_2__2_.D
1 1
0 0
.names u0rs_u1rc_genblk1_8__uitff_q.BLIF u1ks_pressed_reg_2__2_.C
1 1
0 0
.names u1ks_pressed_reg_1__3_.BLIF u1ks_pressed_reg_2__3_.D
1 1
0 0
.names u0rs_u1rc_genblk1_8__uitff_q.BLIF u1ks_pressed_reg_2__3_.C
1 1
0 0
.names u1ks_pressed_reg_1__0_.BLIF u1ks_key_reg_0_.D
1 1
0 0
.names u1ks_pressed_reg_3__0_.BLIF u1ks_pressed_reg_3__1_.BLIF \
u1ks_pressed_reg_3__2_.BLIF u1ks_pressed_reg_3__3_.BLIF \
u1ks_pressed_reg_2__0_.BLIF u1ks_pressed_reg_2__1_.BLIF \
u1ks_pressed_reg_2__2_.BLIF u1ks_pressed_reg_2__3_.BLIF \
u1ks_pressed_reg_1__0_.BLIF u1ks_pressed_reg_1__1_.BLIF \
u1ks_pressed_reg_1__2_.BLIF u1ks_pressed_reg_1__3_.BLIF u1ks_key_reg_0_.CE
11111111---- 1
111-111----0 1
11-111-1--0- 1
1-111-11-0-- 1
-111-1110--- 1
11--11----00 1
1-1-1-1--0-0 1
-11--11-0--0 1
1--11--1-00- 1
-1-1-1-10-0- 1
--11--1100-- 1
1---1----000 1
-1---1--0-00 1
--1---1-00-0 1
---1---1000- 1
--------0000 1
------0---1- 0
--0-------1- 0
-----0---1-- 0
-0-------1-- 0
----0---1--- 0
0-------1--- 0
-------0---1 0
---0-------1 0
.names u0rs_u1rc_genblk1_8__uitff_q.BLIF u1ks_key_reg_0_.C
1 1
0 0
.names u1ks_pressed_reg_1__1_.BLIF u1ks_key_reg_1_.D
1 1
0 0
.names u1ks_pressed_reg_3__0_.BLIF u1ks_pressed_reg_3__1_.BLIF \
u1ks_pressed_reg_3__2_.BLIF u1ks_pressed_reg_3__3_.BLIF \
u1ks_pressed_reg_2__0_.BLIF u1ks_pressed_reg_2__1_.BLIF \
u1ks_pressed_reg_2__2_.BLIF u1ks_pressed_reg_2__3_.BLIF \
u1ks_pressed_reg_1__0_.BLIF u1ks_pressed_reg_1__1_.BLIF \
u1ks_pressed_reg_1__2_.BLIF u1ks_pressed_reg_1__3_.BLIF u1ks_key_reg_1_.CE
11111111---- 1
111-111----0 1
11-111-1--0- 1
1-111-11-0-- 1
-111-1110--- 1
11--11----00 1
1-1-1-1--0-0 1
-11--11-0--0 1
1--11--1-00- 1
-1-1-1-10-0- 1
--11--1100-- 1
1---1----000 1
-1---1--0-00 1
--1---1-00-0 1
---1---1000- 1
--------0000 1
------0---1- 0
--0-------1- 0
-----0---1-- 0
-0-------1-- 0
----0---1--- 0
0-------1--- 0
-------0---1 0
---0-------1 0
.names u0rs_u1rc_genblk1_8__uitff_q.BLIF u1ks_key_reg_1_.C
1 1
0 0
.names u1ks_pressed_reg_1__2_.BLIF u1ks_key_reg_2_.D
1 1
0 0
.names u1ks_pressed_reg_3__0_.BLIF u1ks_pressed_reg_3__1_.BLIF \
u1ks_pressed_reg_3__2_.BLIF u1ks_pressed_reg_3__3_.BLIF \
u1ks_pressed_reg_2__0_.BLIF u1ks_pressed_reg_2__1_.BLIF \
u1ks_pressed_reg_2__2_.BLIF u1ks_pressed_reg_2__3_.BLIF \
u1ks_pressed_reg_1__0_.BLIF u1ks_pressed_reg_1__1_.BLIF \
u1ks_pressed_reg_1__2_.BLIF u1ks_pressed_reg_1__3_.BLIF u1ks_key_reg_2_.CE
11111111---- 1
111-111----0 1
11-111-1--0- 1
1-111-11-0-- 1
-111-1110--- 1
11--11----00 1
1-1-1-1--0-0 1
-11--11-0--0 1
1--11--1-00- 1
-1-1-1-10-0- 1
--11--1100-- 1
1---1----000 1
-1---1--0-00 1
--1---1-00-0 1
---1---1000- 1
--------0000 1
------0---1- 0
--0-------1- 0
-----0---1-- 0
-0-------1-- 0
----0---1--- 0
0-------1--- 0
-------0---1 0
---0-------1 0
.names u0rs_u1rc_genblk1_8__uitff_q.BLIF u1ks_key_reg_2_.C
1 1
0 0
.names u1ks_pressed_reg_1__3_.BLIF u1ks_key_reg_3_.D
1 1
0 0
.names u1ks_pressed_reg_3__0_.BLIF u1ks_pressed_reg_3__1_.BLIF \
u1ks_pressed_reg_3__2_.BLIF u1ks_pressed_reg_3__3_.BLIF \
u1ks_pressed_reg_2__0_.BLIF u1ks_pressed_reg_2__1_.BLIF \
u1ks_pressed_reg_2__2_.BLIF u1ks_pressed_reg_2__3_.BLIF \
u1ks_pressed_reg_1__0_.BLIF u1ks_pressed_reg_1__1_.BLIF \
u1ks_pressed_reg_1__2_.BLIF u1ks_pressed_reg_1__3_.BLIF u1ks_key_reg_3_.CE
11111111---- 1
111-111----0 1
11-111-1--0- 1
1-111-11-0-- 1
-111-1110--- 1
11--11----00 1
1-1-1-1--0-0 1
-11--11-0--0 1
1--11--1-00- 1
-1-1-1-10-0- 1
--11--1100-- 1
1---1----000 1
-1---1--0-00 1
--1---1-00-0 1
---1---1000- 1
--------0000 1
------0---1- 0
--0-------1- 0
-----0---1-- 0
-0-------1-- 0
----0---1--- 0
0-------1--- 0
-------0---1 0
---0-------1 0
.names u0rs_u1rc_genblk1_8__uitff_q.BLIF u1ks_key_reg_3_.C
1 1
0 0
.names u1ks_un1_pressed_reg_1_5_n.BLIF u1ks_pressed_reg_1__0_.CE
1 1
0 0
.names u0rs_u1rc_genblk1_8__uitff_q.BLIF u1ks_pressed_reg_1__0_.C
1 1
0 0
.names u1ks_un1_pressed_reg_1_5_n.BLIF u1ks_pressed_reg_1__1_.CE
1 1
0 0
.names u0rs_u1rc_genblk1_8__uitff_q.BLIF u1ks_pressed_reg_1__1_.C
1 1
0 0
.names u1ks_un1_pressed_reg_1_5_n.BLIF u1ks_pressed_reg_1__2_.CE
1 1
0 0
.names u0rs_u1rc_genblk1_8__uitff_q.BLIF u1ks_pressed_reg_1__2_.C
1 1
0 0
.names u1ks_un1_pressed_reg_1_5_n.BLIF u1ks_pressed_reg_1__3_.CE
1 1
0 0
.names u0rs_u1rc_genblk1_8__uitff_q.BLIF u1ks_pressed_reg_1__3_.C
1 1
0 0
.names u1ks_pressed_reg_2__0_.BLIF u1ks_pressed_reg_3__0_.D
1 1
0 0
.names u0rs_u1rc_genblk1_8__uitff_q.BLIF u1ks_pressed_reg_3__0_.C
1 1
0 0
.names u1ks_pressed_reg_2__1_.BLIF u1ks_pressed_reg_3__1_.D
1 1
0 0
.names u0rs_u1rc_genblk1_8__uitff_q.BLIF u1ks_pressed_reg_3__1_.C
1 1
0 0
.names u0rs_u1rc_genblk1_5__uitff_q.BLIF u0rs_u1rc_genblk1_5__uitff_q.D
0 1
1 0
.names u0rs_u1rc_genblk1_4__uitff_q.BLIF u0rs_u1rc_genblk1_5__uitff_q.C
0 1
1 0
.names u0rs_u1rc_genblk1_7__uitff_q.BLIF u0rs_u1rc_genblk1_7__uitff_q.D
0 1
1 0
.names u0rs_u1rc_genblk1_6__uitff_q.BLIF u0rs_u1rc_genblk1_7__uitff_q.C
0 1
1 0
.names u0rs_u1rc_u0tff_q.BLIF u0rs_u1rc_u0tff_q.D
0 1
1 0
.names u0rs_u1rc_genblk1_1__uitff_q.BLIF u0rs_u1rc_genblk1_1__uitff_q.D
0 1
1 0
.names u0rs_u1rc_genblk1_0__uitff_q.BLIF u0rs_u1rc_genblk1_1__uitff_q.C
0 1
1 0
.names u0rs_u1rc_genblk1_0__uitff_q.BLIF u0rs_u1rc_genblk1_0__uitff_q.D
0 1
1 0
.names u0rs_u1rc_u0tff_q.BLIF u0rs_u1rc_genblk1_0__uitff_q.C
0 1
1 0
.names u0rs_u1rc_genblk1_2__uitff_q.BLIF u0rs_u1rc_genblk1_2__uitff_q.D
0 1
1 0
.names u0rs_u1rc_genblk1_1__uitff_q.BLIF u0rs_u1rc_genblk1_2__uitff_q.C
0 1
1 0
.names u0rs_u1rc_genblk1_6__uitff_q.BLIF u0rs_u1rc_genblk1_6__uitff_q.D
0 1
1 0
.names u0rs_u1rc_genblk1_5__uitff_q.BLIF u0rs_u1rc_genblk1_6__uitff_q.C
0 1
1 0
.names u0rs_u1rc_genblk1_7__uitff_q.BLIF u0rs_u1rc_genblk1_8__uitff_q.C
0 1
1 0
.names u0rs_u1rc_genblk1_4__uitff_q.BLIF u0rs_u1rc_genblk1_4__uitff_q.D
0 1
1 0
.names u0rs_u1rc_genblk1_3__uitff_q.BLIF u0rs_u1rc_genblk1_4__uitff_q.C
0 1
1 0
.names u0rs_u1rc_genblk1_3__uitff_q.BLIF u0rs_u1rc_genblk1_3__uitff_q.D
0 1
1 0
.names u0rs_u1rc_genblk1_2__uitff_q.BLIF u0rs_u1rc_genblk1_3__uitff_q.C
0 1
1 0
.names u1ks_key_reg_1_.BLIF u1ks_key_reg_2_.BLIF segments_3_.X1
00 1
1- 0
-1 0
.names u1ks_key_reg_0_.BLIF u1ks_key_reg_1_.BLIF u1ks_key_reg_2_.BLIF \
u1ks_key_reg_3_.BLIF segments_3_.X2
10-0 1
01-0 1
-100 1
---1 0
00-- 0
111- 0
.end
