// Seed: 1909993038
module module_0 (
    input  wire  id_0,
    output wand  id_1,
    output tri   id_2,
    input  tri0  id_3,
    output wire  id_4,
    input  tri   id_5,
    output tri0  id_6,
    output tri   id_7,
    output tri1  id_8,
    output tri   id_9,
    output wire  id_10,
    input  uwire id_11,
    output wor   id_12
);
  wire id_14;
  wire id_15;
  timeprecision 1ps;
endmodule
module module_1 (
    output uwire id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    input  tri0  id_3
    , id_11,
    output wire  id_4,
    input  wire  id_5,
    output wand  id_6,
    input  tri1  id_7,
    input  tri   id_8,
    output tri0  id_9
);
  wire id_12 = id_12;
  reg  id_13;
  assign id_6 = 1 + id_5 + 1;
  reg id_14, id_15;
  module_0(
      id_8, id_6, id_4, id_3, id_9, id_2, id_0, id_4, id_4, id_9, id_9, id_7, id_6
  );
  always @(posedge id_2 == 1 or posedge 1 + ~id_7) begin
    id_13 = #1 id_15;
  end
endmodule
