
Robot_Config.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d830  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006e8  0800da00  0800da00  0000ea00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e0e8  0800e0e8  000101f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800e0e8  0800e0e8  0000f0e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e0f0  0800e0f0  000101f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e0f0  0800e0f0  0000f0f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e0f4  0800e0f4  0000f0f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f8  20000000  0800e0f8  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000538  200001f8  0800e2f0  000101f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000730  0800e2f0  00010730  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011d89  00000000  00000000  00010228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025f2  00000000  00000000  00021fb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010e0  00000000  00000000  000245a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d5b  00000000  00000000  00025688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023b4c  00000000  00000000  000263e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000151f0  00000000  00000000  00049f2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d72f4  00000000  00000000  0005f11f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00136413  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000060f0  00000000  00000000  00136458  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  0013c548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001f8 	.word	0x200001f8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800d9e8 	.word	0x0800d9e8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001fc 	.word	0x200001fc
 800020c:	0800d9e8 	.word	0x0800d9e8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a0 	b.w	8001020 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	460c      	mov	r4, r1
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d14e      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d70:	4694      	mov	ip, r2
 8000d72:	458c      	cmp	ip, r1
 8000d74:	4686      	mov	lr, r0
 8000d76:	fab2 f282 	clz	r2, r2
 8000d7a:	d962      	bls.n	8000e42 <__udivmoddi4+0xde>
 8000d7c:	b14a      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d7e:	f1c2 0320 	rsb	r3, r2, #32
 8000d82:	4091      	lsls	r1, r2
 8000d84:	fa20 f303 	lsr.w	r3, r0, r3
 8000d88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8c:	4319      	orrs	r1, r3
 8000d8e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f f68c 	uxth.w	r6, ip
 8000d9a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb07 1114 	mls	r1, r7, r4, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb04 f106 	mul.w	r1, r4, r6
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dba:	f080 8112 	bcs.w	8000fe2 <__udivmoddi4+0x27e>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 810f 	bls.w	8000fe2 <__udivmoddi4+0x27e>
 8000dc4:	3c02      	subs	r4, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a59      	subs	r1, r3, r1
 8000dca:	fa1f f38e 	uxth.w	r3, lr
 8000dce:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb00 f606 	mul.w	r6, r0, r6
 8000dde:	429e      	cmp	r6, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x94>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dea:	f080 80fc 	bcs.w	8000fe6 <__udivmoddi4+0x282>
 8000dee:	429e      	cmp	r6, r3
 8000df0:	f240 80f9 	bls.w	8000fe6 <__udivmoddi4+0x282>
 8000df4:	4463      	add	r3, ip
 8000df6:	3802      	subs	r0, #2
 8000df8:	1b9b      	subs	r3, r3, r6
 8000dfa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dfe:	2100      	movs	r1, #0
 8000e00:	b11d      	cbz	r5, 8000e0a <__udivmoddi4+0xa6>
 8000e02:	40d3      	lsrs	r3, r2
 8000e04:	2200      	movs	r2, #0
 8000e06:	e9c5 3200 	strd	r3, r2, [r5]
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d905      	bls.n	8000e1e <__udivmoddi4+0xba>
 8000e12:	b10d      	cbz	r5, 8000e18 <__udivmoddi4+0xb4>
 8000e14:	e9c5 0100 	strd	r0, r1, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e7f5      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e1e:	fab3 f183 	clz	r1, r3
 8000e22:	2900      	cmp	r1, #0
 8000e24:	d146      	bne.n	8000eb4 <__udivmoddi4+0x150>
 8000e26:	42a3      	cmp	r3, r4
 8000e28:	d302      	bcc.n	8000e30 <__udivmoddi4+0xcc>
 8000e2a:	4290      	cmp	r0, r2
 8000e2c:	f0c0 80f0 	bcc.w	8001010 <__udivmoddi4+0x2ac>
 8000e30:	1a86      	subs	r6, r0, r2
 8000e32:	eb64 0303 	sbc.w	r3, r4, r3
 8000e36:	2001      	movs	r0, #1
 8000e38:	2d00      	cmp	r5, #0
 8000e3a:	d0e6      	beq.n	8000e0a <__udivmoddi4+0xa6>
 8000e3c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e40:	e7e3      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	f040 8090 	bne.w	8000f68 <__udivmoddi4+0x204>
 8000e48:	eba1 040c 	sub.w	r4, r1, ip
 8000e4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e50:	fa1f f78c 	uxth.w	r7, ip
 8000e54:	2101      	movs	r1, #1
 8000e56:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e5a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e5e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e66:	fb07 f006 	mul.w	r0, r7, r6
 8000e6a:	4298      	cmp	r0, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x11c>
 8000e6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e72:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x11a>
 8000e78:	4298      	cmp	r0, r3
 8000e7a:	f200 80cd 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e7e:	4626      	mov	r6, r4
 8000e80:	1a1c      	subs	r4, r3, r0
 8000e82:	fa1f f38e 	uxth.w	r3, lr
 8000e86:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e8a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e92:	fb00 f707 	mul.w	r7, r0, r7
 8000e96:	429f      	cmp	r7, r3
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0x148>
 8000e9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea2:	d202      	bcs.n	8000eaa <__udivmoddi4+0x146>
 8000ea4:	429f      	cmp	r7, r3
 8000ea6:	f200 80b0 	bhi.w	800100a <__udivmoddi4+0x2a6>
 8000eaa:	4620      	mov	r0, r4
 8000eac:	1bdb      	subs	r3, r3, r7
 8000eae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000eb2:	e7a5      	b.n	8000e00 <__udivmoddi4+0x9c>
 8000eb4:	f1c1 0620 	rsb	r6, r1, #32
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	fa22 f706 	lsr.w	r7, r2, r6
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ec4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ec8:	ea43 030c 	orr.w	r3, r3, ip
 8000ecc:	40f4      	lsrs	r4, r6
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	0c38      	lsrs	r0, r7, #16
 8000ed4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ed8:	fbb4 fef0 	udiv	lr, r4, r0
 8000edc:	fa1f fc87 	uxth.w	ip, r7
 8000ee0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ee4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eec:	45a1      	cmp	r9, r4
 8000eee:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef2:	d90a      	bls.n	8000f0a <__udivmoddi4+0x1a6>
 8000ef4:	193c      	adds	r4, r7, r4
 8000ef6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000efa:	f080 8084 	bcs.w	8001006 <__udivmoddi4+0x2a2>
 8000efe:	45a1      	cmp	r9, r4
 8000f00:	f240 8081 	bls.w	8001006 <__udivmoddi4+0x2a2>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	eba4 0409 	sub.w	r4, r4, r9
 8000f0e:	fa1f f983 	uxth.w	r9, r3
 8000f12:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f16:	fb00 4413 	mls	r4, r0, r3, r4
 8000f1a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f1e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f22:	45a4      	cmp	ip, r4
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x1d2>
 8000f26:	193c      	adds	r4, r7, r4
 8000f28:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f2c:	d267      	bcs.n	8000ffe <__udivmoddi4+0x29a>
 8000f2e:	45a4      	cmp	ip, r4
 8000f30:	d965      	bls.n	8000ffe <__udivmoddi4+0x29a>
 8000f32:	3b02      	subs	r3, #2
 8000f34:	443c      	add	r4, r7
 8000f36:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f3a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f3e:	eba4 040c 	sub.w	r4, r4, ip
 8000f42:	429c      	cmp	r4, r3
 8000f44:	46ce      	mov	lr, r9
 8000f46:	469c      	mov	ip, r3
 8000f48:	d351      	bcc.n	8000fee <__udivmoddi4+0x28a>
 8000f4a:	d04e      	beq.n	8000fea <__udivmoddi4+0x286>
 8000f4c:	b155      	cbz	r5, 8000f64 <__udivmoddi4+0x200>
 8000f4e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f52:	eb64 040c 	sbc.w	r4, r4, ip
 8000f56:	fa04 f606 	lsl.w	r6, r4, r6
 8000f5a:	40cb      	lsrs	r3, r1
 8000f5c:	431e      	orrs	r6, r3
 8000f5e:	40cc      	lsrs	r4, r1
 8000f60:	e9c5 6400 	strd	r6, r4, [r5]
 8000f64:	2100      	movs	r1, #0
 8000f66:	e750      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000f68:	f1c2 0320 	rsb	r3, r2, #32
 8000f6c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f70:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f74:	fa24 f303 	lsr.w	r3, r4, r3
 8000f78:	4094      	lsls	r4, r2
 8000f7a:	430c      	orrs	r4, r1
 8000f7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f80:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f84:	fa1f f78c 	uxth.w	r7, ip
 8000f88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f8c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f90:	0c23      	lsrs	r3, r4, #16
 8000f92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f96:	fb00 f107 	mul.w	r1, r0, r7
 8000f9a:	4299      	cmp	r1, r3
 8000f9c:	d908      	bls.n	8000fb0 <__udivmoddi4+0x24c>
 8000f9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fa6:	d22c      	bcs.n	8001002 <__udivmoddi4+0x29e>
 8000fa8:	4299      	cmp	r1, r3
 8000faa:	d92a      	bls.n	8001002 <__udivmoddi4+0x29e>
 8000fac:	3802      	subs	r0, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	1a5b      	subs	r3, r3, r1
 8000fb2:	b2a4      	uxth	r4, r4
 8000fb4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fb8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fbc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fc0:	fb01 f307 	mul.w	r3, r1, r7
 8000fc4:	42a3      	cmp	r3, r4
 8000fc6:	d908      	bls.n	8000fda <__udivmoddi4+0x276>
 8000fc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fcc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fd0:	d213      	bcs.n	8000ffa <__udivmoddi4+0x296>
 8000fd2:	42a3      	cmp	r3, r4
 8000fd4:	d911      	bls.n	8000ffa <__udivmoddi4+0x296>
 8000fd6:	3902      	subs	r1, #2
 8000fd8:	4464      	add	r4, ip
 8000fda:	1ae4      	subs	r4, r4, r3
 8000fdc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fe0:	e739      	b.n	8000e56 <__udivmoddi4+0xf2>
 8000fe2:	4604      	mov	r4, r0
 8000fe4:	e6f0      	b.n	8000dc8 <__udivmoddi4+0x64>
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	e706      	b.n	8000df8 <__udivmoddi4+0x94>
 8000fea:	45c8      	cmp	r8, r9
 8000fec:	d2ae      	bcs.n	8000f4c <__udivmoddi4+0x1e8>
 8000fee:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ff2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ff6:	3801      	subs	r0, #1
 8000ff8:	e7a8      	b.n	8000f4c <__udivmoddi4+0x1e8>
 8000ffa:	4631      	mov	r1, r6
 8000ffc:	e7ed      	b.n	8000fda <__udivmoddi4+0x276>
 8000ffe:	4603      	mov	r3, r0
 8001000:	e799      	b.n	8000f36 <__udivmoddi4+0x1d2>
 8001002:	4630      	mov	r0, r6
 8001004:	e7d4      	b.n	8000fb0 <__udivmoddi4+0x24c>
 8001006:	46d6      	mov	lr, sl
 8001008:	e77f      	b.n	8000f0a <__udivmoddi4+0x1a6>
 800100a:	4463      	add	r3, ip
 800100c:	3802      	subs	r0, #2
 800100e:	e74d      	b.n	8000eac <__udivmoddi4+0x148>
 8001010:	4606      	mov	r6, r0
 8001012:	4623      	mov	r3, r4
 8001014:	4608      	mov	r0, r1
 8001016:	e70f      	b.n	8000e38 <__udivmoddi4+0xd4>
 8001018:	3e02      	subs	r6, #2
 800101a:	4463      	add	r3, ip
 800101c:	e730      	b.n	8000e80 <__udivmoddi4+0x11c>
 800101e:	bf00      	nop

08001020 <__aeabi_idiv0>:
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <BNO055_Read>:
    uint8_t buf[2] = {reg, data};
    return HAL_I2C_Master_Transmit(hi2c, BNO055_I2C_ADDR, buf, 2, HAL_MAX_DELAY);
}

static HAL_StatusTypeDef BNO055_Read(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t *data, uint8_t len)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b088      	sub	sp, #32
 8001028:	af02      	add	r7, sp, #8
 800102a:	60f8      	str	r0, [r7, #12]
 800102c:	607a      	str	r2, [r7, #4]
 800102e:	461a      	mov	r2, r3
 8001030:	460b      	mov	r3, r1
 8001032:	72fb      	strb	r3, [r7, #11]
 8001034:	4613      	mov	r3, r2
 8001036:	72bb      	strb	r3, [r7, #10]
    HAL_StatusTypeDef status;

    status = HAL_I2C_Master_Transmit(hi2c, BNO055_I2C_ADDR, &reg, 1, HAL_MAX_DELAY);
 8001038:	f107 020b 	add.w	r2, r7, #11
 800103c:	f04f 33ff 	mov.w	r3, #4294967295
 8001040:	9300      	str	r3, [sp, #0]
 8001042:	2301      	movs	r3, #1
 8001044:	2150      	movs	r1, #80	@ 0x50
 8001046:	68f8      	ldr	r0, [r7, #12]
 8001048:	f002 ff46 	bl	8003ed8 <HAL_I2C_Master_Transmit>
 800104c:	4603      	mov	r3, r0
 800104e:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) return status;
 8001050:	7dfb      	ldrb	r3, [r7, #23]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <BNO055_Read+0x36>
 8001056:	7dfb      	ldrb	r3, [r7, #23]
 8001058:	e00a      	b.n	8001070 <BNO055_Read+0x4c>

    return HAL_I2C_Master_Receive(hi2c, BNO055_I2C_ADDR, data, len, HAL_MAX_DELAY);
 800105a:	7abb      	ldrb	r3, [r7, #10]
 800105c:	b29b      	uxth	r3, r3
 800105e:	f04f 32ff 	mov.w	r2, #4294967295
 8001062:	9200      	str	r2, [sp, #0]
 8001064:	687a      	ldr	r2, [r7, #4]
 8001066:	2150      	movs	r1, #80	@ 0x50
 8001068:	68f8      	ldr	r0, [r7, #12]
 800106a:	f003 f833 	bl	80040d4 <HAL_I2C_Master_Receive>
 800106e:	4603      	mov	r3, r0
}
 8001070:	4618      	mov	r0, r3
 8001072:	3718      	adds	r7, #24
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}

08001078 <BNO055_GetAccelerometer>:

    return HAL_OK;
}

HAL_StatusTypeDef BNO055_GetAccelerometer(I2C_HandleTypeDef *hi2c, BNO055_Data_t *data)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];
    HAL_StatusTypeDef status;

    status = BNO055_Read(hi2c, BNO055_ACCEL_DATA_X_LSB, buf, 6);
 8001082:	f107 0208 	add.w	r2, r7, #8
 8001086:	2306      	movs	r3, #6
 8001088:	2108      	movs	r1, #8
 800108a:	6878      	ldr	r0, [r7, #4]
 800108c:	f7ff ffca 	bl	8001024 <BNO055_Read>
 8001090:	4603      	mov	r3, r0
 8001092:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) return status;
 8001094:	7bfb      	ldrb	r3, [r7, #15]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <BNO055_GetAccelerometer+0x26>
 800109a:	7bfb      	ldrb	r3, [r7, #15]
 800109c:	e036      	b.n	800110c <BNO055_GetAccelerometer+0x94>

    // Convert to m/s^2 (BNO055 accelerometer LSB = 1/100 m/s^2)
    data->accel_x = (int16_t)((buf[1] << 8) | buf[0]) / 100.0f;
 800109e:	7a7b      	ldrb	r3, [r7, #9]
 80010a0:	021b      	lsls	r3, r3, #8
 80010a2:	b21a      	sxth	r2, r3
 80010a4:	7a3b      	ldrb	r3, [r7, #8]
 80010a6:	b21b      	sxth	r3, r3
 80010a8:	4313      	orrs	r3, r2
 80010aa:	b21b      	sxth	r3, r3
 80010ac:	ee07 3a90 	vmov	s15, r3
 80010b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010b4:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8001114 <BNO055_GetAccelerometer+0x9c>
 80010b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	edc3 7a00 	vstr	s15, [r3]
    data->accel_y = (int16_t)((buf[3] << 8) | buf[2]) / 100.0f;
 80010c2:	7afb      	ldrb	r3, [r7, #11]
 80010c4:	021b      	lsls	r3, r3, #8
 80010c6:	b21a      	sxth	r2, r3
 80010c8:	7abb      	ldrb	r3, [r7, #10]
 80010ca:	b21b      	sxth	r3, r3
 80010cc:	4313      	orrs	r3, r2
 80010ce:	b21b      	sxth	r3, r3
 80010d0:	ee07 3a90 	vmov	s15, r3
 80010d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010d8:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8001114 <BNO055_GetAccelerometer+0x9c>
 80010dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	edc3 7a01 	vstr	s15, [r3, #4]
    data->accel_z = (int16_t)((buf[5] << 8) | buf[4]) / 100.0f;
 80010e6:	7b7b      	ldrb	r3, [r7, #13]
 80010e8:	021b      	lsls	r3, r3, #8
 80010ea:	b21a      	sxth	r2, r3
 80010ec:	7b3b      	ldrb	r3, [r7, #12]
 80010ee:	b21b      	sxth	r3, r3
 80010f0:	4313      	orrs	r3, r2
 80010f2:	b21b      	sxth	r3, r3
 80010f4:	ee07 3a90 	vmov	s15, r3
 80010f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010fc:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8001114 <BNO055_GetAccelerometer+0x9c>
 8001100:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	edc3 7a02 	vstr	s15, [r3, #8]

    return HAL_OK;
 800110a:	2300      	movs	r3, #0
}
 800110c:	4618      	mov	r0, r3
 800110e:	3710      	adds	r7, #16
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	42c80000 	.word	0x42c80000

08001118 <BNO055_GetGyroscope>:

HAL_StatusTypeDef BNO055_GetGyroscope(I2C_HandleTypeDef *hi2c, BNO055_Data_t *data)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];
    HAL_StatusTypeDef status;

    status = BNO055_Read(hi2c, BNO055_GYRO_DATA_X_LSB, buf, 6);
 8001122:	f107 0208 	add.w	r2, r7, #8
 8001126:	2306      	movs	r3, #6
 8001128:	2114      	movs	r1, #20
 800112a:	6878      	ldr	r0, [r7, #4]
 800112c:	f7ff ff7a 	bl	8001024 <BNO055_Read>
 8001130:	4603      	mov	r3, r0
 8001132:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) return status;
 8001134:	7bfb      	ldrb	r3, [r7, #15]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <BNO055_GetGyroscope+0x26>
 800113a:	7bfb      	ldrb	r3, [r7, #15]
 800113c:	e036      	b.n	80011ac <BNO055_GetGyroscope+0x94>

    // Convert to degrees/s (BNO055 gyroscope LSB = 1/16 degree/s)
    data->gyro_x = (int16_t)((buf[1] << 8) | buf[0]) / 16.0f;
 800113e:	7a7b      	ldrb	r3, [r7, #9]
 8001140:	021b      	lsls	r3, r3, #8
 8001142:	b21a      	sxth	r2, r3
 8001144:	7a3b      	ldrb	r3, [r7, #8]
 8001146:	b21b      	sxth	r3, r3
 8001148:	4313      	orrs	r3, r2
 800114a:	b21b      	sxth	r3, r3
 800114c:	ee07 3a90 	vmov	s15, r3
 8001150:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001154:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001158:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	edc3 7a03 	vstr	s15, [r3, #12]
    data->gyro_y = (int16_t)((buf[3] << 8) | buf[2]) / 16.0f;
 8001162:	7afb      	ldrb	r3, [r7, #11]
 8001164:	021b      	lsls	r3, r3, #8
 8001166:	b21a      	sxth	r2, r3
 8001168:	7abb      	ldrb	r3, [r7, #10]
 800116a:	b21b      	sxth	r3, r3
 800116c:	4313      	orrs	r3, r2
 800116e:	b21b      	sxth	r3, r3
 8001170:	ee07 3a90 	vmov	s15, r3
 8001174:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001178:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 800117c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	edc3 7a04 	vstr	s15, [r3, #16]
    data->gyro_z = (int16_t)((buf[5] << 8) | buf[4]) / 16.0f;
 8001186:	7b7b      	ldrb	r3, [r7, #13]
 8001188:	021b      	lsls	r3, r3, #8
 800118a:	b21a      	sxth	r2, r3
 800118c:	7b3b      	ldrb	r3, [r7, #12]
 800118e:	b21b      	sxth	r3, r3
 8001190:	4313      	orrs	r3, r2
 8001192:	b21b      	sxth	r3, r3
 8001194:	ee07 3a90 	vmov	s15, r3
 8001198:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800119c:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80011a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	edc3 7a05 	vstr	s15, [r3, #20]

    return HAL_OK;
 80011aa:	2300      	movs	r3, #0
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	3710      	adds	r7, #16
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}

080011b4 <BNO055_GetEulerAngles>:

HAL_StatusTypeDef BNO055_GetEulerAngles(I2C_HandleTypeDef *hi2c, BNO055_Data_t *data)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b084      	sub	sp, #16
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
 80011bc:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];
    HAL_StatusTypeDef status;

    status = BNO055_Read(hi2c, BNO055_EULER_H_LSB, buf, 6);
 80011be:	f107 0208 	add.w	r2, r7, #8
 80011c2:	2306      	movs	r3, #6
 80011c4:	211a      	movs	r1, #26
 80011c6:	6878      	ldr	r0, [r7, #4]
 80011c8:	f7ff ff2c 	bl	8001024 <BNO055_Read>
 80011cc:	4603      	mov	r3, r0
 80011ce:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) return status;
 80011d0:	7bfb      	ldrb	r3, [r7, #15]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <BNO055_GetEulerAngles+0x26>
 80011d6:	7bfb      	ldrb	r3, [r7, #15]
 80011d8:	e036      	b.n	8001248 <BNO055_GetEulerAngles+0x94>

    // Convert to degrees (BNO055 euler angles are in degrees * 16)
    data->euler_h = (int16_t)((buf[1] << 8) | buf[0]) / 16.0f;
 80011da:	7a7b      	ldrb	r3, [r7, #9]
 80011dc:	021b      	lsls	r3, r3, #8
 80011de:	b21a      	sxth	r2, r3
 80011e0:	7a3b      	ldrb	r3, [r7, #8]
 80011e2:	b21b      	sxth	r3, r3
 80011e4:	4313      	orrs	r3, r2
 80011e6:	b21b      	sxth	r3, r3
 80011e8:	ee07 3a90 	vmov	s15, r3
 80011ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011f0:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80011f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	edc3 7a06 	vstr	s15, [r3, #24]
    data->euler_r = (int16_t)((buf[3] << 8) | buf[2]) / 16.0f;
 80011fe:	7afb      	ldrb	r3, [r7, #11]
 8001200:	021b      	lsls	r3, r3, #8
 8001202:	b21a      	sxth	r2, r3
 8001204:	7abb      	ldrb	r3, [r7, #10]
 8001206:	b21b      	sxth	r3, r3
 8001208:	4313      	orrs	r3, r2
 800120a:	b21b      	sxth	r3, r3
 800120c:	ee07 3a90 	vmov	s15, r3
 8001210:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001214:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001218:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	edc3 7a07 	vstr	s15, [r3, #28]
    data->euler_p = (int16_t)((buf[5] << 8) | buf[4]) / 16.0f;
 8001222:	7b7b      	ldrb	r3, [r7, #13]
 8001224:	021b      	lsls	r3, r3, #8
 8001226:	b21a      	sxth	r2, r3
 8001228:	7b3b      	ldrb	r3, [r7, #12]
 800122a:	b21b      	sxth	r3, r3
 800122c:	4313      	orrs	r3, r2
 800122e:	b21b      	sxth	r3, r3
 8001230:	ee07 3a90 	vmov	s15, r3
 8001234:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001238:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 800123c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	edc3 7a08 	vstr	s15, [r3, #32]

    return HAL_OK;
 8001246:	2300      	movs	r3, #0
}
 8001248:	4618      	mov	r0, r3
 800124a:	3710      	adds	r7, #16
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <BNO055_GetQuaternion>:

HAL_StatusTypeDef BNO055_GetQuaternion(I2C_HandleTypeDef *hi2c, BNO055_Data_t *data)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
 8001258:	6039      	str	r1, [r7, #0]
    uint8_t buf[8];
    HAL_StatusTypeDef status;

    status = BNO055_Read(hi2c, BNO055_QUATERNION_DATA_W_LSB, buf, 8);
 800125a:	f107 020c 	add.w	r2, r7, #12
 800125e:	2308      	movs	r3, #8
 8001260:	2120      	movs	r1, #32
 8001262:	6878      	ldr	r0, [r7, #4]
 8001264:	f7ff fede 	bl	8001024 <BNO055_Read>
 8001268:	4603      	mov	r3, r0
 800126a:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) return status;
 800126c:	7dfb      	ldrb	r3, [r7, #23]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <BNO055_GetQuaternion+0x26>
 8001272:	7dfb      	ldrb	r3, [r7, #23]
 8001274:	e048      	b.n	8001308 <BNO055_GetQuaternion+0xb8>

    // Convert to float (BNO055 quaternion values are scaled by 2^14)
    data->quat_w = (int16_t)((buf[1] << 8) | buf[0]) / 16384.0f;
 8001276:	7b7b      	ldrb	r3, [r7, #13]
 8001278:	021b      	lsls	r3, r3, #8
 800127a:	b21a      	sxth	r2, r3
 800127c:	7b3b      	ldrb	r3, [r7, #12]
 800127e:	b21b      	sxth	r3, r3
 8001280:	4313      	orrs	r3, r2
 8001282:	b21b      	sxth	r3, r3
 8001284:	ee07 3a90 	vmov	s15, r3
 8001288:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800128c:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8001310 <BNO055_GetQuaternion+0xc0>
 8001290:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    data->quat_x = (int16_t)((buf[3] << 8) | buf[2]) / 16384.0f;
 800129a:	7bfb      	ldrb	r3, [r7, #15]
 800129c:	021b      	lsls	r3, r3, #8
 800129e:	b21a      	sxth	r2, r3
 80012a0:	7bbb      	ldrb	r3, [r7, #14]
 80012a2:	b21b      	sxth	r3, r3
 80012a4:	4313      	orrs	r3, r2
 80012a6:	b21b      	sxth	r3, r3
 80012a8:	ee07 3a90 	vmov	s15, r3
 80012ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012b0:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8001310 <BNO055_GetQuaternion+0xc0>
 80012b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
    data->quat_y = (int16_t)((buf[5] << 8) | buf[4]) / 16384.0f;
 80012be:	7c7b      	ldrb	r3, [r7, #17]
 80012c0:	021b      	lsls	r3, r3, #8
 80012c2:	b21a      	sxth	r2, r3
 80012c4:	7c3b      	ldrb	r3, [r7, #16]
 80012c6:	b21b      	sxth	r3, r3
 80012c8:	4313      	orrs	r3, r2
 80012ca:	b21b      	sxth	r3, r3
 80012cc:	ee07 3a90 	vmov	s15, r3
 80012d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012d4:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8001310 <BNO055_GetQuaternion+0xc0>
 80012d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
    data->quat_z = (int16_t)((buf[7] << 8) | buf[6]) / 16384.0f;
 80012e2:	7cfb      	ldrb	r3, [r7, #19]
 80012e4:	021b      	lsls	r3, r3, #8
 80012e6:	b21a      	sxth	r2, r3
 80012e8:	7cbb      	ldrb	r3, [r7, #18]
 80012ea:	b21b      	sxth	r3, r3
 80012ec:	4313      	orrs	r3, r2
 80012ee:	b21b      	sxth	r3, r3
 80012f0:	ee07 3a90 	vmov	s15, r3
 80012f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012f8:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8001310 <BNO055_GetQuaternion+0xc0>
 80012fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

    return HAL_OK;
 8001306:	2300      	movs	r3, #0
}
 8001308:	4618      	mov	r0, r3
 800130a:	3718      	adds	r7, #24
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	46800000 	.word	0x46800000

08001314 <BNO055_GetAllData>:

HAL_StatusTypeDef BNO055_GetAllData(I2C_HandleTypeDef *hi2c, BNO055_Data_t *data)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b084      	sub	sp, #16
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	6039      	str	r1, [r7, #0]
    HAL_StatusTypeDef status;

    status = BNO055_GetAccelerometer(hi2c, data);
 800131e:	6839      	ldr	r1, [r7, #0]
 8001320:	6878      	ldr	r0, [r7, #4]
 8001322:	f7ff fea9 	bl	8001078 <BNO055_GetAccelerometer>
 8001326:	4603      	mov	r3, r0
 8001328:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) return status;
 800132a:	7bfb      	ldrb	r3, [r7, #15]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <BNO055_GetAllData+0x20>
 8001330:	7bfb      	ldrb	r3, [r7, #15]
 8001332:	e021      	b.n	8001378 <BNO055_GetAllData+0x64>

    status = BNO055_GetGyroscope(hi2c, data);
 8001334:	6839      	ldr	r1, [r7, #0]
 8001336:	6878      	ldr	r0, [r7, #4]
 8001338:	f7ff feee 	bl	8001118 <BNO055_GetGyroscope>
 800133c:	4603      	mov	r3, r0
 800133e:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) return status;
 8001340:	7bfb      	ldrb	r3, [r7, #15]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <BNO055_GetAllData+0x36>
 8001346:	7bfb      	ldrb	r3, [r7, #15]
 8001348:	e016      	b.n	8001378 <BNO055_GetAllData+0x64>

    status = BNO055_GetEulerAngles(hi2c, data);
 800134a:	6839      	ldr	r1, [r7, #0]
 800134c:	6878      	ldr	r0, [r7, #4]
 800134e:	f7ff ff31 	bl	80011b4 <BNO055_GetEulerAngles>
 8001352:	4603      	mov	r3, r0
 8001354:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) return status;
 8001356:	7bfb      	ldrb	r3, [r7, #15]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <BNO055_GetAllData+0x4c>
 800135c:	7bfb      	ldrb	r3, [r7, #15]
 800135e:	e00b      	b.n	8001378 <BNO055_GetAllData+0x64>

    status = BNO055_GetQuaternion(hi2c, data);
 8001360:	6839      	ldr	r1, [r7, #0]
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	f7ff ff74 	bl	8001250 <BNO055_GetQuaternion>
 8001368:	4603      	mov	r3, r0
 800136a:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) return status;
 800136c:	7bfb      	ldrb	r3, [r7, #15]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <BNO055_GetAllData+0x62>
 8001372:	7bfb      	ldrb	r3, [r7, #15]
 8001374:	e000      	b.n	8001378 <BNO055_GetAllData+0x64>

    return HAL_OK;
 8001376:	2300      	movs	r3, #0
}
 8001378:	4618      	mov	r0, r3
 800137a:	3710      	adds	r7, #16
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}

08001380 <HAL_UART_RxCpltCallback>:
int32_t lx, ly, rx, ry, cro, squ, tri, cir, up, down, left, right, ll1, rr1,
		ll2, rr2, rL, rR;
int deadzone = 50;
int l0 = 310;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(&huart4, rxbuff, 16);
 8001388:	2210      	movs	r2, #16
 800138a:	4904      	ldr	r1, [pc, #16]	@ (800139c <HAL_UART_RxCpltCallback+0x1c>)
 800138c:	4804      	ldr	r0, [pc, #16]	@ (80013a0 <HAL_UART_RxCpltCallback+0x20>)
 800138e:	f005 fa54 	bl	800683a <HAL_UART_Receive_DMA>
}
 8001392:	bf00      	nop
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	20000574 	.word	0x20000574
 80013a0:	20000418 	.word	0x20000418

080013a4 <constrain>:
int constrain(int value, int min_val, int max_val) {
 80013a4:	b480      	push	{r7}
 80013a6:	b085      	sub	sp, #20
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	60f8      	str	r0, [r7, #12]
 80013ac:	60b9      	str	r1, [r7, #8]
 80013ae:	607a      	str	r2, [r7, #4]
	if (value < min_val)
 80013b0:	68fa      	ldr	r2, [r7, #12]
 80013b2:	68bb      	ldr	r3, [r7, #8]
 80013b4:	429a      	cmp	r2, r3
 80013b6:	da01      	bge.n	80013bc <constrain+0x18>
		return min_val;
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	e006      	b.n	80013ca <constrain+0x26>
	if (value > max_val)
 80013bc:	68fa      	ldr	r2, [r7, #12]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	dd01      	ble.n	80013c8 <constrain+0x24>
		return max_val;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	e000      	b.n	80013ca <constrain+0x26>
	return value;
 80013c8:	68fb      	ldr	r3, [r7, #12]
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3714      	adds	r7, #20
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr
	...

080013d8 <compute3wheel>:
void compute3wheel() {
 80013d8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80013dc:	b08a      	sub	sp, #40	@ 0x28
 80013de:	af00      	add	r7, sp, #0
	// Calculate joystick-based velocities
	const double theta = -30 * pi / 180;
 80013e0:	a397      	add	r3, pc, #604	@ (adr r3, 8001640 <compute3wheel+0x268>)
 80013e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013e6:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double lx_rotated = lx * cos(theta) - ly * sin(theta);
 80013ea:	4b8b      	ldr	r3, [pc, #556]	@ (8001618 <compute3wheel+0x240>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff f8b8 	bl	8000564 <__aeabi_i2d>
 80013f4:	4604      	mov	r4, r0
 80013f6:	460d      	mov	r5, r1
 80013f8:	ed97 0b08 	vldr	d0, [r7, #32]
 80013fc:	f00a ff34 	bl	800c268 <cos>
 8001400:	ec53 2b10 	vmov	r2, r3, d0
 8001404:	4620      	mov	r0, r4
 8001406:	4629      	mov	r1, r5
 8001408:	f7ff f916 	bl	8000638 <__aeabi_dmul>
 800140c:	4602      	mov	r2, r0
 800140e:	460b      	mov	r3, r1
 8001410:	4690      	mov	r8, r2
 8001412:	4699      	mov	r9, r3
 8001414:	4b81      	ldr	r3, [pc, #516]	@ (800161c <compute3wheel+0x244>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff f8a3 	bl	8000564 <__aeabi_i2d>
 800141e:	4604      	mov	r4, r0
 8001420:	460d      	mov	r5, r1
 8001422:	ed97 0b08 	vldr	d0, [r7, #32]
 8001426:	f00a ff73 	bl	800c310 <sin>
 800142a:	ec53 2b10 	vmov	r2, r3, d0
 800142e:	4620      	mov	r0, r4
 8001430:	4629      	mov	r1, r5
 8001432:	f7ff f901 	bl	8000638 <__aeabi_dmul>
 8001436:	4602      	mov	r2, r0
 8001438:	460b      	mov	r3, r1
 800143a:	4640      	mov	r0, r8
 800143c:	4649      	mov	r1, r9
 800143e:	f7fe ff43 	bl	80002c8 <__aeabi_dsub>
 8001442:	4602      	mov	r2, r0
 8001444:	460b      	mov	r3, r1
 8001446:	e9c7 2306 	strd	r2, r3, [r7, #24]
	double ly_rotated = lx * sin(theta) + ly * cos(theta);
 800144a:	4b73      	ldr	r3, [pc, #460]	@ (8001618 <compute3wheel+0x240>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4618      	mov	r0, r3
 8001450:	f7ff f888 	bl	8000564 <__aeabi_i2d>
 8001454:	4604      	mov	r4, r0
 8001456:	460d      	mov	r5, r1
 8001458:	ed97 0b08 	vldr	d0, [r7, #32]
 800145c:	f00a ff58 	bl	800c310 <sin>
 8001460:	ec53 2b10 	vmov	r2, r3, d0
 8001464:	4620      	mov	r0, r4
 8001466:	4629      	mov	r1, r5
 8001468:	f7ff f8e6 	bl	8000638 <__aeabi_dmul>
 800146c:	4602      	mov	r2, r0
 800146e:	460b      	mov	r3, r1
 8001470:	4690      	mov	r8, r2
 8001472:	4699      	mov	r9, r3
 8001474:	4b69      	ldr	r3, [pc, #420]	@ (800161c <compute3wheel+0x244>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4618      	mov	r0, r3
 800147a:	f7ff f873 	bl	8000564 <__aeabi_i2d>
 800147e:	4604      	mov	r4, r0
 8001480:	460d      	mov	r5, r1
 8001482:	ed97 0b08 	vldr	d0, [r7, #32]
 8001486:	f00a feef 	bl	800c268 <cos>
 800148a:	ec53 2b10 	vmov	r2, r3, d0
 800148e:	4620      	mov	r0, r4
 8001490:	4629      	mov	r1, r5
 8001492:	f7ff f8d1 	bl	8000638 <__aeabi_dmul>
 8001496:	4602      	mov	r2, r0
 8001498:	460b      	mov	r3, r1
 800149a:	4640      	mov	r0, r8
 800149c:	4649      	mov	r1, r9
 800149e:	f7fe ff15 	bl	80002cc <__adddf3>
 80014a2:	4602      	mov	r2, r0
 80014a4:	460b      	mov	r3, r1
 80014a6:	e9c7 2304 	strd	r2, r3, [r7, #16]
	double vx = ly_rotated;
 80014aa:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80014ae:	e9c7 2302 	strd	r2, r3, [r7, #8]
	double vy = lx_rotated;
 80014b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80014b6:	e9c7 2300 	strd	r2, r3, [r7]
	w = rx;
 80014ba:	4b59      	ldr	r3, [pc, #356]	@ (8001620 <compute3wheel+0x248>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4a59      	ldr	r2, [pc, #356]	@ (8001624 <compute3wheel+0x24c>)
 80014c0:	6013      	str	r3, [r2, #0]
	target_wf = ((-0.5 * vx) + (sqrt(3) / 2) * vy + l0 * w);
 80014c2:	f04f 0200 	mov.w	r2, #0
 80014c6:	4b58      	ldr	r3, [pc, #352]	@ (8001628 <compute3wheel+0x250>)
 80014c8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80014cc:	f7ff f8b4 	bl	8000638 <__aeabi_dmul>
 80014d0:	4602      	mov	r2, r0
 80014d2:	460b      	mov	r3, r1
 80014d4:	4614      	mov	r4, r2
 80014d6:	461d      	mov	r5, r3
 80014d8:	a34d      	add	r3, pc, #308	@ (adr r3, 8001610 <compute3wheel+0x238>)
 80014da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014de:	e9d7 0100 	ldrd	r0, r1, [r7]
 80014e2:	f7ff f8a9 	bl	8000638 <__aeabi_dmul>
 80014e6:	4602      	mov	r2, r0
 80014e8:	460b      	mov	r3, r1
 80014ea:	4620      	mov	r0, r4
 80014ec:	4629      	mov	r1, r5
 80014ee:	f7fe feed 	bl	80002cc <__adddf3>
 80014f2:	4602      	mov	r2, r0
 80014f4:	460b      	mov	r3, r1
 80014f6:	4614      	mov	r4, r2
 80014f8:	461d      	mov	r5, r3
 80014fa:	4b4c      	ldr	r3, [pc, #304]	@ (800162c <compute3wheel+0x254>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a49      	ldr	r2, [pc, #292]	@ (8001624 <compute3wheel+0x24c>)
 8001500:	6812      	ldr	r2, [r2, #0]
 8001502:	fb02 f303 	mul.w	r3, r2, r3
 8001506:	4618      	mov	r0, r3
 8001508:	f7ff f82c 	bl	8000564 <__aeabi_i2d>
 800150c:	4602      	mov	r2, r0
 800150e:	460b      	mov	r3, r1
 8001510:	4620      	mov	r0, r4
 8001512:	4629      	mov	r1, r5
 8001514:	f7fe feda 	bl	80002cc <__adddf3>
 8001518:	4602      	mov	r2, r0
 800151a:	460b      	mov	r3, r1
 800151c:	4610      	mov	r0, r2
 800151e:	4619      	mov	r1, r3
 8001520:	f7ff fb3a 	bl	8000b98 <__aeabi_d2iz>
 8001524:	4603      	mov	r3, r0
 8001526:	4a42      	ldr	r2, [pc, #264]	@ (8001630 <compute3wheel+0x258>)
 8001528:	6013      	str	r3, [r2, #0]
	target_wrr = ((-0.5 * vx) - (sqrt(3) / 2) * vy + l0 * w);
 800152a:	f04f 0200 	mov.w	r2, #0
 800152e:	4b3e      	ldr	r3, [pc, #248]	@ (8001628 <compute3wheel+0x250>)
 8001530:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001534:	f7ff f880 	bl	8000638 <__aeabi_dmul>
 8001538:	4602      	mov	r2, r0
 800153a:	460b      	mov	r3, r1
 800153c:	4614      	mov	r4, r2
 800153e:	461d      	mov	r5, r3
 8001540:	a333      	add	r3, pc, #204	@ (adr r3, 8001610 <compute3wheel+0x238>)
 8001542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001546:	e9d7 0100 	ldrd	r0, r1, [r7]
 800154a:	f7ff f875 	bl	8000638 <__aeabi_dmul>
 800154e:	4602      	mov	r2, r0
 8001550:	460b      	mov	r3, r1
 8001552:	4620      	mov	r0, r4
 8001554:	4629      	mov	r1, r5
 8001556:	f7fe feb7 	bl	80002c8 <__aeabi_dsub>
 800155a:	4602      	mov	r2, r0
 800155c:	460b      	mov	r3, r1
 800155e:	4614      	mov	r4, r2
 8001560:	461d      	mov	r5, r3
 8001562:	4b32      	ldr	r3, [pc, #200]	@ (800162c <compute3wheel+0x254>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a2f      	ldr	r2, [pc, #188]	@ (8001624 <compute3wheel+0x24c>)
 8001568:	6812      	ldr	r2, [r2, #0]
 800156a:	fb02 f303 	mul.w	r3, r2, r3
 800156e:	4618      	mov	r0, r3
 8001570:	f7fe fff8 	bl	8000564 <__aeabi_i2d>
 8001574:	4602      	mov	r2, r0
 8001576:	460b      	mov	r3, r1
 8001578:	4620      	mov	r0, r4
 800157a:	4629      	mov	r1, r5
 800157c:	f7fe fea6 	bl	80002cc <__adddf3>
 8001580:	4602      	mov	r2, r0
 8001582:	460b      	mov	r3, r1
 8001584:	4610      	mov	r0, r2
 8001586:	4619      	mov	r1, r3
 8001588:	f7ff fb06 	bl	8000b98 <__aeabi_d2iz>
 800158c:	4603      	mov	r3, r0
 800158e:	4a29      	ldr	r2, [pc, #164]	@ (8001634 <compute3wheel+0x25c>)
 8001590:	6013      	str	r3, [r2, #0]
	target_wrl = (vx + l0 * w);
 8001592:	4b26      	ldr	r3, [pc, #152]	@ (800162c <compute3wheel+0x254>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a23      	ldr	r2, [pc, #140]	@ (8001624 <compute3wheel+0x24c>)
 8001598:	6812      	ldr	r2, [r2, #0]
 800159a:	fb02 f303 	mul.w	r3, r2, r3
 800159e:	4618      	mov	r0, r3
 80015a0:	f7fe ffe0 	bl	8000564 <__aeabi_i2d>
 80015a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80015a8:	f7fe fe90 	bl	80002cc <__adddf3>
 80015ac:	4602      	mov	r2, r0
 80015ae:	460b      	mov	r3, r1
 80015b0:	4610      	mov	r0, r2
 80015b2:	4619      	mov	r1, r3
 80015b4:	f7ff faf0 	bl	8000b98 <__aeabi_d2iz>
 80015b8:	4603      	mov	r3, r0
 80015ba:	4a1f      	ldr	r2, [pc, #124]	@ (8001638 <compute3wheel+0x260>)
 80015bc:	6013      	str	r3, [r2, #0]

	// Constrain target wheel speeds
	target_wf = constrain(target_wf, -800, 800);
 80015be:	4b1c      	ldr	r3, [pc, #112]	@ (8001630 <compute3wheel+0x258>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80015c6:	491d      	ldr	r1, [pc, #116]	@ (800163c <compute3wheel+0x264>)
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7ff feeb 	bl	80013a4 <constrain>
 80015ce:	4603      	mov	r3, r0
 80015d0:	4a17      	ldr	r2, [pc, #92]	@ (8001630 <compute3wheel+0x258>)
 80015d2:	6013      	str	r3, [r2, #0]
	target_wrr = constrain(target_wrr, -800, 800);
 80015d4:	4b17      	ldr	r3, [pc, #92]	@ (8001634 <compute3wheel+0x25c>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80015dc:	4917      	ldr	r1, [pc, #92]	@ (800163c <compute3wheel+0x264>)
 80015de:	4618      	mov	r0, r3
 80015e0:	f7ff fee0 	bl	80013a4 <constrain>
 80015e4:	4603      	mov	r3, r0
 80015e6:	4a13      	ldr	r2, [pc, #76]	@ (8001634 <compute3wheel+0x25c>)
 80015e8:	6013      	str	r3, [r2, #0]
	target_wrl = constrain(target_wrl, -800, 800);
 80015ea:	4b13      	ldr	r3, [pc, #76]	@ (8001638 <compute3wheel+0x260>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80015f2:	4912      	ldr	r1, [pc, #72]	@ (800163c <compute3wheel+0x264>)
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7ff fed5 	bl	80013a4 <constrain>
 80015fa:	4603      	mov	r3, r0
 80015fc:	4a0e      	ldr	r2, [pc, #56]	@ (8001638 <compute3wheel+0x260>)
 80015fe:	6013      	str	r3, [r2, #0]
}
 8001600:	bf00      	nop
 8001602:	3728      	adds	r7, #40	@ 0x28
 8001604:	46bd      	mov	sp, r7
 8001606:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800160a:	bf00      	nop
 800160c:	f3af 8000 	nop.w
 8001610:	e8584caa 	.word	0xe8584caa
 8001614:	3febb67a 	.word	0x3febb67a
 8001618:	20000594 	.word	0x20000594
 800161c:	20000598 	.word	0x20000598
 8001620:	2000059c 	.word	0x2000059c
 8001624:	20000590 	.word	0x20000590
 8001628:	bfe00000 	.word	0xbfe00000
 800162c:	2000000c 	.word	0x2000000c
 8001630:	20000584 	.word	0x20000584
 8001634:	20000588 	.word	0x20000588
 8001638:	2000058c 	.word	0x2000058c
 800163c:	fffffce0 	.word	0xfffffce0
 8001640:	382b64d8 	.word	0x382b64d8
 8001644:	bfe0c152 	.word	0xbfe0c152

08001648 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001648:	b5f0      	push	{r4, r5, r6, r7, lr}
 800164a:	b089      	sub	sp, #36	@ 0x24
 800164c:	af06      	add	r7, sp, #24

  /* USER CODE BEGIN 1 */
	HAL_UART_Receive_DMA(&huart4, rxbuff, 16);
 800164e:	2210      	movs	r2, #16
 8001650:	497f      	ldr	r1, [pc, #508]	@ (8001850 <main+0x208>)
 8001652:	4880      	ldr	r0, [pc, #512]	@ (8001854 <main+0x20c>)
 8001654:	f005 f8f1 	bl	800683a <HAL_UART_Receive_DMA>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001658:	f001 fba2 	bl	8002da0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800165c:	f000 fbf2 	bl	8001e44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001660:	f000 fee4 	bl	800242c <MX_GPIO_Init>
  MX_DMA_Init();
 8001664:	f000 fec2 	bl	80023ec <MX_DMA_Init>
  MX_TIM5_Init();
 8001668:	f000 fcdc 	bl	8002024 <MX_TIM5_Init>
  MX_TIM3_Init();
 800166c:	f000 fc86 	bl	8001f7c <MX_TIM3_Init>
  MX_TIM8_Init();
 8001670:	f000 fd26 	bl	80020c0 <MX_TIM8_Init>
  MX_TIM10_Init();
 8001674:	f000 fd7c 	bl	8002170 <MX_TIM10_Init>
  MX_TIM11_Init();
 8001678:	f000 fdc8 	bl	800220c <MX_TIM11_Init>
  MX_TIM13_Init();
 800167c:	f000 fe14 	bl	80022a8 <MX_TIM13_Init>
  MX_UART4_Init();
 8001680:	f000 fe60 	bl	8002344 <MX_UART4_Init>
  MX_USART2_UART_Init();
 8001684:	f000 fe88 	bl	8002398 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8001688:	f000 fc4a 	bl	8001f20 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
	HAL_UART_Receive_DMA(&huart4, rxbuff, 16);
 800168c:	2210      	movs	r2, #16
 800168e:	4970      	ldr	r1, [pc, #448]	@ (8001850 <main+0x208>)
 8001690:	4870      	ldr	r0, [pc, #448]	@ (8001854 <main+0x20c>)
 8001692:	f005 f8d2 	bl	800683a <HAL_UART_Receive_DMA>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		/* ps5 controller */
		lx = (rxbuff[0] & 0x80) ?
 8001696:	4b6e      	ldr	r3, [pc, #440]	@ (8001850 <main+0x208>)
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[0] - 256 : (int32_t) rxbuff[0];
 800169c:	2b00      	cmp	r3, #0
 800169e:	da04      	bge.n	80016aa <main+0x62>
 80016a0:	4b6b      	ldr	r3, [pc, #428]	@ (8001850 <main+0x208>)
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80016a8:	e001      	b.n	80016ae <main+0x66>
 80016aa:	4b69      	ldr	r3, [pc, #420]	@ (8001850 <main+0x208>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
		lx = (rxbuff[0] & 0x80) ?
 80016ae:	4a6a      	ldr	r2, [pc, #424]	@ (8001858 <main+0x210>)
 80016b0:	6013      	str	r3, [r2, #0]
		ly = (rxbuff[1] & 0x80) ?
 80016b2:	4b67      	ldr	r3, [pc, #412]	@ (8001850 <main+0x208>)
 80016b4:	785b      	ldrb	r3, [r3, #1]
 80016b6:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[1] - 256 : (int32_t) rxbuff[1];
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	da04      	bge.n	80016c6 <main+0x7e>
 80016bc:	4b64      	ldr	r3, [pc, #400]	@ (8001850 <main+0x208>)
 80016be:	785b      	ldrb	r3, [r3, #1]
 80016c0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80016c4:	e001      	b.n	80016ca <main+0x82>
 80016c6:	4b62      	ldr	r3, [pc, #392]	@ (8001850 <main+0x208>)
 80016c8:	785b      	ldrb	r3, [r3, #1]
		ly = (rxbuff[1] & 0x80) ?
 80016ca:	4a64      	ldr	r2, [pc, #400]	@ (800185c <main+0x214>)
 80016cc:	6013      	str	r3, [r2, #0]
		rx = (rxbuff[2] & 0x80) ?
 80016ce:	4b60      	ldr	r3, [pc, #384]	@ (8001850 <main+0x208>)
 80016d0:	789b      	ldrb	r3, [r3, #2]
 80016d2:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[2] - 256 : (int32_t) rxbuff[2];
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	da04      	bge.n	80016e2 <main+0x9a>
 80016d8:	4b5d      	ldr	r3, [pc, #372]	@ (8001850 <main+0x208>)
 80016da:	789b      	ldrb	r3, [r3, #2]
 80016dc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80016e0:	e001      	b.n	80016e6 <main+0x9e>
 80016e2:	4b5b      	ldr	r3, [pc, #364]	@ (8001850 <main+0x208>)
 80016e4:	789b      	ldrb	r3, [r3, #2]
		rx = (rxbuff[2] & 0x80) ?
 80016e6:	4a5e      	ldr	r2, [pc, #376]	@ (8001860 <main+0x218>)
 80016e8:	6013      	str	r3, [r2, #0]
		ry = (rxbuff[3] & 0x80) ?
 80016ea:	4b59      	ldr	r3, [pc, #356]	@ (8001850 <main+0x208>)
 80016ec:	78db      	ldrb	r3, [r3, #3]
 80016ee:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[3] - 256 : (int32_t) rxbuff[3];
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	da04      	bge.n	80016fe <main+0xb6>
 80016f4:	4b56      	ldr	r3, [pc, #344]	@ (8001850 <main+0x208>)
 80016f6:	78db      	ldrb	r3, [r3, #3]
 80016f8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80016fc:	e001      	b.n	8001702 <main+0xba>
 80016fe:	4b54      	ldr	r3, [pc, #336]	@ (8001850 <main+0x208>)
 8001700:	78db      	ldrb	r3, [r3, #3]
		ry = (rxbuff[3] & 0x80) ?
 8001702:	4a58      	ldr	r2, [pc, #352]	@ (8001864 <main+0x21c>)
 8001704:	6013      	str	r3, [r2, #0]
		cro = (rxbuff[4] & 0x80) ?
 8001706:	4b52      	ldr	r3, [pc, #328]	@ (8001850 <main+0x208>)
 8001708:	791b      	ldrb	r3, [r3, #4]
 800170a:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[4] - 256 : (int32_t) rxbuff[4];
 800170c:	2b00      	cmp	r3, #0
 800170e:	da04      	bge.n	800171a <main+0xd2>
 8001710:	4b4f      	ldr	r3, [pc, #316]	@ (8001850 <main+0x208>)
 8001712:	791b      	ldrb	r3, [r3, #4]
 8001714:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001718:	e001      	b.n	800171e <main+0xd6>
 800171a:	4b4d      	ldr	r3, [pc, #308]	@ (8001850 <main+0x208>)
 800171c:	791b      	ldrb	r3, [r3, #4]
		cro = (rxbuff[4] & 0x80) ?
 800171e:	4a52      	ldr	r2, [pc, #328]	@ (8001868 <main+0x220>)
 8001720:	6013      	str	r3, [r2, #0]
		squ = (rxbuff[5] & 0x80) ?
 8001722:	4b4b      	ldr	r3, [pc, #300]	@ (8001850 <main+0x208>)
 8001724:	795b      	ldrb	r3, [r3, #5]
 8001726:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[5] - 256 : (int32_t) rxbuff[5];
 8001728:	2b00      	cmp	r3, #0
 800172a:	da04      	bge.n	8001736 <main+0xee>
 800172c:	4b48      	ldr	r3, [pc, #288]	@ (8001850 <main+0x208>)
 800172e:	795b      	ldrb	r3, [r3, #5]
 8001730:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001734:	e001      	b.n	800173a <main+0xf2>
 8001736:	4b46      	ldr	r3, [pc, #280]	@ (8001850 <main+0x208>)
 8001738:	795b      	ldrb	r3, [r3, #5]
		squ = (rxbuff[5] & 0x80) ?
 800173a:	4a4c      	ldr	r2, [pc, #304]	@ (800186c <main+0x224>)
 800173c:	6013      	str	r3, [r2, #0]
		tri = (rxbuff[6] & 0x80) ?
 800173e:	4b44      	ldr	r3, [pc, #272]	@ (8001850 <main+0x208>)
 8001740:	799b      	ldrb	r3, [r3, #6]
 8001742:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[6] - 256 : (int32_t) rxbuff[6];
 8001744:	2b00      	cmp	r3, #0
 8001746:	da04      	bge.n	8001752 <main+0x10a>
 8001748:	4b41      	ldr	r3, [pc, #260]	@ (8001850 <main+0x208>)
 800174a:	799b      	ldrb	r3, [r3, #6]
 800174c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001750:	e001      	b.n	8001756 <main+0x10e>
 8001752:	4b3f      	ldr	r3, [pc, #252]	@ (8001850 <main+0x208>)
 8001754:	799b      	ldrb	r3, [r3, #6]
		tri = (rxbuff[6] & 0x80) ?
 8001756:	4a46      	ldr	r2, [pc, #280]	@ (8001870 <main+0x228>)
 8001758:	6013      	str	r3, [r2, #0]
		cir = (rxbuff[7] & 0x80) ?
 800175a:	4b3d      	ldr	r3, [pc, #244]	@ (8001850 <main+0x208>)
 800175c:	79db      	ldrb	r3, [r3, #7]
 800175e:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[7] - 256 : (int32_t) rxbuff[7];
 8001760:	2b00      	cmp	r3, #0
 8001762:	da04      	bge.n	800176e <main+0x126>
 8001764:	4b3a      	ldr	r3, [pc, #232]	@ (8001850 <main+0x208>)
 8001766:	79db      	ldrb	r3, [r3, #7]
 8001768:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800176c:	e001      	b.n	8001772 <main+0x12a>
 800176e:	4b38      	ldr	r3, [pc, #224]	@ (8001850 <main+0x208>)
 8001770:	79db      	ldrb	r3, [r3, #7]
		cir = (rxbuff[7] & 0x80) ?
 8001772:	4a40      	ldr	r2, [pc, #256]	@ (8001874 <main+0x22c>)
 8001774:	6013      	str	r3, [r2, #0]
		up = (rxbuff[8] & 0x80) ?
 8001776:	4b36      	ldr	r3, [pc, #216]	@ (8001850 <main+0x208>)
 8001778:	7a1b      	ldrb	r3, [r3, #8]
 800177a:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[8] - 256 : (int32_t) rxbuff[8];
 800177c:	2b00      	cmp	r3, #0
 800177e:	da04      	bge.n	800178a <main+0x142>
 8001780:	4b33      	ldr	r3, [pc, #204]	@ (8001850 <main+0x208>)
 8001782:	7a1b      	ldrb	r3, [r3, #8]
 8001784:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001788:	e001      	b.n	800178e <main+0x146>
 800178a:	4b31      	ldr	r3, [pc, #196]	@ (8001850 <main+0x208>)
 800178c:	7a1b      	ldrb	r3, [r3, #8]
		up = (rxbuff[8] & 0x80) ?
 800178e:	4a3a      	ldr	r2, [pc, #232]	@ (8001878 <main+0x230>)
 8001790:	6013      	str	r3, [r2, #0]
		down = (rxbuff[9] & 0x80) ?
 8001792:	4b2f      	ldr	r3, [pc, #188]	@ (8001850 <main+0x208>)
 8001794:	7a5b      	ldrb	r3, [r3, #9]
 8001796:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[9] - 256 : (int32_t) rxbuff[9];
 8001798:	2b00      	cmp	r3, #0
 800179a:	da04      	bge.n	80017a6 <main+0x15e>
 800179c:	4b2c      	ldr	r3, [pc, #176]	@ (8001850 <main+0x208>)
 800179e:	7a5b      	ldrb	r3, [r3, #9]
 80017a0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80017a4:	e001      	b.n	80017aa <main+0x162>
 80017a6:	4b2a      	ldr	r3, [pc, #168]	@ (8001850 <main+0x208>)
 80017a8:	7a5b      	ldrb	r3, [r3, #9]
		down = (rxbuff[9] & 0x80) ?
 80017aa:	4a34      	ldr	r2, [pc, #208]	@ (800187c <main+0x234>)
 80017ac:	6013      	str	r3, [r2, #0]
		left = (rxbuff[10] & 0x80) ?
 80017ae:	4b28      	ldr	r3, [pc, #160]	@ (8001850 <main+0x208>)
 80017b0:	7a9b      	ldrb	r3, [r3, #10]
 80017b2:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[10] - 256 : (int32_t) rxbuff[10];
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	da04      	bge.n	80017c2 <main+0x17a>
 80017b8:	4b25      	ldr	r3, [pc, #148]	@ (8001850 <main+0x208>)
 80017ba:	7a9b      	ldrb	r3, [r3, #10]
 80017bc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80017c0:	e001      	b.n	80017c6 <main+0x17e>
 80017c2:	4b23      	ldr	r3, [pc, #140]	@ (8001850 <main+0x208>)
 80017c4:	7a9b      	ldrb	r3, [r3, #10]
		left = (rxbuff[10] & 0x80) ?
 80017c6:	4a2e      	ldr	r2, [pc, #184]	@ (8001880 <main+0x238>)
 80017c8:	6013      	str	r3, [r2, #0]
		right = (rxbuff[11] & 0x80) ?
 80017ca:	4b21      	ldr	r3, [pc, #132]	@ (8001850 <main+0x208>)
 80017cc:	7adb      	ldrb	r3, [r3, #11]
 80017ce:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[11] - 256 : (int32_t) rxbuff[11];
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	da04      	bge.n	80017de <main+0x196>
 80017d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001850 <main+0x208>)
 80017d6:	7adb      	ldrb	r3, [r3, #11]
 80017d8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80017dc:	e001      	b.n	80017e2 <main+0x19a>
 80017de:	4b1c      	ldr	r3, [pc, #112]	@ (8001850 <main+0x208>)
 80017e0:	7adb      	ldrb	r3, [r3, #11]
		right = (rxbuff[11] & 0x80) ?
 80017e2:	4a28      	ldr	r2, [pc, #160]	@ (8001884 <main+0x23c>)
 80017e4:	6013      	str	r3, [r2, #0]
		ll1 = (rxbuff[12] & 0x80) ?
 80017e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001850 <main+0x208>)
 80017e8:	7b1b      	ldrb	r3, [r3, #12]
 80017ea:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[12] - 256 : (int32_t) rxbuff[12];
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	da04      	bge.n	80017fa <main+0x1b2>
 80017f0:	4b17      	ldr	r3, [pc, #92]	@ (8001850 <main+0x208>)
 80017f2:	7b1b      	ldrb	r3, [r3, #12]
 80017f4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80017f8:	e001      	b.n	80017fe <main+0x1b6>
 80017fa:	4b15      	ldr	r3, [pc, #84]	@ (8001850 <main+0x208>)
 80017fc:	7b1b      	ldrb	r3, [r3, #12]
		ll1 = (rxbuff[12] & 0x80) ?
 80017fe:	4a22      	ldr	r2, [pc, #136]	@ (8001888 <main+0x240>)
 8001800:	6013      	str	r3, [r2, #0]
		ll2 = (rxbuff[13] & 0x80) ?
 8001802:	4b13      	ldr	r3, [pc, #76]	@ (8001850 <main+0x208>)
 8001804:	7b5b      	ldrb	r3, [r3, #13]
 8001806:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[13] - 256 : (int32_t) rxbuff[13];
 8001808:	2b00      	cmp	r3, #0
 800180a:	da04      	bge.n	8001816 <main+0x1ce>
 800180c:	4b10      	ldr	r3, [pc, #64]	@ (8001850 <main+0x208>)
 800180e:	7b5b      	ldrb	r3, [r3, #13]
 8001810:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001814:	e001      	b.n	800181a <main+0x1d2>
 8001816:	4b0e      	ldr	r3, [pc, #56]	@ (8001850 <main+0x208>)
 8001818:	7b5b      	ldrb	r3, [r3, #13]
		ll2 = (rxbuff[13] & 0x80) ?
 800181a:	4a1c      	ldr	r2, [pc, #112]	@ (800188c <main+0x244>)
 800181c:	6013      	str	r3, [r2, #0]
		rr1 = (rxbuff[14] & 0x80) ?
 800181e:	4b0c      	ldr	r3, [pc, #48]	@ (8001850 <main+0x208>)
 8001820:	7b9b      	ldrb	r3, [r3, #14]
 8001822:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[14] - 256 : (int32_t) rxbuff[14];
 8001824:	2b00      	cmp	r3, #0
 8001826:	da04      	bge.n	8001832 <main+0x1ea>
 8001828:	4b09      	ldr	r3, [pc, #36]	@ (8001850 <main+0x208>)
 800182a:	7b9b      	ldrb	r3, [r3, #14]
 800182c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001830:	e001      	b.n	8001836 <main+0x1ee>
 8001832:	4b07      	ldr	r3, [pc, #28]	@ (8001850 <main+0x208>)
 8001834:	7b9b      	ldrb	r3, [r3, #14]
		rr1 = (rxbuff[14] & 0x80) ?
 8001836:	4a16      	ldr	r2, [pc, #88]	@ (8001890 <main+0x248>)
 8001838:	6013      	str	r3, [r2, #0]
		rr2 = (rxbuff[15] & 0x80) ?
 800183a:	4b05      	ldr	r3, [pc, #20]	@ (8001850 <main+0x208>)
 800183c:	7bdb      	ldrb	r3, [r3, #15]
 800183e:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[15] - 256 : (int32_t) rxbuff[15];
 8001840:	2b00      	cmp	r3, #0
 8001842:	da27      	bge.n	8001894 <main+0x24c>
 8001844:	4b02      	ldr	r3, [pc, #8]	@ (8001850 <main+0x208>)
 8001846:	7bdb      	ldrb	r3, [r3, #15]
 8001848:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800184c:	e024      	b.n	8001898 <main+0x250>
 800184e:	bf00      	nop
 8001850:	20000574 	.word	0x20000574
 8001854:	20000418 	.word	0x20000418
 8001858:	20000594 	.word	0x20000594
 800185c:	20000598 	.word	0x20000598
 8001860:	2000059c 	.word	0x2000059c
 8001864:	200005a0 	.word	0x200005a0
 8001868:	200005a4 	.word	0x200005a4
 800186c:	200005a8 	.word	0x200005a8
 8001870:	200005ac 	.word	0x200005ac
 8001874:	200005b0 	.word	0x200005b0
 8001878:	200005b4 	.word	0x200005b4
 800187c:	200005b8 	.word	0x200005b8
 8001880:	200005bc 	.word	0x200005bc
 8001884:	200005c0 	.word	0x200005c0
 8001888:	200005c4 	.word	0x200005c4
 800188c:	200005cc 	.word	0x200005cc
 8001890:	200005c8 	.word	0x200005c8
 8001894:	4b92      	ldr	r3, [pc, #584]	@ (8001ae0 <main+0x498>)
 8001896:	7bdb      	ldrb	r3, [r3, #15]
		rr2 = (rxbuff[15] & 0x80) ?
 8001898:	4a92      	ldr	r2, [pc, #584]	@ (8001ae4 <main+0x49c>)
 800189a:	6013      	str	r3, [r2, #0]
		//	right=(rxbuff[12] & 0x80) ? (int32_t)rxbuff[12] - 256 : (int32_t)rxbuff[12];
		//	ll1= (rxbuff[13] & 0x80) ? (int32_t)rxbuff[13] - 256 : (int32_t)rxbuff[13];
		//	ll2= (rxbuff[14] & 0x80) ? (int32_t)rxbuff[14] - 256 : (int32_t)rxbuff[14];
		//	rr1= (rxbuff[15] & 0x80) ? (int32_t)rxbuff[15] - 256 : (int32_t)rxbuff[15];
		//	rr2= (rxbuff[16] & 0x80) ? (int32_t)rxbuff[16] - 256 : (int32_t)rxbuff[16];
		if (abs(lx) < deadzone)
 800189c:	4b92      	ldr	r3, [pc, #584]	@ (8001ae8 <main+0x4a0>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80018a4:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80018a8:	4b90      	ldr	r3, [pc, #576]	@ (8001aec <main+0x4a4>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	da02      	bge.n	80018b6 <main+0x26e>
			lx = 0;
 80018b0:	4b8d      	ldr	r3, [pc, #564]	@ (8001ae8 <main+0x4a0>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	601a      	str	r2, [r3, #0]
		if (abs(ly) < deadzone)
 80018b6:	4b8e      	ldr	r3, [pc, #568]	@ (8001af0 <main+0x4a8>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80018be:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80018c2:	4b8a      	ldr	r3, [pc, #552]	@ (8001aec <main+0x4a4>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	429a      	cmp	r2, r3
 80018c8:	da02      	bge.n	80018d0 <main+0x288>
			ly = 0;
 80018ca:	4b89      	ldr	r3, [pc, #548]	@ (8001af0 <main+0x4a8>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	601a      	str	r2, [r3, #0]
		if (abs(rx) < deadzone)
 80018d0:	4b88      	ldr	r3, [pc, #544]	@ (8001af4 <main+0x4ac>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80018d8:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80018dc:	4b83      	ldr	r3, [pc, #524]	@ (8001aec <main+0x4a4>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	429a      	cmp	r2, r3
 80018e2:	da03      	bge.n	80018ec <main+0x2a4>
			rx = 0;
 80018e4:	4b83      	ldr	r3, [pc, #524]	@ (8001af4 <main+0x4ac>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	601a      	str	r2, [r3, #0]
 80018ea:	e010      	b.n	800190e <main+0x2c6>
		else
			rx = (rx > 0) ? rx - deadzone : rx + deadzone;
 80018ec:	4b81      	ldr	r3, [pc, #516]	@ (8001af4 <main+0x4ac>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	dd05      	ble.n	8001900 <main+0x2b8>
 80018f4:	4b7f      	ldr	r3, [pc, #508]	@ (8001af4 <main+0x4ac>)
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	4b7c      	ldr	r3, [pc, #496]	@ (8001aec <main+0x4a4>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	e004      	b.n	800190a <main+0x2c2>
 8001900:	4b7c      	ldr	r3, [pc, #496]	@ (8001af4 <main+0x4ac>)
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	4b79      	ldr	r3, [pc, #484]	@ (8001aec <main+0x4a4>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4413      	add	r3, r2
 800190a:	4a7a      	ldr	r2, [pc, #488]	@ (8001af4 <main+0x4ac>)
 800190c:	6013      	str	r3, [r2, #0]
		if (abs(ry) < deadzone)
 800190e:	4b7a      	ldr	r3, [pc, #488]	@ (8001af8 <main+0x4b0>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001916:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800191a:	4b74      	ldr	r3, [pc, #464]	@ (8001aec <main+0x4a4>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	429a      	cmp	r2, r3
 8001920:	da02      	bge.n	8001928 <main+0x2e0>
			ry = 0;
 8001922:	4b75      	ldr	r3, [pc, #468]	@ (8001af8 <main+0x4b0>)
 8001924:	2200      	movs	r2, #0
 8001926:	601a      	str	r2, [r3, #0]
		lx = (lx * 950) / 127;  // Assuming joystick range is -127 to +127
 8001928:	4b6f      	ldr	r3, [pc, #444]	@ (8001ae8 <main+0x4a0>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f240 32b6 	movw	r2, #950	@ 0x3b6
 8001930:	fb02 f303 	mul.w	r3, r2, r3
 8001934:	4a71      	ldr	r2, [pc, #452]	@ (8001afc <main+0x4b4>)
 8001936:	fb82 1203 	smull	r1, r2, r2, r3
 800193a:	441a      	add	r2, r3
 800193c:	1192      	asrs	r2, r2, #6
 800193e:	17db      	asrs	r3, r3, #31
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	4a69      	ldr	r2, [pc, #420]	@ (8001ae8 <main+0x4a0>)
 8001944:	6013      	str	r3, [r2, #0]
		ly = (ly * 950) / 127;
 8001946:	4b6a      	ldr	r3, [pc, #424]	@ (8001af0 <main+0x4a8>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f240 32b6 	movw	r2, #950	@ 0x3b6
 800194e:	fb02 f303 	mul.w	r3, r2, r3
 8001952:	4a6a      	ldr	r2, [pc, #424]	@ (8001afc <main+0x4b4>)
 8001954:	fb82 1203 	smull	r1, r2, r2, r3
 8001958:	441a      	add	r2, r3
 800195a:	1192      	asrs	r2, r2, #6
 800195c:	17db      	asrs	r3, r3, #31
 800195e:	1ad3      	subs	r3, r2, r3
 8001960:	4a63      	ldr	r2, [pc, #396]	@ (8001af0 <main+0x4a8>)
 8001962:	6013      	str	r3, [r2, #0]
		rx = (rx * 950) / 127;
 8001964:	4b63      	ldr	r3, [pc, #396]	@ (8001af4 <main+0x4ac>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f240 32b6 	movw	r2, #950	@ 0x3b6
 800196c:	fb02 f303 	mul.w	r3, r2, r3
 8001970:	4a62      	ldr	r2, [pc, #392]	@ (8001afc <main+0x4b4>)
 8001972:	fb82 1203 	smull	r1, r2, r2, r3
 8001976:	441a      	add	r2, r3
 8001978:	1192      	asrs	r2, r2, #6
 800197a:	17db      	asrs	r3, r3, #31
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	4a5d      	ldr	r2, [pc, #372]	@ (8001af4 <main+0x4ac>)
 8001980:	6013      	str	r3, [r2, #0]
		rL = sqrt(lx * lx + ly * ly);
 8001982:	4b59      	ldr	r3, [pc, #356]	@ (8001ae8 <main+0x4a0>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a58      	ldr	r2, [pc, #352]	@ (8001ae8 <main+0x4a0>)
 8001988:	6812      	ldr	r2, [r2, #0]
 800198a:	fb03 f202 	mul.w	r2, r3, r2
 800198e:	4b58      	ldr	r3, [pc, #352]	@ (8001af0 <main+0x4a8>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4957      	ldr	r1, [pc, #348]	@ (8001af0 <main+0x4a8>)
 8001994:	6809      	ldr	r1, [r1, #0]
 8001996:	fb01 f303 	mul.w	r3, r1, r3
 800199a:	4413      	add	r3, r2
 800199c:	4618      	mov	r0, r3
 800199e:	f7fe fde1 	bl	8000564 <__aeabi_i2d>
 80019a2:	4602      	mov	r2, r0
 80019a4:	460b      	mov	r3, r1
 80019a6:	ec43 2b10 	vmov	d0, r2, r3
 80019aa:	f00a fc31 	bl	800c210 <sqrt>
 80019ae:	ec53 2b10 	vmov	r2, r3, d0
 80019b2:	4610      	mov	r0, r2
 80019b4:	4619      	mov	r1, r3
 80019b6:	f7ff f8ef 	bl	8000b98 <__aeabi_d2iz>
 80019ba:	4603      	mov	r3, r0
 80019bc:	4a50      	ldr	r2, [pc, #320]	@ (8001b00 <main+0x4b8>)
 80019be:	6013      	str	r3, [r2, #0]
		rR = sqrt(rx * rx + ry * ry);
 80019c0:	4b4c      	ldr	r3, [pc, #304]	@ (8001af4 <main+0x4ac>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a4b      	ldr	r2, [pc, #300]	@ (8001af4 <main+0x4ac>)
 80019c6:	6812      	ldr	r2, [r2, #0]
 80019c8:	fb03 f202 	mul.w	r2, r3, r2
 80019cc:	4b4a      	ldr	r3, [pc, #296]	@ (8001af8 <main+0x4b0>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4949      	ldr	r1, [pc, #292]	@ (8001af8 <main+0x4b0>)
 80019d2:	6809      	ldr	r1, [r1, #0]
 80019d4:	fb01 f303 	mul.w	r3, r1, r3
 80019d8:	4413      	add	r3, r2
 80019da:	4618      	mov	r0, r3
 80019dc:	f7fe fdc2 	bl	8000564 <__aeabi_i2d>
 80019e0:	4602      	mov	r2, r0
 80019e2:	460b      	mov	r3, r1
 80019e4:	ec43 2b10 	vmov	d0, r2, r3
 80019e8:	f00a fc12 	bl	800c210 <sqrt>
 80019ec:	ec53 2b10 	vmov	r2, r3, d0
 80019f0:	4610      	mov	r0, r2
 80019f2:	4619      	mov	r1, r3
 80019f4:	f7ff f8d0 	bl	8000b98 <__aeabi_d2iz>
 80019f8:	4603      	mov	r3, r0
 80019fa:	4a42      	ldr	r2, [pc, #264]	@ (8001b04 <main+0x4bc>)
 80019fc:	6013      	str	r3, [r2, #0]
		//		printf("Received Integers: %ld %ld %ld %ld %ld %ld %ld %ld %ld %ld\r\n",
		//				lx, ly, rx, ry, cro, squ, tri, cir, ll1, rr1);
				  printf("Received Integers: %ld %ld %ld %ld %ld %ld %ld %ld\r\n", lx, ly, rx, ry, cro, squ, tri, cir);
 80019fe:	4b3a      	ldr	r3, [pc, #232]	@ (8001ae8 <main+0x4a0>)
 8001a00:	681d      	ldr	r5, [r3, #0]
 8001a02:	4b3b      	ldr	r3, [pc, #236]	@ (8001af0 <main+0x4a8>)
 8001a04:	681e      	ldr	r6, [r3, #0]
 8001a06:	4b3b      	ldr	r3, [pc, #236]	@ (8001af4 <main+0x4ac>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	607b      	str	r3, [r7, #4]
 8001a0c:	4b3a      	ldr	r3, [pc, #232]	@ (8001af8 <main+0x4b0>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a3d      	ldr	r2, [pc, #244]	@ (8001b08 <main+0x4c0>)
 8001a12:	6812      	ldr	r2, [r2, #0]
 8001a14:	493d      	ldr	r1, [pc, #244]	@ (8001b0c <main+0x4c4>)
 8001a16:	6809      	ldr	r1, [r1, #0]
 8001a18:	483d      	ldr	r0, [pc, #244]	@ (8001b10 <main+0x4c8>)
 8001a1a:	6800      	ldr	r0, [r0, #0]
 8001a1c:	4c3d      	ldr	r4, [pc, #244]	@ (8001b14 <main+0x4cc>)
 8001a1e:	6824      	ldr	r4, [r4, #0]
 8001a20:	9404      	str	r4, [sp, #16]
 8001a22:	9003      	str	r0, [sp, #12]
 8001a24:	9102      	str	r1, [sp, #8]
 8001a26:	9201      	str	r2, [sp, #4]
 8001a28:	9300      	str	r3, [sp, #0]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4632      	mov	r2, r6
 8001a2e:	4629      	mov	r1, r5
 8001a30:	4839      	ldr	r0, [pc, #228]	@ (8001b18 <main+0x4d0>)
 8001a32:	f006 ff3d 	bl	80088b0 <iprintf>
//
//		printf("Encoder position: %d %d %d\r\n", signed_counter1,
//				signed_counter2, signed_counter3);

		/* 3 wheel */
		compute3wheel();
 8001a36:	f7ff fccf 	bl	80013d8 <compute3wheel>
		if (target_wf >= 0) {
 8001a3a:	4b38      	ldr	r3, [pc, #224]	@ (8001b1c <main+0x4d4>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	db0d      	blt.n	8001a5e <main+0x416>
			TIM5->CCR1 = target_wf;
 8001a42:	4b36      	ldr	r3, [pc, #216]	@ (8001b1c <main+0x4d4>)
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	4b36      	ldr	r3, [pc, #216]	@ (8001b20 <main+0x4d8>)
 8001a48:	635a      	str	r2, [r3, #52]	@ 0x34
			HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 8001a4a:	2100      	movs	r1, #0
 8001a4c:	4835      	ldr	r0, [pc, #212]	@ (8001b24 <main+0x4dc>)
 8001a4e:	f003 ff89 	bl	8005964 <HAL_TIM_PWM_Start>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 8001a52:	2200      	movs	r2, #0
 8001a54:	2101      	movs	r1, #1
 8001a56:	4834      	ldr	r0, [pc, #208]	@ (8001b28 <main+0x4e0>)
 8001a58:	f002 f8e0 	bl	8003c1c <HAL_GPIO_WritePin>
 8001a5c:	e00d      	b.n	8001a7a <main+0x432>
		} else {
			TIM5->CCR1 = -target_wf;
 8001a5e:	4b2f      	ldr	r3, [pc, #188]	@ (8001b1c <main+0x4d4>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	425a      	negs	r2, r3
 8001a64:	4b2e      	ldr	r3, [pc, #184]	@ (8001b20 <main+0x4d8>)
 8001a66:	635a      	str	r2, [r3, #52]	@ 0x34
			HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 8001a68:	2100      	movs	r1, #0
 8001a6a:	482e      	ldr	r0, [pc, #184]	@ (8001b24 <main+0x4dc>)
 8001a6c:	f003 ff7a 	bl	8005964 <HAL_TIM_PWM_Start>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 8001a70:	2201      	movs	r2, #1
 8001a72:	2101      	movs	r1, #1
 8001a74:	482c      	ldr	r0, [pc, #176]	@ (8001b28 <main+0x4e0>)
 8001a76:	f002 f8d1 	bl	8003c1c <HAL_GPIO_WritePin>
		}
		if (target_wrr >= 0) {
 8001a7a:	4b2c      	ldr	r3, [pc, #176]	@ (8001b2c <main+0x4e4>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	db0d      	blt.n	8001a9e <main+0x456>
			TIM10->CCR2 = target_wrr;
 8001a82:	4b2a      	ldr	r3, [pc, #168]	@ (8001b2c <main+0x4e4>)
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	4b2a      	ldr	r3, [pc, #168]	@ (8001b30 <main+0x4e8>)
 8001a88:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8001a8a:	2100      	movs	r1, #0
 8001a8c:	4829      	ldr	r0, [pc, #164]	@ (8001b34 <main+0x4ec>)
 8001a8e:	f003 ff69 	bl	8005964 <HAL_TIM_PWM_Start>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 8001a92:	2200      	movs	r2, #0
 8001a94:	2102      	movs	r1, #2
 8001a96:	4824      	ldr	r0, [pc, #144]	@ (8001b28 <main+0x4e0>)
 8001a98:	f002 f8c0 	bl	8003c1c <HAL_GPIO_WritePin>
 8001a9c:	e00d      	b.n	8001aba <main+0x472>
		} else {
			TIM10->CCR2 = -target_wrr;
 8001a9e:	4b23      	ldr	r3, [pc, #140]	@ (8001b2c <main+0x4e4>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	425a      	negs	r2, r3
 8001aa4:	4b22      	ldr	r3, [pc, #136]	@ (8001b30 <main+0x4e8>)
 8001aa6:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	4822      	ldr	r0, [pc, #136]	@ (8001b34 <main+0x4ec>)
 8001aac:	f003 ff5a 	bl	8005964 <HAL_TIM_PWM_Start>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 1);
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	2102      	movs	r1, #2
 8001ab4:	481c      	ldr	r0, [pc, #112]	@ (8001b28 <main+0x4e0>)
 8001ab6:	f002 f8b1 	bl	8003c1c <HAL_GPIO_WritePin>
		}
		if (target_wrl >= 0) {
 8001aba:	4b1f      	ldr	r3, [pc, #124]	@ (8001b38 <main+0x4f0>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	db40      	blt.n	8001b44 <main+0x4fc>
			TIM11->CCR3 = target_wrl;
 8001ac2:	4b1d      	ldr	r3, [pc, #116]	@ (8001b38 <main+0x4f0>)
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	4b1d      	ldr	r3, [pc, #116]	@ (8001b3c <main+0x4f4>)
 8001ac8:	63da      	str	r2, [r3, #60]	@ 0x3c
			HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 8001aca:	2100      	movs	r1, #0
 8001acc:	481c      	ldr	r0, [pc, #112]	@ (8001b40 <main+0x4f8>)
 8001ace:	f003 ff49 	bl	8005964 <HAL_TIM_PWM_Start>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, 0);
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	2104      	movs	r1, #4
 8001ad6:	4814      	ldr	r0, [pc, #80]	@ (8001b28 <main+0x4e0>)
 8001ad8:	f002 f8a0 	bl	8003c1c <HAL_GPIO_WritePin>
 8001adc:	e040      	b.n	8001b60 <main+0x518>
 8001ade:	bf00      	nop
 8001ae0:	20000574 	.word	0x20000574
 8001ae4:	200005d0 	.word	0x200005d0
 8001ae8:	20000594 	.word	0x20000594
 8001aec:	20000008 	.word	0x20000008
 8001af0:	20000598 	.word	0x20000598
 8001af4:	2000059c 	.word	0x2000059c
 8001af8:	200005a0 	.word	0x200005a0
 8001afc:	81020409 	.word	0x81020409
 8001b00:	200005d4 	.word	0x200005d4
 8001b04:	200005d8 	.word	0x200005d8
 8001b08:	200005a4 	.word	0x200005a4
 8001b0c:	200005a8 	.word	0x200005a8
 8001b10:	200005ac 	.word	0x200005ac
 8001b14:	200005b0 	.word	0x200005b0
 8001b18:	0800da00 	.word	0x0800da00
 8001b1c:	20000584 	.word	0x20000584
 8001b20:	40000c00 	.word	0x40000c00
 8001b24:	200002b0 	.word	0x200002b0
 8001b28:	40020800 	.word	0x40020800
 8001b2c:	20000588 	.word	0x20000588
 8001b30:	40014400 	.word	0x40014400
 8001b34:	20000340 	.word	0x20000340
 8001b38:	2000058c 	.word	0x2000058c
 8001b3c:	40014800 	.word	0x40014800
 8001b40:	20000388 	.word	0x20000388
		} else {
			TIM11->CCR3 = -target_wrl;
 8001b44:	4ba0      	ldr	r3, [pc, #640]	@ (8001dc8 <main+0x780>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	425a      	negs	r2, r3
 8001b4a:	4ba0      	ldr	r3, [pc, #640]	@ (8001dcc <main+0x784>)
 8001b4c:	63da      	str	r2, [r3, #60]	@ 0x3c
			HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 8001b4e:	2100      	movs	r1, #0
 8001b50:	489f      	ldr	r0, [pc, #636]	@ (8001dd0 <main+0x788>)
 8001b52:	f003 ff07 	bl	8005964 <HAL_TIM_PWM_Start>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, 1);
 8001b56:	2201      	movs	r2, #1
 8001b58:	2104      	movs	r1, #4
 8001b5a:	489e      	ldr	r0, [pc, #632]	@ (8001dd4 <main+0x78c>)
 8001b5c:	f002 f85e 	bl	8003c1c <HAL_GPIO_WritePin>
		}

		/* Stepper */
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3,
 8001b60:	4b9d      	ldr	r3, [pc, #628]	@ (8001dd8 <main+0x790>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	bf14      	ite	ne
 8001b68:	2301      	movne	r3, #1
 8001b6a:	2300      	moveq	r3, #0
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	461a      	mov	r2, r3
 8001b70:	2108      	movs	r1, #8
 8001b72:	4898      	ldr	r0, [pc, #608]	@ (8001dd4 <main+0x78c>)
 8001b74:	f002 f852 	bl	8003c1c <HAL_GPIO_WritePin>
				direction1 ? GPIO_PIN_SET : GPIO_PIN_RESET);

		if (ll1 == 1 && !prev_ll1) {  // LL1 button pressed
 8001b78:	4b98      	ldr	r3, [pc, #608]	@ (8001ddc <main+0x794>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2b01      	cmp	r3, #1
 8001b7e:	d109      	bne.n	8001b94 <main+0x54c>
 8001b80:	4b97      	ldr	r3, [pc, #604]	@ (8001de0 <main+0x798>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d105      	bne.n	8001b94 <main+0x54c>
			direction1 = 1;  // Set to Anti-clockwise
 8001b88:	4b93      	ldr	r3, [pc, #588]	@ (8001dd8 <main+0x790>)
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	601a      	str	r2, [r3, #0]
			stepper_running1 = 1;
 8001b8e:	4b95      	ldr	r3, [pc, #596]	@ (8001de4 <main+0x79c>)
 8001b90:	2201      	movs	r2, #1
 8001b92:	601a      	str	r2, [r3, #0]
		}
		if (rr1 == 1 && !prev_rr1) {  // RR1 button pressed
 8001b94:	4b94      	ldr	r3, [pc, #592]	@ (8001de8 <main+0x7a0>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	2b01      	cmp	r3, #1
 8001b9a:	d109      	bne.n	8001bb0 <main+0x568>
 8001b9c:	4b93      	ldr	r3, [pc, #588]	@ (8001dec <main+0x7a4>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d105      	bne.n	8001bb0 <main+0x568>
			direction1 = 0;  // Set to Clockwise
 8001ba4:	4b8c      	ldr	r3, [pc, #560]	@ (8001dd8 <main+0x790>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	601a      	str	r2, [r3, #0]
			stepper_running1 = 1;
 8001baa:	4b8e      	ldr	r3, [pc, #568]	@ (8001de4 <main+0x79c>)
 8001bac:	2201      	movs	r2, #1
 8001bae:	601a      	str	r2, [r3, #0]
		}
		if (cir == 1 && !prev_cir) {
 8001bb0:	4b8f      	ldr	r3, [pc, #572]	@ (8001df0 <main+0x7a8>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d106      	bne.n	8001bc6 <main+0x57e>
 8001bb8:	4b8e      	ldr	r3, [pc, #568]	@ (8001df4 <main+0x7ac>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d102      	bne.n	8001bc6 <main+0x57e>
			stepper_running1 = 0;
 8001bc0:	4b88      	ldr	r3, [pc, #544]	@ (8001de4 <main+0x79c>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	601a      	str	r2, [r3, #0]
		}
		prev_ll1 = ll1;
 8001bc6:	4b85      	ldr	r3, [pc, #532]	@ (8001ddc <main+0x794>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a85      	ldr	r2, [pc, #532]	@ (8001de0 <main+0x798>)
 8001bcc:	6013      	str	r3, [r2, #0]
		prev_rr1 = rr1;
 8001bce:	4b86      	ldr	r3, [pc, #536]	@ (8001de8 <main+0x7a0>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a86      	ldr	r2, [pc, #536]	@ (8001dec <main+0x7a4>)
 8001bd4:	6013      	str	r3, [r2, #0]
		prev_cir = cir;
 8001bd6:	4b86      	ldr	r3, [pc, #536]	@ (8001df0 <main+0x7a8>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a86      	ldr	r2, [pc, #536]	@ (8001df4 <main+0x7ac>)
 8001bdc:	6013      	str	r3, [r2, #0]
		if (stepper_running1
 8001bde:	4b81      	ldr	r3, [pc, #516]	@ (8001de4 <main+0x79c>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d023      	beq.n	8001c2e <main+0x5e6>
				&& (HAL_GetTick() - last_step_time1) >= step_delay1) {
 8001be6:	f001 f941 	bl	8002e6c <HAL_GetTick>
 8001bea:	4602      	mov	r2, r0
 8001bec:	4b82      	ldr	r3, [pc, #520]	@ (8001df8 <main+0x7b0>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	4a82      	ldr	r2, [pc, #520]	@ (8001dfc <main+0x7b4>)
 8001bf4:	6812      	ldr	r2, [r2, #0]
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d319      	bcc.n	8001c2e <main+0x5e6>
			last_step_time1 = HAL_GetTick(); // Update last step time
 8001bfa:	f001 f937 	bl	8002e6c <HAL_GetTick>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	4a7d      	ldr	r2, [pc, #500]	@ (8001df8 <main+0x7b0>)
 8001c02:	6013      	str	r3, [r2, #0]

			if (step_state1 == 0) {
 8001c04:	4b7e      	ldr	r3, [pc, #504]	@ (8001e00 <main+0x7b8>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d108      	bne.n	8001c1e <main+0x5d6>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET); // Step HIGH
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	2120      	movs	r1, #32
 8001c10:	4870      	ldr	r0, [pc, #448]	@ (8001dd4 <main+0x78c>)
 8001c12:	f002 f803 	bl	8003c1c <HAL_GPIO_WritePin>
				step_state1 = 1;
 8001c16:	4b7a      	ldr	r3, [pc, #488]	@ (8001e00 <main+0x7b8>)
 8001c18:	2201      	movs	r2, #1
 8001c1a:	601a      	str	r2, [r3, #0]
 8001c1c:	e007      	b.n	8001c2e <main+0x5e6>
			} else {
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET); // Step LOW
 8001c1e:	2200      	movs	r2, #0
 8001c20:	2120      	movs	r1, #32
 8001c22:	486c      	ldr	r0, [pc, #432]	@ (8001dd4 <main+0x78c>)
 8001c24:	f001 fffa 	bl	8003c1c <HAL_GPIO_WritePin>
				step_state1 = 0;
 8001c28:	4b75      	ldr	r3, [pc, #468]	@ (8001e00 <main+0x7b8>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	601a      	str	r2, [r3, #0]
			}
		}

		/* IMU */
		if (BNO055_GetAllData(&hi2c2, &imu_data) == HAL_OK) {
 8001c2e:	4975      	ldr	r1, [pc, #468]	@ (8001e04 <main+0x7bc>)
 8001c30:	4875      	ldr	r0, [pc, #468]	@ (8001e08 <main+0x7c0>)
 8001c32:	f7ff fb6f 	bl	8001314 <BNO055_GetAllData>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	f040 8083 	bne.w	8001d44 <main+0x6fc>
			// Print gyroscope data (degrees/s)
			//		  printf("Gyro: X=%.2f, Y=%.2f, Z=%.2f deg/s\n",
			//				 imu_data.gyro_x, imu_data.gyro_y, imu_data.gyro_z);
			//		  printf("\n\n");
			// Print orientation data
			q0 = imu_data.quat_w;
 8001c3e:	4b71      	ldr	r3, [pc, #452]	@ (8001e04 <main+0x7bc>)
 8001c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c42:	4a72      	ldr	r2, [pc, #456]	@ (8001e0c <main+0x7c4>)
 8001c44:	6013      	str	r3, [r2, #0]
			q1 = imu_data.quat_x;
 8001c46:	4b6f      	ldr	r3, [pc, #444]	@ (8001e04 <main+0x7bc>)
 8001c48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c4a:	4a71      	ldr	r2, [pc, #452]	@ (8001e10 <main+0x7c8>)
 8001c4c:	6013      	str	r3, [r2, #0]
			q2 = imu_data.quat_y;
 8001c4e:	4b6d      	ldr	r3, [pc, #436]	@ (8001e04 <main+0x7bc>)
 8001c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c52:	4a70      	ldr	r2, [pc, #448]	@ (8001e14 <main+0x7cc>)
 8001c54:	6013      	str	r3, [r2, #0]
			q3 = imu_data.quat_z;
 8001c56:	4b6b      	ldr	r3, [pc, #428]	@ (8001e04 <main+0x7bc>)
 8001c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5a:	4a6f      	ldr	r2, [pc, #444]	@ (8001e18 <main+0x7d0>)
 8001c5c:	6013      	str	r3, [r2, #0]
			yaw = -(atan2(2 * (q0 * q3 + q1 * q2), 1 - 2 * (q2 * q2 + q3 * q3))
 8001c5e:	4b6b      	ldr	r3, [pc, #428]	@ (8001e0c <main+0x7c4>)
 8001c60:	ed93 7a00 	vldr	s14, [r3]
 8001c64:	4b6c      	ldr	r3, [pc, #432]	@ (8001e18 <main+0x7d0>)
 8001c66:	edd3 7a00 	vldr	s15, [r3]
 8001c6a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c6e:	4b68      	ldr	r3, [pc, #416]	@ (8001e10 <main+0x7c8>)
 8001c70:	edd3 6a00 	vldr	s13, [r3]
 8001c74:	4b67      	ldr	r3, [pc, #412]	@ (8001e14 <main+0x7cc>)
 8001c76:	edd3 7a00 	vldr	s15, [r3]
 8001c7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c82:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001c86:	ee17 0a90 	vmov	r0, s15
 8001c8a:	f7fe fc7d 	bl	8000588 <__aeabi_f2d>
 8001c8e:	4604      	mov	r4, r0
 8001c90:	460d      	mov	r5, r1
 8001c92:	4b60      	ldr	r3, [pc, #384]	@ (8001e14 <main+0x7cc>)
 8001c94:	ed93 7a00 	vldr	s14, [r3]
 8001c98:	4b5e      	ldr	r3, [pc, #376]	@ (8001e14 <main+0x7cc>)
 8001c9a:	edd3 7a00 	vldr	s15, [r3]
 8001c9e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ca2:	4b5d      	ldr	r3, [pc, #372]	@ (8001e18 <main+0x7d0>)
 8001ca4:	edd3 6a00 	vldr	s13, [r3]
 8001ca8:	4b5b      	ldr	r3, [pc, #364]	@ (8001e18 <main+0x7d0>)
 8001caa:	edd3 7a00 	vldr	s15, [r3]
 8001cae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cb2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cb6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001cba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001cbe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cc2:	ee17 0a90 	vmov	r0, s15
 8001cc6:	f7fe fc5f 	bl	8000588 <__aeabi_f2d>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	460b      	mov	r3, r1
 8001cce:	ec43 2b11 	vmov	d1, r2, r3
 8001cd2:	ec45 4b10 	vmov	d0, r4, r5
 8001cd6:	f00a fa99 	bl	800c20c <atan2>
 8001cda:	ec51 0b10 	vmov	r0, r1, d0
					- pi / 2);
 8001cde:	a336      	add	r3, pc, #216	@ (adr r3, 8001db8 <main+0x770>)
 8001ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ce4:	f7fe faf0 	bl	80002c8 <__aeabi_dsub>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	460b      	mov	r3, r1
 8001cec:	4610      	mov	r0, r2
 8001cee:	4619      	mov	r1, r3
 8001cf0:	f7fe ff9a 	bl	8000c28 <__aeabi_d2f>
 8001cf4:	4603      	mov	r3, r0
			yaw = -(atan2(2 * (q0 * q3 + q1 * q2), 1 - 2 * (q2 * q2 + q3 * q3))
 8001cf6:	ee07 3a90 	vmov	s15, r3
 8001cfa:	eef1 7a67 	vneg.f32	s15, s15
 8001cfe:	4b47      	ldr	r3, [pc, #284]	@ (8001e1c <main+0x7d4>)
 8001d00:	edc3 7a00 	vstr	s15, [r3]
			yaw = yaw * (180.0 / pi);
 8001d04:	4b45      	ldr	r3, [pc, #276]	@ (8001e1c <main+0x7d4>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7fe fc3d 	bl	8000588 <__aeabi_f2d>
 8001d0e:	a32c      	add	r3, pc, #176	@ (adr r3, 8001dc0 <main+0x778>)
 8001d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d14:	f7fe fc90 	bl	8000638 <__aeabi_dmul>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	460b      	mov	r3, r1
 8001d1c:	4610      	mov	r0, r2
 8001d1e:	4619      	mov	r1, r3
 8001d20:	f7fe ff82 	bl	8000c28 <__aeabi_d2f>
 8001d24:	4603      	mov	r3, r0
 8001d26:	4a3d      	ldr	r2, [pc, #244]	@ (8001e1c <main+0x7d4>)
 8001d28:	6013      	str	r3, [r2, #0]
			printf("Euler: Yaw=%.2f\n\r", yaw);
 8001d2a:	4b3c      	ldr	r3, [pc, #240]	@ (8001e1c <main+0x7d4>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f7fe fc2a 	bl	8000588 <__aeabi_f2d>
 8001d34:	4602      	mov	r2, r0
 8001d36:	460b      	mov	r3, r1
 8001d38:	4839      	ldr	r0, [pc, #228]	@ (8001e20 <main+0x7d8>)
 8001d3a:	f006 fdb9 	bl	80088b0 <iprintf>
			printf("\n\n");
 8001d3e:	4839      	ldr	r0, [pc, #228]	@ (8001e24 <main+0x7dc>)
 8001d40:	f006 fe1e 	bl	8008980 <puts>
		}

		HAL_Delay(100); // Read at 10Hz
 8001d44:	2064      	movs	r0, #100	@ 0x64
 8001d46:	f001 f89d 	bl	8002e84 <HAL_Delay>

		/* Dribbling */
		if (tri == 1 && !prev_tri) {
 8001d4a:	4b37      	ldr	r3, [pc, #220]	@ (8001e28 <main+0x7e0>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d106      	bne.n	8001d60 <main+0x718>
 8001d52:	4b36      	ldr	r3, [pc, #216]	@ (8001e2c <main+0x7e4>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d102      	bne.n	8001d60 <main+0x718>
			ebike_running = 1;
 8001d5a:	4b35      	ldr	r3, [pc, #212]	@ (8001e30 <main+0x7e8>)
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	601a      	str	r2, [r3, #0]
		}
		if (cro == 1 && !prev_cro) {  // RR1 button pressed
 8001d60:	4b34      	ldr	r3, [pc, #208]	@ (8001e34 <main+0x7ec>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d109      	bne.n	8001d7c <main+0x734>
 8001d68:	4b33      	ldr	r3, [pc, #204]	@ (8001e38 <main+0x7f0>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d105      	bne.n	8001d7c <main+0x734>
			direction1 = 0;  // Set to Clockwise
 8001d70:	4b19      	ldr	r3, [pc, #100]	@ (8001dd8 <main+0x790>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	601a      	str	r2, [r3, #0]
			stepper_running1 = 1;
 8001d76:	4b1b      	ldr	r3, [pc, #108]	@ (8001de4 <main+0x79c>)
 8001d78:	2201      	movs	r2, #1
 8001d7a:	601a      	str	r2, [r3, #0]
		}
		prev_tri = tri;
 8001d7c:	4b2a      	ldr	r3, [pc, #168]	@ (8001e28 <main+0x7e0>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a2a      	ldr	r2, [pc, #168]	@ (8001e2c <main+0x7e4>)
 8001d82:	6013      	str	r3, [r2, #0]
		prev_cro = cro;
 8001d84:	4b2b      	ldr	r3, [pc, #172]	@ (8001e34 <main+0x7ec>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a2b      	ldr	r2, [pc, #172]	@ (8001e38 <main+0x7f0>)
 8001d8a:	6013      	str	r3, [r2, #0]
		if (ebike_running) {
 8001d8c:	4b28      	ldr	r3, [pc, #160]	@ (8001e30 <main+0x7e8>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	f43f ac80 	beq.w	8001696 <main+0x4e>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, 1);
 8001d96:	2201      	movs	r2, #1
 8001d98:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001d9c:	480d      	ldr	r0, [pc, #52]	@ (8001dd4 <main+0x78c>)
 8001d9e:	f001 ff3d 	bl	8003c1c <HAL_GPIO_WritePin>
			TIM13->CCR1 = (2000 * 999) / 3500;
 8001da2:	4b26      	ldr	r3, [pc, #152]	@ (8001e3c <main+0x7f4>)
 8001da4:	f240 223a 	movw	r2, #570	@ 0x23a
 8001da8:	635a      	str	r2, [r3, #52]	@ 0x34
			HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 8001daa:	2100      	movs	r1, #0
 8001dac:	4824      	ldr	r0, [pc, #144]	@ (8001e40 <main+0x7f8>)
 8001dae:	f003 fdd9 	bl	8005964 <HAL_TIM_PWM_Start>
		lx = (rxbuff[0] & 0x80) ?
 8001db2:	e470      	b.n	8001696 <main+0x4e>
 8001db4:	f3af 8000 	nop.w
 8001db8:	54411744 	.word	0x54411744
 8001dbc:	3ff921fb 	.word	0x3ff921fb
 8001dc0:	1a674644 	.word	0x1a674644
 8001dc4:	404ca5dc 	.word	0x404ca5dc
 8001dc8:	2000058c 	.word	0x2000058c
 8001dcc:	40014800 	.word	0x40014800
 8001dd0:	20000388 	.word	0x20000388
 8001dd4:	40020800 	.word	0x40020800
 8001dd8:	20000000 	.word	0x20000000
 8001ddc:	200005c4 	.word	0x200005c4
 8001de0:	20000524 	.word	0x20000524
 8001de4:	20000510 	.word	0x20000510
 8001de8:	200005c8 	.word	0x200005c8
 8001dec:	20000528 	.word	0x20000528
 8001df0:	200005b0 	.word	0x200005b0
 8001df4:	20000518 	.word	0x20000518
 8001df8:	20000508 	.word	0x20000508
 8001dfc:	20000004 	.word	0x20000004
 8001e00:	2000050c 	.word	0x2000050c
 8001e04:	2000052c 	.word	0x2000052c
 8001e08:	20000214 	.word	0x20000214
 8001e0c:	20000564 	.word	0x20000564
 8001e10:	20000568 	.word	0x20000568
 8001e14:	2000056c 	.word	0x2000056c
 8001e18:	20000570 	.word	0x20000570
 8001e1c:	20000560 	.word	0x20000560
 8001e20:	0800da38 	.word	0x0800da38
 8001e24:	0800da4c 	.word	0x0800da4c
 8001e28:	200005ac 	.word	0x200005ac
 8001e2c:	2000051c 	.word	0x2000051c
 8001e30:	20000514 	.word	0x20000514
 8001e34:	200005a4 	.word	0x200005a4
 8001e38:	20000520 	.word	0x20000520
 8001e3c:	40001c00 	.word	0x40001c00
 8001e40:	200003d0 	.word	0x200003d0

08001e44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b094      	sub	sp, #80	@ 0x50
 8001e48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e4a:	f107 031c 	add.w	r3, r7, #28
 8001e4e:	2234      	movs	r2, #52	@ 0x34
 8001e50:	2100      	movs	r1, #0
 8001e52:	4618      	mov	r0, r3
 8001e54:	f006 fe94 	bl	8008b80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e58:	f107 0308 	add.w	r3, r7, #8
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
 8001e60:	605a      	str	r2, [r3, #4]
 8001e62:	609a      	str	r2, [r3, #8]
 8001e64:	60da      	str	r2, [r3, #12]
 8001e66:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e68:	2300      	movs	r3, #0
 8001e6a:	607b      	str	r3, [r7, #4]
 8001e6c:	4b2a      	ldr	r3, [pc, #168]	@ (8001f18 <SystemClock_Config+0xd4>)
 8001e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e70:	4a29      	ldr	r2, [pc, #164]	@ (8001f18 <SystemClock_Config+0xd4>)
 8001e72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e76:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e78:	4b27      	ldr	r3, [pc, #156]	@ (8001f18 <SystemClock_Config+0xd4>)
 8001e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e80:	607b      	str	r3, [r7, #4]
 8001e82:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001e84:	2300      	movs	r3, #0
 8001e86:	603b      	str	r3, [r7, #0]
 8001e88:	4b24      	ldr	r3, [pc, #144]	@ (8001f1c <SystemClock_Config+0xd8>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001e90:	4a22      	ldr	r2, [pc, #136]	@ (8001f1c <SystemClock_Config+0xd8>)
 8001e92:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e96:	6013      	str	r3, [r2, #0]
 8001e98:	4b20      	ldr	r3, [pc, #128]	@ (8001f1c <SystemClock_Config+0xd8>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001ea0:	603b      	str	r3, [r7, #0]
 8001ea2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001eac:	2310      	movs	r3, #16
 8001eae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001eb0:	2302      	movs	r3, #2
 8001eb2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001eb8:	2310      	movs	r3, #16
 8001eba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001ebc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001ec0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001ec2:	2304      	movs	r3, #4
 8001ec4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001eca:	2302      	movs	r3, #2
 8001ecc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ece:	f107 031c 	add.w	r3, r7, #28
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f003 fa00 	bl	80052d8 <HAL_RCC_OscConfig>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001ede:	f000 fb57 	bl	8002590 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ee2:	230f      	movs	r3, #15
 8001ee4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ee6:	2302      	movs	r3, #2
 8001ee8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001eea:	2300      	movs	r3, #0
 8001eec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001eee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ef2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ef8:	f107 0308 	add.w	r3, r7, #8
 8001efc:	2102      	movs	r1, #2
 8001efe:	4618      	mov	r0, r3
 8001f00:	f002 fea0 	bl	8004c44 <HAL_RCC_ClockConfig>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d001      	beq.n	8001f0e <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001f0a:	f000 fb41 	bl	8002590 <Error_Handler>
  }
}
 8001f0e:	bf00      	nop
 8001f10:	3750      	adds	r7, #80	@ 0x50
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	40023800 	.word	0x40023800
 8001f1c:	40007000 	.word	0x40007000

08001f20 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001f24:	4b12      	ldr	r3, [pc, #72]	@ (8001f70 <MX_I2C2_Init+0x50>)
 8001f26:	4a13      	ldr	r2, [pc, #76]	@ (8001f74 <MX_I2C2_Init+0x54>)
 8001f28:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001f2a:	4b11      	ldr	r3, [pc, #68]	@ (8001f70 <MX_I2C2_Init+0x50>)
 8001f2c:	4a12      	ldr	r2, [pc, #72]	@ (8001f78 <MX_I2C2_Init+0x58>)
 8001f2e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f30:	4b0f      	ldr	r3, [pc, #60]	@ (8001f70 <MX_I2C2_Init+0x50>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001f36:	4b0e      	ldr	r3, [pc, #56]	@ (8001f70 <MX_I2C2_Init+0x50>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f3c:	4b0c      	ldr	r3, [pc, #48]	@ (8001f70 <MX_I2C2_Init+0x50>)
 8001f3e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001f42:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f44:	4b0a      	ldr	r3, [pc, #40]	@ (8001f70 <MX_I2C2_Init+0x50>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001f4a:	4b09      	ldr	r3, [pc, #36]	@ (8001f70 <MX_I2C2_Init+0x50>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f50:	4b07      	ldr	r3, [pc, #28]	@ (8001f70 <MX_I2C2_Init+0x50>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f56:	4b06      	ldr	r3, [pc, #24]	@ (8001f70 <MX_I2C2_Init+0x50>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001f5c:	4804      	ldr	r0, [pc, #16]	@ (8001f70 <MX_I2C2_Init+0x50>)
 8001f5e:	f001 fe77 	bl	8003c50 <HAL_I2C_Init>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001f68:	f000 fb12 	bl	8002590 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001f6c:	bf00      	nop
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	20000214 	.word	0x20000214
 8001f74:	40005800 	.word	0x40005800
 8001f78:	000186a0 	.word	0x000186a0

08001f7c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b08c      	sub	sp, #48	@ 0x30
 8001f80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001f82:	f107 030c 	add.w	r3, r7, #12
 8001f86:	2224      	movs	r2, #36	@ 0x24
 8001f88:	2100      	movs	r1, #0
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f006 fdf8 	bl	8008b80 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f90:	1d3b      	adds	r3, r7, #4
 8001f92:	2200      	movs	r2, #0
 8001f94:	601a      	str	r2, [r3, #0]
 8001f96:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001f98:	4b20      	ldr	r3, [pc, #128]	@ (800201c <MX_TIM3_Init+0xa0>)
 8001f9a:	4a21      	ldr	r2, [pc, #132]	@ (8002020 <MX_TIM3_Init+0xa4>)
 8001f9c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001f9e:	4b1f      	ldr	r3, [pc, #124]	@ (800201c <MX_TIM3_Init+0xa0>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fa4:	4b1d      	ldr	r3, [pc, #116]	@ (800201c <MX_TIM3_Init+0xa0>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001faa:	4b1c      	ldr	r3, [pc, #112]	@ (800201c <MX_TIM3_Init+0xa0>)
 8001fac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001fb0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fb2:	4b1a      	ldr	r3, [pc, #104]	@ (800201c <MX_TIM3_Init+0xa0>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fb8:	4b18      	ldr	r3, [pc, #96]	@ (800201c <MX_TIM3_Init+0xa0>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001fe2:	f107 030c 	add.w	r3, r7, #12
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	480c      	ldr	r0, [pc, #48]	@ (800201c <MX_TIM3_Init+0xa0>)
 8001fea:	f003 fd83 	bl	8005af4 <HAL_TIM_Encoder_Init>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001ff4:	f000 facc 	bl	8002590 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002000:	1d3b      	adds	r3, r7, #4
 8002002:	4619      	mov	r1, r3
 8002004:	4805      	ldr	r0, [pc, #20]	@ (800201c <MX_TIM3_Init+0xa0>)
 8002006:	f004 fac1 	bl	800658c <HAL_TIMEx_MasterConfigSynchronization>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d001      	beq.n	8002014 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002010:	f000 fabe 	bl	8002590 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002014:	bf00      	nop
 8002016:	3730      	adds	r7, #48	@ 0x30
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	20000268 	.word	0x20000268
 8002020:	40000400 	.word	0x40000400

08002024 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b086      	sub	sp, #24
 8002028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800202a:	f107 0308 	add.w	r3, r7, #8
 800202e:	2200      	movs	r2, #0
 8002030:	601a      	str	r2, [r3, #0]
 8002032:	605a      	str	r2, [r3, #4]
 8002034:	609a      	str	r2, [r3, #8]
 8002036:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002038:	463b      	mov	r3, r7
 800203a:	2200      	movs	r2, #0
 800203c:	601a      	str	r2, [r3, #0]
 800203e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002040:	4b1d      	ldr	r3, [pc, #116]	@ (80020b8 <MX_TIM5_Init+0x94>)
 8002042:	4a1e      	ldr	r2, [pc, #120]	@ (80020bc <MX_TIM5_Init+0x98>)
 8002044:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 179;
 8002046:	4b1c      	ldr	r3, [pc, #112]	@ (80020b8 <MX_TIM5_Init+0x94>)
 8002048:	22b3      	movs	r2, #179	@ 0xb3
 800204a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800204c:	4b1a      	ldr	r3, [pc, #104]	@ (80020b8 <MX_TIM5_Init+0x94>)
 800204e:	2200      	movs	r2, #0
 8002050:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 8002052:	4b19      	ldr	r3, [pc, #100]	@ (80020b8 <MX_TIM5_Init+0x94>)
 8002054:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002058:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800205a:	4b17      	ldr	r3, [pc, #92]	@ (80020b8 <MX_TIM5_Init+0x94>)
 800205c:	2200      	movs	r2, #0
 800205e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002060:	4b15      	ldr	r3, [pc, #84]	@ (80020b8 <MX_TIM5_Init+0x94>)
 8002062:	2200      	movs	r2, #0
 8002064:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002066:	4814      	ldr	r0, [pc, #80]	@ (80020b8 <MX_TIM5_Init+0x94>)
 8002068:	f003 fbd4 	bl	8005814 <HAL_TIM_Base_Init>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8002072:	f000 fa8d 	bl	8002590 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002076:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800207a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800207c:	f107 0308 	add.w	r3, r7, #8
 8002080:	4619      	mov	r1, r3
 8002082:	480d      	ldr	r0, [pc, #52]	@ (80020b8 <MX_TIM5_Init+0x94>)
 8002084:	f003 fe9e 	bl	8005dc4 <HAL_TIM_ConfigClockSource>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 800208e:	f000 fa7f 	bl	8002590 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002092:	2300      	movs	r3, #0
 8002094:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002096:	2300      	movs	r3, #0
 8002098:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800209a:	463b      	mov	r3, r7
 800209c:	4619      	mov	r1, r3
 800209e:	4806      	ldr	r0, [pc, #24]	@ (80020b8 <MX_TIM5_Init+0x94>)
 80020a0:	f004 fa74 	bl	800658c <HAL_TIMEx_MasterConfigSynchronization>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 80020aa:	f000 fa71 	bl	8002590 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80020ae:	bf00      	nop
 80020b0:	3718      	adds	r7, #24
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	200002b0 	.word	0x200002b0
 80020bc:	40000c00 	.word	0x40000c00

080020c0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b08c      	sub	sp, #48	@ 0x30
 80020c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80020c6:	f107 030c 	add.w	r3, r7, #12
 80020ca:	2224      	movs	r2, #36	@ 0x24
 80020cc:	2100      	movs	r1, #0
 80020ce:	4618      	mov	r0, r3
 80020d0:	f006 fd56 	bl	8008b80 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020d4:	1d3b      	adds	r3, r7, #4
 80020d6:	2200      	movs	r2, #0
 80020d8:	601a      	str	r2, [r3, #0]
 80020da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80020dc:	4b22      	ldr	r3, [pc, #136]	@ (8002168 <MX_TIM8_Init+0xa8>)
 80020de:	4a23      	ldr	r2, [pc, #140]	@ (800216c <MX_TIM8_Init+0xac>)
 80020e0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80020e2:	4b21      	ldr	r3, [pc, #132]	@ (8002168 <MX_TIM8_Init+0xa8>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020e8:	4b1f      	ldr	r3, [pc, #124]	@ (8002168 <MX_TIM8_Init+0xa8>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80020ee:	4b1e      	ldr	r3, [pc, #120]	@ (8002168 <MX_TIM8_Init+0xa8>)
 80020f0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80020f4:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020f6:	4b1c      	ldr	r3, [pc, #112]	@ (8002168 <MX_TIM8_Init+0xa8>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80020fc:	4b1a      	ldr	r3, [pc, #104]	@ (8002168 <MX_TIM8_Init+0xa8>)
 80020fe:	2200      	movs	r2, #0
 8002100:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002102:	4b19      	ldr	r3, [pc, #100]	@ (8002168 <MX_TIM8_Init+0xa8>)
 8002104:	2200      	movs	r2, #0
 8002106:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002108:	2301      	movs	r3, #1
 800210a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800210c:	2300      	movs	r3, #0
 800210e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002110:	2301      	movs	r3, #1
 8002112:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002114:	2300      	movs	r3, #0
 8002116:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002118:	2300      	movs	r3, #0
 800211a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800211c:	2300      	movs	r3, #0
 800211e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002120:	2301      	movs	r3, #1
 8002122:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002124:	2300      	movs	r3, #0
 8002126:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002128:	2300      	movs	r3, #0
 800212a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 800212c:	f107 030c 	add.w	r3, r7, #12
 8002130:	4619      	mov	r1, r3
 8002132:	480d      	ldr	r0, [pc, #52]	@ (8002168 <MX_TIM8_Init+0xa8>)
 8002134:	f003 fcde 	bl	8005af4 <HAL_TIM_Encoder_Init>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d001      	beq.n	8002142 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 800213e:	f000 fa27 	bl	8002590 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002142:	2300      	movs	r3, #0
 8002144:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002146:	2300      	movs	r3, #0
 8002148:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800214a:	1d3b      	adds	r3, r7, #4
 800214c:	4619      	mov	r1, r3
 800214e:	4806      	ldr	r0, [pc, #24]	@ (8002168 <MX_TIM8_Init+0xa8>)
 8002150:	f004 fa1c 	bl	800658c <HAL_TIMEx_MasterConfigSynchronization>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 800215a:	f000 fa19 	bl	8002590 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800215e:	bf00      	nop
 8002160:	3730      	adds	r7, #48	@ 0x30
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	200002f8 	.word	0x200002f8
 800216c:	40010400 	.word	0x40010400

08002170 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b088      	sub	sp, #32
 8002174:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002176:	1d3b      	adds	r3, r7, #4
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	605a      	str	r2, [r3, #4]
 800217e:	609a      	str	r2, [r3, #8]
 8002180:	60da      	str	r2, [r3, #12]
 8002182:	611a      	str	r2, [r3, #16]
 8002184:	615a      	str	r2, [r3, #20]
 8002186:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002188:	4b1e      	ldr	r3, [pc, #120]	@ (8002204 <MX_TIM10_Init+0x94>)
 800218a:	4a1f      	ldr	r2, [pc, #124]	@ (8002208 <MX_TIM10_Init+0x98>)
 800218c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 179;
 800218e:	4b1d      	ldr	r3, [pc, #116]	@ (8002204 <MX_TIM10_Init+0x94>)
 8002190:	22b3      	movs	r2, #179	@ 0xb3
 8002192:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002194:	4b1b      	ldr	r3, [pc, #108]	@ (8002204 <MX_TIM10_Init+0x94>)
 8002196:	2200      	movs	r2, #0
 8002198:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 999;
 800219a:	4b1a      	ldr	r3, [pc, #104]	@ (8002204 <MX_TIM10_Init+0x94>)
 800219c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80021a0:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021a2:	4b18      	ldr	r3, [pc, #96]	@ (8002204 <MX_TIM10_Init+0x94>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021a8:	4b16      	ldr	r3, [pc, #88]	@ (8002204 <MX_TIM10_Init+0x94>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80021ae:	4815      	ldr	r0, [pc, #84]	@ (8002204 <MX_TIM10_Init+0x94>)
 80021b0:	f003 fb30 	bl	8005814 <HAL_TIM_Base_Init>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 80021ba:	f000 f9e9 	bl	8002590 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 80021be:	4811      	ldr	r0, [pc, #68]	@ (8002204 <MX_TIM10_Init+0x94>)
 80021c0:	f003 fb77 	bl	80058b2 <HAL_TIM_PWM_Init>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 80021ca:	f000 f9e1 	bl	8002590 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021ce:	2360      	movs	r3, #96	@ 0x60
 80021d0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80021d2:	2300      	movs	r3, #0
 80021d4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021d6:	2300      	movs	r3, #0
 80021d8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021da:	2300      	movs	r3, #0
 80021dc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021de:	1d3b      	adds	r3, r7, #4
 80021e0:	2200      	movs	r2, #0
 80021e2:	4619      	mov	r1, r3
 80021e4:	4807      	ldr	r0, [pc, #28]	@ (8002204 <MX_TIM10_Init+0x94>)
 80021e6:	f003 fd2b 	bl	8005c40 <HAL_TIM_PWM_ConfigChannel>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 80021f0:	f000 f9ce 	bl	8002590 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 80021f4:	4803      	ldr	r0, [pc, #12]	@ (8002204 <MX_TIM10_Init+0x94>)
 80021f6:	f000 fb65 	bl	80028c4 <HAL_TIM_MspPostInit>

}
 80021fa:	bf00      	nop
 80021fc:	3720      	adds	r7, #32
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	20000340 	.word	0x20000340
 8002208:	40014400 	.word	0x40014400

0800220c <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b088      	sub	sp, #32
 8002210:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002212:	1d3b      	adds	r3, r7, #4
 8002214:	2200      	movs	r2, #0
 8002216:	601a      	str	r2, [r3, #0]
 8002218:	605a      	str	r2, [r3, #4]
 800221a:	609a      	str	r2, [r3, #8]
 800221c:	60da      	str	r2, [r3, #12]
 800221e:	611a      	str	r2, [r3, #16]
 8002220:	615a      	str	r2, [r3, #20]
 8002222:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002224:	4b1e      	ldr	r3, [pc, #120]	@ (80022a0 <MX_TIM11_Init+0x94>)
 8002226:	4a1f      	ldr	r2, [pc, #124]	@ (80022a4 <MX_TIM11_Init+0x98>)
 8002228:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 179;
 800222a:	4b1d      	ldr	r3, [pc, #116]	@ (80022a0 <MX_TIM11_Init+0x94>)
 800222c:	22b3      	movs	r2, #179	@ 0xb3
 800222e:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002230:	4b1b      	ldr	r3, [pc, #108]	@ (80022a0 <MX_TIM11_Init+0x94>)
 8002232:	2200      	movs	r2, #0
 8002234:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 999;
 8002236:	4b1a      	ldr	r3, [pc, #104]	@ (80022a0 <MX_TIM11_Init+0x94>)
 8002238:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800223c:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800223e:	4b18      	ldr	r3, [pc, #96]	@ (80022a0 <MX_TIM11_Init+0x94>)
 8002240:	2200      	movs	r2, #0
 8002242:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002244:	4b16      	ldr	r3, [pc, #88]	@ (80022a0 <MX_TIM11_Init+0x94>)
 8002246:	2200      	movs	r2, #0
 8002248:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800224a:	4815      	ldr	r0, [pc, #84]	@ (80022a0 <MX_TIM11_Init+0x94>)
 800224c:	f003 fae2 	bl	8005814 <HAL_TIM_Base_Init>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d001      	beq.n	800225a <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8002256:	f000 f99b 	bl	8002590 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 800225a:	4811      	ldr	r0, [pc, #68]	@ (80022a0 <MX_TIM11_Init+0x94>)
 800225c:	f003 fb29 	bl	80058b2 <HAL_TIM_PWM_Init>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d001      	beq.n	800226a <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8002266:	f000 f993 	bl	8002590 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800226a:	2360      	movs	r3, #96	@ 0x60
 800226c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800226e:	2300      	movs	r3, #0
 8002270:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002272:	2300      	movs	r3, #0
 8002274:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002276:	2300      	movs	r3, #0
 8002278:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800227a:	1d3b      	adds	r3, r7, #4
 800227c:	2200      	movs	r2, #0
 800227e:	4619      	mov	r1, r3
 8002280:	4807      	ldr	r0, [pc, #28]	@ (80022a0 <MX_TIM11_Init+0x94>)
 8002282:	f003 fcdd 	bl	8005c40 <HAL_TIM_PWM_ConfigChannel>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d001      	beq.n	8002290 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 800228c:	f000 f980 	bl	8002590 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8002290:	4803      	ldr	r0, [pc, #12]	@ (80022a0 <MX_TIM11_Init+0x94>)
 8002292:	f000 fb17 	bl	80028c4 <HAL_TIM_MspPostInit>

}
 8002296:	bf00      	nop
 8002298:	3720      	adds	r7, #32
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	20000388 	.word	0x20000388
 80022a4:	40014800 	.word	0x40014800

080022a8 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b088      	sub	sp, #32
 80022ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80022ae:	1d3b      	adds	r3, r7, #4
 80022b0:	2200      	movs	r2, #0
 80022b2:	601a      	str	r2, [r3, #0]
 80022b4:	605a      	str	r2, [r3, #4]
 80022b6:	609a      	str	r2, [r3, #8]
 80022b8:	60da      	str	r2, [r3, #12]
 80022ba:	611a      	str	r2, [r3, #16]
 80022bc:	615a      	str	r2, [r3, #20]
 80022be:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80022c0:	4b1e      	ldr	r3, [pc, #120]	@ (800233c <MX_TIM13_Init+0x94>)
 80022c2:	4a1f      	ldr	r2, [pc, #124]	@ (8002340 <MX_TIM13_Init+0x98>)
 80022c4:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 179;
 80022c6:	4b1d      	ldr	r3, [pc, #116]	@ (800233c <MX_TIM13_Init+0x94>)
 80022c8:	22b3      	movs	r2, #179	@ 0xb3
 80022ca:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022cc:	4b1b      	ldr	r3, [pc, #108]	@ (800233c <MX_TIM13_Init+0x94>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 999;
 80022d2:	4b1a      	ldr	r3, [pc, #104]	@ (800233c <MX_TIM13_Init+0x94>)
 80022d4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80022d8:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022da:	4b18      	ldr	r3, [pc, #96]	@ (800233c <MX_TIM13_Init+0x94>)
 80022dc:	2200      	movs	r2, #0
 80022de:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022e0:	4b16      	ldr	r3, [pc, #88]	@ (800233c <MX_TIM13_Init+0x94>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80022e6:	4815      	ldr	r0, [pc, #84]	@ (800233c <MX_TIM13_Init+0x94>)
 80022e8:	f003 fa94 	bl	8005814 <HAL_TIM_Base_Init>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d001      	beq.n	80022f6 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 80022f2:	f000 f94d 	bl	8002590 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 80022f6:	4811      	ldr	r0, [pc, #68]	@ (800233c <MX_TIM13_Init+0x94>)
 80022f8:	f003 fadb 	bl	80058b2 <HAL_TIM_PWM_Init>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8002302:	f000 f945 	bl	8002590 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002306:	2360      	movs	r3, #96	@ 0x60
 8002308:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800230a:	2300      	movs	r3, #0
 800230c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800230e:	2300      	movs	r3, #0
 8002310:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002312:	2300      	movs	r3, #0
 8002314:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002316:	1d3b      	adds	r3, r7, #4
 8002318:	2200      	movs	r2, #0
 800231a:	4619      	mov	r1, r3
 800231c:	4807      	ldr	r0, [pc, #28]	@ (800233c <MX_TIM13_Init+0x94>)
 800231e:	f003 fc8f 	bl	8005c40 <HAL_TIM_PWM_ConfigChannel>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d001      	beq.n	800232c <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 8002328:	f000 f932 	bl	8002590 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 800232c:	4803      	ldr	r0, [pc, #12]	@ (800233c <MX_TIM13_Init+0x94>)
 800232e:	f000 fac9 	bl	80028c4 <HAL_TIM_MspPostInit>

}
 8002332:	bf00      	nop
 8002334:	3720      	adds	r7, #32
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	200003d0 	.word	0x200003d0
 8002340:	40001c00 	.word	0x40001c00

08002344 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002348:	4b11      	ldr	r3, [pc, #68]	@ (8002390 <MX_UART4_Init+0x4c>)
 800234a:	4a12      	ldr	r2, [pc, #72]	@ (8002394 <MX_UART4_Init+0x50>)
 800234c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800234e:	4b10      	ldr	r3, [pc, #64]	@ (8002390 <MX_UART4_Init+0x4c>)
 8002350:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002354:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002356:	4b0e      	ldr	r3, [pc, #56]	@ (8002390 <MX_UART4_Init+0x4c>)
 8002358:	2200      	movs	r2, #0
 800235a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800235c:	4b0c      	ldr	r3, [pc, #48]	@ (8002390 <MX_UART4_Init+0x4c>)
 800235e:	2200      	movs	r2, #0
 8002360:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002362:	4b0b      	ldr	r3, [pc, #44]	@ (8002390 <MX_UART4_Init+0x4c>)
 8002364:	2200      	movs	r2, #0
 8002366:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002368:	4b09      	ldr	r3, [pc, #36]	@ (8002390 <MX_UART4_Init+0x4c>)
 800236a:	220c      	movs	r2, #12
 800236c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800236e:	4b08      	ldr	r3, [pc, #32]	@ (8002390 <MX_UART4_Init+0x4c>)
 8002370:	2200      	movs	r2, #0
 8002372:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002374:	4b06      	ldr	r3, [pc, #24]	@ (8002390 <MX_UART4_Init+0x4c>)
 8002376:	2200      	movs	r2, #0
 8002378:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800237a:	4805      	ldr	r0, [pc, #20]	@ (8002390 <MX_UART4_Init+0x4c>)
 800237c:	f004 f982 	bl	8006684 <HAL_UART_Init>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8002386:	f000 f903 	bl	8002590 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800238a:	bf00      	nop
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	20000418 	.word	0x20000418
 8002394:	40004c00 	.word	0x40004c00

08002398 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800239c:	4b11      	ldr	r3, [pc, #68]	@ (80023e4 <MX_USART2_UART_Init+0x4c>)
 800239e:	4a12      	ldr	r2, [pc, #72]	@ (80023e8 <MX_USART2_UART_Init+0x50>)
 80023a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80023a2:	4b10      	ldr	r3, [pc, #64]	@ (80023e4 <MX_USART2_UART_Init+0x4c>)
 80023a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80023a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80023aa:	4b0e      	ldr	r3, [pc, #56]	@ (80023e4 <MX_USART2_UART_Init+0x4c>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80023b0:	4b0c      	ldr	r3, [pc, #48]	@ (80023e4 <MX_USART2_UART_Init+0x4c>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80023b6:	4b0b      	ldr	r3, [pc, #44]	@ (80023e4 <MX_USART2_UART_Init+0x4c>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80023bc:	4b09      	ldr	r3, [pc, #36]	@ (80023e4 <MX_USART2_UART_Init+0x4c>)
 80023be:	220c      	movs	r2, #12
 80023c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023c2:	4b08      	ldr	r3, [pc, #32]	@ (80023e4 <MX_USART2_UART_Init+0x4c>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80023c8:	4b06      	ldr	r3, [pc, #24]	@ (80023e4 <MX_USART2_UART_Init+0x4c>)
 80023ca:	2200      	movs	r2, #0
 80023cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80023ce:	4805      	ldr	r0, [pc, #20]	@ (80023e4 <MX_USART2_UART_Init+0x4c>)
 80023d0:	f004 f958 	bl	8006684 <HAL_UART_Init>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d001      	beq.n	80023de <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80023da:	f000 f8d9 	bl	8002590 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80023de:	bf00      	nop
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	20000460 	.word	0x20000460
 80023e8:	40004400 	.word	0x40004400

080023ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80023f2:	2300      	movs	r3, #0
 80023f4:	607b      	str	r3, [r7, #4]
 80023f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002428 <MX_DMA_Init+0x3c>)
 80023f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023fa:	4a0b      	ldr	r2, [pc, #44]	@ (8002428 <MX_DMA_Init+0x3c>)
 80023fc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002400:	6313      	str	r3, [r2, #48]	@ 0x30
 8002402:	4b09      	ldr	r3, [pc, #36]	@ (8002428 <MX_DMA_Init+0x3c>)
 8002404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002406:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800240a:	607b      	str	r3, [r7, #4]
 800240c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 800240e:	2200      	movs	r2, #0
 8002410:	2100      	movs	r1, #0
 8002412:	200d      	movs	r0, #13
 8002414:	f000 fe35 	bl	8003082 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002418:	200d      	movs	r0, #13
 800241a:	f000 fe4e 	bl	80030ba <HAL_NVIC_EnableIRQ>

}
 800241e:	bf00      	nop
 8002420:	3708      	adds	r7, #8
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	40023800 	.word	0x40023800

0800242c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b08a      	sub	sp, #40	@ 0x28
 8002430:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002432:	f107 0314 	add.w	r3, r7, #20
 8002436:	2200      	movs	r2, #0
 8002438:	601a      	str	r2, [r3, #0]
 800243a:	605a      	str	r2, [r3, #4]
 800243c:	609a      	str	r2, [r3, #8]
 800243e:	60da      	str	r2, [r3, #12]
 8002440:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002442:	2300      	movs	r3, #0
 8002444:	613b      	str	r3, [r7, #16]
 8002446:	4b43      	ldr	r3, [pc, #268]	@ (8002554 <MX_GPIO_Init+0x128>)
 8002448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800244a:	4a42      	ldr	r2, [pc, #264]	@ (8002554 <MX_GPIO_Init+0x128>)
 800244c:	f043 0304 	orr.w	r3, r3, #4
 8002450:	6313      	str	r3, [r2, #48]	@ 0x30
 8002452:	4b40      	ldr	r3, [pc, #256]	@ (8002554 <MX_GPIO_Init+0x128>)
 8002454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002456:	f003 0304 	and.w	r3, r3, #4
 800245a:	613b      	str	r3, [r7, #16]
 800245c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800245e:	2300      	movs	r3, #0
 8002460:	60fb      	str	r3, [r7, #12]
 8002462:	4b3c      	ldr	r3, [pc, #240]	@ (8002554 <MX_GPIO_Init+0x128>)
 8002464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002466:	4a3b      	ldr	r2, [pc, #236]	@ (8002554 <MX_GPIO_Init+0x128>)
 8002468:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800246c:	6313      	str	r3, [r2, #48]	@ 0x30
 800246e:	4b39      	ldr	r3, [pc, #228]	@ (8002554 <MX_GPIO_Init+0x128>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002472:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002476:	60fb      	str	r3, [r7, #12]
 8002478:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800247a:	2300      	movs	r3, #0
 800247c:	60bb      	str	r3, [r7, #8]
 800247e:	4b35      	ldr	r3, [pc, #212]	@ (8002554 <MX_GPIO_Init+0x128>)
 8002480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002482:	4a34      	ldr	r2, [pc, #208]	@ (8002554 <MX_GPIO_Init+0x128>)
 8002484:	f043 0301 	orr.w	r3, r3, #1
 8002488:	6313      	str	r3, [r2, #48]	@ 0x30
 800248a:	4b32      	ldr	r3, [pc, #200]	@ (8002554 <MX_GPIO_Init+0x128>)
 800248c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248e:	f003 0301 	and.w	r3, r3, #1
 8002492:	60bb      	str	r3, [r7, #8]
 8002494:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002496:	2300      	movs	r3, #0
 8002498:	607b      	str	r3, [r7, #4]
 800249a:	4b2e      	ldr	r3, [pc, #184]	@ (8002554 <MX_GPIO_Init+0x128>)
 800249c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800249e:	4a2d      	ldr	r2, [pc, #180]	@ (8002554 <MX_GPIO_Init+0x128>)
 80024a0:	f043 0302 	orr.w	r3, r3, #2
 80024a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024a6:	4b2b      	ldr	r3, [pc, #172]	@ (8002554 <MX_GPIO_Init+0x128>)
 80024a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024aa:	f003 0302 	and.w	r3, r3, #2
 80024ae:	607b      	str	r3, [r7, #4]
 80024b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DIR5_Dribbling_Pin|DIR1_Pin|DIR2_Pin|DIR3_Pin
 80024b2:	2200      	movs	r2, #0
 80024b4:	f248 012f 	movw	r1, #32815	@ 0x802f
 80024b8:	4827      	ldr	r0, [pc, #156]	@ (8002558 <MX_GPIO_Init+0x12c>)
 80024ba:	f001 fbaf 	bl	8003c1c <HAL_GPIO_WritePin>
                          |DIR4_Pin|Step_Pulse_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Pneumatics1_Pin|Pneumatics2_Pin, GPIO_PIN_RESET);
 80024be:	2200      	movs	r2, #0
 80024c0:	f44f 51c1 	mov.w	r1, #6176	@ 0x1820
 80024c4:	4825      	ldr	r0, [pc, #148]	@ (800255c <MX_GPIO_Init+0x130>)
 80024c6:	f001 fba9 	bl	8003c1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Pneumatics3_Pin|Pneumatics4_Pin, GPIO_PIN_RESET);
 80024ca:	2200      	movs	r2, #0
 80024cc:	f241 0104 	movw	r1, #4100	@ 0x1004
 80024d0:	4823      	ldr	r0, [pc, #140]	@ (8002560 <MX_GPIO_Init+0x134>)
 80024d2:	f001 fba3 	bl	8003c1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80024d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80024da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024dc:	2300      	movs	r3, #0
 80024de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e0:	2300      	movs	r3, #0
 80024e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024e4:	f107 0314 	add.w	r3, r7, #20
 80024e8:	4619      	mov	r1, r3
 80024ea:	481b      	ldr	r0, [pc, #108]	@ (8002558 <MX_GPIO_Init+0x12c>)
 80024ec:	f001 fa02 	bl	80038f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR5_Dribbling_Pin DIR1_Pin DIR2_Pin DIR3_Pin
                           DIR4_Pin Step_Pulse_Pin */
  GPIO_InitStruct.Pin = DIR5_Dribbling_Pin|DIR1_Pin|DIR2_Pin|DIR3_Pin
 80024f0:	f248 032f 	movw	r3, #32815	@ 0x802f
 80024f4:	617b      	str	r3, [r7, #20]
                          |DIR4_Pin|Step_Pulse_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024f6:	2301      	movs	r3, #1
 80024f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024fa:	2300      	movs	r3, #0
 80024fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024fe:	2300      	movs	r3, #0
 8002500:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002502:	f107 0314 	add.w	r3, r7, #20
 8002506:	4619      	mov	r1, r3
 8002508:	4813      	ldr	r0, [pc, #76]	@ (8002558 <MX_GPIO_Init+0x12c>)
 800250a:	f001 f9f3 	bl	80038f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin Pneumatics1_Pin Pneumatics2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|Pneumatics1_Pin|Pneumatics2_Pin;
 800250e:	f44f 53c1 	mov.w	r3, #6176	@ 0x1820
 8002512:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002514:	2301      	movs	r3, #1
 8002516:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002518:	2300      	movs	r3, #0
 800251a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800251c:	2300      	movs	r3, #0
 800251e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002520:	f107 0314 	add.w	r3, r7, #20
 8002524:	4619      	mov	r1, r3
 8002526:	480d      	ldr	r0, [pc, #52]	@ (800255c <MX_GPIO_Init+0x130>)
 8002528:	f001 f9e4 	bl	80038f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Pneumatics3_Pin Pneumatics4_Pin */
  GPIO_InitStruct.Pin = Pneumatics3_Pin|Pneumatics4_Pin;
 800252c:	f241 0304 	movw	r3, #4100	@ 0x1004
 8002530:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002532:	2301      	movs	r3, #1
 8002534:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002536:	2300      	movs	r3, #0
 8002538:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800253a:	2300      	movs	r3, #0
 800253c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800253e:	f107 0314 	add.w	r3, r7, #20
 8002542:	4619      	mov	r1, r3
 8002544:	4806      	ldr	r0, [pc, #24]	@ (8002560 <MX_GPIO_Init+0x134>)
 8002546:	f001 f9d5 	bl	80038f4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800254a:	bf00      	nop
 800254c:	3728      	adds	r7, #40	@ 0x28
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	40023800 	.word	0x40023800
 8002558:	40020800 	.word	0x40020800
 800255c:	40020000 	.word	0x40020000
 8002560:	40020400 	.word	0x40020400

08002564 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len) {
 8002564:	b580      	push	{r7, lr}
 8002566:	b084      	sub	sp, #16
 8002568:	af00      	add	r7, sp, #0
 800256a:	60f8      	str	r0, [r7, #12]
 800256c:	60b9      	str	r1, [r7, #8]
 800256e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	b29a      	uxth	r2, r3
 8002574:	f04f 33ff 	mov.w	r3, #4294967295
 8002578:	68b9      	ldr	r1, [r7, #8]
 800257a:	4804      	ldr	r0, [pc, #16]	@ (800258c <_write+0x28>)
 800257c:	f004 f8d2 	bl	8006724 <HAL_UART_Transmit>
	return len;
 8002580:	687b      	ldr	r3, [r7, #4]
}
 8002582:	4618      	mov	r0, r3
 8002584:	3710      	adds	r7, #16
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	20000460 	.word	0x20000460

08002590 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002594:	b672      	cpsid	i
}
 8002596:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002598:	bf00      	nop
 800259a:	e7fd      	b.n	8002598 <Error_Handler+0x8>

0800259c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025a2:	2300      	movs	r3, #0
 80025a4:	607b      	str	r3, [r7, #4]
 80025a6:	4b10      	ldr	r3, [pc, #64]	@ (80025e8 <HAL_MspInit+0x4c>)
 80025a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025aa:	4a0f      	ldr	r2, [pc, #60]	@ (80025e8 <HAL_MspInit+0x4c>)
 80025ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80025b2:	4b0d      	ldr	r3, [pc, #52]	@ (80025e8 <HAL_MspInit+0x4c>)
 80025b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025ba:	607b      	str	r3, [r7, #4]
 80025bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025be:	2300      	movs	r3, #0
 80025c0:	603b      	str	r3, [r7, #0]
 80025c2:	4b09      	ldr	r3, [pc, #36]	@ (80025e8 <HAL_MspInit+0x4c>)
 80025c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c6:	4a08      	ldr	r2, [pc, #32]	@ (80025e8 <HAL_MspInit+0x4c>)
 80025c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80025ce:	4b06      	ldr	r3, [pc, #24]	@ (80025e8 <HAL_MspInit+0x4c>)
 80025d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025d6:	603b      	str	r3, [r7, #0]
 80025d8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80025da:	2007      	movs	r0, #7
 80025dc:	f000 fd46 	bl	800306c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025e0:	bf00      	nop
 80025e2:	3708      	adds	r7, #8
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	40023800 	.word	0x40023800

080025ec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b08a      	sub	sp, #40	@ 0x28
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025f4:	f107 0314 	add.w	r3, r7, #20
 80025f8:	2200      	movs	r2, #0
 80025fa:	601a      	str	r2, [r3, #0]
 80025fc:	605a      	str	r2, [r3, #4]
 80025fe:	609a      	str	r2, [r3, #8]
 8002600:	60da      	str	r2, [r3, #12]
 8002602:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a29      	ldr	r2, [pc, #164]	@ (80026b0 <HAL_I2C_MspInit+0xc4>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d14b      	bne.n	80026a6 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800260e:	2300      	movs	r3, #0
 8002610:	613b      	str	r3, [r7, #16]
 8002612:	4b28      	ldr	r3, [pc, #160]	@ (80026b4 <HAL_I2C_MspInit+0xc8>)
 8002614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002616:	4a27      	ldr	r2, [pc, #156]	@ (80026b4 <HAL_I2C_MspInit+0xc8>)
 8002618:	f043 0302 	orr.w	r3, r3, #2
 800261c:	6313      	str	r3, [r2, #48]	@ 0x30
 800261e:	4b25      	ldr	r3, [pc, #148]	@ (80026b4 <HAL_I2C_MspInit+0xc8>)
 8002620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002622:	f003 0302 	and.w	r3, r3, #2
 8002626:	613b      	str	r3, [r7, #16]
 8002628:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800262a:	2300      	movs	r3, #0
 800262c:	60fb      	str	r3, [r7, #12]
 800262e:	4b21      	ldr	r3, [pc, #132]	@ (80026b4 <HAL_I2C_MspInit+0xc8>)
 8002630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002632:	4a20      	ldr	r2, [pc, #128]	@ (80026b4 <HAL_I2C_MspInit+0xc8>)
 8002634:	f043 0304 	orr.w	r3, r3, #4
 8002638:	6313      	str	r3, [r2, #48]	@ 0x30
 800263a:	4b1e      	ldr	r3, [pc, #120]	@ (80026b4 <HAL_I2C_MspInit+0xc8>)
 800263c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800263e:	f003 0304 	and.w	r3, r3, #4
 8002642:	60fb      	str	r3, [r7, #12]
 8002644:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PC12     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002646:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800264a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800264c:	2312      	movs	r3, #18
 800264e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002650:	2300      	movs	r3, #0
 8002652:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002654:	2303      	movs	r3, #3
 8002656:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002658:	2304      	movs	r3, #4
 800265a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800265c:	f107 0314 	add.w	r3, r7, #20
 8002660:	4619      	mov	r1, r3
 8002662:	4815      	ldr	r0, [pc, #84]	@ (80026b8 <HAL_I2C_MspInit+0xcc>)
 8002664:	f001 f946 	bl	80038f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002668:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800266c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800266e:	2312      	movs	r3, #18
 8002670:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002672:	2300      	movs	r3, #0
 8002674:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002676:	2303      	movs	r3, #3
 8002678:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800267a:	2304      	movs	r3, #4
 800267c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800267e:	f107 0314 	add.w	r3, r7, #20
 8002682:	4619      	mov	r1, r3
 8002684:	480d      	ldr	r0, [pc, #52]	@ (80026bc <HAL_I2C_MspInit+0xd0>)
 8002686:	f001 f935 	bl	80038f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800268a:	2300      	movs	r3, #0
 800268c:	60bb      	str	r3, [r7, #8]
 800268e:	4b09      	ldr	r3, [pc, #36]	@ (80026b4 <HAL_I2C_MspInit+0xc8>)
 8002690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002692:	4a08      	ldr	r2, [pc, #32]	@ (80026b4 <HAL_I2C_MspInit+0xc8>)
 8002694:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002698:	6413      	str	r3, [r2, #64]	@ 0x40
 800269a:	4b06      	ldr	r3, [pc, #24]	@ (80026b4 <HAL_I2C_MspInit+0xc8>)
 800269c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800269e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026a2:	60bb      	str	r3, [r7, #8]
 80026a4:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 80026a6:	bf00      	nop
 80026a8:	3728      	adds	r7, #40	@ 0x28
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	40005800 	.word	0x40005800
 80026b4:	40023800 	.word	0x40023800
 80026b8:	40020400 	.word	0x40020400
 80026bc:	40020800 	.word	0x40020800

080026c0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b08c      	sub	sp, #48	@ 0x30
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026c8:	f107 031c 	add.w	r3, r7, #28
 80026cc:	2200      	movs	r2, #0
 80026ce:	601a      	str	r2, [r3, #0]
 80026d0:	605a      	str	r2, [r3, #4]
 80026d2:	609a      	str	r2, [r3, #8]
 80026d4:	60da      	str	r2, [r3, #12]
 80026d6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a41      	ldr	r2, [pc, #260]	@ (80027e4 <HAL_TIM_Encoder_MspInit+0x124>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d14a      	bne.n	8002778 <HAL_TIM_Encoder_MspInit+0xb8>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026e2:	2300      	movs	r3, #0
 80026e4:	61bb      	str	r3, [r7, #24]
 80026e6:	4b40      	ldr	r3, [pc, #256]	@ (80027e8 <HAL_TIM_Encoder_MspInit+0x128>)
 80026e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ea:	4a3f      	ldr	r2, [pc, #252]	@ (80027e8 <HAL_TIM_Encoder_MspInit+0x128>)
 80026ec:	f043 0302 	orr.w	r3, r3, #2
 80026f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80026f2:	4b3d      	ldr	r3, [pc, #244]	@ (80027e8 <HAL_TIM_Encoder_MspInit+0x128>)
 80026f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f6:	f003 0302 	and.w	r3, r3, #2
 80026fa:	61bb      	str	r3, [r7, #24]
 80026fc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026fe:	2300      	movs	r3, #0
 8002700:	617b      	str	r3, [r7, #20]
 8002702:	4b39      	ldr	r3, [pc, #228]	@ (80027e8 <HAL_TIM_Encoder_MspInit+0x128>)
 8002704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002706:	4a38      	ldr	r2, [pc, #224]	@ (80027e8 <HAL_TIM_Encoder_MspInit+0x128>)
 8002708:	f043 0301 	orr.w	r3, r3, #1
 800270c:	6313      	str	r3, [r2, #48]	@ 0x30
 800270e:	4b36      	ldr	r3, [pc, #216]	@ (80027e8 <HAL_TIM_Encoder_MspInit+0x128>)
 8002710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002712:	f003 0301 	and.w	r3, r3, #1
 8002716:	617b      	str	r3, [r7, #20]
 8002718:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800271a:	2300      	movs	r3, #0
 800271c:	613b      	str	r3, [r7, #16]
 800271e:	4b32      	ldr	r3, [pc, #200]	@ (80027e8 <HAL_TIM_Encoder_MspInit+0x128>)
 8002720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002722:	4a31      	ldr	r2, [pc, #196]	@ (80027e8 <HAL_TIM_Encoder_MspInit+0x128>)
 8002724:	f043 0302 	orr.w	r3, r3, #2
 8002728:	6313      	str	r3, [r2, #48]	@ 0x30
 800272a:	4b2f      	ldr	r3, [pc, #188]	@ (80027e8 <HAL_TIM_Encoder_MspInit+0x128>)
 800272c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272e:	f003 0302 	and.w	r3, r3, #2
 8002732:	613b      	str	r3, [r7, #16]
 8002734:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = Encoders3_A_Pin;
 8002736:	2380      	movs	r3, #128	@ 0x80
 8002738:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800273a:	2302      	movs	r3, #2
 800273c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800273e:	2301      	movs	r3, #1
 8002740:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002742:	2300      	movs	r3, #0
 8002744:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002746:	2302      	movs	r3, #2
 8002748:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Encoders3_A_GPIO_Port, &GPIO_InitStruct);
 800274a:	f107 031c 	add.w	r3, r7, #28
 800274e:	4619      	mov	r1, r3
 8002750:	4826      	ldr	r0, [pc, #152]	@ (80027ec <HAL_TIM_Encoder_MspInit+0x12c>)
 8002752:	f001 f8cf 	bl	80038f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Encoders3_B_Pin;
 8002756:	2310      	movs	r3, #16
 8002758:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800275a:	2302      	movs	r3, #2
 800275c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800275e:	2301      	movs	r3, #1
 8002760:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002762:	2300      	movs	r3, #0
 8002764:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002766:	2302      	movs	r3, #2
 8002768:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Encoders3_B_GPIO_Port, &GPIO_InitStruct);
 800276a:	f107 031c 	add.w	r3, r7, #28
 800276e:	4619      	mov	r1, r3
 8002770:	481f      	ldr	r0, [pc, #124]	@ (80027f0 <HAL_TIM_Encoder_MspInit+0x130>)
 8002772:	f001 f8bf 	bl	80038f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002776:	e030      	b.n	80027da <HAL_TIM_Encoder_MspInit+0x11a>
  else if(htim_encoder->Instance==TIM8)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a1d      	ldr	r2, [pc, #116]	@ (80027f4 <HAL_TIM_Encoder_MspInit+0x134>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d12b      	bne.n	80027da <HAL_TIM_Encoder_MspInit+0x11a>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002782:	2300      	movs	r3, #0
 8002784:	60fb      	str	r3, [r7, #12]
 8002786:	4b18      	ldr	r3, [pc, #96]	@ (80027e8 <HAL_TIM_Encoder_MspInit+0x128>)
 8002788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800278a:	4a17      	ldr	r2, [pc, #92]	@ (80027e8 <HAL_TIM_Encoder_MspInit+0x128>)
 800278c:	f043 0302 	orr.w	r3, r3, #2
 8002790:	6453      	str	r3, [r2, #68]	@ 0x44
 8002792:	4b15      	ldr	r3, [pc, #84]	@ (80027e8 <HAL_TIM_Encoder_MspInit+0x128>)
 8002794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002796:	f003 0302 	and.w	r3, r3, #2
 800279a:	60fb      	str	r3, [r7, #12]
 800279c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800279e:	2300      	movs	r3, #0
 80027a0:	60bb      	str	r3, [r7, #8]
 80027a2:	4b11      	ldr	r3, [pc, #68]	@ (80027e8 <HAL_TIM_Encoder_MspInit+0x128>)
 80027a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027a6:	4a10      	ldr	r2, [pc, #64]	@ (80027e8 <HAL_TIM_Encoder_MspInit+0x128>)
 80027a8:	f043 0304 	orr.w	r3, r3, #4
 80027ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80027ae:	4b0e      	ldr	r3, [pc, #56]	@ (80027e8 <HAL_TIM_Encoder_MspInit+0x128>)
 80027b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027b2:	f003 0304 	and.w	r3, r3, #4
 80027b6:	60bb      	str	r3, [r7, #8]
 80027b8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Encoders4_A_Pin|Encoders4_B_Pin;
 80027ba:	23c0      	movs	r3, #192	@ 0xc0
 80027bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027be:	2302      	movs	r3, #2
 80027c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027c2:	2301      	movs	r3, #1
 80027c4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027c6:	2300      	movs	r3, #0
 80027c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80027ca:	2303      	movs	r3, #3
 80027cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027ce:	f107 031c 	add.w	r3, r7, #28
 80027d2:	4619      	mov	r1, r3
 80027d4:	4808      	ldr	r0, [pc, #32]	@ (80027f8 <HAL_TIM_Encoder_MspInit+0x138>)
 80027d6:	f001 f88d 	bl	80038f4 <HAL_GPIO_Init>
}
 80027da:	bf00      	nop
 80027dc:	3730      	adds	r7, #48	@ 0x30
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	40000400 	.word	0x40000400
 80027e8:	40023800 	.word	0x40023800
 80027ec:	40020000 	.word	0x40020000
 80027f0:	40020400 	.word	0x40020400
 80027f4:	40010400 	.word	0x40010400
 80027f8:	40020800 	.word	0x40020800

080027fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b087      	sub	sp, #28
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a29      	ldr	r2, [pc, #164]	@ (80028b0 <HAL_TIM_Base_MspInit+0xb4>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d10e      	bne.n	800282c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800280e:	2300      	movs	r3, #0
 8002810:	617b      	str	r3, [r7, #20]
 8002812:	4b28      	ldr	r3, [pc, #160]	@ (80028b4 <HAL_TIM_Base_MspInit+0xb8>)
 8002814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002816:	4a27      	ldr	r2, [pc, #156]	@ (80028b4 <HAL_TIM_Base_MspInit+0xb8>)
 8002818:	f043 0308 	orr.w	r3, r3, #8
 800281c:	6413      	str	r3, [r2, #64]	@ 0x40
 800281e:	4b25      	ldr	r3, [pc, #148]	@ (80028b4 <HAL_TIM_Base_MspInit+0xb8>)
 8002820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002822:	f003 0308 	and.w	r3, r3, #8
 8002826:	617b      	str	r3, [r7, #20]
 8002828:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 800282a:	e03a      	b.n	80028a2 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM10)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a21      	ldr	r2, [pc, #132]	@ (80028b8 <HAL_TIM_Base_MspInit+0xbc>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d10e      	bne.n	8002854 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002836:	2300      	movs	r3, #0
 8002838:	613b      	str	r3, [r7, #16]
 800283a:	4b1e      	ldr	r3, [pc, #120]	@ (80028b4 <HAL_TIM_Base_MspInit+0xb8>)
 800283c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800283e:	4a1d      	ldr	r2, [pc, #116]	@ (80028b4 <HAL_TIM_Base_MspInit+0xb8>)
 8002840:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002844:	6453      	str	r3, [r2, #68]	@ 0x44
 8002846:	4b1b      	ldr	r3, [pc, #108]	@ (80028b4 <HAL_TIM_Base_MspInit+0xb8>)
 8002848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800284e:	613b      	str	r3, [r7, #16]
 8002850:	693b      	ldr	r3, [r7, #16]
}
 8002852:	e026      	b.n	80028a2 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM11)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a18      	ldr	r2, [pc, #96]	@ (80028bc <HAL_TIM_Base_MspInit+0xc0>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d10e      	bne.n	800287c <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800285e:	2300      	movs	r3, #0
 8002860:	60fb      	str	r3, [r7, #12]
 8002862:	4b14      	ldr	r3, [pc, #80]	@ (80028b4 <HAL_TIM_Base_MspInit+0xb8>)
 8002864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002866:	4a13      	ldr	r2, [pc, #76]	@ (80028b4 <HAL_TIM_Base_MspInit+0xb8>)
 8002868:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800286c:	6453      	str	r3, [r2, #68]	@ 0x44
 800286e:	4b11      	ldr	r3, [pc, #68]	@ (80028b4 <HAL_TIM_Base_MspInit+0xb8>)
 8002870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002872:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002876:	60fb      	str	r3, [r7, #12]
 8002878:	68fb      	ldr	r3, [r7, #12]
}
 800287a:	e012      	b.n	80028a2 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM13)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a0f      	ldr	r2, [pc, #60]	@ (80028c0 <HAL_TIM_Base_MspInit+0xc4>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d10d      	bne.n	80028a2 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002886:	2300      	movs	r3, #0
 8002888:	60bb      	str	r3, [r7, #8]
 800288a:	4b0a      	ldr	r3, [pc, #40]	@ (80028b4 <HAL_TIM_Base_MspInit+0xb8>)
 800288c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800288e:	4a09      	ldr	r2, [pc, #36]	@ (80028b4 <HAL_TIM_Base_MspInit+0xb8>)
 8002890:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002894:	6413      	str	r3, [r2, #64]	@ 0x40
 8002896:	4b07      	ldr	r3, [pc, #28]	@ (80028b4 <HAL_TIM_Base_MspInit+0xb8>)
 8002898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800289a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800289e:	60bb      	str	r3, [r7, #8]
 80028a0:	68bb      	ldr	r3, [r7, #8]
}
 80028a2:	bf00      	nop
 80028a4:	371c      	adds	r7, #28
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr
 80028ae:	bf00      	nop
 80028b0:	40000c00 	.word	0x40000c00
 80028b4:	40023800 	.word	0x40023800
 80028b8:	40014400 	.word	0x40014400
 80028bc:	40014800 	.word	0x40014800
 80028c0:	40001c00 	.word	0x40001c00

080028c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b08a      	sub	sp, #40	@ 0x28
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028cc:	f107 0314 	add.w	r3, r7, #20
 80028d0:	2200      	movs	r2, #0
 80028d2:	601a      	str	r2, [r3, #0]
 80028d4:	605a      	str	r2, [r3, #4]
 80028d6:	609a      	str	r2, [r3, #8]
 80028d8:	60da      	str	r2, [r3, #12]
 80028da:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM10)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a37      	ldr	r2, [pc, #220]	@ (80029c0 <HAL_TIM_MspPostInit+0xfc>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d11f      	bne.n	8002926 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM10_MspPostInit 0 */

  /* USER CODE END TIM10_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028e6:	2300      	movs	r3, #0
 80028e8:	613b      	str	r3, [r7, #16]
 80028ea:	4b36      	ldr	r3, [pc, #216]	@ (80029c4 <HAL_TIM_MspPostInit+0x100>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ee:	4a35      	ldr	r2, [pc, #212]	@ (80029c4 <HAL_TIM_MspPostInit+0x100>)
 80028f0:	f043 0302 	orr.w	r3, r3, #2
 80028f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028f6:	4b33      	ldr	r3, [pc, #204]	@ (80029c4 <HAL_TIM_MspPostInit+0x100>)
 80028f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028fa:	f003 0302 	and.w	r3, r3, #2
 80028fe:	613b      	str	r3, [r7, #16]
 8002900:	693b      	ldr	r3, [r7, #16]
    /**TIM10 GPIO Configuration
    PB8     ------> TIM10_CH1
    */
    GPIO_InitStruct.Pin = PWM_Pin;
 8002902:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002906:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002908:	2302      	movs	r3, #2
 800290a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800290c:	2300      	movs	r3, #0
 800290e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002910:	2300      	movs	r3, #0
 8002912:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8002914:	2303      	movs	r3, #3
 8002916:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_GPIO_Port, &GPIO_InitStruct);
 8002918:	f107 0314 	add.w	r3, r7, #20
 800291c:	4619      	mov	r1, r3
 800291e:	482a      	ldr	r0, [pc, #168]	@ (80029c8 <HAL_TIM_MspPostInit+0x104>)
 8002920:	f000 ffe8 	bl	80038f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 8002924:	e047      	b.n	80029b6 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM11)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a28      	ldr	r2, [pc, #160]	@ (80029cc <HAL_TIM_MspPostInit+0x108>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d11f      	bne.n	8002970 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002930:	2300      	movs	r3, #0
 8002932:	60fb      	str	r3, [r7, #12]
 8002934:	4b23      	ldr	r3, [pc, #140]	@ (80029c4 <HAL_TIM_MspPostInit+0x100>)
 8002936:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002938:	4a22      	ldr	r2, [pc, #136]	@ (80029c4 <HAL_TIM_MspPostInit+0x100>)
 800293a:	f043 0302 	orr.w	r3, r3, #2
 800293e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002940:	4b20      	ldr	r3, [pc, #128]	@ (80029c4 <HAL_TIM_MspPostInit+0x100>)
 8002942:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002944:	f003 0302 	and.w	r3, r3, #2
 8002948:	60fb      	str	r3, [r7, #12]
 800294a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWMB9_Pin;
 800294c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002950:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002952:	2302      	movs	r3, #2
 8002954:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002956:	2300      	movs	r3, #0
 8002958:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800295a:	2300      	movs	r3, #0
 800295c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 800295e:	2303      	movs	r3, #3
 8002960:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWMB9_GPIO_Port, &GPIO_InitStruct);
 8002962:	f107 0314 	add.w	r3, r7, #20
 8002966:	4619      	mov	r1, r3
 8002968:	4817      	ldr	r0, [pc, #92]	@ (80029c8 <HAL_TIM_MspPostInit+0x104>)
 800296a:	f000 ffc3 	bl	80038f4 <HAL_GPIO_Init>
}
 800296e:	e022      	b.n	80029b6 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM13)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a16      	ldr	r2, [pc, #88]	@ (80029d0 <HAL_TIM_MspPostInit+0x10c>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d11d      	bne.n	80029b6 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800297a:	2300      	movs	r3, #0
 800297c:	60bb      	str	r3, [r7, #8]
 800297e:	4b11      	ldr	r3, [pc, #68]	@ (80029c4 <HAL_TIM_MspPostInit+0x100>)
 8002980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002982:	4a10      	ldr	r2, [pc, #64]	@ (80029c4 <HAL_TIM_MspPostInit+0x100>)
 8002984:	f043 0301 	orr.w	r3, r3, #1
 8002988:	6313      	str	r3, [r2, #48]	@ 0x30
 800298a:	4b0e      	ldr	r3, [pc, #56]	@ (80029c4 <HAL_TIM_MspPostInit+0x100>)
 800298c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800298e:	f003 0301 	and.w	r3, r3, #1
 8002992:	60bb      	str	r3, [r7, #8]
 8002994:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM_Dribbling_Pin;
 8002996:	2340      	movs	r3, #64	@ 0x40
 8002998:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800299a:	2302      	movs	r3, #2
 800299c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800299e:	2300      	movs	r3, #0
 80029a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029a2:	2300      	movs	r3, #0
 80029a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 80029a6:	2309      	movs	r3, #9
 80029a8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_Dribbling_GPIO_Port, &GPIO_InitStruct);
 80029aa:	f107 0314 	add.w	r3, r7, #20
 80029ae:	4619      	mov	r1, r3
 80029b0:	4808      	ldr	r0, [pc, #32]	@ (80029d4 <HAL_TIM_MspPostInit+0x110>)
 80029b2:	f000 ff9f 	bl	80038f4 <HAL_GPIO_Init>
}
 80029b6:	bf00      	nop
 80029b8:	3728      	adds	r7, #40	@ 0x28
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	40014400 	.word	0x40014400
 80029c4:	40023800 	.word	0x40023800
 80029c8:	40020400 	.word	0x40020400
 80029cc:	40014800 	.word	0x40014800
 80029d0:	40001c00 	.word	0x40001c00
 80029d4:	40020000 	.word	0x40020000

080029d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b08c      	sub	sp, #48	@ 0x30
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029e0:	f107 031c 	add.w	r3, r7, #28
 80029e4:	2200      	movs	r2, #0
 80029e6:	601a      	str	r2, [r3, #0]
 80029e8:	605a      	str	r2, [r3, #4]
 80029ea:	609a      	str	r2, [r3, #8]
 80029ec:	60da      	str	r2, [r3, #12]
 80029ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a4e      	ldr	r2, [pc, #312]	@ (8002b30 <HAL_UART_MspInit+0x158>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d164      	bne.n	8002ac4 <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80029fa:	2300      	movs	r3, #0
 80029fc:	61bb      	str	r3, [r7, #24]
 80029fe:	4b4d      	ldr	r3, [pc, #308]	@ (8002b34 <HAL_UART_MspInit+0x15c>)
 8002a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a02:	4a4c      	ldr	r2, [pc, #304]	@ (8002b34 <HAL_UART_MspInit+0x15c>)
 8002a04:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002a08:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a0a:	4b4a      	ldr	r3, [pc, #296]	@ (8002b34 <HAL_UART_MspInit+0x15c>)
 8002a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a12:	61bb      	str	r3, [r7, #24]
 8002a14:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a16:	2300      	movs	r3, #0
 8002a18:	617b      	str	r3, [r7, #20]
 8002a1a:	4b46      	ldr	r3, [pc, #280]	@ (8002b34 <HAL_UART_MspInit+0x15c>)
 8002a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1e:	4a45      	ldr	r2, [pc, #276]	@ (8002b34 <HAL_UART_MspInit+0x15c>)
 8002a20:	f043 0304 	orr.w	r3, r3, #4
 8002a24:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a26:	4b43      	ldr	r3, [pc, #268]	@ (8002b34 <HAL_UART_MspInit+0x15c>)
 8002a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a2a:	f003 0304 	and.w	r3, r3, #4
 8002a2e:	617b      	str	r3, [r7, #20]
 8002a30:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002a32:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002a36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a38:	2302      	movs	r3, #2
 8002a3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a40:	2303      	movs	r3, #3
 8002a42:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002a44:	2308      	movs	r3, #8
 8002a46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a48:	f107 031c 	add.w	r3, r7, #28
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	483a      	ldr	r0, [pc, #232]	@ (8002b38 <HAL_UART_MspInit+0x160>)
 8002a50:	f000 ff50 	bl	80038f4 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8002a54:	4b39      	ldr	r3, [pc, #228]	@ (8002b3c <HAL_UART_MspInit+0x164>)
 8002a56:	4a3a      	ldr	r2, [pc, #232]	@ (8002b40 <HAL_UART_MspInit+0x168>)
 8002a58:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8002a5a:	4b38      	ldr	r3, [pc, #224]	@ (8002b3c <HAL_UART_MspInit+0x164>)
 8002a5c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002a60:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a62:	4b36      	ldr	r3, [pc, #216]	@ (8002b3c <HAL_UART_MspInit+0x164>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a68:	4b34      	ldr	r3, [pc, #208]	@ (8002b3c <HAL_UART_MspInit+0x164>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a6e:	4b33      	ldr	r3, [pc, #204]	@ (8002b3c <HAL_UART_MspInit+0x164>)
 8002a70:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a74:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a76:	4b31      	ldr	r3, [pc, #196]	@ (8002b3c <HAL_UART_MspInit+0x164>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a7c:	4b2f      	ldr	r3, [pc, #188]	@ (8002b3c <HAL_UART_MspInit+0x164>)
 8002a7e:	2200      	movs	r2, #0
 8002a80:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8002a82:	4b2e      	ldr	r3, [pc, #184]	@ (8002b3c <HAL_UART_MspInit+0x164>)
 8002a84:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a88:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002a8a:	4b2c      	ldr	r3, [pc, #176]	@ (8002b3c <HAL_UART_MspInit+0x164>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a90:	4b2a      	ldr	r3, [pc, #168]	@ (8002b3c <HAL_UART_MspInit+0x164>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8002a96:	4829      	ldr	r0, [pc, #164]	@ (8002b3c <HAL_UART_MspInit+0x164>)
 8002a98:	f000 fb2a 	bl	80030f0 <HAL_DMA_Init>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d001      	beq.n	8002aa6 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8002aa2:	f7ff fd75 	bl	8002590 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4a24      	ldr	r2, [pc, #144]	@ (8002b3c <HAL_UART_MspInit+0x164>)
 8002aaa:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002aac:	4a23      	ldr	r2, [pc, #140]	@ (8002b3c <HAL_UART_MspInit+0x164>)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	2100      	movs	r1, #0
 8002ab6:	2034      	movs	r0, #52	@ 0x34
 8002ab8:	f000 fae3 	bl	8003082 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002abc:	2034      	movs	r0, #52	@ 0x34
 8002abe:	f000 fafc 	bl	80030ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002ac2:	e030      	b.n	8002b26 <HAL_UART_MspInit+0x14e>
  else if(huart->Instance==USART2)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a1e      	ldr	r2, [pc, #120]	@ (8002b44 <HAL_UART_MspInit+0x16c>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d12b      	bne.n	8002b26 <HAL_UART_MspInit+0x14e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ace:	2300      	movs	r3, #0
 8002ad0:	613b      	str	r3, [r7, #16]
 8002ad2:	4b18      	ldr	r3, [pc, #96]	@ (8002b34 <HAL_UART_MspInit+0x15c>)
 8002ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad6:	4a17      	ldr	r2, [pc, #92]	@ (8002b34 <HAL_UART_MspInit+0x15c>)
 8002ad8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002adc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ade:	4b15      	ldr	r3, [pc, #84]	@ (8002b34 <HAL_UART_MspInit+0x15c>)
 8002ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ae6:	613b      	str	r3, [r7, #16]
 8002ae8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aea:	2300      	movs	r3, #0
 8002aec:	60fb      	str	r3, [r7, #12]
 8002aee:	4b11      	ldr	r3, [pc, #68]	@ (8002b34 <HAL_UART_MspInit+0x15c>)
 8002af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002af2:	4a10      	ldr	r2, [pc, #64]	@ (8002b34 <HAL_UART_MspInit+0x15c>)
 8002af4:	f043 0301 	orr.w	r3, r3, #1
 8002af8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002afa:	4b0e      	ldr	r3, [pc, #56]	@ (8002b34 <HAL_UART_MspInit+0x15c>)
 8002afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002afe:	f003 0301 	and.w	r3, r3, #1
 8002b02:	60fb      	str	r3, [r7, #12]
 8002b04:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002b06:	230c      	movs	r3, #12
 8002b08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b0a:	2302      	movs	r3, #2
 8002b0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b12:	2303      	movs	r3, #3
 8002b14:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b16:	2307      	movs	r3, #7
 8002b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b1a:	f107 031c 	add.w	r3, r7, #28
 8002b1e:	4619      	mov	r1, r3
 8002b20:	4809      	ldr	r0, [pc, #36]	@ (8002b48 <HAL_UART_MspInit+0x170>)
 8002b22:	f000 fee7 	bl	80038f4 <HAL_GPIO_Init>
}
 8002b26:	bf00      	nop
 8002b28:	3730      	adds	r7, #48	@ 0x30
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	40004c00 	.word	0x40004c00
 8002b34:	40023800 	.word	0x40023800
 8002b38:	40020800 	.word	0x40020800
 8002b3c:	200004a8 	.word	0x200004a8
 8002b40:	40026040 	.word	0x40026040
 8002b44:	40004400 	.word	0x40004400
 8002b48:	40020000 	.word	0x40020000

08002b4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b50:	bf00      	nop
 8002b52:	e7fd      	b.n	8002b50 <NMI_Handler+0x4>

08002b54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b54:	b480      	push	{r7}
 8002b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b58:	bf00      	nop
 8002b5a:	e7fd      	b.n	8002b58 <HardFault_Handler+0x4>

08002b5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b60:	bf00      	nop
 8002b62:	e7fd      	b.n	8002b60 <MemManage_Handler+0x4>

08002b64 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b68:	bf00      	nop
 8002b6a:	e7fd      	b.n	8002b68 <BusFault_Handler+0x4>

08002b6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b70:	bf00      	nop
 8002b72:	e7fd      	b.n	8002b70 <UsageFault_Handler+0x4>

08002b74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b74:	b480      	push	{r7}
 8002b76:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b78:	bf00      	nop
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr

08002b82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b82:	b480      	push	{r7}
 8002b84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b86:	bf00      	nop
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr

08002b90 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b90:	b480      	push	{r7}
 8002b92:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b94:	bf00      	nop
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr

08002b9e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ba2:	f000 f94f 	bl	8002e44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ba6:	bf00      	nop
 8002ba8:	bd80      	pop	{r7, pc}
	...

08002bac <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8002bb0:	4802      	ldr	r0, [pc, #8]	@ (8002bbc <DMA1_Stream2_IRQHandler+0x10>)
 8002bb2:	f000 fc35 	bl	8003420 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002bb6:	bf00      	nop
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	200004a8 	.word	0x200004a8

08002bc0 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002bc4:	4802      	ldr	r0, [pc, #8]	@ (8002bd0 <UART4_IRQHandler+0x10>)
 8002bc6:	f003 fe5d 	bl	8006884 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002bca:	bf00      	nop
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	20000418 	.word	0x20000418

08002bd4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	af00      	add	r7, sp, #0
  return 1;
 8002bd8:	2301      	movs	r3, #1
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be2:	4770      	bx	lr

08002be4 <_kill>:

int _kill(int pid, int sig)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b082      	sub	sp, #8
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
 8002bec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002bee:	f006 f819 	bl	8008c24 <__errno>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	2216      	movs	r2, #22
 8002bf6:	601a      	str	r2, [r3, #0]
  return -1;
 8002bf8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	3708      	adds	r7, #8
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bd80      	pop	{r7, pc}

08002c04 <_exit>:

void _exit (int status)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002c0c:	f04f 31ff 	mov.w	r1, #4294967295
 8002c10:	6878      	ldr	r0, [r7, #4]
 8002c12:	f7ff ffe7 	bl	8002be4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002c16:	bf00      	nop
 8002c18:	e7fd      	b.n	8002c16 <_exit+0x12>

08002c1a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c1a:	b580      	push	{r7, lr}
 8002c1c:	b086      	sub	sp, #24
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	60f8      	str	r0, [r7, #12]
 8002c22:	60b9      	str	r1, [r7, #8]
 8002c24:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c26:	2300      	movs	r3, #0
 8002c28:	617b      	str	r3, [r7, #20]
 8002c2a:	e00a      	b.n	8002c42 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c2c:	f3af 8000 	nop.w
 8002c30:	4601      	mov	r1, r0
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	1c5a      	adds	r2, r3, #1
 8002c36:	60ba      	str	r2, [r7, #8]
 8002c38:	b2ca      	uxtb	r2, r1
 8002c3a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	3301      	adds	r3, #1
 8002c40:	617b      	str	r3, [r7, #20]
 8002c42:	697a      	ldr	r2, [r7, #20]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	429a      	cmp	r2, r3
 8002c48:	dbf0      	blt.n	8002c2c <_read+0x12>
  }

  return len;
 8002c4a:	687b      	ldr	r3, [r7, #4]
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	3718      	adds	r7, #24
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}

08002c54 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	370c      	adds	r7, #12
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr

08002c6c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
 8002c74:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c7c:	605a      	str	r2, [r3, #4]
  return 0;
 8002c7e:	2300      	movs	r3, #0
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	370c      	adds	r7, #12
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr

08002c8c <_isatty>:

int _isatty(int file)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c94:	2301      	movs	r3, #1
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	370c      	adds	r7, #12
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr

08002ca2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ca2:	b480      	push	{r7}
 8002ca4:	b085      	sub	sp, #20
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	60f8      	str	r0, [r7, #12]
 8002caa:	60b9      	str	r1, [r7, #8]
 8002cac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002cae:	2300      	movs	r3, #0
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3714      	adds	r7, #20
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr

08002cbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b086      	sub	sp, #24
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002cc4:	4a14      	ldr	r2, [pc, #80]	@ (8002d18 <_sbrk+0x5c>)
 8002cc6:	4b15      	ldr	r3, [pc, #84]	@ (8002d1c <_sbrk+0x60>)
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cd0:	4b13      	ldr	r3, [pc, #76]	@ (8002d20 <_sbrk+0x64>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d102      	bne.n	8002cde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cd8:	4b11      	ldr	r3, [pc, #68]	@ (8002d20 <_sbrk+0x64>)
 8002cda:	4a12      	ldr	r2, [pc, #72]	@ (8002d24 <_sbrk+0x68>)
 8002cdc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cde:	4b10      	ldr	r3, [pc, #64]	@ (8002d20 <_sbrk+0x64>)
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4413      	add	r3, r2
 8002ce6:	693a      	ldr	r2, [r7, #16]
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	d207      	bcs.n	8002cfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002cec:	f005 ff9a 	bl	8008c24 <__errno>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	220c      	movs	r2, #12
 8002cf4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8002cfa:	e009      	b.n	8002d10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002cfc:	4b08      	ldr	r3, [pc, #32]	@ (8002d20 <_sbrk+0x64>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d02:	4b07      	ldr	r3, [pc, #28]	@ (8002d20 <_sbrk+0x64>)
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	4413      	add	r3, r2
 8002d0a:	4a05      	ldr	r2, [pc, #20]	@ (8002d20 <_sbrk+0x64>)
 8002d0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	3718      	adds	r7, #24
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	20020000 	.word	0x20020000
 8002d1c:	00000400 	.word	0x00000400
 8002d20:	200005dc 	.word	0x200005dc
 8002d24:	20000730 	.word	0x20000730

08002d28 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d2c:	4b06      	ldr	r3, [pc, #24]	@ (8002d48 <SystemInit+0x20>)
 8002d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d32:	4a05      	ldr	r2, [pc, #20]	@ (8002d48 <SystemInit+0x20>)
 8002d34:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d38:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d3c:	bf00      	nop
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr
 8002d46:	bf00      	nop
 8002d48:	e000ed00 	.word	0xe000ed00

08002d4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002d4c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002d84 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002d50:	f7ff ffea 	bl	8002d28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d54:	480c      	ldr	r0, [pc, #48]	@ (8002d88 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002d56:	490d      	ldr	r1, [pc, #52]	@ (8002d8c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002d58:	4a0d      	ldr	r2, [pc, #52]	@ (8002d90 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002d5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d5c:	e002      	b.n	8002d64 <LoopCopyDataInit>

08002d5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d62:	3304      	adds	r3, #4

08002d64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d68:	d3f9      	bcc.n	8002d5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d6a:	4a0a      	ldr	r2, [pc, #40]	@ (8002d94 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002d6c:	4c0a      	ldr	r4, [pc, #40]	@ (8002d98 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002d6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d70:	e001      	b.n	8002d76 <LoopFillZerobss>

08002d72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d74:	3204      	adds	r2, #4

08002d76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d78:	d3fb      	bcc.n	8002d72 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002d7a:	f005 ff59 	bl	8008c30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d7e:	f7fe fc63 	bl	8001648 <main>
  bx  lr    
 8002d82:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002d84:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002d88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d8c:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8002d90:	0800e0f8 	.word	0x0800e0f8
  ldr r2, =_sbss
 8002d94:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8002d98:	20000730 	.word	0x20000730

08002d9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d9c:	e7fe      	b.n	8002d9c <ADC_IRQHandler>
	...

08002da0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002da4:	4b0e      	ldr	r3, [pc, #56]	@ (8002de0 <HAL_Init+0x40>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a0d      	ldr	r2, [pc, #52]	@ (8002de0 <HAL_Init+0x40>)
 8002daa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002dae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002db0:	4b0b      	ldr	r3, [pc, #44]	@ (8002de0 <HAL_Init+0x40>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a0a      	ldr	r2, [pc, #40]	@ (8002de0 <HAL_Init+0x40>)
 8002db6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002dba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002dbc:	4b08      	ldr	r3, [pc, #32]	@ (8002de0 <HAL_Init+0x40>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a07      	ldr	r2, [pc, #28]	@ (8002de0 <HAL_Init+0x40>)
 8002dc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dc6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002dc8:	2003      	movs	r0, #3
 8002dca:	f000 f94f 	bl	800306c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002dce:	2000      	movs	r0, #0
 8002dd0:	f000 f808 	bl	8002de4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002dd4:	f7ff fbe2 	bl	800259c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002dd8:	2300      	movs	r3, #0
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	40023c00 	.word	0x40023c00

08002de4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b082      	sub	sp, #8
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002dec:	4b12      	ldr	r3, [pc, #72]	@ (8002e38 <HAL_InitTick+0x54>)
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	4b12      	ldr	r3, [pc, #72]	@ (8002e3c <HAL_InitTick+0x58>)
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	4619      	mov	r1, r3
 8002df6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002dfa:	fbb3 f3f1 	udiv	r3, r3, r1
 8002dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e02:	4618      	mov	r0, r3
 8002e04:	f000 f967 	bl	80030d6 <HAL_SYSTICK_Config>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d001      	beq.n	8002e12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e00e      	b.n	8002e30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2b0f      	cmp	r3, #15
 8002e16:	d80a      	bhi.n	8002e2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e18:	2200      	movs	r2, #0
 8002e1a:	6879      	ldr	r1, [r7, #4]
 8002e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e20:	f000 f92f 	bl	8003082 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e24:	4a06      	ldr	r2, [pc, #24]	@ (8002e40 <HAL_InitTick+0x5c>)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	e000      	b.n	8002e30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	3708      	adds	r7, #8
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	20000010 	.word	0x20000010
 8002e3c:	20000018 	.word	0x20000018
 8002e40:	20000014 	.word	0x20000014

08002e44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e44:	b480      	push	{r7}
 8002e46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e48:	4b06      	ldr	r3, [pc, #24]	@ (8002e64 <HAL_IncTick+0x20>)
 8002e4a:	781b      	ldrb	r3, [r3, #0]
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	4b06      	ldr	r3, [pc, #24]	@ (8002e68 <HAL_IncTick+0x24>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4413      	add	r3, r2
 8002e54:	4a04      	ldr	r2, [pc, #16]	@ (8002e68 <HAL_IncTick+0x24>)
 8002e56:	6013      	str	r3, [r2, #0]
}
 8002e58:	bf00      	nop
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr
 8002e62:	bf00      	nop
 8002e64:	20000018 	.word	0x20000018
 8002e68:	200005e0 	.word	0x200005e0

08002e6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e70:	4b03      	ldr	r3, [pc, #12]	@ (8002e80 <HAL_GetTick+0x14>)
 8002e72:	681b      	ldr	r3, [r3, #0]
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr
 8002e7e:	bf00      	nop
 8002e80:	200005e0 	.word	0x200005e0

08002e84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b084      	sub	sp, #16
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e8c:	f7ff ffee 	bl	8002e6c <HAL_GetTick>
 8002e90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e9c:	d005      	beq.n	8002eaa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e9e:	4b0a      	ldr	r3, [pc, #40]	@ (8002ec8 <HAL_Delay+0x44>)
 8002ea0:	781b      	ldrb	r3, [r3, #0]
 8002ea2:	461a      	mov	r2, r3
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	4413      	add	r3, r2
 8002ea8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002eaa:	bf00      	nop
 8002eac:	f7ff ffde 	bl	8002e6c <HAL_GetTick>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	68fa      	ldr	r2, [r7, #12]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d8f7      	bhi.n	8002eac <HAL_Delay+0x28>
  {
  }
}
 8002ebc:	bf00      	nop
 8002ebe:	bf00      	nop
 8002ec0:	3710      	adds	r7, #16
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	20000018 	.word	0x20000018

08002ecc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b085      	sub	sp, #20
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f003 0307 	and.w	r3, r3, #7
 8002eda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002edc:	4b0c      	ldr	r3, [pc, #48]	@ (8002f10 <__NVIC_SetPriorityGrouping+0x44>)
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ee2:	68ba      	ldr	r2, [r7, #8]
 8002ee4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ee8:	4013      	ands	r3, r2
 8002eea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ef4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ef8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002efc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002efe:	4a04      	ldr	r2, [pc, #16]	@ (8002f10 <__NVIC_SetPriorityGrouping+0x44>)
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	60d3      	str	r3, [r2, #12]
}
 8002f04:	bf00      	nop
 8002f06:	3714      	adds	r7, #20
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr
 8002f10:	e000ed00 	.word	0xe000ed00

08002f14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f14:	b480      	push	{r7}
 8002f16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f18:	4b04      	ldr	r3, [pc, #16]	@ (8002f2c <__NVIC_GetPriorityGrouping+0x18>)
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	0a1b      	lsrs	r3, r3, #8
 8002f1e:	f003 0307 	and.w	r3, r3, #7
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr
 8002f2c:	e000ed00 	.word	0xe000ed00

08002f30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	4603      	mov	r3, r0
 8002f38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	db0b      	blt.n	8002f5a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f42:	79fb      	ldrb	r3, [r7, #7]
 8002f44:	f003 021f 	and.w	r2, r3, #31
 8002f48:	4907      	ldr	r1, [pc, #28]	@ (8002f68 <__NVIC_EnableIRQ+0x38>)
 8002f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f4e:	095b      	lsrs	r3, r3, #5
 8002f50:	2001      	movs	r0, #1
 8002f52:	fa00 f202 	lsl.w	r2, r0, r2
 8002f56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f5a:	bf00      	nop
 8002f5c:	370c      	adds	r7, #12
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f64:	4770      	bx	lr
 8002f66:	bf00      	nop
 8002f68:	e000e100 	.word	0xe000e100

08002f6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	4603      	mov	r3, r0
 8002f74:	6039      	str	r1, [r7, #0]
 8002f76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	db0a      	blt.n	8002f96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	b2da      	uxtb	r2, r3
 8002f84:	490c      	ldr	r1, [pc, #48]	@ (8002fb8 <__NVIC_SetPriority+0x4c>)
 8002f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f8a:	0112      	lsls	r2, r2, #4
 8002f8c:	b2d2      	uxtb	r2, r2
 8002f8e:	440b      	add	r3, r1
 8002f90:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f94:	e00a      	b.n	8002fac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	b2da      	uxtb	r2, r3
 8002f9a:	4908      	ldr	r1, [pc, #32]	@ (8002fbc <__NVIC_SetPriority+0x50>)
 8002f9c:	79fb      	ldrb	r3, [r7, #7]
 8002f9e:	f003 030f 	and.w	r3, r3, #15
 8002fa2:	3b04      	subs	r3, #4
 8002fa4:	0112      	lsls	r2, r2, #4
 8002fa6:	b2d2      	uxtb	r2, r2
 8002fa8:	440b      	add	r3, r1
 8002faa:	761a      	strb	r2, [r3, #24]
}
 8002fac:	bf00      	nop
 8002fae:	370c      	adds	r7, #12
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr
 8002fb8:	e000e100 	.word	0xe000e100
 8002fbc:	e000ed00 	.word	0xe000ed00

08002fc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b089      	sub	sp, #36	@ 0x24
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	60f8      	str	r0, [r7, #12]
 8002fc8:	60b9      	str	r1, [r7, #8]
 8002fca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f003 0307 	and.w	r3, r3, #7
 8002fd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	f1c3 0307 	rsb	r3, r3, #7
 8002fda:	2b04      	cmp	r3, #4
 8002fdc:	bf28      	it	cs
 8002fde:	2304      	movcs	r3, #4
 8002fe0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fe2:	69fb      	ldr	r3, [r7, #28]
 8002fe4:	3304      	adds	r3, #4
 8002fe6:	2b06      	cmp	r3, #6
 8002fe8:	d902      	bls.n	8002ff0 <NVIC_EncodePriority+0x30>
 8002fea:	69fb      	ldr	r3, [r7, #28]
 8002fec:	3b03      	subs	r3, #3
 8002fee:	e000      	b.n	8002ff2 <NVIC_EncodePriority+0x32>
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ff4:	f04f 32ff 	mov.w	r2, #4294967295
 8002ff8:	69bb      	ldr	r3, [r7, #24]
 8002ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffe:	43da      	mvns	r2, r3
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	401a      	ands	r2, r3
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003008:	f04f 31ff 	mov.w	r1, #4294967295
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	fa01 f303 	lsl.w	r3, r1, r3
 8003012:	43d9      	mvns	r1, r3
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003018:	4313      	orrs	r3, r2
         );
}
 800301a:	4618      	mov	r0, r3
 800301c:	3724      	adds	r7, #36	@ 0x24
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr
	...

08003028 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b082      	sub	sp, #8
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	3b01      	subs	r3, #1
 8003034:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003038:	d301      	bcc.n	800303e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800303a:	2301      	movs	r3, #1
 800303c:	e00f      	b.n	800305e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800303e:	4a0a      	ldr	r2, [pc, #40]	@ (8003068 <SysTick_Config+0x40>)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	3b01      	subs	r3, #1
 8003044:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003046:	210f      	movs	r1, #15
 8003048:	f04f 30ff 	mov.w	r0, #4294967295
 800304c:	f7ff ff8e 	bl	8002f6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003050:	4b05      	ldr	r3, [pc, #20]	@ (8003068 <SysTick_Config+0x40>)
 8003052:	2200      	movs	r2, #0
 8003054:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003056:	4b04      	ldr	r3, [pc, #16]	@ (8003068 <SysTick_Config+0x40>)
 8003058:	2207      	movs	r2, #7
 800305a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	3708      	adds	r7, #8
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	e000e010 	.word	0xe000e010

0800306c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b082      	sub	sp, #8
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	f7ff ff29 	bl	8002ecc <__NVIC_SetPriorityGrouping>
}
 800307a:	bf00      	nop
 800307c:	3708      	adds	r7, #8
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}

08003082 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003082:	b580      	push	{r7, lr}
 8003084:	b086      	sub	sp, #24
 8003086:	af00      	add	r7, sp, #0
 8003088:	4603      	mov	r3, r0
 800308a:	60b9      	str	r1, [r7, #8]
 800308c:	607a      	str	r2, [r7, #4]
 800308e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003090:	2300      	movs	r3, #0
 8003092:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003094:	f7ff ff3e 	bl	8002f14 <__NVIC_GetPriorityGrouping>
 8003098:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800309a:	687a      	ldr	r2, [r7, #4]
 800309c:	68b9      	ldr	r1, [r7, #8]
 800309e:	6978      	ldr	r0, [r7, #20]
 80030a0:	f7ff ff8e 	bl	8002fc0 <NVIC_EncodePriority>
 80030a4:	4602      	mov	r2, r0
 80030a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030aa:	4611      	mov	r1, r2
 80030ac:	4618      	mov	r0, r3
 80030ae:	f7ff ff5d 	bl	8002f6c <__NVIC_SetPriority>
}
 80030b2:	bf00      	nop
 80030b4:	3718      	adds	r7, #24
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}

080030ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030ba:	b580      	push	{r7, lr}
 80030bc:	b082      	sub	sp, #8
 80030be:	af00      	add	r7, sp, #0
 80030c0:	4603      	mov	r3, r0
 80030c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030c8:	4618      	mov	r0, r3
 80030ca:	f7ff ff31 	bl	8002f30 <__NVIC_EnableIRQ>
}
 80030ce:	bf00      	nop
 80030d0:	3708      	adds	r7, #8
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}

080030d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030d6:	b580      	push	{r7, lr}
 80030d8:	b082      	sub	sp, #8
 80030da:	af00      	add	r7, sp, #0
 80030dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f7ff ffa2 	bl	8003028 <SysTick_Config>
 80030e4:	4603      	mov	r3, r0
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3708      	adds	r7, #8
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
	...

080030f0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b086      	sub	sp, #24
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80030f8:	2300      	movs	r3, #0
 80030fa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80030fc:	f7ff feb6 	bl	8002e6c <HAL_GetTick>
 8003100:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d101      	bne.n	800310c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	e099      	b.n	8003240 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2202      	movs	r2, #2
 8003110:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f022 0201 	bic.w	r2, r2, #1
 800312a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800312c:	e00f      	b.n	800314e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800312e:	f7ff fe9d 	bl	8002e6c <HAL_GetTick>
 8003132:	4602      	mov	r2, r0
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	2b05      	cmp	r3, #5
 800313a:	d908      	bls.n	800314e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2220      	movs	r2, #32
 8003140:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2203      	movs	r2, #3
 8003146:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e078      	b.n	8003240 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f003 0301 	and.w	r3, r3, #1
 8003158:	2b00      	cmp	r3, #0
 800315a:	d1e8      	bne.n	800312e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003164:	697a      	ldr	r2, [r7, #20]
 8003166:	4b38      	ldr	r3, [pc, #224]	@ (8003248 <HAL_DMA_Init+0x158>)
 8003168:	4013      	ands	r3, r2
 800316a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	685a      	ldr	r2, [r3, #4]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800317a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003186:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	699b      	ldr	r3, [r3, #24]
 800318c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003192:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6a1b      	ldr	r3, [r3, #32]
 8003198:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800319a:	697a      	ldr	r2, [r7, #20]
 800319c:	4313      	orrs	r3, r2
 800319e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a4:	2b04      	cmp	r3, #4
 80031a6:	d107      	bne.n	80031b8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031b0:	4313      	orrs	r3, r2
 80031b2:	697a      	ldr	r2, [r7, #20]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	697a      	ldr	r2, [r7, #20]
 80031be:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	695b      	ldr	r3, [r3, #20]
 80031c6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	f023 0307 	bic.w	r3, r3, #7
 80031ce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031d4:	697a      	ldr	r2, [r7, #20]
 80031d6:	4313      	orrs	r3, r2
 80031d8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031de:	2b04      	cmp	r3, #4
 80031e0:	d117      	bne.n	8003212 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031e6:	697a      	ldr	r2, [r7, #20]
 80031e8:	4313      	orrs	r3, r2
 80031ea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d00e      	beq.n	8003212 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80031f4:	6878      	ldr	r0, [r7, #4]
 80031f6:	f000 fb01 	bl	80037fc <DMA_CheckFifoParam>
 80031fa:	4603      	mov	r3, r0
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d008      	beq.n	8003212 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2240      	movs	r2, #64	@ 0x40
 8003204:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2201      	movs	r2, #1
 800320a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800320e:	2301      	movs	r3, #1
 8003210:	e016      	b.n	8003240 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	697a      	ldr	r2, [r7, #20]
 8003218:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f000 fab8 	bl	8003790 <DMA_CalcBaseAndBitshift>
 8003220:	4603      	mov	r3, r0
 8003222:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003228:	223f      	movs	r2, #63	@ 0x3f
 800322a:	409a      	lsls	r2, r3
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2200      	movs	r2, #0
 8003234:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2201      	movs	r2, #1
 800323a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800323e:	2300      	movs	r3, #0
}
 8003240:	4618      	mov	r0, r3
 8003242:	3718      	adds	r7, #24
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}
 8003248:	f010803f 	.word	0xf010803f

0800324c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b086      	sub	sp, #24
 8003250:	af00      	add	r7, sp, #0
 8003252:	60f8      	str	r0, [r7, #12]
 8003254:	60b9      	str	r1, [r7, #8]
 8003256:	607a      	str	r2, [r7, #4]
 8003258:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800325a:	2300      	movs	r3, #0
 800325c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003262:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800326a:	2b01      	cmp	r3, #1
 800326c:	d101      	bne.n	8003272 <HAL_DMA_Start_IT+0x26>
 800326e:	2302      	movs	r3, #2
 8003270:	e040      	b.n	80032f4 <HAL_DMA_Start_IT+0xa8>
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2201      	movs	r2, #1
 8003276:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003280:	b2db      	uxtb	r3, r3
 8003282:	2b01      	cmp	r3, #1
 8003284:	d12f      	bne.n	80032e6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2202      	movs	r2, #2
 800328a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2200      	movs	r2, #0
 8003292:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	68b9      	ldr	r1, [r7, #8]
 800329a:	68f8      	ldr	r0, [r7, #12]
 800329c:	f000 fa4a 	bl	8003734 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032a4:	223f      	movs	r2, #63	@ 0x3f
 80032a6:	409a      	lsls	r2, r3
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f042 0216 	orr.w	r2, r2, #22
 80032ba:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d007      	beq.n	80032d4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f042 0208 	orr.w	r2, r2, #8
 80032d2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f042 0201 	orr.w	r2, r2, #1
 80032e2:	601a      	str	r2, [r3, #0]
 80032e4:	e005      	b.n	80032f2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2200      	movs	r2, #0
 80032ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80032ee:	2302      	movs	r3, #2
 80032f0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80032f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3718      	adds	r7, #24
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}

080032fc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b084      	sub	sp, #16
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003308:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800330a:	f7ff fdaf 	bl	8002e6c <HAL_GetTick>
 800330e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003316:	b2db      	uxtb	r3, r3
 8003318:	2b02      	cmp	r3, #2
 800331a:	d008      	beq.n	800332e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2280      	movs	r2, #128	@ 0x80
 8003320:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e052      	b.n	80033d4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f022 0216 	bic.w	r2, r2, #22
 800333c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	695a      	ldr	r2, [r3, #20]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800334c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003352:	2b00      	cmp	r3, #0
 8003354:	d103      	bne.n	800335e <HAL_DMA_Abort+0x62>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800335a:	2b00      	cmp	r3, #0
 800335c:	d007      	beq.n	800336e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f022 0208 	bic.w	r2, r2, #8
 800336c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f022 0201 	bic.w	r2, r2, #1
 800337c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800337e:	e013      	b.n	80033a8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003380:	f7ff fd74 	bl	8002e6c <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	2b05      	cmp	r3, #5
 800338c:	d90c      	bls.n	80033a8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2220      	movs	r2, #32
 8003392:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2203      	movs	r2, #3
 8003398:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2200      	movs	r2, #0
 80033a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80033a4:	2303      	movs	r3, #3
 80033a6:	e015      	b.n	80033d4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0301 	and.w	r3, r3, #1
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d1e4      	bne.n	8003380 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033ba:	223f      	movs	r2, #63	@ 0x3f
 80033bc:	409a      	lsls	r2, r3
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2201      	movs	r2, #1
 80033c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80033d2:	2300      	movs	r3, #0
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3710      	adds	r7, #16
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}

080033dc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80033dc:	b480      	push	{r7}
 80033de:	b083      	sub	sp, #12
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	2b02      	cmp	r3, #2
 80033ee:	d004      	beq.n	80033fa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2280      	movs	r2, #128	@ 0x80
 80033f4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e00c      	b.n	8003414 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2205      	movs	r2, #5
 80033fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f022 0201 	bic.w	r2, r2, #1
 8003410:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003412:	2300      	movs	r3, #0
}
 8003414:	4618      	mov	r0, r3
 8003416:	370c      	adds	r7, #12
 8003418:	46bd      	mov	sp, r7
 800341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341e:	4770      	bx	lr

08003420 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b086      	sub	sp, #24
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003428:	2300      	movs	r3, #0
 800342a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800342c:	4b8e      	ldr	r3, [pc, #568]	@ (8003668 <HAL_DMA_IRQHandler+0x248>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a8e      	ldr	r2, [pc, #568]	@ (800366c <HAL_DMA_IRQHandler+0x24c>)
 8003432:	fba2 2303 	umull	r2, r3, r2, r3
 8003436:	0a9b      	lsrs	r3, r3, #10
 8003438:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800343e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800344a:	2208      	movs	r2, #8
 800344c:	409a      	lsls	r2, r3
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	4013      	ands	r3, r2
 8003452:	2b00      	cmp	r3, #0
 8003454:	d01a      	beq.n	800348c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 0304 	and.w	r3, r3, #4
 8003460:	2b00      	cmp	r3, #0
 8003462:	d013      	beq.n	800348c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f022 0204 	bic.w	r2, r2, #4
 8003472:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003478:	2208      	movs	r2, #8
 800347a:	409a      	lsls	r2, r3
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003484:	f043 0201 	orr.w	r2, r3, #1
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003490:	2201      	movs	r2, #1
 8003492:	409a      	lsls	r2, r3
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	4013      	ands	r3, r2
 8003498:	2b00      	cmp	r3, #0
 800349a:	d012      	beq.n	80034c2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	695b      	ldr	r3, [r3, #20]
 80034a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d00b      	beq.n	80034c2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034ae:	2201      	movs	r2, #1
 80034b0:	409a      	lsls	r2, r3
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034ba:	f043 0202 	orr.w	r2, r3, #2
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034c6:	2204      	movs	r2, #4
 80034c8:	409a      	lsls	r2, r3
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	4013      	ands	r3, r2
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d012      	beq.n	80034f8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 0302 	and.w	r3, r3, #2
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d00b      	beq.n	80034f8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034e4:	2204      	movs	r2, #4
 80034e6:	409a      	lsls	r2, r3
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034f0:	f043 0204 	orr.w	r2, r3, #4
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034fc:	2210      	movs	r2, #16
 80034fe:	409a      	lsls	r2, r3
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	4013      	ands	r3, r2
 8003504:	2b00      	cmp	r3, #0
 8003506:	d043      	beq.n	8003590 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f003 0308 	and.w	r3, r3, #8
 8003512:	2b00      	cmp	r3, #0
 8003514:	d03c      	beq.n	8003590 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800351a:	2210      	movs	r2, #16
 800351c:	409a      	lsls	r2, r3
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800352c:	2b00      	cmp	r3, #0
 800352e:	d018      	beq.n	8003562 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d108      	bne.n	8003550 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003542:	2b00      	cmp	r3, #0
 8003544:	d024      	beq.n	8003590 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	4798      	blx	r3
 800354e:	e01f      	b.n	8003590 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003554:	2b00      	cmp	r3, #0
 8003556:	d01b      	beq.n	8003590 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800355c:	6878      	ldr	r0, [r7, #4]
 800355e:	4798      	blx	r3
 8003560:	e016      	b.n	8003590 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800356c:	2b00      	cmp	r3, #0
 800356e:	d107      	bne.n	8003580 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f022 0208 	bic.w	r2, r2, #8
 800357e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003584:	2b00      	cmp	r3, #0
 8003586:	d003      	beq.n	8003590 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800358c:	6878      	ldr	r0, [r7, #4]
 800358e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003594:	2220      	movs	r2, #32
 8003596:	409a      	lsls	r2, r3
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	4013      	ands	r3, r2
 800359c:	2b00      	cmp	r3, #0
 800359e:	f000 808f 	beq.w	80036c0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 0310 	and.w	r3, r3, #16
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	f000 8087 	beq.w	80036c0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035b6:	2220      	movs	r2, #32
 80035b8:	409a      	lsls	r2, r3
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80035c4:	b2db      	uxtb	r3, r3
 80035c6:	2b05      	cmp	r3, #5
 80035c8:	d136      	bne.n	8003638 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f022 0216 	bic.w	r2, r2, #22
 80035d8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	695a      	ldr	r2, [r3, #20]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80035e8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d103      	bne.n	80035fa <HAL_DMA_IRQHandler+0x1da>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d007      	beq.n	800360a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f022 0208 	bic.w	r2, r2, #8
 8003608:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800360e:	223f      	movs	r2, #63	@ 0x3f
 8003610:	409a      	lsls	r2, r3
 8003612:	693b      	ldr	r3, [r7, #16]
 8003614:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2201      	movs	r2, #1
 800361a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800362a:	2b00      	cmp	r3, #0
 800362c:	d07e      	beq.n	800372c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	4798      	blx	r3
        }
        return;
 8003636:	e079      	b.n	800372c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003642:	2b00      	cmp	r3, #0
 8003644:	d01d      	beq.n	8003682 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003650:	2b00      	cmp	r3, #0
 8003652:	d10d      	bne.n	8003670 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003658:	2b00      	cmp	r3, #0
 800365a:	d031      	beq.n	80036c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	4798      	blx	r3
 8003664:	e02c      	b.n	80036c0 <HAL_DMA_IRQHandler+0x2a0>
 8003666:	bf00      	nop
 8003668:	20000010 	.word	0x20000010
 800366c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003674:	2b00      	cmp	r3, #0
 8003676:	d023      	beq.n	80036c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	4798      	blx	r3
 8003680:	e01e      	b.n	80036c0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800368c:	2b00      	cmp	r3, #0
 800368e:	d10f      	bne.n	80036b0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f022 0210 	bic.w	r2, r2, #16
 800369e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2201      	movs	r2, #1
 80036a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2200      	movs	r2, #0
 80036ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d003      	beq.n	80036c0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d032      	beq.n	800372e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036cc:	f003 0301 	and.w	r3, r3, #1
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d022      	beq.n	800371a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2205      	movs	r2, #5
 80036d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f022 0201 	bic.w	r2, r2, #1
 80036ea:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	3301      	adds	r3, #1
 80036f0:	60bb      	str	r3, [r7, #8]
 80036f2:	697a      	ldr	r2, [r7, #20]
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d307      	bcc.n	8003708 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 0301 	and.w	r3, r3, #1
 8003702:	2b00      	cmp	r3, #0
 8003704:	d1f2      	bne.n	80036ec <HAL_DMA_IRQHandler+0x2cc>
 8003706:	e000      	b.n	800370a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003708:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2201      	movs	r2, #1
 800370e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2200      	movs	r2, #0
 8003716:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800371e:	2b00      	cmp	r3, #0
 8003720:	d005      	beq.n	800372e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	4798      	blx	r3
 800372a:	e000      	b.n	800372e <HAL_DMA_IRQHandler+0x30e>
        return;
 800372c:	bf00      	nop
    }
  }
}
 800372e:	3718      	adds	r7, #24
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}

08003734 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003734:	b480      	push	{r7}
 8003736:	b085      	sub	sp, #20
 8003738:	af00      	add	r7, sp, #0
 800373a:	60f8      	str	r0, [r7, #12]
 800373c:	60b9      	str	r1, [r7, #8]
 800373e:	607a      	str	r2, [r7, #4]
 8003740:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003750:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	683a      	ldr	r2, [r7, #0]
 8003758:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	689b      	ldr	r3, [r3, #8]
 800375e:	2b40      	cmp	r3, #64	@ 0x40
 8003760:	d108      	bne.n	8003774 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	687a      	ldr	r2, [r7, #4]
 8003768:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	68ba      	ldr	r2, [r7, #8]
 8003770:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003772:	e007      	b.n	8003784 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	68ba      	ldr	r2, [r7, #8]
 800377a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	687a      	ldr	r2, [r7, #4]
 8003782:	60da      	str	r2, [r3, #12]
}
 8003784:	bf00      	nop
 8003786:	3714      	adds	r7, #20
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003790:	b480      	push	{r7}
 8003792:	b085      	sub	sp, #20
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	b2db      	uxtb	r3, r3
 800379e:	3b10      	subs	r3, #16
 80037a0:	4a14      	ldr	r2, [pc, #80]	@ (80037f4 <DMA_CalcBaseAndBitshift+0x64>)
 80037a2:	fba2 2303 	umull	r2, r3, r2, r3
 80037a6:	091b      	lsrs	r3, r3, #4
 80037a8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80037aa:	4a13      	ldr	r2, [pc, #76]	@ (80037f8 <DMA_CalcBaseAndBitshift+0x68>)
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	4413      	add	r3, r2
 80037b0:	781b      	ldrb	r3, [r3, #0]
 80037b2:	461a      	mov	r2, r3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2b03      	cmp	r3, #3
 80037bc:	d909      	bls.n	80037d2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80037c6:	f023 0303 	bic.w	r3, r3, #3
 80037ca:	1d1a      	adds	r2, r3, #4
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	659a      	str	r2, [r3, #88]	@ 0x58
 80037d0:	e007      	b.n	80037e2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80037da:	f023 0303 	bic.w	r3, r3, #3
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3714      	adds	r7, #20
 80037ea:	46bd      	mov	sp, r7
 80037ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f0:	4770      	bx	lr
 80037f2:	bf00      	nop
 80037f4:	aaaaaaab 	.word	0xaaaaaaab
 80037f8:	0800da68 	.word	0x0800da68

080037fc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b085      	sub	sp, #20
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003804:	2300      	movs	r3, #0
 8003806:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800380c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	699b      	ldr	r3, [r3, #24]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d11f      	bne.n	8003856 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003816:	68bb      	ldr	r3, [r7, #8]
 8003818:	2b03      	cmp	r3, #3
 800381a:	d856      	bhi.n	80038ca <DMA_CheckFifoParam+0xce>
 800381c:	a201      	add	r2, pc, #4	@ (adr r2, 8003824 <DMA_CheckFifoParam+0x28>)
 800381e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003822:	bf00      	nop
 8003824:	08003835 	.word	0x08003835
 8003828:	08003847 	.word	0x08003847
 800382c:	08003835 	.word	0x08003835
 8003830:	080038cb 	.word	0x080038cb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003838:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800383c:	2b00      	cmp	r3, #0
 800383e:	d046      	beq.n	80038ce <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003844:	e043      	b.n	80038ce <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800384a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800384e:	d140      	bne.n	80038d2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003854:	e03d      	b.n	80038d2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	699b      	ldr	r3, [r3, #24]
 800385a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800385e:	d121      	bne.n	80038a4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	2b03      	cmp	r3, #3
 8003864:	d837      	bhi.n	80038d6 <DMA_CheckFifoParam+0xda>
 8003866:	a201      	add	r2, pc, #4	@ (adr r2, 800386c <DMA_CheckFifoParam+0x70>)
 8003868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800386c:	0800387d 	.word	0x0800387d
 8003870:	08003883 	.word	0x08003883
 8003874:	0800387d 	.word	0x0800387d
 8003878:	08003895 	.word	0x08003895
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800387c:	2301      	movs	r3, #1
 800387e:	73fb      	strb	r3, [r7, #15]
      break;
 8003880:	e030      	b.n	80038e4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003886:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800388a:	2b00      	cmp	r3, #0
 800388c:	d025      	beq.n	80038da <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003892:	e022      	b.n	80038da <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003898:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800389c:	d11f      	bne.n	80038de <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80038a2:	e01c      	b.n	80038de <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	2b02      	cmp	r3, #2
 80038a8:	d903      	bls.n	80038b2 <DMA_CheckFifoParam+0xb6>
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	2b03      	cmp	r3, #3
 80038ae:	d003      	beq.n	80038b8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80038b0:	e018      	b.n	80038e4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	73fb      	strb	r3, [r7, #15]
      break;
 80038b6:	e015      	b.n	80038e4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d00e      	beq.n	80038e2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	73fb      	strb	r3, [r7, #15]
      break;
 80038c8:	e00b      	b.n	80038e2 <DMA_CheckFifoParam+0xe6>
      break;
 80038ca:	bf00      	nop
 80038cc:	e00a      	b.n	80038e4 <DMA_CheckFifoParam+0xe8>
      break;
 80038ce:	bf00      	nop
 80038d0:	e008      	b.n	80038e4 <DMA_CheckFifoParam+0xe8>
      break;
 80038d2:	bf00      	nop
 80038d4:	e006      	b.n	80038e4 <DMA_CheckFifoParam+0xe8>
      break;
 80038d6:	bf00      	nop
 80038d8:	e004      	b.n	80038e4 <DMA_CheckFifoParam+0xe8>
      break;
 80038da:	bf00      	nop
 80038dc:	e002      	b.n	80038e4 <DMA_CheckFifoParam+0xe8>
      break;   
 80038de:	bf00      	nop
 80038e0:	e000      	b.n	80038e4 <DMA_CheckFifoParam+0xe8>
      break;
 80038e2:	bf00      	nop
    }
  } 
  
  return status; 
 80038e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3714      	adds	r7, #20
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr
 80038f2:	bf00      	nop

080038f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b089      	sub	sp, #36	@ 0x24
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80038fe:	2300      	movs	r3, #0
 8003900:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003902:	2300      	movs	r3, #0
 8003904:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003906:	2300      	movs	r3, #0
 8003908:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800390a:	2300      	movs	r3, #0
 800390c:	61fb      	str	r3, [r7, #28]
 800390e:	e165      	b.n	8003bdc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003910:	2201      	movs	r2, #1
 8003912:	69fb      	ldr	r3, [r7, #28]
 8003914:	fa02 f303 	lsl.w	r3, r2, r3
 8003918:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	697a      	ldr	r2, [r7, #20]
 8003920:	4013      	ands	r3, r2
 8003922:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003924:	693a      	ldr	r2, [r7, #16]
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	429a      	cmp	r2, r3
 800392a:	f040 8154 	bne.w	8003bd6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	f003 0303 	and.w	r3, r3, #3
 8003936:	2b01      	cmp	r3, #1
 8003938:	d005      	beq.n	8003946 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003942:	2b02      	cmp	r3, #2
 8003944:	d130      	bne.n	80039a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800394c:	69fb      	ldr	r3, [r7, #28]
 800394e:	005b      	lsls	r3, r3, #1
 8003950:	2203      	movs	r2, #3
 8003952:	fa02 f303 	lsl.w	r3, r2, r3
 8003956:	43db      	mvns	r3, r3
 8003958:	69ba      	ldr	r2, [r7, #24]
 800395a:	4013      	ands	r3, r2
 800395c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	68da      	ldr	r2, [r3, #12]
 8003962:	69fb      	ldr	r3, [r7, #28]
 8003964:	005b      	lsls	r3, r3, #1
 8003966:	fa02 f303 	lsl.w	r3, r2, r3
 800396a:	69ba      	ldr	r2, [r7, #24]
 800396c:	4313      	orrs	r3, r2
 800396e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	69ba      	ldr	r2, [r7, #24]
 8003974:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800397c:	2201      	movs	r2, #1
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	fa02 f303 	lsl.w	r3, r2, r3
 8003984:	43db      	mvns	r3, r3
 8003986:	69ba      	ldr	r2, [r7, #24]
 8003988:	4013      	ands	r3, r2
 800398a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	091b      	lsrs	r3, r3, #4
 8003992:	f003 0201 	and.w	r2, r3, #1
 8003996:	69fb      	ldr	r3, [r7, #28]
 8003998:	fa02 f303 	lsl.w	r3, r2, r3
 800399c:	69ba      	ldr	r2, [r7, #24]
 800399e:	4313      	orrs	r3, r2
 80039a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	69ba      	ldr	r2, [r7, #24]
 80039a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f003 0303 	and.w	r3, r3, #3
 80039b0:	2b03      	cmp	r3, #3
 80039b2:	d017      	beq.n	80039e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	68db      	ldr	r3, [r3, #12]
 80039b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	005b      	lsls	r3, r3, #1
 80039be:	2203      	movs	r2, #3
 80039c0:	fa02 f303 	lsl.w	r3, r2, r3
 80039c4:	43db      	mvns	r3, r3
 80039c6:	69ba      	ldr	r2, [r7, #24]
 80039c8:	4013      	ands	r3, r2
 80039ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	689a      	ldr	r2, [r3, #8]
 80039d0:	69fb      	ldr	r3, [r7, #28]
 80039d2:	005b      	lsls	r3, r3, #1
 80039d4:	fa02 f303 	lsl.w	r3, r2, r3
 80039d8:	69ba      	ldr	r2, [r7, #24]
 80039da:	4313      	orrs	r3, r2
 80039dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	69ba      	ldr	r2, [r7, #24]
 80039e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f003 0303 	and.w	r3, r3, #3
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d123      	bne.n	8003a38 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80039f0:	69fb      	ldr	r3, [r7, #28]
 80039f2:	08da      	lsrs	r2, r3, #3
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	3208      	adds	r2, #8
 80039f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80039fe:	69fb      	ldr	r3, [r7, #28]
 8003a00:	f003 0307 	and.w	r3, r3, #7
 8003a04:	009b      	lsls	r3, r3, #2
 8003a06:	220f      	movs	r2, #15
 8003a08:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0c:	43db      	mvns	r3, r3
 8003a0e:	69ba      	ldr	r2, [r7, #24]
 8003a10:	4013      	ands	r3, r2
 8003a12:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	691a      	ldr	r2, [r3, #16]
 8003a18:	69fb      	ldr	r3, [r7, #28]
 8003a1a:	f003 0307 	and.w	r3, r3, #7
 8003a1e:	009b      	lsls	r3, r3, #2
 8003a20:	fa02 f303 	lsl.w	r3, r2, r3
 8003a24:	69ba      	ldr	r2, [r7, #24]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a2a:	69fb      	ldr	r3, [r7, #28]
 8003a2c:	08da      	lsrs	r2, r3, #3
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	3208      	adds	r2, #8
 8003a32:	69b9      	ldr	r1, [r7, #24]
 8003a34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a3e:	69fb      	ldr	r3, [r7, #28]
 8003a40:	005b      	lsls	r3, r3, #1
 8003a42:	2203      	movs	r2, #3
 8003a44:	fa02 f303 	lsl.w	r3, r2, r3
 8003a48:	43db      	mvns	r3, r3
 8003a4a:	69ba      	ldr	r2, [r7, #24]
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	f003 0203 	and.w	r2, r3, #3
 8003a58:	69fb      	ldr	r3, [r7, #28]
 8003a5a:	005b      	lsls	r3, r3, #1
 8003a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a60:	69ba      	ldr	r2, [r7, #24]
 8003a62:	4313      	orrs	r3, r2
 8003a64:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	69ba      	ldr	r2, [r7, #24]
 8003a6a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	f000 80ae 	beq.w	8003bd6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	60fb      	str	r3, [r7, #12]
 8003a7e:	4b5d      	ldr	r3, [pc, #372]	@ (8003bf4 <HAL_GPIO_Init+0x300>)
 8003a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a82:	4a5c      	ldr	r2, [pc, #368]	@ (8003bf4 <HAL_GPIO_Init+0x300>)
 8003a84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a88:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a8a:	4b5a      	ldr	r3, [pc, #360]	@ (8003bf4 <HAL_GPIO_Init+0x300>)
 8003a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a92:	60fb      	str	r3, [r7, #12]
 8003a94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a96:	4a58      	ldr	r2, [pc, #352]	@ (8003bf8 <HAL_GPIO_Init+0x304>)
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	089b      	lsrs	r3, r3, #2
 8003a9c:	3302      	adds	r3, #2
 8003a9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003aa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003aa4:	69fb      	ldr	r3, [r7, #28]
 8003aa6:	f003 0303 	and.w	r3, r3, #3
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	220f      	movs	r2, #15
 8003aae:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab2:	43db      	mvns	r3, r3
 8003ab4:	69ba      	ldr	r2, [r7, #24]
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a4f      	ldr	r2, [pc, #316]	@ (8003bfc <HAL_GPIO_Init+0x308>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d025      	beq.n	8003b0e <HAL_GPIO_Init+0x21a>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4a4e      	ldr	r2, [pc, #312]	@ (8003c00 <HAL_GPIO_Init+0x30c>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d01f      	beq.n	8003b0a <HAL_GPIO_Init+0x216>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4a4d      	ldr	r2, [pc, #308]	@ (8003c04 <HAL_GPIO_Init+0x310>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d019      	beq.n	8003b06 <HAL_GPIO_Init+0x212>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	4a4c      	ldr	r2, [pc, #304]	@ (8003c08 <HAL_GPIO_Init+0x314>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d013      	beq.n	8003b02 <HAL_GPIO_Init+0x20e>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4a4b      	ldr	r2, [pc, #300]	@ (8003c0c <HAL_GPIO_Init+0x318>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d00d      	beq.n	8003afe <HAL_GPIO_Init+0x20a>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4a4a      	ldr	r2, [pc, #296]	@ (8003c10 <HAL_GPIO_Init+0x31c>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d007      	beq.n	8003afa <HAL_GPIO_Init+0x206>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	4a49      	ldr	r2, [pc, #292]	@ (8003c14 <HAL_GPIO_Init+0x320>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d101      	bne.n	8003af6 <HAL_GPIO_Init+0x202>
 8003af2:	2306      	movs	r3, #6
 8003af4:	e00c      	b.n	8003b10 <HAL_GPIO_Init+0x21c>
 8003af6:	2307      	movs	r3, #7
 8003af8:	e00a      	b.n	8003b10 <HAL_GPIO_Init+0x21c>
 8003afa:	2305      	movs	r3, #5
 8003afc:	e008      	b.n	8003b10 <HAL_GPIO_Init+0x21c>
 8003afe:	2304      	movs	r3, #4
 8003b00:	e006      	b.n	8003b10 <HAL_GPIO_Init+0x21c>
 8003b02:	2303      	movs	r3, #3
 8003b04:	e004      	b.n	8003b10 <HAL_GPIO_Init+0x21c>
 8003b06:	2302      	movs	r3, #2
 8003b08:	e002      	b.n	8003b10 <HAL_GPIO_Init+0x21c>
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e000      	b.n	8003b10 <HAL_GPIO_Init+0x21c>
 8003b0e:	2300      	movs	r3, #0
 8003b10:	69fa      	ldr	r2, [r7, #28]
 8003b12:	f002 0203 	and.w	r2, r2, #3
 8003b16:	0092      	lsls	r2, r2, #2
 8003b18:	4093      	lsls	r3, r2
 8003b1a:	69ba      	ldr	r2, [r7, #24]
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b20:	4935      	ldr	r1, [pc, #212]	@ (8003bf8 <HAL_GPIO_Init+0x304>)
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	089b      	lsrs	r3, r3, #2
 8003b26:	3302      	adds	r3, #2
 8003b28:	69ba      	ldr	r2, [r7, #24]
 8003b2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b2e:	4b3a      	ldr	r3, [pc, #232]	@ (8003c18 <HAL_GPIO_Init+0x324>)
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	43db      	mvns	r3, r3
 8003b38:	69ba      	ldr	r2, [r7, #24]
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d003      	beq.n	8003b52 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003b4a:	69ba      	ldr	r2, [r7, #24]
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b52:	4a31      	ldr	r2, [pc, #196]	@ (8003c18 <HAL_GPIO_Init+0x324>)
 8003b54:	69bb      	ldr	r3, [r7, #24]
 8003b56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b58:	4b2f      	ldr	r3, [pc, #188]	@ (8003c18 <HAL_GPIO_Init+0x324>)
 8003b5a:	68db      	ldr	r3, [r3, #12]
 8003b5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	43db      	mvns	r3, r3
 8003b62:	69ba      	ldr	r2, [r7, #24]
 8003b64:	4013      	ands	r3, r2
 8003b66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d003      	beq.n	8003b7c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003b74:	69ba      	ldr	r2, [r7, #24]
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b7c:	4a26      	ldr	r2, [pc, #152]	@ (8003c18 <HAL_GPIO_Init+0x324>)
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003b82:	4b25      	ldr	r3, [pc, #148]	@ (8003c18 <HAL_GPIO_Init+0x324>)
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	43db      	mvns	r3, r3
 8003b8c:	69ba      	ldr	r2, [r7, #24]
 8003b8e:	4013      	ands	r3, r2
 8003b90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d003      	beq.n	8003ba6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003b9e:	69ba      	ldr	r2, [r7, #24]
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003ba6:	4a1c      	ldr	r2, [pc, #112]	@ (8003c18 <HAL_GPIO_Init+0x324>)
 8003ba8:	69bb      	ldr	r3, [r7, #24]
 8003baa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003bac:	4b1a      	ldr	r3, [pc, #104]	@ (8003c18 <HAL_GPIO_Init+0x324>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	43db      	mvns	r3, r3
 8003bb6:	69ba      	ldr	r2, [r7, #24]
 8003bb8:	4013      	ands	r3, r2
 8003bba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d003      	beq.n	8003bd0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003bc8:	69ba      	ldr	r2, [r7, #24]
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003bd0:	4a11      	ldr	r2, [pc, #68]	@ (8003c18 <HAL_GPIO_Init+0x324>)
 8003bd2:	69bb      	ldr	r3, [r7, #24]
 8003bd4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003bd6:	69fb      	ldr	r3, [r7, #28]
 8003bd8:	3301      	adds	r3, #1
 8003bda:	61fb      	str	r3, [r7, #28]
 8003bdc:	69fb      	ldr	r3, [r7, #28]
 8003bde:	2b0f      	cmp	r3, #15
 8003be0:	f67f ae96 	bls.w	8003910 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003be4:	bf00      	nop
 8003be6:	bf00      	nop
 8003be8:	3724      	adds	r7, #36	@ 0x24
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop
 8003bf4:	40023800 	.word	0x40023800
 8003bf8:	40013800 	.word	0x40013800
 8003bfc:	40020000 	.word	0x40020000
 8003c00:	40020400 	.word	0x40020400
 8003c04:	40020800 	.word	0x40020800
 8003c08:	40020c00 	.word	0x40020c00
 8003c0c:	40021000 	.word	0x40021000
 8003c10:	40021400 	.word	0x40021400
 8003c14:	40021800 	.word	0x40021800
 8003c18:	40013c00 	.word	0x40013c00

08003c1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b083      	sub	sp, #12
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
 8003c24:	460b      	mov	r3, r1
 8003c26:	807b      	strh	r3, [r7, #2]
 8003c28:	4613      	mov	r3, r2
 8003c2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c2c:	787b      	ldrb	r3, [r7, #1]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d003      	beq.n	8003c3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c32:	887a      	ldrh	r2, [r7, #2]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c38:	e003      	b.n	8003c42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c3a:	887b      	ldrh	r3, [r7, #2]
 8003c3c:	041a      	lsls	r2, r3, #16
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	619a      	str	r2, [r3, #24]
}
 8003c42:	bf00      	nop
 8003c44:	370c      	adds	r7, #12
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr
	...

08003c50 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b084      	sub	sp, #16
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d101      	bne.n	8003c62 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e12b      	b.n	8003eba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c68:	b2db      	uxtb	r3, r3
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d106      	bne.n	8003c7c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2200      	movs	r2, #0
 8003c72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f7fe fcb8 	bl	80025ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2224      	movs	r2, #36	@ 0x24
 8003c80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681a      	ldr	r2, [r3, #0]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f022 0201 	bic.w	r2, r2, #1
 8003c92:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ca2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003cb2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003cb4:	f001 f8b8 	bl	8004e28 <HAL_RCC_GetPCLK1Freq>
 8003cb8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	4a81      	ldr	r2, [pc, #516]	@ (8003ec4 <HAL_I2C_Init+0x274>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d807      	bhi.n	8003cd4 <HAL_I2C_Init+0x84>
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	4a80      	ldr	r2, [pc, #512]	@ (8003ec8 <HAL_I2C_Init+0x278>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	bf94      	ite	ls
 8003ccc:	2301      	movls	r3, #1
 8003cce:	2300      	movhi	r3, #0
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	e006      	b.n	8003ce2 <HAL_I2C_Init+0x92>
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	4a7d      	ldr	r2, [pc, #500]	@ (8003ecc <HAL_I2C_Init+0x27c>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	bf94      	ite	ls
 8003cdc:	2301      	movls	r3, #1
 8003cde:	2300      	movhi	r3, #0
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d001      	beq.n	8003cea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e0e7      	b.n	8003eba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	4a78      	ldr	r2, [pc, #480]	@ (8003ed0 <HAL_I2C_Init+0x280>)
 8003cee:	fba2 2303 	umull	r2, r3, r2, r3
 8003cf2:	0c9b      	lsrs	r3, r3, #18
 8003cf4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	68ba      	ldr	r2, [r7, #8]
 8003d06:	430a      	orrs	r2, r1
 8003d08:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	6a1b      	ldr	r3, [r3, #32]
 8003d10:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	4a6a      	ldr	r2, [pc, #424]	@ (8003ec4 <HAL_I2C_Init+0x274>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d802      	bhi.n	8003d24 <HAL_I2C_Init+0xd4>
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	3301      	adds	r3, #1
 8003d22:	e009      	b.n	8003d38 <HAL_I2C_Init+0xe8>
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003d2a:	fb02 f303 	mul.w	r3, r2, r3
 8003d2e:	4a69      	ldr	r2, [pc, #420]	@ (8003ed4 <HAL_I2C_Init+0x284>)
 8003d30:	fba2 2303 	umull	r2, r3, r2, r3
 8003d34:	099b      	lsrs	r3, r3, #6
 8003d36:	3301      	adds	r3, #1
 8003d38:	687a      	ldr	r2, [r7, #4]
 8003d3a:	6812      	ldr	r2, [r2, #0]
 8003d3c:	430b      	orrs	r3, r1
 8003d3e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	69db      	ldr	r3, [r3, #28]
 8003d46:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003d4a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	495c      	ldr	r1, [pc, #368]	@ (8003ec4 <HAL_I2C_Init+0x274>)
 8003d54:	428b      	cmp	r3, r1
 8003d56:	d819      	bhi.n	8003d8c <HAL_I2C_Init+0x13c>
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	1e59      	subs	r1, r3, #1
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	005b      	lsls	r3, r3, #1
 8003d62:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d66:	1c59      	adds	r1, r3, #1
 8003d68:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003d6c:	400b      	ands	r3, r1
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d00a      	beq.n	8003d88 <HAL_I2C_Init+0x138>
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	1e59      	subs	r1, r3, #1
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	005b      	lsls	r3, r3, #1
 8003d7c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d80:	3301      	adds	r3, #1
 8003d82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d86:	e051      	b.n	8003e2c <HAL_I2C_Init+0x1dc>
 8003d88:	2304      	movs	r3, #4
 8003d8a:	e04f      	b.n	8003e2c <HAL_I2C_Init+0x1dc>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d111      	bne.n	8003db8 <HAL_I2C_Init+0x168>
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	1e58      	subs	r0, r3, #1
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6859      	ldr	r1, [r3, #4]
 8003d9c:	460b      	mov	r3, r1
 8003d9e:	005b      	lsls	r3, r3, #1
 8003da0:	440b      	add	r3, r1
 8003da2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003da6:	3301      	adds	r3, #1
 8003da8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	bf0c      	ite	eq
 8003db0:	2301      	moveq	r3, #1
 8003db2:	2300      	movne	r3, #0
 8003db4:	b2db      	uxtb	r3, r3
 8003db6:	e012      	b.n	8003dde <HAL_I2C_Init+0x18e>
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	1e58      	subs	r0, r3, #1
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6859      	ldr	r1, [r3, #4]
 8003dc0:	460b      	mov	r3, r1
 8003dc2:	009b      	lsls	r3, r3, #2
 8003dc4:	440b      	add	r3, r1
 8003dc6:	0099      	lsls	r1, r3, #2
 8003dc8:	440b      	add	r3, r1
 8003dca:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dce:	3301      	adds	r3, #1
 8003dd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	bf0c      	ite	eq
 8003dd8:	2301      	moveq	r3, #1
 8003dda:	2300      	movne	r3, #0
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d001      	beq.n	8003de6 <HAL_I2C_Init+0x196>
 8003de2:	2301      	movs	r3, #1
 8003de4:	e022      	b.n	8003e2c <HAL_I2C_Init+0x1dc>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d10e      	bne.n	8003e0c <HAL_I2C_Init+0x1bc>
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	1e58      	subs	r0, r3, #1
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6859      	ldr	r1, [r3, #4]
 8003df6:	460b      	mov	r3, r1
 8003df8:	005b      	lsls	r3, r3, #1
 8003dfa:	440b      	add	r3, r1
 8003dfc:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e00:	3301      	adds	r3, #1
 8003e02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e0a:	e00f      	b.n	8003e2c <HAL_I2C_Init+0x1dc>
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	1e58      	subs	r0, r3, #1
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6859      	ldr	r1, [r3, #4]
 8003e14:	460b      	mov	r3, r1
 8003e16:	009b      	lsls	r3, r3, #2
 8003e18:	440b      	add	r3, r1
 8003e1a:	0099      	lsls	r1, r3, #2
 8003e1c:	440b      	add	r3, r1
 8003e1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e22:	3301      	adds	r3, #1
 8003e24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e28:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003e2c:	6879      	ldr	r1, [r7, #4]
 8003e2e:	6809      	ldr	r1, [r1, #0]
 8003e30:	4313      	orrs	r3, r2
 8003e32:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	69da      	ldr	r2, [r3, #28]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6a1b      	ldr	r3, [r3, #32]
 8003e46:	431a      	orrs	r2, r3
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	430a      	orrs	r2, r1
 8003e4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003e5a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003e5e:	687a      	ldr	r2, [r7, #4]
 8003e60:	6911      	ldr	r1, [r2, #16]
 8003e62:	687a      	ldr	r2, [r7, #4]
 8003e64:	68d2      	ldr	r2, [r2, #12]
 8003e66:	4311      	orrs	r1, r2
 8003e68:	687a      	ldr	r2, [r7, #4]
 8003e6a:	6812      	ldr	r2, [r2, #0]
 8003e6c:	430b      	orrs	r3, r1
 8003e6e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	68db      	ldr	r3, [r3, #12]
 8003e76:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	695a      	ldr	r2, [r3, #20]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	699b      	ldr	r3, [r3, #24]
 8003e82:	431a      	orrs	r2, r3
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	430a      	orrs	r2, r1
 8003e8a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f042 0201 	orr.w	r2, r2, #1
 8003e9a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2220      	movs	r2, #32
 8003ea6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2200      	movs	r2, #0
 8003eae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003eb8:	2300      	movs	r3, #0
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	3710      	adds	r7, #16
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	bf00      	nop
 8003ec4:	000186a0 	.word	0x000186a0
 8003ec8:	001e847f 	.word	0x001e847f
 8003ecc:	003d08ff 	.word	0x003d08ff
 8003ed0:	431bde83 	.word	0x431bde83
 8003ed4:	10624dd3 	.word	0x10624dd3

08003ed8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b088      	sub	sp, #32
 8003edc:	af02      	add	r7, sp, #8
 8003ede:	60f8      	str	r0, [r7, #12]
 8003ee0:	607a      	str	r2, [r7, #4]
 8003ee2:	461a      	mov	r2, r3
 8003ee4:	460b      	mov	r3, r1
 8003ee6:	817b      	strh	r3, [r7, #10]
 8003ee8:	4613      	mov	r3, r2
 8003eea:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003eec:	f7fe ffbe 	bl	8002e6c <HAL_GetTick>
 8003ef0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	2b20      	cmp	r3, #32
 8003efc:	f040 80e0 	bne.w	80040c0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	9300      	str	r3, [sp, #0]
 8003f04:	2319      	movs	r3, #25
 8003f06:	2201      	movs	r2, #1
 8003f08:	4970      	ldr	r1, [pc, #448]	@ (80040cc <HAL_I2C_Master_Transmit+0x1f4>)
 8003f0a:	68f8      	ldr	r0, [r7, #12]
 8003f0c:	f000 fc64 	bl	80047d8 <I2C_WaitOnFlagUntilTimeout>
 8003f10:	4603      	mov	r3, r0
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d001      	beq.n	8003f1a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003f16:	2302      	movs	r3, #2
 8003f18:	e0d3      	b.n	80040c2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d101      	bne.n	8003f28 <HAL_I2C_Master_Transmit+0x50>
 8003f24:	2302      	movs	r3, #2
 8003f26:	e0cc      	b.n	80040c2 <HAL_I2C_Master_Transmit+0x1ea>
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 0301 	and.w	r3, r3, #1
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d007      	beq.n	8003f4e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f042 0201 	orr.w	r2, r2, #1
 8003f4c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f5c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2221      	movs	r2, #33	@ 0x21
 8003f62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2210      	movs	r2, #16
 8003f6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	2200      	movs	r2, #0
 8003f72:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	687a      	ldr	r2, [r7, #4]
 8003f78:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	893a      	ldrh	r2, [r7, #8]
 8003f7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f84:	b29a      	uxth	r2, r3
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	4a50      	ldr	r2, [pc, #320]	@ (80040d0 <HAL_I2C_Master_Transmit+0x1f8>)
 8003f8e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003f90:	8979      	ldrh	r1, [r7, #10]
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	6a3a      	ldr	r2, [r7, #32]
 8003f96:	68f8      	ldr	r0, [r7, #12]
 8003f98:	f000 face 	bl	8004538 <I2C_MasterRequestWrite>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d001      	beq.n	8003fa6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e08d      	b.n	80040c2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	613b      	str	r3, [r7, #16]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	695b      	ldr	r3, [r3, #20]
 8003fb0:	613b      	str	r3, [r7, #16]
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	699b      	ldr	r3, [r3, #24]
 8003fb8:	613b      	str	r3, [r7, #16]
 8003fba:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003fbc:	e066      	b.n	800408c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fbe:	697a      	ldr	r2, [r7, #20]
 8003fc0:	6a39      	ldr	r1, [r7, #32]
 8003fc2:	68f8      	ldr	r0, [r7, #12]
 8003fc4:	f000 fd22 	bl	8004a0c <I2C_WaitOnTXEFlagUntilTimeout>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d00d      	beq.n	8003fea <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd2:	2b04      	cmp	r3, #4
 8003fd4:	d107      	bne.n	8003fe6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fe4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e06b      	b.n	80040c2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fee:	781a      	ldrb	r2, [r3, #0]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ffa:	1c5a      	adds	r2, r3, #1
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004004:	b29b      	uxth	r3, r3
 8004006:	3b01      	subs	r3, #1
 8004008:	b29a      	uxth	r2, r3
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004012:	3b01      	subs	r3, #1
 8004014:	b29a      	uxth	r2, r3
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	695b      	ldr	r3, [r3, #20]
 8004020:	f003 0304 	and.w	r3, r3, #4
 8004024:	2b04      	cmp	r3, #4
 8004026:	d11b      	bne.n	8004060 <HAL_I2C_Master_Transmit+0x188>
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800402c:	2b00      	cmp	r3, #0
 800402e:	d017      	beq.n	8004060 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004034:	781a      	ldrb	r2, [r3, #0]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004040:	1c5a      	adds	r2, r3, #1
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800404a:	b29b      	uxth	r3, r3
 800404c:	3b01      	subs	r3, #1
 800404e:	b29a      	uxth	r2, r3
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004058:	3b01      	subs	r3, #1
 800405a:	b29a      	uxth	r2, r3
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004060:	697a      	ldr	r2, [r7, #20]
 8004062:	6a39      	ldr	r1, [r7, #32]
 8004064:	68f8      	ldr	r0, [r7, #12]
 8004066:	f000 fd19 	bl	8004a9c <I2C_WaitOnBTFFlagUntilTimeout>
 800406a:	4603      	mov	r3, r0
 800406c:	2b00      	cmp	r3, #0
 800406e:	d00d      	beq.n	800408c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004074:	2b04      	cmp	r3, #4
 8004076:	d107      	bne.n	8004088 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004086:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	e01a      	b.n	80040c2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004090:	2b00      	cmp	r3, #0
 8004092:	d194      	bne.n	8003fbe <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2220      	movs	r2, #32
 80040a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2200      	movs	r2, #0
 80040b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2200      	movs	r2, #0
 80040b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80040bc:	2300      	movs	r3, #0
 80040be:	e000      	b.n	80040c2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80040c0:	2302      	movs	r3, #2
  }
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3718      	adds	r7, #24
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	00100002 	.word	0x00100002
 80040d0:	ffff0000 	.word	0xffff0000

080040d4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b08c      	sub	sp, #48	@ 0x30
 80040d8:	af02      	add	r7, sp, #8
 80040da:	60f8      	str	r0, [r7, #12]
 80040dc:	607a      	str	r2, [r7, #4]
 80040de:	461a      	mov	r2, r3
 80040e0:	460b      	mov	r3, r1
 80040e2:	817b      	strh	r3, [r7, #10]
 80040e4:	4613      	mov	r3, r2
 80040e6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80040e8:	f7fe fec0 	bl	8002e6c <HAL_GetTick>
 80040ec:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	2b20      	cmp	r3, #32
 80040f8:	f040 8217 	bne.w	800452a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80040fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040fe:	9300      	str	r3, [sp, #0]
 8004100:	2319      	movs	r3, #25
 8004102:	2201      	movs	r2, #1
 8004104:	497c      	ldr	r1, [pc, #496]	@ (80042f8 <HAL_I2C_Master_Receive+0x224>)
 8004106:	68f8      	ldr	r0, [r7, #12]
 8004108:	f000 fb66 	bl	80047d8 <I2C_WaitOnFlagUntilTimeout>
 800410c:	4603      	mov	r3, r0
 800410e:	2b00      	cmp	r3, #0
 8004110:	d001      	beq.n	8004116 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004112:	2302      	movs	r3, #2
 8004114:	e20a      	b.n	800452c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800411c:	2b01      	cmp	r3, #1
 800411e:	d101      	bne.n	8004124 <HAL_I2C_Master_Receive+0x50>
 8004120:	2302      	movs	r3, #2
 8004122:	e203      	b.n	800452c <HAL_I2C_Master_Receive+0x458>
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2201      	movs	r2, #1
 8004128:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0301 	and.w	r3, r3, #1
 8004136:	2b01      	cmp	r3, #1
 8004138:	d007      	beq.n	800414a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	681a      	ldr	r2, [r3, #0]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f042 0201 	orr.w	r2, r2, #1
 8004148:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004158:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	2222      	movs	r2, #34	@ 0x22
 800415e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2210      	movs	r2, #16
 8004166:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2200      	movs	r2, #0
 800416e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	687a      	ldr	r2, [r7, #4]
 8004174:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	893a      	ldrh	r2, [r7, #8]
 800417a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004180:	b29a      	uxth	r2, r3
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	4a5c      	ldr	r2, [pc, #368]	@ (80042fc <HAL_I2C_Master_Receive+0x228>)
 800418a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800418c:	8979      	ldrh	r1, [r7, #10]
 800418e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004190:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004192:	68f8      	ldr	r0, [r7, #12]
 8004194:	f000 fa52 	bl	800463c <I2C_MasterRequestRead>
 8004198:	4603      	mov	r3, r0
 800419a:	2b00      	cmp	r3, #0
 800419c:	d001      	beq.n	80041a2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e1c4      	b.n	800452c <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d113      	bne.n	80041d2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041aa:	2300      	movs	r3, #0
 80041ac:	623b      	str	r3, [r7, #32]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	695b      	ldr	r3, [r3, #20]
 80041b4:	623b      	str	r3, [r7, #32]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	699b      	ldr	r3, [r3, #24]
 80041bc:	623b      	str	r3, [r7, #32]
 80041be:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	681a      	ldr	r2, [r3, #0]
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041ce:	601a      	str	r2, [r3, #0]
 80041d0:	e198      	b.n	8004504 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d11b      	bne.n	8004212 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041e8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041ea:	2300      	movs	r3, #0
 80041ec:	61fb      	str	r3, [r7, #28]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	695b      	ldr	r3, [r3, #20]
 80041f4:	61fb      	str	r3, [r7, #28]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	699b      	ldr	r3, [r3, #24]
 80041fc:	61fb      	str	r3, [r7, #28]
 80041fe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800420e:	601a      	str	r2, [r3, #0]
 8004210:	e178      	b.n	8004504 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004216:	2b02      	cmp	r3, #2
 8004218:	d11b      	bne.n	8004252 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	681a      	ldr	r2, [r3, #0]
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004228:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004238:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800423a:	2300      	movs	r3, #0
 800423c:	61bb      	str	r3, [r7, #24]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	695b      	ldr	r3, [r3, #20]
 8004244:	61bb      	str	r3, [r7, #24]
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	699b      	ldr	r3, [r3, #24]
 800424c:	61bb      	str	r3, [r7, #24]
 800424e:	69bb      	ldr	r3, [r7, #24]
 8004250:	e158      	b.n	8004504 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	681a      	ldr	r2, [r3, #0]
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004260:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004262:	2300      	movs	r3, #0
 8004264:	617b      	str	r3, [r7, #20]
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	695b      	ldr	r3, [r3, #20]
 800426c:	617b      	str	r3, [r7, #20]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	699b      	ldr	r3, [r3, #24]
 8004274:	617b      	str	r3, [r7, #20]
 8004276:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004278:	e144      	b.n	8004504 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800427e:	2b03      	cmp	r3, #3
 8004280:	f200 80f1 	bhi.w	8004466 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004288:	2b01      	cmp	r3, #1
 800428a:	d123      	bne.n	80042d4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800428c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800428e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004290:	68f8      	ldr	r0, [r7, #12]
 8004292:	f000 fc4b 	bl	8004b2c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004296:	4603      	mov	r3, r0
 8004298:	2b00      	cmp	r3, #0
 800429a:	d001      	beq.n	80042a0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	e145      	b.n	800452c <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	691a      	ldr	r2, [r3, #16]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042aa:	b2d2      	uxtb	r2, r2
 80042ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b2:	1c5a      	adds	r2, r3, #1
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042bc:	3b01      	subs	r3, #1
 80042be:	b29a      	uxth	r2, r3
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042c8:	b29b      	uxth	r3, r3
 80042ca:	3b01      	subs	r3, #1
 80042cc:	b29a      	uxth	r2, r3
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80042d2:	e117      	b.n	8004504 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042d8:	2b02      	cmp	r3, #2
 80042da:	d14e      	bne.n	800437a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80042dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042de:	9300      	str	r3, [sp, #0]
 80042e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042e2:	2200      	movs	r2, #0
 80042e4:	4906      	ldr	r1, [pc, #24]	@ (8004300 <HAL_I2C_Master_Receive+0x22c>)
 80042e6:	68f8      	ldr	r0, [r7, #12]
 80042e8:	f000 fa76 	bl	80047d8 <I2C_WaitOnFlagUntilTimeout>
 80042ec:	4603      	mov	r3, r0
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d008      	beq.n	8004304 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e11a      	b.n	800452c <HAL_I2C_Master_Receive+0x458>
 80042f6:	bf00      	nop
 80042f8:	00100002 	.word	0x00100002
 80042fc:	ffff0000 	.word	0xffff0000
 8004300:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004312:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	691a      	ldr	r2, [r3, #16]
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431e:	b2d2      	uxtb	r2, r2
 8004320:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004326:	1c5a      	adds	r2, r3, #1
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004330:	3b01      	subs	r3, #1
 8004332:	b29a      	uxth	r2, r3
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800433c:	b29b      	uxth	r3, r3
 800433e:	3b01      	subs	r3, #1
 8004340:	b29a      	uxth	r2, r3
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	691a      	ldr	r2, [r3, #16]
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004350:	b2d2      	uxtb	r2, r2
 8004352:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004358:	1c5a      	adds	r2, r3, #1
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004362:	3b01      	subs	r3, #1
 8004364:	b29a      	uxth	r2, r3
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800436e:	b29b      	uxth	r3, r3
 8004370:	3b01      	subs	r3, #1
 8004372:	b29a      	uxth	r2, r3
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004378:	e0c4      	b.n	8004504 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800437a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437c:	9300      	str	r3, [sp, #0]
 800437e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004380:	2200      	movs	r2, #0
 8004382:	496c      	ldr	r1, [pc, #432]	@ (8004534 <HAL_I2C_Master_Receive+0x460>)
 8004384:	68f8      	ldr	r0, [r7, #12]
 8004386:	f000 fa27 	bl	80047d8 <I2C_WaitOnFlagUntilTimeout>
 800438a:	4603      	mov	r3, r0
 800438c:	2b00      	cmp	r3, #0
 800438e:	d001      	beq.n	8004394 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	e0cb      	b.n	800452c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	681a      	ldr	r2, [r3, #0]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	691a      	ldr	r2, [r3, #16]
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ae:	b2d2      	uxtb	r2, r2
 80043b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043b6:	1c5a      	adds	r2, r3, #1
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043c0:	3b01      	subs	r3, #1
 80043c2:	b29a      	uxth	r2, r3
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043cc:	b29b      	uxth	r3, r3
 80043ce:	3b01      	subs	r3, #1
 80043d0:	b29a      	uxth	r2, r3
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80043d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043d8:	9300      	str	r3, [sp, #0]
 80043da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043dc:	2200      	movs	r2, #0
 80043de:	4955      	ldr	r1, [pc, #340]	@ (8004534 <HAL_I2C_Master_Receive+0x460>)
 80043e0:	68f8      	ldr	r0, [r7, #12]
 80043e2:	f000 f9f9 	bl	80047d8 <I2C_WaitOnFlagUntilTimeout>
 80043e6:	4603      	mov	r3, r0
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d001      	beq.n	80043f0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	e09d      	b.n	800452c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043fe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	691a      	ldr	r2, [r3, #16]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800440a:	b2d2      	uxtb	r2, r2
 800440c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004412:	1c5a      	adds	r2, r3, #1
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800441c:	3b01      	subs	r3, #1
 800441e:	b29a      	uxth	r2, r3
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004428:	b29b      	uxth	r3, r3
 800442a:	3b01      	subs	r3, #1
 800442c:	b29a      	uxth	r2, r3
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	691a      	ldr	r2, [r3, #16]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800443c:	b2d2      	uxtb	r2, r2
 800443e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004444:	1c5a      	adds	r2, r3, #1
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800444e:	3b01      	subs	r3, #1
 8004450:	b29a      	uxth	r2, r3
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800445a:	b29b      	uxth	r3, r3
 800445c:	3b01      	subs	r3, #1
 800445e:	b29a      	uxth	r2, r3
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004464:	e04e      	b.n	8004504 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004466:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004468:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800446a:	68f8      	ldr	r0, [r7, #12]
 800446c:	f000 fb5e 	bl	8004b2c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004470:	4603      	mov	r3, r0
 8004472:	2b00      	cmp	r3, #0
 8004474:	d001      	beq.n	800447a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e058      	b.n	800452c <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	691a      	ldr	r2, [r3, #16]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004484:	b2d2      	uxtb	r2, r2
 8004486:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800448c:	1c5a      	adds	r2, r3, #1
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004496:	3b01      	subs	r3, #1
 8004498:	b29a      	uxth	r2, r3
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	3b01      	subs	r3, #1
 80044a6:	b29a      	uxth	r2, r3
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	695b      	ldr	r3, [r3, #20]
 80044b2:	f003 0304 	and.w	r3, r3, #4
 80044b6:	2b04      	cmp	r3, #4
 80044b8:	d124      	bne.n	8004504 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044be:	2b03      	cmp	r3, #3
 80044c0:	d107      	bne.n	80044d2 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681a      	ldr	r2, [r3, #0]
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044d0:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	691a      	ldr	r2, [r3, #16]
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044dc:	b2d2      	uxtb	r2, r2
 80044de:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044e4:	1c5a      	adds	r2, r3, #1
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044ee:	3b01      	subs	r3, #1
 80044f0:	b29a      	uxth	r2, r3
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044fa:	b29b      	uxth	r3, r3
 80044fc:	3b01      	subs	r3, #1
 80044fe:	b29a      	uxth	r2, r3
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004508:	2b00      	cmp	r3, #0
 800450a:	f47f aeb6 	bne.w	800427a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2220      	movs	r2, #32
 8004512:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2200      	movs	r2, #0
 800451a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2200      	movs	r2, #0
 8004522:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004526:	2300      	movs	r3, #0
 8004528:	e000      	b.n	800452c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800452a:	2302      	movs	r3, #2
  }
}
 800452c:	4618      	mov	r0, r3
 800452e:	3728      	adds	r7, #40	@ 0x28
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}
 8004534:	00010004 	.word	0x00010004

08004538 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b088      	sub	sp, #32
 800453c:	af02      	add	r7, sp, #8
 800453e:	60f8      	str	r0, [r7, #12]
 8004540:	607a      	str	r2, [r7, #4]
 8004542:	603b      	str	r3, [r7, #0]
 8004544:	460b      	mov	r3, r1
 8004546:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800454c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	2b08      	cmp	r3, #8
 8004552:	d006      	beq.n	8004562 <I2C_MasterRequestWrite+0x2a>
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	2b01      	cmp	r3, #1
 8004558:	d003      	beq.n	8004562 <I2C_MasterRequestWrite+0x2a>
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004560:	d108      	bne.n	8004574 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004570:	601a      	str	r2, [r3, #0]
 8004572:	e00b      	b.n	800458c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004578:	2b12      	cmp	r3, #18
 800457a:	d107      	bne.n	800458c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800458a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	9300      	str	r3, [sp, #0]
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2200      	movs	r2, #0
 8004594:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004598:	68f8      	ldr	r0, [r7, #12]
 800459a:	f000 f91d 	bl	80047d8 <I2C_WaitOnFlagUntilTimeout>
 800459e:	4603      	mov	r3, r0
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d00d      	beq.n	80045c0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045b2:	d103      	bne.n	80045bc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80045ba:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80045bc:	2303      	movs	r3, #3
 80045be:	e035      	b.n	800462c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	691b      	ldr	r3, [r3, #16]
 80045c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80045c8:	d108      	bne.n	80045dc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80045ca:	897b      	ldrh	r3, [r7, #10]
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	461a      	mov	r2, r3
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80045d8:	611a      	str	r2, [r3, #16]
 80045da:	e01b      	b.n	8004614 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80045dc:	897b      	ldrh	r3, [r7, #10]
 80045de:	11db      	asrs	r3, r3, #7
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	f003 0306 	and.w	r3, r3, #6
 80045e6:	b2db      	uxtb	r3, r3
 80045e8:	f063 030f 	orn	r3, r3, #15
 80045ec:	b2da      	uxtb	r2, r3
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	490e      	ldr	r1, [pc, #56]	@ (8004634 <I2C_MasterRequestWrite+0xfc>)
 80045fa:	68f8      	ldr	r0, [r7, #12]
 80045fc:	f000 f966 	bl	80048cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004600:	4603      	mov	r3, r0
 8004602:	2b00      	cmp	r3, #0
 8004604:	d001      	beq.n	800460a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e010      	b.n	800462c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800460a:	897b      	ldrh	r3, [r7, #10]
 800460c:	b2da      	uxtb	r2, r3
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	4907      	ldr	r1, [pc, #28]	@ (8004638 <I2C_MasterRequestWrite+0x100>)
 800461a:	68f8      	ldr	r0, [r7, #12]
 800461c:	f000 f956 	bl	80048cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004620:	4603      	mov	r3, r0
 8004622:	2b00      	cmp	r3, #0
 8004624:	d001      	beq.n	800462a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	e000      	b.n	800462c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800462a:	2300      	movs	r3, #0
}
 800462c:	4618      	mov	r0, r3
 800462e:	3718      	adds	r7, #24
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}
 8004634:	00010008 	.word	0x00010008
 8004638:	00010002 	.word	0x00010002

0800463c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b088      	sub	sp, #32
 8004640:	af02      	add	r7, sp, #8
 8004642:	60f8      	str	r0, [r7, #12]
 8004644:	607a      	str	r2, [r7, #4]
 8004646:	603b      	str	r3, [r7, #0]
 8004648:	460b      	mov	r3, r1
 800464a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004650:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004660:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	2b08      	cmp	r3, #8
 8004666:	d006      	beq.n	8004676 <I2C_MasterRequestRead+0x3a>
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	2b01      	cmp	r3, #1
 800466c:	d003      	beq.n	8004676 <I2C_MasterRequestRead+0x3a>
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004674:	d108      	bne.n	8004688 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681a      	ldr	r2, [r3, #0]
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004684:	601a      	str	r2, [r3, #0]
 8004686:	e00b      	b.n	80046a0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800468c:	2b11      	cmp	r3, #17
 800468e:	d107      	bne.n	80046a0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800469e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	9300      	str	r3, [sp, #0]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2200      	movs	r2, #0
 80046a8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80046ac:	68f8      	ldr	r0, [r7, #12]
 80046ae:	f000 f893 	bl	80047d8 <I2C_WaitOnFlagUntilTimeout>
 80046b2:	4603      	mov	r3, r0
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d00d      	beq.n	80046d4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046c6:	d103      	bne.n	80046d0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80046ce:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80046d0:	2303      	movs	r3, #3
 80046d2:	e079      	b.n	80047c8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	691b      	ldr	r3, [r3, #16]
 80046d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80046dc:	d108      	bne.n	80046f0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80046de:	897b      	ldrh	r3, [r7, #10]
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	f043 0301 	orr.w	r3, r3, #1
 80046e6:	b2da      	uxtb	r2, r3
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	611a      	str	r2, [r3, #16]
 80046ee:	e05f      	b.n	80047b0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80046f0:	897b      	ldrh	r3, [r7, #10]
 80046f2:	11db      	asrs	r3, r3, #7
 80046f4:	b2db      	uxtb	r3, r3
 80046f6:	f003 0306 	and.w	r3, r3, #6
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	f063 030f 	orn	r3, r3, #15
 8004700:	b2da      	uxtb	r2, r3
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	687a      	ldr	r2, [r7, #4]
 800470c:	4930      	ldr	r1, [pc, #192]	@ (80047d0 <I2C_MasterRequestRead+0x194>)
 800470e:	68f8      	ldr	r0, [r7, #12]
 8004710:	f000 f8dc 	bl	80048cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004714:	4603      	mov	r3, r0
 8004716:	2b00      	cmp	r3, #0
 8004718:	d001      	beq.n	800471e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	e054      	b.n	80047c8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800471e:	897b      	ldrh	r3, [r7, #10]
 8004720:	b2da      	uxtb	r2, r3
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	4929      	ldr	r1, [pc, #164]	@ (80047d4 <I2C_MasterRequestRead+0x198>)
 800472e:	68f8      	ldr	r0, [r7, #12]
 8004730:	f000 f8cc 	bl	80048cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004734:	4603      	mov	r3, r0
 8004736:	2b00      	cmp	r3, #0
 8004738:	d001      	beq.n	800473e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	e044      	b.n	80047c8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800473e:	2300      	movs	r3, #0
 8004740:	613b      	str	r3, [r7, #16]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	695b      	ldr	r3, [r3, #20]
 8004748:	613b      	str	r3, [r7, #16]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	699b      	ldr	r3, [r3, #24]
 8004750:	613b      	str	r3, [r7, #16]
 8004752:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004762:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	9300      	str	r3, [sp, #0]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004770:	68f8      	ldr	r0, [r7, #12]
 8004772:	f000 f831 	bl	80047d8 <I2C_WaitOnFlagUntilTimeout>
 8004776:	4603      	mov	r3, r0
 8004778:	2b00      	cmp	r3, #0
 800477a:	d00d      	beq.n	8004798 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004786:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800478a:	d103      	bne.n	8004794 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004792:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8004794:	2303      	movs	r3, #3
 8004796:	e017      	b.n	80047c8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004798:	897b      	ldrh	r3, [r7, #10]
 800479a:	11db      	asrs	r3, r3, #7
 800479c:	b2db      	uxtb	r3, r3
 800479e:	f003 0306 	and.w	r3, r3, #6
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	f063 030e 	orn	r3, r3, #14
 80047a8:	b2da      	uxtb	r2, r3
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	4907      	ldr	r1, [pc, #28]	@ (80047d4 <I2C_MasterRequestRead+0x198>)
 80047b6:	68f8      	ldr	r0, [r7, #12]
 80047b8:	f000 f888 	bl	80048cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80047bc:	4603      	mov	r3, r0
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d001      	beq.n	80047c6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	e000      	b.n	80047c8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80047c6:	2300      	movs	r3, #0
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	3718      	adds	r7, #24
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}
 80047d0:	00010008 	.word	0x00010008
 80047d4:	00010002 	.word	0x00010002

080047d8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b084      	sub	sp, #16
 80047dc:	af00      	add	r7, sp, #0
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	60b9      	str	r1, [r7, #8]
 80047e2:	603b      	str	r3, [r7, #0]
 80047e4:	4613      	mov	r3, r2
 80047e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80047e8:	e048      	b.n	800487c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047f0:	d044      	beq.n	800487c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047f2:	f7fe fb3b 	bl	8002e6c <HAL_GetTick>
 80047f6:	4602      	mov	r2, r0
 80047f8:	69bb      	ldr	r3, [r7, #24]
 80047fa:	1ad3      	subs	r3, r2, r3
 80047fc:	683a      	ldr	r2, [r7, #0]
 80047fe:	429a      	cmp	r2, r3
 8004800:	d302      	bcc.n	8004808 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d139      	bne.n	800487c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	0c1b      	lsrs	r3, r3, #16
 800480c:	b2db      	uxtb	r3, r3
 800480e:	2b01      	cmp	r3, #1
 8004810:	d10d      	bne.n	800482e <I2C_WaitOnFlagUntilTimeout+0x56>
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	695b      	ldr	r3, [r3, #20]
 8004818:	43da      	mvns	r2, r3
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	4013      	ands	r3, r2
 800481e:	b29b      	uxth	r3, r3
 8004820:	2b00      	cmp	r3, #0
 8004822:	bf0c      	ite	eq
 8004824:	2301      	moveq	r3, #1
 8004826:	2300      	movne	r3, #0
 8004828:	b2db      	uxtb	r3, r3
 800482a:	461a      	mov	r2, r3
 800482c:	e00c      	b.n	8004848 <I2C_WaitOnFlagUntilTimeout+0x70>
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	699b      	ldr	r3, [r3, #24]
 8004834:	43da      	mvns	r2, r3
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	4013      	ands	r3, r2
 800483a:	b29b      	uxth	r3, r3
 800483c:	2b00      	cmp	r3, #0
 800483e:	bf0c      	ite	eq
 8004840:	2301      	moveq	r3, #1
 8004842:	2300      	movne	r3, #0
 8004844:	b2db      	uxtb	r3, r3
 8004846:	461a      	mov	r2, r3
 8004848:	79fb      	ldrb	r3, [r7, #7]
 800484a:	429a      	cmp	r2, r3
 800484c:	d116      	bne.n	800487c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2200      	movs	r2, #0
 8004852:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2220      	movs	r2, #32
 8004858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2200      	movs	r2, #0
 8004860:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004868:	f043 0220 	orr.w	r2, r3, #32
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2200      	movs	r2, #0
 8004874:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	e023      	b.n	80048c4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	0c1b      	lsrs	r3, r3, #16
 8004880:	b2db      	uxtb	r3, r3
 8004882:	2b01      	cmp	r3, #1
 8004884:	d10d      	bne.n	80048a2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	695b      	ldr	r3, [r3, #20]
 800488c:	43da      	mvns	r2, r3
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	4013      	ands	r3, r2
 8004892:	b29b      	uxth	r3, r3
 8004894:	2b00      	cmp	r3, #0
 8004896:	bf0c      	ite	eq
 8004898:	2301      	moveq	r3, #1
 800489a:	2300      	movne	r3, #0
 800489c:	b2db      	uxtb	r3, r3
 800489e:	461a      	mov	r2, r3
 80048a0:	e00c      	b.n	80048bc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	699b      	ldr	r3, [r3, #24]
 80048a8:	43da      	mvns	r2, r3
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	4013      	ands	r3, r2
 80048ae:	b29b      	uxth	r3, r3
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	bf0c      	ite	eq
 80048b4:	2301      	moveq	r3, #1
 80048b6:	2300      	movne	r3, #0
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	461a      	mov	r2, r3
 80048bc:	79fb      	ldrb	r3, [r7, #7]
 80048be:	429a      	cmp	r2, r3
 80048c0:	d093      	beq.n	80047ea <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80048c2:	2300      	movs	r3, #0
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3710      	adds	r7, #16
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}

080048cc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b084      	sub	sp, #16
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	60b9      	str	r1, [r7, #8]
 80048d6:	607a      	str	r2, [r7, #4]
 80048d8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80048da:	e071      	b.n	80049c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	695b      	ldr	r3, [r3, #20]
 80048e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048ea:	d123      	bne.n	8004934 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048fa:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004904:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2200      	movs	r2, #0
 800490a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2220      	movs	r2, #32
 8004910:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2200      	movs	r2, #0
 8004918:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004920:	f043 0204 	orr.w	r2, r3, #4
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2200      	movs	r2, #0
 800492c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004930:	2301      	movs	r3, #1
 8004932:	e067      	b.n	8004a04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800493a:	d041      	beq.n	80049c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800493c:	f7fe fa96 	bl	8002e6c <HAL_GetTick>
 8004940:	4602      	mov	r2, r0
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	1ad3      	subs	r3, r2, r3
 8004946:	687a      	ldr	r2, [r7, #4]
 8004948:	429a      	cmp	r2, r3
 800494a:	d302      	bcc.n	8004952 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d136      	bne.n	80049c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	0c1b      	lsrs	r3, r3, #16
 8004956:	b2db      	uxtb	r3, r3
 8004958:	2b01      	cmp	r3, #1
 800495a:	d10c      	bne.n	8004976 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	695b      	ldr	r3, [r3, #20]
 8004962:	43da      	mvns	r2, r3
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	4013      	ands	r3, r2
 8004968:	b29b      	uxth	r3, r3
 800496a:	2b00      	cmp	r3, #0
 800496c:	bf14      	ite	ne
 800496e:	2301      	movne	r3, #1
 8004970:	2300      	moveq	r3, #0
 8004972:	b2db      	uxtb	r3, r3
 8004974:	e00b      	b.n	800498e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	699b      	ldr	r3, [r3, #24]
 800497c:	43da      	mvns	r2, r3
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	4013      	ands	r3, r2
 8004982:	b29b      	uxth	r3, r3
 8004984:	2b00      	cmp	r3, #0
 8004986:	bf14      	ite	ne
 8004988:	2301      	movne	r3, #1
 800498a:	2300      	moveq	r3, #0
 800498c:	b2db      	uxtb	r3, r3
 800498e:	2b00      	cmp	r3, #0
 8004990:	d016      	beq.n	80049c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2200      	movs	r2, #0
 8004996:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2220      	movs	r2, #32
 800499c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2200      	movs	r2, #0
 80049a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ac:	f043 0220 	orr.w	r2, r3, #32
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2200      	movs	r2, #0
 80049b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	e021      	b.n	8004a04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	0c1b      	lsrs	r3, r3, #16
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d10c      	bne.n	80049e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	695b      	ldr	r3, [r3, #20]
 80049d0:	43da      	mvns	r2, r3
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	4013      	ands	r3, r2
 80049d6:	b29b      	uxth	r3, r3
 80049d8:	2b00      	cmp	r3, #0
 80049da:	bf14      	ite	ne
 80049dc:	2301      	movne	r3, #1
 80049de:	2300      	moveq	r3, #0
 80049e0:	b2db      	uxtb	r3, r3
 80049e2:	e00b      	b.n	80049fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	699b      	ldr	r3, [r3, #24]
 80049ea:	43da      	mvns	r2, r3
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	4013      	ands	r3, r2
 80049f0:	b29b      	uxth	r3, r3
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	bf14      	ite	ne
 80049f6:	2301      	movne	r3, #1
 80049f8:	2300      	moveq	r3, #0
 80049fa:	b2db      	uxtb	r3, r3
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	f47f af6d 	bne.w	80048dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004a02:	2300      	movs	r3, #0
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	3710      	adds	r7, #16
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}

08004a0c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b084      	sub	sp, #16
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	60b9      	str	r1, [r7, #8]
 8004a16:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a18:	e034      	b.n	8004a84 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004a1a:	68f8      	ldr	r0, [r7, #12]
 8004a1c:	f000 f8e3 	bl	8004be6 <I2C_IsAcknowledgeFailed>
 8004a20:	4603      	mov	r3, r0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d001      	beq.n	8004a2a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	e034      	b.n	8004a94 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a30:	d028      	beq.n	8004a84 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a32:	f7fe fa1b 	bl	8002e6c <HAL_GetTick>
 8004a36:	4602      	mov	r2, r0
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	1ad3      	subs	r3, r2, r3
 8004a3c:	68ba      	ldr	r2, [r7, #8]
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	d302      	bcc.n	8004a48 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d11d      	bne.n	8004a84 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	695b      	ldr	r3, [r3, #20]
 8004a4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a52:	2b80      	cmp	r3, #128	@ 0x80
 8004a54:	d016      	beq.n	8004a84 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2220      	movs	r2, #32
 8004a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2200      	movs	r2, #0
 8004a68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a70:	f043 0220 	orr.w	r2, r3, #32
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a80:	2301      	movs	r3, #1
 8004a82:	e007      	b.n	8004a94 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	695b      	ldr	r3, [r3, #20]
 8004a8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a8e:	2b80      	cmp	r3, #128	@ 0x80
 8004a90:	d1c3      	bne.n	8004a1a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004a92:	2300      	movs	r3, #0
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	3710      	adds	r7, #16
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}

08004a9c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b084      	sub	sp, #16
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	60f8      	str	r0, [r7, #12]
 8004aa4:	60b9      	str	r1, [r7, #8]
 8004aa6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004aa8:	e034      	b.n	8004b14 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004aaa:	68f8      	ldr	r0, [r7, #12]
 8004aac:	f000 f89b 	bl	8004be6 <I2C_IsAcknowledgeFailed>
 8004ab0:	4603      	mov	r3, r0
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d001      	beq.n	8004aba <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e034      	b.n	8004b24 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ac0:	d028      	beq.n	8004b14 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ac2:	f7fe f9d3 	bl	8002e6c <HAL_GetTick>
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	1ad3      	subs	r3, r2, r3
 8004acc:	68ba      	ldr	r2, [r7, #8]
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	d302      	bcc.n	8004ad8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d11d      	bne.n	8004b14 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	695b      	ldr	r3, [r3, #20]
 8004ade:	f003 0304 	and.w	r3, r3, #4
 8004ae2:	2b04      	cmp	r3, #4
 8004ae4:	d016      	beq.n	8004b14 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2220      	movs	r2, #32
 8004af0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2200      	movs	r2, #0
 8004af8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b00:	f043 0220 	orr.w	r2, r3, #32
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	e007      	b.n	8004b24 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	695b      	ldr	r3, [r3, #20]
 8004b1a:	f003 0304 	and.w	r3, r3, #4
 8004b1e:	2b04      	cmp	r3, #4
 8004b20:	d1c3      	bne.n	8004aaa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004b22:	2300      	movs	r3, #0
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	3710      	adds	r7, #16
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}

08004b2c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b084      	sub	sp, #16
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	60f8      	str	r0, [r7, #12]
 8004b34:	60b9      	str	r1, [r7, #8]
 8004b36:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004b38:	e049      	b.n	8004bce <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	695b      	ldr	r3, [r3, #20]
 8004b40:	f003 0310 	and.w	r3, r3, #16
 8004b44:	2b10      	cmp	r3, #16
 8004b46:	d119      	bne.n	8004b7c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f06f 0210 	mvn.w	r2, #16
 8004b50:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2200      	movs	r2, #0
 8004b56:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2220      	movs	r2, #32
 8004b5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2200      	movs	r2, #0
 8004b64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2200      	movs	r2, #0
 8004b74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	e030      	b.n	8004bde <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b7c:	f7fe f976 	bl	8002e6c <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	1ad3      	subs	r3, r2, r3
 8004b86:	68ba      	ldr	r2, [r7, #8]
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d302      	bcc.n	8004b92 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d11d      	bne.n	8004bce <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	695b      	ldr	r3, [r3, #20]
 8004b98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b9c:	2b40      	cmp	r3, #64	@ 0x40
 8004b9e:	d016      	beq.n	8004bce <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2220      	movs	r2, #32
 8004baa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bba:	f043 0220 	orr.w	r2, r3, #32
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e007      	b.n	8004bde <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	695b      	ldr	r3, [r3, #20]
 8004bd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bd8:	2b40      	cmp	r3, #64	@ 0x40
 8004bda:	d1ae      	bne.n	8004b3a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004bdc:	2300      	movs	r3, #0
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	3710      	adds	r7, #16
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}

08004be6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004be6:	b480      	push	{r7}
 8004be8:	b083      	sub	sp, #12
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	695b      	ldr	r3, [r3, #20]
 8004bf4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bf8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bfc:	d11b      	bne.n	8004c36 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004c06:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2220      	movs	r2, #32
 8004c12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c22:	f043 0204 	orr.w	r2, r3, #4
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	e000      	b.n	8004c38 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004c36:	2300      	movs	r3, #0
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	370c      	adds	r7, #12
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr

08004c44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b084      	sub	sp, #16
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
 8004c4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d101      	bne.n	8004c58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c54:	2301      	movs	r3, #1
 8004c56:	e0cc      	b.n	8004df2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004c58:	4b68      	ldr	r3, [pc, #416]	@ (8004dfc <HAL_RCC_ClockConfig+0x1b8>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 030f 	and.w	r3, r3, #15
 8004c60:	683a      	ldr	r2, [r7, #0]
 8004c62:	429a      	cmp	r2, r3
 8004c64:	d90c      	bls.n	8004c80 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c66:	4b65      	ldr	r3, [pc, #404]	@ (8004dfc <HAL_RCC_ClockConfig+0x1b8>)
 8004c68:	683a      	ldr	r2, [r7, #0]
 8004c6a:	b2d2      	uxtb	r2, r2
 8004c6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c6e:	4b63      	ldr	r3, [pc, #396]	@ (8004dfc <HAL_RCC_ClockConfig+0x1b8>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f003 030f 	and.w	r3, r3, #15
 8004c76:	683a      	ldr	r2, [r7, #0]
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d001      	beq.n	8004c80 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	e0b8      	b.n	8004df2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f003 0302 	and.w	r3, r3, #2
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d020      	beq.n	8004cce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f003 0304 	and.w	r3, r3, #4
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d005      	beq.n	8004ca4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c98:	4b59      	ldr	r3, [pc, #356]	@ (8004e00 <HAL_RCC_ClockConfig+0x1bc>)
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	4a58      	ldr	r2, [pc, #352]	@ (8004e00 <HAL_RCC_ClockConfig+0x1bc>)
 8004c9e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004ca2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 0308 	and.w	r3, r3, #8
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d005      	beq.n	8004cbc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004cb0:	4b53      	ldr	r3, [pc, #332]	@ (8004e00 <HAL_RCC_ClockConfig+0x1bc>)
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	4a52      	ldr	r2, [pc, #328]	@ (8004e00 <HAL_RCC_ClockConfig+0x1bc>)
 8004cb6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004cba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004cbc:	4b50      	ldr	r3, [pc, #320]	@ (8004e00 <HAL_RCC_ClockConfig+0x1bc>)
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	494d      	ldr	r1, [pc, #308]	@ (8004e00 <HAL_RCC_ClockConfig+0x1bc>)
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f003 0301 	and.w	r3, r3, #1
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d044      	beq.n	8004d64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	2b01      	cmp	r3, #1
 8004ce0:	d107      	bne.n	8004cf2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ce2:	4b47      	ldr	r3, [pc, #284]	@ (8004e00 <HAL_RCC_ClockConfig+0x1bc>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d119      	bne.n	8004d22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cee:	2301      	movs	r3, #1
 8004cf0:	e07f      	b.n	8004df2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	2b02      	cmp	r3, #2
 8004cf8:	d003      	beq.n	8004d02 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004cfe:	2b03      	cmp	r3, #3
 8004d00:	d107      	bne.n	8004d12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d02:	4b3f      	ldr	r3, [pc, #252]	@ (8004e00 <HAL_RCC_ClockConfig+0x1bc>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d109      	bne.n	8004d22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e06f      	b.n	8004df2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d12:	4b3b      	ldr	r3, [pc, #236]	@ (8004e00 <HAL_RCC_ClockConfig+0x1bc>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f003 0302 	and.w	r3, r3, #2
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d101      	bne.n	8004d22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e067      	b.n	8004df2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d22:	4b37      	ldr	r3, [pc, #220]	@ (8004e00 <HAL_RCC_ClockConfig+0x1bc>)
 8004d24:	689b      	ldr	r3, [r3, #8]
 8004d26:	f023 0203 	bic.w	r2, r3, #3
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	4934      	ldr	r1, [pc, #208]	@ (8004e00 <HAL_RCC_ClockConfig+0x1bc>)
 8004d30:	4313      	orrs	r3, r2
 8004d32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d34:	f7fe f89a 	bl	8002e6c <HAL_GetTick>
 8004d38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d3a:	e00a      	b.n	8004d52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d3c:	f7fe f896 	bl	8002e6c <HAL_GetTick>
 8004d40:	4602      	mov	r2, r0
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	1ad3      	subs	r3, r2, r3
 8004d46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d901      	bls.n	8004d52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d4e:	2303      	movs	r3, #3
 8004d50:	e04f      	b.n	8004df2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d52:	4b2b      	ldr	r3, [pc, #172]	@ (8004e00 <HAL_RCC_ClockConfig+0x1bc>)
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	f003 020c 	and.w	r2, r3, #12
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	009b      	lsls	r3, r3, #2
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d1eb      	bne.n	8004d3c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004d64:	4b25      	ldr	r3, [pc, #148]	@ (8004dfc <HAL_RCC_ClockConfig+0x1b8>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 030f 	and.w	r3, r3, #15
 8004d6c:	683a      	ldr	r2, [r7, #0]
 8004d6e:	429a      	cmp	r2, r3
 8004d70:	d20c      	bcs.n	8004d8c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d72:	4b22      	ldr	r3, [pc, #136]	@ (8004dfc <HAL_RCC_ClockConfig+0x1b8>)
 8004d74:	683a      	ldr	r2, [r7, #0]
 8004d76:	b2d2      	uxtb	r2, r2
 8004d78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d7a:	4b20      	ldr	r3, [pc, #128]	@ (8004dfc <HAL_RCC_ClockConfig+0x1b8>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f003 030f 	and.w	r3, r3, #15
 8004d82:	683a      	ldr	r2, [r7, #0]
 8004d84:	429a      	cmp	r2, r3
 8004d86:	d001      	beq.n	8004d8c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	e032      	b.n	8004df2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f003 0304 	and.w	r3, r3, #4
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d008      	beq.n	8004daa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d98:	4b19      	ldr	r3, [pc, #100]	@ (8004e00 <HAL_RCC_ClockConfig+0x1bc>)
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	68db      	ldr	r3, [r3, #12]
 8004da4:	4916      	ldr	r1, [pc, #88]	@ (8004e00 <HAL_RCC_ClockConfig+0x1bc>)
 8004da6:	4313      	orrs	r3, r2
 8004da8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 0308 	and.w	r3, r3, #8
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d009      	beq.n	8004dca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004db6:	4b12      	ldr	r3, [pc, #72]	@ (8004e00 <HAL_RCC_ClockConfig+0x1bc>)
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	691b      	ldr	r3, [r3, #16]
 8004dc2:	00db      	lsls	r3, r3, #3
 8004dc4:	490e      	ldr	r1, [pc, #56]	@ (8004e00 <HAL_RCC_ClockConfig+0x1bc>)
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004dca:	f000 f855 	bl	8004e78 <HAL_RCC_GetSysClockFreq>
 8004dce:	4602      	mov	r2, r0
 8004dd0:	4b0b      	ldr	r3, [pc, #44]	@ (8004e00 <HAL_RCC_ClockConfig+0x1bc>)
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	091b      	lsrs	r3, r3, #4
 8004dd6:	f003 030f 	and.w	r3, r3, #15
 8004dda:	490a      	ldr	r1, [pc, #40]	@ (8004e04 <HAL_RCC_ClockConfig+0x1c0>)
 8004ddc:	5ccb      	ldrb	r3, [r1, r3]
 8004dde:	fa22 f303 	lsr.w	r3, r2, r3
 8004de2:	4a09      	ldr	r2, [pc, #36]	@ (8004e08 <HAL_RCC_ClockConfig+0x1c4>)
 8004de4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004de6:	4b09      	ldr	r3, [pc, #36]	@ (8004e0c <HAL_RCC_ClockConfig+0x1c8>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4618      	mov	r0, r3
 8004dec:	f7fd fffa 	bl	8002de4 <HAL_InitTick>

  return HAL_OK;
 8004df0:	2300      	movs	r3, #0
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	3710      	adds	r7, #16
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}
 8004dfa:	bf00      	nop
 8004dfc:	40023c00 	.word	0x40023c00
 8004e00:	40023800 	.word	0x40023800
 8004e04:	0800da50 	.word	0x0800da50
 8004e08:	20000010 	.word	0x20000010
 8004e0c:	20000014 	.word	0x20000014

08004e10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e10:	b480      	push	{r7}
 8004e12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e14:	4b03      	ldr	r3, [pc, #12]	@ (8004e24 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e16:	681b      	ldr	r3, [r3, #0]
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr
 8004e22:	bf00      	nop
 8004e24:	20000010 	.word	0x20000010

08004e28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004e2c:	f7ff fff0 	bl	8004e10 <HAL_RCC_GetHCLKFreq>
 8004e30:	4602      	mov	r2, r0
 8004e32:	4b05      	ldr	r3, [pc, #20]	@ (8004e48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	0a9b      	lsrs	r3, r3, #10
 8004e38:	f003 0307 	and.w	r3, r3, #7
 8004e3c:	4903      	ldr	r1, [pc, #12]	@ (8004e4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e3e:	5ccb      	ldrb	r3, [r1, r3]
 8004e40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	bd80      	pop	{r7, pc}
 8004e48:	40023800 	.word	0x40023800
 8004e4c:	0800da60 	.word	0x0800da60

08004e50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004e54:	f7ff ffdc 	bl	8004e10 <HAL_RCC_GetHCLKFreq>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	4b05      	ldr	r3, [pc, #20]	@ (8004e70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	0b5b      	lsrs	r3, r3, #13
 8004e60:	f003 0307 	and.w	r3, r3, #7
 8004e64:	4903      	ldr	r1, [pc, #12]	@ (8004e74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e66:	5ccb      	ldrb	r3, [r1, r3]
 8004e68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	bd80      	pop	{r7, pc}
 8004e70:	40023800 	.word	0x40023800
 8004e74:	0800da60 	.word	0x0800da60

08004e78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e7c:	b0ae      	sub	sp, #184	@ 0xb8
 8004e7e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004e80:	2300      	movs	r3, #0
 8004e82:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8004e86:	2300      	movs	r3, #0
 8004e88:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8004e92:	2300      	movs	r3, #0
 8004e94:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8004e98:	2300      	movs	r3, #0
 8004e9a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e9e:	4bcb      	ldr	r3, [pc, #812]	@ (80051cc <HAL_RCC_GetSysClockFreq+0x354>)
 8004ea0:	689b      	ldr	r3, [r3, #8]
 8004ea2:	f003 030c 	and.w	r3, r3, #12
 8004ea6:	2b0c      	cmp	r3, #12
 8004ea8:	f200 8206 	bhi.w	80052b8 <HAL_RCC_GetSysClockFreq+0x440>
 8004eac:	a201      	add	r2, pc, #4	@ (adr r2, 8004eb4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8004eae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eb2:	bf00      	nop
 8004eb4:	08004ee9 	.word	0x08004ee9
 8004eb8:	080052b9 	.word	0x080052b9
 8004ebc:	080052b9 	.word	0x080052b9
 8004ec0:	080052b9 	.word	0x080052b9
 8004ec4:	08004ef1 	.word	0x08004ef1
 8004ec8:	080052b9 	.word	0x080052b9
 8004ecc:	080052b9 	.word	0x080052b9
 8004ed0:	080052b9 	.word	0x080052b9
 8004ed4:	08004ef9 	.word	0x08004ef9
 8004ed8:	080052b9 	.word	0x080052b9
 8004edc:	080052b9 	.word	0x080052b9
 8004ee0:	080052b9 	.word	0x080052b9
 8004ee4:	080050e9 	.word	0x080050e9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ee8:	4bb9      	ldr	r3, [pc, #740]	@ (80051d0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004eea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004eee:	e1e7      	b.n	80052c0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ef0:	4bb8      	ldr	r3, [pc, #736]	@ (80051d4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004ef2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004ef6:	e1e3      	b.n	80052c0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ef8:	4bb4      	ldr	r3, [pc, #720]	@ (80051cc <HAL_RCC_GetSysClockFreq+0x354>)
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f00:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f04:	4bb1      	ldr	r3, [pc, #708]	@ (80051cc <HAL_RCC_GetSysClockFreq+0x354>)
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d071      	beq.n	8004ff4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f10:	4bae      	ldr	r3, [pc, #696]	@ (80051cc <HAL_RCC_GetSysClockFreq+0x354>)
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	099b      	lsrs	r3, r3, #6
 8004f16:	2200      	movs	r2, #0
 8004f18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004f1c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004f20:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004f24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f28:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004f32:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004f36:	4622      	mov	r2, r4
 8004f38:	462b      	mov	r3, r5
 8004f3a:	f04f 0000 	mov.w	r0, #0
 8004f3e:	f04f 0100 	mov.w	r1, #0
 8004f42:	0159      	lsls	r1, r3, #5
 8004f44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f48:	0150      	lsls	r0, r2, #5
 8004f4a:	4602      	mov	r2, r0
 8004f4c:	460b      	mov	r3, r1
 8004f4e:	4621      	mov	r1, r4
 8004f50:	1a51      	subs	r1, r2, r1
 8004f52:	6439      	str	r1, [r7, #64]	@ 0x40
 8004f54:	4629      	mov	r1, r5
 8004f56:	eb63 0301 	sbc.w	r3, r3, r1
 8004f5a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f5c:	f04f 0200 	mov.w	r2, #0
 8004f60:	f04f 0300 	mov.w	r3, #0
 8004f64:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004f68:	4649      	mov	r1, r9
 8004f6a:	018b      	lsls	r3, r1, #6
 8004f6c:	4641      	mov	r1, r8
 8004f6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004f72:	4641      	mov	r1, r8
 8004f74:	018a      	lsls	r2, r1, #6
 8004f76:	4641      	mov	r1, r8
 8004f78:	1a51      	subs	r1, r2, r1
 8004f7a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004f7c:	4649      	mov	r1, r9
 8004f7e:	eb63 0301 	sbc.w	r3, r3, r1
 8004f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f84:	f04f 0200 	mov.w	r2, #0
 8004f88:	f04f 0300 	mov.w	r3, #0
 8004f8c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8004f90:	4649      	mov	r1, r9
 8004f92:	00cb      	lsls	r3, r1, #3
 8004f94:	4641      	mov	r1, r8
 8004f96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f9a:	4641      	mov	r1, r8
 8004f9c:	00ca      	lsls	r2, r1, #3
 8004f9e:	4610      	mov	r0, r2
 8004fa0:	4619      	mov	r1, r3
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	4622      	mov	r2, r4
 8004fa6:	189b      	adds	r3, r3, r2
 8004fa8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004faa:	462b      	mov	r3, r5
 8004fac:	460a      	mov	r2, r1
 8004fae:	eb42 0303 	adc.w	r3, r2, r3
 8004fb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fb4:	f04f 0200 	mov.w	r2, #0
 8004fb8:	f04f 0300 	mov.w	r3, #0
 8004fbc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004fc0:	4629      	mov	r1, r5
 8004fc2:	024b      	lsls	r3, r1, #9
 8004fc4:	4621      	mov	r1, r4
 8004fc6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004fca:	4621      	mov	r1, r4
 8004fcc:	024a      	lsls	r2, r1, #9
 8004fce:	4610      	mov	r0, r2
 8004fd0:	4619      	mov	r1, r3
 8004fd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004fdc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004fe0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004fe4:	f7fb fe70 	bl	8000cc8 <__aeabi_uldivmod>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	460b      	mov	r3, r1
 8004fec:	4613      	mov	r3, r2
 8004fee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004ff2:	e067      	b.n	80050c4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ff4:	4b75      	ldr	r3, [pc, #468]	@ (80051cc <HAL_RCC_GetSysClockFreq+0x354>)
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	099b      	lsrs	r3, r3, #6
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005000:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8005004:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005008:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800500c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800500e:	2300      	movs	r3, #0
 8005010:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005012:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8005016:	4622      	mov	r2, r4
 8005018:	462b      	mov	r3, r5
 800501a:	f04f 0000 	mov.w	r0, #0
 800501e:	f04f 0100 	mov.w	r1, #0
 8005022:	0159      	lsls	r1, r3, #5
 8005024:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005028:	0150      	lsls	r0, r2, #5
 800502a:	4602      	mov	r2, r0
 800502c:	460b      	mov	r3, r1
 800502e:	4621      	mov	r1, r4
 8005030:	1a51      	subs	r1, r2, r1
 8005032:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005034:	4629      	mov	r1, r5
 8005036:	eb63 0301 	sbc.w	r3, r3, r1
 800503a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800503c:	f04f 0200 	mov.w	r2, #0
 8005040:	f04f 0300 	mov.w	r3, #0
 8005044:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8005048:	4649      	mov	r1, r9
 800504a:	018b      	lsls	r3, r1, #6
 800504c:	4641      	mov	r1, r8
 800504e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005052:	4641      	mov	r1, r8
 8005054:	018a      	lsls	r2, r1, #6
 8005056:	4641      	mov	r1, r8
 8005058:	ebb2 0a01 	subs.w	sl, r2, r1
 800505c:	4649      	mov	r1, r9
 800505e:	eb63 0b01 	sbc.w	fp, r3, r1
 8005062:	f04f 0200 	mov.w	r2, #0
 8005066:	f04f 0300 	mov.w	r3, #0
 800506a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800506e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005072:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005076:	4692      	mov	sl, r2
 8005078:	469b      	mov	fp, r3
 800507a:	4623      	mov	r3, r4
 800507c:	eb1a 0303 	adds.w	r3, sl, r3
 8005080:	623b      	str	r3, [r7, #32]
 8005082:	462b      	mov	r3, r5
 8005084:	eb4b 0303 	adc.w	r3, fp, r3
 8005088:	627b      	str	r3, [r7, #36]	@ 0x24
 800508a:	f04f 0200 	mov.w	r2, #0
 800508e:	f04f 0300 	mov.w	r3, #0
 8005092:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8005096:	4629      	mov	r1, r5
 8005098:	028b      	lsls	r3, r1, #10
 800509a:	4621      	mov	r1, r4
 800509c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80050a0:	4621      	mov	r1, r4
 80050a2:	028a      	lsls	r2, r1, #10
 80050a4:	4610      	mov	r0, r2
 80050a6:	4619      	mov	r1, r3
 80050a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80050ac:	2200      	movs	r2, #0
 80050ae:	673b      	str	r3, [r7, #112]	@ 0x70
 80050b0:	677a      	str	r2, [r7, #116]	@ 0x74
 80050b2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80050b6:	f7fb fe07 	bl	8000cc8 <__aeabi_uldivmod>
 80050ba:	4602      	mov	r2, r0
 80050bc:	460b      	mov	r3, r1
 80050be:	4613      	mov	r3, r2
 80050c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80050c4:	4b41      	ldr	r3, [pc, #260]	@ (80051cc <HAL_RCC_GetSysClockFreq+0x354>)
 80050c6:	685b      	ldr	r3, [r3, #4]
 80050c8:	0c1b      	lsrs	r3, r3, #16
 80050ca:	f003 0303 	and.w	r3, r3, #3
 80050ce:	3301      	adds	r3, #1
 80050d0:	005b      	lsls	r3, r3, #1
 80050d2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80050d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80050da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80050de:	fbb2 f3f3 	udiv	r3, r2, r3
 80050e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80050e6:	e0eb      	b.n	80052c0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80050e8:	4b38      	ldr	r3, [pc, #224]	@ (80051cc <HAL_RCC_GetSysClockFreq+0x354>)
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80050f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80050f4:	4b35      	ldr	r3, [pc, #212]	@ (80051cc <HAL_RCC_GetSysClockFreq+0x354>)
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d06b      	beq.n	80051d8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005100:	4b32      	ldr	r3, [pc, #200]	@ (80051cc <HAL_RCC_GetSysClockFreq+0x354>)
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	099b      	lsrs	r3, r3, #6
 8005106:	2200      	movs	r2, #0
 8005108:	66bb      	str	r3, [r7, #104]	@ 0x68
 800510a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800510c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800510e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005112:	663b      	str	r3, [r7, #96]	@ 0x60
 8005114:	2300      	movs	r3, #0
 8005116:	667b      	str	r3, [r7, #100]	@ 0x64
 8005118:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800511c:	4622      	mov	r2, r4
 800511e:	462b      	mov	r3, r5
 8005120:	f04f 0000 	mov.w	r0, #0
 8005124:	f04f 0100 	mov.w	r1, #0
 8005128:	0159      	lsls	r1, r3, #5
 800512a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800512e:	0150      	lsls	r0, r2, #5
 8005130:	4602      	mov	r2, r0
 8005132:	460b      	mov	r3, r1
 8005134:	4621      	mov	r1, r4
 8005136:	1a51      	subs	r1, r2, r1
 8005138:	61b9      	str	r1, [r7, #24]
 800513a:	4629      	mov	r1, r5
 800513c:	eb63 0301 	sbc.w	r3, r3, r1
 8005140:	61fb      	str	r3, [r7, #28]
 8005142:	f04f 0200 	mov.w	r2, #0
 8005146:	f04f 0300 	mov.w	r3, #0
 800514a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800514e:	4659      	mov	r1, fp
 8005150:	018b      	lsls	r3, r1, #6
 8005152:	4651      	mov	r1, sl
 8005154:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005158:	4651      	mov	r1, sl
 800515a:	018a      	lsls	r2, r1, #6
 800515c:	4651      	mov	r1, sl
 800515e:	ebb2 0801 	subs.w	r8, r2, r1
 8005162:	4659      	mov	r1, fp
 8005164:	eb63 0901 	sbc.w	r9, r3, r1
 8005168:	f04f 0200 	mov.w	r2, #0
 800516c:	f04f 0300 	mov.w	r3, #0
 8005170:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005174:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005178:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800517c:	4690      	mov	r8, r2
 800517e:	4699      	mov	r9, r3
 8005180:	4623      	mov	r3, r4
 8005182:	eb18 0303 	adds.w	r3, r8, r3
 8005186:	613b      	str	r3, [r7, #16]
 8005188:	462b      	mov	r3, r5
 800518a:	eb49 0303 	adc.w	r3, r9, r3
 800518e:	617b      	str	r3, [r7, #20]
 8005190:	f04f 0200 	mov.w	r2, #0
 8005194:	f04f 0300 	mov.w	r3, #0
 8005198:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800519c:	4629      	mov	r1, r5
 800519e:	024b      	lsls	r3, r1, #9
 80051a0:	4621      	mov	r1, r4
 80051a2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80051a6:	4621      	mov	r1, r4
 80051a8:	024a      	lsls	r2, r1, #9
 80051aa:	4610      	mov	r0, r2
 80051ac:	4619      	mov	r1, r3
 80051ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80051b2:	2200      	movs	r2, #0
 80051b4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80051b6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80051b8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80051bc:	f7fb fd84 	bl	8000cc8 <__aeabi_uldivmod>
 80051c0:	4602      	mov	r2, r0
 80051c2:	460b      	mov	r3, r1
 80051c4:	4613      	mov	r3, r2
 80051c6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80051ca:	e065      	b.n	8005298 <HAL_RCC_GetSysClockFreq+0x420>
 80051cc:	40023800 	.word	0x40023800
 80051d0:	00f42400 	.word	0x00f42400
 80051d4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051d8:	4b3d      	ldr	r3, [pc, #244]	@ (80052d0 <HAL_RCC_GetSysClockFreq+0x458>)
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	099b      	lsrs	r3, r3, #6
 80051de:	2200      	movs	r2, #0
 80051e0:	4618      	mov	r0, r3
 80051e2:	4611      	mov	r1, r2
 80051e4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80051e8:	653b      	str	r3, [r7, #80]	@ 0x50
 80051ea:	2300      	movs	r3, #0
 80051ec:	657b      	str	r3, [r7, #84]	@ 0x54
 80051ee:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80051f2:	4642      	mov	r2, r8
 80051f4:	464b      	mov	r3, r9
 80051f6:	f04f 0000 	mov.w	r0, #0
 80051fa:	f04f 0100 	mov.w	r1, #0
 80051fe:	0159      	lsls	r1, r3, #5
 8005200:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005204:	0150      	lsls	r0, r2, #5
 8005206:	4602      	mov	r2, r0
 8005208:	460b      	mov	r3, r1
 800520a:	4641      	mov	r1, r8
 800520c:	1a51      	subs	r1, r2, r1
 800520e:	60b9      	str	r1, [r7, #8]
 8005210:	4649      	mov	r1, r9
 8005212:	eb63 0301 	sbc.w	r3, r3, r1
 8005216:	60fb      	str	r3, [r7, #12]
 8005218:	f04f 0200 	mov.w	r2, #0
 800521c:	f04f 0300 	mov.w	r3, #0
 8005220:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8005224:	4659      	mov	r1, fp
 8005226:	018b      	lsls	r3, r1, #6
 8005228:	4651      	mov	r1, sl
 800522a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800522e:	4651      	mov	r1, sl
 8005230:	018a      	lsls	r2, r1, #6
 8005232:	4651      	mov	r1, sl
 8005234:	1a54      	subs	r4, r2, r1
 8005236:	4659      	mov	r1, fp
 8005238:	eb63 0501 	sbc.w	r5, r3, r1
 800523c:	f04f 0200 	mov.w	r2, #0
 8005240:	f04f 0300 	mov.w	r3, #0
 8005244:	00eb      	lsls	r3, r5, #3
 8005246:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800524a:	00e2      	lsls	r2, r4, #3
 800524c:	4614      	mov	r4, r2
 800524e:	461d      	mov	r5, r3
 8005250:	4643      	mov	r3, r8
 8005252:	18e3      	adds	r3, r4, r3
 8005254:	603b      	str	r3, [r7, #0]
 8005256:	464b      	mov	r3, r9
 8005258:	eb45 0303 	adc.w	r3, r5, r3
 800525c:	607b      	str	r3, [r7, #4]
 800525e:	f04f 0200 	mov.w	r2, #0
 8005262:	f04f 0300 	mov.w	r3, #0
 8005266:	e9d7 4500 	ldrd	r4, r5, [r7]
 800526a:	4629      	mov	r1, r5
 800526c:	028b      	lsls	r3, r1, #10
 800526e:	4621      	mov	r1, r4
 8005270:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005274:	4621      	mov	r1, r4
 8005276:	028a      	lsls	r2, r1, #10
 8005278:	4610      	mov	r0, r2
 800527a:	4619      	mov	r1, r3
 800527c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005280:	2200      	movs	r2, #0
 8005282:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005284:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005286:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800528a:	f7fb fd1d 	bl	8000cc8 <__aeabi_uldivmod>
 800528e:	4602      	mov	r2, r0
 8005290:	460b      	mov	r3, r1
 8005292:	4613      	mov	r3, r2
 8005294:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005298:	4b0d      	ldr	r3, [pc, #52]	@ (80052d0 <HAL_RCC_GetSysClockFreq+0x458>)
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	0f1b      	lsrs	r3, r3, #28
 800529e:	f003 0307 	and.w	r3, r3, #7
 80052a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80052a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80052aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80052ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80052b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80052b6:	e003      	b.n	80052c0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80052b8:	4b06      	ldr	r3, [pc, #24]	@ (80052d4 <HAL_RCC_GetSysClockFreq+0x45c>)
 80052ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80052be:	bf00      	nop
    }
  }
  return sysclockfreq;
 80052c0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	37b8      	adds	r7, #184	@ 0xb8
 80052c8:	46bd      	mov	sp, r7
 80052ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052ce:	bf00      	nop
 80052d0:	40023800 	.word	0x40023800
 80052d4:	00f42400 	.word	0x00f42400

080052d8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b086      	sub	sp, #24
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d101      	bne.n	80052ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	e28d      	b.n	8005806 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f003 0301 	and.w	r3, r3, #1
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	f000 8083 	beq.w	80053fe <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80052f8:	4b94      	ldr	r3, [pc, #592]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	f003 030c 	and.w	r3, r3, #12
 8005300:	2b04      	cmp	r3, #4
 8005302:	d019      	beq.n	8005338 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005304:	4b91      	ldr	r3, [pc, #580]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	f003 030c 	and.w	r3, r3, #12
        || \
 800530c:	2b08      	cmp	r3, #8
 800530e:	d106      	bne.n	800531e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005310:	4b8e      	ldr	r3, [pc, #568]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005318:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800531c:	d00c      	beq.n	8005338 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800531e:	4b8b      	ldr	r3, [pc, #556]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005326:	2b0c      	cmp	r3, #12
 8005328:	d112      	bne.n	8005350 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800532a:	4b88      	ldr	r3, [pc, #544]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005332:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005336:	d10b      	bne.n	8005350 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005338:	4b84      	ldr	r3, [pc, #528]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005340:	2b00      	cmp	r3, #0
 8005342:	d05b      	beq.n	80053fc <HAL_RCC_OscConfig+0x124>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	685b      	ldr	r3, [r3, #4]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d157      	bne.n	80053fc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800534c:	2301      	movs	r3, #1
 800534e:	e25a      	b.n	8005806 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005358:	d106      	bne.n	8005368 <HAL_RCC_OscConfig+0x90>
 800535a:	4b7c      	ldr	r3, [pc, #496]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a7b      	ldr	r2, [pc, #492]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 8005360:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005364:	6013      	str	r3, [r2, #0]
 8005366:	e01d      	b.n	80053a4 <HAL_RCC_OscConfig+0xcc>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005370:	d10c      	bne.n	800538c <HAL_RCC_OscConfig+0xb4>
 8005372:	4b76      	ldr	r3, [pc, #472]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a75      	ldr	r2, [pc, #468]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 8005378:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800537c:	6013      	str	r3, [r2, #0]
 800537e:	4b73      	ldr	r3, [pc, #460]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a72      	ldr	r2, [pc, #456]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 8005384:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005388:	6013      	str	r3, [r2, #0]
 800538a:	e00b      	b.n	80053a4 <HAL_RCC_OscConfig+0xcc>
 800538c:	4b6f      	ldr	r3, [pc, #444]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a6e      	ldr	r2, [pc, #440]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 8005392:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005396:	6013      	str	r3, [r2, #0]
 8005398:	4b6c      	ldr	r3, [pc, #432]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4a6b      	ldr	r2, [pc, #428]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 800539e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80053a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d013      	beq.n	80053d4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053ac:	f7fd fd5e 	bl	8002e6c <HAL_GetTick>
 80053b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053b2:	e008      	b.n	80053c6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053b4:	f7fd fd5a 	bl	8002e6c <HAL_GetTick>
 80053b8:	4602      	mov	r2, r0
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	1ad3      	subs	r3, r2, r3
 80053be:	2b64      	cmp	r3, #100	@ 0x64
 80053c0:	d901      	bls.n	80053c6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80053c2:	2303      	movs	r3, #3
 80053c4:	e21f      	b.n	8005806 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053c6:	4b61      	ldr	r3, [pc, #388]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d0f0      	beq.n	80053b4 <HAL_RCC_OscConfig+0xdc>
 80053d2:	e014      	b.n	80053fe <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053d4:	f7fd fd4a 	bl	8002e6c <HAL_GetTick>
 80053d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053da:	e008      	b.n	80053ee <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053dc:	f7fd fd46 	bl	8002e6c <HAL_GetTick>
 80053e0:	4602      	mov	r2, r0
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	2b64      	cmp	r3, #100	@ 0x64
 80053e8:	d901      	bls.n	80053ee <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80053ea:	2303      	movs	r3, #3
 80053ec:	e20b      	b.n	8005806 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053ee:	4b57      	ldr	r3, [pc, #348]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d1f0      	bne.n	80053dc <HAL_RCC_OscConfig+0x104>
 80053fa:	e000      	b.n	80053fe <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f003 0302 	and.w	r3, r3, #2
 8005406:	2b00      	cmp	r3, #0
 8005408:	d06f      	beq.n	80054ea <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800540a:	4b50      	ldr	r3, [pc, #320]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	f003 030c 	and.w	r3, r3, #12
 8005412:	2b00      	cmp	r3, #0
 8005414:	d017      	beq.n	8005446 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005416:	4b4d      	ldr	r3, [pc, #308]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	f003 030c 	and.w	r3, r3, #12
        || \
 800541e:	2b08      	cmp	r3, #8
 8005420:	d105      	bne.n	800542e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005422:	4b4a      	ldr	r3, [pc, #296]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800542a:	2b00      	cmp	r3, #0
 800542c:	d00b      	beq.n	8005446 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800542e:	4b47      	ldr	r3, [pc, #284]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005436:	2b0c      	cmp	r3, #12
 8005438:	d11c      	bne.n	8005474 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800543a:	4b44      	ldr	r3, [pc, #272]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005442:	2b00      	cmp	r3, #0
 8005444:	d116      	bne.n	8005474 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005446:	4b41      	ldr	r3, [pc, #260]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f003 0302 	and.w	r3, r3, #2
 800544e:	2b00      	cmp	r3, #0
 8005450:	d005      	beq.n	800545e <HAL_RCC_OscConfig+0x186>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	68db      	ldr	r3, [r3, #12]
 8005456:	2b01      	cmp	r3, #1
 8005458:	d001      	beq.n	800545e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	e1d3      	b.n	8005806 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800545e:	4b3b      	ldr	r3, [pc, #236]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	691b      	ldr	r3, [r3, #16]
 800546a:	00db      	lsls	r3, r3, #3
 800546c:	4937      	ldr	r1, [pc, #220]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 800546e:	4313      	orrs	r3, r2
 8005470:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005472:	e03a      	b.n	80054ea <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	68db      	ldr	r3, [r3, #12]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d020      	beq.n	80054be <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800547c:	4b34      	ldr	r3, [pc, #208]	@ (8005550 <HAL_RCC_OscConfig+0x278>)
 800547e:	2201      	movs	r2, #1
 8005480:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005482:	f7fd fcf3 	bl	8002e6c <HAL_GetTick>
 8005486:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005488:	e008      	b.n	800549c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800548a:	f7fd fcef 	bl	8002e6c <HAL_GetTick>
 800548e:	4602      	mov	r2, r0
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	1ad3      	subs	r3, r2, r3
 8005494:	2b02      	cmp	r3, #2
 8005496:	d901      	bls.n	800549c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8005498:	2303      	movs	r3, #3
 800549a:	e1b4      	b.n	8005806 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800549c:	4b2b      	ldr	r3, [pc, #172]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f003 0302 	and.w	r3, r3, #2
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d0f0      	beq.n	800548a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054a8:	4b28      	ldr	r3, [pc, #160]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	691b      	ldr	r3, [r3, #16]
 80054b4:	00db      	lsls	r3, r3, #3
 80054b6:	4925      	ldr	r1, [pc, #148]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 80054b8:	4313      	orrs	r3, r2
 80054ba:	600b      	str	r3, [r1, #0]
 80054bc:	e015      	b.n	80054ea <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80054be:	4b24      	ldr	r3, [pc, #144]	@ (8005550 <HAL_RCC_OscConfig+0x278>)
 80054c0:	2200      	movs	r2, #0
 80054c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054c4:	f7fd fcd2 	bl	8002e6c <HAL_GetTick>
 80054c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054ca:	e008      	b.n	80054de <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054cc:	f7fd fcce 	bl	8002e6c <HAL_GetTick>
 80054d0:	4602      	mov	r2, r0
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	1ad3      	subs	r3, r2, r3
 80054d6:	2b02      	cmp	r3, #2
 80054d8:	d901      	bls.n	80054de <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80054da:	2303      	movs	r3, #3
 80054dc:	e193      	b.n	8005806 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054de:	4b1b      	ldr	r3, [pc, #108]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f003 0302 	and.w	r3, r3, #2
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d1f0      	bne.n	80054cc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f003 0308 	and.w	r3, r3, #8
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d036      	beq.n	8005564 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	695b      	ldr	r3, [r3, #20]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d016      	beq.n	800552c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80054fe:	4b15      	ldr	r3, [pc, #84]	@ (8005554 <HAL_RCC_OscConfig+0x27c>)
 8005500:	2201      	movs	r2, #1
 8005502:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005504:	f7fd fcb2 	bl	8002e6c <HAL_GetTick>
 8005508:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800550a:	e008      	b.n	800551e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800550c:	f7fd fcae 	bl	8002e6c <HAL_GetTick>
 8005510:	4602      	mov	r2, r0
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	1ad3      	subs	r3, r2, r3
 8005516:	2b02      	cmp	r3, #2
 8005518:	d901      	bls.n	800551e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800551a:	2303      	movs	r3, #3
 800551c:	e173      	b.n	8005806 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800551e:	4b0b      	ldr	r3, [pc, #44]	@ (800554c <HAL_RCC_OscConfig+0x274>)
 8005520:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005522:	f003 0302 	and.w	r3, r3, #2
 8005526:	2b00      	cmp	r3, #0
 8005528:	d0f0      	beq.n	800550c <HAL_RCC_OscConfig+0x234>
 800552a:	e01b      	b.n	8005564 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800552c:	4b09      	ldr	r3, [pc, #36]	@ (8005554 <HAL_RCC_OscConfig+0x27c>)
 800552e:	2200      	movs	r2, #0
 8005530:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005532:	f7fd fc9b 	bl	8002e6c <HAL_GetTick>
 8005536:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005538:	e00e      	b.n	8005558 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800553a:	f7fd fc97 	bl	8002e6c <HAL_GetTick>
 800553e:	4602      	mov	r2, r0
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	1ad3      	subs	r3, r2, r3
 8005544:	2b02      	cmp	r3, #2
 8005546:	d907      	bls.n	8005558 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005548:	2303      	movs	r3, #3
 800554a:	e15c      	b.n	8005806 <HAL_RCC_OscConfig+0x52e>
 800554c:	40023800 	.word	0x40023800
 8005550:	42470000 	.word	0x42470000
 8005554:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005558:	4b8a      	ldr	r3, [pc, #552]	@ (8005784 <HAL_RCC_OscConfig+0x4ac>)
 800555a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800555c:	f003 0302 	and.w	r3, r3, #2
 8005560:	2b00      	cmp	r3, #0
 8005562:	d1ea      	bne.n	800553a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f003 0304 	and.w	r3, r3, #4
 800556c:	2b00      	cmp	r3, #0
 800556e:	f000 8097 	beq.w	80056a0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005572:	2300      	movs	r3, #0
 8005574:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005576:	4b83      	ldr	r3, [pc, #524]	@ (8005784 <HAL_RCC_OscConfig+0x4ac>)
 8005578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800557a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800557e:	2b00      	cmp	r3, #0
 8005580:	d10f      	bne.n	80055a2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005582:	2300      	movs	r3, #0
 8005584:	60bb      	str	r3, [r7, #8]
 8005586:	4b7f      	ldr	r3, [pc, #508]	@ (8005784 <HAL_RCC_OscConfig+0x4ac>)
 8005588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800558a:	4a7e      	ldr	r2, [pc, #504]	@ (8005784 <HAL_RCC_OscConfig+0x4ac>)
 800558c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005590:	6413      	str	r3, [r2, #64]	@ 0x40
 8005592:	4b7c      	ldr	r3, [pc, #496]	@ (8005784 <HAL_RCC_OscConfig+0x4ac>)
 8005594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005596:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800559a:	60bb      	str	r3, [r7, #8]
 800559c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800559e:	2301      	movs	r3, #1
 80055a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055a2:	4b79      	ldr	r3, [pc, #484]	@ (8005788 <HAL_RCC_OscConfig+0x4b0>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d118      	bne.n	80055e0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80055ae:	4b76      	ldr	r3, [pc, #472]	@ (8005788 <HAL_RCC_OscConfig+0x4b0>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a75      	ldr	r2, [pc, #468]	@ (8005788 <HAL_RCC_OscConfig+0x4b0>)
 80055b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80055ba:	f7fd fc57 	bl	8002e6c <HAL_GetTick>
 80055be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055c0:	e008      	b.n	80055d4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055c2:	f7fd fc53 	bl	8002e6c <HAL_GetTick>
 80055c6:	4602      	mov	r2, r0
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	1ad3      	subs	r3, r2, r3
 80055cc:	2b02      	cmp	r3, #2
 80055ce:	d901      	bls.n	80055d4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80055d0:	2303      	movs	r3, #3
 80055d2:	e118      	b.n	8005806 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055d4:	4b6c      	ldr	r3, [pc, #432]	@ (8005788 <HAL_RCC_OscConfig+0x4b0>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d0f0      	beq.n	80055c2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	689b      	ldr	r3, [r3, #8]
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	d106      	bne.n	80055f6 <HAL_RCC_OscConfig+0x31e>
 80055e8:	4b66      	ldr	r3, [pc, #408]	@ (8005784 <HAL_RCC_OscConfig+0x4ac>)
 80055ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055ec:	4a65      	ldr	r2, [pc, #404]	@ (8005784 <HAL_RCC_OscConfig+0x4ac>)
 80055ee:	f043 0301 	orr.w	r3, r3, #1
 80055f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80055f4:	e01c      	b.n	8005630 <HAL_RCC_OscConfig+0x358>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	2b05      	cmp	r3, #5
 80055fc:	d10c      	bne.n	8005618 <HAL_RCC_OscConfig+0x340>
 80055fe:	4b61      	ldr	r3, [pc, #388]	@ (8005784 <HAL_RCC_OscConfig+0x4ac>)
 8005600:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005602:	4a60      	ldr	r2, [pc, #384]	@ (8005784 <HAL_RCC_OscConfig+0x4ac>)
 8005604:	f043 0304 	orr.w	r3, r3, #4
 8005608:	6713      	str	r3, [r2, #112]	@ 0x70
 800560a:	4b5e      	ldr	r3, [pc, #376]	@ (8005784 <HAL_RCC_OscConfig+0x4ac>)
 800560c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800560e:	4a5d      	ldr	r2, [pc, #372]	@ (8005784 <HAL_RCC_OscConfig+0x4ac>)
 8005610:	f043 0301 	orr.w	r3, r3, #1
 8005614:	6713      	str	r3, [r2, #112]	@ 0x70
 8005616:	e00b      	b.n	8005630 <HAL_RCC_OscConfig+0x358>
 8005618:	4b5a      	ldr	r3, [pc, #360]	@ (8005784 <HAL_RCC_OscConfig+0x4ac>)
 800561a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800561c:	4a59      	ldr	r2, [pc, #356]	@ (8005784 <HAL_RCC_OscConfig+0x4ac>)
 800561e:	f023 0301 	bic.w	r3, r3, #1
 8005622:	6713      	str	r3, [r2, #112]	@ 0x70
 8005624:	4b57      	ldr	r3, [pc, #348]	@ (8005784 <HAL_RCC_OscConfig+0x4ac>)
 8005626:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005628:	4a56      	ldr	r2, [pc, #344]	@ (8005784 <HAL_RCC_OscConfig+0x4ac>)
 800562a:	f023 0304 	bic.w	r3, r3, #4
 800562e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	689b      	ldr	r3, [r3, #8]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d015      	beq.n	8005664 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005638:	f7fd fc18 	bl	8002e6c <HAL_GetTick>
 800563c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800563e:	e00a      	b.n	8005656 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005640:	f7fd fc14 	bl	8002e6c <HAL_GetTick>
 8005644:	4602      	mov	r2, r0
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	1ad3      	subs	r3, r2, r3
 800564a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800564e:	4293      	cmp	r3, r2
 8005650:	d901      	bls.n	8005656 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005652:	2303      	movs	r3, #3
 8005654:	e0d7      	b.n	8005806 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005656:	4b4b      	ldr	r3, [pc, #300]	@ (8005784 <HAL_RCC_OscConfig+0x4ac>)
 8005658:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800565a:	f003 0302 	and.w	r3, r3, #2
 800565e:	2b00      	cmp	r3, #0
 8005660:	d0ee      	beq.n	8005640 <HAL_RCC_OscConfig+0x368>
 8005662:	e014      	b.n	800568e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005664:	f7fd fc02 	bl	8002e6c <HAL_GetTick>
 8005668:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800566a:	e00a      	b.n	8005682 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800566c:	f7fd fbfe 	bl	8002e6c <HAL_GetTick>
 8005670:	4602      	mov	r2, r0
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	1ad3      	subs	r3, r2, r3
 8005676:	f241 3288 	movw	r2, #5000	@ 0x1388
 800567a:	4293      	cmp	r3, r2
 800567c:	d901      	bls.n	8005682 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800567e:	2303      	movs	r3, #3
 8005680:	e0c1      	b.n	8005806 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005682:	4b40      	ldr	r3, [pc, #256]	@ (8005784 <HAL_RCC_OscConfig+0x4ac>)
 8005684:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005686:	f003 0302 	and.w	r3, r3, #2
 800568a:	2b00      	cmp	r3, #0
 800568c:	d1ee      	bne.n	800566c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800568e:	7dfb      	ldrb	r3, [r7, #23]
 8005690:	2b01      	cmp	r3, #1
 8005692:	d105      	bne.n	80056a0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005694:	4b3b      	ldr	r3, [pc, #236]	@ (8005784 <HAL_RCC_OscConfig+0x4ac>)
 8005696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005698:	4a3a      	ldr	r2, [pc, #232]	@ (8005784 <HAL_RCC_OscConfig+0x4ac>)
 800569a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800569e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	699b      	ldr	r3, [r3, #24]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	f000 80ad 	beq.w	8005804 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80056aa:	4b36      	ldr	r3, [pc, #216]	@ (8005784 <HAL_RCC_OscConfig+0x4ac>)
 80056ac:	689b      	ldr	r3, [r3, #8]
 80056ae:	f003 030c 	and.w	r3, r3, #12
 80056b2:	2b08      	cmp	r3, #8
 80056b4:	d060      	beq.n	8005778 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	699b      	ldr	r3, [r3, #24]
 80056ba:	2b02      	cmp	r3, #2
 80056bc:	d145      	bne.n	800574a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056be:	4b33      	ldr	r3, [pc, #204]	@ (800578c <HAL_RCC_OscConfig+0x4b4>)
 80056c0:	2200      	movs	r2, #0
 80056c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056c4:	f7fd fbd2 	bl	8002e6c <HAL_GetTick>
 80056c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056ca:	e008      	b.n	80056de <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056cc:	f7fd fbce 	bl	8002e6c <HAL_GetTick>
 80056d0:	4602      	mov	r2, r0
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	1ad3      	subs	r3, r2, r3
 80056d6:	2b02      	cmp	r3, #2
 80056d8:	d901      	bls.n	80056de <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80056da:	2303      	movs	r3, #3
 80056dc:	e093      	b.n	8005806 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056de:	4b29      	ldr	r3, [pc, #164]	@ (8005784 <HAL_RCC_OscConfig+0x4ac>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d1f0      	bne.n	80056cc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	69da      	ldr	r2, [r3, #28]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6a1b      	ldr	r3, [r3, #32]
 80056f2:	431a      	orrs	r2, r3
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056f8:	019b      	lsls	r3, r3, #6
 80056fa:	431a      	orrs	r2, r3
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005700:	085b      	lsrs	r3, r3, #1
 8005702:	3b01      	subs	r3, #1
 8005704:	041b      	lsls	r3, r3, #16
 8005706:	431a      	orrs	r2, r3
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800570c:	061b      	lsls	r3, r3, #24
 800570e:	431a      	orrs	r2, r3
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005714:	071b      	lsls	r3, r3, #28
 8005716:	491b      	ldr	r1, [pc, #108]	@ (8005784 <HAL_RCC_OscConfig+0x4ac>)
 8005718:	4313      	orrs	r3, r2
 800571a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800571c:	4b1b      	ldr	r3, [pc, #108]	@ (800578c <HAL_RCC_OscConfig+0x4b4>)
 800571e:	2201      	movs	r2, #1
 8005720:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005722:	f7fd fba3 	bl	8002e6c <HAL_GetTick>
 8005726:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005728:	e008      	b.n	800573c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800572a:	f7fd fb9f 	bl	8002e6c <HAL_GetTick>
 800572e:	4602      	mov	r2, r0
 8005730:	693b      	ldr	r3, [r7, #16]
 8005732:	1ad3      	subs	r3, r2, r3
 8005734:	2b02      	cmp	r3, #2
 8005736:	d901      	bls.n	800573c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005738:	2303      	movs	r3, #3
 800573a:	e064      	b.n	8005806 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800573c:	4b11      	ldr	r3, [pc, #68]	@ (8005784 <HAL_RCC_OscConfig+0x4ac>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005744:	2b00      	cmp	r3, #0
 8005746:	d0f0      	beq.n	800572a <HAL_RCC_OscConfig+0x452>
 8005748:	e05c      	b.n	8005804 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800574a:	4b10      	ldr	r3, [pc, #64]	@ (800578c <HAL_RCC_OscConfig+0x4b4>)
 800574c:	2200      	movs	r2, #0
 800574e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005750:	f7fd fb8c 	bl	8002e6c <HAL_GetTick>
 8005754:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005756:	e008      	b.n	800576a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005758:	f7fd fb88 	bl	8002e6c <HAL_GetTick>
 800575c:	4602      	mov	r2, r0
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	1ad3      	subs	r3, r2, r3
 8005762:	2b02      	cmp	r3, #2
 8005764:	d901      	bls.n	800576a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8005766:	2303      	movs	r3, #3
 8005768:	e04d      	b.n	8005806 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800576a:	4b06      	ldr	r3, [pc, #24]	@ (8005784 <HAL_RCC_OscConfig+0x4ac>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d1f0      	bne.n	8005758 <HAL_RCC_OscConfig+0x480>
 8005776:	e045      	b.n	8005804 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	699b      	ldr	r3, [r3, #24]
 800577c:	2b01      	cmp	r3, #1
 800577e:	d107      	bne.n	8005790 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005780:	2301      	movs	r3, #1
 8005782:	e040      	b.n	8005806 <HAL_RCC_OscConfig+0x52e>
 8005784:	40023800 	.word	0x40023800
 8005788:	40007000 	.word	0x40007000
 800578c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005790:	4b1f      	ldr	r3, [pc, #124]	@ (8005810 <HAL_RCC_OscConfig+0x538>)
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	699b      	ldr	r3, [r3, #24]
 800579a:	2b01      	cmp	r3, #1
 800579c:	d030      	beq.n	8005800 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80057a8:	429a      	cmp	r2, r3
 80057aa:	d129      	bne.n	8005800 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057b6:	429a      	cmp	r2, r3
 80057b8:	d122      	bne.n	8005800 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80057ba:	68fa      	ldr	r2, [r7, #12]
 80057bc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80057c0:	4013      	ands	r3, r2
 80057c2:	687a      	ldr	r2, [r7, #4]
 80057c4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80057c6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d119      	bne.n	8005800 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057d6:	085b      	lsrs	r3, r3, #1
 80057d8:	3b01      	subs	r3, #1
 80057da:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80057dc:	429a      	cmp	r2, r3
 80057de:	d10f      	bne.n	8005800 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057ea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d107      	bne.n	8005800 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057fa:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80057fc:	429a      	cmp	r2, r3
 80057fe:	d001      	beq.n	8005804 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005800:	2301      	movs	r3, #1
 8005802:	e000      	b.n	8005806 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005804:	2300      	movs	r3, #0
}
 8005806:	4618      	mov	r0, r3
 8005808:	3718      	adds	r7, #24
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}
 800580e:	bf00      	nop
 8005810:	40023800 	.word	0x40023800

08005814 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b082      	sub	sp, #8
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d101      	bne.n	8005826 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005822:	2301      	movs	r3, #1
 8005824:	e041      	b.n	80058aa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800582c:	b2db      	uxtb	r3, r3
 800582e:	2b00      	cmp	r3, #0
 8005830:	d106      	bne.n	8005840 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2200      	movs	r2, #0
 8005836:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f7fc ffde 	bl	80027fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2202      	movs	r2, #2
 8005844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	3304      	adds	r3, #4
 8005850:	4619      	mov	r1, r3
 8005852:	4610      	mov	r0, r2
 8005854:	f000 fb7e 	bl	8005f54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2201      	movs	r2, #1
 800585c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2201      	movs	r2, #1
 8005864:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2201      	movs	r2, #1
 800586c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2201      	movs	r2, #1
 8005874:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2201      	movs	r2, #1
 800587c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2201      	movs	r2, #1
 8005884:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2201      	movs	r2, #1
 8005894:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2201      	movs	r2, #1
 800589c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80058a8:	2300      	movs	r3, #0
}
 80058aa:	4618      	mov	r0, r3
 80058ac:	3708      	adds	r7, #8
 80058ae:	46bd      	mov	sp, r7
 80058b0:	bd80      	pop	{r7, pc}

080058b2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80058b2:	b580      	push	{r7, lr}
 80058b4:	b082      	sub	sp, #8
 80058b6:	af00      	add	r7, sp, #0
 80058b8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d101      	bne.n	80058c4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80058c0:	2301      	movs	r3, #1
 80058c2:	e041      	b.n	8005948 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d106      	bne.n	80058de <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2200      	movs	r2, #0
 80058d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80058d8:	6878      	ldr	r0, [r7, #4]
 80058da:	f000 f839 	bl	8005950 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2202      	movs	r2, #2
 80058e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681a      	ldr	r2, [r3, #0]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	3304      	adds	r3, #4
 80058ee:	4619      	mov	r1, r3
 80058f0:	4610      	mov	r0, r2
 80058f2:	f000 fb2f 	bl	8005f54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2201      	movs	r2, #1
 80058fa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2201      	movs	r2, #1
 8005902:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2201      	movs	r2, #1
 800590a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2201      	movs	r2, #1
 8005912:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2201      	movs	r2, #1
 800591a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2201      	movs	r2, #1
 8005922:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2201      	movs	r2, #1
 800592a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2201      	movs	r2, #1
 8005932:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2201      	movs	r2, #1
 800593a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2201      	movs	r2, #1
 8005942:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005946:	2300      	movs	r3, #0
}
 8005948:	4618      	mov	r0, r3
 800594a:	3708      	adds	r7, #8
 800594c:	46bd      	mov	sp, r7
 800594e:	bd80      	pop	{r7, pc}

08005950 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005950:	b480      	push	{r7}
 8005952:	b083      	sub	sp, #12
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005958:	bf00      	nop
 800595a:	370c      	adds	r7, #12
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr

08005964 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b084      	sub	sp, #16
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
 800596c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d109      	bne.n	8005988 <HAL_TIM_PWM_Start+0x24>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800597a:	b2db      	uxtb	r3, r3
 800597c:	2b01      	cmp	r3, #1
 800597e:	bf14      	ite	ne
 8005980:	2301      	movne	r3, #1
 8005982:	2300      	moveq	r3, #0
 8005984:	b2db      	uxtb	r3, r3
 8005986:	e022      	b.n	80059ce <HAL_TIM_PWM_Start+0x6a>
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	2b04      	cmp	r3, #4
 800598c:	d109      	bne.n	80059a2 <HAL_TIM_PWM_Start+0x3e>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005994:	b2db      	uxtb	r3, r3
 8005996:	2b01      	cmp	r3, #1
 8005998:	bf14      	ite	ne
 800599a:	2301      	movne	r3, #1
 800599c:	2300      	moveq	r3, #0
 800599e:	b2db      	uxtb	r3, r3
 80059a0:	e015      	b.n	80059ce <HAL_TIM_PWM_Start+0x6a>
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	2b08      	cmp	r3, #8
 80059a6:	d109      	bne.n	80059bc <HAL_TIM_PWM_Start+0x58>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80059ae:	b2db      	uxtb	r3, r3
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	bf14      	ite	ne
 80059b4:	2301      	movne	r3, #1
 80059b6:	2300      	moveq	r3, #0
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	e008      	b.n	80059ce <HAL_TIM_PWM_Start+0x6a>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059c2:	b2db      	uxtb	r3, r3
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	bf14      	ite	ne
 80059c8:	2301      	movne	r3, #1
 80059ca:	2300      	moveq	r3, #0
 80059cc:	b2db      	uxtb	r3, r3
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d001      	beq.n	80059d6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e07c      	b.n	8005ad0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d104      	bne.n	80059e6 <HAL_TIM_PWM_Start+0x82>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2202      	movs	r2, #2
 80059e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80059e4:	e013      	b.n	8005a0e <HAL_TIM_PWM_Start+0xaa>
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	2b04      	cmp	r3, #4
 80059ea:	d104      	bne.n	80059f6 <HAL_TIM_PWM_Start+0x92>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2202      	movs	r2, #2
 80059f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80059f4:	e00b      	b.n	8005a0e <HAL_TIM_PWM_Start+0xaa>
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	2b08      	cmp	r3, #8
 80059fa:	d104      	bne.n	8005a06 <HAL_TIM_PWM_Start+0xa2>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2202      	movs	r2, #2
 8005a00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a04:	e003      	b.n	8005a0e <HAL_TIM_PWM_Start+0xaa>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2202      	movs	r2, #2
 8005a0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	2201      	movs	r2, #1
 8005a14:	6839      	ldr	r1, [r7, #0]
 8005a16:	4618      	mov	r0, r3
 8005a18:	f000 fd92 	bl	8006540 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a2d      	ldr	r2, [pc, #180]	@ (8005ad8 <HAL_TIM_PWM_Start+0x174>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d004      	beq.n	8005a30 <HAL_TIM_PWM_Start+0xcc>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4a2c      	ldr	r2, [pc, #176]	@ (8005adc <HAL_TIM_PWM_Start+0x178>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d101      	bne.n	8005a34 <HAL_TIM_PWM_Start+0xd0>
 8005a30:	2301      	movs	r3, #1
 8005a32:	e000      	b.n	8005a36 <HAL_TIM_PWM_Start+0xd2>
 8005a34:	2300      	movs	r3, #0
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d007      	beq.n	8005a4a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005a48:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4a22      	ldr	r2, [pc, #136]	@ (8005ad8 <HAL_TIM_PWM_Start+0x174>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d022      	beq.n	8005a9a <HAL_TIM_PWM_Start+0x136>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a5c:	d01d      	beq.n	8005a9a <HAL_TIM_PWM_Start+0x136>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4a1f      	ldr	r2, [pc, #124]	@ (8005ae0 <HAL_TIM_PWM_Start+0x17c>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d018      	beq.n	8005a9a <HAL_TIM_PWM_Start+0x136>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a1d      	ldr	r2, [pc, #116]	@ (8005ae4 <HAL_TIM_PWM_Start+0x180>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d013      	beq.n	8005a9a <HAL_TIM_PWM_Start+0x136>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4a1c      	ldr	r2, [pc, #112]	@ (8005ae8 <HAL_TIM_PWM_Start+0x184>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d00e      	beq.n	8005a9a <HAL_TIM_PWM_Start+0x136>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a16      	ldr	r2, [pc, #88]	@ (8005adc <HAL_TIM_PWM_Start+0x178>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d009      	beq.n	8005a9a <HAL_TIM_PWM_Start+0x136>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a18      	ldr	r2, [pc, #96]	@ (8005aec <HAL_TIM_PWM_Start+0x188>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d004      	beq.n	8005a9a <HAL_TIM_PWM_Start+0x136>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a16      	ldr	r2, [pc, #88]	@ (8005af0 <HAL_TIM_PWM_Start+0x18c>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d111      	bne.n	8005abe <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	f003 0307 	and.w	r3, r3, #7
 8005aa4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	2b06      	cmp	r3, #6
 8005aaa:	d010      	beq.n	8005ace <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f042 0201 	orr.w	r2, r2, #1
 8005aba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005abc:	e007      	b.n	8005ace <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	681a      	ldr	r2, [r3, #0]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f042 0201 	orr.w	r2, r2, #1
 8005acc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ace:	2300      	movs	r3, #0
}
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	3710      	adds	r7, #16
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	bd80      	pop	{r7, pc}
 8005ad8:	40010000 	.word	0x40010000
 8005adc:	40010400 	.word	0x40010400
 8005ae0:	40000400 	.word	0x40000400
 8005ae4:	40000800 	.word	0x40000800
 8005ae8:	40000c00 	.word	0x40000c00
 8005aec:	40014000 	.word	0x40014000
 8005af0:	40001800 	.word	0x40001800

08005af4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b086      	sub	sp, #24
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
 8005afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d101      	bne.n	8005b08 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005b04:	2301      	movs	r3, #1
 8005b06:	e097      	b.n	8005c38 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b0e:	b2db      	uxtb	r3, r3
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d106      	bne.n	8005b22 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2200      	movs	r2, #0
 8005b18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	f7fc fdcf 	bl	80026c0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2202      	movs	r2, #2
 8005b26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	689b      	ldr	r3, [r3, #8]
 8005b30:	687a      	ldr	r2, [r7, #4]
 8005b32:	6812      	ldr	r2, [r2, #0]
 8005b34:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005b38:	f023 0307 	bic.w	r3, r3, #7
 8005b3c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681a      	ldr	r2, [r3, #0]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	3304      	adds	r3, #4
 8005b46:	4619      	mov	r1, r3
 8005b48:	4610      	mov	r0, r2
 8005b4a:	f000 fa03 	bl	8005f54 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	699b      	ldr	r3, [r3, #24]
 8005b5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	6a1b      	ldr	r3, [r3, #32]
 8005b64:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	697a      	ldr	r2, [r7, #20]
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b76:	f023 0303 	bic.w	r3, r3, #3
 8005b7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	689a      	ldr	r2, [r3, #8]
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	699b      	ldr	r3, [r3, #24]
 8005b84:	021b      	lsls	r3, r3, #8
 8005b86:	4313      	orrs	r3, r2
 8005b88:	693a      	ldr	r2, [r7, #16]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005b94:	f023 030c 	bic.w	r3, r3, #12
 8005b98:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005b9a:	693b      	ldr	r3, [r7, #16]
 8005b9c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005ba0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ba4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	68da      	ldr	r2, [r3, #12]
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	69db      	ldr	r3, [r3, #28]
 8005bae:	021b      	lsls	r3, r3, #8
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	693a      	ldr	r2, [r7, #16]
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	691b      	ldr	r3, [r3, #16]
 8005bbc:	011a      	lsls	r2, r3, #4
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	6a1b      	ldr	r3, [r3, #32]
 8005bc2:	031b      	lsls	r3, r3, #12
 8005bc4:	4313      	orrs	r3, r2
 8005bc6:	693a      	ldr	r2, [r7, #16]
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005bd2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005bda:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	685a      	ldr	r2, [r3, #4]
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	695b      	ldr	r3, [r3, #20]
 8005be4:	011b      	lsls	r3, r3, #4
 8005be6:	4313      	orrs	r3, r2
 8005be8:	68fa      	ldr	r2, [r7, #12]
 8005bea:	4313      	orrs	r3, r2
 8005bec:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	697a      	ldr	r2, [r7, #20]
 8005bf4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	693a      	ldr	r2, [r7, #16]
 8005bfc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	68fa      	ldr	r2, [r7, #12]
 8005c04:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2201      	movs	r2, #1
 8005c0a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2201      	movs	r2, #1
 8005c12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2201      	movs	r2, #1
 8005c1a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2201      	movs	r2, #1
 8005c22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2201      	movs	r2, #1
 8005c2a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2201      	movs	r2, #1
 8005c32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c36:	2300      	movs	r3, #0
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	3718      	adds	r7, #24
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}

08005c40 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b086      	sub	sp, #24
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	60f8      	str	r0, [r7, #12]
 8005c48:	60b9      	str	r1, [r7, #8]
 8005c4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c56:	2b01      	cmp	r3, #1
 8005c58:	d101      	bne.n	8005c5e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005c5a:	2302      	movs	r3, #2
 8005c5c:	e0ae      	b.n	8005dbc <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	2201      	movs	r2, #1
 8005c62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2b0c      	cmp	r3, #12
 8005c6a:	f200 809f 	bhi.w	8005dac <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005c6e:	a201      	add	r2, pc, #4	@ (adr r2, 8005c74 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c74:	08005ca9 	.word	0x08005ca9
 8005c78:	08005dad 	.word	0x08005dad
 8005c7c:	08005dad 	.word	0x08005dad
 8005c80:	08005dad 	.word	0x08005dad
 8005c84:	08005ce9 	.word	0x08005ce9
 8005c88:	08005dad 	.word	0x08005dad
 8005c8c:	08005dad 	.word	0x08005dad
 8005c90:	08005dad 	.word	0x08005dad
 8005c94:	08005d2b 	.word	0x08005d2b
 8005c98:	08005dad 	.word	0x08005dad
 8005c9c:	08005dad 	.word	0x08005dad
 8005ca0:	08005dad 	.word	0x08005dad
 8005ca4:	08005d6b 	.word	0x08005d6b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	68b9      	ldr	r1, [r7, #8]
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f000 f9fc 	bl	80060ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	699a      	ldr	r2, [r3, #24]
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f042 0208 	orr.w	r2, r2, #8
 8005cc2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	699a      	ldr	r2, [r3, #24]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f022 0204 	bic.w	r2, r2, #4
 8005cd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	6999      	ldr	r1, [r3, #24]
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	691a      	ldr	r2, [r3, #16]
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	430a      	orrs	r2, r1
 8005ce4:	619a      	str	r2, [r3, #24]
      break;
 8005ce6:	e064      	b.n	8005db2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	68b9      	ldr	r1, [r7, #8]
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f000 fa4c 	bl	800618c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	699a      	ldr	r2, [r3, #24]
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	699a      	ldr	r2, [r3, #24]
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	6999      	ldr	r1, [r3, #24]
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	691b      	ldr	r3, [r3, #16]
 8005d1e:	021a      	lsls	r2, r3, #8
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	430a      	orrs	r2, r1
 8005d26:	619a      	str	r2, [r3, #24]
      break;
 8005d28:	e043      	b.n	8005db2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	68b9      	ldr	r1, [r7, #8]
 8005d30:	4618      	mov	r0, r3
 8005d32:	f000 faa1 	bl	8006278 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	69da      	ldr	r2, [r3, #28]
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f042 0208 	orr.w	r2, r2, #8
 8005d44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	69da      	ldr	r2, [r3, #28]
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f022 0204 	bic.w	r2, r2, #4
 8005d54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	69d9      	ldr	r1, [r3, #28]
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	691a      	ldr	r2, [r3, #16]
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	430a      	orrs	r2, r1
 8005d66:	61da      	str	r2, [r3, #28]
      break;
 8005d68:	e023      	b.n	8005db2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	68b9      	ldr	r1, [r7, #8]
 8005d70:	4618      	mov	r0, r3
 8005d72:	f000 faf5 	bl	8006360 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	69da      	ldr	r2, [r3, #28]
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	69da      	ldr	r2, [r3, #28]
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	69d9      	ldr	r1, [r3, #28]
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	691b      	ldr	r3, [r3, #16]
 8005da0:	021a      	lsls	r2, r3, #8
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	430a      	orrs	r2, r1
 8005da8:	61da      	str	r2, [r3, #28]
      break;
 8005daa:	e002      	b.n	8005db2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005dac:	2301      	movs	r3, #1
 8005dae:	75fb      	strb	r3, [r7, #23]
      break;
 8005db0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2200      	movs	r2, #0
 8005db6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005dba:	7dfb      	ldrb	r3, [r7, #23]
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	3718      	adds	r7, #24
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bd80      	pop	{r7, pc}

08005dc4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b084      	sub	sp, #16
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
 8005dcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d101      	bne.n	8005de0 <HAL_TIM_ConfigClockSource+0x1c>
 8005ddc:	2302      	movs	r3, #2
 8005dde:	e0b4      	b.n	8005f4a <HAL_TIM_ConfigClockSource+0x186>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2202      	movs	r2, #2
 8005dec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	689b      	ldr	r3, [r3, #8]
 8005df6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005dfe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005e06:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	68ba      	ldr	r2, [r7, #8]
 8005e0e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e18:	d03e      	beq.n	8005e98 <HAL_TIM_ConfigClockSource+0xd4>
 8005e1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e1e:	f200 8087 	bhi.w	8005f30 <HAL_TIM_ConfigClockSource+0x16c>
 8005e22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e26:	f000 8086 	beq.w	8005f36 <HAL_TIM_ConfigClockSource+0x172>
 8005e2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e2e:	d87f      	bhi.n	8005f30 <HAL_TIM_ConfigClockSource+0x16c>
 8005e30:	2b70      	cmp	r3, #112	@ 0x70
 8005e32:	d01a      	beq.n	8005e6a <HAL_TIM_ConfigClockSource+0xa6>
 8005e34:	2b70      	cmp	r3, #112	@ 0x70
 8005e36:	d87b      	bhi.n	8005f30 <HAL_TIM_ConfigClockSource+0x16c>
 8005e38:	2b60      	cmp	r3, #96	@ 0x60
 8005e3a:	d050      	beq.n	8005ede <HAL_TIM_ConfigClockSource+0x11a>
 8005e3c:	2b60      	cmp	r3, #96	@ 0x60
 8005e3e:	d877      	bhi.n	8005f30 <HAL_TIM_ConfigClockSource+0x16c>
 8005e40:	2b50      	cmp	r3, #80	@ 0x50
 8005e42:	d03c      	beq.n	8005ebe <HAL_TIM_ConfigClockSource+0xfa>
 8005e44:	2b50      	cmp	r3, #80	@ 0x50
 8005e46:	d873      	bhi.n	8005f30 <HAL_TIM_ConfigClockSource+0x16c>
 8005e48:	2b40      	cmp	r3, #64	@ 0x40
 8005e4a:	d058      	beq.n	8005efe <HAL_TIM_ConfigClockSource+0x13a>
 8005e4c:	2b40      	cmp	r3, #64	@ 0x40
 8005e4e:	d86f      	bhi.n	8005f30 <HAL_TIM_ConfigClockSource+0x16c>
 8005e50:	2b30      	cmp	r3, #48	@ 0x30
 8005e52:	d064      	beq.n	8005f1e <HAL_TIM_ConfigClockSource+0x15a>
 8005e54:	2b30      	cmp	r3, #48	@ 0x30
 8005e56:	d86b      	bhi.n	8005f30 <HAL_TIM_ConfigClockSource+0x16c>
 8005e58:	2b20      	cmp	r3, #32
 8005e5a:	d060      	beq.n	8005f1e <HAL_TIM_ConfigClockSource+0x15a>
 8005e5c:	2b20      	cmp	r3, #32
 8005e5e:	d867      	bhi.n	8005f30 <HAL_TIM_ConfigClockSource+0x16c>
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d05c      	beq.n	8005f1e <HAL_TIM_ConfigClockSource+0x15a>
 8005e64:	2b10      	cmp	r3, #16
 8005e66:	d05a      	beq.n	8005f1e <HAL_TIM_ConfigClockSource+0x15a>
 8005e68:	e062      	b.n	8005f30 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005e7a:	f000 fb41 	bl	8006500 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	689b      	ldr	r3, [r3, #8]
 8005e84:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005e8c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	68ba      	ldr	r2, [r7, #8]
 8005e94:	609a      	str	r2, [r3, #8]
      break;
 8005e96:	e04f      	b.n	8005f38 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005ea8:	f000 fb2a 	bl	8006500 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	689a      	ldr	r2, [r3, #8]
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005eba:	609a      	str	r2, [r3, #8]
      break;
 8005ebc:	e03c      	b.n	8005f38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005eca:	461a      	mov	r2, r3
 8005ecc:	f000 fa9e 	bl	800640c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	2150      	movs	r1, #80	@ 0x50
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f000 faf7 	bl	80064ca <TIM_ITRx_SetConfig>
      break;
 8005edc:	e02c      	b.n	8005f38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005eea:	461a      	mov	r2, r3
 8005eec:	f000 fabd 	bl	800646a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	2160      	movs	r1, #96	@ 0x60
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f000 fae7 	bl	80064ca <TIM_ITRx_SetConfig>
      break;
 8005efc:	e01c      	b.n	8005f38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f0a:	461a      	mov	r2, r3
 8005f0c:	f000 fa7e 	bl	800640c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	2140      	movs	r1, #64	@ 0x40
 8005f16:	4618      	mov	r0, r3
 8005f18:	f000 fad7 	bl	80064ca <TIM_ITRx_SetConfig>
      break;
 8005f1c:	e00c      	b.n	8005f38 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4619      	mov	r1, r3
 8005f28:	4610      	mov	r0, r2
 8005f2a:	f000 face 	bl	80064ca <TIM_ITRx_SetConfig>
      break;
 8005f2e:	e003      	b.n	8005f38 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005f30:	2301      	movs	r3, #1
 8005f32:	73fb      	strb	r3, [r7, #15]
      break;
 8005f34:	e000      	b.n	8005f38 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005f36:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2200      	movs	r2, #0
 8005f44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005f48:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	3710      	adds	r7, #16
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}
	...

08005f54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b085      	sub	sp, #20
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
 8005f5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	4a46      	ldr	r2, [pc, #280]	@ (8006080 <TIM_Base_SetConfig+0x12c>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d013      	beq.n	8005f94 <TIM_Base_SetConfig+0x40>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f72:	d00f      	beq.n	8005f94 <TIM_Base_SetConfig+0x40>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	4a43      	ldr	r2, [pc, #268]	@ (8006084 <TIM_Base_SetConfig+0x130>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d00b      	beq.n	8005f94 <TIM_Base_SetConfig+0x40>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	4a42      	ldr	r2, [pc, #264]	@ (8006088 <TIM_Base_SetConfig+0x134>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d007      	beq.n	8005f94 <TIM_Base_SetConfig+0x40>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	4a41      	ldr	r2, [pc, #260]	@ (800608c <TIM_Base_SetConfig+0x138>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d003      	beq.n	8005f94 <TIM_Base_SetConfig+0x40>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	4a40      	ldr	r2, [pc, #256]	@ (8006090 <TIM_Base_SetConfig+0x13c>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d108      	bne.n	8005fa6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	68fa      	ldr	r2, [r7, #12]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	4a35      	ldr	r2, [pc, #212]	@ (8006080 <TIM_Base_SetConfig+0x12c>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d02b      	beq.n	8006006 <TIM_Base_SetConfig+0xb2>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fb4:	d027      	beq.n	8006006 <TIM_Base_SetConfig+0xb2>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	4a32      	ldr	r2, [pc, #200]	@ (8006084 <TIM_Base_SetConfig+0x130>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d023      	beq.n	8006006 <TIM_Base_SetConfig+0xb2>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	4a31      	ldr	r2, [pc, #196]	@ (8006088 <TIM_Base_SetConfig+0x134>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d01f      	beq.n	8006006 <TIM_Base_SetConfig+0xb2>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	4a30      	ldr	r2, [pc, #192]	@ (800608c <TIM_Base_SetConfig+0x138>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d01b      	beq.n	8006006 <TIM_Base_SetConfig+0xb2>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	4a2f      	ldr	r2, [pc, #188]	@ (8006090 <TIM_Base_SetConfig+0x13c>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d017      	beq.n	8006006 <TIM_Base_SetConfig+0xb2>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	4a2e      	ldr	r2, [pc, #184]	@ (8006094 <TIM_Base_SetConfig+0x140>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d013      	beq.n	8006006 <TIM_Base_SetConfig+0xb2>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	4a2d      	ldr	r2, [pc, #180]	@ (8006098 <TIM_Base_SetConfig+0x144>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d00f      	beq.n	8006006 <TIM_Base_SetConfig+0xb2>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	4a2c      	ldr	r2, [pc, #176]	@ (800609c <TIM_Base_SetConfig+0x148>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d00b      	beq.n	8006006 <TIM_Base_SetConfig+0xb2>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	4a2b      	ldr	r2, [pc, #172]	@ (80060a0 <TIM_Base_SetConfig+0x14c>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d007      	beq.n	8006006 <TIM_Base_SetConfig+0xb2>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	4a2a      	ldr	r2, [pc, #168]	@ (80060a4 <TIM_Base_SetConfig+0x150>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d003      	beq.n	8006006 <TIM_Base_SetConfig+0xb2>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	4a29      	ldr	r2, [pc, #164]	@ (80060a8 <TIM_Base_SetConfig+0x154>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d108      	bne.n	8006018 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800600c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	68db      	ldr	r3, [r3, #12]
 8006012:	68fa      	ldr	r2, [r7, #12]
 8006014:	4313      	orrs	r3, r2
 8006016:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	695b      	ldr	r3, [r3, #20]
 8006022:	4313      	orrs	r3, r2
 8006024:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	68fa      	ldr	r2, [r7, #12]
 800602a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	689a      	ldr	r2, [r3, #8]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	681a      	ldr	r2, [r3, #0]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	4a10      	ldr	r2, [pc, #64]	@ (8006080 <TIM_Base_SetConfig+0x12c>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d003      	beq.n	800604c <TIM_Base_SetConfig+0xf8>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	4a12      	ldr	r2, [pc, #72]	@ (8006090 <TIM_Base_SetConfig+0x13c>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d103      	bne.n	8006054 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	691a      	ldr	r2, [r3, #16]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2201      	movs	r2, #1
 8006058:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	691b      	ldr	r3, [r3, #16]
 800605e:	f003 0301 	and.w	r3, r3, #1
 8006062:	2b01      	cmp	r3, #1
 8006064:	d105      	bne.n	8006072 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	691b      	ldr	r3, [r3, #16]
 800606a:	f023 0201 	bic.w	r2, r3, #1
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	611a      	str	r2, [r3, #16]
  }
}
 8006072:	bf00      	nop
 8006074:	3714      	adds	r7, #20
 8006076:	46bd      	mov	sp, r7
 8006078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607c:	4770      	bx	lr
 800607e:	bf00      	nop
 8006080:	40010000 	.word	0x40010000
 8006084:	40000400 	.word	0x40000400
 8006088:	40000800 	.word	0x40000800
 800608c:	40000c00 	.word	0x40000c00
 8006090:	40010400 	.word	0x40010400
 8006094:	40014000 	.word	0x40014000
 8006098:	40014400 	.word	0x40014400
 800609c:	40014800 	.word	0x40014800
 80060a0:	40001800 	.word	0x40001800
 80060a4:	40001c00 	.word	0x40001c00
 80060a8:	40002000 	.word	0x40002000

080060ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b087      	sub	sp, #28
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
 80060b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6a1b      	ldr	r3, [r3, #32]
 80060ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6a1b      	ldr	r3, [r3, #32]
 80060c0:	f023 0201 	bic.w	r2, r3, #1
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	699b      	ldr	r3, [r3, #24]
 80060d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	f023 0303 	bic.w	r3, r3, #3
 80060e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	68fa      	ldr	r2, [r7, #12]
 80060ea:	4313      	orrs	r3, r2
 80060ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80060ee:	697b      	ldr	r3, [r7, #20]
 80060f0:	f023 0302 	bic.w	r3, r3, #2
 80060f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	689b      	ldr	r3, [r3, #8]
 80060fa:	697a      	ldr	r2, [r7, #20]
 80060fc:	4313      	orrs	r3, r2
 80060fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	4a20      	ldr	r2, [pc, #128]	@ (8006184 <TIM_OC1_SetConfig+0xd8>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d003      	beq.n	8006110 <TIM_OC1_SetConfig+0x64>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	4a1f      	ldr	r2, [pc, #124]	@ (8006188 <TIM_OC1_SetConfig+0xdc>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d10c      	bne.n	800612a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	f023 0308 	bic.w	r3, r3, #8
 8006116:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	68db      	ldr	r3, [r3, #12]
 800611c:	697a      	ldr	r2, [r7, #20]
 800611e:	4313      	orrs	r3, r2
 8006120:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	f023 0304 	bic.w	r3, r3, #4
 8006128:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	4a15      	ldr	r2, [pc, #84]	@ (8006184 <TIM_OC1_SetConfig+0xd8>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d003      	beq.n	800613a <TIM_OC1_SetConfig+0x8e>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	4a14      	ldr	r2, [pc, #80]	@ (8006188 <TIM_OC1_SetConfig+0xdc>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d111      	bne.n	800615e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006140:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006148:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	695b      	ldr	r3, [r3, #20]
 800614e:	693a      	ldr	r2, [r7, #16]
 8006150:	4313      	orrs	r3, r2
 8006152:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	699b      	ldr	r3, [r3, #24]
 8006158:	693a      	ldr	r2, [r7, #16]
 800615a:	4313      	orrs	r3, r2
 800615c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	693a      	ldr	r2, [r7, #16]
 8006162:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	68fa      	ldr	r2, [r7, #12]
 8006168:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	685a      	ldr	r2, [r3, #4]
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	697a      	ldr	r2, [r7, #20]
 8006176:	621a      	str	r2, [r3, #32]
}
 8006178:	bf00      	nop
 800617a:	371c      	adds	r7, #28
 800617c:	46bd      	mov	sp, r7
 800617e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006182:	4770      	bx	lr
 8006184:	40010000 	.word	0x40010000
 8006188:	40010400 	.word	0x40010400

0800618c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800618c:	b480      	push	{r7}
 800618e:	b087      	sub	sp, #28
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
 8006194:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6a1b      	ldr	r3, [r3, #32]
 800619a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6a1b      	ldr	r3, [r3, #32]
 80061a0:	f023 0210 	bic.w	r2, r3, #16
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	685b      	ldr	r3, [r3, #4]
 80061ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	699b      	ldr	r3, [r3, #24]
 80061b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80061ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	021b      	lsls	r3, r3, #8
 80061ca:	68fa      	ldr	r2, [r7, #12]
 80061cc:	4313      	orrs	r3, r2
 80061ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	f023 0320 	bic.w	r3, r3, #32
 80061d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	689b      	ldr	r3, [r3, #8]
 80061dc:	011b      	lsls	r3, r3, #4
 80061de:	697a      	ldr	r2, [r7, #20]
 80061e0:	4313      	orrs	r3, r2
 80061e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	4a22      	ldr	r2, [pc, #136]	@ (8006270 <TIM_OC2_SetConfig+0xe4>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d003      	beq.n	80061f4 <TIM_OC2_SetConfig+0x68>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	4a21      	ldr	r2, [pc, #132]	@ (8006274 <TIM_OC2_SetConfig+0xe8>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d10d      	bne.n	8006210 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80061f4:	697b      	ldr	r3, [r7, #20]
 80061f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80061fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	68db      	ldr	r3, [r3, #12]
 8006200:	011b      	lsls	r3, r3, #4
 8006202:	697a      	ldr	r2, [r7, #20]
 8006204:	4313      	orrs	r3, r2
 8006206:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006208:	697b      	ldr	r3, [r7, #20]
 800620a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800620e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	4a17      	ldr	r2, [pc, #92]	@ (8006270 <TIM_OC2_SetConfig+0xe4>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d003      	beq.n	8006220 <TIM_OC2_SetConfig+0x94>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	4a16      	ldr	r2, [pc, #88]	@ (8006274 <TIM_OC2_SetConfig+0xe8>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d113      	bne.n	8006248 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006220:	693b      	ldr	r3, [r7, #16]
 8006222:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006226:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006228:	693b      	ldr	r3, [r7, #16]
 800622a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800622e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	695b      	ldr	r3, [r3, #20]
 8006234:	009b      	lsls	r3, r3, #2
 8006236:	693a      	ldr	r2, [r7, #16]
 8006238:	4313      	orrs	r3, r2
 800623a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	699b      	ldr	r3, [r3, #24]
 8006240:	009b      	lsls	r3, r3, #2
 8006242:	693a      	ldr	r2, [r7, #16]
 8006244:	4313      	orrs	r3, r2
 8006246:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	693a      	ldr	r2, [r7, #16]
 800624c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	68fa      	ldr	r2, [r7, #12]
 8006252:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	685a      	ldr	r2, [r3, #4]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	697a      	ldr	r2, [r7, #20]
 8006260:	621a      	str	r2, [r3, #32]
}
 8006262:	bf00      	nop
 8006264:	371c      	adds	r7, #28
 8006266:	46bd      	mov	sp, r7
 8006268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626c:	4770      	bx	lr
 800626e:	bf00      	nop
 8006270:	40010000 	.word	0x40010000
 8006274:	40010400 	.word	0x40010400

08006278 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006278:	b480      	push	{r7}
 800627a:	b087      	sub	sp, #28
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
 8006280:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6a1b      	ldr	r3, [r3, #32]
 8006286:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6a1b      	ldr	r3, [r3, #32]
 800628c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	685b      	ldr	r3, [r3, #4]
 8006298:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	69db      	ldr	r3, [r3, #28]
 800629e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	f023 0303 	bic.w	r3, r3, #3
 80062ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	68fa      	ldr	r2, [r7, #12]
 80062b6:	4313      	orrs	r3, r2
 80062b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80062ba:	697b      	ldr	r3, [r7, #20]
 80062bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80062c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	689b      	ldr	r3, [r3, #8]
 80062c6:	021b      	lsls	r3, r3, #8
 80062c8:	697a      	ldr	r2, [r7, #20]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	4a21      	ldr	r2, [pc, #132]	@ (8006358 <TIM_OC3_SetConfig+0xe0>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d003      	beq.n	80062de <TIM_OC3_SetConfig+0x66>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	4a20      	ldr	r2, [pc, #128]	@ (800635c <TIM_OC3_SetConfig+0xe4>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d10d      	bne.n	80062fa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80062e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	68db      	ldr	r3, [r3, #12]
 80062ea:	021b      	lsls	r3, r3, #8
 80062ec:	697a      	ldr	r2, [r7, #20]
 80062ee:	4313      	orrs	r3, r2
 80062f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80062f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	4a16      	ldr	r2, [pc, #88]	@ (8006358 <TIM_OC3_SetConfig+0xe0>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d003      	beq.n	800630a <TIM_OC3_SetConfig+0x92>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	4a15      	ldr	r2, [pc, #84]	@ (800635c <TIM_OC3_SetConfig+0xe4>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d113      	bne.n	8006332 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006310:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006318:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	695b      	ldr	r3, [r3, #20]
 800631e:	011b      	lsls	r3, r3, #4
 8006320:	693a      	ldr	r2, [r7, #16]
 8006322:	4313      	orrs	r3, r2
 8006324:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	699b      	ldr	r3, [r3, #24]
 800632a:	011b      	lsls	r3, r3, #4
 800632c:	693a      	ldr	r2, [r7, #16]
 800632e:	4313      	orrs	r3, r2
 8006330:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	693a      	ldr	r2, [r7, #16]
 8006336:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	68fa      	ldr	r2, [r7, #12]
 800633c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	685a      	ldr	r2, [r3, #4]
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	697a      	ldr	r2, [r7, #20]
 800634a:	621a      	str	r2, [r3, #32]
}
 800634c:	bf00      	nop
 800634e:	371c      	adds	r7, #28
 8006350:	46bd      	mov	sp, r7
 8006352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006356:	4770      	bx	lr
 8006358:	40010000 	.word	0x40010000
 800635c:	40010400 	.word	0x40010400

08006360 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006360:	b480      	push	{r7}
 8006362:	b087      	sub	sp, #28
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
 8006368:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6a1b      	ldr	r3, [r3, #32]
 800636e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6a1b      	ldr	r3, [r3, #32]
 8006374:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	69db      	ldr	r3, [r3, #28]
 8006386:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800638e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006396:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	021b      	lsls	r3, r3, #8
 800639e:	68fa      	ldr	r2, [r7, #12]
 80063a0:	4313      	orrs	r3, r2
 80063a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80063a4:	693b      	ldr	r3, [r7, #16]
 80063a6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80063aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	689b      	ldr	r3, [r3, #8]
 80063b0:	031b      	lsls	r3, r3, #12
 80063b2:	693a      	ldr	r2, [r7, #16]
 80063b4:	4313      	orrs	r3, r2
 80063b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	4a12      	ldr	r2, [pc, #72]	@ (8006404 <TIM_OC4_SetConfig+0xa4>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d003      	beq.n	80063c8 <TIM_OC4_SetConfig+0x68>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	4a11      	ldr	r2, [pc, #68]	@ (8006408 <TIM_OC4_SetConfig+0xa8>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d109      	bne.n	80063dc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80063c8:	697b      	ldr	r3, [r7, #20]
 80063ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80063ce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	695b      	ldr	r3, [r3, #20]
 80063d4:	019b      	lsls	r3, r3, #6
 80063d6:	697a      	ldr	r2, [r7, #20]
 80063d8:	4313      	orrs	r3, r2
 80063da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	697a      	ldr	r2, [r7, #20]
 80063e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	68fa      	ldr	r2, [r7, #12]
 80063e6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	685a      	ldr	r2, [r3, #4]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	693a      	ldr	r2, [r7, #16]
 80063f4:	621a      	str	r2, [r3, #32]
}
 80063f6:	bf00      	nop
 80063f8:	371c      	adds	r7, #28
 80063fa:	46bd      	mov	sp, r7
 80063fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006400:	4770      	bx	lr
 8006402:	bf00      	nop
 8006404:	40010000 	.word	0x40010000
 8006408:	40010400 	.word	0x40010400

0800640c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800640c:	b480      	push	{r7}
 800640e:	b087      	sub	sp, #28
 8006410:	af00      	add	r7, sp, #0
 8006412:	60f8      	str	r0, [r7, #12]
 8006414:	60b9      	str	r1, [r7, #8]
 8006416:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	6a1b      	ldr	r3, [r3, #32]
 800641c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	6a1b      	ldr	r3, [r3, #32]
 8006422:	f023 0201 	bic.w	r2, r3, #1
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	699b      	ldr	r3, [r3, #24]
 800642e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006436:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	011b      	lsls	r3, r3, #4
 800643c:	693a      	ldr	r2, [r7, #16]
 800643e:	4313      	orrs	r3, r2
 8006440:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006442:	697b      	ldr	r3, [r7, #20]
 8006444:	f023 030a 	bic.w	r3, r3, #10
 8006448:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800644a:	697a      	ldr	r2, [r7, #20]
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	4313      	orrs	r3, r2
 8006450:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	693a      	ldr	r2, [r7, #16]
 8006456:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	697a      	ldr	r2, [r7, #20]
 800645c:	621a      	str	r2, [r3, #32]
}
 800645e:	bf00      	nop
 8006460:	371c      	adds	r7, #28
 8006462:	46bd      	mov	sp, r7
 8006464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006468:	4770      	bx	lr

0800646a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800646a:	b480      	push	{r7}
 800646c:	b087      	sub	sp, #28
 800646e:	af00      	add	r7, sp, #0
 8006470:	60f8      	str	r0, [r7, #12]
 8006472:	60b9      	str	r1, [r7, #8]
 8006474:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	6a1b      	ldr	r3, [r3, #32]
 800647a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	6a1b      	ldr	r3, [r3, #32]
 8006480:	f023 0210 	bic.w	r2, r3, #16
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	699b      	ldr	r3, [r3, #24]
 800648c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800648e:	693b      	ldr	r3, [r7, #16]
 8006490:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006494:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	031b      	lsls	r3, r3, #12
 800649a:	693a      	ldr	r2, [r7, #16]
 800649c:	4313      	orrs	r3, r2
 800649e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80064a6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	011b      	lsls	r3, r3, #4
 80064ac:	697a      	ldr	r2, [r7, #20]
 80064ae:	4313      	orrs	r3, r2
 80064b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	693a      	ldr	r2, [r7, #16]
 80064b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	697a      	ldr	r2, [r7, #20]
 80064bc:	621a      	str	r2, [r3, #32]
}
 80064be:	bf00      	nop
 80064c0:	371c      	adds	r7, #28
 80064c2:	46bd      	mov	sp, r7
 80064c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c8:	4770      	bx	lr

080064ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80064ca:	b480      	push	{r7}
 80064cc:	b085      	sub	sp, #20
 80064ce:	af00      	add	r7, sp, #0
 80064d0:	6078      	str	r0, [r7, #4]
 80064d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	689b      	ldr	r3, [r3, #8]
 80064d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80064e2:	683a      	ldr	r2, [r7, #0]
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	4313      	orrs	r3, r2
 80064e8:	f043 0307 	orr.w	r3, r3, #7
 80064ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	68fa      	ldr	r2, [r7, #12]
 80064f2:	609a      	str	r2, [r3, #8]
}
 80064f4:	bf00      	nop
 80064f6:	3714      	adds	r7, #20
 80064f8:	46bd      	mov	sp, r7
 80064fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fe:	4770      	bx	lr

08006500 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006500:	b480      	push	{r7}
 8006502:	b087      	sub	sp, #28
 8006504:	af00      	add	r7, sp, #0
 8006506:	60f8      	str	r0, [r7, #12]
 8006508:	60b9      	str	r1, [r7, #8]
 800650a:	607a      	str	r2, [r7, #4]
 800650c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006514:	697b      	ldr	r3, [r7, #20]
 8006516:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800651a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	021a      	lsls	r2, r3, #8
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	431a      	orrs	r2, r3
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	4313      	orrs	r3, r2
 8006528:	697a      	ldr	r2, [r7, #20]
 800652a:	4313      	orrs	r3, r2
 800652c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	697a      	ldr	r2, [r7, #20]
 8006532:	609a      	str	r2, [r3, #8]
}
 8006534:	bf00      	nop
 8006536:	371c      	adds	r7, #28
 8006538:	46bd      	mov	sp, r7
 800653a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653e:	4770      	bx	lr

08006540 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006540:	b480      	push	{r7}
 8006542:	b087      	sub	sp, #28
 8006544:	af00      	add	r7, sp, #0
 8006546:	60f8      	str	r0, [r7, #12]
 8006548:	60b9      	str	r1, [r7, #8]
 800654a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	f003 031f 	and.w	r3, r3, #31
 8006552:	2201      	movs	r2, #1
 8006554:	fa02 f303 	lsl.w	r3, r2, r3
 8006558:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	6a1a      	ldr	r2, [r3, #32]
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	43db      	mvns	r3, r3
 8006562:	401a      	ands	r2, r3
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	6a1a      	ldr	r2, [r3, #32]
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	f003 031f 	and.w	r3, r3, #31
 8006572:	6879      	ldr	r1, [r7, #4]
 8006574:	fa01 f303 	lsl.w	r3, r1, r3
 8006578:	431a      	orrs	r2, r3
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	621a      	str	r2, [r3, #32]
}
 800657e:	bf00      	nop
 8006580:	371c      	adds	r7, #28
 8006582:	46bd      	mov	sp, r7
 8006584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006588:	4770      	bx	lr
	...

0800658c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800658c:	b480      	push	{r7}
 800658e:	b085      	sub	sp, #20
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
 8006594:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800659c:	2b01      	cmp	r3, #1
 800659e:	d101      	bne.n	80065a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80065a0:	2302      	movs	r3, #2
 80065a2:	e05a      	b.n	800665a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2201      	movs	r2, #1
 80065a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2202      	movs	r2, #2
 80065b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	689b      	ldr	r3, [r3, #8]
 80065c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	68fa      	ldr	r2, [r7, #12]
 80065d2:	4313      	orrs	r3, r2
 80065d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	68fa      	ldr	r2, [r7, #12]
 80065dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a21      	ldr	r2, [pc, #132]	@ (8006668 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d022      	beq.n	800662e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065f0:	d01d      	beq.n	800662e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4a1d      	ldr	r2, [pc, #116]	@ (800666c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d018      	beq.n	800662e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a1b      	ldr	r2, [pc, #108]	@ (8006670 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d013      	beq.n	800662e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a1a      	ldr	r2, [pc, #104]	@ (8006674 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d00e      	beq.n	800662e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a18      	ldr	r2, [pc, #96]	@ (8006678 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d009      	beq.n	800662e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a17      	ldr	r2, [pc, #92]	@ (800667c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d004      	beq.n	800662e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4a15      	ldr	r2, [pc, #84]	@ (8006680 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d10c      	bne.n	8006648 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800662e:	68bb      	ldr	r3, [r7, #8]
 8006630:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006634:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	685b      	ldr	r3, [r3, #4]
 800663a:	68ba      	ldr	r2, [r7, #8]
 800663c:	4313      	orrs	r3, r2
 800663e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	68ba      	ldr	r2, [r7, #8]
 8006646:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2201      	movs	r2, #1
 800664c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2200      	movs	r2, #0
 8006654:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006658:	2300      	movs	r3, #0
}
 800665a:	4618      	mov	r0, r3
 800665c:	3714      	adds	r7, #20
 800665e:	46bd      	mov	sp, r7
 8006660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006664:	4770      	bx	lr
 8006666:	bf00      	nop
 8006668:	40010000 	.word	0x40010000
 800666c:	40000400 	.word	0x40000400
 8006670:	40000800 	.word	0x40000800
 8006674:	40000c00 	.word	0x40000c00
 8006678:	40010400 	.word	0x40010400
 800667c:	40014000 	.word	0x40014000
 8006680:	40001800 	.word	0x40001800

08006684 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b082      	sub	sp, #8
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d101      	bne.n	8006696 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006692:	2301      	movs	r3, #1
 8006694:	e042      	b.n	800671c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800669c:	b2db      	uxtb	r3, r3
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d106      	bne.n	80066b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2200      	movs	r2, #0
 80066a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f7fc f994 	bl	80029d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2224      	movs	r2, #36	@ 0x24
 80066b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	68da      	ldr	r2, [r3, #12]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80066c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80066c8:	6878      	ldr	r0, [r7, #4]
 80066ca:	f000 ff4f 	bl	800756c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	691a      	ldr	r2, [r3, #16]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80066dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	695a      	ldr	r2, [r3, #20]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80066ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	68da      	ldr	r2, [r3, #12]
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80066fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2200      	movs	r2, #0
 8006702:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2220      	movs	r2, #32
 8006708:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2220      	movs	r2, #32
 8006710:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2200      	movs	r2, #0
 8006718:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800671a:	2300      	movs	r3, #0
}
 800671c:	4618      	mov	r0, r3
 800671e:	3708      	adds	r7, #8
 8006720:	46bd      	mov	sp, r7
 8006722:	bd80      	pop	{r7, pc}

08006724 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b08a      	sub	sp, #40	@ 0x28
 8006728:	af02      	add	r7, sp, #8
 800672a:	60f8      	str	r0, [r7, #12]
 800672c:	60b9      	str	r1, [r7, #8]
 800672e:	603b      	str	r3, [r7, #0]
 8006730:	4613      	mov	r3, r2
 8006732:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006734:	2300      	movs	r3, #0
 8006736:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800673e:	b2db      	uxtb	r3, r3
 8006740:	2b20      	cmp	r3, #32
 8006742:	d175      	bne.n	8006830 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006744:	68bb      	ldr	r3, [r7, #8]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d002      	beq.n	8006750 <HAL_UART_Transmit+0x2c>
 800674a:	88fb      	ldrh	r3, [r7, #6]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d101      	bne.n	8006754 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006750:	2301      	movs	r3, #1
 8006752:	e06e      	b.n	8006832 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	2200      	movs	r2, #0
 8006758:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	2221      	movs	r2, #33	@ 0x21
 800675e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006762:	f7fc fb83 	bl	8002e6c <HAL_GetTick>
 8006766:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	88fa      	ldrh	r2, [r7, #6]
 800676c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	88fa      	ldrh	r2, [r7, #6]
 8006772:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800677c:	d108      	bne.n	8006790 <HAL_UART_Transmit+0x6c>
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	691b      	ldr	r3, [r3, #16]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d104      	bne.n	8006790 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006786:	2300      	movs	r3, #0
 8006788:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800678a:	68bb      	ldr	r3, [r7, #8]
 800678c:	61bb      	str	r3, [r7, #24]
 800678e:	e003      	b.n	8006798 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006794:	2300      	movs	r3, #0
 8006796:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006798:	e02e      	b.n	80067f8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	9300      	str	r3, [sp, #0]
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	2200      	movs	r2, #0
 80067a2:	2180      	movs	r1, #128	@ 0x80
 80067a4:	68f8      	ldr	r0, [r7, #12]
 80067a6:	f000 fc27 	bl	8006ff8 <UART_WaitOnFlagUntilTimeout>
 80067aa:	4603      	mov	r3, r0
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d005      	beq.n	80067bc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	2220      	movs	r2, #32
 80067b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80067b8:	2303      	movs	r3, #3
 80067ba:	e03a      	b.n	8006832 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80067bc:	69fb      	ldr	r3, [r7, #28]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d10b      	bne.n	80067da <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80067c2:	69bb      	ldr	r3, [r7, #24]
 80067c4:	881b      	ldrh	r3, [r3, #0]
 80067c6:	461a      	mov	r2, r3
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80067d0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80067d2:	69bb      	ldr	r3, [r7, #24]
 80067d4:	3302      	adds	r3, #2
 80067d6:	61bb      	str	r3, [r7, #24]
 80067d8:	e007      	b.n	80067ea <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80067da:	69fb      	ldr	r3, [r7, #28]
 80067dc:	781a      	ldrb	r2, [r3, #0]
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80067e4:	69fb      	ldr	r3, [r7, #28]
 80067e6:	3301      	adds	r3, #1
 80067e8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80067ee:	b29b      	uxth	r3, r3
 80067f0:	3b01      	subs	r3, #1
 80067f2:	b29a      	uxth	r2, r3
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80067fc:	b29b      	uxth	r3, r3
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d1cb      	bne.n	800679a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	9300      	str	r3, [sp, #0]
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	2200      	movs	r2, #0
 800680a:	2140      	movs	r1, #64	@ 0x40
 800680c:	68f8      	ldr	r0, [r7, #12]
 800680e:	f000 fbf3 	bl	8006ff8 <UART_WaitOnFlagUntilTimeout>
 8006812:	4603      	mov	r3, r0
 8006814:	2b00      	cmp	r3, #0
 8006816:	d005      	beq.n	8006824 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	2220      	movs	r2, #32
 800681c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006820:	2303      	movs	r3, #3
 8006822:	e006      	b.n	8006832 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	2220      	movs	r2, #32
 8006828:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800682c:	2300      	movs	r3, #0
 800682e:	e000      	b.n	8006832 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006830:	2302      	movs	r3, #2
  }
}
 8006832:	4618      	mov	r0, r3
 8006834:	3720      	adds	r7, #32
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}

0800683a <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800683a:	b580      	push	{r7, lr}
 800683c:	b084      	sub	sp, #16
 800683e:	af00      	add	r7, sp, #0
 8006840:	60f8      	str	r0, [r7, #12]
 8006842:	60b9      	str	r1, [r7, #8]
 8006844:	4613      	mov	r3, r2
 8006846:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800684e:	b2db      	uxtb	r3, r3
 8006850:	2b20      	cmp	r3, #32
 8006852:	d112      	bne.n	800687a <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006854:	68bb      	ldr	r3, [r7, #8]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d002      	beq.n	8006860 <HAL_UART_Receive_DMA+0x26>
 800685a:	88fb      	ldrh	r3, [r7, #6]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d101      	bne.n	8006864 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006860:	2301      	movs	r3, #1
 8006862:	e00b      	b.n	800687c <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2200      	movs	r2, #0
 8006868:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800686a:	88fb      	ldrh	r3, [r7, #6]
 800686c:	461a      	mov	r2, r3
 800686e:	68b9      	ldr	r1, [r7, #8]
 8006870:	68f8      	ldr	r0, [r7, #12]
 8006872:	f000 fc1b 	bl	80070ac <UART_Start_Receive_DMA>
 8006876:	4603      	mov	r3, r0
 8006878:	e000      	b.n	800687c <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800687a:	2302      	movs	r3, #2
  }
}
 800687c:	4618      	mov	r0, r3
 800687e:	3710      	adds	r7, #16
 8006880:	46bd      	mov	sp, r7
 8006882:	bd80      	pop	{r7, pc}

08006884 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b0ba      	sub	sp, #232	@ 0xe8
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	68db      	ldr	r3, [r3, #12]
 800689c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	695b      	ldr	r3, [r3, #20]
 80068a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80068aa:	2300      	movs	r3, #0
 80068ac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80068b0:	2300      	movs	r3, #0
 80068b2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80068b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068ba:	f003 030f 	and.w	r3, r3, #15
 80068be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80068c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d10f      	bne.n	80068ea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80068ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068ce:	f003 0320 	and.w	r3, r3, #32
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d009      	beq.n	80068ea <HAL_UART_IRQHandler+0x66>
 80068d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068da:	f003 0320 	and.w	r3, r3, #32
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d003      	beq.n	80068ea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80068e2:	6878      	ldr	r0, [r7, #4]
 80068e4:	f000 fd83 	bl	80073ee <UART_Receive_IT>
      return;
 80068e8:	e25b      	b.n	8006da2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80068ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	f000 80de 	beq.w	8006ab0 <HAL_UART_IRQHandler+0x22c>
 80068f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068f8:	f003 0301 	and.w	r3, r3, #1
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d106      	bne.n	800690e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006900:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006904:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006908:	2b00      	cmp	r3, #0
 800690a:	f000 80d1 	beq.w	8006ab0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800690e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006912:	f003 0301 	and.w	r3, r3, #1
 8006916:	2b00      	cmp	r3, #0
 8006918:	d00b      	beq.n	8006932 <HAL_UART_IRQHandler+0xae>
 800691a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800691e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006922:	2b00      	cmp	r3, #0
 8006924:	d005      	beq.n	8006932 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800692a:	f043 0201 	orr.w	r2, r3, #1
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006932:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006936:	f003 0304 	and.w	r3, r3, #4
 800693a:	2b00      	cmp	r3, #0
 800693c:	d00b      	beq.n	8006956 <HAL_UART_IRQHandler+0xd2>
 800693e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006942:	f003 0301 	and.w	r3, r3, #1
 8006946:	2b00      	cmp	r3, #0
 8006948:	d005      	beq.n	8006956 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800694e:	f043 0202 	orr.w	r2, r3, #2
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006956:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800695a:	f003 0302 	and.w	r3, r3, #2
 800695e:	2b00      	cmp	r3, #0
 8006960:	d00b      	beq.n	800697a <HAL_UART_IRQHandler+0xf6>
 8006962:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006966:	f003 0301 	and.w	r3, r3, #1
 800696a:	2b00      	cmp	r3, #0
 800696c:	d005      	beq.n	800697a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006972:	f043 0204 	orr.w	r2, r3, #4
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800697a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800697e:	f003 0308 	and.w	r3, r3, #8
 8006982:	2b00      	cmp	r3, #0
 8006984:	d011      	beq.n	80069aa <HAL_UART_IRQHandler+0x126>
 8006986:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800698a:	f003 0320 	and.w	r3, r3, #32
 800698e:	2b00      	cmp	r3, #0
 8006990:	d105      	bne.n	800699e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006992:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006996:	f003 0301 	and.w	r3, r3, #1
 800699a:	2b00      	cmp	r3, #0
 800699c:	d005      	beq.n	80069aa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069a2:	f043 0208 	orr.w	r2, r3, #8
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	f000 81f2 	beq.w	8006d98 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80069b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069b8:	f003 0320 	and.w	r3, r3, #32
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d008      	beq.n	80069d2 <HAL_UART_IRQHandler+0x14e>
 80069c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069c4:	f003 0320 	and.w	r3, r3, #32
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d002      	beq.n	80069d2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80069cc:	6878      	ldr	r0, [r7, #4]
 80069ce:	f000 fd0e 	bl	80073ee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	695b      	ldr	r3, [r3, #20]
 80069d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069dc:	2b40      	cmp	r3, #64	@ 0x40
 80069de:	bf0c      	ite	eq
 80069e0:	2301      	moveq	r3, #1
 80069e2:	2300      	movne	r3, #0
 80069e4:	b2db      	uxtb	r3, r3
 80069e6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069ee:	f003 0308 	and.w	r3, r3, #8
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d103      	bne.n	80069fe <HAL_UART_IRQHandler+0x17a>
 80069f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d04f      	beq.n	8006a9e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80069fe:	6878      	ldr	r0, [r7, #4]
 8006a00:	f000 fc16 	bl	8007230 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	695b      	ldr	r3, [r3, #20]
 8006a0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a0e:	2b40      	cmp	r3, #64	@ 0x40
 8006a10:	d141      	bne.n	8006a96 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	3314      	adds	r3, #20
 8006a18:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a1c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006a20:	e853 3f00 	ldrex	r3, [r3]
 8006a24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006a28:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006a2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a30:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	3314      	adds	r3, #20
 8006a3a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006a3e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006a42:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a46:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006a4a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006a4e:	e841 2300 	strex	r3, r2, [r1]
 8006a52:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006a56:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d1d9      	bne.n	8006a12 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d013      	beq.n	8006a8e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a6a:	4a7e      	ldr	r2, [pc, #504]	@ (8006c64 <HAL_UART_IRQHandler+0x3e0>)
 8006a6c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a72:	4618      	mov	r0, r3
 8006a74:	f7fc fcb2 	bl	80033dc <HAL_DMA_Abort_IT>
 8006a78:	4603      	mov	r3, r0
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d016      	beq.n	8006aac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a84:	687a      	ldr	r2, [r7, #4]
 8006a86:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006a88:	4610      	mov	r0, r2
 8006a8a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a8c:	e00e      	b.n	8006aac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f000 f99e 	bl	8006dd0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a94:	e00a      	b.n	8006aac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006a96:	6878      	ldr	r0, [r7, #4]
 8006a98:	f000 f99a 	bl	8006dd0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a9c:	e006      	b.n	8006aac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	f000 f996 	bl	8006dd0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006aaa:	e175      	b.n	8006d98 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006aac:	bf00      	nop
    return;
 8006aae:	e173      	b.n	8006d98 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	f040 814f 	bne.w	8006d58 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006aba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006abe:	f003 0310 	and.w	r3, r3, #16
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	f000 8148 	beq.w	8006d58 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006ac8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006acc:	f003 0310 	and.w	r3, r3, #16
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	f000 8141 	beq.w	8006d58 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	60bb      	str	r3, [r7, #8]
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	60bb      	str	r3, [r7, #8]
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	685b      	ldr	r3, [r3, #4]
 8006ae8:	60bb      	str	r3, [r7, #8]
 8006aea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	695b      	ldr	r3, [r3, #20]
 8006af2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006af6:	2b40      	cmp	r3, #64	@ 0x40
 8006af8:	f040 80b6 	bne.w	8006c68 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006b08:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	f000 8145 	beq.w	8006d9c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006b16:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b1a:	429a      	cmp	r2, r3
 8006b1c:	f080 813e 	bcs.w	8006d9c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b26:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b2c:	69db      	ldr	r3, [r3, #28]
 8006b2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b32:	f000 8088 	beq.w	8006c46 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	330c      	adds	r3, #12
 8006b3c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b40:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006b44:	e853 3f00 	ldrex	r3, [r3]
 8006b48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006b4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006b50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b54:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	330c      	adds	r3, #12
 8006b5e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006b62:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006b66:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b6a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006b6e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006b72:	e841 2300 	strex	r3, r2, [r1]
 8006b76:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006b7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d1d9      	bne.n	8006b36 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	3314      	adds	r3, #20
 8006b88:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b8a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006b8c:	e853 3f00 	ldrex	r3, [r3]
 8006b90:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006b92:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006b94:	f023 0301 	bic.w	r3, r3, #1
 8006b98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	3314      	adds	r3, #20
 8006ba2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006ba6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006baa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bac:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006bae:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006bb2:	e841 2300 	strex	r3, r2, [r1]
 8006bb6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006bb8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d1e1      	bne.n	8006b82 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	3314      	adds	r3, #20
 8006bc4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006bc8:	e853 3f00 	ldrex	r3, [r3]
 8006bcc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006bce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006bd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006bd4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	3314      	adds	r3, #20
 8006bde:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006be2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006be4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006be8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006bea:	e841 2300 	strex	r3, r2, [r1]
 8006bee:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006bf0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d1e3      	bne.n	8006bbe <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2220      	movs	r2, #32
 8006bfa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2200      	movs	r2, #0
 8006c02:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	330c      	adds	r3, #12
 8006c0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c0e:	e853 3f00 	ldrex	r3, [r3]
 8006c12:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006c14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c16:	f023 0310 	bic.w	r3, r3, #16
 8006c1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	330c      	adds	r3, #12
 8006c24:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006c28:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006c2a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c2c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006c2e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006c30:	e841 2300 	strex	r3, r2, [r1]
 8006c34:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006c36:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d1e3      	bne.n	8006c04 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c40:	4618      	mov	r0, r3
 8006c42:	f7fc fb5b 	bl	80032fc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2202      	movs	r2, #2
 8006c4a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006c54:	b29b      	uxth	r3, r3
 8006c56:	1ad3      	subs	r3, r2, r3
 8006c58:	b29b      	uxth	r3, r3
 8006c5a:	4619      	mov	r1, r3
 8006c5c:	6878      	ldr	r0, [r7, #4]
 8006c5e:	f000 f8c1 	bl	8006de4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006c62:	e09b      	b.n	8006d9c <HAL_UART_IRQHandler+0x518>
 8006c64:	080072f7 	.word	0x080072f7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006c70:	b29b      	uxth	r3, r3
 8006c72:	1ad3      	subs	r3, r2, r3
 8006c74:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006c7c:	b29b      	uxth	r3, r3
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	f000 808e 	beq.w	8006da0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006c84:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	f000 8089 	beq.w	8006da0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	330c      	adds	r3, #12
 8006c94:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c98:	e853 3f00 	ldrex	r3, [r3]
 8006c9c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006c9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ca0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ca4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	330c      	adds	r3, #12
 8006cae:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006cb2:	647a      	str	r2, [r7, #68]	@ 0x44
 8006cb4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cb6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006cb8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006cba:	e841 2300 	strex	r3, r2, [r1]
 8006cbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006cc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d1e3      	bne.n	8006c8e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	3314      	adds	r3, #20
 8006ccc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd0:	e853 3f00 	ldrex	r3, [r3]
 8006cd4:	623b      	str	r3, [r7, #32]
   return(result);
 8006cd6:	6a3b      	ldr	r3, [r7, #32]
 8006cd8:	f023 0301 	bic.w	r3, r3, #1
 8006cdc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	3314      	adds	r3, #20
 8006ce6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006cea:	633a      	str	r2, [r7, #48]	@ 0x30
 8006cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006cf0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006cf2:	e841 2300 	strex	r3, r2, [r1]
 8006cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d1e3      	bne.n	8006cc6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2220      	movs	r2, #32
 8006d02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	330c      	adds	r3, #12
 8006d12:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d14:	693b      	ldr	r3, [r7, #16]
 8006d16:	e853 3f00 	ldrex	r3, [r3]
 8006d1a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f023 0310 	bic.w	r3, r3, #16
 8006d22:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	330c      	adds	r3, #12
 8006d2c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006d30:	61fa      	str	r2, [r7, #28]
 8006d32:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d34:	69b9      	ldr	r1, [r7, #24]
 8006d36:	69fa      	ldr	r2, [r7, #28]
 8006d38:	e841 2300 	strex	r3, r2, [r1]
 8006d3c:	617b      	str	r3, [r7, #20]
   return(result);
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d1e3      	bne.n	8006d0c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2202      	movs	r2, #2
 8006d48:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006d4a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006d4e:	4619      	mov	r1, r3
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f000 f847 	bl	8006de4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006d56:	e023      	b.n	8006da0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006d58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d009      	beq.n	8006d78 <HAL_UART_IRQHandler+0x4f4>
 8006d64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d003      	beq.n	8006d78 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006d70:	6878      	ldr	r0, [r7, #4]
 8006d72:	f000 fad4 	bl	800731e <UART_Transmit_IT>
    return;
 8006d76:	e014      	b.n	8006da2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006d78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d00e      	beq.n	8006da2 <HAL_UART_IRQHandler+0x51e>
 8006d84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d008      	beq.n	8006da2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006d90:	6878      	ldr	r0, [r7, #4]
 8006d92:	f000 fb14 	bl	80073be <UART_EndTransmit_IT>
    return;
 8006d96:	e004      	b.n	8006da2 <HAL_UART_IRQHandler+0x51e>
    return;
 8006d98:	bf00      	nop
 8006d9a:	e002      	b.n	8006da2 <HAL_UART_IRQHandler+0x51e>
      return;
 8006d9c:	bf00      	nop
 8006d9e:	e000      	b.n	8006da2 <HAL_UART_IRQHandler+0x51e>
      return;
 8006da0:	bf00      	nop
  }
}
 8006da2:	37e8      	adds	r7, #232	@ 0xe8
 8006da4:	46bd      	mov	sp, r7
 8006da6:	bd80      	pop	{r7, pc}

08006da8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006da8:	b480      	push	{r7}
 8006daa:	b083      	sub	sp, #12
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006db0:	bf00      	nop
 8006db2:	370c      	adds	r7, #12
 8006db4:	46bd      	mov	sp, r7
 8006db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dba:	4770      	bx	lr

08006dbc <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b083      	sub	sp, #12
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006dc4:	bf00      	nop
 8006dc6:	370c      	adds	r7, #12
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dce:	4770      	bx	lr

08006dd0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	b083      	sub	sp, #12
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006dd8:	bf00      	nop
 8006dda:	370c      	adds	r7, #12
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de2:	4770      	bx	lr

08006de4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006de4:	b480      	push	{r7}
 8006de6:	b083      	sub	sp, #12
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
 8006dec:	460b      	mov	r3, r1
 8006dee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006df0:	bf00      	nop
 8006df2:	370c      	adds	r7, #12
 8006df4:	46bd      	mov	sp, r7
 8006df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfa:	4770      	bx	lr

08006dfc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b09c      	sub	sp, #112	@ 0x70
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e08:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d172      	bne.n	8006efe <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006e18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	330c      	adds	r3, #12
 8006e24:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e28:	e853 3f00 	ldrex	r3, [r3]
 8006e2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006e2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006e30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006e34:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006e36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	330c      	adds	r3, #12
 8006e3c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006e3e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006e40:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e42:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006e44:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006e46:	e841 2300 	strex	r3, r2, [r1]
 8006e4a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006e4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d1e5      	bne.n	8006e1e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	3314      	adds	r3, #20
 8006e58:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e5c:	e853 3f00 	ldrex	r3, [r3]
 8006e60:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e64:	f023 0301 	bic.w	r3, r3, #1
 8006e68:	667b      	str	r3, [r7, #100]	@ 0x64
 8006e6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	3314      	adds	r3, #20
 8006e70:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006e72:	647a      	str	r2, [r7, #68]	@ 0x44
 8006e74:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e76:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e78:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e7a:	e841 2300 	strex	r3, r2, [r1]
 8006e7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d1e5      	bne.n	8006e52 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	3314      	adds	r3, #20
 8006e8c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e90:	e853 3f00 	ldrex	r3, [r3]
 8006e94:	623b      	str	r3, [r7, #32]
   return(result);
 8006e96:	6a3b      	ldr	r3, [r7, #32]
 8006e98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e9c:	663b      	str	r3, [r7, #96]	@ 0x60
 8006e9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	3314      	adds	r3, #20
 8006ea4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006ea6:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ea8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eaa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006eac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006eae:	e841 2300 	strex	r3, r2, [r1]
 8006eb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006eb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d1e5      	bne.n	8006e86 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006eba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ebc:	2220      	movs	r2, #32
 8006ebe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ec2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ec6:	2b01      	cmp	r3, #1
 8006ec8:	d119      	bne.n	8006efe <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006eca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	330c      	adds	r3, #12
 8006ed0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ed2:	693b      	ldr	r3, [r7, #16]
 8006ed4:	e853 3f00 	ldrex	r3, [r3]
 8006ed8:	60fb      	str	r3, [r7, #12]
   return(result);
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	f023 0310 	bic.w	r3, r3, #16
 8006ee0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ee2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	330c      	adds	r3, #12
 8006ee8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006eea:	61fa      	str	r2, [r7, #28]
 8006eec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eee:	69b9      	ldr	r1, [r7, #24]
 8006ef0:	69fa      	ldr	r2, [r7, #28]
 8006ef2:	e841 2300 	strex	r3, r2, [r1]
 8006ef6:	617b      	str	r3, [r7, #20]
   return(result);
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d1e5      	bne.n	8006eca <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006efe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f00:	2200      	movs	r2, #0
 8006f02:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	d106      	bne.n	8006f1a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f0e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006f10:	4619      	mov	r1, r3
 8006f12:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006f14:	f7ff ff66 	bl	8006de4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006f18:	e002      	b.n	8006f20 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006f1a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006f1c:	f7fa fa30 	bl	8001380 <HAL_UART_RxCpltCallback>
}
 8006f20:	bf00      	nop
 8006f22:	3770      	adds	r7, #112	@ 0x70
 8006f24:	46bd      	mov	sp, r7
 8006f26:	bd80      	pop	{r7, pc}

08006f28 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b084      	sub	sp, #16
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f34:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2201      	movs	r2, #1
 8006f3a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f40:	2b01      	cmp	r3, #1
 8006f42:	d108      	bne.n	8006f56 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006f48:	085b      	lsrs	r3, r3, #1
 8006f4a:	b29b      	uxth	r3, r3
 8006f4c:	4619      	mov	r1, r3
 8006f4e:	68f8      	ldr	r0, [r7, #12]
 8006f50:	f7ff ff48 	bl	8006de4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006f54:	e002      	b.n	8006f5c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006f56:	68f8      	ldr	r0, [r7, #12]
 8006f58:	f7ff ff30 	bl	8006dbc <HAL_UART_RxHalfCpltCallback>
}
 8006f5c:	bf00      	nop
 8006f5e:	3710      	adds	r7, #16
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}

08006f64 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b084      	sub	sp, #16
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f74:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	695b      	ldr	r3, [r3, #20]
 8006f7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f80:	2b80      	cmp	r3, #128	@ 0x80
 8006f82:	bf0c      	ite	eq
 8006f84:	2301      	moveq	r3, #1
 8006f86:	2300      	movne	r3, #0
 8006f88:	b2db      	uxtb	r3, r3
 8006f8a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f92:	b2db      	uxtb	r3, r3
 8006f94:	2b21      	cmp	r3, #33	@ 0x21
 8006f96:	d108      	bne.n	8006faa <UART_DMAError+0x46>
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d005      	beq.n	8006faa <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006fa4:	68b8      	ldr	r0, [r7, #8]
 8006fa6:	f000 f91b 	bl	80071e0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	695b      	ldr	r3, [r3, #20]
 8006fb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fb4:	2b40      	cmp	r3, #64	@ 0x40
 8006fb6:	bf0c      	ite	eq
 8006fb8:	2301      	moveq	r3, #1
 8006fba:	2300      	movne	r3, #0
 8006fbc:	b2db      	uxtb	r3, r3
 8006fbe:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006fc6:	b2db      	uxtb	r3, r3
 8006fc8:	2b22      	cmp	r3, #34	@ 0x22
 8006fca:	d108      	bne.n	8006fde <UART_DMAError+0x7a>
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d005      	beq.n	8006fde <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006fd8:	68b8      	ldr	r0, [r7, #8]
 8006fda:	f000 f929 	bl	8007230 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fe2:	f043 0210 	orr.w	r2, r3, #16
 8006fe6:	68bb      	ldr	r3, [r7, #8]
 8006fe8:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006fea:	68b8      	ldr	r0, [r7, #8]
 8006fec:	f7ff fef0 	bl	8006dd0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006ff0:	bf00      	nop
 8006ff2:	3710      	adds	r7, #16
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	bd80      	pop	{r7, pc}

08006ff8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b086      	sub	sp, #24
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	60f8      	str	r0, [r7, #12]
 8007000:	60b9      	str	r1, [r7, #8]
 8007002:	603b      	str	r3, [r7, #0]
 8007004:	4613      	mov	r3, r2
 8007006:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007008:	e03b      	b.n	8007082 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800700a:	6a3b      	ldr	r3, [r7, #32]
 800700c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007010:	d037      	beq.n	8007082 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007012:	f7fb ff2b 	bl	8002e6c <HAL_GetTick>
 8007016:	4602      	mov	r2, r0
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	1ad3      	subs	r3, r2, r3
 800701c:	6a3a      	ldr	r2, [r7, #32]
 800701e:	429a      	cmp	r2, r3
 8007020:	d302      	bcc.n	8007028 <UART_WaitOnFlagUntilTimeout+0x30>
 8007022:	6a3b      	ldr	r3, [r7, #32]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d101      	bne.n	800702c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007028:	2303      	movs	r3, #3
 800702a:	e03a      	b.n	80070a2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	68db      	ldr	r3, [r3, #12]
 8007032:	f003 0304 	and.w	r3, r3, #4
 8007036:	2b00      	cmp	r3, #0
 8007038:	d023      	beq.n	8007082 <UART_WaitOnFlagUntilTimeout+0x8a>
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	2b80      	cmp	r3, #128	@ 0x80
 800703e:	d020      	beq.n	8007082 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	2b40      	cmp	r3, #64	@ 0x40
 8007044:	d01d      	beq.n	8007082 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f003 0308 	and.w	r3, r3, #8
 8007050:	2b08      	cmp	r3, #8
 8007052:	d116      	bne.n	8007082 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007054:	2300      	movs	r3, #0
 8007056:	617b      	str	r3, [r7, #20]
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	617b      	str	r3, [r7, #20]
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	685b      	ldr	r3, [r3, #4]
 8007066:	617b      	str	r3, [r7, #20]
 8007068:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800706a:	68f8      	ldr	r0, [r7, #12]
 800706c:	f000 f8e0 	bl	8007230 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	2208      	movs	r2, #8
 8007074:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	2200      	movs	r2, #0
 800707a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800707e:	2301      	movs	r3, #1
 8007080:	e00f      	b.n	80070a2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	681a      	ldr	r2, [r3, #0]
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	4013      	ands	r3, r2
 800708c:	68ba      	ldr	r2, [r7, #8]
 800708e:	429a      	cmp	r2, r3
 8007090:	bf0c      	ite	eq
 8007092:	2301      	moveq	r3, #1
 8007094:	2300      	movne	r3, #0
 8007096:	b2db      	uxtb	r3, r3
 8007098:	461a      	mov	r2, r3
 800709a:	79fb      	ldrb	r3, [r7, #7]
 800709c:	429a      	cmp	r2, r3
 800709e:	d0b4      	beq.n	800700a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80070a0:	2300      	movs	r3, #0
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	3718      	adds	r7, #24
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bd80      	pop	{r7, pc}
	...

080070ac <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b098      	sub	sp, #96	@ 0x60
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	60f8      	str	r0, [r7, #12]
 80070b4:	60b9      	str	r1, [r7, #8]
 80070b6:	4613      	mov	r3, r2
 80070b8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80070ba:	68ba      	ldr	r2, [r7, #8]
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	88fa      	ldrh	r2, [r7, #6]
 80070c4:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	2200      	movs	r2, #0
 80070ca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	2222      	movs	r2, #34	@ 0x22
 80070d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070d8:	4a3e      	ldr	r2, [pc, #248]	@ (80071d4 <UART_Start_Receive_DMA+0x128>)
 80070da:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070e0:	4a3d      	ldr	r2, [pc, #244]	@ (80071d8 <UART_Start_Receive_DMA+0x12c>)
 80070e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070e8:	4a3c      	ldr	r2, [pc, #240]	@ (80071dc <UART_Start_Receive_DMA+0x130>)
 80070ea:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070f0:	2200      	movs	r2, #0
 80070f2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80070f4:	f107 0308 	add.w	r3, r7, #8
 80070f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	3304      	adds	r3, #4
 8007104:	4619      	mov	r1, r3
 8007106:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007108:	681a      	ldr	r2, [r3, #0]
 800710a:	88fb      	ldrh	r3, [r7, #6]
 800710c:	f7fc f89e 	bl	800324c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007110:	2300      	movs	r3, #0
 8007112:	613b      	str	r3, [r7, #16]
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	613b      	str	r3, [r7, #16]
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	685b      	ldr	r3, [r3, #4]
 8007122:	613b      	str	r3, [r7, #16]
 8007124:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	691b      	ldr	r3, [r3, #16]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d019      	beq.n	8007162 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	330c      	adds	r3, #12
 8007134:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007136:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007138:	e853 3f00 	ldrex	r3, [r3]
 800713c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800713e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007140:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007144:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	330c      	adds	r3, #12
 800714c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800714e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007150:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007152:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007154:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007156:	e841 2300 	strex	r3, r2, [r1]
 800715a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800715c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800715e:	2b00      	cmp	r3, #0
 8007160:	d1e5      	bne.n	800712e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	3314      	adds	r3, #20
 8007168:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800716a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800716c:	e853 3f00 	ldrex	r3, [r3]
 8007170:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007174:	f043 0301 	orr.w	r3, r3, #1
 8007178:	657b      	str	r3, [r7, #84]	@ 0x54
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	3314      	adds	r3, #20
 8007180:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007182:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007184:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007186:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007188:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800718a:	e841 2300 	strex	r3, r2, [r1]
 800718e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007192:	2b00      	cmp	r3, #0
 8007194:	d1e5      	bne.n	8007162 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	3314      	adds	r3, #20
 800719c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800719e:	69bb      	ldr	r3, [r7, #24]
 80071a0:	e853 3f00 	ldrex	r3, [r3]
 80071a4:	617b      	str	r3, [r7, #20]
   return(result);
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80071ac:	653b      	str	r3, [r7, #80]	@ 0x50
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	3314      	adds	r3, #20
 80071b4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80071b6:	627a      	str	r2, [r7, #36]	@ 0x24
 80071b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ba:	6a39      	ldr	r1, [r7, #32]
 80071bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071be:	e841 2300 	strex	r3, r2, [r1]
 80071c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80071c4:	69fb      	ldr	r3, [r7, #28]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d1e5      	bne.n	8007196 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80071ca:	2300      	movs	r3, #0
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	3760      	adds	r7, #96	@ 0x60
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bd80      	pop	{r7, pc}
 80071d4:	08006dfd 	.word	0x08006dfd
 80071d8:	08006f29 	.word	0x08006f29
 80071dc:	08006f65 	.word	0x08006f65

080071e0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80071e0:	b480      	push	{r7}
 80071e2:	b089      	sub	sp, #36	@ 0x24
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	330c      	adds	r3, #12
 80071ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	e853 3f00 	ldrex	r3, [r3]
 80071f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80071fe:	61fb      	str	r3, [r7, #28]
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	330c      	adds	r3, #12
 8007206:	69fa      	ldr	r2, [r7, #28]
 8007208:	61ba      	str	r2, [r7, #24]
 800720a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800720c:	6979      	ldr	r1, [r7, #20]
 800720e:	69ba      	ldr	r2, [r7, #24]
 8007210:	e841 2300 	strex	r3, r2, [r1]
 8007214:	613b      	str	r3, [r7, #16]
   return(result);
 8007216:	693b      	ldr	r3, [r7, #16]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d1e5      	bne.n	80071e8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2220      	movs	r2, #32
 8007220:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007224:	bf00      	nop
 8007226:	3724      	adds	r7, #36	@ 0x24
 8007228:	46bd      	mov	sp, r7
 800722a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722e:	4770      	bx	lr

08007230 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007230:	b480      	push	{r7}
 8007232:	b095      	sub	sp, #84	@ 0x54
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	330c      	adds	r3, #12
 800723e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007242:	e853 3f00 	ldrex	r3, [r3]
 8007246:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800724a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800724e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	330c      	adds	r3, #12
 8007256:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007258:	643a      	str	r2, [r7, #64]	@ 0x40
 800725a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800725c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800725e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007260:	e841 2300 	strex	r3, r2, [r1]
 8007264:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007268:	2b00      	cmp	r3, #0
 800726a:	d1e5      	bne.n	8007238 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	3314      	adds	r3, #20
 8007272:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007274:	6a3b      	ldr	r3, [r7, #32]
 8007276:	e853 3f00 	ldrex	r3, [r3]
 800727a:	61fb      	str	r3, [r7, #28]
   return(result);
 800727c:	69fb      	ldr	r3, [r7, #28]
 800727e:	f023 0301 	bic.w	r3, r3, #1
 8007282:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	3314      	adds	r3, #20
 800728a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800728c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800728e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007290:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007292:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007294:	e841 2300 	strex	r3, r2, [r1]
 8007298:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800729a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800729c:	2b00      	cmp	r3, #0
 800729e:	d1e5      	bne.n	800726c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072a4:	2b01      	cmp	r3, #1
 80072a6:	d119      	bne.n	80072dc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	330c      	adds	r3, #12
 80072ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	e853 3f00 	ldrex	r3, [r3]
 80072b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	f023 0310 	bic.w	r3, r3, #16
 80072be:	647b      	str	r3, [r7, #68]	@ 0x44
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	330c      	adds	r3, #12
 80072c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072c8:	61ba      	str	r2, [r7, #24]
 80072ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072cc:	6979      	ldr	r1, [r7, #20]
 80072ce:	69ba      	ldr	r2, [r7, #24]
 80072d0:	e841 2300 	strex	r3, r2, [r1]
 80072d4:	613b      	str	r3, [r7, #16]
   return(result);
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d1e5      	bne.n	80072a8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2220      	movs	r2, #32
 80072e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2200      	movs	r2, #0
 80072e8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80072ea:	bf00      	nop
 80072ec:	3754      	adds	r7, #84	@ 0x54
 80072ee:	46bd      	mov	sp, r7
 80072f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f4:	4770      	bx	lr

080072f6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80072f6:	b580      	push	{r7, lr}
 80072f8:	b084      	sub	sp, #16
 80072fa:	af00      	add	r7, sp, #0
 80072fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007302:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	2200      	movs	r2, #0
 8007308:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	2200      	movs	r2, #0
 800730e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007310:	68f8      	ldr	r0, [r7, #12]
 8007312:	f7ff fd5d 	bl	8006dd0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007316:	bf00      	nop
 8007318:	3710      	adds	r7, #16
 800731a:	46bd      	mov	sp, r7
 800731c:	bd80      	pop	{r7, pc}

0800731e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800731e:	b480      	push	{r7}
 8007320:	b085      	sub	sp, #20
 8007322:	af00      	add	r7, sp, #0
 8007324:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800732c:	b2db      	uxtb	r3, r3
 800732e:	2b21      	cmp	r3, #33	@ 0x21
 8007330:	d13e      	bne.n	80073b0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	689b      	ldr	r3, [r3, #8]
 8007336:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800733a:	d114      	bne.n	8007366 <UART_Transmit_IT+0x48>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	691b      	ldr	r3, [r3, #16]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d110      	bne.n	8007366 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	6a1b      	ldr	r3, [r3, #32]
 8007348:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	881b      	ldrh	r3, [r3, #0]
 800734e:	461a      	mov	r2, r3
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007358:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6a1b      	ldr	r3, [r3, #32]
 800735e:	1c9a      	adds	r2, r3, #2
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	621a      	str	r2, [r3, #32]
 8007364:	e008      	b.n	8007378 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6a1b      	ldr	r3, [r3, #32]
 800736a:	1c59      	adds	r1, r3, #1
 800736c:	687a      	ldr	r2, [r7, #4]
 800736e:	6211      	str	r1, [r2, #32]
 8007370:	781a      	ldrb	r2, [r3, #0]
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800737c:	b29b      	uxth	r3, r3
 800737e:	3b01      	subs	r3, #1
 8007380:	b29b      	uxth	r3, r3
 8007382:	687a      	ldr	r2, [r7, #4]
 8007384:	4619      	mov	r1, r3
 8007386:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007388:	2b00      	cmp	r3, #0
 800738a:	d10f      	bne.n	80073ac <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	68da      	ldr	r2, [r3, #12]
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800739a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	68da      	ldr	r2, [r3, #12]
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80073aa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80073ac:	2300      	movs	r3, #0
 80073ae:	e000      	b.n	80073b2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80073b0:	2302      	movs	r3, #2
  }
}
 80073b2:	4618      	mov	r0, r3
 80073b4:	3714      	adds	r7, #20
 80073b6:	46bd      	mov	sp, r7
 80073b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073bc:	4770      	bx	lr

080073be <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80073be:	b580      	push	{r7, lr}
 80073c0:	b082      	sub	sp, #8
 80073c2:	af00      	add	r7, sp, #0
 80073c4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	68da      	ldr	r2, [r3, #12]
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80073d4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2220      	movs	r2, #32
 80073da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80073de:	6878      	ldr	r0, [r7, #4]
 80073e0:	f7ff fce2 	bl	8006da8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80073e4:	2300      	movs	r3, #0
}
 80073e6:	4618      	mov	r0, r3
 80073e8:	3708      	adds	r7, #8
 80073ea:	46bd      	mov	sp, r7
 80073ec:	bd80      	pop	{r7, pc}

080073ee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80073ee:	b580      	push	{r7, lr}
 80073f0:	b08c      	sub	sp, #48	@ 0x30
 80073f2:	af00      	add	r7, sp, #0
 80073f4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80073fc:	b2db      	uxtb	r3, r3
 80073fe:	2b22      	cmp	r3, #34	@ 0x22
 8007400:	f040 80ae 	bne.w	8007560 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	689b      	ldr	r3, [r3, #8]
 8007408:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800740c:	d117      	bne.n	800743e <UART_Receive_IT+0x50>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	691b      	ldr	r3, [r3, #16]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d113      	bne.n	800743e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007416:	2300      	movs	r3, #0
 8007418:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800741e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	b29b      	uxth	r3, r3
 8007428:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800742c:	b29a      	uxth	r2, r3
 800742e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007430:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007436:	1c9a      	adds	r2, r3, #2
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	629a      	str	r2, [r3, #40]	@ 0x28
 800743c:	e026      	b.n	800748c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007442:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8007444:	2300      	movs	r3, #0
 8007446:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	689b      	ldr	r3, [r3, #8]
 800744c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007450:	d007      	beq.n	8007462 <UART_Receive_IT+0x74>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d10a      	bne.n	8007470 <UART_Receive_IT+0x82>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	691b      	ldr	r3, [r3, #16]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d106      	bne.n	8007470 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	685b      	ldr	r3, [r3, #4]
 8007468:	b2da      	uxtb	r2, r3
 800746a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800746c:	701a      	strb	r2, [r3, #0]
 800746e:	e008      	b.n	8007482 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	685b      	ldr	r3, [r3, #4]
 8007476:	b2db      	uxtb	r3, r3
 8007478:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800747c:	b2da      	uxtb	r2, r3
 800747e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007480:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007486:	1c5a      	adds	r2, r3, #1
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007490:	b29b      	uxth	r3, r3
 8007492:	3b01      	subs	r3, #1
 8007494:	b29b      	uxth	r3, r3
 8007496:	687a      	ldr	r2, [r7, #4]
 8007498:	4619      	mov	r1, r3
 800749a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800749c:	2b00      	cmp	r3, #0
 800749e:	d15d      	bne.n	800755c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	68da      	ldr	r2, [r3, #12]
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f022 0220 	bic.w	r2, r2, #32
 80074ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	68da      	ldr	r2, [r3, #12]
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80074be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	695a      	ldr	r2, [r3, #20]
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	f022 0201 	bic.w	r2, r2, #1
 80074ce:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2220      	movs	r2, #32
 80074d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2200      	movs	r2, #0
 80074dc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074e2:	2b01      	cmp	r3, #1
 80074e4:	d135      	bne.n	8007552 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2200      	movs	r2, #0
 80074ea:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	330c      	adds	r3, #12
 80074f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074f4:	697b      	ldr	r3, [r7, #20]
 80074f6:	e853 3f00 	ldrex	r3, [r3]
 80074fa:	613b      	str	r3, [r7, #16]
   return(result);
 80074fc:	693b      	ldr	r3, [r7, #16]
 80074fe:	f023 0310 	bic.w	r3, r3, #16
 8007502:	627b      	str	r3, [r7, #36]	@ 0x24
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	330c      	adds	r3, #12
 800750a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800750c:	623a      	str	r2, [r7, #32]
 800750e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007510:	69f9      	ldr	r1, [r7, #28]
 8007512:	6a3a      	ldr	r2, [r7, #32]
 8007514:	e841 2300 	strex	r3, r2, [r1]
 8007518:	61bb      	str	r3, [r7, #24]
   return(result);
 800751a:	69bb      	ldr	r3, [r7, #24]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d1e5      	bne.n	80074ec <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f003 0310 	and.w	r3, r3, #16
 800752a:	2b10      	cmp	r3, #16
 800752c:	d10a      	bne.n	8007544 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800752e:	2300      	movs	r3, #0
 8007530:	60fb      	str	r3, [r7, #12]
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	60fb      	str	r3, [r7, #12]
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	685b      	ldr	r3, [r3, #4]
 8007540:	60fb      	str	r3, [r7, #12]
 8007542:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007548:	4619      	mov	r1, r3
 800754a:	6878      	ldr	r0, [r7, #4]
 800754c:	f7ff fc4a 	bl	8006de4 <HAL_UARTEx_RxEventCallback>
 8007550:	e002      	b.n	8007558 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007552:	6878      	ldr	r0, [r7, #4]
 8007554:	f7f9 ff14 	bl	8001380 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007558:	2300      	movs	r3, #0
 800755a:	e002      	b.n	8007562 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800755c:	2300      	movs	r3, #0
 800755e:	e000      	b.n	8007562 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007560:	2302      	movs	r3, #2
  }
}
 8007562:	4618      	mov	r0, r3
 8007564:	3730      	adds	r7, #48	@ 0x30
 8007566:	46bd      	mov	sp, r7
 8007568:	bd80      	pop	{r7, pc}
	...

0800756c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800756c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007570:	b0c0      	sub	sp, #256	@ 0x100
 8007572:	af00      	add	r7, sp, #0
 8007574:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	691b      	ldr	r3, [r3, #16]
 8007580:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007588:	68d9      	ldr	r1, [r3, #12]
 800758a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800758e:	681a      	ldr	r2, [r3, #0]
 8007590:	ea40 0301 	orr.w	r3, r0, r1
 8007594:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007596:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800759a:	689a      	ldr	r2, [r3, #8]
 800759c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075a0:	691b      	ldr	r3, [r3, #16]
 80075a2:	431a      	orrs	r2, r3
 80075a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075a8:	695b      	ldr	r3, [r3, #20]
 80075aa:	431a      	orrs	r2, r3
 80075ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075b0:	69db      	ldr	r3, [r3, #28]
 80075b2:	4313      	orrs	r3, r2
 80075b4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80075b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	68db      	ldr	r3, [r3, #12]
 80075c0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80075c4:	f021 010c 	bic.w	r1, r1, #12
 80075c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075cc:	681a      	ldr	r2, [r3, #0]
 80075ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80075d2:	430b      	orrs	r3, r1
 80075d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80075d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	695b      	ldr	r3, [r3, #20]
 80075de:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80075e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075e6:	6999      	ldr	r1, [r3, #24]
 80075e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075ec:	681a      	ldr	r2, [r3, #0]
 80075ee:	ea40 0301 	orr.w	r3, r0, r1
 80075f2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80075f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075f8:	681a      	ldr	r2, [r3, #0]
 80075fa:	4b8f      	ldr	r3, [pc, #572]	@ (8007838 <UART_SetConfig+0x2cc>)
 80075fc:	429a      	cmp	r2, r3
 80075fe:	d005      	beq.n	800760c <UART_SetConfig+0xa0>
 8007600:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007604:	681a      	ldr	r2, [r3, #0]
 8007606:	4b8d      	ldr	r3, [pc, #564]	@ (800783c <UART_SetConfig+0x2d0>)
 8007608:	429a      	cmp	r2, r3
 800760a:	d104      	bne.n	8007616 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800760c:	f7fd fc20 	bl	8004e50 <HAL_RCC_GetPCLK2Freq>
 8007610:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007614:	e003      	b.n	800761e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007616:	f7fd fc07 	bl	8004e28 <HAL_RCC_GetPCLK1Freq>
 800761a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800761e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007622:	69db      	ldr	r3, [r3, #28]
 8007624:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007628:	f040 810c 	bne.w	8007844 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800762c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007630:	2200      	movs	r2, #0
 8007632:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007636:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800763a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800763e:	4622      	mov	r2, r4
 8007640:	462b      	mov	r3, r5
 8007642:	1891      	adds	r1, r2, r2
 8007644:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007646:	415b      	adcs	r3, r3
 8007648:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800764a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800764e:	4621      	mov	r1, r4
 8007650:	eb12 0801 	adds.w	r8, r2, r1
 8007654:	4629      	mov	r1, r5
 8007656:	eb43 0901 	adc.w	r9, r3, r1
 800765a:	f04f 0200 	mov.w	r2, #0
 800765e:	f04f 0300 	mov.w	r3, #0
 8007662:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007666:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800766a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800766e:	4690      	mov	r8, r2
 8007670:	4699      	mov	r9, r3
 8007672:	4623      	mov	r3, r4
 8007674:	eb18 0303 	adds.w	r3, r8, r3
 8007678:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800767c:	462b      	mov	r3, r5
 800767e:	eb49 0303 	adc.w	r3, r9, r3
 8007682:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007686:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800768a:	685b      	ldr	r3, [r3, #4]
 800768c:	2200      	movs	r2, #0
 800768e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007692:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007696:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800769a:	460b      	mov	r3, r1
 800769c:	18db      	adds	r3, r3, r3
 800769e:	653b      	str	r3, [r7, #80]	@ 0x50
 80076a0:	4613      	mov	r3, r2
 80076a2:	eb42 0303 	adc.w	r3, r2, r3
 80076a6:	657b      	str	r3, [r7, #84]	@ 0x54
 80076a8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80076ac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80076b0:	f7f9 fb0a 	bl	8000cc8 <__aeabi_uldivmod>
 80076b4:	4602      	mov	r2, r0
 80076b6:	460b      	mov	r3, r1
 80076b8:	4b61      	ldr	r3, [pc, #388]	@ (8007840 <UART_SetConfig+0x2d4>)
 80076ba:	fba3 2302 	umull	r2, r3, r3, r2
 80076be:	095b      	lsrs	r3, r3, #5
 80076c0:	011c      	lsls	r4, r3, #4
 80076c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80076c6:	2200      	movs	r2, #0
 80076c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80076cc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80076d0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80076d4:	4642      	mov	r2, r8
 80076d6:	464b      	mov	r3, r9
 80076d8:	1891      	adds	r1, r2, r2
 80076da:	64b9      	str	r1, [r7, #72]	@ 0x48
 80076dc:	415b      	adcs	r3, r3
 80076de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80076e0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80076e4:	4641      	mov	r1, r8
 80076e6:	eb12 0a01 	adds.w	sl, r2, r1
 80076ea:	4649      	mov	r1, r9
 80076ec:	eb43 0b01 	adc.w	fp, r3, r1
 80076f0:	f04f 0200 	mov.w	r2, #0
 80076f4:	f04f 0300 	mov.w	r3, #0
 80076f8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80076fc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007700:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007704:	4692      	mov	sl, r2
 8007706:	469b      	mov	fp, r3
 8007708:	4643      	mov	r3, r8
 800770a:	eb1a 0303 	adds.w	r3, sl, r3
 800770e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007712:	464b      	mov	r3, r9
 8007714:	eb4b 0303 	adc.w	r3, fp, r3
 8007718:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800771c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007720:	685b      	ldr	r3, [r3, #4]
 8007722:	2200      	movs	r2, #0
 8007724:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007728:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800772c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007730:	460b      	mov	r3, r1
 8007732:	18db      	adds	r3, r3, r3
 8007734:	643b      	str	r3, [r7, #64]	@ 0x40
 8007736:	4613      	mov	r3, r2
 8007738:	eb42 0303 	adc.w	r3, r2, r3
 800773c:	647b      	str	r3, [r7, #68]	@ 0x44
 800773e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007742:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007746:	f7f9 fabf 	bl	8000cc8 <__aeabi_uldivmod>
 800774a:	4602      	mov	r2, r0
 800774c:	460b      	mov	r3, r1
 800774e:	4611      	mov	r1, r2
 8007750:	4b3b      	ldr	r3, [pc, #236]	@ (8007840 <UART_SetConfig+0x2d4>)
 8007752:	fba3 2301 	umull	r2, r3, r3, r1
 8007756:	095b      	lsrs	r3, r3, #5
 8007758:	2264      	movs	r2, #100	@ 0x64
 800775a:	fb02 f303 	mul.w	r3, r2, r3
 800775e:	1acb      	subs	r3, r1, r3
 8007760:	00db      	lsls	r3, r3, #3
 8007762:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007766:	4b36      	ldr	r3, [pc, #216]	@ (8007840 <UART_SetConfig+0x2d4>)
 8007768:	fba3 2302 	umull	r2, r3, r3, r2
 800776c:	095b      	lsrs	r3, r3, #5
 800776e:	005b      	lsls	r3, r3, #1
 8007770:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007774:	441c      	add	r4, r3
 8007776:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800777a:	2200      	movs	r2, #0
 800777c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007780:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007784:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007788:	4642      	mov	r2, r8
 800778a:	464b      	mov	r3, r9
 800778c:	1891      	adds	r1, r2, r2
 800778e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007790:	415b      	adcs	r3, r3
 8007792:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007794:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007798:	4641      	mov	r1, r8
 800779a:	1851      	adds	r1, r2, r1
 800779c:	6339      	str	r1, [r7, #48]	@ 0x30
 800779e:	4649      	mov	r1, r9
 80077a0:	414b      	adcs	r3, r1
 80077a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80077a4:	f04f 0200 	mov.w	r2, #0
 80077a8:	f04f 0300 	mov.w	r3, #0
 80077ac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80077b0:	4659      	mov	r1, fp
 80077b2:	00cb      	lsls	r3, r1, #3
 80077b4:	4651      	mov	r1, sl
 80077b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80077ba:	4651      	mov	r1, sl
 80077bc:	00ca      	lsls	r2, r1, #3
 80077be:	4610      	mov	r0, r2
 80077c0:	4619      	mov	r1, r3
 80077c2:	4603      	mov	r3, r0
 80077c4:	4642      	mov	r2, r8
 80077c6:	189b      	adds	r3, r3, r2
 80077c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80077cc:	464b      	mov	r3, r9
 80077ce:	460a      	mov	r2, r1
 80077d0:	eb42 0303 	adc.w	r3, r2, r3
 80077d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80077d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077dc:	685b      	ldr	r3, [r3, #4]
 80077de:	2200      	movs	r2, #0
 80077e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80077e4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80077e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80077ec:	460b      	mov	r3, r1
 80077ee:	18db      	adds	r3, r3, r3
 80077f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80077f2:	4613      	mov	r3, r2
 80077f4:	eb42 0303 	adc.w	r3, r2, r3
 80077f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80077fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80077fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007802:	f7f9 fa61 	bl	8000cc8 <__aeabi_uldivmod>
 8007806:	4602      	mov	r2, r0
 8007808:	460b      	mov	r3, r1
 800780a:	4b0d      	ldr	r3, [pc, #52]	@ (8007840 <UART_SetConfig+0x2d4>)
 800780c:	fba3 1302 	umull	r1, r3, r3, r2
 8007810:	095b      	lsrs	r3, r3, #5
 8007812:	2164      	movs	r1, #100	@ 0x64
 8007814:	fb01 f303 	mul.w	r3, r1, r3
 8007818:	1ad3      	subs	r3, r2, r3
 800781a:	00db      	lsls	r3, r3, #3
 800781c:	3332      	adds	r3, #50	@ 0x32
 800781e:	4a08      	ldr	r2, [pc, #32]	@ (8007840 <UART_SetConfig+0x2d4>)
 8007820:	fba2 2303 	umull	r2, r3, r2, r3
 8007824:	095b      	lsrs	r3, r3, #5
 8007826:	f003 0207 	and.w	r2, r3, #7
 800782a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	4422      	add	r2, r4
 8007832:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007834:	e106      	b.n	8007a44 <UART_SetConfig+0x4d8>
 8007836:	bf00      	nop
 8007838:	40011000 	.word	0x40011000
 800783c:	40011400 	.word	0x40011400
 8007840:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007844:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007848:	2200      	movs	r2, #0
 800784a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800784e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007852:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007856:	4642      	mov	r2, r8
 8007858:	464b      	mov	r3, r9
 800785a:	1891      	adds	r1, r2, r2
 800785c:	6239      	str	r1, [r7, #32]
 800785e:	415b      	adcs	r3, r3
 8007860:	627b      	str	r3, [r7, #36]	@ 0x24
 8007862:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007866:	4641      	mov	r1, r8
 8007868:	1854      	adds	r4, r2, r1
 800786a:	4649      	mov	r1, r9
 800786c:	eb43 0501 	adc.w	r5, r3, r1
 8007870:	f04f 0200 	mov.w	r2, #0
 8007874:	f04f 0300 	mov.w	r3, #0
 8007878:	00eb      	lsls	r3, r5, #3
 800787a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800787e:	00e2      	lsls	r2, r4, #3
 8007880:	4614      	mov	r4, r2
 8007882:	461d      	mov	r5, r3
 8007884:	4643      	mov	r3, r8
 8007886:	18e3      	adds	r3, r4, r3
 8007888:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800788c:	464b      	mov	r3, r9
 800788e:	eb45 0303 	adc.w	r3, r5, r3
 8007892:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007896:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800789a:	685b      	ldr	r3, [r3, #4]
 800789c:	2200      	movs	r2, #0
 800789e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80078a2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80078a6:	f04f 0200 	mov.w	r2, #0
 80078aa:	f04f 0300 	mov.w	r3, #0
 80078ae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80078b2:	4629      	mov	r1, r5
 80078b4:	008b      	lsls	r3, r1, #2
 80078b6:	4621      	mov	r1, r4
 80078b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80078bc:	4621      	mov	r1, r4
 80078be:	008a      	lsls	r2, r1, #2
 80078c0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80078c4:	f7f9 fa00 	bl	8000cc8 <__aeabi_uldivmod>
 80078c8:	4602      	mov	r2, r0
 80078ca:	460b      	mov	r3, r1
 80078cc:	4b60      	ldr	r3, [pc, #384]	@ (8007a50 <UART_SetConfig+0x4e4>)
 80078ce:	fba3 2302 	umull	r2, r3, r3, r2
 80078d2:	095b      	lsrs	r3, r3, #5
 80078d4:	011c      	lsls	r4, r3, #4
 80078d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80078da:	2200      	movs	r2, #0
 80078dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80078e0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80078e4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80078e8:	4642      	mov	r2, r8
 80078ea:	464b      	mov	r3, r9
 80078ec:	1891      	adds	r1, r2, r2
 80078ee:	61b9      	str	r1, [r7, #24]
 80078f0:	415b      	adcs	r3, r3
 80078f2:	61fb      	str	r3, [r7, #28]
 80078f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80078f8:	4641      	mov	r1, r8
 80078fa:	1851      	adds	r1, r2, r1
 80078fc:	6139      	str	r1, [r7, #16]
 80078fe:	4649      	mov	r1, r9
 8007900:	414b      	adcs	r3, r1
 8007902:	617b      	str	r3, [r7, #20]
 8007904:	f04f 0200 	mov.w	r2, #0
 8007908:	f04f 0300 	mov.w	r3, #0
 800790c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007910:	4659      	mov	r1, fp
 8007912:	00cb      	lsls	r3, r1, #3
 8007914:	4651      	mov	r1, sl
 8007916:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800791a:	4651      	mov	r1, sl
 800791c:	00ca      	lsls	r2, r1, #3
 800791e:	4610      	mov	r0, r2
 8007920:	4619      	mov	r1, r3
 8007922:	4603      	mov	r3, r0
 8007924:	4642      	mov	r2, r8
 8007926:	189b      	adds	r3, r3, r2
 8007928:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800792c:	464b      	mov	r3, r9
 800792e:	460a      	mov	r2, r1
 8007930:	eb42 0303 	adc.w	r3, r2, r3
 8007934:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800793c:	685b      	ldr	r3, [r3, #4]
 800793e:	2200      	movs	r2, #0
 8007940:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007942:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007944:	f04f 0200 	mov.w	r2, #0
 8007948:	f04f 0300 	mov.w	r3, #0
 800794c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007950:	4649      	mov	r1, r9
 8007952:	008b      	lsls	r3, r1, #2
 8007954:	4641      	mov	r1, r8
 8007956:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800795a:	4641      	mov	r1, r8
 800795c:	008a      	lsls	r2, r1, #2
 800795e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007962:	f7f9 f9b1 	bl	8000cc8 <__aeabi_uldivmod>
 8007966:	4602      	mov	r2, r0
 8007968:	460b      	mov	r3, r1
 800796a:	4611      	mov	r1, r2
 800796c:	4b38      	ldr	r3, [pc, #224]	@ (8007a50 <UART_SetConfig+0x4e4>)
 800796e:	fba3 2301 	umull	r2, r3, r3, r1
 8007972:	095b      	lsrs	r3, r3, #5
 8007974:	2264      	movs	r2, #100	@ 0x64
 8007976:	fb02 f303 	mul.w	r3, r2, r3
 800797a:	1acb      	subs	r3, r1, r3
 800797c:	011b      	lsls	r3, r3, #4
 800797e:	3332      	adds	r3, #50	@ 0x32
 8007980:	4a33      	ldr	r2, [pc, #204]	@ (8007a50 <UART_SetConfig+0x4e4>)
 8007982:	fba2 2303 	umull	r2, r3, r2, r3
 8007986:	095b      	lsrs	r3, r3, #5
 8007988:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800798c:	441c      	add	r4, r3
 800798e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007992:	2200      	movs	r2, #0
 8007994:	673b      	str	r3, [r7, #112]	@ 0x70
 8007996:	677a      	str	r2, [r7, #116]	@ 0x74
 8007998:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800799c:	4642      	mov	r2, r8
 800799e:	464b      	mov	r3, r9
 80079a0:	1891      	adds	r1, r2, r2
 80079a2:	60b9      	str	r1, [r7, #8]
 80079a4:	415b      	adcs	r3, r3
 80079a6:	60fb      	str	r3, [r7, #12]
 80079a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80079ac:	4641      	mov	r1, r8
 80079ae:	1851      	adds	r1, r2, r1
 80079b0:	6039      	str	r1, [r7, #0]
 80079b2:	4649      	mov	r1, r9
 80079b4:	414b      	adcs	r3, r1
 80079b6:	607b      	str	r3, [r7, #4]
 80079b8:	f04f 0200 	mov.w	r2, #0
 80079bc:	f04f 0300 	mov.w	r3, #0
 80079c0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80079c4:	4659      	mov	r1, fp
 80079c6:	00cb      	lsls	r3, r1, #3
 80079c8:	4651      	mov	r1, sl
 80079ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80079ce:	4651      	mov	r1, sl
 80079d0:	00ca      	lsls	r2, r1, #3
 80079d2:	4610      	mov	r0, r2
 80079d4:	4619      	mov	r1, r3
 80079d6:	4603      	mov	r3, r0
 80079d8:	4642      	mov	r2, r8
 80079da:	189b      	adds	r3, r3, r2
 80079dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80079de:	464b      	mov	r3, r9
 80079e0:	460a      	mov	r2, r1
 80079e2:	eb42 0303 	adc.w	r3, r2, r3
 80079e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80079e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079ec:	685b      	ldr	r3, [r3, #4]
 80079ee:	2200      	movs	r2, #0
 80079f0:	663b      	str	r3, [r7, #96]	@ 0x60
 80079f2:	667a      	str	r2, [r7, #100]	@ 0x64
 80079f4:	f04f 0200 	mov.w	r2, #0
 80079f8:	f04f 0300 	mov.w	r3, #0
 80079fc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007a00:	4649      	mov	r1, r9
 8007a02:	008b      	lsls	r3, r1, #2
 8007a04:	4641      	mov	r1, r8
 8007a06:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007a0a:	4641      	mov	r1, r8
 8007a0c:	008a      	lsls	r2, r1, #2
 8007a0e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007a12:	f7f9 f959 	bl	8000cc8 <__aeabi_uldivmod>
 8007a16:	4602      	mov	r2, r0
 8007a18:	460b      	mov	r3, r1
 8007a1a:	4b0d      	ldr	r3, [pc, #52]	@ (8007a50 <UART_SetConfig+0x4e4>)
 8007a1c:	fba3 1302 	umull	r1, r3, r3, r2
 8007a20:	095b      	lsrs	r3, r3, #5
 8007a22:	2164      	movs	r1, #100	@ 0x64
 8007a24:	fb01 f303 	mul.w	r3, r1, r3
 8007a28:	1ad3      	subs	r3, r2, r3
 8007a2a:	011b      	lsls	r3, r3, #4
 8007a2c:	3332      	adds	r3, #50	@ 0x32
 8007a2e:	4a08      	ldr	r2, [pc, #32]	@ (8007a50 <UART_SetConfig+0x4e4>)
 8007a30:	fba2 2303 	umull	r2, r3, r2, r3
 8007a34:	095b      	lsrs	r3, r3, #5
 8007a36:	f003 020f 	and.w	r2, r3, #15
 8007a3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	4422      	add	r2, r4
 8007a42:	609a      	str	r2, [r3, #8]
}
 8007a44:	bf00      	nop
 8007a46:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a50:	51eb851f 	.word	0x51eb851f

08007a54 <__cvt>:
 8007a54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a58:	ec57 6b10 	vmov	r6, r7, d0
 8007a5c:	2f00      	cmp	r7, #0
 8007a5e:	460c      	mov	r4, r1
 8007a60:	4619      	mov	r1, r3
 8007a62:	463b      	mov	r3, r7
 8007a64:	bfbb      	ittet	lt
 8007a66:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007a6a:	461f      	movlt	r7, r3
 8007a6c:	2300      	movge	r3, #0
 8007a6e:	232d      	movlt	r3, #45	@ 0x2d
 8007a70:	700b      	strb	r3, [r1, #0]
 8007a72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007a74:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007a78:	4691      	mov	r9, r2
 8007a7a:	f023 0820 	bic.w	r8, r3, #32
 8007a7e:	bfbc      	itt	lt
 8007a80:	4632      	movlt	r2, r6
 8007a82:	4616      	movlt	r6, r2
 8007a84:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007a88:	d005      	beq.n	8007a96 <__cvt+0x42>
 8007a8a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007a8e:	d100      	bne.n	8007a92 <__cvt+0x3e>
 8007a90:	3401      	adds	r4, #1
 8007a92:	2102      	movs	r1, #2
 8007a94:	e000      	b.n	8007a98 <__cvt+0x44>
 8007a96:	2103      	movs	r1, #3
 8007a98:	ab03      	add	r3, sp, #12
 8007a9a:	9301      	str	r3, [sp, #4]
 8007a9c:	ab02      	add	r3, sp, #8
 8007a9e:	9300      	str	r3, [sp, #0]
 8007aa0:	ec47 6b10 	vmov	d0, r6, r7
 8007aa4:	4653      	mov	r3, sl
 8007aa6:	4622      	mov	r2, r4
 8007aa8:	f001 f97a 	bl	8008da0 <_dtoa_r>
 8007aac:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007ab0:	4605      	mov	r5, r0
 8007ab2:	d119      	bne.n	8007ae8 <__cvt+0x94>
 8007ab4:	f019 0f01 	tst.w	r9, #1
 8007ab8:	d00e      	beq.n	8007ad8 <__cvt+0x84>
 8007aba:	eb00 0904 	add.w	r9, r0, r4
 8007abe:	2200      	movs	r2, #0
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	4630      	mov	r0, r6
 8007ac4:	4639      	mov	r1, r7
 8007ac6:	f7f9 f81f 	bl	8000b08 <__aeabi_dcmpeq>
 8007aca:	b108      	cbz	r0, 8007ad0 <__cvt+0x7c>
 8007acc:	f8cd 900c 	str.w	r9, [sp, #12]
 8007ad0:	2230      	movs	r2, #48	@ 0x30
 8007ad2:	9b03      	ldr	r3, [sp, #12]
 8007ad4:	454b      	cmp	r3, r9
 8007ad6:	d31e      	bcc.n	8007b16 <__cvt+0xc2>
 8007ad8:	9b03      	ldr	r3, [sp, #12]
 8007ada:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007adc:	1b5b      	subs	r3, r3, r5
 8007ade:	4628      	mov	r0, r5
 8007ae0:	6013      	str	r3, [r2, #0]
 8007ae2:	b004      	add	sp, #16
 8007ae4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ae8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007aec:	eb00 0904 	add.w	r9, r0, r4
 8007af0:	d1e5      	bne.n	8007abe <__cvt+0x6a>
 8007af2:	7803      	ldrb	r3, [r0, #0]
 8007af4:	2b30      	cmp	r3, #48	@ 0x30
 8007af6:	d10a      	bne.n	8007b0e <__cvt+0xba>
 8007af8:	2200      	movs	r2, #0
 8007afa:	2300      	movs	r3, #0
 8007afc:	4630      	mov	r0, r6
 8007afe:	4639      	mov	r1, r7
 8007b00:	f7f9 f802 	bl	8000b08 <__aeabi_dcmpeq>
 8007b04:	b918      	cbnz	r0, 8007b0e <__cvt+0xba>
 8007b06:	f1c4 0401 	rsb	r4, r4, #1
 8007b0a:	f8ca 4000 	str.w	r4, [sl]
 8007b0e:	f8da 3000 	ldr.w	r3, [sl]
 8007b12:	4499      	add	r9, r3
 8007b14:	e7d3      	b.n	8007abe <__cvt+0x6a>
 8007b16:	1c59      	adds	r1, r3, #1
 8007b18:	9103      	str	r1, [sp, #12]
 8007b1a:	701a      	strb	r2, [r3, #0]
 8007b1c:	e7d9      	b.n	8007ad2 <__cvt+0x7e>

08007b1e <__exponent>:
 8007b1e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007b20:	2900      	cmp	r1, #0
 8007b22:	bfba      	itte	lt
 8007b24:	4249      	neglt	r1, r1
 8007b26:	232d      	movlt	r3, #45	@ 0x2d
 8007b28:	232b      	movge	r3, #43	@ 0x2b
 8007b2a:	2909      	cmp	r1, #9
 8007b2c:	7002      	strb	r2, [r0, #0]
 8007b2e:	7043      	strb	r3, [r0, #1]
 8007b30:	dd29      	ble.n	8007b86 <__exponent+0x68>
 8007b32:	f10d 0307 	add.w	r3, sp, #7
 8007b36:	461d      	mov	r5, r3
 8007b38:	270a      	movs	r7, #10
 8007b3a:	461a      	mov	r2, r3
 8007b3c:	fbb1 f6f7 	udiv	r6, r1, r7
 8007b40:	fb07 1416 	mls	r4, r7, r6, r1
 8007b44:	3430      	adds	r4, #48	@ 0x30
 8007b46:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007b4a:	460c      	mov	r4, r1
 8007b4c:	2c63      	cmp	r4, #99	@ 0x63
 8007b4e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007b52:	4631      	mov	r1, r6
 8007b54:	dcf1      	bgt.n	8007b3a <__exponent+0x1c>
 8007b56:	3130      	adds	r1, #48	@ 0x30
 8007b58:	1e94      	subs	r4, r2, #2
 8007b5a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007b5e:	1c41      	adds	r1, r0, #1
 8007b60:	4623      	mov	r3, r4
 8007b62:	42ab      	cmp	r3, r5
 8007b64:	d30a      	bcc.n	8007b7c <__exponent+0x5e>
 8007b66:	f10d 0309 	add.w	r3, sp, #9
 8007b6a:	1a9b      	subs	r3, r3, r2
 8007b6c:	42ac      	cmp	r4, r5
 8007b6e:	bf88      	it	hi
 8007b70:	2300      	movhi	r3, #0
 8007b72:	3302      	adds	r3, #2
 8007b74:	4403      	add	r3, r0
 8007b76:	1a18      	subs	r0, r3, r0
 8007b78:	b003      	add	sp, #12
 8007b7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b7c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007b80:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007b84:	e7ed      	b.n	8007b62 <__exponent+0x44>
 8007b86:	2330      	movs	r3, #48	@ 0x30
 8007b88:	3130      	adds	r1, #48	@ 0x30
 8007b8a:	7083      	strb	r3, [r0, #2]
 8007b8c:	70c1      	strb	r1, [r0, #3]
 8007b8e:	1d03      	adds	r3, r0, #4
 8007b90:	e7f1      	b.n	8007b76 <__exponent+0x58>
	...

08007b94 <_printf_float>:
 8007b94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b98:	b08d      	sub	sp, #52	@ 0x34
 8007b9a:	460c      	mov	r4, r1
 8007b9c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007ba0:	4616      	mov	r6, r2
 8007ba2:	461f      	mov	r7, r3
 8007ba4:	4605      	mov	r5, r0
 8007ba6:	f000 fff3 	bl	8008b90 <_localeconv_r>
 8007baa:	6803      	ldr	r3, [r0, #0]
 8007bac:	9304      	str	r3, [sp, #16]
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f7f8 fb7e 	bl	80002b0 <strlen>
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	930a      	str	r3, [sp, #40]	@ 0x28
 8007bb8:	f8d8 3000 	ldr.w	r3, [r8]
 8007bbc:	9005      	str	r0, [sp, #20]
 8007bbe:	3307      	adds	r3, #7
 8007bc0:	f023 0307 	bic.w	r3, r3, #7
 8007bc4:	f103 0208 	add.w	r2, r3, #8
 8007bc8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007bcc:	f8d4 b000 	ldr.w	fp, [r4]
 8007bd0:	f8c8 2000 	str.w	r2, [r8]
 8007bd4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007bd8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007bdc:	9307      	str	r3, [sp, #28]
 8007bde:	f8cd 8018 	str.w	r8, [sp, #24]
 8007be2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007be6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007bea:	4b9c      	ldr	r3, [pc, #624]	@ (8007e5c <_printf_float+0x2c8>)
 8007bec:	f04f 32ff 	mov.w	r2, #4294967295
 8007bf0:	f7f8 ffbc 	bl	8000b6c <__aeabi_dcmpun>
 8007bf4:	bb70      	cbnz	r0, 8007c54 <_printf_float+0xc0>
 8007bf6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007bfa:	4b98      	ldr	r3, [pc, #608]	@ (8007e5c <_printf_float+0x2c8>)
 8007bfc:	f04f 32ff 	mov.w	r2, #4294967295
 8007c00:	f7f8 ff96 	bl	8000b30 <__aeabi_dcmple>
 8007c04:	bb30      	cbnz	r0, 8007c54 <_printf_float+0xc0>
 8007c06:	2200      	movs	r2, #0
 8007c08:	2300      	movs	r3, #0
 8007c0a:	4640      	mov	r0, r8
 8007c0c:	4649      	mov	r1, r9
 8007c0e:	f7f8 ff85 	bl	8000b1c <__aeabi_dcmplt>
 8007c12:	b110      	cbz	r0, 8007c1a <_printf_float+0x86>
 8007c14:	232d      	movs	r3, #45	@ 0x2d
 8007c16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c1a:	4a91      	ldr	r2, [pc, #580]	@ (8007e60 <_printf_float+0x2cc>)
 8007c1c:	4b91      	ldr	r3, [pc, #580]	@ (8007e64 <_printf_float+0x2d0>)
 8007c1e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007c22:	bf94      	ite	ls
 8007c24:	4690      	movls	r8, r2
 8007c26:	4698      	movhi	r8, r3
 8007c28:	2303      	movs	r3, #3
 8007c2a:	6123      	str	r3, [r4, #16]
 8007c2c:	f02b 0304 	bic.w	r3, fp, #4
 8007c30:	6023      	str	r3, [r4, #0]
 8007c32:	f04f 0900 	mov.w	r9, #0
 8007c36:	9700      	str	r7, [sp, #0]
 8007c38:	4633      	mov	r3, r6
 8007c3a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007c3c:	4621      	mov	r1, r4
 8007c3e:	4628      	mov	r0, r5
 8007c40:	f000 f9d2 	bl	8007fe8 <_printf_common>
 8007c44:	3001      	adds	r0, #1
 8007c46:	f040 808d 	bne.w	8007d64 <_printf_float+0x1d0>
 8007c4a:	f04f 30ff 	mov.w	r0, #4294967295
 8007c4e:	b00d      	add	sp, #52	@ 0x34
 8007c50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c54:	4642      	mov	r2, r8
 8007c56:	464b      	mov	r3, r9
 8007c58:	4640      	mov	r0, r8
 8007c5a:	4649      	mov	r1, r9
 8007c5c:	f7f8 ff86 	bl	8000b6c <__aeabi_dcmpun>
 8007c60:	b140      	cbz	r0, 8007c74 <_printf_float+0xe0>
 8007c62:	464b      	mov	r3, r9
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	bfbc      	itt	lt
 8007c68:	232d      	movlt	r3, #45	@ 0x2d
 8007c6a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007c6e:	4a7e      	ldr	r2, [pc, #504]	@ (8007e68 <_printf_float+0x2d4>)
 8007c70:	4b7e      	ldr	r3, [pc, #504]	@ (8007e6c <_printf_float+0x2d8>)
 8007c72:	e7d4      	b.n	8007c1e <_printf_float+0x8a>
 8007c74:	6863      	ldr	r3, [r4, #4]
 8007c76:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007c7a:	9206      	str	r2, [sp, #24]
 8007c7c:	1c5a      	adds	r2, r3, #1
 8007c7e:	d13b      	bne.n	8007cf8 <_printf_float+0x164>
 8007c80:	2306      	movs	r3, #6
 8007c82:	6063      	str	r3, [r4, #4]
 8007c84:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007c88:	2300      	movs	r3, #0
 8007c8a:	6022      	str	r2, [r4, #0]
 8007c8c:	9303      	str	r3, [sp, #12]
 8007c8e:	ab0a      	add	r3, sp, #40	@ 0x28
 8007c90:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007c94:	ab09      	add	r3, sp, #36	@ 0x24
 8007c96:	9300      	str	r3, [sp, #0]
 8007c98:	6861      	ldr	r1, [r4, #4]
 8007c9a:	ec49 8b10 	vmov	d0, r8, r9
 8007c9e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007ca2:	4628      	mov	r0, r5
 8007ca4:	f7ff fed6 	bl	8007a54 <__cvt>
 8007ca8:	9b06      	ldr	r3, [sp, #24]
 8007caa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007cac:	2b47      	cmp	r3, #71	@ 0x47
 8007cae:	4680      	mov	r8, r0
 8007cb0:	d129      	bne.n	8007d06 <_printf_float+0x172>
 8007cb2:	1cc8      	adds	r0, r1, #3
 8007cb4:	db02      	blt.n	8007cbc <_printf_float+0x128>
 8007cb6:	6863      	ldr	r3, [r4, #4]
 8007cb8:	4299      	cmp	r1, r3
 8007cba:	dd41      	ble.n	8007d40 <_printf_float+0x1ac>
 8007cbc:	f1aa 0a02 	sub.w	sl, sl, #2
 8007cc0:	fa5f fa8a 	uxtb.w	sl, sl
 8007cc4:	3901      	subs	r1, #1
 8007cc6:	4652      	mov	r2, sl
 8007cc8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007ccc:	9109      	str	r1, [sp, #36]	@ 0x24
 8007cce:	f7ff ff26 	bl	8007b1e <__exponent>
 8007cd2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007cd4:	1813      	adds	r3, r2, r0
 8007cd6:	2a01      	cmp	r2, #1
 8007cd8:	4681      	mov	r9, r0
 8007cda:	6123      	str	r3, [r4, #16]
 8007cdc:	dc02      	bgt.n	8007ce4 <_printf_float+0x150>
 8007cde:	6822      	ldr	r2, [r4, #0]
 8007ce0:	07d2      	lsls	r2, r2, #31
 8007ce2:	d501      	bpl.n	8007ce8 <_printf_float+0x154>
 8007ce4:	3301      	adds	r3, #1
 8007ce6:	6123      	str	r3, [r4, #16]
 8007ce8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d0a2      	beq.n	8007c36 <_printf_float+0xa2>
 8007cf0:	232d      	movs	r3, #45	@ 0x2d
 8007cf2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007cf6:	e79e      	b.n	8007c36 <_printf_float+0xa2>
 8007cf8:	9a06      	ldr	r2, [sp, #24]
 8007cfa:	2a47      	cmp	r2, #71	@ 0x47
 8007cfc:	d1c2      	bne.n	8007c84 <_printf_float+0xf0>
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d1c0      	bne.n	8007c84 <_printf_float+0xf0>
 8007d02:	2301      	movs	r3, #1
 8007d04:	e7bd      	b.n	8007c82 <_printf_float+0xee>
 8007d06:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007d0a:	d9db      	bls.n	8007cc4 <_printf_float+0x130>
 8007d0c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007d10:	d118      	bne.n	8007d44 <_printf_float+0x1b0>
 8007d12:	2900      	cmp	r1, #0
 8007d14:	6863      	ldr	r3, [r4, #4]
 8007d16:	dd0b      	ble.n	8007d30 <_printf_float+0x19c>
 8007d18:	6121      	str	r1, [r4, #16]
 8007d1a:	b913      	cbnz	r3, 8007d22 <_printf_float+0x18e>
 8007d1c:	6822      	ldr	r2, [r4, #0]
 8007d1e:	07d0      	lsls	r0, r2, #31
 8007d20:	d502      	bpl.n	8007d28 <_printf_float+0x194>
 8007d22:	3301      	adds	r3, #1
 8007d24:	440b      	add	r3, r1
 8007d26:	6123      	str	r3, [r4, #16]
 8007d28:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007d2a:	f04f 0900 	mov.w	r9, #0
 8007d2e:	e7db      	b.n	8007ce8 <_printf_float+0x154>
 8007d30:	b913      	cbnz	r3, 8007d38 <_printf_float+0x1a4>
 8007d32:	6822      	ldr	r2, [r4, #0]
 8007d34:	07d2      	lsls	r2, r2, #31
 8007d36:	d501      	bpl.n	8007d3c <_printf_float+0x1a8>
 8007d38:	3302      	adds	r3, #2
 8007d3a:	e7f4      	b.n	8007d26 <_printf_float+0x192>
 8007d3c:	2301      	movs	r3, #1
 8007d3e:	e7f2      	b.n	8007d26 <_printf_float+0x192>
 8007d40:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007d44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d46:	4299      	cmp	r1, r3
 8007d48:	db05      	blt.n	8007d56 <_printf_float+0x1c2>
 8007d4a:	6823      	ldr	r3, [r4, #0]
 8007d4c:	6121      	str	r1, [r4, #16]
 8007d4e:	07d8      	lsls	r0, r3, #31
 8007d50:	d5ea      	bpl.n	8007d28 <_printf_float+0x194>
 8007d52:	1c4b      	adds	r3, r1, #1
 8007d54:	e7e7      	b.n	8007d26 <_printf_float+0x192>
 8007d56:	2900      	cmp	r1, #0
 8007d58:	bfd4      	ite	le
 8007d5a:	f1c1 0202 	rsble	r2, r1, #2
 8007d5e:	2201      	movgt	r2, #1
 8007d60:	4413      	add	r3, r2
 8007d62:	e7e0      	b.n	8007d26 <_printf_float+0x192>
 8007d64:	6823      	ldr	r3, [r4, #0]
 8007d66:	055a      	lsls	r2, r3, #21
 8007d68:	d407      	bmi.n	8007d7a <_printf_float+0x1e6>
 8007d6a:	6923      	ldr	r3, [r4, #16]
 8007d6c:	4642      	mov	r2, r8
 8007d6e:	4631      	mov	r1, r6
 8007d70:	4628      	mov	r0, r5
 8007d72:	47b8      	blx	r7
 8007d74:	3001      	adds	r0, #1
 8007d76:	d12b      	bne.n	8007dd0 <_printf_float+0x23c>
 8007d78:	e767      	b.n	8007c4a <_printf_float+0xb6>
 8007d7a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007d7e:	f240 80dd 	bls.w	8007f3c <_printf_float+0x3a8>
 8007d82:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007d86:	2200      	movs	r2, #0
 8007d88:	2300      	movs	r3, #0
 8007d8a:	f7f8 febd 	bl	8000b08 <__aeabi_dcmpeq>
 8007d8e:	2800      	cmp	r0, #0
 8007d90:	d033      	beq.n	8007dfa <_printf_float+0x266>
 8007d92:	4a37      	ldr	r2, [pc, #220]	@ (8007e70 <_printf_float+0x2dc>)
 8007d94:	2301      	movs	r3, #1
 8007d96:	4631      	mov	r1, r6
 8007d98:	4628      	mov	r0, r5
 8007d9a:	47b8      	blx	r7
 8007d9c:	3001      	adds	r0, #1
 8007d9e:	f43f af54 	beq.w	8007c4a <_printf_float+0xb6>
 8007da2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007da6:	4543      	cmp	r3, r8
 8007da8:	db02      	blt.n	8007db0 <_printf_float+0x21c>
 8007daa:	6823      	ldr	r3, [r4, #0]
 8007dac:	07d8      	lsls	r0, r3, #31
 8007dae:	d50f      	bpl.n	8007dd0 <_printf_float+0x23c>
 8007db0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007db4:	4631      	mov	r1, r6
 8007db6:	4628      	mov	r0, r5
 8007db8:	47b8      	blx	r7
 8007dba:	3001      	adds	r0, #1
 8007dbc:	f43f af45 	beq.w	8007c4a <_printf_float+0xb6>
 8007dc0:	f04f 0900 	mov.w	r9, #0
 8007dc4:	f108 38ff 	add.w	r8, r8, #4294967295
 8007dc8:	f104 0a1a 	add.w	sl, r4, #26
 8007dcc:	45c8      	cmp	r8, r9
 8007dce:	dc09      	bgt.n	8007de4 <_printf_float+0x250>
 8007dd0:	6823      	ldr	r3, [r4, #0]
 8007dd2:	079b      	lsls	r3, r3, #30
 8007dd4:	f100 8103 	bmi.w	8007fde <_printf_float+0x44a>
 8007dd8:	68e0      	ldr	r0, [r4, #12]
 8007dda:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ddc:	4298      	cmp	r0, r3
 8007dde:	bfb8      	it	lt
 8007de0:	4618      	movlt	r0, r3
 8007de2:	e734      	b.n	8007c4e <_printf_float+0xba>
 8007de4:	2301      	movs	r3, #1
 8007de6:	4652      	mov	r2, sl
 8007de8:	4631      	mov	r1, r6
 8007dea:	4628      	mov	r0, r5
 8007dec:	47b8      	blx	r7
 8007dee:	3001      	adds	r0, #1
 8007df0:	f43f af2b 	beq.w	8007c4a <_printf_float+0xb6>
 8007df4:	f109 0901 	add.w	r9, r9, #1
 8007df8:	e7e8      	b.n	8007dcc <_printf_float+0x238>
 8007dfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	dc39      	bgt.n	8007e74 <_printf_float+0x2e0>
 8007e00:	4a1b      	ldr	r2, [pc, #108]	@ (8007e70 <_printf_float+0x2dc>)
 8007e02:	2301      	movs	r3, #1
 8007e04:	4631      	mov	r1, r6
 8007e06:	4628      	mov	r0, r5
 8007e08:	47b8      	blx	r7
 8007e0a:	3001      	adds	r0, #1
 8007e0c:	f43f af1d 	beq.w	8007c4a <_printf_float+0xb6>
 8007e10:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007e14:	ea59 0303 	orrs.w	r3, r9, r3
 8007e18:	d102      	bne.n	8007e20 <_printf_float+0x28c>
 8007e1a:	6823      	ldr	r3, [r4, #0]
 8007e1c:	07d9      	lsls	r1, r3, #31
 8007e1e:	d5d7      	bpl.n	8007dd0 <_printf_float+0x23c>
 8007e20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e24:	4631      	mov	r1, r6
 8007e26:	4628      	mov	r0, r5
 8007e28:	47b8      	blx	r7
 8007e2a:	3001      	adds	r0, #1
 8007e2c:	f43f af0d 	beq.w	8007c4a <_printf_float+0xb6>
 8007e30:	f04f 0a00 	mov.w	sl, #0
 8007e34:	f104 0b1a 	add.w	fp, r4, #26
 8007e38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e3a:	425b      	negs	r3, r3
 8007e3c:	4553      	cmp	r3, sl
 8007e3e:	dc01      	bgt.n	8007e44 <_printf_float+0x2b0>
 8007e40:	464b      	mov	r3, r9
 8007e42:	e793      	b.n	8007d6c <_printf_float+0x1d8>
 8007e44:	2301      	movs	r3, #1
 8007e46:	465a      	mov	r2, fp
 8007e48:	4631      	mov	r1, r6
 8007e4a:	4628      	mov	r0, r5
 8007e4c:	47b8      	blx	r7
 8007e4e:	3001      	adds	r0, #1
 8007e50:	f43f aefb 	beq.w	8007c4a <_printf_float+0xb6>
 8007e54:	f10a 0a01 	add.w	sl, sl, #1
 8007e58:	e7ee      	b.n	8007e38 <_printf_float+0x2a4>
 8007e5a:	bf00      	nop
 8007e5c:	7fefffff 	.word	0x7fefffff
 8007e60:	0800da70 	.word	0x0800da70
 8007e64:	0800da74 	.word	0x0800da74
 8007e68:	0800da78 	.word	0x0800da78
 8007e6c:	0800da7c 	.word	0x0800da7c
 8007e70:	0800da80 	.word	0x0800da80
 8007e74:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007e76:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007e7a:	4553      	cmp	r3, sl
 8007e7c:	bfa8      	it	ge
 8007e7e:	4653      	movge	r3, sl
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	4699      	mov	r9, r3
 8007e84:	dc36      	bgt.n	8007ef4 <_printf_float+0x360>
 8007e86:	f04f 0b00 	mov.w	fp, #0
 8007e8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007e8e:	f104 021a 	add.w	r2, r4, #26
 8007e92:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007e94:	9306      	str	r3, [sp, #24]
 8007e96:	eba3 0309 	sub.w	r3, r3, r9
 8007e9a:	455b      	cmp	r3, fp
 8007e9c:	dc31      	bgt.n	8007f02 <_printf_float+0x36e>
 8007e9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ea0:	459a      	cmp	sl, r3
 8007ea2:	dc3a      	bgt.n	8007f1a <_printf_float+0x386>
 8007ea4:	6823      	ldr	r3, [r4, #0]
 8007ea6:	07da      	lsls	r2, r3, #31
 8007ea8:	d437      	bmi.n	8007f1a <_printf_float+0x386>
 8007eaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007eac:	ebaa 0903 	sub.w	r9, sl, r3
 8007eb0:	9b06      	ldr	r3, [sp, #24]
 8007eb2:	ebaa 0303 	sub.w	r3, sl, r3
 8007eb6:	4599      	cmp	r9, r3
 8007eb8:	bfa8      	it	ge
 8007eba:	4699      	movge	r9, r3
 8007ebc:	f1b9 0f00 	cmp.w	r9, #0
 8007ec0:	dc33      	bgt.n	8007f2a <_printf_float+0x396>
 8007ec2:	f04f 0800 	mov.w	r8, #0
 8007ec6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007eca:	f104 0b1a 	add.w	fp, r4, #26
 8007ece:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ed0:	ebaa 0303 	sub.w	r3, sl, r3
 8007ed4:	eba3 0309 	sub.w	r3, r3, r9
 8007ed8:	4543      	cmp	r3, r8
 8007eda:	f77f af79 	ble.w	8007dd0 <_printf_float+0x23c>
 8007ede:	2301      	movs	r3, #1
 8007ee0:	465a      	mov	r2, fp
 8007ee2:	4631      	mov	r1, r6
 8007ee4:	4628      	mov	r0, r5
 8007ee6:	47b8      	blx	r7
 8007ee8:	3001      	adds	r0, #1
 8007eea:	f43f aeae 	beq.w	8007c4a <_printf_float+0xb6>
 8007eee:	f108 0801 	add.w	r8, r8, #1
 8007ef2:	e7ec      	b.n	8007ece <_printf_float+0x33a>
 8007ef4:	4642      	mov	r2, r8
 8007ef6:	4631      	mov	r1, r6
 8007ef8:	4628      	mov	r0, r5
 8007efa:	47b8      	blx	r7
 8007efc:	3001      	adds	r0, #1
 8007efe:	d1c2      	bne.n	8007e86 <_printf_float+0x2f2>
 8007f00:	e6a3      	b.n	8007c4a <_printf_float+0xb6>
 8007f02:	2301      	movs	r3, #1
 8007f04:	4631      	mov	r1, r6
 8007f06:	4628      	mov	r0, r5
 8007f08:	9206      	str	r2, [sp, #24]
 8007f0a:	47b8      	blx	r7
 8007f0c:	3001      	adds	r0, #1
 8007f0e:	f43f ae9c 	beq.w	8007c4a <_printf_float+0xb6>
 8007f12:	9a06      	ldr	r2, [sp, #24]
 8007f14:	f10b 0b01 	add.w	fp, fp, #1
 8007f18:	e7bb      	b.n	8007e92 <_printf_float+0x2fe>
 8007f1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f1e:	4631      	mov	r1, r6
 8007f20:	4628      	mov	r0, r5
 8007f22:	47b8      	blx	r7
 8007f24:	3001      	adds	r0, #1
 8007f26:	d1c0      	bne.n	8007eaa <_printf_float+0x316>
 8007f28:	e68f      	b.n	8007c4a <_printf_float+0xb6>
 8007f2a:	9a06      	ldr	r2, [sp, #24]
 8007f2c:	464b      	mov	r3, r9
 8007f2e:	4442      	add	r2, r8
 8007f30:	4631      	mov	r1, r6
 8007f32:	4628      	mov	r0, r5
 8007f34:	47b8      	blx	r7
 8007f36:	3001      	adds	r0, #1
 8007f38:	d1c3      	bne.n	8007ec2 <_printf_float+0x32e>
 8007f3a:	e686      	b.n	8007c4a <_printf_float+0xb6>
 8007f3c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007f40:	f1ba 0f01 	cmp.w	sl, #1
 8007f44:	dc01      	bgt.n	8007f4a <_printf_float+0x3b6>
 8007f46:	07db      	lsls	r3, r3, #31
 8007f48:	d536      	bpl.n	8007fb8 <_printf_float+0x424>
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	4642      	mov	r2, r8
 8007f4e:	4631      	mov	r1, r6
 8007f50:	4628      	mov	r0, r5
 8007f52:	47b8      	blx	r7
 8007f54:	3001      	adds	r0, #1
 8007f56:	f43f ae78 	beq.w	8007c4a <_printf_float+0xb6>
 8007f5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f5e:	4631      	mov	r1, r6
 8007f60:	4628      	mov	r0, r5
 8007f62:	47b8      	blx	r7
 8007f64:	3001      	adds	r0, #1
 8007f66:	f43f ae70 	beq.w	8007c4a <_printf_float+0xb6>
 8007f6a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007f6e:	2200      	movs	r2, #0
 8007f70:	2300      	movs	r3, #0
 8007f72:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007f76:	f7f8 fdc7 	bl	8000b08 <__aeabi_dcmpeq>
 8007f7a:	b9c0      	cbnz	r0, 8007fae <_printf_float+0x41a>
 8007f7c:	4653      	mov	r3, sl
 8007f7e:	f108 0201 	add.w	r2, r8, #1
 8007f82:	4631      	mov	r1, r6
 8007f84:	4628      	mov	r0, r5
 8007f86:	47b8      	blx	r7
 8007f88:	3001      	adds	r0, #1
 8007f8a:	d10c      	bne.n	8007fa6 <_printf_float+0x412>
 8007f8c:	e65d      	b.n	8007c4a <_printf_float+0xb6>
 8007f8e:	2301      	movs	r3, #1
 8007f90:	465a      	mov	r2, fp
 8007f92:	4631      	mov	r1, r6
 8007f94:	4628      	mov	r0, r5
 8007f96:	47b8      	blx	r7
 8007f98:	3001      	adds	r0, #1
 8007f9a:	f43f ae56 	beq.w	8007c4a <_printf_float+0xb6>
 8007f9e:	f108 0801 	add.w	r8, r8, #1
 8007fa2:	45d0      	cmp	r8, sl
 8007fa4:	dbf3      	blt.n	8007f8e <_printf_float+0x3fa>
 8007fa6:	464b      	mov	r3, r9
 8007fa8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007fac:	e6df      	b.n	8007d6e <_printf_float+0x1da>
 8007fae:	f04f 0800 	mov.w	r8, #0
 8007fb2:	f104 0b1a 	add.w	fp, r4, #26
 8007fb6:	e7f4      	b.n	8007fa2 <_printf_float+0x40e>
 8007fb8:	2301      	movs	r3, #1
 8007fba:	4642      	mov	r2, r8
 8007fbc:	e7e1      	b.n	8007f82 <_printf_float+0x3ee>
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	464a      	mov	r2, r9
 8007fc2:	4631      	mov	r1, r6
 8007fc4:	4628      	mov	r0, r5
 8007fc6:	47b8      	blx	r7
 8007fc8:	3001      	adds	r0, #1
 8007fca:	f43f ae3e 	beq.w	8007c4a <_printf_float+0xb6>
 8007fce:	f108 0801 	add.w	r8, r8, #1
 8007fd2:	68e3      	ldr	r3, [r4, #12]
 8007fd4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007fd6:	1a5b      	subs	r3, r3, r1
 8007fd8:	4543      	cmp	r3, r8
 8007fda:	dcf0      	bgt.n	8007fbe <_printf_float+0x42a>
 8007fdc:	e6fc      	b.n	8007dd8 <_printf_float+0x244>
 8007fde:	f04f 0800 	mov.w	r8, #0
 8007fe2:	f104 0919 	add.w	r9, r4, #25
 8007fe6:	e7f4      	b.n	8007fd2 <_printf_float+0x43e>

08007fe8 <_printf_common>:
 8007fe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007fec:	4616      	mov	r6, r2
 8007fee:	4698      	mov	r8, r3
 8007ff0:	688a      	ldr	r2, [r1, #8]
 8007ff2:	690b      	ldr	r3, [r1, #16]
 8007ff4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007ff8:	4293      	cmp	r3, r2
 8007ffa:	bfb8      	it	lt
 8007ffc:	4613      	movlt	r3, r2
 8007ffe:	6033      	str	r3, [r6, #0]
 8008000:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008004:	4607      	mov	r7, r0
 8008006:	460c      	mov	r4, r1
 8008008:	b10a      	cbz	r2, 800800e <_printf_common+0x26>
 800800a:	3301      	adds	r3, #1
 800800c:	6033      	str	r3, [r6, #0]
 800800e:	6823      	ldr	r3, [r4, #0]
 8008010:	0699      	lsls	r1, r3, #26
 8008012:	bf42      	ittt	mi
 8008014:	6833      	ldrmi	r3, [r6, #0]
 8008016:	3302      	addmi	r3, #2
 8008018:	6033      	strmi	r3, [r6, #0]
 800801a:	6825      	ldr	r5, [r4, #0]
 800801c:	f015 0506 	ands.w	r5, r5, #6
 8008020:	d106      	bne.n	8008030 <_printf_common+0x48>
 8008022:	f104 0a19 	add.w	sl, r4, #25
 8008026:	68e3      	ldr	r3, [r4, #12]
 8008028:	6832      	ldr	r2, [r6, #0]
 800802a:	1a9b      	subs	r3, r3, r2
 800802c:	42ab      	cmp	r3, r5
 800802e:	dc26      	bgt.n	800807e <_printf_common+0x96>
 8008030:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008034:	6822      	ldr	r2, [r4, #0]
 8008036:	3b00      	subs	r3, #0
 8008038:	bf18      	it	ne
 800803a:	2301      	movne	r3, #1
 800803c:	0692      	lsls	r2, r2, #26
 800803e:	d42b      	bmi.n	8008098 <_printf_common+0xb0>
 8008040:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008044:	4641      	mov	r1, r8
 8008046:	4638      	mov	r0, r7
 8008048:	47c8      	blx	r9
 800804a:	3001      	adds	r0, #1
 800804c:	d01e      	beq.n	800808c <_printf_common+0xa4>
 800804e:	6823      	ldr	r3, [r4, #0]
 8008050:	6922      	ldr	r2, [r4, #16]
 8008052:	f003 0306 	and.w	r3, r3, #6
 8008056:	2b04      	cmp	r3, #4
 8008058:	bf02      	ittt	eq
 800805a:	68e5      	ldreq	r5, [r4, #12]
 800805c:	6833      	ldreq	r3, [r6, #0]
 800805e:	1aed      	subeq	r5, r5, r3
 8008060:	68a3      	ldr	r3, [r4, #8]
 8008062:	bf0c      	ite	eq
 8008064:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008068:	2500      	movne	r5, #0
 800806a:	4293      	cmp	r3, r2
 800806c:	bfc4      	itt	gt
 800806e:	1a9b      	subgt	r3, r3, r2
 8008070:	18ed      	addgt	r5, r5, r3
 8008072:	2600      	movs	r6, #0
 8008074:	341a      	adds	r4, #26
 8008076:	42b5      	cmp	r5, r6
 8008078:	d11a      	bne.n	80080b0 <_printf_common+0xc8>
 800807a:	2000      	movs	r0, #0
 800807c:	e008      	b.n	8008090 <_printf_common+0xa8>
 800807e:	2301      	movs	r3, #1
 8008080:	4652      	mov	r2, sl
 8008082:	4641      	mov	r1, r8
 8008084:	4638      	mov	r0, r7
 8008086:	47c8      	blx	r9
 8008088:	3001      	adds	r0, #1
 800808a:	d103      	bne.n	8008094 <_printf_common+0xac>
 800808c:	f04f 30ff 	mov.w	r0, #4294967295
 8008090:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008094:	3501      	adds	r5, #1
 8008096:	e7c6      	b.n	8008026 <_printf_common+0x3e>
 8008098:	18e1      	adds	r1, r4, r3
 800809a:	1c5a      	adds	r2, r3, #1
 800809c:	2030      	movs	r0, #48	@ 0x30
 800809e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80080a2:	4422      	add	r2, r4
 80080a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80080a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80080ac:	3302      	adds	r3, #2
 80080ae:	e7c7      	b.n	8008040 <_printf_common+0x58>
 80080b0:	2301      	movs	r3, #1
 80080b2:	4622      	mov	r2, r4
 80080b4:	4641      	mov	r1, r8
 80080b6:	4638      	mov	r0, r7
 80080b8:	47c8      	blx	r9
 80080ba:	3001      	adds	r0, #1
 80080bc:	d0e6      	beq.n	800808c <_printf_common+0xa4>
 80080be:	3601      	adds	r6, #1
 80080c0:	e7d9      	b.n	8008076 <_printf_common+0x8e>
	...

080080c4 <_printf_i>:
 80080c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80080c8:	7e0f      	ldrb	r7, [r1, #24]
 80080ca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80080cc:	2f78      	cmp	r7, #120	@ 0x78
 80080ce:	4691      	mov	r9, r2
 80080d0:	4680      	mov	r8, r0
 80080d2:	460c      	mov	r4, r1
 80080d4:	469a      	mov	sl, r3
 80080d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80080da:	d807      	bhi.n	80080ec <_printf_i+0x28>
 80080dc:	2f62      	cmp	r7, #98	@ 0x62
 80080de:	d80a      	bhi.n	80080f6 <_printf_i+0x32>
 80080e0:	2f00      	cmp	r7, #0
 80080e2:	f000 80d2 	beq.w	800828a <_printf_i+0x1c6>
 80080e6:	2f58      	cmp	r7, #88	@ 0x58
 80080e8:	f000 80b9 	beq.w	800825e <_printf_i+0x19a>
 80080ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80080f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80080f4:	e03a      	b.n	800816c <_printf_i+0xa8>
 80080f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80080fa:	2b15      	cmp	r3, #21
 80080fc:	d8f6      	bhi.n	80080ec <_printf_i+0x28>
 80080fe:	a101      	add	r1, pc, #4	@ (adr r1, 8008104 <_printf_i+0x40>)
 8008100:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008104:	0800815d 	.word	0x0800815d
 8008108:	08008171 	.word	0x08008171
 800810c:	080080ed 	.word	0x080080ed
 8008110:	080080ed 	.word	0x080080ed
 8008114:	080080ed 	.word	0x080080ed
 8008118:	080080ed 	.word	0x080080ed
 800811c:	08008171 	.word	0x08008171
 8008120:	080080ed 	.word	0x080080ed
 8008124:	080080ed 	.word	0x080080ed
 8008128:	080080ed 	.word	0x080080ed
 800812c:	080080ed 	.word	0x080080ed
 8008130:	08008271 	.word	0x08008271
 8008134:	0800819b 	.word	0x0800819b
 8008138:	0800822b 	.word	0x0800822b
 800813c:	080080ed 	.word	0x080080ed
 8008140:	080080ed 	.word	0x080080ed
 8008144:	08008293 	.word	0x08008293
 8008148:	080080ed 	.word	0x080080ed
 800814c:	0800819b 	.word	0x0800819b
 8008150:	080080ed 	.word	0x080080ed
 8008154:	080080ed 	.word	0x080080ed
 8008158:	08008233 	.word	0x08008233
 800815c:	6833      	ldr	r3, [r6, #0]
 800815e:	1d1a      	adds	r2, r3, #4
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	6032      	str	r2, [r6, #0]
 8008164:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008168:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800816c:	2301      	movs	r3, #1
 800816e:	e09d      	b.n	80082ac <_printf_i+0x1e8>
 8008170:	6833      	ldr	r3, [r6, #0]
 8008172:	6820      	ldr	r0, [r4, #0]
 8008174:	1d19      	adds	r1, r3, #4
 8008176:	6031      	str	r1, [r6, #0]
 8008178:	0606      	lsls	r6, r0, #24
 800817a:	d501      	bpl.n	8008180 <_printf_i+0xbc>
 800817c:	681d      	ldr	r5, [r3, #0]
 800817e:	e003      	b.n	8008188 <_printf_i+0xc4>
 8008180:	0645      	lsls	r5, r0, #25
 8008182:	d5fb      	bpl.n	800817c <_printf_i+0xb8>
 8008184:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008188:	2d00      	cmp	r5, #0
 800818a:	da03      	bge.n	8008194 <_printf_i+0xd0>
 800818c:	232d      	movs	r3, #45	@ 0x2d
 800818e:	426d      	negs	r5, r5
 8008190:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008194:	4859      	ldr	r0, [pc, #356]	@ (80082fc <_printf_i+0x238>)
 8008196:	230a      	movs	r3, #10
 8008198:	e011      	b.n	80081be <_printf_i+0xfa>
 800819a:	6821      	ldr	r1, [r4, #0]
 800819c:	6833      	ldr	r3, [r6, #0]
 800819e:	0608      	lsls	r0, r1, #24
 80081a0:	f853 5b04 	ldr.w	r5, [r3], #4
 80081a4:	d402      	bmi.n	80081ac <_printf_i+0xe8>
 80081a6:	0649      	lsls	r1, r1, #25
 80081a8:	bf48      	it	mi
 80081aa:	b2ad      	uxthmi	r5, r5
 80081ac:	2f6f      	cmp	r7, #111	@ 0x6f
 80081ae:	4853      	ldr	r0, [pc, #332]	@ (80082fc <_printf_i+0x238>)
 80081b0:	6033      	str	r3, [r6, #0]
 80081b2:	bf14      	ite	ne
 80081b4:	230a      	movne	r3, #10
 80081b6:	2308      	moveq	r3, #8
 80081b8:	2100      	movs	r1, #0
 80081ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80081be:	6866      	ldr	r6, [r4, #4]
 80081c0:	60a6      	str	r6, [r4, #8]
 80081c2:	2e00      	cmp	r6, #0
 80081c4:	bfa2      	ittt	ge
 80081c6:	6821      	ldrge	r1, [r4, #0]
 80081c8:	f021 0104 	bicge.w	r1, r1, #4
 80081cc:	6021      	strge	r1, [r4, #0]
 80081ce:	b90d      	cbnz	r5, 80081d4 <_printf_i+0x110>
 80081d0:	2e00      	cmp	r6, #0
 80081d2:	d04b      	beq.n	800826c <_printf_i+0x1a8>
 80081d4:	4616      	mov	r6, r2
 80081d6:	fbb5 f1f3 	udiv	r1, r5, r3
 80081da:	fb03 5711 	mls	r7, r3, r1, r5
 80081de:	5dc7      	ldrb	r7, [r0, r7]
 80081e0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80081e4:	462f      	mov	r7, r5
 80081e6:	42bb      	cmp	r3, r7
 80081e8:	460d      	mov	r5, r1
 80081ea:	d9f4      	bls.n	80081d6 <_printf_i+0x112>
 80081ec:	2b08      	cmp	r3, #8
 80081ee:	d10b      	bne.n	8008208 <_printf_i+0x144>
 80081f0:	6823      	ldr	r3, [r4, #0]
 80081f2:	07df      	lsls	r7, r3, #31
 80081f4:	d508      	bpl.n	8008208 <_printf_i+0x144>
 80081f6:	6923      	ldr	r3, [r4, #16]
 80081f8:	6861      	ldr	r1, [r4, #4]
 80081fa:	4299      	cmp	r1, r3
 80081fc:	bfde      	ittt	le
 80081fe:	2330      	movle	r3, #48	@ 0x30
 8008200:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008204:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008208:	1b92      	subs	r2, r2, r6
 800820a:	6122      	str	r2, [r4, #16]
 800820c:	f8cd a000 	str.w	sl, [sp]
 8008210:	464b      	mov	r3, r9
 8008212:	aa03      	add	r2, sp, #12
 8008214:	4621      	mov	r1, r4
 8008216:	4640      	mov	r0, r8
 8008218:	f7ff fee6 	bl	8007fe8 <_printf_common>
 800821c:	3001      	adds	r0, #1
 800821e:	d14a      	bne.n	80082b6 <_printf_i+0x1f2>
 8008220:	f04f 30ff 	mov.w	r0, #4294967295
 8008224:	b004      	add	sp, #16
 8008226:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800822a:	6823      	ldr	r3, [r4, #0]
 800822c:	f043 0320 	orr.w	r3, r3, #32
 8008230:	6023      	str	r3, [r4, #0]
 8008232:	4833      	ldr	r0, [pc, #204]	@ (8008300 <_printf_i+0x23c>)
 8008234:	2778      	movs	r7, #120	@ 0x78
 8008236:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800823a:	6823      	ldr	r3, [r4, #0]
 800823c:	6831      	ldr	r1, [r6, #0]
 800823e:	061f      	lsls	r7, r3, #24
 8008240:	f851 5b04 	ldr.w	r5, [r1], #4
 8008244:	d402      	bmi.n	800824c <_printf_i+0x188>
 8008246:	065f      	lsls	r7, r3, #25
 8008248:	bf48      	it	mi
 800824a:	b2ad      	uxthmi	r5, r5
 800824c:	6031      	str	r1, [r6, #0]
 800824e:	07d9      	lsls	r1, r3, #31
 8008250:	bf44      	itt	mi
 8008252:	f043 0320 	orrmi.w	r3, r3, #32
 8008256:	6023      	strmi	r3, [r4, #0]
 8008258:	b11d      	cbz	r5, 8008262 <_printf_i+0x19e>
 800825a:	2310      	movs	r3, #16
 800825c:	e7ac      	b.n	80081b8 <_printf_i+0xf4>
 800825e:	4827      	ldr	r0, [pc, #156]	@ (80082fc <_printf_i+0x238>)
 8008260:	e7e9      	b.n	8008236 <_printf_i+0x172>
 8008262:	6823      	ldr	r3, [r4, #0]
 8008264:	f023 0320 	bic.w	r3, r3, #32
 8008268:	6023      	str	r3, [r4, #0]
 800826a:	e7f6      	b.n	800825a <_printf_i+0x196>
 800826c:	4616      	mov	r6, r2
 800826e:	e7bd      	b.n	80081ec <_printf_i+0x128>
 8008270:	6833      	ldr	r3, [r6, #0]
 8008272:	6825      	ldr	r5, [r4, #0]
 8008274:	6961      	ldr	r1, [r4, #20]
 8008276:	1d18      	adds	r0, r3, #4
 8008278:	6030      	str	r0, [r6, #0]
 800827a:	062e      	lsls	r6, r5, #24
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	d501      	bpl.n	8008284 <_printf_i+0x1c0>
 8008280:	6019      	str	r1, [r3, #0]
 8008282:	e002      	b.n	800828a <_printf_i+0x1c6>
 8008284:	0668      	lsls	r0, r5, #25
 8008286:	d5fb      	bpl.n	8008280 <_printf_i+0x1bc>
 8008288:	8019      	strh	r1, [r3, #0]
 800828a:	2300      	movs	r3, #0
 800828c:	6123      	str	r3, [r4, #16]
 800828e:	4616      	mov	r6, r2
 8008290:	e7bc      	b.n	800820c <_printf_i+0x148>
 8008292:	6833      	ldr	r3, [r6, #0]
 8008294:	1d1a      	adds	r2, r3, #4
 8008296:	6032      	str	r2, [r6, #0]
 8008298:	681e      	ldr	r6, [r3, #0]
 800829a:	6862      	ldr	r2, [r4, #4]
 800829c:	2100      	movs	r1, #0
 800829e:	4630      	mov	r0, r6
 80082a0:	f7f7 ffb6 	bl	8000210 <memchr>
 80082a4:	b108      	cbz	r0, 80082aa <_printf_i+0x1e6>
 80082a6:	1b80      	subs	r0, r0, r6
 80082a8:	6060      	str	r0, [r4, #4]
 80082aa:	6863      	ldr	r3, [r4, #4]
 80082ac:	6123      	str	r3, [r4, #16]
 80082ae:	2300      	movs	r3, #0
 80082b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80082b4:	e7aa      	b.n	800820c <_printf_i+0x148>
 80082b6:	6923      	ldr	r3, [r4, #16]
 80082b8:	4632      	mov	r2, r6
 80082ba:	4649      	mov	r1, r9
 80082bc:	4640      	mov	r0, r8
 80082be:	47d0      	blx	sl
 80082c0:	3001      	adds	r0, #1
 80082c2:	d0ad      	beq.n	8008220 <_printf_i+0x15c>
 80082c4:	6823      	ldr	r3, [r4, #0]
 80082c6:	079b      	lsls	r3, r3, #30
 80082c8:	d413      	bmi.n	80082f2 <_printf_i+0x22e>
 80082ca:	68e0      	ldr	r0, [r4, #12]
 80082cc:	9b03      	ldr	r3, [sp, #12]
 80082ce:	4298      	cmp	r0, r3
 80082d0:	bfb8      	it	lt
 80082d2:	4618      	movlt	r0, r3
 80082d4:	e7a6      	b.n	8008224 <_printf_i+0x160>
 80082d6:	2301      	movs	r3, #1
 80082d8:	4632      	mov	r2, r6
 80082da:	4649      	mov	r1, r9
 80082dc:	4640      	mov	r0, r8
 80082de:	47d0      	blx	sl
 80082e0:	3001      	adds	r0, #1
 80082e2:	d09d      	beq.n	8008220 <_printf_i+0x15c>
 80082e4:	3501      	adds	r5, #1
 80082e6:	68e3      	ldr	r3, [r4, #12]
 80082e8:	9903      	ldr	r1, [sp, #12]
 80082ea:	1a5b      	subs	r3, r3, r1
 80082ec:	42ab      	cmp	r3, r5
 80082ee:	dcf2      	bgt.n	80082d6 <_printf_i+0x212>
 80082f0:	e7eb      	b.n	80082ca <_printf_i+0x206>
 80082f2:	2500      	movs	r5, #0
 80082f4:	f104 0619 	add.w	r6, r4, #25
 80082f8:	e7f5      	b.n	80082e6 <_printf_i+0x222>
 80082fa:	bf00      	nop
 80082fc:	0800da82 	.word	0x0800da82
 8008300:	0800da93 	.word	0x0800da93

08008304 <_scanf_float>:
 8008304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008308:	b087      	sub	sp, #28
 800830a:	4617      	mov	r7, r2
 800830c:	9303      	str	r3, [sp, #12]
 800830e:	688b      	ldr	r3, [r1, #8]
 8008310:	1e5a      	subs	r2, r3, #1
 8008312:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008316:	bf81      	itttt	hi
 8008318:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800831c:	eb03 0b05 	addhi.w	fp, r3, r5
 8008320:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008324:	608b      	strhi	r3, [r1, #8]
 8008326:	680b      	ldr	r3, [r1, #0]
 8008328:	460a      	mov	r2, r1
 800832a:	f04f 0500 	mov.w	r5, #0
 800832e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008332:	f842 3b1c 	str.w	r3, [r2], #28
 8008336:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800833a:	4680      	mov	r8, r0
 800833c:	460c      	mov	r4, r1
 800833e:	bf98      	it	ls
 8008340:	f04f 0b00 	movls.w	fp, #0
 8008344:	9201      	str	r2, [sp, #4]
 8008346:	4616      	mov	r6, r2
 8008348:	46aa      	mov	sl, r5
 800834a:	46a9      	mov	r9, r5
 800834c:	9502      	str	r5, [sp, #8]
 800834e:	68a2      	ldr	r2, [r4, #8]
 8008350:	b152      	cbz	r2, 8008368 <_scanf_float+0x64>
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	781b      	ldrb	r3, [r3, #0]
 8008356:	2b4e      	cmp	r3, #78	@ 0x4e
 8008358:	d864      	bhi.n	8008424 <_scanf_float+0x120>
 800835a:	2b40      	cmp	r3, #64	@ 0x40
 800835c:	d83c      	bhi.n	80083d8 <_scanf_float+0xd4>
 800835e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008362:	b2c8      	uxtb	r0, r1
 8008364:	280e      	cmp	r0, #14
 8008366:	d93a      	bls.n	80083de <_scanf_float+0xda>
 8008368:	f1b9 0f00 	cmp.w	r9, #0
 800836c:	d003      	beq.n	8008376 <_scanf_float+0x72>
 800836e:	6823      	ldr	r3, [r4, #0]
 8008370:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008374:	6023      	str	r3, [r4, #0]
 8008376:	f10a 3aff 	add.w	sl, sl, #4294967295
 800837a:	f1ba 0f01 	cmp.w	sl, #1
 800837e:	f200 8117 	bhi.w	80085b0 <_scanf_float+0x2ac>
 8008382:	9b01      	ldr	r3, [sp, #4]
 8008384:	429e      	cmp	r6, r3
 8008386:	f200 8108 	bhi.w	800859a <_scanf_float+0x296>
 800838a:	2001      	movs	r0, #1
 800838c:	b007      	add	sp, #28
 800838e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008392:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008396:	2a0d      	cmp	r2, #13
 8008398:	d8e6      	bhi.n	8008368 <_scanf_float+0x64>
 800839a:	a101      	add	r1, pc, #4	@ (adr r1, 80083a0 <_scanf_float+0x9c>)
 800839c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80083a0:	080084e7 	.word	0x080084e7
 80083a4:	08008369 	.word	0x08008369
 80083a8:	08008369 	.word	0x08008369
 80083ac:	08008369 	.word	0x08008369
 80083b0:	08008547 	.word	0x08008547
 80083b4:	0800851f 	.word	0x0800851f
 80083b8:	08008369 	.word	0x08008369
 80083bc:	08008369 	.word	0x08008369
 80083c0:	080084f5 	.word	0x080084f5
 80083c4:	08008369 	.word	0x08008369
 80083c8:	08008369 	.word	0x08008369
 80083cc:	08008369 	.word	0x08008369
 80083d0:	08008369 	.word	0x08008369
 80083d4:	080084ad 	.word	0x080084ad
 80083d8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80083dc:	e7db      	b.n	8008396 <_scanf_float+0x92>
 80083de:	290e      	cmp	r1, #14
 80083e0:	d8c2      	bhi.n	8008368 <_scanf_float+0x64>
 80083e2:	a001      	add	r0, pc, #4	@ (adr r0, 80083e8 <_scanf_float+0xe4>)
 80083e4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80083e8:	0800849d 	.word	0x0800849d
 80083ec:	08008369 	.word	0x08008369
 80083f0:	0800849d 	.word	0x0800849d
 80083f4:	08008533 	.word	0x08008533
 80083f8:	08008369 	.word	0x08008369
 80083fc:	08008445 	.word	0x08008445
 8008400:	08008483 	.word	0x08008483
 8008404:	08008483 	.word	0x08008483
 8008408:	08008483 	.word	0x08008483
 800840c:	08008483 	.word	0x08008483
 8008410:	08008483 	.word	0x08008483
 8008414:	08008483 	.word	0x08008483
 8008418:	08008483 	.word	0x08008483
 800841c:	08008483 	.word	0x08008483
 8008420:	08008483 	.word	0x08008483
 8008424:	2b6e      	cmp	r3, #110	@ 0x6e
 8008426:	d809      	bhi.n	800843c <_scanf_float+0x138>
 8008428:	2b60      	cmp	r3, #96	@ 0x60
 800842a:	d8b2      	bhi.n	8008392 <_scanf_float+0x8e>
 800842c:	2b54      	cmp	r3, #84	@ 0x54
 800842e:	d07b      	beq.n	8008528 <_scanf_float+0x224>
 8008430:	2b59      	cmp	r3, #89	@ 0x59
 8008432:	d199      	bne.n	8008368 <_scanf_float+0x64>
 8008434:	2d07      	cmp	r5, #7
 8008436:	d197      	bne.n	8008368 <_scanf_float+0x64>
 8008438:	2508      	movs	r5, #8
 800843a:	e02c      	b.n	8008496 <_scanf_float+0x192>
 800843c:	2b74      	cmp	r3, #116	@ 0x74
 800843e:	d073      	beq.n	8008528 <_scanf_float+0x224>
 8008440:	2b79      	cmp	r3, #121	@ 0x79
 8008442:	e7f6      	b.n	8008432 <_scanf_float+0x12e>
 8008444:	6821      	ldr	r1, [r4, #0]
 8008446:	05c8      	lsls	r0, r1, #23
 8008448:	d51b      	bpl.n	8008482 <_scanf_float+0x17e>
 800844a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800844e:	6021      	str	r1, [r4, #0]
 8008450:	f109 0901 	add.w	r9, r9, #1
 8008454:	f1bb 0f00 	cmp.w	fp, #0
 8008458:	d003      	beq.n	8008462 <_scanf_float+0x15e>
 800845a:	3201      	adds	r2, #1
 800845c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008460:	60a2      	str	r2, [r4, #8]
 8008462:	68a3      	ldr	r3, [r4, #8]
 8008464:	3b01      	subs	r3, #1
 8008466:	60a3      	str	r3, [r4, #8]
 8008468:	6923      	ldr	r3, [r4, #16]
 800846a:	3301      	adds	r3, #1
 800846c:	6123      	str	r3, [r4, #16]
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	3b01      	subs	r3, #1
 8008472:	2b00      	cmp	r3, #0
 8008474:	607b      	str	r3, [r7, #4]
 8008476:	f340 8087 	ble.w	8008588 <_scanf_float+0x284>
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	3301      	adds	r3, #1
 800847e:	603b      	str	r3, [r7, #0]
 8008480:	e765      	b.n	800834e <_scanf_float+0x4a>
 8008482:	eb1a 0105 	adds.w	r1, sl, r5
 8008486:	f47f af6f 	bne.w	8008368 <_scanf_float+0x64>
 800848a:	6822      	ldr	r2, [r4, #0]
 800848c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008490:	6022      	str	r2, [r4, #0]
 8008492:	460d      	mov	r5, r1
 8008494:	468a      	mov	sl, r1
 8008496:	f806 3b01 	strb.w	r3, [r6], #1
 800849a:	e7e2      	b.n	8008462 <_scanf_float+0x15e>
 800849c:	6822      	ldr	r2, [r4, #0]
 800849e:	0610      	lsls	r0, r2, #24
 80084a0:	f57f af62 	bpl.w	8008368 <_scanf_float+0x64>
 80084a4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80084a8:	6022      	str	r2, [r4, #0]
 80084aa:	e7f4      	b.n	8008496 <_scanf_float+0x192>
 80084ac:	f1ba 0f00 	cmp.w	sl, #0
 80084b0:	d10e      	bne.n	80084d0 <_scanf_float+0x1cc>
 80084b2:	f1b9 0f00 	cmp.w	r9, #0
 80084b6:	d10e      	bne.n	80084d6 <_scanf_float+0x1d2>
 80084b8:	6822      	ldr	r2, [r4, #0]
 80084ba:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80084be:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80084c2:	d108      	bne.n	80084d6 <_scanf_float+0x1d2>
 80084c4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80084c8:	6022      	str	r2, [r4, #0]
 80084ca:	f04f 0a01 	mov.w	sl, #1
 80084ce:	e7e2      	b.n	8008496 <_scanf_float+0x192>
 80084d0:	f1ba 0f02 	cmp.w	sl, #2
 80084d4:	d055      	beq.n	8008582 <_scanf_float+0x27e>
 80084d6:	2d01      	cmp	r5, #1
 80084d8:	d002      	beq.n	80084e0 <_scanf_float+0x1dc>
 80084da:	2d04      	cmp	r5, #4
 80084dc:	f47f af44 	bne.w	8008368 <_scanf_float+0x64>
 80084e0:	3501      	adds	r5, #1
 80084e2:	b2ed      	uxtb	r5, r5
 80084e4:	e7d7      	b.n	8008496 <_scanf_float+0x192>
 80084e6:	f1ba 0f01 	cmp.w	sl, #1
 80084ea:	f47f af3d 	bne.w	8008368 <_scanf_float+0x64>
 80084ee:	f04f 0a02 	mov.w	sl, #2
 80084f2:	e7d0      	b.n	8008496 <_scanf_float+0x192>
 80084f4:	b97d      	cbnz	r5, 8008516 <_scanf_float+0x212>
 80084f6:	f1b9 0f00 	cmp.w	r9, #0
 80084fa:	f47f af38 	bne.w	800836e <_scanf_float+0x6a>
 80084fe:	6822      	ldr	r2, [r4, #0]
 8008500:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008504:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008508:	f040 8108 	bne.w	800871c <_scanf_float+0x418>
 800850c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008510:	6022      	str	r2, [r4, #0]
 8008512:	2501      	movs	r5, #1
 8008514:	e7bf      	b.n	8008496 <_scanf_float+0x192>
 8008516:	2d03      	cmp	r5, #3
 8008518:	d0e2      	beq.n	80084e0 <_scanf_float+0x1dc>
 800851a:	2d05      	cmp	r5, #5
 800851c:	e7de      	b.n	80084dc <_scanf_float+0x1d8>
 800851e:	2d02      	cmp	r5, #2
 8008520:	f47f af22 	bne.w	8008368 <_scanf_float+0x64>
 8008524:	2503      	movs	r5, #3
 8008526:	e7b6      	b.n	8008496 <_scanf_float+0x192>
 8008528:	2d06      	cmp	r5, #6
 800852a:	f47f af1d 	bne.w	8008368 <_scanf_float+0x64>
 800852e:	2507      	movs	r5, #7
 8008530:	e7b1      	b.n	8008496 <_scanf_float+0x192>
 8008532:	6822      	ldr	r2, [r4, #0]
 8008534:	0591      	lsls	r1, r2, #22
 8008536:	f57f af17 	bpl.w	8008368 <_scanf_float+0x64>
 800853a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800853e:	6022      	str	r2, [r4, #0]
 8008540:	f8cd 9008 	str.w	r9, [sp, #8]
 8008544:	e7a7      	b.n	8008496 <_scanf_float+0x192>
 8008546:	6822      	ldr	r2, [r4, #0]
 8008548:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800854c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008550:	d006      	beq.n	8008560 <_scanf_float+0x25c>
 8008552:	0550      	lsls	r0, r2, #21
 8008554:	f57f af08 	bpl.w	8008368 <_scanf_float+0x64>
 8008558:	f1b9 0f00 	cmp.w	r9, #0
 800855c:	f000 80de 	beq.w	800871c <_scanf_float+0x418>
 8008560:	0591      	lsls	r1, r2, #22
 8008562:	bf58      	it	pl
 8008564:	9902      	ldrpl	r1, [sp, #8]
 8008566:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800856a:	bf58      	it	pl
 800856c:	eba9 0101 	subpl.w	r1, r9, r1
 8008570:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008574:	bf58      	it	pl
 8008576:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800857a:	6022      	str	r2, [r4, #0]
 800857c:	f04f 0900 	mov.w	r9, #0
 8008580:	e789      	b.n	8008496 <_scanf_float+0x192>
 8008582:	f04f 0a03 	mov.w	sl, #3
 8008586:	e786      	b.n	8008496 <_scanf_float+0x192>
 8008588:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800858c:	4639      	mov	r1, r7
 800858e:	4640      	mov	r0, r8
 8008590:	4798      	blx	r3
 8008592:	2800      	cmp	r0, #0
 8008594:	f43f aedb 	beq.w	800834e <_scanf_float+0x4a>
 8008598:	e6e6      	b.n	8008368 <_scanf_float+0x64>
 800859a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800859e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80085a2:	463a      	mov	r2, r7
 80085a4:	4640      	mov	r0, r8
 80085a6:	4798      	blx	r3
 80085a8:	6923      	ldr	r3, [r4, #16]
 80085aa:	3b01      	subs	r3, #1
 80085ac:	6123      	str	r3, [r4, #16]
 80085ae:	e6e8      	b.n	8008382 <_scanf_float+0x7e>
 80085b0:	1e6b      	subs	r3, r5, #1
 80085b2:	2b06      	cmp	r3, #6
 80085b4:	d824      	bhi.n	8008600 <_scanf_float+0x2fc>
 80085b6:	2d02      	cmp	r5, #2
 80085b8:	d836      	bhi.n	8008628 <_scanf_float+0x324>
 80085ba:	9b01      	ldr	r3, [sp, #4]
 80085bc:	429e      	cmp	r6, r3
 80085be:	f67f aee4 	bls.w	800838a <_scanf_float+0x86>
 80085c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80085c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80085ca:	463a      	mov	r2, r7
 80085cc:	4640      	mov	r0, r8
 80085ce:	4798      	blx	r3
 80085d0:	6923      	ldr	r3, [r4, #16]
 80085d2:	3b01      	subs	r3, #1
 80085d4:	6123      	str	r3, [r4, #16]
 80085d6:	e7f0      	b.n	80085ba <_scanf_float+0x2b6>
 80085d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80085dc:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80085e0:	463a      	mov	r2, r7
 80085e2:	4640      	mov	r0, r8
 80085e4:	4798      	blx	r3
 80085e6:	6923      	ldr	r3, [r4, #16]
 80085e8:	3b01      	subs	r3, #1
 80085ea:	6123      	str	r3, [r4, #16]
 80085ec:	f10a 3aff 	add.w	sl, sl, #4294967295
 80085f0:	fa5f fa8a 	uxtb.w	sl, sl
 80085f4:	f1ba 0f02 	cmp.w	sl, #2
 80085f8:	d1ee      	bne.n	80085d8 <_scanf_float+0x2d4>
 80085fa:	3d03      	subs	r5, #3
 80085fc:	b2ed      	uxtb	r5, r5
 80085fe:	1b76      	subs	r6, r6, r5
 8008600:	6823      	ldr	r3, [r4, #0]
 8008602:	05da      	lsls	r2, r3, #23
 8008604:	d530      	bpl.n	8008668 <_scanf_float+0x364>
 8008606:	055b      	lsls	r3, r3, #21
 8008608:	d511      	bpl.n	800862e <_scanf_float+0x32a>
 800860a:	9b01      	ldr	r3, [sp, #4]
 800860c:	429e      	cmp	r6, r3
 800860e:	f67f aebc 	bls.w	800838a <_scanf_float+0x86>
 8008612:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008616:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800861a:	463a      	mov	r2, r7
 800861c:	4640      	mov	r0, r8
 800861e:	4798      	blx	r3
 8008620:	6923      	ldr	r3, [r4, #16]
 8008622:	3b01      	subs	r3, #1
 8008624:	6123      	str	r3, [r4, #16]
 8008626:	e7f0      	b.n	800860a <_scanf_float+0x306>
 8008628:	46aa      	mov	sl, r5
 800862a:	46b3      	mov	fp, r6
 800862c:	e7de      	b.n	80085ec <_scanf_float+0x2e8>
 800862e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008632:	6923      	ldr	r3, [r4, #16]
 8008634:	2965      	cmp	r1, #101	@ 0x65
 8008636:	f103 33ff 	add.w	r3, r3, #4294967295
 800863a:	f106 35ff 	add.w	r5, r6, #4294967295
 800863e:	6123      	str	r3, [r4, #16]
 8008640:	d00c      	beq.n	800865c <_scanf_float+0x358>
 8008642:	2945      	cmp	r1, #69	@ 0x45
 8008644:	d00a      	beq.n	800865c <_scanf_float+0x358>
 8008646:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800864a:	463a      	mov	r2, r7
 800864c:	4640      	mov	r0, r8
 800864e:	4798      	blx	r3
 8008650:	6923      	ldr	r3, [r4, #16]
 8008652:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008656:	3b01      	subs	r3, #1
 8008658:	1eb5      	subs	r5, r6, #2
 800865a:	6123      	str	r3, [r4, #16]
 800865c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008660:	463a      	mov	r2, r7
 8008662:	4640      	mov	r0, r8
 8008664:	4798      	blx	r3
 8008666:	462e      	mov	r6, r5
 8008668:	6822      	ldr	r2, [r4, #0]
 800866a:	f012 0210 	ands.w	r2, r2, #16
 800866e:	d001      	beq.n	8008674 <_scanf_float+0x370>
 8008670:	2000      	movs	r0, #0
 8008672:	e68b      	b.n	800838c <_scanf_float+0x88>
 8008674:	7032      	strb	r2, [r6, #0]
 8008676:	6823      	ldr	r3, [r4, #0]
 8008678:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800867c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008680:	d11c      	bne.n	80086bc <_scanf_float+0x3b8>
 8008682:	9b02      	ldr	r3, [sp, #8]
 8008684:	454b      	cmp	r3, r9
 8008686:	eba3 0209 	sub.w	r2, r3, r9
 800868a:	d123      	bne.n	80086d4 <_scanf_float+0x3d0>
 800868c:	9901      	ldr	r1, [sp, #4]
 800868e:	2200      	movs	r2, #0
 8008690:	4640      	mov	r0, r8
 8008692:	f002 fcfd 	bl	800b090 <_strtod_r>
 8008696:	9b03      	ldr	r3, [sp, #12]
 8008698:	6821      	ldr	r1, [r4, #0]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f011 0f02 	tst.w	r1, #2
 80086a0:	ec57 6b10 	vmov	r6, r7, d0
 80086a4:	f103 0204 	add.w	r2, r3, #4
 80086a8:	d01f      	beq.n	80086ea <_scanf_float+0x3e6>
 80086aa:	9903      	ldr	r1, [sp, #12]
 80086ac:	600a      	str	r2, [r1, #0]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	e9c3 6700 	strd	r6, r7, [r3]
 80086b4:	68e3      	ldr	r3, [r4, #12]
 80086b6:	3301      	adds	r3, #1
 80086b8:	60e3      	str	r3, [r4, #12]
 80086ba:	e7d9      	b.n	8008670 <_scanf_float+0x36c>
 80086bc:	9b04      	ldr	r3, [sp, #16]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d0e4      	beq.n	800868c <_scanf_float+0x388>
 80086c2:	9905      	ldr	r1, [sp, #20]
 80086c4:	230a      	movs	r3, #10
 80086c6:	3101      	adds	r1, #1
 80086c8:	4640      	mov	r0, r8
 80086ca:	f002 fd61 	bl	800b190 <_strtol_r>
 80086ce:	9b04      	ldr	r3, [sp, #16]
 80086d0:	9e05      	ldr	r6, [sp, #20]
 80086d2:	1ac2      	subs	r2, r0, r3
 80086d4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80086d8:	429e      	cmp	r6, r3
 80086da:	bf28      	it	cs
 80086dc:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80086e0:	4910      	ldr	r1, [pc, #64]	@ (8008724 <_scanf_float+0x420>)
 80086e2:	4630      	mov	r0, r6
 80086e4:	f000 f954 	bl	8008990 <siprintf>
 80086e8:	e7d0      	b.n	800868c <_scanf_float+0x388>
 80086ea:	f011 0f04 	tst.w	r1, #4
 80086ee:	9903      	ldr	r1, [sp, #12]
 80086f0:	600a      	str	r2, [r1, #0]
 80086f2:	d1dc      	bne.n	80086ae <_scanf_float+0x3aa>
 80086f4:	681d      	ldr	r5, [r3, #0]
 80086f6:	4632      	mov	r2, r6
 80086f8:	463b      	mov	r3, r7
 80086fa:	4630      	mov	r0, r6
 80086fc:	4639      	mov	r1, r7
 80086fe:	f7f8 fa35 	bl	8000b6c <__aeabi_dcmpun>
 8008702:	b128      	cbz	r0, 8008710 <_scanf_float+0x40c>
 8008704:	4808      	ldr	r0, [pc, #32]	@ (8008728 <_scanf_float+0x424>)
 8008706:	f000 fabb 	bl	8008c80 <nanf>
 800870a:	ed85 0a00 	vstr	s0, [r5]
 800870e:	e7d1      	b.n	80086b4 <_scanf_float+0x3b0>
 8008710:	4630      	mov	r0, r6
 8008712:	4639      	mov	r1, r7
 8008714:	f7f8 fa88 	bl	8000c28 <__aeabi_d2f>
 8008718:	6028      	str	r0, [r5, #0]
 800871a:	e7cb      	b.n	80086b4 <_scanf_float+0x3b0>
 800871c:	f04f 0900 	mov.w	r9, #0
 8008720:	e629      	b.n	8008376 <_scanf_float+0x72>
 8008722:	bf00      	nop
 8008724:	0800daa4 	.word	0x0800daa4
 8008728:	0800de3d 	.word	0x0800de3d

0800872c <std>:
 800872c:	2300      	movs	r3, #0
 800872e:	b510      	push	{r4, lr}
 8008730:	4604      	mov	r4, r0
 8008732:	e9c0 3300 	strd	r3, r3, [r0]
 8008736:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800873a:	6083      	str	r3, [r0, #8]
 800873c:	8181      	strh	r1, [r0, #12]
 800873e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008740:	81c2      	strh	r2, [r0, #14]
 8008742:	6183      	str	r3, [r0, #24]
 8008744:	4619      	mov	r1, r3
 8008746:	2208      	movs	r2, #8
 8008748:	305c      	adds	r0, #92	@ 0x5c
 800874a:	f000 fa19 	bl	8008b80 <memset>
 800874e:	4b0d      	ldr	r3, [pc, #52]	@ (8008784 <std+0x58>)
 8008750:	6263      	str	r3, [r4, #36]	@ 0x24
 8008752:	4b0d      	ldr	r3, [pc, #52]	@ (8008788 <std+0x5c>)
 8008754:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008756:	4b0d      	ldr	r3, [pc, #52]	@ (800878c <std+0x60>)
 8008758:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800875a:	4b0d      	ldr	r3, [pc, #52]	@ (8008790 <std+0x64>)
 800875c:	6323      	str	r3, [r4, #48]	@ 0x30
 800875e:	4b0d      	ldr	r3, [pc, #52]	@ (8008794 <std+0x68>)
 8008760:	6224      	str	r4, [r4, #32]
 8008762:	429c      	cmp	r4, r3
 8008764:	d006      	beq.n	8008774 <std+0x48>
 8008766:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800876a:	4294      	cmp	r4, r2
 800876c:	d002      	beq.n	8008774 <std+0x48>
 800876e:	33d0      	adds	r3, #208	@ 0xd0
 8008770:	429c      	cmp	r4, r3
 8008772:	d105      	bne.n	8008780 <std+0x54>
 8008774:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008778:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800877c:	f000 ba7c 	b.w	8008c78 <__retarget_lock_init_recursive>
 8008780:	bd10      	pop	{r4, pc}
 8008782:	bf00      	nop
 8008784:	080089d1 	.word	0x080089d1
 8008788:	080089f3 	.word	0x080089f3
 800878c:	08008a2b 	.word	0x08008a2b
 8008790:	08008a4f 	.word	0x08008a4f
 8008794:	200005e4 	.word	0x200005e4

08008798 <stdio_exit_handler>:
 8008798:	4a02      	ldr	r2, [pc, #8]	@ (80087a4 <stdio_exit_handler+0xc>)
 800879a:	4903      	ldr	r1, [pc, #12]	@ (80087a8 <stdio_exit_handler+0x10>)
 800879c:	4803      	ldr	r0, [pc, #12]	@ (80087ac <stdio_exit_handler+0x14>)
 800879e:	f000 b869 	b.w	8008874 <_fwalk_sglue>
 80087a2:	bf00      	nop
 80087a4:	2000001c 	.word	0x2000001c
 80087a8:	0800b7d1 	.word	0x0800b7d1
 80087ac:	2000002c 	.word	0x2000002c

080087b0 <cleanup_stdio>:
 80087b0:	6841      	ldr	r1, [r0, #4]
 80087b2:	4b0c      	ldr	r3, [pc, #48]	@ (80087e4 <cleanup_stdio+0x34>)
 80087b4:	4299      	cmp	r1, r3
 80087b6:	b510      	push	{r4, lr}
 80087b8:	4604      	mov	r4, r0
 80087ba:	d001      	beq.n	80087c0 <cleanup_stdio+0x10>
 80087bc:	f003 f808 	bl	800b7d0 <_fflush_r>
 80087c0:	68a1      	ldr	r1, [r4, #8]
 80087c2:	4b09      	ldr	r3, [pc, #36]	@ (80087e8 <cleanup_stdio+0x38>)
 80087c4:	4299      	cmp	r1, r3
 80087c6:	d002      	beq.n	80087ce <cleanup_stdio+0x1e>
 80087c8:	4620      	mov	r0, r4
 80087ca:	f003 f801 	bl	800b7d0 <_fflush_r>
 80087ce:	68e1      	ldr	r1, [r4, #12]
 80087d0:	4b06      	ldr	r3, [pc, #24]	@ (80087ec <cleanup_stdio+0x3c>)
 80087d2:	4299      	cmp	r1, r3
 80087d4:	d004      	beq.n	80087e0 <cleanup_stdio+0x30>
 80087d6:	4620      	mov	r0, r4
 80087d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087dc:	f002 bff8 	b.w	800b7d0 <_fflush_r>
 80087e0:	bd10      	pop	{r4, pc}
 80087e2:	bf00      	nop
 80087e4:	200005e4 	.word	0x200005e4
 80087e8:	2000064c 	.word	0x2000064c
 80087ec:	200006b4 	.word	0x200006b4

080087f0 <global_stdio_init.part.0>:
 80087f0:	b510      	push	{r4, lr}
 80087f2:	4b0b      	ldr	r3, [pc, #44]	@ (8008820 <global_stdio_init.part.0+0x30>)
 80087f4:	4c0b      	ldr	r4, [pc, #44]	@ (8008824 <global_stdio_init.part.0+0x34>)
 80087f6:	4a0c      	ldr	r2, [pc, #48]	@ (8008828 <global_stdio_init.part.0+0x38>)
 80087f8:	601a      	str	r2, [r3, #0]
 80087fa:	4620      	mov	r0, r4
 80087fc:	2200      	movs	r2, #0
 80087fe:	2104      	movs	r1, #4
 8008800:	f7ff ff94 	bl	800872c <std>
 8008804:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008808:	2201      	movs	r2, #1
 800880a:	2109      	movs	r1, #9
 800880c:	f7ff ff8e 	bl	800872c <std>
 8008810:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008814:	2202      	movs	r2, #2
 8008816:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800881a:	2112      	movs	r1, #18
 800881c:	f7ff bf86 	b.w	800872c <std>
 8008820:	2000071c 	.word	0x2000071c
 8008824:	200005e4 	.word	0x200005e4
 8008828:	08008799 	.word	0x08008799

0800882c <__sfp_lock_acquire>:
 800882c:	4801      	ldr	r0, [pc, #4]	@ (8008834 <__sfp_lock_acquire+0x8>)
 800882e:	f000 ba24 	b.w	8008c7a <__retarget_lock_acquire_recursive>
 8008832:	bf00      	nop
 8008834:	20000725 	.word	0x20000725

08008838 <__sfp_lock_release>:
 8008838:	4801      	ldr	r0, [pc, #4]	@ (8008840 <__sfp_lock_release+0x8>)
 800883a:	f000 ba1f 	b.w	8008c7c <__retarget_lock_release_recursive>
 800883e:	bf00      	nop
 8008840:	20000725 	.word	0x20000725

08008844 <__sinit>:
 8008844:	b510      	push	{r4, lr}
 8008846:	4604      	mov	r4, r0
 8008848:	f7ff fff0 	bl	800882c <__sfp_lock_acquire>
 800884c:	6a23      	ldr	r3, [r4, #32]
 800884e:	b11b      	cbz	r3, 8008858 <__sinit+0x14>
 8008850:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008854:	f7ff bff0 	b.w	8008838 <__sfp_lock_release>
 8008858:	4b04      	ldr	r3, [pc, #16]	@ (800886c <__sinit+0x28>)
 800885a:	6223      	str	r3, [r4, #32]
 800885c:	4b04      	ldr	r3, [pc, #16]	@ (8008870 <__sinit+0x2c>)
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d1f5      	bne.n	8008850 <__sinit+0xc>
 8008864:	f7ff ffc4 	bl	80087f0 <global_stdio_init.part.0>
 8008868:	e7f2      	b.n	8008850 <__sinit+0xc>
 800886a:	bf00      	nop
 800886c:	080087b1 	.word	0x080087b1
 8008870:	2000071c 	.word	0x2000071c

08008874 <_fwalk_sglue>:
 8008874:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008878:	4607      	mov	r7, r0
 800887a:	4688      	mov	r8, r1
 800887c:	4614      	mov	r4, r2
 800887e:	2600      	movs	r6, #0
 8008880:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008884:	f1b9 0901 	subs.w	r9, r9, #1
 8008888:	d505      	bpl.n	8008896 <_fwalk_sglue+0x22>
 800888a:	6824      	ldr	r4, [r4, #0]
 800888c:	2c00      	cmp	r4, #0
 800888e:	d1f7      	bne.n	8008880 <_fwalk_sglue+0xc>
 8008890:	4630      	mov	r0, r6
 8008892:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008896:	89ab      	ldrh	r3, [r5, #12]
 8008898:	2b01      	cmp	r3, #1
 800889a:	d907      	bls.n	80088ac <_fwalk_sglue+0x38>
 800889c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80088a0:	3301      	adds	r3, #1
 80088a2:	d003      	beq.n	80088ac <_fwalk_sglue+0x38>
 80088a4:	4629      	mov	r1, r5
 80088a6:	4638      	mov	r0, r7
 80088a8:	47c0      	blx	r8
 80088aa:	4306      	orrs	r6, r0
 80088ac:	3568      	adds	r5, #104	@ 0x68
 80088ae:	e7e9      	b.n	8008884 <_fwalk_sglue+0x10>

080088b0 <iprintf>:
 80088b0:	b40f      	push	{r0, r1, r2, r3}
 80088b2:	b507      	push	{r0, r1, r2, lr}
 80088b4:	4906      	ldr	r1, [pc, #24]	@ (80088d0 <iprintf+0x20>)
 80088b6:	ab04      	add	r3, sp, #16
 80088b8:	6808      	ldr	r0, [r1, #0]
 80088ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80088be:	6881      	ldr	r1, [r0, #8]
 80088c0:	9301      	str	r3, [sp, #4]
 80088c2:	f002 fde9 	bl	800b498 <_vfiprintf_r>
 80088c6:	b003      	add	sp, #12
 80088c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80088cc:	b004      	add	sp, #16
 80088ce:	4770      	bx	lr
 80088d0:	20000028 	.word	0x20000028

080088d4 <_puts_r>:
 80088d4:	6a03      	ldr	r3, [r0, #32]
 80088d6:	b570      	push	{r4, r5, r6, lr}
 80088d8:	6884      	ldr	r4, [r0, #8]
 80088da:	4605      	mov	r5, r0
 80088dc:	460e      	mov	r6, r1
 80088de:	b90b      	cbnz	r3, 80088e4 <_puts_r+0x10>
 80088e0:	f7ff ffb0 	bl	8008844 <__sinit>
 80088e4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80088e6:	07db      	lsls	r3, r3, #31
 80088e8:	d405      	bmi.n	80088f6 <_puts_r+0x22>
 80088ea:	89a3      	ldrh	r3, [r4, #12]
 80088ec:	0598      	lsls	r0, r3, #22
 80088ee:	d402      	bmi.n	80088f6 <_puts_r+0x22>
 80088f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80088f2:	f000 f9c2 	bl	8008c7a <__retarget_lock_acquire_recursive>
 80088f6:	89a3      	ldrh	r3, [r4, #12]
 80088f8:	0719      	lsls	r1, r3, #28
 80088fa:	d502      	bpl.n	8008902 <_puts_r+0x2e>
 80088fc:	6923      	ldr	r3, [r4, #16]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d135      	bne.n	800896e <_puts_r+0x9a>
 8008902:	4621      	mov	r1, r4
 8008904:	4628      	mov	r0, r5
 8008906:	f000 f8e5 	bl	8008ad4 <__swsetup_r>
 800890a:	b380      	cbz	r0, 800896e <_puts_r+0x9a>
 800890c:	f04f 35ff 	mov.w	r5, #4294967295
 8008910:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008912:	07da      	lsls	r2, r3, #31
 8008914:	d405      	bmi.n	8008922 <_puts_r+0x4e>
 8008916:	89a3      	ldrh	r3, [r4, #12]
 8008918:	059b      	lsls	r3, r3, #22
 800891a:	d402      	bmi.n	8008922 <_puts_r+0x4e>
 800891c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800891e:	f000 f9ad 	bl	8008c7c <__retarget_lock_release_recursive>
 8008922:	4628      	mov	r0, r5
 8008924:	bd70      	pop	{r4, r5, r6, pc}
 8008926:	2b00      	cmp	r3, #0
 8008928:	da04      	bge.n	8008934 <_puts_r+0x60>
 800892a:	69a2      	ldr	r2, [r4, #24]
 800892c:	429a      	cmp	r2, r3
 800892e:	dc17      	bgt.n	8008960 <_puts_r+0x8c>
 8008930:	290a      	cmp	r1, #10
 8008932:	d015      	beq.n	8008960 <_puts_r+0x8c>
 8008934:	6823      	ldr	r3, [r4, #0]
 8008936:	1c5a      	adds	r2, r3, #1
 8008938:	6022      	str	r2, [r4, #0]
 800893a:	7019      	strb	r1, [r3, #0]
 800893c:	68a3      	ldr	r3, [r4, #8]
 800893e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008942:	3b01      	subs	r3, #1
 8008944:	60a3      	str	r3, [r4, #8]
 8008946:	2900      	cmp	r1, #0
 8008948:	d1ed      	bne.n	8008926 <_puts_r+0x52>
 800894a:	2b00      	cmp	r3, #0
 800894c:	da11      	bge.n	8008972 <_puts_r+0x9e>
 800894e:	4622      	mov	r2, r4
 8008950:	210a      	movs	r1, #10
 8008952:	4628      	mov	r0, r5
 8008954:	f000 f87f 	bl	8008a56 <__swbuf_r>
 8008958:	3001      	adds	r0, #1
 800895a:	d0d7      	beq.n	800890c <_puts_r+0x38>
 800895c:	250a      	movs	r5, #10
 800895e:	e7d7      	b.n	8008910 <_puts_r+0x3c>
 8008960:	4622      	mov	r2, r4
 8008962:	4628      	mov	r0, r5
 8008964:	f000 f877 	bl	8008a56 <__swbuf_r>
 8008968:	3001      	adds	r0, #1
 800896a:	d1e7      	bne.n	800893c <_puts_r+0x68>
 800896c:	e7ce      	b.n	800890c <_puts_r+0x38>
 800896e:	3e01      	subs	r6, #1
 8008970:	e7e4      	b.n	800893c <_puts_r+0x68>
 8008972:	6823      	ldr	r3, [r4, #0]
 8008974:	1c5a      	adds	r2, r3, #1
 8008976:	6022      	str	r2, [r4, #0]
 8008978:	220a      	movs	r2, #10
 800897a:	701a      	strb	r2, [r3, #0]
 800897c:	e7ee      	b.n	800895c <_puts_r+0x88>
	...

08008980 <puts>:
 8008980:	4b02      	ldr	r3, [pc, #8]	@ (800898c <puts+0xc>)
 8008982:	4601      	mov	r1, r0
 8008984:	6818      	ldr	r0, [r3, #0]
 8008986:	f7ff bfa5 	b.w	80088d4 <_puts_r>
 800898a:	bf00      	nop
 800898c:	20000028 	.word	0x20000028

08008990 <siprintf>:
 8008990:	b40e      	push	{r1, r2, r3}
 8008992:	b500      	push	{lr}
 8008994:	b09c      	sub	sp, #112	@ 0x70
 8008996:	ab1d      	add	r3, sp, #116	@ 0x74
 8008998:	9002      	str	r0, [sp, #8]
 800899a:	9006      	str	r0, [sp, #24]
 800899c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80089a0:	4809      	ldr	r0, [pc, #36]	@ (80089c8 <siprintf+0x38>)
 80089a2:	9107      	str	r1, [sp, #28]
 80089a4:	9104      	str	r1, [sp, #16]
 80089a6:	4909      	ldr	r1, [pc, #36]	@ (80089cc <siprintf+0x3c>)
 80089a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80089ac:	9105      	str	r1, [sp, #20]
 80089ae:	6800      	ldr	r0, [r0, #0]
 80089b0:	9301      	str	r3, [sp, #4]
 80089b2:	a902      	add	r1, sp, #8
 80089b4:	f002 fc4a 	bl	800b24c <_svfiprintf_r>
 80089b8:	9b02      	ldr	r3, [sp, #8]
 80089ba:	2200      	movs	r2, #0
 80089bc:	701a      	strb	r2, [r3, #0]
 80089be:	b01c      	add	sp, #112	@ 0x70
 80089c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80089c4:	b003      	add	sp, #12
 80089c6:	4770      	bx	lr
 80089c8:	20000028 	.word	0x20000028
 80089cc:	ffff0208 	.word	0xffff0208

080089d0 <__sread>:
 80089d0:	b510      	push	{r4, lr}
 80089d2:	460c      	mov	r4, r1
 80089d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089d8:	f000 f900 	bl	8008bdc <_read_r>
 80089dc:	2800      	cmp	r0, #0
 80089de:	bfab      	itete	ge
 80089e0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80089e2:	89a3      	ldrhlt	r3, [r4, #12]
 80089e4:	181b      	addge	r3, r3, r0
 80089e6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80089ea:	bfac      	ite	ge
 80089ec:	6563      	strge	r3, [r4, #84]	@ 0x54
 80089ee:	81a3      	strhlt	r3, [r4, #12]
 80089f0:	bd10      	pop	{r4, pc}

080089f2 <__swrite>:
 80089f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089f6:	461f      	mov	r7, r3
 80089f8:	898b      	ldrh	r3, [r1, #12]
 80089fa:	05db      	lsls	r3, r3, #23
 80089fc:	4605      	mov	r5, r0
 80089fe:	460c      	mov	r4, r1
 8008a00:	4616      	mov	r6, r2
 8008a02:	d505      	bpl.n	8008a10 <__swrite+0x1e>
 8008a04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a08:	2302      	movs	r3, #2
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	f000 f8d4 	bl	8008bb8 <_lseek_r>
 8008a10:	89a3      	ldrh	r3, [r4, #12]
 8008a12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a16:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008a1a:	81a3      	strh	r3, [r4, #12]
 8008a1c:	4632      	mov	r2, r6
 8008a1e:	463b      	mov	r3, r7
 8008a20:	4628      	mov	r0, r5
 8008a22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a26:	f000 b8eb 	b.w	8008c00 <_write_r>

08008a2a <__sseek>:
 8008a2a:	b510      	push	{r4, lr}
 8008a2c:	460c      	mov	r4, r1
 8008a2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a32:	f000 f8c1 	bl	8008bb8 <_lseek_r>
 8008a36:	1c43      	adds	r3, r0, #1
 8008a38:	89a3      	ldrh	r3, [r4, #12]
 8008a3a:	bf15      	itete	ne
 8008a3c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008a3e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008a42:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008a46:	81a3      	strheq	r3, [r4, #12]
 8008a48:	bf18      	it	ne
 8008a4a:	81a3      	strhne	r3, [r4, #12]
 8008a4c:	bd10      	pop	{r4, pc}

08008a4e <__sclose>:
 8008a4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a52:	f000 b8a1 	b.w	8008b98 <_close_r>

08008a56 <__swbuf_r>:
 8008a56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a58:	460e      	mov	r6, r1
 8008a5a:	4614      	mov	r4, r2
 8008a5c:	4605      	mov	r5, r0
 8008a5e:	b118      	cbz	r0, 8008a68 <__swbuf_r+0x12>
 8008a60:	6a03      	ldr	r3, [r0, #32]
 8008a62:	b90b      	cbnz	r3, 8008a68 <__swbuf_r+0x12>
 8008a64:	f7ff feee 	bl	8008844 <__sinit>
 8008a68:	69a3      	ldr	r3, [r4, #24]
 8008a6a:	60a3      	str	r3, [r4, #8]
 8008a6c:	89a3      	ldrh	r3, [r4, #12]
 8008a6e:	071a      	lsls	r2, r3, #28
 8008a70:	d501      	bpl.n	8008a76 <__swbuf_r+0x20>
 8008a72:	6923      	ldr	r3, [r4, #16]
 8008a74:	b943      	cbnz	r3, 8008a88 <__swbuf_r+0x32>
 8008a76:	4621      	mov	r1, r4
 8008a78:	4628      	mov	r0, r5
 8008a7a:	f000 f82b 	bl	8008ad4 <__swsetup_r>
 8008a7e:	b118      	cbz	r0, 8008a88 <__swbuf_r+0x32>
 8008a80:	f04f 37ff 	mov.w	r7, #4294967295
 8008a84:	4638      	mov	r0, r7
 8008a86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a88:	6823      	ldr	r3, [r4, #0]
 8008a8a:	6922      	ldr	r2, [r4, #16]
 8008a8c:	1a98      	subs	r0, r3, r2
 8008a8e:	6963      	ldr	r3, [r4, #20]
 8008a90:	b2f6      	uxtb	r6, r6
 8008a92:	4283      	cmp	r3, r0
 8008a94:	4637      	mov	r7, r6
 8008a96:	dc05      	bgt.n	8008aa4 <__swbuf_r+0x4e>
 8008a98:	4621      	mov	r1, r4
 8008a9a:	4628      	mov	r0, r5
 8008a9c:	f002 fe98 	bl	800b7d0 <_fflush_r>
 8008aa0:	2800      	cmp	r0, #0
 8008aa2:	d1ed      	bne.n	8008a80 <__swbuf_r+0x2a>
 8008aa4:	68a3      	ldr	r3, [r4, #8]
 8008aa6:	3b01      	subs	r3, #1
 8008aa8:	60a3      	str	r3, [r4, #8]
 8008aaa:	6823      	ldr	r3, [r4, #0]
 8008aac:	1c5a      	adds	r2, r3, #1
 8008aae:	6022      	str	r2, [r4, #0]
 8008ab0:	701e      	strb	r6, [r3, #0]
 8008ab2:	6962      	ldr	r2, [r4, #20]
 8008ab4:	1c43      	adds	r3, r0, #1
 8008ab6:	429a      	cmp	r2, r3
 8008ab8:	d004      	beq.n	8008ac4 <__swbuf_r+0x6e>
 8008aba:	89a3      	ldrh	r3, [r4, #12]
 8008abc:	07db      	lsls	r3, r3, #31
 8008abe:	d5e1      	bpl.n	8008a84 <__swbuf_r+0x2e>
 8008ac0:	2e0a      	cmp	r6, #10
 8008ac2:	d1df      	bne.n	8008a84 <__swbuf_r+0x2e>
 8008ac4:	4621      	mov	r1, r4
 8008ac6:	4628      	mov	r0, r5
 8008ac8:	f002 fe82 	bl	800b7d0 <_fflush_r>
 8008acc:	2800      	cmp	r0, #0
 8008ace:	d0d9      	beq.n	8008a84 <__swbuf_r+0x2e>
 8008ad0:	e7d6      	b.n	8008a80 <__swbuf_r+0x2a>
	...

08008ad4 <__swsetup_r>:
 8008ad4:	b538      	push	{r3, r4, r5, lr}
 8008ad6:	4b29      	ldr	r3, [pc, #164]	@ (8008b7c <__swsetup_r+0xa8>)
 8008ad8:	4605      	mov	r5, r0
 8008ada:	6818      	ldr	r0, [r3, #0]
 8008adc:	460c      	mov	r4, r1
 8008ade:	b118      	cbz	r0, 8008ae8 <__swsetup_r+0x14>
 8008ae0:	6a03      	ldr	r3, [r0, #32]
 8008ae2:	b90b      	cbnz	r3, 8008ae8 <__swsetup_r+0x14>
 8008ae4:	f7ff feae 	bl	8008844 <__sinit>
 8008ae8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008aec:	0719      	lsls	r1, r3, #28
 8008aee:	d422      	bmi.n	8008b36 <__swsetup_r+0x62>
 8008af0:	06da      	lsls	r2, r3, #27
 8008af2:	d407      	bmi.n	8008b04 <__swsetup_r+0x30>
 8008af4:	2209      	movs	r2, #9
 8008af6:	602a      	str	r2, [r5, #0]
 8008af8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008afc:	81a3      	strh	r3, [r4, #12]
 8008afe:	f04f 30ff 	mov.w	r0, #4294967295
 8008b02:	e033      	b.n	8008b6c <__swsetup_r+0x98>
 8008b04:	0758      	lsls	r0, r3, #29
 8008b06:	d512      	bpl.n	8008b2e <__swsetup_r+0x5a>
 8008b08:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008b0a:	b141      	cbz	r1, 8008b1e <__swsetup_r+0x4a>
 8008b0c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008b10:	4299      	cmp	r1, r3
 8008b12:	d002      	beq.n	8008b1a <__swsetup_r+0x46>
 8008b14:	4628      	mov	r0, r5
 8008b16:	f000 ff07 	bl	8009928 <_free_r>
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	6363      	str	r3, [r4, #52]	@ 0x34
 8008b1e:	89a3      	ldrh	r3, [r4, #12]
 8008b20:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008b24:	81a3      	strh	r3, [r4, #12]
 8008b26:	2300      	movs	r3, #0
 8008b28:	6063      	str	r3, [r4, #4]
 8008b2a:	6923      	ldr	r3, [r4, #16]
 8008b2c:	6023      	str	r3, [r4, #0]
 8008b2e:	89a3      	ldrh	r3, [r4, #12]
 8008b30:	f043 0308 	orr.w	r3, r3, #8
 8008b34:	81a3      	strh	r3, [r4, #12]
 8008b36:	6923      	ldr	r3, [r4, #16]
 8008b38:	b94b      	cbnz	r3, 8008b4e <__swsetup_r+0x7a>
 8008b3a:	89a3      	ldrh	r3, [r4, #12]
 8008b3c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008b40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b44:	d003      	beq.n	8008b4e <__swsetup_r+0x7a>
 8008b46:	4621      	mov	r1, r4
 8008b48:	4628      	mov	r0, r5
 8008b4a:	f002 fe8f 	bl	800b86c <__smakebuf_r>
 8008b4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b52:	f013 0201 	ands.w	r2, r3, #1
 8008b56:	d00a      	beq.n	8008b6e <__swsetup_r+0x9a>
 8008b58:	2200      	movs	r2, #0
 8008b5a:	60a2      	str	r2, [r4, #8]
 8008b5c:	6962      	ldr	r2, [r4, #20]
 8008b5e:	4252      	negs	r2, r2
 8008b60:	61a2      	str	r2, [r4, #24]
 8008b62:	6922      	ldr	r2, [r4, #16]
 8008b64:	b942      	cbnz	r2, 8008b78 <__swsetup_r+0xa4>
 8008b66:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008b6a:	d1c5      	bne.n	8008af8 <__swsetup_r+0x24>
 8008b6c:	bd38      	pop	{r3, r4, r5, pc}
 8008b6e:	0799      	lsls	r1, r3, #30
 8008b70:	bf58      	it	pl
 8008b72:	6962      	ldrpl	r2, [r4, #20]
 8008b74:	60a2      	str	r2, [r4, #8]
 8008b76:	e7f4      	b.n	8008b62 <__swsetup_r+0x8e>
 8008b78:	2000      	movs	r0, #0
 8008b7a:	e7f7      	b.n	8008b6c <__swsetup_r+0x98>
 8008b7c:	20000028 	.word	0x20000028

08008b80 <memset>:
 8008b80:	4402      	add	r2, r0
 8008b82:	4603      	mov	r3, r0
 8008b84:	4293      	cmp	r3, r2
 8008b86:	d100      	bne.n	8008b8a <memset+0xa>
 8008b88:	4770      	bx	lr
 8008b8a:	f803 1b01 	strb.w	r1, [r3], #1
 8008b8e:	e7f9      	b.n	8008b84 <memset+0x4>

08008b90 <_localeconv_r>:
 8008b90:	4800      	ldr	r0, [pc, #0]	@ (8008b94 <_localeconv_r+0x4>)
 8008b92:	4770      	bx	lr
 8008b94:	20000168 	.word	0x20000168

08008b98 <_close_r>:
 8008b98:	b538      	push	{r3, r4, r5, lr}
 8008b9a:	4d06      	ldr	r5, [pc, #24]	@ (8008bb4 <_close_r+0x1c>)
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	4604      	mov	r4, r0
 8008ba0:	4608      	mov	r0, r1
 8008ba2:	602b      	str	r3, [r5, #0]
 8008ba4:	f7fa f856 	bl	8002c54 <_close>
 8008ba8:	1c43      	adds	r3, r0, #1
 8008baa:	d102      	bne.n	8008bb2 <_close_r+0x1a>
 8008bac:	682b      	ldr	r3, [r5, #0]
 8008bae:	b103      	cbz	r3, 8008bb2 <_close_r+0x1a>
 8008bb0:	6023      	str	r3, [r4, #0]
 8008bb2:	bd38      	pop	{r3, r4, r5, pc}
 8008bb4:	20000720 	.word	0x20000720

08008bb8 <_lseek_r>:
 8008bb8:	b538      	push	{r3, r4, r5, lr}
 8008bba:	4d07      	ldr	r5, [pc, #28]	@ (8008bd8 <_lseek_r+0x20>)
 8008bbc:	4604      	mov	r4, r0
 8008bbe:	4608      	mov	r0, r1
 8008bc0:	4611      	mov	r1, r2
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	602a      	str	r2, [r5, #0]
 8008bc6:	461a      	mov	r2, r3
 8008bc8:	f7fa f86b 	bl	8002ca2 <_lseek>
 8008bcc:	1c43      	adds	r3, r0, #1
 8008bce:	d102      	bne.n	8008bd6 <_lseek_r+0x1e>
 8008bd0:	682b      	ldr	r3, [r5, #0]
 8008bd2:	b103      	cbz	r3, 8008bd6 <_lseek_r+0x1e>
 8008bd4:	6023      	str	r3, [r4, #0]
 8008bd6:	bd38      	pop	{r3, r4, r5, pc}
 8008bd8:	20000720 	.word	0x20000720

08008bdc <_read_r>:
 8008bdc:	b538      	push	{r3, r4, r5, lr}
 8008bde:	4d07      	ldr	r5, [pc, #28]	@ (8008bfc <_read_r+0x20>)
 8008be0:	4604      	mov	r4, r0
 8008be2:	4608      	mov	r0, r1
 8008be4:	4611      	mov	r1, r2
 8008be6:	2200      	movs	r2, #0
 8008be8:	602a      	str	r2, [r5, #0]
 8008bea:	461a      	mov	r2, r3
 8008bec:	f7fa f815 	bl	8002c1a <_read>
 8008bf0:	1c43      	adds	r3, r0, #1
 8008bf2:	d102      	bne.n	8008bfa <_read_r+0x1e>
 8008bf4:	682b      	ldr	r3, [r5, #0]
 8008bf6:	b103      	cbz	r3, 8008bfa <_read_r+0x1e>
 8008bf8:	6023      	str	r3, [r4, #0]
 8008bfa:	bd38      	pop	{r3, r4, r5, pc}
 8008bfc:	20000720 	.word	0x20000720

08008c00 <_write_r>:
 8008c00:	b538      	push	{r3, r4, r5, lr}
 8008c02:	4d07      	ldr	r5, [pc, #28]	@ (8008c20 <_write_r+0x20>)
 8008c04:	4604      	mov	r4, r0
 8008c06:	4608      	mov	r0, r1
 8008c08:	4611      	mov	r1, r2
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	602a      	str	r2, [r5, #0]
 8008c0e:	461a      	mov	r2, r3
 8008c10:	f7f9 fca8 	bl	8002564 <_write>
 8008c14:	1c43      	adds	r3, r0, #1
 8008c16:	d102      	bne.n	8008c1e <_write_r+0x1e>
 8008c18:	682b      	ldr	r3, [r5, #0]
 8008c1a:	b103      	cbz	r3, 8008c1e <_write_r+0x1e>
 8008c1c:	6023      	str	r3, [r4, #0]
 8008c1e:	bd38      	pop	{r3, r4, r5, pc}
 8008c20:	20000720 	.word	0x20000720

08008c24 <__errno>:
 8008c24:	4b01      	ldr	r3, [pc, #4]	@ (8008c2c <__errno+0x8>)
 8008c26:	6818      	ldr	r0, [r3, #0]
 8008c28:	4770      	bx	lr
 8008c2a:	bf00      	nop
 8008c2c:	20000028 	.word	0x20000028

08008c30 <__libc_init_array>:
 8008c30:	b570      	push	{r4, r5, r6, lr}
 8008c32:	4d0d      	ldr	r5, [pc, #52]	@ (8008c68 <__libc_init_array+0x38>)
 8008c34:	4c0d      	ldr	r4, [pc, #52]	@ (8008c6c <__libc_init_array+0x3c>)
 8008c36:	1b64      	subs	r4, r4, r5
 8008c38:	10a4      	asrs	r4, r4, #2
 8008c3a:	2600      	movs	r6, #0
 8008c3c:	42a6      	cmp	r6, r4
 8008c3e:	d109      	bne.n	8008c54 <__libc_init_array+0x24>
 8008c40:	4d0b      	ldr	r5, [pc, #44]	@ (8008c70 <__libc_init_array+0x40>)
 8008c42:	4c0c      	ldr	r4, [pc, #48]	@ (8008c74 <__libc_init_array+0x44>)
 8008c44:	f004 fed0 	bl	800d9e8 <_init>
 8008c48:	1b64      	subs	r4, r4, r5
 8008c4a:	10a4      	asrs	r4, r4, #2
 8008c4c:	2600      	movs	r6, #0
 8008c4e:	42a6      	cmp	r6, r4
 8008c50:	d105      	bne.n	8008c5e <__libc_init_array+0x2e>
 8008c52:	bd70      	pop	{r4, r5, r6, pc}
 8008c54:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c58:	4798      	blx	r3
 8008c5a:	3601      	adds	r6, #1
 8008c5c:	e7ee      	b.n	8008c3c <__libc_init_array+0xc>
 8008c5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c62:	4798      	blx	r3
 8008c64:	3601      	adds	r6, #1
 8008c66:	e7f2      	b.n	8008c4e <__libc_init_array+0x1e>
 8008c68:	0800e0f0 	.word	0x0800e0f0
 8008c6c:	0800e0f0 	.word	0x0800e0f0
 8008c70:	0800e0f0 	.word	0x0800e0f0
 8008c74:	0800e0f4 	.word	0x0800e0f4

08008c78 <__retarget_lock_init_recursive>:
 8008c78:	4770      	bx	lr

08008c7a <__retarget_lock_acquire_recursive>:
 8008c7a:	4770      	bx	lr

08008c7c <__retarget_lock_release_recursive>:
 8008c7c:	4770      	bx	lr
	...

08008c80 <nanf>:
 8008c80:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008c88 <nanf+0x8>
 8008c84:	4770      	bx	lr
 8008c86:	bf00      	nop
 8008c88:	7fc00000 	.word	0x7fc00000

08008c8c <quorem>:
 8008c8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c90:	6903      	ldr	r3, [r0, #16]
 8008c92:	690c      	ldr	r4, [r1, #16]
 8008c94:	42a3      	cmp	r3, r4
 8008c96:	4607      	mov	r7, r0
 8008c98:	db7e      	blt.n	8008d98 <quorem+0x10c>
 8008c9a:	3c01      	subs	r4, #1
 8008c9c:	f101 0814 	add.w	r8, r1, #20
 8008ca0:	00a3      	lsls	r3, r4, #2
 8008ca2:	f100 0514 	add.w	r5, r0, #20
 8008ca6:	9300      	str	r3, [sp, #0]
 8008ca8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008cac:	9301      	str	r3, [sp, #4]
 8008cae:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008cb2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008cb6:	3301      	adds	r3, #1
 8008cb8:	429a      	cmp	r2, r3
 8008cba:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008cbe:	fbb2 f6f3 	udiv	r6, r2, r3
 8008cc2:	d32e      	bcc.n	8008d22 <quorem+0x96>
 8008cc4:	f04f 0a00 	mov.w	sl, #0
 8008cc8:	46c4      	mov	ip, r8
 8008cca:	46ae      	mov	lr, r5
 8008ccc:	46d3      	mov	fp, sl
 8008cce:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008cd2:	b298      	uxth	r0, r3
 8008cd4:	fb06 a000 	mla	r0, r6, r0, sl
 8008cd8:	0c02      	lsrs	r2, r0, #16
 8008cda:	0c1b      	lsrs	r3, r3, #16
 8008cdc:	fb06 2303 	mla	r3, r6, r3, r2
 8008ce0:	f8de 2000 	ldr.w	r2, [lr]
 8008ce4:	b280      	uxth	r0, r0
 8008ce6:	b292      	uxth	r2, r2
 8008ce8:	1a12      	subs	r2, r2, r0
 8008cea:	445a      	add	r2, fp
 8008cec:	f8de 0000 	ldr.w	r0, [lr]
 8008cf0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008cf4:	b29b      	uxth	r3, r3
 8008cf6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008cfa:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008cfe:	b292      	uxth	r2, r2
 8008d00:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008d04:	45e1      	cmp	r9, ip
 8008d06:	f84e 2b04 	str.w	r2, [lr], #4
 8008d0a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008d0e:	d2de      	bcs.n	8008cce <quorem+0x42>
 8008d10:	9b00      	ldr	r3, [sp, #0]
 8008d12:	58eb      	ldr	r3, [r5, r3]
 8008d14:	b92b      	cbnz	r3, 8008d22 <quorem+0x96>
 8008d16:	9b01      	ldr	r3, [sp, #4]
 8008d18:	3b04      	subs	r3, #4
 8008d1a:	429d      	cmp	r5, r3
 8008d1c:	461a      	mov	r2, r3
 8008d1e:	d32f      	bcc.n	8008d80 <quorem+0xf4>
 8008d20:	613c      	str	r4, [r7, #16]
 8008d22:	4638      	mov	r0, r7
 8008d24:	f001 f9c4 	bl	800a0b0 <__mcmp>
 8008d28:	2800      	cmp	r0, #0
 8008d2a:	db25      	blt.n	8008d78 <quorem+0xec>
 8008d2c:	4629      	mov	r1, r5
 8008d2e:	2000      	movs	r0, #0
 8008d30:	f858 2b04 	ldr.w	r2, [r8], #4
 8008d34:	f8d1 c000 	ldr.w	ip, [r1]
 8008d38:	fa1f fe82 	uxth.w	lr, r2
 8008d3c:	fa1f f38c 	uxth.w	r3, ip
 8008d40:	eba3 030e 	sub.w	r3, r3, lr
 8008d44:	4403      	add	r3, r0
 8008d46:	0c12      	lsrs	r2, r2, #16
 8008d48:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008d4c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008d50:	b29b      	uxth	r3, r3
 8008d52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d56:	45c1      	cmp	r9, r8
 8008d58:	f841 3b04 	str.w	r3, [r1], #4
 8008d5c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008d60:	d2e6      	bcs.n	8008d30 <quorem+0xa4>
 8008d62:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008d66:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008d6a:	b922      	cbnz	r2, 8008d76 <quorem+0xea>
 8008d6c:	3b04      	subs	r3, #4
 8008d6e:	429d      	cmp	r5, r3
 8008d70:	461a      	mov	r2, r3
 8008d72:	d30b      	bcc.n	8008d8c <quorem+0x100>
 8008d74:	613c      	str	r4, [r7, #16]
 8008d76:	3601      	adds	r6, #1
 8008d78:	4630      	mov	r0, r6
 8008d7a:	b003      	add	sp, #12
 8008d7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d80:	6812      	ldr	r2, [r2, #0]
 8008d82:	3b04      	subs	r3, #4
 8008d84:	2a00      	cmp	r2, #0
 8008d86:	d1cb      	bne.n	8008d20 <quorem+0x94>
 8008d88:	3c01      	subs	r4, #1
 8008d8a:	e7c6      	b.n	8008d1a <quorem+0x8e>
 8008d8c:	6812      	ldr	r2, [r2, #0]
 8008d8e:	3b04      	subs	r3, #4
 8008d90:	2a00      	cmp	r2, #0
 8008d92:	d1ef      	bne.n	8008d74 <quorem+0xe8>
 8008d94:	3c01      	subs	r4, #1
 8008d96:	e7ea      	b.n	8008d6e <quorem+0xe2>
 8008d98:	2000      	movs	r0, #0
 8008d9a:	e7ee      	b.n	8008d7a <quorem+0xee>
 8008d9c:	0000      	movs	r0, r0
	...

08008da0 <_dtoa_r>:
 8008da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008da4:	69c7      	ldr	r7, [r0, #28]
 8008da6:	b099      	sub	sp, #100	@ 0x64
 8008da8:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008dac:	ec55 4b10 	vmov	r4, r5, d0
 8008db0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8008db2:	9109      	str	r1, [sp, #36]	@ 0x24
 8008db4:	4683      	mov	fp, r0
 8008db6:	920e      	str	r2, [sp, #56]	@ 0x38
 8008db8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008dba:	b97f      	cbnz	r7, 8008ddc <_dtoa_r+0x3c>
 8008dbc:	2010      	movs	r0, #16
 8008dbe:	f000 fdfd 	bl	80099bc <malloc>
 8008dc2:	4602      	mov	r2, r0
 8008dc4:	f8cb 001c 	str.w	r0, [fp, #28]
 8008dc8:	b920      	cbnz	r0, 8008dd4 <_dtoa_r+0x34>
 8008dca:	4ba7      	ldr	r3, [pc, #668]	@ (8009068 <_dtoa_r+0x2c8>)
 8008dcc:	21ef      	movs	r1, #239	@ 0xef
 8008dce:	48a7      	ldr	r0, [pc, #668]	@ (800906c <_dtoa_r+0x2cc>)
 8008dd0:	f002 fdfe 	bl	800b9d0 <__assert_func>
 8008dd4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008dd8:	6007      	str	r7, [r0, #0]
 8008dda:	60c7      	str	r7, [r0, #12]
 8008ddc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008de0:	6819      	ldr	r1, [r3, #0]
 8008de2:	b159      	cbz	r1, 8008dfc <_dtoa_r+0x5c>
 8008de4:	685a      	ldr	r2, [r3, #4]
 8008de6:	604a      	str	r2, [r1, #4]
 8008de8:	2301      	movs	r3, #1
 8008dea:	4093      	lsls	r3, r2
 8008dec:	608b      	str	r3, [r1, #8]
 8008dee:	4658      	mov	r0, fp
 8008df0:	f000 feda 	bl	8009ba8 <_Bfree>
 8008df4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008df8:	2200      	movs	r2, #0
 8008dfa:	601a      	str	r2, [r3, #0]
 8008dfc:	1e2b      	subs	r3, r5, #0
 8008dfe:	bfb9      	ittee	lt
 8008e00:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008e04:	9303      	strlt	r3, [sp, #12]
 8008e06:	2300      	movge	r3, #0
 8008e08:	6033      	strge	r3, [r6, #0]
 8008e0a:	9f03      	ldr	r7, [sp, #12]
 8008e0c:	4b98      	ldr	r3, [pc, #608]	@ (8009070 <_dtoa_r+0x2d0>)
 8008e0e:	bfbc      	itt	lt
 8008e10:	2201      	movlt	r2, #1
 8008e12:	6032      	strlt	r2, [r6, #0]
 8008e14:	43bb      	bics	r3, r7
 8008e16:	d112      	bne.n	8008e3e <_dtoa_r+0x9e>
 8008e18:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008e1a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008e1e:	6013      	str	r3, [r2, #0]
 8008e20:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008e24:	4323      	orrs	r3, r4
 8008e26:	f000 854d 	beq.w	80098c4 <_dtoa_r+0xb24>
 8008e2a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008e2c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8009084 <_dtoa_r+0x2e4>
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	f000 854f 	beq.w	80098d4 <_dtoa_r+0xb34>
 8008e36:	f10a 0303 	add.w	r3, sl, #3
 8008e3a:	f000 bd49 	b.w	80098d0 <_dtoa_r+0xb30>
 8008e3e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008e42:	2200      	movs	r2, #0
 8008e44:	ec51 0b17 	vmov	r0, r1, d7
 8008e48:	2300      	movs	r3, #0
 8008e4a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008e4e:	f7f7 fe5b 	bl	8000b08 <__aeabi_dcmpeq>
 8008e52:	4680      	mov	r8, r0
 8008e54:	b158      	cbz	r0, 8008e6e <_dtoa_r+0xce>
 8008e56:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008e58:	2301      	movs	r3, #1
 8008e5a:	6013      	str	r3, [r2, #0]
 8008e5c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008e5e:	b113      	cbz	r3, 8008e66 <_dtoa_r+0xc6>
 8008e60:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008e62:	4b84      	ldr	r3, [pc, #528]	@ (8009074 <_dtoa_r+0x2d4>)
 8008e64:	6013      	str	r3, [r2, #0]
 8008e66:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8009088 <_dtoa_r+0x2e8>
 8008e6a:	f000 bd33 	b.w	80098d4 <_dtoa_r+0xb34>
 8008e6e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008e72:	aa16      	add	r2, sp, #88	@ 0x58
 8008e74:	a917      	add	r1, sp, #92	@ 0x5c
 8008e76:	4658      	mov	r0, fp
 8008e78:	f001 fa3a 	bl	800a2f0 <__d2b>
 8008e7c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008e80:	4681      	mov	r9, r0
 8008e82:	2e00      	cmp	r6, #0
 8008e84:	d077      	beq.n	8008f76 <_dtoa_r+0x1d6>
 8008e86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008e88:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008e8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008e94:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008e98:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008e9c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008ea0:	4619      	mov	r1, r3
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	4b74      	ldr	r3, [pc, #464]	@ (8009078 <_dtoa_r+0x2d8>)
 8008ea6:	f7f7 fa0f 	bl	80002c8 <__aeabi_dsub>
 8008eaa:	a369      	add	r3, pc, #420	@ (adr r3, 8009050 <_dtoa_r+0x2b0>)
 8008eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eb0:	f7f7 fbc2 	bl	8000638 <__aeabi_dmul>
 8008eb4:	a368      	add	r3, pc, #416	@ (adr r3, 8009058 <_dtoa_r+0x2b8>)
 8008eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eba:	f7f7 fa07 	bl	80002cc <__adddf3>
 8008ebe:	4604      	mov	r4, r0
 8008ec0:	4630      	mov	r0, r6
 8008ec2:	460d      	mov	r5, r1
 8008ec4:	f7f7 fb4e 	bl	8000564 <__aeabi_i2d>
 8008ec8:	a365      	add	r3, pc, #404	@ (adr r3, 8009060 <_dtoa_r+0x2c0>)
 8008eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ece:	f7f7 fbb3 	bl	8000638 <__aeabi_dmul>
 8008ed2:	4602      	mov	r2, r0
 8008ed4:	460b      	mov	r3, r1
 8008ed6:	4620      	mov	r0, r4
 8008ed8:	4629      	mov	r1, r5
 8008eda:	f7f7 f9f7 	bl	80002cc <__adddf3>
 8008ede:	4604      	mov	r4, r0
 8008ee0:	460d      	mov	r5, r1
 8008ee2:	f7f7 fe59 	bl	8000b98 <__aeabi_d2iz>
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	4607      	mov	r7, r0
 8008eea:	2300      	movs	r3, #0
 8008eec:	4620      	mov	r0, r4
 8008eee:	4629      	mov	r1, r5
 8008ef0:	f7f7 fe14 	bl	8000b1c <__aeabi_dcmplt>
 8008ef4:	b140      	cbz	r0, 8008f08 <_dtoa_r+0x168>
 8008ef6:	4638      	mov	r0, r7
 8008ef8:	f7f7 fb34 	bl	8000564 <__aeabi_i2d>
 8008efc:	4622      	mov	r2, r4
 8008efe:	462b      	mov	r3, r5
 8008f00:	f7f7 fe02 	bl	8000b08 <__aeabi_dcmpeq>
 8008f04:	b900      	cbnz	r0, 8008f08 <_dtoa_r+0x168>
 8008f06:	3f01      	subs	r7, #1
 8008f08:	2f16      	cmp	r7, #22
 8008f0a:	d851      	bhi.n	8008fb0 <_dtoa_r+0x210>
 8008f0c:	4b5b      	ldr	r3, [pc, #364]	@ (800907c <_dtoa_r+0x2dc>)
 8008f0e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008f1a:	f7f7 fdff 	bl	8000b1c <__aeabi_dcmplt>
 8008f1e:	2800      	cmp	r0, #0
 8008f20:	d048      	beq.n	8008fb4 <_dtoa_r+0x214>
 8008f22:	3f01      	subs	r7, #1
 8008f24:	2300      	movs	r3, #0
 8008f26:	9312      	str	r3, [sp, #72]	@ 0x48
 8008f28:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008f2a:	1b9b      	subs	r3, r3, r6
 8008f2c:	1e5a      	subs	r2, r3, #1
 8008f2e:	bf44      	itt	mi
 8008f30:	f1c3 0801 	rsbmi	r8, r3, #1
 8008f34:	2300      	movmi	r3, #0
 8008f36:	9208      	str	r2, [sp, #32]
 8008f38:	bf54      	ite	pl
 8008f3a:	f04f 0800 	movpl.w	r8, #0
 8008f3e:	9308      	strmi	r3, [sp, #32]
 8008f40:	2f00      	cmp	r7, #0
 8008f42:	db39      	blt.n	8008fb8 <_dtoa_r+0x218>
 8008f44:	9b08      	ldr	r3, [sp, #32]
 8008f46:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008f48:	443b      	add	r3, r7
 8008f4a:	9308      	str	r3, [sp, #32]
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f52:	2b09      	cmp	r3, #9
 8008f54:	d864      	bhi.n	8009020 <_dtoa_r+0x280>
 8008f56:	2b05      	cmp	r3, #5
 8008f58:	bfc4      	itt	gt
 8008f5a:	3b04      	subgt	r3, #4
 8008f5c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008f5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f60:	f1a3 0302 	sub.w	r3, r3, #2
 8008f64:	bfcc      	ite	gt
 8008f66:	2400      	movgt	r4, #0
 8008f68:	2401      	movle	r4, #1
 8008f6a:	2b03      	cmp	r3, #3
 8008f6c:	d863      	bhi.n	8009036 <_dtoa_r+0x296>
 8008f6e:	e8df f003 	tbb	[pc, r3]
 8008f72:	372a      	.short	0x372a
 8008f74:	5535      	.short	0x5535
 8008f76:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008f7a:	441e      	add	r6, r3
 8008f7c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008f80:	2b20      	cmp	r3, #32
 8008f82:	bfc1      	itttt	gt
 8008f84:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008f88:	409f      	lslgt	r7, r3
 8008f8a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008f8e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008f92:	bfd6      	itet	le
 8008f94:	f1c3 0320 	rsble	r3, r3, #32
 8008f98:	ea47 0003 	orrgt.w	r0, r7, r3
 8008f9c:	fa04 f003 	lslle.w	r0, r4, r3
 8008fa0:	f7f7 fad0 	bl	8000544 <__aeabi_ui2d>
 8008fa4:	2201      	movs	r2, #1
 8008fa6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008faa:	3e01      	subs	r6, #1
 8008fac:	9214      	str	r2, [sp, #80]	@ 0x50
 8008fae:	e777      	b.n	8008ea0 <_dtoa_r+0x100>
 8008fb0:	2301      	movs	r3, #1
 8008fb2:	e7b8      	b.n	8008f26 <_dtoa_r+0x186>
 8008fb4:	9012      	str	r0, [sp, #72]	@ 0x48
 8008fb6:	e7b7      	b.n	8008f28 <_dtoa_r+0x188>
 8008fb8:	427b      	negs	r3, r7
 8008fba:	930a      	str	r3, [sp, #40]	@ 0x28
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	eba8 0807 	sub.w	r8, r8, r7
 8008fc2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008fc4:	e7c4      	b.n	8008f50 <_dtoa_r+0x1b0>
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008fca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	dc35      	bgt.n	800903c <_dtoa_r+0x29c>
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	9300      	str	r3, [sp, #0]
 8008fd4:	9307      	str	r3, [sp, #28]
 8008fd6:	461a      	mov	r2, r3
 8008fd8:	920e      	str	r2, [sp, #56]	@ 0x38
 8008fda:	e00b      	b.n	8008ff4 <_dtoa_r+0x254>
 8008fdc:	2301      	movs	r3, #1
 8008fde:	e7f3      	b.n	8008fc8 <_dtoa_r+0x228>
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008fe4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008fe6:	18fb      	adds	r3, r7, r3
 8008fe8:	9300      	str	r3, [sp, #0]
 8008fea:	3301      	adds	r3, #1
 8008fec:	2b01      	cmp	r3, #1
 8008fee:	9307      	str	r3, [sp, #28]
 8008ff0:	bfb8      	it	lt
 8008ff2:	2301      	movlt	r3, #1
 8008ff4:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008ff8:	2100      	movs	r1, #0
 8008ffa:	2204      	movs	r2, #4
 8008ffc:	f102 0514 	add.w	r5, r2, #20
 8009000:	429d      	cmp	r5, r3
 8009002:	d91f      	bls.n	8009044 <_dtoa_r+0x2a4>
 8009004:	6041      	str	r1, [r0, #4]
 8009006:	4658      	mov	r0, fp
 8009008:	f000 fd8e 	bl	8009b28 <_Balloc>
 800900c:	4682      	mov	sl, r0
 800900e:	2800      	cmp	r0, #0
 8009010:	d13c      	bne.n	800908c <_dtoa_r+0x2ec>
 8009012:	4b1b      	ldr	r3, [pc, #108]	@ (8009080 <_dtoa_r+0x2e0>)
 8009014:	4602      	mov	r2, r0
 8009016:	f240 11af 	movw	r1, #431	@ 0x1af
 800901a:	e6d8      	b.n	8008dce <_dtoa_r+0x2e>
 800901c:	2301      	movs	r3, #1
 800901e:	e7e0      	b.n	8008fe2 <_dtoa_r+0x242>
 8009020:	2401      	movs	r4, #1
 8009022:	2300      	movs	r3, #0
 8009024:	9309      	str	r3, [sp, #36]	@ 0x24
 8009026:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009028:	f04f 33ff 	mov.w	r3, #4294967295
 800902c:	9300      	str	r3, [sp, #0]
 800902e:	9307      	str	r3, [sp, #28]
 8009030:	2200      	movs	r2, #0
 8009032:	2312      	movs	r3, #18
 8009034:	e7d0      	b.n	8008fd8 <_dtoa_r+0x238>
 8009036:	2301      	movs	r3, #1
 8009038:	930b      	str	r3, [sp, #44]	@ 0x2c
 800903a:	e7f5      	b.n	8009028 <_dtoa_r+0x288>
 800903c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800903e:	9300      	str	r3, [sp, #0]
 8009040:	9307      	str	r3, [sp, #28]
 8009042:	e7d7      	b.n	8008ff4 <_dtoa_r+0x254>
 8009044:	3101      	adds	r1, #1
 8009046:	0052      	lsls	r2, r2, #1
 8009048:	e7d8      	b.n	8008ffc <_dtoa_r+0x25c>
 800904a:	bf00      	nop
 800904c:	f3af 8000 	nop.w
 8009050:	636f4361 	.word	0x636f4361
 8009054:	3fd287a7 	.word	0x3fd287a7
 8009058:	8b60c8b3 	.word	0x8b60c8b3
 800905c:	3fc68a28 	.word	0x3fc68a28
 8009060:	509f79fb 	.word	0x509f79fb
 8009064:	3fd34413 	.word	0x3fd34413
 8009068:	0800dab6 	.word	0x0800dab6
 800906c:	0800dacd 	.word	0x0800dacd
 8009070:	7ff00000 	.word	0x7ff00000
 8009074:	0800da81 	.word	0x0800da81
 8009078:	3ff80000 	.word	0x3ff80000
 800907c:	0800dbc8 	.word	0x0800dbc8
 8009080:	0800db25 	.word	0x0800db25
 8009084:	0800dab2 	.word	0x0800dab2
 8009088:	0800da80 	.word	0x0800da80
 800908c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009090:	6018      	str	r0, [r3, #0]
 8009092:	9b07      	ldr	r3, [sp, #28]
 8009094:	2b0e      	cmp	r3, #14
 8009096:	f200 80a4 	bhi.w	80091e2 <_dtoa_r+0x442>
 800909a:	2c00      	cmp	r4, #0
 800909c:	f000 80a1 	beq.w	80091e2 <_dtoa_r+0x442>
 80090a0:	2f00      	cmp	r7, #0
 80090a2:	dd33      	ble.n	800910c <_dtoa_r+0x36c>
 80090a4:	4bad      	ldr	r3, [pc, #692]	@ (800935c <_dtoa_r+0x5bc>)
 80090a6:	f007 020f 	and.w	r2, r7, #15
 80090aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80090ae:	ed93 7b00 	vldr	d7, [r3]
 80090b2:	05f8      	lsls	r0, r7, #23
 80090b4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80090b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80090bc:	d516      	bpl.n	80090ec <_dtoa_r+0x34c>
 80090be:	4ba8      	ldr	r3, [pc, #672]	@ (8009360 <_dtoa_r+0x5c0>)
 80090c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80090c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80090c8:	f7f7 fbe0 	bl	800088c <__aeabi_ddiv>
 80090cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80090d0:	f004 040f 	and.w	r4, r4, #15
 80090d4:	2603      	movs	r6, #3
 80090d6:	4da2      	ldr	r5, [pc, #648]	@ (8009360 <_dtoa_r+0x5c0>)
 80090d8:	b954      	cbnz	r4, 80090f0 <_dtoa_r+0x350>
 80090da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80090de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80090e2:	f7f7 fbd3 	bl	800088c <__aeabi_ddiv>
 80090e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80090ea:	e028      	b.n	800913e <_dtoa_r+0x39e>
 80090ec:	2602      	movs	r6, #2
 80090ee:	e7f2      	b.n	80090d6 <_dtoa_r+0x336>
 80090f0:	07e1      	lsls	r1, r4, #31
 80090f2:	d508      	bpl.n	8009106 <_dtoa_r+0x366>
 80090f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80090f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80090fc:	f7f7 fa9c 	bl	8000638 <__aeabi_dmul>
 8009100:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009104:	3601      	adds	r6, #1
 8009106:	1064      	asrs	r4, r4, #1
 8009108:	3508      	adds	r5, #8
 800910a:	e7e5      	b.n	80090d8 <_dtoa_r+0x338>
 800910c:	f000 80d2 	beq.w	80092b4 <_dtoa_r+0x514>
 8009110:	427c      	negs	r4, r7
 8009112:	4b92      	ldr	r3, [pc, #584]	@ (800935c <_dtoa_r+0x5bc>)
 8009114:	4d92      	ldr	r5, [pc, #584]	@ (8009360 <_dtoa_r+0x5c0>)
 8009116:	f004 020f 	and.w	r2, r4, #15
 800911a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800911e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009122:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009126:	f7f7 fa87 	bl	8000638 <__aeabi_dmul>
 800912a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800912e:	1124      	asrs	r4, r4, #4
 8009130:	2300      	movs	r3, #0
 8009132:	2602      	movs	r6, #2
 8009134:	2c00      	cmp	r4, #0
 8009136:	f040 80b2 	bne.w	800929e <_dtoa_r+0x4fe>
 800913a:	2b00      	cmp	r3, #0
 800913c:	d1d3      	bne.n	80090e6 <_dtoa_r+0x346>
 800913e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009140:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009144:	2b00      	cmp	r3, #0
 8009146:	f000 80b7 	beq.w	80092b8 <_dtoa_r+0x518>
 800914a:	4b86      	ldr	r3, [pc, #536]	@ (8009364 <_dtoa_r+0x5c4>)
 800914c:	2200      	movs	r2, #0
 800914e:	4620      	mov	r0, r4
 8009150:	4629      	mov	r1, r5
 8009152:	f7f7 fce3 	bl	8000b1c <__aeabi_dcmplt>
 8009156:	2800      	cmp	r0, #0
 8009158:	f000 80ae 	beq.w	80092b8 <_dtoa_r+0x518>
 800915c:	9b07      	ldr	r3, [sp, #28]
 800915e:	2b00      	cmp	r3, #0
 8009160:	f000 80aa 	beq.w	80092b8 <_dtoa_r+0x518>
 8009164:	9b00      	ldr	r3, [sp, #0]
 8009166:	2b00      	cmp	r3, #0
 8009168:	dd37      	ble.n	80091da <_dtoa_r+0x43a>
 800916a:	1e7b      	subs	r3, r7, #1
 800916c:	9304      	str	r3, [sp, #16]
 800916e:	4620      	mov	r0, r4
 8009170:	4b7d      	ldr	r3, [pc, #500]	@ (8009368 <_dtoa_r+0x5c8>)
 8009172:	2200      	movs	r2, #0
 8009174:	4629      	mov	r1, r5
 8009176:	f7f7 fa5f 	bl	8000638 <__aeabi_dmul>
 800917a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800917e:	9c00      	ldr	r4, [sp, #0]
 8009180:	3601      	adds	r6, #1
 8009182:	4630      	mov	r0, r6
 8009184:	f7f7 f9ee 	bl	8000564 <__aeabi_i2d>
 8009188:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800918c:	f7f7 fa54 	bl	8000638 <__aeabi_dmul>
 8009190:	4b76      	ldr	r3, [pc, #472]	@ (800936c <_dtoa_r+0x5cc>)
 8009192:	2200      	movs	r2, #0
 8009194:	f7f7 f89a 	bl	80002cc <__adddf3>
 8009198:	4605      	mov	r5, r0
 800919a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800919e:	2c00      	cmp	r4, #0
 80091a0:	f040 808d 	bne.w	80092be <_dtoa_r+0x51e>
 80091a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80091a8:	4b71      	ldr	r3, [pc, #452]	@ (8009370 <_dtoa_r+0x5d0>)
 80091aa:	2200      	movs	r2, #0
 80091ac:	f7f7 f88c 	bl	80002c8 <__aeabi_dsub>
 80091b0:	4602      	mov	r2, r0
 80091b2:	460b      	mov	r3, r1
 80091b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80091b8:	462a      	mov	r2, r5
 80091ba:	4633      	mov	r3, r6
 80091bc:	f7f7 fccc 	bl	8000b58 <__aeabi_dcmpgt>
 80091c0:	2800      	cmp	r0, #0
 80091c2:	f040 828b 	bne.w	80096dc <_dtoa_r+0x93c>
 80091c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80091ca:	462a      	mov	r2, r5
 80091cc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80091d0:	f7f7 fca4 	bl	8000b1c <__aeabi_dcmplt>
 80091d4:	2800      	cmp	r0, #0
 80091d6:	f040 8128 	bne.w	800942a <_dtoa_r+0x68a>
 80091da:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80091de:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80091e2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	f2c0 815a 	blt.w	800949e <_dtoa_r+0x6fe>
 80091ea:	2f0e      	cmp	r7, #14
 80091ec:	f300 8157 	bgt.w	800949e <_dtoa_r+0x6fe>
 80091f0:	4b5a      	ldr	r3, [pc, #360]	@ (800935c <_dtoa_r+0x5bc>)
 80091f2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80091f6:	ed93 7b00 	vldr	d7, [r3]
 80091fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	ed8d 7b00 	vstr	d7, [sp]
 8009202:	da03      	bge.n	800920c <_dtoa_r+0x46c>
 8009204:	9b07      	ldr	r3, [sp, #28]
 8009206:	2b00      	cmp	r3, #0
 8009208:	f340 8101 	ble.w	800940e <_dtoa_r+0x66e>
 800920c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009210:	4656      	mov	r6, sl
 8009212:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009216:	4620      	mov	r0, r4
 8009218:	4629      	mov	r1, r5
 800921a:	f7f7 fb37 	bl	800088c <__aeabi_ddiv>
 800921e:	f7f7 fcbb 	bl	8000b98 <__aeabi_d2iz>
 8009222:	4680      	mov	r8, r0
 8009224:	f7f7 f99e 	bl	8000564 <__aeabi_i2d>
 8009228:	e9dd 2300 	ldrd	r2, r3, [sp]
 800922c:	f7f7 fa04 	bl	8000638 <__aeabi_dmul>
 8009230:	4602      	mov	r2, r0
 8009232:	460b      	mov	r3, r1
 8009234:	4620      	mov	r0, r4
 8009236:	4629      	mov	r1, r5
 8009238:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800923c:	f7f7 f844 	bl	80002c8 <__aeabi_dsub>
 8009240:	f806 4b01 	strb.w	r4, [r6], #1
 8009244:	9d07      	ldr	r5, [sp, #28]
 8009246:	eba6 040a 	sub.w	r4, r6, sl
 800924a:	42a5      	cmp	r5, r4
 800924c:	4602      	mov	r2, r0
 800924e:	460b      	mov	r3, r1
 8009250:	f040 8117 	bne.w	8009482 <_dtoa_r+0x6e2>
 8009254:	f7f7 f83a 	bl	80002cc <__adddf3>
 8009258:	e9dd 2300 	ldrd	r2, r3, [sp]
 800925c:	4604      	mov	r4, r0
 800925e:	460d      	mov	r5, r1
 8009260:	f7f7 fc7a 	bl	8000b58 <__aeabi_dcmpgt>
 8009264:	2800      	cmp	r0, #0
 8009266:	f040 80f9 	bne.w	800945c <_dtoa_r+0x6bc>
 800926a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800926e:	4620      	mov	r0, r4
 8009270:	4629      	mov	r1, r5
 8009272:	f7f7 fc49 	bl	8000b08 <__aeabi_dcmpeq>
 8009276:	b118      	cbz	r0, 8009280 <_dtoa_r+0x4e0>
 8009278:	f018 0f01 	tst.w	r8, #1
 800927c:	f040 80ee 	bne.w	800945c <_dtoa_r+0x6bc>
 8009280:	4649      	mov	r1, r9
 8009282:	4658      	mov	r0, fp
 8009284:	f000 fc90 	bl	8009ba8 <_Bfree>
 8009288:	2300      	movs	r3, #0
 800928a:	7033      	strb	r3, [r6, #0]
 800928c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800928e:	3701      	adds	r7, #1
 8009290:	601f      	str	r7, [r3, #0]
 8009292:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009294:	2b00      	cmp	r3, #0
 8009296:	f000 831d 	beq.w	80098d4 <_dtoa_r+0xb34>
 800929a:	601e      	str	r6, [r3, #0]
 800929c:	e31a      	b.n	80098d4 <_dtoa_r+0xb34>
 800929e:	07e2      	lsls	r2, r4, #31
 80092a0:	d505      	bpl.n	80092ae <_dtoa_r+0x50e>
 80092a2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80092a6:	f7f7 f9c7 	bl	8000638 <__aeabi_dmul>
 80092aa:	3601      	adds	r6, #1
 80092ac:	2301      	movs	r3, #1
 80092ae:	1064      	asrs	r4, r4, #1
 80092b0:	3508      	adds	r5, #8
 80092b2:	e73f      	b.n	8009134 <_dtoa_r+0x394>
 80092b4:	2602      	movs	r6, #2
 80092b6:	e742      	b.n	800913e <_dtoa_r+0x39e>
 80092b8:	9c07      	ldr	r4, [sp, #28]
 80092ba:	9704      	str	r7, [sp, #16]
 80092bc:	e761      	b.n	8009182 <_dtoa_r+0x3e2>
 80092be:	4b27      	ldr	r3, [pc, #156]	@ (800935c <_dtoa_r+0x5bc>)
 80092c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80092c2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80092c6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80092ca:	4454      	add	r4, sl
 80092cc:	2900      	cmp	r1, #0
 80092ce:	d053      	beq.n	8009378 <_dtoa_r+0x5d8>
 80092d0:	4928      	ldr	r1, [pc, #160]	@ (8009374 <_dtoa_r+0x5d4>)
 80092d2:	2000      	movs	r0, #0
 80092d4:	f7f7 fada 	bl	800088c <__aeabi_ddiv>
 80092d8:	4633      	mov	r3, r6
 80092da:	462a      	mov	r2, r5
 80092dc:	f7f6 fff4 	bl	80002c8 <__aeabi_dsub>
 80092e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80092e4:	4656      	mov	r6, sl
 80092e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80092ea:	f7f7 fc55 	bl	8000b98 <__aeabi_d2iz>
 80092ee:	4605      	mov	r5, r0
 80092f0:	f7f7 f938 	bl	8000564 <__aeabi_i2d>
 80092f4:	4602      	mov	r2, r0
 80092f6:	460b      	mov	r3, r1
 80092f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80092fc:	f7f6 ffe4 	bl	80002c8 <__aeabi_dsub>
 8009300:	3530      	adds	r5, #48	@ 0x30
 8009302:	4602      	mov	r2, r0
 8009304:	460b      	mov	r3, r1
 8009306:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800930a:	f806 5b01 	strb.w	r5, [r6], #1
 800930e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009312:	f7f7 fc03 	bl	8000b1c <__aeabi_dcmplt>
 8009316:	2800      	cmp	r0, #0
 8009318:	d171      	bne.n	80093fe <_dtoa_r+0x65e>
 800931a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800931e:	4911      	ldr	r1, [pc, #68]	@ (8009364 <_dtoa_r+0x5c4>)
 8009320:	2000      	movs	r0, #0
 8009322:	f7f6 ffd1 	bl	80002c8 <__aeabi_dsub>
 8009326:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800932a:	f7f7 fbf7 	bl	8000b1c <__aeabi_dcmplt>
 800932e:	2800      	cmp	r0, #0
 8009330:	f040 8095 	bne.w	800945e <_dtoa_r+0x6be>
 8009334:	42a6      	cmp	r6, r4
 8009336:	f43f af50 	beq.w	80091da <_dtoa_r+0x43a>
 800933a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800933e:	4b0a      	ldr	r3, [pc, #40]	@ (8009368 <_dtoa_r+0x5c8>)
 8009340:	2200      	movs	r2, #0
 8009342:	f7f7 f979 	bl	8000638 <__aeabi_dmul>
 8009346:	4b08      	ldr	r3, [pc, #32]	@ (8009368 <_dtoa_r+0x5c8>)
 8009348:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800934c:	2200      	movs	r2, #0
 800934e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009352:	f7f7 f971 	bl	8000638 <__aeabi_dmul>
 8009356:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800935a:	e7c4      	b.n	80092e6 <_dtoa_r+0x546>
 800935c:	0800dbc8 	.word	0x0800dbc8
 8009360:	0800dba0 	.word	0x0800dba0
 8009364:	3ff00000 	.word	0x3ff00000
 8009368:	40240000 	.word	0x40240000
 800936c:	401c0000 	.word	0x401c0000
 8009370:	40140000 	.word	0x40140000
 8009374:	3fe00000 	.word	0x3fe00000
 8009378:	4631      	mov	r1, r6
 800937a:	4628      	mov	r0, r5
 800937c:	f7f7 f95c 	bl	8000638 <__aeabi_dmul>
 8009380:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009384:	9415      	str	r4, [sp, #84]	@ 0x54
 8009386:	4656      	mov	r6, sl
 8009388:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800938c:	f7f7 fc04 	bl	8000b98 <__aeabi_d2iz>
 8009390:	4605      	mov	r5, r0
 8009392:	f7f7 f8e7 	bl	8000564 <__aeabi_i2d>
 8009396:	4602      	mov	r2, r0
 8009398:	460b      	mov	r3, r1
 800939a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800939e:	f7f6 ff93 	bl	80002c8 <__aeabi_dsub>
 80093a2:	3530      	adds	r5, #48	@ 0x30
 80093a4:	f806 5b01 	strb.w	r5, [r6], #1
 80093a8:	4602      	mov	r2, r0
 80093aa:	460b      	mov	r3, r1
 80093ac:	42a6      	cmp	r6, r4
 80093ae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80093b2:	f04f 0200 	mov.w	r2, #0
 80093b6:	d124      	bne.n	8009402 <_dtoa_r+0x662>
 80093b8:	4bac      	ldr	r3, [pc, #688]	@ (800966c <_dtoa_r+0x8cc>)
 80093ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80093be:	f7f6 ff85 	bl	80002cc <__adddf3>
 80093c2:	4602      	mov	r2, r0
 80093c4:	460b      	mov	r3, r1
 80093c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093ca:	f7f7 fbc5 	bl	8000b58 <__aeabi_dcmpgt>
 80093ce:	2800      	cmp	r0, #0
 80093d0:	d145      	bne.n	800945e <_dtoa_r+0x6be>
 80093d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80093d6:	49a5      	ldr	r1, [pc, #660]	@ (800966c <_dtoa_r+0x8cc>)
 80093d8:	2000      	movs	r0, #0
 80093da:	f7f6 ff75 	bl	80002c8 <__aeabi_dsub>
 80093de:	4602      	mov	r2, r0
 80093e0:	460b      	mov	r3, r1
 80093e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093e6:	f7f7 fb99 	bl	8000b1c <__aeabi_dcmplt>
 80093ea:	2800      	cmp	r0, #0
 80093ec:	f43f aef5 	beq.w	80091da <_dtoa_r+0x43a>
 80093f0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80093f2:	1e73      	subs	r3, r6, #1
 80093f4:	9315      	str	r3, [sp, #84]	@ 0x54
 80093f6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80093fa:	2b30      	cmp	r3, #48	@ 0x30
 80093fc:	d0f8      	beq.n	80093f0 <_dtoa_r+0x650>
 80093fe:	9f04      	ldr	r7, [sp, #16]
 8009400:	e73e      	b.n	8009280 <_dtoa_r+0x4e0>
 8009402:	4b9b      	ldr	r3, [pc, #620]	@ (8009670 <_dtoa_r+0x8d0>)
 8009404:	f7f7 f918 	bl	8000638 <__aeabi_dmul>
 8009408:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800940c:	e7bc      	b.n	8009388 <_dtoa_r+0x5e8>
 800940e:	d10c      	bne.n	800942a <_dtoa_r+0x68a>
 8009410:	4b98      	ldr	r3, [pc, #608]	@ (8009674 <_dtoa_r+0x8d4>)
 8009412:	2200      	movs	r2, #0
 8009414:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009418:	f7f7 f90e 	bl	8000638 <__aeabi_dmul>
 800941c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009420:	f7f7 fb90 	bl	8000b44 <__aeabi_dcmpge>
 8009424:	2800      	cmp	r0, #0
 8009426:	f000 8157 	beq.w	80096d8 <_dtoa_r+0x938>
 800942a:	2400      	movs	r4, #0
 800942c:	4625      	mov	r5, r4
 800942e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009430:	43db      	mvns	r3, r3
 8009432:	9304      	str	r3, [sp, #16]
 8009434:	4656      	mov	r6, sl
 8009436:	2700      	movs	r7, #0
 8009438:	4621      	mov	r1, r4
 800943a:	4658      	mov	r0, fp
 800943c:	f000 fbb4 	bl	8009ba8 <_Bfree>
 8009440:	2d00      	cmp	r5, #0
 8009442:	d0dc      	beq.n	80093fe <_dtoa_r+0x65e>
 8009444:	b12f      	cbz	r7, 8009452 <_dtoa_r+0x6b2>
 8009446:	42af      	cmp	r7, r5
 8009448:	d003      	beq.n	8009452 <_dtoa_r+0x6b2>
 800944a:	4639      	mov	r1, r7
 800944c:	4658      	mov	r0, fp
 800944e:	f000 fbab 	bl	8009ba8 <_Bfree>
 8009452:	4629      	mov	r1, r5
 8009454:	4658      	mov	r0, fp
 8009456:	f000 fba7 	bl	8009ba8 <_Bfree>
 800945a:	e7d0      	b.n	80093fe <_dtoa_r+0x65e>
 800945c:	9704      	str	r7, [sp, #16]
 800945e:	4633      	mov	r3, r6
 8009460:	461e      	mov	r6, r3
 8009462:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009466:	2a39      	cmp	r2, #57	@ 0x39
 8009468:	d107      	bne.n	800947a <_dtoa_r+0x6da>
 800946a:	459a      	cmp	sl, r3
 800946c:	d1f8      	bne.n	8009460 <_dtoa_r+0x6c0>
 800946e:	9a04      	ldr	r2, [sp, #16]
 8009470:	3201      	adds	r2, #1
 8009472:	9204      	str	r2, [sp, #16]
 8009474:	2230      	movs	r2, #48	@ 0x30
 8009476:	f88a 2000 	strb.w	r2, [sl]
 800947a:	781a      	ldrb	r2, [r3, #0]
 800947c:	3201      	adds	r2, #1
 800947e:	701a      	strb	r2, [r3, #0]
 8009480:	e7bd      	b.n	80093fe <_dtoa_r+0x65e>
 8009482:	4b7b      	ldr	r3, [pc, #492]	@ (8009670 <_dtoa_r+0x8d0>)
 8009484:	2200      	movs	r2, #0
 8009486:	f7f7 f8d7 	bl	8000638 <__aeabi_dmul>
 800948a:	2200      	movs	r2, #0
 800948c:	2300      	movs	r3, #0
 800948e:	4604      	mov	r4, r0
 8009490:	460d      	mov	r5, r1
 8009492:	f7f7 fb39 	bl	8000b08 <__aeabi_dcmpeq>
 8009496:	2800      	cmp	r0, #0
 8009498:	f43f aebb 	beq.w	8009212 <_dtoa_r+0x472>
 800949c:	e6f0      	b.n	8009280 <_dtoa_r+0x4e0>
 800949e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80094a0:	2a00      	cmp	r2, #0
 80094a2:	f000 80db 	beq.w	800965c <_dtoa_r+0x8bc>
 80094a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094a8:	2a01      	cmp	r2, #1
 80094aa:	f300 80bf 	bgt.w	800962c <_dtoa_r+0x88c>
 80094ae:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80094b0:	2a00      	cmp	r2, #0
 80094b2:	f000 80b7 	beq.w	8009624 <_dtoa_r+0x884>
 80094b6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80094ba:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80094bc:	4646      	mov	r6, r8
 80094be:	9a08      	ldr	r2, [sp, #32]
 80094c0:	2101      	movs	r1, #1
 80094c2:	441a      	add	r2, r3
 80094c4:	4658      	mov	r0, fp
 80094c6:	4498      	add	r8, r3
 80094c8:	9208      	str	r2, [sp, #32]
 80094ca:	f000 fc6b 	bl	8009da4 <__i2b>
 80094ce:	4605      	mov	r5, r0
 80094d0:	b15e      	cbz	r6, 80094ea <_dtoa_r+0x74a>
 80094d2:	9b08      	ldr	r3, [sp, #32]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	dd08      	ble.n	80094ea <_dtoa_r+0x74a>
 80094d8:	42b3      	cmp	r3, r6
 80094da:	9a08      	ldr	r2, [sp, #32]
 80094dc:	bfa8      	it	ge
 80094de:	4633      	movge	r3, r6
 80094e0:	eba8 0803 	sub.w	r8, r8, r3
 80094e4:	1af6      	subs	r6, r6, r3
 80094e6:	1ad3      	subs	r3, r2, r3
 80094e8:	9308      	str	r3, [sp, #32]
 80094ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094ec:	b1f3      	cbz	r3, 800952c <_dtoa_r+0x78c>
 80094ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	f000 80b7 	beq.w	8009664 <_dtoa_r+0x8c4>
 80094f6:	b18c      	cbz	r4, 800951c <_dtoa_r+0x77c>
 80094f8:	4629      	mov	r1, r5
 80094fa:	4622      	mov	r2, r4
 80094fc:	4658      	mov	r0, fp
 80094fe:	f000 fd11 	bl	8009f24 <__pow5mult>
 8009502:	464a      	mov	r2, r9
 8009504:	4601      	mov	r1, r0
 8009506:	4605      	mov	r5, r0
 8009508:	4658      	mov	r0, fp
 800950a:	f000 fc61 	bl	8009dd0 <__multiply>
 800950e:	4649      	mov	r1, r9
 8009510:	9004      	str	r0, [sp, #16]
 8009512:	4658      	mov	r0, fp
 8009514:	f000 fb48 	bl	8009ba8 <_Bfree>
 8009518:	9b04      	ldr	r3, [sp, #16]
 800951a:	4699      	mov	r9, r3
 800951c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800951e:	1b1a      	subs	r2, r3, r4
 8009520:	d004      	beq.n	800952c <_dtoa_r+0x78c>
 8009522:	4649      	mov	r1, r9
 8009524:	4658      	mov	r0, fp
 8009526:	f000 fcfd 	bl	8009f24 <__pow5mult>
 800952a:	4681      	mov	r9, r0
 800952c:	2101      	movs	r1, #1
 800952e:	4658      	mov	r0, fp
 8009530:	f000 fc38 	bl	8009da4 <__i2b>
 8009534:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009536:	4604      	mov	r4, r0
 8009538:	2b00      	cmp	r3, #0
 800953a:	f000 81cf 	beq.w	80098dc <_dtoa_r+0xb3c>
 800953e:	461a      	mov	r2, r3
 8009540:	4601      	mov	r1, r0
 8009542:	4658      	mov	r0, fp
 8009544:	f000 fcee 	bl	8009f24 <__pow5mult>
 8009548:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800954a:	2b01      	cmp	r3, #1
 800954c:	4604      	mov	r4, r0
 800954e:	f300 8095 	bgt.w	800967c <_dtoa_r+0x8dc>
 8009552:	9b02      	ldr	r3, [sp, #8]
 8009554:	2b00      	cmp	r3, #0
 8009556:	f040 8087 	bne.w	8009668 <_dtoa_r+0x8c8>
 800955a:	9b03      	ldr	r3, [sp, #12]
 800955c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009560:	2b00      	cmp	r3, #0
 8009562:	f040 8089 	bne.w	8009678 <_dtoa_r+0x8d8>
 8009566:	9b03      	ldr	r3, [sp, #12]
 8009568:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800956c:	0d1b      	lsrs	r3, r3, #20
 800956e:	051b      	lsls	r3, r3, #20
 8009570:	b12b      	cbz	r3, 800957e <_dtoa_r+0x7de>
 8009572:	9b08      	ldr	r3, [sp, #32]
 8009574:	3301      	adds	r3, #1
 8009576:	9308      	str	r3, [sp, #32]
 8009578:	f108 0801 	add.w	r8, r8, #1
 800957c:	2301      	movs	r3, #1
 800957e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009580:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009582:	2b00      	cmp	r3, #0
 8009584:	f000 81b0 	beq.w	80098e8 <_dtoa_r+0xb48>
 8009588:	6923      	ldr	r3, [r4, #16]
 800958a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800958e:	6918      	ldr	r0, [r3, #16]
 8009590:	f000 fbbc 	bl	8009d0c <__hi0bits>
 8009594:	f1c0 0020 	rsb	r0, r0, #32
 8009598:	9b08      	ldr	r3, [sp, #32]
 800959a:	4418      	add	r0, r3
 800959c:	f010 001f 	ands.w	r0, r0, #31
 80095a0:	d077      	beq.n	8009692 <_dtoa_r+0x8f2>
 80095a2:	f1c0 0320 	rsb	r3, r0, #32
 80095a6:	2b04      	cmp	r3, #4
 80095a8:	dd6b      	ble.n	8009682 <_dtoa_r+0x8e2>
 80095aa:	9b08      	ldr	r3, [sp, #32]
 80095ac:	f1c0 001c 	rsb	r0, r0, #28
 80095b0:	4403      	add	r3, r0
 80095b2:	4480      	add	r8, r0
 80095b4:	4406      	add	r6, r0
 80095b6:	9308      	str	r3, [sp, #32]
 80095b8:	f1b8 0f00 	cmp.w	r8, #0
 80095bc:	dd05      	ble.n	80095ca <_dtoa_r+0x82a>
 80095be:	4649      	mov	r1, r9
 80095c0:	4642      	mov	r2, r8
 80095c2:	4658      	mov	r0, fp
 80095c4:	f000 fd08 	bl	8009fd8 <__lshift>
 80095c8:	4681      	mov	r9, r0
 80095ca:	9b08      	ldr	r3, [sp, #32]
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	dd05      	ble.n	80095dc <_dtoa_r+0x83c>
 80095d0:	4621      	mov	r1, r4
 80095d2:	461a      	mov	r2, r3
 80095d4:	4658      	mov	r0, fp
 80095d6:	f000 fcff 	bl	8009fd8 <__lshift>
 80095da:	4604      	mov	r4, r0
 80095dc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d059      	beq.n	8009696 <_dtoa_r+0x8f6>
 80095e2:	4621      	mov	r1, r4
 80095e4:	4648      	mov	r0, r9
 80095e6:	f000 fd63 	bl	800a0b0 <__mcmp>
 80095ea:	2800      	cmp	r0, #0
 80095ec:	da53      	bge.n	8009696 <_dtoa_r+0x8f6>
 80095ee:	1e7b      	subs	r3, r7, #1
 80095f0:	9304      	str	r3, [sp, #16]
 80095f2:	4649      	mov	r1, r9
 80095f4:	2300      	movs	r3, #0
 80095f6:	220a      	movs	r2, #10
 80095f8:	4658      	mov	r0, fp
 80095fa:	f000 faf7 	bl	8009bec <__multadd>
 80095fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009600:	4681      	mov	r9, r0
 8009602:	2b00      	cmp	r3, #0
 8009604:	f000 8172 	beq.w	80098ec <_dtoa_r+0xb4c>
 8009608:	2300      	movs	r3, #0
 800960a:	4629      	mov	r1, r5
 800960c:	220a      	movs	r2, #10
 800960e:	4658      	mov	r0, fp
 8009610:	f000 faec 	bl	8009bec <__multadd>
 8009614:	9b00      	ldr	r3, [sp, #0]
 8009616:	2b00      	cmp	r3, #0
 8009618:	4605      	mov	r5, r0
 800961a:	dc67      	bgt.n	80096ec <_dtoa_r+0x94c>
 800961c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800961e:	2b02      	cmp	r3, #2
 8009620:	dc41      	bgt.n	80096a6 <_dtoa_r+0x906>
 8009622:	e063      	b.n	80096ec <_dtoa_r+0x94c>
 8009624:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009626:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800962a:	e746      	b.n	80094ba <_dtoa_r+0x71a>
 800962c:	9b07      	ldr	r3, [sp, #28]
 800962e:	1e5c      	subs	r4, r3, #1
 8009630:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009632:	42a3      	cmp	r3, r4
 8009634:	bfbf      	itttt	lt
 8009636:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009638:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800963a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800963c:	1ae3      	sublt	r3, r4, r3
 800963e:	bfb4      	ite	lt
 8009640:	18d2      	addlt	r2, r2, r3
 8009642:	1b1c      	subge	r4, r3, r4
 8009644:	9b07      	ldr	r3, [sp, #28]
 8009646:	bfbc      	itt	lt
 8009648:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800964a:	2400      	movlt	r4, #0
 800964c:	2b00      	cmp	r3, #0
 800964e:	bfb5      	itete	lt
 8009650:	eba8 0603 	sublt.w	r6, r8, r3
 8009654:	9b07      	ldrge	r3, [sp, #28]
 8009656:	2300      	movlt	r3, #0
 8009658:	4646      	movge	r6, r8
 800965a:	e730      	b.n	80094be <_dtoa_r+0x71e>
 800965c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800965e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009660:	4646      	mov	r6, r8
 8009662:	e735      	b.n	80094d0 <_dtoa_r+0x730>
 8009664:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009666:	e75c      	b.n	8009522 <_dtoa_r+0x782>
 8009668:	2300      	movs	r3, #0
 800966a:	e788      	b.n	800957e <_dtoa_r+0x7de>
 800966c:	3fe00000 	.word	0x3fe00000
 8009670:	40240000 	.word	0x40240000
 8009674:	40140000 	.word	0x40140000
 8009678:	9b02      	ldr	r3, [sp, #8]
 800967a:	e780      	b.n	800957e <_dtoa_r+0x7de>
 800967c:	2300      	movs	r3, #0
 800967e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009680:	e782      	b.n	8009588 <_dtoa_r+0x7e8>
 8009682:	d099      	beq.n	80095b8 <_dtoa_r+0x818>
 8009684:	9a08      	ldr	r2, [sp, #32]
 8009686:	331c      	adds	r3, #28
 8009688:	441a      	add	r2, r3
 800968a:	4498      	add	r8, r3
 800968c:	441e      	add	r6, r3
 800968e:	9208      	str	r2, [sp, #32]
 8009690:	e792      	b.n	80095b8 <_dtoa_r+0x818>
 8009692:	4603      	mov	r3, r0
 8009694:	e7f6      	b.n	8009684 <_dtoa_r+0x8e4>
 8009696:	9b07      	ldr	r3, [sp, #28]
 8009698:	9704      	str	r7, [sp, #16]
 800969a:	2b00      	cmp	r3, #0
 800969c:	dc20      	bgt.n	80096e0 <_dtoa_r+0x940>
 800969e:	9300      	str	r3, [sp, #0]
 80096a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096a2:	2b02      	cmp	r3, #2
 80096a4:	dd1e      	ble.n	80096e4 <_dtoa_r+0x944>
 80096a6:	9b00      	ldr	r3, [sp, #0]
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	f47f aec0 	bne.w	800942e <_dtoa_r+0x68e>
 80096ae:	4621      	mov	r1, r4
 80096b0:	2205      	movs	r2, #5
 80096b2:	4658      	mov	r0, fp
 80096b4:	f000 fa9a 	bl	8009bec <__multadd>
 80096b8:	4601      	mov	r1, r0
 80096ba:	4604      	mov	r4, r0
 80096bc:	4648      	mov	r0, r9
 80096be:	f000 fcf7 	bl	800a0b0 <__mcmp>
 80096c2:	2800      	cmp	r0, #0
 80096c4:	f77f aeb3 	ble.w	800942e <_dtoa_r+0x68e>
 80096c8:	4656      	mov	r6, sl
 80096ca:	2331      	movs	r3, #49	@ 0x31
 80096cc:	f806 3b01 	strb.w	r3, [r6], #1
 80096d0:	9b04      	ldr	r3, [sp, #16]
 80096d2:	3301      	adds	r3, #1
 80096d4:	9304      	str	r3, [sp, #16]
 80096d6:	e6ae      	b.n	8009436 <_dtoa_r+0x696>
 80096d8:	9c07      	ldr	r4, [sp, #28]
 80096da:	9704      	str	r7, [sp, #16]
 80096dc:	4625      	mov	r5, r4
 80096de:	e7f3      	b.n	80096c8 <_dtoa_r+0x928>
 80096e0:	9b07      	ldr	r3, [sp, #28]
 80096e2:	9300      	str	r3, [sp, #0]
 80096e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	f000 8104 	beq.w	80098f4 <_dtoa_r+0xb54>
 80096ec:	2e00      	cmp	r6, #0
 80096ee:	dd05      	ble.n	80096fc <_dtoa_r+0x95c>
 80096f0:	4629      	mov	r1, r5
 80096f2:	4632      	mov	r2, r6
 80096f4:	4658      	mov	r0, fp
 80096f6:	f000 fc6f 	bl	8009fd8 <__lshift>
 80096fa:	4605      	mov	r5, r0
 80096fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d05a      	beq.n	80097b8 <_dtoa_r+0xa18>
 8009702:	6869      	ldr	r1, [r5, #4]
 8009704:	4658      	mov	r0, fp
 8009706:	f000 fa0f 	bl	8009b28 <_Balloc>
 800970a:	4606      	mov	r6, r0
 800970c:	b928      	cbnz	r0, 800971a <_dtoa_r+0x97a>
 800970e:	4b84      	ldr	r3, [pc, #528]	@ (8009920 <_dtoa_r+0xb80>)
 8009710:	4602      	mov	r2, r0
 8009712:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009716:	f7ff bb5a 	b.w	8008dce <_dtoa_r+0x2e>
 800971a:	692a      	ldr	r2, [r5, #16]
 800971c:	3202      	adds	r2, #2
 800971e:	0092      	lsls	r2, r2, #2
 8009720:	f105 010c 	add.w	r1, r5, #12
 8009724:	300c      	adds	r0, #12
 8009726:	f002 f93b 	bl	800b9a0 <memcpy>
 800972a:	2201      	movs	r2, #1
 800972c:	4631      	mov	r1, r6
 800972e:	4658      	mov	r0, fp
 8009730:	f000 fc52 	bl	8009fd8 <__lshift>
 8009734:	f10a 0301 	add.w	r3, sl, #1
 8009738:	9307      	str	r3, [sp, #28]
 800973a:	9b00      	ldr	r3, [sp, #0]
 800973c:	4453      	add	r3, sl
 800973e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009740:	9b02      	ldr	r3, [sp, #8]
 8009742:	f003 0301 	and.w	r3, r3, #1
 8009746:	462f      	mov	r7, r5
 8009748:	930a      	str	r3, [sp, #40]	@ 0x28
 800974a:	4605      	mov	r5, r0
 800974c:	9b07      	ldr	r3, [sp, #28]
 800974e:	4621      	mov	r1, r4
 8009750:	3b01      	subs	r3, #1
 8009752:	4648      	mov	r0, r9
 8009754:	9300      	str	r3, [sp, #0]
 8009756:	f7ff fa99 	bl	8008c8c <quorem>
 800975a:	4639      	mov	r1, r7
 800975c:	9002      	str	r0, [sp, #8]
 800975e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009762:	4648      	mov	r0, r9
 8009764:	f000 fca4 	bl	800a0b0 <__mcmp>
 8009768:	462a      	mov	r2, r5
 800976a:	9008      	str	r0, [sp, #32]
 800976c:	4621      	mov	r1, r4
 800976e:	4658      	mov	r0, fp
 8009770:	f000 fcba 	bl	800a0e8 <__mdiff>
 8009774:	68c2      	ldr	r2, [r0, #12]
 8009776:	4606      	mov	r6, r0
 8009778:	bb02      	cbnz	r2, 80097bc <_dtoa_r+0xa1c>
 800977a:	4601      	mov	r1, r0
 800977c:	4648      	mov	r0, r9
 800977e:	f000 fc97 	bl	800a0b0 <__mcmp>
 8009782:	4602      	mov	r2, r0
 8009784:	4631      	mov	r1, r6
 8009786:	4658      	mov	r0, fp
 8009788:	920e      	str	r2, [sp, #56]	@ 0x38
 800978a:	f000 fa0d 	bl	8009ba8 <_Bfree>
 800978e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009790:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009792:	9e07      	ldr	r6, [sp, #28]
 8009794:	ea43 0102 	orr.w	r1, r3, r2
 8009798:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800979a:	4319      	orrs	r1, r3
 800979c:	d110      	bne.n	80097c0 <_dtoa_r+0xa20>
 800979e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80097a2:	d029      	beq.n	80097f8 <_dtoa_r+0xa58>
 80097a4:	9b08      	ldr	r3, [sp, #32]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	dd02      	ble.n	80097b0 <_dtoa_r+0xa10>
 80097aa:	9b02      	ldr	r3, [sp, #8]
 80097ac:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80097b0:	9b00      	ldr	r3, [sp, #0]
 80097b2:	f883 8000 	strb.w	r8, [r3]
 80097b6:	e63f      	b.n	8009438 <_dtoa_r+0x698>
 80097b8:	4628      	mov	r0, r5
 80097ba:	e7bb      	b.n	8009734 <_dtoa_r+0x994>
 80097bc:	2201      	movs	r2, #1
 80097be:	e7e1      	b.n	8009784 <_dtoa_r+0x9e4>
 80097c0:	9b08      	ldr	r3, [sp, #32]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	db04      	blt.n	80097d0 <_dtoa_r+0xa30>
 80097c6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80097c8:	430b      	orrs	r3, r1
 80097ca:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80097cc:	430b      	orrs	r3, r1
 80097ce:	d120      	bne.n	8009812 <_dtoa_r+0xa72>
 80097d0:	2a00      	cmp	r2, #0
 80097d2:	dded      	ble.n	80097b0 <_dtoa_r+0xa10>
 80097d4:	4649      	mov	r1, r9
 80097d6:	2201      	movs	r2, #1
 80097d8:	4658      	mov	r0, fp
 80097da:	f000 fbfd 	bl	8009fd8 <__lshift>
 80097de:	4621      	mov	r1, r4
 80097e0:	4681      	mov	r9, r0
 80097e2:	f000 fc65 	bl	800a0b0 <__mcmp>
 80097e6:	2800      	cmp	r0, #0
 80097e8:	dc03      	bgt.n	80097f2 <_dtoa_r+0xa52>
 80097ea:	d1e1      	bne.n	80097b0 <_dtoa_r+0xa10>
 80097ec:	f018 0f01 	tst.w	r8, #1
 80097f0:	d0de      	beq.n	80097b0 <_dtoa_r+0xa10>
 80097f2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80097f6:	d1d8      	bne.n	80097aa <_dtoa_r+0xa0a>
 80097f8:	9a00      	ldr	r2, [sp, #0]
 80097fa:	2339      	movs	r3, #57	@ 0x39
 80097fc:	7013      	strb	r3, [r2, #0]
 80097fe:	4633      	mov	r3, r6
 8009800:	461e      	mov	r6, r3
 8009802:	3b01      	subs	r3, #1
 8009804:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009808:	2a39      	cmp	r2, #57	@ 0x39
 800980a:	d052      	beq.n	80098b2 <_dtoa_r+0xb12>
 800980c:	3201      	adds	r2, #1
 800980e:	701a      	strb	r2, [r3, #0]
 8009810:	e612      	b.n	8009438 <_dtoa_r+0x698>
 8009812:	2a00      	cmp	r2, #0
 8009814:	dd07      	ble.n	8009826 <_dtoa_r+0xa86>
 8009816:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800981a:	d0ed      	beq.n	80097f8 <_dtoa_r+0xa58>
 800981c:	9a00      	ldr	r2, [sp, #0]
 800981e:	f108 0301 	add.w	r3, r8, #1
 8009822:	7013      	strb	r3, [r2, #0]
 8009824:	e608      	b.n	8009438 <_dtoa_r+0x698>
 8009826:	9b07      	ldr	r3, [sp, #28]
 8009828:	9a07      	ldr	r2, [sp, #28]
 800982a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800982e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009830:	4293      	cmp	r3, r2
 8009832:	d028      	beq.n	8009886 <_dtoa_r+0xae6>
 8009834:	4649      	mov	r1, r9
 8009836:	2300      	movs	r3, #0
 8009838:	220a      	movs	r2, #10
 800983a:	4658      	mov	r0, fp
 800983c:	f000 f9d6 	bl	8009bec <__multadd>
 8009840:	42af      	cmp	r7, r5
 8009842:	4681      	mov	r9, r0
 8009844:	f04f 0300 	mov.w	r3, #0
 8009848:	f04f 020a 	mov.w	r2, #10
 800984c:	4639      	mov	r1, r7
 800984e:	4658      	mov	r0, fp
 8009850:	d107      	bne.n	8009862 <_dtoa_r+0xac2>
 8009852:	f000 f9cb 	bl	8009bec <__multadd>
 8009856:	4607      	mov	r7, r0
 8009858:	4605      	mov	r5, r0
 800985a:	9b07      	ldr	r3, [sp, #28]
 800985c:	3301      	adds	r3, #1
 800985e:	9307      	str	r3, [sp, #28]
 8009860:	e774      	b.n	800974c <_dtoa_r+0x9ac>
 8009862:	f000 f9c3 	bl	8009bec <__multadd>
 8009866:	4629      	mov	r1, r5
 8009868:	4607      	mov	r7, r0
 800986a:	2300      	movs	r3, #0
 800986c:	220a      	movs	r2, #10
 800986e:	4658      	mov	r0, fp
 8009870:	f000 f9bc 	bl	8009bec <__multadd>
 8009874:	4605      	mov	r5, r0
 8009876:	e7f0      	b.n	800985a <_dtoa_r+0xaba>
 8009878:	9b00      	ldr	r3, [sp, #0]
 800987a:	2b00      	cmp	r3, #0
 800987c:	bfcc      	ite	gt
 800987e:	461e      	movgt	r6, r3
 8009880:	2601      	movle	r6, #1
 8009882:	4456      	add	r6, sl
 8009884:	2700      	movs	r7, #0
 8009886:	4649      	mov	r1, r9
 8009888:	2201      	movs	r2, #1
 800988a:	4658      	mov	r0, fp
 800988c:	f000 fba4 	bl	8009fd8 <__lshift>
 8009890:	4621      	mov	r1, r4
 8009892:	4681      	mov	r9, r0
 8009894:	f000 fc0c 	bl	800a0b0 <__mcmp>
 8009898:	2800      	cmp	r0, #0
 800989a:	dcb0      	bgt.n	80097fe <_dtoa_r+0xa5e>
 800989c:	d102      	bne.n	80098a4 <_dtoa_r+0xb04>
 800989e:	f018 0f01 	tst.w	r8, #1
 80098a2:	d1ac      	bne.n	80097fe <_dtoa_r+0xa5e>
 80098a4:	4633      	mov	r3, r6
 80098a6:	461e      	mov	r6, r3
 80098a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80098ac:	2a30      	cmp	r2, #48	@ 0x30
 80098ae:	d0fa      	beq.n	80098a6 <_dtoa_r+0xb06>
 80098b0:	e5c2      	b.n	8009438 <_dtoa_r+0x698>
 80098b2:	459a      	cmp	sl, r3
 80098b4:	d1a4      	bne.n	8009800 <_dtoa_r+0xa60>
 80098b6:	9b04      	ldr	r3, [sp, #16]
 80098b8:	3301      	adds	r3, #1
 80098ba:	9304      	str	r3, [sp, #16]
 80098bc:	2331      	movs	r3, #49	@ 0x31
 80098be:	f88a 3000 	strb.w	r3, [sl]
 80098c2:	e5b9      	b.n	8009438 <_dtoa_r+0x698>
 80098c4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80098c6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009924 <_dtoa_r+0xb84>
 80098ca:	b11b      	cbz	r3, 80098d4 <_dtoa_r+0xb34>
 80098cc:	f10a 0308 	add.w	r3, sl, #8
 80098d0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80098d2:	6013      	str	r3, [r2, #0]
 80098d4:	4650      	mov	r0, sl
 80098d6:	b019      	add	sp, #100	@ 0x64
 80098d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098de:	2b01      	cmp	r3, #1
 80098e0:	f77f ae37 	ble.w	8009552 <_dtoa_r+0x7b2>
 80098e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80098e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80098e8:	2001      	movs	r0, #1
 80098ea:	e655      	b.n	8009598 <_dtoa_r+0x7f8>
 80098ec:	9b00      	ldr	r3, [sp, #0]
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	f77f aed6 	ble.w	80096a0 <_dtoa_r+0x900>
 80098f4:	4656      	mov	r6, sl
 80098f6:	4621      	mov	r1, r4
 80098f8:	4648      	mov	r0, r9
 80098fa:	f7ff f9c7 	bl	8008c8c <quorem>
 80098fe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009902:	f806 8b01 	strb.w	r8, [r6], #1
 8009906:	9b00      	ldr	r3, [sp, #0]
 8009908:	eba6 020a 	sub.w	r2, r6, sl
 800990c:	4293      	cmp	r3, r2
 800990e:	ddb3      	ble.n	8009878 <_dtoa_r+0xad8>
 8009910:	4649      	mov	r1, r9
 8009912:	2300      	movs	r3, #0
 8009914:	220a      	movs	r2, #10
 8009916:	4658      	mov	r0, fp
 8009918:	f000 f968 	bl	8009bec <__multadd>
 800991c:	4681      	mov	r9, r0
 800991e:	e7ea      	b.n	80098f6 <_dtoa_r+0xb56>
 8009920:	0800db25 	.word	0x0800db25
 8009924:	0800daa9 	.word	0x0800daa9

08009928 <_free_r>:
 8009928:	b538      	push	{r3, r4, r5, lr}
 800992a:	4605      	mov	r5, r0
 800992c:	2900      	cmp	r1, #0
 800992e:	d041      	beq.n	80099b4 <_free_r+0x8c>
 8009930:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009934:	1f0c      	subs	r4, r1, #4
 8009936:	2b00      	cmp	r3, #0
 8009938:	bfb8      	it	lt
 800993a:	18e4      	addlt	r4, r4, r3
 800993c:	f000 f8e8 	bl	8009b10 <__malloc_lock>
 8009940:	4a1d      	ldr	r2, [pc, #116]	@ (80099b8 <_free_r+0x90>)
 8009942:	6813      	ldr	r3, [r2, #0]
 8009944:	b933      	cbnz	r3, 8009954 <_free_r+0x2c>
 8009946:	6063      	str	r3, [r4, #4]
 8009948:	6014      	str	r4, [r2, #0]
 800994a:	4628      	mov	r0, r5
 800994c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009950:	f000 b8e4 	b.w	8009b1c <__malloc_unlock>
 8009954:	42a3      	cmp	r3, r4
 8009956:	d908      	bls.n	800996a <_free_r+0x42>
 8009958:	6820      	ldr	r0, [r4, #0]
 800995a:	1821      	adds	r1, r4, r0
 800995c:	428b      	cmp	r3, r1
 800995e:	bf01      	itttt	eq
 8009960:	6819      	ldreq	r1, [r3, #0]
 8009962:	685b      	ldreq	r3, [r3, #4]
 8009964:	1809      	addeq	r1, r1, r0
 8009966:	6021      	streq	r1, [r4, #0]
 8009968:	e7ed      	b.n	8009946 <_free_r+0x1e>
 800996a:	461a      	mov	r2, r3
 800996c:	685b      	ldr	r3, [r3, #4]
 800996e:	b10b      	cbz	r3, 8009974 <_free_r+0x4c>
 8009970:	42a3      	cmp	r3, r4
 8009972:	d9fa      	bls.n	800996a <_free_r+0x42>
 8009974:	6811      	ldr	r1, [r2, #0]
 8009976:	1850      	adds	r0, r2, r1
 8009978:	42a0      	cmp	r0, r4
 800997a:	d10b      	bne.n	8009994 <_free_r+0x6c>
 800997c:	6820      	ldr	r0, [r4, #0]
 800997e:	4401      	add	r1, r0
 8009980:	1850      	adds	r0, r2, r1
 8009982:	4283      	cmp	r3, r0
 8009984:	6011      	str	r1, [r2, #0]
 8009986:	d1e0      	bne.n	800994a <_free_r+0x22>
 8009988:	6818      	ldr	r0, [r3, #0]
 800998a:	685b      	ldr	r3, [r3, #4]
 800998c:	6053      	str	r3, [r2, #4]
 800998e:	4408      	add	r0, r1
 8009990:	6010      	str	r0, [r2, #0]
 8009992:	e7da      	b.n	800994a <_free_r+0x22>
 8009994:	d902      	bls.n	800999c <_free_r+0x74>
 8009996:	230c      	movs	r3, #12
 8009998:	602b      	str	r3, [r5, #0]
 800999a:	e7d6      	b.n	800994a <_free_r+0x22>
 800999c:	6820      	ldr	r0, [r4, #0]
 800999e:	1821      	adds	r1, r4, r0
 80099a0:	428b      	cmp	r3, r1
 80099a2:	bf04      	itt	eq
 80099a4:	6819      	ldreq	r1, [r3, #0]
 80099a6:	685b      	ldreq	r3, [r3, #4]
 80099a8:	6063      	str	r3, [r4, #4]
 80099aa:	bf04      	itt	eq
 80099ac:	1809      	addeq	r1, r1, r0
 80099ae:	6021      	streq	r1, [r4, #0]
 80099b0:	6054      	str	r4, [r2, #4]
 80099b2:	e7ca      	b.n	800994a <_free_r+0x22>
 80099b4:	bd38      	pop	{r3, r4, r5, pc}
 80099b6:	bf00      	nop
 80099b8:	2000072c 	.word	0x2000072c

080099bc <malloc>:
 80099bc:	4b02      	ldr	r3, [pc, #8]	@ (80099c8 <malloc+0xc>)
 80099be:	4601      	mov	r1, r0
 80099c0:	6818      	ldr	r0, [r3, #0]
 80099c2:	f000 b825 	b.w	8009a10 <_malloc_r>
 80099c6:	bf00      	nop
 80099c8:	20000028 	.word	0x20000028

080099cc <sbrk_aligned>:
 80099cc:	b570      	push	{r4, r5, r6, lr}
 80099ce:	4e0f      	ldr	r6, [pc, #60]	@ (8009a0c <sbrk_aligned+0x40>)
 80099d0:	460c      	mov	r4, r1
 80099d2:	6831      	ldr	r1, [r6, #0]
 80099d4:	4605      	mov	r5, r0
 80099d6:	b911      	cbnz	r1, 80099de <sbrk_aligned+0x12>
 80099d8:	f001 ffd2 	bl	800b980 <_sbrk_r>
 80099dc:	6030      	str	r0, [r6, #0]
 80099de:	4621      	mov	r1, r4
 80099e0:	4628      	mov	r0, r5
 80099e2:	f001 ffcd 	bl	800b980 <_sbrk_r>
 80099e6:	1c43      	adds	r3, r0, #1
 80099e8:	d103      	bne.n	80099f2 <sbrk_aligned+0x26>
 80099ea:	f04f 34ff 	mov.w	r4, #4294967295
 80099ee:	4620      	mov	r0, r4
 80099f0:	bd70      	pop	{r4, r5, r6, pc}
 80099f2:	1cc4      	adds	r4, r0, #3
 80099f4:	f024 0403 	bic.w	r4, r4, #3
 80099f8:	42a0      	cmp	r0, r4
 80099fa:	d0f8      	beq.n	80099ee <sbrk_aligned+0x22>
 80099fc:	1a21      	subs	r1, r4, r0
 80099fe:	4628      	mov	r0, r5
 8009a00:	f001 ffbe 	bl	800b980 <_sbrk_r>
 8009a04:	3001      	adds	r0, #1
 8009a06:	d1f2      	bne.n	80099ee <sbrk_aligned+0x22>
 8009a08:	e7ef      	b.n	80099ea <sbrk_aligned+0x1e>
 8009a0a:	bf00      	nop
 8009a0c:	20000728 	.word	0x20000728

08009a10 <_malloc_r>:
 8009a10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a14:	1ccd      	adds	r5, r1, #3
 8009a16:	f025 0503 	bic.w	r5, r5, #3
 8009a1a:	3508      	adds	r5, #8
 8009a1c:	2d0c      	cmp	r5, #12
 8009a1e:	bf38      	it	cc
 8009a20:	250c      	movcc	r5, #12
 8009a22:	2d00      	cmp	r5, #0
 8009a24:	4606      	mov	r6, r0
 8009a26:	db01      	blt.n	8009a2c <_malloc_r+0x1c>
 8009a28:	42a9      	cmp	r1, r5
 8009a2a:	d904      	bls.n	8009a36 <_malloc_r+0x26>
 8009a2c:	230c      	movs	r3, #12
 8009a2e:	6033      	str	r3, [r6, #0]
 8009a30:	2000      	movs	r0, #0
 8009a32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a36:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009b0c <_malloc_r+0xfc>
 8009a3a:	f000 f869 	bl	8009b10 <__malloc_lock>
 8009a3e:	f8d8 3000 	ldr.w	r3, [r8]
 8009a42:	461c      	mov	r4, r3
 8009a44:	bb44      	cbnz	r4, 8009a98 <_malloc_r+0x88>
 8009a46:	4629      	mov	r1, r5
 8009a48:	4630      	mov	r0, r6
 8009a4a:	f7ff ffbf 	bl	80099cc <sbrk_aligned>
 8009a4e:	1c43      	adds	r3, r0, #1
 8009a50:	4604      	mov	r4, r0
 8009a52:	d158      	bne.n	8009b06 <_malloc_r+0xf6>
 8009a54:	f8d8 4000 	ldr.w	r4, [r8]
 8009a58:	4627      	mov	r7, r4
 8009a5a:	2f00      	cmp	r7, #0
 8009a5c:	d143      	bne.n	8009ae6 <_malloc_r+0xd6>
 8009a5e:	2c00      	cmp	r4, #0
 8009a60:	d04b      	beq.n	8009afa <_malloc_r+0xea>
 8009a62:	6823      	ldr	r3, [r4, #0]
 8009a64:	4639      	mov	r1, r7
 8009a66:	4630      	mov	r0, r6
 8009a68:	eb04 0903 	add.w	r9, r4, r3
 8009a6c:	f001 ff88 	bl	800b980 <_sbrk_r>
 8009a70:	4581      	cmp	r9, r0
 8009a72:	d142      	bne.n	8009afa <_malloc_r+0xea>
 8009a74:	6821      	ldr	r1, [r4, #0]
 8009a76:	1a6d      	subs	r5, r5, r1
 8009a78:	4629      	mov	r1, r5
 8009a7a:	4630      	mov	r0, r6
 8009a7c:	f7ff ffa6 	bl	80099cc <sbrk_aligned>
 8009a80:	3001      	adds	r0, #1
 8009a82:	d03a      	beq.n	8009afa <_malloc_r+0xea>
 8009a84:	6823      	ldr	r3, [r4, #0]
 8009a86:	442b      	add	r3, r5
 8009a88:	6023      	str	r3, [r4, #0]
 8009a8a:	f8d8 3000 	ldr.w	r3, [r8]
 8009a8e:	685a      	ldr	r2, [r3, #4]
 8009a90:	bb62      	cbnz	r2, 8009aec <_malloc_r+0xdc>
 8009a92:	f8c8 7000 	str.w	r7, [r8]
 8009a96:	e00f      	b.n	8009ab8 <_malloc_r+0xa8>
 8009a98:	6822      	ldr	r2, [r4, #0]
 8009a9a:	1b52      	subs	r2, r2, r5
 8009a9c:	d420      	bmi.n	8009ae0 <_malloc_r+0xd0>
 8009a9e:	2a0b      	cmp	r2, #11
 8009aa0:	d917      	bls.n	8009ad2 <_malloc_r+0xc2>
 8009aa2:	1961      	adds	r1, r4, r5
 8009aa4:	42a3      	cmp	r3, r4
 8009aa6:	6025      	str	r5, [r4, #0]
 8009aa8:	bf18      	it	ne
 8009aaa:	6059      	strne	r1, [r3, #4]
 8009aac:	6863      	ldr	r3, [r4, #4]
 8009aae:	bf08      	it	eq
 8009ab0:	f8c8 1000 	streq.w	r1, [r8]
 8009ab4:	5162      	str	r2, [r4, r5]
 8009ab6:	604b      	str	r3, [r1, #4]
 8009ab8:	4630      	mov	r0, r6
 8009aba:	f000 f82f 	bl	8009b1c <__malloc_unlock>
 8009abe:	f104 000b 	add.w	r0, r4, #11
 8009ac2:	1d23      	adds	r3, r4, #4
 8009ac4:	f020 0007 	bic.w	r0, r0, #7
 8009ac8:	1ac2      	subs	r2, r0, r3
 8009aca:	bf1c      	itt	ne
 8009acc:	1a1b      	subne	r3, r3, r0
 8009ace:	50a3      	strne	r3, [r4, r2]
 8009ad0:	e7af      	b.n	8009a32 <_malloc_r+0x22>
 8009ad2:	6862      	ldr	r2, [r4, #4]
 8009ad4:	42a3      	cmp	r3, r4
 8009ad6:	bf0c      	ite	eq
 8009ad8:	f8c8 2000 	streq.w	r2, [r8]
 8009adc:	605a      	strne	r2, [r3, #4]
 8009ade:	e7eb      	b.n	8009ab8 <_malloc_r+0xa8>
 8009ae0:	4623      	mov	r3, r4
 8009ae2:	6864      	ldr	r4, [r4, #4]
 8009ae4:	e7ae      	b.n	8009a44 <_malloc_r+0x34>
 8009ae6:	463c      	mov	r4, r7
 8009ae8:	687f      	ldr	r7, [r7, #4]
 8009aea:	e7b6      	b.n	8009a5a <_malloc_r+0x4a>
 8009aec:	461a      	mov	r2, r3
 8009aee:	685b      	ldr	r3, [r3, #4]
 8009af0:	42a3      	cmp	r3, r4
 8009af2:	d1fb      	bne.n	8009aec <_malloc_r+0xdc>
 8009af4:	2300      	movs	r3, #0
 8009af6:	6053      	str	r3, [r2, #4]
 8009af8:	e7de      	b.n	8009ab8 <_malloc_r+0xa8>
 8009afa:	230c      	movs	r3, #12
 8009afc:	6033      	str	r3, [r6, #0]
 8009afe:	4630      	mov	r0, r6
 8009b00:	f000 f80c 	bl	8009b1c <__malloc_unlock>
 8009b04:	e794      	b.n	8009a30 <_malloc_r+0x20>
 8009b06:	6005      	str	r5, [r0, #0]
 8009b08:	e7d6      	b.n	8009ab8 <_malloc_r+0xa8>
 8009b0a:	bf00      	nop
 8009b0c:	2000072c 	.word	0x2000072c

08009b10 <__malloc_lock>:
 8009b10:	4801      	ldr	r0, [pc, #4]	@ (8009b18 <__malloc_lock+0x8>)
 8009b12:	f7ff b8b2 	b.w	8008c7a <__retarget_lock_acquire_recursive>
 8009b16:	bf00      	nop
 8009b18:	20000724 	.word	0x20000724

08009b1c <__malloc_unlock>:
 8009b1c:	4801      	ldr	r0, [pc, #4]	@ (8009b24 <__malloc_unlock+0x8>)
 8009b1e:	f7ff b8ad 	b.w	8008c7c <__retarget_lock_release_recursive>
 8009b22:	bf00      	nop
 8009b24:	20000724 	.word	0x20000724

08009b28 <_Balloc>:
 8009b28:	b570      	push	{r4, r5, r6, lr}
 8009b2a:	69c6      	ldr	r6, [r0, #28]
 8009b2c:	4604      	mov	r4, r0
 8009b2e:	460d      	mov	r5, r1
 8009b30:	b976      	cbnz	r6, 8009b50 <_Balloc+0x28>
 8009b32:	2010      	movs	r0, #16
 8009b34:	f7ff ff42 	bl	80099bc <malloc>
 8009b38:	4602      	mov	r2, r0
 8009b3a:	61e0      	str	r0, [r4, #28]
 8009b3c:	b920      	cbnz	r0, 8009b48 <_Balloc+0x20>
 8009b3e:	4b18      	ldr	r3, [pc, #96]	@ (8009ba0 <_Balloc+0x78>)
 8009b40:	4818      	ldr	r0, [pc, #96]	@ (8009ba4 <_Balloc+0x7c>)
 8009b42:	216b      	movs	r1, #107	@ 0x6b
 8009b44:	f001 ff44 	bl	800b9d0 <__assert_func>
 8009b48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009b4c:	6006      	str	r6, [r0, #0]
 8009b4e:	60c6      	str	r6, [r0, #12]
 8009b50:	69e6      	ldr	r6, [r4, #28]
 8009b52:	68f3      	ldr	r3, [r6, #12]
 8009b54:	b183      	cbz	r3, 8009b78 <_Balloc+0x50>
 8009b56:	69e3      	ldr	r3, [r4, #28]
 8009b58:	68db      	ldr	r3, [r3, #12]
 8009b5a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009b5e:	b9b8      	cbnz	r0, 8009b90 <_Balloc+0x68>
 8009b60:	2101      	movs	r1, #1
 8009b62:	fa01 f605 	lsl.w	r6, r1, r5
 8009b66:	1d72      	adds	r2, r6, #5
 8009b68:	0092      	lsls	r2, r2, #2
 8009b6a:	4620      	mov	r0, r4
 8009b6c:	f001 ff4e 	bl	800ba0c <_calloc_r>
 8009b70:	b160      	cbz	r0, 8009b8c <_Balloc+0x64>
 8009b72:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009b76:	e00e      	b.n	8009b96 <_Balloc+0x6e>
 8009b78:	2221      	movs	r2, #33	@ 0x21
 8009b7a:	2104      	movs	r1, #4
 8009b7c:	4620      	mov	r0, r4
 8009b7e:	f001 ff45 	bl	800ba0c <_calloc_r>
 8009b82:	69e3      	ldr	r3, [r4, #28]
 8009b84:	60f0      	str	r0, [r6, #12]
 8009b86:	68db      	ldr	r3, [r3, #12]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d1e4      	bne.n	8009b56 <_Balloc+0x2e>
 8009b8c:	2000      	movs	r0, #0
 8009b8e:	bd70      	pop	{r4, r5, r6, pc}
 8009b90:	6802      	ldr	r2, [r0, #0]
 8009b92:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009b96:	2300      	movs	r3, #0
 8009b98:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009b9c:	e7f7      	b.n	8009b8e <_Balloc+0x66>
 8009b9e:	bf00      	nop
 8009ba0:	0800dab6 	.word	0x0800dab6
 8009ba4:	0800db36 	.word	0x0800db36

08009ba8 <_Bfree>:
 8009ba8:	b570      	push	{r4, r5, r6, lr}
 8009baa:	69c6      	ldr	r6, [r0, #28]
 8009bac:	4605      	mov	r5, r0
 8009bae:	460c      	mov	r4, r1
 8009bb0:	b976      	cbnz	r6, 8009bd0 <_Bfree+0x28>
 8009bb2:	2010      	movs	r0, #16
 8009bb4:	f7ff ff02 	bl	80099bc <malloc>
 8009bb8:	4602      	mov	r2, r0
 8009bba:	61e8      	str	r0, [r5, #28]
 8009bbc:	b920      	cbnz	r0, 8009bc8 <_Bfree+0x20>
 8009bbe:	4b09      	ldr	r3, [pc, #36]	@ (8009be4 <_Bfree+0x3c>)
 8009bc0:	4809      	ldr	r0, [pc, #36]	@ (8009be8 <_Bfree+0x40>)
 8009bc2:	218f      	movs	r1, #143	@ 0x8f
 8009bc4:	f001 ff04 	bl	800b9d0 <__assert_func>
 8009bc8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009bcc:	6006      	str	r6, [r0, #0]
 8009bce:	60c6      	str	r6, [r0, #12]
 8009bd0:	b13c      	cbz	r4, 8009be2 <_Bfree+0x3a>
 8009bd2:	69eb      	ldr	r3, [r5, #28]
 8009bd4:	6862      	ldr	r2, [r4, #4]
 8009bd6:	68db      	ldr	r3, [r3, #12]
 8009bd8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009bdc:	6021      	str	r1, [r4, #0]
 8009bde:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009be2:	bd70      	pop	{r4, r5, r6, pc}
 8009be4:	0800dab6 	.word	0x0800dab6
 8009be8:	0800db36 	.word	0x0800db36

08009bec <__multadd>:
 8009bec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bf0:	690d      	ldr	r5, [r1, #16]
 8009bf2:	4607      	mov	r7, r0
 8009bf4:	460c      	mov	r4, r1
 8009bf6:	461e      	mov	r6, r3
 8009bf8:	f101 0c14 	add.w	ip, r1, #20
 8009bfc:	2000      	movs	r0, #0
 8009bfe:	f8dc 3000 	ldr.w	r3, [ip]
 8009c02:	b299      	uxth	r1, r3
 8009c04:	fb02 6101 	mla	r1, r2, r1, r6
 8009c08:	0c1e      	lsrs	r6, r3, #16
 8009c0a:	0c0b      	lsrs	r3, r1, #16
 8009c0c:	fb02 3306 	mla	r3, r2, r6, r3
 8009c10:	b289      	uxth	r1, r1
 8009c12:	3001      	adds	r0, #1
 8009c14:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009c18:	4285      	cmp	r5, r0
 8009c1a:	f84c 1b04 	str.w	r1, [ip], #4
 8009c1e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009c22:	dcec      	bgt.n	8009bfe <__multadd+0x12>
 8009c24:	b30e      	cbz	r6, 8009c6a <__multadd+0x7e>
 8009c26:	68a3      	ldr	r3, [r4, #8]
 8009c28:	42ab      	cmp	r3, r5
 8009c2a:	dc19      	bgt.n	8009c60 <__multadd+0x74>
 8009c2c:	6861      	ldr	r1, [r4, #4]
 8009c2e:	4638      	mov	r0, r7
 8009c30:	3101      	adds	r1, #1
 8009c32:	f7ff ff79 	bl	8009b28 <_Balloc>
 8009c36:	4680      	mov	r8, r0
 8009c38:	b928      	cbnz	r0, 8009c46 <__multadd+0x5a>
 8009c3a:	4602      	mov	r2, r0
 8009c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8009c70 <__multadd+0x84>)
 8009c3e:	480d      	ldr	r0, [pc, #52]	@ (8009c74 <__multadd+0x88>)
 8009c40:	21ba      	movs	r1, #186	@ 0xba
 8009c42:	f001 fec5 	bl	800b9d0 <__assert_func>
 8009c46:	6922      	ldr	r2, [r4, #16]
 8009c48:	3202      	adds	r2, #2
 8009c4a:	f104 010c 	add.w	r1, r4, #12
 8009c4e:	0092      	lsls	r2, r2, #2
 8009c50:	300c      	adds	r0, #12
 8009c52:	f001 fea5 	bl	800b9a0 <memcpy>
 8009c56:	4621      	mov	r1, r4
 8009c58:	4638      	mov	r0, r7
 8009c5a:	f7ff ffa5 	bl	8009ba8 <_Bfree>
 8009c5e:	4644      	mov	r4, r8
 8009c60:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009c64:	3501      	adds	r5, #1
 8009c66:	615e      	str	r6, [r3, #20]
 8009c68:	6125      	str	r5, [r4, #16]
 8009c6a:	4620      	mov	r0, r4
 8009c6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c70:	0800db25 	.word	0x0800db25
 8009c74:	0800db36 	.word	0x0800db36

08009c78 <__s2b>:
 8009c78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c7c:	460c      	mov	r4, r1
 8009c7e:	4615      	mov	r5, r2
 8009c80:	461f      	mov	r7, r3
 8009c82:	2209      	movs	r2, #9
 8009c84:	3308      	adds	r3, #8
 8009c86:	4606      	mov	r6, r0
 8009c88:	fb93 f3f2 	sdiv	r3, r3, r2
 8009c8c:	2100      	movs	r1, #0
 8009c8e:	2201      	movs	r2, #1
 8009c90:	429a      	cmp	r2, r3
 8009c92:	db09      	blt.n	8009ca8 <__s2b+0x30>
 8009c94:	4630      	mov	r0, r6
 8009c96:	f7ff ff47 	bl	8009b28 <_Balloc>
 8009c9a:	b940      	cbnz	r0, 8009cae <__s2b+0x36>
 8009c9c:	4602      	mov	r2, r0
 8009c9e:	4b19      	ldr	r3, [pc, #100]	@ (8009d04 <__s2b+0x8c>)
 8009ca0:	4819      	ldr	r0, [pc, #100]	@ (8009d08 <__s2b+0x90>)
 8009ca2:	21d3      	movs	r1, #211	@ 0xd3
 8009ca4:	f001 fe94 	bl	800b9d0 <__assert_func>
 8009ca8:	0052      	lsls	r2, r2, #1
 8009caa:	3101      	adds	r1, #1
 8009cac:	e7f0      	b.n	8009c90 <__s2b+0x18>
 8009cae:	9b08      	ldr	r3, [sp, #32]
 8009cb0:	6143      	str	r3, [r0, #20]
 8009cb2:	2d09      	cmp	r5, #9
 8009cb4:	f04f 0301 	mov.w	r3, #1
 8009cb8:	6103      	str	r3, [r0, #16]
 8009cba:	dd16      	ble.n	8009cea <__s2b+0x72>
 8009cbc:	f104 0909 	add.w	r9, r4, #9
 8009cc0:	46c8      	mov	r8, r9
 8009cc2:	442c      	add	r4, r5
 8009cc4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009cc8:	4601      	mov	r1, r0
 8009cca:	3b30      	subs	r3, #48	@ 0x30
 8009ccc:	220a      	movs	r2, #10
 8009cce:	4630      	mov	r0, r6
 8009cd0:	f7ff ff8c 	bl	8009bec <__multadd>
 8009cd4:	45a0      	cmp	r8, r4
 8009cd6:	d1f5      	bne.n	8009cc4 <__s2b+0x4c>
 8009cd8:	f1a5 0408 	sub.w	r4, r5, #8
 8009cdc:	444c      	add	r4, r9
 8009cde:	1b2d      	subs	r5, r5, r4
 8009ce0:	1963      	adds	r3, r4, r5
 8009ce2:	42bb      	cmp	r3, r7
 8009ce4:	db04      	blt.n	8009cf0 <__s2b+0x78>
 8009ce6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009cea:	340a      	adds	r4, #10
 8009cec:	2509      	movs	r5, #9
 8009cee:	e7f6      	b.n	8009cde <__s2b+0x66>
 8009cf0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009cf4:	4601      	mov	r1, r0
 8009cf6:	3b30      	subs	r3, #48	@ 0x30
 8009cf8:	220a      	movs	r2, #10
 8009cfa:	4630      	mov	r0, r6
 8009cfc:	f7ff ff76 	bl	8009bec <__multadd>
 8009d00:	e7ee      	b.n	8009ce0 <__s2b+0x68>
 8009d02:	bf00      	nop
 8009d04:	0800db25 	.word	0x0800db25
 8009d08:	0800db36 	.word	0x0800db36

08009d0c <__hi0bits>:
 8009d0c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009d10:	4603      	mov	r3, r0
 8009d12:	bf36      	itet	cc
 8009d14:	0403      	lslcc	r3, r0, #16
 8009d16:	2000      	movcs	r0, #0
 8009d18:	2010      	movcc	r0, #16
 8009d1a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009d1e:	bf3c      	itt	cc
 8009d20:	021b      	lslcc	r3, r3, #8
 8009d22:	3008      	addcc	r0, #8
 8009d24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009d28:	bf3c      	itt	cc
 8009d2a:	011b      	lslcc	r3, r3, #4
 8009d2c:	3004      	addcc	r0, #4
 8009d2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d32:	bf3c      	itt	cc
 8009d34:	009b      	lslcc	r3, r3, #2
 8009d36:	3002      	addcc	r0, #2
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	db05      	blt.n	8009d48 <__hi0bits+0x3c>
 8009d3c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009d40:	f100 0001 	add.w	r0, r0, #1
 8009d44:	bf08      	it	eq
 8009d46:	2020      	moveq	r0, #32
 8009d48:	4770      	bx	lr

08009d4a <__lo0bits>:
 8009d4a:	6803      	ldr	r3, [r0, #0]
 8009d4c:	4602      	mov	r2, r0
 8009d4e:	f013 0007 	ands.w	r0, r3, #7
 8009d52:	d00b      	beq.n	8009d6c <__lo0bits+0x22>
 8009d54:	07d9      	lsls	r1, r3, #31
 8009d56:	d421      	bmi.n	8009d9c <__lo0bits+0x52>
 8009d58:	0798      	lsls	r0, r3, #30
 8009d5a:	bf49      	itett	mi
 8009d5c:	085b      	lsrmi	r3, r3, #1
 8009d5e:	089b      	lsrpl	r3, r3, #2
 8009d60:	2001      	movmi	r0, #1
 8009d62:	6013      	strmi	r3, [r2, #0]
 8009d64:	bf5c      	itt	pl
 8009d66:	6013      	strpl	r3, [r2, #0]
 8009d68:	2002      	movpl	r0, #2
 8009d6a:	4770      	bx	lr
 8009d6c:	b299      	uxth	r1, r3
 8009d6e:	b909      	cbnz	r1, 8009d74 <__lo0bits+0x2a>
 8009d70:	0c1b      	lsrs	r3, r3, #16
 8009d72:	2010      	movs	r0, #16
 8009d74:	b2d9      	uxtb	r1, r3
 8009d76:	b909      	cbnz	r1, 8009d7c <__lo0bits+0x32>
 8009d78:	3008      	adds	r0, #8
 8009d7a:	0a1b      	lsrs	r3, r3, #8
 8009d7c:	0719      	lsls	r1, r3, #28
 8009d7e:	bf04      	itt	eq
 8009d80:	091b      	lsreq	r3, r3, #4
 8009d82:	3004      	addeq	r0, #4
 8009d84:	0799      	lsls	r1, r3, #30
 8009d86:	bf04      	itt	eq
 8009d88:	089b      	lsreq	r3, r3, #2
 8009d8a:	3002      	addeq	r0, #2
 8009d8c:	07d9      	lsls	r1, r3, #31
 8009d8e:	d403      	bmi.n	8009d98 <__lo0bits+0x4e>
 8009d90:	085b      	lsrs	r3, r3, #1
 8009d92:	f100 0001 	add.w	r0, r0, #1
 8009d96:	d003      	beq.n	8009da0 <__lo0bits+0x56>
 8009d98:	6013      	str	r3, [r2, #0]
 8009d9a:	4770      	bx	lr
 8009d9c:	2000      	movs	r0, #0
 8009d9e:	4770      	bx	lr
 8009da0:	2020      	movs	r0, #32
 8009da2:	4770      	bx	lr

08009da4 <__i2b>:
 8009da4:	b510      	push	{r4, lr}
 8009da6:	460c      	mov	r4, r1
 8009da8:	2101      	movs	r1, #1
 8009daa:	f7ff febd 	bl	8009b28 <_Balloc>
 8009dae:	4602      	mov	r2, r0
 8009db0:	b928      	cbnz	r0, 8009dbe <__i2b+0x1a>
 8009db2:	4b05      	ldr	r3, [pc, #20]	@ (8009dc8 <__i2b+0x24>)
 8009db4:	4805      	ldr	r0, [pc, #20]	@ (8009dcc <__i2b+0x28>)
 8009db6:	f240 1145 	movw	r1, #325	@ 0x145
 8009dba:	f001 fe09 	bl	800b9d0 <__assert_func>
 8009dbe:	2301      	movs	r3, #1
 8009dc0:	6144      	str	r4, [r0, #20]
 8009dc2:	6103      	str	r3, [r0, #16]
 8009dc4:	bd10      	pop	{r4, pc}
 8009dc6:	bf00      	nop
 8009dc8:	0800db25 	.word	0x0800db25
 8009dcc:	0800db36 	.word	0x0800db36

08009dd0 <__multiply>:
 8009dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dd4:	4614      	mov	r4, r2
 8009dd6:	690a      	ldr	r2, [r1, #16]
 8009dd8:	6923      	ldr	r3, [r4, #16]
 8009dda:	429a      	cmp	r2, r3
 8009ddc:	bfa8      	it	ge
 8009dde:	4623      	movge	r3, r4
 8009de0:	460f      	mov	r7, r1
 8009de2:	bfa4      	itt	ge
 8009de4:	460c      	movge	r4, r1
 8009de6:	461f      	movge	r7, r3
 8009de8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009dec:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009df0:	68a3      	ldr	r3, [r4, #8]
 8009df2:	6861      	ldr	r1, [r4, #4]
 8009df4:	eb0a 0609 	add.w	r6, sl, r9
 8009df8:	42b3      	cmp	r3, r6
 8009dfa:	b085      	sub	sp, #20
 8009dfc:	bfb8      	it	lt
 8009dfe:	3101      	addlt	r1, #1
 8009e00:	f7ff fe92 	bl	8009b28 <_Balloc>
 8009e04:	b930      	cbnz	r0, 8009e14 <__multiply+0x44>
 8009e06:	4602      	mov	r2, r0
 8009e08:	4b44      	ldr	r3, [pc, #272]	@ (8009f1c <__multiply+0x14c>)
 8009e0a:	4845      	ldr	r0, [pc, #276]	@ (8009f20 <__multiply+0x150>)
 8009e0c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009e10:	f001 fdde 	bl	800b9d0 <__assert_func>
 8009e14:	f100 0514 	add.w	r5, r0, #20
 8009e18:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009e1c:	462b      	mov	r3, r5
 8009e1e:	2200      	movs	r2, #0
 8009e20:	4543      	cmp	r3, r8
 8009e22:	d321      	bcc.n	8009e68 <__multiply+0x98>
 8009e24:	f107 0114 	add.w	r1, r7, #20
 8009e28:	f104 0214 	add.w	r2, r4, #20
 8009e2c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009e30:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009e34:	9302      	str	r3, [sp, #8]
 8009e36:	1b13      	subs	r3, r2, r4
 8009e38:	3b15      	subs	r3, #21
 8009e3a:	f023 0303 	bic.w	r3, r3, #3
 8009e3e:	3304      	adds	r3, #4
 8009e40:	f104 0715 	add.w	r7, r4, #21
 8009e44:	42ba      	cmp	r2, r7
 8009e46:	bf38      	it	cc
 8009e48:	2304      	movcc	r3, #4
 8009e4a:	9301      	str	r3, [sp, #4]
 8009e4c:	9b02      	ldr	r3, [sp, #8]
 8009e4e:	9103      	str	r1, [sp, #12]
 8009e50:	428b      	cmp	r3, r1
 8009e52:	d80c      	bhi.n	8009e6e <__multiply+0x9e>
 8009e54:	2e00      	cmp	r6, #0
 8009e56:	dd03      	ble.n	8009e60 <__multiply+0x90>
 8009e58:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d05b      	beq.n	8009f18 <__multiply+0x148>
 8009e60:	6106      	str	r6, [r0, #16]
 8009e62:	b005      	add	sp, #20
 8009e64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e68:	f843 2b04 	str.w	r2, [r3], #4
 8009e6c:	e7d8      	b.n	8009e20 <__multiply+0x50>
 8009e6e:	f8b1 a000 	ldrh.w	sl, [r1]
 8009e72:	f1ba 0f00 	cmp.w	sl, #0
 8009e76:	d024      	beq.n	8009ec2 <__multiply+0xf2>
 8009e78:	f104 0e14 	add.w	lr, r4, #20
 8009e7c:	46a9      	mov	r9, r5
 8009e7e:	f04f 0c00 	mov.w	ip, #0
 8009e82:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009e86:	f8d9 3000 	ldr.w	r3, [r9]
 8009e8a:	fa1f fb87 	uxth.w	fp, r7
 8009e8e:	b29b      	uxth	r3, r3
 8009e90:	fb0a 330b 	mla	r3, sl, fp, r3
 8009e94:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8009e98:	f8d9 7000 	ldr.w	r7, [r9]
 8009e9c:	4463      	add	r3, ip
 8009e9e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009ea2:	fb0a c70b 	mla	r7, sl, fp, ip
 8009ea6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8009eaa:	b29b      	uxth	r3, r3
 8009eac:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009eb0:	4572      	cmp	r2, lr
 8009eb2:	f849 3b04 	str.w	r3, [r9], #4
 8009eb6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009eba:	d8e2      	bhi.n	8009e82 <__multiply+0xb2>
 8009ebc:	9b01      	ldr	r3, [sp, #4]
 8009ebe:	f845 c003 	str.w	ip, [r5, r3]
 8009ec2:	9b03      	ldr	r3, [sp, #12]
 8009ec4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009ec8:	3104      	adds	r1, #4
 8009eca:	f1b9 0f00 	cmp.w	r9, #0
 8009ece:	d021      	beq.n	8009f14 <__multiply+0x144>
 8009ed0:	682b      	ldr	r3, [r5, #0]
 8009ed2:	f104 0c14 	add.w	ip, r4, #20
 8009ed6:	46ae      	mov	lr, r5
 8009ed8:	f04f 0a00 	mov.w	sl, #0
 8009edc:	f8bc b000 	ldrh.w	fp, [ip]
 8009ee0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009ee4:	fb09 770b 	mla	r7, r9, fp, r7
 8009ee8:	4457      	add	r7, sl
 8009eea:	b29b      	uxth	r3, r3
 8009eec:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009ef0:	f84e 3b04 	str.w	r3, [lr], #4
 8009ef4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009ef8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009efc:	f8be 3000 	ldrh.w	r3, [lr]
 8009f00:	fb09 330a 	mla	r3, r9, sl, r3
 8009f04:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009f08:	4562      	cmp	r2, ip
 8009f0a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009f0e:	d8e5      	bhi.n	8009edc <__multiply+0x10c>
 8009f10:	9f01      	ldr	r7, [sp, #4]
 8009f12:	51eb      	str	r3, [r5, r7]
 8009f14:	3504      	adds	r5, #4
 8009f16:	e799      	b.n	8009e4c <__multiply+0x7c>
 8009f18:	3e01      	subs	r6, #1
 8009f1a:	e79b      	b.n	8009e54 <__multiply+0x84>
 8009f1c:	0800db25 	.word	0x0800db25
 8009f20:	0800db36 	.word	0x0800db36

08009f24 <__pow5mult>:
 8009f24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f28:	4615      	mov	r5, r2
 8009f2a:	f012 0203 	ands.w	r2, r2, #3
 8009f2e:	4607      	mov	r7, r0
 8009f30:	460e      	mov	r6, r1
 8009f32:	d007      	beq.n	8009f44 <__pow5mult+0x20>
 8009f34:	4c25      	ldr	r4, [pc, #148]	@ (8009fcc <__pow5mult+0xa8>)
 8009f36:	3a01      	subs	r2, #1
 8009f38:	2300      	movs	r3, #0
 8009f3a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009f3e:	f7ff fe55 	bl	8009bec <__multadd>
 8009f42:	4606      	mov	r6, r0
 8009f44:	10ad      	asrs	r5, r5, #2
 8009f46:	d03d      	beq.n	8009fc4 <__pow5mult+0xa0>
 8009f48:	69fc      	ldr	r4, [r7, #28]
 8009f4a:	b97c      	cbnz	r4, 8009f6c <__pow5mult+0x48>
 8009f4c:	2010      	movs	r0, #16
 8009f4e:	f7ff fd35 	bl	80099bc <malloc>
 8009f52:	4602      	mov	r2, r0
 8009f54:	61f8      	str	r0, [r7, #28]
 8009f56:	b928      	cbnz	r0, 8009f64 <__pow5mult+0x40>
 8009f58:	4b1d      	ldr	r3, [pc, #116]	@ (8009fd0 <__pow5mult+0xac>)
 8009f5a:	481e      	ldr	r0, [pc, #120]	@ (8009fd4 <__pow5mult+0xb0>)
 8009f5c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009f60:	f001 fd36 	bl	800b9d0 <__assert_func>
 8009f64:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009f68:	6004      	str	r4, [r0, #0]
 8009f6a:	60c4      	str	r4, [r0, #12]
 8009f6c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009f70:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009f74:	b94c      	cbnz	r4, 8009f8a <__pow5mult+0x66>
 8009f76:	f240 2171 	movw	r1, #625	@ 0x271
 8009f7a:	4638      	mov	r0, r7
 8009f7c:	f7ff ff12 	bl	8009da4 <__i2b>
 8009f80:	2300      	movs	r3, #0
 8009f82:	f8c8 0008 	str.w	r0, [r8, #8]
 8009f86:	4604      	mov	r4, r0
 8009f88:	6003      	str	r3, [r0, #0]
 8009f8a:	f04f 0900 	mov.w	r9, #0
 8009f8e:	07eb      	lsls	r3, r5, #31
 8009f90:	d50a      	bpl.n	8009fa8 <__pow5mult+0x84>
 8009f92:	4631      	mov	r1, r6
 8009f94:	4622      	mov	r2, r4
 8009f96:	4638      	mov	r0, r7
 8009f98:	f7ff ff1a 	bl	8009dd0 <__multiply>
 8009f9c:	4631      	mov	r1, r6
 8009f9e:	4680      	mov	r8, r0
 8009fa0:	4638      	mov	r0, r7
 8009fa2:	f7ff fe01 	bl	8009ba8 <_Bfree>
 8009fa6:	4646      	mov	r6, r8
 8009fa8:	106d      	asrs	r5, r5, #1
 8009faa:	d00b      	beq.n	8009fc4 <__pow5mult+0xa0>
 8009fac:	6820      	ldr	r0, [r4, #0]
 8009fae:	b938      	cbnz	r0, 8009fc0 <__pow5mult+0x9c>
 8009fb0:	4622      	mov	r2, r4
 8009fb2:	4621      	mov	r1, r4
 8009fb4:	4638      	mov	r0, r7
 8009fb6:	f7ff ff0b 	bl	8009dd0 <__multiply>
 8009fba:	6020      	str	r0, [r4, #0]
 8009fbc:	f8c0 9000 	str.w	r9, [r0]
 8009fc0:	4604      	mov	r4, r0
 8009fc2:	e7e4      	b.n	8009f8e <__pow5mult+0x6a>
 8009fc4:	4630      	mov	r0, r6
 8009fc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009fca:	bf00      	nop
 8009fcc:	0800db90 	.word	0x0800db90
 8009fd0:	0800dab6 	.word	0x0800dab6
 8009fd4:	0800db36 	.word	0x0800db36

08009fd8 <__lshift>:
 8009fd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fdc:	460c      	mov	r4, r1
 8009fde:	6849      	ldr	r1, [r1, #4]
 8009fe0:	6923      	ldr	r3, [r4, #16]
 8009fe2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009fe6:	68a3      	ldr	r3, [r4, #8]
 8009fe8:	4607      	mov	r7, r0
 8009fea:	4691      	mov	r9, r2
 8009fec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009ff0:	f108 0601 	add.w	r6, r8, #1
 8009ff4:	42b3      	cmp	r3, r6
 8009ff6:	db0b      	blt.n	800a010 <__lshift+0x38>
 8009ff8:	4638      	mov	r0, r7
 8009ffa:	f7ff fd95 	bl	8009b28 <_Balloc>
 8009ffe:	4605      	mov	r5, r0
 800a000:	b948      	cbnz	r0, 800a016 <__lshift+0x3e>
 800a002:	4602      	mov	r2, r0
 800a004:	4b28      	ldr	r3, [pc, #160]	@ (800a0a8 <__lshift+0xd0>)
 800a006:	4829      	ldr	r0, [pc, #164]	@ (800a0ac <__lshift+0xd4>)
 800a008:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a00c:	f001 fce0 	bl	800b9d0 <__assert_func>
 800a010:	3101      	adds	r1, #1
 800a012:	005b      	lsls	r3, r3, #1
 800a014:	e7ee      	b.n	8009ff4 <__lshift+0x1c>
 800a016:	2300      	movs	r3, #0
 800a018:	f100 0114 	add.w	r1, r0, #20
 800a01c:	f100 0210 	add.w	r2, r0, #16
 800a020:	4618      	mov	r0, r3
 800a022:	4553      	cmp	r3, sl
 800a024:	db33      	blt.n	800a08e <__lshift+0xb6>
 800a026:	6920      	ldr	r0, [r4, #16]
 800a028:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a02c:	f104 0314 	add.w	r3, r4, #20
 800a030:	f019 091f 	ands.w	r9, r9, #31
 800a034:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a038:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a03c:	d02b      	beq.n	800a096 <__lshift+0xbe>
 800a03e:	f1c9 0e20 	rsb	lr, r9, #32
 800a042:	468a      	mov	sl, r1
 800a044:	2200      	movs	r2, #0
 800a046:	6818      	ldr	r0, [r3, #0]
 800a048:	fa00 f009 	lsl.w	r0, r0, r9
 800a04c:	4310      	orrs	r0, r2
 800a04e:	f84a 0b04 	str.w	r0, [sl], #4
 800a052:	f853 2b04 	ldr.w	r2, [r3], #4
 800a056:	459c      	cmp	ip, r3
 800a058:	fa22 f20e 	lsr.w	r2, r2, lr
 800a05c:	d8f3      	bhi.n	800a046 <__lshift+0x6e>
 800a05e:	ebac 0304 	sub.w	r3, ip, r4
 800a062:	3b15      	subs	r3, #21
 800a064:	f023 0303 	bic.w	r3, r3, #3
 800a068:	3304      	adds	r3, #4
 800a06a:	f104 0015 	add.w	r0, r4, #21
 800a06e:	4584      	cmp	ip, r0
 800a070:	bf38      	it	cc
 800a072:	2304      	movcc	r3, #4
 800a074:	50ca      	str	r2, [r1, r3]
 800a076:	b10a      	cbz	r2, 800a07c <__lshift+0xa4>
 800a078:	f108 0602 	add.w	r6, r8, #2
 800a07c:	3e01      	subs	r6, #1
 800a07e:	4638      	mov	r0, r7
 800a080:	612e      	str	r6, [r5, #16]
 800a082:	4621      	mov	r1, r4
 800a084:	f7ff fd90 	bl	8009ba8 <_Bfree>
 800a088:	4628      	mov	r0, r5
 800a08a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a08e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a092:	3301      	adds	r3, #1
 800a094:	e7c5      	b.n	800a022 <__lshift+0x4a>
 800a096:	3904      	subs	r1, #4
 800a098:	f853 2b04 	ldr.w	r2, [r3], #4
 800a09c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a0a0:	459c      	cmp	ip, r3
 800a0a2:	d8f9      	bhi.n	800a098 <__lshift+0xc0>
 800a0a4:	e7ea      	b.n	800a07c <__lshift+0xa4>
 800a0a6:	bf00      	nop
 800a0a8:	0800db25 	.word	0x0800db25
 800a0ac:	0800db36 	.word	0x0800db36

0800a0b0 <__mcmp>:
 800a0b0:	690a      	ldr	r2, [r1, #16]
 800a0b2:	4603      	mov	r3, r0
 800a0b4:	6900      	ldr	r0, [r0, #16]
 800a0b6:	1a80      	subs	r0, r0, r2
 800a0b8:	b530      	push	{r4, r5, lr}
 800a0ba:	d10e      	bne.n	800a0da <__mcmp+0x2a>
 800a0bc:	3314      	adds	r3, #20
 800a0be:	3114      	adds	r1, #20
 800a0c0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a0c4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a0c8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a0cc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a0d0:	4295      	cmp	r5, r2
 800a0d2:	d003      	beq.n	800a0dc <__mcmp+0x2c>
 800a0d4:	d205      	bcs.n	800a0e2 <__mcmp+0x32>
 800a0d6:	f04f 30ff 	mov.w	r0, #4294967295
 800a0da:	bd30      	pop	{r4, r5, pc}
 800a0dc:	42a3      	cmp	r3, r4
 800a0de:	d3f3      	bcc.n	800a0c8 <__mcmp+0x18>
 800a0e0:	e7fb      	b.n	800a0da <__mcmp+0x2a>
 800a0e2:	2001      	movs	r0, #1
 800a0e4:	e7f9      	b.n	800a0da <__mcmp+0x2a>
	...

0800a0e8 <__mdiff>:
 800a0e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0ec:	4689      	mov	r9, r1
 800a0ee:	4606      	mov	r6, r0
 800a0f0:	4611      	mov	r1, r2
 800a0f2:	4648      	mov	r0, r9
 800a0f4:	4614      	mov	r4, r2
 800a0f6:	f7ff ffdb 	bl	800a0b0 <__mcmp>
 800a0fa:	1e05      	subs	r5, r0, #0
 800a0fc:	d112      	bne.n	800a124 <__mdiff+0x3c>
 800a0fe:	4629      	mov	r1, r5
 800a100:	4630      	mov	r0, r6
 800a102:	f7ff fd11 	bl	8009b28 <_Balloc>
 800a106:	4602      	mov	r2, r0
 800a108:	b928      	cbnz	r0, 800a116 <__mdiff+0x2e>
 800a10a:	4b3f      	ldr	r3, [pc, #252]	@ (800a208 <__mdiff+0x120>)
 800a10c:	f240 2137 	movw	r1, #567	@ 0x237
 800a110:	483e      	ldr	r0, [pc, #248]	@ (800a20c <__mdiff+0x124>)
 800a112:	f001 fc5d 	bl	800b9d0 <__assert_func>
 800a116:	2301      	movs	r3, #1
 800a118:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a11c:	4610      	mov	r0, r2
 800a11e:	b003      	add	sp, #12
 800a120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a124:	bfbc      	itt	lt
 800a126:	464b      	movlt	r3, r9
 800a128:	46a1      	movlt	r9, r4
 800a12a:	4630      	mov	r0, r6
 800a12c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a130:	bfba      	itte	lt
 800a132:	461c      	movlt	r4, r3
 800a134:	2501      	movlt	r5, #1
 800a136:	2500      	movge	r5, #0
 800a138:	f7ff fcf6 	bl	8009b28 <_Balloc>
 800a13c:	4602      	mov	r2, r0
 800a13e:	b918      	cbnz	r0, 800a148 <__mdiff+0x60>
 800a140:	4b31      	ldr	r3, [pc, #196]	@ (800a208 <__mdiff+0x120>)
 800a142:	f240 2145 	movw	r1, #581	@ 0x245
 800a146:	e7e3      	b.n	800a110 <__mdiff+0x28>
 800a148:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a14c:	6926      	ldr	r6, [r4, #16]
 800a14e:	60c5      	str	r5, [r0, #12]
 800a150:	f109 0310 	add.w	r3, r9, #16
 800a154:	f109 0514 	add.w	r5, r9, #20
 800a158:	f104 0e14 	add.w	lr, r4, #20
 800a15c:	f100 0b14 	add.w	fp, r0, #20
 800a160:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a164:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a168:	9301      	str	r3, [sp, #4]
 800a16a:	46d9      	mov	r9, fp
 800a16c:	f04f 0c00 	mov.w	ip, #0
 800a170:	9b01      	ldr	r3, [sp, #4]
 800a172:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a176:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a17a:	9301      	str	r3, [sp, #4]
 800a17c:	fa1f f38a 	uxth.w	r3, sl
 800a180:	4619      	mov	r1, r3
 800a182:	b283      	uxth	r3, r0
 800a184:	1acb      	subs	r3, r1, r3
 800a186:	0c00      	lsrs	r0, r0, #16
 800a188:	4463      	add	r3, ip
 800a18a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a18e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a192:	b29b      	uxth	r3, r3
 800a194:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a198:	4576      	cmp	r6, lr
 800a19a:	f849 3b04 	str.w	r3, [r9], #4
 800a19e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a1a2:	d8e5      	bhi.n	800a170 <__mdiff+0x88>
 800a1a4:	1b33      	subs	r3, r6, r4
 800a1a6:	3b15      	subs	r3, #21
 800a1a8:	f023 0303 	bic.w	r3, r3, #3
 800a1ac:	3415      	adds	r4, #21
 800a1ae:	3304      	adds	r3, #4
 800a1b0:	42a6      	cmp	r6, r4
 800a1b2:	bf38      	it	cc
 800a1b4:	2304      	movcc	r3, #4
 800a1b6:	441d      	add	r5, r3
 800a1b8:	445b      	add	r3, fp
 800a1ba:	461e      	mov	r6, r3
 800a1bc:	462c      	mov	r4, r5
 800a1be:	4544      	cmp	r4, r8
 800a1c0:	d30e      	bcc.n	800a1e0 <__mdiff+0xf8>
 800a1c2:	f108 0103 	add.w	r1, r8, #3
 800a1c6:	1b49      	subs	r1, r1, r5
 800a1c8:	f021 0103 	bic.w	r1, r1, #3
 800a1cc:	3d03      	subs	r5, #3
 800a1ce:	45a8      	cmp	r8, r5
 800a1d0:	bf38      	it	cc
 800a1d2:	2100      	movcc	r1, #0
 800a1d4:	440b      	add	r3, r1
 800a1d6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a1da:	b191      	cbz	r1, 800a202 <__mdiff+0x11a>
 800a1dc:	6117      	str	r7, [r2, #16]
 800a1de:	e79d      	b.n	800a11c <__mdiff+0x34>
 800a1e0:	f854 1b04 	ldr.w	r1, [r4], #4
 800a1e4:	46e6      	mov	lr, ip
 800a1e6:	0c08      	lsrs	r0, r1, #16
 800a1e8:	fa1c fc81 	uxtah	ip, ip, r1
 800a1ec:	4471      	add	r1, lr
 800a1ee:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a1f2:	b289      	uxth	r1, r1
 800a1f4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a1f8:	f846 1b04 	str.w	r1, [r6], #4
 800a1fc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a200:	e7dd      	b.n	800a1be <__mdiff+0xd6>
 800a202:	3f01      	subs	r7, #1
 800a204:	e7e7      	b.n	800a1d6 <__mdiff+0xee>
 800a206:	bf00      	nop
 800a208:	0800db25 	.word	0x0800db25
 800a20c:	0800db36 	.word	0x0800db36

0800a210 <__ulp>:
 800a210:	b082      	sub	sp, #8
 800a212:	ed8d 0b00 	vstr	d0, [sp]
 800a216:	9a01      	ldr	r2, [sp, #4]
 800a218:	4b0f      	ldr	r3, [pc, #60]	@ (800a258 <__ulp+0x48>)
 800a21a:	4013      	ands	r3, r2
 800a21c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a220:	2b00      	cmp	r3, #0
 800a222:	dc08      	bgt.n	800a236 <__ulp+0x26>
 800a224:	425b      	negs	r3, r3
 800a226:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a22a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a22e:	da04      	bge.n	800a23a <__ulp+0x2a>
 800a230:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a234:	4113      	asrs	r3, r2
 800a236:	2200      	movs	r2, #0
 800a238:	e008      	b.n	800a24c <__ulp+0x3c>
 800a23a:	f1a2 0314 	sub.w	r3, r2, #20
 800a23e:	2b1e      	cmp	r3, #30
 800a240:	bfda      	itte	le
 800a242:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a246:	40da      	lsrle	r2, r3
 800a248:	2201      	movgt	r2, #1
 800a24a:	2300      	movs	r3, #0
 800a24c:	4619      	mov	r1, r3
 800a24e:	4610      	mov	r0, r2
 800a250:	ec41 0b10 	vmov	d0, r0, r1
 800a254:	b002      	add	sp, #8
 800a256:	4770      	bx	lr
 800a258:	7ff00000 	.word	0x7ff00000

0800a25c <__b2d>:
 800a25c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a260:	6906      	ldr	r6, [r0, #16]
 800a262:	f100 0814 	add.w	r8, r0, #20
 800a266:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a26a:	1f37      	subs	r7, r6, #4
 800a26c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a270:	4610      	mov	r0, r2
 800a272:	f7ff fd4b 	bl	8009d0c <__hi0bits>
 800a276:	f1c0 0320 	rsb	r3, r0, #32
 800a27a:	280a      	cmp	r0, #10
 800a27c:	600b      	str	r3, [r1, #0]
 800a27e:	491b      	ldr	r1, [pc, #108]	@ (800a2ec <__b2d+0x90>)
 800a280:	dc15      	bgt.n	800a2ae <__b2d+0x52>
 800a282:	f1c0 0c0b 	rsb	ip, r0, #11
 800a286:	fa22 f30c 	lsr.w	r3, r2, ip
 800a28a:	45b8      	cmp	r8, r7
 800a28c:	ea43 0501 	orr.w	r5, r3, r1
 800a290:	bf34      	ite	cc
 800a292:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a296:	2300      	movcs	r3, #0
 800a298:	3015      	adds	r0, #21
 800a29a:	fa02 f000 	lsl.w	r0, r2, r0
 800a29e:	fa23 f30c 	lsr.w	r3, r3, ip
 800a2a2:	4303      	orrs	r3, r0
 800a2a4:	461c      	mov	r4, r3
 800a2a6:	ec45 4b10 	vmov	d0, r4, r5
 800a2aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2ae:	45b8      	cmp	r8, r7
 800a2b0:	bf3a      	itte	cc
 800a2b2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a2b6:	f1a6 0708 	subcc.w	r7, r6, #8
 800a2ba:	2300      	movcs	r3, #0
 800a2bc:	380b      	subs	r0, #11
 800a2be:	d012      	beq.n	800a2e6 <__b2d+0x8a>
 800a2c0:	f1c0 0120 	rsb	r1, r0, #32
 800a2c4:	fa23 f401 	lsr.w	r4, r3, r1
 800a2c8:	4082      	lsls	r2, r0
 800a2ca:	4322      	orrs	r2, r4
 800a2cc:	4547      	cmp	r7, r8
 800a2ce:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a2d2:	bf8c      	ite	hi
 800a2d4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a2d8:	2200      	movls	r2, #0
 800a2da:	4083      	lsls	r3, r0
 800a2dc:	40ca      	lsrs	r2, r1
 800a2de:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a2e2:	4313      	orrs	r3, r2
 800a2e4:	e7de      	b.n	800a2a4 <__b2d+0x48>
 800a2e6:	ea42 0501 	orr.w	r5, r2, r1
 800a2ea:	e7db      	b.n	800a2a4 <__b2d+0x48>
 800a2ec:	3ff00000 	.word	0x3ff00000

0800a2f0 <__d2b>:
 800a2f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a2f4:	460f      	mov	r7, r1
 800a2f6:	2101      	movs	r1, #1
 800a2f8:	ec59 8b10 	vmov	r8, r9, d0
 800a2fc:	4616      	mov	r6, r2
 800a2fe:	f7ff fc13 	bl	8009b28 <_Balloc>
 800a302:	4604      	mov	r4, r0
 800a304:	b930      	cbnz	r0, 800a314 <__d2b+0x24>
 800a306:	4602      	mov	r2, r0
 800a308:	4b23      	ldr	r3, [pc, #140]	@ (800a398 <__d2b+0xa8>)
 800a30a:	4824      	ldr	r0, [pc, #144]	@ (800a39c <__d2b+0xac>)
 800a30c:	f240 310f 	movw	r1, #783	@ 0x30f
 800a310:	f001 fb5e 	bl	800b9d0 <__assert_func>
 800a314:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a318:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a31c:	b10d      	cbz	r5, 800a322 <__d2b+0x32>
 800a31e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a322:	9301      	str	r3, [sp, #4]
 800a324:	f1b8 0300 	subs.w	r3, r8, #0
 800a328:	d023      	beq.n	800a372 <__d2b+0x82>
 800a32a:	4668      	mov	r0, sp
 800a32c:	9300      	str	r3, [sp, #0]
 800a32e:	f7ff fd0c 	bl	8009d4a <__lo0bits>
 800a332:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a336:	b1d0      	cbz	r0, 800a36e <__d2b+0x7e>
 800a338:	f1c0 0320 	rsb	r3, r0, #32
 800a33c:	fa02 f303 	lsl.w	r3, r2, r3
 800a340:	430b      	orrs	r3, r1
 800a342:	40c2      	lsrs	r2, r0
 800a344:	6163      	str	r3, [r4, #20]
 800a346:	9201      	str	r2, [sp, #4]
 800a348:	9b01      	ldr	r3, [sp, #4]
 800a34a:	61a3      	str	r3, [r4, #24]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	bf0c      	ite	eq
 800a350:	2201      	moveq	r2, #1
 800a352:	2202      	movne	r2, #2
 800a354:	6122      	str	r2, [r4, #16]
 800a356:	b1a5      	cbz	r5, 800a382 <__d2b+0x92>
 800a358:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a35c:	4405      	add	r5, r0
 800a35e:	603d      	str	r5, [r7, #0]
 800a360:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a364:	6030      	str	r0, [r6, #0]
 800a366:	4620      	mov	r0, r4
 800a368:	b003      	add	sp, #12
 800a36a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a36e:	6161      	str	r1, [r4, #20]
 800a370:	e7ea      	b.n	800a348 <__d2b+0x58>
 800a372:	a801      	add	r0, sp, #4
 800a374:	f7ff fce9 	bl	8009d4a <__lo0bits>
 800a378:	9b01      	ldr	r3, [sp, #4]
 800a37a:	6163      	str	r3, [r4, #20]
 800a37c:	3020      	adds	r0, #32
 800a37e:	2201      	movs	r2, #1
 800a380:	e7e8      	b.n	800a354 <__d2b+0x64>
 800a382:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a386:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a38a:	6038      	str	r0, [r7, #0]
 800a38c:	6918      	ldr	r0, [r3, #16]
 800a38e:	f7ff fcbd 	bl	8009d0c <__hi0bits>
 800a392:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a396:	e7e5      	b.n	800a364 <__d2b+0x74>
 800a398:	0800db25 	.word	0x0800db25
 800a39c:	0800db36 	.word	0x0800db36

0800a3a0 <__ratio>:
 800a3a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3a4:	b085      	sub	sp, #20
 800a3a6:	e9cd 1000 	strd	r1, r0, [sp]
 800a3aa:	a902      	add	r1, sp, #8
 800a3ac:	f7ff ff56 	bl	800a25c <__b2d>
 800a3b0:	9800      	ldr	r0, [sp, #0]
 800a3b2:	a903      	add	r1, sp, #12
 800a3b4:	ec55 4b10 	vmov	r4, r5, d0
 800a3b8:	f7ff ff50 	bl	800a25c <__b2d>
 800a3bc:	9b01      	ldr	r3, [sp, #4]
 800a3be:	6919      	ldr	r1, [r3, #16]
 800a3c0:	9b00      	ldr	r3, [sp, #0]
 800a3c2:	691b      	ldr	r3, [r3, #16]
 800a3c4:	1ac9      	subs	r1, r1, r3
 800a3c6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a3ca:	1a9b      	subs	r3, r3, r2
 800a3cc:	ec5b ab10 	vmov	sl, fp, d0
 800a3d0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	bfce      	itee	gt
 800a3d8:	462a      	movgt	r2, r5
 800a3da:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a3de:	465a      	movle	r2, fp
 800a3e0:	462f      	mov	r7, r5
 800a3e2:	46d9      	mov	r9, fp
 800a3e4:	bfcc      	ite	gt
 800a3e6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a3ea:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a3ee:	464b      	mov	r3, r9
 800a3f0:	4652      	mov	r2, sl
 800a3f2:	4620      	mov	r0, r4
 800a3f4:	4639      	mov	r1, r7
 800a3f6:	f7f6 fa49 	bl	800088c <__aeabi_ddiv>
 800a3fa:	ec41 0b10 	vmov	d0, r0, r1
 800a3fe:	b005      	add	sp, #20
 800a400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a404 <__copybits>:
 800a404:	3901      	subs	r1, #1
 800a406:	b570      	push	{r4, r5, r6, lr}
 800a408:	1149      	asrs	r1, r1, #5
 800a40a:	6914      	ldr	r4, [r2, #16]
 800a40c:	3101      	adds	r1, #1
 800a40e:	f102 0314 	add.w	r3, r2, #20
 800a412:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a416:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a41a:	1f05      	subs	r5, r0, #4
 800a41c:	42a3      	cmp	r3, r4
 800a41e:	d30c      	bcc.n	800a43a <__copybits+0x36>
 800a420:	1aa3      	subs	r3, r4, r2
 800a422:	3b11      	subs	r3, #17
 800a424:	f023 0303 	bic.w	r3, r3, #3
 800a428:	3211      	adds	r2, #17
 800a42a:	42a2      	cmp	r2, r4
 800a42c:	bf88      	it	hi
 800a42e:	2300      	movhi	r3, #0
 800a430:	4418      	add	r0, r3
 800a432:	2300      	movs	r3, #0
 800a434:	4288      	cmp	r0, r1
 800a436:	d305      	bcc.n	800a444 <__copybits+0x40>
 800a438:	bd70      	pop	{r4, r5, r6, pc}
 800a43a:	f853 6b04 	ldr.w	r6, [r3], #4
 800a43e:	f845 6f04 	str.w	r6, [r5, #4]!
 800a442:	e7eb      	b.n	800a41c <__copybits+0x18>
 800a444:	f840 3b04 	str.w	r3, [r0], #4
 800a448:	e7f4      	b.n	800a434 <__copybits+0x30>

0800a44a <__any_on>:
 800a44a:	f100 0214 	add.w	r2, r0, #20
 800a44e:	6900      	ldr	r0, [r0, #16]
 800a450:	114b      	asrs	r3, r1, #5
 800a452:	4298      	cmp	r0, r3
 800a454:	b510      	push	{r4, lr}
 800a456:	db11      	blt.n	800a47c <__any_on+0x32>
 800a458:	dd0a      	ble.n	800a470 <__any_on+0x26>
 800a45a:	f011 011f 	ands.w	r1, r1, #31
 800a45e:	d007      	beq.n	800a470 <__any_on+0x26>
 800a460:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a464:	fa24 f001 	lsr.w	r0, r4, r1
 800a468:	fa00 f101 	lsl.w	r1, r0, r1
 800a46c:	428c      	cmp	r4, r1
 800a46e:	d10b      	bne.n	800a488 <__any_on+0x3e>
 800a470:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a474:	4293      	cmp	r3, r2
 800a476:	d803      	bhi.n	800a480 <__any_on+0x36>
 800a478:	2000      	movs	r0, #0
 800a47a:	bd10      	pop	{r4, pc}
 800a47c:	4603      	mov	r3, r0
 800a47e:	e7f7      	b.n	800a470 <__any_on+0x26>
 800a480:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a484:	2900      	cmp	r1, #0
 800a486:	d0f5      	beq.n	800a474 <__any_on+0x2a>
 800a488:	2001      	movs	r0, #1
 800a48a:	e7f6      	b.n	800a47a <__any_on+0x30>

0800a48c <sulp>:
 800a48c:	b570      	push	{r4, r5, r6, lr}
 800a48e:	4604      	mov	r4, r0
 800a490:	460d      	mov	r5, r1
 800a492:	ec45 4b10 	vmov	d0, r4, r5
 800a496:	4616      	mov	r6, r2
 800a498:	f7ff feba 	bl	800a210 <__ulp>
 800a49c:	ec51 0b10 	vmov	r0, r1, d0
 800a4a0:	b17e      	cbz	r6, 800a4c2 <sulp+0x36>
 800a4a2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a4a6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	dd09      	ble.n	800a4c2 <sulp+0x36>
 800a4ae:	051b      	lsls	r3, r3, #20
 800a4b0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800a4b4:	2400      	movs	r4, #0
 800a4b6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800a4ba:	4622      	mov	r2, r4
 800a4bc:	462b      	mov	r3, r5
 800a4be:	f7f6 f8bb 	bl	8000638 <__aeabi_dmul>
 800a4c2:	ec41 0b10 	vmov	d0, r0, r1
 800a4c6:	bd70      	pop	{r4, r5, r6, pc}

0800a4c8 <_strtod_l>:
 800a4c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4cc:	b09f      	sub	sp, #124	@ 0x7c
 800a4ce:	460c      	mov	r4, r1
 800a4d0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	921a      	str	r2, [sp, #104]	@ 0x68
 800a4d6:	9005      	str	r0, [sp, #20]
 800a4d8:	f04f 0a00 	mov.w	sl, #0
 800a4dc:	f04f 0b00 	mov.w	fp, #0
 800a4e0:	460a      	mov	r2, r1
 800a4e2:	9219      	str	r2, [sp, #100]	@ 0x64
 800a4e4:	7811      	ldrb	r1, [r2, #0]
 800a4e6:	292b      	cmp	r1, #43	@ 0x2b
 800a4e8:	d04a      	beq.n	800a580 <_strtod_l+0xb8>
 800a4ea:	d838      	bhi.n	800a55e <_strtod_l+0x96>
 800a4ec:	290d      	cmp	r1, #13
 800a4ee:	d832      	bhi.n	800a556 <_strtod_l+0x8e>
 800a4f0:	2908      	cmp	r1, #8
 800a4f2:	d832      	bhi.n	800a55a <_strtod_l+0x92>
 800a4f4:	2900      	cmp	r1, #0
 800a4f6:	d03b      	beq.n	800a570 <_strtod_l+0xa8>
 800a4f8:	2200      	movs	r2, #0
 800a4fa:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a4fc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a4fe:	782a      	ldrb	r2, [r5, #0]
 800a500:	2a30      	cmp	r2, #48	@ 0x30
 800a502:	f040 80b3 	bne.w	800a66c <_strtod_l+0x1a4>
 800a506:	786a      	ldrb	r2, [r5, #1]
 800a508:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a50c:	2a58      	cmp	r2, #88	@ 0x58
 800a50e:	d16e      	bne.n	800a5ee <_strtod_l+0x126>
 800a510:	9302      	str	r3, [sp, #8]
 800a512:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a514:	9301      	str	r3, [sp, #4]
 800a516:	ab1a      	add	r3, sp, #104	@ 0x68
 800a518:	9300      	str	r3, [sp, #0]
 800a51a:	4a8e      	ldr	r2, [pc, #568]	@ (800a754 <_strtod_l+0x28c>)
 800a51c:	9805      	ldr	r0, [sp, #20]
 800a51e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a520:	a919      	add	r1, sp, #100	@ 0x64
 800a522:	f001 faef 	bl	800bb04 <__gethex>
 800a526:	f010 060f 	ands.w	r6, r0, #15
 800a52a:	4604      	mov	r4, r0
 800a52c:	d005      	beq.n	800a53a <_strtod_l+0x72>
 800a52e:	2e06      	cmp	r6, #6
 800a530:	d128      	bne.n	800a584 <_strtod_l+0xbc>
 800a532:	3501      	adds	r5, #1
 800a534:	2300      	movs	r3, #0
 800a536:	9519      	str	r5, [sp, #100]	@ 0x64
 800a538:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a53a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	f040 858e 	bne.w	800b05e <_strtod_l+0xb96>
 800a542:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a544:	b1cb      	cbz	r3, 800a57a <_strtod_l+0xb2>
 800a546:	4652      	mov	r2, sl
 800a548:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800a54c:	ec43 2b10 	vmov	d0, r2, r3
 800a550:	b01f      	add	sp, #124	@ 0x7c
 800a552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a556:	2920      	cmp	r1, #32
 800a558:	d1ce      	bne.n	800a4f8 <_strtod_l+0x30>
 800a55a:	3201      	adds	r2, #1
 800a55c:	e7c1      	b.n	800a4e2 <_strtod_l+0x1a>
 800a55e:	292d      	cmp	r1, #45	@ 0x2d
 800a560:	d1ca      	bne.n	800a4f8 <_strtod_l+0x30>
 800a562:	2101      	movs	r1, #1
 800a564:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a566:	1c51      	adds	r1, r2, #1
 800a568:	9119      	str	r1, [sp, #100]	@ 0x64
 800a56a:	7852      	ldrb	r2, [r2, #1]
 800a56c:	2a00      	cmp	r2, #0
 800a56e:	d1c5      	bne.n	800a4fc <_strtod_l+0x34>
 800a570:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a572:	9419      	str	r4, [sp, #100]	@ 0x64
 800a574:	2b00      	cmp	r3, #0
 800a576:	f040 8570 	bne.w	800b05a <_strtod_l+0xb92>
 800a57a:	4652      	mov	r2, sl
 800a57c:	465b      	mov	r3, fp
 800a57e:	e7e5      	b.n	800a54c <_strtod_l+0x84>
 800a580:	2100      	movs	r1, #0
 800a582:	e7ef      	b.n	800a564 <_strtod_l+0x9c>
 800a584:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a586:	b13a      	cbz	r2, 800a598 <_strtod_l+0xd0>
 800a588:	2135      	movs	r1, #53	@ 0x35
 800a58a:	a81c      	add	r0, sp, #112	@ 0x70
 800a58c:	f7ff ff3a 	bl	800a404 <__copybits>
 800a590:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a592:	9805      	ldr	r0, [sp, #20]
 800a594:	f7ff fb08 	bl	8009ba8 <_Bfree>
 800a598:	3e01      	subs	r6, #1
 800a59a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a59c:	2e04      	cmp	r6, #4
 800a59e:	d806      	bhi.n	800a5ae <_strtod_l+0xe6>
 800a5a0:	e8df f006 	tbb	[pc, r6]
 800a5a4:	201d0314 	.word	0x201d0314
 800a5a8:	14          	.byte	0x14
 800a5a9:	00          	.byte	0x00
 800a5aa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a5ae:	05e1      	lsls	r1, r4, #23
 800a5b0:	bf48      	it	mi
 800a5b2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a5b6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a5ba:	0d1b      	lsrs	r3, r3, #20
 800a5bc:	051b      	lsls	r3, r3, #20
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d1bb      	bne.n	800a53a <_strtod_l+0x72>
 800a5c2:	f7fe fb2f 	bl	8008c24 <__errno>
 800a5c6:	2322      	movs	r3, #34	@ 0x22
 800a5c8:	6003      	str	r3, [r0, #0]
 800a5ca:	e7b6      	b.n	800a53a <_strtod_l+0x72>
 800a5cc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a5d0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a5d4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a5d8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a5dc:	e7e7      	b.n	800a5ae <_strtod_l+0xe6>
 800a5de:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800a75c <_strtod_l+0x294>
 800a5e2:	e7e4      	b.n	800a5ae <_strtod_l+0xe6>
 800a5e4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a5e8:	f04f 3aff 	mov.w	sl, #4294967295
 800a5ec:	e7df      	b.n	800a5ae <_strtod_l+0xe6>
 800a5ee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a5f0:	1c5a      	adds	r2, r3, #1
 800a5f2:	9219      	str	r2, [sp, #100]	@ 0x64
 800a5f4:	785b      	ldrb	r3, [r3, #1]
 800a5f6:	2b30      	cmp	r3, #48	@ 0x30
 800a5f8:	d0f9      	beq.n	800a5ee <_strtod_l+0x126>
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d09d      	beq.n	800a53a <_strtod_l+0x72>
 800a5fe:	2301      	movs	r3, #1
 800a600:	9309      	str	r3, [sp, #36]	@ 0x24
 800a602:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a604:	930c      	str	r3, [sp, #48]	@ 0x30
 800a606:	2300      	movs	r3, #0
 800a608:	9308      	str	r3, [sp, #32]
 800a60a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a60c:	461f      	mov	r7, r3
 800a60e:	220a      	movs	r2, #10
 800a610:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a612:	7805      	ldrb	r5, [r0, #0]
 800a614:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800a618:	b2d9      	uxtb	r1, r3
 800a61a:	2909      	cmp	r1, #9
 800a61c:	d928      	bls.n	800a670 <_strtod_l+0x1a8>
 800a61e:	494e      	ldr	r1, [pc, #312]	@ (800a758 <_strtod_l+0x290>)
 800a620:	2201      	movs	r2, #1
 800a622:	f001 f979 	bl	800b918 <strncmp>
 800a626:	2800      	cmp	r0, #0
 800a628:	d032      	beq.n	800a690 <_strtod_l+0x1c8>
 800a62a:	2000      	movs	r0, #0
 800a62c:	462a      	mov	r2, r5
 800a62e:	4681      	mov	r9, r0
 800a630:	463d      	mov	r5, r7
 800a632:	4603      	mov	r3, r0
 800a634:	2a65      	cmp	r2, #101	@ 0x65
 800a636:	d001      	beq.n	800a63c <_strtod_l+0x174>
 800a638:	2a45      	cmp	r2, #69	@ 0x45
 800a63a:	d114      	bne.n	800a666 <_strtod_l+0x19e>
 800a63c:	b91d      	cbnz	r5, 800a646 <_strtod_l+0x17e>
 800a63e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a640:	4302      	orrs	r2, r0
 800a642:	d095      	beq.n	800a570 <_strtod_l+0xa8>
 800a644:	2500      	movs	r5, #0
 800a646:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800a648:	1c62      	adds	r2, r4, #1
 800a64a:	9219      	str	r2, [sp, #100]	@ 0x64
 800a64c:	7862      	ldrb	r2, [r4, #1]
 800a64e:	2a2b      	cmp	r2, #43	@ 0x2b
 800a650:	d077      	beq.n	800a742 <_strtod_l+0x27a>
 800a652:	2a2d      	cmp	r2, #45	@ 0x2d
 800a654:	d07b      	beq.n	800a74e <_strtod_l+0x286>
 800a656:	f04f 0c00 	mov.w	ip, #0
 800a65a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a65e:	2909      	cmp	r1, #9
 800a660:	f240 8082 	bls.w	800a768 <_strtod_l+0x2a0>
 800a664:	9419      	str	r4, [sp, #100]	@ 0x64
 800a666:	f04f 0800 	mov.w	r8, #0
 800a66a:	e0a2      	b.n	800a7b2 <_strtod_l+0x2ea>
 800a66c:	2300      	movs	r3, #0
 800a66e:	e7c7      	b.n	800a600 <_strtod_l+0x138>
 800a670:	2f08      	cmp	r7, #8
 800a672:	bfd5      	itete	le
 800a674:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800a676:	9908      	ldrgt	r1, [sp, #32]
 800a678:	fb02 3301 	mlale	r3, r2, r1, r3
 800a67c:	fb02 3301 	mlagt	r3, r2, r1, r3
 800a680:	f100 0001 	add.w	r0, r0, #1
 800a684:	bfd4      	ite	le
 800a686:	930a      	strle	r3, [sp, #40]	@ 0x28
 800a688:	9308      	strgt	r3, [sp, #32]
 800a68a:	3701      	adds	r7, #1
 800a68c:	9019      	str	r0, [sp, #100]	@ 0x64
 800a68e:	e7bf      	b.n	800a610 <_strtod_l+0x148>
 800a690:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a692:	1c5a      	adds	r2, r3, #1
 800a694:	9219      	str	r2, [sp, #100]	@ 0x64
 800a696:	785a      	ldrb	r2, [r3, #1]
 800a698:	b37f      	cbz	r7, 800a6fa <_strtod_l+0x232>
 800a69a:	4681      	mov	r9, r0
 800a69c:	463d      	mov	r5, r7
 800a69e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800a6a2:	2b09      	cmp	r3, #9
 800a6a4:	d912      	bls.n	800a6cc <_strtod_l+0x204>
 800a6a6:	2301      	movs	r3, #1
 800a6a8:	e7c4      	b.n	800a634 <_strtod_l+0x16c>
 800a6aa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a6ac:	1c5a      	adds	r2, r3, #1
 800a6ae:	9219      	str	r2, [sp, #100]	@ 0x64
 800a6b0:	785a      	ldrb	r2, [r3, #1]
 800a6b2:	3001      	adds	r0, #1
 800a6b4:	2a30      	cmp	r2, #48	@ 0x30
 800a6b6:	d0f8      	beq.n	800a6aa <_strtod_l+0x1e2>
 800a6b8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a6bc:	2b08      	cmp	r3, #8
 800a6be:	f200 84d3 	bhi.w	800b068 <_strtod_l+0xba0>
 800a6c2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a6c4:	930c      	str	r3, [sp, #48]	@ 0x30
 800a6c6:	4681      	mov	r9, r0
 800a6c8:	2000      	movs	r0, #0
 800a6ca:	4605      	mov	r5, r0
 800a6cc:	3a30      	subs	r2, #48	@ 0x30
 800a6ce:	f100 0301 	add.w	r3, r0, #1
 800a6d2:	d02a      	beq.n	800a72a <_strtod_l+0x262>
 800a6d4:	4499      	add	r9, r3
 800a6d6:	eb00 0c05 	add.w	ip, r0, r5
 800a6da:	462b      	mov	r3, r5
 800a6dc:	210a      	movs	r1, #10
 800a6de:	4563      	cmp	r3, ip
 800a6e0:	d10d      	bne.n	800a6fe <_strtod_l+0x236>
 800a6e2:	1c69      	adds	r1, r5, #1
 800a6e4:	4401      	add	r1, r0
 800a6e6:	4428      	add	r0, r5
 800a6e8:	2808      	cmp	r0, #8
 800a6ea:	dc16      	bgt.n	800a71a <_strtod_l+0x252>
 800a6ec:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a6ee:	230a      	movs	r3, #10
 800a6f0:	fb03 2300 	mla	r3, r3, r0, r2
 800a6f4:	930a      	str	r3, [sp, #40]	@ 0x28
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	e018      	b.n	800a72c <_strtod_l+0x264>
 800a6fa:	4638      	mov	r0, r7
 800a6fc:	e7da      	b.n	800a6b4 <_strtod_l+0x1ec>
 800a6fe:	2b08      	cmp	r3, #8
 800a700:	f103 0301 	add.w	r3, r3, #1
 800a704:	dc03      	bgt.n	800a70e <_strtod_l+0x246>
 800a706:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800a708:	434e      	muls	r6, r1
 800a70a:	960a      	str	r6, [sp, #40]	@ 0x28
 800a70c:	e7e7      	b.n	800a6de <_strtod_l+0x216>
 800a70e:	2b10      	cmp	r3, #16
 800a710:	bfde      	ittt	le
 800a712:	9e08      	ldrle	r6, [sp, #32]
 800a714:	434e      	mulle	r6, r1
 800a716:	9608      	strle	r6, [sp, #32]
 800a718:	e7e1      	b.n	800a6de <_strtod_l+0x216>
 800a71a:	280f      	cmp	r0, #15
 800a71c:	dceb      	bgt.n	800a6f6 <_strtod_l+0x22e>
 800a71e:	9808      	ldr	r0, [sp, #32]
 800a720:	230a      	movs	r3, #10
 800a722:	fb03 2300 	mla	r3, r3, r0, r2
 800a726:	9308      	str	r3, [sp, #32]
 800a728:	e7e5      	b.n	800a6f6 <_strtod_l+0x22e>
 800a72a:	4629      	mov	r1, r5
 800a72c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a72e:	1c50      	adds	r0, r2, #1
 800a730:	9019      	str	r0, [sp, #100]	@ 0x64
 800a732:	7852      	ldrb	r2, [r2, #1]
 800a734:	4618      	mov	r0, r3
 800a736:	460d      	mov	r5, r1
 800a738:	e7b1      	b.n	800a69e <_strtod_l+0x1d6>
 800a73a:	f04f 0900 	mov.w	r9, #0
 800a73e:	2301      	movs	r3, #1
 800a740:	e77d      	b.n	800a63e <_strtod_l+0x176>
 800a742:	f04f 0c00 	mov.w	ip, #0
 800a746:	1ca2      	adds	r2, r4, #2
 800a748:	9219      	str	r2, [sp, #100]	@ 0x64
 800a74a:	78a2      	ldrb	r2, [r4, #2]
 800a74c:	e785      	b.n	800a65a <_strtod_l+0x192>
 800a74e:	f04f 0c01 	mov.w	ip, #1
 800a752:	e7f8      	b.n	800a746 <_strtod_l+0x27e>
 800a754:	0800dca8 	.word	0x0800dca8
 800a758:	0800dc90 	.word	0x0800dc90
 800a75c:	7ff00000 	.word	0x7ff00000
 800a760:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a762:	1c51      	adds	r1, r2, #1
 800a764:	9119      	str	r1, [sp, #100]	@ 0x64
 800a766:	7852      	ldrb	r2, [r2, #1]
 800a768:	2a30      	cmp	r2, #48	@ 0x30
 800a76a:	d0f9      	beq.n	800a760 <_strtod_l+0x298>
 800a76c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800a770:	2908      	cmp	r1, #8
 800a772:	f63f af78 	bhi.w	800a666 <_strtod_l+0x19e>
 800a776:	3a30      	subs	r2, #48	@ 0x30
 800a778:	920e      	str	r2, [sp, #56]	@ 0x38
 800a77a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a77c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a77e:	f04f 080a 	mov.w	r8, #10
 800a782:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a784:	1c56      	adds	r6, r2, #1
 800a786:	9619      	str	r6, [sp, #100]	@ 0x64
 800a788:	7852      	ldrb	r2, [r2, #1]
 800a78a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800a78e:	f1be 0f09 	cmp.w	lr, #9
 800a792:	d939      	bls.n	800a808 <_strtod_l+0x340>
 800a794:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a796:	1a76      	subs	r6, r6, r1
 800a798:	2e08      	cmp	r6, #8
 800a79a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800a79e:	dc03      	bgt.n	800a7a8 <_strtod_l+0x2e0>
 800a7a0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a7a2:	4588      	cmp	r8, r1
 800a7a4:	bfa8      	it	ge
 800a7a6:	4688      	movge	r8, r1
 800a7a8:	f1bc 0f00 	cmp.w	ip, #0
 800a7ac:	d001      	beq.n	800a7b2 <_strtod_l+0x2ea>
 800a7ae:	f1c8 0800 	rsb	r8, r8, #0
 800a7b2:	2d00      	cmp	r5, #0
 800a7b4:	d14e      	bne.n	800a854 <_strtod_l+0x38c>
 800a7b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a7b8:	4308      	orrs	r0, r1
 800a7ba:	f47f aebe 	bne.w	800a53a <_strtod_l+0x72>
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	f47f aed6 	bne.w	800a570 <_strtod_l+0xa8>
 800a7c4:	2a69      	cmp	r2, #105	@ 0x69
 800a7c6:	d028      	beq.n	800a81a <_strtod_l+0x352>
 800a7c8:	dc25      	bgt.n	800a816 <_strtod_l+0x34e>
 800a7ca:	2a49      	cmp	r2, #73	@ 0x49
 800a7cc:	d025      	beq.n	800a81a <_strtod_l+0x352>
 800a7ce:	2a4e      	cmp	r2, #78	@ 0x4e
 800a7d0:	f47f aece 	bne.w	800a570 <_strtod_l+0xa8>
 800a7d4:	499b      	ldr	r1, [pc, #620]	@ (800aa44 <_strtod_l+0x57c>)
 800a7d6:	a819      	add	r0, sp, #100	@ 0x64
 800a7d8:	f001 fbb6 	bl	800bf48 <__match>
 800a7dc:	2800      	cmp	r0, #0
 800a7de:	f43f aec7 	beq.w	800a570 <_strtod_l+0xa8>
 800a7e2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a7e4:	781b      	ldrb	r3, [r3, #0]
 800a7e6:	2b28      	cmp	r3, #40	@ 0x28
 800a7e8:	d12e      	bne.n	800a848 <_strtod_l+0x380>
 800a7ea:	4997      	ldr	r1, [pc, #604]	@ (800aa48 <_strtod_l+0x580>)
 800a7ec:	aa1c      	add	r2, sp, #112	@ 0x70
 800a7ee:	a819      	add	r0, sp, #100	@ 0x64
 800a7f0:	f001 fbbe 	bl	800bf70 <__hexnan>
 800a7f4:	2805      	cmp	r0, #5
 800a7f6:	d127      	bne.n	800a848 <_strtod_l+0x380>
 800a7f8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a7fa:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800a7fe:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a802:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a806:	e698      	b.n	800a53a <_strtod_l+0x72>
 800a808:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a80a:	fb08 2101 	mla	r1, r8, r1, r2
 800a80e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800a812:	920e      	str	r2, [sp, #56]	@ 0x38
 800a814:	e7b5      	b.n	800a782 <_strtod_l+0x2ba>
 800a816:	2a6e      	cmp	r2, #110	@ 0x6e
 800a818:	e7da      	b.n	800a7d0 <_strtod_l+0x308>
 800a81a:	498c      	ldr	r1, [pc, #560]	@ (800aa4c <_strtod_l+0x584>)
 800a81c:	a819      	add	r0, sp, #100	@ 0x64
 800a81e:	f001 fb93 	bl	800bf48 <__match>
 800a822:	2800      	cmp	r0, #0
 800a824:	f43f aea4 	beq.w	800a570 <_strtod_l+0xa8>
 800a828:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a82a:	4989      	ldr	r1, [pc, #548]	@ (800aa50 <_strtod_l+0x588>)
 800a82c:	3b01      	subs	r3, #1
 800a82e:	a819      	add	r0, sp, #100	@ 0x64
 800a830:	9319      	str	r3, [sp, #100]	@ 0x64
 800a832:	f001 fb89 	bl	800bf48 <__match>
 800a836:	b910      	cbnz	r0, 800a83e <_strtod_l+0x376>
 800a838:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a83a:	3301      	adds	r3, #1
 800a83c:	9319      	str	r3, [sp, #100]	@ 0x64
 800a83e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800aa60 <_strtod_l+0x598>
 800a842:	f04f 0a00 	mov.w	sl, #0
 800a846:	e678      	b.n	800a53a <_strtod_l+0x72>
 800a848:	4882      	ldr	r0, [pc, #520]	@ (800aa54 <_strtod_l+0x58c>)
 800a84a:	f001 f8b9 	bl	800b9c0 <nan>
 800a84e:	ec5b ab10 	vmov	sl, fp, d0
 800a852:	e672      	b.n	800a53a <_strtod_l+0x72>
 800a854:	eba8 0309 	sub.w	r3, r8, r9
 800a858:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a85a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a85c:	2f00      	cmp	r7, #0
 800a85e:	bf08      	it	eq
 800a860:	462f      	moveq	r7, r5
 800a862:	2d10      	cmp	r5, #16
 800a864:	462c      	mov	r4, r5
 800a866:	bfa8      	it	ge
 800a868:	2410      	movge	r4, #16
 800a86a:	f7f5 fe6b 	bl	8000544 <__aeabi_ui2d>
 800a86e:	2d09      	cmp	r5, #9
 800a870:	4682      	mov	sl, r0
 800a872:	468b      	mov	fp, r1
 800a874:	dc13      	bgt.n	800a89e <_strtod_l+0x3d6>
 800a876:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a878:	2b00      	cmp	r3, #0
 800a87a:	f43f ae5e 	beq.w	800a53a <_strtod_l+0x72>
 800a87e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a880:	dd78      	ble.n	800a974 <_strtod_l+0x4ac>
 800a882:	2b16      	cmp	r3, #22
 800a884:	dc5f      	bgt.n	800a946 <_strtod_l+0x47e>
 800a886:	4974      	ldr	r1, [pc, #464]	@ (800aa58 <_strtod_l+0x590>)
 800a888:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a88c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a890:	4652      	mov	r2, sl
 800a892:	465b      	mov	r3, fp
 800a894:	f7f5 fed0 	bl	8000638 <__aeabi_dmul>
 800a898:	4682      	mov	sl, r0
 800a89a:	468b      	mov	fp, r1
 800a89c:	e64d      	b.n	800a53a <_strtod_l+0x72>
 800a89e:	4b6e      	ldr	r3, [pc, #440]	@ (800aa58 <_strtod_l+0x590>)
 800a8a0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a8a4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800a8a8:	f7f5 fec6 	bl	8000638 <__aeabi_dmul>
 800a8ac:	4682      	mov	sl, r0
 800a8ae:	9808      	ldr	r0, [sp, #32]
 800a8b0:	468b      	mov	fp, r1
 800a8b2:	f7f5 fe47 	bl	8000544 <__aeabi_ui2d>
 800a8b6:	4602      	mov	r2, r0
 800a8b8:	460b      	mov	r3, r1
 800a8ba:	4650      	mov	r0, sl
 800a8bc:	4659      	mov	r1, fp
 800a8be:	f7f5 fd05 	bl	80002cc <__adddf3>
 800a8c2:	2d0f      	cmp	r5, #15
 800a8c4:	4682      	mov	sl, r0
 800a8c6:	468b      	mov	fp, r1
 800a8c8:	ddd5      	ble.n	800a876 <_strtod_l+0x3ae>
 800a8ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8cc:	1b2c      	subs	r4, r5, r4
 800a8ce:	441c      	add	r4, r3
 800a8d0:	2c00      	cmp	r4, #0
 800a8d2:	f340 8096 	ble.w	800aa02 <_strtod_l+0x53a>
 800a8d6:	f014 030f 	ands.w	r3, r4, #15
 800a8da:	d00a      	beq.n	800a8f2 <_strtod_l+0x42a>
 800a8dc:	495e      	ldr	r1, [pc, #376]	@ (800aa58 <_strtod_l+0x590>)
 800a8de:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a8e2:	4652      	mov	r2, sl
 800a8e4:	465b      	mov	r3, fp
 800a8e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a8ea:	f7f5 fea5 	bl	8000638 <__aeabi_dmul>
 800a8ee:	4682      	mov	sl, r0
 800a8f0:	468b      	mov	fp, r1
 800a8f2:	f034 040f 	bics.w	r4, r4, #15
 800a8f6:	d073      	beq.n	800a9e0 <_strtod_l+0x518>
 800a8f8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800a8fc:	dd48      	ble.n	800a990 <_strtod_l+0x4c8>
 800a8fe:	2400      	movs	r4, #0
 800a900:	46a0      	mov	r8, r4
 800a902:	940a      	str	r4, [sp, #40]	@ 0x28
 800a904:	46a1      	mov	r9, r4
 800a906:	9a05      	ldr	r2, [sp, #20]
 800a908:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800aa60 <_strtod_l+0x598>
 800a90c:	2322      	movs	r3, #34	@ 0x22
 800a90e:	6013      	str	r3, [r2, #0]
 800a910:	f04f 0a00 	mov.w	sl, #0
 800a914:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a916:	2b00      	cmp	r3, #0
 800a918:	f43f ae0f 	beq.w	800a53a <_strtod_l+0x72>
 800a91c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a91e:	9805      	ldr	r0, [sp, #20]
 800a920:	f7ff f942 	bl	8009ba8 <_Bfree>
 800a924:	9805      	ldr	r0, [sp, #20]
 800a926:	4649      	mov	r1, r9
 800a928:	f7ff f93e 	bl	8009ba8 <_Bfree>
 800a92c:	9805      	ldr	r0, [sp, #20]
 800a92e:	4641      	mov	r1, r8
 800a930:	f7ff f93a 	bl	8009ba8 <_Bfree>
 800a934:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a936:	9805      	ldr	r0, [sp, #20]
 800a938:	f7ff f936 	bl	8009ba8 <_Bfree>
 800a93c:	9805      	ldr	r0, [sp, #20]
 800a93e:	4621      	mov	r1, r4
 800a940:	f7ff f932 	bl	8009ba8 <_Bfree>
 800a944:	e5f9      	b.n	800a53a <_strtod_l+0x72>
 800a946:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a948:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800a94c:	4293      	cmp	r3, r2
 800a94e:	dbbc      	blt.n	800a8ca <_strtod_l+0x402>
 800a950:	4c41      	ldr	r4, [pc, #260]	@ (800aa58 <_strtod_l+0x590>)
 800a952:	f1c5 050f 	rsb	r5, r5, #15
 800a956:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a95a:	4652      	mov	r2, sl
 800a95c:	465b      	mov	r3, fp
 800a95e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a962:	f7f5 fe69 	bl	8000638 <__aeabi_dmul>
 800a966:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a968:	1b5d      	subs	r5, r3, r5
 800a96a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a96e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a972:	e78f      	b.n	800a894 <_strtod_l+0x3cc>
 800a974:	3316      	adds	r3, #22
 800a976:	dba8      	blt.n	800a8ca <_strtod_l+0x402>
 800a978:	4b37      	ldr	r3, [pc, #220]	@ (800aa58 <_strtod_l+0x590>)
 800a97a:	eba9 0808 	sub.w	r8, r9, r8
 800a97e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800a982:	e9d8 2300 	ldrd	r2, r3, [r8]
 800a986:	4650      	mov	r0, sl
 800a988:	4659      	mov	r1, fp
 800a98a:	f7f5 ff7f 	bl	800088c <__aeabi_ddiv>
 800a98e:	e783      	b.n	800a898 <_strtod_l+0x3d0>
 800a990:	4b32      	ldr	r3, [pc, #200]	@ (800aa5c <_strtod_l+0x594>)
 800a992:	9308      	str	r3, [sp, #32]
 800a994:	2300      	movs	r3, #0
 800a996:	1124      	asrs	r4, r4, #4
 800a998:	4650      	mov	r0, sl
 800a99a:	4659      	mov	r1, fp
 800a99c:	461e      	mov	r6, r3
 800a99e:	2c01      	cmp	r4, #1
 800a9a0:	dc21      	bgt.n	800a9e6 <_strtod_l+0x51e>
 800a9a2:	b10b      	cbz	r3, 800a9a8 <_strtod_l+0x4e0>
 800a9a4:	4682      	mov	sl, r0
 800a9a6:	468b      	mov	fp, r1
 800a9a8:	492c      	ldr	r1, [pc, #176]	@ (800aa5c <_strtod_l+0x594>)
 800a9aa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a9ae:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800a9b2:	4652      	mov	r2, sl
 800a9b4:	465b      	mov	r3, fp
 800a9b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a9ba:	f7f5 fe3d 	bl	8000638 <__aeabi_dmul>
 800a9be:	4b28      	ldr	r3, [pc, #160]	@ (800aa60 <_strtod_l+0x598>)
 800a9c0:	460a      	mov	r2, r1
 800a9c2:	400b      	ands	r3, r1
 800a9c4:	4927      	ldr	r1, [pc, #156]	@ (800aa64 <_strtod_l+0x59c>)
 800a9c6:	428b      	cmp	r3, r1
 800a9c8:	4682      	mov	sl, r0
 800a9ca:	d898      	bhi.n	800a8fe <_strtod_l+0x436>
 800a9cc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800a9d0:	428b      	cmp	r3, r1
 800a9d2:	bf86      	itte	hi
 800a9d4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800aa68 <_strtod_l+0x5a0>
 800a9d8:	f04f 3aff 	movhi.w	sl, #4294967295
 800a9dc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	9308      	str	r3, [sp, #32]
 800a9e4:	e07a      	b.n	800aadc <_strtod_l+0x614>
 800a9e6:	07e2      	lsls	r2, r4, #31
 800a9e8:	d505      	bpl.n	800a9f6 <_strtod_l+0x52e>
 800a9ea:	9b08      	ldr	r3, [sp, #32]
 800a9ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9f0:	f7f5 fe22 	bl	8000638 <__aeabi_dmul>
 800a9f4:	2301      	movs	r3, #1
 800a9f6:	9a08      	ldr	r2, [sp, #32]
 800a9f8:	3208      	adds	r2, #8
 800a9fa:	3601      	adds	r6, #1
 800a9fc:	1064      	asrs	r4, r4, #1
 800a9fe:	9208      	str	r2, [sp, #32]
 800aa00:	e7cd      	b.n	800a99e <_strtod_l+0x4d6>
 800aa02:	d0ed      	beq.n	800a9e0 <_strtod_l+0x518>
 800aa04:	4264      	negs	r4, r4
 800aa06:	f014 020f 	ands.w	r2, r4, #15
 800aa0a:	d00a      	beq.n	800aa22 <_strtod_l+0x55a>
 800aa0c:	4b12      	ldr	r3, [pc, #72]	@ (800aa58 <_strtod_l+0x590>)
 800aa0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa12:	4650      	mov	r0, sl
 800aa14:	4659      	mov	r1, fp
 800aa16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa1a:	f7f5 ff37 	bl	800088c <__aeabi_ddiv>
 800aa1e:	4682      	mov	sl, r0
 800aa20:	468b      	mov	fp, r1
 800aa22:	1124      	asrs	r4, r4, #4
 800aa24:	d0dc      	beq.n	800a9e0 <_strtod_l+0x518>
 800aa26:	2c1f      	cmp	r4, #31
 800aa28:	dd20      	ble.n	800aa6c <_strtod_l+0x5a4>
 800aa2a:	2400      	movs	r4, #0
 800aa2c:	46a0      	mov	r8, r4
 800aa2e:	940a      	str	r4, [sp, #40]	@ 0x28
 800aa30:	46a1      	mov	r9, r4
 800aa32:	9a05      	ldr	r2, [sp, #20]
 800aa34:	2322      	movs	r3, #34	@ 0x22
 800aa36:	f04f 0a00 	mov.w	sl, #0
 800aa3a:	f04f 0b00 	mov.w	fp, #0
 800aa3e:	6013      	str	r3, [r2, #0]
 800aa40:	e768      	b.n	800a914 <_strtod_l+0x44c>
 800aa42:	bf00      	nop
 800aa44:	0800da7d 	.word	0x0800da7d
 800aa48:	0800dc94 	.word	0x0800dc94
 800aa4c:	0800da75 	.word	0x0800da75
 800aa50:	0800daac 	.word	0x0800daac
 800aa54:	0800de3d 	.word	0x0800de3d
 800aa58:	0800dbc8 	.word	0x0800dbc8
 800aa5c:	0800dba0 	.word	0x0800dba0
 800aa60:	7ff00000 	.word	0x7ff00000
 800aa64:	7ca00000 	.word	0x7ca00000
 800aa68:	7fefffff 	.word	0x7fefffff
 800aa6c:	f014 0310 	ands.w	r3, r4, #16
 800aa70:	bf18      	it	ne
 800aa72:	236a      	movne	r3, #106	@ 0x6a
 800aa74:	4ea9      	ldr	r6, [pc, #676]	@ (800ad1c <_strtod_l+0x854>)
 800aa76:	9308      	str	r3, [sp, #32]
 800aa78:	4650      	mov	r0, sl
 800aa7a:	4659      	mov	r1, fp
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	07e2      	lsls	r2, r4, #31
 800aa80:	d504      	bpl.n	800aa8c <_strtod_l+0x5c4>
 800aa82:	e9d6 2300 	ldrd	r2, r3, [r6]
 800aa86:	f7f5 fdd7 	bl	8000638 <__aeabi_dmul>
 800aa8a:	2301      	movs	r3, #1
 800aa8c:	1064      	asrs	r4, r4, #1
 800aa8e:	f106 0608 	add.w	r6, r6, #8
 800aa92:	d1f4      	bne.n	800aa7e <_strtod_l+0x5b6>
 800aa94:	b10b      	cbz	r3, 800aa9a <_strtod_l+0x5d2>
 800aa96:	4682      	mov	sl, r0
 800aa98:	468b      	mov	fp, r1
 800aa9a:	9b08      	ldr	r3, [sp, #32]
 800aa9c:	b1b3      	cbz	r3, 800aacc <_strtod_l+0x604>
 800aa9e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800aaa2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	4659      	mov	r1, fp
 800aaaa:	dd0f      	ble.n	800aacc <_strtod_l+0x604>
 800aaac:	2b1f      	cmp	r3, #31
 800aaae:	dd55      	ble.n	800ab5c <_strtod_l+0x694>
 800aab0:	2b34      	cmp	r3, #52	@ 0x34
 800aab2:	bfde      	ittt	le
 800aab4:	f04f 33ff 	movle.w	r3, #4294967295
 800aab8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800aabc:	4093      	lslle	r3, r2
 800aabe:	f04f 0a00 	mov.w	sl, #0
 800aac2:	bfcc      	ite	gt
 800aac4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800aac8:	ea03 0b01 	andle.w	fp, r3, r1
 800aacc:	2200      	movs	r2, #0
 800aace:	2300      	movs	r3, #0
 800aad0:	4650      	mov	r0, sl
 800aad2:	4659      	mov	r1, fp
 800aad4:	f7f6 f818 	bl	8000b08 <__aeabi_dcmpeq>
 800aad8:	2800      	cmp	r0, #0
 800aada:	d1a6      	bne.n	800aa2a <_strtod_l+0x562>
 800aadc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aade:	9300      	str	r3, [sp, #0]
 800aae0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800aae2:	9805      	ldr	r0, [sp, #20]
 800aae4:	462b      	mov	r3, r5
 800aae6:	463a      	mov	r2, r7
 800aae8:	f7ff f8c6 	bl	8009c78 <__s2b>
 800aaec:	900a      	str	r0, [sp, #40]	@ 0x28
 800aaee:	2800      	cmp	r0, #0
 800aaf0:	f43f af05 	beq.w	800a8fe <_strtod_l+0x436>
 800aaf4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aaf6:	2a00      	cmp	r2, #0
 800aaf8:	eba9 0308 	sub.w	r3, r9, r8
 800aafc:	bfa8      	it	ge
 800aafe:	2300      	movge	r3, #0
 800ab00:	9312      	str	r3, [sp, #72]	@ 0x48
 800ab02:	2400      	movs	r4, #0
 800ab04:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ab08:	9316      	str	r3, [sp, #88]	@ 0x58
 800ab0a:	46a0      	mov	r8, r4
 800ab0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ab0e:	9805      	ldr	r0, [sp, #20]
 800ab10:	6859      	ldr	r1, [r3, #4]
 800ab12:	f7ff f809 	bl	8009b28 <_Balloc>
 800ab16:	4681      	mov	r9, r0
 800ab18:	2800      	cmp	r0, #0
 800ab1a:	f43f aef4 	beq.w	800a906 <_strtod_l+0x43e>
 800ab1e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ab20:	691a      	ldr	r2, [r3, #16]
 800ab22:	3202      	adds	r2, #2
 800ab24:	f103 010c 	add.w	r1, r3, #12
 800ab28:	0092      	lsls	r2, r2, #2
 800ab2a:	300c      	adds	r0, #12
 800ab2c:	f000 ff38 	bl	800b9a0 <memcpy>
 800ab30:	ec4b ab10 	vmov	d0, sl, fp
 800ab34:	9805      	ldr	r0, [sp, #20]
 800ab36:	aa1c      	add	r2, sp, #112	@ 0x70
 800ab38:	a91b      	add	r1, sp, #108	@ 0x6c
 800ab3a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800ab3e:	f7ff fbd7 	bl	800a2f0 <__d2b>
 800ab42:	901a      	str	r0, [sp, #104]	@ 0x68
 800ab44:	2800      	cmp	r0, #0
 800ab46:	f43f aede 	beq.w	800a906 <_strtod_l+0x43e>
 800ab4a:	9805      	ldr	r0, [sp, #20]
 800ab4c:	2101      	movs	r1, #1
 800ab4e:	f7ff f929 	bl	8009da4 <__i2b>
 800ab52:	4680      	mov	r8, r0
 800ab54:	b948      	cbnz	r0, 800ab6a <_strtod_l+0x6a2>
 800ab56:	f04f 0800 	mov.w	r8, #0
 800ab5a:	e6d4      	b.n	800a906 <_strtod_l+0x43e>
 800ab5c:	f04f 32ff 	mov.w	r2, #4294967295
 800ab60:	fa02 f303 	lsl.w	r3, r2, r3
 800ab64:	ea03 0a0a 	and.w	sl, r3, sl
 800ab68:	e7b0      	b.n	800aacc <_strtod_l+0x604>
 800ab6a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800ab6c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800ab6e:	2d00      	cmp	r5, #0
 800ab70:	bfab      	itete	ge
 800ab72:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800ab74:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800ab76:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800ab78:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800ab7a:	bfac      	ite	ge
 800ab7c:	18ef      	addge	r7, r5, r3
 800ab7e:	1b5e      	sublt	r6, r3, r5
 800ab80:	9b08      	ldr	r3, [sp, #32]
 800ab82:	1aed      	subs	r5, r5, r3
 800ab84:	4415      	add	r5, r2
 800ab86:	4b66      	ldr	r3, [pc, #408]	@ (800ad20 <_strtod_l+0x858>)
 800ab88:	3d01      	subs	r5, #1
 800ab8a:	429d      	cmp	r5, r3
 800ab8c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ab90:	da50      	bge.n	800ac34 <_strtod_l+0x76c>
 800ab92:	1b5b      	subs	r3, r3, r5
 800ab94:	2b1f      	cmp	r3, #31
 800ab96:	eba2 0203 	sub.w	r2, r2, r3
 800ab9a:	f04f 0101 	mov.w	r1, #1
 800ab9e:	dc3d      	bgt.n	800ac1c <_strtod_l+0x754>
 800aba0:	fa01 f303 	lsl.w	r3, r1, r3
 800aba4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800aba6:	2300      	movs	r3, #0
 800aba8:	9310      	str	r3, [sp, #64]	@ 0x40
 800abaa:	18bd      	adds	r5, r7, r2
 800abac:	9b08      	ldr	r3, [sp, #32]
 800abae:	42af      	cmp	r7, r5
 800abb0:	4416      	add	r6, r2
 800abb2:	441e      	add	r6, r3
 800abb4:	463b      	mov	r3, r7
 800abb6:	bfa8      	it	ge
 800abb8:	462b      	movge	r3, r5
 800abba:	42b3      	cmp	r3, r6
 800abbc:	bfa8      	it	ge
 800abbe:	4633      	movge	r3, r6
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	bfc2      	ittt	gt
 800abc4:	1aed      	subgt	r5, r5, r3
 800abc6:	1af6      	subgt	r6, r6, r3
 800abc8:	1aff      	subgt	r7, r7, r3
 800abca:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800abcc:	2b00      	cmp	r3, #0
 800abce:	dd16      	ble.n	800abfe <_strtod_l+0x736>
 800abd0:	4641      	mov	r1, r8
 800abd2:	9805      	ldr	r0, [sp, #20]
 800abd4:	461a      	mov	r2, r3
 800abd6:	f7ff f9a5 	bl	8009f24 <__pow5mult>
 800abda:	4680      	mov	r8, r0
 800abdc:	2800      	cmp	r0, #0
 800abde:	d0ba      	beq.n	800ab56 <_strtod_l+0x68e>
 800abe0:	4601      	mov	r1, r0
 800abe2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800abe4:	9805      	ldr	r0, [sp, #20]
 800abe6:	f7ff f8f3 	bl	8009dd0 <__multiply>
 800abea:	900e      	str	r0, [sp, #56]	@ 0x38
 800abec:	2800      	cmp	r0, #0
 800abee:	f43f ae8a 	beq.w	800a906 <_strtod_l+0x43e>
 800abf2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800abf4:	9805      	ldr	r0, [sp, #20]
 800abf6:	f7fe ffd7 	bl	8009ba8 <_Bfree>
 800abfa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800abfc:	931a      	str	r3, [sp, #104]	@ 0x68
 800abfe:	2d00      	cmp	r5, #0
 800ac00:	dc1d      	bgt.n	800ac3e <_strtod_l+0x776>
 800ac02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	dd23      	ble.n	800ac50 <_strtod_l+0x788>
 800ac08:	4649      	mov	r1, r9
 800ac0a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ac0c:	9805      	ldr	r0, [sp, #20]
 800ac0e:	f7ff f989 	bl	8009f24 <__pow5mult>
 800ac12:	4681      	mov	r9, r0
 800ac14:	b9e0      	cbnz	r0, 800ac50 <_strtod_l+0x788>
 800ac16:	f04f 0900 	mov.w	r9, #0
 800ac1a:	e674      	b.n	800a906 <_strtod_l+0x43e>
 800ac1c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ac20:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ac24:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ac28:	35e2      	adds	r5, #226	@ 0xe2
 800ac2a:	fa01 f305 	lsl.w	r3, r1, r5
 800ac2e:	9310      	str	r3, [sp, #64]	@ 0x40
 800ac30:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ac32:	e7ba      	b.n	800abaa <_strtod_l+0x6e2>
 800ac34:	2300      	movs	r3, #0
 800ac36:	9310      	str	r3, [sp, #64]	@ 0x40
 800ac38:	2301      	movs	r3, #1
 800ac3a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ac3c:	e7b5      	b.n	800abaa <_strtod_l+0x6e2>
 800ac3e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ac40:	9805      	ldr	r0, [sp, #20]
 800ac42:	462a      	mov	r2, r5
 800ac44:	f7ff f9c8 	bl	8009fd8 <__lshift>
 800ac48:	901a      	str	r0, [sp, #104]	@ 0x68
 800ac4a:	2800      	cmp	r0, #0
 800ac4c:	d1d9      	bne.n	800ac02 <_strtod_l+0x73a>
 800ac4e:	e65a      	b.n	800a906 <_strtod_l+0x43e>
 800ac50:	2e00      	cmp	r6, #0
 800ac52:	dd07      	ble.n	800ac64 <_strtod_l+0x79c>
 800ac54:	4649      	mov	r1, r9
 800ac56:	9805      	ldr	r0, [sp, #20]
 800ac58:	4632      	mov	r2, r6
 800ac5a:	f7ff f9bd 	bl	8009fd8 <__lshift>
 800ac5e:	4681      	mov	r9, r0
 800ac60:	2800      	cmp	r0, #0
 800ac62:	d0d8      	beq.n	800ac16 <_strtod_l+0x74e>
 800ac64:	2f00      	cmp	r7, #0
 800ac66:	dd08      	ble.n	800ac7a <_strtod_l+0x7b2>
 800ac68:	4641      	mov	r1, r8
 800ac6a:	9805      	ldr	r0, [sp, #20]
 800ac6c:	463a      	mov	r2, r7
 800ac6e:	f7ff f9b3 	bl	8009fd8 <__lshift>
 800ac72:	4680      	mov	r8, r0
 800ac74:	2800      	cmp	r0, #0
 800ac76:	f43f ae46 	beq.w	800a906 <_strtod_l+0x43e>
 800ac7a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ac7c:	9805      	ldr	r0, [sp, #20]
 800ac7e:	464a      	mov	r2, r9
 800ac80:	f7ff fa32 	bl	800a0e8 <__mdiff>
 800ac84:	4604      	mov	r4, r0
 800ac86:	2800      	cmp	r0, #0
 800ac88:	f43f ae3d 	beq.w	800a906 <_strtod_l+0x43e>
 800ac8c:	68c3      	ldr	r3, [r0, #12]
 800ac8e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ac90:	2300      	movs	r3, #0
 800ac92:	60c3      	str	r3, [r0, #12]
 800ac94:	4641      	mov	r1, r8
 800ac96:	f7ff fa0b 	bl	800a0b0 <__mcmp>
 800ac9a:	2800      	cmp	r0, #0
 800ac9c:	da46      	bge.n	800ad2c <_strtod_l+0x864>
 800ac9e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aca0:	ea53 030a 	orrs.w	r3, r3, sl
 800aca4:	d16c      	bne.n	800ad80 <_strtod_l+0x8b8>
 800aca6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d168      	bne.n	800ad80 <_strtod_l+0x8b8>
 800acae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800acb2:	0d1b      	lsrs	r3, r3, #20
 800acb4:	051b      	lsls	r3, r3, #20
 800acb6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800acba:	d961      	bls.n	800ad80 <_strtod_l+0x8b8>
 800acbc:	6963      	ldr	r3, [r4, #20]
 800acbe:	b913      	cbnz	r3, 800acc6 <_strtod_l+0x7fe>
 800acc0:	6923      	ldr	r3, [r4, #16]
 800acc2:	2b01      	cmp	r3, #1
 800acc4:	dd5c      	ble.n	800ad80 <_strtod_l+0x8b8>
 800acc6:	4621      	mov	r1, r4
 800acc8:	2201      	movs	r2, #1
 800acca:	9805      	ldr	r0, [sp, #20]
 800accc:	f7ff f984 	bl	8009fd8 <__lshift>
 800acd0:	4641      	mov	r1, r8
 800acd2:	4604      	mov	r4, r0
 800acd4:	f7ff f9ec 	bl	800a0b0 <__mcmp>
 800acd8:	2800      	cmp	r0, #0
 800acda:	dd51      	ble.n	800ad80 <_strtod_l+0x8b8>
 800acdc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ace0:	9a08      	ldr	r2, [sp, #32]
 800ace2:	0d1b      	lsrs	r3, r3, #20
 800ace4:	051b      	lsls	r3, r3, #20
 800ace6:	2a00      	cmp	r2, #0
 800ace8:	d06b      	beq.n	800adc2 <_strtod_l+0x8fa>
 800acea:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800acee:	d868      	bhi.n	800adc2 <_strtod_l+0x8fa>
 800acf0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800acf4:	f67f ae9d 	bls.w	800aa32 <_strtod_l+0x56a>
 800acf8:	4b0a      	ldr	r3, [pc, #40]	@ (800ad24 <_strtod_l+0x85c>)
 800acfa:	4650      	mov	r0, sl
 800acfc:	4659      	mov	r1, fp
 800acfe:	2200      	movs	r2, #0
 800ad00:	f7f5 fc9a 	bl	8000638 <__aeabi_dmul>
 800ad04:	4b08      	ldr	r3, [pc, #32]	@ (800ad28 <_strtod_l+0x860>)
 800ad06:	400b      	ands	r3, r1
 800ad08:	4682      	mov	sl, r0
 800ad0a:	468b      	mov	fp, r1
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	f47f ae05 	bne.w	800a91c <_strtod_l+0x454>
 800ad12:	9a05      	ldr	r2, [sp, #20]
 800ad14:	2322      	movs	r3, #34	@ 0x22
 800ad16:	6013      	str	r3, [r2, #0]
 800ad18:	e600      	b.n	800a91c <_strtod_l+0x454>
 800ad1a:	bf00      	nop
 800ad1c:	0800dcc0 	.word	0x0800dcc0
 800ad20:	fffffc02 	.word	0xfffffc02
 800ad24:	39500000 	.word	0x39500000
 800ad28:	7ff00000 	.word	0x7ff00000
 800ad2c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800ad30:	d165      	bne.n	800adfe <_strtod_l+0x936>
 800ad32:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ad34:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ad38:	b35a      	cbz	r2, 800ad92 <_strtod_l+0x8ca>
 800ad3a:	4a9f      	ldr	r2, [pc, #636]	@ (800afb8 <_strtod_l+0xaf0>)
 800ad3c:	4293      	cmp	r3, r2
 800ad3e:	d12b      	bne.n	800ad98 <_strtod_l+0x8d0>
 800ad40:	9b08      	ldr	r3, [sp, #32]
 800ad42:	4651      	mov	r1, sl
 800ad44:	b303      	cbz	r3, 800ad88 <_strtod_l+0x8c0>
 800ad46:	4b9d      	ldr	r3, [pc, #628]	@ (800afbc <_strtod_l+0xaf4>)
 800ad48:	465a      	mov	r2, fp
 800ad4a:	4013      	ands	r3, r2
 800ad4c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ad50:	f04f 32ff 	mov.w	r2, #4294967295
 800ad54:	d81b      	bhi.n	800ad8e <_strtod_l+0x8c6>
 800ad56:	0d1b      	lsrs	r3, r3, #20
 800ad58:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ad5c:	fa02 f303 	lsl.w	r3, r2, r3
 800ad60:	4299      	cmp	r1, r3
 800ad62:	d119      	bne.n	800ad98 <_strtod_l+0x8d0>
 800ad64:	4b96      	ldr	r3, [pc, #600]	@ (800afc0 <_strtod_l+0xaf8>)
 800ad66:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ad68:	429a      	cmp	r2, r3
 800ad6a:	d102      	bne.n	800ad72 <_strtod_l+0x8aa>
 800ad6c:	3101      	adds	r1, #1
 800ad6e:	f43f adca 	beq.w	800a906 <_strtod_l+0x43e>
 800ad72:	4b92      	ldr	r3, [pc, #584]	@ (800afbc <_strtod_l+0xaf4>)
 800ad74:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ad76:	401a      	ands	r2, r3
 800ad78:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800ad7c:	f04f 0a00 	mov.w	sl, #0
 800ad80:	9b08      	ldr	r3, [sp, #32]
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d1b8      	bne.n	800acf8 <_strtod_l+0x830>
 800ad86:	e5c9      	b.n	800a91c <_strtod_l+0x454>
 800ad88:	f04f 33ff 	mov.w	r3, #4294967295
 800ad8c:	e7e8      	b.n	800ad60 <_strtod_l+0x898>
 800ad8e:	4613      	mov	r3, r2
 800ad90:	e7e6      	b.n	800ad60 <_strtod_l+0x898>
 800ad92:	ea53 030a 	orrs.w	r3, r3, sl
 800ad96:	d0a1      	beq.n	800acdc <_strtod_l+0x814>
 800ad98:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ad9a:	b1db      	cbz	r3, 800add4 <_strtod_l+0x90c>
 800ad9c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ad9e:	4213      	tst	r3, r2
 800ada0:	d0ee      	beq.n	800ad80 <_strtod_l+0x8b8>
 800ada2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ada4:	9a08      	ldr	r2, [sp, #32]
 800ada6:	4650      	mov	r0, sl
 800ada8:	4659      	mov	r1, fp
 800adaa:	b1bb      	cbz	r3, 800addc <_strtod_l+0x914>
 800adac:	f7ff fb6e 	bl	800a48c <sulp>
 800adb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800adb4:	ec53 2b10 	vmov	r2, r3, d0
 800adb8:	f7f5 fa88 	bl	80002cc <__adddf3>
 800adbc:	4682      	mov	sl, r0
 800adbe:	468b      	mov	fp, r1
 800adc0:	e7de      	b.n	800ad80 <_strtod_l+0x8b8>
 800adc2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800adc6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800adca:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800adce:	f04f 3aff 	mov.w	sl, #4294967295
 800add2:	e7d5      	b.n	800ad80 <_strtod_l+0x8b8>
 800add4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800add6:	ea13 0f0a 	tst.w	r3, sl
 800adda:	e7e1      	b.n	800ada0 <_strtod_l+0x8d8>
 800addc:	f7ff fb56 	bl	800a48c <sulp>
 800ade0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ade4:	ec53 2b10 	vmov	r2, r3, d0
 800ade8:	f7f5 fa6e 	bl	80002c8 <__aeabi_dsub>
 800adec:	2200      	movs	r2, #0
 800adee:	2300      	movs	r3, #0
 800adf0:	4682      	mov	sl, r0
 800adf2:	468b      	mov	fp, r1
 800adf4:	f7f5 fe88 	bl	8000b08 <__aeabi_dcmpeq>
 800adf8:	2800      	cmp	r0, #0
 800adfa:	d0c1      	beq.n	800ad80 <_strtod_l+0x8b8>
 800adfc:	e619      	b.n	800aa32 <_strtod_l+0x56a>
 800adfe:	4641      	mov	r1, r8
 800ae00:	4620      	mov	r0, r4
 800ae02:	f7ff facd 	bl	800a3a0 <__ratio>
 800ae06:	ec57 6b10 	vmov	r6, r7, d0
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ae10:	4630      	mov	r0, r6
 800ae12:	4639      	mov	r1, r7
 800ae14:	f7f5 fe8c 	bl	8000b30 <__aeabi_dcmple>
 800ae18:	2800      	cmp	r0, #0
 800ae1a:	d06f      	beq.n	800aefc <_strtod_l+0xa34>
 800ae1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d17a      	bne.n	800af18 <_strtod_l+0xa50>
 800ae22:	f1ba 0f00 	cmp.w	sl, #0
 800ae26:	d158      	bne.n	800aeda <_strtod_l+0xa12>
 800ae28:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae2a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d15a      	bne.n	800aee8 <_strtod_l+0xa20>
 800ae32:	4b64      	ldr	r3, [pc, #400]	@ (800afc4 <_strtod_l+0xafc>)
 800ae34:	2200      	movs	r2, #0
 800ae36:	4630      	mov	r0, r6
 800ae38:	4639      	mov	r1, r7
 800ae3a:	f7f5 fe6f 	bl	8000b1c <__aeabi_dcmplt>
 800ae3e:	2800      	cmp	r0, #0
 800ae40:	d159      	bne.n	800aef6 <_strtod_l+0xa2e>
 800ae42:	4630      	mov	r0, r6
 800ae44:	4639      	mov	r1, r7
 800ae46:	4b60      	ldr	r3, [pc, #384]	@ (800afc8 <_strtod_l+0xb00>)
 800ae48:	2200      	movs	r2, #0
 800ae4a:	f7f5 fbf5 	bl	8000638 <__aeabi_dmul>
 800ae4e:	4606      	mov	r6, r0
 800ae50:	460f      	mov	r7, r1
 800ae52:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800ae56:	9606      	str	r6, [sp, #24]
 800ae58:	9307      	str	r3, [sp, #28]
 800ae5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ae5e:	4d57      	ldr	r5, [pc, #348]	@ (800afbc <_strtod_l+0xaf4>)
 800ae60:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ae64:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae66:	401d      	ands	r5, r3
 800ae68:	4b58      	ldr	r3, [pc, #352]	@ (800afcc <_strtod_l+0xb04>)
 800ae6a:	429d      	cmp	r5, r3
 800ae6c:	f040 80b2 	bne.w	800afd4 <_strtod_l+0xb0c>
 800ae70:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae72:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800ae76:	ec4b ab10 	vmov	d0, sl, fp
 800ae7a:	f7ff f9c9 	bl	800a210 <__ulp>
 800ae7e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ae82:	ec51 0b10 	vmov	r0, r1, d0
 800ae86:	f7f5 fbd7 	bl	8000638 <__aeabi_dmul>
 800ae8a:	4652      	mov	r2, sl
 800ae8c:	465b      	mov	r3, fp
 800ae8e:	f7f5 fa1d 	bl	80002cc <__adddf3>
 800ae92:	460b      	mov	r3, r1
 800ae94:	4949      	ldr	r1, [pc, #292]	@ (800afbc <_strtod_l+0xaf4>)
 800ae96:	4a4e      	ldr	r2, [pc, #312]	@ (800afd0 <_strtod_l+0xb08>)
 800ae98:	4019      	ands	r1, r3
 800ae9a:	4291      	cmp	r1, r2
 800ae9c:	4682      	mov	sl, r0
 800ae9e:	d942      	bls.n	800af26 <_strtod_l+0xa5e>
 800aea0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800aea2:	4b47      	ldr	r3, [pc, #284]	@ (800afc0 <_strtod_l+0xaf8>)
 800aea4:	429a      	cmp	r2, r3
 800aea6:	d103      	bne.n	800aeb0 <_strtod_l+0x9e8>
 800aea8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aeaa:	3301      	adds	r3, #1
 800aeac:	f43f ad2b 	beq.w	800a906 <_strtod_l+0x43e>
 800aeb0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800afc0 <_strtod_l+0xaf8>
 800aeb4:	f04f 3aff 	mov.w	sl, #4294967295
 800aeb8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800aeba:	9805      	ldr	r0, [sp, #20]
 800aebc:	f7fe fe74 	bl	8009ba8 <_Bfree>
 800aec0:	9805      	ldr	r0, [sp, #20]
 800aec2:	4649      	mov	r1, r9
 800aec4:	f7fe fe70 	bl	8009ba8 <_Bfree>
 800aec8:	9805      	ldr	r0, [sp, #20]
 800aeca:	4641      	mov	r1, r8
 800aecc:	f7fe fe6c 	bl	8009ba8 <_Bfree>
 800aed0:	9805      	ldr	r0, [sp, #20]
 800aed2:	4621      	mov	r1, r4
 800aed4:	f7fe fe68 	bl	8009ba8 <_Bfree>
 800aed8:	e618      	b.n	800ab0c <_strtod_l+0x644>
 800aeda:	f1ba 0f01 	cmp.w	sl, #1
 800aede:	d103      	bne.n	800aee8 <_strtod_l+0xa20>
 800aee0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	f43f ada5 	beq.w	800aa32 <_strtod_l+0x56a>
 800aee8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800af98 <_strtod_l+0xad0>
 800aeec:	4f35      	ldr	r7, [pc, #212]	@ (800afc4 <_strtod_l+0xafc>)
 800aeee:	ed8d 7b06 	vstr	d7, [sp, #24]
 800aef2:	2600      	movs	r6, #0
 800aef4:	e7b1      	b.n	800ae5a <_strtod_l+0x992>
 800aef6:	4f34      	ldr	r7, [pc, #208]	@ (800afc8 <_strtod_l+0xb00>)
 800aef8:	2600      	movs	r6, #0
 800aefa:	e7aa      	b.n	800ae52 <_strtod_l+0x98a>
 800aefc:	4b32      	ldr	r3, [pc, #200]	@ (800afc8 <_strtod_l+0xb00>)
 800aefe:	4630      	mov	r0, r6
 800af00:	4639      	mov	r1, r7
 800af02:	2200      	movs	r2, #0
 800af04:	f7f5 fb98 	bl	8000638 <__aeabi_dmul>
 800af08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800af0a:	4606      	mov	r6, r0
 800af0c:	460f      	mov	r7, r1
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d09f      	beq.n	800ae52 <_strtod_l+0x98a>
 800af12:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800af16:	e7a0      	b.n	800ae5a <_strtod_l+0x992>
 800af18:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800afa0 <_strtod_l+0xad8>
 800af1c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800af20:	ec57 6b17 	vmov	r6, r7, d7
 800af24:	e799      	b.n	800ae5a <_strtod_l+0x992>
 800af26:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800af2a:	9b08      	ldr	r3, [sp, #32]
 800af2c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800af30:	2b00      	cmp	r3, #0
 800af32:	d1c1      	bne.n	800aeb8 <_strtod_l+0x9f0>
 800af34:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800af38:	0d1b      	lsrs	r3, r3, #20
 800af3a:	051b      	lsls	r3, r3, #20
 800af3c:	429d      	cmp	r5, r3
 800af3e:	d1bb      	bne.n	800aeb8 <_strtod_l+0x9f0>
 800af40:	4630      	mov	r0, r6
 800af42:	4639      	mov	r1, r7
 800af44:	f7f5 fed8 	bl	8000cf8 <__aeabi_d2lz>
 800af48:	f7f5 fb48 	bl	80005dc <__aeabi_l2d>
 800af4c:	4602      	mov	r2, r0
 800af4e:	460b      	mov	r3, r1
 800af50:	4630      	mov	r0, r6
 800af52:	4639      	mov	r1, r7
 800af54:	f7f5 f9b8 	bl	80002c8 <__aeabi_dsub>
 800af58:	460b      	mov	r3, r1
 800af5a:	4602      	mov	r2, r0
 800af5c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800af60:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800af64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800af66:	ea46 060a 	orr.w	r6, r6, sl
 800af6a:	431e      	orrs	r6, r3
 800af6c:	d06f      	beq.n	800b04e <_strtod_l+0xb86>
 800af6e:	a30e      	add	r3, pc, #56	@ (adr r3, 800afa8 <_strtod_l+0xae0>)
 800af70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af74:	f7f5 fdd2 	bl	8000b1c <__aeabi_dcmplt>
 800af78:	2800      	cmp	r0, #0
 800af7a:	f47f accf 	bne.w	800a91c <_strtod_l+0x454>
 800af7e:	a30c      	add	r3, pc, #48	@ (adr r3, 800afb0 <_strtod_l+0xae8>)
 800af80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af84:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800af88:	f7f5 fde6 	bl	8000b58 <__aeabi_dcmpgt>
 800af8c:	2800      	cmp	r0, #0
 800af8e:	d093      	beq.n	800aeb8 <_strtod_l+0x9f0>
 800af90:	e4c4      	b.n	800a91c <_strtod_l+0x454>
 800af92:	bf00      	nop
 800af94:	f3af 8000 	nop.w
 800af98:	00000000 	.word	0x00000000
 800af9c:	bff00000 	.word	0xbff00000
 800afa0:	00000000 	.word	0x00000000
 800afa4:	3ff00000 	.word	0x3ff00000
 800afa8:	94a03595 	.word	0x94a03595
 800afac:	3fdfffff 	.word	0x3fdfffff
 800afb0:	35afe535 	.word	0x35afe535
 800afb4:	3fe00000 	.word	0x3fe00000
 800afb8:	000fffff 	.word	0x000fffff
 800afbc:	7ff00000 	.word	0x7ff00000
 800afc0:	7fefffff 	.word	0x7fefffff
 800afc4:	3ff00000 	.word	0x3ff00000
 800afc8:	3fe00000 	.word	0x3fe00000
 800afcc:	7fe00000 	.word	0x7fe00000
 800afd0:	7c9fffff 	.word	0x7c9fffff
 800afd4:	9b08      	ldr	r3, [sp, #32]
 800afd6:	b323      	cbz	r3, 800b022 <_strtod_l+0xb5a>
 800afd8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800afdc:	d821      	bhi.n	800b022 <_strtod_l+0xb5a>
 800afde:	a328      	add	r3, pc, #160	@ (adr r3, 800b080 <_strtod_l+0xbb8>)
 800afe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afe4:	4630      	mov	r0, r6
 800afe6:	4639      	mov	r1, r7
 800afe8:	f7f5 fda2 	bl	8000b30 <__aeabi_dcmple>
 800afec:	b1a0      	cbz	r0, 800b018 <_strtod_l+0xb50>
 800afee:	4639      	mov	r1, r7
 800aff0:	4630      	mov	r0, r6
 800aff2:	f7f5 fdf9 	bl	8000be8 <__aeabi_d2uiz>
 800aff6:	2801      	cmp	r0, #1
 800aff8:	bf38      	it	cc
 800affa:	2001      	movcc	r0, #1
 800affc:	f7f5 faa2 	bl	8000544 <__aeabi_ui2d>
 800b000:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b002:	4606      	mov	r6, r0
 800b004:	460f      	mov	r7, r1
 800b006:	b9fb      	cbnz	r3, 800b048 <_strtod_l+0xb80>
 800b008:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b00c:	9014      	str	r0, [sp, #80]	@ 0x50
 800b00e:	9315      	str	r3, [sp, #84]	@ 0x54
 800b010:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b014:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b018:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b01a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b01e:	1b5b      	subs	r3, r3, r5
 800b020:	9311      	str	r3, [sp, #68]	@ 0x44
 800b022:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b026:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b02a:	f7ff f8f1 	bl	800a210 <__ulp>
 800b02e:	4650      	mov	r0, sl
 800b030:	ec53 2b10 	vmov	r2, r3, d0
 800b034:	4659      	mov	r1, fp
 800b036:	f7f5 faff 	bl	8000638 <__aeabi_dmul>
 800b03a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b03e:	f7f5 f945 	bl	80002cc <__adddf3>
 800b042:	4682      	mov	sl, r0
 800b044:	468b      	mov	fp, r1
 800b046:	e770      	b.n	800af2a <_strtod_l+0xa62>
 800b048:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b04c:	e7e0      	b.n	800b010 <_strtod_l+0xb48>
 800b04e:	a30e      	add	r3, pc, #56	@ (adr r3, 800b088 <_strtod_l+0xbc0>)
 800b050:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b054:	f7f5 fd62 	bl	8000b1c <__aeabi_dcmplt>
 800b058:	e798      	b.n	800af8c <_strtod_l+0xac4>
 800b05a:	2300      	movs	r3, #0
 800b05c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b05e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b060:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b062:	6013      	str	r3, [r2, #0]
 800b064:	f7ff ba6d 	b.w	800a542 <_strtod_l+0x7a>
 800b068:	2a65      	cmp	r2, #101	@ 0x65
 800b06a:	f43f ab66 	beq.w	800a73a <_strtod_l+0x272>
 800b06e:	2a45      	cmp	r2, #69	@ 0x45
 800b070:	f43f ab63 	beq.w	800a73a <_strtod_l+0x272>
 800b074:	2301      	movs	r3, #1
 800b076:	f7ff bb9e 	b.w	800a7b6 <_strtod_l+0x2ee>
 800b07a:	bf00      	nop
 800b07c:	f3af 8000 	nop.w
 800b080:	ffc00000 	.word	0xffc00000
 800b084:	41dfffff 	.word	0x41dfffff
 800b088:	94a03595 	.word	0x94a03595
 800b08c:	3fcfffff 	.word	0x3fcfffff

0800b090 <_strtod_r>:
 800b090:	4b01      	ldr	r3, [pc, #4]	@ (800b098 <_strtod_r+0x8>)
 800b092:	f7ff ba19 	b.w	800a4c8 <_strtod_l>
 800b096:	bf00      	nop
 800b098:	20000078 	.word	0x20000078

0800b09c <_strtol_l.constprop.0>:
 800b09c:	2b24      	cmp	r3, #36	@ 0x24
 800b09e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0a2:	4686      	mov	lr, r0
 800b0a4:	4690      	mov	r8, r2
 800b0a6:	d801      	bhi.n	800b0ac <_strtol_l.constprop.0+0x10>
 800b0a8:	2b01      	cmp	r3, #1
 800b0aa:	d106      	bne.n	800b0ba <_strtol_l.constprop.0+0x1e>
 800b0ac:	f7fd fdba 	bl	8008c24 <__errno>
 800b0b0:	2316      	movs	r3, #22
 800b0b2:	6003      	str	r3, [r0, #0]
 800b0b4:	2000      	movs	r0, #0
 800b0b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0ba:	4834      	ldr	r0, [pc, #208]	@ (800b18c <_strtol_l.constprop.0+0xf0>)
 800b0bc:	460d      	mov	r5, r1
 800b0be:	462a      	mov	r2, r5
 800b0c0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b0c4:	5d06      	ldrb	r6, [r0, r4]
 800b0c6:	f016 0608 	ands.w	r6, r6, #8
 800b0ca:	d1f8      	bne.n	800b0be <_strtol_l.constprop.0+0x22>
 800b0cc:	2c2d      	cmp	r4, #45	@ 0x2d
 800b0ce:	d12d      	bne.n	800b12c <_strtol_l.constprop.0+0x90>
 800b0d0:	782c      	ldrb	r4, [r5, #0]
 800b0d2:	2601      	movs	r6, #1
 800b0d4:	1c95      	adds	r5, r2, #2
 800b0d6:	f033 0210 	bics.w	r2, r3, #16
 800b0da:	d109      	bne.n	800b0f0 <_strtol_l.constprop.0+0x54>
 800b0dc:	2c30      	cmp	r4, #48	@ 0x30
 800b0de:	d12a      	bne.n	800b136 <_strtol_l.constprop.0+0x9a>
 800b0e0:	782a      	ldrb	r2, [r5, #0]
 800b0e2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b0e6:	2a58      	cmp	r2, #88	@ 0x58
 800b0e8:	d125      	bne.n	800b136 <_strtol_l.constprop.0+0x9a>
 800b0ea:	786c      	ldrb	r4, [r5, #1]
 800b0ec:	2310      	movs	r3, #16
 800b0ee:	3502      	adds	r5, #2
 800b0f0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b0f4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b0f8:	2200      	movs	r2, #0
 800b0fa:	fbbc f9f3 	udiv	r9, ip, r3
 800b0fe:	4610      	mov	r0, r2
 800b100:	fb03 ca19 	mls	sl, r3, r9, ip
 800b104:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b108:	2f09      	cmp	r7, #9
 800b10a:	d81b      	bhi.n	800b144 <_strtol_l.constprop.0+0xa8>
 800b10c:	463c      	mov	r4, r7
 800b10e:	42a3      	cmp	r3, r4
 800b110:	dd27      	ble.n	800b162 <_strtol_l.constprop.0+0xc6>
 800b112:	1c57      	adds	r7, r2, #1
 800b114:	d007      	beq.n	800b126 <_strtol_l.constprop.0+0x8a>
 800b116:	4581      	cmp	r9, r0
 800b118:	d320      	bcc.n	800b15c <_strtol_l.constprop.0+0xc0>
 800b11a:	d101      	bne.n	800b120 <_strtol_l.constprop.0+0x84>
 800b11c:	45a2      	cmp	sl, r4
 800b11e:	db1d      	blt.n	800b15c <_strtol_l.constprop.0+0xc0>
 800b120:	fb00 4003 	mla	r0, r0, r3, r4
 800b124:	2201      	movs	r2, #1
 800b126:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b12a:	e7eb      	b.n	800b104 <_strtol_l.constprop.0+0x68>
 800b12c:	2c2b      	cmp	r4, #43	@ 0x2b
 800b12e:	bf04      	itt	eq
 800b130:	782c      	ldrbeq	r4, [r5, #0]
 800b132:	1c95      	addeq	r5, r2, #2
 800b134:	e7cf      	b.n	800b0d6 <_strtol_l.constprop.0+0x3a>
 800b136:	2b00      	cmp	r3, #0
 800b138:	d1da      	bne.n	800b0f0 <_strtol_l.constprop.0+0x54>
 800b13a:	2c30      	cmp	r4, #48	@ 0x30
 800b13c:	bf0c      	ite	eq
 800b13e:	2308      	moveq	r3, #8
 800b140:	230a      	movne	r3, #10
 800b142:	e7d5      	b.n	800b0f0 <_strtol_l.constprop.0+0x54>
 800b144:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b148:	2f19      	cmp	r7, #25
 800b14a:	d801      	bhi.n	800b150 <_strtol_l.constprop.0+0xb4>
 800b14c:	3c37      	subs	r4, #55	@ 0x37
 800b14e:	e7de      	b.n	800b10e <_strtol_l.constprop.0+0x72>
 800b150:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b154:	2f19      	cmp	r7, #25
 800b156:	d804      	bhi.n	800b162 <_strtol_l.constprop.0+0xc6>
 800b158:	3c57      	subs	r4, #87	@ 0x57
 800b15a:	e7d8      	b.n	800b10e <_strtol_l.constprop.0+0x72>
 800b15c:	f04f 32ff 	mov.w	r2, #4294967295
 800b160:	e7e1      	b.n	800b126 <_strtol_l.constprop.0+0x8a>
 800b162:	1c53      	adds	r3, r2, #1
 800b164:	d108      	bne.n	800b178 <_strtol_l.constprop.0+0xdc>
 800b166:	2322      	movs	r3, #34	@ 0x22
 800b168:	f8ce 3000 	str.w	r3, [lr]
 800b16c:	4660      	mov	r0, ip
 800b16e:	f1b8 0f00 	cmp.w	r8, #0
 800b172:	d0a0      	beq.n	800b0b6 <_strtol_l.constprop.0+0x1a>
 800b174:	1e69      	subs	r1, r5, #1
 800b176:	e006      	b.n	800b186 <_strtol_l.constprop.0+0xea>
 800b178:	b106      	cbz	r6, 800b17c <_strtol_l.constprop.0+0xe0>
 800b17a:	4240      	negs	r0, r0
 800b17c:	f1b8 0f00 	cmp.w	r8, #0
 800b180:	d099      	beq.n	800b0b6 <_strtol_l.constprop.0+0x1a>
 800b182:	2a00      	cmp	r2, #0
 800b184:	d1f6      	bne.n	800b174 <_strtol_l.constprop.0+0xd8>
 800b186:	f8c8 1000 	str.w	r1, [r8]
 800b18a:	e794      	b.n	800b0b6 <_strtol_l.constprop.0+0x1a>
 800b18c:	0800dce9 	.word	0x0800dce9

0800b190 <_strtol_r>:
 800b190:	f7ff bf84 	b.w	800b09c <_strtol_l.constprop.0>

0800b194 <__ssputs_r>:
 800b194:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b198:	688e      	ldr	r6, [r1, #8]
 800b19a:	461f      	mov	r7, r3
 800b19c:	42be      	cmp	r6, r7
 800b19e:	680b      	ldr	r3, [r1, #0]
 800b1a0:	4682      	mov	sl, r0
 800b1a2:	460c      	mov	r4, r1
 800b1a4:	4690      	mov	r8, r2
 800b1a6:	d82d      	bhi.n	800b204 <__ssputs_r+0x70>
 800b1a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b1ac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b1b0:	d026      	beq.n	800b200 <__ssputs_r+0x6c>
 800b1b2:	6965      	ldr	r5, [r4, #20]
 800b1b4:	6909      	ldr	r1, [r1, #16]
 800b1b6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b1ba:	eba3 0901 	sub.w	r9, r3, r1
 800b1be:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b1c2:	1c7b      	adds	r3, r7, #1
 800b1c4:	444b      	add	r3, r9
 800b1c6:	106d      	asrs	r5, r5, #1
 800b1c8:	429d      	cmp	r5, r3
 800b1ca:	bf38      	it	cc
 800b1cc:	461d      	movcc	r5, r3
 800b1ce:	0553      	lsls	r3, r2, #21
 800b1d0:	d527      	bpl.n	800b222 <__ssputs_r+0x8e>
 800b1d2:	4629      	mov	r1, r5
 800b1d4:	f7fe fc1c 	bl	8009a10 <_malloc_r>
 800b1d8:	4606      	mov	r6, r0
 800b1da:	b360      	cbz	r0, 800b236 <__ssputs_r+0xa2>
 800b1dc:	6921      	ldr	r1, [r4, #16]
 800b1de:	464a      	mov	r2, r9
 800b1e0:	f000 fbde 	bl	800b9a0 <memcpy>
 800b1e4:	89a3      	ldrh	r3, [r4, #12]
 800b1e6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b1ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b1ee:	81a3      	strh	r3, [r4, #12]
 800b1f0:	6126      	str	r6, [r4, #16]
 800b1f2:	6165      	str	r5, [r4, #20]
 800b1f4:	444e      	add	r6, r9
 800b1f6:	eba5 0509 	sub.w	r5, r5, r9
 800b1fa:	6026      	str	r6, [r4, #0]
 800b1fc:	60a5      	str	r5, [r4, #8]
 800b1fe:	463e      	mov	r6, r7
 800b200:	42be      	cmp	r6, r7
 800b202:	d900      	bls.n	800b206 <__ssputs_r+0x72>
 800b204:	463e      	mov	r6, r7
 800b206:	6820      	ldr	r0, [r4, #0]
 800b208:	4632      	mov	r2, r6
 800b20a:	4641      	mov	r1, r8
 800b20c:	f000 fb6a 	bl	800b8e4 <memmove>
 800b210:	68a3      	ldr	r3, [r4, #8]
 800b212:	1b9b      	subs	r3, r3, r6
 800b214:	60a3      	str	r3, [r4, #8]
 800b216:	6823      	ldr	r3, [r4, #0]
 800b218:	4433      	add	r3, r6
 800b21a:	6023      	str	r3, [r4, #0]
 800b21c:	2000      	movs	r0, #0
 800b21e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b222:	462a      	mov	r2, r5
 800b224:	f000 ff51 	bl	800c0ca <_realloc_r>
 800b228:	4606      	mov	r6, r0
 800b22a:	2800      	cmp	r0, #0
 800b22c:	d1e0      	bne.n	800b1f0 <__ssputs_r+0x5c>
 800b22e:	6921      	ldr	r1, [r4, #16]
 800b230:	4650      	mov	r0, sl
 800b232:	f7fe fb79 	bl	8009928 <_free_r>
 800b236:	230c      	movs	r3, #12
 800b238:	f8ca 3000 	str.w	r3, [sl]
 800b23c:	89a3      	ldrh	r3, [r4, #12]
 800b23e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b242:	81a3      	strh	r3, [r4, #12]
 800b244:	f04f 30ff 	mov.w	r0, #4294967295
 800b248:	e7e9      	b.n	800b21e <__ssputs_r+0x8a>
	...

0800b24c <_svfiprintf_r>:
 800b24c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b250:	4698      	mov	r8, r3
 800b252:	898b      	ldrh	r3, [r1, #12]
 800b254:	061b      	lsls	r3, r3, #24
 800b256:	b09d      	sub	sp, #116	@ 0x74
 800b258:	4607      	mov	r7, r0
 800b25a:	460d      	mov	r5, r1
 800b25c:	4614      	mov	r4, r2
 800b25e:	d510      	bpl.n	800b282 <_svfiprintf_r+0x36>
 800b260:	690b      	ldr	r3, [r1, #16]
 800b262:	b973      	cbnz	r3, 800b282 <_svfiprintf_r+0x36>
 800b264:	2140      	movs	r1, #64	@ 0x40
 800b266:	f7fe fbd3 	bl	8009a10 <_malloc_r>
 800b26a:	6028      	str	r0, [r5, #0]
 800b26c:	6128      	str	r0, [r5, #16]
 800b26e:	b930      	cbnz	r0, 800b27e <_svfiprintf_r+0x32>
 800b270:	230c      	movs	r3, #12
 800b272:	603b      	str	r3, [r7, #0]
 800b274:	f04f 30ff 	mov.w	r0, #4294967295
 800b278:	b01d      	add	sp, #116	@ 0x74
 800b27a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b27e:	2340      	movs	r3, #64	@ 0x40
 800b280:	616b      	str	r3, [r5, #20]
 800b282:	2300      	movs	r3, #0
 800b284:	9309      	str	r3, [sp, #36]	@ 0x24
 800b286:	2320      	movs	r3, #32
 800b288:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b28c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b290:	2330      	movs	r3, #48	@ 0x30
 800b292:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b430 <_svfiprintf_r+0x1e4>
 800b296:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b29a:	f04f 0901 	mov.w	r9, #1
 800b29e:	4623      	mov	r3, r4
 800b2a0:	469a      	mov	sl, r3
 800b2a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b2a6:	b10a      	cbz	r2, 800b2ac <_svfiprintf_r+0x60>
 800b2a8:	2a25      	cmp	r2, #37	@ 0x25
 800b2aa:	d1f9      	bne.n	800b2a0 <_svfiprintf_r+0x54>
 800b2ac:	ebba 0b04 	subs.w	fp, sl, r4
 800b2b0:	d00b      	beq.n	800b2ca <_svfiprintf_r+0x7e>
 800b2b2:	465b      	mov	r3, fp
 800b2b4:	4622      	mov	r2, r4
 800b2b6:	4629      	mov	r1, r5
 800b2b8:	4638      	mov	r0, r7
 800b2ba:	f7ff ff6b 	bl	800b194 <__ssputs_r>
 800b2be:	3001      	adds	r0, #1
 800b2c0:	f000 80a7 	beq.w	800b412 <_svfiprintf_r+0x1c6>
 800b2c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b2c6:	445a      	add	r2, fp
 800b2c8:	9209      	str	r2, [sp, #36]	@ 0x24
 800b2ca:	f89a 3000 	ldrb.w	r3, [sl]
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	f000 809f 	beq.w	800b412 <_svfiprintf_r+0x1c6>
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	f04f 32ff 	mov.w	r2, #4294967295
 800b2da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b2de:	f10a 0a01 	add.w	sl, sl, #1
 800b2e2:	9304      	str	r3, [sp, #16]
 800b2e4:	9307      	str	r3, [sp, #28]
 800b2e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b2ea:	931a      	str	r3, [sp, #104]	@ 0x68
 800b2ec:	4654      	mov	r4, sl
 800b2ee:	2205      	movs	r2, #5
 800b2f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2f4:	484e      	ldr	r0, [pc, #312]	@ (800b430 <_svfiprintf_r+0x1e4>)
 800b2f6:	f7f4 ff8b 	bl	8000210 <memchr>
 800b2fa:	9a04      	ldr	r2, [sp, #16]
 800b2fc:	b9d8      	cbnz	r0, 800b336 <_svfiprintf_r+0xea>
 800b2fe:	06d0      	lsls	r0, r2, #27
 800b300:	bf44      	itt	mi
 800b302:	2320      	movmi	r3, #32
 800b304:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b308:	0711      	lsls	r1, r2, #28
 800b30a:	bf44      	itt	mi
 800b30c:	232b      	movmi	r3, #43	@ 0x2b
 800b30e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b312:	f89a 3000 	ldrb.w	r3, [sl]
 800b316:	2b2a      	cmp	r3, #42	@ 0x2a
 800b318:	d015      	beq.n	800b346 <_svfiprintf_r+0xfa>
 800b31a:	9a07      	ldr	r2, [sp, #28]
 800b31c:	4654      	mov	r4, sl
 800b31e:	2000      	movs	r0, #0
 800b320:	f04f 0c0a 	mov.w	ip, #10
 800b324:	4621      	mov	r1, r4
 800b326:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b32a:	3b30      	subs	r3, #48	@ 0x30
 800b32c:	2b09      	cmp	r3, #9
 800b32e:	d94b      	bls.n	800b3c8 <_svfiprintf_r+0x17c>
 800b330:	b1b0      	cbz	r0, 800b360 <_svfiprintf_r+0x114>
 800b332:	9207      	str	r2, [sp, #28]
 800b334:	e014      	b.n	800b360 <_svfiprintf_r+0x114>
 800b336:	eba0 0308 	sub.w	r3, r0, r8
 800b33a:	fa09 f303 	lsl.w	r3, r9, r3
 800b33e:	4313      	orrs	r3, r2
 800b340:	9304      	str	r3, [sp, #16]
 800b342:	46a2      	mov	sl, r4
 800b344:	e7d2      	b.n	800b2ec <_svfiprintf_r+0xa0>
 800b346:	9b03      	ldr	r3, [sp, #12]
 800b348:	1d19      	adds	r1, r3, #4
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	9103      	str	r1, [sp, #12]
 800b34e:	2b00      	cmp	r3, #0
 800b350:	bfbb      	ittet	lt
 800b352:	425b      	neglt	r3, r3
 800b354:	f042 0202 	orrlt.w	r2, r2, #2
 800b358:	9307      	strge	r3, [sp, #28]
 800b35a:	9307      	strlt	r3, [sp, #28]
 800b35c:	bfb8      	it	lt
 800b35e:	9204      	strlt	r2, [sp, #16]
 800b360:	7823      	ldrb	r3, [r4, #0]
 800b362:	2b2e      	cmp	r3, #46	@ 0x2e
 800b364:	d10a      	bne.n	800b37c <_svfiprintf_r+0x130>
 800b366:	7863      	ldrb	r3, [r4, #1]
 800b368:	2b2a      	cmp	r3, #42	@ 0x2a
 800b36a:	d132      	bne.n	800b3d2 <_svfiprintf_r+0x186>
 800b36c:	9b03      	ldr	r3, [sp, #12]
 800b36e:	1d1a      	adds	r2, r3, #4
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	9203      	str	r2, [sp, #12]
 800b374:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b378:	3402      	adds	r4, #2
 800b37a:	9305      	str	r3, [sp, #20]
 800b37c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b440 <_svfiprintf_r+0x1f4>
 800b380:	7821      	ldrb	r1, [r4, #0]
 800b382:	2203      	movs	r2, #3
 800b384:	4650      	mov	r0, sl
 800b386:	f7f4 ff43 	bl	8000210 <memchr>
 800b38a:	b138      	cbz	r0, 800b39c <_svfiprintf_r+0x150>
 800b38c:	9b04      	ldr	r3, [sp, #16]
 800b38e:	eba0 000a 	sub.w	r0, r0, sl
 800b392:	2240      	movs	r2, #64	@ 0x40
 800b394:	4082      	lsls	r2, r0
 800b396:	4313      	orrs	r3, r2
 800b398:	3401      	adds	r4, #1
 800b39a:	9304      	str	r3, [sp, #16]
 800b39c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3a0:	4824      	ldr	r0, [pc, #144]	@ (800b434 <_svfiprintf_r+0x1e8>)
 800b3a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b3a6:	2206      	movs	r2, #6
 800b3a8:	f7f4 ff32 	bl	8000210 <memchr>
 800b3ac:	2800      	cmp	r0, #0
 800b3ae:	d036      	beq.n	800b41e <_svfiprintf_r+0x1d2>
 800b3b0:	4b21      	ldr	r3, [pc, #132]	@ (800b438 <_svfiprintf_r+0x1ec>)
 800b3b2:	bb1b      	cbnz	r3, 800b3fc <_svfiprintf_r+0x1b0>
 800b3b4:	9b03      	ldr	r3, [sp, #12]
 800b3b6:	3307      	adds	r3, #7
 800b3b8:	f023 0307 	bic.w	r3, r3, #7
 800b3bc:	3308      	adds	r3, #8
 800b3be:	9303      	str	r3, [sp, #12]
 800b3c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3c2:	4433      	add	r3, r6
 800b3c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3c6:	e76a      	b.n	800b29e <_svfiprintf_r+0x52>
 800b3c8:	fb0c 3202 	mla	r2, ip, r2, r3
 800b3cc:	460c      	mov	r4, r1
 800b3ce:	2001      	movs	r0, #1
 800b3d0:	e7a8      	b.n	800b324 <_svfiprintf_r+0xd8>
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	3401      	adds	r4, #1
 800b3d6:	9305      	str	r3, [sp, #20]
 800b3d8:	4619      	mov	r1, r3
 800b3da:	f04f 0c0a 	mov.w	ip, #10
 800b3de:	4620      	mov	r0, r4
 800b3e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b3e4:	3a30      	subs	r2, #48	@ 0x30
 800b3e6:	2a09      	cmp	r2, #9
 800b3e8:	d903      	bls.n	800b3f2 <_svfiprintf_r+0x1a6>
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d0c6      	beq.n	800b37c <_svfiprintf_r+0x130>
 800b3ee:	9105      	str	r1, [sp, #20]
 800b3f0:	e7c4      	b.n	800b37c <_svfiprintf_r+0x130>
 800b3f2:	fb0c 2101 	mla	r1, ip, r1, r2
 800b3f6:	4604      	mov	r4, r0
 800b3f8:	2301      	movs	r3, #1
 800b3fa:	e7f0      	b.n	800b3de <_svfiprintf_r+0x192>
 800b3fc:	ab03      	add	r3, sp, #12
 800b3fe:	9300      	str	r3, [sp, #0]
 800b400:	462a      	mov	r2, r5
 800b402:	4b0e      	ldr	r3, [pc, #56]	@ (800b43c <_svfiprintf_r+0x1f0>)
 800b404:	a904      	add	r1, sp, #16
 800b406:	4638      	mov	r0, r7
 800b408:	f7fc fbc4 	bl	8007b94 <_printf_float>
 800b40c:	1c42      	adds	r2, r0, #1
 800b40e:	4606      	mov	r6, r0
 800b410:	d1d6      	bne.n	800b3c0 <_svfiprintf_r+0x174>
 800b412:	89ab      	ldrh	r3, [r5, #12]
 800b414:	065b      	lsls	r3, r3, #25
 800b416:	f53f af2d 	bmi.w	800b274 <_svfiprintf_r+0x28>
 800b41a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b41c:	e72c      	b.n	800b278 <_svfiprintf_r+0x2c>
 800b41e:	ab03      	add	r3, sp, #12
 800b420:	9300      	str	r3, [sp, #0]
 800b422:	462a      	mov	r2, r5
 800b424:	4b05      	ldr	r3, [pc, #20]	@ (800b43c <_svfiprintf_r+0x1f0>)
 800b426:	a904      	add	r1, sp, #16
 800b428:	4638      	mov	r0, r7
 800b42a:	f7fc fe4b 	bl	80080c4 <_printf_i>
 800b42e:	e7ed      	b.n	800b40c <_svfiprintf_r+0x1c0>
 800b430:	0800dde9 	.word	0x0800dde9
 800b434:	0800ddf3 	.word	0x0800ddf3
 800b438:	08007b95 	.word	0x08007b95
 800b43c:	0800b195 	.word	0x0800b195
 800b440:	0800ddef 	.word	0x0800ddef

0800b444 <__sfputc_r>:
 800b444:	6893      	ldr	r3, [r2, #8]
 800b446:	3b01      	subs	r3, #1
 800b448:	2b00      	cmp	r3, #0
 800b44a:	b410      	push	{r4}
 800b44c:	6093      	str	r3, [r2, #8]
 800b44e:	da08      	bge.n	800b462 <__sfputc_r+0x1e>
 800b450:	6994      	ldr	r4, [r2, #24]
 800b452:	42a3      	cmp	r3, r4
 800b454:	db01      	blt.n	800b45a <__sfputc_r+0x16>
 800b456:	290a      	cmp	r1, #10
 800b458:	d103      	bne.n	800b462 <__sfputc_r+0x1e>
 800b45a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b45e:	f7fd bafa 	b.w	8008a56 <__swbuf_r>
 800b462:	6813      	ldr	r3, [r2, #0]
 800b464:	1c58      	adds	r0, r3, #1
 800b466:	6010      	str	r0, [r2, #0]
 800b468:	7019      	strb	r1, [r3, #0]
 800b46a:	4608      	mov	r0, r1
 800b46c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b470:	4770      	bx	lr

0800b472 <__sfputs_r>:
 800b472:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b474:	4606      	mov	r6, r0
 800b476:	460f      	mov	r7, r1
 800b478:	4614      	mov	r4, r2
 800b47a:	18d5      	adds	r5, r2, r3
 800b47c:	42ac      	cmp	r4, r5
 800b47e:	d101      	bne.n	800b484 <__sfputs_r+0x12>
 800b480:	2000      	movs	r0, #0
 800b482:	e007      	b.n	800b494 <__sfputs_r+0x22>
 800b484:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b488:	463a      	mov	r2, r7
 800b48a:	4630      	mov	r0, r6
 800b48c:	f7ff ffda 	bl	800b444 <__sfputc_r>
 800b490:	1c43      	adds	r3, r0, #1
 800b492:	d1f3      	bne.n	800b47c <__sfputs_r+0xa>
 800b494:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b498 <_vfiprintf_r>:
 800b498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b49c:	460d      	mov	r5, r1
 800b49e:	b09d      	sub	sp, #116	@ 0x74
 800b4a0:	4614      	mov	r4, r2
 800b4a2:	4698      	mov	r8, r3
 800b4a4:	4606      	mov	r6, r0
 800b4a6:	b118      	cbz	r0, 800b4b0 <_vfiprintf_r+0x18>
 800b4a8:	6a03      	ldr	r3, [r0, #32]
 800b4aa:	b90b      	cbnz	r3, 800b4b0 <_vfiprintf_r+0x18>
 800b4ac:	f7fd f9ca 	bl	8008844 <__sinit>
 800b4b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b4b2:	07d9      	lsls	r1, r3, #31
 800b4b4:	d405      	bmi.n	800b4c2 <_vfiprintf_r+0x2a>
 800b4b6:	89ab      	ldrh	r3, [r5, #12]
 800b4b8:	059a      	lsls	r2, r3, #22
 800b4ba:	d402      	bmi.n	800b4c2 <_vfiprintf_r+0x2a>
 800b4bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b4be:	f7fd fbdc 	bl	8008c7a <__retarget_lock_acquire_recursive>
 800b4c2:	89ab      	ldrh	r3, [r5, #12]
 800b4c4:	071b      	lsls	r3, r3, #28
 800b4c6:	d501      	bpl.n	800b4cc <_vfiprintf_r+0x34>
 800b4c8:	692b      	ldr	r3, [r5, #16]
 800b4ca:	b99b      	cbnz	r3, 800b4f4 <_vfiprintf_r+0x5c>
 800b4cc:	4629      	mov	r1, r5
 800b4ce:	4630      	mov	r0, r6
 800b4d0:	f7fd fb00 	bl	8008ad4 <__swsetup_r>
 800b4d4:	b170      	cbz	r0, 800b4f4 <_vfiprintf_r+0x5c>
 800b4d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b4d8:	07dc      	lsls	r4, r3, #31
 800b4da:	d504      	bpl.n	800b4e6 <_vfiprintf_r+0x4e>
 800b4dc:	f04f 30ff 	mov.w	r0, #4294967295
 800b4e0:	b01d      	add	sp, #116	@ 0x74
 800b4e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4e6:	89ab      	ldrh	r3, [r5, #12]
 800b4e8:	0598      	lsls	r0, r3, #22
 800b4ea:	d4f7      	bmi.n	800b4dc <_vfiprintf_r+0x44>
 800b4ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b4ee:	f7fd fbc5 	bl	8008c7c <__retarget_lock_release_recursive>
 800b4f2:	e7f3      	b.n	800b4dc <_vfiprintf_r+0x44>
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4f8:	2320      	movs	r3, #32
 800b4fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b4fe:	f8cd 800c 	str.w	r8, [sp, #12]
 800b502:	2330      	movs	r3, #48	@ 0x30
 800b504:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b6b4 <_vfiprintf_r+0x21c>
 800b508:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b50c:	f04f 0901 	mov.w	r9, #1
 800b510:	4623      	mov	r3, r4
 800b512:	469a      	mov	sl, r3
 800b514:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b518:	b10a      	cbz	r2, 800b51e <_vfiprintf_r+0x86>
 800b51a:	2a25      	cmp	r2, #37	@ 0x25
 800b51c:	d1f9      	bne.n	800b512 <_vfiprintf_r+0x7a>
 800b51e:	ebba 0b04 	subs.w	fp, sl, r4
 800b522:	d00b      	beq.n	800b53c <_vfiprintf_r+0xa4>
 800b524:	465b      	mov	r3, fp
 800b526:	4622      	mov	r2, r4
 800b528:	4629      	mov	r1, r5
 800b52a:	4630      	mov	r0, r6
 800b52c:	f7ff ffa1 	bl	800b472 <__sfputs_r>
 800b530:	3001      	adds	r0, #1
 800b532:	f000 80a7 	beq.w	800b684 <_vfiprintf_r+0x1ec>
 800b536:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b538:	445a      	add	r2, fp
 800b53a:	9209      	str	r2, [sp, #36]	@ 0x24
 800b53c:	f89a 3000 	ldrb.w	r3, [sl]
 800b540:	2b00      	cmp	r3, #0
 800b542:	f000 809f 	beq.w	800b684 <_vfiprintf_r+0x1ec>
 800b546:	2300      	movs	r3, #0
 800b548:	f04f 32ff 	mov.w	r2, #4294967295
 800b54c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b550:	f10a 0a01 	add.w	sl, sl, #1
 800b554:	9304      	str	r3, [sp, #16]
 800b556:	9307      	str	r3, [sp, #28]
 800b558:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b55c:	931a      	str	r3, [sp, #104]	@ 0x68
 800b55e:	4654      	mov	r4, sl
 800b560:	2205      	movs	r2, #5
 800b562:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b566:	4853      	ldr	r0, [pc, #332]	@ (800b6b4 <_vfiprintf_r+0x21c>)
 800b568:	f7f4 fe52 	bl	8000210 <memchr>
 800b56c:	9a04      	ldr	r2, [sp, #16]
 800b56e:	b9d8      	cbnz	r0, 800b5a8 <_vfiprintf_r+0x110>
 800b570:	06d1      	lsls	r1, r2, #27
 800b572:	bf44      	itt	mi
 800b574:	2320      	movmi	r3, #32
 800b576:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b57a:	0713      	lsls	r3, r2, #28
 800b57c:	bf44      	itt	mi
 800b57e:	232b      	movmi	r3, #43	@ 0x2b
 800b580:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b584:	f89a 3000 	ldrb.w	r3, [sl]
 800b588:	2b2a      	cmp	r3, #42	@ 0x2a
 800b58a:	d015      	beq.n	800b5b8 <_vfiprintf_r+0x120>
 800b58c:	9a07      	ldr	r2, [sp, #28]
 800b58e:	4654      	mov	r4, sl
 800b590:	2000      	movs	r0, #0
 800b592:	f04f 0c0a 	mov.w	ip, #10
 800b596:	4621      	mov	r1, r4
 800b598:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b59c:	3b30      	subs	r3, #48	@ 0x30
 800b59e:	2b09      	cmp	r3, #9
 800b5a0:	d94b      	bls.n	800b63a <_vfiprintf_r+0x1a2>
 800b5a2:	b1b0      	cbz	r0, 800b5d2 <_vfiprintf_r+0x13a>
 800b5a4:	9207      	str	r2, [sp, #28]
 800b5a6:	e014      	b.n	800b5d2 <_vfiprintf_r+0x13a>
 800b5a8:	eba0 0308 	sub.w	r3, r0, r8
 800b5ac:	fa09 f303 	lsl.w	r3, r9, r3
 800b5b0:	4313      	orrs	r3, r2
 800b5b2:	9304      	str	r3, [sp, #16]
 800b5b4:	46a2      	mov	sl, r4
 800b5b6:	e7d2      	b.n	800b55e <_vfiprintf_r+0xc6>
 800b5b8:	9b03      	ldr	r3, [sp, #12]
 800b5ba:	1d19      	adds	r1, r3, #4
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	9103      	str	r1, [sp, #12]
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	bfbb      	ittet	lt
 800b5c4:	425b      	neglt	r3, r3
 800b5c6:	f042 0202 	orrlt.w	r2, r2, #2
 800b5ca:	9307      	strge	r3, [sp, #28]
 800b5cc:	9307      	strlt	r3, [sp, #28]
 800b5ce:	bfb8      	it	lt
 800b5d0:	9204      	strlt	r2, [sp, #16]
 800b5d2:	7823      	ldrb	r3, [r4, #0]
 800b5d4:	2b2e      	cmp	r3, #46	@ 0x2e
 800b5d6:	d10a      	bne.n	800b5ee <_vfiprintf_r+0x156>
 800b5d8:	7863      	ldrb	r3, [r4, #1]
 800b5da:	2b2a      	cmp	r3, #42	@ 0x2a
 800b5dc:	d132      	bne.n	800b644 <_vfiprintf_r+0x1ac>
 800b5de:	9b03      	ldr	r3, [sp, #12]
 800b5e0:	1d1a      	adds	r2, r3, #4
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	9203      	str	r2, [sp, #12]
 800b5e6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b5ea:	3402      	adds	r4, #2
 800b5ec:	9305      	str	r3, [sp, #20]
 800b5ee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b6c4 <_vfiprintf_r+0x22c>
 800b5f2:	7821      	ldrb	r1, [r4, #0]
 800b5f4:	2203      	movs	r2, #3
 800b5f6:	4650      	mov	r0, sl
 800b5f8:	f7f4 fe0a 	bl	8000210 <memchr>
 800b5fc:	b138      	cbz	r0, 800b60e <_vfiprintf_r+0x176>
 800b5fe:	9b04      	ldr	r3, [sp, #16]
 800b600:	eba0 000a 	sub.w	r0, r0, sl
 800b604:	2240      	movs	r2, #64	@ 0x40
 800b606:	4082      	lsls	r2, r0
 800b608:	4313      	orrs	r3, r2
 800b60a:	3401      	adds	r4, #1
 800b60c:	9304      	str	r3, [sp, #16]
 800b60e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b612:	4829      	ldr	r0, [pc, #164]	@ (800b6b8 <_vfiprintf_r+0x220>)
 800b614:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b618:	2206      	movs	r2, #6
 800b61a:	f7f4 fdf9 	bl	8000210 <memchr>
 800b61e:	2800      	cmp	r0, #0
 800b620:	d03f      	beq.n	800b6a2 <_vfiprintf_r+0x20a>
 800b622:	4b26      	ldr	r3, [pc, #152]	@ (800b6bc <_vfiprintf_r+0x224>)
 800b624:	bb1b      	cbnz	r3, 800b66e <_vfiprintf_r+0x1d6>
 800b626:	9b03      	ldr	r3, [sp, #12]
 800b628:	3307      	adds	r3, #7
 800b62a:	f023 0307 	bic.w	r3, r3, #7
 800b62e:	3308      	adds	r3, #8
 800b630:	9303      	str	r3, [sp, #12]
 800b632:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b634:	443b      	add	r3, r7
 800b636:	9309      	str	r3, [sp, #36]	@ 0x24
 800b638:	e76a      	b.n	800b510 <_vfiprintf_r+0x78>
 800b63a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b63e:	460c      	mov	r4, r1
 800b640:	2001      	movs	r0, #1
 800b642:	e7a8      	b.n	800b596 <_vfiprintf_r+0xfe>
 800b644:	2300      	movs	r3, #0
 800b646:	3401      	adds	r4, #1
 800b648:	9305      	str	r3, [sp, #20]
 800b64a:	4619      	mov	r1, r3
 800b64c:	f04f 0c0a 	mov.w	ip, #10
 800b650:	4620      	mov	r0, r4
 800b652:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b656:	3a30      	subs	r2, #48	@ 0x30
 800b658:	2a09      	cmp	r2, #9
 800b65a:	d903      	bls.n	800b664 <_vfiprintf_r+0x1cc>
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d0c6      	beq.n	800b5ee <_vfiprintf_r+0x156>
 800b660:	9105      	str	r1, [sp, #20]
 800b662:	e7c4      	b.n	800b5ee <_vfiprintf_r+0x156>
 800b664:	fb0c 2101 	mla	r1, ip, r1, r2
 800b668:	4604      	mov	r4, r0
 800b66a:	2301      	movs	r3, #1
 800b66c:	e7f0      	b.n	800b650 <_vfiprintf_r+0x1b8>
 800b66e:	ab03      	add	r3, sp, #12
 800b670:	9300      	str	r3, [sp, #0]
 800b672:	462a      	mov	r2, r5
 800b674:	4b12      	ldr	r3, [pc, #72]	@ (800b6c0 <_vfiprintf_r+0x228>)
 800b676:	a904      	add	r1, sp, #16
 800b678:	4630      	mov	r0, r6
 800b67a:	f7fc fa8b 	bl	8007b94 <_printf_float>
 800b67e:	4607      	mov	r7, r0
 800b680:	1c78      	adds	r0, r7, #1
 800b682:	d1d6      	bne.n	800b632 <_vfiprintf_r+0x19a>
 800b684:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b686:	07d9      	lsls	r1, r3, #31
 800b688:	d405      	bmi.n	800b696 <_vfiprintf_r+0x1fe>
 800b68a:	89ab      	ldrh	r3, [r5, #12]
 800b68c:	059a      	lsls	r2, r3, #22
 800b68e:	d402      	bmi.n	800b696 <_vfiprintf_r+0x1fe>
 800b690:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b692:	f7fd faf3 	bl	8008c7c <__retarget_lock_release_recursive>
 800b696:	89ab      	ldrh	r3, [r5, #12]
 800b698:	065b      	lsls	r3, r3, #25
 800b69a:	f53f af1f 	bmi.w	800b4dc <_vfiprintf_r+0x44>
 800b69e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b6a0:	e71e      	b.n	800b4e0 <_vfiprintf_r+0x48>
 800b6a2:	ab03      	add	r3, sp, #12
 800b6a4:	9300      	str	r3, [sp, #0]
 800b6a6:	462a      	mov	r2, r5
 800b6a8:	4b05      	ldr	r3, [pc, #20]	@ (800b6c0 <_vfiprintf_r+0x228>)
 800b6aa:	a904      	add	r1, sp, #16
 800b6ac:	4630      	mov	r0, r6
 800b6ae:	f7fc fd09 	bl	80080c4 <_printf_i>
 800b6b2:	e7e4      	b.n	800b67e <_vfiprintf_r+0x1e6>
 800b6b4:	0800dde9 	.word	0x0800dde9
 800b6b8:	0800ddf3 	.word	0x0800ddf3
 800b6bc:	08007b95 	.word	0x08007b95
 800b6c0:	0800b473 	.word	0x0800b473
 800b6c4:	0800ddef 	.word	0x0800ddef

0800b6c8 <__sflush_r>:
 800b6c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b6cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6d0:	0716      	lsls	r6, r2, #28
 800b6d2:	4605      	mov	r5, r0
 800b6d4:	460c      	mov	r4, r1
 800b6d6:	d454      	bmi.n	800b782 <__sflush_r+0xba>
 800b6d8:	684b      	ldr	r3, [r1, #4]
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	dc02      	bgt.n	800b6e4 <__sflush_r+0x1c>
 800b6de:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	dd48      	ble.n	800b776 <__sflush_r+0xae>
 800b6e4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b6e6:	2e00      	cmp	r6, #0
 800b6e8:	d045      	beq.n	800b776 <__sflush_r+0xae>
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b6f0:	682f      	ldr	r7, [r5, #0]
 800b6f2:	6a21      	ldr	r1, [r4, #32]
 800b6f4:	602b      	str	r3, [r5, #0]
 800b6f6:	d030      	beq.n	800b75a <__sflush_r+0x92>
 800b6f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b6fa:	89a3      	ldrh	r3, [r4, #12]
 800b6fc:	0759      	lsls	r1, r3, #29
 800b6fe:	d505      	bpl.n	800b70c <__sflush_r+0x44>
 800b700:	6863      	ldr	r3, [r4, #4]
 800b702:	1ad2      	subs	r2, r2, r3
 800b704:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b706:	b10b      	cbz	r3, 800b70c <__sflush_r+0x44>
 800b708:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b70a:	1ad2      	subs	r2, r2, r3
 800b70c:	2300      	movs	r3, #0
 800b70e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b710:	6a21      	ldr	r1, [r4, #32]
 800b712:	4628      	mov	r0, r5
 800b714:	47b0      	blx	r6
 800b716:	1c43      	adds	r3, r0, #1
 800b718:	89a3      	ldrh	r3, [r4, #12]
 800b71a:	d106      	bne.n	800b72a <__sflush_r+0x62>
 800b71c:	6829      	ldr	r1, [r5, #0]
 800b71e:	291d      	cmp	r1, #29
 800b720:	d82b      	bhi.n	800b77a <__sflush_r+0xb2>
 800b722:	4a2a      	ldr	r2, [pc, #168]	@ (800b7cc <__sflush_r+0x104>)
 800b724:	410a      	asrs	r2, r1
 800b726:	07d6      	lsls	r6, r2, #31
 800b728:	d427      	bmi.n	800b77a <__sflush_r+0xb2>
 800b72a:	2200      	movs	r2, #0
 800b72c:	6062      	str	r2, [r4, #4]
 800b72e:	04d9      	lsls	r1, r3, #19
 800b730:	6922      	ldr	r2, [r4, #16]
 800b732:	6022      	str	r2, [r4, #0]
 800b734:	d504      	bpl.n	800b740 <__sflush_r+0x78>
 800b736:	1c42      	adds	r2, r0, #1
 800b738:	d101      	bne.n	800b73e <__sflush_r+0x76>
 800b73a:	682b      	ldr	r3, [r5, #0]
 800b73c:	b903      	cbnz	r3, 800b740 <__sflush_r+0x78>
 800b73e:	6560      	str	r0, [r4, #84]	@ 0x54
 800b740:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b742:	602f      	str	r7, [r5, #0]
 800b744:	b1b9      	cbz	r1, 800b776 <__sflush_r+0xae>
 800b746:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b74a:	4299      	cmp	r1, r3
 800b74c:	d002      	beq.n	800b754 <__sflush_r+0x8c>
 800b74e:	4628      	mov	r0, r5
 800b750:	f7fe f8ea 	bl	8009928 <_free_r>
 800b754:	2300      	movs	r3, #0
 800b756:	6363      	str	r3, [r4, #52]	@ 0x34
 800b758:	e00d      	b.n	800b776 <__sflush_r+0xae>
 800b75a:	2301      	movs	r3, #1
 800b75c:	4628      	mov	r0, r5
 800b75e:	47b0      	blx	r6
 800b760:	4602      	mov	r2, r0
 800b762:	1c50      	adds	r0, r2, #1
 800b764:	d1c9      	bne.n	800b6fa <__sflush_r+0x32>
 800b766:	682b      	ldr	r3, [r5, #0]
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d0c6      	beq.n	800b6fa <__sflush_r+0x32>
 800b76c:	2b1d      	cmp	r3, #29
 800b76e:	d001      	beq.n	800b774 <__sflush_r+0xac>
 800b770:	2b16      	cmp	r3, #22
 800b772:	d11e      	bne.n	800b7b2 <__sflush_r+0xea>
 800b774:	602f      	str	r7, [r5, #0]
 800b776:	2000      	movs	r0, #0
 800b778:	e022      	b.n	800b7c0 <__sflush_r+0xf8>
 800b77a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b77e:	b21b      	sxth	r3, r3
 800b780:	e01b      	b.n	800b7ba <__sflush_r+0xf2>
 800b782:	690f      	ldr	r7, [r1, #16]
 800b784:	2f00      	cmp	r7, #0
 800b786:	d0f6      	beq.n	800b776 <__sflush_r+0xae>
 800b788:	0793      	lsls	r3, r2, #30
 800b78a:	680e      	ldr	r6, [r1, #0]
 800b78c:	bf08      	it	eq
 800b78e:	694b      	ldreq	r3, [r1, #20]
 800b790:	600f      	str	r7, [r1, #0]
 800b792:	bf18      	it	ne
 800b794:	2300      	movne	r3, #0
 800b796:	eba6 0807 	sub.w	r8, r6, r7
 800b79a:	608b      	str	r3, [r1, #8]
 800b79c:	f1b8 0f00 	cmp.w	r8, #0
 800b7a0:	dde9      	ble.n	800b776 <__sflush_r+0xae>
 800b7a2:	6a21      	ldr	r1, [r4, #32]
 800b7a4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b7a6:	4643      	mov	r3, r8
 800b7a8:	463a      	mov	r2, r7
 800b7aa:	4628      	mov	r0, r5
 800b7ac:	47b0      	blx	r6
 800b7ae:	2800      	cmp	r0, #0
 800b7b0:	dc08      	bgt.n	800b7c4 <__sflush_r+0xfc>
 800b7b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b7ba:	81a3      	strh	r3, [r4, #12]
 800b7bc:	f04f 30ff 	mov.w	r0, #4294967295
 800b7c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7c4:	4407      	add	r7, r0
 800b7c6:	eba8 0800 	sub.w	r8, r8, r0
 800b7ca:	e7e7      	b.n	800b79c <__sflush_r+0xd4>
 800b7cc:	dfbffffe 	.word	0xdfbffffe

0800b7d0 <_fflush_r>:
 800b7d0:	b538      	push	{r3, r4, r5, lr}
 800b7d2:	690b      	ldr	r3, [r1, #16]
 800b7d4:	4605      	mov	r5, r0
 800b7d6:	460c      	mov	r4, r1
 800b7d8:	b913      	cbnz	r3, 800b7e0 <_fflush_r+0x10>
 800b7da:	2500      	movs	r5, #0
 800b7dc:	4628      	mov	r0, r5
 800b7de:	bd38      	pop	{r3, r4, r5, pc}
 800b7e0:	b118      	cbz	r0, 800b7ea <_fflush_r+0x1a>
 800b7e2:	6a03      	ldr	r3, [r0, #32]
 800b7e4:	b90b      	cbnz	r3, 800b7ea <_fflush_r+0x1a>
 800b7e6:	f7fd f82d 	bl	8008844 <__sinit>
 800b7ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d0f3      	beq.n	800b7da <_fflush_r+0xa>
 800b7f2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b7f4:	07d0      	lsls	r0, r2, #31
 800b7f6:	d404      	bmi.n	800b802 <_fflush_r+0x32>
 800b7f8:	0599      	lsls	r1, r3, #22
 800b7fa:	d402      	bmi.n	800b802 <_fflush_r+0x32>
 800b7fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b7fe:	f7fd fa3c 	bl	8008c7a <__retarget_lock_acquire_recursive>
 800b802:	4628      	mov	r0, r5
 800b804:	4621      	mov	r1, r4
 800b806:	f7ff ff5f 	bl	800b6c8 <__sflush_r>
 800b80a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b80c:	07da      	lsls	r2, r3, #31
 800b80e:	4605      	mov	r5, r0
 800b810:	d4e4      	bmi.n	800b7dc <_fflush_r+0xc>
 800b812:	89a3      	ldrh	r3, [r4, #12]
 800b814:	059b      	lsls	r3, r3, #22
 800b816:	d4e1      	bmi.n	800b7dc <_fflush_r+0xc>
 800b818:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b81a:	f7fd fa2f 	bl	8008c7c <__retarget_lock_release_recursive>
 800b81e:	e7dd      	b.n	800b7dc <_fflush_r+0xc>

0800b820 <__swhatbuf_r>:
 800b820:	b570      	push	{r4, r5, r6, lr}
 800b822:	460c      	mov	r4, r1
 800b824:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b828:	2900      	cmp	r1, #0
 800b82a:	b096      	sub	sp, #88	@ 0x58
 800b82c:	4615      	mov	r5, r2
 800b82e:	461e      	mov	r6, r3
 800b830:	da0d      	bge.n	800b84e <__swhatbuf_r+0x2e>
 800b832:	89a3      	ldrh	r3, [r4, #12]
 800b834:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b838:	f04f 0100 	mov.w	r1, #0
 800b83c:	bf14      	ite	ne
 800b83e:	2340      	movne	r3, #64	@ 0x40
 800b840:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b844:	2000      	movs	r0, #0
 800b846:	6031      	str	r1, [r6, #0]
 800b848:	602b      	str	r3, [r5, #0]
 800b84a:	b016      	add	sp, #88	@ 0x58
 800b84c:	bd70      	pop	{r4, r5, r6, pc}
 800b84e:	466a      	mov	r2, sp
 800b850:	f000 f874 	bl	800b93c <_fstat_r>
 800b854:	2800      	cmp	r0, #0
 800b856:	dbec      	blt.n	800b832 <__swhatbuf_r+0x12>
 800b858:	9901      	ldr	r1, [sp, #4]
 800b85a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b85e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b862:	4259      	negs	r1, r3
 800b864:	4159      	adcs	r1, r3
 800b866:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b86a:	e7eb      	b.n	800b844 <__swhatbuf_r+0x24>

0800b86c <__smakebuf_r>:
 800b86c:	898b      	ldrh	r3, [r1, #12]
 800b86e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b870:	079d      	lsls	r5, r3, #30
 800b872:	4606      	mov	r6, r0
 800b874:	460c      	mov	r4, r1
 800b876:	d507      	bpl.n	800b888 <__smakebuf_r+0x1c>
 800b878:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b87c:	6023      	str	r3, [r4, #0]
 800b87e:	6123      	str	r3, [r4, #16]
 800b880:	2301      	movs	r3, #1
 800b882:	6163      	str	r3, [r4, #20]
 800b884:	b003      	add	sp, #12
 800b886:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b888:	ab01      	add	r3, sp, #4
 800b88a:	466a      	mov	r2, sp
 800b88c:	f7ff ffc8 	bl	800b820 <__swhatbuf_r>
 800b890:	9f00      	ldr	r7, [sp, #0]
 800b892:	4605      	mov	r5, r0
 800b894:	4639      	mov	r1, r7
 800b896:	4630      	mov	r0, r6
 800b898:	f7fe f8ba 	bl	8009a10 <_malloc_r>
 800b89c:	b948      	cbnz	r0, 800b8b2 <__smakebuf_r+0x46>
 800b89e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b8a2:	059a      	lsls	r2, r3, #22
 800b8a4:	d4ee      	bmi.n	800b884 <__smakebuf_r+0x18>
 800b8a6:	f023 0303 	bic.w	r3, r3, #3
 800b8aa:	f043 0302 	orr.w	r3, r3, #2
 800b8ae:	81a3      	strh	r3, [r4, #12]
 800b8b0:	e7e2      	b.n	800b878 <__smakebuf_r+0xc>
 800b8b2:	89a3      	ldrh	r3, [r4, #12]
 800b8b4:	6020      	str	r0, [r4, #0]
 800b8b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b8ba:	81a3      	strh	r3, [r4, #12]
 800b8bc:	9b01      	ldr	r3, [sp, #4]
 800b8be:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b8c2:	b15b      	cbz	r3, 800b8dc <__smakebuf_r+0x70>
 800b8c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b8c8:	4630      	mov	r0, r6
 800b8ca:	f000 f849 	bl	800b960 <_isatty_r>
 800b8ce:	b128      	cbz	r0, 800b8dc <__smakebuf_r+0x70>
 800b8d0:	89a3      	ldrh	r3, [r4, #12]
 800b8d2:	f023 0303 	bic.w	r3, r3, #3
 800b8d6:	f043 0301 	orr.w	r3, r3, #1
 800b8da:	81a3      	strh	r3, [r4, #12]
 800b8dc:	89a3      	ldrh	r3, [r4, #12]
 800b8de:	431d      	orrs	r5, r3
 800b8e0:	81a5      	strh	r5, [r4, #12]
 800b8e2:	e7cf      	b.n	800b884 <__smakebuf_r+0x18>

0800b8e4 <memmove>:
 800b8e4:	4288      	cmp	r0, r1
 800b8e6:	b510      	push	{r4, lr}
 800b8e8:	eb01 0402 	add.w	r4, r1, r2
 800b8ec:	d902      	bls.n	800b8f4 <memmove+0x10>
 800b8ee:	4284      	cmp	r4, r0
 800b8f0:	4623      	mov	r3, r4
 800b8f2:	d807      	bhi.n	800b904 <memmove+0x20>
 800b8f4:	1e43      	subs	r3, r0, #1
 800b8f6:	42a1      	cmp	r1, r4
 800b8f8:	d008      	beq.n	800b90c <memmove+0x28>
 800b8fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b8fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b902:	e7f8      	b.n	800b8f6 <memmove+0x12>
 800b904:	4402      	add	r2, r0
 800b906:	4601      	mov	r1, r0
 800b908:	428a      	cmp	r2, r1
 800b90a:	d100      	bne.n	800b90e <memmove+0x2a>
 800b90c:	bd10      	pop	{r4, pc}
 800b90e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b912:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b916:	e7f7      	b.n	800b908 <memmove+0x24>

0800b918 <strncmp>:
 800b918:	b510      	push	{r4, lr}
 800b91a:	b16a      	cbz	r2, 800b938 <strncmp+0x20>
 800b91c:	3901      	subs	r1, #1
 800b91e:	1884      	adds	r4, r0, r2
 800b920:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b924:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b928:	429a      	cmp	r2, r3
 800b92a:	d103      	bne.n	800b934 <strncmp+0x1c>
 800b92c:	42a0      	cmp	r0, r4
 800b92e:	d001      	beq.n	800b934 <strncmp+0x1c>
 800b930:	2a00      	cmp	r2, #0
 800b932:	d1f5      	bne.n	800b920 <strncmp+0x8>
 800b934:	1ad0      	subs	r0, r2, r3
 800b936:	bd10      	pop	{r4, pc}
 800b938:	4610      	mov	r0, r2
 800b93a:	e7fc      	b.n	800b936 <strncmp+0x1e>

0800b93c <_fstat_r>:
 800b93c:	b538      	push	{r3, r4, r5, lr}
 800b93e:	4d07      	ldr	r5, [pc, #28]	@ (800b95c <_fstat_r+0x20>)
 800b940:	2300      	movs	r3, #0
 800b942:	4604      	mov	r4, r0
 800b944:	4608      	mov	r0, r1
 800b946:	4611      	mov	r1, r2
 800b948:	602b      	str	r3, [r5, #0]
 800b94a:	f7f7 f98f 	bl	8002c6c <_fstat>
 800b94e:	1c43      	adds	r3, r0, #1
 800b950:	d102      	bne.n	800b958 <_fstat_r+0x1c>
 800b952:	682b      	ldr	r3, [r5, #0]
 800b954:	b103      	cbz	r3, 800b958 <_fstat_r+0x1c>
 800b956:	6023      	str	r3, [r4, #0]
 800b958:	bd38      	pop	{r3, r4, r5, pc}
 800b95a:	bf00      	nop
 800b95c:	20000720 	.word	0x20000720

0800b960 <_isatty_r>:
 800b960:	b538      	push	{r3, r4, r5, lr}
 800b962:	4d06      	ldr	r5, [pc, #24]	@ (800b97c <_isatty_r+0x1c>)
 800b964:	2300      	movs	r3, #0
 800b966:	4604      	mov	r4, r0
 800b968:	4608      	mov	r0, r1
 800b96a:	602b      	str	r3, [r5, #0]
 800b96c:	f7f7 f98e 	bl	8002c8c <_isatty>
 800b970:	1c43      	adds	r3, r0, #1
 800b972:	d102      	bne.n	800b97a <_isatty_r+0x1a>
 800b974:	682b      	ldr	r3, [r5, #0]
 800b976:	b103      	cbz	r3, 800b97a <_isatty_r+0x1a>
 800b978:	6023      	str	r3, [r4, #0]
 800b97a:	bd38      	pop	{r3, r4, r5, pc}
 800b97c:	20000720 	.word	0x20000720

0800b980 <_sbrk_r>:
 800b980:	b538      	push	{r3, r4, r5, lr}
 800b982:	4d06      	ldr	r5, [pc, #24]	@ (800b99c <_sbrk_r+0x1c>)
 800b984:	2300      	movs	r3, #0
 800b986:	4604      	mov	r4, r0
 800b988:	4608      	mov	r0, r1
 800b98a:	602b      	str	r3, [r5, #0]
 800b98c:	f7f7 f996 	bl	8002cbc <_sbrk>
 800b990:	1c43      	adds	r3, r0, #1
 800b992:	d102      	bne.n	800b99a <_sbrk_r+0x1a>
 800b994:	682b      	ldr	r3, [r5, #0]
 800b996:	b103      	cbz	r3, 800b99a <_sbrk_r+0x1a>
 800b998:	6023      	str	r3, [r4, #0]
 800b99a:	bd38      	pop	{r3, r4, r5, pc}
 800b99c:	20000720 	.word	0x20000720

0800b9a0 <memcpy>:
 800b9a0:	440a      	add	r2, r1
 800b9a2:	4291      	cmp	r1, r2
 800b9a4:	f100 33ff 	add.w	r3, r0, #4294967295
 800b9a8:	d100      	bne.n	800b9ac <memcpy+0xc>
 800b9aa:	4770      	bx	lr
 800b9ac:	b510      	push	{r4, lr}
 800b9ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b9b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b9b6:	4291      	cmp	r1, r2
 800b9b8:	d1f9      	bne.n	800b9ae <memcpy+0xe>
 800b9ba:	bd10      	pop	{r4, pc}
 800b9bc:	0000      	movs	r0, r0
	...

0800b9c0 <nan>:
 800b9c0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b9c8 <nan+0x8>
 800b9c4:	4770      	bx	lr
 800b9c6:	bf00      	nop
 800b9c8:	00000000 	.word	0x00000000
 800b9cc:	7ff80000 	.word	0x7ff80000

0800b9d0 <__assert_func>:
 800b9d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b9d2:	4614      	mov	r4, r2
 800b9d4:	461a      	mov	r2, r3
 800b9d6:	4b09      	ldr	r3, [pc, #36]	@ (800b9fc <__assert_func+0x2c>)
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	4605      	mov	r5, r0
 800b9dc:	68d8      	ldr	r0, [r3, #12]
 800b9de:	b954      	cbnz	r4, 800b9f6 <__assert_func+0x26>
 800b9e0:	4b07      	ldr	r3, [pc, #28]	@ (800ba00 <__assert_func+0x30>)
 800b9e2:	461c      	mov	r4, r3
 800b9e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b9e8:	9100      	str	r1, [sp, #0]
 800b9ea:	462b      	mov	r3, r5
 800b9ec:	4905      	ldr	r1, [pc, #20]	@ (800ba04 <__assert_func+0x34>)
 800b9ee:	f000 fba7 	bl	800c140 <fiprintf>
 800b9f2:	f000 fbb7 	bl	800c164 <abort>
 800b9f6:	4b04      	ldr	r3, [pc, #16]	@ (800ba08 <__assert_func+0x38>)
 800b9f8:	e7f4      	b.n	800b9e4 <__assert_func+0x14>
 800b9fa:	bf00      	nop
 800b9fc:	20000028 	.word	0x20000028
 800ba00:	0800de3d 	.word	0x0800de3d
 800ba04:	0800de0f 	.word	0x0800de0f
 800ba08:	0800de02 	.word	0x0800de02

0800ba0c <_calloc_r>:
 800ba0c:	b570      	push	{r4, r5, r6, lr}
 800ba0e:	fba1 5402 	umull	r5, r4, r1, r2
 800ba12:	b93c      	cbnz	r4, 800ba24 <_calloc_r+0x18>
 800ba14:	4629      	mov	r1, r5
 800ba16:	f7fd fffb 	bl	8009a10 <_malloc_r>
 800ba1a:	4606      	mov	r6, r0
 800ba1c:	b928      	cbnz	r0, 800ba2a <_calloc_r+0x1e>
 800ba1e:	2600      	movs	r6, #0
 800ba20:	4630      	mov	r0, r6
 800ba22:	bd70      	pop	{r4, r5, r6, pc}
 800ba24:	220c      	movs	r2, #12
 800ba26:	6002      	str	r2, [r0, #0]
 800ba28:	e7f9      	b.n	800ba1e <_calloc_r+0x12>
 800ba2a:	462a      	mov	r2, r5
 800ba2c:	4621      	mov	r1, r4
 800ba2e:	f7fd f8a7 	bl	8008b80 <memset>
 800ba32:	e7f5      	b.n	800ba20 <_calloc_r+0x14>

0800ba34 <rshift>:
 800ba34:	6903      	ldr	r3, [r0, #16]
 800ba36:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ba3a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ba3e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ba42:	f100 0414 	add.w	r4, r0, #20
 800ba46:	dd45      	ble.n	800bad4 <rshift+0xa0>
 800ba48:	f011 011f 	ands.w	r1, r1, #31
 800ba4c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ba50:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ba54:	d10c      	bne.n	800ba70 <rshift+0x3c>
 800ba56:	f100 0710 	add.w	r7, r0, #16
 800ba5a:	4629      	mov	r1, r5
 800ba5c:	42b1      	cmp	r1, r6
 800ba5e:	d334      	bcc.n	800baca <rshift+0x96>
 800ba60:	1a9b      	subs	r3, r3, r2
 800ba62:	009b      	lsls	r3, r3, #2
 800ba64:	1eea      	subs	r2, r5, #3
 800ba66:	4296      	cmp	r6, r2
 800ba68:	bf38      	it	cc
 800ba6a:	2300      	movcc	r3, #0
 800ba6c:	4423      	add	r3, r4
 800ba6e:	e015      	b.n	800ba9c <rshift+0x68>
 800ba70:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ba74:	f1c1 0820 	rsb	r8, r1, #32
 800ba78:	40cf      	lsrs	r7, r1
 800ba7a:	f105 0e04 	add.w	lr, r5, #4
 800ba7e:	46a1      	mov	r9, r4
 800ba80:	4576      	cmp	r6, lr
 800ba82:	46f4      	mov	ip, lr
 800ba84:	d815      	bhi.n	800bab2 <rshift+0x7e>
 800ba86:	1a9a      	subs	r2, r3, r2
 800ba88:	0092      	lsls	r2, r2, #2
 800ba8a:	3a04      	subs	r2, #4
 800ba8c:	3501      	adds	r5, #1
 800ba8e:	42ae      	cmp	r6, r5
 800ba90:	bf38      	it	cc
 800ba92:	2200      	movcc	r2, #0
 800ba94:	18a3      	adds	r3, r4, r2
 800ba96:	50a7      	str	r7, [r4, r2]
 800ba98:	b107      	cbz	r7, 800ba9c <rshift+0x68>
 800ba9a:	3304      	adds	r3, #4
 800ba9c:	1b1a      	subs	r2, r3, r4
 800ba9e:	42a3      	cmp	r3, r4
 800baa0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800baa4:	bf08      	it	eq
 800baa6:	2300      	moveq	r3, #0
 800baa8:	6102      	str	r2, [r0, #16]
 800baaa:	bf08      	it	eq
 800baac:	6143      	streq	r3, [r0, #20]
 800baae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bab2:	f8dc c000 	ldr.w	ip, [ip]
 800bab6:	fa0c fc08 	lsl.w	ip, ip, r8
 800baba:	ea4c 0707 	orr.w	r7, ip, r7
 800babe:	f849 7b04 	str.w	r7, [r9], #4
 800bac2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bac6:	40cf      	lsrs	r7, r1
 800bac8:	e7da      	b.n	800ba80 <rshift+0x4c>
 800baca:	f851 cb04 	ldr.w	ip, [r1], #4
 800bace:	f847 cf04 	str.w	ip, [r7, #4]!
 800bad2:	e7c3      	b.n	800ba5c <rshift+0x28>
 800bad4:	4623      	mov	r3, r4
 800bad6:	e7e1      	b.n	800ba9c <rshift+0x68>

0800bad8 <__hexdig_fun>:
 800bad8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800badc:	2b09      	cmp	r3, #9
 800bade:	d802      	bhi.n	800bae6 <__hexdig_fun+0xe>
 800bae0:	3820      	subs	r0, #32
 800bae2:	b2c0      	uxtb	r0, r0
 800bae4:	4770      	bx	lr
 800bae6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800baea:	2b05      	cmp	r3, #5
 800baec:	d801      	bhi.n	800baf2 <__hexdig_fun+0x1a>
 800baee:	3847      	subs	r0, #71	@ 0x47
 800baf0:	e7f7      	b.n	800bae2 <__hexdig_fun+0xa>
 800baf2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800baf6:	2b05      	cmp	r3, #5
 800baf8:	d801      	bhi.n	800bafe <__hexdig_fun+0x26>
 800bafa:	3827      	subs	r0, #39	@ 0x27
 800bafc:	e7f1      	b.n	800bae2 <__hexdig_fun+0xa>
 800bafe:	2000      	movs	r0, #0
 800bb00:	4770      	bx	lr
	...

0800bb04 <__gethex>:
 800bb04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb08:	b085      	sub	sp, #20
 800bb0a:	468a      	mov	sl, r1
 800bb0c:	9302      	str	r3, [sp, #8]
 800bb0e:	680b      	ldr	r3, [r1, #0]
 800bb10:	9001      	str	r0, [sp, #4]
 800bb12:	4690      	mov	r8, r2
 800bb14:	1c9c      	adds	r4, r3, #2
 800bb16:	46a1      	mov	r9, r4
 800bb18:	f814 0b01 	ldrb.w	r0, [r4], #1
 800bb1c:	2830      	cmp	r0, #48	@ 0x30
 800bb1e:	d0fa      	beq.n	800bb16 <__gethex+0x12>
 800bb20:	eba9 0303 	sub.w	r3, r9, r3
 800bb24:	f1a3 0b02 	sub.w	fp, r3, #2
 800bb28:	f7ff ffd6 	bl	800bad8 <__hexdig_fun>
 800bb2c:	4605      	mov	r5, r0
 800bb2e:	2800      	cmp	r0, #0
 800bb30:	d168      	bne.n	800bc04 <__gethex+0x100>
 800bb32:	49a0      	ldr	r1, [pc, #640]	@ (800bdb4 <__gethex+0x2b0>)
 800bb34:	2201      	movs	r2, #1
 800bb36:	4648      	mov	r0, r9
 800bb38:	f7ff feee 	bl	800b918 <strncmp>
 800bb3c:	4607      	mov	r7, r0
 800bb3e:	2800      	cmp	r0, #0
 800bb40:	d167      	bne.n	800bc12 <__gethex+0x10e>
 800bb42:	f899 0001 	ldrb.w	r0, [r9, #1]
 800bb46:	4626      	mov	r6, r4
 800bb48:	f7ff ffc6 	bl	800bad8 <__hexdig_fun>
 800bb4c:	2800      	cmp	r0, #0
 800bb4e:	d062      	beq.n	800bc16 <__gethex+0x112>
 800bb50:	4623      	mov	r3, r4
 800bb52:	7818      	ldrb	r0, [r3, #0]
 800bb54:	2830      	cmp	r0, #48	@ 0x30
 800bb56:	4699      	mov	r9, r3
 800bb58:	f103 0301 	add.w	r3, r3, #1
 800bb5c:	d0f9      	beq.n	800bb52 <__gethex+0x4e>
 800bb5e:	f7ff ffbb 	bl	800bad8 <__hexdig_fun>
 800bb62:	fab0 f580 	clz	r5, r0
 800bb66:	096d      	lsrs	r5, r5, #5
 800bb68:	f04f 0b01 	mov.w	fp, #1
 800bb6c:	464a      	mov	r2, r9
 800bb6e:	4616      	mov	r6, r2
 800bb70:	3201      	adds	r2, #1
 800bb72:	7830      	ldrb	r0, [r6, #0]
 800bb74:	f7ff ffb0 	bl	800bad8 <__hexdig_fun>
 800bb78:	2800      	cmp	r0, #0
 800bb7a:	d1f8      	bne.n	800bb6e <__gethex+0x6a>
 800bb7c:	498d      	ldr	r1, [pc, #564]	@ (800bdb4 <__gethex+0x2b0>)
 800bb7e:	2201      	movs	r2, #1
 800bb80:	4630      	mov	r0, r6
 800bb82:	f7ff fec9 	bl	800b918 <strncmp>
 800bb86:	2800      	cmp	r0, #0
 800bb88:	d13f      	bne.n	800bc0a <__gethex+0x106>
 800bb8a:	b944      	cbnz	r4, 800bb9e <__gethex+0x9a>
 800bb8c:	1c74      	adds	r4, r6, #1
 800bb8e:	4622      	mov	r2, r4
 800bb90:	4616      	mov	r6, r2
 800bb92:	3201      	adds	r2, #1
 800bb94:	7830      	ldrb	r0, [r6, #0]
 800bb96:	f7ff ff9f 	bl	800bad8 <__hexdig_fun>
 800bb9a:	2800      	cmp	r0, #0
 800bb9c:	d1f8      	bne.n	800bb90 <__gethex+0x8c>
 800bb9e:	1ba4      	subs	r4, r4, r6
 800bba0:	00a7      	lsls	r7, r4, #2
 800bba2:	7833      	ldrb	r3, [r6, #0]
 800bba4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800bba8:	2b50      	cmp	r3, #80	@ 0x50
 800bbaa:	d13e      	bne.n	800bc2a <__gethex+0x126>
 800bbac:	7873      	ldrb	r3, [r6, #1]
 800bbae:	2b2b      	cmp	r3, #43	@ 0x2b
 800bbb0:	d033      	beq.n	800bc1a <__gethex+0x116>
 800bbb2:	2b2d      	cmp	r3, #45	@ 0x2d
 800bbb4:	d034      	beq.n	800bc20 <__gethex+0x11c>
 800bbb6:	1c71      	adds	r1, r6, #1
 800bbb8:	2400      	movs	r4, #0
 800bbba:	7808      	ldrb	r0, [r1, #0]
 800bbbc:	f7ff ff8c 	bl	800bad8 <__hexdig_fun>
 800bbc0:	1e43      	subs	r3, r0, #1
 800bbc2:	b2db      	uxtb	r3, r3
 800bbc4:	2b18      	cmp	r3, #24
 800bbc6:	d830      	bhi.n	800bc2a <__gethex+0x126>
 800bbc8:	f1a0 0210 	sub.w	r2, r0, #16
 800bbcc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bbd0:	f7ff ff82 	bl	800bad8 <__hexdig_fun>
 800bbd4:	f100 3cff 	add.w	ip, r0, #4294967295
 800bbd8:	fa5f fc8c 	uxtb.w	ip, ip
 800bbdc:	f1bc 0f18 	cmp.w	ip, #24
 800bbe0:	f04f 030a 	mov.w	r3, #10
 800bbe4:	d91e      	bls.n	800bc24 <__gethex+0x120>
 800bbe6:	b104      	cbz	r4, 800bbea <__gethex+0xe6>
 800bbe8:	4252      	negs	r2, r2
 800bbea:	4417      	add	r7, r2
 800bbec:	f8ca 1000 	str.w	r1, [sl]
 800bbf0:	b1ed      	cbz	r5, 800bc2e <__gethex+0x12a>
 800bbf2:	f1bb 0f00 	cmp.w	fp, #0
 800bbf6:	bf0c      	ite	eq
 800bbf8:	2506      	moveq	r5, #6
 800bbfa:	2500      	movne	r5, #0
 800bbfc:	4628      	mov	r0, r5
 800bbfe:	b005      	add	sp, #20
 800bc00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc04:	2500      	movs	r5, #0
 800bc06:	462c      	mov	r4, r5
 800bc08:	e7b0      	b.n	800bb6c <__gethex+0x68>
 800bc0a:	2c00      	cmp	r4, #0
 800bc0c:	d1c7      	bne.n	800bb9e <__gethex+0x9a>
 800bc0e:	4627      	mov	r7, r4
 800bc10:	e7c7      	b.n	800bba2 <__gethex+0x9e>
 800bc12:	464e      	mov	r6, r9
 800bc14:	462f      	mov	r7, r5
 800bc16:	2501      	movs	r5, #1
 800bc18:	e7c3      	b.n	800bba2 <__gethex+0x9e>
 800bc1a:	2400      	movs	r4, #0
 800bc1c:	1cb1      	adds	r1, r6, #2
 800bc1e:	e7cc      	b.n	800bbba <__gethex+0xb6>
 800bc20:	2401      	movs	r4, #1
 800bc22:	e7fb      	b.n	800bc1c <__gethex+0x118>
 800bc24:	fb03 0002 	mla	r0, r3, r2, r0
 800bc28:	e7ce      	b.n	800bbc8 <__gethex+0xc4>
 800bc2a:	4631      	mov	r1, r6
 800bc2c:	e7de      	b.n	800bbec <__gethex+0xe8>
 800bc2e:	eba6 0309 	sub.w	r3, r6, r9
 800bc32:	3b01      	subs	r3, #1
 800bc34:	4629      	mov	r1, r5
 800bc36:	2b07      	cmp	r3, #7
 800bc38:	dc0a      	bgt.n	800bc50 <__gethex+0x14c>
 800bc3a:	9801      	ldr	r0, [sp, #4]
 800bc3c:	f7fd ff74 	bl	8009b28 <_Balloc>
 800bc40:	4604      	mov	r4, r0
 800bc42:	b940      	cbnz	r0, 800bc56 <__gethex+0x152>
 800bc44:	4b5c      	ldr	r3, [pc, #368]	@ (800bdb8 <__gethex+0x2b4>)
 800bc46:	4602      	mov	r2, r0
 800bc48:	21e4      	movs	r1, #228	@ 0xe4
 800bc4a:	485c      	ldr	r0, [pc, #368]	@ (800bdbc <__gethex+0x2b8>)
 800bc4c:	f7ff fec0 	bl	800b9d0 <__assert_func>
 800bc50:	3101      	adds	r1, #1
 800bc52:	105b      	asrs	r3, r3, #1
 800bc54:	e7ef      	b.n	800bc36 <__gethex+0x132>
 800bc56:	f100 0a14 	add.w	sl, r0, #20
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	4655      	mov	r5, sl
 800bc5e:	469b      	mov	fp, r3
 800bc60:	45b1      	cmp	r9, r6
 800bc62:	d337      	bcc.n	800bcd4 <__gethex+0x1d0>
 800bc64:	f845 bb04 	str.w	fp, [r5], #4
 800bc68:	eba5 050a 	sub.w	r5, r5, sl
 800bc6c:	10ad      	asrs	r5, r5, #2
 800bc6e:	6125      	str	r5, [r4, #16]
 800bc70:	4658      	mov	r0, fp
 800bc72:	f7fe f84b 	bl	8009d0c <__hi0bits>
 800bc76:	016d      	lsls	r5, r5, #5
 800bc78:	f8d8 6000 	ldr.w	r6, [r8]
 800bc7c:	1a2d      	subs	r5, r5, r0
 800bc7e:	42b5      	cmp	r5, r6
 800bc80:	dd54      	ble.n	800bd2c <__gethex+0x228>
 800bc82:	1bad      	subs	r5, r5, r6
 800bc84:	4629      	mov	r1, r5
 800bc86:	4620      	mov	r0, r4
 800bc88:	f7fe fbdf 	bl	800a44a <__any_on>
 800bc8c:	4681      	mov	r9, r0
 800bc8e:	b178      	cbz	r0, 800bcb0 <__gethex+0x1ac>
 800bc90:	1e6b      	subs	r3, r5, #1
 800bc92:	1159      	asrs	r1, r3, #5
 800bc94:	f003 021f 	and.w	r2, r3, #31
 800bc98:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800bc9c:	f04f 0901 	mov.w	r9, #1
 800bca0:	fa09 f202 	lsl.w	r2, r9, r2
 800bca4:	420a      	tst	r2, r1
 800bca6:	d003      	beq.n	800bcb0 <__gethex+0x1ac>
 800bca8:	454b      	cmp	r3, r9
 800bcaa:	dc36      	bgt.n	800bd1a <__gethex+0x216>
 800bcac:	f04f 0902 	mov.w	r9, #2
 800bcb0:	4629      	mov	r1, r5
 800bcb2:	4620      	mov	r0, r4
 800bcb4:	f7ff febe 	bl	800ba34 <rshift>
 800bcb8:	442f      	add	r7, r5
 800bcba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bcbe:	42bb      	cmp	r3, r7
 800bcc0:	da42      	bge.n	800bd48 <__gethex+0x244>
 800bcc2:	9801      	ldr	r0, [sp, #4]
 800bcc4:	4621      	mov	r1, r4
 800bcc6:	f7fd ff6f 	bl	8009ba8 <_Bfree>
 800bcca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bccc:	2300      	movs	r3, #0
 800bcce:	6013      	str	r3, [r2, #0]
 800bcd0:	25a3      	movs	r5, #163	@ 0xa3
 800bcd2:	e793      	b.n	800bbfc <__gethex+0xf8>
 800bcd4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800bcd8:	2a2e      	cmp	r2, #46	@ 0x2e
 800bcda:	d012      	beq.n	800bd02 <__gethex+0x1fe>
 800bcdc:	2b20      	cmp	r3, #32
 800bcde:	d104      	bne.n	800bcea <__gethex+0x1e6>
 800bce0:	f845 bb04 	str.w	fp, [r5], #4
 800bce4:	f04f 0b00 	mov.w	fp, #0
 800bce8:	465b      	mov	r3, fp
 800bcea:	7830      	ldrb	r0, [r6, #0]
 800bcec:	9303      	str	r3, [sp, #12]
 800bcee:	f7ff fef3 	bl	800bad8 <__hexdig_fun>
 800bcf2:	9b03      	ldr	r3, [sp, #12]
 800bcf4:	f000 000f 	and.w	r0, r0, #15
 800bcf8:	4098      	lsls	r0, r3
 800bcfa:	ea4b 0b00 	orr.w	fp, fp, r0
 800bcfe:	3304      	adds	r3, #4
 800bd00:	e7ae      	b.n	800bc60 <__gethex+0x15c>
 800bd02:	45b1      	cmp	r9, r6
 800bd04:	d8ea      	bhi.n	800bcdc <__gethex+0x1d8>
 800bd06:	492b      	ldr	r1, [pc, #172]	@ (800bdb4 <__gethex+0x2b0>)
 800bd08:	9303      	str	r3, [sp, #12]
 800bd0a:	2201      	movs	r2, #1
 800bd0c:	4630      	mov	r0, r6
 800bd0e:	f7ff fe03 	bl	800b918 <strncmp>
 800bd12:	9b03      	ldr	r3, [sp, #12]
 800bd14:	2800      	cmp	r0, #0
 800bd16:	d1e1      	bne.n	800bcdc <__gethex+0x1d8>
 800bd18:	e7a2      	b.n	800bc60 <__gethex+0x15c>
 800bd1a:	1ea9      	subs	r1, r5, #2
 800bd1c:	4620      	mov	r0, r4
 800bd1e:	f7fe fb94 	bl	800a44a <__any_on>
 800bd22:	2800      	cmp	r0, #0
 800bd24:	d0c2      	beq.n	800bcac <__gethex+0x1a8>
 800bd26:	f04f 0903 	mov.w	r9, #3
 800bd2a:	e7c1      	b.n	800bcb0 <__gethex+0x1ac>
 800bd2c:	da09      	bge.n	800bd42 <__gethex+0x23e>
 800bd2e:	1b75      	subs	r5, r6, r5
 800bd30:	4621      	mov	r1, r4
 800bd32:	9801      	ldr	r0, [sp, #4]
 800bd34:	462a      	mov	r2, r5
 800bd36:	f7fe f94f 	bl	8009fd8 <__lshift>
 800bd3a:	1b7f      	subs	r7, r7, r5
 800bd3c:	4604      	mov	r4, r0
 800bd3e:	f100 0a14 	add.w	sl, r0, #20
 800bd42:	f04f 0900 	mov.w	r9, #0
 800bd46:	e7b8      	b.n	800bcba <__gethex+0x1b6>
 800bd48:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800bd4c:	42bd      	cmp	r5, r7
 800bd4e:	dd6f      	ble.n	800be30 <__gethex+0x32c>
 800bd50:	1bed      	subs	r5, r5, r7
 800bd52:	42ae      	cmp	r6, r5
 800bd54:	dc34      	bgt.n	800bdc0 <__gethex+0x2bc>
 800bd56:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bd5a:	2b02      	cmp	r3, #2
 800bd5c:	d022      	beq.n	800bda4 <__gethex+0x2a0>
 800bd5e:	2b03      	cmp	r3, #3
 800bd60:	d024      	beq.n	800bdac <__gethex+0x2a8>
 800bd62:	2b01      	cmp	r3, #1
 800bd64:	d115      	bne.n	800bd92 <__gethex+0x28e>
 800bd66:	42ae      	cmp	r6, r5
 800bd68:	d113      	bne.n	800bd92 <__gethex+0x28e>
 800bd6a:	2e01      	cmp	r6, #1
 800bd6c:	d10b      	bne.n	800bd86 <__gethex+0x282>
 800bd6e:	9a02      	ldr	r2, [sp, #8]
 800bd70:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bd74:	6013      	str	r3, [r2, #0]
 800bd76:	2301      	movs	r3, #1
 800bd78:	6123      	str	r3, [r4, #16]
 800bd7a:	f8ca 3000 	str.w	r3, [sl]
 800bd7e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bd80:	2562      	movs	r5, #98	@ 0x62
 800bd82:	601c      	str	r4, [r3, #0]
 800bd84:	e73a      	b.n	800bbfc <__gethex+0xf8>
 800bd86:	1e71      	subs	r1, r6, #1
 800bd88:	4620      	mov	r0, r4
 800bd8a:	f7fe fb5e 	bl	800a44a <__any_on>
 800bd8e:	2800      	cmp	r0, #0
 800bd90:	d1ed      	bne.n	800bd6e <__gethex+0x26a>
 800bd92:	9801      	ldr	r0, [sp, #4]
 800bd94:	4621      	mov	r1, r4
 800bd96:	f7fd ff07 	bl	8009ba8 <_Bfree>
 800bd9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	6013      	str	r3, [r2, #0]
 800bda0:	2550      	movs	r5, #80	@ 0x50
 800bda2:	e72b      	b.n	800bbfc <__gethex+0xf8>
 800bda4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d1f3      	bne.n	800bd92 <__gethex+0x28e>
 800bdaa:	e7e0      	b.n	800bd6e <__gethex+0x26a>
 800bdac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d1dd      	bne.n	800bd6e <__gethex+0x26a>
 800bdb2:	e7ee      	b.n	800bd92 <__gethex+0x28e>
 800bdb4:	0800dc90 	.word	0x0800dc90
 800bdb8:	0800db25 	.word	0x0800db25
 800bdbc:	0800de3e 	.word	0x0800de3e
 800bdc0:	1e6f      	subs	r7, r5, #1
 800bdc2:	f1b9 0f00 	cmp.w	r9, #0
 800bdc6:	d130      	bne.n	800be2a <__gethex+0x326>
 800bdc8:	b127      	cbz	r7, 800bdd4 <__gethex+0x2d0>
 800bdca:	4639      	mov	r1, r7
 800bdcc:	4620      	mov	r0, r4
 800bdce:	f7fe fb3c 	bl	800a44a <__any_on>
 800bdd2:	4681      	mov	r9, r0
 800bdd4:	117a      	asrs	r2, r7, #5
 800bdd6:	2301      	movs	r3, #1
 800bdd8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800bddc:	f007 071f 	and.w	r7, r7, #31
 800bde0:	40bb      	lsls	r3, r7
 800bde2:	4213      	tst	r3, r2
 800bde4:	4629      	mov	r1, r5
 800bde6:	4620      	mov	r0, r4
 800bde8:	bf18      	it	ne
 800bdea:	f049 0902 	orrne.w	r9, r9, #2
 800bdee:	f7ff fe21 	bl	800ba34 <rshift>
 800bdf2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800bdf6:	1b76      	subs	r6, r6, r5
 800bdf8:	2502      	movs	r5, #2
 800bdfa:	f1b9 0f00 	cmp.w	r9, #0
 800bdfe:	d047      	beq.n	800be90 <__gethex+0x38c>
 800be00:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800be04:	2b02      	cmp	r3, #2
 800be06:	d015      	beq.n	800be34 <__gethex+0x330>
 800be08:	2b03      	cmp	r3, #3
 800be0a:	d017      	beq.n	800be3c <__gethex+0x338>
 800be0c:	2b01      	cmp	r3, #1
 800be0e:	d109      	bne.n	800be24 <__gethex+0x320>
 800be10:	f019 0f02 	tst.w	r9, #2
 800be14:	d006      	beq.n	800be24 <__gethex+0x320>
 800be16:	f8da 3000 	ldr.w	r3, [sl]
 800be1a:	ea49 0903 	orr.w	r9, r9, r3
 800be1e:	f019 0f01 	tst.w	r9, #1
 800be22:	d10e      	bne.n	800be42 <__gethex+0x33e>
 800be24:	f045 0510 	orr.w	r5, r5, #16
 800be28:	e032      	b.n	800be90 <__gethex+0x38c>
 800be2a:	f04f 0901 	mov.w	r9, #1
 800be2e:	e7d1      	b.n	800bdd4 <__gethex+0x2d0>
 800be30:	2501      	movs	r5, #1
 800be32:	e7e2      	b.n	800bdfa <__gethex+0x2f6>
 800be34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be36:	f1c3 0301 	rsb	r3, r3, #1
 800be3a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800be3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d0f0      	beq.n	800be24 <__gethex+0x320>
 800be42:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800be46:	f104 0314 	add.w	r3, r4, #20
 800be4a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800be4e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800be52:	f04f 0c00 	mov.w	ip, #0
 800be56:	4618      	mov	r0, r3
 800be58:	f853 2b04 	ldr.w	r2, [r3], #4
 800be5c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800be60:	d01b      	beq.n	800be9a <__gethex+0x396>
 800be62:	3201      	adds	r2, #1
 800be64:	6002      	str	r2, [r0, #0]
 800be66:	2d02      	cmp	r5, #2
 800be68:	f104 0314 	add.w	r3, r4, #20
 800be6c:	d13c      	bne.n	800bee8 <__gethex+0x3e4>
 800be6e:	f8d8 2000 	ldr.w	r2, [r8]
 800be72:	3a01      	subs	r2, #1
 800be74:	42b2      	cmp	r2, r6
 800be76:	d109      	bne.n	800be8c <__gethex+0x388>
 800be78:	1171      	asrs	r1, r6, #5
 800be7a:	2201      	movs	r2, #1
 800be7c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800be80:	f006 061f 	and.w	r6, r6, #31
 800be84:	fa02 f606 	lsl.w	r6, r2, r6
 800be88:	421e      	tst	r6, r3
 800be8a:	d13a      	bne.n	800bf02 <__gethex+0x3fe>
 800be8c:	f045 0520 	orr.w	r5, r5, #32
 800be90:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800be92:	601c      	str	r4, [r3, #0]
 800be94:	9b02      	ldr	r3, [sp, #8]
 800be96:	601f      	str	r7, [r3, #0]
 800be98:	e6b0      	b.n	800bbfc <__gethex+0xf8>
 800be9a:	4299      	cmp	r1, r3
 800be9c:	f843 cc04 	str.w	ip, [r3, #-4]
 800bea0:	d8d9      	bhi.n	800be56 <__gethex+0x352>
 800bea2:	68a3      	ldr	r3, [r4, #8]
 800bea4:	459b      	cmp	fp, r3
 800bea6:	db17      	blt.n	800bed8 <__gethex+0x3d4>
 800bea8:	6861      	ldr	r1, [r4, #4]
 800beaa:	9801      	ldr	r0, [sp, #4]
 800beac:	3101      	adds	r1, #1
 800beae:	f7fd fe3b 	bl	8009b28 <_Balloc>
 800beb2:	4681      	mov	r9, r0
 800beb4:	b918      	cbnz	r0, 800bebe <__gethex+0x3ba>
 800beb6:	4b1a      	ldr	r3, [pc, #104]	@ (800bf20 <__gethex+0x41c>)
 800beb8:	4602      	mov	r2, r0
 800beba:	2184      	movs	r1, #132	@ 0x84
 800bebc:	e6c5      	b.n	800bc4a <__gethex+0x146>
 800bebe:	6922      	ldr	r2, [r4, #16]
 800bec0:	3202      	adds	r2, #2
 800bec2:	f104 010c 	add.w	r1, r4, #12
 800bec6:	0092      	lsls	r2, r2, #2
 800bec8:	300c      	adds	r0, #12
 800beca:	f7ff fd69 	bl	800b9a0 <memcpy>
 800bece:	4621      	mov	r1, r4
 800bed0:	9801      	ldr	r0, [sp, #4]
 800bed2:	f7fd fe69 	bl	8009ba8 <_Bfree>
 800bed6:	464c      	mov	r4, r9
 800bed8:	6923      	ldr	r3, [r4, #16]
 800beda:	1c5a      	adds	r2, r3, #1
 800bedc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bee0:	6122      	str	r2, [r4, #16]
 800bee2:	2201      	movs	r2, #1
 800bee4:	615a      	str	r2, [r3, #20]
 800bee6:	e7be      	b.n	800be66 <__gethex+0x362>
 800bee8:	6922      	ldr	r2, [r4, #16]
 800beea:	455a      	cmp	r2, fp
 800beec:	dd0b      	ble.n	800bf06 <__gethex+0x402>
 800beee:	2101      	movs	r1, #1
 800bef0:	4620      	mov	r0, r4
 800bef2:	f7ff fd9f 	bl	800ba34 <rshift>
 800bef6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800befa:	3701      	adds	r7, #1
 800befc:	42bb      	cmp	r3, r7
 800befe:	f6ff aee0 	blt.w	800bcc2 <__gethex+0x1be>
 800bf02:	2501      	movs	r5, #1
 800bf04:	e7c2      	b.n	800be8c <__gethex+0x388>
 800bf06:	f016 061f 	ands.w	r6, r6, #31
 800bf0a:	d0fa      	beq.n	800bf02 <__gethex+0x3fe>
 800bf0c:	4453      	add	r3, sl
 800bf0e:	f1c6 0620 	rsb	r6, r6, #32
 800bf12:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800bf16:	f7fd fef9 	bl	8009d0c <__hi0bits>
 800bf1a:	42b0      	cmp	r0, r6
 800bf1c:	dbe7      	blt.n	800beee <__gethex+0x3ea>
 800bf1e:	e7f0      	b.n	800bf02 <__gethex+0x3fe>
 800bf20:	0800db25 	.word	0x0800db25

0800bf24 <L_shift>:
 800bf24:	f1c2 0208 	rsb	r2, r2, #8
 800bf28:	0092      	lsls	r2, r2, #2
 800bf2a:	b570      	push	{r4, r5, r6, lr}
 800bf2c:	f1c2 0620 	rsb	r6, r2, #32
 800bf30:	6843      	ldr	r3, [r0, #4]
 800bf32:	6804      	ldr	r4, [r0, #0]
 800bf34:	fa03 f506 	lsl.w	r5, r3, r6
 800bf38:	432c      	orrs	r4, r5
 800bf3a:	40d3      	lsrs	r3, r2
 800bf3c:	6004      	str	r4, [r0, #0]
 800bf3e:	f840 3f04 	str.w	r3, [r0, #4]!
 800bf42:	4288      	cmp	r0, r1
 800bf44:	d3f4      	bcc.n	800bf30 <L_shift+0xc>
 800bf46:	bd70      	pop	{r4, r5, r6, pc}

0800bf48 <__match>:
 800bf48:	b530      	push	{r4, r5, lr}
 800bf4a:	6803      	ldr	r3, [r0, #0]
 800bf4c:	3301      	adds	r3, #1
 800bf4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf52:	b914      	cbnz	r4, 800bf5a <__match+0x12>
 800bf54:	6003      	str	r3, [r0, #0]
 800bf56:	2001      	movs	r0, #1
 800bf58:	bd30      	pop	{r4, r5, pc}
 800bf5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf5e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800bf62:	2d19      	cmp	r5, #25
 800bf64:	bf98      	it	ls
 800bf66:	3220      	addls	r2, #32
 800bf68:	42a2      	cmp	r2, r4
 800bf6a:	d0f0      	beq.n	800bf4e <__match+0x6>
 800bf6c:	2000      	movs	r0, #0
 800bf6e:	e7f3      	b.n	800bf58 <__match+0x10>

0800bf70 <__hexnan>:
 800bf70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf74:	680b      	ldr	r3, [r1, #0]
 800bf76:	6801      	ldr	r1, [r0, #0]
 800bf78:	115e      	asrs	r6, r3, #5
 800bf7a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bf7e:	f013 031f 	ands.w	r3, r3, #31
 800bf82:	b087      	sub	sp, #28
 800bf84:	bf18      	it	ne
 800bf86:	3604      	addne	r6, #4
 800bf88:	2500      	movs	r5, #0
 800bf8a:	1f37      	subs	r7, r6, #4
 800bf8c:	4682      	mov	sl, r0
 800bf8e:	4690      	mov	r8, r2
 800bf90:	9301      	str	r3, [sp, #4]
 800bf92:	f846 5c04 	str.w	r5, [r6, #-4]
 800bf96:	46b9      	mov	r9, r7
 800bf98:	463c      	mov	r4, r7
 800bf9a:	9502      	str	r5, [sp, #8]
 800bf9c:	46ab      	mov	fp, r5
 800bf9e:	784a      	ldrb	r2, [r1, #1]
 800bfa0:	1c4b      	adds	r3, r1, #1
 800bfa2:	9303      	str	r3, [sp, #12]
 800bfa4:	b342      	cbz	r2, 800bff8 <__hexnan+0x88>
 800bfa6:	4610      	mov	r0, r2
 800bfa8:	9105      	str	r1, [sp, #20]
 800bfaa:	9204      	str	r2, [sp, #16]
 800bfac:	f7ff fd94 	bl	800bad8 <__hexdig_fun>
 800bfb0:	2800      	cmp	r0, #0
 800bfb2:	d151      	bne.n	800c058 <__hexnan+0xe8>
 800bfb4:	9a04      	ldr	r2, [sp, #16]
 800bfb6:	9905      	ldr	r1, [sp, #20]
 800bfb8:	2a20      	cmp	r2, #32
 800bfba:	d818      	bhi.n	800bfee <__hexnan+0x7e>
 800bfbc:	9b02      	ldr	r3, [sp, #8]
 800bfbe:	459b      	cmp	fp, r3
 800bfc0:	dd13      	ble.n	800bfea <__hexnan+0x7a>
 800bfc2:	454c      	cmp	r4, r9
 800bfc4:	d206      	bcs.n	800bfd4 <__hexnan+0x64>
 800bfc6:	2d07      	cmp	r5, #7
 800bfc8:	dc04      	bgt.n	800bfd4 <__hexnan+0x64>
 800bfca:	462a      	mov	r2, r5
 800bfcc:	4649      	mov	r1, r9
 800bfce:	4620      	mov	r0, r4
 800bfd0:	f7ff ffa8 	bl	800bf24 <L_shift>
 800bfd4:	4544      	cmp	r4, r8
 800bfd6:	d952      	bls.n	800c07e <__hexnan+0x10e>
 800bfd8:	2300      	movs	r3, #0
 800bfda:	f1a4 0904 	sub.w	r9, r4, #4
 800bfde:	f844 3c04 	str.w	r3, [r4, #-4]
 800bfe2:	f8cd b008 	str.w	fp, [sp, #8]
 800bfe6:	464c      	mov	r4, r9
 800bfe8:	461d      	mov	r5, r3
 800bfea:	9903      	ldr	r1, [sp, #12]
 800bfec:	e7d7      	b.n	800bf9e <__hexnan+0x2e>
 800bfee:	2a29      	cmp	r2, #41	@ 0x29
 800bff0:	d157      	bne.n	800c0a2 <__hexnan+0x132>
 800bff2:	3102      	adds	r1, #2
 800bff4:	f8ca 1000 	str.w	r1, [sl]
 800bff8:	f1bb 0f00 	cmp.w	fp, #0
 800bffc:	d051      	beq.n	800c0a2 <__hexnan+0x132>
 800bffe:	454c      	cmp	r4, r9
 800c000:	d206      	bcs.n	800c010 <__hexnan+0xa0>
 800c002:	2d07      	cmp	r5, #7
 800c004:	dc04      	bgt.n	800c010 <__hexnan+0xa0>
 800c006:	462a      	mov	r2, r5
 800c008:	4649      	mov	r1, r9
 800c00a:	4620      	mov	r0, r4
 800c00c:	f7ff ff8a 	bl	800bf24 <L_shift>
 800c010:	4544      	cmp	r4, r8
 800c012:	d936      	bls.n	800c082 <__hexnan+0x112>
 800c014:	f1a8 0204 	sub.w	r2, r8, #4
 800c018:	4623      	mov	r3, r4
 800c01a:	f853 1b04 	ldr.w	r1, [r3], #4
 800c01e:	f842 1f04 	str.w	r1, [r2, #4]!
 800c022:	429f      	cmp	r7, r3
 800c024:	d2f9      	bcs.n	800c01a <__hexnan+0xaa>
 800c026:	1b3b      	subs	r3, r7, r4
 800c028:	f023 0303 	bic.w	r3, r3, #3
 800c02c:	3304      	adds	r3, #4
 800c02e:	3401      	adds	r4, #1
 800c030:	3e03      	subs	r6, #3
 800c032:	42b4      	cmp	r4, r6
 800c034:	bf88      	it	hi
 800c036:	2304      	movhi	r3, #4
 800c038:	4443      	add	r3, r8
 800c03a:	2200      	movs	r2, #0
 800c03c:	f843 2b04 	str.w	r2, [r3], #4
 800c040:	429f      	cmp	r7, r3
 800c042:	d2fb      	bcs.n	800c03c <__hexnan+0xcc>
 800c044:	683b      	ldr	r3, [r7, #0]
 800c046:	b91b      	cbnz	r3, 800c050 <__hexnan+0xe0>
 800c048:	4547      	cmp	r7, r8
 800c04a:	d128      	bne.n	800c09e <__hexnan+0x12e>
 800c04c:	2301      	movs	r3, #1
 800c04e:	603b      	str	r3, [r7, #0]
 800c050:	2005      	movs	r0, #5
 800c052:	b007      	add	sp, #28
 800c054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c058:	3501      	adds	r5, #1
 800c05a:	2d08      	cmp	r5, #8
 800c05c:	f10b 0b01 	add.w	fp, fp, #1
 800c060:	dd06      	ble.n	800c070 <__hexnan+0x100>
 800c062:	4544      	cmp	r4, r8
 800c064:	d9c1      	bls.n	800bfea <__hexnan+0x7a>
 800c066:	2300      	movs	r3, #0
 800c068:	f844 3c04 	str.w	r3, [r4, #-4]
 800c06c:	2501      	movs	r5, #1
 800c06e:	3c04      	subs	r4, #4
 800c070:	6822      	ldr	r2, [r4, #0]
 800c072:	f000 000f 	and.w	r0, r0, #15
 800c076:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c07a:	6020      	str	r0, [r4, #0]
 800c07c:	e7b5      	b.n	800bfea <__hexnan+0x7a>
 800c07e:	2508      	movs	r5, #8
 800c080:	e7b3      	b.n	800bfea <__hexnan+0x7a>
 800c082:	9b01      	ldr	r3, [sp, #4]
 800c084:	2b00      	cmp	r3, #0
 800c086:	d0dd      	beq.n	800c044 <__hexnan+0xd4>
 800c088:	f1c3 0320 	rsb	r3, r3, #32
 800c08c:	f04f 32ff 	mov.w	r2, #4294967295
 800c090:	40da      	lsrs	r2, r3
 800c092:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c096:	4013      	ands	r3, r2
 800c098:	f846 3c04 	str.w	r3, [r6, #-4]
 800c09c:	e7d2      	b.n	800c044 <__hexnan+0xd4>
 800c09e:	3f04      	subs	r7, #4
 800c0a0:	e7d0      	b.n	800c044 <__hexnan+0xd4>
 800c0a2:	2004      	movs	r0, #4
 800c0a4:	e7d5      	b.n	800c052 <__hexnan+0xe2>

0800c0a6 <__ascii_mbtowc>:
 800c0a6:	b082      	sub	sp, #8
 800c0a8:	b901      	cbnz	r1, 800c0ac <__ascii_mbtowc+0x6>
 800c0aa:	a901      	add	r1, sp, #4
 800c0ac:	b142      	cbz	r2, 800c0c0 <__ascii_mbtowc+0x1a>
 800c0ae:	b14b      	cbz	r3, 800c0c4 <__ascii_mbtowc+0x1e>
 800c0b0:	7813      	ldrb	r3, [r2, #0]
 800c0b2:	600b      	str	r3, [r1, #0]
 800c0b4:	7812      	ldrb	r2, [r2, #0]
 800c0b6:	1e10      	subs	r0, r2, #0
 800c0b8:	bf18      	it	ne
 800c0ba:	2001      	movne	r0, #1
 800c0bc:	b002      	add	sp, #8
 800c0be:	4770      	bx	lr
 800c0c0:	4610      	mov	r0, r2
 800c0c2:	e7fb      	b.n	800c0bc <__ascii_mbtowc+0x16>
 800c0c4:	f06f 0001 	mvn.w	r0, #1
 800c0c8:	e7f8      	b.n	800c0bc <__ascii_mbtowc+0x16>

0800c0ca <_realloc_r>:
 800c0ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0ce:	4680      	mov	r8, r0
 800c0d0:	4615      	mov	r5, r2
 800c0d2:	460c      	mov	r4, r1
 800c0d4:	b921      	cbnz	r1, 800c0e0 <_realloc_r+0x16>
 800c0d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c0da:	4611      	mov	r1, r2
 800c0dc:	f7fd bc98 	b.w	8009a10 <_malloc_r>
 800c0e0:	b92a      	cbnz	r2, 800c0ee <_realloc_r+0x24>
 800c0e2:	f7fd fc21 	bl	8009928 <_free_r>
 800c0e6:	2400      	movs	r4, #0
 800c0e8:	4620      	mov	r0, r4
 800c0ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0ee:	f000 f840 	bl	800c172 <_malloc_usable_size_r>
 800c0f2:	4285      	cmp	r5, r0
 800c0f4:	4606      	mov	r6, r0
 800c0f6:	d802      	bhi.n	800c0fe <_realloc_r+0x34>
 800c0f8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c0fc:	d8f4      	bhi.n	800c0e8 <_realloc_r+0x1e>
 800c0fe:	4629      	mov	r1, r5
 800c100:	4640      	mov	r0, r8
 800c102:	f7fd fc85 	bl	8009a10 <_malloc_r>
 800c106:	4607      	mov	r7, r0
 800c108:	2800      	cmp	r0, #0
 800c10a:	d0ec      	beq.n	800c0e6 <_realloc_r+0x1c>
 800c10c:	42b5      	cmp	r5, r6
 800c10e:	462a      	mov	r2, r5
 800c110:	4621      	mov	r1, r4
 800c112:	bf28      	it	cs
 800c114:	4632      	movcs	r2, r6
 800c116:	f7ff fc43 	bl	800b9a0 <memcpy>
 800c11a:	4621      	mov	r1, r4
 800c11c:	4640      	mov	r0, r8
 800c11e:	f7fd fc03 	bl	8009928 <_free_r>
 800c122:	463c      	mov	r4, r7
 800c124:	e7e0      	b.n	800c0e8 <_realloc_r+0x1e>

0800c126 <__ascii_wctomb>:
 800c126:	4603      	mov	r3, r0
 800c128:	4608      	mov	r0, r1
 800c12a:	b141      	cbz	r1, 800c13e <__ascii_wctomb+0x18>
 800c12c:	2aff      	cmp	r2, #255	@ 0xff
 800c12e:	d904      	bls.n	800c13a <__ascii_wctomb+0x14>
 800c130:	228a      	movs	r2, #138	@ 0x8a
 800c132:	601a      	str	r2, [r3, #0]
 800c134:	f04f 30ff 	mov.w	r0, #4294967295
 800c138:	4770      	bx	lr
 800c13a:	700a      	strb	r2, [r1, #0]
 800c13c:	2001      	movs	r0, #1
 800c13e:	4770      	bx	lr

0800c140 <fiprintf>:
 800c140:	b40e      	push	{r1, r2, r3}
 800c142:	b503      	push	{r0, r1, lr}
 800c144:	4601      	mov	r1, r0
 800c146:	ab03      	add	r3, sp, #12
 800c148:	4805      	ldr	r0, [pc, #20]	@ (800c160 <fiprintf+0x20>)
 800c14a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c14e:	6800      	ldr	r0, [r0, #0]
 800c150:	9301      	str	r3, [sp, #4]
 800c152:	f7ff f9a1 	bl	800b498 <_vfiprintf_r>
 800c156:	b002      	add	sp, #8
 800c158:	f85d eb04 	ldr.w	lr, [sp], #4
 800c15c:	b003      	add	sp, #12
 800c15e:	4770      	bx	lr
 800c160:	20000028 	.word	0x20000028

0800c164 <abort>:
 800c164:	b508      	push	{r3, lr}
 800c166:	2006      	movs	r0, #6
 800c168:	f000 f834 	bl	800c1d4 <raise>
 800c16c:	2001      	movs	r0, #1
 800c16e:	f7f6 fd49 	bl	8002c04 <_exit>

0800c172 <_malloc_usable_size_r>:
 800c172:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c176:	1f18      	subs	r0, r3, #4
 800c178:	2b00      	cmp	r3, #0
 800c17a:	bfbc      	itt	lt
 800c17c:	580b      	ldrlt	r3, [r1, r0]
 800c17e:	18c0      	addlt	r0, r0, r3
 800c180:	4770      	bx	lr

0800c182 <_raise_r>:
 800c182:	291f      	cmp	r1, #31
 800c184:	b538      	push	{r3, r4, r5, lr}
 800c186:	4605      	mov	r5, r0
 800c188:	460c      	mov	r4, r1
 800c18a:	d904      	bls.n	800c196 <_raise_r+0x14>
 800c18c:	2316      	movs	r3, #22
 800c18e:	6003      	str	r3, [r0, #0]
 800c190:	f04f 30ff 	mov.w	r0, #4294967295
 800c194:	bd38      	pop	{r3, r4, r5, pc}
 800c196:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c198:	b112      	cbz	r2, 800c1a0 <_raise_r+0x1e>
 800c19a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c19e:	b94b      	cbnz	r3, 800c1b4 <_raise_r+0x32>
 800c1a0:	4628      	mov	r0, r5
 800c1a2:	f000 f831 	bl	800c208 <_getpid_r>
 800c1a6:	4622      	mov	r2, r4
 800c1a8:	4601      	mov	r1, r0
 800c1aa:	4628      	mov	r0, r5
 800c1ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c1b0:	f000 b818 	b.w	800c1e4 <_kill_r>
 800c1b4:	2b01      	cmp	r3, #1
 800c1b6:	d00a      	beq.n	800c1ce <_raise_r+0x4c>
 800c1b8:	1c59      	adds	r1, r3, #1
 800c1ba:	d103      	bne.n	800c1c4 <_raise_r+0x42>
 800c1bc:	2316      	movs	r3, #22
 800c1be:	6003      	str	r3, [r0, #0]
 800c1c0:	2001      	movs	r0, #1
 800c1c2:	e7e7      	b.n	800c194 <_raise_r+0x12>
 800c1c4:	2100      	movs	r1, #0
 800c1c6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c1ca:	4620      	mov	r0, r4
 800c1cc:	4798      	blx	r3
 800c1ce:	2000      	movs	r0, #0
 800c1d0:	e7e0      	b.n	800c194 <_raise_r+0x12>
	...

0800c1d4 <raise>:
 800c1d4:	4b02      	ldr	r3, [pc, #8]	@ (800c1e0 <raise+0xc>)
 800c1d6:	4601      	mov	r1, r0
 800c1d8:	6818      	ldr	r0, [r3, #0]
 800c1da:	f7ff bfd2 	b.w	800c182 <_raise_r>
 800c1de:	bf00      	nop
 800c1e0:	20000028 	.word	0x20000028

0800c1e4 <_kill_r>:
 800c1e4:	b538      	push	{r3, r4, r5, lr}
 800c1e6:	4d07      	ldr	r5, [pc, #28]	@ (800c204 <_kill_r+0x20>)
 800c1e8:	2300      	movs	r3, #0
 800c1ea:	4604      	mov	r4, r0
 800c1ec:	4608      	mov	r0, r1
 800c1ee:	4611      	mov	r1, r2
 800c1f0:	602b      	str	r3, [r5, #0]
 800c1f2:	f7f6 fcf7 	bl	8002be4 <_kill>
 800c1f6:	1c43      	adds	r3, r0, #1
 800c1f8:	d102      	bne.n	800c200 <_kill_r+0x1c>
 800c1fa:	682b      	ldr	r3, [r5, #0]
 800c1fc:	b103      	cbz	r3, 800c200 <_kill_r+0x1c>
 800c1fe:	6023      	str	r3, [r4, #0]
 800c200:	bd38      	pop	{r3, r4, r5, pc}
 800c202:	bf00      	nop
 800c204:	20000720 	.word	0x20000720

0800c208 <_getpid_r>:
 800c208:	f7f6 bce4 	b.w	8002bd4 <_getpid>

0800c20c <atan2>:
 800c20c:	f000 bb34 	b.w	800c878 <__ieee754_atan2>

0800c210 <sqrt>:
 800c210:	b538      	push	{r3, r4, r5, lr}
 800c212:	ed2d 8b02 	vpush	{d8}
 800c216:	ec55 4b10 	vmov	r4, r5, d0
 800c21a:	f000 f8cd 	bl	800c3b8 <__ieee754_sqrt>
 800c21e:	4622      	mov	r2, r4
 800c220:	462b      	mov	r3, r5
 800c222:	4620      	mov	r0, r4
 800c224:	4629      	mov	r1, r5
 800c226:	eeb0 8a40 	vmov.f32	s16, s0
 800c22a:	eef0 8a60 	vmov.f32	s17, s1
 800c22e:	f7f4 fc9d 	bl	8000b6c <__aeabi_dcmpun>
 800c232:	b990      	cbnz	r0, 800c25a <sqrt+0x4a>
 800c234:	2200      	movs	r2, #0
 800c236:	2300      	movs	r3, #0
 800c238:	4620      	mov	r0, r4
 800c23a:	4629      	mov	r1, r5
 800c23c:	f7f4 fc6e 	bl	8000b1c <__aeabi_dcmplt>
 800c240:	b158      	cbz	r0, 800c25a <sqrt+0x4a>
 800c242:	f7fc fcef 	bl	8008c24 <__errno>
 800c246:	2321      	movs	r3, #33	@ 0x21
 800c248:	6003      	str	r3, [r0, #0]
 800c24a:	2200      	movs	r2, #0
 800c24c:	2300      	movs	r3, #0
 800c24e:	4610      	mov	r0, r2
 800c250:	4619      	mov	r1, r3
 800c252:	f7f4 fb1b 	bl	800088c <__aeabi_ddiv>
 800c256:	ec41 0b18 	vmov	d8, r0, r1
 800c25a:	eeb0 0a48 	vmov.f32	s0, s16
 800c25e:	eef0 0a68 	vmov.f32	s1, s17
 800c262:	ecbd 8b02 	vpop	{d8}
 800c266:	bd38      	pop	{r3, r4, r5, pc}

0800c268 <cos>:
 800c268:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c26a:	ec53 2b10 	vmov	r2, r3, d0
 800c26e:	4826      	ldr	r0, [pc, #152]	@ (800c308 <cos+0xa0>)
 800c270:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c274:	4281      	cmp	r1, r0
 800c276:	d806      	bhi.n	800c286 <cos+0x1e>
 800c278:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800c300 <cos+0x98>
 800c27c:	b005      	add	sp, #20
 800c27e:	f85d eb04 	ldr.w	lr, [sp], #4
 800c282:	f000 b975 	b.w	800c570 <__kernel_cos>
 800c286:	4821      	ldr	r0, [pc, #132]	@ (800c30c <cos+0xa4>)
 800c288:	4281      	cmp	r1, r0
 800c28a:	d908      	bls.n	800c29e <cos+0x36>
 800c28c:	4610      	mov	r0, r2
 800c28e:	4619      	mov	r1, r3
 800c290:	f7f4 f81a 	bl	80002c8 <__aeabi_dsub>
 800c294:	ec41 0b10 	vmov	d0, r0, r1
 800c298:	b005      	add	sp, #20
 800c29a:	f85d fb04 	ldr.w	pc, [sp], #4
 800c29e:	4668      	mov	r0, sp
 800c2a0:	f000 fbb2 	bl	800ca08 <__ieee754_rem_pio2>
 800c2a4:	f000 0003 	and.w	r0, r0, #3
 800c2a8:	2801      	cmp	r0, #1
 800c2aa:	d00b      	beq.n	800c2c4 <cos+0x5c>
 800c2ac:	2802      	cmp	r0, #2
 800c2ae:	d015      	beq.n	800c2dc <cos+0x74>
 800c2b0:	b9d8      	cbnz	r0, 800c2ea <cos+0x82>
 800c2b2:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c2b6:	ed9d 0b00 	vldr	d0, [sp]
 800c2ba:	f000 f959 	bl	800c570 <__kernel_cos>
 800c2be:	ec51 0b10 	vmov	r0, r1, d0
 800c2c2:	e7e7      	b.n	800c294 <cos+0x2c>
 800c2c4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c2c8:	ed9d 0b00 	vldr	d0, [sp]
 800c2cc:	f000 fa18 	bl	800c700 <__kernel_sin>
 800c2d0:	ec53 2b10 	vmov	r2, r3, d0
 800c2d4:	4610      	mov	r0, r2
 800c2d6:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800c2da:	e7db      	b.n	800c294 <cos+0x2c>
 800c2dc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c2e0:	ed9d 0b00 	vldr	d0, [sp]
 800c2e4:	f000 f944 	bl	800c570 <__kernel_cos>
 800c2e8:	e7f2      	b.n	800c2d0 <cos+0x68>
 800c2ea:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c2ee:	ed9d 0b00 	vldr	d0, [sp]
 800c2f2:	2001      	movs	r0, #1
 800c2f4:	f000 fa04 	bl	800c700 <__kernel_sin>
 800c2f8:	e7e1      	b.n	800c2be <cos+0x56>
 800c2fa:	bf00      	nop
 800c2fc:	f3af 8000 	nop.w
	...
 800c308:	3fe921fb 	.word	0x3fe921fb
 800c30c:	7fefffff 	.word	0x7fefffff

0800c310 <sin>:
 800c310:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c312:	ec53 2b10 	vmov	r2, r3, d0
 800c316:	4826      	ldr	r0, [pc, #152]	@ (800c3b0 <sin+0xa0>)
 800c318:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c31c:	4281      	cmp	r1, r0
 800c31e:	d807      	bhi.n	800c330 <sin+0x20>
 800c320:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800c3a8 <sin+0x98>
 800c324:	2000      	movs	r0, #0
 800c326:	b005      	add	sp, #20
 800c328:	f85d eb04 	ldr.w	lr, [sp], #4
 800c32c:	f000 b9e8 	b.w	800c700 <__kernel_sin>
 800c330:	4820      	ldr	r0, [pc, #128]	@ (800c3b4 <sin+0xa4>)
 800c332:	4281      	cmp	r1, r0
 800c334:	d908      	bls.n	800c348 <sin+0x38>
 800c336:	4610      	mov	r0, r2
 800c338:	4619      	mov	r1, r3
 800c33a:	f7f3 ffc5 	bl	80002c8 <__aeabi_dsub>
 800c33e:	ec41 0b10 	vmov	d0, r0, r1
 800c342:	b005      	add	sp, #20
 800c344:	f85d fb04 	ldr.w	pc, [sp], #4
 800c348:	4668      	mov	r0, sp
 800c34a:	f000 fb5d 	bl	800ca08 <__ieee754_rem_pio2>
 800c34e:	f000 0003 	and.w	r0, r0, #3
 800c352:	2801      	cmp	r0, #1
 800c354:	d00c      	beq.n	800c370 <sin+0x60>
 800c356:	2802      	cmp	r0, #2
 800c358:	d011      	beq.n	800c37e <sin+0x6e>
 800c35a:	b9e8      	cbnz	r0, 800c398 <sin+0x88>
 800c35c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c360:	ed9d 0b00 	vldr	d0, [sp]
 800c364:	2001      	movs	r0, #1
 800c366:	f000 f9cb 	bl	800c700 <__kernel_sin>
 800c36a:	ec51 0b10 	vmov	r0, r1, d0
 800c36e:	e7e6      	b.n	800c33e <sin+0x2e>
 800c370:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c374:	ed9d 0b00 	vldr	d0, [sp]
 800c378:	f000 f8fa 	bl	800c570 <__kernel_cos>
 800c37c:	e7f5      	b.n	800c36a <sin+0x5a>
 800c37e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c382:	ed9d 0b00 	vldr	d0, [sp]
 800c386:	2001      	movs	r0, #1
 800c388:	f000 f9ba 	bl	800c700 <__kernel_sin>
 800c38c:	ec53 2b10 	vmov	r2, r3, d0
 800c390:	4610      	mov	r0, r2
 800c392:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800c396:	e7d2      	b.n	800c33e <sin+0x2e>
 800c398:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c39c:	ed9d 0b00 	vldr	d0, [sp]
 800c3a0:	f000 f8e6 	bl	800c570 <__kernel_cos>
 800c3a4:	e7f2      	b.n	800c38c <sin+0x7c>
 800c3a6:	bf00      	nop
	...
 800c3b0:	3fe921fb 	.word	0x3fe921fb
 800c3b4:	7fefffff 	.word	0x7fefffff

0800c3b8 <__ieee754_sqrt>:
 800c3b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3bc:	4a68      	ldr	r2, [pc, #416]	@ (800c560 <__ieee754_sqrt+0x1a8>)
 800c3be:	ec55 4b10 	vmov	r4, r5, d0
 800c3c2:	43aa      	bics	r2, r5
 800c3c4:	462b      	mov	r3, r5
 800c3c6:	4621      	mov	r1, r4
 800c3c8:	d110      	bne.n	800c3ec <__ieee754_sqrt+0x34>
 800c3ca:	4622      	mov	r2, r4
 800c3cc:	4620      	mov	r0, r4
 800c3ce:	4629      	mov	r1, r5
 800c3d0:	f7f4 f932 	bl	8000638 <__aeabi_dmul>
 800c3d4:	4602      	mov	r2, r0
 800c3d6:	460b      	mov	r3, r1
 800c3d8:	4620      	mov	r0, r4
 800c3da:	4629      	mov	r1, r5
 800c3dc:	f7f3 ff76 	bl	80002cc <__adddf3>
 800c3e0:	4604      	mov	r4, r0
 800c3e2:	460d      	mov	r5, r1
 800c3e4:	ec45 4b10 	vmov	d0, r4, r5
 800c3e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3ec:	2d00      	cmp	r5, #0
 800c3ee:	dc0e      	bgt.n	800c40e <__ieee754_sqrt+0x56>
 800c3f0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800c3f4:	4322      	orrs	r2, r4
 800c3f6:	d0f5      	beq.n	800c3e4 <__ieee754_sqrt+0x2c>
 800c3f8:	b19d      	cbz	r5, 800c422 <__ieee754_sqrt+0x6a>
 800c3fa:	4622      	mov	r2, r4
 800c3fc:	4620      	mov	r0, r4
 800c3fe:	4629      	mov	r1, r5
 800c400:	f7f3 ff62 	bl	80002c8 <__aeabi_dsub>
 800c404:	4602      	mov	r2, r0
 800c406:	460b      	mov	r3, r1
 800c408:	f7f4 fa40 	bl	800088c <__aeabi_ddiv>
 800c40c:	e7e8      	b.n	800c3e0 <__ieee754_sqrt+0x28>
 800c40e:	152a      	asrs	r2, r5, #20
 800c410:	d115      	bne.n	800c43e <__ieee754_sqrt+0x86>
 800c412:	2000      	movs	r0, #0
 800c414:	e009      	b.n	800c42a <__ieee754_sqrt+0x72>
 800c416:	0acb      	lsrs	r3, r1, #11
 800c418:	3a15      	subs	r2, #21
 800c41a:	0549      	lsls	r1, r1, #21
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d0fa      	beq.n	800c416 <__ieee754_sqrt+0x5e>
 800c420:	e7f7      	b.n	800c412 <__ieee754_sqrt+0x5a>
 800c422:	462a      	mov	r2, r5
 800c424:	e7fa      	b.n	800c41c <__ieee754_sqrt+0x64>
 800c426:	005b      	lsls	r3, r3, #1
 800c428:	3001      	adds	r0, #1
 800c42a:	02dc      	lsls	r4, r3, #11
 800c42c:	d5fb      	bpl.n	800c426 <__ieee754_sqrt+0x6e>
 800c42e:	1e44      	subs	r4, r0, #1
 800c430:	1b12      	subs	r2, r2, r4
 800c432:	f1c0 0420 	rsb	r4, r0, #32
 800c436:	fa21 f404 	lsr.w	r4, r1, r4
 800c43a:	4323      	orrs	r3, r4
 800c43c:	4081      	lsls	r1, r0
 800c43e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c442:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800c446:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c44a:	07d2      	lsls	r2, r2, #31
 800c44c:	bf5c      	itt	pl
 800c44e:	005b      	lslpl	r3, r3, #1
 800c450:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800c454:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c458:	bf58      	it	pl
 800c45a:	0049      	lslpl	r1, r1, #1
 800c45c:	2600      	movs	r6, #0
 800c45e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800c462:	106d      	asrs	r5, r5, #1
 800c464:	0049      	lsls	r1, r1, #1
 800c466:	2016      	movs	r0, #22
 800c468:	4632      	mov	r2, r6
 800c46a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800c46e:	1917      	adds	r7, r2, r4
 800c470:	429f      	cmp	r7, r3
 800c472:	bfde      	ittt	le
 800c474:	193a      	addle	r2, r7, r4
 800c476:	1bdb      	suble	r3, r3, r7
 800c478:	1936      	addle	r6, r6, r4
 800c47a:	0fcf      	lsrs	r7, r1, #31
 800c47c:	3801      	subs	r0, #1
 800c47e:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800c482:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800c486:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800c48a:	d1f0      	bne.n	800c46e <__ieee754_sqrt+0xb6>
 800c48c:	4604      	mov	r4, r0
 800c48e:	2720      	movs	r7, #32
 800c490:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800c494:	429a      	cmp	r2, r3
 800c496:	eb00 0e0c 	add.w	lr, r0, ip
 800c49a:	db02      	blt.n	800c4a2 <__ieee754_sqrt+0xea>
 800c49c:	d113      	bne.n	800c4c6 <__ieee754_sqrt+0x10e>
 800c49e:	458e      	cmp	lr, r1
 800c4a0:	d811      	bhi.n	800c4c6 <__ieee754_sqrt+0x10e>
 800c4a2:	f1be 0f00 	cmp.w	lr, #0
 800c4a6:	eb0e 000c 	add.w	r0, lr, ip
 800c4aa:	da42      	bge.n	800c532 <__ieee754_sqrt+0x17a>
 800c4ac:	2800      	cmp	r0, #0
 800c4ae:	db40      	blt.n	800c532 <__ieee754_sqrt+0x17a>
 800c4b0:	f102 0801 	add.w	r8, r2, #1
 800c4b4:	1a9b      	subs	r3, r3, r2
 800c4b6:	458e      	cmp	lr, r1
 800c4b8:	bf88      	it	hi
 800c4ba:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800c4be:	eba1 010e 	sub.w	r1, r1, lr
 800c4c2:	4464      	add	r4, ip
 800c4c4:	4642      	mov	r2, r8
 800c4c6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800c4ca:	3f01      	subs	r7, #1
 800c4cc:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800c4d0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800c4d4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800c4d8:	d1dc      	bne.n	800c494 <__ieee754_sqrt+0xdc>
 800c4da:	4319      	orrs	r1, r3
 800c4dc:	d01b      	beq.n	800c516 <__ieee754_sqrt+0x15e>
 800c4de:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800c564 <__ieee754_sqrt+0x1ac>
 800c4e2:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800c568 <__ieee754_sqrt+0x1b0>
 800c4e6:	e9da 0100 	ldrd	r0, r1, [sl]
 800c4ea:	e9db 2300 	ldrd	r2, r3, [fp]
 800c4ee:	f7f3 feeb 	bl	80002c8 <__aeabi_dsub>
 800c4f2:	e9da 8900 	ldrd	r8, r9, [sl]
 800c4f6:	4602      	mov	r2, r0
 800c4f8:	460b      	mov	r3, r1
 800c4fa:	4640      	mov	r0, r8
 800c4fc:	4649      	mov	r1, r9
 800c4fe:	f7f4 fb17 	bl	8000b30 <__aeabi_dcmple>
 800c502:	b140      	cbz	r0, 800c516 <__ieee754_sqrt+0x15e>
 800c504:	f1b4 3fff 	cmp.w	r4, #4294967295
 800c508:	e9da 0100 	ldrd	r0, r1, [sl]
 800c50c:	e9db 2300 	ldrd	r2, r3, [fp]
 800c510:	d111      	bne.n	800c536 <__ieee754_sqrt+0x17e>
 800c512:	3601      	adds	r6, #1
 800c514:	463c      	mov	r4, r7
 800c516:	1072      	asrs	r2, r6, #1
 800c518:	0863      	lsrs	r3, r4, #1
 800c51a:	07f1      	lsls	r1, r6, #31
 800c51c:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800c520:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800c524:	bf48      	it	mi
 800c526:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800c52a:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800c52e:	4618      	mov	r0, r3
 800c530:	e756      	b.n	800c3e0 <__ieee754_sqrt+0x28>
 800c532:	4690      	mov	r8, r2
 800c534:	e7be      	b.n	800c4b4 <__ieee754_sqrt+0xfc>
 800c536:	f7f3 fec9 	bl	80002cc <__adddf3>
 800c53a:	e9da 8900 	ldrd	r8, r9, [sl]
 800c53e:	4602      	mov	r2, r0
 800c540:	460b      	mov	r3, r1
 800c542:	4640      	mov	r0, r8
 800c544:	4649      	mov	r1, r9
 800c546:	f7f4 fae9 	bl	8000b1c <__aeabi_dcmplt>
 800c54a:	b120      	cbz	r0, 800c556 <__ieee754_sqrt+0x19e>
 800c54c:	1ca0      	adds	r0, r4, #2
 800c54e:	bf08      	it	eq
 800c550:	3601      	addeq	r6, #1
 800c552:	3402      	adds	r4, #2
 800c554:	e7df      	b.n	800c516 <__ieee754_sqrt+0x15e>
 800c556:	1c63      	adds	r3, r4, #1
 800c558:	f023 0401 	bic.w	r4, r3, #1
 800c55c:	e7db      	b.n	800c516 <__ieee754_sqrt+0x15e>
 800c55e:	bf00      	nop
 800c560:	7ff00000 	.word	0x7ff00000
 800c564:	200001f0 	.word	0x200001f0
 800c568:	200001e8 	.word	0x200001e8
 800c56c:	00000000 	.word	0x00000000

0800c570 <__kernel_cos>:
 800c570:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c574:	ec57 6b10 	vmov	r6, r7, d0
 800c578:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800c57c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800c580:	ed8d 1b00 	vstr	d1, [sp]
 800c584:	d206      	bcs.n	800c594 <__kernel_cos+0x24>
 800c586:	4630      	mov	r0, r6
 800c588:	4639      	mov	r1, r7
 800c58a:	f7f4 fb05 	bl	8000b98 <__aeabi_d2iz>
 800c58e:	2800      	cmp	r0, #0
 800c590:	f000 8088 	beq.w	800c6a4 <__kernel_cos+0x134>
 800c594:	4632      	mov	r2, r6
 800c596:	463b      	mov	r3, r7
 800c598:	4630      	mov	r0, r6
 800c59a:	4639      	mov	r1, r7
 800c59c:	f7f4 f84c 	bl	8000638 <__aeabi_dmul>
 800c5a0:	4b51      	ldr	r3, [pc, #324]	@ (800c6e8 <__kernel_cos+0x178>)
 800c5a2:	2200      	movs	r2, #0
 800c5a4:	4604      	mov	r4, r0
 800c5a6:	460d      	mov	r5, r1
 800c5a8:	f7f4 f846 	bl	8000638 <__aeabi_dmul>
 800c5ac:	a340      	add	r3, pc, #256	@ (adr r3, 800c6b0 <__kernel_cos+0x140>)
 800c5ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5b2:	4682      	mov	sl, r0
 800c5b4:	468b      	mov	fp, r1
 800c5b6:	4620      	mov	r0, r4
 800c5b8:	4629      	mov	r1, r5
 800c5ba:	f7f4 f83d 	bl	8000638 <__aeabi_dmul>
 800c5be:	a33e      	add	r3, pc, #248	@ (adr r3, 800c6b8 <__kernel_cos+0x148>)
 800c5c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5c4:	f7f3 fe82 	bl	80002cc <__adddf3>
 800c5c8:	4622      	mov	r2, r4
 800c5ca:	462b      	mov	r3, r5
 800c5cc:	f7f4 f834 	bl	8000638 <__aeabi_dmul>
 800c5d0:	a33b      	add	r3, pc, #236	@ (adr r3, 800c6c0 <__kernel_cos+0x150>)
 800c5d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5d6:	f7f3 fe77 	bl	80002c8 <__aeabi_dsub>
 800c5da:	4622      	mov	r2, r4
 800c5dc:	462b      	mov	r3, r5
 800c5de:	f7f4 f82b 	bl	8000638 <__aeabi_dmul>
 800c5e2:	a339      	add	r3, pc, #228	@ (adr r3, 800c6c8 <__kernel_cos+0x158>)
 800c5e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5e8:	f7f3 fe70 	bl	80002cc <__adddf3>
 800c5ec:	4622      	mov	r2, r4
 800c5ee:	462b      	mov	r3, r5
 800c5f0:	f7f4 f822 	bl	8000638 <__aeabi_dmul>
 800c5f4:	a336      	add	r3, pc, #216	@ (adr r3, 800c6d0 <__kernel_cos+0x160>)
 800c5f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5fa:	f7f3 fe65 	bl	80002c8 <__aeabi_dsub>
 800c5fe:	4622      	mov	r2, r4
 800c600:	462b      	mov	r3, r5
 800c602:	f7f4 f819 	bl	8000638 <__aeabi_dmul>
 800c606:	a334      	add	r3, pc, #208	@ (adr r3, 800c6d8 <__kernel_cos+0x168>)
 800c608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c60c:	f7f3 fe5e 	bl	80002cc <__adddf3>
 800c610:	4622      	mov	r2, r4
 800c612:	462b      	mov	r3, r5
 800c614:	f7f4 f810 	bl	8000638 <__aeabi_dmul>
 800c618:	4622      	mov	r2, r4
 800c61a:	462b      	mov	r3, r5
 800c61c:	f7f4 f80c 	bl	8000638 <__aeabi_dmul>
 800c620:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c624:	4604      	mov	r4, r0
 800c626:	460d      	mov	r5, r1
 800c628:	4630      	mov	r0, r6
 800c62a:	4639      	mov	r1, r7
 800c62c:	f7f4 f804 	bl	8000638 <__aeabi_dmul>
 800c630:	460b      	mov	r3, r1
 800c632:	4602      	mov	r2, r0
 800c634:	4629      	mov	r1, r5
 800c636:	4620      	mov	r0, r4
 800c638:	f7f3 fe46 	bl	80002c8 <__aeabi_dsub>
 800c63c:	4b2b      	ldr	r3, [pc, #172]	@ (800c6ec <__kernel_cos+0x17c>)
 800c63e:	4598      	cmp	r8, r3
 800c640:	4606      	mov	r6, r0
 800c642:	460f      	mov	r7, r1
 800c644:	d810      	bhi.n	800c668 <__kernel_cos+0xf8>
 800c646:	4602      	mov	r2, r0
 800c648:	460b      	mov	r3, r1
 800c64a:	4650      	mov	r0, sl
 800c64c:	4659      	mov	r1, fp
 800c64e:	f7f3 fe3b 	bl	80002c8 <__aeabi_dsub>
 800c652:	460b      	mov	r3, r1
 800c654:	4926      	ldr	r1, [pc, #152]	@ (800c6f0 <__kernel_cos+0x180>)
 800c656:	4602      	mov	r2, r0
 800c658:	2000      	movs	r0, #0
 800c65a:	f7f3 fe35 	bl	80002c8 <__aeabi_dsub>
 800c65e:	ec41 0b10 	vmov	d0, r0, r1
 800c662:	b003      	add	sp, #12
 800c664:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c668:	4b22      	ldr	r3, [pc, #136]	@ (800c6f4 <__kernel_cos+0x184>)
 800c66a:	4921      	ldr	r1, [pc, #132]	@ (800c6f0 <__kernel_cos+0x180>)
 800c66c:	4598      	cmp	r8, r3
 800c66e:	bf8c      	ite	hi
 800c670:	4d21      	ldrhi	r5, [pc, #132]	@ (800c6f8 <__kernel_cos+0x188>)
 800c672:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800c676:	2400      	movs	r4, #0
 800c678:	4622      	mov	r2, r4
 800c67a:	462b      	mov	r3, r5
 800c67c:	2000      	movs	r0, #0
 800c67e:	f7f3 fe23 	bl	80002c8 <__aeabi_dsub>
 800c682:	4622      	mov	r2, r4
 800c684:	4680      	mov	r8, r0
 800c686:	4689      	mov	r9, r1
 800c688:	462b      	mov	r3, r5
 800c68a:	4650      	mov	r0, sl
 800c68c:	4659      	mov	r1, fp
 800c68e:	f7f3 fe1b 	bl	80002c8 <__aeabi_dsub>
 800c692:	4632      	mov	r2, r6
 800c694:	463b      	mov	r3, r7
 800c696:	f7f3 fe17 	bl	80002c8 <__aeabi_dsub>
 800c69a:	4602      	mov	r2, r0
 800c69c:	460b      	mov	r3, r1
 800c69e:	4640      	mov	r0, r8
 800c6a0:	4649      	mov	r1, r9
 800c6a2:	e7da      	b.n	800c65a <__kernel_cos+0xea>
 800c6a4:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800c6e0 <__kernel_cos+0x170>
 800c6a8:	e7db      	b.n	800c662 <__kernel_cos+0xf2>
 800c6aa:	bf00      	nop
 800c6ac:	f3af 8000 	nop.w
 800c6b0:	be8838d4 	.word	0xbe8838d4
 800c6b4:	bda8fae9 	.word	0xbda8fae9
 800c6b8:	bdb4b1c4 	.word	0xbdb4b1c4
 800c6bc:	3e21ee9e 	.word	0x3e21ee9e
 800c6c0:	809c52ad 	.word	0x809c52ad
 800c6c4:	3e927e4f 	.word	0x3e927e4f
 800c6c8:	19cb1590 	.word	0x19cb1590
 800c6cc:	3efa01a0 	.word	0x3efa01a0
 800c6d0:	16c15177 	.word	0x16c15177
 800c6d4:	3f56c16c 	.word	0x3f56c16c
 800c6d8:	5555554c 	.word	0x5555554c
 800c6dc:	3fa55555 	.word	0x3fa55555
 800c6e0:	00000000 	.word	0x00000000
 800c6e4:	3ff00000 	.word	0x3ff00000
 800c6e8:	3fe00000 	.word	0x3fe00000
 800c6ec:	3fd33332 	.word	0x3fd33332
 800c6f0:	3ff00000 	.word	0x3ff00000
 800c6f4:	3fe90000 	.word	0x3fe90000
 800c6f8:	3fd20000 	.word	0x3fd20000
 800c6fc:	00000000 	.word	0x00000000

0800c700 <__kernel_sin>:
 800c700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c704:	ec55 4b10 	vmov	r4, r5, d0
 800c708:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800c70c:	b085      	sub	sp, #20
 800c70e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800c712:	ed8d 1b02 	vstr	d1, [sp, #8]
 800c716:	4680      	mov	r8, r0
 800c718:	d205      	bcs.n	800c726 <__kernel_sin+0x26>
 800c71a:	4620      	mov	r0, r4
 800c71c:	4629      	mov	r1, r5
 800c71e:	f7f4 fa3b 	bl	8000b98 <__aeabi_d2iz>
 800c722:	2800      	cmp	r0, #0
 800c724:	d052      	beq.n	800c7cc <__kernel_sin+0xcc>
 800c726:	4622      	mov	r2, r4
 800c728:	462b      	mov	r3, r5
 800c72a:	4620      	mov	r0, r4
 800c72c:	4629      	mov	r1, r5
 800c72e:	f7f3 ff83 	bl	8000638 <__aeabi_dmul>
 800c732:	4682      	mov	sl, r0
 800c734:	468b      	mov	fp, r1
 800c736:	4602      	mov	r2, r0
 800c738:	460b      	mov	r3, r1
 800c73a:	4620      	mov	r0, r4
 800c73c:	4629      	mov	r1, r5
 800c73e:	f7f3 ff7b 	bl	8000638 <__aeabi_dmul>
 800c742:	a342      	add	r3, pc, #264	@ (adr r3, 800c84c <__kernel_sin+0x14c>)
 800c744:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c748:	e9cd 0100 	strd	r0, r1, [sp]
 800c74c:	4650      	mov	r0, sl
 800c74e:	4659      	mov	r1, fp
 800c750:	f7f3 ff72 	bl	8000638 <__aeabi_dmul>
 800c754:	a33f      	add	r3, pc, #252	@ (adr r3, 800c854 <__kernel_sin+0x154>)
 800c756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c75a:	f7f3 fdb5 	bl	80002c8 <__aeabi_dsub>
 800c75e:	4652      	mov	r2, sl
 800c760:	465b      	mov	r3, fp
 800c762:	f7f3 ff69 	bl	8000638 <__aeabi_dmul>
 800c766:	a33d      	add	r3, pc, #244	@ (adr r3, 800c85c <__kernel_sin+0x15c>)
 800c768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c76c:	f7f3 fdae 	bl	80002cc <__adddf3>
 800c770:	4652      	mov	r2, sl
 800c772:	465b      	mov	r3, fp
 800c774:	f7f3 ff60 	bl	8000638 <__aeabi_dmul>
 800c778:	a33a      	add	r3, pc, #232	@ (adr r3, 800c864 <__kernel_sin+0x164>)
 800c77a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c77e:	f7f3 fda3 	bl	80002c8 <__aeabi_dsub>
 800c782:	4652      	mov	r2, sl
 800c784:	465b      	mov	r3, fp
 800c786:	f7f3 ff57 	bl	8000638 <__aeabi_dmul>
 800c78a:	a338      	add	r3, pc, #224	@ (adr r3, 800c86c <__kernel_sin+0x16c>)
 800c78c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c790:	f7f3 fd9c 	bl	80002cc <__adddf3>
 800c794:	4606      	mov	r6, r0
 800c796:	460f      	mov	r7, r1
 800c798:	f1b8 0f00 	cmp.w	r8, #0
 800c79c:	d11b      	bne.n	800c7d6 <__kernel_sin+0xd6>
 800c79e:	4602      	mov	r2, r0
 800c7a0:	460b      	mov	r3, r1
 800c7a2:	4650      	mov	r0, sl
 800c7a4:	4659      	mov	r1, fp
 800c7a6:	f7f3 ff47 	bl	8000638 <__aeabi_dmul>
 800c7aa:	a325      	add	r3, pc, #148	@ (adr r3, 800c840 <__kernel_sin+0x140>)
 800c7ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7b0:	f7f3 fd8a 	bl	80002c8 <__aeabi_dsub>
 800c7b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c7b8:	f7f3 ff3e 	bl	8000638 <__aeabi_dmul>
 800c7bc:	4602      	mov	r2, r0
 800c7be:	460b      	mov	r3, r1
 800c7c0:	4620      	mov	r0, r4
 800c7c2:	4629      	mov	r1, r5
 800c7c4:	f7f3 fd82 	bl	80002cc <__adddf3>
 800c7c8:	4604      	mov	r4, r0
 800c7ca:	460d      	mov	r5, r1
 800c7cc:	ec45 4b10 	vmov	d0, r4, r5
 800c7d0:	b005      	add	sp, #20
 800c7d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c7da:	4b1b      	ldr	r3, [pc, #108]	@ (800c848 <__kernel_sin+0x148>)
 800c7dc:	2200      	movs	r2, #0
 800c7de:	f7f3 ff2b 	bl	8000638 <__aeabi_dmul>
 800c7e2:	4632      	mov	r2, r6
 800c7e4:	4680      	mov	r8, r0
 800c7e6:	4689      	mov	r9, r1
 800c7e8:	463b      	mov	r3, r7
 800c7ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c7ee:	f7f3 ff23 	bl	8000638 <__aeabi_dmul>
 800c7f2:	4602      	mov	r2, r0
 800c7f4:	460b      	mov	r3, r1
 800c7f6:	4640      	mov	r0, r8
 800c7f8:	4649      	mov	r1, r9
 800c7fa:	f7f3 fd65 	bl	80002c8 <__aeabi_dsub>
 800c7fe:	4652      	mov	r2, sl
 800c800:	465b      	mov	r3, fp
 800c802:	f7f3 ff19 	bl	8000638 <__aeabi_dmul>
 800c806:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c80a:	f7f3 fd5d 	bl	80002c8 <__aeabi_dsub>
 800c80e:	a30c      	add	r3, pc, #48	@ (adr r3, 800c840 <__kernel_sin+0x140>)
 800c810:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c814:	4606      	mov	r6, r0
 800c816:	460f      	mov	r7, r1
 800c818:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c81c:	f7f3 ff0c 	bl	8000638 <__aeabi_dmul>
 800c820:	4602      	mov	r2, r0
 800c822:	460b      	mov	r3, r1
 800c824:	4630      	mov	r0, r6
 800c826:	4639      	mov	r1, r7
 800c828:	f7f3 fd50 	bl	80002cc <__adddf3>
 800c82c:	4602      	mov	r2, r0
 800c82e:	460b      	mov	r3, r1
 800c830:	4620      	mov	r0, r4
 800c832:	4629      	mov	r1, r5
 800c834:	f7f3 fd48 	bl	80002c8 <__aeabi_dsub>
 800c838:	e7c6      	b.n	800c7c8 <__kernel_sin+0xc8>
 800c83a:	bf00      	nop
 800c83c:	f3af 8000 	nop.w
 800c840:	55555549 	.word	0x55555549
 800c844:	3fc55555 	.word	0x3fc55555
 800c848:	3fe00000 	.word	0x3fe00000
 800c84c:	5acfd57c 	.word	0x5acfd57c
 800c850:	3de5d93a 	.word	0x3de5d93a
 800c854:	8a2b9ceb 	.word	0x8a2b9ceb
 800c858:	3e5ae5e6 	.word	0x3e5ae5e6
 800c85c:	57b1fe7d 	.word	0x57b1fe7d
 800c860:	3ec71de3 	.word	0x3ec71de3
 800c864:	19c161d5 	.word	0x19c161d5
 800c868:	3f2a01a0 	.word	0x3f2a01a0
 800c86c:	1110f8a6 	.word	0x1110f8a6
 800c870:	3f811111 	.word	0x3f811111
 800c874:	00000000 	.word	0x00000000

0800c878 <__ieee754_atan2>:
 800c878:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c87c:	ec57 6b11 	vmov	r6, r7, d1
 800c880:	4273      	negs	r3, r6
 800c882:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800ca00 <__ieee754_atan2+0x188>
 800c886:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800c88a:	4333      	orrs	r3, r6
 800c88c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800c890:	4543      	cmp	r3, r8
 800c892:	ec51 0b10 	vmov	r0, r1, d0
 800c896:	4635      	mov	r5, r6
 800c898:	d809      	bhi.n	800c8ae <__ieee754_atan2+0x36>
 800c89a:	4244      	negs	r4, r0
 800c89c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c8a0:	4304      	orrs	r4, r0
 800c8a2:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800c8a6:	4544      	cmp	r4, r8
 800c8a8:	468e      	mov	lr, r1
 800c8aa:	4681      	mov	r9, r0
 800c8ac:	d907      	bls.n	800c8be <__ieee754_atan2+0x46>
 800c8ae:	4632      	mov	r2, r6
 800c8b0:	463b      	mov	r3, r7
 800c8b2:	f7f3 fd0b 	bl	80002cc <__adddf3>
 800c8b6:	ec41 0b10 	vmov	d0, r0, r1
 800c8ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c8be:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800c8c2:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800c8c6:	4334      	orrs	r4, r6
 800c8c8:	d103      	bne.n	800c8d2 <__ieee754_atan2+0x5a>
 800c8ca:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c8ce:	f000 ba97 	b.w	800ce00 <atan>
 800c8d2:	17bc      	asrs	r4, r7, #30
 800c8d4:	f004 0402 	and.w	r4, r4, #2
 800c8d8:	ea53 0909 	orrs.w	r9, r3, r9
 800c8dc:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800c8e0:	d107      	bne.n	800c8f2 <__ieee754_atan2+0x7a>
 800c8e2:	2c02      	cmp	r4, #2
 800c8e4:	d05f      	beq.n	800c9a6 <__ieee754_atan2+0x12e>
 800c8e6:	2c03      	cmp	r4, #3
 800c8e8:	d1e5      	bne.n	800c8b6 <__ieee754_atan2+0x3e>
 800c8ea:	a141      	add	r1, pc, #260	@ (adr r1, 800c9f0 <__ieee754_atan2+0x178>)
 800c8ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c8f0:	e7e1      	b.n	800c8b6 <__ieee754_atan2+0x3e>
 800c8f2:	4315      	orrs	r5, r2
 800c8f4:	d106      	bne.n	800c904 <__ieee754_atan2+0x8c>
 800c8f6:	f1be 0f00 	cmp.w	lr, #0
 800c8fa:	da5f      	bge.n	800c9bc <__ieee754_atan2+0x144>
 800c8fc:	a13e      	add	r1, pc, #248	@ (adr r1, 800c9f8 <__ieee754_atan2+0x180>)
 800c8fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c902:	e7d8      	b.n	800c8b6 <__ieee754_atan2+0x3e>
 800c904:	4542      	cmp	r2, r8
 800c906:	d10f      	bne.n	800c928 <__ieee754_atan2+0xb0>
 800c908:	4293      	cmp	r3, r2
 800c90a:	f104 34ff 	add.w	r4, r4, #4294967295
 800c90e:	d107      	bne.n	800c920 <__ieee754_atan2+0xa8>
 800c910:	2c02      	cmp	r4, #2
 800c912:	d84c      	bhi.n	800c9ae <__ieee754_atan2+0x136>
 800c914:	4b34      	ldr	r3, [pc, #208]	@ (800c9e8 <__ieee754_atan2+0x170>)
 800c916:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c91a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c91e:	e7ca      	b.n	800c8b6 <__ieee754_atan2+0x3e>
 800c920:	2c02      	cmp	r4, #2
 800c922:	d848      	bhi.n	800c9b6 <__ieee754_atan2+0x13e>
 800c924:	4b31      	ldr	r3, [pc, #196]	@ (800c9ec <__ieee754_atan2+0x174>)
 800c926:	e7f6      	b.n	800c916 <__ieee754_atan2+0x9e>
 800c928:	4543      	cmp	r3, r8
 800c92a:	d0e4      	beq.n	800c8f6 <__ieee754_atan2+0x7e>
 800c92c:	1a9b      	subs	r3, r3, r2
 800c92e:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800c932:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c936:	da1e      	bge.n	800c976 <__ieee754_atan2+0xfe>
 800c938:	2f00      	cmp	r7, #0
 800c93a:	da01      	bge.n	800c940 <__ieee754_atan2+0xc8>
 800c93c:	323c      	adds	r2, #60	@ 0x3c
 800c93e:	db1e      	blt.n	800c97e <__ieee754_atan2+0x106>
 800c940:	4632      	mov	r2, r6
 800c942:	463b      	mov	r3, r7
 800c944:	f7f3 ffa2 	bl	800088c <__aeabi_ddiv>
 800c948:	ec41 0b10 	vmov	d0, r0, r1
 800c94c:	f000 fbf0 	bl	800d130 <fabs>
 800c950:	f000 fa56 	bl	800ce00 <atan>
 800c954:	ec51 0b10 	vmov	r0, r1, d0
 800c958:	2c01      	cmp	r4, #1
 800c95a:	d013      	beq.n	800c984 <__ieee754_atan2+0x10c>
 800c95c:	2c02      	cmp	r4, #2
 800c95e:	d015      	beq.n	800c98c <__ieee754_atan2+0x114>
 800c960:	2c00      	cmp	r4, #0
 800c962:	d0a8      	beq.n	800c8b6 <__ieee754_atan2+0x3e>
 800c964:	a318      	add	r3, pc, #96	@ (adr r3, 800c9c8 <__ieee754_atan2+0x150>)
 800c966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c96a:	f7f3 fcad 	bl	80002c8 <__aeabi_dsub>
 800c96e:	a318      	add	r3, pc, #96	@ (adr r3, 800c9d0 <__ieee754_atan2+0x158>)
 800c970:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c974:	e014      	b.n	800c9a0 <__ieee754_atan2+0x128>
 800c976:	a118      	add	r1, pc, #96	@ (adr r1, 800c9d8 <__ieee754_atan2+0x160>)
 800c978:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c97c:	e7ec      	b.n	800c958 <__ieee754_atan2+0xe0>
 800c97e:	2000      	movs	r0, #0
 800c980:	2100      	movs	r1, #0
 800c982:	e7e9      	b.n	800c958 <__ieee754_atan2+0xe0>
 800c984:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c988:	4619      	mov	r1, r3
 800c98a:	e794      	b.n	800c8b6 <__ieee754_atan2+0x3e>
 800c98c:	a30e      	add	r3, pc, #56	@ (adr r3, 800c9c8 <__ieee754_atan2+0x150>)
 800c98e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c992:	f7f3 fc99 	bl	80002c8 <__aeabi_dsub>
 800c996:	4602      	mov	r2, r0
 800c998:	460b      	mov	r3, r1
 800c99a:	a10d      	add	r1, pc, #52	@ (adr r1, 800c9d0 <__ieee754_atan2+0x158>)
 800c99c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c9a0:	f7f3 fc92 	bl	80002c8 <__aeabi_dsub>
 800c9a4:	e787      	b.n	800c8b6 <__ieee754_atan2+0x3e>
 800c9a6:	a10a      	add	r1, pc, #40	@ (adr r1, 800c9d0 <__ieee754_atan2+0x158>)
 800c9a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c9ac:	e783      	b.n	800c8b6 <__ieee754_atan2+0x3e>
 800c9ae:	a10c      	add	r1, pc, #48	@ (adr r1, 800c9e0 <__ieee754_atan2+0x168>)
 800c9b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c9b4:	e77f      	b.n	800c8b6 <__ieee754_atan2+0x3e>
 800c9b6:	2000      	movs	r0, #0
 800c9b8:	2100      	movs	r1, #0
 800c9ba:	e77c      	b.n	800c8b6 <__ieee754_atan2+0x3e>
 800c9bc:	a106      	add	r1, pc, #24	@ (adr r1, 800c9d8 <__ieee754_atan2+0x160>)
 800c9be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c9c2:	e778      	b.n	800c8b6 <__ieee754_atan2+0x3e>
 800c9c4:	f3af 8000 	nop.w
 800c9c8:	33145c07 	.word	0x33145c07
 800c9cc:	3ca1a626 	.word	0x3ca1a626
 800c9d0:	54442d18 	.word	0x54442d18
 800c9d4:	400921fb 	.word	0x400921fb
 800c9d8:	54442d18 	.word	0x54442d18
 800c9dc:	3ff921fb 	.word	0x3ff921fb
 800c9e0:	54442d18 	.word	0x54442d18
 800c9e4:	3fe921fb 	.word	0x3fe921fb
 800c9e8:	0800deb8 	.word	0x0800deb8
 800c9ec:	0800dea0 	.word	0x0800dea0
 800c9f0:	54442d18 	.word	0x54442d18
 800c9f4:	c00921fb 	.word	0xc00921fb
 800c9f8:	54442d18 	.word	0x54442d18
 800c9fc:	bff921fb 	.word	0xbff921fb
 800ca00:	7ff00000 	.word	0x7ff00000
 800ca04:	00000000 	.word	0x00000000

0800ca08 <__ieee754_rem_pio2>:
 800ca08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca0c:	ec57 6b10 	vmov	r6, r7, d0
 800ca10:	4bc5      	ldr	r3, [pc, #788]	@ (800cd28 <__ieee754_rem_pio2+0x320>)
 800ca12:	b08d      	sub	sp, #52	@ 0x34
 800ca14:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800ca18:	4598      	cmp	r8, r3
 800ca1a:	4604      	mov	r4, r0
 800ca1c:	9704      	str	r7, [sp, #16]
 800ca1e:	d807      	bhi.n	800ca30 <__ieee754_rem_pio2+0x28>
 800ca20:	2200      	movs	r2, #0
 800ca22:	2300      	movs	r3, #0
 800ca24:	ed80 0b00 	vstr	d0, [r0]
 800ca28:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800ca2c:	2500      	movs	r5, #0
 800ca2e:	e028      	b.n	800ca82 <__ieee754_rem_pio2+0x7a>
 800ca30:	4bbe      	ldr	r3, [pc, #760]	@ (800cd2c <__ieee754_rem_pio2+0x324>)
 800ca32:	4598      	cmp	r8, r3
 800ca34:	d878      	bhi.n	800cb28 <__ieee754_rem_pio2+0x120>
 800ca36:	9b04      	ldr	r3, [sp, #16]
 800ca38:	4dbd      	ldr	r5, [pc, #756]	@ (800cd30 <__ieee754_rem_pio2+0x328>)
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	4630      	mov	r0, r6
 800ca3e:	a3ac      	add	r3, pc, #688	@ (adr r3, 800ccf0 <__ieee754_rem_pio2+0x2e8>)
 800ca40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca44:	4639      	mov	r1, r7
 800ca46:	dd38      	ble.n	800caba <__ieee754_rem_pio2+0xb2>
 800ca48:	f7f3 fc3e 	bl	80002c8 <__aeabi_dsub>
 800ca4c:	45a8      	cmp	r8, r5
 800ca4e:	4606      	mov	r6, r0
 800ca50:	460f      	mov	r7, r1
 800ca52:	d01a      	beq.n	800ca8a <__ieee754_rem_pio2+0x82>
 800ca54:	a3a8      	add	r3, pc, #672	@ (adr r3, 800ccf8 <__ieee754_rem_pio2+0x2f0>)
 800ca56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca5a:	f7f3 fc35 	bl	80002c8 <__aeabi_dsub>
 800ca5e:	4602      	mov	r2, r0
 800ca60:	460b      	mov	r3, r1
 800ca62:	4680      	mov	r8, r0
 800ca64:	4689      	mov	r9, r1
 800ca66:	4630      	mov	r0, r6
 800ca68:	4639      	mov	r1, r7
 800ca6a:	f7f3 fc2d 	bl	80002c8 <__aeabi_dsub>
 800ca6e:	a3a2      	add	r3, pc, #648	@ (adr r3, 800ccf8 <__ieee754_rem_pio2+0x2f0>)
 800ca70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca74:	f7f3 fc28 	bl	80002c8 <__aeabi_dsub>
 800ca78:	e9c4 8900 	strd	r8, r9, [r4]
 800ca7c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ca80:	2501      	movs	r5, #1
 800ca82:	4628      	mov	r0, r5
 800ca84:	b00d      	add	sp, #52	@ 0x34
 800ca86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca8a:	a39d      	add	r3, pc, #628	@ (adr r3, 800cd00 <__ieee754_rem_pio2+0x2f8>)
 800ca8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca90:	f7f3 fc1a 	bl	80002c8 <__aeabi_dsub>
 800ca94:	a39c      	add	r3, pc, #624	@ (adr r3, 800cd08 <__ieee754_rem_pio2+0x300>)
 800ca96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca9a:	4606      	mov	r6, r0
 800ca9c:	460f      	mov	r7, r1
 800ca9e:	f7f3 fc13 	bl	80002c8 <__aeabi_dsub>
 800caa2:	4602      	mov	r2, r0
 800caa4:	460b      	mov	r3, r1
 800caa6:	4680      	mov	r8, r0
 800caa8:	4689      	mov	r9, r1
 800caaa:	4630      	mov	r0, r6
 800caac:	4639      	mov	r1, r7
 800caae:	f7f3 fc0b 	bl	80002c8 <__aeabi_dsub>
 800cab2:	a395      	add	r3, pc, #596	@ (adr r3, 800cd08 <__ieee754_rem_pio2+0x300>)
 800cab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cab8:	e7dc      	b.n	800ca74 <__ieee754_rem_pio2+0x6c>
 800caba:	f7f3 fc07 	bl	80002cc <__adddf3>
 800cabe:	45a8      	cmp	r8, r5
 800cac0:	4606      	mov	r6, r0
 800cac2:	460f      	mov	r7, r1
 800cac4:	d018      	beq.n	800caf8 <__ieee754_rem_pio2+0xf0>
 800cac6:	a38c      	add	r3, pc, #560	@ (adr r3, 800ccf8 <__ieee754_rem_pio2+0x2f0>)
 800cac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cacc:	f7f3 fbfe 	bl	80002cc <__adddf3>
 800cad0:	4602      	mov	r2, r0
 800cad2:	460b      	mov	r3, r1
 800cad4:	4680      	mov	r8, r0
 800cad6:	4689      	mov	r9, r1
 800cad8:	4630      	mov	r0, r6
 800cada:	4639      	mov	r1, r7
 800cadc:	f7f3 fbf4 	bl	80002c8 <__aeabi_dsub>
 800cae0:	a385      	add	r3, pc, #532	@ (adr r3, 800ccf8 <__ieee754_rem_pio2+0x2f0>)
 800cae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cae6:	f7f3 fbf1 	bl	80002cc <__adddf3>
 800caea:	f04f 35ff 	mov.w	r5, #4294967295
 800caee:	e9c4 8900 	strd	r8, r9, [r4]
 800caf2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800caf6:	e7c4      	b.n	800ca82 <__ieee754_rem_pio2+0x7a>
 800caf8:	a381      	add	r3, pc, #516	@ (adr r3, 800cd00 <__ieee754_rem_pio2+0x2f8>)
 800cafa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cafe:	f7f3 fbe5 	bl	80002cc <__adddf3>
 800cb02:	a381      	add	r3, pc, #516	@ (adr r3, 800cd08 <__ieee754_rem_pio2+0x300>)
 800cb04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb08:	4606      	mov	r6, r0
 800cb0a:	460f      	mov	r7, r1
 800cb0c:	f7f3 fbde 	bl	80002cc <__adddf3>
 800cb10:	4602      	mov	r2, r0
 800cb12:	460b      	mov	r3, r1
 800cb14:	4680      	mov	r8, r0
 800cb16:	4689      	mov	r9, r1
 800cb18:	4630      	mov	r0, r6
 800cb1a:	4639      	mov	r1, r7
 800cb1c:	f7f3 fbd4 	bl	80002c8 <__aeabi_dsub>
 800cb20:	a379      	add	r3, pc, #484	@ (adr r3, 800cd08 <__ieee754_rem_pio2+0x300>)
 800cb22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb26:	e7de      	b.n	800cae6 <__ieee754_rem_pio2+0xde>
 800cb28:	4b82      	ldr	r3, [pc, #520]	@ (800cd34 <__ieee754_rem_pio2+0x32c>)
 800cb2a:	4598      	cmp	r8, r3
 800cb2c:	f200 80d1 	bhi.w	800ccd2 <__ieee754_rem_pio2+0x2ca>
 800cb30:	f000 fafe 	bl	800d130 <fabs>
 800cb34:	ec57 6b10 	vmov	r6, r7, d0
 800cb38:	a375      	add	r3, pc, #468	@ (adr r3, 800cd10 <__ieee754_rem_pio2+0x308>)
 800cb3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb3e:	4630      	mov	r0, r6
 800cb40:	4639      	mov	r1, r7
 800cb42:	f7f3 fd79 	bl	8000638 <__aeabi_dmul>
 800cb46:	4b7c      	ldr	r3, [pc, #496]	@ (800cd38 <__ieee754_rem_pio2+0x330>)
 800cb48:	2200      	movs	r2, #0
 800cb4a:	f7f3 fbbf 	bl	80002cc <__adddf3>
 800cb4e:	f7f4 f823 	bl	8000b98 <__aeabi_d2iz>
 800cb52:	4605      	mov	r5, r0
 800cb54:	f7f3 fd06 	bl	8000564 <__aeabi_i2d>
 800cb58:	4602      	mov	r2, r0
 800cb5a:	460b      	mov	r3, r1
 800cb5c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cb60:	a363      	add	r3, pc, #396	@ (adr r3, 800ccf0 <__ieee754_rem_pio2+0x2e8>)
 800cb62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb66:	f7f3 fd67 	bl	8000638 <__aeabi_dmul>
 800cb6a:	4602      	mov	r2, r0
 800cb6c:	460b      	mov	r3, r1
 800cb6e:	4630      	mov	r0, r6
 800cb70:	4639      	mov	r1, r7
 800cb72:	f7f3 fba9 	bl	80002c8 <__aeabi_dsub>
 800cb76:	a360      	add	r3, pc, #384	@ (adr r3, 800ccf8 <__ieee754_rem_pio2+0x2f0>)
 800cb78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb7c:	4682      	mov	sl, r0
 800cb7e:	468b      	mov	fp, r1
 800cb80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb84:	f7f3 fd58 	bl	8000638 <__aeabi_dmul>
 800cb88:	2d1f      	cmp	r5, #31
 800cb8a:	4606      	mov	r6, r0
 800cb8c:	460f      	mov	r7, r1
 800cb8e:	dc0c      	bgt.n	800cbaa <__ieee754_rem_pio2+0x1a2>
 800cb90:	4b6a      	ldr	r3, [pc, #424]	@ (800cd3c <__ieee754_rem_pio2+0x334>)
 800cb92:	1e6a      	subs	r2, r5, #1
 800cb94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb98:	4543      	cmp	r3, r8
 800cb9a:	d006      	beq.n	800cbaa <__ieee754_rem_pio2+0x1a2>
 800cb9c:	4632      	mov	r2, r6
 800cb9e:	463b      	mov	r3, r7
 800cba0:	4650      	mov	r0, sl
 800cba2:	4659      	mov	r1, fp
 800cba4:	f7f3 fb90 	bl	80002c8 <__aeabi_dsub>
 800cba8:	e00e      	b.n	800cbc8 <__ieee754_rem_pio2+0x1c0>
 800cbaa:	463b      	mov	r3, r7
 800cbac:	4632      	mov	r2, r6
 800cbae:	4650      	mov	r0, sl
 800cbb0:	4659      	mov	r1, fp
 800cbb2:	f7f3 fb89 	bl	80002c8 <__aeabi_dsub>
 800cbb6:	ea4f 5328 	mov.w	r3, r8, asr #20
 800cbba:	9305      	str	r3, [sp, #20]
 800cbbc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cbc0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800cbc4:	2b10      	cmp	r3, #16
 800cbc6:	dc02      	bgt.n	800cbce <__ieee754_rem_pio2+0x1c6>
 800cbc8:	e9c4 0100 	strd	r0, r1, [r4]
 800cbcc:	e039      	b.n	800cc42 <__ieee754_rem_pio2+0x23a>
 800cbce:	a34c      	add	r3, pc, #304	@ (adr r3, 800cd00 <__ieee754_rem_pio2+0x2f8>)
 800cbd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbd4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cbd8:	f7f3 fd2e 	bl	8000638 <__aeabi_dmul>
 800cbdc:	4606      	mov	r6, r0
 800cbde:	460f      	mov	r7, r1
 800cbe0:	4602      	mov	r2, r0
 800cbe2:	460b      	mov	r3, r1
 800cbe4:	4650      	mov	r0, sl
 800cbe6:	4659      	mov	r1, fp
 800cbe8:	f7f3 fb6e 	bl	80002c8 <__aeabi_dsub>
 800cbec:	4602      	mov	r2, r0
 800cbee:	460b      	mov	r3, r1
 800cbf0:	4680      	mov	r8, r0
 800cbf2:	4689      	mov	r9, r1
 800cbf4:	4650      	mov	r0, sl
 800cbf6:	4659      	mov	r1, fp
 800cbf8:	f7f3 fb66 	bl	80002c8 <__aeabi_dsub>
 800cbfc:	4632      	mov	r2, r6
 800cbfe:	463b      	mov	r3, r7
 800cc00:	f7f3 fb62 	bl	80002c8 <__aeabi_dsub>
 800cc04:	a340      	add	r3, pc, #256	@ (adr r3, 800cd08 <__ieee754_rem_pio2+0x300>)
 800cc06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc0a:	4606      	mov	r6, r0
 800cc0c:	460f      	mov	r7, r1
 800cc0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cc12:	f7f3 fd11 	bl	8000638 <__aeabi_dmul>
 800cc16:	4632      	mov	r2, r6
 800cc18:	463b      	mov	r3, r7
 800cc1a:	f7f3 fb55 	bl	80002c8 <__aeabi_dsub>
 800cc1e:	4602      	mov	r2, r0
 800cc20:	460b      	mov	r3, r1
 800cc22:	4606      	mov	r6, r0
 800cc24:	460f      	mov	r7, r1
 800cc26:	4640      	mov	r0, r8
 800cc28:	4649      	mov	r1, r9
 800cc2a:	f7f3 fb4d 	bl	80002c8 <__aeabi_dsub>
 800cc2e:	9a05      	ldr	r2, [sp, #20]
 800cc30:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cc34:	1ad3      	subs	r3, r2, r3
 800cc36:	2b31      	cmp	r3, #49	@ 0x31
 800cc38:	dc20      	bgt.n	800cc7c <__ieee754_rem_pio2+0x274>
 800cc3a:	e9c4 0100 	strd	r0, r1, [r4]
 800cc3e:	46c2      	mov	sl, r8
 800cc40:	46cb      	mov	fp, r9
 800cc42:	e9d4 8900 	ldrd	r8, r9, [r4]
 800cc46:	4650      	mov	r0, sl
 800cc48:	4642      	mov	r2, r8
 800cc4a:	464b      	mov	r3, r9
 800cc4c:	4659      	mov	r1, fp
 800cc4e:	f7f3 fb3b 	bl	80002c8 <__aeabi_dsub>
 800cc52:	463b      	mov	r3, r7
 800cc54:	4632      	mov	r2, r6
 800cc56:	f7f3 fb37 	bl	80002c8 <__aeabi_dsub>
 800cc5a:	9b04      	ldr	r3, [sp, #16]
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800cc62:	f6bf af0e 	bge.w	800ca82 <__ieee754_rem_pio2+0x7a>
 800cc66:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800cc6a:	6063      	str	r3, [r4, #4]
 800cc6c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cc70:	f8c4 8000 	str.w	r8, [r4]
 800cc74:	60a0      	str	r0, [r4, #8]
 800cc76:	60e3      	str	r3, [r4, #12]
 800cc78:	426d      	negs	r5, r5
 800cc7a:	e702      	b.n	800ca82 <__ieee754_rem_pio2+0x7a>
 800cc7c:	a326      	add	r3, pc, #152	@ (adr r3, 800cd18 <__ieee754_rem_pio2+0x310>)
 800cc7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cc86:	f7f3 fcd7 	bl	8000638 <__aeabi_dmul>
 800cc8a:	4606      	mov	r6, r0
 800cc8c:	460f      	mov	r7, r1
 800cc8e:	4602      	mov	r2, r0
 800cc90:	460b      	mov	r3, r1
 800cc92:	4640      	mov	r0, r8
 800cc94:	4649      	mov	r1, r9
 800cc96:	f7f3 fb17 	bl	80002c8 <__aeabi_dsub>
 800cc9a:	4602      	mov	r2, r0
 800cc9c:	460b      	mov	r3, r1
 800cc9e:	4682      	mov	sl, r0
 800cca0:	468b      	mov	fp, r1
 800cca2:	4640      	mov	r0, r8
 800cca4:	4649      	mov	r1, r9
 800cca6:	f7f3 fb0f 	bl	80002c8 <__aeabi_dsub>
 800ccaa:	4632      	mov	r2, r6
 800ccac:	463b      	mov	r3, r7
 800ccae:	f7f3 fb0b 	bl	80002c8 <__aeabi_dsub>
 800ccb2:	a31b      	add	r3, pc, #108	@ (adr r3, 800cd20 <__ieee754_rem_pio2+0x318>)
 800ccb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccb8:	4606      	mov	r6, r0
 800ccba:	460f      	mov	r7, r1
 800ccbc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ccc0:	f7f3 fcba 	bl	8000638 <__aeabi_dmul>
 800ccc4:	4632      	mov	r2, r6
 800ccc6:	463b      	mov	r3, r7
 800ccc8:	f7f3 fafe 	bl	80002c8 <__aeabi_dsub>
 800cccc:	4606      	mov	r6, r0
 800ccce:	460f      	mov	r7, r1
 800ccd0:	e764      	b.n	800cb9c <__ieee754_rem_pio2+0x194>
 800ccd2:	4b1b      	ldr	r3, [pc, #108]	@ (800cd40 <__ieee754_rem_pio2+0x338>)
 800ccd4:	4598      	cmp	r8, r3
 800ccd6:	d935      	bls.n	800cd44 <__ieee754_rem_pio2+0x33c>
 800ccd8:	4632      	mov	r2, r6
 800ccda:	463b      	mov	r3, r7
 800ccdc:	4630      	mov	r0, r6
 800ccde:	4639      	mov	r1, r7
 800cce0:	f7f3 faf2 	bl	80002c8 <__aeabi_dsub>
 800cce4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800cce8:	e9c4 0100 	strd	r0, r1, [r4]
 800ccec:	e69e      	b.n	800ca2c <__ieee754_rem_pio2+0x24>
 800ccee:	bf00      	nop
 800ccf0:	54400000 	.word	0x54400000
 800ccf4:	3ff921fb 	.word	0x3ff921fb
 800ccf8:	1a626331 	.word	0x1a626331
 800ccfc:	3dd0b461 	.word	0x3dd0b461
 800cd00:	1a600000 	.word	0x1a600000
 800cd04:	3dd0b461 	.word	0x3dd0b461
 800cd08:	2e037073 	.word	0x2e037073
 800cd0c:	3ba3198a 	.word	0x3ba3198a
 800cd10:	6dc9c883 	.word	0x6dc9c883
 800cd14:	3fe45f30 	.word	0x3fe45f30
 800cd18:	2e000000 	.word	0x2e000000
 800cd1c:	3ba3198a 	.word	0x3ba3198a
 800cd20:	252049c1 	.word	0x252049c1
 800cd24:	397b839a 	.word	0x397b839a
 800cd28:	3fe921fb 	.word	0x3fe921fb
 800cd2c:	4002d97b 	.word	0x4002d97b
 800cd30:	3ff921fb 	.word	0x3ff921fb
 800cd34:	413921fb 	.word	0x413921fb
 800cd38:	3fe00000 	.word	0x3fe00000
 800cd3c:	0800ded0 	.word	0x0800ded0
 800cd40:	7fefffff 	.word	0x7fefffff
 800cd44:	ea4f 5528 	mov.w	r5, r8, asr #20
 800cd48:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800cd4c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800cd50:	4630      	mov	r0, r6
 800cd52:	460f      	mov	r7, r1
 800cd54:	f7f3 ff20 	bl	8000b98 <__aeabi_d2iz>
 800cd58:	f7f3 fc04 	bl	8000564 <__aeabi_i2d>
 800cd5c:	4602      	mov	r2, r0
 800cd5e:	460b      	mov	r3, r1
 800cd60:	4630      	mov	r0, r6
 800cd62:	4639      	mov	r1, r7
 800cd64:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cd68:	f7f3 faae 	bl	80002c8 <__aeabi_dsub>
 800cd6c:	4b22      	ldr	r3, [pc, #136]	@ (800cdf8 <__ieee754_rem_pio2+0x3f0>)
 800cd6e:	2200      	movs	r2, #0
 800cd70:	f7f3 fc62 	bl	8000638 <__aeabi_dmul>
 800cd74:	460f      	mov	r7, r1
 800cd76:	4606      	mov	r6, r0
 800cd78:	f7f3 ff0e 	bl	8000b98 <__aeabi_d2iz>
 800cd7c:	f7f3 fbf2 	bl	8000564 <__aeabi_i2d>
 800cd80:	4602      	mov	r2, r0
 800cd82:	460b      	mov	r3, r1
 800cd84:	4630      	mov	r0, r6
 800cd86:	4639      	mov	r1, r7
 800cd88:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cd8c:	f7f3 fa9c 	bl	80002c8 <__aeabi_dsub>
 800cd90:	4b19      	ldr	r3, [pc, #100]	@ (800cdf8 <__ieee754_rem_pio2+0x3f0>)
 800cd92:	2200      	movs	r2, #0
 800cd94:	f7f3 fc50 	bl	8000638 <__aeabi_dmul>
 800cd98:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800cd9c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800cda0:	f04f 0803 	mov.w	r8, #3
 800cda4:	2600      	movs	r6, #0
 800cda6:	2700      	movs	r7, #0
 800cda8:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800cdac:	4632      	mov	r2, r6
 800cdae:	463b      	mov	r3, r7
 800cdb0:	46c2      	mov	sl, r8
 800cdb2:	f108 38ff 	add.w	r8, r8, #4294967295
 800cdb6:	f7f3 fea7 	bl	8000b08 <__aeabi_dcmpeq>
 800cdba:	2800      	cmp	r0, #0
 800cdbc:	d1f4      	bne.n	800cda8 <__ieee754_rem_pio2+0x3a0>
 800cdbe:	4b0f      	ldr	r3, [pc, #60]	@ (800cdfc <__ieee754_rem_pio2+0x3f4>)
 800cdc0:	9301      	str	r3, [sp, #4]
 800cdc2:	2302      	movs	r3, #2
 800cdc4:	9300      	str	r3, [sp, #0]
 800cdc6:	462a      	mov	r2, r5
 800cdc8:	4653      	mov	r3, sl
 800cdca:	4621      	mov	r1, r4
 800cdcc:	a806      	add	r0, sp, #24
 800cdce:	f000 f9b7 	bl	800d140 <__kernel_rem_pio2>
 800cdd2:	9b04      	ldr	r3, [sp, #16]
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	4605      	mov	r5, r0
 800cdd8:	f6bf ae53 	bge.w	800ca82 <__ieee754_rem_pio2+0x7a>
 800cddc:	e9d4 2100 	ldrd	r2, r1, [r4]
 800cde0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cde4:	e9c4 2300 	strd	r2, r3, [r4]
 800cde8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800cdec:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cdf0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800cdf4:	e740      	b.n	800cc78 <__ieee754_rem_pio2+0x270>
 800cdf6:	bf00      	nop
 800cdf8:	41700000 	.word	0x41700000
 800cdfc:	0800df50 	.word	0x0800df50

0800ce00 <atan>:
 800ce00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce04:	ec55 4b10 	vmov	r4, r5, d0
 800ce08:	4bbf      	ldr	r3, [pc, #764]	@ (800d108 <atan+0x308>)
 800ce0a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800ce0e:	429e      	cmp	r6, r3
 800ce10:	46ab      	mov	fp, r5
 800ce12:	d918      	bls.n	800ce46 <atan+0x46>
 800ce14:	4bbd      	ldr	r3, [pc, #756]	@ (800d10c <atan+0x30c>)
 800ce16:	429e      	cmp	r6, r3
 800ce18:	d801      	bhi.n	800ce1e <atan+0x1e>
 800ce1a:	d109      	bne.n	800ce30 <atan+0x30>
 800ce1c:	b144      	cbz	r4, 800ce30 <atan+0x30>
 800ce1e:	4622      	mov	r2, r4
 800ce20:	462b      	mov	r3, r5
 800ce22:	4620      	mov	r0, r4
 800ce24:	4629      	mov	r1, r5
 800ce26:	f7f3 fa51 	bl	80002cc <__adddf3>
 800ce2a:	4604      	mov	r4, r0
 800ce2c:	460d      	mov	r5, r1
 800ce2e:	e006      	b.n	800ce3e <atan+0x3e>
 800ce30:	f1bb 0f00 	cmp.w	fp, #0
 800ce34:	f340 812b 	ble.w	800d08e <atan+0x28e>
 800ce38:	a597      	add	r5, pc, #604	@ (adr r5, 800d098 <atan+0x298>)
 800ce3a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ce3e:	ec45 4b10 	vmov	d0, r4, r5
 800ce42:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce46:	4bb2      	ldr	r3, [pc, #712]	@ (800d110 <atan+0x310>)
 800ce48:	429e      	cmp	r6, r3
 800ce4a:	d813      	bhi.n	800ce74 <atan+0x74>
 800ce4c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800ce50:	429e      	cmp	r6, r3
 800ce52:	d80c      	bhi.n	800ce6e <atan+0x6e>
 800ce54:	a392      	add	r3, pc, #584	@ (adr r3, 800d0a0 <atan+0x2a0>)
 800ce56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce5a:	4620      	mov	r0, r4
 800ce5c:	4629      	mov	r1, r5
 800ce5e:	f7f3 fa35 	bl	80002cc <__adddf3>
 800ce62:	4bac      	ldr	r3, [pc, #688]	@ (800d114 <atan+0x314>)
 800ce64:	2200      	movs	r2, #0
 800ce66:	f7f3 fe77 	bl	8000b58 <__aeabi_dcmpgt>
 800ce6a:	2800      	cmp	r0, #0
 800ce6c:	d1e7      	bne.n	800ce3e <atan+0x3e>
 800ce6e:	f04f 3aff 	mov.w	sl, #4294967295
 800ce72:	e029      	b.n	800cec8 <atan+0xc8>
 800ce74:	f000 f95c 	bl	800d130 <fabs>
 800ce78:	4ba7      	ldr	r3, [pc, #668]	@ (800d118 <atan+0x318>)
 800ce7a:	429e      	cmp	r6, r3
 800ce7c:	ec55 4b10 	vmov	r4, r5, d0
 800ce80:	f200 80bc 	bhi.w	800cffc <atan+0x1fc>
 800ce84:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800ce88:	429e      	cmp	r6, r3
 800ce8a:	f200 809e 	bhi.w	800cfca <atan+0x1ca>
 800ce8e:	4622      	mov	r2, r4
 800ce90:	462b      	mov	r3, r5
 800ce92:	4620      	mov	r0, r4
 800ce94:	4629      	mov	r1, r5
 800ce96:	f7f3 fa19 	bl	80002cc <__adddf3>
 800ce9a:	4b9e      	ldr	r3, [pc, #632]	@ (800d114 <atan+0x314>)
 800ce9c:	2200      	movs	r2, #0
 800ce9e:	f7f3 fa13 	bl	80002c8 <__aeabi_dsub>
 800cea2:	2200      	movs	r2, #0
 800cea4:	4606      	mov	r6, r0
 800cea6:	460f      	mov	r7, r1
 800cea8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ceac:	4620      	mov	r0, r4
 800ceae:	4629      	mov	r1, r5
 800ceb0:	f7f3 fa0c 	bl	80002cc <__adddf3>
 800ceb4:	4602      	mov	r2, r0
 800ceb6:	460b      	mov	r3, r1
 800ceb8:	4630      	mov	r0, r6
 800ceba:	4639      	mov	r1, r7
 800cebc:	f7f3 fce6 	bl	800088c <__aeabi_ddiv>
 800cec0:	f04f 0a00 	mov.w	sl, #0
 800cec4:	4604      	mov	r4, r0
 800cec6:	460d      	mov	r5, r1
 800cec8:	4622      	mov	r2, r4
 800ceca:	462b      	mov	r3, r5
 800cecc:	4620      	mov	r0, r4
 800cece:	4629      	mov	r1, r5
 800ced0:	f7f3 fbb2 	bl	8000638 <__aeabi_dmul>
 800ced4:	4602      	mov	r2, r0
 800ced6:	460b      	mov	r3, r1
 800ced8:	4680      	mov	r8, r0
 800ceda:	4689      	mov	r9, r1
 800cedc:	f7f3 fbac 	bl	8000638 <__aeabi_dmul>
 800cee0:	a371      	add	r3, pc, #452	@ (adr r3, 800d0a8 <atan+0x2a8>)
 800cee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cee6:	4606      	mov	r6, r0
 800cee8:	460f      	mov	r7, r1
 800ceea:	f7f3 fba5 	bl	8000638 <__aeabi_dmul>
 800ceee:	a370      	add	r3, pc, #448	@ (adr r3, 800d0b0 <atan+0x2b0>)
 800cef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cef4:	f7f3 f9ea 	bl	80002cc <__adddf3>
 800cef8:	4632      	mov	r2, r6
 800cefa:	463b      	mov	r3, r7
 800cefc:	f7f3 fb9c 	bl	8000638 <__aeabi_dmul>
 800cf00:	a36d      	add	r3, pc, #436	@ (adr r3, 800d0b8 <atan+0x2b8>)
 800cf02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf06:	f7f3 f9e1 	bl	80002cc <__adddf3>
 800cf0a:	4632      	mov	r2, r6
 800cf0c:	463b      	mov	r3, r7
 800cf0e:	f7f3 fb93 	bl	8000638 <__aeabi_dmul>
 800cf12:	a36b      	add	r3, pc, #428	@ (adr r3, 800d0c0 <atan+0x2c0>)
 800cf14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf18:	f7f3 f9d8 	bl	80002cc <__adddf3>
 800cf1c:	4632      	mov	r2, r6
 800cf1e:	463b      	mov	r3, r7
 800cf20:	f7f3 fb8a 	bl	8000638 <__aeabi_dmul>
 800cf24:	a368      	add	r3, pc, #416	@ (adr r3, 800d0c8 <atan+0x2c8>)
 800cf26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf2a:	f7f3 f9cf 	bl	80002cc <__adddf3>
 800cf2e:	4632      	mov	r2, r6
 800cf30:	463b      	mov	r3, r7
 800cf32:	f7f3 fb81 	bl	8000638 <__aeabi_dmul>
 800cf36:	a366      	add	r3, pc, #408	@ (adr r3, 800d0d0 <atan+0x2d0>)
 800cf38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf3c:	f7f3 f9c6 	bl	80002cc <__adddf3>
 800cf40:	4642      	mov	r2, r8
 800cf42:	464b      	mov	r3, r9
 800cf44:	f7f3 fb78 	bl	8000638 <__aeabi_dmul>
 800cf48:	a363      	add	r3, pc, #396	@ (adr r3, 800d0d8 <atan+0x2d8>)
 800cf4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf4e:	4680      	mov	r8, r0
 800cf50:	4689      	mov	r9, r1
 800cf52:	4630      	mov	r0, r6
 800cf54:	4639      	mov	r1, r7
 800cf56:	f7f3 fb6f 	bl	8000638 <__aeabi_dmul>
 800cf5a:	a361      	add	r3, pc, #388	@ (adr r3, 800d0e0 <atan+0x2e0>)
 800cf5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf60:	f7f3 f9b2 	bl	80002c8 <__aeabi_dsub>
 800cf64:	4632      	mov	r2, r6
 800cf66:	463b      	mov	r3, r7
 800cf68:	f7f3 fb66 	bl	8000638 <__aeabi_dmul>
 800cf6c:	a35e      	add	r3, pc, #376	@ (adr r3, 800d0e8 <atan+0x2e8>)
 800cf6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf72:	f7f3 f9a9 	bl	80002c8 <__aeabi_dsub>
 800cf76:	4632      	mov	r2, r6
 800cf78:	463b      	mov	r3, r7
 800cf7a:	f7f3 fb5d 	bl	8000638 <__aeabi_dmul>
 800cf7e:	a35c      	add	r3, pc, #368	@ (adr r3, 800d0f0 <atan+0x2f0>)
 800cf80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf84:	f7f3 f9a0 	bl	80002c8 <__aeabi_dsub>
 800cf88:	4632      	mov	r2, r6
 800cf8a:	463b      	mov	r3, r7
 800cf8c:	f7f3 fb54 	bl	8000638 <__aeabi_dmul>
 800cf90:	a359      	add	r3, pc, #356	@ (adr r3, 800d0f8 <atan+0x2f8>)
 800cf92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf96:	f7f3 f997 	bl	80002c8 <__aeabi_dsub>
 800cf9a:	4632      	mov	r2, r6
 800cf9c:	463b      	mov	r3, r7
 800cf9e:	f7f3 fb4b 	bl	8000638 <__aeabi_dmul>
 800cfa2:	4602      	mov	r2, r0
 800cfa4:	460b      	mov	r3, r1
 800cfa6:	4640      	mov	r0, r8
 800cfa8:	4649      	mov	r1, r9
 800cfaa:	f7f3 f98f 	bl	80002cc <__adddf3>
 800cfae:	4622      	mov	r2, r4
 800cfb0:	462b      	mov	r3, r5
 800cfb2:	f7f3 fb41 	bl	8000638 <__aeabi_dmul>
 800cfb6:	f1ba 3fff 	cmp.w	sl, #4294967295
 800cfba:	4602      	mov	r2, r0
 800cfbc:	460b      	mov	r3, r1
 800cfbe:	d148      	bne.n	800d052 <atan+0x252>
 800cfc0:	4620      	mov	r0, r4
 800cfc2:	4629      	mov	r1, r5
 800cfc4:	f7f3 f980 	bl	80002c8 <__aeabi_dsub>
 800cfc8:	e72f      	b.n	800ce2a <atan+0x2a>
 800cfca:	4b52      	ldr	r3, [pc, #328]	@ (800d114 <atan+0x314>)
 800cfcc:	2200      	movs	r2, #0
 800cfce:	4620      	mov	r0, r4
 800cfd0:	4629      	mov	r1, r5
 800cfd2:	f7f3 f979 	bl	80002c8 <__aeabi_dsub>
 800cfd6:	4b4f      	ldr	r3, [pc, #316]	@ (800d114 <atan+0x314>)
 800cfd8:	4606      	mov	r6, r0
 800cfda:	460f      	mov	r7, r1
 800cfdc:	2200      	movs	r2, #0
 800cfde:	4620      	mov	r0, r4
 800cfe0:	4629      	mov	r1, r5
 800cfe2:	f7f3 f973 	bl	80002cc <__adddf3>
 800cfe6:	4602      	mov	r2, r0
 800cfe8:	460b      	mov	r3, r1
 800cfea:	4630      	mov	r0, r6
 800cfec:	4639      	mov	r1, r7
 800cfee:	f7f3 fc4d 	bl	800088c <__aeabi_ddiv>
 800cff2:	f04f 0a01 	mov.w	sl, #1
 800cff6:	4604      	mov	r4, r0
 800cff8:	460d      	mov	r5, r1
 800cffa:	e765      	b.n	800cec8 <atan+0xc8>
 800cffc:	4b47      	ldr	r3, [pc, #284]	@ (800d11c <atan+0x31c>)
 800cffe:	429e      	cmp	r6, r3
 800d000:	d21c      	bcs.n	800d03c <atan+0x23c>
 800d002:	4b47      	ldr	r3, [pc, #284]	@ (800d120 <atan+0x320>)
 800d004:	2200      	movs	r2, #0
 800d006:	4620      	mov	r0, r4
 800d008:	4629      	mov	r1, r5
 800d00a:	f7f3 f95d 	bl	80002c8 <__aeabi_dsub>
 800d00e:	4b44      	ldr	r3, [pc, #272]	@ (800d120 <atan+0x320>)
 800d010:	4606      	mov	r6, r0
 800d012:	460f      	mov	r7, r1
 800d014:	2200      	movs	r2, #0
 800d016:	4620      	mov	r0, r4
 800d018:	4629      	mov	r1, r5
 800d01a:	f7f3 fb0d 	bl	8000638 <__aeabi_dmul>
 800d01e:	4b3d      	ldr	r3, [pc, #244]	@ (800d114 <atan+0x314>)
 800d020:	2200      	movs	r2, #0
 800d022:	f7f3 f953 	bl	80002cc <__adddf3>
 800d026:	4602      	mov	r2, r0
 800d028:	460b      	mov	r3, r1
 800d02a:	4630      	mov	r0, r6
 800d02c:	4639      	mov	r1, r7
 800d02e:	f7f3 fc2d 	bl	800088c <__aeabi_ddiv>
 800d032:	f04f 0a02 	mov.w	sl, #2
 800d036:	4604      	mov	r4, r0
 800d038:	460d      	mov	r5, r1
 800d03a:	e745      	b.n	800cec8 <atan+0xc8>
 800d03c:	4622      	mov	r2, r4
 800d03e:	462b      	mov	r3, r5
 800d040:	4938      	ldr	r1, [pc, #224]	@ (800d124 <atan+0x324>)
 800d042:	2000      	movs	r0, #0
 800d044:	f7f3 fc22 	bl	800088c <__aeabi_ddiv>
 800d048:	f04f 0a03 	mov.w	sl, #3
 800d04c:	4604      	mov	r4, r0
 800d04e:	460d      	mov	r5, r1
 800d050:	e73a      	b.n	800cec8 <atan+0xc8>
 800d052:	4b35      	ldr	r3, [pc, #212]	@ (800d128 <atan+0x328>)
 800d054:	4e35      	ldr	r6, [pc, #212]	@ (800d12c <atan+0x32c>)
 800d056:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d05a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d05e:	f7f3 f933 	bl	80002c8 <__aeabi_dsub>
 800d062:	4622      	mov	r2, r4
 800d064:	462b      	mov	r3, r5
 800d066:	f7f3 f92f 	bl	80002c8 <__aeabi_dsub>
 800d06a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800d06e:	4602      	mov	r2, r0
 800d070:	460b      	mov	r3, r1
 800d072:	e9d6 0100 	ldrd	r0, r1, [r6]
 800d076:	f7f3 f927 	bl	80002c8 <__aeabi_dsub>
 800d07a:	f1bb 0f00 	cmp.w	fp, #0
 800d07e:	4604      	mov	r4, r0
 800d080:	460d      	mov	r5, r1
 800d082:	f6bf aedc 	bge.w	800ce3e <atan+0x3e>
 800d086:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d08a:	461d      	mov	r5, r3
 800d08c:	e6d7      	b.n	800ce3e <atan+0x3e>
 800d08e:	a51c      	add	r5, pc, #112	@ (adr r5, 800d100 <atan+0x300>)
 800d090:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d094:	e6d3      	b.n	800ce3e <atan+0x3e>
 800d096:	bf00      	nop
 800d098:	54442d18 	.word	0x54442d18
 800d09c:	3ff921fb 	.word	0x3ff921fb
 800d0a0:	8800759c 	.word	0x8800759c
 800d0a4:	7e37e43c 	.word	0x7e37e43c
 800d0a8:	e322da11 	.word	0xe322da11
 800d0ac:	3f90ad3a 	.word	0x3f90ad3a
 800d0b0:	24760deb 	.word	0x24760deb
 800d0b4:	3fa97b4b 	.word	0x3fa97b4b
 800d0b8:	a0d03d51 	.word	0xa0d03d51
 800d0bc:	3fb10d66 	.word	0x3fb10d66
 800d0c0:	c54c206e 	.word	0xc54c206e
 800d0c4:	3fb745cd 	.word	0x3fb745cd
 800d0c8:	920083ff 	.word	0x920083ff
 800d0cc:	3fc24924 	.word	0x3fc24924
 800d0d0:	5555550d 	.word	0x5555550d
 800d0d4:	3fd55555 	.word	0x3fd55555
 800d0d8:	2c6a6c2f 	.word	0x2c6a6c2f
 800d0dc:	bfa2b444 	.word	0xbfa2b444
 800d0e0:	52defd9a 	.word	0x52defd9a
 800d0e4:	3fadde2d 	.word	0x3fadde2d
 800d0e8:	af749a6d 	.word	0xaf749a6d
 800d0ec:	3fb3b0f2 	.word	0x3fb3b0f2
 800d0f0:	fe231671 	.word	0xfe231671
 800d0f4:	3fbc71c6 	.word	0x3fbc71c6
 800d0f8:	9998ebc4 	.word	0x9998ebc4
 800d0fc:	3fc99999 	.word	0x3fc99999
 800d100:	54442d18 	.word	0x54442d18
 800d104:	bff921fb 	.word	0xbff921fb
 800d108:	440fffff 	.word	0x440fffff
 800d10c:	7ff00000 	.word	0x7ff00000
 800d110:	3fdbffff 	.word	0x3fdbffff
 800d114:	3ff00000 	.word	0x3ff00000
 800d118:	3ff2ffff 	.word	0x3ff2ffff
 800d11c:	40038000 	.word	0x40038000
 800d120:	3ff80000 	.word	0x3ff80000
 800d124:	bff00000 	.word	0xbff00000
 800d128:	0800e058 	.word	0x0800e058
 800d12c:	0800e078 	.word	0x0800e078

0800d130 <fabs>:
 800d130:	ec51 0b10 	vmov	r0, r1, d0
 800d134:	4602      	mov	r2, r0
 800d136:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800d13a:	ec43 2b10 	vmov	d0, r2, r3
 800d13e:	4770      	bx	lr

0800d140 <__kernel_rem_pio2>:
 800d140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d144:	ed2d 8b02 	vpush	{d8}
 800d148:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800d14c:	f112 0f14 	cmn.w	r2, #20
 800d150:	9306      	str	r3, [sp, #24]
 800d152:	9104      	str	r1, [sp, #16]
 800d154:	4bbe      	ldr	r3, [pc, #760]	@ (800d450 <__kernel_rem_pio2+0x310>)
 800d156:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800d158:	9008      	str	r0, [sp, #32]
 800d15a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d15e:	9300      	str	r3, [sp, #0]
 800d160:	9b06      	ldr	r3, [sp, #24]
 800d162:	f103 33ff 	add.w	r3, r3, #4294967295
 800d166:	bfa8      	it	ge
 800d168:	1ed4      	subge	r4, r2, #3
 800d16a:	9305      	str	r3, [sp, #20]
 800d16c:	bfb2      	itee	lt
 800d16e:	2400      	movlt	r4, #0
 800d170:	2318      	movge	r3, #24
 800d172:	fb94 f4f3 	sdivge	r4, r4, r3
 800d176:	f06f 0317 	mvn.w	r3, #23
 800d17a:	fb04 3303 	mla	r3, r4, r3, r3
 800d17e:	eb03 0b02 	add.w	fp, r3, r2
 800d182:	9b00      	ldr	r3, [sp, #0]
 800d184:	9a05      	ldr	r2, [sp, #20]
 800d186:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 800d440 <__kernel_rem_pio2+0x300>
 800d18a:	eb03 0802 	add.w	r8, r3, r2
 800d18e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800d190:	1aa7      	subs	r7, r4, r2
 800d192:	ae20      	add	r6, sp, #128	@ 0x80
 800d194:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800d198:	2500      	movs	r5, #0
 800d19a:	4545      	cmp	r5, r8
 800d19c:	dd13      	ble.n	800d1c6 <__kernel_rem_pio2+0x86>
 800d19e:	9b06      	ldr	r3, [sp, #24]
 800d1a0:	aa20      	add	r2, sp, #128	@ 0x80
 800d1a2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800d1a6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800d1aa:	f04f 0800 	mov.w	r8, #0
 800d1ae:	9b00      	ldr	r3, [sp, #0]
 800d1b0:	4598      	cmp	r8, r3
 800d1b2:	dc31      	bgt.n	800d218 <__kernel_rem_pio2+0xd8>
 800d1b4:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 800d440 <__kernel_rem_pio2+0x300>
 800d1b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d1bc:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d1c0:	462f      	mov	r7, r5
 800d1c2:	2600      	movs	r6, #0
 800d1c4:	e01b      	b.n	800d1fe <__kernel_rem_pio2+0xbe>
 800d1c6:	42ef      	cmn	r7, r5
 800d1c8:	d407      	bmi.n	800d1da <__kernel_rem_pio2+0x9a>
 800d1ca:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800d1ce:	f7f3 f9c9 	bl	8000564 <__aeabi_i2d>
 800d1d2:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d1d6:	3501      	adds	r5, #1
 800d1d8:	e7df      	b.n	800d19a <__kernel_rem_pio2+0x5a>
 800d1da:	ec51 0b18 	vmov	r0, r1, d8
 800d1de:	e7f8      	b.n	800d1d2 <__kernel_rem_pio2+0x92>
 800d1e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d1e4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800d1e8:	f7f3 fa26 	bl	8000638 <__aeabi_dmul>
 800d1ec:	4602      	mov	r2, r0
 800d1ee:	460b      	mov	r3, r1
 800d1f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d1f4:	f7f3 f86a 	bl	80002cc <__adddf3>
 800d1f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d1fc:	3601      	adds	r6, #1
 800d1fe:	9b05      	ldr	r3, [sp, #20]
 800d200:	429e      	cmp	r6, r3
 800d202:	f1a7 0708 	sub.w	r7, r7, #8
 800d206:	ddeb      	ble.n	800d1e0 <__kernel_rem_pio2+0xa0>
 800d208:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d20c:	f108 0801 	add.w	r8, r8, #1
 800d210:	ecaa 7b02 	vstmia	sl!, {d7}
 800d214:	3508      	adds	r5, #8
 800d216:	e7ca      	b.n	800d1ae <__kernel_rem_pio2+0x6e>
 800d218:	9b00      	ldr	r3, [sp, #0]
 800d21a:	f8dd 8000 	ldr.w	r8, [sp]
 800d21e:	aa0c      	add	r2, sp, #48	@ 0x30
 800d220:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d224:	930a      	str	r3, [sp, #40]	@ 0x28
 800d226:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800d228:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d22c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d22e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800d232:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d234:	ab98      	add	r3, sp, #608	@ 0x260
 800d236:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800d23a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800d23e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d242:	ac0c      	add	r4, sp, #48	@ 0x30
 800d244:	ab70      	add	r3, sp, #448	@ 0x1c0
 800d246:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800d24a:	46a1      	mov	r9, r4
 800d24c:	46c2      	mov	sl, r8
 800d24e:	f1ba 0f00 	cmp.w	sl, #0
 800d252:	f1a5 0508 	sub.w	r5, r5, #8
 800d256:	dc77      	bgt.n	800d348 <__kernel_rem_pio2+0x208>
 800d258:	4658      	mov	r0, fp
 800d25a:	ed9d 0b02 	vldr	d0, [sp, #8]
 800d25e:	f000 fac7 	bl	800d7f0 <scalbn>
 800d262:	ec57 6b10 	vmov	r6, r7, d0
 800d266:	2200      	movs	r2, #0
 800d268:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800d26c:	4630      	mov	r0, r6
 800d26e:	4639      	mov	r1, r7
 800d270:	f7f3 f9e2 	bl	8000638 <__aeabi_dmul>
 800d274:	ec41 0b10 	vmov	d0, r0, r1
 800d278:	f000 fb3a 	bl	800d8f0 <floor>
 800d27c:	4b75      	ldr	r3, [pc, #468]	@ (800d454 <__kernel_rem_pio2+0x314>)
 800d27e:	ec51 0b10 	vmov	r0, r1, d0
 800d282:	2200      	movs	r2, #0
 800d284:	f7f3 f9d8 	bl	8000638 <__aeabi_dmul>
 800d288:	4602      	mov	r2, r0
 800d28a:	460b      	mov	r3, r1
 800d28c:	4630      	mov	r0, r6
 800d28e:	4639      	mov	r1, r7
 800d290:	f7f3 f81a 	bl	80002c8 <__aeabi_dsub>
 800d294:	460f      	mov	r7, r1
 800d296:	4606      	mov	r6, r0
 800d298:	f7f3 fc7e 	bl	8000b98 <__aeabi_d2iz>
 800d29c:	9002      	str	r0, [sp, #8]
 800d29e:	f7f3 f961 	bl	8000564 <__aeabi_i2d>
 800d2a2:	4602      	mov	r2, r0
 800d2a4:	460b      	mov	r3, r1
 800d2a6:	4630      	mov	r0, r6
 800d2a8:	4639      	mov	r1, r7
 800d2aa:	f7f3 f80d 	bl	80002c8 <__aeabi_dsub>
 800d2ae:	f1bb 0f00 	cmp.w	fp, #0
 800d2b2:	4606      	mov	r6, r0
 800d2b4:	460f      	mov	r7, r1
 800d2b6:	dd6c      	ble.n	800d392 <__kernel_rem_pio2+0x252>
 800d2b8:	f108 31ff 	add.w	r1, r8, #4294967295
 800d2bc:	ab0c      	add	r3, sp, #48	@ 0x30
 800d2be:	9d02      	ldr	r5, [sp, #8]
 800d2c0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d2c4:	f1cb 0018 	rsb	r0, fp, #24
 800d2c8:	fa43 f200 	asr.w	r2, r3, r0
 800d2cc:	4415      	add	r5, r2
 800d2ce:	4082      	lsls	r2, r0
 800d2d0:	1a9b      	subs	r3, r3, r2
 800d2d2:	aa0c      	add	r2, sp, #48	@ 0x30
 800d2d4:	9502      	str	r5, [sp, #8]
 800d2d6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800d2da:	f1cb 0217 	rsb	r2, fp, #23
 800d2de:	fa43 f902 	asr.w	r9, r3, r2
 800d2e2:	f1b9 0f00 	cmp.w	r9, #0
 800d2e6:	dd64      	ble.n	800d3b2 <__kernel_rem_pio2+0x272>
 800d2e8:	9b02      	ldr	r3, [sp, #8]
 800d2ea:	2200      	movs	r2, #0
 800d2ec:	3301      	adds	r3, #1
 800d2ee:	9302      	str	r3, [sp, #8]
 800d2f0:	4615      	mov	r5, r2
 800d2f2:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800d2f6:	4590      	cmp	r8, r2
 800d2f8:	f300 80b8 	bgt.w	800d46c <__kernel_rem_pio2+0x32c>
 800d2fc:	f1bb 0f00 	cmp.w	fp, #0
 800d300:	dd07      	ble.n	800d312 <__kernel_rem_pio2+0x1d2>
 800d302:	f1bb 0f01 	cmp.w	fp, #1
 800d306:	f000 80bf 	beq.w	800d488 <__kernel_rem_pio2+0x348>
 800d30a:	f1bb 0f02 	cmp.w	fp, #2
 800d30e:	f000 80c6 	beq.w	800d49e <__kernel_rem_pio2+0x35e>
 800d312:	f1b9 0f02 	cmp.w	r9, #2
 800d316:	d14c      	bne.n	800d3b2 <__kernel_rem_pio2+0x272>
 800d318:	4632      	mov	r2, r6
 800d31a:	463b      	mov	r3, r7
 800d31c:	494e      	ldr	r1, [pc, #312]	@ (800d458 <__kernel_rem_pio2+0x318>)
 800d31e:	2000      	movs	r0, #0
 800d320:	f7f2 ffd2 	bl	80002c8 <__aeabi_dsub>
 800d324:	4606      	mov	r6, r0
 800d326:	460f      	mov	r7, r1
 800d328:	2d00      	cmp	r5, #0
 800d32a:	d042      	beq.n	800d3b2 <__kernel_rem_pio2+0x272>
 800d32c:	4658      	mov	r0, fp
 800d32e:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 800d448 <__kernel_rem_pio2+0x308>
 800d332:	f000 fa5d 	bl	800d7f0 <scalbn>
 800d336:	4630      	mov	r0, r6
 800d338:	4639      	mov	r1, r7
 800d33a:	ec53 2b10 	vmov	r2, r3, d0
 800d33e:	f7f2 ffc3 	bl	80002c8 <__aeabi_dsub>
 800d342:	4606      	mov	r6, r0
 800d344:	460f      	mov	r7, r1
 800d346:	e034      	b.n	800d3b2 <__kernel_rem_pio2+0x272>
 800d348:	4b44      	ldr	r3, [pc, #272]	@ (800d45c <__kernel_rem_pio2+0x31c>)
 800d34a:	2200      	movs	r2, #0
 800d34c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d350:	f7f3 f972 	bl	8000638 <__aeabi_dmul>
 800d354:	f7f3 fc20 	bl	8000b98 <__aeabi_d2iz>
 800d358:	f7f3 f904 	bl	8000564 <__aeabi_i2d>
 800d35c:	4b40      	ldr	r3, [pc, #256]	@ (800d460 <__kernel_rem_pio2+0x320>)
 800d35e:	2200      	movs	r2, #0
 800d360:	4606      	mov	r6, r0
 800d362:	460f      	mov	r7, r1
 800d364:	f7f3 f968 	bl	8000638 <__aeabi_dmul>
 800d368:	4602      	mov	r2, r0
 800d36a:	460b      	mov	r3, r1
 800d36c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d370:	f7f2 ffaa 	bl	80002c8 <__aeabi_dsub>
 800d374:	f7f3 fc10 	bl	8000b98 <__aeabi_d2iz>
 800d378:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d37c:	f849 0b04 	str.w	r0, [r9], #4
 800d380:	4639      	mov	r1, r7
 800d382:	4630      	mov	r0, r6
 800d384:	f7f2 ffa2 	bl	80002cc <__adddf3>
 800d388:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d38c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d390:	e75d      	b.n	800d24e <__kernel_rem_pio2+0x10e>
 800d392:	d107      	bne.n	800d3a4 <__kernel_rem_pio2+0x264>
 800d394:	f108 33ff 	add.w	r3, r8, #4294967295
 800d398:	aa0c      	add	r2, sp, #48	@ 0x30
 800d39a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d39e:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800d3a2:	e79e      	b.n	800d2e2 <__kernel_rem_pio2+0x1a2>
 800d3a4:	4b2f      	ldr	r3, [pc, #188]	@ (800d464 <__kernel_rem_pio2+0x324>)
 800d3a6:	2200      	movs	r2, #0
 800d3a8:	f7f3 fbcc 	bl	8000b44 <__aeabi_dcmpge>
 800d3ac:	2800      	cmp	r0, #0
 800d3ae:	d143      	bne.n	800d438 <__kernel_rem_pio2+0x2f8>
 800d3b0:	4681      	mov	r9, r0
 800d3b2:	2200      	movs	r2, #0
 800d3b4:	2300      	movs	r3, #0
 800d3b6:	4630      	mov	r0, r6
 800d3b8:	4639      	mov	r1, r7
 800d3ba:	f7f3 fba5 	bl	8000b08 <__aeabi_dcmpeq>
 800d3be:	2800      	cmp	r0, #0
 800d3c0:	f000 80bf 	beq.w	800d542 <__kernel_rem_pio2+0x402>
 800d3c4:	f108 33ff 	add.w	r3, r8, #4294967295
 800d3c8:	2200      	movs	r2, #0
 800d3ca:	9900      	ldr	r1, [sp, #0]
 800d3cc:	428b      	cmp	r3, r1
 800d3ce:	da6e      	bge.n	800d4ae <__kernel_rem_pio2+0x36e>
 800d3d0:	2a00      	cmp	r2, #0
 800d3d2:	f000 8089 	beq.w	800d4e8 <__kernel_rem_pio2+0x3a8>
 800d3d6:	f108 38ff 	add.w	r8, r8, #4294967295
 800d3da:	ab0c      	add	r3, sp, #48	@ 0x30
 800d3dc:	f1ab 0b18 	sub.w	fp, fp, #24
 800d3e0:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d0f6      	beq.n	800d3d6 <__kernel_rem_pio2+0x296>
 800d3e8:	4658      	mov	r0, fp
 800d3ea:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 800d448 <__kernel_rem_pio2+0x308>
 800d3ee:	f000 f9ff 	bl	800d7f0 <scalbn>
 800d3f2:	f108 0301 	add.w	r3, r8, #1
 800d3f6:	00da      	lsls	r2, r3, #3
 800d3f8:	9205      	str	r2, [sp, #20]
 800d3fa:	ec55 4b10 	vmov	r4, r5, d0
 800d3fe:	aa70      	add	r2, sp, #448	@ 0x1c0
 800d400:	f8df b058 	ldr.w	fp, [pc, #88]	@ 800d45c <__kernel_rem_pio2+0x31c>
 800d404:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800d408:	4646      	mov	r6, r8
 800d40a:	f04f 0a00 	mov.w	sl, #0
 800d40e:	2e00      	cmp	r6, #0
 800d410:	f280 80cf 	bge.w	800d5b2 <__kernel_rem_pio2+0x472>
 800d414:	4644      	mov	r4, r8
 800d416:	2c00      	cmp	r4, #0
 800d418:	f2c0 80fd 	blt.w	800d616 <__kernel_rem_pio2+0x4d6>
 800d41c:	4b12      	ldr	r3, [pc, #72]	@ (800d468 <__kernel_rem_pio2+0x328>)
 800d41e:	461f      	mov	r7, r3
 800d420:	ab70      	add	r3, sp, #448	@ 0x1c0
 800d422:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d426:	9306      	str	r3, [sp, #24]
 800d428:	f04f 0a00 	mov.w	sl, #0
 800d42c:	f04f 0b00 	mov.w	fp, #0
 800d430:	2600      	movs	r6, #0
 800d432:	eba8 0504 	sub.w	r5, r8, r4
 800d436:	e0e2      	b.n	800d5fe <__kernel_rem_pio2+0x4be>
 800d438:	f04f 0902 	mov.w	r9, #2
 800d43c:	e754      	b.n	800d2e8 <__kernel_rem_pio2+0x1a8>
 800d43e:	bf00      	nop
	...
 800d44c:	3ff00000 	.word	0x3ff00000
 800d450:	0800e0d8 	.word	0x0800e0d8
 800d454:	40200000 	.word	0x40200000
 800d458:	3ff00000 	.word	0x3ff00000
 800d45c:	3e700000 	.word	0x3e700000
 800d460:	41700000 	.word	0x41700000
 800d464:	3fe00000 	.word	0x3fe00000
 800d468:	0800e098 	.word	0x0800e098
 800d46c:	f854 3b04 	ldr.w	r3, [r4], #4
 800d470:	b945      	cbnz	r5, 800d484 <__kernel_rem_pio2+0x344>
 800d472:	b123      	cbz	r3, 800d47e <__kernel_rem_pio2+0x33e>
 800d474:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800d478:	f844 3c04 	str.w	r3, [r4, #-4]
 800d47c:	2301      	movs	r3, #1
 800d47e:	3201      	adds	r2, #1
 800d480:	461d      	mov	r5, r3
 800d482:	e738      	b.n	800d2f6 <__kernel_rem_pio2+0x1b6>
 800d484:	1acb      	subs	r3, r1, r3
 800d486:	e7f7      	b.n	800d478 <__kernel_rem_pio2+0x338>
 800d488:	f108 32ff 	add.w	r2, r8, #4294967295
 800d48c:	ab0c      	add	r3, sp, #48	@ 0x30
 800d48e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d492:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d496:	a90c      	add	r1, sp, #48	@ 0x30
 800d498:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800d49c:	e739      	b.n	800d312 <__kernel_rem_pio2+0x1d2>
 800d49e:	f108 32ff 	add.w	r2, r8, #4294967295
 800d4a2:	ab0c      	add	r3, sp, #48	@ 0x30
 800d4a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d4a8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d4ac:	e7f3      	b.n	800d496 <__kernel_rem_pio2+0x356>
 800d4ae:	a90c      	add	r1, sp, #48	@ 0x30
 800d4b0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800d4b4:	3b01      	subs	r3, #1
 800d4b6:	430a      	orrs	r2, r1
 800d4b8:	e787      	b.n	800d3ca <__kernel_rem_pio2+0x28a>
 800d4ba:	3401      	adds	r4, #1
 800d4bc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d4c0:	2a00      	cmp	r2, #0
 800d4c2:	d0fa      	beq.n	800d4ba <__kernel_rem_pio2+0x37a>
 800d4c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d4c6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800d4ca:	eb0d 0503 	add.w	r5, sp, r3
 800d4ce:	9b06      	ldr	r3, [sp, #24]
 800d4d0:	aa20      	add	r2, sp, #128	@ 0x80
 800d4d2:	4443      	add	r3, r8
 800d4d4:	f108 0701 	add.w	r7, r8, #1
 800d4d8:	3d98      	subs	r5, #152	@ 0x98
 800d4da:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800d4de:	4444      	add	r4, r8
 800d4e0:	42bc      	cmp	r4, r7
 800d4e2:	da04      	bge.n	800d4ee <__kernel_rem_pio2+0x3ae>
 800d4e4:	46a0      	mov	r8, r4
 800d4e6:	e6a2      	b.n	800d22e <__kernel_rem_pio2+0xee>
 800d4e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d4ea:	2401      	movs	r4, #1
 800d4ec:	e7e6      	b.n	800d4bc <__kernel_rem_pio2+0x37c>
 800d4ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d4f0:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800d4f4:	f7f3 f836 	bl	8000564 <__aeabi_i2d>
 800d4f8:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 800d7c0 <__kernel_rem_pio2+0x680>
 800d4fc:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d500:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d504:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d508:	46b2      	mov	sl, r6
 800d50a:	f04f 0800 	mov.w	r8, #0
 800d50e:	9b05      	ldr	r3, [sp, #20]
 800d510:	4598      	cmp	r8, r3
 800d512:	dd05      	ble.n	800d520 <__kernel_rem_pio2+0x3e0>
 800d514:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d518:	3701      	adds	r7, #1
 800d51a:	eca5 7b02 	vstmia	r5!, {d7}
 800d51e:	e7df      	b.n	800d4e0 <__kernel_rem_pio2+0x3a0>
 800d520:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800d524:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800d528:	f7f3 f886 	bl	8000638 <__aeabi_dmul>
 800d52c:	4602      	mov	r2, r0
 800d52e:	460b      	mov	r3, r1
 800d530:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d534:	f7f2 feca 	bl	80002cc <__adddf3>
 800d538:	f108 0801 	add.w	r8, r8, #1
 800d53c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d540:	e7e5      	b.n	800d50e <__kernel_rem_pio2+0x3ce>
 800d542:	f1cb 0000 	rsb	r0, fp, #0
 800d546:	ec47 6b10 	vmov	d0, r6, r7
 800d54a:	f000 f951 	bl	800d7f0 <scalbn>
 800d54e:	ec55 4b10 	vmov	r4, r5, d0
 800d552:	4b9d      	ldr	r3, [pc, #628]	@ (800d7c8 <__kernel_rem_pio2+0x688>)
 800d554:	2200      	movs	r2, #0
 800d556:	4620      	mov	r0, r4
 800d558:	4629      	mov	r1, r5
 800d55a:	f7f3 faf3 	bl	8000b44 <__aeabi_dcmpge>
 800d55e:	b300      	cbz	r0, 800d5a2 <__kernel_rem_pio2+0x462>
 800d560:	4b9a      	ldr	r3, [pc, #616]	@ (800d7cc <__kernel_rem_pio2+0x68c>)
 800d562:	2200      	movs	r2, #0
 800d564:	4620      	mov	r0, r4
 800d566:	4629      	mov	r1, r5
 800d568:	f7f3 f866 	bl	8000638 <__aeabi_dmul>
 800d56c:	f7f3 fb14 	bl	8000b98 <__aeabi_d2iz>
 800d570:	4606      	mov	r6, r0
 800d572:	f7f2 fff7 	bl	8000564 <__aeabi_i2d>
 800d576:	4b94      	ldr	r3, [pc, #592]	@ (800d7c8 <__kernel_rem_pio2+0x688>)
 800d578:	2200      	movs	r2, #0
 800d57a:	f7f3 f85d 	bl	8000638 <__aeabi_dmul>
 800d57e:	460b      	mov	r3, r1
 800d580:	4602      	mov	r2, r0
 800d582:	4629      	mov	r1, r5
 800d584:	4620      	mov	r0, r4
 800d586:	f7f2 fe9f 	bl	80002c8 <__aeabi_dsub>
 800d58a:	f7f3 fb05 	bl	8000b98 <__aeabi_d2iz>
 800d58e:	ab0c      	add	r3, sp, #48	@ 0x30
 800d590:	f10b 0b18 	add.w	fp, fp, #24
 800d594:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800d598:	f108 0801 	add.w	r8, r8, #1
 800d59c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800d5a0:	e722      	b.n	800d3e8 <__kernel_rem_pio2+0x2a8>
 800d5a2:	4620      	mov	r0, r4
 800d5a4:	4629      	mov	r1, r5
 800d5a6:	f7f3 faf7 	bl	8000b98 <__aeabi_d2iz>
 800d5aa:	ab0c      	add	r3, sp, #48	@ 0x30
 800d5ac:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800d5b0:	e71a      	b.n	800d3e8 <__kernel_rem_pio2+0x2a8>
 800d5b2:	ab0c      	add	r3, sp, #48	@ 0x30
 800d5b4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800d5b8:	f7f2 ffd4 	bl	8000564 <__aeabi_i2d>
 800d5bc:	4622      	mov	r2, r4
 800d5be:	462b      	mov	r3, r5
 800d5c0:	f7f3 f83a 	bl	8000638 <__aeabi_dmul>
 800d5c4:	4652      	mov	r2, sl
 800d5c6:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800d5ca:	465b      	mov	r3, fp
 800d5cc:	4620      	mov	r0, r4
 800d5ce:	4629      	mov	r1, r5
 800d5d0:	f7f3 f832 	bl	8000638 <__aeabi_dmul>
 800d5d4:	3e01      	subs	r6, #1
 800d5d6:	4604      	mov	r4, r0
 800d5d8:	460d      	mov	r5, r1
 800d5da:	e718      	b.n	800d40e <__kernel_rem_pio2+0x2ce>
 800d5dc:	9906      	ldr	r1, [sp, #24]
 800d5de:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800d5e2:	9106      	str	r1, [sp, #24]
 800d5e4:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800d5e8:	f7f3 f826 	bl	8000638 <__aeabi_dmul>
 800d5ec:	4602      	mov	r2, r0
 800d5ee:	460b      	mov	r3, r1
 800d5f0:	4650      	mov	r0, sl
 800d5f2:	4659      	mov	r1, fp
 800d5f4:	f7f2 fe6a 	bl	80002cc <__adddf3>
 800d5f8:	3601      	adds	r6, #1
 800d5fa:	4682      	mov	sl, r0
 800d5fc:	468b      	mov	fp, r1
 800d5fe:	9b00      	ldr	r3, [sp, #0]
 800d600:	429e      	cmp	r6, r3
 800d602:	dc01      	bgt.n	800d608 <__kernel_rem_pio2+0x4c8>
 800d604:	42b5      	cmp	r5, r6
 800d606:	dae9      	bge.n	800d5dc <__kernel_rem_pio2+0x49c>
 800d608:	ab48      	add	r3, sp, #288	@ 0x120
 800d60a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800d60e:	e9c5 ab00 	strd	sl, fp, [r5]
 800d612:	3c01      	subs	r4, #1
 800d614:	e6ff      	b.n	800d416 <__kernel_rem_pio2+0x2d6>
 800d616:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800d618:	2b02      	cmp	r3, #2
 800d61a:	dc0b      	bgt.n	800d634 <__kernel_rem_pio2+0x4f4>
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	dc39      	bgt.n	800d694 <__kernel_rem_pio2+0x554>
 800d620:	d05d      	beq.n	800d6de <__kernel_rem_pio2+0x59e>
 800d622:	9b02      	ldr	r3, [sp, #8]
 800d624:	f003 0007 	and.w	r0, r3, #7
 800d628:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800d62c:	ecbd 8b02 	vpop	{d8}
 800d630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d634:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800d636:	2b03      	cmp	r3, #3
 800d638:	d1f3      	bne.n	800d622 <__kernel_rem_pio2+0x4e2>
 800d63a:	9b05      	ldr	r3, [sp, #20]
 800d63c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800d640:	eb0d 0403 	add.w	r4, sp, r3
 800d644:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800d648:	4625      	mov	r5, r4
 800d64a:	46c2      	mov	sl, r8
 800d64c:	f1ba 0f00 	cmp.w	sl, #0
 800d650:	f1a5 0508 	sub.w	r5, r5, #8
 800d654:	dc6b      	bgt.n	800d72e <__kernel_rem_pio2+0x5ee>
 800d656:	4645      	mov	r5, r8
 800d658:	2d01      	cmp	r5, #1
 800d65a:	f1a4 0408 	sub.w	r4, r4, #8
 800d65e:	f300 8087 	bgt.w	800d770 <__kernel_rem_pio2+0x630>
 800d662:	9c05      	ldr	r4, [sp, #20]
 800d664:	ab48      	add	r3, sp, #288	@ 0x120
 800d666:	441c      	add	r4, r3
 800d668:	2000      	movs	r0, #0
 800d66a:	2100      	movs	r1, #0
 800d66c:	f1b8 0f01 	cmp.w	r8, #1
 800d670:	f300 809c 	bgt.w	800d7ac <__kernel_rem_pio2+0x66c>
 800d674:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 800d678:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800d67c:	f1b9 0f00 	cmp.w	r9, #0
 800d680:	f040 80a6 	bne.w	800d7d0 <__kernel_rem_pio2+0x690>
 800d684:	9b04      	ldr	r3, [sp, #16]
 800d686:	e9c3 7800 	strd	r7, r8, [r3]
 800d68a:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800d68e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800d692:	e7c6      	b.n	800d622 <__kernel_rem_pio2+0x4e2>
 800d694:	9d05      	ldr	r5, [sp, #20]
 800d696:	ab48      	add	r3, sp, #288	@ 0x120
 800d698:	441d      	add	r5, r3
 800d69a:	4644      	mov	r4, r8
 800d69c:	2000      	movs	r0, #0
 800d69e:	2100      	movs	r1, #0
 800d6a0:	2c00      	cmp	r4, #0
 800d6a2:	da35      	bge.n	800d710 <__kernel_rem_pio2+0x5d0>
 800d6a4:	f1b9 0f00 	cmp.w	r9, #0
 800d6a8:	d038      	beq.n	800d71c <__kernel_rem_pio2+0x5dc>
 800d6aa:	4602      	mov	r2, r0
 800d6ac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d6b0:	9c04      	ldr	r4, [sp, #16]
 800d6b2:	e9c4 2300 	strd	r2, r3, [r4]
 800d6b6:	4602      	mov	r2, r0
 800d6b8:	460b      	mov	r3, r1
 800d6ba:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800d6be:	f7f2 fe03 	bl	80002c8 <__aeabi_dsub>
 800d6c2:	ad4a      	add	r5, sp, #296	@ 0x128
 800d6c4:	2401      	movs	r4, #1
 800d6c6:	45a0      	cmp	r8, r4
 800d6c8:	da2b      	bge.n	800d722 <__kernel_rem_pio2+0x5e2>
 800d6ca:	f1b9 0f00 	cmp.w	r9, #0
 800d6ce:	d002      	beq.n	800d6d6 <__kernel_rem_pio2+0x596>
 800d6d0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d6d4:	4619      	mov	r1, r3
 800d6d6:	9b04      	ldr	r3, [sp, #16]
 800d6d8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800d6dc:	e7a1      	b.n	800d622 <__kernel_rem_pio2+0x4e2>
 800d6de:	9c05      	ldr	r4, [sp, #20]
 800d6e0:	ab48      	add	r3, sp, #288	@ 0x120
 800d6e2:	441c      	add	r4, r3
 800d6e4:	2000      	movs	r0, #0
 800d6e6:	2100      	movs	r1, #0
 800d6e8:	f1b8 0f00 	cmp.w	r8, #0
 800d6ec:	da09      	bge.n	800d702 <__kernel_rem_pio2+0x5c2>
 800d6ee:	f1b9 0f00 	cmp.w	r9, #0
 800d6f2:	d002      	beq.n	800d6fa <__kernel_rem_pio2+0x5ba>
 800d6f4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d6f8:	4619      	mov	r1, r3
 800d6fa:	9b04      	ldr	r3, [sp, #16]
 800d6fc:	e9c3 0100 	strd	r0, r1, [r3]
 800d700:	e78f      	b.n	800d622 <__kernel_rem_pio2+0x4e2>
 800d702:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d706:	f7f2 fde1 	bl	80002cc <__adddf3>
 800d70a:	f108 38ff 	add.w	r8, r8, #4294967295
 800d70e:	e7eb      	b.n	800d6e8 <__kernel_rem_pio2+0x5a8>
 800d710:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800d714:	f7f2 fdda 	bl	80002cc <__adddf3>
 800d718:	3c01      	subs	r4, #1
 800d71a:	e7c1      	b.n	800d6a0 <__kernel_rem_pio2+0x560>
 800d71c:	4602      	mov	r2, r0
 800d71e:	460b      	mov	r3, r1
 800d720:	e7c6      	b.n	800d6b0 <__kernel_rem_pio2+0x570>
 800d722:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800d726:	f7f2 fdd1 	bl	80002cc <__adddf3>
 800d72a:	3401      	adds	r4, #1
 800d72c:	e7cb      	b.n	800d6c6 <__kernel_rem_pio2+0x586>
 800d72e:	ed95 7b00 	vldr	d7, [r5]
 800d732:	ed8d 7b00 	vstr	d7, [sp]
 800d736:	ed95 7b02 	vldr	d7, [r5, #8]
 800d73a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d73e:	ec53 2b17 	vmov	r2, r3, d7
 800d742:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d746:	f7f2 fdc1 	bl	80002cc <__adddf3>
 800d74a:	4602      	mov	r2, r0
 800d74c:	460b      	mov	r3, r1
 800d74e:	4606      	mov	r6, r0
 800d750:	460f      	mov	r7, r1
 800d752:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d756:	f7f2 fdb7 	bl	80002c8 <__aeabi_dsub>
 800d75a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d75e:	f7f2 fdb5 	bl	80002cc <__adddf3>
 800d762:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d766:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800d76a:	e9c5 6700 	strd	r6, r7, [r5]
 800d76e:	e76d      	b.n	800d64c <__kernel_rem_pio2+0x50c>
 800d770:	ed94 7b00 	vldr	d7, [r4]
 800d774:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800d778:	ec51 0b17 	vmov	r0, r1, d7
 800d77c:	4652      	mov	r2, sl
 800d77e:	465b      	mov	r3, fp
 800d780:	ed8d 7b00 	vstr	d7, [sp]
 800d784:	f7f2 fda2 	bl	80002cc <__adddf3>
 800d788:	4602      	mov	r2, r0
 800d78a:	460b      	mov	r3, r1
 800d78c:	4606      	mov	r6, r0
 800d78e:	460f      	mov	r7, r1
 800d790:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d794:	f7f2 fd98 	bl	80002c8 <__aeabi_dsub>
 800d798:	4652      	mov	r2, sl
 800d79a:	465b      	mov	r3, fp
 800d79c:	f7f2 fd96 	bl	80002cc <__adddf3>
 800d7a0:	3d01      	subs	r5, #1
 800d7a2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d7a6:	e9c4 6700 	strd	r6, r7, [r4]
 800d7aa:	e755      	b.n	800d658 <__kernel_rem_pio2+0x518>
 800d7ac:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d7b0:	f7f2 fd8c 	bl	80002cc <__adddf3>
 800d7b4:	f108 38ff 	add.w	r8, r8, #4294967295
 800d7b8:	e758      	b.n	800d66c <__kernel_rem_pio2+0x52c>
 800d7ba:	bf00      	nop
 800d7bc:	f3af 8000 	nop.w
	...
 800d7c8:	41700000 	.word	0x41700000
 800d7cc:	3e700000 	.word	0x3e700000
 800d7d0:	9b04      	ldr	r3, [sp, #16]
 800d7d2:	9a04      	ldr	r2, [sp, #16]
 800d7d4:	601f      	str	r7, [r3, #0]
 800d7d6:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800d7da:	605c      	str	r4, [r3, #4]
 800d7dc:	609d      	str	r5, [r3, #8]
 800d7de:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d7e2:	60d3      	str	r3, [r2, #12]
 800d7e4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d7e8:	6110      	str	r0, [r2, #16]
 800d7ea:	6153      	str	r3, [r2, #20]
 800d7ec:	e719      	b.n	800d622 <__kernel_rem_pio2+0x4e2>
 800d7ee:	bf00      	nop

0800d7f0 <scalbn>:
 800d7f0:	b570      	push	{r4, r5, r6, lr}
 800d7f2:	ec55 4b10 	vmov	r4, r5, d0
 800d7f6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800d7fa:	4606      	mov	r6, r0
 800d7fc:	462b      	mov	r3, r5
 800d7fe:	b991      	cbnz	r1, 800d826 <scalbn+0x36>
 800d800:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800d804:	4323      	orrs	r3, r4
 800d806:	d03d      	beq.n	800d884 <scalbn+0x94>
 800d808:	4b35      	ldr	r3, [pc, #212]	@ (800d8e0 <scalbn+0xf0>)
 800d80a:	4620      	mov	r0, r4
 800d80c:	4629      	mov	r1, r5
 800d80e:	2200      	movs	r2, #0
 800d810:	f7f2 ff12 	bl	8000638 <__aeabi_dmul>
 800d814:	4b33      	ldr	r3, [pc, #204]	@ (800d8e4 <scalbn+0xf4>)
 800d816:	429e      	cmp	r6, r3
 800d818:	4604      	mov	r4, r0
 800d81a:	460d      	mov	r5, r1
 800d81c:	da0f      	bge.n	800d83e <scalbn+0x4e>
 800d81e:	a328      	add	r3, pc, #160	@ (adr r3, 800d8c0 <scalbn+0xd0>)
 800d820:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d824:	e01e      	b.n	800d864 <scalbn+0x74>
 800d826:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800d82a:	4291      	cmp	r1, r2
 800d82c:	d10b      	bne.n	800d846 <scalbn+0x56>
 800d82e:	4622      	mov	r2, r4
 800d830:	4620      	mov	r0, r4
 800d832:	4629      	mov	r1, r5
 800d834:	f7f2 fd4a 	bl	80002cc <__adddf3>
 800d838:	4604      	mov	r4, r0
 800d83a:	460d      	mov	r5, r1
 800d83c:	e022      	b.n	800d884 <scalbn+0x94>
 800d83e:	460b      	mov	r3, r1
 800d840:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800d844:	3936      	subs	r1, #54	@ 0x36
 800d846:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800d84a:	4296      	cmp	r6, r2
 800d84c:	dd0d      	ble.n	800d86a <scalbn+0x7a>
 800d84e:	2d00      	cmp	r5, #0
 800d850:	a11d      	add	r1, pc, #116	@ (adr r1, 800d8c8 <scalbn+0xd8>)
 800d852:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d856:	da02      	bge.n	800d85e <scalbn+0x6e>
 800d858:	a11d      	add	r1, pc, #116	@ (adr r1, 800d8d0 <scalbn+0xe0>)
 800d85a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d85e:	a31a      	add	r3, pc, #104	@ (adr r3, 800d8c8 <scalbn+0xd8>)
 800d860:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d864:	f7f2 fee8 	bl	8000638 <__aeabi_dmul>
 800d868:	e7e6      	b.n	800d838 <scalbn+0x48>
 800d86a:	1872      	adds	r2, r6, r1
 800d86c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800d870:	428a      	cmp	r2, r1
 800d872:	dcec      	bgt.n	800d84e <scalbn+0x5e>
 800d874:	2a00      	cmp	r2, #0
 800d876:	dd08      	ble.n	800d88a <scalbn+0x9a>
 800d878:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d87c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800d880:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d884:	ec45 4b10 	vmov	d0, r4, r5
 800d888:	bd70      	pop	{r4, r5, r6, pc}
 800d88a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800d88e:	da08      	bge.n	800d8a2 <scalbn+0xb2>
 800d890:	2d00      	cmp	r5, #0
 800d892:	a10b      	add	r1, pc, #44	@ (adr r1, 800d8c0 <scalbn+0xd0>)
 800d894:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d898:	dac1      	bge.n	800d81e <scalbn+0x2e>
 800d89a:	a10f      	add	r1, pc, #60	@ (adr r1, 800d8d8 <scalbn+0xe8>)
 800d89c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d8a0:	e7bd      	b.n	800d81e <scalbn+0x2e>
 800d8a2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d8a6:	3236      	adds	r2, #54	@ 0x36
 800d8a8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800d8ac:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d8b0:	4620      	mov	r0, r4
 800d8b2:	4b0d      	ldr	r3, [pc, #52]	@ (800d8e8 <scalbn+0xf8>)
 800d8b4:	4629      	mov	r1, r5
 800d8b6:	2200      	movs	r2, #0
 800d8b8:	e7d4      	b.n	800d864 <scalbn+0x74>
 800d8ba:	bf00      	nop
 800d8bc:	f3af 8000 	nop.w
 800d8c0:	c2f8f359 	.word	0xc2f8f359
 800d8c4:	01a56e1f 	.word	0x01a56e1f
 800d8c8:	8800759c 	.word	0x8800759c
 800d8cc:	7e37e43c 	.word	0x7e37e43c
 800d8d0:	8800759c 	.word	0x8800759c
 800d8d4:	fe37e43c 	.word	0xfe37e43c
 800d8d8:	c2f8f359 	.word	0xc2f8f359
 800d8dc:	81a56e1f 	.word	0x81a56e1f
 800d8e0:	43500000 	.word	0x43500000
 800d8e4:	ffff3cb0 	.word	0xffff3cb0
 800d8e8:	3c900000 	.word	0x3c900000
 800d8ec:	00000000 	.word	0x00000000

0800d8f0 <floor>:
 800d8f0:	ec51 0b10 	vmov	r0, r1, d0
 800d8f4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d8f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d8fc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800d900:	2e13      	cmp	r6, #19
 800d902:	460c      	mov	r4, r1
 800d904:	4605      	mov	r5, r0
 800d906:	4680      	mov	r8, r0
 800d908:	dc34      	bgt.n	800d974 <floor+0x84>
 800d90a:	2e00      	cmp	r6, #0
 800d90c:	da17      	bge.n	800d93e <floor+0x4e>
 800d90e:	a332      	add	r3, pc, #200	@ (adr r3, 800d9d8 <floor+0xe8>)
 800d910:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d914:	f7f2 fcda 	bl	80002cc <__adddf3>
 800d918:	2200      	movs	r2, #0
 800d91a:	2300      	movs	r3, #0
 800d91c:	f7f3 f91c 	bl	8000b58 <__aeabi_dcmpgt>
 800d920:	b150      	cbz	r0, 800d938 <floor+0x48>
 800d922:	2c00      	cmp	r4, #0
 800d924:	da55      	bge.n	800d9d2 <floor+0xe2>
 800d926:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800d92a:	432c      	orrs	r4, r5
 800d92c:	2500      	movs	r5, #0
 800d92e:	42ac      	cmp	r4, r5
 800d930:	4c2b      	ldr	r4, [pc, #172]	@ (800d9e0 <floor+0xf0>)
 800d932:	bf08      	it	eq
 800d934:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800d938:	4621      	mov	r1, r4
 800d93a:	4628      	mov	r0, r5
 800d93c:	e023      	b.n	800d986 <floor+0x96>
 800d93e:	4f29      	ldr	r7, [pc, #164]	@ (800d9e4 <floor+0xf4>)
 800d940:	4137      	asrs	r7, r6
 800d942:	ea01 0307 	and.w	r3, r1, r7
 800d946:	4303      	orrs	r3, r0
 800d948:	d01d      	beq.n	800d986 <floor+0x96>
 800d94a:	a323      	add	r3, pc, #140	@ (adr r3, 800d9d8 <floor+0xe8>)
 800d94c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d950:	f7f2 fcbc 	bl	80002cc <__adddf3>
 800d954:	2200      	movs	r2, #0
 800d956:	2300      	movs	r3, #0
 800d958:	f7f3 f8fe 	bl	8000b58 <__aeabi_dcmpgt>
 800d95c:	2800      	cmp	r0, #0
 800d95e:	d0eb      	beq.n	800d938 <floor+0x48>
 800d960:	2c00      	cmp	r4, #0
 800d962:	bfbe      	ittt	lt
 800d964:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800d968:	4133      	asrlt	r3, r6
 800d96a:	18e4      	addlt	r4, r4, r3
 800d96c:	ea24 0407 	bic.w	r4, r4, r7
 800d970:	2500      	movs	r5, #0
 800d972:	e7e1      	b.n	800d938 <floor+0x48>
 800d974:	2e33      	cmp	r6, #51	@ 0x33
 800d976:	dd0a      	ble.n	800d98e <floor+0x9e>
 800d978:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800d97c:	d103      	bne.n	800d986 <floor+0x96>
 800d97e:	4602      	mov	r2, r0
 800d980:	460b      	mov	r3, r1
 800d982:	f7f2 fca3 	bl	80002cc <__adddf3>
 800d986:	ec41 0b10 	vmov	d0, r0, r1
 800d98a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d98e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800d992:	f04f 37ff 	mov.w	r7, #4294967295
 800d996:	40df      	lsrs	r7, r3
 800d998:	4207      	tst	r7, r0
 800d99a:	d0f4      	beq.n	800d986 <floor+0x96>
 800d99c:	a30e      	add	r3, pc, #56	@ (adr r3, 800d9d8 <floor+0xe8>)
 800d99e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9a2:	f7f2 fc93 	bl	80002cc <__adddf3>
 800d9a6:	2200      	movs	r2, #0
 800d9a8:	2300      	movs	r3, #0
 800d9aa:	f7f3 f8d5 	bl	8000b58 <__aeabi_dcmpgt>
 800d9ae:	2800      	cmp	r0, #0
 800d9b0:	d0c2      	beq.n	800d938 <floor+0x48>
 800d9b2:	2c00      	cmp	r4, #0
 800d9b4:	da0a      	bge.n	800d9cc <floor+0xdc>
 800d9b6:	2e14      	cmp	r6, #20
 800d9b8:	d101      	bne.n	800d9be <floor+0xce>
 800d9ba:	3401      	adds	r4, #1
 800d9bc:	e006      	b.n	800d9cc <floor+0xdc>
 800d9be:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800d9c2:	2301      	movs	r3, #1
 800d9c4:	40b3      	lsls	r3, r6
 800d9c6:	441d      	add	r5, r3
 800d9c8:	4545      	cmp	r5, r8
 800d9ca:	d3f6      	bcc.n	800d9ba <floor+0xca>
 800d9cc:	ea25 0507 	bic.w	r5, r5, r7
 800d9d0:	e7b2      	b.n	800d938 <floor+0x48>
 800d9d2:	2500      	movs	r5, #0
 800d9d4:	462c      	mov	r4, r5
 800d9d6:	e7af      	b.n	800d938 <floor+0x48>
 800d9d8:	8800759c 	.word	0x8800759c
 800d9dc:	7e37e43c 	.word	0x7e37e43c
 800d9e0:	bff00000 	.word	0xbff00000
 800d9e4:	000fffff 	.word	0x000fffff

0800d9e8 <_init>:
 800d9e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9ea:	bf00      	nop
 800d9ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d9ee:	bc08      	pop	{r3}
 800d9f0:	469e      	mov	lr, r3
 800d9f2:	4770      	bx	lr

0800d9f4 <_fini>:
 800d9f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9f6:	bf00      	nop
 800d9f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d9fa:	bc08      	pop	{r3}
 800d9fc:	469e      	mov	lr, r3
 800d9fe:	4770      	bx	lr
