#!/usr/bin/csh
source /apps/design_environment.csh
ncverilog +libext+.tsbvlibp +access+r +sv -y /apps/toshiba/sjsu/verilog/tc240c tc.sv calc_gates.v | tee gatesim.res
