
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Sat May 13 01:05:13 2023
| Design       : top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                                                                            
***************************************************************************************************************************************************************************************************************************************************************************
                                                                                                     Clock   Non-clock                                                                                                                                                     
 Clock                                             Period       Waveform       Type                  Loads       Loads  Sources                                                                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                           20.000       {0 10}         Declared                 66           8  {sys_clk}                                                                                                                                          
   ddrphy_clk_in                                   10.000       {0 5}          Generated (sys_clk)    4981           0  {axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV}                                                                                          
   ioclk0                                          2.500        {0 1.25}       Generated (sys_clk)       2           0  {axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll/CLKOUT0 axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll/CLKOUT0_WL} 
   ioclk1                                          2.500        {0 1.25}       Generated (sys_clk)       1           0  {axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT1}                                                                           
   clkout2                                         2.500        {0 1.25}       Generated (sys_clk)      38           0  {axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0 axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL} 
   sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred  100.000      {0 50}         Generated (sys_clk)     244           0  {pll_top_inst/u_pll_e3/goppll/CLKOUT0}                                                                                                             
   sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred  6.730        {0 3.365}      Generated (sys_clk)     324           1  {pll_top_inst/u_pll_e3/goppll/CLKOUT1}                                                                                                             
 top|pixclk_in                                     1000.000     {0 500}        Declared                770           0  {pixclk_in}                                                                                                                                        
===========================================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 Inferred_clock_group_0        asynchronous               top|pixclk_in                             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     231.214 MHz         20.000          4.325         15.675
 ddrphy_clk_in              100.000 MHz     125.313 MHz         10.000          7.980          2.020
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                             10.000 MHz     187.336 MHz        100.000          5.338         94.662
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                            148.588 MHz     219.974 MHz          6.730          4.546          2.184
 top|pixclk_in                1.000 MHz     190.876 MHz       1000.000          5.239        994.761
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.675       0.000              0            238
 ddrphy_clk_in          ddrphy_clk_in                2.020       0.000              0          15338
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in                9.967       0.000              0           1078
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clk_in                4.689       0.000              0              6
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    94.662       0.000              0           1137
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     2.184       0.000              0            804
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -3.927   -1086.243            314            314
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -8.968    -308.975             38             38
 top|pixclk_in          top|pixclk_in              994.761       0.000              0           1852
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.341       0.000              0            238
 ddrphy_clk_in          ddrphy_clk_in               -0.303      -2.857             43          15338
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               -5.372   -4106.644           1078           1078
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clk_in               -6.193     -36.624              6              6
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.196       0.000              0           1137
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     0.366       0.000              0            804
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     0.214       0.000              0            314
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     5.996       0.000              0             38
 top|pixclk_in          top|pixclk_in                0.268       0.000              0           1852
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.584       0.000              0             64
 ddrphy_clk_in          ddrphy_clk_in                3.448       0.000              0           2157
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               10.367       0.000              0             44
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    93.917       0.000              0              1
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -9.410    -196.989             22             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -4.327     -85.116             22             22
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.712       0.000              0             64
 ddrphy_clk_in          ddrphy_clk_in                0.509       0.000              0           2157
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               -4.551    -168.725             44             44
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                     3.849       0.000              0              1
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     7.387       0.000              0             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     1.344       0.000              0             22
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0             66
 ddrphy_clk_in                                       3.100       0.000              0           4981
 ioclk0                                              0.397       0.000              0              2
 ioclk1                                              0.630       0.000              0              1
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    49.102       0.000              0            244
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     2.467       0.000              0            324
 top|pixclk_in                                     499.102       0.000              0            770
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.921       0.000              0            238
 ddrphy_clk_in          ddrphy_clk_in                4.346       0.000              0          15338
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in                9.257       0.000              0           1078
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clk_in                2.638       0.000              0              6
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    96.205       0.000              0           1137
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     3.392       0.000              0            804
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -2.831    -775.185            314            314
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -5.765    -196.919             38             38
 top|pixclk_in          top|pixclk_in              996.322       0.000              0           1852
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.265       0.000              0            238
 ddrphy_clk_in          ddrphy_clk_in               -0.271      -5.622             81          15338
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               -3.275   -2458.031           1078           1078
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clk_in               -3.856     -22.784              6              6
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.139       0.000              0           1137
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     0.263       0.000              0            804
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     0.152       0.000              0            314
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     3.631       0.000              0             38
 top|pixclk_in          top|pixclk_in                0.209       0.000              0           1852
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     18.253       0.000              0             64
 ddrphy_clk_in          ddrphy_clk_in                5.179       0.000              0           2157
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in                9.568       0.000              0             44
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    95.606       0.000              0              1
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -6.121    -127.627             22             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -3.129     -61.803             22             22
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.547       0.000              0             64
 ddrphy_clk_in          ddrphy_clk_in                0.308       0.000              0           2157
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               -2.712     -99.374             44             44
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                     2.680       0.000              0              1
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     4.580       0.000              0             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     0.898       0.000              0             22
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.504       0.000              0             66
 ddrphy_clk_in                                       3.480       0.000              0           4981
 ioclk0                                              0.568       0.000              0              2
 ioclk1                                              0.754       0.000              0              1
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    49.282       0.000              0            244
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     2.647       0.000              0            324
 top|pixclk_in                                     499.282       0.000              0            770
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_70_228/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_228/Q3                    tco                   0.288       5.715 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.585       6.300         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_70_240/Y2                    td                    0.487       6.787 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.451       7.238         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N64439
 CLMA_70_228/Y2                    td                    0.210       7.448 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop/Z
                                   net (fanout=21)       0.279       7.727         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N64442
 CLMS_74_229/Y1                    td                    0.468       8.195 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=17)       0.565       8.760         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_70_228/CECO                  td                    0.184       8.944 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       8.944         ntR970           
 CLMA_70_232/CECI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.944         Logic Levels: 4  
                                                                                   Logic: 1.637ns(46.545%), Route: 1.880ns(53.455%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_70_232/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.303      25.398                          
 clock uncertainty                                      -0.050      25.348                          

 Setup time                                             -0.729      24.619                          

 Data required time                                                 24.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.619                          
 Data arrival time                                                   8.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.675                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_70_228/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_228/Q3                    tco                   0.288       5.715 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.585       6.300         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_70_240/Y2                    td                    0.487       6.787 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.451       7.238         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N64439
 CLMA_70_228/Y2                    td                    0.210       7.448 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop/Z
                                   net (fanout=21)       0.279       7.727         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N64442
 CLMS_74_229/Y1                    td                    0.468       8.195 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=17)       0.565       8.760         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_70_228/CECO                  td                    0.184       8.944 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       8.944         ntR970           
 CLMA_70_232/CECI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.944         Logic Levels: 4  
                                                                                   Logic: 1.637ns(46.545%), Route: 1.880ns(53.455%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_70_232/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.303      25.398                          
 clock uncertainty                                      -0.050      25.348                          

 Setup time                                             -0.729      24.619                          

 Data required time                                                 24.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.619                          
 Data arrival time                                                   8.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.675                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_70_228/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_228/Q3                    tco                   0.288       5.715 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.585       6.300         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_70_240/Y2                    td                    0.487       6.787 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.451       7.238         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N64439
 CLMA_70_228/Y2                    td                    0.210       7.448 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop/Z
                                   net (fanout=21)       0.279       7.727         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N64442
 CLMS_74_229/Y1                    td                    0.468       8.195 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=17)       0.584       8.779         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_74_240/CE                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.779         Logic Levels: 3  
                                                                                   Logic: 1.453ns(43.347%), Route: 1.899ns(56.653%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_74_240/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.617      24.724                          

 Data required time                                                 24.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.724                          
 Data arrival time                                                   8.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.945                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_74_224/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK

 CLMA_74_224/Q3                    tco                   0.221       5.316 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.402         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6
 CLMA_74_224/D4                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.402         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_74_224/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.332       5.095                          
 clock uncertainty                                       0.000       5.095                          

 Hold time                                              -0.034       5.061                          

 Data required time                                                  5.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.061                          
 Data arrival time                                                   5.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_70_213/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/CLK

 CLMS_70_213/Q3                    tco                   0.221       5.316 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.088       5.404         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_3
 CLMS_70_213/D4                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.404         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_70_213/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.332       5.095                          
 clock uncertainty                                       0.000       5.095                          

 Hold time                                              -0.034       5.061                          

 Data required time                                                  5.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.061                          
 Data arrival time                                                   5.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_66_236/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_236/Q0                    tco                   0.222       5.317 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087       5.404         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [0]
 CLMA_66_236/B4                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.404         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_66_236/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.332       5.095                          
 clock uncertainty                                       0.000       5.095                          

 Hold time                                              -0.035       5.060                          

 Data required time                                                  5.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.060                          
 Data arrival time                                                   5.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585      10.954         ntclkbufg_0      
 CLMA_22_136/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_136/Q2                    tco                   0.290      11.244 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.727      11.971         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d [0]
 CLMS_34_129/Y3                    td                    0.210      12.181 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/N161_5/gateop_perm/Z
                                   net (fanout=2)        0.706      12.887         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/read_cmd [0]
 CLMA_34_148/Y1                    td                    0.212      13.099 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[0]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=20)       0.605      13.704         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_30_169/Y0                    td                    0.210      13.914 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_9[0]/gateop_perm/Z
                                   net (fanout=1)        0.277      14.191         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N8531
 CLMA_30_172/Y6AB                  td                    0.262      14.453 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[0]_muxf6/F
                                   net (fanout=3)        0.400      14.853         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped [0]
 CLMA_30_177/Y2                    td                    0.196      15.049 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_5[1]_1/gateop_perm/Z
                                   net (fanout=6)        1.144      16.193         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N58936
 CLMA_34_248/Y0                    td                    0.196      16.389 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=3)        1.235      17.624         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1]
 CLMS_22_173/Y3                    td                    0.273      17.897 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[10]/gateop/F
                                   net (fanout=1)        0.455      18.352         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N9912
 CLMS_18_181/AD                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  18.352         Logic Levels: 7  
                                                                                   Logic: 1.849ns(24.993%), Route: 5.549ns(75.007%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531      20.386         ntclkbufg_0      
 CLMS_18_181/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.196      20.372                          

 Data required time                                                 20.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.372                          
 Data arrival time                                                  18.352                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.020                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585      10.954         ntclkbufg_0      
 CLMA_22_136/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_136/Q2                    tco                   0.290      11.244 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.727      11.971         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d [0]
 CLMS_34_129/Y3                    td                    0.210      12.181 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/N161_5/gateop_perm/Z
                                   net (fanout=2)        0.706      12.887         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/read_cmd [0]
 CLMA_34_148/Y1                    td                    0.212      13.099 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[0]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=20)       0.605      13.704         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_30_169/Y0                    td                    0.210      13.914 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_9[0]/gateop_perm/Z
                                   net (fanout=1)        0.277      14.191         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N8531
 CLMA_30_172/Y6AB                  td                    0.262      14.453 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[0]_muxf6/F
                                   net (fanout=3)        0.400      14.853         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped [0]
 CLMA_30_177/Y2                    td                    0.196      15.049 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_5[1]_1/gateop_perm/Z
                                   net (fanout=6)        1.144      16.193         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N58936
 CLMA_34_248/Y0                    td                    0.196      16.389 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=3)        1.238      17.627         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1]
 CLMS_18_173/Y1                    td                    0.288      17.915 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[9]/gateop/F
                                   net (fanout=1)        0.398      18.313         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N9911
 CLMA_22_172/CD                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  18.313         Logic Levels: 7  
                                                                                   Logic: 1.864ns(25.330%), Route: 5.495ns(74.670%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531      20.386         ntclkbufg_0      
 CLMA_22_172/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.539      20.925                          
 clock uncertainty                                      -0.350      20.575                          

 Setup time                                             -0.188      20.387                          

 Data required time                                                 20.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.387                          
 Data arrival time                                                  18.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.074                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585      10.954         ntclkbufg_0      
 CLMA_22_136/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_136/Q2                    tco                   0.290      11.244 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.727      11.971         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d [0]
 CLMS_34_129/Y3                    td                    0.210      12.181 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/N161_5/gateop_perm/Z
                                   net (fanout=2)        0.706      12.887         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/read_cmd [0]
 CLMA_34_148/Y1                    td                    0.212      13.099 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[0]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=20)       0.605      13.704         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_30_169/Y0                    td                    0.210      13.914 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_9[0]/gateop_perm/Z
                                   net (fanout=1)        0.277      14.191         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N8531
 CLMA_30_172/Y6AB                  td                    0.262      14.453 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[0]_muxf6/F
                                   net (fanout=3)        0.400      14.853         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped [0]
 CLMA_30_177/Y2                    td                    0.196      15.049 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_5[1]_1/gateop_perm/Z
                                   net (fanout=6)        1.152      16.201         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N58936
 CLMA_34_248/Y1                    td                    0.197      16.398 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[3]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.267      17.665         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [3]
 CLMS_22_173/Y1                    td                    0.304      17.969 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[11]/gateop/F
                                   net (fanout=1)        0.270      18.239         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N9913
 CLMS_22_177/BD                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  18.239         Logic Levels: 7  
                                                                                   Logic: 1.881ns(25.820%), Route: 5.404ns(74.180%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531      20.386         ntclkbufg_0      
 CLMS_22_177/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.539      20.925                          
 clock uncertainty                                      -0.350      20.575                          

 Setup time                                             -0.166      20.409                          

 Data required time                                                 20.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.409                          
 Data arrival time                                                  18.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.170                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[24]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_29/ram16x1d/WD
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531      10.386         ntclkbufg_0      
 CLMA_62_108/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[24]/opit_0_inv/CLK

 CLMA_62_108/Q3                    tco                   0.221      10.607 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[24]/opit_0_inv/Q
                                   net (fanout=2)        0.085      10.692         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_addr [24]
 CLMS_62_109/AD                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_29/ram16x1d/WD

 Data arrival time                                                  10.692         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585      10.954         ntclkbufg_0      
 CLMS_62_109/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_29/ram16x1d/WCLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                               0.380      10.995                          

 Data required time                                                 10.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.995                          
 Data arrival time                                                  10.692                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.303                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_25/ram16x1d/WD
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531      10.386         ntclkbufg_0      
 CLMA_70_104/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/CLK

 CLMA_70_104/Q0                    tco                   0.222      10.608 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/Q
                                   net (fanout=2)        0.085      10.693         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_addr [20]
 CLMS_70_105/BD                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_25/ram16x1d/WD

 Data arrival time                                                  10.693         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585      10.954         ntclkbufg_0      
 CLMS_70_105/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_25/ram16x1d/WCLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                               0.380      10.995                          

 Data required time                                                 10.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.995                          
 Data arrival time                                                  10.693                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.302                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/ram16x1d/WD
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531      10.386         ntclkbufg_0      
 CLMA_70_100/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_100/Q0                    tco                   0.222      10.608 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.189      10.797         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_cmd [3]
 CLMS_70_101/AD                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/ram16x1d/WD

 Data arrival time                                                  10.797         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.015%), Route: 0.189ns(45.985%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585      10.954         ntclkbufg_0      
 CLMS_70_101/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/ram16x1d/WCLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                               0.380      10.995                          

 Data required time                                                 10.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.995                          
 Data arrival time                                                  10.797                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.198                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_in_inst/ddr_waddr[5]/opit_0_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.585       4.961         ntclkbufg_3      
 CLMS_78_209/CLK                                                           r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_78_209/Q0                    tco                   0.289       5.250 r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.625       5.875         init_rst_inst/rst_value [4]
 CLMA_62_220/Y3                    td                    0.468       6.343 r       init_rst_inst/N4_26/gateop_perm/Z
                                   net (fanout=2)        0.403       6.746         _N62666          
 CLMA_58_221/Y2                    td                    0.492       7.238 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/gateop_perm/Z
                                   net (fanout=1051)     1.948       9.186         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
 CLMS_78_125/RSCO                  td                    0.147       9.333 f       hdmi_in_inst/ddr_waddr[9]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.333         ntR279           
 CLMS_78_129/RSCO                  td                    0.147       9.480 f       hdmi_in_inst/ddr_waddr[13]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.480         ntR278           
 CLMS_78_133/RSCO                  td                    0.147       9.627 f       hdmi_in_inst/ddr_waddr[17]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.627         ntR277           
 CLMS_78_137/RSCO                  td                    0.147       9.774 f       hdmi_in_inst/ddr_waddr[21]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.774         ntR276           
 CLMS_78_141/RSCO                  td                    0.147       9.921 f       hdmi_in_inst/ddr_waddr[25]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.921         ntR275           
 CLMS_78_145/RSCI                                                          f       hdmi_in_inst/ddr_waddr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.921         Logic Levels: 7  
                                                                                   Logic: 1.984ns(40.000%), Route: 2.976ns(60.000%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531      20.386         ntclkbufg_0      
 CLMS_78_145/CLK                                                           r       hdmi_in_inst/ddr_waddr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Setup time                                             -0.394      19.888                          

 Data required time                                                 19.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.888                          
 Data arrival time                                                   9.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.967                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_in_inst/ddr_waddr[27]/opit_0_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.585       4.961         ntclkbufg_3      
 CLMS_78_209/CLK                                                           r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_78_209/Q0                    tco                   0.289       5.250 r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.625       5.875         init_rst_inst/rst_value [4]
 CLMA_62_220/Y3                    td                    0.468       6.343 r       init_rst_inst/N4_26/gateop_perm/Z
                                   net (fanout=2)        0.403       6.746         _N62666          
 CLMA_58_221/Y2                    td                    0.492       7.238 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/gateop_perm/Z
                                   net (fanout=1051)     1.948       9.186         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
 CLMS_78_125/RSCO                  td                    0.147       9.333 f       hdmi_in_inst/ddr_waddr[9]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.333         ntR279           
 CLMS_78_129/RSCO                  td                    0.147       9.480 f       hdmi_in_inst/ddr_waddr[13]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.480         ntR278           
 CLMS_78_133/RSCO                  td                    0.147       9.627 f       hdmi_in_inst/ddr_waddr[17]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.627         ntR277           
 CLMS_78_137/RSCO                  td                    0.147       9.774 f       hdmi_in_inst/ddr_waddr[21]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.774         ntR276           
 CLMS_78_141/RSCO                  td                    0.147       9.921 f       hdmi_in_inst/ddr_waddr[25]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.921         ntR275           
 CLMS_78_145/RSCI                                                          f       hdmi_in_inst/ddr_waddr[27]/opit_0_A2Q21/RS

 Data arrival time                                                   9.921         Logic Levels: 7  
                                                                                   Logic: 1.984ns(40.000%), Route: 2.976ns(60.000%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531      20.386         ntclkbufg_0      
 CLMS_78_145/CLK                                                           r       hdmi_in_inst/ddr_waddr[27]/opit_0_A2Q21/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Setup time                                             -0.394      19.888                          

 Data required time                                                 19.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.888                          
 Data arrival time                                                   9.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.967                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : axi_ctrl_inst/axi_wr_ctrl_inst/axi_wdata[77]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.585       4.961         ntclkbufg_3      
 CLMS_78_209/CLK                                                           r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_78_209/Q0                    tco                   0.289       5.250 r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.625       5.875         init_rst_inst/rst_value [4]
 CLMA_62_220/Y3                    td                    0.468       6.343 r       init_rst_inst/N4_26/gateop_perm/Z
                                   net (fanout=2)        0.403       6.746         _N62666          
 CLMA_58_221/Y2                    td                    0.492       7.238 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/gateop_perm/Z
                                   net (fanout=1051)     1.506       8.744         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
 CLMA_66_152/RSCO                  td                    0.147       8.891 f       hdmi_in_inst/buff0[94]/opit_0/RSOUT
                                   net (fanout=5)        0.000       8.891         ntR378           
 CLMA_66_156/RSCO                  td                    0.147       9.038 f       hdmi_in_inst/buff0[95]/opit_0/RSOUT
                                   net (fanout=5)        0.000       9.038         ntR377           
 CLMA_66_160/RSCO                  td                    0.147       9.185 f       hdmi_in_inst/buff1[90]/opit_0/RSOUT
                                   net (fanout=6)        0.000       9.185         ntR376           
 CLMA_66_164/RSCO                  td                    0.147       9.332 f       hdmi_in_inst/buff1[71]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.332         ntR375           
 CLMA_66_168/RSCO                  td                    0.147       9.479 f       hdmi_in_inst/fifo_wdata[62]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.479         ntR374           
 CLMA_66_172/RSCO                  td                    0.147       9.626 f       hdmi_in_inst/buff1[15]/opit_0/RSOUT
                                   net (fanout=4)        0.000       9.626         ntR373           
 CLMA_66_176/RSCO                  td                    0.147       9.773 f       hdmi_in_inst/fifo_wdata[38]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.773         ntR372           
 CLMA_66_180/RSCO                  td                    0.147       9.920 f       hdmi_in_inst/buff0[14]/opit_0/RSOUT
                                   net (fanout=6)        0.000       9.920         ntR371           
 CLMA_66_184/RSCI                                                          f       axi_ctrl_inst/axi_wr_ctrl_inst/axi_wdata[77]/opit_0/RS

 Data arrival time                                                   9.920         Logic Levels: 10 
                                                                                   Logic: 2.425ns(48.901%), Route: 2.534ns(51.099%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531      20.386         ntclkbufg_0      
 CLMA_66_184/CLK                                                           r       axi_ctrl_inst/axi_wr_ctrl_inst/axi_wdata[77]/opit_0/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Setup time                                             -0.394      19.888                          

 Data required time                                                 19.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.888                          
 Data arrival time                                                   9.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.968                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_in_inst/cur_state_1/opit_0_L5Q_perm/L3
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N19             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.531       4.617         ntclkbufg_3      
 CLMA_90_204/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_90_204/Q3                    tco                   0.226       4.843 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.603       5.446         _72xx_init_done  
 CLMS_70_181/C3                                                            r       hdmi_in_inst/cur_state_1/opit_0_L5Q_perm/L3

 Data arrival time                                                   5.446         Logic Levels: 0  
                                                                                   Logic: 0.226ns(27.262%), Route: 0.603ns(72.738%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585      10.954         ntclkbufg_0      
 CLMS_70_181/CLK                                                           r       hdmi_in_inst/cur_state_1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Hold time                                              -0.240      10.818                          

 Data required time                                                 10.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.818                          
 Data arrival time                                                   5.446                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.372                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/cur_state_1/opit_0_L5Q_perm/L0
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N19             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.531       4.617         ntclkbufg_3      
 CLMA_90_204/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_90_204/Q3                    tco                   0.226       4.843 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.709       5.552         _72xx_init_done  
 CLMS_78_169/Y2                    td                    0.229       5.781 r       hdmi_out_inst/N497_3/gateop_perm/Z
                                   net (fanout=2)        0.341       6.122         hdmi_out_inst/N504 [0]
 CLMA_78_160/D0                                                            r       hdmi_out_inst/cur_state_1/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.122         Logic Levels: 1  
                                                                                   Logic: 0.455ns(30.233%), Route: 1.050ns(69.767%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585      10.954         ntclkbufg_0      
 CLMA_78_160/CLK                                                           r       hdmi_out_inst/cur_state_1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Hold time                                              -0.082      10.976                          

 Data required time                                                 10.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.976                          
 Data arrival time                                                   6.122                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.854                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/cur_state_0/opit_0_L5Q_perm/L1
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N19             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.531       4.617         ntclkbufg_3      
 CLMA_90_204/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_90_204/Q3                    tco                   0.226       4.843 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.709       5.552         _72xx_init_done  
 CLMS_78_169/Y2                    td                    0.232       5.784 f       hdmi_out_inst/N497_3/gateop_perm/Z
                                   net (fanout=2)        0.315       6.099         hdmi_out_inst/N504 [0]
 CLMS_74_165/B1                                                            f       hdmi_out_inst/cur_state_0/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.099         Logic Levels: 1  
                                                                                   Logic: 0.458ns(30.904%), Route: 1.024ns(69.096%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585      10.954         ntclkbufg_0      
 CLMS_74_165/CLK                                                           r       hdmi_out_inst/cur_state_0/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Hold time                                              -0.106      10.952                          

 Data required time                                                 10.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.952                          
 Data arrival time                                                   6.099                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.853                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1771.318 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.318         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1771.394 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787    1772.181         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101    1772.282 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078    1773.360         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000    1773.360 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585    1774.945         ntclkbufg_2      
 CLMA_90_225/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_90_225/Q2                    tco                   0.289    1775.234 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.271    1775.505         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [3]
 CLMA_90_221/M2                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                1775.505         Logic Levels: 0  
                                                                                   Logic: 0.289ns(51.607%), Route: 0.271ns(48.393%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1771.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1771.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395    1773.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    1773.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1775.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1775.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1776.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1776.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    1776.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1776.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1778.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000    1778.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531    1780.386         ntclkbufg_0      
 CLMA_90_221/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.246    1780.632                          
 clock uncertainty                                      -0.350    1780.282                          

 Setup time                                             -0.088    1780.194                          

 Data required time                                               1780.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1780.194                          
 Data arrival time                                                1775.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.689                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1771.318 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.318         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1771.394 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787    1772.181         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101    1772.282 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078    1773.360         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000    1773.360 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585    1774.945         ntclkbufg_2      
 CLMA_78_208/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMA_78_208/Q0                    tco                   0.289    1775.234 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.266    1775.500         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [1]
 CLMA_78_212/AD                                                            r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                1775.500         Logic Levels: 0  
                                                                                   Logic: 0.289ns(52.072%), Route: 0.266ns(47.928%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1771.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1771.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395    1773.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    1773.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1775.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1775.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1776.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1776.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    1776.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1776.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1778.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000    1778.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531    1780.386         ntclkbufg_0      
 CLMA_78_212/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.246    1780.632                          
 clock uncertainty                                      -0.350    1780.282                          

 Setup time                                              0.029    1780.311                          

 Data required time                                               1780.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1780.311                          
 Data arrival time                                                1775.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.811                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1771.318 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.318         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1771.394 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787    1772.181         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101    1772.282 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078    1773.360         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000    1773.360 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585    1774.945         ntclkbufg_2      
 CLMA_90_217/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_90_217/Q2                    tco                   0.289    1775.234 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.119    1775.353         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [4]
 CLMA_90_216/M1                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                1775.353         Logic Levels: 0  
                                                                                   Logic: 0.289ns(70.833%), Route: 0.119ns(29.167%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1771.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1771.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395    1773.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    1773.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1775.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1775.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1776.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1776.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    1776.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1776.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1778.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000    1778.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531    1780.386         ntclkbufg_0      
 CLMA_90_216/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.246    1780.632                          
 clock uncertainty                                      -0.350    1780.282                          

 Setup time                                             -0.088    1780.194                          

 Data required time                                               1780.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1780.194                          
 Data arrival time                                                1775.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.841                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    6731.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    6731.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    6731.927         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096    6732.023 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    6733.082         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000    6733.082 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    6734.613         ntclkbufg_2      
 CLMA_70_216/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_70_216/Q3                    tco                   0.221    6734.834 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084    6734.918         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [2]
 CLMS_70_217/AD                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                6734.918         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    6731.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    6731.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    6733.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    6733.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    6735.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    6735.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    6736.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    6737.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    6737.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6737.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    6739.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000    6739.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585    6740.954         ntclkbufg_0      
 CLMS_70_217/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.246    6740.708                          
 clock uncertainty                                       0.350    6741.058                          

 Hold time                                               0.053    6741.111                          

 Data required time                                               6741.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6741.111                          
 Data arrival time                                                6734.918                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.193                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    6731.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    6731.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    6731.927         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096    6732.023 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    6733.082         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000    6733.082 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    6734.613         ntclkbufg_2      
 CLMA_74_216/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q/CLK

 CLMA_74_216/Q2                    tco                   0.224    6734.837 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q/Q
                                   net (fanout=1)        0.084    6734.921         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [0]
 CLMS_74_217/CD                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                6734.921         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    6731.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    6731.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    6733.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    6733.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    6735.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    6735.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    6736.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    6737.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    6737.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6737.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    6739.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000    6739.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585    6740.954         ntclkbufg_0      
 CLMS_74_217/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                        -0.246    6740.708                          
 clock uncertainty                                       0.350    6741.058                          

 Hold time                                               0.053    6741.111                          

 Data required time                                               6741.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6741.111                          
 Data arrival time                                                6734.921                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.190                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    6731.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    6731.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    6731.927         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096    6732.023 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    6733.082         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000    6733.082 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    6734.613         ntclkbufg_2      
 CLMA_74_220/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_74_220/Q0                    tco                   0.226    6734.839 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.101    6734.940         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [5]
 CLMS_74_221/M0                                                            r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                6734.940         Logic Levels: 0  
                                                                                   Logic: 0.226ns(69.113%), Route: 0.101ns(30.887%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    6731.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    6731.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    6733.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    6733.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    6735.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    6735.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    6736.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    6737.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    6737.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6737.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    6739.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000    6739.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585    6740.954         ntclkbufg_0      
 CLMS_74_221/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                        -0.246    6740.708                          
 clock uncertainty                                       0.350    6741.058                          

 Hold time                                              -0.014    6741.044                          

 Data required time                                               6741.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6741.044                          
 Data arrival time                                                6734.940                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.104                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.585       4.961         ntclkbufg_3      
 CLMA_242_148/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_148/Q0                   tco                   0.289       5.250 r       ms72xx_ctl/ms7200_ctl/dri_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.633       5.883         ms72xx_ctl/ms7200_ctl/dri_cnt [1]
 CLMA_230_145/Y0                   td                    0.487       6.370 r       ms72xx_ctl/ms7200_ctl/N1366_5/gateop_perm/Z
                                   net (fanout=1)        0.264       6.634         ms72xx_ctl/ms7200_ctl/_N62723
 CLMA_230_149/Y2                   td                    0.478       7.112 r       ms72xx_ctl/ms7200_ctl/N1366_6/gateop_perm/Z
                                   net (fanout=6)        0.577       7.689         ms72xx_ctl/ms7200_ctl/N1366
 CLMA_242_144/Y0                   td                    0.210       7.899 r       ms72xx_ctl/ms7200_ctl/N1873/gateop_perm/Z
                                   net (fanout=1)        0.416       8.315         ms72xx_ctl/ms7200_ctl/N1873
 CLMS_242_137/Y3                   td                    0.459       8.774 r       ms72xx_ctl/ms7200_ctl/state_3/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.610       9.384         ms72xx_ctl/ms7200_ctl/state_n [4]
 CLMS_242_145/Y2                   td                    0.210       9.594 r       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.398       9.992         ms72xx_ctl/ms7200_ctl/N1797
 CLMA_246_144/A4                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.992         Logic Levels: 5  
                                                                                   Logic: 2.133ns(42.397%), Route: 2.898ns(57.603%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N19             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000     103.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.531     104.617         ntclkbufg_3      
 CLMA_246_144/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.121     104.654                          

 Data required time                                                104.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.654                          
 Data arrival time                                                   9.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.662                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.585       4.961         ntclkbufg_3      
 CLMS_226_145/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_145/Q3                   tco                   0.288       5.249 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.402       5.651         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_230_149/Y3                   td                    0.303       5.954 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.119       6.073         ms72xx_ctl/ms7200_ctl/_N58476
 CLMA_230_149/Y1                   td                    0.288       6.361 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.408       6.769         ms72xx_ctl/ms7200_ctl/_N58483
 CLMS_226_145/Y2                   td                    0.341       7.110 f       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=15)       0.475       7.585         ms72xx_ctl/ms7200_ctl/N261
 CLMA_246_140/Y1                   td                    0.460       8.045 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.402       8.447         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_242_136/Y3                   td                    0.210       8.657 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=16)       0.451       9.108         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_132/CECO                 td                    0.184       9.292 r       ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.292         ntR1108          
 CLMA_230_136/CECI                                                         r       ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.292         Logic Levels: 6  
                                                                                   Logic: 2.074ns(47.887%), Route: 2.257ns(52.113%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N19             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000     103.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.531     104.617         ntclkbufg_3      
 CLMA_230_136/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.729     104.046                          

 Data required time                                                104.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.046                          
 Data arrival time                                                   9.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.754                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[2]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.585       4.961         ntclkbufg_3      
 CLMS_226_145/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_145/Q3                   tco                   0.288       5.249 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.402       5.651         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_230_149/Y3                   td                    0.303       5.954 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.119       6.073         ms72xx_ctl/ms7200_ctl/_N58476
 CLMA_230_149/Y1                   td                    0.288       6.361 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.408       6.769         ms72xx_ctl/ms7200_ctl/_N58483
 CLMS_226_145/Y2                   td                    0.341       7.110 f       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=15)       0.475       7.585         ms72xx_ctl/ms7200_ctl/N261
 CLMA_246_140/Y1                   td                    0.460       8.045 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.402       8.447         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_242_136/Y3                   td                    0.210       8.657 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=16)       0.451       9.108         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_132/CECO                 td                    0.184       9.292 r       ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.292         ntR1108          
 CLMA_230_136/CECI                                                         r       ms72xx_ctl/ms7200_ctl/addr[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.292         Logic Levels: 6  
                                                                                   Logic: 2.074ns(47.887%), Route: 2.257ns(52.113%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N19             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000     103.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.531     104.617         ntclkbufg_3      
 CLMA_230_136/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.729     104.046                          

 Data required time                                                104.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.046                          
 Data arrival time                                                   9.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.754                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N19             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.531       4.617         ntclkbufg_3      
 CLMS_174_157/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMS_174_157/Q1                   tco                   0.224       4.841 f       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.218       5.059         ms72xx_ctl/ms7210_ctl/cmd_index [1]
 DRM_178_148/ADA0[6]                                                       f       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]

 Data arrival time                                                   5.059         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.679%), Route: 0.218ns(49.321%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.585       4.961         ntclkbufg_3      
 DRM_178_148/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Hold time                                               0.210       4.863                          

 Data required time                                                  4.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.863                          
 Data arrival time                                                   5.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/receiv_data[1]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/receiv_data[2]/opit_0_inv/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N19             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.531       4.617         ntclkbufg_3      
 CLMS_214_153/CLK                                                          r       ms72xx_ctl/iic_dri_tx/receiv_data[1]/opit_0_inv/CLK

 CLMS_214_153/Q3                   tco                   0.221       4.838 f       ms72xx_ctl/iic_dri_tx/receiv_data[1]/opit_0_inv/Q
                                   net (fanout=2)        0.086       4.924         ms72xx_ctl/iic_dri_tx/receiv_data [1]
 CLMS_214_153/AD                                                           f       ms72xx_ctl/iic_dri_tx/receiv_data[2]/opit_0_inv/D

 Data arrival time                                                   4.924         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.585       4.961         ntclkbufg_3      
 CLMS_214_153/CLK                                                          r       ms72xx_ctl/iic_dri_tx/receiv_data[2]/opit_0_inv/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                               0.053       4.670                          

 Data required time                                                  4.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.670                          
 Data arrival time                                                   4.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/receiv_data[4]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N19             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.531       4.617         ntclkbufg_3      
 CLMS_214_153/CLK                                                          r       ms72xx_ctl/iic_dri_tx/receiv_data[4]/opit_0_inv/CLK

 CLMS_214_153/Q2                   tco                   0.224       4.841 f       ms72xx_ctl/iic_dri_tx/receiv_data[4]/opit_0_inv/Q
                                   net (fanout=2)        0.086       4.927         ms72xx_ctl/iic_dri_tx/receiv_data [4]
 CLMS_214_153/CD                                                           f       ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/D

 Data arrival time                                                   4.927         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.585       4.961         ntclkbufg_3      
 CLMS_214_153/CLK                                                          r       ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                               0.053       4.670                          

 Data required time                                                  4.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.670                          
 Data arrival time                                                   4.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff1[70]/opit_0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_2      
 CLMA_62_228/CLK                                                           r       hdmi_out_inst/pix_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_62_228/Q2                    tco                   0.290       5.245 r       hdmi_out_inst/pix_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.283       5.528         hdmi_out_inst/pix_cnt [2]
 CLMA_62_232/Y0                    td                    0.487       6.015 r       hdmi_out_inst/N250_5/gateop_perm/Z
                                   net (fanout=1)        0.397       6.412         hdmi_out_inst/N250
 CLMA_58_233/Y2                    td                    0.210       6.622 r       hdmi_out_inst/N353_3/gateop_perm/Z
                                   net (fanout=112)      0.676       7.298         hdmi_out_inst/N353
 CLMS_50_213/CECO                  td                    0.184       7.482 r       hdmi_out_inst/buff1[134]/opit_0/CEOUT
                                   net (fanout=6)        0.000       7.482         ntR1086          
 CLMS_50_217/CECO                  td                    0.184       7.666 r       hdmi_out_inst/buff1[60]/opit_0/CEOUT
                                   net (fanout=6)        0.000       7.666         ntR1085          
 CLMS_50_221/CECO                  td                    0.184       7.850 r       hdmi_out_inst/buff1[57]/opit_0/CEOUT
                                   net (fanout=6)        0.000       7.850         ntR1084          
 CLMS_50_225/CECO                  td                    0.184       8.034 r       hdmi_out_inst/buff1[51]/opit_0/CEOUT
                                   net (fanout=6)        0.000       8.034         ntR1083          
 CLMS_50_229/CECO                  td                    0.184       8.218 r       hdmi_out_inst/buff1[110]/opit_0/CEOUT
                                   net (fanout=1)        0.000       8.218         ntR1082          
 CLMS_50_233/CECO                  td                    0.184       8.402 r       hdmi_out_inst/buff1[82]/opit_0/CEOUT
                                   net (fanout=6)        0.000       8.402         ntR1081          
 CLMS_50_237/CECO                  td                    0.184       8.586 r       hdmi_out_inst/buff1[125]/opit_0/CEOUT
                                   net (fanout=6)        0.000       8.586         ntR1080          
 CLMS_50_241/CECI                                                          r       hdmi_out_inst/buff1[70]/opit_0/CE

 Data arrival time                                                   8.586         Logic Levels: 9  
                                                                                   Logic: 2.275ns(62.655%), Route: 1.356ns(37.345%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.851 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.851         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       8.657         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096       8.753 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       9.812         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       9.812 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531      11.343         ntclkbufg_2      
 CLMS_50_241/CLK                                                           r       hdmi_out_inst/buff1[70]/opit_0/CLK
 clock pessimism                                         0.306      11.649                          
 clock uncertainty                                      -0.150      11.499                          

 Setup time                                             -0.729      10.770                          

 Data required time                                                 10.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.770                          
 Data arrival time                                                   8.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.184                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff1[74]/opit_0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_2      
 CLMA_62_228/CLK                                                           r       hdmi_out_inst/pix_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_62_228/Q2                    tco                   0.290       5.245 r       hdmi_out_inst/pix_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.283       5.528         hdmi_out_inst/pix_cnt [2]
 CLMA_62_232/Y0                    td                    0.487       6.015 r       hdmi_out_inst/N250_5/gateop_perm/Z
                                   net (fanout=1)        0.397       6.412         hdmi_out_inst/N250
 CLMA_58_233/Y2                    td                    0.210       6.622 r       hdmi_out_inst/N353_3/gateop_perm/Z
                                   net (fanout=112)      0.676       7.298         hdmi_out_inst/N353
 CLMA_50_212/CECO                  td                    0.184       7.482 r       hdmi_out_inst/buff1[168]/opit_0/CEOUT
                                   net (fanout=6)        0.000       7.482         ntR1093          
 CLMA_50_216/CECO                  td                    0.184       7.666 r       hdmi_out_inst/buff1[59]/opit_0/CEOUT
                                   net (fanout=6)        0.000       7.666         ntR1092          
 CLMA_50_220/CECO                  td                    0.184       7.850 r       hdmi_out_inst/buff1[61]/opit_0/CEOUT
                                   net (fanout=6)        0.000       7.850         ntR1091          
 CLMA_50_224/CECO                  td                    0.184       8.034 r       hdmi_out_inst/buff1[108]/opit_0/CEOUT
                                   net (fanout=6)        0.000       8.034         ntR1090          
 CLMA_50_228/CECO                  td                    0.184       8.218 r       hdmi_out_inst/buff1[120]/opit_0/CEOUT
                                   net (fanout=1)        0.000       8.218         ntR1089          
 CLMA_50_232/CECO                  td                    0.184       8.402 r       hdmi_out_inst/buff1[96]/opit_0/CEOUT
                                   net (fanout=2)        0.000       8.402         ntR1088          
 CLMA_50_236/CECO                  td                    0.184       8.586 r       hdmi_out_inst/buff1[93]/opit_0/CEOUT
                                   net (fanout=6)        0.000       8.586         ntR1087          
 CLMA_50_240/CECI                                                          r       hdmi_out_inst/buff1[74]/opit_0/CE

 Data arrival time                                                   8.586         Logic Levels: 9  
                                                                                   Logic: 2.275ns(62.655%), Route: 1.356ns(37.345%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.851 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.851         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       8.657         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096       8.753 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       9.812         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       9.812 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531      11.343         ntclkbufg_2      
 CLMA_50_240/CLK                                                           r       hdmi_out_inst/buff1[74]/opit_0/CLK
 clock pessimism                                         0.306      11.649                          
 clock uncertainty                                      -0.150      11.499                          

 Setup time                                             -0.729      10.770                          

 Data required time                                                 10.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.770                          
 Data arrival time                                                   8.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.184                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff1[75]/opit_0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_2      
 CLMA_62_228/CLK                                                           r       hdmi_out_inst/pix_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_62_228/Q2                    tco                   0.290       5.245 r       hdmi_out_inst/pix_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.283       5.528         hdmi_out_inst/pix_cnt [2]
 CLMA_62_232/Y0                    td                    0.487       6.015 r       hdmi_out_inst/N250_5/gateop_perm/Z
                                   net (fanout=1)        0.397       6.412         hdmi_out_inst/N250
 CLMA_58_233/Y2                    td                    0.210       6.622 r       hdmi_out_inst/N353_3/gateop_perm/Z
                                   net (fanout=112)      0.676       7.298         hdmi_out_inst/N353
 CLMS_50_213/CECO                  td                    0.184       7.482 r       hdmi_out_inst/buff1[134]/opit_0/CEOUT
                                   net (fanout=6)        0.000       7.482         ntR1086          
 CLMS_50_217/CECO                  td                    0.184       7.666 r       hdmi_out_inst/buff1[60]/opit_0/CEOUT
                                   net (fanout=6)        0.000       7.666         ntR1085          
 CLMS_50_221/CECO                  td                    0.184       7.850 r       hdmi_out_inst/buff1[57]/opit_0/CEOUT
                                   net (fanout=6)        0.000       7.850         ntR1084          
 CLMS_50_225/CECO                  td                    0.184       8.034 r       hdmi_out_inst/buff1[51]/opit_0/CEOUT
                                   net (fanout=6)        0.000       8.034         ntR1083          
 CLMS_50_229/CECO                  td                    0.184       8.218 r       hdmi_out_inst/buff1[110]/opit_0/CEOUT
                                   net (fanout=1)        0.000       8.218         ntR1082          
 CLMS_50_233/CECO                  td                    0.184       8.402 r       hdmi_out_inst/buff1[82]/opit_0/CEOUT
                                   net (fanout=6)        0.000       8.402         ntR1081          
 CLMS_50_237/CECO                  td                    0.184       8.586 r       hdmi_out_inst/buff1[125]/opit_0/CEOUT
                                   net (fanout=6)        0.000       8.586         ntR1080          
 CLMS_50_241/CECI                                                          r       hdmi_out_inst/buff1[75]/opit_0/CE

 Data arrival time                                                   8.586         Logic Levels: 9  
                                                                                   Logic: 2.275ns(62.655%), Route: 1.356ns(37.345%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.851 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.851         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       8.657         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096       8.753 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       9.812         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       9.812 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531      11.343         ntclkbufg_2      
 CLMS_50_241/CLK                                                           r       hdmi_out_inst/buff1[75]/opit_0/CLK
 clock pessimism                                         0.306      11.649                          
 clock uncertainty                                      -0.150      11.499                          

 Setup time                                             -0.729      10.770                          

 Data required time                                                 10.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.770                          
 Data arrival time                                                   8.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.184                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/pix_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.082 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531       4.613         ntclkbufg_2      
 CLMA_62_228/CLK                                                           r       hdmi_out_inst/pix_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_62_228/Q0                    tco                   0.222       4.835 f       hdmi_out_inst/pix_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=79)       0.109       4.944         hdmi_out_inst/pix_cnt [0]
 CLMA_62_228/B4                                                            f       hdmi_out_inst/pix_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.944         Logic Levels: 0  
                                                                                   Logic: 0.222ns(67.069%), Route: 0.109ns(32.931%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_2      
 CLMA_62_228/CLK                                                           r       hdmi_out_inst/pix_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.035       4.578                          

 Data required time                                                  4.578                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.578                          
 Data arrival time                                                   4.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.366                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/ADDRB[5]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.082 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531       4.613         ntclkbufg_2      
 CLMA_78_216/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_78_216/Q0                    tco                   0.226       4.839 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.336       5.175         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/rd_addr [0]
 DRM_82_212/ADB0[5]                                                        r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/ADDRB[5]

 Data arrival time                                                   5.175         Logic Levels: 0  
                                                                                   Logic: 0.226ns(40.214%), Route: 0.336ns(59.786%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_2      
 DRM_82_212/CLKB[0]                                                        r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Hold time                                               0.140       4.789                          

 Data required time                                                  4.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.789                          
 Data arrival time                                                   5.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.386                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/ADDRB[5]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.082 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531       4.613         ntclkbufg_2      
 CLMA_78_216/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_78_216/Q0                    tco                   0.226       4.839 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.337       5.176         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/rd_addr [0]
 DRM_82_212/ADB1[5]                                                        r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/ADDRB[5]

 Data arrival time                                                   5.176         Logic Levels: 0  
                                                                                   Logic: 0.226ns(40.142%), Route: 0.337ns(59.858%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_2      
 DRM_82_212/CLKB[1]                                                        r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Hold time                                               0.140       4.789                          

 Data required time                                                  4.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.789                          
 Data arrival time                                                   5.176                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.387                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[7]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/v_count[8]/opit_0_A2Q21/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   58801.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   58801.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   58802.191         _N19             
 PLL_158_55/CLK_OUT0               td                    0.107   58802.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078   58803.376         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000   58803.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.585   58804.961         ntclkbufg_3      
 CLMS_78_209/CLK                                                           r       init_rst_inst/cnt_rst/cnt[7]/opit_0_inv_A2Q21/CLK

 CLMS_78_209/Q3                    tco                   0.286   58805.247 f       init_rst_inst/cnt_rst/cnt[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.596   58805.843         init_rst_inst/rst_value [7]
 CLMA_62_216/Y2                    td                    0.487   58806.330 r       init_rst_inst/N4_30/gateop_perm/Z
                                   net (fanout=2)        0.547   58806.877         _N62670          
 CLMS_62_221/Y1                    td                    0.212   58807.089 r       init_rst_inst/N4_46/gateop/Z
                                   net (fanout=55)       0.133   58807.222         rstn             
 CLMS_62_221/Y0                    td                    0.490   58807.712 f       hdmi_out_inst/hv_cnt_inst/N0/gateop_perm/Z
                                   net (fanout=11)       0.558   58808.270         hdmi_out_inst/hv_cnt_inst/N0
 CLMA_66_204/RS                                                            f       hdmi_out_inst/hv_cnt_inst/v_count[8]/opit_0_A2Q21/RS

 Data arrival time                                               58808.270         Logic Levels: 3  
                                                                                   Logic: 1.475ns(44.575%), Route: 1.834ns(55.425%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   58801.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   58801.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   58801.937         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096   58802.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   58803.092         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000   58803.092 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531   58804.623         ntclkbufg_2      
 CLMA_66_204/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/v_count[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.264   58804.887                          
 clock uncertainty                                      -0.150   58804.737                          

 Setup time                                             -0.394   58804.343                          

 Data required time                                              58804.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58804.343                          
 Data arrival time                                               58808.270                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.927                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[7]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   58801.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   58801.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   58802.191         _N19             
 PLL_158_55/CLK_OUT0               td                    0.107   58802.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078   58803.376         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000   58803.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.585   58804.961         ntclkbufg_3      
 CLMS_78_209/CLK                                                           r       init_rst_inst/cnt_rst/cnt[7]/opit_0_inv_A2Q21/CLK

 CLMS_78_209/Q3                    tco                   0.286   58805.247 f       init_rst_inst/cnt_rst/cnt[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.596   58805.843         init_rst_inst/rst_value [7]
 CLMA_62_216/Y2                    td                    0.487   58806.330 r       init_rst_inst/N4_30/gateop_perm/Z
                                   net (fanout=2)        0.547   58806.877         _N62670          
 CLMS_62_221/Y1                    td                    0.212   58807.089 r       init_rst_inst/N4_46/gateop/Z
                                   net (fanout=55)       0.133   58807.222         rstn             
 CLMS_62_221/Y0                    td                    0.490   58807.712 f       hdmi_out_inst/hv_cnt_inst/N0/gateop_perm/Z
                                   net (fanout=11)       0.558   58808.270         hdmi_out_inst/hv_cnt_inst/N0
 CLMA_66_208/RS                                                            f       hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/RS

 Data arrival time                                               58808.270         Logic Levels: 3  
                                                                                   Logic: 1.475ns(44.575%), Route: 1.834ns(55.425%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   58801.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   58801.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   58801.937         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096   58802.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   58803.092         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000   58803.092 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531   58804.623         ntclkbufg_2      
 CLMA_66_208/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/CLK
 clock pessimism                                         0.264   58804.887                          
 clock uncertainty                                      -0.150   58804.737                          

 Setup time                                             -0.394   58804.343                          

 Data required time                                              58804.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58804.343                          
 Data arrival time                                               58808.270                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.927                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[7]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/v_count[1]/opit_0_A2Q0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   58801.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   58801.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   58802.191         _N19             
 PLL_158_55/CLK_OUT0               td                    0.107   58802.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078   58803.376         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000   58803.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.585   58804.961         ntclkbufg_3      
 CLMS_78_209/CLK                                                           r       init_rst_inst/cnt_rst/cnt[7]/opit_0_inv_A2Q21/CLK

 CLMS_78_209/Q3                    tco                   0.286   58805.247 f       init_rst_inst/cnt_rst/cnt[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.596   58805.843         init_rst_inst/rst_value [7]
 CLMA_62_216/Y2                    td                    0.487   58806.330 r       init_rst_inst/N4_30/gateop_perm/Z
                                   net (fanout=2)        0.547   58806.877         _N62670          
 CLMS_62_221/Y1                    td                    0.212   58807.089 r       init_rst_inst/N4_46/gateop/Z
                                   net (fanout=55)       0.133   58807.222         rstn             
 CLMS_62_221/Y0                    td                    0.490   58807.712 f       hdmi_out_inst/hv_cnt_inst/N0/gateop_perm/Z
                                   net (fanout=11)       0.556   58808.268         hdmi_out_inst/hv_cnt_inst/N0
 CLMA_66_200/RS                                                            f       hdmi_out_inst/hv_cnt_inst/v_count[1]/opit_0_A2Q0/RS

 Data arrival time                                               58808.268         Logic Levels: 3  
                                                                                   Logic: 1.475ns(44.602%), Route: 1.832ns(55.398%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   58801.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   58801.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   58801.937         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096   58802.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   58803.092         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000   58803.092 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531   58804.623         ntclkbufg_2      
 CLMA_66_200/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/v_count[1]/opit_0_A2Q0/CLK
 clock pessimism                                         0.264   58804.887                          
 clock uncertainty                                      -0.150   58804.737                          

 Setup time                                             -0.394   58804.343                          

 Data required time                                              58804.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58804.343                          
 Data arrival time                                               58808.268                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.925                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[10]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N19             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.531       4.617         ntclkbufg_3      
 CLMA_90_204/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_90_204/Q3                    tco                   0.221       4.838 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.096       4.934         _72xx_init_done  
 CLMA_90_205/C1                                                            f       hdmi_out_inst/hv_cnt_inst/h_count[10]/opit_0_L5Q_perm/L1

 Data arrival time                                                   4.934         Logic Levels: 0  
                                                                                   Logic: 0.221ns(69.716%), Route: 0.096ns(30.284%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_2      
 CLMA_90_205/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/h_count[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Hold time                                              -0.121       4.720                          

 Data required time                                                  4.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.720                          
 Data arrival time                                                   4.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.214                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[1]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N19             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.531       4.617         ntclkbufg_3      
 CLMA_90_204/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_90_204/Q3                    tco                   0.221       4.838 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.230       5.068         _72xx_init_done  
 CLMA_90_201/C3                                                            f       hdmi_out_inst/hv_cnt_inst/h_count[1]/opit_0_L5Q_perm/L3

 Data arrival time                                                   5.068         Logic Levels: 0  
                                                                                   Logic: 0.221ns(49.002%), Route: 0.230ns(50.998%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_2      
 CLMA_90_201/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/h_count[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Hold time                                              -0.237       4.604                          

 Data required time                                                  4.604                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.604                          
 Data arrival time                                                   5.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.464                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[9]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N19             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.531       4.617         ntclkbufg_3      
 CLMA_90_204/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_90_204/Q3                    tco                   0.221       4.838 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.393       5.231         _72xx_init_done  
 CLMA_78_204/A0                                                            f       hdmi_out_inst/hv_cnt_inst/h_count[9]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.231         Logic Levels: 0  
                                                                                   Logic: 0.221ns(35.993%), Route: 0.393ns(64.007%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_2      
 CLMA_78_204/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/h_count[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Hold time                                              -0.094       4.747                          

 Data required time                                                  4.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.747                          
 Data arrival time                                                   5.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.484                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/vs_out/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4963.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    4963.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000    4969.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585    4970.954         ntclkbufg_0      
 CLMA_70_152/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_70_152/Q0                    tco                   0.287    4971.241 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=24)       1.066    4972.307         ddr_init_done    
 CLMS_62_221/Y2                    td                    0.286    4972.593 r       hdmi_out_inst/N75/gateop_perm/Z
                                   net (fanout=1)        0.265    4972.858         hdmi_out_inst/N75
 CLMA_58_221/Y0                    td                    0.210    4973.068 r       hdmi_out_inst/hv_cnt_inst/N108/gateop_perm/Z
                                   net (fanout=1)        0.243    4973.311         hdmi_out_inst/hv_cnt_inst/N108
 CLMA_58_221/RS                                                            r       hdmi_out_inst/hv_cnt_inst/vs_out/opit_0/RS

 Data arrival time                                                4973.311         Logic Levels: 2  
                                                                                   Logic: 0.783ns(33.220%), Route: 1.574ns(66.780%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    4961.937         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096    4962.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000    4963.092 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    4964.623         ntclkbufg_2      
 CLMA_58_221/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/vs_out/opit_0/CLK
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Setup time                                             -0.376    4964.343                          

 Data required time                                               4964.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.343                          
 Data arrival time                                                4973.311                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.968                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/v_count[8]/opit_0_A2Q21/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4963.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    4963.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000    4969.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585    4970.954         ntclkbufg_0      
 CLMA_70_152/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_70_152/Q0                    tco                   0.287    4971.241 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=24)       1.173    4972.414         ddr_init_done    
 CLMS_62_221/Y0                    td                    0.210    4972.624 r       hdmi_out_inst/hv_cnt_inst/N0/gateop_perm/Z
                                   net (fanout=11)       0.572    4973.196         hdmi_out_inst/hv_cnt_inst/N0
 CLMA_66_204/RS                                                            r       hdmi_out_inst/hv_cnt_inst/v_count[8]/opit_0_A2Q21/RS

 Data arrival time                                                4973.196         Logic Levels: 1  
                                                                                   Logic: 0.497ns(22.168%), Route: 1.745ns(77.832%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    4961.937         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096    4962.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000    4963.092 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    4964.623         ntclkbufg_2      
 CLMA_66_204/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/v_count[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Setup time                                             -0.376    4964.343                          

 Data required time                                               4964.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.343                          
 Data arrival time                                                4973.196                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.853                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4963.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    4963.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000    4969.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585    4970.954         ntclkbufg_0      
 CLMA_70_152/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_70_152/Q0                    tco                   0.287    4971.241 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=24)       1.173    4972.414         ddr_init_done    
 CLMS_62_221/Y0                    td                    0.210    4972.624 r       hdmi_out_inst/hv_cnt_inst/N0/gateop_perm/Z
                                   net (fanout=11)       0.572    4973.196         hdmi_out_inst/hv_cnt_inst/N0
 CLMA_66_208/RS                                                            r       hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/RS

 Data arrival time                                                4973.196         Logic Levels: 1  
                                                                                   Logic: 0.497ns(22.168%), Route: 1.745ns(77.832%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    4961.937         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096    4962.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000    4963.092 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    4964.623         ntclkbufg_2      
 CLMA_66_208/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/CLK
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Setup time                                             -0.376    4964.343                          

 Data required time                                               4964.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.343                          
 Data arrival time                                                4973.196                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.853                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531      10.386         ntclkbufg_0      
 CLMS_78_233/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMS_78_233/Q1                    tco                   0.229      10.615 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.226      10.841         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [3]
 CLMS_78_229/M0                                                            r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                  10.841         Logic Levels: 0  
                                                                                   Logic: 0.229ns(50.330%), Route: 0.226ns(49.670%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_2      
 CLMS_78_229/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Hold time                                              -0.014       4.845                          

 Data required time                                                  4.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.845                          
 Data arrival time                                                  10.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.996                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531      10.386         ntclkbufg_0      
 CLMS_74_217/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMS_74_217/Q1                    tco                   0.224      10.610 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.302      10.912         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [1]
 CLMA_74_216/M0                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                  10.912         Logic Levels: 0  
                                                                                   Logic: 0.224ns(42.586%), Route: 0.302ns(57.414%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_2      
 CLMA_74_216/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Hold time                                              -0.024       4.835                          

 Data required time                                                  4.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.835                          
 Data arrival time                                                  10.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.077                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531      10.386         ntclkbufg_0      
 CLMS_74_221/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMS_74_221/Q3                    tco                   0.221      10.607 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.439      11.046         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [2]
 CLMS_78_229/CD                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                  11.046         Logic Levels: 0  
                                                                                   Logic: 0.221ns(33.485%), Route: 0.439ns(66.515%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_2      
 CLMS_78_229/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Hold time                                               0.053       4.912                          

 Data required time                                                  4.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.912                          
 Data arrival time                                                  11.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.134                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N20             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=770)      1.585       5.523         ntclkbufg_1      
 CLMS_78_149/CLK                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_78_149/Q1                    tco                   0.291       5.814 r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=12)       0.835       6.649         hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/wr_addr [1]
                                   td                    0.474       7.123 f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.123         hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/_N4178
 CLMS_78_149/Y3                    td                    0.501       7.624 r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.564       8.188         hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/N2 [3]
 CLMS_78_145/Y3                    td                    0.315       8.503 f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/N3[3]_1/gateop_perm/Z
                                   net (fanout=1)        0.551       9.054         hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/_N64894
                                   td                    0.477       9.531 f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/N107.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.531         hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/N107.co [2]
 CLMA_78_148/Y2                    td                    0.271       9.802 r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/N107.eq_2/gateop_perm/Y
                                   net (fanout=1)        0.754      10.556         hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/N107
 CLMA_90_161/B4                                                            r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.556         Logic Levels: 3  
                                                                                   Logic: 2.329ns(46.275%), Route: 2.704ns(53.725%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                    1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N20             
 USCM_84_108/CLK_USCM              td                    0.000    1003.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=770)      1.531    1005.190         ntclkbufg_1      
 CLMA_90_161/CLK                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.297    1005.487                          
 clock uncertainty                                      -0.050    1005.437                          

 Setup time                                             -0.120    1005.317                          

 Data required time                                               1005.317                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.317                          
 Data arrival time                                                  10.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.761                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in_inst/a[8]/opit_0_A2Q21/CLK
Endpoint    : hdmi_in_inst/a[22]/opit_0_A2Q21/RS
Path Group  : top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N20             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=770)      1.585       5.523         ntclkbufg_1      
 CLMS_94_217/CLK                                                           r       hdmi_in_inst/a[8]/opit_0_A2Q21/CLK

 CLMS_94_217/Q3                    tco                   0.288       5.811 r       hdmi_in_inst/a[8]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.397       6.208         hdmi_in_inst/a [8]
 CLMA_90_217/Y0                    td                    0.478       6.686 r       hdmi_in_inst/N331_8/gateop_perm/Z
                                   net (fanout=1)        0.397       7.083         hdmi_in_inst/_N64841
 CLMA_94_212/Y0                    td                    0.210       7.293 r       hdmi_in_inst/N331_21/gateop_perm/Z
                                   net (fanout=1)        0.451       7.744         hdmi_in_inst/_N64854
 CLMA_94_224/Y1                    td                    0.212       7.956 r       hdmi_in_inst/N331_24/gateop_perm/Z
                                   net (fanout=2)        0.265       8.221         hdmi_in_inst/N331
 CLMA_94_228/Y0                    td                    0.341       8.562 f       hdmi_in_inst/N467/gateop_perm/Z
                                   net (fanout=3)        0.397       8.959         hdmi_in_inst/N467
 CLMS_94_213/RSCO                  td                    0.147       9.106 f       hdmi_in_inst/a[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.106         ntR929           
 CLMS_94_217/RSCO                  td                    0.147       9.253 f       hdmi_in_inst/a[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.253         ntR928           
 CLMS_94_221/RSCO                  td                    0.147       9.400 f       hdmi_in_inst/a[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.400         ntR927           
 CLMS_94_225/RSCO                  td                    0.147       9.547 f       hdmi_in_inst/a[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.547         ntR926           
 CLMS_94_229/RSCO                  td                    0.147       9.694 f       hdmi_in_inst/a[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.694         ntR925           
 CLMS_94_233/RSCI                                                          f       hdmi_in_inst/a[22]/opit_0_A2Q21/RS

 Data arrival time                                                   9.694         Logic Levels: 9  
                                                                                   Logic: 2.264ns(54.280%), Route: 1.907ns(45.720%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                    1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N20             
 USCM_84_108/CLK_USCM              td                    0.000    1003.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=770)      1.531    1005.190         ntclkbufg_1      
 CLMS_94_233/CLK                                                           r       hdmi_in_inst/a[22]/opit_0_A2Q21/CLK
 clock pessimism                                         0.304    1005.494                          
 clock uncertainty                                      -0.050    1005.444                          

 Setup time                                             -0.394    1005.050                          

 Data required time                                               1005.050                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.050                          
 Data arrival time                                                   9.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.356                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in_inst/a[8]/opit_0_A2Q21/CLK
Endpoint    : hdmi_in_inst/a[23]/opit_0_AQ/RS
Path Group  : top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N20             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=770)      1.585       5.523         ntclkbufg_1      
 CLMS_94_217/CLK                                                           r       hdmi_in_inst/a[8]/opit_0_A2Q21/CLK

 CLMS_94_217/Q3                    tco                   0.288       5.811 r       hdmi_in_inst/a[8]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.397       6.208         hdmi_in_inst/a [8]
 CLMA_90_217/Y0                    td                    0.478       6.686 r       hdmi_in_inst/N331_8/gateop_perm/Z
                                   net (fanout=1)        0.397       7.083         hdmi_in_inst/_N64841
 CLMA_94_212/Y0                    td                    0.210       7.293 r       hdmi_in_inst/N331_21/gateop_perm/Z
                                   net (fanout=1)        0.451       7.744         hdmi_in_inst/_N64854
 CLMA_94_224/Y1                    td                    0.212       7.956 r       hdmi_in_inst/N331_24/gateop_perm/Z
                                   net (fanout=2)        0.265       8.221         hdmi_in_inst/N331
 CLMA_94_228/Y0                    td                    0.341       8.562 f       hdmi_in_inst/N467/gateop_perm/Z
                                   net (fanout=3)        0.397       8.959         hdmi_in_inst/N467
 CLMS_94_213/RSCO                  td                    0.147       9.106 f       hdmi_in_inst/a[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.106         ntR929           
 CLMS_94_217/RSCO                  td                    0.147       9.253 f       hdmi_in_inst/a[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.253         ntR928           
 CLMS_94_221/RSCO                  td                    0.147       9.400 f       hdmi_in_inst/a[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.400         ntR927           
 CLMS_94_225/RSCO                  td                    0.147       9.547 f       hdmi_in_inst/a[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.547         ntR926           
 CLMS_94_229/RSCO                  td                    0.147       9.694 f       hdmi_in_inst/a[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.694         ntR925           
 CLMS_94_233/RSCI                                                          f       hdmi_in_inst/a[23]/opit_0_AQ/RS

 Data arrival time                                                   9.694         Logic Levels: 9  
                                                                                   Logic: 2.264ns(54.280%), Route: 1.907ns(45.720%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                    1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N20             
 USCM_84_108/CLK_USCM              td                    0.000    1003.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=770)      1.531    1005.190         ntclkbufg_1      
 CLMS_94_233/CLK                                                           r       hdmi_in_inst/a[23]/opit_0_AQ/CLK
 clock pessimism                                         0.304    1005.494                          
 clock uncertainty                                      -0.050    1005.444                          

 Setup time                                             -0.394    1005.050                          

 Data required time                                               1005.050                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.050                          
 Data arrival time                                                   9.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.356                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in_inst/fifo_wdata[47]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/DIA[16]
Path Group  : top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N20             
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=770)      1.531       5.190         ntclkbufg_1      
 CLMA_58_185/CLK                                                           r       hdmi_in_inst/fifo_wdata[47]/opit_0_L5Q_perm/CLK

 CLMA_58_185/Q3                    tco                   0.221       5.411 f       hdmi_in_inst/fifo_wdata[47]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.232       5.643         hdmi_in_inst/fifo_wdata [47]
 DRM_54_168/DA1[16]                                                        f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/DIA[16]

 Data arrival time                                                   5.643         Logic Levels: 0  
                                                                                   Logic: 0.221ns(48.786%), Route: 0.232ns(51.214%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N20             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=770)      1.585       5.523         ntclkbufg_1      
 DRM_54_168/CLKA[1]                                                        r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Hold time                                               0.149       5.375                          

 Data required time                                                  5.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.375                          
 Data arrival time                                                   5.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in_inst/fifo_wdata[40]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/DIA[9]
Path Group  : top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N20             
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=770)      1.531       5.190         ntclkbufg_1      
 CLMA_58_185/CLK                                                           r       hdmi_in_inst/fifo_wdata[40]/opit_0_L5Q_perm/CLK

 CLMA_58_185/Q1                    tco                   0.224       5.414 f       hdmi_in_inst/fifo_wdata[40]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.234       5.648         hdmi_in_inst/fifo_wdata [40]
 DRM_54_168/DA1[9]                                                         f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/DIA[9]

 Data arrival time                                                   5.648         Logic Levels: 0  
                                                                                   Logic: 0.224ns(48.908%), Route: 0.234ns(51.092%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N20             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=770)      1.585       5.523         ntclkbufg_1      
 DRM_54_168/CLKA[1]                                                        r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Hold time                                               0.149       5.375                          

 Data required time                                                  5.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.375                          
 Data arrival time                                                   5.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.273                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in_inst/fifo_wdata[176]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/DIB[0]
Path Group  : top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N20             
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=770)      1.531       5.190         ntclkbufg_1      
 CLMA_50_140/CLK                                                           r       hdmi_in_inst/fifo_wdata[176]/opit_0_L5Q_perm/CLK

 CLMA_50_140/Q1                    tco                   0.224       5.414 f       hdmi_in_inst/fifo_wdata[176]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.215       5.629         hdmi_in_inst/fifo_wdata [176]
 DRM_54_128/DB1[0]                                                         f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/DIB[0]

 Data arrival time                                                   5.629         Logic Levels: 0  
                                                                                   Logic: 0.224ns(51.025%), Route: 0.215ns(48.975%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N20             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=770)      1.585       5.523         ntclkbufg_1      
 DRM_54_128/CLKA[1]                                                        r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Hold time                                               0.124       5.350                          

 Data required time                                                  5.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.350                          
 Data arrival time                                                   5.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.279                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_46_193/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_46_193/Q1                    tco                   0.289       5.716 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=605)      1.424       7.140         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMA_74_240/RS                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.140         Logic Levels: 0  
                                                                                   Logic: 0.289ns(16.871%), Route: 1.424ns(83.129%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_74_240/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                          -0.617      24.724                          

 Data required time                                                 24.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.724                          
 Data arrival time                                                   7.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.584                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_46_193/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_46_193/Q1                    tco                   0.289       5.716 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=605)      1.321       7.037         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMA_62_248/RS                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   7.037         Logic Levels: 0  
                                                                                   Logic: 0.289ns(17.950%), Route: 1.321ns(82.050%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_62_248/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                          -0.617      24.724                          

 Data required time                                                 24.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.724                          
 Data arrival time                                                   7.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.687                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_46_193/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_46_193/Q1                    tco                   0.289       5.716 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=605)      1.321       7.037         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMA_62_248/RS                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   7.037         Logic Levels: 0  
                                                                                   Logic: 0.289ns(17.950%), Route: 1.321ns(82.050%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      23.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_62_248/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                          -0.617      24.724                          

 Data required time                                                 24.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.724                          
 Data arrival time                                                   7.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.687                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_74_209/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_74_209/Q0                    tco                   0.222       5.317 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.306       5.623         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/logic_rstn
 CLMA_70_208/RS                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RS

 Data arrival time                                                   5.623         Logic Levels: 0  
                                                                                   Logic: 0.222ns(42.045%), Route: 0.306ns(57.955%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_70_208/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                           -0.220       4.911                          

 Data required time                                                  4.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.911                          
 Data arrival time                                                   5.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.712                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_74_209/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_74_209/Q0                    tco                   0.222       5.317 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.306       5.623         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/logic_rstn
 CLMA_70_208/RS                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   5.623         Logic Levels: 0  
                                                                                   Logic: 0.222ns(42.045%), Route: 0.306ns(57.955%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_70_208/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                           -0.220       4.911                          

 Data required time                                                  4.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.911                          
 Data arrival time                                                   5.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.712                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_74_209/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_74_209/Q0                    tco                   0.222       5.317 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.306       5.623         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/logic_rstn
 CLMA_70_208/RS                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   5.623         Logic Levels: 0  
                                                                                   Logic: 0.222ns(42.045%), Route: 0.306ns(57.955%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_70_208/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                           -0.220       4.911                          

 Data required time                                                  4.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.911                          
 Data arrival time                                                   5.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.712                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585      10.954         ntclkbufg_0      
 CLMS_70_225/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_70_225/Q1                    tco                   0.291      11.245 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=791)      2.347      13.592         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_100/RSCO                  td                    0.147      13.739 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.739         ntR878           
 CLMA_10_104/RSCO                  td                    0.147      13.886 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.886         ntR877           
 CLMA_10_108/RSCO                  td                    0.147      14.033 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      14.033         ntR876           
 CLMA_10_112/RSCO                  td                    0.147      14.180 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000      14.180         ntR875           
 CLMA_10_116/RSCO                  td                    0.147      14.327 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.327         ntR874           
 CLMA_10_120/RSCO                  td                    0.147      14.474 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.474         ntR873           
 CLMA_10_124/RSCO                  td                    0.147      14.621 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.621         ntR872           
 CLMA_10_128/RSCO                  td                    0.147      14.768 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000      14.768         ntR871           
 CLMA_10_132/RSCO                  td                    0.147      14.915 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.915         ntR870           
 CLMA_10_136/RSCO                  td                    0.147      15.062 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.062         ntR869           
 CLMA_10_140/RSCO                  td                    0.147      15.209 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.209         ntR868           
 CLMA_10_144/RSCO                  td                    0.147      15.356 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      15.356         ntR867           
 CLMA_10_148/RSCO                  td                    0.147      15.503 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000      15.503         ntR866           
 CLMA_10_152/RSCO                  td                    0.147      15.650 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.650         ntR865           
 CLMA_10_156/RSCO                  td                    0.147      15.797 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      15.797         ntR864           
 CLMA_10_160/RSCO                  td                    0.147      15.944 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      15.944         ntR863           
 CLMA_10_164/RSCO                  td                    0.147      16.091 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.091         ntR862           
 CLMA_10_168/RSCO                  td                    0.147      16.238 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      16.238         ntR861           
 CLMA_10_172/RSCO                  td                    0.147      16.385 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      16.385         ntR860           
 CLMA_10_176/RSCO                  td                    0.147      16.532 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      16.532         ntR859           
 CLMA_10_180/RSCO                  td                    0.147      16.679 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.679         ntR858           
 CLMA_10_184/RSCO                  td                    0.147      16.826 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      16.826         ntR857           
 CLMA_10_192/RSCO                  td                    0.147      16.973 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[43]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      16.973         ntR856           
 CLMA_10_196/RSCO                  td                    0.147      17.120 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      17.120         ntR855           
 CLMA_10_200/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  17.120         Logic Levels: 24 
                                                                                   Logic: 3.819ns(61.936%), Route: 2.347ns(38.064%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531      20.386         ntclkbufg_0      
 CLMA_10_200/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  17.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.448                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[3]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585      10.954         ntclkbufg_0      
 CLMS_70_225/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_70_225/Q1                    tco                   0.291      11.245 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=791)      2.347      13.592         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_100/RSCO                  td                    0.147      13.739 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.739         ntR878           
 CLMA_10_104/RSCO                  td                    0.147      13.886 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.886         ntR877           
 CLMA_10_108/RSCO                  td                    0.147      14.033 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      14.033         ntR876           
 CLMA_10_112/RSCO                  td                    0.147      14.180 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000      14.180         ntR875           
 CLMA_10_116/RSCO                  td                    0.147      14.327 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.327         ntR874           
 CLMA_10_120/RSCO                  td                    0.147      14.474 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.474         ntR873           
 CLMA_10_124/RSCO                  td                    0.147      14.621 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.621         ntR872           
 CLMA_10_128/RSCO                  td                    0.147      14.768 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000      14.768         ntR871           
 CLMA_10_132/RSCO                  td                    0.147      14.915 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.915         ntR870           
 CLMA_10_136/RSCO                  td                    0.147      15.062 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.062         ntR869           
 CLMA_10_140/RSCO                  td                    0.147      15.209 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.209         ntR868           
 CLMA_10_144/RSCO                  td                    0.147      15.356 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      15.356         ntR867           
 CLMA_10_148/RSCO                  td                    0.147      15.503 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000      15.503         ntR866           
 CLMA_10_152/RSCO                  td                    0.147      15.650 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.650         ntR865           
 CLMA_10_156/RSCO                  td                    0.147      15.797 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      15.797         ntR864           
 CLMA_10_160/RSCO                  td                    0.147      15.944 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      15.944         ntR863           
 CLMA_10_164/RSCO                  td                    0.147      16.091 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.091         ntR862           
 CLMA_10_168/RSCO                  td                    0.147      16.238 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      16.238         ntR861           
 CLMA_10_172/RSCO                  td                    0.147      16.385 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      16.385         ntR860           
 CLMA_10_176/RSCO                  td                    0.147      16.532 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      16.532         ntR859           
 CLMA_10_180/RSCO                  td                    0.147      16.679 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.679         ntR858           
 CLMA_10_184/RSCO                  td                    0.147      16.826 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      16.826         ntR857           
 CLMA_10_192/RSCO                  td                    0.147      16.973 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[43]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      16.973         ntR856           
 CLMA_10_196/RSCO                  td                    0.147      17.120 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      17.120         ntR855           
 CLMA_10_200/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  17.120         Logic Levels: 24 
                                                                                   Logic: 3.819ns(61.936%), Route: 2.347ns(38.064%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531      20.386         ntclkbufg_0      
 CLMA_10_200/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  17.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.448                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[4]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585      10.954         ntclkbufg_0      
 CLMS_70_225/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_70_225/Q1                    tco                   0.291      11.245 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=791)      2.347      13.592         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_100/RSCO                  td                    0.147      13.739 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.739         ntR878           
 CLMA_10_104/RSCO                  td                    0.147      13.886 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.886         ntR877           
 CLMA_10_108/RSCO                  td                    0.147      14.033 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      14.033         ntR876           
 CLMA_10_112/RSCO                  td                    0.147      14.180 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000      14.180         ntR875           
 CLMA_10_116/RSCO                  td                    0.147      14.327 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.327         ntR874           
 CLMA_10_120/RSCO                  td                    0.147      14.474 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.474         ntR873           
 CLMA_10_124/RSCO                  td                    0.147      14.621 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.621         ntR872           
 CLMA_10_128/RSCO                  td                    0.147      14.768 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000      14.768         ntR871           
 CLMA_10_132/RSCO                  td                    0.147      14.915 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.915         ntR870           
 CLMA_10_136/RSCO                  td                    0.147      15.062 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.062         ntR869           
 CLMA_10_140/RSCO                  td                    0.147      15.209 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.209         ntR868           
 CLMA_10_144/RSCO                  td                    0.147      15.356 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      15.356         ntR867           
 CLMA_10_148/RSCO                  td                    0.147      15.503 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000      15.503         ntR866           
 CLMA_10_152/RSCO                  td                    0.147      15.650 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      15.650         ntR865           
 CLMA_10_156/RSCO                  td                    0.147      15.797 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      15.797         ntR864           
 CLMA_10_160/RSCO                  td                    0.147      15.944 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      15.944         ntR863           
 CLMA_10_164/RSCO                  td                    0.147      16.091 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.091         ntR862           
 CLMA_10_168/RSCO                  td                    0.147      16.238 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      16.238         ntR861           
 CLMA_10_172/RSCO                  td                    0.147      16.385 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      16.385         ntR860           
 CLMA_10_176/RSCO                  td                    0.147      16.532 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      16.532         ntR859           
 CLMA_10_180/RSCO                  td                    0.147      16.679 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.679         ntR858           
 CLMA_10_184/RSCO                  td                    0.147      16.826 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      16.826         ntR857           
 CLMA_10_192/RSCO                  td                    0.147      16.973 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[43]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      16.973         ntR856           
 CLMA_10_196/RSCO                  td                    0.147      17.120 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      17.120         ntR855           
 CLMA_10_200/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  17.120         Logic Levels: 24 
                                                                                   Logic: 3.819ns(61.936%), Route: 2.347ns(38.064%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531      20.386         ntclkbufg_0      
 CLMA_10_200/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  17.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.448                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531      10.386         ntclkbufg_0      
 CLMA_22_144/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_22_144/Q0                    tco                   0.222      10.608 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.514      11.122         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_152/RST_TRAINING_N                                                 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                  11.122         Logic Levels: 0  
                                                                                   Logic: 0.222ns(30.163%), Route: 0.514ns(69.837%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585      10.954         ntclkbufg_0      
 DQSL_6_152/CLK_REGIONAL                                                   r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                           -0.009      10.613                          

 Data required time                                                 10.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.613                          
 Data arrival time                                                  11.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata[85]/opit_0_inv/RS
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531      10.386         ntclkbufg_0      
 CLMS_70_225/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_70_225/Q1                    tco                   0.229      10.615 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=791)      0.464      11.079         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_74_204/RS                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata[85]/opit_0_inv/RS

 Data arrival time                                                  11.079         Logic Levels: 0  
                                                                                   Logic: 0.229ns(33.045%), Route: 0.464ns(66.955%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585      10.954         ntclkbufg_0      
 CLMA_74_204/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata[85]/opit_0_inv/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                           -0.226      10.396                          

 Data required time                                                 10.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.396                          
 Data arrival time                                                  11.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.683                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata[105]/opit_0_inv/RS
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531      10.386         ntclkbufg_0      
 CLMS_70_225/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_70_225/Q1                    tco                   0.229      10.615 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=791)      0.464      11.079         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_74_204/RS                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata[105]/opit_0_inv/RS

 Data arrival time                                                  11.079         Logic Levels: 0  
                                                                                   Logic: 0.229ns(33.045%), Route: 0.464ns(66.955%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585      10.954         ntclkbufg_0      
 CLMA_74_204/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_wrdata[105]/opit_0_inv/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                           -0.226      10.396                          

 Data required time                                                 10.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.396                          
 Data arrival time                                                  11.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.683                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.585       4.961         ntclkbufg_3      
 CLMS_78_209/CLK                                                           r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_78_209/Q0                    tco                   0.289       5.250 r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.625       5.875         init_rst_inst/rst_value [4]
 CLMA_62_220/Y3                    td                    0.468       6.343 r       init_rst_inst/N4_26/gateop_perm/Z
                                   net (fanout=2)        0.403       6.746         _N62666          
 CLMA_58_221/Y2                    td                    0.492       7.238 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/gateop_perm/Z
                                   net (fanout=1051)     2.060       9.298         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
 CLMS_74_145/RS                                                            f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.298         Logic Levels: 2  
                                                                                   Logic: 1.249ns(28.799%), Route: 3.088ns(71.201%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531      20.386         ntclkbufg_0      
 CLMS_74_145/CLK                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Recovery time                                          -0.617      19.665                          

 Data required time                                                 19.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.665                          
 Data arrival time                                                   9.298                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.367                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.585       4.961         ntclkbufg_3      
 CLMS_78_209/CLK                                                           r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_78_209/Q0                    tco                   0.289       5.250 r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.625       5.875         init_rst_inst/rst_value [4]
 CLMA_62_220/Y3                    td                    0.468       6.343 r       init_rst_inst/N4_26/gateop_perm/Z
                                   net (fanout=2)        0.403       6.746         _N62666          
 CLMA_58_221/Y2                    td                    0.492       7.238 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/gateop_perm/Z
                                   net (fanout=1051)     2.060       9.298         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
 CLMS_74_145/RS                                                            f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/RS

 Data arrival time                                                   9.298         Logic Levels: 2  
                                                                                   Logic: 1.249ns(28.799%), Route: 3.088ns(71.201%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531      20.386         ntclkbufg_0      
 CLMS_74_145/CLK                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Recovery time                                          -0.617      19.665                          

 Data required time                                                 19.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.665                          
 Data arrival time                                                   9.298                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.367                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.585       4.961         ntclkbufg_3      
 CLMS_78_209/CLK                                                           r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_78_209/Q0                    tco                   0.289       5.250 r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.625       5.875         init_rst_inst/rst_value [4]
 CLMA_62_220/Y3                    td                    0.468       6.343 r       init_rst_inst/N4_26/gateop_perm/Z
                                   net (fanout=2)        0.403       6.746         _N62666          
 CLMA_58_221/Y2                    td                    0.492       7.238 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/gateop_perm/Z
                                   net (fanout=1051)     2.060       9.298         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
 CLMS_74_145/RS                                                            f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS

 Data arrival time                                                   9.298         Logic Levels: 2  
                                                                                   Logic: 1.249ns(28.799%), Route: 3.088ns(71.201%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531      20.386         ntclkbufg_0      
 CLMS_74_145/CLK                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Recovery time                                          -0.617      19.665                          

 Data required time                                                 19.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.665                          
 Data arrival time                                                   9.298                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.367                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[23]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N19             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.531       4.617         ntclkbufg_3      
 CLMS_78_225/CLK                                                           r       init_rst_inst/cnt_rst/cnt[23]/opit_0_inv_A2Q21/CLK

 CLMS_78_225/Q3                    tco                   0.226       4.843 r       init_rst_inst/cnt_rst/cnt[23]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.343       5.186         init_rst_inst/rst_value [23]
 CLMS_62_225/Y2                    td                    0.162       5.348 r       init_rst_inst/N4_42/gateop_perm/Z
                                   net (fanout=2)        0.320       5.668         _N62682          
 CLMA_58_221/Y2                    td                    0.155       5.823 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/gateop_perm/Z
                                   net (fanout=1051)     0.464       6.287         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
 CLMS_70_217/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   6.287         Logic Levels: 2  
                                                                                   Logic: 0.543ns(32.515%), Route: 1.127ns(67.485%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585      10.954         ntclkbufg_0      
 CLMS_70_217/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Removal time                                           -0.220      10.838                          

 Data required time                                                 10.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.838                          
 Data arrival time                                                   6.287                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.551                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[13]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N19             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.531       4.617         ntclkbufg_3      
 CLMS_78_217/CLK                                                           r       init_rst_inst/cnt_rst/cnt[13]/opit_0_inv_A2Q21/CLK

 CLMS_78_217/Q0                    tco                   0.226       4.843 r       init_rst_inst/cnt_rst/cnt[13]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.364       5.207         init_rst_inst/rst_value [12]
 CLMA_62_220/Y1                    td                    0.194       5.401 f       init_rst_inst/N4_34/gateop_perm/Z
                                   net (fanout=2)        0.218       5.619         _N62674          
 CLMA_58_221/Y2                    td                    0.208       5.827 r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/gateop_perm/Z
                                   net (fanout=1051)     0.542       6.369         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
 CLMA_78_212/RS                                                            r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS

 Data arrival time                                                   6.369         Logic Levels: 2  
                                                                                   Logic: 0.628ns(35.845%), Route: 1.124ns(64.155%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585      10.954         ntclkbufg_0      
 CLMA_78_212/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Removal time                                           -0.226      10.832                          

 Data required time                                                 10.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.832                          
 Data arrival time                                                   6.369                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.463                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[13]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N19             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.531       4.617         ntclkbufg_3      
 CLMS_78_217/CLK                                                           r       init_rst_inst/cnt_rst/cnt[13]/opit_0_inv_A2Q21/CLK

 CLMS_78_217/Q0                    tco                   0.226       4.843 r       init_rst_inst/cnt_rst/cnt[13]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.364       5.207         init_rst_inst/rst_value [12]
 CLMA_62_220/Y1                    td                    0.194       5.401 f       init_rst_inst/N4_34/gateop_perm/Z
                                   net (fanout=2)        0.218       5.619         _N62674          
 CLMA_58_221/Y2                    td                    0.208       5.827 r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/gateop_perm/Z
                                   net (fanout=1051)     0.692       6.519         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
 CLMS_74_217/RSCO                  td                    0.105       6.624 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RSOUT
                                   net (fanout=2)        0.000       6.624         ntR507           
 CLMS_74_221/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.624         Logic Levels: 3  
                                                                                   Logic: 0.733ns(36.522%), Route: 1.274ns(63.478%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585      10.954         ntclkbufg_0      
 CLMS_74_221/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Removal time                                            0.000      11.058                          

 Data required time                                                 11.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.058                          
 Data arrival time                                                   6.624                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.434                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.585       4.961         ntclkbufg_3      
 CLMS_78_209/CLK                                                           r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_78_209/Q0                    tco                   0.289       5.250 r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.625       5.875         init_rst_inst/rst_value [4]
 CLMA_62_220/Y3                    td                    0.468       6.343 r       init_rst_inst/N4_26/gateop_perm/Z
                                   net (fanout=2)        0.403       6.746         _N62666          
 CLMA_58_221/Y2                    td                    0.492       7.238 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/gateop_perm/Z
                                   net (fanout=1051)     2.985      10.223         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
 CLMA_230_144/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                  10.223         Logic Levels: 2  
                                                                                   Logic: 1.249ns(23.736%), Route: 4.013ns(76.264%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N19             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000     103.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.531     104.617         ntclkbufg_3      
 CLMA_230_144/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.290     104.907                          
 clock uncertainty                                      -0.150     104.757                          

 Recovery time                                          -0.617     104.140                          

 Data required time                                                104.140                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.140                          
 Data arrival time                                                  10.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.917                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[13]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N19             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.531       4.617         ntclkbufg_3      
 CLMS_78_217/CLK                                                           r       init_rst_inst/cnt_rst/cnt[13]/opit_0_inv_A2Q21/CLK

 CLMS_78_217/Q0                    tco                   0.226       4.843 r       init_rst_inst/cnt_rst/cnt[13]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.364       5.207         init_rst_inst/rst_value [12]
 CLMA_62_220/Y1                    td                    0.194       5.401 f       init_rst_inst/N4_34/gateop_perm/Z
                                   net (fanout=2)        0.218       5.619         _N62674          
 CLMA_58_221/Y2                    td                    0.208       5.827 r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/gateop_perm/Z
                                   net (fanout=1051)     2.467       8.294         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
 CLMA_230_144/RS                                                           r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   8.294         Logic Levels: 2  
                                                                                   Logic: 0.628ns(17.079%), Route: 3.049ns(82.921%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.585       4.961         ntclkbufg_3      
 CLMA_230_144/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Removal time                                           -0.226       4.445                          

 Data required time                                                  4.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.445                          
 Data arrival time                                                   8.294                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.849                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4963.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    4963.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000    4969.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585    4970.954         ntclkbufg_0      
 CLMA_70_152/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_70_152/Q0                    tco                   0.287    4971.241 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=24)       1.073    4972.314         ddr_init_done    
 CLMS_62_221/Y3                    td                    0.288    4972.602 f       hdmi_out_inst/N82_inv/gateop_perm/Z
                                   net (fanout=23)       0.910    4973.512         hdmi_out_inst/N82
 CLMA_90_217/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                4973.512         Logic Levels: 1  
                                                                                   Logic: 0.575ns(22.478%), Route: 1.983ns(77.522%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    4961.937         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096    4962.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000    4963.092 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    4964.623         ntclkbufg_2      
 CLMA_90_217/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Recovery time                                          -0.617    4964.102                          

 Data required time                                               4964.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.102                          
 Data arrival time                                                4973.512                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.410                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4963.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    4963.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000    4969.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585    4970.954         ntclkbufg_0      
 CLMA_70_152/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_70_152/Q0                    tco                   0.287    4971.241 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=24)       1.073    4972.314         ddr_init_done    
 CLMS_62_221/Y3                    td                    0.288    4972.602 f       hdmi_out_inst/N82_inv/gateop_perm/Z
                                   net (fanout=23)       0.766    4973.368         hdmi_out_inst/N82
 CLMA_90_225/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                4973.368         Logic Levels: 1  
                                                                                   Logic: 0.575ns(23.819%), Route: 1.839ns(76.181%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    4961.937         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096    4962.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000    4963.092 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    4964.623         ntclkbufg_2      
 CLMA_90_225/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Recovery time                                          -0.617    4964.102                          

 Data required time                                               4964.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.102                          
 Data arrival time                                                4973.368                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.266                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4963.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    4963.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000    4969.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585    4970.954         ntclkbufg_0      
 CLMA_70_152/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_70_152/Q0                    tco                   0.287    4971.241 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=24)       1.073    4972.314         ddr_init_done    
 CLMS_62_221/Y3                    td                    0.288    4972.602 f       hdmi_out_inst/N82_inv/gateop_perm/Z
                                   net (fanout=23)       0.743    4973.345         hdmi_out_inst/N82
 CLMA_78_208/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                4973.345         Logic Levels: 1  
                                                                                   Logic: 0.575ns(24.049%), Route: 1.816ns(75.951%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    4961.937         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096    4962.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000    4963.092 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    4964.623         ntclkbufg_2      
 CLMA_78_208/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Recovery time                                          -0.617    4964.102                          

 Data required time                                               4964.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.102                          
 Data arrival time                                                4973.345                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.243                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531      10.386         ntclkbufg_0      
 CLMA_70_152/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_70_152/Q0                    tco                   0.226      10.612 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=24)       0.867      11.479         ddr_init_done    
 CLMS_62_221/Y3                    td                    0.197      11.676 r       hdmi_out_inst/N82_inv/gateop_perm/Z
                                   net (fanout=23)       0.465      12.141         hdmi_out_inst/N82
 CLMA_74_216/RSCO                  td                    0.105      12.246 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RSOUT
                                   net (fanout=5)        0.000      12.246         ntR9             
 CLMA_74_220/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                  12.246         Logic Levels: 2  
                                                                                   Logic: 0.528ns(28.387%), Route: 1.332ns(71.613%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_2      
 CLMA_74_220/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Removal time                                            0.000       4.859                          

 Data required time                                                  4.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.859                          
 Data arrival time                                                  12.246                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.387                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531      10.386         ntclkbufg_0      
 CLMA_70_152/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_70_152/Q0                    tco                   0.226      10.612 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=24)       0.867      11.479         ddr_init_done    
 CLMS_62_221/Y3                    td                    0.197      11.676 r       hdmi_out_inst/N82_inv/gateop_perm/Z
                                   net (fanout=23)       0.465      12.141         hdmi_out_inst/N82
 CLMA_74_216/RSCO                  td                    0.105      12.246 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RSOUT
                                   net (fanout=5)        0.000      12.246         ntR9             
 CLMA_74_220/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS

 Data arrival time                                                  12.246         Logic Levels: 2  
                                                                                   Logic: 0.528ns(28.387%), Route: 1.332ns(71.613%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_2      
 CLMA_74_220/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Removal time                                            0.000       4.859                          

 Data required time                                                  4.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.859                          
 Data arrival time                                                  12.246                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.387                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.531      10.386         ntclkbufg_0      
 CLMA_70_152/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_70_152/Q0                    tco                   0.226      10.612 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=24)       0.867      11.479         ddr_init_done    
 CLMS_62_221/Y3                    td                    0.197      11.676 r       hdmi_out_inst/N82_inv/gateop_perm/Z
                                   net (fanout=23)       0.465      12.141         hdmi_out_inst/N82
 CLMA_74_216/RSCO                  td                    0.105      12.246 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RSOUT
                                   net (fanout=5)        0.000      12.246         ntR9             
 CLMA_74_220/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/RS

 Data arrival time                                                  12.246         Logic Levels: 2  
                                                                                   Logic: 0.528ns(28.387%), Route: 1.332ns(71.613%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_2      
 CLMA_74_220/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Removal time                                            0.000       4.859                          

 Data required time                                                  4.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.859                          
 Data arrival time                                                  12.246                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.387                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[7]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   58801.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   58801.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   58802.191         _N19             
 PLL_158_55/CLK_OUT0               td                    0.107   58802.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078   58803.376         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000   58803.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.585   58804.961         ntclkbufg_3      
 CLMS_78_209/CLK                                                           r       init_rst_inst/cnt_rst/cnt[7]/opit_0_inv_A2Q21/CLK

 CLMS_78_209/Q3                    tco                   0.286   58805.247 f       init_rst_inst/cnt_rst/cnt[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.596   58805.843         init_rst_inst/rst_value [7]
 CLMA_62_216/Y2                    td                    0.487   58806.330 r       init_rst_inst/N4_30/gateop_perm/Z
                                   net (fanout=2)        0.547   58806.877         _N62670          
 CLMS_62_221/Y1                    td                    0.212   58807.089 r       init_rst_inst/N4_46/gateop/Z
                                   net (fanout=55)       0.133   58807.222         rstn             
 CLMS_62_221/Y3                    td                    0.315   58807.537 f       hdmi_out_inst/N82_inv/gateop_perm/Z
                                   net (fanout=23)       0.910   58808.447         hdmi_out_inst/N82
 CLMA_90_217/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                               58808.447         Logic Levels: 3  
                                                                                   Logic: 1.300ns(37.292%), Route: 2.186ns(62.708%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   58801.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   58801.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   58801.937         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096   58802.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   58803.092         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000   58803.092 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531   58804.623         ntclkbufg_2      
 CLMA_90_217/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.264   58804.887                          
 clock uncertainty                                      -0.150   58804.737                          

 Recovery time                                          -0.617   58804.120                          

 Data required time                                              58804.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58804.120                          
 Data arrival time                                               58808.447                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.327                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[7]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   58801.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   58801.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   58802.191         _N19             
 PLL_158_55/CLK_OUT0               td                    0.107   58802.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078   58803.376         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000   58803.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.585   58804.961         ntclkbufg_3      
 CLMS_78_209/CLK                                                           r       init_rst_inst/cnt_rst/cnt[7]/opit_0_inv_A2Q21/CLK

 CLMS_78_209/Q3                    tco                   0.286   58805.247 f       init_rst_inst/cnt_rst/cnt[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.596   58805.843         init_rst_inst/rst_value [7]
 CLMA_62_216/Y2                    td                    0.487   58806.330 r       init_rst_inst/N4_30/gateop_perm/Z
                                   net (fanout=2)        0.547   58806.877         _N62670          
 CLMS_62_221/Y1                    td                    0.212   58807.089 r       init_rst_inst/N4_46/gateop/Z
                                   net (fanout=55)       0.133   58807.222         rstn             
 CLMS_62_221/Y3                    td                    0.315   58807.537 f       hdmi_out_inst/N82_inv/gateop_perm/Z
                                   net (fanout=23)       0.766   58808.303         hdmi_out_inst/N82
 CLMA_90_225/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                               58808.303         Logic Levels: 3  
                                                                                   Logic: 1.300ns(38.899%), Route: 2.042ns(61.101%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   58801.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   58801.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   58801.937         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096   58802.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   58803.092         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000   58803.092 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531   58804.623         ntclkbufg_2      
 CLMA_90_225/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.264   58804.887                          
 clock uncertainty                                      -0.150   58804.737                          

 Recovery time                                          -0.617   58804.120                          

 Data required time                                              58804.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58804.120                          
 Data arrival time                                               58808.303                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.183                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[7]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   58801.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   58801.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   58802.191         _N19             
 PLL_158_55/CLK_OUT0               td                    0.107   58802.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078   58803.376         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000   58803.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.585   58804.961         ntclkbufg_3      
 CLMS_78_209/CLK                                                           r       init_rst_inst/cnt_rst/cnt[7]/opit_0_inv_A2Q21/CLK

 CLMS_78_209/Q3                    tco                   0.286   58805.247 f       init_rst_inst/cnt_rst/cnt[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.596   58805.843         init_rst_inst/rst_value [7]
 CLMA_62_216/Y2                    td                    0.487   58806.330 r       init_rst_inst/N4_30/gateop_perm/Z
                                   net (fanout=2)        0.547   58806.877         _N62670          
 CLMS_62_221/Y1                    td                    0.212   58807.089 r       init_rst_inst/N4_46/gateop/Z
                                   net (fanout=55)       0.133   58807.222         rstn             
 CLMS_62_221/Y3                    td                    0.315   58807.537 f       hdmi_out_inst/N82_inv/gateop_perm/Z
                                   net (fanout=23)       0.743   58808.280         hdmi_out_inst/N82
 CLMA_78_208/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                               58808.280         Logic Levels: 3  
                                                                                   Logic: 1.300ns(39.168%), Route: 2.019ns(60.832%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   58801.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   58801.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   58801.937         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096   58802.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   58803.092         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000   58803.092 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531   58804.623         ntclkbufg_2      
 CLMA_78_208/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.264   58804.887                          
 clock uncertainty                                      -0.150   58804.737                          

 Recovery time                                          -0.617   58804.120                          

 Data required time                                              58804.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58804.120                          
 Data arrival time                                               58808.280                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.160                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N19             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.531       4.617         ntclkbufg_3      
 CLMA_90_204/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_90_204/Q3                    tco                   0.226       4.843 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.610       5.453         _72xx_init_done  
 CLMS_62_221/Y3                    td                    0.162       5.615 r       hdmi_out_inst/N82_inv/gateop_perm/Z
                                   net (fanout=23)       0.465       6.080         hdmi_out_inst/N82
 CLMA_74_216/RSCO                  td                    0.105       6.185 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RSOUT
                                   net (fanout=5)        0.000       6.185         ntR9             
 CLMA_74_220/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.185         Logic Levels: 2  
                                                                                   Logic: 0.493ns(31.441%), Route: 1.075ns(68.559%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_2      
 CLMA_74_220/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Removal time                                            0.000       4.841                          

 Data required time                                                  4.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.841                          
 Data arrival time                                                   6.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.344                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N19             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.531       4.617         ntclkbufg_3      
 CLMA_90_204/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_90_204/Q3                    tco                   0.226       4.843 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.610       5.453         _72xx_init_done  
 CLMS_62_221/Y3                    td                    0.162       5.615 r       hdmi_out_inst/N82_inv/gateop_perm/Z
                                   net (fanout=23)       0.465       6.080         hdmi_out_inst/N82
 CLMA_74_216/RSCO                  td                    0.105       6.185 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RSOUT
                                   net (fanout=5)        0.000       6.185         ntR9             
 CLMA_74_220/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS

 Data arrival time                                                   6.185         Logic Levels: 2  
                                                                                   Logic: 0.493ns(31.441%), Route: 1.075ns(68.559%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_2      
 CLMA_74_220/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Removal time                                            0.000       4.841                          

 Data required time                                                  4.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.841                          
 Data arrival time                                                   6.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.344                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N19             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      1.531       4.617         ntclkbufg_3      
 CLMA_90_204/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_90_204/Q3                    tco                   0.226       4.843 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.610       5.453         _72xx_init_done  
 CLMS_62_221/Y3                    td                    0.162       5.615 r       hdmi_out_inst/N82_inv/gateop_perm/Z
                                   net (fanout=23)       0.465       6.080         hdmi_out_inst/N82
 CLMA_74_216/RSCO                  td                    0.105       6.185 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RSOUT
                                   net (fanout=5)        0.000       6.185         ntR9             
 CLMA_74_220/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/RS

 Data arrival time                                                   6.185         Logic Levels: 2  
                                                                                   Logic: 0.493ns(31.441%), Route: 1.075ns(68.559%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_2      
 CLMA_74_220/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Removal time                                            0.000       4.841                          

 Data required time                                                  4.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.841                          
 Data arrival time                                                   6.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.344                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585      10.954         ntclkbufg_0      
 CLMA_30_104/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_30_104/Q0                    tco                   0.287      11.241 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=312)      1.475      12.716         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/calib_done
 CLMA_30_225/Y1                    td                    0.290      13.006 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.885      14.891         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      15.030 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      15.030         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      18.933 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      19.029         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  19.029         Logic Levels: 3  
                                                                                   Logic: 4.619ns(57.201%), Route: 3.456ns(42.799%)
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585      10.954         ntclkbufg_0      
 CLMA_70_152/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_70_152/Q0                    tco                   0.289      11.243 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=24)       1.142      12.385         ddr_init_done    
 CLMS_70_217/Y1                    td                    0.197      12.582 f       init_rst_inst/N1/gateop_perm/Z
                                   net (fanout=2)        2.334      14.916         nt_init_done     
 IOL_19_374/DO                     td                    0.139      15.055 f       init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      15.055         init_done_obuf/ntO
 IOBD_16_376/PAD                   td                    3.853      18.908 f       init_done_obuf/opit_0/O
                                   net (fanout=1)        0.109      19.017         init_done        
 B2                                                                        f       init_done (port) 

 Data arrival time                                                  19.017         Logic Levels: 3  
                                                                                   Logic: 4.478ns(55.538%), Route: 3.585ns(44.462%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
Endpoint    : led[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     1.585      10.954         ntclkbufg_0      
 CLMS_74_157/CLK                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK

 CLMS_74_157/Q1                    tco                   0.291      11.245 r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/Q
                                   net (fanout=16)       0.764      12.009         hdmi_in_inst/rd_empty
 CLMA_70_180/Y3                    td                    0.197      12.206 f       hdmi_in_inst/N10/gateop_perm/Z
                                   net (fanout=1)        2.347      14.553         nt_led[3]        
 IOL_67_374/DO                     td                    0.139      14.692 f       led_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000      14.692         led_obuf[3]/ntO  
 IOBD_64_376/PAD                   td                    3.853      18.545 f       led_obuf[3]/opit_0/O
                                   net (fanout=1)        0.097      18.642         led[3]           
 C5                                                                        f       led[3] (port)    

 Data arrival time                                                  18.642         Logic Levels: 3  
                                                                                   Logic: 4.480ns(58.273%), Route: 3.208ns(41.727%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[30] (port)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J4                                                      0.000       0.000 f       mem_dq[30] (port)
                                   net (fanout=1)        0.063       0.063         nt_mem_dq[30]    
 IOBS_LR_0_260/DIN                 td                    0.552       0.615 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.615         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_261/RX_DATA_DD              td                    0.461       1.076 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.535       1.611         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [6]
 CLMA_14_256/Y3                    td                    0.156       1.767 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.499       2.266         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N64735
 CLMA_14_280/A4                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.266         Logic Levels: 3  
                                                                                   Logic: 1.169ns(51.589%), Route: 1.097ns(48.411%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[22] (port)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J1                                                      0.000       0.000 f       mem_dq[22] (port)
                                   net (fanout=1)        0.080       0.080         nt_mem_dq[22]    
 IOBS_LR_0_241/DIN                 td                    0.552       0.632 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.632         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_242/RX_DATA_DD              td                    0.461       1.093 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.450       1.543         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [6]
 CLMS_10_249/Y1                    td                    0.330       1.873 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.516       2.389         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N64686
 CLMA_22_232/A0                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.389         Logic Levels: 3  
                                                                                   Logic: 1.343ns(56.216%), Route: 1.046ns(43.784%)
====================================================================================================

====================================================================================================

Startpoint  : iic_sda (port)
Endpoint    : ms72xx_ctl/iic_dri_rx/receiv_data[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V20                                                     0.000       0.000 r       iic_sda (port)   
                                   net (fanout=1)        0.051       0.051         nt_iic_sda       
 IOBS_LR_328_24/DIN                td                    1.047       1.098 r       ms72xx_ctl.iic_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       1.098         ms72xx_ctl.iic_sda_tri/ntI
 IOL_327_25/RX_DATA_DD             td                    0.082       1.180 r       ms72xx_ctl.iic_sda_tri/opit_1/OUT
                                   net (fanout=1)        1.457       2.637         _N0              
 CLMA_246_124/M0                                                           r       ms72xx_ctl/iic_dri_rx/receiv_data[0]/opit_0_inv/D

 Data arrival time                                                   2.637         Logic Levels: 2  
                                                                                   Logic: 1.129ns(42.814%), Route: 1.508ns(57.186%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_46_193/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_46_193/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_46_193/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
====================================================================================================

{ddrphy_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           Low Pulse Width   CLMS_62_93/CLK          axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_62_93/CLK          axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_70_97/CLK          axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.630       1.250           0.620           High Pulse Width  CLMS_70_205/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 0.630       1.250           0.620           Low Pulse Width   CLMS_70_205/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width  DRM_234_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_234_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_234_128/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.467       3.365           0.898           High Pulse Width  DRM_54_212/CLKB[0]      hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 2.467       3.365           0.898           Low Pulse Width   DRM_54_212/CLKB[0]      hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 2.467       3.365           0.898           High Pulse Width  DRM_54_212/CLKB[1]      hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width  DRM_54_168/CLKA[0]      hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.102     500.000         0.898           Low Pulse Width   DRM_54_168/CLKA[0]      hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.102     500.000         0.898           Low Pulse Width   DRM_54_168/CLKA[1]      hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_70_228/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_228/Q3                    tco                   0.220       3.587 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.365       3.952         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_70_240/Y2                    td                    0.381       4.333 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.279       4.612         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N64439
 CLMA_70_228/Y2                    td                    0.162       4.774 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop/Z
                                   net (fanout=21)       0.169       4.943         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N64442
 CLMS_74_229/Y1                    td                    0.360       5.303 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=17)       0.370       5.673         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_70_228/CECO                  td                    0.132       5.805 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       5.805         ntR970           
 CLMA_70_232/CECI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.805         Logic Levels: 4  
                                                                                   Logic: 1.255ns(51.477%), Route: 1.183ns(48.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_70_232/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.187      23.352                          
 clock uncertainty                                      -0.050      23.302                          

 Setup time                                             -0.576      22.726                          

 Data required time                                                 22.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.726                          
 Data arrival time                                                   5.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.921                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_70_228/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_228/Q3                    tco                   0.220       3.587 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.365       3.952         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_70_240/Y2                    td                    0.381       4.333 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.279       4.612         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N64439
 CLMA_70_228/Y2                    td                    0.162       4.774 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop/Z
                                   net (fanout=21)       0.169       4.943         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N64442
 CLMS_74_229/Y1                    td                    0.360       5.303 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=17)       0.370       5.673         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_70_228/CECO                  td                    0.132       5.805 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       5.805         ntR970           
 CLMA_70_232/CECI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.805         Logic Levels: 4  
                                                                                   Logic: 1.255ns(51.477%), Route: 1.183ns(48.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_70_232/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.187      23.352                          
 clock uncertainty                                      -0.050      23.302                          

 Setup time                                             -0.576      22.726                          

 Data required time                                                 22.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.726                          
 Data arrival time                                                   5.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.921                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_70_228/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_228/Q3                    tco                   0.220       3.587 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.365       3.952         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_70_240/Y2                    td                    0.381       4.333 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.279       4.612         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N64439
 CLMA_70_228/Y2                    td                    0.162       4.774 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop/Z
                                   net (fanout=21)       0.169       4.943         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N64442
 CLMS_74_229/Y1                    td                    0.360       5.303 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=17)       0.401       5.704         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_74_240/CE                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.704         Logic Levels: 3  
                                                                                   Logic: 1.123ns(48.053%), Route: 1.214ns(51.947%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_74_240/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.476      22.822                          

 Data required time                                                 22.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.822                          
 Data arrival time                                                   5.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.118                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_74_224/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK

 CLMA_74_224/Q3                    tco                   0.178       3.343 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.402         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6
 CLMA_74_224/D4                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.402         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_74_224/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.165                          
 clock uncertainty                                       0.000       3.165                          

 Hold time                                              -0.028       3.137                          

 Data required time                                                  3.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.137                          
 Data arrival time                                                   3.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_66_236/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_236/Q1                    tco                   0.180       3.345 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.404         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [1]
 CLMA_66_236/C4                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.404         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_66_236/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.201       3.166                          
 clock uncertainty                                       0.000       3.166                          

 Hold time                                              -0.028       3.138                          

 Data required time                                                  3.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.138                          
 Data arrival time                                                   3.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_66_236/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_236/Q0                    tco                   0.179       3.344 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.061       3.405         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [0]
 CLMA_66_236/B4                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.405         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_66_236/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.201       3.166                          
 clock uncertainty                                       0.000       3.166                          

 Hold time                                              -0.029       3.137                          

 Data required time                                                  3.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.137                          
 Data arrival time                                                   3.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925       6.736         ntclkbufg_0      
 CLMA_22_136/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_136/Q2                    tco                   0.223       6.959 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.473       7.432         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d [0]
 CLMS_34_129/Y3                    td                    0.151       7.583 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/N161_5/gateop_perm/Z
                                   net (fanout=2)        0.475       8.058         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/read_cmd [0]
 CLMA_34_148/Y1                    td                    0.151       8.209 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[0]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=20)       0.408       8.617         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_30_169/Y0                    td                    0.162       8.779 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_9[0]/gateop_perm/Z
                                   net (fanout=1)        0.169       8.948         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N8531
 CLMA_30_172/Y6AB                  td                    0.202       9.150 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[0]_muxf6/F
                                   net (fanout=3)        0.255       9.405         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped [0]
 CLMA_30_177/Y2                    td                    0.150       9.555 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_5[1]_1/gateop_perm/Z
                                   net (fanout=6)        0.803      10.358         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N58936
 CLMA_34_248/Y0                    td                    0.150      10.508 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=3)        0.865      11.373         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1]
 CLMS_22_173/Y3                    td                    0.211      11.584 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[10]/gateop/F
                                   net (fanout=1)        0.286      11.870         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N9912
 CLMS_18_181/AD                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  11.870         Logic Levels: 7  
                                                                                   Logic: 1.400ns(27.269%), Route: 3.734ns(72.731%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895      16.387         ntclkbufg_0      
 CLMS_18_181/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.151      16.216                          

 Data required time                                                 16.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.216                          
 Data arrival time                                                  11.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.346                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925       6.736         ntclkbufg_0      
 CLMA_22_136/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_136/Q2                    tco                   0.223       6.959 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.473       7.432         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d [0]
 CLMS_34_129/Y3                    td                    0.151       7.583 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/N161_5/gateop_perm/Z
                                   net (fanout=2)        0.475       8.058         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/read_cmd [0]
 CLMA_34_148/Y1                    td                    0.151       8.209 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[0]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=20)       0.408       8.617         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_30_169/Y0                    td                    0.162       8.779 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_9[0]/gateop_perm/Z
                                   net (fanout=1)        0.169       8.948         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N8531
 CLMA_30_172/Y6AB                  td                    0.202       9.150 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[0]_muxf6/F
                                   net (fanout=3)        0.255       9.405         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped [0]
 CLMA_30_177/Y2                    td                    0.150       9.555 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_5[1]_1/gateop_perm/Z
                                   net (fanout=6)        0.803      10.358         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N58936
 CLMA_34_248/Y0                    td                    0.150      10.508 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=3)        0.869      11.377         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1]
 CLMS_18_173/Y1                    td                    0.224      11.601 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[9]/gateop/F
                                   net (fanout=1)        0.256      11.857         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N9911
 CLMA_22_172/CD                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  11.857         Logic Levels: 7  
                                                                                   Logic: 1.413ns(27.592%), Route: 3.708ns(72.408%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895      16.387         ntclkbufg_0      
 CLMA_22_172/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.334      16.721                          
 clock uncertainty                                      -0.350      16.371                          

 Setup time                                             -0.146      16.225                          

 Data required time                                                 16.225                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.225                          
 Data arrival time                                                  11.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.368                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925       6.736         ntclkbufg_0      
 CLMA_22_136/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_136/Q2                    tco                   0.223       6.959 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.473       7.432         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d [0]
 CLMS_34_129/Y3                    td                    0.151       7.583 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/N161_5/gateop_perm/Z
                                   net (fanout=2)        0.475       8.058         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/read_cmd [0]
 CLMA_34_148/Y1                    td                    0.151       8.209 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[0]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=20)       0.408       8.617         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_30_169/Y0                    td                    0.162       8.779 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_9[0]/gateop_perm/Z
                                   net (fanout=1)        0.169       8.948         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N8531
 CLMA_30_172/Y6AB                  td                    0.202       9.150 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[0]_muxf6/F
                                   net (fanout=3)        0.255       9.405         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped [0]
 CLMA_30_177/Y2                    td                    0.150       9.555 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_5[1]_1/gateop_perm/Z
                                   net (fanout=6)        0.801      10.356         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N58936
 CLMA_34_248/Y1                    td                    0.151      10.507 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[3]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.890      11.397         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [3]
 CLMS_22_173/Y1                    td                    0.244      11.641 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[11]/gateop/F
                                   net (fanout=1)        0.174      11.815         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N9913
 CLMS_22_177/BD                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  11.815         Logic Levels: 7  
                                                                                   Logic: 1.434ns(28.234%), Route: 3.645ns(71.766%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895      16.387         ntclkbufg_0      
 CLMS_22_177/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.334      16.721                          
 clock uncertainty                                      -0.350      16.371                          

 Setup time                                             -0.125      16.246                          

 Data required time                                                 16.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.246                          
 Data arrival time                                                  11.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.431                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[24]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_29/ram16x1d/WD
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895       6.387         ntclkbufg_0      
 CLMA_62_108/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[24]/opit_0_inv/CLK

 CLMA_62_108/Q3                    tco                   0.178       6.565 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[24]/opit_0_inv/Q
                                   net (fanout=2)        0.059       6.624         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_addr [24]
 CLMS_62_109/AD                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_29/ram16x1d/WD

 Data arrival time                                                   6.624         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925       6.736         ntclkbufg_0      
 CLMS_62_109/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_29/ram16x1d/WCLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Hold time                                               0.293       6.895                          

 Data required time                                                  6.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.895                          
 Data arrival time                                                   6.624                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.271                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_25/ram16x1d/WD
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895       6.387         ntclkbufg_0      
 CLMA_70_104/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/CLK

 CLMA_70_104/Q0                    tco                   0.179       6.566 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/Q
                                   net (fanout=2)        0.059       6.625         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_addr [20]
 CLMS_70_105/BD                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_25/ram16x1d/WD

 Data arrival time                                                   6.625         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925       6.736         ntclkbufg_0      
 CLMS_70_105/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_25/ram16x1d/WCLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Hold time                                               0.293       6.895                          

 Data required time                                                  6.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.895                          
 Data arrival time                                                   6.625                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.270                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/ram16x1d/WD
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895       6.387         ntclkbufg_0      
 CLMA_70_100/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_100/Q0                    tco                   0.179       6.566 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.133       6.699         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_cmd [3]
 CLMS_70_101/AD                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/ram16x1d/WD

 Data arrival time                                                   6.699         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.372%), Route: 0.133ns(42.628%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925       6.736         ntclkbufg_0      
 CLMS_70_101/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/ram16x1d/WCLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Hold time                                               0.293       6.895                          

 Data required time                                                  6.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.895                          
 Data arrival time                                                   6.699                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.196                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : axi_ctrl_inst/axi_wr_ctrl_inst/axi_wdata[77]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.925       3.093         ntclkbufg_3      
 CLMS_78_209/CLK                                                           r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_78_209/Q0                    tco                   0.221       3.314 f       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.413       3.727         init_rst_inst/rst_value [4]
 CLMA_62_220/Y3                    td                    0.360       4.087 f       init_rst_inst/N4_26/gateop_perm/Z
                                   net (fanout=2)        0.256       4.343         _N62666          
 CLMA_58_221/Y2                    td                    0.379       4.722 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/gateop_perm/Z
                                   net (fanout=1051)     1.037       5.759         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
 CLMA_66_152/RSCO                  td                    0.113       5.872 f       hdmi_in_inst/buff0[94]/opit_0/RSOUT
                                   net (fanout=5)        0.000       5.872         ntR378           
 CLMA_66_156/RSCO                  td                    0.113       5.985 f       hdmi_in_inst/buff0[95]/opit_0/RSOUT
                                   net (fanout=5)        0.000       5.985         ntR377           
 CLMA_66_160/RSCO                  td                    0.113       6.098 f       hdmi_in_inst/buff1[90]/opit_0/RSOUT
                                   net (fanout=6)        0.000       6.098         ntR376           
 CLMA_66_164/RSCO                  td                    0.113       6.211 f       hdmi_in_inst/buff1[71]/opit_0/RSOUT
                                   net (fanout=2)        0.000       6.211         ntR375           
 CLMA_66_168/RSCO                  td                    0.113       6.324 f       hdmi_in_inst/fifo_wdata[62]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.324         ntR374           
 CLMA_66_172/RSCO                  td                    0.113       6.437 f       hdmi_in_inst/buff1[15]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.437         ntR373           
 CLMA_66_176/RSCO                  td                    0.113       6.550 f       hdmi_in_inst/fifo_wdata[38]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.550         ntR372           
 CLMA_66_180/RSCO                  td                    0.113       6.663 f       hdmi_in_inst/buff0[14]/opit_0/RSOUT
                                   net (fanout=6)        0.000       6.663         ntR371           
 CLMA_66_184/RSCI                                                          f       axi_ctrl_inst/axi_wr_ctrl_inst/axi_wdata[77]/opit_0/RS

 Data arrival time                                                   6.663         Logic Levels: 10 
                                                                                   Logic: 1.864ns(52.213%), Route: 1.706ns(47.787%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895      16.387         ntclkbufg_0      
 CLMA_66_184/CLK                                                           r       axi_ctrl_inst/axi_wr_ctrl_inst/axi_wdata[77]/opit_0/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Setup time                                             -0.269      15.920                          

 Data required time                                                 15.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.920                          
 Data arrival time                                                   6.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.257                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : axi_ctrl_inst/axi_wr_ctrl_inst/axi_wdata[85]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.925       3.093         ntclkbufg_3      
 CLMS_78_209/CLK                                                           r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_78_209/Q0                    tco                   0.221       3.314 f       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.413       3.727         init_rst_inst/rst_value [4]
 CLMA_62_220/Y3                    td                    0.360       4.087 f       init_rst_inst/N4_26/gateop_perm/Z
                                   net (fanout=2)        0.256       4.343         _N62666          
 CLMA_58_221/Y2                    td                    0.379       4.722 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/gateop_perm/Z
                                   net (fanout=1051)     1.037       5.759         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
 CLMA_66_152/RSCO                  td                    0.113       5.872 f       hdmi_in_inst/buff0[94]/opit_0/RSOUT
                                   net (fanout=5)        0.000       5.872         ntR378           
 CLMA_66_156/RSCO                  td                    0.113       5.985 f       hdmi_in_inst/buff0[95]/opit_0/RSOUT
                                   net (fanout=5)        0.000       5.985         ntR377           
 CLMA_66_160/RSCO                  td                    0.113       6.098 f       hdmi_in_inst/buff1[90]/opit_0/RSOUT
                                   net (fanout=6)        0.000       6.098         ntR376           
 CLMA_66_164/RSCO                  td                    0.113       6.211 f       hdmi_in_inst/buff1[71]/opit_0/RSOUT
                                   net (fanout=2)        0.000       6.211         ntR375           
 CLMA_66_168/RSCO                  td                    0.113       6.324 f       hdmi_in_inst/fifo_wdata[62]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.324         ntR374           
 CLMA_66_172/RSCO                  td                    0.113       6.437 f       hdmi_in_inst/buff1[15]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.437         ntR373           
 CLMA_66_176/RSCO                  td                    0.113       6.550 f       hdmi_in_inst/fifo_wdata[38]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.550         ntR372           
 CLMA_66_180/RSCO                  td                    0.113       6.663 f       hdmi_in_inst/buff0[14]/opit_0/RSOUT
                                   net (fanout=6)        0.000       6.663         ntR371           
 CLMA_66_184/RSCI                                                          f       axi_ctrl_inst/axi_wr_ctrl_inst/axi_wdata[85]/opit_0/RS

 Data arrival time                                                   6.663         Logic Levels: 10 
                                                                                   Logic: 1.864ns(52.213%), Route: 1.706ns(47.787%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895      16.387         ntclkbufg_0      
 CLMA_66_184/CLK                                                           r       axi_ctrl_inst/axi_wr_ctrl_inst/axi_wdata[85]/opit_0/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Setup time                                             -0.269      15.920                          

 Data required time                                                 15.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.920                          
 Data arrival time                                                   6.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.257                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : axi_ctrl_inst/axi_wr_ctrl_inst/axi_wdata[203]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.925       3.093         ntclkbufg_3      
 CLMS_78_209/CLK                                                           r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_78_209/Q0                    tco                   0.221       3.314 f       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.413       3.727         init_rst_inst/rst_value [4]
 CLMA_62_220/Y3                    td                    0.360       4.087 f       init_rst_inst/N4_26/gateop_perm/Z
                                   net (fanout=2)        0.256       4.343         _N62666          
 CLMA_58_221/Y2                    td                    0.379       4.722 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/gateop_perm/Z
                                   net (fanout=1051)     1.037       5.759         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
 CLMA_66_152/RSCO                  td                    0.113       5.872 f       hdmi_in_inst/buff0[94]/opit_0/RSOUT
                                   net (fanout=5)        0.000       5.872         ntR378           
 CLMA_66_156/RSCO                  td                    0.113       5.985 f       hdmi_in_inst/buff0[95]/opit_0/RSOUT
                                   net (fanout=5)        0.000       5.985         ntR377           
 CLMA_66_160/RSCO                  td                    0.113       6.098 f       hdmi_in_inst/buff1[90]/opit_0/RSOUT
                                   net (fanout=6)        0.000       6.098         ntR376           
 CLMA_66_164/RSCO                  td                    0.113       6.211 f       hdmi_in_inst/buff1[71]/opit_0/RSOUT
                                   net (fanout=2)        0.000       6.211         ntR375           
 CLMA_66_168/RSCO                  td                    0.113       6.324 f       hdmi_in_inst/fifo_wdata[62]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.324         ntR374           
 CLMA_66_172/RSCO                  td                    0.113       6.437 f       hdmi_in_inst/buff1[15]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.437         ntR373           
 CLMA_66_176/RSCO                  td                    0.113       6.550 f       hdmi_in_inst/fifo_wdata[38]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.550         ntR372           
 CLMA_66_180/RSCO                  td                    0.113       6.663 f       hdmi_in_inst/buff0[14]/opit_0/RSOUT
                                   net (fanout=6)        0.000       6.663         ntR371           
 CLMA_66_184/RSCI                                                          f       axi_ctrl_inst/axi_wr_ctrl_inst/axi_wdata[203]/opit_0/RS

 Data arrival time                                                   6.663         Logic Levels: 10 
                                                                                   Logic: 1.864ns(52.213%), Route: 1.706ns(47.787%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895      16.387         ntclkbufg_0      
 CLMA_66_184/CLK                                                           r       axi_ctrl_inst/axi_wr_ctrl_inst/axi_wdata[203]/opit_0/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Setup time                                             -0.269      15.920                          

 Data required time                                                 15.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.920                          
 Data arrival time                                                   6.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.257                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_in_inst/cur_state_1/opit_0_L5Q_perm/L3
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N19             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.895       2.886         ntclkbufg_3      
 CLMA_90_204/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_90_204/Q3                    tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.392       3.460         _72xx_init_done  
 CLMS_70_181/C3                                                            r       hdmi_in_inst/cur_state_1/opit_0_L5Q_perm/L3

 Data arrival time                                                   3.460         Logic Levels: 0  
                                                                                   Logic: 0.182ns(31.707%), Route: 0.392ns(68.293%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925       6.736         ntclkbufg_0      
 CLMS_70_181/CLK                                                           r       hdmi_in_inst/cur_state_1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Hold time                                              -0.199       6.735                          

 Data required time                                                  6.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.735                          
 Data arrival time                                                   3.460                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.275                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/cur_state_0/opit_0_L5Q_perm/L1
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N19             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.895       2.886         ntclkbufg_3      
 CLMA_90_204/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_90_204/Q3                    tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.459       3.527         _72xx_init_done  
 CLMS_78_169/Y2                    td                    0.184       3.711 r       hdmi_out_inst/N497_3/gateop_perm/Z
                                   net (fanout=2)        0.200       3.911         hdmi_out_inst/N504 [0]
 CLMS_74_165/B1                                                            r       hdmi_out_inst/cur_state_0/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.911         Logic Levels: 1  
                                                                                   Logic: 0.366ns(35.707%), Route: 0.659ns(64.293%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925       6.736         ntclkbufg_0      
 CLMS_74_165/CLK                                                           r       hdmi_out_inst/cur_state_0/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Hold time                                              -0.084       6.850                          

 Data required time                                                  6.850                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.850                          
 Data arrival time                                                   3.911                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.939                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/cur_state_1/opit_0_L5Q_perm/L0
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N19             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.895       2.886         ntclkbufg_3      
 CLMA_90_204/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_90_204/Q3                    tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.459       3.527         _72xx_init_done  
 CLMS_78_169/Y2                    td                    0.184       3.711 r       hdmi_out_inst/N497_3/gateop_perm/Z
                                   net (fanout=2)        0.217       3.928         hdmi_out_inst/N504 [0]
 CLMA_78_160/D0                                                            r       hdmi_out_inst/cur_state_1/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.928         Logic Levels: 1  
                                                                                   Logic: 0.366ns(35.125%), Route: 0.676ns(64.875%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925       6.736         ntclkbufg_0      
 CLMA_78_160/CLK                                                           r       hdmi_out_inst/cur_state_1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Hold time                                              -0.068       6.866                          

 Data required time                                                  6.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.866                          
 Data arrival time                                                   3.928                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.938                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1770.925 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.925         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1770.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478    1771.461         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079    1771.540 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614    1772.154         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000    1772.154 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925    1773.079         ntclkbufg_2      
 CLMA_90_225/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_90_225/Q2                    tco                   0.223    1773.302 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.181    1773.483         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [3]
 CLMA_90_221/M2                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                1773.483         Logic Levels: 0  
                                                                                   Logic: 0.223ns(55.198%), Route: 0.181ns(44.802%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1770.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1770.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423    1772.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    1772.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1773.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1773.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1774.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1774.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    1774.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1774.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1775.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000    1775.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895    1776.387         ntclkbufg_0      
 CLMA_90_221/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.152    1776.539                          
 clock uncertainty                                      -0.350    1776.189                          

 Setup time                                             -0.068    1776.121                          

 Data required time                                               1776.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1776.121                          
 Data arrival time                                                1773.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.638                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1770.925 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.925         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1770.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478    1771.461         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079    1771.540 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614    1772.154         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000    1772.154 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925    1773.079         ntclkbufg_2      
 CLMA_90_217/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_90_217/Q2                    tco                   0.223    1773.302 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.079    1773.381         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [4]
 CLMA_90_216/M1                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                1773.381         Logic Levels: 0  
                                                                                   Logic: 0.223ns(73.841%), Route: 0.079ns(26.159%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1770.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1770.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423    1772.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    1772.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1773.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1773.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1774.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1774.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    1774.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1774.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1775.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000    1775.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895    1776.387         ntclkbufg_0      
 CLMA_90_216/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.152    1776.539                          
 clock uncertainty                                      -0.350    1776.189                          

 Setup time                                             -0.068    1776.121                          

 Data required time                                               1776.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1776.121                          
 Data arrival time                                                1773.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.740                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1770.925 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.925         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1770.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478    1771.461         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079    1771.540 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614    1772.154         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000    1772.154 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925    1773.079         ntclkbufg_2      
 CLMA_74_220/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_74_220/Q0                    tco                   0.221    1773.300 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.079    1773.379         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [5]
 CLMS_74_221/M0                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                1773.379         Logic Levels: 0  
                                                                                   Logic: 0.221ns(73.667%), Route: 0.079ns(26.333%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1770.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1770.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423    1772.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    1772.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1773.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1773.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1774.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1774.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    1774.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1774.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1775.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000    1775.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895    1776.387         ntclkbufg_0      
 CLMS_74_221/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.152    1776.539                          
 clock uncertainty                                      -0.350    1776.189                          

 Setup time                                             -0.068    1776.121                          

 Data required time                                               1776.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1776.121                          
 Data arrival time                                                1773.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.742                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    6730.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    6730.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    6731.310         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074    6731.384 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    6731.987         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000    6731.987 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    6732.882         ntclkbufg_2      
 CLMA_70_216/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_70_216/Q3                    tco                   0.178    6733.060 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058    6733.118         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [2]
 CLMS_70_217/AD                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                6733.118         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    6730.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    6730.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    6732.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    6732.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    6733.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    6733.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    6734.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    6734.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    6734.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6734.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    6735.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000    6735.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925    6736.736         ntclkbufg_0      
 CLMS_70_217/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.152    6736.584                          
 clock uncertainty                                       0.350    6736.934                          

 Hold time                                               0.040    6736.974                          

 Data required time                                               6736.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6736.974                          
 Data arrival time                                                6733.118                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.856                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    6730.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    6730.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    6731.310         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074    6731.384 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    6731.987         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000    6731.987 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    6732.882         ntclkbufg_2      
 CLMA_74_216/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q/CLK

 CLMA_74_216/Q2                    tco                   0.180    6733.062 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q/Q
                                   net (fanout=1)        0.058    6733.120         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [0]
 CLMS_74_217/CD                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                6733.120         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    6730.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    6730.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    6732.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    6732.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    6733.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    6733.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    6734.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    6734.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    6734.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6734.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    6735.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000    6735.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925    6736.736         ntclkbufg_0      
 CLMS_74_217/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                        -0.152    6736.584                          
 clock uncertainty                                       0.350    6736.934                          

 Hold time                                               0.040    6736.974                          

 Data required time                                               6736.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6736.974                          
 Data arrival time                                                6733.120                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.854                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    6730.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    6730.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    6731.310         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074    6731.384 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    6731.987         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000    6731.987 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    6732.882         ntclkbufg_2      
 CLMA_74_220/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_74_220/Q0                    tco                   0.182    6733.064 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.063    6733.127         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [5]
 CLMS_74_221/M0                                                            r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                6733.127         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.286%), Route: 0.063ns(25.714%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    6730.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    6730.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    6732.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    6732.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    6733.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    6733.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    6734.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    6734.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    6734.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6734.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    6735.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000    6735.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925    6736.736         ntclkbufg_0      
 CLMS_74_221/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                        -0.152    6736.584                          
 clock uncertainty                                       0.350    6736.934                          

 Hold time                                              -0.011    6736.923                          

 Data required time                                               6736.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6736.923                          
 Data arrival time                                                6733.127                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.796                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.925       3.093         ntclkbufg_3      
 CLMS_226_145/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_145/Q3                   tco                   0.220       3.313 f       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.255       3.568         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_230_149/Y3                   td                    0.243       3.811 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.067       3.878         ms72xx_ctl/ms7200_ctl/_N58476
 CLMA_230_149/Y1                   td                    0.224       4.102 f       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.260       4.362         ms72xx_ctl/ms7200_ctl/_N58483
 CLMS_226_145/Y2                   td                    0.264       4.626 f       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=15)       0.331       4.957         ms72xx_ctl/ms7200_ctl/N261
 CLMA_246_140/Y1                   td                    0.359       5.316 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.253       5.569         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_242_136/Y3                   td                    0.151       5.720 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=16)       0.291       6.011         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_132/CECO                 td                    0.132       6.143 f       ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.143         ntR1108          
 CLMA_230_136/CECI                                                         f       ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.143         Logic Levels: 6  
                                                                                   Logic: 1.593ns(52.230%), Route: 1.457ns(47.770%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N19             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000     101.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.895     102.886         ntclkbufg_3      
 CLMA_230_136/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.576     102.348                          

 Data required time                                                102.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.348                          
 Data arrival time                                                   6.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.205                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[2]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.925       3.093         ntclkbufg_3      
 CLMS_226_145/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_145/Q3                   tco                   0.220       3.313 f       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.255       3.568         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_230_149/Y3                   td                    0.243       3.811 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.067       3.878         ms72xx_ctl/ms7200_ctl/_N58476
 CLMA_230_149/Y1                   td                    0.224       4.102 f       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.260       4.362         ms72xx_ctl/ms7200_ctl/_N58483
 CLMS_226_145/Y2                   td                    0.264       4.626 f       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=15)       0.331       4.957         ms72xx_ctl/ms7200_ctl/N261
 CLMA_246_140/Y1                   td                    0.359       5.316 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.253       5.569         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_242_136/Y3                   td                    0.151       5.720 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=16)       0.291       6.011         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_132/CECO                 td                    0.132       6.143 f       ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.143         ntR1108          
 CLMA_230_136/CECI                                                         f       ms72xx_ctl/ms7200_ctl/addr[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.143         Logic Levels: 6  
                                                                                   Logic: 1.593ns(52.230%), Route: 1.457ns(47.770%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N19             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000     101.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.895     102.886         ntclkbufg_3      
 CLMA_230_136/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.576     102.348                          

 Data required time                                                102.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.348                          
 Data arrival time                                                   6.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.205                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.925       3.093         ntclkbufg_3      
 CLMS_226_145/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_145/Q3                   tco                   0.220       3.313 f       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.255       3.568         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_230_149/Y3                   td                    0.243       3.811 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.067       3.878         ms72xx_ctl/ms7200_ctl/_N58476
 CLMA_230_149/Y1                   td                    0.224       4.102 f       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.260       4.362         ms72xx_ctl/ms7200_ctl/_N58483
 CLMS_226_145/Y2                   td                    0.264       4.626 f       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=15)       0.331       4.957         ms72xx_ctl/ms7200_ctl/N261
 CLMA_246_140/Y1                   td                    0.359       5.316 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.253       5.569         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_242_136/Y3                   td                    0.151       5.720 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=16)       0.291       6.011         ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_132/CECO                 td                    0.132       6.143 f       ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.143         ntR1108          
 CLMA_230_136/CECI                                                         f       ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.143         Logic Levels: 6  
                                                                                   Logic: 1.593ns(52.230%), Route: 1.457ns(47.770%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N19             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000     101.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.895     102.886         ntclkbufg_3      
 CLMA_230_136/CLK                                                          r       ms72xx_ctl/ms7200_ctl/addr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.576     102.348                          

 Data required time                                                102.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.348                          
 Data arrival time                                                   6.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.205                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N19             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.895       2.886         ntclkbufg_3      
 CLMS_174_157/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMS_174_157/Q1                   tco                   0.184       3.070 r       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.140       3.210         ms72xx_ctl/ms7210_ctl/cmd_index [1]
 DRM_178_148/ADA0[6]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]

 Data arrival time                                                   3.210         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.790%), Route: 0.140ns(43.210%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.925       3.093         ntclkbufg_3      
 DRM_178_148/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.166       3.071                          

 Data required time                                                  3.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.071                          
 Data arrival time                                                   3.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.139                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/receiv_data[1]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/receiv_data[2]/opit_0_inv/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N19             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.895       2.886         ntclkbufg_3      
 CLMS_214_153/CLK                                                          r       ms72xx_ctl/iic_dri_tx/receiv_data[1]/opit_0_inv/CLK

 CLMS_214_153/Q3                   tco                   0.178       3.064 f       ms72xx_ctl/iic_dri_tx/receiv_data[1]/opit_0_inv/Q
                                   net (fanout=2)        0.061       3.125         ms72xx_ctl/iic_dri_tx/receiv_data [1]
 CLMS_214_153/AD                                                           f       ms72xx_ctl/iic_dri_tx/receiv_data[2]/opit_0_inv/D

 Data arrival time                                                   3.125         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.925       3.093         ntclkbufg_3      
 CLMS_214_153/CLK                                                          r       ms72xx_ctl/iic_dri_tx/receiv_data[2]/opit_0_inv/CLK
 clock pessimism                                        -0.206       2.887                          
 clock uncertainty                                       0.000       2.887                          

 Hold time                                               0.040       2.927                          

 Data required time                                                  2.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.927                          
 Data arrival time                                                   3.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N19             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.895       2.886         ntclkbufg_3      
 CLMS_174_161/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMS_174_161/Q0                   tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.201       3.269         ms72xx_ctl/ms7210_ctl/cmd_index [4]
 DRM_178_148/ADA0[9]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]

 Data arrival time                                                   3.269         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.520%), Route: 0.201ns(52.480%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.925       3.093         ntclkbufg_3      
 DRM_178_148/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.166       3.071                          

 Data required time                                                  3.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.071                          
 Data arrival time                                                   3.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff1[70]/opit_0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_2      
 CLMA_62_228/CLK                                                           r       hdmi_out_inst/pix_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_62_228/Q2                    tco                   0.223       3.312 f       hdmi_out_inst/pix_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.181       3.493         hdmi_out_inst/pix_cnt [2]
 CLMA_62_232/Y0                    td                    0.380       3.873 f       hdmi_out_inst/N250_5/gateop_perm/Z
                                   net (fanout=1)        0.254       4.127         hdmi_out_inst/N250
 CLMA_58_233/Y2                    td                    0.162       4.289 r       hdmi_out_inst/N353_3/gateop_perm/Z
                                   net (fanout=112)      0.419       4.708         hdmi_out_inst/N353
 CLMS_50_213/CECO                  td                    0.141       4.849 r       hdmi_out_inst/buff1[134]/opit_0/CEOUT
                                   net (fanout=6)        0.000       4.849         ntR1086          
 CLMS_50_217/CECO                  td                    0.141       4.990 r       hdmi_out_inst/buff1[60]/opit_0/CEOUT
                                   net (fanout=6)        0.000       4.990         ntR1085          
 CLMS_50_221/CECO                  td                    0.141       5.131 r       hdmi_out_inst/buff1[57]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.131         ntR1084          
 CLMS_50_225/CECO                  td                    0.141       5.272 r       hdmi_out_inst/buff1[51]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.272         ntR1083          
 CLMS_50_229/CECO                  td                    0.141       5.413 r       hdmi_out_inst/buff1[110]/opit_0/CEOUT
                                   net (fanout=1)        0.000       5.413         ntR1082          
 CLMS_50_233/CECO                  td                    0.141       5.554 r       hdmi_out_inst/buff1[82]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.554         ntR1081          
 CLMS_50_237/CECO                  td                    0.141       5.695 r       hdmi_out_inst/buff1[125]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.695         ntR1080          
 CLMS_50_241/CECI                                                          r       hdmi_out_inst/buff1[70]/opit_0/CE

 Data arrival time                                                   5.695         Logic Levels: 9  
                                                                                   Logic: 1.752ns(67.229%), Route: 0.854ns(32.771%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.539 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.539         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.577 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       8.040         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074       8.114 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       8.717         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       8.717 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895       9.612         ntclkbufg_2      
 CLMS_50_241/CLK                                                           r       hdmi_out_inst/buff1[70]/opit_0/CLK
 clock pessimism                                         0.188       9.800                          
 clock uncertainty                                      -0.150       9.650                          

 Setup time                                             -0.563       9.087                          

 Data required time                                                  9.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.087                          
 Data arrival time                                                   5.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.392                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff1[74]/opit_0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_2      
 CLMA_62_228/CLK                                                           r       hdmi_out_inst/pix_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_62_228/Q2                    tco                   0.223       3.312 f       hdmi_out_inst/pix_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.181       3.493         hdmi_out_inst/pix_cnt [2]
 CLMA_62_232/Y0                    td                    0.380       3.873 f       hdmi_out_inst/N250_5/gateop_perm/Z
                                   net (fanout=1)        0.254       4.127         hdmi_out_inst/N250
 CLMA_58_233/Y2                    td                    0.162       4.289 r       hdmi_out_inst/N353_3/gateop_perm/Z
                                   net (fanout=112)      0.419       4.708         hdmi_out_inst/N353
 CLMA_50_212/CECO                  td                    0.141       4.849 r       hdmi_out_inst/buff1[168]/opit_0/CEOUT
                                   net (fanout=6)        0.000       4.849         ntR1093          
 CLMA_50_216/CECO                  td                    0.141       4.990 r       hdmi_out_inst/buff1[59]/opit_0/CEOUT
                                   net (fanout=6)        0.000       4.990         ntR1092          
 CLMA_50_220/CECO                  td                    0.141       5.131 r       hdmi_out_inst/buff1[61]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.131         ntR1091          
 CLMA_50_224/CECO                  td                    0.141       5.272 r       hdmi_out_inst/buff1[108]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.272         ntR1090          
 CLMA_50_228/CECO                  td                    0.141       5.413 r       hdmi_out_inst/buff1[120]/opit_0/CEOUT
                                   net (fanout=1)        0.000       5.413         ntR1089          
 CLMA_50_232/CECO                  td                    0.141       5.554 r       hdmi_out_inst/buff1[96]/opit_0/CEOUT
                                   net (fanout=2)        0.000       5.554         ntR1088          
 CLMA_50_236/CECO                  td                    0.141       5.695 r       hdmi_out_inst/buff1[93]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.695         ntR1087          
 CLMA_50_240/CECI                                                          r       hdmi_out_inst/buff1[74]/opit_0/CE

 Data arrival time                                                   5.695         Logic Levels: 9  
                                                                                   Logic: 1.752ns(67.229%), Route: 0.854ns(32.771%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.539 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.539         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.577 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       8.040         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074       8.114 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       8.717         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       8.717 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895       9.612         ntclkbufg_2      
 CLMA_50_240/CLK                                                           r       hdmi_out_inst/buff1[74]/opit_0/CLK
 clock pessimism                                         0.188       9.800                          
 clock uncertainty                                      -0.150       9.650                          

 Setup time                                             -0.563       9.087                          

 Data required time                                                  9.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.087                          
 Data arrival time                                                   5.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.392                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff1[75]/opit_0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_2      
 CLMA_62_228/CLK                                                           r       hdmi_out_inst/pix_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_62_228/Q2                    tco                   0.223       3.312 f       hdmi_out_inst/pix_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.181       3.493         hdmi_out_inst/pix_cnt [2]
 CLMA_62_232/Y0                    td                    0.380       3.873 f       hdmi_out_inst/N250_5/gateop_perm/Z
                                   net (fanout=1)        0.254       4.127         hdmi_out_inst/N250
 CLMA_58_233/Y2                    td                    0.162       4.289 r       hdmi_out_inst/N353_3/gateop_perm/Z
                                   net (fanout=112)      0.419       4.708         hdmi_out_inst/N353
 CLMS_50_213/CECO                  td                    0.141       4.849 r       hdmi_out_inst/buff1[134]/opit_0/CEOUT
                                   net (fanout=6)        0.000       4.849         ntR1086          
 CLMS_50_217/CECO                  td                    0.141       4.990 r       hdmi_out_inst/buff1[60]/opit_0/CEOUT
                                   net (fanout=6)        0.000       4.990         ntR1085          
 CLMS_50_221/CECO                  td                    0.141       5.131 r       hdmi_out_inst/buff1[57]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.131         ntR1084          
 CLMS_50_225/CECO                  td                    0.141       5.272 r       hdmi_out_inst/buff1[51]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.272         ntR1083          
 CLMS_50_229/CECO                  td                    0.141       5.413 r       hdmi_out_inst/buff1[110]/opit_0/CEOUT
                                   net (fanout=1)        0.000       5.413         ntR1082          
 CLMS_50_233/CECO                  td                    0.141       5.554 r       hdmi_out_inst/buff1[82]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.554         ntR1081          
 CLMS_50_237/CECO                  td                    0.141       5.695 r       hdmi_out_inst/buff1[125]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.695         ntR1080          
 CLMS_50_241/CECI                                                          r       hdmi_out_inst/buff1[75]/opit_0/CE

 Data arrival time                                                   5.695         Logic Levels: 9  
                                                                                   Logic: 1.752ns(67.229%), Route: 0.854ns(32.771%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.539 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.539         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.577 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       8.040         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074       8.114 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       8.717         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       8.717 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895       9.612         ntclkbufg_2      
 CLMS_50_241/CLK                                                           r       hdmi_out_inst/buff1[75]/opit_0/CLK
 clock pessimism                                         0.188       9.800                          
 clock uncertainty                                      -0.150       9.650                          

 Setup time                                             -0.563       9.087                          

 Data required time                                                  9.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.087                          
 Data arrival time                                                   5.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.392                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/ADDRB[5]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       1.987 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895       2.882         ntclkbufg_2      
 CLMA_78_216/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_78_216/Q0                    tco                   0.182       3.064 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.207       3.271         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/rd_addr [0]
 DRM_82_212/ADB0[5]                                                        r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/ADDRB[5]

 Data arrival time                                                   3.271         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.787%), Route: 0.207ns(53.213%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_2      
 DRM_82_212/CLKB[0]                                                        r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.107       3.008                          

 Data required time                                                  3.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.008                          
 Data arrival time                                                   3.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/ADDRB[5]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       1.987 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895       2.882         ntclkbufg_2      
 CLMA_78_216/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_78_216/Q0                    tco                   0.182       3.064 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.208       3.272         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/rd_addr [0]
 DRM_82_212/ADB1[5]                                                        r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/ADDRB[5]

 Data arrival time                                                   3.272         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.667%), Route: 0.208ns(53.333%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_2      
 DRM_82_212/CLKB[1]                                                        r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.107       3.008                          

 Data required time                                                  3.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.008                          
 Data arrival time                                                   3.272                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/ADDRB[9]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       1.987 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895       2.882         ntclkbufg_2      
 CLMA_78_220/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_78_220/Q0                    tco                   0.182       3.064 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.210       3.274         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/rd_addr [4]
 DRM_82_212/ADB0[9]                                                        r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/ADDRB[9]

 Data arrival time                                                   3.274         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.429%), Route: 0.210ns(53.571%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_2      
 DRM_82_212/CLKB[0]                                                        r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.107       3.008                          

 Data required time                                                  3.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.008                          
 Data arrival time                                                   3.274                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/v_count[8]/opit_0_A2Q21/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   58800.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   58800.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   58801.471         _N19             
 PLL_158_55/CLK_OUT0               td                    0.083   58801.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614   58802.168         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000   58802.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.925   58803.093         ntclkbufg_3      
 CLMS_78_209/CLK                                                           r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_78_209/Q1                    tco                   0.223   58803.316 f       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.412   58803.728         init_rst_inst/rst_value [5]
 CLMA_62_216/Y2                    td                    0.379   58804.107 f       init_rst_inst/N4_30/gateop_perm/Z
                                   net (fanout=2)        0.353   58804.460         _N62670          
 CLMS_62_221/Y1                    td                    0.162   58804.622 r       init_rst_inst/N4_46/gateop/Z
                                   net (fanout=55)       0.081   58804.703         rstn             
 CLMS_62_221/Y0                    td                    0.378   58805.081 f       hdmi_out_inst/hv_cnt_inst/N0/gateop_perm/Z
                                   net (fanout=11)       0.383   58805.464         hdmi_out_inst/hv_cnt_inst/N0
 CLMA_66_204/RS                                                            f       hdmi_out_inst/hv_cnt_inst/v_count[8]/opit_0_A2Q21/RS

 Data arrival time                                               58805.464         Logic Levels: 3  
                                                                                   Logic: 1.142ns(48.165%), Route: 1.229ns(51.835%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   58800.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   58800.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   58801.320         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074   58801.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   58801.997         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000   58801.997 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895   58802.892         ntclkbufg_2      
 CLMA_66_204/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/v_count[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.161   58803.053                          
 clock uncertainty                                      -0.150   58802.903                          

 Setup time                                             -0.270   58802.633                          

 Data required time                                              58802.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58802.633                          
 Data arrival time                                               58805.464                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.831                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   58800.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   58800.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   58801.471         _N19             
 PLL_158_55/CLK_OUT0               td                    0.083   58801.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614   58802.168         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000   58802.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.925   58803.093         ntclkbufg_3      
 CLMS_78_209/CLK                                                           r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_78_209/Q1                    tco                   0.223   58803.316 f       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.412   58803.728         init_rst_inst/rst_value [5]
 CLMA_62_216/Y2                    td                    0.379   58804.107 f       init_rst_inst/N4_30/gateop_perm/Z
                                   net (fanout=2)        0.353   58804.460         _N62670          
 CLMS_62_221/Y1                    td                    0.162   58804.622 r       init_rst_inst/N4_46/gateop/Z
                                   net (fanout=55)       0.081   58804.703         rstn             
 CLMS_62_221/Y0                    td                    0.378   58805.081 f       hdmi_out_inst/hv_cnt_inst/N0/gateop_perm/Z
                                   net (fanout=11)       0.383   58805.464         hdmi_out_inst/hv_cnt_inst/N0
 CLMA_66_208/RS                                                            f       hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/RS

 Data arrival time                                               58805.464         Logic Levels: 3  
                                                                                   Logic: 1.142ns(48.165%), Route: 1.229ns(51.835%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   58800.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   58800.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   58801.320         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074   58801.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   58801.997         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000   58801.997 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895   58802.892         ntclkbufg_2      
 CLMA_66_208/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/CLK
 clock pessimism                                         0.161   58803.053                          
 clock uncertainty                                      -0.150   58802.903                          

 Setup time                                             -0.270   58802.633                          

 Data required time                                              58802.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58802.633                          
 Data arrival time                                               58805.464                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.831                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/v_count[1]/opit_0_A2Q0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   58800.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   58800.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   58801.471         _N19             
 PLL_158_55/CLK_OUT0               td                    0.083   58801.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614   58802.168         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000   58802.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.925   58803.093         ntclkbufg_3      
 CLMS_78_209/CLK                                                           r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_78_209/Q1                    tco                   0.223   58803.316 f       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.412   58803.728         init_rst_inst/rst_value [5]
 CLMA_62_216/Y2                    td                    0.379   58804.107 f       init_rst_inst/N4_30/gateop_perm/Z
                                   net (fanout=2)        0.353   58804.460         _N62670          
 CLMS_62_221/Y1                    td                    0.162   58804.622 r       init_rst_inst/N4_46/gateop/Z
                                   net (fanout=55)       0.081   58804.703         rstn             
 CLMS_62_221/Y0                    td                    0.378   58805.081 f       hdmi_out_inst/hv_cnt_inst/N0/gateop_perm/Z
                                   net (fanout=11)       0.382   58805.463         hdmi_out_inst/hv_cnt_inst/N0
 CLMA_66_200/RS                                                            f       hdmi_out_inst/hv_cnt_inst/v_count[1]/opit_0_A2Q0/RS

 Data arrival time                                               58805.463         Logic Levels: 3  
                                                                                   Logic: 1.142ns(48.186%), Route: 1.228ns(51.814%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   58800.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   58800.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   58801.320         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074   58801.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   58801.997         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000   58801.997 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895   58802.892         ntclkbufg_2      
 CLMA_66_200/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/v_count[1]/opit_0_A2Q0/CLK
 clock pessimism                                         0.161   58803.053                          
 clock uncertainty                                      -0.150   58802.903                          

 Setup time                                             -0.270   58802.633                          

 Data required time                                              58802.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58802.633                          
 Data arrival time                                               58805.463                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.830                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[10]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N19             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.895       2.886         ntclkbufg_3      
 CLMA_90_204/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_90_204/Q3                    tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.068       3.136         _72xx_init_done  
 CLMA_90_205/C1                                                            r       hdmi_out_inst/hv_cnt_inst/h_count[10]/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.136         Logic Levels: 0  
                                                                                   Logic: 0.182ns(72.800%), Route: 0.068ns(27.200%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_2      
 CLMA_90_205/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/h_count[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Hold time                                              -0.094       2.984                          

 Data required time                                                  2.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.984                          
 Data arrival time                                                   3.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.152                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[1]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N19             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.895       2.886         ntclkbufg_3      
 CLMA_90_204/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_90_204/Q3                    tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.147       3.215         _72xx_init_done  
 CLMA_90_201/C3                                                            r       hdmi_out_inst/hv_cnt_inst/h_count[1]/opit_0_L5Q_perm/L3

 Data arrival time                                                   3.215         Logic Levels: 0  
                                                                                   Logic: 0.182ns(55.319%), Route: 0.147ns(44.681%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_2      
 CLMA_90_201/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/h_count[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Hold time                                              -0.199       2.879                          

 Data required time                                                  2.879                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.879                          
 Data arrival time                                                   3.215                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.336                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[9]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N19             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.895       2.886         ntclkbufg_3      
 CLMA_90_204/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_90_204/Q3                    tco                   0.178       3.064 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.273       3.337         _72xx_init_done  
 CLMA_78_204/A0                                                            f       hdmi_out_inst/hv_cnt_inst/h_count[9]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.337         Logic Levels: 0  
                                                                                   Logic: 0.178ns(39.468%), Route: 0.273ns(60.532%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_2      
 CLMA_78_204/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/h_count[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Hold time                                              -0.078       3.000                          

 Data required time                                                  3.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.000                          
 Data arrival time                                                   3.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/vs_out/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4962.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    4962.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000    4965.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925    4966.736         ntclkbufg_0      
 CLMA_70_152/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_70_152/Q0                    tco                   0.221    4966.957 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=24)       0.745    4967.702         ddr_init_done    
 CLMS_62_221/Y2                    td                    0.227    4967.929 f       hdmi_out_inst/N75/gateop_perm/Z
                                   net (fanout=1)        0.170    4968.099         hdmi_out_inst/N75
 CLMA_58_221/Y0                    td                    0.150    4968.249 f       hdmi_out_inst/hv_cnt_inst/N108/gateop_perm/Z
                                   net (fanout=1)        0.140    4968.389         hdmi_out_inst/hv_cnt_inst/N108
 CLMA_58_221/RS                                                            f       hdmi_out_inst/hv_cnt_inst/vs_out/opit_0/RS

 Data arrival time                                                4968.389         Logic Levels: 2  
                                                                                   Logic: 0.598ns(36.177%), Route: 1.055ns(63.823%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    4961.320         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074    4961.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000    4961.997 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    4962.892         ntclkbufg_2      
 CLMA_58_221/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/vs_out/opit_0/CLK
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Setup time                                             -0.270    4962.624                          

 Data required time                                               4962.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.624                          
 Data arrival time                                                4968.389                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.765                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/v_count[8]/opit_0_A2Q21/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4962.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    4962.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000    4965.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925    4966.736         ntclkbufg_0      
 CLMA_70_152/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_70_152/Q0                    tco                   0.221    4966.957 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=24)       0.815    4967.772         ddr_init_done    
 CLMS_62_221/Y0                    td                    0.150    4967.922 f       hdmi_out_inst/hv_cnt_inst/N0/gateop_perm/Z
                                   net (fanout=11)       0.383    4968.305         hdmi_out_inst/hv_cnt_inst/N0
 CLMA_66_204/RS                                                            f       hdmi_out_inst/hv_cnt_inst/v_count[8]/opit_0_A2Q21/RS

 Data arrival time                                                4968.305         Logic Levels: 1  
                                                                                   Logic: 0.371ns(23.646%), Route: 1.198ns(76.354%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    4961.320         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074    4961.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000    4961.997 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    4962.892         ntclkbufg_2      
 CLMA_66_204/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/v_count[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Setup time                                             -0.270    4962.624                          

 Data required time                                               4962.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.624                          
 Data arrival time                                                4968.305                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.681                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4962.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    4962.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000    4965.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925    4966.736         ntclkbufg_0      
 CLMA_70_152/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_70_152/Q0                    tco                   0.221    4966.957 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=24)       0.815    4967.772         ddr_init_done    
 CLMS_62_221/Y0                    td                    0.150    4967.922 f       hdmi_out_inst/hv_cnt_inst/N0/gateop_perm/Z
                                   net (fanout=11)       0.383    4968.305         hdmi_out_inst/hv_cnt_inst/N0
 CLMA_66_208/RS                                                            f       hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/RS

 Data arrival time                                                4968.305         Logic Levels: 1  
                                                                                   Logic: 0.371ns(23.646%), Route: 1.198ns(76.354%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    4961.320         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074    4961.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000    4961.997 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    4962.892         ntclkbufg_2      
 CLMA_66_208/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/CLK
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Setup time                                             -0.270    4962.624                          

 Data required time                                               4962.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.624                          
 Data arrival time                                                4968.305                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.681                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895       6.387         ntclkbufg_0      
 CLMS_78_233/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMS_78_233/Q1                    tco                   0.184       6.571 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.136       6.707         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [3]
 CLMS_78_229/M0                                                            r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                   6.707         Logic Levels: 0  
                                                                                   Logic: 0.184ns(57.500%), Route: 0.136ns(42.500%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_2      
 CLMS_78_229/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Hold time                                              -0.011       3.076                          

 Data required time                                                  3.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.076                          
 Data arrival time                                                   6.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.631                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895       6.387         ntclkbufg_0      
 CLMS_74_217/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMS_74_217/Q1                    tco                   0.184       6.571 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.195       6.766         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [1]
 CLMA_74_216/M0                                                            r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                   6.766         Logic Levels: 0  
                                                                                   Logic: 0.184ns(48.549%), Route: 0.195ns(51.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_2      
 CLMA_74_216/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Hold time                                              -0.011       3.076                          

 Data required time                                                  3.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.076                          
 Data arrival time                                                   6.766                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.690                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895       6.387         ntclkbufg_0      
 CLMS_74_221/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMS_74_221/Q3                    tco                   0.182       6.569 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.271       6.840         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [2]
 CLMS_78_229/CD                                                            r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                   6.840         Logic Levels: 0  
                                                                                   Logic: 0.182ns(40.177%), Route: 0.271ns(59.823%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_2      
 CLMS_78_229/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Hold time                                               0.034       3.121                          

 Data required time                                                  3.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.121                          
 Data arrival time                                                   6.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.719                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N20             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=770)      0.925       3.377         ntclkbufg_1      
 CLMS_78_149/CLK                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_78_149/Q1                    tco                   0.223       3.600 f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=12)       0.541       4.141         hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/wr_addr [1]
                                   td                    0.365       4.506 f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.506         hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/_N4178
 CLMS_78_149/Y3                    td                    0.365       4.871 f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.373       5.244         hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/N2 [3]
 CLMS_78_145/Y3                    td                    0.243       5.487 f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/N3[3]_1/gateop_perm/Z
                                   net (fanout=1)        0.370       5.857         hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/_N64894
                                   td                    0.368       6.225 f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/N107.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.225         hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/N107.co [2]
 CLMA_78_148/Y2                    td                    0.202       6.427 f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/N107.eq_2/gateop_perm/Y
                                   net (fanout=1)        0.480       6.907         hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/N107
 CLMA_90_161/B4                                                            f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.907         Logic Levels: 3  
                                                                                   Logic: 1.766ns(50.028%), Route: 1.764ns(49.972%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                    1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N20             
 USCM_84_108/CLK_USCM              td                    0.000    1002.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=770)      0.895    1003.174         ntclkbufg_1      
 CLMA_90_161/CLK                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.184    1003.358                          
 clock uncertainty                                      -0.050    1003.308                          

 Setup time                                             -0.079    1003.229                          

 Data required time                                               1003.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.229                          
 Data arrival time                                                   6.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.322                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in_inst/a[8]/opit_0_A2Q21/CLK
Endpoint    : hdmi_in_inst/a[22]/opit_0_A2Q21/RS
Path Group  : top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N20             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=770)      0.925       3.377         ntclkbufg_1      
 CLMS_94_217/CLK                                                           r       hdmi_in_inst/a[8]/opit_0_A2Q21/CLK

 CLMS_94_217/Q3                    tco                   0.220       3.597 f       hdmi_in_inst/a[8]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.253       3.850         hdmi_in_inst/a [8]
 CLMA_90_217/Y0                    td                    0.378       4.228 f       hdmi_in_inst/N331_8/gateop_perm/Z
                                   net (fanout=1)        0.251       4.479         hdmi_in_inst/_N64841
 CLMA_94_212/Y0                    td                    0.162       4.641 r       hdmi_in_inst/N331_21/gateop_perm/Z
                                   net (fanout=1)        0.272       4.913         hdmi_in_inst/_N64854
 CLMA_94_224/Y1                    td                    0.162       5.075 r       hdmi_in_inst/N331_24/gateop_perm/Z
                                   net (fanout=2)        0.159       5.234         hdmi_in_inst/N331
 CLMA_94_228/Y0                    td                    0.264       5.498 f       hdmi_in_inst/N467/gateop_perm/Z
                                   net (fanout=3)        0.273       5.771         hdmi_in_inst/N467
 CLMS_94_213/RSCO                  td                    0.113       5.884 f       hdmi_in_inst/a[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.884         ntR929           
 CLMS_94_217/RSCO                  td                    0.113       5.997 f       hdmi_in_inst/a[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.997         ntR928           
 CLMS_94_221/RSCO                  td                    0.113       6.110 f       hdmi_in_inst/a[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.110         ntR927           
 CLMS_94_225/RSCO                  td                    0.113       6.223 f       hdmi_in_inst/a[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.223         ntR926           
 CLMS_94_229/RSCO                  td                    0.113       6.336 f       hdmi_in_inst/a[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.336         ntR925           
 CLMS_94_233/RSCI                                                          f       hdmi_in_inst/a[22]/opit_0_A2Q21/RS

 Data arrival time                                                   6.336         Logic Levels: 9  
                                                                                   Logic: 1.751ns(59.175%), Route: 1.208ns(40.825%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                    1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N20             
 USCM_84_108/CLK_USCM              td                    0.000    1002.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=770)      0.895    1003.174         ntclkbufg_1      
 CLMS_94_233/CLK                                                           r       hdmi_in_inst/a[22]/opit_0_A2Q21/CLK
 clock pessimism                                         0.188    1003.362                          
 clock uncertainty                                      -0.050    1003.312                          

 Setup time                                             -0.269    1003.043                          

 Data required time                                               1003.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.043                          
 Data arrival time                                                   6.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.707                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in_inst/a[8]/opit_0_A2Q21/CLK
Endpoint    : hdmi_in_inst/a[23]/opit_0_AQ/RS
Path Group  : top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N20             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=770)      0.925       3.377         ntclkbufg_1      
 CLMS_94_217/CLK                                                           r       hdmi_in_inst/a[8]/opit_0_A2Q21/CLK

 CLMS_94_217/Q3                    tco                   0.220       3.597 f       hdmi_in_inst/a[8]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.253       3.850         hdmi_in_inst/a [8]
 CLMA_90_217/Y0                    td                    0.378       4.228 f       hdmi_in_inst/N331_8/gateop_perm/Z
                                   net (fanout=1)        0.251       4.479         hdmi_in_inst/_N64841
 CLMA_94_212/Y0                    td                    0.162       4.641 r       hdmi_in_inst/N331_21/gateop_perm/Z
                                   net (fanout=1)        0.272       4.913         hdmi_in_inst/_N64854
 CLMA_94_224/Y1                    td                    0.162       5.075 r       hdmi_in_inst/N331_24/gateop_perm/Z
                                   net (fanout=2)        0.159       5.234         hdmi_in_inst/N331
 CLMA_94_228/Y0                    td                    0.264       5.498 f       hdmi_in_inst/N467/gateop_perm/Z
                                   net (fanout=3)        0.273       5.771         hdmi_in_inst/N467
 CLMS_94_213/RSCO                  td                    0.113       5.884 f       hdmi_in_inst/a[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.884         ntR929           
 CLMS_94_217/RSCO                  td                    0.113       5.997 f       hdmi_in_inst/a[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.997         ntR928           
 CLMS_94_221/RSCO                  td                    0.113       6.110 f       hdmi_in_inst/a[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.110         ntR927           
 CLMS_94_225/RSCO                  td                    0.113       6.223 f       hdmi_in_inst/a[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.223         ntR926           
 CLMS_94_229/RSCO                  td                    0.113       6.336 f       hdmi_in_inst/a[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.336         ntR925           
 CLMS_94_233/RSCI                                                          f       hdmi_in_inst/a[23]/opit_0_AQ/RS

 Data arrival time                                                   6.336         Logic Levels: 9  
                                                                                   Logic: 1.751ns(59.175%), Route: 1.208ns(40.825%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                    1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N20             
 USCM_84_108/CLK_USCM              td                    0.000    1002.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=770)      0.895    1003.174         ntclkbufg_1      
 CLMS_94_233/CLK                                                           r       hdmi_in_inst/a[23]/opit_0_AQ/CLK
 clock pessimism                                         0.188    1003.362                          
 clock uncertainty                                      -0.050    1003.312                          

 Setup time                                             -0.269    1003.043                          

 Data required time                                               1003.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.043                          
 Data arrival time                                                   6.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.707                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in_inst/fifo_wdata[47]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/DIA[16]
Path Group  : top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N20             
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=770)      0.895       3.174         ntclkbufg_1      
 CLMA_58_185/CLK                                                           r       hdmi_in_inst/fifo_wdata[47]/opit_0_L5Q_perm/CLK

 CLMA_58_185/Q3                    tco                   0.178       3.352 f       hdmi_in_inst/fifo_wdata[47]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.164       3.516         hdmi_in_inst/fifo_wdata [47]
 DRM_54_168/DA1[16]                                                        f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/DIA[16]

 Data arrival time                                                   3.516         Logic Levels: 0  
                                                                                   Logic: 0.178ns(52.047%), Route: 0.164ns(47.953%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N20             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=770)      0.925       3.377         ntclkbufg_1      
 DRM_54_168/CLKA[1]                                                        r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.114       3.307                          

 Data required time                                                  3.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.307                          
 Data arrival time                                                   3.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.209                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in_inst/fifo_wdata[40]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/DIA[9]
Path Group  : top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N20             
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=770)      0.895       3.174         ntclkbufg_1      
 CLMA_58_185/CLK                                                           r       hdmi_in_inst/fifo_wdata[40]/opit_0_L5Q_perm/CLK

 CLMA_58_185/Q1                    tco                   0.180       3.354 f       hdmi_in_inst/fifo_wdata[40]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.165       3.519         hdmi_in_inst/fifo_wdata [40]
 DRM_54_168/DA1[9]                                                         f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/DIA[9]

 Data arrival time                                                   3.519         Logic Levels: 0  
                                                                                   Logic: 0.180ns(52.174%), Route: 0.165ns(47.826%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N20             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=770)      0.925       3.377         ntclkbufg_1      
 DRM_54_168/CLKA[1]                                                        r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.114       3.307                          

 Data required time                                                  3.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.307                          
 Data arrival time                                                   3.519                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in_inst/fifo_wdata[176]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/DIB[0]
Path Group  : top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N20             
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=770)      0.895       3.174         ntclkbufg_1      
 CLMA_50_140/CLK                                                           r       hdmi_in_inst/fifo_wdata[176]/opit_0_L5Q_perm/CLK

 CLMA_50_140/Q1                    tco                   0.180       3.354 f       hdmi_in_inst/fifo_wdata[176]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.149       3.503         hdmi_in_inst/fifo_wdata [176]
 DRM_54_128/DB1[0]                                                         f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/DIB[0]

 Data arrival time                                                   3.503         Logic Levels: 0  
                                                                                   Logic: 0.180ns(54.711%), Route: 0.149ns(45.289%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N20             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=770)      0.925       3.377         ntclkbufg_1      
 DRM_54_128/CLKA[1]                                                        r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.095       3.288                          

 Data required time                                                  3.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.288                          
 Data arrival time                                                   3.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.215                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_46_193/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_46_193/Q1                    tco                   0.223       3.590 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=605)      0.979       4.569         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMA_74_240/RS                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.569         Logic Levels: 0  
                                                                                   Logic: 0.223ns(18.552%), Route: 0.979ns(81.448%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_74_240/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                          -0.476      22.822                          

 Data required time                                                 22.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.822                          
 Data arrival time                                                   4.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.253                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_46_193/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_46_193/Q1                    tco                   0.223       3.590 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=605)      0.923       4.513         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMA_62_248/RS                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   4.513         Logic Levels: 0  
                                                                                   Logic: 0.223ns(19.459%), Route: 0.923ns(80.541%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_62_248/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                          -0.476      22.822                          

 Data required time                                                 22.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.822                          
 Data arrival time                                                   4.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.309                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_46_193/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_46_193/Q1                    tco                   0.223       3.590 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=605)      0.923       4.513         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMA_62_248/RS                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   4.513         Logic Levels: 0  
                                                                                   Logic: 0.223ns(19.459%), Route: 0.923ns(80.541%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      22.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_62_248/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                          -0.476      22.822                          

 Data required time                                                 22.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.822                          
 Data arrival time                                                   4.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.309                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_74_209/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_74_209/Q0                    tco                   0.182       3.347 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.197       3.544         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/logic_rstn
 CLMA_70_208/RS                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RS

 Data arrival time                                                   3.544         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.021%), Route: 0.197ns(51.979%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_70_208/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                           -0.187       2.997                          

 Data required time                                                  2.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.997                          
 Data arrival time                                                   3.544                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.547                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_74_209/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_74_209/Q0                    tco                   0.182       3.347 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.197       3.544         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/logic_rstn
 CLMA_70_208/RS                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   3.544         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.021%), Route: 0.197ns(51.979%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_70_208/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                           -0.187       2.997                          

 Data required time                                                  2.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.997                          
 Data arrival time                                                   3.544                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.547                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_74_209/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_74_209/Q0                    tco                   0.182       3.347 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.197       3.544         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/logic_rstn
 CLMA_70_208/RS                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   3.544         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.021%), Route: 0.197ns(51.979%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_70_208/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                           -0.187       2.997                          

 Data required time                                                  2.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.997                          
 Data arrival time                                                   3.544                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.547                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925       6.736         ntclkbufg_0      
 CLMS_70_225/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_70_225/Q1                    tco                   0.223       6.959 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=791)      1.709       8.668         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_100/RSCO                  td                    0.105       8.773 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.773         ntR878           
 CLMA_10_104/RSCO                  td                    0.105       8.878 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.878         ntR877           
 CLMA_10_108/RSCO                  td                    0.105       8.983 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.983         ntR876           
 CLMA_10_112/RSCO                  td                    0.105       9.088 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       9.088         ntR875           
 CLMA_10_116/RSCO                  td                    0.105       9.193 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.193         ntR874           
 CLMA_10_120/RSCO                  td                    0.105       9.298 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.298         ntR873           
 CLMA_10_124/RSCO                  td                    0.105       9.403 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.403         ntR872           
 CLMA_10_128/RSCO                  td                    0.105       9.508 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000       9.508         ntR871           
 CLMA_10_132/RSCO                  td                    0.105       9.613 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.613         ntR870           
 CLMA_10_136/RSCO                  td                    0.105       9.718 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.718         ntR869           
 CLMA_10_140/RSCO                  td                    0.105       9.823 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.823         ntR868           
 CLMA_10_144/RSCO                  td                    0.105       9.928 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.928         ntR867           
 CLMA_10_148/RSCO                  td                    0.105      10.033 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000      10.033         ntR866           
 CLMA_10_152/RSCO                  td                    0.105      10.138 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.138         ntR865           
 CLMA_10_156/RSCO                  td                    0.105      10.243 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      10.243         ntR864           
 CLMA_10_160/RSCO                  td                    0.105      10.348 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.348         ntR863           
 CLMA_10_164/RSCO                  td                    0.105      10.453 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.453         ntR862           
 CLMA_10_168/RSCO                  td                    0.105      10.558 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      10.558         ntR861           
 CLMA_10_172/RSCO                  td                    0.105      10.663 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.663         ntR860           
 CLMA_10_176/RSCO                  td                    0.105      10.768 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.768         ntR859           
 CLMA_10_180/RSCO                  td                    0.105      10.873 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.873         ntR858           
 CLMA_10_184/RSCO                  td                    0.105      10.978 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      10.978         ntR857           
 CLMA_10_192/RSCO                  td                    0.105      11.083 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[43]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      11.083         ntR856           
 CLMA_10_196/RSCO                  td                    0.105      11.188 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.188         ntR855           
 CLMA_10_200/RSCI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.188         Logic Levels: 24 
                                                                                   Logic: 2.743ns(61.613%), Route: 1.709ns(38.387%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895      16.387         ntclkbufg_0      
 CLMA_10_200/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  11.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.179                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[3]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925       6.736         ntclkbufg_0      
 CLMS_70_225/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_70_225/Q1                    tco                   0.223       6.959 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=791)      1.709       8.668         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_100/RSCO                  td                    0.105       8.773 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.773         ntR878           
 CLMA_10_104/RSCO                  td                    0.105       8.878 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.878         ntR877           
 CLMA_10_108/RSCO                  td                    0.105       8.983 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.983         ntR876           
 CLMA_10_112/RSCO                  td                    0.105       9.088 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       9.088         ntR875           
 CLMA_10_116/RSCO                  td                    0.105       9.193 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.193         ntR874           
 CLMA_10_120/RSCO                  td                    0.105       9.298 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.298         ntR873           
 CLMA_10_124/RSCO                  td                    0.105       9.403 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.403         ntR872           
 CLMA_10_128/RSCO                  td                    0.105       9.508 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000       9.508         ntR871           
 CLMA_10_132/RSCO                  td                    0.105       9.613 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.613         ntR870           
 CLMA_10_136/RSCO                  td                    0.105       9.718 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.718         ntR869           
 CLMA_10_140/RSCO                  td                    0.105       9.823 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.823         ntR868           
 CLMA_10_144/RSCO                  td                    0.105       9.928 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.928         ntR867           
 CLMA_10_148/RSCO                  td                    0.105      10.033 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000      10.033         ntR866           
 CLMA_10_152/RSCO                  td                    0.105      10.138 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.138         ntR865           
 CLMA_10_156/RSCO                  td                    0.105      10.243 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      10.243         ntR864           
 CLMA_10_160/RSCO                  td                    0.105      10.348 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.348         ntR863           
 CLMA_10_164/RSCO                  td                    0.105      10.453 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.453         ntR862           
 CLMA_10_168/RSCO                  td                    0.105      10.558 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      10.558         ntR861           
 CLMA_10_172/RSCO                  td                    0.105      10.663 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.663         ntR860           
 CLMA_10_176/RSCO                  td                    0.105      10.768 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.768         ntR859           
 CLMA_10_180/RSCO                  td                    0.105      10.873 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.873         ntR858           
 CLMA_10_184/RSCO                  td                    0.105      10.978 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      10.978         ntR857           
 CLMA_10_192/RSCO                  td                    0.105      11.083 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[43]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      11.083         ntR856           
 CLMA_10_196/RSCO                  td                    0.105      11.188 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.188         ntR855           
 CLMA_10_200/RSCI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.188         Logic Levels: 24 
                                                                                   Logic: 2.743ns(61.613%), Route: 1.709ns(38.387%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895      16.387         ntclkbufg_0      
 CLMA_10_200/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  11.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.179                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[4]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925       6.736         ntclkbufg_0      
 CLMS_70_225/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_70_225/Q1                    tco                   0.223       6.959 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=791)      1.709       8.668         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_100/RSCO                  td                    0.105       8.773 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.773         ntR878           
 CLMA_10_104/RSCO                  td                    0.105       8.878 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.878         ntR877           
 CLMA_10_108/RSCO                  td                    0.105       8.983 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.983         ntR876           
 CLMA_10_112/RSCO                  td                    0.105       9.088 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       9.088         ntR875           
 CLMA_10_116/RSCO                  td                    0.105       9.193 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.193         ntR874           
 CLMA_10_120/RSCO                  td                    0.105       9.298 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.298         ntR873           
 CLMA_10_124/RSCO                  td                    0.105       9.403 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.403         ntR872           
 CLMA_10_128/RSCO                  td                    0.105       9.508 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000       9.508         ntR871           
 CLMA_10_132/RSCO                  td                    0.105       9.613 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.613         ntR870           
 CLMA_10_136/RSCO                  td                    0.105       9.718 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.718         ntR869           
 CLMA_10_140/RSCO                  td                    0.105       9.823 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.823         ntR868           
 CLMA_10_144/RSCO                  td                    0.105       9.928 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.928         ntR867           
 CLMA_10_148/RSCO                  td                    0.105      10.033 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000      10.033         ntR866           
 CLMA_10_152/RSCO                  td                    0.105      10.138 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.138         ntR865           
 CLMA_10_156/RSCO                  td                    0.105      10.243 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      10.243         ntR864           
 CLMA_10_160/RSCO                  td                    0.105      10.348 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.348         ntR863           
 CLMA_10_164/RSCO                  td                    0.105      10.453 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.453         ntR862           
 CLMA_10_168/RSCO                  td                    0.105      10.558 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      10.558         ntR861           
 CLMA_10_172/RSCO                  td                    0.105      10.663 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.663         ntR860           
 CLMA_10_176/RSCO                  td                    0.105      10.768 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.768         ntR859           
 CLMA_10_180/RSCO                  td                    0.105      10.873 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.873         ntR858           
 CLMA_10_184/RSCO                  td                    0.105      10.978 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      10.978         ntR857           
 CLMA_10_192/RSCO                  td                    0.105      11.083 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[43]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      11.083         ntR856           
 CLMA_10_196/RSCO                  td                    0.105      11.188 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.188         ntR855           
 CLMA_10_200/RSCI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.188         Logic Levels: 24 
                                                                                   Logic: 2.743ns(61.613%), Route: 1.709ns(38.387%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895      16.387         ntclkbufg_0      
 CLMA_10_200/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_ck_check_seq[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  11.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.179                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895       6.387         ntclkbufg_0      
 CLMA_22_144/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_22_144/Q0                    tco                   0.182       6.569 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.338       6.907         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_152/RST_TRAINING_N                                                 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   6.907         Logic Levels: 0  
                                                                                   Logic: 0.182ns(35.000%), Route: 0.338ns(65.000%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925       6.736         ntclkbufg_0      
 DQSL_6_152/CLK_REGIONAL                                                   r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                           -0.007       6.599                          

 Data required time                                                  6.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.599                          
 Data arrival time                                                   6.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895       6.387         ntclkbufg_0      
 CLMA_14_212/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_14_212/Q1                    tco                   0.184       6.571 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.359       6.930         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_204/RSCO                  td                    0.092       7.022 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.022         ntR854           
 CLMA_10_208/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.022         Logic Levels: 1  
                                                                                   Logic: 0.276ns(43.465%), Route: 0.359ns(56.535%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925       6.736         ntclkbufg_0      
 CLMA_10_208/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   7.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.416                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895       6.387         ntclkbufg_0      
 CLMA_14_212/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_14_212/Q1                    tco                   0.184       6.571 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.359       6.930         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_204/RSCO                  td                    0.092       7.022 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.022         ntR854           
 CLMA_10_208/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.022         Logic Levels: 1  
                                                                                   Logic: 0.276ns(43.465%), Route: 0.359ns(56.535%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925       6.736         ntclkbufg_0      
 CLMA_10_208/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   7.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.416                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.925       3.093         ntclkbufg_3      
 CLMS_78_209/CLK                                                           r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_78_209/Q0                    tco                   0.221       3.314 f       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.413       3.727         init_rst_inst/rst_value [4]
 CLMA_62_220/Y3                    td                    0.360       4.087 f       init_rst_inst/N4_26/gateop_perm/Z
                                   net (fanout=2)        0.256       4.343         _N62666          
 CLMA_58_221/Y2                    td                    0.379       4.722 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/gateop_perm/Z
                                   net (fanout=1051)     1.423       6.145         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
 CLMS_74_145/RS                                                            f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.145         Logic Levels: 2  
                                                                                   Logic: 0.960ns(31.455%), Route: 2.092ns(68.545%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895      16.387         ntclkbufg_0      
 CLMS_74_145/CLK                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Recovery time                                          -0.476      15.713                          

 Data required time                                                 15.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.713                          
 Data arrival time                                                   6.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.568                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.925       3.093         ntclkbufg_3      
 CLMS_78_209/CLK                                                           r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_78_209/Q0                    tco                   0.221       3.314 f       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.413       3.727         init_rst_inst/rst_value [4]
 CLMA_62_220/Y3                    td                    0.360       4.087 f       init_rst_inst/N4_26/gateop_perm/Z
                                   net (fanout=2)        0.256       4.343         _N62666          
 CLMA_58_221/Y2                    td                    0.379       4.722 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/gateop_perm/Z
                                   net (fanout=1051)     1.423       6.145         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
 CLMS_74_145/RS                                                            f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/RS

 Data arrival time                                                   6.145         Logic Levels: 2  
                                                                                   Logic: 0.960ns(31.455%), Route: 2.092ns(68.545%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895      16.387         ntclkbufg_0      
 CLMS_74_145/CLK                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Recovery time                                          -0.476      15.713                          

 Data required time                                                 15.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.713                          
 Data arrival time                                                   6.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.568                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.925       3.093         ntclkbufg_3      
 CLMS_78_209/CLK                                                           r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_78_209/Q0                    tco                   0.221       3.314 f       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.413       3.727         init_rst_inst/rst_value [4]
 CLMA_62_220/Y3                    td                    0.360       4.087 f       init_rst_inst/N4_26/gateop_perm/Z
                                   net (fanout=2)        0.256       4.343         _N62666          
 CLMA_58_221/Y2                    td                    0.379       4.722 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/gateop_perm/Z
                                   net (fanout=1051)     1.423       6.145         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
 CLMS_74_145/RS                                                            f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RS

 Data arrival time                                                   6.145         Logic Levels: 2  
                                                                                   Logic: 0.960ns(31.455%), Route: 2.092ns(68.545%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895      16.387         ntclkbufg_0      
 CLMS_74_145/CLK                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Recovery time                                          -0.476      15.713                          

 Data required time                                                 15.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.713                          
 Data arrival time                                                   6.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.568                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[23]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N19             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.895       2.886         ntclkbufg_3      
 CLMS_78_225/CLK                                                           r       init_rst_inst/cnt_rst/cnt[23]/opit_0_inv_A2Q21/CLK

 CLMS_78_225/Q3                    tco                   0.182       3.068 r       init_rst_inst/cnt_rst/cnt[23]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.214       3.282         init_rst_inst/rst_value [23]
 CLMS_62_225/Y2                    td                    0.130       3.412 r       init_rst_inst/N4_42/gateop_perm/Z
                                   net (fanout=2)        0.200       3.612         _N62682          
 CLMA_58_221/Y2                    td                    0.130       3.742 r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/gateop_perm/Z
                                   net (fanout=1051)     0.293       4.035         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
 CLMS_70_217/RS                                                            r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   4.035         Logic Levels: 2  
                                                                                   Logic: 0.442ns(38.468%), Route: 0.707ns(61.532%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925       6.736         ntclkbufg_0      
 CLMS_70_217/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Removal time                                           -0.187       6.747                          

 Data required time                                                  6.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.747                          
 Data arrival time                                                   4.035                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.712                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[23]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N19             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.895       2.886         ntclkbufg_3      
 CLMS_78_225/CLK                                                           r       init_rst_inst/cnt_rst/cnt[23]/opit_0_inv_A2Q21/CLK

 CLMS_78_225/Q3                    tco                   0.182       3.068 r       init_rst_inst/cnt_rst/cnt[23]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.214       3.282         init_rst_inst/rst_value [23]
 CLMS_62_225/Y2                    td                    0.130       3.412 r       init_rst_inst/N4_42/gateop_perm/Z
                                   net (fanout=2)        0.200       3.612         _N62682          
 CLMA_58_221/Y2                    td                    0.130       3.742 r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/gateop_perm/Z
                                   net (fanout=1051)     0.437       4.179         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
 CLMS_74_217/RSCO                  td                    0.085       4.264 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RSOUT
                                   net (fanout=2)        0.000       4.264         ntR507           
 CLMS_74_221/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.264         Logic Levels: 3  
                                                                                   Logic: 0.527ns(38.244%), Route: 0.851ns(61.756%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925       6.736         ntclkbufg_0      
 CLMS_74_221/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Removal time                                            0.000       6.934                          

 Data required time                                                  6.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.934                          
 Data arrival time                                                   4.264                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.670                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[23]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N19             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.895       2.886         ntclkbufg_3      
 CLMS_78_225/CLK                                                           r       init_rst_inst/cnt_rst/cnt[23]/opit_0_inv_A2Q21/CLK

 CLMS_78_225/Q3                    tco                   0.182       3.068 r       init_rst_inst/cnt_rst/cnt[23]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.214       3.282         init_rst_inst/rst_value [23]
 CLMS_62_225/Y2                    td                    0.130       3.412 r       init_rst_inst/N4_42/gateop_perm/Z
                                   net (fanout=2)        0.200       3.612         _N62682          
 CLMA_58_221/Y2                    td                    0.130       3.742 r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/gateop_perm/Z
                                   net (fanout=1051)     0.437       4.179         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
 CLMS_74_217/RSCO                  td                    0.085       4.264 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RSOUT
                                   net (fanout=2)        0.000       4.264         ntR507           
 CLMS_74_221/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RS

 Data arrival time                                                   4.264         Logic Levels: 3  
                                                                                   Logic: 0.527ns(38.244%), Route: 0.851ns(61.756%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925       6.736         ntclkbufg_0      
 CLMS_74_221/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Removal time                                            0.000       6.934                          

 Data required time                                                  6.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.934                          
 Data arrival time                                                   4.264                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.670                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.925       3.093         ntclkbufg_3      
 CLMS_78_209/CLK                                                           r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_78_209/Q0                    tco                   0.221       3.314 f       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.413       3.727         init_rst_inst/rst_value [4]
 CLMA_62_220/Y3                    td                    0.360       4.087 f       init_rst_inst/N4_26/gateop_perm/Z
                                   net (fanout=2)        0.256       4.343         _N62666          
 CLMA_58_221/Y2                    td                    0.379       4.722 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/gateop_perm/Z
                                   net (fanout=1051)     2.109       6.831         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
 CLMA_230_144/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   6.831         Logic Levels: 2  
                                                                                   Logic: 0.960ns(25.682%), Route: 2.778ns(74.318%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N19             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000     101.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.895     102.886         ntclkbufg_3      
 CLMA_230_144/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.177     103.063                          
 clock uncertainty                                      -0.150     102.913                          

 Recovery time                                          -0.476     102.437                          

 Data required time                                                102.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.437                          
 Data arrival time                                                   6.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.606                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[23]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N19             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.895       2.886         ntclkbufg_3      
 CLMS_78_225/CLK                                                           r       init_rst_inst/cnt_rst/cnt[23]/opit_0_inv_A2Q21/CLK

 CLMS_78_225/Q3                    tco                   0.182       3.068 r       init_rst_inst/cnt_rst/cnt[23]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.214       3.282         init_rst_inst/rst_value [23]
 CLMS_62_225/Y2                    td                    0.130       3.412 r       init_rst_inst/N4_42/gateop_perm/Z
                                   net (fanout=2)        0.200       3.612         _N62682          
 CLMA_58_221/Y2                    td                    0.130       3.742 r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0/gateop_perm/Z
                                   net (fanout=1051)     1.667       5.409         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/N0
 CLMA_230_144/RS                                                           r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.409         Logic Levels: 2  
                                                                                   Logic: 0.442ns(17.519%), Route: 2.081ns(82.481%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.925       3.093         ntclkbufg_3      
 CLMA_230_144/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.177       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Removal time                                           -0.187       2.729                          

 Data required time                                                  2.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.729                          
 Data arrival time                                                   5.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.680                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4962.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    4962.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000    4965.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925    4966.736         ntclkbufg_0      
 CLMA_70_152/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_70_152/Q0                    tco                   0.221    4966.957 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=24)       0.750    4967.707         ddr_init_done    
 CLMS_62_221/Y3                    td                    0.222    4967.929 f       hdmi_out_inst/N82_inv/gateop_perm/Z
                                   net (fanout=23)       0.610    4968.539         hdmi_out_inst/N82
 CLMA_90_217/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                4968.539         Logic Levels: 1  
                                                                                   Logic: 0.443ns(24.570%), Route: 1.360ns(75.430%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    4961.320         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074    4961.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000    4961.997 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    4962.892         ntclkbufg_2      
 CLMA_90_217/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Recovery time                                          -0.476    4962.418                          

 Data required time                                               4962.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.418                          
 Data arrival time                                                4968.539                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.121                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4962.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    4962.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000    4965.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925    4966.736         ntclkbufg_0      
 CLMA_70_152/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_70_152/Q0                    tco                   0.221    4966.957 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=24)       0.750    4967.707         ddr_init_done    
 CLMS_62_221/Y3                    td                    0.222    4967.929 f       hdmi_out_inst/N82_inv/gateop_perm/Z
                                   net (fanout=23)       0.520    4968.449         hdmi_out_inst/N82
 CLMA_90_225/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                4968.449         Logic Levels: 1  
                                                                                   Logic: 0.443ns(25.861%), Route: 1.270ns(74.139%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    4961.320         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074    4961.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000    4961.997 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    4962.892         ntclkbufg_2      
 CLMA_90_225/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Recovery time                                          -0.476    4962.418                          

 Data required time                                               4962.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.418                          
 Data arrival time                                                4968.449                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.031                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4962.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    4962.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000    4965.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925    4966.736         ntclkbufg_0      
 CLMA_70_152/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_70_152/Q0                    tco                   0.221    4966.957 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=24)       0.750    4967.707         ddr_init_done    
 CLMS_62_221/Y3                    td                    0.222    4967.929 f       hdmi_out_inst/N82_inv/gateop_perm/Z
                                   net (fanout=23)       0.492    4968.421         hdmi_out_inst/N82
 CLMA_78_208/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                4968.421         Logic Levels: 1  
                                                                                   Logic: 0.443ns(26.291%), Route: 1.242ns(73.709%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    4961.320         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074    4961.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000    4961.997 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    4962.892         ntclkbufg_2      
 CLMA_78_208/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Recovery time                                          -0.476    4962.418                          

 Data required time                                               4962.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.418                          
 Data arrival time                                                4968.421                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.003                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895       6.387         ntclkbufg_0      
 CLMA_70_152/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_70_152/Q0                    tco                   0.182       6.569 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=24)       0.562       7.131         ddr_init_done    
 CLMS_62_221/Y3                    td                    0.158       7.289 r       hdmi_out_inst/N82_inv/gateop_perm/Z
                                   net (fanout=23)       0.293       7.582         hdmi_out_inst/N82
 CLMA_74_216/RSCO                  td                    0.085       7.667 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RSOUT
                                   net (fanout=5)        0.000       7.667         ntR9             
 CLMA_74_220/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.667         Logic Levels: 2  
                                                                                   Logic: 0.425ns(33.203%), Route: 0.855ns(66.797%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_2      
 CLMA_74_220/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Removal time                                            0.000       3.087                          

 Data required time                                                  3.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.087                          
 Data arrival time                                                   7.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.580                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895       6.387         ntclkbufg_0      
 CLMA_70_152/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_70_152/Q0                    tco                   0.182       6.569 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=24)       0.562       7.131         ddr_init_done    
 CLMS_62_221/Y3                    td                    0.158       7.289 r       hdmi_out_inst/N82_inv/gateop_perm/Z
                                   net (fanout=23)       0.293       7.582         hdmi_out_inst/N82
 CLMA_74_216/RSCO                  td                    0.085       7.667 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RSOUT
                                   net (fanout=5)        0.000       7.667         ntR9             
 CLMA_74_220/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS

 Data arrival time                                                   7.667         Logic Levels: 2  
                                                                                   Logic: 0.425ns(33.203%), Route: 0.855ns(66.797%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_2      
 CLMA_74_220/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Removal time                                            0.000       3.087                          

 Data required time                                                  3.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.087                          
 Data arrival time                                                   7.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.580                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.895       6.387         ntclkbufg_0      
 CLMA_70_152/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_70_152/Q0                    tco                   0.182       6.569 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=24)       0.562       7.131         ddr_init_done    
 CLMS_62_221/Y3                    td                    0.158       7.289 r       hdmi_out_inst/N82_inv/gateop_perm/Z
                                   net (fanout=23)       0.293       7.582         hdmi_out_inst/N82
 CLMA_74_216/RSCO                  td                    0.085       7.667 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RSOUT
                                   net (fanout=5)        0.000       7.667         ntR9             
 CLMA_74_220/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/RS

 Data arrival time                                                   7.667         Logic Levels: 2  
                                                                                   Logic: 0.425ns(33.203%), Route: 0.855ns(66.797%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_2      
 CLMA_74_220/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Removal time                                            0.000       3.087                          

 Data required time                                                  3.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.087                          
 Data arrival time                                                   7.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.580                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   58800.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   58800.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   58801.471         _N19             
 PLL_158_55/CLK_OUT0               td                    0.083   58801.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614   58802.168         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000   58802.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.925   58803.093         ntclkbufg_3      
 CLMS_78_209/CLK                                                           r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_78_209/Q1                    tco                   0.223   58803.316 f       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.412   58803.728         init_rst_inst/rst_value [5]
 CLMA_62_216/Y2                    td                    0.379   58804.107 f       init_rst_inst/N4_30/gateop_perm/Z
                                   net (fanout=2)        0.353   58804.460         _N62670          
 CLMS_62_221/Y1                    td                    0.162   58804.622 r       init_rst_inst/N4_46/gateop/Z
                                   net (fanout=55)       0.081   58804.703         rstn             
 CLMS_62_221/Y3                    td                    0.243   58804.946 f       hdmi_out_inst/N82_inv/gateop_perm/Z
                                   net (fanout=23)       0.610   58805.556         hdmi_out_inst/N82
 CLMA_90_217/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                               58805.556         Logic Levels: 3  
                                                                                   Logic: 1.007ns(40.885%), Route: 1.456ns(59.115%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   58800.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   58800.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   58801.320         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074   58801.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   58801.997         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000   58801.997 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895   58802.892         ntclkbufg_2      
 CLMA_90_217/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.161   58803.053                          
 clock uncertainty                                      -0.150   58802.903                          

 Recovery time                                          -0.476   58802.427                          

 Data required time                                              58802.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58802.427                          
 Data arrival time                                               58805.556                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.129                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   58800.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   58800.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   58801.471         _N19             
 PLL_158_55/CLK_OUT0               td                    0.083   58801.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614   58802.168         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000   58802.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.925   58803.093         ntclkbufg_3      
 CLMS_78_209/CLK                                                           r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_78_209/Q1                    tco                   0.223   58803.316 f       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.412   58803.728         init_rst_inst/rst_value [5]
 CLMA_62_216/Y2                    td                    0.379   58804.107 f       init_rst_inst/N4_30/gateop_perm/Z
                                   net (fanout=2)        0.353   58804.460         _N62670          
 CLMS_62_221/Y1                    td                    0.162   58804.622 r       init_rst_inst/N4_46/gateop/Z
                                   net (fanout=55)       0.081   58804.703         rstn             
 CLMS_62_221/Y3                    td                    0.243   58804.946 f       hdmi_out_inst/N82_inv/gateop_perm/Z
                                   net (fanout=23)       0.520   58805.466         hdmi_out_inst/N82
 CLMA_90_225/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                               58805.466         Logic Levels: 3  
                                                                                   Logic: 1.007ns(42.436%), Route: 1.366ns(57.564%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   58800.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   58800.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   58801.320         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074   58801.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   58801.997         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000   58801.997 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895   58802.892         ntclkbufg_2      
 CLMA_90_225/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.161   58803.053                          
 clock uncertainty                                      -0.150   58802.903                          

 Recovery time                                          -0.476   58802.427                          

 Data required time                                              58802.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58802.427                          
 Data arrival time                                               58805.466                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.039                          
====================================================================================================

====================================================================================================

Startpoint  : init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   58800.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   58800.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   58801.471         _N19             
 PLL_158_55/CLK_OUT0               td                    0.083   58801.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614   58802.168         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000   58802.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.925   58803.093         ntclkbufg_3      
 CLMS_78_209/CLK                                                           r       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_78_209/Q1                    tco                   0.223   58803.316 f       init_rst_inst/cnt_rst/cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.412   58803.728         init_rst_inst/rst_value [5]
 CLMA_62_216/Y2                    td                    0.379   58804.107 f       init_rst_inst/N4_30/gateop_perm/Z
                                   net (fanout=2)        0.353   58804.460         _N62670          
 CLMS_62_221/Y1                    td                    0.162   58804.622 r       init_rst_inst/N4_46/gateop/Z
                                   net (fanout=55)       0.081   58804.703         rstn             
 CLMS_62_221/Y3                    td                    0.243   58804.946 f       hdmi_out_inst/N82_inv/gateop_perm/Z
                                   net (fanout=23)       0.492   58805.438         hdmi_out_inst/N82
 CLMA_78_208/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                               58805.438         Logic Levels: 3  
                                                                                   Logic: 1.007ns(42.942%), Route: 1.338ns(57.058%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   58800.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   58800.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   58801.320         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074   58801.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   58801.997         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000   58801.997 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895   58802.892         ntclkbufg_2      
 CLMA_78_208/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.161   58803.053                          
 clock uncertainty                                      -0.150   58802.903                          

 Recovery time                                          -0.476   58802.427                          

 Data required time                                              58802.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58802.427                          
 Data arrival time                                               58805.438                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.011                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N19             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.895       2.886         ntclkbufg_3      
 CLMA_90_204/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_90_204/Q3                    tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.400       3.468         _72xx_init_done  
 CLMS_62_221/Y3                    td                    0.130       3.598 r       hdmi_out_inst/N82_inv/gateop_perm/Z
                                   net (fanout=23)       0.293       3.891         hdmi_out_inst/N82
 CLMA_74_216/RSCO                  td                    0.085       3.976 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RSOUT
                                   net (fanout=5)        0.000       3.976         ntR9             
 CLMA_74_220/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.976         Logic Levels: 2  
                                                                                   Logic: 0.397ns(36.422%), Route: 0.693ns(63.578%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_2      
 CLMA_74_220/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Removal time                                            0.000       3.078                          

 Data required time                                                  3.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.078                          
 Data arrival time                                                   3.976                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.898                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N19             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.895       2.886         ntclkbufg_3      
 CLMA_90_204/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_90_204/Q3                    tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.400       3.468         _72xx_init_done  
 CLMS_62_221/Y3                    td                    0.130       3.598 r       hdmi_out_inst/N82_inv/gateop_perm/Z
                                   net (fanout=23)       0.293       3.891         hdmi_out_inst/N82
 CLMA_74_216/RSCO                  td                    0.085       3.976 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RSOUT
                                   net (fanout=5)        0.000       3.976         ntR9             
 CLMA_74_220/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/RS

 Data arrival time                                                   3.976         Logic Levels: 2  
                                                                                   Logic: 0.397ns(36.422%), Route: 0.693ns(63.578%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_2      
 CLMA_74_220/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Removal time                                            0.000       3.078                          

 Data required time                                                  3.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.078                          
 Data arrival time                                                   3.976                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.898                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N19             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=244)      0.895       2.886         ntclkbufg_3      
 CLMA_90_204/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_90_204/Q3                    tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.400       3.468         _72xx_init_done  
 CLMS_62_221/Y3                    td                    0.130       3.598 r       hdmi_out_inst/N82_inv/gateop_perm/Z
                                   net (fanout=23)       0.293       3.891         hdmi_out_inst/N82
 CLMA_74_216/RSCO                  td                    0.085       3.976 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RSOUT
                                   net (fanout=5)        0.000       3.976         ntR9             
 CLMA_74_220/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/RS

 Data arrival time                                                   3.976         Logic Levels: 2  
                                                                                   Logic: 0.397ns(36.422%), Route: 0.693ns(63.578%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_2      
 CLMA_74_220/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Removal time                                            0.000       3.078                          

 Data required time                                                  3.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.078                          
 Data arrival time                                                   3.976                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.898                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : init_done (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925       6.736         ntclkbufg_0      
 CLMA_70_152/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_70_152/Q0                    tco                   0.221       6.957 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=24)       0.790       7.747         ddr_init_done    
 CLMS_70_217/Y1                    td                    0.151       7.898 f       init_rst_inst/N1/gateop_perm/Z
                                   net (fanout=2)        1.647       9.545         nt_init_done     
 IOL_19_374/DO                     td                    0.106       9.651 f       init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.651         init_done_obuf/ntO
 IOBD_16_376/PAD                   td                    3.238      12.889 f       init_done_obuf/opit_0/O
                                   net (fanout=1)        0.109      12.998         init_done        
 B2                                                                        f       init_done (port) 

 Data arrival time                                                  12.998         Logic Levels: 3  
                                                                                   Logic: 3.716ns(59.342%), Route: 2.546ns(40.658%)
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925       6.736         ntclkbufg_0      
 CLMA_30_104/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_30_104/Q0                    tco                   0.221       6.957 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=312)      1.042       7.999         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/calib_done
 CLMA_30_225/Y1                    td                    0.224       8.223 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.301       9.524         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106       9.630 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.630         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      12.859 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      12.955         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  12.955         Logic Levels: 3  
                                                                                   Logic: 3.780ns(60.781%), Route: 2.439ns(39.219%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
Endpoint    : led[3] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_113/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4981)     0.925       6.736         ntclkbufg_0      
 CLMS_74_157/CLK                                                           r       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK

 CLMS_74_157/Q1                    tco                   0.223       6.959 f       hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/Q
                                   net (fanout=16)       0.512       7.471         hdmi_in_inst/rd_empty
 CLMA_70_180/Y3                    td                    0.151       7.622 f       hdmi_in_inst/N10/gateop_perm/Z
                                   net (fanout=1)        1.635       9.257         nt_led[3]        
 IOL_67_374/DO                     td                    0.106       9.363 f       led_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       9.363         led_obuf[3]/ntO  
 IOBD_64_376/PAD                   td                    3.238      12.601 f       led_obuf[3]/opit_0/O
                                   net (fanout=1)        0.097      12.698         led[3]           
 C5                                                                        f       led[3] (port)    

 Data arrival time                                                  12.698         Logic Levels: 3  
                                                                                   Logic: 3.718ns(62.362%), Route: 2.244ns(37.638%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[30] (port)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J4                                                      0.000       0.000 f       mem_dq[30] (port)
                                   net (fanout=1)        0.063       0.063         nt_mem_dq[30]    
 IOBS_LR_0_260/DIN                 td                    0.372       0.435 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.435         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_261/RX_DATA_DD              td                    0.371       0.806 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.366       1.172         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [6]
 CLMA_14_256/Y3                    td                    0.130       1.302 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.313       1.615         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N64735
 CLMA_14_280/A4                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.615         Logic Levels: 3  
                                                                                   Logic: 0.873ns(54.056%), Route: 0.742ns(45.944%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[22] (port)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J1                                                      0.000       0.000 f       mem_dq[22] (port)
                                   net (fanout=1)        0.080       0.080         nt_mem_dq[22]    
 IOBS_LR_0_241/DIN                 td                    0.372       0.452 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.452         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_242/RX_DATA_DD              td                    0.371       0.823 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.303       1.126         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [6]
 CLMS_10_249/Y1                    td                    0.265       1.391 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.329       1.720         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N64686
 CLMA_22_232/A0                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.720         Logic Levels: 3  
                                                                                   Logic: 1.008ns(58.605%), Route: 0.712ns(41.395%)
====================================================================================================

====================================================================================================

Startpoint  : iic_sda (port)
Endpoint    : ms72xx_ctl/iic_dri_rx/receiv_data[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V20                                                     0.000       0.000 r       iic_sda (port)   
                                   net (fanout=1)        0.051       0.051         nt_iic_sda       
 IOBS_LR_328_24/DIN                td                    0.735       0.786 r       ms72xx_ctl.iic_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.786         ms72xx_ctl.iic_sda_tri/ntI
 IOL_327_25/RX_DATA_DD             td                    0.066       0.852 r       ms72xx_ctl.iic_sda_tri/opit_1/OUT
                                   net (fanout=1)        0.964       1.816         _N0              
 CLMA_246_124/M0                                                           r       ms72xx_ctl/iic_dri_rx/receiv_data[0]/opit_0_inv/D

 Data arrival time                                                   1.816         Logic Levels: 2  
                                                                                   Logic: 0.801ns(44.108%), Route: 1.015ns(55.892%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_46_193/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_46_193/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_46_193/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
====================================================================================================

{ddrphy_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           Low Pulse Width   CLMS_62_93/CLK          axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_62_93/CLK          axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_70_97/CLK          axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.754       1.250           0.496           High Pulse Width  CLMS_70_205/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 0.754       1.250           0.496           Low Pulse Width   CLMS_70_205/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           High Pulse Width  DRM_234_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_234_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_234_128/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.647       3.365           0.718           High Pulse Width  DRM_54_212/CLKB[0]      hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 2.647       3.365           0.718           Low Pulse Width   DRM_54_212/CLKB[0]      hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 2.647       3.365           0.718           High Pulse Width  DRM_54_212/CLKB[1]      hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           High Pulse Width  DRM_54_168/CLKA[0]      hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.282     500.000         0.718           Low Pulse Width   DRM_54_168/CLKA[0]      hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.282     500.000         0.718           Low Pulse Width   DRM_54_168/CLKA[1]      hdmi_in_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------+
| Type       | File Name                                                   
+---------------------------------------------------------------------------+
| Input      | F:/PDS_DEMO/ObjectRecognition/place_route/top_pnr.adf       
| Output     | F:/PDS_DEMO/ObjectRecognition/report_timing/top_rtp.adf     
|            | F:/PDS_DEMO/ObjectRecognition/report_timing/top.rtr         
|            | F:/PDS_DEMO/ObjectRecognition/report_timing/rtr.db          
+---------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 829 MB
Total CPU  time to report_timing completion : 0h:0m:8s
Process Total CPU  time to report_timing completion : 0h:0m:8s
Total real time to report_timing completion : 0h:0m:10s
