0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,1651757362,verilog,,,,design_1_clk_wiz_0_0,,,../../../../Ethernet_test.gen/sources_1/bd/design_1/ipshared/62b6,,,,,
C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,1651757362,verilog,,C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,,design_1_clk_wiz_0_0_clk_wiz,,,../../../../Ethernet_test.gen/sources_1/bd/design_1/ipshared/62b6,,,,,
C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.ip_user_files/bd/design_1/sim/design_1.vhd,1651757361,vhdl,,,,design_1,,,,,,,,
C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.srcs/sim_1/new/Ethernet_to_parallel_tb.vhd,1651757193,vhdl,,,,ethernet_to_parallel_tb,,,,,,,,
C:/Users/Gebruiker/Documents/Persoonlijk/PXL_GIT-21/SoC_project/Ethernet_test/Ethernet_test.srcs/sources_1/new/Ethernet_to_parallel.vhd,1651753031,vhdl,,,,ethernet_to_parallel,,,,,,,,
