// Seed: 3608180424
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4
  );
  assign id_3 = id_2 - 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_10;
  id_11(
      .id_0(id_5),
      .id_1(id_5),
      .id_2(id_9),
      .id_3(id_8),
      .id_4(id_4++),
      .id_5(id_8),
      .id_6(id_3),
      .id_7(1),
      .id_8(id_7),
      .id_9(id_10),
      .id_10(1)
  );
  wire id_12;
  always @(id_4) $display(1'b0);
  assign id_8 = 1;
  wire id_13;
  module_0(
      id_12, id_12, id_8, id_3, id_12
  );
  wire id_14;
  assign id_7[1] = id_9;
  wire id_15;
  assign id_10 = id_1;
  wire id_16;
endmodule
