#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Sep  5 20:58:41 2020
# Process ID: 22480
# Current directory: D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.runs/bwt_design_bwt_ip_0_0_synth_1
# Command line: vivado.exe -log bwt_design_bwt_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bwt_design_bwt_ip_0_0.tcl
# Log file: D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.runs/bwt_design_bwt_ip_0_0_synth_1/bwt_design_bwt_ip_0_0.vds
# Journal file: D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.runs/bwt_design_bwt_ip_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source bwt_design_bwt_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/bwt_ip_2.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programy/Vivado2019_1/Vivado/2019.1/data/ip'.
Command: synth_design -top bwt_design_bwt_ip_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11304 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 734.789 ; gain = 177.895
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bwt_design_bwt_ip_0_0' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_bwt_ip_0_0/synth/bwt_design_bwt_ip_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bwt_ip_v2_0' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/hdl/bwt_ip_v2_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bwt_ip_v2_0_S00_AXI' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/hdl/bwt_ip_v2_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bwt_top' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/bwt_top.sv:23]
	Parameter STRING_LEN bound to: 32 - type: integer 
	Parameter ELEMENT_LEN bound to: 8 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter READ_DATA bound to: 1 - type: integer 
	Parameter WRITE_DATA bound to: 2 - type: integer 
	Parameter WAIT_TO_ZERO bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MM_top' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/MM_top.sv:23]
	Parameter STRING_LEN bound to: 32 - type: integer 
	Parameter VAR_LEN bound to: 4 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter SORT_1_ST bound to: 4'b0001 
	Parameter SORT_1 bound to: 4'b0010 
	Parameter SORT_2_ST bound to: 4'b0011 
	Parameter SORT_2 bound to: 4'b0100 
	Parameter BUILD_BUCKETS bound to: 4'b0101 
	Parameter BUILD_KEYS bound to: 4'b0110 
	Parameter INC_PHASE bound to: 4'b0111 
	Parameter DONE bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'merge_sort_top' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/merge_sort_top.sv:23]
	Parameter COLUMN bound to: 3 - type: integer 
	Parameter STRING_LEN bound to: 32 - type: integer 
	Parameter ELEMENT_LEN bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sort2elem' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/sort2elem.sv:23]
	Parameter COLUMN bound to: 3 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter COPY_VAL_1 bound to: 2'b01 
	Parameter COPY_VAL_2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'sort2elem' (1#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/sort2elem.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fifo' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/fifo.sv:3]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 1 - type: integer 
	Parameter COLUMN bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_infer' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/fifo.sv:102]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_infer' (2#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/fifo.sv:102]
INFO: [Synth 8-155] case statement is not full and has no default [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/fifo.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (3#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sort_arrays' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/sort_arrays.sv:23]
	Parameter INPUT_ARR_LEN bound to: 2 - type: integer 
	Parameter VAR_LEN bound to: 2 - type: integer 
	Parameter COLUMN bound to: 3 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter COPY_VAL_L bound to: 3'b001 
	Parameter COPY_VAL_R bound to: 3'b010 
	Parameter READ_DATA bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'sort_arrays' (4#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/sort_arrays.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized0' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/fifo.sv:3]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 2 - type: integer 
	Parameter COLUMN bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_infer__parameterized0' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/fifo.sv:102]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_infer__parameterized0' (4#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/fifo.sv:102]
INFO: [Synth 8-155] case statement is not full and has no default [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/fifo.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized0' (4#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sort_arrays__parameterized0' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/sort_arrays.sv:23]
	Parameter INPUT_ARR_LEN bound to: 4 - type: integer 
	Parameter VAR_LEN bound to: 3 - type: integer 
	Parameter COLUMN bound to: 3 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter COPY_VAL_L bound to: 3'b001 
	Parameter COPY_VAL_R bound to: 3'b010 
	Parameter READ_DATA bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'sort_arrays__parameterized0' (4#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/sort_arrays.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized1' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/fifo.sv:3]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 3 - type: integer 
	Parameter COLUMN bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_infer__parameterized1' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/fifo.sv:102]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_infer__parameterized1' (4#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/fifo.sv:102]
INFO: [Synth 8-155] case statement is not full and has no default [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/fifo.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized1' (4#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized2' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/fifo.sv:3]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 4 - type: integer 
	Parameter COLUMN bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_infer__parameterized2' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/fifo.sv:102]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_infer__parameterized2' (4#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/fifo.sv:102]
INFO: [Synth 8-155] case statement is not full and has no default [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/fifo.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized2' (4#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized3' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/fifo.sv:3]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 5 - type: integer 
	Parameter COLUMN bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_infer__parameterized3' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/fifo.sv:102]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_infer__parameterized3' (4#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/fifo.sv:102]
INFO: [Synth 8-155] case statement is not full and has no default [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/fifo.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized3' (4#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/fifo.sv:3]
WARNING: [Synth 8-5856] 3D RAM data_in_even_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM data_in_odd_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM fifo_arr2_even_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM fifo_arr2_odd_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM fifo_arr4_even_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM fifo_arr4_odd_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM fifo_arr8_even_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM fifo_arr8_odd_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM fifo_arr16_even_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM fifo_arr16_odd_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM data_out_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_top' (5#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/merge_sort_top.sv:23]
WARNING: [Synth 8-5856] 3D RAM sort_data_in_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM keys_data_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM keys_data_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM sort_data_in_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'MM_top' (6#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/MM_top.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'bwt_top' (7#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/bwt_top.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'bwt_ip_v2_0_S00_AXI' (8#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/hdl/bwt_ip_v2_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bwt_ip_v2_0' (9#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/hdl/bwt_ip_v2_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bwt_design_bwt_ip_0_0' (10#1) [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ip/bwt_design_bwt_ip_0_0/synth/bwt_design_bwt_ip_0_0.v:57]
WARNING: [Synth 8-3331] design sort_arrays has unconnected port clk
WARNING: [Synth 8-3331] design sort_arrays has unconnected port rst
WARNING: [Synth 8-3331] design sort_arrays__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sort_arrays__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design bwt_top has unconnected port send_data
WARNING: [Synth 8-3331] design bwt_ip_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design bwt_ip_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design bwt_ip_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design bwt_ip_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design bwt_ip_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design bwt_ip_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 838.813 ; gain = 281.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 838.813 ; gain = 281.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 838.813 ; gain = 281.918
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 973.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 977.328 ; gain = 3.973
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 977.328 ; gain = 420.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 977.328 ; gain = 420.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 977.328 ; gain = 420.434
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sort2elem'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MM_top'
INFO: [Synth 8-5544] ROM "done_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sort_num_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_b_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_k_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phase_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "check_state_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "check_state_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "check_state_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "check_state_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "check_state_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "check_state_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "check_state_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "check_state_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "check_state_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_string_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sort_data_in_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bwt_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              COPY_VAL_2 |                               01 |                               10
              COPY_VAL_1 |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sort2elem'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                        000000001 |                             0000
               SORT_2_ST |                        000000010 |                             0011
                  SORT_2 |                        000000100 |                             0100
           BUILD_BUCKETS |                        000001000 |                             0101
                    DONE |                        000010000 |                             1000
              BUILD_KEYS |                        000100000 |                             0110
               INC_PHASE |                        001000000 |                             0111
               SORT_1_ST |                        010000000 |                             0001
                  SORT_1 |                        100000000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MM_top'
WARNING: [Synth 8-327] inferring latch for variable 'max_bucket_reg' [d:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/34a8/src/MM_top.sv:135]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                              000
               READ_DATA |                              010 |                              001
              WRITE_DATA |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'bwt_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 977.328 ; gain = 420.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 14    
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 16    
	   2 Input      1 Bit       Adders := 32    
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 18    
	                8 Bit    Registers := 446   
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 124   
+---Muxes : 
	   3 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	  19 Input     32 Bit        Muxes := 9     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 340   
	   3 Input      8 Bit        Muxes := 48    
	   9 Input      8 Bit        Muxes := 104   
	   9 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 64    
	   3 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 186   
	   2 Input      1 Bit        Muxes := 161   
	   9 Input      1 Bit        Muxes := 71    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sort2elem 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 6     
Module sort_arrays 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 4     
Module fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 6     
Module sort_arrays__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 4     
Module fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 6     
Module fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 6     
Module fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 6     
Module merge_sort_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 97    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module MM_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 13    
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 269   
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 98    
	   9 Input      8 Bit        Muxes := 104   
	   9 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 64    
	   9 Input      1 Bit        Muxes := 71    
Module bwt_top 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 32    
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input    256 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module bwt_ip_v2_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 18    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	  19 Input     32 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design sort_arrays has unconnected port clk
WARNING: [Synth 8-3331] design sort_arrays has unconnected port rst
WARNING: [Synth 8-3331] design sort_arrays__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sort_arrays__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design bwt_top has unconnected port send_data
WARNING: [Synth 8-3331] design bwt_ip_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design bwt_ip_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design bwt_ip_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design bwt_ip_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design bwt_ip_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design bwt_ip_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'inst/bwt_ip_v2_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/bwt_ip_v2_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/bwt_ip_v2_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/bwt_ip_v2_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/bwt_ip_v2_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/bwt_ip_v2_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (max_bucket_reg[7]) is unused and will be removed from module MM_top.
WARNING: [Synth 8-3332] Sequential element (max_bucket_reg[6]) is unused and will be removed from module MM_top.
WARNING: [Synth 8-3332] Sequential element (max_bucket_reg[5]) is unused and will be removed from module MM_top.
WARNING: [Synth 8-3332] Sequential element (max_bucket_reg[4]) is unused and will be removed from module MM_top.
WARNING: [Synth 8-3332] Sequential element (max_bucket_reg[3]) is unused and will be removed from module MM_top.
WARNING: [Synth 8-3332] Sequential element (max_bucket_reg[2]) is unused and will be removed from module MM_top.
WARNING: [Synth 8-3332] Sequential element (max_bucket_reg[1]) is unused and will be removed from module MM_top.
WARNING: [Synth 8-3332] Sequential element (max_bucket_reg[0]) is unused and will be removed from module MM_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:36 . Memory (MB): peak = 977.328 ; gain = 420.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------------------+----------------------------------+-----------+----------------------+--------------+
|Module Name                                                                  | RTL Object                       | Inference | Size (Depth x Width) | Primitives   | 
+-----------------------------------------------------------------------------+----------------------------------+-----------+----------------------+--------------+
|fifo__parameterized0:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized1:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 8 x 8                | RAM32M x 2   | 
|fifo__parameterized1:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 8 x 8                | RAM32M x 2   | 
|fifo__parameterized1:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 8 x 8                | RAM32M x 2   | 
|fifo__parameterized1:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 8 x 8                | RAM32M x 2   | 
|fifo__parameterized1:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 8 x 8                | RAM32M x 2   | 
|fifo__parameterized1:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 8 x 8                | RAM32M x 2   | 
|fifo__parameterized1:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 8 x 8                | RAM32M x 2   | 
|fifo__parameterized1:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 8 x 8                | RAM32M x 2   | 
|fifo__parameterized1:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 8 x 8                | RAM32M x 2   | 
|fifo__parameterized1:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 8 x 8                | RAM32M x 2   | 
|fifo__parameterized1:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 8 x 8                | RAM32M x 2   | 
|fifo__parameterized1:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 8 x 8                | RAM32M x 2   | 
|fifo__parameterized2:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 16 x 8               | RAM32M x 2   | 
|fifo__parameterized2:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 16 x 8               | RAM32M x 2   | 
|fifo__parameterized2:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 16 x 8               | RAM32M x 2   | 
|fifo__parameterized2:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 16 x 8               | RAM32M x 2   | 
|fifo__parameterized2:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 16 x 8               | RAM32M x 2   | 
|fifo__parameterized2:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 16 x 8               | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort/\fifo32[0]  | genblk1[0].RAM/ram_reg           | Implied   | 32 x 8               | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort/\fifo32[0]  | genblk1[1].RAM/ram_reg           | Implied   | 32 x 8               | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort/\fifo32[0]  | genblk1[2].RAM/ram_reg           | Implied   | 32 x 8               | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[11]/genblk1[1].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[11]/genblk1[2].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[13]/genblk1[0].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[13]/genblk1[1].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[13]/genblk1[2].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[15]/genblk1[0].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[15]/genblk1[1].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[15]/genblk1[2].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[10]/genblk1[1].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[10]/genblk1[2].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[12]/genblk1[0].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[12]/genblk1[1].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[12]/genblk1[2].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[14]/genblk1[0].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[14]/genblk1[1].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[14]/genblk1[2].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[5]/genblk1[2].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[7]/genblk1[0].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[7]/genblk1[1].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[7]/genblk1[2].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[9]/genblk1[0].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[9]/genblk1[1].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[9]/genblk1[2].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[11]/genblk1[0].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[4]/genblk1[2].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[6]/genblk1[0].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[6]/genblk1[1].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[6]/genblk1[2].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[8]/genblk1[0].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[8]/genblk1[1].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[8]/genblk1[2].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[10]/genblk1[0].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[1]/genblk1[0].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[1]/genblk1[1].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[1]/genblk1[2].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[3]/genblk1[0].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[3]/genblk1[1].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[3]/genblk1[2].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[5]/genblk1[0].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[5]/genblk1[1].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[0]/genblk1[0].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[0]/genblk1[1].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[0]/genblk1[2].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[2]/genblk1[0].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[2]/genblk1[1].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[2]/genblk1[2].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[4]/genblk1[0].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[4]/genblk1[1].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
+-----------------------------------------------------------------------------+----------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:53 . Memory (MB): peak = 977.328 ; gain = 420.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:58 . Memory (MB): peak = 977.328 ; gain = 420.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-----------------------------------------------------------------------------+----------------------------------+-----------+----------------------+--------------+
|Module Name                                                                  | RTL Object                       | Inference | Size (Depth x Width) | Primitives   | 
+-----------------------------------------------------------------------------+----------------------------------+-----------+----------------------+--------------+
|fifo__parameterized0:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized0:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 4 x 8                | RAM32M x 2   | 
|fifo__parameterized1:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 8 x 8                | RAM32M x 2   | 
|fifo__parameterized1:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 8 x 8                | RAM32M x 2   | 
|fifo__parameterized1:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 8 x 8                | RAM32M x 2   | 
|fifo__parameterized1:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 8 x 8                | RAM32M x 2   | 
|fifo__parameterized1:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 8 x 8                | RAM32M x 2   | 
|fifo__parameterized1:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 8 x 8                | RAM32M x 2   | 
|fifo__parameterized1:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 8 x 8                | RAM32M x 2   | 
|fifo__parameterized1:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 8 x 8                | RAM32M x 2   | 
|fifo__parameterized1:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 8 x 8                | RAM32M x 2   | 
|fifo__parameterized1:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 8 x 8                | RAM32M x 2   | 
|fifo__parameterized1:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 8 x 8                | RAM32M x 2   | 
|fifo__parameterized1:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 8 x 8                | RAM32M x 2   | 
|fifo__parameterized2:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 16 x 8               | RAM32M x 2   | 
|fifo__parameterized2:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 16 x 8               | RAM32M x 2   | 
|fifo__parameterized2:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 16 x 8               | RAM32M x 2   | 
|fifo__parameterized2:                                                        | genblk1[0].RAM/ram_reg           | Implied   | 16 x 8               | RAM32M x 2   | 
|fifo__parameterized2:                                                        | genblk1[1].RAM/ram_reg           | Implied   | 16 x 8               | RAM32M x 2   | 
|fifo__parameterized2:                                                        | genblk1[2].RAM/ram_reg           | Implied   | 16 x 8               | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort/\fifo32[0]  | genblk1[0].RAM/ram_reg           | Implied   | 32 x 8               | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort/\fifo32[0]  | genblk1[1].RAM/ram_reg           | Implied   | 32 x 8               | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort/\fifo32[0]  | genblk1[2].RAM/ram_reg           | Implied   | 32 x 8               | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[11]/genblk1[1].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[11]/genblk1[2].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[13]/genblk1[0].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[13]/genblk1[1].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[13]/genblk1[2].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[15]/genblk1[0].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[15]/genblk1[1].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[15]/genblk1[2].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[10]/genblk1[1].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[10]/genblk1[2].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[12]/genblk1[0].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[12]/genblk1[1].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[12]/genblk1[2].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[14]/genblk1[0].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[14]/genblk1[1].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[14]/genblk1[2].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[5]/genblk1[2].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[7]/genblk1[0].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[7]/genblk1[1].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[7]/genblk1[2].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[9]/genblk1[0].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[9]/genblk1[1].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[9]/genblk1[2].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[11]/genblk1[0].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[4]/genblk1[2].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[6]/genblk1[0].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[6]/genblk1[1].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[6]/genblk1[2].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[8]/genblk1[0].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[8]/genblk1[1].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[8]/genblk1[2].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[10]/genblk1[0].RAM/ram_reg | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[1]/genblk1[0].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[1]/genblk1[1].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[1]/genblk1[2].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[3]/genblk1[0].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[3]/genblk1[1].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[3]/genblk1[2].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[5]/genblk1[0].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[5]/genblk1[1].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[0]/genblk1[0].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[0]/genblk1[1].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[0]/genblk1[2].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[2]/genblk1[0].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[2]/genblk1[1].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[2]/genblk1[2].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[4]/genblk1[0].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
|\inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa /merge_sort             | fifo2[4]/genblk1[1].RAM/ram_reg  | Implied   | 2 x 8                | RAM32M x 2   | 
+-----------------------------------------------------------------------------+----------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:02:08 . Memory (MB): peak = 1032.855 ; gain = 475.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:38 ; elapsed = 00:02:13 . Memory (MB): peak = 1038.156 ; gain = 481.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:38 ; elapsed = 00:02:13 . Memory (MB): peak = 1038.156 ; gain = 481.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:02:15 . Memory (MB): peak = 1038.156 ; gain = 481.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:40 ; elapsed = 00:02:15 . Memory (MB): peak = 1038.156 ; gain = 481.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:02:15 . Memory (MB): peak = 1038.156 ; gain = 481.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:40 ; elapsed = 00:02:15 . Memory (MB): peak = 1038.156 ; gain = 481.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    34|
|2     |LUT1   |    10|
|3     |LUT2   |   395|
|4     |LUT3   |    82|
|5     |LUT4   |   510|
|6     |LUT5   |  1296|
|7     |LUT6   |  3663|
|8     |MUXF7  |  1263|
|9     |MUXF8  |    74|
|10    |RAM32M |   186|
|11    |FDCE   |   145|
|12    |FDPE   |    31|
|13    |FDRE   |  4427|
|14    |FDSE   |     3|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+------------------------------+------+
|      |Instance                       |Module                        |Cells |
+------+-------------------------------+------------------------------+------+
|1     |top                            |                              | 12119|
|2     |  inst                         |bwt_ip_v2_0                   | 12119|
|3     |    bwt_ip_v2_0_S00_AXI_inst   |bwt_ip_v2_0_S00_AXI           | 12114|
|4     |      bwt_top_inst             |bwt_top                       | 11215|
|5     |        build_sa               |MM_top                        | 10691|
|6     |          merge_sort           |merge_sort_top                |  7954|
|7     |            \fifo16[0]         |fifo__parameterized2          |    40|
|8     |              \genblk1[0].RAM  |ram_infer__parameterized2_126 |    10|
|9     |              \genblk1[1].RAM  |ram_infer__parameterized2_127 |     2|
|10    |              \genblk1[2].RAM  |ram_infer__parameterized2_128 |     2|
|11    |            \fifo16[1]         |fifo__parameterized2_0        |    68|
|12    |              \genblk1[0].RAM  |ram_infer__parameterized2     |    40|
|13    |              \genblk1[1].RAM  |ram_infer__parameterized2_124 |     2|
|14    |              \genblk1[2].RAM  |ram_infer__parameterized2_125 |     3|
|15    |            \fifo2[0]          |fifo                          |    50|
|16    |              \genblk1[0].RAM  |ram_infer_121                 |    41|
|17    |              \genblk1[1].RAM  |ram_infer_122                 |     2|
|18    |              \genblk1[2].RAM  |ram_infer_123                 |     2|
|19    |            \fifo2[10]         |fifo_1                        |    50|
|20    |              \genblk1[0].RAM  |ram_infer_118                 |    41|
|21    |              \genblk1[1].RAM  |ram_infer_119                 |     2|
|22    |              \genblk1[2].RAM  |ram_infer_120                 |     2|
|23    |            \fifo2[11]         |fifo_2                        |    23|
|24    |              \genblk1[0].RAM  |ram_infer_115                 |    11|
|25    |              \genblk1[1].RAM  |ram_infer_116                 |     2|
|26    |              \genblk1[2].RAM  |ram_infer_117                 |     2|
|27    |            \fifo2[12]         |fifo_3                        |    50|
|28    |              \genblk1[0].RAM  |ram_infer_112                 |    41|
|29    |              \genblk1[1].RAM  |ram_infer_113                 |     2|
|30    |              \genblk1[2].RAM  |ram_infer_114                 |     2|
|31    |            \fifo2[13]         |fifo_4                        |    23|
|32    |              \genblk1[0].RAM  |ram_infer_109                 |    11|
|33    |              \genblk1[1].RAM  |ram_infer_110                 |     2|
|34    |              \genblk1[2].RAM  |ram_infer_111                 |     2|
|35    |            \fifo2[14]         |fifo_5                        |    50|
|36    |              \genblk1[0].RAM  |ram_infer_106                 |    41|
|37    |              \genblk1[1].RAM  |ram_infer_107                 |     2|
|38    |              \genblk1[2].RAM  |ram_infer_108                 |     2|
|39    |            \fifo2[15]         |fifo_6                        |    23|
|40    |              \genblk1[0].RAM  |ram_infer_103                 |    11|
|41    |              \genblk1[1].RAM  |ram_infer_104                 |     2|
|42    |              \genblk1[2].RAM  |ram_infer_105                 |     2|
|43    |            \fifo2[1]          |fifo_7                        |    23|
|44    |              \genblk1[0].RAM  |ram_infer_100                 |    11|
|45    |              \genblk1[1].RAM  |ram_infer_101                 |     2|
|46    |              \genblk1[2].RAM  |ram_infer_102                 |     2|
|47    |            \fifo2[2]          |fifo_8                        |    50|
|48    |              \genblk1[0].RAM  |ram_infer_97                  |    41|
|49    |              \genblk1[1].RAM  |ram_infer_98                  |     2|
|50    |              \genblk1[2].RAM  |ram_infer_99                  |     2|
|51    |            \fifo2[3]          |fifo_9                        |    23|
|52    |              \genblk1[0].RAM  |ram_infer_94                  |    11|
|53    |              \genblk1[1].RAM  |ram_infer_95                  |     2|
|54    |              \genblk1[2].RAM  |ram_infer_96                  |     2|
|55    |            \fifo2[4]          |fifo_10                       |    50|
|56    |              \genblk1[0].RAM  |ram_infer_91                  |    41|
|57    |              \genblk1[1].RAM  |ram_infer_92                  |     2|
|58    |              \genblk1[2].RAM  |ram_infer_93                  |     2|
|59    |            \fifo2[5]          |fifo_11                       |    23|
|60    |              \genblk1[0].RAM  |ram_infer_88                  |    11|
|61    |              \genblk1[1].RAM  |ram_infer_89                  |     2|
|62    |              \genblk1[2].RAM  |ram_infer_90                  |     2|
|63    |            \fifo2[6]          |fifo_12                       |    50|
|64    |              \genblk1[0].RAM  |ram_infer_85                  |    41|
|65    |              \genblk1[1].RAM  |ram_infer_86                  |     2|
|66    |              \genblk1[2].RAM  |ram_infer_87                  |     2|
|67    |            \fifo2[7]          |fifo_13                       |    23|
|68    |              \genblk1[0].RAM  |ram_infer_82                  |    11|
|69    |              \genblk1[1].RAM  |ram_infer_83                  |     2|
|70    |              \genblk1[2].RAM  |ram_infer_84                  |     2|
|71    |            \fifo2[8]          |fifo_14                       |    50|
|72    |              \genblk1[0].RAM  |ram_infer_79                  |    41|
|73    |              \genblk1[1].RAM  |ram_infer_80                  |     2|
|74    |              \genblk1[2].RAM  |ram_infer_81                  |     2|
|75    |            \fifo2[9]          |fifo_15                       |    23|
|76    |              \genblk1[0].RAM  |ram_infer                     |    11|
|77    |              \genblk1[1].RAM  |ram_infer_77                  |     2|
|78    |              \genblk1[2].RAM  |ram_infer_78                  |     2|
|79    |            \fifo32[0]         |fifo__parameterized3          |    37|
|80    |              \genblk1[0].RAM  |ram_infer__parameterized3     |     2|
|81    |              \genblk1[1].RAM  |ram_infer__parameterized3_75  |     2|
|82    |              \genblk1[2].RAM  |ram_infer__parameterized3_76  |     2|
|83    |            \fifo4[0]          |fifo__parameterized0          |    29|
|84    |              \genblk1[0].RAM  |ram_infer__parameterized0_72  |    11|
|85    |              \genblk1[1].RAM  |ram_infer__parameterized0_73  |     2|
|86    |              \genblk1[2].RAM  |ram_infer__parameterized0_74  |     2|
|87    |            \fifo4[1]          |fifo__parameterized0_16       |    56|
|88    |              \genblk1[0].RAM  |ram_infer__parameterized0_69  |    43|
|89    |              \genblk1[1].RAM  |ram_infer__parameterized0_70  |     2|
|90    |              \genblk1[2].RAM  |ram_infer__parameterized0_71  |     2|
|91    |            \fifo4[2]          |fifo__parameterized0_17       |    29|
|92    |              \genblk1[0].RAM  |ram_infer__parameterized0_66  |    11|
|93    |              \genblk1[1].RAM  |ram_infer__parameterized0_67  |     2|
|94    |              \genblk1[2].RAM  |ram_infer__parameterized0_68  |     2|
|95    |            \fifo4[3]          |fifo__parameterized0_18       |    56|
|96    |              \genblk1[0].RAM  |ram_infer__parameterized0_63  |    43|
|97    |              \genblk1[1].RAM  |ram_infer__parameterized0_64  |     2|
|98    |              \genblk1[2].RAM  |ram_infer__parameterized0_65  |     2|
|99    |            \fifo4[4]          |fifo__parameterized0_19       |    29|
|100   |              \genblk1[0].RAM  |ram_infer__parameterized0_60  |    11|
|101   |              \genblk1[1].RAM  |ram_infer__parameterized0_61  |     2|
|102   |              \genblk1[2].RAM  |ram_infer__parameterized0_62  |     2|
|103   |            \fifo4[5]          |fifo__parameterized0_20       |    56|
|104   |              \genblk1[0].RAM  |ram_infer__parameterized0_57  |    43|
|105   |              \genblk1[1].RAM  |ram_infer__parameterized0_58  |     2|
|106   |              \genblk1[2].RAM  |ram_infer__parameterized0_59  |     2|
|107   |            \fifo4[6]          |fifo__parameterized0_21       |    29|
|108   |              \genblk1[0].RAM  |ram_infer__parameterized0_54  |    11|
|109   |              \genblk1[1].RAM  |ram_infer__parameterized0_55  |     2|
|110   |              \genblk1[2].RAM  |ram_infer__parameterized0_56  |     2|
|111   |            \fifo4[7]          |fifo__parameterized0_22       |    56|
|112   |              \genblk1[0].RAM  |ram_infer__parameterized0     |    43|
|113   |              \genblk1[1].RAM  |ram_infer__parameterized0_52  |     2|
|114   |              \genblk1[2].RAM  |ram_infer__parameterized0_53  |     2|
|115   |            \fifo8[0]          |fifo__parameterized1          |    34|
|116   |              \genblk1[0].RAM  |ram_infer__parameterized1_49  |    11|
|117   |              \genblk1[1].RAM  |ram_infer__parameterized1_50  |     2|
|118   |              \genblk1[2].RAM  |ram_infer__parameterized1_51  |     2|
|119   |            \fifo8[1]          |fifo__parameterized1_23       |    61|
|120   |              \genblk1[0].RAM  |ram_infer__parameterized1_46  |    46|
|121   |              \genblk1[1].RAM  |ram_infer__parameterized1_47  |     2|
|122   |              \genblk1[2].RAM  |ram_infer__parameterized1_48  |     2|
|123   |            \fifo8[2]          |fifo__parameterized1_24       |    34|
|124   |              \genblk1[0].RAM  |ram_infer__parameterized1_43  |    11|
|125   |              \genblk1[1].RAM  |ram_infer__parameterized1_44  |     2|
|126   |              \genblk1[2].RAM  |ram_infer__parameterized1_45  |     2|
|127   |            \fifo8[3]          |fifo__parameterized1_25       |    61|
|128   |              \genblk1[0].RAM  |ram_infer__parameterized1     |    46|
|129   |              \genblk1[1].RAM  |ram_infer__parameterized1_41  |     2|
|130   |              \genblk1[2].RAM  |ram_infer__parameterized1_42  |     2|
|131   |            \stage2[0]         |sort2elem                     |    72|
|132   |            \stage2[10]        |sort2elem_26                  |    72|
|133   |            \stage2[11]        |sort2elem_27                  |    72|
|134   |            \stage2[12]        |sort2elem_28                  |    72|
|135   |            \stage2[13]        |sort2elem_29                  |    72|
|136   |            \stage2[14]        |sort2elem_30                  |    73|
|137   |            \stage2[15]        |sort2elem_31                  |    72|
|138   |            \stage2[1]         |sort2elem_32                  |    72|
|139   |            \stage2[2]         |sort2elem_33                  |    72|
|140   |            \stage2[3]         |sort2elem_34                  |    72|
|141   |            \stage2[4]         |sort2elem_35                  |    72|
|142   |            \stage2[5]         |sort2elem_36                  |    72|
|143   |            \stage2[6]         |sort2elem_37                  |    72|
|144   |            \stage2[7]         |sort2elem_38                  |    72|
|145   |            \stage2[8]         |sort2elem_39                  |    72|
|146   |            \stage2[9]         |sort2elem_40                  |    72|
+------+-------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:40 ; elapsed = 00:02:15 . Memory (MB): peak = 1038.156 ; gain = 481.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:23 ; elapsed = 00:02:04 . Memory (MB): peak = 1038.156 ; gain = 342.746
Synthesis Optimization Complete : Time (s): cpu = 00:01:41 ; elapsed = 00:02:16 . Memory (MB): peak = 1038.156 ; gain = 481.262
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1557 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1038.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 186 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 186 instances

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:52 ; elapsed = 00:02:48 . Memory (MB): peak = 1038.156 ; gain = 741.227
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1038.156 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.runs/bwt_design_bwt_ip_0_0_synth_1/bwt_design_bwt_ip_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1038.156 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bwt_design_bwt_ip_0_0, cache-ID = ec7ba275099b07ed
INFO: [Coretcl 2-1174] Renamed 145 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1038.156 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.runs/bwt_design_bwt_ip_0_0_synth_1/bwt_design_bwt_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bwt_design_bwt_ip_0_0_utilization_synth.rpt -pb bwt_design_bwt_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep  5 21:02:44 2020...
