# compile verilog/system verilog design source files
sv xil_defaultlib "/home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh" "/home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/assign.svh" "/home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include/common_cells/registers.svh" "/home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh" -i "../../../../Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include" -i "../../../../Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include" -i "../../../../Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include" --include "../../../../Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/include" --include "../../../../Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi" --include "../../../../Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include/common_cells" --include "../../../../Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/gpio" --include "../../../../Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/rtl" --include "../../../../Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/ptc" --include "../../../../Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/uart" --include "../../../../Lab1.srcs/sources_1/imports/src/SweRVolfSoC/BootROM/sw" --include "../../../../Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect" --include "../../../../Lab1.srcs/sources_1/imports/src/OtherSources/jtag_vpi_0-r5" --include "../../../../Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_common_1.0.3" --include "../../../../Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect" \
"../../../../Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv" \
"../../../../Lab1.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/axi4_to_ahb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
