library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Mux2_1 is
	port(SW   : in  std_logic_vector(2 downto 0);
		 LEDG  : out std_logic_vector(0 downto 0);

architecture Shell of Mux2_1 is
begin
	system_core : entity work.Mux2_1(BehavEquations)
					  port map(sel 	=> SW(2);
								  input1 => SW(1);
								  input0 => SW(0);
								  muxOut => LEDG(0));
end Shell;