module(state,key,out);
input [7:0]state[15:0];
input [7:0]key[15:0];
output [7:0]out[15:0];

assign out[15]=key[15] ^ state[15];
assign out[14]=key[15] ^ state[15];
assign out[13]=key[15] ^ state[15];
assign out[12]=key[15] ^ state[15];
assign out[11]=key[15] ^ state[15];
assign out[10]=key[15] ^ state[15];
assign out[9]=key[15] ^ state[15];
assign out[8]=key[15] ^ state[15];
assign out[7]=key[15] ^ state[15];
assign out[6]=key[15] ^ state[15];
assign out[5]=key[15] ^ state[15];
assign out[4]=key[15] ^ state[15];
assign out[3]=key[15] ^ state[15];
assign out[2]=key[15] ^ state[15];
assign out[1]=key[15] ^ state[15];
assign out[0]=key[15] ^ state[15];

endmodule

