A10_FPGAMGR_IMGCFG_CTL_01_OFST,VAR_0
A10_FPGAMGR_IMGCFG_CTL_01_S2F_NCE,VAR_1
A10_FPGAMGR_IMGCFG_CTL_01_S2F_NENABLE_CONFIG,VAR_2
A10_FPGAMGR_IMGCFG_CTL_01_S2F_PR_REQUEST,VAR_3
A10_FPGAMGR_IMGCFG_CTL_02_EN_CFG_CTRL,VAR_4
A10_FPGAMGR_IMGCFG_CTL_02_OFST,VAR_5
A10_FPGAMGR_IMGCFG_STAT_F2S_CONDONE_PIN,VAR_6
A10_FPGAMGR_IMGCFG_STAT_F2S_NSTATUS_PIN,VAR_7
A10_FPGAMGR_IMGCFG_STAT_F2S_USERMODE,VAR_8
ETIMEDOUT,VAR_9
dev_dbg,FUNC_0
regmap_update_bits,FUNC_1
socfpga_a10_fpga_generate_dclks,FUNC_2
socfpga_a10_fpga_read_stat,FUNC_3
socfpga_a10_fpga_wait_for_pr_done,FUNC_4
socfpga_a10_fpga_write_complete,FUNC_5
mgr,VAR_10
info,VAR_11
priv,VAR_12
reg,VAR_13
ret,VAR_14
