// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

// DATE "03/20/2020 14:47:28"

// 
// Device: Altera EP4CE55F23C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU (
	clk,
	entrada,
	saida,
	T0,
	T1,
	T2,
	T3,
	T4,
	T5,
	T6,
	T7,
	T8,
	T9,
	acumulador,
	qMEM,
	qREM,
	qRDM,
	qRI,
	qPC,
	sNOP,
	sSTA,
	sLDA,
	sADD,
	sSUB,
	sAND,
	sOR,
	sNOT,
	sJ,
	sJN,
	sJZ,
	sIN,
	sOUT,
	sSHR,
	sSHL,
	sHLT,
	sDIR,
	sIND,
	sIM,
	sSOP,
	writeAC,
	writeN,
	writeZ,
	writeRDM,
	writeRI,
	writeOUT,
	writeREM,
	writeMEM,
	selectREM,
	incrementPC,
	selectRDM,
	opULA);
input 	clk;
input 	[15:0] entrada;
output 	[15:0] saida;
output 	T0;
output 	T1;
output 	T2;
output 	T3;
output 	T4;
output 	T5;
output 	T6;
output 	T7;
output 	T8;
output 	T9;
output 	[15:0] acumulador;
output 	[15:0] qMEM;
output 	[15:0] qREM;
output 	[15:0] qRDM;
output 	[15:0] qRI;
output 	[15:0] qPC;
output 	sNOP;
output 	sSTA;
output 	sLDA;
output 	sADD;
output 	sSUB;
output 	sAND;
output 	sOR;
output 	sNOT;
output 	sJ;
output 	sJN;
output 	sJZ;
output 	sIN;
output 	sOUT;
output 	sSHR;
output 	sSHL;
output 	sHLT;
output 	sDIR;
output 	sIND;
output 	sIM;
output 	sSOP;
output 	writeAC;
output 	writeN;
output 	writeZ;
output 	writeRDM;
output 	writeRI;
output 	writeOUT;
output 	writeREM;
output 	writeMEM;
output 	selectREM;
output 	incrementPC;
output 	[1:0] selectRDM;
output 	[2:0] opULA;

// Design Ports Information
// saida[0]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[1]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[2]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[3]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[4]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[5]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[6]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[7]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[8]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[9]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[10]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[11]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[12]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[13]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[14]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[15]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T0	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T1	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T2	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T3	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T4	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T5	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T6	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T7	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T8	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T9	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acumulador[0]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acumulador[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acumulador[2]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acumulador[3]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acumulador[4]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acumulador[5]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acumulador[6]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acumulador[7]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acumulador[8]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acumulador[9]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acumulador[10]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acumulador[11]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acumulador[12]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acumulador[13]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acumulador[14]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acumulador[15]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[0]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[1]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[2]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[3]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[4]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[5]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[6]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[7]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[8]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[9]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[10]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[11]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[12]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[13]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[14]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qMEM[15]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[0]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[1]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[3]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[4]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[5]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[6]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[7]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[8]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[9]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[10]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[11]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[12]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[13]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[14]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qREM[15]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[2]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[3]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[4]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[5]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[6]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[7]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[8]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[9]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[10]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[11]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[12]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[13]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[14]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRDM[15]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRI[0]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRI[1]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRI[2]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRI[3]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRI[4]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRI[5]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRI[6]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRI[7]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRI[8]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRI[9]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRI[10]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRI[11]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRI[12]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRI[13]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRI[14]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qRI[15]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qPC[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qPC[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qPC[2]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qPC[3]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qPC[4]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qPC[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qPC[6]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qPC[7]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qPC[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qPC[9]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qPC[10]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qPC[11]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qPC[12]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qPC[13]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qPC[14]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qPC[15]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sNOP	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sSTA	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sLDA	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sADD	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sSUB	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sAND	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sOR	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sNOT	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sJ	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sJN	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sJZ	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sIN	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sOUT	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sSHR	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sSHL	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sHLT	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sDIR	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sIND	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sIM	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sSOP	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeAC	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeN	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeZ	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeRDM	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeRI	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeOUT	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeREM	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeMEM	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// selectREM	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// incrementPC	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// selectRDM[0]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// selectRDM[1]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opULA[0]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opULA[1]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opULA[2]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[0]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[1]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[2]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[4]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[5]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[6]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[7]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[8]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[9]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[10]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[11]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[12]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[13]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[14]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[15]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \saida[0]~output_o ;
wire \saida[1]~output_o ;
wire \saida[2]~output_o ;
wire \saida[3]~output_o ;
wire \saida[4]~output_o ;
wire \saida[5]~output_o ;
wire \saida[6]~output_o ;
wire \saida[7]~output_o ;
wire \saida[8]~output_o ;
wire \saida[9]~output_o ;
wire \saida[10]~output_o ;
wire \saida[11]~output_o ;
wire \saida[12]~output_o ;
wire \saida[13]~output_o ;
wire \saida[14]~output_o ;
wire \saida[15]~output_o ;
wire \T0~output_o ;
wire \T1~output_o ;
wire \T2~output_o ;
wire \T3~output_o ;
wire \T4~output_o ;
wire \T5~output_o ;
wire \T6~output_o ;
wire \T7~output_o ;
wire \T8~output_o ;
wire \T9~output_o ;
wire \acumulador[0]~output_o ;
wire \acumulador[1]~output_o ;
wire \acumulador[2]~output_o ;
wire \acumulador[3]~output_o ;
wire \acumulador[4]~output_o ;
wire \acumulador[5]~output_o ;
wire \acumulador[6]~output_o ;
wire \acumulador[7]~output_o ;
wire \acumulador[8]~output_o ;
wire \acumulador[9]~output_o ;
wire \acumulador[10]~output_o ;
wire \acumulador[11]~output_o ;
wire \acumulador[12]~output_o ;
wire \acumulador[13]~output_o ;
wire \acumulador[14]~output_o ;
wire \acumulador[15]~output_o ;
wire \qMEM[0]~output_o ;
wire \qMEM[1]~output_o ;
wire \qMEM[2]~output_o ;
wire \qMEM[3]~output_o ;
wire \qMEM[4]~output_o ;
wire \qMEM[5]~output_o ;
wire \qMEM[6]~output_o ;
wire \qMEM[7]~output_o ;
wire \qMEM[8]~output_o ;
wire \qMEM[9]~output_o ;
wire \qMEM[10]~output_o ;
wire \qMEM[11]~output_o ;
wire \qMEM[12]~output_o ;
wire \qMEM[13]~output_o ;
wire \qMEM[14]~output_o ;
wire \qMEM[15]~output_o ;
wire \qREM[0]~output_o ;
wire \qREM[1]~output_o ;
wire \qREM[2]~output_o ;
wire \qREM[3]~output_o ;
wire \qREM[4]~output_o ;
wire \qREM[5]~output_o ;
wire \qREM[6]~output_o ;
wire \qREM[7]~output_o ;
wire \qREM[8]~output_o ;
wire \qREM[9]~output_o ;
wire \qREM[10]~output_o ;
wire \qREM[11]~output_o ;
wire \qREM[12]~output_o ;
wire \qREM[13]~output_o ;
wire \qREM[14]~output_o ;
wire \qREM[15]~output_o ;
wire \qRDM[0]~output_o ;
wire \qRDM[1]~output_o ;
wire \qRDM[2]~output_o ;
wire \qRDM[3]~output_o ;
wire \qRDM[4]~output_o ;
wire \qRDM[5]~output_o ;
wire \qRDM[6]~output_o ;
wire \qRDM[7]~output_o ;
wire \qRDM[8]~output_o ;
wire \qRDM[9]~output_o ;
wire \qRDM[10]~output_o ;
wire \qRDM[11]~output_o ;
wire \qRDM[12]~output_o ;
wire \qRDM[13]~output_o ;
wire \qRDM[14]~output_o ;
wire \qRDM[15]~output_o ;
wire \qRI[0]~output_o ;
wire \qRI[1]~output_o ;
wire \qRI[2]~output_o ;
wire \qRI[3]~output_o ;
wire \qRI[4]~output_o ;
wire \qRI[5]~output_o ;
wire \qRI[6]~output_o ;
wire \qRI[7]~output_o ;
wire \qRI[8]~output_o ;
wire \qRI[9]~output_o ;
wire \qRI[10]~output_o ;
wire \qRI[11]~output_o ;
wire \qRI[12]~output_o ;
wire \qRI[13]~output_o ;
wire \qRI[14]~output_o ;
wire \qRI[15]~output_o ;
wire \qPC[0]~output_o ;
wire \qPC[1]~output_o ;
wire \qPC[2]~output_o ;
wire \qPC[3]~output_o ;
wire \qPC[4]~output_o ;
wire \qPC[5]~output_o ;
wire \qPC[6]~output_o ;
wire \qPC[7]~output_o ;
wire \qPC[8]~output_o ;
wire \qPC[9]~output_o ;
wire \qPC[10]~output_o ;
wire \qPC[11]~output_o ;
wire \qPC[12]~output_o ;
wire \qPC[13]~output_o ;
wire \qPC[14]~output_o ;
wire \qPC[15]~output_o ;
wire \sNOP~output_o ;
wire \sSTA~output_o ;
wire \sLDA~output_o ;
wire \sADD~output_o ;
wire \sSUB~output_o ;
wire \sAND~output_o ;
wire \sOR~output_o ;
wire \sNOT~output_o ;
wire \sJ~output_o ;
wire \sJN~output_o ;
wire \sJZ~output_o ;
wire \sIN~output_o ;
wire \sOUT~output_o ;
wire \sSHR~output_o ;
wire \sSHL~output_o ;
wire \sHLT~output_o ;
wire \sDIR~output_o ;
wire \sIND~output_o ;
wire \sIM~output_o ;
wire \sSOP~output_o ;
wire \writeAC~output_o ;
wire \writeN~output_o ;
wire \writeZ~output_o ;
wire \writeRDM~output_o ;
wire \writeRI~output_o ;
wire \writeOUT~output_o ;
wire \writeREM~output_o ;
wire \writeMEM~output_o ;
wire \selectREM~output_o ;
wire \incrementPC~output_o ;
wire \selectRDM[0]~output_o ;
wire \selectRDM[1]~output_o ;
wire \opULA[0]~output_o ;
wire \opULA[1]~output_o ;
wire \opULA[2]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \entrada[15]~input_o ;
wire \UC|t0~q ;
wire \UC|t1~0_combout ;
wire \UC|t1~1_combout ;
wire \UC|t1~q ;
wire \UC|t2~0_combout ;
wire \UC|t2~q ;
wire \UC|t4~0_combout ;
wire \UC|t5~0_combout ;
wire \UC|t5~q ;
wire \UC|t7~0_combout ;
wire \UC|t8~0_combout ;
wire \UC|t8~q ;
wire \UC|t9~0_combout ;
wire \UC|t9~q ;
wire \entrada[10]~input_o ;
wire \ULA|Mux2~0_combout ;
wire \entrada[12]~input_o ;
wire \RDM|conteudo[12]~12_combout ;
wire \MEM|ram_rtl_0_bypass[57]~1_combout ;
wire \MEM|ram_rtl_0_bypass[58]~feeder_combout ;
wire \PC|counter[0]~16_combout ;
wire \entrada[11]~input_o ;
wire \ULA|Mux4~2_combout ;
wire \ULA|Mux4~0_combout ;
wire \ULA|Mux4~1_combout ;
wire \DECOD|Mux15~13_combout ;
wire \UC|opULA[0]~5_combout ;
wire \UC|writeAC~1_combout ;
wire \DECOD|Decoder0~0_combout ;
wire \UC|opULA[0]~6_combout ;
wire \ULA|Add0~35_combout ;
wire \ULA|Add0~32_combout ;
wire \ULA|Add0~29_combout ;
wire \entrada[8]~input_o ;
wire \RDM|conteudo[8]~8_combout ;
wire \MEM|ram_rtl_0_bypass[50]~feeder_combout ;
wire \DECOD|Mux15~1_combout ;
wire \UC|RwriteREM~0_combout ;
wire \DECOD|Decoder0~1_combout ;
wire \DECOD|Mux15~5_combout ;
wire \DECOD|Mux15~12_combout ;
wire \DECOD|Mux15~3_combout ;
wire \UC|selectRDM[1]~2_combout ;
wire \DECOD|Mux15~9_combout ;
wire \ULA|Mux0~0_combout ;
wire \ULA|Add0~47_combout ;
wire \ULA|Add0~44_combout ;
wire \ULA|Add0~41_combout ;
wire \ULA|Add0~38_combout ;
wire \ULA|Add0~37 ;
wire \ULA|Add0~40 ;
wire \ULA|Add0~43 ;
wire \ULA|Add0~46 ;
wire \ULA|Add0~48_combout ;
wire \ULA|Mux0~1_combout ;
wire \entrada[3]~input_o ;
wire \DECOD|Mux15~6_combout ;
wire \UC|RwriteAC~1_combout ;
wire \DECOD|Mux15~14_combout ;
wire \DECOD|Mux15~7_combout ;
wire \UC|writeAC~0_combout ;
wire \UC|writeAC~3_combout ;
wire \RDM|conteudo[3]~3_combout ;
wire \MEM|ram_rtl_0_bypass[40]~feeder_combout ;
wire \UC|RwriteRDM~3_combout ;
wire \UC|selectREM~0_combout ;
wire \UC|selectREM~1_combout ;
wire \muxREM|q[13]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0_combout ;
wire \muxREM|q[14]~2_combout ;
wire \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1_combout ;
wire \UC|writeMEM~0_combout ;
wire \DECOD|Decoder0~2_combout ;
wire \UC|writeMEM~1_combout ;
wire \UC|writeMEM~2_combout ;
wire \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|_~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|_~2_combout ;
wire \MEM|ram_rtl_0|auto_generated|_~1_combout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ;
wire \muxREM|q[0]~3_combout ;
wire \REM|conteudo[0]~feeder_combout ;
wire \entrada[1]~input_o ;
wire \ULA|Add0~5_combout ;
wire \ULA|Mux15~2_combout ;
wire \ULA|Mux15~0_combout ;
wire \ULA|Add0~0_combout ;
wire \ULA|Add0~2_cout ;
wire \ULA|Add0~3_combout ;
wire \ULA|Mux15~1_combout ;
wire \ULA|Mux15~3_combout ;
wire \ULA|Add0~4 ;
wire \ULA|Add0~6_combout ;
wire \entrada[2]~input_o ;
wire \RDM|conteudo[2]~2_combout ;
wire \MEM|ram_rtl_0_bypass[38]~feeder_combout ;
wire \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ;
wire \muxREM|q[2]~5_combout ;
wire \muxREM|q[3]~6_combout ;
wire \entrada[4]~input_o ;
wire \entrada[5]~input_o ;
wire \RDM|conteudo[5]~5_combout ;
wire \MEM|ram_rtl_0_bypass[44]~feeder_combout ;
wire \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ;
wire \muxREM|q[5]~8_combout ;
wire \REM|conteudo[5]~feeder_combout ;
wire \entrada[6]~input_o ;
wire \entrada[7]~input_o ;
wire \RDM|conteudo[7]~7_combout ;
wire \MEM|ram_rtl_0_bypass[48]~feeder_combout ;
wire \muxREM|q[7]~10_combout ;
wire \muxREM|q[8]~11_combout ;
wire \muxREM|q[9]~12_combout ;
wire \muxREM|q[10]~13_combout ;
wire \muxREM|q[11]~14_combout ;
wire \muxREM|q[12]~15_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a71~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a87~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout ;
wire \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout ;
wire \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout ;
wire \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a103~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a119~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout ;
wire \MEM|ram~18_combout ;
wire \UC|selectRDM[1]~7_combout ;
wire \UC|selectRDM[0]~3_combout ;
wire \UC|selectRDM[1]~5_combout ;
wire \UC|selectRDM[1]~9_combout ;
wire \UC|selectRDM[1]~6_combout ;
wire \UC|selectRDM[1]~8_combout ;
wire \UC|RwriteRDM~0_combout ;
wire \UC|writeRDM~3_combout ;
wire \UC|writeRDM~9_combout ;
wire \UC|writeRDM~5_combout ;
wire \UC|writeRDM~4_combout ;
wire \UC|writeRDM~6_combout ;
wire \UC|writeRDM~7_combout ;
wire \UC|writeRDM~8_combout ;
wire \ULA|Add0~23_combout ;
wire \ULA|Add0~20_combout ;
wire \ULA|Add0~17_combout ;
wire \ULA|Add0~14_combout ;
wire \ULA|Add0~11_combout ;
wire \ULA|Add0~8_combout ;
wire \ULA|Add0~7 ;
wire \ULA|Add0~10 ;
wire \ULA|Add0~13 ;
wire \ULA|Add0~16 ;
wire \ULA|Add0~19 ;
wire \ULA|Add0~22 ;
wire \ULA|Add0~24_combout ;
wire \ULA|Mux8~2_combout ;
wire \ULA|Mux8~3_combout ;
wire \ULA|Mux8~4_combout ;
wire \ULA|Mux8~5_combout ;
wire \ULA|Mux9~0_combout ;
wire \ULA|Mux9~1_combout ;
wire \ULA|Add0~21_combout ;
wire \ULA|Mux9~2_combout ;
wire \ULA|Mux9~3_combout ;
wire \RDM|conteudo[6]~6_combout ;
wire \MEM|ram_rtl_0_bypass[46]~feeder_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a70~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a86~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a118~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a102~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout ;
wire \MEM|ram~17_combout ;
wire \muxREM|q[6]~9_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a117~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a101~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a85~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a69~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout ;
wire \MEM|ram~16_combout ;
wire \ULA|Mux10~0_combout ;
wire \ULA|Mux10~1_combout ;
wire \ULA|Add0~18_combout ;
wire \ULA|Mux10~2_combout ;
wire \ULA|Mux10~3_combout ;
wire \ULA|Mux11~0_combout ;
wire \ULA|Mux11~1_combout ;
wire \ULA|Add0~15_combout ;
wire \ULA|Mux11~2_combout ;
wire \ULA|Mux11~3_combout ;
wire \RDM|conteudo[4]~4_combout ;
wire \RDM|conteudo[4]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[42]~feeder_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a68~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a84~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a116~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a100~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout ;
wire \MEM|ram~15_combout ;
wire \muxREM|q[4]~7_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a66~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a82~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a98~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a114~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout ;
wire \MEM|ram~13_combout ;
wire \ULA|Mux13~0_combout ;
wire \ULA|Mux13~1_combout ;
wire \ULA|Add0~9_combout ;
wire \ULA|Mux13~2_combout ;
wire \ULA|Mux13~3_combout ;
wire \ULA|Mux14~0_combout ;
wire \ULA|Mux14~1_combout ;
wire \ULA|Mux14~2_combout ;
wire \ULA|Mux14~3_combout ;
wire \RDM|conteudo[1]~1_combout ;
wire \MEM|ram_rtl_0_bypass[36]~feeder_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a81~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a65~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a113~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a97~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout ;
wire \MEM|ram~12_combout ;
wire \muxREM|q[1]~4_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a83~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a67~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a99~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a115~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout ;
wire \MEM|ram~14_combout ;
wire \ULA|Mux12~0_combout ;
wire \ULA|Mux12~1_combout ;
wire \ULA|Add0~12_combout ;
wire \ULA|Mux12~2_combout ;
wire \ULA|Mux12~3_combout ;
wire \ULA|Equal0~0_combout ;
wire \ULA|Equal0~1_combout ;
wire \ULA|Equal0~2_combout ;
wire \ULA|Equal0~3_combout ;
wire \ULA|Equal0~4_combout ;
wire \ULA|Equal0~5_combout ;
wire \ffZ|conteudo~q ;
wire \DECOD|Mux15~8_combout ;
wire \UC|writeRDM~2_combout ;
wire \UC|RwriteRDM~1_combout ;
wire \UC|RwriteRDM~2_combout ;
wire \UC|writeREM~1_combout ;
wire \UC|writeREM~0_combout ;
wire \UC|writeREM~2_combout ;
wire \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a88~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a104~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a120~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout ;
wire \MEM|ram~19_combout ;
wire \ULA|Mux7~0_combout ;
wire \ULA|Mux7~1_combout ;
wire \ULA|Add0~26_combout ;
wire \ULA|Add0~25 ;
wire \ULA|Add0~27_combout ;
wire \ULA|Mux7~2_combout ;
wire \ULA|Mux7~3_combout ;
wire \ULA|Add0~28 ;
wire \ULA|Add0~31 ;
wire \ULA|Add0~34 ;
wire \ULA|Add0~36_combout ;
wire \ULA|Mux4~3_combout ;
wire \RDM|conteudo[11]~11_combout ;
wire \MEM|ram_rtl_0_bypass[56]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[55]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a107~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a123~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a91~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a75~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout ;
wire \MEM|ram~22_combout ;
wire \DECOD|Mux15~10_combout ;
wire \UC|incrementPC~0_combout ;
wire \UC|got0~0_combout ;
wire \UC|got0~1_combout ;
wire \UC|incrementPC~1_combout ;
wire \UC|incrementPC~2_combout ;
wire \PC|counter[0]~17 ;
wire \PC|counter[1]~18_combout ;
wire \PC|counter[1]~19 ;
wire \PC|counter[2]~20_combout ;
wire \PC|counter[2]~21 ;
wire \PC|counter[3]~22_combout ;
wire \PC|counter[3]~23 ;
wire \PC|counter[4]~24_combout ;
wire \PC|counter[4]~25 ;
wire \PC|counter[5]~26_combout ;
wire \PC|counter[5]~27 ;
wire \PC|counter[6]~28_combout ;
wire \PC|counter[6]~29 ;
wire \PC|counter[7]~30_combout ;
wire \PC|counter[7]~31 ;
wire \PC|counter[8]~32_combout ;
wire \PC|counter[8]~33 ;
wire \PC|counter[9]~34_combout ;
wire \PC|counter[9]~35 ;
wire \PC|counter[10]~36_combout ;
wire \PC|counter[10]~37 ;
wire \PC|counter[11]~38_combout ;
wire \PC|counter[11]~39 ;
wire \PC|counter[12]~40_combout ;
wire \PC|counter[12]~41 ;
wire \PC|counter[13]~42_combout ;
wire \PC|counter[13]~43 ;
wire \PC|counter[14]~44_combout ;
wire \PC|counter[14]~45 ;
wire \PC|counter[15]~46_combout ;
wire \muxREM|q[15]~1_combout ;
wire \MEM|ram_rtl_0_bypass[31]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[32]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[29]~feeder_combout ;
wire \MEM|ram~8_combout ;
wire \MEM|ram_rtl_0_bypass[22]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[23]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[21]~feeder_combout ;
wire \MEM|ram~6_combout ;
wire \MEM|ram_rtl_0_bypass[18]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[19]~feeder_combout ;
wire \MEM|ram~5_combout ;
wire \MEM|ram_rtl_0_bypass[25]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[28]~feeder_combout ;
wire \MEM|ram~7_combout ;
wire \MEM|ram~9_combout ;
wire \MEM|ram_rtl_0_bypass[10]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[11]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[9]~feeder_combout ;
wire \MEM|ram~2_combout ;
wire \MEM|ram_rtl_0_bypass[16]~feeder_combout ;
wire \MEM|ram~3_combout ;
wire \MEM|ram_rtl_0_bypass[2]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[3]~feeder_combout ;
wire \MEM|ram~0_combout ;
wire \MEM|ram_rtl_0_bypass[6]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[7]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[5]~feeder_combout ;
wire \MEM|ram~1_combout ;
wire \MEM|ram~4_combout ;
wire \MEM|ram~10_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a76~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a92~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a124~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a108~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout ;
wire \MEM|ram~23_combout ;
wire \ULA|Add0~39_combout ;
wire \ULA|Mux3~0_combout ;
wire \ULA|Mux3~1_combout ;
wire \ULA|Mux3~2_combout ;
wire \ULA|Mux3~3_combout ;
wire \ULA|Mux2~1_combout ;
wire \ULA|Mux2~2_combout ;
wire \ULA|Add0~42_combout ;
wire \ULA|Mux2~3_combout ;
wire \entrada[13]~input_o ;
wire \RDM|conteudo[13]~13_combout ;
wire \MEM|ram_rtl_0_bypass[60]~feeder_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a109~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a125~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a77~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a93~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout ;
wire \MEM|ram~24_combout ;
wire \DECOD|Mux15~4_combout ;
wire \UC|opULA[0]~0_combout ;
wire \UC|opULA[0]~1_combout ;
wire \ULA|Mux8~0_combout ;
wire \ULA|Add0~30_combout ;
wire \ULA|Mux6~0_combout ;
wire \ULA|Mux6~1_combout ;
wire \ULA|Mux6~2_combout ;
wire \ULA|Mux6~3_combout ;
wire \entrada[9]~input_o ;
wire \RDM|conteudo[9]~9_combout ;
wire \MEM|ram_rtl_0_bypass[52]~feeder_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a73~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a89~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a121~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a105~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout ;
wire \MEM|ram~20_combout ;
wire \UC|RwriteAC~0_combout ;
wire \UC|opULA[1]~2_combout ;
wire \UC|opULA[1]~3_combout ;
wire \ULA|Mux5~0_combout ;
wire \ULA|Mux5~1_combout ;
wire \ULA|Add0~33_combout ;
wire \ULA|Mux5~2_combout ;
wire \ULA|Mux5~3_combout ;
wire \RDM|conteudo[10]~10_combout ;
wire \MEM|ram_rtl_0_bypass[53]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[54]~feeder_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a122~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a106~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a90~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a74~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout ;
wire \MEM|ram~21_combout ;
wire \DECOD|Decoder0~3_combout ;
wire \DECOD|Mux15~0_combout ;
wire \UC|always0~0_combout ;
wire \UC|always0~1_combout ;
wire \UC|always0~4_combout ;
wire \UC|always0~2_combout ;
wire \UC|always0~3_combout ;
wire \UC|always0~5_combout ;
wire \UC|t3~0_combout ;
wire \UC|t3~q ;
wire \UC|t4~1_combout ;
wire \UC|t4~q ;
wire \UC|t6~0_combout ;
wire \UC|t6~q ;
wire \UC|t7~1_combout ;
wire \UC|t7~q ;
wire \UC|writeAC~2_combout ;
wire \ULA|Mux8~1_combout ;
wire \ULA|Mux1~0_combout ;
wire \ULA|Mux1~1_combout ;
wire \ULA|Add0~45_combout ;
wire \ULA|Mux1~2_combout ;
wire \ULA|Mux1~3_combout ;
wire \entrada[14]~input_o ;
wire \RDM|conteudo[14]~14_combout ;
wire \MEM|ram_rtl_0_bypass[62]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[61]~2_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a78~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a94~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a126~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a110~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout ;
wire \MEM|ram~25_combout ;
wire \DECOD|Mux15~2_combout ;
wire \UC|opULA[2]~4_combout ;
wire \ULA|Mux0~2_combout ;
wire \ULA|Mux0~3_combout ;
wire \ffN|conteudo~q ;
wire \RDM|conteudo[15]~15_combout ;
wire \RDM|conteudo[15]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[64]~feeder_combout ;
wire \MEM|ram_rtl_0_bypass[63]~feeder_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a79~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a95~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a111~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a127~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout ;
wire \MEM|ram~26_combout ;
wire \RI|conteudo[15]~feeder_combout ;
wire \RI|conteudo[15]~clkctrl_outclk ;
wire \DECOD|Mux15~11_combout ;
wire \UC|selectRDM[0]~4_combout ;
wire \entrada[0]~input_o ;
wire \RDM|conteudo[0]~0_combout ;
wire \MEM|ram_rtl_0_bypass[34]~feeder_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a96~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a112~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a80~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a64~portbdataout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout ;
wire \MEM|ram~11_combout ;
wire \UC|writeOUT~0_combout ;
wire \OUT|conteudo[1]~feeder_combout ;
wire \OUT|conteudo[2]~feeder_combout ;
wire \OUT|conteudo[3]~feeder_combout ;
wire \OUT|conteudo[4]~feeder_combout ;
wire \OUT|conteudo[5]~feeder_combout ;
wire \OUT|conteudo[6]~feeder_combout ;
wire \OUT|conteudo[7]~feeder_combout ;
wire \OUT|conteudo[8]~feeder_combout ;
wire \OUT|conteudo[9]~feeder_combout ;
wire \OUT|conteudo[10]~feeder_combout ;
wire \OUT|conteudo[11]~feeder_combout ;
wire \OUT|conteudo[12]~feeder_combout ;
wire \OUT|conteudo[13]~feeder_combout ;
wire \OUT|conteudo[14]~feeder_combout ;
wire \OUT|conteudo[15]~feeder_combout ;
wire \RI|conteudo[0]~feeder_combout ;
wire \RI|conteudo[2]~feeder_combout ;
wire \RI|conteudo[3]~feeder_combout ;
wire \RI|conteudo[4]~feeder_combout ;
wire \RI|conteudo[5]~feeder_combout ;
wire \RI|conteudo[6]~feeder_combout ;
wire \RI|conteudo[8]~feeder_combout ;
wire \DECOD|Mux15~15_combout ;
wire [15:0] \DECOD|operacao ;
wire [2:0] \MEM|ram_rtl_0|auto_generated|addr_store_b ;
wire [15:0] \RDM|conteudo ;
wire [2:0] \MEM|ram_rtl_0|auto_generated|address_reg_b ;
wire [15:0] \PC|counter ;
wire [15:0] \OUT|conteudo ;
wire [15:0] \AC|conteudo ;
wire [3:0] \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w ;
wire [0:64] \MEM|ram_rtl_0_bypass ;
wire [15:0] \REM|conteudo ;
wire [15:0] \RI|conteudo ;
wire [2:0] \MEM|ram_rtl_0|auto_generated|addrstall_reg_b ;

wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;

assign \MEM|ram_rtl_0|auto_generated|ram_block1a16~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a48~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a32~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a80~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a64~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a112~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a96~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a17~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a1~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a49~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a33~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a81~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a65~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a113~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a97~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a18~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a2~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a50~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a34~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a82~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a66~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a114~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a98~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a19~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a3~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a51~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a35~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a83~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a67~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a115~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a99~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a20~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a4~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a52~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a36~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a84~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a68~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a116~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a100~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a21~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a5~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a53~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a37~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a85~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a69~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a117~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a101~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a22~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a6~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a54~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a38~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a86~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a70~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a118~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a102~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a23~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a7~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a55~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a39~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a87~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a71~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a119~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a103~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a24~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a8~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a56~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a40~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a88~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a72~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a120~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a104~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a25~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a9~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a57~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a41~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a89~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a73~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a121~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a105~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a26~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a10~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a58~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a42~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a90~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a74~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a122~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a106~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a27~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a11~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a59~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a43~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a91~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a75~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a123~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a107~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a28~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a12~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a60~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a44~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a92~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a76~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a124~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a108~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a29~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a13~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a61~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a45~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a93~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a77~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a125~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a109~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a30~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a14~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a62~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a46~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a94~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a78~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a126~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a110~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a31~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a15~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a63~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a47~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a95~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a79~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a127~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a111~portbdataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X62_Y0_N2
cycloneive_io_obuf \saida[0]~output (
	.i(\OUT|conteudo [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[0]~output .bus_hold = "false";
defparam \saida[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y47_N23
cycloneive_io_obuf \saida[1]~output (
	.i(\OUT|conteudo [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[1]~output .bus_hold = "false";
defparam \saida[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y47_N16
cycloneive_io_obuf \saida[2]~output (
	.i(\OUT|conteudo [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[2]~output .bus_hold = "false";
defparam \saida[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y45_N23
cycloneive_io_obuf \saida[3]~output (
	.i(\OUT|conteudo [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[3]~output .bus_hold = "false";
defparam \saida[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y48_N23
cycloneive_io_obuf \saida[4]~output (
	.i(\OUT|conteudo [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[4]~output .bus_hold = "false";
defparam \saida[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y44_N16
cycloneive_io_obuf \saida[5]~output (
	.i(\OUT|conteudo [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[5]~output .bus_hold = "false";
defparam \saida[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y53_N2
cycloneive_io_obuf \saida[6]~output (
	.i(\OUT|conteudo [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[6]~output .bus_hold = "false";
defparam \saida[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y53_N16
cycloneive_io_obuf \saida[7]~output (
	.i(\OUT|conteudo [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[7]~output .bus_hold = "false";
defparam \saida[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y9_N16
cycloneive_io_obuf \saida[8]~output (
	.i(\OUT|conteudo [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[8]~output .bus_hold = "false";
defparam \saida[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y12_N23
cycloneive_io_obuf \saida[9]~output (
	.i(\OUT|conteudo [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[9]~output .bus_hold = "false";
defparam \saida[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y46_N16
cycloneive_io_obuf \saida[10]~output (
	.i(\OUT|conteudo [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[10]~output .bus_hold = "false";
defparam \saida[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y53_N23
cycloneive_io_obuf \saida[11]~output (
	.i(\OUT|conteudo [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[11]~output .bus_hold = "false";
defparam \saida[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y40_N16
cycloneive_io_obuf \saida[12]~output (
	.i(\OUT|conteudo [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[12]~output .bus_hold = "false";
defparam \saida[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y36_N9
cycloneive_io_obuf \saida[13]~output (
	.i(\OUT|conteudo [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[13]~output .bus_hold = "false";
defparam \saida[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y53_N2
cycloneive_io_obuf \saida[14]~output (
	.i(\OUT|conteudo [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[14]~output .bus_hold = "false";
defparam \saida[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y48_N16
cycloneive_io_obuf \saida[15]~output (
	.i(\OUT|conteudo [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[15]~output .bus_hold = "false";
defparam \saida[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y35_N2
cycloneive_io_obuf \T0~output (
	.i(!\UC|t0~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T0~output_o ),
	.obar());
// synopsys translate_off
defparam \T0~output .bus_hold = "false";
defparam \T0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y38_N23
cycloneive_io_obuf \T1~output (
	.i(\UC|t1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T1~output_o ),
	.obar());
// synopsys translate_off
defparam \T1~output .bus_hold = "false";
defparam \T1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y11_N2
cycloneive_io_obuf \T2~output (
	.i(\UC|t2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T2~output_o ),
	.obar());
// synopsys translate_off
defparam \T2~output .bus_hold = "false";
defparam \T2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y26_N2
cycloneive_io_obuf \T3~output (
	.i(\UC|t3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T3~output_o ),
	.obar());
// synopsys translate_off
defparam \T3~output .bus_hold = "false";
defparam \T3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \T4~output (
	.i(\UC|t4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T4~output_o ),
	.obar());
// synopsys translate_off
defparam \T4~output .bus_hold = "false";
defparam \T4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y39_N2
cycloneive_io_obuf \T5~output (
	.i(\UC|t5~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T5~output_o ),
	.obar());
// synopsys translate_off
defparam \T5~output .bus_hold = "false";
defparam \T5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y15_N2
cycloneive_io_obuf \T6~output (
	.i(\UC|t6~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T6~output_o ),
	.obar());
// synopsys translate_off
defparam \T6~output .bus_hold = "false";
defparam \T6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y40_N23
cycloneive_io_obuf \T7~output (
	.i(\UC|t7~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T7~output_o ),
	.obar());
// synopsys translate_off
defparam \T7~output .bus_hold = "false";
defparam \T7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y14_N23
cycloneive_io_obuf \T8~output (
	.i(\UC|t8~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T8~output_o ),
	.obar());
// synopsys translate_off
defparam \T8~output .bus_hold = "false";
defparam \T8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y42_N23
cycloneive_io_obuf \T9~output (
	.i(\UC|t9~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T9~output_o ),
	.obar());
// synopsys translate_off
defparam \T9~output .bus_hold = "false";
defparam \T9~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y24_N9
cycloneive_io_obuf \acumulador[0]~output (
	.i(\AC|conteudo [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acumulador[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \acumulador[0]~output .bus_hold = "false";
defparam \acumulador[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y53_N16
cycloneive_io_obuf \acumulador[1]~output (
	.i(\AC|conteudo [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acumulador[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \acumulador[1]~output .bus_hold = "false";
defparam \acumulador[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y34_N16
cycloneive_io_obuf \acumulador[2]~output (
	.i(\AC|conteudo [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acumulador[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \acumulador[2]~output .bus_hold = "false";
defparam \acumulador[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y23_N16
cycloneive_io_obuf \acumulador[3]~output (
	.i(\AC|conteudo [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acumulador[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \acumulador[3]~output .bus_hold = "false";
defparam \acumulador[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y21_N16
cycloneive_io_obuf \acumulador[4]~output (
	.i(\AC|conteudo [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acumulador[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \acumulador[4]~output .bus_hold = "false";
defparam \acumulador[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y36_N2
cycloneive_io_obuf \acumulador[5]~output (
	.i(\AC|conteudo [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acumulador[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \acumulador[5]~output .bus_hold = "false";
defparam \acumulador[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N23
cycloneive_io_obuf \acumulador[6]~output (
	.i(\AC|conteudo [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acumulador[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \acumulador[6]~output .bus_hold = "false";
defparam \acumulador[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y18_N2
cycloneive_io_obuf \acumulador[7]~output (
	.i(\AC|conteudo [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acumulador[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \acumulador[7]~output .bus_hold = "false";
defparam \acumulador[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y22_N9
cycloneive_io_obuf \acumulador[8]~output (
	.i(\AC|conteudo [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acumulador[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \acumulador[8]~output .bus_hold = "false";
defparam \acumulador[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N23
cycloneive_io_obuf \acumulador[9]~output (
	.i(\AC|conteudo [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acumulador[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \acumulador[9]~output .bus_hold = "false";
defparam \acumulador[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y21_N23
cycloneive_io_obuf \acumulador[10]~output (
	.i(\AC|conteudo [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acumulador[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \acumulador[10]~output .bus_hold = "false";
defparam \acumulador[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y16_N2
cycloneive_io_obuf \acumulador[11]~output (
	.i(\AC|conteudo [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acumulador[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \acumulador[11]~output .bus_hold = "false";
defparam \acumulador[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y53_N2
cycloneive_io_obuf \acumulador[12]~output (
	.i(\AC|conteudo [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acumulador[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \acumulador[12]~output .bus_hold = "false";
defparam \acumulador[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y25_N2
cycloneive_io_obuf \acumulador[13]~output (
	.i(\AC|conteudo [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acumulador[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \acumulador[13]~output .bus_hold = "false";
defparam \acumulador[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y23_N23
cycloneive_io_obuf \acumulador[14]~output (
	.i(\AC|conteudo [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acumulador[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \acumulador[14]~output .bus_hold = "false";
defparam \acumulador[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y18_N23
cycloneive_io_obuf \acumulador[15]~output (
	.i(\ffN|conteudo~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\acumulador[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \acumulador[15]~output .bus_hold = "false";
defparam \acumulador[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y53_N9
cycloneive_io_obuf \qMEM[0]~output (
	.i(\MEM|ram~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[0]~output .bus_hold = "false";
defparam \qMEM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N23
cycloneive_io_obuf \qMEM[1]~output (
	.i(\MEM|ram~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[1]~output .bus_hold = "false";
defparam \qMEM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y13_N16
cycloneive_io_obuf \qMEM[2]~output (
	.i(\MEM|ram~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[2]~output .bus_hold = "false";
defparam \qMEM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y10_N23
cycloneive_io_obuf \qMEM[3]~output (
	.i(\MEM|ram~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[3]~output .bus_hold = "false";
defparam \qMEM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y53_N23
cycloneive_io_obuf \qMEM[4]~output (
	.i(\MEM|ram~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[4]~output .bus_hold = "false";
defparam \qMEM[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y19_N16
cycloneive_io_obuf \qMEM[5]~output (
	.i(\MEM|ram~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[5]~output .bus_hold = "false";
defparam \qMEM[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y53_N9
cycloneive_io_obuf \qMEM[6]~output (
	.i(\MEM|ram~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[6]~output .bus_hold = "false";
defparam \qMEM[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N23
cycloneive_io_obuf \qMEM[7]~output (
	.i(\MEM|ram~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[7]~output .bus_hold = "false";
defparam \qMEM[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N9
cycloneive_io_obuf \qMEM[8]~output (
	.i(\MEM|ram~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[8]~output .bus_hold = "false";
defparam \qMEM[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \qMEM[9]~output (
	.i(\MEM|ram~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[9]~output .bus_hold = "false";
defparam \qMEM[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y13_N9
cycloneive_io_obuf \qMEM[10]~output (
	.i(\MEM|ram~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[10]~output .bus_hold = "false";
defparam \qMEM[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y53_N16
cycloneive_io_obuf \qMEM[11]~output (
	.i(\MEM|ram~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[11]~output .bus_hold = "false";
defparam \qMEM[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y49_N2
cycloneive_io_obuf \qMEM[12]~output (
	.i(\MEM|ram~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[12]~output .bus_hold = "false";
defparam \qMEM[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N23
cycloneive_io_obuf \qMEM[13]~output (
	.i(\MEM|ram~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[13]~output .bus_hold = "false";
defparam \qMEM[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y53_N2
cycloneive_io_obuf \qMEM[14]~output (
	.i(\MEM|ram~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[14]~output .bus_hold = "false";
defparam \qMEM[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y13_N2
cycloneive_io_obuf \qMEM[15]~output (
	.i(\MEM|ram~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qMEM[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \qMEM[15]~output .bus_hold = "false";
defparam \qMEM[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y53_N9
cycloneive_io_obuf \qREM[0]~output (
	.i(\REM|conteudo [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[0]~output .bus_hold = "false";
defparam \qREM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y53_N9
cycloneive_io_obuf \qREM[1]~output (
	.i(\REM|conteudo [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[1]~output .bus_hold = "false";
defparam \qREM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y53_N16
cycloneive_io_obuf \qREM[2]~output (
	.i(\REM|conteudo [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[2]~output .bus_hold = "false";
defparam \qREM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y53_N2
cycloneive_io_obuf \qREM[3]~output (
	.i(\REM|conteudo [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[3]~output .bus_hold = "false";
defparam \qREM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y53_N9
cycloneive_io_obuf \qREM[4]~output (
	.i(\REM|conteudo [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[4]~output .bus_hold = "false";
defparam \qREM[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y53_N23
cycloneive_io_obuf \qREM[5]~output (
	.i(\REM|conteudo [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[5]~output .bus_hold = "false";
defparam \qREM[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y53_N16
cycloneive_io_obuf \qREM[6]~output (
	.i(\REM|conteudo [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[6]~output .bus_hold = "false";
defparam \qREM[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y53_N9
cycloneive_io_obuf \qREM[7]~output (
	.i(\REM|conteudo [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[7]~output .bus_hold = "false";
defparam \qREM[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y53_N16
cycloneive_io_obuf \qREM[8]~output (
	.i(\REM|conteudo [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[8]~output .bus_hold = "false";
defparam \qREM[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y53_N2
cycloneive_io_obuf \qREM[9]~output (
	.i(\REM|conteudo [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[9]~output .bus_hold = "false";
defparam \qREM[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y53_N2
cycloneive_io_obuf \qREM[10]~output (
	.i(\REM|conteudo [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[10]~output .bus_hold = "false";
defparam \qREM[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y53_N2
cycloneive_io_obuf \qREM[11]~output (
	.i(\REM|conteudo [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[11]~output .bus_hold = "false";
defparam \qREM[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y53_N2
cycloneive_io_obuf \qREM[12]~output (
	.i(\REM|conteudo [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[12]~output .bus_hold = "false";
defparam \qREM[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y39_N9
cycloneive_io_obuf \qREM[13]~output (
	.i(\REM|conteudo [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[13]~output .bus_hold = "false";
defparam \qREM[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \qREM[14]~output (
	.i(\REM|conteudo [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[14]~output .bus_hold = "false";
defparam \qREM[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y0_N23
cycloneive_io_obuf \qREM[15]~output (
	.i(\REM|conteudo [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qREM[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \qREM[15]~output .bus_hold = "false";
defparam \qREM[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y41_N2
cycloneive_io_obuf \qRDM[0]~output (
	.i(\RDM|conteudo [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[0]~output .bus_hold = "false";
defparam \qRDM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y53_N2
cycloneive_io_obuf \qRDM[1]~output (
	.i(\RDM|conteudo [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[1]~output .bus_hold = "false";
defparam \qRDM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y16_N9
cycloneive_io_obuf \qRDM[2]~output (
	.i(\RDM|conteudo [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[2]~output .bus_hold = "false";
defparam \qRDM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y18_N9
cycloneive_io_obuf \qRDM[3]~output (
	.i(\RDM|conteudo [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[3]~output .bus_hold = "false";
defparam \qRDM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y49_N9
cycloneive_io_obuf \qRDM[4]~output (
	.i(\RDM|conteudo [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[4]~output .bus_hold = "false";
defparam \qRDM[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y43_N9
cycloneive_io_obuf \qRDM[5]~output (
	.i(\RDM|conteudo [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[5]~output .bus_hold = "false";
defparam \qRDM[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y49_N16
cycloneive_io_obuf \qRDM[6]~output (
	.i(\RDM|conteudo [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[6]~output .bus_hold = "false";
defparam \qRDM[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y53_N23
cycloneive_io_obuf \qRDM[7]~output (
	.i(\RDM|conteudo [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[7]~output .bus_hold = "false";
defparam \qRDM[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y53_N23
cycloneive_io_obuf \qRDM[8]~output (
	.i(\RDM|conteudo [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[8]~output .bus_hold = "false";
defparam \qRDM[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y53_N2
cycloneive_io_obuf \qRDM[9]~output (
	.i(\RDM|conteudo [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[9]~output .bus_hold = "false";
defparam \qRDM[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N2
cycloneive_io_obuf \qRDM[10]~output (
	.i(\RDM|conteudo [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[10]~output .bus_hold = "false";
defparam \qRDM[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y53_N16
cycloneive_io_obuf \qRDM[11]~output (
	.i(\RDM|conteudo [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[11]~output .bus_hold = "false";
defparam \qRDM[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y53_N2
cycloneive_io_obuf \qRDM[12]~output (
	.i(\RDM|conteudo [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[12]~output .bus_hold = "false";
defparam \qRDM[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N16
cycloneive_io_obuf \qRDM[13]~output (
	.i(\RDM|conteudo [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[13]~output .bus_hold = "false";
defparam \qRDM[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y53_N2
cycloneive_io_obuf \qRDM[14]~output (
	.i(\RDM|conteudo [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[14]~output .bus_hold = "false";
defparam \qRDM[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y53_N23
cycloneive_io_obuf \qRDM[15]~output (
	.i(\RDM|conteudo [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRDM[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRDM[15]~output .bus_hold = "false";
defparam \qRDM[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y53_N2
cycloneive_io_obuf \qRI[0]~output (
	.i(\RI|conteudo [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRI[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRI[0]~output .bus_hold = "false";
defparam \qRI[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y6_N16
cycloneive_io_obuf \qRI[1]~output (
	.i(\RI|conteudo [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRI[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRI[1]~output .bus_hold = "false";
defparam \qRI[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y53_N9
cycloneive_io_obuf \qRI[2]~output (
	.i(\RI|conteudo [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRI[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRI[2]~output .bus_hold = "false";
defparam \qRI[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \qRI[3]~output (
	.i(\RI|conteudo [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRI[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRI[3]~output .bus_hold = "false";
defparam \qRI[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y53_N2
cycloneive_io_obuf \qRI[4]~output (
	.i(\RI|conteudo [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRI[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRI[4]~output .bus_hold = "false";
defparam \qRI[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y53_N23
cycloneive_io_obuf \qRI[5]~output (
	.i(\RI|conteudo [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRI[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRI[5]~output .bus_hold = "false";
defparam \qRI[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N9
cycloneive_io_obuf \qRI[6]~output (
	.i(\RI|conteudo [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRI[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRI[6]~output .bus_hold = "false";
defparam \qRI[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y45_N16
cycloneive_io_obuf \qRI[7]~output (
	.i(\RI|conteudo [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRI[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRI[7]~output .bus_hold = "false";
defparam \qRI[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N2
cycloneive_io_obuf \qRI[8]~output (
	.i(\RI|conteudo [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRI[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRI[8]~output .bus_hold = "false";
defparam \qRI[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N2
cycloneive_io_obuf \qRI[9]~output (
	.i(\RI|conteudo [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRI[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRI[9]~output .bus_hold = "false";
defparam \qRI[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y53_N16
cycloneive_io_obuf \qRI[10]~output (
	.i(\RI|conteudo [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRI[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRI[10]~output .bus_hold = "false";
defparam \qRI[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y25_N9
cycloneive_io_obuf \qRI[11]~output (
	.i(\RI|conteudo [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRI[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRI[11]~output .bus_hold = "false";
defparam \qRI[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y20_N16
cycloneive_io_obuf \qRI[12]~output (
	.i(\RI|conteudo [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRI[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRI[12]~output .bus_hold = "false";
defparam \qRI[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y53_N9
cycloneive_io_obuf \qRI[13]~output (
	.i(\RI|conteudo [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRI[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRI[13]~output .bus_hold = "false";
defparam \qRI[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y31_N16
cycloneive_io_obuf \qRI[14]~output (
	.i(\RI|conteudo [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRI[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRI[14]~output .bus_hold = "false";
defparam \qRI[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y17_N23
cycloneive_io_obuf \qRI[15]~output (
	.i(\RI|conteudo [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qRI[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \qRI[15]~output .bus_hold = "false";
defparam \qRI[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y46_N23
cycloneive_io_obuf \qPC[0]~output (
	.i(\PC|counter [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qPC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \qPC[0]~output .bus_hold = "false";
defparam \qPC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y53_N2
cycloneive_io_obuf \qPC[1]~output (
	.i(\PC|counter [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qPC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \qPC[1]~output .bus_hold = "false";
defparam \qPC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N16
cycloneive_io_obuf \qPC[2]~output (
	.i(\PC|counter [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qPC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \qPC[2]~output .bus_hold = "false";
defparam \qPC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y32_N16
cycloneive_io_obuf \qPC[3]~output (
	.i(\PC|counter [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qPC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \qPC[3]~output .bus_hold = "false";
defparam \qPC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N23
cycloneive_io_obuf \qPC[4]~output (
	.i(\PC|counter [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qPC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \qPC[4]~output .bus_hold = "false";
defparam \qPC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y53_N9
cycloneive_io_obuf \qPC[5]~output (
	.i(\PC|counter [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qPC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \qPC[5]~output .bus_hold = "false";
defparam \qPC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N2
cycloneive_io_obuf \qPC[6]~output (
	.i(\PC|counter [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qPC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \qPC[6]~output .bus_hold = "false";
defparam \qPC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N9
cycloneive_io_obuf \qPC[7]~output (
	.i(\PC|counter [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qPC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \qPC[7]~output .bus_hold = "false";
defparam \qPC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N9
cycloneive_io_obuf \qPC[8]~output (
	.i(\PC|counter [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qPC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \qPC[8]~output .bus_hold = "false";
defparam \qPC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N16
cycloneive_io_obuf \qPC[9]~output (
	.i(\PC|counter [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qPC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \qPC[9]~output .bus_hold = "false";
defparam \qPC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y53_N9
cycloneive_io_obuf \qPC[10]~output (
	.i(\PC|counter [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qPC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \qPC[10]~output .bus_hold = "false";
defparam \qPC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N2
cycloneive_io_obuf \qPC[11]~output (
	.i(\PC|counter [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qPC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \qPC[11]~output .bus_hold = "false";
defparam \qPC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y53_N23
cycloneive_io_obuf \qPC[12]~output (
	.i(\PC|counter [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qPC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \qPC[12]~output .bus_hold = "false";
defparam \qPC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N16
cycloneive_io_obuf \qPC[13]~output (
	.i(\PC|counter [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qPC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \qPC[13]~output .bus_hold = "false";
defparam \qPC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N2
cycloneive_io_obuf \qPC[14]~output (
	.i(\PC|counter [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qPC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \qPC[14]~output .bus_hold = "false";
defparam \qPC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y53_N9
cycloneive_io_obuf \qPC[15]~output (
	.i(\PC|counter [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\qPC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \qPC[15]~output .bus_hold = "false";
defparam \qPC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N9
cycloneive_io_obuf \sNOP~output (
	.i(\DECOD|operacao [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sNOP~output_o ),
	.obar());
// synopsys translate_off
defparam \sNOP~output .bus_hold = "false";
defparam \sNOP~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y53_N23
cycloneive_io_obuf \sSTA~output (
	.i(\DECOD|operacao [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sSTA~output_o ),
	.obar());
// synopsys translate_off
defparam \sSTA~output .bus_hold = "false";
defparam \sSTA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N2
cycloneive_io_obuf \sLDA~output (
	.i(\DECOD|operacao [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sLDA~output_o ),
	.obar());
// synopsys translate_off
defparam \sLDA~output .bus_hold = "false";
defparam \sLDA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y53_N23
cycloneive_io_obuf \sADD~output (
	.i(\DECOD|operacao [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sADD~output_o ),
	.obar());
// synopsys translate_off
defparam \sADD~output .bus_hold = "false";
defparam \sADD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N16
cycloneive_io_obuf \sSUB~output (
	.i(\DECOD|operacao [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sSUB~output_o ),
	.obar());
// synopsys translate_off
defparam \sSUB~output .bus_hold = "false";
defparam \sSUB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y31_N23
cycloneive_io_obuf \sAND~output (
	.i(\DECOD|operacao [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sAND~output_o ),
	.obar());
// synopsys translate_off
defparam \sAND~output .bus_hold = "false";
defparam \sAND~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y8_N16
cycloneive_io_obuf \sOR~output (
	.i(\DECOD|operacao [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sOR~output_o ),
	.obar());
// synopsys translate_off
defparam \sOR~output .bus_hold = "false";
defparam \sOR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y41_N9
cycloneive_io_obuf \sNOT~output (
	.i(\DECOD|operacao [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sNOT~output_o ),
	.obar());
// synopsys translate_off
defparam \sNOT~output .bus_hold = "false";
defparam \sNOT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y24_N2
cycloneive_io_obuf \sJ~output (
	.i(\DECOD|operacao [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sJ~output_o ),
	.obar());
// synopsys translate_off
defparam \sJ~output .bus_hold = "false";
defparam \sJ~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y20_N23
cycloneive_io_obuf \sJN~output (
	.i(\DECOD|operacao [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sJN~output_o ),
	.obar());
// synopsys translate_off
defparam \sJN~output .bus_hold = "false";
defparam \sJN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y0_N16
cycloneive_io_obuf \sJZ~output (
	.i(\DECOD|operacao [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sJZ~output_o ),
	.obar());
// synopsys translate_off
defparam \sJZ~output .bus_hold = "false";
defparam \sJZ~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y37_N2
cycloneive_io_obuf \sIN~output (
	.i(\DECOD|operacao [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sIN~output_o ),
	.obar());
// synopsys translate_off
defparam \sIN~output .bus_hold = "false";
defparam \sIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y8_N23
cycloneive_io_obuf \sOUT~output (
	.i(\DECOD|operacao [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sOUT~output_o ),
	.obar());
// synopsys translate_off
defparam \sOUT~output .bus_hold = "false";
defparam \sOUT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y53_N9
cycloneive_io_obuf \sSHR~output (
	.i(\DECOD|operacao [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sSHR~output_o ),
	.obar());
// synopsys translate_off
defparam \sSHR~output .bus_hold = "false";
defparam \sSHR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cycloneive_io_obuf \sSHL~output (
	.i(\DECOD|operacao [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sSHL~output_o ),
	.obar());
// synopsys translate_off
defparam \sSHL~output .bus_hold = "false";
defparam \sSHL~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y53_N23
cycloneive_io_obuf \sHLT~output (
	.i(\DECOD|operacao [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sHLT~output_o ),
	.obar());
// synopsys translate_off
defparam \sHLT~output .bus_hold = "false";
defparam \sHLT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y53_N9
cycloneive_io_obuf \sDIR~output (
	.i(!\DECOD|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sDIR~output_o ),
	.obar());
// synopsys translate_off
defparam \sDIR~output .bus_hold = "false";
defparam \sDIR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y6_N23
cycloneive_io_obuf \sIND~output (
	.i(\DECOD|Decoder0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sIND~output_o ),
	.obar());
// synopsys translate_off
defparam \sIND~output .bus_hold = "false";
defparam \sIND~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y35_N9
cycloneive_io_obuf \sIM~output (
	.i(\DECOD|Decoder0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sIM~output_o ),
	.obar());
// synopsys translate_off
defparam \sIM~output .bus_hold = "false";
defparam \sIM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y49_N23
cycloneive_io_obuf \sSOP~output (
	.i(\DECOD|Decoder0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sSOP~output_o ),
	.obar());
// synopsys translate_off
defparam \sSOP~output .bus_hold = "false";
defparam \sSOP~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y53_N16
cycloneive_io_obuf \writeAC~output (
	.i(\UC|writeAC~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writeAC~output_o ),
	.obar());
// synopsys translate_off
defparam \writeAC~output .bus_hold = "false";
defparam \writeAC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y53_N9
cycloneive_io_obuf \writeN~output (
	.i(\UC|writeAC~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writeN~output_o ),
	.obar());
// synopsys translate_off
defparam \writeN~output .bus_hold = "false";
defparam \writeN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y53_N2
cycloneive_io_obuf \writeZ~output (
	.i(\UC|writeAC~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writeZ~output_o ),
	.obar());
// synopsys translate_off
defparam \writeZ~output .bus_hold = "false";
defparam \writeZ~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y33_N2
cycloneive_io_obuf \writeRDM~output (
	.i(\UC|writeRDM~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writeRDM~output_o ),
	.obar());
// synopsys translate_off
defparam \writeRDM~output .bus_hold = "false";
defparam \writeRDM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y11_N16
cycloneive_io_obuf \writeRI~output (
	.i(\UC|t2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writeRI~output_o ),
	.obar());
// synopsys translate_off
defparam \writeRI~output .bus_hold = "false";
defparam \writeRI~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y53_N2
cycloneive_io_obuf \writeOUT~output (
	.i(\UC|writeOUT~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writeOUT~output_o ),
	.obar());
// synopsys translate_off
defparam \writeOUT~output .bus_hold = "false";
defparam \writeOUT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y53_N23
cycloneive_io_obuf \writeREM~output (
	.i(\UC|writeREM~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writeREM~output_o ),
	.obar());
// synopsys translate_off
defparam \writeREM~output .bus_hold = "false";
defparam \writeREM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y4_N16
cycloneive_io_obuf \writeMEM~output (
	.i(\UC|writeMEM~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writeMEM~output_o ),
	.obar());
// synopsys translate_off
defparam \writeMEM~output .bus_hold = "false";
defparam \writeMEM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y34_N23
cycloneive_io_obuf \selectREM~output (
	.i(\UC|selectREM~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selectREM~output_o ),
	.obar());
// synopsys translate_off
defparam \selectREM~output .bus_hold = "false";
defparam \selectREM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y38_N16
cycloneive_io_obuf \incrementPC~output (
	.i(\UC|incrementPC~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\incrementPC~output_o ),
	.obar());
// synopsys translate_off
defparam \incrementPC~output .bus_hold = "false";
defparam \incrementPC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneive_io_obuf \selectRDM[0]~output (
	.i(\UC|selectRDM[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selectRDM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \selectRDM[0]~output .bus_hold = "false";
defparam \selectRDM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y33_N9
cycloneive_io_obuf \selectRDM[1]~output (
	.i(\UC|selectRDM[1]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selectRDM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \selectRDM[1]~output .bus_hold = "false";
defparam \selectRDM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y26_N9
cycloneive_io_obuf \opULA[0]~output (
	.i(\UC|opULA[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opULA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \opULA[0]~output .bus_hold = "false";
defparam \opULA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y53_N9
cycloneive_io_obuf \opULA[1]~output (
	.i(\UC|opULA[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opULA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \opULA[1]~output .bus_hold = "false";
defparam \opULA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y53_N16
cycloneive_io_obuf \opULA[2]~output (
	.i(\UC|opULA[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opULA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \opULA[2]~output .bus_hold = "false";
defparam \opULA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X77_Y14_N15
cycloneive_io_ibuf \entrada[15]~input (
	.i(entrada[15]),
	.ibar(gnd),
	.o(\entrada[15]~input_o ));
// synopsys translate_off
defparam \entrada[15]~input .bus_hold = "false";
defparam \entrada[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y32_N1
dffeas \UC|t0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UC|always0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t0 .is_wysiwyg = "true";
defparam \UC|t0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N22
cycloneive_lcell_comb \UC|t1~0 (
// Equation(s):
// \UC|t1~0_combout  = (!\UC|t0~q  & \UC|always0~5_combout )

	.dataa(\UC|t0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UC|always0~5_combout ),
	.cin(gnd),
	.combout(\UC|t1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t1~0 .lut_mask = 16'h5500;
defparam \UC|t1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \UC|t1~1 (
// Equation(s):
// \UC|t1~1_combout  = (\UC|t7~q ) # ((\UC|t8~q ) # ((\UC|t6~q ) # (!\UC|t7~0_combout )))

	.dataa(\UC|t7~q ),
	.datab(\UC|t8~q ),
	.datac(\UC|t6~q ),
	.datad(\UC|t7~0_combout ),
	.cin(gnd),
	.combout(\UC|t1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t1~1 .lut_mask = 16'hFEFF;
defparam \UC|t1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N23
dffeas \UC|t1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UC|t1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|t1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t1 .is_wysiwyg = "true";
defparam \UC|t1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneive_lcell_comb \UC|t2~0 (
// Equation(s):
// \UC|t2~0_combout  = (\UC|t1~q  & (\UC|always0~5_combout  & \UC|t0~q ))

	.dataa(gnd),
	.datab(\UC|t1~q ),
	.datac(\UC|always0~5_combout ),
	.datad(\UC|t0~q ),
	.cin(gnd),
	.combout(\UC|t2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t2~0 .lut_mask = 16'hC000;
defparam \UC|t2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N29
dffeas \UC|t2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UC|t2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|t1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t2 .is_wysiwyg = "true";
defparam \UC|t2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneive_lcell_comb \UC|t4~0 (
// Equation(s):
// \UC|t4~0_combout  = (!\UC|t2~q  & (!\UC|t1~q  & (\UC|t0~q  & \UC|always0~5_combout )))

	.dataa(\UC|t2~q ),
	.datab(\UC|t1~q ),
	.datac(\UC|t0~q ),
	.datad(\UC|always0~5_combout ),
	.cin(gnd),
	.combout(\UC|t4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t4~0 .lut_mask = 16'h1000;
defparam \UC|t4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
cycloneive_lcell_comb \UC|t5~0 (
// Equation(s):
// \UC|t5~0_combout  = (\UC|t4~q  & (!\UC|t3~q  & \UC|t4~0_combout ))

	.dataa(\UC|t4~q ),
	.datab(\UC|t3~q ),
	.datac(gnd),
	.datad(\UC|t4~0_combout ),
	.cin(gnd),
	.combout(\UC|t5~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t5~0 .lut_mask = 16'h2200;
defparam \UC|t5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N21
dffeas \UC|t5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UC|t5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t5 .is_wysiwyg = "true";
defparam \UC|t5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneive_lcell_comb \UC|t7~0 (
// Equation(s):
// \UC|t7~0_combout  = (!\UC|t5~q  & (!\UC|t3~q  & (!\UC|t4~q  & \UC|t4~0_combout )))

	.dataa(\UC|t5~q ),
	.datab(\UC|t3~q ),
	.datac(\UC|t4~q ),
	.datad(\UC|t4~0_combout ),
	.cin(gnd),
	.combout(\UC|t7~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t7~0 .lut_mask = 16'h0100;
defparam \UC|t7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneive_lcell_comb \UC|t8~0 (
// Equation(s):
// \UC|t8~0_combout  = (!\UC|t6~q  & (\UC|t7~q  & \UC|t7~0_combout ))

	.dataa(\UC|t6~q ),
	.datab(gnd),
	.datac(\UC|t7~q ),
	.datad(\UC|t7~0_combout ),
	.cin(gnd),
	.combout(\UC|t8~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t8~0 .lut_mask = 16'h5000;
defparam \UC|t8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N13
dffeas \UC|t8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UC|t8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t8 .is_wysiwyg = "true";
defparam \UC|t8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneive_lcell_comb \UC|t9~0 (
// Equation(s):
// \UC|t9~0_combout  = (!\UC|t7~q  & (\UC|t8~q  & (!\UC|t6~q  & \UC|t7~0_combout )))

	.dataa(\UC|t7~q ),
	.datab(\UC|t8~q ),
	.datac(\UC|t6~q ),
	.datad(\UC|t7~0_combout ),
	.cin(gnd),
	.combout(\UC|t9~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t9~0 .lut_mask = 16'h0400;
defparam \UC|t9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N7
dffeas \UC|t9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UC|t9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t9 .is_wysiwyg = "true";
defparam \UC|t9 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y53_N22
cycloneive_io_ibuf \entrada[10]~input (
	.i(entrada[10]),
	.ibar(gnd),
	.o(\entrada[10]~input_o ));
// synopsys translate_off
defparam \entrada[10]~input .bus_hold = "false";
defparam \entrada[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N16
cycloneive_lcell_comb \ULA|Mux2~0 (
// Equation(s):
// \ULA|Mux2~0_combout  = (\UC|opULA[1]~3_combout  & (((!\UC|opULA[0]~1_combout )))) # (!\UC|opULA[1]~3_combout  & ((\UC|opULA[0]~1_combout  & ((\AC|conteudo [14]))) # (!\UC|opULA[0]~1_combout  & (!\AC|conteudo [13]))))

	.dataa(\AC|conteudo [13]),
	.datab(\AC|conteudo [14]),
	.datac(\UC|opULA[1]~3_combout ),
	.datad(\UC|opULA[0]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux2~0 .lut_mask = 16'h0CF5;
defparam \ULA|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X55_Y53_N22
cycloneive_io_ibuf \entrada[12]~input (
	.i(entrada[12]),
	.ibar(gnd),
	.o(\entrada[12]~input_o ));
// synopsys translate_off
defparam \entrada[12]~input .bus_hold = "false";
defparam \entrada[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
cycloneive_lcell_comb \RDM|conteudo[12]~12 (
// Equation(s):
// \RDM|conteudo[12]~12_combout  = (\UC|selectRDM[0]~4_combout  & ((\entrada[12]~input_o ))) # (!\UC|selectRDM[0]~4_combout  & (\AC|conteudo [12]))

	.dataa(\AC|conteudo [12]),
	.datab(\entrada[12]~input_o ),
	.datac(gnd),
	.datad(\UC|selectRDM[0]~4_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[12]~12 .lut_mask = 16'hCCAA;
defparam \RDM|conteudo[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[57]~1 (
// Equation(s):
// \MEM|ram_rtl_0_bypass[57]~1_combout  = !\RDM|conteudo [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [12]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[57]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[57]~1 .lut_mask = 16'h00FF;
defparam \MEM|ram_rtl_0_bypass[57]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N23
dffeas \MEM|ram_rtl_0_bypass[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[57]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[58]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N29
dffeas \MEM|ram_rtl_0_bypass[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
cycloneive_lcell_comb \PC|counter[0]~16 (
// Equation(s):
// \PC|counter[0]~16_combout  = \PC|counter [0] $ (VCC)
// \PC|counter[0]~17  = CARRY(\PC|counter [0])

	.dataa(gnd),
	.datab(\PC|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC|counter[0]~16_combout ),
	.cout(\PC|counter[0]~17 ));
// synopsys translate_off
defparam \PC|counter[0]~16 .lut_mask = 16'h33CC;
defparam \PC|counter[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X55_Y0_N22
cycloneive_io_ibuf \entrada[11]~input (
	.i(entrada[11]),
	.ibar(gnd),
	.o(\entrada[11]~input_o ));
// synopsys translate_off
defparam \entrada[11]~input .bus_hold = "false";
defparam \entrada[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N30
cycloneive_lcell_comb \ULA|Mux4~2 (
// Equation(s):
// \ULA|Mux4~2_combout  = (\ULA|Mux8~0_combout  & (\ULA|Mux8~1_combout  & ((\RDM|conteudo [11]) # (\AC|conteudo [11])))) # (!\ULA|Mux8~0_combout  & (((\RDM|conteudo [11] & \AC|conteudo [11])) # (!\ULA|Mux8~1_combout )))

	.dataa(\RDM|conteudo [11]),
	.datab(\AC|conteudo [11]),
	.datac(\ULA|Mux8~0_combout ),
	.datad(\ULA|Mux8~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux4~2 .lut_mask = 16'hE80F;
defparam \ULA|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N16
cycloneive_lcell_comb \ULA|Mux4~0 (
// Equation(s):
// \ULA|Mux4~0_combout  = (\UC|opULA[1]~3_combout  & (!\UC|opULA[0]~1_combout )) # (!\UC|opULA[1]~3_combout  & ((\UC|opULA[0]~1_combout  & (\AC|conteudo [12])) # (!\UC|opULA[0]~1_combout  & ((!\AC|conteudo [11])))))

	.dataa(\UC|opULA[1]~3_combout ),
	.datab(\UC|opULA[0]~1_combout ),
	.datac(\AC|conteudo [12]),
	.datad(\AC|conteudo [11]),
	.cin(gnd),
	.combout(\ULA|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux4~0 .lut_mask = 16'h6273;
defparam \ULA|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N14
cycloneive_lcell_comb \ULA|Mux4~1 (
// Equation(s):
// \ULA|Mux4~1_combout  = (\UC|opULA[1]~3_combout  & ((\ULA|Mux4~0_combout  & ((\AC|conteudo [10]))) # (!\ULA|Mux4~0_combout  & (\RDM|conteudo [11])))) # (!\UC|opULA[1]~3_combout  & (((\ULA|Mux4~0_combout ))))

	.dataa(\RDM|conteudo [11]),
	.datab(\AC|conteudo [10]),
	.datac(\UC|opULA[1]~3_combout ),
	.datad(\ULA|Mux4~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux4~1 .lut_mask = 16'hCFA0;
defparam \ULA|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N25
dffeas \RI|conteudo[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[12] .is_wysiwyg = "true";
defparam \RI|conteudo[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N14
cycloneive_lcell_comb \DECOD|Mux15~13 (
// Equation(s):
// \DECOD|Mux15~13_combout  = (\RI|conteudo [14] & (\RI|conteudo [11] & (\RI|conteudo [13] & !\RI|conteudo [12])))

	.dataa(\RI|conteudo [14]),
	.datab(\RI|conteudo [11]),
	.datac(\RI|conteudo [13]),
	.datad(\RI|conteudo [12]),
	.cin(gnd),
	.combout(\DECOD|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~13 .lut_mask = 16'h0080;
defparam \DECOD|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N10
cycloneive_lcell_comb \DECOD|operacao[2] (
// Equation(s):
// \DECOD|operacao [2] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [2])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~13_combout )))

	.dataa(\DECOD|operacao [2]),
	.datab(gnd),
	.datac(\DECOD|Mux15~13_combout ),
	.datad(\RI|conteudo[15]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\DECOD|operacao [2]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[2] .lut_mask = 16'hAAF0;
defparam \DECOD|operacao[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N26
cycloneive_lcell_comb \UC|opULA[0]~5 (
// Equation(s):
// \UC|opULA[0]~5_combout  = (\RI|conteudo [10] & (\RI|conteudo [9] & (\UC|t3~q  & \DECOD|operacao [2])))

	.dataa(\RI|conteudo [10]),
	.datab(\RI|conteudo [9]),
	.datac(\UC|t3~q ),
	.datad(\DECOD|operacao [2]),
	.cin(gnd),
	.combout(\UC|opULA[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UC|opULA[0]~5 .lut_mask = 16'h8000;
defparam \UC|opULA[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N6
cycloneive_lcell_comb \UC|writeAC~1 (
// Equation(s):
// \UC|writeAC~1_combout  = (\RI|conteudo [9] & (!\RI|conteudo [10] & (\UC|t9~q ))) # (!\RI|conteudo [9] & (\RI|conteudo [10] & ((\UC|t5~q ))))

	.dataa(\RI|conteudo [9]),
	.datab(\RI|conteudo [10]),
	.datac(\UC|t9~q ),
	.datad(\UC|t5~q ),
	.cin(gnd),
	.combout(\UC|writeAC~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeAC~1 .lut_mask = 16'h6420;
defparam \UC|writeAC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N14
cycloneive_lcell_comb \DECOD|Decoder0~0 (
// Equation(s):
// \DECOD|Decoder0~0_combout  = (\RI|conteudo [9]) # (\RI|conteudo [10])

	.dataa(gnd),
	.datab(\RI|conteudo [9]),
	.datac(gnd),
	.datad(\RI|conteudo [10]),
	.cin(gnd),
	.combout(\DECOD|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Decoder0~0 .lut_mask = 16'hFFCC;
defparam \DECOD|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N0
cycloneive_lcell_comb \UC|opULA[0]~6 (
// Equation(s):
// \UC|opULA[0]~6_combout  = (!\UC|opULA[0]~0_combout  & ((\UC|writeAC~1_combout ) # ((!\DECOD|Decoder0~0_combout  & \UC|t7~q ))))

	.dataa(\UC|writeAC~1_combout ),
	.datab(\DECOD|Decoder0~0_combout ),
	.datac(\UC|t7~q ),
	.datad(\UC|opULA[0]~0_combout ),
	.cin(gnd),
	.combout(\UC|opULA[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UC|opULA[0]~6 .lut_mask = 16'h00BA;
defparam \UC|opULA[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N12
cycloneive_lcell_comb \ULA|Add0~35 (
// Equation(s):
// \ULA|Add0~35_combout  = \RDM|conteudo [11] $ (((\UC|opULA[0]~5_combout ) # (\UC|opULA[0]~6_combout )))

	.dataa(gnd),
	.datab(\UC|opULA[0]~5_combout ),
	.datac(\RDM|conteudo [11]),
	.datad(\UC|opULA[0]~6_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~35 .lut_mask = 16'h0F3C;
defparam \ULA|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N2
cycloneive_lcell_comb \ULA|Add0~32 (
// Equation(s):
// \ULA|Add0~32_combout  = \RDM|conteudo [10] $ (((\UC|opULA[0]~5_combout ) # (\UC|opULA[0]~6_combout )))

	.dataa(\UC|opULA[0]~5_combout ),
	.datab(gnd),
	.datac(\RDM|conteudo [10]),
	.datad(\UC|opULA[0]~6_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~32 .lut_mask = 16'h0F5A;
defparam \ULA|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \ULA|Add0~29 (
// Equation(s):
// \ULA|Add0~29_combout  = \RDM|conteudo [9] $ (((\UC|opULA[0]~5_combout ) # (\UC|opULA[0]~6_combout )))

	.dataa(gnd),
	.datab(\RDM|conteudo [9]),
	.datac(\UC|opULA[0]~5_combout ),
	.datad(\UC|opULA[0]~6_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~29 .lut_mask = 16'h333C;
defparam \ULA|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y7_N1
cycloneive_io_ibuf \entrada[8]~input (
	.i(entrada[8]),
	.ibar(gnd),
	.o(\entrada[8]~input_o ));
// synopsys translate_off
defparam \entrada[8]~input .bus_hold = "false";
defparam \entrada[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N0
cycloneive_lcell_comb \RDM|conteudo[8]~8 (
// Equation(s):
// \RDM|conteudo[8]~8_combout  = (\UC|selectRDM[0]~4_combout  & (\entrada[8]~input_o )) # (!\UC|selectRDM[0]~4_combout  & ((\AC|conteudo [8])))

	.dataa(\UC|selectRDM[0]~4_combout ),
	.datab(\entrada[8]~input_o ),
	.datac(gnd),
	.datad(\AC|conteudo [8]),
	.cin(gnd),
	.combout(\RDM|conteudo[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[8]~8 .lut_mask = 16'hDD88;
defparam \RDM|conteudo[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N6
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[50]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N7
dffeas \MEM|ram_rtl_0_bypass[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N1
dffeas \MEM|ram_rtl_0_bypass[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
cycloneive_lcell_comb \DECOD|Mux15~1 (
// Equation(s):
// \DECOD|Mux15~1_combout  = (!\RI|conteudo [14] & (\RI|conteudo [11] & (!\RI|conteudo [13] & !\RI|conteudo [12])))

	.dataa(\RI|conteudo [14]),
	.datab(\RI|conteudo [11]),
	.datac(\RI|conteudo [13]),
	.datad(\RI|conteudo [12]),
	.cin(gnd),
	.combout(\DECOD|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~1 .lut_mask = 16'h0004;
defparam \DECOD|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N14
cycloneive_lcell_comb \DECOD|operacao[14] (
// Equation(s):
// \DECOD|operacao [14] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [14])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~1_combout )))

	.dataa(gnd),
	.datab(\DECOD|operacao [14]),
	.datac(\RI|conteudo[15]~clkctrl_outclk ),
	.datad(\DECOD|Mux15~1_combout ),
	.cin(gnd),
	.combout(\DECOD|operacao [14]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[14] .lut_mask = 16'hCFC0;
defparam \DECOD|operacao[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N22
cycloneive_lcell_comb \UC|RwriteREM~0 (
// Equation(s):
// \UC|RwriteREM~0_combout  = (!\RI|conteudo [9] & (\DECOD|operacao [14] & \RI|conteudo [10]))

	.dataa(\RI|conteudo [9]),
	.datab(\DECOD|operacao [14]),
	.datac(\RI|conteudo [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UC|RwriteREM~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteREM~0 .lut_mask = 16'h4040;
defparam \UC|RwriteREM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N24
cycloneive_lcell_comb \DECOD|Decoder0~1 (
// Equation(s):
// \DECOD|Decoder0~1_combout  = (\RI|conteudo [9] & !\RI|conteudo [10])

	.dataa(gnd),
	.datab(\RI|conteudo [9]),
	.datac(gnd),
	.datad(\RI|conteudo [10]),
	.cin(gnd),
	.combout(\DECOD|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Decoder0~1 .lut_mask = 16'h00CC;
defparam \DECOD|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N20
cycloneive_lcell_comb \DECOD|Mux15~5 (
// Equation(s):
// \DECOD|Mux15~5_combout  = (!\RI|conteudo [14] & (\RI|conteudo [13] & (!\RI|conteudo [12] & \RI|conteudo [11])))

	.dataa(\RI|conteudo [14]),
	.datab(\RI|conteudo [13]),
	.datac(\RI|conteudo [12]),
	.datad(\RI|conteudo [11]),
	.cin(gnd),
	.combout(\DECOD|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~5 .lut_mask = 16'h0400;
defparam \DECOD|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N10
cycloneive_lcell_comb \DECOD|operacao[10] (
// Equation(s):
// \DECOD|operacao [10] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [10])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~5_combout )))

	.dataa(\DECOD|operacao [10]),
	.datab(gnd),
	.datac(\RI|conteudo[15]~clkctrl_outclk ),
	.datad(\DECOD|Mux15~5_combout ),
	.cin(gnd),
	.combout(\DECOD|operacao [10]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[10] .lut_mask = 16'hAFA0;
defparam \DECOD|operacao[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N6
cycloneive_lcell_comb \DECOD|Mux15~12 (
// Equation(s):
// \DECOD|Mux15~12_combout  = (!\RI|conteudo [12] & (\RI|conteudo [13] & (\RI|conteudo [14] & !\RI|conteudo [11])))

	.dataa(\RI|conteudo [12]),
	.datab(\RI|conteudo [13]),
	.datac(\RI|conteudo [14]),
	.datad(\RI|conteudo [11]),
	.cin(gnd),
	.combout(\DECOD|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~12 .lut_mask = 16'h0040;
defparam \DECOD|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N18
cycloneive_lcell_comb \DECOD|operacao[3] (
// Equation(s):
// \DECOD|operacao [3] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [3])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~12_combout )))

	.dataa(gnd),
	.datab(\DECOD|operacao [3]),
	.datac(\RI|conteudo[15]~clkctrl_outclk ),
	.datad(\DECOD|Mux15~12_combout ),
	.cin(gnd),
	.combout(\DECOD|operacao [3]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[3] .lut_mask = 16'hCFC0;
defparam \DECOD|operacao[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N0
cycloneive_lcell_comb \DECOD|Mux15~3 (
// Equation(s):
// \DECOD|Mux15~3_combout  = (!\RI|conteudo [14] & (!\RI|conteudo [13] & (\RI|conteudo [11] & \RI|conteudo [12])))

	.dataa(\RI|conteudo [14]),
	.datab(\RI|conteudo [13]),
	.datac(\RI|conteudo [11]),
	.datad(\RI|conteudo [12]),
	.cin(gnd),
	.combout(\DECOD|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~3 .lut_mask = 16'h1000;
defparam \DECOD|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N30
cycloneive_lcell_comb \DECOD|operacao[12] (
// Equation(s):
// \DECOD|operacao [12] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [12])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~3_combout )))

	.dataa(\DECOD|operacao [12]),
	.datab(\DECOD|Mux15~3_combout ),
	.datac(gnd),
	.datad(\RI|conteudo[15]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\DECOD|operacao [12]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[12] .lut_mask = 16'hAACC;
defparam \DECOD|operacao[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N8
cycloneive_lcell_comb \UC|selectRDM[1]~2 (
// Equation(s):
// \UC|selectRDM[1]~2_combout  = (!\DECOD|operacao [10] & (!\DECOD|operacao [3] & (\UC|opULA[0]~0_combout  & !\DECOD|operacao [12])))

	.dataa(\DECOD|operacao [10]),
	.datab(\DECOD|operacao [3]),
	.datac(\UC|opULA[0]~0_combout ),
	.datad(\DECOD|operacao [12]),
	.cin(gnd),
	.combout(\UC|selectRDM[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectRDM[1]~2 .lut_mask = 16'h0010;
defparam \UC|selectRDM[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N2
cycloneive_lcell_comb \DECOD|Mux15~9 (
// Equation(s):
// \DECOD|Mux15~9_combout  = (!\RI|conteudo [12] & (\RI|conteudo [14] & (!\RI|conteudo [13] & \RI|conteudo [11])))

	.dataa(\RI|conteudo [12]),
	.datab(\RI|conteudo [14]),
	.datac(\RI|conteudo [13]),
	.datad(\RI|conteudo [11]),
	.cin(gnd),
	.combout(\DECOD|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~9 .lut_mask = 16'h0400;
defparam \DECOD|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N12
cycloneive_lcell_comb \DECOD|operacao[6] (
// Equation(s):
// \DECOD|operacao [6] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [6])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~9_combout )))

	.dataa(\RI|conteudo[15]~clkctrl_outclk ),
	.datab(\DECOD|operacao [6]),
	.datac(gnd),
	.datad(\DECOD|Mux15~9_combout ),
	.cin(gnd),
	.combout(\DECOD|operacao [6]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[6] .lut_mask = 16'hDD88;
defparam \DECOD|operacao[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N26
cycloneive_lcell_comb \ULA|Mux0~0 (
// Equation(s):
// \ULA|Mux0~0_combout  = (!\UC|opULA[0]~1_combout  & ((\UC|opULA[1]~3_combout  & (\AC|conteudo [14])) # (!\UC|opULA[1]~3_combout  & ((!\ffN|conteudo~q )))))

	.dataa(\UC|opULA[0]~1_combout ),
	.datab(\AC|conteudo [14]),
	.datac(\UC|opULA[1]~3_combout ),
	.datad(\ffN|conteudo~q ),
	.cin(gnd),
	.combout(\ULA|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~0 .lut_mask = 16'h4045;
defparam \ULA|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N30
cycloneive_lcell_comb \ULA|Add0~47 (
// Equation(s):
// \ULA|Add0~47_combout  = \RDM|conteudo [15] $ (((\UC|opULA[0]~5_combout ) # (\UC|opULA[0]~6_combout )))

	.dataa(\RDM|conteudo [15]),
	.datab(gnd),
	.datac(\UC|opULA[0]~5_combout ),
	.datad(\UC|opULA[0]~6_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~47 .lut_mask = 16'h555A;
defparam \ULA|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N24
cycloneive_lcell_comb \ULA|Add0~44 (
// Equation(s):
// \ULA|Add0~44_combout  = \RDM|conteudo [14] $ (((\UC|opULA[0]~5_combout ) # (\UC|opULA[0]~6_combout )))

	.dataa(gnd),
	.datab(\UC|opULA[0]~5_combout ),
	.datac(\RDM|conteudo [14]),
	.datad(\UC|opULA[0]~6_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~44 .lut_mask = 16'h0F3C;
defparam \ULA|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N14
cycloneive_lcell_comb \ULA|Add0~41 (
// Equation(s):
// \ULA|Add0~41_combout  = \RDM|conteudo [13] $ (((\UC|opULA[0]~5_combout ) # (\UC|opULA[0]~6_combout )))

	.dataa(gnd),
	.datab(\UC|opULA[0]~5_combout ),
	.datac(\RDM|conteudo [13]),
	.datad(\UC|opULA[0]~6_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~41 .lut_mask = 16'h0F3C;
defparam \ULA|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N8
cycloneive_lcell_comb \ULA|Add0~38 (
// Equation(s):
// \ULA|Add0~38_combout  = \RDM|conteudo [12] $ (((\UC|opULA[0]~6_combout ) # (\UC|opULA[0]~5_combout )))

	.dataa(gnd),
	.datab(\UC|opULA[0]~6_combout ),
	.datac(\UC|opULA[0]~5_combout ),
	.datad(\RDM|conteudo [12]),
	.cin(gnd),
	.combout(\ULA|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~38 .lut_mask = 16'h03FC;
defparam \ULA|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N8
cycloneive_lcell_comb \ULA|Add0~36 (
// Equation(s):
// \ULA|Add0~36_combout  = ((\ULA|Add0~35_combout  $ (\AC|conteudo [11] $ (!\ULA|Add0~34 )))) # (GND)
// \ULA|Add0~37  = CARRY((\ULA|Add0~35_combout  & ((\AC|conteudo [11]) # (!\ULA|Add0~34 ))) # (!\ULA|Add0~35_combout  & (\AC|conteudo [11] & !\ULA|Add0~34 )))

	.dataa(\ULA|Add0~35_combout ),
	.datab(\AC|conteudo [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~34 ),
	.combout(\ULA|Add0~36_combout ),
	.cout(\ULA|Add0~37 ));
// synopsys translate_off
defparam \ULA|Add0~36 .lut_mask = 16'h698E;
defparam \ULA|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N10
cycloneive_lcell_comb \ULA|Add0~39 (
// Equation(s):
// \ULA|Add0~39_combout  = (\AC|conteudo [12] & ((\ULA|Add0~38_combout  & (\ULA|Add0~37  & VCC)) # (!\ULA|Add0~38_combout  & (!\ULA|Add0~37 )))) # (!\AC|conteudo [12] & ((\ULA|Add0~38_combout  & (!\ULA|Add0~37 )) # (!\ULA|Add0~38_combout  & ((\ULA|Add0~37 ) 
// # (GND)))))
// \ULA|Add0~40  = CARRY((\AC|conteudo [12] & (!\ULA|Add0~38_combout  & !\ULA|Add0~37 )) # (!\AC|conteudo [12] & ((!\ULA|Add0~37 ) # (!\ULA|Add0~38_combout ))))

	.dataa(\AC|conteudo [12]),
	.datab(\ULA|Add0~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~37 ),
	.combout(\ULA|Add0~39_combout ),
	.cout(\ULA|Add0~40 ));
// synopsys translate_off
defparam \ULA|Add0~39 .lut_mask = 16'h9617;
defparam \ULA|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N12
cycloneive_lcell_comb \ULA|Add0~42 (
// Equation(s):
// \ULA|Add0~42_combout  = ((\AC|conteudo [13] $ (\ULA|Add0~41_combout  $ (!\ULA|Add0~40 )))) # (GND)
// \ULA|Add0~43  = CARRY((\AC|conteudo [13] & ((\ULA|Add0~41_combout ) # (!\ULA|Add0~40 ))) # (!\AC|conteudo [13] & (\ULA|Add0~41_combout  & !\ULA|Add0~40 )))

	.dataa(\AC|conteudo [13]),
	.datab(\ULA|Add0~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~40 ),
	.combout(\ULA|Add0~42_combout ),
	.cout(\ULA|Add0~43 ));
// synopsys translate_off
defparam \ULA|Add0~42 .lut_mask = 16'h698E;
defparam \ULA|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N14
cycloneive_lcell_comb \ULA|Add0~45 (
// Equation(s):
// \ULA|Add0~45_combout  = (\ULA|Add0~44_combout  & ((\AC|conteudo [14] & (\ULA|Add0~43  & VCC)) # (!\AC|conteudo [14] & (!\ULA|Add0~43 )))) # (!\ULA|Add0~44_combout  & ((\AC|conteudo [14] & (!\ULA|Add0~43 )) # (!\AC|conteudo [14] & ((\ULA|Add0~43 ) # 
// (GND)))))
// \ULA|Add0~46  = CARRY((\ULA|Add0~44_combout  & (!\AC|conteudo [14] & !\ULA|Add0~43 )) # (!\ULA|Add0~44_combout  & ((!\ULA|Add0~43 ) # (!\AC|conteudo [14]))))

	.dataa(\ULA|Add0~44_combout ),
	.datab(\AC|conteudo [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~43 ),
	.combout(\ULA|Add0~45_combout ),
	.cout(\ULA|Add0~46 ));
// synopsys translate_off
defparam \ULA|Add0~45 .lut_mask = 16'h9617;
defparam \ULA|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N16
cycloneive_lcell_comb \ULA|Add0~48 (
// Equation(s):
// \ULA|Add0~48_combout  = \ffN|conteudo~q  $ (\ULA|Add0~46  $ (!\ULA|Add0~47_combout ))

	.dataa(gnd),
	.datab(\ffN|conteudo~q ),
	.datac(gnd),
	.datad(\ULA|Add0~47_combout ),
	.cin(\ULA|Add0~46 ),
	.combout(\ULA|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~48 .lut_mask = 16'h3CC3;
defparam \ULA|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N4
cycloneive_lcell_comb \ULA|Mux0~1 (
// Equation(s):
// \ULA|Mux0~1_combout  = (\UC|opULA[2]~4_combout  & (\ULA|Mux0~0_combout )) # (!\UC|opULA[2]~4_combout  & (((!\UC|opULA[1]~3_combout  & \ULA|Add0~48_combout ))))

	.dataa(\ULA|Mux0~0_combout ),
	.datab(\UC|opULA[1]~3_combout ),
	.datac(\UC|opULA[2]~4_combout ),
	.datad(\ULA|Add0~48_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~1 .lut_mask = 16'hA3A0;
defparam \ULA|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X77_Y11_N8
cycloneive_io_ibuf \entrada[3]~input (
	.i(entrada[3]),
	.ibar(gnd),
	.o(\entrada[3]~input_o ));
// synopsys translate_off
defparam \entrada[3]~input .bus_hold = "false";
defparam \entrada[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N16
cycloneive_lcell_comb \DECOD|Mux15~6 (
// Equation(s):
// \DECOD|Mux15~6_combout  = (\RI|conteudo [12] & (!\RI|conteudo [11] & (\RI|conteudo [13] & !\RI|conteudo [14])))

	.dataa(\RI|conteudo [12]),
	.datab(\RI|conteudo [11]),
	.datac(\RI|conteudo [13]),
	.datad(\RI|conteudo [14]),
	.cin(gnd),
	.combout(\DECOD|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~6 .lut_mask = 16'h0020;
defparam \DECOD|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N28
cycloneive_lcell_comb \DECOD|operacao[9] (
// Equation(s):
// \DECOD|operacao [9] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [9])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~6_combout )))

	.dataa(gnd),
	.datab(\DECOD|operacao [9]),
	.datac(\RI|conteudo[15]~clkctrl_outclk ),
	.datad(\DECOD|Mux15~6_combout ),
	.cin(gnd),
	.combout(\DECOD|operacao [9]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[9] .lut_mask = 16'hCFC0;
defparam \DECOD|operacao[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N2
cycloneive_lcell_comb \UC|RwriteAC~1 (
// Equation(s):
// \UC|RwriteAC~1_combout  = (!\DECOD|operacao [11] & (!\DECOD|operacao [10] & (!\DECOD|operacao [13] & !\DECOD|operacao [9])))

	.dataa(\DECOD|operacao [11]),
	.datab(\DECOD|operacao [10]),
	.datac(\DECOD|operacao [13]),
	.datad(\DECOD|operacao [9]),
	.cin(gnd),
	.combout(\UC|RwriteAC~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteAC~1 .lut_mask = 16'h0001;
defparam \UC|RwriteAC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N0
cycloneive_lcell_comb \DECOD|Mux15~14 (
// Equation(s):
// \DECOD|Mux15~14_combout  = (\RI|conteudo [12] & (\RI|conteudo [14] & (\RI|conteudo [13] & !\RI|conteudo [11])))

	.dataa(\RI|conteudo [12]),
	.datab(\RI|conteudo [14]),
	.datac(\RI|conteudo [13]),
	.datad(\RI|conteudo [11]),
	.cin(gnd),
	.combout(\DECOD|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~14 .lut_mask = 16'h0080;
defparam \DECOD|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N20
cycloneive_lcell_comb \DECOD|operacao[1] (
// Equation(s):
// \DECOD|operacao [1] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [1])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~14_combout )))

	.dataa(\DECOD|operacao [1]),
	.datab(\DECOD|Mux15~14_combout ),
	.datac(gnd),
	.datad(\RI|conteudo[15]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\DECOD|operacao [1]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[1] .lut_mask = 16'hAACC;
defparam \DECOD|operacao[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N26
cycloneive_lcell_comb \DECOD|Mux15~7 (
// Equation(s):
// \DECOD|Mux15~7_combout  = (\RI|conteudo [12] & (\RI|conteudo [13] & (\RI|conteudo [11] & !\RI|conteudo [14])))

	.dataa(\RI|conteudo [12]),
	.datab(\RI|conteudo [13]),
	.datac(\RI|conteudo [11]),
	.datad(\RI|conteudo [14]),
	.cin(gnd),
	.combout(\DECOD|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~7 .lut_mask = 16'h0080;
defparam \DECOD|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N28
cycloneive_lcell_comb \DECOD|operacao[8] (
// Equation(s):
// \DECOD|operacao [8] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [8])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~7_combout )))

	.dataa(gnd),
	.datab(\DECOD|operacao [8]),
	.datac(\DECOD|Mux15~7_combout ),
	.datad(\RI|conteudo[15]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\DECOD|operacao [8]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[8] .lut_mask = 16'hCCF0;
defparam \DECOD|operacao[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N28
cycloneive_lcell_comb \UC|writeAC~0 (
// Equation(s):
// \UC|writeAC~0_combout  = (\UC|RwriteAC~0_combout  & ((\DECOD|operacao [2]) # ((\DECOD|operacao [1]) # (\DECOD|operacao [8]))))

	.dataa(\DECOD|operacao [2]),
	.datab(\DECOD|operacao [1]),
	.datac(\UC|RwriteAC~0_combout ),
	.datad(\DECOD|operacao [8]),
	.cin(gnd),
	.combout(\UC|writeAC~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeAC~0 .lut_mask = 16'hF0E0;
defparam \UC|writeAC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N16
cycloneive_lcell_comb \UC|writeAC~3 (
// Equation(s):
// \UC|writeAC~3_combout  = (\UC|writeAC~0_combout ) # ((\UC|writeAC~2_combout  & ((\DECOD|operacao [12]) # (!\UC|RwriteAC~1_combout ))))

	.dataa(\DECOD|operacao [12]),
	.datab(\UC|writeAC~2_combout ),
	.datac(\UC|RwriteAC~1_combout ),
	.datad(\UC|writeAC~0_combout ),
	.cin(gnd),
	.combout(\UC|writeAC~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeAC~3 .lut_mask = 16'hFF8C;
defparam \UC|writeAC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N13
dffeas \AC|conteudo[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux12~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeAC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[3] .is_wysiwyg = "true";
defparam \AC|conteudo[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N28
cycloneive_lcell_comb \RDM|conteudo[3]~3 (
// Equation(s):
// \RDM|conteudo[3]~3_combout  = (\UC|selectRDM[0]~4_combout  & (\entrada[3]~input_o )) # (!\UC|selectRDM[0]~4_combout  & ((\AC|conteudo [3])))

	.dataa(\entrada[3]~input_o ),
	.datab(\UC|selectRDM[0]~4_combout ),
	.datac(gnd),
	.datad(\AC|conteudo [3]),
	.cin(gnd),
	.combout(\RDM|conteudo[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[3]~3 .lut_mask = 16'hBB88;
defparam \RDM|conteudo[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[40]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N11
dffeas \MEM|ram_rtl_0_bypass[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N19
dffeas \MEM|ram_rtl_0_bypass[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N20
cycloneive_lcell_comb \UC|RwriteRDM~3 (
// Equation(s):
// \UC|RwriteRDM~3_combout  = (!\RI|conteudo [9] & (\RI|conteudo [10] & \UC|t3~q ))

	.dataa(\RI|conteudo [9]),
	.datab(gnd),
	.datac(\RI|conteudo [10]),
	.datad(\UC|t3~q ),
	.cin(gnd),
	.combout(\UC|RwriteRDM~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~3 .lut_mask = 16'h5000;
defparam \UC|RwriteRDM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
cycloneive_lcell_comb \UC|selectREM~0 (
// Equation(s):
// \UC|selectREM~0_combout  = ((\UC|RwriteRDM~3_combout  & ((\DECOD|operacao [4]) # (!\UC|selectRDM[1]~2_combout )))) # (!\UC|t0~q )

	.dataa(\DECOD|operacao [4]),
	.datab(\UC|t0~q ),
	.datac(\UC|selectRDM[1]~2_combout ),
	.datad(\UC|RwriteRDM~3_combout ),
	.cin(gnd),
	.combout(\UC|selectREM~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectREM~0 .lut_mask = 16'hBF33;
defparam \UC|selectREM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
cycloneive_lcell_comb \UC|selectREM~1 (
// Equation(s):
// \UC|selectREM~1_combout  = (\UC|selectREM~0_combout ) # ((\UC|t3~q  & (!\RI|conteudo [10] & \UC|RwriteRDM~2_combout )))

	.dataa(\UC|t3~q ),
	.datab(\RI|conteudo [10]),
	.datac(\UC|selectREM~0_combout ),
	.datad(\UC|RwriteRDM~2_combout ),
	.cin(gnd),
	.combout(\UC|selectREM~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectREM~1 .lut_mask = 16'hF2F0;
defparam \UC|selectREM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N4
cycloneive_lcell_comb \muxREM|q[13]~0 (
// Equation(s):
// \muxREM|q[13]~0_combout  = (\UC|selectREM~1_combout  & ((\PC|counter [13]))) # (!\UC|selectREM~1_combout  & (\RDM|conteudo [13]))

	.dataa(gnd),
	.datab(\RDM|conteudo [13]),
	.datac(\PC|counter [13]),
	.datad(\UC|selectREM~1_combout ),
	.cin(gnd),
	.combout(\muxREM|q[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[13]~0 .lut_mask = 16'hF0CC;
defparam \muxREM|q[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N5
dffeas \MEM|ram_rtl_0|auto_generated|addr_store_b[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[13]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|addr_store_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|addr_store_b[0] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|addr_store_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0_combout  = (\UC|writeREM~2_combout  & ((\muxREM|q[13]~0_combout ))) # (!\UC|writeREM~2_combout  & (\MEM|ram_rtl_0|auto_generated|addr_store_b [0]))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|addr_store_b [0]),
	.datac(\muxREM|q[13]~0_combout ),
	.datad(\UC|writeREM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0 .lut_mask = 16'hF0CC;
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N17
dffeas \MEM|ram_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N12
cycloneive_lcell_comb \muxREM|q[14]~2 (
// Equation(s):
// \muxREM|q[14]~2_combout  = (\UC|selectREM~1_combout  & (\PC|counter [14])) # (!\UC|selectREM~1_combout  & ((\RDM|conteudo [14])))

	.dataa(\PC|counter [14]),
	.datab(\RDM|conteudo [14]),
	.datac(gnd),
	.datad(\UC|selectREM~1_combout ),
	.cin(gnd),
	.combout(\muxREM|q[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[14]~2 .lut_mask = 16'hAACC;
defparam \muxREM|q[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N13
dffeas \MEM|ram_rtl_0|auto_generated|addr_store_b[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[14]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|addr_store_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|addr_store_b[1] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|addr_store_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1_combout  = (\UC|writeREM~2_combout  & (\muxREM|q[14]~2_combout )) # (!\UC|writeREM~2_combout  & ((\MEM|ram_rtl_0|auto_generated|addr_store_b [1])))

	.dataa(gnd),
	.datab(\muxREM|q[14]~2_combout ),
	.datac(\UC|writeREM~2_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|addr_store_b [1]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1 .lut_mask = 16'hCFC0;
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N21
dffeas \MEM|ram_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0|auto_generated|address_reg_b[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N11
dffeas \REM|conteudo[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[14]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[14] .is_wysiwyg = "true";
defparam \REM|conteudo[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N5
dffeas \REM|conteudo[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[13]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[13] .is_wysiwyg = "true";
defparam \REM|conteudo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N14
cycloneive_lcell_comb \UC|writeMEM~0 (
// Equation(s):
// \UC|writeMEM~0_combout  = (\UC|t7~q  & (!\DECOD|Decoder0~0_combout  & ((\DECOD|operacao [4]) # (\DECOD|operacao [14]))))

	.dataa(\UC|t7~q ),
	.datab(\DECOD|operacao [4]),
	.datac(\DECOD|Decoder0~0_combout ),
	.datad(\DECOD|operacao [14]),
	.cin(gnd),
	.combout(\UC|writeMEM~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeMEM~0 .lut_mask = 16'h0A08;
defparam \UC|writeMEM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \DECOD|Decoder0~2 (
// Equation(s):
// \DECOD|Decoder0~2_combout  = (\RI|conteudo [10] & !\RI|conteudo [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RI|conteudo [10]),
	.datad(\RI|conteudo [9]),
	.cin(gnd),
	.combout(\DECOD|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Decoder0~2 .lut_mask = 16'h00F0;
defparam \DECOD|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
cycloneive_lcell_comb \UC|writeMEM~1 (
// Equation(s):
// \UC|writeMEM~1_combout  = (\DECOD|operacao [4] & ((\UC|t9~q ) # ((\UC|t4~q  & \DECOD|Decoder0~2_combout ))))

	.dataa(\UC|t9~q ),
	.datab(\DECOD|operacao [4]),
	.datac(\UC|t4~q ),
	.datad(\DECOD|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\UC|writeMEM~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeMEM~1 .lut_mask = 16'hC888;
defparam \UC|writeMEM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \UC|writeMEM~2 (
// Equation(s):
// \UC|writeMEM~2_combout  = (\UC|writeMEM~0_combout ) # ((\UC|writeMEM~1_combout ) # ((\UC|t6~q  & \UC|RwriteREM~0_combout )))

	.dataa(\UC|t6~q ),
	.datab(\UC|RwriteREM~0_combout ),
	.datac(\UC|writeMEM~0_combout ),
	.datad(\UC|writeMEM~1_combout ),
	.cin(gnd),
	.combout(\UC|writeMEM~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeMEM~2 .lut_mask = 16'hFFF8;
defparam \UC|writeMEM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout  = (!\REM|conteudo [14] & (\REM|conteudo [15] & (\REM|conteudo [13] & \UC|writeMEM~2_combout )))

	.dataa(\REM|conteudo [14]),
	.datab(\REM|conteudo [15]),
	.datac(\REM|conteudo [13]),
	.datad(\UC|writeMEM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0 .lut_mask = 16'h4000;
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N15
dffeas \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[13]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[0] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N14
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|_~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|_~0_combout  = (\UC|writeREM~2_combout  & (\muxREM|q[13]~0_combout )) # (!\UC|writeREM~2_combout  & ((\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [0])))

	.dataa(gnd),
	.datab(\muxREM|q[13]~0_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [0]),
	.datad(\UC|writeREM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|_~0 .lut_mask = 16'hCCF0;
defparam \MEM|ram_rtl_0|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N31
dffeas \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[14]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[1] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|_~2 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|_~2_combout  = (\UC|writeREM~2_combout  & (\muxREM|q[14]~2_combout )) # (!\UC|writeREM~2_combout  & ((\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [1])))

	.dataa(\muxREM|q[14]~2_combout ),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [1]),
	.datad(\UC|writeREM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|_~2 .lut_mask = 16'hAAF0;
defparam \MEM|ram_rtl_0|auto_generated|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N11
dffeas \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[15]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[2] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|addrstall_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|_~1 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|_~1_combout  = (\UC|writeREM~2_combout  & (\muxREM|q[15]~1_combout )) # (!\UC|writeREM~2_combout  & ((\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [2])))

	.dataa(gnd),
	.datab(\muxREM|q[15]~1_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|addrstall_reg_b [2]),
	.datad(\UC|writeREM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|_~1 .lut_mask = 16'hCCF0;
defparam \MEM|ram_rtl_0|auto_generated|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout  = (\MEM|ram_rtl_0|auto_generated|_~0_combout  & (!\MEM|ram_rtl_0|auto_generated|_~2_combout  & \MEM|ram_rtl_0|auto_generated|_~1_combout ))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0 .lut_mask = 16'h0C00;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
cycloneive_lcell_comb \muxREM|q[0]~3 (
// Equation(s):
// \muxREM|q[0]~3_combout  = (\UC|selectREM~1_combout  & (\PC|counter [0])) # (!\UC|selectREM~1_combout  & ((\RDM|conteudo [0])))

	.dataa(gnd),
	.datab(\PC|counter [0]),
	.datac(\RDM|conteudo [0]),
	.datad(\UC|selectREM~1_combout ),
	.cin(gnd),
	.combout(\muxREM|q[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[0]~3 .lut_mask = 16'hCCF0;
defparam \muxREM|q[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N14
cycloneive_lcell_comb \REM|conteudo[0]~feeder (
// Equation(s):
// \REM|conteudo[0]~feeder_combout  = \muxREM|q[0]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxREM|q[0]~3_combout ),
	.cin(gnd),
	.combout(\REM|conteudo[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REM|conteudo[0]~feeder .lut_mask = 16'hFF00;
defparam \REM|conteudo[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N15
dffeas \REM|conteudo[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REM|conteudo[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[0] .is_wysiwyg = "true";
defparam \REM|conteudo[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y53_N1
cycloneive_io_ibuf \entrada[1]~input (
	.i(entrada[1]),
	.ibar(gnd),
	.o(\entrada[1]~input_o ));
// synopsys translate_off
defparam \entrada[1]~input .bus_hold = "false";
defparam \entrada[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N8
cycloneive_lcell_comb \ULA|Add0~5 (
// Equation(s):
// \ULA|Add0~5_combout  = \RDM|conteudo [1] $ (((\UC|opULA[0]~5_combout ) # ((!\UC|opULA[0]~0_combout  & \UC|writeAC~2_combout ))))

	.dataa(\UC|opULA[0]~5_combout ),
	.datab(\RDM|conteudo [1]),
	.datac(\UC|opULA[0]~0_combout ),
	.datad(\UC|writeAC~2_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~5 .lut_mask = 16'h6366;
defparam \ULA|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N22
cycloneive_lcell_comb \ULA|Mux15~2 (
// Equation(s):
// \ULA|Mux15~2_combout  = (\RDM|conteudo [0] & ((\UC|opULA[0]~1_combout ) # ((\AC|conteudo [0] & !\UC|opULA[2]~4_combout )))) # (!\RDM|conteudo [0] & (\AC|conteudo [0] & (!\UC|opULA[2]~4_combout  & \UC|opULA[0]~1_combout )))

	.dataa(\RDM|conteudo [0]),
	.datab(\AC|conteudo [0]),
	.datac(\UC|opULA[2]~4_combout ),
	.datad(\UC|opULA[0]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux15~2 .lut_mask = 16'hAE08;
defparam \ULA|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N18
cycloneive_lcell_comb \ULA|Mux15~0 (
// Equation(s):
// \ULA|Mux15~0_combout  = (\UC|opULA[0]~5_combout  & (\AC|conteudo [1])) # (!\UC|opULA[0]~5_combout  & ((\UC|opULA[0]~6_combout  & (\AC|conteudo [1])) # (!\UC|opULA[0]~6_combout  & ((!\AC|conteudo [0])))))

	.dataa(\UC|opULA[0]~5_combout ),
	.datab(\AC|conteudo [1]),
	.datac(\AC|conteudo [0]),
	.datad(\UC|opULA[0]~6_combout ),
	.cin(gnd),
	.combout(\ULA|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux15~0 .lut_mask = 16'hCC8D;
defparam \ULA|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N2
cycloneive_lcell_comb \ULA|Add0~0 (
// Equation(s):
// \ULA|Add0~0_combout  = \RDM|conteudo [0] $ (((\UC|opULA[0]~5_combout ) # ((!\UC|opULA[0]~0_combout  & \UC|writeAC~2_combout ))))

	.dataa(\UC|opULA[0]~5_combout ),
	.datab(\RDM|conteudo [0]),
	.datac(\UC|opULA[0]~0_combout ),
	.datad(\UC|writeAC~2_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~0 .lut_mask = 16'h6366;
defparam \ULA|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N16
cycloneive_lcell_comb \ULA|Add0~2 (
// Equation(s):
// \ULA|Add0~2_cout  = CARRY((\UC|opULA[0]~6_combout ) # (\UC|opULA[0]~5_combout ))

	.dataa(\UC|opULA[0]~6_combout ),
	.datab(\UC|opULA[0]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ULA|Add0~2_cout ));
// synopsys translate_off
defparam \ULA|Add0~2 .lut_mask = 16'h00EE;
defparam \ULA|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N18
cycloneive_lcell_comb \ULA|Add0~3 (
// Equation(s):
// \ULA|Add0~3_combout  = (\AC|conteudo [0] & ((\ULA|Add0~0_combout  & (\ULA|Add0~2_cout  & VCC)) # (!\ULA|Add0~0_combout  & (!\ULA|Add0~2_cout )))) # (!\AC|conteudo [0] & ((\ULA|Add0~0_combout  & (!\ULA|Add0~2_cout )) # (!\ULA|Add0~0_combout  & 
// ((\ULA|Add0~2_cout ) # (GND)))))
// \ULA|Add0~4  = CARRY((\AC|conteudo [0] & (!\ULA|Add0~0_combout  & !\ULA|Add0~2_cout )) # (!\AC|conteudo [0] & ((!\ULA|Add0~2_cout ) # (!\ULA|Add0~0_combout ))))

	.dataa(\AC|conteudo [0]),
	.datab(\ULA|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~2_cout ),
	.combout(\ULA|Add0~3_combout ),
	.cout(\ULA|Add0~4 ));
// synopsys translate_off
defparam \ULA|Add0~3 .lut_mask = 16'h9617;
defparam \ULA|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N24
cycloneive_lcell_comb \ULA|Mux15~1 (
// Equation(s):
// \ULA|Mux15~1_combout  = (!\UC|opULA[1]~3_combout  & ((\UC|opULA[2]~4_combout  & (\ULA|Mux15~0_combout )) # (!\UC|opULA[2]~4_combout  & ((\ULA|Add0~3_combout )))))

	.dataa(\UC|opULA[2]~4_combout ),
	.datab(\ULA|Mux15~0_combout ),
	.datac(\UC|opULA[1]~3_combout ),
	.datad(\ULA|Add0~3_combout ),
	.cin(gnd),
	.combout(\ULA|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux15~1 .lut_mask = 16'h0D08;
defparam \ULA|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N14
cycloneive_lcell_comb \ULA|Mux15~3 (
// Equation(s):
// \ULA|Mux15~3_combout  = (\ULA|Mux15~1_combout ) # ((\UC|opULA[1]~3_combout  & \ULA|Mux15~2_combout ))

	.dataa(gnd),
	.datab(\UC|opULA[1]~3_combout ),
	.datac(\ULA|Mux15~2_combout ),
	.datad(\ULA|Mux15~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux15~3 .lut_mask = 16'hFFC0;
defparam \ULA|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N15
dffeas \AC|conteudo[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux15~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeAC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[0] .is_wysiwyg = "true";
defparam \AC|conteudo[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N20
cycloneive_lcell_comb \ULA|Add0~6 (
// Equation(s):
// \ULA|Add0~6_combout  = ((\AC|conteudo [1] $ (\ULA|Add0~5_combout  $ (!\ULA|Add0~4 )))) # (GND)
// \ULA|Add0~7  = CARRY((\AC|conteudo [1] & ((\ULA|Add0~5_combout ) # (!\ULA|Add0~4 ))) # (!\AC|conteudo [1] & (\ULA|Add0~5_combout  & !\ULA|Add0~4 )))

	.dataa(\AC|conteudo [1]),
	.datab(\ULA|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~4 ),
	.combout(\ULA|Add0~6_combout ),
	.cout(\ULA|Add0~7 ));
// synopsys translate_off
defparam \ULA|Add0~6 .lut_mask = 16'h698E;
defparam \ULA|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X77_Y43_N1
cycloneive_io_ibuf \entrada[2]~input (
	.i(entrada[2]),
	.ibar(gnd),
	.o(\entrada[2]~input_o ));
// synopsys translate_off
defparam \entrada[2]~input .bus_hold = "false";
defparam \entrada[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \RDM|conteudo[2]~2 (
// Equation(s):
// \RDM|conteudo[2]~2_combout  = (\UC|selectRDM[0]~4_combout  & (\entrada[2]~input_o )) # (!\UC|selectRDM[0]~4_combout  & ((\AC|conteudo [2])))

	.dataa(\entrada[2]~input_o ),
	.datab(\AC|conteudo [2]),
	.datac(gnd),
	.datad(\UC|selectRDM[0]~4_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[2]~2 .lut_mask = 16'hAACC;
defparam \RDM|conteudo[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[38]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N3
dffeas \MEM|ram_rtl_0_bypass[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N1
dffeas \MEM|ram_rtl_0_bypass[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout  = (!\REM|conteudo [14] & (\REM|conteudo [15] & (!\REM|conteudo [13] & \UC|writeMEM~2_combout )))

	.dataa(\REM|conteudo [14]),
	.datab(\REM|conteudo [15]),
	.datac(\REM|conteudo [13]),
	.datad(\UC|writeMEM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0 .lut_mask = 16'h0400;
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N26
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout  = (!\MEM|ram_rtl_0|auto_generated|_~0_combout  & (!\MEM|ram_rtl_0|auto_generated|_~2_combout  & \MEM|ram_rtl_0|auto_generated|_~1_combout ))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0 .lut_mask = 16'h0300;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \muxREM|q[2]~5 (
// Equation(s):
// \muxREM|q[2]~5_combout  = (\UC|selectREM~1_combout  & (\PC|counter [2])) # (!\UC|selectREM~1_combout  & ((\RDM|conteudo [2])))

	.dataa(gnd),
	.datab(\PC|counter [2]),
	.datac(\UC|selectREM~1_combout ),
	.datad(\RDM|conteudo [2]),
	.cin(gnd),
	.combout(\muxREM|q[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[2]~5 .lut_mask = 16'hCFC0;
defparam \muxREM|q[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N17
dffeas \REM|conteudo[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[2] .is_wysiwyg = "true";
defparam \REM|conteudo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneive_lcell_comb \muxREM|q[3]~6 (
// Equation(s):
// \muxREM|q[3]~6_combout  = (\UC|selectREM~1_combout  & ((\PC|counter [3]))) # (!\UC|selectREM~1_combout  & (\RDM|conteudo [3]))

	.dataa(\RDM|conteudo [3]),
	.datab(\PC|counter [3]),
	.datac(gnd),
	.datad(\UC|selectREM~1_combout ),
	.cin(gnd),
	.combout(\muxREM|q[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[3]~6 .lut_mask = 16'hCCAA;
defparam \muxREM|q[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N23
dffeas \REM|conteudo[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[3] .is_wysiwyg = "true";
defparam \REM|conteudo[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N8
cycloneive_io_ibuf \entrada[4]~input (
	.i(entrada[4]),
	.ibar(gnd),
	.o(\entrada[4]~input_o ));
// synopsys translate_off
defparam \entrada[4]~input .bus_hold = "false";
defparam \entrada[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N8
cycloneive_io_ibuf \entrada[5]~input (
	.i(entrada[5]),
	.ibar(gnd),
	.o(\entrada[5]~input_o ));
// synopsys translate_off
defparam \entrada[5]~input .bus_hold = "false";
defparam \entrada[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N6
cycloneive_lcell_comb \RDM|conteudo[5]~5 (
// Equation(s):
// \RDM|conteudo[5]~5_combout  = (\UC|selectRDM[0]~4_combout  & (\entrada[5]~input_o )) # (!\UC|selectRDM[0]~4_combout  & ((\AC|conteudo [5])))

	.dataa(\entrada[5]~input_o ),
	.datab(\AC|conteudo [5]),
	.datac(gnd),
	.datad(\UC|selectRDM[0]~4_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[5]~5 .lut_mask = 16'hAACC;
defparam \RDM|conteudo[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N22
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[44]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N23
dffeas \MEM|ram_rtl_0_bypass[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N21
dffeas \MEM|ram_rtl_0_bypass[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout  = (\REM|conteudo [14] & (\REM|conteudo [13] & (\REM|conteudo [15] & \UC|writeMEM~2_combout )))

	.dataa(\REM|conteudo [14]),
	.datab(\REM|conteudo [13]),
	.datac(\REM|conteudo [15]),
	.datad(\UC|writeMEM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0 .lut_mask = 16'h8000;
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout  = (\MEM|ram_rtl_0|auto_generated|_~2_combout  & (\MEM|ram_rtl_0|auto_generated|_~0_combout  & \MEM|ram_rtl_0|auto_generated|_~1_combout ))

	.dataa(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0 .lut_mask = 16'hA000;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
cycloneive_lcell_comb \muxREM|q[5]~8 (
// Equation(s):
// \muxREM|q[5]~8_combout  = (\UC|selectREM~1_combout  & ((\PC|counter [5]))) # (!\UC|selectREM~1_combout  & (\RDM|conteudo [5]))

	.dataa(\RDM|conteudo [5]),
	.datab(\PC|counter [5]),
	.datac(gnd),
	.datad(\UC|selectREM~1_combout ),
	.cin(gnd),
	.combout(\muxREM|q[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[5]~8 .lut_mask = 16'hCCAA;
defparam \muxREM|q[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneive_lcell_comb \REM|conteudo[5]~feeder (
// Equation(s):
// \REM|conteudo[5]~feeder_combout  = \muxREM|q[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxREM|q[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REM|conteudo[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REM|conteudo[5]~feeder .lut_mask = 16'hF0F0;
defparam \REM|conteudo[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N19
dffeas \REM|conteudo[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\REM|conteudo[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[5] .is_wysiwyg = "true";
defparam \REM|conteudo[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X77_Y7_N8
cycloneive_io_ibuf \entrada[6]~input (
	.i(entrada[6]),
	.ibar(gnd),
	.o(\entrada[6]~input_o ));
// synopsys translate_off
defparam \entrada[6]~input .bus_hold = "false";
defparam \entrada[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N8
cycloneive_io_ibuf \entrada[7]~input (
	.i(entrada[7]),
	.ibar(gnd),
	.o(\entrada[7]~input_o ));
// synopsys translate_off
defparam \entrada[7]~input .bus_hold = "false";
defparam \entrada[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N28
cycloneive_lcell_comb \RDM|conteudo[7]~7 (
// Equation(s):
// \RDM|conteudo[7]~7_combout  = (\UC|selectRDM[0]~4_combout  & ((\entrada[7]~input_o ))) # (!\UC|selectRDM[0]~4_combout  & (\AC|conteudo [7]))

	.dataa(\AC|conteudo [7]),
	.datab(\entrada[7]~input_o ),
	.datac(gnd),
	.datad(\UC|selectRDM[0]~4_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[7]~7 .lut_mask = 16'hCCAA;
defparam \RDM|conteudo[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N6
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[48]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N7
dffeas \MEM|ram_rtl_0_bypass[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N17
dffeas \MEM|ram_rtl_0_bypass[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
cycloneive_lcell_comb \muxREM|q[7]~10 (
// Equation(s):
// \muxREM|q[7]~10_combout  = (\UC|selectREM~1_combout  & ((\PC|counter [7]))) # (!\UC|selectREM~1_combout  & (\RDM|conteudo [7]))

	.dataa(\RDM|conteudo [7]),
	.datab(gnd),
	.datac(\UC|selectREM~1_combout ),
	.datad(\PC|counter [7]),
	.cin(gnd),
	.combout(\muxREM|q[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[7]~10 .lut_mask = 16'hFA0A;
defparam \muxREM|q[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N5
dffeas \REM|conteudo[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[7]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[7] .is_wysiwyg = "true";
defparam \REM|conteudo[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N14
cycloneive_lcell_comb \muxREM|q[8]~11 (
// Equation(s):
// \muxREM|q[8]~11_combout  = (\UC|selectREM~1_combout  & (\PC|counter [8])) # (!\UC|selectREM~1_combout  & ((\RDM|conteudo [8])))

	.dataa(\PC|counter [8]),
	.datab(\RDM|conteudo [8]),
	.datac(gnd),
	.datad(\UC|selectREM~1_combout ),
	.cin(gnd),
	.combout(\muxREM|q[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[8]~11 .lut_mask = 16'hAACC;
defparam \muxREM|q[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N15
dffeas \REM|conteudo[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[8]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[8] .is_wysiwyg = "true";
defparam \REM|conteudo[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneive_lcell_comb \muxREM|q[9]~12 (
// Equation(s):
// \muxREM|q[9]~12_combout  = (\UC|selectREM~1_combout  & ((\PC|counter [9]))) # (!\UC|selectREM~1_combout  & (\RDM|conteudo [9]))

	.dataa(\RDM|conteudo [9]),
	.datab(gnd),
	.datac(\UC|selectREM~1_combout ),
	.datad(\PC|counter [9]),
	.cin(gnd),
	.combout(\muxREM|q[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[9]~12 .lut_mask = 16'hFA0A;
defparam \muxREM|q[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N9
dffeas \REM|conteudo[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[9]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[9] .is_wysiwyg = "true";
defparam \REM|conteudo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
cycloneive_lcell_comb \muxREM|q[10]~13 (
// Equation(s):
// \muxREM|q[10]~13_combout  = (\UC|selectREM~1_combout  & (\PC|counter [10])) # (!\UC|selectREM~1_combout  & ((\RDM|conteudo [10])))

	.dataa(gnd),
	.datab(\PC|counter [10]),
	.datac(\UC|selectREM~1_combout ),
	.datad(\RDM|conteudo [10]),
	.cin(gnd),
	.combout(\muxREM|q[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[10]~13 .lut_mask = 16'hCFC0;
defparam \muxREM|q[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N27
dffeas \REM|conteudo[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[10]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[10] .is_wysiwyg = "true";
defparam \REM|conteudo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \muxREM|q[11]~14 (
// Equation(s):
// \muxREM|q[11]~14_combout  = (\UC|selectREM~1_combout  & ((\PC|counter [11]))) # (!\UC|selectREM~1_combout  & (\RDM|conteudo [11]))

	.dataa(gnd),
	.datab(\RDM|conteudo [11]),
	.datac(\UC|selectREM~1_combout ),
	.datad(\PC|counter [11]),
	.cin(gnd),
	.combout(\muxREM|q[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[11]~14 .lut_mask = 16'hFC0C;
defparam \muxREM|q[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N25
dffeas \REM|conteudo[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[11]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[11] .is_wysiwyg = "true";
defparam \REM|conteudo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneive_lcell_comb \muxREM|q[12]~15 (
// Equation(s):
// \muxREM|q[12]~15_combout  = (\UC|selectREM~1_combout  & ((\PC|counter [12]))) # (!\UC|selectREM~1_combout  & (\RDM|conteudo [12]))

	.dataa(\RDM|conteudo [12]),
	.datab(\PC|counter [12]),
	.datac(gnd),
	.datad(\UC|selectREM~1_combout ),
	.cin(gnd),
	.combout(\muxREM|q[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[12]~15 .lut_mask = 16'hCCAA;
defparam \muxREM|q[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N31
dffeas \REM|conteudo[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[12]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[12] .is_wysiwyg = "true";
defparam \REM|conteudo[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X47_Y36_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [7]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y48_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a87 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [7]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a87~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a71~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a71~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a87~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout  = (!\REM|conteudo [14] & (!\REM|conteudo [15] & (!\REM|conteudo [13] & \UC|writeMEM~2_combout )))

	.dataa(\REM|conteudo [14]),
	.datab(\REM|conteudo [15]),
	.datac(\REM|conteudo [13]),
	.datad(\UC|writeMEM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0 .lut_mask = 16'h0100;
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N2
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w[3] (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3] = (!\MEM|ram_rtl_0|auto_generated|_~0_combout  & (!\MEM|ram_rtl_0|auto_generated|_~2_combout  & !\MEM|ram_rtl_0|auto_generated|_~1_combout ))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w[3] .lut_mask = 16'h0003;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y34_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [7]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout  = (!\REM|conteudo [14] & (!\REM|conteudo [15] & (\REM|conteudo [13] & \UC|writeMEM~2_combout )))

	.dataa(\REM|conteudo [14]),
	.datab(\REM|conteudo [15]),
	.datac(\REM|conteudo [13]),
	.datad(\UC|writeMEM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0 .lut_mask = 16'h1000;
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout  = (!\MEM|ram_rtl_0|auto_generated|_~1_combout  & (\MEM|ram_rtl_0|auto_generated|_~0_combout  & !\MEM|ram_rtl_0|auto_generated|_~2_combout ))

	.dataa(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0 .lut_mask = 16'h0050;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y31_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [7]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a23~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a7~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout  = (!\REM|conteudo [13] & (!\REM|conteudo [15] & (\REM|conteudo [14] & \UC|writeMEM~2_combout )))

	.dataa(\REM|conteudo [13]),
	.datab(\REM|conteudo [15]),
	.datac(\REM|conteudo [14]),
	.datad(\UC|writeMEM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0 .lut_mask = 16'h1000;
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N18
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout  = (!\MEM|ram_rtl_0|auto_generated|_~0_combout  & (\MEM|ram_rtl_0|auto_generated|_~2_combout  & !\MEM|ram_rtl_0|auto_generated|_~1_combout ))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0 .lut_mask = 16'h0030;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y30_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [7]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout  = (\REM|conteudo [14] & (!\REM|conteudo [15] & (\REM|conteudo [13] & \UC|writeMEM~2_combout )))

	.dataa(\REM|conteudo [14]),
	.datab(\REM|conteudo [15]),
	.datac(\REM|conteudo [13]),
	.datad(\UC|writeMEM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0 .lut_mask = 16'h2000;
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout  = (\MEM|ram_rtl_0|auto_generated|_~0_combout  & (\MEM|ram_rtl_0|auto_generated|_~2_combout  & !\MEM|ram_rtl_0|auto_generated|_~1_combout ))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0 .lut_mask = 16'h00C0;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y39_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [7]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N0
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a55~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a39~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N14
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~42_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~43_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout  = (\REM|conteudo [14] & (\REM|conteudo [15] & (!\REM|conteudo [13] & \UC|writeMEM~2_combout )))

	.dataa(\REM|conteudo [14]),
	.datab(\REM|conteudo [15]),
	.datac(\REM|conteudo [13]),
	.datad(\UC|writeMEM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0 .lut_mask = 16'h0800;
defparam \MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N6
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout  = (!\MEM|ram_rtl_0|auto_generated|_~0_combout  & (\MEM|ram_rtl_0|auto_generated|_~2_combout  & \MEM|ram_rtl_0|auto_generated|_~1_combout ))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|_~0_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|_~2_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|_~1_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0 .lut_mask = 16'h3000;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y42_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a103 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [7]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y45_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a119 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [7]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N18
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a119~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a103~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a103~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a119~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~45_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~44_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~46_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47 .lut_mask = 16'hFCF8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N16
cycloneive_lcell_comb \MEM|ram~18 (
// Equation(s):
// \MEM|ram~18_combout  = (\MEM|ram_rtl_0_bypass [48] & ((\MEM|ram~10_combout  & (\MEM|ram_rtl_0_bypass [47])) # (!\MEM|ram~10_combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout ))))) # (!\MEM|ram_rtl_0_bypass [48] & 
// (((\MEM|ram_rtl_0_bypass [47]))))

	.dataa(\MEM|ram_rtl_0_bypass [48]),
	.datab(\MEM|ram~10_combout ),
	.datac(\MEM|ram_rtl_0_bypass [47]),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[7]~47_combout ),
	.cin(gnd),
	.combout(\MEM|ram~18_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~18 .lut_mask = 16'hF2D0;
defparam \MEM|ram~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N12
cycloneive_lcell_comb \UC|selectRDM[1]~7 (
// Equation(s):
// \UC|selectRDM[1]~7_combout  = (!\RI|conteudo [10] & ((\UC|t4~q ) # ((\RI|conteudo [9] & \UC|t6~q ))))

	.dataa(\RI|conteudo [9]),
	.datab(\RI|conteudo [10]),
	.datac(\UC|t6~q ),
	.datad(\UC|t4~q ),
	.cin(gnd),
	.combout(\UC|selectRDM[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectRDM[1]~7 .lut_mask = 16'h3320;
defparam \UC|selectRDM[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N6
cycloneive_lcell_comb \UC|selectRDM[0]~3 (
// Equation(s):
// \UC|selectRDM[0]~3_combout  = (\RI|conteudo [10]) # ((\RI|conteudo [9] & ((!\UC|t8~q ))) # (!\RI|conteudo [9] & (!\UC|t6~q )))

	.dataa(\UC|t6~q ),
	.datab(\RI|conteudo [10]),
	.datac(\UC|t8~q ),
	.datad(\RI|conteudo [9]),
	.cin(gnd),
	.combout(\UC|selectRDM[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectRDM[0]~3 .lut_mask = 16'hCFDD;
defparam \UC|selectRDM[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N8
cycloneive_lcell_comb \UC|selectRDM[1]~5 (
// Equation(s):
// \UC|selectRDM[1]~5_combout  = (!\UC|selectRDM[1]~2_combout  & (((\UC|t4~q  & \DECOD|Decoder0~2_combout )) # (!\UC|selectRDM[0]~3_combout )))

	.dataa(\UC|t4~q ),
	.datab(\DECOD|Decoder0~2_combout ),
	.datac(\UC|selectRDM[1]~2_combout ),
	.datad(\UC|selectRDM[0]~3_combout ),
	.cin(gnd),
	.combout(\UC|selectRDM[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectRDM[1]~5 .lut_mask = 16'h080F;
defparam \UC|selectRDM[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N16
cycloneive_lcell_comb \UC|selectRDM[1]~9 (
// Equation(s):
// \UC|selectRDM[1]~9_combout  = (\RI|conteudo [9] & (!\RI|conteudo [10] & (\UC|t8~q  & !\UC|RwriteRDM~1_combout )))

	.dataa(\RI|conteudo [9]),
	.datab(\RI|conteudo [10]),
	.datac(\UC|t8~q ),
	.datad(\UC|RwriteRDM~1_combout ),
	.cin(gnd),
	.combout(\UC|selectRDM[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectRDM[1]~9 .lut_mask = 16'h0020;
defparam \UC|selectRDM[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N18
cycloneive_lcell_comb \UC|selectRDM[1]~6 (
// Equation(s):
// \UC|selectRDM[1]~6_combout  = (\UC|t1~q ) # ((\UC|selectRDM[1]~9_combout ) # ((\UC|RwriteRDM~3_combout  & \DECOD|operacao [14])))

	.dataa(\UC|t1~q ),
	.datab(\UC|RwriteRDM~3_combout ),
	.datac(\DECOD|operacao [14]),
	.datad(\UC|selectRDM[1]~9_combout ),
	.cin(gnd),
	.combout(\UC|selectRDM[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectRDM[1]~6 .lut_mask = 16'hFFEA;
defparam \UC|selectRDM[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N2
cycloneive_lcell_comb \UC|selectRDM[1]~8 (
// Equation(s):
// \UC|selectRDM[1]~8_combout  = (\UC|selectRDM[1]~5_combout ) # ((\UC|selectRDM[1]~6_combout ) # ((\UC|selectRDM[1]~7_combout  & \UC|RwriteRDM~2_combout )))

	.dataa(\UC|selectRDM[1]~7_combout ),
	.datab(\UC|RwriteRDM~2_combout ),
	.datac(\UC|selectRDM[1]~5_combout ),
	.datad(\UC|selectRDM[1]~6_combout ),
	.cin(gnd),
	.combout(\UC|selectRDM[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectRDM[1]~8 .lut_mask = 16'hFFF8;
defparam \UC|selectRDM[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
cycloneive_lcell_comb \UC|RwriteRDM~0 (
// Equation(s):
// \UC|RwriteRDM~0_combout  = (!\DECOD|operacao [4] & (!\DECOD|operacao [14] & \UC|selectRDM[1]~2_combout ))

	.dataa(\DECOD|operacao [4]),
	.datab(\DECOD|operacao [14]),
	.datac(\UC|selectRDM[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UC|RwriteRDM~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~0 .lut_mask = 16'h1010;
defparam \UC|RwriteRDM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N14
cycloneive_lcell_comb \UC|writeRDM~3 (
// Equation(s):
// \UC|writeRDM~3_combout  = (\UC|t8~q  & (\DECOD|Decoder0~1_combout  & ((!\UC|writeRDM~2_combout ) # (!\UC|RwriteRDM~0_combout ))))

	.dataa(\UC|t8~q ),
	.datab(\DECOD|Decoder0~1_combout ),
	.datac(\UC|RwriteRDM~0_combout ),
	.datad(\UC|writeRDM~2_combout ),
	.cin(gnd),
	.combout(\UC|writeRDM~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~3 .lut_mask = 16'h0888;
defparam \UC|writeRDM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N0
cycloneive_lcell_comb \UC|writeRDM~9 (
// Equation(s):
// \UC|writeRDM~9_combout  = (\RI|conteudo [10] & (((!\UC|selectRDM[1]~2_combout  & !\RI|conteudo [9])))) # (!\RI|conteudo [10] & (\UC|RwriteRDM~2_combout ))

	.dataa(\RI|conteudo [10]),
	.datab(\UC|RwriteRDM~2_combout ),
	.datac(\UC|selectRDM[1]~2_combout ),
	.datad(\RI|conteudo [9]),
	.cin(gnd),
	.combout(\UC|writeRDM~9_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~9 .lut_mask = 16'h444E;
defparam \UC|writeRDM~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N26
cycloneive_lcell_comb \UC|writeRDM~5 (
// Equation(s):
// \UC|writeRDM~5_combout  = (\UC|t1~q ) # ((\DECOD|Decoder0~2_combout  & (\DECOD|operacao [14] & \UC|t5~q )))

	.dataa(\UC|t1~q ),
	.datab(\DECOD|Decoder0~2_combout ),
	.datac(\DECOD|operacao [14]),
	.datad(\UC|t5~q ),
	.cin(gnd),
	.combout(\UC|writeRDM~5_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~5 .lut_mask = 16'hEAAA;
defparam \UC|writeRDM~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N20
cycloneive_lcell_comb \UC|writeRDM~4 (
// Equation(s):
// \UC|writeRDM~4_combout  = (\UC|t3~q  & (\DECOD|Decoder0~2_combout  & ((\DECOD|operacao [14]) # (\DECOD|operacao [4]))))

	.dataa(\UC|t3~q ),
	.datab(\DECOD|Decoder0~2_combout ),
	.datac(\DECOD|operacao [14]),
	.datad(\DECOD|operacao [4]),
	.cin(gnd),
	.combout(\UC|writeRDM~4_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~4 .lut_mask = 16'h8880;
defparam \UC|writeRDM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N28
cycloneive_lcell_comb \UC|writeRDM~6 (
// Equation(s):
// \UC|writeRDM~6_combout  = (\DECOD|Decoder0~0_combout  & (\DECOD|Decoder0~1_combout  & ((\UC|RwriteRDM~2_combout )))) # (!\DECOD|Decoder0~0_combout  & (((\DECOD|Decoder0~1_combout  & \UC|RwriteRDM~2_combout )) # (!\UC|RwriteRDM~0_combout )))

	.dataa(\DECOD|Decoder0~0_combout ),
	.datab(\DECOD|Decoder0~1_combout ),
	.datac(\UC|RwriteRDM~0_combout ),
	.datad(\UC|RwriteRDM~2_combout ),
	.cin(gnd),
	.combout(\UC|writeRDM~6_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~6 .lut_mask = 16'hCD05;
defparam \UC|writeRDM~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N30
cycloneive_lcell_comb \UC|writeRDM~7 (
// Equation(s):
// \UC|writeRDM~7_combout  = (\UC|writeRDM~5_combout ) # ((\UC|writeRDM~4_combout ) # ((\UC|t6~q  & \UC|writeRDM~6_combout )))

	.dataa(\UC|writeRDM~5_combout ),
	.datab(\UC|writeRDM~4_combout ),
	.datac(\UC|t6~q ),
	.datad(\UC|writeRDM~6_combout ),
	.cin(gnd),
	.combout(\UC|writeRDM~7_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~7 .lut_mask = 16'hFEEE;
defparam \UC|writeRDM~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N8
cycloneive_lcell_comb \UC|writeRDM~8 (
// Equation(s):
// \UC|writeRDM~8_combout  = (\UC|writeRDM~3_combout ) # ((\UC|writeRDM~7_combout ) # ((\UC|t4~q  & \UC|writeRDM~9_combout )))

	.dataa(\UC|t4~q ),
	.datab(\UC|writeRDM~3_combout ),
	.datac(\UC|writeRDM~9_combout ),
	.datad(\UC|writeRDM~7_combout ),
	.cin(gnd),
	.combout(\UC|writeRDM~8_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~8 .lut_mask = 16'hFFEC;
defparam \UC|writeRDM~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y30_N29
dffeas \RDM|conteudo[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[7]~7_combout ),
	.asdata(\MEM|ram~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~8_combout ),
	.ena(\UC|writeRDM~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[7] .is_wysiwyg = "true";
defparam \RDM|conteudo[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N16
cycloneive_lcell_comb \ULA|Add0~23 (
// Equation(s):
// \ULA|Add0~23_combout  = \RDM|conteudo [7] $ (((\UC|opULA[0]~5_combout ) # ((\UC|writeAC~2_combout  & !\UC|opULA[0]~0_combout ))))

	.dataa(\UC|writeAC~2_combout ),
	.datab(\RDM|conteudo [7]),
	.datac(\UC|opULA[0]~5_combout ),
	.datad(\UC|opULA[0]~0_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~23 .lut_mask = 16'h3C36;
defparam \ULA|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N22
cycloneive_lcell_comb \ULA|Add0~20 (
// Equation(s):
// \ULA|Add0~20_combout  = \RDM|conteudo [6] $ (((\UC|opULA[0]~5_combout ) # ((!\UC|opULA[0]~0_combout  & \UC|writeAC~2_combout ))))

	.dataa(\UC|opULA[0]~0_combout ),
	.datab(\RDM|conteudo [6]),
	.datac(\UC|opULA[0]~5_combout ),
	.datad(\UC|writeAC~2_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~20 .lut_mask = 16'h393C;
defparam \ULA|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N12
cycloneive_lcell_comb \ULA|Add0~17 (
// Equation(s):
// \ULA|Add0~17_combout  = \RDM|conteudo [5] $ (((\UC|opULA[0]~5_combout ) # ((\UC|writeAC~2_combout  & !\UC|opULA[0]~0_combout ))))

	.dataa(\RDM|conteudo [5]),
	.datab(\UC|writeAC~2_combout ),
	.datac(\UC|opULA[0]~0_combout ),
	.datad(\UC|opULA[0]~5_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~17 .lut_mask = 16'h55A6;
defparam \ULA|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N10
cycloneive_lcell_comb \ULA|Add0~14 (
// Equation(s):
// \ULA|Add0~14_combout  = \RDM|conteudo [4] $ (((\UC|opULA[0]~5_combout ) # ((!\UC|opULA[0]~0_combout  & \UC|writeAC~2_combout ))))

	.dataa(\RDM|conteudo [4]),
	.datab(\UC|opULA[0]~5_combout ),
	.datac(\UC|opULA[0]~0_combout ),
	.datad(\UC|writeAC~2_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~14 .lut_mask = 16'h6566;
defparam \ULA|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N0
cycloneive_lcell_comb \ULA|Add0~11 (
// Equation(s):
// \ULA|Add0~11_combout  = \RDM|conteudo [3] $ (((\UC|opULA[0]~5_combout ) # ((!\UC|opULA[0]~0_combout  & \UC|writeAC~2_combout ))))

	.dataa(\UC|opULA[0]~5_combout ),
	.datab(\RDM|conteudo [3]),
	.datac(\UC|opULA[0]~0_combout ),
	.datad(\UC|writeAC~2_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~11 .lut_mask = 16'h6366;
defparam \ULA|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N10
cycloneive_lcell_comb \ULA|Add0~8 (
// Equation(s):
// \ULA|Add0~8_combout  = \RDM|conteudo [2] $ (((\UC|opULA[0]~5_combout ) # ((!\UC|opULA[0]~0_combout  & \UC|writeAC~2_combout ))))

	.dataa(\RDM|conteudo [2]),
	.datab(\UC|opULA[0]~5_combout ),
	.datac(\UC|opULA[0]~0_combout ),
	.datad(\UC|writeAC~2_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~8 .lut_mask = 16'h6566;
defparam \ULA|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N22
cycloneive_lcell_comb \ULA|Add0~9 (
// Equation(s):
// \ULA|Add0~9_combout  = (\ULA|Add0~8_combout  & ((\AC|conteudo [2] & (\ULA|Add0~7  & VCC)) # (!\AC|conteudo [2] & (!\ULA|Add0~7 )))) # (!\ULA|Add0~8_combout  & ((\AC|conteudo [2] & (!\ULA|Add0~7 )) # (!\AC|conteudo [2] & ((\ULA|Add0~7 ) # (GND)))))
// \ULA|Add0~10  = CARRY((\ULA|Add0~8_combout  & (!\AC|conteudo [2] & !\ULA|Add0~7 )) # (!\ULA|Add0~8_combout  & ((!\ULA|Add0~7 ) # (!\AC|conteudo [2]))))

	.dataa(\ULA|Add0~8_combout ),
	.datab(\AC|conteudo [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~7 ),
	.combout(\ULA|Add0~9_combout ),
	.cout(\ULA|Add0~10 ));
// synopsys translate_off
defparam \ULA|Add0~9 .lut_mask = 16'h9617;
defparam \ULA|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N24
cycloneive_lcell_comb \ULA|Add0~12 (
// Equation(s):
// \ULA|Add0~12_combout  = ((\AC|conteudo [3] $ (\ULA|Add0~11_combout  $ (!\ULA|Add0~10 )))) # (GND)
// \ULA|Add0~13  = CARRY((\AC|conteudo [3] & ((\ULA|Add0~11_combout ) # (!\ULA|Add0~10 ))) # (!\AC|conteudo [3] & (\ULA|Add0~11_combout  & !\ULA|Add0~10 )))

	.dataa(\AC|conteudo [3]),
	.datab(\ULA|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~10 ),
	.combout(\ULA|Add0~12_combout ),
	.cout(\ULA|Add0~13 ));
// synopsys translate_off
defparam \ULA|Add0~12 .lut_mask = 16'h698E;
defparam \ULA|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N26
cycloneive_lcell_comb \ULA|Add0~15 (
// Equation(s):
// \ULA|Add0~15_combout  = (\AC|conteudo [4] & ((\ULA|Add0~14_combout  & (\ULA|Add0~13  & VCC)) # (!\ULA|Add0~14_combout  & (!\ULA|Add0~13 )))) # (!\AC|conteudo [4] & ((\ULA|Add0~14_combout  & (!\ULA|Add0~13 )) # (!\ULA|Add0~14_combout  & ((\ULA|Add0~13 ) # 
// (GND)))))
// \ULA|Add0~16  = CARRY((\AC|conteudo [4] & (!\ULA|Add0~14_combout  & !\ULA|Add0~13 )) # (!\AC|conteudo [4] & ((!\ULA|Add0~13 ) # (!\ULA|Add0~14_combout ))))

	.dataa(\AC|conteudo [4]),
	.datab(\ULA|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~13 ),
	.combout(\ULA|Add0~15_combout ),
	.cout(\ULA|Add0~16 ));
// synopsys translate_off
defparam \ULA|Add0~15 .lut_mask = 16'h9617;
defparam \ULA|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N28
cycloneive_lcell_comb \ULA|Add0~18 (
// Equation(s):
// \ULA|Add0~18_combout  = ((\ULA|Add0~17_combout  $ (\AC|conteudo [5] $ (!\ULA|Add0~16 )))) # (GND)
// \ULA|Add0~19  = CARRY((\ULA|Add0~17_combout  & ((\AC|conteudo [5]) # (!\ULA|Add0~16 ))) # (!\ULA|Add0~17_combout  & (\AC|conteudo [5] & !\ULA|Add0~16 )))

	.dataa(\ULA|Add0~17_combout ),
	.datab(\AC|conteudo [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~16 ),
	.combout(\ULA|Add0~18_combout ),
	.cout(\ULA|Add0~19 ));
// synopsys translate_off
defparam \ULA|Add0~18 .lut_mask = 16'h698E;
defparam \ULA|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N30
cycloneive_lcell_comb \ULA|Add0~21 (
// Equation(s):
// \ULA|Add0~21_combout  = (\AC|conteudo [6] & ((\ULA|Add0~20_combout  & (\ULA|Add0~19  & VCC)) # (!\ULA|Add0~20_combout  & (!\ULA|Add0~19 )))) # (!\AC|conteudo [6] & ((\ULA|Add0~20_combout  & (!\ULA|Add0~19 )) # (!\ULA|Add0~20_combout  & ((\ULA|Add0~19 ) # 
// (GND)))))
// \ULA|Add0~22  = CARRY((\AC|conteudo [6] & (!\ULA|Add0~20_combout  & !\ULA|Add0~19 )) # (!\AC|conteudo [6] & ((!\ULA|Add0~19 ) # (!\ULA|Add0~20_combout ))))

	.dataa(\AC|conteudo [6]),
	.datab(\ULA|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~19 ),
	.combout(\ULA|Add0~21_combout ),
	.cout(\ULA|Add0~22 ));
// synopsys translate_off
defparam \ULA|Add0~21 .lut_mask = 16'h9617;
defparam \ULA|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N0
cycloneive_lcell_comb \ULA|Add0~24 (
// Equation(s):
// \ULA|Add0~24_combout  = ((\ULA|Add0~23_combout  $ (\AC|conteudo [7] $ (!\ULA|Add0~22 )))) # (GND)
// \ULA|Add0~25  = CARRY((\ULA|Add0~23_combout  & ((\AC|conteudo [7]) # (!\ULA|Add0~22 ))) # (!\ULA|Add0~23_combout  & (\AC|conteudo [7] & !\ULA|Add0~22 )))

	.dataa(\ULA|Add0~23_combout ),
	.datab(\AC|conteudo [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~22 ),
	.combout(\ULA|Add0~24_combout ),
	.cout(\ULA|Add0~25 ));
// synopsys translate_off
defparam \ULA|Add0~24 .lut_mask = 16'h698E;
defparam \ULA|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N20
cycloneive_lcell_comb \ULA|Mux8~2 (
// Equation(s):
// \ULA|Mux8~2_combout  = (\UC|opULA[0]~1_combout  & ((\AC|conteudo [8]) # ((\UC|opULA[1]~3_combout )))) # (!\UC|opULA[0]~1_combout  & (((!\AC|conteudo [7] & !\UC|opULA[1]~3_combout ))))

	.dataa(\AC|conteudo [8]),
	.datab(\AC|conteudo [7]),
	.datac(\UC|opULA[0]~1_combout ),
	.datad(\UC|opULA[1]~3_combout ),
	.cin(gnd),
	.combout(\ULA|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~2 .lut_mask = 16'hF0A3;
defparam \ULA|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N14
cycloneive_lcell_comb \ULA|Mux8~3 (
// Equation(s):
// \ULA|Mux8~3_combout  = (\UC|opULA[1]~3_combout  & ((\ULA|Mux8~2_combout  & (\RDM|conteudo [7])) # (!\ULA|Mux8~2_combout  & ((\AC|conteudo [6]))))) # (!\UC|opULA[1]~3_combout  & (((\ULA|Mux8~2_combout ))))

	.dataa(\RDM|conteudo [7]),
	.datab(\AC|conteudo [6]),
	.datac(\UC|opULA[1]~3_combout ),
	.datad(\ULA|Mux8~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~3 .lut_mask = 16'hAFC0;
defparam \ULA|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N26
cycloneive_lcell_comb \ULA|Mux8~4 (
// Equation(s):
// \ULA|Mux8~4_combout  = (\ULA|Mux8~1_combout  & (((\ULA|Mux8~0_combout )))) # (!\ULA|Mux8~1_combout  & ((\ULA|Mux8~0_combout  & ((\ULA|Mux8~3_combout ))) # (!\ULA|Mux8~0_combout  & (\ULA|Add0~24_combout ))))

	.dataa(\ULA|Mux8~1_combout ),
	.datab(\ULA|Add0~24_combout ),
	.datac(\ULA|Mux8~3_combout ),
	.datad(\ULA|Mux8~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~4 .lut_mask = 16'hFA44;
defparam \ULA|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N8
cycloneive_lcell_comb \ULA|Mux8~5 (
// Equation(s):
// \ULA|Mux8~5_combout  = (\RDM|conteudo [7] & ((\ULA|Mux8~4_combout ) # ((\ULA|Mux8~1_combout  & \AC|conteudo [7])))) # (!\RDM|conteudo [7] & (\ULA|Mux8~4_combout  & ((\AC|conteudo [7]) # (!\ULA|Mux8~1_combout ))))

	.dataa(\RDM|conteudo [7]),
	.datab(\ULA|Mux8~1_combout ),
	.datac(\AC|conteudo [7]),
	.datad(\ULA|Mux8~4_combout ),
	.cin(gnd),
	.combout(\ULA|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~5 .lut_mask = 16'hFB80;
defparam \ULA|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N9
dffeas \AC|conteudo[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux8~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeAC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[7] .is_wysiwyg = "true";
defparam \AC|conteudo[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N22
cycloneive_lcell_comb \ULA|Mux9~0 (
// Equation(s):
// \ULA|Mux9~0_combout  = (\UC|opULA[0]~1_combout  & (((\AC|conteudo [7]) # (\UC|opULA[1]~3_combout )))) # (!\UC|opULA[0]~1_combout  & (!\AC|conteudo [6] & ((!\UC|opULA[1]~3_combout ))))

	.dataa(\AC|conteudo [6]),
	.datab(\AC|conteudo [7]),
	.datac(\UC|opULA[0]~1_combout ),
	.datad(\UC|opULA[1]~3_combout ),
	.cin(gnd),
	.combout(\ULA|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux9~0 .lut_mask = 16'hF0C5;
defparam \ULA|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N4
cycloneive_lcell_comb \ULA|Mux9~1 (
// Equation(s):
// \ULA|Mux9~1_combout  = (\UC|opULA[1]~3_combout  & ((\ULA|Mux9~0_combout  & (\RDM|conteudo [6])) # (!\ULA|Mux9~0_combout  & ((\AC|conteudo [5]))))) # (!\UC|opULA[1]~3_combout  & (((\ULA|Mux9~0_combout ))))

	.dataa(\RDM|conteudo [6]),
	.datab(\UC|opULA[1]~3_combout ),
	.datac(\ULA|Mux9~0_combout ),
	.datad(\AC|conteudo [5]),
	.cin(gnd),
	.combout(\ULA|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux9~1 .lut_mask = 16'hBCB0;
defparam \ULA|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N6
cycloneive_lcell_comb \ULA|Mux9~2 (
// Equation(s):
// \ULA|Mux9~2_combout  = (\ULA|Mux8~0_combout  & ((\ULA|Mux8~1_combout ) # ((\ULA|Mux9~1_combout )))) # (!\ULA|Mux8~0_combout  & (!\ULA|Mux8~1_combout  & ((\ULA|Add0~21_combout ))))

	.dataa(\ULA|Mux8~0_combout ),
	.datab(\ULA|Mux8~1_combout ),
	.datac(\ULA|Mux9~1_combout ),
	.datad(\ULA|Add0~21_combout ),
	.cin(gnd),
	.combout(\ULA|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux9~2 .lut_mask = 16'hB9A8;
defparam \ULA|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N24
cycloneive_lcell_comb \ULA|Mux9~3 (
// Equation(s):
// \ULA|Mux9~3_combout  = (\RDM|conteudo [6] & ((\ULA|Mux9~2_combout ) # ((\ULA|Mux8~1_combout  & \AC|conteudo [6])))) # (!\RDM|conteudo [6] & (\ULA|Mux9~2_combout  & ((\AC|conteudo [6]) # (!\ULA|Mux8~1_combout ))))

	.dataa(\RDM|conteudo [6]),
	.datab(\ULA|Mux8~1_combout ),
	.datac(\AC|conteudo [6]),
	.datad(\ULA|Mux9~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux9~3 .lut_mask = 16'hFB80;
defparam \ULA|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N25
dffeas \AC|conteudo[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux9~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeAC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[6] .is_wysiwyg = "true";
defparam \AC|conteudo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N4
cycloneive_lcell_comb \RDM|conteudo[6]~6 (
// Equation(s):
// \RDM|conteudo[6]~6_combout  = (\UC|selectRDM[0]~4_combout  & (\entrada[6]~input_o )) # (!\UC|selectRDM[0]~4_combout  & ((\AC|conteudo [6])))

	.dataa(\entrada[6]~input_o ),
	.datab(\UC|selectRDM[0]~4_combout ),
	.datac(gnd),
	.datad(\AC|conteudo [6]),
	.cin(gnd),
	.combout(\RDM|conteudo[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[6]~6 .lut_mask = 16'hBB88;
defparam \RDM|conteudo[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N18
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[46]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N19
dffeas \MEM|ram_rtl_0_bypass[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N13
dffeas \MEM|ram_rtl_0_bypass[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: M9K_X68_Y27_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [6]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y46_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a86 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [6]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a86~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a70~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a70~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a86~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y48_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a118 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [6]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y23_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a102 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [6]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N14
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a118~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a102~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a118~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a102~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y27_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [6]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y24_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [6]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a22~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a6~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y17_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [6]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y22_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [6]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N24
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a54~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a38~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N2
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~36_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~37_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N0
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~39_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~40_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~38_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N12
cycloneive_lcell_comb \MEM|ram~17 (
// Equation(s):
// \MEM|ram~17_combout  = (\MEM|ram_rtl_0_bypass [46] & ((\MEM|ram~10_combout  & (\MEM|ram_rtl_0_bypass [45])) # (!\MEM|ram~10_combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout ))))) # (!\MEM|ram_rtl_0_bypass [46] & 
// (((\MEM|ram_rtl_0_bypass [45]))))

	.dataa(\MEM|ram_rtl_0_bypass [46]),
	.datab(\MEM|ram~10_combout ),
	.datac(\MEM|ram_rtl_0_bypass [45]),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[6]~41_combout ),
	.cin(gnd),
	.combout(\MEM|ram~17_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~17 .lut_mask = 16'hF2D0;
defparam \MEM|ram~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N5
dffeas \RDM|conteudo[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[6]~6_combout ),
	.asdata(\MEM|ram~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~8_combout ),
	.ena(\UC|writeRDM~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[6] .is_wysiwyg = "true";
defparam \RDM|conteudo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneive_lcell_comb \muxREM|q[6]~9 (
// Equation(s):
// \muxREM|q[6]~9_combout  = (\UC|selectREM~1_combout  & ((\PC|counter [6]))) # (!\UC|selectREM~1_combout  & (\RDM|conteudo [6]))

	.dataa(gnd),
	.datab(\RDM|conteudo [6]),
	.datac(\UC|selectREM~1_combout ),
	.datad(\PC|counter [6]),
	.cin(gnd),
	.combout(\muxREM|q[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[6]~9 .lut_mask = 16'hFC0C;
defparam \muxREM|q[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N11
dffeas \REM|conteudo[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[6]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[6] .is_wysiwyg = "true";
defparam \REM|conteudo[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X68_Y43_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a117 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [5]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y22_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a101 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [5]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N26
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a117~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a101~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a117~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a101~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y42_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a85 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [5]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y23_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [5]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a85~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a69~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a85~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a69~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y26_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [5]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y30_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [5]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a53~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a37~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y26_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [5]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y44_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [5]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a21~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a5~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N6
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~31_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~30_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~34_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~33_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~32_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35 .lut_mask = 16'hFFC8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N20
cycloneive_lcell_comb \MEM|ram~16 (
// Equation(s):
// \MEM|ram~16_combout  = (\MEM|ram_rtl_0_bypass [44] & ((\MEM|ram~10_combout  & (\MEM|ram_rtl_0_bypass [43])) # (!\MEM|ram~10_combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout ))))) # (!\MEM|ram_rtl_0_bypass [44] & 
// (((\MEM|ram_rtl_0_bypass [43]))))

	.dataa(\MEM|ram_rtl_0_bypass [44]),
	.datab(\MEM|ram~10_combout ),
	.datac(\MEM|ram_rtl_0_bypass [43]),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[5]~35_combout ),
	.cin(gnd),
	.combout(\MEM|ram~16_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~16 .lut_mask = 16'hF2D0;
defparam \MEM|ram~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N7
dffeas \RDM|conteudo[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[5]~5_combout ),
	.asdata(\MEM|ram~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~8_combout ),
	.ena(\UC|writeRDM~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[5] .is_wysiwyg = "true";
defparam \RDM|conteudo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N16
cycloneive_lcell_comb \ULA|Mux10~0 (
// Equation(s):
// \ULA|Mux10~0_combout  = (\UC|opULA[0]~1_combout  & ((\AC|conteudo [6]) # ((\UC|opULA[1]~3_combout )))) # (!\UC|opULA[0]~1_combout  & (((!\AC|conteudo [5] & !\UC|opULA[1]~3_combout ))))

	.dataa(\AC|conteudo [6]),
	.datab(\AC|conteudo [5]),
	.datac(\UC|opULA[0]~1_combout ),
	.datad(\UC|opULA[1]~3_combout ),
	.cin(gnd),
	.combout(\ULA|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10~0 .lut_mask = 16'hF0A3;
defparam \ULA|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N14
cycloneive_lcell_comb \ULA|Mux10~1 (
// Equation(s):
// \ULA|Mux10~1_combout  = (\UC|opULA[1]~3_combout  & ((\ULA|Mux10~0_combout  & (\RDM|conteudo [5])) # (!\ULA|Mux10~0_combout  & ((\AC|conteudo [4]))))) # (!\UC|opULA[1]~3_combout  & (((\ULA|Mux10~0_combout ))))

	.dataa(\RDM|conteudo [5]),
	.datab(\UC|opULA[1]~3_combout ),
	.datac(\AC|conteudo [4]),
	.datad(\ULA|Mux10~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10~1 .lut_mask = 16'hBBC0;
defparam \ULA|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N6
cycloneive_lcell_comb \ULA|Mux10~2 (
// Equation(s):
// \ULA|Mux10~2_combout  = (\ULA|Mux8~1_combout  & (\ULA|Mux8~0_combout )) # (!\ULA|Mux8~1_combout  & ((\ULA|Mux8~0_combout  & (\ULA|Mux10~1_combout )) # (!\ULA|Mux8~0_combout  & ((\ULA|Add0~18_combout )))))

	.dataa(\ULA|Mux8~1_combout ),
	.datab(\ULA|Mux8~0_combout ),
	.datac(\ULA|Mux10~1_combout ),
	.datad(\ULA|Add0~18_combout ),
	.cin(gnd),
	.combout(\ULA|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10~2 .lut_mask = 16'hD9C8;
defparam \ULA|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N4
cycloneive_lcell_comb \ULA|Mux10~3 (
// Equation(s):
// \ULA|Mux10~3_combout  = (\RDM|conteudo [5] & ((\ULA|Mux10~2_combout ) # ((\ULA|Mux8~1_combout  & \AC|conteudo [5])))) # (!\RDM|conteudo [5] & (\ULA|Mux10~2_combout  & ((\AC|conteudo [5]) # (!\ULA|Mux8~1_combout ))))

	.dataa(\RDM|conteudo [5]),
	.datab(\ULA|Mux8~1_combout ),
	.datac(\AC|conteudo [5]),
	.datad(\ULA|Mux10~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10~3 .lut_mask = 16'hFB80;
defparam \ULA|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N5
dffeas \AC|conteudo[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux10~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeAC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[5] .is_wysiwyg = "true";
defparam \AC|conteudo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N30
cycloneive_lcell_comb \ULA|Mux11~0 (
// Equation(s):
// \ULA|Mux11~0_combout  = (\UC|opULA[0]~1_combout  & ((\AC|conteudo [5]) # ((\UC|opULA[1]~3_combout )))) # (!\UC|opULA[0]~1_combout  & (((!\AC|conteudo [4] & !\UC|opULA[1]~3_combout ))))

	.dataa(\AC|conteudo [5]),
	.datab(\AC|conteudo [4]),
	.datac(\UC|opULA[0]~1_combout ),
	.datad(\UC|opULA[1]~3_combout ),
	.cin(gnd),
	.combout(\ULA|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11~0 .lut_mask = 16'hF0A3;
defparam \ULA|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N28
cycloneive_lcell_comb \ULA|Mux11~1 (
// Equation(s):
// \ULA|Mux11~1_combout  = (\ULA|Mux11~0_combout  & ((\RDM|conteudo [4]) # ((!\UC|opULA[1]~3_combout )))) # (!\ULA|Mux11~0_combout  & (((\AC|conteudo [3] & \UC|opULA[1]~3_combout ))))

	.dataa(\RDM|conteudo [4]),
	.datab(\AC|conteudo [3]),
	.datac(\ULA|Mux11~0_combout ),
	.datad(\UC|opULA[1]~3_combout ),
	.cin(gnd),
	.combout(\ULA|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11~1 .lut_mask = 16'hACF0;
defparam \ULA|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N2
cycloneive_lcell_comb \ULA|Mux11~2 (
// Equation(s):
// \ULA|Mux11~2_combout  = (\ULA|Mux8~1_combout  & (\ULA|Mux8~0_combout )) # (!\ULA|Mux8~1_combout  & ((\ULA|Mux8~0_combout  & (\ULA|Mux11~1_combout )) # (!\ULA|Mux8~0_combout  & ((\ULA|Add0~15_combout )))))

	.dataa(\ULA|Mux8~1_combout ),
	.datab(\ULA|Mux8~0_combout ),
	.datac(\ULA|Mux11~1_combout ),
	.datad(\ULA|Add0~15_combout ),
	.cin(gnd),
	.combout(\ULA|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11~2 .lut_mask = 16'hD9C8;
defparam \ULA|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N10
cycloneive_lcell_comb \ULA|Mux11~3 (
// Equation(s):
// \ULA|Mux11~3_combout  = (\ULA|Mux8~1_combout  & ((\RDM|conteudo [4] & ((\AC|conteudo [4]) # (\ULA|Mux11~2_combout ))) # (!\RDM|conteudo [4] & (\AC|conteudo [4] & \ULA|Mux11~2_combout )))) # (!\ULA|Mux8~1_combout  & (((\ULA|Mux11~2_combout ))))

	.dataa(\ULA|Mux8~1_combout ),
	.datab(\RDM|conteudo [4]),
	.datac(\AC|conteudo [4]),
	.datad(\ULA|Mux11~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11~3 .lut_mask = 16'hFD80;
defparam \ULA|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N11
dffeas \AC|conteudo[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux11~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeAC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[4] .is_wysiwyg = "true";
defparam \AC|conteudo[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N18
cycloneive_lcell_comb \RDM|conteudo[4]~4 (
// Equation(s):
// \RDM|conteudo[4]~4_combout  = (\UC|selectRDM[0]~4_combout  & (\entrada[4]~input_o )) # (!\UC|selectRDM[0]~4_combout  & ((\AC|conteudo [4])))

	.dataa(\entrada[4]~input_o ),
	.datab(\AC|conteudo [4]),
	.datac(gnd),
	.datad(\UC|selectRDM[0]~4_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[4]~4 .lut_mask = 16'hAACC;
defparam \RDM|conteudo[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
cycloneive_lcell_comb \RDM|conteudo[4]~feeder (
// Equation(s):
// \RDM|conteudo[4]~feeder_combout  = \RDM|conteudo[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo[4]~4_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[4]~feeder .lut_mask = 16'hFF00;
defparam \RDM|conteudo[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N26
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[42]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N27
dffeas \MEM|ram_rtl_0_bypass[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N25
dffeas \MEM|ram_rtl_0_bypass[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: M9K_X47_Y27_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [4]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y28_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [4]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a52~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a36~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y32_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [4]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y26_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [4]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N2
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~25_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~24_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y35_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [4]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y46_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a84 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [4]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a84~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a68~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a68~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a84~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y50_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a116 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [4]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y23_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a100 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [4]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a116~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a100~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a116~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a100~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~26_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~27_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~28_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29 .lut_mask = 16'hEEEA;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N24
cycloneive_lcell_comb \MEM|ram~15 (
// Equation(s):
// \MEM|ram~15_combout  = (\MEM|ram_rtl_0_bypass [42] & ((\MEM|ram~10_combout  & (\MEM|ram_rtl_0_bypass [41])) # (!\MEM|ram~10_combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout ))))) # (!\MEM|ram_rtl_0_bypass [42] & 
// (((\MEM|ram_rtl_0_bypass [41]))))

	.dataa(\MEM|ram_rtl_0_bypass [42]),
	.datab(\MEM|ram~10_combout ),
	.datac(\MEM|ram_rtl_0_bypass [41]),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[4]~29_combout ),
	.cin(gnd),
	.combout(\MEM|ram~15_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~15 .lut_mask = 16'hF2D0;
defparam \MEM|ram~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N29
dffeas \RDM|conteudo[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[4]~feeder_combout ),
	.asdata(\MEM|ram~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~8_combout ),
	.ena(\UC|writeRDM~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[4] .is_wysiwyg = "true";
defparam \RDM|conteudo[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
cycloneive_lcell_comb \muxREM|q[4]~7 (
// Equation(s):
// \muxREM|q[4]~7_combout  = (\UC|selectREM~1_combout  & ((\PC|counter [4]))) # (!\UC|selectREM~1_combout  & (\RDM|conteudo [4]))

	.dataa(gnd),
	.datab(\RDM|conteudo [4]),
	.datac(\UC|selectREM~1_combout ),
	.datad(\PC|counter [4]),
	.cin(gnd),
	.combout(\muxREM|q[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[4]~7 .lut_mask = 16'hFC0C;
defparam \muxREM|q[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N13
dffeas \REM|conteudo[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[4]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[4] .is_wysiwyg = "true";
defparam \REM|conteudo[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X61_Y16_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [2]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y43_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a82 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [2]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a82~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a66~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a66~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a82~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y28_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a98 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [2]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y45_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a114 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [2]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a114~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a98~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a98~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a114~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y36_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [2]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y32_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [2]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y21_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [2]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y18_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [2]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a50~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a34~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~12_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~15_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~16_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~14_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneive_lcell_comb \MEM|ram~13 (
// Equation(s):
// \MEM|ram~13_combout  = (\MEM|ram_rtl_0_bypass [38] & ((\MEM|ram~10_combout  & (\MEM|ram_rtl_0_bypass [37])) # (!\MEM|ram~10_combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout ))))) # (!\MEM|ram_rtl_0_bypass [38] & 
// (((\MEM|ram_rtl_0_bypass [37]))))

	.dataa(\MEM|ram_rtl_0_bypass [38]),
	.datab(\MEM|ram~10_combout ),
	.datac(\MEM|ram_rtl_0_bypass [37]),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[2]~17_combout ),
	.cin(gnd),
	.combout(\MEM|ram~13_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~13 .lut_mask = 16'hF2D0;
defparam \MEM|ram~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N19
dffeas \RDM|conteudo[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[2]~2_combout ),
	.asdata(\MEM|ram~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~8_combout ),
	.ena(\UC|writeRDM~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[2] .is_wysiwyg = "true";
defparam \RDM|conteudo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N24
cycloneive_lcell_comb \ULA|Mux13~0 (
// Equation(s):
// \ULA|Mux13~0_combout  = (\UC|opULA[0]~1_combout  & ((\AC|conteudo [3]) # ((\UC|opULA[1]~3_combout )))) # (!\UC|opULA[0]~1_combout  & (((!\AC|conteudo [2] & !\UC|opULA[1]~3_combout ))))

	.dataa(\AC|conteudo [3]),
	.datab(\AC|conteudo [2]),
	.datac(\UC|opULA[0]~1_combout ),
	.datad(\UC|opULA[1]~3_combout ),
	.cin(gnd),
	.combout(\ULA|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~0 .lut_mask = 16'hF0A3;
defparam \ULA|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N26
cycloneive_lcell_comb \ULA|Mux13~1 (
// Equation(s):
// \ULA|Mux13~1_combout  = (\UC|opULA[1]~3_combout  & ((\ULA|Mux13~0_combout  & ((\RDM|conteudo [2]))) # (!\ULA|Mux13~0_combout  & (\AC|conteudo [1])))) # (!\UC|opULA[1]~3_combout  & (((\ULA|Mux13~0_combout ))))

	.dataa(\AC|conteudo [1]),
	.datab(\UC|opULA[1]~3_combout ),
	.datac(\RDM|conteudo [2]),
	.datad(\ULA|Mux13~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~1 .lut_mask = 16'hF388;
defparam \ULA|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N28
cycloneive_lcell_comb \ULA|Mux13~2 (
// Equation(s):
// \ULA|Mux13~2_combout  = (\ULA|Mux8~1_combout  & (\ULA|Mux8~0_combout )) # (!\ULA|Mux8~1_combout  & ((\ULA|Mux8~0_combout  & (\ULA|Mux13~1_combout )) # (!\ULA|Mux8~0_combout  & ((\ULA|Add0~9_combout )))))

	.dataa(\ULA|Mux8~1_combout ),
	.datab(\ULA|Mux8~0_combout ),
	.datac(\ULA|Mux13~1_combout ),
	.datad(\ULA|Add0~9_combout ),
	.cin(gnd),
	.combout(\ULA|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~2 .lut_mask = 16'hD9C8;
defparam \ULA|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N22
cycloneive_lcell_comb \ULA|Mux13~3 (
// Equation(s):
// \ULA|Mux13~3_combout  = (\RDM|conteudo [2] & ((\ULA|Mux13~2_combout ) # ((\ULA|Mux8~1_combout  & \AC|conteudo [2])))) # (!\RDM|conteudo [2] & (\ULA|Mux13~2_combout  & ((\AC|conteudo [2]) # (!\ULA|Mux8~1_combout ))))

	.dataa(\RDM|conteudo [2]),
	.datab(\ULA|Mux8~1_combout ),
	.datac(\AC|conteudo [2]),
	.datad(\ULA|Mux13~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~3 .lut_mask = 16'hFB80;
defparam \ULA|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N23
dffeas \AC|conteudo[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux13~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeAC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[2] .is_wysiwyg = "true";
defparam \AC|conteudo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N8
cycloneive_lcell_comb \ULA|Mux14~0 (
// Equation(s):
// \ULA|Mux14~0_combout  = (\UC|opULA[0]~1_combout  & (((\AC|conteudo [2]) # (\UC|opULA[1]~3_combout )))) # (!\UC|opULA[0]~1_combout  & (!\AC|conteudo [1] & ((!\UC|opULA[1]~3_combout ))))

	.dataa(\AC|conteudo [1]),
	.datab(\AC|conteudo [2]),
	.datac(\UC|opULA[0]~1_combout ),
	.datad(\UC|opULA[1]~3_combout ),
	.cin(gnd),
	.combout(\ULA|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14~0 .lut_mask = 16'hF0C5;
defparam \ULA|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N18
cycloneive_lcell_comb \ULA|Mux14~1 (
// Equation(s):
// \ULA|Mux14~1_combout  = (\ULA|Mux14~0_combout  & ((\RDM|conteudo [1]) # ((!\UC|opULA[1]~3_combout )))) # (!\ULA|Mux14~0_combout  & (((\AC|conteudo [0] & \UC|opULA[1]~3_combout ))))

	.dataa(\RDM|conteudo [1]),
	.datab(\AC|conteudo [0]),
	.datac(\ULA|Mux14~0_combout ),
	.datad(\UC|opULA[1]~3_combout ),
	.cin(gnd),
	.combout(\ULA|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14~1 .lut_mask = 16'hACF0;
defparam \ULA|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N6
cycloneive_lcell_comb \ULA|Mux14~2 (
// Equation(s):
// \ULA|Mux14~2_combout  = (\ULA|Mux8~1_combout  & (\ULA|Mux8~0_combout )) # (!\ULA|Mux8~1_combout  & ((\ULA|Mux8~0_combout  & ((\ULA|Mux14~1_combout ))) # (!\ULA|Mux8~0_combout  & (\ULA|Add0~6_combout ))))

	.dataa(\ULA|Mux8~1_combout ),
	.datab(\ULA|Mux8~0_combout ),
	.datac(\ULA|Add0~6_combout ),
	.datad(\ULA|Mux14~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14~2 .lut_mask = 16'hDC98;
defparam \ULA|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N16
cycloneive_lcell_comb \ULA|Mux14~3 (
// Equation(s):
// \ULA|Mux14~3_combout  = (\RDM|conteudo [1] & ((\ULA|Mux14~2_combout ) # ((\ULA|Mux8~1_combout  & \AC|conteudo [1])))) # (!\RDM|conteudo [1] & (\ULA|Mux14~2_combout  & ((\AC|conteudo [1]) # (!\ULA|Mux8~1_combout ))))

	.dataa(\RDM|conteudo [1]),
	.datab(\ULA|Mux8~1_combout ),
	.datac(\AC|conteudo [1]),
	.datad(\ULA|Mux14~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14~3 .lut_mask = 16'hFB80;
defparam \ULA|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N17
dffeas \AC|conteudo[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux14~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeAC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[1] .is_wysiwyg = "true";
defparam \AC|conteudo[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \RDM|conteudo[1]~1 (
// Equation(s):
// \RDM|conteudo[1]~1_combout  = (\UC|selectRDM[0]~4_combout  & (\entrada[1]~input_o )) # (!\UC|selectRDM[0]~4_combout  & ((\AC|conteudo [1])))

	.dataa(\entrada[1]~input_o ),
	.datab(\AC|conteudo [1]),
	.datac(gnd),
	.datad(\UC|selectRDM[0]~4_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[1]~1 .lut_mask = 16'hAACC;
defparam \RDM|conteudo[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[36]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N31
dffeas \MEM|ram_rtl_0_bypass[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N21
dffeas \MEM|ram_rtl_0_bypass[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: M9K_X68_Y32_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a81 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [1]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y24_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [1]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a81~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a65~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a81~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a65~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y48_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a113 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [1]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y38_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a97 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [1]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a113~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a97~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a113~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a97~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y31_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [1]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y39_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [1]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a49~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a33~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y28_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [1]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y40_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [1]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a17~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a1~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~7_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~6_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~9_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~10_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~8_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \MEM|ram~12 (
// Equation(s):
// \MEM|ram~12_combout  = (\MEM|ram_rtl_0_bypass [36] & ((\MEM|ram~10_combout  & (\MEM|ram_rtl_0_bypass [35])) # (!\MEM|ram~10_combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout ))))) # (!\MEM|ram_rtl_0_bypass [36] & 
// (((\MEM|ram_rtl_0_bypass [35]))))

	.dataa(\MEM|ram_rtl_0_bypass [36]),
	.datab(\MEM|ram~10_combout ),
	.datac(\MEM|ram_rtl_0_bypass [35]),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[1]~11_combout ),
	.cin(gnd),
	.combout(\MEM|ram~12_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~12 .lut_mask = 16'hF2D0;
defparam \MEM|ram~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N29
dffeas \RDM|conteudo[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[1]~1_combout ),
	.asdata(\MEM|ram~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~8_combout ),
	.ena(\UC|writeRDM~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[1] .is_wysiwyg = "true";
defparam \RDM|conteudo[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneive_lcell_comb \muxREM|q[1]~4 (
// Equation(s):
// \muxREM|q[1]~4_combout  = (\UC|selectREM~1_combout  & ((\PC|counter [1]))) # (!\UC|selectREM~1_combout  & (\RDM|conteudo [1]))

	.dataa(gnd),
	.datab(\RDM|conteudo [1]),
	.datac(\UC|selectREM~1_combout ),
	.datad(\PC|counter [1]),
	.cin(gnd),
	.combout(\muxREM|q[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[1]~4 .lut_mask = 16'hFC0C;
defparam \muxREM|q[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N3
dffeas \REM|conteudo[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[1] .is_wysiwyg = "true";
defparam \REM|conteudo[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X68_Y46_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a83 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [3]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y19_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [3]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a83~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a67~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a83~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a67~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y20_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a99 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [3]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y49_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a115 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [3]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a115~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a99~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a99~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a115~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y33_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [3]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y25_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [3]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a51~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a35~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y30_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [3]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y37_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [3]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008;
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a19~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a3~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~19_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~18_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~21_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~22_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~20_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \MEM|ram~14 (
// Equation(s):
// \MEM|ram~14_combout  = (\MEM|ram_rtl_0_bypass [40] & ((\MEM|ram~10_combout  & (\MEM|ram_rtl_0_bypass [39])) # (!\MEM|ram~10_combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout ))))) # (!\MEM|ram_rtl_0_bypass [40] & 
// (((\MEM|ram_rtl_0_bypass [39]))))

	.dataa(\MEM|ram_rtl_0_bypass [40]),
	.datab(\MEM|ram~10_combout ),
	.datac(\MEM|ram_rtl_0_bypass [39]),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[3]~23_combout ),
	.cin(gnd),
	.combout(\MEM|ram~14_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~14 .lut_mask = 16'hF2D0;
defparam \MEM|ram~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N29
dffeas \RDM|conteudo[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[3]~3_combout ),
	.asdata(\MEM|ram~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~8_combout ),
	.ena(\UC|writeRDM~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[3] .is_wysiwyg = "true";
defparam \RDM|conteudo[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N14
cycloneive_lcell_comb \ULA|Mux12~0 (
// Equation(s):
// \ULA|Mux12~0_combout  = (\UC|opULA[0]~1_combout  & (((\AC|conteudo [4]) # (\UC|opULA[1]~3_combout )))) # (!\UC|opULA[0]~1_combout  & (!\AC|conteudo [3] & ((!\UC|opULA[1]~3_combout ))))

	.dataa(\AC|conteudo [3]),
	.datab(\AC|conteudo [4]),
	.datac(\UC|opULA[0]~1_combout ),
	.datad(\UC|opULA[1]~3_combout ),
	.cin(gnd),
	.combout(\ULA|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux12~0 .lut_mask = 16'hF0C5;
defparam \ULA|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N4
cycloneive_lcell_comb \ULA|Mux12~1 (
// Equation(s):
// \ULA|Mux12~1_combout  = (\UC|opULA[1]~3_combout  & ((\ULA|Mux12~0_combout  & (\RDM|conteudo [3])) # (!\ULA|Mux12~0_combout  & ((\AC|conteudo [2]))))) # (!\UC|opULA[1]~3_combout  & (((\ULA|Mux12~0_combout ))))

	.dataa(\UC|opULA[1]~3_combout ),
	.datab(\RDM|conteudo [3]),
	.datac(\ULA|Mux12~0_combout ),
	.datad(\AC|conteudo [2]),
	.cin(gnd),
	.combout(\ULA|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux12~1 .lut_mask = 16'hDAD0;
defparam \ULA|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N0
cycloneive_lcell_comb \ULA|Mux12~2 (
// Equation(s):
// \ULA|Mux12~2_combout  = (\ULA|Mux8~1_combout  & (\ULA|Mux8~0_combout )) # (!\ULA|Mux8~1_combout  & ((\ULA|Mux8~0_combout  & (\ULA|Mux12~1_combout )) # (!\ULA|Mux8~0_combout  & ((\ULA|Add0~12_combout )))))

	.dataa(\ULA|Mux8~1_combout ),
	.datab(\ULA|Mux8~0_combout ),
	.datac(\ULA|Mux12~1_combout ),
	.datad(\ULA|Add0~12_combout ),
	.cin(gnd),
	.combout(\ULA|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux12~2 .lut_mask = 16'hD9C8;
defparam \ULA|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N12
cycloneive_lcell_comb \ULA|Mux12~3 (
// Equation(s):
// \ULA|Mux12~3_combout  = (\ULA|Mux8~1_combout  & ((\RDM|conteudo [3] & ((\AC|conteudo [3]) # (\ULA|Mux12~2_combout ))) # (!\RDM|conteudo [3] & (\AC|conteudo [3] & \ULA|Mux12~2_combout )))) # (!\ULA|Mux8~1_combout  & (((\ULA|Mux12~2_combout ))))

	.dataa(\ULA|Mux8~1_combout ),
	.datab(\RDM|conteudo [3]),
	.datac(\AC|conteudo [3]),
	.datad(\ULA|Mux12~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux12~3 .lut_mask = 16'hFD80;
defparam \ULA|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N30
cycloneive_lcell_comb \ULA|Equal0~0 (
// Equation(s):
// \ULA|Equal0~0_combout  = (!\ULA|Mux12~3_combout  & (!\ULA|Mux14~3_combout  & (!\ULA|Mux13~3_combout  & !\ULA|Mux11~3_combout )))

	.dataa(\ULA|Mux12~3_combout ),
	.datab(\ULA|Mux14~3_combout ),
	.datac(\ULA|Mux13~3_combout ),
	.datad(\ULA|Mux11~3_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~0 .lut_mask = 16'h0001;
defparam \ULA|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N24
cycloneive_lcell_comb \ULA|Equal0~1 (
// Equation(s):
// \ULA|Equal0~1_combout  = (!\ULA|Mux10~3_combout  & (!\ULA|Mux15~3_combout  & ((!\ULA|Mux0~2_combout ) # (!\UC|opULA[1]~3_combout ))))

	.dataa(\UC|opULA[1]~3_combout ),
	.datab(\ULA|Mux0~2_combout ),
	.datac(\ULA|Mux10~3_combout ),
	.datad(\ULA|Mux15~3_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~1 .lut_mask = 16'h0007;
defparam \ULA|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N2
cycloneive_lcell_comb \ULA|Equal0~2 (
// Equation(s):
// \ULA|Equal0~2_combout  = (\ULA|Equal0~0_combout  & (!\ULA|Mux8~5_combout  & (!\ULA|Mux9~3_combout  & \ULA|Equal0~1_combout )))

	.dataa(\ULA|Equal0~0_combout ),
	.datab(\ULA|Mux8~5_combout ),
	.datac(\ULA|Mux9~3_combout ),
	.datad(\ULA|Equal0~1_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~2 .lut_mask = 16'h0200;
defparam \ULA|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N28
cycloneive_lcell_comb \ULA|Equal0~3 (
// Equation(s):
// \ULA|Equal0~3_combout  = (!\ULA|Mux6~3_combout  & (!\ULA|Mux5~3_combout  & (!\ULA|Mux7~3_combout  & \ULA|Equal0~2_combout )))

	.dataa(\ULA|Mux6~3_combout ),
	.datab(\ULA|Mux5~3_combout ),
	.datac(\ULA|Mux7~3_combout ),
	.datad(\ULA|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~3 .lut_mask = 16'h0100;
defparam \ULA|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N10
cycloneive_lcell_comb \ULA|Equal0~4 (
// Equation(s):
// \ULA|Equal0~4_combout  = (!\ULA|Mux4~3_combout  & (!\ULA|Mux3~3_combout  & \ULA|Equal0~3_combout ))

	.dataa(\ULA|Mux4~3_combout ),
	.datab(\ULA|Mux3~3_combout ),
	.datac(gnd),
	.datad(\ULA|Equal0~3_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~4 .lut_mask = 16'h1100;
defparam \ULA|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N4
cycloneive_lcell_comb \ULA|Equal0~5 (
// Equation(s):
// \ULA|Equal0~5_combout  = (!\ULA|Mux2~3_combout  & (!\ULA|Mux0~1_combout  & (!\ULA|Mux1~3_combout  & \ULA|Equal0~4_combout )))

	.dataa(\ULA|Mux2~3_combout ),
	.datab(\ULA|Mux0~1_combout ),
	.datac(\ULA|Mux1~3_combout ),
	.datad(\ULA|Equal0~4_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~5 .lut_mask = 16'h0100;
defparam \ULA|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N5
dffeas \ffZ|conteudo (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Equal0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeAC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ffZ|conteudo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ffZ|conteudo .is_wysiwyg = "true";
defparam \ffZ|conteudo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N22
cycloneive_lcell_comb \DECOD|Mux15~8 (
// Equation(s):
// \DECOD|Mux15~8_combout  = (\RI|conteudo [14] & (!\RI|conteudo [12] & (!\RI|conteudo [13] & !\RI|conteudo [11])))

	.dataa(\RI|conteudo [14]),
	.datab(\RI|conteudo [12]),
	.datac(\RI|conteudo [13]),
	.datad(\RI|conteudo [11]),
	.cin(gnd),
	.combout(\DECOD|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~8 .lut_mask = 16'h0002;
defparam \DECOD|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N10
cycloneive_lcell_comb \DECOD|operacao[7] (
// Equation(s):
// \DECOD|operacao [7] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [7])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~8_combout )))

	.dataa(\DECOD|operacao [7]),
	.datab(gnd),
	.datac(\DECOD|Mux15~8_combout ),
	.datad(\RI|conteudo[15]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\DECOD|operacao [7]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[7] .lut_mask = 16'hAAF0;
defparam \DECOD|operacao[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N6
cycloneive_lcell_comb \UC|writeRDM~2 (
// Equation(s):
// \UC|writeRDM~2_combout  = (!\DECOD|operacao [7] & ((!\ffZ|conteudo~q ) # (!\DECOD|operacao [5])))

	.dataa(gnd),
	.datab(\DECOD|operacao [5]),
	.datac(\ffZ|conteudo~q ),
	.datad(\DECOD|operacao [7]),
	.cin(gnd),
	.combout(\UC|writeRDM~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~2 .lut_mask = 16'h003F;
defparam \UC|writeRDM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N12
cycloneive_lcell_comb \UC|RwriteRDM~1 (
// Equation(s):
// \UC|RwriteRDM~1_combout  = (\UC|writeRDM~2_combout  & ((!\DECOD|operacao [6]) # (!\ffN|conteudo~q )))

	.dataa(gnd),
	.datab(\ffN|conteudo~q ),
	.datac(\DECOD|operacao [6]),
	.datad(\UC|writeRDM~2_combout ),
	.cin(gnd),
	.combout(\UC|RwriteRDM~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~1 .lut_mask = 16'h3F00;
defparam \UC|RwriteRDM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N18
cycloneive_lcell_comb \UC|RwriteRDM~2 (
// Equation(s):
// \UC|RwriteRDM~2_combout  = (\DECOD|operacao [4]) # ((\DECOD|operacao [14]) # ((!\UC|RwriteRDM~1_combout ) # (!\UC|selectRDM[1]~2_combout )))

	.dataa(\DECOD|operacao [4]),
	.datab(\DECOD|operacao [14]),
	.datac(\UC|selectRDM[1]~2_combout ),
	.datad(\UC|RwriteRDM~1_combout ),
	.cin(gnd),
	.combout(\UC|RwriteRDM~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~2 .lut_mask = 16'hEFFF;
defparam \UC|RwriteRDM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
cycloneive_lcell_comb \UC|writeREM~1 (
// Equation(s):
// \UC|writeREM~1_combout  = (\DECOD|Decoder0~1_combout  & (\UC|RwriteRDM~2_combout  & ((\UC|t5~q ) # (\UC|t7~q ))))

	.dataa(\UC|t5~q ),
	.datab(\DECOD|Decoder0~1_combout ),
	.datac(\UC|t7~q ),
	.datad(\UC|RwriteRDM~2_combout ),
	.cin(gnd),
	.combout(\UC|writeREM~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeREM~1 .lut_mask = 16'hC800;
defparam \UC|writeREM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N10
cycloneive_lcell_comb \UC|writeREM~0 (
// Equation(s):
// \UC|writeREM~0_combout  = (\UC|selectREM~1_combout ) # ((\UC|t5~q  & (!\DECOD|Decoder0~0_combout  & !\UC|RwriteRDM~0_combout )))

	.dataa(\UC|t5~q ),
	.datab(\DECOD|Decoder0~0_combout ),
	.datac(\UC|RwriteRDM~0_combout ),
	.datad(\UC|selectREM~1_combout ),
	.cin(gnd),
	.combout(\UC|writeREM~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeREM~0 .lut_mask = 16'hFF02;
defparam \UC|writeREM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N24
cycloneive_lcell_comb \UC|writeREM~2 (
// Equation(s):
// \UC|writeREM~2_combout  = (\UC|writeREM~1_combout ) # ((\UC|writeREM~0_combout ) # ((\UC|RwriteREM~0_combout  & \UC|t4~q )))

	.dataa(\UC|RwriteREM~0_combout ),
	.datab(\UC|t4~q ),
	.datac(\UC|writeREM~1_combout ),
	.datad(\UC|writeREM~0_combout ),
	.cin(gnd),
	.combout(\UC|writeREM~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeREM~2 .lut_mask = 16'hFFF8;
defparam \UC|writeREM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N1
dffeas \MEM|ram_rtl_0|auto_generated|addr_store_b[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|addr_store_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|addr_store_b[2] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|addr_store_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2_combout  = (\UC|writeREM~2_combout  & ((\muxREM|q[15]~1_combout ))) # (!\UC|writeREM~2_combout  & (\MEM|ram_rtl_0|auto_generated|addr_store_b [2]))

	.dataa(\MEM|ram_rtl_0|auto_generated|addr_store_b [2]),
	.datab(gnd),
	.datac(\muxREM|q[15]~1_combout ),
	.datad(\UC|writeREM~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2 .lut_mask = 16'hF0AA;
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N23
dffeas \MEM|ram_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0|auto_generated|address_reg_b[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y32_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a88 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [8]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y34_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [8]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a88~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a72~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a88~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y19_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a104 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [8]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y44_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a120 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [8]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a120~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a104~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a104~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a120~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y43_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [8]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y30_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [8]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a24~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y38_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [8]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y17_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [8]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a56~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a40~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N2
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~48_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~49_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~51_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~52_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~50_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N0
cycloneive_lcell_comb \MEM|ram~19 (
// Equation(s):
// \MEM|ram~19_combout  = (\MEM|ram~10_combout  & (((\MEM|ram_rtl_0_bypass [49])))) # (!\MEM|ram~10_combout  & ((\MEM|ram_rtl_0_bypass [50] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout ))) # (!\MEM|ram_rtl_0_bypass [50] & 
// (\MEM|ram_rtl_0_bypass [49]))))

	.dataa(\MEM|ram~10_combout ),
	.datab(\MEM|ram_rtl_0_bypass [50]),
	.datac(\MEM|ram_rtl_0_bypass [49]),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[8]~53_combout ),
	.cin(gnd),
	.combout(\MEM|ram~19_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~19 .lut_mask = 16'hF4B0;
defparam \MEM|ram~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N1
dffeas \RDM|conteudo[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[8]~8_combout ),
	.asdata(\MEM|ram~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~8_combout ),
	.ena(\UC|writeRDM~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[8] .is_wysiwyg = "true";
defparam \RDM|conteudo[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N16
cycloneive_lcell_comb \ULA|Mux7~0 (
// Equation(s):
// \ULA|Mux7~0_combout  = (\UC|opULA[0]~1_combout  & (((\AC|conteudo [9]) # (\UC|opULA[1]~3_combout )))) # (!\UC|opULA[0]~1_combout  & (!\AC|conteudo [8] & ((!\UC|opULA[1]~3_combout ))))

	.dataa(\AC|conteudo [8]),
	.datab(\AC|conteudo [9]),
	.datac(\UC|opULA[0]~1_combout ),
	.datad(\UC|opULA[1]~3_combout ),
	.cin(gnd),
	.combout(\ULA|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux7~0 .lut_mask = 16'hF0C5;
defparam \ULA|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N26
cycloneive_lcell_comb \ULA|Mux7~1 (
// Equation(s):
// \ULA|Mux7~1_combout  = (\UC|opULA[1]~3_combout  & ((\ULA|Mux7~0_combout  & (\RDM|conteudo [8])) # (!\ULA|Mux7~0_combout  & ((\AC|conteudo [7]))))) # (!\UC|opULA[1]~3_combout  & (((\ULA|Mux7~0_combout ))))

	.dataa(\UC|opULA[1]~3_combout ),
	.datab(\RDM|conteudo [8]),
	.datac(\AC|conteudo [7]),
	.datad(\ULA|Mux7~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux7~1 .lut_mask = 16'hDDA0;
defparam \ULA|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \ULA|Add0~26 (
// Equation(s):
// \ULA|Add0~26_combout  = \RDM|conteudo [8] $ (((\UC|opULA[0]~5_combout ) # ((\UC|writeAC~2_combout  & !\UC|opULA[0]~0_combout ))))

	.dataa(\RDM|conteudo [8]),
	.datab(\UC|writeAC~2_combout ),
	.datac(\UC|opULA[0]~5_combout ),
	.datad(\UC|opULA[0]~0_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~26 .lut_mask = 16'h5A56;
defparam \ULA|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N2
cycloneive_lcell_comb \ULA|Add0~27 (
// Equation(s):
// \ULA|Add0~27_combout  = (\AC|conteudo [8] & ((\ULA|Add0~26_combout  & (\ULA|Add0~25  & VCC)) # (!\ULA|Add0~26_combout  & (!\ULA|Add0~25 )))) # (!\AC|conteudo [8] & ((\ULA|Add0~26_combout  & (!\ULA|Add0~25 )) # (!\ULA|Add0~26_combout  & ((\ULA|Add0~25 ) # 
// (GND)))))
// \ULA|Add0~28  = CARRY((\AC|conteudo [8] & (!\ULA|Add0~26_combout  & !\ULA|Add0~25 )) # (!\AC|conteudo [8] & ((!\ULA|Add0~25 ) # (!\ULA|Add0~26_combout ))))

	.dataa(\AC|conteudo [8]),
	.datab(\ULA|Add0~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~25 ),
	.combout(\ULA|Add0~27_combout ),
	.cout(\ULA|Add0~28 ));
// synopsys translate_off
defparam \ULA|Add0~27 .lut_mask = 16'h9617;
defparam \ULA|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N0
cycloneive_lcell_comb \ULA|Mux7~2 (
// Equation(s):
// \ULA|Mux7~2_combout  = (\ULA|Mux8~1_combout  & (((\ULA|Mux8~0_combout )))) # (!\ULA|Mux8~1_combout  & ((\ULA|Mux8~0_combout  & (\ULA|Mux7~1_combout )) # (!\ULA|Mux8~0_combout  & ((\ULA|Add0~27_combout )))))

	.dataa(\ULA|Mux7~1_combout ),
	.datab(\ULA|Mux8~1_combout ),
	.datac(\ULA|Add0~27_combout ),
	.datad(\ULA|Mux8~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux7~2 .lut_mask = 16'hEE30;
defparam \ULA|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N10
cycloneive_lcell_comb \ULA|Mux7~3 (
// Equation(s):
// \ULA|Mux7~3_combout  = (\RDM|conteudo [8] & ((\ULA|Mux7~2_combout ) # ((\ULA|Mux8~1_combout  & \AC|conteudo [8])))) # (!\RDM|conteudo [8] & (\ULA|Mux7~2_combout  & ((\AC|conteudo [8]) # (!\ULA|Mux8~1_combout ))))

	.dataa(\RDM|conteudo [8]),
	.datab(\ULA|Mux8~1_combout ),
	.datac(\AC|conteudo [8]),
	.datad(\ULA|Mux7~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux7~3 .lut_mask = 16'hFB80;
defparam \ULA|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N11
dffeas \AC|conteudo[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeAC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[8] .is_wysiwyg = "true";
defparam \AC|conteudo[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N4
cycloneive_lcell_comb \ULA|Add0~30 (
// Equation(s):
// \ULA|Add0~30_combout  = ((\ULA|Add0~29_combout  $ (\AC|conteudo [9] $ (!\ULA|Add0~28 )))) # (GND)
// \ULA|Add0~31  = CARRY((\ULA|Add0~29_combout  & ((\AC|conteudo [9]) # (!\ULA|Add0~28 ))) # (!\ULA|Add0~29_combout  & (\AC|conteudo [9] & !\ULA|Add0~28 )))

	.dataa(\ULA|Add0~29_combout ),
	.datab(\AC|conteudo [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~28 ),
	.combout(\ULA|Add0~30_combout ),
	.cout(\ULA|Add0~31 ));
// synopsys translate_off
defparam \ULA|Add0~30 .lut_mask = 16'h698E;
defparam \ULA|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N6
cycloneive_lcell_comb \ULA|Add0~33 (
// Equation(s):
// \ULA|Add0~33_combout  = (\ULA|Add0~32_combout  & ((\AC|conteudo [10] & (\ULA|Add0~31  & VCC)) # (!\AC|conteudo [10] & (!\ULA|Add0~31 )))) # (!\ULA|Add0~32_combout  & ((\AC|conteudo [10] & (!\ULA|Add0~31 )) # (!\AC|conteudo [10] & ((\ULA|Add0~31 ) # 
// (GND)))))
// \ULA|Add0~34  = CARRY((\ULA|Add0~32_combout  & (!\AC|conteudo [10] & !\ULA|Add0~31 )) # (!\ULA|Add0~32_combout  & ((!\ULA|Add0~31 ) # (!\AC|conteudo [10]))))

	.dataa(\ULA|Add0~32_combout ),
	.datab(\AC|conteudo [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~31 ),
	.combout(\ULA|Add0~33_combout ),
	.cout(\ULA|Add0~34 ));
// synopsys translate_off
defparam \ULA|Add0~33 .lut_mask = 16'h9617;
defparam \ULA|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N30
cycloneive_lcell_comb \ULA|Mux4~3 (
// Equation(s):
// \ULA|Mux4~3_combout  = (\ULA|Mux4~2_combout  & (((\ULA|Add0~36_combout ) # (\ULA|Mux8~1_combout )))) # (!\ULA|Mux4~2_combout  & (\ULA|Mux4~1_combout  & ((!\ULA|Mux8~1_combout ))))

	.dataa(\ULA|Mux4~2_combout ),
	.datab(\ULA|Mux4~1_combout ),
	.datac(\ULA|Add0~36_combout ),
	.datad(\ULA|Mux8~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux4~3 .lut_mask = 16'hAAE4;
defparam \ULA|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N31
dffeas \AC|conteudo[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeAC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[11] .is_wysiwyg = "true";
defparam \AC|conteudo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N12
cycloneive_lcell_comb \RDM|conteudo[11]~11 (
// Equation(s):
// \RDM|conteudo[11]~11_combout  = (\UC|selectRDM[0]~4_combout  & (\entrada[11]~input_o )) # (!\UC|selectRDM[0]~4_combout  & ((\AC|conteudo [11])))

	.dataa(\UC|selectRDM[0]~4_combout ),
	.datab(\entrada[11]~input_o ),
	.datac(gnd),
	.datad(\AC|conteudo [11]),
	.cin(gnd),
	.combout(\RDM|conteudo[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[11]~11 .lut_mask = 16'hDD88;
defparam \RDM|conteudo[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N22
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[56]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N23
dffeas \MEM|ram_rtl_0_bypass[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N28
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[55]~0 (
// Equation(s):
// \MEM|ram_rtl_0_bypass[55]~0_combout  = !\RDM|conteudo [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [11]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[55]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[55]~0 .lut_mask = 16'h00FF;
defparam \MEM|ram_rtl_0_bypass[55]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N29
dffeas \MEM|ram_rtl_0_bypass[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[55]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: M9K_X61_Y18_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a107 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [11]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y50_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a123 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [11]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N18
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a123~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a107~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a107~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a123~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y16_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [11]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y17_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [11]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a59~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a43~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y24_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [11]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000451;
// synopsys translate_on

// Location: M9K_X27_Y31_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [11]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N2
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a27~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a11~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N14
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~67_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~66_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y45_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a91 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [11]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a75 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [11]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N24
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a91~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a75~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a91~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a75~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~70_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~68_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~69_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71 .lut_mask = 16'hFAF8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N26
cycloneive_lcell_comb \MEM|ram~22 (
// Equation(s):
// \MEM|ram~22_combout  = (\MEM|ram_rtl_0_bypass [56] & ((\MEM|ram~10_combout  & (!\MEM|ram_rtl_0_bypass [55])) # (!\MEM|ram~10_combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout ))))) # (!\MEM|ram_rtl_0_bypass [56] & 
// (!\MEM|ram_rtl_0_bypass [55]))

	.dataa(\MEM|ram_rtl_0_bypass [56]),
	.datab(\MEM|ram_rtl_0_bypass [55]),
	.datac(\MEM|ram~10_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[11]~71_combout ),
	.cin(gnd),
	.combout(\MEM|ram~22_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~22 .lut_mask = 16'h3B31;
defparam \MEM|ram~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N13
dffeas \RDM|conteudo[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[11]~11_combout ),
	.asdata(\MEM|ram~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~8_combout ),
	.ena(\UC|writeRDM~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[11] .is_wysiwyg = "true";
defparam \RDM|conteudo[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N27
dffeas \RI|conteudo[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[11] .is_wysiwyg = "true";
defparam \RI|conteudo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N10
cycloneive_lcell_comb \DECOD|Mux15~10 (
// Equation(s):
// \DECOD|Mux15~10_combout  = (!\RI|conteudo [13] & (!\RI|conteudo [11] & (\RI|conteudo [14] & \RI|conteudo [12])))

	.dataa(\RI|conteudo [13]),
	.datab(\RI|conteudo [11]),
	.datac(\RI|conteudo [14]),
	.datad(\RI|conteudo [12]),
	.cin(gnd),
	.combout(\DECOD|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~10 .lut_mask = 16'h1000;
defparam \DECOD|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
cycloneive_lcell_comb \DECOD|operacao[5] (
// Equation(s):
// \DECOD|operacao [5] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [5])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~10_combout )))

	.dataa(gnd),
	.datab(\DECOD|operacao [5]),
	.datac(\DECOD|Mux15~10_combout ),
	.datad(\RI|conteudo[15]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\DECOD|operacao [5]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[5] .lut_mask = 16'hCCF0;
defparam \DECOD|operacao[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N30
cycloneive_lcell_comb \UC|incrementPC~0 (
// Equation(s):
// \UC|incrementPC~0_combout  = (\UC|RwriteRDM~3_combout  & ((\DECOD|operacao [5]) # ((\DECOD|operacao [7]) # (\DECOD|operacao [6]))))

	.dataa(\DECOD|operacao [5]),
	.datab(\DECOD|operacao [7]),
	.datac(\DECOD|operacao [6]),
	.datad(\UC|RwriteRDM~3_combout ),
	.cin(gnd),
	.combout(\UC|incrementPC~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|incrementPC~0 .lut_mask = 16'hFE00;
defparam \UC|incrementPC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N28
cycloneive_lcell_comb \UC|got0~0 (
// Equation(s):
// \UC|got0~0_combout  = (\DECOD|operacao [5] & (((!\ffN|conteudo~q  & \DECOD|operacao [6])) # (!\ffZ|conteudo~q ))) # (!\DECOD|operacao [5] & (!\ffN|conteudo~q  & ((\DECOD|operacao [6]))))

	.dataa(\DECOD|operacao [5]),
	.datab(\ffN|conteudo~q ),
	.datac(\ffZ|conteudo~q ),
	.datad(\DECOD|operacao [6]),
	.cin(gnd),
	.combout(\UC|got0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|got0~0 .lut_mask = 16'h3B0A;
defparam \UC|got0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N10
cycloneive_lcell_comb \UC|got0~1 (
// Equation(s):
// \UC|got0~1_combout  = (!\RI|conteudo [10] & (\UC|t3~q  & \UC|got0~0_combout ))

	.dataa(gnd),
	.datab(\RI|conteudo [10]),
	.datac(\UC|t3~q ),
	.datad(\UC|got0~0_combout ),
	.cin(gnd),
	.combout(\UC|got0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|got0~1 .lut_mask = 16'h3000;
defparam \UC|got0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N20
cycloneive_lcell_comb \UC|incrementPC~1 (
// Equation(s):
// \UC|incrementPC~1_combout  = (\UC|t1~q ) # ((\UC|incrementPC~0_combout ) # (\UC|got0~1_combout ))

	.dataa(gnd),
	.datab(\UC|t1~q ),
	.datac(\UC|incrementPC~0_combout ),
	.datad(\UC|got0~1_combout ),
	.cin(gnd),
	.combout(\UC|incrementPC~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|incrementPC~1 .lut_mask = 16'hFFFC;
defparam \UC|incrementPC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N4
cycloneive_lcell_comb \UC|incrementPC~2 (
// Equation(s):
// \UC|incrementPC~2_combout  = (\UC|incrementPC~1_combout ) # ((\UC|t4~q  & \UC|writeRDM~6_combout ))

	.dataa(\UC|t4~q ),
	.datab(gnd),
	.datac(\UC|incrementPC~1_combout ),
	.datad(\UC|writeRDM~6_combout ),
	.cin(gnd),
	.combout(\UC|incrementPC~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|incrementPC~2 .lut_mask = 16'hFAF0;
defparam \UC|incrementPC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N1
dffeas \PC|counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|counter[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|incrementPC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[0] .is_wysiwyg = "true";
defparam \PC|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N2
cycloneive_lcell_comb \PC|counter[1]~18 (
// Equation(s):
// \PC|counter[1]~18_combout  = (\PC|counter [1] & (!\PC|counter[0]~17 )) # (!\PC|counter [1] & ((\PC|counter[0]~17 ) # (GND)))
// \PC|counter[1]~19  = CARRY((!\PC|counter[0]~17 ) # (!\PC|counter [1]))

	.dataa(gnd),
	.datab(\PC|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[0]~17 ),
	.combout(\PC|counter[1]~18_combout ),
	.cout(\PC|counter[1]~19 ));
// synopsys translate_off
defparam \PC|counter[1]~18 .lut_mask = 16'h3C3F;
defparam \PC|counter[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y32_N3
dffeas \PC|counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|counter[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|incrementPC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[1] .is_wysiwyg = "true";
defparam \PC|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N4
cycloneive_lcell_comb \PC|counter[2]~20 (
// Equation(s):
// \PC|counter[2]~20_combout  = (\PC|counter [2] & (\PC|counter[1]~19  $ (GND))) # (!\PC|counter [2] & (!\PC|counter[1]~19  & VCC))
// \PC|counter[2]~21  = CARRY((\PC|counter [2] & !\PC|counter[1]~19 ))

	.dataa(gnd),
	.datab(\PC|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[1]~19 ),
	.combout(\PC|counter[2]~20_combout ),
	.cout(\PC|counter[2]~21 ));
// synopsys translate_off
defparam \PC|counter[2]~20 .lut_mask = 16'hC30C;
defparam \PC|counter[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y32_N5
dffeas \PC|counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|counter[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|incrementPC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[2] .is_wysiwyg = "true";
defparam \PC|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
cycloneive_lcell_comb \PC|counter[3]~22 (
// Equation(s):
// \PC|counter[3]~22_combout  = (\PC|counter [3] & (!\PC|counter[2]~21 )) # (!\PC|counter [3] & ((\PC|counter[2]~21 ) # (GND)))
// \PC|counter[3]~23  = CARRY((!\PC|counter[2]~21 ) # (!\PC|counter [3]))

	.dataa(\PC|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[2]~21 ),
	.combout(\PC|counter[3]~22_combout ),
	.cout(\PC|counter[3]~23 ));
// synopsys translate_off
defparam \PC|counter[3]~22 .lut_mask = 16'h5A5F;
defparam \PC|counter[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y32_N7
dffeas \PC|counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|counter[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|incrementPC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[3] .is_wysiwyg = "true";
defparam \PC|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N8
cycloneive_lcell_comb \PC|counter[4]~24 (
// Equation(s):
// \PC|counter[4]~24_combout  = (\PC|counter [4] & (\PC|counter[3]~23  $ (GND))) # (!\PC|counter [4] & (!\PC|counter[3]~23  & VCC))
// \PC|counter[4]~25  = CARRY((\PC|counter [4] & !\PC|counter[3]~23 ))

	.dataa(gnd),
	.datab(\PC|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[3]~23 ),
	.combout(\PC|counter[4]~24_combout ),
	.cout(\PC|counter[4]~25 ));
// synopsys translate_off
defparam \PC|counter[4]~24 .lut_mask = 16'hC30C;
defparam \PC|counter[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y32_N9
dffeas \PC|counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|counter[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|incrementPC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[4] .is_wysiwyg = "true";
defparam \PC|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
cycloneive_lcell_comb \PC|counter[5]~26 (
// Equation(s):
// \PC|counter[5]~26_combout  = (\PC|counter [5] & (!\PC|counter[4]~25 )) # (!\PC|counter [5] & ((\PC|counter[4]~25 ) # (GND)))
// \PC|counter[5]~27  = CARRY((!\PC|counter[4]~25 ) # (!\PC|counter [5]))

	.dataa(\PC|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[4]~25 ),
	.combout(\PC|counter[5]~26_combout ),
	.cout(\PC|counter[5]~27 ));
// synopsys translate_off
defparam \PC|counter[5]~26 .lut_mask = 16'h5A5F;
defparam \PC|counter[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y32_N11
dffeas \PC|counter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|counter[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|incrementPC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[5] .is_wysiwyg = "true";
defparam \PC|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
cycloneive_lcell_comb \PC|counter[6]~28 (
// Equation(s):
// \PC|counter[6]~28_combout  = (\PC|counter [6] & (\PC|counter[5]~27  $ (GND))) # (!\PC|counter [6] & (!\PC|counter[5]~27  & VCC))
// \PC|counter[6]~29  = CARRY((\PC|counter [6] & !\PC|counter[5]~27 ))

	.dataa(\PC|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[5]~27 ),
	.combout(\PC|counter[6]~28_combout ),
	.cout(\PC|counter[6]~29 ));
// synopsys translate_off
defparam \PC|counter[6]~28 .lut_mask = 16'hA50A;
defparam \PC|counter[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y32_N13
dffeas \PC|counter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|counter[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|incrementPC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[6] .is_wysiwyg = "true";
defparam \PC|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N14
cycloneive_lcell_comb \PC|counter[7]~30 (
// Equation(s):
// \PC|counter[7]~30_combout  = (\PC|counter [7] & (!\PC|counter[6]~29 )) # (!\PC|counter [7] & ((\PC|counter[6]~29 ) # (GND)))
// \PC|counter[7]~31  = CARRY((!\PC|counter[6]~29 ) # (!\PC|counter [7]))

	.dataa(gnd),
	.datab(\PC|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[6]~29 ),
	.combout(\PC|counter[7]~30_combout ),
	.cout(\PC|counter[7]~31 ));
// synopsys translate_off
defparam \PC|counter[7]~30 .lut_mask = 16'h3C3F;
defparam \PC|counter[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y32_N15
dffeas \PC|counter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|counter[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|incrementPC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[7] .is_wysiwyg = "true";
defparam \PC|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
cycloneive_lcell_comb \PC|counter[8]~32 (
// Equation(s):
// \PC|counter[8]~32_combout  = (\PC|counter [8] & (\PC|counter[7]~31  $ (GND))) # (!\PC|counter [8] & (!\PC|counter[7]~31  & VCC))
// \PC|counter[8]~33  = CARRY((\PC|counter [8] & !\PC|counter[7]~31 ))

	.dataa(gnd),
	.datab(\PC|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[7]~31 ),
	.combout(\PC|counter[8]~32_combout ),
	.cout(\PC|counter[8]~33 ));
// synopsys translate_off
defparam \PC|counter[8]~32 .lut_mask = 16'hC30C;
defparam \PC|counter[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y32_N17
dffeas \PC|counter[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|counter[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|incrementPC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[8] .is_wysiwyg = "true";
defparam \PC|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
cycloneive_lcell_comb \PC|counter[9]~34 (
// Equation(s):
// \PC|counter[9]~34_combout  = (\PC|counter [9] & (!\PC|counter[8]~33 )) # (!\PC|counter [9] & ((\PC|counter[8]~33 ) # (GND)))
// \PC|counter[9]~35  = CARRY((!\PC|counter[8]~33 ) # (!\PC|counter [9]))

	.dataa(gnd),
	.datab(\PC|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[8]~33 ),
	.combout(\PC|counter[9]~34_combout ),
	.cout(\PC|counter[9]~35 ));
// synopsys translate_off
defparam \PC|counter[9]~34 .lut_mask = 16'h3C3F;
defparam \PC|counter[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y32_N19
dffeas \PC|counter[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|counter[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|incrementPC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[9] .is_wysiwyg = "true";
defparam \PC|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
cycloneive_lcell_comb \PC|counter[10]~36 (
// Equation(s):
// \PC|counter[10]~36_combout  = (\PC|counter [10] & (\PC|counter[9]~35  $ (GND))) # (!\PC|counter [10] & (!\PC|counter[9]~35  & VCC))
// \PC|counter[10]~37  = CARRY((\PC|counter [10] & !\PC|counter[9]~35 ))

	.dataa(gnd),
	.datab(\PC|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[9]~35 ),
	.combout(\PC|counter[10]~36_combout ),
	.cout(\PC|counter[10]~37 ));
// synopsys translate_off
defparam \PC|counter[10]~36 .lut_mask = 16'hC30C;
defparam \PC|counter[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y32_N21
dffeas \PC|counter[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|counter[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|incrementPC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[10] .is_wysiwyg = "true";
defparam \PC|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
cycloneive_lcell_comb \PC|counter[11]~38 (
// Equation(s):
// \PC|counter[11]~38_combout  = (\PC|counter [11] & (!\PC|counter[10]~37 )) # (!\PC|counter [11] & ((\PC|counter[10]~37 ) # (GND)))
// \PC|counter[11]~39  = CARRY((!\PC|counter[10]~37 ) # (!\PC|counter [11]))

	.dataa(\PC|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[10]~37 ),
	.combout(\PC|counter[11]~38_combout ),
	.cout(\PC|counter[11]~39 ));
// synopsys translate_off
defparam \PC|counter[11]~38 .lut_mask = 16'h5A5F;
defparam \PC|counter[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y32_N23
dffeas \PC|counter[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|counter[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|incrementPC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[11] .is_wysiwyg = "true";
defparam \PC|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
cycloneive_lcell_comb \PC|counter[12]~40 (
// Equation(s):
// \PC|counter[12]~40_combout  = (\PC|counter [12] & (\PC|counter[11]~39  $ (GND))) # (!\PC|counter [12] & (!\PC|counter[11]~39  & VCC))
// \PC|counter[12]~41  = CARRY((\PC|counter [12] & !\PC|counter[11]~39 ))

	.dataa(gnd),
	.datab(\PC|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[11]~39 ),
	.combout(\PC|counter[12]~40_combout ),
	.cout(\PC|counter[12]~41 ));
// synopsys translate_off
defparam \PC|counter[12]~40 .lut_mask = 16'hC30C;
defparam \PC|counter[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y32_N25
dffeas \PC|counter[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|counter[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|incrementPC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[12] .is_wysiwyg = "true";
defparam \PC|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
cycloneive_lcell_comb \PC|counter[13]~42 (
// Equation(s):
// \PC|counter[13]~42_combout  = (\PC|counter [13] & (!\PC|counter[12]~41 )) # (!\PC|counter [13] & ((\PC|counter[12]~41 ) # (GND)))
// \PC|counter[13]~43  = CARRY((!\PC|counter[12]~41 ) # (!\PC|counter [13]))

	.dataa(\PC|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[12]~41 ),
	.combout(\PC|counter[13]~42_combout ),
	.cout(\PC|counter[13]~43 ));
// synopsys translate_off
defparam \PC|counter[13]~42 .lut_mask = 16'h5A5F;
defparam \PC|counter[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y32_N27
dffeas \PC|counter[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|counter[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|incrementPC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[13] .is_wysiwyg = "true";
defparam \PC|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
cycloneive_lcell_comb \PC|counter[14]~44 (
// Equation(s):
// \PC|counter[14]~44_combout  = (\PC|counter [14] & (\PC|counter[13]~43  $ (GND))) # (!\PC|counter [14] & (!\PC|counter[13]~43  & VCC))
// \PC|counter[14]~45  = CARRY((\PC|counter [14] & !\PC|counter[13]~43 ))

	.dataa(gnd),
	.datab(\PC|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|counter[13]~43 ),
	.combout(\PC|counter[14]~44_combout ),
	.cout(\PC|counter[14]~45 ));
// synopsys translate_off
defparam \PC|counter[14]~44 .lut_mask = 16'hC30C;
defparam \PC|counter[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y32_N29
dffeas \PC|counter[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|counter[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|incrementPC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[14] .is_wysiwyg = "true";
defparam \PC|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
cycloneive_lcell_comb \PC|counter[15]~46 (
// Equation(s):
// \PC|counter[15]~46_combout  = \PC|counter [15] $ (\PC|counter[14]~45 )

	.dataa(\PC|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\PC|counter[14]~45 ),
	.combout(\PC|counter[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \PC|counter[15]~46 .lut_mask = 16'h5A5A;
defparam \PC|counter[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y32_N31
dffeas \PC|counter[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|counter[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|incrementPC~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[15] .is_wysiwyg = "true";
defparam \PC|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N0
cycloneive_lcell_comb \muxREM|q[15]~1 (
// Equation(s):
// \muxREM|q[15]~1_combout  = (\UC|selectREM~1_combout  & ((\PC|counter [15]))) # (!\UC|selectREM~1_combout  & (\RDM|conteudo [15]))

	.dataa(\RDM|conteudo [15]),
	.datab(gnd),
	.datac(\PC|counter [15]),
	.datad(\UC|selectREM~1_combout ),
	.cin(gnd),
	.combout(\muxREM|q[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[15]~1 .lut_mask = 16'hF0AA;
defparam \muxREM|q[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N17
dffeas \REM|conteudo[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[15]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[15] .is_wysiwyg = "true";
defparam \REM|conteudo[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[31]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[31]~feeder_combout  = \REM|conteudo [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REM|conteudo [15]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[31]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N7
dffeas \MEM|ram_rtl_0_bypass[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[32]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[32]~feeder_combout  = \muxREM|q[15]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxREM|q[15]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[32]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|ram_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N25
dffeas \MEM|ram_rtl_0_bypass[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N3
dffeas \MEM|ram_rtl_0_bypass[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[14]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[29]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[29]~feeder_combout  = \REM|conteudo [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REM|conteudo [14]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[29]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N1
dffeas \MEM|ram_rtl_0_bypass[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneive_lcell_comb \MEM|ram~8 (
// Equation(s):
// \MEM|ram~8_combout  = (\MEM|ram_rtl_0_bypass [31] & (\MEM|ram_rtl_0_bypass [32] & (\MEM|ram_rtl_0_bypass [30] $ (!\MEM|ram_rtl_0_bypass [29])))) # (!\MEM|ram_rtl_0_bypass [31] & (!\MEM|ram_rtl_0_bypass [32] & (\MEM|ram_rtl_0_bypass [30] $ 
// (!\MEM|ram_rtl_0_bypass [29]))))

	.dataa(\MEM|ram_rtl_0_bypass [31]),
	.datab(\MEM|ram_rtl_0_bypass [32]),
	.datac(\MEM|ram_rtl_0_bypass [30]),
	.datad(\MEM|ram_rtl_0_bypass [29]),
	.cin(gnd),
	.combout(\MEM|ram~8_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~8 .lut_mask = 16'h9009;
defparam \MEM|ram~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[22]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[22]~feeder_combout  = \muxREM|q[10]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxREM|q[10]~13_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[22]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N11
dffeas \MEM|ram_rtl_0_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[23]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[23]~feeder_combout  = \REM|conteudo [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REM|conteudo [11]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[23]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N3
dffeas \MEM|ram_rtl_0_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N25
dffeas \MEM|ram_rtl_0_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[11]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[21]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[21]~feeder_combout  = \REM|conteudo [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REM|conteudo [10]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[21]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N17
dffeas \MEM|ram_rtl_0_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneive_lcell_comb \MEM|ram~6 (
// Equation(s):
// \MEM|ram~6_combout  = (\MEM|ram_rtl_0_bypass [22] & (\MEM|ram_rtl_0_bypass [21] & (\MEM|ram_rtl_0_bypass [23] $ (!\MEM|ram_rtl_0_bypass [24])))) # (!\MEM|ram_rtl_0_bypass [22] & (!\MEM|ram_rtl_0_bypass [21] & (\MEM|ram_rtl_0_bypass [23] $ 
// (!\MEM|ram_rtl_0_bypass [24]))))

	.dataa(\MEM|ram_rtl_0_bypass [22]),
	.datab(\MEM|ram_rtl_0_bypass [23]),
	.datac(\MEM|ram_rtl_0_bypass [24]),
	.datad(\MEM|ram_rtl_0_bypass [21]),
	.cin(gnd),
	.combout(\MEM|ram~6_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~6 .lut_mask = 16'h8241;
defparam \MEM|ram~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[18]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[18]~feeder_combout  = \muxREM|q[8]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxREM|q[8]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[18]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|ram_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N31
dffeas \MEM|ram_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[19]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[19]~feeder_combout  = \REM|conteudo [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REM|conteudo [9]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[19]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N19
dffeas \MEM|ram_rtl_0_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N5
dffeas \MEM|ram_rtl_0_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[9]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N29
dffeas \MEM|ram_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REM|conteudo [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
cycloneive_lcell_comb \MEM|ram~5 (
// Equation(s):
// \MEM|ram~5_combout  = (\MEM|ram_rtl_0_bypass [18] & (\MEM|ram_rtl_0_bypass [17] & (\MEM|ram_rtl_0_bypass [19] $ (!\MEM|ram_rtl_0_bypass [20])))) # (!\MEM|ram_rtl_0_bypass [18] & (!\MEM|ram_rtl_0_bypass [17] & (\MEM|ram_rtl_0_bypass [19] $ 
// (!\MEM|ram_rtl_0_bypass [20]))))

	.dataa(\MEM|ram_rtl_0_bypass [18]),
	.datab(\MEM|ram_rtl_0_bypass [19]),
	.datac(\MEM|ram_rtl_0_bypass [20]),
	.datad(\MEM|ram_rtl_0_bypass [17]),
	.cin(gnd),
	.combout(\MEM|ram~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~5 .lut_mask = 16'h8241;
defparam \MEM|ram~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[25]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[25]~feeder_combout  = \REM|conteudo [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REM|conteudo [12]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[25]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N13
dffeas \MEM|ram_rtl_0_bypass[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[28]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[28]~feeder_combout  = \muxREM|q[13]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxREM|q[13]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[28]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|ram_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N9
dffeas \MEM|ram_rtl_0_bypass[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N15
dffeas \MEM|ram_rtl_0_bypass[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[12]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N19
dffeas \MEM|ram_rtl_0_bypass[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REM|conteudo [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \MEM|ram~7 (
// Equation(s):
// \MEM|ram~7_combout  = (\MEM|ram_rtl_0_bypass [25] & (\MEM|ram_rtl_0_bypass [26] & (\MEM|ram_rtl_0_bypass [28] $ (!\MEM|ram_rtl_0_bypass [27])))) # (!\MEM|ram_rtl_0_bypass [25] & (!\MEM|ram_rtl_0_bypass [26] & (\MEM|ram_rtl_0_bypass [28] $ 
// (!\MEM|ram_rtl_0_bypass [27]))))

	.dataa(\MEM|ram_rtl_0_bypass [25]),
	.datab(\MEM|ram_rtl_0_bypass [28]),
	.datac(\MEM|ram_rtl_0_bypass [26]),
	.datad(\MEM|ram_rtl_0_bypass [27]),
	.cin(gnd),
	.combout(\MEM|ram~7_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~7 .lut_mask = 16'h8421;
defparam \MEM|ram~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
cycloneive_lcell_comb \MEM|ram~9 (
// Equation(s):
// \MEM|ram~9_combout  = (\MEM|ram~8_combout  & (\MEM|ram~6_combout  & (\MEM|ram~5_combout  & \MEM|ram~7_combout )))

	.dataa(\MEM|ram~8_combout ),
	.datab(\MEM|ram~6_combout ),
	.datac(\MEM|ram~5_combout ),
	.datad(\MEM|ram~7_combout ),
	.cin(gnd),
	.combout(\MEM|ram~9_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~9 .lut_mask = 16'h8000;
defparam \MEM|ram~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[10]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[10]~feeder_combout  = \muxREM|q[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxREM|q[4]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[10]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|ram_rtl_0_bypass[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N11
dffeas \MEM|ram_rtl_0_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[11]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[11]~feeder_combout  = \REM|conteudo [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REM|conteudo [5]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[11]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N17
dffeas \MEM|ram_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N31
dffeas \MEM|ram_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[5]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[9]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[9]~feeder_combout  = \REM|conteudo [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REM|conteudo [4]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[9]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N13
dffeas \MEM|ram_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
cycloneive_lcell_comb \MEM|ram~2 (
// Equation(s):
// \MEM|ram~2_combout  = (\MEM|ram_rtl_0_bypass [10] & (\MEM|ram_rtl_0_bypass [9] & (\MEM|ram_rtl_0_bypass [11] $ (!\MEM|ram_rtl_0_bypass [12])))) # (!\MEM|ram_rtl_0_bypass [10] & (!\MEM|ram_rtl_0_bypass [9] & (\MEM|ram_rtl_0_bypass [11] $ 
// (!\MEM|ram_rtl_0_bypass [12]))))

	.dataa(\MEM|ram_rtl_0_bypass [10]),
	.datab(\MEM|ram_rtl_0_bypass [11]),
	.datac(\MEM|ram_rtl_0_bypass [12]),
	.datad(\MEM|ram_rtl_0_bypass [9]),
	.cin(gnd),
	.combout(\MEM|ram~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~2 .lut_mask = 16'h8241;
defparam \MEM|ram~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[16]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[16]~feeder_combout  = \muxREM|q[7]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxREM|q[7]~10_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[16]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N7
dffeas \MEM|ram_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N29
dffeas \MEM|ram_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REM|conteudo [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N1
dffeas \MEM|ram_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[6]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N19
dffeas \MEM|ram_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REM|conteudo [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneive_lcell_comb \MEM|ram~3 (
// Equation(s):
// \MEM|ram~3_combout  = (\MEM|ram_rtl_0_bypass [16] & (\MEM|ram_rtl_0_bypass [15] & (\MEM|ram_rtl_0_bypass [14] $ (!\MEM|ram_rtl_0_bypass [13])))) # (!\MEM|ram_rtl_0_bypass [16] & (!\MEM|ram_rtl_0_bypass [15] & (\MEM|ram_rtl_0_bypass [14] $ 
// (!\MEM|ram_rtl_0_bypass [13]))))

	.dataa(\MEM|ram_rtl_0_bypass [16]),
	.datab(\MEM|ram_rtl_0_bypass [15]),
	.datac(\MEM|ram_rtl_0_bypass [14]),
	.datad(\MEM|ram_rtl_0_bypass [13]),
	.cin(gnd),
	.combout(\MEM|ram~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~3 .lut_mask = 16'h9009;
defparam \MEM|ram~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[2]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[2]~feeder_combout  = \muxREM|q[0]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxREM|q[0]~3_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[2]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N27
dffeas \MEM|ram_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[3]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[3]~feeder_combout  = \REM|conteudo [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REM|conteudo [1]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N5
dffeas \MEM|ram_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N23
dffeas \MEM|ram_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N9
dffeas \MEM|ram_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REM|conteudo [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneive_lcell_comb \MEM|ram~0 (
// Equation(s):
// \MEM|ram~0_combout  = (\MEM|ram_rtl_0_bypass [2] & (\MEM|ram_rtl_0_bypass [1] & (\MEM|ram_rtl_0_bypass [3] $ (!\MEM|ram_rtl_0_bypass [4])))) # (!\MEM|ram_rtl_0_bypass [2] & (!\MEM|ram_rtl_0_bypass [1] & (\MEM|ram_rtl_0_bypass [3] $ (!\MEM|ram_rtl_0_bypass 
// [4]))))

	.dataa(\MEM|ram_rtl_0_bypass [2]),
	.datab(\MEM|ram_rtl_0_bypass [3]),
	.datac(\MEM|ram_rtl_0_bypass [4]),
	.datad(\MEM|ram_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\MEM|ram~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~0 .lut_mask = 16'h8241;
defparam \MEM|ram~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[6]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[6]~feeder_combout  = \muxREM|q[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxREM|q[2]~5_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[6]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N7
dffeas \MEM|ram_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[7]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[7]~feeder_combout  = \REM|conteudo [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REM|conteudo [3]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N3
dffeas \MEM|ram_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N1
dffeas \MEM|ram_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\muxREM|q[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[5]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[5]~feeder_combout  = \REM|conteudo [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REM|conteudo [2]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N29
dffeas \MEM|ram_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
cycloneive_lcell_comb \MEM|ram~1 (
// Equation(s):
// \MEM|ram~1_combout  = (\MEM|ram_rtl_0_bypass [6] & (\MEM|ram_rtl_0_bypass [5] & (\MEM|ram_rtl_0_bypass [7] $ (!\MEM|ram_rtl_0_bypass [8])))) # (!\MEM|ram_rtl_0_bypass [6] & (!\MEM|ram_rtl_0_bypass [5] & (\MEM|ram_rtl_0_bypass [7] $ (!\MEM|ram_rtl_0_bypass 
// [8]))))

	.dataa(\MEM|ram_rtl_0_bypass [6]),
	.datab(\MEM|ram_rtl_0_bypass [7]),
	.datac(\MEM|ram_rtl_0_bypass [8]),
	.datad(\MEM|ram_rtl_0_bypass [5]),
	.cin(gnd),
	.combout(\MEM|ram~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~1 .lut_mask = 16'h8241;
defparam \MEM|ram~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneive_lcell_comb \MEM|ram~4 (
// Equation(s):
// \MEM|ram~4_combout  = (\MEM|ram~2_combout  & (\MEM|ram~3_combout  & (\MEM|ram~0_combout  & \MEM|ram~1_combout )))

	.dataa(\MEM|ram~2_combout ),
	.datab(\MEM|ram~3_combout ),
	.datac(\MEM|ram~0_combout ),
	.datad(\MEM|ram~1_combout ),
	.cin(gnd),
	.combout(\MEM|ram~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~4 .lut_mask = 16'h8000;
defparam \MEM|ram~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N25
dffeas \MEM|ram_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UC|writeMEM~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
cycloneive_lcell_comb \MEM|ram~10 (
// Equation(s):
// \MEM|ram~10_combout  = (\MEM|ram~9_combout  & (\MEM|ram~4_combout  & \MEM|ram_rtl_0_bypass [0]))

	.dataa(\MEM|ram~9_combout ),
	.datab(gnd),
	.datac(\MEM|ram~4_combout ),
	.datad(\MEM|ram_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\MEM|ram~10_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~10 .lut_mask = 16'hA000;
defparam \MEM|ram~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y36_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [12]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y47_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a92 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [12]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a92~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a76~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a76~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a92~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y49_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a124 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [12]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y37_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [12]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a124~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a108~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a124~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a108~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y25_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [12]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y37_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [12]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a60~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a44~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73 .lut_mask = 16'hC808;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y41_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [12]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000415;
// synopsys translate_on

// Location: M9K_X27_Y35_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [12]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a28~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a12~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72 .lut_mask = 16'h3202;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~73_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~72_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~75_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~76_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~74_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
cycloneive_lcell_comb \MEM|ram~23 (
// Equation(s):
// \MEM|ram~23_combout  = (\MEM|ram_rtl_0_bypass [58] & ((\MEM|ram~10_combout  & (!\MEM|ram_rtl_0_bypass [57])) # (!\MEM|ram~10_combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout ))))) # (!\MEM|ram_rtl_0_bypass [58] & 
// (!\MEM|ram_rtl_0_bypass [57]))

	.dataa(\MEM|ram_rtl_0_bypass [57]),
	.datab(\MEM|ram_rtl_0_bypass [58]),
	.datac(\MEM|ram~10_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[12]~77_combout ),
	.cin(gnd),
	.combout(\MEM|ram~23_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~23 .lut_mask = 16'h5D51;
defparam \MEM|ram~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N13
dffeas \RDM|conteudo[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[12]~12_combout ),
	.asdata(\MEM|ram~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~8_combout ),
	.ena(\UC|writeRDM~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[12] .is_wysiwyg = "true";
defparam \RDM|conteudo[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N20
cycloneive_lcell_comb \ULA|Mux3~0 (
// Equation(s):
// \ULA|Mux3~0_combout  = (\UC|opULA[0]~1_combout  & ((\UC|opULA[1]~3_combout ) # ((\AC|conteudo [13])))) # (!\UC|opULA[0]~1_combout  & (!\UC|opULA[1]~3_combout  & (!\AC|conteudo [12])))

	.dataa(\UC|opULA[0]~1_combout ),
	.datab(\UC|opULA[1]~3_combout ),
	.datac(\AC|conteudo [12]),
	.datad(\AC|conteudo [13]),
	.cin(gnd),
	.combout(\ULA|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~0 .lut_mask = 16'hAB89;
defparam \ULA|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N20
cycloneive_lcell_comb \ULA|Mux3~1 (
// Equation(s):
// \ULA|Mux3~1_combout  = (\UC|opULA[1]~3_combout  & ((\ULA|Mux3~0_combout  & (\RDM|conteudo [12])) # (!\ULA|Mux3~0_combout  & ((\AC|conteudo [11]))))) # (!\UC|opULA[1]~3_combout  & (((\ULA|Mux3~0_combout ))))

	.dataa(\RDM|conteudo [12]),
	.datab(\AC|conteudo [11]),
	.datac(\UC|opULA[1]~3_combout ),
	.datad(\ULA|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~1 .lut_mask = 16'hAFC0;
defparam \ULA|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N6
cycloneive_lcell_comb \ULA|Mux3~2 (
// Equation(s):
// \ULA|Mux3~2_combout  = (\ULA|Mux8~0_combout  & ((\ULA|Mux8~1_combout ) # ((\ULA|Mux3~1_combout )))) # (!\ULA|Mux8~0_combout  & (!\ULA|Mux8~1_combout  & (\ULA|Add0~39_combout )))

	.dataa(\ULA|Mux8~0_combout ),
	.datab(\ULA|Mux8~1_combout ),
	.datac(\ULA|Add0~39_combout ),
	.datad(\ULA|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~2 .lut_mask = 16'hBA98;
defparam \ULA|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N0
cycloneive_lcell_comb \ULA|Mux3~3 (
// Equation(s):
// \ULA|Mux3~3_combout  = (\RDM|conteudo [12] & ((\ULA|Mux3~2_combout ) # ((\ULA|Mux8~1_combout  & \AC|conteudo [12])))) # (!\RDM|conteudo [12] & (\ULA|Mux3~2_combout  & ((\AC|conteudo [12]) # (!\ULA|Mux8~1_combout ))))

	.dataa(\RDM|conteudo [12]),
	.datab(\ULA|Mux8~1_combout ),
	.datac(\AC|conteudo [12]),
	.datad(\ULA|Mux3~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~3 .lut_mask = 16'hFB80;
defparam \ULA|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N1
dffeas \AC|conteudo[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeAC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[12] .is_wysiwyg = "true";
defparam \AC|conteudo[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N12
cycloneive_lcell_comb \ULA|Mux2~1 (
// Equation(s):
// \ULA|Mux2~1_combout  = (\ULA|Mux2~0_combout  & ((\AC|conteudo [12]) # ((!\UC|opULA[1]~3_combout )))) # (!\ULA|Mux2~0_combout  & (((\UC|opULA[1]~3_combout  & \RDM|conteudo [13]))))

	.dataa(\ULA|Mux2~0_combout ),
	.datab(\AC|conteudo [12]),
	.datac(\UC|opULA[1]~3_combout ),
	.datad(\RDM|conteudo [13]),
	.cin(gnd),
	.combout(\ULA|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux2~1 .lut_mask = 16'hDA8A;
defparam \ULA|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N20
cycloneive_lcell_comb \ULA|Mux2~2 (
// Equation(s):
// \ULA|Mux2~2_combout  = (\ULA|Mux8~0_combout  & (\ULA|Mux8~1_combout  & ((\AC|conteudo [13]) # (\RDM|conteudo [13])))) # (!\ULA|Mux8~0_combout  & (((\AC|conteudo [13] & \RDM|conteudo [13])) # (!\ULA|Mux8~1_combout )))

	.dataa(\AC|conteudo [13]),
	.datab(\ULA|Mux8~0_combout ),
	.datac(\RDM|conteudo [13]),
	.datad(\ULA|Mux8~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux2~2 .lut_mask = 16'hE833;
defparam \ULA|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N20
cycloneive_lcell_comb \ULA|Mux2~3 (
// Equation(s):
// \ULA|Mux2~3_combout  = (\ULA|Mux8~1_combout  & (((\ULA|Mux2~2_combout )))) # (!\ULA|Mux8~1_combout  & ((\ULA|Mux2~2_combout  & ((\ULA|Add0~42_combout ))) # (!\ULA|Mux2~2_combout  & (\ULA|Mux2~1_combout ))))

	.dataa(\ULA|Mux8~1_combout ),
	.datab(\ULA|Mux2~1_combout ),
	.datac(\ULA|Mux2~2_combout ),
	.datad(\ULA|Add0~42_combout ),
	.cin(gnd),
	.combout(\ULA|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux2~3 .lut_mask = 16'hF4A4;
defparam \ULA|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N21
dffeas \AC|conteudo[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeAC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[13] .is_wysiwyg = "true";
defparam \AC|conteudo[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X55_Y0_N15
cycloneive_io_ibuf \entrada[13]~input (
	.i(entrada[13]),
	.ibar(gnd),
	.o(\entrada[13]~input_o ));
// synopsys translate_off
defparam \entrada[13]~input .bus_hold = "false";
defparam \entrada[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N8
cycloneive_lcell_comb \RDM|conteudo[13]~13 (
// Equation(s):
// \RDM|conteudo[13]~13_combout  = (\UC|selectRDM[0]~4_combout  & ((\entrada[13]~input_o ))) # (!\UC|selectRDM[0]~4_combout  & (\AC|conteudo [13]))

	.dataa(\AC|conteudo [13]),
	.datab(\UC|selectRDM[0]~4_combout ),
	.datac(gnd),
	.datad(\entrada[13]~input_o ),
	.cin(gnd),
	.combout(\RDM|conteudo[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[13]~13 .lut_mask = 16'hEE22;
defparam \RDM|conteudo[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N30
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[60]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N31
dffeas \MEM|ram_rtl_0_bypass[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N17
dffeas \MEM|ram_rtl_0_bypass[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y26_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a109 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [13]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y33_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a125 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [13]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N6
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a125~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a109~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a109~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a125~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y15_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [13]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y45_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a93 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [13]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a93~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a77~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a77~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a93~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y29_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [13]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y29_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [13]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000500;
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N26
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a29~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a13~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y18_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [13]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y15_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [13]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a61~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a45~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~78_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~79_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~82_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~81_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~80_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83 .lut_mask = 16'hFFC8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N16
cycloneive_lcell_comb \MEM|ram~24 (
// Equation(s):
// \MEM|ram~24_combout  = (\MEM|ram_rtl_0_bypass [60] & ((\MEM|ram~10_combout  & (\MEM|ram_rtl_0_bypass [59])) # (!\MEM|ram~10_combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout ))))) # (!\MEM|ram_rtl_0_bypass [60] & 
// (((\MEM|ram_rtl_0_bypass [59]))))

	.dataa(\MEM|ram_rtl_0_bypass [60]),
	.datab(\MEM|ram~10_combout ),
	.datac(\MEM|ram_rtl_0_bypass [59]),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[13]~83_combout ),
	.cin(gnd),
	.combout(\MEM|ram~24_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~24 .lut_mask = 16'hF2D0;
defparam \MEM|ram~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N9
dffeas \RDM|conteudo[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[13]~13_combout ),
	.asdata(\MEM|ram~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~8_combout ),
	.ena(\UC|writeRDM~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[13] .is_wysiwyg = "true";
defparam \RDM|conteudo[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N3
dffeas \RI|conteudo[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[13] .is_wysiwyg = "true";
defparam \RI|conteudo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N22
cycloneive_lcell_comb \DECOD|Mux15~4 (
// Equation(s):
// \DECOD|Mux15~4_combout  = (!\RI|conteudo [14] & (\RI|conteudo [13] & (!\RI|conteudo [12] & !\RI|conteudo [11])))

	.dataa(\RI|conteudo [14]),
	.datab(\RI|conteudo [13]),
	.datac(\RI|conteudo [12]),
	.datad(\RI|conteudo [11]),
	.cin(gnd),
	.combout(\DECOD|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~4 .lut_mask = 16'h0004;
defparam \DECOD|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N12
cycloneive_lcell_comb \DECOD|operacao[11] (
// Equation(s):
// \DECOD|operacao [11] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [11])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~4_combout )))

	.dataa(\DECOD|operacao [11]),
	.datab(gnd),
	.datac(\DECOD|Mux15~4_combout ),
	.datad(\RI|conteudo[15]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\DECOD|operacao [11]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[11] .lut_mask = 16'hAAF0;
defparam \DECOD|operacao[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N14
cycloneive_lcell_comb \UC|opULA[0]~0 (
// Equation(s):
// \UC|opULA[0]~0_combout  = (!\DECOD|operacao [11] & (!\DECOD|operacao [13] & !\DECOD|operacao [9]))

	.dataa(\DECOD|operacao [11]),
	.datab(gnd),
	.datac(\DECOD|operacao [13]),
	.datad(\DECOD|operacao [9]),
	.cin(gnd),
	.combout(\UC|opULA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|opULA[0]~0 .lut_mask = 16'h0005;
defparam \UC|opULA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N2
cycloneive_lcell_comb \UC|opULA[0]~1 (
// Equation(s):
// \UC|opULA[0]~1_combout  = (\UC|opULA[0]~0_combout  & (\DECOD|operacao [2] & (\UC|RwriteAC~0_combout ))) # (!\UC|opULA[0]~0_combout  & ((\UC|writeAC~2_combout ) # ((\DECOD|operacao [2] & \UC|RwriteAC~0_combout ))))

	.dataa(\UC|opULA[0]~0_combout ),
	.datab(\DECOD|operacao [2]),
	.datac(\UC|RwriteAC~0_combout ),
	.datad(\UC|writeAC~2_combout ),
	.cin(gnd),
	.combout(\UC|opULA[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|opULA[0]~1 .lut_mask = 16'hD5C0;
defparam \UC|opULA[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N8
cycloneive_lcell_comb \ULA|Mux8~0 (
// Equation(s):
// \ULA|Mux8~0_combout  = (\UC|opULA[2]~4_combout ) # ((\UC|opULA[1]~3_combout  & \UC|opULA[0]~1_combout ))

	.dataa(gnd),
	.datab(\UC|opULA[1]~3_combout ),
	.datac(\UC|opULA[0]~1_combout ),
	.datad(\UC|opULA[2]~4_combout ),
	.cin(gnd),
	.combout(\ULA|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~0 .lut_mask = 16'hFFC0;
defparam \ULA|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N30
cycloneive_lcell_comb \ULA|Mux6~0 (
// Equation(s):
// \ULA|Mux6~0_combout  = (\UC|opULA[0]~1_combout  & ((\AC|conteudo [10]) # ((\UC|opULA[1]~3_combout )))) # (!\UC|opULA[0]~1_combout  & (((!\AC|conteudo [9] & !\UC|opULA[1]~3_combout ))))

	.dataa(\AC|conteudo [10]),
	.datab(\AC|conteudo [9]),
	.datac(\UC|opULA[0]~1_combout ),
	.datad(\UC|opULA[1]~3_combout ),
	.cin(gnd),
	.combout(\ULA|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~0 .lut_mask = 16'hF0A3;
defparam \ULA|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N12
cycloneive_lcell_comb \ULA|Mux6~1 (
// Equation(s):
// \ULA|Mux6~1_combout  = (\ULA|Mux6~0_combout  & ((\RDM|conteudo [9]) # ((!\UC|opULA[1]~3_combout )))) # (!\ULA|Mux6~0_combout  & (((\UC|opULA[1]~3_combout  & \AC|conteudo [8]))))

	.dataa(\ULA|Mux6~0_combout ),
	.datab(\RDM|conteudo [9]),
	.datac(\UC|opULA[1]~3_combout ),
	.datad(\AC|conteudo [8]),
	.cin(gnd),
	.combout(\ULA|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~1 .lut_mask = 16'hDA8A;
defparam \ULA|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N18
cycloneive_lcell_comb \ULA|Mux6~2 (
// Equation(s):
// \ULA|Mux6~2_combout  = (\ULA|Mux8~0_combout  & ((\ULA|Mux8~1_combout ) # ((\ULA|Mux6~1_combout )))) # (!\ULA|Mux8~0_combout  & (!\ULA|Mux8~1_combout  & (\ULA|Add0~30_combout )))

	.dataa(\ULA|Mux8~0_combout ),
	.datab(\ULA|Mux8~1_combout ),
	.datac(\ULA|Add0~30_combout ),
	.datad(\ULA|Mux6~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~2 .lut_mask = 16'hBA98;
defparam \ULA|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N28
cycloneive_lcell_comb \ULA|Mux6~3 (
// Equation(s):
// \ULA|Mux6~3_combout  = (\RDM|conteudo [9] & ((\ULA|Mux6~2_combout ) # ((\ULA|Mux8~1_combout  & \AC|conteudo [9])))) # (!\RDM|conteudo [9] & (\ULA|Mux6~2_combout  & ((\AC|conteudo [9]) # (!\ULA|Mux8~1_combout ))))

	.dataa(\RDM|conteudo [9]),
	.datab(\ULA|Mux8~1_combout ),
	.datac(\AC|conteudo [9]),
	.datad(\ULA|Mux6~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~3 .lut_mask = 16'hFB80;
defparam \ULA|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N29
dffeas \AC|conteudo[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeAC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[9] .is_wysiwyg = "true";
defparam \AC|conteudo[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y53_N22
cycloneive_io_ibuf \entrada[9]~input (
	.i(entrada[9]),
	.ibar(gnd),
	.o(\entrada[9]~input_o ));
// synopsys translate_off
defparam \entrada[9]~input .bus_hold = "false";
defparam \entrada[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N6
cycloneive_lcell_comb \RDM|conteudo[9]~9 (
// Equation(s):
// \RDM|conteudo[9]~9_combout  = (\UC|selectRDM[0]~4_combout  & ((\entrada[9]~input_o ))) # (!\UC|selectRDM[0]~4_combout  & (\AC|conteudo [9]))

	.dataa(\UC|selectRDM[0]~4_combout ),
	.datab(\AC|conteudo [9]),
	.datac(gnd),
	.datad(\entrada[9]~input_o ),
	.cin(gnd),
	.combout(\RDM|conteudo[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[9]~9 .lut_mask = 16'hEE44;
defparam \RDM|conteudo[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N14
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[52]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N15
dffeas \MEM|ram_rtl_0_bypass[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N17
dffeas \MEM|ram_rtl_0_bypass[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y24_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a73 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [9]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y38_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a89 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [9]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a89~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a73~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a73~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a89~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y51_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a121 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [9]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y19_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a105 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [9]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N26
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a121~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a105~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a121~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a105~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y22_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [9]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X47_Y20_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [9]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a57~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a41~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y44_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [9]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A2;
// synopsys translate_on

// Location: M9K_X27_Y27_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [9]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a25~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N18
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~55_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~54_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N24
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~57_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~58_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~56_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N16
cycloneive_lcell_comb \MEM|ram~20 (
// Equation(s):
// \MEM|ram~20_combout  = (\MEM|ram~10_combout  & (((\MEM|ram_rtl_0_bypass [51])))) # (!\MEM|ram~10_combout  & ((\MEM|ram_rtl_0_bypass [52] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout ))) # (!\MEM|ram_rtl_0_bypass [52] & 
// (\MEM|ram_rtl_0_bypass [51]))))

	.dataa(\MEM|ram~10_combout ),
	.datab(\MEM|ram_rtl_0_bypass [52]),
	.datac(\MEM|ram_rtl_0_bypass [51]),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[9]~59_combout ),
	.cin(gnd),
	.combout(\MEM|ram~20_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~20 .lut_mask = 16'hF4B0;
defparam \MEM|ram~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N7
dffeas \RDM|conteudo[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[9]~9_combout ),
	.asdata(\MEM|ram~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~8_combout ),
	.ena(\UC|writeRDM~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[9] .is_wysiwyg = "true";
defparam \RDM|conteudo[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N23
dffeas \RI|conteudo[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[9] .is_wysiwyg = "true";
defparam \RI|conteudo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N22
cycloneive_lcell_comb \UC|RwriteAC~0 (
// Equation(s):
// \UC|RwriteAC~0_combout  = (\UC|t3~q  & (\RI|conteudo [9] & \RI|conteudo [10]))

	.dataa(gnd),
	.datab(\UC|t3~q ),
	.datac(\RI|conteudo [9]),
	.datad(\RI|conteudo [10]),
	.cin(gnd),
	.combout(\UC|RwriteAC~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteAC~0 .lut_mask = 16'hC000;
defparam \UC|RwriteAC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N26
cycloneive_lcell_comb \UC|opULA[1]~2 (
// Equation(s):
// \UC|opULA[1]~2_combout  = (!\DECOD|operacao [9] & (!\DECOD|operacao [13] & !\DECOD|operacao [10]))

	.dataa(gnd),
	.datab(\DECOD|operacao [9]),
	.datac(\DECOD|operacao [13]),
	.datad(\DECOD|operacao [10]),
	.cin(gnd),
	.combout(\UC|opULA[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|opULA[1]~2 .lut_mask = 16'h0003;
defparam \UC|opULA[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N8
cycloneive_lcell_comb \UC|opULA[1]~3 (
// Equation(s):
// \UC|opULA[1]~3_combout  = (\UC|RwriteAC~0_combout  & ((\DECOD|operacao [1]) # ((!\UC|opULA[1]~2_combout  & \UC|writeAC~2_combout )))) # (!\UC|RwriteAC~0_combout  & (((!\UC|opULA[1]~2_combout  & \UC|writeAC~2_combout ))))

	.dataa(\UC|RwriteAC~0_combout ),
	.datab(\DECOD|operacao [1]),
	.datac(\UC|opULA[1]~2_combout ),
	.datad(\UC|writeAC~2_combout ),
	.cin(gnd),
	.combout(\UC|opULA[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|opULA[1]~3 .lut_mask = 16'h8F88;
defparam \UC|opULA[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N26
cycloneive_lcell_comb \ULA|Mux5~0 (
// Equation(s):
// \ULA|Mux5~0_combout  = (\UC|opULA[1]~3_combout  & (((\UC|opULA[0]~1_combout )))) # (!\UC|opULA[1]~3_combout  & ((\UC|opULA[0]~1_combout  & (\AC|conteudo [11])) # (!\UC|opULA[0]~1_combout  & ((!\AC|conteudo [10])))))

	.dataa(\UC|opULA[1]~3_combout ),
	.datab(\AC|conteudo [11]),
	.datac(\AC|conteudo [10]),
	.datad(\UC|opULA[0]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux5~0 .lut_mask = 16'hEE05;
defparam \ULA|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N22
cycloneive_lcell_comb \ULA|Mux5~1 (
// Equation(s):
// \ULA|Mux5~1_combout  = (\ULA|Mux5~0_combout  & (((\RDM|conteudo [10]) # (!\UC|opULA[1]~3_combout )))) # (!\ULA|Mux5~0_combout  & (\AC|conteudo [9] & ((\UC|opULA[1]~3_combout ))))

	.dataa(\ULA|Mux5~0_combout ),
	.datab(\AC|conteudo [9]),
	.datac(\RDM|conteudo [10]),
	.datad(\UC|opULA[1]~3_combout ),
	.cin(gnd),
	.combout(\ULA|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux5~1 .lut_mask = 16'hE4AA;
defparam \ULA|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N24
cycloneive_lcell_comb \ULA|Mux5~2 (
// Equation(s):
// \ULA|Mux5~2_combout  = (\ULA|Mux8~0_combout  & ((\ULA|Mux5~1_combout ) # ((\ULA|Mux8~1_combout )))) # (!\ULA|Mux8~0_combout  & (((!\ULA|Mux8~1_combout  & \ULA|Add0~33_combout ))))

	.dataa(\ULA|Mux5~1_combout ),
	.datab(\ULA|Mux8~0_combout ),
	.datac(\ULA|Mux8~1_combout ),
	.datad(\ULA|Add0~33_combout ),
	.cin(gnd),
	.combout(\ULA|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux5~2 .lut_mask = 16'hCBC8;
defparam \ULA|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N18
cycloneive_lcell_comb \ULA|Mux5~3 (
// Equation(s):
// \ULA|Mux5~3_combout  = (\ULA|Mux8~1_combout  & ((\RDM|conteudo [10] & ((\AC|conteudo [10]) # (\ULA|Mux5~2_combout ))) # (!\RDM|conteudo [10] & (\AC|conteudo [10] & \ULA|Mux5~2_combout )))) # (!\ULA|Mux8~1_combout  & (((\ULA|Mux5~2_combout ))))

	.dataa(\ULA|Mux8~1_combout ),
	.datab(\RDM|conteudo [10]),
	.datac(\AC|conteudo [10]),
	.datad(\ULA|Mux5~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux5~3 .lut_mask = 16'hFD80;
defparam \ULA|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N19
dffeas \AC|conteudo[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeAC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[10] .is_wysiwyg = "true";
defparam \AC|conteudo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N16
cycloneive_lcell_comb \RDM|conteudo[10]~10 (
// Equation(s):
// \RDM|conteudo[10]~10_combout  = (\UC|selectRDM[0]~4_combout  & (\entrada[10]~input_o )) # (!\UC|selectRDM[0]~4_combout  & ((\AC|conteudo [10])))

	.dataa(\entrada[10]~input_o ),
	.datab(\AC|conteudo [10]),
	.datac(gnd),
	.datad(\UC|selectRDM[0]~4_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[10]~10 .lut_mask = 16'hAACC;
defparam \RDM|conteudo[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N6
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[53]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[53]~feeder_combout  = \RDM|conteudo [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [10]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[53]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0_bypass[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N7
dffeas \MEM|ram_rtl_0_bypass[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N4
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[54]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N5
dffeas \MEM|ram_rtl_0_bypass[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: M9K_X47_Y40_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a122 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [10]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y25_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a106 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [10]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a122~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a106~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a122~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a106~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y40_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a90 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [10]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y23_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [10]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N26
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a90~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a74~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a90~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a74~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y21_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [10]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y21_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [10]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a58~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a42~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y29_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [10]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004;
// synopsys translate_on

// Location: M9K_X27_Y28_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [10]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N24
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a26~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a10~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~61_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~60_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~64_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~63_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~62_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65 .lut_mask = 16'hFFC8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N14
cycloneive_lcell_comb \MEM|ram~21 (
// Equation(s):
// \MEM|ram~21_combout  = (\MEM|ram_rtl_0_bypass [54] & ((\MEM|ram~10_combout  & (\MEM|ram_rtl_0_bypass [53])) # (!\MEM|ram~10_combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout ))))) # (!\MEM|ram_rtl_0_bypass [54] & 
// (\MEM|ram_rtl_0_bypass [53]))

	.dataa(\MEM|ram_rtl_0_bypass [53]),
	.datab(\MEM|ram_rtl_0_bypass [54]),
	.datac(\MEM|ram~10_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[10]~65_combout ),
	.cin(gnd),
	.combout(\MEM|ram~21_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~21 .lut_mask = 16'hAEA2;
defparam \MEM|ram~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N17
dffeas \RDM|conteudo[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[10]~10_combout ),
	.asdata(\MEM|ram~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~8_combout ),
	.ena(\UC|writeRDM~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[10] .is_wysiwyg = "true";
defparam \RDM|conteudo[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N25
dffeas \RI|conteudo[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[10] .is_wysiwyg = "true";
defparam \RI|conteudo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N24
cycloneive_lcell_comb \DECOD|Decoder0~3 (
// Equation(s):
// \DECOD|Decoder0~3_combout  = (\RI|conteudo [10] & \RI|conteudo [9])

	.dataa(gnd),
	.datab(\RI|conteudo [10]),
	.datac(gnd),
	.datad(\RI|conteudo [9]),
	.cin(gnd),
	.combout(\DECOD|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Decoder0~3 .lut_mask = 16'hCC00;
defparam \DECOD|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N24
cycloneive_lcell_comb \DECOD|Mux15~0 (
// Equation(s):
// \DECOD|Mux15~0_combout  = (!\RI|conteudo [14] & (!\RI|conteudo [13] & (!\RI|conteudo [12] & !\RI|conteudo [11])))

	.dataa(\RI|conteudo [14]),
	.datab(\RI|conteudo [13]),
	.datac(\RI|conteudo [12]),
	.datad(\RI|conteudo [11]),
	.cin(gnd),
	.combout(\DECOD|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~0 .lut_mask = 16'h0001;
defparam \DECOD|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N6
cycloneive_lcell_comb \DECOD|operacao[15] (
// Equation(s):
// \DECOD|operacao [15] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [15])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~0_combout )))

	.dataa(\DECOD|operacao [15]),
	.datab(gnd),
	.datac(\RI|conteudo[15]~clkctrl_outclk ),
	.datad(\DECOD|Mux15~0_combout ),
	.cin(gnd),
	.combout(\DECOD|operacao [15]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[15] .lut_mask = 16'hAFA0;
defparam \DECOD|operacao[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \UC|always0~0 (
// Equation(s):
// \UC|always0~0_combout  = (\DECOD|operacao [2]) # ((\DECOD|operacao [8]) # ((\DECOD|operacao [1]) # (\DECOD|operacao [15])))

	.dataa(\DECOD|operacao [2]),
	.datab(\DECOD|operacao [8]),
	.datac(\DECOD|operacao [1]),
	.datad(\DECOD|operacao [15]),
	.cin(gnd),
	.combout(\UC|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|always0~0 .lut_mask = 16'hFFFE;
defparam \UC|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \UC|always0~1 (
// Equation(s):
// \UC|always0~1_combout  = (\UC|t9~q ) # ((\UC|t3~q  & (\DECOD|Decoder0~3_combout  & \UC|always0~0_combout )))

	.dataa(\UC|t9~q ),
	.datab(\UC|t3~q ),
	.datac(\DECOD|Decoder0~3_combout ),
	.datad(\UC|always0~0_combout ),
	.cin(gnd),
	.combout(\UC|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|always0~1 .lut_mask = 16'hEAAA;
defparam \UC|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N4
cycloneive_lcell_comb \UC|always0~4 (
// Equation(s):
// \UC|always0~4_combout  = (\UC|RwriteRDM~1_combout  & (((\UC|t7~q  & !\UC|RwriteRDM~0_combout )))) # (!\UC|RwriteRDM~1_combout  & ((\UC|t5~q ) # ((\UC|t7~q  & !\UC|RwriteRDM~0_combout ))))

	.dataa(\UC|RwriteRDM~1_combout ),
	.datab(\UC|t5~q ),
	.datac(\UC|t7~q ),
	.datad(\UC|RwriteRDM~0_combout ),
	.cin(gnd),
	.combout(\UC|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \UC|always0~4 .lut_mask = 16'h44F4;
defparam \UC|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N0
cycloneive_lcell_comb \UC|always0~2 (
// Equation(s):
// \UC|always0~2_combout  = (\UC|t6~q  & ((\DECOD|operacao [14]) # ((!\UC|selectRDM[1]~2_combout  & \UC|t5~q )))) # (!\UC|t6~q  & (((!\UC|selectRDM[1]~2_combout  & \UC|t5~q ))))

	.dataa(\UC|t6~q ),
	.datab(\DECOD|operacao [14]),
	.datac(\UC|selectRDM[1]~2_combout ),
	.datad(\UC|t5~q ),
	.cin(gnd),
	.combout(\UC|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|always0~2 .lut_mask = 16'h8F88;
defparam \UC|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneive_lcell_comb \UC|always0~3 (
// Equation(s):
// \UC|always0~3_combout  = (\UC|incrementPC~0_combout ) # ((\UC|got0~1_combout ) # ((\UC|always0~2_combout  & \DECOD|Decoder0~2_combout )))

	.dataa(\UC|always0~2_combout ),
	.datab(\DECOD|Decoder0~2_combout ),
	.datac(\UC|incrementPC~0_combout ),
	.datad(\UC|got0~1_combout ),
	.cin(gnd),
	.combout(\UC|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|always0~3 .lut_mask = 16'hFFF8;
defparam \UC|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneive_lcell_comb \UC|always0~5 (
// Equation(s):
// \UC|always0~5_combout  = (!\UC|always0~1_combout  & (!\UC|always0~3_combout  & ((\DECOD|Decoder0~0_combout ) # (!\UC|always0~4_combout ))))

	.dataa(\UC|always0~1_combout ),
	.datab(\DECOD|Decoder0~0_combout ),
	.datac(\UC|always0~4_combout ),
	.datad(\UC|always0~3_combout ),
	.cin(gnd),
	.combout(\UC|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \UC|always0~5 .lut_mask = 16'h0045;
defparam \UC|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N4
cycloneive_lcell_comb \UC|t3~0 (
// Equation(s):
// \UC|t3~0_combout  = (\UC|always0~5_combout  & (\UC|t0~q  & (\UC|t2~q  & !\UC|t1~q )))

	.dataa(\UC|always0~5_combout ),
	.datab(\UC|t0~q ),
	.datac(\UC|t2~q ),
	.datad(\UC|t1~q ),
	.cin(gnd),
	.combout(\UC|t3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t3~0 .lut_mask = 16'h0080;
defparam \UC|t3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N5
dffeas \UC|t3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UC|t3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t3 .is_wysiwyg = "true";
defparam \UC|t3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneive_lcell_comb \UC|t4~1 (
// Equation(s):
// \UC|t4~1_combout  = (\UC|t3~q  & \UC|t4~0_combout )

	.dataa(gnd),
	.datab(\UC|t3~q ),
	.datac(gnd),
	.datad(\UC|t4~0_combout ),
	.cin(gnd),
	.combout(\UC|t4~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t4~1 .lut_mask = 16'hCC00;
defparam \UC|t4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N27
dffeas \UC|t4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UC|t4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|t1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t4 .is_wysiwyg = "true";
defparam \UC|t4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
cycloneive_lcell_comb \UC|t6~0 (
// Equation(s):
// \UC|t6~0_combout  = (!\UC|t4~q  & (!\UC|t3~q  & (\UC|t5~q  & \UC|t4~0_combout )))

	.dataa(\UC|t4~q ),
	.datab(\UC|t3~q ),
	.datac(\UC|t5~q ),
	.datad(\UC|t4~0_combout ),
	.cin(gnd),
	.combout(\UC|t6~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t6~0 .lut_mask = 16'h1000;
defparam \UC|t6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N31
dffeas \UC|t6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UC|t6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t6 .is_wysiwyg = "true";
defparam \UC|t6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N30
cycloneive_lcell_comb \UC|t7~1 (
// Equation(s):
// \UC|t7~1_combout  = (\UC|t6~q  & \UC|t7~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UC|t6~q ),
	.datad(\UC|t7~0_combout ),
	.cin(gnd),
	.combout(\UC|t7~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t7~1 .lut_mask = 16'hF000;
defparam \UC|t7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N31
dffeas \UC|t7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UC|t7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t7 .is_wysiwyg = "true";
defparam \UC|t7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N12
cycloneive_lcell_comb \UC|writeAC~2 (
// Equation(s):
// \UC|writeAC~2_combout  = (\UC|writeAC~1_combout ) # ((\UC|t7~q  & (!\RI|conteudo [9] & !\RI|conteudo [10])))

	.dataa(\UC|t7~q ),
	.datab(\RI|conteudo [9]),
	.datac(\RI|conteudo [10]),
	.datad(\UC|writeAC~1_combout ),
	.cin(gnd),
	.combout(\UC|writeAC~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeAC~2 .lut_mask = 16'hFF02;
defparam \UC|writeAC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N18
cycloneive_lcell_comb \ULA|Mux8~1 (
// Equation(s):
// \ULA|Mux8~1_combout  = (!\UC|writeAC~0_combout  & (\UC|opULA[1]~3_combout  & ((!\DECOD|operacao [13]) # (!\UC|writeAC~2_combout ))))

	.dataa(\UC|writeAC~2_combout ),
	.datab(\UC|writeAC~0_combout ),
	.datac(\UC|opULA[1]~3_combout ),
	.datad(\DECOD|operacao [13]),
	.cin(gnd),
	.combout(\ULA|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~1 .lut_mask = 16'h1030;
defparam \ULA|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N2
cycloneive_lcell_comb \ULA|Mux1~0 (
// Equation(s):
// \ULA|Mux1~0_combout  = (\UC|opULA[1]~3_combout  & (((\UC|opULA[0]~1_combout )))) # (!\UC|opULA[1]~3_combout  & ((\UC|opULA[0]~1_combout  & ((\ffN|conteudo~q ))) # (!\UC|opULA[0]~1_combout  & (!\AC|conteudo [14]))))

	.dataa(\UC|opULA[1]~3_combout ),
	.datab(\AC|conteudo [14]),
	.datac(\ffN|conteudo~q ),
	.datad(\UC|opULA[0]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~0 .lut_mask = 16'hFA11;
defparam \ULA|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N12
cycloneive_lcell_comb \ULA|Mux1~1 (
// Equation(s):
// \ULA|Mux1~1_combout  = (\UC|opULA[1]~3_combout  & ((\ULA|Mux1~0_combout  & (\RDM|conteudo [14])) # (!\ULA|Mux1~0_combout  & ((\AC|conteudo [13]))))) # (!\UC|opULA[1]~3_combout  & (((\ULA|Mux1~0_combout ))))

	.dataa(\RDM|conteudo [14]),
	.datab(\UC|opULA[1]~3_combout ),
	.datac(\AC|conteudo [13]),
	.datad(\ULA|Mux1~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~1 .lut_mask = 16'hBBC0;
defparam \ULA|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N18
cycloneive_lcell_comb \ULA|Mux1~2 (
// Equation(s):
// \ULA|Mux1~2_combout  = (\ULA|Mux8~0_combout  & ((\ULA|Mux1~1_combout ) # ((\ULA|Mux8~1_combout )))) # (!\ULA|Mux8~0_combout  & (((\ULA|Add0~45_combout  & !\ULA|Mux8~1_combout ))))

	.dataa(\ULA|Mux1~1_combout ),
	.datab(\ULA|Mux8~0_combout ),
	.datac(\ULA|Add0~45_combout ),
	.datad(\ULA|Mux8~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~2 .lut_mask = 16'hCCB8;
defparam \ULA|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N22
cycloneive_lcell_comb \ULA|Mux1~3 (
// Equation(s):
// \ULA|Mux1~3_combout  = (\RDM|conteudo [14] & ((\ULA|Mux1~2_combout ) # ((\ULA|Mux8~1_combout  & \AC|conteudo [14])))) # (!\RDM|conteudo [14] & (\ULA|Mux1~2_combout  & ((\AC|conteudo [14]) # (!\ULA|Mux8~1_combout ))))

	.dataa(\RDM|conteudo [14]),
	.datab(\ULA|Mux8~1_combout ),
	.datac(\AC|conteudo [14]),
	.datad(\ULA|Mux1~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~3 .lut_mask = 16'hFB80;
defparam \ULA|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N23
dffeas \AC|conteudo[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeAC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[14] .is_wysiwyg = "true";
defparam \AC|conteudo[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N15
cycloneive_io_ibuf \entrada[14]~input (
	.i(entrada[14]),
	.ibar(gnd),
	.o(\entrada[14]~input_o ));
// synopsys translate_off
defparam \entrada[14]~input .bus_hold = "false";
defparam \entrada[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
cycloneive_lcell_comb \RDM|conteudo[14]~14 (
// Equation(s):
// \RDM|conteudo[14]~14_combout  = (\UC|selectRDM[0]~4_combout  & ((\entrada[14]~input_o ))) # (!\UC|selectRDM[0]~4_combout  & (\AC|conteudo [14]))

	.dataa(\AC|conteudo [14]),
	.datab(\UC|selectRDM[0]~4_combout ),
	.datac(gnd),
	.datad(\entrada[14]~input_o ),
	.cin(gnd),
	.combout(\RDM|conteudo[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[14]~14 .lut_mask = 16'hEE22;
defparam \RDM|conteudo[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[62]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N7
dffeas \MEM|ram_rtl_0_bypass[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[61]~2 (
// Equation(s):
// \MEM|ram_rtl_0_bypass[61]~2_combout  = !\RDM|conteudo [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RDM|conteudo [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[61]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[61]~2 .lut_mask = 16'h0F0F;
defparam \MEM|ram_rtl_0_bypass[61]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N17
dffeas \MEM|ram_rtl_0_bypass[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[61]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: M9K_X68_Y34_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [14]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y47_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a94 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [14]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a94~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a78~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a78~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a94~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y38_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [14]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y29_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [14]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a62~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a46~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X47_Y33_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [14]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y41_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [14]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000501;
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a30~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a14~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~85_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~84_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y49_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a126 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [14]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y39_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a110 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [14]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a126~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a110~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a126~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a110~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~87_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~86_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~88_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89 .lut_mask = 16'hFCF8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
cycloneive_lcell_comb \MEM|ram~25 (
// Equation(s):
// \MEM|ram~25_combout  = (\MEM|ram_rtl_0_bypass [62] & ((\MEM|ram~10_combout  & (!\MEM|ram_rtl_0_bypass [61])) # (!\MEM|ram~10_combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout ))))) # (!\MEM|ram_rtl_0_bypass [62] & 
// (!\MEM|ram_rtl_0_bypass [61]))

	.dataa(\MEM|ram_rtl_0_bypass [62]),
	.datab(\MEM|ram_rtl_0_bypass [61]),
	.datac(\MEM|ram~10_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[14]~89_combout ),
	.cin(gnd),
	.combout(\MEM|ram~25_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~25 .lut_mask = 16'h3B31;
defparam \MEM|ram~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N15
dffeas \RDM|conteudo[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[14]~14_combout ),
	.asdata(\MEM|ram~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~8_combout ),
	.ena(\UC|writeRDM~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[14] .is_wysiwyg = "true";
defparam \RDM|conteudo[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N9
dffeas \RI|conteudo[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[14] .is_wysiwyg = "true";
defparam \RI|conteudo[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N30
cycloneive_lcell_comb \DECOD|Mux15~2 (
// Equation(s):
// \DECOD|Mux15~2_combout  = (!\RI|conteudo [14] & (!\RI|conteudo [11] & (!\RI|conteudo [13] & \RI|conteudo [12])))

	.dataa(\RI|conteudo [14]),
	.datab(\RI|conteudo [11]),
	.datac(\RI|conteudo [13]),
	.datad(\RI|conteudo [12]),
	.cin(gnd),
	.combout(\DECOD|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~2 .lut_mask = 16'h0100;
defparam \DECOD|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N4
cycloneive_lcell_comb \DECOD|operacao[13] (
// Equation(s):
// \DECOD|operacao [13] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [13])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~2_combout )))

	.dataa(gnd),
	.datab(\DECOD|operacao [13]),
	.datac(\RI|conteudo[15]~clkctrl_outclk ),
	.datad(\DECOD|Mux15~2_combout ),
	.cin(gnd),
	.combout(\DECOD|operacao [13]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[13] .lut_mask = 16'hCFC0;
defparam \DECOD|operacao[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N24
cycloneive_lcell_comb \UC|opULA[2]~4 (
// Equation(s):
// \UC|opULA[2]~4_combout  = (\UC|writeAC~0_combout ) # ((\DECOD|operacao [13] & \UC|writeAC~2_combout ))

	.dataa(\DECOD|operacao [13]),
	.datab(\UC|writeAC~2_combout ),
	.datac(gnd),
	.datad(\UC|writeAC~0_combout ),
	.cin(gnd),
	.combout(\UC|opULA[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UC|opULA[2]~4 .lut_mask = 16'hFF88;
defparam \UC|opULA[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N6
cycloneive_lcell_comb \ULA|Mux0~2 (
// Equation(s):
// \ULA|Mux0~2_combout  = (\RDM|conteudo [15] & ((\UC|opULA[0]~1_combout ) # ((\ffN|conteudo~q  & !\UC|opULA[2]~4_combout )))) # (!\RDM|conteudo [15] & (\ffN|conteudo~q  & (!\UC|opULA[2]~4_combout  & \UC|opULA[0]~1_combout )))

	.dataa(\RDM|conteudo [15]),
	.datab(\ffN|conteudo~q ),
	.datac(\UC|opULA[2]~4_combout ),
	.datad(\UC|opULA[0]~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~2 .lut_mask = 16'hAE08;
defparam \ULA|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N0
cycloneive_lcell_comb \ULA|Mux0~3 (
// Equation(s):
// \ULA|Mux0~3_combout  = (\ULA|Mux0~1_combout ) # ((\ULA|Mux0~2_combout  & \UC|opULA[1]~3_combout ))

	.dataa(\ULA|Mux0~2_combout ),
	.datab(\UC|opULA[1]~3_combout ),
	.datac(\ULA|Mux0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ULA|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~3 .lut_mask = 16'hF8F8;
defparam \ULA|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N1
dffeas \ffN|conteudo (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeAC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ffN|conteudo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ffN|conteudo .is_wysiwyg = "true";
defparam \ffN|conteudo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
cycloneive_lcell_comb \RDM|conteudo[15]~15 (
// Equation(s):
// \RDM|conteudo[15]~15_combout  = (\UC|selectRDM[0]~4_combout  & (\entrada[15]~input_o )) # (!\UC|selectRDM[0]~4_combout  & ((\ffN|conteudo~q )))

	.dataa(gnd),
	.datab(\entrada[15]~input_o ),
	.datac(\UC|selectRDM[0]~4_combout ),
	.datad(\ffN|conteudo~q ),
	.cin(gnd),
	.combout(\RDM|conteudo[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[15]~15 .lut_mask = 16'hCFC0;
defparam \RDM|conteudo[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N4
cycloneive_lcell_comb \RDM|conteudo[15]~feeder (
// Equation(s):
// \RDM|conteudo[15]~feeder_combout  = \RDM|conteudo[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo[15]~15_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[15]~feeder .lut_mask = 16'hFF00;
defparam \RDM|conteudo[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[64]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N17
dffeas \MEM|ram_rtl_0_bypass[64] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[63]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[63]~feeder_combout  = \RDM|conteudo [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RDM|conteudo [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[63]~feeder .lut_mask = 16'hF0F0;
defparam \MEM|ram_rtl_0_bypass[63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N27
dffeas \MEM|ram_rtl_0_bypass[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: M9K_X68_Y25_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a79 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [15]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y47_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a95 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [15]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a95~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a79~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a79~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a95~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X68_Y39_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [15]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y20_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [15]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a63~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a47~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y35_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [15]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y44_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [15]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a31~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a15~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~91_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~90_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y42_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a111 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [15]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y51_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a127 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [15]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a127~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a111~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a111~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a127~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N2
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~93_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~92_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~94_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95 .lut_mask = 16'hFAF8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N14
cycloneive_lcell_comb \MEM|ram~26 (
// Equation(s):
// \MEM|ram~26_combout  = (\MEM|ram~10_combout  & (((\MEM|ram_rtl_0_bypass [63])))) # (!\MEM|ram~10_combout  & ((\MEM|ram_rtl_0_bypass [64] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout ))) # (!\MEM|ram_rtl_0_bypass [64] & 
// (\MEM|ram_rtl_0_bypass [63]))))

	.dataa(\MEM|ram~10_combout ),
	.datab(\MEM|ram_rtl_0_bypass [64]),
	.datac(\MEM|ram_rtl_0_bypass [63]),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[15]~95_combout ),
	.cin(gnd),
	.combout(\MEM|ram~26_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~26 .lut_mask = 16'hF4B0;
defparam \MEM|ram~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N5
dffeas \RDM|conteudo[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[15]~feeder_combout ),
	.asdata(\MEM|ram~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~8_combout ),
	.ena(\UC|writeRDM~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[15] .is_wysiwyg = "true";
defparam \RDM|conteudo[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N22
cycloneive_lcell_comb \RI|conteudo[15]~feeder (
// Equation(s):
// \RI|conteudo[15]~feeder_combout  = \RDM|conteudo [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [15]),
	.cin(gnd),
	.combout(\RI|conteudo[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RI|conteudo[15]~feeder .lut_mask = 16'hFF00;
defparam \RI|conteudo[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y27_N23
dffeas \RI|conteudo[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RI|conteudo[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[15] .is_wysiwyg = "true";
defparam \RI|conteudo[15] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \RI|conteudo[15]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RI|conteudo [15]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RI|conteudo[15]~clkctrl_outclk ));
// synopsys translate_off
defparam \RI|conteudo[15]~clkctrl .clock_type = "global clock";
defparam \RI|conteudo[15]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N20
cycloneive_lcell_comb \DECOD|Mux15~11 (
// Equation(s):
// \DECOD|Mux15~11_combout  = (\RI|conteudo [14] & (\RI|conteudo [11] & (!\RI|conteudo [13] & \RI|conteudo [12])))

	.dataa(\RI|conteudo [14]),
	.datab(\RI|conteudo [11]),
	.datac(\RI|conteudo [13]),
	.datad(\RI|conteudo [12]),
	.cin(gnd),
	.combout(\DECOD|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~11 .lut_mask = 16'h0800;
defparam \DECOD|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N30
cycloneive_lcell_comb \DECOD|operacao[4] (
// Equation(s):
// \DECOD|operacao [4] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [4])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~11_combout )))

	.dataa(\DECOD|operacao [4]),
	.datab(gnd),
	.datac(\RI|conteudo[15]~clkctrl_outclk ),
	.datad(\DECOD|Mux15~11_combout ),
	.cin(gnd),
	.combout(\DECOD|operacao [4]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[4] .lut_mask = 16'hAFA0;
defparam \DECOD|operacao[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N2
cycloneive_lcell_comb \UC|selectRDM[0]~4 (
// Equation(s):
// \UC|selectRDM[0]~4_combout  = (\DECOD|operacao [4] & ((\UC|RwriteRDM~3_combout ) # (!\UC|selectRDM[0]~3_combout )))

	.dataa(\DECOD|operacao [4]),
	.datab(\UC|RwriteRDM~3_combout ),
	.datac(gnd),
	.datad(\UC|selectRDM[0]~3_combout ),
	.cin(gnd),
	.combout(\UC|selectRDM[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectRDM[0]~4 .lut_mask = 16'h88AA;
defparam \UC|selectRDM[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y53_N15
cycloneive_io_ibuf \entrada[0]~input (
	.i(entrada[0]),
	.ibar(gnd),
	.o(\entrada[0]~input_o ));
// synopsys translate_off
defparam \entrada[0]~input .bus_hold = "false";
defparam \entrada[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \RDM|conteudo[0]~0 (
// Equation(s):
// \RDM|conteudo[0]~0_combout  = (\UC|selectRDM[0]~4_combout  & (\entrada[0]~input_o )) # (!\UC|selectRDM[0]~4_combout  & ((\AC|conteudo [0])))

	.dataa(\UC|selectRDM[0]~4_combout ),
	.datab(\entrada[0]~input_o ),
	.datac(gnd),
	.datad(\AC|conteudo [0]),
	.cin(gnd),
	.combout(\RDM|conteudo[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[0]~0 .lut_mask = 16'hDD88;
defparam \RDM|conteudo[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \MEM|ram_rtl_0_bypass[34]~feeder (
// Equation(s):
// \MEM|ram_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \MEM|ram_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N9
dffeas \MEM|ram_rtl_0_bypass[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N13
dffeas \MEM|ram_rtl_0_bypass[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: M9K_X61_Y37_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a96 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode890w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode984w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [0]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y41_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a112 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode900w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode995w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [0]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a112~portbdataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a96~portbdataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a96~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a112~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y34_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode860w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode951w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [0]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y31_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode940w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [0]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a48~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a32~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y33_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode840w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode929w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [0]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X61_Y36_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode823w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode911w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [0]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000288;
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a16~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout ) # (\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~1_combout ),
	.datac(gnd),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2 .lut_mask = 16'h5544;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X61_Y40_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a80 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode880w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode973w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [0]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X68_Y35_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\UC|writeREM~2_combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode2|w_anode870w[3]~0_combout ),
	.ena1(\MEM|ram_rtl_0|auto_generated|rden_decode_b|w_anode962w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [0]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\muxREM|q[12]~15_combout ,\muxREM|q[11]~14_combout ,\muxREM|q[10]~13_combout ,\muxREM|q[9]~12_combout ,\muxREM|q[8]~11_combout ,\muxREM|q[7]~10_combout ,\muxREM|q[6]~9_combout ,\muxREM|q[5]~8_combout ,\muxREM|q[4]~7_combout ,\muxREM|q[3]~6_combout ,
\muxREM|q[2]~5_combout ,\muxREM|q[1]~4_combout ,\muxREM|q[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_b [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a80~portbdataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_b [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a64~portbdataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a80~portbdataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a64~portbdataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout  = (\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_b [2] & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~4_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~2_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~3_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5 .lut_mask = 16'hFAF8;
defparam \MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneive_lcell_comb \MEM|ram~11 (
// Equation(s):
// \MEM|ram~11_combout  = (\MEM|ram_rtl_0_bypass [34] & ((\MEM|ram~10_combout  & (\MEM|ram_rtl_0_bypass [33])) # (!\MEM|ram~10_combout  & ((\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout ))))) # (!\MEM|ram_rtl_0_bypass [34] & 
// (((\MEM|ram_rtl_0_bypass [33]))))

	.dataa(\MEM|ram_rtl_0_bypass [34]),
	.datab(\MEM|ram~10_combout ),
	.datac(\MEM|ram_rtl_0_bypass [33]),
	.datad(\MEM|ram_rtl_0|auto_generated|mux3|result_node[0]~5_combout ),
	.cin(gnd),
	.combout(\MEM|ram~11_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram~11 .lut_mask = 16'hF2D0;
defparam \MEM|ram~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N25
dffeas \RDM|conteudo[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[0]~0_combout ),
	.asdata(\MEM|ram~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~8_combout ),
	.ena(\UC|writeRDM~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[0] .is_wysiwyg = "true";
defparam \RDM|conteudo[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N22
cycloneive_lcell_comb \UC|writeOUT~0 (
// Equation(s):
// \UC|writeOUT~0_combout  = (\DECOD|operacao [3] & ((\UC|writeAC~1_combout ) # ((\UC|t7~q  & !\DECOD|Decoder0~0_combout ))))

	.dataa(\DECOD|operacao [3]),
	.datab(\UC|t7~q ),
	.datac(\UC|writeAC~1_combout ),
	.datad(\DECOD|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\UC|writeOUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeOUT~0 .lut_mask = 16'hA0A8;
defparam \UC|writeOUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N13
dffeas \OUT|conteudo[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeOUT~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[0] .is_wysiwyg = "true";
defparam \OUT|conteudo[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N4
cycloneive_lcell_comb \OUT|conteudo[1]~feeder (
// Equation(s):
// \OUT|conteudo[1]~feeder_combout  = \RDM|conteudo [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [1]),
	.cin(gnd),
	.combout(\OUT|conteudo[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[1]~feeder .lut_mask = 16'hFF00;
defparam \OUT|conteudo[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y47_N5
dffeas \OUT|conteudo[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[1] .is_wysiwyg = "true";
defparam \OUT|conteudo[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N22
cycloneive_lcell_comb \OUT|conteudo[2]~feeder (
// Equation(s):
// \OUT|conteudo[2]~feeder_combout  = \RDM|conteudo [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [2]),
	.cin(gnd),
	.combout(\OUT|conteudo[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[2]~feeder .lut_mask = 16'hFF00;
defparam \OUT|conteudo[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y47_N23
dffeas \OUT|conteudo[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[2] .is_wysiwyg = "true";
defparam \OUT|conteudo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N0
cycloneive_lcell_comb \OUT|conteudo[3]~feeder (
// Equation(s):
// \OUT|conteudo[3]~feeder_combout  = \RDM|conteudo [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [3]),
	.cin(gnd),
	.combout(\OUT|conteudo[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[3]~feeder .lut_mask = 16'hFF00;
defparam \OUT|conteudo[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y44_N1
dffeas \OUT|conteudo[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[3] .is_wysiwyg = "true";
defparam \OUT|conteudo[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N0
cycloneive_lcell_comb \OUT|conteudo[4]~feeder (
// Equation(s):
// \OUT|conteudo[4]~feeder_combout  = \RDM|conteudo [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RDM|conteudo [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUT|conteudo[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[4]~feeder .lut_mask = 16'hF0F0;
defparam \OUT|conteudo[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y47_N1
dffeas \OUT|conteudo[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[4] .is_wysiwyg = "true";
defparam \OUT|conteudo[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N22
cycloneive_lcell_comb \OUT|conteudo[5]~feeder (
// Equation(s):
// \OUT|conteudo[5]~feeder_combout  = \RDM|conteudo [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [5]),
	.cin(gnd),
	.combout(\OUT|conteudo[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[5]~feeder .lut_mask = 16'hFF00;
defparam \OUT|conteudo[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y44_N23
dffeas \OUT|conteudo[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[5] .is_wysiwyg = "true";
defparam \OUT|conteudo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N2
cycloneive_lcell_comb \OUT|conteudo[6]~feeder (
// Equation(s):
// \OUT|conteudo[6]~feeder_combout  = \RDM|conteudo [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [6]),
	.cin(gnd),
	.combout(\OUT|conteudo[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[6]~feeder .lut_mask = 16'hFF00;
defparam \OUT|conteudo[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y47_N3
dffeas \OUT|conteudo[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[6] .is_wysiwyg = "true";
defparam \OUT|conteudo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N12
cycloneive_lcell_comb \OUT|conteudo[7]~feeder (
// Equation(s):
// \OUT|conteudo[7]~feeder_combout  = \RDM|conteudo [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RDM|conteudo [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUT|conteudo[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[7]~feeder .lut_mask = 16'hF0F0;
defparam \OUT|conteudo[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y47_N13
dffeas \OUT|conteudo[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[7] .is_wysiwyg = "true";
defparam \OUT|conteudo[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneive_lcell_comb \OUT|conteudo[8]~feeder (
// Equation(s):
// \OUT|conteudo[8]~feeder_combout  = \RDM|conteudo [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RDM|conteudo [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUT|conteudo[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[8]~feeder .lut_mask = 16'hF0F0;
defparam \OUT|conteudo[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N1
dffeas \OUT|conteudo[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[8] .is_wysiwyg = "true";
defparam \OUT|conteudo[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneive_lcell_comb \OUT|conteudo[9]~feeder (
// Equation(s):
// \OUT|conteudo[9]~feeder_combout  = \RDM|conteudo [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RDM|conteudo [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUT|conteudo[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[9]~feeder .lut_mask = 16'hF0F0;
defparam \OUT|conteudo[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N31
dffeas \OUT|conteudo[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[9] .is_wysiwyg = "true";
defparam \OUT|conteudo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \OUT|conteudo[10]~feeder (
// Equation(s):
// \OUT|conteudo[10]~feeder_combout  = \RDM|conteudo [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [10]),
	.cin(gnd),
	.combout(\OUT|conteudo[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[10]~feeder .lut_mask = 16'hFF00;
defparam \OUT|conteudo[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N25
dffeas \OUT|conteudo[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[10] .is_wysiwyg = "true";
defparam \OUT|conteudo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y45_N0
cycloneive_lcell_comb \OUT|conteudo[11]~feeder (
// Equation(s):
// \OUT|conteudo[11]~feeder_combout  = \RDM|conteudo [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [11]),
	.cin(gnd),
	.combout(\OUT|conteudo[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[11]~feeder .lut_mask = 16'hFF00;
defparam \OUT|conteudo[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y45_N1
dffeas \OUT|conteudo[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[11] .is_wysiwyg = "true";
defparam \OUT|conteudo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \OUT|conteudo[12]~feeder (
// Equation(s):
// \OUT|conteudo[12]~feeder_combout  = \RDM|conteudo [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [12]),
	.cin(gnd),
	.combout(\OUT|conteudo[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[12]~feeder .lut_mask = 16'hFF00;
defparam \OUT|conteudo[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N27
dffeas \OUT|conteudo[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[12] .is_wysiwyg = "true";
defparam \OUT|conteudo[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \OUT|conteudo[13]~feeder (
// Equation(s):
// \OUT|conteudo[13]~feeder_combout  = \RDM|conteudo [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [13]),
	.cin(gnd),
	.combout(\OUT|conteudo[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[13]~feeder .lut_mask = 16'hFF00;
defparam \OUT|conteudo[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N17
dffeas \OUT|conteudo[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[13] .is_wysiwyg = "true";
defparam \OUT|conteudo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N0
cycloneive_lcell_comb \OUT|conteudo[14]~feeder (
// Equation(s):
// \OUT|conteudo[14]~feeder_combout  = \RDM|conteudo [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [14]),
	.cin(gnd),
	.combout(\OUT|conteudo[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[14]~feeder .lut_mask = 16'hFF00;
defparam \OUT|conteudo[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y49_N1
dffeas \OUT|conteudo[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[14] .is_wysiwyg = "true";
defparam \OUT|conteudo[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N10
cycloneive_lcell_comb \OUT|conteudo[15]~feeder (
// Equation(s):
// \OUT|conteudo[15]~feeder_combout  = \RDM|conteudo [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [15]),
	.cin(gnd),
	.combout(\OUT|conteudo[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[15]~feeder .lut_mask = 16'hFF00;
defparam \OUT|conteudo[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y47_N11
dffeas \OUT|conteudo[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[15] .is_wysiwyg = "true";
defparam \OUT|conteudo[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N0
cycloneive_lcell_comb \RI|conteudo[0]~feeder (
// Equation(s):
// \RI|conteudo[0]~feeder_combout  = \RDM|conteudo [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [0]),
	.cin(gnd),
	.combout(\RI|conteudo[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RI|conteudo[0]~feeder .lut_mask = 16'hFF00;
defparam \RI|conteudo[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N1
dffeas \RI|conteudo[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RI|conteudo[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[0] .is_wysiwyg = "true";
defparam \RI|conteudo[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y25_N5
dffeas \RI|conteudo[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[1] .is_wysiwyg = "true";
defparam \RI|conteudo[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N26
cycloneive_lcell_comb \RI|conteudo[2]~feeder (
// Equation(s):
// \RI|conteudo[2]~feeder_combout  = \RDM|conteudo [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [2]),
	.cin(gnd),
	.combout(\RI|conteudo[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RI|conteudo[2]~feeder .lut_mask = 16'hFF00;
defparam \RI|conteudo[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N27
dffeas \RI|conteudo[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RI|conteudo[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[2] .is_wysiwyg = "true";
defparam \RI|conteudo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y18_N28
cycloneive_lcell_comb \RI|conteudo[3]~feeder (
// Equation(s):
// \RI|conteudo[3]~feeder_combout  = \RDM|conteudo [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [3]),
	.cin(gnd),
	.combout(\RI|conteudo[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RI|conteudo[3]~feeder .lut_mask = 16'hFF00;
defparam \RI|conteudo[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y18_N29
dffeas \RI|conteudo[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RI|conteudo[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[3] .is_wysiwyg = "true";
defparam \RI|conteudo[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \RI|conteudo[4]~feeder (
// Equation(s):
// \RI|conteudo[4]~feeder_combout  = \RDM|conteudo [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RDM|conteudo [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RI|conteudo[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RI|conteudo[4]~feeder .lut_mask = 16'hF0F0;
defparam \RI|conteudo[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N13
dffeas \RI|conteudo[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RI|conteudo[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[4] .is_wysiwyg = "true";
defparam \RI|conteudo[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \RI|conteudo[5]~feeder (
// Equation(s):
// \RI|conteudo[5]~feeder_combout  = \RDM|conteudo [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [5]),
	.cin(gnd),
	.combout(\RI|conteudo[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RI|conteudo[5]~feeder .lut_mask = 16'hFF00;
defparam \RI|conteudo[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N3
dffeas \RI|conteudo[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RI|conteudo[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[5] .is_wysiwyg = "true";
defparam \RI|conteudo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N4
cycloneive_lcell_comb \RI|conteudo[6]~feeder (
// Equation(s):
// \RI|conteudo[6]~feeder_combout  = \RDM|conteudo [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [6]),
	.cin(gnd),
	.combout(\RI|conteudo[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RI|conteudo[6]~feeder .lut_mask = 16'hFF00;
defparam \RI|conteudo[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y17_N5
dffeas \RI|conteudo[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RI|conteudo[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[6] .is_wysiwyg = "true";
defparam \RI|conteudo[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N21
dffeas \RI|conteudo[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[7] .is_wysiwyg = "true";
defparam \RI|conteudo[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \RI|conteudo[8]~feeder (
// Equation(s):
// \RI|conteudo[8]~feeder_combout  = \RDM|conteudo [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RDM|conteudo [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RI|conteudo[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RI|conteudo[8]~feeder .lut_mask = 16'hF0F0;
defparam \RI|conteudo[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N21
dffeas \RI|conteudo[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RI|conteudo[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[8] .is_wysiwyg = "true";
defparam \RI|conteudo[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N8
cycloneive_lcell_comb \DECOD|Mux15~15 (
// Equation(s):
// \DECOD|Mux15~15_combout  = (\RI|conteudo [12] & (\RI|conteudo [13] & (\RI|conteudo [14] & \RI|conteudo [11])))

	.dataa(\RI|conteudo [12]),
	.datab(\RI|conteudo [13]),
	.datac(\RI|conteudo [14]),
	.datad(\RI|conteudo [11]),
	.cin(gnd),
	.combout(\DECOD|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~15 .lut_mask = 16'h8000;
defparam \DECOD|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N18
cycloneive_lcell_comb \DECOD|operacao[0] (
// Equation(s):
// \DECOD|operacao [0] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [0])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~15_combout )))

	.dataa(gnd),
	.datab(\DECOD|operacao [0]),
	.datac(\RI|conteudo[15]~clkctrl_outclk ),
	.datad(\DECOD|Mux15~15_combout ),
	.cin(gnd),
	.combout(\DECOD|operacao [0]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[0] .lut_mask = 16'hCFC0;
defparam \DECOD|operacao[0] .sum_lutc_input = "datac";
// synopsys translate_on

assign saida[0] = \saida[0]~output_o ;

assign saida[1] = \saida[1]~output_o ;

assign saida[2] = \saida[2]~output_o ;

assign saida[3] = \saida[3]~output_o ;

assign saida[4] = \saida[4]~output_o ;

assign saida[5] = \saida[5]~output_o ;

assign saida[6] = \saida[6]~output_o ;

assign saida[7] = \saida[7]~output_o ;

assign saida[8] = \saida[8]~output_o ;

assign saida[9] = \saida[9]~output_o ;

assign saida[10] = \saida[10]~output_o ;

assign saida[11] = \saida[11]~output_o ;

assign saida[12] = \saida[12]~output_o ;

assign saida[13] = \saida[13]~output_o ;

assign saida[14] = \saida[14]~output_o ;

assign saida[15] = \saida[15]~output_o ;

assign T0 = \T0~output_o ;

assign T1 = \T1~output_o ;

assign T2 = \T2~output_o ;

assign T3 = \T3~output_o ;

assign T4 = \T4~output_o ;

assign T5 = \T5~output_o ;

assign T6 = \T6~output_o ;

assign T7 = \T7~output_o ;

assign T8 = \T8~output_o ;

assign T9 = \T9~output_o ;

assign acumulador[0] = \acumulador[0]~output_o ;

assign acumulador[1] = \acumulador[1]~output_o ;

assign acumulador[2] = \acumulador[2]~output_o ;

assign acumulador[3] = \acumulador[3]~output_o ;

assign acumulador[4] = \acumulador[4]~output_o ;

assign acumulador[5] = \acumulador[5]~output_o ;

assign acumulador[6] = \acumulador[6]~output_o ;

assign acumulador[7] = \acumulador[7]~output_o ;

assign acumulador[8] = \acumulador[8]~output_o ;

assign acumulador[9] = \acumulador[9]~output_o ;

assign acumulador[10] = \acumulador[10]~output_o ;

assign acumulador[11] = \acumulador[11]~output_o ;

assign acumulador[12] = \acumulador[12]~output_o ;

assign acumulador[13] = \acumulador[13]~output_o ;

assign acumulador[14] = \acumulador[14]~output_o ;

assign acumulador[15] = \acumulador[15]~output_o ;

assign qMEM[0] = \qMEM[0]~output_o ;

assign qMEM[1] = \qMEM[1]~output_o ;

assign qMEM[2] = \qMEM[2]~output_o ;

assign qMEM[3] = \qMEM[3]~output_o ;

assign qMEM[4] = \qMEM[4]~output_o ;

assign qMEM[5] = \qMEM[5]~output_o ;

assign qMEM[6] = \qMEM[6]~output_o ;

assign qMEM[7] = \qMEM[7]~output_o ;

assign qMEM[8] = \qMEM[8]~output_o ;

assign qMEM[9] = \qMEM[9]~output_o ;

assign qMEM[10] = \qMEM[10]~output_o ;

assign qMEM[11] = \qMEM[11]~output_o ;

assign qMEM[12] = \qMEM[12]~output_o ;

assign qMEM[13] = \qMEM[13]~output_o ;

assign qMEM[14] = \qMEM[14]~output_o ;

assign qMEM[15] = \qMEM[15]~output_o ;

assign qREM[0] = \qREM[0]~output_o ;

assign qREM[1] = \qREM[1]~output_o ;

assign qREM[2] = \qREM[2]~output_o ;

assign qREM[3] = \qREM[3]~output_o ;

assign qREM[4] = \qREM[4]~output_o ;

assign qREM[5] = \qREM[5]~output_o ;

assign qREM[6] = \qREM[6]~output_o ;

assign qREM[7] = \qREM[7]~output_o ;

assign qREM[8] = \qREM[8]~output_o ;

assign qREM[9] = \qREM[9]~output_o ;

assign qREM[10] = \qREM[10]~output_o ;

assign qREM[11] = \qREM[11]~output_o ;

assign qREM[12] = \qREM[12]~output_o ;

assign qREM[13] = \qREM[13]~output_o ;

assign qREM[14] = \qREM[14]~output_o ;

assign qREM[15] = \qREM[15]~output_o ;

assign qRDM[0] = \qRDM[0]~output_o ;

assign qRDM[1] = \qRDM[1]~output_o ;

assign qRDM[2] = \qRDM[2]~output_o ;

assign qRDM[3] = \qRDM[3]~output_o ;

assign qRDM[4] = \qRDM[4]~output_o ;

assign qRDM[5] = \qRDM[5]~output_o ;

assign qRDM[6] = \qRDM[6]~output_o ;

assign qRDM[7] = \qRDM[7]~output_o ;

assign qRDM[8] = \qRDM[8]~output_o ;

assign qRDM[9] = \qRDM[9]~output_o ;

assign qRDM[10] = \qRDM[10]~output_o ;

assign qRDM[11] = \qRDM[11]~output_o ;

assign qRDM[12] = \qRDM[12]~output_o ;

assign qRDM[13] = \qRDM[13]~output_o ;

assign qRDM[14] = \qRDM[14]~output_o ;

assign qRDM[15] = \qRDM[15]~output_o ;

assign qRI[0] = \qRI[0]~output_o ;

assign qRI[1] = \qRI[1]~output_o ;

assign qRI[2] = \qRI[2]~output_o ;

assign qRI[3] = \qRI[3]~output_o ;

assign qRI[4] = \qRI[4]~output_o ;

assign qRI[5] = \qRI[5]~output_o ;

assign qRI[6] = \qRI[6]~output_o ;

assign qRI[7] = \qRI[7]~output_o ;

assign qRI[8] = \qRI[8]~output_o ;

assign qRI[9] = \qRI[9]~output_o ;

assign qRI[10] = \qRI[10]~output_o ;

assign qRI[11] = \qRI[11]~output_o ;

assign qRI[12] = \qRI[12]~output_o ;

assign qRI[13] = \qRI[13]~output_o ;

assign qRI[14] = \qRI[14]~output_o ;

assign qRI[15] = \qRI[15]~output_o ;

assign qPC[0] = \qPC[0]~output_o ;

assign qPC[1] = \qPC[1]~output_o ;

assign qPC[2] = \qPC[2]~output_o ;

assign qPC[3] = \qPC[3]~output_o ;

assign qPC[4] = \qPC[4]~output_o ;

assign qPC[5] = \qPC[5]~output_o ;

assign qPC[6] = \qPC[6]~output_o ;

assign qPC[7] = \qPC[7]~output_o ;

assign qPC[8] = \qPC[8]~output_o ;

assign qPC[9] = \qPC[9]~output_o ;

assign qPC[10] = \qPC[10]~output_o ;

assign qPC[11] = \qPC[11]~output_o ;

assign qPC[12] = \qPC[12]~output_o ;

assign qPC[13] = \qPC[13]~output_o ;

assign qPC[14] = \qPC[14]~output_o ;

assign qPC[15] = \qPC[15]~output_o ;

assign sNOP = \sNOP~output_o ;

assign sSTA = \sSTA~output_o ;

assign sLDA = \sLDA~output_o ;

assign sADD = \sADD~output_o ;

assign sSUB = \sSUB~output_o ;

assign sAND = \sAND~output_o ;

assign sOR = \sOR~output_o ;

assign sNOT = \sNOT~output_o ;

assign sJ = \sJ~output_o ;

assign sJN = \sJN~output_o ;

assign sJZ = \sJZ~output_o ;

assign sIN = \sIN~output_o ;

assign sOUT = \sOUT~output_o ;

assign sSHR = \sSHR~output_o ;

assign sSHL = \sSHL~output_o ;

assign sHLT = \sHLT~output_o ;

assign sDIR = \sDIR~output_o ;

assign sIND = \sIND~output_o ;

assign sIM = \sIM~output_o ;

assign sSOP = \sSOP~output_o ;

assign writeAC = \writeAC~output_o ;

assign writeN = \writeN~output_o ;

assign writeZ = \writeZ~output_o ;

assign writeRDM = \writeRDM~output_o ;

assign writeRI = \writeRI~output_o ;

assign writeOUT = \writeOUT~output_o ;

assign writeREM = \writeREM~output_o ;

assign writeMEM = \writeMEM~output_o ;

assign selectREM = \selectREM~output_o ;

assign incrementPC = \incrementPC~output_o ;

assign selectRDM[0] = \selectRDM[0]~output_o ;

assign selectRDM[1] = \selectRDM[1]~output_o ;

assign opULA[0] = \opULA[0]~output_o ;

assign opULA[1] = \opULA[1]~output_o ;

assign opULA[2] = \opULA[2]~output_o ;

endmodule
