/* Opcode table for m680[012346]0/m6888[12]/m68851/mcf5200.
   Copyright (C) 1989-2022 Free Software Foundation, Inc.

   This file is part of the GNU opcodes library.

   This library is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 3, or (at your option)
   any later version.

   It is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
   License for more details.

   You should have received a copy of the GNU General Public License
   along with this file; see the file COPYING.  If not, write to the
   Free Software Foundation, 51 Franklin Street - Fifth Floor, Boston,
   MA 02110-1301, USA.  */

//#include "sysdep.h"
//#include "opcode/m68k.h"
#include "m68k.h"
#include "m68k-dis.h"

#define one(x) ((unsigned int) (x) << 16)
#define two(x, y) (((unsigned int) (x) << 16) + (y))

/* The assembler requires that all instances of the same mnemonic must
   be consecutive.  If they aren't, the assembler will bomb at
   runtime.  */

/* Format strings consist of pairs of characters.  The first describes
   the type of the operand and the second describes the encoding.
   include/opcodes/m68k.h describes them in detail.  */

const struct m68k_opcode m68k_opcodes[] =
{
{"abcd", 2,	one(0140400),	one(0170770), "DsDd", m68000up, dis_nonbranch },
{"abcd", 2,	one(0140410),	one(0170770), "-s-d", m68000up, dis_nonbranch },

{"addaw", 2,	one(0150300),	one(0170700), "*wAd", m68000up, dis_nonbranch },
{"addal", 2,	one(0150700),	one(0170700), "*lAd", m68000up | mcfisa_a, dis_nonbranch },

{"addib", 4,	one(0003000),	one(0177700), "#b$s", m68000up, dis_nonbranch },
{"addiw", 4,	one(0003100),	one(0177700), "#w$s", m68000up, dis_nonbranch },
{"addil", 6,	one(0003200),	one(0177700), "#l$s", m68000up, dis_nonbranch },
{"addil", 6,	one(0003200),	one(0177700), "#lDs", mcfisa_a, dis_nonbranch },

{"addqb", 2,	one(0050000),	one(0170700), "Qd$b", m68000up, dis_nonbranch },
{"addqw", 2,	one(0050100),	one(0170700), "Qd%w", m68000up, dis_nonbranch },
{"addql", 2,	one(0050200),	one(0170700), "Qd%l", m68000up | mcfisa_a, dis_nonbranch },

/* The add opcode can generate the adda, addi, and addq instructions.  */
{"addb", 2,	one(0050000),	one(0170700), "Qd$b", m68000up, dis_nonbranch },
{"addb", 4,	one(0003000),	one(0177700), "#b$s", m68000up, dis_nonbranch },
{"addb", 2,	one(0150000),	one(0170700), ";bDd", m68000up, dis_nonbranch },
{"addb", 2,	one(0150400),	one(0170700), "Dd~b", m68000up, dis_nonbranch },
{"addw", 2,	one(0050100),	one(0170700), "Qd%w", m68000up, dis_nonbranch },
{"addw", 2,	one(0150300),	one(0170700), "*wAd", m68000up, dis_nonbranch },
{"addw", 4,	one(0003100),	one(0177700), "#w$s", m68000up, dis_nonbranch },
{"addw", 2,	one(0150100),	one(0170700), "*wDd", m68000up, dis_nonbranch },
{"addw", 2,	one(0150500),	one(0170700), "Dd~w", m68000up, dis_nonbranch },
{"addl", 2,	one(0050200),	one(0170700), "Qd%l", m68000up | mcfisa_a, dis_nonbranch },
{"addl", 6,	one(0003200),	one(0177700), "#l$s", m68000up, dis_nonbranch },
{"addl", 6,	one(0003200),	one(0177700), "#lDs", mcfisa_a, dis_nonbranch },
{"addl", 2,	one(0150700),	one(0170700), "*lAd", m68000up | mcfisa_a, dis_nonbranch },
{"addl", 2,	one(0150200),	one(0170700), "*lDd", m68000up | mcfisa_a, dis_nonbranch },
{"addl", 2,	one(0150600),	one(0170700), "Dd~l", m68000up | mcfisa_a, dis_nonbranch },

{"addxb", 2,	one(0150400),	one(0170770), "DsDd", m68000up, dis_nonbranch },
{"addxb", 2,	one(0150410),	one(0170770), "-s-d", m68000up, dis_nonbranch },
{"addxw", 2,	one(0150500),	one(0170770), "DsDd", m68000up, dis_nonbranch },
{"addxw", 2,	one(0150510),	one(0170770), "-s-d", m68000up, dis_nonbranch },
{"addxl", 2,	one(0150600),	one(0170770), "DsDd", m68000up | mcfisa_a, dis_nonbranch },
{"addxl", 2,	one(0150610),	one(0170770), "-s-d", m68000up, dis_nonbranch },

{"andib", 4,	one(0001000),	one(0177700), "#b$s", m68000up, dis_nonbranch },
{"andib", 4,	one(0001074),	one(0177777), "#bCs", m68000up, dis_nonbranch },
{"andiw", 4,	one(0001100),	one(0177700), "#w$s", m68000up, dis_nonbranch },
{"andiw", 4,	one(0001174),	one(0177777), "#wSs", m68000up, dis_nonbranch },
{"andil", 6,	one(0001200),	one(0177700), "#l$s", m68000up, dis_nonbranch },
{"andil", 6,	one(0001200),	one(0177700), "#lDs", mcfisa_a, dis_nonbranch },
{"andi", 4,	one(0001100),	one(0177700), "#w$s", m68000up, dis_nonbranch },
{"andi", 4,	one(0001074),	one(0177777), "#bCs", m68000up, dis_nonbranch },
{"andi", 4,	one(0001174),	one(0177777), "#wSs", m68000up, dis_nonbranch },

/* The and opcode can generate the andi instruction.  */
{"andb", 4,	one(0001000),	one(0177700), "#b$s", m68000up, dis_nonbranch },
{"andb", 4,	one(0001074),	one(0177777), "#bCs", m68000up, dis_nonbranch },
{"andb", 2,	one(0140000),	one(0170700), ";bDd", m68000up, dis_nonbranch },
{"andb", 2,	one(0140400),	one(0170700), "Dd~b", m68000up, dis_nonbranch },
{"andw", 4,	one(0001100),	one(0177700), "#w$s", m68000up, dis_nonbranch },
{"andw", 4,	one(0001174),	one(0177777), "#wSs", m68000up, dis_nonbranch },
{"andw", 2,	one(0140100),	one(0170700), ";wDd", m68000up, dis_nonbranch },
{"andw", 2,	one(0140500),	one(0170700), "Dd~w", m68000up, dis_nonbranch },
{"andl", 6,	one(0001200),	one(0177700), "#l$s", m68000up, dis_nonbranch },
{"andl", 6,	one(0001200),	one(0177700), "#lDs", mcfisa_a, dis_nonbranch },
{"andl", 2,	one(0140200),	one(0170700), ";lDd", m68000up | mcfisa_a, dis_nonbranch },
{"andl", 2,	one(0140600),	one(0170700), "Dd~l", m68000up | mcfisa_a, dis_nonbranch },
{"and", 4,	one(0001100),	one(0177700), "#w$w", m68000up, dis_nonbranch },
{"and", 4,	one(0001074),	one(0177777), "#bCs", m68000up, dis_nonbranch },
{"and", 4,	one(0001174),	one(0177777), "#wSs", m68000up, dis_nonbranch },
{"and", 2,	one(0140100),	one(0170700), ";wDd", m68000up, dis_nonbranch },
{"and", 2,	one(0140500),	one(0170700), "Dd~w", m68000up, dis_nonbranch },

{"aslb", 2,	one(0160400),	one(0170770), "QdDs", m68000up, dis_nonbranch },
{"aslb", 2,	one(0160440),	one(0170770), "DdDs", m68000up, dis_nonbranch },
{"aslw", 2,	one(0160500),	one(0170770), "QdDs", m68000up, dis_nonbranch },
{"aslw", 2,	one(0160540),	one(0170770), "DdDs", m68000up, dis_nonbranch },
{"aslw", 2,	one(0160700),	one(0177700), "~s",   m68000up, dis_nonbranch },
{"asll", 2,	one(0160600),	one(0170770), "QdDs", m68000up | mcfisa_a, dis_nonbranch },
{"asll", 2,	one(0160640),	one(0170770), "DdDs", m68000up | mcfisa_a, dis_nonbranch },

{"asrb", 2,	one(0160000),	one(0170770), "QdDs", m68000up, dis_nonbranch },
{"asrb", 2,	one(0160040),	one(0170770), "DdDs", m68000up, dis_nonbranch },
{"asrw", 2,	one(0160100),	one(0170770), "QdDs", m68000up, dis_nonbranch },
{"asrw", 2,	one(0160140),	one(0170770), "DdDs", m68000up, dis_nonbranch },
{"asrw", 2,	one(0160300),	one(0177700), "~s",   m68000up, dis_nonbranch },
{"asrl", 2,	one(0160200),	one(0170770), "QdDs", m68000up | mcfisa_a, dis_nonbranch },
{"asrl", 2,	one(0160240),	one(0170770), "DdDs", m68000up | mcfisa_a, dis_nonbranch },

{"bhiw", 2,	one(0061000),	one(0177777), "BW", m68000up | mcfisa_a, dis_condbranch },
{"blsw", 2,	one(0061400),	one(0177777), "BW", m68000up | mcfisa_a, dis_condbranch },
{"bccw", 2,	one(0062000),	one(0177777), "BW", m68000up | mcfisa_a, dis_condbranch },
{"bcsw", 2,	one(0062400),	one(0177777), "BW", m68000up | mcfisa_a, dis_condbranch },
{"bnew", 2,	one(0063000),	one(0177777), "BW", m68000up | mcfisa_a, dis_condbranch },
{"beqw", 2,	one(0063400),	one(0177777), "BW", m68000up | mcfisa_a, dis_condbranch },
{"bvcw", 2,	one(0064000),	one(0177777), "BW", m68000up | mcfisa_a, dis_condbranch },
{"bvsw", 2,	one(0064400),	one(0177777), "BW", m68000up | mcfisa_a, dis_condbranch },
{"bplw", 2,	one(0065000),	one(0177777), "BW", m68000up | mcfisa_a, dis_condbranch },
{"bmiw", 2,	one(0065400),	one(0177777), "BW", m68000up | mcfisa_a, dis_condbranch },
{"bgew", 2,	one(0066000),	one(0177777), "BW", m68000up | mcfisa_a, dis_condbranch },
{"bltw", 2,	one(0066400),	one(0177777), "BW", m68000up | mcfisa_a, dis_condbranch },
{"bgtw", 2,	one(0067000),	one(0177777), "BW", m68000up | mcfisa_a, dis_condbranch },
{"blew", 2,	one(0067400),	one(0177777), "BW", m68000up | mcfisa_a, dis_condbranch },

{"bhil", 2,	one(0061377),	one(0177777), "BL", m68020up | cpu32 | fido_a | mcfisa_b | mcfisa_c, dis_condbranch },
{"blsl", 2,	one(0061777),	one(0177777), "BL", m68020up | cpu32 | fido_a | mcfisa_b | mcfisa_c, dis_condbranch },
{"bccl", 2,	one(0062377),	one(0177777), "BL", m68020up | cpu32 | fido_a | mcfisa_b | mcfisa_c, dis_condbranch },
{"bcsl", 2,	one(0062777),	one(0177777), "BL", m68020up | cpu32 | fido_a | mcfisa_b | mcfisa_c, dis_condbranch },
{"bnel", 2,	one(0063377),	one(0177777), "BL", m68020up | cpu32 | fido_a | mcfisa_b | mcfisa_c, dis_condbranch },
{"beql", 2,	one(0063777),	one(0177777), "BL", m68020up | cpu32 | fido_a | mcfisa_b | mcfisa_c, dis_condbranch },
{"bvcl", 2,	one(0064377),	one(0177777), "BL", m68020up | cpu32 | fido_a | mcfisa_b | mcfisa_c, dis_condbranch },
{"bvsl", 2,	one(0064777),	one(0177777), "BL", m68020up | cpu32 | fido_a | mcfisa_b | mcfisa_c, dis_condbranch },
{"bpll", 2,	one(0065377),	one(0177777), "BL", m68020up | cpu32 | fido_a | mcfisa_b | mcfisa_c, dis_condbranch },
{"bmil", 2,	one(0065777),	one(0177777), "BL", m68020up | cpu32 | fido_a | mcfisa_b | mcfisa_c, dis_condbranch },
{"bgel", 2,	one(0066377),	one(0177777), "BL", m68020up | cpu32 | fido_a | mcfisa_b | mcfisa_c, dis_condbranch },
{"bltl", 2,	one(0066777),	one(0177777), "BL", m68020up | cpu32 | fido_a | mcfisa_b | mcfisa_c, dis_condbranch },
{"bgtl", 2,	one(0067377),	one(0177777), "BL", m68020up | cpu32 | fido_a | mcfisa_b | mcfisa_c, dis_condbranch },
{"blel", 2,	one(0067777),	one(0177777), "BL", m68020up | cpu32 | fido_a | mcfisa_b | mcfisa_c, dis_condbranch },

{"bhis", 2,	one(0061000),	one(0177400), "BB", m68000up | mcfisa_a, dis_condbranch },
{"blss", 2,	one(0061400),	one(0177400), "BB", m68000up | mcfisa_a, dis_condbranch },
{"bccs", 2,	one(0062000),	one(0177400), "BB", m68000up | mcfisa_a, dis_condbranch },
{"bcss", 2,	one(0062400),	one(0177400), "BB", m68000up | mcfisa_a, dis_condbranch },
{"bnes", 2,	one(0063000),	one(0177400), "BB", m68000up | mcfisa_a, dis_condbranch },
{"beqs", 2,	one(0063400),	one(0177400), "BB", m68000up | mcfisa_a, dis_condbranch },
{"bvcs", 2,	one(0064000),	one(0177400), "BB", m68000up | mcfisa_a, dis_condbranch },
{"bvss", 2,	one(0064400),	one(0177400), "BB", m68000up | mcfisa_a, dis_condbranch },
{"bpls", 2,	one(0065000),	one(0177400), "BB", m68000up | mcfisa_a, dis_condbranch },
{"bmis", 2,	one(0065400),	one(0177400), "BB", m68000up | mcfisa_a, dis_condbranch },
{"bges", 2,	one(0066000),	one(0177400), "BB", m68000up | mcfisa_a, dis_condbranch },
{"blts", 2,	one(0066400),	one(0177400), "BB", m68000up | mcfisa_a, dis_condbranch },
{"bgts", 2,	one(0067000),	one(0177400), "BB", m68000up | mcfisa_a, dis_condbranch },
{"bles", 2,	one(0067400),	one(0177400), "BB", m68000up | mcfisa_a, dis_condbranch },

{"jhi", 2,	one(0061000),	one(0177400), "Bg", m68000up | mcfisa_a, dis_condbranch },
{"jls", 2,	one(0061400),	one(0177400), "Bg", m68000up | mcfisa_a, dis_condbranch },
{"jcc", 2,	one(0062000),	one(0177400), "Bg", m68000up | mcfisa_a, dis_condbranch },
{"jcs", 2,	one(0062400),	one(0177400), "Bg", m68000up | mcfisa_a, dis_condbranch },
{"jne", 2,	one(0063000),	one(0177400), "Bg", m68000up | mcfisa_a, dis_condbranch },
{"jeq", 2,	one(0063400),	one(0177400), "Bg", m68000up | mcfisa_a, dis_condbranch },
{"jvc", 2,	one(0064000),	one(0177400), "Bg", m68000up | mcfisa_a, dis_condbranch },
{"jvs", 2,	one(0064400),	one(0177400), "Bg", m68000up | mcfisa_a, dis_condbranch },
{"jpl", 2,	one(0065000),	one(0177400), "Bg", m68000up | mcfisa_a, dis_condbranch },
{"jmi", 2,	one(0065400),	one(0177400), "Bg", m68000up | mcfisa_a, dis_condbranch },
{"jge", 2,	one(0066000),	one(0177400), "Bg", m68000up | mcfisa_a, dis_condbranch },
{"jlt", 2,	one(0066400),	one(0177400), "Bg", m68000up | mcfisa_a, dis_condbranch },
{"jgt", 2,	one(0067000),	one(0177400), "Bg", m68000up | mcfisa_a, dis_condbranch },
{"jle", 2,	one(0067400),	one(0177400), "Bg", m68000up | mcfisa_a, dis_condbranch },

{"bchg", 2,	one(0000500),	one(0170700), "Dd$s", m68000up | mcfisa_a, dis_nonbranch },
{"bchg", 4,	one(0004100),	one(0177700), "#b$s", m68000up, dis_nonbranch },
{"bchg", 4,	one(0004100),	one(0177700), "#bqs", mcfisa_a, dis_nonbranch },

{"bclr", 2,	one(0000600),	one(0170700), "Dd$s", m68000up | mcfisa_a, dis_nonbranch },
{"bclr", 4,	one(0004200),	one(0177700), "#b$s", m68000up, dis_nonbranch },
{"bclr", 4,	one(0004200),	one(0177700), "#bqs", mcfisa_a, dis_nonbranch },

{"bfchg", 4,	two(0165300, 0), two(0177700, 0170000),	"?sO2O3",   m68020up, dis_nonbranch },
{"bfclr", 4,	two(0166300, 0), two(0177700, 0170000),	"?sO2O3",   m68020up, dis_nonbranch },
{"bfexts", 4,	two(0165700, 0), two(0177700, 0100000),	"/sO2O3D1", m68020up, dis_nonbranch },
{"bfextu", 4,	two(0164700, 0), two(0177700, 0100000),	"/sO2O3D1", m68020up, dis_nonbranch },
{"bfffo", 4,	two(0166700, 0), two(0177700, 0100000),	"/sO2O3D1", m68020up, dis_nonbranch },
{"bfins", 4,	two(0167700, 0), two(0177700, 0100000),	"D1?sO2O3", m68020up, dis_nonbranch },
{"bfset", 4,	two(0167300, 0), two(0177700, 0170000),	"?sO2O3",   m68020up, dis_nonbranch },
{"bftst", 4,	two(0164300, 0), two(0177700, 0170000),	"/sO2O3",   m68020up, dis_nonbranch },

{"bgnd", 2,	one(0045372),	one(0177777), "", cpu32 | fido_a, dis_nonbranch },

{"bitrev", 2,	one(0000300),	one(0177770), "Ds", mcfisa_aa | mcfisa_c, dis_nonbranch },

{"bkpt", 2,	one(0044110),	one(0177770), "ts", m68010up, dis_nonbranch },

{"braw", 2,	one(0060000),	one(0177777), "BW", m68000up | mcfisa_a, dis_branch },
{"bral", 2,	one(0060377),	one(0177777), "BL", m68020up | cpu32 | fido_a | mcfisa_b, dis_branch },
{"bras", 2,	one(0060000),	one(0177400), "BB", m68000up | mcfisa_a, dis_branch },

{"bset", 2,	one(0000700),	one(0170700), "Dd$s", m68000up | mcfisa_a, dis_nonbranch },
{"bset", 2,	one(0000700),	one(0170700), "Ddvs", mcfisa_a, dis_nonbranch },
{"bset", 4,	one(0004300),	one(0177700), "#b$s", m68000up, dis_nonbranch },
{"bset", 4,	one(0004300),	one(0177700), "#bqs", mcfisa_a, dis_nonbranch },

{"bsrw", 2,	one(0060400),	one(0177777), "BW", m68000up | mcfisa_a, dis_jsr },
{"bsrl", 2,	one(0060777),	one(0177777), "BL", m68020up | cpu32 | fido_a | mcfisa_b | mcfisa_c, dis_jsr },
{"bsrs", 2,	one(0060400),	one(0177400), "BB", m68000up | mcfisa_a, dis_jsr },

{"btst", 2,	one(0000400),	one(0170700), "Dd;b", m68000up | mcfisa_a, dis_nonbranch },
{"btst", 4,	one(0004000),	one(0177700), "#b@s", m68000up, dis_nonbranch },
{"btst", 4,	one(0004000),	one(0177700), "#bqs", mcfisa_a, dis_nonbranch },

{"byterev", 2,	one(0001300),	one(0177770), "Ds", mcfisa_aa | mcfisa_c, dis_nonbranch},

{"callm", 4,	one(0003300),	one(0177700), "#b!s", m68020, dis_nonbranch },

{"cas2w", 6,    two(0006374,0), two(0177777,0007070), "D3D6D2D5r1r4", m68020up, dis_nonbranch },
{"cas2w", 6,    two(0006374,0), two(0177777,0007070), "D3D6D2D5R1R4", m68020up, dis_nonbranch },
{"cas2l", 6,    two(0007374,0), two(0177777,0007070), "D3D6D2D5r1r4", m68020up, dis_nonbranch },
{"cas2l", 6,    two(0007374,0), two(0177777,0007070), "D3D6D2D5R1R4", m68020up, dis_nonbranch },

{"casb", 4,	two(0005300, 0), two(0177700, 0177070),	"D3D2~s", m68020up, dis_nonbranch },
{"casw", 4,	two(0006300, 0), two(0177700, 0177070),	"D3D2~s", m68020up, dis_nonbranch },
{"casl", 4,	two(0007300, 0), two(0177700, 0177070),	"D3D2~s", m68020up, dis_nonbranch },

{"chk2b", 4, 	two(0000300,0004000), two(0177700,07777), "!sR1", m68020up | cpu32 | fido_a, dis_nonbranch },
{"chk2w", 4, 	two(0001300,0004000),	two(0177700,07777), "!sR1", m68020up | cpu32 | fido_a, dis_nonbranch },
{"chk2l", 4, 	two(0002300,0004000),	two(0177700,07777), "!sR1", m68020up | cpu32 | fido_a, dis_nonbranch },

{"chkl", 2,	one(0040400),		one(0170700), ";lDd", m68020up, dis_nonbranch },
// {"chkw", 2,	one(0040600),		one(0170700), ";wDd", m68020up, dis_nonbranch },
{"chkw", 2,    one(0040600),        one(0170700), ";wDd", m68000up, dis_nonbranch }, // DIRK

#define SCOPE_LINE (0x1 << 3)
#define SCOPE_PAGE (0x2 << 3)
#define SCOPE_ALL  (0x3 << 3)

{"cinva", 2,	one(0xf400|SCOPE_ALL),  one(0xff38), "ce",   m68040up, dis_nonbranch },
{"cinvl", 2,	one(0xf400|SCOPE_LINE), one(0xff38), "ceas", m68040up, dis_nonbranch },
{"cinvp", 2,	one(0xf400|SCOPE_PAGE), one(0xff38), "ceas", m68040up, dis_nonbranch },

{"cpusha", 2,	one(0xf420|SCOPE_ALL),  one(0xff38), "ce",   m68040up, dis_nonbranch },
{"cpushl", 2,	one(0xf420|SCOPE_LINE), one(0xff38), "ceas", m68040up | mcfisa_a, dis_nonbranch },
{"cpushp", 2,	one(0xf420|SCOPE_PAGE), one(0xff38), "ceas", m68040up, dis_nonbranch },

#undef SCOPE_LINE
#undef SCOPE_PAGE
#undef SCOPE_ALL

{"clrb", 2,	one(0041000),	one(0177700), "$s", m68000up | mcfisa_a, dis_nonbranch },
{"clrw", 2,	one(0041100),	one(0177700), "$s", m68000up | mcfisa_a, dis_nonbranch },
{"clrl", 2,	one(0041200),	one(0177700), "$s", m68000up | mcfisa_a, dis_nonbranch },

{"cmp2b", 4,	two(0000300,0), two(0177700,07777), "!sR1", m68020up | cpu32 | fido_a, dis_nonbranch },
{"cmp2w", 4,	two(0001300,0),	two(0177700,07777), "!sR1", m68020up | cpu32 | fido_a, dis_nonbranch },
{"cmp2l", 4,	two(0002300,0),	two(0177700,07777), "!sR1", m68020up | cpu32 | fido_a, dis_nonbranch },

{"cmpaw", 2,	one(0130300),	one(0170700), "*wAd", m68000up, dis_nonbranch },
{"cmpal", 2,	one(0130700),	one(0170700), "*lAd", m68000up | mcfisa_a, dis_nonbranch },
{"cmpib", 4,	one(0006000),	one(0177700), "#b$s", m68000 | m68010, dis_nonbranch },
{"cmpib", 4,	one(0006000),	one(0177700), "#b@s", m68020up | cpu32 | fido_a, dis_nonbranch },
{"cmpib", 4,	one(0006000),	one(0177700), "#bDs", mcfisa_b | mcfisa_c, dis_nonbranch },
{"cmpiw", 4,	one(0006100),	one(0177700), "#w$s", m68000 | m68010, dis_nonbranch },
{"cmpiw", 4,	one(0006100),	one(0177700), "#w@s", m68020up | cpu32 | fido_a, dis_nonbranch },
{"cmpiw", 4,	one(0006100),	one(0177700), "#wDs", mcfisa_b | mcfisa_c, dis_nonbranch },
{"cmpil", 6,    one(0006200),    one(0177700), "#l$s", m68000, dis_nonbranch },
{"cmpil", 6,    one(0006200),    one(0177700), "#l@s", m68010up | cpu32 | fido_a, dis_nonbranch },
{"cmpil", 6,	one(0006200),	one(0177700), "#lDs", mcfisa_a, dis_nonbranch },

{"cmpmb", 2,	one(0130410),	one(0170770), "+s+d", m68000up, dis_nonbranch },
{"cmpmw", 2,	one(0130510),	one(0170770), "+s+d", m68000up, dis_nonbranch },
{"cmpml", 2,	one(0130610),	one(0170770), "+s+d", m68000up, dis_nonbranch },

/* The cmp opcode can generate the cmpa, cmpm, and cmpi instructions.  */
{"cmpb", 4,	one(0006000),	one(0177700), "#b$s", m68000 | m68010, dis_nonbranch },
{"cmpb", 4,	one(0006000),	one(0177700), "#b@s", m68020up | cpu32 | fido_a, dis_nonbranch },
{"cmpb", 4,	one(0006000),	one(0177700), "#bDs", mcfisa_b | mcfisa_c, dis_nonbranch },
{"cmpb", 2,	one(0130410),	one(0170770), "+s+d", m68000up, dis_nonbranch },
{"cmpb", 2,	one(0130000),	one(0170700), ";bDd", m68000up, dis_nonbranch },
{"cmpb", 2,	one(0130000),	one(0170700), "*bDd", mcfisa_b | mcfisa_c, dis_nonbranch },
{"cmpw", 2,	one(0130300),	one(0170700), "*wAd", m68000up, dis_nonbranch },
{"cmpw", 4,	one(0006100),	one(0177700), "#w$s", m68000 | m68010 , dis_nonbranch},
{"cmpw", 4,	one(0006100),	one(0177700), "#w@s", m68020up | cpu32 | fido_a, dis_nonbranch },
{"cmpw", 4,	one(0006100),	one(0177700), "#wDs", mcfisa_b | mcfisa_c, dis_nonbranch },
{"cmpw", 2,	one(0130510),	one(0170770), "+s+d", m68000up, dis_nonbranch },
{"cmpw", 2,	one(0130100),	one(0170700), "*wDd", m68000up | mcfisa_b | mcfisa_c, dis_nonbranch },
{"cmpl", 2,	one(0130700),	one(0170700), "*lAd", m68000up | mcfisa_a, dis_nonbranch },
{"cmpl", 6,	one(0006200),	one(0177700), "#l$s", m68000 | m68010, dis_nonbranch },
{"cmpl", 6,	one(0006200),	one(0177700), "#l@s", m68020up | cpu32 | fido_a, dis_nonbranch },
{"cmpl", 6,	one(0006200),	one(0177700), "#lDs", mcfisa_a, dis_nonbranch },
{"cmpl", 2,	one(0130610),	one(0170770), "+s+d", m68000up, dis_nonbranch },
{"cmpl", 2,	one(0130200),	one(0170700), "*lDd", m68000up | mcfisa_a, dis_nonbranch },

{"cp0bcbusy",2, one (0176300), one (01777770), "BW", mcfisa_a, dis_nonbranch },
{"cp1bcbusy",2, one (0177300), one (01777770), "BW", mcfisa_a, dis_nonbranch },
{"cp0nop",   4, two (0176000,0), two (01777477,0170777), "jE", mcfisa_a, dis_nonbranch },
{"cp1nop",   4, two (0177000,0), two (01777477,0170777), "jE", mcfisa_a, dis_nonbranch },
/* These all have 2 opcode words, but no fixed bits in the second
   word.  We use a leading ' ' in the args string to indicate the
   extra opcode word.  */
{"cp0ldb",   6, one (0176000), one (01777700), ".pwR1jEK3", mcfisa_a, dis_nonbranch },
{"cp1ldb",   6, one (0177000), one (01777700), ".pwR1jEK3", mcfisa_a, dis_nonbranch },
{"cp0ldw",   6, one (0176100), one (01777700), ".pwR1jEK3", mcfisa_a, dis_nonbranch },
{"cp1ldw",   6, one (0177100), one (01777700), ".pwR1jEK3", mcfisa_a, dis_nonbranch },
{"cp0ldl",   6, one (0176200), one (01777700), ".pwR1jEK3", mcfisa_a, dis_nonbranch },
{"cp1ldl",   6, one (0177200), one (01777700), ".pwR1jEK3", mcfisa_a, dis_nonbranch },
{"cp0ld",    6, one (0176200), one (01777700), ".pwR1jEK3", mcfisa_a, dis_nonbranch },
{"cp1ld",    6, one (0177200), one (01777700), ".pwR1jEK3", mcfisa_a, dis_nonbranch },
{"cp0stb",   6, one (0176400), one (01777700), ".R1pwjEK3", mcfisa_a, dis_nonbranch },
{"cp1stb",   6, one (0177400), one (01777700), ".R1pwjEK3", mcfisa_a, dis_nonbranch },
{"cp0stw",   6, one (0176500), one (01777700), ".R1pwjEK3", mcfisa_a, dis_nonbranch },
{"cp1stw",   6, one (0177500), one (01777700), ".R1pwjEK3", mcfisa_a, dis_nonbranch },
{"cp0stl",   6, one (0176600), one (01777700), ".R1pwjEK3", mcfisa_a, dis_nonbranch },
{"cp1stl",   6, one (0177600), one (01777700), ".R1pwjEK3", mcfisa_a, dis_nonbranch },
{"cp0st",    6, one (0176600), one (01777700), ".R1pwjEK3", mcfisa_a, dis_nonbranch },
{"cp1st",    6, one (0177600), one (01777700), ".R1pwjEK3", mcfisa_a, dis_nonbranch },

{"dbcc", 2,	one(0052310),	one(0177770), "DsBw", m68000up , dis_condbranch },
{"dbcs", 2,	one(0052710),	one(0177770), "DsBw", m68000up , dis_condbranch },
{"dbeq", 2,	one(0053710),	one(0177770), "DsBw", m68000up , dis_condbranch },
{"dbf", 2,	one(0050710),	one(0177770), "DsBw", m68000up , dis_condbranch },
{"dbge", 2,	one(0056310),	one(0177770), "DsBw", m68000up , dis_condbranch },
{"dbgt", 2,	one(0057310),	one(0177770), "DsBw", m68000up , dis_condbranch },
{"dbhi", 2,	one(0051310),	one(0177770), "DsBw", m68000up , dis_condbranch },
{"dble", 2,	one(0057710),	one(0177770), "DsBw", m68000up , dis_condbranch },
{"dbls", 2,	one(0051710),	one(0177770), "DsBw", m68000up , dis_condbranch },
{"dblt", 2,	one(0056710),	one(0177770), "DsBw", m68000up , dis_condbranch },
{"dbmi", 2,	one(0055710),	one(0177770), "DsBw", m68000up , dis_condbranch },
{"dbne", 2,	one(0053310),	one(0177770), "DsBw", m68000up , dis_condbranch },
{"dbpl", 2,	one(0055310),	one(0177770), "DsBw", m68000up , dis_condbranch },
{"dbt", 2,	one(0050310),	one(0177770), "DsBw", m68000up , dis_condbranch },
{"dbvc", 2,	one(0054310),	one(0177770), "DsBw", m68000up , dis_condbranch },
{"dbvs", 2,	one(0054710),	one(0177770), "DsBw", m68000up , dis_condbranch },

{"divsw", 2,	one(0100700),	one(0170700), ";wDd", m68000up | mcfhwdiv , dis_nonbranch },

{"divsl", 4, 	two(0046100,0006000),two(0177700,0107770),";lD3D1", m68020up | cpu32 | fido_a , dis_nonbranch },
{"divsl", 4, 	two(0046100,0004000),two(0177700,0107770),";lDD",   m68020up | cpu32 | fido_a , dis_nonbranch },
{"divsl", 4, 	two(0046100,0004000),two(0177700,0107770),"qsDD",   mcfhwdiv , dis_nonbranch },

{"divsll", 4, 	two(0046100,0004000),two(0177700,0107770),";lD3D1",m68020up | cpu32 | fido_a , dis_nonbranch },
{"divsll", 4, 	two(0046100,0004000),two(0177700,0107770),";lDD",  m68020up | cpu32 | fido_a , dis_nonbranch },

{"divuw", 2,	one(0100300),		one(0170700), ";wDd", m68000up | mcfhwdiv , dis_nonbranch },

{"divul", 4,	two(0046100,0002000),two(0177700,0107770),";lD3D1", m68020up | cpu32 | fido_a , dis_nonbranch },
{"divul", 4,	two(0046100,0000000),two(0177700,0107770),";lDD",   m68020up | cpu32 | fido_a , dis_nonbranch },
{"divul", 4,	two(0046100,0000000),two(0177700,0107770),"qsDD",   mcfhwdiv , dis_nonbranch },

{"divull", 4,	two(0046100,0000000),two(0177700,0107770),";lD3D1",m68020up | cpu32 | fido_a , dis_nonbranch },
{"divull", 4,	two(0046100,0000000),two(0177700,0107770),";lDD",  m68020up | cpu32 | fido_a , dis_nonbranch },

{"eorib", 4,	one(0005000),	one(0177700), "#b$s", m68000up , dis_nonbranch },
{"eorib", 4,	one(0005074),	one(0177777), "#bCs", m68000up , dis_nonbranch },
{"eoriw", 4,	one(0005100),	one(0177700), "#w$s", m68000up , dis_nonbranch },
{"eoriw", 4,	one(0005174),	one(0177777), "#wSs", m68000up , dis_nonbranch },
{"eoril", 6,	one(0005200),	one(0177700), "#l$s", m68000up , dis_nonbranch },
{"eoril", 6,	one(0005200),	one(0177700), "#lDs", mcfisa_a , dis_nonbranch },
{"eori", 4,	one(0005074),	one(0177777), "#bCs", m68000up , dis_nonbranch },
{"eori", 4,	one(0005174),	one(0177777), "#wSs", m68000up , dis_nonbranch },
{"eori", 4,	one(0005100),	one(0177700), "#w$s", m68000up , dis_nonbranch },

/* The eor opcode can generate the eori instruction.  */
{"eorb", 4,	one(0005000),	one(0177700), "#b$s", m68000up , dis_nonbranch },
{"eorb", 4,	one(0005074),	one(0177777), "#bCs", m68000up , dis_nonbranch },
{"eorb", 2,	one(0130400),	one(0170700), "Dd$s", m68000up , dis_nonbranch },
{"eorw", 4,	one(0005100),	one(0177700), "#w$s", m68000up , dis_nonbranch },
{"eorw", 4,	one(0005174),	one(0177777), "#wSs", m68000up , dis_nonbranch },
{"eorw", 2,	one(0130500),	one(0170700), "Dd$s", m68000up , dis_nonbranch },
{"eorl", 6,	one(0005200),	one(0177700), "#l$s", m68000up , dis_nonbranch },
{"eorl", 6,	one(0005200),	one(0177700), "#lDs", mcfisa_a , dis_nonbranch },
{"eorl", 2,	one(0130600),	one(0170700), "Dd$s", m68000up | mcfisa_a , dis_nonbranch },
{"eor", 4,	one(0005074),	one(0177777), "#bCs", m68000up , dis_nonbranch },
{"eor", 4,	one(0005174),	one(0177777), "#wSs", m68000up , dis_nonbranch },
{"eor", 4,	one(0005100),	one(0177700), "#w$s", m68000up , dis_nonbranch },
{"eor", 2,	one(0130500),	one(0170700), "Dd$s", m68000up , dis_nonbranch },

{"exg", 2,	one(0140500),	one(0170770), "DdDs", m68000up , dis_nonbranch },
{"exg", 2,	one(0140510),	one(0170770), "AdAs", m68000up , dis_nonbranch },
{"exg", 2,	one(0140610),	one(0170770), "DdAs", m68000up , dis_nonbranch },
{"exg", 2,	one(0140610),	one(0170770), "AsDd", m68000up , dis_nonbranch },

{"extw", 2,	one(0044200),	one(0177770), "Ds", m68000up|mcfisa_a , dis_nonbranch },
{"extl", 2,	one(0044300),	one(0177770), "Ds", m68000up|mcfisa_a , dis_nonbranch },
{"extbl", 2,	one(0044700),	one(0177770), "Ds", m68020up | cpu32 | fido_a | mcfisa_a , dis_nonbranch },

{"ff1", 2,   	one(0002300), one(0177770), "Ds", mcfisa_aa | mcfisa_c, dis_nonbranch },

/* float stuff starts here */

{"fabsb", 4,	two(0xF000, 0x5818), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"fabsb", 4,	two(0xF000, 0x5818), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fabsd", 4,	two(0xF000, 0x0018), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"fabsd", 4,	two(0xF000, 0x0018), two(0xF1C0, 0xE07F), "IiFt", cfloat , dis_nonbranch },
{"fabsd", 4,	two(0xF000, 0x5418), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"fabsd", 4,	two(0xF000, 0x5418), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"fabsl", 4,	two(0xF000, 0x4018), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"fabsl", 4,	two(0xF000, 0x4018), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fabsp", 4,	two(0xF000, 0x4C18), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"fabss", 4,	two(0xF000, 0x4418), two(0xF1C0, 0xFC7F), "Ii;fF7", cfloat , dis_nonbranch },
{"fabss", 4,	two(0xF000, 0x4418), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fabsw", 4,	two(0xF000, 0x5018), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"fabsw", 4,	two(0xF000, 0x5018), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fabsx", 4,	two(0xF000, 0x0018), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"fabsx", 4,	two(0xF000, 0x4818), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"fabsx", 4,	two(0xF000, 0x0018), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"fsabsb", 4,	two(0xF000, 0x5858), two(0xF1C0, 0xFC7F), "Ii;bF7", m68040up , dis_nonbranch },
{"fsabsb", 4,	two(0xF000, 0x5858), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsabsd", 4,	two(0xF000, 0x0058), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"fsabsd", 4,	two(0xF000, 0x0058), two(0xF1C0, 0xE07F), "IiFt", cfloat , dis_nonbranch },
{"fsabsd", 4,	two(0xF000, 0x5458), two(0xF1C0, 0xFC7F), "Ii;FF7", m68040up , dis_nonbranch },
{"fsabsd", 4,	two(0xF000, 0x5458), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"fsabsl", 4,	two(0xF000, 0x4058), two(0xF1C0, 0xFC7F), "Ii;lF7", m68040up , dis_nonbranch },
{"fsabsl", 4,	two(0xF000, 0x4058), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsabsp", 4,	two(0xF000, 0x4C58), two(0xF1C0, 0xFC7F), "Ii;pF7", m68040up , dis_nonbranch },
{"fsabss", 4,	two(0xF000, 0x4458), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsabss", 4,	two(0xF000, 0x4458), two(0xF1C0, 0xFC7F), "Ii;fF7", m68040up , dis_nonbranch },
{"fsabsw", 4,	two(0xF000, 0x5058), two(0xF1C0, 0xFC7F), "Ii;wF7", m68040up , dis_nonbranch },
{"fsabsw", 4,	two(0xF000, 0x5058), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsabsx", 4,	two(0xF000, 0x0058), two(0xF1C0, 0xE07F), "IiF8F7", m68040up , dis_nonbranch },
{"fsabsx", 4,	two(0xF000, 0x4858), two(0xF1C0, 0xFC7F), "Ii;xF7", m68040up , dis_nonbranch },
{"fsabsx", 4,	two(0xF000, 0x0058), two(0xF1C0, 0xE07F), "IiFt",   m68040up , dis_nonbranch },

{"fdabsb", 4,	two(0xF000, 0x585C), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdabsb", 4,	two(0xF000, 0x585c), two(0xF1C0, 0xFC7F), "Ii;bF7", m68040up, dis_nonbranch },
{"fdabsd", 4,	two(0xF000, 0x005C), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"fdabsd", 4,	two(0xF000, 0x005C), two(0xF1C0, 0xE07F), "IiFt", cfloat , dis_nonbranch },
{"fdabsd", 4,	two(0xF000, 0x545C), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"fdabsd", 4,	two(0xF000, 0x545c), two(0xF1C0, 0xFC7F), "Ii;FF7", m68040up, dis_nonbranch },
{"fdabsl", 4,	two(0xF000, 0x405C), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdabsl", 4,	two(0xF000, 0x405c), two(0xF1C0, 0xFC7F), "Ii;lF7", m68040up, dis_nonbranch },
{"fdabsp", 4,	two(0xF000, 0x4C5c), two(0xF1C0, 0xFC7F), "Ii;pF7", m68040up, dis_nonbranch },
{"fdabss", 4,	two(0xF000, 0x445C), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdabss", 4,	two(0xF000, 0x445c), two(0xF1C0, 0xFC7F), "Ii;fF7", m68040up, dis_nonbranch },
{"fdabsw", 4,	two(0xF000, 0x505C), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdabsw", 4,	two(0xF000, 0x505c), two(0xF1C0, 0xFC7F), "Ii;wF7", m68040up, dis_nonbranch },
{"fdabsx", 4,	two(0xF000, 0x005c), two(0xF1C0, 0xE07F), "IiF8F7", m68040up, dis_nonbranch },
{"fdabsx", 4,	two(0xF000, 0x485c), two(0xF1C0, 0xFC7F), "Ii;xF7", m68040up, dis_nonbranch },
{"fdabsx", 4,	two(0xF000, 0x005c), two(0xF1C0, 0xE07F), "IiFt",   m68040up, dis_nonbranch },

{"facosb", 4,	two(0xF000, 0x581C), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"facosd", 4,	two(0xF000, 0x541C), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"facosl", 4,	two(0xF000, 0x401C), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"facosp", 4,	two(0xF000, 0x4C1C), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"facoss", 4,	two(0xF000, 0x441C), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"facosw", 4,	two(0xF000, 0x501C), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"facosx", 4,	two(0xF000, 0x001C), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"facosx", 4,	two(0xF000, 0x481C), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"facosx", 4,	two(0xF000, 0x001C), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"faddb", 4,	two(0xF000, 0x5822), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"faddb", 4,	two(0xF000, 0x5822), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"faddd", 4,	two(0xF000, 0x0022), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"faddd", 4,	two(0xF000, 0x5422), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"faddd", 4,	two(0xF000, 0x5422), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"faddd", 4,	two(0xF000, 0x5422), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"faddl", 4,	two(0xF000, 0x4022), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"faddl", 4,	two(0xF000, 0x4022), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"faddp", 4,	two(0xF000, 0x4C22), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"fadds", 4,	two(0xF000, 0x4422), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fadds", 4,	two(0xF000, 0x4422), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"faddw", 4,	two(0xF000, 0x5022), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"faddw", 4,	two(0xF000, 0x5022), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"faddx", 4,	two(0xF000, 0x0022), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"faddx", 4,	two(0xF000, 0x4822), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },

{"fsaddb", 4,	two(0xF000, 0x5862), two(0xF1C0, 0xFC7F), "Ii;bF7", m68040up , dis_nonbranch },
{"fsaddb", 4,	two(0xF000, 0x5862), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsaddd", 4,	two(0xF000, 0x0062), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"fsaddd", 4,	two(0xF000, 0x5462), two(0xF1C0, 0xFC7F), "Ii;FF7", m68040up , dis_nonbranch },
{"fsaddd", 4,	two(0xF000, 0x5462), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"fsaddl", 4,	two(0xF000, 0x4062), two(0xF1C0, 0xFC7F), "Ii;lF7", m68040up , dis_nonbranch },
{"fsaddl", 4,	two(0xF000, 0x4062), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsaddp", 4,	two(0xF000, 0x4C62), two(0xF1C0, 0xFC7F), "Ii;pF7", m68040up , dis_nonbranch },
{"fsadds", 4,	two(0xF000, 0x4462), two(0xF1C0, 0xFC7F), "Ii;fF7", m68040up , dis_nonbranch },
{"fsadds", 4,	two(0xF000, 0x4462), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsaddw", 4,	two(0xF000, 0x5062), two(0xF1C0, 0xFC7F), "Ii;wF7", m68040up , dis_nonbranch },
{"fsaddw", 4,	two(0xF000, 0x5062), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsaddx", 4,	two(0xF000, 0x0062), two(0xF1C0, 0xE07F), "IiF8F7", m68040up , dis_nonbranch },
{"fsaddx", 4,	two(0xF000, 0x4862), two(0xF1C0, 0xFC7F), "Ii;xF7", m68040up , dis_nonbranch },

{"fdaddb", 4,	two(0xF000, 0x5866), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdaddb", 4,	two(0xF000, 0x5866), two(0xF1C0, 0xFC7F), "Ii;bF7", m68040up , dis_nonbranch },
{"fdaddd", 4,	two(0xF000, 0x0066), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"fdaddd", 4,	two(0xF000, 0x5466), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdaddd", 4,	two(0xF000, 0x5466), two(0xF1C0, 0xFC7F), "Ii;FF7", m68040up , dis_nonbranch },
{"fdaddl", 4,	two(0xF000, 0x4066), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdaddl", 4,	two(0xF000, 0x4066), two(0xF1C0, 0xFC7F), "Ii;lF7", m68040up , dis_nonbranch },
{"fdaddp", 4,	two(0xF000, 0x4C66), two(0xF1C0, 0xFC7F), "Ii;pF7", m68040up , dis_nonbranch },
{"fdadds", 4,	two(0xF000, 0x4466), two(0xF1C0, 0xFC7F), "Ii;fF7", m68040up , dis_nonbranch },
{"fdadds", 4,	two(0xF000, 0x4466), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdaddw", 4,	two(0xF000, 0x5066), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdaddw", 4,	two(0xF000, 0x5066), two(0xF1C0, 0xFC7F), "Ii;wF7", m68040up , dis_nonbranch },
{"fdaddx", 4,	two(0xF000, 0x0066), two(0xF1C0, 0xE07F), "IiF8F7", m68040up , dis_nonbranch },
{"fdaddx", 4,	two(0xF000, 0x4866), two(0xF1C0, 0xFC7F), "Ii;xF7", m68040up , dis_nonbranch },

{"fasinb", 4,	two(0xF000, 0x580C), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"fasind", 4,	two(0xF000, 0x540C), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"fasinl", 4,	two(0xF000, 0x400C), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"fasinp", 4,	two(0xF000, 0x4C0C), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"fasins", 4,	two(0xF000, 0x440C), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fasinw", 4,	two(0xF000, 0x500C), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"fasinx", 4,	two(0xF000, 0x000C), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"fasinx", 4,	two(0xF000, 0x480C), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"fasinx", 4,	two(0xF000, 0x000C), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"fatanb", 4,	two(0xF000, 0x580A), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"fatand", 4,	two(0xF000, 0x540A), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"fatanl", 4,	two(0xF000, 0x400A), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"fatanp", 4,	two(0xF000, 0x4C0A), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"fatans", 4,	two(0xF000, 0x440A), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fatanw", 4,	two(0xF000, 0x500A), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"fatanx", 4,	two(0xF000, 0x000A), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"fatanx", 4,	two(0xF000, 0x480A), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"fatanx", 4,	two(0xF000, 0x000A), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"fatanhb", 4,	two(0xF000, 0x580D), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"fatanhd", 4,	two(0xF000, 0x540D), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"fatanhl", 4,	two(0xF000, 0x400D), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"fatanhp", 4,	two(0xF000, 0x4C0D), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"fatanhs", 4,	two(0xF000, 0x440D), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fatanhw", 4,	two(0xF000, 0x500D), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"fatanhx", 4,	two(0xF000, 0x000D), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"fatanhx", 4,	two(0xF000, 0x480D), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"fatanhx", 4,	two(0xF000, 0x000D), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

/* This is the same as `fbf .+2'.  */
{"fnop", 4,	two(0xF280, 0x0000), two(0xFFFF, 0xFFFF), "Ii", mfloat | cfloat , dis_nonbranch },

{"fbeq", 2,	one(0xF081),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbf", 2,	one(0xF080),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbge", 2,	one(0xF093),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbgl", 2,	one(0xF096),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbgle", 2,	one(0xF097),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbgt", 2,	one(0xF092),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fble", 2,	one(0xF095),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fblt", 2,	one(0xF094),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbne", 2,	one(0xF08E),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbnge", 2,	one(0xF09C),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbngl", 2,	one(0xF099),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbngle", 2,	one(0xF098),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbngt", 2,	one(0xF09D),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbnle", 2,	one(0xF09A),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbnlt", 2,	one(0xF09B),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fboge", 2,	one(0xF083),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbogl", 2,	one(0xF086),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbogt", 2,	one(0xF082),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbole", 2,	one(0xF085),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbolt", 2,	one(0xF084),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbor", 2,	one(0xF087),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbseq", 2,	one(0xF091),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbsf", 2,	one(0xF090),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbsne", 2,	one(0xF09E),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbst", 2,	one(0xF09F),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbt", 2,	one(0xF08F),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbueq", 2,	one(0xF089),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbuge", 2,	one(0xF08B),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbugt", 2,	one(0xF08A),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbule", 2,	one(0xF08D),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbult", 2,	one(0xF08C),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },
{"fbun", 2,	one(0xF088),		one(0xF1FF), "IdBW", mfloat | cfloat , dis_nonbranch },

{"fbeql", 2,	one(0xF0C1),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbfl", 2,	one(0xF0C0),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbgel", 2,	one(0xF0D3),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbgll", 2,	one(0xF0D6),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbglel", 2,	one(0xF0D7),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbgtl", 2,	one(0xF0D2),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fblel", 2,	one(0xF0D5),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbltl", 2,	one(0xF0D4),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbnel", 2,	one(0xF0CE),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbngel", 2,	one(0xF0DC),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbngll", 2,	one(0xF0D9),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbnglel", 2,	one(0xF0D8),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbngtl", 2,	one(0xF0DD),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbnlel", 2,	one(0xF0DA),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbnltl", 2,	one(0xF0DB),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbogel", 2,	one(0xF0C3),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbogll", 2,	one(0xF0C6),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbogtl", 2,	one(0xF0C2),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbolel", 2,	one(0xF0C5),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fboltl", 2,	one(0xF0C4),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fborl", 2,	one(0xF0C7),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbseql", 2,	one(0xF0D1),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbsfl", 2,	one(0xF0D0),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbsnel", 2,	one(0xF0DE),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbstl", 2,	one(0xF0DF),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbtl", 2,	one(0xF0CF),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbueql", 2,	one(0xF0C9),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbugel", 2,	one(0xF0CB),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbugtl", 2,	one(0xF0CA),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbulel", 2,	one(0xF0CD),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbultl", 2,	one(0xF0CC),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },
{"fbunl", 2,	one(0xF0C8),		one(0xF1FF), "IdBC", mfloat | cfloat , dis_nonbranch },

{"fjeq", 2,	one(0xF081),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjf", 2,	one(0xF080),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjge", 2,	one(0xF093),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjgl", 2,	one(0xF096),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjgle", 2,	one(0xF097),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjgt", 2,	one(0xF092),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjle", 2,	one(0xF095),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjlt", 2,	one(0xF094),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjne", 2,	one(0xF08E),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjnge", 2,	one(0xF09C),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjngl", 2,	one(0xF099),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjngle", 2,	one(0xF098),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjngt", 2,	one(0xF09D),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjnle", 2,	one(0xF09A),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjnlt", 2,	one(0xF09B),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjoge", 2,	one(0xF083),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjogl", 2,	one(0xF086),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjogt", 2,	one(0xF082),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjole", 2,	one(0xF085),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjolt", 2,	one(0xF084),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjor", 2,	one(0xF087),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjseq", 2,	one(0xF091),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjsf", 2,	one(0xF090),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjsne", 2,	one(0xF09E),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjst", 2,	one(0xF09F),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjt", 2,	one(0xF08F),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjueq", 2,	one(0xF089),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjuge", 2,	one(0xF08B),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjugt", 2,	one(0xF08A),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjule", 2,	one(0xF08D),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjult", 2,	one(0xF08C),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },
{"fjun", 2,	one(0xF088),		one(0xF1BF), "IdBc", mfloat | cfloat , dis_condbranch },

{"fcmpb", 4,	two(0xF000, 0x5838), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fcmpb", 4,	two(0xF000, 0x5838), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"fcmpd", 4,	two(0xF000, 0x5438), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"fcmpd", 4,	two(0xF000, 0x5438), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"fcmpd", 4,	two(0xF000, 0x0038), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"fcmpl", 4,	two(0xF000, 0x4038), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"fcmpl", 4,	two(0xF000, 0x4038), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fcmpp", 4,	two(0xF000, 0x4C38), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"fcmps", 4,	two(0xF000, 0x4438), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fcmps", 4,	two(0xF000, 0x4438), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fcmpw", 4,	two(0xF000, 0x5038), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"fcmpw", 4,	two(0xF000, 0x5038), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fcmpx", 4,	two(0xF000, 0x0038), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"fcmpx", 4,	two(0xF000, 0x4838), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },

{"fcosb", 4,	two(0xF000, 0x581D), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"fcosd", 4,	two(0xF000, 0x541D), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"fcosl", 4,	two(0xF000, 0x401D), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"fcosp", 4,	two(0xF000, 0x4C1D), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"fcoss", 4,	two(0xF000, 0x441D), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fcosw", 4,	two(0xF000, 0x501D), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"fcosx", 4,	two(0xF000, 0x001D), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"fcosx", 4,	two(0xF000, 0x481D), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"fcosx", 4,	two(0xF000, 0x001D), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"fcoshb", 4,	two(0xF000, 0x5819), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"fcoshd", 4,	two(0xF000, 0x5419), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"fcoshl", 4,	two(0xF000, 0x4019), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"fcoshp", 4,	two(0xF000, 0x4C19), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"fcoshs", 4,	two(0xF000, 0x4419), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fcoshw", 4,	two(0xF000, 0x5019), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"fcoshx", 4,	two(0xF000, 0x0019), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"fcoshx", 4,	two(0xF000, 0x4819), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"fcoshx", 4,	two(0xF000, 0x0019), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"fdbeq", 4,	two(0xF048, 0x0001), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbf", 4,	two(0xF048, 0x0000), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbge", 4,	two(0xF048, 0x0013), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbgl", 4,	two(0xF048, 0x0016), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbgle", 4,	two(0xF048, 0x0017), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbgt", 4,	two(0xF048, 0x0012), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdble", 4,	two(0xF048, 0x0015), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdblt", 4,	two(0xF048, 0x0014), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbne", 4,	two(0xF048, 0x000E), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbnge", 4,	two(0xF048, 0x001C), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbngl", 4,	two(0xF048, 0x0019), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbngle", 4,	two(0xF048, 0x0018), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbngt", 4,	two(0xF048, 0x001D), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbnle", 4,	two(0xF048, 0x001A), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbnlt", 4,	two(0xF048, 0x001B), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdboge", 4,	two(0xF048, 0x0003), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbogl", 4,	two(0xF048, 0x0006), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbogt", 4,	two(0xF048, 0x0002), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbole", 4,	two(0xF048, 0x0005), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbolt", 4,	two(0xF048, 0x0004), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbor", 4,	two(0xF048, 0x0007), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbseq", 4,	two(0xF048, 0x0011), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbsf", 4,	two(0xF048, 0x0010), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbsne", 4,	two(0xF048, 0x001E), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbst", 4,	two(0xF048, 0x001F), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbt", 4,	two(0xF048, 0x000F), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbueq", 4,	two(0xF048, 0x0009), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbuge", 4,	two(0xF048, 0x000B), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbugt", 4,	two(0xF048, 0x000A), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbule", 4,	two(0xF048, 0x000D), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbult", 4,	two(0xF048, 0x000C), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },
{"fdbun", 4,	two(0xF048, 0x0008), two(0xF1F8, 0xFFFF), "IiDsBw", mfloat , dis_condbranch },

{"fdivb", 4,	two(0xF000, 0x5820), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"fdivb", 4,	two(0xF000, 0x5820), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdivd", 4,	two(0xF000, 0x0020), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"fdivd", 4,	two(0xF000, 0x5420), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"fdivd", 4,	two(0xF000, 0x5420), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"fdivl", 4,	two(0xF000, 0x4020), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"fdivl", 4,	two(0xF000, 0x4020), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdivp", 4,	two(0xF000, 0x4C20), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"fdivs", 4,	two(0xF000, 0x4420), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fdivs", 4,	two(0xF000, 0x4420), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdivw", 4,	two(0xF000, 0x5020), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"fdivw", 4,	two(0xF000, 0x5020), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdivx", 4,	two(0xF000, 0x0020), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"fdivx", 4,	two(0xF000, 0x4820), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },

{"fsdivb", 4,	two(0xF000, 0x5860), two(0xF1C0, 0xFC7F), "Ii;bF7", m68040up , dis_nonbranch },
{"fsdivb", 4,	two(0xF000, 0x5860), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsdivd", 4,	two(0xF000, 0x0060), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"fsdivd", 4,	two(0xF000, 0x5460), two(0xF1C0, 0xFC7F), "Ii;FF7", m68040up , dis_nonbranch },
{"fsdivd", 4,	two(0xF000, 0x5460), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"fsdivl", 4,	two(0xF000, 0x4060), two(0xF1C0, 0xFC7F), "Ii;lF7", m68040up , dis_nonbranch },
{"fsdivl", 4,	two(0xF000, 0x4060), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsdivp", 4,	two(0xF000, 0x4C60), two(0xF1C0, 0xFC7F), "Ii;pF7", m68040up , dis_nonbranch },
{"fsdivs", 4,	two(0xF000, 0x4460), two(0xF1C0, 0xFC7F), "Ii;fF7", m68040up , dis_nonbranch },
{"fsdivs", 4,	two(0xF000, 0x4460), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsdivw", 4,	two(0xF000, 0x5060), two(0xF1C0, 0xFC7F), "Ii;wF7", m68040up , dis_nonbranch },
{"fsdivw", 4,	two(0xF000, 0x5060), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsdivx", 4,	two(0xF000, 0x0060), two(0xF1C0, 0xE07F), "IiF8F7", m68040up , dis_nonbranch },
{"fsdivx", 4,	two(0xF000, 0x4860), two(0xF1C0, 0xFC7F), "Ii;xF7", m68040up , dis_nonbranch },

{"fddivb", 4,	two(0xF000, 0x5864), two(0xF1C0, 0xFC7F), "Ii;bF7", m68040up , dis_nonbranch },
{"fddivb", 4,	two(0xF000, 0x5864), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fddivd", 4,	two(0xF000, 0x0064), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"fddivd", 4,	two(0xF000, 0x5464), two(0xF1C0, 0xFC7F), "Ii;FF7", m68040up , dis_nonbranch },
{"fddivd", 4,	two(0xF000, 0x5464), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"fddivl", 4,	two(0xF000, 0x4064), two(0xF1C0, 0xFC7F), "Ii;lF7", m68040up , dis_nonbranch },
{"fddivl", 4,	two(0xF000, 0x4064), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fddivp", 4,	two(0xF000, 0x4C64), two(0xF1C0, 0xFC7F), "Ii;pF7", m68040up , dis_nonbranch },
{"fddivs", 4,	two(0xF000, 0x4464), two(0xF1C0, 0xFC7F), "Ii;fF7", m68040up , dis_nonbranch },
{"fddivs", 4,	two(0xF000, 0x4464), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fddivw", 4,	two(0xF000, 0x5064), two(0xF1C0, 0xFC7F), "Ii;wF7", m68040up , dis_nonbranch },
{"fddivw", 4,	two(0xF000, 0x5064), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fddivx", 4,	two(0xF000, 0x0064), two(0xF1C0, 0xE07F), "IiF8F7", m68040up , dis_nonbranch },
{"fddivx", 4,	two(0xF000, 0x4864), two(0xF1C0, 0xFC7F), "Ii;xF7", m68040up , dis_nonbranch },

{"fetoxb", 4,	two(0xF000, 0x5810), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"fetoxd", 4,	two(0xF000, 0x5410), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"fetoxl", 4,	two(0xF000, 0x4010), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"fetoxp", 4,	two(0xF000, 0x4C10), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"fetoxs", 4,	two(0xF000, 0x4410), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fetoxw", 4,	two(0xF000, 0x5010), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"fetoxx", 4,	two(0xF000, 0x0010), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"fetoxx", 4,	two(0xF000, 0x4810), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"fetoxx", 4,	two(0xF000, 0x0010), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"fetoxm1b", 4,	two(0xF000, 0x5808), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"fetoxm1d", 4,	two(0xF000, 0x5408), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"fetoxm1l", 4,	two(0xF000, 0x4008), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"fetoxm1p", 4,	two(0xF000, 0x4C08), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"fetoxm1s", 4,	two(0xF000, 0x4408), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fetoxm1w", 4,	two(0xF000, 0x5008), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"fetoxm1x", 4,	two(0xF000, 0x0008), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"fetoxm1x", 4,	two(0xF000, 0x4808), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"fetoxm1x", 4,	two(0xF000, 0x0008), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"fgetexpb", 4,	two(0xF000, 0x581E), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"fgetexpd", 4,	two(0xF000, 0x541E), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"fgetexpl", 4,	two(0xF000, 0x401E), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"fgetexpp", 4,	two(0xF000, 0x4C1E), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"fgetexps", 4,	two(0xF000, 0x441E), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fgetexpw", 4,	two(0xF000, 0x501E), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"fgetexpx", 4,	two(0xF000, 0x001E), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"fgetexpx", 4,	two(0xF000, 0x481E), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"fgetexpx", 4,	two(0xF000, 0x001E), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"fgetmanb", 4,	two(0xF000, 0x581F), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"fgetmand", 4,	two(0xF000, 0x541F), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"fgetmanl", 4,	two(0xF000, 0x401F), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"fgetmanp", 4,	two(0xF000, 0x4C1F), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"fgetmans", 4,	two(0xF000, 0x441F), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fgetmanw", 4,	two(0xF000, 0x501F), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"fgetmanx", 4,	two(0xF000, 0x001F), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"fgetmanx", 4,	two(0xF000, 0x481F), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"fgetmanx", 4,	two(0xF000, 0x001F), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"fintb", 4,	two(0xF000, 0x5801), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"fintb", 4,	two(0xF000, 0x5801), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fintd", 4,	two(0xF000, 0x0001), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"fintd", 4,	two(0xF000, 0x0001), two(0xF1C0, 0xE07F), "IiFt", cfloat , dis_nonbranch },
{"fintd", 4,	two(0xF000, 0x5401), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"fintd", 4,	two(0xF000, 0x5401), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"fintl", 4,	two(0xF000, 0x4001), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"fintl", 4,	two(0xF000, 0x4001), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fintp", 4,	two(0xF000, 0x4C01), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"fints", 4,	two(0xF000, 0x4401), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fints", 4,	two(0xF000, 0x4401), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fintw", 4,	two(0xF000, 0x5001), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"fintw", 4,	two(0xF000, 0x5001), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fintx", 4,	two(0xF000, 0x0001), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"fintx", 4,	two(0xF000, 0x4801), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"fintx", 4,	two(0xF000, 0x0001), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"fintrzb", 4,	two(0xF000, 0x5803), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"fintrzb", 4,	two(0xF000, 0x5803), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fintrzd", 4,	two(0xF000, 0x0003), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"fintrzd", 4,	two(0xF000, 0x0003), two(0xF1C0, 0xE07F), "IiFt",   cfloat , dis_nonbranch },
{"fintrzd", 4,	two(0xF000, 0x5403), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"fintrzd", 4,	two(0xF000, 0x5403), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"fintrzl", 4,	two(0xF000, 0x4003), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"fintrzl", 4,	two(0xF000, 0x4003), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fintrzp", 4,	two(0xF000, 0x4C03), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"fintrzs", 4,	two(0xF000, 0x4403), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fintrzs", 4,	two(0xF000, 0x4403), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fintrzw", 4,	two(0xF000, 0x5003), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"fintrzw", 4,	two(0xF000, 0x5003), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fintrzx", 4,	two(0xF000, 0x0003), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"fintrzx", 4,	two(0xF000, 0x4803), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"fintrzx", 4,	two(0xF000, 0x0003), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"flog10b", 4,	two(0xF000, 0x5815), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"flog10d", 4,	two(0xF000, 0x5415), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"flog10l", 4,	two(0xF000, 0x4015), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"flog10p", 4,	two(0xF000, 0x4C15), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"flog10s", 4,	two(0xF000, 0x4415), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"flog10w", 4,	two(0xF000, 0x5015), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"flog10x", 4,	two(0xF000, 0x0015), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"flog10x", 4,	two(0xF000, 0x4815), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"flog10x", 4,	two(0xF000, 0x0015), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"flog2b", 4,	two(0xF000, 0x5816), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"flog2d", 4,	two(0xF000, 0x5416), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"flog2l", 4,	two(0xF000, 0x4016), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"flog2p", 4,	two(0xF000, 0x4C16), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"flog2s", 4,	two(0xF000, 0x4416), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"flog2w", 4,	two(0xF000, 0x5016), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"flog2x", 4,	two(0xF000, 0x0016), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"flog2x", 4,	two(0xF000, 0x4816), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"flog2x", 4,	two(0xF000, 0x0016), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"flognb", 4,	two(0xF000, 0x5814), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"flognd", 4,	two(0xF000, 0x5414), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"flognl", 4,	two(0xF000, 0x4014), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"flognp", 4,	two(0xF000, 0x4C14), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"flogns", 4,	two(0xF000, 0x4414), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"flognw", 4,	two(0xF000, 0x5014), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"flognx", 4,	two(0xF000, 0x0014), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"flognx", 4,	two(0xF000, 0x4814), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"flognx", 4,	two(0xF000, 0x0014), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"flognp1b", 4,	two(0xF000, 0x5806), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"flognp1d", 4,	two(0xF000, 0x5406), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"flognp1l", 4,	two(0xF000, 0x4006), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"flognp1p", 4,	two(0xF000, 0x4C06), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"flognp1s", 4,	two(0xF000, 0x4406), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"flognp1w", 4,	two(0xF000, 0x5006), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"flognp1x", 4,	two(0xF000, 0x0006), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"flognp1x", 4,	two(0xF000, 0x4806), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"flognp1x", 4,	two(0xF000, 0x0006), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"fmodb", 4,	two(0xF000, 0x5821), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"fmodd", 4,	two(0xF000, 0x5421), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"fmodl", 4,	two(0xF000, 0x4021), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"fmodp", 4,	two(0xF000, 0x4C21), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"fmods", 4,	two(0xF000, 0x4421), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fmodw", 4,	two(0xF000, 0x5021), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"fmodx", 4,	two(0xF000, 0x0021), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"fmodx", 4,	two(0xF000, 0x4821), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },

{"fmoveb", 4,	two(0xF000, 0x5800), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fmoveb", 4,	two(0xF000, 0x7800), two(0xF1C0, 0xFC7F), "IiF7bs", cfloat , dis_nonbranch },
{"fmoveb", 4,	two(0xF000, 0x5800), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"fmoveb", 4,	two(0xF000, 0x7800), two(0xF1C0, 0xFC7F), "IiF7$b", mfloat , dis_nonbranch },
{"fmoved", 4,	two(0xF000, 0x5400), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"fmoved", 4,	two(0xF000, 0x7400), two(0xF1C0, 0xFC7F), "IiF7~F", mfloat , dis_nonbranch },
{"fmoved", 4,	two(0xF000, 0x0000), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"fmoved", 4,	two(0xF000, 0x5400), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"fmoved", 4,	two(0xF000, 0x7400), two(0xF1C0, 0xFC7F), "IiF7ws", cfloat , dis_nonbranch },
{"fmovel", 4,	two(0xF000, 0x4000), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"fmovel", 4,	two(0xF000, 0x6000), two(0xF1C0, 0xFC7F), "IiF7$l", mfloat , dis_nonbranch },
/* FIXME: the next two variants should not permit moving an address
   register to anything but the floating point instruction register.  */
{"fmovel", 4,	two(0xF000, 0xA000), two(0xF1C0, 0xE3FF), "Iis8%s", mfloat , dis_nonbranch },
{"fmovel", 4,	two(0xF000, 0x8000), two(0xF1C0, 0xE3FF), "Ii*ls8", mfloat , dis_nonbranch },
{"fmovel", 4,	two(0xF000, 0x4000), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fmovel", 4,	two(0xF000, 0x6000), two(0xF1C0, 0xFC7F), "IiF7bs", cfloat , dis_nonbranch },
  /* Move the FP control registers.  */
{"fmovel", 4,	two(0xF000, 0xA000), two(0xF1C0, 0xE3FF), "Iis8ps", cfloat , dis_nonbranch },
{"fmovel", 4,	two(0xF000, 0x8000), two(0xF1C0, 0xE3FF), "Iibss8", cfloat , dis_nonbranch },
{"fmovep", 4,	two(0xF000, 0x4C00), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"fmovep", 4,	two(0xF000, 0x6C00), two(0xF1C0, 0xFC00), "IiF7~pkC", mfloat , dis_nonbranch },
{"fmovep", 4,	two(0xF000, 0x7C00), two(0xF1C0, 0xFC0F), "IiF7~pDk", mfloat , dis_nonbranch },
{"fmoves", 4,	two(0xF000, 0x4400), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fmoves", 4,	two(0xF000, 0x6400), two(0xF1C0, 0xFC7F), "IiF7$f", mfloat , dis_nonbranch },
{"fmoves", 4,	two(0xF000, 0x4400), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fmoves", 4,	two(0xF000, 0x6400), two(0xF1C0, 0xFC7F), "IiF7qs", cfloat , dis_nonbranch },
{"fmovew", 4,	two(0xF000, 0x5000), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"fmovew", 4,	two(0xF000, 0x7000), two(0xF1C0, 0xFC7F), "IiF7$w", mfloat , dis_nonbranch },
{"fmovew", 4,	two(0xF000, 0x5000), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fmovew", 4,	two(0xF000, 0x7000), two(0xF1C0, 0xFC7F), "IiF7qs", cfloat , dis_nonbranch },
{"fmovex", 4,	two(0xF000, 0x0000), two(0xF1FF, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"fmovex", 4,	two(0xF000, 0x4800), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"fmovex", 4,	two(0xF000, 0x6800), two(0xF1C0, 0xFC7F), "IiF7~x", mfloat , dis_nonbranch },

{"fsmoveb", 4,	two(0xF000, 0x5840), two(0xF1C0, 0xFC7F), "Ii;bF7", m68040up , dis_nonbranch },
{"fsmoveb", 4,	two(0xF000, 0x5840), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsmoveb", 4,	two(0xF000, 0x7840), two(0xF1C0, 0xFC7F), "IiF7qs", cfloat , dis_nonbranch },
{"fsmoved", 4,	two(0xF000, 0x0040), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"fsmoved", 4,	two(0xF000, 0x5440), two(0xF1C0, 0xFC7F), "Ii;FF7", m68040up , dis_nonbranch },
{"fsmoved", 4,	two(0xF000, 0x5440), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"fsmoved", 4,	two(0xF000, 0x7440), two(0xF1C0, 0xFC7F), "IiF7ws", cfloat , dis_nonbranch },
{"fsmovel", 4,	two(0xF000, 0x4040), two(0xF1C0, 0xFC7F), "Ii;lF7", m68040up , dis_nonbranch },
{"fsmovel", 4,	two(0xF000, 0x4040), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsmovel", 4,	two(0xF000, 0x6040), two(0xF1C0, 0xFC7F), "IiF7qs", cfloat , dis_nonbranch },
{"fsmoves", 4,	two(0xF000, 0x4440), two(0xF1C0, 0xFC7F), "Ii;fF7", m68040up , dis_nonbranch },
{"fsmoves", 4,	two(0xF000, 0x4440), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsmoves", 4,	two(0xF000, 0x6440), two(0xF1C0, 0xFC7F), "IiF7qs", cfloat , dis_nonbranch },
{"fsmovew", 4,	two(0xF000, 0x5040), two(0xF1C0, 0xFC7F), "Ii;wF7", m68040up , dis_nonbranch },
{"fsmovew", 4,	two(0xF000, 0x5040), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsmovew", 4,	two(0xF000, 0x7040), two(0xF1C0, 0xFC7F), "IiF7qs", cfloat , dis_nonbranch },
{"fsmovex", 4,	two(0xF000, 0x0040), two(0xF1C0, 0xE07F), "IiF8F7", m68040up , dis_nonbranch },
{"fsmovex", 4,	two(0xF000, 0x4840), two(0xF1C0, 0xFC7F), "Ii;xF7", m68040up , dis_nonbranch },
{"fsmovep", 4,	two(0xF000, 0x4C40), two(0xF1C0, 0xFC7F), "Ii;pF7", m68040up , dis_nonbranch },

{"fdmoveb", 4,	two(0xF000, 0x5844), two(0xF1C0, 0xFC7F), "Ii;bF7", m68040up , dis_nonbranch },
{"fdmoveb", 4,	two(0xF000, 0x5844), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdmoveb", 4,	two(0xF000, 0x7844), two(0xF1C0, 0xFC7F), "IiF7qs", cfloat , dis_nonbranch },
{"fdmoved", 4,	two(0xF000, 0x0044), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"fdmoved", 4,	two(0xF000, 0x5444), two(0xF1C0, 0xFC7F), "Ii;FF7", m68040up , dis_nonbranch },
{"fdmoved", 4,	two(0xF000, 0x5444), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"fdmoved", 4,	two(0xF000, 0x7444), two(0xF1C0, 0xFC7F), "IiF7qs", cfloat , dis_nonbranch },
{"fdmovel", 4,	two(0xF000, 0x4044), two(0xF1C0, 0xFC7F), "Ii;lF7", m68040up , dis_nonbranch },
{"fdmovel", 4,	two(0xF000, 0x4044), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdmovel", 4,	two(0xF000, 0x6044), two(0xF1C0, 0xFC7F), "IiF7qs", cfloat , dis_nonbranch },
{"fdmoves", 4,	two(0xF000, 0x4444), two(0xF1C0, 0xFC7F), "Ii;fF7", m68040up , dis_nonbranch },
{"fdmoves", 4,	two(0xF000, 0x4444), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdmoves", 4,	two(0xF000, 0x6444), two(0xF1C0, 0xFC7F), "IiF7qs", cfloat , dis_nonbranch },
{"fdmovew", 4,	two(0xF000, 0x5044), two(0xF1C0, 0xFC7F), "Ii;wF7", m68040up , dis_nonbranch },
{"fdmovew", 4,	two(0xF000, 0x5044), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdmovew", 4,	two(0xF000, 0x7044), two(0xF1C0, 0xFC7F), "IiF7qs", cfloat , dis_nonbranch },
{"fdmovex", 4,	two(0xF000, 0x0044), two(0xF1C0, 0xE07F), "IiF8F7", m68040up , dis_nonbranch },
{"fdmovex", 4,	two(0xF000, 0x4844), two(0xF1C0, 0xFC7F), "Ii;xF7", m68040up , dis_nonbranch },
{"fdmovep", 4,	two(0xF000, 0x4C44), two(0xF1C0, 0xFC7F), "Ii;pF7", m68040up , dis_nonbranch },

{"fmovecrx", 4,	two(0xF000, 0x5C00), two(0xF1FF, 0xFC00), "Ii#CF7", mfloat , dis_nonbranch },

{"fmovemd", 4,	two(0xF000, 0xD000), two(0xF1C0, 0xFF00), "Iizsl3", cfloat , dis_nonbranch },
{"fmovemd", 4,	two(0xF000, 0xD000), two(0xF1C0, 0xFF00), "Iizs#3", cfloat , dis_nonbranch },
{"fmovemd", 4,	two(0xF000, 0xF000), two(0xF1C0, 0xFF00), "Iil3ys", cfloat , dis_nonbranch },
{"fmovemd", 4,	two(0xF000, 0xF000), two(0xF1C0, 0xFF00), "Ii#3ys", cfloat , dis_nonbranch },

{"fmovemx", 4,	two(0xF000, 0xF800), two(0xF1C0, 0xFF8F), "IiDk&s", mfloat , dis_nonbranch },
{"fmovemx", 4,	two(0xF020, 0xE800), two(0xF1F8, 0xFF8F), "IiDk-s", mfloat , dis_nonbranch },
{"fmovemx", 4,	two(0xF000, 0xD800), two(0xF1C0, 0xFF8F), "Ii&sDk", mfloat , dis_nonbranch },
{"fmovemx", 4,	two(0xF018, 0xD800), two(0xF1F8, 0xFF8F), "Ii+sDk", mfloat , dis_nonbranch },
{"fmovemx", 4,	two(0xF000, 0xF000), two(0xF1C0, 0xFF00), "Idl3&s", mfloat , dis_nonbranch },
{"fmovemx", 4,	two(0xF000, 0xF000), two(0xF1C0, 0xFF00), "Id#3&s", mfloat , dis_nonbranch },
{"fmovemx", 4,	two(0xF000, 0xD000), two(0xF1C0, 0xFF00), "Id&sl3", mfloat , dis_nonbranch },
{"fmovemx", 4,	two(0xF000, 0xD000), two(0xF1C0, 0xFF00), "Id&s#3", mfloat , dis_nonbranch },
{"fmovemx", 4,	two(0xF020, 0xE000), two(0xF1F8, 0xFF00), "IdL3-s", mfloat , dis_nonbranch },
{"fmovemx", 4,	two(0xF020, 0xE000), two(0xF1F8, 0xFF00), "Id#3-s", mfloat , dis_nonbranch },
{"fmovemx", 4,	two(0xF018, 0xD000), two(0xF1F8, 0xFF00), "Id+sl3", mfloat , dis_nonbranch },
{"fmovemx", 4,	two(0xF018, 0xD000), two(0xF1F8, 0xFF00), "Id+s#3", mfloat , dis_nonbranch },

{"fmoveml", 4,	two(0xF000, 0xA000), two(0xF1C0, 0xE3FF), "Iis8%s", mfloat , dis_nonbranch },
{"fmoveml", 4,	two(0xF000, 0xA000), two(0xF1C0, 0xE3FF), "IiL8~s", mfloat , dis_nonbranch },
/* FIXME: In the next instruction, we should only permit %dn if the
   target is a single register.  We should only permit %an if the
   target is a single %fpiar.  */
{"fmoveml", 4,	two(0xF000, 0x8000), two(0xF1C0, 0xE3FF), "Ii*lL8", mfloat , dis_nonbranch },

{"fmovem", 4,	two(0xF000, 0xD000), two(0xF1C0, 0xFF00), "Iizsl3", cfloat , dis_nonbranch },
{"fmovem", 4,	two(0xF000, 0xD000), two(0xF1C0, 0xFF00), "Iizs#3", cfloat , dis_nonbranch },
{"fmovem", 4,	two(0xF000, 0xF000), two(0xF1C0, 0xFF00), "Iil3ys", cfloat , dis_nonbranch },
{"fmovem", 4,	two(0xF000, 0xF000), two(0xF1C0, 0xFF00), "Ii#3ys", cfloat , dis_nonbranch },

{"fmovem", 4,	two(0xF020, 0xE000), two(0xF1F8, 0xFF00), "IdL3-s", mfloat , dis_nonbranch },
{"fmovem", 4,	two(0xF000, 0xF000), two(0xF1C0, 0xFF00), "Idl3&s", mfloat , dis_nonbranch },
{"fmovem", 4,	two(0xF018, 0xD000), two(0xF1F8, 0xFF00), "Id+sl3", mfloat , dis_nonbranch },
{"fmovem", 4,	two(0xF000, 0xD000), two(0xF1C0, 0xFF00), "Id&sl3", mfloat , dis_nonbranch },
{"fmovem", 4,	two(0xF020, 0xE000), two(0xF1F8, 0xFF00), "Id#3-s", mfloat , dis_nonbranch },
{"fmovem", 4,	two(0xF020, 0xE800), two(0xF1F8, 0xFF8F), "IiDk-s", mfloat , dis_nonbranch },
{"fmovem", 4,	two(0xF000, 0xF000), two(0xF1C0, 0xFF00), "Id#3&s", mfloat , dis_nonbranch },
{"fmovem", 4,	two(0xF000, 0xF800), two(0xF1C0, 0xFF8F), "IiDk&s", mfloat , dis_nonbranch },
{"fmovem", 4,	two(0xF018, 0xD000), two(0xF1F8, 0xFF00), "Id+s#3", mfloat , dis_nonbranch },
{"fmovem", 4,	two(0xF018, 0xD800), two(0xF1F8, 0xFF8F), "Ii+sDk", mfloat , dis_nonbranch },
{"fmovem", 4,	two(0xF000, 0xD000), two(0xF1C0, 0xFF00), "Id&s#3", mfloat , dis_nonbranch },
{"fmovem", 4,	two(0xF000, 0xD800), two(0xF1C0, 0xFF8F), "Ii&sDk", mfloat , dis_nonbranch },
{"fmovem", 4,	two(0xF000, 0xA000), two(0xF1C0, 0xE3FF), "Iis8%s", mfloat , dis_nonbranch },
{"fmovem", 4,	two(0xF000, 0x8000), two(0xF1C0, 0xE3FF), "Ii*ss8", mfloat , dis_nonbranch },
{"fmovem", 4,	two(0xF000, 0xA000), two(0xF1C0, 0xE3FF), "IiL8~s", mfloat , dis_nonbranch },
{"fmovem", 4,	two(0xF000, 0x8000), two(0xF2C0, 0xE3FF), "Ii*sL8", mfloat , dis_nonbranch },

{"fmulb", 4,	two(0xF000, 0x5823), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"fmulb", 4,	two(0xF000, 0x5823), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fmuld", 4,	two(0xF000, 0x0023), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"fmuld", 4,	two(0xF000, 0x5423), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"fmuld", 4,	two(0xF000, 0x5423), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"fmull", 4,	two(0xF000, 0x4023), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"fmull", 4,	two(0xF000, 0x4023), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fmulp", 4,	two(0xF000, 0x4C23), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"fmuls", 4,	two(0xF000, 0x4423), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fmuls", 4,	two(0xF000, 0x4423), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fmulw", 4,	two(0xF000, 0x5023), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"fmulw", 4,	two(0xF000, 0x5023), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fmulx", 4,	two(0xF000, 0x0023), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"fmulx", 4,	two(0xF000, 0x4823), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },

{"fsmulb", 4,	two(0xF000, 0x5863), two(0xF1C0, 0xFC7F), "Ii;bF7", m68040up , dis_nonbranch },
{"fsmulb", 4,	two(0xF000, 0x5863), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsmuld", 4,	two(0xF000, 0x0063), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"fsmuld", 4,	two(0xF000, 0x5463), two(0xF1C0, 0xFC7F), "Ii;FF7", m68040up , dis_nonbranch },
{"fsmuld", 4,	two(0xF000, 0x5463), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"fsmull", 4,	two(0xF000, 0x4063), two(0xF1C0, 0xFC7F), "Ii;lF7", m68040up , dis_nonbranch },
{"fsmull", 4,	two(0xF000, 0x4063), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsmulp", 4,	two(0xF000, 0x4C63), two(0xF1C0, 0xFC7F), "Ii;pF7", m68040up , dis_nonbranch },
{"fsmuls", 4,	two(0xF000, 0x4463), two(0xF1C0, 0xFC7F), "Ii;fF7", m68040up , dis_nonbranch },
{"fsmuls", 4,	two(0xF000, 0x4463), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsmulw", 4,	two(0xF000, 0x5063), two(0xF1C0, 0xFC7F), "Ii;wF7", m68040up , dis_nonbranch },
{"fsmulw", 4,	two(0xF000, 0x5063), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsmulx", 4,	two(0xF000, 0x0063), two(0xF1C0, 0xE07F), "IiF8F7", m68040up , dis_nonbranch },
{"fsmulx", 4,	two(0xF000, 0x4863), two(0xF1C0, 0xFC7F), "Ii;xF7", m68040up , dis_nonbranch },

{"fdmulb", 4,	two(0xF000, 0x5867), two(0xF1C0, 0xFC7F), "Ii;bF7", m68040up , dis_nonbranch },
{"fdmulb", 4,	two(0xF000, 0x5867), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdmuld", 4,	two(0xF000, 0x0067), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"fdmuld", 4,	two(0xF000, 0x5467), two(0xF1C0, 0xFC7F), "Ii;FF7", m68040up , dis_nonbranch },
{"fdmuld", 4,	two(0xF000, 0x5467), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"fdmull", 4,	two(0xF000, 0x4067), two(0xF1C0, 0xFC7F), "Ii;lF7", m68040up , dis_nonbranch },
{"fdmull", 4,	two(0xF000, 0x4067), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdmulp", 4,	two(0xF000, 0x4C67), two(0xF1C0, 0xFC7F), "Ii;pF7", m68040up , dis_nonbranch },
{"fdmuls", 4,	two(0xF000, 0x4467), two(0xF1C0, 0xFC7F), "Ii;fF7", m68040up , dis_nonbranch },
{"fdmuls", 4,	two(0xF000, 0x4467), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdmulw", 4,	two(0xF000, 0x5067), two(0xF1C0, 0xFC7F), "Ii;wF7", m68040up , dis_nonbranch },
{"fdmulw", 4,	two(0xF000, 0x5067), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdmulx", 4,	two(0xF000, 0x0067), two(0xF1C0, 0xE07F), "IiF8F7", m68040up , dis_nonbranch },
{"fdmulx", 4,	two(0xF000, 0x4867), two(0xF1C0, 0xFC7F), "Ii;xF7", m68040up , dis_nonbranch },

{"fnegb", 4,	two(0xF000, 0x581A), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"fnegb", 4,	two(0xF000, 0x581A), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fnegd", 4,	two(0xF000, 0x001A), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"fnegd", 4,	two(0xF000, 0x001A), two(0xF1C0, 0xE07F), "IiFt",   cfloat , dis_nonbranch },
{"fnegd", 4,	two(0xF000, 0x541A), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"fnegd", 4,	two(0xF000, 0x541A), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"fnegl", 4,	two(0xF000, 0x401A), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"fnegl", 4,	two(0xF000, 0x401A), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fnegp", 4,	two(0xF000, 0x4C1A), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"fnegs", 4,	two(0xF000, 0x441A), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fnegs", 4,	two(0xF000, 0x441A), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fnegw", 4,	two(0xF000, 0x501A), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"fnegw", 4,	two(0xF000, 0x501A), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fnegx", 4,	two(0xF000, 0x001A), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"fnegx", 4,	two(0xF000, 0x481A), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"fnegx", 4,	two(0xF000, 0x001A), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"fsnegb", 4,	two(0xF000, 0x585A), two(0xF1C0, 0xFC7F), "Ii;bF7", m68040up , dis_nonbranch },
{"fsnegb", 4,	two(0xF000, 0x585A), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsnegd", 4,	two(0xF000, 0x005A), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"fsnegd", 4,	two(0xF000, 0x005A), two(0xF1C0, 0xE07F), "IiFt",   cfloat , dis_nonbranch },
{"fsnegd", 4,	two(0xF000, 0x545A), two(0xF1C0, 0xFC7F), "Ii;FF7", m68040up , dis_nonbranch },
{"fsnegd", 4,	two(0xF000, 0x545A), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"fsnegl", 4,	two(0xF000, 0x405A), two(0xF1C0, 0xFC7F), "Ii;lF7", m68040up , dis_nonbranch },
{"fsnegl", 4,	two(0xF000, 0x405A), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsnegp", 4,	two(0xF000, 0x4C5A), two(0xF1C0, 0xFC7F), "Ii;pF7", m68040up , dis_nonbranch },
{"fsnegs", 4,	two(0xF000, 0x445A), two(0xF1C0, 0xFC7F), "Ii;fF7", m68040up , dis_nonbranch },
{"fsnegs", 4,	two(0xF000, 0x445A), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsnegw", 4,	two(0xF000, 0x505A), two(0xF1C0, 0xFC7F), "Ii;wF7", m68040up , dis_nonbranch },
{"fsnegw", 4,	two(0xF000, 0x505A), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsnegx", 4,	two(0xF000, 0x005A), two(0xF1C0, 0xE07F), "IiF8F7", m68040up , dis_nonbranch },
{"fsnegx", 4,	two(0xF000, 0x485A), two(0xF1C0, 0xFC7F), "Ii;xF7", m68040up , dis_nonbranch },
{"fsnegx", 4,	two(0xF000, 0x005A), two(0xF1C0, 0xE07F), "IiFt",   m68040up , dis_nonbranch },

{"fdnegb", 4,	two(0xF000, 0x585E), two(0xF1C0, 0xFC7F), "Ii;bF7", m68040up , dis_nonbranch },
{"fdnegb", 4,	two(0xF000, 0x585E), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdnegd", 4,	two(0xF000, 0x005E), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"fdnegd", 4,	two(0xF000, 0x005E), two(0xF1C0, 0xE07F), "IiFt",   cfloat , dis_nonbranch },
{"fdnegd", 4,	two(0xF000, 0x545E), two(0xF1C0, 0xFC7F), "Ii;FF7", m68040up , dis_nonbranch },
{"fdnegd", 4,	two(0xF000, 0x545E), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"fdnegl", 4,	two(0xF000, 0x405E), two(0xF1C0, 0xFC7F), "Ii;lF7", m68040up , dis_nonbranch },
{"fdnegl", 4,	two(0xF000, 0x405E), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdnegp", 4,	two(0xF000, 0x4C5E), two(0xF1C0, 0xFC7F), "Ii;pF7", m68040up , dis_nonbranch },
{"fdnegs", 4,	two(0xF000, 0x445E), two(0xF1C0, 0xFC7F), "Ii;fF7", m68040up , dis_nonbranch },
{"fdnegs", 4,	two(0xF000, 0x445E), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdnegw", 4,	two(0xF000, 0x505E), two(0xF1C0, 0xFC7F), "Ii;wF7", m68040up , dis_nonbranch },
{"fdnegw", 4,	two(0xF000, 0x505E), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdnegx", 4,	two(0xF000, 0x005E), two(0xF1C0, 0xE07F), "IiF8F7", m68040up , dis_nonbranch },
{"fdnegx", 4,	two(0xF000, 0x485E), two(0xF1C0, 0xFC7F), "Ii;xF7", m68040up , dis_nonbranch },
{"fdnegx", 4,	two(0xF000, 0x005E), two(0xF1C0, 0xE07F), "IiFt",   m68040up , dis_nonbranch },

{"fremb", 4,	two(0xF000, 0x5825), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"fremd", 4,	two(0xF000, 0x5425), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"freml", 4,	two(0xF000, 0x4025), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"fremp", 4,	two(0xF000, 0x4C25), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"frems", 4,	two(0xF000, 0x4425), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fremw", 4,	two(0xF000, 0x5025), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"fremx", 4,	two(0xF000, 0x0025), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"fremx", 4,	two(0xF000, 0x4825), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },

{"frestore", 2,	one(0xF140),		one(0xF1C0), "Id<s", mfloat , dis_nonbranch },
{"frestore", 2,	one(0xF140),		one(0xF1C0), "Idys", cfloat , dis_nonbranch },

{"fsave", 2,	one(0xF100),		one(0xF1C0), "Id>s", mfloat , dis_nonbranch },
{"fsave", 2,	one(0xF100),		one(0xF1C0), "Idzs", cfloat , dis_nonbranch },

{"fscaleb", 4,	two(0xF000, 0x5826), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"fscaled", 4,	two(0xF000, 0x5426), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"fscalel", 4,	two(0xF000, 0x4026), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"fscalep", 4,	two(0xF000, 0x4C26), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"fscales", 4,	two(0xF000, 0x4426), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fscalew", 4,	two(0xF000, 0x5026), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"fscalex", 4,	two(0xF000, 0x0026), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"fscalex", 4,	two(0xF000, 0x4826), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },

/* $ is necessary to prevent the assembler from using PC-relative.
   If @ were used, "label: fseq label" could produce "ftrapeq", 2,
   because "label" became "pc@label".  */
{"fseq", 4,	two(0xF040, 0x0001), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsf", 4,	two(0xF040, 0x0000), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsge", 4,	two(0xF040, 0x0013), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsgl", 4,	two(0xF040, 0x0016), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsgle", 4,	two(0xF040, 0x0017), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsgt", 4,	two(0xF040, 0x0012), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsle", 4,	two(0xF040, 0x0015), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fslt", 4,	two(0xF040, 0x0014), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsne", 4,	two(0xF040, 0x000E), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsnge", 4,	two(0xF040, 0x001C), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsngl", 4,	two(0xF040, 0x0019), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsngle", 4,	two(0xF040, 0x0018), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsngt", 4,	two(0xF040, 0x001D), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsnle", 4,	two(0xF040, 0x001A), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsnlt", 4,	two(0xF040, 0x001B), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsoge", 4,	two(0xF040, 0x0003), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsogl", 4,	two(0xF040, 0x0006), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsogt", 4,	two(0xF040, 0x0002), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsole", 4,	two(0xF040, 0x0005), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsolt", 4,	two(0xF040, 0x0004), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsor", 4,	two(0xF040, 0x0007), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsseq", 4,	two(0xF040, 0x0011), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fssf", 4,	two(0xF040, 0x0010), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fssne", 4,	two(0xF040, 0x001E), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsst", 4,	two(0xF040, 0x001F), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fst", 4,	two(0xF040, 0x000F), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsueq", 4,	two(0xF040, 0x0009), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsuge", 4,	two(0xF040, 0x000B), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsugt", 4,	two(0xF040, 0x000A), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsule", 4,	two(0xF040, 0x000D), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsult", 4,	two(0xF040, 0x000C), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },
{"fsun", 4,	two(0xF040, 0x0008), two(0xF1C0, 0xFFFF), "Ii$s", mfloat , dis_nonbranch },

{"fsgldivb", 4,	two(0xF000, 0x5824), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"fsgldivd", 4,	two(0xF000, 0x5424), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"fsgldivl", 4,	two(0xF000, 0x4024), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"fsgldivp", 4,	two(0xF000, 0x4C24), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"fsgldivs", 4,	two(0xF000, 0x4424), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fsgldivw", 4,	two(0xF000, 0x5024), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"fsgldivx", 4,	two(0xF000, 0x0024), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"fsgldivx", 4,	two(0xF000, 0x4824), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"fsgldivx", 4,	two(0xF000, 0x0024), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"fsglmulb", 4,	two(0xF000, 0x5827), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"fsglmuld", 4,	two(0xF000, 0x5427), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"fsglmull", 4,	two(0xF000, 0x4027), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"fsglmulp", 4,	two(0xF000, 0x4C27), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"fsglmuls", 4,	two(0xF000, 0x4427), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fsglmulw", 4,	two(0xF000, 0x5027), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"fsglmulx", 4,	two(0xF000, 0x0027), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"fsglmulx", 4,	two(0xF000, 0x4827), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"fsglmulx", 4,	two(0xF000, 0x0027), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"fsinb", 4,	two(0xF000, 0x580E), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"fsind", 4,	two(0xF000, 0x540E), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"fsinl", 4,	two(0xF000, 0x400E), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"fsinp", 4,	two(0xF000, 0x4C0E), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"fsins", 4,	two(0xF000, 0x440E), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fsinw", 4,	two(0xF000, 0x500E), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"fsinx", 4,	two(0xF000, 0x000E), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"fsinx", 4,	two(0xF000, 0x480E), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"fsinx", 4,	two(0xF000, 0x000E), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"fsincosb", 4,	two(0xF000, 0x5830), two(0xF1C0, 0xFC78), "Ii;bF3F7", mfloat , dis_nonbranch },
{"fsincosd", 4,	two(0xF000, 0x5430), two(0xF1C0, 0xFC78), "Ii;FF3F7", mfloat , dis_nonbranch },
{"fsincosl", 4,	two(0xF000, 0x4030), two(0xF1C0, 0xFC78), "Ii;lF3F7", mfloat , dis_nonbranch },
{"fsincosp", 4,	two(0xF000, 0x4C30), two(0xF1C0, 0xFC78), "Ii;pF3F7", mfloat , dis_nonbranch },
{"fsincoss", 4,	two(0xF000, 0x4430), two(0xF1C0, 0xFC78), "Ii;fF3F7", mfloat , dis_nonbranch },
{"fsincosw", 4,	two(0xF000, 0x5030), two(0xF1C0, 0xFC78), "Ii;wF3F7", mfloat , dis_nonbranch },
{"fsincosx", 4,	two(0xF000, 0x0030), two(0xF1C0, 0xE078), "IiF8F3F7", mfloat , dis_nonbranch },
{"fsincosx", 4,	two(0xF000, 0x4830), two(0xF1C0, 0xFC78), "Ii;xF3F7", mfloat , dis_nonbranch },

{"fsinhb", 4,	two(0xF000, 0x5802), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"fsinhd", 4,	two(0xF000, 0x5402), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"fsinhl", 4,	two(0xF000, 0x4002), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"fsinhp", 4,	two(0xF000, 0x4C02), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"fsinhs", 4,	two(0xF000, 0x4402), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fsinhw", 4,	two(0xF000, 0x5002), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"fsinhx", 4,	two(0xF000, 0x0002), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"fsinhx", 4,	two(0xF000, 0x4802), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"fsinhx", 4,	two(0xF000, 0x0002), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"fsqrtb", 4,	two(0xF000, 0x5804), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"fsqrtb", 4,	two(0xF000, 0x5804), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsqrtd", 4,	two(0xF000, 0x0004), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"fsqrtd", 4,	two(0xF000, 0x0004), two(0xF1C0, 0xE07F), "IiFt",   cfloat , dis_nonbranch },
{"fsqrtd", 4,	two(0xF000, 0x5404), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"fsqrtd", 4,	two(0xF000, 0x5404), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"fsqrtl", 4,	two(0xF000, 0x4004), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"fsqrtl", 4,	two(0xF000, 0x4004), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsqrtp", 4,	two(0xF000, 0x4C04), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"fsqrts", 4,	two(0xF000, 0x4404), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fsqrts", 4,	two(0xF000, 0x4404), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsqrtw", 4,	two(0xF000, 0x5004), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"fsqrtw", 4,	two(0xF000, 0x5004), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsqrtx", 4,	two(0xF000, 0x0004), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"fsqrtx", 4,	two(0xF000, 0x4804), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"fsqrtx", 4,	two(0xF000, 0x0004), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"fssqrtb", 4,	two(0xF000, 0x5841), two(0xF1C0, 0xFC7F), "Ii;bF7", m68040up , dis_nonbranch },
{"fssqrtb", 4,	two(0xF000, 0x5841), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fssqrtd", 4,	two(0xF000, 0x0041), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"fssqrtd", 4,	two(0xF000, 0x0041), two(0xF1C0, 0xE07F), "IiFt",   cfloat , dis_nonbranch },
{"fssqrtd", 4,	two(0xF000, 0x5441), two(0xF1C0, 0xFC7F), "Ii;FF7", m68040up , dis_nonbranch },
{"fssqrtd", 4,	two(0xF000, 0x5441), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"fssqrtl", 4,	two(0xF000, 0x4041), two(0xF1C0, 0xFC7F), "Ii;lF7", m68040up , dis_nonbranch },
{"fssqrtl", 4,	two(0xF000, 0x4041), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fssqrtp", 4,	two(0xF000, 0x4C41), two(0xF1C0, 0xFC7F), "Ii;pF7", m68040up , dis_nonbranch },
{"fssqrts", 4,	two(0xF000, 0x4441), two(0xF1C0, 0xFC7F), "Ii;fF7", m68040up , dis_nonbranch },
{"fssqrts", 4,	two(0xF000, 0x4441), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fssqrtw", 4,	two(0xF000, 0x5041), two(0xF1C0, 0xFC7F), "Ii;wF7", m68040up , dis_nonbranch },
{"fssqrtw", 4,	two(0xF000, 0x5041), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fssqrtx", 4,	two(0xF000, 0x0041), two(0xF1C0, 0xE07F), "IiF8F7", m68040up , dis_nonbranch },
{"fssqrtx", 4,	two(0xF000, 0x4841), two(0xF1C0, 0xFC7F), "Ii;xF7", m68040up , dis_nonbranch },
{"fssqrtx", 4,	two(0xF000, 0x0041), two(0xF1C0, 0xE07F), "IiFt",   m68040up , dis_nonbranch },

{"fdsqrtb", 4,	two(0xF000, 0x5845), two(0xF1C0, 0xFC7F), "Ii;bF7", m68040up , dis_nonbranch },
{"fdsqrtb", 4,	two(0xF000, 0x5845), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdsqrtd", 4,	two(0xF000, 0x0045), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"fdsqrtd", 4,	two(0xF000, 0x0045), two(0xF1C0, 0xE07F), "IiFt",   cfloat , dis_nonbranch },
{"fdsqrtd", 4,	two(0xF000, 0x5445), two(0xF1C0, 0xFC7F), "Ii;FF7", m68040up , dis_nonbranch },
{"fdsqrtd", 4,	two(0xF000, 0x5445), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"fdsqrtl", 4,	two(0xF000, 0x4045), two(0xF1C0, 0xFC7F), "Ii;lF7", m68040up , dis_nonbranch },
{"fdsqrtl", 4,	two(0xF000, 0x4045), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdsqrtp", 4,	two(0xF000, 0x4C45), two(0xF1C0, 0xFC7F), "Ii;pF7", m68040up , dis_nonbranch },
{"fdsqrts", 4,	two(0xF000, 0x4445), two(0xF1C0, 0xFC7F), "Ii;fF7", m68040up , dis_nonbranch },
{"fdsqrts", 4,	two(0xF000, 0x4445), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdsqrtw", 4,	two(0xF000, 0x5045), two(0xF1C0, 0xFC7F), "Ii;wF7", m68040up , dis_nonbranch },
{"fdsqrtw", 4,	two(0xF000, 0x5045), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdsqrtx", 4,	two(0xF000, 0x0045), two(0xF1C0, 0xE07F), "IiF8F7", m68040up , dis_nonbranch },
{"fdsqrtx", 4,	two(0xF000, 0x4845), two(0xF1C0, 0xFC7F), "Ii;xF7", m68040up , dis_nonbranch },
{"fdsqrtx", 4,	two(0xF000, 0x0045), two(0xF1C0, 0xE07F), "IiFt",   m68040up , dis_nonbranch },

{"fsubb", 4,	two(0xF000, 0x5828), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"fsubb", 4,	two(0xF000, 0x5828), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsubd", 4,	two(0xF000, 0x0028), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"fsubd", 4,	two(0xF000, 0x5428), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"fsubd", 4,	two(0xF000, 0x5428), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"fsubl", 4,	two(0xF000, 0x4028), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"fsubl", 4,	two(0xF000, 0x4028), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsubp", 4,	two(0xF000, 0x4C28), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"fsubs", 4,	two(0xF000, 0x4428), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"fsubs", 4,	two(0xF000, 0x4428), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsubw", 4,	two(0xF000, 0x5028), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"fsubw", 4,	two(0xF000, 0x5028), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fsubx", 4,	two(0xF000, 0x0028), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"fsubx", 4,	two(0xF000, 0x4828), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"fsubx", 4,	two(0xF000, 0x0028), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"fssubb", 4,	two(0xF000, 0x5868), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fssubb", 4,	two(0xF000, 0x5868), two(0xF1C0, 0xFC7F), "Ii;bF7", m68040up , dis_nonbranch },
{"fssubd", 4,	two(0xF000, 0x0068), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"fssubd", 4,	two(0xF000, 0x5468), two(0xF1C0, 0xFC7F), "Ii;FF7", m68040up , dis_nonbranch },
{"fssubd", 4,	two(0xF000, 0x5468), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"fssubl", 4,	two(0xF000, 0x4068), two(0xF1C0, 0xFC7F), "Ii;lF7", m68040up , dis_nonbranch },
{"fssubl", 4,	two(0xF000, 0x4068), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fssubp", 4,	two(0xF000, 0x4C68), two(0xF1C0, 0xFC7F), "Ii;pF7", m68040up , dis_nonbranch },
{"fssubs", 4,	two(0xF000, 0x4468), two(0xF1C0, 0xFC7F), "Ii;fF7", m68040up , dis_nonbranch },
{"fssubs", 4,	two(0xF000, 0x4468), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fssubw", 4,	two(0xF000, 0x5068), two(0xF1C0, 0xFC7F), "Ii;wF7", m68040up , dis_nonbranch },
{"fssubw", 4,	two(0xF000, 0x5068), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fssubx", 4,	two(0xF000, 0x0068), two(0xF1C0, 0xE07F), "IiF8F7", m68040up , dis_nonbranch },
{"fssubx", 4,	two(0xF000, 0x4868), two(0xF1C0, 0xFC7F), "Ii;xF7", m68040up , dis_nonbranch },
{"fssubx", 4,	two(0xF000, 0x0068), two(0xF1C0, 0xE07F), "IiFt",   m68040up , dis_nonbranch },

{"fdsubb", 4,	two(0xF000, 0x586c), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdsubb", 4,	two(0xF000, 0x586c), two(0xF1C0, 0xFC7F), "Ii;bF7", m68040up , dis_nonbranch },
{"fdsubd", 4,	two(0xF000, 0x006c), two(0xF1C0, 0xE07F), "IiF8F7", cfloat , dis_nonbranch },
{"fdsubd", 4,	two(0xF000, 0x546c), two(0xF1C0, 0xFC7F), "IiwsF7", cfloat , dis_nonbranch },
{"fdsubd", 4,	two(0xF000, 0x546c), two(0xF1C0, 0xFC7F), "Ii;FF7", m68040up , dis_nonbranch },
{"fdsubl", 4,	two(0xF000, 0x406c), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdsubl", 4,	two(0xF000, 0x406c), two(0xF1C0, 0xFC7F), "Ii;lF7", m68040up , dis_nonbranch },
{"fdsubp", 4,	two(0xF000, 0x4C6c), two(0xF1C0, 0xFC7F), "Ii;pF7", m68040up , dis_nonbranch },
{"fdsubs", 4,	two(0xF000, 0x446c), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdsubs", 4,	two(0xF000, 0x446c), two(0xF1C0, 0xFC7F), "Ii;fF7", m68040up , dis_nonbranch },
{"fdsubw", 4,	two(0xF000, 0x506c), two(0xF1C0, 0xFC7F), "IibsF7", cfloat , dis_nonbranch },
{"fdsubw", 4,	two(0xF000, 0x506c), two(0xF1C0, 0xFC7F), "Ii;wF7", m68040up , dis_nonbranch },
{"fdsubx", 4,	two(0xF000, 0x006c), two(0xF1C0, 0xE07F), "IiF8F7", m68040up , dis_nonbranch },
{"fdsubx", 4,	two(0xF000, 0x486c), two(0xF1C0, 0xFC7F), "Ii;xF7", m68040up , dis_nonbranch },
{"fdsubx", 4,	two(0xF000, 0x006c), two(0xF1C0, 0xE07F), "IiFt",   m68040up , dis_nonbranch },

{"ftanb", 4,	two(0xF000, 0x580F), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"ftand", 4,	two(0xF000, 0x540F), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"ftanl", 4,	two(0xF000, 0x400F), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"ftanp", 4,	two(0xF000, 0x4C0F), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"ftans", 4,	two(0xF000, 0x440F), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"ftanw", 4,	two(0xF000, 0x500F), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"ftanx", 4,	two(0xF000, 0x000F), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"ftanx", 4,	two(0xF000, 0x480F), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"ftanx", 4,	two(0xF000, 0x000F), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"ftanhb", 4,	two(0xF000, 0x5809), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"ftanhd", 4,	two(0xF000, 0x5409), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"ftanhl", 4,	two(0xF000, 0x4009), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"ftanhp", 4,	two(0xF000, 0x4C09), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"ftanhs", 4,	two(0xF000, 0x4409), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"ftanhw", 4,	two(0xF000, 0x5009), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"ftanhx", 4,	two(0xF000, 0x0009), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"ftanhx", 4,	two(0xF000, 0x4809), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"ftanhx", 4,	two(0xF000, 0x0009), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"ftentoxb", 4,	two(0xF000, 0x5812), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"ftentoxd", 4,	two(0xF000, 0x5412), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"ftentoxl", 4,	two(0xF000, 0x4012), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"ftentoxp", 4,	two(0xF000, 0x4C12), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"ftentoxs", 4,	two(0xF000, 0x4412), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"ftentoxw", 4,	two(0xF000, 0x5012), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"ftentoxx", 4,	two(0xF000, 0x0012), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"ftentoxx", 4,	two(0xF000, 0x4812), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"ftentoxx", 4,	two(0xF000, 0x0012), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"ftrapeq", 4,	two(0xF07C, 0x0001), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapf", 4,	two(0xF07C, 0x0000), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapge", 4,	two(0xF07C, 0x0013), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapgl", 4,	two(0xF07C, 0x0016), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapgle", 4,	two(0xF07C, 0x0017), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapgt", 4,	two(0xF07C, 0x0012), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftraple", 4,	two(0xF07C, 0x0015), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftraplt", 4,	two(0xF07C, 0x0014), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapne", 4,	two(0xF07C, 0x000E), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapnge", 4,	two(0xF07C, 0x001C), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapngl", 4,	two(0xF07C, 0x0019), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapngle", 4,two(0xF07C, 0x0018), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapngt", 4,	two(0xF07C, 0x001D), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapnle", 4,	two(0xF07C, 0x001A), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapnlt", 4,	two(0xF07C, 0x001B), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapoge", 4,	two(0xF07C, 0x0003), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapogl", 4,	two(0xF07C, 0x0006), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapogt", 4,	two(0xF07C, 0x0002), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapole", 4,	two(0xF07C, 0x0005), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapolt", 4,	two(0xF07C, 0x0004), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapor", 4,	two(0xF07C, 0x0007), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapseq", 4,	two(0xF07C, 0x0011), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapsf", 4,	two(0xF07C, 0x0010), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapsne", 4,	two(0xF07C, 0x001E), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapst", 4,	two(0xF07C, 0x001F), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapt", 4,	two(0xF07C, 0x000F), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapueq", 4,	two(0xF07C, 0x0009), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapuge", 4,	two(0xF07C, 0x000B), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapugt", 4,	two(0xF07C, 0x000A), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapule", 4,	two(0xF07C, 0x000D), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapult", 4,	two(0xF07C, 0x000C), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },
{"ftrapun", 4,	two(0xF07C, 0x0008), two(0xF1FF, 0xFFFF), "Ii", mfloat , dis_nonbranch },

{"ftrapeqw", 4,	two(0xF07A, 0x0001), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapfw", 4,	two(0xF07A, 0x0000), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapgew", 4,	two(0xF07A, 0x0013), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapglw", 4,	two(0xF07A, 0x0016), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapglew", 4,two(0xF07A, 0x0017), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapgtw", 4,	two(0xF07A, 0x0012), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftraplew", 4,	two(0xF07A, 0x0015), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapltw", 4,	two(0xF07A, 0x0014), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapnew", 4,	two(0xF07A, 0x000E), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapngew", 4,two(0xF07A, 0x001C), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapnglw", 4,two(0xF07A, 0x0019), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapnglew", 4,two(0xF07A, 0x0018), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapngtw", 4,two(0xF07A, 0x001D), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapnlew", 4,two(0xF07A, 0x001A), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapnltw", 4,two(0xF07A, 0x001B), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapogew", 4,two(0xF07A, 0x0003), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapoglw", 4,two(0xF07A, 0x0006), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapogtw", 4,two(0xF07A, 0x0002), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapolew", 4,two(0xF07A, 0x0005), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapoltw", 4,two(0xF07A, 0x0004), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftraporw", 4,	two(0xF07A, 0x0007), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapseqw", 4,two(0xF07A, 0x0011), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapsfw", 4,	two(0xF07A, 0x0010), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapsnew", 4,two(0xF07A, 0x001E), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapstw", 4,	two(0xF07A, 0x001F), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftraptw", 4,	two(0xF07A, 0x000F), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapueqw", 4,two(0xF07A, 0x0009), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapugew", 4,two(0xF07A, 0x000B), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapugtw", 4,two(0xF07A, 0x000A), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapulew", 4,two(0xF07A, 0x000D), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapultw", 4,two(0xF07A, 0x000C), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },
{"ftrapunw", 4,	two(0xF07A, 0x0008), two(0xF1FF, 0xFFFF), "Ii^w", mfloat , dis_nonbranch },

{"ftrapeql", 4,	two(0xF07B, 0x0001), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapfl", 4,	two(0xF07B, 0x0000), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapgel", 4,	two(0xF07B, 0x0013), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapgll", 4,	two(0xF07B, 0x0016), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapglel", 4,two(0xF07B, 0x0017), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapgtl", 4,	two(0xF07B, 0x0012), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftraplel", 4,	two(0xF07B, 0x0015), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapltl", 4,	two(0xF07B, 0x0014), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapnel", 4,	two(0xF07B, 0x000E), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapngel", 4,two(0xF07B, 0x001C), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapngll", 4,two(0xF07B, 0x0019), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapnglel", 4,two(0xF07B, 0x0018), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapngtl", 4,two(0xF07B, 0x001D), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapnlel", 4,two(0xF07B, 0x001A), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapnltl", 4,two(0xF07B, 0x001B), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapogel", 4,two(0xF07B, 0x0003), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapogll", 4,two(0xF07B, 0x0006), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapogtl", 4,two(0xF07B, 0x0002), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapolel", 4,two(0xF07B, 0x0005), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapoltl", 4,two(0xF07B, 0x0004), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftraporl", 4,	two(0xF07B, 0x0007), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapseql", 4,two(0xF07B, 0x0011), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapsfl", 4,	two(0xF07B, 0x0010), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapsnel", 4,two(0xF07B, 0x001E), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapstl", 4,	two(0xF07B, 0x001F), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftraptl", 4,	two(0xF07B, 0x000F), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapueql", 4,two(0xF07B, 0x0009), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapugel", 4,two(0xF07B, 0x000B), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapugtl", 4,two(0xF07B, 0x000A), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapulel", 4,two(0xF07B, 0x000D), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapultl", 4,two(0xF07B, 0x000C), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },
{"ftrapunl", 4,	two(0xF07B, 0x0008), two(0xF1FF, 0xFFFF), "Ii^l", mfloat , dis_nonbranch },

{"ftstb", 4,	two(0xF000, 0x583A), two(0xF1C0, 0xFC7F), "Ii;b", mfloat , dis_nonbranch },
{"ftstb", 4,	two(0xF000, 0x583A), two(0xF1C0, 0xFC7F), "Iibs", cfloat , dis_nonbranch },
{"ftstd", 4,	two(0xF000, 0x003A), two(0xF1C0, 0xE07F), "IiF8", cfloat , dis_nonbranch },
{"ftstd", 4,	two(0xF000, 0x543A), two(0xF1C0, 0xFC7F), "Ii;F", mfloat , dis_nonbranch },
{"ftstd", 4,	two(0xF000, 0x543A), two(0xF1C0, 0xFC7F), "Iibs", cfloat , dis_nonbranch },
{"ftstl", 4,	two(0xF000, 0x403A), two(0xF1C0, 0xFC7F), "Ii;l", mfloat , dis_nonbranch },
{"ftstl", 4,	two(0xF000, 0x403A), two(0xF1C0, 0xFC7F), "Iibs", cfloat , dis_nonbranch },
{"ftstp", 4,	two(0xF000, 0x4C3A), two(0xF1C0, 0xFC7F), "Ii;p", mfloat , dis_nonbranch },
{"ftsts", 4,	two(0xF000, 0x443A), two(0xF1C0, 0xFC7F), "Ii;f", mfloat , dis_nonbranch },
{"ftsts", 4,	two(0xF000, 0x443A), two(0xF1C0, 0xFC7F), "Iibs", cfloat , dis_nonbranch },
{"ftstw", 4,	two(0xF000, 0x503A), two(0xF1C0, 0xFC7F), "Ii;w", mfloat , dis_nonbranch },
{"ftstw", 4,	two(0xF000, 0x503A), two(0xF1C0, 0xFC7F), "Iibs", cfloat , dis_nonbranch },
{"ftstx", 4,	two(0xF000, 0x003A), two(0xF1C0, 0xE07F), "IiF8", mfloat , dis_nonbranch },
{"ftstx", 4,	two(0xF000, 0x483A), two(0xF1C0, 0xFC7F), "Ii;x", mfloat , dis_nonbranch },

{"ftwotoxb", 4,	two(0xF000, 0x5811), two(0xF1C0, 0xFC7F), "Ii;bF7", mfloat , dis_nonbranch },
{"ftwotoxd", 4,	two(0xF000, 0x5411), two(0xF1C0, 0xFC7F), "Ii;FF7", mfloat , dis_nonbranch },
{"ftwotoxl", 4,	two(0xF000, 0x4011), two(0xF1C0, 0xFC7F), "Ii;lF7", mfloat , dis_nonbranch },
{"ftwotoxp", 4,	two(0xF000, 0x4C11), two(0xF1C0, 0xFC7F), "Ii;pF7", mfloat , dis_nonbranch },
{"ftwotoxs", 4,	two(0xF000, 0x4411), two(0xF1C0, 0xFC7F), "Ii;fF7", mfloat , dis_nonbranch },
{"ftwotoxw", 4,	two(0xF000, 0x5011), two(0xF1C0, 0xFC7F), "Ii;wF7", mfloat , dis_nonbranch },
{"ftwotoxx", 4,	two(0xF000, 0x0011), two(0xF1C0, 0xE07F), "IiF8F7", mfloat , dis_nonbranch },
{"ftwotoxx", 4,	two(0xF000, 0x4811), two(0xF1C0, 0xFC7F), "Ii;xF7", mfloat , dis_nonbranch },
{"ftwotoxx", 4,	two(0xF000, 0x0011), two(0xF1C0, 0xE07F), "IiFt",   mfloat , dis_nonbranch },

{"halt", 2,	one(0045310),	one(0177777), "",     m68060 | mcfisa_a , dis_nonbranch },

{"illegal", 2,	one(0045374),	one(0177777), "",     m68000up | mcfisa_a , dis_nonbranch },
{"intouch", 2,	one(0xf428),	one(0xfff8), "As",    mcfisa_b | mcfisa_c , dis_nonbranch },

{"jmp", 2,	one(0047300),	one(0177700), "!s", m68000up | mcfisa_a , dis_branch },

{"jra", 2,	one(0060000),	one(0177400), "Bb", m68000up | mcfisa_a , dis_branch },
{"jra", 2,	one(0047300),	one(0177700), "!s", m68000up | mcfisa_a , dis_branch },

{"jsr", 2,	one(0047200),	one(0177700), "!s", m68000up | mcfisa_a , dis_jsr },

{"jbsr", 2,	one(0060400),	one(0177400), "Bs", m68000up | mcfisa_a , dis_jsr },
{"jbsr", 2,	one(0047200),	one(0177700), "!s", m68000up | mcfisa_a , dis_jsr },

{"lea", 2,	one(0040700),	one(0170700), "!sAd", m68000up | mcfisa_a , dis_nonbranch },

{"lpstop", 6,	two(0174000,0000700),two(0177777,0177777),"#w", cpu32 | fido_a | m68060 , dis_nonbranch },

{"linkw", 4,	one(0047120),	one(0177770), "As#w", m68000up | mcfisa_a , dis_nonbranch },
{"linkl", 6,	one(0044010),	one(0177770), "As#l", m68020up | cpu32 | fido_a , dis_nonbranch },
{"link", 4,	one(0047120),	one(0177770), "As#W", m68000up | mcfisa_a , dis_nonbranch },
{"link", 6,	one(0044010),	one(0177770), "As#l", m68020up | cpu32 | fido_a , dis_nonbranch },

{"lslb", 2,	one(0160410),	one(0170770), "QdDs", m68000up , dis_nonbranch },
{"lslb", 2,	one(0160450),	one(0170770), "DdDs", m68000up , dis_nonbranch },
{"lslw", 2,	one(0160510),	one(0170770), "QdDs", m68000up , dis_nonbranch },
{"lslw", 2,	one(0160550),	one(0170770), "DdDs", m68000up , dis_nonbranch },
{"lslw", 2,	one(0161700),	one(0177700), "~s",   m68000up , dis_nonbranch },
{"lsll", 2,	one(0160610),	one(0170770), "QdDs", m68000up | mcfisa_a , dis_nonbranch },
{"lsll", 2,	one(0160650),	one(0170770), "DdDs", m68000up | mcfisa_a , dis_nonbranch },

{"lsrb", 2,	one(0160010),	one(0170770), "QdDs", m68000up , dis_nonbranch },
{"lsrb", 2,	one(0160050),	one(0170770), "DdDs", m68000up , dis_nonbranch },
{"lsrw", 2,	one(0160110),	one(0170770), "QdDs", m68000up , dis_nonbranch },
{"lsrw", 2,	one(0160150),	one(0170770), "DdDs", m68000up , dis_nonbranch },
{"lsrw", 2,	one(0161300),	one(0177700), "~s",   m68000up , dis_nonbranch },
{"lsrl", 2,	one(0160210),	one(0170770), "QdDs", m68000up | mcfisa_a , dis_nonbranch },
{"lsrl", 2,	one(0160250),	one(0170770), "DdDs", m68000up | mcfisa_a , dis_nonbranch },

{"macw", 4,  	two(0xa080, 0x0000), two(0xf180, 0x0910), "uNuoiI4/Rn", mcfmac , dis_nonbranch },
{"macw", 4,  	two(0xa080, 0x0200), two(0xf180, 0x0910), "uNuoMh4/Rn", mcfmac , dis_nonbranch },
{"macw", 4,  	two(0xa080, 0x0000), two(0xf180, 0x0f10), "uNuo4/Rn", mcfmac , dis_nonbranch },
{"macw", 4,  	two(0xa000, 0x0000), two(0xf1b0, 0x0900), "uMumiI", mcfmac , dis_nonbranch },
{"macw", 4,  	two(0xa000, 0x0200), two(0xf1b0, 0x0900), "uMumMh", mcfmac , dis_nonbranch },
{"macw", 4,  	two(0xa000, 0x0000), two(0xf1b0, 0x0f00), "uMum", mcfmac , dis_nonbranch },

{"macw", 4,  	two(0xa000, 0x0000), two(0xf100, 0x0900), "uNuoiI4/RneG", mcfemac , dis_nonbranch },/* Ry,Rx,SF,<ea>,accX.  */
{"macw", 4,  	two(0xa000, 0x0200), two(0xf100, 0x0900), "uNuoMh4/RneG", mcfemac , dis_nonbranch },/* Ry,Rx,+1/-1,<ea>,accX.  */
{"macw", 4,  	two(0xa000, 0x0000), two(0xf100, 0x0f00), "uNuo4/RneG", mcfemac , dis_nonbranch },/* Ry,Rx,<ea>,accX.  */
{"macw", 4,  	two(0xa000, 0x0000), two(0xf130, 0x0900), "uMumiIeH", mcfemac , dis_nonbranch },/* Ry,Rx,SF,accX.  */
{"macw", 4,  	two(0xa000, 0x0200), two(0xf130, 0x0900), "uMumMheH", mcfemac , dis_nonbranch },/* Ry,Rx,+1/-1,accX.  */
{"macw", 4,  	two(0xa000, 0x0000), two(0xf130, 0x0f00), "uMumeH", mcfemac , dis_nonbranch }, /* Ry,Rx,accX.  */

{"macw", 4,  	two(0xa080, 0x0000), two(0xf180, 0x0910), "uNuoiI4/Rn", mcfemac , dis_nonbranch },
{"macw", 4,  	two(0xa080, 0x0200), two(0xf180, 0x0910), "uNuoMh4/Rn", mcfemac , dis_nonbranch },
{"macw", 4,  	two(0xa080, 0x0000), two(0xf180, 0x0f10), "uNuo4/Rn", mcfemac , dis_nonbranch },
{"macw", 4,  	two(0xa000, 0x0000), two(0xf1b0, 0x0910), "uMumiI", mcfemac , dis_nonbranch },
{"macw", 4,  	two(0xa000, 0x0200), two(0xf1b0, 0x0910), "uMumMh", mcfemac , dis_nonbranch },
{"macw", 4,  	two(0xa000, 0x0000), two(0xf1b0, 0x0f10), "uMum", mcfemac , dis_nonbranch },

{"macl", 4,  	two(0xa080, 0x0800), two(0xf180, 0x0910), "RNRoiI4/Rn", mcfmac , dis_nonbranch },
{"macl", 4,  	two(0xa080, 0x0a00), two(0xf180, 0x0910), "RNRoMh4/Rn", mcfmac , dis_nonbranch },
{"macl", 4,  	two(0xa080, 0x0800), two(0xf180, 0x0f10), "RNRo4/Rn", mcfmac , dis_nonbranch },
{"macl", 4,  	two(0xa000, 0x0800), two(0xf1b0, 0x0b00), "RMRmiI", mcfmac , dis_nonbranch },
{"macl", 4,  	two(0xa000, 0x0a00), two(0xf1b0, 0x0b00), "RMRmMh", mcfmac , dis_nonbranch },
{"macl", 4,  	two(0xa000, 0x0800), two(0xf1b0, 0x0900), "RMRm", mcfmac , dis_nonbranch },

{"macl", 4,  	two(0xa000, 0x0800), two(0xf100, 0x0900), "R3R1iI4/RneG", mcfemac , dis_nonbranch },
{"macl", 4,  	two(0xa000, 0x0a00), two(0xf100, 0x0900), "R3R1Mh4/RneG", mcfemac , dis_nonbranch },
{"macl", 4,  	two(0xa000, 0x0800), two(0xf100, 0x0f00), "R3R14/RneG", mcfemac , dis_nonbranch },
{"macl", 4,  	two(0xa000, 0x0800), two(0xf130, 0x0900), "RMRmiIeH", mcfemac , dis_nonbranch },
{"macl", 4,  	two(0xa000, 0x0a00), two(0xf130, 0x0900), "RMRmMheH", mcfemac , dis_nonbranch },
{"macl", 4,  	two(0xa000, 0x0800), two(0xf130, 0x0f00), "RMRmeH", mcfemac , dis_nonbranch },

{"macl", 4,  	two(0xa080, 0x0800), two(0xf180, 0x0910), "RNRoiI4/Rn", mcfemac , dis_nonbranch },
{"macl", 4,  	two(0xa080, 0x0a00), two(0xf180, 0x0910), "RNRoMh4/Rn", mcfemac , dis_nonbranch },
{"macl", 4,  	two(0xa080, 0x0800), two(0xf180, 0x0f10), "RNRo4/Rn", mcfemac , dis_nonbranch },
{"macl", 4,  	two(0xa000, 0x0800), two(0xf1b0, 0x0b10), "RMRmiI", mcfemac , dis_nonbranch },
{"macl", 4,  	two(0xa000, 0x0a00), two(0xf1b0, 0x0b10), "RMRmMh", mcfemac , dis_nonbranch },
{"macl", 4,  	two(0xa000, 0x0800), two(0xf1b0, 0x0910), "RMRm", mcfemac , dis_nonbranch },

/* NOTE: The mcf5200 family programmer's reference manual does not
   indicate the byte form of the movea instruction is invalid (as it
   is on 68000 family cpus).  However, experiments on the 5202 yeild
   unexpected results.  The value is copied, but it is not sign extended
   (as is done with movea.w) and the top three bytes in the address
   register are not disturbed.  I don't know if this is the intended
   behavior --- it could be a hole in instruction decoding (Motorola
   decided not to trap all invalid instructions for performance reasons)
   --- but I suspect that it is not.

   I reported this to Motorola ISD Technical Communications Support,
   which replied that other coldfire assemblers reject movea.b.  For
   this reason I've decided to not allow moveab.

	jtc@cygnus.com - 97/01/24.  */

{"moveal", 2,	one(0020100),	one(0170700), "*lAd", m68000up | mcfisa_a , dis_nonbranch },
{"moveaw", 2,	one(0030100),	one(0170700), "*wAd", m68000up | mcfisa_a , dis_nonbranch },

{"movclrl", 2,	one(0xA1C0),	one(0xf9f0), "eFRs", mcfemac , dis_nonbranch },

{"movec", 4,	one(0047173),	one(0177777), "R1Jj", m68010up | mcfisa_a , dis_nonbranch },
{"movec", 4,	one(0047173),	one(0177777), "R1#j", m68010up | mcfisa_a , dis_nonbranch },
{"movec", 4,	one(0047172),	one(0177777), "JjR1", m68010up , dis_nonbranch },
{"movec", 4,	one(0047172),	one(0177777), "#jR1", m68010up , dis_nonbranch },

{"movemw", 4,	one(0044200),	one(0177700), "Lw&s", m68000up , dis_nonbranch },
{"movemw", 4,	one(0044240),	one(0177770), "lw-s", m68000up , dis_nonbranch },
{"movemw", 4,	one(0044200),	one(0177700), "#w>s", m68000up , dis_nonbranch },
{"movemw", 4,	one(0046200),	one(0177700), "<sLw", m68000up , dis_nonbranch },
{"movemw", 4,	one(0046200),	one(0177700), "<s#w", m68000up , dis_nonbranch },
{"moveml", 4,	one(0044300),	one(0177700), "Lw&s", m68000up , dis_nonbranch },
{"moveml", 4,	one(0044340),	one(0177770), "lw-s", m68000up , dis_nonbranch },
{"moveml", 4,	one(0044300),	one(0177700), "#w>s", m68000up , dis_nonbranch },
{"moveml", 4,	one(0046300),	one(0177700), "<sLw", m68000up , dis_nonbranch },
{"moveml", 4,	one(0046300),	one(0177700), "<s#w", m68000up , dis_nonbranch },
{"moveml", 4,	one(0044300),	one(0177700), "Lwys", mcfisa_a , dis_nonbranch },
{"moveml", 4,	one(0044300),	one(0177700), "#wys", mcfisa_a , dis_nonbranch },
{"moveml", 4,	one(0046300),	one(0177700), "ysLw", mcfisa_a , dis_nonbranch },
{"moveml", 4,	one(0046300),	one(0177700), "ys#w", mcfisa_a , dis_nonbranch },

{"movepw", 2,	one(0000410),	one(0170770), "dsDd", m68000up , dis_nonbranch },
{"movepw", 2,	one(0000610),	one(0170770), "Ddds", m68000up , dis_nonbranch },
{"movepl", 2,	one(0000510),	one(0170770), "dsDd", m68000up , dis_nonbranch },
{"movepl", 2,	one(0000710),	one(0170770), "Ddds", m68000up , dis_nonbranch },

{"moveq", 2,	one(0070000),	one(0170400), "MsDd", m68000up | mcfisa_a , dis_nonbranch },
{"moveq", 2,	one(0070000),	one(0170400), "#BDd", m68000up | mcfisa_a , dis_nonbranch },

/* The move opcode can generate the movea and moveq instructions.  */
{"moveb", 2,	one(0010000),	one(0170000), ";b$d", m68000up , dis_nonbranch },
{"moveb", 2,	one(0010000),	one(0170070), "Ds$d", mcfisa_a , dis_nonbranch },
{"moveb", 2,	one(0010020),	one(0170070), "as$d", mcfisa_a , dis_nonbranch },
{"moveb", 2,	one(0010030),	one(0170070), "+s$d", mcfisa_a , dis_nonbranch },
{"moveb", 2,	one(0010040),	one(0170070), "-s$d", mcfisa_a , dis_nonbranch },
{"moveb", 2,	one(0010000),	one(0170000), "nsqd", mcfisa_a , dis_nonbranch },
{"moveb", 2,	one(0010000),	one(0170700), "obDd", mcfisa_a , dis_nonbranch },
{"moveb", 2,	one(0010200),	one(0170700), "obad", mcfisa_a , dis_nonbranch },
{"moveb", 2,	one(0010300),	one(0170700), "ob+d", mcfisa_a , dis_nonbranch },
{"moveb", 2,	one(0010400),	one(0170700), "ob-d", mcfisa_a , dis_nonbranch },
{"moveb", 2,	one(0010074),	one(0170077), "#bpd", mcfisa_b | mcfisa_c , dis_nonbranch },

{"movew", 2,	one(0030000),	one(0170000), "*w%d", m68000up , dis_nonbranch },
{"movew", 2,	one(0030000),	one(0170000), "ms%d", mcfisa_a , dis_nonbranch },
{"movew", 2,	one(0030000),	one(0170000), "nspd", mcfisa_a , dis_nonbranch },
{"movew", 2,	one(0030000),	one(0170000), "owmd", mcfisa_a , dis_nonbranch },
{"movew", 2,	one(0030074),	one(0170077), "#wpd", mcfisa_b | mcfisa_c , dis_nonbranch },
{"movew", 2,	one(0040300),	one(0177700), "Ss$s", m68000up , dis_nonbranch },
{"movew", 2,	one(0040300),	one(0177770), "SsDs", mcfisa_a , dis_nonbranch },
{"movew", 2,	one(0041300),	one(0177700), "Cs$s", m68010up , dis_nonbranch },
{"movew", 2,	one(0041300),	one(0177770), "CsDs", mcfisa_a , dis_nonbranch },
{"movew", 2,	one(0042300),	one(0177700), ";wCd", m68000up , dis_nonbranch },
{"movew", 2,	one(0042300),	one(0177770), "DsCd", mcfisa_a , dis_nonbranch },
{"movew", 4,	one(0042374),	one(0177777), "#wCd", mcfisa_a , dis_nonbranch },
{"movew", 2,	one(0043300),	one(0177700), ";wSd", m68000up , dis_nonbranch },
{"movew", 2,	one(0043300),	one(0177770), "DsSd", mcfisa_a , dis_nonbranch },
{"movew", 4,	one(0043374),	one(0177777), "#wSd", mcfisa_a , dis_nonbranch },

{"movel", 2,	one(0070000),	one(0170400), "MsDd", m68000up | mcfisa_a , dis_nonbranch },
{"movel", 2,	one(0020000),	one(0170000), "*l%d", m68000up , dis_nonbranch },
{"movel", 2,	one(0020000),	one(0170000), "ms%d", mcfisa_a , dis_nonbranch },
{"movel", 2,	one(0020000),	one(0170000), "nspd", mcfisa_a , dis_nonbranch },
{"movel", 2,	one(0020000),	one(0170000), "olmd", mcfisa_a , dis_nonbranch },
{"movel", 2,	one(0047140),	one(0177770), "AsUd", m68000up | mcfusp , dis_nonbranch },
{"movel", 2,	one(0047150),	one(0177770), "UdAs", m68000up | mcfusp , dis_nonbranch },
{"movel", 2,	one(0120600),	one(0177760), "EsRs", mcfmac , dis_nonbranch },
{"movel", 2,	one(0120400),	one(0177760), "RsEs", mcfmac , dis_nonbranch },
{"movel", 6,	one(0120474),	one(0177777), "#lEs", mcfmac , dis_nonbranch },
{"movel", 2,	one(0124600),	one(0177760), "GsRs", mcfmac , dis_nonbranch },
{"movel", 2,	one(0124400),	one(0177760), "RsGs", mcfmac , dis_nonbranch },
{"movel", 6,	one(0124474),	one(0177777), "#lGs", mcfmac , dis_nonbranch },
{"movel", 2,	one(0126600),	one(0177760), "HsRs", mcfmac , dis_nonbranch },
{"movel", 2,	one(0126400),	one(0177760), "RsHs", mcfmac , dis_nonbranch },
{"movel", 6,	one(0126474),	one(0177777), "#lHs", mcfmac , dis_nonbranch },
{"movel", 2,	one(0124700),	one(0177777), "GsCs", mcfmac , dis_nonbranch },

{"movel", 2,	one(0xa180),	one(0xf9f0), "eFRs", mcfemac , dis_nonbranch }, /* ACCx,Rx.  */
{"movel", 2,	one(0xab80),	one(0xfbf0), "g]Rs", mcfemac , dis_nonbranch }, /* ACCEXTx,Rx.  */
{"movel", 2,	one(0xa980),	one(0xfff0), "G-Rs", mcfemac , dis_nonbranch }, /* macsr,Rx.  */
{"movel", 2,	one(0xad80),	one(0xfff0), "H-Rs", mcfemac , dis_nonbranch }, /* mask,Rx.  */
{"movel", 2,	one(0xa110),	one(0xf9fc), "efeF", mcfemac , dis_nonbranch }, /* ACCy,ACCx.  */
{"movel", 2,	one(0xa9c0),	one(0xffff), "G-C-", mcfemac , dis_nonbranch }, /* macsr,ccr.  */
{"movel", 2,	one(0xa100),	one(0xf9f0), "RseF", mcfemac , dis_nonbranch }, /* Rx,ACCx.  */
{"movel", 6,	one(0xa13c),	one(0xf9ff), "#leF", mcfemac , dis_nonbranch }, /* #,ACCx.  */
{"movel", 2,	one(0xab00),	one(0xfbc0), "Rsg]", mcfemac , dis_nonbranch }, /* Rx,ACCEXTx.  */
{"movel", 6,	one(0xab3c),	one(0xfbff), "#lg]", mcfemac , dis_nonbranch }, /* #,ACCEXTx.  */
{"movel", 2,	one(0xa900),	one(0xffc0), "RsG-", mcfemac , dis_nonbranch }, /* Rx,macsr.  */
{"movel", 6,	one(0xa93c),	one(0xffff), "#lG-", mcfemac , dis_nonbranch }, /* #,macsr.  */
{"movel", 2,	one(0xad00),	one(0xffc0), "RsH-", mcfemac , dis_nonbranch }, /* Rx,mask.  */
{"movel", 6,	one(0xad3c),	one(0xffff), "#lH-", mcfemac , dis_nonbranch }, /* #,mask.  */

{"move", 2,	one(0030000),	one(0170000), "*w%d", m68000up , dis_nonbranch },
{"move", 2,	one(0030000),	one(0170000), "ms%d", mcfisa_a , dis_nonbranch },
{"move", 2,	one(0030000),	one(0170000), "nspd", mcfisa_a , dis_nonbranch },
{"move", 2,	one(0030000),	one(0170000), "owmd", mcfisa_a , dis_nonbranch },
{"move", 2,	one(0030074),	one(0170077), "#wpd", mcfisa_b | mcfisa_c , dis_nonbranch },
{"move", 2,	one(0040300),	one(0177700), "Ss$s", m68000up , dis_nonbranch },
{"move", 2,	one(0040300),	one(0177770), "SsDs", mcfisa_a , dis_nonbranch },
{"move", 2,	one(0041300),	one(0177700), "Cs$s", m68010up , dis_nonbranch },
{"move", 2,	one(0041300),	one(0177770), "CsDs", mcfisa_a , dis_nonbranch },
{"move", 2,	one(0042300),	one(0177700), ";wCd", m68000up , dis_nonbranch },
{"move", 2,	one(0042300),	one(0177700), "DsCd", mcfisa_a , dis_nonbranch },
{"move", 4,	one(0042374),	one(0177777), "#wCd", mcfisa_a , dis_nonbranch },
{"move", 2,	one(0043300),	one(0177700), ";wSd", m68000up , dis_nonbranch },
{"move", 2,	one(0043300),	one(0177700), "DsSd", mcfisa_a , dis_nonbranch },
{"move", 4,	one(0043374),	one(0177777), "#wSd", mcfisa_a , dis_nonbranch },

{"move", 2,	one(0047140),	one(0177770), "AsUd", m68000up , dis_nonbranch },
{"move", 2,	one(0047150),	one(0177770), "UdAs", m68000up , dis_nonbranch },

{"mov3ql", 2,	one(0120500),	one(0170700), "xd%s", mcfisa_b | mcfisa_c , dis_nonbranch },
{"mvsb", 2,	one(0070400),	one(0170700), "*bDd", mcfisa_b | mcfisa_c , dis_nonbranch },
{"mvsw", 2,	one(0070500),	one(0170700), "*wDd", mcfisa_b | mcfisa_c , dis_nonbranch },
{"mvzb", 2,	one(0070600),	one(0170700), "*bDd", mcfisa_b | mcfisa_c , dis_nonbranch },
{"mvzw", 2,	one(0070700),	one(0170700), "*wDd", mcfisa_b | mcfisa_c , dis_nonbranch },

{"movesb", 4,	two(0007000, 0),     two(0177700, 07777), "~sR1", m68010up , dis_nonbranch },
{"movesb", 4,	two(0007000, 04000), two(0177700, 07777), "R1~s", m68010up , dis_nonbranch },
{"movesw", 4,	two(0007100, 0),     two(0177700, 07777), "~sR1", m68010up , dis_nonbranch },
{"movesw", 4,	two(0007100, 04000), two(0177700, 07777), "R1~s", m68010up , dis_nonbranch },
{"movesl", 4,	two(0007200, 0),     two(0177700, 07777), "~sR1", m68010up , dis_nonbranch },
{"movesl", 4,	two(0007200, 04000), two(0177700, 07777), "R1~s", m68010up , dis_nonbranch },

{"move16", 4,	two(0xf620, 0x8000), two(0xfff8, 0x8fff), "+s+1", m68040up , dis_nonbranch },
{"move16", 2,	one(0xf600),		one(0xfff8), "+s_L", m68040up , dis_nonbranch },
{"move16", 2,	one(0xf608),		one(0xfff8), "_L+s", m68040up , dis_nonbranch },
{"move16", 2,	one(0xf610),		one(0xfff8), "as_L", m68040up , dis_nonbranch },
{"move16", 2,	one(0xf618),		one(0xfff8), "_Las", m68040up , dis_nonbranch },

{"msacw", 4,  	two(0xa080, 0x0100), two(0xf180, 0x0910), "uNuoiI4/Rn", mcfmac , dis_nonbranch },
{"msacw", 4,  	two(0xa080, 0x0300), two(0xf180, 0x0910), "uNuoMh4/Rn", mcfmac , dis_nonbranch },
{"msacw", 4,  	two(0xa080, 0x0100), two(0xf180, 0x0f10), "uNuo4/Rn", mcfmac , dis_nonbranch },
{"msacw", 4,  	two(0xa000, 0x0100), two(0xf1b0, 0x0900), "uMumiI", mcfmac , dis_nonbranch },
{"msacw", 4,  	two(0xa000, 0x0300), two(0xf1b0, 0x0900), "uMumMh", mcfmac , dis_nonbranch },
{"msacw", 4,  	two(0xa000, 0x0100), two(0xf1b0, 0x0f00), "uMum", mcfmac , dis_nonbranch },

{"msacw", 4,  	two(0xa000, 0x0100), two(0xf100, 0x0900), "uNuoiI4/RneG", mcfemac , dis_nonbranch },/* Ry,Rx,SF,<ea>,accX.  */
{"msacw", 4,  	two(0xa000, 0x0300), two(0xf100, 0x0900), "uNuoMh4/RneG", mcfemac , dis_nonbranch },/* Ry,Rx,+1/-1,<ea>,accX.  */
{"msacw", 4,  	two(0xa000, 0x0100), two(0xf100, 0x0f00), "uNuo4/RneG", mcfemac , dis_nonbranch },/* Ry,Rx,<ea>,accX.  */
{"msacw", 4,  	two(0xa000, 0x0100), two(0xf130, 0x0900), "uMumiIeH", mcfemac , dis_nonbranch },/* Ry,Rx,SF,accX.  */
{"msacw", 4,  	two(0xa000, 0x0300), two(0xf130, 0x0900), "uMumMheH", mcfemac , dis_nonbranch },/* Ry,Rx,+1/-1,accX.  */
{"msacw", 4,  	two(0xa000, 0x0100), two(0xf130, 0x0f00), "uMumeH", mcfemac , dis_nonbranch }, /* Ry,Rx,accX.  */

{"msacl", 4,  	two(0xa080, 0x0900), two(0xf180, 0x0910), "RNRoiI4/Rn", mcfmac , dis_nonbranch },
{"msacl", 4,  	two(0xa080, 0x0b00), two(0xf180, 0x0910), "RNRoMh4/Rn", mcfmac , dis_nonbranch },
{"msacl", 4,  	two(0xa080, 0x0900), two(0xf180, 0x0f10), "RNRo4/Rn", mcfmac , dis_nonbranch },
{"msacl", 4,  	two(0xa000, 0x0900), two(0xf1b0, 0x0b00), "RMRmiI", mcfmac , dis_nonbranch },
{"msacl", 4,  	two(0xa000, 0x0b00), two(0xf1b0, 0x0b00), "RMRmMh", mcfmac , dis_nonbranch },
{"msacl", 4,  	two(0xa000, 0x0900), two(0xf1b0, 0x0900), "RMRm", mcfmac , dis_nonbranch },

{"msacl", 4,  	two(0xa000, 0x0900), two(0xf100, 0x0900), "R3R1iI4/RneG", mcfemac , dis_nonbranch },
{"msacl", 4,  	two(0xa000, 0x0b00), two(0xf100, 0x0900), "R3R1Mh4/RneG", mcfemac , dis_nonbranch },
{"msacl", 4,  	two(0xa000, 0x0900), two(0xf100, 0x0f00), "R3R14/RneG", mcfemac , dis_nonbranch },
{"msacl", 4,  	two(0xa000, 0x0900), two(0xf130, 0x0900), "RMRmiIeH", mcfemac , dis_nonbranch },
{"msacl", 4,  	two(0xa000, 0x0b00), two(0xf130, 0x0900), "RMRmMheH", mcfemac , dis_nonbranch },
{"msacl", 4,  	two(0xa000, 0x0900), two(0xf130, 0x0f00), "RMRmeH", mcfemac , dis_nonbranch },

{"mulsw", 2,	one(0140700),		one(0170700), ";wDd", m68000up|mcfisa_a , dis_nonbranch },
{"mulsl", 4,	two(0046000,004000), two(0177700,0107770), ";lD1", m68020up | cpu32 | fido_a , dis_nonbranch },
{"mulsl", 4,	two(0046000,004000), two(0177700,0107770), "qsD1", mcfisa_a , dis_nonbranch },
{"mulsl", 4,	two(0046000,006000), two(0177700,0107770), ";lD3D1",m68020up | cpu32 | fido_a , dis_nonbranch },

{"muluw", 2,	one(0140300),		one(0170700), ";wDd", m68000up|mcfisa_a , dis_nonbranch },
{"mulul", 4,	two(0046000,000000), two(0177700,0107770), ";lD1", m68020up | cpu32 | fido_a , dis_nonbranch },
{"mulul", 4,	two(0046000,000000), two(0177700,0107770), "qsD1", mcfisa_a , dis_nonbranch },
{"mulul", 4,	two(0046000,002000), two(0177700,0107770), ";lD3D1",m68020up | cpu32 | fido_a , dis_nonbranch },

{"nbcd", 2,	one(0044000),	one(0177700), "$s", m68000up , dis_nonbranch },

{"negb", 2,	one(0042000),	one(0177700), "$s", m68000up , dis_nonbranch },
{"negw", 2,	one(0042100),	one(0177700), "$s", m68000up , dis_nonbranch },
{"negl", 2,	one(0042200),	one(0177700), "$s", m68000up , dis_nonbranch },
{"negl", 2,	one(0042200),	one(0177700), "Ds", mcfisa_a, dis_nonbranch },

{"negxb", 2,	one(0040000),	one(0177700), "$s", m68000up , dis_nonbranch },
{"negxw", 2,	one(0040100),	one(0177700), "$s", m68000up , dis_nonbranch },
{"negxl", 2,	one(0040200),	one(0177700), "$s", m68000up , dis_nonbranch },
{"negxl", 2,	one(0040200),	one(0177700), "Ds", mcfisa_a, dis_nonbranch },

{"nop", 2,	one(0047161),	one(0177777), "", m68000up | mcfisa_a, dis_nonbranch },

{"notb", 2,	one(0043000),	one(0177700), "$s", m68000up , dis_nonbranch },
{"notw", 2,	one(0043100),	one(0177700), "$s", m68000up , dis_nonbranch },
{"notl", 2,	one(0043200),	one(0177700), "$s", m68000up , dis_nonbranch },
{"notl", 2,	one(0043200),	one(0177700), "Ds", mcfisa_a, dis_nonbranch },

{"orib", 4,	one(0000000),	one(0177700), "#b$s", m68000up , dis_nonbranch },
{"orib", 4,	one(0000074),	one(0177777), "#bCs", m68000up , dis_nonbranch },
{"oriw", 4,	one(0000100),	one(0177700), "#w$s", m68000up , dis_nonbranch },
{"oriw", 4,	one(0000174),	one(0177777), "#wSs", m68000up , dis_nonbranch },
{"oril", 6,	one(0000200),	one(0177700), "#l$s", m68000up , dis_nonbranch },
{"oril", 6,	one(0000200),	one(0177700), "#lDs", mcfisa_a , dis_nonbranch },
{"ori", 4,	one(0000074),	one(0177777), "#bCs", m68000up , dis_nonbranch },
{"ori", 4,	one(0000100),	one(0177700), "#w$s", m68000up , dis_nonbranch },
{"ori", 4,	one(0000174),	one(0177777), "#wSs", m68000up , dis_nonbranch },

/* The or opcode can generate the ori instruction.  */
{"orb", 4,	one(0000000),	one(0177700), "#b$s", m68000up , dis_nonbranch },
{"orb", 4,	one(0000074),	one(0177777), "#bCs", m68000up , dis_nonbranch },
{"orb", 2,	one(0100000),	one(0170700), ";bDd", m68000up , dis_nonbranch },
{"orb", 2,	one(0100400),	one(0170700), "Dd~s", m68000up , dis_nonbranch },
{"orw", 4,	one(0000100),	one(0177700), "#w$s", m68000up , dis_nonbranch },
{"orw", 4,	one(0000174),	one(0177777), "#wSs", m68000up , dis_nonbranch },
{"orw", 2,	one(0100100),	one(0170700), ";wDd", m68000up , dis_nonbranch },
{"orw", 2,	one(0100500),	one(0170700), "Dd~s", m68000up , dis_nonbranch },
{"orl", 6,	one(0000200),	one(0177700), "#l$s", m68000up , dis_nonbranch },
{"orl", 6,	one(0000200),	one(0177700), "#lDs", mcfisa_a , dis_nonbranch },
{"orl", 2,	one(0100200),	one(0170700), ";lDd", m68000up | mcfisa_a , dis_nonbranch },
{"orl", 2,	one(0100600),	one(0170700), "Dd~s", m68000up | mcfisa_a , dis_nonbranch },
{"or", 4,	one(0000074),	one(0177777), "#bCs", m68000up , dis_nonbranch },
{"or", 4,	one(0000100),	one(0177700), "#w$s", m68000up , dis_nonbranch },
{"or", 4,	one(0000174),	one(0177777), "#wSs", m68000up , dis_nonbranch },
{"or", 2,	one(0100100),	one(0170700), ";wDd", m68000up , dis_nonbranch },
{"or", 2,	one(0100500),	one(0170700), "Dd~s", m68000up , dis_nonbranch },

{"pack", 4,	one(0100500),	one(0170770), "DsDd#w", m68020up , dis_nonbranch },
{"pack", 4,	one(0100510),	one(0170770), "-s-d#w", m68020up , dis_nonbranch },

{"pbac", 2,	one(0xf087),	one(0xffbf), "Bc", m68851 , dis_nonbranch },
{"pbacw", 2,	one(0xf087),	one(0xffff), "BW", m68851 , dis_nonbranch },
{"pbas", 2,	one(0xf086),	one(0xffbf), "Bc", m68851 , dis_nonbranch },
{"pbasw", 2,	one(0xf086),	one(0xffff), "BW", m68851 , dis_nonbranch },
{"pbbc", 2,	one(0xf081),	one(0xffbf), "Bc", m68851 , dis_nonbranch },
{"pbbcw", 2,	one(0xf081),	one(0xffff), "BW", m68851 , dis_nonbranch },
{"pbbs", 2,	one(0xf080),	one(0xffbf), "Bc", m68851 , dis_nonbranch },
{"pbbsw", 2,	one(0xf080),	one(0xffff), "BW", m68851 , dis_nonbranch },
{"pbcc", 2,	one(0xf08f),	one(0xffbf), "Bc", m68851 , dis_nonbranch },
{"pbccw", 2,	one(0xf08f),	one(0xffff), "BW", m68851 , dis_nonbranch },
{"pbcs", 2,	one(0xf08e),	one(0xffbf), "Bc", m68851 , dis_nonbranch },
{"pbcsw", 2,	one(0xf08e),	one(0xffff), "BW", m68851 , dis_nonbranch },
{"pbgc", 2,	one(0xf08d),	one(0xffbf), "Bc", m68851 , dis_nonbranch },
{"pbgcw", 2,	one(0xf08d),	one(0xffff), "BW", m68851 , dis_nonbranch },
{"pbgs", 2,	one(0xf08c),	one(0xffbf), "Bc", m68851 , dis_nonbranch },
{"pbgsw", 2,	one(0xf08c),	one(0xffff), "BW", m68851 , dis_nonbranch },
{"pbic", 2,	one(0xf08b),	one(0xffbf), "Bc", m68851 , dis_nonbranch },
{"pbicw", 2,	one(0xf08b),	one(0xffff), "BW", m68851 , dis_nonbranch },
{"pbis", 2,	one(0xf08a),	one(0xffbf), "Bc", m68851 , dis_nonbranch },
{"pbisw", 2,	one(0xf08a),	one(0xffff), "BW", m68851 , dis_nonbranch },
{"pblc", 2,	one(0xf083),	one(0xffbf), "Bc", m68851 , dis_nonbranch },
{"pblcw", 2,	one(0xf083),	one(0xffff), "BW", m68851 , dis_nonbranch },
{"pbls", 2,	one(0xf082),	one(0xffbf), "Bc", m68851 , dis_nonbranch },
{"pblsw", 2,	one(0xf082),	one(0xffff), "BW", m68851 , dis_nonbranch },
{"pbsc", 2,	one(0xf085),	one(0xffbf), "Bc", m68851 , dis_nonbranch },
{"pbscw", 2,	one(0xf085),	one(0xffff), "BW", m68851 , dis_nonbranch },
{"pbss", 2,	one(0xf084),	one(0xffbf), "Bc", m68851 , dis_nonbranch },
{"pbssw", 2,	one(0xf084),	one(0xffff), "BW", m68851 , dis_nonbranch },
{"pbwc", 2,	one(0xf089),	one(0xffbf), "Bc", m68851 , dis_nonbranch },
{"pbwcw", 2,	one(0xf089),	one(0xffff), "BW", m68851 , dis_nonbranch },
{"pbws", 2,	one(0xf088),	one(0xffbf), "Bc", m68851 , dis_nonbranch },
{"pbwsw", 2,	one(0xf088),	one(0xffff), "BW", m68851 , dis_nonbranch },

{"pdbac", 4,	two(0xf048, 0x0007),	two(0xfff8, 0xffff), "DsBw", m68851 , dis_nonbranch },
{"pdbas", 4,	two(0xf048, 0x0006),	two(0xfff8, 0xffff), "DsBw", m68851 , dis_nonbranch },
{"pdbbc", 4,	two(0xf048, 0x0001),	two(0xfff8, 0xffff), "DsBw", m68851 , dis_nonbranch },
{"pdbbs", 4,	two(0xf048, 0x0000),	two(0xfff8, 0xffff), "DsBw", m68851 , dis_nonbranch },
{"pdbcc", 4,	two(0xf048, 0x000f),	two(0xfff8, 0xffff), "DsBw", m68851 , dis_nonbranch },
{"pdbcs", 4,	two(0xf048, 0x000e),	two(0xfff8, 0xffff), "DsBw", m68851 , dis_nonbranch },
{"pdbgc", 4,	two(0xf048, 0x000d),	two(0xfff8, 0xffff), "DsBw", m68851 , dis_nonbranch },
{"pdbgs", 4,	two(0xf048, 0x000c),	two(0xfff8, 0xffff), "DsBw", m68851 , dis_nonbranch },
{"pdbic", 4,	two(0xf048, 0x000b),	two(0xfff8, 0xffff), "DsBw", m68851 , dis_nonbranch },
{"pdbis", 4,	two(0xf048, 0x000a),	two(0xfff8, 0xffff), "DsBw", m68851 , dis_nonbranch },
{"pdblc", 4,	two(0xf048, 0x0003),	two(0xfff8, 0xffff), "DsBw", m68851 , dis_nonbranch },
{"pdbls", 4,	two(0xf048, 0x0002),	two(0xfff8, 0xffff), "DsBw", m68851 , dis_nonbranch },
{"pdbsc", 4,	two(0xf048, 0x0005),	two(0xfff8, 0xffff), "DsBw", m68851 , dis_nonbranch },
{"pdbss", 4,	two(0xf048, 0x0004),	two(0xfff8, 0xffff), "DsBw", m68851 , dis_nonbranch },
{"pdbwc", 4,	two(0xf048, 0x0009),	two(0xfff8, 0xffff), "DsBw", m68851 , dis_nonbranch },
{"pdbws", 4,	two(0xf048, 0x0008),	two(0xfff8, 0xffff), "DsBw", m68851 , dis_nonbranch },

{"pea", 2,	one(0044100),		one(0177700), "!s", m68000up|mcfisa_a , dis_nonbranch },

{"pflusha", 2,	one(0xf518),		one(0xfff8), "", m68040up , dis_nonbranch },
{"pflusha", 4,	two(0xf000,0x2400), two(0xffff,0xffff), "", m68030 | m68851 , dis_nonbranch },

{"pflush", 4,   two(0xf000,0x3010), two(0xffc0,0xfe10), "T3T9", m68030|m68851 , dis_nonbranch },
{"pflush", 4,   two(0xf000,0x3810), two(0xffc0,0xfe10), "T3T9&s", m68030|m68851 , dis_nonbranch },
{"pflush", 4,   two(0xf000,0x3008), two(0xffc0,0xfe18), "D3T9", m68030|m68851 , dis_nonbranch },
{"pflush", 4,   two(0xf000,0x3808), two(0xffc0,0xfe18), "D3T9&s", m68030|m68851 , dis_nonbranch },
{"pflush", 4,   two(0xf000,0x3000), two(0xffc0,0xfe1e), "f3T9", m68030|m68851 , dis_nonbranch },
{"pflush", 4,   two(0xf000,0x3800), two(0xffc0,0xfe1e), "f3T9&s", m68030|m68851 , dis_nonbranch },
{"pflush", 2,	one(0xf508),		one(0xfff8), "as", m68040up , dis_nonbranch },
{"pflush", 2,	one(0xf508),		one(0xfff8), "As", m68040up , dis_nonbranch },

{"pflushan", 2,	one(0xf510),		one(0xfff8), "", m68040up , dis_nonbranch },
{"pflushn", 2,	one(0xf500),		one(0xfff8), "as", m68040up , dis_nonbranch },
{"pflushn", 2,	one(0xf500),		one(0xfff8), "As", m68040up , dis_nonbranch },

{"pflushr", 4,	two(0xf000, 0xa000), two(0xffc0, 0xffff), "|s", m68851 , dis_nonbranch },

{"pflushs", 4,	two(0xf000, 0x3410), two(0xfff8, 0xfe10), "T3T9", m68851 , dis_nonbranch },
{"pflushs", 4,	two(0xf000, 0x3c10), two(0xfff8, 0xfe10), "T3T9&s", m68851 , dis_nonbranch },
{"pflushs", 4,	two(0xf000, 0x3408), two(0xfff8, 0xfe18), "D3T9", m68851 , dis_nonbranch },
{"pflushs", 4,	two(0xf000, 0x3c08), two(0xfff8, 0xfe18), "D3T9&s", m68851 , dis_nonbranch },
{"pflushs", 4,	two(0xf000, 0x3400), two(0xfff8, 0xfe1e), "f3T9", m68851 , dis_nonbranch },
{"pflushs", 4,	two(0xf000, 0x3c00), two(0xfff8, 0xfe1e), "f3T9&s", m68851 , dis_nonbranch },

{"ploadr", 4,   two(0xf000,0x2210), two(0xffc0,0xfff0), "T3&s", m68030|m68851 , dis_nonbranch },
{"ploadr", 4,   two(0xf000,0x2208), two(0xffc0,0xfff8), "D3&s", m68030|m68851 , dis_nonbranch },
{"ploadr", 4,   two(0xf000,0x2200), two(0xffc0,0xfffe), "f3&s", m68030|m68851 , dis_nonbranch },
{"ploadw", 4,   two(0xf000,0x2010), two(0xffc0,0xfff0), "T3&s", m68030|m68851 , dis_nonbranch },
{"ploadw", 4,   two(0xf000,0x2008), two(0xffc0,0xfff8), "D3&s", m68030|m68851 , dis_nonbranch },
{"ploadw", 4,   two(0xf000,0x2000), two(0xffc0,0xfffe), "f3&s", m68030|m68851 , dis_nonbranch },

{"plpar", 2,	one(0xf5c8),		one(0xfff8), "as", m68060 , dis_nonbranch },
{"plpaw", 2,	one(0xf588),		one(0xfff8), "as", m68060 , dis_nonbranch },

{"pmove", 4,    two(0xf000,0x4000), two(0xffc0,0xffff), "*l08", m68030|m68851 , dis_nonbranch },
{"pmove", 4,    two(0xf000,0x5c00), two(0xffc0,0xffff), "*w18", m68851 , dis_nonbranch },
{"pmove", 4,    two(0xf000,0x4000), two(0xffc0,0xe3ff), "*b28", m68851 , dis_nonbranch },
{"pmove", 4,    two(0xf000,0x4200), two(0xffc0,0xffff), "08%s", m68030|m68851 , dis_nonbranch },
{"pmove", 4,    two(0xf000,0x5e00), two(0xffc0,0xffff), "18%s", m68851 , dis_nonbranch },
{"pmove", 4,    two(0xf000,0x4200), two(0xffc0,0xe3ff), "28%s", m68851 , dis_nonbranch },
{"pmove", 4,    two(0xf000,0x4000), two(0xffc0,0xe3ff), "|sW8", m68030|m68851 , dis_nonbranch },
{"pmove", 4,    two(0xf000,0x4200), two(0xffc0,0xe3ff), "W8~s", m68030|m68851 , dis_nonbranch },
{"pmove", 4,    two(0xf000,0x6000), two(0xffc0,0xffff), "*wY8", m68030|m68851 , dis_nonbranch },
{"pmove", 4,    two(0xf000,0x6200), two(0xffc0,0xffff), "Y8%s", m68030|m68851 , dis_nonbranch },
{"pmove", 4,    two(0xf000,0x6600), two(0xffc0,0xffff), "Z8%s", m68851 , dis_nonbranch },
{"pmove", 4,    two(0xf000,0x6000), two(0xffc0,0xe3e3), "*wX3", m68851 , dis_nonbranch },
{"pmove", 4,    two(0xf000,0x6200), two(0xffc0,0xe3e3), "X3%s", m68851 , dis_nonbranch },
{"pmove", 4,    two(0xf000,0x0800), two(0xffc0,0xfbff), "*l38", m68030 , dis_nonbranch },
{"pmove", 4,    two(0xf000,0x0a00), two(0xffc0,0xfbff), "38%s", m68030 , dis_nonbranch },

{"pmovefd", 4,	two(0xf000, 0x4100),	two(0xffc0, 0xe3ff), "*l08", m68030 , dis_nonbranch },
{"pmovefd", 4,	two(0xf000, 0x4100),	two(0xffc0, 0xe3ff), "|sW8", m68030 , dis_nonbranch },
{"pmovefd", 4,	two(0xf000, 0x0900),	two(0xffc0, 0xfbff), "*l38", m68030 , dis_nonbranch },

{"prestore", 2,	one(0xf140),		one(0xffc0), "<s", m68851 , dis_nonbranch },

{"psave", 2,	one(0xf100),		one(0xffc0), ">s", m68851 , dis_nonbranch },

{"psac", 4,	two(0xf040, 0x0007),	two(0xffc0, 0xffff), "$s", m68851 , dis_nonbranch },
{"psas", 4,	two(0xf040, 0x0006),	two(0xffc0, 0xffff), "$s", m68851 , dis_nonbranch },
{"psbc", 4,	two(0xf040, 0x0001),	two(0xffc0, 0xffff), "$s", m68851 , dis_nonbranch },
{"psbs", 4,	two(0xf040, 0x0000),	two(0xffc0, 0xffff), "$s", m68851 , dis_nonbranch },
{"pscc", 4,	two(0xf040, 0x000f),	two(0xffc0, 0xffff), "$s", m68851 , dis_nonbranch },
{"pscs", 4,	two(0xf040, 0x000e),	two(0xffc0, 0xffff), "$s", m68851 , dis_nonbranch },
{"psgc", 4,	two(0xf040, 0x000d),	two(0xffc0, 0xffff), "$s", m68851 , dis_nonbranch },
{"psgs", 4,	two(0xf040, 0x000c),	two(0xffc0, 0xffff), "$s", m68851 , dis_nonbranch },
{"psic", 4,	two(0xf040, 0x000b),	two(0xffc0, 0xffff), "$s", m68851 , dis_nonbranch },
{"psis", 4,	two(0xf040, 0x000a),	two(0xffc0, 0xffff), "$s", m68851 , dis_nonbranch },
{"pslc", 4,	two(0xf040, 0x0003),	two(0xffc0, 0xffff), "$s", m68851 , dis_nonbranch },
{"psls", 4,	two(0xf040, 0x0002),	two(0xffc0, 0xffff), "$s", m68851 , dis_nonbranch },
{"pssc", 4,	two(0xf040, 0x0005),	two(0xffc0, 0xffff), "$s", m68851 , dis_nonbranch },
{"psss", 4,	two(0xf040, 0x0004),	two(0xffc0, 0xffff), "$s", m68851 , dis_nonbranch },
{"pswc", 4,	two(0xf040, 0x0009),	two(0xffc0, 0xffff), "$s", m68851 , dis_nonbranch },
{"psws", 4,	two(0xf040, 0x0008),	two(0xffc0, 0xffff), "$s", m68851 , dis_nonbranch },

{"ptestr", 4, 	two(0xf000,0x8210), two(0xffc0, 0xe3f0), "T3&st8", m68030|m68851 , dis_nonbranch },
{"ptestr", 4, 	two(0xf000,0x8310), two(0xffc0,0xe310), "T3&st8A9", m68030|m68851 , dis_nonbranch },
{"ptestr", 4, 	two(0xf000,0x8208), two(0xffc0,0xe3f8), "D3&st8", m68030|m68851 , dis_nonbranch },
{"ptestr", 4, 	two(0xf000,0x8308), two(0xffc0,0xe318), "D3&st8A9", m68030|m68851 , dis_nonbranch },
{"ptestr", 4, 	two(0xf000,0x8200), two(0xffc0,0xe3fe), "f3&st8", m68030|m68851 , dis_nonbranch },
{"ptestr", 4, 	two(0xf000,0x8300), two(0xffc0,0xe31e), "f3&st8A9", m68030|m68851 , dis_nonbranch },
{"ptestr", 2,	one(0xf568),		one(0xfff8), "as", m68040 , dis_nonbranch },

{"ptestw", 4, 	two(0xf000,0x8010), two(0xffc0,0xe3f0), "T3&st8", m68030|m68851 , dis_nonbranch },
{"ptestw", 4, 	two(0xf000,0x8110), two(0xffc0,0xe310), "T3&st8A9", m68030|m68851 , dis_nonbranch },
{"ptestw", 4, 	two(0xf000,0x8008), two(0xffc0,0xe3f8), "D3&st8", m68030|m68851 , dis_nonbranch },
{"ptestw", 4, 	two(0xf000,0x8108), two(0xffc0,0xe318), "D3&st8A9", m68030|m68851 , dis_nonbranch },
{"ptestw", 4, 	two(0xf000,0x8000), two(0xffc0,0xe3fe), "f3&st8", m68030|m68851 , dis_nonbranch },
{"ptestw", 4, 	two(0xf000,0x8100), two(0xffc0,0xe31e), "f3&st8A9", m68030|m68851 , dis_nonbranch },
{"ptestw", 2,	one(0xf548),		one(0xfff8), "as", m68040 , dis_nonbranch },

{"ptrapacw", 6,	two(0xf07a, 0x0007),	two(0xffff, 0xffff), "#w", m68851 , dis_nonbranch },
{"ptrapacl", 6,	two(0xf07b, 0x0007),	two(0xffff, 0xffff), "#l", m68851 , dis_nonbranch },
{"ptrapac", 4,	two(0xf07c, 0x0007),	two(0xffff, 0xffff), "",   m68851 , dis_nonbranch },

{"ptrapasw", 6,	two(0xf07a, 0x0006),	two(0xffff, 0xffff), "#w", m68851 , dis_nonbranch },
{"ptrapasl", 6,	two(0xf07b, 0x0006),	two(0xffff, 0xffff), "#l", m68851 , dis_nonbranch },
{"ptrapas", 4,	two(0xf07c, 0x0006),	two(0xffff, 0xffff), "",   m68851 , dis_nonbranch },

{"ptrapbcw", 6,	two(0xf07a, 0x0001),	two(0xffff, 0xffff), "#w", m68851 , dis_nonbranch },
{"ptrapbcl", 6,	two(0xf07b, 0x0001),	two(0xffff, 0xffff), "#l", m68851 , dis_nonbranch },
{"ptrapbc", 4,	two(0xf07c, 0x0001),	two(0xffff, 0xffff), "",   m68851 , dis_nonbranch },

{"ptrapbsw", 6,	two(0xf07a, 0x0000),	two(0xffff, 0xffff), "#w", m68851 , dis_nonbranch },
{"ptrapbsl", 6,	two(0xf07b, 0x0000),	two(0xffff, 0xffff), "#l", m68851 , dis_nonbranch },
{"ptrapbs", 4,	two(0xf07c, 0x0000),	two(0xffff, 0xffff), "",   m68851 , dis_nonbranch },

{"ptrapccw", 6,	two(0xf07a, 0x000f),	two(0xffff, 0xffff), "#w", m68851 , dis_nonbranch },
{"ptrapccl", 6,	two(0xf07b, 0x000f),	two(0xffff, 0xffff), "#l", m68851 , dis_nonbranch },
{"ptrapcc", 4,	two(0xf07c, 0x000f),	two(0xffff, 0xffff), "",   m68851 , dis_nonbranch },

{"ptrapcsw", 6,	two(0xf07a, 0x000e),	two(0xffff, 0xffff), "#w", m68851 , dis_nonbranch },
{"ptrapcsl", 6,	two(0xf07b, 0x000e),	two(0xffff, 0xffff), "#l", m68851 , dis_nonbranch },
{"ptrapcs", 4,	two(0xf07c, 0x000e),	two(0xffff, 0xffff), "",   m68851 , dis_nonbranch },

{"ptrapgcw", 6,	two(0xf07a, 0x000d),	two(0xffff, 0xffff), "#w", m68851 , dis_nonbranch },
{"ptrapgcl", 6,	two(0xf07b, 0x000d),	two(0xffff, 0xffff), "#l", m68851 , dis_nonbranch },
{"ptrapgc", 4,	two(0xf07c, 0x000d),	two(0xffff, 0xffff), "",   m68851 , dis_nonbranch },

{"ptrapgsw", 6,	two(0xf07a, 0x000c),	two(0xffff, 0xffff), "#w", m68851 , dis_nonbranch },
{"ptrapgsl", 6,	two(0xf07b, 0x000c),	two(0xffff, 0xffff), "#l", m68851 , dis_nonbranch },
{"ptrapgs", 4,	two(0xf07c, 0x000c),	two(0xffff, 0xffff), "",   m68851 , dis_nonbranch },

{"ptrapicw", 6,	two(0xf07a, 0x000b),	two(0xffff, 0xffff), "#w", m68851 , dis_nonbranch },
{"ptrapicl", 6,	two(0xf07b, 0x000b),	two(0xffff, 0xffff), "#l", m68851 , dis_nonbranch },
{"ptrapic", 4,	two(0xf07c, 0x000b),	two(0xffff, 0xffff), "",   m68851 , dis_nonbranch },

{"ptrapisw", 6,	two(0xf07a, 0x000a),	two(0xffff, 0xffff), "#w", m68851 , dis_nonbranch },
{"ptrapisl", 6,	two(0xf07b, 0x000a),	two(0xffff, 0xffff), "#l", m68851 , dis_nonbranch },
{"ptrapis", 4,	two(0xf07c, 0x000a),	two(0xffff, 0xffff), "",   m68851 , dis_nonbranch },

{"ptraplcw", 6,	two(0xf07a, 0x0003),	two(0xffff, 0xffff), "#w", m68851 , dis_nonbranch },
{"ptraplcl", 6,	two(0xf07b, 0x0003),	two(0xffff, 0xffff), "#l", m68851 , dis_nonbranch },
{"ptraplc", 4,	two(0xf07c, 0x0003),	two(0xffff, 0xffff), "",   m68851 , dis_nonbranch },

{"ptraplsw", 6,	two(0xf07a, 0x0002),	two(0xffff, 0xffff), "#w", m68851 , dis_nonbranch },
{"ptraplsl", 6,	two(0xf07b, 0x0002),	two(0xffff, 0xffff), "#l", m68851 , dis_nonbranch },
{"ptrapls", 4,	two(0xf07c, 0x0002),	two(0xffff, 0xffff), "",   m68851 , dis_nonbranch },

{"ptrapscw", 6,	two(0xf07a, 0x0005),	two(0xffff, 0xffff), "#w", m68851 , dis_nonbranch },
{"ptrapscl", 6,	two(0xf07b, 0x0005),	two(0xffff, 0xffff), "#l", m68851 , dis_nonbranch },
{"ptrapsc", 4,	two(0xf07c, 0x0005),	two(0xffff, 0xffff), "",   m68851 , dis_nonbranch },

{"ptrapssw", 6,	two(0xf07a, 0x0004),	two(0xffff, 0xffff), "#w", m68851 , dis_nonbranch },
{"ptrapssl", 6,	two(0xf07b, 0x0004),	two(0xffff, 0xffff), "#l", m68851 , dis_nonbranch },
{"ptrapss", 4,	two(0xf07c, 0x0004),	two(0xffff, 0xffff), "",   m68851 , dis_nonbranch },

{"ptrapwcw", 6,	two(0xf07a, 0x0009),	two(0xffff, 0xffff), "#w", m68851 , dis_nonbranch },
{"ptrapwcl", 6,	two(0xf07b, 0x0009),	two(0xffff, 0xffff), "#l", m68851 , dis_nonbranch },
{"ptrapwc", 4,	two(0xf07c, 0x0009),	two(0xffff, 0xffff), "",   m68851 , dis_nonbranch },

{"ptrapwsw", 6,	two(0xf07a, 0x0008),	two(0xffff, 0xffff), "#w", m68851 , dis_nonbranch },
{"ptrapwsl", 6,	two(0xf07b, 0x0008),	two(0xffff, 0xffff), "#l", m68851 , dis_nonbranch },
{"ptrapws", 4,	two(0xf07c, 0x0008),	two(0xffff, 0xffff), "",   m68851 , dis_nonbranch },

{"pulse", 2,	one(0045314),		one(0177777), "", m68060 | mcfisa_a , dis_nonbranch },

{"pvalid", 4,	two(0xf000, 0x2800),	two(0xffc0, 0xffff), "Vs&s", m68851 , dis_nonbranch },
{"pvalid", 4,	two(0xf000, 0x2c00),	two(0xffc0, 0xfff8), "A3&s", m68851 , dis_nonbranch },

  /* FIXME: don't allow Dw==Dx. */
{"remsl", 4,    two(0x4c40, 0x0800),    two(0xffc0, 0x8ff8), "qsD3D1", mcfhwdiv , dis_nonbranch },
{"remul", 4,    two(0x4c40, 0x0000),    two(0xffc0, 0x8ff8), "qsD3D1", mcfhwdiv , dis_nonbranch },

{"reset", 2,	one(0047160),		one(0177777), "", m68000up , dis_nonbranch },

{"rolb", 2,	one(0160430),		one(0170770), "QdDs", m68000up , dis_nonbranch },
{"rolb", 2,	one(0160470),		one(0170770), "DdDs", m68000up , dis_nonbranch },
{"rolw", 2,	one(0160530),		one(0170770), "QdDs", m68000up , dis_nonbranch },
{"rolw", 2,	one(0160570),		one(0170770), "DdDs", m68000up , dis_nonbranch },
{"rolw", 2,	one(0163700),		one(0177700), "~s",   m68000up , dis_nonbranch },
{"roll", 2,	one(0160630),		one(0170770), "QdDs", m68000up , dis_nonbranch },
{"roll", 2,	one(0160670),		one(0170770), "DdDs", m68000up , dis_nonbranch },

{"rorb", 2,	one(0160030),		one(0170770), "QdDs", m68000up , dis_nonbranch },
{"rorb", 2,	one(0160070),		one(0170770), "DdDs", m68000up , dis_nonbranch },
{"rorw", 2,	one(0160130),		one(0170770), "QdDs", m68000up , dis_nonbranch },
{"rorw", 2,	one(0160170),		one(0170770), "DdDs", m68000up , dis_nonbranch },
{"rorw", 2,	one(0163300),		one(0177700), "~s",   m68000up , dis_nonbranch },
{"rorl", 2,	one(0160230),		one(0170770), "QdDs", m68000up , dis_nonbranch },
{"rorl", 2,	one(0160270),		one(0170770), "DdDs", m68000up , dis_nonbranch },

{"roxlb", 2,	one(0160420),		one(0170770), "QdDs", m68000up , dis_nonbranch },
{"roxlb", 2,	one(0160460),		one(0170770), "DdDs", m68000up , dis_nonbranch },
{"roxlw", 2,	one(0160520),		one(0170770), "QdDs", m68000up , dis_nonbranch },
{"roxlw", 2,	one(0160560),		one(0170770), "DdDs", m68000up , dis_nonbranch },
{"roxlw", 2,	one(0162700),		one(0177700), "~s",   m68000up , dis_nonbranch },
{"roxll", 2,	one(0160620),		one(0170770), "QdDs", m68000up , dis_nonbranch },
{"roxll", 2,	one(0160660),		one(0170770), "DdDs", m68000up , dis_nonbranch },

{"roxrb", 2,	one(0160020),		one(0170770), "QdDs", m68000up , dis_nonbranch },
{"roxrb", 2,	one(0160060),		one(0170770), "DdDs", m68000up , dis_nonbranch },
{"roxrw", 2,	one(0160120),		one(0170770), "QdDs", m68000up , dis_nonbranch },
{"roxrw", 2,	one(0160160),		one(0170770), "DdDs", m68000up , dis_nonbranch },
{"roxrw", 2,	one(0162300),		one(0177700), "~s",   m68000up , dis_nonbranch },
{"roxrl", 2,	one(0160220),		one(0170770), "QdDs", m68000up , dis_nonbranch },
{"roxrl", 2,	one(0160260),		one(0170770), "DdDs", m68000up , dis_nonbranch },

{"rtd", 4,	one(0047164),		one(0177777), "#w", m68010up , dis_nonbranch },

{"rte", 2,	one(0047163),		one(0177777), "",   m68000up | mcfisa_a , dis_nonbranch },

{"rtm", 2,	one(0003300),		one(0177760), "Rs", m68020 , dis_nonbranch },

{"rtr", 2,	one(0047167),		one(0177777), "",   m68000up , dis_nonbranch },

{"rts", 2,	one(0047165),		one(0177777), "",   m68000up | mcfisa_a , dis_nonbranch },

{"satsl", 2,	one(0046200),		one(0177770), "Ds", mcfisa_b | mcfisa_c , dis_nonbranch },

{"sbcd", 2,	one(0100400),		one(0170770), "DsDd", m68000up , dis_nonbranch },
{"sbcd", 2,	one(0100410),		one(0170770), "-s-d", m68000up , dis_nonbranch },

{"stldsr", 6,   two(0x40e7, 0x46fc),    two(0xffff, 0xffff), "#w", mcfisa_aa | mcfisa_c , dis_nonbranch },

  /* Traps have to come before conditional sets, as they have a more
     specific opcode.  */
{"trapcc", 2,	one(0052374),	one(0177777), "", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trapcs", 2,	one(0052774),	one(0177777), "", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trapeq", 2,	one(0053774),	one(0177777), "", m68020up | cpu32 | fido_a , dis_nonbranch },
{"tpf", 2,	one(0050774),	one(0177777), "", mcfisa_a , dis_nonbranch },
{"trapf", 2,	one(0050774),	one(0177777), "", m68020up | cpu32 | fido_a | mcfisa_a , dis_nonbranch },
{"trapge", 2,	one(0056374),	one(0177777), "", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trapgt", 2,	one(0057374),	one(0177777), "", m68020up | cpu32 | fido_a , dis_nonbranch },
{"traphi", 2,	one(0051374),	one(0177777), "", m68020up | cpu32 | fido_a , dis_nonbranch },
{"traple", 2,	one(0057774),	one(0177777), "", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trapls", 2,	one(0051774),	one(0177777), "", m68020up | cpu32 | fido_a , dis_nonbranch },
{"traplt", 2,	one(0056774),	one(0177777), "", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trapmi", 2,	one(0055774),	one(0177777), "", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trapne", 2,	one(0053374),	one(0177777), "", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trappl", 2,	one(0055374),	one(0177777), "", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trapt", 2,	one(0050374),	one(0177777), "", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trapvc", 2,	one(0054374),	one(0177777), "", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trapvs", 2,	one(0054774),	one(0177777), "", m68020up | cpu32 | fido_a , dis_nonbranch },

{"trapccw", 4,	one(0052372),	one(0177777), "#w", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trapcsw", 4,	one(0052772),	one(0177777), "#w", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trapeqw", 4,	one(0053772),	one(0177777), "#w", m68020up | cpu32 | fido_a , dis_nonbranch },
{"tpfw", 4,	one(0050772),	one(0177777), "#w", mcfisa_a, dis_nonbranch },
{"trapfw", 4,	one(0050772),	one(0177777), "#w", m68020up | cpu32 | fido_a | mcfisa_a, dis_nonbranch },
{"trapgew", 4,	one(0056372),	one(0177777), "#w", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trapgtw", 4,	one(0057372),	one(0177777), "#w", m68020up | cpu32 | fido_a , dis_nonbranch },
{"traphiw", 4,	one(0051372),	one(0177777), "#w", m68020up | cpu32 | fido_a , dis_nonbranch },
{"traplew", 4,	one(0057772),	one(0177777), "#w", m68020up | cpu32 | fido_a , dis_nonbranch },
{"traplsw", 4,	one(0051772),	one(0177777), "#w", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trapltw", 4,	one(0056772),	one(0177777), "#w", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trapmiw", 4,	one(0055772),	one(0177777), "#w", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trapnew", 4,	one(0053372),	one(0177777), "#w", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trapplw", 4,	one(0055372),	one(0177777), "#w", m68020up | cpu32 | fido_a , dis_nonbranch },
{"traptw", 4,	one(0050372),	one(0177777), "#w", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trapvcw", 4,	one(0054372),	one(0177777), "#w", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trapvsw", 4,	one(0054772),	one(0177777), "#w", m68020up | cpu32 | fido_a , dis_nonbranch },

{"trapccl", 6,	one(0052373),	one(0177777), "#l", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trapcsl", 6,	one(0052773),	one(0177777), "#l", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trapeql", 6,	one(0053773),	one(0177777), "#l", m68020up | cpu32 | fido_a , dis_nonbranch },
{"tpfl", 6,	one(0050773),	one(0177777), "#l", mcfisa_a, dis_nonbranch },
{"trapfl", 6,	one(0050773),	one(0177777), "#l", m68020up | cpu32 | fido_a | mcfisa_a, dis_nonbranch },
{"trapgel", 6,	one(0056373),	one(0177777), "#l", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trapgtl", 6,	one(0057373),	one(0177777), "#l", m68020up | cpu32 | fido_a , dis_nonbranch },
{"traphil", 6,	one(0051373),	one(0177777), "#l", m68020up | cpu32 | fido_a , dis_nonbranch },
{"traplel", 6,	one(0057773),	one(0177777), "#l", m68020up | cpu32 | fido_a , dis_nonbranch },
{"traplsl", 6,	one(0051773),	one(0177777), "#l", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trapltl", 6,	one(0056773),	one(0177777), "#l", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trapmil", 6,	one(0055773),	one(0177777), "#l", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trapnel", 6,	one(0053373),	one(0177777), "#l", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trappll", 6,	one(0055373),	one(0177777), "#l", m68020up | cpu32 | fido_a , dis_nonbranch },
{"traptl", 6,	one(0050373),	one(0177777), "#l", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trapvcl", 6,	one(0054373),	one(0177777), "#l", m68020up | cpu32 | fido_a , dis_nonbranch },
{"trapvsl", 6,	one(0054773),	one(0177777), "#l", m68020up | cpu32 | fido_a , dis_nonbranch },

{"trapv", 2,	one(0047166),	one(0177777), "", m68000up , dis_nonbranch },

{"scc", 2,	one(0052300),	one(0177700), "$s", m68000up , dis_nonbranch },
{"scc", 2,	one(0052300),	one(0177700), "Ds", mcfisa_a , dis_nonbranch },
{"scs", 2,	one(0052700),	one(0177700), "$s", m68000up , dis_nonbranch },
{"scs", 2,	one(0052700),	one(0177700), "Ds", mcfisa_a , dis_nonbranch },
{"seq", 2,	one(0053700),	one(0177700), "$s", m68000up , dis_nonbranch },
{"seq", 2,	one(0053700),	one(0177700), "Ds", mcfisa_a , dis_nonbranch },
{"sf", 2,	one(0050700),	one(0177700), "$s", m68000up , dis_nonbranch },
{"sf", 2,	one(0050700),	one(0177700), "Ds", mcfisa_a , dis_nonbranch },
{"sge", 2,	one(0056300),	one(0177700), "$s", m68000up , dis_nonbranch },
{"sge", 2,	one(0056300),	one(0177700), "Ds", mcfisa_a , dis_nonbranch },
{"sgt", 2,	one(0057300),	one(0177700), "$s", m68000up , dis_nonbranch },
{"sgt", 2,	one(0057300),	one(0177700), "Ds", mcfisa_a , dis_nonbranch },
{"shi", 2,	one(0051300),	one(0177700), "$s", m68000up , dis_nonbranch },
{"shi", 2,	one(0051300),	one(0177700), "Ds", mcfisa_a , dis_nonbranch },
{"sle", 2,	one(0057700),	one(0177700), "$s", m68000up , dis_nonbranch },
{"sle", 2,	one(0057700),	one(0177700), "Ds", mcfisa_a , dis_nonbranch },
{"sls", 2,	one(0051700),	one(0177700), "$s", m68000up , dis_nonbranch },
{"sls", 2,	one(0051700),	one(0177700), "Ds", mcfisa_a , dis_nonbranch },
{"slt", 2,	one(0056700),	one(0177700), "$s", m68000up , dis_nonbranch },
{"slt", 2,	one(0056700),	one(0177700), "Ds", mcfisa_a , dis_nonbranch },
{"smi", 2,	one(0055700),	one(0177700), "$s", m68000up , dis_nonbranch },
{"smi", 2,	one(0055700),	one(0177700), "Ds", mcfisa_a , dis_nonbranch },
{"sne", 2,	one(0053300),	one(0177700), "$s", m68000up , dis_nonbranch },
{"sne", 2,	one(0053300),	one(0177770), "Ds", mcfisa_a , dis_nonbranch },
{"spl", 2,	one(0055300),	one(0177700), "$s", m68000up , dis_nonbranch },
{"spl", 2,	one(0055300),	one(0177770), "Ds", mcfisa_a , dis_nonbranch },
{"st", 2,	one(0050300),	one(0177700), "$s", m68000up , dis_nonbranch },
{"st", 2,	one(0050300),	one(0177770), "Ds", mcfisa_a , dis_nonbranch },
{"svc", 2,	one(0054300),	one(0177700), "$s", m68000up , dis_nonbranch },
{"svc", 2,	one(0054300),	one(0177770), "Ds", mcfisa_a , dis_nonbranch },
{"svs", 2,	one(0054700),	one(0177700), "$s", m68000up , dis_nonbranch },
{"svs", 2,	one(0054700),	one(0177770), "Ds", mcfisa_a , dis_nonbranch },

{"sleep", 2,	one(0047170),	one(0177777), "", fido_a , dis_nonbranch },

{"stop", 4,	one(0047162),	one(0177777), "#w", m68000up | mcfisa_a , dis_nonbranch },

{"strldsr", 4, two(0040347,0043374), two(0177777,0177777), "#w", mcfisa_aa, dis_nonbranch },

{"subal", 2,	one(0110700),	one(0170700), "*lAd", m68000up | mcfisa_a , dis_nonbranch },
{"subaw", 2,	one(0110300),	one(0170700), "*wAd", m68000up , dis_nonbranch },

{"subib", 4,	one(0002000),	one(0177700), "#b$s", m68000up , dis_nonbranch },
{"subiw", 4,	one(0002100),	one(0177700), "#w$s", m68000up , dis_nonbranch },
{"subil", 6,	one(0002200),	one(0177700), "#l$s", m68000up , dis_nonbranch },
{"subil", 6,	one(0002200),	one(0177700), "#lDs", mcfisa_a , dis_nonbranch },

{"subqb", 2,	one(0050400),	one(0170700), "Qd%s", m68000up , dis_nonbranch },
{"subqw", 2,	one(0050500),	one(0170700), "Qd%s", m68000up , dis_nonbranch },
{"subql", 2,	one(0050600),	one(0170700), "Qd%s", m68000up | mcfisa_a , dis_nonbranch },

/* The sub opcode can generate the suba, subi, and subq instructions.  */
{"subb", 2,	one(0050400),	one(0170700), "Qd%s", m68000up , dis_nonbranch },
{"subb", 4,	one(0002000),	one(0177700), "#b$s", m68000up , dis_nonbranch },
{"subb", 2,	one(0110000),	one(0170700), ";bDd", m68000up , dis_nonbranch },
{"subb", 2,	one(0110400),	one(0170700), "Dd~s", m68000up , dis_nonbranch },
{"subw", 2,	one(0050500),	one(0170700), "Qd%s", m68000up , dis_nonbranch },
{"subw", 4,	one(0002100),	one(0177700), "#w$s", m68000up , dis_nonbranch },
{"subw", 2,	one(0110300),	one(0170700), "*wAd", m68000up , dis_nonbranch },
{"subw", 2,	one(0110100),	one(0170700), "*wDd", m68000up , dis_nonbranch },
{"subw", 2,	one(0110500),	one(0170700), "Dd~s", m68000up , dis_nonbranch },
{"subl", 2,	one(0050600),	one(0170700), "Qd%s", m68000up | mcfisa_a , dis_nonbranch },
{"subl", 6,	one(0002200),	one(0177700), "#l$s", m68000up , dis_nonbranch },
{"subl", 6,	one(0002200),	one(0177700), "#lDs", mcfisa_a , dis_nonbranch },
{"subl", 2,	one(0110700),	one(0170700), "*lAd", m68000up | mcfisa_a , dis_nonbranch },
{"subl", 2,	one(0110200),	one(0170700), "*lDd", m68000up | mcfisa_a , dis_nonbranch },
{"subl", 2,	one(0110600),	one(0170700), "Dd~s", m68000up | mcfisa_a , dis_nonbranch },

{"subxb", 2,	one(0110400),	one(0170770), "DsDd", m68000up , dis_nonbranch },
{"subxb", 2,	one(0110410),	one(0170770), "-s-d", m68000up , dis_nonbranch },
{"subxw", 2,	one(0110500),	one(0170770), "DsDd", m68000up , dis_nonbranch },
{"subxw", 2,	one(0110510),	one(0170770), "-s-d", m68000up , dis_nonbranch },
{"subxl", 2,	one(0110600),	one(0170770), "DsDd", m68000up | mcfisa_a , dis_nonbranch },
{"subxl", 2,	one(0110610),	one(0170770), "-s-d", m68000up , dis_nonbranch },

{"swap", 2,	one(0044100),	one(0177770), "Ds", m68000up | mcfisa_a , dis_nonbranch },

/* swbeg and swbegl are magic constants used on sysV68.  The compiler
   generates them before a switch table.  They tell the debugger and
   disassembler that a switch table follows.  The parameter is the
   number of elements in the table.  swbeg means that the entries in
   the table are word (2 byte) sized, and swbegl means that the
   entries in the table are longword (4 byte) sized.  */
{"swbeg", 4,	one(0045374),	one(0177777), "#w",   m68000up | mcfisa_a , dis_nonbranch },
{"swbegl", 6,	one(0045375),	one(0177777), "#l",   m68000up | mcfisa_a , dis_nonbranch },

{"tas", 2,	one(0045300),	one(0177700), "$s", m68000up | mcfisa_b | mcfisa_c, dis_nonbranch },

#define TBL1(name,insn_size,signed,round,size)					\
  {name, insn_size, two(0174000, (signed<<11)|(!round<<10)|(size<<6)|0000400),	\
     two(0177700,0107777), "!sD1", cpu32 , dis_nonbranch },				\
  {name, insn_size, two(0174000, (signed<<11)|(!round<<10)|(size<<6)),		\
     two(0177770,0107770), "DsD3D1", cpu32, dis_nonbranch }
#define TBL(name1, name2, name3, s, r) \
  TBL1(name1, 4, s, r, 0), TBL1(name2, 4, s, r, 1), TBL1(name3, 4, s, r, 2)
TBL("tblsb", "tblsw", "tblsl", 1, 1),
TBL("tblsnb", "tblsnw", "tblsnl", 1, 0),
TBL("tblub", "tbluw", "tblul", 0, 1),
TBL("tblunb", "tblunw", "tblunl", 0, 0),

{"trap", 2,	one(0047100),	one(0177760), "Ts", m68000up | mcfisa_a , dis_nonbranch },

{"trapx", 2,	one(0047060),	one(0177760), "Ts", fido_a , dis_nonbranch },

{"tstb", 2,	one(0045000),	one(0177700), ";b", m68020up | cpu32 | fido_a | mcfisa_a , dis_nonbranch },
{"tstb", 2,	one(0045000),	one(0177700), "$b", m68000up , dis_nonbranch },
{"tstw", 2,	one(0045100),	one(0177700), "*w", m68020up | cpu32 | fido_a | mcfisa_a , dis_nonbranch },
{"tstw", 2,	one(0045100),	one(0177700), "$w", m68000up , dis_nonbranch },
{"tstl", 2,	one(0045200),	one(0177700), "*l", m68020up | cpu32 | fido_a | mcfisa_a , dis_nonbranch },
{"tstl", 2,	one(0045200),	one(0177700), "$l", m68000up , dis_nonbranch },

{"unlk", 2,	one(0047130),	one(0177770), "As", m68000up | mcfisa_a , dis_nonbranch },

{"unpk", 4,	one(0100600),	one(0170770), "DsDd#w", m68020up , dis_nonbranch },
{"unpk", 4,	one(0100610),	one(0170770), "-s-d#w", m68020up , dis_nonbranch },

{"wddatab", 2,	one(0175400),   one(0177700), "~s", mcfisa_a , dis_nonbranch },
{"wddataw", 2,	one(0175500),   one(0177700), "~s", mcfisa_a , dis_nonbranch },
{"wddatal", 2,	one(0175600),   one(0177700), "~s", mcfisa_a , dis_nonbranch },

{"wdebugl", 4,	two(0175720, 03),	two(0177770, 0xffff), "as", mcfisa_a , dis_nonbranch },
{"wdebugl", 4,	two(0175750, 03),	two(0177770, 0xffff), "ds", mcfisa_a , dis_nonbranch },
{"wdebug", 4,	two(0175720, 03),	two(0177770, 0xffff), "as", mcfisa_a , dis_nonbranch },
{"wdebug", 4,	two(0175750, 03),	two(0177770, 0xffff), "ds", mcfisa_a , dis_nonbranch },
};

const int m68k_numopcodes = sizeof m68k_opcodes / sizeof m68k_opcodes[0];

/* These aliases used to be in the above table, each one duplicating
   all of the entries for its primary exactly.  This table was
   constructed by mechanical processing of the opcode table, with a
   small number of tweaks done by hand.  There are probably a lot more
   aliases above that could be moved down here, except for very minor
   differences.  */

const struct m68k_opcode_alias m68k_opcode_aliases[] =
{
  { "add",	"addw", },
  { "adda",	"addaw", },
  { "addi",	"addiw", },
  { "addq",	"addqw", },
  { "addx",	"addxw", },
  { "asl",	"aslw", },
  { "asr",	"asrw", },
  { "bhi",	"bhiw", },
  { "bls",	"blsw", },
  { "bcc",	"bccw", },
  { "bcs",	"bcsw", },
  { "bne",	"bnew", },
  { "beq",	"beqw", },
  { "bvc",	"bvcw", },
  { "bvs",	"bvsw", },
  { "bpl",	"bplw", },
  { "bmi",	"bmiw", },
  { "bge",	"bgew", },
  { "blt",	"bltw", },
  { "bgt",	"bgtw", },
  { "ble",	"blew", },
  { "bra",	"braw", },
  { "bsr",	"bsrw", },
  { "bhib",	"bhis", },
  { "blsb",	"blss", },
  { "bccb",	"bccs", },
  { "bcsb",	"bcss", },
  { "bneb",	"bnes", },
  { "beqb",	"beqs", },
  { "bvcb",	"bvcs", },
  { "bvsb",	"bvss", },
  { "bplb",	"bpls", },
  { "bmib",	"bmis", },
  { "bgeb",	"bges", },
  { "bltb",	"blts", },
  { "bgtb",	"bgts", },
  { "bleb",	"bles", },
  { "brab",	"bras", },
  { "bsrb",	"bsrs", },
  { "bhs",	"bccw" },
  { "bhss",	"bccs" },
  { "bhsb",	"bccs" },
  { "bhsw",	"bccw" },
  { "bhsl",	"bccl" },
  { "blo",	"bcsw" },
  { "blos",	"bcss" },
  { "blob",	"bcss" },
  { "blow",	"bcsw" },
  { "blol",	"bcsl" },
  { "br",	"braw", },
  { "brs",	"bras", },
  { "brb",	"bras", },
  { "brw",	"braw", },
  { "brl",	"bral", },
  { "jfnlt",	"bcc", },	/* Apparently a sun alias.  */
  { "jfngt",	"ble", },	/* Apparently a sun alias.  */
  { "jfeq",	"beqs", },	/* Apparently a sun alias.  */
  { "bchgb",	"bchg", },
  { "bchgl",	"bchg", },
  { "bclrb",	"bclr", },
  { "bclrl",	"bclr", },
  { "bsetb",	"bset", },
  { "bsetl",	"bset", },
  { "btstb",	"btst", },
  { "btstl",	"btst", },
  { "cas2",	"cas2w", },
  { "cas",	"casw", },
  { "chk2",	"chk2w", },
  { "chk",	"chkw", },
  { "clr",	"clrw", },
  { "cmp2",	"cmp2w", },
  { "cmpa",	"cmpaw", },
  { "cmpi",	"cmpiw", },
  { "cmpm",	"cmpmw", },
  { "cmp",	"cmpw", },
  { "dbccw",	"dbcc", },
  { "dbcsw",	"dbcs", },
  { "dbeqw",	"dbeq", },
  { "dbfw",	"dbf", },
  { "dbgew",	"dbge", },
  { "dbgtw",	"dbgt", },
  { "dbhiw",	"dbhi", },
  { "dblew",	"dble", },
  { "dblsw",	"dbls", },
  { "dbltw",	"dblt", },
  { "dbmiw",	"dbmi", },
  { "dbnew",	"dbne", },
  { "dbplw",	"dbpl", },
  { "dbtw",	"dbt", },
  { "dbvcw",	"dbvc", },
  { "dbvsw",	"dbvs", },
  { "dbhs",	"dbcc", },
  { "dbhsw",	"dbcc", },
  { "dbra",	"dbf", },
  { "dbraw",	"dbf", },
  { "tdivsl",	"divsll", },
  { "divs",	"divsw", },
  { "divu",	"divuw", },
  { "ext",	"extw", },
  { "extbw",	"extw", },
  { "extwl",	"extl", },
  { "fbneq",	"fbne", },
  { "fbsneq",	"fbsne", },
  { "fdbneq",	"fdbne", },
  { "fdbsneq",	"fdbsne", },
  { "fmovecr",	"fmovecrx", },
  { "fmovm",	"fmovem", },
  { "fsneq",	"fsne", },
  { "fssneq",	"fssne", },
  { "ftrapneq",	"ftrapne", },
  { "ftrapsneq", "ftrapsne", },
  { "fjneq",	"fjne", },
  { "fjsneq",	"fjsne", },
  { "jmpl",	"jmp", },
  { "jmps",	"jmp", },
  { "jsrl",	"jsr", },
  { "jsrs",	"jsr", },
  { "leal",	"lea", },
  { "lsl",	"lslw", },
  { "lsr",	"lsrw", },
  { "mac",	"macw" },
  { "movea",	"moveaw", },
  { "movem",	"movemw", },
  { "movml",	"moveml", },
  { "movmw",	"movemw", },
  { "movm",	"movemw", },
  { "movep",	"movepw", },
  { "movpw",	"movepw", },
  { "moves",	"movesw" },
  { "muls",	"mulsw", },
  { "mulu",	"muluw", },
  { "msac",	"msacw" },
  { "nbcdb",	"nbcd" },
  { "neg",	"negw", },
  { "negx",	"negxw", },
  { "not",	"notw", },
  { "peal",	"pea", },
  { "rol",	"rolw", },
  { "ror",	"rorw", },
  { "roxl",	"roxlw", },
  { "roxr",	"roxrw", },
  { "sats",	"satsl", },
  { "sbcdb",	"sbcd", },
  { "sccb",	"scc", },
  { "scsb",	"scs", },
  { "seqb",	"seq", },
  { "sfb",	"sf", },
  { "sgeb",	"sge", },
  { "sgtb",	"sgt", },
  { "shib",	"shi", },
  { "sleb",	"sle", },
  { "slsb",	"sls", },
  { "sltb",	"slt", },
  { "smib",	"smi", },
  { "sneb",	"sne", },
  { "splb",	"spl", },
  { "stb",	"st", },
  { "svcb",	"svc", },
  { "svsb",	"svs", },
  { "sfge",	"sge", },
  { "sfgt",	"sgt", },
  { "sfle",	"sle", },
  { "sflt",	"slt", },
  { "sfneq",	"sne", },
  { "suba",	"subaw", },
  { "subi",	"subiw", },
  { "subq",	"subqw", },
  { "sub",	"subw", },
  { "subx",	"subxw", },
  { "swapw",	"swap", },
  { "tasb",	"tas", },
  { "tpcc",	"trapcc", },
  { "tcc",	"trapcc", },
  { "tst",	"tstw", },
  { "jbra",	"jra", },
  { "jbhi",	"jhi", },
  { "jbls",	"jls", },
  { "jbcc",	"jcc", },
  { "jbcs",	"jcs", },
  { "jbne",	"jne", },
  { "jbeq",	"jeq", },
  { "jbvc",	"jvc", },
  { "jbvs",	"jvs", },
  { "jbpl",	"jpl", },
  { "jbmi",	"jmi", },
  { "jbge",	"jge", },
  { "jblt",	"jlt", },
  { "jbgt",	"jgt", },
  { "jble",	"jle", },
  { "movql",	"moveq", },
  { "moveql",	"moveq", },
  { "movl",	"movel", },
  { "movq",	"moveq", },
  { "moval",	"moveal", },
  { "movaw",	"moveaw", },
  { "movb",	"moveb", },
  { "movc",	"movec", },
  { "movecl",	"movec", },
  { "movpl",	"movepl", },
  { "movw",	"movew", },
  { "movsb",	"movesb", },
  { "movsl",	"movesl", },
  { "movsw",	"movesw", },
  { "mov3q",	"mov3ql", },

  { "tdivul",	"divull", },	/* For m68k-svr4.  */
  { "fmovb",	"fmoveb", },
  { "fsmovb",	"fsmoveb", },
  { "fdmovb",	"fdmoveb", },
  { "fmovd",	"fmoved", },
  { "fsmovd",	"fsmoved", },
  { "fmovl",	"fmovel", },
  { "fsmovl",	"fsmovel", },
  { "fdmovl",	"fdmovel", },
  { "fmovp",	"fmovep", },
  { "fsmovp",	"fsmovep", },
  { "fdmovp",	"fdmovep", },
  { "fmovs",	"fmoves", },
  { "fsmovs",	"fsmoves", },
  { "fdmovs",	"fdmoves", },
  { "fmovw",	"fmovew", },
  { "fsmovw",	"fsmovew", },
  { "fdmovw",	"fdmovew", },
  { "fmovx",	"fmovex", },
  { "fsmovx",	"fsmovex", },
  { "fdmovx",	"fdmovex", },
  { "fmovcr",	"fmovecr", },
  { "fmovcrx",	"fmovecrx", },
  { "ftestb",	"ftstb", },
  { "ftestd",	"ftstd", },
  { "ftestl",	"ftstl", },
  { "ftestp",	"ftstp", },
  { "ftests",	"ftsts", },
  { "ftestw",	"ftstw", },
  { "ftestx",	"ftstx", },

  { "bitrevl",  "bitrev", },
  { "byterevl", "byterev", },
  { "ff1l",     "ff1", },

};

const int m68k_numaliases =
  sizeof m68k_opcode_aliases / sizeof m68k_opcode_aliases[0];
