
---------- Begin Simulation Statistics ----------
final_tick                               1653940268000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 153293                       # Simulator instruction rate (inst/s)
host_mem_usage                                4596812                       # Number of bytes of host memory used
host_op_rate                                   296558                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13373.12                       # Real time elapsed on the host
host_tick_rate                               29495475                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000004                       # Number of instructions simulated
sim_ops                                    3965900558                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.394447                       # Number of seconds simulated
sim_ticks                                394446646000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   505                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1051467                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2102902                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          383                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     11962351                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    221470510                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits    100949266                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    125019468                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     24070202                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     246634662                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      12136533                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      8010009                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1022194515                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      589583020                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     11964312                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        186020285                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    124833938                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          778                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    408292530                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1913177477                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    729044894                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.624225                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.962301                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    267823152     36.74%     36.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    105022627     14.41%     51.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     65119092      8.93%     60.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     80970587     11.11%     71.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     32713031      4.49%     75.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     23748007      3.26%     78.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     14959978      2.05%     80.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13854482      1.90%     82.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    124833938     17.12%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    729044894                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        342164187                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      9247179                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1644843513                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           234446733                       # Number of loads committed
system.switch_cpus_1.commit.membars               140                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      5783843      0.30%      0.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1346449001     70.38%     70.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      1181117      0.06%     70.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      5794698      0.30%     71.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     46866852      2.45%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          112      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     22244818      1.16%     74.66% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp       687450      0.04%     74.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      4362488      0.23%     74.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc     12842429      0.67%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     49159879      2.57%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     45731328      2.39%     80.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv      1922135      0.10%     80.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     80.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     22831089      1.19%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    174644758      9.13%     90.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    102526795      5.36%     96.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     59801975      3.13%     99.46% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     10346710      0.54%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1913177477                       # Class of committed instruction
system.switch_cpus_1.commit.refs            347320238                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1913177477                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.788893                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.788893                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    188473770                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   2489002388                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      199032862                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       369117623                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     11976123                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     19104706                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         262751215                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              952670                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         121551561                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              110960                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         246634662                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       194204951                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           559015045                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      3277436                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          433                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1342799102                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         3191                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles        19490                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      23952246                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                6                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.312634                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    216690803                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    113085799                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.702130                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    787705091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.249086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.543956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      370355130     47.02%     47.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       29576530      3.75%     50.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       25879910      3.29%     54.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       34176167      4.34%     58.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       20319320      2.58%     60.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       32504224      4.13%     65.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       24759285      3.14%     68.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       17973840      2.28%     70.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      232160685     29.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    787705091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       589223168                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      343202193                       # number of floating regfile writes
system.switch_cpus_1.idleCycles               1188201                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     15062681                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      202905309                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.718607                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          384835250                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        121496670                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      95926075                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    282994774                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts       147428                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       673284                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    132846467                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   2321560312                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    263338580                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     30688174                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   2144690636                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       683922                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     17159003                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     11976123                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     18077556                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       182486                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     27934012                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       171871                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        15132                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        82865                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     48548036                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     19972959                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        15132                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     13439211                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1623470                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2531839339                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          2132662939                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.620619                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1571306930                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.703360                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           2138116754                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     2656731780                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1447939086                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.267599                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.267599                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     10069584      0.46%      0.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   1533805677     70.51%     70.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      1248242      0.06%     71.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      5973495      0.27%     71.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     55503168      2.55%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          632      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     25024944      1.15%     75.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp       722893      0.03%     75.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      5428504      0.25%     75.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc     14827884      0.68%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     54386520      2.50%     78.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     49861646      2.29%     80.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv      1924359      0.09%     80.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     23655530      1.09%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    197485596      9.08%     91.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    112422632      5.17%     96.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     70948620      3.26%     99.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     12088888      0.56%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   2175378814                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     395194502                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    788941606                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    385721367                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    516710265                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          25770442                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.011846                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      22195004     86.13%     86.13% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     86.13% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     86.13% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     86.13% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     86.13% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            1      0.00%     86.13% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     86.13% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     86.13% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     86.13% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     86.13% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     86.13% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     86.13% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     86.13% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu        10975      0.04%     86.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp        13106      0.05%     86.22% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt       176782      0.69%     86.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc       114996      0.45%     87.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     87.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     87.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     87.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     87.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     87.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     87.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd       332707      1.29%     88.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     88.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     88.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt       984710      3.82%     92.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     92.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     92.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult        19949      0.08%     92.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     92.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     92.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     92.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     92.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     92.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     92.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     92.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     92.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     92.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     92.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     92.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     92.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     92.54% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1261519      4.90%     97.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       236874      0.92%     98.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead       220237      0.85%     99.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       203582      0.79%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1795885170                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4379045581                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1746941572                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   2213243173                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       2321129506                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      2175378814                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       430806                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    408382808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      3754030                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       430028                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    571290683                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    787705091                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.761667                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.501561                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    245701294     31.19%     31.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     64398513      8.18%     39.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     86122185     10.93%     50.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     87298594     11.08%     61.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     85453679     10.85%     72.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     75713375      9.61%     81.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     72204962      9.17%     91.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     43271126      5.49%     96.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     27541363      3.50%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    787705091                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.757507                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         194208274                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                3744                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     18419563                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      4784006                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    282994774                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    132846467                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     855840492                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           63                       # number of misc regfile writes
system.switch_cpus_1.numCycles              788893292                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     138323965                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2145497261                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      8043101                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      209741563                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     11593824                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      2386585                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5959046752                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   2434619743                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2719227903                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       375937087                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     26904430                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     11976123                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     51685525                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      573730601                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    698038789                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3086297160                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        40821                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts         8162                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        50653562                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts         8852                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2925639688                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        4702036456                       # The number of ROB writes
system.switch_cpus_1.timesIdled                241688                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          297                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2280935                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2449                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4383020                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2449                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1355434                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        42578                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2543744                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          42578                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             900994                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       303486                       # Transaction distribution
system.membus.trans_dist::CleanEvict           747964                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq            150443                       # Transaction distribution
system.membus.trans_dist::ReadExResp           150443                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        900994                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      3154339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      3154339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3154339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     86715072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     86715072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                86715072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1051452                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1051452    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1051452                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3575246500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5561126250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1653940268000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653940268000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653940268000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1653940268000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653940268000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653940268000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1653940268000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1898749                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       713131                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       832815                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          932202                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          179013                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         179013                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           203258                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          203258                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1898749                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2498453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4165581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6664034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    106600384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    105691328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              212291712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          376154                       # Total snoops (count)
system.tol2bus.snoopTraffic                  21177280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2657168                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001034                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032136                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2654421     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2747      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2657168                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3406567000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1993305457                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1249233499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1653940268000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       829942                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        83630                       # number of demand (read+write) hits
system.l2.demand_hits::total                   913572                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       829942                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        83630                       # number of overall hits
system.l2.overall_hits::total                  913572                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         2874                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1185555                       # number of demand (read+write) misses
system.l2.demand_misses::total                1188429                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         2874                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1185555                       # number of overall misses
system.l2.overall_misses::total               1188429                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    264816000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 103634885500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     103899701500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    264816000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 103634885500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    103899701500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       832816                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1269185                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2102001                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       832816                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1269185                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2102001                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.003451                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.934107                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.565380                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.003451                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.934107                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.565380                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 92141.962422                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 87414.658535                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87426.090663                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 92141.962422                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 87414.658535                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87426.090663                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              330883                       # number of writebacks
system.l2.writebacks::total                    330883                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus_1.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus_1.inst         2874                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1185552                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1188426                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         2874                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1185552                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1188426                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    236076000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  91779193000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  92015269000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    236076000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  91779193000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  92015269000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.003451                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.934105                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.565378                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.003451                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.934105                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.565378                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 82141.962422                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77414.734234                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77426.166206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 82141.962422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77414.734234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77426.166206                       # average overall mshr miss latency
system.l2.replacements                         333576                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       382242                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           382242                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       382242                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       382242                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       832815                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           832815                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       832815                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       832815                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       854754                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        854754                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        12025                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12025                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data       166988                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             166988                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       179013                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           179013                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.932826                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.932826                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data       166988                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        166988                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data   2755714000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2755714000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.932826                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.932826                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16502.467243                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16502.467243                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        39533                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 39533                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       163725                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              163725                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  14852001000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14852001000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       203258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            203258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.805503                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.805503                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 90713.092075                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90713.092075                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       163725                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         163725                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  13214751000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13214751000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.805503                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.805503                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 80713.092075                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80713.092075                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       829942                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        44097                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             874039                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         2874                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      1021830                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1024704                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    264816000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  88782884500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  89047700500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       832816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      1065927                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1898743                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.003451                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.958630                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.539675                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 92141.962422                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 86886.159635                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86900.900650                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus_1.data            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2874                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      1021827                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1024701                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    236076000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  78564442000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  78800518000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.003451                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.958628                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.539673                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 82141.962422                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 76886.245911                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76900.986727                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1653940268000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4083.013545                       # Cycle average of tags in use
system.l2.tags.total_refs                     2192114                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1219147                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.798072                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4083.013545                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.996829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996829                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4071                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          801                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3161                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993896                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  36278049                       # Number of tag accesses
system.l2.tags.data_accesses                 36278049                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653940268000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst          317                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       136672                       # number of demand (read+write) hits
system.l3.demand_hits::total                   136989                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst          317                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       136672                       # number of overall hits
system.l3.overall_hits::total                  136989                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst         2557                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      1048880                       # number of demand (read+write) misses
system.l3.demand_misses::total                1051437                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst         2557                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      1048880                       # number of overall misses
system.l3.overall_misses::total               1051437                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst    214744500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  82935385000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      83150129500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst    214744500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  82935385000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     83150129500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst         2874                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1185552                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1188426                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst         2874                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1185552                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1188426                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.889701                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.884719                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.884731                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.889701                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.884719                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.884731                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 83982.987876                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 79070.422737                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 79082.369652                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 83982.987876                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 79070.422737                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 79082.369652                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              303486                       # number of writebacks
system.l3.writebacks::total                    303486                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst         2557                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      1048880                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1051437                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst         2557                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      1048880                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1051437                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst    189174500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  72446585000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  72635759500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst    189174500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  72446585000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  72635759500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.889701                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.884719                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.884731                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.889701                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.884719                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.884731                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 73982.987876                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69070.422737                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 69082.369652                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 73982.987876                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69070.422737                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 69082.369652                       # average overall mshr miss latency
system.l3.replacements                        1091600                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       330883                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           330883                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       330883                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       330883                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         2421                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          2421                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data       166973                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total               166973                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data           15                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 15                       # number of UpgradeReq misses
system.l3.UpgradeReq_miss_latency::.switch_cpus_1.data        28500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total        28500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_accesses::.switch_cpus_1.data       166988                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total           166988                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000090                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000090                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus_1.data         1900                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total         1900                       # average UpgradeReq miss latency
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data           15                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            15                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       291000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       291000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000090                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        19400                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        19400                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        13282                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 13282                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       150443                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              150443                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  12060971000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   12060971000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       163725                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            163725                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.918876                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.918876                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 80169.705470                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 80169.705470                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       150443                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         150443                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  10556541000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  10556541000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.918876                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.918876                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 70169.705470                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 70169.705470                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst          317                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       123390                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             123707                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst         2557                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       898437                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           900994                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst    214744500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  70874414000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  71089158500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst         2874                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      1021827                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        1024701                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.889701                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.879246                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.879275                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 83982.987876                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 78886.348180                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 78900.812325                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2557                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       898437                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       900994                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    189174500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  61890044000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  62079218500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.889701                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.879246                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.879275                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 73982.987876                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 68886.348180                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 68900.812325                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1653940268000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     2695238                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1124368                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.397114                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     550.722200                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         0.220248                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      3226.234172                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1058.597009                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst   120.102377                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 27812.123994                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.016807                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000007                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.098457                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.032306                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.003665                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.848759                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          285                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32439                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  41791504                       # Number of tag accesses
system.l3.tags.data_accesses                 41791504                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653940268000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           1024701                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       634369                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1645561                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq          166988                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp         166988                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           163725                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          163725                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       1024701                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3899158                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     97235776                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1091600                       # Total snoops (count)
system.tol3bus.snoopTraffic                  19423104                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          2447014                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.017400                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.130756                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2404436     98.26%     98.26% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  42578      1.74%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            2447014                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1602755000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1866133000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1653940268000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst       163648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     67128320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           67291968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst       163648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        163648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19423104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19423104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         2557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1048880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1051437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       303486                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             303486                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       414880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    170183523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             170598403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       414880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           414880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       49241397                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             49241397                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       49241397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       414880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    170183523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            219839801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    303486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      2557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1048746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.068858738500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17802                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17802                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2483269                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             286248                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1051437                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     303486                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1051437                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   303486                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    134                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             66311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             65792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             65560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             65621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             66446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             65685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             65402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             66008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             65219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            65556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            65097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            66349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            65200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            65624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             18982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            19031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18844                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9743290500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5256515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29455221750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9267.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28017.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   860852                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  223122                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1051437                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               303486                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  781097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  207789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   53656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       270791                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    320.191439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.860474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   354.913643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       123744     45.70%     45.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44724     16.52%     62.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        18623      6.88%     69.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        16670      6.16%     75.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10936      4.04%     79.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5229      1.93%     81.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4594      1.70%     82.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5432      2.01%     84.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        40839     15.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       270791                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.055162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    892.737810                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        17790     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            8      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-24575            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-65535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17802                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.046568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.016202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.017249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8524     47.88%     47.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              164      0.92%     48.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8918     50.10%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              162      0.91%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               25      0.14%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17802                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               67283392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19421632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                67291968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19423104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       170.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        49.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    170.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     49.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  394460223000                       # Total gap between requests
system.mem_ctrls.avgGap                     291131.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst       163648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     67119744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     19421632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 414879.937906735286                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 170161781.525200247765                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 49237665.466168016195                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         2557                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1048880                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       303486                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     83867250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  29371354500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9516083584250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     32799.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     28002.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  31355922.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            958145160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            509262435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3747985920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          791978400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31137047760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      88729248360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      76748145120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       202621813155                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        513.686237                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 198529556000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13171340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 182745750000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            975309720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            518389410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3758317500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          792098460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31137047760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      87517374210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      77768670720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       202467207780                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        513.294282                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 201188284250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13171340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 180087035500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1653940268000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1383804437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69166036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    193338168                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1646308641                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1383804437                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69166036                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    193338168                       # number of overall hits
system.cpu.icache.overall_hits::total      1646308641                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       318426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        15917                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       866776                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1201119                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       318426                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        15917                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       866776                       # number of overall misses
system.cpu.icache.overall_misses::total       1201119                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    206955000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst  11406282497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11613237497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    206955000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst  11406282497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11613237497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69181953                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    194204944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1647509760                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69181953                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    194204944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1647509760                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.004463                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000729                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.004463                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000729                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 13159.435075                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9668.681868                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 13159.435075                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9668.681868                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3550                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                72                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.305556                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1166646                       # number of writebacks
system.cpu.icache.writebacks::total           1166646                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        33954                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        33954                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        33954                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        33954                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        15917                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       832822                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       848739                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        15917                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       832822                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       848739                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst  10230413997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10421451997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst  10230413997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10421451997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.004288                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000515                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.004288                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000515                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12284.034280                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12278.747644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12284.034280                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12278.747644                       # average overall mshr miss latency
system.cpu.icache.replacements                1166646                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1383804437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69166036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    193338168                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1646308641                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       318426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        15917                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       866776                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1201119                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    206955000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst  11406282497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11613237497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69181953                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    194204944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1647509760                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.004463                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000729                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 13159.435075                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9668.681868                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        33954                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        33954                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        15917                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       832822                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       848739                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst  10230413997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10421451997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.004288                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000515                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12284.034280                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12278.747644                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1653940268000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.954126                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1647475806                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1167165                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1411.519199                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   419.986165                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.267615                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    91.700347                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.820285                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000523                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.179102                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          470                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6591206205                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6591206205                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653940268000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653940268000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1653940268000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653940268000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653940268000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1653940268000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653940268000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    398239074                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     19927067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    340052420                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        758218561                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    398239074                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     19927067                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    340052420                       # number of overall hits
system.cpu.dcache.overall_hits::total       758218561                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       229301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         9464                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      6737689                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6976454                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       229301                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         9464                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      6737689                       # number of overall misses
system.cpu.dcache.overall_misses::total       6976454                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    643910000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 477465689608                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 478109599608                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    643910000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 477465689608                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 478109599608                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19936531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    346790109                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    765195015                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19936531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    346790109                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    765195015                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000575                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.019429                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009117                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000475                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.019429                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009117                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68037.827557                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 70864.904808                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68531.893080                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68037.827557                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 70864.904808                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68531.893080                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8471063                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         6732                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            207903                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              70                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.745266                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    96.171429                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       512244                       # number of writebacks
system.cpu.dcache.writebacks::total            512244                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      5291069                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5291069                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      5291069                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5291069                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         9464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1446620                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1456084                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         9464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1446620                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1456084                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    634446000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 111265332608                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 111899778608                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    634446000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 111265332608                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 111899778608                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.004171                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001903                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.004171                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001903                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67037.827557                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 76914.001333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76849.809907                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67037.827557                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 76914.001333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76849.809907                       # average overall mshr miss latency
system.cpu.dcache.replacements                1505270                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    222565313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11115150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    227512255                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       461192718                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       103833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6355418                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6463893                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    159587000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 456677572500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 456837159500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11119792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    233867673                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    467656611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000417                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.027175                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013822                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34378.931495                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 71856.418020                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70675.235419                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      5289490                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5289490                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1065928                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1070570                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    154945000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  90859545500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  91014490500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000417                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.004558                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002289                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 33378.931495                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 85239.852504                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85014.983140                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175673761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8811917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    112540165                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      297025843                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       125468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4822                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       382271                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       512561                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    484323000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  20788117108                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21272440108                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8816739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    112922436                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    297538404                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000547                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.003385                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001723                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 100440.273745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 54380.575843                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41502.260429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         1579                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1579                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       380692                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       385514                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    479501000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  20405787108                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20885288108                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000547                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.003371                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001296                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 99440.273745                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 53601.828008                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54175.174204                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1653940268000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995473                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           759917561                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1505782                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            504.666387                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   371.793212                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    22.366961                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   117.835300                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.726159                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.043685                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.230147                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          173                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3062285842                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3062285842                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653940268000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538802000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 484401466000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
