vendor_name = ModelSim
source_file = 1, /home/borg/elementos/Z01.1-Licia/Projetos/src/D-UnidadeLogicaAritmetica/src/ALU.cmp
source_file = 1, /home/borg/elementos/Z01.1-Licia/Projetos/src/D-UnidadeLogicaAritmetica/src/simulation/modelsim/teste.vho
source_file = 1, /home/borg/elementos/Z01.1-Licia/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd
source_file = 1, /home/borg/elementos/Z01.1-Licia/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd
source_file = 1, /home/borg/elementos/Z01.1-Licia/Projetos/src/D-UnidadeLogicaAritmetica/src/TopLevel.vhd
source_file = 1, /home/borg/elementos/Z01.1-Licia/Projetos/src/D-UnidadeLogicaAritmetica/src/output_files/Waveform.vwf
source_file = 1, /home/borg/intelFPGA_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/borg/intelFPGA_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/borg/intelFPGA_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/borg/intelFPGA_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/borg/elementos/Z01.1-Licia/Projetos/src/D-UnidadeLogicaAritmetica/src/db/teste.cbx.xml
design_name = HalfAdder
instance = comp, \soma~output\, soma~output, HalfAdder, 1
instance = comp, \vaium~output\, vaium~output, HalfAdder, 1
instance = comp, \a~input\, a~input, HalfAdder, 1
instance = comp, \b~input\, b~input, HalfAdder, 1
instance = comp, \soma~0\, soma~0, HalfAdder, 1
instance = comp, \vaium~0\, vaium~0, HalfAdder, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, HalfAdder, 1
