

================================================================
== Vivado HLS Report for 'pwm'
================================================================
* Date:           Tue Jun  4 00:28:10 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PWM
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   16|   16|   17|   17| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 17, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 17, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.23>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%period_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %period)"   --->   Operation 18 'read' 'period_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%max_duty_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %max_duty)"   --->   Operation 19 'read' 'max_duty_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%min_duty_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %min_duty)"   --->   Operation 20 'read' 'min_duty_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%m_V_addr = getelementptr [9 x i16]* %m_V, i64 0, i64 0"   --->   Operation 21 'getelementptr' 'm_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%tmp = sub i32 %max_duty_read, %min_duty_read" [PWM/pwm.cpp:79]   --->   Operation 22 'sub' 'tmp' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i32 %tmp to i16" [PWM/pwm.cpp:79]   --->   Operation 23 'trunc' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Val2_7 = trunc i32 %min_duty_read to i16" [PWM/pwm.cpp:79]   --->   Operation 24 'trunc' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%p_Val2_9 = load i16* %m_V_addr, align 2" [PWM/pwm.cpp:79]   --->   Operation 25 'load' 'p_Val2_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_88 = trunc i32 %max_duty_read to i16" [PWM/pwm.cpp:87]   --->   Operation 26 'trunc' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%acc_load = load i16* @acc, align 2" [PWM/pwm.cpp:87]   --->   Operation 27 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.42ns)   --->   "%tmp_20 = icmp ult i16 %acc_load, %tmp_88" [PWM/pwm.cpp:87]   --->   Operation 28 'icmp' 'tmp_20' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_97 = trunc i32 %period_read to i16" [PWM/pwm.cpp:90]   --->   Operation 29 'trunc' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.42ns)   --->   "%tmp_8 = icmp ult i16 %acc_load, %tmp_97" [PWM/pwm.cpp:90]   --->   Operation 30 'icmp' 'tmp_8' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.07ns)   --->   "%tmp_s = add i16 1, %acc_load" [PWM/pwm.cpp:90]   --->   Operation 31 'add' 'tmp_s' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.80ns)   --->   "%tmp_10 = select i1 %tmp_8, i16 %tmp_s, i16 0" [PWM/pwm.cpp:90]   --->   Operation 32 'select' 'tmp_10' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "store i16 %tmp_10, i16* @acc, align 2" [PWM/pwm.cpp:90]   --->   Operation 33 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%test_addr_3 = getelementptr [4096 x i32]* %test, i64 0, i64 3" [PWM/pwm.cpp:106]   --->   Operation 34 'getelementptr' 'test_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "store i32 1, i32* %test_addr_3, align 4" [PWM/pwm.cpp:106]   --->   Operation 35 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 2 <SV = 1> <Delay = 8.70>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%OP1_V = zext i16 %tmp_7 to i32" [PWM/pwm.cpp:79]   --->   Operation 36 'zext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (2.32ns)   --->   "%p_Val2_9 = load i16* %m_V_addr, align 2" [PWM/pwm.cpp:79]   --->   Operation 37 'load' 'p_Val2_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%OP2_V = sext i16 %p_Val2_9 to i32" [PWM/pwm.cpp:79]   --->   Operation 38 'sext' 'OP2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (6.38ns)   --->   "%p_Val2_s = mul i32 %OP2_V, %OP1_V" [PWM/pwm.cpp:79]   --->   Operation 39 'mul' 'p_Val2_s' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i32 %p_Val2_s to i13" [PWM/pwm.cpp:79]   --->   Operation 40 'trunc' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%m_V_addr_2 = getelementptr [9 x i16]* %m_V, i64 0, i64 1" [PWM/pwm.cpp:79]   --->   Operation 41 'getelementptr' 'm_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (2.32ns)   --->   "%p_Val2_10 = load i16* %m_V_addr_2, align 2" [PWM/pwm.cpp:79]   --->   Operation 42 'load' 'p_Val2_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%test_addr_4 = getelementptr [4096 x i32]* %test, i64 0, i64 4" [PWM/pwm.cpp:107]   --->   Operation 43 'getelementptr' 'test_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (3.25ns)   --->   "store i32 0, i32* %test_addr_4, align 4" [PWM/pwm.cpp:107]   --->   Operation 44 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ret_V_2 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_9, i32 13, i32 15)" [PWM/pwm.cpp:113]   --->   Operation 45 'partselect' 'ret_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_11)   --->   "%tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_9, i32 15)" [PWM/pwm.cpp:113]   --->   Operation 46 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_101 = trunc i16 %p_Val2_9 to i13" [PWM/pwm.cpp:113]   --->   Operation 47 'trunc' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.09ns)   --->   "%tmp_25 = icmp eq i13 %tmp_101, 0" [PWM/pwm.cpp:113]   --->   Operation 48 'icmp' 'tmp_25' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.65ns)   --->   "%ret_V_3 = add i3 1, %ret_V_2" [PWM/pwm.cpp:113]   --->   Operation 49 'add' 'ret_V_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node p_11)   --->   "%p_3 = select i1 %tmp_25, i3 %ret_V_2, i3 %ret_V_3" [PWM/pwm.cpp:113]   --->   Operation 50 'select' 'p_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.98ns) (out node of the LUT)   --->   "%p_11 = select i1 %tmp_100, i3 %p_3, i3 %ret_V_2" [PWM/pwm.cpp:113]   --->   Operation 51 'select' 'p_11' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.70>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_4 = sext i32 %p_Val2_s to i33" [PWM/pwm.cpp:79]   --->   Operation 52 'sext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_6 = call i29 @_ssdm_op_BitConcatenate.i29.i16.i13(i16 %p_Val2_7, i13 0)" [PWM/pwm.cpp:79]   --->   Operation 53 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i29 %tmp_6 to i33" [PWM/pwm.cpp:79]   --->   Operation 54 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.55ns)   --->   "%r_V = add nsw i33 %tmp_6_cast, %tmp_4" [PWM/pwm.cpp:79]   --->   Operation 55 'add' 'r_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V, i32 32)" [PWM/pwm.cpp:79]   --->   Operation 56 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.09ns)   --->   "%tmp_3 = icmp eq i13 %tmp_73, 0" [PWM/pwm.cpp:79]   --->   Operation 57 'icmp' 'tmp_3' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_5 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V, i32 13, i32 28)" [PWM/pwm.cpp:79]   --->   Operation 58 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.07ns)   --->   "%tmp_23 = add i16 1, %tmp_5" [PWM/pwm.cpp:79]   --->   Operation 59 'add' 'tmp_23' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_41 = select i1 %tmp_3, i16 %tmp_5, i16 %tmp_23" [PWM/pwm.cpp:79]   --->   Operation 60 'select' 'tmp_41' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_42 = select i1 %tmp_72, i16 %tmp_41, i16 %tmp_5" [PWM/pwm.cpp:79]   --->   Operation 61 'select' 'tmp_42' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/2] (2.32ns)   --->   "%p_Val2_10 = load i16* %m_V_addr_2, align 2" [PWM/pwm.cpp:79]   --->   Operation 62 'load' 'p_Val2_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i16 %p_Val2_10 to i32" [PWM/pwm.cpp:79]   --->   Operation 63 'sext' 'OP2_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (6.38ns)   --->   "%p_Val2_1 = mul i32 %OP2_V_1, %OP1_V" [PWM/pwm.cpp:79]   --->   Operation 64 'mul' 'p_Val2_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_75 = trunc i32 %p_Val2_1 to i13" [PWM/pwm.cpp:79]   --->   Operation 65 'trunc' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%m_V_addr_3 = getelementptr [9 x i16]* %m_V, i64 0, i64 2" [PWM/pwm.cpp:79]   --->   Operation 66 'getelementptr' 'm_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (2.32ns)   --->   "%p_Val2_11 = load i16* %m_V_addr_3, align 2" [PWM/pwm.cpp:79]   --->   Operation 67 'load' 'p_Val2_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 68 [1/1] (2.42ns)   --->   "%tmp_12 = icmp ult i16 %acc_load, %p_Val2_7" [PWM/pwm.cpp:87]   --->   Operation 68 'icmp' 'tmp_12' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_15 = icmp ult i16 %acc_load, %tmp_42" [PWM/pwm.cpp:87]   --->   Operation 69 'icmp' 'tmp_15' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%test_addr_5 = getelementptr [4096 x i32]* %test, i64 0, i64 5" [PWM/pwm.cpp:108]   --->   Operation 70 'getelementptr' 'test_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (3.25ns)   --->   "store i32 1, i32* %test_addr_5, align 4" [PWM/pwm.cpp:108]   --->   Operation 71 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%ret_V_4 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_10, i32 13, i32 15)" [PWM/pwm.cpp:114]   --->   Operation 72 'partselect' 'ret_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node p_12)   --->   "%tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_10, i32 15)" [PWM/pwm.cpp:114]   --->   Operation 73 'bitselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_103 = trunc i16 %p_Val2_10 to i13" [PWM/pwm.cpp:114]   --->   Operation 74 'trunc' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.09ns)   --->   "%tmp_27 = icmp eq i13 %tmp_103, 0" [PWM/pwm.cpp:114]   --->   Operation 75 'icmp' 'tmp_27' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (1.65ns)   --->   "%ret_V_5 = add i3 1, %ret_V_4" [PWM/pwm.cpp:114]   --->   Operation 76 'add' 'ret_V_5' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node p_12)   --->   "%p_4 = select i1 %tmp_27, i3 %ret_V_4, i3 %ret_V_5" [PWM/pwm.cpp:114]   --->   Operation 77 'select' 'p_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.98ns) (out node of the LUT)   --->   "%p_12 = select i1 %tmp_102, i3 %p_4, i3 %ret_V_4" [PWM/pwm.cpp:114]   --->   Operation 78 'select' 'p_12' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.70>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_4_1 = sext i32 %p_Val2_1 to i33" [PWM/pwm.cpp:79]   --->   Operation 79 'sext' 'tmp_4_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (2.55ns)   --->   "%r_V_1 = add nsw i33 %tmp_6_cast, %tmp_4_1" [PWM/pwm.cpp:79]   --->   Operation 80 'add' 'r_V_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_1)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_1, i32 32)" [PWM/pwm.cpp:79]   --->   Operation 81 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (2.09ns)   --->   "%tmp_3_1 = icmp eq i13 %tmp_75, 0" [PWM/pwm.cpp:79]   --->   Operation 82 'icmp' 'tmp_3_1' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_43 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_1, i32 13, i32 28)" [PWM/pwm.cpp:79]   --->   Operation 83 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (2.07ns)   --->   "%tmp_44 = add i16 1, %tmp_43" [PWM/pwm.cpp:79]   --->   Operation 84 'add' 'tmp_44' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_1)   --->   "%tmp_45 = select i1 %tmp_3_1, i16 %tmp_43, i16 %tmp_44" [PWM/pwm.cpp:79]   --->   Operation 85 'select' 'tmp_45' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_1)   --->   "%tmp_46 = select i1 %tmp_74, i16 %tmp_45, i16 %tmp_43" [PWM/pwm.cpp:79]   --->   Operation 86 'select' 'tmp_46' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/2] (2.32ns)   --->   "%p_Val2_11 = load i16* %m_V_addr_3, align 2" [PWM/pwm.cpp:79]   --->   Operation 87 'load' 'p_Val2_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%OP2_V_2 = sext i16 %p_Val2_11 to i32" [PWM/pwm.cpp:79]   --->   Operation 88 'sext' 'OP2_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (6.38ns)   --->   "%p_Val2_2 = mul i32 %OP2_V_2, %OP1_V" [PWM/pwm.cpp:79]   --->   Operation 89 'mul' 'p_Val2_2' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_77 = trunc i32 %p_Val2_2 to i13" [PWM/pwm.cpp:79]   --->   Operation 90 'trunc' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%m_V_addr_4 = getelementptr [9 x i16]* %m_V, i64 0, i64 3" [PWM/pwm.cpp:79]   --->   Operation 91 'getelementptr' 'm_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [2/2] (2.32ns)   --->   "%p_Val2_12 = load i16* %m_V_addr_4, align 2" [PWM/pwm.cpp:79]   --->   Operation 92 'load' 'p_Val2_12' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 93 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_15_1 = icmp ult i16 %acc_load, %tmp_46" [PWM/pwm.cpp:87]   --->   Operation 93 'icmp' 'tmp_15_1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%test_addr_6 = getelementptr [4096 x i32]* %test, i64 0, i64 6" [PWM/pwm.cpp:109]   --->   Operation 94 'getelementptr' 'test_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (3.25ns)   --->   "store i32 0, i32* %test_addr_6, align 4" [PWM/pwm.cpp:109]   --->   Operation 95 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%ret_V_6 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_11, i32 13, i32 15)" [PWM/pwm.cpp:115]   --->   Operation 96 'partselect' 'ret_V_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node p_13)   --->   "%tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_11, i32 15)" [PWM/pwm.cpp:115]   --->   Operation 97 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_105 = trunc i16 %p_Val2_11 to i13" [PWM/pwm.cpp:115]   --->   Operation 98 'trunc' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (2.09ns)   --->   "%tmp_29 = icmp eq i13 %tmp_105, 0" [PWM/pwm.cpp:115]   --->   Operation 99 'icmp' 'tmp_29' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (1.65ns)   --->   "%ret_V_7 = add i3 1, %ret_V_6" [PWM/pwm.cpp:115]   --->   Operation 100 'add' 'ret_V_7' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node p_13)   --->   "%p_5 = select i1 %tmp_29, i3 %ret_V_6, i3 %ret_V_7" [PWM/pwm.cpp:115]   --->   Operation 101 'select' 'p_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.98ns) (out node of the LUT)   --->   "%p_13 = select i1 %tmp_104, i3 %p_5, i3 %ret_V_6" [PWM/pwm.cpp:115]   --->   Operation 102 'select' 'p_13' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.70>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_4_2 = sext i32 %p_Val2_2 to i33" [PWM/pwm.cpp:79]   --->   Operation 103 'sext' 'tmp_4_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (2.55ns)   --->   "%r_V_2 = add nsw i33 %tmp_6_cast, %tmp_4_2" [PWM/pwm.cpp:79]   --->   Operation 104 'add' 'r_V_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_2)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_2, i32 32)" [PWM/pwm.cpp:79]   --->   Operation 105 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (2.09ns)   --->   "%tmp_3_2 = icmp eq i13 %tmp_77, 0" [PWM/pwm.cpp:79]   --->   Operation 106 'icmp' 'tmp_3_2' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_47 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_2, i32 13, i32 28)" [PWM/pwm.cpp:79]   --->   Operation 107 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (2.07ns)   --->   "%tmp_48 = add i16 1, %tmp_47" [PWM/pwm.cpp:79]   --->   Operation 108 'add' 'tmp_48' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_2)   --->   "%tmp_49 = select i1 %tmp_3_2, i16 %tmp_47, i16 %tmp_48" [PWM/pwm.cpp:79]   --->   Operation 109 'select' 'tmp_49' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_2)   --->   "%tmp_50 = select i1 %tmp_76, i16 %tmp_49, i16 %tmp_47" [PWM/pwm.cpp:79]   --->   Operation 110 'select' 'tmp_50' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 111 [1/2] (2.32ns)   --->   "%p_Val2_12 = load i16* %m_V_addr_4, align 2" [PWM/pwm.cpp:79]   --->   Operation 111 'load' 'p_Val2_12' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%OP2_V_3 = sext i16 %p_Val2_12 to i32" [PWM/pwm.cpp:79]   --->   Operation 112 'sext' 'OP2_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (6.38ns)   --->   "%p_Val2_s_6 = mul i32 %OP2_V_3, %OP1_V" [PWM/pwm.cpp:79]   --->   Operation 113 'mul' 'p_Val2_s_6' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_79 = trunc i32 %p_Val2_s_6 to i13" [PWM/pwm.cpp:79]   --->   Operation 114 'trunc' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%m_V_addr_5 = getelementptr [9 x i16]* %m_V, i64 0, i64 4" [PWM/pwm.cpp:79]   --->   Operation 115 'getelementptr' 'm_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [2/2] (2.32ns)   --->   "%p_Val2_13 = load i16* %m_V_addr_5, align 2" [PWM/pwm.cpp:79]   --->   Operation 116 'load' 'p_Val2_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 117 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_15_2 = icmp ult i16 %acc_load, %tmp_50" [PWM/pwm.cpp:87]   --->   Operation 117 'icmp' 'tmp_15_2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%test_addr_7 = getelementptr [4096 x i32]* %test, i64 0, i64 7" [PWM/pwm.cpp:110]   --->   Operation 118 'getelementptr' 'test_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (3.25ns)   --->   "store i32 1, i32* %test_addr_7, align 4" [PWM/pwm.cpp:110]   --->   Operation 119 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%ret_V_8 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_12, i32 13, i32 15)" [PWM/pwm.cpp:116]   --->   Operation 120 'partselect' 'ret_V_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node p_14)   --->   "%tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_12, i32 15)" [PWM/pwm.cpp:116]   --->   Operation 121 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_107 = trunc i16 %p_Val2_12 to i13" [PWM/pwm.cpp:116]   --->   Operation 122 'trunc' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (2.09ns)   --->   "%tmp_31 = icmp eq i13 %tmp_107, 0" [PWM/pwm.cpp:116]   --->   Operation 123 'icmp' 'tmp_31' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (1.65ns)   --->   "%ret_V_9 = add i3 1, %ret_V_8" [PWM/pwm.cpp:116]   --->   Operation 124 'add' 'ret_V_9' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node p_14)   --->   "%p_6 = select i1 %tmp_31, i3 %ret_V_8, i3 %ret_V_9" [PWM/pwm.cpp:116]   --->   Operation 125 'select' 'p_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.98ns) (out node of the LUT)   --->   "%p_14 = select i1 %tmp_106, i3 %p_6, i3 %ret_V_8" [PWM/pwm.cpp:116]   --->   Operation 126 'select' 'p_14' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.70>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_4_3 = sext i32 %p_Val2_s_6 to i33" [PWM/pwm.cpp:79]   --->   Operation 127 'sext' 'tmp_4_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (2.55ns)   --->   "%r_V_3 = add nsw i33 %tmp_6_cast, %tmp_4_3" [PWM/pwm.cpp:79]   --->   Operation 128 'add' 'r_V_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_3)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_3, i32 32)" [PWM/pwm.cpp:79]   --->   Operation 129 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (2.09ns)   --->   "%tmp_3_3 = icmp eq i13 %tmp_79, 0" [PWM/pwm.cpp:79]   --->   Operation 130 'icmp' 'tmp_3_3' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_51 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_3, i32 13, i32 28)" [PWM/pwm.cpp:79]   --->   Operation 131 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (2.07ns)   --->   "%tmp_52 = add i16 1, %tmp_51" [PWM/pwm.cpp:79]   --->   Operation 132 'add' 'tmp_52' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_3)   --->   "%tmp_53 = select i1 %tmp_3_3, i16 %tmp_51, i16 %tmp_52" [PWM/pwm.cpp:79]   --->   Operation 133 'select' 'tmp_53' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_3)   --->   "%tmp_54 = select i1 %tmp_78, i16 %tmp_53, i16 %tmp_51" [PWM/pwm.cpp:79]   --->   Operation 134 'select' 'tmp_54' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 135 [1/2] (2.32ns)   --->   "%p_Val2_13 = load i16* %m_V_addr_5, align 2" [PWM/pwm.cpp:79]   --->   Operation 135 'load' 'p_Val2_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%OP2_V_4 = sext i16 %p_Val2_13 to i32" [PWM/pwm.cpp:79]   --->   Operation 136 'sext' 'OP2_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (6.38ns)   --->   "%p_Val2_3 = mul i32 %OP2_V_4, %OP1_V" [PWM/pwm.cpp:79]   --->   Operation 137 'mul' 'p_Val2_3' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_81 = trunc i32 %p_Val2_3 to i13" [PWM/pwm.cpp:79]   --->   Operation 138 'trunc' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%m_V_addr_6 = getelementptr [9 x i16]* %m_V, i64 0, i64 5" [PWM/pwm.cpp:79]   --->   Operation 139 'getelementptr' 'm_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [2/2] (2.32ns)   --->   "%p_Val2_14 = load i16* %m_V_addr_6, align 2" [PWM/pwm.cpp:79]   --->   Operation 140 'load' 'p_Val2_14' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 141 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_15_3 = icmp ult i16 %acc_load, %tmp_54" [PWM/pwm.cpp:87]   --->   Operation 141 'icmp' 'tmp_15_3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%test_addr_8 = getelementptr [4096 x i32]* %test, i64 0, i64 8" [PWM/pwm.cpp:111]   --->   Operation 142 'getelementptr' 'test_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (3.25ns)   --->   "store i32 69, i32* %test_addr_8, align 4" [PWM/pwm.cpp:111]   --->   Operation 143 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%ret_V_10 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_13, i32 13, i32 15)" [PWM/pwm.cpp:117]   --->   Operation 144 'partselect' 'ret_V_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node p_15)   --->   "%tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_13, i32 15)" [PWM/pwm.cpp:117]   --->   Operation 145 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_109 = trunc i16 %p_Val2_13 to i13" [PWM/pwm.cpp:117]   --->   Operation 146 'trunc' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (2.09ns)   --->   "%tmp_33 = icmp eq i13 %tmp_109, 0" [PWM/pwm.cpp:117]   --->   Operation 147 'icmp' 'tmp_33' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (1.65ns)   --->   "%ret_V_11 = add i3 1, %ret_V_10" [PWM/pwm.cpp:117]   --->   Operation 148 'add' 'ret_V_11' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node p_15)   --->   "%p_7 = select i1 %tmp_33, i3 %ret_V_10, i3 %ret_V_11" [PWM/pwm.cpp:117]   --->   Operation 149 'select' 'p_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.98ns) (out node of the LUT)   --->   "%p_15 = select i1 %tmp_108, i3 %p_7, i3 %ret_V_10" [PWM/pwm.cpp:117]   --->   Operation 150 'select' 'p_15' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.70>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_4_4 = sext i32 %p_Val2_3 to i33" [PWM/pwm.cpp:79]   --->   Operation 151 'sext' 'tmp_4_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (2.55ns)   --->   "%r_V_4 = add nsw i33 %tmp_6_cast, %tmp_4_4" [PWM/pwm.cpp:79]   --->   Operation 152 'add' 'r_V_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_4)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_4, i32 32)" [PWM/pwm.cpp:79]   --->   Operation 153 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (2.09ns)   --->   "%tmp_3_4 = icmp eq i13 %tmp_81, 0" [PWM/pwm.cpp:79]   --->   Operation 154 'icmp' 'tmp_3_4' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_55 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_4, i32 13, i32 28)" [PWM/pwm.cpp:79]   --->   Operation 155 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (2.07ns)   --->   "%tmp_56 = add i16 1, %tmp_55" [PWM/pwm.cpp:79]   --->   Operation 156 'add' 'tmp_56' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_4)   --->   "%tmp_57 = select i1 %tmp_3_4, i16 %tmp_55, i16 %tmp_56" [PWM/pwm.cpp:79]   --->   Operation 157 'select' 'tmp_57' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_4)   --->   "%tmp_58 = select i1 %tmp_80, i16 %tmp_57, i16 %tmp_55" [PWM/pwm.cpp:79]   --->   Operation 158 'select' 'tmp_58' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 159 [1/2] (2.32ns)   --->   "%p_Val2_14 = load i16* %m_V_addr_6, align 2" [PWM/pwm.cpp:79]   --->   Operation 159 'load' 'p_Val2_14' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%OP2_V_5 = sext i16 %p_Val2_14 to i32" [PWM/pwm.cpp:79]   --->   Operation 160 'sext' 'OP2_V_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (6.38ns)   --->   "%p_Val2_4 = mul i32 %OP2_V_5, %OP1_V" [PWM/pwm.cpp:79]   --->   Operation 161 'mul' 'p_Val2_4' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_83 = trunc i32 %p_Val2_4 to i13" [PWM/pwm.cpp:79]   --->   Operation 162 'trunc' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%m_V_addr_7 = getelementptr [9 x i16]* %m_V, i64 0, i64 6" [PWM/pwm.cpp:79]   --->   Operation 163 'getelementptr' 'm_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [2/2] (2.32ns)   --->   "%p_Val2_15 = load i16* %m_V_addr_7, align 2" [PWM/pwm.cpp:79]   --->   Operation 164 'load' 'p_Val2_15' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 165 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_15_4 = icmp ult i16 %acc_load, %tmp_58" [PWM/pwm.cpp:87]   --->   Operation 165 'icmp' 'tmp_15_4' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_26 = sext i3 %p_11 to i32" [PWM/pwm.cpp:113]   --->   Operation 166 'sext' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%test_addr_9 = getelementptr [4096 x i32]* %test, i64 0, i64 9" [PWM/pwm.cpp:113]   --->   Operation 167 'getelementptr' 'test_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (3.25ns)   --->   "store i32 %tmp_26, i32* %test_addr_9, align 4" [PWM/pwm.cpp:113]   --->   Operation 168 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%ret_V_12 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_14, i32 13, i32 15)" [PWM/pwm.cpp:118]   --->   Operation 169 'partselect' 'ret_V_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node p_16)   --->   "%tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_14, i32 15)" [PWM/pwm.cpp:118]   --->   Operation 170 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_111 = trunc i16 %p_Val2_14 to i13" [PWM/pwm.cpp:118]   --->   Operation 171 'trunc' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (2.09ns)   --->   "%tmp_35 = icmp eq i13 %tmp_111, 0" [PWM/pwm.cpp:118]   --->   Operation 172 'icmp' 'tmp_35' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (1.65ns)   --->   "%ret_V_13 = add i3 1, %ret_V_12" [PWM/pwm.cpp:118]   --->   Operation 173 'add' 'ret_V_13' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node p_16)   --->   "%p_8 = select i1 %tmp_35, i3 %ret_V_12, i3 %ret_V_13" [PWM/pwm.cpp:118]   --->   Operation 174 'select' 'p_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (0.98ns) (out node of the LUT)   --->   "%p_16 = select i1 %tmp_110, i3 %p_8, i3 %ret_V_12" [PWM/pwm.cpp:118]   --->   Operation 175 'select' 'p_16' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.70>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_4_5 = sext i32 %p_Val2_4 to i33" [PWM/pwm.cpp:79]   --->   Operation 176 'sext' 'tmp_4_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (2.55ns)   --->   "%r_V_5 = add nsw i33 %tmp_6_cast, %tmp_4_5" [PWM/pwm.cpp:79]   --->   Operation 177 'add' 'r_V_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_5, i32 32)" [PWM/pwm.cpp:79]   --->   Operation 178 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (2.09ns)   --->   "%tmp_3_5 = icmp eq i13 %tmp_83, 0" [PWM/pwm.cpp:79]   --->   Operation 179 'icmp' 'tmp_3_5' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_59 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_5, i32 13, i32 28)" [PWM/pwm.cpp:79]   --->   Operation 180 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (2.07ns)   --->   "%tmp_60 = add i16 1, %tmp_59" [PWM/pwm.cpp:79]   --->   Operation 181 'add' 'tmp_60' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp_61 = select i1 %tmp_3_5, i16 %tmp_59, i16 %tmp_60" [PWM/pwm.cpp:79]   --->   Operation 182 'select' 'tmp_61' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_5)   --->   "%tmp_62 = select i1 %tmp_82, i16 %tmp_61, i16 %tmp_59" [PWM/pwm.cpp:79]   --->   Operation 183 'select' 'tmp_62' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 184 [1/2] (2.32ns)   --->   "%p_Val2_15 = load i16* %m_V_addr_7, align 2" [PWM/pwm.cpp:79]   --->   Operation 184 'load' 'p_Val2_15' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%OP2_V_6 = sext i16 %p_Val2_15 to i32" [PWM/pwm.cpp:79]   --->   Operation 185 'sext' 'OP2_V_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (6.38ns)   --->   "%p_Val2_5 = mul i32 %OP2_V_6, %OP1_V" [PWM/pwm.cpp:79]   --->   Operation 186 'mul' 'p_Val2_5' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_85 = trunc i32 %p_Val2_5 to i13" [PWM/pwm.cpp:79]   --->   Operation 187 'trunc' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%m_V_addr_8 = getelementptr [9 x i16]* %m_V, i64 0, i64 7" [PWM/pwm.cpp:79]   --->   Operation 188 'getelementptr' 'm_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [2/2] (2.32ns)   --->   "%p_Val2_16 = load i16* %m_V_addr_8, align 2" [PWM/pwm.cpp:79]   --->   Operation 189 'load' 'p_Val2_16' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_8 : Operation 190 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_15_5 = icmp ult i16 %acc_load, %tmp_62" [PWM/pwm.cpp:87]   --->   Operation 190 'icmp' 'tmp_15_5' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_28 = sext i3 %p_12 to i32" [PWM/pwm.cpp:114]   --->   Operation 191 'sext' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%test_addr_10 = getelementptr [4096 x i32]* %test, i64 0, i64 10" [PWM/pwm.cpp:114]   --->   Operation 192 'getelementptr' 'test_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (3.25ns)   --->   "store i32 %tmp_28, i32* %test_addr_10, align 4" [PWM/pwm.cpp:114]   --->   Operation 193 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%ret_V_14 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_15, i32 13, i32 15)" [PWM/pwm.cpp:119]   --->   Operation 194 'partselect' 'ret_V_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node p_17)   --->   "%tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_15, i32 15)" [PWM/pwm.cpp:119]   --->   Operation 195 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_113 = trunc i16 %p_Val2_15 to i13" [PWM/pwm.cpp:119]   --->   Operation 196 'trunc' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (2.09ns)   --->   "%tmp_37 = icmp eq i13 %tmp_113, 0" [PWM/pwm.cpp:119]   --->   Operation 197 'icmp' 'tmp_37' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [1/1] (1.65ns)   --->   "%ret_V_15 = add i3 1, %ret_V_14" [PWM/pwm.cpp:119]   --->   Operation 198 'add' 'ret_V_15' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node p_17)   --->   "%p_9 = select i1 %tmp_37, i3 %ret_V_14, i3 %ret_V_15" [PWM/pwm.cpp:119]   --->   Operation 199 'select' 'p_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 200 [1/1] (0.98ns) (out node of the LUT)   --->   "%p_17 = select i1 %tmp_112, i3 %p_9, i3 %ret_V_14" [PWM/pwm.cpp:119]   --->   Operation 200 'select' 'p_17' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.70>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%m_V_addr_1 = getelementptr [9 x i16]* %m_V, i64 0, i64 8" [PWM/pwm.cpp:75]   --->   Operation 201 'getelementptr' 'm_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 202 [2/2] (2.32ns)   --->   "%p_Val2_8 = load i16* %m_V_addr_1, align 2" [PWM/pwm.cpp:75]   --->   Operation 202 'load' 'p_Val2_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_4_6 = sext i32 %p_Val2_5 to i33" [PWM/pwm.cpp:79]   --->   Operation 203 'sext' 'tmp_4_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (2.55ns)   --->   "%r_V_6 = add nsw i33 %tmp_6_cast, %tmp_4_6" [PWM/pwm.cpp:79]   --->   Operation 204 'add' 'r_V_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_6)   --->   "%tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_6, i32 32)" [PWM/pwm.cpp:79]   --->   Operation 205 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (2.09ns)   --->   "%tmp_3_6 = icmp eq i13 %tmp_85, 0" [PWM/pwm.cpp:79]   --->   Operation 206 'icmp' 'tmp_3_6' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_63 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_6, i32 13, i32 28)" [PWM/pwm.cpp:79]   --->   Operation 207 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (2.07ns)   --->   "%tmp_64 = add i16 1, %tmp_63" [PWM/pwm.cpp:79]   --->   Operation 208 'add' 'tmp_64' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_6)   --->   "%tmp_65 = select i1 %tmp_3_6, i16 %tmp_63, i16 %tmp_64" [PWM/pwm.cpp:79]   --->   Operation 209 'select' 'tmp_65' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_6)   --->   "%tmp_66 = select i1 %tmp_84, i16 %tmp_65, i16 %tmp_63" [PWM/pwm.cpp:79]   --->   Operation 210 'select' 'tmp_66' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 211 [1/2] (2.32ns)   --->   "%p_Val2_16 = load i16* %m_V_addr_8, align 2" [PWM/pwm.cpp:79]   --->   Operation 211 'load' 'p_Val2_16' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%OP2_V_7 = sext i16 %p_Val2_16 to i32" [PWM/pwm.cpp:79]   --->   Operation 212 'sext' 'OP2_V_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (6.38ns)   --->   "%p_Val2_6 = mul i32 %OP2_V_7, %OP1_V" [PWM/pwm.cpp:79]   --->   Operation 213 'mul' 'p_Val2_6' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_87 = trunc i32 %p_Val2_6 to i13" [PWM/pwm.cpp:79]   --->   Operation 214 'trunc' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_15_6 = icmp ult i16 %acc_load, %tmp_66" [PWM/pwm.cpp:87]   --->   Operation 215 'icmp' 'tmp_15_6' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_30 = sext i3 %p_13 to i32" [PWM/pwm.cpp:115]   --->   Operation 216 'sext' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%test_addr_11 = getelementptr [4096 x i32]* %test, i64 0, i64 11" [PWM/pwm.cpp:115]   --->   Operation 217 'getelementptr' 'test_addr_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (3.25ns)   --->   "store i32 %tmp_30, i32* %test_addr_11, align 4" [PWM/pwm.cpp:115]   --->   Operation 218 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%ret_V_16 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_16, i32 13, i32 15)" [PWM/pwm.cpp:120]   --->   Operation 219 'partselect' 'ret_V_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node p_18)   --->   "%tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_16, i32 15)" [PWM/pwm.cpp:120]   --->   Operation 220 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_115 = trunc i16 %p_Val2_16 to i13" [PWM/pwm.cpp:120]   --->   Operation 221 'trunc' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (2.09ns)   --->   "%tmp_39 = icmp eq i13 %tmp_115, 0" [PWM/pwm.cpp:120]   --->   Operation 222 'icmp' 'tmp_39' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 223 [1/1] (1.65ns)   --->   "%ret_V_17 = add i3 1, %ret_V_16" [PWM/pwm.cpp:120]   --->   Operation 223 'add' 'ret_V_17' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node p_18)   --->   "%p_10 = select i1 %tmp_39, i3 %ret_V_16, i3 %ret_V_17" [PWM/pwm.cpp:120]   --->   Operation 224 'select' 'p_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 225 [1/1] (0.98ns) (out node of the LUT)   --->   "%p_18 = select i1 %tmp_114, i3 %p_10, i3 %ret_V_16" [PWM/pwm.cpp:120]   --->   Operation 225 'select' 'p_18' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.65>
ST_10 : Operation 226 [1/2] (2.32ns)   --->   "%p_Val2_8 = load i16* %m_V_addr_1, align 2" [PWM/pwm.cpp:75]   --->   Operation 226 'load' 'p_Val2_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 9> <RAM>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %p_Val2_8, i32 12, i32 15)" [PWM/pwm.cpp:128->PWM/pwm.cpp:75]   --->   Operation 227 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 228 [1/1] (1.30ns)   --->   "%icmp = icmp sgt i4 %tmp_1, 0" [PWM/pwm.cpp:128->PWM/pwm.cpp:75]   --->   Operation 228 'icmp' 'icmp' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_4_7 = sext i32 %p_Val2_6 to i33" [PWM/pwm.cpp:79]   --->   Operation 229 'sext' 'tmp_4_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (2.55ns)   --->   "%r_V_7 = add nsw i33 %tmp_6_cast, %tmp_4_7" [PWM/pwm.cpp:79]   --->   Operation 230 'add' 'r_V_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_7)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_7, i32 32)" [PWM/pwm.cpp:79]   --->   Operation 231 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 232 [1/1] (2.09ns)   --->   "%tmp_3_7 = icmp eq i13 %tmp_87, 0" [PWM/pwm.cpp:79]   --->   Operation 232 'icmp' 'tmp_3_7' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_67 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_7, i32 13, i32 28)" [PWM/pwm.cpp:79]   --->   Operation 233 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (2.07ns)   --->   "%tmp_68 = add i16 1, %tmp_67" [PWM/pwm.cpp:79]   --->   Operation 234 'add' 'tmp_68' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_7)   --->   "%tmp_69 = select i1 %tmp_3_7, i16 %tmp_67, i16 %tmp_68" [PWM/pwm.cpp:79]   --->   Operation 235 'select' 'tmp_69' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node tmp_15_7)   --->   "%tmp_70 = select i1 %tmp_86, i16 %tmp_69, i16 %tmp_67" [PWM/pwm.cpp:79]   --->   Operation 236 'select' 'tmp_70' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%out_p_V_load = load i8* @out_p_V, align 1" [PWM/pwm.cpp:87]   --->   Operation 237 'load' 'out_p_V_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_0_trunc)   --->   "%tmp_89 = trunc i8 %out_p_V_load to i1" [PWM/pwm.cpp:87]   --->   Operation 238 'trunc' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_0_trunc)   --->   "%tmp_18_s = and i1 %tmp_89, %tmp_15" [PWM/pwm.cpp:87]   --->   Operation 239 'and' 'tmp_18_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_0_trunc)   --->   "%tmp_2 = or i1 %tmp_18_s, %tmp_12" [PWM/pwm.cpp:87]   --->   Operation 240 'or' 'tmp_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 241 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_0_trunc = and i1 %tmp_2, %tmp_20" [PWM/pwm.cpp:87]   --->   Operation 241 'and' 'p_Repl2_0_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1_trunc)   --->   "%tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %out_p_V_load, i32 1)" [PWM/pwm.cpp:87]   --->   Operation 242 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1_trunc)   --->   "%tmp_18_1 = and i1 %tmp_90, %tmp_15_1" [PWM/pwm.cpp:87]   --->   Operation 243 'and' 'tmp_18_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1_trunc)   --->   "%tmp_9 = or i1 %tmp_18_1, %tmp_12" [PWM/pwm.cpp:87]   --->   Operation 244 'or' 'tmp_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 245 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_1_trunc = and i1 %tmp_9, %tmp_20" [PWM/pwm.cpp:87]   --->   Operation 245 'and' 'p_Repl2_1_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_2_trunc)   --->   "%tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %out_p_V_load, i32 2)" [PWM/pwm.cpp:87]   --->   Operation 246 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_2_trunc)   --->   "%tmp_18_2 = and i1 %tmp_91, %tmp_15_2" [PWM/pwm.cpp:87]   --->   Operation 247 'and' 'tmp_18_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_2_trunc)   --->   "%tmp_13 = or i1 %tmp_18_2, %tmp_12" [PWM/pwm.cpp:87]   --->   Operation 248 'or' 'tmp_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 249 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_2_trunc = and i1 %tmp_13, %tmp_20" [PWM/pwm.cpp:87]   --->   Operation 249 'and' 'p_Repl2_2_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_3_trunc)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %out_p_V_load, i32 3)" [PWM/pwm.cpp:87]   --->   Operation 250 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_3_trunc)   --->   "%tmp_18_3 = and i1 %tmp_92, %tmp_15_3" [PWM/pwm.cpp:87]   --->   Operation 251 'and' 'tmp_18_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_3_trunc)   --->   "%tmp_14 = or i1 %tmp_18_3, %tmp_12" [PWM/pwm.cpp:87]   --->   Operation 252 'or' 'tmp_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 253 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_3_trunc = and i1 %tmp_14, %tmp_20" [PWM/pwm.cpp:87]   --->   Operation 253 'and' 'p_Repl2_3_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_4_trunc)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %out_p_V_load, i32 4)" [PWM/pwm.cpp:87]   --->   Operation 254 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_4_trunc)   --->   "%tmp_18_4 = and i1 %tmp_93, %tmp_15_4" [PWM/pwm.cpp:87]   --->   Operation 255 'and' 'tmp_18_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_4_trunc)   --->   "%tmp_16 = or i1 %tmp_18_4, %tmp_12" [PWM/pwm.cpp:87]   --->   Operation 256 'or' 'tmp_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 257 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_4_trunc = and i1 %tmp_16, %tmp_20" [PWM/pwm.cpp:87]   --->   Operation 257 'and' 'p_Repl2_4_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_5_trunc)   --->   "%tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %out_p_V_load, i32 5)" [PWM/pwm.cpp:87]   --->   Operation 258 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_5_trunc)   --->   "%tmp_18_5 = and i1 %tmp_94, %tmp_15_5" [PWM/pwm.cpp:87]   --->   Operation 259 'and' 'tmp_18_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_5_trunc)   --->   "%tmp_17 = or i1 %tmp_18_5, %tmp_12" [PWM/pwm.cpp:87]   --->   Operation 260 'or' 'tmp_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 261 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_5_trunc = and i1 %tmp_17, %tmp_20" [PWM/pwm.cpp:87]   --->   Operation 261 'and' 'p_Repl2_5_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_6_trunc)   --->   "%tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %out_p_V_load, i32 6)" [PWM/pwm.cpp:87]   --->   Operation 262 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_6_trunc)   --->   "%tmp_18_6 = and i1 %tmp_95, %tmp_15_6" [PWM/pwm.cpp:87]   --->   Operation 263 'and' 'tmp_18_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_6_trunc)   --->   "%tmp_18 = or i1 %tmp_18_6, %tmp_12" [PWM/pwm.cpp:87]   --->   Operation 264 'or' 'tmp_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_6_trunc = and i1 %tmp_18, %tmp_20" [PWM/pwm.cpp:87]   --->   Operation 265 'and' 'p_Repl2_6_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 266 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_15_7 = icmp ult i16 %acc_load, %tmp_70" [PWM/pwm.cpp:87]   --->   Operation 266 'icmp' 'tmp_15_7' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_7_trunc)   --->   "%tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %out_p_V_load, i32 7)" [PWM/pwm.cpp:87]   --->   Operation 267 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_7_trunc)   --->   "%tmp_18_7 = and i1 %tmp_96, %tmp_15_7" [PWM/pwm.cpp:87]   --->   Operation 268 'and' 'tmp_18_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_7_trunc)   --->   "%tmp_19 = or i1 %tmp_18_7, %tmp_12" [PWM/pwm.cpp:87]   --->   Operation 269 'or' 'tmp_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 270 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Repl2_7_trunc = and i1 %tmp_19, %tmp_20" [PWM/pwm.cpp:87]   --->   Operation 270 'and' 'p_Repl2_7_trunc' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%ret_V = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_8, i32 13, i32 15)" [PWM/pwm.cpp:104]   --->   Operation 271 'partselect' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_8, i32 15)" [PWM/pwm.cpp:104]   --->   Operation 272 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_99 = trunc i16 %p_Val2_8 to i13" [PWM/pwm.cpp:104]   --->   Operation 273 'trunc' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (2.09ns)   --->   "%tmp_21 = icmp eq i13 %tmp_99, 0" [PWM/pwm.cpp:104]   --->   Operation 274 'icmp' 'tmp_21' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 275 [1/1] (1.65ns)   --->   "%ret_V_1 = add i3 1, %ret_V" [PWM/pwm.cpp:104]   --->   Operation 275 'add' 'ret_V_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%p_2 = select i1 %tmp_21, i3 %ret_V, i3 %ret_V_1" [PWM/pwm.cpp:104]   --->   Operation 276 'select' 'p_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 277 [1/1] (0.98ns) (out node of the LUT)   --->   "%p_1 = select i1 %tmp_98, i3 %p_2, i3 %ret_V" [PWM/pwm.cpp:104]   --->   Operation 277 'select' 'p_1' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_22 = sext i3 %p_1 to i32" [PWM/pwm.cpp:104]   --->   Operation 278 'sext' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%test_addr_1 = getelementptr [4096 x i32]* %test, i64 0, i64 1" [PWM/pwm.cpp:104]   --->   Operation 279 'getelementptr' 'test_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 280 [1/1] (3.25ns)   --->   "store i32 %tmp_22, i32* %test_addr_1, align 4" [PWM/pwm.cpp:104]   --->   Operation 280 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "%p_Result_4_7 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1(i1 %p_Repl2_7_trunc, i1 %p_Repl2_6_trunc, i1 %p_Repl2_5_trunc, i1 %p_Repl2_4_trunc, i1 %p_Repl2_3_trunc, i1 %p_Repl2_2_trunc, i1 %p_Repl2_1_trunc, i1 %p_Repl2_0_trunc)" [PWM/pwm.cpp:87]   --->   Operation 281 'bitconcatenate' 'p_Result_4_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "store i8 %p_Result_4_7, i8* @out_p_V, align 1" [PWM/pwm.cpp:87]   --->   Operation 282 'store' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 283 [1/1] (1.24ns)   --->   "%p_s = select i1 %icmp, i8 %p_Result_4_7, i8 0" [PWM/pwm.cpp:92]   --->   Operation 283 'select' 'p_s' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_24 = zext i1 %icmp to i32" [PWM/pwm.cpp:105]   --->   Operation 284 'zext' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%test_addr_2 = getelementptr [4096 x i32]* %test, i64 0, i64 2" [PWM/pwm.cpp:105]   --->   Operation 285 'getelementptr' 'test_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (3.25ns)   --->   "store i32 %tmp_24, i32* %test_addr_2, align 4" [PWM/pwm.cpp:105]   --->   Operation 286 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_32 = sext i3 %p_14 to i32" [PWM/pwm.cpp:116]   --->   Operation 287 'sext' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 288 [1/1] (0.00ns)   --->   "%test_addr_12 = getelementptr [4096 x i32]* %test, i64 0, i64 12" [PWM/pwm.cpp:116]   --->   Operation 288 'getelementptr' 'test_addr_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 289 [1/1] (3.25ns)   --->   "store i32 %tmp_32, i32* %test_addr_12, align 4" [PWM/pwm.cpp:116]   --->   Operation 289 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_34 = sext i3 %p_15 to i32" [PWM/pwm.cpp:117]   --->   Operation 290 'sext' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 291 [1/1] (0.00ns)   --->   "%test_addr_13 = getelementptr [4096 x i32]* %test, i64 0, i64 13" [PWM/pwm.cpp:117]   --->   Operation 291 'getelementptr' 'test_addr_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 292 [1/1] (3.25ns)   --->   "store i32 %tmp_34, i32* %test_addr_13, align 4" [PWM/pwm.cpp:117]   --->   Operation 292 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_36 = sext i3 %p_16 to i32" [PWM/pwm.cpp:118]   --->   Operation 293 'sext' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 294 [1/1] (0.00ns)   --->   "%test_addr_14 = getelementptr [4096 x i32]* %test, i64 0, i64 14" [PWM/pwm.cpp:118]   --->   Operation 294 'getelementptr' 'test_addr_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 295 [1/1] (3.25ns)   --->   "store i32 %tmp_36, i32* %test_addr_14, align 4" [PWM/pwm.cpp:118]   --->   Operation 295 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_38 = sext i3 %p_17 to i32" [PWM/pwm.cpp:119]   --->   Operation 296 'sext' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 297 [1/1] (0.00ns)   --->   "%test_addr_15 = getelementptr [4096 x i32]* %test, i64 0, i64 15" [PWM/pwm.cpp:119]   --->   Operation 297 'getelementptr' 'test_addr_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 298 [1/1] (3.25ns)   --->   "store i32 %tmp_38, i32* %test_addr_15, align 4" [PWM/pwm.cpp:119]   --->   Operation 298 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_40 = sext i3 %p_18 to i32" [PWM/pwm.cpp:120]   --->   Operation 299 'sext' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 300 [1/1] (0.00ns)   --->   "%test_addr_16 = getelementptr [4096 x i32]* %test, i64 0, i64 16" [PWM/pwm.cpp:120]   --->   Operation 300 'getelementptr' 'test_addr_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 301 [1/1] (3.25ns)   --->   "store i32 %tmp_40, i32* %test_addr_16, align 4" [PWM/pwm.cpp:120]   --->   Operation 301 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %min_duty), !map !90"   --->   Operation 302 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %max_duty), !map !96"   --->   Operation 303 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %period), !map !100"   --->   Operation 304 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 305 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %m_V), !map !104"   --->   Operation 305 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_V), !map !110"   --->   Operation 306 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %test), !map !114"   --->   Operation 307 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 308 [1/1] (0.00ns)   --->   "%test_addr = getelementptr [4096 x i32]* %test, i64 0, i64 0"   --->   Operation 308 'getelementptr' 'test_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @pwm_str) nounwind"   --->   Operation 309 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [PWM/pwm.cpp:49]   --->   Operation 310 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 311 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [PWM/pwm.cpp:52]   --->   Operation 311 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 312 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %min_duty, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [PWM/pwm.cpp:53]   --->   Operation 312 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 313 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %max_duty, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [PWM/pwm.cpp:54]   --->   Operation 313 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 314 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %period, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [PWM/pwm.cpp:55]   --->   Operation 314 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 315 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([9 x i16]* %m_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 315 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 316 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([9 x i16]* %m_V, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 316 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 317 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [PWM/pwm.cpp:59]   --->   Operation 317 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 318 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %test, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 318 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 319 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %test, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 319 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 320 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %out_V, i8 %p_s)" [PWM/pwm.cpp:92]   --->   Operation 320 'write' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_11 = zext i8 %p_s to i32" [PWM/pwm.cpp:96]   --->   Operation 321 'zext' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 322 [1/1] (3.25ns)   --->   "store i32 %tmp_11, i32* %test_addr, align 4" [PWM/pwm.cpp:96]   --->   Operation 322 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 323 [1/1] (0.00ns)   --->   "ret void" [PWM/pwm.cpp:122]   --->   Operation 323 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.23ns
The critical path consists of the following:
	s_axi read on port 'period' [15]  (1 ns)
	'icmp' operation ('tmp_8', PWM/pwm.cpp:90) [192]  (2.43 ns)
	'select' operation ('tmp_10', PWM/pwm.cpp:90) [194]  (0.805 ns)
	'store' operation (PWM/pwm.cpp:90) of variable 'tmp_10', PWM/pwm.cpp:90 on static variable 'acc' [195]  (0 ns)

 <State 2>: 8.7ns
The critical path consists of the following:
	'load' operation ('__Val2__', PWM/pwm.cpp:79) on array 'm_V' [39]  (2.32 ns)
	'mul' operation ('p_Val2_s', PWM/pwm.cpp:79) [41]  (6.38 ns)

 <State 3>: 8.7ns
The critical path consists of the following:
	'load' operation ('__Val2__', PWM/pwm.cpp:79) on array 'm_V' [54]  (2.32 ns)
	'mul' operation ('p_Val2_1', PWM/pwm.cpp:79) [56]  (6.38 ns)

 <State 4>: 8.7ns
The critical path consists of the following:
	'load' operation ('__Val2__', PWM/pwm.cpp:79) on array 'm_V' [67]  (2.32 ns)
	'mul' operation ('p_Val2_2', PWM/pwm.cpp:79) [69]  (6.38 ns)

 <State 5>: 8.7ns
The critical path consists of the following:
	'load' operation ('__Val2__', PWM/pwm.cpp:79) on array 'm_V' [80]  (2.32 ns)
	'mul' operation ('p_Val2_s_6', PWM/pwm.cpp:79) [82]  (6.38 ns)

 <State 6>: 8.7ns
The critical path consists of the following:
	'load' operation ('__Val2__', PWM/pwm.cpp:79) on array 'm_V' [93]  (2.32 ns)
	'mul' operation ('p_Val2_3', PWM/pwm.cpp:79) [95]  (6.38 ns)

 <State 7>: 8.7ns
The critical path consists of the following:
	'load' operation ('__Val2__', PWM/pwm.cpp:79) on array 'm_V' [106]  (2.32 ns)
	'mul' operation ('p_Val2_4', PWM/pwm.cpp:79) [108]  (6.38 ns)

 <State 8>: 8.7ns
The critical path consists of the following:
	'load' operation ('__Val2__', PWM/pwm.cpp:79) on array 'm_V' [119]  (2.32 ns)
	'mul' operation ('p_Val2_5', PWM/pwm.cpp:79) [121]  (6.38 ns)

 <State 9>: 8.7ns
The critical path consists of the following:
	'load' operation ('__Val2__', PWM/pwm.cpp:79) on array 'm_V' [132]  (2.32 ns)
	'mul' operation ('p_Val2_6', PWM/pwm.cpp:79) [134]  (6.38 ns)

 <State 10>: 8.66ns
The critical path consists of the following:
	'load' operation ('__Val2__', PWM/pwm.cpp:75) on array 'm_V' [32]  (2.32 ns)
	'icmp' operation ('tmp_21', PWM/pwm.cpp:104) [203]  (2.1 ns)
	'select' operation ('p_2', PWM/pwm.cpp:104) [205]  (0 ns)
	'select' operation ('p_1', PWM/pwm.cpp:104) [206]  (0.98 ns)
	'store' operation (PWM/pwm.cpp:104) of variable 'tmp_22', PWM/pwm.cpp:104 on array 'test' [209]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'store' operation (PWM/pwm.cpp:105) of variable 'tmp_24', PWM/pwm.cpp:105 on array 'test' [212]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'store' operation (PWM/pwm.cpp:116) of variable 'tmp_32', PWM/pwm.cpp:116 on array 'test' [264]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'store' operation (PWM/pwm.cpp:117) of variable 'tmp_34', PWM/pwm.cpp:117 on array 'test' [274]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'store' operation (PWM/pwm.cpp:118) of variable 'tmp_36', PWM/pwm.cpp:118 on array 'test' [284]  (3.25 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'store' operation (PWM/pwm.cpp:119) of variable 'tmp_38', PWM/pwm.cpp:119 on array 'test' [294]  (3.25 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'store' operation (PWM/pwm.cpp:120) of variable 'tmp_40', PWM/pwm.cpp:120 on array 'test' [304]  (3.25 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('test_addr') [18]  (0 ns)
	'store' operation (PWM/pwm.cpp:96) of variable 'tmp_11', PWM/pwm.cpp:96 on array 'test' [199]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
