(footprint "C182A" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (descr "<B>DIODE</B><p>\n2-lead plasic, vertical")
  (fp_text reference ">NAME" (at 3.175 -0.635) (layer "F.SilkS")
    (effects (font (size 1.143 1.143) (thickness 0.127)) (justify left bottom))
    (tstamp 37aee35f-51ff-4c23-aa72-2c82adec9a17)
  )
  (fp_text value ">VALUE" (at 3.175 1.27) (layer "F.Fab")
    (effects (font (size 1.143 1.143) (thickness 0.127)) (justify left bottom))
    (tstamp f813b3df-f9ea-4923-b56d-39db27180a5c)
  )
  (fp_line (start 2.286 -1.27) (end -2.286 -1.27) (layer "F.SilkS") (width 0.1524) (tstamp 997569d1-ddd2-4d87-be8c-430ad67a283f))
  (fp_arc (start 2.285999 -1.270001) (mid 0.005661 2.695197) (end -2.2705 -1.2724) (layer "F.SilkS") (width 0.1524) (tstamp f1f8917e-a8e7-435a-b6e0-9014d4bd0807))
  (pad "A" thru_hole roundrect (at 1.27 0) (size 1.3208 1.3208) (drill 0.8128) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.25) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.1016) (tstamp 063e21b9-a454-40a1-ab44-78c8be64247d))
  (pad "C" thru_hole roundrect (at -1.27 0) (size 1.3208 1.3208) (drill 0.8128) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.25) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.1016) (tstamp c332e908-9415-44a1-80ae-3f190b83f07b))
)
