<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>ACX_CLKDIV (Clock Divider)</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part100.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part102.htm">Next &gt;</a></p><p class="s16" style="padding-top: 17pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark129">&zwnj;</a>ACX_CLKDIV (Clock Divider)<a name="bookmark145">&zwnj;</a></p><p class="s3" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The ACX_CLKDIV component implements a clock divider component that divides the input clock to provide an output clock at 1/2, 1/4, 1/6, or 1/8 the frequency of the input clock with a parameterized offset.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 96pt;text-indent: 0pt;text-align: left;"><span><img width="430" height="178" alt="image" src="Image_147.jpg"/></span></p><p class="s18" style="padding-top: 10pt;text-indent: 0pt;text-align: center;">Figure 28: <span class="h4">ACX_CLKDIV Logic Symbol</span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s18" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">Table 68: <span class="h4">Parameter Descriptions</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:6.375pt" cellspacing="0"><tr style="height:35pt"><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s21" style="padding-top: 11pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Parameter</p></td><td style="width:59pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s21" style="padding-top: 5pt;padding-left: 13pt;padding-right: 11pt;text-indent: -3pt;text-align: left;">Defined Values</p></td><td style="width:54pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s21" style="padding-top: 5pt;padding-left: 13pt;padding-right: 10pt;text-indent: -5pt;text-align: left;">Default Value</p></td><td style="width:330pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s21" style="padding-top: 11pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">div_by</p></td><td style="width:59pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s22" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">2, 4, 6, 8</p></td><td style="width:54pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s22" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">2</p></td><td style="width:330pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s22" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">The <span class="s27">div_by </span>determines the factor by which the input clock is divided.</p></td></tr><tr style="height:36pt"><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s27" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">offset</p></td><td style="width:59pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s22" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">0, 1, 2, 3</p></td><td style="width:54pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s22" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">0</p></td><td style="width:330pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s22" style="padding-top: 6pt;padding-left: 4pt;padding-right: 11pt;text-indent: 0pt;text-align: left;">The <span class="s27">offset </span>parameter defines the number of input clock cycles by which to delay the output clock.</p></td></tr></table><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s18" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">Table 69: <span class="h4">Pin Descriptions</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:6.375pt" cellspacing="0"><tr style="height:23pt"><td style="width:147pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s21" style="padding-top: 5pt;text-indent: 0pt;text-align: center;">Name</p></td><td style="width:85pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s21" style="padding-top: 5pt;text-indent: 0pt;text-align: center;">Type</p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s21" style="padding-top: 5pt;text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:27pt"><td style="width:147pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">clk_in<span class="s41">(1)</span></p></td><td style="width:85pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s22" style="padding-top: 8pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input</p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s22" style="padding-top: 8pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Input clock to be divided.</p></td></tr><tr style="height:28pt"><td style="width:147pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s27" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">clk_out<span class="s41">(1)</span></p></td><td style="width:85pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s22" style="padding-top: 8pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Output</p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s22" style="padding-top: 8pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Divided clock output.</p></td></tr><tr style="height:72pt"><td style="width:503pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" colspan="3"><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="663" height="61" alt="image" src="Image_148.png"/></span></p><p class="s43" style="padding-left: 14pt;text-indent: 0pt;text-align: left;">Table Notes</p><p class="s22" style="padding-top: 2pt;padding-left: 42pt;padding-right: 15pt;text-indent: -13pt;text-align: left;"><span class="s44">1. </span>Both <span class="s27">clk_in </span>and <span class="s27">clk_out </span>must connect to clock tracks within the device. They cannot connect directly with data tracks.</p></td></tr></table><p class="s3" style="padding-top: 10pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The following timing diagram shows how the <span class="s17">div_by </span>and offset parameters affect the output clock.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 9pt;text-indent: 0pt;text-align: left;"><span><img width="671" height="682" alt="image" src="Image_149.jpg"/></span></p><p class="s18" style="padding-top: 3pt;text-indent: 0pt;text-align: center;">Figure 29: <span class="h4">Output Clock Timing Diagram</span></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part102.htm">Constraints</a><a class="toc0" href="part103.htm">Instantiation Templates</a><a class="toc1" href="part104.htm">Verilog</a><a class="toc1" href="part105.htm">VHDL</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part100.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part102.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
