INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/FPGA/PQM_gen/PQM_CORE.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/dev/FPGA/PQM_gen/PQM_CORE.srcs/sources_1/new/core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CORE'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/dev/FPGA/PQM_gen/PQM_CORE.srcs/sim_1/new/Core_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Core_tb'
