{
	"author": ["Pablo Viana", "Edna Barros", "Sandro Rigo", "Rodolfo Azevedo", "Guido Araujo"],
	"booktitle": "DATE",
	"crossref": "conf/date/2004",
	"dblpkey": "conf/date/VianaBRAA04",
	"doi": "10.1109/DATE.2004.1268953",
	"ee": "http://doi.ieeecomputersociety.org/10.1109/DATE.2004.1268953",
	"pages": "734-735",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": ["model", "and", "simul", "memori", "hierarchi", "in", "a", "platform", "base", "design", "methodolog"],
	"title": "Modeling and Simulating Memory Hierarchies in a Platform-Based Design Methodology",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2004
}