0 0 7000000 7000000
source 0 0 0 0
num sink 2
0 1300000 6206000 35
1 3500000 2856500 35
num wirelib 2
0 0.0001 0.0002
1 0.0003 0.00016
num buflib 1
0 clkinv0.subckt 1 35 80 61.2
simulation vdd 1 1.2
limit slew 100
limit cap 5000
num blockage 8
1000 1000 1000000 2800000
1000 3000000 1800000 3400000
1000 3500000 1000000 4800000
2500000 2800000 3500000 4800000
6000000 5200000 7000000 6400000
4800000 1000000 5600000	2000000
2800000 5000 3200000 1800000	
3800000 3800000 4300000 4300000
