<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1312" content="Analyzing design file &apos;../hlsSources/srcs/axiStreamGate.cpp&apos; ..." tag=""/>
	<Message prefix="[HLS 200-40]" severity="WARNING" keynum="HLS_40_1378" content="In file included from ../hlsSources/srcs/axiStreamGate.cpp:1:
../hlsSources/srcs/axiStreamGate.cpp:29:20: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  if((*programming == 0)){
      ~~~~~~~~~~~~~^~~~
../hlsSources/srcs/axiStreamGate.cpp:29:20: note: remove extraneous parentheses around the comparison to silence this warning
  if((*programming == 0)){
     ~             ^   ~
../hlsSources/srcs/axiStreamGate.cpp:29:20: note: use &apos;=&apos; to turn this equality comparison into an assignment
  if((*programming == 0)){
                   ^~
                   =
1 warning generated." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1465" content="Validating synthesis directives ..." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Checking Pragmas Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 476.848 ; gain = 132.512 ; free physical = 7464 ; free virtual = 37682" tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Linking Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 476.848 ; gain = 132.512 ; free physical = 7463 ; free virtual = 37682" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1467" content="Starting code transformations ..." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Standard Transforms Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 476.848 ; gain = 132.512 ; free physical = 7464 ; free virtual = 37683" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1472" content="Checking synthesizability ..." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Checking Synthesizability Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 476.848 ; gain = 132.512 ; free physical = 7464 ; free virtual = 37683" tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Pre-synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 476.848 ; gain = 132.512 ; free physical = 7445 ; free virtual = 37664" tag=""/>
	<Message prefix="[XFORM 203-561]" severity="WARNING" keynum="788" content="&apos;Loop-1&apos; (../hlsSources/srcs/axiStreamGate.cpp:29:3) in function &apos;axiStreamGate&apos; is an infinite loop." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:00:44 . Memory (MB): peak = 476.848 ; gain = 132.512 ; free physical = 7443 ; free virtual = 37662" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1317" content="Starting hardware synthesis ..." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1385" content="Synthesizing &apos;axiStreamGate&apos; ..." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1477" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[HLS 200-42]" severity="INFO" keynum="HLS_42_1438" content="-- Implementing module &apos;axiStreamGate&apos;" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1478" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[SCHED 204-11]" severity="INFO" keynum="139" content="Starting scheduling ..." tag=""/>
	<Message prefix="[SCHED 204-11]" severity="INFO" keynum="138" content="Finished scheduling." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="474" content=" Elapsed time: 27.59 seconds; current allocated memory: 112.921 MB." tag=""/>
	<Message prefix="[BIND 205-100]" severity="INFO" keynum="439" content="Starting micro-architecture generation ..." tag=""/>
	<Message prefix="[BIND 205-101]" severity="INFO" keynum="211" content="Performing variable lifetime analysis." tag=""/>
	<Message prefix="[BIND 205-101]" severity="INFO" keynum="210" content="Exploring resource sharing." tag=""/>
	<Message prefix="[BIND 205-101]" severity="INFO" keynum="206" content="Binding ..." tag=""/>
	<Message prefix="[BIND 205-100]" severity="INFO" keynum="438" content="Finished micro-architecture generation." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="474" content=" Elapsed time: 0.03 seconds; current allocated memory: 113.055 MB." tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1483" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1484" content="-- Generating RTL for module &apos;axiStreamGate&apos;" tag=""/>
	<Message prefix="[HLS 200-10]" severity="INFO" keynum="HLS_10_1485" content="----------------------------------------------------------------" tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;axiStreamGate/packetIn_V_data_V&apos; to &apos;axis&apos;." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;axiStreamGate/packetIn_V_last_V&apos; to &apos;axis&apos;." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;axiStreamGate/packetIn_V_keep_V&apos; to &apos;axis&apos;." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;axiStreamGate/programming&apos; to &apos;s_axilite &amp; ap_none&apos;." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;axiStreamGate/packetOut_V_data_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;axiStreamGate/packetOut_V_last_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;axiStreamGate/packetOut_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on port &apos;axiStreamGate/programSafe&apos; to &apos;s_axilite &amp; ap_vld&apos;." tag=""/>
	<Message prefix="[RTGEN 206-500]" severity="INFO" keynum="73" content="Setting interface mode on function &apos;axiStreamGate&apos; to &apos;ap_ctrl_none&apos;." tag=""/>
	<Message prefix="[RTGEN 206-100]" severity="INFO" keynum="364" content="Bundling port &apos;programming&apos; and &apos;programSafe&apos; to AXI-Lite port AXILiteS." tag=""/>
	<Message prefix="[RTGEN 206-100]" severity="INFO" keynum="369" content="Finished creating RTL model for &apos;axiStreamGate&apos;." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="474" content=" Elapsed time: 0.05 seconds; current allocated memory: 113.532 MB." tag=""/>
	<Message prefix="[HLS 200-111]" severity="INFO" keynum="473" content="Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:00:45 . Memory (MB): peak = 476.848 ; gain = 132.512 ; free physical = 7443 ; free virtual = 37662" tag=""/>
	<Message prefix="[SYSC 207-301]" severity="INFO" keynum="SYSC_301_1065" content="Generating SystemC RTL for axiStreamGate." tag=""/>
	<Message prefix="[VHDL 208-304]" severity="INFO" keynum="VHDL_304_1066" content="Generating VHDL RTL for axiStreamGate." tag=""/>
	<Message prefix="[VLOG 209-307]" severity="INFO" keynum="VLOG_307_1067" content="Generating Verilog RTL for axiStreamGate." tag=""/>
</Messages>
