Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  1 22:27:01 2024
| Host         : SIEMENS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UltrasonicSpeaker_timing_summary_routed.rpt -pb UltrasonicSpeaker_timing_summary_routed.pb -rpx UltrasonicSpeaker_timing_summary_routed.rpx -warn_on_violation
| Design       : UltrasonicSpeaker
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                                   27          
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.619     -169.003                     27                  171        0.188        0.000                      0                  171        2.000        0.000                       0                   107  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk                            {0.000 4.000}        8.000           125.000         
  clk_out1_combined_clock_gen  {0.000 40.678}       81.356          12.292          
  clk_out2_combined_clock_gen  {0.000 3.051}        6.102           163.889         
  clkfbout_combined_clock_gen  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                              2.000        0.000                       0                     1  
  clk_out1_combined_clock_gen       76.618        0.000                      0                  107        0.188        0.000                      0                  107       40.178        0.000                       0                    61  
  clk_out2_combined_clock_gen       -0.401       -1.823                     17                   64        0.265        0.000                      0                   64        2.551        0.000                       0                    42  
  clkfbout_combined_clock_gen                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_combined_clock_gen  clk_out2_combined_clock_gen       -6.619     -169.003                     27                   27        0.458        0.000                      0                   27  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                       clk_out1_combined_clock_gen                               
(none)                       clk_out2_combined_clock_gen                               
(none)                       clkfbout_combined_clock_gen                               
(none)                                                    clk_out1_combined_clock_gen  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_combined_clock_gen
  To Clock:  clk_out1_combined_clock_gen

Setup :            0  Failing Endpoints,  Worst Slack       76.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.618ns  (required time - arrival time)
  Source:                 current_note_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            current_note_reg_rep[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.934ns (21.193%)  route 3.473ns (78.807%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.777ns = ( 79.579 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.750    -2.116    mclk_OBUF
    SLICE_X39Y36         FDRE                                         r  current_note_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  current_note_reg[4]/Q
                         net (fo=6, routed)           1.123    -0.537    current_note_reg_n_0_[4]
    SLICE_X40Y33         LUT4 (Prop_lut4_I0_O)        0.152    -0.385 r  current_note[7]_i_4/O
                         net (fo=2, routed)           1.093     0.708    current_note[7]_i_4_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.326     1.034 r  current_note[7]_i_1/O
                         net (fo=16, routed)          1.257     2.291    current_note
    SLICE_X37Y34         FDRE                                         r  current_note_reg_rep[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.572    79.579    mclk_OBUF
    SLICE_X37Y34         FDRE                                         r  current_note_reg_rep[5]/C
                         clock pessimism             -0.365    79.214    
                         clock uncertainty           -0.100    79.114    
    SLICE_X37Y34         FDRE (Setup_fdre_C_CE)      -0.205    78.909    current_note_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         78.909    
                         arrival time                          -2.291    
  -------------------------------------------------------------------
                         slack                                 76.618    

Slack (MET) :             76.621ns  (required time - arrival time)
  Source:                 current_note_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            current_note_reg_rep[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 1.002ns (21.998%)  route 3.553ns (78.002%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 79.580 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.119ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.747    -2.119    mclk_OBUF
    SLICE_X38Y33         FDRE                                         r  current_note_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518    -1.601 r  current_note_reg[3]/Q
                         net (fo=7, routed)           1.258    -0.344    current_note_reg_n_0_[3]
    SLICE_X40Y33         LUT5 (Prop_lut5_I2_O)        0.152    -0.192 r  current_note[2]_i_2/O
                         net (fo=3, routed)           0.885     0.694    current_note[2]_i_2_n_0
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.332     1.026 r  current_note[1]_i_1/O
                         net (fo=2, routed)           1.410     2.436    current_note[1]_i_1_n_0
    SLICE_X39Y35         FDRE                                         r  current_note_reg_rep[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.573    79.580    mclk_OBUF
    SLICE_X39Y35         FDRE                                         r  current_note_reg_rep[1]/C
                         clock pessimism             -0.365    79.215    
                         clock uncertainty           -0.100    79.115    
    SLICE_X39Y35         FDRE (Setup_fdre_C_D)       -0.058    79.057    current_note_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         79.057    
                         arrival time                          -2.436    
  -------------------------------------------------------------------
                         slack                                 76.621    

Slack (MET) :             76.648ns  (required time - arrival time)
  Source:                 current_note_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            current_note_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 0.934ns (21.170%)  route 3.478ns (78.830%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.778ns = ( 79.578 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.750    -2.116    mclk_OBUF
    SLICE_X39Y36         FDRE                                         r  current_note_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  current_note_reg[4]/Q
                         net (fo=6, routed)           1.123    -0.537    current_note_reg_n_0_[4]
    SLICE_X40Y33         LUT4 (Prop_lut4_I0_O)        0.152    -0.385 r  current_note[7]_i_4/O
                         net (fo=2, routed)           1.093     0.708    current_note[7]_i_4_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.326     1.034 r  current_note[7]_i_1/O
                         net (fo=16, routed)          1.262     2.296    current_note
    SLICE_X38Y33         FDRE                                         r  current_note_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.571    79.578    mclk_OBUF
    SLICE_X38Y33         FDRE                                         r  current_note_reg[3]/C
                         clock pessimism             -0.365    79.213    
                         clock uncertainty           -0.100    79.113    
    SLICE_X38Y33         FDRE (Setup_fdre_C_CE)      -0.169    78.944    current_note_reg[3]
  -------------------------------------------------------------------
                         required time                         78.944    
                         arrival time                          -2.296    
  -------------------------------------------------------------------
                         slack                                 76.648    

Slack (MET) :             76.648ns  (required time - arrival time)
  Source:                 current_note_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            current_note_reg_rep[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 0.934ns (21.170%)  route 3.478ns (78.830%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.778ns = ( 79.578 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.750    -2.116    mclk_OBUF
    SLICE_X39Y36         FDRE                                         r  current_note_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  current_note_reg[4]/Q
                         net (fo=6, routed)           1.123    -0.537    current_note_reg_n_0_[4]
    SLICE_X40Y33         LUT4 (Prop_lut4_I0_O)        0.152    -0.385 r  current_note[7]_i_4/O
                         net (fo=2, routed)           1.093     0.708    current_note[7]_i_4_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.326     1.034 r  current_note[7]_i_1/O
                         net (fo=16, routed)          1.262     2.296    current_note
    SLICE_X38Y33         FDRE                                         r  current_note_reg_rep[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.571    79.578    mclk_OBUF
    SLICE_X38Y33         FDRE                                         r  current_note_reg_rep[4]/C
                         clock pessimism             -0.365    79.213    
                         clock uncertainty           -0.100    79.113    
    SLICE_X38Y33         FDRE (Setup_fdre_C_CE)      -0.169    78.944    current_note_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         78.944    
                         arrival time                          -2.296    
  -------------------------------------------------------------------
                         slack                                 76.648    

Slack (MET) :             76.712ns  (required time - arrival time)
  Source:                 current_note_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            current_note_reg_rep[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 0.934ns (21.658%)  route 3.378ns (78.342%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.778ns = ( 79.578 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.750    -2.116    mclk_OBUF
    SLICE_X39Y36         FDRE                                         r  current_note_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  current_note_reg[4]/Q
                         net (fo=6, routed)           1.123    -0.537    current_note_reg_n_0_[4]
    SLICE_X40Y33         LUT4 (Prop_lut4_I0_O)        0.152    -0.385 r  current_note[7]_i_4/O
                         net (fo=2, routed)           1.093     0.708    current_note[7]_i_4_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.326     1.034 r  current_note[7]_i_1/O
                         net (fo=16, routed)          1.162     2.196    current_note
    SLICE_X37Y33         FDRE                                         r  current_note_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.571    79.578    mclk_OBUF
    SLICE_X37Y33         FDRE                                         r  current_note_reg_rep[2]/C
                         clock pessimism             -0.365    79.213    
                         clock uncertainty           -0.100    79.113    
    SLICE_X37Y33         FDRE (Setup_fdre_C_CE)      -0.205    78.908    current_note_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         78.908    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                 76.712    

Slack (MET) :             76.763ns  (required time - arrival time)
  Source:                 current_note_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            current_note_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 0.998ns (23.753%)  route 3.204ns (76.247%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 79.580 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.119ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.747    -2.119    mclk_OBUF
    SLICE_X38Y33         FDRE                                         r  current_note_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518    -1.601 r  current_note_reg[3]/Q
                         net (fo=7, routed)           1.258    -0.344    current_note_reg_n_0_[3]
    SLICE_X40Y33         LUT5 (Prop_lut5_I2_O)        0.152    -0.192 r  current_note[2]_i_2/O
                         net (fo=3, routed)           0.903     0.711    current_note[2]_i_2_n_0
    SLICE_X39Y33         LUT4 (Prop_lut4_I1_O)        0.328     1.039 r  current_note[2]_i_1/O
                         net (fo=2, routed)           1.043     2.082    current_note[2]_i_1_n_0
    SLICE_X39Y36         FDRE                                         r  current_note_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.573    79.580    mclk_OBUF
    SLICE_X39Y36         FDRE                                         r  current_note_reg[2]/C
                         clock pessimism             -0.365    79.215    
                         clock uncertainty           -0.100    79.115    
    SLICE_X39Y36         FDRE (Setup_fdre_C_D)       -0.270    78.845    current_note_reg[2]
  -------------------------------------------------------------------
                         required time                         78.845    
                         arrival time                          -2.082    
  -------------------------------------------------------------------
                         slack                                 76.763    

Slack (MET) :             76.866ns  (required time - arrival time)
  Source:                 current_note_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            current_note_reg_rep[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.934ns (22.449%)  route 3.226ns (77.551%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 79.580 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.750    -2.116    mclk_OBUF
    SLICE_X39Y36         FDRE                                         r  current_note_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  current_note_reg[4]/Q
                         net (fo=6, routed)           1.123    -0.537    current_note_reg_n_0_[4]
    SLICE_X40Y33         LUT4 (Prop_lut4_I0_O)        0.152    -0.385 r  current_note[7]_i_4/O
                         net (fo=2, routed)           1.093     0.708    current_note[7]_i_4_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.326     1.034 r  current_note[7]_i_1/O
                         net (fo=16, routed)          1.010     2.044    current_note
    SLICE_X37Y35         FDRE                                         r  current_note_reg_rep[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.573    79.580    mclk_OBUF
    SLICE_X37Y35         FDRE                                         r  current_note_reg_rep[6]/C
                         clock pessimism             -0.365    79.215    
                         clock uncertainty           -0.100    79.115    
    SLICE_X37Y35         FDRE (Setup_fdre_C_CE)      -0.205    78.910    current_note_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         78.910    
                         arrival time                          -2.044    
  -------------------------------------------------------------------
                         slack                                 76.866    

Slack (MET) :             76.866ns  (required time - arrival time)
  Source:                 current_note_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            current_note_reg_rep[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.934ns (22.449%)  route 3.226ns (77.551%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 79.580 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.750    -2.116    mclk_OBUF
    SLICE_X39Y36         FDRE                                         r  current_note_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  current_note_reg[4]/Q
                         net (fo=6, routed)           1.123    -0.537    current_note_reg_n_0_[4]
    SLICE_X40Y33         LUT4 (Prop_lut4_I0_O)        0.152    -0.385 r  current_note[7]_i_4/O
                         net (fo=2, routed)           1.093     0.708    current_note[7]_i_4_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.326     1.034 r  current_note[7]_i_1/O
                         net (fo=16, routed)          1.010     2.044    current_note
    SLICE_X37Y35         FDRE                                         r  current_note_reg_rep[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.573    79.580    mclk_OBUF
    SLICE_X37Y35         FDRE                                         r  current_note_reg_rep[7]/C
                         clock pessimism             -0.365    79.215    
                         clock uncertainty           -0.100    79.115    
    SLICE_X37Y35         FDRE (Setup_fdre_C_CE)      -0.205    78.910    current_note_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         78.910    
                         arrival time                          -2.044    
  -------------------------------------------------------------------
                         slack                                 76.866    

Slack (MET) :             76.897ns  (required time - arrival time)
  Source:                 current_note_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            current_note_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.994ns (24.056%)  route 3.138ns (75.944%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 79.580 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.119ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.747    -2.119    mclk_OBUF
    SLICE_X38Y33         FDRE                                         r  current_note_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518    -1.601 r  current_note_reg[3]/Q
                         net (fo=7, routed)           1.043    -0.558    current_note_reg_n_0_[3]
    SLICE_X40Y33         LUT4 (Prop_lut4_I1_O)        0.150    -0.408 r  current_note[7]_i_4/O
                         net (fo=2, routed)           1.093     0.685    current_note[7]_i_4_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.326     1.011 r  current_note[7]_i_1/O
                         net (fo=16, routed)          1.002     2.013    current_note
    SLICE_X39Y36         FDRE                                         r  current_note_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.573    79.580    mclk_OBUF
    SLICE_X39Y36         FDRE                                         r  current_note_reg[2]/C
                         clock pessimism             -0.365    79.215    
                         clock uncertainty           -0.100    79.115    
    SLICE_X39Y36         FDRE (Setup_fdre_C_CE)      -0.205    78.910    current_note_reg[2]
  -------------------------------------------------------------------
                         required time                         78.910    
                         arrival time                          -2.013    
  -------------------------------------------------------------------
                         slack                                 76.897    

Slack (MET) :             76.897ns  (required time - arrival time)
  Source:                 current_note_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            current_note_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.356ns  (clk_out1_combined_clock_gen rise@81.356ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.994ns (24.056%)  route 3.138ns (75.944%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 79.580 - 81.356 ) 
    Source Clock Delay      (SCD):    -2.119ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.747    -2.119    mclk_OBUF
    SLICE_X38Y33         FDRE                                         r  current_note_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.518    -1.601 r  current_note_reg[3]/Q
                         net (fo=7, routed)           1.043    -0.558    current_note_reg_n_0_[3]
    SLICE_X40Y33         LUT4 (Prop_lut4_I1_O)        0.150    -0.408 r  current_note[7]_i_4/O
                         net (fo=2, routed)           1.093     0.685    current_note[7]_i_4_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.326     1.011 r  current_note[7]_i_1/O
                         net (fo=16, routed)          1.002     2.013    current_note
    SLICE_X39Y36         FDRE                                         r  current_note_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                     81.356    81.356 r  
    K17                                               0.000    81.356 r  clk (IN)
                         net (fo=0)                   0.000    81.356    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.777 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.958    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    76.321 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    77.915    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.006 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.573    79.580    mclk_OBUF
    SLICE_X39Y36         FDRE                                         r  current_note_reg[4]/C
                         clock pessimism             -0.365    79.215    
                         clock uncertainty           -0.100    79.115    
    SLICE_X39Y36         FDRE (Setup_fdre_C_CE)      -0.205    78.910    current_note_reg[4]
  -------------------------------------------------------------------
                         required time                         78.910    
                         arrival time                          -2.013    
  -------------------------------------------------------------------
                         slack                                 76.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 mic_codec/lr_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lr_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.365%)  route 0.119ns (38.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.593    -0.415    mic_codec/CLK
    SLICE_X40Y7          FDRE                                         r  mic_codec/lr_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  mic_codec/lr_cnt_reg[1]/Q
                         net (fo=6, routed)           0.119    -0.155    mic_codec/lr_cnt_reg[1]
    SLICE_X41Y7          LUT5 (Prop_lut5_I1_O)        0.048    -0.107 r  mic_codec/lr_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    mic_codec/plusOp[4]
    SLICE_X41Y7          FDRE                                         r  mic_codec/lr_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -0.180    mic_codec/CLK
    SLICE_X41Y7          FDRE                                         r  mic_codec/lr_cnt_reg[4]/C
                         clock pessimism             -0.223    -0.402    
    SLICE_X41Y7          FDRE (Hold_fdre_C_D)         0.107    -0.295    mic_codec/lr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 mic_codec/bclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.349%)  route 0.119ns (38.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.593    -0.415    mic_codec/CLK
    SLICE_X41Y42         FDRE                                         r  mic_codec/bclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  mic_codec/bclk_cnt_reg[1]/Q
                         net (fo=5, routed)           0.119    -0.155    mic_codec/bclk_cnt_reg[1]
    SLICE_X40Y42         LUT3 (Prop_lut3_I0_O)        0.048    -0.107 r  mic_codec/bclk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    mic_codec/plusOp__0[2]
    SLICE_X40Y42         FDRE                                         r  mic_codec/bclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -0.180    mic_codec/CLK
    SLICE_X40Y42         FDRE                                         r  mic_codec/bclk_cnt_reg[2]/C
                         clock pessimism             -0.223    -0.402    
    SLICE_X40Y42         FDRE (Hold_fdre_C_D)         0.107    -0.295    mic_codec/bclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mic_codec/bclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.190ns (61.276%)  route 0.120ns (38.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.593    -0.415    mic_codec/CLK
    SLICE_X41Y42         FDRE                                         r  mic_codec/bclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  mic_codec/bclk_cnt_reg[1]/Q
                         net (fo=5, routed)           0.120    -0.154    mic_codec/bclk_cnt_reg[1]
    SLICE_X40Y42         LUT5 (Prop_lut5_I1_O)        0.049    -0.105 r  mic_codec/bclk_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.105    mic_codec/plusOp__0[4]
    SLICE_X40Y42         FDRE                                         r  mic_codec/bclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -0.180    mic_codec/CLK
    SLICE_X40Y42         FDRE                                         r  mic_codec/bclk_cnt_reg[4]/C
                         clock pessimism             -0.223    -0.402    
    SLICE_X40Y42         FDRE (Hold_fdre_C_D)         0.107    -0.295    mic_codec/bclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 mic_codec/lr_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lr_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.985%)  route 0.119ns (39.015%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.593    -0.415    mic_codec/CLK
    SLICE_X40Y7          FDRE                                         r  mic_codec/lr_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  mic_codec/lr_cnt_reg[1]/Q
                         net (fo=6, routed)           0.119    -0.155    mic_codec/lr_cnt_reg[1]
    SLICE_X41Y7          LUT4 (Prop_lut4_I2_O)        0.045    -0.110 r  mic_codec/lr_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    mic_codec/plusOp[3]
    SLICE_X41Y7          FDRE                                         r  mic_codec/lr_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -0.180    mic_codec/CLK
    SLICE_X41Y7          FDRE                                         r  mic_codec/lr_cnt_reg[3]/C
                         clock pessimism             -0.223    -0.402    
    SLICE_X41Y7          FDRE (Hold_fdre_C_D)         0.091    -0.311    mic_codec/lr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 mic_codec/bclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/bclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.769%)  route 0.120ns (39.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.593    -0.415    mic_codec/CLK
    SLICE_X41Y42         FDRE                                         r  mic_codec/bclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  mic_codec/bclk_cnt_reg[1]/Q
                         net (fo=5, routed)           0.120    -0.154    mic_codec/bclk_cnt_reg[1]
    SLICE_X40Y42         LUT4 (Prop_lut4_I2_O)        0.045    -0.109 r  mic_codec/bclk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    mic_codec/plusOp__0[3]
    SLICE_X40Y42         FDRE                                         r  mic_codec/bclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -0.180    mic_codec/CLK
    SLICE_X40Y42         FDRE                                         r  mic_codec/bclk_cnt_reg[3]/C
                         clock pessimism             -0.223    -0.402    
    SLICE_X40Y42         FDRE (Hold_fdre_C_D)         0.092    -0.310    mic_codec/bclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 mic_codec/lr_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lrc_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.593    -0.415    mic_codec/CLK
    SLICE_X42Y7          FDRE                                         r  mic_codec/lr_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.251 r  mic_codec/lr_cnt_reg[6]/Q
                         net (fo=2, routed)           0.163    -0.088    mic_codec/lr_cnt_reg[6]
    SLICE_X42Y7          LUT3 (Prop_lut3_I1_O)        0.043    -0.045 r  mic_codec/lrc_sig_i_1/O
                         net (fo=1, routed)           0.000    -0.045    mic_codec/lrc_sig_i_1_n_0
    SLICE_X42Y7          FDRE                                         r  mic_codec/lrc_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -0.180    mic_codec/CLK
    SLICE_X42Y7          FDRE                                         r  mic_codec/lrc_sig_reg/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X42Y7          FDRE (Hold_fdre_C_D)         0.131    -0.284    mic_codec/lrc_sig_reg
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 mic_codec/lr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lr_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.187ns (51.054%)  route 0.179ns (48.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.593    -0.415    mic_codec/CLK
    SLICE_X41Y7          FDRE                                         r  mic_codec/lr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  mic_codec/lr_cnt_reg[0]/Q
                         net (fo=7, routed)           0.179    -0.095    mic_codec/lr_cnt_reg[0]
    SLICE_X40Y7          LUT3 (Prop_lut3_I1_O)        0.046    -0.049 r  mic_codec/lr_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    mic_codec/plusOp[2]
    SLICE_X40Y7          FDRE                                         r  mic_codec/lr_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -0.180    mic_codec/CLK
    SLICE_X40Y7          FDRE                                         r  mic_codec/lr_cnt_reg[2]/C
                         clock pessimism             -0.223    -0.402    
    SLICE_X40Y7          FDRE (Hold_fdre_C_D)         0.107    -0.295    mic_codec/lr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 mic_codec/lr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lr_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.593    -0.415    mic_codec/CLK
    SLICE_X41Y7          FDRE                                         r  mic_codec/lr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  mic_codec/lr_cnt_reg[3]/Q
                         net (fo=4, routed)           0.154    -0.120    mic_codec/lr_cnt_reg[3]
    SLICE_X41Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.075 r  mic_codec/lr_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.075    mic_codec/plusOp[5]
    SLICE_X41Y7          FDRE                                         r  mic_codec/lr_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -0.180    mic_codec/CLK
    SLICE_X41Y7          FDRE                                         r  mic_codec/lr_cnt_reg[5]/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X41Y7          FDRE (Hold_fdre_C_D)         0.092    -0.323    mic_codec/lr_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 mic_codec/lr_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lr_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.593    -0.415    mic_codec/CLK
    SLICE_X42Y7          FDRE                                         r  mic_codec/lr_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.251 r  mic_codec/lr_cnt_reg[6]/Q
                         net (fo=2, routed)           0.163    -0.088    mic_codec/lr_cnt_reg[6]
    SLICE_X42Y7          LUT2 (Prop_lut2_I1_O)        0.045    -0.043 r  mic_codec/lr_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.043    mic_codec/plusOp[6]
    SLICE_X42Y7          FDRE                                         r  mic_codec/lr_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -0.180    mic_codec/CLK
    SLICE_X42Y7          FDRE                                         r  mic_codec/lr_cnt_reg[6]/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X42Y7          FDRE (Hold_fdre_C_D)         0.120    -0.295    mic_codec/lr_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mic_codec/lr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mic_codec/lr_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             clk_out1_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.920%)  route 0.179ns (49.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.593    -0.415    mic_codec/CLK
    SLICE_X41Y7          FDRE                                         r  mic_codec/lr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  mic_codec/lr_cnt_reg[0]/Q
                         net (fo=7, routed)           0.179    -0.095    mic_codec/lr_cnt_reg[0]
    SLICE_X40Y7          LUT2 (Prop_lut2_I0_O)        0.045    -0.050 r  mic_codec/lr_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.050    mic_codec/plusOp[1]
    SLICE_X40Y7          FDRE                                         r  mic_codec/lr_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.862    -0.180    mic_codec/CLK
    SLICE_X40Y7          FDRE                                         r  mic_codec/lr_cnt_reg[1]/C
                         clock pessimism             -0.223    -0.402    
    SLICE_X40Y7          FDRE (Hold_fdre_C_D)         0.091    -0.311    mic_codec/lr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_combined_clock_gen
Waveform(ns):       { 0.000 40.678 }
Period(ns):         81.356
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         81.356      79.201     BUFGCTRL_X0Y16  clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         81.356      80.107     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X40Y33    current_note_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X39Y34    current_note_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X39Y36    current_note_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X38Y33    current_note_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X39Y36    current_note_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X40Y36    current_note_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X40Y33    current_note_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.356      80.356     SLICE_X40Y33    current_note_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       81.356      78.644     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X40Y33    current_note_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X40Y33    current_note_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y34    current_note_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y34    current_note_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y36    current_note_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y36    current_note_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X38Y33    current_note_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X38Y33    current_note_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y36    current_note_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y36    current_note_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X40Y33    current_note_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X40Y33    current_note_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y34    current_note_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y34    current_note_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y36    current_note_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y36    current_note_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X38Y33    current_note_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X38Y33    current_note_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y36    current_note_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.678      40.178     SLICE_X39Y36    current_note_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_combined_clock_gen
  To Clock:  clk_out2_combined_clock_gen

Setup :           17  Failing Endpoints,  Worst Slack       -0.401ns,  Total Violation       -1.823ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.551ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.401ns  (required time - arrival time)
  Source:                 sound_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 1.452ns (24.843%)  route 4.393ns (75.157%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 4.253 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.675    -2.191    pwm_clock
    SLICE_X33Y39         FDRE                                         r  sound_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.419    -1.772 f  sound_counter_reg[6]/Q
                         net (fo=9, routed)           1.784     0.012    sound_counter_reg[6]
    SLICE_X39Y34         LUT6 (Prop_lut6_I4_O)        0.296     0.308 r  sound_counter[0]_i_124/O
                         net (fo=1, routed)           0.803     1.111    sound_counter[0]_i_124_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.496 r  sound_counter_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.496    sound_counter_reg[0]_i_87_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.610 r  sound_counter_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.610    sound_counter_reg[0]_i_62_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 f  sound_counter_reg[0]_i_26/CO[3]
                         net (fo=4, routed)           1.161     2.884    sound_counter_reg[0]_i_26_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.645     3.654    sound_counter
    SLICE_X34Y39         FDRE                                         r  sound_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.501     4.253    pwm_clock
    SLICE_X34Y39         FDRE                                         r  sound_counter_reg[15]/C
                         clock pessimism             -0.402     3.851    
                         clock uncertainty           -0.075     3.777    
    SLICE_X34Y39         FDRE (Setup_fdre_C_R)       -0.524     3.253    sound_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          3.253    
                         arrival time                          -3.654    
  -------------------------------------------------------------------
                         slack                                 -0.401    

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 sound_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 1.452ns (26.025%)  route 4.127ns (73.975%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 4.252 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.675    -2.191    pwm_clock
    SLICE_X33Y39         FDRE                                         r  sound_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.419    -1.772 f  sound_counter_reg[6]/Q
                         net (fo=9, routed)           1.784     0.012    sound_counter_reg[6]
    SLICE_X39Y34         LUT6 (Prop_lut6_I4_O)        0.296     0.308 r  sound_counter[0]_i_124/O
                         net (fo=1, routed)           0.803     1.111    sound_counter[0]_i_124_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.496 r  sound_counter_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.496    sound_counter_reg[0]_i_87_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.610 r  sound_counter_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.610    sound_counter_reg[0]_i_62_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 f  sound_counter_reg[0]_i_26/CO[3]
                         net (fo=4, routed)           1.161     2.884    sound_counter_reg[0]_i_26_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.380     3.388    sound_counter
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.500     4.252    pwm_clock
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[10]/C
                         clock pessimism             -0.402     3.850    
                         clock uncertainty           -0.075     3.776    
    SLICE_X34Y38         FDRE (Setup_fdre_C_R)       -0.524     3.252    sound_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          3.252    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                 -0.136    

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 sound_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 1.452ns (26.025%)  route 4.127ns (73.975%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 4.252 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.675    -2.191    pwm_clock
    SLICE_X33Y39         FDRE                                         r  sound_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.419    -1.772 f  sound_counter_reg[6]/Q
                         net (fo=9, routed)           1.784     0.012    sound_counter_reg[6]
    SLICE_X39Y34         LUT6 (Prop_lut6_I4_O)        0.296     0.308 r  sound_counter[0]_i_124/O
                         net (fo=1, routed)           0.803     1.111    sound_counter[0]_i_124_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.496 r  sound_counter_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.496    sound_counter_reg[0]_i_87_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.610 r  sound_counter_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.610    sound_counter_reg[0]_i_62_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 f  sound_counter_reg[0]_i_26/CO[3]
                         net (fo=4, routed)           1.161     2.884    sound_counter_reg[0]_i_26_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.380     3.388    sound_counter
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.500     4.252    pwm_clock
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[11]/C
                         clock pessimism             -0.402     3.850    
                         clock uncertainty           -0.075     3.776    
    SLICE_X34Y38         FDRE (Setup_fdre_C_R)       -0.524     3.252    sound_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          3.252    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                 -0.136    

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 sound_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 1.452ns (26.025%)  route 4.127ns (73.975%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 4.252 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.675    -2.191    pwm_clock
    SLICE_X33Y39         FDRE                                         r  sound_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.419    -1.772 f  sound_counter_reg[6]/Q
                         net (fo=9, routed)           1.784     0.012    sound_counter_reg[6]
    SLICE_X39Y34         LUT6 (Prop_lut6_I4_O)        0.296     0.308 r  sound_counter[0]_i_124/O
                         net (fo=1, routed)           0.803     1.111    sound_counter[0]_i_124_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.496 r  sound_counter_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.496    sound_counter_reg[0]_i_87_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.610 r  sound_counter_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.610    sound_counter_reg[0]_i_62_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 f  sound_counter_reg[0]_i_26/CO[3]
                         net (fo=4, routed)           1.161     2.884    sound_counter_reg[0]_i_26_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.380     3.388    sound_counter
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.500     4.252    pwm_clock
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[20]/C
                         clock pessimism             -0.402     3.850    
                         clock uncertainty           -0.075     3.776    
    SLICE_X34Y38         FDRE (Setup_fdre_C_R)       -0.524     3.252    sound_counter_reg[20]
  -------------------------------------------------------------------
                         required time                          3.252    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                 -0.136    

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 sound_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 1.452ns (26.025%)  route 4.127ns (73.975%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 4.252 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.675    -2.191    pwm_clock
    SLICE_X33Y39         FDRE                                         r  sound_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.419    -1.772 f  sound_counter_reg[6]/Q
                         net (fo=9, routed)           1.784     0.012    sound_counter_reg[6]
    SLICE_X39Y34         LUT6 (Prop_lut6_I4_O)        0.296     0.308 r  sound_counter[0]_i_124/O
                         net (fo=1, routed)           0.803     1.111    sound_counter[0]_i_124_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.496 r  sound_counter_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.496    sound_counter_reg[0]_i_87_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.610 r  sound_counter_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.610    sound_counter_reg[0]_i_62_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 f  sound_counter_reg[0]_i_26/CO[3]
                         net (fo=4, routed)           1.161     2.884    sound_counter_reg[0]_i_26_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.380     3.388    sound_counter
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.500     4.252    pwm_clock
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[21]/C
                         clock pessimism             -0.402     3.850    
                         clock uncertainty           -0.075     3.776    
    SLICE_X34Y38         FDRE (Setup_fdre_C_R)       -0.524     3.252    sound_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          3.252    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                 -0.136    

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 sound_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 1.452ns (26.025%)  route 4.127ns (73.975%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 4.252 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.675    -2.191    pwm_clock
    SLICE_X33Y39         FDRE                                         r  sound_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.419    -1.772 f  sound_counter_reg[6]/Q
                         net (fo=9, routed)           1.784     0.012    sound_counter_reg[6]
    SLICE_X39Y34         LUT6 (Prop_lut6_I4_O)        0.296     0.308 r  sound_counter[0]_i_124/O
                         net (fo=1, routed)           0.803     1.111    sound_counter[0]_i_124_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.496 r  sound_counter_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.496    sound_counter_reg[0]_i_87_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.610 r  sound_counter_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.610    sound_counter_reg[0]_i_62_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 f  sound_counter_reg[0]_i_26/CO[3]
                         net (fo=4, routed)           1.161     2.884    sound_counter_reg[0]_i_26_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.380     3.388    sound_counter
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.500     4.252    pwm_clock
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[22]/C
                         clock pessimism             -0.402     3.850    
                         clock uncertainty           -0.075     3.776    
    SLICE_X34Y38         FDRE (Setup_fdre_C_R)       -0.524     3.252    sound_counter_reg[22]
  -------------------------------------------------------------------
                         required time                          3.252    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                 -0.136    

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 sound_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 1.452ns (26.025%)  route 4.127ns (73.975%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 4.252 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.675    -2.191    pwm_clock
    SLICE_X33Y39         FDRE                                         r  sound_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.419    -1.772 f  sound_counter_reg[6]/Q
                         net (fo=9, routed)           1.784     0.012    sound_counter_reg[6]
    SLICE_X39Y34         LUT6 (Prop_lut6_I4_O)        0.296     0.308 r  sound_counter[0]_i_124/O
                         net (fo=1, routed)           0.803     1.111    sound_counter[0]_i_124_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.496 r  sound_counter_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.496    sound_counter_reg[0]_i_87_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.610 r  sound_counter_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.610    sound_counter_reg[0]_i_62_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 f  sound_counter_reg[0]_i_26/CO[3]
                         net (fo=4, routed)           1.161     2.884    sound_counter_reg[0]_i_26_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.380     3.388    sound_counter
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.500     4.252    pwm_clock
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[23]/C
                         clock pessimism             -0.402     3.850    
                         clock uncertainty           -0.075     3.776    
    SLICE_X34Y38         FDRE (Setup_fdre_C_R)       -0.524     3.252    sound_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          3.252    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                 -0.136    

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 sound_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 1.452ns (26.025%)  route 4.127ns (73.975%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 4.252 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.675    -2.191    pwm_clock
    SLICE_X33Y39         FDRE                                         r  sound_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.419    -1.772 f  sound_counter_reg[6]/Q
                         net (fo=9, routed)           1.784     0.012    sound_counter_reg[6]
    SLICE_X39Y34         LUT6 (Prop_lut6_I4_O)        0.296     0.308 r  sound_counter[0]_i_124/O
                         net (fo=1, routed)           0.803     1.111    sound_counter[0]_i_124_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.496 r  sound_counter_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.496    sound_counter_reg[0]_i_87_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.610 r  sound_counter_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.610    sound_counter_reg[0]_i_62_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 f  sound_counter_reg[0]_i_26/CO[3]
                         net (fo=4, routed)           1.161     2.884    sound_counter_reg[0]_i_26_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.380     3.388    sound_counter
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.500     4.252    pwm_clock
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[8]/C
                         clock pessimism             -0.402     3.850    
                         clock uncertainty           -0.075     3.776    
    SLICE_X34Y38         FDRE (Setup_fdre_C_R)       -0.524     3.252    sound_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          3.252    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                 -0.136    

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 sound_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 1.452ns (26.025%)  route 4.127ns (73.975%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 4.252 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.675    -2.191    pwm_clock
    SLICE_X33Y39         FDRE                                         r  sound_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.419    -1.772 f  sound_counter_reg[6]/Q
                         net (fo=9, routed)           1.784     0.012    sound_counter_reg[6]
    SLICE_X39Y34         LUT6 (Prop_lut6_I4_O)        0.296     0.308 r  sound_counter[0]_i_124/O
                         net (fo=1, routed)           0.803     1.111    sound_counter[0]_i_124_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.496 r  sound_counter_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.496    sound_counter_reg[0]_i_87_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.610 r  sound_counter_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.610    sound_counter_reg[0]_i_62_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 f  sound_counter_reg[0]_i_26/CO[3]
                         net (fo=4, routed)           1.161     2.884    sound_counter_reg[0]_i_26_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.380     3.388    sound_counter
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.500     4.252    pwm_clock
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[9]/C
                         clock pessimism             -0.402     3.850    
                         clock uncertainty           -0.075     3.776    
    SLICE_X34Y38         FDRE (Setup_fdre_C_R)       -0.524     3.252    sound_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          3.252    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                 -0.136    

Slack (VIOLATED) :        -0.041ns  (required time - arrival time)
  Source:                 sound_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.102ns  (clk_out2_combined_clock_gen rise@6.102ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 1.452ns (26.025%)  route 4.127ns (73.975%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 4.252 - 6.102 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.675    -2.191    pwm_clock
    SLICE_X33Y39         FDRE                                         r  sound_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.419    -1.772 f  sound_counter_reg[6]/Q
                         net (fo=9, routed)           1.784     0.012    sound_counter_reg[6]
    SLICE_X39Y34         LUT6 (Prop_lut6_I4_O)        0.296     0.308 r  sound_counter[0]_i_124/O
                         net (fo=1, routed)           0.803     1.111    sound_counter[0]_i_124_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.496 r  sound_counter_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.496    sound_counter_reg[0]_i_87_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.610 r  sound_counter_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.610    sound_counter_reg[0]_i_62_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 f  sound_counter_reg[0]_i_26/CO[3]
                         net (fo=4, routed)           1.161     2.884    sound_counter_reg[0]_i_26_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124     3.008 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.380     3.388    sound_counter
    SLICE_X35Y38         FDRE                                         r  sound_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      6.102     6.102 r  
    K17                                               0.000     6.102 r  clk (IN)
                         net (fo=0)                   0.000     6.102    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.523 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.704    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637     1.067 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594     2.661    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.752 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.500     4.252    pwm_clock
    SLICE_X35Y38         FDRE                                         r  sound_counter_reg[12]/C
                         clock pessimism             -0.402     3.850    
                         clock uncertainty           -0.075     3.776    
    SLICE_X35Y38         FDRE (Setup_fdre_C_R)       -0.429     3.347    sound_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          3.347    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                 -0.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.591    -0.417    pwm_clock
    SLICE_X38Y41         FDRE                                         r  pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.253 r  pwm_counter_reg[6]/Q
                         net (fo=3, routed)           0.125    -0.128    pwm_counter_reg[6]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.018 r  pwm_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.018    pwm_counter_reg[4]_i_1_n_5
    SLICE_X38Y41         FDRE                                         r  pwm_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.860    -0.182    pwm_clock
    SLICE_X38Y41         FDRE                                         r  pwm_counter_reg[6]/C
                         clock pessimism             -0.236    -0.417    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.134    -0.283    pwm_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 pwm_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.591    -0.417    pwm_clock
    SLICE_X38Y42         FDRE                                         r  pwm_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.253 r  pwm_counter_reg[10]/Q
                         net (fo=3, routed)           0.126    -0.128    pwm_counter_reg[10]
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.018 r  pwm_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.018    pwm_counter_reg[8]_i_1_n_5
    SLICE_X38Y42         FDRE                                         r  pwm_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.860    -0.182    pwm_clock
    SLICE_X38Y42         FDRE                                         r  pwm_counter_reg[10]/C
                         clock pessimism             -0.236    -0.417    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.134    -0.283    pwm_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.591    -0.417    pwm_clock
    SLICE_X38Y40         FDRE                                         r  pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.253 r  pwm_counter_reg[2]/Q
                         net (fo=3, routed)           0.127    -0.127    pwm_counter_reg[2]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.017 r  pwm_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.017    pwm_counter_reg[0]_i_1_n_5
    SLICE_X38Y40         FDRE                                         r  pwm_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.860    -0.182    pwm_clock
    SLICE_X38Y40         FDRE                                         r  pwm_counter_reg[2]/C
                         clock pessimism             -0.236    -0.417    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.134    -0.283    pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 sound_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            sound_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.840%)  route 0.161ns (37.160%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.563    -0.445    pwm_clock
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.281 r  sound_counter_reg[11]/Q
                         net (fo=9, routed)           0.161    -0.120    sound_counter_reg[11]
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.011 r  sound_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.011    sound_counter_reg[8]_i_1_n_4
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.832    -0.210    pwm_clock
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[11]/C
                         clock pessimism             -0.236    -0.445    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.134    -0.311    sound_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 pwm_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.591    -0.417    pwm_clock
    SLICE_X38Y41         FDRE                                         r  pwm_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.253 r  pwm_counter_reg[6]/Q
                         net (fo=3, routed)           0.125    -0.128    pwm_counter_reg[6]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.018 r  pwm_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.018    pwm_counter_reg[4]_i_1_n_4
    SLICE_X38Y41         FDRE                                         r  pwm_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.860    -0.182    pwm_clock
    SLICE_X38Y41         FDRE                                         r  pwm_counter_reg[7]/C
                         clock pessimism             -0.236    -0.417    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.134    -0.283    pwm_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 pwm_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.591    -0.417    pwm_clock
    SLICE_X38Y42         FDRE                                         r  pwm_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.253 r  pwm_counter_reg[10]/Q
                         net (fo=3, routed)           0.126    -0.128    pwm_counter_reg[10]
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.018 r  pwm_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.018    pwm_counter_reg[8]_i_1_n_4
    SLICE_X38Y42         FDRE                                         r  pwm_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.860    -0.182    pwm_clock
    SLICE_X38Y42         FDRE                                         r  pwm_counter_reg[11]/C
                         clock pessimism             -0.236    -0.417    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.134    -0.283    pwm_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.591    -0.417    pwm_clock
    SLICE_X38Y40         FDRE                                         r  pwm_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.253 r  pwm_counter_reg[2]/Q
                         net (fo=3, routed)           0.127    -0.127    pwm_counter_reg[2]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.019 r  pwm_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.019    pwm_counter_reg[0]_i_1_n_4
    SLICE_X38Y40         FDRE                                         r  pwm_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.860    -0.182    pwm_clock
    SLICE_X38Y40         FDRE                                         r  pwm_counter_reg[3]/C
                         clock pessimism             -0.236    -0.417    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.134    -0.283    pwm_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.275ns (60.770%)  route 0.178ns (39.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.591    -0.417    pwm_clock
    SLICE_X38Y40         FDRE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.253 r  pwm_counter_reg[1]/Q
                         net (fo=3, routed)           0.178    -0.076    pwm_counter_reg[1]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.035 r  pwm_counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.035    pwm_counter_reg[0]_i_1_n_6
    SLICE_X38Y40         FDRE                                         r  pwm_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.860    -0.182    pwm_clock
    SLICE_X38Y40         FDRE                                         r  pwm_counter_reg[1]/C
                         clock pessimism             -0.236    -0.417    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.134    -0.283    pwm_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 pwm_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.275ns (60.770%)  route 0.178ns (39.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.591    -0.417    pwm_clock
    SLICE_X38Y41         FDRE                                         r  pwm_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.253 r  pwm_counter_reg[5]/Q
                         net (fo=3, routed)           0.178    -0.076    pwm_counter_reg[5]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.035 r  pwm_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.035    pwm_counter_reg[4]_i_1_n_6
    SLICE_X38Y41         FDRE                                         r  pwm_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.860    -0.182    pwm_clock
    SLICE_X38Y41         FDRE                                         r  pwm_counter_reg[5]/C
                         clock pessimism             -0.236    -0.417    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.134    -0.283    pwm_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pwm_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out2_combined_clock_gen rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.591    -0.417    pwm_clock
    SLICE_X38Y40         FDRE                                         r  pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.253 f  pwm_counter_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.078    pwm_counter_reg[0]
    SLICE_X38Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.033 r  pwm_counter[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.033    pwm_counter[0]_i_2_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.037 r  pwm_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.037    pwm_counter_reg[0]_i_1_n_7
    SLICE_X38Y40         FDRE                                         r  pwm_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.860    -0.182    pwm_clock
    SLICE_X38Y40         FDRE                                         r  pwm_counter_reg[0]/C
                         clock pessimism             -0.236    -0.417    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.134    -0.283    pwm_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_combined_clock_gen
Waveform(ns):       { 0.000 3.051 }
Period(ns):         6.102
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         6.102       3.946      BUFGCTRL_X0Y17  clk_gen/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.102       4.853      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X37Y39    audio_input_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X38Y39    audio_input_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X37Y40    audio_input_reg[9]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X42Y41    modulated_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X38Y40    pwm_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X38Y42    pwm_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X38Y42    pwm_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.102       5.102      SLICE_X38Y40    pwm_counter_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.102       153.898    PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X37Y39    audio_input_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X37Y39    audio_input_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X38Y39    audio_input_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X38Y39    audio_input_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X37Y40    audio_input_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X37Y40    audio_input_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y41    modulated_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y41    modulated_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X38Y40    pwm_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X38Y40    pwm_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X37Y39    audio_input_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X37Y39    audio_input_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X38Y39    audio_input_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X38Y39    audio_input_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X37Y40    audio_input_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X37Y40    audio_input_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y41    modulated_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X42Y41    modulated_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X38Y40    pwm_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.051       2.551      SLICE_X38Y40    pwm_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_combined_clock_gen
  To Clock:  clkfbout_combined_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_combined_clock_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_combined_clock_gen
  To Clock:  clk_out2_combined_clock_gen

Setup :           27  Failing Endpoints,  Worst Slack       -6.619ns,  Total Violation     -169.003ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.619ns  (required time - arrival time)
  Source:                 current_note_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        7.491ns  (logic 2.635ns (35.173%)  route 4.856ns (64.827%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 162.897 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.117ns = ( 160.595 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.749   160.595    mclk_OBUF
    SLICE_X41Y33         FDRE                                         r  current_note_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456   161.051 r  current_note_reg_rep[3]/Q
                         net (fo=33, routed)          1.135   162.185    current_note_reg_rep_n_0_[3]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124   162.309 r  sound_counter[0]_i_53/O
                         net (fo=12, routed)          0.683   162.992    sound_counter[0]_i_53_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.124   163.116 r  sound_counter[0]_i_20/O
                         net (fo=10, routed)          0.850   163.966    sound_counter[0]_i_20_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   164.492 r  sound_counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000   164.492    sound_counter_reg[0]_i_163_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.606 r  sound_counter_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000   164.606    sound_counter_reg[0]_i_141_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.720 r  sound_counter_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000   164.720    sound_counter_reg[0]_i_140_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   164.942 r  sound_counter_reg[0]_i_105/O[0]
                         net (fo=2, routed)           0.800   165.742    sound_counter2[16]
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.299   166.040 r  sound_counter[0]_i_74/O
                         net (fo=1, routed)           0.000   166.040    sound_counter[0]_i_74_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   166.572 f  sound_counter_reg[0]_i_27/CO[3]
                         net (fo=4, routed)           0.744   167.317    sound_counter_reg[0]_i_27_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.124   167.441 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.645   168.086    sound_counter
    SLICE_X34Y39         FDRE                                         r  sound_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.501   162.897    pwm_clock
    SLICE_X34Y39         FDRE                                         r  sound_counter_reg[15]/C
                         clock pessimism             -0.686   162.211    
                         clock uncertainty           -0.220   161.991    
    SLICE_X34Y39         FDRE (Setup_fdre_C_R)       -0.524   161.467    sound_counter_reg[15]
  -------------------------------------------------------------------
                         required time                        161.467    
                         arrival time                        -168.086    
  -------------------------------------------------------------------
                         slack                                 -6.619    

Slack (VIOLATED) :        -6.354ns  (required time - arrival time)
  Source:                 current_note_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        7.226ns  (logic 2.635ns (36.466%)  route 4.591ns (63.534%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 162.896 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.117ns = ( 160.595 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.749   160.595    mclk_OBUF
    SLICE_X41Y33         FDRE                                         r  current_note_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456   161.051 r  current_note_reg_rep[3]/Q
                         net (fo=33, routed)          1.135   162.185    current_note_reg_rep_n_0_[3]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124   162.309 r  sound_counter[0]_i_53/O
                         net (fo=12, routed)          0.683   162.992    sound_counter[0]_i_53_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.124   163.116 r  sound_counter[0]_i_20/O
                         net (fo=10, routed)          0.850   163.966    sound_counter[0]_i_20_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   164.492 r  sound_counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000   164.492    sound_counter_reg[0]_i_163_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.606 r  sound_counter_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000   164.606    sound_counter_reg[0]_i_141_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.720 r  sound_counter_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000   164.720    sound_counter_reg[0]_i_140_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   164.942 r  sound_counter_reg[0]_i_105/O[0]
                         net (fo=2, routed)           0.800   165.742    sound_counter2[16]
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.299   166.040 r  sound_counter[0]_i_74/O
                         net (fo=1, routed)           0.000   166.040    sound_counter[0]_i_74_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   166.572 f  sound_counter_reg[0]_i_27/CO[3]
                         net (fo=4, routed)           0.744   167.317    sound_counter_reg[0]_i_27_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.124   167.441 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.380   167.821    sound_counter
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.500   162.896    pwm_clock
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[10]/C
                         clock pessimism             -0.686   162.210    
                         clock uncertainty           -0.220   161.990    
    SLICE_X34Y38         FDRE (Setup_fdre_C_R)       -0.524   161.466    sound_counter_reg[10]
  -------------------------------------------------------------------
                         required time                        161.466    
                         arrival time                        -167.821    
  -------------------------------------------------------------------
                         slack                                 -6.354    

Slack (VIOLATED) :        -6.354ns  (required time - arrival time)
  Source:                 current_note_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        7.226ns  (logic 2.635ns (36.466%)  route 4.591ns (63.534%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 162.896 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.117ns = ( 160.595 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.749   160.595    mclk_OBUF
    SLICE_X41Y33         FDRE                                         r  current_note_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456   161.051 r  current_note_reg_rep[3]/Q
                         net (fo=33, routed)          1.135   162.185    current_note_reg_rep_n_0_[3]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124   162.309 r  sound_counter[0]_i_53/O
                         net (fo=12, routed)          0.683   162.992    sound_counter[0]_i_53_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.124   163.116 r  sound_counter[0]_i_20/O
                         net (fo=10, routed)          0.850   163.966    sound_counter[0]_i_20_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   164.492 r  sound_counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000   164.492    sound_counter_reg[0]_i_163_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.606 r  sound_counter_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000   164.606    sound_counter_reg[0]_i_141_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.720 r  sound_counter_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000   164.720    sound_counter_reg[0]_i_140_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   164.942 r  sound_counter_reg[0]_i_105/O[0]
                         net (fo=2, routed)           0.800   165.742    sound_counter2[16]
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.299   166.040 r  sound_counter[0]_i_74/O
                         net (fo=1, routed)           0.000   166.040    sound_counter[0]_i_74_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   166.572 f  sound_counter_reg[0]_i_27/CO[3]
                         net (fo=4, routed)           0.744   167.317    sound_counter_reg[0]_i_27_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.124   167.441 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.380   167.821    sound_counter
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.500   162.896    pwm_clock
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[11]/C
                         clock pessimism             -0.686   162.210    
                         clock uncertainty           -0.220   161.990    
    SLICE_X34Y38         FDRE (Setup_fdre_C_R)       -0.524   161.466    sound_counter_reg[11]
  -------------------------------------------------------------------
                         required time                        161.466    
                         arrival time                        -167.821    
  -------------------------------------------------------------------
                         slack                                 -6.354    

Slack (VIOLATED) :        -6.354ns  (required time - arrival time)
  Source:                 current_note_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        7.226ns  (logic 2.635ns (36.466%)  route 4.591ns (63.534%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 162.896 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.117ns = ( 160.595 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.749   160.595    mclk_OBUF
    SLICE_X41Y33         FDRE                                         r  current_note_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456   161.051 r  current_note_reg_rep[3]/Q
                         net (fo=33, routed)          1.135   162.185    current_note_reg_rep_n_0_[3]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124   162.309 r  sound_counter[0]_i_53/O
                         net (fo=12, routed)          0.683   162.992    sound_counter[0]_i_53_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.124   163.116 r  sound_counter[0]_i_20/O
                         net (fo=10, routed)          0.850   163.966    sound_counter[0]_i_20_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   164.492 r  sound_counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000   164.492    sound_counter_reg[0]_i_163_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.606 r  sound_counter_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000   164.606    sound_counter_reg[0]_i_141_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.720 r  sound_counter_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000   164.720    sound_counter_reg[0]_i_140_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   164.942 r  sound_counter_reg[0]_i_105/O[0]
                         net (fo=2, routed)           0.800   165.742    sound_counter2[16]
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.299   166.040 r  sound_counter[0]_i_74/O
                         net (fo=1, routed)           0.000   166.040    sound_counter[0]_i_74_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   166.572 f  sound_counter_reg[0]_i_27/CO[3]
                         net (fo=4, routed)           0.744   167.317    sound_counter_reg[0]_i_27_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.124   167.441 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.380   167.821    sound_counter
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.500   162.896    pwm_clock
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[20]/C
                         clock pessimism             -0.686   162.210    
                         clock uncertainty           -0.220   161.990    
    SLICE_X34Y38         FDRE (Setup_fdre_C_R)       -0.524   161.466    sound_counter_reg[20]
  -------------------------------------------------------------------
                         required time                        161.466    
                         arrival time                        -167.821    
  -------------------------------------------------------------------
                         slack                                 -6.354    

Slack (VIOLATED) :        -6.354ns  (required time - arrival time)
  Source:                 current_note_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        7.226ns  (logic 2.635ns (36.466%)  route 4.591ns (63.534%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 162.896 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.117ns = ( 160.595 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.749   160.595    mclk_OBUF
    SLICE_X41Y33         FDRE                                         r  current_note_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456   161.051 r  current_note_reg_rep[3]/Q
                         net (fo=33, routed)          1.135   162.185    current_note_reg_rep_n_0_[3]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124   162.309 r  sound_counter[0]_i_53/O
                         net (fo=12, routed)          0.683   162.992    sound_counter[0]_i_53_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.124   163.116 r  sound_counter[0]_i_20/O
                         net (fo=10, routed)          0.850   163.966    sound_counter[0]_i_20_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   164.492 r  sound_counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000   164.492    sound_counter_reg[0]_i_163_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.606 r  sound_counter_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000   164.606    sound_counter_reg[0]_i_141_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.720 r  sound_counter_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000   164.720    sound_counter_reg[0]_i_140_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   164.942 r  sound_counter_reg[0]_i_105/O[0]
                         net (fo=2, routed)           0.800   165.742    sound_counter2[16]
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.299   166.040 r  sound_counter[0]_i_74/O
                         net (fo=1, routed)           0.000   166.040    sound_counter[0]_i_74_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   166.572 f  sound_counter_reg[0]_i_27/CO[3]
                         net (fo=4, routed)           0.744   167.317    sound_counter_reg[0]_i_27_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.124   167.441 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.380   167.821    sound_counter
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.500   162.896    pwm_clock
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[21]/C
                         clock pessimism             -0.686   162.210    
                         clock uncertainty           -0.220   161.990    
    SLICE_X34Y38         FDRE (Setup_fdre_C_R)       -0.524   161.466    sound_counter_reg[21]
  -------------------------------------------------------------------
                         required time                        161.466    
                         arrival time                        -167.821    
  -------------------------------------------------------------------
                         slack                                 -6.354    

Slack (VIOLATED) :        -6.354ns  (required time - arrival time)
  Source:                 current_note_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        7.226ns  (logic 2.635ns (36.466%)  route 4.591ns (63.534%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 162.896 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.117ns = ( 160.595 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.749   160.595    mclk_OBUF
    SLICE_X41Y33         FDRE                                         r  current_note_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456   161.051 r  current_note_reg_rep[3]/Q
                         net (fo=33, routed)          1.135   162.185    current_note_reg_rep_n_0_[3]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124   162.309 r  sound_counter[0]_i_53/O
                         net (fo=12, routed)          0.683   162.992    sound_counter[0]_i_53_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.124   163.116 r  sound_counter[0]_i_20/O
                         net (fo=10, routed)          0.850   163.966    sound_counter[0]_i_20_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   164.492 r  sound_counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000   164.492    sound_counter_reg[0]_i_163_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.606 r  sound_counter_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000   164.606    sound_counter_reg[0]_i_141_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.720 r  sound_counter_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000   164.720    sound_counter_reg[0]_i_140_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   164.942 r  sound_counter_reg[0]_i_105/O[0]
                         net (fo=2, routed)           0.800   165.742    sound_counter2[16]
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.299   166.040 r  sound_counter[0]_i_74/O
                         net (fo=1, routed)           0.000   166.040    sound_counter[0]_i_74_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   166.572 f  sound_counter_reg[0]_i_27/CO[3]
                         net (fo=4, routed)           0.744   167.317    sound_counter_reg[0]_i_27_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.124   167.441 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.380   167.821    sound_counter
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.500   162.896    pwm_clock
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[22]/C
                         clock pessimism             -0.686   162.210    
                         clock uncertainty           -0.220   161.990    
    SLICE_X34Y38         FDRE (Setup_fdre_C_R)       -0.524   161.466    sound_counter_reg[22]
  -------------------------------------------------------------------
                         required time                        161.466    
                         arrival time                        -167.821    
  -------------------------------------------------------------------
                         slack                                 -6.354    

Slack (VIOLATED) :        -6.354ns  (required time - arrival time)
  Source:                 current_note_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        7.226ns  (logic 2.635ns (36.466%)  route 4.591ns (63.534%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 162.896 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.117ns = ( 160.595 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.749   160.595    mclk_OBUF
    SLICE_X41Y33         FDRE                                         r  current_note_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456   161.051 r  current_note_reg_rep[3]/Q
                         net (fo=33, routed)          1.135   162.185    current_note_reg_rep_n_0_[3]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124   162.309 r  sound_counter[0]_i_53/O
                         net (fo=12, routed)          0.683   162.992    sound_counter[0]_i_53_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.124   163.116 r  sound_counter[0]_i_20/O
                         net (fo=10, routed)          0.850   163.966    sound_counter[0]_i_20_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   164.492 r  sound_counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000   164.492    sound_counter_reg[0]_i_163_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.606 r  sound_counter_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000   164.606    sound_counter_reg[0]_i_141_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.720 r  sound_counter_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000   164.720    sound_counter_reg[0]_i_140_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   164.942 r  sound_counter_reg[0]_i_105/O[0]
                         net (fo=2, routed)           0.800   165.742    sound_counter2[16]
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.299   166.040 r  sound_counter[0]_i_74/O
                         net (fo=1, routed)           0.000   166.040    sound_counter[0]_i_74_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   166.572 f  sound_counter_reg[0]_i_27/CO[3]
                         net (fo=4, routed)           0.744   167.317    sound_counter_reg[0]_i_27_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.124   167.441 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.380   167.821    sound_counter
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.500   162.896    pwm_clock
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[23]/C
                         clock pessimism             -0.686   162.210    
                         clock uncertainty           -0.220   161.990    
    SLICE_X34Y38         FDRE (Setup_fdre_C_R)       -0.524   161.466    sound_counter_reg[23]
  -------------------------------------------------------------------
                         required time                        161.466    
                         arrival time                        -167.821    
  -------------------------------------------------------------------
                         slack                                 -6.354    

Slack (VIOLATED) :        -6.354ns  (required time - arrival time)
  Source:                 current_note_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        7.226ns  (logic 2.635ns (36.466%)  route 4.591ns (63.534%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 162.896 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.117ns = ( 160.595 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.749   160.595    mclk_OBUF
    SLICE_X41Y33         FDRE                                         r  current_note_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456   161.051 r  current_note_reg_rep[3]/Q
                         net (fo=33, routed)          1.135   162.185    current_note_reg_rep_n_0_[3]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124   162.309 r  sound_counter[0]_i_53/O
                         net (fo=12, routed)          0.683   162.992    sound_counter[0]_i_53_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.124   163.116 r  sound_counter[0]_i_20/O
                         net (fo=10, routed)          0.850   163.966    sound_counter[0]_i_20_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   164.492 r  sound_counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000   164.492    sound_counter_reg[0]_i_163_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.606 r  sound_counter_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000   164.606    sound_counter_reg[0]_i_141_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.720 r  sound_counter_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000   164.720    sound_counter_reg[0]_i_140_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   164.942 r  sound_counter_reg[0]_i_105/O[0]
                         net (fo=2, routed)           0.800   165.742    sound_counter2[16]
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.299   166.040 r  sound_counter[0]_i_74/O
                         net (fo=1, routed)           0.000   166.040    sound_counter[0]_i_74_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   166.572 f  sound_counter_reg[0]_i_27/CO[3]
                         net (fo=4, routed)           0.744   167.317    sound_counter_reg[0]_i_27_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.124   167.441 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.380   167.821    sound_counter
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.500   162.896    pwm_clock
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[8]/C
                         clock pessimism             -0.686   162.210    
                         clock uncertainty           -0.220   161.990    
    SLICE_X34Y38         FDRE (Setup_fdre_C_R)       -0.524   161.466    sound_counter_reg[8]
  -------------------------------------------------------------------
                         required time                        161.466    
                         arrival time                        -167.821    
  -------------------------------------------------------------------
                         slack                                 -6.354    

Slack (VIOLATED) :        -6.354ns  (required time - arrival time)
  Source:                 current_note_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        7.226ns  (logic 2.635ns (36.466%)  route 4.591ns (63.534%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 162.896 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.117ns = ( 160.595 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.749   160.595    mclk_OBUF
    SLICE_X41Y33         FDRE                                         r  current_note_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456   161.051 r  current_note_reg_rep[3]/Q
                         net (fo=33, routed)          1.135   162.185    current_note_reg_rep_n_0_[3]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124   162.309 r  sound_counter[0]_i_53/O
                         net (fo=12, routed)          0.683   162.992    sound_counter[0]_i_53_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.124   163.116 r  sound_counter[0]_i_20/O
                         net (fo=10, routed)          0.850   163.966    sound_counter[0]_i_20_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   164.492 r  sound_counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000   164.492    sound_counter_reg[0]_i_163_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.606 r  sound_counter_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000   164.606    sound_counter_reg[0]_i_141_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.720 r  sound_counter_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000   164.720    sound_counter_reg[0]_i_140_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   164.942 r  sound_counter_reg[0]_i_105/O[0]
                         net (fo=2, routed)           0.800   165.742    sound_counter2[16]
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.299   166.040 r  sound_counter[0]_i_74/O
                         net (fo=1, routed)           0.000   166.040    sound_counter[0]_i_74_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   166.572 f  sound_counter_reg[0]_i_27/CO[3]
                         net (fo=4, routed)           0.744   167.317    sound_counter_reg[0]_i_27_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.124   167.441 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.380   167.821    sound_counter
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.500   162.896    pwm_clock
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[9]/C
                         clock pessimism             -0.686   162.210    
                         clock uncertainty           -0.220   161.990    
    SLICE_X34Y38         FDRE (Setup_fdre_C_R)       -0.524   161.466    sound_counter_reg[9]
  -------------------------------------------------------------------
                         required time                        161.466    
                         arrival time                        -167.821    
  -------------------------------------------------------------------
                         slack                                 -6.354    

Slack (VIOLATED) :        -6.259ns  (required time - arrival time)
  Source:                 current_note_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (clk_out2_combined_clock_gen rise@164.746ns - clk_out1_combined_clock_gen rise@162.712ns)
  Data Path Delay:        7.226ns  (logic 2.635ns (36.466%)  route 4.591ns (63.534%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 162.896 - 164.746 ) 
    Source Clock Delay      (SCD):    -2.117ns = ( 160.595 - 162.712 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                    162.712   162.712 r  
    K17                                               0.000   162.712 r  clk (IN)
                         net (fo=0)                   0.000   162.712    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492   164.204 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   165.510    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   156.991 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   158.745    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   158.846 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.749   160.595    mclk_OBUF
    SLICE_X41Y33         FDRE                                         r  current_note_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456   161.051 r  current_note_reg_rep[3]/Q
                         net (fo=33, routed)          1.135   162.185    current_note_reg_rep_n_0_[3]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124   162.309 r  sound_counter[0]_i_53/O
                         net (fo=12, routed)          0.683   162.992    sound_counter[0]_i_53_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I2_O)        0.124   163.116 r  sound_counter[0]_i_20/O
                         net (fo=10, routed)          0.850   163.966    sound_counter[0]_i_20_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   164.492 r  sound_counter_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000   164.492    sound_counter_reg[0]_i_163_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.606 r  sound_counter_reg[0]_i_141/CO[3]
                         net (fo=1, routed)           0.000   164.606    sound_counter_reg[0]_i_141_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   164.720 r  sound_counter_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000   164.720    sound_counter_reg[0]_i_140_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   164.942 r  sound_counter_reg[0]_i_105/O[0]
                         net (fo=2, routed)           0.800   165.742    sound_counter2[16]
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.299   166.040 r  sound_counter[0]_i_74/O
                         net (fo=1, routed)           0.000   166.040    sound_counter[0]_i_74_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   166.572 f  sound_counter_reg[0]_i_27/CO[3]
                         net (fo=4, routed)           0.744   167.317    sound_counter_reg[0]_i_27_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.124   167.441 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.380   167.821    sound_counter
    SLICE_X35Y38         FDRE                                         r  sound_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                    164.746   164.746 r  
    K17                                               0.000   164.746 r  clk (IN)
                         net (fo=0)                   0.000   164.746    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   166.167 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   167.348    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637   159.711 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594   161.305    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   161.396 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.500   162.896    pwm_clock
    SLICE_X35Y38         FDRE                                         r  sound_counter_reg[12]/C
                         clock pessimism             -0.686   162.210    
                         clock uncertainty           -0.220   161.990    
    SLICE_X35Y38         FDRE (Setup_fdre_C_R)       -0.429   161.561    sound_counter_reg[12]
  -------------------------------------------------------------------
                         required time                        161.561    
                         arrival time                        -167.821    
  -------------------------------------------------------------------
                         slack                                 -6.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 current_note_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            audio_input_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.231ns (20.642%)  route 0.888ns (79.358%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.588    -0.420    mclk_OBUF
    SLICE_X37Y35         FDRE                                         r  current_note_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.279 f  current_note_reg_rep[7]/Q
                         net (fo=45, routed)          0.593     0.313    current_note_reg_rep_n_0_[7]
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.358 r  sound_counter[0]_i_6/O
                         net (fo=4, routed)           0.296     0.654    sound_counter[0]_i_6_n_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I3_O)        0.045     0.699 r  audio_input[11]_i_1/O
                         net (fo=1, routed)           0.000     0.699    audio_input[11]_i_1_n_0
    SLICE_X38Y39         FDRE                                         r  audio_input_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.859    -0.183    pwm_clock
    SLICE_X38Y39         FDRE                                         r  audio_input_reg[11]/C
                         clock pessimism              0.084    -0.099    
                         clock uncertainty            0.220     0.121    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.120     0.241    audio_input_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.241    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 current_note_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            audio_input_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.321ns (28.095%)  route 0.822ns (71.905%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.588    -0.420    mclk_OBUF
    SLICE_X37Y34         FDRE                                         r  current_note_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.279 r  current_note_reg_rep[5]/Q
                         net (fo=31, routed)          0.229    -0.051    current_note_reg_rep_n_0_[5]
    SLICE_X38Y34         LUT6 (Prop_lut6_I5_O)        0.045    -0.006 r  sound_counter[0]_i_32/O
                         net (fo=3, routed)           0.119     0.114    sound_counter[0]_i_32_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I4_O)        0.045     0.159 r  sound_counter[0]_i_9/O
                         net (fo=8, routed)           0.259     0.418    sound_counter[0]_i_9_n_0
    SLICE_X39Y38         LUT4 (Prop_lut4_I0_O)        0.045     0.463 r  sound_counter[0]_i_3/O
                         net (fo=4, routed)           0.214     0.677    sound_counter[0]_i_3_n_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I4_O)        0.045     0.722 r  audio_input[9]_i_1/O
                         net (fo=1, routed)           0.000     0.722    audio_input[9]_i_1_n_0
    SLICE_X37Y40         FDRE                                         r  audio_input_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.860    -0.182    pwm_clock
    SLICE_X37Y40         FDRE                                         r  audio_input_reg[9]/C
                         clock pessimism              0.084    -0.098    
                         clock uncertainty            0.220     0.122    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.092     0.214    audio_input_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 current_note_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            audio_input_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.321ns (26.364%)  route 0.897ns (73.636%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.588    -0.420    mclk_OBUF
    SLICE_X37Y34         FDRE                                         r  current_note_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.279 r  current_note_reg_rep[5]/Q
                         net (fo=31, routed)          0.229    -0.051    current_note_reg_rep_n_0_[5]
    SLICE_X38Y34         LUT6 (Prop_lut6_I5_O)        0.045    -0.006 r  sound_counter[0]_i_32/O
                         net (fo=3, routed)           0.119     0.114    sound_counter[0]_i_32_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I4_O)        0.045     0.159 r  sound_counter[0]_i_9/O
                         net (fo=8, routed)           0.259     0.418    sound_counter[0]_i_9_n_0
    SLICE_X39Y38         LUT4 (Prop_lut4_I0_O)        0.045     0.463 r  sound_counter[0]_i_3/O
                         net (fo=4, routed)           0.289     0.752    sound_counter[0]_i_3_n_0
    SLICE_X37Y39         LUT5 (Prop_lut5_I4_O)        0.045     0.797 r  audio_input[10]_i_1/O
                         net (fo=1, routed)           0.000     0.797    audio_input[10]_i_1_n_0
    SLICE_X37Y39         FDRE                                         r  audio_input_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.859    -0.183    pwm_clock
    SLICE_X37Y39         FDRE                                         r  audio_input_reg[10]/C
                         clock pessimism              0.084    -0.099    
                         clock uncertainty            0.220     0.121    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.091     0.212    audio_input_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 current_note_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.276ns (19.589%)  route 1.133ns (80.411%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.588    -0.420    mclk_OBUF
    SLICE_X37Y35         FDRE                                         r  current_note_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.279 f  current_note_reg_rep[7]/Q
                         net (fo=45, routed)          0.593     0.313    current_note_reg_rep_n_0_[7]
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.358 r  sound_counter[0]_i_6/O
                         net (fo=4, routed)           0.342     0.701    sound_counter[0]_i_6_n_0
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.045     0.746 r  sound_counter[0]_i_7_comp/O
                         net (fo=1, routed)           0.050     0.796    audio_input0_in[9]
    SLICE_X35Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.841 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.148     0.989    sound_counter
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.832    -0.210    pwm_clock
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[10]/C
                         clock pessimism              0.084    -0.126    
                         clock uncertainty            0.220     0.094    
    SLICE_X34Y38         FDRE (Hold_fdre_C_R)         0.009     0.103    sound_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 current_note_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.276ns (19.589%)  route 1.133ns (80.411%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.588    -0.420    mclk_OBUF
    SLICE_X37Y35         FDRE                                         r  current_note_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.279 f  current_note_reg_rep[7]/Q
                         net (fo=45, routed)          0.593     0.313    current_note_reg_rep_n_0_[7]
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.358 r  sound_counter[0]_i_6/O
                         net (fo=4, routed)           0.342     0.701    sound_counter[0]_i_6_n_0
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.045     0.746 r  sound_counter[0]_i_7_comp/O
                         net (fo=1, routed)           0.050     0.796    audio_input0_in[9]
    SLICE_X35Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.841 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.148     0.989    sound_counter
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.832    -0.210    pwm_clock
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[11]/C
                         clock pessimism              0.084    -0.126    
                         clock uncertainty            0.220     0.094    
    SLICE_X34Y38         FDRE (Hold_fdre_C_R)         0.009     0.103    sound_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 current_note_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.276ns (19.589%)  route 1.133ns (80.411%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.588    -0.420    mclk_OBUF
    SLICE_X37Y35         FDRE                                         r  current_note_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.279 f  current_note_reg_rep[7]/Q
                         net (fo=45, routed)          0.593     0.313    current_note_reg_rep_n_0_[7]
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.358 r  sound_counter[0]_i_6/O
                         net (fo=4, routed)           0.342     0.701    sound_counter[0]_i_6_n_0
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.045     0.746 r  sound_counter[0]_i_7_comp/O
                         net (fo=1, routed)           0.050     0.796    audio_input0_in[9]
    SLICE_X35Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.841 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.148     0.989    sound_counter
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.832    -0.210    pwm_clock
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[20]/C
                         clock pessimism              0.084    -0.126    
                         clock uncertainty            0.220     0.094    
    SLICE_X34Y38         FDRE (Hold_fdre_C_R)         0.009     0.103    sound_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 current_note_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.276ns (19.589%)  route 1.133ns (80.411%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.588    -0.420    mclk_OBUF
    SLICE_X37Y35         FDRE                                         r  current_note_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.279 f  current_note_reg_rep[7]/Q
                         net (fo=45, routed)          0.593     0.313    current_note_reg_rep_n_0_[7]
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.358 r  sound_counter[0]_i_6/O
                         net (fo=4, routed)           0.342     0.701    sound_counter[0]_i_6_n_0
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.045     0.746 r  sound_counter[0]_i_7_comp/O
                         net (fo=1, routed)           0.050     0.796    audio_input0_in[9]
    SLICE_X35Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.841 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.148     0.989    sound_counter
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.832    -0.210    pwm_clock
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[21]/C
                         clock pessimism              0.084    -0.126    
                         clock uncertainty            0.220     0.094    
    SLICE_X34Y38         FDRE (Hold_fdre_C_R)         0.009     0.103    sound_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 current_note_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.276ns (19.589%)  route 1.133ns (80.411%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.588    -0.420    mclk_OBUF
    SLICE_X37Y35         FDRE                                         r  current_note_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.279 f  current_note_reg_rep[7]/Q
                         net (fo=45, routed)          0.593     0.313    current_note_reg_rep_n_0_[7]
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.358 r  sound_counter[0]_i_6/O
                         net (fo=4, routed)           0.342     0.701    sound_counter[0]_i_6_n_0
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.045     0.746 r  sound_counter[0]_i_7_comp/O
                         net (fo=1, routed)           0.050     0.796    audio_input0_in[9]
    SLICE_X35Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.841 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.148     0.989    sound_counter
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.832    -0.210    pwm_clock
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[22]/C
                         clock pessimism              0.084    -0.126    
                         clock uncertainty            0.220     0.094    
    SLICE_X34Y38         FDRE (Hold_fdre_C_R)         0.009     0.103    sound_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 current_note_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.276ns (19.589%)  route 1.133ns (80.411%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.588    -0.420    mclk_OBUF
    SLICE_X37Y35         FDRE                                         r  current_note_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.279 f  current_note_reg_rep[7]/Q
                         net (fo=45, routed)          0.593     0.313    current_note_reg_rep_n_0_[7]
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.358 r  sound_counter[0]_i_6/O
                         net (fo=4, routed)           0.342     0.701    sound_counter[0]_i_6_n_0
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.045     0.746 r  sound_counter[0]_i_7_comp/O
                         net (fo=1, routed)           0.050     0.796    audio_input0_in[9]
    SLICE_X35Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.841 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.148     0.989    sound_counter
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.832    -0.210    pwm_clock
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[23]/C
                         clock pessimism              0.084    -0.126    
                         clock uncertainty            0.220     0.094    
    SLICE_X34Y38         FDRE (Hold_fdre_C_R)         0.009     0.103    sound_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 current_note_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            sound_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Path Group:             clk_out2_combined_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_combined_clock_gen rise@0.000ns - clk_out1_combined_clock_gen rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.276ns (19.589%)  route 1.133ns (80.411%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.588    -0.420    mclk_OBUF
    SLICE_X37Y35         FDRE                                         r  current_note_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.279 f  current_note_reg_rep[7]/Q
                         net (fo=45, routed)          0.593     0.313    current_note_reg_rep_n_0_[7]
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.358 r  sound_counter[0]_i_6/O
                         net (fo=4, routed)           0.342     0.701    sound_counter[0]_i_6_n_0
    SLICE_X35Y39         LUT3 (Prop_lut3_I1_O)        0.045     0.746 r  sound_counter[0]_i_7_comp/O
                         net (fo=1, routed)           0.050     0.796    audio_input0_in[9]
    SLICE_X35Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.841 r  sound_counter[0]_i_1_comp/O
                         net (fo=24, routed)          0.148     0.989    sound_counter
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.832    -0.210    pwm_clock
    SLICE_X34Y38         FDRE                                         r  sound_counter_reg[8]/C
                         clock pessimism              0.084    -0.126    
                         clock uncertainty            0.220     0.094    
    SLICE_X34Y38         FDRE (Hold_fdre_C_R)         0.009     0.103    sound_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.886    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_combined_clock_gen
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_combined_clock_gen'  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.413ns  (logic 3.603ns (42.820%)  route 4.811ns (57.180%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen fall edge)
                                                     40.678    40.678 f  
    K17                                               0.000    40.678 f  clk (IN)
                         net (fo=0)                   0.000    40.678    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    42.170 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    43.476    clk_gen/inst/clk_in1_combined_clock_gen
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    34.957 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    36.711    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    36.812 f  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          3.057    39.869    mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.502    43.370 f  mclk_OBUF_inst/O
                         net (fo=0)                   0.000    43.370    mclk
    R17                                                               f  mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/bclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.390ns  (logic 4.218ns (50.269%)  route 4.173ns (49.731%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.756    -2.110    mic_codec/CLK
    SLICE_X40Y42         FDRE                                         r  mic_codec/bclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.654 r  mic_codec/bclk_cnt_reg[0]/Q
                         net (fo=6, routed)           0.830    -0.824    mic_codec/bclk_cnt_reg[0]
    SLICE_X40Y42         LUT5 (Prop_lut5_I1_O)        0.124    -0.700 r  mic_codec/pbdat_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433    -0.267    mic_codec/pbdat_OBUF_inst_i_2_n_0
    SLICE_X40Y42         LUT4 (Prop_lut4_I3_O)        0.124    -0.143 r  mic_codec/pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.909     2.766    pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.514     6.280 r  pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     6.280    pbdat
    R18                                                               r  pbdat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.301ns  (logic 4.202ns (66.690%)  route 2.099ns (33.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.756    -2.110    mic_codec/CLK
    SLICE_X42Y7          FDRE                                         r  mic_codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.478    -1.632 r  mic_codec/lrc_sig_reg/Q
                         net (fo=3, routed)           2.099     0.467    reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.724     4.191 r  reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     4.191    reclrc
    Y18                                                               r  reclrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.072ns  (logic 4.169ns (68.655%)  route 1.903ns (31.345%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.756    -2.110    mic_codec/CLK
    SLICE_X42Y7          FDRE                                         r  mic_codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.478    -1.632 r  mic_codec/lrc_sig_reg/Q
                         net (fo=3, routed)           1.903     0.271    reclrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         3.691     3.962 r  pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     3.962    pblrc
    T19                                                               r  pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/bclk_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.891ns  (logic 4.008ns (68.041%)  route 1.883ns (31.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.757    -2.109    mic_codec/CLK
    SLICE_X43Y45         FDRE                                         r  mic_codec/bclk_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.653 r  mic_codec/bclk_sig_reg/Q
                         net (fo=3, routed)           1.883     0.229    bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.552     3.782 r  bclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.782    bclk
    R19                                                               r  bclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_combined_clock_gen'  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.472ns  (logic 1.229ns (49.708%)  route 1.243ns (50.292%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.746    -0.262    mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.203     0.941 r  mclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.941    mclk
    R17                                                               r  mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/bclk_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 1.394ns (76.187%)  route 0.436ns (23.813%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.594    -0.414    mic_codec/CLK
    SLICE_X43Y45         FDRE                                         r  mic_codec/bclk_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  mic_codec/bclk_sig_reg/Q
                         net (fo=3, routed)           0.436     0.162    bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.253     1.415 r  bclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.415    bclk
    R19                                                               r  bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.422ns (75.424%)  route 0.463ns (24.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.593    -0.415    mic_codec/CLK
    SLICE_X42Y7          FDRE                                         r  mic_codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.148    -0.267 r  mic_codec/lrc_sig_reg/Q
                         net (fo=3, routed)           0.463     0.196    reclrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         1.274     1.469 r  pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.469    pblrc
    T19                                                               r  pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.455ns (73.562%)  route 0.523ns (26.438%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.593    -0.415    mic_codec/CLK
    SLICE_X42Y7          FDRE                                         r  mic_codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.148    -0.267 r  mic_codec/lrc_sig_reg/Q
                         net (fo=3, routed)           0.523     0.255    reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.307     1.562 r  reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.562    reclrc
    Y18                                                               r  reclrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_codec/bclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Destination:            pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.436ns  (logic 1.441ns (59.138%)  route 0.995ns (40.862%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.593    -0.415    mic_codec/CLK
    SLICE_X40Y42         FDRE                                         r  mic_codec/bclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.128    -0.287 r  mic_codec/bclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.118    -0.170    mic_codec/bclk_cnt_reg[4]
    SLICE_X40Y42         LUT4 (Prop_lut4_I1_O)        0.098    -0.072 r  mic_codec/pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.878     0.806    pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.215     2.021 r  pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     2.021    pbdat
    R18                                                               r  pbdat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_combined_clock_gen
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 audio_input_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.718ns  (logic 4.218ns (48.381%)  route 4.500ns (51.619%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.753    -2.113    pwm_clock
    SLICE_X37Y39         FDRE                                         r  audio_input_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.657 r  audio_input_reg[10]/Q
                         net (fo=4, routed)           1.158    -0.500    mic_codec/pbdat_OBUF_inst_i_1_0
    SLICE_X40Y42         LUT5 (Prop_lut5_I0_O)        0.124    -0.376 r  mic_codec/pbdat_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433     0.058    mic_codec/pbdat_OBUF_inst_i_2_n_0
    SLICE_X40Y42         LUT4 (Prop_lut4_I3_O)        0.124     0.182 r  mic_codec/pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.909     3.091    pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.514     6.604 r  pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     6.604    pbdat
    R18                                                               r  pbdat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modulated_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            modulated
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.778ns  (logic 4.105ns (71.047%)  route 1.673ns (28.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          1.756    -2.110    pwm_clock
    SLICE_X42Y41         FDRE                                         r  modulated_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.592 r  modulated_reg/Q
                         net (fo=1, routed)           1.673     0.081    modulated_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.587     3.668 r  modulated_OBUF_inst/O
                         net (fo=0)                   0.000     3.668    modulated
    V12                                                               r  modulated (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 modulated_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            modulated
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.452ns (81.569%)  route 0.328ns (18.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.593    -0.415    pwm_clock
    SLICE_X42Y41         FDRE                                         r  modulated_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.251 r  modulated_reg/Q
                         net (fo=1, routed)           0.328     0.077    modulated_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.288     1.364 r  modulated_OBUF_inst/O
                         net (fo=0)                   0.000     1.364    modulated
    V12                                                               r  modulated (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audio_input_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_combined_clock_gen  {rise@0.000ns fall@3.051ns period=6.102ns})
  Destination:            pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.775ns  (logic 1.469ns (52.924%)  route 1.306ns (47.076%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    clk_gen/inst/clk_out2_combined_clock_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  clk_gen/inst/clkout2_buf/O
                         net (fo=40, routed)          0.590    -0.418    pwm_clock
    SLICE_X38Y39         FDRE                                         r  audio_input_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.254 r  audio_input_reg[11]/Q
                         net (fo=4, routed)           0.291     0.037    mic_codec/pbdat_OBUF_inst_i_1_1
    SLICE_X40Y42         LUT5 (Prop_lut5_I2_O)        0.045     0.082 r  mic_codec/pbdat_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.137     0.219    mic_codec/pbdat_OBUF_inst_i_2_n_0
    SLICE_X40Y42         LUT4 (Prop_lut4_I3_O)        0.045     0.264 r  mic_codec/pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.878     1.142    pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.215     2.357 r  pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     2.357    pbdat
    R18                                                               r  pbdat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_combined_clock_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_combined_clock_gen'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.387ns  (logic 0.029ns (2.091%)  route 1.358ns (97.909%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_combined_clock_gen fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447    20.447 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.928    clk_gen/inst/clk_in1_combined_clock_gen
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.543    18.385 f  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    18.929    clk_gen/inst/clkfbout_combined_clock_gen
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    18.958 f  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.814    19.772    clk_gen/inst/clkfbout_buf_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_combined_clock_gen'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.181ns  (logic 0.091ns (2.861%)  route 3.090ns (97.139%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clkfbout_combined_clock_gen
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.496    -1.854    clk_gen/inst/clkfbout_buf_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_combined_clock_gen

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.688ns  (logic 1.576ns (33.623%)  route 3.112ns (66.377%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=1, routed)           1.850     3.303    start_IBUF
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.427 r  current_note[7]_i_1/O
                         net (fo=16, routed)          1.262     4.688    current_note
    SLICE_X38Y33         FDRE                                         r  current_note_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.571    -1.778    mclk_OBUF
    SLICE_X38Y33         FDRE                                         r  current_note_reg[3]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg_rep[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.688ns  (logic 1.576ns (33.623%)  route 3.112ns (66.377%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=1, routed)           1.850     3.303    start_IBUF
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.427 r  current_note[7]_i_1/O
                         net (fo=16, routed)          1.262     4.688    current_note
    SLICE_X38Y33         FDRE                                         r  current_note_reg_rep[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.571    -1.778    mclk_OBUF
    SLICE_X38Y33         FDRE                                         r  current_note_reg_rep[4]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg_rep[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.684ns  (logic 1.576ns (33.658%)  route 3.107ns (66.342%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=1, routed)           1.850     3.303    start_IBUF
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.427 r  current_note[7]_i_1/O
                         net (fo=16, routed)          1.257     4.684    current_note
    SLICE_X37Y34         FDRE                                         r  current_note_reg_rep[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.572    -1.777    mclk_OBUF
    SLICE_X37Y34         FDRE                                         r  current_note_reg_rep[5]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg_rep[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.589ns  (logic 1.576ns (34.352%)  route 3.013ns (65.648%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=1, routed)           1.850     3.303    start_IBUF
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.427 r  current_note[7]_i_1/O
                         net (fo=16, routed)          1.162     4.589    current_note
    SLICE_X37Y33         FDRE                                         r  current_note_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.571    -1.778    mclk_OBUF
    SLICE_X37Y33         FDRE                                         r  current_note_reg_rep[2]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg_rep[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.437ns  (logic 1.576ns (35.528%)  route 2.861ns (64.472%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=1, routed)           1.850     3.303    start_IBUF
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.427 r  current_note[7]_i_1/O
                         net (fo=16, routed)          1.010     4.437    current_note
    SLICE_X37Y35         FDRE                                         r  current_note_reg_rep[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.573    -1.776    mclk_OBUF
    SLICE_X37Y35         FDRE                                         r  current_note_reg_rep[6]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg_rep[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.437ns  (logic 1.576ns (35.528%)  route 2.861ns (64.472%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=1, routed)           1.850     3.303    start_IBUF
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.427 r  current_note[7]_i_1/O
                         net (fo=16, routed)          1.010     4.437    current_note
    SLICE_X37Y35         FDRE                                         r  current_note_reg_rep[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.573    -1.776    mclk_OBUF
    SLICE_X37Y35         FDRE                                         r  current_note_reg_rep[7]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.429ns  (logic 1.576ns (35.593%)  route 2.852ns (64.407%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=1, routed)           1.850     3.303    start_IBUF
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.427 r  current_note[7]_i_1/O
                         net (fo=16, routed)          1.002     4.429    current_note
    SLICE_X39Y36         FDRE                                         r  current_note_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.573    -1.776    mclk_OBUF
    SLICE_X39Y36         FDRE                                         r  current_note_reg[2]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.429ns  (logic 1.576ns (35.593%)  route 2.852ns (64.407%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=1, routed)           1.850     3.303    start_IBUF
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.427 r  current_note[7]_i_1/O
                         net (fo=16, routed)          1.002     4.429    current_note
    SLICE_X39Y36         FDRE                                         r  current_note_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.573    -1.776    mclk_OBUF
    SLICE_X39Y36         FDRE                                         r  current_note_reg[4]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.240ns  (logic 1.576ns (37.183%)  route 2.663ns (62.817%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=1, routed)           1.850     3.303    start_IBUF
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.427 r  current_note[7]_i_1/O
                         net (fo=16, routed)          0.813     4.240    current_note
    SLICE_X39Y34         FDRE                                         r  current_note_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.572    -1.777    mclk_OBUF
    SLICE_X39Y34         FDRE                                         r  current_note_reg[1]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg_rep[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.158ns  (logic 1.576ns (37.912%)  route 2.582ns (62.088%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  start_IBUF_inst/O
                         net (fo=1, routed)           1.850     3.303    start_IBUF
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.427 r  current_note[7]_i_1/O
                         net (fo=16, routed)          0.731     4.158    current_note
    SLICE_X41Y33         FDRE                                         r  current_note_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          1.572    -1.777    mclk_OBUF
    SLICE_X41Y33         FDRE                                         r  current_note_reg_rep[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg_rep[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.157ns  (logic 0.265ns (22.949%)  route 0.891ns (77.051%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=1, routed)           0.753     0.974    start_IBUF
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.019 r  current_note[7]_i_1/O
                         net (fo=16, routed)          0.138     1.157    current_note
    SLICE_X39Y33         FDRE                                         r  current_note_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.854    -0.188    mclk_OBUF
    SLICE_X39Y33         FDRE                                         r  current_note_reg_rep[0]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.211ns  (logic 0.265ns (21.927%)  route 0.945ns (78.073%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=1, routed)           0.753     0.974    start_IBUF
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.019 r  current_note[7]_i_1/O
                         net (fo=16, routed)          0.192     1.211    current_note
    SLICE_X40Y33         FDRE                                         r  current_note_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.856    -0.186    mclk_OBUF
    SLICE_X40Y33         FDRE                                         r  current_note_reg[0]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.211ns  (logic 0.265ns (21.927%)  route 0.945ns (78.073%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=1, routed)           0.753     0.974    start_IBUF
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.019 r  current_note[7]_i_1/O
                         net (fo=16, routed)          0.192     1.211    current_note
    SLICE_X40Y33         FDRE                                         r  current_note_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.856    -0.186    mclk_OBUF
    SLICE_X40Y33         FDRE                                         r  current_note_reg[6]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.211ns  (logic 0.265ns (21.927%)  route 0.945ns (78.073%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=1, routed)           0.753     0.974    start_IBUF
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.019 r  current_note[7]_i_1/O
                         net (fo=16, routed)          0.192     1.211    current_note
    SLICE_X40Y33         FDRE                                         r  current_note_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.856    -0.186    mclk_OBUF
    SLICE_X40Y33         FDRE                                         r  current_note_reg[7]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg_rep[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.265ns (21.272%)  route 0.983ns (78.728%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=1, routed)           0.753     0.974    start_IBUF
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.019 r  current_note[7]_i_1/O
                         net (fo=16, routed)          0.229     1.248    current_note
    SLICE_X39Y35         FDRE                                         r  current_note_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.856    -0.186    mclk_OBUF
    SLICE_X39Y35         FDRE                                         r  current_note_reg_rep[1]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg_rep[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.271ns  (logic 0.265ns (20.887%)  route 1.006ns (79.113%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=1, routed)           0.753     0.974    start_IBUF
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.019 r  current_note[7]_i_1/O
                         net (fo=16, routed)          0.252     1.271    current_note
    SLICE_X41Y33         FDRE                                         r  current_note_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.856    -0.186    mclk_OBUF
    SLICE_X41Y33         FDRE                                         r  current_note_reg_rep[3]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.265ns (20.509%)  route 1.029ns (79.491%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=1, routed)           0.753     0.974    start_IBUF
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.019 r  current_note[7]_i_1/O
                         net (fo=16, routed)          0.276     1.294    current_note
    SLICE_X40Y36         FDRE                                         r  current_note_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.858    -0.184    mclk_OBUF
    SLICE_X40Y36         FDRE                                         r  current_note_reg[5]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.351ns  (logic 0.265ns (19.656%)  route 1.085ns (80.344%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=1, routed)           0.753     0.974    start_IBUF
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.019 r  current_note[7]_i_1/O
                         net (fo=16, routed)          0.332     1.351    current_note
    SLICE_X39Y34         FDRE                                         r  current_note_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.855    -0.187    mclk_OBUF
    SLICE_X39Y34         FDRE                                         r  current_note_reg[1]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.265ns (18.776%)  route 1.148ns (81.224%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=1, routed)           0.753     0.974    start_IBUF
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.019 r  current_note[7]_i_1/O
                         net (fo=16, routed)          0.395     1.414    current_note
    SLICE_X39Y36         FDRE                                         r  current_note_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.856    -0.186    mclk_OBUF
    SLICE_X39Y36         FDRE                                         r  current_note_reg[2]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            current_note_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_combined_clock_gen  {rise@0.000ns fall@40.678ns period=81.356ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.265ns (18.776%)  route 1.148ns (81.224%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  start_IBUF_inst/O
                         net (fo=1, routed)           0.753     0.974    start_IBUF
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.019 r  current_note[7]_i_1/O
                         net (fo=16, routed)          0.395     1.414    current_note
    SLICE_X39Y36         FDRE                                         r  current_note_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_combined_clock_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    clk_gen/inst/clk_in1_combined_clock_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    clk_gen/inst/clk_out1_combined_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  clk_gen/inst/clkout1_buf/O
                         net (fo=60, routed)          0.856    -0.186    mclk_OBUF
    SLICE_X39Y36         FDRE                                         r  current_note_reg[4]/C





