Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: contatore_modulo_4.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "contatore_modulo_4.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "contatore_modulo_4"
Output Format                      : NGC
Target Device                      : xc3s100e-5-tq144

---- Source Options
Top Module Name                    : contatore_modulo_4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/sav/full_adder_half/half_adder.vhdl" in Library work.
Architecture dataflow of Entity half_adder is up to date.
Compiling vhdl file "/home/sav/full_adder_half/full_adder_half.vhdl" in Library work.
Architecture register_transfer of Entity full_adder_half is up to date.
Compiling vhdl file "/home/sav/ASE/registro/flip_flop_rising_edge.vhd" in Library work.
Architecture behavioral of Entity flip_flop_rising_edge is up to date.
Compiling vhdl file "/home/sav/ASE/RippleCarryAdder/RippleCarryAdder.vhd" in Library work.
Architecture structural of Entity ripplecarryadder is up to date.
Compiling vhdl file "/home/sav/ASE/contatore_modulo_4/contatore_modulo_4.vhd" in Library work.
Architecture structural of Entity contatore_modulo_4 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <contatore_modulo_4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <flip_flop_rising_edge> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RippleCarryAdder> in library <work> (architecture <structural>) with generics.
	N = 2

Analyzing hierarchy for entity <full_adder_half> in library <work> (architecture <register_transfer>).

Analyzing hierarchy for entity <half_adder> in library <work> (architecture <dataflow>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <contatore_modulo_4> in library <work> (Architecture <structural>).
Entity <contatore_modulo_4> analyzed. Unit <contatore_modulo_4> generated.

Analyzing Entity <flip_flop_rising_edge> in library <work> (Architecture <behavioral>).
Entity <flip_flop_rising_edge> analyzed. Unit <flip_flop_rising_edge> generated.

Analyzing generic Entity <RippleCarryAdder> in library <work> (Architecture <structural>).
	N = 2
Entity <RippleCarryAdder> analyzed. Unit <RippleCarryAdder> generated.

Analyzing Entity <full_adder_half> in library <work> (Architecture <register_transfer>).
Entity <full_adder_half> analyzed. Unit <full_adder_half> generated.

Analyzing Entity <half_adder> in library <work> (Architecture <dataflow>).
Entity <half_adder> analyzed. Unit <half_adder> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <flip_flop_rising_edge>.
    Related source file is "/home/sav/ASE/registro/flip_flop_rising_edge.vhd".
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <flip_flop_rising_edge> synthesized.


Synthesizing Unit <half_adder>.
    Related source file is "/home/sav/full_adder_half/half_adder.vhdl".
    Found 1-bit xor2 for signal <S>.
Unit <half_adder> synthesized.


Synthesizing Unit <full_adder_half>.
    Related source file is "/home/sav/full_adder_half/full_adder_half.vhdl".
Unit <full_adder_half> synthesized.


Synthesizing Unit <RippleCarryAdder>.
    Related source file is "/home/sav/ASE/RippleCarryAdder/RippleCarryAdder.vhd".
WARNING:Xst:653 - Signal <carry_rappresentation> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <RippleCarryAdder> synthesized.


Synthesizing Unit <contatore_modulo_4>.
    Related source file is "/home/sav/ASE/contatore_modulo_4/contatore_modulo_4.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <l_c> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <a2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit register for signal <s1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <contatore_modulo_4> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 1-bit register                                        : 2
 2-bit register                                        : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <contatore_modulo_4> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block contatore_modulo_4, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : contatore_modulo_4.ngr
Top Level Output File Name         : contatore_modulo_4
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 7

Cell Usage :
# BELS                             : 4
#      INV                         : 3
#      LUT2                        : 1
# FlipFlops/Latches                : 4
#      FD_1                        : 2
#      FDE                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 1
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-5 

 Number of Slices:                        2  out of    960     0%  
 Number of Slice Flip Flops:              4  out of   1920     0%  
 Number of 4 input LUTs:                  4  out of   1920     0%  
 Number of IOs:                           7
 Number of bonded IOBs:                   6  out of    108     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.262ns (Maximum Frequency: 234.637MHz)
   Minimum input arrival time before clock: 1.969ns
   Maximum output required time after clock: 5.103ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.262ns (frequency: 234.637MHz)
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            s1_0 (FF)
  Destination:       flip_flop_1/temp (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: s1_0 to flip_flop_1/temp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.514   0.380  s1_0 (s1_0)
     INV:I->O              1   0.612   0.357  flip_flop_1/temp_and00011_INV_0 (flip_flop_1/temp_and0001)
     FDE:D                     0.268          flip_flop_1/temp
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.969ns (Levels of Logic = 1)
  Source:            enable (PAD)
  Destination:       flip_flop_2/temp (FF)
  Destination Clock: clk rising

  Data Path: enable to flip_flop_2/temp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.380  enable_IBUF (enable_IBUF)
     FDE:CE                    0.483          flip_flop_2/temp
    ----------------------------------------
    Total                      1.969ns (1.589ns logic, 0.380ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.103ns (Levels of Logic = 2)
  Source:            flip_flop_2/temp (FF)
  Destination:       notq<1> (PAD)
  Source Clock:      clk rising

  Data Path: flip_flop_2/temp to notq<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.514   0.451  flip_flop_2/temp (flip_flop_2/temp)
     INV:I->O              1   0.612   0.357  flip_flop_2/notq1_INV_0 (notq_1_OBUF)
     OBUF:I->O                 3.169          notq_1_OBUF (notq<1>)
    ----------------------------------------
    Total                      5.103ns (4.295ns logic, 0.808ns route)
                                       (84.2% logic, 15.8% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 2.96 secs
 
--> 


Total memory usage is 509808 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

