$date
	Sat Dec 22 23:00:56 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 4 ! C_BE [3:0] $end
$var wire 32 " d [31:0] $end
$var wire 1 # req $end
$var wire 1 $ irdy $end
$var wire 1 % frame $end
$var reg 32 & AD [31:0] $end
$var reg 4 ' BE [3:0] $end
$var reg 2 ( address [1:0] $end
$var reg 1 ) clk $end
$var reg 1 * devsel $end
$var reg 1 + force_req $end
$var reg 1 , gnt $end
$var reg 1 - rd_wr $end
$var reg 1 . trdy $end
$scope module device $end
$var wire 32 / AD [31:0] $end
$var wire 4 0 BE [3:0] $end
$var wire 4 1 C_BE [3:0] $end
$var wire 1 ) clk $end
$var wire 2 2 devaddress [1:0] $end
$var wire 1 * devsel $end
$var wire 1 + force_req $end
$var wire 1 , gnt $end
$var wire 32 3 mem1 [31:0] $end
$var wire 32 4 mem2 [31:0] $end
$var wire 32 5 mem3 [31:0] $end
$var wire 32 6 mem4 [31:0] $end
$var wire 1 - rd_wr $end
$var wire 1 . trdy $end
$var wire 3 7 state [2:0] $end
$var wire 1 # req $end
$var wire 1 $ irdy $end
$var wire 1 8 freq_pending $end
$var wire 1 % frame $end
$var wire 1 9 ffinished $end
$var wire 1 : fend_count $end
$var wire 1 ; fcount $end
$var reg 1 < bus_is_mine $end
$var reg 2 = counter [1:0] $end
$var reg 3 > mp [2:0] $end
$scope module sm $end
$var wire 1 ) clk $end
$var wire 1 * devsel $end
$var wire 1 + force_req $end
$var wire 1 % frame $end
$var wire 1 , gnt $end
$var wire 1 $ irdy $end
$var wire 1 # req $end
$var wire 1 . trdy $end
$var reg 1 ; fcount $end
$var reg 1 : fend_count $end
$var reg 1 9 ffinished $end
$var reg 1 ? fgnt $end
$var reg 1 8 freq_pending $end
$var reg 3 @ next_state [2:0] $end
$var reg 3 A state [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 A
b0 @
x?
bx >
bx =
x<
x;
x:
x9
x8
b0 7
bx 6
bx 5
bx 4
bx 3
bx 2
bz 1
bx 0
bz /
1.
x-
1,
0+
1*
0)
bx (
bx '
bz &
x%
z$
x#
bz "
bz !
$end
#1
b0 >
1)
#2
0)
#3
1)
#4
1#
z%
0<
1;
0:
b0 =
0)
b1 (
b1 2
1+
#5
1)
#6
08
b1 =
0)
#7
1)
#8
b10 =
0)
#9
1)
#10
0#
1:
0;
b11 =
0)
bz (
bz 2
0+
#11
1)
#12
b1 @
1?
0)
0,
#13
1)
#14
b10 @
1#
0%
b1 "
b1 /
1<
18
0?
b1 7
b1 A
0)
1,
#15
1)
#16
0$
bz "
bz /
09
08
b10 7
b10 A
0)
#17
1)
#18
b11 7
b11 A
b11 @
0)
b10101010101010101010101010101010 "
b10101010101010101010101010101010 /
b10101010101010101010101010101010 &
0*
0.
#19
b10101010101010101010101010101010 3
1)
#20
b1 >
b10 =
0)
b10111011101110111011101110111011 "
b10111011101110111011101110111011 /
b10111011101110111011101110111011 &
#21
b10111011101110111011101110111011 4
1)
#22
b10 >
b101 @
1%
b1 =
0)
#23
b10111011101110111011101110111011 5
1)
#24
1$
z%
b0 @
b101 7
b101 A
b11 >
b0 =
0)
#25
1)
#26
z$
0<
19
b0 7
b0 A
0)
#27
b0 >
1)
#28
0)
#29
1)
#30
0)
