
MicroReader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ce8  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000318  08007e70  08007e70  00017e70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08008188  08008188  00018188  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800818c  0800818c  0001818c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000278  20000000  08008190  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020278  2**0
                  CONTENTS
  7 .bss          000169dc  20000278  20000278  00020278  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20016c54  20016c54  00020278  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020278  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001bc3b  00000000  00000000  000202a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003448  00000000  00000000  0003bee3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000010d8  00000000  00000000  0003f330  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000f70  00000000  00000000  00040408  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00007f16  00000000  00000000  00041378  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004c43  00000000  00000000  0004928e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004ded1  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00005064  00000000  00000000  0004df50  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00052fb4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000278 	.word	0x20000278
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007e58 	.word	0x08007e58

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000027c 	.word	0x2000027c
 80001c4:	08007e58 	.word	0x08007e58

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <strlen>:
 80001dc:	4603      	mov	r3, r0
 80001de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e2:	2a00      	cmp	r2, #0
 80001e4:	d1fb      	bne.n	80001de <strlen+0x2>
 80001e6:	1a18      	subs	r0, r3, r0
 80001e8:	3801      	subs	r0, #1
 80001ea:	4770      	bx	lr

080001ec <__aeabi_drsub>:
 80001ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f0:	e002      	b.n	80001f8 <__adddf3>
 80001f2:	bf00      	nop

080001f4 <__aeabi_dsub>:
 80001f4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001f8 <__adddf3>:
 80001f8:	b530      	push	{r4, r5, lr}
 80001fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000202:	ea94 0f05 	teq	r4, r5
 8000206:	bf08      	it	eq
 8000208:	ea90 0f02 	teqeq	r0, r2
 800020c:	bf1f      	itttt	ne
 800020e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000212:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000216:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021e:	f000 80e2 	beq.w	80003e6 <__adddf3+0x1ee>
 8000222:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000226:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022a:	bfb8      	it	lt
 800022c:	426d      	neglt	r5, r5
 800022e:	dd0c      	ble.n	800024a <__adddf3+0x52>
 8000230:	442c      	add	r4, r5
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	ea82 0000 	eor.w	r0, r2, r0
 800023e:	ea83 0101 	eor.w	r1, r3, r1
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	2d36      	cmp	r5, #54	; 0x36
 800024c:	bf88      	it	hi
 800024e:	bd30      	pophi	{r4, r5, pc}
 8000250:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000254:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000258:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800025c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x70>
 8000262:	4240      	negs	r0, r0
 8000264:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000268:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800026c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000270:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x84>
 8000276:	4252      	negs	r2, r2
 8000278:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800027c:	ea94 0f05 	teq	r4, r5
 8000280:	f000 80a7 	beq.w	80003d2 <__adddf3+0x1da>
 8000284:	f1a4 0401 	sub.w	r4, r4, #1
 8000288:	f1d5 0e20 	rsbs	lr, r5, #32
 800028c:	db0d      	blt.n	80002aa <__adddf3+0xb2>
 800028e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000292:	fa22 f205 	lsr.w	r2, r2, r5
 8000296:	1880      	adds	r0, r0, r2
 8000298:	f141 0100 	adc.w	r1, r1, #0
 800029c:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a0:	1880      	adds	r0, r0, r2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	4159      	adcs	r1, r3
 80002a8:	e00e      	b.n	80002c8 <__adddf3+0xd0>
 80002aa:	f1a5 0520 	sub.w	r5, r5, #32
 80002ae:	f10e 0e20 	add.w	lr, lr, #32
 80002b2:	2a01      	cmp	r2, #1
 80002b4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b8:	bf28      	it	cs
 80002ba:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	18c0      	adds	r0, r0, r3
 80002c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002cc:	d507      	bpl.n	80002de <__adddf3+0xe6>
 80002ce:	f04f 0e00 	mov.w	lr, #0
 80002d2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002da:	eb6e 0101 	sbc.w	r1, lr, r1
 80002de:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e2:	d31b      	bcc.n	800031c <__adddf3+0x124>
 80002e4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002e8:	d30c      	bcc.n	8000304 <__adddf3+0x10c>
 80002ea:	0849      	lsrs	r1, r1, #1
 80002ec:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f4:	f104 0401 	add.w	r4, r4, #1
 80002f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002fc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000300:	f080 809a 	bcs.w	8000438 <__adddf3+0x240>
 8000304:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000308:	bf08      	it	eq
 800030a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030e:	f150 0000 	adcs.w	r0, r0, #0
 8000312:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000316:	ea41 0105 	orr.w	r1, r1, r5
 800031a:	bd30      	pop	{r4, r5, pc}
 800031c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000320:	4140      	adcs	r0, r0
 8000322:	eb41 0101 	adc.w	r1, r1, r1
 8000326:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032a:	f1a4 0401 	sub.w	r4, r4, #1
 800032e:	d1e9      	bne.n	8000304 <__adddf3+0x10c>
 8000330:	f091 0f00 	teq	r1, #0
 8000334:	bf04      	itt	eq
 8000336:	4601      	moveq	r1, r0
 8000338:	2000      	moveq	r0, #0
 800033a:	fab1 f381 	clz	r3, r1
 800033e:	bf08      	it	eq
 8000340:	3320      	addeq	r3, #32
 8000342:	f1a3 030b 	sub.w	r3, r3, #11
 8000346:	f1b3 0220 	subs.w	r2, r3, #32
 800034a:	da0c      	bge.n	8000366 <__adddf3+0x16e>
 800034c:	320c      	adds	r2, #12
 800034e:	dd08      	ble.n	8000362 <__adddf3+0x16a>
 8000350:	f102 0c14 	add.w	ip, r2, #20
 8000354:	f1c2 020c 	rsb	r2, r2, #12
 8000358:	fa01 f00c 	lsl.w	r0, r1, ip
 800035c:	fa21 f102 	lsr.w	r1, r1, r2
 8000360:	e00c      	b.n	800037c <__adddf3+0x184>
 8000362:	f102 0214 	add.w	r2, r2, #20
 8000366:	bfd8      	it	le
 8000368:	f1c2 0c20 	rsble	ip, r2, #32
 800036c:	fa01 f102 	lsl.w	r1, r1, r2
 8000370:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000374:	bfdc      	itt	le
 8000376:	ea41 010c 	orrle.w	r1, r1, ip
 800037a:	4090      	lslle	r0, r2
 800037c:	1ae4      	subs	r4, r4, r3
 800037e:	bfa2      	ittt	ge
 8000380:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000384:	4329      	orrge	r1, r5
 8000386:	bd30      	popge	{r4, r5, pc}
 8000388:	ea6f 0404 	mvn.w	r4, r4
 800038c:	3c1f      	subs	r4, #31
 800038e:	da1c      	bge.n	80003ca <__adddf3+0x1d2>
 8000390:	340c      	adds	r4, #12
 8000392:	dc0e      	bgt.n	80003b2 <__adddf3+0x1ba>
 8000394:	f104 0414 	add.w	r4, r4, #20
 8000398:	f1c4 0220 	rsb	r2, r4, #32
 800039c:	fa20 f004 	lsr.w	r0, r0, r4
 80003a0:	fa01 f302 	lsl.w	r3, r1, r2
 80003a4:	ea40 0003 	orr.w	r0, r0, r3
 80003a8:	fa21 f304 	lsr.w	r3, r1, r4
 80003ac:	ea45 0103 	orr.w	r1, r5, r3
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	f1c4 040c 	rsb	r4, r4, #12
 80003b6:	f1c4 0220 	rsb	r2, r4, #32
 80003ba:	fa20 f002 	lsr.w	r0, r0, r2
 80003be:	fa01 f304 	lsl.w	r3, r1, r4
 80003c2:	ea40 0003 	orr.w	r0, r0, r3
 80003c6:	4629      	mov	r1, r5
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	fa21 f004 	lsr.w	r0, r1, r4
 80003ce:	4629      	mov	r1, r5
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	f094 0f00 	teq	r4, #0
 80003d6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003da:	bf06      	itte	eq
 80003dc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e0:	3401      	addeq	r4, #1
 80003e2:	3d01      	subne	r5, #1
 80003e4:	e74e      	b.n	8000284 <__adddf3+0x8c>
 80003e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ea:	bf18      	it	ne
 80003ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f0:	d029      	beq.n	8000446 <__adddf3+0x24e>
 80003f2:	ea94 0f05 	teq	r4, r5
 80003f6:	bf08      	it	eq
 80003f8:	ea90 0f02 	teqeq	r0, r2
 80003fc:	d005      	beq.n	800040a <__adddf3+0x212>
 80003fe:	ea54 0c00 	orrs.w	ip, r4, r0
 8000402:	bf04      	itt	eq
 8000404:	4619      	moveq	r1, r3
 8000406:	4610      	moveq	r0, r2
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	ea91 0f03 	teq	r1, r3
 800040e:	bf1e      	ittt	ne
 8000410:	2100      	movne	r1, #0
 8000412:	2000      	movne	r0, #0
 8000414:	bd30      	popne	{r4, r5, pc}
 8000416:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041a:	d105      	bne.n	8000428 <__adddf3+0x230>
 800041c:	0040      	lsls	r0, r0, #1
 800041e:	4149      	adcs	r1, r1
 8000420:	bf28      	it	cs
 8000422:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000426:	bd30      	pop	{r4, r5, pc}
 8000428:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800042c:	bf3c      	itt	cc
 800042e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000432:	bd30      	popcc	{r4, r5, pc}
 8000434:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000438:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800043c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000440:	f04f 0000 	mov.w	r0, #0
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044a:	bf1a      	itte	ne
 800044c:	4619      	movne	r1, r3
 800044e:	4610      	movne	r0, r2
 8000450:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000454:	bf1c      	itt	ne
 8000456:	460b      	movne	r3, r1
 8000458:	4602      	movne	r2, r0
 800045a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045e:	bf06      	itte	eq
 8000460:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000464:	ea91 0f03 	teqeq	r1, r3
 8000468:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	bf00      	nop

08000470 <__aeabi_ui2d>:
 8000470:	f090 0f00 	teq	r0, #0
 8000474:	bf04      	itt	eq
 8000476:	2100      	moveq	r1, #0
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000480:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000484:	f04f 0500 	mov.w	r5, #0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e750      	b.n	8000330 <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_i2d>:
 8000490:	f090 0f00 	teq	r0, #0
 8000494:	bf04      	itt	eq
 8000496:	2100      	moveq	r1, #0
 8000498:	4770      	bxeq	lr
 800049a:	b530      	push	{r4, r5, lr}
 800049c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004a8:	bf48      	it	mi
 80004aa:	4240      	negmi	r0, r0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e73e      	b.n	8000330 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_f2d>:
 80004b4:	0042      	lsls	r2, r0, #1
 80004b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80004be:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c2:	bf1f      	itttt	ne
 80004c4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004c8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004cc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d0:	4770      	bxne	lr
 80004d2:	f092 0f00 	teq	r2, #0
 80004d6:	bf14      	ite	ne
 80004d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004ec:	e720      	b.n	8000330 <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_ul2d>:
 80004f0:	ea50 0201 	orrs.w	r2, r0, r1
 80004f4:	bf08      	it	eq
 80004f6:	4770      	bxeq	lr
 80004f8:	b530      	push	{r4, r5, lr}
 80004fa:	f04f 0500 	mov.w	r5, #0
 80004fe:	e00a      	b.n	8000516 <__aeabi_l2d+0x16>

08000500 <__aeabi_l2d>:
 8000500:	ea50 0201 	orrs.w	r2, r0, r1
 8000504:	bf08      	it	eq
 8000506:	4770      	bxeq	lr
 8000508:	b530      	push	{r4, r5, lr}
 800050a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800050e:	d502      	bpl.n	8000516 <__aeabi_l2d+0x16>
 8000510:	4240      	negs	r0, r0
 8000512:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000516:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800051a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800051e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000522:	f43f aedc 	beq.w	80002de <__adddf3+0xe6>
 8000526:	f04f 0203 	mov.w	r2, #3
 800052a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052e:	bf18      	it	ne
 8000530:	3203      	addne	r2, #3
 8000532:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000536:	bf18      	it	ne
 8000538:	3203      	addne	r2, #3
 800053a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053e:	f1c2 0320 	rsb	r3, r2, #32
 8000542:	fa00 fc03 	lsl.w	ip, r0, r3
 8000546:	fa20 f002 	lsr.w	r0, r0, r2
 800054a:	fa01 fe03 	lsl.w	lr, r1, r3
 800054e:	ea40 000e 	orr.w	r0, r0, lr
 8000552:	fa21 f102 	lsr.w	r1, r1, r2
 8000556:	4414      	add	r4, r2
 8000558:	e6c1      	b.n	80002de <__adddf3+0xe6>
 800055a:	bf00      	nop

0800055c <__aeabi_dmul>:
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000562:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000566:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800056a:	bf1d      	ittte	ne
 800056c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000570:	ea94 0f0c 	teqne	r4, ip
 8000574:	ea95 0f0c 	teqne	r5, ip
 8000578:	f000 f8de 	bleq	8000738 <__aeabi_dmul+0x1dc>
 800057c:	442c      	add	r4, r5
 800057e:	ea81 0603 	eor.w	r6, r1, r3
 8000582:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000586:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800058a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800058e:	bf18      	it	ne
 8000590:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000594:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000598:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800059c:	d038      	beq.n	8000610 <__aeabi_dmul+0xb4>
 800059e:	fba0 ce02 	umull	ip, lr, r0, r2
 80005a2:	f04f 0500 	mov.w	r5, #0
 80005a6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005aa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ae:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005b2:	f04f 0600 	mov.w	r6, #0
 80005b6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ba:	f09c 0f00 	teq	ip, #0
 80005be:	bf18      	it	ne
 80005c0:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005c8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005cc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005d0:	d204      	bcs.n	80005dc <__aeabi_dmul+0x80>
 80005d2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005d6:	416d      	adcs	r5, r5
 80005d8:	eb46 0606 	adc.w	r6, r6, r6
 80005dc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005ec:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f4:	bf88      	it	hi
 80005f6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005fa:	d81e      	bhi.n	800063a <__aeabi_dmul+0xde>
 80005fc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000600:	bf08      	it	eq
 8000602:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000606:	f150 0000 	adcs.w	r0, r0, #0
 800060a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060e:	bd70      	pop	{r4, r5, r6, pc}
 8000610:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000614:	ea46 0101 	orr.w	r1, r6, r1
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	ea81 0103 	eor.w	r1, r1, r3
 8000620:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000624:	bfc2      	ittt	gt
 8000626:	ebd4 050c 	rsbsgt	r5, r4, ip
 800062a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800062e:	bd70      	popgt	{r4, r5, r6, pc}
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f04f 0e00 	mov.w	lr, #0
 8000638:	3c01      	subs	r4, #1
 800063a:	f300 80ab 	bgt.w	8000794 <__aeabi_dmul+0x238>
 800063e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000642:	bfde      	ittt	le
 8000644:	2000      	movle	r0, #0
 8000646:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800064a:	bd70      	pople	{r4, r5, r6, pc}
 800064c:	f1c4 0400 	rsb	r4, r4, #0
 8000650:	3c20      	subs	r4, #32
 8000652:	da35      	bge.n	80006c0 <__aeabi_dmul+0x164>
 8000654:	340c      	adds	r4, #12
 8000656:	dc1b      	bgt.n	8000690 <__aeabi_dmul+0x134>
 8000658:	f104 0414 	add.w	r4, r4, #20
 800065c:	f1c4 0520 	rsb	r5, r4, #32
 8000660:	fa00 f305 	lsl.w	r3, r0, r5
 8000664:	fa20 f004 	lsr.w	r0, r0, r4
 8000668:	fa01 f205 	lsl.w	r2, r1, r5
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000674:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000678:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800067c:	fa21 f604 	lsr.w	r6, r1, r4
 8000680:	eb42 0106 	adc.w	r1, r2, r6
 8000684:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000688:	bf08      	it	eq
 800068a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068e:	bd70      	pop	{r4, r5, r6, pc}
 8000690:	f1c4 040c 	rsb	r4, r4, #12
 8000694:	f1c4 0520 	rsb	r5, r4, #32
 8000698:	fa00 f304 	lsl.w	r3, r0, r4
 800069c:	fa20 f005 	lsr.w	r0, r0, r5
 80006a0:	fa01 f204 	lsl.w	r2, r1, r4
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	f141 0100 	adc.w	r1, r1, #0
 80006b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b8:	bf08      	it	eq
 80006ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006be:	bd70      	pop	{r4, r5, r6, pc}
 80006c0:	f1c4 0520 	rsb	r5, r4, #32
 80006c4:	fa00 f205 	lsl.w	r2, r0, r5
 80006c8:	ea4e 0e02 	orr.w	lr, lr, r2
 80006cc:	fa20 f304 	lsr.w	r3, r0, r4
 80006d0:	fa01 f205 	lsl.w	r2, r1, r5
 80006d4:	ea43 0302 	orr.w	r3, r3, r2
 80006d8:	fa21 f004 	lsr.w	r0, r1, r4
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	fa21 f204 	lsr.w	r2, r1, r4
 80006e4:	ea20 0002 	bic.w	r0, r0, r2
 80006e8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f0:	bf08      	it	eq
 80006f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f6:	bd70      	pop	{r4, r5, r6, pc}
 80006f8:	f094 0f00 	teq	r4, #0
 80006fc:	d10f      	bne.n	800071e <__aeabi_dmul+0x1c2>
 80006fe:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000702:	0040      	lsls	r0, r0, #1
 8000704:	eb41 0101 	adc.w	r1, r1, r1
 8000708:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800070c:	bf08      	it	eq
 800070e:	3c01      	subeq	r4, #1
 8000710:	d0f7      	beq.n	8000702 <__aeabi_dmul+0x1a6>
 8000712:	ea41 0106 	orr.w	r1, r1, r6
 8000716:	f095 0f00 	teq	r5, #0
 800071a:	bf18      	it	ne
 800071c:	4770      	bxne	lr
 800071e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000722:	0052      	lsls	r2, r2, #1
 8000724:	eb43 0303 	adc.w	r3, r3, r3
 8000728:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800072c:	bf08      	it	eq
 800072e:	3d01      	subeq	r5, #1
 8000730:	d0f7      	beq.n	8000722 <__aeabi_dmul+0x1c6>
 8000732:	ea43 0306 	orr.w	r3, r3, r6
 8000736:	4770      	bx	lr
 8000738:	ea94 0f0c 	teq	r4, ip
 800073c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000740:	bf18      	it	ne
 8000742:	ea95 0f0c 	teqne	r5, ip
 8000746:	d00c      	beq.n	8000762 <__aeabi_dmul+0x206>
 8000748:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074c:	bf18      	it	ne
 800074e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000752:	d1d1      	bne.n	80006f8 <__aeabi_dmul+0x19c>
 8000754:	ea81 0103 	eor.w	r1, r1, r3
 8000758:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800075c:	f04f 0000 	mov.w	r0, #0
 8000760:	bd70      	pop	{r4, r5, r6, pc}
 8000762:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000766:	bf06      	itte	eq
 8000768:	4610      	moveq	r0, r2
 800076a:	4619      	moveq	r1, r3
 800076c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000770:	d019      	beq.n	80007a6 <__aeabi_dmul+0x24a>
 8000772:	ea94 0f0c 	teq	r4, ip
 8000776:	d102      	bne.n	800077e <__aeabi_dmul+0x222>
 8000778:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800077c:	d113      	bne.n	80007a6 <__aeabi_dmul+0x24a>
 800077e:	ea95 0f0c 	teq	r5, ip
 8000782:	d105      	bne.n	8000790 <__aeabi_dmul+0x234>
 8000784:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000788:	bf1c      	itt	ne
 800078a:	4610      	movne	r0, r2
 800078c:	4619      	movne	r1, r3
 800078e:	d10a      	bne.n	80007a6 <__aeabi_dmul+0x24a>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007aa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ae:	bd70      	pop	{r4, r5, r6, pc}

080007b0 <__aeabi_ddiv>:
 80007b0:	b570      	push	{r4, r5, r6, lr}
 80007b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007be:	bf1d      	ittte	ne
 80007c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c4:	ea94 0f0c 	teqne	r4, ip
 80007c8:	ea95 0f0c 	teqne	r5, ip
 80007cc:	f000 f8a7 	bleq	800091e <__aeabi_ddiv+0x16e>
 80007d0:	eba4 0405 	sub.w	r4, r4, r5
 80007d4:	ea81 0e03 	eor.w	lr, r1, r3
 80007d8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e0:	f000 8088 	beq.w	80008f4 <__aeabi_ddiv+0x144>
 80007e4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007ec:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007fc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000800:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000804:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000808:	429d      	cmp	r5, r3
 800080a:	bf08      	it	eq
 800080c:	4296      	cmpeq	r6, r2
 800080e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000812:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000816:	d202      	bcs.n	800081e <__aeabi_ddiv+0x6e>
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	1ab6      	subs	r6, r6, r2
 8000820:	eb65 0503 	sbc.w	r5, r5, r3
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800082e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000832:	ebb6 0e02 	subs.w	lr, r6, r2
 8000836:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083a:	bf22      	ittt	cs
 800083c:	1ab6      	subcs	r6, r6, r2
 800083e:	4675      	movcs	r5, lr
 8000840:	ea40 000c 	orrcs.w	r0, r0, ip
 8000844:	085b      	lsrs	r3, r3, #1
 8000846:	ea4f 0232 	mov.w	r2, r2, rrx
 800084a:	ebb6 0e02 	subs.w	lr, r6, r2
 800084e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000852:	bf22      	ittt	cs
 8000854:	1ab6      	subcs	r6, r6, r2
 8000856:	4675      	movcs	r5, lr
 8000858:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	ebb6 0e02 	subs.w	lr, r6, r2
 8000866:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086a:	bf22      	ittt	cs
 800086c:	1ab6      	subcs	r6, r6, r2
 800086e:	4675      	movcs	r5, lr
 8000870:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	ebb6 0e02 	subs.w	lr, r6, r2
 800087e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000882:	bf22      	ittt	cs
 8000884:	1ab6      	subcs	r6, r6, r2
 8000886:	4675      	movcs	r5, lr
 8000888:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800088c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000890:	d018      	beq.n	80008c4 <__aeabi_ddiv+0x114>
 8000892:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000896:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800089a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800089e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008a2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008a6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008aa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ae:	d1c0      	bne.n	8000832 <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	d10b      	bne.n	80008ce <__aeabi_ddiv+0x11e>
 80008b6:	ea41 0100 	orr.w	r1, r1, r0
 80008ba:	f04f 0000 	mov.w	r0, #0
 80008be:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008c2:	e7b6      	b.n	8000832 <__aeabi_ddiv+0x82>
 80008c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c8:	bf04      	itt	eq
 80008ca:	4301      	orreq	r1, r0
 80008cc:	2000      	moveq	r0, #0
 80008ce:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008d2:	bf88      	it	hi
 80008d4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008d8:	f63f aeaf 	bhi.w	800063a <__aeabi_dmul+0xde>
 80008dc:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e0:	bf04      	itt	eq
 80008e2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ea:	f150 0000 	adcs.w	r0, r0, #0
 80008ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008f2:	bd70      	pop	{r4, r5, r6, pc}
 80008f4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008f8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008fc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000900:	bfc2      	ittt	gt
 8000902:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000906:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800090a:	bd70      	popgt	{r4, r5, r6, pc}
 800090c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000910:	f04f 0e00 	mov.w	lr, #0
 8000914:	3c01      	subs	r4, #1
 8000916:	e690      	b.n	800063a <__aeabi_dmul+0xde>
 8000918:	ea45 0e06 	orr.w	lr, r5, r6
 800091c:	e68d      	b.n	800063a <__aeabi_dmul+0xde>
 800091e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000922:	ea94 0f0c 	teq	r4, ip
 8000926:	bf08      	it	eq
 8000928:	ea95 0f0c 	teqeq	r5, ip
 800092c:	f43f af3b 	beq.w	80007a6 <__aeabi_dmul+0x24a>
 8000930:	ea94 0f0c 	teq	r4, ip
 8000934:	d10a      	bne.n	800094c <__aeabi_ddiv+0x19c>
 8000936:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800093a:	f47f af34 	bne.w	80007a6 <__aeabi_dmul+0x24a>
 800093e:	ea95 0f0c 	teq	r5, ip
 8000942:	f47f af25 	bne.w	8000790 <__aeabi_dmul+0x234>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e72c      	b.n	80007a6 <__aeabi_dmul+0x24a>
 800094c:	ea95 0f0c 	teq	r5, ip
 8000950:	d106      	bne.n	8000960 <__aeabi_ddiv+0x1b0>
 8000952:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000956:	f43f aefd 	beq.w	8000754 <__aeabi_dmul+0x1f8>
 800095a:	4610      	mov	r0, r2
 800095c:	4619      	mov	r1, r3
 800095e:	e722      	b.n	80007a6 <__aeabi_dmul+0x24a>
 8000960:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000964:	bf18      	it	ne
 8000966:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800096a:	f47f aec5 	bne.w	80006f8 <__aeabi_dmul+0x19c>
 800096e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000972:	f47f af0d 	bne.w	8000790 <__aeabi_dmul+0x234>
 8000976:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800097a:	f47f aeeb 	bne.w	8000754 <__aeabi_dmul+0x1f8>
 800097e:	e712      	b.n	80007a6 <__aeabi_dmul+0x24a>

08000980 <__gedf2>:
 8000980:	f04f 3cff 	mov.w	ip, #4294967295
 8000984:	e006      	b.n	8000994 <__cmpdf2+0x4>
 8000986:	bf00      	nop

08000988 <__ledf2>:
 8000988:	f04f 0c01 	mov.w	ip, #1
 800098c:	e002      	b.n	8000994 <__cmpdf2+0x4>
 800098e:	bf00      	nop

08000990 <__cmpdf2>:
 8000990:	f04f 0c01 	mov.w	ip, #1
 8000994:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000998:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800099c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a4:	bf18      	it	ne
 80009a6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009aa:	d01b      	beq.n	80009e4 <__cmpdf2+0x54>
 80009ac:	b001      	add	sp, #4
 80009ae:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009b2:	bf0c      	ite	eq
 80009b4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009b8:	ea91 0f03 	teqne	r1, r3
 80009bc:	bf02      	ittt	eq
 80009be:	ea90 0f02 	teqeq	r0, r2
 80009c2:	2000      	moveq	r0, #0
 80009c4:	4770      	bxeq	lr
 80009c6:	f110 0f00 	cmn.w	r0, #0
 80009ca:	ea91 0f03 	teq	r1, r3
 80009ce:	bf58      	it	pl
 80009d0:	4299      	cmppl	r1, r3
 80009d2:	bf08      	it	eq
 80009d4:	4290      	cmpeq	r0, r2
 80009d6:	bf2c      	ite	cs
 80009d8:	17d8      	asrcs	r0, r3, #31
 80009da:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009de:	f040 0001 	orr.w	r0, r0, #1
 80009e2:	4770      	bx	lr
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	d102      	bne.n	80009f4 <__cmpdf2+0x64>
 80009ee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009f2:	d107      	bne.n	8000a04 <__cmpdf2+0x74>
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	d1d6      	bne.n	80009ac <__cmpdf2+0x1c>
 80009fe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a02:	d0d3      	beq.n	80009ac <__cmpdf2+0x1c>
 8000a04:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop

08000a0c <__aeabi_cdrcmple>:
 8000a0c:	4684      	mov	ip, r0
 8000a0e:	4610      	mov	r0, r2
 8000a10:	4662      	mov	r2, ip
 8000a12:	468c      	mov	ip, r1
 8000a14:	4619      	mov	r1, r3
 8000a16:	4663      	mov	r3, ip
 8000a18:	e000      	b.n	8000a1c <__aeabi_cdcmpeq>
 8000a1a:	bf00      	nop

08000a1c <__aeabi_cdcmpeq>:
 8000a1c:	b501      	push	{r0, lr}
 8000a1e:	f7ff ffb7 	bl	8000990 <__cmpdf2>
 8000a22:	2800      	cmp	r0, #0
 8000a24:	bf48      	it	mi
 8000a26:	f110 0f00 	cmnmi.w	r0, #0
 8000a2a:	bd01      	pop	{r0, pc}

08000a2c <__aeabi_dcmpeq>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff fff4 	bl	8000a1c <__aeabi_cdcmpeq>
 8000a34:	bf0c      	ite	eq
 8000a36:	2001      	moveq	r0, #1
 8000a38:	2000      	movne	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmplt>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffea 	bl	8000a1c <__aeabi_cdcmpeq>
 8000a48:	bf34      	ite	cc
 8000a4a:	2001      	movcc	r0, #1
 8000a4c:	2000      	movcs	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmple>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffe0 	bl	8000a1c <__aeabi_cdcmpeq>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpge>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffce 	bl	8000a0c <__aeabi_cdrcmple>
 8000a70:	bf94      	ite	ls
 8000a72:	2001      	movls	r0, #1
 8000a74:	2000      	movhi	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmpgt>:
 8000a7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a80:	f7ff ffc4 	bl	8000a0c <__aeabi_cdrcmple>
 8000a84:	bf34      	ite	cc
 8000a86:	2001      	movcc	r0, #1
 8000a88:	2000      	movcs	r0, #0
 8000a8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8e:	bf00      	nop

08000a90 <__aeabi_d2iz>:
 8000a90:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a94:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a98:	d215      	bcs.n	8000ac6 <__aeabi_d2iz+0x36>
 8000a9a:	d511      	bpl.n	8000ac0 <__aeabi_d2iz+0x30>
 8000a9c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aa0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000aa4:	d912      	bls.n	8000acc <__aeabi_d2iz+0x3c>
 8000aa6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aaa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ab2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ab6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aba:	bf18      	it	ne
 8000abc:	4240      	negne	r0, r0
 8000abe:	4770      	bx	lr
 8000ac0:	f04f 0000 	mov.w	r0, #0
 8000ac4:	4770      	bx	lr
 8000ac6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aca:	d105      	bne.n	8000ad8 <__aeabi_d2iz+0x48>
 8000acc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ad0:	bf08      	it	eq
 8000ad2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop

08000ae0 <__aeabi_d2uiz>:
 8000ae0:	004a      	lsls	r2, r1, #1
 8000ae2:	d211      	bcs.n	8000b08 <__aeabi_d2uiz+0x28>
 8000ae4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ae8:	d211      	bcs.n	8000b0e <__aeabi_d2uiz+0x2e>
 8000aea:	d50d      	bpl.n	8000b08 <__aeabi_d2uiz+0x28>
 8000aec:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000af0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000af4:	d40e      	bmi.n	8000b14 <__aeabi_d2uiz+0x34>
 8000af6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000afa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000afe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b02:	fa23 f002 	lsr.w	r0, r3, r2
 8000b06:	4770      	bx	lr
 8000b08:	f04f 0000 	mov.w	r0, #0
 8000b0c:	4770      	bx	lr
 8000b0e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b12:	d102      	bne.n	8000b1a <__aeabi_d2uiz+0x3a>
 8000b14:	f04f 30ff 	mov.w	r0, #4294967295
 8000b18:	4770      	bx	lr
 8000b1a:	f04f 0000 	mov.w	r0, #0
 8000b1e:	4770      	bx	lr

08000b20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b24:	4a0e      	ldr	r2, [pc, #56]	; (8000b60 <HAL_Init+0x40>)
 8000b26:	4b0e      	ldr	r3, [pc, #56]	; (8000b60 <HAL_Init+0x40>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b2e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b30:	4a0b      	ldr	r2, [pc, #44]	; (8000b60 <HAL_Init+0x40>)
 8000b32:	4b0b      	ldr	r3, [pc, #44]	; (8000b60 <HAL_Init+0x40>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b3a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b3c:	4a08      	ldr	r2, [pc, #32]	; (8000b60 <HAL_Init+0x40>)
 8000b3e:	4b08      	ldr	r3, [pc, #32]	; (8000b60 <HAL_Init+0x40>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b46:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b48:	2003      	movs	r0, #3
 8000b4a:	f000 fb75 	bl	8001238 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b4e:	200f      	movs	r0, #15
 8000b50:	f000 f810 	bl	8000b74 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000b54:	f000 f806 	bl	8000b64 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000b58:	2300      	movs	r3, #0
}
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	40023c00 	.word	0x40023c00

08000b64 <HAL_MspInit>:
/**
  * @brief  Initializes the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8000b68:	bf00      	nop
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr
	...

08000b74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000b7c:	4b09      	ldr	r3, [pc, #36]	; (8000ba4 <HAL_InitTick+0x30>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a09      	ldr	r2, [pc, #36]	; (8000ba8 <HAL_InitTick+0x34>)
 8000b82:	fba2 2303 	umull	r2, r3, r2, r3
 8000b86:	099b      	lsrs	r3, r3, #6
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f000 fb98 	bl	80012be <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000b8e:	2200      	movs	r2, #0
 8000b90:	6879      	ldr	r1, [r7, #4]
 8000b92:	f04f 30ff 	mov.w	r0, #4294967295
 8000b96:	f000 fb5a 	bl	800124e <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 8000b9a:	2300      	movs	r3, #0
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	3708      	adds	r7, #8
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	200000a4 	.word	0x200000a4
 8000ba8:	10624dd3 	.word	0x10624dd3

08000bac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  uwTick++;
 8000bb0:	4b04      	ldr	r3, [pc, #16]	; (8000bc4 <HAL_IncTick+0x18>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	3301      	adds	r3, #1
 8000bb6:	4a03      	ldr	r2, [pc, #12]	; (8000bc4 <HAL_IncTick+0x18>)
 8000bb8:	6013      	str	r3, [r2, #0]
}
 8000bba:	bf00      	nop
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr
 8000bc4:	200002ec 	.word	0x200002ec

08000bc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  return uwTick;
 8000bcc:	4b03      	ldr	r3, [pc, #12]	; (8000bdc <HAL_GetTick+0x14>)
 8000bce:	681b      	ldr	r3, [r3, #0]
}
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop
 8000bdc:	200002ec 	.word	0x200002ec

08000be0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b084      	sub	sp, #16
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000be8:	f7ff ffee 	bl	8000bc8 <HAL_GetTick>
 8000bec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bf8:	d002      	beq.n	8000c00 <HAL_Delay+0x20>
  {
     wait++;
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	3301      	adds	r3, #1
 8000bfe:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000c00:	bf00      	nop
 8000c02:	f7ff ffe1 	bl	8000bc8 <HAL_GetTick>
 8000c06:	4602      	mov	r2, r0
 8000c08:	68bb      	ldr	r3, [r7, #8]
 8000c0a:	1ad2      	subs	r2, r2, r3
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	429a      	cmp	r2, r3
 8000c10:	d3f7      	bcc.n	8000c02 <HAL_Delay+0x22>
  {
  }
}
 8000c12:	bf00      	nop
 8000c14:	3710      	adds	r7, #16
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
	...

08000c1c <HAL_ADC_Start_IT>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	b085      	sub	sp, #20
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8000c24:	2300      	movs	r3, #0
 8000c26:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000c2e:	2b01      	cmp	r3, #1
 8000c30:	d101      	bne.n	8000c36 <HAL_ADC_Start_IT+0x1a>
 8000c32:	2302      	movs	r3, #2
 8000c34:	e093      	b.n	8000d5e <HAL_ADC_Start_IT+0x142>
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	2201      	movs	r2, #1
 8000c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	689b      	ldr	r3, [r3, #8]
 8000c44:	f003 0301 	and.w	r3, r3, #1
 8000c48:	2b01      	cmp	r3, #1
 8000c4a:	d018      	beq.n	8000c7e <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	687a      	ldr	r2, [r7, #4]
 8000c52:	6812      	ldr	r2, [r2, #0]
 8000c54:	6892      	ldr	r2, [r2, #8]
 8000c56:	f042 0201 	orr.w	r2, r2, #1
 8000c5a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000c5c:	4b43      	ldr	r3, [pc, #268]	; (8000d6c <HAL_ADC_Start_IT+0x150>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	4a43      	ldr	r2, [pc, #268]	; (8000d70 <HAL_ADC_Start_IT+0x154>)
 8000c62:	fba2 2303 	umull	r2, r3, r2, r3
 8000c66:	0c9a      	lsrs	r2, r3, #18
 8000c68:	4613      	mov	r3, r2
 8000c6a:	005b      	lsls	r3, r3, #1
 8000c6c:	4413      	add	r3, r2
 8000c6e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8000c70:	e002      	b.n	8000c78 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8000c72:	68bb      	ldr	r3, [r7, #8]
 8000c74:	3b01      	subs	r3, #1
 8000c76:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d1f9      	bne.n	8000c72 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	689b      	ldr	r3, [r3, #8]
 8000c84:	f003 0301 	and.w	r3, r3, #1
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d067      	beq.n	8000d5c <HAL_ADC_Start_IT+0x140>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c90:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000c94:	f023 0301 	bic.w	r3, r3, #1
 8000c98:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d007      	beq.n	8000cbe <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cb2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000cb6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cc2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d006      	beq.n	8000cd8 <HAL_ADC_Start_IT+0xbc>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cce:	f023 0206 	bic.w	r2, r3, #6
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	645a      	str	r2, [r3, #68]	; 0x44
 8000cd6:	e002      	b.n	8000cde <HAL_ADC_Start_IT+0xc2>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	2200      	movs	r2, #0
 8000cdc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000ce6:	4b23      	ldr	r3, [pc, #140]	; (8000d74 <HAL_ADC_Start_IT+0x158>)
 8000ce8:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8000cf2:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681a      	ldr	r2, [r3, #0]
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000d02:	f043 0320 	orr.w	r3, r3, #32
 8000d06:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	685b      	ldr	r3, [r3, #4]
 8000d0c:	f003 031f 	and.w	r3, r3, #31
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d10f      	bne.n	8000d34 <HAL_ADC_Start_IT+0x118>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	689b      	ldr	r3, [r3, #8]
 8000d1a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d11c      	bne.n	8000d5c <HAL_ADC_Start_IT+0x140>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	687a      	ldr	r2, [r7, #4]
 8000d28:	6812      	ldr	r2, [r2, #0]
 8000d2a:	6892      	ldr	r2, [r2, #8]
 8000d2c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000d30:	609a      	str	r2, [r3, #8]
 8000d32:	e013      	b.n	8000d5c <HAL_ADC_Start_IT+0x140>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a0f      	ldr	r2, [pc, #60]	; (8000d78 <HAL_ADC_Start_IT+0x15c>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d10e      	bne.n	8000d5c <HAL_ADC_Start_IT+0x140>
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	689b      	ldr	r3, [r3, #8]
 8000d44:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d107      	bne.n	8000d5c <HAL_ADC_Start_IT+0x140>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	687a      	ldr	r2, [r7, #4]
 8000d52:	6812      	ldr	r2, [r2, #0]
 8000d54:	6892      	ldr	r2, [r2, #8]
 8000d56:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000d5a:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8000d5c:	2300      	movs	r3, #0
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	3714      	adds	r7, #20
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	200000a4 	.word	0x200000a4
 8000d70:	431bde83 	.word	0x431bde83
 8000d74:	40012300 	.word	0x40012300
 8000d78:	40012000 	.word	0x40012000

08000d7c <HAL_ADC_IRQHandler>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b084      	sub	sp, #16
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8000d84:	2300      	movs	r3, #0
 8000d86:	60fb      	str	r3, [r7, #12]
 8000d88:	2300      	movs	r3, #0
 8000d8a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	f003 0302 	and.w	r3, r3, #2
 8000d96:	2b02      	cmp	r3, #2
 8000d98:	bf0c      	ite	eq
 8000d9a:	2301      	moveq	r3, #1
 8000d9c:	2300      	movne	r3, #0
 8000d9e:	b2db      	uxtb	r3, r3
 8000da0:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	f003 0320 	and.w	r3, r3, #32
 8000dac:	2b20      	cmp	r3, #32
 8000dae:	bf0c      	ite	eq
 8000db0:	2301      	moveq	r3, #1
 8000db2:	2300      	movne	r3, #0
 8000db4:	b2db      	uxtb	r3, r3
 8000db6:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d049      	beq.n	8000e52 <HAL_ADC_IRQHandler+0xd6>
 8000dbe:	68bb      	ldr	r3, [r7, #8]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d046      	beq.n	8000e52 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dc8:	f003 0310 	and.w	r3, r3, #16
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d105      	bne.n	8000ddc <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dd4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	689b      	ldr	r3, [r3, #8]
 8000de2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d12b      	bne.n	8000e42 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d127      	bne.n	8000e42 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000df8:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d006      	beq.n	8000e0e <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	689b      	ldr	r3, [r3, #8]
 8000e06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d119      	bne.n	8000e42 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	687a      	ldr	r2, [r7, #4]
 8000e14:	6812      	ldr	r2, [r2, #0]
 8000e16:	6852      	ldr	r2, [r2, #4]
 8000e18:	f022 0220 	bic.w	r2, r2, #32
 8000e1c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e22:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e2e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d105      	bne.n	8000e42 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e3a:	f043 0201 	orr.w	r2, r3, #1
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Conversion complete callback */ 
    HAL_ADC_ConvCpltCallback(hadc);
 8000e42:	6878      	ldr	r0, [r7, #4]
 8000e44:	f003 fb24 	bl	8004490 <HAL_ADC_ConvCpltCallback>
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f06f 0212 	mvn.w	r2, #18
 8000e50:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	f003 0304 	and.w	r3, r3, #4
 8000e5c:	2b04      	cmp	r3, #4
 8000e5e:	bf0c      	ite	eq
 8000e60:	2301      	moveq	r3, #1
 8000e62:	2300      	movne	r3, #0
 8000e64:	b2db      	uxtb	r3, r3
 8000e66:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	685b      	ldr	r3, [r3, #4]
 8000e6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e72:	2b80      	cmp	r3, #128	; 0x80
 8000e74:	bf0c      	ite	eq
 8000e76:	2301      	moveq	r3, #1
 8000e78:	2300      	movne	r3, #0
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d057      	beq.n	8000f34 <HAL_ADC_IRQHandler+0x1b8>
 8000e84:	68bb      	ldr	r3, [r7, #8]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d054      	beq.n	8000f34 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e8e:	f003 0310 	and.w	r3, r3, #16
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d105      	bne.n	8000ea2 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e9a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	689b      	ldr	r3, [r3, #8]
 8000ea8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d139      	bne.n	8000f24 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000eb6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d006      	beq.n	8000ecc <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	689b      	ldr	r3, [r3, #8]
 8000ec4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d12b      	bne.n	8000f24 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	685b      	ldr	r3, [r3, #4]
 8000ed2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d124      	bne.n	8000f24 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	689b      	ldr	r3, [r3, #8]
 8000ee0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d11d      	bne.n	8000f24 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	699b      	ldr	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d119      	bne.n	8000f24 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	687a      	ldr	r2, [r7, #4]
 8000ef6:	6812      	ldr	r2, [r2, #0]
 8000ef8:	6852      	ldr	r2, [r2, #4]
 8000efa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000efe:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f04:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d105      	bne.n	8000f24 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f1c:	f043 0201 	orr.w	r2, r3, #1
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }

    /* Conversion complete callback */ 
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f000 f87e 	bl	8001026 <HAL_ADCEx_InjectedConvCpltCallback>
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f06f 020c 	mvn.w	r2, #12
 8000f32:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	f003 0301 	and.w	r3, r3, #1
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	bf0c      	ite	eq
 8000f42:	2301      	moveq	r3, #1
 8000f44:	2300      	movne	r3, #0
 8000f46:	b2db      	uxtb	r3, r3
 8000f48:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f54:	2b40      	cmp	r3, #64	; 0x40
 8000f56:	bf0c      	ite	eq
 8000f58:	2301      	moveq	r3, #1
 8000f5a:	2300      	movne	r3, #0
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d017      	beq.n	8000f96 <HAL_ADC_IRQHandler+0x21a>
 8000f66:	68bb      	ldr	r3, [r7, #8]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d014      	beq.n	8000f96 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f003 0301 	and.w	r3, r3, #1
 8000f76:	2b01      	cmp	r3, #1
 8000f78:	d10d      	bne.n	8000f96 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f7e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f000 f839 	bl	8000ffe <HAL_ADC_LevelOutOfWindowCallback>
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f06f 0201 	mvn.w	r2, #1
 8000f94:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	f003 0320 	and.w	r3, r3, #32
 8000fa0:	2b20      	cmp	r3, #32
 8000fa2:	bf0c      	ite	eq
 8000fa4:	2301      	moveq	r3, #1
 8000fa6:	2300      	movne	r3, #0
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000fb6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8000fba:	bf0c      	ite	eq
 8000fbc:	2301      	moveq	r3, #1
 8000fbe:	2300      	movne	r3, #0
 8000fc0:	b2db      	uxtb	r3, r3
 8000fc2:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d015      	beq.n	8000ff6 <HAL_ADC_IRQHandler+0x27a>
 8000fca:	68bb      	ldr	r3, [r7, #8]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d012      	beq.n	8000ff6 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fd4:	f043 0202 	orr.w	r2, r3, #2
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f06f 0220 	mvn.w	r2, #32
 8000fe4:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADC_ErrorCallback(hadc);
 8000fe6:	6878      	ldr	r0, [r7, #4]
 8000fe8:	f000 f813 	bl	8001012 <HAL_ADC_ErrorCallback>
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f06f 0220 	mvn.w	r2, #32
 8000ff4:	601a      	str	r2, [r3, #0]
  }
}
 8000ff6:	bf00      	nop
 8000ff8:	3710      	adds	r7, #16
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}

08000ffe <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8000ffe:	b480      	push	{r7}
 8001000:	b083      	sub	sp, #12
 8001002:	af00      	add	r7, sp, #0
 8001004:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001006:	bf00      	nop
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr

08001012 <HAL_ADC_ErrorCallback>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001012:	b480      	push	{r7}
 8001014:	b083      	sub	sp, #12
 8001016:	af00      	add	r7, sp, #0
 8001018:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800101a:	bf00      	nop
 800101c:	370c      	adds	r7, #12
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr

08001026 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001026:	b480      	push	{r7}
 8001028:	b083      	sub	sp, #12
 800102a:	af00      	add	r7, sp, #0
 800102c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800102e:	bf00      	nop
 8001030:	370c      	adds	r7, #12
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr
	...

0800103c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800103c:	b480      	push	{r7}
 800103e:	b085      	sub	sp, #20
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	f003 0307 	and.w	r3, r3, #7
 800104a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800104c:	4b0c      	ldr	r3, [pc, #48]	; (8001080 <NVIC_SetPriorityGrouping+0x44>)
 800104e:	68db      	ldr	r3, [r3, #12]
 8001050:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001052:	68ba      	ldr	r2, [r7, #8]
 8001054:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001058:	4013      	ands	r3, r2
 800105a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001064:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001068:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800106c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800106e:	4a04      	ldr	r2, [pc, #16]	; (8001080 <NVIC_SetPriorityGrouping+0x44>)
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	60d3      	str	r3, [r2, #12]
}
 8001074:	bf00      	nop
 8001076:	3714      	adds	r7, #20
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	e000ed00 	.word	0xe000ed00

08001084 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001088:	4b04      	ldr	r3, [pc, #16]	; (800109c <NVIC_GetPriorityGrouping+0x18>)
 800108a:	68db      	ldr	r3, [r3, #12]
 800108c:	0a1b      	lsrs	r3, r3, #8
 800108e:	f003 0307 	and.w	r3, r3, #7
}
 8001092:	4618      	mov	r0, r3
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr
 800109c:	e000ed00 	.word	0xe000ed00

080010a0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	4603      	mov	r3, r0
 80010a8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80010aa:	4909      	ldr	r1, [pc, #36]	; (80010d0 <NVIC_EnableIRQ+0x30>)
 80010ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b0:	095b      	lsrs	r3, r3, #5
 80010b2:	79fa      	ldrb	r2, [r7, #7]
 80010b4:	f002 021f 	and.w	r2, r2, #31
 80010b8:	2001      	movs	r0, #1
 80010ba:	fa00 f202 	lsl.w	r2, r0, r2
 80010be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80010c2:	bf00      	nop
 80010c4:	370c      	adds	r7, #12
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	e000e100 	.word	0xe000e100

080010d4 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	4603      	mov	r3, r0
 80010dc:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80010de:	4909      	ldr	r1, [pc, #36]	; (8001104 <NVIC_DisableIRQ+0x30>)
 80010e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e4:	095b      	lsrs	r3, r3, #5
 80010e6:	79fa      	ldrb	r2, [r7, #7]
 80010e8:	f002 021f 	and.w	r2, r2, #31
 80010ec:	2001      	movs	r0, #1
 80010ee:	fa00 f202 	lsl.w	r2, r0, r2
 80010f2:	3320      	adds	r3, #32
 80010f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80010f8:	bf00      	nop
 80010fa:	370c      	adds	r7, #12
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr
 8001104:	e000e100 	.word	0xe000e100

08001108 <NVIC_SetPendingIRQ>:
  \brief   Set Pending Interrupt
  \details Sets the pending bit of an external interrupt.
  \param [in]      IRQn  Interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	4603      	mov	r3, r0
 8001110:	71fb      	strb	r3, [r7, #7]
  NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001112:	4909      	ldr	r1, [pc, #36]	; (8001138 <NVIC_SetPendingIRQ+0x30>)
 8001114:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001118:	095b      	lsrs	r3, r3, #5
 800111a:	79fa      	ldrb	r2, [r7, #7]
 800111c:	f002 021f 	and.w	r2, r2, #31
 8001120:	2001      	movs	r0, #1
 8001122:	fa00 f202 	lsl.w	r2, r0, r2
 8001126:	3340      	adds	r3, #64	; 0x40
 8001128:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800112c:	bf00      	nop
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr
 8001138:	e000e100 	.word	0xe000e100

0800113c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	4603      	mov	r3, r0
 8001144:	6039      	str	r1, [r7, #0]
 8001146:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001148:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800114c:	2b00      	cmp	r3, #0
 800114e:	da0b      	bge.n	8001168 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001150:	490d      	ldr	r1, [pc, #52]	; (8001188 <NVIC_SetPriority+0x4c>)
 8001152:	79fb      	ldrb	r3, [r7, #7]
 8001154:	f003 030f 	and.w	r3, r3, #15
 8001158:	3b04      	subs	r3, #4
 800115a:	683a      	ldr	r2, [r7, #0]
 800115c:	b2d2      	uxtb	r2, r2
 800115e:	0112      	lsls	r2, r2, #4
 8001160:	b2d2      	uxtb	r2, r2
 8001162:	440b      	add	r3, r1
 8001164:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001166:	e009      	b.n	800117c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001168:	4908      	ldr	r1, [pc, #32]	; (800118c <NVIC_SetPriority+0x50>)
 800116a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800116e:	683a      	ldr	r2, [r7, #0]
 8001170:	b2d2      	uxtb	r2, r2
 8001172:	0112      	lsls	r2, r2, #4
 8001174:	b2d2      	uxtb	r2, r2
 8001176:	440b      	add	r3, r1
 8001178:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800117c:	bf00      	nop
 800117e:	370c      	adds	r7, #12
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr
 8001188:	e000ed00 	.word	0xe000ed00
 800118c:	e000e100 	.word	0xe000e100

08001190 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001190:	b480      	push	{r7}
 8001192:	b089      	sub	sp, #36	; 0x24
 8001194:	af00      	add	r7, sp, #0
 8001196:	60f8      	str	r0, [r7, #12]
 8001198:	60b9      	str	r1, [r7, #8]
 800119a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	f003 0307 	and.w	r3, r3, #7
 80011a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011a4:	69fb      	ldr	r3, [r7, #28]
 80011a6:	f1c3 0307 	rsb	r3, r3, #7
 80011aa:	2b04      	cmp	r3, #4
 80011ac:	bf28      	it	cs
 80011ae:	2304      	movcs	r3, #4
 80011b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011b2:	69fb      	ldr	r3, [r7, #28]
 80011b4:	3304      	adds	r3, #4
 80011b6:	2b06      	cmp	r3, #6
 80011b8:	d902      	bls.n	80011c0 <NVIC_EncodePriority+0x30>
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	3b03      	subs	r3, #3
 80011be:	e000      	b.n	80011c2 <NVIC_EncodePriority+0x32>
 80011c0:	2300      	movs	r3, #0
 80011c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011c4:	2201      	movs	r2, #1
 80011c6:	69bb      	ldr	r3, [r7, #24]
 80011c8:	fa02 f303 	lsl.w	r3, r2, r3
 80011cc:	1e5a      	subs	r2, r3, #1
 80011ce:	68bb      	ldr	r3, [r7, #8]
 80011d0:	401a      	ands	r2, r3
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011d6:	2101      	movs	r1, #1
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	fa01 f303 	lsl.w	r3, r1, r3
 80011de:	1e59      	subs	r1, r3, #1
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011e4:	4313      	orrs	r3, r2
         );
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3724      	adds	r7, #36	; 0x24
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
	...

080011f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	3b01      	subs	r3, #1
 8001200:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001204:	d301      	bcc.n	800120a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001206:	2301      	movs	r3, #1
 8001208:	e00f      	b.n	800122a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800120a:	4a0a      	ldr	r2, [pc, #40]	; (8001234 <SysTick_Config+0x40>)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	3b01      	subs	r3, #1
 8001210:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001212:	210f      	movs	r1, #15
 8001214:	f04f 30ff 	mov.w	r0, #4294967295
 8001218:	f7ff ff90 	bl	800113c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800121c:	4b05      	ldr	r3, [pc, #20]	; (8001234 <SysTick_Config+0x40>)
 800121e:	2200      	movs	r2, #0
 8001220:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001222:	4b04      	ldr	r3, [pc, #16]	; (8001234 <SysTick_Config+0x40>)
 8001224:	2207      	movs	r2, #7
 8001226:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001228:	2300      	movs	r3, #0
}
 800122a:	4618      	mov	r0, r3
 800122c:	3708      	adds	r7, #8
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	e000e010 	.word	0xe000e010

08001238 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	f7ff fefb 	bl	800103c <NVIC_SetPriorityGrouping>
}
 8001246:	bf00      	nop
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}

0800124e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800124e:	b580      	push	{r7, lr}
 8001250:	b086      	sub	sp, #24
 8001252:	af00      	add	r7, sp, #0
 8001254:	4603      	mov	r3, r0
 8001256:	60b9      	str	r1, [r7, #8]
 8001258:	607a      	str	r2, [r7, #4]
 800125a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800125c:	2300      	movs	r3, #0
 800125e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001260:	f7ff ff10 	bl	8001084 <NVIC_GetPriorityGrouping>
 8001264:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001266:	687a      	ldr	r2, [r7, #4]
 8001268:	68b9      	ldr	r1, [r7, #8]
 800126a:	6978      	ldr	r0, [r7, #20]
 800126c:	f7ff ff90 	bl	8001190 <NVIC_EncodePriority>
 8001270:	4602      	mov	r2, r0
 8001272:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001276:	4611      	mov	r1, r2
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff ff5f 	bl	800113c <NVIC_SetPriority>
}
 800127e:	bf00      	nop
 8001280:	3718      	adds	r7, #24
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}

08001286 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001286:	b580      	push	{r7, lr}
 8001288:	b082      	sub	sp, #8
 800128a:	af00      	add	r7, sp, #0
 800128c:	4603      	mov	r3, r0
 800128e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001294:	4618      	mov	r0, r3
 8001296:	f7ff ff03 	bl	80010a0 <NVIC_EnableIRQ>
}
 800129a:	bf00      	nop
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}

080012a2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80012a2:	b580      	push	{r7, lr}
 80012a4:	b082      	sub	sp, #8
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	4603      	mov	r3, r0
 80012aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80012ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b0:	4618      	mov	r0, r3
 80012b2:	f7ff ff0f 	bl	80010d4 <NVIC_DisableIRQ>
}
 80012b6:	bf00      	nop
 80012b8:	3708      	adds	r7, #8
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}

080012be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012be:	b580      	push	{r7, lr}
 80012c0:	b082      	sub	sp, #8
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f7ff ff94 	bl	80011f4 <SysTick_Config>
 80012cc:	4603      	mov	r3, r0
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}

080012d6 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80012d6:	b580      	push	{r7, lr}
 80012d8:	b082      	sub	sp, #8
 80012da:	af00      	add	r7, sp, #0
 80012dc:	4603      	mov	r3, r0
 80012de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 80012e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff ff0f 	bl	8001108 <NVIC_SetPendingIRQ>
}
 80012ea:	bf00      	nop
 80012ec:	3708      	adds	r7, #8
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80012f2:	b580      	push	{r7, lr}
 80012f4:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80012f6:	f000 f802 	bl	80012fe <HAL_SYSTICK_Callback>
}
 80012fa:	bf00      	nop
 80012fc:	bd80      	pop	{r7, pc}

080012fe <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80012fe:	b480      	push	{r7}
 8001300:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8001302:	bf00      	nop
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr

0800130c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001314:	2300      	movs	r3, #0
 8001316:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001318:	f7ff fc56 	bl	8000bc8 <HAL_GetTick>
 800131c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d101      	bne.n	8001328 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001324:	2301      	movs	r3, #1
 8001326:	e099      	b.n	800145c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2200      	movs	r2, #0
 800132c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2202      	movs	r2, #2
 8001334:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	687a      	ldr	r2, [r7, #4]
 800133e:	6812      	ldr	r2, [r2, #0]
 8001340:	6812      	ldr	r2, [r2, #0]
 8001342:	f022 0201 	bic.w	r2, r2, #1
 8001346:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001348:	e00f      	b.n	800136a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800134a:	f7ff fc3d 	bl	8000bc8 <HAL_GetTick>
 800134e:	4602      	mov	r2, r0
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	1ad3      	subs	r3, r2, r3
 8001354:	2b05      	cmp	r3, #5
 8001356:	d908      	bls.n	800136a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2220      	movs	r2, #32
 800135c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2203      	movs	r2, #3
 8001362:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001366:	2303      	movs	r3, #3
 8001368:	e078      	b.n	800145c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f003 0301 	and.w	r3, r3, #1
 8001374:	2b00      	cmp	r3, #0
 8001376:	d1e8      	bne.n	800134a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001380:	697a      	ldr	r2, [r7, #20]
 8001382:	4b38      	ldr	r3, [pc, #224]	; (8001464 <HAL_DMA_Init+0x158>)
 8001384:	4013      	ands	r3, r2
 8001386:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	685a      	ldr	r2, [r3, #4]
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	689b      	ldr	r3, [r3, #8]
 8001390:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001396:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	691b      	ldr	r3, [r3, #16]
 800139c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	699b      	ldr	r3, [r3, #24]
 80013a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013ae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6a1b      	ldr	r3, [r3, #32]
 80013b4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80013b6:	697a      	ldr	r2, [r7, #20]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013c0:	2b04      	cmp	r3, #4
 80013c2:	d107      	bne.n	80013d4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013cc:	4313      	orrs	r3, r2
 80013ce:	697a      	ldr	r2, [r7, #20]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	697a      	ldr	r2, [r7, #20]
 80013da:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	695b      	ldr	r3, [r3, #20]
 80013e2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80013e4:	697b      	ldr	r3, [r7, #20]
 80013e6:	f023 0307 	bic.w	r3, r3, #7
 80013ea:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013f0:	697a      	ldr	r2, [r7, #20]
 80013f2:	4313      	orrs	r3, r2
 80013f4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013fa:	2b04      	cmp	r3, #4
 80013fc:	d117      	bne.n	800142e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001402:	697a      	ldr	r2, [r7, #20]
 8001404:	4313      	orrs	r3, r2
 8001406:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800140c:	2b00      	cmp	r3, #0
 800140e:	d00e      	beq.n	800142e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001410:	6878      	ldr	r0, [r7, #4]
 8001412:	f000 fa9f 	bl	8001954 <DMA_CheckFifoParam>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d008      	beq.n	800142e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2240      	movs	r2, #64	; 0x40
 8001420:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2201      	movs	r2, #1
 8001426:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800142a:	2301      	movs	r3, #1
 800142c:	e016      	b.n	800145c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	697a      	ldr	r2, [r7, #20]
 8001434:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001436:	6878      	ldr	r0, [r7, #4]
 8001438:	f000 fa56 	bl	80018e8 <DMA_CalcBaseAndBitshift>
 800143c:	4603      	mov	r3, r0
 800143e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001444:	223f      	movs	r2, #63	; 0x3f
 8001446:	409a      	lsls	r2, r3
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2200      	movs	r2, #0
 8001450:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2201      	movs	r2, #1
 8001456:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800145a:	2300      	movs	r3, #0
}
 800145c:	4618      	mov	r0, r3
 800145e:	3718      	adds	r7, #24
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	f010803f 	.word	0xf010803f

08001468 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b086      	sub	sp, #24
 800146c:	af00      	add	r7, sp, #0
 800146e:	60f8      	str	r0, [r7, #12]
 8001470:	60b9      	str	r1, [r7, #8]
 8001472:	607a      	str	r2, [r7, #4]
 8001474:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001476:	2300      	movs	r3, #0
 8001478:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800147e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001486:	2b01      	cmp	r3, #1
 8001488:	d101      	bne.n	800148e <HAL_DMA_Start_IT+0x26>
 800148a:	2302      	movs	r3, #2
 800148c:	e048      	b.n	8001520 <HAL_DMA_Start_IT+0xb8>
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	2201      	movs	r2, #1
 8001492:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800149c:	b2db      	uxtb	r3, r3
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d137      	bne.n	8001512 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	2202      	movs	r2, #2
 80014a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	2200      	movs	r2, #0
 80014ae:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	687a      	ldr	r2, [r7, #4]
 80014b4:	68b9      	ldr	r1, [r7, #8]
 80014b6:	68f8      	ldr	r0, [r7, #12]
 80014b8:	f000 f9e8 	bl	800188c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014c0:	223f      	movs	r2, #63	; 0x3f
 80014c2:	409a      	lsls	r2, r3
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	68fa      	ldr	r2, [r7, #12]
 80014ce:	6812      	ldr	r2, [r2, #0]
 80014d0:	6812      	ldr	r2, [r2, #0]
 80014d2:	f042 0216 	orr.w	r2, r2, #22
 80014d6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	68fa      	ldr	r2, [r7, #12]
 80014de:	6812      	ldr	r2, [r2, #0]
 80014e0:	6952      	ldr	r2, [r2, #20]
 80014e2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80014e6:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d007      	beq.n	8001500 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	68fa      	ldr	r2, [r7, #12]
 80014f6:	6812      	ldr	r2, [r2, #0]
 80014f8:	6812      	ldr	r2, [r2, #0]
 80014fa:	f042 0208 	orr.w	r2, r2, #8
 80014fe:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	68fa      	ldr	r2, [r7, #12]
 8001506:	6812      	ldr	r2, [r2, #0]
 8001508:	6812      	ldr	r2, [r2, #0]
 800150a:	f042 0201 	orr.w	r2, r2, #1
 800150e:	601a      	str	r2, [r3, #0]
 8001510:	e005      	b.n	800151e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	2200      	movs	r2, #0
 8001516:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800151a:	2302      	movs	r3, #2
 800151c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800151e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001520:	4618      	mov	r0, r3
 8001522:	3718      	adds	r7, #24
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}

08001528 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001536:	b2db      	uxtb	r3, r3
 8001538:	2b02      	cmp	r3, #2
 800153a:	d004      	beq.n	8001546 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2280      	movs	r2, #128	; 0x80
 8001540:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001542:	2301      	movs	r3, #1
 8001544:	e00c      	b.n	8001560 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2205      	movs	r2, #5
 800154a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	687a      	ldr	r2, [r7, #4]
 8001554:	6812      	ldr	r2, [r2, #0]
 8001556:	6812      	ldr	r2, [r2, #0]
 8001558:	f022 0201 	bic.w	r2, r2, #1
 800155c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800155e:	2300      	movs	r3, #0
}
 8001560:	4618      	mov	r0, r3
 8001562:	370c      	adds	r7, #12
 8001564:	46bd      	mov	sp, r7
 8001566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156a:	4770      	bx	lr

0800156c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b086      	sub	sp, #24
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001574:	2300      	movs	r3, #0
 8001576:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001578:	4b93      	ldr	r3, [pc, #588]	; (80017c8 <HAL_DMA_IRQHandler+0x25c>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a93      	ldr	r2, [pc, #588]	; (80017cc <HAL_DMA_IRQHandler+0x260>)
 800157e:	fba2 2303 	umull	r2, r3, r2, r3
 8001582:	0a9b      	lsrs	r3, r3, #10
 8001584:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800158a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001596:	2208      	movs	r2, #8
 8001598:	409a      	lsls	r2, r3
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	4013      	ands	r3, r2
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d01a      	beq.n	80015d8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f003 0304 	and.w	r3, r3, #4
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d013      	beq.n	80015d8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	687a      	ldr	r2, [r7, #4]
 80015b6:	6812      	ldr	r2, [r2, #0]
 80015b8:	6812      	ldr	r2, [r2, #0]
 80015ba:	f022 0204 	bic.w	r2, r2, #4
 80015be:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015c4:	2208      	movs	r2, #8
 80015c6:	409a      	lsls	r2, r3
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015d0:	f043 0201 	orr.w	r2, r3, #1
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015dc:	4a7c      	ldr	r2, [pc, #496]	; (80017d0 <HAL_DMA_IRQHandler+0x264>)
 80015de:	409a      	lsls	r2, r3
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	4013      	ands	r3, r2
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d012      	beq.n	800160e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	695b      	ldr	r3, [r3, #20]
 80015ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d00b      	beq.n	800160e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015fa:	4a75      	ldr	r2, [pc, #468]	; (80017d0 <HAL_DMA_IRQHandler+0x264>)
 80015fc:	409a      	lsls	r2, r3
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001606:	f043 0202 	orr.w	r2, r3, #2
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001612:	4a70      	ldr	r2, [pc, #448]	; (80017d4 <HAL_DMA_IRQHandler+0x268>)
 8001614:	409a      	lsls	r2, r3
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	4013      	ands	r3, r2
 800161a:	2b00      	cmp	r3, #0
 800161c:	d012      	beq.n	8001644 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f003 0302 	and.w	r3, r3, #2
 8001628:	2b00      	cmp	r3, #0
 800162a:	d00b      	beq.n	8001644 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001630:	4a68      	ldr	r2, [pc, #416]	; (80017d4 <HAL_DMA_IRQHandler+0x268>)
 8001632:	409a      	lsls	r2, r3
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800163c:	f043 0204 	orr.w	r2, r3, #4
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001648:	2210      	movs	r2, #16
 800164a:	409a      	lsls	r2, r3
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	4013      	ands	r3, r2
 8001650:	2b00      	cmp	r3, #0
 8001652:	d043      	beq.n	80016dc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 0308 	and.w	r3, r3, #8
 800165e:	2b00      	cmp	r3, #0
 8001660:	d03c      	beq.n	80016dc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001666:	2210      	movs	r2, #16
 8001668:	409a      	lsls	r2, r3
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001678:	2b00      	cmp	r3, #0
 800167a:	d018      	beq.n	80016ae <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001686:	2b00      	cmp	r3, #0
 8001688:	d108      	bne.n	800169c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800168e:	2b00      	cmp	r3, #0
 8001690:	d024      	beq.n	80016dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001696:	6878      	ldr	r0, [r7, #4]
 8001698:	4798      	blx	r3
 800169a:	e01f      	b.n	80016dc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d01b      	beq.n	80016dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	4798      	blx	r3
 80016ac:	e016      	b.n	80016dc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d107      	bne.n	80016cc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	687a      	ldr	r2, [r7, #4]
 80016c2:	6812      	ldr	r2, [r2, #0]
 80016c4:	6812      	ldr	r2, [r2, #0]
 80016c6:	f022 0208 	bic.w	r2, r2, #8
 80016ca:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d003      	beq.n	80016dc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d8:	6878      	ldr	r0, [r7, #4]
 80016da:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016e0:	2220      	movs	r2, #32
 80016e2:	409a      	lsls	r2, r3
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	4013      	ands	r3, r2
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	f000 8094 	beq.w	8001816 <HAL_DMA_IRQHandler+0x2aa>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f003 0310 	and.w	r3, r3, #16
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	f000 808c 	beq.w	8001816 <HAL_DMA_IRQHandler+0x2aa>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001702:	2220      	movs	r2, #32
 8001704:	409a      	lsls	r2, r3
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001710:	b2db      	uxtb	r3, r3
 8001712:	2b05      	cmp	r3, #5
 8001714:	d137      	bne.n	8001786 <HAL_DMA_IRQHandler+0x21a>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	687a      	ldr	r2, [r7, #4]
 800171c:	6812      	ldr	r2, [r2, #0]
 800171e:	6812      	ldr	r2, [r2, #0]
 8001720:	f022 0216 	bic.w	r2, r2, #22
 8001724:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	6812      	ldr	r2, [r2, #0]
 800172e:	6952      	ldr	r2, [r2, #20]
 8001730:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001734:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800173a:	2b00      	cmp	r3, #0
 800173c:	d103      	bne.n	8001746 <HAL_DMA_IRQHandler+0x1da>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001742:	2b00      	cmp	r3, #0
 8001744:	d007      	beq.n	8001756 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	6812      	ldr	r2, [r2, #0]
 800174e:	6812      	ldr	r2, [r2, #0]
 8001750:	f022 0208 	bic.w	r2, r2, #8
 8001754:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800175a:	223f      	movs	r2, #63	; 0x3f
 800175c:	409a      	lsls	r2, r3
 800175e:	693b      	ldr	r3, [r7, #16]
 8001760:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2200      	movs	r2, #0
 8001766:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2201      	movs	r2, #1
 800176e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001776:	2b00      	cmp	r3, #0
 8001778:	f000 8083 	beq.w	8001882 <HAL_DMA_IRQHandler+0x316>
        {
          hdma->XferAbortCallback(hdma);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001780:	6878      	ldr	r0, [r7, #4]
 8001782:	4798      	blx	r3
        }
        return;
 8001784:	e07d      	b.n	8001882 <HAL_DMA_IRQHandler+0x316>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001790:	2b00      	cmp	r3, #0
 8001792:	d021      	beq.n	80017d8 <HAL_DMA_IRQHandler+0x26c>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d108      	bne.n	80017b4 <HAL_DMA_IRQHandler+0x248>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d035      	beq.n	8001816 <HAL_DMA_IRQHandler+0x2aa>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ae:	6878      	ldr	r0, [r7, #4]
 80017b0:	4798      	blx	r3
 80017b2:	e030      	b.n	8001816 <HAL_DMA_IRQHandler+0x2aa>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d02c      	beq.n	8001816 <HAL_DMA_IRQHandler+0x2aa>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017c0:	6878      	ldr	r0, [r7, #4]
 80017c2:	4798      	blx	r3
 80017c4:	e027      	b.n	8001816 <HAL_DMA_IRQHandler+0x2aa>
 80017c6:	bf00      	nop
 80017c8:	200000a4 	.word	0x200000a4
 80017cc:	1b4e81b5 	.word	0x1b4e81b5
 80017d0:	00800001 	.word	0x00800001
 80017d4:	00800004 	.word	0x00800004
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d10f      	bne.n	8001806 <HAL_DMA_IRQHandler+0x29a>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	687a      	ldr	r2, [r7, #4]
 80017ec:	6812      	ldr	r2, [r2, #0]
 80017ee:	6812      	ldr	r2, [r2, #0]
 80017f0:	f022 0210 	bic.w	r2, r2, #16
 80017f4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2200      	movs	r2, #0
 80017fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2201      	movs	r2, #1
 8001802:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800180a:	2b00      	cmp	r3, #0
 800180c:	d003      	beq.n	8001816 <HAL_DMA_IRQHandler+0x2aa>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001812:	6878      	ldr	r0, [r7, #4]
 8001814:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800181a:	2b00      	cmp	r3, #0
 800181c:	d032      	beq.n	8001884 <HAL_DMA_IRQHandler+0x318>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001822:	f003 0301 	and.w	r3, r3, #1
 8001826:	2b00      	cmp	r3, #0
 8001828:	d022      	beq.n	8001870 <HAL_DMA_IRQHandler+0x304>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2205      	movs	r2, #5
 800182e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	6812      	ldr	r2, [r2, #0]
 800183a:	6812      	ldr	r2, [r2, #0]
 800183c:	f022 0201 	bic.w	r2, r2, #1
 8001840:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001842:	68bb      	ldr	r3, [r7, #8]
 8001844:	3301      	adds	r3, #1
 8001846:	60bb      	str	r3, [r7, #8]
 8001848:	697a      	ldr	r2, [r7, #20]
 800184a:	4293      	cmp	r3, r2
 800184c:	d807      	bhi.n	800185e <HAL_DMA_IRQHandler+0x2f2>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f003 0301 	and.w	r3, r3, #1
 8001858:	2b00      	cmp	r3, #0
 800185a:	d1f2      	bne.n	8001842 <HAL_DMA_IRQHandler+0x2d6>
 800185c:	e000      	b.n	8001860 <HAL_DMA_IRQHandler+0x2f4>
          break;
 800185e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2200      	movs	r2, #0
 8001864:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2201      	movs	r2, #1
 800186c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001874:	2b00      	cmp	r3, #0
 8001876:	d005      	beq.n	8001884 <HAL_DMA_IRQHandler+0x318>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	4798      	blx	r3
 8001880:	e000      	b.n	8001884 <HAL_DMA_IRQHandler+0x318>
        return;
 8001882:	bf00      	nop
    }
  }
}
 8001884:	3718      	adds	r7, #24
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop

0800188c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800188c:	b480      	push	{r7}
 800188e:	b085      	sub	sp, #20
 8001890:	af00      	add	r7, sp, #0
 8001892:	60f8      	str	r0, [r7, #12]
 8001894:	60b9      	str	r1, [r7, #8]
 8001896:	607a      	str	r2, [r7, #4]
 8001898:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	68fa      	ldr	r2, [r7, #12]
 80018a0:	6812      	ldr	r2, [r2, #0]
 80018a2:	6812      	ldr	r2, [r2, #0]
 80018a4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80018a8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	683a      	ldr	r2, [r7, #0]
 80018b0:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	2b40      	cmp	r3, #64	; 0x40
 80018b8:	d108      	bne.n	80018cc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	687a      	ldr	r2, [r7, #4]
 80018c0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	68ba      	ldr	r2, [r7, #8]
 80018c8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80018ca:	e007      	b.n	80018dc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	68ba      	ldr	r2, [r7, #8]
 80018d2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	687a      	ldr	r2, [r7, #4]
 80018da:	60da      	str	r2, [r3, #12]
}
 80018dc:	bf00      	nop
 80018de:	3714      	adds	r7, #20
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr

080018e8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b085      	sub	sp, #20
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	3b10      	subs	r3, #16
 80018f8:	4a14      	ldr	r2, [pc, #80]	; (800194c <DMA_CalcBaseAndBitshift+0x64>)
 80018fa:	fba2 2303 	umull	r2, r3, r2, r3
 80018fe:	091b      	lsrs	r3, r3, #4
 8001900:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001902:	4a13      	ldr	r2, [pc, #76]	; (8001950 <DMA_CalcBaseAndBitshift+0x68>)
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	4413      	add	r3, r2
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	461a      	mov	r2, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	2b03      	cmp	r3, #3
 8001914:	d909      	bls.n	800192a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800191e:	f023 0303 	bic.w	r3, r3, #3
 8001922:	1d1a      	adds	r2, r3, #4
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	659a      	str	r2, [r3, #88]	; 0x58
 8001928:	e007      	b.n	800193a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001932:	f023 0303 	bic.w	r3, r3, #3
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800193e:	4618      	mov	r0, r3
 8001940:	3714      	adds	r7, #20
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	aaaaaaab 	.word	0xaaaaaaab
 8001950:	08007efc 	.word	0x08007efc

08001954 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001954:	b480      	push	{r7}
 8001956:	b085      	sub	sp, #20
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800195c:	2300      	movs	r3, #0
 800195e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001964:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	699b      	ldr	r3, [r3, #24]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d11f      	bne.n	80019ae <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	2b03      	cmp	r3, #3
 8001972:	d855      	bhi.n	8001a20 <DMA_CheckFifoParam+0xcc>
 8001974:	a201      	add	r2, pc, #4	; (adr r2, 800197c <DMA_CheckFifoParam+0x28>)
 8001976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800197a:	bf00      	nop
 800197c:	0800198d 	.word	0x0800198d
 8001980:	0800199f 	.word	0x0800199f
 8001984:	0800198d 	.word	0x0800198d
 8001988:	08001a21 	.word	0x08001a21
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001990:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001994:	2b00      	cmp	r3, #0
 8001996:	d045      	beq.n	8001a24 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8001998:	2301      	movs	r3, #1
 800199a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800199c:	e042      	b.n	8001a24 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019a2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80019a6:	d13f      	bne.n	8001a28 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80019a8:	2301      	movs	r3, #1
 80019aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80019ac:	e03c      	b.n	8001a28 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	699b      	ldr	r3, [r3, #24]
 80019b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80019b6:	d121      	bne.n	80019fc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	2b03      	cmp	r3, #3
 80019bc:	d836      	bhi.n	8001a2c <DMA_CheckFifoParam+0xd8>
 80019be:	a201      	add	r2, pc, #4	; (adr r2, 80019c4 <DMA_CheckFifoParam+0x70>)
 80019c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019c4:	080019d5 	.word	0x080019d5
 80019c8:	080019db 	.word	0x080019db
 80019cc:	080019d5 	.word	0x080019d5
 80019d0:	080019ed 	.word	0x080019ed
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80019d4:	2301      	movs	r3, #1
 80019d6:	73fb      	strb	r3, [r7, #15]
      break;
 80019d8:	e02f      	b.n	8001a3a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d024      	beq.n	8001a30 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80019ea:	e021      	b.n	8001a30 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019f0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80019f4:	d11e      	bne.n	8001a34 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80019fa:	e01b      	b.n	8001a34 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	2b02      	cmp	r3, #2
 8001a00:	d902      	bls.n	8001a08 <DMA_CheckFifoParam+0xb4>
 8001a02:	2b03      	cmp	r3, #3
 8001a04:	d003      	beq.n	8001a0e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001a06:	e018      	b.n	8001a3a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	73fb      	strb	r3, [r7, #15]
      break;
 8001a0c:	e015      	b.n	8001a3a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a12:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d00e      	beq.n	8001a38 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	73fb      	strb	r3, [r7, #15]
      break;
 8001a1e:	e00b      	b.n	8001a38 <DMA_CheckFifoParam+0xe4>
      break;
 8001a20:	bf00      	nop
 8001a22:	e00a      	b.n	8001a3a <DMA_CheckFifoParam+0xe6>
      break;
 8001a24:	bf00      	nop
 8001a26:	e008      	b.n	8001a3a <DMA_CheckFifoParam+0xe6>
      break;
 8001a28:	bf00      	nop
 8001a2a:	e006      	b.n	8001a3a <DMA_CheckFifoParam+0xe6>
      break;
 8001a2c:	bf00      	nop
 8001a2e:	e004      	b.n	8001a3a <DMA_CheckFifoParam+0xe6>
      break;
 8001a30:	bf00      	nop
 8001a32:	e002      	b.n	8001a3a <DMA_CheckFifoParam+0xe6>
      break;   
 8001a34:	bf00      	nop
 8001a36:	e000      	b.n	8001a3a <DMA_CheckFifoParam+0xe6>
      break;
 8001a38:	bf00      	nop
    }
  } 
  
  return status; 
 8001a3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	3714      	adds	r7, #20
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr

08001a48 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b089      	sub	sp, #36	; 0x24
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a52:	2300      	movs	r3, #0
 8001a54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a56:	2300      	movs	r3, #0
 8001a58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a5e:	2300      	movs	r3, #0
 8001a60:	61fb      	str	r3, [r7, #28]
 8001a62:	e159      	b.n	8001d18 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a64:	2201      	movs	r2, #1
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	4013      	ands	r3, r2
 8001a76:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a78:	693a      	ldr	r2, [r7, #16]
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	f040 8148 	bne.w	8001d12 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	2b02      	cmp	r3, #2
 8001a88:	d003      	beq.n	8001a92 <HAL_GPIO_Init+0x4a>
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	2b12      	cmp	r3, #18
 8001a90:	d123      	bne.n	8001ada <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a92:	69fb      	ldr	r3, [r7, #28]
 8001a94:	08da      	lsrs	r2, r3, #3
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	3208      	adds	r2, #8
 8001a9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	f003 0307 	and.w	r3, r3, #7
 8001aa6:	009b      	lsls	r3, r3, #2
 8001aa8:	220f      	movs	r2, #15
 8001aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8001aae:	43db      	mvns	r3, r3
 8001ab0:	69ba      	ldr	r2, [r7, #24]
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	691a      	ldr	r2, [r3, #16]
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	f003 0307 	and.w	r3, r3, #7
 8001ac0:	009b      	lsls	r3, r3, #2
 8001ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac6:	69ba      	ldr	r2, [r7, #24]
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	08da      	lsrs	r2, r3, #3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	3208      	adds	r2, #8
 8001ad4:	69b9      	ldr	r1, [r7, #24]
 8001ad6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ae0:	69fb      	ldr	r3, [r7, #28]
 8001ae2:	005b      	lsls	r3, r3, #1
 8001ae4:	2203      	movs	r2, #3
 8001ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aea:	43db      	mvns	r3, r3
 8001aec:	69ba      	ldr	r2, [r7, #24]
 8001aee:	4013      	ands	r3, r2
 8001af0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f003 0203 	and.w	r2, r3, #3
 8001afa:	69fb      	ldr	r3, [r7, #28]
 8001afc:	005b      	lsls	r3, r3, #1
 8001afe:	fa02 f303 	lsl.w	r3, r2, r3
 8001b02:	69ba      	ldr	r2, [r7, #24]
 8001b04:	4313      	orrs	r3, r2
 8001b06:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	69ba      	ldr	r2, [r7, #24]
 8001b0c:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	d00b      	beq.n	8001b2e <HAL_GPIO_Init+0xe6>
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	2b02      	cmp	r3, #2
 8001b1c:	d007      	beq.n	8001b2e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b22:	2b11      	cmp	r3, #17
 8001b24:	d003      	beq.n	8001b2e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	2b12      	cmp	r3, #18
 8001b2c:	d130      	bne.n	8001b90 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b34:	69fb      	ldr	r3, [r7, #28]
 8001b36:	005b      	lsls	r3, r3, #1
 8001b38:	2203      	movs	r2, #3
 8001b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3e:	43db      	mvns	r3, r3
 8001b40:	69ba      	ldr	r2, [r7, #24]
 8001b42:	4013      	ands	r3, r2
 8001b44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	68da      	ldr	r2, [r3, #12]
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	005b      	lsls	r3, r3, #1
 8001b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b52:	69ba      	ldr	r2, [r7, #24]
 8001b54:	4313      	orrs	r3, r2
 8001b56:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	69ba      	ldr	r2, [r7, #24]
 8001b5c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b64:	2201      	movs	r2, #1
 8001b66:	69fb      	ldr	r3, [r7, #28]
 8001b68:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6c:	43db      	mvns	r3, r3
 8001b6e:	69ba      	ldr	r2, [r7, #24]
 8001b70:	4013      	ands	r3, r2
 8001b72:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	091b      	lsrs	r3, r3, #4
 8001b7a:	f003 0201 	and.w	r2, r3, #1
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	fa02 f303 	lsl.w	r3, r2, r3
 8001b84:	69ba      	ldr	r2, [r7, #24]
 8001b86:	4313      	orrs	r3, r2
 8001b88:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	69ba      	ldr	r2, [r7, #24]
 8001b8e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	005b      	lsls	r3, r3, #1
 8001b9a:	2203      	movs	r2, #3
 8001b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba0:	43db      	mvns	r3, r3
 8001ba2:	69ba      	ldr	r2, [r7, #24]
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	689a      	ldr	r2, [r3, #8]
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	005b      	lsls	r3, r3, #1
 8001bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb4:	69ba      	ldr	r2, [r7, #24]
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	69ba      	ldr	r2, [r7, #24]
 8001bbe:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	f000 80a2 	beq.w	8001d12 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bce:	2300      	movs	r3, #0
 8001bd0:	60fb      	str	r3, [r7, #12]
 8001bd2:	4a56      	ldr	r2, [pc, #344]	; (8001d2c <HAL_GPIO_Init+0x2e4>)
 8001bd4:	4b55      	ldr	r3, [pc, #340]	; (8001d2c <HAL_GPIO_Init+0x2e4>)
 8001bd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bdc:	6453      	str	r3, [r2, #68]	; 0x44
 8001bde:	4b53      	ldr	r3, [pc, #332]	; (8001d2c <HAL_GPIO_Init+0x2e4>)
 8001be0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001be2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001be6:	60fb      	str	r3, [r7, #12]
 8001be8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001bea:	4a51      	ldr	r2, [pc, #324]	; (8001d30 <HAL_GPIO_Init+0x2e8>)
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	089b      	lsrs	r3, r3, #2
 8001bf0:	3302      	adds	r3, #2
 8001bf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001bf8:	69fb      	ldr	r3, [r7, #28]
 8001bfa:	f003 0303 	and.w	r3, r3, #3
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	220f      	movs	r2, #15
 8001c02:	fa02 f303 	lsl.w	r3, r2, r3
 8001c06:	43db      	mvns	r3, r3
 8001c08:	69ba      	ldr	r2, [r7, #24]
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	4a48      	ldr	r2, [pc, #288]	; (8001d34 <HAL_GPIO_Init+0x2ec>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d019      	beq.n	8001c4a <HAL_GPIO_Init+0x202>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	4a47      	ldr	r2, [pc, #284]	; (8001d38 <HAL_GPIO_Init+0x2f0>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d013      	beq.n	8001c46 <HAL_GPIO_Init+0x1fe>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	4a46      	ldr	r2, [pc, #280]	; (8001d3c <HAL_GPIO_Init+0x2f4>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d00d      	beq.n	8001c42 <HAL_GPIO_Init+0x1fa>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4a45      	ldr	r2, [pc, #276]	; (8001d40 <HAL_GPIO_Init+0x2f8>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d007      	beq.n	8001c3e <HAL_GPIO_Init+0x1f6>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4a44      	ldr	r2, [pc, #272]	; (8001d44 <HAL_GPIO_Init+0x2fc>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d101      	bne.n	8001c3a <HAL_GPIO_Init+0x1f2>
 8001c36:	2304      	movs	r3, #4
 8001c38:	e008      	b.n	8001c4c <HAL_GPIO_Init+0x204>
 8001c3a:	2307      	movs	r3, #7
 8001c3c:	e006      	b.n	8001c4c <HAL_GPIO_Init+0x204>
 8001c3e:	2303      	movs	r3, #3
 8001c40:	e004      	b.n	8001c4c <HAL_GPIO_Init+0x204>
 8001c42:	2302      	movs	r3, #2
 8001c44:	e002      	b.n	8001c4c <HAL_GPIO_Init+0x204>
 8001c46:	2301      	movs	r3, #1
 8001c48:	e000      	b.n	8001c4c <HAL_GPIO_Init+0x204>
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	69fa      	ldr	r2, [r7, #28]
 8001c4e:	f002 0203 	and.w	r2, r2, #3
 8001c52:	0092      	lsls	r2, r2, #2
 8001c54:	4093      	lsls	r3, r2
 8001c56:	69ba      	ldr	r2, [r7, #24]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c5c:	4934      	ldr	r1, [pc, #208]	; (8001d30 <HAL_GPIO_Init+0x2e8>)
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	089b      	lsrs	r3, r3, #2
 8001c62:	3302      	adds	r3, #2
 8001c64:	69ba      	ldr	r2, [r7, #24]
 8001c66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c6a:	4b37      	ldr	r3, [pc, #220]	; (8001d48 <HAL_GPIO_Init+0x300>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	43db      	mvns	r3, r3
 8001c74:	69ba      	ldr	r2, [r7, #24]
 8001c76:	4013      	ands	r3, r2
 8001c78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d003      	beq.n	8001c8e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001c86:	69ba      	ldr	r2, [r7, #24]
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c8e:	4a2e      	ldr	r2, [pc, #184]	; (8001d48 <HAL_GPIO_Init+0x300>)
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001c94:	4b2c      	ldr	r3, [pc, #176]	; (8001d48 <HAL_GPIO_Init+0x300>)
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	43db      	mvns	r3, r3
 8001c9e:	69ba      	ldr	r2, [r7, #24]
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d003      	beq.n	8001cb8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001cb0:	69ba      	ldr	r2, [r7, #24]
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001cb8:	4a23      	ldr	r2, [pc, #140]	; (8001d48 <HAL_GPIO_Init+0x300>)
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cbe:	4b22      	ldr	r3, [pc, #136]	; (8001d48 <HAL_GPIO_Init+0x300>)
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cc4:	693b      	ldr	r3, [r7, #16]
 8001cc6:	43db      	mvns	r3, r3
 8001cc8:	69ba      	ldr	r2, [r7, #24]
 8001cca:	4013      	ands	r3, r2
 8001ccc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d003      	beq.n	8001ce2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001cda:	69ba      	ldr	r2, [r7, #24]
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ce2:	4a19      	ldr	r2, [pc, #100]	; (8001d48 <HAL_GPIO_Init+0x300>)
 8001ce4:	69bb      	ldr	r3, [r7, #24]
 8001ce6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ce8:	4b17      	ldr	r3, [pc, #92]	; (8001d48 <HAL_GPIO_Init+0x300>)
 8001cea:	68db      	ldr	r3, [r3, #12]
 8001cec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	43db      	mvns	r3, r3
 8001cf2:	69ba      	ldr	r2, [r7, #24]
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d003      	beq.n	8001d0c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001d04:	69ba      	ldr	r2, [r7, #24]
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d0c:	4a0e      	ldr	r2, [pc, #56]	; (8001d48 <HAL_GPIO_Init+0x300>)
 8001d0e:	69bb      	ldr	r3, [r7, #24]
 8001d10:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	3301      	adds	r3, #1
 8001d16:	61fb      	str	r3, [r7, #28]
 8001d18:	69fb      	ldr	r3, [r7, #28]
 8001d1a:	2b0f      	cmp	r3, #15
 8001d1c:	f67f aea2 	bls.w	8001a64 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d20:	bf00      	nop
 8001d22:	3724      	adds	r7, #36	; 0x24
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr
 8001d2c:	40023800 	.word	0x40023800
 8001d30:	40013800 	.word	0x40013800
 8001d34:	40020000 	.word	0x40020000
 8001d38:	40020400 	.word	0x40020400
 8001d3c:	40020800 	.word	0x40020800
 8001d40:	40020c00 	.word	0x40020c00
 8001d44:	40021000 	.word	0x40021000
 8001d48:	40013c00 	.word	0x40013c00

08001d4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	460b      	mov	r3, r1
 8001d56:	807b      	strh	r3, [r7, #2]
 8001d58:	4613      	mov	r3, r2
 8001d5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d5c:	787b      	ldrb	r3, [r7, #1]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d003      	beq.n	8001d6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d62:	887a      	ldrh	r2, [r7, #2]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d68:	e003      	b.n	8001d72 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d6a:	887b      	ldrh	r3, [r7, #2]
 8001d6c:	041a      	lsls	r2, r3, #16
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	619a      	str	r2, [r3, #24]
}
 8001d72:	bf00      	nop
 8001d74:	370c      	adds	r7, #12
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
	...

08001d80 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b08e      	sub	sp, #56	; 0x38
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;  
 8001d88:	2300      	movs	r3, #0
 8001d8a:	637b      	str	r3, [r7, #52]	; 0x34
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f003 0301 	and.w	r3, r3, #1
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d075      	beq.n	8001e84 <HAL_RCC_OscConfig+0x104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001d98:	4ba4      	ldr	r3, [pc, #656]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001d9a:	689b      	ldr	r3, [r3, #8]
 8001d9c:	f003 030c 	and.w	r3, r3, #12
 8001da0:	2b04      	cmp	r3, #4
 8001da2:	d00c      	beq.n	8001dbe <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001da4:	4ba1      	ldr	r3, [pc, #644]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001dac:	2b08      	cmp	r3, #8
 8001dae:	d112      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001db0:	4b9e      	ldr	r3, [pc, #632]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001db8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001dbc:	d10b      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x56>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dbe:	4b9b      	ldr	r3, [pc, #620]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d05b      	beq.n	8001e82 <HAL_RCC_OscConfig+0x102>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d157      	bne.n	8001e82 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e224      	b.n	8002220 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001dde:	d106      	bne.n	8001dee <HAL_RCC_OscConfig+0x6e>
 8001de0:	4a92      	ldr	r2, [pc, #584]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001de2:	4b92      	ldr	r3, [pc, #584]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dea:	6013      	str	r3, [r2, #0]
 8001dec:	e01d      	b.n	8001e2a <HAL_RCC_OscConfig+0xaa>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001df6:	d10c      	bne.n	8001e12 <HAL_RCC_OscConfig+0x92>
 8001df8:	4a8c      	ldr	r2, [pc, #560]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001dfa:	4b8c      	ldr	r3, [pc, #560]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e02:	6013      	str	r3, [r2, #0]
 8001e04:	4a89      	ldr	r2, [pc, #548]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001e06:	4b89      	ldr	r3, [pc, #548]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e0e:	6013      	str	r3, [r2, #0]
 8001e10:	e00b      	b.n	8001e2a <HAL_RCC_OscConfig+0xaa>
 8001e12:	4a86      	ldr	r2, [pc, #536]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001e14:	4b85      	ldr	r3, [pc, #532]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e1c:	6013      	str	r3, [r2, #0]
 8001e1e:	4a83      	ldr	r2, [pc, #524]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001e20:	4b82      	ldr	r3, [pc, #520]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e28:	6013      	str	r3, [r2, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d013      	beq.n	8001e5a <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e32:	f7fe fec9 	bl	8000bc8 <HAL_GetTick>
 8001e36:	6378      	str	r0, [r7, #52]	; 0x34
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e38:	e008      	b.n	8001e4c <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e3a:	f7fe fec5 	bl	8000bc8 <HAL_GetTick>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e42:	1ad3      	subs	r3, r2, r3
 8001e44:	2b64      	cmp	r3, #100	; 0x64
 8001e46:	d901      	bls.n	8001e4c <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8001e48:	2303      	movs	r3, #3
 8001e4a:	e1e9      	b.n	8002220 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e4c:	4b77      	ldr	r3, [pc, #476]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d0f0      	beq.n	8001e3a <HAL_RCC_OscConfig+0xba>
 8001e58:	e014      	b.n	8001e84 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e5a:	f7fe feb5 	bl	8000bc8 <HAL_GetTick>
 8001e5e:	6378      	str	r0, [r7, #52]	; 0x34

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e60:	e008      	b.n	8001e74 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e62:	f7fe feb1 	bl	8000bc8 <HAL_GetTick>
 8001e66:	4602      	mov	r2, r0
 8001e68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e6a:	1ad3      	subs	r3, r2, r3
 8001e6c:	2b64      	cmp	r3, #100	; 0x64
 8001e6e:	d901      	bls.n	8001e74 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8001e70:	2303      	movs	r3, #3
 8001e72:	e1d5      	b.n	8002220 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e74:	4b6d      	ldr	r3, [pc, #436]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d1f0      	bne.n	8001e62 <HAL_RCC_OscConfig+0xe2>
 8001e80:	e000      	b.n	8001e84 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e82:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f003 0302 	and.w	r3, r3, #2
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d077      	beq.n	8001f80 <HAL_RCC_OscConfig+0x200>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001e90:	4b66      	ldr	r3, [pc, #408]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	f003 030c 	and.w	r3, r3, #12
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d00b      	beq.n	8001eb4 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e9c:	4b63      	ldr	r3, [pc, #396]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001ea4:	2b08      	cmp	r3, #8
 8001ea6:	d126      	bne.n	8001ef6 <HAL_RCC_OscConfig+0x176>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ea8:	4b60      	ldr	r3, [pc, #384]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d120      	bne.n	8001ef6 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001eb4:	4b5d      	ldr	r3, [pc, #372]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 0302 	and.w	r3, r3, #2
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d005      	beq.n	8001ecc <HAL_RCC_OscConfig+0x14c>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d001      	beq.n	8001ecc <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	e1a9      	b.n	8002220 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ecc:	4857      	ldr	r0, [pc, #348]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001ece:	4b57      	ldr	r3, [pc, #348]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6919      	ldr	r1, [r3, #16]
 8001eda:	23f8      	movs	r3, #248	; 0xf8
 8001edc:	633b      	str	r3, [r7, #48]	; 0x30
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ee0:	fa93 f3a3 	rbit	r3, r3
 8001ee4:	62fb      	str	r3, [r7, #44]	; 0x2c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ee8:	fab3 f383 	clz	r3, r3
 8001eec:	fa01 f303 	lsl.w	r3, r1, r3
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	6003      	str	r3, [r0, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ef4:	e044      	b.n	8001f80 <HAL_RCC_OscConfig+0x200>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	68db      	ldr	r3, [r3, #12]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d02a      	beq.n	8001f54 <HAL_RCC_OscConfig+0x1d4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001efe:	4b4c      	ldr	r3, [pc, #304]	; (8002030 <HAL_RCC_OscConfig+0x2b0>)
 8001f00:	2201      	movs	r2, #1
 8001f02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f04:	f7fe fe60 	bl	8000bc8 <HAL_GetTick>
 8001f08:	6378      	str	r0, [r7, #52]	; 0x34

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f0a:	e008      	b.n	8001f1e <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f0c:	f7fe fe5c 	bl	8000bc8 <HAL_GetTick>
 8001f10:	4602      	mov	r2, r0
 8001f12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	2b02      	cmp	r3, #2
 8001f18:	d901      	bls.n	8001f1e <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	e180      	b.n	8002220 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f1e:	4b43      	ldr	r3, [pc, #268]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 0302 	and.w	r3, r3, #2
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d0f0      	beq.n	8001f0c <HAL_RCC_OscConfig+0x18c>
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f2a:	4840      	ldr	r0, [pc, #256]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001f2c:	4b3f      	ldr	r3, [pc, #252]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6919      	ldr	r1, [r3, #16]
 8001f38:	23f8      	movs	r3, #248	; 0xf8
 8001f3a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f3e:	fa93 f3a3 	rbit	r3, r3
 8001f42:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8001f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f46:	fab3 f383 	clz	r3, r3
 8001f4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	6003      	str	r3, [r0, #0]
 8001f52:	e015      	b.n	8001f80 <HAL_RCC_OscConfig+0x200>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f54:	4b36      	ldr	r3, [pc, #216]	; (8002030 <HAL_RCC_OscConfig+0x2b0>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f5a:	f7fe fe35 	bl	8000bc8 <HAL_GetTick>
 8001f5e:	6378      	str	r0, [r7, #52]	; 0x34
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f60:	e008      	b.n	8001f74 <HAL_RCC_OscConfig+0x1f4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f62:	f7fe fe31 	bl	8000bc8 <HAL_GetTick>
 8001f66:	4602      	mov	r2, r0
 8001f68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	2b02      	cmp	r3, #2
 8001f6e:	d901      	bls.n	8001f74 <HAL_RCC_OscConfig+0x1f4>
          {
            return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e155      	b.n	8002220 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f74:	4b2d      	ldr	r3, [pc, #180]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 0302 	and.w	r3, r3, #2
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d1f0      	bne.n	8001f62 <HAL_RCC_OscConfig+0x1e2>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0308 	and.w	r3, r3, #8
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d030      	beq.n	8001fee <HAL_RCC_OscConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	695b      	ldr	r3, [r3, #20]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d016      	beq.n	8001fc2 <HAL_RCC_OscConfig+0x242>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f94:	4b27      	ldr	r3, [pc, #156]	; (8002034 <HAL_RCC_OscConfig+0x2b4>)
 8001f96:	2201      	movs	r2, #1
 8001f98:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f9a:	f7fe fe15 	bl	8000bc8 <HAL_GetTick>
 8001f9e:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fa0:	e008      	b.n	8001fb4 <HAL_RCC_OscConfig+0x234>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fa2:	f7fe fe11 	bl	8000bc8 <HAL_GetTick>
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001faa:	1ad3      	subs	r3, r2, r3
 8001fac:	2b02      	cmp	r3, #2
 8001fae:	d901      	bls.n	8001fb4 <HAL_RCC_OscConfig+0x234>
        {
          return HAL_TIMEOUT;
 8001fb0:	2303      	movs	r3, #3
 8001fb2:	e135      	b.n	8002220 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fb4:	4b1d      	ldr	r3, [pc, #116]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001fb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001fb8:	f003 0302 	and.w	r3, r3, #2
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d0f0      	beq.n	8001fa2 <HAL_RCC_OscConfig+0x222>
 8001fc0:	e015      	b.n	8001fee <HAL_RCC_OscConfig+0x26e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fc2:	4b1c      	ldr	r3, [pc, #112]	; (8002034 <HAL_RCC_OscConfig+0x2b4>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fc8:	f7fe fdfe 	bl	8000bc8 <HAL_GetTick>
 8001fcc:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fce:	e008      	b.n	8001fe2 <HAL_RCC_OscConfig+0x262>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fd0:	f7fe fdfa 	bl	8000bc8 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	2b02      	cmp	r3, #2
 8001fdc:	d901      	bls.n	8001fe2 <HAL_RCC_OscConfig+0x262>
        {
          return HAL_TIMEOUT;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e11e      	b.n	8002220 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fe2:	4b12      	ldr	r3, [pc, #72]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8001fe4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001fe6:	f003 0302 	and.w	r3, r3, #2
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d1f0      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x250>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 0304 	and.w	r3, r3, #4
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	f000 8086 	beq.w	8002108 <HAL_RCC_OscConfig+0x388>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	60bb      	str	r3, [r7, #8]
 8002000:	4a0a      	ldr	r2, [pc, #40]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8002002:	4b0a      	ldr	r3, [pc, #40]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 8002004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002006:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800200a:	6413      	str	r3, [r2, #64]	; 0x40
 800200c:	4b07      	ldr	r3, [pc, #28]	; (800202c <HAL_RCC_OscConfig+0x2ac>)
 800200e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002010:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002014:	60bb      	str	r3, [r7, #8]
 8002016:	68bb      	ldr	r3, [r7, #8]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002018:	4a07      	ldr	r2, [pc, #28]	; (8002038 <HAL_RCC_OscConfig+0x2b8>)
 800201a:	4b07      	ldr	r3, [pc, #28]	; (8002038 <HAL_RCC_OscConfig+0x2b8>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002022:	6013      	str	r3, [r2, #0]
    
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
 8002024:	f7fe fdd0 	bl	8000bc8 <HAL_GetTick>
 8002028:	6378      	str	r0, [r7, #52]	; 0x34
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800202a:	e010      	b.n	800204e <HAL_RCC_OscConfig+0x2ce>
 800202c:	40023800 	.word	0x40023800
 8002030:	42470000 	.word	0x42470000
 8002034:	42470e80 	.word	0x42470e80
 8002038:	40007000 	.word	0x40007000
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800203c:	f7fe fdc4 	bl	8000bc8 <HAL_GetTick>
 8002040:	4602      	mov	r2, r0
 8002042:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002044:	1ad3      	subs	r3, r2, r3
 8002046:	2b02      	cmp	r3, #2
 8002048:	d901      	bls.n	800204e <HAL_RCC_OscConfig+0x2ce>
      {
        return HAL_TIMEOUT;
 800204a:	2303      	movs	r3, #3
 800204c:	e0e8      	b.n	8002220 <HAL_RCC_OscConfig+0x4a0>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800204e:	4b76      	ldr	r3, [pc, #472]	; (8002228 <HAL_RCC_OscConfig+0x4a8>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002056:	2b00      	cmp	r3, #0
 8002058:	d0f0      	beq.n	800203c <HAL_RCC_OscConfig+0x2bc>
      }      
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	2b01      	cmp	r3, #1
 8002060:	d106      	bne.n	8002070 <HAL_RCC_OscConfig+0x2f0>
 8002062:	4a72      	ldr	r2, [pc, #456]	; (800222c <HAL_RCC_OscConfig+0x4ac>)
 8002064:	4b71      	ldr	r3, [pc, #452]	; (800222c <HAL_RCC_OscConfig+0x4ac>)
 8002066:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002068:	f043 0301 	orr.w	r3, r3, #1
 800206c:	6713      	str	r3, [r2, #112]	; 0x70
 800206e:	e01c      	b.n	80020aa <HAL_RCC_OscConfig+0x32a>
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	2b05      	cmp	r3, #5
 8002076:	d10c      	bne.n	8002092 <HAL_RCC_OscConfig+0x312>
 8002078:	4a6c      	ldr	r2, [pc, #432]	; (800222c <HAL_RCC_OscConfig+0x4ac>)
 800207a:	4b6c      	ldr	r3, [pc, #432]	; (800222c <HAL_RCC_OscConfig+0x4ac>)
 800207c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800207e:	f043 0304 	orr.w	r3, r3, #4
 8002082:	6713      	str	r3, [r2, #112]	; 0x70
 8002084:	4a69      	ldr	r2, [pc, #420]	; (800222c <HAL_RCC_OscConfig+0x4ac>)
 8002086:	4b69      	ldr	r3, [pc, #420]	; (800222c <HAL_RCC_OscConfig+0x4ac>)
 8002088:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800208a:	f043 0301 	orr.w	r3, r3, #1
 800208e:	6713      	str	r3, [r2, #112]	; 0x70
 8002090:	e00b      	b.n	80020aa <HAL_RCC_OscConfig+0x32a>
 8002092:	4a66      	ldr	r2, [pc, #408]	; (800222c <HAL_RCC_OscConfig+0x4ac>)
 8002094:	4b65      	ldr	r3, [pc, #404]	; (800222c <HAL_RCC_OscConfig+0x4ac>)
 8002096:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002098:	f023 0301 	bic.w	r3, r3, #1
 800209c:	6713      	str	r3, [r2, #112]	; 0x70
 800209e:	4a63      	ldr	r2, [pc, #396]	; (800222c <HAL_RCC_OscConfig+0x4ac>)
 80020a0:	4b62      	ldr	r3, [pc, #392]	; (800222c <HAL_RCC_OscConfig+0x4ac>)
 80020a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020a4:	f023 0304 	bic.w	r3, r3, #4
 80020a8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	689b      	ldr	r3, [r3, #8]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d015      	beq.n	80020de <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020b2:	f7fe fd89 	bl	8000bc8 <HAL_GetTick>
 80020b6:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020b8:	e00a      	b.n	80020d0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020ba:	f7fe fd85 	bl	8000bc8 <HAL_GetTick>
 80020be:	4602      	mov	r2, r0
 80020c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d901      	bls.n	80020d0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80020cc:	2303      	movs	r3, #3
 80020ce:	e0a7      	b.n	8002220 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020d0:	4b56      	ldr	r3, [pc, #344]	; (800222c <HAL_RCC_OscConfig+0x4ac>)
 80020d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020d4:	f003 0302 	and.w	r3, r3, #2
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d0ee      	beq.n	80020ba <HAL_RCC_OscConfig+0x33a>
 80020dc:	e014      	b.n	8002108 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020de:	f7fe fd73 	bl	8000bc8 <HAL_GetTick>
 80020e2:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020e4:	e00a      	b.n	80020fc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020e6:	f7fe fd6f 	bl	8000bc8 <HAL_GetTick>
 80020ea:	4602      	mov	r2, r0
 80020ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020ee:	1ad3      	subs	r3, r2, r3
 80020f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d901      	bls.n	80020fc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80020f8:	2303      	movs	r3, #3
 80020fa:	e091      	b.n	8002220 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020fc:	4b4b      	ldr	r3, [pc, #300]	; (800222c <HAL_RCC_OscConfig+0x4ac>)
 80020fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002100:	f003 0302 	and.w	r3, r3, #2
 8002104:	2b00      	cmp	r3, #0
 8002106:	d1ee      	bne.n	80020e6 <HAL_RCC_OscConfig+0x366>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	699b      	ldr	r3, [r3, #24]
 800210c:	2b00      	cmp	r3, #0
 800210e:	f000 8086 	beq.w	800221e <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002112:	4b46      	ldr	r3, [pc, #280]	; (800222c <HAL_RCC_OscConfig+0x4ac>)
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	f003 030c 	and.w	r3, r3, #12
 800211a:	2b08      	cmp	r3, #8
 800211c:	d07d      	beq.n	800221a <HAL_RCC_OscConfig+0x49a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	699b      	ldr	r3, [r3, #24]
 8002122:	2b02      	cmp	r3, #2
 8002124:	d162      	bne.n	80021ec <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002126:	4b42      	ldr	r3, [pc, #264]	; (8002230 <HAL_RCC_OscConfig+0x4b0>)
 8002128:	2200      	movs	r2, #0
 800212a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800212c:	f7fe fd4c 	bl	8000bc8 <HAL_GetTick>
 8002130:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002132:	e008      	b.n	8002146 <HAL_RCC_OscConfig+0x3c6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002134:	f7fe fd48 	bl	8000bc8 <HAL_GetTick>
 8002138:	4602      	mov	r2, r0
 800213a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	2b02      	cmp	r3, #2
 8002140:	d901      	bls.n	8002146 <HAL_RCC_OscConfig+0x3c6>
          {
            return HAL_TIMEOUT;
 8002142:	2303      	movs	r3, #3
 8002144:	e06c      	b.n	8002220 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002146:	4b39      	ldr	r3, [pc, #228]	; (800222c <HAL_RCC_OscConfig+0x4ac>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800214e:	2b00      	cmp	r3, #0
 8002150:	d1f0      	bne.n	8002134 <HAL_RCC_OscConfig+0x3b4>
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002152:	4836      	ldr	r0, [pc, #216]	; (800222c <HAL_RCC_OscConfig+0x4ac>)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	69da      	ldr	r2, [r3, #28]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6a1b      	ldr	r3, [r3, #32]
 800215c:	431a      	orrs	r2, r3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002162:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002166:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	fa93 f3a3 	rbit	r3, r3
 800216e:	60fb      	str	r3, [r7, #12]
  return(result);
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	fab3 f383 	clz	r3, r3
 8002176:	fa01 f303 	lsl.w	r3, r1, r3
 800217a:	431a      	orrs	r2, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002180:	085b      	lsrs	r3, r3, #1
 8002182:	1e59      	subs	r1, r3, #1
 8002184:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8002188:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800218a:	69bb      	ldr	r3, [r7, #24]
 800218c:	fa93 f3a3 	rbit	r3, r3
 8002190:	617b      	str	r3, [r7, #20]
  return(result);
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	fab3 f383 	clz	r3, r3
 8002198:	fa01 f303 	lsl.w	r3, r1, r3
 800219c:	431a      	orrs	r2, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021a2:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 80021a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021a8:	6a3b      	ldr	r3, [r7, #32]
 80021aa:	fa93 f3a3 	rbit	r3, r3
 80021ae:	61fb      	str	r3, [r7, #28]
  return(result);
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	fab3 f383 	clz	r3, r3
 80021b6:	fa01 f303 	lsl.w	r3, r1, r3
 80021ba:	4313      	orrs	r3, r2
 80021bc:	6043      	str	r3, [r0, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021be:	4b1c      	ldr	r3, [pc, #112]	; (8002230 <HAL_RCC_OscConfig+0x4b0>)
 80021c0:	2201      	movs	r2, #1
 80021c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021c4:	f7fe fd00 	bl	8000bc8 <HAL_GetTick>
 80021c8:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021ca:	e008      	b.n	80021de <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021cc:	f7fe fcfc 	bl	8000bc8 <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d901      	bls.n	80021de <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e020      	b.n	8002220 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021de:	4b13      	ldr	r3, [pc, #76]	; (800222c <HAL_RCC_OscConfig+0x4ac>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d0f0      	beq.n	80021cc <HAL_RCC_OscConfig+0x44c>
 80021ea:	e018      	b.n	800221e <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021ec:	4b10      	ldr	r3, [pc, #64]	; (8002230 <HAL_RCC_OscConfig+0x4b0>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021f2:	f7fe fce9 	bl	8000bc8 <HAL_GetTick>
 80021f6:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021f8:	e008      	b.n	800220c <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021fa:	f7fe fce5 	bl	8000bc8 <HAL_GetTick>
 80021fe:	4602      	mov	r2, r0
 8002200:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	2b02      	cmp	r3, #2
 8002206:	d901      	bls.n	800220c <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8002208:	2303      	movs	r3, #3
 800220a:	e009      	b.n	8002220 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800220c:	4b07      	ldr	r3, [pc, #28]	; (800222c <HAL_RCC_OscConfig+0x4ac>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002214:	2b00      	cmp	r3, #0
 8002216:	d1f0      	bne.n	80021fa <HAL_RCC_OscConfig+0x47a>
 8002218:	e001      	b.n	800221e <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e000      	b.n	8002220 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 800221e:	2300      	movs	r3, #0
}
 8002220:	4618      	mov	r0, r3
 8002222:	3738      	adds	r7, #56	; 0x38
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	40007000 	.word	0x40007000
 800222c:	40023800 	.word	0x40023800
 8002230:	42470060 	.word	0x42470060

08002234 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b086      	sub	sp, #24
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;   
 800223e:	2300      	movs	r3, #0
 8002240:	617b      	str	r3, [r7, #20]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002242:	4b81      	ldr	r3, [pc, #516]	; (8002448 <HAL_RCC_ClockConfig+0x214>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 020f 	and.w	r2, r3, #15
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	429a      	cmp	r2, r3
 800224e:	d20c      	bcs.n	800226a <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002250:	4b7d      	ldr	r3, [pc, #500]	; (8002448 <HAL_RCC_ClockConfig+0x214>)
 8002252:	683a      	ldr	r2, [r7, #0]
 8002254:	b2d2      	uxtb	r2, r2
 8002256:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002258:	4b7b      	ldr	r3, [pc, #492]	; (8002448 <HAL_RCC_ClockConfig+0x214>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 020f 	and.w	r2, r3, #15
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	429a      	cmp	r2, r3
 8002264:	d001      	beq.n	800226a <HAL_RCC_ClockConfig+0x36>
    {
      return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	e0ea      	b.n	8002440 <HAL_RCC_ClockConfig+0x20c>
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 0302 	and.w	r3, r3, #2
 8002272:	2b00      	cmp	r3, #0
 8002274:	d008      	beq.n	8002288 <HAL_RCC_ClockConfig+0x54>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002276:	4975      	ldr	r1, [pc, #468]	; (800244c <HAL_RCC_ClockConfig+0x218>)
 8002278:	4b74      	ldr	r3, [pc, #464]	; (800244c <HAL_RCC_ClockConfig+0x218>)
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	4313      	orrs	r3, r2
 8002286:	608b      	str	r3, [r1, #8]
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 0301 	and.w	r3, r3, #1
 8002290:	2b00      	cmp	r3, #0
 8002292:	f000 8086 	beq.w	80023a2 <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	2b01      	cmp	r3, #1
 800229c:	d107      	bne.n	80022ae <HAL_RCC_ClockConfig+0x7a>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800229e:	4b6b      	ldr	r3, [pc, #428]	; (800244c <HAL_RCC_ClockConfig+0x218>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d119      	bne.n	80022de <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e0c8      	b.n	8002440 <HAL_RCC_ClockConfig+0x20c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	2b02      	cmp	r3, #2
 80022b4:	d003      	beq.n	80022be <HAL_RCC_ClockConfig+0x8a>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 80022ba:	2b03      	cmp	r3, #3
 80022bc:	d107      	bne.n	80022ce <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022be:	4b63      	ldr	r3, [pc, #396]	; (800244c <HAL_RCC_ClockConfig+0x218>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d109      	bne.n	80022de <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e0b8      	b.n	8002440 <HAL_RCC_ClockConfig+0x20c>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022ce:	4b5f      	ldr	r3, [pc, #380]	; (800244c <HAL_RCC_ClockConfig+0x218>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0302 	and.w	r3, r3, #2
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d101      	bne.n	80022de <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	e0b0      	b.n	8002440 <HAL_RCC_ClockConfig+0x20c>
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022de:	495b      	ldr	r1, [pc, #364]	; (800244c <HAL_RCC_ClockConfig+0x218>)
 80022e0:	4b5a      	ldr	r3, [pc, #360]	; (800244c <HAL_RCC_ClockConfig+0x218>)
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	f023 0203 	bic.w	r2, r3, #3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	608b      	str	r3, [r1, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80022f0:	f7fe fc6a 	bl	8000bc8 <HAL_GetTick>
 80022f4:	6178      	str	r0, [r7, #20]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	2b01      	cmp	r3, #1
 80022fc:	d112      	bne.n	8002324 <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80022fe:	e00a      	b.n	8002316 <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002300:	f7fe fc62 	bl	8000bc8 <HAL_GetTick>
 8002304:	4602      	mov	r2, r0
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	f241 3288 	movw	r2, #5000	; 0x1388
 800230e:	4293      	cmp	r3, r2
 8002310:	d901      	bls.n	8002316 <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 8002312:	2303      	movs	r3, #3
 8002314:	e094      	b.n	8002440 <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002316:	4b4d      	ldr	r3, [pc, #308]	; (800244c <HAL_RCC_ClockConfig+0x218>)
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	f003 030c 	and.w	r3, r3, #12
 800231e:	2b04      	cmp	r3, #4
 8002320:	d1ee      	bne.n	8002300 <HAL_RCC_ClockConfig+0xcc>
 8002322:	e03e      	b.n	80023a2 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	2b02      	cmp	r3, #2
 800232a:	d112      	bne.n	8002352 <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800232c:	e00a      	b.n	8002344 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800232e:	f7fe fc4b 	bl	8000bc8 <HAL_GetTick>
 8002332:	4602      	mov	r2, r0
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	1ad3      	subs	r3, r2, r3
 8002338:	f241 3288 	movw	r2, #5000	; 0x1388
 800233c:	4293      	cmp	r3, r2
 800233e:	d901      	bls.n	8002344 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8002340:	2303      	movs	r3, #3
 8002342:	e07d      	b.n	8002440 <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002344:	4b41      	ldr	r3, [pc, #260]	; (800244c <HAL_RCC_ClockConfig+0x218>)
 8002346:	689b      	ldr	r3, [r3, #8]
 8002348:	f003 030c 	and.w	r3, r3, #12
 800234c:	2b08      	cmp	r3, #8
 800234e:	d1ee      	bne.n	800232e <HAL_RCC_ClockConfig+0xfa>
 8002350:	e027      	b.n	80023a2 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	2b03      	cmp	r3, #3
 8002358:	d11d      	bne.n	8002396 <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 800235a:	e00a      	b.n	8002372 <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800235c:	f7fe fc34 	bl	8000bc8 <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	f241 3288 	movw	r2, #5000	; 0x1388
 800236a:	4293      	cmp	r3, r2
 800236c:	d901      	bls.n	8002372 <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 800236e:	2303      	movs	r3, #3
 8002370:	e066      	b.n	8002440 <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8002372:	4b36      	ldr	r3, [pc, #216]	; (800244c <HAL_RCC_ClockConfig+0x218>)
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	f003 030c 	and.w	r3, r3, #12
 800237a:	2b0c      	cmp	r3, #12
 800237c:	d1ee      	bne.n	800235c <HAL_RCC_ClockConfig+0x128>
 800237e:	e010      	b.n	80023a2 <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002380:	f7fe fc22 	bl	8000bc8 <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	f241 3288 	movw	r2, #5000	; 0x1388
 800238e:	4293      	cmp	r3, r2
 8002390:	d901      	bls.n	8002396 <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8002392:	2303      	movs	r3, #3
 8002394:	e054      	b.n	8002440 <HAL_RCC_ClockConfig+0x20c>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002396:	4b2d      	ldr	r3, [pc, #180]	; (800244c <HAL_RCC_ClockConfig+0x218>)
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	f003 030c 	and.w	r3, r3, #12
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d1ee      	bne.n	8002380 <HAL_RCC_ClockConfig+0x14c>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80023a2:	4b29      	ldr	r3, [pc, #164]	; (8002448 <HAL_RCC_ClockConfig+0x214>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 020f 	and.w	r2, r3, #15
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d90c      	bls.n	80023ca <HAL_RCC_ClockConfig+0x196>
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023b0:	4b25      	ldr	r3, [pc, #148]	; (8002448 <HAL_RCC_ClockConfig+0x214>)
 80023b2:	683a      	ldr	r2, [r7, #0]
 80023b4:	b2d2      	uxtb	r2, r2
 80023b6:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80023b8:	4b23      	ldr	r3, [pc, #140]	; (8002448 <HAL_RCC_ClockConfig+0x214>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 020f 	and.w	r2, r3, #15
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	429a      	cmp	r2, r3
 80023c4:	d001      	beq.n	80023ca <HAL_RCC_ClockConfig+0x196>
    {
      return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e03a      	b.n	8002440 <HAL_RCC_ClockConfig+0x20c>
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 0304 	and.w	r3, r3, #4
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d008      	beq.n	80023e8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023d6:	491d      	ldr	r1, [pc, #116]	; (800244c <HAL_RCC_ClockConfig+0x218>)
 80023d8:	4b1c      	ldr	r3, [pc, #112]	; (800244c <HAL_RCC_ClockConfig+0x218>)
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	4313      	orrs	r3, r2
 80023e6:	608b      	str	r3, [r1, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f003 0308 	and.w	r3, r3, #8
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d009      	beq.n	8002408 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80023f4:	4915      	ldr	r1, [pc, #84]	; (800244c <HAL_RCC_ClockConfig+0x218>)
 80023f6:	4b15      	ldr	r3, [pc, #84]	; (800244c <HAL_RCC_ClockConfig+0x218>)
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	691b      	ldr	r3, [r3, #16]
 8002402:	00db      	lsls	r3, r3, #3
 8002404:	4313      	orrs	r3, r2
 8002406:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8002408:	f000 f826 	bl	8002458 <HAL_RCC_GetSysClockFreq>
 800240c:	4601      	mov	r1, r0
 800240e:	4b0f      	ldr	r3, [pc, #60]	; (800244c <HAL_RCC_ClockConfig+0x218>)
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002416:	23f0      	movs	r3, #240	; 0xf0
 8002418:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	fa93 f3a3 	rbit	r3, r3
 8002420:	60fb      	str	r3, [r7, #12]
  return(result);
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	fab3 f383 	clz	r3, r3
 8002428:	fa22 f303 	lsr.w	r3, r2, r3
 800242c:	4a08      	ldr	r2, [pc, #32]	; (8002450 <HAL_RCC_ClockConfig+0x21c>)
 800242e:	5cd3      	ldrb	r3, [r2, r3]
 8002430:	fa21 f303 	lsr.w	r3, r1, r3
 8002434:	4a07      	ldr	r2, [pc, #28]	; (8002454 <HAL_RCC_ClockConfig+0x220>)
 8002436:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002438:	200f      	movs	r0, #15
 800243a:	f7fe fb9b 	bl	8000b74 <HAL_InitTick>
  
  return HAL_OK;
 800243e:	2300      	movs	r3, #0
}
 8002440:	4618      	mov	r0, r3
 8002442:	3718      	adds	r7, #24
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	40023c00 	.word	0x40023c00
 800244c:	40023800 	.word	0x40023800
 8002450:	08007f04 	.word	0x08007f04
 8002454:	200000a4 	.word	0x200000a4

08002458 <HAL_RCC_GetSysClockFreq>:
  *         
  *               
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002458:	b480      	push	{r7}
 800245a:	b08b      	sub	sp, #44	; 0x2c
 800245c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800245e:	2300      	movs	r3, #0
 8002460:	61fb      	str	r3, [r7, #28]
 8002462:	2300      	movs	r3, #0
 8002464:	627b      	str	r3, [r7, #36]	; 0x24
 8002466:	2300      	movs	r3, #0
 8002468:	61bb      	str	r3, [r7, #24]
  uint32_t sysclockfreq = 0U;
 800246a:	2300      	movs	r3, #0
 800246c:	623b      	str	r3, [r7, #32]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800246e:	4b36      	ldr	r3, [pc, #216]	; (8002548 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	f003 030c 	and.w	r3, r3, #12
 8002476:	2b04      	cmp	r3, #4
 8002478:	d006      	beq.n	8002488 <HAL_RCC_GetSysClockFreq+0x30>
 800247a:	2b08      	cmp	r3, #8
 800247c:	d007      	beq.n	800248e <HAL_RCC_GetSysClockFreq+0x36>
 800247e:	2b00      	cmp	r3, #0
 8002480:	d158      	bne.n	8002534 <HAL_RCC_GetSysClockFreq+0xdc>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002482:	4b32      	ldr	r3, [pc, #200]	; (800254c <HAL_RCC_GetSysClockFreq+0xf4>)
 8002484:	623b      	str	r3, [r7, #32]
       break;
 8002486:	e058      	b.n	800253a <HAL_RCC_GetSysClockFreq+0xe2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002488:	4b31      	ldr	r3, [pc, #196]	; (8002550 <HAL_RCC_GetSysClockFreq+0xf8>)
 800248a:	623b      	str	r3, [r7, #32]
      break;
 800248c:	e055      	b.n	800253a <HAL_RCC_GetSysClockFreq+0xe2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800248e:	4b2e      	ldr	r3, [pc, #184]	; (8002548 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002496:	61fb      	str	r3, [r7, #28]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002498:	4b2b      	ldr	r3, [pc, #172]	; (8002548 <HAL_RCC_GetSysClockFreq+0xf0>)
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d017      	beq.n	80024d4 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 80024a4:	4a2a      	ldr	r2, [pc, #168]	; (8002550 <HAL_RCC_GetSysClockFreq+0xf8>)
 80024a6:	69fb      	ldr	r3, [r7, #28]
 80024a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80024ac:	4b26      	ldr	r3, [pc, #152]	; (8002548 <HAL_RCC_GetSysClockFreq+0xf0>)
 80024ae:	6859      	ldr	r1, [r3, #4]
 80024b0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80024b4:	400b      	ands	r3, r1
 80024b6:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 80024ba:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024bc:	6979      	ldr	r1, [r7, #20]
 80024be:	fa91 f1a1 	rbit	r1, r1
 80024c2:	6139      	str	r1, [r7, #16]
  return(result);
 80024c4:	6939      	ldr	r1, [r7, #16]
 80024c6:	fab1 f181 	clz	r1, r1
 80024ca:	40cb      	lsrs	r3, r1
 80024cc:	fb03 f302 	mul.w	r3, r3, r2
 80024d0:	627b      	str	r3, [r7, #36]	; 0x24
 80024d2:	e016      	b.n	8002502 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 80024d4:	4a1d      	ldr	r2, [pc, #116]	; (800254c <HAL_RCC_GetSysClockFreq+0xf4>)
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80024dc:	4b1a      	ldr	r3, [pc, #104]	; (8002548 <HAL_RCC_GetSysClockFreq+0xf0>)
 80024de:	6859      	ldr	r1, [r3, #4]
 80024e0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80024e4:	400b      	ands	r3, r1
 80024e6:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 80024ea:	60f9      	str	r1, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ec:	68f9      	ldr	r1, [r7, #12]
 80024ee:	fa91 f1a1 	rbit	r1, r1
 80024f2:	60b9      	str	r1, [r7, #8]
  return(result);
 80024f4:	68b9      	ldr	r1, [r7, #8]
 80024f6:	fab1 f181 	clz	r1, r1
 80024fa:	40cb      	lsrs	r3, r1
 80024fc:	fb03 f302 	mul.w	r3, r3, r2
 8002500:	627b      	str	r3, [r7, #36]	; 0x24
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8002502:	4b11      	ldr	r3, [pc, #68]	; (8002548 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800250a:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800250e:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	fa93 f3a3 	rbit	r3, r3
 8002516:	603b      	str	r3, [r7, #0]
  return(result);
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	fab3 f383 	clz	r3, r3
 800251e:	fa22 f303 	lsr.w	r3, r2, r3
 8002522:	3301      	adds	r3, #1
 8002524:	005b      	lsls	r3, r3, #1
 8002526:	61bb      	str	r3, [r7, #24]
      
      sysclockfreq = pllvco/pllp;
 8002528:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800252a:	69bb      	ldr	r3, [r7, #24]
 800252c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002530:	623b      	str	r3, [r7, #32]
      break;
 8002532:	e002      	b.n	800253a <HAL_RCC_GetSysClockFreq+0xe2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002534:	4b05      	ldr	r3, [pc, #20]	; (800254c <HAL_RCC_GetSysClockFreq+0xf4>)
 8002536:	623b      	str	r3, [r7, #32]
      break;
 8002538:	bf00      	nop
    }
  }
  return sysclockfreq;
 800253a:	6a3b      	ldr	r3, [r7, #32]
}
 800253c:	4618      	mov	r0, r3
 800253e:	372c      	adds	r7, #44	; 0x2c
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr
 8002548:	40023800 	.word	0x40023800
 800254c:	00f42400 	.word	0x00f42400
 8002550:	007a1200 	.word	0x007a1200

08002554 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002554:	b480      	push	{r7}
 8002556:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002558:	4b03      	ldr	r3, [pc, #12]	; (8002568 <HAL_RCC_GetHCLKFreq+0x14>)
 800255a:	681b      	ldr	r3, [r3, #0]
}
 800255c:	4618      	mov	r0, r3
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop
 8002568:	200000a4 	.word	0x200000a4

0800256c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8002572:	f7ff ffef 	bl	8002554 <HAL_RCC_GetHCLKFreq>
 8002576:	4601      	mov	r1, r0
 8002578:	4b0b      	ldr	r3, [pc, #44]	; (80025a8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002580:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002584:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	fa93 f3a3 	rbit	r3, r3
 800258c:	603b      	str	r3, [r7, #0]
  return(result);
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	fab3 f383 	clz	r3, r3
 8002594:	fa22 f303 	lsr.w	r3, r2, r3
 8002598:	4a04      	ldr	r2, [pc, #16]	; (80025ac <HAL_RCC_GetPCLK1Freq+0x40>)
 800259a:	5cd3      	ldrb	r3, [r2, r3]
 800259c:	fa21 f303 	lsr.w	r3, r1, r3
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3708      	adds	r7, #8
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	40023800 	.word	0x40023800
 80025ac:	08007f14 	.word	0x08007f14

080025b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 80025b6:	f7ff ffcd 	bl	8002554 <HAL_RCC_GetHCLKFreq>
 80025ba:	4601      	mov	r1, r0
 80025bc:	4b0b      	ldr	r3, [pc, #44]	; (80025ec <HAL_RCC_GetPCLK2Freq+0x3c>)
 80025be:	689b      	ldr	r3, [r3, #8]
 80025c0:	f403 4260 	and.w	r2, r3, #57344	; 0xe000
 80025c4:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80025c8:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	fa93 f3a3 	rbit	r3, r3
 80025d0:	603b      	str	r3, [r7, #0]
  return(result);
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	fab3 f383 	clz	r3, r3
 80025d8:	fa22 f303 	lsr.w	r3, r2, r3
 80025dc:	4a04      	ldr	r2, [pc, #16]	; (80025f0 <HAL_RCC_GetPCLK2Freq+0x40>)
 80025de:	5cd3      	ldrb	r3, [r2, r3]
 80025e0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80025e4:	4618      	mov	r0, r3
 80025e6:	3708      	adds	r7, #8
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	40023800 	.word	0x40023800
 80025f0:	08007f14 	.word	0x08007f14

080025f4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d101      	bne.n	8002606 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e05c      	b.n	80026c0 <HAL_SPI_Init+0xcc>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800260c:	b2db      	uxtb	r3, r3
 800260e:	2b00      	cmp	r3, #0
 8002610:	d106      	bne.n	8002620 <HAL_SPI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2200      	movs	r2, #0
 8002616:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f000 f854 	bl	80026c8 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2202      	movs	r2, #2
 8002624:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	687a      	ldr	r2, [r7, #4]
 800262e:	6812      	ldr	r2, [r2, #0]
 8002630:	6812      	ldr	r2, [r2, #0]
 8002632:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002636:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	6851      	ldr	r1, [r2, #4]
 8002640:	687a      	ldr	r2, [r7, #4]
 8002642:	6892      	ldr	r2, [r2, #8]
 8002644:	4311      	orrs	r1, r2
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	68d2      	ldr	r2, [r2, #12]
 800264a:	4311      	orrs	r1, r2
 800264c:	687a      	ldr	r2, [r7, #4]
 800264e:	6912      	ldr	r2, [r2, #16]
 8002650:	4311      	orrs	r1, r2
 8002652:	687a      	ldr	r2, [r7, #4]
 8002654:	6952      	ldr	r2, [r2, #20]
 8002656:	4311      	orrs	r1, r2
 8002658:	687a      	ldr	r2, [r7, #4]
 800265a:	6992      	ldr	r2, [r2, #24]
 800265c:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8002660:	4311      	orrs	r1, r2
 8002662:	687a      	ldr	r2, [r7, #4]
 8002664:	69d2      	ldr	r2, [r2, #28]
 8002666:	4311      	orrs	r1, r2
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	6a12      	ldr	r2, [r2, #32]
 800266c:	4311      	orrs	r1, r2
 800266e:	687a      	ldr	r2, [r7, #4]
 8002670:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002672:	430a      	orrs	r2, r1
 8002674:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	687a      	ldr	r2, [r7, #4]
 800267c:	6992      	ldr	r2, [r2, #24]
 800267e:	0c12      	lsrs	r2, r2, #16
 8002680:	f002 0104 	and.w	r1, r2, #4
 8002684:	687a      	ldr	r2, [r7, #4]
 8002686:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002688:	430a      	orrs	r2, r1
 800268a:	605a      	str	r2, [r3, #4]

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002690:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002694:	d104      	bne.n	80026a0 <HAL_SPI_Init+0xac>
  {
    WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	687a      	ldr	r2, [r7, #4]
 800269c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800269e:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	687a      	ldr	r2, [r7, #4]
 80026a6:	6812      	ldr	r2, [r2, #0]
 80026a8:	69d2      	ldr	r2, [r2, #28]
 80026aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026ae:	61da      	str	r2, [r3, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2200      	movs	r2, #0
 80026b4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2201      	movs	r2, #1
 80026ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80026be:	2300      	movs	r3, #0
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3708      	adds	r7, #8
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}

080026c8 <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
  */
}
 80026d0:	bf00      	nop
 80026d2:	370c      	adds	r7, #12
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b08e      	sub	sp, #56	; 0x38
 80026e0:	af02      	add	r7, sp, #8
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	60b9      	str	r1, [r7, #8]
 80026e6:	607a      	str	r2, [r7, #4]
 80026e8:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 80026ea:	2300      	movs	r3, #0
 80026ec:	627b      	str	r3, [r7, #36]	; 0x24
 80026ee:	2300      	movs	r3, #0
 80026f0:	623b      	str	r3, [r7, #32]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg1 = 0U;
 80026f2:	2300      	movs	r3, #0
 80026f4:	837b      	strh	r3, [r7, #26]
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 80026f6:	2300      	movs	r3, #0
 80026f8:	61fb      	str	r3, [r7, #28]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 80026fa:	2301      	movs	r3, #1
 80026fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef errorcode = HAL_OK;
 80026fe:	2300      	movs	r3, #0
 8002700:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800270a:	2b01      	cmp	r3, #1
 800270c:	d101      	bne.n	8002712 <HAL_SPI_TransmitReceive+0x36>
 800270e:	2302      	movs	r3, #2
 8002710:	e1f1      	b.n	8002af6 <HAL_SPI_TransmitReceive+0x41a>
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2201      	movs	r2, #1
 8002716:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800271a:	f7fe fa55 	bl	8000bc8 <HAL_GetTick>
 800271e:	61f8      	str	r0, [r7, #28]
  
  tmp  = hspi->State;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002726:	b2db      	uxtb	r3, r3
 8002728:	627b      	str	r3, [r7, #36]	; 0x24
  tmp1 = hspi->Init.Mode;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	623b      	str	r3, [r7, #32]
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8002730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002732:	2b01      	cmp	r3, #1
 8002734:	d00e      	beq.n	8002754 <HAL_SPI_TransmitReceive+0x78>
 8002736:	6a3b      	ldr	r3, [r7, #32]
 8002738:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800273c:	d106      	bne.n	800274c <HAL_SPI_TransmitReceive+0x70>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d102      	bne.n	800274c <HAL_SPI_TransmitReceive+0x70>
 8002746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002748:	2b04      	cmp	r3, #4
 800274a:	d003      	beq.n	8002754 <HAL_SPI_TransmitReceive+0x78>
  {
    errorcode = HAL_BUSY;
 800274c:	2302      	movs	r3, #2
 800274e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002752:	e1c6      	b.n	8002ae2 <HAL_SPI_TransmitReceive+0x406>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d005      	beq.n	8002766 <HAL_SPI_TransmitReceive+0x8a>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d002      	beq.n	8002766 <HAL_SPI_TransmitReceive+0x8a>
 8002760:	887b      	ldrh	r3, [r7, #2]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d103      	bne.n	800276e <HAL_SPI_TransmitReceive+0x92>
  {
    errorcode = HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800276c:	e1b9      	b.n	8002ae2 <HAL_SPI_TransmitReceive+0x406>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002774:	b2db      	uxtb	r3, r3
 8002776:	2b01      	cmp	r3, #1
 8002778:	d103      	bne.n	8002782 <HAL_SPI_TransmitReceive+0xa6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2205      	movs	r2, #5
 800277e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2200      	movs	r2, #0
 8002786:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	887a      	ldrh	r2, [r7, #2]
 8002792:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	887a      	ldrh	r2, [r7, #2]
 8002798:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	68ba      	ldr	r2, [r7, #8]
 800279e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	887a      	ldrh	r2, [r7, #2]
 80027a4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	887a      	ldrh	r2, [r7, #2]
 80027aa:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	2200      	movs	r2, #0
 80027b0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2200      	movs	r2, #0
 80027b6:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80027c0:	d110      	bne.n	80027e4 <HAL_SPI_TransmitReceive+0x108>
  {
    SPI_RESET_CRC(hspi);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	6819      	ldr	r1, [r3, #0]
 80027cc:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80027d0:	400b      	ands	r3, r1
 80027d2:	6013      	str	r3, [r2, #0]
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	68fa      	ldr	r2, [r7, #12]
 80027da:	6812      	ldr	r2, [r2, #0]
 80027dc:	6812      	ldr	r2, [r2, #0]
 80027de:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80027e2:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027ee:	2b40      	cmp	r3, #64	; 0x40
 80027f0:	d007      	beq.n	8002802 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	68fa      	ldr	r2, [r7, #12]
 80027f8:	6812      	ldr	r2, [r2, #0]
 80027fa:	6812      	ldr	r2, [r2, #0]
 80027fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002800:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	68db      	ldr	r3, [r3, #12]
 8002806:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800280a:	f040 8084 	bne.w	8002916 <HAL_SPI_TransmitReceive+0x23a>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d004      	beq.n	8002820 <HAL_SPI_TransmitReceive+0x144>
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800281a:	b29b      	uxth	r3, r3
 800281c:	2b01      	cmp	r3, #1
 800281e:	d16f      	bne.n	8002900 <HAL_SPI_TransmitReceive+0x224>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	68ba      	ldr	r2, [r7, #8]
 8002826:	8812      	ldrh	r2, [r2, #0]
 8002828:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	3302      	adds	r3, #2
 800282e:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002834:	b29b      	uxth	r3, r3
 8002836:	3b01      	subs	r3, #1
 8002838:	b29a      	uxth	r2, r3
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800283e:	e05f      	b.n	8002900 <HAL_SPI_TransmitReceive+0x224>
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8002840:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002842:	2b00      	cmp	r3, #0
 8002844:	d02e      	beq.n	80028a4 <HAL_SPI_TransmitReceive+0x1c8>
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800284a:	b29b      	uxth	r3, r3
 800284c:	2b00      	cmp	r3, #0
 800284e:	d029      	beq.n	80028a4 <HAL_SPI_TransmitReceive+0x1c8>
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	f003 0302 	and.w	r3, r3, #2
 800285a:	2b02      	cmp	r3, #2
 800285c:	d122      	bne.n	80028a4 <HAL_SPI_TransmitReceive+0x1c8>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	68ba      	ldr	r2, [r7, #8]
 8002864:	8812      	ldrh	r2, [r2, #0]
 8002866:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	3302      	adds	r3, #2
 800286c:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002872:	b29b      	uxth	r3, r3
 8002874:	3b01      	subs	r3, #1
 8002876:	b29a      	uxth	r2, r3
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 800287c:	2300      	movs	r3, #0
 800287e:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002884:	b29b      	uxth	r3, r3
 8002886:	2b00      	cmp	r3, #0
 8002888:	d10c      	bne.n	80028a4 <HAL_SPI_TransmitReceive+0x1c8>
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800288e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002892:	d107      	bne.n	80028a4 <HAL_SPI_TransmitReceive+0x1c8>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	68fa      	ldr	r2, [r7, #12]
 800289a:	6812      	ldr	r2, [r2, #0]
 800289c:	6812      	ldr	r2, [r2, #0]
 800289e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80028a2:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80028a8:	b29b      	uxth	r3, r3
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d018      	beq.n	80028e0 <HAL_SPI_TransmitReceive+0x204>
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	f003 0301 	and.w	r3, r3, #1
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d111      	bne.n	80028e0 <HAL_SPI_TransmitReceive+0x204>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	68db      	ldr	r3, [r3, #12]
 80028c2:	b29a      	uxth	r2, r3
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	3302      	adds	r3, #2
 80028cc:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80028d2:	b29b      	uxth	r3, r3
 80028d4:	3b01      	subs	r3, #1
 80028d6:	b29a      	uxth	r2, r3
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 80028dc:	2301      	movs	r3, #1
 80028de:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 80028e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e6:	d00b      	beq.n	8002900 <HAL_SPI_TransmitReceive+0x224>
 80028e8:	f7fe f96e 	bl	8000bc8 <HAL_GetTick>
 80028ec:	4602      	mov	r2, r0
 80028ee:	69fb      	ldr	r3, [r7, #28]
 80028f0:	1ad2      	subs	r2, r2, r3
 80028f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d303      	bcc.n	8002900 <HAL_SPI_TransmitReceive+0x224>
      {
        errorcode = HAL_TIMEOUT;
 80028f8:	2303      	movs	r3, #3
 80028fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80028fe:	e0f0      	b.n	8002ae2 <HAL_SPI_TransmitReceive+0x406>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002904:	b29b      	uxth	r3, r3
 8002906:	2b00      	cmp	r3, #0
 8002908:	d19a      	bne.n	8002840 <HAL_SPI_TransmitReceive+0x164>
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800290e:	b29b      	uxth	r3, r3
 8002910:	2b00      	cmp	r3, #0
 8002912:	d195      	bne.n	8002840 <HAL_SPI_TransmitReceive+0x164>
 8002914:	e083      	b.n	8002a1e <HAL_SPI_TransmitReceive+0x342>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d004      	beq.n	8002928 <HAL_SPI_TransmitReceive+0x24c>
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002922:	b29b      	uxth	r3, r3
 8002924:	2b01      	cmp	r3, #1
 8002926:	d170      	bne.n	8002a0a <HAL_SPI_TransmitReceive+0x32e>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	330c      	adds	r3, #12
 800292e:	68ba      	ldr	r2, [r7, #8]
 8002930:	7812      	ldrb	r2, [r2, #0]
 8002932:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	3301      	adds	r3, #1
 8002938:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800293e:	b29b      	uxth	r3, r3
 8002940:	3b01      	subs	r3, #1
 8002942:	b29a      	uxth	r2, r3
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002948:	e05f      	b.n	8002a0a <HAL_SPI_TransmitReceive+0x32e>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800294a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800294c:	2b00      	cmp	r3, #0
 800294e:	d02f      	beq.n	80029b0 <HAL_SPI_TransmitReceive+0x2d4>
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002954:	b29b      	uxth	r3, r3
 8002956:	2b00      	cmp	r3, #0
 8002958:	d02a      	beq.n	80029b0 <HAL_SPI_TransmitReceive+0x2d4>
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	f003 0302 	and.w	r3, r3, #2
 8002964:	2b02      	cmp	r3, #2
 8002966:	d123      	bne.n	80029b0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f103 020c 	add.w	r2, r3, #12
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	1c59      	adds	r1, r3, #1
 8002974:	60b9      	str	r1, [r7, #8]
 8002976:	781b      	ldrb	r3, [r3, #0]
 8002978:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800297e:	b29b      	uxth	r3, r3
 8002980:	3b01      	subs	r3, #1
 8002982:	b29a      	uxth	r2, r3
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8002988:	2300      	movs	r3, #0
 800298a:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002990:	b29b      	uxth	r3, r3
 8002992:	2b00      	cmp	r3, #0
 8002994:	d10c      	bne.n	80029b0 <HAL_SPI_TransmitReceive+0x2d4>
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800299a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800299e:	d107      	bne.n	80029b0 <HAL_SPI_TransmitReceive+0x2d4>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	68fa      	ldr	r2, [r7, #12]
 80029a6:	6812      	ldr	r2, [r2, #0]
 80029a8:	6812      	ldr	r2, [r2, #0]
 80029aa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80029ae:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80029b4:	b29b      	uxth	r3, r3
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d017      	beq.n	80029ea <HAL_SPI_TransmitReceive+0x30e>
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	f003 0301 	and.w	r3, r3, #1
 80029c4:	2b01      	cmp	r3, #1
 80029c6:	d110      	bne.n	80029ea <HAL_SPI_TransmitReceive+0x30e>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	1c5a      	adds	r2, r3, #1
 80029cc:	607a      	str	r2, [r7, #4]
 80029ce:	68fa      	ldr	r2, [r7, #12]
 80029d0:	6812      	ldr	r2, [r2, #0]
 80029d2:	68d2      	ldr	r2, [r2, #12]
 80029d4:	b2d2      	uxtb	r2, r2
 80029d6:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80029dc:	b29b      	uxth	r3, r3
 80029de:	3b01      	subs	r3, #1
 80029e0:	b29a      	uxth	r2, r3
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 80029e6:	2301      	movs	r3, #1
 80029e8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 80029ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029f0:	d00b      	beq.n	8002a0a <HAL_SPI_TransmitReceive+0x32e>
 80029f2:	f7fe f8e9 	bl	8000bc8 <HAL_GetTick>
 80029f6:	4602      	mov	r2, r0
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	1ad2      	subs	r2, r2, r3
 80029fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029fe:	429a      	cmp	r2, r3
 8002a00:	d303      	bcc.n	8002a0a <HAL_SPI_TransmitReceive+0x32e>
      {
        errorcode = HAL_TIMEOUT;
 8002a02:	2303      	movs	r3, #3
 8002a04:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002a08:	e06b      	b.n	8002ae2 <HAL_SPI_TransmitReceive+0x406>
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a0e:	b29b      	uxth	r3, r3
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d19a      	bne.n	800294a <HAL_SPI_TransmitReceive+0x26e>
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a18:	b29b      	uxth	r3, r3
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d195      	bne.n	800294a <HAL_SPI_TransmitReceive+0x26e>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a26:	d11a      	bne.n	8002a5e <HAL_SPI_TransmitReceive+0x382>
  {
    /* Wait until TXE flag */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	9300      	str	r3, [sp, #0]
 8002a2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a2e:	2201      	movs	r2, #1
 8002a30:	2101      	movs	r1, #1
 8002a32:	68f8      	ldr	r0, [r7, #12]
 8002a34:	f000 f968 	bl	8002d08 <SPI_WaitFlagStateUntilTimeout>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d009      	beq.n	8002a52 <HAL_SPI_TransmitReceive+0x376>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a42:	f043 0202 	orr.w	r2, r3, #2
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      goto error;
 8002a50:	e047      	b.n	8002ae2 <HAL_SPI_TransmitReceive+0x406>
    }
    /* Read CRC */
    tmpreg1 = hspi->Instance->DR;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	837b      	strh	r3, [r7, #26]
    /* To avoid GCC warning */
    UNUSED(tmpreg1);
 8002a5c:	8b7b      	ldrh	r3, [r7, #26]
  }

  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	f003 0310 	and.w	r3, r3, #16
 8002a68:	2b10      	cmp	r3, #16
 8002a6a:	d10d      	bne.n	8002a88 <HAL_SPI_TransmitReceive+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a70:	f043 0202 	orr.w	r2, r3, #2
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	655a      	str	r2, [r3, #84]	; 0x54
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8002a80:	609a      	str	r2, [r3, #8]

    errorcode = HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8002a88:	69fb      	ldr	r3, [r7, #28]
 8002a8a:	9300      	str	r3, [sp, #0]
 8002a8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a8e:	2201      	movs	r2, #1
 8002a90:	2102      	movs	r1, #2
 8002a92:	68f8      	ldr	r0, [r7, #12]
 8002a94:	f000 f938 	bl	8002d08 <SPI_WaitFlagStateUntilTimeout>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d003      	beq.n	8002aa6 <HAL_SPI_TransmitReceive+0x3ca>
  {
    errorcode = HAL_TIMEOUT;
 8002a9e:	2303      	movs	r3, #3
 8002aa0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002aa4:	e01d      	b.n	8002ae2 <HAL_SPI_TransmitReceive+0x406>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8002aa6:	69fa      	ldr	r2, [r7, #28]
 8002aa8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002aaa:	68f8      	ldr	r0, [r7, #12]
 8002aac:	f000 f995 	bl	8002dda <SPI_CheckFlag_BSY>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d006      	beq.n	8002ac4 <HAL_SPI_TransmitReceive+0x3e8>
  {
    errorcode = HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2220      	movs	r2, #32
 8002ac0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002ac2:	e00e      	b.n	8002ae2 <HAL_SPI_TransmitReceive+0x406>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d10a      	bne.n	8002ae2 <HAL_SPI_TransmitReceive+0x406>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002acc:	2300      	movs	r3, #0
 8002ace:	617b      	str	r3, [r7, #20]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	68db      	ldr	r3, [r3, #12]
 8002ad6:	617b      	str	r3, [r7, #20]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	617b      	str	r3, [r7, #20]
 8002ae0:	697b      	ldr	r3, [r7, #20]
  }
  
error :
  hspi->State = HAL_SPI_STATE_READY;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2200      	movs	r2, #0
 8002aee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002af2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	3730      	adds	r7, #48	; 0x30
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
	...

08002b00 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b088      	sub	sp, #32
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 8002b18:	69bb      	ldr	r3, [r7, #24]
 8002b1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d10e      	bne.n	8002b40 <HAL_SPI_IRQHandler+0x40>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 8002b22:	69bb      	ldr	r3, [r7, #24]
 8002b24:	f003 0301 	and.w	r3, r3, #1
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d009      	beq.n	8002b40 <HAL_SPI_IRQHandler+0x40>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 8002b2c:	69fb      	ldr	r3, [r7, #28]
 8002b2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d004      	beq.n	8002b40 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	4798      	blx	r3
    return;
 8002b3e:	e0b1      	b.n	8002ca4 <HAL_SPI_IRQHandler+0x1a4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if(((itflag & SPI_FLAG_TXE) != RESET) && ((itsource & SPI_IT_TXE) != RESET))
 8002b40:	69bb      	ldr	r3, [r7, #24]
 8002b42:	f003 0302 	and.w	r3, r3, #2
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d009      	beq.n	8002b5e <HAL_SPI_IRQHandler+0x5e>
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d004      	beq.n	8002b5e <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	4798      	blx	r3
    return;
 8002b5c:	e0a2      	b.n	8002ca4 <HAL_SPI_IRQHandler+0x1a4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if(((itflag & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE)) != RESET) && ((itsource & SPI_IT_ERR) != RESET))
 8002b5e:	69bb      	ldr	r3, [r7, #24]
 8002b60:	f403 73b0 	and.w	r3, r3, #352	; 0x160
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	f000 809d 	beq.w	8002ca4 <HAL_SPI_IRQHandler+0x1a4>
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	f003 0320 	and.w	r3, r3, #32
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	f000 8097 	beq.w	8002ca4 <HAL_SPI_IRQHandler+0x1a4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if((itflag & SPI_FLAG_OVR) != RESET)
 8002b76:	69bb      	ldr	r3, [r7, #24]
 8002b78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d023      	beq.n	8002bc8 <HAL_SPI_IRQHandler+0xc8>
    {
      if(hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	2b03      	cmp	r3, #3
 8002b8a:	d011      	beq.n	8002bb0 <HAL_SPI_IRQHandler+0xb0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b90:	f043 0204 	orr.w	r2, r3, #4
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002b98:	2300      	movs	r3, #0
 8002b9a:	617b      	str	r3, [r7, #20]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	68db      	ldr	r3, [r3, #12]
 8002ba2:	617b      	str	r3, [r7, #20]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	617b      	str	r3, [r7, #20]
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	e00b      	b.n	8002bc8 <HAL_SPI_IRQHandler+0xc8>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	613b      	str	r3, [r7, #16]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	613b      	str	r3, [r7, #16]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	613b      	str	r3, [r7, #16]
 8002bc4:	693b      	ldr	r3, [r7, #16]
        return;
 8002bc6:	e06d      	b.n	8002ca4 <HAL_SPI_IRQHandler+0x1a4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if((itflag & SPI_FLAG_MODF) != RESET)
 8002bc8:	69bb      	ldr	r3, [r7, #24]
 8002bca:	f003 0320 	and.w	r3, r3, #32
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d014      	beq.n	8002bfc <HAL_SPI_IRQHandler+0xfc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bd6:	f043 0201 	orr.w	r2, r3, #1
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002bde:	2300      	movs	r3, #0
 8002be0:	60fb      	str	r3, [r7, #12]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	60fb      	str	r3, [r7, #12]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	6812      	ldr	r2, [r2, #0]
 8002bf2:	6812      	ldr	r2, [r2, #0]
 8002bf4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002bf8:	601a      	str	r2, [r3, #0]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if((itflag & SPI_FLAG_FRE) != RESET)
 8002bfc:	69bb      	ldr	r3, [r7, #24]
 8002bfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d00c      	beq.n	8002c20 <HAL_SPI_IRQHandler+0x120>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c0a:	f043 0208 	orr.w	r2, r3, #8
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8002c12:	2300      	movs	r3, #0
 8002c14:	60bb      	str	r3, [r7, #8]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	60bb      	str	r3, [r7, #8]
 8002c1e:	68bb      	ldr	r3, [r7, #8]
    }

    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d03c      	beq.n	8002ca2 <HAL_SPI_IRQHandler+0x1a2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	6812      	ldr	r2, [r2, #0]
 8002c30:	6852      	ldr	r2, [r2, #4]
 8002c32:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002c36:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN))||(HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	f003 0302 	and.w	r3, r3, #2
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d104      	bne.n	8002c54 <HAL_SPI_IRQHandler+0x154>
 8002c4a:	69fb      	ldr	r3, [r7, #28]
 8002c4c:	f003 0301 	and.w	r3, r3, #1
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d022      	beq.n	8002c9a <HAL_SPI_IRQHandler+0x19a>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	6812      	ldr	r2, [r2, #0]
 8002c5c:	6852      	ldr	r2, [r2, #4]
 8002c5e:	f022 0203 	bic.w	r2, r2, #3
 8002c62:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if(hspi->hdmarx != NULL)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d008      	beq.n	8002c7e <HAL_SPI_IRQHandler+0x17e>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c70:	4a0e      	ldr	r2, [pc, #56]	; (8002cac <HAL_SPI_IRQHandler+0x1ac>)
 8002c72:	651a      	str	r2, [r3, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmarx);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f7fe fc55 	bl	8001528 <HAL_DMA_Abort_IT>
        }
        /* Abort the SPI DMA Tx channel */
        if(hspi->hdmatx != NULL)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d00c      	beq.n	8002ca0 <HAL_SPI_IRQHandler+0x1a0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c8a:	4a08      	ldr	r2, [pc, #32]	; (8002cac <HAL_SPI_IRQHandler+0x1ac>)
 8002c8c:	651a      	str	r2, [r3, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmatx);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7fe fc48 	bl	8001528 <HAL_DMA_Abort_IT>
        if(hspi->hdmatx != NULL)
 8002c98:	e002      	b.n	8002ca0 <HAL_SPI_IRQHandler+0x1a0>
        }
      }
      else
      {
        /* Call user error callback */
        HAL_SPI_ErrorCallback(hspi);
 8002c9a:	6878      	ldr	r0, [r7, #4]
 8002c9c:	f000 f808 	bl	8002cb0 <HAL_SPI_ErrorCallback>
      }
    }
    return;
 8002ca0:	bf00      	nop
 8002ca2:	bf00      	nop
  }
}
 8002ca4:	3720      	adds	r7, #32
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	08002ce1 	.word	0x08002ce1

08002cb0 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
 __weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b083      	sub	sp, #12
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
  */
}
 8002cb8:	bf00      	nop
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr

08002cc4 <HAL_SPI_GetState>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b083      	sub	sp, #12
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002cd2:	b2db      	uxtb	r3, r3
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	370c      	adds	r7, #12
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr

08002ce0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cec:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	86da      	strh	r2, [r3, #54]	; 0x36

  HAL_SPI_ErrorCallback(hspi);
 8002cfa:	68f8      	ldr	r0, [r7, #12]
 8002cfc:	f7ff ffd8 	bl	8002cb0 <HAL_SPI_ErrorCallback>
}
 8002d00:	bf00      	nop
 8002d02:	3710      	adds	r7, #16
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}

08002d08 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b084      	sub	sp, #16
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	60f8      	str	r0, [r7, #12]
 8002d10:	60b9      	str	r1, [r7, #8]
 8002d12:	607a      	str	r2, [r7, #4]
 8002d14:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8002d16:	e04d      	b.n	8002db4 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d1e:	d049      	beq.n	8002db4 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d007      	beq.n	8002d36 <SPI_WaitFlagStateUntilTimeout+0x2e>
 8002d26:	f7fd ff4f 	bl	8000bc8 <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	69bb      	ldr	r3, [r7, #24]
 8002d2e:	1ad2      	subs	r2, r2, r3
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d33e      	bcc.n	8002db4 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	68fa      	ldr	r2, [r7, #12]
 8002d3c:	6812      	ldr	r2, [r2, #0]
 8002d3e:	6852      	ldr	r2, [r2, #4]
 8002d40:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002d44:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002d4e:	d111      	bne.n	8002d74 <SPI_WaitFlagStateUntilTimeout+0x6c>
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d58:	d004      	beq.n	8002d64 <SPI_WaitFlagStateUntilTimeout+0x5c>
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d62:	d107      	bne.n	8002d74 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	68fa      	ldr	r2, [r7, #12]
 8002d6a:	6812      	ldr	r2, [r2, #0]
 8002d6c:	6812      	ldr	r2, [r2, #0]
 8002d6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d72:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d7c:	d110      	bne.n	8002da0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	6819      	ldr	r1, [r3, #0]
 8002d88:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8002d8c:	400b      	ands	r3, r1
 8002d8e:	6013      	str	r3, [r2, #0]
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	68fa      	ldr	r2, [r7, #12]
 8002d96:	6812      	ldr	r2, [r2, #0]
 8002d98:	6812      	ldr	r2, [r2, #0]
 8002d9a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d9e:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2201      	movs	r2, #1
 8002da4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2200      	movs	r2, #0
 8002dac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002db0:	2303      	movs	r3, #3
 8002db2:	e00e      	b.n	8002dd2 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	689a      	ldr	r2, [r3, #8]
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	401a      	ands	r2, r3
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d101      	bne.n	8002dc8 <SPI_WaitFlagStateUntilTimeout+0xc0>
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	e000      	b.n	8002dca <SPI_WaitFlagStateUntilTimeout+0xc2>
 8002dc8:	2200      	movs	r2, #0
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d1a3      	bne.n	8002d18 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8002dd0:	2300      	movs	r3, #0
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3710      	adds	r7, #16
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}

08002dda <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002dda:	b580      	push	{r7, lr}
 8002ddc:	b086      	sub	sp, #24
 8002dde:	af02      	add	r7, sp, #8
 8002de0:	60f8      	str	r0, [r7, #12]
 8002de2:	60b9      	str	r1, [r7, #8]
 8002de4:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	9300      	str	r3, [sp, #0]
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	2200      	movs	r2, #0
 8002dee:	2180      	movs	r1, #128	; 0x80
 8002df0:	68f8      	ldr	r0, [r7, #12]
 8002df2:	f7ff ff89 	bl	8002d08 <SPI_WaitFlagStateUntilTimeout>
 8002df6:	4603      	mov	r3, r0
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d007      	beq.n	8002e0c <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e00:	f043 0220 	orr.w	r2, r3, #32
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8002e08:	2303      	movs	r3, #3
 8002e0a:	e000      	b.n	8002e0e <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 8002e0c:	2300      	movs	r3, #0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3710      	adds	r7, #16
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}

08002e16 <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8002e16:	b580      	push	{r7, lr}
 8002e18:	b082      	sub	sp, #8
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d101      	bne.n	8002e28 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e01d      	b.n	8002e64 <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d106      	bne.n	8002e42 <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2200      	movs	r2, #0
 8002e38:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e3c:	6878      	ldr	r0, [r7, #4]
 8002e3e:	f000 f815 	bl	8002e6c <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2202      	movs	r2, #2
 8002e46:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	3304      	adds	r3, #4
 8002e52:	4619      	mov	r1, r3
 8002e54:	4610      	mov	r0, r2
 8002e56:	f000 fa39 	bl	80032cc <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8002e62:	2300      	movs	r3, #0
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3708      	adds	r7, #8
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}

08002e6c <HAL_TIM_Base_MspInit>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b083      	sub	sp, #12
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002e74:	bf00      	nop
 8002e76:	370c      	adds	r7, #12
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr

08002e80 <HAL_TIM_Base_Start_IT>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b083      	sub	sp, #12
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	6812      	ldr	r2, [r2, #0]
 8002e90:	68d2      	ldr	r2, [r2, #12]
 8002e92:	f042 0201 	orr.w	r2, r2, #1
 8002e96:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	687a      	ldr	r2, [r7, #4]
 8002e9e:	6812      	ldr	r2, [r2, #0]
 8002ea0:	6812      	ldr	r2, [r2, #0]
 8002ea2:	f042 0201 	orr.w	r2, r2, #1
 8002ea6:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 8002ea8:	2300      	movs	r3, #0
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	370c      	adds	r7, #12
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr

08002eb6 <HAL_TIM_IRQHandler>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002eb6:	b580      	push	{r7, lr}
 8002eb8:	b082      	sub	sp, #8
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	691b      	ldr	r3, [r3, #16]
 8002ec4:	f003 0302 	and.w	r3, r3, #2
 8002ec8:	2b02      	cmp	r3, #2
 8002eca:	d122      	bne.n	8002f12 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	68db      	ldr	r3, [r3, #12]
 8002ed2:	f003 0302 	and.w	r3, r3, #2
 8002ed6:	2b02      	cmp	r3, #2
 8002ed8:	d11b      	bne.n	8002f12 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f06f 0202 	mvn.w	r2, #2
 8002ee2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	699b      	ldr	r3, [r3, #24]
 8002ef0:	f003 0303 	and.w	r3, r3, #3
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d003      	beq.n	8002f00 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8002ef8:	6878      	ldr	r0, [r7, #4]
 8002efa:	f000 f9c9 	bl	8003290 <HAL_TIM_IC_CaptureCallback>
 8002efe:	e005      	b.n	8002f0c <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	f000 f9bb 	bl	800327c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f06:	6878      	ldr	r0, [r7, #4]
 8002f08:	f000 f9cc 	bl	80032a4 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	691b      	ldr	r3, [r3, #16]
 8002f18:	f003 0304 	and.w	r3, r3, #4
 8002f1c:	2b04      	cmp	r3, #4
 8002f1e:	d122      	bne.n	8002f66 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	68db      	ldr	r3, [r3, #12]
 8002f26:	f003 0304 	and.w	r3, r3, #4
 8002f2a:	2b04      	cmp	r3, #4
 8002f2c:	d11b      	bne.n	8002f66 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f06f 0204 	mvn.w	r2, #4
 8002f36:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2202      	movs	r2, #2
 8002f3c:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	699b      	ldr	r3, [r3, #24]
 8002f44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d003      	beq.n	8002f54 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002f4c:	6878      	ldr	r0, [r7, #4]
 8002f4e:	f000 f99f 	bl	8003290 <HAL_TIM_IC_CaptureCallback>
 8002f52:	e005      	b.n	8002f60 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	f000 f991 	bl	800327c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	f000 f9a2 	bl	80032a4 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2200      	movs	r2, #0
 8002f64:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	691b      	ldr	r3, [r3, #16]
 8002f6c:	f003 0308 	and.w	r3, r3, #8
 8002f70:	2b08      	cmp	r3, #8
 8002f72:	d122      	bne.n	8002fba <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	68db      	ldr	r3, [r3, #12]
 8002f7a:	f003 0308 	and.w	r3, r3, #8
 8002f7e:	2b08      	cmp	r3, #8
 8002f80:	d11b      	bne.n	8002fba <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f06f 0208 	mvn.w	r2, #8
 8002f8a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2204      	movs	r2, #4
 8002f90:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	69db      	ldr	r3, [r3, #28]
 8002f98:	f003 0303 	and.w	r3, r3, #3
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d003      	beq.n	8002fa8 <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	f000 f975 	bl	8003290 <HAL_TIM_IC_CaptureCallback>
 8002fa6:	e005      	b.n	8002fb4 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fa8:	6878      	ldr	r0, [r7, #4]
 8002faa:	f000 f967 	bl	800327c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8002fae:	6878      	ldr	r0, [r7, #4]
 8002fb0:	f000 f978 	bl	80032a4 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	691b      	ldr	r3, [r3, #16]
 8002fc0:	f003 0310 	and.w	r3, r3, #16
 8002fc4:	2b10      	cmp	r3, #16
 8002fc6:	d122      	bne.n	800300e <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	68db      	ldr	r3, [r3, #12]
 8002fce:	f003 0310 	and.w	r3, r3, #16
 8002fd2:	2b10      	cmp	r3, #16
 8002fd4:	d11b      	bne.n	800300e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f06f 0210 	mvn.w	r2, #16
 8002fde:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2208      	movs	r2, #8
 8002fe4:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	69db      	ldr	r3, [r3, #28]
 8002fec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d003      	beq.n	8002ffc <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	f000 f94b 	bl	8003290 <HAL_TIM_IC_CaptureCallback>
 8002ffa:	e005      	b.n	8003008 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ffc:	6878      	ldr	r0, [r7, #4]
 8002ffe:	f000 f93d 	bl	800327c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f000 f94e 	bl	80032a4 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	691b      	ldr	r3, [r3, #16]
 8003014:	f003 0301 	and.w	r3, r3, #1
 8003018:	2b01      	cmp	r3, #1
 800301a:	d10e      	bne.n	800303a <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	68db      	ldr	r3, [r3, #12]
 8003022:	f003 0301 	and.w	r3, r3, #1
 8003026:	2b01      	cmp	r3, #1
 8003028:	d107      	bne.n	800303a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f06f 0201 	mvn.w	r2, #1
 8003032:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003034:	6878      	ldr	r0, [r7, #4]
 8003036:	f002 fd4f 	bl	8005ad8 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	691b      	ldr	r3, [r3, #16]
 8003040:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003044:	2b80      	cmp	r3, #128	; 0x80
 8003046:	d10e      	bne.n	8003066 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	68db      	ldr	r3, [r3, #12]
 800304e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003052:	2b80      	cmp	r3, #128	; 0x80
 8003054:	d107      	bne.n	8003066 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800305e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003060:	6878      	ldr	r0, [r7, #4]
 8003062:	f000 fa6a 	bl	800353a <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	691b      	ldr	r3, [r3, #16]
 800306c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003070:	2b40      	cmp	r3, #64	; 0x40
 8003072:	d10e      	bne.n	8003092 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	68db      	ldr	r3, [r3, #12]
 800307a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800307e:	2b40      	cmp	r3, #64	; 0x40
 8003080:	d107      	bne.n	8003092 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800308a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800308c:	6878      	ldr	r0, [r7, #4]
 800308e:	f000 f913 	bl	80032b8 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	691b      	ldr	r3, [r3, #16]
 8003098:	f003 0320 	and.w	r3, r3, #32
 800309c:	2b20      	cmp	r3, #32
 800309e:	d10e      	bne.n	80030be <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	68db      	ldr	r3, [r3, #12]
 80030a6:	f003 0320 	and.w	r3, r3, #32
 80030aa:	2b20      	cmp	r3, #32
 80030ac:	d107      	bne.n	80030be <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f06f 0220 	mvn.w	r2, #32
 80030b6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	f000 fa34 	bl	8003526 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80030be:	bf00      	nop
 80030c0:	3708      	adds	r7, #8
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}

080030c6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig: pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 80030c6:	b580      	push	{r7, lr}
 80030c8:	b084      	sub	sp, #16
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	6078      	str	r0, [r7, #4]
 80030ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80030d0:	2300      	movs	r3, #0
 80030d2:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d101      	bne.n	80030e2 <HAL_TIM_ConfigClockSource+0x1c>
 80030de:	2302      	movs	r3, #2
 80030e0:	e0c8      	b.n	8003274 <HAL_TIM_ConfigClockSource+0x1ae>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2201      	movs	r2, #1
 80030e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2202      	movs	r2, #2
 80030ee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003100:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003108:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	68fa      	ldr	r2, [r7, #12]
 8003110:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	2b40      	cmp	r3, #64	; 0x40
 8003118:	d077      	beq.n	800320a <HAL_TIM_ConfigClockSource+0x144>
 800311a:	2b40      	cmp	r3, #64	; 0x40
 800311c:	d80e      	bhi.n	800313c <HAL_TIM_ConfigClockSource+0x76>
 800311e:	2b10      	cmp	r3, #16
 8003120:	f000 808a 	beq.w	8003238 <HAL_TIM_ConfigClockSource+0x172>
 8003124:	2b10      	cmp	r3, #16
 8003126:	d802      	bhi.n	800312e <HAL_TIM_ConfigClockSource+0x68>
 8003128:	2b00      	cmp	r3, #0
 800312a:	d07e      	beq.n	800322a <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 800312c:	e099      	b.n	8003262 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 800312e:	2b20      	cmp	r3, #32
 8003130:	f000 8089 	beq.w	8003246 <HAL_TIM_ConfigClockSource+0x180>
 8003134:	2b30      	cmp	r3, #48	; 0x30
 8003136:	f000 808d 	beq.w	8003254 <HAL_TIM_ConfigClockSource+0x18e>
    break;    
 800313a:	e092      	b.n	8003262 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 800313c:	2b70      	cmp	r3, #112	; 0x70
 800313e:	d016      	beq.n	800316e <HAL_TIM_ConfigClockSource+0xa8>
 8003140:	2b70      	cmp	r3, #112	; 0x70
 8003142:	d804      	bhi.n	800314e <HAL_TIM_ConfigClockSource+0x88>
 8003144:	2b50      	cmp	r3, #80	; 0x50
 8003146:	d040      	beq.n	80031ca <HAL_TIM_ConfigClockSource+0x104>
 8003148:	2b60      	cmp	r3, #96	; 0x60
 800314a:	d04e      	beq.n	80031ea <HAL_TIM_ConfigClockSource+0x124>
    break;    
 800314c:	e089      	b.n	8003262 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 800314e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003152:	d003      	beq.n	800315c <HAL_TIM_ConfigClockSource+0x96>
 8003154:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003158:	d024      	beq.n	80031a4 <HAL_TIM_ConfigClockSource+0xde>
    break;    
 800315a:	e082      	b.n	8003262 <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	6812      	ldr	r2, [r2, #0]
 8003164:	6892      	ldr	r2, [r2, #8]
 8003166:	f022 0207 	bic.w	r2, r2, #7
 800316a:	609a      	str	r2, [r3, #8]
    break;
 800316c:	e079      	b.n	8003262 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6818      	ldr	r0, [r3, #0]
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	6899      	ldr	r1, [r3, #8]
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	685a      	ldr	r2, [r3, #4]
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	68db      	ldr	r3, [r3, #12]
 800317e:	f000 f9b0 	bl	80034e2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003190:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003198:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	68fa      	ldr	r2, [r7, #12]
 80031a0:	609a      	str	r2, [r3, #8]
    break;
 80031a2:	e05e      	b.n	8003262 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6818      	ldr	r0, [r3, #0]
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	6899      	ldr	r1, [r3, #8]
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	685a      	ldr	r2, [r3, #4]
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	68db      	ldr	r3, [r3, #12]
 80031b4:	f000 f995 	bl	80034e2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	687a      	ldr	r2, [r7, #4]
 80031be:	6812      	ldr	r2, [r2, #0]
 80031c0:	6892      	ldr	r2, [r2, #8]
 80031c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80031c6:	609a      	str	r2, [r3, #8]
    break;
 80031c8:	e04b      	b.n	8003262 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6818      	ldr	r0, [r3, #0]
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	6859      	ldr	r1, [r3, #4]
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	461a      	mov	r2, r3
 80031d8:	f000 f8fc 	bl	80033d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	2150      	movs	r1, #80	; 0x50
 80031e2:	4618      	mov	r0, r3
 80031e4:	f000 f95d 	bl	80034a2 <TIM_ITRx_SetConfig>
    break;
 80031e8:	e03b      	b.n	8003262 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6818      	ldr	r0, [r3, #0]
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	6859      	ldr	r1, [r3, #4]
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	68db      	ldr	r3, [r3, #12]
 80031f6:	461a      	mov	r2, r3
 80031f8:	f000 f91f 	bl	800343a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2160      	movs	r1, #96	; 0x60
 8003202:	4618      	mov	r0, r3
 8003204:	f000 f94d 	bl	80034a2 <TIM_ITRx_SetConfig>
    break;
 8003208:	e02b      	b.n	8003262 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6818      	ldr	r0, [r3, #0]
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	6859      	ldr	r1, [r3, #4]
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	68db      	ldr	r3, [r3, #12]
 8003216:	461a      	mov	r2, r3
 8003218:	f000 f8dc 	bl	80033d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	2140      	movs	r1, #64	; 0x40
 8003222:	4618      	mov	r0, r3
 8003224:	f000 f93d 	bl	80034a2 <TIM_ITRx_SetConfig>
    break;
 8003228:	e01b      	b.n	8003262 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	2100      	movs	r1, #0
 8003230:	4618      	mov	r0, r3
 8003232:	f000 f936 	bl	80034a2 <TIM_ITRx_SetConfig>
    break;
 8003236:	e014      	b.n	8003262 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	2110      	movs	r1, #16
 800323e:	4618      	mov	r0, r3
 8003240:	f000 f92f 	bl	80034a2 <TIM_ITRx_SetConfig>
    break;
 8003244:	e00d      	b.n	8003262 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	2120      	movs	r1, #32
 800324c:	4618      	mov	r0, r3
 800324e:	f000 f928 	bl	80034a2 <TIM_ITRx_SetConfig>
    break;
 8003252:	e006      	b.n	8003262 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	2130      	movs	r1, #48	; 0x30
 800325a:	4618      	mov	r0, r3
 800325c:	f000 f921 	bl	80034a2 <TIM_ITRx_SetConfig>
    break;
 8003260:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2201      	movs	r2, #1
 8003266:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8003272:	2300      	movs	r3, #0
}
 8003274:	4618      	mov	r0, r3
 8003276:	3710      	adds	r7, #16
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}

0800327c <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800327c:	b480      	push	{r7}
 800327e:	b083      	sub	sp, #12
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003284:	bf00      	nop
 8003286:	370c      	adds	r7, #12
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr

08003290 <HAL_TIM_IC_CaptureCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003290:	b480      	push	{r7}
 8003292:	b083      	sub	sp, #12
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003298:	bf00      	nop
 800329a:	370c      	adds	r7, #12
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr

080032a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80032ac:	bf00      	nop
 80032ae:	370c      	adds	r7, #12
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr

080032b8 <HAL_TIM_TriggerCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80032c0:	bf00      	nop
 80032c2:	370c      	adds	r7, #12
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr

080032cc <TIM_Base_SetConfig>:
  * @param  TIMx: TIM peripheral
  * @param  Structure: pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b085      	sub	sp, #20
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80032d6:	2300      	movs	r3, #0
 80032d8:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	4a35      	ldr	r2, [pc, #212]	; (80033b8 <TIM_Base_SetConfig+0xec>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d00f      	beq.n	8003308 <TIM_Base_SetConfig+0x3c>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032ee:	d00b      	beq.n	8003308 <TIM_Base_SetConfig+0x3c>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	4a32      	ldr	r2, [pc, #200]	; (80033bc <TIM_Base_SetConfig+0xf0>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d007      	beq.n	8003308 <TIM_Base_SetConfig+0x3c>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	4a31      	ldr	r2, [pc, #196]	; (80033c0 <TIM_Base_SetConfig+0xf4>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d003      	beq.n	8003308 <TIM_Base_SetConfig+0x3c>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	4a30      	ldr	r2, [pc, #192]	; (80033c4 <TIM_Base_SetConfig+0xf8>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d101      	bne.n	800330c <TIM_Base_SetConfig+0x40>
 8003308:	2301      	movs	r3, #1
 800330a:	e000      	b.n	800330e <TIM_Base_SetConfig+0x42>
 800330c:	2300      	movs	r3, #0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d008      	beq.n	8003324 <TIM_Base_SetConfig+0x58>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003318:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	68fa      	ldr	r2, [r7, #12]
 8003320:	4313      	orrs	r3, r2
 8003322:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	4a24      	ldr	r2, [pc, #144]	; (80033b8 <TIM_Base_SetConfig+0xec>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d01b      	beq.n	8003364 <TIM_Base_SetConfig+0x98>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003332:	d017      	beq.n	8003364 <TIM_Base_SetConfig+0x98>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	4a21      	ldr	r2, [pc, #132]	; (80033bc <TIM_Base_SetConfig+0xf0>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d013      	beq.n	8003364 <TIM_Base_SetConfig+0x98>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	4a20      	ldr	r2, [pc, #128]	; (80033c0 <TIM_Base_SetConfig+0xf4>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d00f      	beq.n	8003364 <TIM_Base_SetConfig+0x98>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	4a1f      	ldr	r2, [pc, #124]	; (80033c4 <TIM_Base_SetConfig+0xf8>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d00b      	beq.n	8003364 <TIM_Base_SetConfig+0x98>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	4a1e      	ldr	r2, [pc, #120]	; (80033c8 <TIM_Base_SetConfig+0xfc>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d007      	beq.n	8003364 <TIM_Base_SetConfig+0x98>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	4a1d      	ldr	r2, [pc, #116]	; (80033cc <TIM_Base_SetConfig+0x100>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d003      	beq.n	8003364 <TIM_Base_SetConfig+0x98>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	4a1c      	ldr	r2, [pc, #112]	; (80033d0 <TIM_Base_SetConfig+0x104>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d101      	bne.n	8003368 <TIM_Base_SetConfig+0x9c>
 8003364:	2301      	movs	r3, #1
 8003366:	e000      	b.n	800336a <TIM_Base_SetConfig+0x9e>
 8003368:	2300      	movs	r3, #0
 800336a:	2b00      	cmp	r3, #0
 800336c:	d008      	beq.n	8003380 <TIM_Base_SetConfig+0xb4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003374:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	68fa      	ldr	r2, [r7, #12]
 800337c:	4313      	orrs	r3, r2
 800337e:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	68fa      	ldr	r2, [r7, #12]
 8003384:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	689a      	ldr	r2, [r3, #8]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a07      	ldr	r2, [pc, #28]	; (80033b8 <TIM_Base_SetConfig+0xec>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d103      	bne.n	80033a6 <TIM_Base_SetConfig+0xda>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	691a      	ldr	r2, [r3, #16]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2201      	movs	r2, #1
 80033aa:	615a      	str	r2, [r3, #20]
}
 80033ac:	bf00      	nop
 80033ae:	3714      	adds	r7, #20
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr
 80033b8:	40010000 	.word	0x40010000
 80033bc:	40000400 	.word	0x40000400
 80033c0:	40000800 	.word	0x40000800
 80033c4:	40000c00 	.word	0x40000c00
 80033c8:	40014000 	.word	0x40014000
 80033cc:	40014400 	.word	0x40014400
 80033d0:	40014800 	.word	0x40014800

080033d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b087      	sub	sp, #28
 80033d8:	af00      	add	r7, sp, #0
 80033da:	60f8      	str	r0, [r7, #12]
 80033dc:	60b9      	str	r1, [r7, #8]
 80033de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 80033e0:	2300      	movs	r3, #0
 80033e2:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80033e4:	2300      	movs	r3, #0
 80033e6:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	6a1b      	ldr	r3, [r3, #32]
 80033ec:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	6a1b      	ldr	r3, [r3, #32]
 80033f2:	f023 0201 	bic.w	r2, r3, #1
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	699b      	ldr	r3, [r3, #24]
 80033fe:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003406:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	011b      	lsls	r3, r3, #4
 800340c:	697a      	ldr	r2, [r7, #20]
 800340e:	4313      	orrs	r3, r2
 8003410:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	f023 030a 	bic.w	r3, r3, #10
 8003418:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 800341a:	693a      	ldr	r2, [r7, #16]
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	4313      	orrs	r3, r2
 8003420:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	697a      	ldr	r2, [r7, #20]
 8003426:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	693a      	ldr	r2, [r7, #16]
 800342c:	621a      	str	r2, [r3, #32]
}
 800342e:	bf00      	nop
 8003430:	371c      	adds	r7, #28
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr

0800343a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800343a:	b480      	push	{r7}
 800343c:	b087      	sub	sp, #28
 800343e:	af00      	add	r7, sp, #0
 8003440:	60f8      	str	r0, [r7, #12]
 8003442:	60b9      	str	r1, [r7, #8]
 8003444:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8003446:	2300      	movs	r3, #0
 8003448:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800344a:	2300      	movs	r3, #0
 800344c:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	6a1b      	ldr	r3, [r3, #32]
 8003452:	f023 0210 	bic.w	r2, r3, #16
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	699b      	ldr	r3, [r3, #24]
 800345e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	6a1b      	ldr	r3, [r3, #32]
 8003464:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800346c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	031b      	lsls	r3, r3, #12
 8003472:	697a      	ldr	r2, [r7, #20]
 8003474:	4313      	orrs	r3, r2
 8003476:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800347e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	011b      	lsls	r3, r3, #4
 8003484:	693a      	ldr	r2, [r7, #16]
 8003486:	4313      	orrs	r3, r2
 8003488:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	697a      	ldr	r2, [r7, #20]
 800348e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	693a      	ldr	r2, [r7, #16]
 8003494:	621a      	str	r2, [r3, #32]
}
 8003496:	bf00      	nop
 8003498:	371c      	adds	r7, #28
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr

080034a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 80034a2:	b480      	push	{r7}
 80034a4:	b085      	sub	sp, #20
 80034a6:	af00      	add	r7, sp, #0
 80034a8:	6078      	str	r0, [r7, #4]
 80034aa:	460b      	mov	r3, r1
 80034ac:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 80034ae:	2300      	movs	r3, #0
 80034b0:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034be:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80034c0:	887b      	ldrh	r3, [r7, #2]
 80034c2:	f043 0307 	orr.w	r3, r3, #7
 80034c6:	b29b      	uxth	r3, r3
 80034c8:	461a      	mov	r2, r3
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	4313      	orrs	r3, r2
 80034ce:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	68fa      	ldr	r2, [r7, #12]
 80034d4:	609a      	str	r2, [r3, #8]
}
 80034d6:	bf00      	nop
 80034d8:	3714      	adds	r7, #20
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr

080034e2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80034e2:	b480      	push	{r7}
 80034e4:	b087      	sub	sp, #28
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	60f8      	str	r0, [r7, #12]
 80034ea:	60b9      	str	r1, [r7, #8]
 80034ec:	607a      	str	r2, [r7, #4]
 80034ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80034f0:	2300      	movs	r3, #0
 80034f2:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003500:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	021a      	lsls	r2, r3, #8
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	431a      	orrs	r2, r3
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	4313      	orrs	r3, r2
 800350e:	697a      	ldr	r2, [r7, #20]
 8003510:	4313      	orrs	r3, r2
 8003512:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	697a      	ldr	r2, [r7, #20]
 8003518:	609a      	str	r2, [r3, #8]
} 
 800351a:	bf00      	nop
 800351c:	371c      	adds	r7, #28
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr

08003526 <HAL_TIMEx_CommutationCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8003526:	b480      	push	{r7}
 8003528:	b083      	sub	sp, #12
 800352a:	af00      	add	r7, sp, #0
 800352c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 800352e:	bf00      	nop
 8003530:	370c      	adds	r7, #12
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr

0800353a <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800353a:	b480      	push	{r7}
 800353c:	b083      	sub	sp, #12
 800353e:	af00      	add	r7, sp, #0
 8003540:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003542:	bf00      	nop
 8003544:	370c      	adds	r7, #12
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr

0800354e <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800354e:	b580      	push	{r7, lr}
 8003550:	b082      	sub	sp, #8
 8003552:	af00      	add	r7, sp, #0
 8003554:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d101      	bne.n	8003560 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	e03f      	b.n	80035e0 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003566:	b2db      	uxtb	r3, r3
 8003568:	2b00      	cmp	r3, #0
 800356a:	d106      	bne.n	800357a <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2200      	movs	r2, #0
 8003570:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f000 f837 	bl	80035e8 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2224      	movs	r2, #36	; 0x24
 800357e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	687a      	ldr	r2, [r7, #4]
 8003588:	6812      	ldr	r2, [r2, #0]
 800358a:	68d2      	ldr	r2, [r2, #12]
 800358c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003590:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f000 fd0c 	bl	8003fb0 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	687a      	ldr	r2, [r7, #4]
 800359e:	6812      	ldr	r2, [r2, #0]
 80035a0:	6912      	ldr	r2, [r2, #16]
 80035a2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80035a6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	687a      	ldr	r2, [r7, #4]
 80035ae:	6812      	ldr	r2, [r2, #0]
 80035b0:	6952      	ldr	r2, [r2, #20]
 80035b2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80035b6:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	6812      	ldr	r2, [r2, #0]
 80035c0:	68d2      	ldr	r2, [r2, #12]
 80035c2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80035c6:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2200      	movs	r2, #0
 80035cc:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2220      	movs	r2, #32
 80035d2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2220      	movs	r2, #32
 80035da:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 80035de:	2300      	movs	r3, #0
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3708      	adds	r7, #8
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}

080035e8 <HAL_UART_MspInit>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b083      	sub	sp, #12
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
   /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */ 
}
 80035f0:	bf00      	nop
 80035f2:	370c      	adds	r7, #12
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr

080035fc <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b088      	sub	sp, #32
 8003600:	af02      	add	r7, sp, #8
 8003602:	60f8      	str	r0, [r7, #12]
 8003604:	60b9      	str	r1, [r7, #8]
 8003606:	603b      	str	r3, [r7, #0]
 8003608:	4613      	mov	r3, r2
 800360a:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 800360c:	2300      	movs	r3, #0
 800360e:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003616:	b2db      	uxtb	r3, r3
 8003618:	2b20      	cmp	r3, #32
 800361a:	f040 8082 	bne.w	8003722 <HAL_UART_Transmit+0x126>
  {
    if((pData == NULL ) || (Size == 0)) 
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d002      	beq.n	800362a <HAL_UART_Transmit+0x2e>
 8003624:	88fb      	ldrh	r3, [r7, #6]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d101      	bne.n	800362e <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e07a      	b.n	8003724 <HAL_UART_Transmit+0x128>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003634:	2b01      	cmp	r3, #1
 8003636:	d101      	bne.n	800363c <HAL_UART_Transmit+0x40>
 8003638:	2302      	movs	r3, #2
 800363a:	e073      	b.n	8003724 <HAL_UART_Transmit+0x128>
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2201      	movs	r2, #1
 8003640:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2200      	movs	r2, #0
 8003648:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2221      	movs	r2, #33	; 0x21
 800364e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003652:	f7fd fab9 	bl	8000bc8 <HAL_GetTick>
 8003656:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	88fa      	ldrh	r2, [r7, #6]
 800365c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	88fa      	ldrh	r2, [r7, #6]
 8003662:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8003664:	e041      	b.n	80036ea <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800366a:	b29b      	uxth	r3, r3
 800366c:	3b01      	subs	r3, #1
 800366e:	b29a      	uxth	r2, r3
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	689b      	ldr	r3, [r3, #8]
 8003678:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800367c:	d121      	bne.n	80036c2 <HAL_UART_Transmit+0xc6>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	9300      	str	r3, [sp, #0]
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	2200      	movs	r2, #0
 8003686:	2180      	movs	r1, #128	; 0x80
 8003688:	68f8      	ldr	r0, [r7, #12]
 800368a:	f000 fb18 	bl	8003cbe <UART_WaitOnFlagUntilTimeout>
 800368e:	4603      	mov	r3, r0
 8003690:	2b00      	cmp	r3, #0
 8003692:	d001      	beq.n	8003698 <HAL_UART_Transmit+0x9c>
        { 
          return HAL_TIMEOUT;
 8003694:	2303      	movs	r3, #3
 8003696:	e045      	b.n	8003724 <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t*) pData;
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	693a      	ldr	r2, [r7, #16]
 80036a2:	8812      	ldrh	r2, [r2, #0]
 80036a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80036a8:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	691b      	ldr	r3, [r3, #16]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d103      	bne.n	80036ba <HAL_UART_Transmit+0xbe>
        {
          pData +=2U;
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	3302      	adds	r3, #2
 80036b6:	60bb      	str	r3, [r7, #8]
 80036b8:	e017      	b.n	80036ea <HAL_UART_Transmit+0xee>
        }
        else
        { 
          pData +=1U;
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	3301      	adds	r3, #1
 80036be:	60bb      	str	r3, [r7, #8]
 80036c0:	e013      	b.n	80036ea <HAL_UART_Transmit+0xee>
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	9300      	str	r3, [sp, #0]
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	2200      	movs	r2, #0
 80036ca:	2180      	movs	r1, #128	; 0x80
 80036cc:	68f8      	ldr	r0, [r7, #12]
 80036ce:	f000 faf6 	bl	8003cbe <UART_WaitOnFlagUntilTimeout>
 80036d2:	4603      	mov	r3, r0
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d001      	beq.n	80036dc <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 80036d8:	2303      	movs	r3, #3
 80036da:	e023      	b.n	8003724 <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	1c59      	adds	r1, r3, #1
 80036e4:	60b9      	str	r1, [r7, #8]
 80036e6:	781b      	ldrb	r3, [r3, #0]
 80036e8:	6053      	str	r3, [r2, #4]
    while(huart->TxXferCount > 0U)
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d1b8      	bne.n	8003666 <HAL_UART_Transmit+0x6a>
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	9300      	str	r3, [sp, #0]
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	2200      	movs	r2, #0
 80036fc:	2140      	movs	r1, #64	; 0x40
 80036fe:	68f8      	ldr	r0, [r7, #12]
 8003700:	f000 fadd 	bl	8003cbe <UART_WaitOnFlagUntilTimeout>
 8003704:	4603      	mov	r3, r0
 8003706:	2b00      	cmp	r3, #0
 8003708:	d001      	beq.n	800370e <HAL_UART_Transmit+0x112>
    { 
      return HAL_TIMEOUT;
 800370a:	2303      	movs	r3, #3
 800370c:	e00a      	b.n	8003724 <HAL_UART_Transmit+0x128>
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2220      	movs	r2, #32
 8003712:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2200      	movs	r2, #0
 800371a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    return HAL_OK;
 800371e:	2300      	movs	r3, #0
 8003720:	e000      	b.n	8003724 <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 8003722:	2302      	movs	r3, #2
  }
}
 8003724:	4618      	mov	r0, r3
 8003726:	3718      	adds	r7, #24
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}

0800372c <HAL_UART_Transmit_DMA>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b086      	sub	sp, #24
 8003730:	af00      	add	r7, sp, #0
 8003732:	60f8      	str	r0, [r7, #12]
 8003734:	60b9      	str	r1, [r7, #8]
 8003736:	4613      	mov	r3, r2
 8003738:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003740:	b2db      	uxtb	r3, r3
 8003742:	2b20      	cmp	r3, #32
 8003744:	d153      	bne.n	80037ee <HAL_UART_Transmit_DMA+0xc2>
  {
    if((pData == NULL ) || (Size == 0))
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d002      	beq.n	8003752 <HAL_UART_Transmit_DMA+0x26>
 800374c:	88fb      	ldrh	r3, [r7, #6]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d101      	bne.n	8003756 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e04c      	b.n	80037f0 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800375c:	2b01      	cmp	r3, #1
 800375e:	d101      	bne.n	8003764 <HAL_UART_Transmit_DMA+0x38>
 8003760:	2302      	movs	r3, #2
 8003762:	e045      	b.n	80037f0 <HAL_UART_Transmit_DMA+0xc4>
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2201      	movs	r2, #1
 8003768:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800376c:	68ba      	ldr	r2, [r7, #8]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	88fa      	ldrh	r2, [r7, #6]
 8003776:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	88fa      	ldrh	r2, [r7, #6]
 800377c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2200      	movs	r2, #0
 8003782:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2221      	movs	r2, #33	; 0x21
 8003788:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003790:	4a19      	ldr	r2, [pc, #100]	; (80037f8 <HAL_UART_Transmit_DMA+0xcc>)
 8003792:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003798:	4a18      	ldr	r2, [pc, #96]	; (80037fc <HAL_UART_Transmit_DMA+0xd0>)
 800379a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037a0:	4a17      	ldr	r2, [pc, #92]	; (8003800 <HAL_UART_Transmit_DMA+0xd4>)
 80037a2:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037a8:	2200      	movs	r2, #0
 80037aa:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA Stream */
    tmp = (uint32_t*)&pData;
 80037ac:	f107 0308 	add.w	r3, r7, #8
 80037b0:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	6819      	ldr	r1, [r3, #0]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	3304      	adds	r3, #4
 80037c0:	461a      	mov	r2, r3
 80037c2:	88fb      	ldrh	r3, [r7, #6]
 80037c4:	f7fd fe50 	bl	8001468 <HAL_DMA_Start_IT>
    
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80037d0:	601a      	str	r2, [r3, #0]
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	68fa      	ldr	r2, [r7, #12]
 80037e0:	6812      	ldr	r2, [r2, #0]
 80037e2:	6952      	ldr	r2, [r2, #20]
 80037e4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80037e8:	615a      	str	r2, [r3, #20]
    
    return HAL_OK;
 80037ea:	2300      	movs	r3, #0
 80037ec:	e000      	b.n	80037f0 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 80037ee:	2302      	movs	r3, #2
  }
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3718      	adds	r7, #24
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}
 80037f8:	08003b39 	.word	0x08003b39
 80037fc:	08003b8b 	.word	0x08003b8b
 8003800:	08003c2b 	.word	0x08003c2b

08003804 <HAL_UART_Receive_DMA>:
  * @param  Size: Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the data received contain the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{  
 8003804:	b580      	push	{r7, lr}
 8003806:	b086      	sub	sp, #24
 8003808:	af00      	add	r7, sp, #0
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	4613      	mov	r3, r2
 8003810:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003818:	b2db      	uxtb	r3, r3
 800381a:	2b20      	cmp	r3, #32
 800381c:	d166      	bne.n	80038ec <HAL_UART_Receive_DMA+0xe8>
  {
    if((pData == NULL ) || (Size == 0)) 
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d002      	beq.n	800382a <HAL_UART_Receive_DMA+0x26>
 8003824:	88fb      	ldrh	r3, [r7, #6]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d101      	bne.n	800382e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e05f      	b.n	80038ee <HAL_UART_Receive_DMA+0xea>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003834:	2b01      	cmp	r3, #1
 8003836:	d101      	bne.n	800383c <HAL_UART_Receive_DMA+0x38>
 8003838:	2302      	movs	r3, #2
 800383a:	e058      	b.n	80038ee <HAL_UART_Receive_DMA+0xea>
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2201      	movs	r2, #1
 8003840:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
 8003844:	68ba      	ldr	r2, [r7, #8]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	88fa      	ldrh	r2, [r7, #6]
 800384e:	859a      	strh	r2, [r3, #44]	; 0x2c
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2200      	movs	r2, #0
 8003854:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2222      	movs	r2, #34	; 0x22
 800385a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003862:	4a25      	ldr	r2, [pc, #148]	; (80038f8 <HAL_UART_Receive_DMA+0xf4>)
 8003864:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800386a:	4a24      	ldr	r2, [pc, #144]	; (80038fc <HAL_UART_Receive_DMA+0xf8>)
 800386c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003872:	4a23      	ldr	r2, [pc, #140]	; (8003900 <HAL_UART_Receive_DMA+0xfc>)
 8003874:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800387a:	2200      	movs	r2, #0
 800387c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Stream */
    tmp = (uint32_t*)&pData;
 800387e:	f107 0308 	add.w	r3, r7, #8
 8003882:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	3304      	adds	r3, #4
 800388e:	4619      	mov	r1, r3
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	88fb      	ldrh	r3, [r7, #6]
 8003896:	f7fd fde7 	bl	8001468 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800389a:	2300      	movs	r3, #0
 800389c:	613b      	str	r3, [r7, #16]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	613b      	str	r3, [r7, #16]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	613b      	str	r3, [r7, #16]
 80038ae:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2200      	movs	r2, #0
 80038b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	68fa      	ldr	r2, [r7, #12]
 80038be:	6812      	ldr	r2, [r2, #0]
 80038c0:	68d2      	ldr	r2, [r2, #12]
 80038c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80038c6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	68fa      	ldr	r2, [r7, #12]
 80038ce:	6812      	ldr	r2, [r2, #0]
 80038d0:	6952      	ldr	r2, [r2, #20]
 80038d2:	f042 0201 	orr.w	r2, r2, #1
 80038d6:	615a      	str	r2, [r3, #20]
    
    /* Enable the DMA transfer for the receiver request by setting the DMAR bit 
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	68fa      	ldr	r2, [r7, #12]
 80038de:	6812      	ldr	r2, [r2, #0]
 80038e0:	6952      	ldr	r2, [r2, #20]
 80038e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80038e6:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80038e8:	2300      	movs	r3, #0
 80038ea:	e000      	b.n	80038ee <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY; 
 80038ec:	2302      	movs	r3, #2
  }
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3718      	adds	r7, #24
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	bf00      	nop
 80038f8:	08003ba7 	.word	0x08003ba7
 80038fc:	08003c0f 	.word	0x08003c0f
 8003900:	08003c2b 	.word	0x08003c2b

08003904 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b088      	sub	sp, #32
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	68db      	ldr	r3, [r3, #12]
 800391a:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	695b      	ldr	r3, [r3, #20]
 8003922:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8003924:	2300      	movs	r3, #0
 8003926:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8003928:	2300      	movs	r3, #0
 800392a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	f003 030f 	and.w	r3, r3, #15
 8003932:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d10d      	bne.n	8003956 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	f003 0320 	and.w	r3, r3, #32
 8003940:	2b00      	cmp	r3, #0
 8003942:	d008      	beq.n	8003956 <HAL_UART_IRQHandler+0x52>
 8003944:	69bb      	ldr	r3, [r7, #24]
 8003946:	f003 0320 	and.w	r3, r3, #32
 800394a:	2b00      	cmp	r3, #0
 800394c:	d003      	beq.n	8003956 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	f000 fab4 	bl	8003ebc <UART_Receive_IT>
      return;
 8003954:	e0cc      	b.n	8003af0 <HAL_UART_IRQHandler+0x1ec>
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	2b00      	cmp	r3, #0
 800395a:	f000 80ab 	beq.w	8003ab4 <HAL_UART_IRQHandler+0x1b0>
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	f003 0301 	and.w	r3, r3, #1
 8003964:	2b00      	cmp	r3, #0
 8003966:	d105      	bne.n	8003974 <HAL_UART_IRQHandler+0x70>
 8003968:	69bb      	ldr	r3, [r7, #24]
 800396a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800396e:	2b00      	cmp	r3, #0
 8003970:	f000 80a0 	beq.w	8003ab4 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	f003 0301 	and.w	r3, r3, #1
 800397a:	2b00      	cmp	r3, #0
 800397c:	d00a      	beq.n	8003994 <HAL_UART_IRQHandler+0x90>
 800397e:	69bb      	ldr	r3, [r7, #24]
 8003980:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003984:	2b00      	cmp	r3, #0
 8003986:	d005      	beq.n	8003994 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800398c:	f043 0201 	orr.w	r2, r3, #1
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003994:	69fb      	ldr	r3, [r7, #28]
 8003996:	f003 0304 	and.w	r3, r3, #4
 800399a:	2b00      	cmp	r3, #0
 800399c:	d00a      	beq.n	80039b4 <HAL_UART_IRQHandler+0xb0>
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	f003 0301 	and.w	r3, r3, #1
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d005      	beq.n	80039b4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039ac:	f043 0202 	orr.w	r2, r3, #2
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80039b4:	69fb      	ldr	r3, [r7, #28]
 80039b6:	f003 0302 	and.w	r3, r3, #2
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d00a      	beq.n	80039d4 <HAL_UART_IRQHandler+0xd0>
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	f003 0301 	and.w	r3, r3, #1
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d005      	beq.n	80039d4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039cc:	f043 0204 	orr.w	r2, r3, #4
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80039d4:	69fb      	ldr	r3, [r7, #28]
 80039d6:	f003 0308 	and.w	r3, r3, #8
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d00a      	beq.n	80039f4 <HAL_UART_IRQHandler+0xf0>
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	f003 0301 	and.w	r3, r3, #1
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d005      	beq.n	80039f4 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039ec:	f043 0208 	orr.w	r2, r3, #8
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d078      	beq.n	8003aee <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80039fc:	69fb      	ldr	r3, [r7, #28]
 80039fe:	f003 0320 	and.w	r3, r3, #32
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d007      	beq.n	8003a16 <HAL_UART_IRQHandler+0x112>
 8003a06:	69bb      	ldr	r3, [r7, #24]
 8003a08:	f003 0320 	and.w	r3, r3, #32
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d002      	beq.n	8003a16 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	f000 fa53 	bl	8003ebc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	695b      	ldr	r3, [r3, #20]
 8003a1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	bf14      	ite	ne
 8003a24:	2301      	movne	r3, #1
 8003a26:	2300      	moveq	r3, #0
 8003a28:	b2db      	uxtb	r3, r3
 8003a2a:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a30:	f003 0308 	and.w	r3, r3, #8
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d102      	bne.n	8003a3e <HAL_UART_IRQHandler+0x13a>
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d031      	beq.n	8003aa2 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f000 f99d 	bl	8003d7e <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	695b      	ldr	r3, [r3, #20]
 8003a4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d023      	beq.n	8003a9a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	6812      	ldr	r2, [r2, #0]
 8003a5a:	6952      	ldr	r2, [r2, #20]
 8003a5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a60:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d013      	beq.n	8003a92 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a6e:	4a22      	ldr	r2, [pc, #136]	; (8003af8 <HAL_UART_IRQHandler+0x1f4>)
 8003a70:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a76:	4618      	mov	r0, r3
 8003a78:	f7fd fd56 	bl	8001528 <HAL_DMA_Abort_IT>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d016      	beq.n	8003ab0 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a88:	687a      	ldr	r2, [r7, #4]
 8003a8a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003a8c:	4610      	mov	r0, r2
 8003a8e:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a90:	e00e      	b.n	8003ab0 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f000 f846 	bl	8003b24 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a98:	e00a      	b.n	8003ab0 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f000 f842 	bl	8003b24 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003aa0:	e006      	b.n	8003ab0 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8003aa2:	6878      	ldr	r0, [r7, #4]
 8003aa4:	f000 f83e 	bl	8003b24 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003aae:	e01e      	b.n	8003aee <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ab0:	bf00      	nop
    return;
 8003ab2:	e01c      	b.n	8003aee <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003ab4:	69fb      	ldr	r3, [r7, #28]
 8003ab6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d008      	beq.n	8003ad0 <HAL_UART_IRQHandler+0x1cc>
 8003abe:	69bb      	ldr	r3, [r7, #24]
 8003ac0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d003      	beq.n	8003ad0 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8003ac8:	6878      	ldr	r0, [r7, #4]
 8003aca:	f000 f98a 	bl	8003de2 <UART_Transmit_IT>
    return;
 8003ace:	e00f      	b.n	8003af0 <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d00a      	beq.n	8003af0 <HAL_UART_IRQHandler+0x1ec>
 8003ada:	69bb      	ldr	r3, [r7, #24]
 8003adc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d005      	beq.n	8003af0 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f000 f9d1 	bl	8003e8c <UART_EndTransmit_IT>
    return;
 8003aea:	bf00      	nop
 8003aec:	e000      	b.n	8003af0 <HAL_UART_IRQHandler+0x1ec>
    return;
 8003aee:	bf00      	nop
  }
}
 8003af0:	3720      	adds	r7, #32
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	08003dbb 	.word	0x08003dbb

08003afc <HAL_UART_TxHalfCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b083      	sub	sp, #12
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8003b04:	bf00      	nop
 8003b06:	370c      	adds	r7, #12
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0e:	4770      	bx	lr

08003b10 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003b18:	bf00      	nop
 8003b1a:	370c      	adds	r7, #12
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b22:	4770      	bx	lr

08003b24 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b083      	sub	sp, #12
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8003b2c:	bf00      	nop
 8003b2e:	370c      	adds	r7, #12
 8003b30:	46bd      	mov	sp, r7
 8003b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b36:	4770      	bx	lr

08003b38 <UART_DMATransmitCplt>:
  * @brief  DMA UART transmit process complete callback. 
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b084      	sub	sp, #16
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b44:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d113      	bne.n	8003b7c <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0U;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2200      	movs	r2, #0
 8003b58:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	68fa      	ldr	r2, [r7, #12]
 8003b60:	6812      	ldr	r2, [r2, #0]
 8003b62:	6952      	ldr	r2, [r2, #20]
 8003b64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b68:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	68fa      	ldr	r2, [r7, #12]
 8003b70:	6812      	ldr	r2, [r2, #0]
 8003b72:	68d2      	ldr	r2, [r2, #12]
 8003b74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b78:	60da      	str	r2, [r3, #12]
  /* DMA Circular mode */
  else
  {
    HAL_UART_TxCpltCallback(huart);
  }
}
 8003b7a:	e002      	b.n	8003b82 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8003b7c:	68f8      	ldr	r0, [r7, #12]
 8003b7e:	f002 f9cd 	bl	8005f1c <HAL_UART_TxCpltCallback>
}
 8003b82:	bf00      	nop
 8003b84:	3710      	adds	r7, #16
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}

08003b8a <UART_DMATxHalfCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003b8a:	b580      	push	{r7, lr}
 8003b8c:	b084      	sub	sp, #16
 8003b8e:	af00      	add	r7, sp, #0
 8003b90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b96:	60fb      	str	r3, [r7, #12]

  HAL_UART_TxHalfCpltCallback(huart);
 8003b98:	68f8      	ldr	r0, [r7, #12]
 8003b9a:	f7ff ffaf 	bl	8003afc <HAL_UART_TxHalfCpltCallback>
}
 8003b9e:	bf00      	nop
 8003ba0:	3710      	adds	r7, #16
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}

08003ba6 <UART_DMAReceiveCplt>:
  * @brief  DMA UART receive process complete callback. 
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003ba6:	b580      	push	{r7, lr}
 8003ba8:	b084      	sub	sp, #16
 8003baa:	af00      	add	r7, sp, #0
 8003bac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bb2:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d11e      	bne.n	8003c00 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	85da      	strh	r2, [r3, #46]	; 0x2e
  
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	68fa      	ldr	r2, [r7, #12]
 8003bce:	6812      	ldr	r2, [r2, #0]
 8003bd0:	68d2      	ldr	r2, [r2, #12]
 8003bd2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003bd6:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	68fa      	ldr	r2, [r7, #12]
 8003bde:	6812      	ldr	r2, [r2, #0]
 8003be0:	6952      	ldr	r2, [r2, #20]
 8003be2:	f022 0201 	bic.w	r2, r2, #1
 8003be6:	615a      	str	r2, [r3, #20]
    
    /* Disable the DMA transfer for the receiver request by setting the DMAR bit 
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	68fa      	ldr	r2, [r7, #12]
 8003bee:	6812      	ldr	r2, [r2, #0]
 8003bf0:	6952      	ldr	r2, [r2, #20]
 8003bf2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003bf6:	615a      	str	r2, [r3, #20]
	
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	2220      	movs	r2, #32
 8003bfc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  }
  HAL_UART_RxCpltCallback(huart);
 8003c00:	68f8      	ldr	r0, [r7, #12]
 8003c02:	f002 f9b1 	bl	8005f68 <HAL_UART_RxCpltCallback>
}
 8003c06:	bf00      	nop
 8003c08:	3710      	adds	r7, #16
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}

08003c0e <UART_DMARxHalfCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003c0e:	b580      	push	{r7, lr}
 8003c10:	b084      	sub	sp, #16
 8003c12:	af00      	add	r7, sp, #0
 8003c14:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c1a:	60fb      	str	r3, [r7, #12]

  HAL_UART_RxHalfCpltCallback(huart); 
 8003c1c:	68f8      	ldr	r0, [r7, #12]
 8003c1e:	f7ff ff77 	bl	8003b10 <HAL_UART_RxHalfCpltCallback>
}
 8003c22:	bf00      	nop
 8003c24:	3710      	adds	r7, #16
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}

08003c2a <UART_DMAError>:
  * @brief  DMA UART communication error callback.
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003c2a:	b580      	push	{r7, lr}
 8003c2c:	b084      	sub	sp, #16
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003c32:	2300      	movs	r3, #0
 8003c34:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c3a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	695b      	ldr	r3, [r3, #20]
 8003c42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	bf14      	ite	ne
 8003c4a:	2301      	movne	r3, #1
 8003c4c:	2300      	moveq	r3, #0
 8003c4e:	b2db      	uxtb	r3, r3
 8003c50:	60fb      	str	r3, [r7, #12]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	2b21      	cmp	r3, #33	; 0x21
 8003c5c:	d108      	bne.n	8003c70 <UART_DMAError+0x46>
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d005      	beq.n	8003c70 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0U;
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	2200      	movs	r2, #0
 8003c68:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003c6a:	68b8      	ldr	r0, [r7, #8]
 8003c6c:	f000 f871 	bl	8003d52 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	695b      	ldr	r3, [r3, #20]
 8003c76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	bf14      	ite	ne
 8003c7e:	2301      	movne	r3, #1
 8003c80:	2300      	moveq	r3, #0
 8003c82:	b2db      	uxtb	r3, r3
 8003c84:	60fb      	str	r3, [r7, #12]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	2b22      	cmp	r3, #34	; 0x22
 8003c90:	d108      	bne.n	8003ca4 <UART_DMAError+0x7a>
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d005      	beq.n	8003ca4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0U;
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003c9e:	68b8      	ldr	r0, [r7, #8]
 8003ca0:	f000 f86d 	bl	8003d7e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ca8:	f043 0210 	orr.w	r2, r3, #16
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8003cb0:	68b8      	ldr	r0, [r7, #8]
 8003cb2:	f7ff ff37 	bl	8003b24 <HAL_UART_ErrorCallback>
}
 8003cb6:	bf00      	nop
 8003cb8:	3710      	adds	r7, #16
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}

08003cbe <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003cbe:	b580      	push	{r7, lr}
 8003cc0:	b084      	sub	sp, #16
 8003cc2:	af00      	add	r7, sp, #0
 8003cc4:	60f8      	str	r0, [r7, #12]
 8003cc6:	60b9      	str	r1, [r7, #8]
 8003cc8:	603b      	str	r3, [r7, #0]
 8003cca:	4613      	mov	r3, r2
 8003ccc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8003cce:	e02c      	b.n	8003d2a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8003cd0:	69bb      	ldr	r3, [r7, #24]
 8003cd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cd6:	d028      	beq.n	8003d2a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8003cd8:	69bb      	ldr	r3, [r7, #24]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d007      	beq.n	8003cee <UART_WaitOnFlagUntilTimeout+0x30>
 8003cde:	f7fc ff73 	bl	8000bc8 <HAL_GetTick>
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	1ad2      	subs	r2, r2, r3
 8003ce8:	69bb      	ldr	r3, [r7, #24]
 8003cea:	429a      	cmp	r2, r3
 8003cec:	d91d      	bls.n	8003d2a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	68fa      	ldr	r2, [r7, #12]
 8003cf4:	6812      	ldr	r2, [r2, #0]
 8003cf6:	68d2      	ldr	r2, [r2, #12]
 8003cf8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003cfc:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	68fa      	ldr	r2, [r7, #12]
 8003d04:	6812      	ldr	r2, [r2, #0]
 8003d06:	6952      	ldr	r2, [r2, #20]
 8003d08:	f022 0201 	bic.w	r2, r2, #1
 8003d0c:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2220      	movs	r2, #32
 8003d12:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2220      	movs	r2, #32
 8003d1a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e00f      	b.n	8003d4a <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	401a      	ands	r2, r3
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	429a      	cmp	r2, r3
 8003d38:	bf0c      	ite	eq
 8003d3a:	2301      	moveq	r3, #1
 8003d3c:	2300      	movne	r3, #0
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	461a      	mov	r2, r3
 8003d42:	79fb      	ldrb	r3, [r7, #7]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d0c3      	beq.n	8003cd0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8003d48:	2300      	movs	r3, #0
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3710      	adds	r7, #16
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}

08003d52 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003d52:	b480      	push	{r7}
 8003d54:	b083      	sub	sp, #12
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	687a      	ldr	r2, [r7, #4]
 8003d60:	6812      	ldr	r2, [r2, #0]
 8003d62:	68d2      	ldr	r2, [r2, #12]
 8003d64:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003d68:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2220      	movs	r2, #32
 8003d6e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8003d72:	bf00      	nop
 8003d74:	370c      	adds	r7, #12
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr

08003d7e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d7e:	b480      	push	{r7}
 8003d80:	b083      	sub	sp, #12
 8003d82:	af00      	add	r7, sp, #0
 8003d84:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	6812      	ldr	r2, [r2, #0]
 8003d8e:	68d2      	ldr	r2, [r2, #12]
 8003d90:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003d94:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	687a      	ldr	r2, [r7, #4]
 8003d9c:	6812      	ldr	r2, [r2, #0]
 8003d9e:	6952      	ldr	r2, [r2, #20]
 8003da0:	f022 0201 	bic.w	r2, r2, #1
 8003da4:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2220      	movs	r2, #32
 8003daa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003dae:	bf00      	nop
 8003db0:	370c      	adds	r7, #12
 8003db2:	46bd      	mov	sp, r7
 8003db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db8:	4770      	bx	lr

08003dba <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003dba:	b580      	push	{r7, lr}
 8003dbc:	b084      	sub	sp, #16
 8003dbe:	af00      	add	r7, sp, #0
 8003dc0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dc6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0U;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8003dd4:	68f8      	ldr	r0, [r7, #12]
 8003dd6:	f7ff fea5 	bl	8003b24 <HAL_UART_ErrorCallback>
}
 8003dda:	bf00      	nop
 8003ddc:	3710      	adds	r7, #16
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}

08003de2 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003de2:	b480      	push	{r7}
 8003de4:	b085      	sub	sp, #20
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	2b21      	cmp	r3, #33	; 0x21
 8003df4:	d143      	bne.n	8003e7e <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dfe:	d119      	bne.n	8003e34 <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6a1b      	ldr	r3, [r3, #32]
 8003e04:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	68fa      	ldr	r2, [r7, #12]
 8003e0c:	8812      	ldrh	r2, [r2, #0]
 8003e0e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e12:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	691b      	ldr	r3, [r3, #16]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d105      	bne.n	8003e28 <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6a1b      	ldr	r3, [r3, #32]
 8003e20:	1c9a      	adds	r2, r3, #2
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	621a      	str	r2, [r3, #32]
 8003e26:	e00e      	b.n	8003e46 <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6a1b      	ldr	r3, [r3, #32]
 8003e2c:	1c5a      	adds	r2, r3, #1
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	621a      	str	r2, [r3, #32]
 8003e32:	e008      	b.n	8003e46 <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6a1b      	ldr	r3, [r3, #32]
 8003e3c:	1c58      	adds	r0, r3, #1
 8003e3e:	6879      	ldr	r1, [r7, #4]
 8003e40:	6208      	str	r0, [r1, #32]
 8003e42:	781b      	ldrb	r3, [r3, #0]
 8003e44:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e4a:	b29b      	uxth	r3, r3
 8003e4c:	3b01      	subs	r3, #1
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	687a      	ldr	r2, [r7, #4]
 8003e52:	4619      	mov	r1, r3
 8003e54:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d10f      	bne.n	8003e7a <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	687a      	ldr	r2, [r7, #4]
 8003e60:	6812      	ldr	r2, [r2, #0]
 8003e62:	68d2      	ldr	r2, [r2, #12]
 8003e64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e68:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	6812      	ldr	r2, [r2, #0]
 8003e72:	68d2      	ldr	r2, [r2, #12]
 8003e74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003e78:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	e000      	b.n	8003e80 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003e7e:	2302      	movs	r3, #2
  }
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	3714      	adds	r7, #20
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr

08003e8c <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b082      	sub	sp, #8
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	687a      	ldr	r2, [r7, #4]
 8003e9a:	6812      	ldr	r2, [r2, #0]
 8003e9c:	68d2      	ldr	r2, [r2, #12]
 8003e9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ea2:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2220      	movs	r2, #32
 8003ea8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f002 f835 	bl	8005f1c <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8003eb2:	2300      	movs	r3, #0
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3708      	adds	r7, #8
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}

08003ebc <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	2b22      	cmp	r3, #34	; 0x22
 8003ece:	d169      	bne.n	8003fa4 <UART_Receive_IT+0xe8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ed8:	d123      	bne.n	8003f22 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ede:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	691b      	ldr	r3, [r3, #16]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d10e      	bne.n	8003f06 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	b29b      	uxth	r3, r3
 8003ef0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ef4:	b29a      	uxth	r2, r3
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003efe:	1c9a      	adds	r2, r3, #2
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	629a      	str	r2, [r3, #40]	; 0x28
 8003f04:	e029      	b.n	8003f5a <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	b29b      	uxth	r3, r3
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	b29a      	uxth	r2, r3
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f1a:	1c5a      	adds	r2, r3, #1
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	629a      	str	r2, [r3, #40]	; 0x28
 8003f20:	e01b      	b.n	8003f5a <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	691b      	ldr	r3, [r3, #16]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d10a      	bne.n	8003f40 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f2e:	1c59      	adds	r1, r3, #1
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	6291      	str	r1, [r2, #40]	; 0x28
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	6812      	ldr	r2, [r2, #0]
 8003f38:	6852      	ldr	r2, [r2, #4]
 8003f3a:	b2d2      	uxtb	r2, r2
 8003f3c:	701a      	strb	r2, [r3, #0]
 8003f3e:	e00c      	b.n	8003f5a <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f44:	1c59      	adds	r1, r3, #1
 8003f46:	687a      	ldr	r2, [r7, #4]
 8003f48:	6291      	str	r1, [r2, #40]	; 0x28
 8003f4a:	687a      	ldr	r2, [r7, #4]
 8003f4c:	6812      	ldr	r2, [r2, #0]
 8003f4e:	6852      	ldr	r2, [r2, #4]
 8003f50:	b2d2      	uxtb	r2, r2
 8003f52:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003f56:	b2d2      	uxtb	r2, r2
 8003f58:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003f5e:	b29b      	uxth	r3, r3
 8003f60:	3b01      	subs	r3, #1
 8003f62:	b29b      	uxth	r3, r3
 8003f64:	687a      	ldr	r2, [r7, #4]
 8003f66:	4619      	mov	r1, r3
 8003f68:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d118      	bne.n	8003fa0 <UART_Receive_IT+0xe4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	6812      	ldr	r2, [r2, #0]
 8003f76:	68d2      	ldr	r2, [r2, #12]
 8003f78:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003f7c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	687a      	ldr	r2, [r7, #4]
 8003f84:	6812      	ldr	r2, [r2, #0]
 8003f86:	6952      	ldr	r2, [r2, #20]
 8003f88:	f022 0201 	bic.w	r2, r2, #1
 8003f8c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2220      	movs	r2, #32
 8003f92:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	f001 ffe6 	bl	8005f68 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	e002      	b.n	8003fa6 <UART_Receive_IT+0xea>
    }
    return HAL_OK;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	e000      	b.n	8003fa6 <UART_Receive_IT+0xea>
  }
  else
  {
    return HAL_BUSY;
 8003fa4:	2302      	movs	r3, #2
  }
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3710      	adds	r7, #16
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
	...

08003fb0 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003fb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fb2:	b085      	sub	sp, #20
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	691b      	ldr	r3, [r3, #16]
 8003fc2:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003fca:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	68fa      	ldr	r2, [r7, #12]
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	68fa      	ldr	r2, [r7, #12]
 8003fdc:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003fec:	f023 030c 	bic.w	r3, r3, #12
 8003ff0:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	689a      	ldr	r2, [r3, #8]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	691b      	ldr	r3, [r3, #16]
 8003ffa:	431a      	orrs	r2, r3
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	695b      	ldr	r3, [r3, #20]
 8004000:	431a      	orrs	r2, r3
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	69db      	ldr	r3, [r3, #28]
 8004006:	4313      	orrs	r3, r2
 8004008:	68fa      	ldr	r2, [r7, #12]
 800400a:	4313      	orrs	r3, r2
 800400c:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	68fa      	ldr	r2, [r7, #12]
 8004014:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	695b      	ldr	r3, [r3, #20]
 800401c:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004024:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	699b      	ldr	r3, [r3, #24]
 800402a:	68fa      	ldr	r2, [r7, #12]
 800402c:	4313      	orrs	r3, r2
 800402e:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	68fa      	ldr	r2, [r7, #12]
 8004036:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	69db      	ldr	r3, [r3, #28]
 800403c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004040:	f040 80e4 	bne.w	800420c <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4aab      	ldr	r2, [pc, #684]	; (80042f8 <UART_SetConfig+0x348>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d004      	beq.n	8004058 <UART_SetConfig+0xa8>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4aaa      	ldr	r2, [pc, #680]	; (80042fc <UART_SetConfig+0x34c>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d16c      	bne.n	8004132 <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681c      	ldr	r4, [r3, #0]
 800405c:	f7fe faa8 	bl	80025b0 <HAL_RCC_GetPCLK2Freq>
 8004060:	4602      	mov	r2, r0
 8004062:	4613      	mov	r3, r2
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	4413      	add	r3, r2
 8004068:	009a      	lsls	r2, r3, #2
 800406a:	441a      	add	r2, r3
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	005b      	lsls	r3, r3, #1
 8004072:	fbb2 f3f3 	udiv	r3, r2, r3
 8004076:	4aa2      	ldr	r2, [pc, #648]	; (8004300 <UART_SetConfig+0x350>)
 8004078:	fba2 2303 	umull	r2, r3, r2, r3
 800407c:	095b      	lsrs	r3, r3, #5
 800407e:	011d      	lsls	r5, r3, #4
 8004080:	f7fe fa96 	bl	80025b0 <HAL_RCC_GetPCLK2Freq>
 8004084:	4602      	mov	r2, r0
 8004086:	4613      	mov	r3, r2
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	4413      	add	r3, r2
 800408c:	009a      	lsls	r2, r3, #2
 800408e:	441a      	add	r2, r3
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	005b      	lsls	r3, r3, #1
 8004096:	fbb2 f6f3 	udiv	r6, r2, r3
 800409a:	f7fe fa89 	bl	80025b0 <HAL_RCC_GetPCLK2Freq>
 800409e:	4602      	mov	r2, r0
 80040a0:	4613      	mov	r3, r2
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	4413      	add	r3, r2
 80040a6:	009a      	lsls	r2, r3, #2
 80040a8:	441a      	add	r2, r3
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	005b      	lsls	r3, r3, #1
 80040b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040b4:	4a92      	ldr	r2, [pc, #584]	; (8004300 <UART_SetConfig+0x350>)
 80040b6:	fba2 2303 	umull	r2, r3, r2, r3
 80040ba:	095b      	lsrs	r3, r3, #5
 80040bc:	2264      	movs	r2, #100	; 0x64
 80040be:	fb02 f303 	mul.w	r3, r2, r3
 80040c2:	1af3      	subs	r3, r6, r3
 80040c4:	00db      	lsls	r3, r3, #3
 80040c6:	3332      	adds	r3, #50	; 0x32
 80040c8:	4a8d      	ldr	r2, [pc, #564]	; (8004300 <UART_SetConfig+0x350>)
 80040ca:	fba2 2303 	umull	r2, r3, r2, r3
 80040ce:	095b      	lsrs	r3, r3, #5
 80040d0:	005b      	lsls	r3, r3, #1
 80040d2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80040d6:	441d      	add	r5, r3
 80040d8:	f7fe fa6a 	bl	80025b0 <HAL_RCC_GetPCLK2Freq>
 80040dc:	4602      	mov	r2, r0
 80040de:	4613      	mov	r3, r2
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	4413      	add	r3, r2
 80040e4:	009a      	lsls	r2, r3, #2
 80040e6:	441a      	add	r2, r3
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	005b      	lsls	r3, r3, #1
 80040ee:	fbb2 f6f3 	udiv	r6, r2, r3
 80040f2:	f7fe fa5d 	bl	80025b0 <HAL_RCC_GetPCLK2Freq>
 80040f6:	4602      	mov	r2, r0
 80040f8:	4613      	mov	r3, r2
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	4413      	add	r3, r2
 80040fe:	009a      	lsls	r2, r3, #2
 8004100:	441a      	add	r2, r3
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	005b      	lsls	r3, r3, #1
 8004108:	fbb2 f3f3 	udiv	r3, r2, r3
 800410c:	4a7c      	ldr	r2, [pc, #496]	; (8004300 <UART_SetConfig+0x350>)
 800410e:	fba2 2303 	umull	r2, r3, r2, r3
 8004112:	095b      	lsrs	r3, r3, #5
 8004114:	2264      	movs	r2, #100	; 0x64
 8004116:	fb02 f303 	mul.w	r3, r2, r3
 800411a:	1af3      	subs	r3, r6, r3
 800411c:	00db      	lsls	r3, r3, #3
 800411e:	3332      	adds	r3, #50	; 0x32
 8004120:	4a77      	ldr	r2, [pc, #476]	; (8004300 <UART_SetConfig+0x350>)
 8004122:	fba2 2303 	umull	r2, r3, r2, r3
 8004126:	095b      	lsrs	r3, r3, #5
 8004128:	f003 0307 	and.w	r3, r3, #7
 800412c:	442b      	add	r3, r5
 800412e:	60a3      	str	r3, [r4, #8]
 8004130:	e154      	b.n	80043dc <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681c      	ldr	r4, [r3, #0]
 8004136:	f7fe fa19 	bl	800256c <HAL_RCC_GetPCLK1Freq>
 800413a:	4602      	mov	r2, r0
 800413c:	4613      	mov	r3, r2
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	4413      	add	r3, r2
 8004142:	009a      	lsls	r2, r3, #2
 8004144:	441a      	add	r2, r3
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	005b      	lsls	r3, r3, #1
 800414c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004150:	4a6b      	ldr	r2, [pc, #428]	; (8004300 <UART_SetConfig+0x350>)
 8004152:	fba2 2303 	umull	r2, r3, r2, r3
 8004156:	095b      	lsrs	r3, r3, #5
 8004158:	011d      	lsls	r5, r3, #4
 800415a:	f7fe fa07 	bl	800256c <HAL_RCC_GetPCLK1Freq>
 800415e:	4602      	mov	r2, r0
 8004160:	4613      	mov	r3, r2
 8004162:	009b      	lsls	r3, r3, #2
 8004164:	4413      	add	r3, r2
 8004166:	009a      	lsls	r2, r3, #2
 8004168:	441a      	add	r2, r3
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	005b      	lsls	r3, r3, #1
 8004170:	fbb2 f6f3 	udiv	r6, r2, r3
 8004174:	f7fe f9fa 	bl	800256c <HAL_RCC_GetPCLK1Freq>
 8004178:	4602      	mov	r2, r0
 800417a:	4613      	mov	r3, r2
 800417c:	009b      	lsls	r3, r3, #2
 800417e:	4413      	add	r3, r2
 8004180:	009a      	lsls	r2, r3, #2
 8004182:	441a      	add	r2, r3
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	005b      	lsls	r3, r3, #1
 800418a:	fbb2 f3f3 	udiv	r3, r2, r3
 800418e:	4a5c      	ldr	r2, [pc, #368]	; (8004300 <UART_SetConfig+0x350>)
 8004190:	fba2 2303 	umull	r2, r3, r2, r3
 8004194:	095b      	lsrs	r3, r3, #5
 8004196:	2264      	movs	r2, #100	; 0x64
 8004198:	fb02 f303 	mul.w	r3, r2, r3
 800419c:	1af3      	subs	r3, r6, r3
 800419e:	00db      	lsls	r3, r3, #3
 80041a0:	3332      	adds	r3, #50	; 0x32
 80041a2:	4a57      	ldr	r2, [pc, #348]	; (8004300 <UART_SetConfig+0x350>)
 80041a4:	fba2 2303 	umull	r2, r3, r2, r3
 80041a8:	095b      	lsrs	r3, r3, #5
 80041aa:	005b      	lsls	r3, r3, #1
 80041ac:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80041b0:	441d      	add	r5, r3
 80041b2:	f7fe f9db 	bl	800256c <HAL_RCC_GetPCLK1Freq>
 80041b6:	4602      	mov	r2, r0
 80041b8:	4613      	mov	r3, r2
 80041ba:	009b      	lsls	r3, r3, #2
 80041bc:	4413      	add	r3, r2
 80041be:	009a      	lsls	r2, r3, #2
 80041c0:	441a      	add	r2, r3
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	005b      	lsls	r3, r3, #1
 80041c8:	fbb2 f6f3 	udiv	r6, r2, r3
 80041cc:	f7fe f9ce 	bl	800256c <HAL_RCC_GetPCLK1Freq>
 80041d0:	4602      	mov	r2, r0
 80041d2:	4613      	mov	r3, r2
 80041d4:	009b      	lsls	r3, r3, #2
 80041d6:	4413      	add	r3, r2
 80041d8:	009a      	lsls	r2, r3, #2
 80041da:	441a      	add	r2, r3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	005b      	lsls	r3, r3, #1
 80041e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e6:	4a46      	ldr	r2, [pc, #280]	; (8004300 <UART_SetConfig+0x350>)
 80041e8:	fba2 2303 	umull	r2, r3, r2, r3
 80041ec:	095b      	lsrs	r3, r3, #5
 80041ee:	2264      	movs	r2, #100	; 0x64
 80041f0:	fb02 f303 	mul.w	r3, r2, r3
 80041f4:	1af3      	subs	r3, r6, r3
 80041f6:	00db      	lsls	r3, r3, #3
 80041f8:	3332      	adds	r3, #50	; 0x32
 80041fa:	4a41      	ldr	r2, [pc, #260]	; (8004300 <UART_SetConfig+0x350>)
 80041fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004200:	095b      	lsrs	r3, r3, #5
 8004202:	f003 0307 	and.w	r3, r3, #7
 8004206:	442b      	add	r3, r5
 8004208:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 800420a:	e0e7      	b.n	80043dc <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a39      	ldr	r2, [pc, #228]	; (80042f8 <UART_SetConfig+0x348>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d004      	beq.n	8004220 <UART_SetConfig+0x270>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a38      	ldr	r2, [pc, #224]	; (80042fc <UART_SetConfig+0x34c>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d171      	bne.n	8004304 <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681c      	ldr	r4, [r3, #0]
 8004224:	f7fe f9c4 	bl	80025b0 <HAL_RCC_GetPCLK2Freq>
 8004228:	4602      	mov	r2, r0
 800422a:	4613      	mov	r3, r2
 800422c:	009b      	lsls	r3, r3, #2
 800422e:	4413      	add	r3, r2
 8004230:	009a      	lsls	r2, r3, #2
 8004232:	441a      	add	r2, r3
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	009b      	lsls	r3, r3, #2
 800423a:	fbb2 f3f3 	udiv	r3, r2, r3
 800423e:	4a30      	ldr	r2, [pc, #192]	; (8004300 <UART_SetConfig+0x350>)
 8004240:	fba2 2303 	umull	r2, r3, r2, r3
 8004244:	095b      	lsrs	r3, r3, #5
 8004246:	011d      	lsls	r5, r3, #4
 8004248:	f7fe f9b2 	bl	80025b0 <HAL_RCC_GetPCLK2Freq>
 800424c:	4602      	mov	r2, r0
 800424e:	4613      	mov	r3, r2
 8004250:	009b      	lsls	r3, r3, #2
 8004252:	4413      	add	r3, r2
 8004254:	009a      	lsls	r2, r3, #2
 8004256:	441a      	add	r2, r3
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	009b      	lsls	r3, r3, #2
 800425e:	fbb2 f6f3 	udiv	r6, r2, r3
 8004262:	f7fe f9a5 	bl	80025b0 <HAL_RCC_GetPCLK2Freq>
 8004266:	4602      	mov	r2, r0
 8004268:	4613      	mov	r3, r2
 800426a:	009b      	lsls	r3, r3, #2
 800426c:	4413      	add	r3, r2
 800426e:	009a      	lsls	r2, r3, #2
 8004270:	441a      	add	r2, r3
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	fbb2 f3f3 	udiv	r3, r2, r3
 800427c:	4a20      	ldr	r2, [pc, #128]	; (8004300 <UART_SetConfig+0x350>)
 800427e:	fba2 2303 	umull	r2, r3, r2, r3
 8004282:	095b      	lsrs	r3, r3, #5
 8004284:	2264      	movs	r2, #100	; 0x64
 8004286:	fb02 f303 	mul.w	r3, r2, r3
 800428a:	1af3      	subs	r3, r6, r3
 800428c:	011b      	lsls	r3, r3, #4
 800428e:	3332      	adds	r3, #50	; 0x32
 8004290:	4a1b      	ldr	r2, [pc, #108]	; (8004300 <UART_SetConfig+0x350>)
 8004292:	fba2 2303 	umull	r2, r3, r2, r3
 8004296:	095b      	lsrs	r3, r3, #5
 8004298:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800429c:	441d      	add	r5, r3
 800429e:	f7fe f987 	bl	80025b0 <HAL_RCC_GetPCLK2Freq>
 80042a2:	4602      	mov	r2, r0
 80042a4:	4613      	mov	r3, r2
 80042a6:	009b      	lsls	r3, r3, #2
 80042a8:	4413      	add	r3, r2
 80042aa:	009a      	lsls	r2, r3, #2
 80042ac:	441a      	add	r2, r3
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	009b      	lsls	r3, r3, #2
 80042b4:	fbb2 f6f3 	udiv	r6, r2, r3
 80042b8:	f7fe f97a 	bl	80025b0 <HAL_RCC_GetPCLK2Freq>
 80042bc:	4602      	mov	r2, r0
 80042be:	4613      	mov	r3, r2
 80042c0:	009b      	lsls	r3, r3, #2
 80042c2:	4413      	add	r3, r2
 80042c4:	009a      	lsls	r2, r3, #2
 80042c6:	441a      	add	r2, r3
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	009b      	lsls	r3, r3, #2
 80042ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80042d2:	4a0b      	ldr	r2, [pc, #44]	; (8004300 <UART_SetConfig+0x350>)
 80042d4:	fba2 2303 	umull	r2, r3, r2, r3
 80042d8:	095b      	lsrs	r3, r3, #5
 80042da:	2264      	movs	r2, #100	; 0x64
 80042dc:	fb02 f303 	mul.w	r3, r2, r3
 80042e0:	1af3      	subs	r3, r6, r3
 80042e2:	011b      	lsls	r3, r3, #4
 80042e4:	3332      	adds	r3, #50	; 0x32
 80042e6:	4a06      	ldr	r2, [pc, #24]	; (8004300 <UART_SetConfig+0x350>)
 80042e8:	fba2 2303 	umull	r2, r3, r2, r3
 80042ec:	095b      	lsrs	r3, r3, #5
 80042ee:	f003 030f 	and.w	r3, r3, #15
 80042f2:	442b      	add	r3, r5
 80042f4:	60a3      	str	r3, [r4, #8]
 80042f6:	e071      	b.n	80043dc <UART_SetConfig+0x42c>
 80042f8:	40011000 	.word	0x40011000
 80042fc:	40011400 	.word	0x40011400
 8004300:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681c      	ldr	r4, [r3, #0]
 8004308:	f7fe f930 	bl	800256c <HAL_RCC_GetPCLK1Freq>
 800430c:	4602      	mov	r2, r0
 800430e:	4613      	mov	r3, r2
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	4413      	add	r3, r2
 8004314:	009a      	lsls	r2, r3, #2
 8004316:	441a      	add	r2, r3
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	009b      	lsls	r3, r3, #2
 800431e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004322:	4a30      	ldr	r2, [pc, #192]	; (80043e4 <UART_SetConfig+0x434>)
 8004324:	fba2 2303 	umull	r2, r3, r2, r3
 8004328:	095b      	lsrs	r3, r3, #5
 800432a:	011d      	lsls	r5, r3, #4
 800432c:	f7fe f91e 	bl	800256c <HAL_RCC_GetPCLK1Freq>
 8004330:	4602      	mov	r2, r0
 8004332:	4613      	mov	r3, r2
 8004334:	009b      	lsls	r3, r3, #2
 8004336:	4413      	add	r3, r2
 8004338:	009a      	lsls	r2, r3, #2
 800433a:	441a      	add	r2, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	fbb2 f6f3 	udiv	r6, r2, r3
 8004346:	f7fe f911 	bl	800256c <HAL_RCC_GetPCLK1Freq>
 800434a:	4602      	mov	r2, r0
 800434c:	4613      	mov	r3, r2
 800434e:	009b      	lsls	r3, r3, #2
 8004350:	4413      	add	r3, r2
 8004352:	009a      	lsls	r2, r3, #2
 8004354:	441a      	add	r2, r3
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004360:	4a20      	ldr	r2, [pc, #128]	; (80043e4 <UART_SetConfig+0x434>)
 8004362:	fba2 2303 	umull	r2, r3, r2, r3
 8004366:	095b      	lsrs	r3, r3, #5
 8004368:	2264      	movs	r2, #100	; 0x64
 800436a:	fb02 f303 	mul.w	r3, r2, r3
 800436e:	1af3      	subs	r3, r6, r3
 8004370:	011b      	lsls	r3, r3, #4
 8004372:	3332      	adds	r3, #50	; 0x32
 8004374:	4a1b      	ldr	r2, [pc, #108]	; (80043e4 <UART_SetConfig+0x434>)
 8004376:	fba2 2303 	umull	r2, r3, r2, r3
 800437a:	095b      	lsrs	r3, r3, #5
 800437c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004380:	441d      	add	r5, r3
 8004382:	f7fe f8f3 	bl	800256c <HAL_RCC_GetPCLK1Freq>
 8004386:	4602      	mov	r2, r0
 8004388:	4613      	mov	r3, r2
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	4413      	add	r3, r2
 800438e:	009a      	lsls	r2, r3, #2
 8004390:	441a      	add	r2, r3
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	009b      	lsls	r3, r3, #2
 8004398:	fbb2 f6f3 	udiv	r6, r2, r3
 800439c:	f7fe f8e6 	bl	800256c <HAL_RCC_GetPCLK1Freq>
 80043a0:	4602      	mov	r2, r0
 80043a2:	4613      	mov	r3, r2
 80043a4:	009b      	lsls	r3, r3, #2
 80043a6:	4413      	add	r3, r2
 80043a8:	009a      	lsls	r2, r3, #2
 80043aa:	441a      	add	r2, r3
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	009b      	lsls	r3, r3, #2
 80043b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80043b6:	4a0b      	ldr	r2, [pc, #44]	; (80043e4 <UART_SetConfig+0x434>)
 80043b8:	fba2 2303 	umull	r2, r3, r2, r3
 80043bc:	095b      	lsrs	r3, r3, #5
 80043be:	2264      	movs	r2, #100	; 0x64
 80043c0:	fb02 f303 	mul.w	r3, r2, r3
 80043c4:	1af3      	subs	r3, r6, r3
 80043c6:	011b      	lsls	r3, r3, #4
 80043c8:	3332      	adds	r3, #50	; 0x32
 80043ca:	4a06      	ldr	r2, [pc, #24]	; (80043e4 <UART_SetConfig+0x434>)
 80043cc:	fba2 2303 	umull	r2, r3, r2, r3
 80043d0:	095b      	lsrs	r3, r3, #5
 80043d2:	f003 030f 	and.w	r3, r3, #15
 80043d6:	442b      	add	r3, r5
 80043d8:	60a3      	str	r3, [r4, #8]
}
 80043da:	e7ff      	b.n	80043dc <UART_SetConfig+0x42c>
 80043dc:	bf00      	nop
 80043de:	3714      	adds	r7, #20
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043e4:	51eb851f 	.word	0x51eb851f

080043e8 <DMA_Config>:
/**
  * @brief  Configuracion del DMA
  * @param  None
  * @retval None
  */
void DMA_Config(void) {
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b082      	sub	sp, #8
 80043ec:	af00      	add	r7, sp, #0

	__DMA2_CLK_ENABLE()	;
 80043ee:	2300      	movs	r3, #0
 80043f0:	607b      	str	r3, [r7, #4]
 80043f2:	4a1d      	ldr	r2, [pc, #116]	; (8004468 <DMA_Config+0x80>)
 80043f4:	4b1c      	ldr	r3, [pc, #112]	; (8004468 <DMA_Config+0x80>)
 80043f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80043fc:	6313      	str	r3, [r2, #48]	; 0x30
 80043fe:	4b1a      	ldr	r3, [pc, #104]	; (8004468 <DMA_Config+0x80>)
 8004400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004402:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004406:	607b      	str	r3, [r7, #4]
 8004408:	687b      	ldr	r3, [r7, #4]

	Dma_Adc.Instance = DMA2_Stream0;
 800440a:	4b18      	ldr	r3, [pc, #96]	; (800446c <DMA_Config+0x84>)
 800440c:	4a18      	ldr	r2, [pc, #96]	; (8004470 <DMA_Config+0x88>)
 800440e:	601a      	str	r2, [r3, #0]
	Dma_Adc.Init.Channel = DMA_CHANNEL_0;
 8004410:	4b16      	ldr	r3, [pc, #88]	; (800446c <DMA_Config+0x84>)
 8004412:	2200      	movs	r2, #0
 8004414:	605a      	str	r2, [r3, #4]
	Dma_Adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004416:	4b15      	ldr	r3, [pc, #84]	; (800446c <DMA_Config+0x84>)
 8004418:	2200      	movs	r2, #0
 800441a:	609a      	str	r2, [r3, #8]
	Dma_Adc.Init.PeriphInc = DMA_PINC_DISABLE;
 800441c:	4b13      	ldr	r3, [pc, #76]	; (800446c <DMA_Config+0x84>)
 800441e:	2200      	movs	r2, #0
 8004420:	60da      	str	r2, [r3, #12]
	Dma_Adc.Init.MemInc = DMA_MINC_ENABLE;
 8004422:	4b12      	ldr	r3, [pc, #72]	; (800446c <DMA_Config+0x84>)
 8004424:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004428:	611a      	str	r2, [r3, #16]
	Dma_Adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800442a:	4b10      	ldr	r3, [pc, #64]	; (800446c <DMA_Config+0x84>)
 800442c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004430:	615a      	str	r2, [r3, #20]
	Dma_Adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004432:	4b0e      	ldr	r3, [pc, #56]	; (800446c <DMA_Config+0x84>)
 8004434:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004438:	619a      	str	r2, [r3, #24]
	Dma_Adc.Init.Mode = DMA_NORMAL;
 800443a:	4b0c      	ldr	r3, [pc, #48]	; (800446c <DMA_Config+0x84>)
 800443c:	2200      	movs	r2, #0
 800443e:	61da      	str	r2, [r3, #28]
	Dma_Adc.Init.Priority = DMA_PRIORITY_LOW;
 8004440:	4b0a      	ldr	r3, [pc, #40]	; (800446c <DMA_Config+0x84>)
 8004442:	2200      	movs	r2, #0
 8004444:	621a      	str	r2, [r3, #32]
	Dma_Adc.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004446:	4b09      	ldr	r3, [pc, #36]	; (800446c <DMA_Config+0x84>)
 8004448:	2200      	movs	r2, #0
 800444a:	625a      	str	r2, [r3, #36]	; 0x24

	HAL_DMA_Init(&Dma_Adc);
 800444c:	4807      	ldr	r0, [pc, #28]	; (800446c <DMA_Config+0x84>)
 800444e:	f7fc ff5d 	bl	800130c <HAL_DMA_Init>
	__HAL_LINKDMA(&ADCHandle, DMA_Handle, Dma_Adc);
 8004452:	4b08      	ldr	r3, [pc, #32]	; (8004474 <DMA_Config+0x8c>)
 8004454:	4a05      	ldr	r2, [pc, #20]	; (800446c <DMA_Config+0x84>)
 8004456:	639a      	str	r2, [r3, #56]	; 0x38
 8004458:	4b04      	ldr	r3, [pc, #16]	; (800446c <DMA_Config+0x84>)
 800445a:	4a06      	ldr	r2, [pc, #24]	; (8004474 <DMA_Config+0x8c>)
 800445c:	639a      	str	r2, [r3, #56]	; 0x38

}
 800445e:	bf00      	nop
 8004460:	3708      	adds	r7, #8
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}
 8004466:	bf00      	nop
 8004468:	40023800 	.word	0x40023800
 800446c:	200002f0 	.word	0x200002f0
 8004470:	40026410 	.word	0x40026410
 8004474:	20000368 	.word	0x20000368

08004478 <DMA_Init>:
/**
  * @brief  Inicializacion del ADC
  * @param  None
  * @retval None
  */
void DMA_Init(void) {
 8004478:	b580      	push	{r7, lr}
 800447a:	af00      	add	r7, sp, #0

	/* DMA interrupt init */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800447c:	2200      	movs	r2, #0
 800447e:	2100      	movs	r1, #0
 8004480:	2038      	movs	r0, #56	; 0x38
 8004482:	f7fc fee4 	bl	800124e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8004486:	2038      	movs	r0, #56	; 0x38
 8004488:	f7fc fefd 	bl	8001286 <HAL_NVIC_EnableIRQ>

}
 800448c:	bf00      	nop
 800448e:	bd80      	pop	{r7, pc}

08004490 <HAL_ADC_ConvCpltCallback>:

uint16_t valor;

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* AdcHandle)
   {
 8004490:	b580      	push	{r7, lr}
 8004492:	b082      	sub	sp, #8
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
//		valor = HAL_ADC_GetValue(AdcHandle);
	if (__HAL_ADC_GET_FLAG(AdcHandle, ADC_FLAG_EOC)) {
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	681b      	ldr	r3, [r3, #0]
//		valor = HAL_ADC_GetValue(AdcHandle);
	}
	HAL_ADC_Start_IT(AdcHandle);
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f7fc fbbc 	bl	8000c1c <HAL_ADC_Start_IT>
   }
 80044a4:	bf00      	nop
 80044a6:	3708      	adds	r7, #8
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <crear_matrices>:
  * @brief  Se crean las matrices con los valores de la bateria
  * @param  None
  * @retval None
  */
void crear_matrices(void)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b08b      	sub	sp, #44	; 0x2c
 80044b0:	af00      	add	r7, sp, #0
	int z = 0;
 80044b2:	2300      	movs	r3, #0
 80044b4:	627b      	str	r3, [r7, #36]	; 0x24
	for (int i = 0; i < 5; i++) {
 80044b6:	2300      	movs	r3, #0
 80044b8:	623b      	str	r3, [r7, #32]
 80044ba:	e018      	b.n	80044ee <crear_matrices+0x42>
		for (int j = 0; j < 160; j++) {
 80044bc:	2300      	movs	r3, #0
 80044be:	61fb      	str	r3, [r7, #28]
 80044c0:	e00f      	b.n	80044e2 <crear_matrices+0x36>
			matriz_0[j][i] = z;
 80044c2:	4942      	ldr	r1, [pc, #264]	; (80045cc <crear_matrices+0x120>)
 80044c4:	69fa      	ldr	r2, [r7, #28]
 80044c6:	4613      	mov	r3, r2
 80044c8:	009b      	lsls	r3, r3, #2
 80044ca:	4413      	add	r3, r2
 80044cc:	6a3a      	ldr	r2, [r7, #32]
 80044ce:	4413      	add	r3, r2
 80044d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			z++;
 80044d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d8:	3301      	adds	r3, #1
 80044da:	627b      	str	r3, [r7, #36]	; 0x24
		for (int j = 0; j < 160; j++) {
 80044dc:	69fb      	ldr	r3, [r7, #28]
 80044de:	3301      	adds	r3, #1
 80044e0:	61fb      	str	r3, [r7, #28]
 80044e2:	69fb      	ldr	r3, [r7, #28]
 80044e4:	2b9f      	cmp	r3, #159	; 0x9f
 80044e6:	ddec      	ble.n	80044c2 <crear_matrices+0x16>
	for (int i = 0; i < 5; i++) {
 80044e8:	6a3b      	ldr	r3, [r7, #32]
 80044ea:	3301      	adds	r3, #1
 80044ec:	623b      	str	r3, [r7, #32]
 80044ee:	6a3b      	ldr	r3, [r7, #32]
 80044f0:	2b04      	cmp	r3, #4
 80044f2:	dde3      	ble.n	80044bc <crear_matrices+0x10>
		}
	}
	z = 801;
 80044f4:	f240 3321 	movw	r3, #801	; 0x321
 80044f8:	627b      	str	r3, [r7, #36]	; 0x24
	for (int i = 0; i < 5; i++) {
 80044fa:	2300      	movs	r3, #0
 80044fc:	61bb      	str	r3, [r7, #24]
 80044fe:	e018      	b.n	8004532 <crear_matrices+0x86>
		for (int j = 0; j < 160; j++) {
 8004500:	2300      	movs	r3, #0
 8004502:	617b      	str	r3, [r7, #20]
 8004504:	e00f      	b.n	8004526 <crear_matrices+0x7a>
			matriz_1[j][i] = z;
 8004506:	4932      	ldr	r1, [pc, #200]	; (80045d0 <crear_matrices+0x124>)
 8004508:	697a      	ldr	r2, [r7, #20]
 800450a:	4613      	mov	r3, r2
 800450c:	009b      	lsls	r3, r3, #2
 800450e:	4413      	add	r3, r2
 8004510:	69ba      	ldr	r2, [r7, #24]
 8004512:	4413      	add	r3, r2
 8004514:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004516:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			z++;
 800451a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800451c:	3301      	adds	r3, #1
 800451e:	627b      	str	r3, [r7, #36]	; 0x24
		for (int j = 0; j < 160; j++) {
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	3301      	adds	r3, #1
 8004524:	617b      	str	r3, [r7, #20]
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	2b9f      	cmp	r3, #159	; 0x9f
 800452a:	ddec      	ble.n	8004506 <crear_matrices+0x5a>
	for (int i = 0; i < 5; i++) {
 800452c:	69bb      	ldr	r3, [r7, #24]
 800452e:	3301      	adds	r3, #1
 8004530:	61bb      	str	r3, [r7, #24]
 8004532:	69bb      	ldr	r3, [r7, #24]
 8004534:	2b04      	cmp	r3, #4
 8004536:	dde3      	ble.n	8004500 <crear_matrices+0x54>
		}
	}
	z = 1601;
 8004538:	f240 6341 	movw	r3, #1601	; 0x641
 800453c:	627b      	str	r3, [r7, #36]	; 0x24
	for (int i = 0; i < 5; i++) {
 800453e:	2300      	movs	r3, #0
 8004540:	613b      	str	r3, [r7, #16]
 8004542:	e018      	b.n	8004576 <crear_matrices+0xca>
		for (int j = 0; j < 160; j++) {
 8004544:	2300      	movs	r3, #0
 8004546:	60fb      	str	r3, [r7, #12]
 8004548:	e00f      	b.n	800456a <crear_matrices+0xbe>
			matriz_2[j][i] = z;
 800454a:	4922      	ldr	r1, [pc, #136]	; (80045d4 <crear_matrices+0x128>)
 800454c:	68fa      	ldr	r2, [r7, #12]
 800454e:	4613      	mov	r3, r2
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	4413      	add	r3, r2
 8004554:	693a      	ldr	r2, [r7, #16]
 8004556:	4413      	add	r3, r2
 8004558:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800455a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			z++;
 800455e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004560:	3301      	adds	r3, #1
 8004562:	627b      	str	r3, [r7, #36]	; 0x24
		for (int j = 0; j < 160; j++) {
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	3301      	adds	r3, #1
 8004568:	60fb      	str	r3, [r7, #12]
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2b9f      	cmp	r3, #159	; 0x9f
 800456e:	ddec      	ble.n	800454a <crear_matrices+0x9e>
	for (int i = 0; i < 5; i++) {
 8004570:	693b      	ldr	r3, [r7, #16]
 8004572:	3301      	adds	r3, #1
 8004574:	613b      	str	r3, [r7, #16]
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	2b04      	cmp	r3, #4
 800457a:	dde3      	ble.n	8004544 <crear_matrices+0x98>
		}
	}
	z = 2401;
 800457c:	f640 1361 	movw	r3, #2401	; 0x961
 8004580:	627b      	str	r3, [r7, #36]	; 0x24
	for (int i = 0; i < 5; i++) {
 8004582:	2300      	movs	r3, #0
 8004584:	60bb      	str	r3, [r7, #8]
 8004586:	e018      	b.n	80045ba <crear_matrices+0x10e>
		for (int j = 0; j < 160; j++) {
 8004588:	2300      	movs	r3, #0
 800458a:	607b      	str	r3, [r7, #4]
 800458c:	e00f      	b.n	80045ae <crear_matrices+0x102>
			matriz_3[j][i] = z;
 800458e:	4912      	ldr	r1, [pc, #72]	; (80045d8 <crear_matrices+0x12c>)
 8004590:	687a      	ldr	r2, [r7, #4]
 8004592:	4613      	mov	r3, r2
 8004594:	009b      	lsls	r3, r3, #2
 8004596:	4413      	add	r3, r2
 8004598:	68ba      	ldr	r2, [r7, #8]
 800459a:	4413      	add	r3, r2
 800459c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800459e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			z++;
 80045a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a4:	3301      	adds	r3, #1
 80045a6:	627b      	str	r3, [r7, #36]	; 0x24
		for (int j = 0; j < 160; j++) {
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	3301      	adds	r3, #1
 80045ac:	607b      	str	r3, [r7, #4]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2b9f      	cmp	r3, #159	; 0x9f
 80045b2:	ddec      	ble.n	800458e <crear_matrices+0xe2>
	for (int i = 0; i < 5; i++) {
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	3301      	adds	r3, #1
 80045b8:	60bb      	str	r3, [r7, #8]
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	2b04      	cmp	r3, #4
 80045be:	dde3      	ble.n	8004588 <crear_matrices+0xdc>
		}
	}
}
 80045c0:	bf00      	nop
 80045c2:	372c      	adds	r7, #44	; 0x2c
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr
 80045cc:	20002944 	.word	0x20002944
 80045d0:	20001cc4 	.word	0x20001cc4
 80045d4:	200003c4 	.word	0x200003c4
 80045d8:	20001044 	.word	0x20001044

080045dc <LCD_Config>:
/**
  * @brief  Configuracion del LCD
  * @param  None
  * @retval None
  */
void LCD_Config(void) {
 80045dc:	b580      	push	{r7, lr}
 80045de:	b088      	sub	sp, #32
 80045e0:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct;

	GPIOB_CLK_ENABLE()	;
 80045e2:	2300      	movs	r3, #0
 80045e4:	60bb      	str	r3, [r7, #8]
 80045e6:	4a1e      	ldr	r2, [pc, #120]	; (8004660 <LCD_Config+0x84>)
 80045e8:	4b1d      	ldr	r3, [pc, #116]	; (8004660 <LCD_Config+0x84>)
 80045ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ec:	f043 0302 	orr.w	r3, r3, #2
 80045f0:	6313      	str	r3, [r2, #48]	; 0x30
 80045f2:	4b1b      	ldr	r3, [pc, #108]	; (8004660 <LCD_Config+0x84>)
 80045f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045f6:	f003 0302 	and.w	r3, r3, #2
 80045fa:	60bb      	str	r3, [r7, #8]
 80045fc:	68bb      	ldr	r3, [r7, #8]
	GPIO_InitStruct.Pin = RS | E; // pin que desamos configurar
 80045fe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004602:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; // lo vamos a usar como salida en push - pull
 8004604:	2301      	movs	r3, #1
 8004606:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004608:	2300      	movs	r3, #0
 800460a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800460c:	2302      	movs	r3, #2
 800460e:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004610:	f107 030c 	add.w	r3, r7, #12
 8004614:	4619      	mov	r1, r3
 8004616:	4813      	ldr	r0, [pc, #76]	; (8004664 <LCD_Config+0x88>)
 8004618:	f7fd fa16 	bl	8001a48 <HAL_GPIO_Init>

	GPIOA_CLK_ENABLE();
 800461c:	2300      	movs	r3, #0
 800461e:	607b      	str	r3, [r7, #4]
 8004620:	4a0f      	ldr	r2, [pc, #60]	; (8004660 <LCD_Config+0x84>)
 8004622:	4b0f      	ldr	r3, [pc, #60]	; (8004660 <LCD_Config+0x84>)
 8004624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004626:	f043 0301 	orr.w	r3, r3, #1
 800462a:	6313      	str	r3, [r2, #48]	; 0x30
 800462c:	4b0c      	ldr	r3, [pc, #48]	; (8004660 <LCD_Config+0x84>)
 800462e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004630:	f003 0301 	and.w	r3, r3, #1
 8004634:	607b      	str	r3, [r7, #4]
 8004636:	687b      	ldr	r3, [r7, #4]
	GPIO_InitStruct.Pin = DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0; // pin que desamos configurar
 8004638:	f240 33f3 	movw	r3, #1011	; 0x3f3
 800463c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; // lo vamos a usar como salida en push - pull
 800463e:	2301      	movs	r3, #1
 8004640:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004642:	2300      	movs	r3, #0
 8004644:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004646:	2302      	movs	r3, #2
 8004648:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(LCD_PORT, &GPIO_InitStruct);
 800464a:	f107 030c 	add.w	r3, r7, #12
 800464e:	4619      	mov	r1, r3
 8004650:	4805      	ldr	r0, [pc, #20]	; (8004668 <LCD_Config+0x8c>)
 8004652:	f7fd f9f9 	bl	8001a48 <HAL_GPIO_Init>

}
 8004656:	bf00      	nop
 8004658:	3720      	adds	r7, #32
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	40023800 	.word	0x40023800
 8004664:	40020400 	.word	0x40020400
 8004668:	40020000 	.word	0x40020000

0800466c <writePin>:
/**
  * @brief  Se escribe el estado (Set,Reset) en el pin seleccionado
  * @param  pin: ID del pin, state: estado (set, reset) al que se quiere poner
  * @retval None
  */
void writePin(uint32_t pin, uint8_t state) {
 800466c:	b580      	push	{r7, lr}
 800466e:	b082      	sub	sp, #8
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	460b      	mov	r3, r1
 8004676:	70fb      	strb	r3, [r7, #3]
//	if (pin == RS || pin == RW || pin == E) {
	if (pin == RS || pin == E) {
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800467e:	d003      	beq.n	8004688 <writePin+0x1c>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004686:	d107      	bne.n	8004698 <writePin+0x2c>
		HAL_GPIO_WritePin(Control_Port, pin, state);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	b29b      	uxth	r3, r3
 800468c:	78fa      	ldrb	r2, [r7, #3]
 800468e:	4619      	mov	r1, r3
 8004690:	4807      	ldr	r0, [pc, #28]	; (80046b0 <writePin+0x44>)
 8004692:	f7fd fb5b 	bl	8001d4c <HAL_GPIO_WritePin>
 8004696:	e006      	b.n	80046a6 <writePin+0x3a>
	} else {
		HAL_GPIO_WritePin(LCD_PORT, pin, state);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	b29b      	uxth	r3, r3
 800469c:	78fa      	ldrb	r2, [r7, #3]
 800469e:	4619      	mov	r1, r3
 80046a0:	4804      	ldr	r0, [pc, #16]	; (80046b4 <writePin+0x48>)
 80046a2:	f7fd fb53 	bl	8001d4c <HAL_GPIO_WritePin>
	}
}
 80046a6:	bf00      	nop
 80046a8:	3708      	adds	r7, #8
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}
 80046ae:	bf00      	nop
 80046b0:	40020400 	.word	0x40020400
 80046b4:	40020000 	.word	0x40020000

080046b8 <LCD_Enable>:
/**
  * @brief  Se activa el pin E para que funcione el mdulo o no acepte ordenes de funcionamiento
  * @param  None
  * @retval None
  */
void LCD_Enable(void) {
 80046b8:	b580      	push	{r7, lr}
 80046ba:	af00      	add	r7, sp, #0
	writePin(E, GPIO_PIN_SET);
 80046bc:	2101      	movs	r1, #1
 80046be:	f44f 7000 	mov.w	r0, #512	; 0x200
 80046c2:	f7ff ffd3 	bl	800466c <writePin>
	HAL_Delay(2);
 80046c6:	2002      	movs	r0, #2
 80046c8:	f7fc fa8a 	bl	8000be0 <HAL_Delay>
	writePin(E, GPIO_PIN_RESET);
 80046cc:	2100      	movs	r1, #0
 80046ce:	f44f 7000 	mov.w	r0, #512	; 0x200
 80046d2:	f7ff ffcb 	bl	800466c <writePin>
}
 80046d6:	bf00      	nop
 80046d8:	bd80      	pop	{r7, pc}
	...

080046dc <LCD_Output>:
/**
  * @brief  Se encienden o apagan los pines necesarios segun el dato que le pasamos
  * @param  data: datos
  * @retval None
  */
void LCD_Output(uint8_t data) {
 80046dc:	b580      	push	{r7, lr}
 80046de:	b082      	sub	sp, #8
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	4603      	mov	r3, r0
 80046e4:	71fb      	strb	r3, [r7, #7]
	if (data & 0x80)
 80046e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	da05      	bge.n	80046fa <LCD_Output+0x1e>
		HAL_GPIO_WritePin(LCD_PORT, DB7, GPIO_PIN_SET);
 80046ee:	2201      	movs	r2, #1
 80046f0:	2120      	movs	r1, #32
 80046f2:	4841      	ldr	r0, [pc, #260]	; (80047f8 <LCD_Output+0x11c>)
 80046f4:	f7fd fb2a 	bl	8001d4c <HAL_GPIO_WritePin>
 80046f8:	e004      	b.n	8004704 <LCD_Output+0x28>
	else
		HAL_GPIO_WritePin(LCD_PORT, DB7, GPIO_PIN_RESET);
 80046fa:	2200      	movs	r2, #0
 80046fc:	2120      	movs	r1, #32
 80046fe:	483e      	ldr	r0, [pc, #248]	; (80047f8 <LCD_Output+0x11c>)
 8004700:	f7fd fb24 	bl	8001d4c <HAL_GPIO_WritePin>
	if (data & 0x40)
 8004704:	79fb      	ldrb	r3, [r7, #7]
 8004706:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800470a:	2b00      	cmp	r3, #0
 800470c:	d005      	beq.n	800471a <LCD_Output+0x3e>
		HAL_GPIO_WritePin(LCD_PORT, DB6, GPIO_PIN_SET);
 800470e:	2201      	movs	r2, #1
 8004710:	2140      	movs	r1, #64	; 0x40
 8004712:	4839      	ldr	r0, [pc, #228]	; (80047f8 <LCD_Output+0x11c>)
 8004714:	f7fd fb1a 	bl	8001d4c <HAL_GPIO_WritePin>
 8004718:	e004      	b.n	8004724 <LCD_Output+0x48>
	else
		HAL_GPIO_WritePin(LCD_PORT, DB6, GPIO_PIN_RESET);
 800471a:	2200      	movs	r2, #0
 800471c:	2140      	movs	r1, #64	; 0x40
 800471e:	4836      	ldr	r0, [pc, #216]	; (80047f8 <LCD_Output+0x11c>)
 8004720:	f7fd fb14 	bl	8001d4c <HAL_GPIO_WritePin>
	if (data & 0x20)
 8004724:	79fb      	ldrb	r3, [r7, #7]
 8004726:	f003 0320 	and.w	r3, r3, #32
 800472a:	2b00      	cmp	r3, #0
 800472c:	d005      	beq.n	800473a <LCD_Output+0x5e>
		HAL_GPIO_WritePin(LCD_PORT, DB5, GPIO_PIN_SET);
 800472e:	2201      	movs	r2, #1
 8004730:	2180      	movs	r1, #128	; 0x80
 8004732:	4831      	ldr	r0, [pc, #196]	; (80047f8 <LCD_Output+0x11c>)
 8004734:	f7fd fb0a 	bl	8001d4c <HAL_GPIO_WritePin>
 8004738:	e004      	b.n	8004744 <LCD_Output+0x68>
	else
		HAL_GPIO_WritePin(LCD_PORT, DB5, GPIO_PIN_RESET);
 800473a:	2200      	movs	r2, #0
 800473c:	2180      	movs	r1, #128	; 0x80
 800473e:	482e      	ldr	r0, [pc, #184]	; (80047f8 <LCD_Output+0x11c>)
 8004740:	f7fd fb04 	bl	8001d4c <HAL_GPIO_WritePin>
	if (data & 0x10)
 8004744:	79fb      	ldrb	r3, [r7, #7]
 8004746:	f003 0310 	and.w	r3, r3, #16
 800474a:	2b00      	cmp	r3, #0
 800474c:	d006      	beq.n	800475c <LCD_Output+0x80>
		HAL_GPIO_WritePin(LCD_PORT, DB4, GPIO_PIN_SET);
 800474e:	2201      	movs	r2, #1
 8004750:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004754:	4828      	ldr	r0, [pc, #160]	; (80047f8 <LCD_Output+0x11c>)
 8004756:	f7fd faf9 	bl	8001d4c <HAL_GPIO_WritePin>
 800475a:	e005      	b.n	8004768 <LCD_Output+0x8c>
	else
		HAL_GPIO_WritePin(LCD_PORT, DB4, GPIO_PIN_RESET);
 800475c:	2200      	movs	r2, #0
 800475e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004762:	4825      	ldr	r0, [pc, #148]	; (80047f8 <LCD_Output+0x11c>)
 8004764:	f7fd faf2 	bl	8001d4c <HAL_GPIO_WritePin>
	if (data & 0x08)
 8004768:	79fb      	ldrb	r3, [r7, #7]
 800476a:	f003 0308 	and.w	r3, r3, #8
 800476e:	2b00      	cmp	r3, #0
 8004770:	d006      	beq.n	8004780 <LCD_Output+0xa4>
		HAL_GPIO_WritePin(LCD_PORT, DB3, GPIO_PIN_SET);
 8004772:	2201      	movs	r2, #1
 8004774:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004778:	481f      	ldr	r0, [pc, #124]	; (80047f8 <LCD_Output+0x11c>)
 800477a:	f7fd fae7 	bl	8001d4c <HAL_GPIO_WritePin>
 800477e:	e005      	b.n	800478c <LCD_Output+0xb0>
	else
		HAL_GPIO_WritePin(LCD_PORT, DB3, GPIO_PIN_RESET);
 8004780:	2200      	movs	r2, #0
 8004782:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004786:	481c      	ldr	r0, [pc, #112]	; (80047f8 <LCD_Output+0x11c>)
 8004788:	f7fd fae0 	bl	8001d4c <HAL_GPIO_WritePin>
	if (data & 0x04)
 800478c:	79fb      	ldrb	r3, [r7, #7]
 800478e:	f003 0304 	and.w	r3, r3, #4
 8004792:	2b00      	cmp	r3, #0
 8004794:	d005      	beq.n	80047a2 <LCD_Output+0xc6>
		HAL_GPIO_WritePin(LCD_PORT, DB2, GPIO_PIN_SET);
 8004796:	2201      	movs	r2, #1
 8004798:	2110      	movs	r1, #16
 800479a:	4817      	ldr	r0, [pc, #92]	; (80047f8 <LCD_Output+0x11c>)
 800479c:	f7fd fad6 	bl	8001d4c <HAL_GPIO_WritePin>
 80047a0:	e004      	b.n	80047ac <LCD_Output+0xd0>
	else
		HAL_GPIO_WritePin(LCD_PORT, DB2, GPIO_PIN_RESET);
 80047a2:	2200      	movs	r2, #0
 80047a4:	2110      	movs	r1, #16
 80047a6:	4814      	ldr	r0, [pc, #80]	; (80047f8 <LCD_Output+0x11c>)
 80047a8:	f7fd fad0 	bl	8001d4c <HAL_GPIO_WritePin>
	if (data & 0x02)
 80047ac:	79fb      	ldrb	r3, [r7, #7]
 80047ae:	f003 0302 	and.w	r3, r3, #2
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d005      	beq.n	80047c2 <LCD_Output+0xe6>
		HAL_GPIO_WritePin(LCD_PORT, DB1, GPIO_PIN_SET);
 80047b6:	2201      	movs	r2, #1
 80047b8:	2102      	movs	r1, #2
 80047ba:	480f      	ldr	r0, [pc, #60]	; (80047f8 <LCD_Output+0x11c>)
 80047bc:	f7fd fac6 	bl	8001d4c <HAL_GPIO_WritePin>
 80047c0:	e004      	b.n	80047cc <LCD_Output+0xf0>
	else
		HAL_GPIO_WritePin(LCD_PORT, DB1, GPIO_PIN_RESET);
 80047c2:	2200      	movs	r2, #0
 80047c4:	2102      	movs	r1, #2
 80047c6:	480c      	ldr	r0, [pc, #48]	; (80047f8 <LCD_Output+0x11c>)
 80047c8:	f7fd fac0 	bl	8001d4c <HAL_GPIO_WritePin>
	if (data & 0x01)
 80047cc:	79fb      	ldrb	r3, [r7, #7]
 80047ce:	f003 0301 	and.w	r3, r3, #1
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d005      	beq.n	80047e2 <LCD_Output+0x106>
		HAL_GPIO_WritePin(LCD_PORT, DB0, GPIO_PIN_SET);
 80047d6:	2201      	movs	r2, #1
 80047d8:	2101      	movs	r1, #1
 80047da:	4807      	ldr	r0, [pc, #28]	; (80047f8 <LCD_Output+0x11c>)
 80047dc:	f7fd fab6 	bl	8001d4c <HAL_GPIO_WritePin>
 80047e0:	e004      	b.n	80047ec <LCD_Output+0x110>
	else
		HAL_GPIO_WritePin(LCD_PORT, DB0, GPIO_PIN_RESET);
 80047e2:	2200      	movs	r2, #0
 80047e4:	2101      	movs	r1, #1
 80047e6:	4804      	ldr	r0, [pc, #16]	; (80047f8 <LCD_Output+0x11c>)
 80047e8:	f7fd fab0 	bl	8001d4c <HAL_GPIO_WritePin>
	LCD_Enable();
 80047ec:	f7ff ff64 	bl	80046b8 <LCD_Enable>
}
 80047f0:	bf00      	nop
 80047f2:	3708      	adds	r7, #8
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}
 80047f8:	40020000 	.word	0x40020000

080047fc <LCD_Command>:
/**
  * @brief  Se envia el comando
  * @param  cmd: comando
  * @retval None
  */
void LCD_Command(uint8_t cmd) {
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b082      	sub	sp, #8
 8004800:	af00      	add	r7, sp, #0
 8004802:	4603      	mov	r3, r0
 8004804:	71fb      	strb	r3, [r7, #7]
	writePin(RS, GPIO_PIN_RESET); //comando
 8004806:	2100      	movs	r1, #0
 8004808:	f44f 7080 	mov.w	r0, #256	; 0x100
 800480c:	f7ff ff2e 	bl	800466c <writePin>
	LCD_Output(cmd);
 8004810:	79fb      	ldrb	r3, [r7, #7]
 8004812:	4618      	mov	r0, r3
 8004814:	f7ff ff62 	bl	80046dc <LCD_Output>
}
 8004818:	bf00      	nop
 800481a:	3708      	adds	r7, #8
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}

08004820 <LCD_Data>:
/**
  * @brief  Se envia el dato
  * @param  data: dato
  * @retval None
  */
void LCD_Data(char data) {
 8004820:	b580      	push	{r7, lr}
 8004822:	b082      	sub	sp, #8
 8004824:	af00      	add	r7, sp, #0
 8004826:	4603      	mov	r3, r0
 8004828:	71fb      	strb	r3, [r7, #7]
	writePin(RS, GPIO_PIN_SET); //caracter de datos
 800482a:	2101      	movs	r1, #1
 800482c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004830:	f7ff ff1c 	bl	800466c <writePin>
	LCD_Output(data);
 8004834:	79fb      	ldrb	r3, [r7, #7]
 8004836:	4618      	mov	r0, r3
 8004838:	f7ff ff50 	bl	80046dc <LCD_Output>
}
 800483c:	bf00      	nop
 800483e:	3708      	adds	r7, #8
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}

08004844 <LCD_BuildChar>:
  * @brief Funcion para crear caracteres personalizados
  * @param  loc: posicion, p: caracter
  * @retval None
  */
void LCD_BuildChar(uint16_t loc, unsigned char *p)
 {
 8004844:	b580      	push	{r7, lr}
 8004846:	b084      	sub	sp, #16
 8004848:	af00      	add	r7, sp, #0
 800484a:	4603      	mov	r3, r0
 800484c:	6039      	str	r1, [r7, #0]
 800484e:	80fb      	strh	r3, [r7, #6]
	unsigned char i;

	LCD_Command(0x40 + (loc * 8));    //Posicion de memoria de CGRAM
 8004850:	88fb      	ldrh	r3, [r7, #6]
 8004852:	3308      	adds	r3, #8
 8004854:	b2db      	uxtb	r3, r3
 8004856:	00db      	lsls	r3, r3, #3
 8004858:	b2db      	uxtb	r3, r3
 800485a:	4618      	mov	r0, r3
 800485c:	f7ff ffce 	bl	80047fc <LCD_Command>
	for (i = 0; i < 8; i++) {
 8004860:	2300      	movs	r3, #0
 8004862:	73fb      	strb	r3, [r7, #15]
 8004864:	e009      	b.n	800487a <LCD_BuildChar+0x36>
		LCD_Data(p[i]);               //Escribir el caracter
 8004866:	7bfb      	ldrb	r3, [r7, #15]
 8004868:	683a      	ldr	r2, [r7, #0]
 800486a:	4413      	add	r3, r2
 800486c:	781b      	ldrb	r3, [r3, #0]
 800486e:	4618      	mov	r0, r3
 8004870:	f7ff ffd6 	bl	8004820 <LCD_Data>
	for (i = 0; i < 8; i++) {
 8004874:	7bfb      	ldrb	r3, [r7, #15]
 8004876:	3301      	adds	r3, #1
 8004878:	73fb      	strb	r3, [r7, #15]
 800487a:	7bfb      	ldrb	r3, [r7, #15]
 800487c:	2b07      	cmp	r3, #7
 800487e:	d9f2      	bls.n	8004866 <LCD_BuildChar+0x22>
	}
	LCD_Command(0x80);   //Posicion de la LCD
 8004880:	2080      	movs	r0, #128	; 0x80
 8004882:	f7ff ffbb 	bl	80047fc <LCD_Command>
}
 8004886:	bf00      	nop
 8004888:	3710      	adds	r7, #16
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}
	...

08004890 <LCD_Init>:
/**
  * @brief  Inicializacion del LCD
  * @param  None
  * @retval None
  */
void LCD_Init(void) {
 8004890:	b580      	push	{r7, lr}
 8004892:	af00      	add	r7, sp, #0

	/* RS = 0; */
	writePin(RS, GPIO_PIN_RESET);
 8004894:	2100      	movs	r1, #0
 8004896:	f44f 7080 	mov.w	r0, #256	; 0x100
 800489a:	f7ff fee7 	bl	800466c <writePin>
	/* E = 0;  */
	writePin(E, GPIO_PIN_RESET);
 800489e:	2100      	movs	r1, #0
 80048a0:	f44f 7000 	mov.w	r0, #512	; 0x200
 80048a4:	f7ff fee2 	bl	800466c <writePin>

	LCD_Command(0x30);
 80048a8:	2030      	movs	r0, #48	; 0x30
 80048aa:	f7ff ffa7 	bl	80047fc <LCD_Command>
	HAL_Delay(17);
 80048ae:	2011      	movs	r0, #17
 80048b0:	f7fc f996 	bl	8000be0 <HAL_Delay>
	LCD_Command(0x30);
 80048b4:	2030      	movs	r0, #48	; 0x30
 80048b6:	f7ff ffa1 	bl	80047fc <LCD_Command>
	HAL_Delay(5);
 80048ba:	2005      	movs	r0, #5
 80048bc:	f7fc f990 	bl	8000be0 <HAL_Delay>
	LCD_Command(0x30);
 80048c0:	2030      	movs	r0, #48	; 0x30
 80048c2:	f7ff ff9b 	bl	80047fc <LCD_Command>
	HAL_Delay(3);
 80048c6:	2003      	movs	r0, #3
 80048c8:	f7fc f98a 	bl	8000be0 <HAL_Delay>
	LCD_Command(LCD_SET_FUNCTION | LCD_8BIT | LCD_2LINE | LCD_58);
 80048cc:	2038      	movs	r0, #56	; 0x38
 80048ce:	f7ff ff95 	bl	80047fc <LCD_Command>
	HAL_Delay(2);
 80048d2:	2002      	movs	r0, #2
 80048d4:	f7fc f984 	bl	8000be0 <HAL_Delay>
	LCD_Command(LCD_DISPLAY_OFF);
 80048d8:	2000      	movs	r0, #0
 80048da:	f7ff ff8f 	bl	80047fc <LCD_Command>
	HAL_Delay(2);
 80048de:	2002      	movs	r0, #2
 80048e0:	f7fc f97e 	bl	8000be0 <HAL_Delay>
	LCD_Command(LCD_CLEAR_DISPLAY);
 80048e4:	2001      	movs	r0, #1
 80048e6:	f7ff ff89 	bl	80047fc <LCD_Command>
	HAL_Delay(3);
 80048ea:	2003      	movs	r0, #3
 80048ec:	f7fc f978 	bl	8000be0 <HAL_Delay>
	LCD_Command(LCD_SET_DISPLAY | LCD_DISPLAY_ON | LCD_CURSOR_ON | LCD_BLINKING_ON);
 80048f0:	200f      	movs	r0, #15
 80048f2:	f7ff ff83 	bl	80047fc <LCD_Command>
	HAL_Delay(3);
 80048f6:	2003      	movs	r0, #3
 80048f8:	f7fc f972 	bl	8000be0 <HAL_Delay>
	LCD_Command(LCD_SET_ENTRY | LCD_ENTRY_INCREASE | LCD_ENTRY_NOSHIFT);
 80048fc:	2006      	movs	r0, #6
 80048fe:	f7ff ff7d 	bl	80047fc <LCD_Command>
	HAL_Delay(3);
 8004902:	2003      	movs	r0, #3
 8004904:	f7fc f96c 	bl	8000be0 <HAL_Delay>
	LCD_Command(LCD_SET_SHIFT | LCD_CURSOR_MOVE | LCD_SHIFT_RIGHT);
 8004908:	2014      	movs	r0, #20
 800490a:	f7ff ff77 	bl	80047fc <LCD_Command>

	/*--------------------------------*/
	LCD_BuildChar(0,customChar0);
 800490e:	490d      	ldr	r1, [pc, #52]	; (8004944 <LCD_Init+0xb4>)
 8004910:	2000      	movs	r0, #0
 8004912:	f7ff ff97 	bl	8004844 <LCD_BuildChar>
	LCD_BuildChar(1,customChar1);
 8004916:	490c      	ldr	r1, [pc, #48]	; (8004948 <LCD_Init+0xb8>)
 8004918:	2001      	movs	r0, #1
 800491a:	f7ff ff93 	bl	8004844 <LCD_BuildChar>
	LCD_BuildChar(2,customChar2);
 800491e:	490b      	ldr	r1, [pc, #44]	; (800494c <LCD_Init+0xbc>)
 8004920:	2002      	movs	r0, #2
 8004922:	f7ff ff8f 	bl	8004844 <LCD_BuildChar>
	LCD_BuildChar(3,customChar3);
 8004926:	490a      	ldr	r1, [pc, #40]	; (8004950 <LCD_Init+0xc0>)
 8004928:	2003      	movs	r0, #3
 800492a:	f7ff ff8b 	bl	8004844 <LCD_BuildChar>
	LCD_BuildChar(4,customChar4);
 800492e:	4909      	ldr	r1, [pc, #36]	; (8004954 <LCD_Init+0xc4>)
 8004930:	2004      	movs	r0, #4
 8004932:	f7ff ff87 	bl	8004844 <LCD_BuildChar>
	LCD_BuildChar(5,customChar5);
 8004936:	4908      	ldr	r1, [pc, #32]	; (8004958 <LCD_Init+0xc8>)
 8004938:	2005      	movs	r0, #5
 800493a:	f7ff ff83 	bl	8004844 <LCD_BuildChar>
}
 800493e:	bf00      	nop
 8004940:	bd80      	pop	{r7, pc}
 8004942:	bf00      	nop
 8004944:	20000294 	.word	0x20000294
 8004948:	20000000 	.word	0x20000000
 800494c:	20000008 	.word	0x20000008
 8004950:	20000010 	.word	0x20000010
 8004954:	20000018 	.word	0x20000018
 8004958:	20000020 	.word	0x20000020

0800495c <inicializar_gps>:
struct diaDatos GPS[1000];

__IO ITStatus UartReady = RESET;

void inicializar_gps(void)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	af00      	add	r7, sp, #0
	if (HAL_UART_Receive_DMA(&huart6, (uint8_t *) reciboGPS, 200) != HAL_OK) {
 8004960:	22c8      	movs	r2, #200	; 0xc8
 8004962:	492b      	ldr	r1, [pc, #172]	; (8004a10 <inicializar_gps+0xb4>)
 8004964:	482b      	ldr	r0, [pc, #172]	; (8004a14 <inicializar_gps+0xb8>)
 8004966:	f7fe ff4d 	bl	8003804 <HAL_UART_Receive_DMA>
 800496a:	4603      	mov	r3, r0
 800496c:	2b00      	cmp	r3, #0
 800496e:	d001      	beq.n	8004974 <inicializar_gps+0x18>
		Error_Handler();
 8004970:	f000 feb8 	bl	80056e4 <Error_Handler>
	}

	if (HAL_UART_Transmit_DMA(&huart6, (uint8_t *)deinit_GSV, sizeof(deinit_GSV))!= HAL_OK) {
 8004974:	221a      	movs	r2, #26
 8004976:	4928      	ldr	r1, [pc, #160]	; (8004a18 <inicializar_gps+0xbc>)
 8004978:	4826      	ldr	r0, [pc, #152]	; (8004a14 <inicializar_gps+0xb8>)
 800497a:	f7fe fed7 	bl	800372c <HAL_UART_Transmit_DMA>
 800497e:	4603      	mov	r3, r0
 8004980:	2b00      	cmp	r3, #0
 8004982:	d001      	beq.n	8004988 <inicializar_gps+0x2c>
		Error_Handler();
 8004984:	f000 feae 	bl	80056e4 <Error_Handler>
	}
	while (UartReady != SET) {
 8004988:	bf00      	nop
 800498a:	4b24      	ldr	r3, [pc, #144]	; (8004a1c <inicializar_gps+0xc0>)
 800498c:	781b      	ldrb	r3, [r3, #0]
 800498e:	b2db      	uxtb	r3, r3
 8004990:	2b01      	cmp	r3, #1
 8004992:	d1fa      	bne.n	800498a <inicializar_gps+0x2e>
	}
	UartReady = RESET;
 8004994:	4b21      	ldr	r3, [pc, #132]	; (8004a1c <inicializar_gps+0xc0>)
 8004996:	2200      	movs	r2, #0
 8004998:	701a      	strb	r2, [r3, #0]

	if (HAL_UART_Transmit_DMA(&huart6, (uint8_t *)deinit_GSA, sizeof(deinit_GSA))!= HAL_OK) {
 800499a:	221a      	movs	r2, #26
 800499c:	4920      	ldr	r1, [pc, #128]	; (8004a20 <inicializar_gps+0xc4>)
 800499e:	481d      	ldr	r0, [pc, #116]	; (8004a14 <inicializar_gps+0xb8>)
 80049a0:	f7fe fec4 	bl	800372c <HAL_UART_Transmit_DMA>
 80049a4:	4603      	mov	r3, r0
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d001      	beq.n	80049ae <inicializar_gps+0x52>
		Error_Handler();
 80049aa:	f000 fe9b 	bl	80056e4 <Error_Handler>
	}
	while (UartReady != SET) {
 80049ae:	bf00      	nop
 80049b0:	4b1a      	ldr	r3, [pc, #104]	; (8004a1c <inicializar_gps+0xc0>)
 80049b2:	781b      	ldrb	r3, [r3, #0]
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	2b01      	cmp	r3, #1
 80049b8:	d1fa      	bne.n	80049b0 <inicializar_gps+0x54>
	}
	UartReady = RESET;
 80049ba:	4b18      	ldr	r3, [pc, #96]	; (8004a1c <inicializar_gps+0xc0>)
 80049bc:	2200      	movs	r2, #0
 80049be:	701a      	strb	r2, [r3, #0]

	if (HAL_UART_Transmit_DMA(&huart6, (uint8_t *)deinit_GGA, sizeof(deinit_GGA))!= HAL_OK) {
 80049c0:	221a      	movs	r2, #26
 80049c2:	4918      	ldr	r1, [pc, #96]	; (8004a24 <inicializar_gps+0xc8>)
 80049c4:	4813      	ldr	r0, [pc, #76]	; (8004a14 <inicializar_gps+0xb8>)
 80049c6:	f7fe feb1 	bl	800372c <HAL_UART_Transmit_DMA>
 80049ca:	4603      	mov	r3, r0
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d001      	beq.n	80049d4 <inicializar_gps+0x78>
		Error_Handler();
 80049d0:	f000 fe88 	bl	80056e4 <Error_Handler>
	}
	while (UartReady != SET) {
 80049d4:	bf00      	nop
 80049d6:	4b11      	ldr	r3, [pc, #68]	; (8004a1c <inicializar_gps+0xc0>)
 80049d8:	781b      	ldrb	r3, [r3, #0]
 80049da:	b2db      	uxtb	r3, r3
 80049dc:	2b01      	cmp	r3, #1
 80049de:	d1fa      	bne.n	80049d6 <inicializar_gps+0x7a>
	}
	UartReady = RESET;
 80049e0:	4b0e      	ldr	r3, [pc, #56]	; (8004a1c <inicializar_gps+0xc0>)
 80049e2:	2200      	movs	r2, #0
 80049e4:	701a      	strb	r2, [r3, #0]

	if (HAL_UART_Transmit_DMA(&huart6, (uint8_t *)init_RMC, sizeof(init_RMC))!= HAL_OK) {
 80049e6:	221a      	movs	r2, #26
 80049e8:	490f      	ldr	r1, [pc, #60]	; (8004a28 <inicializar_gps+0xcc>)
 80049ea:	480a      	ldr	r0, [pc, #40]	; (8004a14 <inicializar_gps+0xb8>)
 80049ec:	f7fe fe9e 	bl	800372c <HAL_UART_Transmit_DMA>
 80049f0:	4603      	mov	r3, r0
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d001      	beq.n	80049fa <inicializar_gps+0x9e>
		Error_Handler();
 80049f6:	f000 fe75 	bl	80056e4 <Error_Handler>
	}
	while (UartReady != SET) {
 80049fa:	bf00      	nop
 80049fc:	4b07      	ldr	r3, [pc, #28]	; (8004a1c <inicializar_gps+0xc0>)
 80049fe:	781b      	ldrb	r3, [r3, #0]
 8004a00:	b2db      	uxtb	r3, r3
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	d1fa      	bne.n	80049fc <inicializar_gps+0xa0>
	}
	UartReady = RESET;
 8004a06:	4b05      	ldr	r3, [pc, #20]	; (8004a1c <inicializar_gps+0xc0>)
 8004a08:	2200      	movs	r2, #0
 8004a0a:	701a      	strb	r2, [r3, #0]
}
 8004a0c:	bf00      	nop
 8004a0e:	bd80      	pop	{r7, pc}
 8004a10:	200167dc 	.word	0x200167dc
 8004a14:	20016bd0 	.word	0x20016bd0
 8004a18:	20000060 	.word	0x20000060
 8004a1c:	200002b0 	.word	0x200002b0
 8004a20:	20000044 	.word	0x20000044
 8004a24:	20000028 	.word	0x20000028
 8004a28:	2000007c 	.word	0x2000007c

08004a2c <guardar_coordenadas>:
  * @brief  Las tramas obtenidas se guardan en un structs
  * @param  None
  * @retval None
  */
void guardar_coordenadas(char buffer[])
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b082      	sub	sp, #8
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
	strcpy(mibuffer[c].datos, buffer);
 8004a34:	4b0e      	ldr	r3, [pc, #56]	; (8004a70 <guardar_coordenadas+0x44>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	22c8      	movs	r2, #200	; 0xc8
 8004a3a:	fb02 f303 	mul.w	r3, r2, r3
 8004a3e:	4a0d      	ldr	r2, [pc, #52]	; (8004a74 <guardar_coordenadas+0x48>)
 8004a40:	4413      	add	r3, r2
 8004a42:	6879      	ldr	r1, [r7, #4]
 8004a44:	4618      	mov	r0, r3
 8004a46:	f001 fb71 	bl	800612c <strcpy>
	c++;
 8004a4a:	4b09      	ldr	r3, [pc, #36]	; (8004a70 <guardar_coordenadas+0x44>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	3301      	adds	r3, #1
 8004a50:	4a07      	ldr	r2, [pc, #28]	; (8004a70 <guardar_coordenadas+0x44>)
 8004a52:	6013      	str	r3, [r2, #0]
	if (c == 199)
 8004a54:	4b06      	ldr	r3, [pc, #24]	; (8004a70 <guardar_coordenadas+0x44>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	2bc7      	cmp	r3, #199	; 0xc7
 8004a5a:	d102      	bne.n	8004a62 <guardar_coordenadas+0x36>
	{
		c = 0;
 8004a5c:	4b04      	ldr	r3, [pc, #16]	; (8004a70 <guardar_coordenadas+0x44>)
 8004a5e:	2200      	movs	r2, #0
 8004a60:	601a      	str	r2, [r3, #0]
	}
	obtener_coordenadas();
 8004a62:	f000 f809 	bl	8004a78 <obtener_coordenadas>
}
 8004a66:	bf00      	nop
 8004a68:	3708      	adds	r7, #8
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	200002a4 	.word	0x200002a4
 8004a74:	2000ca94 	.word	0x2000ca94

08004a78 <obtener_coordenadas>:
/**
  * @brief  Se obtienen las coordenadas del gps por la uart
  * @param  None
  * @retval None
  */
void obtener_coordenadas() {
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b084      	sub	sp, #16
 8004a7c:	af00      	add	r7, sp, #0

	char* str = NULL;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	60bb      	str	r3, [r7, #8]
	char* car = NULL;
 8004a82:	2300      	movs	r3, #0
 8004a84:	607b      	str	r3, [r7, #4]
	char* p;
//	char* busca = "$GPGGA";
	char* busca = "$GNRMC";
 8004a86:	4b92      	ldr	r3, [pc, #584]	; (8004cd0 <obtener_coordenadas+0x258>)
 8004a88:	603b      	str	r3, [r7, #0]

	str = strstr(mibuffer[mb].datos,busca);
 8004a8a:	4b92      	ldr	r3, [pc, #584]	; (8004cd4 <obtener_coordenadas+0x25c>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	22c8      	movs	r2, #200	; 0xc8
 8004a90:	fb02 f303 	mul.w	r3, r2, r3
 8004a94:	4a90      	ldr	r2, [pc, #576]	; (8004cd8 <obtener_coordenadas+0x260>)
 8004a96:	4413      	add	r3, r2
 8004a98:	6839      	ldr	r1, [r7, #0]
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f001 fb4e 	bl	800613c <strstr>
 8004aa0:	60b8      	str	r0, [r7, #8]

	if (str)
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d021      	beq.n	8004aec <obtener_coordenadas+0x74>
	{
		car = strchr(str,'\n');
 8004aa8:	210a      	movs	r1, #10
 8004aaa:	68b8      	ldr	r0, [r7, #8]
 8004aac:	f001 fb30 	bl	8006110 <strchr>
 8004ab0:	6078      	str	r0, [r7, #4]
		if (car){
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d009      	beq.n	8004acc <obtener_coordenadas+0x54>
			mb++;
 8004ab8:	4b86      	ldr	r3, [pc, #536]	; (8004cd4 <obtener_coordenadas+0x25c>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	3301      	adds	r3, #1
 8004abe:	4a85      	ldr	r2, [pc, #532]	; (8004cd4 <obtener_coordenadas+0x25c>)
 8004ac0:	6013      	str	r3, [r2, #0]
			mb = 0;
		}
		return;
	}

	if (mb == 199){
 8004ac2:	4b84      	ldr	r3, [pc, #528]	; (8004cd4 <obtener_coordenadas+0x25c>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	2bc7      	cmp	r3, #199	; 0xc7
 8004ac8:	d123      	bne.n	8004b12 <obtener_coordenadas+0x9a>
 8004aca:	e01f      	b.n	8004b0c <obtener_coordenadas+0x94>
			str = NULL;
 8004acc:	2300      	movs	r3, #0
 8004ace:	60bb      	str	r3, [r7, #8]
			mb++;
 8004ad0:	4b80      	ldr	r3, [pc, #512]	; (8004cd4 <obtener_coordenadas+0x25c>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	3301      	adds	r3, #1
 8004ad6:	4a7f      	ldr	r2, [pc, #508]	; (8004cd4 <obtener_coordenadas+0x25c>)
 8004ad8:	6013      	str	r3, [r2, #0]
			if (mb == 199){
 8004ada:	4b7e      	ldr	r3, [pc, #504]	; (8004cd4 <obtener_coordenadas+0x25c>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	2bc7      	cmp	r3, #199	; 0xc7
 8004ae0:	f040 81a6 	bne.w	8004e30 <obtener_coordenadas+0x3b8>
				mb = 0;
 8004ae4:	4b7b      	ldr	r3, [pc, #492]	; (8004cd4 <obtener_coordenadas+0x25c>)
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	601a      	str	r2, [r3, #0]
			return;
 8004aea:	e1a1      	b.n	8004e30 <obtener_coordenadas+0x3b8>
		str = NULL;
 8004aec:	2300      	movs	r3, #0
 8004aee:	60bb      	str	r3, [r7, #8]
		mb++;
 8004af0:	4b78      	ldr	r3, [pc, #480]	; (8004cd4 <obtener_coordenadas+0x25c>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	3301      	adds	r3, #1
 8004af6:	4a77      	ldr	r2, [pc, #476]	; (8004cd4 <obtener_coordenadas+0x25c>)
 8004af8:	6013      	str	r3, [r2, #0]
		if (mb == 199){
 8004afa:	4b76      	ldr	r3, [pc, #472]	; (8004cd4 <obtener_coordenadas+0x25c>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	2bc7      	cmp	r3, #199	; 0xc7
 8004b00:	f040 8198 	bne.w	8004e34 <obtener_coordenadas+0x3bc>
			mb = 0;
 8004b04:	4b73      	ldr	r3, [pc, #460]	; (8004cd4 <obtener_coordenadas+0x25c>)
 8004b06:	2200      	movs	r2, #0
 8004b08:	601a      	str	r2, [r3, #0]
		return;
 8004b0a:	e193      	b.n	8004e34 <obtener_coordenadas+0x3bc>
		mb = 0;
 8004b0c:	4b71      	ldr	r3, [pc, #452]	; (8004cd4 <obtener_coordenadas+0x25c>)
 8004b0e:	2200      	movs	r2, #0
 8004b10:	601a      	str	r2, [r3, #0]
	}

	for (p = strtok(str + 1, ","); p; p = strtok( NULL, ",")) {
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	3301      	adds	r3, #1
 8004b16:	4971      	ldr	r1, [pc, #452]	; (8004cdc <obtener_coordenadas+0x264>)
 8004b18:	4618      	mov	r0, r3
 8004b1a:	f002 f949 	bl	8006db0 <strtok>
 8004b1e:	60f8      	str	r0, [r7, #12]
 8004b20:	e013      	b.n	8004b4a <obtener_coordenadas+0xd2>
		nmea[i] = p;
 8004b22:	4b6f      	ldr	r3, [pc, #444]	; (8004ce0 <obtener_coordenadas+0x268>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	496f      	ldr	r1, [pc, #444]	; (8004ce4 <obtener_coordenadas+0x26c>)
 8004b28:	68fa      	ldr	r2, [r7, #12]
 8004b2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		i++;
 8004b2e:	4b6c      	ldr	r3, [pc, #432]	; (8004ce0 <obtener_coordenadas+0x268>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	3301      	adds	r3, #1
 8004b34:	4a6a      	ldr	r2, [pc, #424]	; (8004ce0 <obtener_coordenadas+0x268>)
 8004b36:	6013      	str	r3, [r2, #0]
		if (i == 13){break;}
 8004b38:	4b69      	ldr	r3, [pc, #420]	; (8004ce0 <obtener_coordenadas+0x268>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	2b0d      	cmp	r3, #13
 8004b3e:	d008      	beq.n	8004b52 <obtener_coordenadas+0xda>
	for (p = strtok(str + 1, ","); p; p = strtok( NULL, ",")) {
 8004b40:	4966      	ldr	r1, [pc, #408]	; (8004cdc <obtener_coordenadas+0x264>)
 8004b42:	2000      	movs	r0, #0
 8004b44:	f002 f934 	bl	8006db0 <strtok>
 8004b48:	60f8      	str	r0, [r7, #12]
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d1e8      	bne.n	8004b22 <obtener_coordenadas+0xaa>
 8004b50:	e000      	b.n	8004b54 <obtener_coordenadas+0xdc>
		if (i == 13){break;}
 8004b52:	bf00      	nop
	}
	p = NULL;
 8004b54:	2300      	movs	r3, #0
 8004b56:	60fb      	str	r3, [r7, #12]
	i = 0;
 8004b58:	4b61      	ldr	r3, [pc, #388]	; (8004ce0 <obtener_coordenadas+0x268>)
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	601a      	str	r2, [r3, #0]
	tipo = *&nmea[0];
 8004b5e:	4b61      	ldr	r3, [pc, #388]	; (8004ce4 <obtener_coordenadas+0x26c>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a61      	ldr	r2, [pc, #388]	; (8004ce8 <obtener_coordenadas+0x270>)
 8004b64:	6013      	str	r3, [r2, #0]
	// Example     -->     $GNRMC ,  014035.00 	,    A    , 4317.3578 , N , 00159.1794 , W , 0.00 , 100.74 , 060417 ,  ,  , A*67 ,
	// Description -->            |  Time UTC  	|  status | latitude  |N/S| longitude  |W/E|Speed |  Angle |  Date	|  |  |Checksum
	//                              01:40:35 UTC| A=active
	//                                          |  V=Void

	if (strcmp(tipo, "GNRMC") == 0) {
 8004b66:	4b60      	ldr	r3, [pc, #384]	; (8004ce8 <obtener_coordenadas+0x270>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4960      	ldr	r1, [pc, #384]	; (8004cec <obtener_coordenadas+0x274>)
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	f7fb fb2b 	bl	80001c8 <strcmp>
 8004b72:	4603      	mov	r3, r0
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	f040 80cd 	bne.w	8004d14 <obtener_coordenadas+0x29c>
		if ((fechaOK == 0) && (*&nmea[9] != '\0')) {
 8004b7a:	4b5d      	ldr	r3, [pc, #372]	; (8004cf0 <obtener_coordenadas+0x278>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d120      	bne.n	8004bc4 <obtener_coordenadas+0x14c>
 8004b82:	4b58      	ldr	r3, [pc, #352]	; (8004ce4 <obtener_coordenadas+0x26c>)
 8004b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d01c      	beq.n	8004bc4 <obtener_coordenadas+0x14c>
			fecha = *&nmea[9];
 8004b8a:	4b56      	ldr	r3, [pc, #344]	; (8004ce4 <obtener_coordenadas+0x26c>)
 8004b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b8e:	4a59      	ldr	r2, [pc, #356]	; (8004cf4 <obtener_coordenadas+0x27c>)
 8004b90:	6013      	str	r3, [r2, #0]
			fecha = formatoFecha(fecha);
 8004b92:	4b58      	ldr	r3, [pc, #352]	; (8004cf4 <obtener_coordenadas+0x27c>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4618      	mov	r0, r3
 8004b98:	f000 fc92 	bl	80054c0 <formatoFecha>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	4b55      	ldr	r3, [pc, #340]	; (8004cf4 <obtener_coordenadas+0x27c>)
 8004ba0:	601a      	str	r2, [r3, #0]
			strcpy(GPS[numGPS].dia, fecha);
 8004ba2:	4b55      	ldr	r3, [pc, #340]	; (8004cf8 <obtener_coordenadas+0x280>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	2226      	movs	r2, #38	; 0x26
 8004ba8:	fb02 f303 	mul.w	r3, r2, r3
 8004bac:	4a53      	ldr	r2, [pc, #332]	; (8004cfc <obtener_coordenadas+0x284>)
 8004bae:	441a      	add	r2, r3
 8004bb0:	4b50      	ldr	r3, [pc, #320]	; (8004cf4 <obtener_coordenadas+0x27c>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4619      	mov	r1, r3
 8004bb6:	4610      	mov	r0, r2
 8004bb8:	f001 fab8 	bl	800612c <strcpy>
			fechaOK = numGPS;
 8004bbc:	4b4e      	ldr	r3, [pc, #312]	; (8004cf8 <obtener_coordenadas+0x280>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a4b      	ldr	r2, [pc, #300]	; (8004cf0 <obtener_coordenadas+0x278>)
 8004bc2:	6013      	str	r3, [r2, #0]
		}

		hora = *&nmea[1];
 8004bc4:	4b47      	ldr	r3, [pc, #284]	; (8004ce4 <obtener_coordenadas+0x26c>)
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	4a4d      	ldr	r2, [pc, #308]	; (8004d00 <obtener_coordenadas+0x288>)
 8004bca:	6013      	str	r3, [r2, #0]
		hora = formatoHora(hora);
 8004bcc:	4b4c      	ldr	r3, [pc, #304]	; (8004d00 <obtener_coordenadas+0x288>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	f000 fbfb 	bl	80053cc <formatoHora>
 8004bd6:	4602      	mov	r2, r0
 8004bd8:	4b49      	ldr	r3, [pc, #292]	; (8004d00 <obtener_coordenadas+0x288>)
 8004bda:	601a      	str	r2, [r3, #0]
		latitud = *&nmea[3];
 8004bdc:	4b41      	ldr	r3, [pc, #260]	; (8004ce4 <obtener_coordenadas+0x26c>)
 8004bde:	68db      	ldr	r3, [r3, #12]
 8004be0:	4a48      	ldr	r2, [pc, #288]	; (8004d04 <obtener_coordenadas+0x28c>)
 8004be2:	6013      	str	r3, [r2, #0]
		latitud = formatoLat(latitud);
 8004be4:	4b47      	ldr	r3, [pc, #284]	; (8004d04 <obtener_coordenadas+0x28c>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4618      	mov	r0, r3
 8004bea:	f000 fa41 	bl	8005070 <formatoLat>
 8004bee:	4602      	mov	r2, r0
 8004bf0:	4b44      	ldr	r3, [pc, #272]	; (8004d04 <obtener_coordenadas+0x28c>)
 8004bf2:	601a      	str	r2, [r3, #0]
		latCoor = *&nmea[4];
 8004bf4:	4b3b      	ldr	r3, [pc, #236]	; (8004ce4 <obtener_coordenadas+0x26c>)
 8004bf6:	691b      	ldr	r3, [r3, #16]
 8004bf8:	4a43      	ldr	r2, [pc, #268]	; (8004d08 <obtener_coordenadas+0x290>)
 8004bfa:	6013      	str	r3, [r2, #0]
		longitud = *&nmea[5];
 8004bfc:	4b39      	ldr	r3, [pc, #228]	; (8004ce4 <obtener_coordenadas+0x26c>)
 8004bfe:	695b      	ldr	r3, [r3, #20]
 8004c00:	4a42      	ldr	r2, [pc, #264]	; (8004d0c <obtener_coordenadas+0x294>)
 8004c02:	6013      	str	r3, [r2, #0]
		longitud = formatoLong(longitud);
 8004c04:	4b41      	ldr	r3, [pc, #260]	; (8004d0c <obtener_coordenadas+0x294>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f000 fb09 	bl	8005220 <formatoLong>
 8004c0e:	4602      	mov	r2, r0
 8004c10:	4b3e      	ldr	r3, [pc, #248]	; (8004d0c <obtener_coordenadas+0x294>)
 8004c12:	601a      	str	r2, [r3, #0]
		longCoor = *&nmea[6];
 8004c14:	4b33      	ldr	r3, [pc, #204]	; (8004ce4 <obtener_coordenadas+0x26c>)
 8004c16:	699b      	ldr	r3, [r3, #24]
 8004c18:	4a3d      	ldr	r2, [pc, #244]	; (8004d10 <obtener_coordenadas+0x298>)
 8004c1a:	6013      	str	r3, [r2, #0]

		strcpy(GPS[numGPS].datos.hora, hora);
 8004c1c:	4b36      	ldr	r3, [pc, #216]	; (8004cf8 <obtener_coordenadas+0x280>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	2226      	movs	r2, #38	; 0x26
 8004c22:	fb02 f303 	mul.w	r3, r2, r3
 8004c26:	3308      	adds	r3, #8
 8004c28:	4a34      	ldr	r2, [pc, #208]	; (8004cfc <obtener_coordenadas+0x284>)
 8004c2a:	441a      	add	r2, r3
 8004c2c:	4b34      	ldr	r3, [pc, #208]	; (8004d00 <obtener_coordenadas+0x288>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4619      	mov	r1, r3
 8004c32:	4610      	mov	r0, r2
 8004c34:	f001 fa7a 	bl	800612c <strcpy>
		strcpy(GPS[numGPS].datos.latitud, latitud);
 8004c38:	4b2f      	ldr	r3, [pc, #188]	; (8004cf8 <obtener_coordenadas+0x280>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	2226      	movs	r2, #38	; 0x26
 8004c3e:	fb02 f303 	mul.w	r3, r2, r3
 8004c42:	3310      	adds	r3, #16
 8004c44:	4a2d      	ldr	r2, [pc, #180]	; (8004cfc <obtener_coordenadas+0x284>)
 8004c46:	441a      	add	r2, r3
 8004c48:	4b2e      	ldr	r3, [pc, #184]	; (8004d04 <obtener_coordenadas+0x28c>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4619      	mov	r1, r3
 8004c4e:	4610      	mov	r0, r2
 8004c50:	f001 fa6c 	bl	800612c <strcpy>
		strcpy(GPS[numGPS].datos.latCoor, latCoor);
 8004c54:	4b28      	ldr	r3, [pc, #160]	; (8004cf8 <obtener_coordenadas+0x280>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	2226      	movs	r2, #38	; 0x26
 8004c5a:	fb02 f303 	mul.w	r3, r2, r3
 8004c5e:	3318      	adds	r3, #24
 8004c60:	4a26      	ldr	r2, [pc, #152]	; (8004cfc <obtener_coordenadas+0x284>)
 8004c62:	4413      	add	r3, r2
 8004c64:	1c9a      	adds	r2, r3, #2
 8004c66:	4b28      	ldr	r3, [pc, #160]	; (8004d08 <obtener_coordenadas+0x290>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4619      	mov	r1, r3
 8004c6c:	4610      	mov	r0, r2
 8004c6e:	f001 fa5d 	bl	800612c <strcpy>
		strcpy(GPS[numGPS].datos.longitud, longitud);
 8004c72:	4b21      	ldr	r3, [pc, #132]	; (8004cf8 <obtener_coordenadas+0x280>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	2226      	movs	r2, #38	; 0x26
 8004c78:	fb02 f303 	mul.w	r3, r2, r3
 8004c7c:	3318      	adds	r3, #24
 8004c7e:	4a1f      	ldr	r2, [pc, #124]	; (8004cfc <obtener_coordenadas+0x284>)
 8004c80:	4413      	add	r3, r2
 8004c82:	1cda      	adds	r2, r3, #3
 8004c84:	4b21      	ldr	r3, [pc, #132]	; (8004d0c <obtener_coordenadas+0x294>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4619      	mov	r1, r3
 8004c8a:	4610      	mov	r0, r2
 8004c8c:	f001 fa4e 	bl	800612c <strcpy>
		strcpy(GPS[numGPS].datos.longCoor, longCoor);
 8004c90:	4b19      	ldr	r3, [pc, #100]	; (8004cf8 <obtener_coordenadas+0x280>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	2226      	movs	r2, #38	; 0x26
 8004c96:	fb02 f303 	mul.w	r3, r2, r3
 8004c9a:	3320      	adds	r3, #32
 8004c9c:	4a17      	ldr	r2, [pc, #92]	; (8004cfc <obtener_coordenadas+0x284>)
 8004c9e:	4413      	add	r3, r2
 8004ca0:	1d5a      	adds	r2, r3, #5
 8004ca2:	4b1b      	ldr	r3, [pc, #108]	; (8004d10 <obtener_coordenadas+0x298>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4619      	mov	r1, r3
 8004ca8:	4610      	mov	r0, r2
 8004caa:	f001 fa3f 	bl	800612c <strcpy>

		numGPS++;
 8004cae:	4b12      	ldr	r3, [pc, #72]	; (8004cf8 <obtener_coordenadas+0x280>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	3301      	adds	r3, #1
 8004cb4:	4a10      	ldr	r2, [pc, #64]	; (8004cf8 <obtener_coordenadas+0x280>)
 8004cb6:	6013      	str	r3, [r2, #0]
		if (numGPS == 999) {
 8004cb8:	4b0f      	ldr	r3, [pc, #60]	; (8004cf8 <obtener_coordenadas+0x280>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	f040 80b8 	bne.w	8004e36 <obtener_coordenadas+0x3be>
			numGPS = 0;
 8004cc6:	4b0c      	ldr	r3, [pc, #48]	; (8004cf8 <obtener_coordenadas+0x280>)
 8004cc8:	2200      	movs	r2, #0
 8004cca:	601a      	str	r2, [r3, #0]
 8004ccc:	e0b3      	b.n	8004e36 <obtener_coordenadas+0x3be>
 8004cce:	bf00      	nop
 8004cd0:	08007e70 	.word	0x08007e70
 8004cd4:	200002a8 	.word	0x200002a8
 8004cd8:	2000ca94 	.word	0x2000ca94
 8004cdc:	08007e78 	.word	0x08007e78
 8004ce0:	2000029c 	.word	0x2000029c
 8004ce4:	200166f4 	.word	0x200166f4
 8004ce8:	200035d8 	.word	0x200035d8
 8004cec:	08007e7c 	.word	0x08007e7c
 8004cf0:	200002ac 	.word	0x200002ac
 8004cf4:	2001679c 	.word	0x2001679c
 8004cf8:	200002a0 	.word	0x200002a0
 8004cfc:	200035f8 	.word	0x200035f8
 8004d00:	200035d4 	.word	0x200035d4
 8004d04:	20016760 	.word	0x20016760
 8004d08:	200167d4 	.word	0x200167d4
 8004d0c:	200166e4 	.word	0x200166e4
 8004d10:	200167cc 	.word	0x200167cc
// Array index -->        0   |      1       |     2     | 3 |    4       | 5 |     6     |       7     |     8     |    9   |  10  |     11	 |  12  |13|   14
// Example     -->     $GPGGA ,  092152.000  , 4317.3578 , N , 00159.1794 , W ,     1	  ,		06	    ,    1.5    , -10.4  ,   M  ,    51.0	 ,   M  ,  , 0000*54
// Description -->            |   Time UTC   | Latitude  |N/S| Longitude  |W/E|Fix quality|N. satellites|H.diluition|Altitude|Meters|Heigth geoid|Meters|  |checksum
//                              09:21:52 UTC								  |1 = GPS fix
//
	else if (strcmp(tipo, "GPGGA") == 0) {
 8004d14:	4b49      	ldr	r3, [pc, #292]	; (8004e3c <obtener_coordenadas+0x3c4>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4949      	ldr	r1, [pc, #292]	; (8004e40 <obtener_coordenadas+0x3c8>)
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f7fb fa54 	bl	80001c8 <strcmp>
 8004d20:	4603      	mov	r3, r0
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	f040 8087 	bne.w	8004e36 <obtener_coordenadas+0x3be>
		hora = *&nmea[1];
 8004d28:	4b46      	ldr	r3, [pc, #280]	; (8004e44 <obtener_coordenadas+0x3cc>)
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	4a46      	ldr	r2, [pc, #280]	; (8004e48 <obtener_coordenadas+0x3d0>)
 8004d2e:	6013      	str	r3, [r2, #0]
		hora = formatoHora(hora);
 8004d30:	4b45      	ldr	r3, [pc, #276]	; (8004e48 <obtener_coordenadas+0x3d0>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4618      	mov	r0, r3
 8004d36:	f000 fb49 	bl	80053cc <formatoHora>
 8004d3a:	4602      	mov	r2, r0
 8004d3c:	4b42      	ldr	r3, [pc, #264]	; (8004e48 <obtener_coordenadas+0x3d0>)
 8004d3e:	601a      	str	r2, [r3, #0]
		latitud = *&nmea[2];
 8004d40:	4b40      	ldr	r3, [pc, #256]	; (8004e44 <obtener_coordenadas+0x3cc>)
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	4a41      	ldr	r2, [pc, #260]	; (8004e4c <obtener_coordenadas+0x3d4>)
 8004d46:	6013      	str	r3, [r2, #0]
		latitud = formatoLat(latitud);
 8004d48:	4b40      	ldr	r3, [pc, #256]	; (8004e4c <obtener_coordenadas+0x3d4>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	f000 f98f 	bl	8005070 <formatoLat>
 8004d52:	4602      	mov	r2, r0
 8004d54:	4b3d      	ldr	r3, [pc, #244]	; (8004e4c <obtener_coordenadas+0x3d4>)
 8004d56:	601a      	str	r2, [r3, #0]
		latCoor = *&nmea[3];
 8004d58:	4b3a      	ldr	r3, [pc, #232]	; (8004e44 <obtener_coordenadas+0x3cc>)
 8004d5a:	68db      	ldr	r3, [r3, #12]
 8004d5c:	4a3c      	ldr	r2, [pc, #240]	; (8004e50 <obtener_coordenadas+0x3d8>)
 8004d5e:	6013      	str	r3, [r2, #0]
		longitud = *&nmea[4];
 8004d60:	4b38      	ldr	r3, [pc, #224]	; (8004e44 <obtener_coordenadas+0x3cc>)
 8004d62:	691b      	ldr	r3, [r3, #16]
 8004d64:	4a3b      	ldr	r2, [pc, #236]	; (8004e54 <obtener_coordenadas+0x3dc>)
 8004d66:	6013      	str	r3, [r2, #0]
		longitud = formatoLong(longitud);
 8004d68:	4b3a      	ldr	r3, [pc, #232]	; (8004e54 <obtener_coordenadas+0x3dc>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	f000 fa57 	bl	8005220 <formatoLong>
 8004d72:	4602      	mov	r2, r0
 8004d74:	4b37      	ldr	r3, [pc, #220]	; (8004e54 <obtener_coordenadas+0x3dc>)
 8004d76:	601a      	str	r2, [r3, #0]
		longCoor = *&nmea[5];
 8004d78:	4b32      	ldr	r3, [pc, #200]	; (8004e44 <obtener_coordenadas+0x3cc>)
 8004d7a:	695b      	ldr	r3, [r3, #20]
 8004d7c:	4a36      	ldr	r2, [pc, #216]	; (8004e58 <obtener_coordenadas+0x3e0>)
 8004d7e:	6013      	str	r3, [r2, #0]

		strcpy(GPS[numGPS].datos.hora, hora);
 8004d80:	4b36      	ldr	r3, [pc, #216]	; (8004e5c <obtener_coordenadas+0x3e4>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	2226      	movs	r2, #38	; 0x26
 8004d86:	fb02 f303 	mul.w	r3, r2, r3
 8004d8a:	3308      	adds	r3, #8
 8004d8c:	4a34      	ldr	r2, [pc, #208]	; (8004e60 <obtener_coordenadas+0x3e8>)
 8004d8e:	441a      	add	r2, r3
 8004d90:	4b2d      	ldr	r3, [pc, #180]	; (8004e48 <obtener_coordenadas+0x3d0>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4619      	mov	r1, r3
 8004d96:	4610      	mov	r0, r2
 8004d98:	f001 f9c8 	bl	800612c <strcpy>
		strcpy(GPS[numGPS].datos.latitud, latitud);
 8004d9c:	4b2f      	ldr	r3, [pc, #188]	; (8004e5c <obtener_coordenadas+0x3e4>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	2226      	movs	r2, #38	; 0x26
 8004da2:	fb02 f303 	mul.w	r3, r2, r3
 8004da6:	3310      	adds	r3, #16
 8004da8:	4a2d      	ldr	r2, [pc, #180]	; (8004e60 <obtener_coordenadas+0x3e8>)
 8004daa:	441a      	add	r2, r3
 8004dac:	4b27      	ldr	r3, [pc, #156]	; (8004e4c <obtener_coordenadas+0x3d4>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4619      	mov	r1, r3
 8004db2:	4610      	mov	r0, r2
 8004db4:	f001 f9ba 	bl	800612c <strcpy>
		strcpy(GPS[numGPS].datos.latCoor, latCoor);
 8004db8:	4b28      	ldr	r3, [pc, #160]	; (8004e5c <obtener_coordenadas+0x3e4>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2226      	movs	r2, #38	; 0x26
 8004dbe:	fb02 f303 	mul.w	r3, r2, r3
 8004dc2:	3318      	adds	r3, #24
 8004dc4:	4a26      	ldr	r2, [pc, #152]	; (8004e60 <obtener_coordenadas+0x3e8>)
 8004dc6:	4413      	add	r3, r2
 8004dc8:	1c9a      	adds	r2, r3, #2
 8004dca:	4b21      	ldr	r3, [pc, #132]	; (8004e50 <obtener_coordenadas+0x3d8>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4619      	mov	r1, r3
 8004dd0:	4610      	mov	r0, r2
 8004dd2:	f001 f9ab 	bl	800612c <strcpy>
		strcpy(GPS[numGPS].datos.longitud, longitud);
 8004dd6:	4b21      	ldr	r3, [pc, #132]	; (8004e5c <obtener_coordenadas+0x3e4>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2226      	movs	r2, #38	; 0x26
 8004ddc:	fb02 f303 	mul.w	r3, r2, r3
 8004de0:	3318      	adds	r3, #24
 8004de2:	4a1f      	ldr	r2, [pc, #124]	; (8004e60 <obtener_coordenadas+0x3e8>)
 8004de4:	4413      	add	r3, r2
 8004de6:	1cda      	adds	r2, r3, #3
 8004de8:	4b1a      	ldr	r3, [pc, #104]	; (8004e54 <obtener_coordenadas+0x3dc>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4619      	mov	r1, r3
 8004dee:	4610      	mov	r0, r2
 8004df0:	f001 f99c 	bl	800612c <strcpy>
		strcpy(GPS[numGPS].datos.longCoor, longCoor);
 8004df4:	4b19      	ldr	r3, [pc, #100]	; (8004e5c <obtener_coordenadas+0x3e4>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	2226      	movs	r2, #38	; 0x26
 8004dfa:	fb02 f303 	mul.w	r3, r2, r3
 8004dfe:	3320      	adds	r3, #32
 8004e00:	4a17      	ldr	r2, [pc, #92]	; (8004e60 <obtener_coordenadas+0x3e8>)
 8004e02:	4413      	add	r3, r2
 8004e04:	1d5a      	adds	r2, r3, #5
 8004e06:	4b14      	ldr	r3, [pc, #80]	; (8004e58 <obtener_coordenadas+0x3e0>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4619      	mov	r1, r3
 8004e0c:	4610      	mov	r0, r2
 8004e0e:	f001 f98d 	bl	800612c <strcpy>

		numGPS++;
 8004e12:	4b12      	ldr	r3, [pc, #72]	; (8004e5c <obtener_coordenadas+0x3e4>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	3301      	adds	r3, #1
 8004e18:	4a10      	ldr	r2, [pc, #64]	; (8004e5c <obtener_coordenadas+0x3e4>)
 8004e1a:	6013      	str	r3, [r2, #0]
		if (numGPS == 999) {
 8004e1c:	4b0f      	ldr	r3, [pc, #60]	; (8004e5c <obtener_coordenadas+0x3e4>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d106      	bne.n	8004e36 <obtener_coordenadas+0x3be>
			numGPS = 0;
 8004e28:	4b0c      	ldr	r3, [pc, #48]	; (8004e5c <obtener_coordenadas+0x3e4>)
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	601a      	str	r2, [r3, #0]
 8004e2e:	e002      	b.n	8004e36 <obtener_coordenadas+0x3be>
			return;
 8004e30:	bf00      	nop
 8004e32:	e000      	b.n	8004e36 <obtener_coordenadas+0x3be>
		return;
 8004e34:	bf00      	nop
		}
	}
}
 8004e36:	3710      	adds	r7, #16
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}
 8004e3c:	200035d8 	.word	0x200035d8
 8004e40:	08007e84 	.word	0x08007e84
 8004e44:	200166f4 	.word	0x200166f4
 8004e48:	200035d4 	.word	0x200035d4
 8004e4c:	20016760 	.word	0x20016760
 8004e50:	200167d4 	.word	0x200167d4
 8004e54:	200166e4 	.word	0x200166e4
 8004e58:	200167cc 	.word	0x200167cc
 8004e5c:	200002a0 	.word	0x200002a0
 8004e60:	200035f8 	.word	0x200035f8

08004e64 <enviar_coord_lora>:

uint8_t ReadyMsg[] = "READY";
uint8_t OKMsg[] = "OK";

void enviar_coord_lora(void)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b086      	sub	sp, #24
 8004e68:	af04      	add	r7, sp, #16
	if (ready == 1)
 8004e6a:	4b6e      	ldr	r3, [pc, #440]	; (8005024 <enviar_coord_lora+0x1c0>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	2b01      	cmp	r3, #1
 8004e70:	f040 80d3 	bne.w	800501a <enviar_coord_lora+0x1b6>
	{
		int numero = numGPS-1;
 8004e74:	4b6c      	ldr	r3, [pc, #432]	; (8005028 <enviar_coord_lora+0x1c4>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	3b01      	subs	r3, #1
 8004e7a:	607b      	str	r3, [r7, #4]
		if (numero == -1)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e82:	d102      	bne.n	8004e8a <enviar_coord_lora+0x26>
		{
			numero = 999;
 8004e84:	f240 33e7 	movw	r3, #999	; 0x3e7
 8004e88:	607b      	str	r3, [r7, #4]
		}
		strcpy(horaL, GPS[numero].datos.hora);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2226      	movs	r2, #38	; 0x26
 8004e8e:	fb02 f303 	mul.w	r3, r2, r3
 8004e92:	3308      	adds	r3, #8
 8004e94:	4a65      	ldr	r2, [pc, #404]	; (800502c <enviar_coord_lora+0x1c8>)
 8004e96:	4413      	add	r3, r2
 8004e98:	4619      	mov	r1, r3
 8004e9a:	4865      	ldr	r0, [pc, #404]	; (8005030 <enviar_coord_lora+0x1cc>)
 8004e9c:	f001 f946 	bl	800612c <strcpy>
		horaL[8] = '\0';
 8004ea0:	4b63      	ldr	r3, [pc, #396]	; (8005030 <enviar_coord_lora+0x1cc>)
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	721a      	strb	r2, [r3, #8]
		strcpy(latitudL, GPS[numero].datos.latitud);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2226      	movs	r2, #38	; 0x26
 8004eaa:	fb02 f303 	mul.w	r3, r2, r3
 8004eae:	3310      	adds	r3, #16
 8004eb0:	4a5e      	ldr	r2, [pc, #376]	; (800502c <enviar_coord_lora+0x1c8>)
 8004eb2:	4413      	add	r3, r2
 8004eb4:	4619      	mov	r1, r3
 8004eb6:	485f      	ldr	r0, [pc, #380]	; (8005034 <enviar_coord_lora+0x1d0>)
 8004eb8:	f001 f938 	bl	800612c <strcpy>
		latitudL[10] = '\0';
 8004ebc:	4b5d      	ldr	r3, [pc, #372]	; (8005034 <enviar_coord_lora+0x1d0>)
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	729a      	strb	r2, [r3, #10]
		strcpy(latCoorL, GPS[numero].datos.latCoor);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2226      	movs	r2, #38	; 0x26
 8004ec6:	fb02 f303 	mul.w	r3, r2, r3
 8004eca:	3318      	adds	r3, #24
 8004ecc:	4a57      	ldr	r2, [pc, #348]	; (800502c <enviar_coord_lora+0x1c8>)
 8004ece:	4413      	add	r3, r2
 8004ed0:	3302      	adds	r3, #2
 8004ed2:	4619      	mov	r1, r3
 8004ed4:	4858      	ldr	r0, [pc, #352]	; (8005038 <enviar_coord_lora+0x1d4>)
 8004ed6:	f001 f929 	bl	800612c <strcpy>
		latCoorL[1] = '\0';
 8004eda:	4b57      	ldr	r3, [pc, #348]	; (8005038 <enviar_coord_lora+0x1d4>)
 8004edc:	2200      	movs	r2, #0
 8004ede:	705a      	strb	r2, [r3, #1]
		strcpy(longitudL, GPS[numero].datos.longitud);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2226      	movs	r2, #38	; 0x26
 8004ee4:	fb02 f303 	mul.w	r3, r2, r3
 8004ee8:	3318      	adds	r3, #24
 8004eea:	4a50      	ldr	r2, [pc, #320]	; (800502c <enviar_coord_lora+0x1c8>)
 8004eec:	4413      	add	r3, r2
 8004eee:	3303      	adds	r3, #3
 8004ef0:	4619      	mov	r1, r3
 8004ef2:	4852      	ldr	r0, [pc, #328]	; (800503c <enviar_coord_lora+0x1d8>)
 8004ef4:	f001 f91a 	bl	800612c <strcpy>
		longitudL[10] = '\0';
 8004ef8:	4b50      	ldr	r3, [pc, #320]	; (800503c <enviar_coord_lora+0x1d8>)
 8004efa:	2200      	movs	r2, #0
 8004efc:	729a      	strb	r2, [r3, #10]
		strcpy(longCoorL, GPS[numero].datos.longCoor);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2226      	movs	r2, #38	; 0x26
 8004f02:	fb02 f303 	mul.w	r3, r2, r3
 8004f06:	3320      	adds	r3, #32
 8004f08:	4a48      	ldr	r2, [pc, #288]	; (800502c <enviar_coord_lora+0x1c8>)
 8004f0a:	4413      	add	r3, r2
 8004f0c:	3305      	adds	r3, #5
 8004f0e:	4619      	mov	r1, r3
 8004f10:	484b      	ldr	r0, [pc, #300]	; (8005040 <enviar_coord_lora+0x1dc>)
 8004f12:	f001 f90b 	bl	800612c <strcpy>
		longCoorL[1] = '\0';
 8004f16:	4b4a      	ldr	r3, [pc, #296]	; (8005040 <enviar_coord_lora+0x1dc>)
 8004f18:	2200      	movs	r2, #0
 8004f1a:	705a      	strb	r2, [r3, #1]

		sprintf(bufferGPS, "GPS %s %s %s %s %s\r\n", horaL, latitudL, latCoorL, longitudL,	longCoorL);
 8004f1c:	4b48      	ldr	r3, [pc, #288]	; (8005040 <enviar_coord_lora+0x1dc>)
 8004f1e:	9302      	str	r3, [sp, #8]
 8004f20:	4b46      	ldr	r3, [pc, #280]	; (800503c <enviar_coord_lora+0x1d8>)
 8004f22:	9301      	str	r3, [sp, #4]
 8004f24:	4b44      	ldr	r3, [pc, #272]	; (8005038 <enviar_coord_lora+0x1d4>)
 8004f26:	9300      	str	r3, [sp, #0]
 8004f28:	4b42      	ldr	r3, [pc, #264]	; (8005034 <enviar_coord_lora+0x1d0>)
 8004f2a:	4a41      	ldr	r2, [pc, #260]	; (8005030 <enviar_coord_lora+0x1cc>)
 8004f2c:	4945      	ldr	r1, [pc, #276]	; (8005044 <enviar_coord_lora+0x1e0>)
 8004f2e:	4846      	ldr	r0, [pc, #280]	; (8005048 <enviar_coord_lora+0x1e4>)
 8004f30:	f000 fec8 	bl	8005cc4 <siprintf>
		len = strlen(bufferGPS);
 8004f34:	4844      	ldr	r0, [pc, #272]	; (8005048 <enviar_coord_lora+0x1e4>)
 8004f36:	f7fb f951 	bl	80001dc <strlen>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	461a      	mov	r2, r3
 8004f3e:	4b43      	ldr	r3, [pc, #268]	; (800504c <enviar_coord_lora+0x1e8>)
 8004f40:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, (uint8_t*) bufferGPS, strlen(bufferGPS),1000);
 8004f42:	4841      	ldr	r0, [pc, #260]	; (8005048 <enviar_coord_lora+0x1e4>)
 8004f44:	f7fb f94a 	bl	80001dc <strlen>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	b29a      	uxth	r2, r3
 8004f4c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004f50:	493d      	ldr	r1, [pc, #244]	; (8005048 <enviar_coord_lora+0x1e4>)
 8004f52:	483f      	ldr	r0, [pc, #252]	; (8005050 <enviar_coord_lora+0x1ec>)
 8004f54:	f7fe fb52 	bl	80035fc <HAL_UART_Transmit>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8004f58:	2200      	movs	r2, #0
 8004f5a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004f5e:	483d      	ldr	r0, [pc, #244]	; (8005054 <enviar_coord_lora+0x1f0>)
 8004f60:	f7fc fef4 	bl	8001d4c <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive(&hspi2, (uint8_t*) bufferGPS,(uint8_t*) bufferReceive, len, 2000);
 8004f64:	4b39      	ldr	r3, [pc, #228]	; (800504c <enviar_coord_lora+0x1e8>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	b29a      	uxth	r2, r3
 8004f6a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8004f6e:	9300      	str	r3, [sp, #0]
 8004f70:	4613      	mov	r3, r2
 8004f72:	4a39      	ldr	r2, [pc, #228]	; (8005058 <enviar_coord_lora+0x1f4>)
 8004f74:	4934      	ldr	r1, [pc, #208]	; (8005048 <enviar_coord_lora+0x1e4>)
 8004f76:	4839      	ldr	r0, [pc, #228]	; (800505c <enviar_coord_lora+0x1f8>)
 8004f78:	f7fd fbb0 	bl	80026dc <HAL_SPI_TransmitReceive>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004f82:	4834      	ldr	r0, [pc, #208]	; (8005054 <enviar_coord_lora+0x1f0>)
 8004f84:	f7fc fee2 	bl	8001d4c <HAL_GPIO_WritePin>

		if(Buffercmp((uint8_t*)OKMsg, (uint8_t*)bufferReceive, 2)) {
 8004f88:	2202      	movs	r2, #2
 8004f8a:	4933      	ldr	r1, [pc, #204]	; (8005058 <enviar_coord_lora+0x1f4>)
 8004f8c:	4834      	ldr	r0, [pc, #208]	; (8005060 <enviar_coord_lora+0x1fc>)
 8004f8e:	f000 fc43 	bl	8005818 <Buffercmp>
 8004f92:	4603      	mov	r3, r0
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d030      	beq.n	8004ffa <enviar_coord_lora+0x196>
//			HAL_UART_Transmit(&huart2, (uint8_t*) bufferReceive, strlen(bufferReceive),1000);
//			HAL_UART_Transmit(&huart2, (uint8_t*) OKMsg, strlen(OKMsg),1000);
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8004f98:	2200      	movs	r2, #0
 8004f9a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004f9e:	482d      	ldr	r0, [pc, #180]	; (8005054 <enviar_coord_lora+0x1f0>)
 8004fa0:	f7fc fed4 	bl	8001d4c <HAL_GPIO_WritePin>
			HAL_SPI_TransmitReceive(&hspi2, (uint8_t*) OKMsg, (uint8_t*) bufferParsing , len, 2000);
 8004fa4:	4b29      	ldr	r3, [pc, #164]	; (800504c <enviar_coord_lora+0x1e8>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	b29a      	uxth	r2, r3
 8004faa:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8004fae:	9300      	str	r3, [sp, #0]
 8004fb0:	4613      	mov	r3, r2
 8004fb2:	4a2c      	ldr	r2, [pc, #176]	; (8005064 <enviar_coord_lora+0x200>)
 8004fb4:	492a      	ldr	r1, [pc, #168]	; (8005060 <enviar_coord_lora+0x1fc>)
 8004fb6:	4829      	ldr	r0, [pc, #164]	; (800505c <enviar_coord_lora+0x1f8>)
 8004fb8:	f7fd fb90 	bl	80026dc <HAL_SPI_TransmitReceive>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004fc2:	4824      	ldr	r0, [pc, #144]	; (8005054 <enviar_coord_lora+0x1f0>)
 8004fc4:	f7fc fec2 	bl	8001d4c <HAL_GPIO_WritePin>

			if(Buffercmp((uint8_t*)bufferGPS, (uint8_t*)bufferParsing, 2)) {
 8004fc8:	2202      	movs	r2, #2
 8004fca:	4926      	ldr	r1, [pc, #152]	; (8005064 <enviar_coord_lora+0x200>)
 8004fcc:	481e      	ldr	r0, [pc, #120]	; (8005048 <enviar_coord_lora+0x1e4>)
 8004fce:	f000 fc23 	bl	8005818 <Buffercmp>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d010      	beq.n	8004ffa <enviar_coord_lora+0x196>
				//empezar timer
			    __TIM3_CLK_ENABLE();
 8004fd8:	2300      	movs	r3, #0
 8004fda:	603b      	str	r3, [r7, #0]
 8004fdc:	4a22      	ldr	r2, [pc, #136]	; (8005068 <enviar_coord_lora+0x204>)
 8004fde:	4b22      	ldr	r3, [pc, #136]	; (8005068 <enviar_coord_lora+0x204>)
 8004fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fe2:	f043 0302 	orr.w	r3, r3, #2
 8004fe6:	6413      	str	r3, [r2, #64]	; 0x40
 8004fe8:	4b1f      	ldr	r3, [pc, #124]	; (8005068 <enviar_coord_lora+0x204>)
 8004fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fec:	f003 0302 	and.w	r3, r3, #2
 8004ff0:	603b      	str	r3, [r7, #0]
 8004ff2:	683b      	ldr	r3, [r7, #0]
			    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004ff4:	201c      	movs	r0, #28
 8004ff6:	f7fc f946 	bl	8001286 <HAL_NVIC_EnableIRQ>
//			HAL_UART_Transmit(&huart2, (uint8_t*) bufferReceive, strlen(bufferReceive),1000);
			//Hacer una cuenta de intentos y cuando llegue al nmero de intentos cambiar a GPRS.
			//Numero de intentos = 4
			//Para cambiar a GPRS, desactivar la SPI, activar I2C (cuando funcione) e inicializar el GPRS.
		}
		Flush_Buffer((uint8_t*)bufferReceive, len);
 8004ffa:	4b14      	ldr	r3, [pc, #80]	; (800504c <enviar_coord_lora+0x1e8>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	b29b      	uxth	r3, r3
 8005000:	4619      	mov	r1, r3
 8005002:	4815      	ldr	r0, [pc, #84]	; (8005058 <enviar_coord_lora+0x1f4>)
 8005004:	f000 fc2a 	bl	800585c <Flush_Buffer>
		Flush_Buffer((uint8_t*)bufferParsing, strlen(bufferParsing));
 8005008:	4816      	ldr	r0, [pc, #88]	; (8005064 <enviar_coord_lora+0x200>)
 800500a:	f7fb f8e7 	bl	80001dc <strlen>
 800500e:	4603      	mov	r3, r0
 8005010:	b29b      	uxth	r3, r3
 8005012:	4619      	mov	r1, r3
 8005014:	4813      	ldr	r0, [pc, #76]	; (8005064 <enviar_coord_lora+0x200>)
 8005016:	f000 fc21 	bl	800585c <Flush_Buffer>

	}
}
 800501a:	bf00      	nop
 800501c:	3708      	adds	r7, #8
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}
 8005022:	bf00      	nop
 8005024:	200002b4 	.word	0x200002b4
 8005028:	200002a0 	.word	0x200002a0
 800502c:	200035f8 	.word	0x200035f8
 8005030:	2001674c 	.word	0x2001674c
 8005034:	2001676c 	.word	0x2001676c
 8005038:	200035d0 	.word	0x200035d0
 800503c:	20016778 	.word	0x20016778
 8005040:	200167a0 	.word	0x200167a0
 8005044:	08007e8c 	.word	0x08007e8c
 8005048:	2000ca6c 	.word	0x2000ca6c
 800504c:	200167d8 	.word	0x200167d8
 8005050:	20016c10 	.word	0x20016c10
 8005054:	40020400 	.word	0x40020400
 8005058:	200166d4 	.word	0x200166d4
 800505c:	2001690c 	.word	0x2001690c
 8005060:	200000a0 	.word	0x200000a0
 8005064:	200167a4 	.word	0x200167a4
 8005068:	40023800 	.word	0x40023800
 800506c:	00000000 	.word	0x00000000

08005070 <formatoLat>:
/**
  * @brief  Se ajusta el formato de latitud
  * @param  h: latitud
  * @retval None
  */
char* formatoLat(char *h) {
 8005070:	b590      	push	{r4, r7, lr}
 8005072:	b095      	sub	sp, #84	; 0x54
 8005074:	af04      	add	r7, sp, #16
 8005076:	6078      	str	r0, [r7, #4]

	double degValue = atof(h)/100;
 8005078:	6878      	ldr	r0, [r7, #4]
 800507a:	f000 ff9f 	bl	8005fbc <atof>
 800507e:	ec51 0b10 	vmov	r0, r1, d0
 8005082:	f04f 0200 	mov.w	r2, #0
 8005086:	4b5a      	ldr	r3, [pc, #360]	; (80051f0 <formatoLat+0x180>)
 8005088:	f7fb fb92 	bl	80007b0 <__aeabi_ddiv>
 800508c:	4603      	mov	r3, r0
 800508e:	460c      	mov	r4, r1
 8005090:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	int grados = degValue;
 8005094:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8005098:	f7fb fcfa 	bl	8000a90 <__aeabi_d2iz>
 800509c:	4603      	mov	r3, r0
 800509e:	637b      	str	r3, [r7, #52]	; 0x34
	double decMinutesSeconds = ((degValue - grados)) / 0.60;
 80050a0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80050a2:	f7fb f9f5 	bl	8000490 <__aeabi_i2d>
 80050a6:	4603      	mov	r3, r0
 80050a8:	460c      	mov	r4, r1
 80050aa:	461a      	mov	r2, r3
 80050ac:	4623      	mov	r3, r4
 80050ae:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80050b2:	f7fb f89f 	bl	80001f4 <__aeabi_dsub>
 80050b6:	4603      	mov	r3, r0
 80050b8:	460c      	mov	r4, r1
 80050ba:	4618      	mov	r0, r3
 80050bc:	4621      	mov	r1, r4
 80050be:	a34a      	add	r3, pc, #296	; (adr r3, 80051e8 <formatoLat+0x178>)
 80050c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050c4:	f7fb fb74 	bl	80007b0 <__aeabi_ddiv>
 80050c8:	4603      	mov	r3, r0
 80050ca:	460c      	mov	r4, r1
 80050cc:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	double minuteValue = decMinutesSeconds * 60;
 80050d0:	f04f 0200 	mov.w	r2, #0
 80050d4:	4b47      	ldr	r3, [pc, #284]	; (80051f4 <formatoLat+0x184>)
 80050d6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80050da:	f7fb fa3f 	bl	800055c <__aeabi_dmul>
 80050de:	4603      	mov	r3, r0
 80050e0:	460c      	mov	r4, r1
 80050e2:	e9c7 3408 	strd	r3, r4, [r7, #32]
	int minutes = (int) minuteValue;
 80050e6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80050ea:	f7fb fcd1 	bl	8000a90 <__aeabi_d2iz>
 80050ee:	4603      	mov	r3, r0
 80050f0:	61fb      	str	r3, [r7, #28]
	double secsValue = (minuteValue - minutes) * 60;
 80050f2:	69f8      	ldr	r0, [r7, #28]
 80050f4:	f7fb f9cc 	bl	8000490 <__aeabi_i2d>
 80050f8:	4603      	mov	r3, r0
 80050fa:	460c      	mov	r4, r1
 80050fc:	461a      	mov	r2, r3
 80050fe:	4623      	mov	r3, r4
 8005100:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005104:	f7fb f876 	bl	80001f4 <__aeabi_dsub>
 8005108:	4603      	mov	r3, r0
 800510a:	460c      	mov	r4, r1
 800510c:	4618      	mov	r0, r3
 800510e:	4621      	mov	r1, r4
 8005110:	f04f 0200 	mov.w	r2, #0
 8005114:	4b37      	ldr	r3, [pc, #220]	; (80051f4 <formatoLat+0x184>)
 8005116:	f7fb fa21 	bl	800055c <__aeabi_dmul>
 800511a:	4603      	mov	r3, r0
 800511c:	460c      	mov	r4, r1
 800511e:	e9c7 3404 	strd	r3, r4, [r7, #16]
	int segundos = secsValue;
 8005122:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005126:	f7fb fcb3 	bl	8000a90 <__aeabi_d2iz>
 800512a:	4603      	mov	r3, r0
 800512c:	60fb      	str	r3, [r7, #12]
	int decSsegundos = (secsValue-segundos) * 10;
 800512e:	68f8      	ldr	r0, [r7, #12]
 8005130:	f7fb f9ae 	bl	8000490 <__aeabi_i2d>
 8005134:	4603      	mov	r3, r0
 8005136:	460c      	mov	r4, r1
 8005138:	461a      	mov	r2, r3
 800513a:	4623      	mov	r3, r4
 800513c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005140:	f7fb f858 	bl	80001f4 <__aeabi_dsub>
 8005144:	4603      	mov	r3, r0
 8005146:	460c      	mov	r4, r1
 8005148:	4618      	mov	r0, r3
 800514a:	4621      	mov	r1, r4
 800514c:	f04f 0200 	mov.w	r2, #0
 8005150:	4b29      	ldr	r3, [pc, #164]	; (80051f8 <formatoLat+0x188>)
 8005152:	f7fb fa03 	bl	800055c <__aeabi_dmul>
 8005156:	4603      	mov	r3, r0
 8005158:	460c      	mov	r4, r1
 800515a:	4618      	mov	r0, r3
 800515c:	4621      	mov	r1, r4
 800515e:	f7fb fc97 	bl	8000a90 <__aeabi_d2iz>
 8005162:	4603      	mov	r3, r0
 8005164:	60bb      	str	r3, [r7, #8]

	if(grados < 10){
 8005166:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005168:	2b09      	cmp	r3, #9
 800516a:	dc05      	bgt.n	8005178 <formatoLat+0x108>
		sprintf(g, "0%d", grados);
 800516c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800516e:	4923      	ldr	r1, [pc, #140]	; (80051fc <formatoLat+0x18c>)
 8005170:	4823      	ldr	r0, [pc, #140]	; (8005200 <formatoLat+0x190>)
 8005172:	f000 fda7 	bl	8005cc4 <siprintf>
 8005176:	e004      	b.n	8005182 <formatoLat+0x112>
	} else {
		sprintf(g, "%d", grados);
 8005178:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800517a:	4922      	ldr	r1, [pc, #136]	; (8005204 <formatoLat+0x194>)
 800517c:	4820      	ldr	r0, [pc, #128]	; (8005200 <formatoLat+0x190>)
 800517e:	f000 fda1 	bl	8005cc4 <siprintf>
	}
	if(minutes < 10){
 8005182:	69fb      	ldr	r3, [r7, #28]
 8005184:	2b09      	cmp	r3, #9
 8005186:	dc05      	bgt.n	8005194 <formatoLat+0x124>
		sprintf(m, "0%d", minutes);
 8005188:	69fa      	ldr	r2, [r7, #28]
 800518a:	491c      	ldr	r1, [pc, #112]	; (80051fc <formatoLat+0x18c>)
 800518c:	481e      	ldr	r0, [pc, #120]	; (8005208 <formatoLat+0x198>)
 800518e:	f000 fd99 	bl	8005cc4 <siprintf>
 8005192:	e004      	b.n	800519e <formatoLat+0x12e>
	} else {
		sprintf(m, "%d", minutes);
 8005194:	69fa      	ldr	r2, [r7, #28]
 8005196:	491b      	ldr	r1, [pc, #108]	; (8005204 <formatoLat+0x194>)
 8005198:	481b      	ldr	r0, [pc, #108]	; (8005208 <formatoLat+0x198>)
 800519a:	f000 fd93 	bl	8005cc4 <siprintf>
	}
	if(segundos < 10){
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2b09      	cmp	r3, #9
 80051a2:	dc05      	bgt.n	80051b0 <formatoLat+0x140>
		sprintf(s, "0%d", segundos);
 80051a4:	68fa      	ldr	r2, [r7, #12]
 80051a6:	4915      	ldr	r1, [pc, #84]	; (80051fc <formatoLat+0x18c>)
 80051a8:	4818      	ldr	r0, [pc, #96]	; (800520c <formatoLat+0x19c>)
 80051aa:	f000 fd8b 	bl	8005cc4 <siprintf>
 80051ae:	e004      	b.n	80051ba <formatoLat+0x14a>
	} else {
		sprintf(s, "%d", segundos);
 80051b0:	68fa      	ldr	r2, [r7, #12]
 80051b2:	4914      	ldr	r1, [pc, #80]	; (8005204 <formatoLat+0x194>)
 80051b4:	4815      	ldr	r0, [pc, #84]	; (800520c <formatoLat+0x19c>)
 80051b6:	f000 fd85 	bl	8005cc4 <siprintf>
	}
	sprintf(sd, "%d", decSsegundos);
 80051ba:	68ba      	ldr	r2, [r7, #8]
 80051bc:	4911      	ldr	r1, [pc, #68]	; (8005204 <formatoLat+0x194>)
 80051be:	4814      	ldr	r0, [pc, #80]	; (8005210 <formatoLat+0x1a0>)
 80051c0:	f000 fd80 	bl	8005cc4 <siprintf>

	sprintf(lati, "%s %s %s.%s%s", g,m,s,sd,'\0');
 80051c4:	2300      	movs	r3, #0
 80051c6:	9302      	str	r3, [sp, #8]
 80051c8:	4b11      	ldr	r3, [pc, #68]	; (8005210 <formatoLat+0x1a0>)
 80051ca:	9301      	str	r3, [sp, #4]
 80051cc:	4b0f      	ldr	r3, [pc, #60]	; (800520c <formatoLat+0x19c>)
 80051ce:	9300      	str	r3, [sp, #0]
 80051d0:	4b0d      	ldr	r3, [pc, #52]	; (8005208 <formatoLat+0x198>)
 80051d2:	4a0b      	ldr	r2, [pc, #44]	; (8005200 <formatoLat+0x190>)
 80051d4:	490f      	ldr	r1, [pc, #60]	; (8005214 <formatoLat+0x1a4>)
 80051d6:	4810      	ldr	r0, [pc, #64]	; (8005218 <formatoLat+0x1a8>)
 80051d8:	f000 fd74 	bl	8005cc4 <siprintf>

	return lati;
 80051dc:	4b0e      	ldr	r3, [pc, #56]	; (8005218 <formatoLat+0x1a8>)
}
 80051de:	4618      	mov	r0, r3
 80051e0:	3744      	adds	r7, #68	; 0x44
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd90      	pop	{r4, r7, pc}
 80051e6:	bf00      	nop
 80051e8:	33333333 	.word	0x33333333
 80051ec:	3fe33333 	.word	0x3fe33333
 80051f0:	40590000 	.word	0x40590000
 80051f4:	404e0000 	.word	0x404e0000
 80051f8:	40240000 	.word	0x40240000
 80051fc:	08007eb4 	.word	0x08007eb4
 8005200:	200035f4 	.word	0x200035f4
 8005204:	08007eb8 	.word	0x08007eb8
 8005208:	200167d0 	.word	0x200167d0
 800520c:	20016798 	.word	0x20016798
 8005210:	20016784 	.word	0x20016784
 8005214:	08007ebc 	.word	0x08007ebc
 8005218:	200035e8 	.word	0x200035e8
 800521c:	00000000 	.word	0x00000000

08005220 <formatoLong>:
/**
  * @brief  Se ajusta el formato de longitud
  * @param  h: longitud
  * @retval None
  */
char* formatoLong(char *h) {
 8005220:	b590      	push	{r4, r7, lr}
 8005222:	b095      	sub	sp, #84	; 0x54
 8005224:	af04      	add	r7, sp, #16
 8005226:	6078      	str	r0, [r7, #4]

	double degValue = atof(h)/100;
 8005228:	6878      	ldr	r0, [r7, #4]
 800522a:	f000 fec7 	bl	8005fbc <atof>
 800522e:	ec51 0b10 	vmov	r0, r1, d0
 8005232:	f04f 0200 	mov.w	r2, #0
 8005236:	4b5a      	ldr	r3, [pc, #360]	; (80053a0 <formatoLong+0x180>)
 8005238:	f7fb faba 	bl	80007b0 <__aeabi_ddiv>
 800523c:	4603      	mov	r3, r0
 800523e:	460c      	mov	r4, r1
 8005240:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	int grados = degValue;
 8005244:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8005248:	f7fb fc22 	bl	8000a90 <__aeabi_d2iz>
 800524c:	4603      	mov	r3, r0
 800524e:	637b      	str	r3, [r7, #52]	; 0x34
	double decMinutesSeconds = ((degValue - grados)) / 0.60;
 8005250:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005252:	f7fb f91d 	bl	8000490 <__aeabi_i2d>
 8005256:	4603      	mov	r3, r0
 8005258:	460c      	mov	r4, r1
 800525a:	461a      	mov	r2, r3
 800525c:	4623      	mov	r3, r4
 800525e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8005262:	f7fa ffc7 	bl	80001f4 <__aeabi_dsub>
 8005266:	4603      	mov	r3, r0
 8005268:	460c      	mov	r4, r1
 800526a:	4618      	mov	r0, r3
 800526c:	4621      	mov	r1, r4
 800526e:	a34a      	add	r3, pc, #296	; (adr r3, 8005398 <formatoLong+0x178>)
 8005270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005274:	f7fb fa9c 	bl	80007b0 <__aeabi_ddiv>
 8005278:	4603      	mov	r3, r0
 800527a:	460c      	mov	r4, r1
 800527c:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	double minuteValue = decMinutesSeconds * 60;
 8005280:	f04f 0200 	mov.w	r2, #0
 8005284:	4b47      	ldr	r3, [pc, #284]	; (80053a4 <formatoLong+0x184>)
 8005286:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800528a:	f7fb f967 	bl	800055c <__aeabi_dmul>
 800528e:	4603      	mov	r3, r0
 8005290:	460c      	mov	r4, r1
 8005292:	e9c7 3408 	strd	r3, r4, [r7, #32]
	int minutes = (int) minuteValue;
 8005296:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800529a:	f7fb fbf9 	bl	8000a90 <__aeabi_d2iz>
 800529e:	4603      	mov	r3, r0
 80052a0:	61fb      	str	r3, [r7, #28]
	double secsValue = (minuteValue - minutes) * 60;
 80052a2:	69f8      	ldr	r0, [r7, #28]
 80052a4:	f7fb f8f4 	bl	8000490 <__aeabi_i2d>
 80052a8:	4603      	mov	r3, r0
 80052aa:	460c      	mov	r4, r1
 80052ac:	461a      	mov	r2, r3
 80052ae:	4623      	mov	r3, r4
 80052b0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80052b4:	f7fa ff9e 	bl	80001f4 <__aeabi_dsub>
 80052b8:	4603      	mov	r3, r0
 80052ba:	460c      	mov	r4, r1
 80052bc:	4618      	mov	r0, r3
 80052be:	4621      	mov	r1, r4
 80052c0:	f04f 0200 	mov.w	r2, #0
 80052c4:	4b37      	ldr	r3, [pc, #220]	; (80053a4 <formatoLong+0x184>)
 80052c6:	f7fb f949 	bl	800055c <__aeabi_dmul>
 80052ca:	4603      	mov	r3, r0
 80052cc:	460c      	mov	r4, r1
 80052ce:	e9c7 3404 	strd	r3, r4, [r7, #16]
	int segundos = secsValue;
 80052d2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80052d6:	f7fb fbdb 	bl	8000a90 <__aeabi_d2iz>
 80052da:	4603      	mov	r3, r0
 80052dc:	60fb      	str	r3, [r7, #12]
	int decSsegundos = (secsValue-segundos) * 10;
 80052de:	68f8      	ldr	r0, [r7, #12]
 80052e0:	f7fb f8d6 	bl	8000490 <__aeabi_i2d>
 80052e4:	4603      	mov	r3, r0
 80052e6:	460c      	mov	r4, r1
 80052e8:	461a      	mov	r2, r3
 80052ea:	4623      	mov	r3, r4
 80052ec:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80052f0:	f7fa ff80 	bl	80001f4 <__aeabi_dsub>
 80052f4:	4603      	mov	r3, r0
 80052f6:	460c      	mov	r4, r1
 80052f8:	4618      	mov	r0, r3
 80052fa:	4621      	mov	r1, r4
 80052fc:	f04f 0200 	mov.w	r2, #0
 8005300:	4b29      	ldr	r3, [pc, #164]	; (80053a8 <formatoLong+0x188>)
 8005302:	f7fb f92b 	bl	800055c <__aeabi_dmul>
 8005306:	4603      	mov	r3, r0
 8005308:	460c      	mov	r4, r1
 800530a:	4618      	mov	r0, r3
 800530c:	4621      	mov	r1, r4
 800530e:	f7fb fbbf 	bl	8000a90 <__aeabi_d2iz>
 8005312:	4603      	mov	r3, r0
 8005314:	60bb      	str	r3, [r7, #8]

	if(grados < 10){
 8005316:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005318:	2b09      	cmp	r3, #9
 800531a:	dc05      	bgt.n	8005328 <formatoLong+0x108>
		sprintf(g, "0%d", grados);
 800531c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800531e:	4923      	ldr	r1, [pc, #140]	; (80053ac <formatoLong+0x18c>)
 8005320:	4823      	ldr	r0, [pc, #140]	; (80053b0 <formatoLong+0x190>)
 8005322:	f000 fccf 	bl	8005cc4 <siprintf>
 8005326:	e004      	b.n	8005332 <formatoLong+0x112>
	} else {
		sprintf(g, "%d", grados);
 8005328:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800532a:	4922      	ldr	r1, [pc, #136]	; (80053b4 <formatoLong+0x194>)
 800532c:	4820      	ldr	r0, [pc, #128]	; (80053b0 <formatoLong+0x190>)
 800532e:	f000 fcc9 	bl	8005cc4 <siprintf>
	}
	if(minutes < 10){
 8005332:	69fb      	ldr	r3, [r7, #28]
 8005334:	2b09      	cmp	r3, #9
 8005336:	dc05      	bgt.n	8005344 <formatoLong+0x124>
		sprintf(m, "0%d", minutes);
 8005338:	69fa      	ldr	r2, [r7, #28]
 800533a:	491c      	ldr	r1, [pc, #112]	; (80053ac <formatoLong+0x18c>)
 800533c:	481e      	ldr	r0, [pc, #120]	; (80053b8 <formatoLong+0x198>)
 800533e:	f000 fcc1 	bl	8005cc4 <siprintf>
 8005342:	e004      	b.n	800534e <formatoLong+0x12e>
	} else {
		sprintf(m, "%d", minutes);
 8005344:	69fa      	ldr	r2, [r7, #28]
 8005346:	491b      	ldr	r1, [pc, #108]	; (80053b4 <formatoLong+0x194>)
 8005348:	481b      	ldr	r0, [pc, #108]	; (80053b8 <formatoLong+0x198>)
 800534a:	f000 fcbb 	bl	8005cc4 <siprintf>
	}
	if(segundos < 10){
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2b09      	cmp	r3, #9
 8005352:	dc05      	bgt.n	8005360 <formatoLong+0x140>
		sprintf(s, "0%d", segundos);
 8005354:	68fa      	ldr	r2, [r7, #12]
 8005356:	4915      	ldr	r1, [pc, #84]	; (80053ac <formatoLong+0x18c>)
 8005358:	4818      	ldr	r0, [pc, #96]	; (80053bc <formatoLong+0x19c>)
 800535a:	f000 fcb3 	bl	8005cc4 <siprintf>
 800535e:	e004      	b.n	800536a <formatoLong+0x14a>
	} else {
		sprintf(s, "%d", segundos);
 8005360:	68fa      	ldr	r2, [r7, #12]
 8005362:	4914      	ldr	r1, [pc, #80]	; (80053b4 <formatoLong+0x194>)
 8005364:	4815      	ldr	r0, [pc, #84]	; (80053bc <formatoLong+0x19c>)
 8005366:	f000 fcad 	bl	8005cc4 <siprintf>
	}
	sprintf(sd, "%d", decSsegundos);
 800536a:	68ba      	ldr	r2, [r7, #8]
 800536c:	4911      	ldr	r1, [pc, #68]	; (80053b4 <formatoLong+0x194>)
 800536e:	4814      	ldr	r0, [pc, #80]	; (80053c0 <formatoLong+0x1a0>)
 8005370:	f000 fca8 	bl	8005cc4 <siprintf>

	sprintf(longi, "%s %s %s.%s%s", g,m,s,sd,'\0');
 8005374:	2300      	movs	r3, #0
 8005376:	9302      	str	r3, [sp, #8]
 8005378:	4b11      	ldr	r3, [pc, #68]	; (80053c0 <formatoLong+0x1a0>)
 800537a:	9301      	str	r3, [sp, #4]
 800537c:	4b0f      	ldr	r3, [pc, #60]	; (80053bc <formatoLong+0x19c>)
 800537e:	9300      	str	r3, [sp, #0]
 8005380:	4b0d      	ldr	r3, [pc, #52]	; (80053b8 <formatoLong+0x198>)
 8005382:	4a0b      	ldr	r2, [pc, #44]	; (80053b0 <formatoLong+0x190>)
 8005384:	490f      	ldr	r1, [pc, #60]	; (80053c4 <formatoLong+0x1a4>)
 8005386:	4810      	ldr	r0, [pc, #64]	; (80053c8 <formatoLong+0x1a8>)
 8005388:	f000 fc9c 	bl	8005cc4 <siprintf>

	return longi;
 800538c:	4b0e      	ldr	r3, [pc, #56]	; (80053c8 <formatoLong+0x1a8>)
}
 800538e:	4618      	mov	r0, r3
 8005390:	3744      	adds	r7, #68	; 0x44
 8005392:	46bd      	mov	sp, r7
 8005394:	bd90      	pop	{r4, r7, pc}
 8005396:	bf00      	nop
 8005398:	33333333 	.word	0x33333333
 800539c:	3fe33333 	.word	0x3fe33333
 80053a0:	40590000 	.word	0x40590000
 80053a4:	404e0000 	.word	0x404e0000
 80053a8:	40240000 	.word	0x40240000
 80053ac:	08007eb4 	.word	0x08007eb4
 80053b0:	200035f4 	.word	0x200035f4
 80053b4:	08007eb8 	.word	0x08007eb8
 80053b8:	200167d0 	.word	0x200167d0
 80053bc:	20016798 	.word	0x20016798
 80053c0:	20016784 	.word	0x20016784
 80053c4:	08007ebc 	.word	0x08007ebc
 80053c8:	200166e8 	.word	0x200166e8

080053cc <formatoHora>:
/**
  * @brief  Se ajusta el formato de hora
  * @param  h: hora
  * @retval None
  */
char* formatoHora(char *h) {
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b082      	sub	sp, #8
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]

	strcpy(time, h);
 80053d4:	6879      	ldr	r1, [r7, #4]
 80053d6:	4833      	ldr	r0, [pc, #204]	; (80054a4 <formatoHora+0xd8>)
 80053d8:	f000 fea8 	bl	800612c <strcpy>
	memset(&hora_array[0], 0, sizeof(hora_array));
 80053dc:	2209      	movs	r2, #9
 80053de:	2100      	movs	r1, #0
 80053e0:	4831      	ldr	r0, [pc, #196]	; (80054a8 <formatoHora+0xdc>)
 80053e2:	f000 fe1f 	bl	8006024 <memset>
	forhora = atoi(h);
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f000 fdeb 	bl	8005fc2 <atoi>
 80053ec:	4602      	mov	r2, r0
 80053ee:	4b2f      	ldr	r3, [pc, #188]	; (80054ac <formatoHora+0xe0>)
 80053f0:	601a      	str	r2, [r3, #0]
	forhora = forhora/10000;
 80053f2:	4b2e      	ldr	r3, [pc, #184]	; (80054ac <formatoHora+0xe0>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a2e      	ldr	r2, [pc, #184]	; (80054b0 <formatoHora+0xe4>)
 80053f8:	fb82 1203 	smull	r1, r2, r2, r3
 80053fc:	1312      	asrs	r2, r2, #12
 80053fe:	17db      	asrs	r3, r3, #31
 8005400:	1ad3      	subs	r3, r2, r3
 8005402:	4a2a      	ldr	r2, [pc, #168]	; (80054ac <formatoHora+0xe0>)
 8005404:	6013      	str	r3, [r2, #0]
	forhora = forhora+2;
 8005406:	4b29      	ldr	r3, [pc, #164]	; (80054ac <formatoHora+0xe0>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	3302      	adds	r3, #2
 800540c:	4a27      	ldr	r2, [pc, #156]	; (80054ac <formatoHora+0xe0>)
 800540e:	6013      	str	r3, [r2, #0]
	if (forhora<10)
 8005410:	4b26      	ldr	r3, [pc, #152]	; (80054ac <formatoHora+0xe0>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	2b09      	cmp	r3, #9
 8005416:	dc07      	bgt.n	8005428 <formatoHora+0x5c>
	{
		sprintf(hora_real, "0%d", forhora);
 8005418:	4b24      	ldr	r3, [pc, #144]	; (80054ac <formatoHora+0xe0>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	461a      	mov	r2, r3
 800541e:	4925      	ldr	r1, [pc, #148]	; (80054b4 <formatoHora+0xe8>)
 8005420:	4825      	ldr	r0, [pc, #148]	; (80054b8 <formatoHora+0xec>)
 8005422:	f000 fc4f 	bl	8005cc4 <siprintf>
 8005426:	e017      	b.n	8005458 <formatoHora+0x8c>
	} else if (forhora<24)
 8005428:	4b20      	ldr	r3, [pc, #128]	; (80054ac <formatoHora+0xe0>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	2b17      	cmp	r3, #23
 800542e:	dc07      	bgt.n	8005440 <formatoHora+0x74>
	{
		sprintf(hora_real, "%d", forhora);
 8005430:	4b1e      	ldr	r3, [pc, #120]	; (80054ac <formatoHora+0xe0>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	461a      	mov	r2, r3
 8005436:	4921      	ldr	r1, [pc, #132]	; (80054bc <formatoHora+0xf0>)
 8005438:	481f      	ldr	r0, [pc, #124]	; (80054b8 <formatoHora+0xec>)
 800543a:	f000 fc43 	bl	8005cc4 <siprintf>
 800543e:	e00b      	b.n	8005458 <formatoHora+0x8c>
	} else {
		forhora = forhora-24;
 8005440:	4b1a      	ldr	r3, [pc, #104]	; (80054ac <formatoHora+0xe0>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	3b18      	subs	r3, #24
 8005446:	4a19      	ldr	r2, [pc, #100]	; (80054ac <formatoHora+0xe0>)
 8005448:	6013      	str	r3, [r2, #0]
		sprintf(hora_real, "0%d", forhora);
 800544a:	4b18      	ldr	r3, [pc, #96]	; (80054ac <formatoHora+0xe0>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	461a      	mov	r2, r3
 8005450:	4918      	ldr	r1, [pc, #96]	; (80054b4 <formatoHora+0xe8>)
 8005452:	4819      	ldr	r0, [pc, #100]	; (80054b8 <formatoHora+0xec>)
 8005454:	f000 fc36 	bl	8005cc4 <siprintf>
	}

	hora_array[0] = hora_real[0];
 8005458:	4b17      	ldr	r3, [pc, #92]	; (80054b8 <formatoHora+0xec>)
 800545a:	781a      	ldrb	r2, [r3, #0]
 800545c:	4b12      	ldr	r3, [pc, #72]	; (80054a8 <formatoHora+0xdc>)
 800545e:	701a      	strb	r2, [r3, #0]
	hora_array[1] = hora_real[1];
 8005460:	4b15      	ldr	r3, [pc, #84]	; (80054b8 <formatoHora+0xec>)
 8005462:	785a      	ldrb	r2, [r3, #1]
 8005464:	4b10      	ldr	r3, [pc, #64]	; (80054a8 <formatoHora+0xdc>)
 8005466:	705a      	strb	r2, [r3, #1]
	hora_array[2] = ':';
 8005468:	4b0f      	ldr	r3, [pc, #60]	; (80054a8 <formatoHora+0xdc>)
 800546a:	223a      	movs	r2, #58	; 0x3a
 800546c:	709a      	strb	r2, [r3, #2]
	hora_array[3] = time[2];
 800546e:	4b0d      	ldr	r3, [pc, #52]	; (80054a4 <formatoHora+0xd8>)
 8005470:	789a      	ldrb	r2, [r3, #2]
 8005472:	4b0d      	ldr	r3, [pc, #52]	; (80054a8 <formatoHora+0xdc>)
 8005474:	70da      	strb	r2, [r3, #3]
	hora_array[4] = time[3];
 8005476:	4b0b      	ldr	r3, [pc, #44]	; (80054a4 <formatoHora+0xd8>)
 8005478:	78da      	ldrb	r2, [r3, #3]
 800547a:	4b0b      	ldr	r3, [pc, #44]	; (80054a8 <formatoHora+0xdc>)
 800547c:	711a      	strb	r2, [r3, #4]
	hora_array[5] = ':';
 800547e:	4b0a      	ldr	r3, [pc, #40]	; (80054a8 <formatoHora+0xdc>)
 8005480:	223a      	movs	r2, #58	; 0x3a
 8005482:	715a      	strb	r2, [r3, #5]
	hora_array[6] = time[4];
 8005484:	4b07      	ldr	r3, [pc, #28]	; (80054a4 <formatoHora+0xd8>)
 8005486:	791a      	ldrb	r2, [r3, #4]
 8005488:	4b07      	ldr	r3, [pc, #28]	; (80054a8 <formatoHora+0xdc>)
 800548a:	719a      	strb	r2, [r3, #6]
	hora_array[7] = time[5];
 800548c:	4b05      	ldr	r3, [pc, #20]	; (80054a4 <formatoHora+0xd8>)
 800548e:	795a      	ldrb	r2, [r3, #5]
 8005490:	4b05      	ldr	r3, [pc, #20]	; (80054a8 <formatoHora+0xdc>)
 8005492:	71da      	strb	r2, [r3, #7]
	hora_array[8] = '\0';
 8005494:	4b04      	ldr	r3, [pc, #16]	; (80054a8 <formatoHora+0xdc>)
 8005496:	2200      	movs	r2, #0
 8005498:	721a      	strb	r2, [r3, #8]
	return hora_array;
 800549a:	4b03      	ldr	r3, [pc, #12]	; (80054a8 <formatoHora+0xdc>)
}
 800549c:	4618      	mov	r0, r3
 800549e:	3708      	adds	r7, #8
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd80      	pop	{r7, pc}
 80054a4:	200002b8 	.word	0x200002b8
 80054a8:	200002c4 	.word	0x200002c4
 80054ac:	20016788 	.word	0x20016788
 80054b0:	68db8bad 	.word	0x68db8bad
 80054b4:	08007eb4 	.word	0x08007eb4
 80054b8:	20016758 	.word	0x20016758
 80054bc:	08007eb8 	.word	0x08007eb8

080054c0 <formatoFecha>:
/**
  * @brief  Se ajusta el formato de hora y de fecha
  * @param  h: hora, f: fecha
  * @retval None
  */
char* formatoFecha(char *f) {
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b082      	sub	sp, #8
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]

	strcpy(data, f);
 80054c8:	6879      	ldr	r1, [r7, #4]
 80054ca:	4813      	ldr	r0, [pc, #76]	; (8005518 <formatoFecha+0x58>)
 80054cc:	f000 fe2e 	bl	800612c <strcpy>
	fecha_array[0] = data[0];
 80054d0:	4b11      	ldr	r3, [pc, #68]	; (8005518 <formatoFecha+0x58>)
 80054d2:	781a      	ldrb	r2, [r3, #0]
 80054d4:	4b11      	ldr	r3, [pc, #68]	; (800551c <formatoFecha+0x5c>)
 80054d6:	701a      	strb	r2, [r3, #0]
	fecha_array[1] = data[1];
 80054d8:	4b0f      	ldr	r3, [pc, #60]	; (8005518 <formatoFecha+0x58>)
 80054da:	785a      	ldrb	r2, [r3, #1]
 80054dc:	4b0f      	ldr	r3, [pc, #60]	; (800551c <formatoFecha+0x5c>)
 80054de:	705a      	strb	r2, [r3, #1]
	fecha_array[2] = '/';
 80054e0:	4b0e      	ldr	r3, [pc, #56]	; (800551c <formatoFecha+0x5c>)
 80054e2:	222f      	movs	r2, #47	; 0x2f
 80054e4:	709a      	strb	r2, [r3, #2]
	fecha_array[3] = data[2];
 80054e6:	4b0c      	ldr	r3, [pc, #48]	; (8005518 <formatoFecha+0x58>)
 80054e8:	789a      	ldrb	r2, [r3, #2]
 80054ea:	4b0c      	ldr	r3, [pc, #48]	; (800551c <formatoFecha+0x5c>)
 80054ec:	70da      	strb	r2, [r3, #3]
	fecha_array[4] = data[3];
 80054ee:	4b0a      	ldr	r3, [pc, #40]	; (8005518 <formatoFecha+0x58>)
 80054f0:	78da      	ldrb	r2, [r3, #3]
 80054f2:	4b0a      	ldr	r3, [pc, #40]	; (800551c <formatoFecha+0x5c>)
 80054f4:	711a      	strb	r2, [r3, #4]
	fecha_array[5] = '/';
 80054f6:	4b09      	ldr	r3, [pc, #36]	; (800551c <formatoFecha+0x5c>)
 80054f8:	222f      	movs	r2, #47	; 0x2f
 80054fa:	715a      	strb	r2, [r3, #5]
	fecha_array[6] = data[4];
 80054fc:	4b06      	ldr	r3, [pc, #24]	; (8005518 <formatoFecha+0x58>)
 80054fe:	791a      	ldrb	r2, [r3, #4]
 8005500:	4b06      	ldr	r3, [pc, #24]	; (800551c <formatoFecha+0x5c>)
 8005502:	719a      	strb	r2, [r3, #6]
	fecha_array[7] = data[5];
 8005504:	4b04      	ldr	r3, [pc, #16]	; (8005518 <formatoFecha+0x58>)
 8005506:	795a      	ldrb	r2, [r3, #5]
 8005508:	4b04      	ldr	r3, [pc, #16]	; (800551c <formatoFecha+0x5c>)
 800550a:	71da      	strb	r2, [r3, #7]
	return fecha_array;
 800550c:	4b03      	ldr	r3, [pc, #12]	; (800551c <formatoFecha+0x5c>)
}
 800550e:	4618      	mov	r0, r3
 8005510:	3708      	adds	r7, #8
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}
 8005516:	bf00      	nop
 8005518:	200002d0 	.word	0x200002d0
 800551c:	200002d8 	.word	0x200002d8

08005520 <main>:
/*
 * @brief  Main program
 * @param  None
 * @retval None
 */
int main(void) {
 8005520:	b580      	push	{r7, lr}
 8005522:	b084      	sub	sp, #16
 8005524:	af02      	add	r7, sp, #8

 	HAL_Init();
 8005526:	f7fb fafb 	bl	8000b20 <HAL_Init>
	SystemClock_Config();
 800552a:	f000 f87f 	bl	800562c <SystemClock_Config>

//	delay_Init();
	TIM2_Config();
 800552e:	f000 fa83 	bl	8005a38 <TIM2_Config>
	TIM2_Init();
 8005532:	f000 fac9 	bl	8005ac8 <TIM2_Init>

	LCD_Config();
 8005536:	f7ff f851 	bl	80045dc <LCD_Config>
	LCD_Init();
 800553a:	f7ff f9a9 	bl	8004890 <LCD_Init>
	LCD_Command(LCD_CLEAR_DISPLAY);
 800553e:	2001      	movs	r0, #1
 8005540:	f7ff f95c 	bl	80047fc <LCD_Command>

//	ADC_Config();
	DMA_Config();
 8005544:	f7fe ff50 	bl	80043e8 <DMA_Config>
//	ADC_Init();
	DMA_Init();
 8005548:	f7fe ff96 	bl	8004478 <DMA_Init>
	crear_matrices();
 800554c:	f7fe ffae 	bl	80044ac <crear_matrices>

	UART_Config();
 8005550:	f000 fbce 	bl	8005cf0 <UART_Config>
	UART6_Init();
 8005554:	f000 fcbe 	bl	8005ed4 <UART6_Init>
	UART2_Init();
 8005558:	f000 fc90 	bl	8005e7c <UART2_Init>

	SPI_Config();
 800555c:	f000 f8d4 	bl	8005708 <SPI_Config>
	SPI_Init();
 8005560:	f000 f928 	bl	80057b4 <SPI_Init>

	char *msg = "\n\rEsto se imprime por TeraTerm!\n\r";
 8005564:	4b2a      	ldr	r3, [pc, #168]	; (8005610 <main+0xf0>)
 8005566:	607b      	str	r3, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 0xFFFF);
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	f7fa fe37 	bl	80001dc <strlen>
 800556e:	4603      	mov	r3, r0
 8005570:	b29a      	uxth	r2, r3
 8005572:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005576:	6879      	ldr	r1, [r7, #4]
 8005578:	4826      	ldr	r0, [pc, #152]	; (8005614 <main+0xf4>)
 800557a:	f7fe f83f 	bl	80035fc <HAL_UART_Transmit>

	inicializar_gps();
 800557e:	f7ff f9ed 	bl	800495c <inicializar_gps>
	while (1) {

//		valorTension();
//		visualizar_coordenadas();

		if(ready == 0){
 8005582:	4b25      	ldr	r3, [pc, #148]	; (8005618 <main+0xf8>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d1fb      	bne.n	8005582 <main+0x62>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800558a:	2200      	movs	r2, #0
 800558c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005590:	4822      	ldr	r0, [pc, #136]	; (800561c <main+0xfc>)
 8005592:	f7fc fbdb 	bl	8001d4c <HAL_GPIO_WritePin>
			HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)ReadyMsg, (uint8_t *)ReadyBuf, 7, 5000);
 8005596:	f241 3388 	movw	r3, #5000	; 0x1388
 800559a:	9300      	str	r3, [sp, #0]
 800559c:	2307      	movs	r3, #7
 800559e:	4a20      	ldr	r2, [pc, #128]	; (8005620 <main+0x100>)
 80055a0:	4920      	ldr	r1, [pc, #128]	; (8005624 <main+0x104>)
 80055a2:	4821      	ldr	r0, [pc, #132]	; (8005628 <main+0x108>)
 80055a4:	f7fd f89a 	bl	80026dc <HAL_SPI_TransmitReceive>
			while (HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY) {
 80055a8:	bf00      	nop
 80055aa:	481f      	ldr	r0, [pc, #124]	; (8005628 <main+0x108>)
 80055ac:	f7fd fb8a 	bl	8002cc4 <HAL_SPI_GetState>
 80055b0:	4603      	mov	r3, r0
 80055b2:	2b01      	cmp	r3, #1
 80055b4:	d1f9      	bne.n	80055aa <main+0x8a>
			}
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 80055b6:	2201      	movs	r2, #1
 80055b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80055bc:	4817      	ldr	r0, [pc, #92]	; (800561c <main+0xfc>)
 80055be:	f7fc fbc5 	bl	8001d4c <HAL_GPIO_WritePin>
			if(Buffercmp((uint8_t*)ReadyMsg, (uint8_t*)ReadyBuf, BUFFERSIZE))
 80055c2:	2206      	movs	r2, #6
 80055c4:	4916      	ldr	r1, [pc, #88]	; (8005620 <main+0x100>)
 80055c6:	4817      	ldr	r0, [pc, #92]	; (8005624 <main+0x104>)
 80055c8:	f000 f926 	bl	8005818 <Buffercmp>
 80055cc:	4603      	mov	r3, r0
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d00e      	beq.n	80055f0 <main+0xd0>
			{
				HAL_UART_Transmit(&huart2, (uint8_t*) ReadyBuf, strlen(ReadyBuf), 1000);
 80055d2:	4813      	ldr	r0, [pc, #76]	; (8005620 <main+0x100>)
 80055d4:	f7fa fe02 	bl	80001dc <strlen>
 80055d8:	4603      	mov	r3, r0
 80055da:	b29a      	uxth	r2, r3
 80055dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80055e0:	490f      	ldr	r1, [pc, #60]	; (8005620 <main+0x100>)
 80055e2:	480c      	ldr	r0, [pc, #48]	; (8005614 <main+0xf4>)
 80055e4:	f7fe f80a 	bl	80035fc <HAL_UART_Transmit>
				ready = 1;
 80055e8:	4b0b      	ldr	r3, [pc, #44]	; (8005618 <main+0xf8>)
 80055ea:	2201      	movs	r2, #1
 80055ec:	601a      	str	r2, [r3, #0]
 80055ee:	e00a      	b.n	8005606 <main+0xe6>
			} else {
				HAL_UART_Transmit(&huart2, (uint8_t*) ReadyBuf, strlen(ReadyBuf), 1000);
 80055f0:	480b      	ldr	r0, [pc, #44]	; (8005620 <main+0x100>)
 80055f2:	f7fa fdf3 	bl	80001dc <strlen>
 80055f6:	4603      	mov	r3, r0
 80055f8:	b29a      	uxth	r2, r3
 80055fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80055fe:	4908      	ldr	r1, [pc, #32]	; (8005620 <main+0x100>)
 8005600:	4804      	ldr	r0, [pc, #16]	; (8005614 <main+0xf4>)
 8005602:	f7fd fffb 	bl	80035fc <HAL_UART_Transmit>
			}
			Flush_Buffer((uint8_t*)ReadyBuf, BUFFERSIZE);
 8005606:	2106      	movs	r1, #6
 8005608:	4805      	ldr	r0, [pc, #20]	; (8005620 <main+0x100>)
 800560a:	f000 f927 	bl	800585c <Flush_Buffer>
		if(ready == 0){
 800560e:	e7b8      	b.n	8005582 <main+0x62>
 8005610:	08007ed0 	.word	0x08007ed0
 8005614:	20016c10 	.word	0x20016c10
 8005618:	200002b4 	.word	0x200002b4
 800561c:	40020400 	.word	0x40020400
 8005620:	20016834 	.word	0x20016834
 8005624:	20000098 	.word	0x20000098
 8005628:	2001690c 	.word	0x2001690c

0800562c <SystemClock_Config>:
 *            Main regulator output voltage  = Scale2 mode
 *            Flash Latency(WS)              = 2
 * @param  None
 * @retval None
 */
void SystemClock_Config(void) {
 800562c:	b580      	push	{r7, lr}
 800562e:	b094      	sub	sp, #80	; 0x50
 8005630:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_OscInitTypeDef RCC_OscInitStruct;

	/* Enable Power Control clock */
	__HAL_RCC_PWR_CLK_ENABLE();
 8005632:	2300      	movs	r3, #0
 8005634:	60bb      	str	r3, [r7, #8]
 8005636:	4a29      	ldr	r2, [pc, #164]	; (80056dc <SystemClock_Config+0xb0>)
 8005638:	4b28      	ldr	r3, [pc, #160]	; (80056dc <SystemClock_Config+0xb0>)
 800563a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800563c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005640:	6413      	str	r3, [r2, #64]	; 0x40
 8005642:	4b26      	ldr	r3, [pc, #152]	; (80056dc <SystemClock_Config+0xb0>)
 8005644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005646:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800564a:	60bb      	str	r3, [r7, #8]
 800564c:	68bb      	ldr	r3, [r7, #8]

	/* The voltage scaling allows optimizing the power consumption when the device is
	 clocked below the maximum system frequency, to update the voltage scaling value
	 regarding system frequency refer to product datasheet.  */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800564e:	2300      	movs	r3, #0
 8005650:	607b      	str	r3, [r7, #4]
 8005652:	4a23      	ldr	r2, [pc, #140]	; (80056e0 <SystemClock_Config+0xb4>)
 8005654:	4b22      	ldr	r3, [pc, #136]	; (80056e0 <SystemClock_Config+0xb4>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800565c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005660:	6013      	str	r3, [r2, #0]
 8005662:	4b1f      	ldr	r3, [pc, #124]	; (80056e0 <SystemClock_Config+0xb4>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800566a:	607b      	str	r3, [r7, #4]
 800566c:	687b      	ldr	r3, [r7, #4]

	/* Enable HSI Oscillator and activate PLL with HSI as source */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800566e:	2302      	movs	r3, #2
 8005670:	60fb      	str	r3, [r7, #12]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005672:	2301      	movs	r3, #1
 8005674:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSICalibrationValue = 0x10;
 8005676:	2310      	movs	r3, #16
 8005678:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800567a:	2302      	movs	r3, #2
 800567c:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800567e:	2300      	movs	r3, #0
 8005680:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLM = 16;
 8005682:	2310      	movs	r3, #16
 8005684:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLN = 336;
 8005686:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800568a:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800568c:	2304      	movs	r3, #4
 800568e:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8005690:	2307      	movs	r3, #7
 8005692:	63bb      	str	r3, [r7, #56]	; 0x38
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8005694:	f107 030c 	add.w	r3, r7, #12
 8005698:	4618      	mov	r0, r3
 800569a:	f7fc fb71 	bl	8001d80 <HAL_RCC_OscConfig>
 800569e:	4603      	mov	r3, r0
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d001      	beq.n	80056a8 <SystemClock_Config+0x7c>
		Error_Handler();
 80056a4:	f000 f81e 	bl	80056e4 <Error_Handler>
	}

	/* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
	 clocks dividers */
	RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK
 80056a8:	230f      	movs	r3, #15
 80056aa:	63fb      	str	r3, [r7, #60]	; 0x3c
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80056ac:	2302      	movs	r3, #2
 80056ae:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80056b0:	2300      	movs	r3, #0
 80056b2:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80056b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80056b8:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80056ba:	2300      	movs	r3, #0
 80056bc:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80056be:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80056c2:	2102      	movs	r1, #2
 80056c4:	4618      	mov	r0, r3
 80056c6:	f7fc fdb5 	bl	8002234 <HAL_RCC_ClockConfig>
 80056ca:	4603      	mov	r3, r0
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d001      	beq.n	80056d4 <SystemClock_Config+0xa8>
		Error_Handler();
 80056d0:	f000 f808 	bl	80056e4 <Error_Handler>
	}
}
 80056d4:	bf00      	nop
 80056d6:	3750      	adds	r7, #80	; 0x50
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}
 80056dc:	40023800 	.word	0x40023800
 80056e0:	40007000 	.word	0x40007000

080056e4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @param  None
 * @retval None
 */
void Error_Handler(void) {
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b082      	sub	sp, #8
 80056e8:	af00      	add	r7, sp, #0
	while (1) {
		char * linea = "Error!";
 80056ea:	4b05      	ldr	r3, [pc, #20]	; (8005700 <Error_Handler+0x1c>)
 80056ec:	607b      	str	r3, [r7, #4]
		HAL_UART_Transmit(&huart2, (uint8_t*)linea, sizeof(linea), 1000);
 80056ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80056f2:	2204      	movs	r2, #4
 80056f4:	6879      	ldr	r1, [r7, #4]
 80056f6:	4803      	ldr	r0, [pc, #12]	; (8005704 <Error_Handler+0x20>)
 80056f8:	f7fd ff80 	bl	80035fc <HAL_UART_Transmit>
	while (1) {
 80056fc:	e7f5      	b.n	80056ea <Error_Handler+0x6>
 80056fe:	bf00      	nop
 8005700:	08007ef4 	.word	0x08007ef4
 8005704:	20016c10 	.word	0x20016c10

08005708 <SPI_Config>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_tx;
DMA_HandleTypeDef hdma_rx;

void SPI_Config()
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b088      	sub	sp, #32
 800570c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	__SPI2_CLK_ENABLE();
 800570e:	2300      	movs	r3, #0
 8005710:	60bb      	str	r3, [r7, #8]
 8005712:	4a26      	ldr	r2, [pc, #152]	; (80057ac <SPI_Config+0xa4>)
 8005714:	4b25      	ldr	r3, [pc, #148]	; (80057ac <SPI_Config+0xa4>)
 8005716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005718:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800571c:	6413      	str	r3, [r2, #64]	; 0x40
 800571e:	4b23      	ldr	r3, [pc, #140]	; (80057ac <SPI_Config+0xa4>)
 8005720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005722:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005726:	60bb      	str	r3, [r7, #8]
 8005728:	68bb      	ldr	r3, [r7, #8]
	__GPIOB_CLK_ENABLE();
 800572a:	2300      	movs	r3, #0
 800572c:	607b      	str	r3, [r7, #4]
 800572e:	4a1f      	ldr	r2, [pc, #124]	; (80057ac <SPI_Config+0xa4>)
 8005730:	4b1e      	ldr	r3, [pc, #120]	; (80057ac <SPI_Config+0xa4>)
 8005732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005734:	f043 0302 	orr.w	r3, r3, #2
 8005738:	6313      	str	r3, [r2, #48]	; 0x30
 800573a:	4b1c      	ldr	r3, [pc, #112]	; (80057ac <SPI_Config+0xa4>)
 800573c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800573e:	f003 0302 	and.w	r3, r3, #2
 8005742:	607b      	str	r3, [r7, #4]
 8005744:	687b      	ldr	r3, [r7, #4]
	 PB14     ------> SPI2_MISO
	 PB13     ------> SPI2_SCK
	 PB12     ------> SPI2_NSS
	 */

	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8005746:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800574a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800574c:	2302      	movs	r3, #2
 800574e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;	//GPIO_NOPULL
 8005750:	2302      	movs	r3, #2
 8005752:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8005754:	2303      	movs	r3, #3
 8005756:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005758:	2305      	movs	r3, #5
 800575a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800575c:	f107 030c 	add.w	r3, r7, #12
 8005760:	4619      	mov	r1, r3
 8005762:	4813      	ldr	r0, [pc, #76]	; (80057b0 <SPI_Config+0xa8>)
 8005764:	f7fc f970 	bl	8001a48 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_14;
 8005768:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800576c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800576e:	2305      	movs	r3, #5
 8005770:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005772:	f107 030c 	add.w	r3, r7, #12
 8005776:	4619      	mov	r1, r3
 8005778:	480d      	ldr	r0, [pc, #52]	; (80057b0 <SPI_Config+0xa8>)
 800577a:	f7fc f965 	bl	8001a48 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_15;
 800577e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005782:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005784:	2305      	movs	r3, #5
 8005786:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005788:	f107 030c 	add.w	r3, r7, #12
 800578c:	4619      	mov	r1, r3
 800578e:	4808      	ldr	r0, [pc, #32]	; (80057b0 <SPI_Config+0xa8>)
 8005790:	f7fc f95a 	bl	8001a48 <HAL_GPIO_Init>
//	GPIO_InitStruct.Pin  = GPIO_PIN_12;
//	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
//	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

	/* Peripheral interrupt init*/
	HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8005794:	2200      	movs	r2, #0
 8005796:	2100      	movs	r1, #0
 8005798:	2024      	movs	r0, #36	; 0x24
 800579a:	f7fb fd58 	bl	800124e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800579e:	2024      	movs	r0, #36	; 0x24
 80057a0:	f7fb fd71 	bl	8001286 <HAL_NVIC_EnableIRQ>
//    /* NVIC configuration for DMA transfer complete interrupt (SPI1_RX) */
//    HAL_NVIC_SetPriority(SPIx_DMA_RX_IRQn, 1, 0);
//    HAL_NVIC_EnableIRQ(SPIx_DMA_RX_IRQn);


}
 80057a4:	bf00      	nop
 80057a6:	3720      	adds	r7, #32
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bd80      	pop	{r7, pc}
 80057ac:	40023800 	.word	0x40023800
 80057b0:	40020400 	.word	0x40020400

080057b4 <SPI_Init>:


void SPI_Init(void)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	af00      	add	r7, sp, #0
  hspi2.Instance = SPI2;
 80057b8:	4b15      	ldr	r3, [pc, #84]	; (8005810 <SPI_Init+0x5c>)
 80057ba:	4a16      	ldr	r2, [pc, #88]	; (8005814 <SPI_Init+0x60>)
 80057bc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80057be:	4b14      	ldr	r3, [pc, #80]	; (8005810 <SPI_Init+0x5c>)
 80057c0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80057c4:	605a      	str	r2, [r3, #4]

  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80057c6:	4b12      	ldr	r3, [pc, #72]	; (8005810 <SPI_Init+0x5c>)
 80057c8:	2238      	movs	r2, #56	; 0x38
 80057ca:	61da      	str	r2, [r3, #28]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80057cc:	4b10      	ldr	r3, [pc, #64]	; (8005810 <SPI_Init+0x5c>)
 80057ce:	2200      	movs	r2, #0
 80057d0:	609a      	str	r2, [r3, #8]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80057d2:	4b0f      	ldr	r3, [pc, #60]	; (8005810 <SPI_Init+0x5c>)
 80057d4:	2200      	movs	r2, #0
 80057d6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80057d8:	4b0d      	ldr	r3, [pc, #52]	; (8005810 <SPI_Init+0x5c>)
 80057da:	2200      	movs	r2, #0
 80057dc:	615a      	str	r2, [r3, #20]
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80057de:	4b0c      	ldr	r3, [pc, #48]	; (8005810 <SPI_Init+0x5c>)
 80057e0:	2200      	movs	r2, #0
 80057e2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80057e4:	4b0a      	ldr	r3, [pc, #40]	; (8005810 <SPI_Init+0x5c>)
 80057e6:	2207      	movs	r2, #7
 80057e8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80057ea:	4b09      	ldr	r3, [pc, #36]	; (8005810 <SPI_Init+0x5c>)
 80057ec:	2200      	movs	r2, #0
 80057ee:	60da      	str	r2, [r3, #12]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80057f0:	4b07      	ldr	r3, [pc, #28]	; (8005810 <SPI_Init+0x5c>)
 80057f2:	2200      	movs	r2, #0
 80057f4:	621a      	str	r2, [r3, #32]
  hspi2.Init.NSS = SPI_NSS_SOFT; //SPI_NSS_HARD_OUTPUT
 80057f6:	4b06      	ldr	r3, [pc, #24]	; (8005810 <SPI_Init+0x5c>)
 80057f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80057fc:	619a      	str	r2, [r3, #24]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLED;
 80057fe:	4b04      	ldr	r3, [pc, #16]	; (8005810 <SPI_Init+0x5c>)
 8005800:	2200      	movs	r2, #0
 8005802:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_SPI_Init(&hspi2);
 8005804:	4802      	ldr	r0, [pc, #8]	; (8005810 <SPI_Init+0x5c>)
 8005806:	f7fc fef5 	bl	80025f4 <HAL_SPI_Init>
}
 800580a:	bf00      	nop
 800580c:	bd80      	pop	{r7, pc}
 800580e:	bf00      	nop
 8005810:	2001690c 	.word	0x2001690c
 8005814:	40003800 	.word	0x40003800

08005818 <Buffercmp>:
  * @param  BufferLength: buffer's length
  * @retval 0  : pBuffer1 identical to pBuffer2
  *         >0 : pBuffer1 differs from pBuffer2
  */
uint16_t Buffercmp(uint8_t *pBuffer1, uint8_t *pBuffer2, uint16_t BufferLength)
{
 8005818:	b480      	push	{r7}
 800581a:	b085      	sub	sp, #20
 800581c:	af00      	add	r7, sp, #0
 800581e:	60f8      	str	r0, [r7, #12]
 8005820:	60b9      	str	r1, [r7, #8]
 8005822:	4613      	mov	r3, r2
 8005824:	80fb      	strh	r3, [r7, #6]
  while (BufferLength--)
 8005826:	e00d      	b.n	8005844 <Buffercmp+0x2c>
  {
    if ((*pBuffer1) != *pBuffer2)
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	781a      	ldrb	r2, [r3, #0]
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	781b      	ldrb	r3, [r3, #0]
 8005830:	429a      	cmp	r2, r3
 8005832:	d001      	beq.n	8005838 <Buffercmp+0x20>
    {
      return BufferLength;
 8005834:	88fb      	ldrh	r3, [r7, #6]
 8005836:	e00b      	b.n	8005850 <Buffercmp+0x38>
    }
    pBuffer1++;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	3301      	adds	r3, #1
 800583c:	60fb      	str	r3, [r7, #12]
    pBuffer2++;
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	3301      	adds	r3, #1
 8005842:	60bb      	str	r3, [r7, #8]
  while (BufferLength--)
 8005844:	88fb      	ldrh	r3, [r7, #6]
 8005846:	1e5a      	subs	r2, r3, #1
 8005848:	80fa      	strh	r2, [r7, #6]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d1ec      	bne.n	8005828 <Buffercmp+0x10>
  }

  return 0;
 800584e:	2300      	movs	r3, #0
}
 8005850:	4618      	mov	r0, r3
 8005852:	3714      	adds	r7, #20
 8005854:	46bd      	mov	sp, r7
 8005856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585a:	4770      	bx	lr

0800585c <Flush_Buffer>:
  * @param  pBuffer: buffers to be flushed.
  * @param  BufferLength: buffer's length
  * @retval None
  */
void Flush_Buffer(uint8_t* pBuffer, uint16_t BufferLength)
{
 800585c:	b480      	push	{r7}
 800585e:	b083      	sub	sp, #12
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
 8005864:	460b      	mov	r3, r1
 8005866:	807b      	strh	r3, [r7, #2]
  while (BufferLength--)
 8005868:	e005      	b.n	8005876 <Flush_Buffer+0x1a>
  {
    *pBuffer = 0;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2200      	movs	r2, #0
 800586e:	701a      	strb	r2, [r3, #0]

    pBuffer++;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	3301      	adds	r3, #1
 8005874:	607b      	str	r3, [r7, #4]
  while (BufferLength--)
 8005876:	887b      	ldrh	r3, [r7, #2]
 8005878:	1e5a      	subs	r2, r3, #1
 800587a:	807a      	strh	r2, [r7, #2]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d1f4      	bne.n	800586a <Flush_Buffer+0xe>
  }
}
 8005880:	bf00      	nop
 8005882:	370c      	adds	r7, #12
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr

0800588c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800588c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80058c4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005890:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005892:	e003      	b.n	800589c <LoopCopyDataInit>

08005894 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005894:	4b0c      	ldr	r3, [pc, #48]	; (80058c8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005896:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005898:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800589a:	3104      	adds	r1, #4

0800589c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800589c:	480b      	ldr	r0, [pc, #44]	; (80058cc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800589e:	4b0c      	ldr	r3, [pc, #48]	; (80058d0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80058a0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80058a2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80058a4:	d3f6      	bcc.n	8005894 <CopyDataInit>
  ldr  r2, =_sbss
 80058a6:	4a0b      	ldr	r2, [pc, #44]	; (80058d4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80058a8:	e002      	b.n	80058b0 <LoopFillZerobss>

080058aa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80058aa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80058ac:	f842 3b04 	str.w	r3, [r2], #4

080058b0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80058b0:	4b09      	ldr	r3, [pc, #36]	; (80058d8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80058b2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80058b4:	d3f9      	bcc.n	80058aa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80058b6:	f000 f889 	bl	80059cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80058ba:	f000 fb87 	bl	8005fcc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80058be:	f7ff fe2f 	bl	8005520 <main>
  bx  lr    
 80058c2:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80058c4:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 80058c8:	08008190 	.word	0x08008190
  ldr  r0, =_sdata
 80058cc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80058d0:	20000278 	.word	0x20000278
  ldr  r2, =_sbss
 80058d4:	20000278 	.word	0x20000278
  ldr  r3, = _ebss
 80058d8:	20016c54 	.word	0x20016c54

080058dc <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80058dc:	e7fe      	b.n	80058dc <CAN1_RX0_IRQHandler>

080058de <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80058de:	b480      	push	{r7}
 80058e0:	af00      	add	r7, sp, #0
}
 80058e2:	bf00      	nop
 80058e4:	46bd      	mov	sp, r7
 80058e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ea:	4770      	bx	lr

080058ec <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80058ec:	b480      	push	{r7}
 80058ee:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80058f0:	e7fe      	b.n	80058f0 <HardFault_Handler+0x4>

080058f2 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80058f2:	b480      	push	{r7}
 80058f4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80058f6:	e7fe      	b.n	80058f6 <MemManage_Handler+0x4>

080058f8 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80058f8:	b480      	push	{r7}
 80058fa:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80058fc:	e7fe      	b.n	80058fc <BusFault_Handler+0x4>

080058fe <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80058fe:	b480      	push	{r7}
 8005900:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8005902:	e7fe      	b.n	8005902 <UsageFault_Handler+0x4>

08005904 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8005904:	b480      	push	{r7}
 8005906:	af00      	add	r7, sp, #0
}
 8005908:	bf00      	nop
 800590a:	46bd      	mov	sp, r7
 800590c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005910:	4770      	bx	lr

08005912 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8005912:	b480      	push	{r7}
 8005914:	af00      	add	r7, sp, #0
}
 8005916:	bf00      	nop
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr

08005920 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8005920:	b480      	push	{r7}
 8005922:	af00      	add	r7, sp, #0
}
 8005924:	bf00      	nop
 8005926:	46bd      	mov	sp, r7
 8005928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592c:	4770      	bx	lr

0800592e <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800592e:	b580      	push	{r7, lr}
 8005930:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8005932:	f7fb f93b 	bl	8000bac <HAL_IncTick>
//	TicksCount++;
	HAL_SYSTICK_IRQHandler();
 8005936:	f7fb fcdc 	bl	80012f2 <HAL_SYSTICK_IRQHandler>
//		// task every 20 ticks
//		enviar_coord_lora();
//		TicksCount = 0;
//		tiempoAgotado = 1;
//	}
}
 800593a:	bf00      	nop
 800593c:	bd80      	pop	{r7, pc}
	...

08005940 <ADC_IRQHandler>:

/**
* @brief This function handles ADC1 global interrupt.
*/
void ADC_IRQHandler(void)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	af00      	add	r7, sp, #0
    HAL_ADC_IRQHandler(&ADCHandle);
 8005944:	4802      	ldr	r0, [pc, #8]	; (8005950 <ADC_IRQHandler+0x10>)
 8005946:	f7fb fa19 	bl	8000d7c <HAL_ADC_IRQHandler>
}
 800594a:	bf00      	nop
 800594c:	bd80      	pop	{r7, pc}
 800594e:	bf00      	nop
 8005950:	20000368 	.word	0x20000368

08005954 <SPI2_IRQHandler>:

void SPI2_IRQHandler(void)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi2);
 8005958:	4802      	ldr	r0, [pc, #8]	; (8005964 <SPI2_IRQHandler+0x10>)
 800595a:	f7fd f8d1 	bl	8002b00 <HAL_SPI_IRQHandler>
}
 800595e:	bf00      	nop
 8005960:	bd80      	pop	{r7, pc}
 8005962:	bf00      	nop
 8005964:	2001690c 	.word	0x2001690c

08005968 <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt.
*/
void USART2_IRQHandler(void)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart2);
 800596c:	4802      	ldr	r0, [pc, #8]	; (8005978 <USART2_IRQHandler+0x10>)
 800596e:	f7fd ffc9 	bl	8003904 <HAL_UART_IRQHandler>
}
 8005972:	bf00      	nop
 8005974:	bd80      	pop	{r7, pc}
 8005976:	bf00      	nop
 8005978:	20016c10 	.word	0x20016c10

0800597c <DMA2_Stream0_IRQHandler>:

/**
* @brief This function handles DMA2 stream0 global interrupt.
*/
void DMA2_Stream0_IRQHandler(void)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&Dma_Adc);
 8005980:	4802      	ldr	r0, [pc, #8]	; (800598c <DMA2_Stream0_IRQHandler+0x10>)
 8005982:	f7fb fdf3 	bl	800156c <HAL_DMA_IRQHandler>
}
 8005986:	bf00      	nop
 8005988:	bd80      	pop	{r7, pc}
 800598a:	bf00      	nop
 800598c:	200002f0 	.word	0x200002f0

08005990 <DMA2_Stream1_IRQHandler>:

/**
* @brief This function handles DMA2 stream1 global interrupt.
*/
void DMA2_Stream1_IRQHandler(void)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&Dma_Uart_rx);
 8005994:	4802      	ldr	r0, [pc, #8]	; (80059a0 <DMA2_Stream1_IRQHandler+0x10>)
 8005996:	f7fb fde9 	bl	800156c <HAL_DMA_IRQHandler>
}
 800599a:	bf00      	nop
 800599c:	bd80      	pop	{r7, pc}
 800599e:	bf00      	nop
 80059a0:	20016b70 	.word	0x20016b70

080059a4 <DMA2_Stream6_IRQHandler>:

/**
* @brief This function handles DMA2 stream6 global interrupt.
*/
void DMA2_Stream6_IRQHandler(void)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&Dma_Uart_tx);
 80059a8:	4802      	ldr	r0, [pc, #8]	; (80059b4 <DMA2_Stream6_IRQHandler+0x10>)
 80059aa:	f7fb fddf 	bl	800156c <HAL_DMA_IRQHandler>
}
 80059ae:	bf00      	nop
 80059b0:	bd80      	pop	{r7, pc}
 80059b2:	bf00      	nop
 80059b4:	20016a70 	.word	0x20016a70

080059b8 <TIM2_IRQHandler>:

/**
* @brief This function handles TIM3 global interrupt.
*/
void TIM2_IRQHandler(void)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&htim2);
 80059bc:	4802      	ldr	r0, [pc, #8]	; (80059c8 <TIM2_IRQHandler+0x10>)
 80059be:	f7fd fa7a 	bl	8002eb6 <HAL_TIM_IRQHandler>
}
 80059c2:	bf00      	nop
 80059c4:	bd80      	pop	{r7, pc}
 80059c6:	bf00      	nop
 80059c8:	20016a34 	.word	0x20016a34

080059cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80059cc:	b480      	push	{r7}
 80059ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80059d0:	4a16      	ldr	r2, [pc, #88]	; (8005a2c <SystemInit+0x60>)
 80059d2:	4b16      	ldr	r3, [pc, #88]	; (8005a2c <SystemInit+0x60>)
 80059d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80059dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80059e0:	4a13      	ldr	r2, [pc, #76]	; (8005a30 <SystemInit+0x64>)
 80059e2:	4b13      	ldr	r3, [pc, #76]	; (8005a30 <SystemInit+0x64>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f043 0301 	orr.w	r3, r3, #1
 80059ea:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80059ec:	4b10      	ldr	r3, [pc, #64]	; (8005a30 <SystemInit+0x64>)
 80059ee:	2200      	movs	r2, #0
 80059f0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80059f2:	4a0f      	ldr	r2, [pc, #60]	; (8005a30 <SystemInit+0x64>)
 80059f4:	4b0e      	ldr	r3, [pc, #56]	; (8005a30 <SystemInit+0x64>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80059fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a00:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8005a02:	4b0b      	ldr	r3, [pc, #44]	; (8005a30 <SystemInit+0x64>)
 8005a04:	4a0b      	ldr	r2, [pc, #44]	; (8005a34 <SystemInit+0x68>)
 8005a06:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005a08:	4a09      	ldr	r2, [pc, #36]	; (8005a30 <SystemInit+0x64>)
 8005a0a:	4b09      	ldr	r3, [pc, #36]	; (8005a30 <SystemInit+0x64>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a12:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8005a14:	4b06      	ldr	r3, [pc, #24]	; (8005a30 <SystemInit+0x64>)
 8005a16:	2200      	movs	r2, #0
 8005a18:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005a1a:	4b04      	ldr	r3, [pc, #16]	; (8005a2c <SystemInit+0x60>)
 8005a1c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005a20:	609a      	str	r2, [r3, #8]
#endif
}
 8005a22:	bf00      	nop
 8005a24:	46bd      	mov	sp, r7
 8005a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2a:	4770      	bx	lr
 8005a2c:	e000ed00 	.word	0xe000ed00
 8005a30:	40023800 	.word	0x40023800
 8005a34:	24003010 	.word	0x24003010

08005a38 <TIM2_Config>:

TIM_HandleTypeDef htim2;
TIM_ClockConfigTypeDef sClockSourceConfig;

void TIM2_Config(void)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b082      	sub	sp, #8
 8005a3c:	af00      	add	r7, sp, #0
    __TIM2_CLK_ENABLE();
 8005a3e:	2300      	movs	r3, #0
 8005a40:	607b      	str	r3, [r7, #4]
 8005a42:	4a1d      	ldr	r2, [pc, #116]	; (8005ab8 <TIM2_Config+0x80>)
 8005a44:	4b1c      	ldr	r3, [pc, #112]	; (8005ab8 <TIM2_Config+0x80>)
 8005a46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a48:	f043 0301 	orr.w	r3, r3, #1
 8005a4c:	6413      	str	r3, [r2, #64]	; 0x40
 8005a4e:	4b1a      	ldr	r3, [pc, #104]	; (8005ab8 <TIM2_Config+0x80>)
 8005a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a52:	f003 0301 	and.w	r3, r3, #1
 8005a56:	607b      	str	r3, [r7, #4]
 8005a58:	687b      	ldr	r3, [r7, #4]

//	htim2.Init.Prescaler = (SystemCoreClock/1000) - 1;
	htim2.Init.Prescaler = 840000;
 8005a5a:	4b18      	ldr	r3, [pc, #96]	; (8005abc <TIM2_Config+0x84>)
 8005a5c:	4a18      	ldr	r2, [pc, #96]	; (8005ac0 <TIM2_Config+0x88>)
 8005a5e:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a60:	4b16      	ldr	r3, [pc, #88]	; (8005abc <TIM2_Config+0x84>)
 8005a62:	2200      	movs	r2, #0
 8005a64:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 10000 - 1;
 8005a66:	4b15      	ldr	r3, [pc, #84]	; (8005abc <TIM2_Config+0x84>)
 8005a68:	f242 720f 	movw	r2, #9999	; 0x270f
 8005a6c:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005a6e:	4b13      	ldr	r3, [pc, #76]	; (8005abc <TIM2_Config+0x84>)
 8005a70:	2200      	movs	r2, #0
 8005a72:	611a      	str	r2, [r3, #16]
	htim2.Init.RepetitionCounter = 0;
 8005a74:	4b11      	ldr	r3, [pc, #68]	; (8005abc <TIM2_Config+0x84>)
 8005a76:	2200      	movs	r2, #0
 8005a78:	615a      	str	r2, [r3, #20]
	htim2.Instance = TIM2;
 8005a7a:	4b10      	ldr	r3, [pc, #64]	; (8005abc <TIM2_Config+0x84>)
 8005a7c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005a80:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Init(&htim2);
 8005a82:	480e      	ldr	r0, [pc, #56]	; (8005abc <TIM2_Config+0x84>)
 8005a84:	f7fd f9c7 	bl	8002e16 <HAL_TIM_Base_Init>
	HAL_TIM_Base_Start_IT(&htim2);
 8005a88:	480c      	ldr	r0, [pc, #48]	; (8005abc <TIM2_Config+0x84>)
 8005a8a:	f7fd f9f9 	bl	8002e80 <HAL_TIM_Base_Start_IT>

    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 1);
 8005a8e:	2201      	movs	r2, #1
 8005a90:	2100      	movs	r1, #0
 8005a92:	201c      	movs	r0, #28
 8005a94:	f7fb fbdb 	bl	800124e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005a98:	201c      	movs	r0, #28
 8005a9a:	f7fb fbf4 	bl	8001286 <HAL_NVIC_EnableIRQ>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005a9e:	4b09      	ldr	r3, [pc, #36]	; (8005ac4 <TIM2_Config+0x8c>)
 8005aa0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005aa4:	601a      	str	r2, [r3, #0]
	HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 8005aa6:	4907      	ldr	r1, [pc, #28]	; (8005ac4 <TIM2_Config+0x8c>)
 8005aa8:	4804      	ldr	r0, [pc, #16]	; (8005abc <TIM2_Config+0x84>)
 8005aaa:	f7fd fb0c 	bl	80030c6 <HAL_TIM_ConfigClockSource>



}
 8005aae:	bf00      	nop
 8005ab0:	3708      	adds	r7, #8
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd80      	pop	{r7, pc}
 8005ab6:	bf00      	nop
 8005ab8:	40023800 	.word	0x40023800
 8005abc:	20016a34 	.word	0x20016a34
 8005ac0:	000cd140 	.word	0x000cd140
 8005ac4:	20016a24 	.word	0x20016a24

08005ac8 <TIM2_Init>:

void TIM2_Init(void)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	af00      	add	r7, sp, #0
    /* Peripheral clock enable */

  /* Peripheral interrupt init*/

}
 8005acc:	bf00      	nop
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad4:	4770      	bx	lr
	...

08005ad8 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b082      	sub	sp, #8
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
    __TIM3_CLK_DISABLE();
 8005ae0:	4a07      	ldr	r2, [pc, #28]	; (8005b00 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8005ae2:	4b07      	ldr	r3, [pc, #28]	; (8005b00 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8005ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae6:	f023 0302 	bic.w	r3, r3, #2
 8005aea:	6413      	str	r3, [r2, #64]	; 0x40

    /* Peripheral interrupt DeInit*/
    HAL_NVIC_DisableIRQ(TIM3_IRQn);
 8005aec:	201d      	movs	r0, #29
 8005aee:	f7fb fbd8 	bl	80012a2 <HAL_NVIC_DisableIRQ>
	enviar_coord_lora();
 8005af2:	f7ff f9b7 	bl	8004e64 <enviar_coord_lora>
}
 8005af6:	bf00      	nop
 8005af8:	3708      	adds	r7, #8
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}
 8005afe:	bf00      	nop
 8005b00:	40023800 	.word	0x40023800

08005b04 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b087      	sub	sp, #28
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	60f8      	str	r0, [r7, #12]
 8005b0c:	60b9      	str	r1, [r7, #8]
 8005b0e:	607a      	str	r2, [r7, #4]
	int div = 1;
 8005b10:	2301      	movs	r3, #1
 8005b12:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8005b14:	e004      	b.n	8005b20 <ts_itoa+0x1c>
		div *= base;
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	687a      	ldr	r2, [r7, #4]
 8005b1a:	fb02 f303 	mul.w	r3, r2, r3
 8005b1e:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	68ba      	ldr	r2, [r7, #8]
 8005b24:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	429a      	cmp	r2, r3
 8005b2c:	d2f3      	bcs.n	8005b16 <ts_itoa+0x12>

	while (div != 0)
 8005b2e:	e029      	b.n	8005b84 <ts_itoa+0x80>
	{
		int num = d/div;
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	68ba      	ldr	r2, [r7, #8]
 8005b34:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b38:	613b      	str	r3, [r7, #16]
		d = d%div;
 8005b3a:	697a      	ldr	r2, [r7, #20]
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	fbb3 f1f2 	udiv	r1, r3, r2
 8005b42:	fb02 f201 	mul.w	r2, r2, r1
 8005b46:	1a9b      	subs	r3, r3, r2
 8005b48:	60bb      	str	r3, [r7, #8]
		div /= base;
 8005b4a:	697a      	ldr	r2, [r7, #20]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	fb92 f3f3 	sdiv	r3, r2, r3
 8005b52:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8005b54:	693b      	ldr	r3, [r7, #16]
 8005b56:	2b09      	cmp	r3, #9
 8005b58:	dd0a      	ble.n	8005b70 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	1c59      	adds	r1, r3, #1
 8005b60:	68fa      	ldr	r2, [r7, #12]
 8005b62:	6011      	str	r1, [r2, #0]
 8005b64:	693a      	ldr	r2, [r7, #16]
 8005b66:	b2d2      	uxtb	r2, r2
 8005b68:	3237      	adds	r2, #55	; 0x37
 8005b6a:	b2d2      	uxtb	r2, r2
 8005b6c:	701a      	strb	r2, [r3, #0]
 8005b6e:	e009      	b.n	8005b84 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	1c59      	adds	r1, r3, #1
 8005b76:	68fa      	ldr	r2, [r7, #12]
 8005b78:	6011      	str	r1, [r2, #0]
 8005b7a:	693a      	ldr	r2, [r7, #16]
 8005b7c:	b2d2      	uxtb	r2, r2
 8005b7e:	3230      	adds	r2, #48	; 0x30
 8005b80:	b2d2      	uxtb	r2, r2
 8005b82:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d1d2      	bne.n	8005b30 <ts_itoa+0x2c>
	}
}
 8005b8a:	bf00      	nop
 8005b8c:	371c      	adds	r7, #28
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b94:	4770      	bx	lr

08005b96 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8005b96:	b580      	push	{r7, lr}
 8005b98:	b088      	sub	sp, #32
 8005b9a:	af00      	add	r7, sp, #0
 8005b9c:	60f8      	str	r0, [r7, #12]
 8005b9e:	60b9      	str	r1, [r7, #8]
 8005ba0:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8005ba6:	e07d      	b.n	8005ca4 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	781b      	ldrb	r3, [r3, #0]
 8005bac:	2b25      	cmp	r3, #37	; 0x25
 8005bae:	d171      	bne.n	8005c94 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	3301      	adds	r3, #1
 8005bb4:	60bb      	str	r3, [r7, #8]
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	781b      	ldrb	r3, [r3, #0]
 8005bba:	2b64      	cmp	r3, #100	; 0x64
 8005bbc:	d01e      	beq.n	8005bfc <ts_formatstring+0x66>
 8005bbe:	2b64      	cmp	r3, #100	; 0x64
 8005bc0:	dc06      	bgt.n	8005bd0 <ts_formatstring+0x3a>
 8005bc2:	2b58      	cmp	r3, #88	; 0x58
 8005bc4:	d050      	beq.n	8005c68 <ts_formatstring+0xd2>
 8005bc6:	2b63      	cmp	r3, #99	; 0x63
 8005bc8:	d00e      	beq.n	8005be8 <ts_formatstring+0x52>
 8005bca:	2b25      	cmp	r3, #37	; 0x25
 8005bcc:	d058      	beq.n	8005c80 <ts_formatstring+0xea>
 8005bce:	e05d      	b.n	8005c8c <ts_formatstring+0xf6>
 8005bd0:	2b73      	cmp	r3, #115	; 0x73
 8005bd2:	d02b      	beq.n	8005c2c <ts_formatstring+0x96>
 8005bd4:	2b73      	cmp	r3, #115	; 0x73
 8005bd6:	dc02      	bgt.n	8005bde <ts_formatstring+0x48>
 8005bd8:	2b69      	cmp	r3, #105	; 0x69
 8005bda:	d00f      	beq.n	8005bfc <ts_formatstring+0x66>
 8005bdc:	e056      	b.n	8005c8c <ts_formatstring+0xf6>
 8005bde:	2b75      	cmp	r3, #117	; 0x75
 8005be0:	d037      	beq.n	8005c52 <ts_formatstring+0xbc>
 8005be2:	2b78      	cmp	r3, #120	; 0x78
 8005be4:	d040      	beq.n	8005c68 <ts_formatstring+0xd2>
 8005be6:	e051      	b.n	8005c8c <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	1c5a      	adds	r2, r3, #1
 8005bec:	60fa      	str	r2, [r7, #12]
 8005bee:	687a      	ldr	r2, [r7, #4]
 8005bf0:	1d11      	adds	r1, r2, #4
 8005bf2:	6079      	str	r1, [r7, #4]
 8005bf4:	6812      	ldr	r2, [r2, #0]
 8005bf6:	b2d2      	uxtb	r2, r2
 8005bf8:	701a      	strb	r2, [r3, #0]
				break;
 8005bfa:	e047      	b.n	8005c8c <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	1d1a      	adds	r2, r3, #4
 8005c00:	607a      	str	r2, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8005c06:	69fb      	ldr	r3, [r7, #28]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	da07      	bge.n	8005c1c <ts_formatstring+0x86>
					{
						val *= -1;
 8005c0c:	69fb      	ldr	r3, [r7, #28]
 8005c0e:	425b      	negs	r3, r3
 8005c10:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	1c5a      	adds	r2, r3, #1
 8005c16:	60fa      	str	r2, [r7, #12]
 8005c18:	222d      	movs	r2, #45	; 0x2d
 8005c1a:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8005c1c:	69f9      	ldr	r1, [r7, #28]
 8005c1e:	f107 030c 	add.w	r3, r7, #12
 8005c22:	220a      	movs	r2, #10
 8005c24:	4618      	mov	r0, r3
 8005c26:	f7ff ff6d 	bl	8005b04 <ts_itoa>
				}
				break;
 8005c2a:	e02f      	b.n	8005c8c <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	1d1a      	adds	r2, r3, #4
 8005c30:	607a      	str	r2, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8005c36:	e007      	b.n	8005c48 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	1c5a      	adds	r2, r3, #1
 8005c3c:	60fa      	str	r2, [r7, #12]
 8005c3e:	69ba      	ldr	r2, [r7, #24]
 8005c40:	1c51      	adds	r1, r2, #1
 8005c42:	61b9      	str	r1, [r7, #24]
 8005c44:	7812      	ldrb	r2, [r2, #0]
 8005c46:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8005c48:	69bb      	ldr	r3, [r7, #24]
 8005c4a:	781b      	ldrb	r3, [r3, #0]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d1f3      	bne.n	8005c38 <ts_formatstring+0xa2>
					}
				}
				break;
 8005c50:	e01c      	b.n	8005c8c <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	1d1a      	adds	r2, r3, #4
 8005c56:	607a      	str	r2, [r7, #4]
 8005c58:	6819      	ldr	r1, [r3, #0]
 8005c5a:	f107 030c 	add.w	r3, r7, #12
 8005c5e:	220a      	movs	r2, #10
 8005c60:	4618      	mov	r0, r3
 8005c62:	f7ff ff4f 	bl	8005b04 <ts_itoa>
				break;
 8005c66:	e011      	b.n	8005c8c <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	1d1a      	adds	r2, r3, #4
 8005c6c:	607a      	str	r2, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4619      	mov	r1, r3
 8005c72:	f107 030c 	add.w	r3, r7, #12
 8005c76:	2210      	movs	r2, #16
 8005c78:	4618      	mov	r0, r3
 8005c7a:	f7ff ff43 	bl	8005b04 <ts_itoa>
				break;
 8005c7e:	e005      	b.n	8005c8c <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	1c5a      	adds	r2, r3, #1
 8005c84:	60fa      	str	r2, [r7, #12]
 8005c86:	2225      	movs	r2, #37	; 0x25
 8005c88:	701a      	strb	r2, [r3, #0]
				  break;
 8005c8a:	bf00      	nop
			}
			fmt++;
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	3301      	adds	r3, #1
 8005c90:	60bb      	str	r3, [r7, #8]
 8005c92:	e007      	b.n	8005ca4 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	1c5a      	adds	r2, r3, #1
 8005c98:	60fa      	str	r2, [r7, #12]
 8005c9a:	68ba      	ldr	r2, [r7, #8]
 8005c9c:	1c51      	adds	r1, r2, #1
 8005c9e:	60b9      	str	r1, [r7, #8]
 8005ca0:	7812      	ldrb	r2, [r2, #0]
 8005ca2:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	781b      	ldrb	r3, [r3, #0]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	f47f af7d 	bne.w	8005ba8 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	461a      	mov	r2, r3
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	1ad3      	subs	r3, r2, r3
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	3720      	adds	r7, #32
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}

08005cc4 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8005cc4:	b40e      	push	{r1, r2, r3}
 8005cc6:	b580      	push	{r7, lr}
 8005cc8:	b085      	sub	sp, #20
 8005cca:	af00      	add	r7, sp, #0
 8005ccc:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8005cce:	f107 0320 	add.w	r3, r7, #32
 8005cd2:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8005cd4:	68ba      	ldr	r2, [r7, #8]
 8005cd6:	69f9      	ldr	r1, [r7, #28]
 8005cd8:	6878      	ldr	r0, [r7, #4]
 8005cda:	f7ff ff5c 	bl	8005b96 <ts_formatstring>
 8005cde:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	3714      	adds	r7, #20
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005cec:	b003      	add	sp, #12
 8005cee:	4770      	bx	lr

08005cf0 <UART_Config>:
  * @brief  Configuracion de la UART
  * @param  None
  * @retval None
  */
void UART_Config(void)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b088      	sub	sp, #32
 8005cf4:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct;
	GPIOC_CLK_ENABLE();
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	60bb      	str	r3, [r7, #8]
 8005cfa:	4a58      	ldr	r2, [pc, #352]	; (8005e5c <UART_Config+0x16c>)
 8005cfc:	4b57      	ldr	r3, [pc, #348]	; (8005e5c <UART_Config+0x16c>)
 8005cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d00:	f043 0304 	orr.w	r3, r3, #4
 8005d04:	6313      	str	r3, [r2, #48]	; 0x30
 8005d06:	4b55      	ldr	r3, [pc, #340]	; (8005e5c <UART_Config+0x16c>)
 8005d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d0a:	f003 0304 	and.w	r3, r3, #4
 8005d0e:	60bb      	str	r3, [r7, #8]
 8005d10:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral clock enable */
//    __USART1_CLK_ENABLE();
    __USART2_CLK_ENABLE();
 8005d12:	2300      	movs	r3, #0
 8005d14:	607b      	str	r3, [r7, #4]
 8005d16:	4a51      	ldr	r2, [pc, #324]	; (8005e5c <UART_Config+0x16c>)
 8005d18:	4b50      	ldr	r3, [pc, #320]	; (8005e5c <UART_Config+0x16c>)
 8005d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005d20:	6413      	str	r3, [r2, #64]	; 0x40
 8005d22:	4b4e      	ldr	r3, [pc, #312]	; (8005e5c <UART_Config+0x16c>)
 8005d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d2a:	607b      	str	r3, [r7, #4]
 8005d2c:	687b      	ldr	r3, [r7, #4]
    __USART6_CLK_ENABLE();
 8005d2e:	2300      	movs	r3, #0
 8005d30:	603b      	str	r3, [r7, #0]
 8005d32:	4a4a      	ldr	r2, [pc, #296]	; (8005e5c <UART_Config+0x16c>)
 8005d34:	4b49      	ldr	r3, [pc, #292]	; (8005e5c <UART_Config+0x16c>)
 8005d36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d38:	f043 0320 	orr.w	r3, r3, #32
 8005d3c:	6453      	str	r3, [r2, #68]	; 0x44
 8005d3e:	4b47      	ldr	r3, [pc, #284]	; (8005e5c <UART_Config+0x16c>)
 8005d40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d42:	f003 0320 	and.w	r3, r3, #32
 8005d46:	603b      	str	r3, [r7, #0]
 8005d48:	683b      	ldr	r3, [r7, #0]

    /**USART2 GPIO Configuration
    PA2     ------> USART6_TX
    PA3     ------> USART6_RX
    */
    GPIO_InitStruct.Pin 	  	= GPIO_PIN_2|GPIO_PIN_3;
 8005d4a:	230c      	movs	r3, #12
 8005d4c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode   		= GPIO_MODE_AF_PP; //GPIO_MODE_ANALOG?
 8005d4e:	2302      	movs	r3, #2
 8005d50:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull   		= GPIO_NOPULL;
 8005d52:	2300      	movs	r3, #0
 8005d54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed 	  	= GPIO_SPEED_HIGH;
 8005d56:	2303      	movs	r3, #3
 8005d58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate 	= GPIO_AF7_USART2;
 8005d5a:	2307      	movs	r3, #7
 8005d5c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d5e:	f107 030c 	add.w	r3, r7, #12
 8005d62:	4619      	mov	r1, r3
 8005d64:	483e      	ldr	r0, [pc, #248]	; (8005e60 <UART_Config+0x170>)
 8005d66:	f7fb fe6f 	bl	8001a48 <HAL_GPIO_Init>
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    PC8     ------> USART6_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8005d6a:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8005d6e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d70:	2302      	movs	r3, #2
 8005d72:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;//?? PULL_UP?
 8005d74:	2300      	movs	r3, #0
 8005d76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8005d78:	2303      	movs	r3, #3
 8005d7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8005d7c:	2308      	movs	r3, #8
 8005d7e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005d80:	f107 030c 	add.w	r3, r7, #12
 8005d84:	4619      	mov	r1, r3
 8005d86:	4837      	ldr	r0, [pc, #220]	; (8005e64 <UART_Config+0x174>)
 8005d88:	f7fb fe5e 	bl	8001a48 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    Dma_Uart_rx.Instance = DMA2_Stream1;
 8005d8c:	4b36      	ldr	r3, [pc, #216]	; (8005e68 <UART_Config+0x178>)
 8005d8e:	4a37      	ldr	r2, [pc, #220]	; (8005e6c <UART_Config+0x17c>)
 8005d90:	601a      	str	r2, [r3, #0]
    Dma_Uart_rx.Init.Channel = DMA_CHANNEL_5;
 8005d92:	4b35      	ldr	r3, [pc, #212]	; (8005e68 <UART_Config+0x178>)
 8005d94:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8005d98:	605a      	str	r2, [r3, #4]
    Dma_Uart_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005d9a:	4b33      	ldr	r3, [pc, #204]	; (8005e68 <UART_Config+0x178>)
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	609a      	str	r2, [r3, #8]
    Dma_Uart_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005da0:	4b31      	ldr	r3, [pc, #196]	; (8005e68 <UART_Config+0x178>)
 8005da2:	2200      	movs	r2, #0
 8005da4:	60da      	str	r2, [r3, #12]
    Dma_Uart_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005da6:	4b30      	ldr	r3, [pc, #192]	; (8005e68 <UART_Config+0x178>)
 8005da8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005dac:	611a      	str	r2, [r3, #16]
    Dma_Uart_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005dae:	4b2e      	ldr	r3, [pc, #184]	; (8005e68 <UART_Config+0x178>)
 8005db0:	2200      	movs	r2, #0
 8005db2:	615a      	str	r2, [r3, #20]
    Dma_Uart_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005db4:	4b2c      	ldr	r3, [pc, #176]	; (8005e68 <UART_Config+0x178>)
 8005db6:	2200      	movs	r2, #0
 8005db8:	619a      	str	r2, [r3, #24]
    Dma_Uart_rx.Init.Mode = DMA_CIRCULAR;
 8005dba:	4b2b      	ldr	r3, [pc, #172]	; (8005e68 <UART_Config+0x178>)
 8005dbc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005dc0:	61da      	str	r2, [r3, #28]
    Dma_Uart_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005dc2:	4b29      	ldr	r3, [pc, #164]	; (8005e68 <UART_Config+0x178>)
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	621a      	str	r2, [r3, #32]
    Dma_Uart_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005dc8:	4b27      	ldr	r3, [pc, #156]	; (8005e68 <UART_Config+0x178>)
 8005dca:	2200      	movs	r2, #0
 8005dcc:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_DMA_Init(&Dma_Uart_rx);
 8005dce:	4826      	ldr	r0, [pc, #152]	; (8005e68 <UART_Config+0x178>)
 8005dd0:	f7fb fa9c 	bl	800130c <HAL_DMA_Init>

    __HAL_LINKDMA(&huart6,hdmarx,Dma_Uart_rx);
 8005dd4:	4b26      	ldr	r3, [pc, #152]	; (8005e70 <UART_Config+0x180>)
 8005dd6:	4a24      	ldr	r2, [pc, #144]	; (8005e68 <UART_Config+0x178>)
 8005dd8:	635a      	str	r2, [r3, #52]	; 0x34
 8005dda:	4b23      	ldr	r3, [pc, #140]	; (8005e68 <UART_Config+0x178>)
 8005ddc:	4a24      	ldr	r2, [pc, #144]	; (8005e70 <UART_Config+0x180>)
 8005dde:	639a      	str	r2, [r3, #56]	; 0x38

    Dma_Uart_tx.Instance = DMA2_Stream6;
 8005de0:	4b24      	ldr	r3, [pc, #144]	; (8005e74 <UART_Config+0x184>)
 8005de2:	4a25      	ldr	r2, [pc, #148]	; (8005e78 <UART_Config+0x188>)
 8005de4:	601a      	str	r2, [r3, #0]
    Dma_Uart_tx.Init.Channel = DMA_CHANNEL_5;
 8005de6:	4b23      	ldr	r3, [pc, #140]	; (8005e74 <UART_Config+0x184>)
 8005de8:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8005dec:	605a      	str	r2, [r3, #4]
    Dma_Uart_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005dee:	4b21      	ldr	r3, [pc, #132]	; (8005e74 <UART_Config+0x184>)
 8005df0:	2240      	movs	r2, #64	; 0x40
 8005df2:	609a      	str	r2, [r3, #8]
    Dma_Uart_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005df4:	4b1f      	ldr	r3, [pc, #124]	; (8005e74 <UART_Config+0x184>)
 8005df6:	2200      	movs	r2, #0
 8005df8:	60da      	str	r2, [r3, #12]
    Dma_Uart_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005dfa:	4b1e      	ldr	r3, [pc, #120]	; (8005e74 <UART_Config+0x184>)
 8005dfc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005e00:	611a      	str	r2, [r3, #16]
    Dma_Uart_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005e02:	4b1c      	ldr	r3, [pc, #112]	; (8005e74 <UART_Config+0x184>)
 8005e04:	2200      	movs	r2, #0
 8005e06:	615a      	str	r2, [r3, #20]
    Dma_Uart_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005e08:	4b1a      	ldr	r3, [pc, #104]	; (8005e74 <UART_Config+0x184>)
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	619a      	str	r2, [r3, #24]
    Dma_Uart_tx.Init.Mode = DMA_CIRCULAR;
 8005e0e:	4b19      	ldr	r3, [pc, #100]	; (8005e74 <UART_Config+0x184>)
 8005e10:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005e14:	61da      	str	r2, [r3, #28]
    Dma_Uart_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005e16:	4b17      	ldr	r3, [pc, #92]	; (8005e74 <UART_Config+0x184>)
 8005e18:	2200      	movs	r2, #0
 8005e1a:	621a      	str	r2, [r3, #32]
    Dma_Uart_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005e1c:	4b15      	ldr	r3, [pc, #84]	; (8005e74 <UART_Config+0x184>)
 8005e1e:	2200      	movs	r2, #0
 8005e20:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_DMA_Init(&Dma_Uart_tx);
 8005e22:	4814      	ldr	r0, [pc, #80]	; (8005e74 <UART_Config+0x184>)
 8005e24:	f7fb fa72 	bl	800130c <HAL_DMA_Init>

    __HAL_LINKDMA(&huart6,hdmatx,Dma_Uart_tx);
 8005e28:	4b11      	ldr	r3, [pc, #68]	; (8005e70 <UART_Config+0x180>)
 8005e2a:	4a12      	ldr	r2, [pc, #72]	; (8005e74 <UART_Config+0x184>)
 8005e2c:	631a      	str	r2, [r3, #48]	; 0x30
 8005e2e:	4b11      	ldr	r3, [pc, #68]	; (8005e74 <UART_Config+0x184>)
 8005e30:	4a0f      	ldr	r2, [pc, #60]	; (8005e70 <UART_Config+0x180>)
 8005e32:	639a      	str	r2, [r3, #56]	; 0x38
    /*UART por interrupcion*/
//    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
//    HAL_NVIC_EnableIRQ(USART6_IRQn);

    /* RX DMA*/
    HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8005e34:	2200      	movs	r2, #0
 8005e36:	2100      	movs	r1, #0
 8005e38:	2039      	movs	r0, #57	; 0x39
 8005e3a:	f7fb fa08 	bl	800124e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8005e3e:	2039      	movs	r0, #57	; 0x39
 8005e40:	f7fb fa21 	bl	8001286 <HAL_NVIC_EnableIRQ>
    /* TX DMA*/
    HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8005e44:	2200      	movs	r2, #0
 8005e46:	2100      	movs	r1, #0
 8005e48:	2045      	movs	r0, #69	; 0x45
 8005e4a:	f7fb fa00 	bl	800124e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8005e4e:	2045      	movs	r0, #69	; 0x45
 8005e50:	f7fb fa19 	bl	8001286 <HAL_NVIC_EnableIRQ>
}
 8005e54:	bf00      	nop
 8005e56:	3720      	adds	r7, #32
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bd80      	pop	{r7, pc}
 8005e5c:	40023800 	.word	0x40023800
 8005e60:	40020000 	.word	0x40020000
 8005e64:	40020800 	.word	0x40020800
 8005e68:	20016b70 	.word	0x20016b70
 8005e6c:	40026428 	.word	0x40026428
 8005e70:	20016bd0 	.word	0x20016bd0
 8005e74:	20016a70 	.word	0x20016a70
 8005e78:	400264a0 	.word	0x400264a0

08005e7c <UART2_Init>:
  * @brief  Inicializacion de la UART
  * @param  None
  * @retval None
  */
void UART2_Init(void)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8005e80:	4b12      	ldr	r3, [pc, #72]	; (8005ecc <UART2_Init+0x50>)
 8005e82:	4a13      	ldr	r2, [pc, #76]	; (8005ed0 <UART2_Init+0x54>)
 8005e84:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005e86:	4b11      	ldr	r3, [pc, #68]	; (8005ecc <UART2_Init+0x50>)
 8005e88:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005e8c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005e8e:	4b0f      	ldr	r3, [pc, #60]	; (8005ecc <UART2_Init+0x50>)
 8005e90:	2200      	movs	r2, #0
 8005e92:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005e94:	4b0d      	ldr	r3, [pc, #52]	; (8005ecc <UART2_Init+0x50>)
 8005e96:	2200      	movs	r2, #0
 8005e98:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005e9a:	4b0c      	ldr	r3, [pc, #48]	; (8005ecc <UART2_Init+0x50>)
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005ea0:	4b0a      	ldr	r3, [pc, #40]	; (8005ecc <UART2_Init+0x50>)
 8005ea2:	220c      	movs	r2, #12
 8005ea4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005ea6:	4b09      	ldr	r3, [pc, #36]	; (8005ecc <UART2_Init+0x50>)
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005eac:	4b07      	ldr	r3, [pc, #28]	; (8005ecc <UART2_Init+0x50>)
 8005eae:	2200      	movs	r2, #0
 8005eb0:	61da      	str	r2, [r3, #28]
  HAL_UART_Init(&huart2);
 8005eb2:	4806      	ldr	r0, [pc, #24]	; (8005ecc <UART2_Init+0x50>)
 8005eb4:	f7fd fb4b 	bl	800354e <HAL_UART_Init>

  HAL_NVIC_SetPriority(USART2_IRQn, 0x1, 0);
 8005eb8:	2200      	movs	r2, #0
 8005eba:	2101      	movs	r1, #1
 8005ebc:	2026      	movs	r0, #38	; 0x26
 8005ebe:	f7fb f9c6 	bl	800124e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005ec2:	2026      	movs	r0, #38	; 0x26
 8005ec4:	f7fb f9df 	bl	8001286 <HAL_NVIC_EnableIRQ>
}
 8005ec8:	bf00      	nop
 8005eca:	bd80      	pop	{r7, pc}
 8005ecc:	20016c10 	.word	0x20016c10
 8005ed0:	40004400 	.word	0x40004400

08005ed4 <UART6_Init>:
  * @brief  Inicializacion de la UART
  * @param  None
  * @retval None
  */
void UART6_Init(void)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	af00      	add	r7, sp, #0
  huart6.Instance = USART6;
 8005ed8:	4b0e      	ldr	r3, [pc, #56]	; (8005f14 <UART6_Init+0x40>)
 8005eda:	4a0f      	ldr	r2, [pc, #60]	; (8005f18 <UART6_Init+0x44>)
 8005edc:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8005ede:	4b0d      	ldr	r3, [pc, #52]	; (8005f14 <UART6_Init+0x40>)
 8005ee0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8005ee4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8005ee6:	4b0b      	ldr	r3, [pc, #44]	; (8005f14 <UART6_Init+0x40>)
 8005ee8:	2200      	movs	r2, #0
 8005eea:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8005eec:	4b09      	ldr	r3, [pc, #36]	; (8005f14 <UART6_Init+0x40>)
 8005eee:	2200      	movs	r2, #0
 8005ef0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8005ef2:	4b08      	ldr	r3, [pc, #32]	; (8005f14 <UART6_Init+0x40>)
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8005ef8:	4b06      	ldr	r3, [pc, #24]	; (8005f14 <UART6_Init+0x40>)
 8005efa:	220c      	movs	r2, #12
 8005efc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005efe:	4b05      	ldr	r3, [pc, #20]	; (8005f14 <UART6_Init+0x40>)
 8005f00:	2200      	movs	r2, #0
 8005f02:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8005f04:	4b03      	ldr	r3, [pc, #12]	; (8005f14 <UART6_Init+0x40>)
 8005f06:	2200      	movs	r2, #0
 8005f08:	61da      	str	r2, [r3, #28]
  HAL_UART_Init(&huart6);
 8005f0a:	4802      	ldr	r0, [pc, #8]	; (8005f14 <UART6_Init+0x40>)
 8005f0c:	f7fd fb1f 	bl	800354e <HAL_UART_Init>

}
 8005f10:	bf00      	nop
 8005f12:	bd80      	pop	{r7, pc}
 8005f14:	20016bd0 	.word	0x20016bd0
 8005f18:	40011400 	.word	0x40011400

08005f1c <HAL_UART_TxCpltCallback>:
  * @brief  Tx Transfer completed callback
  * @param  UartHandle: UART handle.
  * @retval None
  */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *UartHandle)
 {
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b082      	sub	sp, #8
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
	if (UartHandle->Instance == USART2) {
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a0b      	ldr	r2, [pc, #44]	; (8005f58 <HAL_UART_TxCpltCallback+0x3c>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d103      	bne.n	8005f36 <HAL_UART_TxCpltCallback+0x1a>
		HAL_NVIC_SetPendingIRQ(USART2_IRQn);
 8005f2e:	2026      	movs	r0, #38	; 0x26
 8005f30:	f7fb f9d1 	bl	80012d6 <HAL_NVIC_SetPendingIRQ>
	} else if (UartHandle->Instance == USART6) {
		/* Set transmission flag: trasfer complete*/
		UartReady = SET;
		(&huart6)->gState = HAL_UART_STATE_READY;
	}
}
 8005f34:	e00b      	b.n	8005f4e <HAL_UART_TxCpltCallback+0x32>
	} else if (UartHandle->Instance == USART6) {
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a08      	ldr	r2, [pc, #32]	; (8005f5c <HAL_UART_TxCpltCallback+0x40>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d106      	bne.n	8005f4e <HAL_UART_TxCpltCallback+0x32>
		UartReady = SET;
 8005f40:	4b07      	ldr	r3, [pc, #28]	; (8005f60 <HAL_UART_TxCpltCallback+0x44>)
 8005f42:	2201      	movs	r2, #1
 8005f44:	701a      	strb	r2, [r3, #0]
		(&huart6)->gState = HAL_UART_STATE_READY;
 8005f46:	4b07      	ldr	r3, [pc, #28]	; (8005f64 <HAL_UART_TxCpltCallback+0x48>)
 8005f48:	2220      	movs	r2, #32
 8005f4a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8005f4e:	bf00      	nop
 8005f50:	3708      	adds	r7, #8
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}
 8005f56:	bf00      	nop
 8005f58:	40004400 	.word	0x40004400
 8005f5c:	40011400 	.word	0x40011400
 8005f60:	200002b0 	.word	0x200002b0
 8005f64:	20016bd0 	.word	0x20016bd0

08005f68 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback
  * @param  UartHandle: UART handle
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b082      	sub	sp, #8
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
	if (UartHandle->Instance == USART2) {
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4a0c      	ldr	r2, [pc, #48]	; (8005fa8 <HAL_UART_RxCpltCallback+0x40>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d103      	bne.n	8005f82 <HAL_UART_RxCpltCallback+0x1a>
		HAL_NVIC_SetPendingIRQ(USART2_IRQn);
 8005f7a:	2026      	movs	r0, #38	; 0x26
 8005f7c:	f7fb f9ab 	bl	80012d6 <HAL_NVIC_SetPendingIRQ>
		UartReady = SET;
		guardar_coordenadas(reciboGPS);
//		HAL_UART_Transmit(&huart2, (uint8_t*) reciboGPS, strlen(reciboGPS),1000);
		(&huart6)->RxState = HAL_UART_STATE_READY;
	}
}
 8005f80:	e00e      	b.n	8005fa0 <HAL_UART_RxCpltCallback+0x38>
	} else if (UartHandle->Instance == USART6) {
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a09      	ldr	r2, [pc, #36]	; (8005fac <HAL_UART_RxCpltCallback+0x44>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d109      	bne.n	8005fa0 <HAL_UART_RxCpltCallback+0x38>
		UartReady = SET;
 8005f8c:	4b08      	ldr	r3, [pc, #32]	; (8005fb0 <HAL_UART_RxCpltCallback+0x48>)
 8005f8e:	2201      	movs	r2, #1
 8005f90:	701a      	strb	r2, [r3, #0]
		guardar_coordenadas(reciboGPS);
 8005f92:	4808      	ldr	r0, [pc, #32]	; (8005fb4 <HAL_UART_RxCpltCallback+0x4c>)
 8005f94:	f7fe fd4a 	bl	8004a2c <guardar_coordenadas>
		(&huart6)->RxState = HAL_UART_STATE_READY;
 8005f98:	4b07      	ldr	r3, [pc, #28]	; (8005fb8 <HAL_UART_RxCpltCallback+0x50>)
 8005f9a:	2220      	movs	r2, #32
 8005f9c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005fa0:	bf00      	nop
 8005fa2:	3708      	adds	r7, #8
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}
 8005fa8:	40004400 	.word	0x40004400
 8005fac:	40011400 	.word	0x40011400
 8005fb0:	200002b0 	.word	0x200002b0
 8005fb4:	200167dc 	.word	0x200167dc
 8005fb8:	20016bd0 	.word	0x20016bd0

08005fbc <atof>:
 8005fbc:	2100      	movs	r1, #0
 8005fbe:	f000 bee3 	b.w	8006d88 <strtod>

08005fc2 <atoi>:
 8005fc2:	220a      	movs	r2, #10
 8005fc4:	2100      	movs	r1, #0
 8005fc6:	f000 bfc7 	b.w	8006f58 <strtol>
	...

08005fcc <__libc_init_array>:
 8005fcc:	b570      	push	{r4, r5, r6, lr}
 8005fce:	4e0d      	ldr	r6, [pc, #52]	; (8006004 <__libc_init_array+0x38>)
 8005fd0:	4c0d      	ldr	r4, [pc, #52]	; (8006008 <__libc_init_array+0x3c>)
 8005fd2:	1ba4      	subs	r4, r4, r6
 8005fd4:	10a4      	asrs	r4, r4, #2
 8005fd6:	2500      	movs	r5, #0
 8005fd8:	42a5      	cmp	r5, r4
 8005fda:	d109      	bne.n	8005ff0 <__libc_init_array+0x24>
 8005fdc:	4e0b      	ldr	r6, [pc, #44]	; (800600c <__libc_init_array+0x40>)
 8005fde:	4c0c      	ldr	r4, [pc, #48]	; (8006010 <__libc_init_array+0x44>)
 8005fe0:	f001 ff3a 	bl	8007e58 <_init>
 8005fe4:	1ba4      	subs	r4, r4, r6
 8005fe6:	10a4      	asrs	r4, r4, #2
 8005fe8:	2500      	movs	r5, #0
 8005fea:	42a5      	cmp	r5, r4
 8005fec:	d105      	bne.n	8005ffa <__libc_init_array+0x2e>
 8005fee:	bd70      	pop	{r4, r5, r6, pc}
 8005ff0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005ff4:	4798      	blx	r3
 8005ff6:	3501      	adds	r5, #1
 8005ff8:	e7ee      	b.n	8005fd8 <__libc_init_array+0xc>
 8005ffa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005ffe:	4798      	blx	r3
 8006000:	3501      	adds	r5, #1
 8006002:	e7f2      	b.n	8005fea <__libc_init_array+0x1e>
 8006004:	08008188 	.word	0x08008188
 8006008:	08008188 	.word	0x08008188
 800600c:	08008188 	.word	0x08008188
 8006010:	0800818c 	.word	0x0800818c

08006014 <malloc>:
 8006014:	4b02      	ldr	r3, [pc, #8]	; (8006020 <malloc+0xc>)
 8006016:	4601      	mov	r1, r0
 8006018:	6818      	ldr	r0, [r3, #0]
 800601a:	f000 b80b 	b.w	8006034 <_malloc_r>
 800601e:	bf00      	nop
 8006020:	200000a8 	.word	0x200000a8

08006024 <memset>:
 8006024:	4402      	add	r2, r0
 8006026:	4603      	mov	r3, r0
 8006028:	4293      	cmp	r3, r2
 800602a:	d100      	bne.n	800602e <memset+0xa>
 800602c:	4770      	bx	lr
 800602e:	f803 1b01 	strb.w	r1, [r3], #1
 8006032:	e7f9      	b.n	8006028 <memset+0x4>

08006034 <_malloc_r>:
 8006034:	b570      	push	{r4, r5, r6, lr}
 8006036:	1ccd      	adds	r5, r1, #3
 8006038:	f025 0503 	bic.w	r5, r5, #3
 800603c:	3508      	adds	r5, #8
 800603e:	2d0c      	cmp	r5, #12
 8006040:	bf38      	it	cc
 8006042:	250c      	movcc	r5, #12
 8006044:	2d00      	cmp	r5, #0
 8006046:	4606      	mov	r6, r0
 8006048:	db01      	blt.n	800604e <_malloc_r+0x1a>
 800604a:	42a9      	cmp	r1, r5
 800604c:	d903      	bls.n	8006056 <_malloc_r+0x22>
 800604e:	230c      	movs	r3, #12
 8006050:	6033      	str	r3, [r6, #0]
 8006052:	2000      	movs	r0, #0
 8006054:	bd70      	pop	{r4, r5, r6, pc}
 8006056:	f001 fad4 	bl	8007602 <__malloc_lock>
 800605a:	4a23      	ldr	r2, [pc, #140]	; (80060e8 <_malloc_r+0xb4>)
 800605c:	6814      	ldr	r4, [r2, #0]
 800605e:	4621      	mov	r1, r4
 8006060:	b991      	cbnz	r1, 8006088 <_malloc_r+0x54>
 8006062:	4c22      	ldr	r4, [pc, #136]	; (80060ec <_malloc_r+0xb8>)
 8006064:	6823      	ldr	r3, [r4, #0]
 8006066:	b91b      	cbnz	r3, 8006070 <_malloc_r+0x3c>
 8006068:	4630      	mov	r0, r6
 800606a:	f000 f841 	bl	80060f0 <_sbrk_r>
 800606e:	6020      	str	r0, [r4, #0]
 8006070:	4629      	mov	r1, r5
 8006072:	4630      	mov	r0, r6
 8006074:	f000 f83c 	bl	80060f0 <_sbrk_r>
 8006078:	1c43      	adds	r3, r0, #1
 800607a:	d126      	bne.n	80060ca <_malloc_r+0x96>
 800607c:	230c      	movs	r3, #12
 800607e:	6033      	str	r3, [r6, #0]
 8006080:	4630      	mov	r0, r6
 8006082:	f001 fabf 	bl	8007604 <__malloc_unlock>
 8006086:	e7e4      	b.n	8006052 <_malloc_r+0x1e>
 8006088:	680b      	ldr	r3, [r1, #0]
 800608a:	1b5b      	subs	r3, r3, r5
 800608c:	d41a      	bmi.n	80060c4 <_malloc_r+0x90>
 800608e:	2b0b      	cmp	r3, #11
 8006090:	d90f      	bls.n	80060b2 <_malloc_r+0x7e>
 8006092:	600b      	str	r3, [r1, #0]
 8006094:	50cd      	str	r5, [r1, r3]
 8006096:	18cc      	adds	r4, r1, r3
 8006098:	4630      	mov	r0, r6
 800609a:	f001 fab3 	bl	8007604 <__malloc_unlock>
 800609e:	f104 000b 	add.w	r0, r4, #11
 80060a2:	1d23      	adds	r3, r4, #4
 80060a4:	f020 0007 	bic.w	r0, r0, #7
 80060a8:	1ac3      	subs	r3, r0, r3
 80060aa:	d01b      	beq.n	80060e4 <_malloc_r+0xb0>
 80060ac:	425a      	negs	r2, r3
 80060ae:	50e2      	str	r2, [r4, r3]
 80060b0:	bd70      	pop	{r4, r5, r6, pc}
 80060b2:	428c      	cmp	r4, r1
 80060b4:	bf0d      	iteet	eq
 80060b6:	6863      	ldreq	r3, [r4, #4]
 80060b8:	684b      	ldrne	r3, [r1, #4]
 80060ba:	6063      	strne	r3, [r4, #4]
 80060bc:	6013      	streq	r3, [r2, #0]
 80060be:	bf18      	it	ne
 80060c0:	460c      	movne	r4, r1
 80060c2:	e7e9      	b.n	8006098 <_malloc_r+0x64>
 80060c4:	460c      	mov	r4, r1
 80060c6:	6849      	ldr	r1, [r1, #4]
 80060c8:	e7ca      	b.n	8006060 <_malloc_r+0x2c>
 80060ca:	1cc4      	adds	r4, r0, #3
 80060cc:	f024 0403 	bic.w	r4, r4, #3
 80060d0:	42a0      	cmp	r0, r4
 80060d2:	d005      	beq.n	80060e0 <_malloc_r+0xac>
 80060d4:	1a21      	subs	r1, r4, r0
 80060d6:	4630      	mov	r0, r6
 80060d8:	f000 f80a 	bl	80060f0 <_sbrk_r>
 80060dc:	3001      	adds	r0, #1
 80060de:	d0cd      	beq.n	800607c <_malloc_r+0x48>
 80060e0:	6025      	str	r5, [r4, #0]
 80060e2:	e7d9      	b.n	8006098 <_malloc_r+0x64>
 80060e4:	bd70      	pop	{r4, r5, r6, pc}
 80060e6:	bf00      	nop
 80060e8:	200002e0 	.word	0x200002e0
 80060ec:	200002e4 	.word	0x200002e4

080060f0 <_sbrk_r>:
 80060f0:	b538      	push	{r3, r4, r5, lr}
 80060f2:	4c06      	ldr	r4, [pc, #24]	; (800610c <_sbrk_r+0x1c>)
 80060f4:	2300      	movs	r3, #0
 80060f6:	4605      	mov	r5, r0
 80060f8:	4608      	mov	r0, r1
 80060fa:	6023      	str	r3, [r4, #0]
 80060fc:	f001 fe9e 	bl	8007e3c <_sbrk>
 8006100:	1c43      	adds	r3, r0, #1
 8006102:	d102      	bne.n	800610a <_sbrk_r+0x1a>
 8006104:	6823      	ldr	r3, [r4, #0]
 8006106:	b103      	cbz	r3, 800610a <_sbrk_r+0x1a>
 8006108:	602b      	str	r3, [r5, #0]
 800610a:	bd38      	pop	{r3, r4, r5, pc}
 800610c:	20016c50 	.word	0x20016c50

08006110 <strchr>:
 8006110:	b2c9      	uxtb	r1, r1
 8006112:	4603      	mov	r3, r0
 8006114:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006118:	b11a      	cbz	r2, 8006122 <strchr+0x12>
 800611a:	4291      	cmp	r1, r2
 800611c:	d1f9      	bne.n	8006112 <strchr+0x2>
 800611e:	4618      	mov	r0, r3
 8006120:	4770      	bx	lr
 8006122:	2900      	cmp	r1, #0
 8006124:	bf0c      	ite	eq
 8006126:	4618      	moveq	r0, r3
 8006128:	2000      	movne	r0, #0
 800612a:	4770      	bx	lr

0800612c <strcpy>:
 800612c:	4603      	mov	r3, r0
 800612e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006132:	f803 2b01 	strb.w	r2, [r3], #1
 8006136:	2a00      	cmp	r2, #0
 8006138:	d1f9      	bne.n	800612e <strcpy+0x2>
 800613a:	4770      	bx	lr

0800613c <strstr>:
 800613c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800613e:	7803      	ldrb	r3, [r0, #0]
 8006140:	b133      	cbz	r3, 8006150 <strstr+0x14>
 8006142:	4603      	mov	r3, r0
 8006144:	4618      	mov	r0, r3
 8006146:	1c5e      	adds	r6, r3, #1
 8006148:	781b      	ldrb	r3, [r3, #0]
 800614a:	b933      	cbnz	r3, 800615a <strstr+0x1e>
 800614c:	4618      	mov	r0, r3
 800614e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006150:	780b      	ldrb	r3, [r1, #0]
 8006152:	2b00      	cmp	r3, #0
 8006154:	bf18      	it	ne
 8006156:	2000      	movne	r0, #0
 8006158:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800615a:	1e4d      	subs	r5, r1, #1
 800615c:	1e44      	subs	r4, r0, #1
 800615e:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8006162:	2a00      	cmp	r2, #0
 8006164:	d0f3      	beq.n	800614e <strstr+0x12>
 8006166:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 800616a:	4297      	cmp	r7, r2
 800616c:	4633      	mov	r3, r6
 800616e:	d0f6      	beq.n	800615e <strstr+0x22>
 8006170:	e7e8      	b.n	8006144 <strstr+0x8>

08006172 <sulp>:
 8006172:	b570      	push	{r4, r5, r6, lr}
 8006174:	4604      	mov	r4, r0
 8006176:	460d      	mov	r5, r1
 8006178:	ec45 4b10 	vmov	d0, r4, r5
 800617c:	4616      	mov	r6, r2
 800617e:	f001 fd03 	bl	8007b88 <__ulp>
 8006182:	ec51 0b10 	vmov	r0, r1, d0
 8006186:	b17e      	cbz	r6, 80061a8 <sulp+0x36>
 8006188:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800618c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006190:	2b00      	cmp	r3, #0
 8006192:	dd09      	ble.n	80061a8 <sulp+0x36>
 8006194:	051b      	lsls	r3, r3, #20
 8006196:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800619a:	2400      	movs	r4, #0
 800619c:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80061a0:	4622      	mov	r2, r4
 80061a2:	462b      	mov	r3, r5
 80061a4:	f7fa f9da 	bl	800055c <__aeabi_dmul>
 80061a8:	bd70      	pop	{r4, r5, r6, pc}
 80061aa:	0000      	movs	r0, r0
 80061ac:	0000      	movs	r0, r0
	...

080061b0 <_strtod_l>:
 80061b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061b4:	b09f      	sub	sp, #124	; 0x7c
 80061b6:	4698      	mov	r8, r3
 80061b8:	9004      	str	r0, [sp, #16]
 80061ba:	2300      	movs	r3, #0
 80061bc:	4640      	mov	r0, r8
 80061be:	460c      	mov	r4, r1
 80061c0:	9215      	str	r2, [sp, #84]	; 0x54
 80061c2:	931a      	str	r3, [sp, #104]	; 0x68
 80061c4:	f001 f9fe 	bl	80075c4 <__localeconv_l>
 80061c8:	4607      	mov	r7, r0
 80061ca:	6800      	ldr	r0, [r0, #0]
 80061cc:	f7fa f806 	bl	80001dc <strlen>
 80061d0:	f04f 0a00 	mov.w	sl, #0
 80061d4:	4605      	mov	r5, r0
 80061d6:	f04f 0b00 	mov.w	fp, #0
 80061da:	9419      	str	r4, [sp, #100]	; 0x64
 80061dc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80061de:	781a      	ldrb	r2, [r3, #0]
 80061e0:	2a0d      	cmp	r2, #13
 80061e2:	d833      	bhi.n	800624c <_strtod_l+0x9c>
 80061e4:	2a09      	cmp	r2, #9
 80061e6:	d237      	bcs.n	8006258 <_strtod_l+0xa8>
 80061e8:	2a00      	cmp	r2, #0
 80061ea:	d03f      	beq.n	800626c <_strtod_l+0xbc>
 80061ec:	2300      	movs	r3, #0
 80061ee:	9309      	str	r3, [sp, #36]	; 0x24
 80061f0:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80061f2:	7833      	ldrb	r3, [r6, #0]
 80061f4:	2b30      	cmp	r3, #48	; 0x30
 80061f6:	f040 8103 	bne.w	8006400 <_strtod_l+0x250>
 80061fa:	7873      	ldrb	r3, [r6, #1]
 80061fc:	2b58      	cmp	r3, #88	; 0x58
 80061fe:	d001      	beq.n	8006204 <_strtod_l+0x54>
 8006200:	2b78      	cmp	r3, #120	; 0x78
 8006202:	d16b      	bne.n	80062dc <_strtod_l+0x12c>
 8006204:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006206:	9301      	str	r3, [sp, #4]
 8006208:	ab1a      	add	r3, sp, #104	; 0x68
 800620a:	9300      	str	r3, [sp, #0]
 800620c:	f8cd 8008 	str.w	r8, [sp, #8]
 8006210:	ab1b      	add	r3, sp, #108	; 0x6c
 8006212:	4aad      	ldr	r2, [pc, #692]	; (80064c8 <_strtod_l+0x318>)
 8006214:	9804      	ldr	r0, [sp, #16]
 8006216:	a919      	add	r1, sp, #100	; 0x64
 8006218:	f000 fefe 	bl	8007018 <__gethex>
 800621c:	f010 0407 	ands.w	r4, r0, #7
 8006220:	4605      	mov	r5, r0
 8006222:	d005      	beq.n	8006230 <_strtod_l+0x80>
 8006224:	2c06      	cmp	r4, #6
 8006226:	d12b      	bne.n	8006280 <_strtod_l+0xd0>
 8006228:	3601      	adds	r6, #1
 800622a:	2300      	movs	r3, #0
 800622c:	9619      	str	r6, [sp, #100]	; 0x64
 800622e:	9309      	str	r3, [sp, #36]	; 0x24
 8006230:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006232:	2b00      	cmp	r3, #0
 8006234:	f040 8590 	bne.w	8006d58 <_strtod_l+0xba8>
 8006238:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800623a:	b1e3      	cbz	r3, 8006276 <_strtod_l+0xc6>
 800623c:	4652      	mov	r2, sl
 800623e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006242:	ec43 2b10 	vmov	d0, r2, r3
 8006246:	b01f      	add	sp, #124	; 0x7c
 8006248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800624c:	2a2b      	cmp	r2, #43	; 0x2b
 800624e:	d006      	beq.n	800625e <_strtod_l+0xae>
 8006250:	2a2d      	cmp	r2, #45	; 0x2d
 8006252:	d013      	beq.n	800627c <_strtod_l+0xcc>
 8006254:	2a20      	cmp	r2, #32
 8006256:	d1c9      	bne.n	80061ec <_strtod_l+0x3c>
 8006258:	3301      	adds	r3, #1
 800625a:	9319      	str	r3, [sp, #100]	; 0x64
 800625c:	e7be      	b.n	80061dc <_strtod_l+0x2c>
 800625e:	2200      	movs	r2, #0
 8006260:	9209      	str	r2, [sp, #36]	; 0x24
 8006262:	1c5a      	adds	r2, r3, #1
 8006264:	9219      	str	r2, [sp, #100]	; 0x64
 8006266:	785b      	ldrb	r3, [r3, #1]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d1c1      	bne.n	80061f0 <_strtod_l+0x40>
 800626c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800626e:	9419      	str	r4, [sp, #100]	; 0x64
 8006270:	2b00      	cmp	r3, #0
 8006272:	f040 856f 	bne.w	8006d54 <_strtod_l+0xba4>
 8006276:	4652      	mov	r2, sl
 8006278:	465b      	mov	r3, fp
 800627a:	e7e2      	b.n	8006242 <_strtod_l+0x92>
 800627c:	2201      	movs	r2, #1
 800627e:	e7ef      	b.n	8006260 <_strtod_l+0xb0>
 8006280:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006282:	b13a      	cbz	r2, 8006294 <_strtod_l+0xe4>
 8006284:	2135      	movs	r1, #53	; 0x35
 8006286:	a81c      	add	r0, sp, #112	; 0x70
 8006288:	f001 fd6f 	bl	8007d6a <__copybits>
 800628c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800628e:	9804      	ldr	r0, [sp, #16]
 8006290:	f001 f9ed 	bl	800766e <_Bfree>
 8006294:	3c01      	subs	r4, #1
 8006296:	2c04      	cmp	r4, #4
 8006298:	d808      	bhi.n	80062ac <_strtod_l+0xfc>
 800629a:	e8df f004 	tbb	[pc, r4]
 800629e:	030c      	.short	0x030c
 80062a0:	1a17      	.short	0x1a17
 80062a2:	0c          	.byte	0x0c
 80062a3:	00          	.byte	0x00
 80062a4:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 80062a8:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 80062ac:	0729      	lsls	r1, r5, #28
 80062ae:	d5bf      	bpl.n	8006230 <_strtod_l+0x80>
 80062b0:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80062b4:	e7bc      	b.n	8006230 <_strtod_l+0x80>
 80062b6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80062b8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80062ba:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 80062be:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80062c2:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80062c6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80062ca:	e7ef      	b.n	80062ac <_strtod_l+0xfc>
 80062cc:	f8df b204 	ldr.w	fp, [pc, #516]	; 80064d4 <_strtod_l+0x324>
 80062d0:	e7ec      	b.n	80062ac <_strtod_l+0xfc>
 80062d2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80062d6:	f04f 3aff 	mov.w	sl, #4294967295
 80062da:	e7e7      	b.n	80062ac <_strtod_l+0xfc>
 80062dc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80062de:	1c5a      	adds	r2, r3, #1
 80062e0:	9219      	str	r2, [sp, #100]	; 0x64
 80062e2:	785b      	ldrb	r3, [r3, #1]
 80062e4:	2b30      	cmp	r3, #48	; 0x30
 80062e6:	d0f9      	beq.n	80062dc <_strtod_l+0x12c>
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d0a1      	beq.n	8006230 <_strtod_l+0x80>
 80062ec:	2301      	movs	r3, #1
 80062ee:	f04f 0900 	mov.w	r9, #0
 80062f2:	9308      	str	r3, [sp, #32]
 80062f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80062f6:	930a      	str	r3, [sp, #40]	; 0x28
 80062f8:	f8cd 901c 	str.w	r9, [sp, #28]
 80062fc:	f8cd 9018 	str.w	r9, [sp, #24]
 8006300:	220a      	movs	r2, #10
 8006302:	9819      	ldr	r0, [sp, #100]	; 0x64
 8006304:	7806      	ldrb	r6, [r0, #0]
 8006306:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800630a:	b2d9      	uxtb	r1, r3
 800630c:	2909      	cmp	r1, #9
 800630e:	d979      	bls.n	8006404 <_strtod_l+0x254>
 8006310:	462a      	mov	r2, r5
 8006312:	6839      	ldr	r1, [r7, #0]
 8006314:	f001 fd72 	bl	8007dfc <strncmp>
 8006318:	2800      	cmp	r0, #0
 800631a:	f000 8082 	beq.w	8006422 <_strtod_l+0x272>
 800631e:	2000      	movs	r0, #0
 8006320:	9d06      	ldr	r5, [sp, #24]
 8006322:	4633      	mov	r3, r6
 8006324:	4602      	mov	r2, r0
 8006326:	4601      	mov	r1, r0
 8006328:	2b65      	cmp	r3, #101	; 0x65
 800632a:	d002      	beq.n	8006332 <_strtod_l+0x182>
 800632c:	2b45      	cmp	r3, #69	; 0x45
 800632e:	f040 80e8 	bne.w	8006502 <_strtod_l+0x352>
 8006332:	b925      	cbnz	r5, 800633e <_strtod_l+0x18e>
 8006334:	b910      	cbnz	r0, 800633c <_strtod_l+0x18c>
 8006336:	9b08      	ldr	r3, [sp, #32]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d097      	beq.n	800626c <_strtod_l+0xbc>
 800633c:	2500      	movs	r5, #0
 800633e:	9c19      	ldr	r4, [sp, #100]	; 0x64
 8006340:	1c63      	adds	r3, r4, #1
 8006342:	9319      	str	r3, [sp, #100]	; 0x64
 8006344:	7863      	ldrb	r3, [r4, #1]
 8006346:	2b2b      	cmp	r3, #43	; 0x2b
 8006348:	f000 80c8 	beq.w	80064dc <_strtod_l+0x32c>
 800634c:	2b2d      	cmp	r3, #45	; 0x2d
 800634e:	f000 80cb 	beq.w	80064e8 <_strtod_l+0x338>
 8006352:	2600      	movs	r6, #0
 8006354:	9605      	str	r6, [sp, #20]
 8006356:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800635a:	2e09      	cmp	r6, #9
 800635c:	f200 80d0 	bhi.w	8006500 <_strtod_l+0x350>
 8006360:	2b30      	cmp	r3, #48	; 0x30
 8006362:	f000 80c3 	beq.w	80064ec <_strtod_l+0x33c>
 8006366:	f1a3 0631 	sub.w	r6, r3, #49	; 0x31
 800636a:	2e08      	cmp	r6, #8
 800636c:	f200 80c9 	bhi.w	8006502 <_strtod_l+0x352>
 8006370:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8006374:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006376:	f04f 0c0a 	mov.w	ip, #10
 800637a:	461f      	mov	r7, r3
 800637c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800637e:	1c5e      	adds	r6, r3, #1
 8006380:	9619      	str	r6, [sp, #100]	; 0x64
 8006382:	785b      	ldrb	r3, [r3, #1]
 8006384:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8006388:	f1b8 0f09 	cmp.w	r8, #9
 800638c:	f240 80b3 	bls.w	80064f6 <_strtod_l+0x346>
 8006390:	1bf6      	subs	r6, r6, r7
 8006392:	2e08      	cmp	r6, #8
 8006394:	f644 681f 	movw	r8, #19999	; 0x4e1f
 8006398:	dc02      	bgt.n	80063a0 <_strtod_l+0x1f0>
 800639a:	45f0      	cmp	r8, lr
 800639c:	bfa8      	it	ge
 800639e:	46f0      	movge	r8, lr
 80063a0:	9e05      	ldr	r6, [sp, #20]
 80063a2:	b10e      	cbz	r6, 80063a8 <_strtod_l+0x1f8>
 80063a4:	f1c8 0800 	rsb	r8, r8, #0
 80063a8:	2d00      	cmp	r5, #0
 80063aa:	f040 80d0 	bne.w	800654e <_strtod_l+0x39e>
 80063ae:	2800      	cmp	r0, #0
 80063b0:	f47f af3e 	bne.w	8006230 <_strtod_l+0x80>
 80063b4:	9a08      	ldr	r2, [sp, #32]
 80063b6:	2a00      	cmp	r2, #0
 80063b8:	f47f af3a 	bne.w	8006230 <_strtod_l+0x80>
 80063bc:	2900      	cmp	r1, #0
 80063be:	f47f af55 	bne.w	800626c <_strtod_l+0xbc>
 80063c2:	2b4e      	cmp	r3, #78	; 0x4e
 80063c4:	f000 80a6 	beq.w	8006514 <_strtod_l+0x364>
 80063c8:	f300 809e 	bgt.w	8006508 <_strtod_l+0x358>
 80063cc:	2b49      	cmp	r3, #73	; 0x49
 80063ce:	f47f af4d 	bne.w	800626c <_strtod_l+0xbc>
 80063d2:	493e      	ldr	r1, [pc, #248]	; (80064cc <_strtod_l+0x31c>)
 80063d4:	a819      	add	r0, sp, #100	; 0x64
 80063d6:	f001 f84f 	bl	8007478 <__match>
 80063da:	2800      	cmp	r0, #0
 80063dc:	f43f af46 	beq.w	800626c <_strtod_l+0xbc>
 80063e0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80063e2:	493b      	ldr	r1, [pc, #236]	; (80064d0 <_strtod_l+0x320>)
 80063e4:	3b01      	subs	r3, #1
 80063e6:	a819      	add	r0, sp, #100	; 0x64
 80063e8:	9319      	str	r3, [sp, #100]	; 0x64
 80063ea:	f001 f845 	bl	8007478 <__match>
 80063ee:	b910      	cbnz	r0, 80063f6 <_strtod_l+0x246>
 80063f0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80063f2:	3301      	adds	r3, #1
 80063f4:	9319      	str	r3, [sp, #100]	; 0x64
 80063f6:	f8df b0dc 	ldr.w	fp, [pc, #220]	; 80064d4 <_strtod_l+0x324>
 80063fa:	f04f 0a00 	mov.w	sl, #0
 80063fe:	e717      	b.n	8006230 <_strtod_l+0x80>
 8006400:	2300      	movs	r3, #0
 8006402:	e774      	b.n	80062ee <_strtod_l+0x13e>
 8006404:	9906      	ldr	r1, [sp, #24]
 8006406:	2908      	cmp	r1, #8
 8006408:	bfdd      	ittte	le
 800640a:	9907      	ldrle	r1, [sp, #28]
 800640c:	fb02 3301 	mlale	r3, r2, r1, r3
 8006410:	9307      	strle	r3, [sp, #28]
 8006412:	fb02 3909 	mlagt	r9, r2, r9, r3
 8006416:	9b06      	ldr	r3, [sp, #24]
 8006418:	3001      	adds	r0, #1
 800641a:	3301      	adds	r3, #1
 800641c:	9306      	str	r3, [sp, #24]
 800641e:	9019      	str	r0, [sp, #100]	; 0x64
 8006420:	e76f      	b.n	8006302 <_strtod_l+0x152>
 8006422:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006424:	195a      	adds	r2, r3, r5
 8006426:	9219      	str	r2, [sp, #100]	; 0x64
 8006428:	9a06      	ldr	r2, [sp, #24]
 800642a:	5d5b      	ldrb	r3, [r3, r5]
 800642c:	2a00      	cmp	r2, #0
 800642e:	d148      	bne.n	80064c2 <_strtod_l+0x312>
 8006430:	4610      	mov	r0, r2
 8006432:	2b30      	cmp	r3, #48	; 0x30
 8006434:	d02a      	beq.n	800648c <_strtod_l+0x2dc>
 8006436:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800643a:	2a08      	cmp	r2, #8
 800643c:	f200 8491 	bhi.w	8006d62 <_strtod_l+0xbb2>
 8006440:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006442:	920a      	str	r2, [sp, #40]	; 0x28
 8006444:	4602      	mov	r2, r0
 8006446:	2000      	movs	r0, #0
 8006448:	4605      	mov	r5, r0
 800644a:	3b30      	subs	r3, #48	; 0x30
 800644c:	f100 0101 	add.w	r1, r0, #1
 8006450:	d011      	beq.n	8006476 <_strtod_l+0x2c6>
 8006452:	440a      	add	r2, r1
 8006454:	eb00 0c05 	add.w	ip, r0, r5
 8006458:	4629      	mov	r1, r5
 800645a:	260a      	movs	r6, #10
 800645c:	4561      	cmp	r1, ip
 800645e:	d11b      	bne.n	8006498 <_strtod_l+0x2e8>
 8006460:	4428      	add	r0, r5
 8006462:	2808      	cmp	r0, #8
 8006464:	f100 0501 	add.w	r5, r0, #1
 8006468:	dc25      	bgt.n	80064b6 <_strtod_l+0x306>
 800646a:	9807      	ldr	r0, [sp, #28]
 800646c:	210a      	movs	r1, #10
 800646e:	fb01 3300 	mla	r3, r1, r0, r3
 8006472:	9307      	str	r3, [sp, #28]
 8006474:	2100      	movs	r1, #0
 8006476:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006478:	1c58      	adds	r0, r3, #1
 800647a:	9019      	str	r0, [sp, #100]	; 0x64
 800647c:	785b      	ldrb	r3, [r3, #1]
 800647e:	4608      	mov	r0, r1
 8006480:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006484:	2909      	cmp	r1, #9
 8006486:	d9e0      	bls.n	800644a <_strtod_l+0x29a>
 8006488:	2101      	movs	r1, #1
 800648a:	e74d      	b.n	8006328 <_strtod_l+0x178>
 800648c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800648e:	1c5a      	adds	r2, r3, #1
 8006490:	9219      	str	r2, [sp, #100]	; 0x64
 8006492:	3001      	adds	r0, #1
 8006494:	785b      	ldrb	r3, [r3, #1]
 8006496:	e7cc      	b.n	8006432 <_strtod_l+0x282>
 8006498:	3101      	adds	r1, #1
 800649a:	f101 3eff 	add.w	lr, r1, #4294967295
 800649e:	f1be 0f08 	cmp.w	lr, #8
 80064a2:	dc03      	bgt.n	80064ac <_strtod_l+0x2fc>
 80064a4:	9f07      	ldr	r7, [sp, #28]
 80064a6:	4377      	muls	r7, r6
 80064a8:	9707      	str	r7, [sp, #28]
 80064aa:	e7d7      	b.n	800645c <_strtod_l+0x2ac>
 80064ac:	2910      	cmp	r1, #16
 80064ae:	bfd8      	it	le
 80064b0:	fb06 f909 	mulle.w	r9, r6, r9
 80064b4:	e7d2      	b.n	800645c <_strtod_l+0x2ac>
 80064b6:	2d10      	cmp	r5, #16
 80064b8:	bfdc      	itt	le
 80064ba:	210a      	movle	r1, #10
 80064bc:	fb01 3909 	mlale	r9, r1, r9, r3
 80064c0:	e7d8      	b.n	8006474 <_strtod_l+0x2c4>
 80064c2:	4602      	mov	r2, r0
 80064c4:	9d06      	ldr	r5, [sp, #24]
 80064c6:	e7db      	b.n	8006480 <_strtod_l+0x2d0>
 80064c8:	08007f28 	.word	0x08007f28
 80064cc:	08007f1c 	.word	0x08007f1c
 80064d0:	08007f1f 	.word	0x08007f1f
 80064d4:	7ff00000 	.word	0x7ff00000
 80064d8:	2101      	movs	r1, #1
 80064da:	e72b      	b.n	8006334 <_strtod_l+0x184>
 80064dc:	2300      	movs	r3, #0
 80064de:	9305      	str	r3, [sp, #20]
 80064e0:	1ca3      	adds	r3, r4, #2
 80064e2:	9319      	str	r3, [sp, #100]	; 0x64
 80064e4:	78a3      	ldrb	r3, [r4, #2]
 80064e6:	e736      	b.n	8006356 <_strtod_l+0x1a6>
 80064e8:	2301      	movs	r3, #1
 80064ea:	e7f8      	b.n	80064de <_strtod_l+0x32e>
 80064ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80064ee:	1c5e      	adds	r6, r3, #1
 80064f0:	9619      	str	r6, [sp, #100]	; 0x64
 80064f2:	785b      	ldrb	r3, [r3, #1]
 80064f4:	e734      	b.n	8006360 <_strtod_l+0x1b0>
 80064f6:	fb0c 3e0e 	mla	lr, ip, lr, r3
 80064fa:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80064fe:	e73d      	b.n	800637c <_strtod_l+0x1cc>
 8006500:	9419      	str	r4, [sp, #100]	; 0x64
 8006502:	f04f 0800 	mov.w	r8, #0
 8006506:	e74f      	b.n	80063a8 <_strtod_l+0x1f8>
 8006508:	2b69      	cmp	r3, #105	; 0x69
 800650a:	f43f af62 	beq.w	80063d2 <_strtod_l+0x222>
 800650e:	2b6e      	cmp	r3, #110	; 0x6e
 8006510:	f47f aeac 	bne.w	800626c <_strtod_l+0xbc>
 8006514:	4988      	ldr	r1, [pc, #544]	; (8006738 <_strtod_l+0x588>)
 8006516:	a819      	add	r0, sp, #100	; 0x64
 8006518:	f000 ffae 	bl	8007478 <__match>
 800651c:	2800      	cmp	r0, #0
 800651e:	f43f aea5 	beq.w	800626c <_strtod_l+0xbc>
 8006522:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006524:	781b      	ldrb	r3, [r3, #0]
 8006526:	2b28      	cmp	r3, #40	; 0x28
 8006528:	d10e      	bne.n	8006548 <_strtod_l+0x398>
 800652a:	aa1c      	add	r2, sp, #112	; 0x70
 800652c:	4983      	ldr	r1, [pc, #524]	; (800673c <_strtod_l+0x58c>)
 800652e:	a819      	add	r0, sp, #100	; 0x64
 8006530:	f000 ffb5 	bl	800749e <__hexnan>
 8006534:	2805      	cmp	r0, #5
 8006536:	d107      	bne.n	8006548 <_strtod_l+0x398>
 8006538:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800653a:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 800653e:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006542:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006546:	e673      	b.n	8006230 <_strtod_l+0x80>
 8006548:	f8df b200 	ldr.w	fp, [pc, #512]	; 800674c <_strtod_l+0x59c>
 800654c:	e755      	b.n	80063fa <_strtod_l+0x24a>
 800654e:	9b06      	ldr	r3, [sp, #24]
 8006550:	9807      	ldr	r0, [sp, #28]
 8006552:	2b00      	cmp	r3, #0
 8006554:	bf08      	it	eq
 8006556:	462b      	moveq	r3, r5
 8006558:	2d10      	cmp	r5, #16
 800655a:	462c      	mov	r4, r5
 800655c:	eba8 0802 	sub.w	r8, r8, r2
 8006560:	bfa8      	it	ge
 8006562:	2410      	movge	r4, #16
 8006564:	9306      	str	r3, [sp, #24]
 8006566:	f7f9 ff83 	bl	8000470 <__aeabi_ui2d>
 800656a:	2c09      	cmp	r4, #9
 800656c:	4682      	mov	sl, r0
 800656e:	468b      	mov	fp, r1
 8006570:	dd13      	ble.n	800659a <_strtod_l+0x3ea>
 8006572:	4b73      	ldr	r3, [pc, #460]	; (8006740 <_strtod_l+0x590>)
 8006574:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006578:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800657c:	f7f9 ffee 	bl	800055c <__aeabi_dmul>
 8006580:	4606      	mov	r6, r0
 8006582:	4648      	mov	r0, r9
 8006584:	460f      	mov	r7, r1
 8006586:	f7f9 ff73 	bl	8000470 <__aeabi_ui2d>
 800658a:	4602      	mov	r2, r0
 800658c:	460b      	mov	r3, r1
 800658e:	4630      	mov	r0, r6
 8006590:	4639      	mov	r1, r7
 8006592:	f7f9 fe31 	bl	80001f8 <__adddf3>
 8006596:	4682      	mov	sl, r0
 8006598:	468b      	mov	fp, r1
 800659a:	2d0f      	cmp	r5, #15
 800659c:	dc36      	bgt.n	800660c <_strtod_l+0x45c>
 800659e:	f1b8 0f00 	cmp.w	r8, #0
 80065a2:	f43f ae45 	beq.w	8006230 <_strtod_l+0x80>
 80065a6:	dd24      	ble.n	80065f2 <_strtod_l+0x442>
 80065a8:	f1b8 0f16 	cmp.w	r8, #22
 80065ac:	dc0b      	bgt.n	80065c6 <_strtod_l+0x416>
 80065ae:	4d64      	ldr	r5, [pc, #400]	; (8006740 <_strtod_l+0x590>)
 80065b0:	eb05 08c8 	add.w	r8, r5, r8, lsl #3
 80065b4:	e9d8 0100 	ldrd	r0, r1, [r8]
 80065b8:	4652      	mov	r2, sl
 80065ba:	465b      	mov	r3, fp
 80065bc:	f7f9 ffce 	bl	800055c <__aeabi_dmul>
 80065c0:	4682      	mov	sl, r0
 80065c2:	468b      	mov	fp, r1
 80065c4:	e634      	b.n	8006230 <_strtod_l+0x80>
 80065c6:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80065ca:	4598      	cmp	r8, r3
 80065cc:	dc1e      	bgt.n	800660c <_strtod_l+0x45c>
 80065ce:	4c5c      	ldr	r4, [pc, #368]	; (8006740 <_strtod_l+0x590>)
 80065d0:	f1c5 050f 	rsb	r5, r5, #15
 80065d4:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80065d8:	eba8 0505 	sub.w	r5, r8, r5
 80065dc:	4652      	mov	r2, sl
 80065de:	465b      	mov	r3, fp
 80065e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80065e4:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80065e8:	f7f9 ffb8 	bl	800055c <__aeabi_dmul>
 80065ec:	e9d4 2300 	ldrd	r2, r3, [r4]
 80065f0:	e7e4      	b.n	80065bc <_strtod_l+0x40c>
 80065f2:	f118 0f16 	cmn.w	r8, #22
 80065f6:	db09      	blt.n	800660c <_strtod_l+0x45c>
 80065f8:	4d51      	ldr	r5, [pc, #324]	; (8006740 <_strtod_l+0x590>)
 80065fa:	eba5 08c8 	sub.w	r8, r5, r8, lsl #3
 80065fe:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006602:	4650      	mov	r0, sl
 8006604:	4659      	mov	r1, fp
 8006606:	f7fa f8d3 	bl	80007b0 <__aeabi_ddiv>
 800660a:	e7d9      	b.n	80065c0 <_strtod_l+0x410>
 800660c:	1b2c      	subs	r4, r5, r4
 800660e:	4444      	add	r4, r8
 8006610:	2c00      	cmp	r4, #0
 8006612:	dd70      	ble.n	80066f6 <_strtod_l+0x546>
 8006614:	f014 030f 	ands.w	r3, r4, #15
 8006618:	d00a      	beq.n	8006630 <_strtod_l+0x480>
 800661a:	4949      	ldr	r1, [pc, #292]	; (8006740 <_strtod_l+0x590>)
 800661c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006620:	4652      	mov	r2, sl
 8006622:	465b      	mov	r3, fp
 8006624:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006628:	f7f9 ff98 	bl	800055c <__aeabi_dmul>
 800662c:	4682      	mov	sl, r0
 800662e:	468b      	mov	fp, r1
 8006630:	f034 040f 	bics.w	r4, r4, #15
 8006634:	d050      	beq.n	80066d8 <_strtod_l+0x528>
 8006636:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
 800663a:	dd23      	ble.n	8006684 <_strtod_l+0x4d4>
 800663c:	2400      	movs	r4, #0
 800663e:	4625      	mov	r5, r4
 8006640:	9407      	str	r4, [sp, #28]
 8006642:	9406      	str	r4, [sp, #24]
 8006644:	9a04      	ldr	r2, [sp, #16]
 8006646:	f8df b108 	ldr.w	fp, [pc, #264]	; 8006750 <_strtod_l+0x5a0>
 800664a:	2322      	movs	r3, #34	; 0x22
 800664c:	6013      	str	r3, [r2, #0]
 800664e:	f04f 0a00 	mov.w	sl, #0
 8006652:	9b07      	ldr	r3, [sp, #28]
 8006654:	2b00      	cmp	r3, #0
 8006656:	f43f adeb 	beq.w	8006230 <_strtod_l+0x80>
 800665a:	991a      	ldr	r1, [sp, #104]	; 0x68
 800665c:	9804      	ldr	r0, [sp, #16]
 800665e:	f001 f806 	bl	800766e <_Bfree>
 8006662:	9906      	ldr	r1, [sp, #24]
 8006664:	9804      	ldr	r0, [sp, #16]
 8006666:	f001 f802 	bl	800766e <_Bfree>
 800666a:	4629      	mov	r1, r5
 800666c:	9804      	ldr	r0, [sp, #16]
 800666e:	f000 fffe 	bl	800766e <_Bfree>
 8006672:	9907      	ldr	r1, [sp, #28]
 8006674:	9804      	ldr	r0, [sp, #16]
 8006676:	f000 fffa 	bl	800766e <_Bfree>
 800667a:	4621      	mov	r1, r4
 800667c:	9804      	ldr	r0, [sp, #16]
 800667e:	f000 fff6 	bl	800766e <_Bfree>
 8006682:	e5d5      	b.n	8006230 <_strtod_l+0x80>
 8006684:	4e2f      	ldr	r6, [pc, #188]	; (8006744 <_strtod_l+0x594>)
 8006686:	2300      	movs	r3, #0
 8006688:	1124      	asrs	r4, r4, #4
 800668a:	4650      	mov	r0, sl
 800668c:	4659      	mov	r1, fp
 800668e:	4699      	mov	r9, r3
 8006690:	4637      	mov	r7, r6
 8006692:	2c01      	cmp	r4, #1
 8006694:	dc23      	bgt.n	80066de <_strtod_l+0x52e>
 8006696:	b10b      	cbz	r3, 800669c <_strtod_l+0x4ec>
 8006698:	4682      	mov	sl, r0
 800669a:	468b      	mov	fp, r1
 800669c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80066a0:	eb07 07c9 	add.w	r7, r7, r9, lsl #3
 80066a4:	4652      	mov	r2, sl
 80066a6:	465b      	mov	r3, fp
 80066a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80066ac:	f7f9 ff56 	bl	800055c <__aeabi_dmul>
 80066b0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80066b4:	468b      	mov	fp, r1
 80066b6:	460a      	mov	r2, r1
 80066b8:	0d1b      	lsrs	r3, r3, #20
 80066ba:	4923      	ldr	r1, [pc, #140]	; (8006748 <_strtod_l+0x598>)
 80066bc:	051b      	lsls	r3, r3, #20
 80066be:	428b      	cmp	r3, r1
 80066c0:	4682      	mov	sl, r0
 80066c2:	d8bb      	bhi.n	800663c <_strtod_l+0x48c>
 80066c4:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80066c8:	428b      	cmp	r3, r1
 80066ca:	bf86      	itte	hi
 80066cc:	f8df b084 	ldrhi.w	fp, [pc, #132]	; 8006754 <_strtod_l+0x5a4>
 80066d0:	f04f 3aff 	movhi.w	sl, #4294967295
 80066d4:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80066d8:	2300      	movs	r3, #0
 80066da:	9305      	str	r3, [sp, #20]
 80066dc:	e06d      	b.n	80067ba <_strtod_l+0x60a>
 80066de:	07e2      	lsls	r2, r4, #31
 80066e0:	d504      	bpl.n	80066ec <_strtod_l+0x53c>
 80066e2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80066e6:	f7f9 ff39 	bl	800055c <__aeabi_dmul>
 80066ea:	2301      	movs	r3, #1
 80066ec:	f109 0901 	add.w	r9, r9, #1
 80066f0:	1064      	asrs	r4, r4, #1
 80066f2:	3608      	adds	r6, #8
 80066f4:	e7cd      	b.n	8006692 <_strtod_l+0x4e2>
 80066f6:	d0ef      	beq.n	80066d8 <_strtod_l+0x528>
 80066f8:	4264      	negs	r4, r4
 80066fa:	f014 020f 	ands.w	r2, r4, #15
 80066fe:	d00a      	beq.n	8006716 <_strtod_l+0x566>
 8006700:	4b0f      	ldr	r3, [pc, #60]	; (8006740 <_strtod_l+0x590>)
 8006702:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006706:	4650      	mov	r0, sl
 8006708:	4659      	mov	r1, fp
 800670a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800670e:	f7fa f84f 	bl	80007b0 <__aeabi_ddiv>
 8006712:	4682      	mov	sl, r0
 8006714:	468b      	mov	fp, r1
 8006716:	1124      	asrs	r4, r4, #4
 8006718:	d0de      	beq.n	80066d8 <_strtod_l+0x528>
 800671a:	2c1f      	cmp	r4, #31
 800671c:	dd1c      	ble.n	8006758 <_strtod_l+0x5a8>
 800671e:	2400      	movs	r4, #0
 8006720:	4625      	mov	r5, r4
 8006722:	9407      	str	r4, [sp, #28]
 8006724:	9406      	str	r4, [sp, #24]
 8006726:	9a04      	ldr	r2, [sp, #16]
 8006728:	2322      	movs	r3, #34	; 0x22
 800672a:	f04f 0a00 	mov.w	sl, #0
 800672e:	f04f 0b00 	mov.w	fp, #0
 8006732:	6013      	str	r3, [r2, #0]
 8006734:	e78d      	b.n	8006652 <_strtod_l+0x4a2>
 8006736:	bf00      	nop
 8006738:	08007f25 	.word	0x08007f25
 800673c:	08007f3c 	.word	0x08007f3c
 8006740:	08007fb0 	.word	0x08007fb0
 8006744:	08007f88 	.word	0x08007f88
 8006748:	7ca00000 	.word	0x7ca00000
 800674c:	fff80000 	.word	0xfff80000
 8006750:	7ff00000 	.word	0x7ff00000
 8006754:	7fefffff 	.word	0x7fefffff
 8006758:	f014 0310 	ands.w	r3, r4, #16
 800675c:	bf18      	it	ne
 800675e:	236a      	movne	r3, #106	; 0x6a
 8006760:	4ea0      	ldr	r6, [pc, #640]	; (80069e4 <_strtod_l+0x834>)
 8006762:	9305      	str	r3, [sp, #20]
 8006764:	4650      	mov	r0, sl
 8006766:	4659      	mov	r1, fp
 8006768:	2300      	movs	r3, #0
 800676a:	2c00      	cmp	r4, #0
 800676c:	f300 8106 	bgt.w	800697c <_strtod_l+0x7cc>
 8006770:	b10b      	cbz	r3, 8006776 <_strtod_l+0x5c6>
 8006772:	4682      	mov	sl, r0
 8006774:	468b      	mov	fp, r1
 8006776:	9b05      	ldr	r3, [sp, #20]
 8006778:	b1bb      	cbz	r3, 80067aa <_strtod_l+0x5fa>
 800677a:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800677e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006782:	2b00      	cmp	r3, #0
 8006784:	4659      	mov	r1, fp
 8006786:	dd10      	ble.n	80067aa <_strtod_l+0x5fa>
 8006788:	2b1f      	cmp	r3, #31
 800678a:	f340 8101 	ble.w	8006990 <_strtod_l+0x7e0>
 800678e:	2b34      	cmp	r3, #52	; 0x34
 8006790:	bfde      	ittt	le
 8006792:	3b20      	suble	r3, #32
 8006794:	f04f 32ff 	movle.w	r2, #4294967295
 8006798:	fa02 f303 	lslle.w	r3, r2, r3
 800679c:	f04f 0a00 	mov.w	sl, #0
 80067a0:	bfcc      	ite	gt
 80067a2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80067a6:	ea03 0b01 	andle.w	fp, r3, r1
 80067aa:	2200      	movs	r2, #0
 80067ac:	2300      	movs	r3, #0
 80067ae:	4650      	mov	r0, sl
 80067b0:	4659      	mov	r1, fp
 80067b2:	f7fa f93b 	bl	8000a2c <__aeabi_dcmpeq>
 80067b6:	2800      	cmp	r0, #0
 80067b8:	d1b1      	bne.n	800671e <_strtod_l+0x56e>
 80067ba:	9b07      	ldr	r3, [sp, #28]
 80067bc:	9300      	str	r3, [sp, #0]
 80067be:	9a06      	ldr	r2, [sp, #24]
 80067c0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80067c2:	9804      	ldr	r0, [sp, #16]
 80067c4:	462b      	mov	r3, r5
 80067c6:	f000 ffa4 	bl	8007712 <__s2b>
 80067ca:	9007      	str	r0, [sp, #28]
 80067cc:	2800      	cmp	r0, #0
 80067ce:	f43f af35 	beq.w	800663c <_strtod_l+0x48c>
 80067d2:	f1b8 0f00 	cmp.w	r8, #0
 80067d6:	f1c8 0300 	rsb	r3, r8, #0
 80067da:	bfa8      	it	ge
 80067dc:	2300      	movge	r3, #0
 80067de:	930e      	str	r3, [sp, #56]	; 0x38
 80067e0:	2400      	movs	r4, #0
 80067e2:	ea28 73e8 	bic.w	r3, r8, r8, asr #31
 80067e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80067e8:	4625      	mov	r5, r4
 80067ea:	9b07      	ldr	r3, [sp, #28]
 80067ec:	9804      	ldr	r0, [sp, #16]
 80067ee:	6859      	ldr	r1, [r3, #4]
 80067f0:	f000 ff09 	bl	8007606 <_Balloc>
 80067f4:	9006      	str	r0, [sp, #24]
 80067f6:	2800      	cmp	r0, #0
 80067f8:	f43f af24 	beq.w	8006644 <_strtod_l+0x494>
 80067fc:	9b07      	ldr	r3, [sp, #28]
 80067fe:	691a      	ldr	r2, [r3, #16]
 8006800:	3202      	adds	r2, #2
 8006802:	f103 010c 	add.w	r1, r3, #12
 8006806:	0092      	lsls	r2, r2, #2
 8006808:	300c      	adds	r0, #12
 800680a:	f000 feef 	bl	80075ec <memcpy>
 800680e:	aa1c      	add	r2, sp, #112	; 0x70
 8006810:	a91b      	add	r1, sp, #108	; 0x6c
 8006812:	ec4b ab10 	vmov	d0, sl, fp
 8006816:	9804      	ldr	r0, [sp, #16]
 8006818:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800681c:	f001 fa2a 	bl	8007c74 <__d2b>
 8006820:	901a      	str	r0, [sp, #104]	; 0x68
 8006822:	2800      	cmp	r0, #0
 8006824:	f43f af0e 	beq.w	8006644 <_strtod_l+0x494>
 8006828:	2101      	movs	r1, #1
 800682a:	9804      	ldr	r0, [sp, #16]
 800682c:	f000 fffd 	bl	800782a <__i2b>
 8006830:	4605      	mov	r5, r0
 8006832:	2800      	cmp	r0, #0
 8006834:	f43f af06 	beq.w	8006644 <_strtod_l+0x494>
 8006838:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800683a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800683c:	2e00      	cmp	r6, #0
 800683e:	bfab      	itete	ge
 8006840:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8006842:	9b0f      	ldrlt	r3, [sp, #60]	; 0x3c
 8006844:	9f0f      	ldrge	r7, [sp, #60]	; 0x3c
 8006846:	f8dd 8038 	ldrlt.w	r8, [sp, #56]	; 0x38
 800684a:	bfac      	ite	ge
 800684c:	eb03 0806 	addge.w	r8, r3, r6
 8006850:	1b9f      	sublt	r7, r3, r6
 8006852:	9b05      	ldr	r3, [sp, #20]
 8006854:	1af6      	subs	r6, r6, r3
 8006856:	4416      	add	r6, r2
 8006858:	4b63      	ldr	r3, [pc, #396]	; (80069e8 <_strtod_l+0x838>)
 800685a:	3e01      	subs	r6, #1
 800685c:	429e      	cmp	r6, r3
 800685e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006862:	f280 80a8 	bge.w	80069b6 <_strtod_l+0x806>
 8006866:	1b9b      	subs	r3, r3, r6
 8006868:	2b1f      	cmp	r3, #31
 800686a:	eba2 0203 	sub.w	r2, r2, r3
 800686e:	f04f 0901 	mov.w	r9, #1
 8006872:	f300 8094 	bgt.w	800699e <_strtod_l+0x7ee>
 8006876:	fa09 f303 	lsl.w	r3, r9, r3
 800687a:	9314      	str	r3, [sp, #80]	; 0x50
 800687c:	2600      	movs	r6, #0
 800687e:	eb08 0902 	add.w	r9, r8, r2
 8006882:	9b05      	ldr	r3, [sp, #20]
 8006884:	45c8      	cmp	r8, r9
 8006886:	4417      	add	r7, r2
 8006888:	441f      	add	r7, r3
 800688a:	4643      	mov	r3, r8
 800688c:	bfa8      	it	ge
 800688e:	464b      	movge	r3, r9
 8006890:	42bb      	cmp	r3, r7
 8006892:	bfa8      	it	ge
 8006894:	463b      	movge	r3, r7
 8006896:	2b00      	cmp	r3, #0
 8006898:	bfc2      	ittt	gt
 800689a:	eba9 0903 	subgt.w	r9, r9, r3
 800689e:	1aff      	subgt	r7, r7, r3
 80068a0:	eba8 0803 	subgt.w	r8, r8, r3
 80068a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80068a6:	b1bb      	cbz	r3, 80068d8 <_strtod_l+0x728>
 80068a8:	4629      	mov	r1, r5
 80068aa:	461a      	mov	r2, r3
 80068ac:	9804      	ldr	r0, [sp, #16]
 80068ae:	f001 f853 	bl	8007958 <__pow5mult>
 80068b2:	4605      	mov	r5, r0
 80068b4:	2800      	cmp	r0, #0
 80068b6:	f43f aec5 	beq.w	8006644 <_strtod_l+0x494>
 80068ba:	4601      	mov	r1, r0
 80068bc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80068be:	9804      	ldr	r0, [sp, #16]
 80068c0:	f000 ffbc 	bl	800783c <__multiply>
 80068c4:	9008      	str	r0, [sp, #32]
 80068c6:	2800      	cmp	r0, #0
 80068c8:	f43f aebc 	beq.w	8006644 <_strtod_l+0x494>
 80068cc:	991a      	ldr	r1, [sp, #104]	; 0x68
 80068ce:	9804      	ldr	r0, [sp, #16]
 80068d0:	f000 fecd 	bl	800766e <_Bfree>
 80068d4:	9b08      	ldr	r3, [sp, #32]
 80068d6:	931a      	str	r3, [sp, #104]	; 0x68
 80068d8:	f1b9 0f00 	cmp.w	r9, #0
 80068dc:	dc6f      	bgt.n	80069be <_strtod_l+0x80e>
 80068de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d175      	bne.n	80069d0 <_strtod_l+0x820>
 80068e4:	2f00      	cmp	r7, #0
 80068e6:	dd08      	ble.n	80068fa <_strtod_l+0x74a>
 80068e8:	463a      	mov	r2, r7
 80068ea:	9906      	ldr	r1, [sp, #24]
 80068ec:	9804      	ldr	r0, [sp, #16]
 80068ee:	f001 f881 	bl	80079f4 <__lshift>
 80068f2:	9006      	str	r0, [sp, #24]
 80068f4:	2800      	cmp	r0, #0
 80068f6:	f43f aea5 	beq.w	8006644 <_strtod_l+0x494>
 80068fa:	f1b8 0f00 	cmp.w	r8, #0
 80068fe:	dd08      	ble.n	8006912 <_strtod_l+0x762>
 8006900:	4629      	mov	r1, r5
 8006902:	4642      	mov	r2, r8
 8006904:	9804      	ldr	r0, [sp, #16]
 8006906:	f001 f875 	bl	80079f4 <__lshift>
 800690a:	4605      	mov	r5, r0
 800690c:	2800      	cmp	r0, #0
 800690e:	f43f ae99 	beq.w	8006644 <_strtod_l+0x494>
 8006912:	9a06      	ldr	r2, [sp, #24]
 8006914:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006916:	9804      	ldr	r0, [sp, #16]
 8006918:	f001 f8d7 	bl	8007aca <__mdiff>
 800691c:	4604      	mov	r4, r0
 800691e:	2800      	cmp	r0, #0
 8006920:	f43f ae90 	beq.w	8006644 <_strtod_l+0x494>
 8006924:	68c3      	ldr	r3, [r0, #12]
 8006926:	9308      	str	r3, [sp, #32]
 8006928:	2300      	movs	r3, #0
 800692a:	60c3      	str	r3, [r0, #12]
 800692c:	4629      	mov	r1, r5
 800692e:	f001 f8b2 	bl	8007a96 <__mcmp>
 8006932:	2800      	cmp	r0, #0
 8006934:	da5a      	bge.n	80069ec <_strtod_l+0x83c>
 8006936:	9b08      	ldr	r3, [sp, #32]
 8006938:	b9e3      	cbnz	r3, 8006974 <_strtod_l+0x7c4>
 800693a:	f1ba 0f00 	cmp.w	sl, #0
 800693e:	d119      	bne.n	8006974 <_strtod_l+0x7c4>
 8006940:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006944:	b9b3      	cbnz	r3, 8006974 <_strtod_l+0x7c4>
 8006946:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800694a:	0d1b      	lsrs	r3, r3, #20
 800694c:	051b      	lsls	r3, r3, #20
 800694e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006952:	d90f      	bls.n	8006974 <_strtod_l+0x7c4>
 8006954:	6963      	ldr	r3, [r4, #20]
 8006956:	b913      	cbnz	r3, 800695e <_strtod_l+0x7ae>
 8006958:	6923      	ldr	r3, [r4, #16]
 800695a:	2b01      	cmp	r3, #1
 800695c:	dd0a      	ble.n	8006974 <_strtod_l+0x7c4>
 800695e:	4621      	mov	r1, r4
 8006960:	2201      	movs	r2, #1
 8006962:	9804      	ldr	r0, [sp, #16]
 8006964:	f001 f846 	bl	80079f4 <__lshift>
 8006968:	4629      	mov	r1, r5
 800696a:	4604      	mov	r4, r0
 800696c:	f001 f893 	bl	8007a96 <__mcmp>
 8006970:	2800      	cmp	r0, #0
 8006972:	dc6c      	bgt.n	8006a4e <_strtod_l+0x89e>
 8006974:	9b05      	ldr	r3, [sp, #20]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d176      	bne.n	8006a68 <_strtod_l+0x8b8>
 800697a:	e66e      	b.n	800665a <_strtod_l+0x4aa>
 800697c:	07e2      	lsls	r2, r4, #31
 800697e:	d504      	bpl.n	800698a <_strtod_l+0x7da>
 8006980:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006984:	f7f9 fdea 	bl	800055c <__aeabi_dmul>
 8006988:	2301      	movs	r3, #1
 800698a:	1064      	asrs	r4, r4, #1
 800698c:	3608      	adds	r6, #8
 800698e:	e6ec      	b.n	800676a <_strtod_l+0x5ba>
 8006990:	f04f 32ff 	mov.w	r2, #4294967295
 8006994:	fa02 f303 	lsl.w	r3, r2, r3
 8006998:	ea03 0a0a 	and.w	sl, r3, sl
 800699c:	e705      	b.n	80067aa <_strtod_l+0x5fa>
 800699e:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80069a2:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80069a6:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80069aa:	36e2      	adds	r6, #226	; 0xe2
 80069ac:	fa09 f606 	lsl.w	r6, r9, r6
 80069b0:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
 80069b4:	e763      	b.n	800687e <_strtod_l+0x6ce>
 80069b6:	2301      	movs	r3, #1
 80069b8:	2600      	movs	r6, #0
 80069ba:	9314      	str	r3, [sp, #80]	; 0x50
 80069bc:	e75f      	b.n	800687e <_strtod_l+0x6ce>
 80069be:	464a      	mov	r2, r9
 80069c0:	991a      	ldr	r1, [sp, #104]	; 0x68
 80069c2:	9804      	ldr	r0, [sp, #16]
 80069c4:	f001 f816 	bl	80079f4 <__lshift>
 80069c8:	901a      	str	r0, [sp, #104]	; 0x68
 80069ca:	2800      	cmp	r0, #0
 80069cc:	d187      	bne.n	80068de <_strtod_l+0x72e>
 80069ce:	e639      	b.n	8006644 <_strtod_l+0x494>
 80069d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80069d2:	9906      	ldr	r1, [sp, #24]
 80069d4:	9804      	ldr	r0, [sp, #16]
 80069d6:	f000 ffbf 	bl	8007958 <__pow5mult>
 80069da:	9006      	str	r0, [sp, #24]
 80069dc:	2800      	cmp	r0, #0
 80069de:	d181      	bne.n	80068e4 <_strtod_l+0x734>
 80069e0:	e630      	b.n	8006644 <_strtod_l+0x494>
 80069e2:	bf00      	nop
 80069e4:	08007f50 	.word	0x08007f50
 80069e8:	fffffc02 	.word	0xfffffc02
 80069ec:	f040 8086 	bne.w	8006afc <_strtod_l+0x94c>
 80069f0:	9a08      	ldr	r2, [sp, #32]
 80069f2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80069f6:	b332      	cbz	r2, 8006a46 <_strtod_l+0x896>
 80069f8:	4aad      	ldr	r2, [pc, #692]	; (8006cb0 <_strtod_l+0xb00>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	4659      	mov	r1, fp
 80069fe:	d152      	bne.n	8006aa6 <_strtod_l+0x8f6>
 8006a00:	9b05      	ldr	r3, [sp, #20]
 8006a02:	4650      	mov	r0, sl
 8006a04:	b1d3      	cbz	r3, 8006a3c <_strtod_l+0x88c>
 8006a06:	4aab      	ldr	r2, [pc, #684]	; (8006cb4 <_strtod_l+0xb04>)
 8006a08:	400a      	ands	r2, r1
 8006a0a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8006a0e:	f04f 37ff 	mov.w	r7, #4294967295
 8006a12:	d816      	bhi.n	8006a42 <_strtod_l+0x892>
 8006a14:	0d12      	lsrs	r2, r2, #20
 8006a16:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006a1a:	fa07 f303 	lsl.w	r3, r7, r3
 8006a1e:	4283      	cmp	r3, r0
 8006a20:	d141      	bne.n	8006aa6 <_strtod_l+0x8f6>
 8006a22:	4aa5      	ldr	r2, [pc, #660]	; (8006cb8 <_strtod_l+0xb08>)
 8006a24:	4291      	cmp	r1, r2
 8006a26:	d102      	bne.n	8006a2e <_strtod_l+0x87e>
 8006a28:	3301      	adds	r3, #1
 8006a2a:	f43f ae0b 	beq.w	8006644 <_strtod_l+0x494>
 8006a2e:	4ba1      	ldr	r3, [pc, #644]	; (8006cb4 <_strtod_l+0xb04>)
 8006a30:	400b      	ands	r3, r1
 8006a32:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8006a36:	f04f 0a00 	mov.w	sl, #0
 8006a3a:	e79b      	b.n	8006974 <_strtod_l+0x7c4>
 8006a3c:	f04f 33ff 	mov.w	r3, #4294967295
 8006a40:	e7ed      	b.n	8006a1e <_strtod_l+0x86e>
 8006a42:	463b      	mov	r3, r7
 8006a44:	e7eb      	b.n	8006a1e <_strtod_l+0x86e>
 8006a46:	bb73      	cbnz	r3, 8006aa6 <_strtod_l+0x8f6>
 8006a48:	f1ba 0f00 	cmp.w	sl, #0
 8006a4c:	d12b      	bne.n	8006aa6 <_strtod_l+0x8f6>
 8006a4e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006a52:	9a05      	ldr	r2, [sp, #20]
 8006a54:	0d1b      	lsrs	r3, r3, #20
 8006a56:	051b      	lsls	r3, r3, #20
 8006a58:	b1e2      	cbz	r2, 8006a94 <_strtod_l+0x8e4>
 8006a5a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006a5e:	dc19      	bgt.n	8006a94 <_strtod_l+0x8e4>
 8006a60:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
 8006a64:	f77f ae5f 	ble.w	8006726 <_strtod_l+0x576>
 8006a68:	4b94      	ldr	r3, [pc, #592]	; (8006cbc <_strtod_l+0xb0c>)
 8006a6a:	930d      	str	r3, [sp, #52]	; 0x34
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	930c      	str	r3, [sp, #48]	; 0x30
 8006a70:	4650      	mov	r0, sl
 8006a72:	4659      	mov	r1, fp
 8006a74:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006a78:	f7f9 fd70 	bl	800055c <__aeabi_dmul>
 8006a7c:	4682      	mov	sl, r0
 8006a7e:	468b      	mov	fp, r1
 8006a80:	2900      	cmp	r1, #0
 8006a82:	f47f adea 	bne.w	800665a <_strtod_l+0x4aa>
 8006a86:	2800      	cmp	r0, #0
 8006a88:	f47f ade7 	bne.w	800665a <_strtod_l+0x4aa>
 8006a8c:	9a04      	ldr	r2, [sp, #16]
 8006a8e:	2322      	movs	r3, #34	; 0x22
 8006a90:	6013      	str	r3, [r2, #0]
 8006a92:	e5e2      	b.n	800665a <_strtod_l+0x4aa>
 8006a94:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006a98:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006a9c:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006aa0:	f04f 3aff 	mov.w	sl, #4294967295
 8006aa4:	e766      	b.n	8006974 <_strtod_l+0x7c4>
 8006aa6:	b19e      	cbz	r6, 8006ad0 <_strtod_l+0x920>
 8006aa8:	ea16 0f0b 	tst.w	r6, fp
 8006aac:	f43f af62 	beq.w	8006974 <_strtod_l+0x7c4>
 8006ab0:	9b08      	ldr	r3, [sp, #32]
 8006ab2:	9a05      	ldr	r2, [sp, #20]
 8006ab4:	4650      	mov	r0, sl
 8006ab6:	4659      	mov	r1, fp
 8006ab8:	b173      	cbz	r3, 8006ad8 <_strtod_l+0x928>
 8006aba:	f7ff fb5a 	bl	8006172 <sulp>
 8006abe:	4602      	mov	r2, r0
 8006ac0:	460b      	mov	r3, r1
 8006ac2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006ac6:	f7f9 fb97 	bl	80001f8 <__adddf3>
 8006aca:	4682      	mov	sl, r0
 8006acc:	468b      	mov	fp, r1
 8006ace:	e751      	b.n	8006974 <_strtod_l+0x7c4>
 8006ad0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006ad2:	ea13 0f0a 	tst.w	r3, sl
 8006ad6:	e7e9      	b.n	8006aac <_strtod_l+0x8fc>
 8006ad8:	f7ff fb4b 	bl	8006172 <sulp>
 8006adc:	4602      	mov	r2, r0
 8006ade:	460b      	mov	r3, r1
 8006ae0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006ae4:	f7f9 fb86 	bl	80001f4 <__aeabi_dsub>
 8006ae8:	2200      	movs	r2, #0
 8006aea:	2300      	movs	r3, #0
 8006aec:	4682      	mov	sl, r0
 8006aee:	468b      	mov	fp, r1
 8006af0:	f7f9 ff9c 	bl	8000a2c <__aeabi_dcmpeq>
 8006af4:	2800      	cmp	r0, #0
 8006af6:	f47f ae16 	bne.w	8006726 <_strtod_l+0x576>
 8006afa:	e73b      	b.n	8006974 <_strtod_l+0x7c4>
 8006afc:	4629      	mov	r1, r5
 8006afe:	4620      	mov	r0, r4
 8006b00:	f001 f907 	bl	8007d12 <__ratio>
 8006b04:	ec57 6b10 	vmov	r6, r7, d0
 8006b08:	2200      	movs	r2, #0
 8006b0a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006b0e:	ee10 0a10 	vmov	r0, s0
 8006b12:	4639      	mov	r1, r7
 8006b14:	f7f9 ff9e 	bl	8000a54 <__aeabi_dcmple>
 8006b18:	2800      	cmp	r0, #0
 8006b1a:	d074      	beq.n	8006c06 <_strtod_l+0xa56>
 8006b1c:	9b08      	ldr	r3, [sp, #32]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d046      	beq.n	8006bb0 <_strtod_l+0xa00>
 8006b22:	f8df 919c 	ldr.w	r9, [pc, #412]	; 8006cc0 <_strtod_l+0xb10>
 8006b26:	f04f 0800 	mov.w	r8, #0
 8006b2a:	4f65      	ldr	r7, [pc, #404]	; (8006cc0 <_strtod_l+0xb10>)
 8006b2c:	2600      	movs	r6, #0
 8006b2e:	4b61      	ldr	r3, [pc, #388]	; (8006cb4 <_strtod_l+0xb04>)
 8006b30:	ea0b 0303 	and.w	r3, fp, r3
 8006b34:	9314      	str	r3, [sp, #80]	; 0x50
 8006b36:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006b38:	4b62      	ldr	r3, [pc, #392]	; (8006cc4 <_strtod_l+0xb14>)
 8006b3a:	429a      	cmp	r2, r3
 8006b3c:	f040 80ca 	bne.w	8006cd4 <_strtod_l+0xb24>
 8006b40:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006b44:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8006b48:	ec4b ab10 	vmov	d0, sl, fp
 8006b4c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8006b50:	f001 f81a 	bl	8007b88 <__ulp>
 8006b54:	4640      	mov	r0, r8
 8006b56:	ec53 2b10 	vmov	r2, r3, d0
 8006b5a:	4649      	mov	r1, r9
 8006b5c:	f7f9 fcfe 	bl	800055c <__aeabi_dmul>
 8006b60:	4652      	mov	r2, sl
 8006b62:	465b      	mov	r3, fp
 8006b64:	f7f9 fb48 	bl	80001f8 <__adddf3>
 8006b68:	4a52      	ldr	r2, [pc, #328]	; (8006cb4 <_strtod_l+0xb04>)
 8006b6a:	4b57      	ldr	r3, [pc, #348]	; (8006cc8 <_strtod_l+0xb18>)
 8006b6c:	400a      	ands	r2, r1
 8006b6e:	429a      	cmp	r2, r3
 8006b70:	4682      	mov	sl, r0
 8006b72:	d95c      	bls.n	8006c2e <_strtod_l+0xa7e>
 8006b74:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006b76:	f103 7354 	add.w	r3, r3, #55574528	; 0x3500000
 8006b7a:	429a      	cmp	r2, r3
 8006b7c:	d103      	bne.n	8006b86 <_strtod_l+0x9d6>
 8006b7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b80:	3301      	adds	r3, #1
 8006b82:	f43f ad5f 	beq.w	8006644 <_strtod_l+0x494>
 8006b86:	f8df b130 	ldr.w	fp, [pc, #304]	; 8006cb8 <_strtod_l+0xb08>
 8006b8a:	f04f 3aff 	mov.w	sl, #4294967295
 8006b8e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006b90:	9804      	ldr	r0, [sp, #16]
 8006b92:	f000 fd6c 	bl	800766e <_Bfree>
 8006b96:	9906      	ldr	r1, [sp, #24]
 8006b98:	9804      	ldr	r0, [sp, #16]
 8006b9a:	f000 fd68 	bl	800766e <_Bfree>
 8006b9e:	4629      	mov	r1, r5
 8006ba0:	9804      	ldr	r0, [sp, #16]
 8006ba2:	f000 fd64 	bl	800766e <_Bfree>
 8006ba6:	4621      	mov	r1, r4
 8006ba8:	9804      	ldr	r0, [sp, #16]
 8006baa:	f000 fd60 	bl	800766e <_Bfree>
 8006bae:	e61c      	b.n	80067ea <_strtod_l+0x63a>
 8006bb0:	f1ba 0f00 	cmp.w	sl, #0
 8006bb4:	d118      	bne.n	8006be8 <_strtod_l+0xa38>
 8006bb6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006bba:	b9e3      	cbnz	r3, 8006bf6 <_strtod_l+0xa46>
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	4b40      	ldr	r3, [pc, #256]	; (8006cc0 <_strtod_l+0xb10>)
 8006bc0:	4630      	mov	r0, r6
 8006bc2:	4639      	mov	r1, r7
 8006bc4:	f7f9 ff3c 	bl	8000a40 <__aeabi_dcmplt>
 8006bc8:	b9d0      	cbnz	r0, 8006c00 <_strtod_l+0xa50>
 8006bca:	4630      	mov	r0, r6
 8006bcc:	4639      	mov	r1, r7
 8006bce:	2200      	movs	r2, #0
 8006bd0:	4b3e      	ldr	r3, [pc, #248]	; (8006ccc <_strtod_l+0xb1c>)
 8006bd2:	f7f9 fcc3 	bl	800055c <__aeabi_dmul>
 8006bd6:	4606      	mov	r6, r0
 8006bd8:	460f      	mov	r7, r1
 8006bda:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8006bde:	9616      	str	r6, [sp, #88]	; 0x58
 8006be0:	9317      	str	r3, [sp, #92]	; 0x5c
 8006be2:	e9dd 8916 	ldrd	r8, r9, [sp, #88]	; 0x58
 8006be6:	e7a2      	b.n	8006b2e <_strtod_l+0x97e>
 8006be8:	f1ba 0f01 	cmp.w	sl, #1
 8006bec:	d103      	bne.n	8006bf6 <_strtod_l+0xa46>
 8006bee:	f1bb 0f00 	cmp.w	fp, #0
 8006bf2:	f43f ad98 	beq.w	8006726 <_strtod_l+0x576>
 8006bf6:	f04f 0800 	mov.w	r8, #0
 8006bfa:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 8006cd0 <_strtod_l+0xb20>
 8006bfe:	e794      	b.n	8006b2a <_strtod_l+0x97a>
 8006c00:	2600      	movs	r6, #0
 8006c02:	4f32      	ldr	r7, [pc, #200]	; (8006ccc <_strtod_l+0xb1c>)
 8006c04:	e7e9      	b.n	8006bda <_strtod_l+0xa2a>
 8006c06:	4b31      	ldr	r3, [pc, #196]	; (8006ccc <_strtod_l+0xb1c>)
 8006c08:	4630      	mov	r0, r6
 8006c0a:	4639      	mov	r1, r7
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	f7f9 fca5 	bl	800055c <__aeabi_dmul>
 8006c12:	9b08      	ldr	r3, [sp, #32]
 8006c14:	4606      	mov	r6, r0
 8006c16:	460f      	mov	r7, r1
 8006c18:	b933      	cbnz	r3, 8006c28 <_strtod_l+0xa78>
 8006c1a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006c1e:	9010      	str	r0, [sp, #64]	; 0x40
 8006c20:	9311      	str	r3, [sp, #68]	; 0x44
 8006c22:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 8006c26:	e782      	b.n	8006b2e <_strtod_l+0x97e>
 8006c28:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8006c2c:	e7f9      	b.n	8006c22 <_strtod_l+0xa72>
 8006c2e:	f101 7b54 	add.w	fp, r1, #55574528	; 0x3500000
 8006c32:	9b05      	ldr	r3, [sp, #20]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d1aa      	bne.n	8006b8e <_strtod_l+0x9de>
 8006c38:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006c3c:	0d1b      	lsrs	r3, r3, #20
 8006c3e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006c40:	051b      	lsls	r3, r3, #20
 8006c42:	429a      	cmp	r2, r3
 8006c44:	46d8      	mov	r8, fp
 8006c46:	d1a2      	bne.n	8006b8e <_strtod_l+0x9de>
 8006c48:	4639      	mov	r1, r7
 8006c4a:	4630      	mov	r0, r6
 8006c4c:	f7f9 ff20 	bl	8000a90 <__aeabi_d2iz>
 8006c50:	f7f9 fc1e 	bl	8000490 <__aeabi_i2d>
 8006c54:	460b      	mov	r3, r1
 8006c56:	4602      	mov	r2, r0
 8006c58:	4639      	mov	r1, r7
 8006c5a:	4630      	mov	r0, r6
 8006c5c:	f7f9 faca 	bl	80001f4 <__aeabi_dsub>
 8006c60:	9b08      	ldr	r3, [sp, #32]
 8006c62:	4606      	mov	r6, r0
 8006c64:	460f      	mov	r7, r1
 8006c66:	b933      	cbnz	r3, 8006c76 <_strtod_l+0xac6>
 8006c68:	f1ba 0f00 	cmp.w	sl, #0
 8006c6c:	d103      	bne.n	8006c76 <_strtod_l+0xac6>
 8006c6e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d068      	beq.n	8006d48 <_strtod_l+0xb98>
 8006c76:	a30a      	add	r3, pc, #40	; (adr r3, 8006ca0 <_strtod_l+0xaf0>)
 8006c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c7c:	4630      	mov	r0, r6
 8006c7e:	4639      	mov	r1, r7
 8006c80:	f7f9 fede 	bl	8000a40 <__aeabi_dcmplt>
 8006c84:	2800      	cmp	r0, #0
 8006c86:	f47f ace8 	bne.w	800665a <_strtod_l+0x4aa>
 8006c8a:	a307      	add	r3, pc, #28	; (adr r3, 8006ca8 <_strtod_l+0xaf8>)
 8006c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c90:	4630      	mov	r0, r6
 8006c92:	4639      	mov	r1, r7
 8006c94:	f7f9 fef2 	bl	8000a7c <__aeabi_dcmpgt>
 8006c98:	2800      	cmp	r0, #0
 8006c9a:	f43f af78 	beq.w	8006b8e <_strtod_l+0x9de>
 8006c9e:	e4dc      	b.n	800665a <_strtod_l+0x4aa>
 8006ca0:	94a03595 	.word	0x94a03595
 8006ca4:	3fdfffff 	.word	0x3fdfffff
 8006ca8:	35afe535 	.word	0x35afe535
 8006cac:	3fe00000 	.word	0x3fe00000
 8006cb0:	000fffff 	.word	0x000fffff
 8006cb4:	7ff00000 	.word	0x7ff00000
 8006cb8:	7fefffff 	.word	0x7fefffff
 8006cbc:	39500000 	.word	0x39500000
 8006cc0:	3ff00000 	.word	0x3ff00000
 8006cc4:	7fe00000 	.word	0x7fe00000
 8006cc8:	7c9fffff 	.word	0x7c9fffff
 8006ccc:	3fe00000 	.word	0x3fe00000
 8006cd0:	bff00000 	.word	0xbff00000
 8006cd4:	9b05      	ldr	r3, [sp, #20]
 8006cd6:	b31b      	cbz	r3, 8006d20 <_strtod_l+0xb70>
 8006cd8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006cda:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006cde:	d81f      	bhi.n	8006d20 <_strtod_l+0xb70>
 8006ce0:	a325      	add	r3, pc, #148	; (adr r3, 8006d78 <_strtod_l+0xbc8>)
 8006ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce6:	4630      	mov	r0, r6
 8006ce8:	4639      	mov	r1, r7
 8006cea:	f7f9 feb3 	bl	8000a54 <__aeabi_dcmple>
 8006cee:	b190      	cbz	r0, 8006d16 <_strtod_l+0xb66>
 8006cf0:	4639      	mov	r1, r7
 8006cf2:	4630      	mov	r0, r6
 8006cf4:	f7f9 fef4 	bl	8000ae0 <__aeabi_d2uiz>
 8006cf8:	2800      	cmp	r0, #0
 8006cfa:	bf08      	it	eq
 8006cfc:	2001      	moveq	r0, #1
 8006cfe:	f7f9 fbb7 	bl	8000470 <__aeabi_ui2d>
 8006d02:	9b08      	ldr	r3, [sp, #32]
 8006d04:	4606      	mov	r6, r0
 8006d06:	460f      	mov	r7, r1
 8006d08:	b9db      	cbnz	r3, 8006d42 <_strtod_l+0xb92>
 8006d0a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006d0e:	9012      	str	r0, [sp, #72]	; 0x48
 8006d10:	9313      	str	r3, [sp, #76]	; 0x4c
 8006d12:	e9dd 8912 	ldrd	r8, r9, [sp, #72]	; 0x48
 8006d16:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006d18:	f109 63d6 	add.w	r3, r9, #112197632	; 0x6b00000
 8006d1c:	eba3 0902 	sub.w	r9, r3, r2
 8006d20:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8006d24:	f000 ff30 	bl	8007b88 <__ulp>
 8006d28:	4640      	mov	r0, r8
 8006d2a:	ec53 2b10 	vmov	r2, r3, d0
 8006d2e:	4649      	mov	r1, r9
 8006d30:	f7f9 fc14 	bl	800055c <__aeabi_dmul>
 8006d34:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006d38:	f7f9 fa5e 	bl	80001f8 <__adddf3>
 8006d3c:	4682      	mov	sl, r0
 8006d3e:	468b      	mov	fp, r1
 8006d40:	e777      	b.n	8006c32 <_strtod_l+0xa82>
 8006d42:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8006d46:	e7e4      	b.n	8006d12 <_strtod_l+0xb62>
 8006d48:	a30d      	add	r3, pc, #52	; (adr r3, 8006d80 <_strtod_l+0xbd0>)
 8006d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d4e:	f7f9 fe77 	bl	8000a40 <__aeabi_dcmplt>
 8006d52:	e7a1      	b.n	8006c98 <_strtod_l+0xae8>
 8006d54:	2300      	movs	r3, #0
 8006d56:	9309      	str	r3, [sp, #36]	; 0x24
 8006d58:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006d5a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006d5c:	6013      	str	r3, [r2, #0]
 8006d5e:	f7ff ba6b 	b.w	8006238 <_strtod_l+0x88>
 8006d62:	2b65      	cmp	r3, #101	; 0x65
 8006d64:	f04f 0200 	mov.w	r2, #0
 8006d68:	f43f abb6 	beq.w	80064d8 <_strtod_l+0x328>
 8006d6c:	4615      	mov	r5, r2
 8006d6e:	2101      	movs	r1, #1
 8006d70:	f7ff badc 	b.w	800632c <_strtod_l+0x17c>
 8006d74:	f3af 8000 	nop.w
 8006d78:	ffc00000 	.word	0xffc00000
 8006d7c:	41dfffff 	.word	0x41dfffff
 8006d80:	94a03595 	.word	0x94a03595
 8006d84:	3fcfffff 	.word	0x3fcfffff

08006d88 <strtod>:
 8006d88:	4b07      	ldr	r3, [pc, #28]	; (8006da8 <strtod+0x20>)
 8006d8a:	4a08      	ldr	r2, [pc, #32]	; (8006dac <strtod+0x24>)
 8006d8c:	b410      	push	{r4}
 8006d8e:	681c      	ldr	r4, [r3, #0]
 8006d90:	6a23      	ldr	r3, [r4, #32]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	bf08      	it	eq
 8006d96:	4613      	moveq	r3, r2
 8006d98:	460a      	mov	r2, r1
 8006d9a:	4601      	mov	r1, r0
 8006d9c:	4620      	mov	r0, r4
 8006d9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006da2:	f7ff ba05 	b.w	80061b0 <_strtod_l>
 8006da6:	bf00      	nop
 8006da8:	200000a8 	.word	0x200000a8
 8006dac:	2000010c 	.word	0x2000010c

08006db0 <strtok>:
 8006db0:	4b13      	ldr	r3, [pc, #76]	; (8006e00 <strtok+0x50>)
 8006db2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006db6:	681d      	ldr	r5, [r3, #0]
 8006db8:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8006dba:	4606      	mov	r6, r0
 8006dbc:	460f      	mov	r7, r1
 8006dbe:	b9b4      	cbnz	r4, 8006dee <strtok+0x3e>
 8006dc0:	2050      	movs	r0, #80	; 0x50
 8006dc2:	f7ff f927 	bl	8006014 <malloc>
 8006dc6:	65a8      	str	r0, [r5, #88]	; 0x58
 8006dc8:	6004      	str	r4, [r0, #0]
 8006dca:	6044      	str	r4, [r0, #4]
 8006dcc:	6084      	str	r4, [r0, #8]
 8006dce:	60c4      	str	r4, [r0, #12]
 8006dd0:	6104      	str	r4, [r0, #16]
 8006dd2:	6144      	str	r4, [r0, #20]
 8006dd4:	6184      	str	r4, [r0, #24]
 8006dd6:	6284      	str	r4, [r0, #40]	; 0x28
 8006dd8:	62c4      	str	r4, [r0, #44]	; 0x2c
 8006dda:	6304      	str	r4, [r0, #48]	; 0x30
 8006ddc:	6344      	str	r4, [r0, #52]	; 0x34
 8006dde:	6384      	str	r4, [r0, #56]	; 0x38
 8006de0:	63c4      	str	r4, [r0, #60]	; 0x3c
 8006de2:	6404      	str	r4, [r0, #64]	; 0x40
 8006de4:	6444      	str	r4, [r0, #68]	; 0x44
 8006de6:	6484      	str	r4, [r0, #72]	; 0x48
 8006de8:	64c4      	str	r4, [r0, #76]	; 0x4c
 8006dea:	7704      	strb	r4, [r0, #28]
 8006dec:	6244      	str	r4, [r0, #36]	; 0x24
 8006dee:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8006df0:	4639      	mov	r1, r7
 8006df2:	4630      	mov	r0, r6
 8006df4:	2301      	movs	r3, #1
 8006df6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006dfa:	f000 b803 	b.w	8006e04 <__strtok_r>
 8006dfe:	bf00      	nop
 8006e00:	200000a8 	.word	0x200000a8

08006e04 <__strtok_r>:
 8006e04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e06:	b918      	cbnz	r0, 8006e10 <__strtok_r+0xc>
 8006e08:	6810      	ldr	r0, [r2, #0]
 8006e0a:	b908      	cbnz	r0, 8006e10 <__strtok_r+0xc>
 8006e0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e0e:	4620      	mov	r0, r4
 8006e10:	4604      	mov	r4, r0
 8006e12:	460f      	mov	r7, r1
 8006e14:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006e18:	f817 6b01 	ldrb.w	r6, [r7], #1
 8006e1c:	b91e      	cbnz	r6, 8006e26 <__strtok_r+0x22>
 8006e1e:	b965      	cbnz	r5, 8006e3a <__strtok_r+0x36>
 8006e20:	6015      	str	r5, [r2, #0]
 8006e22:	4628      	mov	r0, r5
 8006e24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e26:	42b5      	cmp	r5, r6
 8006e28:	d1f6      	bne.n	8006e18 <__strtok_r+0x14>
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d1ef      	bne.n	8006e0e <__strtok_r+0xa>
 8006e2e:	6014      	str	r4, [r2, #0]
 8006e30:	7003      	strb	r3, [r0, #0]
 8006e32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e34:	461c      	mov	r4, r3
 8006e36:	e00c      	b.n	8006e52 <__strtok_r+0x4e>
 8006e38:	b915      	cbnz	r5, 8006e40 <__strtok_r+0x3c>
 8006e3a:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006e3e:	460e      	mov	r6, r1
 8006e40:	f816 5b01 	ldrb.w	r5, [r6], #1
 8006e44:	42ab      	cmp	r3, r5
 8006e46:	d1f7      	bne.n	8006e38 <__strtok_r+0x34>
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d0f3      	beq.n	8006e34 <__strtok_r+0x30>
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	f804 3c01 	strb.w	r3, [r4, #-1]
 8006e52:	6014      	str	r4, [r2, #0]
 8006e54:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006e56 <_strtol_l.isra.0>:
 8006e56:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e5a:	4680      	mov	r8, r0
 8006e5c:	4689      	mov	r9, r1
 8006e5e:	4692      	mov	sl, r2
 8006e60:	461f      	mov	r7, r3
 8006e62:	468b      	mov	fp, r1
 8006e64:	465d      	mov	r5, fp
 8006e66:	980a      	ldr	r0, [sp, #40]	; 0x28
 8006e68:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006e6c:	f000 fba7 	bl	80075be <__locale_ctype_ptr_l>
 8006e70:	4420      	add	r0, r4
 8006e72:	7846      	ldrb	r6, [r0, #1]
 8006e74:	f016 0608 	ands.w	r6, r6, #8
 8006e78:	d10b      	bne.n	8006e92 <_strtol_l.isra.0+0x3c>
 8006e7a:	2c2d      	cmp	r4, #45	; 0x2d
 8006e7c:	d10b      	bne.n	8006e96 <_strtol_l.isra.0+0x40>
 8006e7e:	782c      	ldrb	r4, [r5, #0]
 8006e80:	2601      	movs	r6, #1
 8006e82:	f10b 0502 	add.w	r5, fp, #2
 8006e86:	b167      	cbz	r7, 8006ea2 <_strtol_l.isra.0+0x4c>
 8006e88:	2f10      	cmp	r7, #16
 8006e8a:	d114      	bne.n	8006eb6 <_strtol_l.isra.0+0x60>
 8006e8c:	2c30      	cmp	r4, #48	; 0x30
 8006e8e:	d00a      	beq.n	8006ea6 <_strtol_l.isra.0+0x50>
 8006e90:	e011      	b.n	8006eb6 <_strtol_l.isra.0+0x60>
 8006e92:	46ab      	mov	fp, r5
 8006e94:	e7e6      	b.n	8006e64 <_strtol_l.isra.0+0xe>
 8006e96:	2c2b      	cmp	r4, #43	; 0x2b
 8006e98:	bf04      	itt	eq
 8006e9a:	782c      	ldrbeq	r4, [r5, #0]
 8006e9c:	f10b 0502 	addeq.w	r5, fp, #2
 8006ea0:	e7f1      	b.n	8006e86 <_strtol_l.isra.0+0x30>
 8006ea2:	2c30      	cmp	r4, #48	; 0x30
 8006ea4:	d127      	bne.n	8006ef6 <_strtol_l.isra.0+0xa0>
 8006ea6:	782b      	ldrb	r3, [r5, #0]
 8006ea8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006eac:	2b58      	cmp	r3, #88	; 0x58
 8006eae:	d14b      	bne.n	8006f48 <_strtol_l.isra.0+0xf2>
 8006eb0:	786c      	ldrb	r4, [r5, #1]
 8006eb2:	2710      	movs	r7, #16
 8006eb4:	3502      	adds	r5, #2
 8006eb6:	2e00      	cmp	r6, #0
 8006eb8:	bf0c      	ite	eq
 8006eba:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8006ebe:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	fbb1 fef7 	udiv	lr, r1, r7
 8006ec8:	4610      	mov	r0, r2
 8006eca:	fb07 1c1e 	mls	ip, r7, lr, r1
 8006ece:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8006ed2:	2b09      	cmp	r3, #9
 8006ed4:	d811      	bhi.n	8006efa <_strtol_l.isra.0+0xa4>
 8006ed6:	461c      	mov	r4, r3
 8006ed8:	42a7      	cmp	r7, r4
 8006eda:	dd1d      	ble.n	8006f18 <_strtol_l.isra.0+0xc2>
 8006edc:	1c53      	adds	r3, r2, #1
 8006ede:	d007      	beq.n	8006ef0 <_strtol_l.isra.0+0x9a>
 8006ee0:	4586      	cmp	lr, r0
 8006ee2:	d316      	bcc.n	8006f12 <_strtol_l.isra.0+0xbc>
 8006ee4:	d101      	bne.n	8006eea <_strtol_l.isra.0+0x94>
 8006ee6:	45a4      	cmp	ip, r4
 8006ee8:	db13      	blt.n	8006f12 <_strtol_l.isra.0+0xbc>
 8006eea:	fb00 4007 	mla	r0, r0, r7, r4
 8006eee:	2201      	movs	r2, #1
 8006ef0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006ef4:	e7eb      	b.n	8006ece <_strtol_l.isra.0+0x78>
 8006ef6:	270a      	movs	r7, #10
 8006ef8:	e7dd      	b.n	8006eb6 <_strtol_l.isra.0+0x60>
 8006efa:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8006efe:	2b19      	cmp	r3, #25
 8006f00:	d801      	bhi.n	8006f06 <_strtol_l.isra.0+0xb0>
 8006f02:	3c37      	subs	r4, #55	; 0x37
 8006f04:	e7e8      	b.n	8006ed8 <_strtol_l.isra.0+0x82>
 8006f06:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8006f0a:	2b19      	cmp	r3, #25
 8006f0c:	d804      	bhi.n	8006f18 <_strtol_l.isra.0+0xc2>
 8006f0e:	3c57      	subs	r4, #87	; 0x57
 8006f10:	e7e2      	b.n	8006ed8 <_strtol_l.isra.0+0x82>
 8006f12:	f04f 32ff 	mov.w	r2, #4294967295
 8006f16:	e7eb      	b.n	8006ef0 <_strtol_l.isra.0+0x9a>
 8006f18:	1c53      	adds	r3, r2, #1
 8006f1a:	d108      	bne.n	8006f2e <_strtol_l.isra.0+0xd8>
 8006f1c:	2322      	movs	r3, #34	; 0x22
 8006f1e:	f8c8 3000 	str.w	r3, [r8]
 8006f22:	4608      	mov	r0, r1
 8006f24:	f1ba 0f00 	cmp.w	sl, #0
 8006f28:	d107      	bne.n	8006f3a <_strtol_l.isra.0+0xe4>
 8006f2a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f2e:	b106      	cbz	r6, 8006f32 <_strtol_l.isra.0+0xdc>
 8006f30:	4240      	negs	r0, r0
 8006f32:	f1ba 0f00 	cmp.w	sl, #0
 8006f36:	d00c      	beq.n	8006f52 <_strtol_l.isra.0+0xfc>
 8006f38:	b122      	cbz	r2, 8006f44 <_strtol_l.isra.0+0xee>
 8006f3a:	3d01      	subs	r5, #1
 8006f3c:	f8ca 5000 	str.w	r5, [sl]
 8006f40:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f44:	464d      	mov	r5, r9
 8006f46:	e7f9      	b.n	8006f3c <_strtol_l.isra.0+0xe6>
 8006f48:	2430      	movs	r4, #48	; 0x30
 8006f4a:	2f00      	cmp	r7, #0
 8006f4c:	d1b3      	bne.n	8006eb6 <_strtol_l.isra.0+0x60>
 8006f4e:	2708      	movs	r7, #8
 8006f50:	e7b1      	b.n	8006eb6 <_strtol_l.isra.0+0x60>
 8006f52:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08006f58 <strtol>:
 8006f58:	4b08      	ldr	r3, [pc, #32]	; (8006f7c <strtol+0x24>)
 8006f5a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006f5c:	681c      	ldr	r4, [r3, #0]
 8006f5e:	4d08      	ldr	r5, [pc, #32]	; (8006f80 <strtol+0x28>)
 8006f60:	6a23      	ldr	r3, [r4, #32]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	bf08      	it	eq
 8006f66:	462b      	moveq	r3, r5
 8006f68:	9300      	str	r3, [sp, #0]
 8006f6a:	4613      	mov	r3, r2
 8006f6c:	460a      	mov	r2, r1
 8006f6e:	4601      	mov	r1, r0
 8006f70:	4620      	mov	r0, r4
 8006f72:	f7ff ff70 	bl	8006e56 <_strtol_l.isra.0>
 8006f76:	b003      	add	sp, #12
 8006f78:	bd30      	pop	{r4, r5, pc}
 8006f7a:	bf00      	nop
 8006f7c:	200000a8 	.word	0x200000a8
 8006f80:	2000010c 	.word	0x2000010c

08006f84 <rshift>:
 8006f84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f86:	6906      	ldr	r6, [r0, #16]
 8006f88:	114b      	asrs	r3, r1, #5
 8006f8a:	42b3      	cmp	r3, r6
 8006f8c:	f100 0514 	add.w	r5, r0, #20
 8006f90:	da2b      	bge.n	8006fea <rshift+0x66>
 8006f92:	f011 011f 	ands.w	r1, r1, #31
 8006f96:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 8006f9a:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 8006f9e:	d108      	bne.n	8006fb2 <rshift+0x2e>
 8006fa0:	4629      	mov	r1, r5
 8006fa2:	42b2      	cmp	r2, r6
 8006fa4:	460b      	mov	r3, r1
 8006fa6:	d210      	bcs.n	8006fca <rshift+0x46>
 8006fa8:	f852 3b04 	ldr.w	r3, [r2], #4
 8006fac:	f841 3b04 	str.w	r3, [r1], #4
 8006fb0:	e7f7      	b.n	8006fa2 <rshift+0x1e>
 8006fb2:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 8006fb6:	f1c1 0e20 	rsb	lr, r1, #32
 8006fba:	3204      	adds	r2, #4
 8006fbc:	40cc      	lsrs	r4, r1
 8006fbe:	462b      	mov	r3, r5
 8006fc0:	42b2      	cmp	r2, r6
 8006fc2:	d308      	bcc.n	8006fd6 <rshift+0x52>
 8006fc4:	601c      	str	r4, [r3, #0]
 8006fc6:	b104      	cbz	r4, 8006fca <rshift+0x46>
 8006fc8:	3304      	adds	r3, #4
 8006fca:	1b5b      	subs	r3, r3, r5
 8006fcc:	109b      	asrs	r3, r3, #2
 8006fce:	6103      	str	r3, [r0, #16]
 8006fd0:	b903      	cbnz	r3, 8006fd4 <rshift+0x50>
 8006fd2:	6143      	str	r3, [r0, #20]
 8006fd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fd6:	6817      	ldr	r7, [r2, #0]
 8006fd8:	fa07 f70e 	lsl.w	r7, r7, lr
 8006fdc:	433c      	orrs	r4, r7
 8006fde:	f843 4b04 	str.w	r4, [r3], #4
 8006fe2:	f852 4b04 	ldr.w	r4, [r2], #4
 8006fe6:	40cc      	lsrs	r4, r1
 8006fe8:	e7ea      	b.n	8006fc0 <rshift+0x3c>
 8006fea:	462b      	mov	r3, r5
 8006fec:	e7ed      	b.n	8006fca <rshift+0x46>

08006fee <__hexdig_fun>:
 8006fee:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006ff2:	2b09      	cmp	r3, #9
 8006ff4:	d802      	bhi.n	8006ffc <__hexdig_fun+0xe>
 8006ff6:	3820      	subs	r0, #32
 8006ff8:	b2c0      	uxtb	r0, r0
 8006ffa:	4770      	bx	lr
 8006ffc:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007000:	2b05      	cmp	r3, #5
 8007002:	d801      	bhi.n	8007008 <__hexdig_fun+0x1a>
 8007004:	3847      	subs	r0, #71	; 0x47
 8007006:	e7f7      	b.n	8006ff8 <__hexdig_fun+0xa>
 8007008:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800700c:	2b05      	cmp	r3, #5
 800700e:	d801      	bhi.n	8007014 <__hexdig_fun+0x26>
 8007010:	3827      	subs	r0, #39	; 0x27
 8007012:	e7f1      	b.n	8006ff8 <__hexdig_fun+0xa>
 8007014:	2000      	movs	r0, #0
 8007016:	4770      	bx	lr

08007018 <__gethex>:
 8007018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800701c:	b08b      	sub	sp, #44	; 0x2c
 800701e:	468a      	mov	sl, r1
 8007020:	9002      	str	r0, [sp, #8]
 8007022:	9816      	ldr	r0, [sp, #88]	; 0x58
 8007024:	9306      	str	r3, [sp, #24]
 8007026:	4690      	mov	r8, r2
 8007028:	f000 facc 	bl	80075c4 <__localeconv_l>
 800702c:	6803      	ldr	r3, [r0, #0]
 800702e:	9303      	str	r3, [sp, #12]
 8007030:	4618      	mov	r0, r3
 8007032:	f7f9 f8d3 	bl	80001dc <strlen>
 8007036:	9b03      	ldr	r3, [sp, #12]
 8007038:	9001      	str	r0, [sp, #4]
 800703a:	4403      	add	r3, r0
 800703c:	f04f 0b00 	mov.w	fp, #0
 8007040:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8007044:	9307      	str	r3, [sp, #28]
 8007046:	f8da 3000 	ldr.w	r3, [sl]
 800704a:	3302      	adds	r3, #2
 800704c:	461f      	mov	r7, r3
 800704e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007052:	2830      	cmp	r0, #48	; 0x30
 8007054:	d06c      	beq.n	8007130 <__gethex+0x118>
 8007056:	f7ff ffca 	bl	8006fee <__hexdig_fun>
 800705a:	4604      	mov	r4, r0
 800705c:	2800      	cmp	r0, #0
 800705e:	d16a      	bne.n	8007136 <__gethex+0x11e>
 8007060:	9a01      	ldr	r2, [sp, #4]
 8007062:	9903      	ldr	r1, [sp, #12]
 8007064:	4638      	mov	r0, r7
 8007066:	f000 fec9 	bl	8007dfc <strncmp>
 800706a:	2800      	cmp	r0, #0
 800706c:	d166      	bne.n	800713c <__gethex+0x124>
 800706e:	9b01      	ldr	r3, [sp, #4]
 8007070:	5cf8      	ldrb	r0, [r7, r3]
 8007072:	18fe      	adds	r6, r7, r3
 8007074:	f7ff ffbb 	bl	8006fee <__hexdig_fun>
 8007078:	2800      	cmp	r0, #0
 800707a:	d062      	beq.n	8007142 <__gethex+0x12a>
 800707c:	4633      	mov	r3, r6
 800707e:	7818      	ldrb	r0, [r3, #0]
 8007080:	2830      	cmp	r0, #48	; 0x30
 8007082:	461f      	mov	r7, r3
 8007084:	f103 0301 	add.w	r3, r3, #1
 8007088:	d0f9      	beq.n	800707e <__gethex+0x66>
 800708a:	f7ff ffb0 	bl	8006fee <__hexdig_fun>
 800708e:	fab0 f580 	clz	r5, r0
 8007092:	096d      	lsrs	r5, r5, #5
 8007094:	4634      	mov	r4, r6
 8007096:	f04f 0b01 	mov.w	fp, #1
 800709a:	463a      	mov	r2, r7
 800709c:	4616      	mov	r6, r2
 800709e:	3201      	adds	r2, #1
 80070a0:	7830      	ldrb	r0, [r6, #0]
 80070a2:	f7ff ffa4 	bl	8006fee <__hexdig_fun>
 80070a6:	2800      	cmp	r0, #0
 80070a8:	d1f8      	bne.n	800709c <__gethex+0x84>
 80070aa:	9a01      	ldr	r2, [sp, #4]
 80070ac:	9903      	ldr	r1, [sp, #12]
 80070ae:	4630      	mov	r0, r6
 80070b0:	f000 fea4 	bl	8007dfc <strncmp>
 80070b4:	b950      	cbnz	r0, 80070cc <__gethex+0xb4>
 80070b6:	b954      	cbnz	r4, 80070ce <__gethex+0xb6>
 80070b8:	9b01      	ldr	r3, [sp, #4]
 80070ba:	18f4      	adds	r4, r6, r3
 80070bc:	4622      	mov	r2, r4
 80070be:	4616      	mov	r6, r2
 80070c0:	3201      	adds	r2, #1
 80070c2:	7830      	ldrb	r0, [r6, #0]
 80070c4:	f7ff ff93 	bl	8006fee <__hexdig_fun>
 80070c8:	2800      	cmp	r0, #0
 80070ca:	d1f8      	bne.n	80070be <__gethex+0xa6>
 80070cc:	b10c      	cbz	r4, 80070d2 <__gethex+0xba>
 80070ce:	1ba4      	subs	r4, r4, r6
 80070d0:	00a4      	lsls	r4, r4, #2
 80070d2:	7833      	ldrb	r3, [r6, #0]
 80070d4:	2b50      	cmp	r3, #80	; 0x50
 80070d6:	d001      	beq.n	80070dc <__gethex+0xc4>
 80070d8:	2b70      	cmp	r3, #112	; 0x70
 80070da:	d140      	bne.n	800715e <__gethex+0x146>
 80070dc:	7873      	ldrb	r3, [r6, #1]
 80070de:	2b2b      	cmp	r3, #43	; 0x2b
 80070e0:	d035      	beq.n	800714e <__gethex+0x136>
 80070e2:	2b2d      	cmp	r3, #45	; 0x2d
 80070e4:	d02f      	beq.n	8007146 <__gethex+0x12e>
 80070e6:	1c71      	adds	r1, r6, #1
 80070e8:	f04f 0900 	mov.w	r9, #0
 80070ec:	7808      	ldrb	r0, [r1, #0]
 80070ee:	f7ff ff7e 	bl	8006fee <__hexdig_fun>
 80070f2:	1e43      	subs	r3, r0, #1
 80070f4:	b2db      	uxtb	r3, r3
 80070f6:	2b18      	cmp	r3, #24
 80070f8:	d831      	bhi.n	800715e <__gethex+0x146>
 80070fa:	f1a0 0210 	sub.w	r2, r0, #16
 80070fe:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007102:	f7ff ff74 	bl	8006fee <__hexdig_fun>
 8007106:	1e43      	subs	r3, r0, #1
 8007108:	b2db      	uxtb	r3, r3
 800710a:	2b18      	cmp	r3, #24
 800710c:	d922      	bls.n	8007154 <__gethex+0x13c>
 800710e:	f1b9 0f00 	cmp.w	r9, #0
 8007112:	d000      	beq.n	8007116 <__gethex+0xfe>
 8007114:	4252      	negs	r2, r2
 8007116:	4414      	add	r4, r2
 8007118:	f8ca 1000 	str.w	r1, [sl]
 800711c:	b30d      	cbz	r5, 8007162 <__gethex+0x14a>
 800711e:	f1bb 0f00 	cmp.w	fp, #0
 8007122:	bf14      	ite	ne
 8007124:	2700      	movne	r7, #0
 8007126:	2706      	moveq	r7, #6
 8007128:	4638      	mov	r0, r7
 800712a:	b00b      	add	sp, #44	; 0x2c
 800712c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007130:	f10b 0b01 	add.w	fp, fp, #1
 8007134:	e78a      	b.n	800704c <__gethex+0x34>
 8007136:	2500      	movs	r5, #0
 8007138:	462c      	mov	r4, r5
 800713a:	e7ae      	b.n	800709a <__gethex+0x82>
 800713c:	463e      	mov	r6, r7
 800713e:	2501      	movs	r5, #1
 8007140:	e7c7      	b.n	80070d2 <__gethex+0xba>
 8007142:	4604      	mov	r4, r0
 8007144:	e7fb      	b.n	800713e <__gethex+0x126>
 8007146:	f04f 0901 	mov.w	r9, #1
 800714a:	1cb1      	adds	r1, r6, #2
 800714c:	e7ce      	b.n	80070ec <__gethex+0xd4>
 800714e:	f04f 0900 	mov.w	r9, #0
 8007152:	e7fa      	b.n	800714a <__gethex+0x132>
 8007154:	230a      	movs	r3, #10
 8007156:	fb03 0202 	mla	r2, r3, r2, r0
 800715a:	3a10      	subs	r2, #16
 800715c:	e7cf      	b.n	80070fe <__gethex+0xe6>
 800715e:	4631      	mov	r1, r6
 8007160:	e7da      	b.n	8007118 <__gethex+0x100>
 8007162:	1bf3      	subs	r3, r6, r7
 8007164:	3b01      	subs	r3, #1
 8007166:	4629      	mov	r1, r5
 8007168:	2b07      	cmp	r3, #7
 800716a:	dc49      	bgt.n	8007200 <__gethex+0x1e8>
 800716c:	9802      	ldr	r0, [sp, #8]
 800716e:	f000 fa4a 	bl	8007606 <_Balloc>
 8007172:	9b01      	ldr	r3, [sp, #4]
 8007174:	f100 0914 	add.w	r9, r0, #20
 8007178:	f04f 0b00 	mov.w	fp, #0
 800717c:	f1c3 0301 	rsb	r3, r3, #1
 8007180:	4605      	mov	r5, r0
 8007182:	f8cd 9010 	str.w	r9, [sp, #16]
 8007186:	46da      	mov	sl, fp
 8007188:	9308      	str	r3, [sp, #32]
 800718a:	42b7      	cmp	r7, r6
 800718c:	d33b      	bcc.n	8007206 <__gethex+0x1ee>
 800718e:	9804      	ldr	r0, [sp, #16]
 8007190:	f840 ab04 	str.w	sl, [r0], #4
 8007194:	eba0 0009 	sub.w	r0, r0, r9
 8007198:	1080      	asrs	r0, r0, #2
 800719a:	6128      	str	r0, [r5, #16]
 800719c:	0147      	lsls	r7, r0, #5
 800719e:	4650      	mov	r0, sl
 80071a0:	f000 faf5 	bl	800778e <__hi0bits>
 80071a4:	f8d8 6000 	ldr.w	r6, [r8]
 80071a8:	1a3f      	subs	r7, r7, r0
 80071aa:	42b7      	cmp	r7, r6
 80071ac:	dd64      	ble.n	8007278 <__gethex+0x260>
 80071ae:	1bbf      	subs	r7, r7, r6
 80071b0:	4639      	mov	r1, r7
 80071b2:	4628      	mov	r0, r5
 80071b4:	f000 fdf3 	bl	8007d9e <__any_on>
 80071b8:	4682      	mov	sl, r0
 80071ba:	b178      	cbz	r0, 80071dc <__gethex+0x1c4>
 80071bc:	1e7b      	subs	r3, r7, #1
 80071be:	1159      	asrs	r1, r3, #5
 80071c0:	f003 021f 	and.w	r2, r3, #31
 80071c4:	f04f 0a01 	mov.w	sl, #1
 80071c8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80071cc:	fa0a f202 	lsl.w	r2, sl, r2
 80071d0:	420a      	tst	r2, r1
 80071d2:	d003      	beq.n	80071dc <__gethex+0x1c4>
 80071d4:	4553      	cmp	r3, sl
 80071d6:	dc46      	bgt.n	8007266 <__gethex+0x24e>
 80071d8:	f04f 0a02 	mov.w	sl, #2
 80071dc:	4639      	mov	r1, r7
 80071de:	4628      	mov	r0, r5
 80071e0:	f7ff fed0 	bl	8006f84 <rshift>
 80071e4:	443c      	add	r4, r7
 80071e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80071ea:	429c      	cmp	r4, r3
 80071ec:	dd52      	ble.n	8007294 <__gethex+0x27c>
 80071ee:	4629      	mov	r1, r5
 80071f0:	9802      	ldr	r0, [sp, #8]
 80071f2:	f000 fa3c 	bl	800766e <_Bfree>
 80071f6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80071f8:	2300      	movs	r3, #0
 80071fa:	6013      	str	r3, [r2, #0]
 80071fc:	27a3      	movs	r7, #163	; 0xa3
 80071fe:	e793      	b.n	8007128 <__gethex+0x110>
 8007200:	3101      	adds	r1, #1
 8007202:	105b      	asrs	r3, r3, #1
 8007204:	e7b0      	b.n	8007168 <__gethex+0x150>
 8007206:	1e73      	subs	r3, r6, #1
 8007208:	9305      	str	r3, [sp, #20]
 800720a:	9a07      	ldr	r2, [sp, #28]
 800720c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007210:	4293      	cmp	r3, r2
 8007212:	d018      	beq.n	8007246 <__gethex+0x22e>
 8007214:	f1bb 0f20 	cmp.w	fp, #32
 8007218:	d107      	bne.n	800722a <__gethex+0x212>
 800721a:	9b04      	ldr	r3, [sp, #16]
 800721c:	f8c3 a000 	str.w	sl, [r3]
 8007220:	3304      	adds	r3, #4
 8007222:	f04f 0a00 	mov.w	sl, #0
 8007226:	9304      	str	r3, [sp, #16]
 8007228:	46d3      	mov	fp, sl
 800722a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800722e:	f7ff fede 	bl	8006fee <__hexdig_fun>
 8007232:	f000 000f 	and.w	r0, r0, #15
 8007236:	fa00 f00b 	lsl.w	r0, r0, fp
 800723a:	ea4a 0a00 	orr.w	sl, sl, r0
 800723e:	f10b 0b04 	add.w	fp, fp, #4
 8007242:	9b05      	ldr	r3, [sp, #20]
 8007244:	e00d      	b.n	8007262 <__gethex+0x24a>
 8007246:	9b05      	ldr	r3, [sp, #20]
 8007248:	9a08      	ldr	r2, [sp, #32]
 800724a:	4413      	add	r3, r2
 800724c:	429f      	cmp	r7, r3
 800724e:	d8e1      	bhi.n	8007214 <__gethex+0x1fc>
 8007250:	4618      	mov	r0, r3
 8007252:	9a01      	ldr	r2, [sp, #4]
 8007254:	9903      	ldr	r1, [sp, #12]
 8007256:	9309      	str	r3, [sp, #36]	; 0x24
 8007258:	f000 fdd0 	bl	8007dfc <strncmp>
 800725c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800725e:	2800      	cmp	r0, #0
 8007260:	d1d8      	bne.n	8007214 <__gethex+0x1fc>
 8007262:	461e      	mov	r6, r3
 8007264:	e791      	b.n	800718a <__gethex+0x172>
 8007266:	1eb9      	subs	r1, r7, #2
 8007268:	4628      	mov	r0, r5
 800726a:	f000 fd98 	bl	8007d9e <__any_on>
 800726e:	2800      	cmp	r0, #0
 8007270:	d0b2      	beq.n	80071d8 <__gethex+0x1c0>
 8007272:	f04f 0a03 	mov.w	sl, #3
 8007276:	e7b1      	b.n	80071dc <__gethex+0x1c4>
 8007278:	da09      	bge.n	800728e <__gethex+0x276>
 800727a:	1bf7      	subs	r7, r6, r7
 800727c:	4629      	mov	r1, r5
 800727e:	463a      	mov	r2, r7
 8007280:	9802      	ldr	r0, [sp, #8]
 8007282:	f000 fbb7 	bl	80079f4 <__lshift>
 8007286:	1be4      	subs	r4, r4, r7
 8007288:	4605      	mov	r5, r0
 800728a:	f100 0914 	add.w	r9, r0, #20
 800728e:	f04f 0a00 	mov.w	sl, #0
 8007292:	e7a8      	b.n	80071e6 <__gethex+0x1ce>
 8007294:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007298:	4284      	cmp	r4, r0
 800729a:	da6a      	bge.n	8007372 <__gethex+0x35a>
 800729c:	1b04      	subs	r4, r0, r4
 800729e:	42a6      	cmp	r6, r4
 80072a0:	dc2e      	bgt.n	8007300 <__gethex+0x2e8>
 80072a2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80072a6:	2b02      	cmp	r3, #2
 80072a8:	d022      	beq.n	80072f0 <__gethex+0x2d8>
 80072aa:	2b03      	cmp	r3, #3
 80072ac:	d024      	beq.n	80072f8 <__gethex+0x2e0>
 80072ae:	2b01      	cmp	r3, #1
 80072b0:	d115      	bne.n	80072de <__gethex+0x2c6>
 80072b2:	42a6      	cmp	r6, r4
 80072b4:	d113      	bne.n	80072de <__gethex+0x2c6>
 80072b6:	2e01      	cmp	r6, #1
 80072b8:	dc0b      	bgt.n	80072d2 <__gethex+0x2ba>
 80072ba:	9a06      	ldr	r2, [sp, #24]
 80072bc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80072c0:	6013      	str	r3, [r2, #0]
 80072c2:	2301      	movs	r3, #1
 80072c4:	612b      	str	r3, [r5, #16]
 80072c6:	f8c9 3000 	str.w	r3, [r9]
 80072ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80072cc:	2762      	movs	r7, #98	; 0x62
 80072ce:	601d      	str	r5, [r3, #0]
 80072d0:	e72a      	b.n	8007128 <__gethex+0x110>
 80072d2:	1e71      	subs	r1, r6, #1
 80072d4:	4628      	mov	r0, r5
 80072d6:	f000 fd62 	bl	8007d9e <__any_on>
 80072da:	2800      	cmp	r0, #0
 80072dc:	d1ed      	bne.n	80072ba <__gethex+0x2a2>
 80072de:	4629      	mov	r1, r5
 80072e0:	9802      	ldr	r0, [sp, #8]
 80072e2:	f000 f9c4 	bl	800766e <_Bfree>
 80072e6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80072e8:	2300      	movs	r3, #0
 80072ea:	6013      	str	r3, [r2, #0]
 80072ec:	2750      	movs	r7, #80	; 0x50
 80072ee:	e71b      	b.n	8007128 <__gethex+0x110>
 80072f0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d0e1      	beq.n	80072ba <__gethex+0x2a2>
 80072f6:	e7f2      	b.n	80072de <__gethex+0x2c6>
 80072f8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d1dd      	bne.n	80072ba <__gethex+0x2a2>
 80072fe:	e7ee      	b.n	80072de <__gethex+0x2c6>
 8007300:	1e67      	subs	r7, r4, #1
 8007302:	f1ba 0f00 	cmp.w	sl, #0
 8007306:	d131      	bne.n	800736c <__gethex+0x354>
 8007308:	b127      	cbz	r7, 8007314 <__gethex+0x2fc>
 800730a:	4639      	mov	r1, r7
 800730c:	4628      	mov	r0, r5
 800730e:	f000 fd46 	bl	8007d9e <__any_on>
 8007312:	4682      	mov	sl, r0
 8007314:	117a      	asrs	r2, r7, #5
 8007316:	2301      	movs	r3, #1
 8007318:	f007 071f 	and.w	r7, r7, #31
 800731c:	fa03 f707 	lsl.w	r7, r3, r7
 8007320:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8007324:	4621      	mov	r1, r4
 8007326:	421f      	tst	r7, r3
 8007328:	4628      	mov	r0, r5
 800732a:	bf18      	it	ne
 800732c:	f04a 0a02 	orrne.w	sl, sl, #2
 8007330:	1b36      	subs	r6, r6, r4
 8007332:	f7ff fe27 	bl	8006f84 <rshift>
 8007336:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800733a:	2702      	movs	r7, #2
 800733c:	f1ba 0f00 	cmp.w	sl, #0
 8007340:	d045      	beq.n	80073ce <__gethex+0x3b6>
 8007342:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007346:	2b02      	cmp	r3, #2
 8007348:	d015      	beq.n	8007376 <__gethex+0x35e>
 800734a:	2b03      	cmp	r3, #3
 800734c:	d017      	beq.n	800737e <__gethex+0x366>
 800734e:	2b01      	cmp	r3, #1
 8007350:	d109      	bne.n	8007366 <__gethex+0x34e>
 8007352:	f01a 0f02 	tst.w	sl, #2
 8007356:	d006      	beq.n	8007366 <__gethex+0x34e>
 8007358:	f8d9 3000 	ldr.w	r3, [r9]
 800735c:	ea4a 0a03 	orr.w	sl, sl, r3
 8007360:	f01a 0f01 	tst.w	sl, #1
 8007364:	d10e      	bne.n	8007384 <__gethex+0x36c>
 8007366:	f047 0710 	orr.w	r7, r7, #16
 800736a:	e030      	b.n	80073ce <__gethex+0x3b6>
 800736c:	f04f 0a01 	mov.w	sl, #1
 8007370:	e7d0      	b.n	8007314 <__gethex+0x2fc>
 8007372:	2701      	movs	r7, #1
 8007374:	e7e2      	b.n	800733c <__gethex+0x324>
 8007376:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007378:	f1c3 0301 	rsb	r3, r3, #1
 800737c:	9315      	str	r3, [sp, #84]	; 0x54
 800737e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007380:	2b00      	cmp	r3, #0
 8007382:	d0f0      	beq.n	8007366 <__gethex+0x34e>
 8007384:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8007388:	f105 0314 	add.w	r3, r5, #20
 800738c:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8007390:	eb03 010a 	add.w	r1, r3, sl
 8007394:	2000      	movs	r0, #0
 8007396:	681a      	ldr	r2, [r3, #0]
 8007398:	f1b2 3fff 	cmp.w	r2, #4294967295
 800739c:	d01c      	beq.n	80073d8 <__gethex+0x3c0>
 800739e:	3201      	adds	r2, #1
 80073a0:	601a      	str	r2, [r3, #0]
 80073a2:	2f02      	cmp	r7, #2
 80073a4:	f105 0314 	add.w	r3, r5, #20
 80073a8:	d138      	bne.n	800741c <__gethex+0x404>
 80073aa:	f8d8 2000 	ldr.w	r2, [r8]
 80073ae:	3a01      	subs	r2, #1
 80073b0:	4296      	cmp	r6, r2
 80073b2:	d10a      	bne.n	80073ca <__gethex+0x3b2>
 80073b4:	1171      	asrs	r1, r6, #5
 80073b6:	2201      	movs	r2, #1
 80073b8:	f006 061f 	and.w	r6, r6, #31
 80073bc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80073c0:	fa02 f606 	lsl.w	r6, r2, r6
 80073c4:	421e      	tst	r6, r3
 80073c6:	bf18      	it	ne
 80073c8:	4617      	movne	r7, r2
 80073ca:	f047 0720 	orr.w	r7, r7, #32
 80073ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80073d0:	601d      	str	r5, [r3, #0]
 80073d2:	9b06      	ldr	r3, [sp, #24]
 80073d4:	601c      	str	r4, [r3, #0]
 80073d6:	e6a7      	b.n	8007128 <__gethex+0x110>
 80073d8:	f843 0b04 	str.w	r0, [r3], #4
 80073dc:	4299      	cmp	r1, r3
 80073de:	d8da      	bhi.n	8007396 <__gethex+0x37e>
 80073e0:	68ab      	ldr	r3, [r5, #8]
 80073e2:	4599      	cmp	r9, r3
 80073e4:	db12      	blt.n	800740c <__gethex+0x3f4>
 80073e6:	6869      	ldr	r1, [r5, #4]
 80073e8:	9802      	ldr	r0, [sp, #8]
 80073ea:	3101      	adds	r1, #1
 80073ec:	f000 f90b 	bl	8007606 <_Balloc>
 80073f0:	692a      	ldr	r2, [r5, #16]
 80073f2:	3202      	adds	r2, #2
 80073f4:	f105 010c 	add.w	r1, r5, #12
 80073f8:	4683      	mov	fp, r0
 80073fa:	0092      	lsls	r2, r2, #2
 80073fc:	300c      	adds	r0, #12
 80073fe:	f000 f8f5 	bl	80075ec <memcpy>
 8007402:	4629      	mov	r1, r5
 8007404:	9802      	ldr	r0, [sp, #8]
 8007406:	f000 f932 	bl	800766e <_Bfree>
 800740a:	465d      	mov	r5, fp
 800740c:	692b      	ldr	r3, [r5, #16]
 800740e:	1c5a      	adds	r2, r3, #1
 8007410:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8007414:	612a      	str	r2, [r5, #16]
 8007416:	2201      	movs	r2, #1
 8007418:	615a      	str	r2, [r3, #20]
 800741a:	e7c2      	b.n	80073a2 <__gethex+0x38a>
 800741c:	692a      	ldr	r2, [r5, #16]
 800741e:	4591      	cmp	r9, r2
 8007420:	da0b      	bge.n	800743a <__gethex+0x422>
 8007422:	2101      	movs	r1, #1
 8007424:	4628      	mov	r0, r5
 8007426:	f7ff fdad 	bl	8006f84 <rshift>
 800742a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800742e:	3401      	adds	r4, #1
 8007430:	429c      	cmp	r4, r3
 8007432:	f73f aedc 	bgt.w	80071ee <__gethex+0x1d6>
 8007436:	2701      	movs	r7, #1
 8007438:	e7c7      	b.n	80073ca <__gethex+0x3b2>
 800743a:	f016 061f 	ands.w	r6, r6, #31
 800743e:	d0fa      	beq.n	8007436 <__gethex+0x41e>
 8007440:	449a      	add	sl, r3
 8007442:	f1c6 0620 	rsb	r6, r6, #32
 8007446:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800744a:	f000 f9a0 	bl	800778e <__hi0bits>
 800744e:	42b0      	cmp	r0, r6
 8007450:	dbe7      	blt.n	8007422 <__gethex+0x40a>
 8007452:	e7f0      	b.n	8007436 <__gethex+0x41e>

08007454 <L_shift>:
 8007454:	f1c2 0208 	rsb	r2, r2, #8
 8007458:	0092      	lsls	r2, r2, #2
 800745a:	b570      	push	{r4, r5, r6, lr}
 800745c:	f1c2 0620 	rsb	r6, r2, #32
 8007460:	6843      	ldr	r3, [r0, #4]
 8007462:	6804      	ldr	r4, [r0, #0]
 8007464:	fa03 f506 	lsl.w	r5, r3, r6
 8007468:	432c      	orrs	r4, r5
 800746a:	40d3      	lsrs	r3, r2
 800746c:	6004      	str	r4, [r0, #0]
 800746e:	f840 3f04 	str.w	r3, [r0, #4]!
 8007472:	4288      	cmp	r0, r1
 8007474:	d3f4      	bcc.n	8007460 <L_shift+0xc>
 8007476:	bd70      	pop	{r4, r5, r6, pc}

08007478 <__match>:
 8007478:	b530      	push	{r4, r5, lr}
 800747a:	6803      	ldr	r3, [r0, #0]
 800747c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007480:	3301      	adds	r3, #1
 8007482:	b914      	cbnz	r4, 800748a <__match+0x12>
 8007484:	6003      	str	r3, [r0, #0]
 8007486:	2001      	movs	r0, #1
 8007488:	bd30      	pop	{r4, r5, pc}
 800748a:	781a      	ldrb	r2, [r3, #0]
 800748c:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007490:	2d19      	cmp	r5, #25
 8007492:	bf98      	it	ls
 8007494:	3220      	addls	r2, #32
 8007496:	42a2      	cmp	r2, r4
 8007498:	d0f0      	beq.n	800747c <__match+0x4>
 800749a:	2000      	movs	r0, #0
 800749c:	bd30      	pop	{r4, r5, pc}

0800749e <__hexnan>:
 800749e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074a2:	680b      	ldr	r3, [r1, #0]
 80074a4:	6801      	ldr	r1, [r0, #0]
 80074a6:	115f      	asrs	r7, r3, #5
 80074a8:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80074ac:	f013 031f 	ands.w	r3, r3, #31
 80074b0:	b087      	sub	sp, #28
 80074b2:	bf18      	it	ne
 80074b4:	3704      	addne	r7, #4
 80074b6:	2500      	movs	r5, #0
 80074b8:	1f3e      	subs	r6, r7, #4
 80074ba:	4682      	mov	sl, r0
 80074bc:	4690      	mov	r8, r2
 80074be:	9302      	str	r3, [sp, #8]
 80074c0:	f847 5c04 	str.w	r5, [r7, #-4]
 80074c4:	46b1      	mov	r9, r6
 80074c6:	4634      	mov	r4, r6
 80074c8:	9501      	str	r5, [sp, #4]
 80074ca:	46ab      	mov	fp, r5
 80074cc:	784a      	ldrb	r2, [r1, #1]
 80074ce:	1c4b      	adds	r3, r1, #1
 80074d0:	9303      	str	r3, [sp, #12]
 80074d2:	b342      	cbz	r2, 8007526 <__hexnan+0x88>
 80074d4:	4610      	mov	r0, r2
 80074d6:	9105      	str	r1, [sp, #20]
 80074d8:	9204      	str	r2, [sp, #16]
 80074da:	f7ff fd88 	bl	8006fee <__hexdig_fun>
 80074de:	2800      	cmp	r0, #0
 80074e0:	d143      	bne.n	800756a <__hexnan+0xcc>
 80074e2:	9a04      	ldr	r2, [sp, #16]
 80074e4:	9905      	ldr	r1, [sp, #20]
 80074e6:	2a20      	cmp	r2, #32
 80074e8:	d818      	bhi.n	800751c <__hexnan+0x7e>
 80074ea:	9b01      	ldr	r3, [sp, #4]
 80074ec:	459b      	cmp	fp, r3
 80074ee:	dd13      	ble.n	8007518 <__hexnan+0x7a>
 80074f0:	454c      	cmp	r4, r9
 80074f2:	d206      	bcs.n	8007502 <__hexnan+0x64>
 80074f4:	2d07      	cmp	r5, #7
 80074f6:	dc04      	bgt.n	8007502 <__hexnan+0x64>
 80074f8:	462a      	mov	r2, r5
 80074fa:	4649      	mov	r1, r9
 80074fc:	4620      	mov	r0, r4
 80074fe:	f7ff ffa9 	bl	8007454 <L_shift>
 8007502:	4544      	cmp	r4, r8
 8007504:	d944      	bls.n	8007590 <__hexnan+0xf2>
 8007506:	2300      	movs	r3, #0
 8007508:	f1a4 0904 	sub.w	r9, r4, #4
 800750c:	f844 3c04 	str.w	r3, [r4, #-4]
 8007510:	f8cd b004 	str.w	fp, [sp, #4]
 8007514:	464c      	mov	r4, r9
 8007516:	461d      	mov	r5, r3
 8007518:	9903      	ldr	r1, [sp, #12]
 800751a:	e7d7      	b.n	80074cc <__hexnan+0x2e>
 800751c:	2a29      	cmp	r2, #41	; 0x29
 800751e:	d14a      	bne.n	80075b6 <__hexnan+0x118>
 8007520:	3102      	adds	r1, #2
 8007522:	f8ca 1000 	str.w	r1, [sl]
 8007526:	f1bb 0f00 	cmp.w	fp, #0
 800752a:	d044      	beq.n	80075b6 <__hexnan+0x118>
 800752c:	454c      	cmp	r4, r9
 800752e:	d206      	bcs.n	800753e <__hexnan+0xa0>
 8007530:	2d07      	cmp	r5, #7
 8007532:	dc04      	bgt.n	800753e <__hexnan+0xa0>
 8007534:	462a      	mov	r2, r5
 8007536:	4649      	mov	r1, r9
 8007538:	4620      	mov	r0, r4
 800753a:	f7ff ff8b 	bl	8007454 <L_shift>
 800753e:	4544      	cmp	r4, r8
 8007540:	d928      	bls.n	8007594 <__hexnan+0xf6>
 8007542:	4643      	mov	r3, r8
 8007544:	f854 2b04 	ldr.w	r2, [r4], #4
 8007548:	f843 2b04 	str.w	r2, [r3], #4
 800754c:	42a6      	cmp	r6, r4
 800754e:	d2f9      	bcs.n	8007544 <__hexnan+0xa6>
 8007550:	2200      	movs	r2, #0
 8007552:	f843 2b04 	str.w	r2, [r3], #4
 8007556:	429e      	cmp	r6, r3
 8007558:	d2fb      	bcs.n	8007552 <__hexnan+0xb4>
 800755a:	6833      	ldr	r3, [r6, #0]
 800755c:	b91b      	cbnz	r3, 8007566 <__hexnan+0xc8>
 800755e:	4546      	cmp	r6, r8
 8007560:	d127      	bne.n	80075b2 <__hexnan+0x114>
 8007562:	2301      	movs	r3, #1
 8007564:	6033      	str	r3, [r6, #0]
 8007566:	2005      	movs	r0, #5
 8007568:	e026      	b.n	80075b8 <__hexnan+0x11a>
 800756a:	3501      	adds	r5, #1
 800756c:	2d08      	cmp	r5, #8
 800756e:	f10b 0b01 	add.w	fp, fp, #1
 8007572:	dd06      	ble.n	8007582 <__hexnan+0xe4>
 8007574:	4544      	cmp	r4, r8
 8007576:	d9cf      	bls.n	8007518 <__hexnan+0x7a>
 8007578:	2300      	movs	r3, #0
 800757a:	f844 3c04 	str.w	r3, [r4, #-4]
 800757e:	2501      	movs	r5, #1
 8007580:	3c04      	subs	r4, #4
 8007582:	6822      	ldr	r2, [r4, #0]
 8007584:	f000 000f 	and.w	r0, r0, #15
 8007588:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800758c:	6020      	str	r0, [r4, #0]
 800758e:	e7c3      	b.n	8007518 <__hexnan+0x7a>
 8007590:	2508      	movs	r5, #8
 8007592:	e7c1      	b.n	8007518 <__hexnan+0x7a>
 8007594:	9b02      	ldr	r3, [sp, #8]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d0df      	beq.n	800755a <__hexnan+0xbc>
 800759a:	f04f 32ff 	mov.w	r2, #4294967295
 800759e:	f1c3 0320 	rsb	r3, r3, #32
 80075a2:	fa22 f303 	lsr.w	r3, r2, r3
 80075a6:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80075aa:	401a      	ands	r2, r3
 80075ac:	f847 2c04 	str.w	r2, [r7, #-4]
 80075b0:	e7d3      	b.n	800755a <__hexnan+0xbc>
 80075b2:	3e04      	subs	r6, #4
 80075b4:	e7d1      	b.n	800755a <__hexnan+0xbc>
 80075b6:	2004      	movs	r0, #4
 80075b8:	b007      	add	sp, #28
 80075ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080075be <__locale_ctype_ptr_l>:
 80075be:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80075c2:	4770      	bx	lr

080075c4 <__localeconv_l>:
 80075c4:	30f0      	adds	r0, #240	; 0xf0
 80075c6:	4770      	bx	lr

080075c8 <__ascii_mbtowc>:
 80075c8:	b082      	sub	sp, #8
 80075ca:	b901      	cbnz	r1, 80075ce <__ascii_mbtowc+0x6>
 80075cc:	a901      	add	r1, sp, #4
 80075ce:	b142      	cbz	r2, 80075e2 <__ascii_mbtowc+0x1a>
 80075d0:	b14b      	cbz	r3, 80075e6 <__ascii_mbtowc+0x1e>
 80075d2:	7813      	ldrb	r3, [r2, #0]
 80075d4:	600b      	str	r3, [r1, #0]
 80075d6:	7812      	ldrb	r2, [r2, #0]
 80075d8:	1c10      	adds	r0, r2, #0
 80075da:	bf18      	it	ne
 80075dc:	2001      	movne	r0, #1
 80075de:	b002      	add	sp, #8
 80075e0:	4770      	bx	lr
 80075e2:	4610      	mov	r0, r2
 80075e4:	e7fb      	b.n	80075de <__ascii_mbtowc+0x16>
 80075e6:	f06f 0001 	mvn.w	r0, #1
 80075ea:	e7f8      	b.n	80075de <__ascii_mbtowc+0x16>

080075ec <memcpy>:
 80075ec:	b510      	push	{r4, lr}
 80075ee:	1e43      	subs	r3, r0, #1
 80075f0:	440a      	add	r2, r1
 80075f2:	4291      	cmp	r1, r2
 80075f4:	d100      	bne.n	80075f8 <memcpy+0xc>
 80075f6:	bd10      	pop	{r4, pc}
 80075f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80075fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007600:	e7f7      	b.n	80075f2 <memcpy+0x6>

08007602 <__malloc_lock>:
 8007602:	4770      	bx	lr

08007604 <__malloc_unlock>:
 8007604:	4770      	bx	lr

08007606 <_Balloc>:
 8007606:	b570      	push	{r4, r5, r6, lr}
 8007608:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800760a:	4604      	mov	r4, r0
 800760c:	460e      	mov	r6, r1
 800760e:	b93d      	cbnz	r5, 8007620 <_Balloc+0x1a>
 8007610:	2010      	movs	r0, #16
 8007612:	f7fe fcff 	bl	8006014 <malloc>
 8007616:	6260      	str	r0, [r4, #36]	; 0x24
 8007618:	6045      	str	r5, [r0, #4]
 800761a:	6085      	str	r5, [r0, #8]
 800761c:	6005      	str	r5, [r0, #0]
 800761e:	60c5      	str	r5, [r0, #12]
 8007620:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007622:	68eb      	ldr	r3, [r5, #12]
 8007624:	b183      	cbz	r3, 8007648 <_Balloc+0x42>
 8007626:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007628:	68db      	ldr	r3, [r3, #12]
 800762a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800762e:	b9b8      	cbnz	r0, 8007660 <_Balloc+0x5a>
 8007630:	2101      	movs	r1, #1
 8007632:	fa01 f506 	lsl.w	r5, r1, r6
 8007636:	1d6a      	adds	r2, r5, #5
 8007638:	0092      	lsls	r2, r2, #2
 800763a:	4620      	mov	r0, r4
 800763c:	f000 fbd0 	bl	8007de0 <_calloc_r>
 8007640:	b160      	cbz	r0, 800765c <_Balloc+0x56>
 8007642:	6046      	str	r6, [r0, #4]
 8007644:	6085      	str	r5, [r0, #8]
 8007646:	e00e      	b.n	8007666 <_Balloc+0x60>
 8007648:	2221      	movs	r2, #33	; 0x21
 800764a:	2104      	movs	r1, #4
 800764c:	4620      	mov	r0, r4
 800764e:	f000 fbc7 	bl	8007de0 <_calloc_r>
 8007652:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007654:	60e8      	str	r0, [r5, #12]
 8007656:	68db      	ldr	r3, [r3, #12]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d1e4      	bne.n	8007626 <_Balloc+0x20>
 800765c:	2000      	movs	r0, #0
 800765e:	bd70      	pop	{r4, r5, r6, pc}
 8007660:	6802      	ldr	r2, [r0, #0]
 8007662:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007666:	2300      	movs	r3, #0
 8007668:	6103      	str	r3, [r0, #16]
 800766a:	60c3      	str	r3, [r0, #12]
 800766c:	bd70      	pop	{r4, r5, r6, pc}

0800766e <_Bfree>:
 800766e:	b570      	push	{r4, r5, r6, lr}
 8007670:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007672:	4606      	mov	r6, r0
 8007674:	460d      	mov	r5, r1
 8007676:	b93c      	cbnz	r4, 8007688 <_Bfree+0x1a>
 8007678:	2010      	movs	r0, #16
 800767a:	f7fe fccb 	bl	8006014 <malloc>
 800767e:	6270      	str	r0, [r6, #36]	; 0x24
 8007680:	6044      	str	r4, [r0, #4]
 8007682:	6084      	str	r4, [r0, #8]
 8007684:	6004      	str	r4, [r0, #0]
 8007686:	60c4      	str	r4, [r0, #12]
 8007688:	b13d      	cbz	r5, 800769a <_Bfree+0x2c>
 800768a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800768c:	686a      	ldr	r2, [r5, #4]
 800768e:	68db      	ldr	r3, [r3, #12]
 8007690:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007694:	6029      	str	r1, [r5, #0]
 8007696:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800769a:	bd70      	pop	{r4, r5, r6, pc}

0800769c <__multadd>:
 800769c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076a0:	690d      	ldr	r5, [r1, #16]
 80076a2:	461f      	mov	r7, r3
 80076a4:	4606      	mov	r6, r0
 80076a6:	460c      	mov	r4, r1
 80076a8:	f101 0e14 	add.w	lr, r1, #20
 80076ac:	2300      	movs	r3, #0
 80076ae:	f8de 0000 	ldr.w	r0, [lr]
 80076b2:	b281      	uxth	r1, r0
 80076b4:	fb02 7101 	mla	r1, r2, r1, r7
 80076b8:	0c0f      	lsrs	r7, r1, #16
 80076ba:	0c00      	lsrs	r0, r0, #16
 80076bc:	fb02 7000 	mla	r0, r2, r0, r7
 80076c0:	b289      	uxth	r1, r1
 80076c2:	3301      	adds	r3, #1
 80076c4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80076c8:	429d      	cmp	r5, r3
 80076ca:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80076ce:	f84e 1b04 	str.w	r1, [lr], #4
 80076d2:	dcec      	bgt.n	80076ae <__multadd+0x12>
 80076d4:	b1d7      	cbz	r7, 800770c <__multadd+0x70>
 80076d6:	68a3      	ldr	r3, [r4, #8]
 80076d8:	429d      	cmp	r5, r3
 80076da:	db12      	blt.n	8007702 <__multadd+0x66>
 80076dc:	6861      	ldr	r1, [r4, #4]
 80076de:	4630      	mov	r0, r6
 80076e0:	3101      	adds	r1, #1
 80076e2:	f7ff ff90 	bl	8007606 <_Balloc>
 80076e6:	6922      	ldr	r2, [r4, #16]
 80076e8:	3202      	adds	r2, #2
 80076ea:	f104 010c 	add.w	r1, r4, #12
 80076ee:	4680      	mov	r8, r0
 80076f0:	0092      	lsls	r2, r2, #2
 80076f2:	300c      	adds	r0, #12
 80076f4:	f7ff ff7a 	bl	80075ec <memcpy>
 80076f8:	4621      	mov	r1, r4
 80076fa:	4630      	mov	r0, r6
 80076fc:	f7ff ffb7 	bl	800766e <_Bfree>
 8007700:	4644      	mov	r4, r8
 8007702:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007706:	3501      	adds	r5, #1
 8007708:	615f      	str	r7, [r3, #20]
 800770a:	6125      	str	r5, [r4, #16]
 800770c:	4620      	mov	r0, r4
 800770e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007712 <__s2b>:
 8007712:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007716:	460c      	mov	r4, r1
 8007718:	4615      	mov	r5, r2
 800771a:	461f      	mov	r7, r3
 800771c:	2209      	movs	r2, #9
 800771e:	3308      	adds	r3, #8
 8007720:	4606      	mov	r6, r0
 8007722:	fb93 f3f2 	sdiv	r3, r3, r2
 8007726:	2100      	movs	r1, #0
 8007728:	2201      	movs	r2, #1
 800772a:	429a      	cmp	r2, r3
 800772c:	db20      	blt.n	8007770 <__s2b+0x5e>
 800772e:	4630      	mov	r0, r6
 8007730:	f7ff ff69 	bl	8007606 <_Balloc>
 8007734:	9b08      	ldr	r3, [sp, #32]
 8007736:	6143      	str	r3, [r0, #20]
 8007738:	2d09      	cmp	r5, #9
 800773a:	f04f 0301 	mov.w	r3, #1
 800773e:	6103      	str	r3, [r0, #16]
 8007740:	dd19      	ble.n	8007776 <__s2b+0x64>
 8007742:	f104 0909 	add.w	r9, r4, #9
 8007746:	46c8      	mov	r8, r9
 8007748:	442c      	add	r4, r5
 800774a:	f818 3b01 	ldrb.w	r3, [r8], #1
 800774e:	4601      	mov	r1, r0
 8007750:	3b30      	subs	r3, #48	; 0x30
 8007752:	220a      	movs	r2, #10
 8007754:	4630      	mov	r0, r6
 8007756:	f7ff ffa1 	bl	800769c <__multadd>
 800775a:	45a0      	cmp	r8, r4
 800775c:	d1f5      	bne.n	800774a <__s2b+0x38>
 800775e:	f1a5 0408 	sub.w	r4, r5, #8
 8007762:	444c      	add	r4, r9
 8007764:	1b2d      	subs	r5, r5, r4
 8007766:	1963      	adds	r3, r4, r5
 8007768:	42bb      	cmp	r3, r7
 800776a:	db07      	blt.n	800777c <__s2b+0x6a>
 800776c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007770:	0052      	lsls	r2, r2, #1
 8007772:	3101      	adds	r1, #1
 8007774:	e7d9      	b.n	800772a <__s2b+0x18>
 8007776:	340a      	adds	r4, #10
 8007778:	2509      	movs	r5, #9
 800777a:	e7f3      	b.n	8007764 <__s2b+0x52>
 800777c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007780:	4601      	mov	r1, r0
 8007782:	3b30      	subs	r3, #48	; 0x30
 8007784:	220a      	movs	r2, #10
 8007786:	4630      	mov	r0, r6
 8007788:	f7ff ff88 	bl	800769c <__multadd>
 800778c:	e7eb      	b.n	8007766 <__s2b+0x54>

0800778e <__hi0bits>:
 800778e:	0c02      	lsrs	r2, r0, #16
 8007790:	0412      	lsls	r2, r2, #16
 8007792:	4603      	mov	r3, r0
 8007794:	b9b2      	cbnz	r2, 80077c4 <__hi0bits+0x36>
 8007796:	0403      	lsls	r3, r0, #16
 8007798:	2010      	movs	r0, #16
 800779a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800779e:	bf04      	itt	eq
 80077a0:	021b      	lsleq	r3, r3, #8
 80077a2:	3008      	addeq	r0, #8
 80077a4:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80077a8:	bf04      	itt	eq
 80077aa:	011b      	lsleq	r3, r3, #4
 80077ac:	3004      	addeq	r0, #4
 80077ae:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80077b2:	bf04      	itt	eq
 80077b4:	009b      	lsleq	r3, r3, #2
 80077b6:	3002      	addeq	r0, #2
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	db06      	blt.n	80077ca <__hi0bits+0x3c>
 80077bc:	005b      	lsls	r3, r3, #1
 80077be:	d503      	bpl.n	80077c8 <__hi0bits+0x3a>
 80077c0:	3001      	adds	r0, #1
 80077c2:	4770      	bx	lr
 80077c4:	2000      	movs	r0, #0
 80077c6:	e7e8      	b.n	800779a <__hi0bits+0xc>
 80077c8:	2020      	movs	r0, #32
 80077ca:	4770      	bx	lr

080077cc <__lo0bits>:
 80077cc:	6803      	ldr	r3, [r0, #0]
 80077ce:	f013 0207 	ands.w	r2, r3, #7
 80077d2:	4601      	mov	r1, r0
 80077d4:	d00b      	beq.n	80077ee <__lo0bits+0x22>
 80077d6:	07da      	lsls	r2, r3, #31
 80077d8:	d423      	bmi.n	8007822 <__lo0bits+0x56>
 80077da:	0798      	lsls	r0, r3, #30
 80077dc:	bf49      	itett	mi
 80077de:	085b      	lsrmi	r3, r3, #1
 80077e0:	089b      	lsrpl	r3, r3, #2
 80077e2:	2001      	movmi	r0, #1
 80077e4:	600b      	strmi	r3, [r1, #0]
 80077e6:	bf5c      	itt	pl
 80077e8:	600b      	strpl	r3, [r1, #0]
 80077ea:	2002      	movpl	r0, #2
 80077ec:	4770      	bx	lr
 80077ee:	b298      	uxth	r0, r3
 80077f0:	b9a8      	cbnz	r0, 800781e <__lo0bits+0x52>
 80077f2:	0c1b      	lsrs	r3, r3, #16
 80077f4:	2010      	movs	r0, #16
 80077f6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80077fa:	bf04      	itt	eq
 80077fc:	0a1b      	lsreq	r3, r3, #8
 80077fe:	3008      	addeq	r0, #8
 8007800:	071a      	lsls	r2, r3, #28
 8007802:	bf04      	itt	eq
 8007804:	091b      	lsreq	r3, r3, #4
 8007806:	3004      	addeq	r0, #4
 8007808:	079a      	lsls	r2, r3, #30
 800780a:	bf04      	itt	eq
 800780c:	089b      	lsreq	r3, r3, #2
 800780e:	3002      	addeq	r0, #2
 8007810:	07da      	lsls	r2, r3, #31
 8007812:	d402      	bmi.n	800781a <__lo0bits+0x4e>
 8007814:	085b      	lsrs	r3, r3, #1
 8007816:	d006      	beq.n	8007826 <__lo0bits+0x5a>
 8007818:	3001      	adds	r0, #1
 800781a:	600b      	str	r3, [r1, #0]
 800781c:	4770      	bx	lr
 800781e:	4610      	mov	r0, r2
 8007820:	e7e9      	b.n	80077f6 <__lo0bits+0x2a>
 8007822:	2000      	movs	r0, #0
 8007824:	4770      	bx	lr
 8007826:	2020      	movs	r0, #32
 8007828:	4770      	bx	lr

0800782a <__i2b>:
 800782a:	b510      	push	{r4, lr}
 800782c:	460c      	mov	r4, r1
 800782e:	2101      	movs	r1, #1
 8007830:	f7ff fee9 	bl	8007606 <_Balloc>
 8007834:	2201      	movs	r2, #1
 8007836:	6144      	str	r4, [r0, #20]
 8007838:	6102      	str	r2, [r0, #16]
 800783a:	bd10      	pop	{r4, pc}

0800783c <__multiply>:
 800783c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007840:	4614      	mov	r4, r2
 8007842:	690a      	ldr	r2, [r1, #16]
 8007844:	6923      	ldr	r3, [r4, #16]
 8007846:	429a      	cmp	r2, r3
 8007848:	bfb8      	it	lt
 800784a:	460b      	movlt	r3, r1
 800784c:	4689      	mov	r9, r1
 800784e:	bfbc      	itt	lt
 8007850:	46a1      	movlt	r9, r4
 8007852:	461c      	movlt	r4, r3
 8007854:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007858:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800785c:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8007860:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007864:	eb07 060a 	add.w	r6, r7, sl
 8007868:	429e      	cmp	r6, r3
 800786a:	bfc8      	it	gt
 800786c:	3101      	addgt	r1, #1
 800786e:	f7ff feca 	bl	8007606 <_Balloc>
 8007872:	f100 0514 	add.w	r5, r0, #20
 8007876:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800787a:	462b      	mov	r3, r5
 800787c:	2200      	movs	r2, #0
 800787e:	4543      	cmp	r3, r8
 8007880:	d316      	bcc.n	80078b0 <__multiply+0x74>
 8007882:	f104 0214 	add.w	r2, r4, #20
 8007886:	f109 0114 	add.w	r1, r9, #20
 800788a:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800788e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007892:	9301      	str	r3, [sp, #4]
 8007894:	9c01      	ldr	r4, [sp, #4]
 8007896:	4294      	cmp	r4, r2
 8007898:	4613      	mov	r3, r2
 800789a:	d80c      	bhi.n	80078b6 <__multiply+0x7a>
 800789c:	2e00      	cmp	r6, #0
 800789e:	dd03      	ble.n	80078a8 <__multiply+0x6c>
 80078a0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d054      	beq.n	8007952 <__multiply+0x116>
 80078a8:	6106      	str	r6, [r0, #16]
 80078aa:	b003      	add	sp, #12
 80078ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078b0:	f843 2b04 	str.w	r2, [r3], #4
 80078b4:	e7e3      	b.n	800787e <__multiply+0x42>
 80078b6:	f8b3 a000 	ldrh.w	sl, [r3]
 80078ba:	3204      	adds	r2, #4
 80078bc:	f1ba 0f00 	cmp.w	sl, #0
 80078c0:	d020      	beq.n	8007904 <__multiply+0xc8>
 80078c2:	46ae      	mov	lr, r5
 80078c4:	4689      	mov	r9, r1
 80078c6:	f04f 0c00 	mov.w	ip, #0
 80078ca:	f859 4b04 	ldr.w	r4, [r9], #4
 80078ce:	f8be b000 	ldrh.w	fp, [lr]
 80078d2:	b2a3      	uxth	r3, r4
 80078d4:	fb0a b303 	mla	r3, sl, r3, fp
 80078d8:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 80078dc:	f8de 4000 	ldr.w	r4, [lr]
 80078e0:	4463      	add	r3, ip
 80078e2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80078e6:	fb0a c40b 	mla	r4, sl, fp, ip
 80078ea:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80078ee:	b29b      	uxth	r3, r3
 80078f0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80078f4:	454f      	cmp	r7, r9
 80078f6:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80078fa:	f84e 3b04 	str.w	r3, [lr], #4
 80078fe:	d8e4      	bhi.n	80078ca <__multiply+0x8e>
 8007900:	f8ce c000 	str.w	ip, [lr]
 8007904:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8007908:	f1b9 0f00 	cmp.w	r9, #0
 800790c:	d01f      	beq.n	800794e <__multiply+0x112>
 800790e:	682b      	ldr	r3, [r5, #0]
 8007910:	46ae      	mov	lr, r5
 8007912:	468c      	mov	ip, r1
 8007914:	f04f 0a00 	mov.w	sl, #0
 8007918:	f8bc 4000 	ldrh.w	r4, [ip]
 800791c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007920:	fb09 b404 	mla	r4, r9, r4, fp
 8007924:	44a2      	add	sl, r4
 8007926:	b29b      	uxth	r3, r3
 8007928:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800792c:	f84e 3b04 	str.w	r3, [lr], #4
 8007930:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007934:	f8be 4000 	ldrh.w	r4, [lr]
 8007938:	0c1b      	lsrs	r3, r3, #16
 800793a:	fb09 4303 	mla	r3, r9, r3, r4
 800793e:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8007942:	4567      	cmp	r7, ip
 8007944:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007948:	d8e6      	bhi.n	8007918 <__multiply+0xdc>
 800794a:	f8ce 3000 	str.w	r3, [lr]
 800794e:	3504      	adds	r5, #4
 8007950:	e7a0      	b.n	8007894 <__multiply+0x58>
 8007952:	3e01      	subs	r6, #1
 8007954:	e7a2      	b.n	800789c <__multiply+0x60>
	...

08007958 <__pow5mult>:
 8007958:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800795c:	4615      	mov	r5, r2
 800795e:	f012 0203 	ands.w	r2, r2, #3
 8007962:	4606      	mov	r6, r0
 8007964:	460f      	mov	r7, r1
 8007966:	d007      	beq.n	8007978 <__pow5mult+0x20>
 8007968:	3a01      	subs	r2, #1
 800796a:	4c21      	ldr	r4, [pc, #132]	; (80079f0 <__pow5mult+0x98>)
 800796c:	2300      	movs	r3, #0
 800796e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007972:	f7ff fe93 	bl	800769c <__multadd>
 8007976:	4607      	mov	r7, r0
 8007978:	10ad      	asrs	r5, r5, #2
 800797a:	d035      	beq.n	80079e8 <__pow5mult+0x90>
 800797c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800797e:	b93c      	cbnz	r4, 8007990 <__pow5mult+0x38>
 8007980:	2010      	movs	r0, #16
 8007982:	f7fe fb47 	bl	8006014 <malloc>
 8007986:	6270      	str	r0, [r6, #36]	; 0x24
 8007988:	6044      	str	r4, [r0, #4]
 800798a:	6084      	str	r4, [r0, #8]
 800798c:	6004      	str	r4, [r0, #0]
 800798e:	60c4      	str	r4, [r0, #12]
 8007990:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007994:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007998:	b94c      	cbnz	r4, 80079ae <__pow5mult+0x56>
 800799a:	f240 2171 	movw	r1, #625	; 0x271
 800799e:	4630      	mov	r0, r6
 80079a0:	f7ff ff43 	bl	800782a <__i2b>
 80079a4:	2300      	movs	r3, #0
 80079a6:	f8c8 0008 	str.w	r0, [r8, #8]
 80079aa:	4604      	mov	r4, r0
 80079ac:	6003      	str	r3, [r0, #0]
 80079ae:	f04f 0800 	mov.w	r8, #0
 80079b2:	07eb      	lsls	r3, r5, #31
 80079b4:	d50a      	bpl.n	80079cc <__pow5mult+0x74>
 80079b6:	4639      	mov	r1, r7
 80079b8:	4622      	mov	r2, r4
 80079ba:	4630      	mov	r0, r6
 80079bc:	f7ff ff3e 	bl	800783c <__multiply>
 80079c0:	4639      	mov	r1, r7
 80079c2:	4681      	mov	r9, r0
 80079c4:	4630      	mov	r0, r6
 80079c6:	f7ff fe52 	bl	800766e <_Bfree>
 80079ca:	464f      	mov	r7, r9
 80079cc:	106d      	asrs	r5, r5, #1
 80079ce:	d00b      	beq.n	80079e8 <__pow5mult+0x90>
 80079d0:	6820      	ldr	r0, [r4, #0]
 80079d2:	b938      	cbnz	r0, 80079e4 <__pow5mult+0x8c>
 80079d4:	4622      	mov	r2, r4
 80079d6:	4621      	mov	r1, r4
 80079d8:	4630      	mov	r0, r6
 80079da:	f7ff ff2f 	bl	800783c <__multiply>
 80079de:	6020      	str	r0, [r4, #0]
 80079e0:	f8c0 8000 	str.w	r8, [r0]
 80079e4:	4604      	mov	r4, r0
 80079e6:	e7e4      	b.n	80079b2 <__pow5mult+0x5a>
 80079e8:	4638      	mov	r0, r7
 80079ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079ee:	bf00      	nop
 80079f0:	08008078 	.word	0x08008078

080079f4 <__lshift>:
 80079f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079f8:	460c      	mov	r4, r1
 80079fa:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80079fe:	6923      	ldr	r3, [r4, #16]
 8007a00:	6849      	ldr	r1, [r1, #4]
 8007a02:	eb0a 0903 	add.w	r9, sl, r3
 8007a06:	68a3      	ldr	r3, [r4, #8]
 8007a08:	4607      	mov	r7, r0
 8007a0a:	4616      	mov	r6, r2
 8007a0c:	f109 0501 	add.w	r5, r9, #1
 8007a10:	42ab      	cmp	r3, r5
 8007a12:	db31      	blt.n	8007a78 <__lshift+0x84>
 8007a14:	4638      	mov	r0, r7
 8007a16:	f7ff fdf6 	bl	8007606 <_Balloc>
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	4680      	mov	r8, r0
 8007a1e:	f100 0314 	add.w	r3, r0, #20
 8007a22:	4611      	mov	r1, r2
 8007a24:	4552      	cmp	r2, sl
 8007a26:	db2a      	blt.n	8007a7e <__lshift+0x8a>
 8007a28:	6920      	ldr	r0, [r4, #16]
 8007a2a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007a2e:	f104 0114 	add.w	r1, r4, #20
 8007a32:	f016 021f 	ands.w	r2, r6, #31
 8007a36:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8007a3a:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8007a3e:	d022      	beq.n	8007a86 <__lshift+0x92>
 8007a40:	f1c2 0c20 	rsb	ip, r2, #32
 8007a44:	2000      	movs	r0, #0
 8007a46:	680e      	ldr	r6, [r1, #0]
 8007a48:	4096      	lsls	r6, r2
 8007a4a:	4330      	orrs	r0, r6
 8007a4c:	f843 0b04 	str.w	r0, [r3], #4
 8007a50:	f851 0b04 	ldr.w	r0, [r1], #4
 8007a54:	458e      	cmp	lr, r1
 8007a56:	fa20 f00c 	lsr.w	r0, r0, ip
 8007a5a:	d8f4      	bhi.n	8007a46 <__lshift+0x52>
 8007a5c:	6018      	str	r0, [r3, #0]
 8007a5e:	b108      	cbz	r0, 8007a64 <__lshift+0x70>
 8007a60:	f109 0502 	add.w	r5, r9, #2
 8007a64:	3d01      	subs	r5, #1
 8007a66:	4638      	mov	r0, r7
 8007a68:	f8c8 5010 	str.w	r5, [r8, #16]
 8007a6c:	4621      	mov	r1, r4
 8007a6e:	f7ff fdfe 	bl	800766e <_Bfree>
 8007a72:	4640      	mov	r0, r8
 8007a74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a78:	3101      	adds	r1, #1
 8007a7a:	005b      	lsls	r3, r3, #1
 8007a7c:	e7c8      	b.n	8007a10 <__lshift+0x1c>
 8007a7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007a82:	3201      	adds	r2, #1
 8007a84:	e7ce      	b.n	8007a24 <__lshift+0x30>
 8007a86:	3b04      	subs	r3, #4
 8007a88:	f851 2b04 	ldr.w	r2, [r1], #4
 8007a8c:	f843 2f04 	str.w	r2, [r3, #4]!
 8007a90:	458e      	cmp	lr, r1
 8007a92:	d8f9      	bhi.n	8007a88 <__lshift+0x94>
 8007a94:	e7e6      	b.n	8007a64 <__lshift+0x70>

08007a96 <__mcmp>:
 8007a96:	6903      	ldr	r3, [r0, #16]
 8007a98:	690a      	ldr	r2, [r1, #16]
 8007a9a:	1a9b      	subs	r3, r3, r2
 8007a9c:	b530      	push	{r4, r5, lr}
 8007a9e:	d10c      	bne.n	8007aba <__mcmp+0x24>
 8007aa0:	0092      	lsls	r2, r2, #2
 8007aa2:	3014      	adds	r0, #20
 8007aa4:	3114      	adds	r1, #20
 8007aa6:	1884      	adds	r4, r0, r2
 8007aa8:	4411      	add	r1, r2
 8007aaa:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007aae:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007ab2:	4295      	cmp	r5, r2
 8007ab4:	d003      	beq.n	8007abe <__mcmp+0x28>
 8007ab6:	d305      	bcc.n	8007ac4 <__mcmp+0x2e>
 8007ab8:	2301      	movs	r3, #1
 8007aba:	4618      	mov	r0, r3
 8007abc:	bd30      	pop	{r4, r5, pc}
 8007abe:	42a0      	cmp	r0, r4
 8007ac0:	d3f3      	bcc.n	8007aaa <__mcmp+0x14>
 8007ac2:	e7fa      	b.n	8007aba <__mcmp+0x24>
 8007ac4:	f04f 33ff 	mov.w	r3, #4294967295
 8007ac8:	e7f7      	b.n	8007aba <__mcmp+0x24>

08007aca <__mdiff>:
 8007aca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ace:	460d      	mov	r5, r1
 8007ad0:	4607      	mov	r7, r0
 8007ad2:	4611      	mov	r1, r2
 8007ad4:	4628      	mov	r0, r5
 8007ad6:	4614      	mov	r4, r2
 8007ad8:	f7ff ffdd 	bl	8007a96 <__mcmp>
 8007adc:	1e06      	subs	r6, r0, #0
 8007ade:	d108      	bne.n	8007af2 <__mdiff+0x28>
 8007ae0:	4631      	mov	r1, r6
 8007ae2:	4638      	mov	r0, r7
 8007ae4:	f7ff fd8f 	bl	8007606 <_Balloc>
 8007ae8:	2301      	movs	r3, #1
 8007aea:	6103      	str	r3, [r0, #16]
 8007aec:	6146      	str	r6, [r0, #20]
 8007aee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007af2:	bfa4      	itt	ge
 8007af4:	4623      	movge	r3, r4
 8007af6:	462c      	movge	r4, r5
 8007af8:	4638      	mov	r0, r7
 8007afa:	6861      	ldr	r1, [r4, #4]
 8007afc:	bfa6      	itte	ge
 8007afe:	461d      	movge	r5, r3
 8007b00:	2600      	movge	r6, #0
 8007b02:	2601      	movlt	r6, #1
 8007b04:	f7ff fd7f 	bl	8007606 <_Balloc>
 8007b08:	692b      	ldr	r3, [r5, #16]
 8007b0a:	60c6      	str	r6, [r0, #12]
 8007b0c:	6926      	ldr	r6, [r4, #16]
 8007b0e:	f105 0914 	add.w	r9, r5, #20
 8007b12:	f104 0214 	add.w	r2, r4, #20
 8007b16:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007b1a:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007b1e:	f100 0514 	add.w	r5, r0, #20
 8007b22:	f04f 0c00 	mov.w	ip, #0
 8007b26:	f852 ab04 	ldr.w	sl, [r2], #4
 8007b2a:	f859 4b04 	ldr.w	r4, [r9], #4
 8007b2e:	fa1c f18a 	uxtah	r1, ip, sl
 8007b32:	b2a3      	uxth	r3, r4
 8007b34:	1ac9      	subs	r1, r1, r3
 8007b36:	0c23      	lsrs	r3, r4, #16
 8007b38:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8007b3c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007b40:	b289      	uxth	r1, r1
 8007b42:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007b46:	45c8      	cmp	r8, r9
 8007b48:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007b4c:	4696      	mov	lr, r2
 8007b4e:	f845 3b04 	str.w	r3, [r5], #4
 8007b52:	d8e8      	bhi.n	8007b26 <__mdiff+0x5c>
 8007b54:	45be      	cmp	lr, r7
 8007b56:	d305      	bcc.n	8007b64 <__mdiff+0x9a>
 8007b58:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007b5c:	b18b      	cbz	r3, 8007b82 <__mdiff+0xb8>
 8007b5e:	6106      	str	r6, [r0, #16]
 8007b60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b64:	f85e 1b04 	ldr.w	r1, [lr], #4
 8007b68:	fa1c f381 	uxtah	r3, ip, r1
 8007b6c:	141a      	asrs	r2, r3, #16
 8007b6e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007b72:	b29b      	uxth	r3, r3
 8007b74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b78:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007b7c:	f845 3b04 	str.w	r3, [r5], #4
 8007b80:	e7e8      	b.n	8007b54 <__mdiff+0x8a>
 8007b82:	3e01      	subs	r6, #1
 8007b84:	e7e8      	b.n	8007b58 <__mdiff+0x8e>
	...

08007b88 <__ulp>:
 8007b88:	4b12      	ldr	r3, [pc, #72]	; (8007bd4 <__ulp+0x4c>)
 8007b8a:	ee10 2a90 	vmov	r2, s1
 8007b8e:	401a      	ands	r2, r3
 8007b90:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	dd04      	ble.n	8007ba2 <__ulp+0x1a>
 8007b98:	2000      	movs	r0, #0
 8007b9a:	4619      	mov	r1, r3
 8007b9c:	ec41 0b10 	vmov	d0, r0, r1
 8007ba0:	4770      	bx	lr
 8007ba2:	425b      	negs	r3, r3
 8007ba4:	151b      	asrs	r3, r3, #20
 8007ba6:	2b13      	cmp	r3, #19
 8007ba8:	f04f 0000 	mov.w	r0, #0
 8007bac:	f04f 0100 	mov.w	r1, #0
 8007bb0:	dc04      	bgt.n	8007bbc <__ulp+0x34>
 8007bb2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8007bb6:	fa42 f103 	asr.w	r1, r2, r3
 8007bba:	e7ef      	b.n	8007b9c <__ulp+0x14>
 8007bbc:	3b14      	subs	r3, #20
 8007bbe:	2b1e      	cmp	r3, #30
 8007bc0:	f04f 0201 	mov.w	r2, #1
 8007bc4:	bfda      	itte	le
 8007bc6:	f1c3 031f 	rsble	r3, r3, #31
 8007bca:	fa02 f303 	lslle.w	r3, r2, r3
 8007bce:	4613      	movgt	r3, r2
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	e7e3      	b.n	8007b9c <__ulp+0x14>
 8007bd4:	7ff00000 	.word	0x7ff00000

08007bd8 <__b2d>:
 8007bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bda:	6905      	ldr	r5, [r0, #16]
 8007bdc:	f100 0714 	add.w	r7, r0, #20
 8007be0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007be4:	1f2e      	subs	r6, r5, #4
 8007be6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8007bea:	4620      	mov	r0, r4
 8007bec:	f7ff fdcf 	bl	800778e <__hi0bits>
 8007bf0:	f1c0 0320 	rsb	r3, r0, #32
 8007bf4:	280a      	cmp	r0, #10
 8007bf6:	600b      	str	r3, [r1, #0]
 8007bf8:	f8df e074 	ldr.w	lr, [pc, #116]	; 8007c70 <__b2d+0x98>
 8007bfc:	dc14      	bgt.n	8007c28 <__b2d+0x50>
 8007bfe:	f1c0 0c0b 	rsb	ip, r0, #11
 8007c02:	fa24 f10c 	lsr.w	r1, r4, ip
 8007c06:	42b7      	cmp	r7, r6
 8007c08:	ea41 030e 	orr.w	r3, r1, lr
 8007c0c:	bf34      	ite	cc
 8007c0e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007c12:	2100      	movcs	r1, #0
 8007c14:	3015      	adds	r0, #21
 8007c16:	fa04 f000 	lsl.w	r0, r4, r0
 8007c1a:	fa21 f10c 	lsr.w	r1, r1, ip
 8007c1e:	ea40 0201 	orr.w	r2, r0, r1
 8007c22:	ec43 2b10 	vmov	d0, r2, r3
 8007c26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c28:	42b7      	cmp	r7, r6
 8007c2a:	bf3a      	itte	cc
 8007c2c:	f1a5 0608 	subcc.w	r6, r5, #8
 8007c30:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007c34:	2100      	movcs	r1, #0
 8007c36:	380b      	subs	r0, #11
 8007c38:	d015      	beq.n	8007c66 <__b2d+0x8e>
 8007c3a:	4084      	lsls	r4, r0
 8007c3c:	f1c0 0520 	rsb	r5, r0, #32
 8007c40:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8007c44:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8007c48:	42be      	cmp	r6, r7
 8007c4a:	fa21 fe05 	lsr.w	lr, r1, r5
 8007c4e:	ea44 030e 	orr.w	r3, r4, lr
 8007c52:	bf8c      	ite	hi
 8007c54:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007c58:	2400      	movls	r4, #0
 8007c5a:	fa01 f000 	lsl.w	r0, r1, r0
 8007c5e:	40ec      	lsrs	r4, r5
 8007c60:	ea40 0204 	orr.w	r2, r0, r4
 8007c64:	e7dd      	b.n	8007c22 <__b2d+0x4a>
 8007c66:	ea44 030e 	orr.w	r3, r4, lr
 8007c6a:	460a      	mov	r2, r1
 8007c6c:	e7d9      	b.n	8007c22 <__b2d+0x4a>
 8007c6e:	bf00      	nop
 8007c70:	3ff00000 	.word	0x3ff00000

08007c74 <__d2b>:
 8007c74:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007c78:	460e      	mov	r6, r1
 8007c7a:	2101      	movs	r1, #1
 8007c7c:	ec59 8b10 	vmov	r8, r9, d0
 8007c80:	4615      	mov	r5, r2
 8007c82:	f7ff fcc0 	bl	8007606 <_Balloc>
 8007c86:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007c8a:	4607      	mov	r7, r0
 8007c8c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007c90:	bb34      	cbnz	r4, 8007ce0 <__d2b+0x6c>
 8007c92:	9301      	str	r3, [sp, #4]
 8007c94:	f1b8 0f00 	cmp.w	r8, #0
 8007c98:	d027      	beq.n	8007cea <__d2b+0x76>
 8007c9a:	a802      	add	r0, sp, #8
 8007c9c:	f840 8d08 	str.w	r8, [r0, #-8]!
 8007ca0:	f7ff fd94 	bl	80077cc <__lo0bits>
 8007ca4:	9900      	ldr	r1, [sp, #0]
 8007ca6:	b1f0      	cbz	r0, 8007ce6 <__d2b+0x72>
 8007ca8:	9a01      	ldr	r2, [sp, #4]
 8007caa:	f1c0 0320 	rsb	r3, r0, #32
 8007cae:	fa02 f303 	lsl.w	r3, r2, r3
 8007cb2:	430b      	orrs	r3, r1
 8007cb4:	40c2      	lsrs	r2, r0
 8007cb6:	617b      	str	r3, [r7, #20]
 8007cb8:	9201      	str	r2, [sp, #4]
 8007cba:	9b01      	ldr	r3, [sp, #4]
 8007cbc:	61bb      	str	r3, [r7, #24]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	bf14      	ite	ne
 8007cc2:	2102      	movne	r1, #2
 8007cc4:	2101      	moveq	r1, #1
 8007cc6:	6139      	str	r1, [r7, #16]
 8007cc8:	b1c4      	cbz	r4, 8007cfc <__d2b+0x88>
 8007cca:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007cce:	4404      	add	r4, r0
 8007cd0:	6034      	str	r4, [r6, #0]
 8007cd2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007cd6:	6028      	str	r0, [r5, #0]
 8007cd8:	4638      	mov	r0, r7
 8007cda:	b003      	add	sp, #12
 8007cdc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ce0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007ce4:	e7d5      	b.n	8007c92 <__d2b+0x1e>
 8007ce6:	6179      	str	r1, [r7, #20]
 8007ce8:	e7e7      	b.n	8007cba <__d2b+0x46>
 8007cea:	a801      	add	r0, sp, #4
 8007cec:	f7ff fd6e 	bl	80077cc <__lo0bits>
 8007cf0:	9b01      	ldr	r3, [sp, #4]
 8007cf2:	617b      	str	r3, [r7, #20]
 8007cf4:	2101      	movs	r1, #1
 8007cf6:	6139      	str	r1, [r7, #16]
 8007cf8:	3020      	adds	r0, #32
 8007cfa:	e7e5      	b.n	8007cc8 <__d2b+0x54>
 8007cfc:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007d00:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007d04:	6030      	str	r0, [r6, #0]
 8007d06:	6918      	ldr	r0, [r3, #16]
 8007d08:	f7ff fd41 	bl	800778e <__hi0bits>
 8007d0c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007d10:	e7e1      	b.n	8007cd6 <__d2b+0x62>

08007d12 <__ratio>:
 8007d12:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007d16:	4688      	mov	r8, r1
 8007d18:	4669      	mov	r1, sp
 8007d1a:	4681      	mov	r9, r0
 8007d1c:	f7ff ff5c 	bl	8007bd8 <__b2d>
 8007d20:	a901      	add	r1, sp, #4
 8007d22:	4640      	mov	r0, r8
 8007d24:	ec55 4b10 	vmov	r4, r5, d0
 8007d28:	f7ff ff56 	bl	8007bd8 <__b2d>
 8007d2c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007d30:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007d34:	1a9a      	subs	r2, r3, r2
 8007d36:	e89d 000a 	ldmia.w	sp, {r1, r3}
 8007d3a:	1acb      	subs	r3, r1, r3
 8007d3c:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8007d40:	ec57 6b10 	vmov	r6, r7, d0
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	bfd6      	itet	le
 8007d48:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007d4c:	eb05 5503 	addgt.w	r5, r5, r3, lsl #20
 8007d50:	eb07 5703 	addle.w	r7, r7, r3, lsl #20
 8007d54:	4632      	mov	r2, r6
 8007d56:	463b      	mov	r3, r7
 8007d58:	4620      	mov	r0, r4
 8007d5a:	4629      	mov	r1, r5
 8007d5c:	f7f8 fd28 	bl	80007b0 <__aeabi_ddiv>
 8007d60:	ec41 0b10 	vmov	d0, r0, r1
 8007d64:	b003      	add	sp, #12
 8007d66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08007d6a <__copybits>:
 8007d6a:	3901      	subs	r1, #1
 8007d6c:	b510      	push	{r4, lr}
 8007d6e:	1149      	asrs	r1, r1, #5
 8007d70:	6914      	ldr	r4, [r2, #16]
 8007d72:	3101      	adds	r1, #1
 8007d74:	f102 0314 	add.w	r3, r2, #20
 8007d78:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007d7c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007d80:	42a3      	cmp	r3, r4
 8007d82:	4602      	mov	r2, r0
 8007d84:	d303      	bcc.n	8007d8e <__copybits+0x24>
 8007d86:	2300      	movs	r3, #0
 8007d88:	428a      	cmp	r2, r1
 8007d8a:	d305      	bcc.n	8007d98 <__copybits+0x2e>
 8007d8c:	bd10      	pop	{r4, pc}
 8007d8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d92:	f840 2b04 	str.w	r2, [r0], #4
 8007d96:	e7f3      	b.n	8007d80 <__copybits+0x16>
 8007d98:	f842 3b04 	str.w	r3, [r2], #4
 8007d9c:	e7f4      	b.n	8007d88 <__copybits+0x1e>

08007d9e <__any_on>:
 8007d9e:	f100 0214 	add.w	r2, r0, #20
 8007da2:	6900      	ldr	r0, [r0, #16]
 8007da4:	114b      	asrs	r3, r1, #5
 8007da6:	4298      	cmp	r0, r3
 8007da8:	b510      	push	{r4, lr}
 8007daa:	db11      	blt.n	8007dd0 <__any_on+0x32>
 8007dac:	dd0a      	ble.n	8007dc4 <__any_on+0x26>
 8007dae:	f011 011f 	ands.w	r1, r1, #31
 8007db2:	d007      	beq.n	8007dc4 <__any_on+0x26>
 8007db4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007db8:	fa24 f001 	lsr.w	r0, r4, r1
 8007dbc:	fa00 f101 	lsl.w	r1, r0, r1
 8007dc0:	428c      	cmp	r4, r1
 8007dc2:	d10b      	bne.n	8007ddc <__any_on+0x3e>
 8007dc4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	d803      	bhi.n	8007dd4 <__any_on+0x36>
 8007dcc:	2000      	movs	r0, #0
 8007dce:	bd10      	pop	{r4, pc}
 8007dd0:	4603      	mov	r3, r0
 8007dd2:	e7f7      	b.n	8007dc4 <__any_on+0x26>
 8007dd4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007dd8:	2900      	cmp	r1, #0
 8007dda:	d0f5      	beq.n	8007dc8 <__any_on+0x2a>
 8007ddc:	2001      	movs	r0, #1
 8007dde:	bd10      	pop	{r4, pc}

08007de0 <_calloc_r>:
 8007de0:	b538      	push	{r3, r4, r5, lr}
 8007de2:	fb02 f401 	mul.w	r4, r2, r1
 8007de6:	4621      	mov	r1, r4
 8007de8:	f7fe f924 	bl	8006034 <_malloc_r>
 8007dec:	4605      	mov	r5, r0
 8007dee:	b118      	cbz	r0, 8007df8 <_calloc_r+0x18>
 8007df0:	4622      	mov	r2, r4
 8007df2:	2100      	movs	r1, #0
 8007df4:	f7fe f916 	bl	8006024 <memset>
 8007df8:	4628      	mov	r0, r5
 8007dfa:	bd38      	pop	{r3, r4, r5, pc}

08007dfc <strncmp>:
 8007dfc:	b510      	push	{r4, lr}
 8007dfe:	b16a      	cbz	r2, 8007e1c <strncmp+0x20>
 8007e00:	3901      	subs	r1, #1
 8007e02:	1884      	adds	r4, r0, r2
 8007e04:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007e08:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d103      	bne.n	8007e18 <strncmp+0x1c>
 8007e10:	42a0      	cmp	r0, r4
 8007e12:	d001      	beq.n	8007e18 <strncmp+0x1c>
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d1f5      	bne.n	8007e04 <strncmp+0x8>
 8007e18:	1a98      	subs	r0, r3, r2
 8007e1a:	bd10      	pop	{r4, pc}
 8007e1c:	4610      	mov	r0, r2
 8007e1e:	bd10      	pop	{r4, pc}

08007e20 <__ascii_wctomb>:
 8007e20:	b149      	cbz	r1, 8007e36 <__ascii_wctomb+0x16>
 8007e22:	2aff      	cmp	r2, #255	; 0xff
 8007e24:	bf85      	ittet	hi
 8007e26:	238a      	movhi	r3, #138	; 0x8a
 8007e28:	6003      	strhi	r3, [r0, #0]
 8007e2a:	700a      	strbls	r2, [r1, #0]
 8007e2c:	f04f 30ff 	movhi.w	r0, #4294967295
 8007e30:	bf98      	it	ls
 8007e32:	2001      	movls	r0, #1
 8007e34:	4770      	bx	lr
 8007e36:	4608      	mov	r0, r1
 8007e38:	4770      	bx	lr
	...

08007e3c <_sbrk>:
 8007e3c:	4b04      	ldr	r3, [pc, #16]	; (8007e50 <_sbrk+0x14>)
 8007e3e:	6819      	ldr	r1, [r3, #0]
 8007e40:	4602      	mov	r2, r0
 8007e42:	b909      	cbnz	r1, 8007e48 <_sbrk+0xc>
 8007e44:	4903      	ldr	r1, [pc, #12]	; (8007e54 <_sbrk+0x18>)
 8007e46:	6019      	str	r1, [r3, #0]
 8007e48:	6818      	ldr	r0, [r3, #0]
 8007e4a:	4402      	add	r2, r0
 8007e4c:	601a      	str	r2, [r3, #0]
 8007e4e:	4770      	bx	lr
 8007e50:	200002e8 	.word	0x200002e8
 8007e54:	20016c54 	.word	0x20016c54

08007e58 <_init>:
 8007e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e5a:	bf00      	nop
 8007e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e5e:	bc08      	pop	{r3}
 8007e60:	469e      	mov	lr, r3
 8007e62:	4770      	bx	lr

08007e64 <_fini>:
 8007e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e66:	bf00      	nop
 8007e68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e6a:	bc08      	pop	{r3}
 8007e6c:	469e      	mov	lr, r3
 8007e6e:	4770      	bx	lr
