Reading OpenROAD database at '/home/kien/openlane2/MARCO/decode_input/runs/RUN_2026-01-16_19-22-56/40-openroad-repairantennas/1-diodeinsertion/decode_input.odb'…
Reading library file at '/home/kien/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/4pyixb03xfwwy77zxxplrggxrmm9f57y-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Using clock __VIRTUAL_CLK__…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   decode_input
Die area:                 ( 0 0 ) ( 50000 50000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     95
Number of terminals:      40
Number of snets:          2
Number of nets:           83

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 31.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1232.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 212.
[INFO DRT-0033] via shape region query size = 55.
[INFO DRT-0033] met2 shape region query size = 71.
[INFO DRT-0033] via2 shape region query size = 44.
[INFO DRT-0033] met3 shape region query size = 33.
[INFO DRT-0033] via3 shape region query size = 44.
[INFO DRT-0033] met4 shape region query size = 15.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 79 pins.
[INFO DRT-0081]   Complete 25 unique inst patterns.
[INFO DRT-0084]   Complete 28 groups.
#scanned instances     = 95
#unique  instances     = 31
#stdCellGenAp          = 581
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 480
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 167
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 137.31 (MB), peak = 137.31 (MB)

[INFO DRT-0157] Number of guides:     375

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 7 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 7 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 134.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 105.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 66.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 0.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 200 vertical wires in 1 frboxes and 105 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 20 vertical wires in 1 frboxes and 42 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 138.19 (MB), peak = 138.19 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 138.31 (MB), peak = 138.31 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 143.60 (MB).
[INFO DRT-0199]   Number of violations = 23.
Viol/Layer        met1   met2
Metal Spacing        3      1
Short               19      0
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 505.60 (MB), peak = 505.60 (MB)
Total wire length = 1380 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 599 um.
Total wire length on LAYER met2 = 780 um.
Total wire length on LAYER met3 = 0 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 334.
Up-via summary (total 334):

----------------------
 FR_MASTERSLICE      0
            li1    167
           met1    167
           met2      0
           met3      0
           met4      0
----------------------
                   334


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 23 violations.
    elapsed time = 00:00:00, memory = 513.73 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 518.35 (MB).
    Completing 30% with 28 violations.
    elapsed time = 00:00:00, memory = 518.35 (MB).
    Completing 40% with 28 violations.
    elapsed time = 00:00:00, memory = 519.60 (MB).
[INFO DRT-0199]   Number of violations = 28.
Viol/Layer        met1   met2
Metal Spacing        2      2
Short               20      4
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:00, memory = 520.73 (MB), peak = 520.73 (MB)
Total wire length = 1399 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 595 um.
Total wire length on LAYER met2 = 797 um.
Total wire length on LAYER met3 = 6 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 350.
Up-via summary (total 350):

----------------------
 FR_MASTERSLICE      0
            li1    167
           met1    179
           met2      4
           met3      0
           met4      0
----------------------
                   350


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 28 violations.
    elapsed time = 00:00:00, memory = 520.73 (MB).
    Completing 20% with 28 violations.
    elapsed time = 00:00:00, memory = 520.73 (MB).
    Completing 30% with 28 violations.
    elapsed time = 00:00:00, memory = 520.73 (MB).
    Completing 40% with 28 violations.
    elapsed time = 00:00:00, memory = 520.73 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1   met2
Metal Spacing        1      1
Short                4      0
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 520.73 (MB), peak = 520.73 (MB)
Total wire length = 1398 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 601 um.
Total wire length on LAYER met2 = 796 um.
Total wire length on LAYER met3 = 0 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 339.
Up-via summary (total 339):

----------------------
 FR_MASTERSLICE      0
            li1    167
           met1    172
           met2      0
           met3      0
           met4      0
----------------------
                   339


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 525.17 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 525.17 (MB), peak = 534.73 (MB)
Total wire length = 1396 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 579 um.
Total wire length on LAYER met2 = 800 um.
Total wire length on LAYER met3 = 16 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 349.
Up-via summary (total 349):

----------------------
 FR_MASTERSLICE      0
            li1    167
           met1    178
           met2      4
           met3      0
           met4      0
----------------------
                   349


[INFO DRT-0198] Complete detail routing.
Total wire length = 1396 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 579 um.
Total wire length on LAYER met2 = 800 um.
Total wire length on LAYER met3 = 16 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 349.
Up-via summary (total 349):

----------------------
 FR_MASTERSLICE      0
            li1    167
           met1    178
           met2      4
           met3      0
           met4      0
----------------------
                   349


[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:02, memory = 525.17 (MB), peak = 534.73 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                20      75.07
  Tap cell                                 12      15.01
  Timing Repair Buffer                     40     175.17
  Inverter                                  1       3.75
  Multi-Input combinational cell           22     161.40
  Total                                    95     430.41
Writing OpenROAD database to '/home/kien/openlane2/MARCO/decode_input/runs/RUN_2026-01-16_19-22-56/42-openroad-detailedrouting/decode_input.odb'…
Writing netlist to '/home/kien/openlane2/MARCO/decode_input/runs/RUN_2026-01-16_19-22-56/42-openroad-detailedrouting/decode_input.nl.v'…
Writing powered netlist to '/home/kien/openlane2/MARCO/decode_input/runs/RUN_2026-01-16_19-22-56/42-openroad-detailedrouting/decode_input.pnl.v'…
Writing layout to '/home/kien/openlane2/MARCO/decode_input/runs/RUN_2026-01-16_19-22-56/42-openroad-detailedrouting/decode_input.def'…
Writing timing constraints to '/home/kien/openlane2/MARCO/decode_input/runs/RUN_2026-01-16_19-22-56/42-openroad-detailedrouting/decode_input.sdc'…
