# half-adder-verilog
Half adder implementation usign verilog HDL

# Half Adder – Verilog HDL

This project implements a **Half Adder** using Verilog HDL.
It is intended for beginners learning digital design.

## Description
A half adder adds two 1-bit binary numbers and produces:
- Sum
- Carry

## File Structure
- `src/half_adder.v` → RTL design
- `tb/half_adder_tb.v` → Testbench

## Concepts Used
- Combinational logic
- XOR and AND gates
- Basic Verilog module and testbench

