// Seed: 776852985
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input id_3,
    output logic id_4,
    input id_5
);
  assign id_2 = 1'b0;
endmodule
