Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Mar  6 20:12:33 2024
| Host         : tamamo running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file play_control_test_timing_summary_routed.rpt -pb play_control_test_timing_summary_routed.pb -rpx play_control_test_timing_summary_routed.rpx -warn_on_violation
| Design       : play_control_test
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    26          
TIMING-16  Warning   Large setup violation           36          
TIMING-18  Warning   Missing input or output delay   7           
TIMING-20  Warning   Non-clocked latch               13          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (377)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13)
5. checking no_input_delay (4)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (377)
--------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[0]_replica/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[0]_replica_1/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[1]_replica/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[1]_replica_1/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[2]_replica/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[2]_replica_1/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[3]_replica/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[3]_replica_1/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[4]_replica/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[4]_replica_1/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[5]_replica/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[5]_replica_1/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[5]_replica_2/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[5]_replica_3/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[6]_replica/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[6]_replica_1/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[7]_replica/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[7]_replica_1/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[8]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[8]_replica/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: k_reg[8]_replica_1/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13)
-------------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.167      -70.273                     36                  252        0.179        0.000                      0                  252        3.500        0.000                       0                   159  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.167      -70.273                     36                  226        0.179        0.000                      0                  226        3.500        0.000                       0                   159  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              0.667        0.000                      0                   26        1.149        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           36  Failing Endpoints,  Worst Slack       -2.167ns,  Total Violation      -70.273ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.167ns  (required time - arrival time)
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[12]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.999ns  (logic 2.986ns (29.863%)  route 7.013ns (70.137%))
  Logic Levels:           12  (LDCE=1 LUT2=2 LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 12.915 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.737     5.371    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.827 f  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.559     6.386    music2sound_0/k[4]_repN_alias
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.510 r  music2sound_0/g0_b0_i_41/O
                         net (fo=3, routed)           0.734     7.244    music2sound_0/g0_b0_i_41_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  music2sound_0/g0_b0_i_37/O
                         net (fo=1, routed)           0.952     8.320    music2sound_0/g0_b0_i_37_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.444 r  music2sound_0/g0_b0_i_9/O
                         net (fo=1, routed)           0.474     8.918    music2sound_0/g0_b0_i_9_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  music2sound_0/g0_b0_i_1/O
                         net (fo=19, routed)          0.753     9.794    music2sound_0/musicROM[0][3]
    SLICE_X36Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.918 f  music2sound_0/g0_b0/O
                         net (fo=1, routed)           0.000     9.918    music2sound_0/g0_b0_n_0
    SLICE_X36Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    10.135 f  music2sound_0/c0_reg_reg[0]_LDC_i_3/O
                         net (fo=3, routed)           0.409    10.544    music2sound_0/c0_reg_reg[0]_LDC_i_3_n_0
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.299    10.843 r  music2sound_0/c0_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.352    11.195    music2sound_0/c0_reg_reg[0]_LDC_i_2_n_0
    SLICE_X38Y61         LDCE (SetClr_ldce_CLR_Q)     0.898    12.093 f  music2sound_0/c0_reg_reg[0]_LDC/Q
                         net (fo=2, routed)           0.419    12.512    music2sound_0/c0_reg_reg[0]_LDC_n_0
    SLICE_X41Y61         LUT3 (Prop_lut3_I1_O)        0.124    12.636 f  music2sound_0/c0_next0_carry_i_1/O
                         net (fo=3, routed)           1.164    13.800    music2sound_0/c0_reg[0]
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124    13.924 f  music2sound_0/c_reg[9]_i_5/O
                         net (fo=1, routed)           0.171    14.095    music2sound_0/c_reg[9]_i_5_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.219 r  music2sound_0/c_reg[9]_i_1/O
                         net (fo=12, routed)          0.689    14.909    music2sound_0/en_p
    SLICE_X43Y65         LUT4 (Prop_lut4_I2_O)        0.124    15.033 r  music2sound_0/c0_reg[12]_C_i_1/O
                         net (fo=2, routed)           0.338    15.370    music2sound_0/c0_next[12]
    SLICE_X40Y65         FDPE                                         r  music2sound_0/c0_reg_reg[12]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.557    12.915    music2sound_0/clk_IBUF_BUFG
    SLICE_X40Y65         FDPE                                         r  music2sound_0/c0_reg_reg[12]_P/C
                         clock pessimism              0.391    13.305    
                         clock uncertainty           -0.035    13.270    
    SLICE_X40Y65         FDPE (Setup_fdpe_C_D)       -0.067    13.203    music2sound_0/c0_reg_reg[12]_P
  -------------------------------------------------------------------
                         required time                         13.203    
                         arrival time                         -15.370    
  -------------------------------------------------------------------
                         slack                                 -2.167    

Slack (VIOLATED) :        -2.162ns  (required time - arrival time)
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[12]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.993ns  (logic 2.986ns (29.880%)  route 7.007ns (70.120%))
  Logic Levels:           12  (LDCE=1 LUT2=2 LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 12.915 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.737     5.371    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.827 f  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.559     6.386    music2sound_0/k[4]_repN_alias
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.510 r  music2sound_0/g0_b0_i_41/O
                         net (fo=3, routed)           0.734     7.244    music2sound_0/g0_b0_i_41_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  music2sound_0/g0_b0_i_37/O
                         net (fo=1, routed)           0.952     8.320    music2sound_0/g0_b0_i_37_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.444 r  music2sound_0/g0_b0_i_9/O
                         net (fo=1, routed)           0.474     8.918    music2sound_0/g0_b0_i_9_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  music2sound_0/g0_b0_i_1/O
                         net (fo=19, routed)          0.753     9.794    music2sound_0/musicROM[0][3]
    SLICE_X36Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.918 f  music2sound_0/g0_b0/O
                         net (fo=1, routed)           0.000     9.918    music2sound_0/g0_b0_n_0
    SLICE_X36Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    10.135 f  music2sound_0/c0_reg_reg[0]_LDC_i_3/O
                         net (fo=3, routed)           0.409    10.544    music2sound_0/c0_reg_reg[0]_LDC_i_3_n_0
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.299    10.843 r  music2sound_0/c0_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.352    11.195    music2sound_0/c0_reg_reg[0]_LDC_i_2_n_0
    SLICE_X38Y61         LDCE (SetClr_ldce_CLR_Q)     0.898    12.093 f  music2sound_0/c0_reg_reg[0]_LDC/Q
                         net (fo=2, routed)           0.419    12.512    music2sound_0/c0_reg_reg[0]_LDC_n_0
    SLICE_X41Y61         LUT3 (Prop_lut3_I1_O)        0.124    12.636 f  music2sound_0/c0_next0_carry_i_1/O
                         net (fo=3, routed)           1.164    13.800    music2sound_0/c0_reg[0]
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124    13.924 f  music2sound_0/c_reg[9]_i_5/O
                         net (fo=1, routed)           0.171    14.095    music2sound_0/c_reg[9]_i_5_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.219 r  music2sound_0/c_reg[9]_i_1/O
                         net (fo=12, routed)          0.689    14.909    music2sound_0/en_p
    SLICE_X43Y65         LUT4 (Prop_lut4_I2_O)        0.124    15.033 r  music2sound_0/c0_reg[12]_C_i_1/O
                         net (fo=2, routed)           0.332    15.364    music2sound_0/c0_next[12]
    SLICE_X41Y65         FDCE                                         r  music2sound_0/c0_reg_reg[12]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.557    12.915    music2sound_0/clk_IBUF_BUFG
    SLICE_X41Y65         FDCE                                         r  music2sound_0/c0_reg_reg[12]_C/C
                         clock pessimism              0.391    13.305    
                         clock uncertainty           -0.035    13.270    
    SLICE_X41Y65         FDCE (Setup_fdce_C_D)       -0.067    13.203    music2sound_0/c0_reg_reg[12]_C
  -------------------------------------------------------------------
                         required time                         13.203    
                         arrival time                         -15.364    
  -------------------------------------------------------------------
                         slack                                 -2.162    

Slack (VIOLATED) :        -2.160ns  (required time - arrival time)
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.018ns  (logic 3.904ns (38.969%)  route 6.114ns (61.031%))
  Logic Levels:           13  (CARRY4=3 LDCE=1 LUT2=2 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 12.915 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.737     5.371    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.827 f  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.559     6.386    music2sound_0/k[4]_repN_alias
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.510 r  music2sound_0/g0_b0_i_41/O
                         net (fo=3, routed)           0.734     7.244    music2sound_0/g0_b0_i_41_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  music2sound_0/g0_b0_i_37/O
                         net (fo=1, routed)           0.952     8.320    music2sound_0/g0_b0_i_37_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.444 r  music2sound_0/g0_b0_i_9/O
                         net (fo=1, routed)           0.474     8.918    music2sound_0/g0_b0_i_9_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  music2sound_0/g0_b0_i_1/O
                         net (fo=19, routed)          1.044    10.086    music2sound_0/musicROM[0][3]
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.210 f  music2sound_0/g1_b1/O
                         net (fo=1, routed)           0.000    10.210    music2sound_0/g1_b1_n_0
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.238    10.448 f  music2sound_0/c0_reg_reg[1]_LDC_i_3/O
                         net (fo=3, routed)           0.337    10.785    music2sound_0/c0_reg_reg[1]_LDC_i_3_n_0
    SLICE_X39Y62         LUT2 (Prop_lut2_I1_O)        0.298    11.083 r  music2sound_0/c0_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.539    11.622    music2sound_0/c0_reg_reg[1]_LDC_i_2_n_0
    SLICE_X39Y60         LDCE (SetClr_ldce_CLR_Q)     0.885    12.507 f  music2sound_0/c0_reg_reg[1]_LDC/Q
                         net (fo=3, routed)           0.701    13.208    music2sound_0/c0_reg_reg[1]_LDC_n_0
    SLICE_X41Y63         LUT3 (Prop_lut3_I1_O)        0.124    13.332 r  music2sound_0/c0_next0_carry_i_9/O
                         net (fo=1, routed)           0.000    13.332    music2sound_0/c0_next0_carry_i_9_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.864 r  music2sound_0/c0_next0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.864    music2sound_0/c0_next0_carry_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.978 r  music2sound_0/c0_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.978    music2sound_0/c0_next0_carry__0_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.312 r  music2sound_0/c0_next0_carry__1/O[1]
                         net (fo=1, routed)           0.432    14.744    music2sound_0/c0_next0[10]
    SLICE_X43Y64         LUT4 (Prop_lut4_I3_O)        0.303    15.047 r  music2sound_0/c0_reg[10]_C_i_1/O
                         net (fo=2, routed)           0.343    15.390    music2sound_0/c0_next[10]
    SLICE_X43Y65         FDCE                                         r  music2sound_0/c0_reg_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.557    12.915    music2sound_0/clk_IBUF_BUFG
    SLICE_X43Y65         FDCE                                         r  music2sound_0/c0_reg_reg[10]_C/C
                         clock pessimism              0.391    13.305    
                         clock uncertainty           -0.035    13.270    
    SLICE_X43Y65         FDCE (Setup_fdce_C_D)       -0.040    13.230    music2sound_0/c0_reg_reg[10]_C
  -------------------------------------------------------------------
                         required time                         13.230    
                         arrival time                         -15.390    
  -------------------------------------------------------------------
                         slack                                 -2.160    

Slack (VIOLATED) :        -2.150ns  (required time - arrival time)
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[10]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.018ns  (logic 3.904ns (38.969%)  route 6.114ns (61.031%))
  Logic Levels:           13  (CARRY4=3 LDCE=1 LUT2=2 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 12.915 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.737     5.371    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.827 f  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.559     6.386    music2sound_0/k[4]_repN_alias
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.510 r  music2sound_0/g0_b0_i_41/O
                         net (fo=3, routed)           0.734     7.244    music2sound_0/g0_b0_i_41_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  music2sound_0/g0_b0_i_37/O
                         net (fo=1, routed)           0.952     8.320    music2sound_0/g0_b0_i_37_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.444 r  music2sound_0/g0_b0_i_9/O
                         net (fo=1, routed)           0.474     8.918    music2sound_0/g0_b0_i_9_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  music2sound_0/g0_b0_i_1/O
                         net (fo=19, routed)          1.044    10.086    music2sound_0/musicROM[0][3]
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.210 f  music2sound_0/g1_b1/O
                         net (fo=1, routed)           0.000    10.210    music2sound_0/g1_b1_n_0
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.238    10.448 f  music2sound_0/c0_reg_reg[1]_LDC_i_3/O
                         net (fo=3, routed)           0.337    10.785    music2sound_0/c0_reg_reg[1]_LDC_i_3_n_0
    SLICE_X39Y62         LUT2 (Prop_lut2_I1_O)        0.298    11.083 r  music2sound_0/c0_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.539    11.622    music2sound_0/c0_reg_reg[1]_LDC_i_2_n_0
    SLICE_X39Y60         LDCE (SetClr_ldce_CLR_Q)     0.885    12.507 f  music2sound_0/c0_reg_reg[1]_LDC/Q
                         net (fo=3, routed)           0.701    13.208    music2sound_0/c0_reg_reg[1]_LDC_n_0
    SLICE_X41Y63         LUT3 (Prop_lut3_I1_O)        0.124    13.332 r  music2sound_0/c0_next0_carry_i_9/O
                         net (fo=1, routed)           0.000    13.332    music2sound_0/c0_next0_carry_i_9_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.864 r  music2sound_0/c0_next0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.864    music2sound_0/c0_next0_carry_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.978 r  music2sound_0/c0_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.978    music2sound_0/c0_next0_carry__0_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.312 r  music2sound_0/c0_next0_carry__1/O[1]
                         net (fo=1, routed)           0.432    14.744    music2sound_0/c0_next0[10]
    SLICE_X43Y64         LUT4 (Prop_lut4_I3_O)        0.303    15.047 r  music2sound_0/c0_reg[10]_C_i_1/O
                         net (fo=2, routed)           0.342    15.389    music2sound_0/c0_next[10]
    SLICE_X42Y65         FDPE                                         r  music2sound_0/c0_reg_reg[10]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.557    12.915    music2sound_0/clk_IBUF_BUFG
    SLICE_X42Y65         FDPE                                         r  music2sound_0/c0_reg_reg[10]_P/C
                         clock pessimism              0.391    13.305    
                         clock uncertainty           -0.035    13.270    
    SLICE_X42Y65         FDPE (Setup_fdpe_C_D)       -0.031    13.239    music2sound_0/c0_reg_reg[10]_P
  -------------------------------------------------------------------
                         required time                         13.239    
                         arrival time                         -15.389    
  -------------------------------------------------------------------
                         slack                                 -2.150    

Slack (VIOLATED) :        -2.131ns  (required time - arrival time)
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[11]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.986ns  (logic 3.808ns (38.134%)  route 6.178ns (61.866%))
  Logic Levels:           13  (CARRY4=3 LDCE=1 LUT2=2 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 12.914 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.737     5.371    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.827 f  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.559     6.386    music2sound_0/k[4]_repN_alias
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.510 r  music2sound_0/g0_b0_i_41/O
                         net (fo=3, routed)           0.734     7.244    music2sound_0/g0_b0_i_41_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  music2sound_0/g0_b0_i_37/O
                         net (fo=1, routed)           0.952     8.320    music2sound_0/g0_b0_i_37_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.444 r  music2sound_0/g0_b0_i_9/O
                         net (fo=1, routed)           0.474     8.918    music2sound_0/g0_b0_i_9_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  music2sound_0/g0_b0_i_1/O
                         net (fo=19, routed)          1.044    10.086    music2sound_0/musicROM[0][3]
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.210 f  music2sound_0/g1_b1/O
                         net (fo=1, routed)           0.000    10.210    music2sound_0/g1_b1_n_0
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.238    10.448 f  music2sound_0/c0_reg_reg[1]_LDC_i_3/O
                         net (fo=3, routed)           0.337    10.785    music2sound_0/c0_reg_reg[1]_LDC_i_3_n_0
    SLICE_X39Y62         LUT2 (Prop_lut2_I1_O)        0.298    11.083 r  music2sound_0/c0_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.539    11.622    music2sound_0/c0_reg_reg[1]_LDC_i_2_n_0
    SLICE_X39Y60         LDCE (SetClr_ldce_CLR_Q)     0.885    12.507 f  music2sound_0/c0_reg_reg[1]_LDC/Q
                         net (fo=3, routed)           0.701    13.208    music2sound_0/c0_reg_reg[1]_LDC_n_0
    SLICE_X41Y63         LUT3 (Prop_lut3_I1_O)        0.124    13.332 r  music2sound_0/c0_next0_carry_i_9/O
                         net (fo=1, routed)           0.000    13.332    music2sound_0/c0_next0_carry_i_9_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.864 r  music2sound_0/c0_next0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.864    music2sound_0/c0_next0_carry_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.978 r  music2sound_0/c0_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.978    music2sound_0/c0_next0_carry__0_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.217 r  music2sound_0/c0_next0_carry__1/O[2]
                         net (fo=1, routed)           0.495    14.712    music2sound_0/c0_next0[11]
    SLICE_X40Y65         LUT4 (Prop_lut4_I3_O)        0.302    15.014 r  music2sound_0/c0_reg[11]_C_i_1/O
                         net (fo=2, routed)           0.343    15.357    music2sound_0/c0_next[11]
    SLICE_X41Y66         FDCE                                         r  music2sound_0/c0_reg_reg[11]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.556    12.914    music2sound_0/clk_IBUF_BUFG
    SLICE_X41Y66         FDCE                                         r  music2sound_0/c0_reg_reg[11]_C/C
                         clock pessimism              0.391    13.304    
                         clock uncertainty           -0.035    13.269    
    SLICE_X41Y66         FDCE (Setup_fdce_C_D)       -0.043    13.226    music2sound_0/c0_reg_reg[11]_C
  -------------------------------------------------------------------
                         required time                         13.226    
                         arrival time                         -15.357    
  -------------------------------------------------------------------
                         slack                                 -2.131    

Slack (VIOLATED) :        -2.118ns  (required time - arrival time)
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.978ns  (logic 2.986ns (29.927%)  route 6.992ns (70.073%))
  Logic Levels:           12  (LDCE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 12.919 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.737     5.371    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.827 f  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.559     6.386    music2sound_0/k[4]_repN_alias
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.510 r  music2sound_0/g0_b0_i_41/O
                         net (fo=3, routed)           0.734     7.244    music2sound_0/g0_b0_i_41_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  music2sound_0/g0_b0_i_37/O
                         net (fo=1, routed)           0.952     8.320    music2sound_0/g0_b0_i_37_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.444 r  music2sound_0/g0_b0_i_9/O
                         net (fo=1, routed)           0.474     8.918    music2sound_0/g0_b0_i_9_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  music2sound_0/g0_b0_i_1/O
                         net (fo=19, routed)          0.753     9.794    music2sound_0/musicROM[0][3]
    SLICE_X36Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.918 f  music2sound_0/g0_b0/O
                         net (fo=1, routed)           0.000     9.918    music2sound_0/g0_b0_n_0
    SLICE_X36Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    10.135 f  music2sound_0/c0_reg_reg[0]_LDC_i_3/O
                         net (fo=3, routed)           0.409    10.544    music2sound_0/c0_reg_reg[0]_LDC_i_3_n_0
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.299    10.843 r  music2sound_0/c0_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.352    11.195    music2sound_0/c0_reg_reg[0]_LDC_i_2_n_0
    SLICE_X38Y61         LDCE (SetClr_ldce_CLR_Q)     0.898    12.093 f  music2sound_0/c0_reg_reg[0]_LDC/Q
                         net (fo=2, routed)           0.419    12.512    music2sound_0/c0_reg_reg[0]_LDC_n_0
    SLICE_X41Y61         LUT3 (Prop_lut3_I1_O)        0.124    12.636 r  music2sound_0/c0_next0_carry_i_1/O
                         net (fo=3, routed)           1.164    13.800    music2sound_0/c0_reg[0]
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124    13.924 r  music2sound_0/c_reg[9]_i_5/O
                         net (fo=1, routed)           0.171    14.095    music2sound_0/c_reg[9]_i_5_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.219 f  music2sound_0/c_reg[9]_i_1/O
                         net (fo=12, routed)          0.662    14.881    music2sound_0/en_p
    SLICE_X40Y61         LUT5 (Prop_lut5_I4_O)        0.124    15.005 r  music2sound_0/c0_reg[0]_C_i_1/O
                         net (fo=2, routed)           0.344    15.349    music2sound_0/c0_next[0]
    SLICE_X41Y60         FDCE                                         r  music2sound_0/c0_reg_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.561    12.919    music2sound_0/clk_IBUF_BUFG
    SLICE_X41Y60         FDCE                                         r  music2sound_0/c0_reg_reg[0]_C/C
                         clock pessimism              0.391    13.309    
                         clock uncertainty           -0.035    13.274    
    SLICE_X41Y60         FDCE (Setup_fdce_C_D)       -0.043    13.231    music2sound_0/c0_reg_reg[0]_C
  -------------------------------------------------------------------
                         required time                         13.231    
                         arrival time                         -15.349    
  -------------------------------------------------------------------
                         slack                                 -2.118    

Slack (VIOLATED) :        -2.098ns  (required time - arrival time)
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.966ns  (logic 2.986ns (29.961%)  route 6.980ns (70.039%))
  Logic Levels:           12  (LDCE=1 LUT2=2 LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 12.916 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.737     5.371    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.827 f  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.559     6.386    music2sound_0/k[4]_repN_alias
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.510 r  music2sound_0/g0_b0_i_41/O
                         net (fo=3, routed)           0.734     7.244    music2sound_0/g0_b0_i_41_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  music2sound_0/g0_b0_i_37/O
                         net (fo=1, routed)           0.952     8.320    music2sound_0/g0_b0_i_37_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.444 r  music2sound_0/g0_b0_i_9/O
                         net (fo=1, routed)           0.474     8.918    music2sound_0/g0_b0_i_9_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  music2sound_0/g0_b0_i_1/O
                         net (fo=19, routed)          0.753     9.794    music2sound_0/musicROM[0][3]
    SLICE_X36Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.918 f  music2sound_0/g0_b0/O
                         net (fo=1, routed)           0.000     9.918    music2sound_0/g0_b0_n_0
    SLICE_X36Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    10.135 f  music2sound_0/c0_reg_reg[0]_LDC_i_3/O
                         net (fo=3, routed)           0.409    10.544    music2sound_0/c0_reg_reg[0]_LDC_i_3_n_0
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.299    10.843 r  music2sound_0/c0_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.352    11.195    music2sound_0/c0_reg_reg[0]_LDC_i_2_n_0
    SLICE_X38Y61         LDCE (SetClr_ldce_CLR_Q)     0.898    12.093 f  music2sound_0/c0_reg_reg[0]_LDC/Q
                         net (fo=2, routed)           0.419    12.512    music2sound_0/c0_reg_reg[0]_LDC_n_0
    SLICE_X41Y61         LUT3 (Prop_lut3_I1_O)        0.124    12.636 f  music2sound_0/c0_next0_carry_i_1/O
                         net (fo=3, routed)           1.164    13.800    music2sound_0/c0_reg[0]
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124    13.924 f  music2sound_0/c_reg[9]_i_5/O
                         net (fo=1, routed)           0.171    14.095    music2sound_0/c_reg[9]_i_5_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.219 r  music2sound_0/c_reg[9]_i_1/O
                         net (fo=12, routed)          0.509    14.729    music2sound_0/en_p
    SLICE_X43Y65         LUT4 (Prop_lut4_I2_O)        0.124    14.853 r  music2sound_0/c0_reg[9]_C_i_1/O
                         net (fo=2, routed)           0.485    15.337    music2sound_0/c0_next[9]
    SLICE_X42Y64         FDCE                                         r  music2sound_0/c0_reg_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.558    12.916    music2sound_0/clk_IBUF_BUFG
    SLICE_X42Y64         FDCE                                         r  music2sound_0/c0_reg_reg[9]_C/C
                         clock pessimism              0.391    13.306    
                         clock uncertainty           -0.035    13.271    
    SLICE_X42Y64         FDCE (Setup_fdce_C_D)       -0.031    13.240    music2sound_0/c0_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                         13.240    
                         arrival time                         -15.337    
  -------------------------------------------------------------------
                         slack                                 -2.098    

Slack (VIOLATED) :        -2.097ns  (required time - arrival time)
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[11]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.979ns  (logic 3.808ns (38.160%)  route 6.171ns (61.840%))
  Logic Levels:           13  (CARRY4=3 LDCE=1 LUT2=2 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 12.914 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.737     5.371    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.827 f  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.559     6.386    music2sound_0/k[4]_repN_alias
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.510 r  music2sound_0/g0_b0_i_41/O
                         net (fo=3, routed)           0.734     7.244    music2sound_0/g0_b0_i_41_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  music2sound_0/g0_b0_i_37/O
                         net (fo=1, routed)           0.952     8.320    music2sound_0/g0_b0_i_37_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.444 r  music2sound_0/g0_b0_i_9/O
                         net (fo=1, routed)           0.474     8.918    music2sound_0/g0_b0_i_9_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  music2sound_0/g0_b0_i_1/O
                         net (fo=19, routed)          1.044    10.086    music2sound_0/musicROM[0][3]
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.210 f  music2sound_0/g1_b1/O
                         net (fo=1, routed)           0.000    10.210    music2sound_0/g1_b1_n_0
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.238    10.448 f  music2sound_0/c0_reg_reg[1]_LDC_i_3/O
                         net (fo=3, routed)           0.337    10.785    music2sound_0/c0_reg_reg[1]_LDC_i_3_n_0
    SLICE_X39Y62         LUT2 (Prop_lut2_I1_O)        0.298    11.083 r  music2sound_0/c0_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.539    11.622    music2sound_0/c0_reg_reg[1]_LDC_i_2_n_0
    SLICE_X39Y60         LDCE (SetClr_ldce_CLR_Q)     0.885    12.507 f  music2sound_0/c0_reg_reg[1]_LDC/Q
                         net (fo=3, routed)           0.701    13.208    music2sound_0/c0_reg_reg[1]_LDC_n_0
    SLICE_X41Y63         LUT3 (Prop_lut3_I1_O)        0.124    13.332 r  music2sound_0/c0_next0_carry_i_9/O
                         net (fo=1, routed)           0.000    13.332    music2sound_0/c0_next0_carry_i_9_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.864 r  music2sound_0/c0_next0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.864    music2sound_0/c0_next0_carry_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.978 r  music2sound_0/c0_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.978    music2sound_0/c0_next0_carry__0_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.217 r  music2sound_0/c0_next0_carry__1/O[2]
                         net (fo=1, routed)           0.495    14.712    music2sound_0/c0_next0[11]
    SLICE_X40Y65         LUT4 (Prop_lut4_I3_O)        0.302    15.014 r  music2sound_0/c0_reg[11]_C_i_1/O
                         net (fo=2, routed)           0.336    15.350    music2sound_0/c0_next[11]
    SLICE_X42Y66         FDPE                                         r  music2sound_0/c0_reg_reg[11]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.556    12.914    music2sound_0/clk_IBUF_BUFG
    SLICE_X42Y66         FDPE                                         r  music2sound_0/c0_reg_reg[11]_P/C
                         clock pessimism              0.391    13.304    
                         clock uncertainty           -0.035    13.269    
    SLICE_X42Y66         FDPE (Setup_fdpe_C_D)       -0.016    13.253    music2sound_0/c0_reg_reg[11]_P
  -------------------------------------------------------------------
                         required time                         13.253    
                         arrival time                         -15.350    
  -------------------------------------------------------------------
                         slack                                 -2.097    

Slack (VIOLATED) :        -2.078ns  (required time - arrival time)
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.910ns  (logic 2.986ns (30.130%)  route 6.924ns (69.870%))
  Logic Levels:           12  (LDCE=1 LUT2=2 LUT3=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 12.916 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.737     5.371    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.827 f  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.559     6.386    music2sound_0/k[4]_repN_alias
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.510 r  music2sound_0/g0_b0_i_41/O
                         net (fo=3, routed)           0.734     7.244    music2sound_0/g0_b0_i_41_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  music2sound_0/g0_b0_i_37/O
                         net (fo=1, routed)           0.952     8.320    music2sound_0/g0_b0_i_37_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.444 r  music2sound_0/g0_b0_i_9/O
                         net (fo=1, routed)           0.474     8.918    music2sound_0/g0_b0_i_9_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  music2sound_0/g0_b0_i_1/O
                         net (fo=19, routed)          0.753     9.794    music2sound_0/musicROM[0][3]
    SLICE_X36Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.918 f  music2sound_0/g0_b0/O
                         net (fo=1, routed)           0.000     9.918    music2sound_0/g0_b0_n_0
    SLICE_X36Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    10.135 f  music2sound_0/c0_reg_reg[0]_LDC_i_3/O
                         net (fo=3, routed)           0.409    10.544    music2sound_0/c0_reg_reg[0]_LDC_i_3_n_0
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.299    10.843 r  music2sound_0/c0_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.352    11.195    music2sound_0/c0_reg_reg[0]_LDC_i_2_n_0
    SLICE_X38Y61         LDCE (SetClr_ldce_CLR_Q)     0.898    12.093 f  music2sound_0/c0_reg_reg[0]_LDC/Q
                         net (fo=2, routed)           0.419    12.512    music2sound_0/c0_reg_reg[0]_LDC_n_0
    SLICE_X41Y61         LUT3 (Prop_lut3_I1_O)        0.124    12.636 f  music2sound_0/c0_next0_carry_i_1/O
                         net (fo=3, routed)           1.164    13.800    music2sound_0/c0_reg[0]
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124    13.924 f  music2sound_0/c_reg[9]_i_5/O
                         net (fo=1, routed)           0.171    14.095    music2sound_0/c_reg[9]_i_5_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.219 r  music2sound_0/c_reg[9]_i_1/O
                         net (fo=12, routed)          0.748    14.967    music2sound_0/en_p
    SLICE_X42Y63         LUT3 (Prop_lut3_I1_O)        0.124    15.091 r  music2sound_0/c0_reg[5]_C_i_1/O
                         net (fo=2, routed)           0.190    15.282    music2sound_0/c0_next[5]
    SLICE_X43Y63         FDPE                                         r  music2sound_0/c0_reg_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.558    12.916    music2sound_0/clk_IBUF_BUFG
    SLICE_X43Y63         FDPE                                         r  music2sound_0/c0_reg_reg[5]_P/C
                         clock pessimism              0.391    13.306    
                         clock uncertainty           -0.035    13.271    
    SLICE_X43Y63         FDPE (Setup_fdpe_C_D)       -0.067    13.204    music2sound_0/c0_reg_reg[5]_P
  -------------------------------------------------------------------
                         required time                         13.204    
                         arrival time                         -15.282    
  -------------------------------------------------------------------
                         slack                                 -2.078    

Slack (VIOLATED) :        -2.074ns  (required time - arrival time)
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.000ns  (logic 2.986ns (29.861%)  route 7.014ns (70.139%))
  Logic Levels:           12  (LDCE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 12.918 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.737     5.371    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.827 f  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.559     6.386    music2sound_0/k[4]_repN_alias
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.510 r  music2sound_0/g0_b0_i_41/O
                         net (fo=3, routed)           0.734     7.244    music2sound_0/g0_b0_i_41_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  music2sound_0/g0_b0_i_37/O
                         net (fo=1, routed)           0.952     8.320    music2sound_0/g0_b0_i_37_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.444 r  music2sound_0/g0_b0_i_9/O
                         net (fo=1, routed)           0.474     8.918    music2sound_0/g0_b0_i_9_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  music2sound_0/g0_b0_i_1/O
                         net (fo=19, routed)          0.753     9.794    music2sound_0/musicROM[0][3]
    SLICE_X36Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.918 f  music2sound_0/g0_b0/O
                         net (fo=1, routed)           0.000     9.918    music2sound_0/g0_b0_n_0
    SLICE_X36Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    10.135 f  music2sound_0/c0_reg_reg[0]_LDC_i_3/O
                         net (fo=3, routed)           0.409    10.544    music2sound_0/c0_reg_reg[0]_LDC_i_3_n_0
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.299    10.843 r  music2sound_0/c0_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.352    11.195    music2sound_0/c0_reg_reg[0]_LDC_i_2_n_0
    SLICE_X38Y61         LDCE (SetClr_ldce_CLR_Q)     0.898    12.093 f  music2sound_0/c0_reg_reg[0]_LDC/Q
                         net (fo=2, routed)           0.419    12.512    music2sound_0/c0_reg_reg[0]_LDC_n_0
    SLICE_X41Y61         LUT3 (Prop_lut3_I1_O)        0.124    12.636 r  music2sound_0/c0_next0_carry_i_1/O
                         net (fo=3, routed)           1.164    13.800    music2sound_0/c0_reg[0]
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124    13.924 r  music2sound_0/c_reg[9]_i_5/O
                         net (fo=1, routed)           0.171    14.095    music2sound_0/c_reg[9]_i_5_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.219 f  music2sound_0/c_reg[9]_i_1/O
                         net (fo=12, routed)          0.662    14.881    music2sound_0/en_p
    SLICE_X40Y61         LUT5 (Prop_lut5_I4_O)        0.124    15.005 r  music2sound_0/c0_reg[0]_C_i_1/O
                         net (fo=2, routed)           0.366    15.371    music2sound_0/c0_next[0]
    SLICE_X38Y60         FDPE                                         r  music2sound_0/c0_reg_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.560    12.918    music2sound_0/clk_IBUF_BUFG
    SLICE_X38Y60         FDPE                                         r  music2sound_0/c0_reg_reg[0]_P/C
                         clock pessimism              0.428    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X38Y60         FDPE (Setup_fdpe_C_D)       -0.013    13.297    music2sound_0/c0_reg_reg[0]_P
  -------------------------------------------------------------------
                         required time                         13.297    
                         arrival time                         -15.371    
  -------------------------------------------------------------------
                         slack                                 -2.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 m_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            metronome_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.816%)  route 0.074ns (26.184%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.582     1.460    clk_IBUF_BUFG
    SLICE_X42Y67         FDCE                                         r  m_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDCE (Prop_fdce_C_Q)         0.164     1.624 r  m_reg_reg[9]/Q
                         net (fo=5, routed)           0.074     1.698    m_reg_reg[9]
    SLICE_X43Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.743 r  metronome_reg_i_1/O
                         net (fo=1, routed)           0.000     1.743    metronome_reg_i_1_n_0
    SLICE_X43Y67         FDCE                                         r  metronome_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.850     1.975    clk_IBUF_BUFG
    SLICE_X43Y67         FDCE                                         r  metronome_reg_reg/C
                         clock pessimism             -0.502     1.473    
    SLICE_X43Y67         FDCE (Hold_fdce_C_D)         0.091     1.564    metronome_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 music2sound_0/dac_inst/sigma_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/dac_inst/sigma_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.268ns (82.742%)  route 0.056ns (17.258%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.584     1.462    music2sound_0/dac_inst/clk_IBUF_BUFG
    SLICE_X37Y61         FDCE                                         r  music2sound_0/dac_inst/sigma_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  music2sound_0/dac_inst/sigma_reg_reg[2]/Q
                         net (fo=2, routed)           0.056     1.659    music2sound_0/dac_inst/Q[2]
    SLICE_X37Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.786 r  music2sound_0/dac_inst/sigma_s_carry/O[3]
                         net (fo=1, routed)           0.000     1.786    music2sound_0/dac_inst/sigma_s_carry_n_4
    SLICE_X37Y61         FDCE                                         r  music2sound_0/dac_inst/sigma_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.854     1.979    music2sound_0/dac_inst/clk_IBUF_BUFG
    SLICE_X37Y61         FDCE                                         r  music2sound_0/dac_inst/sigma_reg_reg[3]/C
                         clock pessimism             -0.517     1.462    
    SLICE_X37Y61         FDCE (Hold_fdce_C_D)         0.105     1.567    music2sound_0/dac_inst/sigma_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 music2sound_0/play_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/b_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.081%)  route 0.174ns (47.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.587     1.465    music2sound_0/clk_IBUF_BUFG
    SLICE_X41Y58         FDCE                                         r  music2sound_0/play_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  music2sound_0/play_reg_reg/Q
                         net (fo=12, routed)          0.174     1.780    music2sound_0/play_reg
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.048     1.828 r  music2sound_0/b_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.828    music2sound_0/b_reg[3]_i_1__0_n_0
    SLICE_X39Y58         FDCE                                         r  music2sound_0/b_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.855     1.980    music2sound_0/clk_IBUF_BUFG
    SLICE_X39Y58         FDCE                                         r  music2sound_0/b_reg_reg[3]/C
                         clock pessimism             -0.481     1.499    
    SLICE_X39Y58         FDCE (Hold_fdce_C_D)         0.107     1.606    music2sound_0/b_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 m_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.190%)  route 0.170ns (47.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.582     1.460    clk_IBUF_BUFG
    SLICE_X41Y67         FDCE                                         r  m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  m_reg_reg[6]/Q
                         net (fo=5, routed)           0.170     1.771    m_reg_reg[6]
    SLICE_X42Y67         LUT6 (Prop_lut6_I3_O)        0.045     1.816 r  m_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.816    p_0_in__1[7]
    SLICE_X42Y67         FDCE                                         r  m_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.850     1.975    clk_IBUF_BUFG
    SLICE_X42Y67         FDCE                                         r  m_reg_reg[7]/C
                         clock pessimism             -0.501     1.474    
    SLICE_X42Y67         FDCE (Hold_fdce_C_D)         0.120     1.594    m_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 k_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            k_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.983%)  route 0.129ns (41.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.558     1.436    clk_IBUF_BUFG
    SLICE_X35Y57         FDCE                                         r  k_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  k_reg[2]/Q
                         net (fo=31, routed)          0.129     1.706    k[2]
    SLICE_X35Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.751 r  k[2]_i_1/O
                         net (fo=3, routed)           0.000     1.751    k[2]_i_1_n_0
    SLICE_X35Y57         FDCE                                         r  k_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.828     1.953    clk_IBUF_BUFG
    SLICE_X35Y57         FDCE                                         r  k_reg[2]/C
                         clock pessimism             -0.517     1.436    
    SLICE_X35Y57         FDCE (Hold_fdce_C_D)         0.092     1.528    k_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 m_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.611%)  route 0.174ns (48.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.582     1.460    clk_IBUF_BUFG
    SLICE_X41Y67         FDCE                                         r  m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  m_reg_reg[6]/Q
                         net (fo=5, routed)           0.174     1.775    m_reg_reg[6]
    SLICE_X42Y67         LUT6 (Prop_lut6_I4_O)        0.045     1.820 r  m_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.820    p_0_in__1[8]
    SLICE_X42Y67         FDCE                                         r  m_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.850     1.975    clk_IBUF_BUFG
    SLICE_X42Y67         FDCE                                         r  m_reg_reg[8]/C
                         clock pessimism             -0.501     1.474    
    SLICE_X42Y67         FDCE (Hold_fdce_C_D)         0.121     1.595    m_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.587     1.465    clk_IBUF_BUFG
    SLICE_X40Y59         FDCE                                         r  b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.128     1.593 r  b_reg_reg[6]/Q
                         net (fo=4, routed)           0.091     1.684    b_reg_reg[6]
    SLICE_X40Y59         LUT6 (Prop_lut6_I1_O)        0.099     1.783 r  b_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.783    p_0_in__0[7]
    SLICE_X40Y59         FDCE                                         r  b_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.857     1.982    clk_IBUF_BUFG
    SLICE_X40Y59         FDCE                                         r  b_reg_reg[7]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X40Y59         FDCE (Hold_fdce_C_D)         0.092     1.557    b_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 music2sound_0/dac_inst/sigma_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/dac_inst/sigma_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.584     1.462    music2sound_0/dac_inst/clk_IBUF_BUFG
    SLICE_X37Y61         FDCE                                         r  music2sound_0/dac_inst/sigma_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  music2sound_0/dac_inst/sigma_reg_reg[0]/Q
                         net (fo=2, routed)           0.067     1.670    music2sound_0/dac_inst/Q[0]
    SLICE_X37Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.794 r  music2sound_0/dac_inst/sigma_s_carry/O[1]
                         net (fo=1, routed)           0.000     1.794    music2sound_0/dac_inst/sigma_s_carry_n_6
    SLICE_X37Y61         FDCE                                         r  music2sound_0/dac_inst/sigma_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.854     1.979    music2sound_0/dac_inst/clk_IBUF_BUFG
    SLICE_X37Y61         FDCE                                         r  music2sound_0/dac_inst/sigma_reg_reg[1]/C
                         clock pessimism             -0.517     1.462    
    SLICE_X37Y61         FDCE (Hold_fdce_C_D)         0.105     1.567    music2sound_0/dac_inst/sigma_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 music2sound_0/dac_inst/sigma_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/dac_inst/sigma_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.583     1.461    music2sound_0/dac_inst/clk_IBUF_BUFG
    SLICE_X37Y62         FDCE                                         r  music2sound_0/dac_inst/sigma_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  music2sound_0/dac_inst/sigma_reg_reg[4]/Q
                         net (fo=2, routed)           0.067     1.669    music2sound_0/dac_inst/Q[4]
    SLICE_X37Y62         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.793 r  music2sound_0/dac_inst/sigma_s_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.793    music2sound_0/dac_inst/sigma_s_carry__0_n_6
    SLICE_X37Y62         FDCE                                         r  music2sound_0/dac_inst/sigma_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.852     1.977    music2sound_0/dac_inst/clk_IBUF_BUFG
    SLICE_X37Y62         FDCE                                         r  music2sound_0/dac_inst/sigma_reg_reg[5]/C
                         clock pessimism             -0.516     1.461    
    SLICE_X37Y62         FDCE (Hold_fdce_C_D)         0.105     1.566    music2sound_0/dac_inst/sigma_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 music2sound_0/dac_inst/sigma_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/dac_inst/sigma_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.265ns (79.572%)  route 0.068ns (20.428%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.582     1.460    music2sound_0/dac_inst/clk_IBUF_BUFG
    SLICE_X37Y63         FDCE                                         r  music2sound_0/dac_inst/sigma_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  music2sound_0/dac_inst/sigma_reg_reg[8]/Q
                         net (fo=2, routed)           0.068     1.669    music2sound_0/dac_inst/Q[8]
    SLICE_X37Y63         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.793 r  music2sound_0/dac_inst/sigma_s_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.793    music2sound_0/dac_inst/sigma_s_carry__1_n_6
    SLICE_X37Y63         FDCE                                         r  music2sound_0/dac_inst/sigma_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.851     1.976    music2sound_0/dac_inst/clk_IBUF_BUFG
    SLICE_X37Y63         FDCE                                         r  music2sound_0/dac_inst/sigma_reg_reg[9]/C
                         clock pessimism             -0.516     1.460    
    SLICE_X37Y63         FDCE (Hold_fdce_C_D)         0.105     1.565    music2sound_0/dac_inst/sigma_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X41Y57    FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X41Y56    FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y56    FSM_sequential_state_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X41Y59    b_reg_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X40Y58    b_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y58    b_reg_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X40Y58    b_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y58    b_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y59    b_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y57    FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y57    FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y56    FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y56    FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y56    FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y56    FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y59    b_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y59    b_reg_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X40Y58    b_reg_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X40Y58    b_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y57    FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y57    FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y56    FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y56    FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y56    FSM_sequential_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y56    FSM_sequential_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y59    b_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y59    b_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X40Y58    b_reg_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X40Y58    b_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[11]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 1.229ns (18.330%)  route 5.476ns (81.670%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 12.914 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.737     5.371    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.827 f  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.559     6.386    music2sound_0/k[4]_repN_alias
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.510 r  music2sound_0/g0_b0_i_41/O
                         net (fo=3, routed)           0.734     7.244    music2sound_0/g0_b0_i_41_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  music2sound_0/g0_b0_i_37/O
                         net (fo=1, routed)           0.952     8.320    music2sound_0/g0_b0_i_37_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.444 r  music2sound_0/g0_b0_i_9/O
                         net (fo=1, routed)           0.474     8.918    music2sound_0/g0_b0_i_9_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  music2sound_0/g0_b0_i_1/O
                         net (fo=19, routed)          0.886     9.927    music2sound_0/musicROM[0][3]
    SLICE_X40Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.051 f  music2sound_0/g0_b11/O
                         net (fo=6, routed)           1.069    11.120    music2sound_0/g0_b11_n_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I1_O)        0.153    11.273 f  music2sound_0/c0_reg_reg[11]_LDC_i_1/O
                         net (fo=2, routed)           0.803    12.076    music2sound_0/c0_reg_reg[11]_LDC_i_1_n_0
    SLICE_X42Y66         FDPE                                         f  music2sound_0/c0_reg_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.556    12.914    music2sound_0/clk_IBUF_BUFG
    SLICE_X42Y66         FDPE                                         r  music2sound_0/c0_reg_reg[11]_P/C
                         clock pessimism              0.391    13.304    
                         clock uncertainty           -0.035    13.269    
    SLICE_X42Y66         FDPE (Recov_fdpe_C_PRE)     -0.526    12.743    music2sound_0/c0_reg_reg[11]_P
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[1]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 1.607ns (24.116%)  route 5.057ns (75.884%))
  Logic Levels:           7  (LUT2=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 12.919 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.737     5.371    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.827 f  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.559     6.386    music2sound_0/k[4]_repN_alias
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.510 r  music2sound_0/g0_b0_i_41/O
                         net (fo=3, routed)           0.734     7.244    music2sound_0/g0_b0_i_41_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  music2sound_0/g0_b0_i_37/O
                         net (fo=1, routed)           0.952     8.320    music2sound_0/g0_b0_i_37_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.444 r  music2sound_0/g0_b0_i_9/O
                         net (fo=1, routed)           0.474     8.918    music2sound_0/g0_b0_i_9_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  music2sound_0/g0_b0_i_1/O
                         net (fo=19, routed)          1.044    10.086    music2sound_0/musicROM[0][3]
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.210 f  music2sound_0/g1_b1/O
                         net (fo=1, routed)           0.000    10.210    music2sound_0/g1_b1_n_0
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.238    10.448 f  music2sound_0/c0_reg_reg[1]_LDC_i_3/O
                         net (fo=3, routed)           0.301    10.749    music2sound_0/c0_reg_reg[1]_LDC_i_3_n_0
    SLICE_X43Y62         LUT2 (Prop_lut2_I1_O)        0.293    11.042 f  music2sound_0/c0_reg_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.993    12.035    music2sound_0/c0_reg_reg[1]_LDC_i_1_n_0
    SLICE_X43Y60         FDPE                                         f  music2sound_0/c0_reg_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.561    12.919    music2sound_0/clk_IBUF_BUFG
    SLICE_X43Y60         FDPE                                         r  music2sound_0/c0_reg_reg[1]_P/C
                         clock pessimism              0.391    13.309    
                         clock uncertainty           -0.035    13.274    
    SLICE_X43Y60         FDPE (Recov_fdpe_C_PRE)     -0.567    12.707    music2sound_0/c0_reg_reg[1]_P
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[5]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 1.619ns (24.107%)  route 5.097ns (75.893%))
  Logic Levels:           7  (LUT2=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 12.916 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.737     5.371    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.827 f  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.559     6.386    music2sound_0/k[4]_repN_alias
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.510 r  music2sound_0/g0_b0_i_41/O
                         net (fo=3, routed)           0.734     7.244    music2sound_0/g0_b0_i_41_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  music2sound_0/g0_b0_i_37/O
                         net (fo=1, routed)           0.952     8.320    music2sound_0/g0_b0_i_37_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.444 r  music2sound_0/g0_b0_i_9/O
                         net (fo=1, routed)           0.474     8.918    music2sound_0/g0_b0_i_9_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  music2sound_0/g0_b0_i_1/O
                         net (fo=19, routed)          0.961    10.003    music2sound_0/musicROM[0][3]
    SLICE_X43Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.127 f  music2sound_0/g0_b5/O
                         net (fo=1, routed)           0.000    10.127    music2sound_0/g0_b5_n_0
    SLICE_X43Y63         MUXF7 (Prop_muxf7_I1_O)      0.245    10.372 f  music2sound_0/c0_reg_reg[5]_LDC_i_3/O
                         net (fo=3, routed)           0.462    10.833    music2sound_0/c0_reg_reg[5]_LDC_i_3_n_0
    SLICE_X42Y64         LUT2 (Prop_lut2_I1_O)        0.298    11.131 f  music2sound_0/c0_reg_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.956    12.087    music2sound_0/c0_reg_reg[5]_LDC_i_1_n_0
    SLICE_X43Y63         FDPE                                         f  music2sound_0/c0_reg_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.558    12.916    music2sound_0/clk_IBUF_BUFG
    SLICE_X43Y63         FDPE                                         r  music2sound_0/c0_reg_reg[5]_P/C
                         clock pessimism              0.391    13.306    
                         clock uncertainty           -0.035    13.271    
    SLICE_X43Y63         FDPE (Recov_fdpe_C_PRE)     -0.359    12.912    music2sound_0/c0_reg_reg[5]_P
  -------------------------------------------------------------------
                         required time                         12.912    
                         arrival time                         -12.087    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 k_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[4]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 1.880ns (29.185%)  route 4.562ns (70.815%))
  Logic Levels:           7  (LUT2=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 12.917 - 8.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.658     5.292    clk_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  k_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.456     5.748 r  k_reg[2]_replica_1/Q
                         net (fo=34, routed)          1.194     6.942    music2sound_0/k[2]_repN_1_alias
    SLICE_X33Y55         LUT6 (Prop_lut6_I3_O)        0.124     7.066 f  music2sound_0/g0_b0_i_86/O
                         net (fo=1, routed)           0.437     7.504    music2sound_0/g0_b0_i_86_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.628 r  music2sound_0/g0_b0_i_74/O
                         net (fo=1, routed)           0.000     7.628    music2sound_0/g0_b0_i_74_n_0
    SLICE_X33Y56         MUXF7 (Prop_muxf7_I1_O)      0.217     7.845 r  music2sound_0/g0_b0_i_30/O
                         net (fo=1, routed)           0.559     8.403    music2sound_0/g0_b0_i_30_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I5_O)        0.299     8.702 r  music2sound_0/g0_b0_i_6/O
                         net (fo=19, routed)          1.196     9.898    music2sound_0/sel[5]
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.124    10.022 f  music2sound_0/g0_b4/O
                         net (fo=1, routed)           0.000    10.022    music2sound_0/g0_b4_n_0
    SLICE_X36Y61         MUXF7 (Prop_muxf7_I1_O)      0.245    10.267 f  music2sound_0/c0_reg_reg[4]_LDC_i_3/O
                         net (fo=3, routed)           0.455    10.722    music2sound_0/c0_reg_reg[4]_LDC_i_3_n_0
    SLICE_X38Y61         LUT2 (Prop_lut2_I1_O)        0.291    11.013 f  music2sound_0/c0_reg_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.721    11.734    music2sound_0/c0_reg_reg[4]_LDC_i_1_n_0
    SLICE_X36Y61         FDPE                                         f  music2sound_0/c0_reg_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.559    12.917    music2sound_0/clk_IBUF_BUFG
    SLICE_X36Y61         FDPE                                         r  music2sound_0/c0_reg_reg[4]_P/C
                         clock pessimism              0.391    13.307    
                         clock uncertainty           -0.035    13.272    
    SLICE_X36Y61         FDPE (Recov_fdpe_C_PRE)     -0.566    12.706    music2sound_0/c0_reg_reg[4]_P
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                         -11.734    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 k_reg[3]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[7]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.102ns (17.244%)  route 5.289ns (82.756%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 12.916 - 8.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.659     5.293    clk_IBUF_BUFG
    SLICE_X35Y57         FDCE                                         r  k_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.456     5.749 f  k_reg[3]_replica/Q
                         net (fo=28, routed)          1.147     6.896    music2sound_0/k[3]_repN_alias
    SLICE_X35Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.020 r  music2sound_0/g0_b0_i_62/O
                         net (fo=1, routed)           1.173     8.193    music2sound_0/g0_b0_i_62_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.317 f  music2sound_0/g0_b0_i_25/O
                         net (fo=1, routed)           0.154     8.471    music2sound_0/g0_b0_i_25_n_0
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.124     8.595 r  music2sound_0/g0_b0_i_5/O
                         net (fo=19, routed)          1.286     9.881    music2sound_0/sel[4]
    SLICE_X41Y62         LUT6 (Prop_lut6_I4_O)        0.124    10.005 f  music2sound_0/g0_b7/O
                         net (fo=3, routed)           0.671    10.676    music2sound_0/g0_b7_n_0
    SLICE_X40Y63         LUT4 (Prop_lut4_I3_O)        0.150    10.826 f  music2sound_0/c0_reg_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.858    11.684    music2sound_0/c0_reg_reg[7]_LDC_i_1_n_0
    SLICE_X41Y63         FDPE                                         f  music2sound_0/c0_reg_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.558    12.916    music2sound_0/clk_IBUF_BUFG
    SLICE_X41Y63         FDPE                                         r  music2sound_0/c0_reg_reg[7]_P/C
                         clock pessimism              0.391    13.306    
                         clock uncertainty           -0.035    13.271    
    SLICE_X41Y63         FDPE (Recov_fdpe_C_PRE)     -0.561    12.710    music2sound_0/c0_reg_reg[7]_P
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                         -11.684    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 k_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[3]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 1.875ns (29.557%)  route 4.469ns (70.443%))
  Logic Levels:           7  (LUT2=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 12.916 - 8.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.658     5.292    clk_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  k_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.456     5.748 r  k_reg[2]_replica_1/Q
                         net (fo=34, routed)          1.194     6.942    music2sound_0/k[2]_repN_1_alias
    SLICE_X33Y55         LUT6 (Prop_lut6_I3_O)        0.124     7.066 f  music2sound_0/g0_b0_i_86/O
                         net (fo=1, routed)           0.437     7.504    music2sound_0/g0_b0_i_86_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.628 r  music2sound_0/g0_b0_i_74/O
                         net (fo=1, routed)           0.000     7.628    music2sound_0/g0_b0_i_74_n_0
    SLICE_X33Y56         MUXF7 (Prop_muxf7_I1_O)      0.217     7.845 r  music2sound_0/g0_b0_i_30/O
                         net (fo=1, routed)           0.559     8.403    music2sound_0/g0_b0_i_30_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I5_O)        0.299     8.702 r  music2sound_0/g0_b0_i_6/O
                         net (fo=19, routed)          1.138     9.841    music2sound_0/sel[5]
    SLICE_X36Y60         LUT6 (Prop_lut6_I5_O)        0.124     9.965 f  music2sound_0/g1_b3/O
                         net (fo=1, routed)           0.000     9.965    music2sound_0/g1_b3_n_0
    SLICE_X36Y60         MUXF7 (Prop_muxf7_I0_O)      0.238    10.203 f  music2sound_0/c0_reg_reg[3]_LDC_i_3/O
                         net (fo=3, routed)           0.454    10.657    music2sound_0/c0_reg_reg[3]_LDC_i_3_n_0
    SLICE_X38Y60         LUT2 (Prop_lut2_I1_O)        0.293    10.950 f  music2sound_0/c0_reg_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.686    11.636    music2sound_0/c0_reg_reg[3]_LDC_i_1_n_0
    SLICE_X36Y62         FDPE                                         f  music2sound_0/c0_reg_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.558    12.916    music2sound_0/clk_IBUF_BUFG
    SLICE_X36Y62         FDPE                                         r  music2sound_0/c0_reg_reg[3]_P/C
                         clock pessimism              0.391    13.306    
                         clock uncertainty           -0.035    13.271    
    SLICE_X36Y62         FDPE (Recov_fdpe_C_PRE)     -0.590    12.681    music2sound_0/c0_reg_reg[3]_P
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 k_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[8]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 1.494ns (23.823%)  route 4.777ns (76.177%))
  Logic Levels:           6  (LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 12.915 - 8.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.658     5.292    clk_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  k_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.456     5.748 r  k_reg[2]_replica_1/Q
                         net (fo=34, routed)          1.194     6.942    music2sound_0/k[2]_repN_1_alias
    SLICE_X33Y55         LUT6 (Prop_lut6_I3_O)        0.124     7.066 f  music2sound_0/g0_b0_i_86/O
                         net (fo=1, routed)           0.437     7.504    music2sound_0/g0_b0_i_86_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.628 r  music2sound_0/g0_b0_i_74/O
                         net (fo=1, routed)           0.000     7.628    music2sound_0/g0_b0_i_74_n_0
    SLICE_X33Y56         MUXF7 (Prop_muxf7_I1_O)      0.217     7.845 r  music2sound_0/g0_b0_i_30/O
                         net (fo=1, routed)           0.559     8.403    music2sound_0/g0_b0_i_30_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I5_O)        0.299     8.702 r  music2sound_0/g0_b0_i_6/O
                         net (fo=19, routed)          1.348    10.050    music2sound_0/sel[5]
    SLICE_X39Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.174 f  music2sound_0/g0_b8/O
                         net (fo=3, routed)           0.747    10.920    music2sound_0/g0_b8_n_0
    SLICE_X39Y62         LUT4 (Prop_lut4_I3_O)        0.150    11.070 f  music2sound_0/c0_reg_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.493    11.563    music2sound_0/c0_reg_reg[8]_LDC_i_1_n_0
    SLICE_X38Y64         FDPE                                         f  music2sound_0/c0_reg_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.557    12.915    music2sound_0/clk_IBUF_BUFG
    SLICE_X38Y64         FDPE                                         r  music2sound_0/c0_reg_reg[8]_P/C
                         clock pessimism              0.391    13.305    
                         clock uncertainty           -0.035    13.270    
    SLICE_X38Y64         FDPE (Recov_fdpe_C_PRE)     -0.563    12.707    music2sound_0/c0_reg_reg[8]_P
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -11.563    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.149ns  (required time - arrival time)
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[2]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 1.614ns (26.096%)  route 4.571ns (73.904%))
  Logic Levels:           7  (LUT2=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 12.917 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.737     5.371    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.827 f  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.559     6.386    music2sound_0/k[4]_repN_alias
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.510 r  music2sound_0/g0_b0_i_41/O
                         net (fo=3, routed)           0.734     7.244    music2sound_0/g0_b0_i_41_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  music2sound_0/g0_b0_i_37/O
                         net (fo=1, routed)           0.952     8.320    music2sound_0/g0_b0_i_37_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.444 r  music2sound_0/g0_b0_i_9/O
                         net (fo=1, routed)           0.474     8.918    music2sound_0/g0_b0_i_9_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  music2sound_0/g0_b0_i_1/O
                         net (fo=19, routed)          0.760     9.802    music2sound_0/musicROM[0][3]
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.926 f  music2sound_0/g0_b2/O
                         net (fo=1, routed)           0.000     9.926    music2sound_0/g0_b2_n_0
    SLICE_X40Y60         MUXF7 (Prop_muxf7_I1_O)      0.245    10.171 f  music2sound_0/c0_reg_reg[2]_LDC_i_3/O
                         net (fo=3, routed)           0.299    10.469    music2sound_0/c0_reg_reg[2]_LDC_i_3_n_0
    SLICE_X40Y60         LUT2 (Prop_lut2_I1_O)        0.293    10.762 f  music2sound_0/c0_reg_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.794    11.556    music2sound_0/c0_reg_reg[2]_LDC_i_1_n_0
    SLICE_X43Y62         FDPE                                         f  music2sound_0/c0_reg_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.559    12.917    music2sound_0/clk_IBUF_BUFG
    SLICE_X43Y62         FDPE                                         r  music2sound_0/c0_reg_reg[2]_P/C
                         clock pessimism              0.391    13.307    
                         clock uncertainty           -0.035    13.272    
    SLICE_X43Y62         FDPE (Recov_fdpe_C_PRE)     -0.567    12.705    music2sound_0/c0_reg_reg[2]_P
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 1.612ns (25.402%)  route 4.734ns (74.598%))
  Logic Levels:           7  (LUT2=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 12.918 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.737     5.371    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.827 f  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.559     6.386    music2sound_0/k[4]_repN_alias
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.510 r  music2sound_0/g0_b0_i_41/O
                         net (fo=3, routed)           0.734     7.244    music2sound_0/g0_b0_i_41_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  music2sound_0/g0_b0_i_37/O
                         net (fo=1, routed)           0.952     8.320    music2sound_0/g0_b0_i_37_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.444 r  music2sound_0/g0_b0_i_9/O
                         net (fo=1, routed)           0.474     8.918    music2sound_0/g0_b0_i_9_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  music2sound_0/g0_b0_i_1/O
                         net (fo=19, routed)          1.044    10.086    music2sound_0/musicROM[0][3]
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.210 r  music2sound_0/g1_b1/O
                         net (fo=1, routed)           0.000    10.210    music2sound_0/g1_b1_n_0
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.238    10.448 r  music2sound_0/c0_reg_reg[1]_LDC_i_3/O
                         net (fo=3, routed)           0.337    10.785    music2sound_0/c0_reg_reg[1]_LDC_i_3_n_0
    SLICE_X39Y62         LUT2 (Prop_lut2_I1_O)        0.298    11.083 f  music2sound_0/c0_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.634    11.717    music2sound_0/c0_reg_reg[1]_LDC_i_2_n_0
    SLICE_X43Y61         FDCE                                         f  music2sound_0/c0_reg_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.560    12.918    music2sound_0/clk_IBUF_BUFG
    SLICE_X43Y61         FDCE                                         r  music2sound_0/c0_reg_reg[1]_C/C
                         clock pessimism              0.391    13.308    
                         clock uncertainty           -0.035    13.273    
    SLICE_X43Y61         FDCE (Recov_fdce_C_CLR)     -0.405    12.868    music2sound_0/c0_reg_reg[1]_C
  -------------------------------------------------------------------
                         required time                         12.868    
                         arrival time                         -11.717    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[10]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 1.192ns (19.520%)  route 4.915ns (80.480%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 12.915 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.737     5.371    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.827 f  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.559     6.386    music2sound_0/k[4]_repN_alias
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.510 r  music2sound_0/g0_b0_i_41/O
                         net (fo=3, routed)           0.734     7.244    music2sound_0/g0_b0_i_41_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  music2sound_0/g0_b0_i_37/O
                         net (fo=1, routed)           0.952     8.320    music2sound_0/g0_b0_i_37_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.444 r  music2sound_0/g0_b0_i_9/O
                         net (fo=1, routed)           0.474     8.918    music2sound_0/g0_b0_i_9_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  music2sound_0/g0_b0_i_1/O
                         net (fo=19, routed)          0.849     9.891    music2sound_0/musicROM[0][3]
    SLICE_X38Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.015 f  music2sound_0/g0_b10/O
                         net (fo=6, routed)           0.752    10.767    music2sound_0/g0_b10_n_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I1_O)        0.116    10.883 f  music2sound_0/c0_reg_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           0.595    11.478    music2sound_0/c0_reg_reg[10]_LDC_i_1_n_0
    SLICE_X42Y65         FDPE                                         f  music2sound_0/c0_reg_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.557    12.915    music2sound_0/clk_IBUF_BUFG
    SLICE_X42Y65         FDPE                                         r  music2sound_0/c0_reg_reg[10]_P/C
                         clock pessimism              0.391    13.305    
                         clock uncertainty           -0.035    13.270    
    SLICE_X42Y65         FDPE (Recov_fdpe_C_PRE)     -0.565    12.705    music2sound_0/c0_reg_reg[10]_P
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                         -11.478    
  -------------------------------------------------------------------
                         slack                                  1.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[6]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.276ns (25.865%)  route 0.791ns (74.135%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.585     1.463    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.217     1.821    music2sound_0/dac_inst/k[4]_repN_alias
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.866 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4/O
                         net (fo=1, routed)           0.097     1.963    music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.045     2.008 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_3/O
                         net (fo=39, routed)          0.360     2.369    music2sound_0/dac_inst_n_25
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.045     2.414 f  music2sound_0/c0_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.116     2.530    music2sound_0/c0_reg_reg[6]_LDC_i_2_n_0
    SLICE_X37Y66         FDCE                                         f  music2sound_0/c0_reg_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.849     1.974    music2sound_0/clk_IBUF_BUFG
    SLICE_X37Y66         FDCE                                         r  music2sound_0/c0_reg_reg[6]_C/C
                         clock pessimism             -0.501     1.473    
    SLICE_X37Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    music2sound_0/c0_reg_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.169ns  (arrival time - required time)
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[9]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.276ns (24.298%)  route 0.860ns (75.702%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.585     1.463    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.217     1.821    music2sound_0/dac_inst/k[4]_repN_alias
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.866 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4/O
                         net (fo=1, routed)           0.097     1.963    music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.045     2.008 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_3/O
                         net (fo=39, routed)          0.354     2.363    music2sound_0/dac_inst_n_25
    SLICE_X42Y64         LUT3 (Prop_lut3_I2_O)        0.045     2.408 f  music2sound_0/c0_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.191     2.599    music2sound_0/c0_reg_reg[9]_LDC_i_2_n_0
    SLICE_X42Y64         FDCE                                         f  music2sound_0/c0_reg_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.853     1.978    music2sound_0/clk_IBUF_BUFG
    SLICE_X42Y64         FDCE                                         r  music2sound_0/c0_reg_reg[9]_C/C
                         clock pessimism             -0.481     1.497    
    SLICE_X42Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.430    music2sound_0/c0_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.281ns  (arrival time - required time)
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[11]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.276ns (22.602%)  route 0.945ns (77.398%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.585     1.463    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.217     1.821    music2sound_0/dac_inst/k[4]_repN_alias
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.866 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4/O
                         net (fo=1, routed)           0.097     1.963    music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.045     2.008 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_3/O
                         net (fo=39, routed)          0.413     2.422    music2sound_0/dac_inst_n_25
    SLICE_X40Y63         LUT3 (Prop_lut3_I2_O)        0.045     2.467 f  music2sound_0/c0_reg_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.218     2.684    music2sound_0/c0_reg_reg[11]_LDC_i_2_n_0
    SLICE_X41Y66         FDCE                                         f  music2sound_0/c0_reg_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.851     1.976    music2sound_0/clk_IBUF_BUFG
    SLICE_X41Y66         FDCE                                         r  music2sound_0/c0_reg_reg[11]_C/C
                         clock pessimism             -0.481     1.495    
    SLICE_X41Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.403    music2sound_0/c0_reg_reg[11]_C
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.289ns  (arrival time - required time)
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[8]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.276ns (22.829%)  route 0.933ns (77.171%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.585     1.463    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.217     1.821    music2sound_0/dac_inst/k[4]_repN_alias
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.866 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4/O
                         net (fo=1, routed)           0.097     1.963    music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.045     2.008 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_3/O
                         net (fo=39, routed)          0.370     2.378    music2sound_0/dac_inst_n_25
    SLICE_X38Y62         LUT4 (Prop_lut4_I2_O)        0.045     2.423 f  music2sound_0/c0_reg_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.249     2.672    music2sound_0/c0_reg_reg[8]_LDC_i_2_n_0
    SLICE_X39Y64         FDCE                                         f  music2sound_0/c0_reg_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.851     1.976    music2sound_0/clk_IBUF_BUFG
    SLICE_X39Y64         FDCE                                         r  music2sound_0/c0_reg_reg[8]_C/C
                         clock pessimism             -0.501     1.475    
    SLICE_X39Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    music2sound_0/c0_reg_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.337ns  (arrival time - required time)
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[12]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.275ns (22.610%)  route 0.941ns (77.390%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.585     1.463    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.217     1.821    music2sound_0/dac_inst/k[4]_repN_alias
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.866 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4/O
                         net (fo=1, routed)           0.097     1.963    music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.045     2.008 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_3/O
                         net (fo=39, routed)          0.428     2.437    music2sound_0/dac_inst_n_25
    SLICE_X40Y65         LUT3 (Prop_lut3_I2_O)        0.044     2.481 f  music2sound_0/c0_reg_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.199     2.679    music2sound_0/c0_reg_reg[12]_LDC_i_2_n_0
    SLICE_X41Y65         FDCE                                         f  music2sound_0/c0_reg_reg[12]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.852     1.977    music2sound_0/clk_IBUF_BUFG
    SLICE_X41Y65         FDCE                                         r  music2sound_0/c0_reg_reg[12]_C/C
                         clock pessimism             -0.481     1.496    
    SLICE_X41Y65         FDCE (Remov_fdce_C_CLR)     -0.154     1.342    music2sound_0/c0_reg_reg[12]_C
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[10]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.276ns (21.228%)  route 1.024ns (78.772%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.585     1.463    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.217     1.821    music2sound_0/dac_inst/k[4]_repN_alias
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.866 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4/O
                         net (fo=1, routed)           0.097     1.963    music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.045     2.008 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_3/O
                         net (fo=39, routed)          0.437     2.446    music2sound_0/dac_inst_n_25
    SLICE_X37Y66         LUT3 (Prop_lut3_I2_O)        0.045     2.491 f  music2sound_0/c0_reg_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.273     2.763    music2sound_0/c0_reg_reg[10]_LDC_i_2_n_0
    SLICE_X43Y65         FDCE                                         f  music2sound_0/c0_reg_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.852     1.977    music2sound_0/clk_IBUF_BUFG
    SLICE_X43Y65         FDCE                                         r  music2sound_0/c0_reg_reg[10]_C/C
                         clock pessimism             -0.481     1.496    
    SLICE_X43Y65         FDCE (Remov_fdce_C_CLR)     -0.092     1.404    music2sound_0/c0_reg_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.376ns  (arrival time - required time)
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[8]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.273ns (21.758%)  route 0.982ns (78.242%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.585     1.463    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.217     1.821    music2sound_0/dac_inst/k[4]_repN_alias
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.866 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4/O
                         net (fo=1, routed)           0.097     1.963    music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.045     2.008 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_3/O
                         net (fo=39, routed)          0.483     2.492    music2sound_0/dac_inst_n_25
    SLICE_X39Y62         LUT4 (Prop_lut4_I2_O)        0.042     2.534 f  music2sound_0/c0_reg_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.184     2.718    music2sound_0/c0_reg_reg[8]_LDC_i_1_n_0
    SLICE_X38Y64         FDPE                                         f  music2sound_0/c0_reg_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.851     1.976    music2sound_0/clk_IBUF_BUFG
    SLICE_X38Y64         FDPE                                         r  music2sound_0/c0_reg_reg[8]_P/C
                         clock pessimism             -0.501     1.475    
    SLICE_X38Y64         FDPE (Remov_fdpe_C_PRE)     -0.133     1.342    music2sound_0/c0_reg_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.377ns  (arrival time - required time)
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[9]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.277ns (22.120%)  route 0.975ns (77.880%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.585     1.463    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     1.604 f  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.217     1.821    music2sound_0/dac_inst/k[4]_repN_alias
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.866 f  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4/O
                         net (fo=1, routed)           0.097     1.963    music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.045     2.008 f  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_3/O
                         net (fo=39, routed)          0.526     2.534    music2sound_0/dac_inst_n_25
    SLICE_X43Y65         LUT3 (Prop_lut3_I2_O)        0.046     2.580 f  music2sound_0/c0_reg_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.135     2.715    music2sound_0/c0_reg_reg[9]_LDC_i_1_n_0
    SLICE_X43Y66         FDPE                                         f  music2sound_0/c0_reg_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.851     1.976    music2sound_0/clk_IBUF_BUFG
    SLICE_X43Y66         FDPE                                         r  music2sound_0/c0_reg_reg[9]_P/C
                         clock pessimism             -0.481     1.495    
    SLICE_X43Y66         FDPE (Remov_fdpe_C_PRE)     -0.157     1.338    music2sound_0/c0_reg_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.379ns  (arrival time - required time)
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.424ns (32.035%)  route 0.900ns (67.965%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.585     1.463    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.217     1.821    music2sound_0/dac_inst/k[4]_repN_alias
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.866 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4/O
                         net (fo=1, routed)           0.097     1.963    music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.045     2.008 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_3/O
                         net (fo=39, routed)          0.257     2.266    music2sound_0/dac_inst_n_25
    SLICE_X36Y60         MUXF7 (Prop_muxf7_S_O)       0.085     2.351 r  music2sound_0/c0_reg_reg[0]_LDC_i_3/O
                         net (fo=3, routed)           0.142     2.493    music2sound_0/c0_reg_reg[0]_LDC_i_3_n_0
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.108     2.601 f  music2sound_0/c0_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.186     2.787    music2sound_0/c0_reg_reg[0]_LDC_i_2_n_0
    SLICE_X41Y60         FDCE                                         f  music2sound_0/c0_reg_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.856     1.981    music2sound_0/clk_IBUF_BUFG
    SLICE_X41Y60         FDCE                                         r  music2sound_0/c0_reg_reg[0]_C/C
                         clock pessimism             -0.481     1.500    
    SLICE_X41Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    music2sound_0/c0_reg_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[12]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.276ns (20.425%)  route 1.075ns (79.575%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.585     1.463    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     1.604 f  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.217     1.821    music2sound_0/dac_inst/k[4]_repN_alias
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.866 f  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4/O
                         net (fo=1, routed)           0.097     1.963    music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.045     2.008 f  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_3/O
                         net (fo=39, routed)          0.514     2.522    music2sound_0/dac_inst_n_25
    SLICE_X39Y65         LUT3 (Prop_lut3_I2_O)        0.045     2.567 f  music2sound_0/c0_reg_reg[12]_LDC_i_1/O
                         net (fo=2, routed)           0.247     2.814    music2sound_0/c0_reg_reg[12]_LDC_i_1_n_0
    SLICE_X40Y65         FDPE                                         f  music2sound_0/c0_reg_reg[12]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.852     1.977    music2sound_0/clk_IBUF_BUFG
    SLICE_X40Y65         FDPE                                         r  music2sound_0/c0_reg_reg[12]_P/C
                         clock pessimism             -0.481     1.496    
    SLICE_X40Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     1.401    music2sound_0/c0_reg_reg[12]_P
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                  1.413    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[8]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.821ns  (logic 1.599ns (27.472%)  route 4.222ns (72.528%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=146, routed)         3.685     5.160    music2sound_0/reset_IBUF
    SLICE_X38Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.284 f  music2sound_0/c0_reg_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.537     5.821    music2sound_0/c0_reg_reg[8]_LDC_i_2_n_0
    SLICE_X38Y63         LDCE                                         f  music2sound_0/c0_reg_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.789ns  (logic 1.599ns (27.622%)  route 4.190ns (72.378%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=146, routed)         3.842     5.318    music2sound_0/reset_IBUF
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.442 f  music2sound_0/c0_reg_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.348     5.789    music2sound_0/c0_reg_reg[4]_LDC_i_2_n_0
    SLICE_X36Y60         LDCE                                         f  music2sound_0/c0_reg_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.627ns  (logic 1.599ns (28.420%)  route 4.028ns (71.580%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=146, routed)         3.675     5.151    music2sound_0/reset_IBUF
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.275 f  music2sound_0/c0_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.352     5.627    music2sound_0/c0_reg_reg[0]_LDC_i_2_n_0
    SLICE_X38Y61         LDCE                                         f  music2sound_0/c0_reg_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.621ns  (logic 1.599ns (28.451%)  route 4.021ns (71.549%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=146, routed)         3.665     5.140    music2sound_0/reset_IBUF
    SLICE_X39Y61         LUT2 (Prop_lut2_I0_O)        0.124     5.264 f  music2sound_0/c0_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.357     5.621    music2sound_0/c0_reg_reg[3]_LDC_i_2_n_0
    SLICE_X41Y61         LDCE                                         f  music2sound_0/c0_reg_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.467ns  (logic 1.599ns (29.251%)  route 3.868ns (70.749%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=146, routed)         3.329     4.804    music2sound_0/reset_IBUF
    SLICE_X39Y62         LUT2 (Prop_lut2_I0_O)        0.124     4.928 f  music2sound_0/c0_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.539     5.467    music2sound_0/c0_reg_reg[1]_LDC_i_2_n_0
    SLICE_X39Y60         LDCE                                         f  music2sound_0/c0_reg_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.455ns  (logic 1.599ns (29.315%)  route 3.856ns (70.685%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=146, routed)         3.499     4.974    music2sound_0/reset_IBUF
    SLICE_X38Y62         LUT4 (Prop_lut4_I0_O)        0.124     5.098 f  music2sound_0/c0_reg_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.357     5.455    music2sound_0/c0_reg_reg[7]_LDC_i_2_n_0
    SLICE_X41Y62         LDCE                                         f  music2sound_0/c0_reg_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[10]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.099ns  (logic 1.599ns (31.359%)  route 3.500ns (68.641%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=146, routed)         3.160     4.635    music2sound_0/reset_IBUF
    SLICE_X37Y66         LUT3 (Prop_lut3_I0_O)        0.124     4.759 f  music2sound_0/c0_reg_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.340     5.099    music2sound_0/c0_reg_reg[10]_LDC_i_2_n_0
    SLICE_X39Y66         LDCE                                         f  music2sound_0/c0_reg_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.020ns  (logic 1.599ns (31.856%)  route 3.421ns (68.144%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=146, routed)         2.931     4.406    music2sound_0/reset_IBUF
    SLICE_X40Y60         LUT2 (Prop_lut2_I0_O)        0.124     4.530 f  music2sound_0/c0_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.490     5.020    music2sound_0/c0_reg_reg[2]_LDC_i_2_n_0
    SLICE_X40Y61         LDCE                                         f  music2sound_0/c0_reg_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.976ns  (logic 1.599ns (32.134%)  route 3.377ns (67.866%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=146, routed)         3.016     4.491    music2sound_0/reset_IBUF
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.124     4.615 f  music2sound_0/c0_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.361     4.976    music2sound_0/c0_reg_reg[6]_LDC_i_2_n_0
    SLICE_X40Y66         LDCE                                         f  music2sound_0/c0_reg_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[11]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.944ns  (logic 1.599ns (32.346%)  route 3.345ns (67.654%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  reset_IBUF_inst/O
                         net (fo=146, routed)         2.859     4.334    music2sound_0/reset_IBUF
    SLICE_X40Y63         LUT3 (Prop_lut3_I0_O)        0.124     4.458 f  music2sound_0/c0_reg_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.486     4.944    music2sound_0/c0_reg_reg[11]_LDC_i_2_n_0
    SLICE_X41Y64         LDCE                                         f  music2sound_0/c0_reg_reg[11]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.383ns  (logic 0.288ns (20.816%)  route 1.095ns (79.184%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=146, routed)         0.964     1.207    music2sound_0/reset_IBUF
    SLICE_X43Y64         LUT2 (Prop_lut2_I0_O)        0.045     1.252 f  music2sound_0/c0_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.131     1.383    music2sound_0/c0_reg_reg[5]_LDC_i_2_n_0
    SLICE_X43Y64         LDCE                                         f  music2sound_0/c0_reg_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[12]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.584ns  (logic 0.287ns (18.117%)  route 1.297ns (81.883%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=146, routed)         1.102     1.345    music2sound_0/reset_IBUF
    SLICE_X40Y65         LUT3 (Prop_lut3_I0_O)        0.044     1.389 f  music2sound_0/c0_reg_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.195     1.584    music2sound_0/c0_reg_reg[12]_LDC_i_2_n_0
    SLICE_X39Y65         LDCE                                         f  music2sound_0/c0_reg_reg[12]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[9]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.599ns  (logic 0.288ns (18.014%)  route 1.311ns (81.986%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=146, routed)         1.135     1.378    music2sound_0/reset_IBUF
    SLICE_X42Y64         LUT3 (Prop_lut3_I0_O)        0.045     1.423 f  music2sound_0/c0_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.175     1.599    music2sound_0/c0_reg_reg[9]_LDC_i_2_n_0
    SLICE_X40Y63         LDCE                                         f  music2sound_0/c0_reg_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[11]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.615ns  (logic 0.288ns (17.836%)  route 1.327ns (82.164%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=146, routed)         1.169     1.412    music2sound_0/reset_IBUF
    SLICE_X40Y63         LUT3 (Prop_lut3_I0_O)        0.045     1.457 f  music2sound_0/c0_reg_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.158     1.615    music2sound_0/c0_reg_reg[11]_LDC_i_2_n_0
    SLICE_X41Y64         LDCE                                         f  music2sound_0/c0_reg_reg[11]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.666ns  (logic 0.288ns (17.284%)  route 1.378ns (82.716%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=146, routed)         1.242     1.485    music2sound_0/reset_IBUF
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.045     1.530 f  music2sound_0/c0_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.136     1.666    music2sound_0/c0_reg_reg[6]_LDC_i_2_n_0
    SLICE_X40Y66         LDCE                                         f  music2sound_0/c0_reg_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.675ns  (logic 0.288ns (17.197%)  route 1.387ns (82.803%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=146, routed)         1.225     1.468    music2sound_0/reset_IBUF
    SLICE_X40Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.513 f  music2sound_0/c0_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.162     1.675    music2sound_0/c0_reg_reg[2]_LDC_i_2_n_0
    SLICE_X40Y61         LDCE                                         f  music2sound_0/c0_reg_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[10]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 0.288ns (17.038%)  route 1.402ns (82.962%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=146, routed)         1.287     1.530    music2sound_0/reset_IBUF
    SLICE_X37Y66         LUT3 (Prop_lut3_I0_O)        0.045     1.575 f  music2sound_0/c0_reg_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.115     1.690    music2sound_0/c0_reg_reg[10]_LDC_i_2_n_0
    SLICE_X39Y66         LDCE                                         f  music2sound_0/c0_reg_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 0.288ns (15.452%)  route 1.576ns (84.548%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=146, routed)         1.387     1.630    music2sound_0/reset_IBUF
    SLICE_X39Y62         LUT2 (Prop_lut2_I0_O)        0.045     1.675 f  music2sound_0/c0_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.189     1.864    music2sound_0/c0_reg_reg[1]_LDC_i_2_n_0
    SLICE_X39Y60         LDCE                                         f  music2sound_0/c0_reg_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 0.288ns (15.386%)  route 1.584ns (84.614%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=146, routed)         1.452     1.695    music2sound_0/reset_IBUF
    SLICE_X38Y62         LUT4 (Prop_lut4_I0_O)        0.045     1.740 f  music2sound_0/c0_reg_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.132     1.872    music2sound_0/c0_reg_reg[7]_LDC_i_2_n_0
    SLICE_X41Y62         LDCE                                         f  music2sound_0/c0_reg_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 0.288ns (14.772%)  route 1.661ns (85.228%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 f  reset_IBUF_inst/O
                         net (fo=146, routed)         1.530     1.773    music2sound_0/reset_IBUF
    SLICE_X39Y61         LUT2 (Prop_lut2_I0_O)        0.045     1.818 f  music2sound_0/c0_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.132     1.949    music2sound_0/c0_reg_reg[3]_LDC_i_2_n_0
    SLICE_X41Y61         LDCE                                         f  music2sound_0/c0_reg_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            finish
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.319ns  (logic 4.349ns (59.423%)  route 2.970ns (40.577%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.740     5.374    clk_IBUF_BUFG
    SLICE_X43Y56         FDCE                                         r  FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  FSM_sequential_state_reg_reg[2]/Q
                         net (fo=25, routed)          1.144     6.974    state_reg[2]
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.152     7.126 r  finish_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.826     8.952    finish_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.741    12.693 r  finish_OBUF_inst/O
                         net (fo=0)                   0.000    12.693    finish
    M15                                                               r  finish (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music2sound_0/dac_inst/ao_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.758ns  (logic 4.072ns (60.252%)  route 2.686ns (39.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.739     5.373    music2sound_0/dac_inst/clk_IBUF_BUFG
    SLICE_X41Y58         FDCE                                         r  music2sound_0/dac_inst/ao_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDCE (Prop_fdce_C_Q)         0.456     5.829 r  music2sound_0/dac_inst/ao_reg_reg/Q
                         net (fo=1, routed)           2.686     8.515    dac_out_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.616    12.131 r  dac_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.131    dac_out
    U14                                                               r  dac_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.251ns  (logic 1.612ns (25.788%)  route 4.639ns (74.212%))
  Logic Levels:           7  (LUT2=2 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.737     5.371    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.827 f  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.559     6.386    music2sound_0/k[4]_repN_alias
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.510 r  music2sound_0/g0_b0_i_41/O
                         net (fo=3, routed)           0.734     7.244    music2sound_0/g0_b0_i_41_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  music2sound_0/g0_b0_i_37/O
                         net (fo=1, routed)           0.952     8.320    music2sound_0/g0_b0_i_37_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.444 r  music2sound_0/g0_b0_i_9/O
                         net (fo=1, routed)           0.474     8.918    music2sound_0/g0_b0_i_9_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  music2sound_0/g0_b0_i_1/O
                         net (fo=19, routed)          1.044    10.086    music2sound_0/musicROM[0][3]
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.210 r  music2sound_0/g1_b1/O
                         net (fo=1, routed)           0.000    10.210    music2sound_0/g1_b1_n_0
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.238    10.448 r  music2sound_0/c0_reg_reg[1]_LDC_i_3/O
                         net (fo=3, routed)           0.337    10.785    music2sound_0/c0_reg_reg[1]_LDC_i_3_n_0
    SLICE_X39Y62         LUT2 (Prop_lut2_I1_O)        0.298    11.083 f  music2sound_0/c0_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.539    11.622    music2sound_0/c0_reg_reg[1]_LDC_i_2_n_0
    SLICE_X39Y60         LDCE                                         f  music2sound_0/c0_reg_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.138ns  (logic 1.619ns (26.377%)  route 4.519ns (73.623%))
  Logic Levels:           7  (LUT2=2 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.737     5.371    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.827 f  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.559     6.386    music2sound_0/k[4]_repN_alias
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.510 r  music2sound_0/g0_b0_i_41/O
                         net (fo=3, routed)           0.734     7.244    music2sound_0/g0_b0_i_41_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  music2sound_0/g0_b0_i_37/O
                         net (fo=1, routed)           0.952     8.320    music2sound_0/g0_b0_i_37_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.444 r  music2sound_0/g0_b0_i_9/O
                         net (fo=1, routed)           0.474     8.918    music2sound_0/g0_b0_i_9_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  music2sound_0/g0_b0_i_1/O
                         net (fo=19, routed)          0.961    10.003    music2sound_0/musicROM[0][3]
    SLICE_X43Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.127 r  music2sound_0/g0_b5/O
                         net (fo=1, routed)           0.000    10.127    music2sound_0/g0_b5_n_0
    SLICE_X43Y63         MUXF7 (Prop_muxf7_I1_O)      0.245    10.372 r  music2sound_0/c0_reg_reg[5]_LDC_i_3/O
                         net (fo=3, routed)           0.440    10.812    music2sound_0/c0_reg_reg[5]_LDC_i_3_n_0
    SLICE_X43Y64         LUT2 (Prop_lut2_I1_O)        0.298    11.110 f  music2sound_0/c0_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.399    11.509    music2sound_0/c0_reg_reg[5]_LDC_i_2_n_0
    SLICE_X43Y64         LDCE                                         f  music2sound_0/c0_reg_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.053ns  (logic 1.887ns (31.175%)  route 4.166ns (68.825%))
  Logic Levels:           7  (LUT2=1 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.658     5.292    clk_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  k_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.456     5.748 r  k_reg[2]_replica_1/Q
                         net (fo=34, routed)          1.194     6.942    music2sound_0/k[2]_repN_1_alias
    SLICE_X33Y55         LUT6 (Prop_lut6_I3_O)        0.124     7.066 f  music2sound_0/g0_b0_i_86/O
                         net (fo=1, routed)           0.437     7.504    music2sound_0/g0_b0_i_86_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.628 r  music2sound_0/g0_b0_i_74/O
                         net (fo=1, routed)           0.000     7.628    music2sound_0/g0_b0_i_74_n_0
    SLICE_X33Y56         MUXF7 (Prop_muxf7_I1_O)      0.217     7.845 r  music2sound_0/g0_b0_i_30/O
                         net (fo=1, routed)           0.559     8.403    music2sound_0/g0_b0_i_30_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I5_O)        0.299     8.702 r  music2sound_0/g0_b0_i_6/O
                         net (fo=19, routed)          1.196     9.898    music2sound_0/sel[5]
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.124    10.022 r  music2sound_0/g0_b4/O
                         net (fo=1, routed)           0.000    10.022    music2sound_0/g0_b4_n_0
    SLICE_X36Y61         MUXF7 (Prop_muxf7_I1_O)      0.245    10.267 r  music2sound_0/c0_reg_reg[4]_LDC_i_3/O
                         net (fo=3, routed)           0.432    10.699    music2sound_0/c0_reg_reg[4]_LDC_i_3_n_0
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.298    10.997 f  music2sound_0/c0_reg_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.348    11.345    music2sound_0/c0_reg_reg[4]_LDC_i_2_n_0
    SLICE_X36Y60         LDCE                                         f  music2sound_0/c0_reg_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.971ns  (logic 1.200ns (20.097%)  route 4.771ns (79.903%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.737     5.371    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.827 f  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.559     6.386    music2sound_0/k[4]_repN_alias
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.510 r  music2sound_0/g0_b0_i_41/O
                         net (fo=3, routed)           0.734     7.244    music2sound_0/g0_b0_i_41_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  music2sound_0/g0_b0_i_37/O
                         net (fo=1, routed)           0.952     8.320    music2sound_0/g0_b0_i_37_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.444 r  music2sound_0/g0_b0_i_9/O
                         net (fo=1, routed)           0.474     8.918    music2sound_0/g0_b0_i_9_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  music2sound_0/g0_b0_i_1/O
                         net (fo=19, routed)          1.256    10.298    music2sound_0/musicROM[0][3]
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.422 r  music2sound_0/g0_b6/O
                         net (fo=3, routed)           0.435    10.857    music2sound_0/g0_b6_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I3_O)        0.124    10.981 f  music2sound_0/c0_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.361    11.342    music2sound_0/c0_reg_reg[6]_LDC_i_2_n_0
    SLICE_X40Y66         LDCE                                         f  music2sound_0/c0_reg_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.024ns  (logic 1.880ns (31.207%)  route 4.144ns (68.793%))
  Logic Levels:           7  (LUT2=1 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.658     5.292    clk_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  k_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.456     5.748 r  k_reg[2]_replica_1/Q
                         net (fo=34, routed)          1.194     6.942    music2sound_0/k[2]_repN_1_alias
    SLICE_X33Y55         LUT6 (Prop_lut6_I3_O)        0.124     7.066 f  music2sound_0/g0_b0_i_86/O
                         net (fo=1, routed)           0.437     7.504    music2sound_0/g0_b0_i_86_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.628 r  music2sound_0/g0_b0_i_74/O
                         net (fo=1, routed)           0.000     7.628    music2sound_0/g0_b0_i_74_n_0
    SLICE_X33Y56         MUXF7 (Prop_muxf7_I1_O)      0.217     7.845 r  music2sound_0/g0_b0_i_30/O
                         net (fo=1, routed)           0.559     8.403    music2sound_0/g0_b0_i_30_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I5_O)        0.299     8.702 r  music2sound_0/g0_b0_i_6/O
                         net (fo=19, routed)          1.138     9.841    music2sound_0/sel[5]
    SLICE_X36Y60         LUT6 (Prop_lut6_I5_O)        0.124     9.965 r  music2sound_0/g1_b3/O
                         net (fo=1, routed)           0.000     9.965    music2sound_0/g1_b3_n_0
    SLICE_X36Y60         MUXF7 (Prop_muxf7_I0_O)      0.238    10.203 r  music2sound_0/c0_reg_reg[3]_LDC_i_3/O
                         net (fo=3, routed)           0.459    10.662    music2sound_0/c0_reg_reg[3]_LDC_i_3_n_0
    SLICE_X39Y61         LUT2 (Prop_lut2_I1_O)        0.298    10.960 f  music2sound_0/c0_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.357    11.317    music2sound_0/c0_reg_reg[3]_LDC_i_2_n_0
    SLICE_X41Y61         LDCE                                         f  music2sound_0/c0_reg_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[9]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.934ns  (logic 1.200ns (20.224%)  route 4.734ns (79.776%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.737     5.371    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.827 f  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.559     6.386    music2sound_0/k[4]_repN_alias
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.510 r  music2sound_0/g0_b0_i_41/O
                         net (fo=3, routed)           0.734     7.244    music2sound_0/g0_b0_i_41_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  music2sound_0/g0_b0_i_37/O
                         net (fo=1, routed)           0.952     8.320    music2sound_0/g0_b0_i_37_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.444 r  music2sound_0/g0_b0_i_9/O
                         net (fo=1, routed)           0.474     8.918    music2sound_0/g0_b0_i_9_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  music2sound_0/g0_b0_i_1/O
                         net (fo=19, routed)          1.079    10.121    music2sound_0/musicROM[0][3]
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.245 r  music2sound_0/g0_b9/O
                         net (fo=3, routed)           0.440    10.685    music2sound_0/g0_b9_n_0
    SLICE_X42Y64         LUT3 (Prop_lut3_I1_O)        0.124    10.809 f  music2sound_0/c0_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.496    11.305    music2sound_0/c0_reg_reg[9]_LDC_i_2_n_0
    SLICE_X40Y63         LDCE                                         f  music2sound_0/c0_reg_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[8]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.997ns  (logic 1.468ns (24.478%)  route 4.529ns (75.522%))
  Logic Levels:           6  (LUT4=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.658     5.292    clk_IBUF_BUFG
    SLICE_X35Y59         FDCE                                         r  k_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.456     5.748 r  k_reg[2]_replica_1/Q
                         net (fo=34, routed)          1.194     6.942    music2sound_0/k[2]_repN_1_alias
    SLICE_X33Y55         LUT6 (Prop_lut6_I3_O)        0.124     7.066 f  music2sound_0/g0_b0_i_86/O
                         net (fo=1, routed)           0.437     7.504    music2sound_0/g0_b0_i_86_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.628 r  music2sound_0/g0_b0_i_74/O
                         net (fo=1, routed)           0.000     7.628    music2sound_0/g0_b0_i_74_n_0
    SLICE_X33Y56         MUXF7 (Prop_muxf7_I1_O)      0.217     7.845 r  music2sound_0/g0_b0_i_30/O
                         net (fo=1, routed)           0.559     8.403    music2sound_0/g0_b0_i_30_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I5_O)        0.299     8.702 r  music2sound_0/g0_b0_i_6/O
                         net (fo=19, routed)          1.348    10.050    music2sound_0/sel[5]
    SLICE_X39Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.174 r  music2sound_0/g0_b8/O
                         net (fo=3, routed)           0.455    10.628    music2sound_0/g0_b8_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I3_O)        0.124    10.752 f  music2sound_0/c0_reg_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.537    11.290    music2sound_0/c0_reg_reg[8]_LDC_i_2_n_0
    SLICE_X38Y63         LDCE                                         f  music2sound_0/c0_reg_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.886ns  (logic 1.619ns (27.507%)  route 4.267ns (72.493%))
  Logic Levels:           7  (LUT2=2 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.737     5.371    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456     5.827 f  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.559     6.386    music2sound_0/k[4]_repN_alias
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.510 r  music2sound_0/g0_b0_i_41/O
                         net (fo=3, routed)           0.734     7.244    music2sound_0/g0_b0_i_41_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  music2sound_0/g0_b0_i_37/O
                         net (fo=1, routed)           0.952     8.320    music2sound_0/g0_b0_i_37_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.444 r  music2sound_0/g0_b0_i_9/O
                         net (fo=1, routed)           0.474     8.918    music2sound_0/g0_b0_i_9_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  music2sound_0/g0_b0_i_1/O
                         net (fo=19, routed)          0.760     9.802    music2sound_0/musicROM[0][3]
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.926 r  music2sound_0/g0_b2/O
                         net (fo=1, routed)           0.000     9.926    music2sound_0/g0_b2_n_0
    SLICE_X40Y60         MUXF7 (Prop_muxf7_I1_O)      0.245    10.171 r  music2sound_0/c0_reg_reg[2]_LDC_i_3/O
                         net (fo=3, routed)           0.299    10.469    music2sound_0/c0_reg_reg[2]_LDC_i_3_n_0
    SLICE_X40Y60         LUT2 (Prop_lut2_I1_O)        0.298    10.767 f  music2sound_0/c0_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.490    11.257    music2sound_0/c0_reg_reg[2]_LDC_i_2_n_0
    SLICE_X40Y61         LDCE                                         f  music2sound_0/c0_reg_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.087ns  (logic 0.276ns (25.391%)  route 0.811ns (74.609%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.585     1.463    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.217     1.821    music2sound_0/dac_inst/k[4]_repN_alias
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.866 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4/O
                         net (fo=1, routed)           0.097     1.963    music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.045     2.008 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_3/O
                         net (fo=39, routed)          0.360     2.369    music2sound_0/dac_inst_n_25
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.045     2.414 f  music2sound_0/c0_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.136     2.550    music2sound_0/c0_reg_reg[6]_LDC_i_2_n_0
    SLICE_X40Y66         LDCE                                         f  music2sound_0/c0_reg_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[9]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.120ns  (logic 0.276ns (24.646%)  route 0.844ns (75.354%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.585     1.463    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.217     1.821    music2sound_0/dac_inst/k[4]_repN_alias
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.866 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4/O
                         net (fo=1, routed)           0.097     1.963    music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.045     2.008 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_3/O
                         net (fo=39, routed)          0.354     2.363    music2sound_0/dac_inst_n_25
    SLICE_X42Y64         LUT3 (Prop_lut3_I2_O)        0.045     2.408 f  music2sound_0/c0_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.175     2.583    music2sound_0/c0_reg_reg[9]_LDC_i_2_n_0
    SLICE_X40Y63         LDCE                                         f  music2sound_0/c0_reg_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[10]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.143ns  (logic 0.276ns (24.151%)  route 0.867ns (75.849%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.585     1.463    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.217     1.821    music2sound_0/dac_inst/k[4]_repN_alias
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.866 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4/O
                         net (fo=1, routed)           0.097     1.963    music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.045     2.008 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_3/O
                         net (fo=39, routed)          0.437     2.446    music2sound_0/dac_inst_n_25
    SLICE_X37Y66         LUT3 (Prop_lut3_I2_O)        0.045     2.491 f  music2sound_0/c0_reg_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.115     2.606    music2sound_0/c0_reg_reg[10]_LDC_i_2_n_0
    SLICE_X39Y66         LDCE                                         f  music2sound_0/c0_reg_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[8]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.143ns  (logic 0.276ns (24.143%)  route 0.867ns (75.857%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.585     1.463    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.217     1.821    music2sound_0/dac_inst/k[4]_repN_alias
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.866 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4/O
                         net (fo=1, routed)           0.097     1.963    music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.045     2.008 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_3/O
                         net (fo=39, routed)          0.370     2.378    music2sound_0/dac_inst_n_25
    SLICE_X38Y62         LUT4 (Prop_lut4_I2_O)        0.045     2.423 f  music2sound_0/c0_reg_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.183     2.606    music2sound_0/c0_reg_reg[8]_LDC_i_2_n_0
    SLICE_X38Y63         LDCE                                         f  music2sound_0/c0_reg_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[11]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.161ns  (logic 0.276ns (23.772%)  route 0.885ns (76.228%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.585     1.463    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.217     1.821    music2sound_0/dac_inst/k[4]_repN_alias
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.866 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4/O
                         net (fo=1, routed)           0.097     1.963    music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.045     2.008 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_3/O
                         net (fo=39, routed)          0.413     2.422    music2sound_0/dac_inst_n_25
    SLICE_X40Y63         LUT3 (Prop_lut3_I2_O)        0.045     2.467 f  music2sound_0/c0_reg_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.158     2.624    music2sound_0/c0_reg_reg[11]_LDC_i_2_n_0
    SLICE_X41Y64         LDCE                                         f  music2sound_0/c0_reg_reg[11]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.213ns  (logic 0.276ns (22.759%)  route 0.937ns (77.241%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.585     1.463    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.217     1.821    music2sound_0/dac_inst/k[4]_repN_alias
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.866 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4/O
                         net (fo=1, routed)           0.097     1.963    music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.045     2.008 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_3/O
                         net (fo=39, routed)          0.490     2.499    music2sound_0/dac_inst_n_25
    SLICE_X38Y62         LUT4 (Prop_lut4_I2_O)        0.045     2.544 f  music2sound_0/c0_reg_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.132     2.676    music2sound_0/c0_reg_reg[7]_LDC_i_2_n_0
    SLICE_X41Y62         LDCE                                         f  music2sound_0/c0_reg_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[12]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.213ns  (logic 0.275ns (22.672%)  route 0.938ns (77.328%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.585     1.463    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.217     1.821    music2sound_0/dac_inst/k[4]_repN_alias
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.866 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4/O
                         net (fo=1, routed)           0.097     1.963    music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.045     2.008 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_3/O
                         net (fo=39, routed)          0.428     2.437    music2sound_0/dac_inst_n_25
    SLICE_X40Y65         LUT3 (Prop_lut3_I2_O)        0.044     2.481 f  music2sound_0/c0_reg_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.195     2.676    music2sound_0/c0_reg_reg[12]_LDC_i_2_n_0
    SLICE_X39Y65         LDCE                                         f  music2sound_0/c0_reg_reg[12]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.266ns  (logic 0.424ns (33.500%)  route 0.842ns (66.500%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.585     1.463    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.217     1.821    music2sound_0/dac_inst/k[4]_repN_alias
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.866 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4/O
                         net (fo=1, routed)           0.097     1.963    music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.045     2.008 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_3/O
                         net (fo=39, routed)          0.257     2.266    music2sound_0/dac_inst_n_25
    SLICE_X36Y60         MUXF7 (Prop_muxf7_S_O)       0.085     2.351 r  music2sound_0/c0_reg_reg[0]_LDC_i_3/O
                         net (fo=3, routed)           0.142     2.493    music2sound_0/c0_reg_reg[0]_LDC_i_3_n_0
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.108     2.601 f  music2sound_0/c0_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.128     2.729    music2sound_0/c0_reg_reg[0]_LDC_i_2_n_0
    SLICE_X38Y61         LDCE                                         f  music2sound_0/c0_reg_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.321ns  (logic 0.432ns (32.710%)  route 0.889ns (67.290%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.585     1.463    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.217     1.821    music2sound_0/dac_inst/k[4]_repN_alias
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.866 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4/O
                         net (fo=1, routed)           0.097     1.963    music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.045     2.008 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_3/O
                         net (fo=39, routed)          0.272     2.281    music2sound_0/dac_inst_n_25
    SLICE_X36Y60         MUXF7 (Prop_muxf7_S_O)       0.093     2.374 r  music2sound_0/c0_reg_reg[3]_LDC_i_3/O
                         net (fo=3, routed)           0.170     2.544    music2sound_0/c0_reg_reg[3]_LDC_i_3_n_0
    SLICE_X39Y61         LUT2 (Prop_lut2_I1_O)        0.108     2.652 f  music2sound_0/c0_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.132     2.784    music2sound_0/c0_reg_reg[3]_LDC_i_2_n_0
    SLICE_X41Y61         LDCE                                         f  music2sound_0/c0_reg_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            music2sound_0/c0_reg_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.324ns  (logic 0.432ns (32.624%)  route 0.892ns (67.376%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.585     1.463    clk_IBUF_BUFG
    SLICE_X36Y58         FDCE                                         r  k_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  k_reg[4]_replica/Q
                         net (fo=20, routed)          0.217     1.821    music2sound_0/dac_inst/k[4]_repN_alias
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.866 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4/O
                         net (fo=1, routed)           0.097     1.963    music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_4_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I1_O)        0.045     2.008 r  music2sound_0/dac_inst/c0_reg_reg[12]_LDC_i_3/O
                         net (fo=39, routed)          0.312     2.320    music2sound_0/dac_inst_n_25
    SLICE_X36Y61         MUXF7 (Prop_muxf7_S_O)       0.093     2.413 r  music2sound_0/c0_reg_reg[4]_LDC_i_3/O
                         net (fo=3, routed)           0.145     2.559    music2sound_0/c0_reg_reg[4]_LDC_i_3_n_0
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.108     2.667 f  music2sound_0/c0_reg_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.121     2.787    music2sound_0/c0_reg_reg[4]_LDC_i_2_n_0
    SLICE_X36Y60         LDCE                                         f  music2sound_0/c0_reg_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           245 Endpoints
Min Delay           245 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.802ns  (logic 2.993ns (30.534%)  route 6.809ns (69.466%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  reset_IBUF_inst/O
                         net (fo=146, routed)         3.675     5.151    music2sound_0/reset_IBUF
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.275 r  music2sound_0/c0_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.352     5.627    music2sound_0/c0_reg_reg[0]_LDC_i_2_n_0
    SLICE_X38Y61         LDCE (SetClr_ldce_CLR_Q)     0.898     6.525 f  music2sound_0/c0_reg_reg[0]_LDC/Q
                         net (fo=2, routed)           0.419     6.944    music2sound_0/c0_reg_reg[0]_LDC_n_0
    SLICE_X41Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.068 r  music2sound_0/c0_next0_carry_i_1/O
                         net (fo=3, routed)           1.164     8.232    music2sound_0/c0_reg[0]
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.356 r  music2sound_0/c_reg[9]_i_5/O
                         net (fo=1, routed)           0.171     8.527    music2sound_0/c_reg[9]_i_5_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.651 f  music2sound_0/c_reg[9]_i_1/O
                         net (fo=12, routed)          0.662     9.313    music2sound_0/en_p
    SLICE_X40Y61         LUT5 (Prop_lut5_I4_O)        0.124     9.437 r  music2sound_0/c0_reg[0]_C_i_1/O
                         net (fo=2, routed)           0.366     9.802    music2sound_0/c0_next[0]
    SLICE_X38Y60         FDPE                                         r  music2sound_0/c0_reg_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.560     4.918    music2sound_0/clk_IBUF_BUFG
    SLICE_X38Y60         FDPE                                         r  music2sound_0/c0_reg_reg[0]_P/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[12]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.802ns  (logic 2.993ns (30.535%)  route 6.809ns (69.465%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  reset_IBUF_inst/O
                         net (fo=146, routed)         3.675     5.151    music2sound_0/reset_IBUF
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.275 r  music2sound_0/c0_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.352     5.627    music2sound_0/c0_reg_reg[0]_LDC_i_2_n_0
    SLICE_X38Y61         LDCE (SetClr_ldce_CLR_Q)     0.898     6.525 f  music2sound_0/c0_reg_reg[0]_LDC/Q
                         net (fo=2, routed)           0.419     6.944    music2sound_0/c0_reg_reg[0]_LDC_n_0
    SLICE_X41Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.068 f  music2sound_0/c0_next0_carry_i_1/O
                         net (fo=3, routed)           1.164     8.232    music2sound_0/c0_reg[0]
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.356 f  music2sound_0/c_reg[9]_i_5/O
                         net (fo=1, routed)           0.171     8.527    music2sound_0/c_reg[9]_i_5_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.651 r  music2sound_0/c_reg[9]_i_1/O
                         net (fo=12, routed)          0.689     9.340    music2sound_0/en_p
    SLICE_X43Y65         LUT4 (Prop_lut4_I2_O)        0.124     9.464 r  music2sound_0/c0_reg[12]_C_i_1/O
                         net (fo=2, routed)           0.338     9.802    music2sound_0/c0_next[12]
    SLICE_X40Y65         FDPE                                         r  music2sound_0/c0_reg_reg[12]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.557     4.915    music2sound_0/clk_IBUF_BUFG
    SLICE_X40Y65         FDPE                                         r  music2sound_0/c0_reg_reg[12]_P/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[12]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.796ns  (logic 2.993ns (30.554%)  route 6.803ns (69.446%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  reset_IBUF_inst/O
                         net (fo=146, routed)         3.675     5.151    music2sound_0/reset_IBUF
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.275 r  music2sound_0/c0_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.352     5.627    music2sound_0/c0_reg_reg[0]_LDC_i_2_n_0
    SLICE_X38Y61         LDCE (SetClr_ldce_CLR_Q)     0.898     6.525 f  music2sound_0/c0_reg_reg[0]_LDC/Q
                         net (fo=2, routed)           0.419     6.944    music2sound_0/c0_reg_reg[0]_LDC_n_0
    SLICE_X41Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.068 f  music2sound_0/c0_next0_carry_i_1/O
                         net (fo=3, routed)           1.164     8.232    music2sound_0/c0_reg[0]
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.356 f  music2sound_0/c_reg[9]_i_5/O
                         net (fo=1, routed)           0.171     8.527    music2sound_0/c_reg[9]_i_5_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.651 r  music2sound_0/c_reg[9]_i_1/O
                         net (fo=12, routed)          0.689     9.340    music2sound_0/en_p
    SLICE_X43Y65         LUT4 (Prop_lut4_I2_O)        0.124     9.464 r  music2sound_0/c0_reg[12]_C_i_1/O
                         net (fo=2, routed)           0.332     9.796    music2sound_0/c0_next[12]
    SLICE_X41Y65         FDCE                                         r  music2sound_0/c0_reg_reg[12]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.557     4.915    music2sound_0/clk_IBUF_BUFG
    SLICE_X41Y65         FDCE                                         r  music2sound_0/c0_reg_reg[12]_C/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.781ns  (logic 2.993ns (30.603%)  route 6.787ns (69.397%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  reset_IBUF_inst/O
                         net (fo=146, routed)         3.675     5.151    music2sound_0/reset_IBUF
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.275 r  music2sound_0/c0_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.352     5.627    music2sound_0/c0_reg_reg[0]_LDC_i_2_n_0
    SLICE_X38Y61         LDCE (SetClr_ldce_CLR_Q)     0.898     6.525 f  music2sound_0/c0_reg_reg[0]_LDC/Q
                         net (fo=2, routed)           0.419     6.944    music2sound_0/c0_reg_reg[0]_LDC_n_0
    SLICE_X41Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.068 r  music2sound_0/c0_next0_carry_i_1/O
                         net (fo=3, routed)           1.164     8.232    music2sound_0/c0_reg[0]
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.356 r  music2sound_0/c_reg[9]_i_5/O
                         net (fo=1, routed)           0.171     8.527    music2sound_0/c_reg[9]_i_5_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.651 f  music2sound_0/c_reg[9]_i_1/O
                         net (fo=12, routed)          0.662     9.313    music2sound_0/en_p
    SLICE_X40Y61         LUT5 (Prop_lut5_I4_O)        0.124     9.437 r  music2sound_0/c0_reg[0]_C_i_1/O
                         net (fo=2, routed)           0.344     9.781    music2sound_0/c0_next[0]
    SLICE_X41Y60         FDCE                                         r  music2sound_0/c0_reg_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.561     4.919    music2sound_0/clk_IBUF_BUFG
    SLICE_X41Y60         FDCE                                         r  music2sound_0/c0_reg_reg[0]_C/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.774ns  (logic 2.993ns (30.623%)  route 6.781ns (69.377%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  reset_IBUF_inst/O
                         net (fo=146, routed)         3.675     5.151    music2sound_0/reset_IBUF
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.275 r  music2sound_0/c0_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.352     5.627    music2sound_0/c0_reg_reg[0]_LDC_i_2_n_0
    SLICE_X38Y61         LDCE (SetClr_ldce_CLR_Q)     0.898     6.525 f  music2sound_0/c0_reg_reg[0]_LDC/Q
                         net (fo=2, routed)           0.419     6.944    music2sound_0/c0_reg_reg[0]_LDC_n_0
    SLICE_X41Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.068 f  music2sound_0/c0_next0_carry_i_1/O
                         net (fo=3, routed)           1.164     8.232    music2sound_0/c0_reg[0]
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.356 f  music2sound_0/c_reg[9]_i_5/O
                         net (fo=1, routed)           0.171     8.527    music2sound_0/c_reg[9]_i_5_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.651 r  music2sound_0/c_reg[9]_i_1/O
                         net (fo=12, routed)          0.672     9.323    music2sound_0/en_p
    SLICE_X38Y62         LUT3 (Prop_lut3_I1_O)        0.124     9.447 r  music2sound_0/c0_reg[4]_C_i_1/O
                         net (fo=2, routed)           0.327     9.774    music2sound_0/c0_next[4]
    SLICE_X36Y61         FDPE                                         r  music2sound_0/c0_reg_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.559     4.917    music2sound_0/clk_IBUF_BUFG
    SLICE_X36Y61         FDPE                                         r  music2sound_0/c0_reg_reg[4]_P/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[11]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.773ns  (logic 2.993ns (30.626%)  route 6.780ns (69.374%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  reset_IBUF_inst/O
                         net (fo=146, routed)         3.675     5.151    music2sound_0/reset_IBUF
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.275 r  music2sound_0/c0_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.352     5.627    music2sound_0/c0_reg_reg[0]_LDC_i_2_n_0
    SLICE_X38Y61         LDCE (SetClr_ldce_CLR_Q)     0.898     6.525 f  music2sound_0/c0_reg_reg[0]_LDC/Q
                         net (fo=2, routed)           0.419     6.944    music2sound_0/c0_reg_reg[0]_LDC_n_0
    SLICE_X41Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.068 f  music2sound_0/c0_next0_carry_i_1/O
                         net (fo=3, routed)           1.164     8.232    music2sound_0/c0_reg[0]
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.356 f  music2sound_0/c_reg[9]_i_5/O
                         net (fo=1, routed)           0.171     8.527    music2sound_0/c_reg[9]_i_5_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.651 r  music2sound_0/c_reg[9]_i_1/O
                         net (fo=12, routed)          0.655     9.306    music2sound_0/en_p
    SLICE_X40Y65         LUT4 (Prop_lut4_I2_O)        0.124     9.430 r  music2sound_0/c0_reg[11]_C_i_1/O
                         net (fo=2, routed)           0.343     9.773    music2sound_0/c0_next[11]
    SLICE_X41Y66         FDCE                                         r  music2sound_0/c0_reg_reg[11]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.556     4.914    music2sound_0/clk_IBUF_BUFG
    SLICE_X41Y66         FDCE                                         r  music2sound_0/c0_reg_reg[11]_C/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.769ns  (logic 2.993ns (30.638%)  route 6.776ns (69.362%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  reset_IBUF_inst/O
                         net (fo=146, routed)         3.675     5.151    music2sound_0/reset_IBUF
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.275 r  music2sound_0/c0_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.352     5.627    music2sound_0/c0_reg_reg[0]_LDC_i_2_n_0
    SLICE_X38Y61         LDCE (SetClr_ldce_CLR_Q)     0.898     6.525 f  music2sound_0/c0_reg_reg[0]_LDC/Q
                         net (fo=2, routed)           0.419     6.944    music2sound_0/c0_reg_reg[0]_LDC_n_0
    SLICE_X41Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.068 f  music2sound_0/c0_next0_carry_i_1/O
                         net (fo=3, routed)           1.164     8.232    music2sound_0/c0_reg[0]
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.356 f  music2sound_0/c_reg[9]_i_5/O
                         net (fo=1, routed)           0.171     8.527    music2sound_0/c_reg[9]_i_5_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.651 r  music2sound_0/c_reg[9]_i_1/O
                         net (fo=12, routed)          0.509     9.160    music2sound_0/en_p
    SLICE_X43Y65         LUT4 (Prop_lut4_I2_O)        0.124     9.284 r  music2sound_0/c0_reg[9]_C_i_1/O
                         net (fo=2, routed)           0.485     9.769    music2sound_0/c0_next[9]
    SLICE_X42Y64         FDCE                                         r  music2sound_0/c0_reg_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.558     4.916    music2sound_0/clk_IBUF_BUFG
    SLICE_X42Y64         FDCE                                         r  music2sound_0/c0_reg_reg[9]_C/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[11]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.766ns  (logic 2.993ns (30.648%)  route 6.773ns (69.352%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  reset_IBUF_inst/O
                         net (fo=146, routed)         3.675     5.151    music2sound_0/reset_IBUF
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.275 r  music2sound_0/c0_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.352     5.627    music2sound_0/c0_reg_reg[0]_LDC_i_2_n_0
    SLICE_X38Y61         LDCE (SetClr_ldce_CLR_Q)     0.898     6.525 f  music2sound_0/c0_reg_reg[0]_LDC/Q
                         net (fo=2, routed)           0.419     6.944    music2sound_0/c0_reg_reg[0]_LDC_n_0
    SLICE_X41Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.068 f  music2sound_0/c0_next0_carry_i_1/O
                         net (fo=3, routed)           1.164     8.232    music2sound_0/c0_reg[0]
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.356 f  music2sound_0/c_reg[9]_i_5/O
                         net (fo=1, routed)           0.171     8.527    music2sound_0/c_reg[9]_i_5_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.651 r  music2sound_0/c_reg[9]_i_1/O
                         net (fo=12, routed)          0.655     9.306    music2sound_0/en_p
    SLICE_X40Y65         LUT4 (Prop_lut4_I2_O)        0.124     9.430 r  music2sound_0/c0_reg[11]_C_i_1/O
                         net (fo=2, routed)           0.336     9.766    music2sound_0/c0_next[11]
    SLICE_X42Y66         FDPE                                         r  music2sound_0/c0_reg_reg[11]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.556     4.914    music2sound_0/clk_IBUF_BUFG
    SLICE_X42Y66         FDPE                                         r  music2sound_0/c0_reg_reg[11]_P/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.714ns  (logic 2.993ns (30.813%)  route 6.720ns (69.187%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  reset_IBUF_inst/O
                         net (fo=146, routed)         3.675     5.151    music2sound_0/reset_IBUF
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.275 r  music2sound_0/c0_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.352     5.627    music2sound_0/c0_reg_reg[0]_LDC_i_2_n_0
    SLICE_X38Y61         LDCE (SetClr_ldce_CLR_Q)     0.898     6.525 f  music2sound_0/c0_reg_reg[0]_LDC/Q
                         net (fo=2, routed)           0.419     6.944    music2sound_0/c0_reg_reg[0]_LDC_n_0
    SLICE_X41Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.068 f  music2sound_0/c0_next0_carry_i_1/O
                         net (fo=3, routed)           1.164     8.232    music2sound_0/c0_reg[0]
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.356 f  music2sound_0/c_reg[9]_i_5/O
                         net (fo=1, routed)           0.171     8.527    music2sound_0/c_reg[9]_i_5_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.651 r  music2sound_0/c_reg[9]_i_1/O
                         net (fo=12, routed)          0.749     9.400    music2sound_0/en_p
    SLICE_X39Y64         LUT5 (Prop_lut5_I3_O)        0.124     9.524 r  music2sound_0/c0_reg[8]_C_i_1/O
                         net (fo=2, routed)           0.189     9.714    music2sound_0/c0_next[8]
    SLICE_X38Y64         FDPE                                         r  music2sound_0/c0_reg_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.557     4.915    music2sound_0/clk_IBUF_BUFG
    SLICE_X38Y64         FDPE                                         r  music2sound_0/c0_reg_reg[8]_P/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            music2sound_0/c0_reg_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.713ns  (logic 2.993ns (30.814%)  route 6.720ns (69.186%))
  Logic Levels:           7  (IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  reset_IBUF_inst/O
                         net (fo=146, routed)         3.675     5.151    music2sound_0/reset_IBUF
    SLICE_X39Y60         LUT2 (Prop_lut2_I0_O)        0.124     5.275 r  music2sound_0/c0_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.352     5.627    music2sound_0/c0_reg_reg[0]_LDC_i_2_n_0
    SLICE_X38Y61         LDCE (SetClr_ldce_CLR_Q)     0.898     6.525 f  music2sound_0/c0_reg_reg[0]_LDC/Q
                         net (fo=2, routed)           0.419     6.944    music2sound_0/c0_reg_reg[0]_LDC_n_0
    SLICE_X41Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.068 f  music2sound_0/c0_next0_carry_i_1/O
                         net (fo=3, routed)           1.164     8.232    music2sound_0/c0_reg[0]
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.356 f  music2sound_0/c_reg[9]_i_5/O
                         net (fo=1, routed)           0.171     8.527    music2sound_0/c_reg[9]_i_5_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.651 r  music2sound_0/c_reg[9]_i_1/O
                         net (fo=12, routed)          0.748     9.399    music2sound_0/en_p
    SLICE_X42Y63         LUT3 (Prop_lut3_I1_O)        0.124     9.523 r  music2sound_0/c0_reg[5]_C_i_1/O
                         net (fo=2, routed)           0.190     9.713    music2sound_0/c0_next[5]
    SLICE_X43Y63         FDPE                                         r  music2sound_0/c0_reg_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.558     4.916    music2sound_0/clk_IBUF_BUFG
    SLICE_X43Y63         FDPE                                         r  music2sound_0/c0_reg_reg[5]_P/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 music2sound_0/c0_reg_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            music2sound_0/c0_reg_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.288ns (48.474%)  route 0.306ns (51.526%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         LDCE                         0.000     0.000 r  music2sound_0/c0_reg_reg[0]_LDC/G
    SLICE_X38Y61         LDCE (EnToQ_ldce_G_Q)        0.243     0.243 r  music2sound_0/c0_reg_reg[0]_LDC/Q
                         net (fo=2, routed)           0.183     0.426    music2sound_0/c0_reg_reg[0]_LDC_n_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I1_O)        0.045     0.471 r  music2sound_0/c0_reg[0]_C_i_1/O
                         net (fo=2, routed)           0.123     0.594    music2sound_0/c0_next[0]
    SLICE_X41Y60         FDCE                                         r  music2sound_0/c0_reg_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.856     1.981    music2sound_0/clk_IBUF_BUFG
    SLICE_X41Y60         FDCE                                         r  music2sound_0/c0_reg_reg[0]_C/C

Slack:                    inf
  Source:                 music2sound_0/c0_reg_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            music2sound_0/c0_reg_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.288ns (48.072%)  route 0.311ns (51.928%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         LDCE                         0.000     0.000 r  music2sound_0/c0_reg_reg[0]_LDC/G
    SLICE_X38Y61         LDCE (EnToQ_ldce_G_Q)        0.243     0.243 r  music2sound_0/c0_reg_reg[0]_LDC/Q
                         net (fo=2, routed)           0.183     0.426    music2sound_0/c0_reg_reg[0]_LDC_n_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I1_O)        0.045     0.471 r  music2sound_0/c0_reg[0]_C_i_1/O
                         net (fo=2, routed)           0.128     0.599    music2sound_0/c0_next[0]
    SLICE_X38Y60         FDPE                                         r  music2sound_0/c0_reg_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.854     1.979    music2sound_0/clk_IBUF_BUFG
    SLICE_X38Y60         FDPE                                         r  music2sound_0/c0_reg_reg[0]_P/C

Slack:                    inf
  Source:                 music2sound_0/c0_reg_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            music2sound_0/c0_reg_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.380ns (56.184%)  route 0.296ns (43.816%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT3=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         LDCE                         0.000     0.000 r  music2sound_0/c0_reg_reg[5]_LDC/G
    SLICE_X43Y64         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  music2sound_0/c0_reg_reg[5]_LDC/Q
                         net (fo=3, routed)           0.192     0.350    music2sound_0/c0_reg_reg[5]_LDC_n_0
    SLICE_X41Y64         LUT3 (Prop_lut3_I1_O)        0.045     0.395 r  music2sound_0/c0_next0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.395    music2sound_0/c0_next0_carry__0_i_8_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.465 r  music2sound_0/c0_next0_carry__0/O[0]
                         net (fo=1, routed)           0.104     0.569    music2sound_0/c0_next0[5]
    SLICE_X42Y63         LUT3 (Prop_lut3_I2_O)        0.107     0.676 r  music2sound_0/c0_reg[5]_C_i_1/O
                         net (fo=2, routed)           0.000     0.676    music2sound_0/c0_next[5]
    SLICE_X42Y63         FDCE                                         r  music2sound_0/c0_reg_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.853     1.978    music2sound_0/clk_IBUF_BUFG
    SLICE_X42Y63         FDCE                                         r  music2sound_0/c0_reg_reg[5]_C/C

Slack:                    inf
  Source:                 music2sound_0/c0_reg_reg[12]_LDC/G
                            (positive level-sensitive latch)
  Destination:            music2sound_0/c_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.248ns (36.488%)  route 0.432ns (63.512%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         LDCE                         0.000     0.000 r  music2sound_0/c0_reg_reg[12]_LDC/G
    SLICE_X39Y65         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  music2sound_0/c0_reg_reg[12]_LDC/Q
                         net (fo=4, routed)           0.128     0.286    music2sound_0/c0_reg_reg[12]_LDC_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I4_O)        0.045     0.331 r  music2sound_0/c_reg[9]_i_3_replica_comp/O
                         net (fo=1, routed)           0.193     0.524    music2sound_0/c_reg[9]_i_3_n_0_repN_1
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.569 r  music2sound_0/c_reg[9]_i_1_replica_comp/O
                         net (fo=10, routed)          0.111     0.680    music2sound_0/en_p_repN_1
    SLICE_X36Y63         FDCE                                         r  music2sound_0/c_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.851     1.976    music2sound_0/clk_IBUF_BUFG
    SLICE_X36Y63         FDCE                                         r  music2sound_0/c_reg_reg[3]/C

Slack:                    inf
  Source:                 music2sound_0/c0_reg_reg[12]_LDC/G
                            (positive level-sensitive latch)
  Destination:            music2sound_0/c_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.248ns (36.488%)  route 0.432ns (63.512%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         LDCE                         0.000     0.000 r  music2sound_0/c0_reg_reg[12]_LDC/G
    SLICE_X39Y65         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  music2sound_0/c0_reg_reg[12]_LDC/Q
                         net (fo=4, routed)           0.128     0.286    music2sound_0/c0_reg_reg[12]_LDC_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I4_O)        0.045     0.331 r  music2sound_0/c_reg[9]_i_3_replica_comp/O
                         net (fo=1, routed)           0.193     0.524    music2sound_0/c_reg[9]_i_3_n_0_repN_1
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.569 r  music2sound_0/c_reg[9]_i_1_replica_comp/O
                         net (fo=10, routed)          0.111     0.680    music2sound_0/en_p_repN_1
    SLICE_X36Y63         FDCE                                         r  music2sound_0/c_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.851     1.976    music2sound_0/clk_IBUF_BUFG
    SLICE_X36Y63         FDCE                                         r  music2sound_0/c_reg_reg[4]/C

Slack:                    inf
  Source:                 music2sound_0/c0_reg_reg[12]_LDC/G
                            (positive level-sensitive latch)
  Destination:            music2sound_0/c_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.248ns (36.488%)  route 0.432ns (63.512%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         LDCE                         0.000     0.000 r  music2sound_0/c0_reg_reg[12]_LDC/G
    SLICE_X39Y65         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  music2sound_0/c0_reg_reg[12]_LDC/Q
                         net (fo=4, routed)           0.128     0.286    music2sound_0/c0_reg_reg[12]_LDC_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I4_O)        0.045     0.331 r  music2sound_0/c_reg[9]_i_3_replica_comp/O
                         net (fo=1, routed)           0.193     0.524    music2sound_0/c_reg[9]_i_3_n_0_repN_1
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.569 r  music2sound_0/c_reg[9]_i_1_replica_comp/O
                         net (fo=10, routed)          0.111     0.680    music2sound_0/en_p_repN_1
    SLICE_X36Y63         FDCE                                         r  music2sound_0/c_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.851     1.976    music2sound_0/clk_IBUF_BUFG
    SLICE_X36Y63         FDCE                                         r  music2sound_0/c_reg_reg[6]/C

Slack:                    inf
  Source:                 music2sound_0/c0_reg_reg[12]_LDC/G
                            (positive level-sensitive latch)
  Destination:            music2sound_0/c_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.248ns (36.488%)  route 0.432ns (63.512%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         LDCE                         0.000     0.000 r  music2sound_0/c0_reg_reg[12]_LDC/G
    SLICE_X39Y65         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  music2sound_0/c0_reg_reg[12]_LDC/Q
                         net (fo=4, routed)           0.128     0.286    music2sound_0/c0_reg_reg[12]_LDC_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I4_O)        0.045     0.331 r  music2sound_0/c_reg[9]_i_3_replica_comp/O
                         net (fo=1, routed)           0.193     0.524    music2sound_0/c_reg[9]_i_3_n_0_repN_1
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.569 r  music2sound_0/c_reg[9]_i_1_replica_comp/O
                         net (fo=10, routed)          0.111     0.680    music2sound_0/en_p_repN_1
    SLICE_X36Y63         FDCE                                         r  music2sound_0/c_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.851     1.976    music2sound_0/clk_IBUF_BUFG
    SLICE_X36Y63         FDCE                                         r  music2sound_0/c_reg_reg[7]/C

Slack:                    inf
  Source:                 music2sound_0/c0_reg_reg[12]_LDC/G
                            (positive level-sensitive latch)
  Destination:            music2sound_0/c_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.248ns (36.488%)  route 0.432ns (63.512%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         LDCE                         0.000     0.000 r  music2sound_0/c0_reg_reg[12]_LDC/G
    SLICE_X39Y65         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  music2sound_0/c0_reg_reg[12]_LDC/Q
                         net (fo=4, routed)           0.128     0.286    music2sound_0/c0_reg_reg[12]_LDC_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I4_O)        0.045     0.331 r  music2sound_0/c_reg[9]_i_3_replica_comp/O
                         net (fo=1, routed)           0.193     0.524    music2sound_0/c_reg[9]_i_3_n_0_repN_1
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.569 r  music2sound_0/c_reg[9]_i_1_replica_comp/O
                         net (fo=10, routed)          0.111     0.680    music2sound_0/en_p_repN_1
    SLICE_X36Y63         FDCE                                         r  music2sound_0/c_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.851     1.976    music2sound_0/clk_IBUF_BUFG
    SLICE_X36Y63         FDCE                                         r  music2sound_0/c_reg_reg[8]/C

Slack:                    inf
  Source:                 music2sound_0/c0_reg_reg[12]_LDC/G
                            (positive level-sensitive latch)
  Destination:            music2sound_0/c_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.248ns (36.488%)  route 0.432ns (63.512%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         LDCE                         0.000     0.000 r  music2sound_0/c0_reg_reg[12]_LDC/G
    SLICE_X39Y65         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  music2sound_0/c0_reg_reg[12]_LDC/Q
                         net (fo=4, routed)           0.128     0.286    music2sound_0/c0_reg_reg[12]_LDC_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I4_O)        0.045     0.331 r  music2sound_0/c_reg[9]_i_3_replica_comp/O
                         net (fo=1, routed)           0.193     0.524    music2sound_0/c_reg[9]_i_3_n_0_repN_1
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.569 r  music2sound_0/c_reg[9]_i_1_replica_comp/O
                         net (fo=10, routed)          0.111     0.680    music2sound_0/en_p_repN_1
    SLICE_X36Y63         FDCE                                         r  music2sound_0/c_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.851     1.976    music2sound_0/clk_IBUF_BUFG
    SLICE_X36Y63         FDCE                                         r  music2sound_0/c_reg_reg[9]/C

Slack:                    inf
  Source:                 music2sound_0/c0_reg_reg[12]_LDC/G
                            (positive level-sensitive latch)
  Destination:            music2sound_0/c_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.248ns (36.390%)  route 0.434ns (63.610%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         LDCE                         0.000     0.000 r  music2sound_0/c0_reg_reg[12]_LDC/G
    SLICE_X39Y65         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  music2sound_0/c0_reg_reg[12]_LDC/Q
                         net (fo=4, routed)           0.128     0.286    music2sound_0/c0_reg_reg[12]_LDC_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I4_O)        0.045     0.331 r  music2sound_0/c_reg[9]_i_3_replica_comp/O
                         net (fo=1, routed)           0.193     0.524    music2sound_0/c_reg[9]_i_3_n_0_repN_1
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.569 r  music2sound_0/c_reg[9]_i_1_replica_comp/O
                         net (fo=10, routed)          0.113     0.682    music2sound_0/en_p_repN_1
    SLICE_X36Y64         FDCE                                         r  music2sound_0/c_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.851     1.976    music2sound_0/clk_IBUF_BUFG
    SLICE_X36Y64         FDCE                                         r  music2sound_0/c_reg_reg[0]/C





