aag 2036 179 240 1 1617
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
206
208
210
212
214
216
218
220
222
224
226
228
230
232
234
236
238
240
242
244
246
248
250
252
254
256
258
260
262
264
266
268
270
272
274
276
278
280
282
284
286
288
290
292
294
296
298
300
302
304
306
308
310
312
314
316
318
320
322
324
326
328
330
332
334
336
338
340
342
344
346
348
350
352
354
356
358
360 1
362 897
364 905
366 913
368 921
370 929
372 937
374 945
376 953
378 965
380 973
382 981
384 989
386 997
388 1005
390 1013
392 1021
394 1029
396 1037
398 1045
400 1053
402 1061
404 1069
406 1077
408 1085
410 1093
412 1101
414 1109
416 1117
418 1125
420 1133
422 1141
424 1149
426 1157
428 1165
430 1173
432 1181
434 1189
436 1197
438 1205
440 1213
442 1221
444 1229
446 1237
448 1245
450 1253
452 1261
454 1269
456 1277
458 1301
460 1309
462 1317
464 1325
466 1333
468 1341
470 1349
472 1357
474 1365
476 1373
478 1381
480 1389
482 1397
484 1405
486 1413
488 1421
490 1429
492 1437
494 1445
496 1453
498 1461
500 1469
502 1477
504 1485
506 1571
508 1591
510 1598
512 1613
514 1621
516 1629
518 1637
520 1645
522 1653
524 1661
526 1669
528 1677
530 1685
532 1693
534 1701
536 1709
538 1717
540 1725
542 1733
544 1741
546 1749
548 1757
550 1765
552 1773
554 1781
556 1789
558 1797
560 1823
562 1833
564 1843
566 1853
568 1863
570 1873
572 1883
574 1893
576 30
578 18
580 1919
582 1929
584 1939
586 1949
588 1959
590 1969
592 1979
594 1989
596 2245
598 2257
600 2263
602 2269
604 2275
606 2281
608 2287
610 2293
612 2299
614 2305
616 2313
618 2321
620 2329
622 2337
624 2345
626 2353
628 2361
630 2369
632 3411
634 3431
636 3441
638 3449
640 3455
642 3461
644 3467
646 3473
648 3479
650 3485
652 3491
654 3497
656 3503
658 3509
660 3515
662 3521
664 3527
666 3533
668 3539
670 3545
672 3551
674 3557
676 3563
678 3569
680 3575
682 3581
684 3587
686 3593
688 3599
690 3605
692 3611
694 3617
696 3623
698 3629
700 3635
702 3641
704 3647
706 3653
708 3659
710 3665
712 3671
714 3677
716 3683
718 3689
720 3695
722 3701
724 3707
726 3713
728 3719
730 3725
732 3731
734 3737
736 24
738 3740
740 3748
742 3756
744 3777
746 3783
748 3789
750 3795
752 3801
754 3807
756 3813
758 3819
760 3825
762 3831
764 3837
766 3843
768 3849
770 3855
772 3861
774 3867
776 3887
778 3893
780 3899
782 3905
784 3911
786 3917
788 3923
790 3929
792 3935
794 3941
796 3947
798 3953
800 3959
802 3965
804 3971
806 3977
808 3983
810 3989
812 3995
814 4001
816 4007
818 4013
820 4019
822 4025
824 4031
826 4037
828 4043
830 4049
832 4055
834 4061
836 4067
838 4073
851
840 742 360
842 740 360
844 842 840
846 339 337
848 847 340
850 849 845
852 337 335
854 852 339
856 854 341
858 247 245
860 858 249
862 860 250
864 862 253
866 864 255
868 866 257
870 868 259
872 870 856
874 4 3
876 874 7
878 876 9
880 878 11
882 880 13
884 882 15
886 884 17
888 886 872
890 888 18
892 362 360
894 892 889
896 895 891
898 888 20
900 364 360
902 900 889
904 903 899
906 888 22
908 366 360
910 908 889
912 911 907
914 888 24
916 368 360
918 916 889
920 919 915
922 888 26
924 370 360
926 924 889
928 927 923
930 888 28
932 372 360
934 932 889
936 935 931
938 888 30
940 374 360
942 940 889
944 943 939
946 888 32
948 376 360
950 948 889
952 951 947
954 852 338
956 954 341
958 956 178
960 378 360
962 960 957
964 963 959
966 956 180
968 380 360
970 968 957
972 971 967
974 956 182
976 382 360
978 976 957
980 979 975
982 956 184
984 384 360
986 984 957
988 987 983
990 956 186
992 386 360
994 992 957
996 995 991
998 956 188
1000 388 360
1002 1000 957
1004 1003 999
1006 956 190
1008 390 360
1010 1008 957
1012 1011 1007
1014 956 192
1016 392 360
1018 1016 957
1020 1019 1015
1022 956 34
1024 394 360
1026 1024 957
1028 1027 1023
1030 956 36
1032 396 360
1034 1032 957
1036 1035 1031
1038 956 38
1040 398 360
1042 1040 957
1044 1043 1039
1046 956 40
1048 400 360
1050 1048 957
1052 1051 1047
1054 956 42
1056 402 360
1058 1056 957
1060 1059 1055
1062 956 44
1064 404 360
1066 1064 957
1068 1067 1063
1070 956 46
1072 406 360
1074 1072 957
1076 1075 1071
1078 956 48
1080 408 360
1082 1080 957
1084 1083 1079
1086 956 50
1088 410 360
1090 1088 957
1092 1091 1087
1094 956 52
1096 412 360
1098 1096 957
1100 1099 1095
1102 956 54
1104 414 360
1106 1104 957
1108 1107 1103
1110 956 56
1112 416 360
1114 1112 957
1116 1115 1111
1118 956 58
1120 418 360
1122 1120 957
1124 1123 1119
1126 956 60
1128 420 360
1130 1128 957
1132 1131 1127
1134 956 62
1136 422 360
1138 1136 957
1140 1139 1135
1142 956 64
1144 424 360
1146 1144 957
1148 1147 1143
1150 956 66
1152 426 360
1154 1152 957
1156 1155 1151
1158 956 68
1160 428 360
1162 1160 957
1164 1163 1159
1166 956 70
1168 430 360
1170 1168 957
1172 1171 1167
1174 956 72
1176 432 360
1178 1176 957
1180 1179 1175
1182 956 74
1184 434 360
1186 1184 957
1188 1187 1183
1190 956 76
1192 436 360
1194 1192 957
1196 1195 1191
1198 956 78
1200 438 360
1202 1200 957
1204 1203 1199
1206 956 80
1208 440 360
1210 1208 957
1212 1211 1207
1214 956 82
1216 442 360
1218 1216 957
1220 1219 1215
1222 956 84
1224 444 360
1226 1224 957
1228 1227 1223
1230 956 86
1232 446 360
1234 1232 957
1236 1235 1231
1238 956 88
1240 448 360
1242 1240 957
1244 1243 1239
1246 956 90
1248 450 360
1250 1248 957
1252 1251 1247
1254 956 92
1256 452 360
1258 1256 957
1260 1259 1255
1262 956 94
1264 454 360
1266 1264 957
1268 1267 1263
1270 956 96
1272 456 360
1274 1272 957
1276 1275 1271
1278 5 2
1280 1278 7
1282 1280 9
1284 1282 11
1286 1284 13
1288 1286 15
1290 1288 17
1292 1290 872
1294 1292 18
1296 458 360
1298 1296 1293
1300 1299 1295
1302 1292 20
1304 460 360
1306 1304 1293
1308 1307 1303
1310 1292 22
1312 462 360
1314 1312 1293
1316 1315 1311
1318 1292 24
1320 464 360
1322 1320 1293
1324 1323 1319
1326 1292 26
1328 466 360
1330 1328 1293
1332 1331 1327
1334 1292 28
1336 468 360
1338 1336 1293
1340 1339 1335
1342 1292 30
1344 470 360
1346 1344 1293
1348 1347 1343
1350 1292 32
1352 472 360
1354 1352 1293
1356 1355 1351
1358 956 282
1360 474 360
1362 1360 957
1364 1363 1359
1366 956 284
1368 476 360
1370 1368 957
1372 1371 1367
1374 956 286
1376 478 360
1378 1376 957
1380 1379 1375
1382 956 288
1384 480 360
1386 1384 957
1388 1387 1383
1390 956 290
1392 482 360
1394 1392 957
1396 1395 1391
1398 956 292
1400 484 360
1402 1400 957
1404 1403 1399
1406 956 294
1408 486 360
1410 1408 957
1412 1411 1407
1414 956 296
1416 488 360
1418 1416 957
1420 1419 1415
1422 956 194
1424 490 360
1426 1424 957
1428 1427 1423
1430 956 196
1432 492 360
1434 1432 957
1436 1435 1431
1438 956 198
1440 494 360
1442 1440 957
1444 1443 1439
1446 956 200
1448 496 360
1450 1448 957
1452 1451 1447
1454 956 202
1456 498 360
1458 1456 957
1460 1459 1455
1462 956 204
1464 500 360
1466 1464 957
1468 1467 1463
1470 956 206
1472 502 360
1474 1472 957
1476 1475 1471
1478 956 208
1480 504 360
1482 1480 957
1484 1483 1479
1486 337 334
1488 1486 339
1490 1488 340
1492 510 360
1494 506 360
1496 508 360
1498 1497 1495
1500 1498 1493
1502 1500 1490
1504 1304 1297
1506 1504 1313
1508 1506 1321
1510 1508 1329
1512 1510 1337
1514 1512 1345
1516 1514 1353
1518 1516 1502
1520 1304 1296
1522 1520 1313
1524 1522 1321
1526 1524 1329
1528 1526 1337
1530 1528 1345
1532 1530 1353
1534 1532 1502
1536 1497 1494
1538 1536 1493
1540 1538 1490
1542 1540 332
1544 1496 1494
1546 1544 1493
1548 1490 260
1550 1548 1546
1552 1551 1543
1554 1552 1535
1556 1554 1494
1558 925 917
1560 1558 933
1562 1560 940
1564 1534 949
1566 1564 1562
1568 1567 1557
1570 1568 1519
1572 1514 1352
1574 1572 1502
1576 1496 1495
1578 1576 1493
1580 1578 342
1582 1580 1490
1584 1583 1496
1586 1584 1554
1588 1587 1567
1590 1588 1575
1592 1548 1498
1594 1593 1492
1596 1595 1535
1598 1597 1567
1600 336 335
1602 1600 339
1604 1602 341
1606 1604 298
1608 512 360
1610 1608 1605
1612 1611 1607
1614 1604 300
1616 514 360
1618 1616 1605
1620 1619 1615
1622 1604 302
1624 516 360
1626 1624 1605
1628 1627 1623
1630 1604 304
1632 518 360
1634 1632 1605
1636 1635 1631
1638 1604 306
1640 520 360
1642 1640 1605
1644 1643 1639
1646 1604 308
1648 522 360
1650 1648 1605
1652 1651 1647
1654 1604 310
1656 524 360
1658 1656 1605
1660 1659 1655
1662 1604 312
1664 526 360
1666 1664 1605
1668 1667 1663
1670 1604 314
1672 528 360
1674 1672 1605
1676 1675 1671
1678 1604 316
1680 530 360
1682 1680 1605
1684 1683 1679
1686 1604 318
1688 532 360
1690 1688 1605
1692 1691 1687
1694 1604 320
1696 534 360
1698 1696 1605
1700 1699 1695
1702 1604 322
1704 536 360
1706 1704 1605
1708 1707 1703
1710 1604 324
1712 538 360
1714 1712 1605
1716 1715 1711
1718 1604 326
1720 540 360
1722 1720 1605
1724 1723 1719
1726 1604 328
1728 542 360
1730 1728 1605
1732 1731 1727
1734 956 228
1736 544 360
1738 1736 957
1740 1739 1735
1742 956 230
1744 546 360
1746 1744 957
1748 1747 1743
1750 956 232
1752 548 360
1754 1752 957
1756 1755 1751
1758 956 234
1760 550 360
1762 1760 957
1764 1763 1759
1766 956 236
1768 552 360
1770 1768 957
1772 1771 1767
1774 956 238
1776 554 360
1778 1776 957
1780 1779 1775
1782 956 240
1784 556 360
1786 1784 957
1788 1787 1783
1790 956 242
1792 558 360
1794 1792 957
1796 1795 1791
1798 4 2
1800 1798 7
1802 1800 9
1804 1802 11
1806 1804 13
1808 1806 15
1810 1808 17
1812 1810 872
1814 808 360
1816 1814 1812
1818 560 360
1820 1818 1813
1822 1821 1817
1824 810 360
1826 1824 1812
1828 562 360
1830 1828 1813
1832 1831 1827
1834 812 360
1836 1834 1812
1838 564 360
1840 1838 1813
1842 1841 1837
1844 814 360
1846 1844 1812
1848 566 360
1850 1848 1813
1852 1851 1847
1854 816 360
1856 1854 1812
1858 568 360
1860 1858 1813
1862 1861 1857
1864 818 360
1866 1864 1812
1868 570 360
1870 1868 1813
1872 1871 1867
1874 820 360
1876 1874 1812
1878 572 360
1880 1878 1813
1882 1881 1877
1884 822 360
1886 1884 1812
1888 574 360
1890 1888 1813
1892 1891 1887
1894 5 3
1896 1894 6
1898 1896 9
1900 1898 11
1902 1900 13
1904 1902 15
1906 1904 17
1908 1906 872
1910 824 360
1912 1910 1908
1914 580 360
1916 1914 1909
1918 1917 1913
1920 826 360
1922 1920 1908
1924 582 360
1926 1924 1909
1928 1927 1923
1930 828 360
1932 1930 1908
1934 584 360
1936 1934 1909
1938 1937 1933
1940 830 360
1942 1940 1908
1944 586 360
1946 1944 1909
1948 1947 1943
1950 832 360
1952 1950 1908
1954 588 360
1956 1954 1909
1958 1957 1953
1960 834 360
1962 1960 1908
1964 590 360
1966 1964 1909
1968 1967 1963
1970 836 360
1972 1970 1908
1974 592 360
1976 1974 1909
1978 1977 1973
1980 838 360
1982 1980 1908
1984 594 360
1986 1984 1909
1988 1987 1983
1990 246 245
1992 1990 249
1994 1992 251
1996 1994 253
1998 1996 255
2000 1998 257
2002 2000 259
2004 2002 856
2006 1894 7
2008 2006 9
2010 2008 11
2012 2010 13
2014 2012 15
2016 2014 17
2018 2016 2004
2020 578 360
2022 2021 18
2024 596 360
2026 2024 2023
2028 2026 2018
2030 598 360
2032 2030 2024
2034 2032 330
2036 2035 2024
2038 2030 2025
2040 1664 949
2042 1665 948
2044 2043 2041
2046 1656 941
2048 1657 940
2050 2049 2047
2052 1648 933
2054 1649 932
2056 2055 2053
2058 1640 925
2060 1641 924
2062 2061 2059
2064 1632 917
2066 1633 916
2068 2067 2065
2070 1624 909
2072 1625 908
2074 2073 2071
2076 1608 893
2078 1609 892
2080 2079 2077
2082 1616 901
2084 1617 900
2086 2085 2083
2088 2086 2080
2090 2088 2074
2092 2090 2068
2094 2092 2062
2096 2094 2056
2098 2096 2050
2100 2098 2044
2102 752 360
2104 746 360
2106 736 360
2108 758 360
2110 756 360
2112 2111 2109
2114 2112 2107
2116 754 360
2118 750 360
2120 2119 2116
2122 748 360
2124 744 360
2126 2124 2122
2128 2126 2120
2130 2128 2114
2132 2110 2108
2134 2132 2106
2136 2118 2117
2138 2125 2123
2140 2138 2136
2142 2140 2134
2144 2143 2131
2146 2145 2105
2148 2146 2103
2150 2148 2100
2152 614 360
2154 2153 1728
2156 2152 1729
2158 2157 2155
2160 612 360
2162 2161 1720
2164 2160 1721
2166 2165 2163
2168 610 360
2170 2169 1712
2172 2168 1713
2174 2173 2171
2176 608 360
2178 2177 1704
2180 2176 1705
2182 2181 2179
2184 606 360
2186 2185 1696
2188 2184 1697
2190 2189 2187
2192 604 360
2194 2193 1688
2196 2192 1689
2198 2197 2195
2200 600 360
2202 2201 1672
2204 2200 1673
2206 2205 2203
2208 602 360
2210 2209 1680
2212 2208 1681
2214 2213 2211
2216 2214 2206
2218 2216 2198
2220 2218 2190
2222 2220 2182
2224 2222 2174
2226 2224 2166
2228 2226 2158
2230 2228 2150
2232 576 360
2234 2232 2230
2236 2234 226
2238 2236 2038
2240 2239 2037
2242 2241 2019
2244 2243 2029
2246 2031 2023
2248 2247 2018
2250 2035 2032
2252 2251 2039
2254 2253 2019
2256 2255 2249
2258 892 888
2260 2200 889
2262 2261 2259
2264 900 888
2266 2208 889
2268 2267 2265
2270 908 888
2272 2192 889
2274 2273 2271
2276 916 888
2278 2184 889
2280 2279 2277
2282 924 888
2284 2176 889
2286 2285 2283
2288 932 888
2290 2168 889
2292 2291 2289
2294 940 888
2296 2160 889
2298 2297 2295
2300 948 888
2302 2152 889
2304 2303 2301
2306 956 344
2308 616 360
2310 2308 957
2312 2311 2307
2314 956 346
2316 618 360
2318 2316 957
2320 2319 2315
2322 956 348
2324 620 360
2326 2324 957
2328 2327 2323
2330 956 350
2332 622 360
2334 2332 957
2336 2335 2331
2338 956 352
2340 624 360
2342 2340 957
2344 2343 2339
2346 956 354
2348 626 360
2350 2348 957
2352 2351 2347
2354 956 356
2356 628 360
2358 2356 957
2360 2359 2355
2362 956 358
2364 630 360
2366 2364 957
2368 2367 2363
2370 638 360
2372 636 360
2374 632 360
2376 634 360
2378 2377 2375
2380 2378 2373
2382 2380 2371
2384 336 334
2386 2384 339
2388 2386 341
2390 2388 2382
2392 2376 2374
2394 2392 2373
2396 2394 2371
2398 2396 956
2400 2398 281
2402 2378 2372
2404 2402 2371
2406 2404 2034
2408 1884 1481
2410 1885 1480
2412 2411 2409
2414 1874 1473
2416 1875 1472
2418 2417 2415
2420 1864 1465
2422 1865 1464
2424 2423 2421
2426 1854 1457
2428 1855 1456
2430 2429 2427
2432 1844 1449
2434 1845 1448
2436 2435 2433
2438 1834 1441
2440 1835 1440
2442 2441 2439
2444 1814 1425
2446 1815 1424
2448 2447 2445
2450 1824 1433
2452 1825 1432
2454 2453 2451
2456 2454 2448
2458 2456 2442
2460 2458 2436
2462 2460 2430
2464 2462 2424
2466 2464 2418
2468 2466 2412
2470 774 360
2472 2471 1888
2474 2470 1889
2476 2475 2473
2478 772 360
2480 2479 1878
2482 2478 1879
2484 2483 2481
2486 770 360
2488 2487 1868
2490 2486 1869
2492 2491 2489
2494 768 360
2496 2495 1858
2498 2494 1859
2500 2499 2497
2502 766 360
2504 2503 1848
2506 2502 1849
2508 2507 2505
2510 764 360
2512 2511 1838
2514 2510 1839
2516 2515 2513
2518 760 360
2520 2519 1818
2522 2518 1819
2524 2523 2521
2526 762 360
2528 2527 1828
2530 2526 1829
2532 2531 2529
2534 2532 2524
2536 2534 2516
2538 2536 2508
2540 2538 2500
2542 2540 2492
2544 2542 2484
2546 2544 2476
2548 2546 2468
2550 2365 1980
2552 2364 1981
2554 2553 2551
2556 2357 1970
2558 2356 1971
2560 2559 2557
2562 2349 1960
2564 2348 1961
2566 2565 2563
2568 2341 1950
2570 2340 1951
2572 2571 2569
2574 2333 1940
2576 2332 1941
2578 2577 2575
2580 2325 1930
2582 2324 1931
2584 2583 2581
2586 2309 1910
2588 2308 1911
2590 2589 2587
2592 2317 1920
2594 2316 1921
2596 2595 2593
2598 2596 2590
2600 2598 2584
2602 2600 2578
2604 2602 2572
2606 2604 2566
2608 2606 2560
2610 2608 2554
2612 2610 2548
2614 1984 1017
2616 1985 1016
2618 2617 2615
2620 1974 1009
2622 1975 1008
2624 2623 2621
2626 1964 1001
2628 1965 1000
2630 2629 2627
2632 1954 993
2634 1955 992
2636 2635 2633
2638 1944 985
2640 1945 984
2642 2641 2639
2644 1934 977
2646 1935 976
2648 2647 2645
2650 1914 961
2652 1915 960
2654 2653 2651
2656 1924 969
2658 1925 968
2660 2659 2657
2662 2660 2654
2664 2662 2648
2666 2664 2642
2668 2666 2636
2670 2668 2630
2672 2670 2624
2674 2672 2618
2676 2674 2612
2678 790 360
2680 734 360
2682 2681 2678
2684 2680 2679
2686 2685 2683
2688 788 360
2690 732 360
2692 2691 2688
2694 2690 2689
2696 2695 2693
2698 786 360
2700 730 360
2702 2701 2698
2704 2700 2699
2706 2705 2703
2708 784 360
2710 728 360
2712 2711 2708
2714 2710 2709
2716 2715 2713
2718 782 360
2720 726 360
2722 2721 2718
2724 2720 2719
2726 2725 2723
2728 780 360
2730 724 360
2732 2731 2728
2734 2730 2729
2736 2735 2733
2738 776 360
2740 720 360
2742 2741 2738
2744 2740 2739
2746 2745 2743
2748 778 360
2750 722 360
2752 2751 2748
2754 2750 2749
2756 2755 2753
2758 2756 2746
2760 2758 2736
2762 2760 2726
2764 2762 2716
2766 2764 2706
2768 2766 2696
2770 2768 2686
2772 2770 2676
2774 806 360
2776 2774 1793
2778 2775 1792
2780 2779 2777
2782 804 360
2784 2782 1785
2786 2783 1784
2788 2787 2785
2790 802 360
2792 2790 1777
2794 2791 1776
2796 2795 2793
2798 800 360
2800 2798 1769
2802 2799 1768
2804 2803 2801
2806 798 360
2808 2806 1761
2810 2807 1760
2812 2811 2809
2814 796 360
2816 2814 1753
2818 2815 1752
2820 2819 2817
2822 792 360
2824 2822 1737
2826 2823 1736
2828 2827 2825
2830 794 360
2832 2830 1745
2834 2831 1744
2836 2835 2833
2838 2836 2828
2840 2838 2820
2842 2840 2812
2844 2842 2804
2846 2844 2796
2848 2846 2788
2850 2848 2780
2852 2850 2772
2854 1417 948
2856 1416 949
2858 2857 2855
2860 1409 940
2862 1408 941
2864 2863 2861
2866 1401 932
2868 1400 933
2870 2869 2867
2872 1393 924
2874 1392 925
2876 2875 2873
2878 1385 916
2880 1384 917
2882 2881 2879
2884 1377 908
2886 1376 909
2888 2887 2885
2890 1361 892
2892 1360 893
2894 2893 2891
2896 1369 900
2898 1368 901
2900 2899 2897
2902 2900 2894
2904 2902 2888
2906 2904 2882
2908 2906 2876
2910 2908 2870
2912 2910 2864
2914 2912 2858
2916 2914 2852
2918 718 360
2920 2919 2152
2922 2918 2153
2924 2923 2921
2926 716 360
2928 2927 2160
2930 2926 2161
2932 2931 2929
2934 714 360
2936 2935 2168
2938 2934 2169
2940 2939 2937
2942 712 360
2944 2943 2176
2946 2942 2177
2948 2947 2945
2950 710 360
2952 2951 2184
2954 2950 2185
2956 2955 2953
2958 708 360
2960 2959 2192
2962 2958 2193
2964 2963 2961
2966 704 360
2968 2967 2200
2970 2966 2201
2972 2971 2969
2974 706 360
2976 2975 2208
2978 2974 2209
2980 2979 2977
2982 2980 2972
2984 2982 2964
2986 2984 2956
2988 2986 2948
2990 2988 2940
2992 2990 2932
2994 2992 2924
2996 2994 2916
2998 702 360
3000 2998 1273
3002 2999 1272
3004 3003 3001
3006 700 360
3008 3006 1265
3010 3007 1264
3012 3011 3009
3014 698 360
3016 3014 1257
3018 3015 1256
3020 3019 3017
3022 696 360
3024 3022 1249
3026 3023 1248
3028 3027 3025
3030 694 360
3032 3030 1241
3034 3031 1240
3036 3035 3033
3038 692 360
3040 3038 1233
3042 3039 1232
3044 3043 3041
3046 690 360
3048 3046 1225
3050 3047 1224
3052 3051 3049
3054 688 360
3056 3054 1217
3058 3055 1216
3060 3059 3057
3062 686 360
3064 3062 1209
3066 3063 1208
3068 3067 3065
3070 684 360
3072 3070 1201
3074 3071 1200
3076 3075 3073
3078 682 360
3080 3078 1193
3082 3079 1192
3084 3083 3081
3086 680 360
3088 3086 1185
3090 3087 1184
3092 3091 3089
3094 678 360
3096 3094 1177
3098 3095 1176
3100 3099 3097
3102 676 360
3104 3102 1169
3106 3103 1168
3108 3107 3105
3110 674 360
3112 3110 1161
3114 3111 1160
3116 3115 3113
3118 672 360
3120 3118 1153
3122 3119 1152
3124 3123 3121
3126 670 360
3128 3126 1145
3130 3127 1144
3132 3131 3129
3134 668 360
3136 3134 1137
3138 3135 1136
3140 3139 3137
3142 666 360
3144 3142 1129
3146 3143 1128
3148 3147 3145
3150 664 360
3152 3150 1121
3154 3151 1120
3156 3155 3153
3158 662 360
3160 3158 1113
3162 3159 1112
3164 3163 3161
3166 660 360
3168 3166 1105
3170 3167 1104
3172 3171 3169
3174 658 360
3176 3174 1097
3178 3175 1096
3180 3179 3177
3182 656 360
3184 3182 1089
3186 3183 1088
3188 3187 3185
3190 654 360
3192 3190 1081
3194 3191 1080
3196 3195 3193
3198 652 360
3200 3198 1073
3202 3199 1072
3204 3203 3201
3206 650 360
3208 3206 1065
3210 3207 1064
3212 3211 3209
3214 648 360
3216 3214 1057
3218 3215 1056
3220 3219 3217
3222 646 360
3224 3222 1049
3226 3223 1048
3228 3227 3225
3230 644 360
3232 3230 1041
3234 3231 1040
3236 3235 3233
3238 640 360
3240 3238 1025
3242 3239 1024
3244 3243 3241
3246 642 360
3248 3246 1033
3250 3247 1032
3252 3251 3249
3254 3252 3244
3256 3254 3236
3258 3256 3228
3260 3258 3220
3262 3260 3212
3264 3262 3204
3266 3264 3196
3268 3266 3188
3270 3268 3180
3272 3270 3172
3274 3272 3164
3276 3274 3156
3278 3276 3148
3280 3278 3140
3282 3280 3132
3284 3282 3124
3286 3284 3116
3288 3286 3108
3290 3288 3100
3292 3290 3092
3294 3292 3084
3296 3294 3076
3298 3296 3068
3300 3298 3060
3302 3300 3052
3304 3302 3044
3306 3304 3036
3308 3306 3028
3310 3308 3020
3312 3310 3012
3314 3312 3004
3316 3314 2996
3318 3316 2107
3320 3319 2406
3322 3320 1490
3324 2406 263
3326 3324 1490
3328 2377 2374
3330 3328 2372
3332 3330 2371
3334 3332 2034
3336 3316 2106
3338 3337 3334
3340 3338 1490
3342 3334 262
3344 3342 1490
3346 2376 2375
3348 3346 2372
3350 3348 2371
3352 1486 338
3354 3352 341
3356 3354 3350
3358 2392 2372
3360 3358 2371
3362 1600 338
3364 3362 341
3366 3364 3360
3368 2380 2370
3370 2384 338
3372 3370 341
3374 3372 3368
3376 3375 3367
3378 3376 3357
3380 3378 2375
3382 3381 3345
3384 3382 3341
3386 3385 3327
3388 3387 3323
3390 3388 2401
3392 3346 2373
3394 3392 2371
3396 3394 1492
3398 3396 1592
3400 3399 3391
3402 3328 2373
3404 3402 2371
3406 3404 1582
3408 3407 3401
3410 3409 2391
3412 3402 2370
3414 854 340
3416 3414 3412
3418 3417 2377
3420 3418 3378
3422 3420 3341
3424 2406 1490
3426 3425 3422
3428 3427 2399
3430 3429 3407
3432 3378 2372
3434 3334 1490
3436 3435 3432
3438 3436 3323
3440 3439 2399
3442 3417 2370
3444 3442 3378
3446 3445 3435
3448 3446 3323
3450 1604 114
3452 3238 1605
3454 3453 3451
3456 1604 116
3458 3246 1605
3460 3459 3457
3462 1604 118
3464 3230 1605
3466 3465 3463
3468 1604 120
3470 3222 1605
3472 3471 3469
3474 1604 122
3476 3214 1605
3478 3477 3475
3480 1604 124
3482 3206 1605
3484 3483 3481
3486 1604 126
3488 3198 1605
3490 3489 3487
3492 1604 128
3494 3190 1605
3496 3495 3493
3498 1604 130
3500 3182 1605
3502 3501 3499
3504 1604 132
3506 3174 1605
3508 3507 3505
3510 1604 134
3512 3166 1605
3514 3513 3511
3516 1604 136
3518 3158 1605
3520 3519 3517
3522 1604 138
3524 3150 1605
3526 3525 3523
3528 1604 140
3530 3142 1605
3532 3531 3529
3534 1604 142
3536 3134 1605
3538 3537 3535
3540 1604 144
3542 3126 1605
3544 3543 3541
3546 1604 146
3548 3118 1605
3550 3549 3547
3552 1604 148
3554 3110 1605
3556 3555 3553
3558 1604 150
3560 3102 1605
3562 3561 3559
3564 1604 152
3566 3094 1605
3568 3567 3565
3570 1604 154
3572 3086 1605
3574 3573 3571
3576 1604 156
3578 3078 1605
3580 3579 3577
3582 1604 158
3584 3070 1605
3586 3585 3583
3588 1604 160
3590 3062 1605
3592 3591 3589
3594 1604 162
3596 3054 1605
3598 3597 3595
3600 1604 164
3602 3046 1605
3604 3603 3601
3606 1604 166
3608 3038 1605
3610 3609 3607
3612 1604 168
3614 3030 1605
3616 3615 3613
3618 1604 170
3620 3022 1605
3622 3621 3619
3624 1604 172
3626 3014 1605
3628 3627 3625
3630 1604 174
3632 3006 1605
3634 3633 3631
3636 1604 176
3638 2998 1605
3640 3639 3637
3642 956 264
3644 2966 957
3646 3645 3643
3648 956 266
3650 2974 957
3652 3651 3649
3654 956 268
3656 2958 957
3658 3657 3655
3660 956 270
3662 2950 957
3664 3663 3661
3666 956 272
3668 2942 957
3670 3669 3667
3672 956 274
3674 2934 957
3676 3675 3673
3678 956 276
3680 2926 957
3682 3681 3679
3684 956 278
3686 2918 957
3688 3687 3685
3690 956 210
3692 2740 957
3694 3693 3691
3696 956 212
3698 2750 957
3700 3699 3697
3702 956 214
3704 2730 957
3706 3705 3703
3708 956 216
3710 2720 957
3712 3711 3709
3714 956 218
3716 2710 957
3718 3717 3715
3720 956 220
3722 2700 957
3724 3723 3721
3726 956 222
3728 2690 957
3730 3729 3727
3732 956 224
3734 2680 957
3736 3735 3733
3738 738 360
3740 3739 2397
3742 3738 842
3744 3739 843
3746 3745 3743
3748 3746 2397
3750 3742 841
3752 3743 840
3754 3753 3751
3756 3755 2397
3758 1798 6
3760 3758 9
3762 3760 11
3764 3762 13
3766 3764 15
3768 3766 17
3770 3768 872
3772 3770 18
3774 3771 2124
3776 3775 3773
3778 3770 20
3780 3771 2104
3782 3781 3779
3784 3770 22
3786 3771 2122
3788 3787 3785
3790 3770 24
3792 3771 2118
3794 3793 3791
3796 3770 26
3798 3771 2102
3800 3799 3797
3802 3770 28
3804 3771 2116
3806 3805 3803
3808 3770 30
3810 3771 2110
3812 3811 3809
3814 3770 32
3816 3771 2108
3818 3817 3815
3820 956 98
3822 2518 957
3824 3823 3821
3826 956 100
3828 2526 957
3830 3829 3827
3832 956 102
3834 2510 957
3836 3835 3833
3838 956 104
3840 2502 957
3842 3841 3839
3844 956 106
3846 2494 957
3848 3847 3845
3850 956 108
3852 2486 957
3854 3853 3851
3856 956 110
3858 2478 957
3860 3859 3857
3862 956 112
3864 2470 957
3866 3865 3863
3868 1278 6
3870 3868 9
3872 3870 11
3874 3872 13
3876 3874 15
3878 3876 17
3880 3878 872
3882 3880 18
3884 3881 2738
3886 3885 3883
3888 3880 20
3890 3881 2748
3892 3891 3889
3894 3880 22
3896 3881 2728
3898 3897 3895
3900 3880 24
3902 3881 2718
3904 3903 3901
3906 3880 26
3908 3881 2708
3910 3909 3907
3912 3880 28
3914 3881 2698
3916 3915 3913
3918 3880 30
3920 3881 2688
3922 3921 3919
3924 3880 32
3926 3881 2678
3928 3927 3925
3930 3880 2738
3932 3881 2822
3934 3933 3931
3936 3880 2748
3938 3881 2830
3940 3939 3937
3942 3880 2728
3944 3881 2814
3946 3945 3943
3948 3880 2718
3950 3881 2806
3952 3951 3949
3954 3880 2708
3956 3881 2798
3958 3957 3955
3960 3880 2698
3962 3881 2790
3964 3963 3961
3966 3880 2688
3968 3881 2782
3970 3969 3967
3972 3880 2678
3974 3881 2774
3976 3975 3973
3978 1812 18
3980 1814 1813
3982 3981 3979
3984 1812 20
3986 1824 1813
3988 3987 3985
3990 1812 22
3992 1834 1813
3994 3993 3991
3996 1812 24
3998 1844 1813
4000 3999 3997
4002 1812 26
4004 1854 1813
4006 4005 4003
4008 1812 28
4010 1864 1813
4012 4011 4009
4014 1812 30
4016 1874 1813
4018 4017 4015
4020 1812 32
4022 1884 1813
4024 4023 4021
4026 1908 18
4028 1910 1909
4030 4029 4027
4032 1908 20
4034 1920 1909
4036 4035 4033
4038 1908 22
4040 1930 1909
4042 4041 4039
4044 1908 24
4046 1940 1909
4048 4047 4045
4050 1908 26
4052 1950 1909
4054 4053 4051
4056 1908 28
4058 1960 1909
4060 4059 4057
4062 1908 30
4064 1970 1909
4066 4065 4063
4068 1908 32
4070 1980 1909
4072 4071 4069
i0 controllable_addr_abs<0>
i1 controllable_addr_abs<1>
i2 controllable_addr_abs<2>
i3 controllable_addr_abs<3>
i4 controllable_addr_abs<4>
i5 controllable_addr_abs<5>
i6 controllable_addr_abs<6>
i7 controllable_addr_abs<7>
i8 controllable_write8_val_abs<0>
i9 controllable_write8_val_abs<1>
i10 controllable_write8_val_abs<2>
i11 controllable_write8_val_abs<3>
i12 controllable_write8_val_abs<4>
i13 controllable_write8_val_abs<5>
i14 controllable_write8_val_abs<6>
i15 controllable_write8_val_abs<7>
i16 i_reqBuf_abs<0>
i17 i_reqBuf_abs<1>
i18 i_reqBuf_abs<2>
i19 i_reqBuf_abs<3>
i20 i_reqBuf_abs<4>
i21 i_reqBuf_abs<5>
i22 i_reqBuf_abs<6>
i23 i_reqBuf_abs<7>
i24 i_reqBuf_abs<8>
i25 i_reqBuf_abs<9>
i26 i_reqBuf_abs<10>
i27 i_reqBuf_abs<11>
i28 i_reqBuf_abs<12>
i29 i_reqBuf_abs<13>
i30 i_reqBuf_abs<14>
i31 i_reqBuf_abs<15>
i32 i_reqBuf_abs<16>
i33 i_reqBuf_abs<17>
i34 i_reqBuf_abs<18>
i35 i_reqBuf_abs<19>
i36 i_reqBuf_abs<20>
i37 i_reqBuf_abs<21>
i38 i_reqBuf_abs<22>
i39 i_reqBuf_abs<23>
i40 i_reqBuf_abs<24>
i41 i_reqBuf_abs<25>
i42 i_reqBuf_abs<26>
i43 i_reqBuf_abs<27>
i44 i_reqBuf_abs<28>
i45 i_reqBuf_abs<29>
i46 i_reqBuf_abs<30>
i47 i_reqBuf_abs<31>
i48 i_reqLBA1_abs<0>
i49 i_reqLBA1_abs<1>
i50 i_reqLBA1_abs<2>
i51 i_reqLBA1_abs<3>
i52 i_reqLBA1_abs<4>
i53 i_reqLBA1_abs<5>
i54 i_reqLBA1_abs<6>
i55 i_reqLBA1_abs<7>
i56 controllable_fillPrdAddr_abs<0>
i57 controllable_fillPrdAddr_abs<1>
i58 controllable_fillPrdAddr_abs<2>
i59 controllable_fillPrdAddr_abs<3>
i60 controllable_fillPrdAddr_abs<4>
i61 controllable_fillPrdAddr_abs<5>
i62 controllable_fillPrdAddr_abs<6>
i63 controllable_fillPrdAddr_abs<7>
i64 controllable_fillPrdAddr_abs<8>
i65 controllable_fillPrdAddr_abs<9>
i66 controllable_fillPrdAddr_abs<10>
i67 controllable_fillPrdAddr_abs<11>
i68 controllable_fillPrdAddr_abs<12>
i69 controllable_fillPrdAddr_abs<13>
i70 controllable_fillPrdAddr_abs<14>
i71 controllable_fillPrdAddr_abs<15>
i72 controllable_fillPrdAddr_abs<16>
i73 controllable_fillPrdAddr_abs<17>
i74 controllable_fillPrdAddr_abs<18>
i75 controllable_fillPrdAddr_abs<19>
i76 controllable_fillPrdAddr_abs<20>
i77 controllable_fillPrdAddr_abs<21>
i78 controllable_fillPrdAddr_abs<22>
i79 controllable_fillPrdAddr_abs<23>
i80 controllable_fillPrdAddr_abs<24>
i81 controllable_fillPrdAddr_abs<25>
i82 controllable_fillPrdAddr_abs<26>
i83 controllable_fillPrdAddr_abs<27>
i84 controllable_fillPrdAddr_abs<28>
i85 controllable_fillPrdAddr_abs<29>
i86 controllable_fillPrdAddr_abs<30>
i87 controllable_fillPrdAddr_abs<31>
i88 i_reqLBA3_abs<0>
i89 i_reqLBA3_abs<1>
i90 i_reqLBA3_abs<2>
i91 i_reqLBA3_abs<3>
i92 i_reqLBA3_abs<4>
i93 i_reqLBA3_abs<5>
i94 i_reqLBA3_abs<6>
i95 i_reqLBA3_abs<7>
i96 i_reqLBA0_abs<0>
i97 i_reqLBA0_abs<1>
i98 i_reqLBA0_abs<2>
i99 i_reqLBA0_abs<3>
i100 i_reqLBA0_abs<4>
i101 i_reqLBA0_abs<5>
i102 i_reqLBA0_abs<6>
i103 i_reqLBA0_abs<7>
i104 i_reqLBA4_abs<0>
i105 i_reqLBA4_abs<1>
i106 i_reqLBA4_abs<2>
i107 i_reqLBA4_abs<3>
i108 i_reqLBA4_abs<4>
i109 i_reqLBA4_abs<5>
i110 i_reqLBA4_abs<6>
i111 i_reqLBA4_abs<7>
i112 controllable_dmaStartClass_conc
i113 i_reqLBA5_abs<0>
i114 i_reqLBA5_abs<1>
i115 i_reqLBA5_abs<2>
i116 i_reqLBA5_abs<3>
i117 i_reqLBA5_abs<4>
i118 i_reqLBA5_abs<5>
i119 i_reqLBA5_abs<6>
i120 i_reqLBA5_abs<7>
i121 controllable_bank_abs<0>
i122 controllable_bank_abs<1>
i123 controllable_bank_abs<2>
i124 controllable_bank_abs<3>
i125 controllable_bank_abs<4>
i126 controllable_bank_abs<5>
i127 controllable_bank_abs<6>
i128 controllable_bank_abs<7>
i129 controllable_featXFRClass_conc
i130 i_transSuccess_conc
i131 i_reqSect1_abs<0>
i132 i_reqSect1_abs<1>
i133 i_reqSect1_abs<2>
i134 i_reqSect1_abs<3>
i135 i_reqSect1_abs<4>
i136 i_reqSect1_abs<5>
i137 i_reqSect1_abs<6>
i138 i_reqSect1_abs<7>
i139 i_osReqType_conc
i140 i_reqSect0_abs<0>
i141 i_reqSect0_abs<1>
i142 i_reqSect0_abs<2>
i143 i_reqSect0_abs<3>
i144 i_reqSect0_abs<4>
i145 i_reqSect0_abs<5>
i146 i_reqSect0_abs<6>
i147 i_reqSect0_abs<7>
i148 controllable_fillPrdNSect_abs<0>
i149 controllable_fillPrdNSect_abs<1>
i150 controllable_fillPrdNSect_abs<2>
i151 controllable_fillPrdNSect_abs<3>
i152 controllable_fillPrdNSect_abs<4>
i153 controllable_fillPrdNSect_abs<5>
i154 controllable_fillPrdNSect_abs<6>
i155 controllable_fillPrdNSect_abs<7>
i156 controllable_fillPrdNSect_abs<8>
i157 controllable_fillPrdNSect_abs<9>
i158 controllable_fillPrdNSect_abs<10>
i159 controllable_fillPrdNSect_abs<11>
i160 controllable_fillPrdNSect_abs<12>
i161 controllable_fillPrdNSect_abs<13>
i162 controllable_fillPrdNSect_abs<14>
i163 controllable_fillPrdNSect_abs<15>
i164 controllable_busMasterClass_conc
i165 controllable_featWCClass_conc
i166 controllable_tag_conc<0>
i167 controllable_tag_conc<1>
i168 controllable_tag_conc<2>
i169 controllable_tag_conc<3>
i170 controllable_featNWCClass_conc
i171 i_reqLBA2_abs<0>
i172 i_reqLBA2_abs<1>
i173 i_reqLBA2_abs<2>
i174 i_reqLBA2_abs<3>
i175 i_reqLBA2_abs<4>
i176 i_reqLBA2_abs<5>
i177 i_reqLBA2_abs<6>
i178 i_reqLBA2_abs<7>
l0 n361
l1 state_regSectors0_abs<0>_out
l2 state_regSectors0_abs<1>_out
l3 state_regSectors0_abs<2>_out
l4 state_regSectors0_abs<3>_out
l5 state_regSectors0_abs<4>_out
l6 state_regSectors0_abs<5>_out
l7 state_regSectors0_abs<6>_out
l8 state_regSectors0_abs<7>_out
l9 state_os_lba3_abs<0>_out
l10 state_os_lba3_abs<1>_out
l11 state_os_lba3_abs<2>_out
l12 state_os_lba3_abs<3>_out
l13 state_os_lba3_abs<4>_out
l14 state_os_lba3_abs<5>_out
l15 state_os_lba3_abs<6>_out
l16 state_os_lba3_abs<7>_out
l17 state_os_buf_abs<0>_out
l18 state_os_buf_abs<1>_out
l19 state_os_buf_abs<2>_out
l20 state_os_buf_abs<3>_out
l21 state_os_buf_abs<4>_out
l22 state_os_buf_abs<5>_out
l23 state_os_buf_abs<6>_out
l24 state_os_buf_abs<7>_out
l25 state_os_buf_abs<8>_out
l26 state_os_buf_abs<9>_out
l27 state_os_buf_abs<10>_out
l28 state_os_buf_abs<11>_out
l29 state_os_buf_abs<12>_out
l30 state_os_buf_abs<13>_out
l31 state_os_buf_abs<14>_out
l32 state_os_buf_abs<15>_out
l33 state_os_buf_abs<16>_out
l34 state_os_buf_abs<17>_out
l35 state_os_buf_abs<18>_out
l36 state_os_buf_abs<19>_out
l37 state_os_buf_abs<20>_out
l38 state_os_buf_abs<21>_out
l39 state_os_buf_abs<22>_out
l40 state_os_buf_abs<23>_out
l41 state_os_buf_abs<24>_out
l42 state_os_buf_abs<25>_out
l43 state_os_buf_abs<26>_out
l44 state_os_buf_abs<27>_out
l45 state_os_buf_abs<28>_out
l46 state_os_buf_abs<29>_out
l47 state_os_buf_abs<30>_out
l48 state_os_buf_abs<31>_out
l49 state_regFeature0_abs<0>_out
l50 state_regFeature0_abs<1>_out
l51 state_regFeature0_abs<2>_out
l52 state_regFeature0_abs<3>_out
l53 state_regFeature0_abs<4>_out
l54 state_regFeature0_abs<5>_out
l55 state_regFeature0_abs<6>_out
l56 state_regFeature0_abs<7>_out
l57 state_os_sect0_abs<0>_out
l58 state_os_sect0_abs<1>_out
l59 state_os_sect0_abs<2>_out
l60 state_os_sect0_abs<3>_out
l61 state_os_sect0_abs<4>_out
l62 state_os_sect0_abs<5>_out
l63 state_os_sect0_abs<6>_out
l64 state_os_sect0_abs<7>_out
l65 state_os_lba0_abs<0>_out
l66 state_os_lba0_abs<1>_out
l67 state_os_lba0_abs<2>_out
l68 state_os_lba0_abs<3>_out
l69 state_os_lba0_abs<4>_out
l70 state_os_lba0_abs<5>_out
l71 state_os_lba0_abs<6>_out
l72 state_os_lba0_abs<7>_out
l73 state_setFeatState_conc<0>_out
l74 state_setFeatState_conc<1>_out
l75 state_setFeatState_conc<2>_out
l76 state_bufSectors_abs<0>_out
l77 state_bufSectors_abs<1>_out
l78 state_bufSectors_abs<2>_out
l79 state_bufSectors_abs<3>_out
l80 state_bufSectors_abs<4>_out
l81 state_bufSectors_abs<5>_out
l82 state_bufSectors_abs<6>_out
l83 state_bufSectors_abs<7>_out
l84 state_bufSectors_abs<8>_out
l85 state_bufSectors_abs<9>_out
l86 state_bufSectors_abs<10>_out
l87 state_bufSectors_abs<11>_out
l88 state_bufSectors_abs<12>_out
l89 state_bufSectors_abs<13>_out
l90 state_bufSectors_abs<14>_out
l91 state_bufSectors_abs<15>_out
l92 state_os_lba5_abs<0>_out
l93 state_os_lba5_abs<1>_out
l94 state_os_lba5_abs<2>_out
l95 state_os_lba5_abs<3>_out
l96 state_os_lba5_abs<4>_out
l97 state_os_lba5_abs<5>_out
l98 state_os_lba5_abs<6>_out
l99 state_os_lba5_abs<7>_out
l100 state_regLBALow1_abs<0>_out
l101 state_regLBALow1_abs<1>_out
l102 state_regLBALow1_abs<2>_out
l103 state_regLBALow1_abs<3>_out
l104 state_regLBALow1_abs<4>_out
l105 state_regLBALow1_abs<5>_out
l106 state_regLBALow1_abs<6>_out
l107 state_regLBALow1_abs<7>_out
l108 state_regDev_LBA_abs_out
l109 state_regBMCommand_Start_abs_out
l110 state_regLBAMid1_abs<0>_out
l111 state_regLBAMid1_abs<1>_out
l112 state_regLBAMid1_abs<2>_out
l113 state_regLBAMid1_abs<3>_out
l114 state_regLBAMid1_abs<4>_out
l115 state_regLBAMid1_abs<5>_out
l116 state_regLBAMid1_abs<6>_out
l117 state_regLBAMid1_abs<7>_out
l118 state_stDMACmd_conc<0>_out
l119 state_stDMACmd_conc<1>_out
l120 state_regSectors1_abs<0>_out
l121 state_regSectors1_abs<1>_out
l122 state_regSectors1_abs<2>_out
l123 state_regSectors1_abs<3>_out
l124 state_regSectors1_abs<4>_out
l125 state_regSectors1_abs<5>_out
l126 state_regSectors1_abs<6>_out
l127 state_regSectors1_abs<7>_out
l128 state_os_lba2_abs<0>_out
l129 state_os_lba2_abs<1>_out
l130 state_os_lba2_abs<2>_out
l131 state_os_lba2_abs<3>_out
l132 state_os_lba2_abs<4>_out
l133 state_os_lba2_abs<5>_out
l134 state_os_lba2_abs<6>_out
l135 state_os_lba2_abs<7>_out
l136 state_osState_conc<0>_out
l137 state_osState_conc<1>_out
l138 state_osState_conc<2>_out
l139 state_osState_conc<3>_out
l140 state_bufAddr_abs<0>_out
l141 state_bufAddr_abs<1>_out
l142 state_bufAddr_abs<2>_out
l143 state_bufAddr_abs<3>_out
l144 state_bufAddr_abs<4>_out
l145 state_bufAddr_abs<5>_out
l146 state_bufAddr_abs<6>_out
l147 state_bufAddr_abs<7>_out
l148 state_bufAddr_abs<8>_out
l149 state_bufAddr_abs<9>_out
l150 state_bufAddr_abs<10>_out
l151 state_bufAddr_abs<11>_out
l152 state_bufAddr_abs<12>_out
l153 state_bufAddr_abs<13>_out
l154 state_bufAddr_abs<14>_out
l155 state_bufAddr_abs<15>_out
l156 state_bufAddr_abs<16>_out
l157 state_bufAddr_abs<17>_out
l158 state_bufAddr_abs<18>_out
l159 state_bufAddr_abs<19>_out
l160 state_bufAddr_abs<20>_out
l161 state_bufAddr_abs<21>_out
l162 state_bufAddr_abs<22>_out
l163 state_bufAddr_abs<23>_out
l164 state_bufAddr_abs<24>_out
l165 state_bufAddr_abs<25>_out
l166 state_bufAddr_abs<26>_out
l167 state_bufAddr_abs<27>_out
l168 state_bufAddr_abs<28>_out
l169 state_bufAddr_abs<29>_out
l170 state_bufAddr_abs<30>_out
l171 state_bufAddr_abs<31>_out
l172 state_os_sect1_abs<0>_out
l173 state_os_sect1_abs<1>_out
l174 state_os_sect1_abs<2>_out
l175 state_os_sect1_abs<3>_out
l176 state_os_sect1_abs<4>_out
l177 state_os_sect1_abs<5>_out
l178 state_os_sect1_abs<6>_out
l179 state_os_sect1_abs<7>_out
l180 state_os_lba4_abs<0>_out
l181 state_os_lba4_abs<1>_out
l182 state_os_lba4_abs<2>_out
l183 state_os_lba4_abs<3>_out
l184 state_os_lba4_abs<4>_out
l185 state_os_lba4_abs<5>_out
l186 state_os_lba4_abs<6>_out
l187 state_os_lba4_abs<7>_out
l188 state_regBMCommand_RW_abs_out
l189 fair_cnt<0>_out
l190 fair_cnt<1>_out
l191 fair_cnt<2>_out
l192 state_regCommand_abs<0>_out
l193 state_regCommand_abs<1>_out
l194 state_regCommand_abs<2>_out
l195 state_regCommand_abs<3>_out
l196 state_regCommand_abs<4>_out
l197 state_regCommand_abs<5>_out
l198 state_regCommand_abs<6>_out
l199 state_regCommand_abs<7>_out
l200 state_os_lba1_abs<0>_out
l201 state_os_lba1_abs<1>_out
l202 state_os_lba1_abs<2>_out
l203 state_os_lba1_abs<3>_out
l204 state_os_lba1_abs<4>_out
l205 state_os_lba1_abs<5>_out
l206 state_os_lba1_abs<6>_out
l207 state_os_lba1_abs<7>_out
l208 state_regLBAHigh0_abs<0>_out
l209 state_regLBAHigh0_abs<1>_out
l210 state_regLBAHigh0_abs<2>_out
l211 state_regLBAHigh0_abs<3>_out
l212 state_regLBAHigh0_abs<4>_out
l213 state_regLBAHigh0_abs<5>_out
l214 state_regLBAHigh0_abs<6>_out
l215 state_regLBAHigh0_abs<7>_out
l216 state_regLBAHigh1_abs<0>_out
l217 state_regLBAHigh1_abs<1>_out
l218 state_regLBAHigh1_abs<2>_out
l219 state_regLBAHigh1_abs<3>_out
l220 state_regLBAHigh1_abs<4>_out
l221 state_regLBAHigh1_abs<5>_out
l222 state_regLBAHigh1_abs<6>_out
l223 state_regLBAHigh1_abs<7>_out
l224 state_regLBALow0_abs<0>_out
l225 state_regLBALow0_abs<1>_out
l226 state_regLBALow0_abs<2>_out
l227 state_regLBALow0_abs<3>_out
l228 state_regLBALow0_abs<4>_out
l229 state_regLBALow0_abs<5>_out
l230 state_regLBALow0_abs<6>_out
l231 state_regLBALow0_abs<7>_out
l232 state_regLBAMid0_abs<0>_out
l233 state_regLBAMid0_abs<1>_out
l234 state_regLBAMid0_abs<2>_out
l235 state_regLBAMid0_abs<3>_out
l236 state_regLBAMid0_abs<4>_out
l237 state_regLBAMid0_abs<5>_out
l238 state_regLBAMid0_abs<6>_out
l239 state_regLBAMid0_abs<7>_out
o0 o_err
c
ide_hard_drive_controller_2
This file was written by ABC on Tue Mar 11 20:24:18 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv driver_b6.v   ---gives--> driver_b6.mv
> abc -c "read_blif_mv driver_b6.mv; strash; refactor; rewrite; dfraig; rewrite; dfraig; write_aiger -s driver_b6y.aig"   ---gives--> driver_b6y.aig
> aigtoaig driver_b6y.aig driver_b6y.aag   ---gives--> driver_b6y.aag (this file)
Content of driver_b6.v:
// IDE hard drive controller specification and operating system interface
// specification for device driver synthesis.
// This file describes a GR(1) game played by a device driver for an IDE hard
// disk against its environment consisting of the hard disk and operating
// system.

`define CMD_READ_DMA_EXT  200
`define CMD_WRITE_DMA_EXT 37
`define CMD_SET_FEATURE   239
`define FEAT_WC           2
`define FEAT_NWC          130
`define FEAT_XFR_MODE     3
`define XM_ULTRA_DMA      8

`define RCMD              8
`define REG_FEATURE0      1
`define REG_SECTORS       2
`define REG_LBA_LOW       3
`define REG_LBA_MID       4
`define REG_LBA_HIGH      5
`define REG_DEV           6
`define REG_ERRCMD        7

`define RCTL              1
`define REG_CTLSTAT       2
`define REG_BM_STATUS     2
`define REG_BM_PRD        4
`define RDMA              2
`define REG_BM_COMMAND    0

//typedef enum {read=0, write=1} i_osReqType_enum;
`define read              0
`define write             1

//typedef enum {write8, write32, fillPrd, reset, os_req, ack_read_succ, ack_read_fail, ack_write_succ, ack_write_fail, class_event} controllable_tag_enum;
`define write8            0
`define write32           1
`define fillPrd           2
`define reset             3
`define os_req            4
`define ack_read_succ     5
`define ack_read_fail     6
`define ack_write_succ    7
`define ack_write_fail    8
`define class_event       9

//typedef enum {idle=0, command=1, reset_signal=2, reset_ready=3} state_stInternal_enum;
`define idle              0
`define command           1
`define reset_signal      2
`define reset_ready       3

//typedef enum {wait_bm_ready=0, dma_read=1, bm_read_prd=2, bm_ready=3} state_stDMACmd_enum;
`define wait_bm_ready     0
`define dma_read          1
`define bm_read_prd       2
`define bm_ready          3

//typedef enum {command_start=0, dma_cmd=1, set_features_cmd=2} state_stCommand_enum;
`define command_start     0
`define dma_cmd           1
`define set_features_cmd  2


//typedef enum {setFeatIdle=0, setFeatWC=1, setFeatNWC=2, setFeatXFR0=3, setFeatXFR1=4} state_setFeatState_enum;
`define setFeatIdle       0
`define setFeatWC         1
`define setFeatNWC        2
`define setFeatXFR0       3
`define setFeatXFR1       4

//typedef enum {os_init=0, os_reset=1, os_write_cache=2, os_idle=3, os_read_pending=4, os_write_pending=5, os_read_ack_succ=6, os_read_ack_fail=7, os_write_ack_succ=8, os_write_ack_fail=9, os_error=10} state_osState_enum;
`define os_init           0
`define os_reset          1
`define os_write_cache    2
`define os_idle           3
`define os_read_pending   4
`define os_write_pending  5
`define os_read_ack_succ  6
`define os_read_ack_fail  7
`define os_write_ack_succ 8
`define os_write_ack_fail 9
`define os_error          10

module ide_hard_drive_controller_2(
        o_err,
        i_clk,
        i_osReqType_conc,
        i_reqLBA0_abs,
        i_reqLBA1_abs,
        i_reqLBA2_abs,
        i_reqLBA3_abs,
        i_reqLBA4_abs,
        i_reqLBA5_abs,
        i_reqSect0_abs,
        i_reqSect1_abs,
        i_reqBuf_abs,
        i_transSuccess_conc,
        controllable_tag_conc,
        controllable_bank_abs,
        controllable_addr_abs,
        controllable_write8_val_abs,
        controllable_fillPrdAddr_abs,
        controllable_fillPrdNSect_abs,
        controllable_featWCClass_conc,
        controllable_featNWCClass_conc,
        controllable_featXFRClass_conc,
        controllable_busMasterClass_conc,
        controllable_dmaStartClass_conc );

input i_clk;
input i_osReqType_conc ;
input [7:0] i_reqLBA0_abs ;
input [7:0] i_reqLBA1_abs ;
input [7:0] i_reqLBA2_abs ;
input [7:0] i_reqLBA3_abs ;
input [7:0] i_reqLBA4_abs ;
input [7:0] i_reqLBA5_abs ;
input [7:0] i_reqSect0_abs ;
input [7:0] i_reqSect1_abs ;
input [31:0] i_reqBuf_abs ;
input i_transSuccess_conc ;
input [3:0] controllable_tag_conc ;
input [7:0] controllable_bank_abs ;
input [7:0] controllable_addr_abs ;
input [7:0] controllable_write8_val_abs ;
input [31:0] controllable_fillPrdAddr_abs ;
input [15:0] controllable_fillPrdNSect_abs ;
input controllable_featWCClass_conc ;
input controllable_featNWCClass_conc ;
input controllable_featXFRClass_conc ;
input controllable_busMasterClass_conc ;
input controllable_dmaStartClass_conc ;
output o_err;

reg [1:0] state_stDMACmd_conc ;
reg [2:0] state_setFeatState_conc ;
reg [7:0] state_regFeature0_abs ;
reg [7:0] state_regSectors0_abs ;
reg [7:0] state_regSectors1_abs ;
reg [7:0] state_regLBALow0_abs ;
reg [7:0] state_regLBALow1_abs ;
reg [7:0] state_regLBAMid0_abs ;
reg [7:0] state_regLBAMid1_abs ;
reg [7:0] state_regLBAHigh0_abs ;
reg [7:0] state_regLBAHigh1_abs ;
reg state_regDev_LBA_abs ;
reg [7:0] state_regCommand_abs ;
reg state_regBMCommand_Start_abs ;
reg state_regBMCommand_RW_abs ;
reg [31:0] state_bufAddr_abs ;
reg [15:0] state_bufSectors_abs ;

reg [3:0] state_osState_conc ;
reg [7:0] state_os_lba0_abs ;
reg [7:0] state_os_lba1_abs ;
reg [7:0] state_os_lba2_abs ;
reg [7:0] state_os_lba3_abs ;
reg [7:0] state_os_lba4_abs ;
reg [7:0] state_os_lba5_abs ;
reg [7:0] state_os_sect0_abs ;
reg [7:0] state_os_sect1_abs ;
reg [31:0] state_os_buf_abs ;

reg [2:0] fair_cnt;

wire transferMode3;
wire nwc;
wire bm_event;
wire transferCorrect;
wire transferCorrect_0;
wire transferCorrect_1;
wire buechi_satisfied;
wire [1:0] next_state_stDMACmd_conc ;
wire [2:0] next_state_setFeatState_conc ;
wire [7:0] next_state_regFeature0_abs ;
wire [7:0] next_state_regSectors0_abs ;
wire [7:0] next_state_regSectors1_abs ;
wire [7:0] next_state_regLBALow0_abs ;
wire [7:0] next_state_regLBALow1_abs ;
wire [7:0] next_state_regLBAMid0_abs ;
wire [7:0] next_state_regLBAMid1_abs ;
wire [7:0] next_state_regLBAHigh0_abs ;
wire [7:0] next_state_regLBAHigh1_abs ;
wire next_state_regDev_LBA_abs ;
wire [7:0] next_state_regCommand_abs ;
wire next_state_regBMCommand_Start_abs ;
wire next_state_regBMCommand_RW_abs ;
wire [31:0] next_state_bufAddr_abs ;
wire [15:0] next_state_bufSectors_abs ;

wire [3:0] next_state_osState_conc ;
wire [7:0] next_state_os_lba0_abs ;
wire [7:0] next_state_os_lba1_abs ;
wire [7:0] next_state_os_lba2_abs ;
wire [7:0] next_state_os_lba3_abs ;
wire [7:0] next_state_os_lba4_abs ;
wire [7:0] next_state_os_lba5_abs ;
wire [7:0] next_state_os_sect0_abs ;
wire [7:0] next_state_os_sect1_abs ;
wire [31:0] next_state_os_buf_abs ;

// some abbreviations:
assign transferMode3 = (state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1);
assign nwc =           (state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1);
assign bm_event = (state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1);
assign transferCorrect = (state_os_lba0_abs==state_regLBALow0_abs    &&
                          state_os_lba1_abs==state_regLBALow1_abs    &&
                          state_os_lba2_abs==state_regLBAMid0_abs    &&
                          state_os_lba3_abs==state_regLBAMid1_abs    &&
                          state_os_lba4_abs==state_regLBAHigh0_abs   &&
                          state_os_lba5_abs==state_regLBAHigh1_abs   &&
                          state_os_sect0_abs==state_regSectors0_abs  &&
                          state_os_sect1_abs==state_regSectors1_abs  &&
                          state_os_buf_abs==state_bufAddr_abs);
assign transferCorrect_0 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==0);
assign transferCorrect_1 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==1);


// state updates:
  //Device state updates:
assign next_state_regFeature0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature0_abs;
assign next_state_regSectors0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? controllable_write8_val_abs  : state_regSectors0_abs;
assign next_state_regSectors1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? state_regSectors0_abs : state_regSectors1_abs;
assign next_state_regLBALow0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? controllable_write8_val_abs  : state_regLBALow0_abs;
assign next_state_regLBALow1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? state_regLBALow0_abs  : state_regLBALow1_abs;
assign next_state_regLBAMid0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? controllable_write8_val_abs  : state_regLBAMid0_abs;
assign next_state_regLBAMid1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? state_regLBAMid0_abs  : state_regLBAMid1_abs;
assign next_state_regLBAHigh0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? controllable_write8_val_abs  : state_regLBAHigh0_abs;
assign next_state_regLBAHigh1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? state_regLBAHigh0_abs : state_regLBAHigh1_abs;
assign next_state_regDev_LBA_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[6:6] : state_regDev_LBA_abs;
assign next_state_regCommand_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? controllable_write8_val_abs  : state_regCommand_abs;
assign next_state_regBMCommand_Start_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[0:0] : state_regBMCommand_Start_abs;
assign next_state_regBMCommand_RW_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[3:3] : state_regBMCommand_RW_abs;
assign next_state_bufAddr_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdAddr_abs : state_bufAddr_abs;
assign next_state_bufSectors_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdNSect_abs : state_bufSectors_abs;

assign next_state_setFeatState_conc = (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_WC) ? `setFeatWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_NWC) ? `setFeatNWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE && state_regSectors0_abs[7:3]==`XM_ULTRA_DMA) ? `setFeatXFR0 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE) ? `setFeatXFR1 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC   && controllable_featWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? `setFeatIdle : state_setFeatState_conc)))))));

assign next_state_stDMACmd_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ?
               (
                 (state_regBMCommand_Start_abs==0 && controllable_write8_val_abs[0:0]==1) ? `bm_read_prd : state_stDMACmd_conc
               ) :
               (
                 (state_stDMACmd_conc==`bm_read_prd) ?
                 (((state_regBMCommand_RW_abs == 1 && state_regCommand_abs != `CMD_READ_DMA_EXT) || (state_regBMCommand_RW_abs == 0 && state_regCommand_abs != `CMD_WRITE_DMA_EXT) || (state_regSectors0_abs != state_bufSectors_abs[7:0]) || (state_regSectors1_abs != state_bufSectors_abs[15:8]) || state_regDev_LBA_abs != 1) ? state_stDMACmd_conc : ((controllable_dmaStartClass_conc==1) ? `bm_ready : state_stDMACmd_conc)) :
                 ((state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1) ? `wait_bm_ready : state_stDMACmd_conc)
               );

//OS state updates
assign next_state_os_lba0_abs = (controllable_tag_conc==`os_req) ? i_reqLBA0_abs : state_os_lba0_abs;
assign next_state_os_lba1_abs = (controllable_tag_conc==`os_req) ? i_reqLBA1_abs : state_os_lba1_abs;
assign next_state_os_lba2_abs = (controllable_tag_conc==`os_req) ? i_reqLBA2_abs : state_os_lba2_abs;
assign next_state_os_lba3_abs = (controllable_tag_conc==`os_req) ? i_reqLBA3_abs : state_os_lba3_abs;
assign next_state_os_lba4_abs = (controllable_tag_conc==`os_req) ? i_reqLBA4_abs : state_os_lba4_abs;
assign next_state_os_lba5_abs = (controllable_tag_conc==`os_req) ? i_reqLBA5_abs : state_os_lba5_abs;
assign next_state_os_sect0_abs = (controllable_tag_conc==`os_req) ? i_reqSect0_abs : state_os_sect0_abs;
assign next_state_os_sect1_abs = (controllable_tag_conc==`os_req) ? i_reqSect1_abs : state_os_sect1_abs;
assign next_state_os_buf_abs = (controllable_tag_conc==`os_req) ? i_reqBuf_abs : state_os_buf_abs;

assign next_state_osState_conc = (state_osState_conc==`os_init && controllable_tag_conc==`reset) ? `os_reset :
      ((state_osState_conc==`os_reset && nwc && controllable_tag_conc==`class_event) ? `os_write_cache :
      ((state_osState_conc==`os_write_cache && transferMode3 && controllable_tag_conc==`class_event) ? `os_idle :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`read) ? `os_read_pending :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`write) ? `os_write_pending :
      ((state_osState_conc==`os_read_pending && bm_event && !transferCorrect_0 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_read_ack_succ :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_read_ack_fail :
      ((state_osState_conc==`os_write_pending && bm_event && !transferCorrect_1 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_write_ack_succ :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_write_ack_fail :
      ((state_osState_conc==`os_read_ack_succ && controllable_tag_conc==`ack_read_succ) ? `os_idle :
      ((state_osState_conc==`os_read_ack_fail && controllable_tag_conc==`ack_read_fail) ? `os_idle :
      ((state_osState_conc==`os_write_ack_succ && controllable_tag_conc==`ack_write_succ) ? `os_idle :
      ((state_osState_conc==`os_write_ack_fail && controllable_tag_conc==`ack_write_fail) ? `os_idle : state_osState_conc))))))))))))));


// buechi-to-safety construction:                            
assign buechi_satisfied = (state_osState_conc == `os_idle);                          
                            
assign o_err = (fair_cnt >= 6) || controllable_tag_conc >= 10;

initial
 begin
  state_stDMACmd_conc = `wait_bm_ready;
  state_setFeatState_conc = `setFeatIdle;
  state_regFeature0_abs = 0;
  state_regSectors0_abs = 0;
  state_regSectors1_abs = 0;
  state_regLBALow0_abs = 0;
  state_regLBALow1_abs = 0;
  state_regLBAMid0_abs = 0;
  state_regLBAMid1_abs = 0;
  state_regLBAHigh0_abs = 0;
  state_regLBAHigh1_abs = 0;
  state_regDev_LBA_abs = 0;
  state_regCommand_abs = 0;
  state_regBMCommand_Start_abs = 0;
  state_regBMCommand_RW_abs = 0;
  state_bufAddr_abs = 0;
  state_bufSectors_abs = 0;
  state_osState_conc = `os_init;
  state_os_lba0_abs = 0;
  state_os_lba1_abs = 0;
  state_os_lba2_abs = 0;
  state_os_lba3_abs = 0;
  state_os_lba4_abs = 0;
  state_os_lba5_abs = 0;
  state_os_sect0_abs = 0;
  state_os_sect1_abs = 0;
  state_os_buf_abs = 0;
  fair_cnt = 0;
 end

always @(posedge i_clk)
 begin

  if(buechi_satisfied)
   begin
    fair_cnt = 0;
   end
  else
   begin
    fair_cnt = fair_cnt + 1;
   end
 
  //Device state updates:
  state_regFeature0_abs          = next_state_regFeature0_abs ;
  state_regSectors0_abs          = next_state_regSectors0_abs ;
  state_regSectors1_abs          = next_state_regSectors1_abs ;
  state_regLBALow0_abs           = next_state_regLBALow0_abs ;
  state_regLBALow1_abs           = next_state_regLBALow1_abs ;
  state_regLBAMid0_abs           = next_state_regLBAMid0_abs ;
  state_regLBAMid1_abs           = next_state_regLBAMid1_abs ;
  state_regLBAHigh0_abs          = next_state_regLBAHigh0_abs ;
  state_regLBAHigh1_abs          = next_state_regLBAHigh1_abs ;
  state_regDev_LBA_abs           = next_state_regDev_LBA_abs ;
  state_regCommand_abs           = next_state_regCommand_abs ;
  state_regBMCommand_Start_abs   = next_state_regBMCommand_Start_abs ;
  state_regBMCommand_RW_abs      = next_state_regBMCommand_RW_abs ;
  state_bufAddr_abs              = next_state_bufAddr_abs ;
  state_bufSectors_abs           = next_state_bufSectors_abs ;
  state_setFeatState_conc        = next_state_setFeatState_conc ;
  state_stDMACmd_conc            = next_state_stDMACmd_conc ;
  state_os_lba0_abs              = next_state_os_lba0_abs ;
  state_os_lba1_abs              = next_state_os_lba1_abs ;
  state_os_lba2_abs              = next_state_os_lba2_abs ;
  state_os_lba3_abs              = next_state_os_lba3_abs ;
  state_os_lba4_abs              = next_state_os_lba4_abs ;
  state_os_lba5_abs              = next_state_os_lba5_abs ;
  state_os_sect0_abs             = next_state_os_sect0_abs ;
  state_os_sect1_abs             = next_state_os_sect1_abs ;
  state_os_buf_abs               = next_state_os_buf_abs ;
  state_osState_conc             = next_state_osState_conc ;
 end
 
 
endmodule
-------------------------------
#!SYNTCOMP
SOLVED_BY : 0/3 [2015-pre-classification], 5/11 [SYNTCOMP2016-RealSeq], 5/6 [SYNTCOMP2016-RealPar]
SOLVED_IN : 0.0 [2015-pre-classification], 0.576 [SYNTCOMP2016-RealSeq], 0.1052 [SYNTCOMP2016-RealPar]
REF_SIZE : 0
STATUS : unrealizable
#.
