
(rules PCB principal_sm13
  (snap_angle 
    fortyfive_degree
  )
  (autoroute_settings
    (fanout off)
    (eu.mihosoft.freerouting.autoroute on)
    (postroute on)
    (vias on)
    (via_costs 50)
    (plane_via_costs 5)
    (start_ripup_costs 100)
    (start_pass_no 9493)
    (layer_rule F.Cu
      (active on)
      (preferred_direction horizontal)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 4.1)
    )
    (layer_rule B.Cu
      (active on)
      (preferred_direction vertical)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 1.3)
    )
  )
  (rule
    (width 254.0)
    (clear 203.4)
    (clear 127.0 (type smd_to_turn_gap))
    (clear 50.8 (type smd_smd))
  )
  (padstack "Via[0-1]_800:400_um"
    (shape
      (circle F.Cu 800.0 0.0 0.0)
    )
    (shape
      (circle B.Cu 800.0 0.0 0.0)
    )
    (attach off)
  )
  (via 
    "Via[0-1]_800:400_um" "Via[0-1]_800:400_um" default
  )
  (via 
    "Via[0-1]_800:400_um-kicad_default" "Via[0-1]_800:400_um" "kicad_default"
  )
  (via 
    "Via[0-1]_800:400_um-POWER-IN" "Via[0-1]_800:400_um" "POWER-IN"
  )
  (via 
    "Via[0-1]_800:400_um-POWER-OUT" "Via[0-1]_800:400_um" "POWER-OUT"
  )
  (via 
    "Via[0-1]_800:400_um-Terminal Block" "Via[0-1]_800:400_um" "Terminal Block"
  )
  (via_rule
    default "Via[0-1]_800:400_um"
  )
  (via_rule
    "kicad_default" "Via[0-1]_800:400_um-kicad_default"
  )
  (via_rule
    "POWER-IN" "Via[0-1]_800:400_um-POWER-IN"
  )
  (via_rule
    "POWER-OUT" "Via[0-1]_800:400_um-POWER-OUT"
  )
  (via_rule
    "Terminal Block" "Via[0-1]_800:400_um-Terminal Block"
  )
  (class default
    (clearance_class default)
    (via_rule default)
    (rule
      (width 254.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class "kicad_default"
    +3V3 GND /GPIO/GPIO2 +5V "Net-(AD1-Pad7)" "Net-(AD1-Pad8)" /GPIO/GPIO1 "/RDC ARM/MISO"
    "/RDC ARM/MOSI" "/GPIO/SPI_SCK" /GPIO/GPIO0 "Net-(AD1-Pad34)" "Net-(AD1-Pad35)" "/RDC ARM/EXC" "/RDC ARM/~EXC" "/RDC ARM/SIN"
    "/RDC ARM/SINLO" "/RDC ARM/COSLO" "/RDC ARM/COS" "Net-(AD1-Pad46)" "Net-(AD2-Pad46)" "/RDC POLE/COS" "/RDC POLE/COSLO" "/RDC POLE/SINLO"
    "/RDC POLE/SIN" "/RDC POLE/~EXC" "/RDC POLE/EXC" "Net-(AD2-Pad35)" "Net-(AD2-Pad34)" "Net-(AD2-Pad8)" "Net-(AD2-Pad7)" /GPIO/GPIO3
    "Net-(D1-Pad1)" "Net-(D1-Pad2)" "Net-(D2-Pad2)" "Net-(D2-Pad1)" "Net-(D3-Pad1)" "Net-(D3-Pad2)" "Net-(D4-Pad2)" "Net-(D4-Pad1)"
    "Net-(Q1-Pad1)" "Net-(Q2-Pad1)" "Net-(Q3-Pad1)" "Net-(Q4-Pad1)" "Net-(C3-Pad1)" "Net-(C3-Pad2)" "Net-(C11-Pad2)" "Net-(C11-Pad1)"
    "Net-(C16-Pad1)" "Net-(C16-Pad2)" "Net-(C23-Pad1)" "Net-(C23-Pad2)" "Net-(R4-Pad1)" "Net-(R15-Pad1)" "Net-(AD1-Pad3)" "Net-(AD1-Pad14)"
    "Net-(AD1-Pad15)" "Net-(AD1-Pad16)" "Net-(AD1-Pad17)" "Net-(AD1-Pad20)" "Net-(AD1-Pad21)" "Net-(AD1-Pad22)" "Net-(AD1-Pad23)" "Net-(AD1-Pad24)"
    "Net-(AD1-Pad25)" "Net-(AD1-Pad26)" "Net-(AD1-Pad27)" "Net-(AD1-Pad28)" "Net-(AD1-Pad29)" "Net-(AD1-Pad30)" "Net-(AD1-Pad31)" "Net-(AD1-Pad32)"
    "Net-(AD1-Pad47)" "Net-(AD2-Pad3)" "Net-(AD2-Pad14)" "Net-(AD2-Pad15)" "Net-(AD2-Pad16)" "Net-(AD2-Pad17)" "Net-(AD2-Pad20)" "Net-(AD2-Pad21)"
    "Net-(AD2-Pad22)" "Net-(AD2-Pad23)" "Net-(AD2-Pad24)" "Net-(AD2-Pad25)" "Net-(AD2-Pad26)" "Net-(AD2-Pad27)" "Net-(AD2-Pad28)" "Net-(AD2-Pad29)"
    "Net-(AD2-Pad30)" "Net-(AD2-Pad31)" "Net-(AD2-Pad32)" "Net-(AD2-Pad47)" /GPIO/GPIO4 /GPIO/GPIO5 /GPIO/GPIO6 /GPIO/GPIO7
    /GPIO/GPIO8 /GPIO/GPIO9 /GPIO/GPIO10 /GPIO/GPIO11 /GPIO/GPIO12 /GPIO/GPIO13 "/GPIO/SPI_CS" "Net-(Q5-Pad1)"
    "Net-(Q6-Pad1)" "Net-(Q7-Pad1)" "Net-(Q8-Pad1)" "Net-(D5-Pad2)" "Net-(J3-Pad3)" "Net-(J3-Pad2)" "Net-(J4-Pad3)" "Net-(J4-Pad2)"
    (clearance_class "kicad_default")
    (via_rule kicad_default)
    (rule
      (width 254.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class "POWER-IN"
    (clearance_class "POWER-IN")
    (via_rule POWER-IN)
    (rule
      (width 762.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class "POWER-OUT"
    +12V
    (clearance_class "POWER-OUT")
    (via_rule POWER-OUT)
    (rule
      (width 508.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class "Terminal Block"
    (clearance_class "Terminal Block")
    (via_rule Terminal Block)
    (rule
      (width 508.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
)