Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 18 13:16:01 2024
| Host         : PC-631 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a50ti
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             103 |           28 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------+---------------------------------+------------------+----------------+--------------+
|     Clock Signal     |    Enable Signal   |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------+---------------------------------+------------------+----------------+--------------+
|                      |                    | counter/sig_count_reg[1]_0      |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | clk_en1/blue1_out  | counter/blue_i_1_n_0            |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | clk_en1/sig_count0 | LED16_R_OBUF                    |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | clk_en1/sig_count0 | counter/sig_count[3]_i_1_n_0    |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                    | clk_en4/sig_count[0]_i_1__2_n_0 |                6 |             24 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                    | clk_en3/sig_count[0]_i_1__1_n_0 |                7 |             25 |         3.57 |
|  CLK100MHZ_IBUF_BUFG |                    | clk_en2/sig_count[0]_i_1__0_n_0 |                7 |             26 |         3.71 |
|  CLK100MHZ_IBUF_BUFG |                    | clk_en1/sig_count[0]_i_1_n_0    |                7 |             27 |         3.86 |
+----------------------+--------------------+---------------------------------+------------------+----------------+--------------+


