Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 20 20:57:04 2021
| Host         : henry-VirtualBox running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file tbird_timing_summary_routed.rpt -pb tbird_timing_summary_routed.pb -rpx tbird_timing_summary_routed.rpx -warn_on_violation
| Design       : tbird
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: clkEn_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.734        0.000                      0                  141        0.131        0.000                      0                  141        2.000        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
SYSCLK              {0.000 4.000}        8.000           125.000         
  clk_100_clk_gen   {0.000 5.000}        10.000          100.000         
  clkfbout_clk_gen  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYSCLK                                                                                                                                                                2.000        0.000                       0                     1  
  clk_100_clk_gen         5.734        0.000                      0                  141        0.131        0.000                      0                  141        4.500        0.000                       0                    79  
  clkfbout_clk_gen                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK
  To Clock:  SYSCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SYSCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_gen
  To Clock:  clk_100_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        5.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hzd_debouncer/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_gen rise@10.000ns - clk_100_clk_gen rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.580ns (16.114%)  route 3.019ns (83.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.667 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.678    -0.680    clk
    SLICE_X18Y47         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.224 r  rst_reg/Q
                         net (fo=43, routed)          1.316     1.092    hzd_debouncer/SR[0]
    SLICE_X23Y49         LUT3 (Prop_lut3_I2_O)        0.124     1.216 r  hzd_debouncer/counter[31]_i_1/O
                         net (fo=32, routed)          1.703     2.919    hzd_debouncer/counter[31]_i_1_n_0
    SLICE_X23Y43         FDRE                                         r  hzd_debouncer/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_gen rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.498     8.667    hzd_debouncer/CLK
    SLICE_X23Y43         FDRE                                         r  hzd_debouncer/counter_reg[3]/C
                         clock pessimism              0.487     9.154    
                         clock uncertainty           -0.072     9.083    
    SLICE_X23Y43         FDRE (Setup_fdre_C_R)       -0.429     8.654    hzd_debouncer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.875ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hzd_debouncer/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_gen rise@10.000ns - clk_100_clk_gen rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.580ns (16.771%)  route 2.878ns (83.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.667 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.678    -0.680    clk
    SLICE_X18Y47         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.224 r  rst_reg/Q
                         net (fo=43, routed)          1.316     1.092    hzd_debouncer/SR[0]
    SLICE_X23Y49         LUT3 (Prop_lut3_I2_O)        0.124     1.216 r  hzd_debouncer/counter[31]_i_1/O
                         net (fo=32, routed)          1.562     2.778    hzd_debouncer/counter[31]_i_1_n_0
    SLICE_X23Y44         FDRE                                         r  hzd_debouncer/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_gen rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.498     8.667    hzd_debouncer/CLK
    SLICE_X23Y44         FDRE                                         r  hzd_debouncer/counter_reg[0]/C
                         clock pessimism              0.487     9.154    
                         clock uncertainty           -0.072     9.083    
    SLICE_X23Y44         FDRE (Setup_fdre_C_R)       -0.429     8.654    hzd_debouncer/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -2.778    
  -------------------------------------------------------------------
                         slack                                  5.875    

Slack (MET) :             5.875ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hzd_debouncer/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_gen rise@10.000ns - clk_100_clk_gen rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 0.580ns (16.771%)  route 2.878ns (83.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.667 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.678    -0.680    clk
    SLICE_X18Y47         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.224 r  rst_reg/Q
                         net (fo=43, routed)          1.316     1.092    hzd_debouncer/SR[0]
    SLICE_X23Y49         LUT3 (Prop_lut3_I2_O)        0.124     1.216 r  hzd_debouncer/counter[31]_i_1/O
                         net (fo=32, routed)          1.562     2.778    hzd_debouncer/counter[31]_i_1_n_0
    SLICE_X23Y44         FDRE                                         r  hzd_debouncer/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_gen rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.498     8.667    hzd_debouncer/CLK
    SLICE_X23Y44         FDRE                                         r  hzd_debouncer/counter_reg[8]/C
                         clock pessimism              0.487     9.154    
                         clock uncertainty           -0.072     9.083    
    SLICE_X23Y44         FDRE (Setup_fdre_C_R)       -0.429     8.654    hzd_debouncer/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -2.778    
  -------------------------------------------------------------------
                         slack                                  5.875    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 hzd_debouncer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hzd_debouncer/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_gen rise@10.000ns - clk_100_clk_gen rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 2.320ns (60.208%)  route 1.533ns (39.792%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.651 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.672    -0.686    hzd_debouncer/CLK
    SLICE_X25Y43         FDRE                                         r  hzd_debouncer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.230 r  hzd_debouncer/counter_reg[2]/Q
                         net (fo=2, routed)           0.588     0.358    hzd_debouncer/counter[2]
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.015 r  hzd_debouncer/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.015    hzd_debouncer/counter_reg[4]_i_2_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.132 r  hzd_debouncer/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.132    hzd_debouncer/counter_reg[8]_i_2_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.249 r  hzd_debouncer/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.249    hzd_debouncer/counter_reg[12]_i_2_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.366 r  hzd_debouncer/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.366    hzd_debouncer/counter_reg[16]_i_2_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.483 r  hzd_debouncer/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.483    hzd_debouncer/counter_reg[20]_i_2_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  hzd_debouncer/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.600    hzd_debouncer/counter_reg[24]_i_2_n_0
    SLICE_X24Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.915 r  hzd_debouncer/counter_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.945     2.860    hzd_debouncer/data0[28]
    SLICE_X25Y50         LUT5 (Prop_lut5_I4_O)        0.307     3.167 r  hzd_debouncer/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     3.167    hzd_debouncer/counter_0[28]
    SLICE_X25Y50         FDRE                                         r  hzd_debouncer/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_gen rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.483     8.651    hzd_debouncer/CLK
    SLICE_X25Y50         FDRE                                         r  hzd_debouncer/counter_reg[28]/C
                         clock pessimism              0.473     9.124    
                         clock uncertainty           -0.072     9.053    
    SLICE_X25Y50         FDRE (Setup_fdre_C_D)        0.029     9.082    hzd_debouncer/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 hzd_debouncer/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hzd_debouncer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_gen rise@10.000ns - clk_100_clk_gen rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.828ns (21.320%)  route 3.056ns (78.680%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.667 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.702ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.656    -0.702    hzd_debouncer/CLK
    SLICE_X25Y50         FDRE                                         r  hzd_debouncer/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.246 r  hzd_debouncer/counter_reg[31]/Q
                         net (fo=2, routed)           0.670     0.424    hzd_debouncer/counter[31]
    SLICE_X25Y50         LUT4 (Prop_lut4_I2_O)        0.124     0.548 r  hzd_debouncer/counter[31]_i_9/O
                         net (fo=1, routed)           0.545     1.093    hzd_debouncer/counter[31]_i_9_n_0
    SLICE_X25Y49         LUT5 (Prop_lut5_I4_O)        0.124     1.217 r  hzd_debouncer/counter[31]_i_4/O
                         net (fo=32, routed)          1.840     3.057    hzd_debouncer/counter[31]_i_4_n_0
    SLICE_X25Y43         LUT5 (Prop_lut5_I1_O)        0.124     3.181 r  hzd_debouncer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     3.181    hzd_debouncer/counter_0[4]
    SLICE_X25Y43         FDRE                                         r  hzd_debouncer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_gen rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.498     8.667    hzd_debouncer/CLK
    SLICE_X25Y43         FDRE                                         r  hzd_debouncer/counter_reg[4]/C
                         clock pessimism              0.473     9.140    
                         clock uncertainty           -0.072     9.069    
    SLICE_X25Y43         FDRE (Setup_fdre_C_D)        0.031     9.100    hzd_debouncer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 hzd_debouncer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hzd_debouncer/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_gen rise@10.000ns - clk_100_clk_gen rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 0.828ns (22.188%)  route 2.904ns (77.812%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.651 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.686ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.672    -0.686    hzd_debouncer/CLK
    SLICE_X25Y44         FDRE                                         r  hzd_debouncer/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.230 f  hzd_debouncer/counter_reg[5]/Q
                         net (fo=2, routed)           0.859     0.629    hzd_debouncer/counter[5]
    SLICE_X25Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.753 r  hzd_debouncer/counter[31]_i_10/O
                         net (fo=1, routed)           0.403     1.156    hzd_debouncer/counter[31]_i_10_n_0
    SLICE_X25Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.280 r  hzd_debouncer/counter[31]_i_5/O
                         net (fo=32, routed)          1.642     2.922    hzd_debouncer/counter[31]_i_5_n_0
    SLICE_X23Y50         LUT5 (Prop_lut5_I2_O)        0.124     3.046 r  hzd_debouncer/counter[29]_i_1/O
                         net (fo=1, routed)           0.000     3.046    hzd_debouncer/counter_0[29]
    SLICE_X23Y50         FDRE                                         r  hzd_debouncer/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_gen rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.483     8.651    hzd_debouncer/CLK
    SLICE_X23Y50         FDRE                                         r  hzd_debouncer/counter_reg[29]/C
                         clock pessimism              0.473     9.124    
                         clock uncertainty           -0.072     9.053    
    SLICE_X23Y50         FDRE (Setup_fdre_C_D)        0.029     9.082    hzd_debouncer/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hzd_debouncer/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_gen rise@10.000ns - clk_100_clk_gen rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.580ns (17.632%)  route 2.709ns (82.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.667 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.678    -0.680    clk
    SLICE_X18Y47         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.224 r  rst_reg/Q
                         net (fo=43, routed)          1.316     1.092    hzd_debouncer/SR[0]
    SLICE_X23Y49         LUT3 (Prop_lut3_I2_O)        0.124     1.216 r  hzd_debouncer/counter[31]_i_1/O
                         net (fo=32, routed)          1.393     2.609    hzd_debouncer/counter[31]_i_1_n_0
    SLICE_X23Y46         FDRE                                         r  hzd_debouncer/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_gen rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.498     8.667    hzd_debouncer/CLK
    SLICE_X23Y46         FDRE                                         r  hzd_debouncer/counter_reg[13]/C
                         clock pessimism              0.487     9.154    
                         clock uncertainty           -0.072     9.083    
    SLICE_X23Y46         FDRE (Setup_fdre_C_R)       -0.429     8.654    hzd_debouncer/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -2.609    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hzd_debouncer/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_gen rise@10.000ns - clk_100_clk_gen rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.580ns (17.632%)  route 2.709ns (82.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.667 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.678    -0.680    clk
    SLICE_X18Y47         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.224 r  rst_reg/Q
                         net (fo=43, routed)          1.316     1.092    hzd_debouncer/SR[0]
    SLICE_X23Y49         LUT3 (Prop_lut3_I2_O)        0.124     1.216 r  hzd_debouncer/counter[31]_i_1/O
                         net (fo=32, routed)          1.393     2.609    hzd_debouncer/counter[31]_i_1_n_0
    SLICE_X23Y46         FDRE                                         r  hzd_debouncer/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_gen rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.498     8.667    hzd_debouncer/CLK
    SLICE_X23Y46         FDRE                                         r  hzd_debouncer/counter_reg[14]/C
                         clock pessimism              0.487     9.154    
                         clock uncertainty           -0.072     9.083    
    SLICE_X23Y46         FDRE (Setup_fdre_C_R)       -0.429     8.654    hzd_debouncer/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -2.609    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 hzd_debouncer/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hzd_debouncer/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_gen rise@10.000ns - clk_100_clk_gen rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.828ns (22.284%)  route 2.888ns (77.716%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.667 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.702ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.656    -0.702    hzd_debouncer/CLK
    SLICE_X25Y50         FDRE                                         r  hzd_debouncer/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.246 r  hzd_debouncer/counter_reg[31]/Q
                         net (fo=2, routed)           0.670     0.424    hzd_debouncer/counter[31]
    SLICE_X25Y50         LUT4 (Prop_lut4_I2_O)        0.124     0.548 r  hzd_debouncer/counter[31]_i_9/O
                         net (fo=1, routed)           0.545     1.093    hzd_debouncer/counter[31]_i_9_n_0
    SLICE_X25Y49         LUT5 (Prop_lut5_I4_O)        0.124     1.217 r  hzd_debouncer/counter[31]_i_4/O
                         net (fo=32, routed)          1.672     2.889    hzd_debouncer/counter[31]_i_4_n_0
    SLICE_X25Y43         LUT5 (Prop_lut5_I1_O)        0.124     3.013 r  hzd_debouncer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.013    hzd_debouncer/counter_0[2]
    SLICE_X25Y43         FDRE                                         r  hzd_debouncer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_gen rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.498     8.667    hzd_debouncer/CLK
    SLICE_X25Y43         FDRE                                         r  hzd_debouncer/counter_reg[2]/C
                         clock pessimism              0.473     9.140    
                         clock uncertainty           -0.072     9.069    
    SLICE_X25Y43         FDRE (Setup_fdre_C_D)        0.031     9.100    hzd_debouncer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 hzd_debouncer/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hzd_debouncer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_gen rise@10.000ns - clk_100_clk_gen rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.828ns (22.314%)  route 2.883ns (77.686%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.667 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.702ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.656    -0.702    hzd_debouncer/CLK
    SLICE_X25Y50         FDRE                                         r  hzd_debouncer/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.246 r  hzd_debouncer/counter_reg[31]/Q
                         net (fo=2, routed)           0.670     0.424    hzd_debouncer/counter[31]
    SLICE_X25Y50         LUT4 (Prop_lut4_I2_O)        0.124     0.548 r  hzd_debouncer/counter[31]_i_9/O
                         net (fo=1, routed)           0.545     1.093    hzd_debouncer/counter[31]_i_9_n_0
    SLICE_X25Y49         LUT5 (Prop_lut5_I4_O)        0.124     1.217 r  hzd_debouncer/counter[31]_i_4/O
                         net (fo=32, routed)          1.667     2.884    hzd_debouncer/counter[31]_i_4_n_0
    SLICE_X25Y43         LUT5 (Prop_lut5_I1_O)        0.124     3.008 r  hzd_debouncer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.008    hzd_debouncer/counter_0[1]
    SLICE_X25Y43         FDRE                                         r  hzd_debouncer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_gen rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          1.498     8.667    hzd_debouncer/CLK
    SLICE_X25Y43         FDRE                                         r  hzd_debouncer/counter_reg[1]/C
                         clock pessimism              0.473     9.140    
                         clock uncertainty           -0.072     9.069    
    SLICE_X25Y43         FDRE (Setup_fdre_C_D)        0.029     9.098    hzd_debouncer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -3.008    
  -------------------------------------------------------------------
                         slack                                  6.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 hzd_debouncer/sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hzd_debouncer/sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_gen rise@0.000ns - clk_100_clk_gen rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.560    -0.500    hzd_debouncer/CLK
    SLICE_X26Y50         FDRE                                         r  hzd_debouncer/sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  hzd_debouncer/sync_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.294    hzd_debouncer/sync[0]
    SLICE_X26Y50         FDRE                                         r  hzd_debouncer/sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.829    -0.734    hzd_debouncer/CLK
    SLICE_X26Y50         FDRE                                         r  hzd_debouncer/sync_reg[1]/C
                         clock pessimism              0.233    -0.500    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.075    -0.425    hzd_debouncer/sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rstPipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_gen rise@0.000ns - clk_100_clk_gen rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.566    -0.494    clk
    SLICE_X19Y47         FDPE                                         r  rstPipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDPE (Prop_fdpe_C_Q)         0.141    -0.353 r  rstPipe_reg[3]/Q
                         net (fo=2, routed)           0.109    -0.244    rstPipe[3]
    SLICE_X18Y47         LUT5 (Prop_lut5_I1_O)        0.045    -0.199 r  rst_i_1/O
                         net (fo=1, routed)           0.000    -0.199    p_0_in__0
    SLICE_X18Y47         FDRE                                         r  rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.834    -0.729    clk
    SLICE_X18Y47         FDRE                                         r  rst_reg/C
                         clock pessimism              0.247    -0.481    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.091    -0.390    rst_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkEn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_gen rise@0.000ns - clk_100_clk_gen rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.498    clk
    SLICE_X20Y46         FDRE                                         r  clkEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  clkEn_reg/Q
                         net (fo=2, routed)           0.175    -0.159    clkEn
    SLICE_X20Y46         LUT5 (Prop_lut5_I4_O)        0.045    -0.114 r  clkEn_i_1/O
                         net (fo=1, routed)           0.000    -0.114    clkEn_i_1_n_0
    SLICE_X20Y46         FDRE                                         r  clkEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.832    -0.731    clk
    SLICE_X20Y46         FDRE                                         r  clkEn_reg/C
                         clock pessimism              0.232    -0.498    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.120    -0.378    clkEn_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 hzd_debouncer/db_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hzd_debouncer/db_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_gen rise@0.000ns - clk_100_clk_gen rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.563    -0.497    hzd_debouncer/CLK
    SLICE_X23Y49         FDRE                                         r  hzd_debouncer/db_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  hzd_debouncer/db_sig_reg/Q
                         net (fo=4, routed)           0.179    -0.177    hzd_debouncer/hazardBtn
    SLICE_X23Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.132 r  hzd_debouncer/db_sig_i_1/O
                         net (fo=1, routed)           0.000    -0.132    hzd_debouncer/db_sig_i_1_n_0
    SLICE_X23Y49         FDRE                                         r  hzd_debouncer/db_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831    -0.732    hzd_debouncer/CLK
    SLICE_X23Y49         FDRE                                         r  hzd_debouncer/db_sig_reg/C
                         clock pessimism              0.234    -0.497    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.091    -0.406    hzd_debouncer/db_sig_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkDivCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDivCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_gen rise@0.000ns - clk_100_clk_gen rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.564    -0.496    clk
    SLICE_X18Y41         FDRE                                         r  clkDivCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.355 f  clkDivCnt_reg[0]/Q
                         net (fo=3, routed)           0.185    -0.171    clkDivCnt_reg_n_0_[0]
    SLICE_X18Y41         LUT1 (Prop_lut1_I0_O)        0.045    -0.126 r  clkDivCnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    clkDivCnt[0]
    SLICE_X18Y41         FDRE                                         r  clkDivCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.832    -0.731    clk
    SLICE_X18Y41         FDRE                                         r  clkDivCnt_reg[0]/C
                         clock pessimism              0.234    -0.496    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.091    -0.405    clkDivCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 rstPipe_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstPipe_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_gen rise@0.000ns - clk_100_clk_gen rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.803%)  route 0.222ns (61.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.565    -0.495    clk
    SLICE_X19Y45         FDPE                                         r  rstPipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDPE (Prop_fdpe_C_Q)         0.141    -0.354 r  rstPipe_reg[1]/Q
                         net (fo=2, routed)           0.222    -0.132    rstPipe[1]
    SLICE_X19Y46         FDPE                                         r  rstPipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.833    -0.730    clk
    SLICE_X19Y46         FDPE                                         r  rstPipe_reg[2]/C
                         clock pessimism              0.250    -0.479    
    SLICE_X19Y46         FDPE (Hold_fdpe_C_D)         0.063    -0.416    rstPipe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 rstPipe_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstPipe_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_gen rise@0.000ns - clk_100_clk_gen rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.882%)  route 0.231ns (62.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.566    -0.494    clk
    SLICE_X19Y47         FDPE                                         r  rstPipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDPE (Prop_fdpe_C_Q)         0.141    -0.353 r  rstPipe_reg[5]/Q
                         net (fo=2, routed)           0.231    -0.122    rstPipe[5]
    SLICE_X19Y47         FDPE                                         r  rstPipe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.834    -0.729    clk
    SLICE_X19Y47         FDPE                                         r  rstPipe_reg[6]/C
                         clock pessimism              0.234    -0.494    
    SLICE_X19Y47         FDPE (Hold_fdpe_C_D)         0.061    -0.433    rstPipe_reg[6]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkEn_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_gen rise@0.000ns - clk_100_clk_gen rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.652%)  route 0.215ns (60.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.566    -0.494    clk
    SLICE_X18Y47         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rst_reg/Q
                         net (fo=43, routed)          0.215    -0.139    rst
    SLICE_X20Y46         FDRE                                         r  clkEn_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.832    -0.731    clk
    SLICE_X20Y46         FDRE                                         r  clkEn_reg/C
                         clock pessimism              0.269    -0.461    
    SLICE_X20Y46         FDRE (Hold_fdre_C_R)         0.009    -0.452    clkEn_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 hzd_debouncer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hzd_debouncer/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_gen rise@0.000ns - clk_100_clk_gen rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.562    -0.498    hzd_debouncer/CLK
    SLICE_X23Y44         FDRE                                         r  hzd_debouncer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.357 f  hzd_debouncer/counter_reg[0]/Q
                         net (fo=3, routed)           0.231    -0.126    hzd_debouncer/counter[0]
    SLICE_X23Y44         LUT1 (Prop_lut1_I0_O)        0.045    -0.081 r  hzd_debouncer/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    hzd_debouncer/counter_0[0]
    SLICE_X23Y44         FDRE                                         r  hzd_debouncer/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.830    -0.733    hzd_debouncer/CLK
    SLICE_X23Y44         FDRE                                         r  hzd_debouncer/counter_reg[0]/C
                         clock pessimism              0.234    -0.498    
    SLICE_X23Y44         FDRE (Hold_fdre_C_D)         0.092    -0.406    hzd_debouncer/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hzd_debouncer/db_sig_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_gen rise@0.000ns - clk_100_clk_gen rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.141ns (24.623%)  route 0.432ns (75.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.566    -0.494    clk
    SLICE_X18Y47         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rst_reg/Q
                         net (fo=43, routed)          0.432     0.078    hzd_debouncer/SR[0]
    SLICE_X23Y49         FDRE                                         r  hzd_debouncer/db_sig_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_gen_inst/inst/clk_100_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=77, routed)          0.831    -0.732    hzd_debouncer/CLK
    SLICE_X23Y49         FDRE                                         r  hzd_debouncer/db_sig_reg/C
                         clock pessimism              0.498    -0.234    
    SLICE_X23Y49         FDRE (Hold_fdre_C_R)        -0.018    -0.252    hzd_debouncer/db_sig_reg
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y41     clkDivCnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y44     clkDivCnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y44     clkDivCnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y44     clkDivCnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y45     clkDivCnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y45     clkDivCnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y45     clkDivCnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y45     clkDivCnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y41     clkDivCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y42     clkDivCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y42     clkDivCnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y42     clkDivCnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y42     clkDivCnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y47     hzd_debouncer/counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y47     hzd_debouncer/counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y47     hzd_debouncer/counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y48     hzd_debouncer/counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y48     hzd_debouncer/counter_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y41     clkDivCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y44     clkDivCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y44     clkDivCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y44     clkDivCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y44     clkDivCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y44     clkDivCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y44     clkDivCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y45     clkDivCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y45     clkDivCnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y45     clkDivCnt_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT



