{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686433341188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686433341188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 10 14:42:21 2023 " "Processing started: Sat Jun 10 14:42:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686433341188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1686433341188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parallel_bitcoin_hash -c parallel_bitcoin_hash --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off parallel_bitcoin_hash -c parallel_bitcoin_hash --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1686433341188 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1686433341402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1686433341402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_parallel_bitcoin_hash.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_parallel_bitcoin_hash.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_bitcoin_hash " "Found entity 1: tb_bitcoin_hash" {  } { { "tb_parallel_bitcoin_hash.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/parallel_bitcoin_hash/tb_parallel_bitcoin_hash.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686433345922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686433345922 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "simplified_sha256.sv(111) " "Verilog HDL information at simplified_sha256.sv(111): always construct contains both blocking and non-blocking assignments" {  } { { "simplified_sha256.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/parallel_bitcoin_hash/simplified_sha256.sv" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1686433345923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplified_sha256.sv 1 1 " "Found 1 design units, including 1 entities, in source file simplified_sha256.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simplified_sha256 " "Found entity 1: simplified_sha256" {  } { { "simplified_sha256.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/parallel_bitcoin_hash/simplified_sha256.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686433345923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686433345923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE parallel_bitcoin_hash.sv(3) " "Verilog HDL Declaration information at parallel_bitcoin_hash.sv(3): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "parallel_bitcoin_hash.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/parallel_bitcoin_hash/parallel_bitcoin_hash.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1686433345925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_bitcoin_hash.sv 1 1 " "Found 1 design units, including 1 entities, in source file parallel_bitcoin_hash.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_bitcoin_hash " "Found entity 1: parallel_bitcoin_hash" {  } { { "parallel_bitcoin_hash.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/parallel_bitcoin_hash/parallel_bitcoin_hash.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686433345925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686433345925 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "simplified_sha256 simplified_sha256.sv(35) " "Verilog HDL Parameter Declaration warning at simplified_sha256.sv(35): Parameter Declaration in module \"simplified_sha256\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "simplified_sha256.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/parallel_bitcoin_hash/simplified_sha256.sv" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1686433345925 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parallel_bitcoin_hash " "Elaborating entity \"parallel_bitcoin_hash\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1686433345945 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "H_B2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"H_B2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1686433346525 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sha_output " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sha_output\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1686433346525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simplified_sha256 simplified_sha256:sha_gen_loop\[0\].sha_inst " "Elaborating entity \"simplified_sha256\" for hierarchy \"simplified_sha256:sha_gen_loop\[0\].sha_inst\"" {  } { { "parallel_bitcoin_hash.sv" "sha_gen_loop\[0\].sha_inst" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/parallel_bitcoin_hash/parallel_bitcoin_hash.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1686433346622 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/parallel_bitcoin_hash/output_files/parallel_bitcoin_hash.map.smsg " "Generated suppressed messages file C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/parallel_bitcoin_hash/output_files/parallel_bitcoin_hash.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1686433348468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4916 " "Peak virtual memory: 4916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686433348510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 10 14:42:28 2023 " "Processing ended: Sat Jun 10 14:42:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686433348510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686433348510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686433348510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1686433348510 ""}
